Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu Sep 12 19:02:26 2024
| Host         : DESKTOP-C8C4U9T running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file HardwareXCorr_wrapper_timing_summary_routed.rpt -pb HardwareXCorr_wrapper_timing_summary_routed.pb -rpx HardwareXCorr_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : HardwareXCorr_wrapper
| Device       : 7s25-csga225
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                Violations  
---------  ----------------  -----------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                181         
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin  1           
TIMING-16  Warning           Large setup violation                      229         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1018)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (370)
5. checking no_input_delay (0)
6. checking no_output_delay (144)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1018)
---------------------------
 There are 72 register/latch pins with no clock driven by root clock pin: clk_0 (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: HardwareXCorr_i/CC_0/inst/clkcorr_reg/Q (HIGH)

 There are 93 register/latch pins with no clock driven by root clock pin: HardwareXCorr_i/clk100khz_0/inst/count_reg[10]/Q (HIGH)

 There are 93 register/latch pins with no clock driven by root clock pin: HardwareXCorr_i/clk100khz_0/inst/count_reg[1]/Q (HIGH)

 There are 93 register/latch pins with no clock driven by root clock pin: HardwareXCorr_i/clk100khz_0/inst/count_reg[2]/Q (HIGH)

 There are 93 register/latch pins with no clock driven by root clock pin: HardwareXCorr_i/clk100khz_0/inst/count_reg[3]/Q (HIGH)

 There are 93 register/latch pins with no clock driven by root clock pin: HardwareXCorr_i/clk100khz_0/inst/count_reg[4]/Q (HIGH)

 There are 93 register/latch pins with no clock driven by root clock pin: HardwareXCorr_i/clk100khz_0/inst/count_reg[5]/Q (HIGH)

 There are 93 register/latch pins with no clock driven by root clock pin: HardwareXCorr_i/clk100khz_0/inst/count_reg[6]/Q (HIGH)

 There are 93 register/latch pins with no clock driven by root clock pin: HardwareXCorr_i/clk100khz_0/inst/count_reg[7]/Q (HIGH)

 There are 93 register/latch pins with no clock driven by root clock pin: HardwareXCorr_i/clk100khz_0/inst/count_reg[8]/Q (HIGH)

 There are 93 register/latch pins with no clock driven by root clock pin: HardwareXCorr_i/clk100khz_0/inst/count_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (370)
--------------------------------------------------
 There are 310 pins that are not constrained for maximum delay. (HIGH)

 There are 60 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (144)
---------------------------------
 There are 144 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -9.891    -1372.554                    356                 1235        0.170        0.000                      0                 1235        2.000        0.000                       0                   619  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                   ------------         ----------      --------------
HardwareXCorr_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_HardwareXCorr_clk_wiz_0_0    {0.000 2.500}        5.000           200.000         
  clkfbout_HardwareXCorr_clk_wiz_0_0    {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
HardwareXCorr_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_HardwareXCorr_clk_wiz_0_0         -9.891    -1372.554                    356                 1235        0.170        0.000                      0                 1235        2.000        0.000                       0                   615  
  clkfbout_HardwareXCorr_clk_wiz_0_0                                                                                                                                                      7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                          From Clock                          To Clock                          
----------                          ----------                          --------                          
(none)                                                                                                      
(none)                              clk_out1_HardwareXCorr_clk_wiz_0_0                                      
(none)                              clkfbout_HardwareXCorr_clk_wiz_0_0                                      
(none)                                                                  clk_out1_HardwareXCorr_clk_wiz_0_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  HardwareXCorr_i/clk_wiz_0/inst/clk_in1
  To Clock:  HardwareXCorr_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         HardwareXCorr_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { HardwareXCorr_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_HardwareXCorr_clk_wiz_0_0
  To Clock:  clk_out1_HardwareXCorr_clk_wiz_0_0

Setup :          356  Failing Endpoints,  Worst Slack       -9.891ns,  Total Violation    -1372.554ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.170ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -9.891ns  (required time - arrival time)
  Source:                 HardwareXCorr_i/waveParser_0/inst/wave2Address_reg[11]_psbram_4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            HardwareXCorr_i/CC_0/inst/product_reg[61]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_HardwareXCorr_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_HardwareXCorr_clk_wiz_0_0 fall@2.500ns - clk_out1_HardwareXCorr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.340ns  (logic 8.482ns (68.735%)  route 3.858ns (31.265%))
  Logic Levels:           20  (CARRY4=15 DSP48E1=1 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.432ns = ( 3.932 - 2.500 ) 
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.571     1.571    HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324    -1.752 r  HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -0.096    HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=613, routed)         1.560     1.560    HardwareXCorr_i/waveParser_0/inst/clkb
    SLICE_X12Y8          FDRE                                         r  HardwareXCorr_i/waveParser_0/inst/wave2Address_reg[11]_psbram_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y8          FDRE (Prop_fdre_C_Q)         0.518     2.078 r  HardwareXCorr_i/waveParser_0/inst/wave2Address_reg[11]_psbram_4/Q
                         net (fo=19, routed)          0.805     2.883    HardwareXCorr_i/CC_0/inst/wave2[11]
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_A[21]_P[3])
                                                      3.841     6.724 r  HardwareXCorr_i/CC_0/inst/product2/P[3]
                         net (fo=2, routed)           0.995     7.720    HardwareXCorr_i/CC_0/inst/product2_n_102
    SLICE_X10Y5          LUT3 (Prop_lut3_I0_O)        0.150     7.870 r  HardwareXCorr_i/CC_0/inst/product[11]_i_14/O
                         net (fo=2, routed)           0.607     8.476    HardwareXCorr_i/CC_0/inst/product[11]_i_14_n_0
    SLICE_X10Y6          LUT4 (Prop_lut4_I3_O)        0.355     8.831 r  HardwareXCorr_i/CC_0/inst/product[11]_i_18/O
                         net (fo=1, routed)           0.000     8.831    HardwareXCorr_i/CC_0/inst/product[11]_i_18_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.344 r  HardwareXCorr_i/CC_0/inst/product_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.344    HardwareXCorr_i/CC_0/inst/product_reg[11]_i_10_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.461 r  HardwareXCorr_i/CC_0/inst/product_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.461    HardwareXCorr_i/CC_0/inst/product_reg[15]_i_10_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.578 r  HardwareXCorr_i/CC_0/inst/product_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.578    HardwareXCorr_i/CC_0/inst/product_reg[19]_i_10_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.893 r  HardwareXCorr_i/CC_0/inst/product_reg[23]_i_10/O[3]
                         net (fo=2, routed)           0.857    10.750    HardwareXCorr_i/CC_0/inst/product_reg[23]_i_10_n_4
    SLICE_X11Y9          LUT3 (Prop_lut3_I0_O)        0.332    11.082 r  HardwareXCorr_i/CC_0/inst/product[23]_i_5/O
                         net (fo=2, routed)           0.594    11.677    HardwareXCorr_i/CC_0/inst/product[23]_i_5_n_0
    SLICE_X11Y10         LUT4 (Prop_lut4_I3_O)        0.332    12.009 r  HardwareXCorr_i/CC_0/inst/product[23]_i_9/O
                         net (fo=1, routed)           0.000    12.009    HardwareXCorr_i/CC_0/inst/product[23]_i_9_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.541 r  HardwareXCorr_i/CC_0/inst/product_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.541    HardwareXCorr_i/CC_0/inst/product_reg[23]_i_1_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.655 r  HardwareXCorr_i/CC_0/inst/product_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.655    HardwareXCorr_i/CC_0/inst/product_reg[27]_i_1_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.769 r  HardwareXCorr_i/CC_0/inst/product_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.769    HardwareXCorr_i/CC_0/inst/product_reg[31]_i_1_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.883 r  HardwareXCorr_i/CC_0/inst/product_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.883    HardwareXCorr_i/CC_0/inst/product_reg[35]_i_1_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.997 r  HardwareXCorr_i/CC_0/inst/product_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.997    HardwareXCorr_i/CC_0/inst/product_reg[39]_i_1_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.111 r  HardwareXCorr_i/CC_0/inst/product_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.111    HardwareXCorr_i/CC_0/inst/product_reg[43]_i_1_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.225 r  HardwareXCorr_i/CC_0/inst/product_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.225    HardwareXCorr_i/CC_0/inst/product_reg[47]_i_1_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.339 r  HardwareXCorr_i/CC_0/inst/product_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.339    HardwareXCorr_i/CC_0/inst/product_reg[51]_i_1_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.453 r  HardwareXCorr_i/CC_0/inst/product_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.453    HardwareXCorr_i/CC_0/inst/product_reg[55]_i_1_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.567 r  HardwareXCorr_i/CC_0/inst/product_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.567    HardwareXCorr_i/CC_0/inst/product_reg[59]_i_1_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.901 r  HardwareXCorr_i/CC_0/inst/product_reg[63]_i_1/O[1]
                         net (fo=1, routed)           0.000    13.901    HardwareXCorr_i/CC_0/inst/product_reg[63]_i_1_n_6
    SLICE_X11Y20         FDRE                                         r  HardwareXCorr_i/CC_0/inst/product_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     2.500 f  clk_0_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.453     3.953    HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122     0.831 f  HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578     2.409    HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.500 f  HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=613, routed)         1.432     3.932    HardwareXCorr_i/CC_0/inst/clk
    SLICE_X11Y20         FDRE                                         r  HardwareXCorr_i/CC_0/inst/product_reg[61]/C  (IS_INVERTED)
                         clock pessimism              0.080     4.012    
                         clock uncertainty           -0.067     3.945    
    SLICE_X11Y20         FDRE (Setup_fdre_C_D)        0.065     4.010    HardwareXCorr_i/CC_0/inst/product_reg[61]
  -------------------------------------------------------------------
                         required time                          4.010    
                         arrival time                         -13.901    
  -------------------------------------------------------------------
                         slack                                 -9.891    

Slack (VIOLATED) :        -9.870ns  (required time - arrival time)
  Source:                 HardwareXCorr_i/waveParser_0/inst/wave2Address_reg[11]_psbram_4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            HardwareXCorr_i/CC_0/inst/product_reg[63]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_HardwareXCorr_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_HardwareXCorr_clk_wiz_0_0 fall@2.500ns - clk_out1_HardwareXCorr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.319ns  (logic 8.461ns (68.681%)  route 3.858ns (31.319%))
  Logic Levels:           20  (CARRY4=15 DSP48E1=1 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.432ns = ( 3.932 - 2.500 ) 
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.571     1.571    HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324    -1.752 r  HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -0.096    HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=613, routed)         1.560     1.560    HardwareXCorr_i/waveParser_0/inst/clkb
    SLICE_X12Y8          FDRE                                         r  HardwareXCorr_i/waveParser_0/inst/wave2Address_reg[11]_psbram_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y8          FDRE (Prop_fdre_C_Q)         0.518     2.078 r  HardwareXCorr_i/waveParser_0/inst/wave2Address_reg[11]_psbram_4/Q
                         net (fo=19, routed)          0.805     2.883    HardwareXCorr_i/CC_0/inst/wave2[11]
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_A[21]_P[3])
                                                      3.841     6.724 r  HardwareXCorr_i/CC_0/inst/product2/P[3]
                         net (fo=2, routed)           0.995     7.720    HardwareXCorr_i/CC_0/inst/product2_n_102
    SLICE_X10Y5          LUT3 (Prop_lut3_I0_O)        0.150     7.870 r  HardwareXCorr_i/CC_0/inst/product[11]_i_14/O
                         net (fo=2, routed)           0.607     8.476    HardwareXCorr_i/CC_0/inst/product[11]_i_14_n_0
    SLICE_X10Y6          LUT4 (Prop_lut4_I3_O)        0.355     8.831 r  HardwareXCorr_i/CC_0/inst/product[11]_i_18/O
                         net (fo=1, routed)           0.000     8.831    HardwareXCorr_i/CC_0/inst/product[11]_i_18_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.344 r  HardwareXCorr_i/CC_0/inst/product_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.344    HardwareXCorr_i/CC_0/inst/product_reg[11]_i_10_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.461 r  HardwareXCorr_i/CC_0/inst/product_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.461    HardwareXCorr_i/CC_0/inst/product_reg[15]_i_10_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.578 r  HardwareXCorr_i/CC_0/inst/product_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.578    HardwareXCorr_i/CC_0/inst/product_reg[19]_i_10_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.893 r  HardwareXCorr_i/CC_0/inst/product_reg[23]_i_10/O[3]
                         net (fo=2, routed)           0.857    10.750    HardwareXCorr_i/CC_0/inst/product_reg[23]_i_10_n_4
    SLICE_X11Y9          LUT3 (Prop_lut3_I0_O)        0.332    11.082 r  HardwareXCorr_i/CC_0/inst/product[23]_i_5/O
                         net (fo=2, routed)           0.594    11.677    HardwareXCorr_i/CC_0/inst/product[23]_i_5_n_0
    SLICE_X11Y10         LUT4 (Prop_lut4_I3_O)        0.332    12.009 r  HardwareXCorr_i/CC_0/inst/product[23]_i_9/O
                         net (fo=1, routed)           0.000    12.009    HardwareXCorr_i/CC_0/inst/product[23]_i_9_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.541 r  HardwareXCorr_i/CC_0/inst/product_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.541    HardwareXCorr_i/CC_0/inst/product_reg[23]_i_1_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.655 r  HardwareXCorr_i/CC_0/inst/product_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.655    HardwareXCorr_i/CC_0/inst/product_reg[27]_i_1_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.769 r  HardwareXCorr_i/CC_0/inst/product_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.769    HardwareXCorr_i/CC_0/inst/product_reg[31]_i_1_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.883 r  HardwareXCorr_i/CC_0/inst/product_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.883    HardwareXCorr_i/CC_0/inst/product_reg[35]_i_1_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.997 r  HardwareXCorr_i/CC_0/inst/product_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.997    HardwareXCorr_i/CC_0/inst/product_reg[39]_i_1_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.111 r  HardwareXCorr_i/CC_0/inst/product_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.111    HardwareXCorr_i/CC_0/inst/product_reg[43]_i_1_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.225 r  HardwareXCorr_i/CC_0/inst/product_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.225    HardwareXCorr_i/CC_0/inst/product_reg[47]_i_1_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.339 r  HardwareXCorr_i/CC_0/inst/product_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.339    HardwareXCorr_i/CC_0/inst/product_reg[51]_i_1_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.453 r  HardwareXCorr_i/CC_0/inst/product_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.453    HardwareXCorr_i/CC_0/inst/product_reg[55]_i_1_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.567 r  HardwareXCorr_i/CC_0/inst/product_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.567    HardwareXCorr_i/CC_0/inst/product_reg[59]_i_1_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.880 r  HardwareXCorr_i/CC_0/inst/product_reg[63]_i_1/O[3]
                         net (fo=1, routed)           0.000    13.880    HardwareXCorr_i/CC_0/inst/product_reg[63]_i_1_n_4
    SLICE_X11Y20         FDRE                                         r  HardwareXCorr_i/CC_0/inst/product_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     2.500 f  clk_0_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.453     3.953    HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122     0.831 f  HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578     2.409    HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.500 f  HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=613, routed)         1.432     3.932    HardwareXCorr_i/CC_0/inst/clk
    SLICE_X11Y20         FDRE                                         r  HardwareXCorr_i/CC_0/inst/product_reg[63]/C  (IS_INVERTED)
                         clock pessimism              0.080     4.012    
                         clock uncertainty           -0.067     3.945    
    SLICE_X11Y20         FDRE (Setup_fdre_C_D)        0.065     4.010    HardwareXCorr_i/CC_0/inst/product_reg[63]
  -------------------------------------------------------------------
                         required time                          4.010    
                         arrival time                         -13.880    
  -------------------------------------------------------------------
                         slack                                 -9.870    

Slack (VIOLATED) :        -9.858ns  (required time - arrival time)
  Source:                 HardwareXCorr_i/waveParser_0/inst/waveRef0Address_reg[11]_psbram/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            HardwareXCorr_i/CC_0/inst/product1_reg[61]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_HardwareXCorr_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_HardwareXCorr_clk_wiz_0_0 fall@2.500ns - clk_out1_HardwareXCorr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.313ns  (logic 8.405ns (68.260%)  route 3.908ns (31.740%))
  Logic Levels:           22  (CARRY4=17 DSP48E1=1 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 3.941 - 2.500 ) 
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.571     1.571    HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324    -1.752 r  HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -0.096    HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=613, routed)         1.563     1.563    HardwareXCorr_i/waveParser_0/inst/clkb
    SLICE_X31Y12         FDRE                                         r  HardwareXCorr_i/waveParser_0/inst/waveRef0Address_reg[11]_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y12         FDRE (Prop_fdre_C_Q)         0.456     2.019 r  HardwareXCorr_i/waveParser_0/inst/waveRef0Address_reg[11]_psbram/Q
                         net (fo=19, routed)          0.647     2.667    HardwareXCorr_i/CC_0/inst/wave03[11]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[29]_P[0])
                                                      3.841     6.508 r  HardwareXCorr_i/CC_0/inst/product11/P[0]
                         net (fo=2, routed)           0.814     7.322    HardwareXCorr_i/CC_0/inst/product11_n_105
    SLICE_X29Y17         LUT3 (Prop_lut3_I1_O)        0.118     7.440 r  HardwareXCorr_i/CC_0/inst/product1[7]_i_13/O
                         net (fo=2, routed)           0.666     8.106    HardwareXCorr_i/CC_0/inst/product1[7]_i_13_n_0
    SLICE_X29Y17         LUT4 (Prop_lut4_I3_O)        0.326     8.432 r  HardwareXCorr_i/CC_0/inst/product1[7]_i_16/O
                         net (fo=1, routed)           0.000     8.432    HardwareXCorr_i/CC_0/inst/product1[7]_i_16_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.982 r  HardwareXCorr_i/CC_0/inst/product1_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.982    HardwareXCorr_i/CC_0/inst/product1_reg[7]_i_10_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.096 r  HardwareXCorr_i/CC_0/inst/product1_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.096    HardwareXCorr_i/CC_0/inst/product1_reg[11]_i_10_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.335 r  HardwareXCorr_i/CC_0/inst/product1_reg[15]_i_10/O[2]
                         net (fo=2, routed)           1.185    10.520    HardwareXCorr_i/CC_0/inst/product1_reg[15]_i_10_n_5
    SLICE_X29Y3          LUT3 (Prop_lut3_I0_O)        0.331    10.851 r  HardwareXCorr_i/CC_0/inst/product1[11]_i_2/O
                         net (fo=2, routed)           0.596    11.447    HardwareXCorr_i/CC_0/inst/product1[11]_i_2_n_0
    SLICE_X29Y3          LUT4 (Prop_lut4_I3_O)        0.327    11.774 r  HardwareXCorr_i/CC_0/inst/product1[11]_i_6/O
                         net (fo=1, routed)           0.000    11.774    HardwareXCorr_i/CC_0/inst/product1[11]_i_6_n_0
    SLICE_X29Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.175 r  HardwareXCorr_i/CC_0/inst/product1_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.175    HardwareXCorr_i/CC_0/inst/product1_reg[11]_i_1_n_0
    SLICE_X29Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.289 r  HardwareXCorr_i/CC_0/inst/product1_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.289    HardwareXCorr_i/CC_0/inst/product1_reg[15]_i_1_n_0
    SLICE_X29Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.403 r  HardwareXCorr_i/CC_0/inst/product1_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.403    HardwareXCorr_i/CC_0/inst/product1_reg[19]_i_1_n_0
    SLICE_X29Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.517 r  HardwareXCorr_i/CC_0/inst/product1_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.517    HardwareXCorr_i/CC_0/inst/product1_reg[23]_i_1_n_0
    SLICE_X29Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.631 r  HardwareXCorr_i/CC_0/inst/product1_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.631    HardwareXCorr_i/CC_0/inst/product1_reg[27]_i_1_n_0
    SLICE_X29Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.745 r  HardwareXCorr_i/CC_0/inst/product1_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.745    HardwareXCorr_i/CC_0/inst/product1_reg[31]_i_1_n_0
    SLICE_X29Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.859 r  HardwareXCorr_i/CC_0/inst/product1_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.859    HardwareXCorr_i/CC_0/inst/product1_reg[35]_i_1_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.973 r  HardwareXCorr_i/CC_0/inst/product1_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.973    HardwareXCorr_i/CC_0/inst/product1_reg[39]_i_1_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.087 r  HardwareXCorr_i/CC_0/inst/product1_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.087    HardwareXCorr_i/CC_0/inst/product1_reg[43]_i_1_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.201 r  HardwareXCorr_i/CC_0/inst/product1_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.201    HardwareXCorr_i/CC_0/inst/product1_reg[47]_i_1_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.315 r  HardwareXCorr_i/CC_0/inst/product1_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.315    HardwareXCorr_i/CC_0/inst/product1_reg[51]_i_1_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.429 r  HardwareXCorr_i/CC_0/inst/product1_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.429    HardwareXCorr_i/CC_0/inst/product1_reg[55]_i_1_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.543 r  HardwareXCorr_i/CC_0/inst/product1_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.543    HardwareXCorr_i/CC_0/inst/product1_reg[59]_i_1_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.877 r  HardwareXCorr_i/CC_0/inst/product1_reg[63]_i_1/O[1]
                         net (fo=1, routed)           0.000    13.877    HardwareXCorr_i/CC_0/inst/product1_reg[63]_i_1_n_6
    SLICE_X29Y16         FDRE                                         r  HardwareXCorr_i/CC_0/inst/product1_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     2.500 f  clk_0_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.453     3.953    HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122     0.831 f  HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578     2.409    HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.500 f  HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=613, routed)         1.441     3.941    HardwareXCorr_i/CC_0/inst/clk
    SLICE_X29Y16         FDRE                                         r  HardwareXCorr_i/CC_0/inst/product1_reg[61]/C  (IS_INVERTED)
                         clock pessimism              0.080     4.021    
                         clock uncertainty           -0.067     3.954    
    SLICE_X29Y16         FDRE (Setup_fdre_C_D)        0.065     4.019    HardwareXCorr_i/CC_0/inst/product1_reg[61]
  -------------------------------------------------------------------
                         required time                          4.019    
                         arrival time                         -13.877    
  -------------------------------------------------------------------
                         slack                                 -9.858    

Slack (VIOLATED) :        -9.837ns  (required time - arrival time)
  Source:                 HardwareXCorr_i/waveParser_0/inst/waveRef0Address_reg[11]_psbram/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            HardwareXCorr_i/CC_0/inst/product1_reg[63]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_HardwareXCorr_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_HardwareXCorr_clk_wiz_0_0 fall@2.500ns - clk_out1_HardwareXCorr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.292ns  (logic 8.384ns (68.206%)  route 3.908ns (31.794%))
  Logic Levels:           22  (CARRY4=17 DSP48E1=1 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 3.941 - 2.500 ) 
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.571     1.571    HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324    -1.752 r  HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -0.096    HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=613, routed)         1.563     1.563    HardwareXCorr_i/waveParser_0/inst/clkb
    SLICE_X31Y12         FDRE                                         r  HardwareXCorr_i/waveParser_0/inst/waveRef0Address_reg[11]_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y12         FDRE (Prop_fdre_C_Q)         0.456     2.019 r  HardwareXCorr_i/waveParser_0/inst/waveRef0Address_reg[11]_psbram/Q
                         net (fo=19, routed)          0.647     2.667    HardwareXCorr_i/CC_0/inst/wave03[11]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[29]_P[0])
                                                      3.841     6.508 r  HardwareXCorr_i/CC_0/inst/product11/P[0]
                         net (fo=2, routed)           0.814     7.322    HardwareXCorr_i/CC_0/inst/product11_n_105
    SLICE_X29Y17         LUT3 (Prop_lut3_I1_O)        0.118     7.440 r  HardwareXCorr_i/CC_0/inst/product1[7]_i_13/O
                         net (fo=2, routed)           0.666     8.106    HardwareXCorr_i/CC_0/inst/product1[7]_i_13_n_0
    SLICE_X29Y17         LUT4 (Prop_lut4_I3_O)        0.326     8.432 r  HardwareXCorr_i/CC_0/inst/product1[7]_i_16/O
                         net (fo=1, routed)           0.000     8.432    HardwareXCorr_i/CC_0/inst/product1[7]_i_16_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.982 r  HardwareXCorr_i/CC_0/inst/product1_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.982    HardwareXCorr_i/CC_0/inst/product1_reg[7]_i_10_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.096 r  HardwareXCorr_i/CC_0/inst/product1_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.096    HardwareXCorr_i/CC_0/inst/product1_reg[11]_i_10_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.335 r  HardwareXCorr_i/CC_0/inst/product1_reg[15]_i_10/O[2]
                         net (fo=2, routed)           1.185    10.520    HardwareXCorr_i/CC_0/inst/product1_reg[15]_i_10_n_5
    SLICE_X29Y3          LUT3 (Prop_lut3_I0_O)        0.331    10.851 r  HardwareXCorr_i/CC_0/inst/product1[11]_i_2/O
                         net (fo=2, routed)           0.596    11.447    HardwareXCorr_i/CC_0/inst/product1[11]_i_2_n_0
    SLICE_X29Y3          LUT4 (Prop_lut4_I3_O)        0.327    11.774 r  HardwareXCorr_i/CC_0/inst/product1[11]_i_6/O
                         net (fo=1, routed)           0.000    11.774    HardwareXCorr_i/CC_0/inst/product1[11]_i_6_n_0
    SLICE_X29Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.175 r  HardwareXCorr_i/CC_0/inst/product1_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.175    HardwareXCorr_i/CC_0/inst/product1_reg[11]_i_1_n_0
    SLICE_X29Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.289 r  HardwareXCorr_i/CC_0/inst/product1_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.289    HardwareXCorr_i/CC_0/inst/product1_reg[15]_i_1_n_0
    SLICE_X29Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.403 r  HardwareXCorr_i/CC_0/inst/product1_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.403    HardwareXCorr_i/CC_0/inst/product1_reg[19]_i_1_n_0
    SLICE_X29Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.517 r  HardwareXCorr_i/CC_0/inst/product1_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.517    HardwareXCorr_i/CC_0/inst/product1_reg[23]_i_1_n_0
    SLICE_X29Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.631 r  HardwareXCorr_i/CC_0/inst/product1_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.631    HardwareXCorr_i/CC_0/inst/product1_reg[27]_i_1_n_0
    SLICE_X29Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.745 r  HardwareXCorr_i/CC_0/inst/product1_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.745    HardwareXCorr_i/CC_0/inst/product1_reg[31]_i_1_n_0
    SLICE_X29Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.859 r  HardwareXCorr_i/CC_0/inst/product1_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.859    HardwareXCorr_i/CC_0/inst/product1_reg[35]_i_1_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.973 r  HardwareXCorr_i/CC_0/inst/product1_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.973    HardwareXCorr_i/CC_0/inst/product1_reg[39]_i_1_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.087 r  HardwareXCorr_i/CC_0/inst/product1_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.087    HardwareXCorr_i/CC_0/inst/product1_reg[43]_i_1_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.201 r  HardwareXCorr_i/CC_0/inst/product1_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.201    HardwareXCorr_i/CC_0/inst/product1_reg[47]_i_1_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.315 r  HardwareXCorr_i/CC_0/inst/product1_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.315    HardwareXCorr_i/CC_0/inst/product1_reg[51]_i_1_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.429 r  HardwareXCorr_i/CC_0/inst/product1_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.429    HardwareXCorr_i/CC_0/inst/product1_reg[55]_i_1_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.543 r  HardwareXCorr_i/CC_0/inst/product1_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.543    HardwareXCorr_i/CC_0/inst/product1_reg[59]_i_1_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.856 r  HardwareXCorr_i/CC_0/inst/product1_reg[63]_i_1/O[3]
                         net (fo=1, routed)           0.000    13.856    HardwareXCorr_i/CC_0/inst/product1_reg[63]_i_1_n_4
    SLICE_X29Y16         FDRE                                         r  HardwareXCorr_i/CC_0/inst/product1_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     2.500 f  clk_0_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.453     3.953    HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122     0.831 f  HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578     2.409    HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.500 f  HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=613, routed)         1.441     3.941    HardwareXCorr_i/CC_0/inst/clk
    SLICE_X29Y16         FDRE                                         r  HardwareXCorr_i/CC_0/inst/product1_reg[63]/C  (IS_INVERTED)
                         clock pessimism              0.080     4.021    
                         clock uncertainty           -0.067     3.954    
    SLICE_X29Y16         FDRE (Setup_fdre_C_D)        0.065     4.019    HardwareXCorr_i/CC_0/inst/product1_reg[63]
  -------------------------------------------------------------------
                         required time                          4.019    
                         arrival time                         -13.856    
  -------------------------------------------------------------------
                         slack                                 -9.837    

Slack (VIOLATED) :        -9.796ns  (required time - arrival time)
  Source:                 HardwareXCorr_i/waveParser_0/inst/wave2Address_reg[11]_psbram_4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            HardwareXCorr_i/CC_0/inst/product_reg[62]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_HardwareXCorr_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_HardwareXCorr_clk_wiz_0_0 fall@2.500ns - clk_out1_HardwareXCorr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.245ns  (logic 8.387ns (68.492%)  route 3.858ns (31.508%))
  Logic Levels:           20  (CARRY4=15 DSP48E1=1 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.432ns = ( 3.932 - 2.500 ) 
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.571     1.571    HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324    -1.752 r  HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -0.096    HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=613, routed)         1.560     1.560    HardwareXCorr_i/waveParser_0/inst/clkb
    SLICE_X12Y8          FDRE                                         r  HardwareXCorr_i/waveParser_0/inst/wave2Address_reg[11]_psbram_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y8          FDRE (Prop_fdre_C_Q)         0.518     2.078 r  HardwareXCorr_i/waveParser_0/inst/wave2Address_reg[11]_psbram_4/Q
                         net (fo=19, routed)          0.805     2.883    HardwareXCorr_i/CC_0/inst/wave2[11]
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_A[21]_P[3])
                                                      3.841     6.724 r  HardwareXCorr_i/CC_0/inst/product2/P[3]
                         net (fo=2, routed)           0.995     7.720    HardwareXCorr_i/CC_0/inst/product2_n_102
    SLICE_X10Y5          LUT3 (Prop_lut3_I0_O)        0.150     7.870 r  HardwareXCorr_i/CC_0/inst/product[11]_i_14/O
                         net (fo=2, routed)           0.607     8.476    HardwareXCorr_i/CC_0/inst/product[11]_i_14_n_0
    SLICE_X10Y6          LUT4 (Prop_lut4_I3_O)        0.355     8.831 r  HardwareXCorr_i/CC_0/inst/product[11]_i_18/O
                         net (fo=1, routed)           0.000     8.831    HardwareXCorr_i/CC_0/inst/product[11]_i_18_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.344 r  HardwareXCorr_i/CC_0/inst/product_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.344    HardwareXCorr_i/CC_0/inst/product_reg[11]_i_10_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.461 r  HardwareXCorr_i/CC_0/inst/product_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.461    HardwareXCorr_i/CC_0/inst/product_reg[15]_i_10_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.578 r  HardwareXCorr_i/CC_0/inst/product_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.578    HardwareXCorr_i/CC_0/inst/product_reg[19]_i_10_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.893 r  HardwareXCorr_i/CC_0/inst/product_reg[23]_i_10/O[3]
                         net (fo=2, routed)           0.857    10.750    HardwareXCorr_i/CC_0/inst/product_reg[23]_i_10_n_4
    SLICE_X11Y9          LUT3 (Prop_lut3_I0_O)        0.332    11.082 r  HardwareXCorr_i/CC_0/inst/product[23]_i_5/O
                         net (fo=2, routed)           0.594    11.677    HardwareXCorr_i/CC_0/inst/product[23]_i_5_n_0
    SLICE_X11Y10         LUT4 (Prop_lut4_I3_O)        0.332    12.009 r  HardwareXCorr_i/CC_0/inst/product[23]_i_9/O
                         net (fo=1, routed)           0.000    12.009    HardwareXCorr_i/CC_0/inst/product[23]_i_9_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.541 r  HardwareXCorr_i/CC_0/inst/product_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.541    HardwareXCorr_i/CC_0/inst/product_reg[23]_i_1_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.655 r  HardwareXCorr_i/CC_0/inst/product_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.655    HardwareXCorr_i/CC_0/inst/product_reg[27]_i_1_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.769 r  HardwareXCorr_i/CC_0/inst/product_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.769    HardwareXCorr_i/CC_0/inst/product_reg[31]_i_1_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.883 r  HardwareXCorr_i/CC_0/inst/product_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.883    HardwareXCorr_i/CC_0/inst/product_reg[35]_i_1_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.997 r  HardwareXCorr_i/CC_0/inst/product_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.997    HardwareXCorr_i/CC_0/inst/product_reg[39]_i_1_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.111 r  HardwareXCorr_i/CC_0/inst/product_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.111    HardwareXCorr_i/CC_0/inst/product_reg[43]_i_1_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.225 r  HardwareXCorr_i/CC_0/inst/product_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.225    HardwareXCorr_i/CC_0/inst/product_reg[47]_i_1_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.339 r  HardwareXCorr_i/CC_0/inst/product_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.339    HardwareXCorr_i/CC_0/inst/product_reg[51]_i_1_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.453 r  HardwareXCorr_i/CC_0/inst/product_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.453    HardwareXCorr_i/CC_0/inst/product_reg[55]_i_1_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.567 r  HardwareXCorr_i/CC_0/inst/product_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.567    HardwareXCorr_i/CC_0/inst/product_reg[59]_i_1_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.806 r  HardwareXCorr_i/CC_0/inst/product_reg[63]_i_1/O[2]
                         net (fo=1, routed)           0.000    13.806    HardwareXCorr_i/CC_0/inst/product_reg[63]_i_1_n_5
    SLICE_X11Y20         FDRE                                         r  HardwareXCorr_i/CC_0/inst/product_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     2.500 f  clk_0_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.453     3.953    HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122     0.831 f  HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578     2.409    HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.500 f  HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=613, routed)         1.432     3.932    HardwareXCorr_i/CC_0/inst/clk
    SLICE_X11Y20         FDRE                                         r  HardwareXCorr_i/CC_0/inst/product_reg[62]/C  (IS_INVERTED)
                         clock pessimism              0.080     4.012    
                         clock uncertainty           -0.067     3.945    
    SLICE_X11Y20         FDRE (Setup_fdre_C_D)        0.065     4.010    HardwareXCorr_i/CC_0/inst/product_reg[62]
  -------------------------------------------------------------------
                         required time                          4.010    
                         arrival time                         -13.806    
  -------------------------------------------------------------------
                         slack                                 -9.796    

Slack (VIOLATED) :        -9.780ns  (required time - arrival time)
  Source:                 HardwareXCorr_i/waveParser_0/inst/wave2Address_reg[11]_psbram_4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            HardwareXCorr_i/CC_0/inst/product_reg[60]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_HardwareXCorr_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_HardwareXCorr_clk_wiz_0_0 fall@2.500ns - clk_out1_HardwareXCorr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.229ns  (logic 8.371ns (68.451%)  route 3.858ns (31.549%))
  Logic Levels:           20  (CARRY4=15 DSP48E1=1 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.432ns = ( 3.932 - 2.500 ) 
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.571     1.571    HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324    -1.752 r  HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -0.096    HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=613, routed)         1.560     1.560    HardwareXCorr_i/waveParser_0/inst/clkb
    SLICE_X12Y8          FDRE                                         r  HardwareXCorr_i/waveParser_0/inst/wave2Address_reg[11]_psbram_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y8          FDRE (Prop_fdre_C_Q)         0.518     2.078 r  HardwareXCorr_i/waveParser_0/inst/wave2Address_reg[11]_psbram_4/Q
                         net (fo=19, routed)          0.805     2.883    HardwareXCorr_i/CC_0/inst/wave2[11]
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_A[21]_P[3])
                                                      3.841     6.724 r  HardwareXCorr_i/CC_0/inst/product2/P[3]
                         net (fo=2, routed)           0.995     7.720    HardwareXCorr_i/CC_0/inst/product2_n_102
    SLICE_X10Y5          LUT3 (Prop_lut3_I0_O)        0.150     7.870 r  HardwareXCorr_i/CC_0/inst/product[11]_i_14/O
                         net (fo=2, routed)           0.607     8.476    HardwareXCorr_i/CC_0/inst/product[11]_i_14_n_0
    SLICE_X10Y6          LUT4 (Prop_lut4_I3_O)        0.355     8.831 r  HardwareXCorr_i/CC_0/inst/product[11]_i_18/O
                         net (fo=1, routed)           0.000     8.831    HardwareXCorr_i/CC_0/inst/product[11]_i_18_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.344 r  HardwareXCorr_i/CC_0/inst/product_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.344    HardwareXCorr_i/CC_0/inst/product_reg[11]_i_10_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.461 r  HardwareXCorr_i/CC_0/inst/product_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.461    HardwareXCorr_i/CC_0/inst/product_reg[15]_i_10_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.578 r  HardwareXCorr_i/CC_0/inst/product_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.578    HardwareXCorr_i/CC_0/inst/product_reg[19]_i_10_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.893 r  HardwareXCorr_i/CC_0/inst/product_reg[23]_i_10/O[3]
                         net (fo=2, routed)           0.857    10.750    HardwareXCorr_i/CC_0/inst/product_reg[23]_i_10_n_4
    SLICE_X11Y9          LUT3 (Prop_lut3_I0_O)        0.332    11.082 r  HardwareXCorr_i/CC_0/inst/product[23]_i_5/O
                         net (fo=2, routed)           0.594    11.677    HardwareXCorr_i/CC_0/inst/product[23]_i_5_n_0
    SLICE_X11Y10         LUT4 (Prop_lut4_I3_O)        0.332    12.009 r  HardwareXCorr_i/CC_0/inst/product[23]_i_9/O
                         net (fo=1, routed)           0.000    12.009    HardwareXCorr_i/CC_0/inst/product[23]_i_9_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.541 r  HardwareXCorr_i/CC_0/inst/product_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.541    HardwareXCorr_i/CC_0/inst/product_reg[23]_i_1_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.655 r  HardwareXCorr_i/CC_0/inst/product_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.655    HardwareXCorr_i/CC_0/inst/product_reg[27]_i_1_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.769 r  HardwareXCorr_i/CC_0/inst/product_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.769    HardwareXCorr_i/CC_0/inst/product_reg[31]_i_1_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.883 r  HardwareXCorr_i/CC_0/inst/product_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.883    HardwareXCorr_i/CC_0/inst/product_reg[35]_i_1_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.997 r  HardwareXCorr_i/CC_0/inst/product_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.997    HardwareXCorr_i/CC_0/inst/product_reg[39]_i_1_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.111 r  HardwareXCorr_i/CC_0/inst/product_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.111    HardwareXCorr_i/CC_0/inst/product_reg[43]_i_1_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.225 r  HardwareXCorr_i/CC_0/inst/product_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.225    HardwareXCorr_i/CC_0/inst/product_reg[47]_i_1_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.339 r  HardwareXCorr_i/CC_0/inst/product_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.339    HardwareXCorr_i/CC_0/inst/product_reg[51]_i_1_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.453 r  HardwareXCorr_i/CC_0/inst/product_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.453    HardwareXCorr_i/CC_0/inst/product_reg[55]_i_1_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.567 r  HardwareXCorr_i/CC_0/inst/product_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.567    HardwareXCorr_i/CC_0/inst/product_reg[59]_i_1_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    13.790 r  HardwareXCorr_i/CC_0/inst/product_reg[63]_i_1/O[0]
                         net (fo=1, routed)           0.000    13.790    HardwareXCorr_i/CC_0/inst/product_reg[63]_i_1_n_7
    SLICE_X11Y20         FDRE                                         r  HardwareXCorr_i/CC_0/inst/product_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     2.500 f  clk_0_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.453     3.953    HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122     0.831 f  HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578     2.409    HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.500 f  HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=613, routed)         1.432     3.932    HardwareXCorr_i/CC_0/inst/clk
    SLICE_X11Y20         FDRE                                         r  HardwareXCorr_i/CC_0/inst/product_reg[60]/C  (IS_INVERTED)
                         clock pessimism              0.080     4.012    
                         clock uncertainty           -0.067     3.945    
    SLICE_X11Y20         FDRE (Setup_fdre_C_D)        0.065     4.010    HardwareXCorr_i/CC_0/inst/product_reg[60]
  -------------------------------------------------------------------
                         required time                          4.010    
                         arrival time                         -13.790    
  -------------------------------------------------------------------
                         slack                                 -9.780    

Slack (VIOLATED) :        -9.777ns  (required time - arrival time)
  Source:                 HardwareXCorr_i/waveParser_0/inst/wave2Address_reg[11]_psbram_4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            HardwareXCorr_i/CC_0/inst/product_reg[57]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_HardwareXCorr_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_HardwareXCorr_clk_wiz_0_0 fall@2.500ns - clk_out1_HardwareXCorr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.226ns  (logic 8.368ns (68.443%)  route 3.858ns (31.557%))
  Logic Levels:           19  (CARRY4=14 DSP48E1=1 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.432ns = ( 3.932 - 2.500 ) 
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.571     1.571    HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324    -1.752 r  HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -0.096    HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=613, routed)         1.560     1.560    HardwareXCorr_i/waveParser_0/inst/clkb
    SLICE_X12Y8          FDRE                                         r  HardwareXCorr_i/waveParser_0/inst/wave2Address_reg[11]_psbram_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y8          FDRE (Prop_fdre_C_Q)         0.518     2.078 r  HardwareXCorr_i/waveParser_0/inst/wave2Address_reg[11]_psbram_4/Q
                         net (fo=19, routed)          0.805     2.883    HardwareXCorr_i/CC_0/inst/wave2[11]
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_A[21]_P[3])
                                                      3.841     6.724 r  HardwareXCorr_i/CC_0/inst/product2/P[3]
                         net (fo=2, routed)           0.995     7.720    HardwareXCorr_i/CC_0/inst/product2_n_102
    SLICE_X10Y5          LUT3 (Prop_lut3_I0_O)        0.150     7.870 r  HardwareXCorr_i/CC_0/inst/product[11]_i_14/O
                         net (fo=2, routed)           0.607     8.476    HardwareXCorr_i/CC_0/inst/product[11]_i_14_n_0
    SLICE_X10Y6          LUT4 (Prop_lut4_I3_O)        0.355     8.831 r  HardwareXCorr_i/CC_0/inst/product[11]_i_18/O
                         net (fo=1, routed)           0.000     8.831    HardwareXCorr_i/CC_0/inst/product[11]_i_18_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.344 r  HardwareXCorr_i/CC_0/inst/product_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.344    HardwareXCorr_i/CC_0/inst/product_reg[11]_i_10_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.461 r  HardwareXCorr_i/CC_0/inst/product_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.461    HardwareXCorr_i/CC_0/inst/product_reg[15]_i_10_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.578 r  HardwareXCorr_i/CC_0/inst/product_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.578    HardwareXCorr_i/CC_0/inst/product_reg[19]_i_10_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.893 r  HardwareXCorr_i/CC_0/inst/product_reg[23]_i_10/O[3]
                         net (fo=2, routed)           0.857    10.750    HardwareXCorr_i/CC_0/inst/product_reg[23]_i_10_n_4
    SLICE_X11Y9          LUT3 (Prop_lut3_I0_O)        0.332    11.082 r  HardwareXCorr_i/CC_0/inst/product[23]_i_5/O
                         net (fo=2, routed)           0.594    11.677    HardwareXCorr_i/CC_0/inst/product[23]_i_5_n_0
    SLICE_X11Y10         LUT4 (Prop_lut4_I3_O)        0.332    12.009 r  HardwareXCorr_i/CC_0/inst/product[23]_i_9/O
                         net (fo=1, routed)           0.000    12.009    HardwareXCorr_i/CC_0/inst/product[23]_i_9_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.541 r  HardwareXCorr_i/CC_0/inst/product_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.541    HardwareXCorr_i/CC_0/inst/product_reg[23]_i_1_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.655 r  HardwareXCorr_i/CC_0/inst/product_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.655    HardwareXCorr_i/CC_0/inst/product_reg[27]_i_1_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.769 r  HardwareXCorr_i/CC_0/inst/product_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.769    HardwareXCorr_i/CC_0/inst/product_reg[31]_i_1_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.883 r  HardwareXCorr_i/CC_0/inst/product_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.883    HardwareXCorr_i/CC_0/inst/product_reg[35]_i_1_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.997 r  HardwareXCorr_i/CC_0/inst/product_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.997    HardwareXCorr_i/CC_0/inst/product_reg[39]_i_1_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.111 r  HardwareXCorr_i/CC_0/inst/product_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.111    HardwareXCorr_i/CC_0/inst/product_reg[43]_i_1_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.225 r  HardwareXCorr_i/CC_0/inst/product_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.225    HardwareXCorr_i/CC_0/inst/product_reg[47]_i_1_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.339 r  HardwareXCorr_i/CC_0/inst/product_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.339    HardwareXCorr_i/CC_0/inst/product_reg[51]_i_1_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.453 r  HardwareXCorr_i/CC_0/inst/product_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.453    HardwareXCorr_i/CC_0/inst/product_reg[55]_i_1_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.787 r  HardwareXCorr_i/CC_0/inst/product_reg[59]_i_1/O[1]
                         net (fo=1, routed)           0.000    13.787    HardwareXCorr_i/CC_0/inst/product_reg[59]_i_1_n_6
    SLICE_X11Y19         FDRE                                         r  HardwareXCorr_i/CC_0/inst/product_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     2.500 f  clk_0_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.453     3.953    HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122     0.831 f  HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578     2.409    HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.500 f  HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=613, routed)         1.432     3.932    HardwareXCorr_i/CC_0/inst/clk
    SLICE_X11Y19         FDRE                                         r  HardwareXCorr_i/CC_0/inst/product_reg[57]/C  (IS_INVERTED)
                         clock pessimism              0.080     4.012    
                         clock uncertainty           -0.067     3.945    
    SLICE_X11Y19         FDRE (Setup_fdre_C_D)        0.065     4.010    HardwareXCorr_i/CC_0/inst/product_reg[57]
  -------------------------------------------------------------------
                         required time                          4.010    
                         arrival time                         -13.787    
  -------------------------------------------------------------------
                         slack                                 -9.777    

Slack (VIOLATED) :        -9.763ns  (required time - arrival time)
  Source:                 HardwareXCorr_i/waveParser_0/inst/waveRef0Address_reg[11]_psbram/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            HardwareXCorr_i/CC_0/inst/product1_reg[62]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_HardwareXCorr_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_HardwareXCorr_clk_wiz_0_0 fall@2.500ns - clk_out1_HardwareXCorr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.218ns  (logic 8.310ns (68.013%)  route 3.908ns (31.987%))
  Logic Levels:           22  (CARRY4=17 DSP48E1=1 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 3.941 - 2.500 ) 
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.571     1.571    HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324    -1.752 r  HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -0.096    HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=613, routed)         1.563     1.563    HardwareXCorr_i/waveParser_0/inst/clkb
    SLICE_X31Y12         FDRE                                         r  HardwareXCorr_i/waveParser_0/inst/waveRef0Address_reg[11]_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y12         FDRE (Prop_fdre_C_Q)         0.456     2.019 r  HardwareXCorr_i/waveParser_0/inst/waveRef0Address_reg[11]_psbram/Q
                         net (fo=19, routed)          0.647     2.667    HardwareXCorr_i/CC_0/inst/wave03[11]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[29]_P[0])
                                                      3.841     6.508 r  HardwareXCorr_i/CC_0/inst/product11/P[0]
                         net (fo=2, routed)           0.814     7.322    HardwareXCorr_i/CC_0/inst/product11_n_105
    SLICE_X29Y17         LUT3 (Prop_lut3_I1_O)        0.118     7.440 r  HardwareXCorr_i/CC_0/inst/product1[7]_i_13/O
                         net (fo=2, routed)           0.666     8.106    HardwareXCorr_i/CC_0/inst/product1[7]_i_13_n_0
    SLICE_X29Y17         LUT4 (Prop_lut4_I3_O)        0.326     8.432 r  HardwareXCorr_i/CC_0/inst/product1[7]_i_16/O
                         net (fo=1, routed)           0.000     8.432    HardwareXCorr_i/CC_0/inst/product1[7]_i_16_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.982 r  HardwareXCorr_i/CC_0/inst/product1_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.982    HardwareXCorr_i/CC_0/inst/product1_reg[7]_i_10_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.096 r  HardwareXCorr_i/CC_0/inst/product1_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.096    HardwareXCorr_i/CC_0/inst/product1_reg[11]_i_10_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.335 r  HardwareXCorr_i/CC_0/inst/product1_reg[15]_i_10/O[2]
                         net (fo=2, routed)           1.185    10.520    HardwareXCorr_i/CC_0/inst/product1_reg[15]_i_10_n_5
    SLICE_X29Y3          LUT3 (Prop_lut3_I0_O)        0.331    10.851 r  HardwareXCorr_i/CC_0/inst/product1[11]_i_2/O
                         net (fo=2, routed)           0.596    11.447    HardwareXCorr_i/CC_0/inst/product1[11]_i_2_n_0
    SLICE_X29Y3          LUT4 (Prop_lut4_I3_O)        0.327    11.774 r  HardwareXCorr_i/CC_0/inst/product1[11]_i_6/O
                         net (fo=1, routed)           0.000    11.774    HardwareXCorr_i/CC_0/inst/product1[11]_i_6_n_0
    SLICE_X29Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.175 r  HardwareXCorr_i/CC_0/inst/product1_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.175    HardwareXCorr_i/CC_0/inst/product1_reg[11]_i_1_n_0
    SLICE_X29Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.289 r  HardwareXCorr_i/CC_0/inst/product1_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.289    HardwareXCorr_i/CC_0/inst/product1_reg[15]_i_1_n_0
    SLICE_X29Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.403 r  HardwareXCorr_i/CC_0/inst/product1_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.403    HardwareXCorr_i/CC_0/inst/product1_reg[19]_i_1_n_0
    SLICE_X29Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.517 r  HardwareXCorr_i/CC_0/inst/product1_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.517    HardwareXCorr_i/CC_0/inst/product1_reg[23]_i_1_n_0
    SLICE_X29Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.631 r  HardwareXCorr_i/CC_0/inst/product1_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.631    HardwareXCorr_i/CC_0/inst/product1_reg[27]_i_1_n_0
    SLICE_X29Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.745 r  HardwareXCorr_i/CC_0/inst/product1_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.745    HardwareXCorr_i/CC_0/inst/product1_reg[31]_i_1_n_0
    SLICE_X29Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.859 r  HardwareXCorr_i/CC_0/inst/product1_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.859    HardwareXCorr_i/CC_0/inst/product1_reg[35]_i_1_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.973 r  HardwareXCorr_i/CC_0/inst/product1_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.973    HardwareXCorr_i/CC_0/inst/product1_reg[39]_i_1_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.087 r  HardwareXCorr_i/CC_0/inst/product1_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.087    HardwareXCorr_i/CC_0/inst/product1_reg[43]_i_1_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.201 r  HardwareXCorr_i/CC_0/inst/product1_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.201    HardwareXCorr_i/CC_0/inst/product1_reg[47]_i_1_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.315 r  HardwareXCorr_i/CC_0/inst/product1_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.315    HardwareXCorr_i/CC_0/inst/product1_reg[51]_i_1_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.429 r  HardwareXCorr_i/CC_0/inst/product1_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.429    HardwareXCorr_i/CC_0/inst/product1_reg[55]_i_1_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.543 r  HardwareXCorr_i/CC_0/inst/product1_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.543    HardwareXCorr_i/CC_0/inst/product1_reg[59]_i_1_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.782 r  HardwareXCorr_i/CC_0/inst/product1_reg[63]_i_1/O[2]
                         net (fo=1, routed)           0.000    13.782    HardwareXCorr_i/CC_0/inst/product1_reg[63]_i_1_n_5
    SLICE_X29Y16         FDRE                                         r  HardwareXCorr_i/CC_0/inst/product1_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     2.500 f  clk_0_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.453     3.953    HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122     0.831 f  HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578     2.409    HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.500 f  HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=613, routed)         1.441     3.941    HardwareXCorr_i/CC_0/inst/clk
    SLICE_X29Y16         FDRE                                         r  HardwareXCorr_i/CC_0/inst/product1_reg[62]/C  (IS_INVERTED)
                         clock pessimism              0.080     4.021    
                         clock uncertainty           -0.067     3.954    
    SLICE_X29Y16         FDRE (Setup_fdre_C_D)        0.065     4.019    HardwareXCorr_i/CC_0/inst/product1_reg[62]
  -------------------------------------------------------------------
                         required time                          4.019    
                         arrival time                         -13.782    
  -------------------------------------------------------------------
                         slack                                 -9.763    

Slack (VIOLATED) :        -9.756ns  (required time - arrival time)
  Source:                 HardwareXCorr_i/waveParser_0/inst/wave2Address_reg[11]_psbram_4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            HardwareXCorr_i/CC_0/inst/product_reg[59]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_HardwareXCorr_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_HardwareXCorr_clk_wiz_0_0 fall@2.500ns - clk_out1_HardwareXCorr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.205ns  (logic 8.347ns (68.389%)  route 3.858ns (31.611%))
  Logic Levels:           19  (CARRY4=14 DSP48E1=1 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.432ns = ( 3.932 - 2.500 ) 
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.571     1.571    HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324    -1.752 r  HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -0.096    HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=613, routed)         1.560     1.560    HardwareXCorr_i/waveParser_0/inst/clkb
    SLICE_X12Y8          FDRE                                         r  HardwareXCorr_i/waveParser_0/inst/wave2Address_reg[11]_psbram_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y8          FDRE (Prop_fdre_C_Q)         0.518     2.078 r  HardwareXCorr_i/waveParser_0/inst/wave2Address_reg[11]_psbram_4/Q
                         net (fo=19, routed)          0.805     2.883    HardwareXCorr_i/CC_0/inst/wave2[11]
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_A[21]_P[3])
                                                      3.841     6.724 r  HardwareXCorr_i/CC_0/inst/product2/P[3]
                         net (fo=2, routed)           0.995     7.720    HardwareXCorr_i/CC_0/inst/product2_n_102
    SLICE_X10Y5          LUT3 (Prop_lut3_I0_O)        0.150     7.870 r  HardwareXCorr_i/CC_0/inst/product[11]_i_14/O
                         net (fo=2, routed)           0.607     8.476    HardwareXCorr_i/CC_0/inst/product[11]_i_14_n_0
    SLICE_X10Y6          LUT4 (Prop_lut4_I3_O)        0.355     8.831 r  HardwareXCorr_i/CC_0/inst/product[11]_i_18/O
                         net (fo=1, routed)           0.000     8.831    HardwareXCorr_i/CC_0/inst/product[11]_i_18_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.344 r  HardwareXCorr_i/CC_0/inst/product_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.344    HardwareXCorr_i/CC_0/inst/product_reg[11]_i_10_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.461 r  HardwareXCorr_i/CC_0/inst/product_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.461    HardwareXCorr_i/CC_0/inst/product_reg[15]_i_10_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.578 r  HardwareXCorr_i/CC_0/inst/product_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.578    HardwareXCorr_i/CC_0/inst/product_reg[19]_i_10_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.893 r  HardwareXCorr_i/CC_0/inst/product_reg[23]_i_10/O[3]
                         net (fo=2, routed)           0.857    10.750    HardwareXCorr_i/CC_0/inst/product_reg[23]_i_10_n_4
    SLICE_X11Y9          LUT3 (Prop_lut3_I0_O)        0.332    11.082 r  HardwareXCorr_i/CC_0/inst/product[23]_i_5/O
                         net (fo=2, routed)           0.594    11.677    HardwareXCorr_i/CC_0/inst/product[23]_i_5_n_0
    SLICE_X11Y10         LUT4 (Prop_lut4_I3_O)        0.332    12.009 r  HardwareXCorr_i/CC_0/inst/product[23]_i_9/O
                         net (fo=1, routed)           0.000    12.009    HardwareXCorr_i/CC_0/inst/product[23]_i_9_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.541 r  HardwareXCorr_i/CC_0/inst/product_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.541    HardwareXCorr_i/CC_0/inst/product_reg[23]_i_1_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.655 r  HardwareXCorr_i/CC_0/inst/product_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.655    HardwareXCorr_i/CC_0/inst/product_reg[27]_i_1_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.769 r  HardwareXCorr_i/CC_0/inst/product_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.769    HardwareXCorr_i/CC_0/inst/product_reg[31]_i_1_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.883 r  HardwareXCorr_i/CC_0/inst/product_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.883    HardwareXCorr_i/CC_0/inst/product_reg[35]_i_1_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.997 r  HardwareXCorr_i/CC_0/inst/product_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.997    HardwareXCorr_i/CC_0/inst/product_reg[39]_i_1_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.111 r  HardwareXCorr_i/CC_0/inst/product_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.111    HardwareXCorr_i/CC_0/inst/product_reg[43]_i_1_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.225 r  HardwareXCorr_i/CC_0/inst/product_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.225    HardwareXCorr_i/CC_0/inst/product_reg[47]_i_1_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.339 r  HardwareXCorr_i/CC_0/inst/product_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.339    HardwareXCorr_i/CC_0/inst/product_reg[51]_i_1_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.453 r  HardwareXCorr_i/CC_0/inst/product_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.453    HardwareXCorr_i/CC_0/inst/product_reg[55]_i_1_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.766 r  HardwareXCorr_i/CC_0/inst/product_reg[59]_i_1/O[3]
                         net (fo=1, routed)           0.000    13.766    HardwareXCorr_i/CC_0/inst/product_reg[59]_i_1_n_4
    SLICE_X11Y19         FDRE                                         r  HardwareXCorr_i/CC_0/inst/product_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     2.500 f  clk_0_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.453     3.953    HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122     0.831 f  HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578     2.409    HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.500 f  HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=613, routed)         1.432     3.932    HardwareXCorr_i/CC_0/inst/clk
    SLICE_X11Y19         FDRE                                         r  HardwareXCorr_i/CC_0/inst/product_reg[59]/C  (IS_INVERTED)
                         clock pessimism              0.080     4.012    
                         clock uncertainty           -0.067     3.945    
    SLICE_X11Y19         FDRE (Setup_fdre_C_D)        0.065     4.010    HardwareXCorr_i/CC_0/inst/product_reg[59]
  -------------------------------------------------------------------
                         required time                          4.010    
                         arrival time                         -13.766    
  -------------------------------------------------------------------
                         slack                                 -9.756    

Slack (VIOLATED) :        -9.747ns  (required time - arrival time)
  Source:                 HardwareXCorr_i/waveParser_0/inst/waveRef0Address_reg[11]_psbram/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            HardwareXCorr_i/CC_0/inst/product1_reg[60]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_HardwareXCorr_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_HardwareXCorr_clk_wiz_0_0 fall@2.500ns - clk_out1_HardwareXCorr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.202ns  (logic 8.294ns (67.971%)  route 3.908ns (32.029%))
  Logic Levels:           22  (CARRY4=17 DSP48E1=1 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 3.941 - 2.500 ) 
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.571     1.571    HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324    -1.752 r  HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -0.096    HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=613, routed)         1.563     1.563    HardwareXCorr_i/waveParser_0/inst/clkb
    SLICE_X31Y12         FDRE                                         r  HardwareXCorr_i/waveParser_0/inst/waveRef0Address_reg[11]_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y12         FDRE (Prop_fdre_C_Q)         0.456     2.019 r  HardwareXCorr_i/waveParser_0/inst/waveRef0Address_reg[11]_psbram/Q
                         net (fo=19, routed)          0.647     2.667    HardwareXCorr_i/CC_0/inst/wave03[11]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[29]_P[0])
                                                      3.841     6.508 r  HardwareXCorr_i/CC_0/inst/product11/P[0]
                         net (fo=2, routed)           0.814     7.322    HardwareXCorr_i/CC_0/inst/product11_n_105
    SLICE_X29Y17         LUT3 (Prop_lut3_I1_O)        0.118     7.440 r  HardwareXCorr_i/CC_0/inst/product1[7]_i_13/O
                         net (fo=2, routed)           0.666     8.106    HardwareXCorr_i/CC_0/inst/product1[7]_i_13_n_0
    SLICE_X29Y17         LUT4 (Prop_lut4_I3_O)        0.326     8.432 r  HardwareXCorr_i/CC_0/inst/product1[7]_i_16/O
                         net (fo=1, routed)           0.000     8.432    HardwareXCorr_i/CC_0/inst/product1[7]_i_16_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.982 r  HardwareXCorr_i/CC_0/inst/product1_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.982    HardwareXCorr_i/CC_0/inst/product1_reg[7]_i_10_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.096 r  HardwareXCorr_i/CC_0/inst/product1_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.096    HardwareXCorr_i/CC_0/inst/product1_reg[11]_i_10_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.335 r  HardwareXCorr_i/CC_0/inst/product1_reg[15]_i_10/O[2]
                         net (fo=2, routed)           1.185    10.520    HardwareXCorr_i/CC_0/inst/product1_reg[15]_i_10_n_5
    SLICE_X29Y3          LUT3 (Prop_lut3_I0_O)        0.331    10.851 r  HardwareXCorr_i/CC_0/inst/product1[11]_i_2/O
                         net (fo=2, routed)           0.596    11.447    HardwareXCorr_i/CC_0/inst/product1[11]_i_2_n_0
    SLICE_X29Y3          LUT4 (Prop_lut4_I3_O)        0.327    11.774 r  HardwareXCorr_i/CC_0/inst/product1[11]_i_6/O
                         net (fo=1, routed)           0.000    11.774    HardwareXCorr_i/CC_0/inst/product1[11]_i_6_n_0
    SLICE_X29Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.175 r  HardwareXCorr_i/CC_0/inst/product1_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.175    HardwareXCorr_i/CC_0/inst/product1_reg[11]_i_1_n_0
    SLICE_X29Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.289 r  HardwareXCorr_i/CC_0/inst/product1_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.289    HardwareXCorr_i/CC_0/inst/product1_reg[15]_i_1_n_0
    SLICE_X29Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.403 r  HardwareXCorr_i/CC_0/inst/product1_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.403    HardwareXCorr_i/CC_0/inst/product1_reg[19]_i_1_n_0
    SLICE_X29Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.517 r  HardwareXCorr_i/CC_0/inst/product1_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.517    HardwareXCorr_i/CC_0/inst/product1_reg[23]_i_1_n_0
    SLICE_X29Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.631 r  HardwareXCorr_i/CC_0/inst/product1_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.631    HardwareXCorr_i/CC_0/inst/product1_reg[27]_i_1_n_0
    SLICE_X29Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.745 r  HardwareXCorr_i/CC_0/inst/product1_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.745    HardwareXCorr_i/CC_0/inst/product1_reg[31]_i_1_n_0
    SLICE_X29Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.859 r  HardwareXCorr_i/CC_0/inst/product1_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.859    HardwareXCorr_i/CC_0/inst/product1_reg[35]_i_1_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.973 r  HardwareXCorr_i/CC_0/inst/product1_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.973    HardwareXCorr_i/CC_0/inst/product1_reg[39]_i_1_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.087 r  HardwareXCorr_i/CC_0/inst/product1_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.087    HardwareXCorr_i/CC_0/inst/product1_reg[43]_i_1_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.201 r  HardwareXCorr_i/CC_0/inst/product1_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.201    HardwareXCorr_i/CC_0/inst/product1_reg[47]_i_1_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.315 r  HardwareXCorr_i/CC_0/inst/product1_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.315    HardwareXCorr_i/CC_0/inst/product1_reg[51]_i_1_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.429 r  HardwareXCorr_i/CC_0/inst/product1_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.429    HardwareXCorr_i/CC_0/inst/product1_reg[55]_i_1_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.543 r  HardwareXCorr_i/CC_0/inst/product1_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.543    HardwareXCorr_i/CC_0/inst/product1_reg[59]_i_1_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    13.766 r  HardwareXCorr_i/CC_0/inst/product1_reg[63]_i_1/O[0]
                         net (fo=1, routed)           0.000    13.766    HardwareXCorr_i/CC_0/inst/product1_reg[63]_i_1_n_7
    SLICE_X29Y16         FDRE                                         r  HardwareXCorr_i/CC_0/inst/product1_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     2.500 f  clk_0_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.453     3.953    HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122     0.831 f  HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578     2.409    HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.500 f  HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=613, routed)         1.441     3.941    HardwareXCorr_i/CC_0/inst/clk
    SLICE_X29Y16         FDRE                                         r  HardwareXCorr_i/CC_0/inst/product1_reg[60]/C  (IS_INVERTED)
                         clock pessimism              0.080     4.021    
                         clock uncertainty           -0.067     3.954    
    SLICE_X29Y16         FDRE (Setup_fdre_C_D)        0.065     4.019    HardwareXCorr_i/CC_0/inst/product1_reg[60]
  -------------------------------------------------------------------
                         required time                          4.019    
                         arrival time                         -13.766    
  -------------------------------------------------------------------
                         slack                                 -9.747    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 HardwareXCorr_i/CC_0/inst/product_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            HardwareXCorr_i/CC_0/inst/xcorr_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_HardwareXCorr_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HardwareXCorr_clk_wiz_0_0 fall@2.500ns - clk_out1_HardwareXCorr_clk_wiz_0_0 fall@2.500ns)
  Data Path Delay:        0.275ns  (logic 0.146ns (53.148%)  route 0.129ns (46.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns = ( 3.332 - 2.500 ) 
    Source Clock Delay      (SCD):    0.563ns = ( 3.063 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     2.500 f  clk_0_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.547     3.047    HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.057     1.989 f  HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485     2.474    HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.500 f  HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=613, routed)         0.563     3.063    HardwareXCorr_i/CC_0/inst/clk
    SLICE_X11Y6          FDRE                                         r  HardwareXCorr_i/CC_0/inst/product_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y6          FDRE (Prop_fdre_C_Q)         0.146     3.209 r  HardwareXCorr_i/CC_0/inst/product_reg[6]/Q
                         net (fo=3, routed)           0.129     3.337    HardwareXCorr_i/CC_0/inst/product[6]
    SLICE_X8Y6           FDRE                                         r  HardwareXCorr_i/CC_0/inst/xcorr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     2.500 f  clk_0_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.815     3.315    HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.371     1.943 f  HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     2.471    HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.500 f  HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=613, routed)         0.832     3.332    HardwareXCorr_i/CC_0/inst/clk
    SLICE_X8Y6           FDRE                                         r  HardwareXCorr_i/CC_0/inst/xcorr_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.231     3.101    
    SLICE_X8Y6           FDRE (Hold_fdre_C_D)         0.067     3.168    HardwareXCorr_i/CC_0/inst/xcorr_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.168    
                         arrival time                           3.337    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 HardwareXCorr_i/CC_0/inst/product1_reg[55]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            HardwareXCorr_i/CC_0/inst/xcorr1_reg[55]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_HardwareXCorr_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HardwareXCorr_clk_wiz_0_0 fall@2.500ns - clk_out1_HardwareXCorr_clk_wiz_0_0 fall@2.500ns)
  Data Path Delay:        0.257ns  (logic 0.146ns (56.712%)  route 0.111ns (43.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns = ( 3.329 - 2.500 ) 
    Source Clock Delay      (SCD):    0.560ns = ( 3.060 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     2.500 f  clk_0_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.547     3.047    HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.057     1.989 f  HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485     2.474    HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.500 f  HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=613, routed)         0.560     3.060    HardwareXCorr_i/CC_0/inst/clk
    SLICE_X29Y14         FDRE                                         r  HardwareXCorr_i/CC_0/inst/product1_reg[55]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y14         FDRE (Prop_fdre_C_Q)         0.146     3.206 r  HardwareXCorr_i/CC_0/inst/product1_reg[55]/Q
                         net (fo=4, routed)           0.111     3.317    HardwareXCorr_i/CC_0/inst/product1__0[55]
    SLICE_X26Y13         FDRE                                         r  HardwareXCorr_i/CC_0/inst/xcorr1_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     2.500 f  clk_0_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.815     3.315    HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.371     1.943 f  HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     2.471    HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.500 f  HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=613, routed)         0.829     3.329    HardwareXCorr_i/CC_0/inst/clk
    SLICE_X26Y13         FDRE                                         r  HardwareXCorr_i/CC_0/inst/xcorr1_reg[55]/C  (IS_INVERTED)
                         clock pessimism             -0.251     3.078    
    SLICE_X26Y13         FDRE (Hold_fdre_C_D)         0.067     3.145    HardwareXCorr_i/CC_0/inst/xcorr1_reg[55]
  -------------------------------------------------------------------
                         required time                         -3.145    
                         arrival time                           3.317    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 HardwareXCorr_i/CC_0/inst/product1_reg[54]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            HardwareXCorr_i/CC_0/inst/xcorr1_reg[54]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_HardwareXCorr_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HardwareXCorr_clk_wiz_0_0 fall@2.500ns - clk_out1_HardwareXCorr_clk_wiz_0_0 fall@2.500ns)
  Data Path Delay:        0.260ns  (logic 0.146ns (56.238%)  route 0.114ns (43.762%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns = ( 3.329 - 2.500 ) 
    Source Clock Delay      (SCD):    0.560ns = ( 3.060 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     2.500 f  clk_0_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.547     3.047    HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.057     1.989 f  HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485     2.474    HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.500 f  HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=613, routed)         0.560     3.060    HardwareXCorr_i/CC_0/inst/clk
    SLICE_X29Y14         FDRE                                         r  HardwareXCorr_i/CC_0/inst/product1_reg[54]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y14         FDRE (Prop_fdre_C_Q)         0.146     3.206 r  HardwareXCorr_i/CC_0/inst/product1_reg[54]/Q
                         net (fo=4, routed)           0.114     3.319    HardwareXCorr_i/CC_0/inst/product1__0[54]
    SLICE_X26Y13         FDRE                                         r  HardwareXCorr_i/CC_0/inst/xcorr1_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     2.500 f  clk_0_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.815     3.315    HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.371     1.943 f  HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     2.471    HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.500 f  HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=613, routed)         0.829     3.329    HardwareXCorr_i/CC_0/inst/clk
    SLICE_X26Y13         FDRE                                         r  HardwareXCorr_i/CC_0/inst/xcorr1_reg[54]/C  (IS_INVERTED)
                         clock pessimism             -0.251     3.078    
    SLICE_X26Y13         FDRE (Hold_fdre_C_D)         0.067     3.145    HardwareXCorr_i/CC_0/inst/xcorr1_reg[54]
  -------------------------------------------------------------------
                         required time                         -3.145    
                         arrival time                           3.319    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 HardwareXCorr_i/CC_0/inst/product1_reg[58]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            HardwareXCorr_i/CC_0/inst/xcorr1_reg[58]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_HardwareXCorr_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HardwareXCorr_clk_wiz_0_0 fall@2.500ns - clk_out1_HardwareXCorr_clk_wiz_0_0 fall@2.500ns)
  Data Path Delay:        0.261ns  (logic 0.146ns (55.859%)  route 0.115ns (44.141%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns = ( 3.328 - 2.500 ) 
    Source Clock Delay      (SCD):    0.560ns = ( 3.060 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     2.500 f  clk_0_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.547     3.047    HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.057     1.989 f  HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485     2.474    HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.500 f  HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=613, routed)         0.560     3.060    HardwareXCorr_i/CC_0/inst/clk
    SLICE_X29Y15         FDRE                                         r  HardwareXCorr_i/CC_0/inst/product1_reg[58]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y15         FDRE (Prop_fdre_C_Q)         0.146     3.206 r  HardwareXCorr_i/CC_0/inst/product1_reg[58]/Q
                         net (fo=4, routed)           0.115     3.321    HardwareXCorr_i/CC_0/inst/product1__0[58]
    SLICE_X26Y15         FDRE                                         r  HardwareXCorr_i/CC_0/inst/xcorr1_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     2.500 f  clk_0_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.815     3.315    HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.371     1.943 f  HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     2.471    HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.500 f  HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=613, routed)         0.828     3.328    HardwareXCorr_i/CC_0/inst/clk
    SLICE_X26Y15         FDRE                                         r  HardwareXCorr_i/CC_0/inst/xcorr1_reg[58]/C  (IS_INVERTED)
                         clock pessimism             -0.251     3.077    
    SLICE_X26Y15         FDRE (Hold_fdre_C_D)         0.067     3.144    HardwareXCorr_i/CC_0/inst/xcorr1_reg[58]
  -------------------------------------------------------------------
                         required time                         -3.144    
                         arrival time                           3.321    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 HardwareXCorr_i/CC_0/inst/product1_reg[52]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            HardwareXCorr_i/CC_0/inst/xcorr1_reg[52]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_HardwareXCorr_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HardwareXCorr_clk_wiz_0_0 fall@2.500ns - clk_out1_HardwareXCorr_clk_wiz_0_0 fall@2.500ns)
  Data Path Delay:        0.260ns  (logic 0.146ns (56.238%)  route 0.114ns (43.762%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns = ( 3.329 - 2.500 ) 
    Source Clock Delay      (SCD):    0.560ns = ( 3.060 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     2.500 f  clk_0_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.547     3.047    HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.057     1.989 f  HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485     2.474    HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.500 f  HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=613, routed)         0.560     3.060    HardwareXCorr_i/CC_0/inst/clk
    SLICE_X29Y14         FDRE                                         r  HardwareXCorr_i/CC_0/inst/product1_reg[52]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y14         FDRE (Prop_fdre_C_Q)         0.146     3.206 r  HardwareXCorr_i/CC_0/inst/product1_reg[52]/Q
                         net (fo=4, routed)           0.114     3.319    HardwareXCorr_i/CC_0/inst/product1__0[52]
    SLICE_X26Y13         FDRE                                         r  HardwareXCorr_i/CC_0/inst/xcorr1_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     2.500 f  clk_0_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.815     3.315    HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.371     1.943 f  HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     2.471    HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.500 f  HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=613, routed)         0.829     3.329    HardwareXCorr_i/CC_0/inst/clk
    SLICE_X26Y13         FDRE                                         r  HardwareXCorr_i/CC_0/inst/xcorr1_reg[52]/C  (IS_INVERTED)
                         clock pessimism             -0.251     3.078    
    SLICE_X26Y13         FDRE (Hold_fdre_C_D)         0.063     3.141    HardwareXCorr_i/CC_0/inst/xcorr1_reg[52]
  -------------------------------------------------------------------
                         required time                         -3.141    
                         arrival time                           3.319    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 HardwareXCorr_i/CC_0/inst/product_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            HardwareXCorr_i/CC_0/inst/xcorr_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_HardwareXCorr_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HardwareXCorr_clk_wiz_0_0 fall@2.500ns - clk_out1_HardwareXCorr_clk_wiz_0_0 fall@2.500ns)
  Data Path Delay:        0.273ns  (logic 0.146ns (53.384%)  route 0.127ns (46.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns = ( 3.332 - 2.500 ) 
    Source Clock Delay      (SCD):    0.563ns = ( 3.063 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     2.500 f  clk_0_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.547     3.047    HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.057     1.989 f  HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485     2.474    HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.500 f  HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=613, routed)         0.563     3.063    HardwareXCorr_i/CC_0/inst/clk
    SLICE_X11Y6          FDRE                                         r  HardwareXCorr_i/CC_0/inst/product_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y6          FDRE (Prop_fdre_C_Q)         0.146     3.209 r  HardwareXCorr_i/CC_0/inst/product_reg[4]/Q
                         net (fo=3, routed)           0.127     3.336    HardwareXCorr_i/CC_0/inst/product[4]
    SLICE_X8Y6           FDRE                                         r  HardwareXCorr_i/CC_0/inst/xcorr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     2.500 f  clk_0_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.815     3.315    HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.371     1.943 f  HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     2.471    HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.500 f  HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=613, routed)         0.832     3.332    HardwareXCorr_i/CC_0/inst/clk
    SLICE_X8Y6           FDRE                                         r  HardwareXCorr_i/CC_0/inst/xcorr_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.231     3.101    
    SLICE_X8Y6           FDRE (Hold_fdre_C_D)         0.056     3.157    HardwareXCorr_i/CC_0/inst/xcorr_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.157    
                         arrival time                           3.336    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 HardwareXCorr_i/CC_0/inst/product1_reg[56]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            HardwareXCorr_i/CC_0/inst/xcorr1_reg[56]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_HardwareXCorr_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HardwareXCorr_clk_wiz_0_0 fall@2.500ns - clk_out1_HardwareXCorr_clk_wiz_0_0 fall@2.500ns)
  Data Path Delay:        0.261ns  (logic 0.146ns (55.859%)  route 0.115ns (44.141%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns = ( 3.328 - 2.500 ) 
    Source Clock Delay      (SCD):    0.560ns = ( 3.060 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     2.500 f  clk_0_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.547     3.047    HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.057     1.989 f  HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485     2.474    HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.500 f  HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=613, routed)         0.560     3.060    HardwareXCorr_i/CC_0/inst/clk
    SLICE_X29Y15         FDRE                                         r  HardwareXCorr_i/CC_0/inst/product1_reg[56]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y15         FDRE (Prop_fdre_C_Q)         0.146     3.206 r  HardwareXCorr_i/CC_0/inst/product1_reg[56]/Q
                         net (fo=4, routed)           0.115     3.321    HardwareXCorr_i/CC_0/inst/product1__0[56]
    SLICE_X26Y15         FDRE                                         r  HardwareXCorr_i/CC_0/inst/xcorr1_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     2.500 f  clk_0_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.815     3.315    HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.371     1.943 f  HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     2.471    HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.500 f  HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=613, routed)         0.828     3.328    HardwareXCorr_i/CC_0/inst/clk
    SLICE_X26Y15         FDRE                                         r  HardwareXCorr_i/CC_0/inst/xcorr1_reg[56]/C  (IS_INVERTED)
                         clock pessimism             -0.251     3.077    
    SLICE_X26Y15         FDRE (Hold_fdre_C_D)         0.063     3.140    HardwareXCorr_i/CC_0/inst/xcorr1_reg[56]
  -------------------------------------------------------------------
                         required time                         -3.140    
                         arrival time                           3.321    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 HardwareXCorr_i/CC_0/inst/product_reg[47]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            HardwareXCorr_i/CC_0/inst/xcorr_reg[47]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_HardwareXCorr_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HardwareXCorr_clk_wiz_0_0 fall@2.500ns - clk_out1_HardwareXCorr_clk_wiz_0_0 fall@2.500ns)
  Data Path Delay:        0.520ns  (logic 0.146ns (28.053%)  route 0.374ns (71.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns = ( 3.323 - 2.500 ) 
    Source Clock Delay      (SCD):    0.558ns = ( 3.058 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.002ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     2.500 f  clk_0_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.547     3.047    HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.057     1.989 f  HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485     2.474    HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.500 f  HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=613, routed)         0.558     3.058    HardwareXCorr_i/CC_0/inst/clk
    SLICE_X11Y16         FDRE                                         r  HardwareXCorr_i/CC_0/inst/product_reg[47]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y16         FDRE (Prop_fdre_C_Q)         0.146     3.204 r  HardwareXCorr_i/CC_0/inst/product_reg[47]/Q
                         net (fo=4, routed)           0.374     3.578    HardwareXCorr_i/CC_0/inst/product[47]
    SLICE_X17Y17         FDRE                                         r  HardwareXCorr_i/CC_0/inst/xcorr_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     2.500 f  clk_0_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.815     3.315    HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.371     1.943 f  HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     2.471    HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.500 f  HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=613, routed)         0.823     3.323    HardwareXCorr_i/CC_0/inst/clk
    SLICE_X17Y17         FDRE                                         r  HardwareXCorr_i/CC_0/inst/xcorr_reg[47]/C  (IS_INVERTED)
                         clock pessimism             -0.002     3.321    
    SLICE_X17Y17         FDRE (Hold_fdre_C_D)         0.073     3.394    HardwareXCorr_i/CC_0/inst/xcorr_reg[47]
  -------------------------------------------------------------------
                         required time                         -3.394    
                         arrival time                           3.578    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 HardwareXCorr_i/CC_0/inst/product_reg[51]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            HardwareXCorr_i/CC_0/inst/xcorr_reg[51]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_HardwareXCorr_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HardwareXCorr_clk_wiz_0_0 fall@2.500ns - clk_out1_HardwareXCorr_clk_wiz_0_0 fall@2.500ns)
  Data Path Delay:        0.520ns  (logic 0.146ns (28.053%)  route 0.374ns (71.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns = ( 3.322 - 2.500 ) 
    Source Clock Delay      (SCD):    0.557ns = ( 3.057 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.002ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     2.500 f  clk_0_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.547     3.047    HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.057     1.989 f  HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485     2.474    HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.500 f  HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=613, routed)         0.557     3.057    HardwareXCorr_i/CC_0/inst/clk
    SLICE_X11Y17         FDRE                                         r  HardwareXCorr_i/CC_0/inst/product_reg[51]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y17         FDRE (Prop_fdre_C_Q)         0.146     3.203 r  HardwareXCorr_i/CC_0/inst/product_reg[51]/Q
                         net (fo=4, routed)           0.374     3.577    HardwareXCorr_i/CC_0/inst/product[51]
    SLICE_X17Y18         FDRE                                         r  HardwareXCorr_i/CC_0/inst/xcorr_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     2.500 f  clk_0_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.815     3.315    HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.371     1.943 f  HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     2.471    HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.500 f  HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=613, routed)         0.822     3.322    HardwareXCorr_i/CC_0/inst/clk
    SLICE_X17Y18         FDRE                                         r  HardwareXCorr_i/CC_0/inst/xcorr_reg[51]/C  (IS_INVERTED)
                         clock pessimism             -0.002     3.320    
    SLICE_X17Y18         FDRE (Hold_fdre_C_D)         0.073     3.393    HardwareXCorr_i/CC_0/inst/xcorr_reg[51]
  -------------------------------------------------------------------
                         required time                         -3.393    
                         arrival time                           3.577    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 HardwareXCorr_i/CC_0/inst/product1_reg[53]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            HardwareXCorr_i/CC_0/inst/xcorr1_reg[53]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_HardwareXCorr_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HardwareXCorr_clk_wiz_0_0 fall@2.500ns - clk_out1_HardwareXCorr_clk_wiz_0_0 fall@2.500ns)
  Data Path Delay:        0.260ns  (logic 0.146ns (56.238%)  route 0.114ns (43.762%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns = ( 3.329 - 2.500 ) 
    Source Clock Delay      (SCD):    0.560ns = ( 3.060 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     2.500 f  clk_0_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.547     3.047    HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.057     1.989 f  HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485     2.474    HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.500 f  HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=613, routed)         0.560     3.060    HardwareXCorr_i/CC_0/inst/clk
    SLICE_X29Y14         FDRE                                         r  HardwareXCorr_i/CC_0/inst/product1_reg[53]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y14         FDRE (Prop_fdre_C_Q)         0.146     3.206 r  HardwareXCorr_i/CC_0/inst/product1_reg[53]/Q
                         net (fo=4, routed)           0.114     3.319    HardwareXCorr_i/CC_0/inst/product1__0[53]
    SLICE_X26Y13         FDRE                                         r  HardwareXCorr_i/CC_0/inst/xcorr1_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     2.500 f  clk_0_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.815     3.315    HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.371     1.943 f  HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     2.471    HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.500 f  HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=613, routed)         0.829     3.329    HardwareXCorr_i/CC_0/inst/clk
    SLICE_X26Y13         FDRE                                         r  HardwareXCorr_i/CC_0/inst/xcorr1_reg[53]/C  (IS_INVERTED)
                         clock pessimism             -0.251     3.078    
    SLICE_X26Y13         FDRE (Hold_fdre_C_D)         0.056     3.134    HardwareXCorr_i/CC_0/inst/xcorr1_reg[53]
  -------------------------------------------------------------------
                         required time                         -3.134    
                         arrival time                           3.319    
  -------------------------------------------------------------------
                         slack                                  0.186    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_HardwareXCorr_clk_wiz_0_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         5.000       2.424      RAMB18_X1Y8      HardwareXCorr_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB18_X1Y8      HardwareXCorr_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         5.000       2.424      RAMB36_X1Y6      HardwareXCorr_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB36_X1Y6      HardwareXCorr_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         5.000       2.424      RAMB18_X1Y9      HardwareXCorr_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB18_X1Y9      HardwareXCorr_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         5.000       2.424      RAMB36_X1Y5      HardwareXCorr_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB36_X1Y5      HardwareXCorr_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         5.000       2.424      RAMB18_X2Y4      HardwareXCorr_i/blk_mem_gen_11/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB18_X2Y4      HardwareXCorr_i/blk_mem_gen_11/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X23Y22     HardwareXCorr_i/BRAMMUX_0/inst/Ref0Address_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X23Y22     HardwareXCorr_i/BRAMMUX_0/inst/Ref0Address_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X24Y22     HardwareXCorr_i/BRAMMUX_0/inst/Ref0Address_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X24Y22     HardwareXCorr_i/BRAMMUX_0/inst/Ref0Address_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X24Y22     HardwareXCorr_i/BRAMMUX_0/inst/Ref0Address_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X24Y22     HardwareXCorr_i/BRAMMUX_0/inst/Ref0Address_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X23Y22     HardwareXCorr_i/BRAMMUX_0/inst/Ref0Address_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X23Y22     HardwareXCorr_i/BRAMMUX_0/inst/Ref0Address_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X23Y23     HardwareXCorr_i/BRAMMUX_0/inst/Ref0Address_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X23Y23     HardwareXCorr_i/BRAMMUX_0/inst/Ref0Address_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X23Y22     HardwareXCorr_i/BRAMMUX_0/inst/Ref0Address_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X23Y22     HardwareXCorr_i/BRAMMUX_0/inst/Ref0Address_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X24Y22     HardwareXCorr_i/BRAMMUX_0/inst/Ref0Address_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X24Y22     HardwareXCorr_i/BRAMMUX_0/inst/Ref0Address_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X24Y22     HardwareXCorr_i/BRAMMUX_0/inst/Ref0Address_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X24Y22     HardwareXCorr_i/BRAMMUX_0/inst/Ref0Address_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X23Y22     HardwareXCorr_i/BRAMMUX_0/inst/Ref0Address_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X23Y22     HardwareXCorr_i/BRAMMUX_0/inst/Ref0Address_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X23Y23     HardwareXCorr_i/BRAMMUX_0/inst/Ref0Address_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X23Y23     HardwareXCorr_i/BRAMMUX_0/inst/Ref0Address_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_HardwareXCorr_clk_wiz_0_0
  To Clock:  clkfbout_HardwareXCorr_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_HardwareXCorr_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    HardwareXCorr_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           326 Endpoints
Min Delay           326 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 HardwareXCorr_i/CC_0/inst/count_reg[11]/C
                            (rising edge-triggered cell FDSE)
  Destination:            address_0[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.387ns  (logic 5.415ns (43.717%)  route 6.972ns (56.283%))
  Logic Levels:           9  (CARRY4=5 FDSE=1 LUT2=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y29         FDSE                         0.000     0.000 r  HardwareXCorr_i/CC_0/inst/count_reg[11]/C
    SLICE_X16Y29         FDSE (Prop_fdse_C_Q)         0.459     0.459 r  HardwareXCorr_i/CC_0/inst/count_reg[11]/Q
                         net (fo=25, routed)          2.827     3.286    HardwareXCorr_i/AddressFixer_0/inst/counter[11]
    SLICE_X10Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     3.790 r  HardwareXCorr_i/AddressFixer_0/inst/address2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.790    HardwareXCorr_i/AddressFixer_0/inst/address2_carry__1_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.029 f  HardwareXCorr_i/AddressFixer_0/inst/address2_carry__2/O[2]
                         net (fo=1, routed)           0.811     4.839    HardwareXCorr_i/AddressFixer_0/inst/address2[15]
    SLICE_X11Y28         LUT2 (Prop_lut2_I1_O)        0.301     5.140 r  HardwareXCorr_i/AddressFixer_0/inst/address1_carry__0_i_1/O
                         net (fo=1, routed)           0.000     5.140    HardwareXCorr_i/AddressFixer_0/inst/address1_carry__0_i_1_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.538 r  HardwareXCorr_i/AddressFixer_0/inst/address1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.538    HardwareXCorr_i/AddressFixer_0/inst/address1_carry__0_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.652 r  HardwareXCorr_i/AddressFixer_0/inst/address1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.652    HardwareXCorr_i/AddressFixer_0/inst/address1_carry__1_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.880 r  HardwareXCorr_i/AddressFixer_0/inst/address1_carry__2/CO[2]
                         net (fo=16, routed)          1.170     7.051    HardwareXCorr_i/AddressFixer_0/inst/address1
    SLICE_X8Y33          LUT2 (Prop_lut2_I0_O)        0.342     7.393 r  HardwareXCorr_i/AddressFixer_0/inst/address[14]_INST_0/O
                         net (fo=1, routed)           2.164     9.557    address_0_OBUF[14]
    K12                  OBUF (Prop_obuf_I_O)         2.830    12.387 r  address_0_OBUF[14]_inst/O
                         net (fo=0)                   0.000    12.387    address_0[14]
    K12                                                               r  address_0[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HardwareXCorr_i/CC_0/inst/count_reg[11]/C
                            (rising edge-triggered cell FDSE)
  Destination:            address_0[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.342ns  (logic 5.417ns (43.889%)  route 6.925ns (56.111%))
  Logic Levels:           9  (CARRY4=5 FDSE=1 LUT2=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y29         FDSE                         0.000     0.000 r  HardwareXCorr_i/CC_0/inst/count_reg[11]/C
    SLICE_X16Y29         FDSE (Prop_fdse_C_Q)         0.459     0.459 r  HardwareXCorr_i/CC_0/inst/count_reg[11]/Q
                         net (fo=25, routed)          2.827     3.286    HardwareXCorr_i/AddressFixer_0/inst/counter[11]
    SLICE_X10Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     3.790 r  HardwareXCorr_i/AddressFixer_0/inst/address2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.790    HardwareXCorr_i/AddressFixer_0/inst/address2_carry__1_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.029 f  HardwareXCorr_i/AddressFixer_0/inst/address2_carry__2/O[2]
                         net (fo=1, routed)           0.811     4.839    HardwareXCorr_i/AddressFixer_0/inst/address2[15]
    SLICE_X11Y28         LUT2 (Prop_lut2_I1_O)        0.301     5.140 r  HardwareXCorr_i/AddressFixer_0/inst/address1_carry__0_i_1/O
                         net (fo=1, routed)           0.000     5.140    HardwareXCorr_i/AddressFixer_0/inst/address1_carry__0_i_1_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.538 r  HardwareXCorr_i/AddressFixer_0/inst/address1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.538    HardwareXCorr_i/AddressFixer_0/inst/address1_carry__0_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.652 r  HardwareXCorr_i/AddressFixer_0/inst/address1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.652    HardwareXCorr_i/AddressFixer_0/inst/address1_carry__1_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.880 r  HardwareXCorr_i/AddressFixer_0/inst/address1_carry__2/CO[2]
                         net (fo=16, routed)          1.170     7.051    HardwareXCorr_i/AddressFixer_0/inst/address1
    SLICE_X8Y32          LUT2 (Prop_lut2_I0_O)        0.341     7.392 r  HardwareXCorr_i/AddressFixer_0/inst/address[8]_INST_0/O
                         net (fo=1, routed)           2.118     9.509    address_0_OBUF[8]
    L12                  OBUF (Prop_obuf_I_O)         2.833    12.342 r  address_0_OBUF[8]_inst/O
                         net (fo=0)                   0.000    12.342    address_0[8]
    L12                                                               r  address_0[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HardwareXCorr_i/CC_0/inst/count_reg[11]/C
                            (rising edge-triggered cell FDSE)
  Destination:            address_0[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.325ns  (logic 5.184ns (42.063%)  route 7.141ns (57.937%))
  Logic Levels:           9  (CARRY4=5 FDSE=1 LUT2=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y29         FDSE                         0.000     0.000 r  HardwareXCorr_i/CC_0/inst/count_reg[11]/C
    SLICE_X16Y29         FDSE (Prop_fdse_C_Q)         0.459     0.459 r  HardwareXCorr_i/CC_0/inst/count_reg[11]/Q
                         net (fo=25, routed)          2.827     3.286    HardwareXCorr_i/AddressFixer_0/inst/counter[11]
    SLICE_X10Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     3.790 r  HardwareXCorr_i/AddressFixer_0/inst/address2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.790    HardwareXCorr_i/AddressFixer_0/inst/address2_carry__1_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.029 f  HardwareXCorr_i/AddressFixer_0/inst/address2_carry__2/O[2]
                         net (fo=1, routed)           0.811     4.839    HardwareXCorr_i/AddressFixer_0/inst/address2[15]
    SLICE_X11Y28         LUT2 (Prop_lut2_I1_O)        0.301     5.140 r  HardwareXCorr_i/AddressFixer_0/inst/address1_carry__0_i_1/O
                         net (fo=1, routed)           0.000     5.140    HardwareXCorr_i/AddressFixer_0/inst/address1_carry__0_i_1_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.538 r  HardwareXCorr_i/AddressFixer_0/inst/address1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.538    HardwareXCorr_i/AddressFixer_0/inst/address1_carry__0_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.652 r  HardwareXCorr_i/AddressFixer_0/inst/address1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.652    HardwareXCorr_i/AddressFixer_0/inst/address1_carry__1_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.880 r  HardwareXCorr_i/AddressFixer_0/inst/address1_carry__2/CO[2]
                         net (fo=16, routed)          1.189     7.070    HardwareXCorr_i/AddressFixer_0/inst/address1
    SLICE_X8Y33          LUT2 (Prop_lut2_I0_O)        0.313     7.383 r  HardwareXCorr_i/AddressFixer_0/inst/address[15]_INST_0/O
                         net (fo=1, routed)           2.314     9.697    address_0_OBUF[15]
    K11                  OBUF (Prop_obuf_I_O)         2.628    12.325 r  address_0_OBUF[15]_inst/O
                         net (fo=0)                   0.000    12.325    address_0[15]
    K11                                                               r  address_0[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HardwareXCorr_i/CC_0/inst/count_reg[11]/C
                            (rising edge-triggered cell FDSE)
  Destination:            address_0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.265ns  (logic 5.437ns (44.327%)  route 6.829ns (55.673%))
  Logic Levels:           9  (CARRY4=5 FDSE=1 LUT2=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y29         FDSE                         0.000     0.000 r  HardwareXCorr_i/CC_0/inst/count_reg[11]/C
    SLICE_X16Y29         FDSE (Prop_fdse_C_Q)         0.459     0.459 r  HardwareXCorr_i/CC_0/inst/count_reg[11]/Q
                         net (fo=25, routed)          2.827     3.286    HardwareXCorr_i/AddressFixer_0/inst/counter[11]
    SLICE_X10Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     3.790 r  HardwareXCorr_i/AddressFixer_0/inst/address2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.790    HardwareXCorr_i/AddressFixer_0/inst/address2_carry__1_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.029 f  HardwareXCorr_i/AddressFixer_0/inst/address2_carry__2/O[2]
                         net (fo=1, routed)           0.811     4.839    HardwareXCorr_i/AddressFixer_0/inst/address2[15]
    SLICE_X11Y28         LUT2 (Prop_lut2_I1_O)        0.301     5.140 r  HardwareXCorr_i/AddressFixer_0/inst/address1_carry__0_i_1/O
                         net (fo=1, routed)           0.000     5.140    HardwareXCorr_i/AddressFixer_0/inst/address1_carry__0_i_1_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.538 r  HardwareXCorr_i/AddressFixer_0/inst/address1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.538    HardwareXCorr_i/AddressFixer_0/inst/address1_carry__0_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.652 r  HardwareXCorr_i/AddressFixer_0/inst/address1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.652    HardwareXCorr_i/AddressFixer_0/inst/address1_carry__1_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.880 r  HardwareXCorr_i/AddressFixer_0/inst/address1_carry__2/CO[2]
                         net (fo=16, routed)          1.189     7.070    HardwareXCorr_i/AddressFixer_0/inst/address1
    SLICE_X8Y33          LUT2 (Prop_lut2_I0_O)        0.345     7.415 r  HardwareXCorr_i/AddressFixer_0/inst/address[0]_INST_0/O
                         net (fo=1, routed)           2.002     9.417    address_0_OBUF[0]
    N15                  OBUF (Prop_obuf_I_O)         2.849    12.265 r  address_0_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.265    address_0[0]
    N15                                                               r  address_0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HardwareXCorr_i/CC_0/inst/count_reg[11]/C
                            (rising edge-triggered cell FDSE)
  Destination:            address_0[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.256ns  (logic 5.173ns (42.204%)  route 7.084ns (57.796%))
  Logic Levels:           9  (CARRY4=5 FDSE=1 LUT2=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y29         FDSE                         0.000     0.000 r  HardwareXCorr_i/CC_0/inst/count_reg[11]/C
    SLICE_X16Y29         FDSE (Prop_fdse_C_Q)         0.459     0.459 r  HardwareXCorr_i/CC_0/inst/count_reg[11]/Q
                         net (fo=25, routed)          2.827     3.286    HardwareXCorr_i/AddressFixer_0/inst/counter[11]
    SLICE_X10Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     3.790 r  HardwareXCorr_i/AddressFixer_0/inst/address2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.790    HardwareXCorr_i/AddressFixer_0/inst/address2_carry__1_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.029 f  HardwareXCorr_i/AddressFixer_0/inst/address2_carry__2/O[2]
                         net (fo=1, routed)           0.811     4.839    HardwareXCorr_i/AddressFixer_0/inst/address2[15]
    SLICE_X11Y28         LUT2 (Prop_lut2_I1_O)        0.301     5.140 r  HardwareXCorr_i/AddressFixer_0/inst/address1_carry__0_i_1/O
                         net (fo=1, routed)           0.000     5.140    HardwareXCorr_i/AddressFixer_0/inst/address1_carry__0_i_1_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.538 r  HardwareXCorr_i/AddressFixer_0/inst/address1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.538    HardwareXCorr_i/AddressFixer_0/inst/address1_carry__0_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.652 r  HardwareXCorr_i/AddressFixer_0/inst/address1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.652    HardwareXCorr_i/AddressFixer_0/inst/address1_carry__1_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.880 r  HardwareXCorr_i/AddressFixer_0/inst/address1_carry__2/CO[2]
                         net (fo=16, routed)          1.170     7.051    HardwareXCorr_i/AddressFixer_0/inst/address1
    SLICE_X8Y33          LUT2 (Prop_lut2_I0_O)        0.313     7.364 r  HardwareXCorr_i/AddressFixer_0/inst/address[13]_INST_0/O
                         net (fo=1, routed)           2.276     9.640    address_0_OBUF[13]
    K14                  OBUF (Prop_obuf_I_O)         2.617    12.256 r  address_0_OBUF[13]_inst/O
                         net (fo=0)                   0.000    12.256    address_0[13]
    K14                                                               r  address_0[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HardwareXCorr_i/CC_0/inst/count_reg[11]/C
                            (rising edge-triggered cell FDSE)
  Destination:            address_0[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.109ns  (logic 5.166ns (42.661%)  route 6.943ns (57.339%))
  Logic Levels:           9  (CARRY4=5 FDSE=1 LUT2=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y29         FDSE                         0.000     0.000 r  HardwareXCorr_i/CC_0/inst/count_reg[11]/C
    SLICE_X16Y29         FDSE (Prop_fdse_C_Q)         0.459     0.459 r  HardwareXCorr_i/CC_0/inst/count_reg[11]/Q
                         net (fo=25, routed)          2.827     3.286    HardwareXCorr_i/AddressFixer_0/inst/counter[11]
    SLICE_X10Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     3.790 r  HardwareXCorr_i/AddressFixer_0/inst/address2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.790    HardwareXCorr_i/AddressFixer_0/inst/address2_carry__1_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.029 f  HardwareXCorr_i/AddressFixer_0/inst/address2_carry__2/O[2]
                         net (fo=1, routed)           0.811     4.839    HardwareXCorr_i/AddressFixer_0/inst/address2[15]
    SLICE_X11Y28         LUT2 (Prop_lut2_I1_O)        0.301     5.140 r  HardwareXCorr_i/AddressFixer_0/inst/address1_carry__0_i_1/O
                         net (fo=1, routed)           0.000     5.140    HardwareXCorr_i/AddressFixer_0/inst/address1_carry__0_i_1_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.538 r  HardwareXCorr_i/AddressFixer_0/inst/address1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.538    HardwareXCorr_i/AddressFixer_0/inst/address1_carry__0_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.652 r  HardwareXCorr_i/AddressFixer_0/inst/address1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.652    HardwareXCorr_i/AddressFixer_0/inst/address1_carry__1_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.880 r  HardwareXCorr_i/AddressFixer_0/inst/address1_carry__2/CO[2]
                         net (fo=16, routed)          1.170     7.051    HardwareXCorr_i/AddressFixer_0/inst/address1
    SLICE_X8Y32          LUT2 (Prop_lut2_I0_O)        0.313     7.364 r  HardwareXCorr_i/AddressFixer_0/inst/address[7]_INST_0/O
                         net (fo=1, routed)           2.136     9.499    address_0_OBUF[7]
    L13                  OBUF (Prop_obuf_I_O)         2.610    12.109 r  address_0_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.109    address_0[7]
    L13                                                               r  address_0[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HardwareXCorr_i/CC_0/inst/count_reg[11]/C
                            (rising edge-triggered cell FDSE)
  Destination:            address_0[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.001ns  (logic 5.391ns (44.924%)  route 6.609ns (55.076%))
  Logic Levels:           9  (CARRY4=5 FDSE=1 LUT2=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y29         FDSE                         0.000     0.000 r  HardwareXCorr_i/CC_0/inst/count_reg[11]/C
    SLICE_X16Y29         FDSE (Prop_fdse_C_Q)         0.459     0.459 r  HardwareXCorr_i/CC_0/inst/count_reg[11]/Q
                         net (fo=25, routed)          2.827     3.286    HardwareXCorr_i/AddressFixer_0/inst/counter[11]
    SLICE_X10Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     3.790 r  HardwareXCorr_i/AddressFixer_0/inst/address2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.790    HardwareXCorr_i/AddressFixer_0/inst/address2_carry__1_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.029 f  HardwareXCorr_i/AddressFixer_0/inst/address2_carry__2/O[2]
                         net (fo=1, routed)           0.811     4.839    HardwareXCorr_i/AddressFixer_0/inst/address2[15]
    SLICE_X11Y28         LUT2 (Prop_lut2_I1_O)        0.301     5.140 r  HardwareXCorr_i/AddressFixer_0/inst/address1_carry__0_i_1/O
                         net (fo=1, routed)           0.000     5.140    HardwareXCorr_i/AddressFixer_0/inst/address1_carry__0_i_1_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.538 r  HardwareXCorr_i/AddressFixer_0/inst/address1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.538    HardwareXCorr_i/AddressFixer_0/inst/address1_carry__0_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.652 r  HardwareXCorr_i/AddressFixer_0/inst/address1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.652    HardwareXCorr_i/AddressFixer_0/inst/address1_carry__1_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.880 r  HardwareXCorr_i/AddressFixer_0/inst/address1_carry__2/CO[2]
                         net (fo=16, routed)          0.986     6.867    HardwareXCorr_i/AddressFixer_0/inst/address1
    SLICE_X8Y32          LUT2 (Prop_lut2_I0_O)        0.335     7.202 r  HardwareXCorr_i/AddressFixer_0/inst/address[6]_INST_0/O
                         net (fo=1, routed)           1.986     9.187    address_0_OBUF[6]
    L14                  OBUF (Prop_obuf_I_O)         2.813    12.001 r  address_0_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.001    address_0[6]
    L14                                                               r  address_0[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HardwareXCorr_i/CC_0/inst/count_reg[11]/C
                            (rising edge-triggered cell FDSE)
  Destination:            address_0[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.965ns  (logic 5.387ns (45.022%)  route 6.578ns (54.978%))
  Logic Levels:           9  (CARRY4=5 FDSE=1 LUT2=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y29         FDSE                         0.000     0.000 r  HardwareXCorr_i/CC_0/inst/count_reg[11]/C
    SLICE_X16Y29         FDSE (Prop_fdse_C_Q)         0.459     0.459 r  HardwareXCorr_i/CC_0/inst/count_reg[11]/Q
                         net (fo=25, routed)          2.827     3.286    HardwareXCorr_i/AddressFixer_0/inst/counter[11]
    SLICE_X10Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     3.790 r  HardwareXCorr_i/AddressFixer_0/inst/address2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.790    HardwareXCorr_i/AddressFixer_0/inst/address2_carry__1_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.029 f  HardwareXCorr_i/AddressFixer_0/inst/address2_carry__2/O[2]
                         net (fo=1, routed)           0.811     4.839    HardwareXCorr_i/AddressFixer_0/inst/address2[15]
    SLICE_X11Y28         LUT2 (Prop_lut2_I1_O)        0.301     5.140 r  HardwareXCorr_i/AddressFixer_0/inst/address1_carry__0_i_1/O
                         net (fo=1, routed)           0.000     5.140    HardwareXCorr_i/AddressFixer_0/inst/address1_carry__0_i_1_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.538 r  HardwareXCorr_i/AddressFixer_0/inst/address1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.538    HardwareXCorr_i/AddressFixer_0/inst/address1_carry__0_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.652 r  HardwareXCorr_i/AddressFixer_0/inst/address1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.652    HardwareXCorr_i/AddressFixer_0/inst/address1_carry__1_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.880 r  HardwareXCorr_i/AddressFixer_0/inst/address1_carry__2/CO[2]
                         net (fo=16, routed)          0.786     6.667    HardwareXCorr_i/AddressFixer_0/inst/address1
    SLICE_X8Y33          LUT2 (Prop_lut2_I0_O)        0.306     6.973 r  HardwareXCorr_i/AddressFixer_0/inst/address[12]_INST_0/O
                         net (fo=1, routed)           2.154     9.127    address_0_OBUF[12]
    L15                  OBUF (Prop_obuf_I_O)         2.838    11.965 r  address_0_OBUF[12]_inst/O
                         net (fo=0)                   0.000    11.965    address_0[12]
    L15                                                               r  address_0[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HardwareXCorr_i/CC_0/inst/count_reg[11]/C
                            (rising edge-triggered cell FDSE)
  Destination:            address_0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.926ns  (logic 5.396ns (45.248%)  route 6.530ns (54.752%))
  Logic Levels:           9  (CARRY4=5 FDSE=1 LUT2=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y29         FDSE                         0.000     0.000 r  HardwareXCorr_i/CC_0/inst/count_reg[11]/C
    SLICE_X16Y29         FDSE (Prop_fdse_C_Q)         0.459     0.459 r  HardwareXCorr_i/CC_0/inst/count_reg[11]/Q
                         net (fo=25, routed)          2.827     3.286    HardwareXCorr_i/AddressFixer_0/inst/counter[11]
    SLICE_X10Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     3.790 r  HardwareXCorr_i/AddressFixer_0/inst/address2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.790    HardwareXCorr_i/AddressFixer_0/inst/address2_carry__1_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.029 f  HardwareXCorr_i/AddressFixer_0/inst/address2_carry__2/O[2]
                         net (fo=1, routed)           0.811     4.839    HardwareXCorr_i/AddressFixer_0/inst/address2[15]
    SLICE_X11Y28         LUT2 (Prop_lut2_I1_O)        0.301     5.140 r  HardwareXCorr_i/AddressFixer_0/inst/address1_carry__0_i_1/O
                         net (fo=1, routed)           0.000     5.140    HardwareXCorr_i/AddressFixer_0/inst/address1_carry__0_i_1_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.538 r  HardwareXCorr_i/AddressFixer_0/inst/address1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.538    HardwareXCorr_i/AddressFixer_0/inst/address1_carry__0_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.652 r  HardwareXCorr_i/AddressFixer_0/inst/address1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.652    HardwareXCorr_i/AddressFixer_0/inst/address1_carry__1_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.880 r  HardwareXCorr_i/AddressFixer_0/inst/address1_carry__2/CO[2]
                         net (fo=16, routed)          0.835     6.715    HardwareXCorr_i/AddressFixer_0/inst/address1
    SLICE_X8Y30          LUT2 (Prop_lut2_I0_O)        0.335     7.050 r  HardwareXCorr_i/AddressFixer_0/inst/address[2]_INST_0/O
                         net (fo=1, routed)           2.058     9.108    address_0_OBUF[2]
    M15                  OBUF (Prop_obuf_I_O)         2.818    11.926 r  address_0_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.926    address_0[2]
    M15                                                               r  address_0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HardwareXCorr_i/CC_0/inst/count_reg[11]/C
                            (rising edge-triggered cell FDSE)
  Destination:            address_0[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.901ns  (logic 5.359ns (45.030%)  route 6.542ns (54.970%))
  Logic Levels:           9  (CARRY4=5 FDSE=1 LUT2=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y29         FDSE                         0.000     0.000 r  HardwareXCorr_i/CC_0/inst/count_reg[11]/C
    SLICE_X16Y29         FDSE (Prop_fdse_C_Q)         0.459     0.459 r  HardwareXCorr_i/CC_0/inst/count_reg[11]/Q
                         net (fo=25, routed)          2.827     3.286    HardwareXCorr_i/AddressFixer_0/inst/counter[11]
    SLICE_X10Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     3.790 r  HardwareXCorr_i/AddressFixer_0/inst/address2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.790    HardwareXCorr_i/AddressFixer_0/inst/address2_carry__1_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.029 f  HardwareXCorr_i/AddressFixer_0/inst/address2_carry__2/O[2]
                         net (fo=1, routed)           0.811     4.839    HardwareXCorr_i/AddressFixer_0/inst/address2[15]
    SLICE_X11Y28         LUT2 (Prop_lut2_I1_O)        0.301     5.140 r  HardwareXCorr_i/AddressFixer_0/inst/address1_carry__0_i_1/O
                         net (fo=1, routed)           0.000     5.140    HardwareXCorr_i/AddressFixer_0/inst/address1_carry__0_i_1_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.538 r  HardwareXCorr_i/AddressFixer_0/inst/address1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.538    HardwareXCorr_i/AddressFixer_0/inst/address1_carry__0_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.652 r  HardwareXCorr_i/AddressFixer_0/inst/address1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.652    HardwareXCorr_i/AddressFixer_0/inst/address1_carry__1_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.880 r  HardwareXCorr_i/AddressFixer_0/inst/address1_carry__2/CO[2]
                         net (fo=16, routed)          0.775     6.656    HardwareXCorr_i/AddressFixer_0/inst/address1
    SLICE_X8Y33          LUT2 (Prop_lut2_I0_O)        0.305     6.961 r  HardwareXCorr_i/AddressFixer_0/inst/address[9]_INST_0/O
                         net (fo=1, routed)           2.129     9.090    address_0_OBUF[9]
    L11                  OBUF (Prop_obuf_I_O)         2.811    11.901 r  address_0_OBUF[9]_inst/O
                         net (fo=0)                   0.000    11.901    address_0[9]
    L11                                                               r  address_0[9] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.first_q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.141ns (52.559%)  route 0.127ns (47.441%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y5          FDRE                         0.000     0.000 r  HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[11]/C
    SLICE_X33Y5          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[11]/Q
                         net (fo=2, routed)           0.127     0.268    HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.first_q_reg[1]_0[1]
    SLICE_X33Y5          FDRE                                         r  HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.first_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.first_q_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y5          FDRE                         0.000     0.000 r  HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.first_q_reg[9]/C
    SLICE_X32Y5          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.first_q_reg[9]/Q
                         net (fo=1, routed)           0.110     0.274    HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.first_q[9]
    SLICE_X33Y6          FDRE                                         r  HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.first_q_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y3          FDRE                         0.000     0.000 r  HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.first_q_reg[3]/C
    SLICE_X32Y3          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.first_q_reg[3]/Q
                         net (fo=1, routed)           0.112     0.276    HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.first_q[3]
    SLICE_X32Y3          FDRE                                         r  HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[11]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.281ns  (logic 0.128ns (45.534%)  route 0.153ns (54.466%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y2          FDRE                         0.000     0.000 r  HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[7]/C
    SLICE_X33Y2          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[7]/Q
                         net (fo=1, routed)           0.153     0.281    HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg_n_0_[7]
    RAMB18_X2Y0          RAMB18E1                                     r  HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[10]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.290ns  (logic 0.141ns (48.675%)  route 0.149ns (51.325%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y2          FDRE                         0.000     0.000 r  HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[6]/C
    SLICE_X33Y2          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[6]/Q
                         net (fo=1, routed)           0.149     0.290    HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg_n_0_[6]
    RAMB18_X2Y0          RAMB18E1                                     r  HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.first_q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.128ns (42.400%)  route 0.174ns (57.600%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y5          FDRE                         0.000     0.000 r  HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.first_q_reg[1]/C
    SLICE_X33Y5          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.first_q_reg[1]/Q
                         net (fo=1, routed)           0.174     0.302    HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.first_q[1]
    SLICE_X32Y6          SRL16E                                       r  HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HardwareXCorr_i/clk100khz_0/inst/count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            HardwareXCorr_i/clk100khz_0/inst/count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.326ns  (logic 0.186ns (56.987%)  route 0.140ns (43.013%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDRE                         0.000     0.000 r  HardwareXCorr_i/clk100khz_0/inst/count_reg[3]/C
    SLICE_X13Y47         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  HardwareXCorr_i/clk100khz_0/inst/count_reg[3]/Q
                         net (fo=6, routed)           0.140     0.281    HardwareXCorr_i/clk100khz_0/inst/count_reg[3]
    SLICE_X14Y47         LUT6 (Prop_lut6_I0_O)        0.045     0.326 r  HardwareXCorr_i/clk100khz_0/inst/count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.326    HardwareXCorr_i/clk100khz_0/inst/p_0_in[5]
    SLICE_X14Y47         FDRE                                         r  HardwareXCorr_i/clk100khz_0/inst/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.first_q_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.333ns  (logic 0.164ns (49.205%)  route 0.169ns (50.795%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y5          FDRE                         0.000     0.000 r  HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.first_q_reg[11]/C
    SLICE_X32Y5          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.first_q_reg[11]/Q
                         net (fo=1, routed)           0.169     0.333    HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.first_q[11]
    SLICE_X33Y6          FDRE                                         r  HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.first_q_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.341ns  (logic 0.164ns (48.163%)  route 0.177ns (51.837%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y4          FDRE                         0.000     0.000 r  HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.first_q_reg[5]/C
    SLICE_X32Y4          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.first_q_reg[5]/Q
                         net (fo=1, routed)           0.177     0.341    HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.first_q[5]
    SLICE_X33Y6          FDRE                                         r  HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.first_q_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.341ns  (logic 0.164ns (48.163%)  route 0.177ns (51.837%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y4          FDRE                         0.000     0.000 r  HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.first_q_reg[7]/C
    SLICE_X32Y4          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.first_q_reg[7]/Q
                         net (fo=1, routed)           0.177     0.341    HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.first_q[7]
    SLICE_X33Y6          FDRE                                         r  HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][7]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_HardwareXCorr_clk_wiz_0_0
  To Clock:  

Max Delay           128 Endpoints
Min Delay           128 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 HardwareXCorr_i/CC_0/inst/xcorr1_reg[49]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcorr1_0[49]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.023ns  (logic 3.035ns (37.826%)  route 4.988ns (62.174%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     2.500 f  clk_0_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.571     4.071    HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324     0.748 f  HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656     2.404    HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.500 f  HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=613, routed)         1.548     4.048    HardwareXCorr_i/CC_0/inst/clk
    SLICE_X24Y26         FDRE                                         r  HardwareXCorr_i/CC_0/inst/xcorr1_reg[49]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y26         FDRE (Prop_fdre_C_Q)         0.459     4.507 r  HardwareXCorr_i/CC_0/inst/xcorr1_reg[49]/Q
                         net (fo=1, routed)           4.988     9.496    xcorr1_0_OBUF[49]
    D11                  OBUF (Prop_obuf_I_O)         2.576    12.071 r  xcorr1_0_OBUF[49]_inst/O
                         net (fo=0)                   0.000    12.071    xcorr1_0[49]
    D11                                                               r  xcorr1_0[49] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HardwareXCorr_i/CC_0/inst/xcorr1_reg[48]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcorr1_0[48]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.964ns  (logic 3.090ns (38.803%)  route 4.874ns (61.197%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     2.500 f  clk_0_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.571     4.071    HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324     0.748 f  HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656     2.404    HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.500 f  HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=613, routed)         1.548     4.048    HardwareXCorr_i/CC_0/inst/clk
    SLICE_X24Y26         FDRE                                         r  HardwareXCorr_i/CC_0/inst/xcorr1_reg[48]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y26         FDRE (Prop_fdre_C_Q)         0.459     4.507 r  HardwareXCorr_i/CC_0/inst/xcorr1_reg[48]/Q
                         net (fo=1, routed)           4.874     9.381    xcorr1_0_OBUF[48]
    C6                   OBUF (Prop_obuf_I_O)         2.631    12.012 r  xcorr1_0_OBUF[48]_inst/O
                         net (fo=0)                   0.000    12.012    xcorr1_0[48]
    C6                                                                r  xcorr1_0[48] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HardwareXCorr_i/CC_0/inst/xcorr1_reg[46]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcorr1_0[46]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.834ns  (logic 3.084ns (39.369%)  route 4.750ns (60.631%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     2.500 f  clk_0_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.571     4.071    HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324     0.748 f  HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656     2.404    HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.500 f  HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=613, routed)         1.549     4.049    HardwareXCorr_i/CC_0/inst/clk
    SLICE_X29Y26         FDRE                                         r  HardwareXCorr_i/CC_0/inst/xcorr1_reg[46]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y26         FDRE (Prop_fdre_C_Q)         0.459     4.508 r  HardwareXCorr_i/CC_0/inst/xcorr1_reg[46]/Q
                         net (fo=1, routed)           4.750     9.258    xcorr1_0_OBUF[46]
    D7                   OBUF (Prop_obuf_I_O)         2.625    11.883 r  xcorr1_0_OBUF[46]_inst/O
                         net (fo=0)                   0.000    11.883    xcorr1_0[46]
    D7                                                                r  xcorr1_0[46] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HardwareXCorr_i/CC_0/inst/xcorr1_reg[44]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcorr1_0[44]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.770ns  (logic 3.091ns (39.780%)  route 4.679ns (60.220%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     2.500 f  clk_0_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.571     4.071    HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324     0.748 f  HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656     2.404    HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.500 f  HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=613, routed)         1.548     4.048    HardwareXCorr_i/CC_0/inst/clk
    SLICE_X25Y26         FDRE                                         r  HardwareXCorr_i/CC_0/inst/xcorr1_reg[44]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y26         FDRE (Prop_fdre_C_Q)         0.459     4.507 r  HardwareXCorr_i/CC_0/inst/xcorr1_reg[44]/Q
                         net (fo=1, routed)           4.679     9.187    xcorr1_0_OBUF[44]
    B6                   OBUF (Prop_obuf_I_O)         2.632    11.819 r  xcorr1_0_OBUF[44]_inst/O
                         net (fo=0)                   0.000    11.819    xcorr1_0[44]
    B6                                                                r  xcorr1_0[44] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HardwareXCorr_i/CC_0/inst/xcorr1_reg[47]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcorr1_0[47]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.765ns  (logic 3.088ns (39.766%)  route 4.677ns (60.234%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     2.500 f  clk_0_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.571     4.071    HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324     0.748 f  HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656     2.404    HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.500 f  HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=613, routed)         1.548     4.048    HardwareXCorr_i/CC_0/inst/clk
    SLICE_X24Y26         FDRE                                         r  HardwareXCorr_i/CC_0/inst/xcorr1_reg[47]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y26         FDRE (Prop_fdre_C_Q)         0.459     4.507 r  HardwareXCorr_i/CC_0/inst/xcorr1_reg[47]/Q
                         net (fo=1, routed)           4.677     9.184    xcorr1_0_OBUF[47]
    C7                   OBUF (Prop_obuf_I_O)         2.629    11.813 r  xcorr1_0_OBUF[47]_inst/O
                         net (fo=0)                   0.000    11.813    xcorr1_0[47]
    C7                                                                r  xcorr1_0[47] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HardwareXCorr_i/CC_0/inst/xcorr1_reg[43]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcorr1_0[43]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.727ns  (logic 3.090ns (39.990%)  route 4.637ns (60.010%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     2.500 f  clk_0_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.571     4.071    HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324     0.748 f  HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656     2.404    HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.500 f  HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=613, routed)         1.549     4.049    HardwareXCorr_i/CC_0/inst/clk
    SLICE_X29Y26         FDRE                                         r  HardwareXCorr_i/CC_0/inst/xcorr1_reg[43]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y26         FDRE (Prop_fdre_C_Q)         0.459     4.508 r  HardwareXCorr_i/CC_0/inst/xcorr1_reg[43]/Q
                         net (fo=1, routed)           4.637     9.145    xcorr1_0_OBUF[43]
    A7                   OBUF (Prop_obuf_I_O)         2.631    11.776 r  xcorr1_0_OBUF[43]_inst/O
                         net (fo=0)                   0.000    11.776    xcorr1_0[43]
    A7                                                                r  xcorr1_0[43] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HardwareXCorr_i/CC_0/inst/xcorr1_reg[36]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcorr1_0[36]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.725ns  (logic 3.165ns (40.970%)  route 4.560ns (59.030%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     2.500 f  clk_0_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.571     4.071    HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324     0.748 f  HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656     2.404    HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.500 f  HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=613, routed)         1.546     4.046    HardwareXCorr_i/CC_0/inst/clk
    SLICE_X22Y26         FDRE                                         r  HardwareXCorr_i/CC_0/inst/xcorr1_reg[36]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y26         FDRE (Prop_fdre_C_Q)         0.524     4.570 r  HardwareXCorr_i/CC_0/inst/xcorr1_reg[36]/Q
                         net (fo=1, routed)           4.560     9.130    xcorr1_0_OBUF[36]
    D9                   OBUF (Prop_obuf_I_O)         2.641    11.771 r  xcorr1_0_OBUF[36]_inst/O
                         net (fo=0)                   0.000    11.771    xcorr1_0[36]
    D9                                                                r  xcorr1_0[36] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HardwareXCorr_i/CC_0/inst/xcorr1_reg[45]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcorr1_0[45]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.719ns  (logic 3.081ns (39.921%)  route 4.638ns (60.079%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     2.500 f  clk_0_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.571     4.071    HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324     0.748 f  HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656     2.404    HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.500 f  HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=613, routed)         1.548     4.048    HardwareXCorr_i/CC_0/inst/clk
    SLICE_X24Y26         FDRE                                         r  HardwareXCorr_i/CC_0/inst/xcorr1_reg[45]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y26         FDRE (Prop_fdre_C_Q)         0.459     4.507 r  HardwareXCorr_i/CC_0/inst/xcorr1_reg[45]/Q
                         net (fo=1, routed)           4.638     9.145    xcorr1_0_OBUF[45]
    D8                   OBUF (Prop_obuf_I_O)         2.622    11.767 r  xcorr1_0_OBUF[45]_inst/O
                         net (fo=0)                   0.000    11.767    xcorr1_0[45]
    D8                                                                r  xcorr1_0[45] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HardwareXCorr_i/CC_0/inst/xcorr1_reg[40]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcorr1_0[40]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.645ns  (logic 3.124ns (40.865%)  route 4.521ns (59.135%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     2.500 f  clk_0_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.571     4.071    HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324     0.748 f  HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656     2.404    HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.500 f  HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=613, routed)         1.546     4.046    HardwareXCorr_i/CC_0/inst/clk
    SLICE_X23Y26         FDRE                                         r  HardwareXCorr_i/CC_0/inst/xcorr1_reg[40]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y26         FDRE (Prop_fdre_C_Q)         0.459     4.505 r  HardwareXCorr_i/CC_0/inst/xcorr1_reg[40]/Q
                         net (fo=1, routed)           4.521     9.026    xcorr1_0_OBUF[40]
    A5                   OBUF (Prop_obuf_I_O)         2.665    11.692 r  xcorr1_0_OBUF[40]_inst/O
                         net (fo=0)                   0.000    11.692    xcorr1_0[40]
    A5                                                                r  xcorr1_0[40] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HardwareXCorr_i/CC_0/inst/xcorr1_reg[34]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcorr1_0[34]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.586ns  (logic 3.155ns (41.594%)  route 4.430ns (58.406%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     2.500 f  clk_0_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.571     4.071    HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324     0.748 f  HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656     2.404    HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.500 f  HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=613, routed)         1.546     4.046    HardwareXCorr_i/CC_0/inst/clk
    SLICE_X22Y26         FDRE                                         r  HardwareXCorr_i/CC_0/inst/xcorr1_reg[34]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y26         FDRE (Prop_fdre_C_Q)         0.524     4.570 r  HardwareXCorr_i/CC_0/inst/xcorr1_reg[34]/Q
                         net (fo=1, routed)           4.430     9.001    xcorr1_0_OBUF[34]
    C10                  OBUF (Prop_obuf_I_O)         2.631    11.632 r  xcorr1_0_OBUF[34]_inst/O
                         net (fo=0)                   0.000    11.632    xcorr1_0[34]
    C10                                                               r  xcorr1_0[34] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 HardwareXCorr_i/CC_0/inst/xcorr_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcorr_0[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.867ns  (logic 1.296ns (69.402%)  route 0.571ns (30.598%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     2.500 f  clk_0_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.547     3.047    HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.057     1.989 f  HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485     2.474    HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.500 f  HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=613, routed)         0.560     3.060    HardwareXCorr_i/CC_0/inst/clk
    SLICE_X10Y12         FDRE                                         r  HardwareXCorr_i/CC_0/inst/xcorr_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y12         FDRE (Prop_fdre_C_Q)         0.167     3.227 r  HardwareXCorr_i/CC_0/inst/xcorr_reg[5]/Q
                         net (fo=1, routed)           0.571     3.798    xcorr_0_OBUF[5]
    N11                  OBUF (Prop_obuf_I_O)         1.129     4.926 r  xcorr_0_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.926    xcorr_0[5]
    N11                                                               r  xcorr_0[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HardwareXCorr_i/CC_0/inst/xcorr_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcorr_0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.319ns (70.459%)  route 0.553ns (29.541%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     2.500 f  clk_0_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.547     3.047    HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.057     1.989 f  HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485     2.474    HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.500 f  HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=613, routed)         0.560     3.060    HardwareXCorr_i/CC_0/inst/clk
    SLICE_X8Y12          FDRE                                         r  HardwareXCorr_i/CC_0/inst/xcorr_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y12          FDRE (Prop_fdre_C_Q)         0.167     3.227 r  HardwareXCorr_i/CC_0/inst/xcorr_reg[1]/Q
                         net (fo=1, routed)           0.553     3.780    xcorr_0_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         1.152     4.931 r  xcorr_0_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.931    xcorr_0[1]
    R10                                                               r  xcorr_0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HardwareXCorr_i/CC_0/inst/xcorr_reg[23]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcorr_0[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.883ns  (logic 1.262ns (67.006%)  route 0.621ns (32.994%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     2.500 f  clk_0_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.547     3.047    HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.057     1.989 f  HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485     2.474    HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.500 f  HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=613, routed)         0.562     3.062    HardwareXCorr_i/CC_0/inst/clk
    SLICE_X25Y10         FDRE                                         r  HardwareXCorr_i/CC_0/inst/xcorr_reg[23]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y10         FDRE (Prop_fdre_C_Q)         0.146     3.208 r  HardwareXCorr_i/CC_0/inst/xcorr_reg[23]/Q
                         net (fo=1, routed)           0.621     3.829    xcorr_0_OBUF[23]
    M2                   OBUF (Prop_obuf_I_O)         1.116     4.944 r  xcorr_0_OBUF[23]_inst/O
                         net (fo=0)                   0.000     4.944    xcorr_0[23]
    M2                                                                r  xcorr_0[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HardwareXCorr_i/CC_0/inst/xcorr_reg[31]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcorr_0[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.891ns  (logic 1.269ns (67.087%)  route 0.623ns (32.913%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     2.500 f  clk_0_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.547     3.047    HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.057     1.989 f  HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485     2.474    HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.500 f  HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=613, routed)         0.556     3.056    HardwareXCorr_i/CC_0/inst/clk
    SLICE_X17Y13         FDRE                                         r  HardwareXCorr_i/CC_0/inst/xcorr_reg[31]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y13         FDRE (Prop_fdre_C_Q)         0.146     3.202 r  HardwareXCorr_i/CC_0/inst/xcorr_reg[31]/Q
                         net (fo=1, routed)           0.623     3.824    xcorr_0_OBUF[31]
    J1                   OBUF (Prop_obuf_I_O)         1.123     4.947 r  xcorr_0_OBUF[31]_inst/O
                         net (fo=0)                   0.000     4.947    xcorr_0[31]
    J1                                                                r  xcorr_0[31] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HardwareXCorr_i/CC_0/inst/xcorr_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcorr_0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.899ns  (logic 1.321ns (69.573%)  route 0.578ns (30.427%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     2.500 f  clk_0_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.547     3.047    HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.057     1.989 f  HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485     2.474    HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.500 f  HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=613, routed)         0.560     3.060    HardwareXCorr_i/CC_0/inst/clk
    SLICE_X8Y12          FDRE                                         r  HardwareXCorr_i/CC_0/inst/xcorr_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y12          FDRE (Prop_fdre_C_Q)         0.167     3.227 r  HardwareXCorr_i/CC_0/inst/xcorr_reg[2]/Q
                         net (fo=1, routed)           0.578     3.804    xcorr_0_OBUF[2]
    R9                   OBUF (Prop_obuf_I_O)         1.154     4.959 r  xcorr_0_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.959    xcorr_0[2]
    R9                                                                r  xcorr_0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HardwareXCorr_i/CC_0/inst/xcorr_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcorr_0[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.902ns  (logic 1.336ns (70.253%)  route 0.566ns (29.747%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     2.500 f  clk_0_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.547     3.047    HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.057     1.989 f  HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485     2.474    HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.500 f  HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=613, routed)         0.561     3.061    HardwareXCorr_i/CC_0/inst/clk
    SLICE_X10Y11         FDRE                                         r  HardwareXCorr_i/CC_0/inst/xcorr_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y11         FDRE (Prop_fdre_C_Q)         0.167     3.228 r  HardwareXCorr_i/CC_0/inst/xcorr_reg[3]/Q
                         net (fo=1, routed)           0.566     3.793    xcorr_0_OBUF[3]
    P11                  OBUF (Prop_obuf_I_O)         1.169     4.962 r  xcorr_0_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.962    xcorr_0[3]
    P11                                                               r  xcorr_0[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HardwareXCorr_i/CC_0/inst/xcorr_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcorr_0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.900ns  (logic 1.317ns (69.304%)  route 0.583ns (30.696%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     2.500 f  clk_0_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.547     3.047    HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.057     1.989 f  HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485     2.474    HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.500 f  HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=613, routed)         0.563     3.063    HardwareXCorr_i/CC_0/inst/clk
    SLICE_X8Y6           FDRE                                         r  HardwareXCorr_i/CC_0/inst/xcorr_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y6           FDRE (Prop_fdre_C_Q)         0.167     3.230 r  HardwareXCorr_i/CC_0/inst/xcorr_reg[0]/Q
                         net (fo=1, routed)           0.583     3.813    xcorr_0_OBUF[0]
    R11                  OBUF (Prop_obuf_I_O)         1.150     4.962 r  xcorr_0_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.962    xcorr_0[0]
    R11                                                               r  xcorr_0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HardwareXCorr_i/CC_0/inst/xcorr_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcorr_0[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.941ns  (logic 1.297ns (66.816%)  route 0.644ns (33.184%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     2.500 f  clk_0_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.547     3.047    HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.057     1.989 f  HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485     2.474    HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.500 f  HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=613, routed)         0.560     3.060    HardwareXCorr_i/CC_0/inst/clk
    SLICE_X10Y12         FDRE                                         r  HardwareXCorr_i/CC_0/inst/xcorr_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y12         FDRE (Prop_fdre_C_Q)         0.167     3.227 r  HardwareXCorr_i/CC_0/inst/xcorr_reg[9]/Q
                         net (fo=1, routed)           0.644     3.871    xcorr_0_OBUF[9]
    M10                  OBUF (Prop_obuf_I_O)         1.130     5.001 r  xcorr_0_OBUF[9]_inst/O
                         net (fo=0)                   0.000     5.001    xcorr_0[9]
    M10                                                               r  xcorr_0[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HardwareXCorr_i/CC_0/inst/xcorr_reg[8]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcorr_0[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.958ns  (logic 1.327ns (67.747%)  route 0.632ns (32.253%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     2.500 f  clk_0_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.547     3.047    HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.057     1.989 f  HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485     2.474    HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.500 f  HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=613, routed)         0.561     3.061    HardwareXCorr_i/CC_0/inst/clk
    SLICE_X8Y10          FDRE                                         r  HardwareXCorr_i/CC_0/inst/xcorr_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          FDRE (Prop_fdre_C_Q)         0.167     3.228 r  HardwareXCorr_i/CC_0/inst/xcorr_reg[8]/Q
                         net (fo=1, routed)           0.632     3.859    xcorr_0_OBUF[8]
    N12                  OBUF (Prop_obuf_I_O)         1.160     5.019 r  xcorr_0_OBUF[8]_inst/O
                         net (fo=0)                   0.000     5.019    xcorr_0[8]
    N12                                                               r  xcorr_0[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HardwareXCorr_i/CC_0/inst/xcorr_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xcorr_0[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.964ns  (logic 1.297ns (66.037%)  route 0.667ns (33.963%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     2.500 f  clk_0_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.547     3.047    HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.057     1.989 f  HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485     2.474    HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.500 f  HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=613, routed)         0.560     3.060    HardwareXCorr_i/CC_0/inst/clk
    SLICE_X10Y12         FDRE                                         r  HardwareXCorr_i/CC_0/inst/xcorr_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y12         FDRE (Prop_fdre_C_Q)         0.167     3.227 r  HardwareXCorr_i/CC_0/inst/xcorr_reg[10]/Q
                         net (fo=1, routed)           0.667     3.894    xcorr_0_OBUF[10]
    M9                   OBUF (Prop_obuf_I_O)         1.130     5.024 r  xcorr_0_OBUF[10]_inst/O
                         net (fo=0)                   0.000     5.024    xcorr_0[10]
    M9                                                                r  xcorr_0[10] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_HardwareXCorr_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_HardwareXCorr_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.324ns  (logic 0.096ns (2.888%)  route 3.228ns (97.112%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_HardwareXCorr_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     5.000 f  clk_0_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.571     6.571    HardwareXCorr_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.324     3.248 f  HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.656     4.904    HardwareXCorr_i/clk_wiz_0/inst/clkfbout_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     5.000 f  HardwareXCorr_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.571     6.571    HardwareXCorr_i/clk_wiz_0/inst/clkfbout_buf_HardwareXCorr_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_HardwareXCorr_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.057ns  (logic 0.026ns (2.459%)  route 1.031ns (97.541%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_HardwareXCorr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.547     0.547    HardwareXCorr_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.057    -0.511 r  HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.485    -0.026    HardwareXCorr_i/clk_wiz_0/inst/clkfbout_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  HardwareXCorr_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.547     0.547    HardwareXCorr_i/clk_wiz_0/inst/clkfbout_buf_HardwareXCorr_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_HardwareXCorr_clk_wiz_0_0

Max Delay           508 Endpoints
Min Delay           508 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 HardwareXCorr_i/CC_0/inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            HardwareXCorr_i/CC_0/inst/waveRef3Address_reg[10]/R
                            (falling edge-triggered cell FDRE clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.114ns  (logic 3.184ns (39.240%)  route 4.930ns (60.760%))
  Logic Levels:           11  (CARRY4=7 FDRE=1 LUT2=3)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y27         FDRE                         0.000     0.000 r  HardwareXCorr_i/CC_0/inst/count_reg[1]/C
    SLICE_X16Y27         FDRE (Prop_fdre_C_Q)         0.459     0.459 r  HardwareXCorr_i/CC_0/inst/count_reg[1]/Q
                         net (fo=13, routed)          2.470     2.929    HardwareXCorr_i/CC_0/inst/count[1]
    SLICE_X12Y20         LUT2 (Prop_lut2_I1_O)        0.124     3.053 r  HardwareXCorr_i/CC_0/inst/waveRef3Address4_carry_i_3/O
                         net (fo=1, routed)           0.000     3.053    HardwareXCorr_i/CC_0/inst/waveRef3Address4_carry_i_3_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.586 r  HardwareXCorr_i/CC_0/inst/waveRef3Address4_carry/CO[3]
                         net (fo=1, routed)           0.000     3.586    HardwareXCorr_i/CC_0/inst/waveRef3Address4_carry_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.703 r  HardwareXCorr_i/CC_0/inst/waveRef3Address4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.703    HardwareXCorr_i/CC_0/inst/waveRef3Address4_carry__0_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.820 r  HardwareXCorr_i/CC_0/inst/waveRef3Address4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.820    HardwareXCorr_i/CC_0/inst/waveRef3Address4_carry__1_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.143 r  HardwareXCorr_i/CC_0/inst/waveRef3Address4_carry__2/O[1]
                         net (fo=4, routed)           0.787     4.930    HardwareXCorr_i/CC_0/inst/waveRef3Address4[13]
    SLICE_X15Y23         LUT2 (Prop_lut2_I0_O)        0.306     5.236 r  HardwareXCorr_i/CC_0/inst/waveRef3Address3_carry__0_i_5/O
                         net (fo=1, routed)           0.000     5.236    HardwareXCorr_i/CC_0/inst/waveRef3Address3_carry__0_i_5_n_0
    SLICE_X15Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.786 r  HardwareXCorr_i/CC_0/inst/waveRef3Address3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.786    HardwareXCorr_i/CC_0/inst/waveRef3Address3_carry__0_n_0
    SLICE_X15Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.900 r  HardwareXCorr_i/CC_0/inst/waveRef3Address3_carry__1/CO[3]
                         net (fo=1, routed)           0.009     5.909    HardwareXCorr_i/CC_0/inst/waveRef3Address3_carry__1_n_0
    SLICE_X15Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.137 f  HardwareXCorr_i/CC_0/inst/waveRef3Address3_carry__2/CO[2]
                         net (fo=1, routed)           0.821     6.958    HardwareXCorr_i/CC_0/inst/waveRef3Address3
    SLICE_X12Y25         LUT2 (Prop_lut2_I1_O)        0.313     7.271 r  HardwareXCorr_i/CC_0/inst/waveRef3Address[13]_i_1/O
                         net (fo=14, routed)          0.844     8.114    HardwareXCorr_i/CC_0/inst/waveRef3Address[13]_i_1_n_0
    SLICE_X13Y19         FDRE                                         r  HardwareXCorr_i/CC_0/inst/waveRef3Address_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     2.500 f  clk_0_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.453     3.953    HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122     0.831 f  HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578     2.409    HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.500 f  HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=613, routed)         1.431     3.931    HardwareXCorr_i/CC_0/inst/clk
    SLICE_X13Y19         FDRE                                         r  HardwareXCorr_i/CC_0/inst/waveRef3Address_reg[10]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 HardwareXCorr_i/CC_0/inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            HardwareXCorr_i/CC_0/inst/waveRef3Address_reg[11]/R
                            (falling edge-triggered cell FDRE clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.114ns  (logic 3.184ns (39.240%)  route 4.930ns (60.760%))
  Logic Levels:           11  (CARRY4=7 FDRE=1 LUT2=3)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y27         FDRE                         0.000     0.000 r  HardwareXCorr_i/CC_0/inst/count_reg[1]/C
    SLICE_X16Y27         FDRE (Prop_fdre_C_Q)         0.459     0.459 r  HardwareXCorr_i/CC_0/inst/count_reg[1]/Q
                         net (fo=13, routed)          2.470     2.929    HardwareXCorr_i/CC_0/inst/count[1]
    SLICE_X12Y20         LUT2 (Prop_lut2_I1_O)        0.124     3.053 r  HardwareXCorr_i/CC_0/inst/waveRef3Address4_carry_i_3/O
                         net (fo=1, routed)           0.000     3.053    HardwareXCorr_i/CC_0/inst/waveRef3Address4_carry_i_3_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.586 r  HardwareXCorr_i/CC_0/inst/waveRef3Address4_carry/CO[3]
                         net (fo=1, routed)           0.000     3.586    HardwareXCorr_i/CC_0/inst/waveRef3Address4_carry_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.703 r  HardwareXCorr_i/CC_0/inst/waveRef3Address4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.703    HardwareXCorr_i/CC_0/inst/waveRef3Address4_carry__0_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.820 r  HardwareXCorr_i/CC_0/inst/waveRef3Address4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.820    HardwareXCorr_i/CC_0/inst/waveRef3Address4_carry__1_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.143 r  HardwareXCorr_i/CC_0/inst/waveRef3Address4_carry__2/O[1]
                         net (fo=4, routed)           0.787     4.930    HardwareXCorr_i/CC_0/inst/waveRef3Address4[13]
    SLICE_X15Y23         LUT2 (Prop_lut2_I0_O)        0.306     5.236 r  HardwareXCorr_i/CC_0/inst/waveRef3Address3_carry__0_i_5/O
                         net (fo=1, routed)           0.000     5.236    HardwareXCorr_i/CC_0/inst/waveRef3Address3_carry__0_i_5_n_0
    SLICE_X15Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.786 r  HardwareXCorr_i/CC_0/inst/waveRef3Address3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.786    HardwareXCorr_i/CC_0/inst/waveRef3Address3_carry__0_n_0
    SLICE_X15Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.900 r  HardwareXCorr_i/CC_0/inst/waveRef3Address3_carry__1/CO[3]
                         net (fo=1, routed)           0.009     5.909    HardwareXCorr_i/CC_0/inst/waveRef3Address3_carry__1_n_0
    SLICE_X15Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.137 f  HardwareXCorr_i/CC_0/inst/waveRef3Address3_carry__2/CO[2]
                         net (fo=1, routed)           0.821     6.958    HardwareXCorr_i/CC_0/inst/waveRef3Address3
    SLICE_X12Y25         LUT2 (Prop_lut2_I1_O)        0.313     7.271 r  HardwareXCorr_i/CC_0/inst/waveRef3Address[13]_i_1/O
                         net (fo=14, routed)          0.844     8.114    HardwareXCorr_i/CC_0/inst/waveRef3Address[13]_i_1_n_0
    SLICE_X13Y19         FDRE                                         r  HardwareXCorr_i/CC_0/inst/waveRef3Address_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     2.500 f  clk_0_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.453     3.953    HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122     0.831 f  HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578     2.409    HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.500 f  HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=613, routed)         1.431     3.931    HardwareXCorr_i/CC_0/inst/clk
    SLICE_X13Y19         FDRE                                         r  HardwareXCorr_i/CC_0/inst/waveRef3Address_reg[11]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 HardwareXCorr_i/CC_0/inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            HardwareXCorr_i/CC_0/inst/waveRef3Address_reg[8]/R
                            (falling edge-triggered cell FDRE clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.114ns  (logic 3.184ns (39.240%)  route 4.930ns (60.760%))
  Logic Levels:           11  (CARRY4=7 FDRE=1 LUT2=3)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y27         FDRE                         0.000     0.000 r  HardwareXCorr_i/CC_0/inst/count_reg[1]/C
    SLICE_X16Y27         FDRE (Prop_fdre_C_Q)         0.459     0.459 r  HardwareXCorr_i/CC_0/inst/count_reg[1]/Q
                         net (fo=13, routed)          2.470     2.929    HardwareXCorr_i/CC_0/inst/count[1]
    SLICE_X12Y20         LUT2 (Prop_lut2_I1_O)        0.124     3.053 r  HardwareXCorr_i/CC_0/inst/waveRef3Address4_carry_i_3/O
                         net (fo=1, routed)           0.000     3.053    HardwareXCorr_i/CC_0/inst/waveRef3Address4_carry_i_3_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.586 r  HardwareXCorr_i/CC_0/inst/waveRef3Address4_carry/CO[3]
                         net (fo=1, routed)           0.000     3.586    HardwareXCorr_i/CC_0/inst/waveRef3Address4_carry_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.703 r  HardwareXCorr_i/CC_0/inst/waveRef3Address4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.703    HardwareXCorr_i/CC_0/inst/waveRef3Address4_carry__0_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.820 r  HardwareXCorr_i/CC_0/inst/waveRef3Address4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.820    HardwareXCorr_i/CC_0/inst/waveRef3Address4_carry__1_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.143 r  HardwareXCorr_i/CC_0/inst/waveRef3Address4_carry__2/O[1]
                         net (fo=4, routed)           0.787     4.930    HardwareXCorr_i/CC_0/inst/waveRef3Address4[13]
    SLICE_X15Y23         LUT2 (Prop_lut2_I0_O)        0.306     5.236 r  HardwareXCorr_i/CC_0/inst/waveRef3Address3_carry__0_i_5/O
                         net (fo=1, routed)           0.000     5.236    HardwareXCorr_i/CC_0/inst/waveRef3Address3_carry__0_i_5_n_0
    SLICE_X15Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.786 r  HardwareXCorr_i/CC_0/inst/waveRef3Address3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.786    HardwareXCorr_i/CC_0/inst/waveRef3Address3_carry__0_n_0
    SLICE_X15Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.900 r  HardwareXCorr_i/CC_0/inst/waveRef3Address3_carry__1/CO[3]
                         net (fo=1, routed)           0.009     5.909    HardwareXCorr_i/CC_0/inst/waveRef3Address3_carry__1_n_0
    SLICE_X15Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.137 f  HardwareXCorr_i/CC_0/inst/waveRef3Address3_carry__2/CO[2]
                         net (fo=1, routed)           0.821     6.958    HardwareXCorr_i/CC_0/inst/waveRef3Address3
    SLICE_X12Y25         LUT2 (Prop_lut2_I1_O)        0.313     7.271 r  HardwareXCorr_i/CC_0/inst/waveRef3Address[13]_i_1/O
                         net (fo=14, routed)          0.844     8.114    HardwareXCorr_i/CC_0/inst/waveRef3Address[13]_i_1_n_0
    SLICE_X13Y19         FDRE                                         r  HardwareXCorr_i/CC_0/inst/waveRef3Address_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     2.500 f  clk_0_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.453     3.953    HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122     0.831 f  HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578     2.409    HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.500 f  HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=613, routed)         1.431     3.931    HardwareXCorr_i/CC_0/inst/clk
    SLICE_X13Y19         FDRE                                         r  HardwareXCorr_i/CC_0/inst/waveRef3Address_reg[8]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 HardwareXCorr_i/CC_0/inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            HardwareXCorr_i/CC_0/inst/waveRef3Address_reg[9]/R
                            (falling edge-triggered cell FDRE clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.114ns  (logic 3.184ns (39.240%)  route 4.930ns (60.760%))
  Logic Levels:           11  (CARRY4=7 FDRE=1 LUT2=3)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y27         FDRE                         0.000     0.000 r  HardwareXCorr_i/CC_0/inst/count_reg[1]/C
    SLICE_X16Y27         FDRE (Prop_fdre_C_Q)         0.459     0.459 r  HardwareXCorr_i/CC_0/inst/count_reg[1]/Q
                         net (fo=13, routed)          2.470     2.929    HardwareXCorr_i/CC_0/inst/count[1]
    SLICE_X12Y20         LUT2 (Prop_lut2_I1_O)        0.124     3.053 r  HardwareXCorr_i/CC_0/inst/waveRef3Address4_carry_i_3/O
                         net (fo=1, routed)           0.000     3.053    HardwareXCorr_i/CC_0/inst/waveRef3Address4_carry_i_3_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.586 r  HardwareXCorr_i/CC_0/inst/waveRef3Address4_carry/CO[3]
                         net (fo=1, routed)           0.000     3.586    HardwareXCorr_i/CC_0/inst/waveRef3Address4_carry_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.703 r  HardwareXCorr_i/CC_0/inst/waveRef3Address4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.703    HardwareXCorr_i/CC_0/inst/waveRef3Address4_carry__0_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.820 r  HardwareXCorr_i/CC_0/inst/waveRef3Address4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.820    HardwareXCorr_i/CC_0/inst/waveRef3Address4_carry__1_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.143 r  HardwareXCorr_i/CC_0/inst/waveRef3Address4_carry__2/O[1]
                         net (fo=4, routed)           0.787     4.930    HardwareXCorr_i/CC_0/inst/waveRef3Address4[13]
    SLICE_X15Y23         LUT2 (Prop_lut2_I0_O)        0.306     5.236 r  HardwareXCorr_i/CC_0/inst/waveRef3Address3_carry__0_i_5/O
                         net (fo=1, routed)           0.000     5.236    HardwareXCorr_i/CC_0/inst/waveRef3Address3_carry__0_i_5_n_0
    SLICE_X15Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.786 r  HardwareXCorr_i/CC_0/inst/waveRef3Address3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.786    HardwareXCorr_i/CC_0/inst/waveRef3Address3_carry__0_n_0
    SLICE_X15Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.900 r  HardwareXCorr_i/CC_0/inst/waveRef3Address3_carry__1/CO[3]
                         net (fo=1, routed)           0.009     5.909    HardwareXCorr_i/CC_0/inst/waveRef3Address3_carry__1_n_0
    SLICE_X15Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.137 f  HardwareXCorr_i/CC_0/inst/waveRef3Address3_carry__2/CO[2]
                         net (fo=1, routed)           0.821     6.958    HardwareXCorr_i/CC_0/inst/waveRef3Address3
    SLICE_X12Y25         LUT2 (Prop_lut2_I1_O)        0.313     7.271 r  HardwareXCorr_i/CC_0/inst/waveRef3Address[13]_i_1/O
                         net (fo=14, routed)          0.844     8.114    HardwareXCorr_i/CC_0/inst/waveRef3Address[13]_i_1_n_0
    SLICE_X13Y19         FDRE                                         r  HardwareXCorr_i/CC_0/inst/waveRef3Address_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     2.500 f  clk_0_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.453     3.953    HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122     0.831 f  HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578     2.409    HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.500 f  HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=613, routed)         1.431     3.931    HardwareXCorr_i/CC_0/inst/clk
    SLICE_X13Y19         FDRE                                         r  HardwareXCorr_i/CC_0/inst/waveRef3Address_reg[9]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 HardwareXCorr_i/CC_0/inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            HardwareXCorr_i/CC_0/inst/waveRef3Address_reg[1]/R
                            (falling edge-triggered cell FDRE clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.031ns  (logic 3.184ns (39.644%)  route 4.847ns (60.356%))
  Logic Levels:           11  (CARRY4=7 FDRE=1 LUT2=3)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y27         FDRE                         0.000     0.000 r  HardwareXCorr_i/CC_0/inst/count_reg[1]/C
    SLICE_X16Y27         FDRE (Prop_fdre_C_Q)         0.459     0.459 r  HardwareXCorr_i/CC_0/inst/count_reg[1]/Q
                         net (fo=13, routed)          2.470     2.929    HardwareXCorr_i/CC_0/inst/count[1]
    SLICE_X12Y20         LUT2 (Prop_lut2_I1_O)        0.124     3.053 r  HardwareXCorr_i/CC_0/inst/waveRef3Address4_carry_i_3/O
                         net (fo=1, routed)           0.000     3.053    HardwareXCorr_i/CC_0/inst/waveRef3Address4_carry_i_3_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.586 r  HardwareXCorr_i/CC_0/inst/waveRef3Address4_carry/CO[3]
                         net (fo=1, routed)           0.000     3.586    HardwareXCorr_i/CC_0/inst/waveRef3Address4_carry_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.703 r  HardwareXCorr_i/CC_0/inst/waveRef3Address4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.703    HardwareXCorr_i/CC_0/inst/waveRef3Address4_carry__0_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.820 r  HardwareXCorr_i/CC_0/inst/waveRef3Address4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.820    HardwareXCorr_i/CC_0/inst/waveRef3Address4_carry__1_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.143 r  HardwareXCorr_i/CC_0/inst/waveRef3Address4_carry__2/O[1]
                         net (fo=4, routed)           0.787     4.930    HardwareXCorr_i/CC_0/inst/waveRef3Address4[13]
    SLICE_X15Y23         LUT2 (Prop_lut2_I0_O)        0.306     5.236 r  HardwareXCorr_i/CC_0/inst/waveRef3Address3_carry__0_i_5/O
                         net (fo=1, routed)           0.000     5.236    HardwareXCorr_i/CC_0/inst/waveRef3Address3_carry__0_i_5_n_0
    SLICE_X15Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.786 r  HardwareXCorr_i/CC_0/inst/waveRef3Address3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.786    HardwareXCorr_i/CC_0/inst/waveRef3Address3_carry__0_n_0
    SLICE_X15Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.900 r  HardwareXCorr_i/CC_0/inst/waveRef3Address3_carry__1/CO[3]
                         net (fo=1, routed)           0.009     5.909    HardwareXCorr_i/CC_0/inst/waveRef3Address3_carry__1_n_0
    SLICE_X15Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.137 f  HardwareXCorr_i/CC_0/inst/waveRef3Address3_carry__2/CO[2]
                         net (fo=1, routed)           0.821     6.958    HardwareXCorr_i/CC_0/inst/waveRef3Address3
    SLICE_X12Y25         LUT2 (Prop_lut2_I1_O)        0.313     7.271 r  HardwareXCorr_i/CC_0/inst/waveRef3Address[13]_i_1/O
                         net (fo=14, routed)          0.761     8.031    HardwareXCorr_i/CC_0/inst/waveRef3Address[13]_i_1_n_0
    SLICE_X13Y17         FDRE                                         r  HardwareXCorr_i/CC_0/inst/waveRef3Address_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     2.500 f  clk_0_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.453     3.953    HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122     0.831 f  HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578     2.409    HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.500 f  HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=613, routed)         1.434     3.934    HardwareXCorr_i/CC_0/inst/clk
    SLICE_X13Y17         FDRE                                         r  HardwareXCorr_i/CC_0/inst/waveRef3Address_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 HardwareXCorr_i/CC_0/inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            HardwareXCorr_i/CC_0/inst/waveRef3Address_reg[2]/R
                            (falling edge-triggered cell FDRE clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.031ns  (logic 3.184ns (39.644%)  route 4.847ns (60.356%))
  Logic Levels:           11  (CARRY4=7 FDRE=1 LUT2=3)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y27         FDRE                         0.000     0.000 r  HardwareXCorr_i/CC_0/inst/count_reg[1]/C
    SLICE_X16Y27         FDRE (Prop_fdre_C_Q)         0.459     0.459 r  HardwareXCorr_i/CC_0/inst/count_reg[1]/Q
                         net (fo=13, routed)          2.470     2.929    HardwareXCorr_i/CC_0/inst/count[1]
    SLICE_X12Y20         LUT2 (Prop_lut2_I1_O)        0.124     3.053 r  HardwareXCorr_i/CC_0/inst/waveRef3Address4_carry_i_3/O
                         net (fo=1, routed)           0.000     3.053    HardwareXCorr_i/CC_0/inst/waveRef3Address4_carry_i_3_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.586 r  HardwareXCorr_i/CC_0/inst/waveRef3Address4_carry/CO[3]
                         net (fo=1, routed)           0.000     3.586    HardwareXCorr_i/CC_0/inst/waveRef3Address4_carry_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.703 r  HardwareXCorr_i/CC_0/inst/waveRef3Address4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.703    HardwareXCorr_i/CC_0/inst/waveRef3Address4_carry__0_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.820 r  HardwareXCorr_i/CC_0/inst/waveRef3Address4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.820    HardwareXCorr_i/CC_0/inst/waveRef3Address4_carry__1_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.143 r  HardwareXCorr_i/CC_0/inst/waveRef3Address4_carry__2/O[1]
                         net (fo=4, routed)           0.787     4.930    HardwareXCorr_i/CC_0/inst/waveRef3Address4[13]
    SLICE_X15Y23         LUT2 (Prop_lut2_I0_O)        0.306     5.236 r  HardwareXCorr_i/CC_0/inst/waveRef3Address3_carry__0_i_5/O
                         net (fo=1, routed)           0.000     5.236    HardwareXCorr_i/CC_0/inst/waveRef3Address3_carry__0_i_5_n_0
    SLICE_X15Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.786 r  HardwareXCorr_i/CC_0/inst/waveRef3Address3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.786    HardwareXCorr_i/CC_0/inst/waveRef3Address3_carry__0_n_0
    SLICE_X15Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.900 r  HardwareXCorr_i/CC_0/inst/waveRef3Address3_carry__1/CO[3]
                         net (fo=1, routed)           0.009     5.909    HardwareXCorr_i/CC_0/inst/waveRef3Address3_carry__1_n_0
    SLICE_X15Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.137 f  HardwareXCorr_i/CC_0/inst/waveRef3Address3_carry__2/CO[2]
                         net (fo=1, routed)           0.821     6.958    HardwareXCorr_i/CC_0/inst/waveRef3Address3
    SLICE_X12Y25         LUT2 (Prop_lut2_I1_O)        0.313     7.271 r  HardwareXCorr_i/CC_0/inst/waveRef3Address[13]_i_1/O
                         net (fo=14, routed)          0.761     8.031    HardwareXCorr_i/CC_0/inst/waveRef3Address[13]_i_1_n_0
    SLICE_X13Y17         FDRE                                         r  HardwareXCorr_i/CC_0/inst/waveRef3Address_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     2.500 f  clk_0_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.453     3.953    HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122     0.831 f  HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578     2.409    HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.500 f  HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=613, routed)         1.434     3.934    HardwareXCorr_i/CC_0/inst/clk
    SLICE_X13Y17         FDRE                                         r  HardwareXCorr_i/CC_0/inst/waveRef3Address_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 HardwareXCorr_i/CC_0/inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            HardwareXCorr_i/CC_0/inst/waveRef3Address_reg[3]/R
                            (falling edge-triggered cell FDRE clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.031ns  (logic 3.184ns (39.644%)  route 4.847ns (60.356%))
  Logic Levels:           11  (CARRY4=7 FDRE=1 LUT2=3)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y27         FDRE                         0.000     0.000 r  HardwareXCorr_i/CC_0/inst/count_reg[1]/C
    SLICE_X16Y27         FDRE (Prop_fdre_C_Q)         0.459     0.459 r  HardwareXCorr_i/CC_0/inst/count_reg[1]/Q
                         net (fo=13, routed)          2.470     2.929    HardwareXCorr_i/CC_0/inst/count[1]
    SLICE_X12Y20         LUT2 (Prop_lut2_I1_O)        0.124     3.053 r  HardwareXCorr_i/CC_0/inst/waveRef3Address4_carry_i_3/O
                         net (fo=1, routed)           0.000     3.053    HardwareXCorr_i/CC_0/inst/waveRef3Address4_carry_i_3_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.586 r  HardwareXCorr_i/CC_0/inst/waveRef3Address4_carry/CO[3]
                         net (fo=1, routed)           0.000     3.586    HardwareXCorr_i/CC_0/inst/waveRef3Address4_carry_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.703 r  HardwareXCorr_i/CC_0/inst/waveRef3Address4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.703    HardwareXCorr_i/CC_0/inst/waveRef3Address4_carry__0_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.820 r  HardwareXCorr_i/CC_0/inst/waveRef3Address4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.820    HardwareXCorr_i/CC_0/inst/waveRef3Address4_carry__1_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.143 r  HardwareXCorr_i/CC_0/inst/waveRef3Address4_carry__2/O[1]
                         net (fo=4, routed)           0.787     4.930    HardwareXCorr_i/CC_0/inst/waveRef3Address4[13]
    SLICE_X15Y23         LUT2 (Prop_lut2_I0_O)        0.306     5.236 r  HardwareXCorr_i/CC_0/inst/waveRef3Address3_carry__0_i_5/O
                         net (fo=1, routed)           0.000     5.236    HardwareXCorr_i/CC_0/inst/waveRef3Address3_carry__0_i_5_n_0
    SLICE_X15Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.786 r  HardwareXCorr_i/CC_0/inst/waveRef3Address3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.786    HardwareXCorr_i/CC_0/inst/waveRef3Address3_carry__0_n_0
    SLICE_X15Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.900 r  HardwareXCorr_i/CC_0/inst/waveRef3Address3_carry__1/CO[3]
                         net (fo=1, routed)           0.009     5.909    HardwareXCorr_i/CC_0/inst/waveRef3Address3_carry__1_n_0
    SLICE_X15Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.137 f  HardwareXCorr_i/CC_0/inst/waveRef3Address3_carry__2/CO[2]
                         net (fo=1, routed)           0.821     6.958    HardwareXCorr_i/CC_0/inst/waveRef3Address3
    SLICE_X12Y25         LUT2 (Prop_lut2_I1_O)        0.313     7.271 r  HardwareXCorr_i/CC_0/inst/waveRef3Address[13]_i_1/O
                         net (fo=14, routed)          0.761     8.031    HardwareXCorr_i/CC_0/inst/waveRef3Address[13]_i_1_n_0
    SLICE_X13Y17         FDRE                                         r  HardwareXCorr_i/CC_0/inst/waveRef3Address_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     2.500 f  clk_0_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.453     3.953    HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122     0.831 f  HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578     2.409    HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.500 f  HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=613, routed)         1.434     3.934    HardwareXCorr_i/CC_0/inst/clk
    SLICE_X13Y17         FDRE                                         r  HardwareXCorr_i/CC_0/inst/waveRef3Address_reg[3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 HardwareXCorr_i/CC_0/inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            HardwareXCorr_i/CC_0/inst/waveRef3Address_reg[12]/R
                            (falling edge-triggered cell FDRE clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.973ns  (logic 3.184ns (39.934%)  route 4.789ns (60.066%))
  Logic Levels:           11  (CARRY4=7 FDRE=1 LUT2=3)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y27         FDRE                         0.000     0.000 r  HardwareXCorr_i/CC_0/inst/count_reg[1]/C
    SLICE_X16Y27         FDRE (Prop_fdre_C_Q)         0.459     0.459 r  HardwareXCorr_i/CC_0/inst/count_reg[1]/Q
                         net (fo=13, routed)          2.470     2.929    HardwareXCorr_i/CC_0/inst/count[1]
    SLICE_X12Y20         LUT2 (Prop_lut2_I1_O)        0.124     3.053 r  HardwareXCorr_i/CC_0/inst/waveRef3Address4_carry_i_3/O
                         net (fo=1, routed)           0.000     3.053    HardwareXCorr_i/CC_0/inst/waveRef3Address4_carry_i_3_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.586 r  HardwareXCorr_i/CC_0/inst/waveRef3Address4_carry/CO[3]
                         net (fo=1, routed)           0.000     3.586    HardwareXCorr_i/CC_0/inst/waveRef3Address4_carry_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.703 r  HardwareXCorr_i/CC_0/inst/waveRef3Address4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.703    HardwareXCorr_i/CC_0/inst/waveRef3Address4_carry__0_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.820 r  HardwareXCorr_i/CC_0/inst/waveRef3Address4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.820    HardwareXCorr_i/CC_0/inst/waveRef3Address4_carry__1_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.143 r  HardwareXCorr_i/CC_0/inst/waveRef3Address4_carry__2/O[1]
                         net (fo=4, routed)           0.787     4.930    HardwareXCorr_i/CC_0/inst/waveRef3Address4[13]
    SLICE_X15Y23         LUT2 (Prop_lut2_I0_O)        0.306     5.236 r  HardwareXCorr_i/CC_0/inst/waveRef3Address3_carry__0_i_5/O
                         net (fo=1, routed)           0.000     5.236    HardwareXCorr_i/CC_0/inst/waveRef3Address3_carry__0_i_5_n_0
    SLICE_X15Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.786 r  HardwareXCorr_i/CC_0/inst/waveRef3Address3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.786    HardwareXCorr_i/CC_0/inst/waveRef3Address3_carry__0_n_0
    SLICE_X15Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.900 r  HardwareXCorr_i/CC_0/inst/waveRef3Address3_carry__1/CO[3]
                         net (fo=1, routed)           0.009     5.909    HardwareXCorr_i/CC_0/inst/waveRef3Address3_carry__1_n_0
    SLICE_X15Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.137 f  HardwareXCorr_i/CC_0/inst/waveRef3Address3_carry__2/CO[2]
                         net (fo=1, routed)           0.821     6.958    HardwareXCorr_i/CC_0/inst/waveRef3Address3
    SLICE_X12Y25         LUT2 (Prop_lut2_I1_O)        0.313     7.271 r  HardwareXCorr_i/CC_0/inst/waveRef3Address[13]_i_1/O
                         net (fo=14, routed)          0.703     7.973    HardwareXCorr_i/CC_0/inst/waveRef3Address[13]_i_1_n_0
    SLICE_X13Y20         FDRE                                         r  HardwareXCorr_i/CC_0/inst/waveRef3Address_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     2.500 f  clk_0_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.453     3.953    HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122     0.831 f  HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578     2.409    HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.500 f  HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=613, routed)         1.431     3.931    HardwareXCorr_i/CC_0/inst/clk
    SLICE_X13Y20         FDRE                                         r  HardwareXCorr_i/CC_0/inst/waveRef3Address_reg[12]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 HardwareXCorr_i/CC_0/inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            HardwareXCorr_i/CC_0/inst/waveRef3Address_reg[13]/R
                            (falling edge-triggered cell FDRE clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.973ns  (logic 3.184ns (39.934%)  route 4.789ns (60.066%))
  Logic Levels:           11  (CARRY4=7 FDRE=1 LUT2=3)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y27         FDRE                         0.000     0.000 r  HardwareXCorr_i/CC_0/inst/count_reg[1]/C
    SLICE_X16Y27         FDRE (Prop_fdre_C_Q)         0.459     0.459 r  HardwareXCorr_i/CC_0/inst/count_reg[1]/Q
                         net (fo=13, routed)          2.470     2.929    HardwareXCorr_i/CC_0/inst/count[1]
    SLICE_X12Y20         LUT2 (Prop_lut2_I1_O)        0.124     3.053 r  HardwareXCorr_i/CC_0/inst/waveRef3Address4_carry_i_3/O
                         net (fo=1, routed)           0.000     3.053    HardwareXCorr_i/CC_0/inst/waveRef3Address4_carry_i_3_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.586 r  HardwareXCorr_i/CC_0/inst/waveRef3Address4_carry/CO[3]
                         net (fo=1, routed)           0.000     3.586    HardwareXCorr_i/CC_0/inst/waveRef3Address4_carry_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.703 r  HardwareXCorr_i/CC_0/inst/waveRef3Address4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.703    HardwareXCorr_i/CC_0/inst/waveRef3Address4_carry__0_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.820 r  HardwareXCorr_i/CC_0/inst/waveRef3Address4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.820    HardwareXCorr_i/CC_0/inst/waveRef3Address4_carry__1_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.143 r  HardwareXCorr_i/CC_0/inst/waveRef3Address4_carry__2/O[1]
                         net (fo=4, routed)           0.787     4.930    HardwareXCorr_i/CC_0/inst/waveRef3Address4[13]
    SLICE_X15Y23         LUT2 (Prop_lut2_I0_O)        0.306     5.236 r  HardwareXCorr_i/CC_0/inst/waveRef3Address3_carry__0_i_5/O
                         net (fo=1, routed)           0.000     5.236    HardwareXCorr_i/CC_0/inst/waveRef3Address3_carry__0_i_5_n_0
    SLICE_X15Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.786 r  HardwareXCorr_i/CC_0/inst/waveRef3Address3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.786    HardwareXCorr_i/CC_0/inst/waveRef3Address3_carry__0_n_0
    SLICE_X15Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.900 r  HardwareXCorr_i/CC_0/inst/waveRef3Address3_carry__1/CO[3]
                         net (fo=1, routed)           0.009     5.909    HardwareXCorr_i/CC_0/inst/waveRef3Address3_carry__1_n_0
    SLICE_X15Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.137 f  HardwareXCorr_i/CC_0/inst/waveRef3Address3_carry__2/CO[2]
                         net (fo=1, routed)           0.821     6.958    HardwareXCorr_i/CC_0/inst/waveRef3Address3
    SLICE_X12Y25         LUT2 (Prop_lut2_I1_O)        0.313     7.271 r  HardwareXCorr_i/CC_0/inst/waveRef3Address[13]_i_1/O
                         net (fo=14, routed)          0.703     7.973    HardwareXCorr_i/CC_0/inst/waveRef3Address[13]_i_1_n_0
    SLICE_X13Y20         FDRE                                         r  HardwareXCorr_i/CC_0/inst/waveRef3Address_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     2.500 f  clk_0_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.453     3.953    HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122     0.831 f  HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578     2.409    HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.500 f  HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=613, routed)         1.431     3.931    HardwareXCorr_i/CC_0/inst/clk
    SLICE_X13Y20         FDRE                                         r  HardwareXCorr_i/CC_0/inst/waveRef3Address_reg[13]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 HardwareXCorr_i/CC_0/inst/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            HardwareXCorr_i/CC_0/inst/waveRef1Address_reg[1]/R
                            (falling edge-triggered cell FDRE clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.969ns  (logic 2.446ns (30.692%)  route 5.523ns (69.308%))
  Logic Levels:           9  (CARRY4=7 FDRE=1 LUT2=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y27         FDRE                         0.000     0.000 r  HardwareXCorr_i/CC_0/inst/count_reg[2]/C
    SLICE_X16Y27         FDRE (Prop_fdre_C_Q)         0.459     0.459 r  HardwareXCorr_i/CC_0/inst/count_reg[2]/Q
                         net (fo=21, routed)          2.557     3.016    HardwareXCorr_i/CC_0/inst/count[2]
    SLICE_X13Y21         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.401 r  HardwareXCorr_i/CC_0/inst/waveRef1Address4_carry/CO[3]
                         net (fo=1, routed)           0.000     3.401    HardwareXCorr_i/CC_0/inst/waveRef1Address4_carry_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.515 r  HardwareXCorr_i/CC_0/inst/waveRef1Address4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.515    HardwareXCorr_i/CC_0/inst/waveRef1Address4_carry__0_n_0
    SLICE_X13Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.629 r  HardwareXCorr_i/CC_0/inst/waveRef1Address4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.629    HardwareXCorr_i/CC_0/inst/waveRef1Address4_carry__1_n_0
    SLICE_X13Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.743 r  HardwareXCorr_i/CC_0/inst/waveRef1Address4_carry__2/CO[3]
                         net (fo=1, routed)           0.009     3.752    HardwareXCorr_i/CC_0/inst/waveRef1Address4_carry__2_n_0
    SLICE_X13Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.909 r  HardwareXCorr_i/CC_0/inst/waveRef1Address4_carry__3/CO[1]
                         net (fo=24, routed)          1.288     5.197    HardwareXCorr_i/CC_0/inst/waveRef1Address4_carry__3_n_2
    SLICE_X10Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.862     6.059 r  HardwareXCorr_i/CC_0/inst/waveRef1Address3__14_carry__1/CO[3]
                         net (fo=1, routed)           0.009     6.068    HardwareXCorr_i/CC_0/inst/waveRef1Address3__14_carry__1_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.185 f  HardwareXCorr_i/CC_0/inst/waveRef1Address3__14_carry__2/CO[3]
                         net (fo=1, routed)           0.921     7.105    HardwareXCorr_i/CC_0/inst/waveRef1Address32_in
    SLICE_X12Y25         LUT2 (Prop_lut2_I0_O)        0.124     7.229 r  HardwareXCorr_i/CC_0/inst/waveRef1Address[13]_i_1/O
                         net (fo=14, routed)          0.740     7.969    HardwareXCorr_i/CC_0/inst/waveRef1Address[13]_i_1_n_0
    SLICE_X9Y23          FDRE                                         r  HardwareXCorr_i/CC_0/inst/waveRef1Address_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     2.500 f  clk_0_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.453     3.953    HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122     0.831 f  HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578     2.409    HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.500 f  HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=613, routed)         1.427     3.927    HardwareXCorr_i/CC_0/inst/clk
    SLICE_X9Y23          FDRE                                         r  HardwareXCorr_i/CC_0/inst/waveRef1Address_reg[1]/C  (IS_INVERTED)





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            HardwareXCorr_i/blk_mem_gen_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.699%)  route 0.120ns (48.301%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y4          FDRE                         0.000     0.000 r  HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][6]/C
    SLICE_X33Y4          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][6]/Q
                         net (fo=12, routed)          0.120     0.248    HardwareXCorr_i/blk_mem_gen_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X2Y1          RAMB36E1                                     r  HardwareXCorr_i/blk_mem_gen_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.815     0.815    HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.371    -0.557 r  HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=613, routed)         0.876     0.876    HardwareXCorr_i/blk_mem_gen_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  HardwareXCorr_i/blk_mem_gen_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            HardwareXCorr_i/blk_mem_gen_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.302ns  (logic 0.128ns (42.433%)  route 0.174ns (57.567%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y6          FDRE                         0.000     0.000 r  HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][9]/C
    SLICE_X33Y6          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][9]/Q
                         net (fo=12, routed)          0.174     0.302    HardwareXCorr_i/blk_mem_gen_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[5]
    RAMB36_X2Y1          RAMB36E1                                     r  HardwareXCorr_i/blk_mem_gen_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.815     0.815    HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.371    -0.557 r  HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=613, routed)         0.876     0.876    HardwareXCorr_i/blk_mem_gen_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  HardwareXCorr_i/blk_mem_gen_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 HardwareXCorr_i/waveParser_0/inst/wave2Address_reg[7]/C
                            (rising edge-triggered cell FDSE)
  Destination:            HardwareXCorr_i/blk_mem_gen_6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.302ns  (logic 0.146ns (48.323%)  route 0.156ns (51.677%))
  Logic Levels:           1  (FDSE=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y8           FDSE                         0.000     0.000 r  HardwareXCorr_i/waveParser_0/inst/wave2Address_reg[7]/C
    SLICE_X9Y8           FDSE (Prop_fdse_C_Q)         0.146     0.146 r  HardwareXCorr_i/waveParser_0/inst/wave2Address_reg[7]/Q
                         net (fo=2, routed)           0.156     0.302    HardwareXCorr_i/blk_mem_gen_6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[7]
    RAMB36_X0Y1          RAMB36E1                                     r  HardwareXCorr_i/blk_mem_gen_6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.815     0.815    HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.371    -0.557 r  HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=613, routed)         0.873     0.873    HardwareXCorr_i/blk_mem_gen_6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  HardwareXCorr_i/blk_mem_gen_6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 HardwareXCorr_i/waveParser_0/inst/wave2Address_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            HardwareXCorr_i/blk_mem_gen_6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.303ns  (logic 0.146ns (48.231%)  route 0.157ns (51.769%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y8           FDRE                         0.000     0.000 r  HardwareXCorr_i/waveParser_0/inst/wave2Address_reg[9]/C
    SLICE_X9Y8           FDRE (Prop_fdre_C_Q)         0.146     0.146 r  HardwareXCorr_i/waveParser_0/inst/wave2Address_reg[9]/Q
                         net (fo=2, routed)           0.157     0.303    HardwareXCorr_i/blk_mem_gen_6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[9]
    RAMB36_X0Y1          RAMB36E1                                     r  HardwareXCorr_i/blk_mem_gen_6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.815     0.815    HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.371    -0.557 r  HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=613, routed)         0.873     0.873    HardwareXCorr_i/blk_mem_gen_6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  HardwareXCorr_i/blk_mem_gen_6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            HardwareXCorr_i/blk_mem_gen_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.303ns  (logic 0.128ns (42.250%)  route 0.175ns (57.750%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y5          FDRE                         0.000     0.000 r  HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][8]/C
    SLICE_X33Y5          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][8]/Q
                         net (fo=12, routed)          0.175     0.303    HardwareXCorr_i/blk_mem_gen_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[4]
    RAMB36_X2Y1          RAMB36E1                                     r  HardwareXCorr_i/blk_mem_gen_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.815     0.815    HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.371    -0.557 r  HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=613, routed)         0.876     0.876    HardwareXCorr_i/blk_mem_gen_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  HardwareXCorr_i/blk_mem_gen_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 HardwareXCorr_i/waveParser_0/inst/wave2Address_reg[6]/C
                            (rising edge-triggered cell FDSE)
  Destination:            HardwareXCorr_i/blk_mem_gen_6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.304ns  (logic 0.146ns (48.072%)  route 0.158ns (51.928%))
  Logic Levels:           1  (FDSE=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y8           FDSE                         0.000     0.000 r  HardwareXCorr_i/waveParser_0/inst/wave2Address_reg[6]/C
    SLICE_X9Y8           FDSE (Prop_fdse_C_Q)         0.146     0.146 r  HardwareXCorr_i/waveParser_0/inst/wave2Address_reg[6]/Q
                         net (fo=2, routed)           0.158     0.304    HardwareXCorr_i/blk_mem_gen_6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[6]
    RAMB36_X0Y1          RAMB36E1                                     r  HardwareXCorr_i/blk_mem_gen_6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.815     0.815    HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.371    -0.557 r  HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=613, routed)         0.873     0.873    HardwareXCorr_i/blk_mem_gen_6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  HardwareXCorr_i/blk_mem_gen_6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            HardwareXCorr_i/blk_mem_gen_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.305ns  (logic 0.128ns (42.017%)  route 0.177ns (57.983%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y5          FDRE                         0.000     0.000 r  HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][10]/C
    SLICE_X33Y5          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][10]/Q
                         net (fo=12, routed)          0.177     0.305    HardwareXCorr_i/blk_mem_gen_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[6]
    RAMB36_X2Y1          RAMB36E1                                     r  HardwareXCorr_i/blk_mem_gen_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.815     0.815    HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.371    -0.557 r  HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=613, routed)         0.876     0.876    HardwareXCorr_i/blk_mem_gen_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  HardwareXCorr_i/blk_mem_gen_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 HardwareXCorr_i/waveParser_0/inst/wave1Address_reg[8]/C
                            (rising edge-triggered cell FDSE)
  Destination:            HardwareXCorr_i/blk_mem_gen_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.308ns  (logic 0.146ns (47.396%)  route 0.162ns (52.604%))
  Logic Levels:           1  (FDSE=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDSE                         0.000     0.000 r  HardwareXCorr_i/waveParser_0/inst/wave1Address_reg[8]/C
    SLICE_X9Y21          FDSE (Prop_fdse_C_Q)         0.146     0.146 r  HardwareXCorr_i/waveParser_0/inst/wave1Address_reg[8]/Q
                         net (fo=2, routed)           0.162     0.308    HardwareXCorr_i/blk_mem_gen_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[8]
    RAMB18_X0Y9          RAMB18E1                                     r  HardwareXCorr_i/blk_mem_gen_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.815     0.815    HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.371    -0.557 r  HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=613, routed)         0.859     0.859    HardwareXCorr_i/blk_mem_gen_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y9          RAMB18E1                                     r  HardwareXCorr_i/blk_mem_gen_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 HardwareXCorr_i/waveParser_0/inst/waveRef0Address_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            HardwareXCorr_i/blk_mem_gen_11/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.314ns  (logic 0.146ns (46.448%)  route 0.168ns (53.552%))
  Logic Levels:           1  (FDSE=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y14         FDSE                         0.000     0.000 r  HardwareXCorr_i/waveParser_0/inst/waveRef0Address_reg[0]/C
    SLICE_X25Y14         FDSE (Prop_fdse_C_Q)         0.146     0.146 r  HardwareXCorr_i/waveParser_0/inst/waveRef0Address_reg[0]/Q
                         net (fo=12, routed)          0.168     0.314    HardwareXCorr_i/blk_mem_gen_11/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X1Y2          RAMB36E1                                     r  HardwareXCorr_i/blk_mem_gen_11/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.815     0.815    HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.371    -0.557 r  HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=613, routed)         0.871     0.871    HardwareXCorr_i/blk_mem_gen_11/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  HardwareXCorr_i/blk_mem_gen_11/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            HardwareXCorr_i/blk_mem_gen_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_HardwareXCorr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.708%)  route 0.174ns (55.292%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y6          FDRE                         0.000     0.000 r  HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][4]/C
    SLICE_X33Y6          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  HardwareXCorr_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][4]/Q
                         net (fo=12, routed)          0.174     0.315    HardwareXCorr_i/blk_mem_gen_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X2Y1          RAMB36E1                                     r  HardwareXCorr_i/blk_mem_gen_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HardwareXCorr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.815     0.815    HardwareXCorr_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.371    -0.557 r  HardwareXCorr_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  HardwareXCorr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=613, routed)         0.876     0.876    HardwareXCorr_i/blk_mem_gen_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  HardwareXCorr_i/blk_mem_gen_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK





