module TopModule
(
  output logic out
);

  assign out = 0;

endmodule