#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Tue Nov 29 18:06:38 2022
# Process ID: 3432
# Current directory: D:/Fall 2022/FPGA/SPI/SPI.runs/synth_1
# Command line: vivado.exe -log lab07.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source lab07.tcl
# Log file: D:/Fall 2022/FPGA/SPI/SPI.runs/synth_1/lab07.vds
# Journal file: D:/Fall 2022/FPGA/SPI/SPI.runs/synth_1\vivado.jou
# Running On: LAPTOP-5IT6307N, OS: Windows, CPU Frequency: 2688 MHz, CPU Physical cores: 14, Host memory: 16832 MB
#-----------------------------------------------------------
source lab07.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1621.109 ; gain = 0.000
Command: synth_design -top lab07 -part xc7s25csga225-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s25'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s25'
INFO: [Device 21-403] Loading part xc7s25csga225-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3972
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1621.109 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'lab07' [D:/Fall 2022/FPGA/SPI/lab07.vhd:22]
INFO: [Synth 8-3491] module 'lab07_gui' declared at 'D:/Fall 2022/FPGA/SPI/lab07_gui.vhd:5' bound to instance 'gui' of component 'lab07_gui' [D:/Fall 2022/FPGA/SPI/lab07.vhd:41]
INFO: [Synth 8-638] synthesizing module 'lab07_gui' [D:/Fall 2022/FPGA/SPI/lab07_gui.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'lab07_gui' (0#1) [D:/Fall 2022/FPGA/SPI/lab07_gui.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'lab07' (0#1) [D:/Fall 2022/FPGA/SPI/lab07.vhd:22]
WARNING: [Synth 8-3917] design lab07 has port srx driven by constant 1
WARNING: [Synth 8-7129] Port scl in module lab07 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sda in module lab07 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stx in module lab07 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1625.031 ; gain = 3.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1625.031 ; gain = 3.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1625.031 ; gain = 3.922
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1625.031 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Fall 2022/FPGA/SPI/lab07.xdc]
Finished Parsing XDC File [D:/Fall 2022/FPGA/SPI/lab07.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Fall 2022/FPGA/SPI/lab07.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/lab07_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/lab07_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1691.848 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1691.848 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1691.848 ; gain = 70.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s25csga225-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1691.848 ; gain = 70.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1691.848 ; gain = 70.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1691.848 ; gain = 70.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    7 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 3     
	                1 Bit    Registers := 8     
+---Muxes : 
	  16 Input    8 Bit        Muxes := 1     
	   3 Input    7 Bit        Muxes := 2     
	   8 Input    3 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 2     
	  13 Input    2 Bit        Muxes := 1     
	  17 Input    2 Bit        Muxes := 1     
	  11 Input    1 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 18    
	  10 Input    1 Bit        Muxes := 1     
	   8 Input    1 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 1     
	  18 Input    1 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 3     
	  17 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 90 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design lab07 has port srx driven by constant 1
WARNING: [Synth 8-7129] Port scl in module lab07 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sda in module lab07 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stx in module lab07 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1691.848 ; gain = 70.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1691.848 ; gain = 70.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1691.848 ; gain = 70.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1691.848 ; gain = 70.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 1691.848 ; gain = 70.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 1691.848 ; gain = 70.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 1691.848 ; gain = 70.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 1691.848 ; gain = 70.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 1691.848 ; gain = 70.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 1691.848 ; gain = 70.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT2  |     6|
|3     |LUT3  |     7|
|4     |LUT4  |     8|
|5     |LUT5  |    24|
|6     |LUT6  |    42|
|7     |MUXF7 |     6|
|8     |FDRE  |    68|
|9     |FDSE  |     1|
|10    |IBUF  |     3|
|11    |OBUF  |     5|
+------+------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 1691.848 ; gain = 70.738
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 1691.848 ; gain = 3.922
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 1691.848 ; gain = 70.738
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1691.848 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1691.848 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: d351f6da
INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:40 . Memory (MB): peak = 1691.848 ; gain = 70.738
INFO: [Common 17-1381] The checkpoint 'D:/Fall 2022/FPGA/SPI/SPI.runs/synth_1/lab07.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file lab07_utilization_synth.rpt -pb lab07_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Nov 29 18:07:37 2022...
