# 8bitDRAM
To implement an 8-bit DRAM using 1-bit cells in Cadence Virtuoso, follow this structured approach. Below is a repository-style explanation tailored for a Cadence environment
8bit_DRAM_Cadence/
│
├── README.md                   # Project overview and instructions
├── schematics/
│   ├── 1bit_DRAM/              # Schematic and symbol for 1-bit DRAM
│   └── 8bit_DRAM/              # Schematic and symbol for 8-bit DRAM array
│
├── layouts/
│   ├── 1bit_DRAM/              # Layout for 1-bit DRAM cell
│   └── 8bit_DRAM/              # Layout for 8-bit DRAM array
│
├── simulations/
│   ├── 1bit_DRAM_test/         # Testbench and results for 1-bit DRAM
│   └── 8bit_DRAM_test/         # Testbench and results for 8-bit DRAM
│
└── docs/
    ├── design_specs.pdf        # Specifications for DRAM design
    ├── simulation_results.pdf  # Waveforms and performance analysis
    └── setup_guide.md          # Cadence environment setup
