$date
	Sun Feb 20 18:17:56 2022
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module testbench $end
$var wire 2 ! out [1:0] $end
$var reg 4 " a [3:0] $end
$scope module DUT $end
$var wire 4 # A [3:0] $end
$var wire 2 $ out [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 $
b1 #
b1 "
b0 !
$end
#1000
b1 !
b1 $
b10 "
b10 #
#2000
b10 !
b10 $
b100 "
b100 #
#3000
b11 !
b11 $
b1000 "
b1000 #
