library IEEE;
USE IEEE.std_logic_1164.all;

ENTITY Positive_D_ff IS
port ( D, Clk  : in std_logic;
       Q, notQ: buffer std_logic
      );
END Positive_D_ff;

Architecture Struct OF Positive_D_ff IS
COMPONENT D1_lach IS
port ( D, Clk  : in std_logic;
       Q, notQ: buffer std_logic
      );
END COMPONENT;

SIGNAL sclk, snotClk, s_q, s_notq, sQ, snotQ: std_logic;
Begin
sclk <= Clk;
snotClk <= not Clk;

MS_D_ff0: d_latch PORT MAP(D, snotClk, s_q, s_notq);
MS_D_ff1: d_latch PORT MAP(s_q, sclk, sQ, snotQ);
Q<= sQ;
notQ <= snotQ;
END Struct;