   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 6
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"i2c.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "../source/i2c.c"
  20              		.section	.text.NVIC_EnableIRQ,"ax",%progbits
  21              		.align	1
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	NVIC_EnableIRQ:
  27              	.LFB108:
  28              		.file 2 "/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/co
   1:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /**************************************************************************//**
   2:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****  * @file     core_cm4.h
   3:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****  * @version  V4.30
   5:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****  * @date     20. October 2015
   6:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****  ******************************************************************************/
   7:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /* Copyright (c) 2009 - 2015 ARM LIMITED
   8:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
   9:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****    All rights reserved.
  10:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****    Redistribution and use in source and binary forms, with or without
  11:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****    modification, are permitted provided that the following conditions are met:
  12:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****    - Redistributions of source code must retain the above copyright
  13:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****      notice, this list of conditions and the following disclaimer.
  14:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****    - Redistributions in binary form must reproduce the above copyright
  15:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****      notice, this list of conditions and the following disclaimer in the
  16:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****      documentation and/or other materials provided with the distribution.
  17:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****    - Neither the name of ARM nor the names of its contributors may be used
  18:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****      to endorse or promote products derived from this software without
  19:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****      specific prior written permission.
  20:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****    *
  21:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  22:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****    AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  23:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****    IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  24:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****    ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  25:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****    LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  26:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****    CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  27:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****    SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  28:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****    INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  29:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****    CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  30:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****    ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  31:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****    POSSIBILITY OF SUCH DAMAGE.
  32:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****    ---------------------------------------------------------------------------*/
  33:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
  34:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
  35:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #if   defined ( __ICCARM__ )
  36:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****  #pragma system_include         /* treat file as system include file for MISRA check */
  37:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  38:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  39:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #endif
  40:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
  41:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  42:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define __CORE_CM4_H_GENERIC
  43:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
  44:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #include <stdint.h>
  45:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
  46:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #ifdef __cplusplus
  47:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****  extern "C" {
  48:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #endif
  49:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
  50:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /**
  51:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  52:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  53:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
  54:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  55:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  56:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
  57:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  58:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****      Unions are used for effective representation of core registers.
  59:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
  60:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  61:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****      Function-like macros are used to allow more efficient code.
  62:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****  */
  63:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
  64:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
  65:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /*******************************************************************************
  66:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****  *                 CMSIS definitions
  67:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****  ******************************************************************************/
  68:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /**
  69:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   \ingroup Cortex_M4
  70:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   @{
  71:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****  */
  72:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
  73:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /*  CMSIS CM4 definitions */
  74:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (0x04U)                                      /*!< [31:16] CMSIS H
  75:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (0x1EU)                                      /*!< [15:0]  CMSIS H
  76:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  77:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )        /*!< CMSIS HAL versi
  78:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
  79:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define __CORTEX_M                (0x04U)                                      /*!< Cortex-M Core *
  80:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
  81:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
  82:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #if   defined ( __CC_ARM )
  83:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
  84:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
  85:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   #define __STATIC_INLINE  static __inline
  86:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
  87:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  88:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
  89:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
  90:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   #define __STATIC_INLINE  static __inline
  91:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
  92:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #elif defined ( __GNUC__ )
  93:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for GNU Comp
  94:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for GNU C
  95:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   #define __STATIC_INLINE  static inline
  96:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
  97:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #elif defined ( __ICCARM__ )
  98:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for IAR Comp
  99:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for IAR C
 100:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   #define __STATIC_INLINE  static inline
 101:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 102:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #elif defined ( __TMS470__ )
 103:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for TI CCS C
 104:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   #define __STATIC_INLINE  static inline
 105:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 106:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #elif defined ( __TASKING__ )
 107:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for TASKING 
 108:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for TASKI
 109:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   #define __STATIC_INLINE  static inline
 110:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 111:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #elif defined ( __CSMC__ )
 112:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   #define __packed
 113:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   #define __ASM            _asm                                      /*!< asm keyword for COSMIC Co
 114:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   #define __INLINE         inline                                    /*!< inline keyword for COSMIC
 115:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   #define __STATIC_INLINE  static inline
 116:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 117:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #else
 118:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   #error Unknown compiler
 119:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #endif
 120:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 121:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
 122:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
 123:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** */
 124:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #if defined ( __CC_ARM )
 125:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   #if defined __TARGET_FPU_VFP
 126:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 127:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****       #define __FPU_USED       1U
 128:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****     #else
 129:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 130:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****       #define __FPU_USED       0U
 131:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****     #endif
 132:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   #else
 133:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****     #define __FPU_USED         0U
 134:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   #endif
 135:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 136:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
 137:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   #if defined __ARM_PCS_VFP
 138:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****     #if (__FPU_PRESENT == 1)
 139:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****       #define __FPU_USED       1U
 140:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****     #else
 141:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 142:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****       #define __FPU_USED       0U
 143:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****     #endif
 144:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   #else
 145:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****     #define __FPU_USED         0U
 146:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   #endif
 147:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 148:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #elif defined ( __GNUC__ )
 149:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 150:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 151:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****       #define __FPU_USED       1U
 152:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****     #else
 153:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 154:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****       #define __FPU_USED       0U
 155:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****     #endif
 156:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   #else
 157:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****     #define __FPU_USED         0U
 158:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   #endif
 159:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 160:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #elif defined ( __ICCARM__ )
 161:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   #if defined __ARMVFP__
 162:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 163:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****       #define __FPU_USED       1U
 164:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****     #else
 165:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 166:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****       #define __FPU_USED       0U
 167:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****     #endif
 168:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   #else
 169:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****     #define __FPU_USED         0U
 170:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   #endif
 171:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 172:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #elif defined ( __TMS470__ )
 173:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 174:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 175:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****       #define __FPU_USED       1U
 176:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****     #else
 177:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 178:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****       #define __FPU_USED       0U
 179:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****     #endif
 180:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   #else
 181:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****     #define __FPU_USED         0U
 182:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   #endif
 183:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 184:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #elif defined ( __TASKING__ )
 185:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   #if defined __FPU_VFP__
 186:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 187:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****       #define __FPU_USED       1U
 188:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****     #else
 189:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 190:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****       #define __FPU_USED       0U
 191:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****     #endif
 192:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   #else
 193:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****     #define __FPU_USED         0U
 194:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   #endif
 195:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 196:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #elif defined ( __CSMC__ )
 197:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 198:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 199:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****       #define __FPU_USED       1U
 200:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****     #else
 201:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 202:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****       #define __FPU_USED       0U
 203:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****     #endif
 204:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   #else
 205:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****     #define __FPU_USED         0U
 206:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   #endif
 207:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 208:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #endif
 209:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 210:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #include "core_cmInstr.h"                /* Core Instruction Access */
 211:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #include "core_cmFunc.h"                 /* Core Function Access */
 212:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #include "core_cmSimd.h"                 /* Compiler specific SIMD Intrinsics */
 213:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 214:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #ifdef __cplusplus
 215:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** }
 216:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #endif
 217:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 218:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 219:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 220:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #ifndef __CMSIS_GENERIC
 221:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 222:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 223:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 224:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 225:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #ifdef __cplusplus
 226:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****  extern "C" {
 227:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #endif
 228:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 229:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /* check device defines and use defaults */
 230:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 231:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   #ifndef __CM4_REV
 232:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****     #define __CM4_REV               0x0000U
 233:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 234:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   #endif
 235:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 236:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   #ifndef __FPU_PRESENT
 237:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****     #define __FPU_PRESENT             0U
 238:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 239:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   #endif
 240:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 241:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   #ifndef __MPU_PRESENT
 242:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****     #define __MPU_PRESENT             0U
 243:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 244:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   #endif
 245:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 246:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 247:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****     #define __NVIC_PRIO_BITS          4U
 248:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 249:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   #endif
 250:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 251:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 252:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****     #define __Vendor_SysTickConfig    0U
 253:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 254:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   #endif
 255:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #endif
 256:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 257:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 258:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /**
 259:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 260:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 261:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 262:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****     \li to specify the access to peripheral variables.
 263:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 264:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** */
 265:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #ifdef __cplusplus
 266:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 267:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #else
 268:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 269:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #endif
 270:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 271:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 272:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 273:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /* following defines should be used for structure members */
 274:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 275:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 276:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 277:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 278:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /*@} end of group Cortex_M4 */
 279:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 280:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 281:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 282:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /*******************************************************************************
 283:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****  *                 Register Abstraction
 284:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   Core Register contain:
 285:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   - Core Register
 286:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   - Core NVIC Register
 287:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   - Core SCB Register
 288:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   - Core SysTick Register
 289:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   - Core Debug Register
 290:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   - Core MPU Register
 291:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   - Core FPU Register
 292:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****  ******************************************************************************/
 293:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /**
 294:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 295:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 296:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** */
 297:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 298:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /**
 299:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   \ingroup    CMSIS_core_register
 300:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 301:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   \brief      Core Register type definitions.
 302:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   @{
 303:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****  */
 304:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 305:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /**
 306:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 307:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****  */
 308:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** typedef union
 309:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** {
 310:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   struct
 311:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   {
 312:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 313:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 314:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 315:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 316:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 317:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 318:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 319:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 320:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 321:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 322:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** } APSR_Type;
 323:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 324:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /* APSR Register Definitions */
 325:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 326:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 327:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 328:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 329:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 330:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 331:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 332:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 333:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 334:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 335:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 336:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 337:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 338:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 339:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 340:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 341:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 342:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 343:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 344:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /**
 345:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 346:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****  */
 347:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** typedef union
 348:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** {
 349:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   struct
 350:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   {
 351:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 352:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 353:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 354:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 355:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** } IPSR_Type;
 356:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 357:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /* IPSR Register Definitions */
 358:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 359:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 360:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 361:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 362:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /**
 363:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 364:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****  */
 365:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** typedef union
 366:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** {
 367:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   struct
 368:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   {
 369:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 370:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****     uint32_t _reserved0:7;               /*!< bit:  9..15  Reserved */
 371:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 372:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 373:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0) */
 374:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****     uint32_t IT:2;                       /*!< bit: 25..26  saved IT state   (read 0) */
 375:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 376:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 377:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 378:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 379:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 380:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 381:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 382:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** } xPSR_Type;
 383:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 384:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /* xPSR Register Definitions */
 385:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 386:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 387:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 388:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 389:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 390:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 391:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 392:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 393:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 394:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 395:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 396:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 397:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 398:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 399:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 400:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define xPSR_IT_Pos                        25U                                            /*!< xPSR
 401:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define xPSR_IT_Msk                        (3UL << xPSR_IT_Pos)                           /*!< xPSR
 402:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 403:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 404:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 405:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 406:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 407:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 408:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 409:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 410:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 411:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 412:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 413:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /**
 414:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 415:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****  */
 416:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** typedef union
 417:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** {
 418:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   struct
 419:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   {
 420:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 421:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 422:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 423:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 424:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 425:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 426:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** } CONTROL_Type;
 427:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 428:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /* CONTROL Register Definitions */
 429:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 430:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 431:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 432:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 433:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 434:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 435:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 436:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 437:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 438:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /*@} end of group CMSIS_CORE */
 439:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 440:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 441:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /**
 442:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   \ingroup    CMSIS_core_register
 443:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 444:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   \brief      Type definitions for the NVIC Registers
 445:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   @{
 446:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****  */
 447:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 448:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /**
 449:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 450:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****  */
 451:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** typedef struct
 452:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** {
 453:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 454:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****         uint32_t RESERVED0[24U];
 455:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 456:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****         uint32_t RSERVED1[24U];
 457:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 458:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****         uint32_t RESERVED2[24U];
 459:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 460:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****         uint32_t RESERVED3[24U];
 461:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 462:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****         uint32_t RESERVED4[56U];
 463:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 464:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****         uint32_t RESERVED5[644U];
 465:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 466:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** }  NVIC_Type;
 467:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 468:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 469:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 470:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 471:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 472:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /*@} end of group CMSIS_NVIC */
 473:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 474:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 475:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /**
 476:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   \ingroup  CMSIS_core_register
 477:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 478:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
 479:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   @{
 480:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****  */
 481:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 482:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /**
 483:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
 484:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****  */
 485:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** typedef struct
 486:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** {
 487:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 488:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 489:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 490:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 491:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 492:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 493:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 494:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 495:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 496:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 497:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 498:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 499:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 500:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 501:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 502:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 503:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 504:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 505:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 506:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****         uint32_t RESERVED0[5U];
 507:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 508:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** } SCB_Type;
 509:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 510:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /* SCB CPUID Register Definitions */
 511:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 512:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 513:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 514:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 515:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 516:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 517:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 518:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 519:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 520:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 521:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 522:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 523:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 524:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 525:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 526:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 527:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 528:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 529:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 530:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 531:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 532:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 533:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 534:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 535:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 536:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 537:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 538:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 539:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 540:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 541:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 542:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 543:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 544:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 545:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 546:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 547:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 548:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 549:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 550:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 551:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 552:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 553:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 554:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 555:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 556:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 557:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 558:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 559:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 560:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 561:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 562:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 563:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 564:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 565:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 566:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 567:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 568:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 569:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 570:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 571:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 572:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 573:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 574:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 575:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 576:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 577:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 578:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 579:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 580:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 581:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 582:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 583:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /* SCB System Control Register Definitions */
 584:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 585:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 586:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 587:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 588:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 589:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 590:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 591:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 592:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 593:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /* SCB Configuration Control Register Definitions */
 594:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 595:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 596:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 597:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 598:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 599:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 600:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 601:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 602:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 603:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 604:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 605:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 606:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 607:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 608:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 609:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 610:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 611:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 612:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 613:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 614:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 615:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 616:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 617:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 618:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 619:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 620:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 621:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 622:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 623:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 624:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 625:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 626:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 627:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 628:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 629:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 630:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 631:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 632:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 633:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 634:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 635:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 636:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 637:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 638:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 639:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 640:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 641:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 642:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 643:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 644:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 645:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 646:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 647:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 648:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 649:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 650:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 651:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 652:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 653:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 654:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 655:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 656:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 657:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 658:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 659:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 660:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 661:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 662:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 663:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 664:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 665:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
 666:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 667:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 668:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 669:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 670:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 671:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 672:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 673:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 674:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 675:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 676:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 677:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 678:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 679:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 680:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 681:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 682:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 683:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 684:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 685:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 686:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 687:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 688:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 689:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 690:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 691:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /*@} end of group CMSIS_SCB */
 692:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 693:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 694:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /**
 695:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   \ingroup  CMSIS_core_register
 696:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 697:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 698:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   @{
 699:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****  */
 700:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 701:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /**
 702:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 703:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****  */
 704:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** typedef struct
 705:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** {
 706:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****         uint32_t RESERVED0[1U];
 707:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 708:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 709:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** } SCnSCB_Type;
 710:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 711:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 712:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 713:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 714:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 715:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /* Auxiliary Control Register Definitions */
 716:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 717:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 718:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 719:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 720:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 721:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 722:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 723:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 724:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 725:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 726:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 727:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 728:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 729:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 730:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 731:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 732:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 733:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 734:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /**
 735:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   \ingroup  CMSIS_core_register
 736:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 737:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
 738:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   @{
 739:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****  */
 740:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 741:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /**
 742:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
 743:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****  */
 744:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** typedef struct
 745:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** {
 746:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 747:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 748:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 749:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 750:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** } SysTick_Type;
 751:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 752:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /* SysTick Control / Status Register Definitions */
 753:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 754:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 755:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 756:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 757:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 758:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 759:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 760:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 761:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 762:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 763:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 764:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 765:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /* SysTick Reload Register Definitions */
 766:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 767:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 768:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 769:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /* SysTick Current Register Definitions */
 770:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 771:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 772:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 773:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /* SysTick Calibration Register Definitions */
 774:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 775:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 776:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 777:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 778:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 779:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 780:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 781:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 782:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 783:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /*@} end of group CMSIS_SysTick */
 784:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 785:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 786:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /**
 787:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   \ingroup  CMSIS_core_register
 788:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 789:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 790:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   @{
 791:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****  */
 792:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 793:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /**
 794:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 795:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****  */
 796:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** typedef struct
 797:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** {
 798:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __OM  union
 799:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   {
 800:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 801:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 802:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 803:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 804:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****         uint32_t RESERVED0[864U];
 805:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 806:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****         uint32_t RESERVED1[15U];
 807:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 808:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****         uint32_t RESERVED2[15U];
 809:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 810:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****         uint32_t RESERVED3[29U];
 811:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 812:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 813:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 814:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****         uint32_t RESERVED4[43U];
 815:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 816:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 817:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****         uint32_t RESERVED5[6U];
 818:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 819:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 820:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 821:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 822:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 823:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 824:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 825:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 826:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 827:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 828:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 829:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 830:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** } ITM_Type;
 831:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 832:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 833:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 834:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFUL /*<< ITM_TPR_PRIVMASK_Pos*/)            /*!< ITM 
 835:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 836:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /* ITM Trace Control Register Definitions */
 837:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 838:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 839:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 840:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 841:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 842:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 843:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 844:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 845:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 846:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 847:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 848:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 849:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 850:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 851:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 852:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 853:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 854:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 855:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 856:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 857:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 858:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 859:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 860:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 861:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 862:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 863:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 864:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /* ITM Integration Write Register Definitions */
 865:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 866:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 867:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 868:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /* ITM Integration Read Register Definitions */
 869:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 870:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 871:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 872:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /* ITM Integration Mode Control Register Definitions */
 873:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 874:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 875:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 876:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /* ITM Lock Status Register Definitions */
 877:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 878:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 879:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 880:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 881:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 882:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 883:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 884:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 885:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 886:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 887:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 888:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 889:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /**
 890:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   \ingroup  CMSIS_core_register
 891:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 892:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 893:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   @{
 894:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****  */
 895:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 896:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /**
 897:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 898:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****  */
 899:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** typedef struct
 900:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** {
 901:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 902:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 903:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 904:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 905:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 906:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 907:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 908:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 909:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 910:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 911:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 912:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****         uint32_t RESERVED0[1U];
 913:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 914:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 915:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 916:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****         uint32_t RESERVED1[1U];
 917:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 918:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 919:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 920:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****         uint32_t RESERVED2[1U];
 921:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 922:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 923:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 924:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** } DWT_Type;
 925:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 926:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /* DWT Control Register Definitions */
 927:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 928:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 929:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 930:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 931:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 932:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 933:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 934:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 935:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 936:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 937:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 938:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 939:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 940:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 941:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 942:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 943:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 944:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 945:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 946:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 947:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 948:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 949:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 950:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 951:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 952:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 953:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 954:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 955:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 956:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 957:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 958:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 959:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 960:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 961:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 962:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 963:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 964:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 965:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 966:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 967:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 968:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 969:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 970:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 971:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 972:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 973:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 974:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 975:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 976:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 977:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 978:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 979:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 980:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 981:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /* DWT CPI Count Register Definitions */
 982:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 983:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 984:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 985:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
 986:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
 987:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
 988:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 989:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /* DWT Sleep Count Register Definitions */
 990:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
 991:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
 992:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 993:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /* DWT LSU Count Register Definitions */
 994:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
 995:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
 996:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
 997:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
 998:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
 999:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1000:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1001:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /* DWT Comparator Mask Register Definitions */
1002:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1003:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1004:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1005:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /* DWT Comparator Function Register Definitions */
1006:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1007:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1008:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1009:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1010:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1011:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1012:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1013:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1014:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1015:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1016:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1017:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1018:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1019:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1020:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1021:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1022:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1023:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1024:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1025:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1026:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1027:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1028:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1029:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1030:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1031:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1032:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1033:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1034:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1035:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1036:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /**
1037:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   \ingroup  CMSIS_core_register
1038:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1039:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1040:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   @{
1041:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****  */
1042:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1043:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /**
1044:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1045:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****  */
1046:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** typedef struct
1047:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** {
1048:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IOM uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1049:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1050:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****         uint32_t RESERVED0[2U];
1051:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1052:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****         uint32_t RESERVED1[55U];
1053:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1054:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****         uint32_t RESERVED2[131U];
1055:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1056:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1057:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1058:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****         uint32_t RESERVED3[759U];
1059:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER */
1060:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1061:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1062:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****         uint32_t RESERVED4[1U];
1063:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1064:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1065:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1066:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****         uint32_t RESERVED5[39U];
1067:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1068:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1069:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****         uint32_t RESERVED7[8U];
1070:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1071:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1072:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** } TPI_Type;
1073:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1074:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1075:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1076:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1077:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1078:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1079:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1080:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1081:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1082:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1083:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1084:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1085:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1086:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1087:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1088:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1089:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1090:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1091:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1092:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1093:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1094:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1095:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1096:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1097:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1098:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1099:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1100:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1101:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1102:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /* TPI TRIGGER Register Definitions */
1103:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1104:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1105:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1106:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1107:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1108:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1109:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1110:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1111:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1112:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1113:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1114:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1115:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1116:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1117:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1118:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1119:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1120:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1121:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1122:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1123:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1124:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1125:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1126:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1127:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1128:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1129:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Pos           0U                                         /*!< TPI ITA
1130:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR2_ATREADY_Pos*/)    /*!< TPI ITA
1131:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1132:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1133:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1134:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1135:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1136:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1137:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1138:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1139:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1140:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1141:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1142:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1143:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1144:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1145:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1146:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1147:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1148:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1149:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1150:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1151:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1152:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1153:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1154:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1155:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Pos           0U                                         /*!< TPI ITA
1156:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR0_ATREADY_Pos*/)    /*!< TPI ITA
1157:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1158:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1159:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1160:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x1UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1161:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1162:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /* TPI DEVID Register Definitions */
1163:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1164:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1165:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1166:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1167:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1168:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1169:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1170:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1171:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1172:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1173:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1174:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1175:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1176:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1177:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1178:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1179:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1180:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1181:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1182:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           4U                                         /*!< TPI DEV
1183:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1184:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1185:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             0U                                         /*!< TPI DEV
1186:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1187:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1188:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1189:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1190:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1191:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #if (__MPU_PRESENT == 1U)
1192:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /**
1193:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   \ingroup  CMSIS_core_register
1194:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1195:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1196:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   @{
1197:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****  */
1198:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1199:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /**
1200:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1201:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****  */
1202:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** typedef struct
1203:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** {
1204:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1205:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1206:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1207:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1208:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1209:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1210:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1211:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1212:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1213:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1214:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1215:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** } MPU_Type;
1216:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1217:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /* MPU Type Register Definitions */
1218:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1219:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1220:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1221:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1222:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1223:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1224:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1225:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1226:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1227:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /* MPU Control Register Definitions */
1228:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1229:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1230:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1231:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1232:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1233:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1234:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1235:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1236:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1237:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /* MPU Region Number Register Definitions */
1238:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1239:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1240:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1241:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /* MPU Region Base Address Register Definitions */
1242:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1243:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1244:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1245:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1246:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1247:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1248:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1249:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1250:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1251:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1252:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1253:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1254:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1255:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1256:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1257:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1258:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1259:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1260:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1261:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1262:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1263:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1264:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1265:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1266:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1267:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1268:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1269:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1270:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1271:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1272:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1273:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1274:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1275:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1276:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1277:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1278:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1279:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1280:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1281:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1282:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /*@} end of group CMSIS_MPU */
1283:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #endif
1284:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1285:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1286:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #if (__FPU_PRESENT == 1U)
1287:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /**
1288:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   \ingroup  CMSIS_core_register
1289:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1290:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1291:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   @{
1292:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****  */
1293:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1294:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /**
1295:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1296:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****  */
1297:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** typedef struct
1298:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** {
1299:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****         uint32_t RESERVED0[1U];
1300:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1301:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1302:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1303:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1304:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1305:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** } FPU_Type;
1306:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1307:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1308:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1309:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1310:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1311:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1312:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1313:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1314:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1315:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1316:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1317:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1318:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1319:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1320:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1321:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1322:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1323:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1324:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1325:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1326:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1327:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1328:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1329:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1330:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1331:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1332:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1333:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1334:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1335:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1336:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1337:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1338:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1339:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1340:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1341:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1342:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1343:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1344:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1345:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1346:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1347:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1348:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1349:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1350:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1351:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1352:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1353:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1354:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1355:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1356:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1357:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1358:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1359:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1360:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1361:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1362:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1363:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1364:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1365:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1366:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1367:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1368:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1369:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1370:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1371:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1372:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1373:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1374:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1375:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1376:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1377:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
1378:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1379:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1380:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1381:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1382:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1383:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1384:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1385:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1386:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1387:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1388:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1389:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1390:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /*@} end of group CMSIS_FPU */
1391:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #endif
1392:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1393:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1394:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /**
1395:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   \ingroup  CMSIS_core_register
1396:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1397:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1398:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   @{
1399:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****  */
1400:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1401:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /**
1402:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1403:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****  */
1404:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** typedef struct
1405:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** {
1406:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1407:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1408:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1409:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1410:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** } CoreDebug_Type;
1411:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1412:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1413:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1414:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1415:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1416:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1417:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1418:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1419:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1420:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1421:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1422:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1423:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1424:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1425:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1426:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1427:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1428:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1429:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1430:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1431:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1432:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1433:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1434:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1435:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1436:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1437:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1438:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1439:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1440:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1441:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1442:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1443:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1444:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1445:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1446:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1447:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1448:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1449:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1450:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1451:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1452:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1453:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1454:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1455:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1456:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
1457:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1458:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1459:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1460:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1461:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1462:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1463:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1464:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1465:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1466:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1467:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1468:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1469:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1470:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1471:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1472:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1473:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1474:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1475:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1476:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1477:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1478:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1479:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1480:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1481:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1482:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1483:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1484:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1485:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1486:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1487:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1488:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1489:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1490:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1491:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1492:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1493:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1494:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1495:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1496:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1497:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1498:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1499:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /**
1500:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   \ingroup    CMSIS_core_register
1501:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1502:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1503:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   @{
1504:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****  */
1505:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1506:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /**
1507:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1508:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   \param[in] field  Name of the register bit field.
1509:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   \param[in] value  Value of the bit field.
1510:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   \return           Masked and shifted value.
1511:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** */
1512:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define _VAL2FLD(field, value)    ((value << field ## _Pos) & field ## _Msk)
1513:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1514:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /**
1515:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1516:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   \param[in] field  Name of the register bit field.
1517:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   \param[in] value  Value of register.
1518:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   \return           Masked and shifted bit field value.
1519:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** */
1520:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define _FLD2VAL(field, value)    ((value & field ## _Msk) >> field ## _Pos)
1521:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1522:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1523:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1524:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1525:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /**
1526:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   \ingroup    CMSIS_core_register
1527:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1528:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
1529:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   @{
1530:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****  */
1531:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1532:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /* Memory mapping of Cortex-M4 Hardware */
1533:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1534:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1535:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1536:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1537:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1538:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1539:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1540:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1541:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1542:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1543:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1544:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1545:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1546:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1547:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1548:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1549:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1550:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1551:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #if (__MPU_PRESENT == 1U)
1552:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1553:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1554:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #endif
1555:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1556:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #if (__FPU_PRESENT == 1U)
1557:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   #define FPU_BASE          (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1558:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   #define FPU               ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1559:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** #endif
1560:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1561:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /*@} */
1562:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1563:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1564:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1565:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /*******************************************************************************
1566:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****  *                Hardware Abstraction Layer
1567:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   Core Function Interface contains:
1568:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   - Core NVIC Functions
1569:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   - Core SysTick Functions
1570:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   - Core Debug Functions
1571:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   - Core Register Access Functions
1572:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****  ******************************************************************************/
1573:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /**
1574:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1575:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** */
1576:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1577:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1578:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1579:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1580:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /**
1581:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1582:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1583:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1584:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   @{
1585:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****  */
1586:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1587:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /**
1588:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   \brief   Set Priority Grouping
1589:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1590:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1591:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****            Only values from 0..7 are used.
1592:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****            In case of a conflict between priority grouping and available
1593:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1594:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1595:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****  */
1596:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** __STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1597:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** {
1598:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   uint32_t reg_value;
1599:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1600:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1601:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1602:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1603:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   reg_value  =  (reg_value                                   |
1604:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1605:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****                 (PriorityGroupTmp << 8U)                      );              /* Insert write key a
1606:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   SCB->AIRCR =  reg_value;
1607:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** }
1608:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1609:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1610:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /**
1611:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   \brief   Get Priority Grouping
1612:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1613:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1614:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****  */
1615:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** __STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
1616:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** {
1617:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1618:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** }
1619:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1620:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** 
1621:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** /**
1622:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   \brief   Enable External Interrupt
1623:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   \details Enables a device-specific interrupt in the NVIC interrupt controller.
1624:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   \param [in]      IRQn  External interrupt number. Value cannot be negative.
1625:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****  */
1626:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** __STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
1627:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** {
  29              		.loc 2 1627 1
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 1, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  34 0000 80B4     		push	{r7}
  35              		.cfi_def_cfa_offset 4
  36              		.cfi_offset 7, -4
  37 0002 83B0     		sub	sp, sp, #12
  38              		.cfi_def_cfa_offset 16
  39 0004 00AF     		add	r7, sp, #0
  40              		.cfi_def_cfa_register 7
  41 0006 0346     		mov	r3, r0
  42 0008 FB71     		strb	r3, [r7, #7]
1628:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h ****   NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0
  43              		.loc 2 1628 97
  44 000a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
  45 000c 03F01F02 		and	r2, r3, #31
  46              		.loc 2 1628 7
  47 0010 0749     		ldr	r1, .L2
  48              		.loc 2 1628 16
  49 0012 97F90730 		ldrsb	r3, [r7, #7]
  50              		.loc 2 1628 41
  51 0016 5B09     		lsrs	r3, r3, #5
  52              		.loc 2 1628 67
  53 0018 0120     		movs	r0, #1
  54 001a 00FA02F2 		lsl	r2, r0, r2
  55              		.loc 2 1628 50
  56 001e 41F82320 		str	r2, [r1, r3, lsl #2]
1629:/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/core_cm4.h **** }
  57              		.loc 2 1629 1
  58 0022 00BF     		nop
  59 0024 0C37     		adds	r7, r7, #12
  60              		.cfi_def_cfa_offset 4
  61 0026 BD46     		mov	sp, r7
  62              		.cfi_def_cfa_register 13
  63              		@ sp needed
  64 0028 5DF8047B 		ldr	r7, [sp], #4
  65              		.cfi_restore 7
  66              		.cfi_def_cfa_offset 0
  67 002c 7047     		bx	lr
  68              	.L3:
  69 002e 00BF     		.align	2
  70              	.L2:
  71 0030 00E100E0 		.word	-536813312
  72              		.cfi_endproc
  73              	.LFE108:
  75              		.global	I2C_array
  76              		.section	.data.I2C_array,"aw"
  77              		.align	2
  80              	I2C_array:
  81 0000 00600640 		.word	1074159616
  82 0004 00700640 		.word	1074163712
  83 0008 00600E40 		.word	1074683904
  84              		.section	.bss.I2C_Objects,"aw",%nobits
  85              		.align	2
  88              	I2C_Objects:
  89 0000 00000000 		.space	84
  89      00000000 
  89      00000000 
  89      00000000 
  89      00000000 
  90              		.section	.text.finish_com,"ax",%progbits
  91              		.align	1
  92              		.global	finish_com
  93              		.syntax unified
  94              		.thumb
  95              		.thumb_func
  97              	finish_com:
  98              	.LFB123:
   1:../source/i2c.c **** 
   2:../source/i2c.c **** /*******************************************************************************
   3:../source/i2c.c ****  * INCLUDE HEADER FILES
   4:../source/i2c.c ****  ******************************************************************************/
   5:../source/i2c.c **** 
   6:../source/i2c.c **** #include "i2c.h"
   7:../source/i2c.c **** #include "MK64F12.h"
   8:../source/i2c.c **** #include "board.h"
   9:../source/i2c.c **** 
  10:../source/i2c.c **** /*******************************************************************************
  11:../source/i2c.c ****  * CONSTANT AND MACRO DEFINITIONS USING #DEFINE
  12:../source/i2c.c ****  ******************************************************************************/
  13:../source/i2c.c **** 
  14:../source/i2c.c **** #define I2C_START_SIGNAL        	(I2C->C1 |= I2C_C1_MST_MASK) //generates start signal
  15:../source/i2c.c **** #define I2C_STOP_SIGNAL          	(I2C->C1 &= ~I2C_C1_MST_MASK)//generetes stop signal
  16:../source/i2c.c **** #define I2C_REPEAT_START_SIGNAL 	(I2C->C1 |= I2C_C1_RSTA_MASK) //generetes repeated start signal
  17:../source/i2c.c **** #define I2C_WRITE_DATA(data)    	(I2C->D = data) //Write data for transfer
  18:../source/i2c.c **** #define I2C_READ_DATA           	(I2C->D)
  19:../source/i2c.c **** #define I2C_GET_IRQ_FLAG        	(I2C->S & I2C_S_IICIF_MASK)
  20:../source/i2c.c **** #define I2C_CLEAR_IRQ_FLAG      	(I2C->S |= I2C_S_IICIF_MASK)
  21:../source/i2c.c **** #define I2C_GET_RX_ACK				(!(I2C->S & I2C_S_RXAK_MASK))
  22:../source/i2c.c **** #define I2C_SET_RX_MODE         	(I2C->C1 &= ~I2C_C1_TX_MASK)
  23:../source/i2c.c **** #define I2C_SET_TX_MODE         	(I2C->C1 |= I2C_C1_TX_MASK)
  24:../source/i2c.c **** #define I2C_SET_NACK	         	(I2C->C1 |= I2C_C1_TXAK_MASK)
  25:../source/i2c.c **** #define I2C_CLEAR_NACK      	 	(I2C->C1 &= ~I2C_C1_TXAK_MASK)
  26:../source/i2c.c **** #define I2C_CLEAR_NACK     			(I2C->C1 &= ~I2C_C1_TXAK_MASK)
  27:../source/i2c.c **** #define I2C_CHECK_BUS		  		(I2C->S & I2C_S_BUSY_MASK)
  28:../source/i2c.c **** #define I2C_GET_TCF					(I2C->S & I2C_S_TCF_MASK)
  29:../source/i2c.c **** #define I2C_CLEAR_TCF            	(I2C->S |= I2C_S_TCF_MASK)
  30:../source/i2c.c **** #define I2C_RW_MASK					(0xFF & I2C_Objects[module].mode)
  31:../source/i2c.c **** #define I2C_ADDRESS_MASK			((I2C_Objects[module].slave_address & 0x7F) << 1)
  32:../source/i2c.c **** #define I2C_ADRESS_RW_BYTE			(I2C_ADDRESS_MASK & I2C_RW_MASK)
  33:../source/i2c.c **** 
  34:../source/i2c.c **** #define I2C_OBJ_MODE				(I2C_Objects[module].mode)
  35:../source/i2c.c **** #define I2C_OBJ_STATUS				(I2C_Objects[module].status)
  36:../source/i2c.c **** #define I2C_OBJ_SLAVE_ADDR			(I2C_Objects[module].slave_address)
  37:../source/i2c.c **** #define I2C_OBJ_RW_INDEX			(I2C_Objects[module].RW_index)
  38:../source/i2c.c **** #define I2C_OBJ_R_BUFFER			(I2C_Objects[module].read_buffer)
  39:../source/i2c.c **** #define I2C_OBJ_R_SIZE				(I2C_Objects[module].read_size)
  40:../source/i2c.c **** #define I2C_OBJ_W_BUFFER			(I2C_Objects[module].write_buffer)
  41:../source/i2c.c **** #define I2C_OBJ_W_SIZE				(I2C_Objects[module].write_size)
  42:../source/i2c.c **** /*******************************************************************************
  43:../source/i2c.c ****  * VARIABLE PROTOTYPES WITH LOCAL SCOPE
  44:../source/i2c.c ****  ******************************************************************************/
  45:../source/i2c.c **** 
  46:../source/i2c.c **** I2C_Type * I2C_array [] = I2C_BASE_PTRS;
  47:../source/i2c.c **** 
  48:../source/i2c.c **** 
  49:../source/i2c.c **** typedef enum{
  50:../source/i2c.c **** 	I2C_Write,
  51:../source/i2c.c **** 	I2C_Read,
  52:../source/i2c.c **** }I2C_Mode_t;
  53:../source/i2c.c **** 
  54:../source/i2c.c **** // Al necesitar un ACK, los estados definen que accin se realiz, para la cual se est esperand
  55:../source/i2c.c **** typedef enum{
  56:../source/i2c.c **** 	I2C_Idle,
  57:../source/i2c.c **** 	I2C_Address_RW,
  58:../source/i2c.c **** 	I2C_Read_Dummy,
  59:../source/i2c.c **** 	I2C_Read_Byte,
  60:../source/i2c.c **** 	I2C_Write_Byte,
  61:../source/i2c.c **** 	I2C_Fail
  62:../source/i2c.c **** } I2C_Status_t;
  63:../source/i2c.c **** 
  64:../source/i2c.c **** typedef uint32_t I2C_Address_t;
  65:../source/i2c.c **** 
  66:../source/i2c.c **** typedef struct{
  67:../source/i2c.c **** 	I2C_Status_t status;
  68:../source/i2c.c **** 	I2C_Mode_t mode;
  69:../source/i2c.c **** 	uint8_t * read_buffer;
  70:../source/i2c.c **** 	size_t read_size;
  71:../source/i2c.c **** 	uint8_t * write_buffer;
  72:../source/i2c.c **** 	size_t write_size;
  73:../source/i2c.c **** 	I2C_Address_t slave_address;
  74:../source/i2c.c **** 	size_t RW_index;
  75:../source/i2c.c **** }I2C_Object_t;
  76:../source/i2c.c **** 
  77:../source/i2c.c **** static I2C_Object_t I2C_Objects[I2C_M_Count];
  78:../source/i2c.c **** 
  79:../source/i2c.c **** /*******************************************************************************
  80:../source/i2c.c ****  * FUNCTION PROTOTYPES FOR PRIVATE FUNCTIONS WITH FILE LEVEL SCOPE
  81:../source/i2c.c ****  ******************************************************************************/
  82:../source/i2c.c **** 
  83:../source/i2c.c **** void I2C_InitObject(I2C_Module_t module, I2C_Mode_t mode, uint8_t * read_buffer, size_t read_size, 
  84:../source/i2c.c **** 					size_t write_size, I2C_Address_t slave_address);
  85:../source/i2c.c **** void finish_com (void)
  86:../source/i2c.c **** {
  99              		.loc 1 86 1
 100              		.cfi_startproc
 101              		@ args = 0, pretend = 0, frame = 0
 102              		@ frame_needed = 1, uses_anonymous_args = 0
 103              		@ link register save eliminated.
 104 0000 80B4     		push	{r7}
 105              		.cfi_def_cfa_offset 4
 106              		.cfi_offset 7, -4
 107 0002 00AF     		add	r7, sp, #0
 108              		.cfi_def_cfa_register 7
  87:../source/i2c.c **** 
  88:../source/i2c.c **** }
 109              		.loc 1 88 1
 110 0004 00BF     		nop
 111 0006 BD46     		mov	sp, r7
 112              		.cfi_def_cfa_register 13
 113              		@ sp needed
 114 0008 5DF8047B 		ldr	r7, [sp], #4
 115              		.cfi_restore 7
 116              		.cfi_def_cfa_offset 0
 117 000c 7047     		bx	lr
 118              		.cfi_endproc
 119              	.LFE123:
 121              		.section	.rodata
 122              		.align	2
 123              	.LC0:
 124 0000 18       		.byte	24
 125 0001 19       		.byte	25
 126 0002 4A       		.byte	74
 127              		.section	.text.I2CInitModule,"ax",%progbits
 128              		.align	1
 129              		.global	I2CInitModule
 130              		.syntax unified
 131              		.thumb
 132              		.thumb_func
 134              	I2CInitModule:
 135              	.LFB124:
  89:../source/i2c.c **** 
  90:../source/i2c.c **** 
  91:../source/i2c.c **** 
  92:../source/i2c.c **** /*******************************************************************************
  93:../source/i2c.c ****  *******************************************************************************
  94:../source/i2c.c ****                         GLOBAL FUNCTION DEFINITIONS
  95:../source/i2c.c ****  *******************************************************************************
  96:../source/i2c.c ****  ******************************************************************************/
  97:../source/i2c.c **** 
  98:../source/i2c.c **** 
  99:../source/i2c.c **** 
 100:../source/i2c.c **** 
 101:../source/i2c.c **** void I2CInitModule (I2C_Module_t module)
 102:../source/i2c.c **** {
 136              		.loc 1 102 1
 137              		.cfi_startproc
 138              		@ args = 0, pretend = 0, frame = 16
 139              		@ frame_needed = 1, uses_anonymous_args = 0
 140 0000 80B5     		push	{r7, lr}
 141              		.cfi_def_cfa_offset 8
 142              		.cfi_offset 7, -8
 143              		.cfi_offset 14, -4
 144 0002 84B0     		sub	sp, sp, #16
 145              		.cfi_def_cfa_offset 24
 146 0004 00AF     		add	r7, sp, #0
 147              		.cfi_def_cfa_register 7
 148 0006 0346     		mov	r3, r0
 149 0008 FB71     		strb	r3, [r7, #7]
 103:../source/i2c.c **** 
 104:../source/i2c.c **** 	I2C_Type * I2C = I2C_array[module];
 150              		.loc 1 104 28
 151 000a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 152              		.loc 1 104 13
 153 000c 284A     		ldr	r2, .L6
 154 000e 52F82330 		ldr	r3, [r2, r3, lsl #2]
 155 0012 FB60     		str	r3, [r7, #12]
 105:../source/i2c.c **** 
 106:../source/i2c.c **** 	IRQn_Type I2C_IRQ_array[] = I2C_IRQS;
 156              		.loc 1 106 12
 157 0014 274A     		ldr	r2, .L6+4
 158 0016 07F10803 		add	r3, r7, #8
 159 001a 1268     		ldr	r2, [r2]
 160 001c 1146     		mov	r1, r2	@ movhi
 161 001e 1980     		strh	r1, [r3]	@ movhi
 162 0020 0233     		adds	r3, r3, #2
 163 0022 120C     		lsrs	r2, r2, #16
 164 0024 1A70     		strb	r2, [r3]
 107:../source/i2c.c **** 	IRQn_Type I2C_IRQ = I2C_IRQ_array[module];
 165              		.loc 1 107 35
 166 0026 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 167              		.loc 1 107 12
 168 0028 1033     		adds	r3, r3, #16
 169 002a 3B44     		add	r3, r3, r7
 170 002c 13F8083C 		ldrb	r3, [r3, #-8]
 171 0030 FB72     		strb	r3, [r7, #11]
 108:../source/i2c.c **** 
 109:../source/i2c.c **** 
 110:../source/i2c.c **** 	//Clock gating modulo I2C
 111:../source/i2c.c **** 	SIM->SCGC4 |= SIM_SCGC4_I2C0_MASK | SIM_SCGC4_I2C1_MASK;
 172              		.loc 1 111 5
 173 0032 214B     		ldr	r3, .L6+8
 174 0034 03F58053 		add	r3, r3, #4096
 175 0038 5B6B     		ldr	r3, [r3, #52]
 176 003a 1F4A     		ldr	r2, .L6+8
 177              		.loc 1 111 13
 178 003c 43F0C003 		orr	r3, r3, #192
 179 0040 02F58052 		add	r2, r2, #4096
 180 0044 5363     		str	r3, [r2, #52]
 112:../source/i2c.c **** 	SIM->SCGC1 |= SIM_SCGC1_I2C2_MASK;
 181              		.loc 1 112 5
 182 0046 1C4B     		ldr	r3, .L6+8
 183 0048 03F58053 		add	r3, r3, #4096
 184 004c 9B6A     		ldr	r3, [r3, #40]
 185 004e 1A4A     		ldr	r2, .L6+8
 186              		.loc 1 112 13
 187 0050 43F04003 		orr	r3, r3, #64
 188 0054 02F58052 		add	r2, r2, #4096
 189 0058 9362     		str	r3, [r2, #40]
 113:../source/i2c.c **** 
 114:../source/i2c.c **** 	//Clock gating puertos
 115:../source/i2c.c **** 	SIM->SCGC5 |= SIM_SCGC5_PORTA_MASK | SIM_SCGC5_PORTB_MASK | SIM_SCGC5_PORTC_MASK;
 190              		.loc 1 115 5
 191 005a 174B     		ldr	r3, .L6+8
 192 005c 03F58053 		add	r3, r3, #4096
 193 0060 9B6B     		ldr	r3, [r3, #56]
 194 0062 154A     		ldr	r2, .L6+8
 195              		.loc 1 115 13
 196 0064 43F46063 		orr	r3, r3, #3584
 197 0068 02F58052 		add	r2, r2, #4096
 198 006c 9363     		str	r3, [r2, #56]
 116:../source/i2c.c **** 	SIM->SCGC5 |= SIM_SCGC5_PORTD_MASK | SIM_SCGC5_PORTE_MASK;
 199              		.loc 1 116 5
 200 006e 124B     		ldr	r3, .L6+8
 201 0070 03F58053 		add	r3, r3, #4096
 202 0074 9B6B     		ldr	r3, [r3, #56]
 203 0076 104A     		ldr	r2, .L6+8
 204              		.loc 1 116 13
 205 0078 43F44053 		orr	r3, r3, #12288
 206 007c 02F58052 		add	r2, r2, #4096
 207 0080 9363     		str	r3, [r2, #56]
 117:../source/i2c.c **** 
 118:../source/i2c.c **** 
 119:../source/i2c.c **** 	//Enable I2C control register del modulo y de sus interrupciones
 120:../source/i2c.c **** 	I2C->C1 |= I2C_C1_IICEN_MASK | I2C_C1_IICIE_MASK;
 208              		.loc 1 120 5
 209 0082 FB68     		ldr	r3, [r7, #12]
 210 0084 9B78     		ldrb	r3, [r3, #2]
 211 0086 DBB2     		uxtb	r3, r3
 212              		.loc 1 120 10
 213 0088 63F03F03 		orn	r3, r3, #63
 214 008c DAB2     		uxtb	r2, r3
 215 008e FB68     		ldr	r3, [r7, #12]
 216 0090 9A70     		strb	r2, [r3, #2]
 121:../source/i2c.c **** 
 122:../source/i2c.c **** 	//Status register para accion inicial
 123:../source/i2c.c **** 	I2C->S = I2C_S_TCF_MASK | I2C_S_IICIF_MASK;
 217              		.loc 1 123 9
 218 0092 FB68     		ldr	r3, [r7, #12]
 219 0094 8222     		movs	r2, #130
 220 0096 DA70     		strb	r2, [r3, #3]
 124:../source/i2c.c **** 
 125:../source/i2c.c **** 
 126:../source/i2c.c **** 	//Setear baudrate TODO: hacer una funcion para configurar baudrate custom
 127:../source/i2c.c **** 	I2C->F = I2C_F_MULT(0) | I2C_F_ICR(0); //  set the I2C baud rate
 221              		.loc 1 127 9
 222 0098 FB68     		ldr	r3, [r7, #12]
 223 009a 0022     		movs	r2, #0
 224 009c 5A70     		strb	r2, [r3, #1]
 128:../source/i2c.c **** 
 129:../source/i2c.c **** 
 130:../source/i2c.c **** 	//Configuracion de interrupcion
 131:../source/i2c.c **** 	NVIC_EnableIRQ(I2C_IRQ);
 225              		.loc 1 131 2
 226 009e 97F90B30 		ldrsb	r3, [r7, #11]
 227 00a2 1846     		mov	r0, r3
 228 00a4 FFF7FEFF 		bl	NVIC_EnableIRQ
 132:../source/i2c.c **** 
 133:../source/i2c.c **** 	//Mux puertos en modo I2C
 134:../source/i2c.c **** }
 229              		.loc 1 134 1
 230 00a8 00BF     		nop
 231 00aa 1037     		adds	r7, r7, #16
 232              		.cfi_def_cfa_offset 8
 233 00ac BD46     		mov	sp, r7
 234              		.cfi_def_cfa_register 13
 235              		@ sp needed
 236 00ae 80BD     		pop	{r7, pc}
 237              	.L7:
 238              		.align	2
 239              	.L6:
 240 00b0 00000000 		.word	I2C_array
 241 00b4 00000000 		.word	.LC0
 242 00b8 00700440 		.word	1074032640
 243              		.cfi_endproc
 244              	.LFE124:
 246              		.section	.text.I2C_InitObject,"ax",%progbits
 247              		.align	1
 248              		.global	I2C_InitObject
 249              		.syntax unified
 250              		.thumb
 251              		.thumb_func
 253              	I2C_InitObject:
 254              	.LFB125:
 135:../source/i2c.c **** 
 136:../source/i2c.c **** 
 137:../source/i2c.c **** 
 138:../source/i2c.c **** /*******************************************************************************
 139:../source/i2c.c ****  *******************************************************************************
 140:../source/i2c.c ****                         LOCAL FUNCTION DEFINITIONS
 141:../source/i2c.c ****  *******************************************************************************
 142:../source/i2c.c ****  ******************************************************************************/
 143:../source/i2c.c **** 
 144:../source/i2c.c **** 
 145:../source/i2c.c **** void I2C_InitObject(I2C_Module_t module, I2C_Mode_t mode, uint8_t * read_buffer, size_t read_size, 
 146:../source/i2c.c **** 					size_t write_size, I2C_Address_t slave_address)
 147:../source/i2c.c **** {
 255              		.loc 1 147 1
 256              		.cfi_startproc
 257              		@ args = 12, pretend = 0, frame = 24
 258              		@ frame_needed = 1, uses_anonymous_args = 0
 259              		@ link register save eliminated.
 260 0000 80B4     		push	{r7}
 261              		.cfi_def_cfa_offset 4
 262              		.cfi_offset 7, -4
 263 0002 87B0     		sub	sp, sp, #28
 264              		.cfi_def_cfa_offset 32
 265 0004 00AF     		add	r7, sp, #0
 266              		.cfi_def_cfa_register 7
 267 0006 BA60     		str	r2, [r7, #8]
 268 0008 7B60     		str	r3, [r7, #4]
 269 000a 0346     		mov	r3, r0
 270 000c FB73     		strb	r3, [r7, #15]
 271 000e 0B46     		mov	r3, r1
 272 0010 BB73     		strb	r3, [r7, #14]
 148:../source/i2c.c **** 	// Set parameters for RAM I2C_Object
 149:../source/i2c.c **** 
 150:../source/i2c.c **** 	I2C_OBJ_MODE=mode;
 273              		.loc 1 150 2
 274 0012 FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 275              		.loc 1 150 14
 276 0014 5849     		ldr	r1, .L14
 277 0016 1346     		mov	r3, r2
 278 0018 DB00     		lsls	r3, r3, #3
 279 001a 9B1A     		subs	r3, r3, r2
 280 001c 9B00     		lsls	r3, r3, #2
 281 001e 0B44     		add	r3, r3, r1
 282 0020 0133     		adds	r3, r3, #1
 283 0022 BA7B     		ldrb	r2, [r7, #14]
 284 0024 1A70     		strb	r2, [r3]
 151:../source/i2c.c **** 	I2C_OBJ_SLAVE_ADDR=slave_address;
 285              		.loc 1 151 2
 286 0026 FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 287              		.loc 1 151 20
 288 0028 5349     		ldr	r1, .L14
 289 002a 1346     		mov	r3, r2
 290 002c DB00     		lsls	r3, r3, #3
 291 002e 9B1A     		subs	r3, r3, r2
 292 0030 9B00     		lsls	r3, r3, #2
 293 0032 0B44     		add	r3, r3, r1
 294 0034 1433     		adds	r3, r3, #20
 295 0036 BA6A     		ldr	r2, [r7, #40]
 296 0038 1A60     		str	r2, [r3]
 152:../source/i2c.c **** 	I2C_OBJ_STATUS=I2C_Idle;
 297              		.loc 1 152 2
 298 003a FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 299              		.loc 1 152 16
 300 003c 4E49     		ldr	r1, .L14
 301 003e 1346     		mov	r3, r2
 302 0040 DB00     		lsls	r3, r3, #3
 303 0042 9B1A     		subs	r3, r3, r2
 304 0044 9B00     		lsls	r3, r3, #2
 305 0046 0B44     		add	r3, r3, r1
 306 0048 0022     		movs	r2, #0
 307 004a 1A70     		strb	r2, [r3]
 153:../source/i2c.c **** 	I2C_OBJ_R_BUFFER=read_buffer;
 308              		.loc 1 153 2
 309 004c FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 310              		.loc 1 153 18
 311 004e 4A49     		ldr	r1, .L14
 312 0050 1346     		mov	r3, r2
 313 0052 DB00     		lsls	r3, r3, #3
 314 0054 9B1A     		subs	r3, r3, r2
 315 0056 9B00     		lsls	r3, r3, #2
 316 0058 0B44     		add	r3, r3, r1
 317 005a 0433     		adds	r3, r3, #4
 318 005c BA68     		ldr	r2, [r7, #8]
 319 005e 1A60     		str	r2, [r3]
 154:../source/i2c.c **** 	I2C_OBJ_R_SIZE=read_size;
 320              		.loc 1 154 2
 321 0060 FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 322              		.loc 1 154 16
 323 0062 4549     		ldr	r1, .L14
 324 0064 1346     		mov	r3, r2
 325 0066 DB00     		lsls	r3, r3, #3
 326 0068 9B1A     		subs	r3, r3, r2
 327 006a 9B00     		lsls	r3, r3, #2
 328 006c 0B44     		add	r3, r3, r1
 329 006e 0833     		adds	r3, r3, #8
 330 0070 7A68     		ldr	r2, [r7, #4]
 331 0072 1A60     		str	r2, [r3]
 155:../source/i2c.c **** 	I2C_OBJ_W_BUFFER=write_buffer;
 332              		.loc 1 155 2
 333 0074 FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 334              		.loc 1 155 18
 335 0076 4049     		ldr	r1, .L14
 336 0078 1346     		mov	r3, r2
 337 007a DB00     		lsls	r3, r3, #3
 338 007c 9B1A     		subs	r3, r3, r2
 339 007e 9B00     		lsls	r3, r3, #2
 340 0080 0B44     		add	r3, r3, r1
 341 0082 0C33     		adds	r3, r3, #12
 342 0084 3A6A     		ldr	r2, [r7, #32]
 343 0086 1A60     		str	r2, [r3]
 156:../source/i2c.c **** 	I2C_OBJ_W_SIZE=write_size;
 344              		.loc 1 156 2
 345 0088 FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 346              		.loc 1 156 16
 347 008a 3B49     		ldr	r1, .L14
 348 008c 1346     		mov	r3, r2
 349 008e DB00     		lsls	r3, r3, #3
 350 0090 9B1A     		subs	r3, r3, r2
 351 0092 9B00     		lsls	r3, r3, #2
 352 0094 0B44     		add	r3, r3, r1
 353 0096 1033     		adds	r3, r3, #16
 354 0098 7A6A     		ldr	r2, [r7, #36]
 355 009a 1A60     		str	r2, [r3]
 157:../source/i2c.c **** 
 158:../source/i2c.c **** 	// Si se requieren leer o escribir 0 bytes, Fail.
 159:../source/i2c.c **** 	if ( (mode==I2C_Write && !write_size) || (mode==I2C_Read && !read_size) )
 356              		.loc 1 159 5
 357 009c BB7B     		ldrb	r3, [r7, #14]	@ zero_extendqisi2
 358 009e 002B     		cmp	r3, #0
 359 00a0 02D1     		bne	.L9
 360              		.loc 1 159 24 discriminator 1
 361 00a2 7B6A     		ldr	r3, [r7, #36]
 362 00a4 002B     		cmp	r3, #0
 363 00a6 05D0     		beq	.L10
 364              	.L9:
 365              		.loc 1 159 40 discriminator 3
 366 00a8 BB7B     		ldrb	r3, [r7, #14]	@ zero_extendqisi2
 367 00aa 012B     		cmp	r3, #1
 368 00ac 0CD1     		bne	.L11
 369              		.loc 1 159 59 discriminator 4
 370 00ae 7B68     		ldr	r3, [r7, #4]
 371 00b0 002B     		cmp	r3, #0
 372 00b2 09D1     		bne	.L11
 373              	.L10:
 160:../source/i2c.c **** 	{
 161:../source/i2c.c **** 		I2C_OBJ_STATUS=I2C_Fail;
 374              		.loc 1 161 3
 375 00b4 FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 376              		.loc 1 161 17
 377 00b6 3049     		ldr	r1, .L14
 378 00b8 1346     		mov	r3, r2
 379 00ba DB00     		lsls	r3, r3, #3
 380 00bc 9B1A     		subs	r3, r3, r2
 381 00be 9B00     		lsls	r3, r3, #2
 382 00c0 0B44     		add	r3, r3, r1
 383 00c2 0522     		movs	r2, #5
 384 00c4 1A70     		strb	r2, [r3]
 162:../source/i2c.c **** 		return;
 385              		.loc 1 162 3
 386 00c6 52E0     		b	.L8
 387              	.L11:
 163:../source/i2c.c **** 	}
 164:../source/i2c.c **** 
 165:../source/i2c.c **** 	// I2C_Type Instance of selected I2C
 166:../source/i2c.c **** 	I2C_Type * I2C = I2C_array[module];
 388              		.loc 1 166 28
 389 00c8 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 390              		.loc 1 166 13
 391 00ca 2C4A     		ldr	r2, .L14+4
 392 00cc 52F82330 		ldr	r3, [r2, r3, lsl #2]
 393 00d0 7B61     		str	r3, [r7, #20]
 167:../source/i2c.c **** 
 168:../source/i2c.c **** 	// Initialize communication
 169:../source/i2c.c **** 	if (I2C_CHECK_BUS)		//
 394              		.loc 1 169 6
 395 00d2 7B69     		ldr	r3, [r7, #20]
 396 00d4 DB78     		ldrb	r3, [r3, #3]
 397 00d6 DBB2     		uxtb	r3, r3
 398 00d8 03F02003 		and	r3, r3, #32
 399              		.loc 1 169 5
 400 00dc 002B     		cmp	r3, #0
 401 00de 3CD0     		beq	.L13
 170:../source/i2c.c **** 	{
 171:../source/i2c.c **** 		I2C_SET_TX_MODE;	// Set to transmit mode
 402              		.loc 1 171 3
 403 00e0 7B69     		ldr	r3, [r7, #20]
 404 00e2 9B78     		ldrb	r3, [r3, #2]
 405 00e4 DBB2     		uxtb	r3, r3
 406 00e6 43F01003 		orr	r3, r3, #16
 407 00ea DAB2     		uxtb	r2, r3
 408 00ec 7B69     		ldr	r3, [r7, #20]
 409 00ee 9A70     		strb	r2, [r3, #2]
 172:../source/i2c.c **** 		I2C_START_SIGNAL;	// Start Signal (Setting Master Mode)
 410              		.loc 1 172 3
 411 00f0 7B69     		ldr	r3, [r7, #20]
 412 00f2 9B78     		ldrb	r3, [r3, #2]
 413 00f4 DBB2     		uxtb	r3, r3
 414 00f6 43F02003 		orr	r3, r3, #32
 415 00fa DAB2     		uxtb	r2, r3
 416 00fc 7B69     		ldr	r3, [r7, #20]
 417 00fe 9A70     		strb	r2, [r3, #2]
 173:../source/i2c.c **** 		I2C_WRITE_DATA(I2C_ADRESS_RW_BYTE);
 418              		.loc 1 173 3
 419 0100 FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 420 0102 1D49     		ldr	r1, .L14
 421 0104 1346     		mov	r3, r2
 422 0106 DB00     		lsls	r3, r3, #3
 423 0108 9B1A     		subs	r3, r3, r2
 424 010a 9B00     		lsls	r3, r3, #2
 425 010c 0B44     		add	r3, r3, r1
 426 010e 1433     		adds	r3, r3, #20
 427 0110 1B68     		ldr	r3, [r3]
 428 0112 DBB2     		uxtb	r3, r3
 429 0114 5B00     		lsls	r3, r3, #1
 430 0116 D9B2     		uxtb	r1, r3
 431 0118 FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 432 011a 1748     		ldr	r0, .L14
 433 011c 1346     		mov	r3, r2
 434 011e DB00     		lsls	r3, r3, #3
 435 0120 9B1A     		subs	r3, r3, r2
 436 0122 9B00     		lsls	r3, r3, #2
 437 0124 0344     		add	r3, r3, r0
 438 0126 0133     		adds	r3, r3, #1
 439 0128 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 440 012a 0B40     		ands	r3, r3, r1
 441 012c DAB2     		uxtb	r2, r3
 442 012e 7B69     		ldr	r3, [r7, #20]
 443 0130 1A71     		strb	r2, [r3, #4]
 174:../source/i2c.c **** 		I2C_OBJ_STATUS=I2C_Address_RW;	//	Se pasa al estado I2C_Address_RW, esperando su acknowledge (en 
 444              		.loc 1 174 3
 445 0132 FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 446              		.loc 1 174 17
 447 0134 1049     		ldr	r1, .L14
 448 0136 1346     		mov	r3, r2
 449 0138 DB00     		lsls	r3, r3, #3
 450 013a 9B1A     		subs	r3, r3, r2
 451 013c 9B00     		lsls	r3, r3, #2
 452 013e 0B44     		add	r3, r3, r1
 453 0140 0122     		movs	r2, #1
 454 0142 1A70     		strb	r2, [r3]
 175:../source/i2c.c **** 		I2C_OBJ_RW_INDEX=0;
 455              		.loc 1 175 3
 456 0144 FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 457              		.loc 1 175 19
 458 0146 0C49     		ldr	r1, .L14
 459 0148 1346     		mov	r3, r2
 460 014a DB00     		lsls	r3, r3, #3
 461 014c 9B1A     		subs	r3, r3, r2
 462 014e 9B00     		lsls	r3, r3, #2
 463 0150 0B44     		add	r3, r3, r1
 464 0152 1833     		adds	r3, r3, #24
 465 0154 0022     		movs	r2, #0
 466 0156 1A60     		str	r2, [r3]
 467 0158 09E0     		b	.L8
 468              	.L13:
 176:../source/i2c.c **** 	}
 177:../source/i2c.c **** 	else
 178:../source/i2c.c **** 	{
 179:../source/i2c.c **** 		I2C_OBJ_STATUS=I2C_Fail;
 469              		.loc 1 179 3
 470 015a FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 471              		.loc 1 179 17
 472 015c 0649     		ldr	r1, .L14
 473 015e 1346     		mov	r3, r2
 474 0160 DB00     		lsls	r3, r3, #3
 475 0162 9B1A     		subs	r3, r3, r2
 476 0164 9B00     		lsls	r3, r3, #2
 477 0166 0B44     		add	r3, r3, r1
 478 0168 0522     		movs	r2, #5
 479 016a 1A70     		strb	r2, [r3]
 180:../source/i2c.c **** 		return;
 480              		.loc 1 180 3
 481 016c 00BF     		nop
 482              	.L8:
 181:../source/i2c.c **** 	}
 182:../source/i2c.c **** 
 183:../source/i2c.c **** }
 483              		.loc 1 183 1
 484 016e 1C37     		adds	r7, r7, #28
 485              		.cfi_def_cfa_offset 4
 486 0170 BD46     		mov	sp, r7
 487              		.cfi_def_cfa_register 13
 488              		@ sp needed
 489 0172 5DF8047B 		ldr	r7, [sp], #4
 490              		.cfi_restore 7
 491              		.cfi_def_cfa_offset 0
 492 0176 7047     		bx	lr
 493              	.L15:
 494              		.align	2
 495              	.L14:
 496 0178 00000000 		.word	I2C_Objects
 497 017c 00000000 		.word	I2C_array
 498              		.cfi_endproc
 499              	.LFE125:
 501              		.section	.text.I2C_IRQHandler,"ax",%progbits
 502              		.align	1
 503              		.global	I2C_IRQHandler
 504              		.syntax unified
 505              		.thumb
 506              		.thumb_func
 508              	I2C_IRQHandler:
 509              	.LFB126:
 184:../source/i2c.c **** 
 185:../source/i2c.c **** void I2C_IRQHandler(I2C_Module_t module)
 186:../source/i2c.c **** {
 510              		.loc 1 186 1
 511              		.cfi_startproc
 512              		@ args = 0, pretend = 0, frame = 16
 513              		@ frame_needed = 1, uses_anonymous_args = 0
 514              		@ link register save eliminated.
 515 0000 80B4     		push	{r7}
 516              		.cfi_def_cfa_offset 4
 517              		.cfi_offset 7, -4
 518 0002 85B0     		sub	sp, sp, #20
 519              		.cfi_def_cfa_offset 24
 520 0004 00AF     		add	r7, sp, #0
 521              		.cfi_def_cfa_register 7
 522 0006 0346     		mov	r3, r0
 523 0008 FB71     		strb	r3, [r7, #7]
 187:../source/i2c.c **** 
 188:../source/i2c.c **** 	I2C_Type * I2C = I2C_array[module];
 524              		.loc 1 188 28
 525 000a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 526              		.loc 1 188 13
 527 000c A74A     		ldr	r2, .L43
 528 000e 52F82330 		ldr	r3, [r2, r3, lsl #2]
 529 0012 FB60     		str	r3, [r7, #12]
 189:../source/i2c.c **** 	I2C_CLEAR_IRQ_FLAG;
 530              		.loc 1 189 2
 531 0014 FB68     		ldr	r3, [r7, #12]
 532 0016 DB78     		ldrb	r3, [r3, #3]
 533 0018 DBB2     		uxtb	r3, r3
 534 001a 43F00203 		orr	r3, r3, #2
 535 001e DAB2     		uxtb	r2, r3
 536 0020 FB68     		ldr	r3, [r7, #12]
 537 0022 DA70     		strb	r2, [r3, #3]
 190:../source/i2c.c **** 	switch(I2C_OBJ_MODE)
 538              		.loc 1 190 9
 539 0024 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 540 0026 A249     		ldr	r1, .L43+4
 541 0028 1346     		mov	r3, r2
 542 002a DB00     		lsls	r3, r3, #3
 543 002c 9B1A     		subs	r3, r3, r2
 544 002e 9B00     		lsls	r3, r3, #2
 545 0030 0B44     		add	r3, r3, r1
 546 0032 0133     		adds	r3, r3, #1
 547 0034 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 548              		.loc 1 190 2
 549 0036 002B     		cmp	r3, #0
 550 0038 03D0     		beq	.L17
 551 003a 012B     		cmp	r3, #1
 552 003c 00F0FD80 		beq	.L18
 191:../source/i2c.c **** 	{
 192:../source/i2c.c **** 		case I2C_Write:
 193:../source/i2c.c **** 		// Etapa de escritura. Ya fueron escritos el Start Signal, y el Address + W en I2C_InitObject()
 194:../source/i2c.c **** 			switch(I2C_OBJ_STATUS)
 195:../source/i2c.c **** 			{
 196:../source/i2c.c **** 
 197:../source/i2c.c **** 				case I2C_Address_RW:
 198:../source/i2c.c **** 					if(I2C_GET_RX_ACK)	// Recibi un acknowledge del Address + W
 199:../source/i2c.c **** 					{
 200:../source/i2c.c **** 						I2C_OBJ_STATUS=I2C_Write_Byte;	// Paso a escribir el primer byte
 201:../source/i2c.c **** 						I2C_WRITE_DATA(I2C_OBJ_W_BUFFER[I2C_OBJ_RW_INDEX]);
 202:../source/i2c.c **** 						I2C_OBJ_RW_INDEX++;
 203:../source/i2c.c **** 
 204:../source/i2c.c **** 					}
 205:../source/i2c.c **** 					else
 206:../source/i2c.c **** 						I2C_OBJ_STATUS=I2C_Fail;
 207:../source/i2c.c **** 					break;
 208:../source/i2c.c **** 
 209:../source/i2c.c **** 				case I2C_Write_Byte:
 210:../source/i2c.c **** 				{
 211:../source/i2c.c **** 					if (I2C_GET_RX_ACK)	// Recibi bien el byte escrito (incluido el primer byte enviado en la et
 212:../source/i2c.c **** 					{
 213:../source/i2c.c **** 						if(I2C_OBJ_RW_INDEX==I2C_OBJ_W_SIZE) // Si ya no quedan bytes por escribir
 214:../source/i2c.c **** 						// Ver si ahora quiero leer el slave, sino termino la comunicacin
 215:../source/i2c.c **** 						{
 216:../source/i2c.c **** 							if (I2C_OBJ_R_SIZE)
 217:../source/i2c.c **** 							// Si hay algo para leer, inicializo el frame de lectura enviando un repeat start y el addre
 218:../source/i2c.c **** 							{
 219:../source/i2c.c **** 								I2C_OBJ_STATUS=I2C_Address_RW;
 220:../source/i2c.c **** 								I2C_OBJ_RW_INDEX=0;
 221:../source/i2c.c **** 								I2C_OBJ_MODE=I2C_Read;
 222:../source/i2c.c **** 								I2C_REPEAT_START_SIGNAL;
 223:../source/i2c.c **** 								I2C_WRITE_DATA(I2C_ADRESS_RW_BYTE);
 224:../source/i2c.c **** 
 225:../source/i2c.c **** 							}
 226:../source/i2c.c **** 							else	// Si no hay nada, se termin la comunicacin y libero el bus.
 227:../source/i2c.c **** 							{
 228:../source/i2c.c **** 								I2C_OBJ_STATUS=I2C_Idle;
 229:../source/i2c.c **** 								I2C_STOP_SIGNAL;
 230:../source/i2c.c **** 							}
 231:../source/i2c.c **** 						}
 232:../source/i2c.c **** 
 233:../source/i2c.c **** 						else	// Si quedan algunos bytes por escribir, los escribo
 234:../source/i2c.c **** 						{
 235:../source/i2c.c **** 							I2C_WRITE_DATA(I2C_OBJ_W_BUFFER[I2C_OBJ_RW_INDEX]);
 236:../source/i2c.c **** 							I2C_OBJ_RW_INDEX++;
 237:../source/i2c.c **** 						}
 238:../source/i2c.c **** 					}
 239:../source/i2c.c **** 					else	// No recibi el acknowledge
 240:../source/i2c.c **** 						I2C_OBJ_STATUS=I2C_Fail;
 241:../source/i2c.c **** 				}
 242:../source/i2c.c **** 				break;	// I2C_Write_Byte
 243:../source/i2c.c **** 
 244:../source/i2c.c **** 			}
 245:../source/i2c.c **** 			break;	// I2C_Write
 246:../source/i2c.c **** 
 247:../source/i2c.c **** 		case I2C_Read:
 248:../source/i2c.c **** 		// Etapa de lectura. Ya fueron escritos el Start Signal, y el Address + R en I2C_InitObject(), o 
 249:../source/i2c.c **** 			switch (I2C_OBJ_STATUS)
 250:../source/i2c.c **** 			{
 251:../source/i2c.c **** 			case I2C_Address_RW:
 252:../source/i2c.c **** 				if (I2C_GET_RX_ACK)		// Si el address fue Acknowledged, hago la dummy read y seteo modo Receive
 253:../source/i2c.c **** 				{
 254:../source/i2c.c **** 					I2C_OBJ_STATUS=I2C_Read_Dummy;
 255:../source/i2c.c **** 					I2C_SET_RX_MODE;
 256:../source/i2c.c **** 					uint8_t dummy_read = I2C_READ_DATA;
 257:../source/i2c.c **** 				}
 258:../source/i2c.c **** 				else
 259:../source/i2c.c **** 					I2C_OBJ_STATUS=I2C_Fail;
 260:../source/i2c.c **** 				break;
 261:../source/i2c.c **** 			case I2C_Read_Dummy:	// Ya realiz el dummy read
 262:../source/i2c.c **** 				if(I2C_OBJ_RW_INDEX == I2C_OBJ_R_SIZE-1) // Si tengo que leer un nico dato
 263:../source/i2c.c **** 				{
 264:../source/i2c.c **** 					I2C_SET_NACK;
 265:../source/i2c.c **** 					I2C_STOP_SIGNAL;
 266:../source/i2c.c **** 					I2C_OBJ_STATUS=I2C_Idle;
 267:../source/i2c.c **** 				}
 268:../source/i2c.c **** 				else
 269:../source/i2c.c **** 				{
 270:../source/i2c.c **** 					I2C_OBJ_STATUS=I2C_Read_Byte;
 271:../source/i2c.c **** 				}
 272:../source/i2c.c **** 				I2C_OBJ_R_BUFFER[I2C_OBJ_RW_INDEX] = I2C_READ_DATA;
 273:../source/i2c.c **** 				I2C_OBJ_RW_INDEX++;
 274:../source/i2c.c **** 				break;
 275:../source/i2c.c **** 			case I2C_Read_Byte:
 276:../source/i2c.c **** 				if(I2C_OBJ_RW_INDEX == I2C_OBJ_R_SIZE-1) // Si estoy leyendo el ltimo dato
 277:../source/i2c.c **** 				{
 278:../source/i2c.c **** 					I2C_SET_NACK;			// Desabilito el Transmit acknowledge para cortar la lectura
 279:../source/i2c.c **** 					I2C_STOP_SIGNAL;		// Emito la seal de stop
 280:../source/i2c.c **** 					I2C_CLEAR_NACK;			// Restablezco el Transmit acknowledge
 281:../source/i2c.c **** 					I2C_OBJ_R_BUFFER[I2C_OBJ_RW_INDEX] = I2C_READ_DATA;	//Leo el ltimo dato
 282:../source/i2c.c **** 					I2C_OBJ_STATUS=I2C_Idle;
 283:../source/i2c.c **** 				}
 284:../source/i2c.c **** 				else	// Si no es el ltimo, sigo leyendo
 285:../source/i2c.c **** 				{
 286:../source/i2c.c **** 					I2C_OBJ_R_BUFFER[I2C_OBJ_RW_INDEX] = I2C_READ_DATA;
 287:../source/i2c.c **** 					I2C_OBJ_RW_INDEX++;
 288:../source/i2c.c **** 				}
 289:../source/i2c.c **** 				break;
 290:../source/i2c.c **** 			}
 291:../source/i2c.c **** 			break; // I2C_Read
 292:../source/i2c.c **** 		}
 293:../source/i2c.c **** }
 553              		.loc 1 293 1
 554 0040 13E2     		b	.L42
 555              	.L17:
 194:../source/i2c.c **** 			{
 556              		.loc 1 194 11
 557 0042 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 558 0044 9A49     		ldr	r1, .L43+4
 559 0046 1346     		mov	r3, r2
 560 0048 DB00     		lsls	r3, r3, #3
 561 004a 9B1A     		subs	r3, r3, r2
 562 004c 9B00     		lsls	r3, r3, #2
 563 004e 0B44     		add	r3, r3, r1
 564 0050 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 565 0052 012B     		cmp	r3, #1
 566 0054 02D0     		beq	.L20
 567 0056 042B     		cmp	r3, #4
 568 0058 43D0     		beq	.L21
 245:../source/i2c.c **** 
 569              		.loc 1 245 4
 570 005a 06E2     		b	.L19
 571              	.L20:
 198:../source/i2c.c **** 					{
 572              		.loc 1 198 9
 573 005c FB68     		ldr	r3, [r7, #12]
 574 005e DB78     		ldrb	r3, [r3, #3]
 575 0060 DBB2     		uxtb	r3, r3
 576 0062 03F00103 		and	r3, r3, #1
 198:../source/i2c.c **** 					{
 577              		.loc 1 198 8
 578 0066 002B     		cmp	r3, #0
 579 0068 31D1     		bne	.L23
 200:../source/i2c.c **** 						I2C_WRITE_DATA(I2C_OBJ_W_BUFFER[I2C_OBJ_RW_INDEX]);
 580              		.loc 1 200 7
 581 006a FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 200:../source/i2c.c **** 						I2C_WRITE_DATA(I2C_OBJ_W_BUFFER[I2C_OBJ_RW_INDEX]);
 582              		.loc 1 200 21
 583 006c 9049     		ldr	r1, .L43+4
 584 006e 1346     		mov	r3, r2
 585 0070 DB00     		lsls	r3, r3, #3
 586 0072 9B1A     		subs	r3, r3, r2
 587 0074 9B00     		lsls	r3, r3, #2
 588 0076 0B44     		add	r3, r3, r1
 589 0078 0422     		movs	r2, #4
 590 007a 1A70     		strb	r2, [r3]
 201:../source/i2c.c **** 						I2C_OBJ_RW_INDEX++;
 591              		.loc 1 201 7
 592 007c FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 593 007e 8C49     		ldr	r1, .L43+4
 594 0080 1346     		mov	r3, r2
 595 0082 DB00     		lsls	r3, r3, #3
 596 0084 9B1A     		subs	r3, r3, r2
 597 0086 9B00     		lsls	r3, r3, #2
 598 0088 0B44     		add	r3, r3, r1
 599 008a 0C33     		adds	r3, r3, #12
 600 008c 1968     		ldr	r1, [r3]
 601 008e FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 602 0090 8748     		ldr	r0, .L43+4
 603 0092 1346     		mov	r3, r2
 604 0094 DB00     		lsls	r3, r3, #3
 605 0096 9B1A     		subs	r3, r3, r2
 606 0098 9B00     		lsls	r3, r3, #2
 607 009a 0344     		add	r3, r3, r0
 608 009c 1833     		adds	r3, r3, #24
 609 009e 1B68     		ldr	r3, [r3]
 610 00a0 0B44     		add	r3, r3, r1
 611 00a2 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 612 00a4 FB68     		ldr	r3, [r7, #12]
 613 00a6 1A71     		strb	r2, [r3, #4]
 202:../source/i2c.c **** 
 614              		.loc 1 202 7
 615 00a8 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 616 00aa 8149     		ldr	r1, .L43+4
 617 00ac 1346     		mov	r3, r2
 618 00ae DB00     		lsls	r3, r3, #3
 619 00b0 9B1A     		subs	r3, r3, r2
 620 00b2 9B00     		lsls	r3, r3, #2
 621 00b4 0B44     		add	r3, r3, r1
 622 00b6 1833     		adds	r3, r3, #24
 623 00b8 1B68     		ldr	r3, [r3]
 202:../source/i2c.c **** 
 624              		.loc 1 202 23
 625 00ba 591C     		adds	r1, r3, #1
 626 00bc 7C48     		ldr	r0, .L43+4
 627 00be 1346     		mov	r3, r2
 628 00c0 DB00     		lsls	r3, r3, #3
 629 00c2 9B1A     		subs	r3, r3, r2
 630 00c4 9B00     		lsls	r3, r3, #2
 631 00c6 0344     		add	r3, r3, r0
 632 00c8 1833     		adds	r3, r3, #24
 633 00ca 1960     		str	r1, [r3]
 207:../source/i2c.c **** 
 634              		.loc 1 207 6
 635 00cc B4E0     		b	.L22
 636              	.L23:
 206:../source/i2c.c **** 					break;
 637              		.loc 1 206 7
 638 00ce FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 206:../source/i2c.c **** 					break;
 639              		.loc 1 206 21
 640 00d0 7749     		ldr	r1, .L43+4
 641 00d2 1346     		mov	r3, r2
 642 00d4 DB00     		lsls	r3, r3, #3
 643 00d6 9B1A     		subs	r3, r3, r2
 644 00d8 9B00     		lsls	r3, r3, #2
 645 00da 0B44     		add	r3, r3, r1
 646 00dc 0522     		movs	r2, #5
 647 00de 1A70     		strb	r2, [r3]
 207:../source/i2c.c **** 
 648              		.loc 1 207 6
 649 00e0 AAE0     		b	.L22
 650              	.L21:
 211:../source/i2c.c **** 					{
 651              		.loc 1 211 10
 652 00e2 FB68     		ldr	r3, [r7, #12]
 653 00e4 DB78     		ldrb	r3, [r3, #3]
 654 00e6 DBB2     		uxtb	r3, r3
 655 00e8 03F00103 		and	r3, r3, #1
 211:../source/i2c.c **** 					{
 656              		.loc 1 211 9
 657 00ec 002B     		cmp	r3, #0
 658 00ee 40F09980 		bne	.L25
 213:../source/i2c.c **** 						// Ver si ahora quiero leer el slave, sino termino la comunicacin
 659              		.loc 1 213 10
 660 00f2 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 661 00f4 6E49     		ldr	r1, .L43+4
 662 00f6 1346     		mov	r3, r2
 663 00f8 DB00     		lsls	r3, r3, #3
 664 00fa 9B1A     		subs	r3, r3, r2
 665 00fc 9B00     		lsls	r3, r3, #2
 666 00fe 0B44     		add	r3, r3, r1
 667 0100 1833     		adds	r3, r3, #24
 668 0102 1968     		ldr	r1, [r3]
 213:../source/i2c.c **** 						// Ver si ahora quiero leer el slave, sino termino la comunicacin
 669              		.loc 1 213 28
 670 0104 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 671 0106 6A48     		ldr	r0, .L43+4
 672 0108 1346     		mov	r3, r2
 673 010a DB00     		lsls	r3, r3, #3
 674 010c 9B1A     		subs	r3, r3, r2
 675 010e 9B00     		lsls	r3, r3, #2
 676 0110 0344     		add	r3, r3, r0
 677 0112 1033     		adds	r3, r3, #16
 678 0114 1B68     		ldr	r3, [r3]
 213:../source/i2c.c **** 						// Ver si ahora quiero leer el slave, sino termino la comunicacin
 679              		.loc 1 213 9
 680 0116 9942     		cmp	r1, r3
 681 0118 5BD1     		bne	.L26
 216:../source/i2c.c **** 							// Si hay algo para leer, inicializo el frame de lectura enviando un repeat start y el addre
 682              		.loc 1 216 12
 683 011a FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 684 011c 6449     		ldr	r1, .L43+4
 685 011e 1346     		mov	r3, r2
 686 0120 DB00     		lsls	r3, r3, #3
 687 0122 9B1A     		subs	r3, r3, r2
 688 0124 9B00     		lsls	r3, r3, #2
 689 0126 0B44     		add	r3, r3, r1
 690 0128 0833     		adds	r3, r3, #8
 691 012a 1B68     		ldr	r3, [r3]
 216:../source/i2c.c **** 							// Si hay algo para leer, inicializo el frame de lectura enviando un repeat start y el addre
 692              		.loc 1 216 11
 693 012c 002B     		cmp	r3, #0
 694 012e 3ED0     		beq	.L27
 219:../source/i2c.c **** 								I2C_OBJ_RW_INDEX=0;
 695              		.loc 1 219 9
 696 0130 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 219:../source/i2c.c **** 								I2C_OBJ_RW_INDEX=0;
 697              		.loc 1 219 23
 698 0132 5F49     		ldr	r1, .L43+4
 699 0134 1346     		mov	r3, r2
 700 0136 DB00     		lsls	r3, r3, #3
 701 0138 9B1A     		subs	r3, r3, r2
 702 013a 9B00     		lsls	r3, r3, #2
 703 013c 0B44     		add	r3, r3, r1
 704 013e 0122     		movs	r2, #1
 705 0140 1A70     		strb	r2, [r3]
 220:../source/i2c.c **** 								I2C_OBJ_MODE=I2C_Read;
 706              		.loc 1 220 9
 707 0142 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 220:../source/i2c.c **** 								I2C_OBJ_MODE=I2C_Read;
 708              		.loc 1 220 25
 709 0144 5A49     		ldr	r1, .L43+4
 710 0146 1346     		mov	r3, r2
 711 0148 DB00     		lsls	r3, r3, #3
 712 014a 9B1A     		subs	r3, r3, r2
 713 014c 9B00     		lsls	r3, r3, #2
 714 014e 0B44     		add	r3, r3, r1
 715 0150 1833     		adds	r3, r3, #24
 716 0152 0022     		movs	r2, #0
 717 0154 1A60     		str	r2, [r3]
 221:../source/i2c.c **** 								I2C_REPEAT_START_SIGNAL;
 718              		.loc 1 221 9
 719 0156 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 221:../source/i2c.c **** 								I2C_REPEAT_START_SIGNAL;
 720              		.loc 1 221 21
 721 0158 5549     		ldr	r1, .L43+4
 722 015a 1346     		mov	r3, r2
 723 015c DB00     		lsls	r3, r3, #3
 724 015e 9B1A     		subs	r3, r3, r2
 725 0160 9B00     		lsls	r3, r3, #2
 726 0162 0B44     		add	r3, r3, r1
 727 0164 0133     		adds	r3, r3, #1
 728 0166 0122     		movs	r2, #1
 729 0168 1A70     		strb	r2, [r3]
 222:../source/i2c.c **** 								I2C_WRITE_DATA(I2C_ADRESS_RW_BYTE);
 730              		.loc 1 222 9
 731 016a FB68     		ldr	r3, [r7, #12]
 732 016c 9B78     		ldrb	r3, [r3, #2]
 733 016e DBB2     		uxtb	r3, r3
 734 0170 43F00403 		orr	r3, r3, #4
 735 0174 DAB2     		uxtb	r2, r3
 736 0176 FB68     		ldr	r3, [r7, #12]
 737 0178 9A70     		strb	r2, [r3, #2]
 223:../source/i2c.c **** 
 738              		.loc 1 223 9
 739 017a FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 740 017c 4C49     		ldr	r1, .L43+4
 741 017e 1346     		mov	r3, r2
 742 0180 DB00     		lsls	r3, r3, #3
 743 0182 9B1A     		subs	r3, r3, r2
 744 0184 9B00     		lsls	r3, r3, #2
 745 0186 0B44     		add	r3, r3, r1
 746 0188 1433     		adds	r3, r3, #20
 747 018a 1B68     		ldr	r3, [r3]
 748 018c DBB2     		uxtb	r3, r3
 749 018e 5B00     		lsls	r3, r3, #1
 750 0190 D9B2     		uxtb	r1, r3
 751 0192 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 752 0194 4648     		ldr	r0, .L43+4
 753 0196 1346     		mov	r3, r2
 754 0198 DB00     		lsls	r3, r3, #3
 755 019a 9B1A     		subs	r3, r3, r2
 756 019c 9B00     		lsls	r3, r3, #2
 757 019e 0344     		add	r3, r3, r0
 758 01a0 0133     		adds	r3, r3, #1
 759 01a2 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 760 01a4 0B40     		ands	r3, r3, r1
 761 01a6 DAB2     		uxtb	r2, r3
 762 01a8 FB68     		ldr	r3, [r7, #12]
 763 01aa 1A71     		strb	r2, [r3, #4]
 242:../source/i2c.c **** 
 764              		.loc 1 242 5
 765 01ac 43E0     		b	.L39
 766              	.L27:
 228:../source/i2c.c **** 								I2C_STOP_SIGNAL;
 767              		.loc 1 228 9
 768 01ae FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 228:../source/i2c.c **** 								I2C_STOP_SIGNAL;
 769              		.loc 1 228 23
 770 01b0 3F49     		ldr	r1, .L43+4
 771 01b2 1346     		mov	r3, r2
 772 01b4 DB00     		lsls	r3, r3, #3
 773 01b6 9B1A     		subs	r3, r3, r2
 774 01b8 9B00     		lsls	r3, r3, #2
 775 01ba 0B44     		add	r3, r3, r1
 776 01bc 0022     		movs	r2, #0
 777 01be 1A70     		strb	r2, [r3]
 229:../source/i2c.c **** 							}
 778              		.loc 1 229 9
 779 01c0 FB68     		ldr	r3, [r7, #12]
 780 01c2 9B78     		ldrb	r3, [r3, #2]
 781 01c4 DBB2     		uxtb	r3, r3
 782 01c6 23F02003 		bic	r3, r3, #32
 783 01ca DAB2     		uxtb	r2, r3
 784 01cc FB68     		ldr	r3, [r7, #12]
 785 01ce 9A70     		strb	r2, [r3, #2]
 242:../source/i2c.c **** 
 786              		.loc 1 242 5
 787 01d0 31E0     		b	.L39
 788              	.L26:
 235:../source/i2c.c **** 							I2C_OBJ_RW_INDEX++;
 789              		.loc 1 235 8
 790 01d2 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 791 01d4 3649     		ldr	r1, .L43+4
 792 01d6 1346     		mov	r3, r2
 793 01d8 DB00     		lsls	r3, r3, #3
 794 01da 9B1A     		subs	r3, r3, r2
 795 01dc 9B00     		lsls	r3, r3, #2
 796 01de 0B44     		add	r3, r3, r1
 797 01e0 0C33     		adds	r3, r3, #12
 798 01e2 1968     		ldr	r1, [r3]
 799 01e4 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 800 01e6 3248     		ldr	r0, .L43+4
 801 01e8 1346     		mov	r3, r2
 802 01ea DB00     		lsls	r3, r3, #3
 803 01ec 9B1A     		subs	r3, r3, r2
 804 01ee 9B00     		lsls	r3, r3, #2
 805 01f0 0344     		add	r3, r3, r0
 806 01f2 1833     		adds	r3, r3, #24
 807 01f4 1B68     		ldr	r3, [r3]
 808 01f6 0B44     		add	r3, r3, r1
 809 01f8 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 810 01fa FB68     		ldr	r3, [r7, #12]
 811 01fc 1A71     		strb	r2, [r3, #4]
 236:../source/i2c.c **** 						}
 812              		.loc 1 236 8
 813 01fe FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 814 0200 2B49     		ldr	r1, .L43+4
 815 0202 1346     		mov	r3, r2
 816 0204 DB00     		lsls	r3, r3, #3
 817 0206 9B1A     		subs	r3, r3, r2
 818 0208 9B00     		lsls	r3, r3, #2
 819 020a 0B44     		add	r3, r3, r1
 820 020c 1833     		adds	r3, r3, #24
 821 020e 1B68     		ldr	r3, [r3]
 236:../source/i2c.c **** 						}
 822              		.loc 1 236 24
 823 0210 591C     		adds	r1, r3, #1
 824 0212 2748     		ldr	r0, .L43+4
 825 0214 1346     		mov	r3, r2
 826 0216 DB00     		lsls	r3, r3, #3
 827 0218 9B1A     		subs	r3, r3, r2
 828 021a 9B00     		lsls	r3, r3, #2
 829 021c 0344     		add	r3, r3, r0
 830 021e 1833     		adds	r3, r3, #24
 831 0220 1960     		str	r1, [r3]
 242:../source/i2c.c **** 
 832              		.loc 1 242 5
 833 0222 08E0     		b	.L39
 834              	.L25:
 240:../source/i2c.c **** 				}
 835              		.loc 1 240 7
 836 0224 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 240:../source/i2c.c **** 				}
 837              		.loc 1 240 21
 838 0226 2249     		ldr	r1, .L43+4
 839 0228 1346     		mov	r3, r2
 840 022a DB00     		lsls	r3, r3, #3
 841 022c 9B1A     		subs	r3, r3, r2
 842 022e 9B00     		lsls	r3, r3, #2
 843 0230 0B44     		add	r3, r3, r1
 844 0232 0522     		movs	r2, #5
 845 0234 1A70     		strb	r2, [r3]
 846              	.L39:
 242:../source/i2c.c **** 
 847              		.loc 1 242 5
 848 0236 00BF     		nop
 849              	.L22:
 245:../source/i2c.c **** 
 850              		.loc 1 245 4 discriminator 5
 851 0238 17E1     		b	.L19
 852              	.L18:
 249:../source/i2c.c **** 			{
 853              		.loc 1 249 12
 854 023a FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 855 023c 1C49     		ldr	r1, .L43+4
 856 023e 1346     		mov	r3, r2
 857 0240 DB00     		lsls	r3, r3, #3
 858 0242 9B1A     		subs	r3, r3, r2
 859 0244 9B00     		lsls	r3, r3, #2
 860 0246 0B44     		add	r3, r3, r1
 861 0248 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 862 024a 032B     		cmp	r3, #3
 863 024c 00F09480 		beq	.L29
 864 0250 032B     		cmp	r3, #3
 865 0252 00F30981 		bgt	.L40
 866 0256 012B     		cmp	r3, #1
 867 0258 02D0     		beq	.L31
 868 025a 022B     		cmp	r3, #2
 869 025c 2AD0     		beq	.L32
 291:../source/i2c.c **** 		}
 870              		.loc 1 291 4
 871 025e 03E1     		b	.L40
 872              	.L31:
 252:../source/i2c.c **** 				{
 873              		.loc 1 252 9
 874 0260 FB68     		ldr	r3, [r7, #12]
 875 0262 DB78     		ldrb	r3, [r3, #3]
 876 0264 DBB2     		uxtb	r3, r3
 877 0266 03F00103 		and	r3, r3, #1
 252:../source/i2c.c **** 				{
 878              		.loc 1 252 8
 879 026a 002B     		cmp	r3, #0
 880 026c 14D1     		bne	.L33
 881              	.LBB2:
 254:../source/i2c.c **** 					I2C_SET_RX_MODE;
 882              		.loc 1 254 6
 883 026e FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 254:../source/i2c.c **** 					I2C_SET_RX_MODE;
 884              		.loc 1 254 20
 885 0270 0F49     		ldr	r1, .L43+4
 886 0272 1346     		mov	r3, r2
 887 0274 DB00     		lsls	r3, r3, #3
 888 0276 9B1A     		subs	r3, r3, r2
 889 0278 9B00     		lsls	r3, r3, #2
 890 027a 0B44     		add	r3, r3, r1
 891 027c 0222     		movs	r2, #2
 892 027e 1A70     		strb	r2, [r3]
 255:../source/i2c.c **** 					uint8_t dummy_read = I2C_READ_DATA;
 893              		.loc 1 255 6
 894 0280 FB68     		ldr	r3, [r7, #12]
 895 0282 9B78     		ldrb	r3, [r3, #2]
 896 0284 DBB2     		uxtb	r3, r3
 897 0286 23F01003 		bic	r3, r3, #16
 898 028a DAB2     		uxtb	r2, r3
 899 028c FB68     		ldr	r3, [r7, #12]
 900 028e 9A70     		strb	r2, [r3, #2]
 256:../source/i2c.c **** 				}
 901              		.loc 1 256 14
 902 0290 FB68     		ldr	r3, [r7, #12]
 903 0292 1B79     		ldrb	r3, [r3, #4]
 904 0294 FB72     		strb	r3, [r7, #11]
 905              	.LBE2:
 260:../source/i2c.c **** 			case I2C_Read_Dummy:	// Ya realiz el dummy read
 906              		.loc 1 260 5
 907 0296 E7E0     		b	.L30
 908              	.L33:
 259:../source/i2c.c **** 				break;
 909              		.loc 1 259 6
 910 0298 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 259:../source/i2c.c **** 				break;
 911              		.loc 1 259 20
 912 029a 0549     		ldr	r1, .L43+4
 913 029c 1346     		mov	r3, r2
 914 029e DB00     		lsls	r3, r3, #3
 915 02a0 9B1A     		subs	r3, r3, r2
 916 02a2 9B00     		lsls	r3, r3, #2
 917 02a4 0B44     		add	r3, r3, r1
 918 02a6 0522     		movs	r2, #5
 919 02a8 1A70     		strb	r2, [r3]
 260:../source/i2c.c **** 			case I2C_Read_Dummy:	// Ya realiz el dummy read
 920              		.loc 1 260 5
 921 02aa DDE0     		b	.L30
 922              	.L44:
 923              		.align	2
 924              	.L43:
 925 02ac 00000000 		.word	I2C_array
 926 02b0 00000000 		.word	I2C_Objects
 927              	.L32:
 262:../source/i2c.c **** 				{
 928              		.loc 1 262 8
 929 02b4 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 930 02b6 7049     		ldr	r1, .L45
 931 02b8 1346     		mov	r3, r2
 932 02ba DB00     		lsls	r3, r3, #3
 933 02bc 9B1A     		subs	r3, r3, r2
 934 02be 9B00     		lsls	r3, r3, #2
 935 02c0 0B44     		add	r3, r3, r1
 936 02c2 1833     		adds	r3, r3, #24
 937 02c4 1968     		ldr	r1, [r3]
 262:../source/i2c.c **** 				{
 938              		.loc 1 262 28
 939 02c6 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 940 02c8 6B48     		ldr	r0, .L45
 941 02ca 1346     		mov	r3, r2
 942 02cc DB00     		lsls	r3, r3, #3
 943 02ce 9B1A     		subs	r3, r3, r2
 944 02d0 9B00     		lsls	r3, r3, #2
 945 02d2 0344     		add	r3, r3, r0
 946 02d4 0833     		adds	r3, r3, #8
 947 02d6 1B68     		ldr	r3, [r3]
 262:../source/i2c.c **** 				{
 948              		.loc 1 262 42
 949 02d8 013B     		subs	r3, r3, #1
 262:../source/i2c.c **** 				{
 950              		.loc 1 262 7
 951 02da 9942     		cmp	r1, r3
 952 02dc 19D1     		bne	.L35
 264:../source/i2c.c **** 					I2C_STOP_SIGNAL;
 953              		.loc 1 264 6
 954 02de FB68     		ldr	r3, [r7, #12]
 955 02e0 9B78     		ldrb	r3, [r3, #2]
 956 02e2 DBB2     		uxtb	r3, r3
 957 02e4 43F00803 		orr	r3, r3, #8
 958 02e8 DAB2     		uxtb	r2, r3
 959 02ea FB68     		ldr	r3, [r7, #12]
 960 02ec 9A70     		strb	r2, [r3, #2]
 265:../source/i2c.c **** 					I2C_OBJ_STATUS=I2C_Idle;
 961              		.loc 1 265 6
 962 02ee FB68     		ldr	r3, [r7, #12]
 963 02f0 9B78     		ldrb	r3, [r3, #2]
 964 02f2 DBB2     		uxtb	r3, r3
 965 02f4 23F02003 		bic	r3, r3, #32
 966 02f8 DAB2     		uxtb	r2, r3
 967 02fa FB68     		ldr	r3, [r7, #12]
 968 02fc 9A70     		strb	r2, [r3, #2]
 266:../source/i2c.c **** 				}
 969              		.loc 1 266 6
 970 02fe FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 266:../source/i2c.c **** 				}
 971              		.loc 1 266 20
 972 0300 5D49     		ldr	r1, .L45
 973 0302 1346     		mov	r3, r2
 974 0304 DB00     		lsls	r3, r3, #3
 975 0306 9B1A     		subs	r3, r3, r2
 976 0308 9B00     		lsls	r3, r3, #2
 977 030a 0B44     		add	r3, r3, r1
 978 030c 0022     		movs	r2, #0
 979 030e 1A70     		strb	r2, [r3]
 980 0310 08E0     		b	.L36
 981              	.L35:
 270:../source/i2c.c **** 				}
 982              		.loc 1 270 6
 983 0312 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 270:../source/i2c.c **** 				}
 984              		.loc 1 270 20
 985 0314 5849     		ldr	r1, .L45
 986 0316 1346     		mov	r3, r2
 987 0318 DB00     		lsls	r3, r3, #3
 988 031a 9B1A     		subs	r3, r3, r2
 989 031c 9B00     		lsls	r3, r3, #2
 990 031e 0B44     		add	r3, r3, r1
 991 0320 0322     		movs	r2, #3
 992 0322 1A70     		strb	r2, [r3]
 993              	.L36:
 272:../source/i2c.c **** 				I2C_OBJ_RW_INDEX++;
 994              		.loc 1 272 5
 995 0324 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 996 0326 5449     		ldr	r1, .L45
 997 0328 1346     		mov	r3, r2
 998 032a DB00     		lsls	r3, r3, #3
 999 032c 9B1A     		subs	r3, r3, r2
 1000 032e 9B00     		lsls	r3, r3, #2
 1001 0330 0B44     		add	r3, r3, r1
 1002 0332 0433     		adds	r3, r3, #4
 1003 0334 1968     		ldr	r1, [r3]
 272:../source/i2c.c **** 				I2C_OBJ_RW_INDEX++;
 1004              		.loc 1 272 22
 1005 0336 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 1006 0338 4F48     		ldr	r0, .L45
 1007 033a 1346     		mov	r3, r2
 1008 033c DB00     		lsls	r3, r3, #3
 1009 033e 9B1A     		subs	r3, r3, r2
 1010 0340 9B00     		lsls	r3, r3, #2
 1011 0342 0344     		add	r3, r3, r0
 1012 0344 1833     		adds	r3, r3, #24
 1013 0346 1B68     		ldr	r3, [r3]
 272:../source/i2c.c **** 				I2C_OBJ_RW_INDEX++;
 1014              		.loc 1 272 21
 1015 0348 0B44     		add	r3, r3, r1
 272:../source/i2c.c **** 				I2C_OBJ_RW_INDEX++;
 1016              		.loc 1 272 42
 1017 034a FA68     		ldr	r2, [r7, #12]
 1018 034c 1279     		ldrb	r2, [r2, #4]
 1019 034e D2B2     		uxtb	r2, r2
 272:../source/i2c.c **** 				I2C_OBJ_RW_INDEX++;
 1020              		.loc 1 272 40
 1021 0350 1A70     		strb	r2, [r3]
 273:../source/i2c.c **** 				break;
 1022              		.loc 1 273 5
 1023 0352 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 1024 0354 4849     		ldr	r1, .L45
 1025 0356 1346     		mov	r3, r2
 1026 0358 DB00     		lsls	r3, r3, #3
 1027 035a 9B1A     		subs	r3, r3, r2
 1028 035c 9B00     		lsls	r3, r3, #2
 1029 035e 0B44     		add	r3, r3, r1
 1030 0360 1833     		adds	r3, r3, #24
 1031 0362 1B68     		ldr	r3, [r3]
 273:../source/i2c.c **** 				break;
 1032              		.loc 1 273 21
 1033 0364 591C     		adds	r1, r3, #1
 1034 0366 4448     		ldr	r0, .L45
 1035 0368 1346     		mov	r3, r2
 1036 036a DB00     		lsls	r3, r3, #3
 1037 036c 9B1A     		subs	r3, r3, r2
 1038 036e 9B00     		lsls	r3, r3, #2
 1039 0370 0344     		add	r3, r3, r0
 1040 0372 1833     		adds	r3, r3, #24
 1041 0374 1960     		str	r1, [r3]
 274:../source/i2c.c **** 			case I2C_Read_Byte:
 1042              		.loc 1 274 5
 1043 0376 77E0     		b	.L30
 1044              	.L29:
 276:../source/i2c.c **** 				{
 1045              		.loc 1 276 8
 1046 0378 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 1047 037a 3F49     		ldr	r1, .L45
 1048 037c 1346     		mov	r3, r2
 1049 037e DB00     		lsls	r3, r3, #3
 1050 0380 9B1A     		subs	r3, r3, r2
 1051 0382 9B00     		lsls	r3, r3, #2
 1052 0384 0B44     		add	r3, r3, r1
 1053 0386 1833     		adds	r3, r3, #24
 1054 0388 1968     		ldr	r1, [r3]
 276:../source/i2c.c **** 				{
 1055              		.loc 1 276 28
 1056 038a FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 1057 038c 3A48     		ldr	r0, .L45
 1058 038e 1346     		mov	r3, r2
 1059 0390 DB00     		lsls	r3, r3, #3
 1060 0392 9B1A     		subs	r3, r3, r2
 1061 0394 9B00     		lsls	r3, r3, #2
 1062 0396 0344     		add	r3, r3, r0
 1063 0398 0833     		adds	r3, r3, #8
 1064 039a 1B68     		ldr	r3, [r3]
 276:../source/i2c.c **** 				{
 1065              		.loc 1 276 42
 1066 039c 013B     		subs	r3, r3, #1
 276:../source/i2c.c **** 				{
 1067              		.loc 1 276 7
 1068 039e 9942     		cmp	r1, r3
 1069 03a0 38D1     		bne	.L37
 278:../source/i2c.c **** 					I2C_STOP_SIGNAL;		// Emito la seal de stop
 1070              		.loc 1 278 6
 1071 03a2 FB68     		ldr	r3, [r7, #12]
 1072 03a4 9B78     		ldrb	r3, [r3, #2]
 1073 03a6 DBB2     		uxtb	r3, r3
 1074 03a8 43F00803 		orr	r3, r3, #8
 1075 03ac DAB2     		uxtb	r2, r3
 1076 03ae FB68     		ldr	r3, [r7, #12]
 1077 03b0 9A70     		strb	r2, [r3, #2]
 279:../source/i2c.c **** 					I2C_CLEAR_NACK;			// Restablezco el Transmit acknowledge
 1078              		.loc 1 279 6
 1079 03b2 FB68     		ldr	r3, [r7, #12]
 1080 03b4 9B78     		ldrb	r3, [r3, #2]
 1081 03b6 DBB2     		uxtb	r3, r3
 1082 03b8 23F02003 		bic	r3, r3, #32
 1083 03bc DAB2     		uxtb	r2, r3
 1084 03be FB68     		ldr	r3, [r7, #12]
 1085 03c0 9A70     		strb	r2, [r3, #2]
 280:../source/i2c.c **** 					I2C_OBJ_R_BUFFER[I2C_OBJ_RW_INDEX] = I2C_READ_DATA;	//Leo el ltimo dato
 1086              		.loc 1 280 6
 1087 03c2 FB68     		ldr	r3, [r7, #12]
 1088 03c4 9B78     		ldrb	r3, [r3, #2]
 1089 03c6 DBB2     		uxtb	r3, r3
 1090 03c8 23F00803 		bic	r3, r3, #8
 1091 03cc DAB2     		uxtb	r2, r3
 1092 03ce FB68     		ldr	r3, [r7, #12]
 1093 03d0 9A70     		strb	r2, [r3, #2]
 281:../source/i2c.c **** 					I2C_OBJ_STATUS=I2C_Idle;
 1094              		.loc 1 281 6
 1095 03d2 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 1096 03d4 2849     		ldr	r1, .L45
 1097 03d6 1346     		mov	r3, r2
 1098 03d8 DB00     		lsls	r3, r3, #3
 1099 03da 9B1A     		subs	r3, r3, r2
 1100 03dc 9B00     		lsls	r3, r3, #2
 1101 03de 0B44     		add	r3, r3, r1
 1102 03e0 0433     		adds	r3, r3, #4
 1103 03e2 1968     		ldr	r1, [r3]
 281:../source/i2c.c **** 					I2C_OBJ_STATUS=I2C_Idle;
 1104              		.loc 1 281 23
 1105 03e4 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 1106 03e6 2448     		ldr	r0, .L45
 1107 03e8 1346     		mov	r3, r2
 1108 03ea DB00     		lsls	r3, r3, #3
 1109 03ec 9B1A     		subs	r3, r3, r2
 1110 03ee 9B00     		lsls	r3, r3, #2
 1111 03f0 0344     		add	r3, r3, r0
 1112 03f2 1833     		adds	r3, r3, #24
 1113 03f4 1B68     		ldr	r3, [r3]
 281:../source/i2c.c **** 					I2C_OBJ_STATUS=I2C_Idle;
 1114              		.loc 1 281 22
 1115 03f6 0B44     		add	r3, r3, r1
 281:../source/i2c.c **** 					I2C_OBJ_STATUS=I2C_Idle;
 1116              		.loc 1 281 43
 1117 03f8 FA68     		ldr	r2, [r7, #12]
 1118 03fa 1279     		ldrb	r2, [r2, #4]
 1119 03fc D2B2     		uxtb	r2, r2
 281:../source/i2c.c **** 					I2C_OBJ_STATUS=I2C_Idle;
 1120              		.loc 1 281 41
 1121 03fe 1A70     		strb	r2, [r3]
 282:../source/i2c.c **** 				}
 1122              		.loc 1 282 6
 1123 0400 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 282:../source/i2c.c **** 				}
 1124              		.loc 1 282 20
 1125 0402 1D49     		ldr	r1, .L45
 1126 0404 1346     		mov	r3, r2
 1127 0406 DB00     		lsls	r3, r3, #3
 1128 0408 9B1A     		subs	r3, r3, r2
 1129 040a 9B00     		lsls	r3, r3, #2
 1130 040c 0B44     		add	r3, r3, r1
 1131 040e 0022     		movs	r2, #0
 1132 0410 1A70     		strb	r2, [r3]
 289:../source/i2c.c **** 			}
 1133              		.loc 1 289 5
 1134 0412 28E0     		b	.L41
 1135              	.L37:
 286:../source/i2c.c **** 					I2C_OBJ_RW_INDEX++;
 1136              		.loc 1 286 6
 1137 0414 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 1138 0416 1849     		ldr	r1, .L45
 1139 0418 1346     		mov	r3, r2
 1140 041a DB00     		lsls	r3, r3, #3
 1141 041c 9B1A     		subs	r3, r3, r2
 1142 041e 9B00     		lsls	r3, r3, #2
 1143 0420 0B44     		add	r3, r3, r1
 1144 0422 0433     		adds	r3, r3, #4
 1145 0424 1968     		ldr	r1, [r3]
 286:../source/i2c.c **** 					I2C_OBJ_RW_INDEX++;
 1146              		.loc 1 286 23
 1147 0426 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 1148 0428 1348     		ldr	r0, .L45
 1149 042a 1346     		mov	r3, r2
 1150 042c DB00     		lsls	r3, r3, #3
 1151 042e 9B1A     		subs	r3, r3, r2
 1152 0430 9B00     		lsls	r3, r3, #2
 1153 0432 0344     		add	r3, r3, r0
 1154 0434 1833     		adds	r3, r3, #24
 1155 0436 1B68     		ldr	r3, [r3]
 286:../source/i2c.c **** 					I2C_OBJ_RW_INDEX++;
 1156              		.loc 1 286 22
 1157 0438 0B44     		add	r3, r3, r1
 286:../source/i2c.c **** 					I2C_OBJ_RW_INDEX++;
 1158              		.loc 1 286 43
 1159 043a FA68     		ldr	r2, [r7, #12]
 1160 043c 1279     		ldrb	r2, [r2, #4]
 1161 043e D2B2     		uxtb	r2, r2
 286:../source/i2c.c **** 					I2C_OBJ_RW_INDEX++;
 1162              		.loc 1 286 41
 1163 0440 1A70     		strb	r2, [r3]
 287:../source/i2c.c **** 				}
 1164              		.loc 1 287 6
 1165 0442 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 1166 0444 0C49     		ldr	r1, .L45
 1167 0446 1346     		mov	r3, r2
 1168 0448 DB00     		lsls	r3, r3, #3
 1169 044a 9B1A     		subs	r3, r3, r2
 1170 044c 9B00     		lsls	r3, r3, #2
 1171 044e 0B44     		add	r3, r3, r1
 1172 0450 1833     		adds	r3, r3, #24
 1173 0452 1B68     		ldr	r3, [r3]
 287:../source/i2c.c **** 				}
 1174              		.loc 1 287 22
 1175 0454 591C     		adds	r1, r3, #1
 1176 0456 0848     		ldr	r0, .L45
 1177 0458 1346     		mov	r3, r2
 1178 045a DB00     		lsls	r3, r3, #3
 1179 045c 9B1A     		subs	r3, r3, r2
 1180 045e 9B00     		lsls	r3, r3, #2
 1181 0460 0344     		add	r3, r3, r0
 1182 0462 1833     		adds	r3, r3, #24
 1183 0464 1960     		str	r1, [r3]
 1184              	.L41:
 289:../source/i2c.c **** 			}
 1185              		.loc 1 289 5
 1186 0466 00BF     		nop
 1187              	.L30:
 1188              	.L40:
 291:../source/i2c.c **** 		}
 1189              		.loc 1 291 4
 1190 0468 00BF     		nop
 1191              	.L19:
 1192              	.L42:
 1193              		.loc 1 293 1
 1194 046a 00BF     		nop
 1195 046c 1437     		adds	r7, r7, #20
 1196              		.cfi_def_cfa_offset 4
 1197 046e BD46     		mov	sp, r7
 1198              		.cfi_def_cfa_register 13
 1199              		@ sp needed
 1200 0470 5DF8047B 		ldr	r7, [sp], #4
 1201              		.cfi_restore 7
 1202              		.cfi_def_cfa_offset 0
 1203 0474 7047     		bx	lr
 1204              	.L46:
 1205 0476 00BF     		.align	2
 1206              	.L45:
 1207 0478 00000000 		.word	I2C_Objects
 1208              		.cfi_endproc
 1209              	.LFE126:
 1211              		.section	.text.I2C0_IRQHandler,"ax",%progbits
 1212              		.align	1
 1213              		.global	I2C0_IRQHandler
 1214              		.syntax unified
 1215              		.thumb
 1216              		.thumb_func
 1218              	I2C0_IRQHandler:
 1219              	.LFB127:
 294:../source/i2c.c **** 
 295:../source/i2c.c **** 
 296:../source/i2c.c **** 
 297:../source/i2c.c **** void I2C0_IRQHandler(void)
 298:../source/i2c.c **** {
 1220              		.loc 1 298 1
 1221              		.cfi_startproc
 1222              		@ args = 0, pretend = 0, frame = 0
 1223              		@ frame_needed = 1, uses_anonymous_args = 0
 1224 0000 80B5     		push	{r7, lr}
 1225              		.cfi_def_cfa_offset 8
 1226              		.cfi_offset 7, -8
 1227              		.cfi_offset 14, -4
 1228 0002 00AF     		add	r7, sp, #0
 1229              		.cfi_def_cfa_register 7
 299:../source/i2c.c **** 	I2C_IRQHandler(I2C0_M);
 1230              		.loc 1 299 2
 1231 0004 0020     		movs	r0, #0
 1232 0006 FFF7FEFF 		bl	I2C_IRQHandler
 300:../source/i2c.c **** }
 1233              		.loc 1 300 1
 1234 000a 00BF     		nop
 1235 000c 80BD     		pop	{r7, pc}
 1236              		.cfi_endproc
 1237              	.LFE127:
 1239              		.section	.text.I2C1_IRQHandler,"ax",%progbits
 1240              		.align	1
 1241              		.global	I2C1_IRQHandler
 1242              		.syntax unified
 1243              		.thumb
 1244              		.thumb_func
 1246              	I2C1_IRQHandler:
 1247              	.LFB128:
 301:../source/i2c.c **** void I2C1_IRQHandler(void)
 302:../source/i2c.c **** {
 1248              		.loc 1 302 1
 1249              		.cfi_startproc
 1250              		@ args = 0, pretend = 0, frame = 0
 1251              		@ frame_needed = 1, uses_anonymous_args = 0
 1252 0000 80B5     		push	{r7, lr}
 1253              		.cfi_def_cfa_offset 8
 1254              		.cfi_offset 7, -8
 1255              		.cfi_offset 14, -4
 1256 0002 00AF     		add	r7, sp, #0
 1257              		.cfi_def_cfa_register 7
 303:../source/i2c.c **** 	I2C_IRQHandler(I2C1_M);
 1258              		.loc 1 303 2
 1259 0004 0120     		movs	r0, #1
 1260 0006 FFF7FEFF 		bl	I2C_IRQHandler
 304:../source/i2c.c **** }
 1261              		.loc 1 304 1
 1262 000a 00BF     		nop
 1263 000c 80BD     		pop	{r7, pc}
 1264              		.cfi_endproc
 1265              	.LFE128:
 1267              		.section	.text.I2C2_IRQHandler,"ax",%progbits
 1268              		.align	1
 1269              		.global	I2C2_IRQHandler
 1270              		.syntax unified
 1271              		.thumb
 1272              		.thumb_func
 1274              	I2C2_IRQHandler:
 1275              	.LFB129:
 305:../source/i2c.c **** 
 306:../source/i2c.c **** void I2C2_IRQHandler(void)
 307:../source/i2c.c **** {
 1276              		.loc 1 307 1
 1277              		.cfi_startproc
 1278              		@ args = 0, pretend = 0, frame = 0
 1279              		@ frame_needed = 1, uses_anonymous_args = 0
 1280 0000 80B5     		push	{r7, lr}
 1281              		.cfi_def_cfa_offset 8
 1282              		.cfi_offset 7, -8
 1283              		.cfi_offset 14, -4
 1284 0002 00AF     		add	r7, sp, #0
 1285              		.cfi_def_cfa_register 7
 308:../source/i2c.c **** 	I2C_IRQHandler(I2C2_M);
 1286              		.loc 1 308 2
 1287 0004 0220     		movs	r0, #2
 1288 0006 FFF7FEFF 		bl	I2C_IRQHandler
 309:../source/i2c.c **** }
 1289              		.loc 1 309 1
 1290 000a 00BF     		nop
 1291 000c 80BD     		pop	{r7, pc}
 1292              		.cfi_endproc
 1293              	.LFE129:
 1295              		.text
 1296              	.Letext0:
 1297              		.file 3 "/Applications/MCUXpressoIDE_11.8.0_1165/ide/plugins/com.nxp.mcuxpresso.tools.macosx_11.8.
 1298              		.file 4 "/Applications/MCUXpressoIDE_11.8.0_1165/ide/plugins/com.nxp.mcuxpresso.tools.macosx_11.8.
 1299              		.file 5 "../source/i2c.h"
 1300              		.file 6 "/Users/juanpablo/Documents/Micros/MCUXpressoIDE/workspace/Micros-Grupo-5/TPS/I2C/CMSIS/MK
DEFINED SYMBOLS
                            *ABS*:0000000000000000 i2c.c
/var/folders/mt/2789gh7n01n3x6vbqrlgzf9r0000gn/T//cc1YWuvE.s:21     .text.NVIC_EnableIRQ:0000000000000000 $t
/var/folders/mt/2789gh7n01n3x6vbqrlgzf9r0000gn/T//cc1YWuvE.s:26     .text.NVIC_EnableIRQ:0000000000000000 NVIC_EnableIRQ
/var/folders/mt/2789gh7n01n3x6vbqrlgzf9r0000gn/T//cc1YWuvE.s:71     .text.NVIC_EnableIRQ:0000000000000030 $d
/var/folders/mt/2789gh7n01n3x6vbqrlgzf9r0000gn/T//cc1YWuvE.s:80     .data.I2C_array:0000000000000000 I2C_array
/var/folders/mt/2789gh7n01n3x6vbqrlgzf9r0000gn/T//cc1YWuvE.s:77     .data.I2C_array:0000000000000000 $d
/var/folders/mt/2789gh7n01n3x6vbqrlgzf9r0000gn/T//cc1YWuvE.s:85     .bss.I2C_Objects:0000000000000000 $d
/var/folders/mt/2789gh7n01n3x6vbqrlgzf9r0000gn/T//cc1YWuvE.s:88     .bss.I2C_Objects:0000000000000000 I2C_Objects
/var/folders/mt/2789gh7n01n3x6vbqrlgzf9r0000gn/T//cc1YWuvE.s:91     .text.finish_com:0000000000000000 $t
/var/folders/mt/2789gh7n01n3x6vbqrlgzf9r0000gn/T//cc1YWuvE.s:97     .text.finish_com:0000000000000000 finish_com
/var/folders/mt/2789gh7n01n3x6vbqrlgzf9r0000gn/T//cc1YWuvE.s:122    .rodata:0000000000000000 $d
/var/folders/mt/2789gh7n01n3x6vbqrlgzf9r0000gn/T//cc1YWuvE.s:128    .text.I2CInitModule:0000000000000000 $t
/var/folders/mt/2789gh7n01n3x6vbqrlgzf9r0000gn/T//cc1YWuvE.s:134    .text.I2CInitModule:0000000000000000 I2CInitModule
/var/folders/mt/2789gh7n01n3x6vbqrlgzf9r0000gn/T//cc1YWuvE.s:240    .text.I2CInitModule:00000000000000b0 $d
/var/folders/mt/2789gh7n01n3x6vbqrlgzf9r0000gn/T//cc1YWuvE.s:247    .text.I2C_InitObject:0000000000000000 $t
/var/folders/mt/2789gh7n01n3x6vbqrlgzf9r0000gn/T//cc1YWuvE.s:253    .text.I2C_InitObject:0000000000000000 I2C_InitObject
/var/folders/mt/2789gh7n01n3x6vbqrlgzf9r0000gn/T//cc1YWuvE.s:496    .text.I2C_InitObject:0000000000000178 $d
/var/folders/mt/2789gh7n01n3x6vbqrlgzf9r0000gn/T//cc1YWuvE.s:502    .text.I2C_IRQHandler:0000000000000000 $t
/var/folders/mt/2789gh7n01n3x6vbqrlgzf9r0000gn/T//cc1YWuvE.s:508    .text.I2C_IRQHandler:0000000000000000 I2C_IRQHandler
/var/folders/mt/2789gh7n01n3x6vbqrlgzf9r0000gn/T//cc1YWuvE.s:925    .text.I2C_IRQHandler:00000000000002ac $d
/var/folders/mt/2789gh7n01n3x6vbqrlgzf9r0000gn/T//cc1YWuvE.s:929    .text.I2C_IRQHandler:00000000000002b4 $t
/var/folders/mt/2789gh7n01n3x6vbqrlgzf9r0000gn/T//cc1YWuvE.s:1207   .text.I2C_IRQHandler:0000000000000478 $d
/var/folders/mt/2789gh7n01n3x6vbqrlgzf9r0000gn/T//cc1YWuvE.s:1212   .text.I2C0_IRQHandler:0000000000000000 $t
/var/folders/mt/2789gh7n01n3x6vbqrlgzf9r0000gn/T//cc1YWuvE.s:1218   .text.I2C0_IRQHandler:0000000000000000 I2C0_IRQHandler
/var/folders/mt/2789gh7n01n3x6vbqrlgzf9r0000gn/T//cc1YWuvE.s:1240   .text.I2C1_IRQHandler:0000000000000000 $t
/var/folders/mt/2789gh7n01n3x6vbqrlgzf9r0000gn/T//cc1YWuvE.s:1246   .text.I2C1_IRQHandler:0000000000000000 I2C1_IRQHandler
/var/folders/mt/2789gh7n01n3x6vbqrlgzf9r0000gn/T//cc1YWuvE.s:1268   .text.I2C2_IRQHandler:0000000000000000 $t
/var/folders/mt/2789gh7n01n3x6vbqrlgzf9r0000gn/T//cc1YWuvE.s:1274   .text.I2C2_IRQHandler:0000000000000000 I2C2_IRQHandler
                           .group:0000000000000000 wm4.0.23798b1d0196e1dacad68e887eef18fd
                           .group:0000000000000000 wm4.redlib_version.h.24.4f43d7bc124a54bfe120050dd03d6b37
                           .group:0000000000000000 wm4.libconfigarm.h.19.34723c94cbd19598192aa6b1e87fca41
                           .group:0000000000000000 wm4.stdint.h.31.58198de4ea930fb897655479091e17c7
                           .group:0000000000000000 wm4.MK64F12.h.105.e884e5c80776532d2ec0f5c21e2ea7cb
                           .group:0000000000000000 wm4.core_cm4.h.42.42f38327ee0970d80f60117e6a3ba2b0
                           .group:0000000000000000 wm4.cmsis_gcc.h.36.39970cb43ce4b53c82644a1f9bc2eab9
                           .group:0000000000000000 wm4.core_cm4.h.223.7b48c9958ef5573320c4765074c8b0ce
                           .group:0000000000000000 wm4.system_MK64F12.h.109.c6d21568e03be21b21c922eb7345d6e3
                           .group:0000000000000000 wm4.MK64F12.h.475.cafa8e1e521f96f0b72de286863a6df7
                           .group:0000000000000000 wm4.stdbool.h.15.fddf1cb2402fd739d8e2516677869231
                           .group:0000000000000000 wm4.gpio.h.29.42ae391ec54ef4bbe1af26099bd430e3
                           .group:0000000000000000 wm4.board.h.24.d2e1d2fc44c216a3f2a9a96051e0d1dc

NO UNDEFINED SYMBOLS
