/*
Copyright (C) 2019-2024 Antmicro

http://www.apache.org/licenses/LICENSE-2.0

Unless required by applicable law or agreed to in writing, software
distributed under the License is distributed on an "AS IS" BASIS,
WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
See the License for the specific language governing permissions and
limitations under the License.

SPDX-License-Identifier: Apache-2.0
*/

package DMAController.Bus

import chisel3._

class AXI4AW(val addrWidth : Int) extends Bundle{
  val awid = Output(UInt(AXI4.idWidth.W))
  val awaddr = Output(UInt(addrWidth.W))
  val awlen = Output(UInt(AXI4.lenWidth.W))
  val awsize = Output(UInt(AXI4.sizeWidth.W))
  val awburst = Output(UInt(AXI4.burstWidth.W))
  val awlock = Output(Bool())
  val awcache = Output(UInt(AXI4.cacheWidth.W))
  val awprot = Output(UInt(AXI4.protWidth.W))
  val awqos = Output(UInt(AXI4.qosWidth.W))
  val awvalid = Output(Bool())
  val awready = Input(Bool())
}

object AXI4AW {
  def apply(addr : UInt, len : UInt, size : UInt, valid : UInt) : AXI4AW = {
    val aw = Wire(new AXI4AW(addr.getWidth))
    aw.awid := 0.U
    aw.awburst := 1.U
    aw.awlock := 0.U
    aw.awcache := 2.U
    aw.awprot := 0.U
    aw.awqos := 0.U
    aw.awaddr := addr
    aw.awlen := len
    aw.awsize := size
    aw.awvalid := valid
    aw
  }
  def tieOff(addrWidth : Int): AXI4AW = {
    val aw = Wire(new AXI4AW(addrWidth))
    aw.awid := 0.U
    aw.awaddr := 0.U
    aw.awlen := 0.U
    aw.awsize := 0.U
    aw.awburst := 0.U
    aw.awlock := 0.U
    aw.awcache := 0.U
    aw.awprot := 0.U
    aw.awqos := 0.U
    aw.awvalid := 0.U
    aw
  }
}

class AXI4W(val dataWidth : Int) extends Bundle{
  val wdata = Output(UInt(dataWidth.W))
  val wstrb = Output(UInt((dataWidth/8).W))
  val wlast = Output(Bool())
  val wvalid = Output(Bool())
  val wready = Input(Bool())
}

object AXI4W{
  def apply(data : UInt, strb : UInt, last : UInt, valid : UInt): AXI4W = {
    val w = Wire(new AXI4W(data.getWidth))
    w.wdata := data
    w.wstrb := strb
    w.wlast := last
    w.wvalid := valid
    w
  }
  def tieOff(dataWidth : Int): AXI4W = {
    val w = Wire(new AXI4W(dataWidth))
    w.wdata := 0.U
    w.wstrb := 0.U
    w.wlast := 0.U
    w.wvalid := 0.U
    w
  }
}

class AXI4B extends Bundle{
  val bid = Input(UInt(AXI4.idWidth.W))
  val bresp = Input(UInt(AXI4.respWidth.W))
  val bvalid = Input(Bool())
  val bready = Output(Bool())
}

object AXI4B{
  def apply(ready : UInt): AXI4B = {
    val b = Wire(new AXI4B())
    b.bready := ready
    b
  }
  def tieOff(): AXI4B = {
    val b = Wire(new AXI4B())
    b.bready := 0.U
    b
  }
}

class AXI4AR(val addrWidth : Int) extends Bundle{
  val arid = Output(UInt(AXI4.idWidth.W))
  val araddr = Output(UInt(addrWidth.W))
  val arlen = Output(UInt(AXI4.lenWidth.W))
  val arsize = Output(UInt(AXI4.sizeWidth.W))
  val arburst = Output(UInt(AXI4.burstWidth.W))
  val arlock = Output(Bool())
  val arcache = Output(UInt(AXI4.cacheWidth.W))
  val arprot = Output(UInt(AXI4.protWidth.W))
  val arqos = Output(UInt(AXI4.qosWidth.W))
  val arvalid = Output(Bool())
  val arready = Input(Bool())
}

object AXI4AR{
  def apply(addr : UInt, len : UInt, size : UInt, valid : UInt) : AXI4AR = {
    val ar = Wire(new AXI4AR(addr.getWidth))
    ar.arid := 0.U
    ar.arburst := 1.U
    ar.arlock := 0.U
    ar.arcache := 2.U
    ar.arprot := 0.U
    ar.arqos := 0.U
    ar.araddr := addr
    ar.arlen := len
    ar.arsize := size
    ar.arvalid := valid
    ar
  }
  def tieOff(addrWidth: Int): AXI4AR = {
    val ar = Wire(new AXI4AR(addrWidth))
    ar.arid := 0.U
    ar.araddr := 0.U
    ar.arlen := 0.U
    ar.arsize := 0.U
    ar.arburst := 0.U
    ar.arlock := 0.U
    ar.arcache := 0.U
    ar.arprot := 0.U
    ar.arqos := 0.U
    ar.arvalid := 0.U
    ar
  }
}

class AXI4R(val dataWidth : Int) extends Bundle{
  val rid = Input(UInt(AXI4.idWidth.W))
  val rdata = Input(UInt(dataWidth.W))
  val rresp = Input(UInt(AXI4.respWidth.W))
  val rlast = Input(Bool())
  val rvalid = Input(Bool())
  val rready = Output(Bool())
}

object AXI4R{
  def apply(dataWidth : Int, ready : UInt): AXI4R = {
    val r = Wire(new AXI4R(dataWidth))
    r.rready := ready
    r
  }
  def tieOff(dataWidth : Int): AXI4R = {
    val r = Wire(new AXI4R(dataWidth))
    r.rready := 0.U
    r
  }
}

class AXI4(val addrWidth : Int, val dataWidth : Int) extends BusIf {
  val aw = new AXI4AW(addrWidth)
  val w = new AXI4W(dataWidth)
  val b = new AXI4B()
  val ar = new AXI4AR(addrWidth)
  val r = new AXI4R(dataWidth)
}

object AXI4 {
  val idWidth = 4
  val lenWidth = 8
  val sizeWidth = 3
  val burstWidth = 2
  val cacheWidth = 4
  val protWidth = 3
  val qosWidth = 4
  val respWidth = 2
}