Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (win64) Build 1538259 Fri Apr  8 15:45:27 MDT 2016
| Date         : Thu May 09 15:20:11 2019
| Host         : CORSAIRONE running 64-bit major release  (build 9200)
| Command      : report_drc -file async_245_fifo_drc_routed.rpt -pb async_245_fifo_drc_routed.pb
| Design       : async_245_fifo
| Device       : xc7a15tftg256-1
| Speed File   : -1
-------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 0

2. REPORT DETAILS
-----------------

