// Seed: 2009536939
module module_0 (
    input tri0 id_0,
    input wor id_1,
    input uwire id_2,
    output wor id_3,
    input supply0 id_4,
    output wire id_5,
    input supply1 id_6,
    output tri1 id_7,
    input tri id_8,
    input tri1 id_9,
    input wire id_10,
    input supply0 id_11,
    output supply0 id_12,
    output supply1 id_13,
    output wor id_14,
    output wor id_15,
    input supply0 id_16
);
  wire [-1 'b0 -  1 : 1] id_18;
endmodule
module module_1 #(
    parameter id_12 = 32'd39,
    parameter id_17 = 32'd96,
    parameter id_2  = 32'd4,
    parameter id_22 = 32'd38,
    parameter id_23 = 32'd80,
    parameter id_4  = 32'd18,
    parameter id_5  = 32'd21,
    parameter id_7  = 32'd70,
    parameter id_9  = 32'd62
) (
    input tri1 id_0
    , _id_22,
    output supply1 id_1,
    input tri1 _id_2,
    input wor id_3,
    output supply0 _id_4,
    input tri0 _id_5,
    output wand id_6,
    input wire _id_7,
    output tri0 id_8,
    input wor _id_9,
    output wand id_10,
    input wand id_11,
    input uwire _id_12,
    output tri1 id_13,
    input wire id_14,
    input tri1 id_15,
    input supply1 id_16,
    input tri _id_17,
    inout wor id_18,
    input tri1 id_19,
    output wand id_20
);
  logic [id_17 : id_2] _id_23[1 : 1 'b0][id_4 : id_5];
  ;
  localparam id_24 = 1;
  wire id_25;
  wire id_26;
  ;
  module_0 modCall_1 (
      id_0,
      id_11,
      id_14,
      id_18,
      id_16,
      id_8,
      id_14,
      id_13,
      id_18,
      id_3,
      id_18,
      id_15,
      id_10,
      id_13,
      id_1,
      id_13,
      id_19
  );
  wire [~  id_9 : id_23] id_27;
  wire id_28;
  ;
  assign id_10 = id_26;
  localparam id_29 = 1;
  wire [id_12 : id_22] id_30;
  logic [id_7 : 1] id_31 = id_27;
  assign id_13 = id_18;
endmodule
