#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1900de0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x18dd160 .scope module, "tb" "tb" 3 29;
 .timescale -12 -12;
L_0x1927070 .functor NOT 1, L_0x1929c70, C4<0>, C4<0>, C4<0>;
L_0x1929a00 .functor XOR 5, L_0x19298c0, L_0x1929960, C4<00000>, C4<00000>;
L_0x1929b60 .functor XOR 5, L_0x1929a00, L_0x1929ac0, C4<00000>, C4<00000>;
v0x19263f0_0 .net *"_ivl_10", 4 0, L_0x1929ac0;  1 drivers
v0x19264f0_0 .net *"_ivl_12", 4 0, L_0x1929b60;  1 drivers
v0x19265d0_0 .net *"_ivl_2", 4 0, L_0x1929820;  1 drivers
v0x1926690_0 .net *"_ivl_4", 4 0, L_0x19298c0;  1 drivers
v0x1926770_0 .net *"_ivl_6", 4 0, L_0x1929960;  1 drivers
v0x19268a0_0 .net *"_ivl_8", 4 0, L_0x1929a00;  1 drivers
v0x1926980_0 .var "clk", 0 0;
v0x1926a20_0 .var/2u "stats1", 159 0;
v0x1926ae0_0 .var/2u "strobe", 0 0;
v0x1926c30_0 .net "sum_dut", 4 0, L_0x1929640;  1 drivers
v0x1926cf0_0 .net "sum_ref", 4 0, L_0x19273e0;  1 drivers
v0x1926d90_0 .net "tb_match", 0 0, L_0x1929c70;  1 drivers
v0x1926e30_0 .net "tb_mismatch", 0 0, L_0x1927070;  1 drivers
v0x1926ef0_0 .net "x", 3 0, v0x1922840_0;  1 drivers
v0x1926fb0_0 .net "y", 3 0, v0x1922900_0;  1 drivers
L_0x1929820 .concat [ 5 0 0 0], L_0x19273e0;
L_0x19298c0 .concat [ 5 0 0 0], L_0x19273e0;
L_0x1929960 .concat [ 5 0 0 0], L_0x1929640;
L_0x1929ac0 .concat [ 5 0 0 0], L_0x19273e0;
L_0x1929c70 .cmp/eeq 5, L_0x1929820, L_0x1929b60;
S_0x18e6d10 .scope module, "good1" "reference_module" 3 70, 3 4 0, S_0x18dd160;
 .timescale -12 -12;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
v0x18ec950_0 .net *"_ivl_0", 4 0, L_0x1927100;  1 drivers
L_0x7fc7a4ee8018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x18ea0e0_0 .net *"_ivl_3", 0 0, L_0x7fc7a4ee8018;  1 drivers
v0x18e7840_0 .net *"_ivl_4", 4 0, L_0x1927260;  1 drivers
L_0x7fc7a4ee8060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x19220f0_0 .net *"_ivl_7", 0 0, L_0x7fc7a4ee8060;  1 drivers
v0x19221d0_0 .net "sum", 4 0, L_0x19273e0;  alias, 1 drivers
v0x1922300_0 .net "x", 3 0, v0x1922840_0;  alias, 1 drivers
v0x19223e0_0 .net "y", 3 0, v0x1922900_0;  alias, 1 drivers
L_0x1927100 .concat [ 4 1 0 0], v0x1922840_0, L_0x7fc7a4ee8018;
L_0x1927260 .concat [ 4 1 0 0], v0x1922900_0, L_0x7fc7a4ee8060;
L_0x19273e0 .arith/sum 5, L_0x1927100, L_0x1927260;
S_0x1922540 .scope module, "stim1" "stimulus_gen" 3 65, 3 14 0, S_0x18dd160;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 4 "x";
    .port_info 2 /OUTPUT 4 "y";
v0x1922760_0 .net "clk", 0 0, v0x1926980_0;  1 drivers
v0x1922840_0 .var "x", 3 0;
v0x1922900_0 .var "y", 3 0;
E_0x18f0650/0 .event negedge, v0x1922760_0;
E_0x18f0650/1 .event posedge, v0x1922760_0;
E_0x18f0650 .event/or E_0x18f0650/0, E_0x18f0650/1;
S_0x19229e0 .scope module, "top_module1" "top_module" 3 75, 4 1 0, S_0x18dd160;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
v0x1925ba0_0 .net "c1", 0 0, L_0x1927a40;  1 drivers
v0x1925c60_0 .net "c2", 0 0, L_0x1928230;  1 drivers
v0x1925d70_0 .net "c3", 0 0, L_0x1928a10;  1 drivers
v0x1925e60_0 .net "sum", 4 0, L_0x1929640;  alias, 1 drivers
v0x1925f00_0 .net "x", 3 0, v0x1922840_0;  alias, 1 drivers
v0x1926060_0 .net "y", 3 0, v0x1922900_0;  alias, 1 drivers
L_0x1927b50 .part v0x1922840_0, 0, 1;
L_0x1927c80 .part v0x1922900_0, 0, 1;
L_0x1928340 .part v0x1922840_0, 1, 1;
L_0x1928470 .part v0x1922900_0, 1, 1;
L_0x1928b20 .part v0x1922840_0, 2, 1;
L_0x1928c50 .part v0x1922900_0, 2, 1;
L_0x1929310 .part v0x1922840_0, 3, 1;
L_0x1929440 .part v0x1922900_0, 3, 1;
LS_0x1929640_0_0 .concat8 [ 1 1 1 1], L_0x1927590, L_0x1927eb0, L_0x1928640, L_0x1928e30;
LS_0x1929640_0_4 .concat8 [ 1 0 0 0], L_0x1929200;
L_0x1929640 .concat8 [ 4 1 0 0], LS_0x1929640_0_0, LS_0x1929640_0_4;
S_0x1922bc0 .scope module, "fa0" "fulladder" 4 9, 4 42 0, S_0x19229e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x1927480 .functor XOR 1, L_0x1927b50, L_0x1927c80, C4<0>, C4<0>;
L_0x7fc7a4ee80a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1927590 .functor XOR 1, L_0x1927480, L_0x7fc7a4ee80a8, C4<0>, C4<0>;
L_0x1927650 .functor AND 1, L_0x1927b50, L_0x1927c80, C4<1>, C4<1>;
L_0x1927790 .functor AND 1, L_0x1927b50, L_0x7fc7a4ee80a8, C4<1>, C4<1>;
L_0x1927880 .functor OR 1, L_0x1927650, L_0x1927790, C4<0>, C4<0>;
L_0x1927990 .functor AND 1, L_0x1927c80, L_0x7fc7a4ee80a8, C4<1>, C4<1>;
L_0x1927a40 .functor OR 1, L_0x1927880, L_0x1927990, C4<0>, C4<0>;
v0x1922e50_0 .net *"_ivl_0", 0 0, L_0x1927480;  1 drivers
v0x1922f50_0 .net *"_ivl_10", 0 0, L_0x1927990;  1 drivers
v0x1923030_0 .net *"_ivl_4", 0 0, L_0x1927650;  1 drivers
v0x1923120_0 .net *"_ivl_6", 0 0, L_0x1927790;  1 drivers
v0x1923200_0 .net *"_ivl_8", 0 0, L_0x1927880;  1 drivers
v0x1923330_0 .net "a", 0 0, L_0x1927b50;  1 drivers
v0x19233f0_0 .net "b", 0 0, L_0x1927c80;  1 drivers
v0x19234b0_0 .net "c_in", 0 0, L_0x7fc7a4ee80a8;  1 drivers
v0x1923570_0 .net "c_out", 0 0, L_0x1927a40;  alias, 1 drivers
v0x1923630_0 .net "s", 0 0, L_0x1927590;  1 drivers
S_0x1923790 .scope module, "fa1" "fulladder" 4 17, 4 42 0, S_0x19229e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x1927e40 .functor XOR 1, L_0x1928340, L_0x1928470, C4<0>, C4<0>;
L_0x1927eb0 .functor XOR 1, L_0x1927e40, L_0x1927a40, C4<0>, C4<0>;
L_0x1927fb0 .functor AND 1, L_0x1928340, L_0x1928470, C4<1>, C4<1>;
L_0x1928020 .functor AND 1, L_0x1928340, L_0x1927a40, C4<1>, C4<1>;
L_0x19280c0 .functor OR 1, L_0x1927fb0, L_0x1928020, C4<0>, C4<0>;
L_0x1928180 .functor AND 1, L_0x1928470, L_0x1927a40, C4<1>, C4<1>;
L_0x1928230 .functor OR 1, L_0x19280c0, L_0x1928180, C4<0>, C4<0>;
v0x19239f0_0 .net *"_ivl_0", 0 0, L_0x1927e40;  1 drivers
v0x1923ad0_0 .net *"_ivl_10", 0 0, L_0x1928180;  1 drivers
v0x1923bb0_0 .net *"_ivl_4", 0 0, L_0x1927fb0;  1 drivers
v0x1923ca0_0 .net *"_ivl_6", 0 0, L_0x1928020;  1 drivers
v0x1923d80_0 .net *"_ivl_8", 0 0, L_0x19280c0;  1 drivers
v0x1923eb0_0 .net "a", 0 0, L_0x1928340;  1 drivers
v0x1923f70_0 .net "b", 0 0, L_0x1928470;  1 drivers
v0x1924030_0 .net "c_in", 0 0, L_0x1927a40;  alias, 1 drivers
v0x19240d0_0 .net "c_out", 0 0, L_0x1928230;  alias, 1 drivers
v0x1924200_0 .net "s", 0 0, L_0x1927eb0;  1 drivers
S_0x1924390 .scope module, "fa2" "fulladder" 4 25, 4 42 0, S_0x19229e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x19285d0 .functor XOR 1, L_0x1928b20, L_0x1928c50, C4<0>, C4<0>;
L_0x1928640 .functor XOR 1, L_0x19285d0, L_0x1928230, C4<0>, C4<0>;
L_0x1928740 .functor AND 1, L_0x1928b20, L_0x1928c50, C4<1>, C4<1>;
L_0x19287b0 .functor AND 1, L_0x1928b20, L_0x1928230, C4<1>, C4<1>;
L_0x1928850 .functor OR 1, L_0x1928740, L_0x19287b0, C4<0>, C4<0>;
L_0x1928960 .functor AND 1, L_0x1928c50, L_0x1928230, C4<1>, C4<1>;
L_0x1928a10 .functor OR 1, L_0x1928850, L_0x1928960, C4<0>, C4<0>;
v0x1924600_0 .net *"_ivl_0", 0 0, L_0x19285d0;  1 drivers
v0x19246e0_0 .net *"_ivl_10", 0 0, L_0x1928960;  1 drivers
v0x19247c0_0 .net *"_ivl_4", 0 0, L_0x1928740;  1 drivers
v0x19248b0_0 .net *"_ivl_6", 0 0, L_0x19287b0;  1 drivers
v0x1924990_0 .net *"_ivl_8", 0 0, L_0x1928850;  1 drivers
v0x1924ac0_0 .net "a", 0 0, L_0x1928b20;  1 drivers
v0x1924b80_0 .net "b", 0 0, L_0x1928c50;  1 drivers
v0x1924c40_0 .net "c_in", 0 0, L_0x1928230;  alias, 1 drivers
v0x1924ce0_0 .net "c_out", 0 0, L_0x1928a10;  alias, 1 drivers
v0x1924e10_0 .net "s", 0 0, L_0x1928640;  1 drivers
S_0x1924fa0 .scope module, "fa3" "fulladder" 4 33, 4 42 0, S_0x19229e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x1928dc0 .functor XOR 1, L_0x1929310, L_0x1929440, C4<0>, C4<0>;
L_0x1928e30 .functor XOR 1, L_0x1928dc0, L_0x1928a10, C4<0>, C4<0>;
L_0x1928f30 .functor AND 1, L_0x1929310, L_0x1929440, C4<1>, C4<1>;
L_0x1928fa0 .functor AND 1, L_0x1929310, L_0x1928a10, C4<1>, C4<1>;
L_0x1929040 .functor OR 1, L_0x1928f30, L_0x1928fa0, C4<0>, C4<0>;
L_0x1929150 .functor AND 1, L_0x1929440, L_0x1928a10, C4<1>, C4<1>;
L_0x1929200 .functor OR 1, L_0x1929040, L_0x1929150, C4<0>, C4<0>;
v0x19251e0_0 .net *"_ivl_0", 0 0, L_0x1928dc0;  1 drivers
v0x19252e0_0 .net *"_ivl_10", 0 0, L_0x1929150;  1 drivers
v0x19253c0_0 .net *"_ivl_4", 0 0, L_0x1928f30;  1 drivers
v0x19254b0_0 .net *"_ivl_6", 0 0, L_0x1928fa0;  1 drivers
v0x1925590_0 .net *"_ivl_8", 0 0, L_0x1929040;  1 drivers
v0x19256c0_0 .net "a", 0 0, L_0x1929310;  1 drivers
v0x1925780_0 .net "b", 0 0, L_0x1929440;  1 drivers
v0x1925840_0 .net "c_in", 0 0, L_0x1928a10;  alias, 1 drivers
v0x19258e0_0 .net "c_out", 0 0, L_0x1929200;  1 drivers
v0x1925a10_0 .net "s", 0 0, L_0x1928e30;  1 drivers
S_0x19261f0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 82, 3 82 0, S_0x18dd160;
 .timescale -12 -12;
E_0x18f0b00 .event anyedge, v0x1926ae0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1926ae0_0;
    %nor/r;
    %assign/vec4 v0x1926ae0_0, 0;
    %wait E_0x18f0b00;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1922540;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x18f0650;
    %vpi_func 3 21 "$random" 32 {0 0 0};
    %pad/s 8;
    %split/vec4 4;
    %assign/vec4 v0x1922900_0, 0;
    %assign/vec4 v0x1922840_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 24 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x18dd160;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1926980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1926ae0_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x18dd160;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0x1926980_0;
    %inv;
    %store/vec4 v0x1926980_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x18dd160;
T_4 ;
    %vpi_call/w 3 57 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 58 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1922760_0, v0x1926e30_0, v0x1926ef0_0, v0x1926fb0_0, v0x1926cf0_0, v0x1926c30_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x18dd160;
T_5 ;
    %load/vec4 v0x1926a20_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x1926a20_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1926a20_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 91 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "sum", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 92 "$display", "Hint: Output '%s' has no mismatches.", "sum" {0 0 0};
T_5.1 ;
    %load/vec4 v0x1926a20_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1926a20_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 94 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 95 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1926a20_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1926a20_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 96 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0x18dd160;
T_6 ;
    %wait E_0x18f0650;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1926a20_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1926a20_0, 4, 32;
    %load/vec4 v0x1926d90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x1926a20_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 107 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1926a20_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1926a20_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1926a20_0, 4, 32;
T_6.0 ;
    %load/vec4 v0x1926cf0_0;
    %load/vec4 v0x1926cf0_0;
    %load/vec4 v0x1926c30_0;
    %xor;
    %load/vec4 v0x1926cf0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0x1926a20_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 111 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1926a20_0, 4, 32;
T_6.6 ;
    %load/vec4 v0x1926a20_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1926a20_0, 4, 32;
T_6.4 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/m2014_q4j/m2014_q4j_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can30_depth0/human/m2014_q4j/iter0/response7/top_module.sv";
