[
    {
        "publicationNumber": "92",
        "doi": "10.1109/TED.2007.895247",
        "publicationYear": "2007",
        "publicationDate": "April 2007",
        "articleNumber": "4162517",
        "articleTitle": "A Memory Efficient Partially Parallel Decoder Architecture for Quasi-Cyclic LDPC Codes",
        "volume": "15",
        "issue": "4",
        "startPage": "483",
        "endPage": "488",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37279255300,
                "preferredName": "Zhongfeng Wang",
                "firstName": "Zhongfeng",
                "lastName": "Wang"
            },
            {
                "id": 37302303700,
                "preferredName": "Zhiqiang Cui",
                "firstName": "Zhiqiang",
                "lastName": "Cui"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.895248",
        "publicationYear": "2007",
        "publicationDate": "April 2007",
        "articleNumber": "4162509",
        "articleTitle": "A Methodology for Transistor-Efficient Supergate Design",
        "volume": "15",
        "issue": "4",
        "startPage": "488",
        "endPage": "492",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37282592800,
                "preferredName": "Dimitri Kagaris",
                "firstName": "Dimitri",
                "lastName": "Kagaris"
            },
            {
                "id": 37288254300,
                "preferredName": "Themistoklis Haniotakis",
                "firstName": "Themistoklis",
                "lastName": "Haniotakis"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.899242",
        "publicationYear": "2007",
        "publicationDate": "July 2007",
        "articleNumber": "4252115",
        "articleTitle": "A Low-Power Multiplier With the Spurious Power Suppression Technique",
        "volume": "15",
        "issue": "7",
        "startPage": "846",
        "endPage": "850",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085474330,
                "preferredName": "Kuan-Hung Chen",
                "firstName": "Kuan-Hung",
                "lastName": "Chen"
            },
            {
                "id": 37278725400,
                "preferredName": "Yuan-Sun Chu",
                "firstName": "Yuan-Sun",
                "lastName": "Chu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.899237",
        "publicationYear": "2007",
        "publicationDate": "July 2007",
        "articleNumber": "4252124",
        "articleTitle": "SIMD Processor-Based Turbo Decoder Supporting Multiple Third-Generation Wireless Standards",
        "volume": "15",
        "issue": "7",
        "startPage": "801",
        "endPage": "810",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37089136628,
                "preferredName": "Myoung-Cheol Shin",
                "firstName": "Myoung-Cheol",
                "lastName": "Shin"
            },
            {
                "id": 37270580300,
                "preferredName": "In-Cheol Park",
                "firstName": "In-Cheol",
                "lastName": "Park"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.902211",
        "publicationYear": "2007",
        "publicationDate": "Sept. 2007",
        "articleNumber": "4292157",
        "articleTitle": "Activity-Sensitive Flip-Flop and Latch Selection for Reduced Energy",
        "volume": "15",
        "issue": "9",
        "startPage": "1060",
        "endPage": "1064",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37333945600,
                "preferredName": "Seongmoo Heo",
                "firstName": "Seongmoo",
                "lastName": "Heo"
            },
            {
                "id": 38201835700,
                "preferredName": "Ronny Krashinsky",
                "firstName": "Ronny",
                "lastName": "Krashinsky"
            },
            {
                "id": 37422631600,
                "preferredName": "Krste Asanovic",
                "firstName": "Krste",
                "lastName": "Asanovic"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.898780",
        "publicationYear": "2007",
        "publicationDate": "June 2007",
        "articleNumber": "4231882",
        "articleTitle": "Shift-Register-Based Data Transposition for Cost-Effective Discrete Cosine Transform",
        "volume": "15",
        "issue": "6",
        "startPage": "725",
        "endPage": "728",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37265924900,
                "preferredName": "Shih-Chang Hsia",
                "firstName": "Shih-Chang",
                "lastName": "Hsia"
            },
            {
                "id": 37088561124,
                "preferredName": "Szu-Hong Wang",
                "firstName": "Szu-Hong",
                "lastName": "Wang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.893671",
        "publicationYear": "2007",
        "publicationDate": "April 2007",
        "articleNumber": "4162510",
        "articleTitle": "A Flexible Architecture for Precise Gamma Correction",
        "volume": "15",
        "issue": "4",
        "startPage": "474",
        "endPage": "478",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37280605600,
                "preferredName": "Dong-U Lee",
                "firstName": "Dong-U",
                "lastName": "Lee"
            },
            {
                "id": 37302082500,
                "preferredName": "Ray C. C. Cheung",
                "firstName": "Ray C. C.",
                "lastName": "Cheung"
            },
            {
                "id": 37272280100,
                "preferredName": "John D. Villasenor",
                "firstName": "John D.",
                "lastName": "Villasenor"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.893586",
        "publicationYear": "2007",
        "publicationDate": "Feb. 2007",
        "articleNumber": "4142783",
        "articleTitle": "A Low Power Fully CMOS Integrated RF Transceiver IC for Wireless Sensor Networks",
        "volume": "15",
        "issue": "2",
        "startPage": "227",
        "endPage": "231",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37401273000,
                "preferredName": "Hae-Moon Seo",
                "firstName": "Hae-Moon",
                "lastName": "Seo"
            },
            {
                "id": 37398085200,
                "preferredName": "YeonKug Moon",
                "firstName": "YeonKug",
                "lastName": "Moon"
            },
            {
                "id": 37281317100,
                "preferredName": "Yong-Kuk Park",
                "firstName": "Yong-Kuk",
                "lastName": "Park"
            },
            {
                "id": 37291956000,
                "preferredName": "Dongsu Kim",
                "firstName": "Dongsu",
                "lastName": "Kim"
            },
            {
                "id": 37309983900,
                "preferredName": "Dong-Sun Kim",
                "firstName": "Dong-Sun",
                "lastName": "Kim"
            },
            {
                "id": 37560079100,
                "preferredName": "Youn-Sung Lee",
                "firstName": "Youn-Sung",
                "lastName": "Lee"
            },
            {
                "id": 37266710500,
                "preferredName": "Kwang-Ho Won",
                "firstName": "Kwang-Ho",
                "lastName": "Won"
            },
            {
                "id": 37675540700,
                "preferredName": "Seong-Dong Kim",
                "firstName": "Seong-Dong",
                "lastName": "Kim"
            },
            {
                "id": 37298696200,
                "preferredName": "Pyung Choi",
                "firstName": "Pyung",
                "lastName": "Choi"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.893668",
        "publicationYear": "2007",
        "publicationDate": "April 2007",
        "articleNumber": "4162516",
        "articleTitle": "High-Speed Recursion Architectures for MAP-Based Turbo Decoders",
        "volume": "15",
        "issue": "4",
        "startPage": "470",
        "endPage": "474",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37279255300,
                "preferredName": "Zhongfeng Wang",
                "firstName": "Zhongfeng",
                "lastName": "Wang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.893625",
        "publicationYear": "2007",
        "publicationDate": "March 2007",
        "articleNumber": "4154778",
        "articleTitle": "A 90-${\\hbox {dB}}\\Omega$ 10-Gb/s Optical Receiver Analog Front-End in a 0.18-$\\mu{\\hbox {m}}$ CMOS Technology",
        "volume": "15",
        "issue": "3",
        "startPage": "358",
        "endPage": "365",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37279189800,
                "preferredName": "Wei-Zen Chen",
                "firstName": "Wei-Zen",
                "lastName": "Chen"
            },
            {
                "id": 37287663000,
                "preferredName": "Da-Shin Lin",
                "firstName": "Da-Shin",
                "lastName": "Lin"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.899241",
        "publicationYear": "2007",
        "publicationDate": "July 2007",
        "articleNumber": "4252114",
        "articleTitle": "Concurrent Error Detection in Reed\u2013Solomon Encoders and Decoders",
        "volume": "15",
        "issue": "7",
        "startPage": "842",
        "endPage": "846",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37273930600,
                "preferredName": "G. C. Cardarilli",
                "firstName": "G. C.",
                "lastName": "Cardarilli"
            },
            {
                "id": 37273892100,
                "preferredName": "S. Pontarelli",
                "firstName": "S.",
                "lastName": "Pontarelli"
            },
            {
                "id": 37273897700,
                "preferredName": "M. Re",
                "firstName": "M.",
                "lastName": "Re"
            },
            {
                "id": 37273899300,
                "preferredName": "A. Salsano",
                "firstName": "A.",
                "lastName": "Salsano"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.893672",
        "publicationYear": "2007",
        "publicationDate": "April 2007",
        "articleNumber": "4162508",
        "articleTitle": "A Processor-In-Memory Architecture for Multimedia Compression",
        "volume": "15",
        "issue": "4",
        "startPage": "478",
        "endPage": "483",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38150601100,
                "preferredName": "Brandon J. Jasionowski",
                "firstName": "Brandon J.",
                "lastName": "Jasionowski"
            },
            {
                "id": 38153471700,
                "preferredName": "Michelle K. Lay",
                "firstName": "Michelle K.",
                "lastName": "Lay"
            },
            {
                "id": 37271535300,
                "preferredName": "Martin Margala",
                "firstName": "Martin",
                "lastName": "Margala"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.900746",
        "publicationYear": "2007",
        "publicationDate": "Aug. 2007",
        "articleNumber": "4276786",
        "articleTitle": "Routability of Network Topologies in FPGAs",
        "volume": "15",
        "issue": "8",
        "startPage": "948",
        "endPage": "951",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37299247200,
                "preferredName": "Manuel Saldana",
                "firstName": "Manuel",
                "lastName": "Saldana"
            },
            {
                "id": 37299243200,
                "preferredName": "Lesley Shannon",
                "firstName": "Lesley",
                "lastName": "Shannon"
            },
            {
                "id": 37931169500,
                "preferredName": "Jia Shuo Yue",
                "firstName": "Jia Shuo",
                "lastName": "Yue"
            },
            {
                "id": 37939471700,
                "preferredName": "Sikang Bian",
                "firstName": "Sikang",
                "lastName": "Bian"
            },
            {
                "id": 37942317100,
                "preferredName": "John Craig",
                "firstName": "John",
                "lastName": "Craig"
            },
            {
                "id": 37266119000,
                "preferredName": "Paul Chow",
                "firstName": "Paul",
                "lastName": "Chow"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.903945",
        "publicationYear": "2007",
        "publicationDate": "Oct. 2007",
        "articleNumber": "4303131",
        "articleTitle": "DFT Techniques and Automation for Asynchronous NULL Conventional Logic Circuits",
        "volume": "15",
        "issue": "10",
        "startPage": "1155",
        "endPage": "1159",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38272485100,
                "preferredName": "Venkat Satagopan",
                "firstName": "Venkat",
                "lastName": "Satagopan"
            },
            {
                "id": 38276294900,
                "preferredName": "Bonita Bhaskaran",
                "firstName": "Bonita",
                "lastName": "Bhaskaran"
            },
            {
                "id": 38269954500,
                "preferredName": "Waleed K. Al-Assadi",
                "firstName": "Waleed K.",
                "lastName": "Al-Assadi"
            },
            {
                "id": 37335140000,
                "preferredName": "Scott C. Smith",
                "firstName": "Scott C.",
                "lastName": "Smith"
            },
            {
                "id": 38334138300,
                "preferredName": "Sindhu Kakarla",
                "firstName": "Sindhu",
                "lastName": "Kakarla"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.891100",
        "publicationYear": "2007",
        "publicationDate": "Jan. 2007",
        "articleNumber": "4114364",
        "articleTitle": "VLSI-Efficient Scheme and FPGA Realization for Robotic Mapping in a Dynamic Environment",
        "volume": "15",
        "issue": "1",
        "startPage": "118",
        "endPage": "123",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37288184700,
                "preferredName": "P. Rajesh Kumar",
                "firstName": "P. Rajesh",
                "lastName": "Kumar"
            },
            {
                "id": 37266073700,
                "preferredName": "K. Sridharan",
                "firstName": "K.",
                "lastName": "Sridharan"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.893662",
        "publicationYear": "2007",
        "publicationDate": "May 2007",
        "articleNumber": "4212149",
        "articleTitle": "STEAC: A Platform for Automatic SOC Test Integration",
        "volume": "15",
        "issue": "5",
        "startPage": "541",
        "endPage": "545",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37061542800,
                "preferredName": "Chih-Yen Lo",
                "firstName": "Chih-Yen",
                "lastName": "Lo"
            },
            {
                "id": 37280020600,
                "preferredName": "Chen-Hsing Wang",
                "firstName": "Chen-Hsing",
                "lastName": "Wang"
            },
            {
                "id": 37289745100,
                "preferredName": "Kuo-Liang Cheng",
                "firstName": "Kuo-Liang",
                "lastName": "Cheng"
            },
            {
                "id": 37089070420,
                "preferredName": "Jing-Reng Huang",
                "firstName": "Jing-Reng",
                "lastName": "Huang"
            },
            {
                "id": 37280016600,
                "preferredName": "Chih-Wea Wang",
                "firstName": "Chih-Wea",
                "lastName": "Wang"
            },
            {
                "id": 37696465900,
                "preferredName": "Shin-Moe Wang",
                "firstName": "Shin-Moe",
                "lastName": "Wang"
            },
            {
                "id": 37276423200,
                "preferredName": "Cheng-Wen Wu",
                "firstName": "Cheng-Wen",
                "lastName": "Wu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.900750",
        "publicationYear": "2007",
        "publicationDate": "Aug. 2007",
        "articleNumber": "4276771",
        "articleTitle": "Functional Processor-Based Testing of Communication Peripherals in Systems-on-Chip",
        "volume": "15",
        "issue": "8",
        "startPage": "971",
        "endPage": "975",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37938878300,
                "preferredName": "Andreas Apostolakis",
                "firstName": "Andreas",
                "lastName": "Apostolakis"
            },
            {
                "id": 37374522900,
                "preferredName": "Mihalis Psarakis",
                "firstName": "Mihalis",
                "lastName": "Psarakis"
            },
            {
                "id": 37276979600,
                "preferredName": "Dimitris Gizopoulos",
                "firstName": "Dimitris",
                "lastName": "Gizopoulos"
            },
            {
                "id": 37276972300,
                "preferredName": "Antonis Paschalis",
                "firstName": "Antonis",
                "lastName": "Paschalis"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.891099",
        "publicationYear": "2007",
        "publicationDate": "Jan. 2007",
        "articleNumber": "4114363",
        "articleTitle": "Floating-Point Divider Design for FPGAs",
        "volume": "15",
        "issue": "1",
        "startPage": "115",
        "endPage": "118",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38557042200,
                "preferredName": "K. Scott Hemmert",
                "firstName": "K. Scott",
                "lastName": "Hemmert"
            },
            {
                "id": 37265479900,
                "preferredName": "Keith D. Underwood",
                "firstName": "Keith D.",
                "lastName": "Underwood"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.893588",
        "publicationYear": "2007",
        "publicationDate": "Feb. 2007",
        "articleNumber": "4142786",
        "articleTitle": "Voltage-Mode Driver Preemphasis Technique For On-Chip Global Buses",
        "volume": "15",
        "issue": "2",
        "startPage": "231",
        "endPage": "236",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37292614300,
                "preferredName": "Liang Zhang",
                "firstName": "Liang",
                "lastName": "Zhang"
            },
            {
                "id": 37275491700,
                "preferredName": "John M. Wilson",
                "firstName": "John M.",
                "lastName": "Wilson"
            },
            {
                "id": 37278346500,
                "preferredName": "Rizwan Bashirullah",
                "firstName": "Rizwan",
                "lastName": "Bashirullah"
            },
            {
                "id": 37089731831,
                "preferredName": "Lei Luo",
                "firstName": "Lei",
                "lastName": "Luo"
            },
            {
                "id": 37279199000,
                "preferredName": "Jian Xu",
                "firstName": "Jian",
                "lastName": "Xu"
            },
            {
                "id": 37268823900,
                "preferredName": "Paul D. Franzon",
                "firstName": "Paul D.",
                "lastName": "Franzon"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.898750",
        "publicationYear": "2007",
        "publicationDate": "June 2007",
        "articleNumber": "4231881",
        "articleTitle": "Sorter Based Permutation Units for Media-Enhanced Microprocessors",
        "volume": "15",
        "issue": "6",
        "startPage": "711",
        "endPage": "715",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37283462300,
                "preferredName": "Giorgos Dimitrakopoulos",
                "firstName": "Giorgos",
                "lastName": "Dimitrakopoulos"
            },
            {
                "id": 37697987700,
                "preferredName": "Christos Mavrokefalidis",
                "firstName": "Christos",
                "lastName": "Mavrokefalidis"
            },
            {
                "id": 37660345400,
                "preferredName": "Kostas Galanopoulos",
                "firstName": "Kostas",
                "lastName": "Galanopoulos"
            },
            {
                "id": 37273491600,
                "preferredName": "Dimitris Nikolos",
                "firstName": "Dimitris",
                "lastName": "Nikolos"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.900749",
        "publicationYear": "2007",
        "publicationDate": "Aug. 2007",
        "articleNumber": "4276782",
        "articleTitle": "Thermal-Aware Methodology for Repeater Insertion in Low-Power VLSI Circuits",
        "volume": "15",
        "issue": "8",
        "startPage": "963",
        "endPage": "970",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37565974900,
                "preferredName": "Ja Chun Ku",
                "firstName": "Ja Chun",
                "lastName": "Ku"
            },
            {
                "id": 37271363500,
                "preferredName": "Yehea Ismail",
                "firstName": "Yehea",
                "lastName": "Ismail"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.898754",
        "publicationYear": "2007",
        "publicationDate": "June 2007",
        "articleNumber": "4231883",
        "articleTitle": "Timing-Aware Cell Layout De-Compaction for Yield Optimization by Critical Area Minimization",
        "volume": "15",
        "issue": "6",
        "startPage": "716",
        "endPage": "720",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38490613600,
                "preferredName": "Tetsuya Iizuka",
                "firstName": "Tetsuya",
                "lastName": "Iizuka"
            },
            {
                "id": 37273902900,
                "preferredName": "Makoto Ikeda",
                "firstName": "Makoto",
                "lastName": "Ikeda"
            },
            {
                "id": 37273906700,
                "preferredName": "Kunihiro Asada",
                "firstName": "Kunihiro",
                "lastName": "Asada"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.904109",
        "publicationYear": "2007",
        "publicationDate": "Nov. 2007",
        "articleNumber": "4351980",
        "articleTitle": "Current-Sensing and Repeater Hybrid Circuit Technique for On-Chip Interconnects",
        "volume": "15",
        "issue": "11",
        "startPage": "1239",
        "endPage": "1244",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37273905300,
                "preferredName": "Atul Maheshwari",
                "firstName": "Atul",
                "lastName": "Maheshwari"
            },
            {
                "id": 37273906500,
                "preferredName": "Wayne Burleson",
                "firstName": "Wayne",
                "lastName": "Burleson"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.896912",
        "publicationYear": "2007",
        "publicationDate": "May 2007",
        "articleNumber": "4212153",
        "articleTitle": "Configuration and Extension of Embedded Processors to Optimize IPSec Protocol Execution",
        "volume": "15",
        "issue": "5",
        "startPage": "605",
        "endPage": "609",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37326025200,
                "preferredName": "Nachiketh R. Potlapally",
                "firstName": "Nachiketh R.",
                "lastName": "Potlapally"
            },
            {
                "id": 37283767500,
                "preferredName": "Srivaths Ravi",
                "firstName": "Srivaths",
                "lastName": "Ravi"
            },
            {
                "id": 37275475300,
                "preferredName": "Anand Raghunathan",
                "firstName": "Anand",
                "lastName": "Raghunathan"
            },
            {
                "id": 37276167100,
                "preferredName": "Ruby B. Lee",
                "firstName": "Ruby B.",
                "lastName": "Lee"
            },
            {
                "id": 37278972600,
                "preferredName": "Niraj K. Jha",
                "firstName": "Niraj K.",
                "lastName": "Jha"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.900755",
        "publicationYear": "2007",
        "publicationDate": "Aug. 2007",
        "articleNumber": "4276788",
        "articleTitle": "Code Decompression Unit Design for VLIW Embedded Processors",
        "volume": "15",
        "issue": "8",
        "startPage": "975",
        "endPage": "980",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37275778900,
                "preferredName": "Yuan Xie",
                "firstName": "Yuan",
                "lastName": "Xie"
            },
            {
                "id": 37284351200,
                "preferredName": "Wayne Wolf",
                "firstName": "Wayne",
                "lastName": "Wolf"
            },
            {
                "id": 37326105500,
                "preferredName": "Haris Lekatsas",
                "firstName": "Haris",
                "lastName": "Lekatsas"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.900758",
        "publicationYear": "2007",
        "publicationDate": "Aug. 2007",
        "articleNumber": "4276779",
        "articleTitle": "Energy/Area/Delay Tradeoffs in the Physical Design of On-Chip Segmented Bus Architecture",
        "volume": "15",
        "issue": "8",
        "startPage": "941",
        "endPage": "944",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37290749700,
                "preferredName": "Jin Guo",
                "firstName": "Jin",
                "lastName": "Guo"
            },
            {
                "id": 37272006100,
                "preferredName": "Antonis Papanikolaou",
                "firstName": "Antonis",
                "lastName": "Papanikolaou"
            },
            {
                "id": 37935255900,
                "preferredName": "Hao Zhang",
                "firstName": "Hao",
                "lastName": "Zhang"
            },
            {
                "id": 37275971400,
                "preferredName": "Francky Catthoor",
                "firstName": "Francky",
                "lastName": "Catthoor"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.909812",
        "publicationYear": "2007",
        "publicationDate": "Dec. 2007",
        "articleNumber": "4378268",
        "articleTitle": "Speedups and Energy Reductions From Mapping DSP Applications on an Embedded Reconfigurable System",
        "volume": "15",
        "issue": "12",
        "startPage": "1362",
        "endPage": "1366",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37265559400,
                "preferredName": "Michalis D. Galanis",
                "firstName": "Michalis D.",
                "lastName": "Galanis"
            },
            {
                "id": 37269524100,
                "preferredName": "Gregory Dimitroulakos",
                "firstName": "Gregory",
                "lastName": "Dimitroulakos"
            },
            {
                "id": 37265507500,
                "preferredName": "Costas E. Goutis",
                "firstName": "Costas E.",
                "lastName": "Goutis"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.895003",
        "publicationYear": "2007",
        "publicationDate": "Feb. 2007",
        "articleNumber": "4142774",
        "articleTitle": "Customization of Arbitration Policies and Buffer Space Distribution Using Continuous-Time Markov Decision Processes",
        "volume": "15",
        "issue": "2",
        "startPage": "240",
        "endPage": "245",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37273562900,
                "preferredName": "Sankalp S. Kallakuri",
                "firstName": "Sankalp S.",
                "lastName": "Kallakuri"
            },
            {
                "id": 37272661500,
                "preferredName": "Alex Doboli",
                "firstName": "Alex",
                "lastName": "Doboli"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.893593",
        "publicationYear": "2007",
        "publicationDate": "February 2007",
        "articleNumber": "4142776",
        "articleTitle": "Joint AGC-Equalization Algorithm and VLSI Architecture for Wirelined Transceiver Designs",
        "volume": "15",
        "issue": "2",
        "startPage": "236",
        "endPage": "240",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37274696100,
                "preferredName": "Jyh-Ting Lai",
                "firstName": "Jyh-Ting",
                "lastName": "Lai"
            },
            {
                "id": 37271932500,
                "preferredName": "An-Yeu Wu",
                "firstName": "An-Yeu",
                "lastName": "Wu"
            },
            {
                "id": 37559403100,
                "preferredName": "Chien-Hsiung Lee",
                "firstName": "Chien-Hsiung",
                "lastName": "Lee"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.902212",
        "publicationYear": "2007",
        "publicationDate": "Sept. 2007",
        "articleNumber": "4292158",
        "articleTitle": "Single-Chip MPEG-2 422P@HL CODEC LSI With Multichip Configuration for Large Scale Processing Beyond HDTV Level",
        "volume": "15",
        "issue": "9",
        "startPage": "1055",
        "endPage": "1059",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37365530500,
                "preferredName": "Hiroe Iwasaki",
                "firstName": "Hiroe",
                "lastName": "Iwasaki"
            },
            {
                "id": 37265602500,
                "preferredName": "Jiro Naganuma",
                "firstName": "Jiro",
                "lastName": "Naganuma"
            },
            {
                "id": 37361166900,
                "preferredName": "Koyo Nitta",
                "firstName": "Koyo",
                "lastName": "Nitta"
            },
            {
                "id": 37275401100,
                "preferredName": "Ken Nakamura",
                "firstName": "Ken",
                "lastName": "Nakamura"
            },
            {
                "id": 37270787700,
                "preferredName": "Takeshi Yoshitome",
                "firstName": "Takeshi",
                "lastName": "Yoshitome"
            },
            {
                "id": 37930117300,
                "preferredName": "Mitsuo Ogura",
                "firstName": "Mitsuo",
                "lastName": "Ogura"
            },
            {
                "id": 37338096400,
                "preferredName": "Yasuyuki Nakajima",
                "firstName": "Yasuyuki",
                "lastName": "Nakajima"
            },
            {
                "id": 37344540400,
                "preferredName": "Yutaka Tashiro",
                "firstName": "Yutaka",
                "lastName": "Tashiro"
            },
            {
                "id": 37272745300,
                "preferredName": "Takayuki Onishi",
                "firstName": "Takayuki",
                "lastName": "Onishi"
            },
            {
                "id": 37273904100,
                "preferredName": "Mitsuo Ikeda",
                "firstName": "Mitsuo",
                "lastName": "Ikeda"
            },
            {
                "id": 37352694900,
                "preferredName": "Toshihiro Minami",
                "firstName": "Toshihiro",
                "lastName": "Minami"
            },
            {
                "id": 37265595900,
                "preferredName": "Makoto Endo",
                "firstName": "Makoto",
                "lastName": "Endo"
            },
            {
                "id": 37270791000,
                "preferredName": "Yoshiyuki Yashima",
                "firstName": "Yoshiyuki",
                "lastName": "Yashima"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.898772",
        "publicationYear": "2007",
        "publicationDate": "June 2007",
        "articleNumber": "4231889",
        "articleTitle": "Registers for Phase Difference Based Logic",
        "volume": "15",
        "issue": "6",
        "startPage": "720",
        "endPage": "724",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37271384100,
                "preferredName": "D. Shang",
                "firstName": "D.",
                "lastName": "Shang"
            },
            {
                "id": 37281350900,
                "preferredName": "A. Yakovlev",
                "firstName": "A.",
                "lastName": "Yakovlev"
            },
            {
                "id": 37271377700,
                "preferredName": "A. Koelmans",
                "firstName": "A.",
                "lastName": "Koelmans"
            },
            {
                "id": 37288920800,
                "preferredName": "D. Sokolov",
                "firstName": "D.",
                "lastName": "Sokolov"
            },
            {
                "id": 37265422400,
                "preferredName": "A. Bystrov",
                "firstName": "A.",
                "lastName": "Bystrov"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.900747",
        "publicationYear": "2007",
        "publicationDate": "Aug. 2007",
        "articleNumber": "4276778",
        "articleTitle": "Post-Placement Interconnect Entropy",
        "volume": "15",
        "issue": "8",
        "startPage": "945",
        "endPage": "948",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37934546300,
                "preferredName": "Wenyi Feng",
                "firstName": "Wenyi",
                "lastName": "Feng"
            },
            {
                "id": 37388484000,
                "preferredName": "Jonathan W. Greene",
                "firstName": "Jonathan W.",
                "lastName": "Greene"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.896910",
        "publicationYear": "2007",
        "publicationDate": "May 2007",
        "articleNumber": "4212154",
        "articleTitle": "Design-for-Test Techniques for Opens in Undetected Branches in CMOS Latches and Flip-Flops",
        "volume": "15",
        "issue": "5",
        "startPage": "572",
        "endPage": "577",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086448793,
                "preferredName": "Antonio Zenteno Ramirez",
                "firstName": "Antonio",
                "lastName": "Zenteno Ramirez"
            },
            {
                "id": 37089271304,
                "preferredName": "Guillermo Espinosa",
                "firstName": "Guillermo",
                "lastName": "Espinosa"
            },
            {
                "id": 37273615800,
                "preferredName": "Victor Champac",
                "firstName": "Victor",
                "lastName": "Champac"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.902208",
        "publicationYear": "2007",
        "publicationDate": "Sept. 2007",
        "articleNumber": "4292163",
        "articleTitle": "A 12-Gb/s DEMUX Implemented With SiGe High-Speed FPGA Circuits",
        "volume": "15",
        "issue": "9",
        "startPage": "1051",
        "endPage": "1054",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37288634100,
                "preferredName": "Chao You",
                "firstName": "Chao",
                "lastName": "You"
            },
            {
                "id": 37290746700,
                "preferredName": "Jong-Ru Guo",
                "firstName": "Jong-Ru",
                "lastName": "Guo"
            },
            {
                "id": 37267443400,
                "preferredName": "Russell P. Kraft",
                "firstName": "Russell P.",
                "lastName": "Kraft"
            },
            {
                "id": 37287103300,
                "preferredName": "Michael Chu",
                "firstName": "Michael",
                "lastName": "Chu"
            },
            {
                "id": 37296209200,
                "preferredName": "Bryan Goda",
                "firstName": "Bryan",
                "lastName": "Goda"
            },
            {
                "id": 37275721700,
                "preferredName": "John F. McDonald",
                "firstName": "John F.",
                "lastName": "McDonald"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.900756",
        "publicationYear": "2007",
        "publicationDate": "Aug. 2007",
        "articleNumber": "4276777",
        "articleTitle": "Guest Editorial System-Level Interconnect Prediction",
        "volume": "15",
        "issue": "8",
        "startPage": "853",
        "endPage": "854",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37298035800,
                "preferredName": "Joni Dambre",
                "firstName": "Joni",
                "lastName": "Dambre"
            },
            {
                "id": 37265021500,
                "preferredName": "Mike Hutton",
                "firstName": "Mike",
                "lastName": "Hutton"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.893664",
        "publicationYear": "2007",
        "publicationDate": "April 2007",
        "articleNumber": "4162507",
        "articleTitle": "Testable Designs of Multiple Precharged Domino Circuits",
        "volume": "15",
        "issue": "4",
        "startPage": "461",
        "endPage": "465",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37288254300,
                "preferredName": "Themistoklis Haniotakis",
                "firstName": "Themistoklis",
                "lastName": "Haniotakis"
            },
            {
                "id": 37272806000,
                "preferredName": "Yiorgos Tsiatouhas",
                "firstName": "Yiorgos",
                "lastName": "Tsiatouhas"
            },
            {
                "id": 37273491600,
                "preferredName": "Dimitris Nikolos",
                "firstName": "Dimitris",
                "lastName": "Nikolos"
            },
            {
                "id": 37266994200,
                "preferredName": "Constantine Efstathiou",
                "firstName": "Constantine",
                "lastName": "Efstathiou"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.904132",
        "publicationYear": "2007",
        "publicationDate": "Nov. 2007",
        "articleNumber": "4351978",
        "articleTitle": "Minimum Decoupling Capacitor Insertion in VLSI Power/Ground Supply Networks by Semidefinite and Linear Programs",
        "volume": "15",
        "issue": "11",
        "startPage": "1284",
        "endPage": "1287",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37089735592,
                "preferredName": "Bao Liu",
                "firstName": "Bao",
                "lastName": "Liu"
            },
            {
                "id": 37279974400,
                "preferredName": "Sheldon X.-D. Tan",
                "firstName": "Sheldon X.-D.",
                "lastName": "Tan"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.893649",
        "publicationYear": "2007",
        "publicationDate": "Oct. 2007",
        "articleNumber": "4303130",
        "articleTitle": "3-D Topologies for Networks-on-Chip",
        "volume": "15",
        "issue": "10",
        "startPage": "1081",
        "endPage": "1090",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37705899000,
                "preferredName": "Vasilis F. Pavlidis",
                "firstName": "Vasilis F.",
                "lastName": "Pavlidis"
            },
            {
                "id": 37271493500,
                "preferredName": "Eby G. Friedman",
                "firstName": "Eby G.",
                "lastName": "Friedman"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.891095",
        "publicationYear": "2007",
        "publicationDate": "Jan. 2007",
        "articleNumber": "4114365",
        "articleTitle": "A System Level Energy Model and Energy-Quality Evaluation for Integrated Transceiver Front-Ends",
        "volume": "15",
        "issue": "1",
        "startPage": "90",
        "endPage": "103",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37279904300,
                "preferredName": "Ye Li",
                "firstName": "Ye",
                "lastName": "Li"
            },
            {
                "id": 37300724900,
                "preferredName": "Bertan Bakkaloglu",
                "firstName": "Bertan",
                "lastName": "Bakkaloglu"
            },
            {
                "id": 37271330900,
                "preferredName": "Chaitali Chakrabarti",
                "firstName": "Chaitali",
                "lastName": "Chakrabarti"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.893621",
        "publicationYear": "2007",
        "publicationDate": "March 2007",
        "articleNumber": "4154776",
        "articleTitle": "Relaxed $K$ -Best MIMO Signal Detector Design and VLSI Implementation",
        "volume": "15",
        "issue": "3",
        "startPage": "328",
        "endPage": "337",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37277600900,
                "preferredName": "Sizhong Chen",
                "firstName": "Sizhong",
                "lastName": "Chen"
            },
            {
                "id": 37273954300,
                "preferredName": "Tong Zhang",
                "firstName": "Tong",
                "lastName": "Zhang"
            },
            {
                "id": 37293344500,
                "preferredName": "Yan Xin",
                "firstName": "Yan",
                "lastName": "Xin"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.891098",
        "publicationYear": "2007",
        "publicationDate": "Jan. 2007",
        "articleNumber": "4114369",
        "articleTitle": "Low-Complexity High-Speed Decoder Design for Quasi-Cyclic LDPC Codes",
        "volume": "15",
        "issue": "1",
        "startPage": "104",
        "endPage": "114",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37279255300,
                "preferredName": "Zhongfeng Wang",
                "firstName": "Zhongfeng",
                "lastName": "Wang"
            },
            {
                "id": 37302303700,
                "preferredName": "Zhiqiang Cui",
                "firstName": "Zhiqiang",
                "lastName": "Cui"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.898732",
        "publicationYear": "2007",
        "publicationDate": "June 2007",
        "articleNumber": "4231890",
        "articleTitle": "MOUSETRAP: High-Speed Transition-Signaling Asynchronous Pipelines",
        "volume": "15",
        "issue": "6",
        "startPage": "684",
        "endPage": "698",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37280903400,
                "preferredName": "Montek Singh",
                "firstName": "Montek",
                "lastName": "Singh"
            },
            {
                "id": 37278359300,
                "preferredName": "Steven M. Nowick",
                "firstName": "Steven M.",
                "lastName": "Nowick"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.896914",
        "publicationYear": "2007",
        "publicationDate": "May 2007",
        "articleNumber": "4212137",
        "articleTitle": "IPP@HDL: Efficient Intellectual Property Protection Scheme for IP Cores",
        "volume": "15",
        "issue": "5",
        "startPage": "578",
        "endPage": "591",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38268692400,
                "preferredName": "Encarnacin Castillo",
                "firstName": "Encarnacin",
                "lastName": "Castillo"
            },
            {
                "id": 38272157200,
                "preferredName": "Uwe Meyer-Baese",
                "firstName": "Uwe",
                "lastName": "Meyer-Baese"
            },
            {
                "id": 37277015400,
                "preferredName": "Antonio Garcia",
                "firstName": "Antonio",
                "lastName": "Garcia"
            },
            {
                "id": 37300468800,
                "preferredName": "Luis Parrilla",
                "firstName": "Luis",
                "lastName": "Parrilla"
            },
            {
                "id": 37371399300,
                "preferredName": "Antonio Lloris",
                "firstName": "Antonio",
                "lastName": "Lloris"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.904101",
        "publicationYear": "2007",
        "publicationDate": "Nov. 2007",
        "articleNumber": "4351986",
        "articleTitle": "Enhanced Leakage Reduction Techniques Using Intermediate Strength Power Gating",
        "volume": "15",
        "issue": "11",
        "startPage": "1215",
        "endPage": "1224",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37966720400,
                "preferredName": "Harmander Singh",
                "firstName": "Harmander",
                "lastName": "Singh"
            },
            {
                "id": 37273761000,
                "preferredName": "Kanak Agarwal",
                "firstName": "Kanak",
                "lastName": "Agarwal"
            },
            {
                "id": 37274874600,
                "preferredName": "Dennis Sylvester",
                "firstName": "Dennis",
                "lastName": "Sylvester"
            },
            {
                "id": 37267237400,
                "preferredName": "Kevin J. Nowka",
                "firstName": "Kevin J.",
                "lastName": "Nowka"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.896909",
        "publicationYear": "2007",
        "publicationDate": "May 2007",
        "articleNumber": "4212144",
        "articleTitle": "Variation-Aware Adaptive Voltage Scaling System",
        "volume": "15",
        "issue": "5",
        "startPage": "560",
        "endPage": "571",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37267096300,
                "preferredName": "Mohamed Elgebaly",
                "firstName": "Mohamed",
                "lastName": "Elgebaly"
            },
            {
                "id": 37276006300,
                "preferredName": "Manoj Sachdev",
                "firstName": "Manoj",
                "lastName": "Sachdev"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.893624",
        "publicationYear": "2007",
        "publicationDate": "March 2007",
        "articleNumber": "4154777",
        "articleTitle": "Arbitrated Time-to-First Spike CMOS Image Sensor With On-Chip Histogram Equalization",
        "volume": "15",
        "issue": "3",
        "startPage": "346",
        "endPage": "357",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37294458700,
                "preferredName": "Chen Shoushun",
                "firstName": "Chen",
                "lastName": "Shoushun"
            },
            {
                "id": 37275353200,
                "preferredName": "Amine Bermak",
                "firstName": "Amine",
                "lastName": "Bermak"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.895245",
        "publicationYear": "2007",
        "publicationDate": "April 2007",
        "articleNumber": "4162514",
        "articleTitle": "Power and Reliability Management of SoCs",
        "volume": "15",
        "issue": "4",
        "startPage": "391",
        "endPage": "403",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37295875800,
                "preferredName": "Tajana Simunic Rosing",
                "firstName": "Tajana Simunic",
                "lastName": "Rosing"
            },
            {
                "id": 37265861900,
                "preferredName": "Kresimir Mihic",
                "firstName": "Kresimir",
                "lastName": "Mihic"
            },
            {
                "id": 37274174300,
                "preferredName": "Giovanni De Micheli",
                "firstName": "Giovanni",
                "lastName": "De Micheli"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.899239",
        "publicationYear": "2007",
        "publicationDate": "July 2007",
        "articleNumber": "4252121",
        "articleTitle": "Utilizing Reverse Short-Channel Effect for Optimal Subthreshold Circuit Design",
        "volume": "15",
        "issue": "7",
        "startPage": "821",
        "endPage": "829",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37696639200,
                "preferredName": "Tae-Hyoung Kim",
                "firstName": "Tae-Hyoung",
                "lastName": "Kim"
            },
            {
                "id": 37290192800,
                "preferredName": "John Keane",
                "firstName": "John",
                "lastName": "Keane"
            },
            {
                "id": 37690685900,
                "preferredName": "Hanyong Eom",
                "firstName": "Hanyong",
                "lastName": "Eom"
            },
            {
                "id": 37279788100,
                "preferredName": "Chris H. Kim",
                "firstName": "Chris H.",
                "lastName": "Kim"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.891102",
        "publicationYear": "2007",
        "publicationDate": "Feb. 2007",
        "articleNumber": "4142772",
        "articleTitle": "Online Fault Tolerance for FPGA Logic Blocks",
        "volume": "15",
        "issue": "2",
        "startPage": "216",
        "endPage": "226",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37297013400,
                "preferredName": "John M. Emmert",
                "firstName": "John M.",
                "lastName": "Emmert"
            },
            {
                "id": 37265075500,
                "preferredName": "Charles E. Stroud",
                "firstName": "Charles E.",
                "lastName": "Stroud"
            },
            {
                "id": 37283990700,
                "preferredName": "Miron Abramovici",
                "firstName": "Miron",
                "lastName": "Abramovici"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.893623",
        "publicationYear": "2007",
        "publicationDate": "March 2007",
        "articleNumber": "4154779",
        "articleTitle": "Low-Power Clock Branch Sharing Double-Edge Triggered Flip-Flop",
        "volume": "15",
        "issue": "3",
        "startPage": "338",
        "endPage": "345",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37273572700,
                "preferredName": "Peiyi Zhao",
                "firstName": "Peiyi",
                "lastName": "Zhao"
            },
            {
                "id": 37294433500,
                "preferredName": "Jason McNeely",
                "firstName": "Jason",
                "lastName": "McNeely"
            },
            {
                "id": 37294439100,
                "preferredName": "Pradeep Golconda",
                "firstName": "Pradeep",
                "lastName": "Golconda"
            },
            {
                "id": 37273386500,
                "preferredName": "Magdy A. Bayoumi",
                "firstName": "Magdy A.",
                "lastName": "Bayoumi"
            },
            {
                "id": 37294437500,
                "preferredName": "Robert A. Barcenas",
                "firstName": "Robert A.",
                "lastName": "Barcenas"
            },
            {
                "id": 37274856400,
                "preferredName": "Weidong Kuang",
                "firstName": "Weidong",
                "lastName": "Kuang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.903938",
        "publicationYear": "2007",
        "publicationDate": "Oct. 2007",
        "articleNumber": "4303117",
        "articleTitle": "A Scalable Dual-Clock FIFO for Data Transfers Between Arbitrary and Haltable Clock Domains",
        "volume": "15",
        "issue": "10",
        "startPage": "1125",
        "endPage": "1134",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37704174100,
                "preferredName": "Ryan W. Apperson",
                "firstName": "Ryan W.",
                "lastName": "Apperson"
            },
            {
                "id": 37535106400,
                "preferredName": "Zhiyi Yu",
                "firstName": "Zhiyi",
                "lastName": "Yu"
            },
            {
                "id": 37271880500,
                "preferredName": "Michael J. Meeuwsen",
                "firstName": "Michael J.",
                "lastName": "Meeuwsen"
            },
            {
                "id": 37392295000,
                "preferredName": "Tinoosh Mohsenin",
                "firstName": "Tinoosh",
                "lastName": "Mohsenin"
            },
            {
                "id": 37271883800,
                "preferredName": "Bevan M. Baas",
                "firstName": "Bevan M.",
                "lastName": "Baas"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.900748",
        "publicationYear": "2007",
        "publicationDate": "Aug. 2007",
        "articleNumber": "4276772",
        "articleTitle": "Hardware Generation of Arbitrary Random Number Distributions From Uniform Distributions Via the Inversion Method",
        "volume": "15",
        "issue": "8",
        "startPage": "952",
        "endPage": "962",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37302082500,
                "preferredName": "Ray C. C. Cheung",
                "firstName": "Ray C. C.",
                "lastName": "Cheung"
            },
            {
                "id": 37280605600,
                "preferredName": "Dong-U Lee",
                "firstName": "Dong-U",
                "lastName": "Lee"
            },
            {
                "id": 37272281200,
                "preferredName": "Wayne Luk",
                "firstName": "Wayne",
                "lastName": "Luk"
            },
            {
                "id": 37272280100,
                "preferredName": "John D. Villasenor",
                "firstName": "John D.",
                "lastName": "Villasenor"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.902206",
        "publicationYear": "2007",
        "publicationDate": "Nov. 2007",
        "articleNumber": "4351983",
        "articleTitle": "The Design of High-Performance Dynamic Asynchronous Pipelines: High-Capacity Style",
        "volume": "15",
        "issue": "11",
        "startPage": "1270",
        "endPage": "1283",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37280903400,
                "preferredName": "Montek Singh",
                "firstName": "Montek",
                "lastName": "Singh"
            },
            {
                "id": 37278359300,
                "preferredName": "Steven M. Nowick",
                "firstName": "Steven M.",
                "lastName": "Nowick"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.893576",
        "publicationYear": "2007",
        "publicationDate": "Feb. 2007",
        "articleNumber": "4142782",
        "articleTitle": "Design Methodology for Global Resonant  ${\\rm H}$-Tree Clock Distribution Networks",
        "volume": "15",
        "issue": "2",
        "startPage": "135",
        "endPage": "148",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37296684500,
                "preferredName": "Jonathan Rosenfeld",
                "firstName": "Jonathan",
                "lastName": "Rosenfeld"
            },
            {
                "id": 37271493500,
                "preferredName": "Eby G. Friedman",
                "firstName": "Eby G.",
                "lastName": "Friedman"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.909801",
        "publicationYear": "2007",
        "publicationDate": "Dec. 2007",
        "articleNumber": "4378271",
        "articleTitle": "Optimization of Pattern Matching Circuits for Regular Expression on FPGA",
        "volume": "15",
        "issue": "12",
        "startPage": "1303",
        "endPage": "1310",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38559865200,
                "preferredName": "Cheng-Hung Lin",
                "firstName": "Cheng-Hung",
                "lastName": "Lin"
            },
            {
                "id": 37281272400,
                "preferredName": "Chih-Tsun Huang",
                "firstName": "Chih-Tsun",
                "lastName": "Huang"
            },
            {
                "id": 37955966000,
                "preferredName": "Chang-Ping Jiang",
                "firstName": "Chang-Ping",
                "lastName": "Jiang"
            },
            {
                "id": 37281063400,
                "preferredName": "Shih-Chieh Chang",
                "firstName": "Shih-Chieh",
                "lastName": "Chang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.903914",
        "publicationYear": "2007",
        "publicationDate": "Oct. 2007",
        "articleNumber": "4303132",
        "articleTitle": "Applying CDMA Technique to Network-on-Chip",
        "volume": "15",
        "issue": "10",
        "startPage": "1091",
        "endPage": "1100",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37293611600,
                "preferredName": "Xin Wang",
                "firstName": "Xin",
                "lastName": "Wang"
            },
            {
                "id": 37288058000,
                "preferredName": "Tapani Ahonen",
                "firstName": "Tapani",
                "lastName": "Ahonen"
            },
            {
                "id": 37274976400,
                "preferredName": "Jari Nurmi",
                "firstName": "Jari",
                "lastName": "Nurmi"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.891101",
        "publicationYear": "2007",
        "publicationDate": "March 2007",
        "articleNumber": "4154766",
        "articleTitle": "Energy Optimization of Multiprocessor Systems on Chip by Voltage Selection",
        "volume": "15",
        "issue": "3",
        "startPage": "262",
        "endPage": "275",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37298953200,
                "preferredName": "Alexandru Andrei",
                "firstName": "Alexandru",
                "lastName": "Andrei"
            },
            {
                "id": 37278884400,
                "preferredName": "Petru Eles",
                "firstName": "Petru",
                "lastName": "Eles"
            },
            {
                "id": 37278887200,
                "preferredName": "Zebo Peng",
                "firstName": "Zebo",
                "lastName": "Peng"
            },
            {
                "id": 38345259800,
                "preferredName": "Marcus T. Schmitz",
                "firstName": "Marcus T.",
                "lastName": "Schmitz"
            },
            {
                "id": 37275577600,
                "preferredName": "Bashir M. Al Hashimi",
                "firstName": "Bashir M.",
                "lastName": "Al Hashimi"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.909795",
        "publicationYear": "2007",
        "publicationDate": "Dec. 2007",
        "articleNumber": "4374120",
        "articleTitle": "Analytical Techniques for Soft Error Rate Modeling and Mitigation of FPGA-Based Designs",
        "volume": "15",
        "issue": "12",
        "startPage": "1320",
        "endPage": "1331",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37295049500,
                "preferredName": "Hossein Asadi",
                "firstName": "Hossein",
                "lastName": "Asadi"
            },
            {
                "id": 37273925100,
                "preferredName": "Mehdi B. Tahoori",
                "firstName": "Mehdi B.",
                "lastName": "Tahoori"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.891093",
        "publicationYear": "2007",
        "publicationDate": "Jan. 2007",
        "articleNumber": "4114353",
        "articleTitle": "A Robust Power Gating Structure and Power Mode Transition Strategy for MTCMOS Design",
        "volume": "15",
        "issue": "1",
        "startPage": "80",
        "endPage": "89",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37298079900,
                "preferredName": "Afshin Abdollahi",
                "firstName": "Afshin",
                "lastName": "Abdollahi"
            },
            {
                "id": 37278289500,
                "preferredName": "Farzan Fallah",
                "firstName": "Farzan",
                "lastName": "Fallah"
            },
            {
                "id": 37278158100,
                "preferredName": "Massoud Pedram",
                "firstName": "Massoud",
                "lastName": "Pedram"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.891081",
        "publicationYear": "2007",
        "publicationDate": "Jan. 2007",
        "articleNumber": "4114362",
        "articleTitle": "A Test Generation Framework for Quantum Cellular Automata Circuits",
        "volume": "15",
        "issue": "1",
        "startPage": "24",
        "endPage": "36",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37275298500,
                "preferredName": "Pallav Gupta",
                "firstName": "Pallav",
                "lastName": "Gupta"
            },
            {
                "id": 37278972600,
                "preferredName": "Niraj K. Jha",
                "firstName": "Niraj K.",
                "lastName": "Jha"
            },
            {
                "id": 37294539500,
                "preferredName": "Loganathan Lingappan",
                "firstName": "Loganathan",
                "lastName": "Lingappan"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.893584",
        "publicationYear": "2007",
        "publicationDate": "Feb. 2007",
        "articleNumber": "4142784",
        "articleTitle": "Segmented Virtual Ground Architecture for Low-Power Embedded SRAM",
        "volume": "15",
        "issue": "2",
        "startPage": "196",
        "endPage": "205",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37273251200,
                "preferredName": "Mohammad Sharifkhani",
                "firstName": "Mohammad",
                "lastName": "Sharifkhani"
            },
            {
                "id": 37276006300,
                "preferredName": "Manoj Sachdev",
                "firstName": "Manoj",
                "lastName": "Sachdev"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.893660",
        "publicationYear": "2007",
        "publicationDate": "April 2007",
        "articleNumber": "4162511",
        "articleTitle": "Simultaneous Dynamic Voltage Scaling of Processors and Communication Links in Real-Time Distributed Embedded Systems",
        "volume": "15",
        "issue": "4",
        "startPage": "427",
        "endPage": "437",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37278981800,
                "preferredName": "Jiong Luo",
                "firstName": "Jiong",
                "lastName": "Luo"
            },
            {
                "id": 37278972600,
                "preferredName": "Niraj K. Jha",
                "firstName": "Niraj K.",
                "lastName": "Jha"
            },
            {
                "id": 37274794400,
                "preferredName": "Li-Shiuan Peh",
                "firstName": "Li-Shiuan",
                "lastName": "Peh"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.902204",
        "publicationYear": "2007",
        "publicationDate": "Sept. 2007",
        "articleNumber": "4292161",
        "articleTitle": "Evaluation of Fully-Integrated Switching Regulators for CMOS Process Technologies",
        "volume": "15",
        "issue": "9",
        "startPage": "1017",
        "endPage": "1027",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38185802500,
                "preferredName": "Jaeseo Lee",
                "firstName": "Jaeseo",
                "lastName": "Lee"
            },
            {
                "id": 37867777400,
                "preferredName": "Geoff Hatcher",
                "firstName": "Geoff",
                "lastName": "Hatcher"
            },
            {
                "id": 37295698600,
                "preferredName": "Lieven Vandenberghe",
                "firstName": "Lieven",
                "lastName": "Vandenberghe"
            },
            {
                "id": 37279100600,
                "preferredName": "Chih-Kong Ken Yang",
                "firstName": "Chih-Kong Ken",
                "lastName": "Yang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.900742",
        "publicationYear": "2007",
        "publicationDate": "Aug. 2007",
        "articleNumber": "4276784",
        "articleTitle": "Synthesis of Predictable Networks-on-Chip-Based Interconnect Architectures for Chip Multiprocessors",
        "volume": "15",
        "issue": "8",
        "startPage": "869",
        "endPage": "880",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37274207100,
                "preferredName": "Srinivasan Murali",
                "firstName": "Srinivasan",
                "lastName": "Murali"
            },
            {
                "id": 37275656500,
                "preferredName": "David Atienza",
                "firstName": "David",
                "lastName": "Atienza"
            },
            {
                "id": 37299748200,
                "preferredName": "Paolo Meloni",
                "firstName": "Paolo",
                "lastName": "Meloni"
            },
            {
                "id": 37299745800,
                "preferredName": "Salvatore Carta",
                "firstName": "Salvatore",
                "lastName": "Carta"
            },
            {
                "id": 37274443600,
                "preferredName": "Luca Benini",
                "firstName": "Luca",
                "lastName": "Benini"
            },
            {
                "id": 37274174300,
                "preferredName": "Giovanni De Micheli",
                "firstName": "Giovanni",
                "lastName": "De Micheli"
            },
            {
                "id": 37299746700,
                "preferredName": "Luigi Raffo",
                "firstName": "Luigi",
                "lastName": "Raffo"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.903940",
        "publicationYear": "2007",
        "publicationDate": "Oct. 2007",
        "articleNumber": "4303125",
        "articleTitle": "ProTaR: An Infrastructure IP for Repairing RAMs in System-on-Chips",
        "volume": "15",
        "issue": "10",
        "startPage": "1135",
        "endPage": "1143",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37281285000,
                "preferredName": "Chao-Da Huang",
                "firstName": "Chao-Da",
                "lastName": "Huang"
            },
            {
                "id": 37279861800,
                "preferredName": "Jin-Fu Li",
                "firstName": "Jin-Fu",
                "lastName": "Li"
            },
            {
                "id": 37397370100,
                "preferredName": "Tsu-Wei Tseng",
                "firstName": "Tsu-Wei",
                "lastName": "Tseng"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.893578",
        "publicationYear": "2007",
        "publicationDate": "Feb. 2007",
        "articleNumber": "4142777",
        "articleTitle": "Interconnect Lifetime Prediction for Reliability-Aware Systems",
        "volume": "15",
        "issue": "2",
        "startPage": "159",
        "endPage": "172",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37277027400,
                "preferredName": "Zhijian Lu",
                "firstName": "Zhijian",
                "lastName": "Lu"
            },
            {
                "id": 37065543900,
                "preferredName": "Wei Huang",
                "firstName": "Wei",
                "lastName": "Huang"
            },
            {
                "id": 37272355600,
                "preferredName": "Mircea R. Stan",
                "firstName": "Mircea R.",
                "lastName": "Stan"
            },
            {
                "id": 37273724700,
                "preferredName": "Kevin Skadron",
                "firstName": "Kevin",
                "lastName": "Skadron"
            },
            {
                "id": 37274887900,
                "preferredName": "John Lach",
                "firstName": "John",
                "lastName": "Lach"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.891091",
        "publicationYear": "2007",
        "publicationDate": "Jan. 2007",
        "articleNumber": "4114366",
        "articleTitle": "SAMBA-Bus: A High Performance Bus Architecture for System-on-Chips",
        "volume": "15",
        "issue": "1",
        "startPage": "69",
        "endPage": "79",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37278951100,
                "preferredName": "Ruibing Lu",
                "firstName": "Ruibing",
                "lastName": "Lu"
            },
            {
                "id": 37272018900,
                "preferredName": "Aiqun Cao",
                "firstName": "Aiqun",
                "lastName": "Cao"
            },
            {
                "id": 37266912100,
                "preferredName": "Cheng-Kok Koh",
                "firstName": "Cheng-Kok",
                "lastName": "Koh"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.899234",
        "publicationYear": "2007",
        "publicationDate": "July 2007",
        "articleNumber": "4252129",
        "articleTitle": "A BIST TPG for Low Power Dissipation and High Fault Coverage",
        "volume": "15",
        "issue": "7",
        "startPage": "777",
        "endPage": "789",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37280454100,
                "preferredName": "Seongmoon Wang",
                "firstName": "Seongmoon",
                "lastName": "Wang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.893659",
        "publicationYear": "2007",
        "publicationDate": "April 2007",
        "articleNumber": "4162502",
        "articleTitle": "On Concurrent Detection of Errors in Polynomial Basis Multiplication",
        "volume": "15",
        "issue": "4",
        "startPage": "413",
        "endPage": "426",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38300436700,
                "preferredName": "Siavash Bayat-Sarmadi",
                "firstName": "Siavash",
                "lastName": "Bayat-Sarmadi"
            },
            {
                "id": 37274209100,
                "preferredName": "M. Anwar Hasan",
                "firstName": "M. Anwar",
                "lastName": "Hasan"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.903921",
        "publicationYear": "2007",
        "publicationDate": "Oct. 2007",
        "articleNumber": "4303128",
        "articleTitle": "An On-Chip Multichannel Waveform Monitor for Diagnosis of Systems-on-a-Chip Integration",
        "volume": "15",
        "issue": "10",
        "startPage": "1101",
        "endPage": "1110",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37554398000,
                "preferredName": "Koichiro Noguchi",
                "firstName": "Koichiro",
                "lastName": "Noguchi"
            },
            {
                "id": 37267253800,
                "preferredName": "Makoto Nagata",
                "firstName": "Makoto",
                "lastName": "Nagata"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.891085",
        "publicationYear": "2007",
        "publicationDate": "Jan. 2007",
        "articleNumber": "4114368",
        "articleTitle": "Fast Passivity Verification and Enforcement via Reciprocal Systems for Interconnects With Large Order Macromodels",
        "volume": "15",
        "issue": "1",
        "startPage": "48",
        "endPage": "59",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37276804600,
                "preferredName": "Dharmendra Saraswat",
                "firstName": "Dharmendra",
                "lastName": "Saraswat"
            },
            {
                "id": 37276460100,
                "preferredName": "Ramachandra Achar",
                "firstName": "Ramachandra",
                "lastName": "Achar"
            },
            {
                "id": 37276462100,
                "preferredName": "Michel S. Nakhla",
                "firstName": "Michel S.",
                "lastName": "Nakhla"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.893580",
        "publicationYear": "2007",
        "publicationDate": "Feb. 2007",
        "articleNumber": "4142773",
        "articleTitle": "A New Single-Ended SRAM Cell With Write-Assist",
        "volume": "15",
        "issue": "2",
        "startPage": "173",
        "endPage": "181",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37282778600,
                "preferredName": "Richard F. Hobson",
                "firstName": "Richard F.",
                "lastName": "Hobson"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.909806",
        "publicationYear": "2007",
        "publicationDate": "Dec. 2007",
        "articleNumber": "4378270",
        "articleTitle": "Temporal Partitioning Data Flow Graphs for Dynamically Reconfigurable Computing",
        "volume": "15",
        "issue": "12",
        "startPage": "1351",
        "endPage": "1361",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37422039500,
                "preferredName": "Yung-Chuan Jiang",
                "firstName": "Yung-Chuan",
                "lastName": "Jiang"
            },
            {
                "id": 37280532500,
                "preferredName": "Jhing-Fa Wang",
                "firstName": "Jhing-Fa",
                "lastName": "Wang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.900739",
        "publicationYear": "2007",
        "publicationDate": "Aug. 2007",
        "articleNumber": "4276781",
        "articleTitle": "Design of an Interconnect Architecture and Signaling Technology for Parallelism in Communication",
        "volume": "15",
        "issue": "8",
        "startPage": "881",
        "endPage": "894",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37281190200,
                "preferredName": "Jongsun Kim",
                "firstName": "Jongsun",
                "lastName": "Kim"
            },
            {
                "id": 37274332200,
                "preferredName": "Ingrid Verbauwhede",
                "firstName": "Ingrid",
                "lastName": "Verbauwhede"
            },
            {
                "id": 38183724300,
                "preferredName": "Mau-Chung Frank Chang",
                "firstName": "Mau-Chung Frank",
                "lastName": "Chang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.893626",
        "publicationYear": "2007",
        "publicationDate": "March 2007",
        "articleNumber": "4154772",
        "articleTitle": "Post Silicon Power/Performance Optimization in the Presence of Process Variations Using Individual Well-Adaptive Body Biasing",
        "volume": "15",
        "issue": "3",
        "startPage": "366",
        "endPage": "376",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37294442800,
                "preferredName": "Justin Gregg",
                "firstName": "Justin",
                "lastName": "Gregg"
            },
            {
                "id": 37276679300,
                "preferredName": "Tom W. Chen",
                "firstName": "Tom W.",
                "lastName": "Chen"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.898726",
        "publicationYear": "2007",
        "publicationDate": "June 2007",
        "articleNumber": "4231891",
        "articleTitle": "Design of an FPGA Logic Element for Implementing Asynchronous NULL Convention Logic Circuits",
        "volume": "15",
        "issue": "6",
        "startPage": "672",
        "endPage": "683",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37335140000,
                "preferredName": "Scott C. Smith",
                "firstName": "Scott C.",
                "lastName": "Smith"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.893606",
        "publicationYear": "2007",
        "publicationDate": "March 2007",
        "articleNumber": "4154765",
        "articleTitle": "Power Modeling and Efficient FPGA Implementation of FHT for Signal Processing",
        "volume": "15",
        "issue": "3",
        "startPage": "286",
        "endPage": "295",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37270846500,
                "preferredName": "Abbes Amira",
                "firstName": "Abbes",
                "lastName": "Amira"
            },
            {
                "id": 37287438100,
                "preferredName": "Shrutisagar Chandrasekaran",
                "firstName": "Shrutisagar",
                "lastName": "Chandrasekaran"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.902203",
        "publicationYear": "2007",
        "publicationDate": "Sept. 2007",
        "articleNumber": "4292162",
        "articleTitle": "Run-Time Integration of Reconfigurable Video Processing Systems",
        "volume": "15",
        "issue": "9",
        "startPage": "1003",
        "endPage": "1016",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37265573900,
                "preferredName": "Pete Sedcole",
                "firstName": "Pete",
                "lastName": "Sedcole"
            },
            {
                "id": 37272281900,
                "preferredName": "Peter Y. K. Cheung",
                "firstName": "Peter Y. K.",
                "lastName": "Cheung"
            },
            {
                "id": 37265574000,
                "preferredName": "George A. Constantinides",
                "firstName": "George A.",
                "lastName": "Constantinides"
            },
            {
                "id": 37272281200,
                "preferredName": "Wayne Luk",
                "firstName": "Wayne",
                "lastName": "Luk"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.898650",
        "publicationYear": "2007",
        "publicationDate": "June 2007",
        "articleNumber": "4231876",
        "articleTitle": "Gate Level Multiple Supply Voltage Assignment Algorithm for Power Optimization Under Timing Constraint",
        "volume": "15",
        "issue": "6",
        "startPage": "637",
        "endPage": "648",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37549844200,
                "preferredName": "Jun Cheng Chi",
                "firstName": "Jun Cheng",
                "lastName": "Chi"
            },
            {
                "id": 37696117100,
                "preferredName": "Hung Hsie Lee",
                "firstName": "Hung Hsie",
                "lastName": "Lee"
            },
            {
                "id": 37695483300,
                "preferredName": "Sung Han Tsai",
                "firstName": "Sung Han",
                "lastName": "Tsai"
            },
            {
                "id": 37270841100,
                "preferredName": "Mely Chen Chi",
                "firstName": "Mely Chen",
                "lastName": "Chi"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.893650",
        "publicationYear": "2007",
        "publicationDate": "May 2007",
        "articleNumber": "4212138",
        "articleTitle": "Software-Based Self-Testing With Multiple-Level Abstractions for Soft Processor Cores",
        "volume": "15",
        "issue": "5",
        "startPage": "505",
        "endPage": "517",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37293075500,
                "preferredName": "Chung-Ho Chen",
                "firstName": "Chung-Ho",
                "lastName": "Chen"
            },
            {
                "id": 37692411200,
                "preferredName": "Chih-Kai Wei",
                "firstName": "Chih-Kai",
                "lastName": "Wei"
            },
            {
                "id": 37674159800,
                "preferredName": "Tai-Hua Lu",
                "firstName": "Tai-Hua",
                "lastName": "Lu"
            },
            {
                "id": 37693647100,
                "preferredName": "Hsun-Wei Gao",
                "firstName": "Hsun-Wei",
                "lastName": "Gao"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.893619",
        "publicationYear": "2007",
        "publicationDate": "March 2007",
        "articleNumber": "4154775",
        "articleTitle": "An Energy-Efficient Reconfigurable Baseband Processor for Wireless Communications",
        "volume": "15",
        "issue": "3",
        "startPage": "319",
        "endPage": "327",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37269766800,
                "preferredName": "Ada S. Y. Poon",
                "firstName": "Ada S. Y.",
                "lastName": "Poon"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.895246",
        "publicationYear": "2007",
        "publicationDate": "April 2007",
        "articleNumber": "4162501",
        "articleTitle": "Computation of Storage Requirements for Multi-Dimensional Signal Processing Applications",
        "volume": "15",
        "issue": "4",
        "startPage": "447",
        "endPage": "460",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37275282900,
                "preferredName": "Florin Balasa",
                "firstName": "Florin",
                "lastName": "Balasa"
            },
            {
                "id": 37275305700,
                "preferredName": "Hongwei Zhu",
                "firstName": "Hongwei",
                "lastName": "Zhu"
            },
            {
                "id": 37294981200,
                "preferredName": "Ilie I. Luican",
                "firstName": "Ilie I.",
                "lastName": "Luican"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.900730",
        "publicationYear": "2007",
        "publicationDate": "Aug. 2007",
        "articleNumber": "4276785",
        "articleTitle": "Systematic Simulation-Based Predictive Synthesis of Integrated Optical Interconnect",
        "volume": "15",
        "issue": "8",
        "startPage": "927",
        "endPage": "940",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37266077500,
                "preferredName": "Ian O'Connor",
                "firstName": "Ian",
                "lastName": "O'Connor"
            },
            {
                "id": 38352632200,
                "preferredName": "Faress Tissafi-Drissi",
                "firstName": "Faress",
                "lastName": "Tissafi-Drissi"
            },
            {
                "id": 37299947800,
                "preferredName": "Fr\u00c9d\u00c9ric Gaffiot",
                "firstName": "Fr\u00c9d\u00c9ric",
                "lastName": "Gaffiot"
            },
            {
                "id": 37298035800,
                "preferredName": "Joni Dambre",
                "firstName": "Joni",
                "lastName": "Dambre"
            },
            {
                "id": 37402198500,
                "preferredName": "Michiel De Wilde",
                "firstName": "Michiel",
                "lastName": "De Wilde"
            },
            {
                "id": 37268323700,
                "preferredName": "Joris Van Campenhout",
                "firstName": "Joris",
                "lastName": "Van Campenhout"
            },
            {
                "id": 37278007000,
                "preferredName": "Dries Van Thourhout",
                "firstName": "Dries",
                "lastName": "Van Thourhout"
            },
            {
                "id": 38295936800,
                "preferredName": "Jan Van Campenhout",
                "firstName": "Jan",
                "lastName": "Van Campenhout"
            },
            {
                "id": 37347522100,
                "preferredName": "Dirk Stroobandt",
                "firstName": "Dirk",
                "lastName": "Stroobandt"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.903947",
        "publicationYear": "2007",
        "publicationDate": "Dec. 2007",
        "articleNumber": "4359554",
        "articleTitle": "PMOS-Only Sleep Switch Dual-Threshold Voltage Domino Logic in Sub-65-nm CMOS Technologies",
        "volume": "15",
        "issue": "12",
        "startPage": "1311",
        "endPage": "1319",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37289193100,
                "preferredName": "Zhiyu Liu",
                "firstName": "Zhiyu",
                "lastName": "Liu"
            },
            {
                "id": 37267138900,
                "preferredName": "Volkan Kursun",
                "firstName": "Volkan",
                "lastName": "Kursun"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.899232",
        "publicationYear": "2007",
        "publicationDate": "July 2007",
        "articleNumber": "4252122",
        "articleTitle": "A Multilayer Data Copy Test Data Compression Scheme for Reducing Shifting-in Power for Multiple Scan Design",
        "volume": "15",
        "issue": "7",
        "startPage": "767",
        "endPage": "776",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37692895300,
                "preferredName": "Shih-Ping Lin",
                "firstName": "Shih-Ping",
                "lastName": "Lin"
            },
            {
                "id": 37280407600,
                "preferredName": "Chung-Len Lee",
                "firstName": "Chung-Len",
                "lastName": "Lee"
            },
            {
                "id": 37280670600,
                "preferredName": "Jwu-E Chen",
                "firstName": "Jwu-E",
                "lastName": "Chen"
            },
            {
                "id": 37351180500,
                "preferredName": "Ji-Jan Chen",
                "firstName": "Ji-Jan",
                "lastName": "Chen"
            },
            {
                "id": 37267341100,
                "preferredName": "Kun-Lun Luo",
                "firstName": "Kun-Lun",
                "lastName": "Luo"
            },
            {
                "id": 37280430300,
                "preferredName": "Wen-Ching Wu",
                "firstName": "Wen-Ching",
                "lastName": "Wu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.896908",
        "publicationYear": "2007",
        "publicationDate": "May 2007",
        "articleNumber": "4212148",
        "articleTitle": "Satisfiability-Based Automatic Test Program Generation and Design for Testability for Microprocessors",
        "volume": "15",
        "issue": "5",
        "startPage": "518",
        "endPage": "530",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37294539500,
                "preferredName": "Loganathan Lingappan",
                "firstName": "Loganathan",
                "lastName": "Lingappan"
            },
            {
                "id": 37278972600,
                "preferredName": "Niraj K. Jha",
                "firstName": "Niraj K.",
                "lastName": "Jha"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.904096",
        "publicationYear": "2007",
        "publicationDate": "Nov. 2007",
        "articleNumber": "4351976",
        "articleTitle": "Generation of Heterogeneous Distributed Architectures for Memory-Intensive Applications Through High-Level Synthesis",
        "volume": "15",
        "issue": "11",
        "startPage": "1191",
        "endPage": "1204",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37407379000,
                "preferredName": "Chao Huang",
                "firstName": "Chao",
                "lastName": "Huang"
            },
            {
                "id": 37283767500,
                "preferredName": "Srivaths Ravi",
                "firstName": "Srivaths",
                "lastName": "Ravi"
            },
            {
                "id": 37275475300,
                "preferredName": "Anand Raghunathan",
                "firstName": "Anand",
                "lastName": "Raghunathan"
            },
            {
                "id": 37278972600,
                "preferredName": "Niraj K. Jha",
                "firstName": "Niraj K.",
                "lastName": "Jha"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.893652",
        "publicationYear": "2007",
        "publicationDate": "May 2007",
        "articleNumber": "4212146",
        "articleTitle": "Embedded Test Decompressor to Reduce the Required Channels and Vector Memory of Tester for Complex Processor Circuit",
        "volume": "15",
        "issue": "5",
        "startPage": "531",
        "endPage": "540",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37280848500,
                "preferredName": "Yinhe Han",
                "firstName": "Yinhe",
                "lastName": "Han"
            },
            {
                "id": 37277445400,
                "preferredName": "Yu Hu",
                "firstName": "Yu",
                "lastName": "Hu"
            },
            {
                "id": 37280862300,
                "preferredName": "Xiaowei Li",
                "firstName": "Xiaowei",
                "lastName": "Li"
            },
            {
                "id": 37281090900,
                "preferredName": "Huawei Li",
                "firstName": "Huawei",
                "lastName": "Li"
            },
            {
                "id": 37273911300,
                "preferredName": "Anshuman Chandra",
                "firstName": "Anshuman",
                "lastName": "Chandra"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.893661",
        "publicationYear": "2007",
        "publicationDate": "April 2007",
        "articleNumber": "4162512",
        "articleTitle": "Optimal Positions of Twists in Global On-Chip Differential Interconnects",
        "volume": "15",
        "issue": "4",
        "startPage": "438",
        "endPage": "446",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37270109700,
                "preferredName": "Eisse Mensink",
                "firstName": "Eisse",
                "lastName": "Mensink"
            },
            {
                "id": 37270154500,
                "preferredName": "Danil Schinkel",
                "firstName": "Danil",
                "lastName": "Schinkel"
            },
            {
                "id": 37273001300,
                "preferredName": "Eric A. M. Klumperink",
                "firstName": "Eric A. M.",
                "lastName": "Klumperink"
            },
            {
                "id": 37270156500,
                "preferredName": "Ed van Tuijl",
                "firstName": "Ed",
                "lastName": "van Tuijl"
            },
            {
                "id": 37274378900,
                "preferredName": "Bram Nauta",
                "firstName": "Bram",
                "lastName": "Nauta"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2006.887813",
        "publicationYear": "2007",
        "publicationDate": "Jan. 2007",
        "articleNumber": "4114355",
        "articleTitle": "Two New Techniques Integrated for Energy-Efficient TLB Design",
        "volume": "15",
        "issue": "1",
        "startPage": "13",
        "endPage": "23",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37279580900,
                "preferredName": "Yen-Jen Chang",
                "firstName": "Yen-Jen",
                "lastName": "Chang"
            },
            {
                "id": 37359093700,
                "preferredName": "Mao-Feng Lan",
                "firstName": "Mao-Feng",
                "lastName": "Lan"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.909799",
        "publicationYear": "2007",
        "publicationDate": "Dec. 2007",
        "articleNumber": "4378269",
        "articleTitle": "A Design-for-Digital-Testability Circuit Structure for $\\Sigma$- $\\Delta$ Modulators",
        "volume": "15",
        "issue": "12",
        "startPage": "1341",
        "endPage": "1350",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37275447200,
                "preferredName": "Hao-Chiao Hong",
                "firstName": "Hao-Chiao",
                "lastName": "Hong"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.896905",
        "publicationYear": "2007",
        "publicationDate": "May 2007",
        "articleNumber": "4212145",
        "articleTitle": "First Silicon Functional Validation and Debug of Multicore Microprocessors",
        "volume": "15",
        "issue": "5",
        "startPage": "495",
        "endPage": "504",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37701718700,
                "preferredName": "Todd J. Foster",
                "firstName": "Todd J.",
                "lastName": "Foster"
            },
            {
                "id": 37695873900,
                "preferredName": "Dennis L. Lastor",
                "firstName": "Dennis L.",
                "lastName": "Lastor"
            },
            {
                "id": 37380248700,
                "preferredName": "Padmaraj Singh",
                "firstName": "Padmaraj",
                "lastName": "Singh"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2006.887804",
        "publicationYear": "2007",
        "publicationDate": "Jan. 2007",
        "articleNumber": "4114370",
        "articleTitle": "Low-Power Rotary Clock Array Design",
        "volume": "15",
        "issue": "1",
        "startPage": "5",
        "endPage": "12",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37290409100,
                "preferredName": "Zhengtao Yu",
                "firstName": "Zhengtao",
                "lastName": "Yu"
            },
            {
                "id": 37280573900,
                "preferredName": "Xun Liu",
                "firstName": "Xun",
                "lastName": "Liu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.902210",
        "publicationYear": "2007",
        "publicationDate": "Sept. 2007",
        "articleNumber": "4292156",
        "articleTitle": "A VLSI Architecture for Image Registration in Real Time",
        "volume": "15",
        "issue": "9",
        "startPage": "981",
        "endPage": "989",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086628845,
                "preferredName": "Nisheeth Gupta",
                "firstName": "Nisheeth",
                "lastName": "Gupta"
            },
            {
                "id": 37086628846,
                "preferredName": "Nikhil Gupta",
                "firstName": "Nikhil",
                "lastName": "Gupta"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.903957",
        "publicationYear": "2007",
        "publicationDate": "Oct. 2007",
        "articleNumber": "4303126",
        "articleTitle": "Low-Power Limited-Search Parallel State Viterbi Decoder Implementation Based on Scarce State Transition",
        "volume": "15",
        "issue": "10",
        "startPage": "1172",
        "endPage": "1176",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37579026800,
                "preferredName": "Jie Jin",
                "firstName": "Jie",
                "lastName": "Jin"
            },
            {
                "id": 37278549800,
                "preferredName": "Chi-ying Tsui",
                "firstName": "Chi-ying",
                "lastName": "Tsui"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.891089",
        "publicationYear": "2007",
        "publicationDate": "Jan. 2007",
        "articleNumber": "4114361",
        "articleTitle": "Speeding Up PEEC Partial Inductance Computations Using a QR-Based Algorithm",
        "volume": "15",
        "issue": "1",
        "startPage": "60",
        "endPage": "68",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37272450300,
                "preferredName": "Dipanjan Gope",
                "firstName": "Dipanjan",
                "lastName": "Gope"
            },
            {
                "id": 37265772700,
                "preferredName": "Albert E. Ruehli",
                "firstName": "Albert E.",
                "lastName": "Ruehli"
            },
            {
                "id": 37277566300,
                "preferredName": "Vikram Jandhyala",
                "firstName": "Vikram",
                "lastName": "Jandhyala"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.891097",
        "publicationYear": "2007",
        "publicationDate": "Feb. 2007",
        "articleNumber": "4142767",
        "articleTitle": "Clock Delayed Domino Logic With Efficient Variable Threshold Voltage Keeper",
        "volume": "15",
        "issue": "2",
        "startPage": "125",
        "endPage": "134",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37273603500,
                "preferredName": "Amir Amirabadi",
                "firstName": "Amir",
                "lastName": "Amirabadi"
            },
            {
                "id": 38270948500,
                "preferredName": "Ali Afzali-Kusha",
                "firstName": "Ali",
                "lastName": "Afzali-Kusha"
            },
            {
                "id": 37296004500,
                "preferredName": "Yousof Mortazavi",
                "firstName": "Yousof",
                "lastName": "Mortazavi"
            },
            {
                "id": 37273839500,
                "preferredName": "Mehrdad Nourani",
                "firstName": "Mehrdad",
                "lastName": "Nourani"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.896913",
        "publicationYear": "2007",
        "publicationDate": "May 2007",
        "articleNumber": "4212136",
        "articleTitle": "Architectural Support for Run-Time Validation of Program Data Properties",
        "volume": "15",
        "issue": "5",
        "startPage": "546",
        "endPage": "559",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37687063400,
                "preferredName": "Divya Arora",
                "firstName": "Divya",
                "lastName": "Arora"
            },
            {
                "id": 37283767500,
                "preferredName": "Srivaths Ravi",
                "firstName": "Srivaths",
                "lastName": "Ravi"
            },
            {
                "id": 37275475300,
                "preferredName": "Anand Raghunathan",
                "firstName": "Anand",
                "lastName": "Raghunathan"
            },
            {
                "id": 37278972600,
                "preferredName": "Niraj K. Jha",
                "firstName": "Niraj K.",
                "lastName": "Jha"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.900744",
        "publicationYear": "2007",
        "publicationDate": "Aug. 2007",
        "articleNumber": "4276783",
        "articleTitle": "Predicting Interconnect Delay for Physical Synthesis in a FPGA CAD Flow",
        "volume": "15",
        "issue": "8",
        "startPage": "895",
        "endPage": "903",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37299199000,
                "preferredName": "Valavan Manohararajah",
                "firstName": "Valavan",
                "lastName": "Manohararajah"
            },
            {
                "id": 37288012700,
                "preferredName": "Gordon R. Chiu",
                "firstName": "Gordon R.",
                "lastName": "Chiu"
            },
            {
                "id": 37289147000,
                "preferredName": "Deshanand P. Singh",
                "firstName": "Deshanand P.",
                "lastName": "Singh"
            },
            {
                "id": 37274910200,
                "preferredName": "Stephen D. Brown",
                "firstName": "Stephen D.",
                "lastName": "Brown"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.898641",
        "publicationYear": "2007",
        "publicationDate": "June 2007",
        "articleNumber": "4231893",
        "articleTitle": "Simultaneous Shield and Buffer Insertion for Crosstalk Noise Reduction in Global Routing",
        "volume": "15",
        "issue": "6",
        "startPage": "624",
        "endPage": "636",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37273953700,
                "preferredName": "Tianpei Zhang",
                "firstName": "Tianpei",
                "lastName": "Zhang"
            },
            {
                "id": 37276061900,
                "preferredName": "Sachin S. Sapatnekar",
                "firstName": "Sachin S.",
                "lastName": "Sapatnekar"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.904312",
        "publicationYear": "2007",
        "publicationDate": "Aug. 2007",
        "articleNumber": "4276776",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems Information for authors",
        "volume": "15",
        "issue": "8",
        "startPage": "C4",
        "endPage": "C4",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.900437",
        "publicationYear": "2007",
        "publicationDate": "May 2007",
        "articleNumber": "4212141",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems society information",
        "volume": "15",
        "issue": "5",
        "startPage": "C3",
        "endPage": "C3",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.902583",
        "publicationYear": "2007",
        "publicationDate": "July 2007",
        "articleNumber": "4252118",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems society information",
        "volume": "15",
        "issue": "7",
        "startPage": "C3",
        "endPage": "C3",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.899716",
        "publicationYear": "2007",
        "publicationDate": "May 2007",
        "articleNumber": "4212139",
        "articleTitle": "Table of contents",
        "volume": "15",
        "issue": "5",
        "startPage": "C1",
        "endPage": "C1",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.901552",
        "publicationYear": "2007",
        "publicationDate": "June 2007",
        "articleNumber": "4231886",
        "articleTitle": "2008 IEEE International Symposium on Circuits and Systems-engineering the environmental revolution (ISCAS 2008)",
        "volume": "15",
        "issue": "6",
        "startPage": "730",
        "endPage": "730",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.893581",
        "publicationYear": "2007",
        "publicationDate": "Feb. 2007",
        "articleNumber": "4142778",
        "articleTitle": "Sharing of SRAM Tables Among NPN-Equivalent LUTs in SRAM-Based FPGAs",
        "volume": "15",
        "issue": "2",
        "startPage": "182",
        "endPage": "195",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38272169800,
                "preferredName": "Jason Meyer",
                "firstName": "Jason",
                "lastName": "Meyer"
            },
            {
                "id": 37281553600,
                "preferredName": "Fatih Kocan",
                "firstName": "Fatih",
                "lastName": "Kocan"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.902207",
        "publicationYear": "2007",
        "publicationDate": "Sept. 2007",
        "articleNumber": "4292160",
        "articleTitle": "Measuring Deep Metastability and Its Effect on Synchronizer Performance",
        "volume": "15",
        "issue": "9",
        "startPage": "1028",
        "endPage": "1039",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37299945100,
                "preferredName": "David J. Kinniment",
                "firstName": "David J.",
                "lastName": "Kinniment"
            },
            {
                "id": 37352771600,
                "preferredName": "Charles E. Dike",
                "firstName": "Charles E.",
                "lastName": "Dike"
            },
            {
                "id": 37298730800,
                "preferredName": "Keith Heron",
                "firstName": "Keith",
                "lastName": "Heron"
            },
            {
                "id": 37299892100,
                "preferredName": "Gordon Russell",
                "firstName": "Gordon",
                "lastName": "Russell"
            },
            {
                "id": 37281350900,
                "preferredName": "Alexandre V. Yakovlev",
                "firstName": "Alexandre V.",
                "lastName": "Yakovlev"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.900725",
        "publicationYear": "2007",
        "publicationDate": "Aug. 2007",
        "articleNumber": "4276787",
        "articleTitle": "Polaris: A System-Level Roadmapping Toolchain for On-Chip Interconnection Networks",
        "volume": "15",
        "issue": "8",
        "startPage": "855",
        "endPage": "868",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37274796300,
                "preferredName": "Vassos Soteriou",
                "firstName": "Vassos",
                "lastName": "Soteriou"
            },
            {
                "id": 37829960600,
                "preferredName": "Noel Eisley",
                "firstName": "Noel",
                "lastName": "Eisley"
            },
            {
                "id": 37336492700,
                "preferredName": "Hangsheng Wang",
                "firstName": "Hangsheng",
                "lastName": "Wang"
            },
            {
                "id": 37089080945,
                "preferredName": "Bin Li",
                "firstName": "Bin",
                "lastName": "Li"
            },
            {
                "id": 37274794400,
                "preferredName": "Li-Shiuan Peh",
                "firstName": "Li-Shiuan",
                "lastName": "Peh"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.899220",
        "publicationYear": "2007",
        "publicationDate": "July 2007",
        "articleNumber": "4252120",
        "articleTitle": "A Novel Charge Recycling Design Scheme Based on Adiabatic Charge Pump",
        "volume": "15",
        "issue": "7",
        "startPage": "733",
        "endPage": "745",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37669794300,
                "preferredName": "Ka-Ming Keung",
                "firstName": "Ka-Ming",
                "lastName": "Keung"
            },
            {
                "id": 37688871400,
                "preferredName": "Vineela Manne",
                "firstName": "Vineela",
                "lastName": "Manne"
            },
            {
                "id": 37274506900,
                "preferredName": "Akhilesh Tyagi",
                "firstName": "Akhilesh",
                "lastName": "Tyagi"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.902205",
        "publicationYear": "2007",
        "publicationDate": "Nov. 2007",
        "articleNumber": "4351982",
        "articleTitle": "The Design of High-Performance Dynamic Asynchronous Pipelines: Lookahead Style",
        "volume": "15",
        "issue": "11",
        "startPage": "1256",
        "endPage": "1269",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37280903400,
                "preferredName": "Montek Singh",
                "firstName": "Montek",
                "lastName": "Singh"
            },
            {
                "id": 37278359300,
                "preferredName": "Steven M. Nowick",
                "firstName": "Steven M.",
                "lastName": "Nowick"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.904100",
        "publicationYear": "2007",
        "publicationDate": "Nov. 2007",
        "articleNumber": "4351977",
        "articleTitle": "Characterizing Multistage Nonlinear Drivers and Variability for Accurate Timing and Noise Analysis",
        "volume": "15",
        "issue": "11",
        "startPage": "1205",
        "endPage": "1214",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37276871700,
                "preferredName": "Peng Li",
                "firstName": "Peng",
                "lastName": "Li"
            },
            {
                "id": 37291639000,
                "preferredName": "Zhuo Feng",
                "firstName": "Zhuo",
                "lastName": "Feng"
            },
            {
                "id": 37369587600,
                "preferredName": "Emrah Acar",
                "firstName": "Emrah",
                "lastName": "Acar"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.904173",
        "publicationYear": "2007",
        "publicationDate": "Nov. 2007",
        "articleNumber": "4351979",
        "articleTitle": "Low-Latency Factorization Architecture for Algebraic Soft-Decision Decoding of Reed\u2013Solomon Codes",
        "volume": "15",
        "issue": "11",
        "startPage": "1225",
        "endPage": "1238",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37281070400,
                "preferredName": "Jun Ma",
                "firstName": "Jun",
                "lastName": "Ma"
            },
            {
                "id": 37266154500,
                "preferredName": "Alexander Vardy",
                "firstName": "Alexander",
                "lastName": "Vardy"
            },
            {
                "id": 37279255300,
                "preferredName": "Zhongfeng Wang",
                "firstName": "Zhongfeng",
                "lastName": "Wang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.893585",
        "publicationYear": "2007",
        "publicationDate": "Feb. 2007",
        "articleNumber": "4142775",
        "articleTitle": "A Quadratic Modeling-Based Framework for Accurate Statistical Timing Analysis Considering Correlations",
        "volume": "15",
        "issue": "2",
        "startPage": "206",
        "endPage": "215",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37267193100,
                "preferredName": "Vishal Khandelwal",
                "firstName": "Vishal",
                "lastName": "Khandelwal"
            },
            {
                "id": 37278954800,
                "preferredName": "Ankur Srivastava",
                "firstName": "Ankur",
                "lastName": "Srivastava"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.893665",
        "publicationYear": "2007",
        "publicationDate": "April 2007",
        "articleNumber": "4162513",
        "articleTitle": "Aiding Side-Channel Attacks on Cryptographic Software With Satisfiability-Based Analysis",
        "volume": "15",
        "issue": "4",
        "startPage": "465",
        "endPage": "470",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37326025200,
                "preferredName": "Nachiketh R. Potlapally",
                "firstName": "Nachiketh R.",
                "lastName": "Potlapally"
            },
            {
                "id": 37275475300,
                "preferredName": "Anand Raghunathan",
                "firstName": "Anand",
                "lastName": "Raghunathan"
            },
            {
                "id": 37283767500,
                "preferredName": "Srivaths Ravi",
                "firstName": "Srivaths",
                "lastName": "Ravi"
            },
            {
                "id": 37278972600,
                "preferredName": "Niraj K. Jha",
                "firstName": "Niraj K.",
                "lastName": "Jha"
            },
            {
                "id": 37276167100,
                "preferredName": "Ruby B. Lee",
                "firstName": "Ruby B.",
                "lastName": "Lee"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.902209",
        "publicationYear": "2007",
        "publicationDate": "Sept. 2007",
        "articleNumber": "4292159",
        "articleTitle": "Design and Optimization of On-Chip Interconnects Using Wave-Pipelined Multiplexed Routing",
        "volume": "15",
        "issue": "9",
        "startPage": "990",
        "endPage": "1002",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37933305900,
                "preferredName": "Ajay J. Joshi",
                "firstName": "Ajay J.",
                "lastName": "Joshi"
            },
            {
                "id": 37687906200,
                "preferredName": "Gerald G. Lopez",
                "firstName": "Gerald G.",
                "lastName": "Lopez"
            },
            {
                "id": 37276332000,
                "preferredName": "Jeffrey A. Davis",
                "firstName": "Jeffrey A.",
                "lastName": "Davis"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.898625",
        "publicationYear": "2007",
        "publicationDate": "June 2007",
        "articleNumber": "4231884",
        "articleTitle": "Parametric Yield Analysis and Optimization in Leakage Dominated Technologies",
        "volume": "15",
        "issue": "6",
        "startPage": "613",
        "endPage": "623",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37273761000,
                "preferredName": "Kanak Agarwal",
                "firstName": "Kanak",
                "lastName": "Agarwal"
            },
            {
                "id": 37281259800,
                "preferredName": "Rahul Rao",
                "firstName": "Rahul",
                "lastName": "Rao"
            },
            {
                "id": 37274874600,
                "preferredName": "Dennis Sylvester",
                "firstName": "Dennis",
                "lastName": "Sylvester"
            },
            {
                "id": 37273730500,
                "preferredName": "Richard Brown",
                "firstName": "Richard",
                "lastName": "Brown"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.904095",
        "publicationYear": "2007",
        "publicationDate": "Nov. 2007",
        "articleNumber": "4351981",
        "articleTitle": "An Overview of a Compiler for Mapping Software Binaries to Hardware",
        "volume": "15",
        "issue": "11",
        "startPage": "1177",
        "endPage": "1190",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37265555200,
                "preferredName": "Gaurav Mittal",
                "firstName": "Gaurav",
                "lastName": "Mittal"
            },
            {
                "id": 37265536500,
                "preferredName": "David Zaretsky",
                "firstName": "David",
                "lastName": "Zaretsky"
            },
            {
                "id": 37280009900,
                "preferredName": "Xiaoyong Tang",
                "firstName": "Xiaoyong",
                "lastName": "Tang"
            },
            {
                "id": 37272513800,
                "preferredName": "Prith Banerjee",
                "firstName": "Prith",
                "lastName": "Banerjee"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.893657",
        "publicationYear": "2007",
        "publicationDate": "April 2007",
        "articleNumber": "4162518",
        "articleTitle": "An Overlapping Scan Architecture for Reducing Both Test Time and Test Power by Pipelining Fault Detection",
        "volume": "15",
        "issue": "4",
        "startPage": "404",
        "endPage": "412",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37291277800,
                "preferredName": "Xiaoding Chen",
                "firstName": "Xiaoding",
                "lastName": "Chen"
            },
            {
                "id": 37292053300,
                "preferredName": "Michael S. Hsiao",
                "firstName": "Michael S.",
                "lastName": "Hsiao"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.898683",
        "publicationYear": "2007",
        "publicationDate": "June 2007",
        "articleNumber": "4231874",
        "articleTitle": "Device-Aware Yield-Centric Dual-$V_{t}$  Design Under Parameter Variations in Nanoscale Technologies",
        "volume": "15",
        "issue": "6",
        "startPage": "660",
        "endPage": "671",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37273299900,
                "preferredName": "Amit Agarwal",
                "firstName": "Amit",
                "lastName": "Agarwal"
            },
            {
                "id": 37292233800,
                "preferredName": "Kunhyuk Kang",
                "firstName": "Kunhyuk",
                "lastName": "Kang"
            },
            {
                "id": 37274842700,
                "preferredName": "Swarup Bhunia",
                "firstName": "Swarup",
                "lastName": "Bhunia"
            },
            {
                "id": 37564412200,
                "preferredName": "James D. Gallagher",
                "firstName": "James D.",
                "lastName": "Gallagher"
            },
            {
                "id": 37274519700,
                "preferredName": "Kaushik Roy",
                "firstName": "Kaushik",
                "lastName": "Roy"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.898670",
        "publicationYear": "2007",
        "publicationDate": "June 2007",
        "articleNumber": "4231892",
        "articleTitle": "Decreased Effectiveness of On-Chip Decoupling Capacitance in High-Frequency Operation",
        "volume": "15",
        "issue": "6",
        "startPage": "649",
        "endPage": "659",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37088431485,
                "preferredName": "Hiroshi Yamamoto",
                "firstName": "Hiroshi",
                "lastName": "Yamamoto"
            },
            {
                "id": 37276332000,
                "preferredName": "Jeffrey A. Davis",
                "firstName": "Jeffrey A.",
                "lastName": "Davis"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.899228",
        "publicationYear": "2007",
        "publicationDate": "July 2007",
        "articleNumber": "4252128",
        "articleTitle": "Supply Switching With Ground Collapse: Simultaneous Control of Subthreshold and Gate Leakage Current in Nanometer-Scale CMOS Circuits",
        "volume": "15",
        "issue": "7",
        "startPage": "758",
        "endPage": "766",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37292092000,
                "preferredName": "Youngsoo Shin",
                "firstName": "Youngsoo",
                "lastName": "Shin"
            },
            {
                "id": 38104403100,
                "preferredName": "Sewan Heo",
                "firstName": "Sewan",
                "lastName": "Heo"
            },
            {
                "id": 37292766500,
                "preferredName": "Hyung-Ock Kim",
                "firstName": "Hyung-Ock",
                "lastName": "Kim"
            },
            {
                "id": 38184322000,
                "preferredName": "Jung Yun Choi",
                "firstName": "Jung Yun",
                "lastName": "Choi"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.904097",
        "publicationYear": "2007",
        "publicationDate": "Oct. 2007",
        "articleNumber": "4303127",
        "articleTitle": "Code Compression for VLIW Embedded Systems Using a Self-Generating Table",
        "volume": "15",
        "issue": "10",
        "startPage": "1160",
        "endPage": "1171",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37714592700,
                "preferredName": "Chang Hong Lin",
                "firstName": "Chang Hong",
                "lastName": "Lin"
            },
            {
                "id": 37089104489,
                "preferredName": "Yuan Xie",
                "firstName": "Yuan",
                "lastName": "Xie"
            },
            {
                "id": 37284351200,
                "preferredName": "Wayne Wolf",
                "firstName": "Wayne",
                "lastName": "Wolf"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.904105",
        "publicationYear": "2007",
        "publicationDate": "Dec. 2007",
        "articleNumber": "4359555",
        "articleTitle": "Efficient Modeling of Transmission Lines With Electromagnetic Wave Coupling by Using the Finite Difference Quadrature Method",
        "volume": "15",
        "issue": "12",
        "startPage": "1289",
        "endPage": "1302",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37088076423,
                "preferredName": "Qinwei Xu",
                "firstName": "Qinwei",
                "lastName": "Xu"
            },
            {
                "id": 37278367400,
                "preferredName": "Pinaki Mazumder",
                "firstName": "Pinaki",
                "lastName": "Mazumder"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.899238",
        "publicationYear": "2007",
        "publicationDate": "July 2007",
        "articleNumber": "4252130",
        "articleTitle": "Further Exploring the Strength of Prediction in the Factorization of Soft-Decision Reed\u2013Solomon Decoding",
        "volume": "15",
        "issue": "7",
        "startPage": "811",
        "endPage": "820",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37279339400,
                "preferredName": "Xinmiao Zhang",
                "firstName": "Xinmiao",
                "lastName": "Zhang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.893608",
        "publicationYear": "2007",
        "publicationDate": "March 2007",
        "articleNumber": "4154764",
        "articleTitle": "Hybrid Architectures for Efficient and Secure Face Authentication in Embedded Systems",
        "volume": "15",
        "issue": "3",
        "startPage": "296",
        "endPage": "308",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37273998500,
                "preferredName": "Najwa Aaraj",
                "firstName": "Najwa",
                "lastName": "Aaraj"
            },
            {
                "id": 37283767500,
                "preferredName": "Srivaths Ravi",
                "firstName": "Srivaths",
                "lastName": "Ravi"
            },
            {
                "id": 37275475300,
                "preferredName": "Anand Raghunathan",
                "firstName": "Anand",
                "lastName": "Raghunathan"
            },
            {
                "id": 37278972600,
                "preferredName": "Niraj K. Jha",
                "firstName": "Niraj K.",
                "lastName": "Jha"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.893577",
        "publicationYear": "2007",
        "publicationDate": "Feb. 2007",
        "articleNumber": "4142785",
        "articleTitle": "Integrated Placement and Skew Optimization for Rotary Clocking",
        "volume": "15",
        "issue": "2",
        "startPage": "149",
        "endPage": "158",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37286892500,
                "preferredName": "Ganesh Venkataraman",
                "firstName": "Ganesh",
                "lastName": "Venkataraman"
            },
            {
                "id": 37278204300,
                "preferredName": "Jiang Hu",
                "firstName": "Jiang",
                "lastName": "Hu"
            },
            {
                "id": 37275916700,
                "preferredName": "Frank Liu",
                "firstName": "Frank",
                "lastName": "Liu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.893645",
        "publicationYear": "2007",
        "publicationDate": "April 2007",
        "articleNumber": "4162515",
        "articleTitle": "SIMPPL: An Adaptable SoC Framework Using a Programmable Controller IP Interface to Facilitate Design Reuse",
        "volume": "15",
        "issue": "4",
        "startPage": "377",
        "endPage": "390",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37299243200,
                "preferredName": "Lesley Shannon",
                "firstName": "Lesley",
                "lastName": "Shannon"
            },
            {
                "id": 37266119000,
                "preferredName": "Paul Chow",
                "firstName": "Paul",
                "lastName": "Chow"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.893609",
        "publicationYear": "2007",
        "publicationDate": "March 2007",
        "articleNumber": "4154773",
        "articleTitle": "Architecture and Implementation of an Interpolation Processor for Soft-Decision Reed\u2013Solomon Decoding",
        "volume": "15",
        "issue": "3",
        "startPage": "309",
        "endPage": "318",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37265461200,
                "preferredName": "Warren J. Gross",
                "firstName": "Warren J.",
                "lastName": "Gross"
            },
            {
                "id": 37272332900,
                "preferredName": "Frank R. Kschischang",
                "firstName": "Frank R.",
                "lastName": "Kschischang"
            },
            {
                "id": 37445101500,
                "preferredName": "P. Glenn Gulak",
                "firstName": "P. Glenn",
                "lastName": "Gulak"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.893603",
        "publicationYear": "2007",
        "publicationDate": "March 2007",
        "articleNumber": "4154774",
        "articleTitle": "A Predictably Low-Leakage ASIC Design Style",
        "volume": "15",
        "issue": "3",
        "startPage": "276",
        "endPage": "285",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37294578000,
                "preferredName": "Nikhil Jayakumar",
                "firstName": "Nikhil",
                "lastName": "Jayakumar"
            },
            {
                "id": 37275811600,
                "preferredName": "Sunil P. Khatri",
                "firstName": "Sunil P.",
                "lastName": "Khatri"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.902202",
        "publicationYear": "2007",
        "publicationDate": "Sept. 2007",
        "articleNumber": "4292151",
        "articleTitle": "An Efficient Approach to On-Chip Logic Minimization",
        "volume": "15",
        "issue": "9",
        "startPage": "1040",
        "endPage": "1050",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37549486200,
                "preferredName": "Seraj Ahmad",
                "firstName": "Seraj",
                "lastName": "Ahmad"
            },
            {
                "id": 37284436000,
                "preferredName": "Rabi N. Mahapatra",
                "firstName": "Rabi N.",
                "lastName": "Mahapatra"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.900738",
        "publicationYear": "2007",
        "publicationDate": "Aug. 2007",
        "articleNumber": "4276789",
        "articleTitle": "Fast Variational Interconnect Delay and Slew Computation Using Quadratic Models",
        "volume": "15",
        "issue": "8",
        "startPage": "913",
        "endPage": "926",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37288428500,
                "preferredName": "Xiaoji Ye",
                "firstName": "Xiaoji",
                "lastName": "Ye"
            },
            {
                "id": 37275916700,
                "preferredName": "Frank Liu",
                "firstName": "Frank",
                "lastName": "Liu"
            },
            {
                "id": 37276871700,
                "preferredName": "Peng Li",
                "firstName": "Peng",
                "lastName": "Li"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.896916",
        "publicationYear": "2007",
        "publicationDate": "May 2007",
        "articleNumber": "4212147",
        "articleTitle": "Thermal Management of On-Chip Caches Through Power Density Minimization",
        "volume": "15",
        "issue": "5",
        "startPage": "592",
        "endPage": "604",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37565974900,
                "preferredName": "Ja Chun Ku",
                "firstName": "Ja Chun",
                "lastName": "Ku"
            },
            {
                "id": 37542758100,
                "preferredName": "Serkan Ozdemir",
                "firstName": "Serkan",
                "lastName": "Ozdemir"
            },
            {
                "id": 38367265800,
                "preferredName": "Gokhan Memik",
                "firstName": "Gokhan",
                "lastName": "Memik"
            },
            {
                "id": 37271363500,
                "preferredName": "Yehea Ismail",
                "firstName": "Yehea",
                "lastName": "Ismail"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.903924",
        "publicationYear": "2007",
        "publicationDate": "Oct. 2007",
        "articleNumber": "4303129",
        "articleTitle": "Simultaneous On-Chip Bus Synthesis and Voltage Scaling Under Random On-Chip Data Traffic",
        "volume": "15",
        "issue": "10",
        "startPage": "1111",
        "endPage": "1124",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37285123900,
                "preferredName": "Sujan Pandey",
                "firstName": "Sujan",
                "lastName": "Pandey"
            },
            {
                "id": 37277320300,
                "preferredName": "Manfred Glesner",
                "firstName": "Manfred",
                "lastName": "Glesner"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.900745",
        "publicationYear": "2007",
        "publicationDate": "Aug. 2007",
        "articleNumber": "4276780",
        "articleTitle": "Stochastic Power/Ground Supply Voltage Prediction and Optimization Via Analytical Placement",
        "volume": "15",
        "issue": "8",
        "startPage": "904",
        "endPage": "912",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37273666400,
                "preferredName": "Andrew B. Kahng",
                "firstName": "Andrew B.",
                "lastName": "Kahng"
            },
            {
                "id": 37089735592,
                "preferredName": "Bao Liu",
                "firstName": "Bao",
                "lastName": "Liu"
            },
            {
                "id": 37278377300,
                "preferredName": "Qinke Wang",
                "firstName": "Qinke",
                "lastName": "Wang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.898740",
        "publicationYear": "2007",
        "publicationDate": "June 2007",
        "articleNumber": "4231875",
        "articleTitle": "Exploring Software Partitions for Fast Security Processing on a Multiprocessor Mobile SoC",
        "volume": "15",
        "issue": "6",
        "startPage": "699",
        "endPage": "710",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37687063400,
                "preferredName": "Divya Arora",
                "firstName": "Divya",
                "lastName": "Arora"
            },
            {
                "id": 37275475300,
                "preferredName": "Anand Raghunathan",
                "firstName": "Anand",
                "lastName": "Raghunathan"
            },
            {
                "id": 37283767500,
                "preferredName": "Srivaths Ravi",
                "firstName": "Srivaths",
                "lastName": "Ravi"
            },
            {
                "id": 37326029100,
                "preferredName": "Murugan Sankaradass",
                "firstName": "Murugan",
                "lastName": "Sankaradass"
            },
            {
                "id": 37278972600,
                "preferredName": "Niraj K. Jha",
                "firstName": "Niraj K.",
                "lastName": "Jha"
            },
            {
                "id": 37284518600,
                "preferredName": "Srimat T. Chakradhar",
                "firstName": "Srimat T.",
                "lastName": "Chakradhar"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.904128",
        "publicationYear": "2007",
        "publicationDate": "Nov. 2007",
        "articleNumber": "4351985",
        "articleTitle": "Graphical $I_{\\rm DDQ}$ Signatures Reduce Defect Level and Yield Loss",
        "volume": "15",
        "issue": "11",
        "startPage": "1245",
        "endPage": "1255",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37943795400,
                "preferredName": "Lan Rao",
                "firstName": "Lan",
                "lastName": "Rao"
            },
            {
                "id": 37330540600,
                "preferredName": "Michael L. Bushnell",
                "firstName": "Michael L.",
                "lastName": "Bushnell"
            },
            {
                "id": 37285278500,
                "preferredName": "Vishwani D. Agrawal",
                "firstName": "Vishwani D.",
                "lastName": "Agrawal"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.899240",
        "publicationYear": "2007",
        "publicationDate": "July 2007",
        "articleNumber": "4252123",
        "articleTitle": "Microarchitecture Configurations and Floorplanning Co-Optimization",
        "volume": "15",
        "issue": "7",
        "startPage": "830",
        "endPage": "841",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37271761800,
                "preferredName": "Changbo Long",
                "firstName": "Changbo",
                "lastName": "Long"
            },
            {
                "id": 37282504700,
                "preferredName": "Lucanus J. Simonson",
                "firstName": "Lucanus J.",
                "lastName": "Simonson"
            },
            {
                "id": 37273522100,
                "preferredName": "Weiping Liao",
                "firstName": "Weiping",
                "lastName": "Liao"
            },
            {
                "id": 37269852200,
                "preferredName": "Lei He",
                "firstName": "Lei",
                "lastName": "He"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.899235",
        "publicationYear": "2007",
        "publicationDate": "July 2007",
        "articleNumber": "4252125",
        "articleTitle": "Diagnosing At-Speed Scan BIST Circuits Using a Low Speed and Low Memory Tester",
        "volume": "15",
        "issue": "7",
        "startPage": "790",
        "endPage": "800",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37423364700,
                "preferredName": "Yoshiyuki Nakamura",
                "firstName": "Yoshiyuki",
                "lastName": "Nakamura"
            },
            {
                "id": 37688861100,
                "preferredName": "Thomas Clouqueur",
                "firstName": "Thomas",
                "lastName": "Clouqueur"
            },
            {
                "id": 37273588500,
                "preferredName": "Kewal K. Saluja",
                "firstName": "Kewal K.",
                "lastName": "Saluja"
            },
            {
                "id": 37273570900,
                "preferredName": "Hideo Fujiwara",
                "firstName": "Hideo",
                "lastName": "Fujiwara"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.899226",
        "publicationYear": "2007",
        "publicationDate": "July 2007",
        "articleNumber": "4252113",
        "articleTitle": "Variations-Aware Low-Power Design and Block Clustering With Voltage Scaling",
        "volume": "15",
        "issue": "7",
        "startPage": "746",
        "endPage": "757",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37265570900,
                "preferredName": "Navid Azizi",
                "firstName": "Navid",
                "lastName": "Azizi"
            },
            {
                "id": 37331578300,
                "preferredName": "Muhammad M. Khellah",
                "firstName": "Muhammad M.",
                "lastName": "Khellah"
            },
            {
                "id": 37268283400,
                "preferredName": "Vivek K. De",
                "firstName": "Vivek K.",
                "lastName": "De"
            },
            {
                "id": 37276317600,
                "preferredName": "Farid N. Najm",
                "firstName": "Farid N.",
                "lastName": "Najm"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.909807",
        "publicationYear": "2007",
        "publicationDate": "Dec. 2007",
        "articleNumber": "4380267",
        "articleTitle": "Wire Sizing and Spacing for Lithographic Printability and Timing Optimization",
        "volume": "15",
        "issue": "12",
        "startPage": "1332",
        "endPage": "1340",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38506886300,
                "preferredName": "Ke Cao",
                "firstName": "Ke",
                "lastName": "Cao"
            },
            {
                "id": 37278204300,
                "preferredName": "Jiang Hu",
                "firstName": "Jiang",
                "lastName": "Hu"
            },
            {
                "id": 37089116450,
                "preferredName": "Mosong Cheng",
                "firstName": "Mosong",
                "lastName": "Cheng"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.903943",
        "publicationYear": "2007",
        "publicationDate": "Oct. 2007",
        "articleNumber": "4303118",
        "articleTitle": "Wafer-Level Modular Testing of Core-Based SoCs",
        "volume": "15",
        "issue": "10",
        "startPage": "1144",
        "endPage": "1154",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37294016900,
                "preferredName": "Sudarshan Bahukudumbi",
                "firstName": "Sudarshan",
                "lastName": "Bahukudumbi"
            },
            {
                "id": 37273459000,
                "preferredName": "Krishnendu Chakrabarty",
                "firstName": "Krishnendu",
                "lastName": "Chakrabarty"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.891082",
        "publicationYear": "2007",
        "publicationDate": "Jan. 2007",
        "articleNumber": "4114354",
        "articleTitle": "Go/No-Go Testing of VCO Modulation RF Transceivers Through the Delayed-RF Setup",
        "volume": "15",
        "issue": "1",
        "startPage": "37",
        "endPage": "47",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37298264800,
                "preferredName": "Erkan Acar",
                "firstName": "Erkan",
                "lastName": "Acar"
            },
            {
                "id": 37275335200,
                "preferredName": "Sule Ozev",
                "firstName": "Sule",
                "lastName": "Ozev"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.903911",
        "publicationYear": "2007",
        "publicationDate": "Oct. 2007",
        "articleNumber": "4303124",
        "articleTitle": "Utilizing Redundancy for Timing Critical Interconnect",
        "volume": "15",
        "issue": "10",
        "startPage": "1067",
        "endPage": "1080",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37290175500,
                "preferredName": "Shiyan Hu",
                "firstName": "Shiyan",
                "lastName": "Hu"
            },
            {
                "id": 37714137800,
                "preferredName": "Qiuyang Li",
                "firstName": "Qiuyang",
                "lastName": "Li"
            },
            {
                "id": 37278204300,
                "preferredName": "Jiang Hu",
                "firstName": "Jiang",
                "lastName": "Hu"
            },
            {
                "id": 37276871700,
                "preferredName": "Peng Li",
                "firstName": "Peng",
                "lastName": "Li"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.894700",
        "publicationYear": "2007",
        "publicationDate": "March 2007",
        "articleNumber": "4154771",
        "articleTitle": "Editorial",
        "volume": "15",
        "issue": "3",
        "startPage": "249",
        "endPage": "261",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37278972600,
                "preferredName": "Niraj K. Jha",
                "firstName": "Niraj K.",
                "lastName": "Jha"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.903909",
        "publicationYear": "2007",
        "publicationDate": "Oct. 2007",
        "articleNumber": "4303123",
        "articleTitle": "Guest Editorial Special Section on System-on-Chip Integration: Challenges and Implications",
        "volume": "15",
        "issue": "10",
        "startPage": "1065",
        "endPage": "1066",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37270060900,
                "preferredName": "Radu M. Secareanu",
                "firstName": "Radu M.",
                "lastName": "Secareanu"
            },
            {
                "id": 38626558900,
                "preferredName": "Andrew Marshall",
                "firstName": "Andrew",
                "lastName": "Marshall"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.892306",
        "publicationYear": "2007",
        "publicationDate": "Jan. 2007",
        "articleNumber": "4114360",
        "articleTitle": "A Reflection on the TVLSI Editorial Process and the Announcement of a New Editor-In-Chief",
        "volume": "15",
        "issue": "1",
        "startPage": "1",
        "endPage": "4",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37273564100,
                "preferredName": "Nagarajan Ranganathan",
                "firstName": "Nagarajan",
                "lastName": "Ranganathan"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.896903",
        "publicationYear": "2007",
        "publicationDate": "May 2007",
        "articleNumber": "4212143",
        "articleTitle": "Guest Editorial: Special Section on \u201cAutonomous Silicon Validation and Testing of Microprocessors and Microprocessor-Based Systems\u201d",
        "volume": "15",
        "issue": "5",
        "startPage": "493",
        "endPage": "494",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37276979600,
                "preferredName": "Dimitris Gizopoulos",
                "firstName": "Dimitris",
                "lastName": "Gizopoulos"
            },
            {
                "id": 37280157800,
                "preferredName": "Robert C. Aitken",
                "firstName": "Robert C.",
                "lastName": "Aitken"
            },
            {
                "id": 37276072500,
                "preferredName": "Sandip Kundu",
                "firstName": "Sandip",
                "lastName": "Kundu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.895657",
        "publicationYear": "2007",
        "publicationDate": "Feb. 2007",
        "articleNumber": "4142780",
        "articleTitle": "Order form for reprints",
        "volume": "15",
        "issue": "2",
        "startPage": "247",
        "endPage": "247",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.902588",
        "publicationYear": "2007",
        "publicationDate": "July 2007",
        "articleNumber": "4252126",
        "articleTitle": "Special Section on Application-Specific Processors",
        "volume": "15",
        "issue": "7",
        "startPage": "851",
        "endPage": "851",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.901554",
        "publicationYear": "2007",
        "publicationDate": "June 2007",
        "articleNumber": "4231888",
        "articleTitle": "Quality without compromise [advertisement]",
        "volume": "15",
        "issue": "6",
        "startPage": "732",
        "endPage": "732",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.900440",
        "publicationYear": "2007",
        "publicationDate": "May 2007",
        "articleNumber": "4212151",
        "articleTitle": "Leading the field since 1884 [advertisement]",
        "volume": "15",
        "issue": "5",
        "startPage": "611",
        "endPage": "611",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.907976",
        "publicationYear": "2007",
        "publicationDate": "Oct. 2007",
        "articleNumber": "4303121",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems society information",
        "volume": "15",
        "issue": "10",
        "startPage": "C3",
        "endPage": "C3",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.905871",
        "publicationYear": "2007",
        "publicationDate": "Sept. 2007",
        "articleNumber": "4292152",
        "articleTitle": "Table of contents",
        "volume": "15",
        "issue": "9",
        "startPage": "C1",
        "endPage": "C1",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.897497",
        "publicationYear": "2007",
        "publicationDate": "April 2007",
        "articleNumber": "4162504",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems publication information",
        "volume": "15",
        "issue": "4",
        "startPage": "C2",
        "endPage": "C2",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.907686",
        "publicationYear": "2007",
        "publicationDate": "Oct. 2007",
        "articleNumber": "4303119",
        "articleTitle": "Table of contents",
        "volume": "15",
        "issue": "10",
        "startPage": "C1",
        "endPage": "C1",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.906536",
        "publicationYear": "2007",
        "publicationDate": "Sept. 2007",
        "articleNumber": "4292154",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems society information",
        "volume": "15",
        "issue": "9",
        "startPage": "C3",
        "endPage": "C3",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.897502",
        "publicationYear": "2007",
        "publicationDate": "April 2007",
        "articleNumber": "4162506",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems Information for authors",
        "volume": "15",
        "issue": "4",
        "startPage": "C4",
        "endPage": "C4",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.910174",
        "publicationYear": "2007",
        "publicationDate": "Nov. 2007",
        "articleNumber": "4351973",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems publication information",
        "volume": "15",
        "issue": "11",
        "startPage": "C2",
        "endPage": "C2",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.910177",
        "publicationYear": "2007",
        "publicationDate": "Nov. 2007",
        "articleNumber": "4351975",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems Information for authors",
        "volume": "15",
        "issue": "11",
        "startPage": "C4",
        "endPage": "C4",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.896530",
        "publicationYear": "2007",
        "publicationDate": "March 2007",
        "articleNumber": "4154770",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems Information for authors",
        "volume": "15",
        "issue": "3",
        "startPage": "C4",
        "endPage": "C4",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.893444",
        "publicationYear": "2007",
        "publicationDate": "Jan. 2007",
        "articleNumber": "4114357",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems publication information",
        "volume": "15",
        "issue": "1",
        "startPage": "C2",
        "endPage": "C2",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.896528",
        "publicationYear": "2007",
        "publicationDate": "March 2007",
        "articleNumber": "4154768",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems publication information",
        "volume": "15",
        "issue": "3",
        "startPage": "C2",
        "endPage": "C2",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.903505",
        "publicationYear": "2007",
        "publicationDate": "Aug. 2007",
        "articleNumber": "4276773",
        "articleTitle": "Table of contents",
        "volume": "15",
        "issue": "8",
        "startPage": "C1",
        "endPage": "C1",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.912359",
        "publicationYear": "2007",
        "publicationDate": "Dec. 2007",
        "articleNumber": "4390090",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems Information for authors",
        "volume": "15",
        "issue": "12",
        "startPage": "C4",
        "endPage": "C4",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.893447",
        "publicationYear": "2007",
        "publicationDate": "Jan. 2007",
        "articleNumber": "4114359",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems Information for authors",
        "volume": "15",
        "issue": "1",
        "startPage": "C4",
        "endPage": "C4",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.900652",
        "publicationYear": "2007",
        "publicationDate": "June 2007",
        "articleNumber": "4231877",
        "articleTitle": "Table of contents",
        "volume": "15",
        "issue": "6",
        "startPage": "C1",
        "endPage": "C1",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.895655",
        "publicationYear": "2007",
        "publicationDate": "Feb. 2007",
        "articleNumber": "4142771",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems Information for authors",
        "volume": "15",
        "issue": "2",
        "startPage": "C4",
        "endPage": "C4",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.912356",
        "publicationYear": "2007",
        "publicationDate": "Dec. 2007",
        "articleNumber": "4390088",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems publication information",
        "volume": "15",
        "issue": "12",
        "startPage": "C2",
        "endPage": "C2",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.904313",
        "publicationYear": "2007",
        "publicationDate": "Aug. 2007",
        "articleNumber": "4276775",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems society information",
        "volume": "15",
        "issue": "8",
        "startPage": "C3",
        "endPage": "C3",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.900436",
        "publicationYear": "2007",
        "publicationDate": "May 2007",
        "articleNumber": "4212140",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems publication information",
        "volume": "15",
        "issue": "5",
        "startPage": "C2",
        "endPage": "C2",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.902582",
        "publicationYear": "2007",
        "publicationDate": "July 2007",
        "articleNumber": "4252117",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems publication information",
        "volume": "15",
        "issue": "7",
        "startPage": "C2",
        "endPage": "C2",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.901559",
        "publicationYear": "2007",
        "publicationDate": "June 2007",
        "articleNumber": "4231879",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems society information",
        "volume": "15",
        "issue": "6",
        "startPage": "C3",
        "endPage": "C3",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.895644",
        "publicationYear": "2007",
        "publicationDate": "Feb. 2007",
        "articleNumber": "4142769",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems publication information",
        "volume": "15",
        "issue": "2",
        "startPage": "C2",
        "endPage": "C2",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.900438",
        "publicationYear": "2007",
        "publicationDate": "May 2007",
        "articleNumber": "4212142",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems Information for authors",
        "volume": "15",
        "issue": "5",
        "startPage": "C4",
        "endPage": "C4",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.902585",
        "publicationYear": "2007",
        "publicationDate": "July 2007",
        "articleNumber": "4252119",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems Information for authors",
        "volume": "15",
        "issue": "7",
        "startPage": "C4",
        "endPage": "C4",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.893449",
        "publicationYear": "2007",
        "publicationDate": "Jan. 2007",
        "articleNumber": "4114367",
        "articleTitle": "Order form for reprints",
        "volume": "15",
        "issue": "1",
        "startPage": "124",
        "endPage": "124",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.901551",
        "publicationYear": "2007",
        "publicationDate": "June 2007",
        "articleNumber": "4231885",
        "articleTitle": "Special section on networks-on-chip",
        "volume": "15",
        "issue": "6",
        "startPage": "729",
        "endPage": "729",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.901553",
        "publicationYear": "2007",
        "publicationDate": "June 2007",
        "articleNumber": "4231887",
        "articleTitle": "Leading the field since 1884 [advertisement]",
        "volume": "15",
        "issue": "6",
        "startPage": "731",
        "endPage": "731",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.895658",
        "publicationYear": "2007",
        "publicationDate": "Feb. 2007",
        "articleNumber": "4142781",
        "articleTitle": "Explore IEL IEEE's most comprehensive resource [advertisement]",
        "volume": "15",
        "issue": "2",
        "startPage": "248",
        "endPage": "248",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.900439",
        "publicationYear": "2007",
        "publicationDate": "May 2007",
        "articleNumber": "4212150",
        "articleTitle": "Have you visited lately? www.ieee.org [advertisement]",
        "volume": "15",
        "issue": "5",
        "startPage": "610",
        "endPage": "610",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.902586",
        "publicationYear": "2007",
        "publicationDate": "2007",
        "articleNumber": "4252127",
        "articleTitle": "2008 IEEE International Symposium on Circuits and Systems-engineering the environmental revolution (ISCAS 2008)",
        "volume": "15",
        "issue": "7",
        "startPage": "852",
        "endPage": "852",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.907975",
        "publicationYear": "2007",
        "publicationDate": "Oct. 2007",
        "articleNumber": "4303120",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems publication information",
        "volume": "15",
        "issue": "10",
        "startPage": "C2",
        "endPage": "C2",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.896820",
        "publicationYear": "2007",
        "publicationDate": "April 2007",
        "articleNumber": "4162503",
        "articleTitle": "Table of contents",
        "volume": "15",
        "issue": "4",
        "startPage": "C1",
        "endPage": "C1",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.895656",
        "publicationYear": "2007",
        "publicationDate": "Feb. 2007",
        "articleNumber": "4142779",
        "articleTitle": "2007 IEEE International Symposium on Circuits and Systems (ISCAS 2007)",
        "volume": "15",
        "issue": "2",
        "startPage": "246",
        "endPage": "246",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.900441",
        "publicationYear": "2007",
        "publicationDate": "May 2007",
        "articleNumber": "4212152",
        "articleTitle": "Explore IEL IEEE's most comprehensive resource [advertisement]",
        "volume": "15",
        "issue": "5",
        "startPage": "612",
        "endPage": "612",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.907977",
        "publicationYear": "2007",
        "publicationDate": "Oct. 2007",
        "articleNumber": "4303122",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems Information for authors",
        "volume": "15",
        "issue": "10",
        "startPage": "C4",
        "endPage": "C4",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.906535",
        "publicationYear": "2007",
        "publicationDate": "Sept. 2007",
        "articleNumber": "4292153",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems publication information",
        "volume": "15",
        "issue": "9",
        "startPage": "C2",
        "endPage": "C2",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.897500",
        "publicationYear": "2007",
        "publicationDate": "April 2007",
        "articleNumber": "4162505",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems society information",
        "volume": "15",
        "issue": "4",
        "startPage": "C3",
        "endPage": "C3",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.906537",
        "publicationYear": "2007",
        "publicationDate": "Sept. 2007",
        "articleNumber": "4292155",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems Information for authors",
        "volume": "15",
        "issue": "9",
        "startPage": "C4",
        "endPage": "C4",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.909855",
        "publicationYear": "2007",
        "publicationDate": "Nov. 2007",
        "articleNumber": "4351972",
        "articleTitle": "Table of contents",
        "volume": "15",
        "issue": "11",
        "startPage": "C1",
        "endPage": "C1",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.910176",
        "publicationYear": "2007",
        "publicationDate": "Nov. 2007",
        "articleNumber": "4351974",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems society information",
        "volume": "15",
        "issue": "11",
        "startPage": "C3",
        "endPage": "C3",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.892359",
        "publicationYear": "2007",
        "publicationDate": "Jan. 2007",
        "articleNumber": "4114356",
        "articleTitle": "Table of contents",
        "volume": "15",
        "issue": "1",
        "startPage": "C1",
        "endPage": "C1",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.895256",
        "publicationYear": "2007",
        "publicationDate": "March 2007",
        "articleNumber": "4154767",
        "articleTitle": "Table of contents",
        "volume": "15",
        "issue": "3",
        "startPage": "C1",
        "endPage": "C1",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.893445",
        "publicationYear": "2007",
        "publicationDate": "Jan. 2007",
        "articleNumber": "4114358",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems society information",
        "volume": "15",
        "issue": "1",
        "startPage": "C3",
        "endPage": "C3",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.896529",
        "publicationYear": "2007",
        "publicationDate": "March 2007",
        "articleNumber": "4154769",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems society information",
        "volume": "15",
        "issue": "3",
        "startPage": "C3",
        "endPage": "C3",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.901561",
        "publicationYear": "2007",
        "publicationDate": "June 2007",
        "articleNumber": "4231880",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems Information for authors",
        "volume": "15",
        "issue": "6",
        "startPage": "C4",
        "endPage": "C4",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.910173",
        "publicationYear": "2007",
        "publicationDate": "Nov. 2007",
        "articleNumber": "4351984",
        "articleTitle": "Design of Nano Circuits & Systems",
        "volume": "15",
        "issue": "11",
        "startPage": "1288",
        "endPage": "1288",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.895647",
        "publicationYear": "2007",
        "publicationDate": "Feb. 2007",
        "articleNumber": "4142770",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems society information",
        "volume": "15",
        "issue": "2",
        "startPage": "C3",
        "endPage": "C3",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.911637",
        "publicationYear": "2007",
        "publicationDate": "Dec. 2007",
        "articleNumber": "4390087",
        "articleTitle": "Table of contents",
        "volume": "15",
        "issue": "12",
        "startPage": "C1",
        "endPage": "C1",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.904314",
        "publicationYear": "2007",
        "publicationDate": "Aug. 2007",
        "articleNumber": "4276774",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems publication information",
        "volume": "15",
        "issue": "8",
        "startPage": "C2",
        "endPage": "C2",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.912357",
        "publicationYear": "2007",
        "publicationDate": "Dec. 2007",
        "articleNumber": "4390091",
        "articleTitle": "2007 Index IEEE Transactions on Very Large Scale Integration (VLSI) Systems Vol. 15",
        "volume": "15",
        "issue": "12",
        "startPage": "1367",
        "endPage": "1384",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.901921",
        "publicationYear": "2007",
        "publicationDate": "July 2007",
        "articleNumber": "4252116",
        "articleTitle": "Table of contents",
        "volume": "15",
        "issue": "7",
        "startPage": "C1",
        "endPage": "C1",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.901549",
        "publicationYear": "2007",
        "publicationDate": "June 2007",
        "articleNumber": "4231878",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems publication information",
        "volume": "15",
        "issue": "6",
        "startPage": "C2",
        "endPage": "C2",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.895207",
        "publicationYear": "2007",
        "publicationDate": "Feb. 2007",
        "articleNumber": "4142768",
        "articleTitle": "Table of contents",
        "volume": "15",
        "issue": "2",
        "startPage": "C1",
        "endPage": "C1",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2007.912358",
        "publicationYear": "2007",
        "publicationDate": "Dec. 2007",
        "articleNumber": "4390089",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems society information",
        "volume": "15",
        "issue": "12",
        "startPage": "C3",
        "endPage": "C3",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    }
]