0.6
2019.2
Nov  6 2019
21:57:16
C:/M-labs/TEST/RTIO_DEVELOPMENT/RTIO_DEVELOPMENT.sim/sim_1/behav/xsim/glbl.v,1595675044,verilog,,,,glbl,,,,,,,,
C:/M-labs/TEST/RTIO_DEVELOPMENT/RTIO_DEVELOPMENT.srcs/sim_1/new/testbench.sv,1595675044,systemVerilog,,,,testbench,,,,,,,,
C:/M-labs/TEST/RTIO_DEVELOPMENT/RTIO_DEVELOPMENT.srcs/sim_1/new/testbench_diff_counter_transfer.sv,1595743061,systemVerilog,,,,testbench_diff_counter_transfer,,,,,,,,
C:/M-labs/TEST/RTIO_DEVELOPMENT/RTIO_DEVELOPMENT.srcs/sources_1/new/diff_counter_transfer.sv,1595743440,systemVerilog,,C:/M-labs/TEST/RTIO_DEVELOPMENT/RTIO_DEVELOPMENT.srcs/sim_1/new/testbench_diff_counter_transfer.sv,,diff_counter_transfer,,,,,,,,
C:/M-labs/TEST/RTIO_DEVELOPMENT/RTIO_DEVELOPMENT.srcs/sources_1/new/fifo_dualclk.sv,1595729216,systemVerilog,,C:/M-labs/TEST/RTIO_DEVELOPMENT/RTIO_DEVELOPMENT.srcs/sources_1/new/gray_counter.sv,,fifo_dualclk,,,,,,,,
C:/M-labs/TEST/RTIO_DEVELOPMENT/RTIO_DEVELOPMENT.srcs/sources_1/new/gray_counter.sv,1595675045,systemVerilog,,C:/M-labs/TEST/RTIO_DEVELOPMENT/RTIO_DEVELOPMENT.srcs/sim_1/new/testbench.sv,,gray_counter,,,,,,,,
