<html><body><samp><pre>
<!@TC:1504019832>
<a name=mapperReport5></a>Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1346R, Built Dec  9 2015 10:24:09</a>
Copyright (C) 1994-2015, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version K-2015.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

Linked File: <a href="C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\FunctionGen_scck.rpt:@XP_FILE">FunctionGen_scck.rpt</a>
Printing clock  summary report in "C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\FunctionGen_scck.rpt" file 
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1504019832> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1504019832> | Clock conversion enabled  

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)

<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\top.vhd:211:4:211:6:@W:BN132:@XP_MSG">top.vhd(211)</a><!@TM:1504019832> | Removing sequential instance w_tx_start because it is equivalent to instance w_reset. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\async_fifo.vhd:59:18:59:53:@W:MT462:@XP_MSG">async_fifo.vhd(59)</a><!@TM:1504019832> | Net async_fifo_inst.going_full appears to be an unidentified clock source. Assuming default frequency. </font>
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist FunctionGen

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



<a name=mapperReport6></a>Clock Summary</a>
*****************

Start                                         Requested     Requested     Clock                                  Clock              
Clock                                         Frequency     Period        Type                                   Group              
------------------------------------------------------------------------------------------------------------------------------------
FunctionGen_pll|PLLOUTCOREA_derived_clock     19.9 MHz      50.308        derived (from FunctionGen|r_Clock)     Inferred_clkgroup_0
FunctionGen_pll|PLLOUTCOREB_derived_clock     9.9 MHz       100.617       derived (from FunctionGen|r_Clock)     Inferred_clkgroup_0
FunctionGen|dds_clk_derived_clock             9.9 MHz       100.617       derived (from FunctionGen|r_Clock)     Inferred_clkgroup_0
FunctionGen|r_Clock                           12.0 MHz      83.333        inferred                               Inferred_clkgroup_0
====================================================================================================================================

<font color=#A52A2A>@W:<a href="@W:MT531:@XP_HELP">MT531</a> : <a href="c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\async_fifo.vhd:68:4:68:6:@W:MT531:@XP_MSG">async_fifo.vhd(68)</a><!@TM:1504019832> | Found signal identified as System clock which controls 1 sequential elements including async_fifo_inst.quadrant_status.  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. </font>

Finished Pre Mapping Phase.
@N:<a href="@N:BN225:@XP_HELP">BN225</a> : <!@TM:1504019832> | Writing default property annotation file C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\FunctionGen.sap. 

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

Encoding state machine st_current[0:2] (in view: work.spi_master(behave))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="c:\users\chris\onedrive\hw_projects\funcgen\vhdl files\async_fifo.vhd:59:18:59:53:@W:MT462:@XP_MSG">async_fifo.vhd(59)</a><!@TM:1504019832> | Net async_fifo_inst.going_full appears to be an unidentified clock source. Assuming default frequency. </font>
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Aug 29 18:17:12 2017

###########################################################]

</pre></samp></body></html>
