{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 20 19:13:32 2023 " "Info: Processing started: Wed Dec 20 19:13:32 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Design1 -c Design1 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Design1 -c Design1 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "OSC_50 " "Info: Assuming node \"OSC_50\" is an undefined clock" {  } { { "P1_BOARD_vga.bdf" "" { Schematic "L:/Documentos/Github/Restored/P1_BOARD_vga.bdf" { { -280 -224 -56 -264 "OSC_50" "" } { 1392 1296 1345 1408 "OSC_50" "" } { 1200 968 1032 1216 "OSC_50" "" } { 712 480 536 728 "OSC_50" "" } { 1344 720 792 1360 "OSC_50" "" } { 1312 968 1072 1328 "OSC_50" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OSC_50" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "f_div:inst1\|clkout " "Info: Detected ripple clock \"f_div:inst1\|clkout\" as buffer" {  } { { "f_div.vhd" "" { Text "L:/Documentos/Github/Restored/f_div.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "f_div:inst1\|clkout" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_div_two:inst17\|clk_int " "Info: Detected ripple clock \"clk_div_two:inst17\|clk_int\" as buffer" {  } { { "clk_div_two.vhd" "" { Text "L:/Documentos/Github/Restored/clk_div_two.vhd" 27 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_div_two:inst17\|clk_int" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "OSC_50 register square:inst21\|x_out\[0\] memory ram64:inst14\|altsyncram:altsyncram_component\|altsyncram_5h72:auto_generated\|ram_block1a0~portb_address_reg2 50.52 MHz 19.794 ns Internal " "Info: Clock \"OSC_50\" has Internal fmax of 50.52 MHz between source register \"square:inst21\|x_out\[0\]\" and destination memory \"ram64:inst14\|altsyncram:altsyncram_component\|altsyncram_5h72:auto_generated\|ram_block1a0~portb_address_reg2\" (period= 19.794 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "19.582 ns + Longest register memory " "Info: + Longest register to memory delay is 19.582 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns square:inst21\|x_out\[0\] 1 REG LCFF_X40_Y31_N7 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X40_Y31_N7; Fanout = 8; REG Node = 'square:inst21\|x_out\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { square:inst21|x_out[0] } "NODE_NAME" } } { "square.vhd" "" { Text "L:/Documentos/Github/Restored/square.vhd" 101 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.334 ns) + CELL(0.504 ns) 0.838 ns inverse_square_map:inst23\|Add0~1 2 COMB LCCOMB_X40_Y31_N14 2 " "Info: 2: + IC(0.334 ns) + CELL(0.504 ns) = 0.838 ns; Loc. = LCCOMB_X40_Y31_N14; Fanout = 2; COMB Node = 'inverse_square_map:inst23\|Add0~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.838 ns" { square:inst21|x_out[0] inverse_square_map:inst23|Add0~1 } "NODE_NAME" } } { "inverse_square_map.vhd" "" { Text "L:/Documentos/Github/Restored/inverse_square_map.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.909 ns inverse_square_map:inst23\|Add0~3 3 COMB LCCOMB_X40_Y31_N16 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.909 ns; Loc. = LCCOMB_X40_Y31_N16; Fanout = 2; COMB Node = 'inverse_square_map:inst23\|Add0~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { inverse_square_map:inst23|Add0~1 inverse_square_map:inst23|Add0~3 } "NODE_NAME" } } { "inverse_square_map.vhd" "" { Text "L:/Documentos/Github/Restored/inverse_square_map.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.980 ns inverse_square_map:inst23\|Add0~5 4 COMB LCCOMB_X40_Y31_N18 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 0.980 ns; Loc. = LCCOMB_X40_Y31_N18; Fanout = 2; COMB Node = 'inverse_square_map:inst23\|Add0~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { inverse_square_map:inst23|Add0~3 inverse_square_map:inst23|Add0~5 } "NODE_NAME" } } { "inverse_square_map.vhd" "" { Text "L:/Documentos/Github/Restored/inverse_square_map.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.051 ns inverse_square_map:inst23\|Add0~7 5 COMB LCCOMB_X40_Y31_N20 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.051 ns; Loc. = LCCOMB_X40_Y31_N20; Fanout = 2; COMB Node = 'inverse_square_map:inst23\|Add0~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { inverse_square_map:inst23|Add0~5 inverse_square_map:inst23|Add0~7 } "NODE_NAME" } } { "inverse_square_map.vhd" "" { Text "L:/Documentos/Github/Restored/inverse_square_map.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.122 ns inverse_square_map:inst23\|Add0~9 6 COMB LCCOMB_X40_Y31_N22 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.122 ns; Loc. = LCCOMB_X40_Y31_N22; Fanout = 2; COMB Node = 'inverse_square_map:inst23\|Add0~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { inverse_square_map:inst23|Add0~7 inverse_square_map:inst23|Add0~9 } "NODE_NAME" } } { "inverse_square_map.vhd" "" { Text "L:/Documentos/Github/Restored/inverse_square_map.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.193 ns inverse_square_map:inst23\|Add0~11 7 COMB LCCOMB_X40_Y31_N24 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.193 ns; Loc. = LCCOMB_X40_Y31_N24; Fanout = 2; COMB Node = 'inverse_square_map:inst23\|Add0~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { inverse_square_map:inst23|Add0~9 inverse_square_map:inst23|Add0~11 } "NODE_NAME" } } { "inverse_square_map.vhd" "" { Text "L:/Documentos/Github/Restored/inverse_square_map.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.264 ns inverse_square_map:inst23\|Add0~13 8 COMB LCCOMB_X40_Y31_N26 1 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.264 ns; Loc. = LCCOMB_X40_Y31_N26; Fanout = 1; COMB Node = 'inverse_square_map:inst23\|Add0~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { inverse_square_map:inst23|Add0~11 inverse_square_map:inst23|Add0~13 } "NODE_NAME" } } { "inverse_square_map.vhd" "" { Text "L:/Documentos/Github/Restored/inverse_square_map.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 1.674 ns inverse_square_map:inst23\|Add0~14 9 COMB LCCOMB_X40_Y31_N28 18 " "Info: 9: + IC(0.000 ns) + CELL(0.410 ns) = 1.674 ns; Loc. = LCCOMB_X40_Y31_N28; Fanout = 18; COMB Node = 'inverse_square_map:inst23\|Add0~14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { inverse_square_map:inst23|Add0~13 inverse_square_map:inst23|Add0~14 } "NODE_NAME" } } { "inverse_square_map.vhd" "" { Text "L:/Documentos/Github/Restored/inverse_square_map.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.485 ns) 2.657 ns inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|lpm_abs_sr9:my_abs_num\|cs2a\[1\]~1 10 COMB LCCOMB_X41_Y31_N14 2 " "Info: 10: + IC(0.498 ns) + CELL(0.485 ns) = 2.657 ns; Loc. = LCCOMB_X41_Y31_N14; Fanout = 2; COMB Node = 'inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|lpm_abs_sr9:my_abs_num\|cs2a\[1\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.983 ns" { inverse_square_map:inst23|Add0~14 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|lpm_abs_sr9:my_abs_num|cs2a[1]~1 } "NODE_NAME" } } { "db/lpm_abs_sr9.tdf" "" { Text "L:/Documentos/Github/Restored/db/lpm_abs_sr9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.728 ns inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|lpm_abs_sr9:my_abs_num\|cs2a\[1\]~3 11 COMB LCCOMB_X41_Y31_N16 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 2.728 ns; Loc. = LCCOMB_X41_Y31_N16; Fanout = 2; COMB Node = 'inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|lpm_abs_sr9:my_abs_num\|cs2a\[1\]~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|lpm_abs_sr9:my_abs_num|cs2a[1]~1 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|lpm_abs_sr9:my_abs_num|cs2a[1]~3 } "NODE_NAME" } } { "db/lpm_abs_sr9.tdf" "" { Text "L:/Documentos/Github/Restored/db/lpm_abs_sr9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.799 ns inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|lpm_abs_sr9:my_abs_num\|cs2a\[1\]~5 12 COMB LCCOMB_X41_Y31_N18 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 2.799 ns; Loc. = LCCOMB_X41_Y31_N18; Fanout = 2; COMB Node = 'inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|lpm_abs_sr9:my_abs_num\|cs2a\[1\]~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|lpm_abs_sr9:my_abs_num|cs2a[1]~3 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|lpm_abs_sr9:my_abs_num|cs2a[1]~5 } "NODE_NAME" } } { "db/lpm_abs_sr9.tdf" "" { Text "L:/Documentos/Github/Restored/db/lpm_abs_sr9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.870 ns inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|lpm_abs_sr9:my_abs_num\|cs2a\[1\]~7 13 COMB LCCOMB_X41_Y31_N20 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 2.870 ns; Loc. = LCCOMB_X41_Y31_N20; Fanout = 2; COMB Node = 'inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|lpm_abs_sr9:my_abs_num\|cs2a\[1\]~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|lpm_abs_sr9:my_abs_num|cs2a[1]~5 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|lpm_abs_sr9:my_abs_num|cs2a[1]~7 } "NODE_NAME" } } { "db/lpm_abs_sr9.tdf" "" { Text "L:/Documentos/Github/Restored/db/lpm_abs_sr9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.941 ns inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|lpm_abs_sr9:my_abs_num\|cs2a\[1\]~9 14 COMB LCCOMB_X41_Y31_N22 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 2.941 ns; Loc. = LCCOMB_X41_Y31_N22; Fanout = 2; COMB Node = 'inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|lpm_abs_sr9:my_abs_num\|cs2a\[1\]~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|lpm_abs_sr9:my_abs_num|cs2a[1]~7 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|lpm_abs_sr9:my_abs_num|cs2a[1]~9 } "NODE_NAME" } } { "db/lpm_abs_sr9.tdf" "" { Text "L:/Documentos/Github/Restored/db/lpm_abs_sr9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.012 ns inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|lpm_abs_sr9:my_abs_num\|cs2a\[1\]~11 15 COMB LCCOMB_X41_Y31_N24 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 3.012 ns; Loc. = LCCOMB_X41_Y31_N24; Fanout = 2; COMB Node = 'inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|lpm_abs_sr9:my_abs_num\|cs2a\[1\]~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|lpm_abs_sr9:my_abs_num|cs2a[1]~9 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|lpm_abs_sr9:my_abs_num|cs2a[1]~11 } "NODE_NAME" } } { "db/lpm_abs_sr9.tdf" "" { Text "L:/Documentos/Github/Restored/db/lpm_abs_sr9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.422 ns inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|lpm_abs_sr9:my_abs_num\|cs2a\[1\]~12 16 COMB LCCOMB_X41_Y31_N26 4 " "Info: 16: + IC(0.000 ns) + CELL(0.410 ns) = 3.422 ns; Loc. = LCCOMB_X41_Y31_N26; Fanout = 4; COMB Node = 'inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|lpm_abs_sr9:my_abs_num\|cs2a\[1\]~12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|lpm_abs_sr9:my_abs_num|cs2a[1]~11 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|lpm_abs_sr9:my_abs_num|cs2a[1]~12 } "NODE_NAME" } } { "db/lpm_abs_sr9.tdf" "" { Text "L:/Documentos/Github/Restored/db/lpm_abs_sr9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.393 ns) 4.077 ns inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|add_sub_4_result_int\[1\]~1 17 COMB LCCOMB_X41_Y31_N0 2 " "Info: 17: + IC(0.262 ns) + CELL(0.393 ns) = 4.077 ns; Loc. = LCCOMB_X41_Y31_N0; Fanout = 2; COMB Node = 'inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|add_sub_4_result_int\[1\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.655 ns" { inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|lpm_abs_sr9:my_abs_num|cs2a[1]~12 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_4_result_int[1]~1 } "NODE_NAME" } } { "db/alt_u_div_c2f.tdf" "" { Text "L:/Documentos/Github/Restored/db/alt_u_div_c2f.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.148 ns inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|add_sub_4_result_int\[2\]~3 18 COMB LCCOMB_X41_Y31_N2 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 4.148 ns; Loc. = LCCOMB_X41_Y31_N2; Fanout = 2; COMB Node = 'inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|add_sub_4_result_int\[2\]~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_4_result_int[1]~1 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_4_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_c2f.tdf" "" { Text "L:/Documentos/Github/Restored/db/alt_u_div_c2f.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.219 ns inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|add_sub_4_result_int\[3\]~5 19 COMB LCCOMB_X41_Y31_N4 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 4.219 ns; Loc. = LCCOMB_X41_Y31_N4; Fanout = 2; COMB Node = 'inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|add_sub_4_result_int\[3\]~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_4_result_int[2]~3 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_4_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_c2f.tdf" "" { Text "L:/Documentos/Github/Restored/db/alt_u_div_c2f.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.290 ns inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|add_sub_4_result_int\[4\]~7 20 COMB LCCOMB_X41_Y31_N6 1 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 4.290 ns; Loc. = LCCOMB_X41_Y31_N6; Fanout = 1; COMB Node = 'inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|add_sub_4_result_int\[4\]~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_4_result_int[3]~5 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_4_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_c2f.tdf" "" { Text "L:/Documentos/Github/Restored/db/alt_u_div_c2f.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 4.700 ns inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|add_sub_4_result_int\[5\]~8 21 COMB LCCOMB_X41_Y31_N8 12 " "Info: 21: + IC(0.000 ns) + CELL(0.410 ns) = 4.700 ns; Loc. = LCCOMB_X41_Y31_N8; Fanout = 12; COMB Node = 'inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|add_sub_4_result_int\[5\]~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_4_result_int[4]~7 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_4_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_c2f.tdf" "" { Text "L:/Documentos/Github/Restored/db/alt_u_div_c2f.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.266 ns) + CELL(0.275 ns) 5.241 ns inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|StageOut\[24\]~67 22 COMB LCCOMB_X41_Y31_N12 2 " "Info: 22: + IC(0.266 ns) + CELL(0.275 ns) = 5.241 ns; Loc. = LCCOMB_X41_Y31_N12; Fanout = 2; COMB Node = 'inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|StageOut\[24\]~67'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.541 ns" { inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_4_result_int[5]~8 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|StageOut[24]~67 } "NODE_NAME" } } { "db/alt_u_div_c2f.tdf" "" { Text "L:/Documentos/Github/Restored/db/alt_u_div_c2f.tdf" 88 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.909 ns) + CELL(0.393 ns) 6.543 ns inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|add_sub_5_result_int\[1\]~1 23 COMB LCCOMB_X42_Y32_N0 2 " "Info: 23: + IC(0.909 ns) + CELL(0.393 ns) = 6.543 ns; Loc. = LCCOMB_X42_Y32_N0; Fanout = 2; COMB Node = 'inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|add_sub_5_result_int\[1\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.302 ns" { inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|StageOut[24]~67 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_5_result_int[1]~1 } "NODE_NAME" } } { "db/alt_u_div_c2f.tdf" "" { Text "L:/Documentos/Github/Restored/db/alt_u_div_c2f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.614 ns inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|add_sub_5_result_int\[2\]~3 24 COMB LCCOMB_X42_Y32_N2 2 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 6.614 ns; Loc. = LCCOMB_X42_Y32_N2; Fanout = 2; COMB Node = 'inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|add_sub_5_result_int\[2\]~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_5_result_int[1]~1 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_5_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_c2f.tdf" "" { Text "L:/Documentos/Github/Restored/db/alt_u_div_c2f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.685 ns inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|add_sub_5_result_int\[3\]~5 25 COMB LCCOMB_X42_Y32_N4 2 " "Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 6.685 ns; Loc. = LCCOMB_X42_Y32_N4; Fanout = 2; COMB Node = 'inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|add_sub_5_result_int\[3\]~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_5_result_int[2]~3 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_5_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_c2f.tdf" "" { Text "L:/Documentos/Github/Restored/db/alt_u_div_c2f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.756 ns inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|add_sub_5_result_int\[4\]~7 26 COMB LCCOMB_X42_Y32_N6 1 " "Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 6.756 ns; Loc. = LCCOMB_X42_Y32_N6; Fanout = 1; COMB Node = 'inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|add_sub_5_result_int\[4\]~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_5_result_int[3]~5 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_5_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_c2f.tdf" "" { Text "L:/Documentos/Github/Restored/db/alt_u_div_c2f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.827 ns inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|add_sub_5_result_int\[5\]~9 27 COMB LCCOMB_X42_Y32_N8 1 " "Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 6.827 ns; Loc. = LCCOMB_X42_Y32_N8; Fanout = 1; COMB Node = 'inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|add_sub_5_result_int\[5\]~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_5_result_int[4]~7 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_5_result_int[5]~9 } "NODE_NAME" } } { "db/alt_u_div_c2f.tdf" "" { Text "L:/Documentos/Github/Restored/db/alt_u_div_c2f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 7.237 ns inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|add_sub_5_result_int\[6\]~10 28 COMB LCCOMB_X42_Y32_N10 13 " "Info: 28: + IC(0.000 ns) + CELL(0.410 ns) = 7.237 ns; Loc. = LCCOMB_X42_Y32_N10; Fanout = 13; COMB Node = 'inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|add_sub_5_result_int\[6\]~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_5_result_int[5]~9 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_5_result_int[6]~10 } "NODE_NAME" } } { "db/alt_u_div_c2f.tdf" "" { Text "L:/Documentos/Github/Restored/db/alt_u_div_c2f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.727 ns) + CELL(0.150 ns) 8.114 ns inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|StageOut\[34\]~103 29 COMB LCCOMB_X42_Y31_N4 1 " "Info: 29: + IC(0.727 ns) + CELL(0.150 ns) = 8.114 ns; Loc. = LCCOMB_X42_Y31_N4; Fanout = 1; COMB Node = 'inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|StageOut\[34\]~103'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.877 ns" { inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_5_result_int[6]~10 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|StageOut[34]~103 } "NODE_NAME" } } { "db/alt_u_div_c2f.tdf" "" { Text "L:/Documentos/Github/Restored/db/alt_u_div_c2f.tdf" 88 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.734 ns) + CELL(0.414 ns) 9.262 ns inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|add_sub_6_result_int\[5\]~9 30 COMB LCCOMB_X43_Y32_N10 1 " "Info: 30: + IC(0.734 ns) + CELL(0.414 ns) = 9.262 ns; Loc. = LCCOMB_X43_Y32_N10; Fanout = 1; COMB Node = 'inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|add_sub_6_result_int\[5\]~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.148 ns" { inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|StageOut[34]~103 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_6_result_int[5]~9 } "NODE_NAME" } } { "db/alt_u_div_c2f.tdf" "" { Text "L:/Documentos/Github/Restored/db/alt_u_div_c2f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 9.672 ns inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|add_sub_6_result_int\[6\]~10 31 COMB LCCOMB_X43_Y32_N12 13 " "Info: 31: + IC(0.000 ns) + CELL(0.410 ns) = 9.672 ns; Loc. = LCCOMB_X43_Y32_N12; Fanout = 13; COMB Node = 'inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|add_sub_6_result_int\[6\]~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_6_result_int[5]~9 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_6_result_int[6]~10 } "NODE_NAME" } } { "db/alt_u_div_c2f.tdf" "" { Text "L:/Documentos/Github/Restored/db/alt_u_div_c2f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.529 ns) + CELL(0.150 ns) 10.351 ns inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|StageOut\[37\]~79 32 COMB LCCOMB_X44_Y32_N6 2 " "Info: 32: + IC(0.529 ns) + CELL(0.150 ns) = 10.351 ns; Loc. = LCCOMB_X44_Y32_N6; Fanout = 2; COMB Node = 'inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|StageOut\[37\]~79'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.679 ns" { inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_6_result_int[6]~10 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|StageOut[37]~79 } "NODE_NAME" } } { "db/alt_u_div_c2f.tdf" "" { Text "L:/Documentos/Github/Restored/db/alt_u_div_c2f.tdf" 88 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.460 ns) + CELL(0.414 ns) 11.225 ns inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|add_sub_7_result_int\[2\]~3 33 COMB LCCOMB_X43_Y32_N22 2 " "Info: 33: + IC(0.460 ns) + CELL(0.414 ns) = 11.225 ns; Loc. = LCCOMB_X43_Y32_N22; Fanout = 2; COMB Node = 'inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|add_sub_7_result_int\[2\]~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.874 ns" { inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|StageOut[37]~79 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_7_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_c2f.tdf" "" { Text "L:/Documentos/Github/Restored/db/alt_u_div_c2f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 11.296 ns inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|add_sub_7_result_int\[3\]~5 34 COMB LCCOMB_X43_Y32_N24 2 " "Info: 34: + IC(0.000 ns) + CELL(0.071 ns) = 11.296 ns; Loc. = LCCOMB_X43_Y32_N24; Fanout = 2; COMB Node = 'inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|add_sub_7_result_int\[3\]~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_7_result_int[2]~3 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_7_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_c2f.tdf" "" { Text "L:/Documentos/Github/Restored/db/alt_u_div_c2f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 11.367 ns inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|add_sub_7_result_int\[4\]~7 35 COMB LCCOMB_X43_Y32_N26 1 " "Info: 35: + IC(0.000 ns) + CELL(0.071 ns) = 11.367 ns; Loc. = LCCOMB_X43_Y32_N26; Fanout = 1; COMB Node = 'inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|add_sub_7_result_int\[4\]~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_7_result_int[3]~5 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_7_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_c2f.tdf" "" { Text "L:/Documentos/Github/Restored/db/alt_u_div_c2f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 11.438 ns inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|add_sub_7_result_int\[5\]~9 36 COMB LCCOMB_X43_Y32_N28 1 " "Info: 36: + IC(0.000 ns) + CELL(0.071 ns) = 11.438 ns; Loc. = LCCOMB_X43_Y32_N28; Fanout = 1; COMB Node = 'inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|add_sub_7_result_int\[5\]~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_7_result_int[4]~7 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_7_result_int[5]~9 } "NODE_NAME" } } { "db/alt_u_div_c2f.tdf" "" { Text "L:/Documentos/Github/Restored/db/alt_u_div_c2f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 11.848 ns inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|add_sub_7_result_int\[6\]~10 37 COMB LCCOMB_X43_Y32_N30 15 " "Info: 37: + IC(0.000 ns) + CELL(0.410 ns) = 11.848 ns; Loc. = LCCOMB_X43_Y32_N30; Fanout = 15; COMB Node = 'inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|add_sub_7_result_int\[6\]~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_7_result_int[5]~9 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_7_result_int[6]~10 } "NODE_NAME" } } { "db/alt_u_div_c2f.tdf" "" { Text "L:/Documentos/Github/Restored/db/alt_u_div_c2f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.714 ns) + CELL(0.150 ns) 12.712 ns inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|StageOut\[42\]~89 38 COMB LCCOMB_X45_Y32_N24 2 " "Info: 38: + IC(0.714 ns) + CELL(0.150 ns) = 12.712 ns; Loc. = LCCOMB_X45_Y32_N24; Fanout = 2; COMB Node = 'inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|StageOut\[42\]~89'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.864 ns" { inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_7_result_int[6]~10 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|StageOut[42]~89 } "NODE_NAME" } } { "db/alt_u_div_c2f.tdf" "" { Text "L:/Documentos/Github/Restored/db/alt_u_div_c2f.tdf" 88 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.270 ns) + CELL(0.414 ns) 13.396 ns inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|add_sub_8_result_int\[1\]~1 39 COMB LCCOMB_X45_Y32_N4 2 " "Info: 39: + IC(0.270 ns) + CELL(0.414 ns) = 13.396 ns; Loc. = LCCOMB_X45_Y32_N4; Fanout = 2; COMB Node = 'inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|add_sub_8_result_int\[1\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.684 ns" { inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|StageOut[42]~89 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_8_result_int[1]~1 } "NODE_NAME" } } { "db/alt_u_div_c2f.tdf" "" { Text "L:/Documentos/Github/Restored/db/alt_u_div_c2f.tdf" 66 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 13.467 ns inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|add_sub_8_result_int\[2\]~3 40 COMB LCCOMB_X45_Y32_N6 2 " "Info: 40: + IC(0.000 ns) + CELL(0.071 ns) = 13.467 ns; Loc. = LCCOMB_X45_Y32_N6; Fanout = 2; COMB Node = 'inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|add_sub_8_result_int\[2\]~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_8_result_int[1]~1 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_8_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_c2f.tdf" "" { Text "L:/Documentos/Github/Restored/db/alt_u_div_c2f.tdf" 66 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 13.538 ns inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|add_sub_8_result_int\[3\]~5 41 COMB LCCOMB_X45_Y32_N8 2 " "Info: 41: + IC(0.000 ns) + CELL(0.071 ns) = 13.538 ns; Loc. = LCCOMB_X45_Y32_N8; Fanout = 2; COMB Node = 'inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|add_sub_8_result_int\[3\]~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_8_result_int[2]~3 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_8_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_c2f.tdf" "" { Text "L:/Documentos/Github/Restored/db/alt_u_div_c2f.tdf" 66 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 13.609 ns inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|add_sub_8_result_int\[4\]~7 42 COMB LCCOMB_X45_Y32_N10 1 " "Info: 42: + IC(0.000 ns) + CELL(0.071 ns) = 13.609 ns; Loc. = LCCOMB_X45_Y32_N10; Fanout = 1; COMB Node = 'inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|add_sub_8_result_int\[4\]~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_8_result_int[3]~5 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_8_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_c2f.tdf" "" { Text "L:/Documentos/Github/Restored/db/alt_u_div_c2f.tdf" 66 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 13.680 ns inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|add_sub_8_result_int\[5\]~9 43 COMB LCCOMB_X45_Y32_N12 1 " "Info: 43: + IC(0.000 ns) + CELL(0.071 ns) = 13.680 ns; Loc. = LCCOMB_X45_Y32_N12; Fanout = 1; COMB Node = 'inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|add_sub_8_result_int\[5\]~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_8_result_int[4]~7 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_8_result_int[5]~9 } "NODE_NAME" } } { "db/alt_u_div_c2f.tdf" "" { Text "L:/Documentos/Github/Restored/db/alt_u_div_c2f.tdf" 66 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 14.090 ns inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|add_sub_8_result_int\[6\]~10 44 COMB LCCOMB_X45_Y32_N14 13 " "Info: 44: + IC(0.000 ns) + CELL(0.410 ns) = 14.090 ns; Loc. = LCCOMB_X45_Y32_N14; Fanout = 13; COMB Node = 'inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|add_sub_8_result_int\[6\]~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_8_result_int[5]~9 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_8_result_int[6]~10 } "NODE_NAME" } } { "db/alt_u_div_c2f.tdf" "" { Text "L:/Documentos/Github/Restored/db/alt_u_div_c2f.tdf" 66 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.460 ns) + CELL(0.275 ns) 14.825 ns inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|StageOut\[50\]~108 45 COMB LCCOMB_X44_Y32_N22 1 " "Info: 45: + IC(0.460 ns) + CELL(0.275 ns) = 14.825 ns; Loc. = LCCOMB_X44_Y32_N22; Fanout = 1; COMB Node = 'inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|StageOut\[50\]~108'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.735 ns" { inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_8_result_int[6]~10 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|StageOut[50]~108 } "NODE_NAME" } } { "db/alt_u_div_c2f.tdf" "" { Text "L:/Documentos/Github/Restored/db/alt_u_div_c2f.tdf" 88 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.663 ns) + CELL(0.393 ns) 15.881 ns inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|add_sub_9_result_int\[3\]~5 46 COMB LCCOMB_X46_Y32_N4 1 " "Info: 46: + IC(0.663 ns) + CELL(0.393 ns) = 15.881 ns; Loc. = LCCOMB_X46_Y32_N4; Fanout = 1; COMB Node = 'inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|add_sub_9_result_int\[3\]~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.056 ns" { inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|StageOut[50]~108 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_9_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_c2f.tdf" "" { Text "L:/Documentos/Github/Restored/db/alt_u_div_c2f.tdf" 71 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 15.952 ns inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|add_sub_9_result_int\[4\]~7 47 COMB LCCOMB_X46_Y32_N6 1 " "Info: 47: + IC(0.000 ns) + CELL(0.071 ns) = 15.952 ns; Loc. = LCCOMB_X46_Y32_N6; Fanout = 1; COMB Node = 'inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|add_sub_9_result_int\[4\]~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_9_result_int[3]~5 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_9_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_c2f.tdf" "" { Text "L:/Documentos/Github/Restored/db/alt_u_div_c2f.tdf" 71 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 16.023 ns inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|add_sub_9_result_int\[5\]~9 48 COMB LCCOMB_X46_Y32_N8 1 " "Info: 48: + IC(0.000 ns) + CELL(0.071 ns) = 16.023 ns; Loc. = LCCOMB_X46_Y32_N8; Fanout = 1; COMB Node = 'inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|add_sub_9_result_int\[5\]~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_9_result_int[4]~7 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_9_result_int[5]~9 } "NODE_NAME" } } { "db/alt_u_div_c2f.tdf" "" { Text "L:/Documentos/Github/Restored/db/alt_u_div_c2f.tdf" 71 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 16.433 ns inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|add_sub_9_result_int\[6\]~10 49 COMB LCCOMB_X46_Y32_N10 3 " "Info: 49: + IC(0.000 ns) + CELL(0.410 ns) = 16.433 ns; Loc. = LCCOMB_X46_Y32_N10; Fanout = 3; COMB Node = 'inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|alt_u_div_c2f:divider\|add_sub_9_result_int\[6\]~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_9_result_int[5]~9 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_9_result_int[6]~10 } "NODE_NAME" } } { "db/alt_u_div_c2f.tdf" "" { Text "L:/Documentos/Github/Restored/db/alt_u_div_c2f.tdf" 71 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.273 ns) + CELL(0.414 ns) 17.120 ns inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|op_1~1 50 COMB LCCOMB_X46_Y32_N20 2 " "Info: 50: + IC(0.273 ns) + CELL(0.414 ns) = 17.120 ns; Loc. = LCCOMB_X46_Y32_N20; Fanout = 2; COMB Node = 'inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|op_1~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.687 ns" { inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_9_result_int[6]~10 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|op_1~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 17.191 ns inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|op_1~3 51 COMB LCCOMB_X46_Y32_N22 1 " "Info: 51: + IC(0.000 ns) + CELL(0.071 ns) = 17.191 ns; Loc. = LCCOMB_X46_Y32_N22; Fanout = 1; COMB Node = 'inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|op_1~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|op_1~1 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|op_1~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 17.601 ns inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|op_1~4 52 COMB LCCOMB_X46_Y32_N24 1 " "Info: 52: + IC(0.000 ns) + CELL(0.410 ns) = 17.601 ns; Loc. = LCCOMB_X46_Y32_N24; Fanout = 1; COMB Node = 'inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|op_1~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|op_1~3 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|op_1~4 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.275 ns) 18.132 ns inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|quotient\[2\]~2 53 COMB LCCOMB_X46_Y32_N14 1 " "Info: 53: + IC(0.256 ns) + CELL(0.275 ns) = 18.132 ns; Loc. = LCCOMB_X46_Y32_N14; Fanout = 1; COMB Node = 'inverse_square_map:inst23\|lpm_divide:Div0\|lpm_divide_3so:auto_generated\|abs_divider_gbg:divider\|quotient\[2\]~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.531 ns" { inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|op_1~4 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|quotient[2]~2 } "NODE_NAME" } } { "db/abs_divider_gbg.tdf" "" { Text "L:/Documentos/Github/Restored/db/abs_divider_gbg.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.308 ns) + CELL(0.142 ns) 19.582 ns ram64:inst14\|altsyncram:altsyncram_component\|altsyncram_5h72:auto_generated\|ram_block1a0~portb_address_reg2 54 MEM M4K_X52_Y29 3 " "Info: 54: + IC(1.308 ns) + CELL(0.142 ns) = 19.582 ns; Loc. = M4K_X52_Y29; Fanout = 3; MEM Node = 'ram64:inst14\|altsyncram:altsyncram_component\|altsyncram_5h72:auto_generated\|ram_block1a0~portb_address_reg2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.450 ns" { inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|quotient[2]~2 ram64:inst14|altsyncram:altsyncram_component|altsyncram_5h72:auto_generated|ram_block1a0~portb_address_reg2 } "NODE_NAME" } } { "db/altsyncram_5h72.tdf" "" { Text "L:/Documentos/Github/Restored/db/altsyncram_5h72.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.919 ns ( 55.76 % ) " "Info: Total cell delay = 10.919 ns ( 55.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.663 ns ( 44.24 % ) " "Info: Total interconnect delay = 8.663 ns ( 44.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "19.582 ns" { square:inst21|x_out[0] inverse_square_map:inst23|Add0~1 inverse_square_map:inst23|Add0~3 inverse_square_map:inst23|Add0~5 inverse_square_map:inst23|Add0~7 inverse_square_map:inst23|Add0~9 inverse_square_map:inst23|Add0~11 inverse_square_map:inst23|Add0~13 inverse_square_map:inst23|Add0~14 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|lpm_abs_sr9:my_abs_num|cs2a[1]~1 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|lpm_abs_sr9:my_abs_num|cs2a[1]~3 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|lpm_abs_sr9:my_abs_num|cs2a[1]~5 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|lpm_abs_sr9:my_abs_num|cs2a[1]~7 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|lpm_abs_sr9:my_abs_num|cs2a[1]~9 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|lpm_abs_sr9:my_abs_num|cs2a[1]~11 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|lpm_abs_sr9:my_abs_num|cs2a[1]~12 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_4_result_int[1]~1 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_4_result_int[2]~3 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_4_result_int[3]~5 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_4_result_int[4]~7 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_4_result_int[5]~8 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|StageOut[24]~67 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_5_result_int[1]~1 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_5_result_int[2]~3 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_5_result_int[3]~5 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_5_result_int[4]~7 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_5_result_int[5]~9 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_5_result_int[6]~10 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|StageOut[34]~103 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_6_result_int[5]~9 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_6_result_int[6]~10 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|StageOut[37]~79 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_7_result_int[2]~3 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_7_result_int[3]~5 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_7_result_int[4]~7 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_7_result_int[5]~9 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_7_result_int[6]~10 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|StageOut[42]~89 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_8_result_int[1]~1 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_8_result_int[2]~3 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_8_result_int[3]~5 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_8_result_int[4]~7 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_8_result_int[5]~9 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_8_result_int[6]~10 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|StageOut[50]~108 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_9_result_int[3]~5 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_9_result_int[4]~7 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_9_result_int[5]~9 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_9_result_int[6]~10 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|op_1~1 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|op_1~3 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|op_1~4 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|quotient[2]~2 ram64:inst14|altsyncram:altsyncram_component|altsyncram_5h72:auto_generated|ram_block1a0~portb_address_reg2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "19.582 ns" { square:inst21|x_out[0] {} inverse_square_map:inst23|Add0~1 {} inverse_square_map:inst23|Add0~3 {} inverse_square_map:inst23|Add0~5 {} inverse_square_map:inst23|Add0~7 {} inverse_square_map:inst23|Add0~9 {} inverse_square_map:inst23|Add0~11 {} inverse_square_map:inst23|Add0~13 {} inverse_square_map:inst23|Add0~14 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|lpm_abs_sr9:my_abs_num|cs2a[1]~1 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|lpm_abs_sr9:my_abs_num|cs2a[1]~3 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|lpm_abs_sr9:my_abs_num|cs2a[1]~5 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|lpm_abs_sr9:my_abs_num|cs2a[1]~7 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|lpm_abs_sr9:my_abs_num|cs2a[1]~9 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|lpm_abs_sr9:my_abs_num|cs2a[1]~11 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|lpm_abs_sr9:my_abs_num|cs2a[1]~12 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_4_result_int[1]~1 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_4_result_int[2]~3 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_4_result_int[3]~5 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_4_result_int[4]~7 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_4_result_int[5]~8 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|StageOut[24]~67 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_5_result_int[1]~1 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_5_result_int[2]~3 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_5_result_int[3]~5 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_5_result_int[4]~7 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_5_result_int[5]~9 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_5_result_int[6]~10 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|StageOut[34]~103 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_6_result_int[5]~9 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_6_result_int[6]~10 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|StageOut[37]~79 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_7_result_int[2]~3 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_7_result_int[3]~5 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_7_result_int[4]~7 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_7_result_int[5]~9 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_7_result_int[6]~10 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|StageOut[42]~89 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_8_result_int[1]~1 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_8_result_int[2]~3 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_8_result_int[3]~5 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_8_result_int[4]~7 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_8_result_int[5]~9 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_8_result_int[6]~10 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|StageOut[50]~108 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_9_result_int[3]~5 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_9_result_int[4]~7 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_9_result_int[5]~9 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_9_result_int[6]~10 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|op_1~1 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|op_1~3 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|op_1~4 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|quotient[2]~2 {} ram64:inst14|altsyncram:altsyncram_component|altsyncram_5h72:auto_generated|ram_block1a0~portb_address_reg2 {} } { 0.000ns 0.334ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.498ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.262ns 0.000ns 0.000ns 0.000ns 0.000ns 0.266ns 0.909ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.727ns 0.734ns 0.000ns 0.529ns 0.460ns 0.000ns 0.000ns 0.000ns 0.000ns 0.714ns 0.270ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.460ns 0.663ns 0.000ns 0.000ns 0.000ns 0.273ns 0.000ns 0.000ns 0.256ns 1.308ns } { 0.000ns 0.504ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.485ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.393ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.414ns 0.410ns 0.150ns 0.414ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.393ns 0.071ns 0.071ns 0.410ns 0.414ns 0.071ns 0.410ns 0.275ns 0.142ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.073 ns - Smallest " "Info: - Smallest clock skew is 0.073 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "OSC_50 destination 2.745 ns + Shortest memory " "Info: + Shortest clock path from clock \"OSC_50\" to destination memory is 2.745 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns OSC_50 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'OSC_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OSC_50 } "NODE_NAME" } } { "P1_BOARD_vga.bdf" "" { Schematic "L:/Documentos/Github/Restored/P1_BOARD_vga.bdf" { { -280 -224 -56 -264 "OSC_50" "" } { 1392 1296 1345 1408 "OSC_50" "" } { 1200 968 1032 1216 "OSC_50" "" } { 712 480 536 728 "OSC_50" "" } { 1344 720 792 1360 "OSC_50" "" } { 1312 968 1072 1328 "OSC_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns OSC_50~clkctrl 2 COMB CLKCTRL_G2 501 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 501; COMB Node = 'OSC_50~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { OSC_50 OSC_50~clkctrl } "NODE_NAME" } } { "P1_BOARD_vga.bdf" "" { Schematic "L:/Documentos/Github/Restored/P1_BOARD_vga.bdf" { { -280 -224 -56 -264 "OSC_50" "" } { 1392 1296 1345 1408 "OSC_50" "" } { 1200 968 1032 1216 "OSC_50" "" } { 712 480 536 728 "OSC_50" "" } { 1344 720 792 1360 "OSC_50" "" } { 1312 968 1072 1328 "OSC_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.939 ns) + CELL(0.689 ns) 2.745 ns ram64:inst14\|altsyncram:altsyncram_component\|altsyncram_5h72:auto_generated\|ram_block1a0~portb_address_reg2 3 MEM M4K_X52_Y29 3 " "Info: 3: + IC(0.939 ns) + CELL(0.689 ns) = 2.745 ns; Loc. = M4K_X52_Y29; Fanout = 3; MEM Node = 'ram64:inst14\|altsyncram:altsyncram_component\|altsyncram_5h72:auto_generated\|ram_block1a0~portb_address_reg2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.628 ns" { OSC_50~clkctrl ram64:inst14|altsyncram:altsyncram_component|altsyncram_5h72:auto_generated|ram_block1a0~portb_address_reg2 } "NODE_NAME" } } { "db/altsyncram_5h72.tdf" "" { Text "L:/Documentos/Github/Restored/db/altsyncram_5h72.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.688 ns ( 61.49 % ) " "Info: Total cell delay = 1.688 ns ( 61.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.057 ns ( 38.51 % ) " "Info: Total interconnect delay = 1.057 ns ( 38.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.745 ns" { OSC_50 OSC_50~clkctrl ram64:inst14|altsyncram:altsyncram_component|altsyncram_5h72:auto_generated|ram_block1a0~portb_address_reg2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.745 ns" { OSC_50 {} OSC_50~combout {} OSC_50~clkctrl {} ram64:inst14|altsyncram:altsyncram_component|altsyncram_5h72:auto_generated|ram_block1a0~portb_address_reg2 {} } { 0.000ns 0.000ns 0.118ns 0.939ns } { 0.000ns 0.999ns 0.000ns 0.689ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "OSC_50 source 2.672 ns - Longest register " "Info: - Longest clock path from clock \"OSC_50\" to source register is 2.672 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns OSC_50 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'OSC_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OSC_50 } "NODE_NAME" } } { "P1_BOARD_vga.bdf" "" { Schematic "L:/Documentos/Github/Restored/P1_BOARD_vga.bdf" { { -280 -224 -56 -264 "OSC_50" "" } { 1392 1296 1345 1408 "OSC_50" "" } { 1200 968 1032 1216 "OSC_50" "" } { 712 480 536 728 "OSC_50" "" } { 1344 720 792 1360 "OSC_50" "" } { 1312 968 1072 1328 "OSC_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns OSC_50~clkctrl 2 COMB CLKCTRL_G2 501 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 501; COMB Node = 'OSC_50~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { OSC_50 OSC_50~clkctrl } "NODE_NAME" } } { "P1_BOARD_vga.bdf" "" { Schematic "L:/Documentos/Github/Restored/P1_BOARD_vga.bdf" { { -280 -224 -56 -264 "OSC_50" "" } { 1392 1296 1345 1408 "OSC_50" "" } { 1200 968 1032 1216 "OSC_50" "" } { 712 480 536 728 "OSC_50" "" } { 1344 720 792 1360 "OSC_50" "" } { 1312 968 1072 1328 "OSC_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.018 ns) + CELL(0.537 ns) 2.672 ns square:inst21\|x_out\[0\] 3 REG LCFF_X40_Y31_N7 8 " "Info: 3: + IC(1.018 ns) + CELL(0.537 ns) = 2.672 ns; Loc. = LCFF_X40_Y31_N7; Fanout = 8; REG Node = 'square:inst21\|x_out\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.555 ns" { OSC_50~clkctrl square:inst21|x_out[0] } "NODE_NAME" } } { "square.vhd" "" { Text "L:/Documentos/Github/Restored/square.vhd" 101 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.49 % ) " "Info: Total cell delay = 1.536 ns ( 57.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.136 ns ( 42.51 % ) " "Info: Total interconnect delay = 1.136 ns ( 42.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.672 ns" { OSC_50 OSC_50~clkctrl square:inst21|x_out[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.672 ns" { OSC_50 {} OSC_50~combout {} OSC_50~clkctrl {} square:inst21|x_out[0] {} } { 0.000ns 0.000ns 0.118ns 1.018ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.745 ns" { OSC_50 OSC_50~clkctrl ram64:inst14|altsyncram:altsyncram_component|altsyncram_5h72:auto_generated|ram_block1a0~portb_address_reg2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.745 ns" { OSC_50 {} OSC_50~combout {} OSC_50~clkctrl {} ram64:inst14|altsyncram:altsyncram_component|altsyncram_5h72:auto_generated|ram_block1a0~portb_address_reg2 {} } { 0.000ns 0.000ns 0.118ns 0.939ns } { 0.000ns 0.999ns 0.000ns 0.689ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.672 ns" { OSC_50 OSC_50~clkctrl square:inst21|x_out[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.672 ns" { OSC_50 {} OSC_50~combout {} OSC_50~clkctrl {} square:inst21|x_out[0] {} } { 0.000ns 0.000ns 0.118ns 1.018ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "square.vhd" "" { Text "L:/Documentos/Github/Restored/square.vhd" 101 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.035 ns + " "Info: + Micro setup delay of destination is 0.035 ns" {  } { { "db/altsyncram_5h72.tdf" "" { Text "L:/Documentos/Github/Restored/db/altsyncram_5h72.tdf" 40 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "19.582 ns" { square:inst21|x_out[0] inverse_square_map:inst23|Add0~1 inverse_square_map:inst23|Add0~3 inverse_square_map:inst23|Add0~5 inverse_square_map:inst23|Add0~7 inverse_square_map:inst23|Add0~9 inverse_square_map:inst23|Add0~11 inverse_square_map:inst23|Add0~13 inverse_square_map:inst23|Add0~14 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|lpm_abs_sr9:my_abs_num|cs2a[1]~1 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|lpm_abs_sr9:my_abs_num|cs2a[1]~3 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|lpm_abs_sr9:my_abs_num|cs2a[1]~5 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|lpm_abs_sr9:my_abs_num|cs2a[1]~7 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|lpm_abs_sr9:my_abs_num|cs2a[1]~9 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|lpm_abs_sr9:my_abs_num|cs2a[1]~11 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|lpm_abs_sr9:my_abs_num|cs2a[1]~12 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_4_result_int[1]~1 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_4_result_int[2]~3 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_4_result_int[3]~5 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_4_result_int[4]~7 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_4_result_int[5]~8 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|StageOut[24]~67 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_5_result_int[1]~1 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_5_result_int[2]~3 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_5_result_int[3]~5 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_5_result_int[4]~7 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_5_result_int[5]~9 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_5_result_int[6]~10 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|StageOut[34]~103 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_6_result_int[5]~9 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_6_result_int[6]~10 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|StageOut[37]~79 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_7_result_int[2]~3 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_7_result_int[3]~5 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_7_result_int[4]~7 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_7_result_int[5]~9 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_7_result_int[6]~10 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|StageOut[42]~89 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_8_result_int[1]~1 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_8_result_int[2]~3 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_8_result_int[3]~5 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_8_result_int[4]~7 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_8_result_int[5]~9 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_8_result_int[6]~10 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|StageOut[50]~108 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_9_result_int[3]~5 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_9_result_int[4]~7 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_9_result_int[5]~9 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_9_result_int[6]~10 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|op_1~1 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|op_1~3 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|op_1~4 inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|quotient[2]~2 ram64:inst14|altsyncram:altsyncram_component|altsyncram_5h72:auto_generated|ram_block1a0~portb_address_reg2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "19.582 ns" { square:inst21|x_out[0] {} inverse_square_map:inst23|Add0~1 {} inverse_square_map:inst23|Add0~3 {} inverse_square_map:inst23|Add0~5 {} inverse_square_map:inst23|Add0~7 {} inverse_square_map:inst23|Add0~9 {} inverse_square_map:inst23|Add0~11 {} inverse_square_map:inst23|Add0~13 {} inverse_square_map:inst23|Add0~14 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|lpm_abs_sr9:my_abs_num|cs2a[1]~1 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|lpm_abs_sr9:my_abs_num|cs2a[1]~3 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|lpm_abs_sr9:my_abs_num|cs2a[1]~5 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|lpm_abs_sr9:my_abs_num|cs2a[1]~7 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|lpm_abs_sr9:my_abs_num|cs2a[1]~9 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|lpm_abs_sr9:my_abs_num|cs2a[1]~11 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|lpm_abs_sr9:my_abs_num|cs2a[1]~12 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_4_result_int[1]~1 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_4_result_int[2]~3 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_4_result_int[3]~5 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_4_result_int[4]~7 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_4_result_int[5]~8 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|StageOut[24]~67 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_5_result_int[1]~1 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_5_result_int[2]~3 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_5_result_int[3]~5 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_5_result_int[4]~7 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_5_result_int[5]~9 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_5_result_int[6]~10 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|StageOut[34]~103 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_6_result_int[5]~9 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_6_result_int[6]~10 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|StageOut[37]~79 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_7_result_int[2]~3 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_7_result_int[3]~5 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_7_result_int[4]~7 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_7_result_int[5]~9 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_7_result_int[6]~10 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|StageOut[42]~89 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_8_result_int[1]~1 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_8_result_int[2]~3 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_8_result_int[3]~5 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_8_result_int[4]~7 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_8_result_int[5]~9 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_8_result_int[6]~10 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|StageOut[50]~108 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_9_result_int[3]~5 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_9_result_int[4]~7 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_9_result_int[5]~9 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_9_result_int[6]~10 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|op_1~1 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|op_1~3 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|op_1~4 {} inverse_square_map:inst23|lpm_divide:Div0|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|quotient[2]~2 {} ram64:inst14|altsyncram:altsyncram_component|altsyncram_5h72:auto_generated|ram_block1a0~portb_address_reg2 {} } { 0.000ns 0.334ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.498ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.262ns 0.000ns 0.000ns 0.000ns 0.000ns 0.266ns 0.909ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.727ns 0.734ns 0.000ns 0.529ns 0.460ns 0.000ns 0.000ns 0.000ns 0.000ns 0.714ns 0.270ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.460ns 0.663ns 0.000ns 0.000ns 0.000ns 0.273ns 0.000ns 0.000ns 0.256ns 1.308ns } { 0.000ns 0.504ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.485ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.393ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.414ns 0.410ns 0.150ns 0.414ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.393ns 0.071ns 0.071ns 0.410ns 0.414ns 0.071ns 0.410ns 0.275ns 0.142ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.745 ns" { OSC_50 OSC_50~clkctrl ram64:inst14|altsyncram:altsyncram_component|altsyncram_5h72:auto_generated|ram_block1a0~portb_address_reg2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.745 ns" { OSC_50 {} OSC_50~combout {} OSC_50~clkctrl {} ram64:inst14|altsyncram:altsyncram_component|altsyncram_5h72:auto_generated|ram_block1a0~portb_address_reg2 {} } { 0.000ns 0.000ns 0.118ns 0.939ns } { 0.000ns 0.999ns 0.000ns 0.689ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.672 ns" { OSC_50 OSC_50~clkctrl square:inst21|x_out[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.672 ns" { OSC_50 {} OSC_50~combout {} OSC_50~clkctrl {} square:inst21|x_out[0] {} } { 0.000ns 0.000ns 0.118ns 1.018ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "wr_memory:inst16\|address_t\[0\] KEY\[0\] OSC_50 6.175 ns register " "Info: tsu for register \"wr_memory:inst16\|address_t\[0\]\" (data pin = \"KEY\[0\]\", clock pin = \"OSC_50\") is 6.175 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.865 ns + Longest pin register " "Info: + Longest pin to register delay is 8.865 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[0\] 1 PIN PIN_G26 168 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 168; PIN Node = 'KEY\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "P1_BOARD_vga.bdf" "" { Schematic "L:/Documentos/Github/Restored/P1_BOARD_vga.bdf" { { 1248 792 960 1264 "KEY\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.209 ns) + CELL(0.150 ns) 6.221 ns wr_memory:inst16\|address_t\[14\]~19 2 COMB LCCOMB_X47_Y28_N18 8 " "Info: 2: + IC(5.209 ns) + CELL(0.150 ns) = 6.221 ns; Loc. = LCCOMB_X47_Y28_N18; Fanout = 8; COMB Node = 'wr_memory:inst16\|address_t\[14\]~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.359 ns" { KEY[0] wr_memory:inst16|address_t[14]~19 } "NODE_NAME" } } { "wr_memory.vhd" "" { Text "L:/Documentos/Github/Restored/wr_memory.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.984 ns) + CELL(0.271 ns) 7.476 ns wr_memory:inst16\|address_t\[0\]~22 3 COMB LCCOMB_X48_Y25_N30 8 " "Info: 3: + IC(0.984 ns) + CELL(0.271 ns) = 7.476 ns; Loc. = LCCOMB_X48_Y25_N30; Fanout = 8; COMB Node = 'wr_memory:inst16\|address_t\[0\]~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.255 ns" { wr_memory:inst16|address_t[14]~19 wr_memory:inst16|address_t[0]~22 } "NODE_NAME" } } { "wr_memory.vhd" "" { Text "L:/Documentos/Github/Restored/wr_memory.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.729 ns) + CELL(0.660 ns) 8.865 ns wr_memory:inst16\|address_t\[0\] 4 REG LCFF_X47_Y26_N1 26 " "Info: 4: + IC(0.729 ns) + CELL(0.660 ns) = 8.865 ns; Loc. = LCFF_X47_Y26_N1; Fanout = 26; REG Node = 'wr_memory:inst16\|address_t\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.389 ns" { wr_memory:inst16|address_t[0]~22 wr_memory:inst16|address_t[0] } "NODE_NAME" } } { "wr_memory.vhd" "" { Text "L:/Documentos/Github/Restored/wr_memory.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.943 ns ( 21.92 % ) " "Info: Total cell delay = 1.943 ns ( 21.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.922 ns ( 78.08 % ) " "Info: Total interconnect delay = 6.922 ns ( 78.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.865 ns" { KEY[0] wr_memory:inst16|address_t[14]~19 wr_memory:inst16|address_t[0]~22 wr_memory:inst16|address_t[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.865 ns" { KEY[0] {} KEY[0]~combout {} wr_memory:inst16|address_t[14]~19 {} wr_memory:inst16|address_t[0]~22 {} wr_memory:inst16|address_t[0] {} } { 0.000ns 0.000ns 5.209ns 0.984ns 0.729ns } { 0.000ns 0.862ns 0.150ns 0.271ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "wr_memory.vhd" "" { Text "L:/Documentos/Github/Restored/wr_memory.vhd" 61 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "OSC_50 destination 2.654 ns - Shortest register " "Info: - Shortest clock path from clock \"OSC_50\" to destination register is 2.654 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns OSC_50 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'OSC_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OSC_50 } "NODE_NAME" } } { "P1_BOARD_vga.bdf" "" { Schematic "L:/Documentos/Github/Restored/P1_BOARD_vga.bdf" { { -280 -224 -56 -264 "OSC_50" "" } { 1392 1296 1345 1408 "OSC_50" "" } { 1200 968 1032 1216 "OSC_50" "" } { 712 480 536 728 "OSC_50" "" } { 1344 720 792 1360 "OSC_50" "" } { 1312 968 1072 1328 "OSC_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns OSC_50~clkctrl 2 COMB CLKCTRL_G2 501 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 501; COMB Node = 'OSC_50~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { OSC_50 OSC_50~clkctrl } "NODE_NAME" } } { "P1_BOARD_vga.bdf" "" { Schematic "L:/Documentos/Github/Restored/P1_BOARD_vga.bdf" { { -280 -224 -56 -264 "OSC_50" "" } { 1392 1296 1345 1408 "OSC_50" "" } { 1200 968 1032 1216 "OSC_50" "" } { 712 480 536 728 "OSC_50" "" } { 1344 720 792 1360 "OSC_50" "" } { 1312 968 1072 1328 "OSC_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(0.537 ns) 2.654 ns wr_memory:inst16\|address_t\[0\] 3 REG LCFF_X47_Y26_N1 26 " "Info: 3: + IC(1.000 ns) + CELL(0.537 ns) = 2.654 ns; Loc. = LCFF_X47_Y26_N1; Fanout = 26; REG Node = 'wr_memory:inst16\|address_t\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.537 ns" { OSC_50~clkctrl wr_memory:inst16|address_t[0] } "NODE_NAME" } } { "wr_memory.vhd" "" { Text "L:/Documentos/Github/Restored/wr_memory.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.87 % ) " "Info: Total cell delay = 1.536 ns ( 57.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.118 ns ( 42.13 % ) " "Info: Total interconnect delay = 1.118 ns ( 42.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.654 ns" { OSC_50 OSC_50~clkctrl wr_memory:inst16|address_t[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.654 ns" { OSC_50 {} OSC_50~combout {} OSC_50~clkctrl {} wr_memory:inst16|address_t[0] {} } { 0.000ns 0.000ns 0.118ns 1.000ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.865 ns" { KEY[0] wr_memory:inst16|address_t[14]~19 wr_memory:inst16|address_t[0]~22 wr_memory:inst16|address_t[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.865 ns" { KEY[0] {} KEY[0]~combout {} wr_memory:inst16|address_t[14]~19 {} wr_memory:inst16|address_t[0]~22 {} wr_memory:inst16|address_t[0] {} } { 0.000ns 0.000ns 5.209ns 0.984ns 0.729ns } { 0.000ns 0.862ns 0.150ns 0.271ns 0.660ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.654 ns" { OSC_50 OSC_50~clkctrl wr_memory:inst16|address_t[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.654 ns" { OSC_50 {} OSC_50~combout {} OSC_50~clkctrl {} wr_memory:inst16|address_t[0] {} } { 0.000ns 0.000ns 0.118ns 1.000ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "OSC_50 VGA_SYNC VGA_SYNC:inst19\|video_on_v 14.618 ns register " "Info: tco from clock \"OSC_50\" to destination pin \"VGA_SYNC\" through register \"VGA_SYNC:inst19\|video_on_v\" is 14.618 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "OSC_50 source 7.737 ns + Longest register " "Info: + Longest clock path from clock \"OSC_50\" to source register is 7.737 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns OSC_50 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'OSC_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OSC_50 } "NODE_NAME" } } { "P1_BOARD_vga.bdf" "" { Schematic "L:/Documentos/Github/Restored/P1_BOARD_vga.bdf" { { -280 -224 -56 -264 "OSC_50" "" } { 1392 1296 1345 1408 "OSC_50" "" } { 1200 968 1032 1216 "OSC_50" "" } { 712 480 536 728 "OSC_50" "" } { 1344 720 792 1360 "OSC_50" "" } { 1312 968 1072 1328 "OSC_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(0.787 ns) 3.786 ns clk_div_two:inst17\|clk_int 2 REG LCFF_X38_Y27_N17 2 " "Info: 2: + IC(2.000 ns) + CELL(0.787 ns) = 3.786 ns; Loc. = LCFF_X38_Y27_N17; Fanout = 2; REG Node = 'clk_div_two:inst17\|clk_int'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.787 ns" { OSC_50 clk_div_two:inst17|clk_int } "NODE_NAME" } } { "clk_div_two.vhd" "" { Text "L:/Documentos/Github/Restored/clk_div_two.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.373 ns) + CELL(0.000 ns) 6.159 ns clk_video:inst20\|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component\|wire_clkctrl1_outclk 3 COMB CLKCTRL_G1 393 " "Info: 3: + IC(2.373 ns) + CELL(0.000 ns) = 6.159 ns; Loc. = CLKCTRL_G1; Fanout = 393; COMB Node = 'clk_video:inst20\|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component\|wire_clkctrl1_outclk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.373 ns" { clk_div_two:inst17|clk_int clk_video:inst20|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component|wire_clkctrl1_outclk } "NODE_NAME" } } { "clk_video.vhd" "" { Text "L:/Documentos/Github/Restored/clk_video.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.041 ns) + CELL(0.537 ns) 7.737 ns VGA_SYNC:inst19\|video_on_v 4 REG LCFF_X28_Y16_N1 1 " "Info: 4: + IC(1.041 ns) + CELL(0.537 ns) = 7.737 ns; Loc. = LCFF_X28_Y16_N1; Fanout = 1; REG Node = 'VGA_SYNC:inst19\|video_on_v'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.578 ns" { clk_video:inst20|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component|wire_clkctrl1_outclk VGA_SYNC:inst19|video_on_v } "NODE_NAME" } } { "VGA_SYNC.VHD" "" { Text "L:/Documentos/Github/Restored/VGA_SYNC.VHD" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 30.02 % ) " "Info: Total cell delay = 2.323 ns ( 30.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.414 ns ( 69.98 % ) " "Info: Total interconnect delay = 5.414 ns ( 69.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.737 ns" { OSC_50 clk_div_two:inst17|clk_int clk_video:inst20|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component|wire_clkctrl1_outclk VGA_SYNC:inst19|video_on_v } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.737 ns" { OSC_50 {} OSC_50~combout {} clk_div_two:inst17|clk_int {} clk_video:inst20|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component|wire_clkctrl1_outclk {} VGA_SYNC:inst19|video_on_v {} } { 0.000ns 0.000ns 2.000ns 2.373ns 1.041ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "VGA_SYNC.VHD" "" { Text "L:/Documentos/Github/Restored/VGA_SYNC.VHD" 41 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.631 ns + Longest register pin " "Info: + Longest register to pin delay is 6.631 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_SYNC:inst19\|video_on_v 1 REG LCFF_X28_Y16_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X28_Y16_N1; Fanout = 1; REG Node = 'VGA_SYNC:inst19\|video_on_v'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_SYNC:inst19|video_on_v } "NODE_NAME" } } { "VGA_SYNC.VHD" "" { Text "L:/Documentos/Github/Restored/VGA_SYNC.VHD" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.794 ns) + CELL(0.271 ns) 1.065 ns VGA_SYNC:inst19\|vga_sync 2 COMB LCCOMB_X28_Y19_N0 4 " "Info: 2: + IC(0.794 ns) + CELL(0.271 ns) = 1.065 ns; Loc. = LCCOMB_X28_Y19_N0; Fanout = 4; COMB Node = 'VGA_SYNC:inst19\|vga_sync'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.065 ns" { VGA_SYNC:inst19|video_on_v VGA_SYNC:inst19|vga_sync } "NODE_NAME" } } { "VGA_SYNC.VHD" "" { Text "L:/Documentos/Github/Restored/VGA_SYNC.VHD" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.758 ns) + CELL(2.808 ns) 6.631 ns VGA_SYNC 3 PIN PIN_B7 0 " "Info: 3: + IC(2.758 ns) + CELL(2.808 ns) = 6.631 ns; Loc. = PIN_B7; Fanout = 0; PIN Node = 'VGA_SYNC'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.566 ns" { VGA_SYNC:inst19|vga_sync VGA_SYNC } "NODE_NAME" } } { "P1_BOARD_vga.bdf" "" { Schematic "L:/Documentos/Github/Restored/P1_BOARD_vga.bdf" { { 1456 1856 2032 1472 "VGA_SYNC" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.079 ns ( 46.43 % ) " "Info: Total cell delay = 3.079 ns ( 46.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.552 ns ( 53.57 % ) " "Info: Total interconnect delay = 3.552 ns ( 53.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.631 ns" { VGA_SYNC:inst19|video_on_v VGA_SYNC:inst19|vga_sync VGA_SYNC } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.631 ns" { VGA_SYNC:inst19|video_on_v {} VGA_SYNC:inst19|vga_sync {} VGA_SYNC {} } { 0.000ns 0.794ns 2.758ns } { 0.000ns 0.271ns 2.808ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.737 ns" { OSC_50 clk_div_two:inst17|clk_int clk_video:inst20|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component|wire_clkctrl1_outclk VGA_SYNC:inst19|video_on_v } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.737 ns" { OSC_50 {} OSC_50~combout {} clk_div_two:inst17|clk_int {} clk_video:inst20|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component|wire_clkctrl1_outclk {} VGA_SYNC:inst19|video_on_v {} } { 0.000ns 0.000ns 2.000ns 2.373ns 1.041ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.631 ns" { VGA_SYNC:inst19|video_on_v VGA_SYNC:inst19|vga_sync VGA_SYNC } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.631 ns" { VGA_SYNC:inst19|video_on_v {} VGA_SYNC:inst19|vga_sync {} VGA_SYNC {} } { 0.000ns 0.794ns 2.758ns } { 0.000ns 0.271ns 2.808ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "keypad:inst2\|colq\[2\] COL\[2\] OSC_50 -1.852 ns register " "Info: th for register \"keypad:inst2\|colq\[2\]\" (data pin = \"COL\[2\]\", clock pin = \"OSC_50\") is -1.852 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "OSC_50 destination 4.268 ns + Longest register " "Info: + Longest clock path from clock \"OSC_50\" to destination register is 4.268 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns OSC_50 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'OSC_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OSC_50 } "NODE_NAME" } } { "P1_BOARD_vga.bdf" "" { Schematic "L:/Documentos/Github/Restored/P1_BOARD_vga.bdf" { { -280 -224 -56 -264 "OSC_50" "" } { 1392 1296 1345 1408 "OSC_50" "" } { 1200 968 1032 1216 "OSC_50" "" } { 712 480 536 728 "OSC_50" "" } { 1344 720 792 1360 "OSC_50" "" } { 1312 968 1072 1328 "OSC_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.787 ns) 2.117 ns f_div:inst1\|clkout 2 REG LCFF_X1_Y18_N21 1 " "Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N21; Fanout = 1; REG Node = 'f_div:inst1\|clkout'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { OSC_50 f_div:inst1|clkout } "NODE_NAME" } } { "f_div.vhd" "" { Text "L:/Documentos/Github/Restored/f_div.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.626 ns) + CELL(0.000 ns) 2.743 ns clk_video:inst10\|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component\|wire_clkctrl1_outclk 3 COMB CLKCTRL_G0 128 " "Info: 3: + IC(0.626 ns) + CELL(0.000 ns) = 2.743 ns; Loc. = CLKCTRL_G0; Fanout = 128; COMB Node = 'clk_video:inst10\|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component\|wire_clkctrl1_outclk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.626 ns" { f_div:inst1|clkout clk_video:inst10|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component|wire_clkctrl1_outclk } "NODE_NAME" } } { "clk_video.vhd" "" { Text "L:/Documentos/Github/Restored/clk_video.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.988 ns) + CELL(0.537 ns) 4.268 ns keypad:inst2\|colq\[2\] 4 REG LCFF_X40_Y27_N21 9 " "Info: 4: + IC(0.988 ns) + CELL(0.537 ns) = 4.268 ns; Loc. = LCFF_X40_Y27_N21; Fanout = 9; REG Node = 'keypad:inst2\|colq\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.525 ns" { clk_video:inst10|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component|wire_clkctrl1_outclk keypad:inst2|colq[2] } "NODE_NAME" } } { "keypad.vhd" "" { Text "L:/Documentos/Github/Restored/keypad.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 54.43 % ) " "Info: Total cell delay = 2.323 ns ( 54.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.945 ns ( 45.57 % ) " "Info: Total interconnect delay = 1.945 ns ( 45.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.268 ns" { OSC_50 f_div:inst1|clkout clk_video:inst10|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component|wire_clkctrl1_outclk keypad:inst2|colq[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.268 ns" { OSC_50 {} OSC_50~combout {} f_div:inst1|clkout {} clk_video:inst10|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component|wire_clkctrl1_outclk {} keypad:inst2|colq[2] {} } { 0.000ns 0.000ns 0.331ns 0.626ns 0.988ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "keypad.vhd" "" { Text "L:/Documentos/Github/Restored/keypad.vhd" 43 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.386 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.386 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns COL\[2\] 1 PIN PIN_H23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_H23; Fanout = 1; PIN Node = 'COL\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { COL[2] } "NODE_NAME" } } { "P1_BOARD_vga.bdf" "" { Schematic "L:/Documentos/Github/Restored/P1_BOARD_vga.bdf" { { 920 -296 -128 936 "COL\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.168 ns) + CELL(0.366 ns) 6.386 ns keypad:inst2\|colq\[2\] 2 REG LCFF_X40_Y27_N21 9 " "Info: 2: + IC(5.168 ns) + CELL(0.366 ns) = 6.386 ns; Loc. = LCFF_X40_Y27_N21; Fanout = 9; REG Node = 'keypad:inst2\|colq\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.534 ns" { COL[2] keypad:inst2|colq[2] } "NODE_NAME" } } { "keypad.vhd" "" { Text "L:/Documentos/Github/Restored/keypad.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.218 ns ( 19.07 % ) " "Info: Total cell delay = 1.218 ns ( 19.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.168 ns ( 80.93 % ) " "Info: Total interconnect delay = 5.168 ns ( 80.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.386 ns" { COL[2] keypad:inst2|colq[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.386 ns" { COL[2] {} COL[2]~combout {} keypad:inst2|colq[2] {} } { 0.000ns 0.000ns 5.168ns } { 0.000ns 0.852ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.268 ns" { OSC_50 f_div:inst1|clkout clk_video:inst10|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component|wire_clkctrl1_outclk keypad:inst2|colq[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.268 ns" { OSC_50 {} OSC_50~combout {} f_div:inst1|clkout {} clk_video:inst10|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component|wire_clkctrl1_outclk {} keypad:inst2|colq[2] {} } { 0.000ns 0.000ns 0.331ns 0.626ns 0.988ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.386 ns" { COL[2] keypad:inst2|colq[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.386 ns" { COL[2] {} COL[2]~combout {} keypad:inst2|colq[2] {} } { 0.000ns 0.000ns 5.168ns } { 0.000ns 0.852ns 0.366ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "179 " "Info: Peak virtual memory: 179 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 20 19:13:34 2023 " "Info: Processing ended: Wed Dec 20 19:13:34 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
