Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue May 26 01:16:55 2020
| Host         : Ping running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_control_sets_placed.rpt
| Design       : Top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     8 |
| Unused register locations in slices containing registers |    37 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            1 |
|      5 |            1 |
|     10 |            4 |
|     12 |            1 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              15 |            9 |
| No           | No                    | Yes                    |              30 |            9 |
| No           | Yes                   | No                     |              12 |            9 |
| Yes          | No                    | No                     |              10 |            5 |
| Yes          | No                    | Yes                    |              14 |            5 |
| Yes          | Yes                   | No                     |              10 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------+----------------------------------------+------------------+------------------+----------------+
|             Clock Signal             |              Enable Signal             | Set/Reset Signal | Slice Load Count | Bel Load Count |
+--------------------------------------+----------------------------------------+------------------+------------------+----------------+
|  CLK_IBUF_BUFG                       | keyboard/ps2_rx_unit/p_0_in            | RESET_IBUF       |                1 |              4 |
| ~keyboard/ps2_rx_unit/d_reg_reg[7]_0 |                                        |                  |                2 |              5 |
|  CLK_IBUF_BUFG                       |                                        |                  |                7 |             10 |
|  CLK_IBUF_BUFG                       | keyboard/ps2_rx_unit/d_reg[10]_i_1_n_0 | RESET_IBUF       |                4 |             10 |
|  CLK_IBUF_BUFG                       | display/V_SCAN[9]_i_1_n_0              |                  |                5 |             10 |
|  CLK_IBUF_BUFG                       | display/pix_clk                        | display/H_SCAN   |                5 |             10 |
|  CLK_IBUF_BUFG                       |                                        | display/SR[0]    |                9 |             12 |
|  CLK_IBUF_BUFG                       |                                        | RESET_IBUF       |                9 |             30 |
+--------------------------------------+----------------------------------------+------------------+------------------+----------------+


