<sld_project_info>
  <hub_info ir_width="2" node_count="1"/>
  <node_info>
    <node hpath="mkFTop_alst4:ftop|mkDramServer_s4:dram0|ddr3_s4_uniphy:memc_memc|ddr3_s4_uniphy_0002:ddr3_s4_uniphy_inst|ddr3_s4_uniphy_p0:p0|ddr3_s4_uniphy_p0_controller_phy:controller_phy_inst|ddr3_s4_uniphy_p0_memphy_top:memphy_top_inst|ddr3_s4_uniphy_p0_memphy:umemphy|ddr3_s4_uniphy_p0_nios_sequencer:usequencer|ddr3_s4_uniphy_p0_qsys_sequencer:sequencer_inst|ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst:cpu_inst|ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_nios2_oci:the_ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_nios2_oci|ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_jtag_debug_module_wrapper:the_ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_jtag_debug_module_wrapper|sld_virtual_jtag_basic:ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" instance_id="0" mfg_id="110" node_id="135" sld_node_info="0x1C386E00" version="3">
      <parameters>
        <parameter name="sld_mfg_id" type="dec" value="110"/>
        <parameter name="sld_type_id" type="dec" value="135"/>
        <parameter name="sld_version" type="dec" value="3"/>
        <parameter name="sld_instance_index" type="dec" value="0"/>
        <parameter name="sld_auto_instance_index" type="string" value="YES"/>
        <parameter name="sld_ir_width" type="dec" value="2"/>
        <parameter name="SLD_NODE_INFO" type="dec" value="473460224"/>
      </parameters>
      <inputs>
        <port name="usr_tdo" source="mkFTop_alst4:ftop|mkDramServer_s4:dram0|ddr3_s4_uniphy:memc_memc|ddr3_s4_uniphy_0002:ddr3_s4_uniphy_inst|ddr3_s4_uniphy_p0:p0|ddr3_s4_uniphy_p0_controller_phy:controller_phy_inst|ddr3_s4_uniphy_p0_memphy_top:memphy_top_inst|ddr3_s4_uniphy_p0_memphy:umemphy|ddr3_s4_uniphy_p0_nios_sequencer:usequencer|ddr3_s4_uniphy_p0_qsys_sequencer:sequencer_inst|ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst:cpu_inst|ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_nios2_oci:the_ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_nios2_oci|ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_jtag_debug_module_wrapper:the_ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_jtag_debug_module_wrapper|sld_virtual_jtag_basic:ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_jtag_debug_module_phy|tdo"/>
        <port name="usr_ir_out[0]" source="mkFTop_alst4:ftop|mkDramServer_s4:dram0|ddr3_s4_uniphy:memc_memc|ddr3_s4_uniphy_0002:ddr3_s4_uniphy_inst|ddr3_s4_uniphy_p0:p0|ddr3_s4_uniphy_p0_controller_phy:controller_phy_inst|ddr3_s4_uniphy_p0_memphy_top:memphy_top_inst|ddr3_s4_uniphy_p0_memphy:umemphy|ddr3_s4_uniphy_p0_nios_sequencer:usequencer|ddr3_s4_uniphy_p0_qsys_sequencer:sequencer_inst|ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst:cpu_inst|ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_nios2_oci:the_ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_nios2_oci|ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_jtag_debug_module_wrapper:the_ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_jtag_debug_module_wrapper|sld_virtual_jtag_basic:ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_jtag_debug_module_phy|ir_out[0]"/>
        <port name="usr_ir_out[1]" source="mkFTop_alst4:ftop|mkDramServer_s4:dram0|ddr3_s4_uniphy:memc_memc|ddr3_s4_uniphy_0002:ddr3_s4_uniphy_inst|ddr3_s4_uniphy_p0:p0|ddr3_s4_uniphy_p0_controller_phy:controller_phy_inst|ddr3_s4_uniphy_p0_memphy_top:memphy_top_inst|ddr3_s4_uniphy_p0_memphy:umemphy|ddr3_s4_uniphy_p0_nios_sequencer:usequencer|ddr3_s4_uniphy_p0_qsys_sequencer:sequencer_inst|ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst:cpu_inst|ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_nios2_oci:the_ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_nios2_oci|ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_jtag_debug_module_wrapper:the_ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_jtag_debug_module_wrapper|sld_virtual_jtag_basic:ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_jtag_debug_module_phy|ir_out[1]"/>
        <port name="jtag.bp.ftop_dram0_memc_memc_ddr3_s4_uniphy_inst_p0_controller_phy_inst_memphy_top_inst_umemphy_usequencer_sequencer_inst_cpu_inst_the_ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_nios2_oci_the_ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_jtag_debug_module_wrapper_ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_raw_tck" source="jtag.bp.ftop_dram0_memc_memc_ddr3_s4_uniphy_inst_p0_controller_phy_inst_memphy_top_inst_umemphy_usequencer_sequencer_inst_cpu_inst_the_ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_nios2_oci_the_ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_jtag_debug_module_wrapper_ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_raw_tck"/>
        <port name="jtag.bp.ftop_dram0_memc_memc_ddr3_s4_uniphy_inst_p0_controller_phy_inst_memphy_top_inst_umemphy_usequencer_sequencer_inst_cpu_inst_the_ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_nios2_oci_the_ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_jtag_debug_module_wrapper_ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_raw_tms" source="jtag.bp.ftop_dram0_memc_memc_ddr3_s4_uniphy_inst_p0_controller_phy_inst_memphy_top_inst_umemphy_usequencer_sequencer_inst_cpu_inst_the_ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_nios2_oci_the_ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_jtag_debug_module_wrapper_ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_raw_tms"/>
        <port name="jtag.bp.ftop_dram0_memc_memc_ddr3_s4_uniphy_inst_p0_controller_phy_inst_memphy_top_inst_umemphy_usequencer_sequencer_inst_cpu_inst_the_ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_nios2_oci_the_ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_jtag_debug_module_wrapper_ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_tdi" source="jtag.bp.ftop_dram0_memc_memc_ddr3_s4_uniphy_inst_p0_controller_phy_inst_memphy_top_inst_umemphy_usequencer_sequencer_inst_cpu_inst_the_ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_nios2_oci_the_ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_jtag_debug_module_wrapper_ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_tdi"/>
        <port name="jtag.bp.ftop_dram0_memc_memc_ddr3_s4_uniphy_inst_p0_controller_phy_inst_memphy_top_inst_umemphy_usequencer_sequencer_inst_cpu_inst_the_ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_nios2_oci_the_ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_jtag_debug_module_wrapper_ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_tlr" source="jtag.bp.ftop_dram0_memc_memc_ddr3_s4_uniphy_inst_p0_controller_phy_inst_memphy_top_inst_umemphy_usequencer_sequencer_inst_cpu_inst_the_ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_nios2_oci_the_ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_jtag_debug_module_wrapper_ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_tlr"/>
        <port name="jtag.bp.ftop_dram0_memc_memc_ddr3_s4_uniphy_inst_p0_controller_phy_inst_memphy_top_inst_umemphy_usequencer_sequencer_inst_cpu_inst_the_ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_nios2_oci_the_ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_jtag_debug_module_wrapper_ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_rti" source="jtag.bp.ftop_dram0_memc_memc_ddr3_s4_uniphy_inst_p0_controller_phy_inst_memphy_top_inst_umemphy_usequencer_sequencer_inst_cpu_inst_the_ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_nios2_oci_the_ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_jtag_debug_module_wrapper_ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_rti"/>
        <port name="jtag.bp.ftop_dram0_memc_memc_ddr3_s4_uniphy_inst_p0_controller_phy_inst_memphy_top_inst_umemphy_usequencer_sequencer_inst_cpu_inst_the_ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_nios2_oci_the_ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_jtag_debug_module_wrapper_ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_sdrs" source="jtag.bp.ftop_dram0_memc_memc_ddr3_s4_uniphy_inst_p0_controller_phy_inst_memphy_top_inst_umemphy_usequencer_sequencer_inst_cpu_inst_the_ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_nios2_oci_the_ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_jtag_debug_module_wrapper_ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_sdrs"/>
        <port name="jtag.bp.ftop_dram0_memc_memc_ddr3_s4_uniphy_inst_p0_controller_phy_inst_memphy_top_inst_umemphy_usequencer_sequencer_inst_cpu_inst_the_ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_nios2_oci_the_ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_jtag_debug_module_wrapper_ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_cdr" source="jtag.bp.ftop_dram0_memc_memc_ddr3_s4_uniphy_inst_p0_controller_phy_inst_memphy_top_inst_umemphy_usequencer_sequencer_inst_cpu_inst_the_ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_nios2_oci_the_ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_jtag_debug_module_wrapper_ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_cdr"/>
        <port name="jtag.bp.ftop_dram0_memc_memc_ddr3_s4_uniphy_inst_p0_controller_phy_inst_memphy_top_inst_umemphy_usequencer_sequencer_inst_cpu_inst_the_ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_nios2_oci_the_ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_jtag_debug_module_wrapper_ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_sdr" source="jtag.bp.ftop_dram0_memc_memc_ddr3_s4_uniphy_inst_p0_controller_phy_inst_memphy_top_inst_umemphy_usequencer_sequencer_inst_cpu_inst_the_ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_nios2_oci_the_ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_jtag_debug_module_wrapper_ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_sdr"/>
        <port name="jtag.bp.ftop_dram0_memc_memc_ddr3_s4_uniphy_inst_p0_controller_phy_inst_memphy_top_inst_umemphy_usequencer_sequencer_inst_cpu_inst_the_ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_nios2_oci_the_ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_jtag_debug_module_wrapper_ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_e1dr" source="jtag.bp.ftop_dram0_memc_memc_ddr3_s4_uniphy_inst_p0_controller_phy_inst_memphy_top_inst_umemphy_usequencer_sequencer_inst_cpu_inst_the_ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_nios2_oci_the_ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_jtag_debug_module_wrapper_ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_e1dr"/>
        <port name="jtag.bp.ftop_dram0_memc_memc_ddr3_s4_uniphy_inst_p0_controller_phy_inst_memphy_top_inst_umemphy_usequencer_sequencer_inst_cpu_inst_the_ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_nios2_oci_the_ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_jtag_debug_module_wrapper_ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_pdr" source="jtag.bp.ftop_dram0_memc_memc_ddr3_s4_uniphy_inst_p0_controller_phy_inst_memphy_top_inst_umemphy_usequencer_sequencer_inst_cpu_inst_the_ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_nios2_oci_the_ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_jtag_debug_module_wrapper_ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_pdr"/>
        <port name="jtag.bp.ftop_dram0_memc_memc_ddr3_s4_uniphy_inst_p0_controller_phy_inst_memphy_top_inst_umemphy_usequencer_sequencer_inst_cpu_inst_the_ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_nios2_oci_the_ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_jtag_debug_module_wrapper_ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_e2dr" source="jtag.bp.ftop_dram0_memc_memc_ddr3_s4_uniphy_inst_p0_controller_phy_inst_memphy_top_inst_umemphy_usequencer_sequencer_inst_cpu_inst_the_ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_nios2_oci_the_ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_jtag_debug_module_wrapper_ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_e2dr"/>
        <port name="jtag.bp.ftop_dram0_memc_memc_ddr3_s4_uniphy_inst_p0_controller_phy_inst_memphy_top_inst_umemphy_usequencer_sequencer_inst_cpu_inst_the_ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_nios2_oci_the_ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_jtag_debug_module_wrapper_ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_udr" source="jtag.bp.ftop_dram0_memc_memc_ddr3_s4_uniphy_inst_p0_controller_phy_inst_memphy_top_inst_umemphy_usequencer_sequencer_inst_cpu_inst_the_ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_nios2_oci_the_ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_jtag_debug_module_wrapper_ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_udr"/>
        <port name="jtag.bp.ftop_dram0_memc_memc_ddr3_s4_uniphy_inst_p0_controller_phy_inst_memphy_top_inst_umemphy_usequencer_sequencer_inst_cpu_inst_the_ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_nios2_oci_the_ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_jtag_debug_module_wrapper_ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_sirs" source="jtag.bp.ftop_dram0_memc_memc_ddr3_s4_uniphy_inst_p0_controller_phy_inst_memphy_top_inst_umemphy_usequencer_sequencer_inst_cpu_inst_the_ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_nios2_oci_the_ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_jtag_debug_module_wrapper_ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_sirs"/>
        <port name="jtag.bp.ftop_dram0_memc_memc_ddr3_s4_uniphy_inst_p0_controller_phy_inst_memphy_top_inst_umemphy_usequencer_sequencer_inst_cpu_inst_the_ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_nios2_oci_the_ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_jtag_debug_module_wrapper_ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_cir" source="jtag.bp.ftop_dram0_memc_memc_ddr3_s4_uniphy_inst_p0_controller_phy_inst_memphy_top_inst_umemphy_usequencer_sequencer_inst_cpu_inst_the_ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_nios2_oci_the_ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_jtag_debug_module_wrapper_ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_cir"/>
        <port name="jtag.bp.ftop_dram0_memc_memc_ddr3_s4_uniphy_inst_p0_controller_phy_inst_memphy_top_inst_umemphy_usequencer_sequencer_inst_cpu_inst_the_ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_nios2_oci_the_ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_jtag_debug_module_wrapper_ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_sir" source="jtag.bp.ftop_dram0_memc_memc_ddr3_s4_uniphy_inst_p0_controller_phy_inst_memphy_top_inst_umemphy_usequencer_sequencer_inst_cpu_inst_the_ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_nios2_oci_the_ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_jtag_debug_module_wrapper_ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_sir"/>
        <port name="jtag.bp.ftop_dram0_memc_memc_ddr3_s4_uniphy_inst_p0_controller_phy_inst_memphy_top_inst_umemphy_usequencer_sequencer_inst_cpu_inst_the_ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_nios2_oci_the_ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_jtag_debug_module_wrapper_ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_e1ir" source="jtag.bp.ftop_dram0_memc_memc_ddr3_s4_uniphy_inst_p0_controller_phy_inst_memphy_top_inst_umemphy_usequencer_sequencer_inst_cpu_inst_the_ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_nios2_oci_the_ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_jtag_debug_module_wrapper_ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_e1ir"/>
        <port name="jtag.bp.ftop_dram0_memc_memc_ddr3_s4_uniphy_inst_p0_controller_phy_inst_memphy_top_inst_umemphy_usequencer_sequencer_inst_cpu_inst_the_ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_nios2_oci_the_ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_jtag_debug_module_wrapper_ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_pir" source="jtag.bp.ftop_dram0_memc_memc_ddr3_s4_uniphy_inst_p0_controller_phy_inst_memphy_top_inst_umemphy_usequencer_sequencer_inst_cpu_inst_the_ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_nios2_oci_the_ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_jtag_debug_module_wrapper_ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_pir"/>
        <port name="jtag.bp.ftop_dram0_memc_memc_ddr3_s4_uniphy_inst_p0_controller_phy_inst_memphy_top_inst_umemphy_usequencer_sequencer_inst_cpu_inst_the_ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_nios2_oci_the_ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_jtag_debug_module_wrapper_ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_e2ir" source="jtag.bp.ftop_dram0_memc_memc_ddr3_s4_uniphy_inst_p0_controller_phy_inst_memphy_top_inst_umemphy_usequencer_sequencer_inst_cpu_inst_the_ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_nios2_oci_the_ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_jtag_debug_module_wrapper_ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_e2ir"/>
        <port name="jtag.bp.ftop_dram0_memc_memc_ddr3_s4_uniphy_inst_p0_controller_phy_inst_memphy_top_inst_umemphy_usequencer_sequencer_inst_cpu_inst_the_ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_nios2_oci_the_ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_jtag_debug_module_wrapper_ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_uir" source="jtag.bp.ftop_dram0_memc_memc_ddr3_s4_uniphy_inst_p0_controller_phy_inst_memphy_top_inst_umemphy_usequencer_sequencer_inst_cpu_inst_the_ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_nios2_oci_the_ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_jtag_debug_module_wrapper_ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_uir"/>
        <port name="jtag.bp.ftop_dram0_memc_memc_ddr3_s4_uniphy_inst_p0_controller_phy_inst_memphy_top_inst_umemphy_usequencer_sequencer_inst_cpu_inst_the_ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_nios2_oci_the_ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_jtag_debug_module_wrapper_ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_usr1" source="jtag.bp.ftop_dram0_memc_memc_ddr3_s4_uniphy_inst_p0_controller_phy_inst_memphy_top_inst_umemphy_usequencer_sequencer_inst_cpu_inst_the_ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_nios2_oci_the_ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_jtag_debug_module_wrapper_ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_usr1"/>
        <port name="jtag.bp.ftop_dram0_memc_memc_ddr3_s4_uniphy_inst_p0_controller_phy_inst_memphy_top_inst_umemphy_usequencer_sequencer_inst_cpu_inst_the_ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_nios2_oci_the_ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_jtag_debug_module_wrapper_ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_clr" source="jtag.bp.ftop_dram0_memc_memc_ddr3_s4_uniphy_inst_p0_controller_phy_inst_memphy_top_inst_umemphy_usequencer_sequencer_inst_cpu_inst_the_ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_nios2_oci_the_ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_jtag_debug_module_wrapper_ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_clr"/>
        <port name="jtag.bp.ftop_dram0_memc_memc_ddr3_s4_uniphy_inst_p0_controller_phy_inst_memphy_top_inst_umemphy_usequencer_sequencer_inst_cpu_inst_the_ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_nios2_oci_the_ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_jtag_debug_module_wrapper_ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_ena" source="jtag.bp.ftop_dram0_memc_memc_ddr3_s4_uniphy_inst_p0_controller_phy_inst_memphy_top_inst_umemphy_usequencer_sequencer_inst_cpu_inst_the_ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_nios2_oci_the_ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_jtag_debug_module_wrapper_ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_ena"/>
        <port name="jtag.bp.ftop_dram0_memc_memc_ddr3_s4_uniphy_inst_p0_controller_phy_inst_memphy_top_inst_umemphy_usequencer_sequencer_inst_cpu_inst_the_ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_nios2_oci_the_ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_jtag_debug_module_wrapper_ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_ir_in_0_" source="jtag.bp.ftop_dram0_memc_memc_ddr3_s4_uniphy_inst_p0_controller_phy_inst_memphy_top_inst_umemphy_usequencer_sequencer_inst_cpu_inst_the_ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_nios2_oci_the_ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_jtag_debug_module_wrapper_ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_ir_in_0_"/>
        <port name="jtag.bp.ftop_dram0_memc_memc_ddr3_s4_uniphy_inst_p0_controller_phy_inst_memphy_top_inst_umemphy_usequencer_sequencer_inst_cpu_inst_the_ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_nios2_oci_the_ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_jtag_debug_module_wrapper_ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_ir_in_1_" source="jtag.bp.ftop_dram0_memc_memc_ddr3_s4_uniphy_inst_p0_controller_phy_inst_memphy_top_inst_umemphy_usequencer_sequencer_inst_cpu_inst_the_ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_nios2_oci_the_ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_jtag_debug_module_wrapper_ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_ir_in_1_"/>
      </inputs>
      <outputs>
        <port name="usr_tck"/>
        <port name="usr_tdi"/>
        <port name="usr_ir_in[0]"/>
        <port name="usr_ir_in[1]"/>
        <port name="usr_virtual_state_cdr"/>
        <port name="usr_virtual_state_sdr"/>
        <port name="usr_virtual_state_e1dr"/>
        <port name="usr_virtual_state_pdr"/>
        <port name="usr_virtual_state_e2dr"/>
        <port name="usr_virtual_state_udr"/>
        <port name="usr_virtual_state_cir"/>
        <port name="usr_virtual_state_uir"/>
        <port name="usr_tms"/>
        <port name="usr_jtag_state_tlr"/>
        <port name="usr_jtag_state_rti"/>
        <port name="usr_jtag_state_sdrs"/>
        <port name="usr_jtag_state_cdr"/>
        <port name="usr_jtag_state_sdr"/>
        <port name="usr_jtag_state_e1dr"/>
        <port name="usr_jtag_state_pdr"/>
        <port name="usr_jtag_state_e2dr"/>
        <port name="usr_jtag_state_udr"/>
        <port name="usr_jtag_state_sirs"/>
        <port name="usr_jtag_state_cir"/>
        <port name="usr_jtag_state_sir"/>
        <port name="usr_jtag_state_e1ir"/>
        <port name="usr_jtag_state_pir"/>
        <port name="usr_jtag_state_e2ir"/>
        <port name="usr_jtag_state_uir"/>
        <port name="jtag.bp.ftop_dram0_memc_memc_ddr3_s4_uniphy_inst_p0_controller_phy_inst_memphy_top_inst_umemphy_usequencer_sequencer_inst_cpu_inst_the_ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_nios2_oci_the_ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_jtag_debug_module_wrapper_ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_tdo"/>
        <port name="jtag.bp.ftop_dram0_memc_memc_ddr3_s4_uniphy_inst_p0_controller_phy_inst_memphy_top_inst_umemphy_usequencer_sequencer_inst_cpu_inst_the_ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_nios2_oci_the_ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_jtag_debug_module_wrapper_ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_ir_out_0_"/>
        <port name="jtag.bp.ftop_dram0_memc_memc_ddr3_s4_uniphy_inst_p0_controller_phy_inst_memphy_top_inst_umemphy_usequencer_sequencer_inst_cpu_inst_the_ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_nios2_oci_the_ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_jtag_debug_module_wrapper_ddr3_s4_uniphy_p0_qsys_sequencer_cpu_inst_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_ir_out_1_"/>
      </outputs>
    </node>
  </node_info>
</sld_project_info>
