
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 1.60000000000000000000;
1.60000000000000000000
set RST_NAME "reset";
reset
set TOP_MOD_NAME "mvm_16_16_20_1";
mvm_16_16_20_1
set SRC_FILE "test.sv";
test.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./test.sv
Compiling source file ./test.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'mvm_16_16_20_1'.
Information: Building the design 'multipath' instantiated from design 'mvm_16_16_20_1' with
	the parameters "16,16,20,1". (HDL-193)

Inferred memory devices in process
	in routine multipath_k16_p16_b20_g1 line 281 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_rd_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      done_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      delay_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'multipath_k16_p16_b20_g1' with
	the parameters "5,16". (HDL-193)

Inferred memory devices in process
	in routine increaser_b5_TOP16 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'singlepath' instantiated from design 'multipath_k16_p16_b20_g1' with
	the parameters "1,16,20,1|((E%)(E%)(E%)(E%)(E%)(E%)(X%)(E%)(E%)(E%))". (HDL-193)

Statistics for case statements in always block at line 173 in file
	'./test.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           189            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col16_b20_g1 line 157 in file
		'./test.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| genblk1.y_we_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col16_b20_g1 line 173 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     acc_aux_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      y_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      ready_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      a_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col16_b20_g1' with
	the parameters "20,16". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col16_b20_g1' with
	the parameters "40,1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'singlepath_n_row1_n_col16_b20_g1' with
	the parameters "20,1". (HDL-193)
Warning:  ./test.sv:21: signed to unsigned assignment occurs. (VER-318)
Warning:  ./test.sv:42: unsigned to signed assignment occurs. (VER-318)
Warning:  ./test.sv:51: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine mac_b20_g1 line 44 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| genblk1.clr_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| genblk1.add_in_reg  | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
|     add_out_reg     | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b20_SIZE16' with
	the parameters "20,16,4". (HDL-193)

Inferred memory devices in process
	in routine memory_b20_SIZE16_LOGSIZE4 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b20_SIZE16_LOGSIZE4 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  20   | N  |
=================================================
Statistics for MUX_OPs
=========================================================================
|        block name/line         | Inputs | Outputs | # sel inputs | MB |
=========================================================================
| memory_b20_SIZE16_LOGSIZE4/105 |   16   |   20    |      4       | N  |
=========================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b20_SIZE16' with
	the parameters "4,15". (HDL-193)

Inferred memory devices in process
	in routine increaser_b4_TOP15 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b40_SIZE1' with
	the parameters "40,1,1". (HDL-193)

Inferred memory devices in process
	in routine memory_b40_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b40_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  40   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b40_SIZE1' with
	the parameters "1,0". (HDL-193)

Inferred memory devices in process
	in routine increaser_b1_TOP0 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset loadMatrix loadVector start data_in[19] data_in[18] data_in[17] data_in[16] data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{loadMatrix loadVector start data_in[19] data_in[18] data_in[17] data_in[16] data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
create_clock -period $CLK_PERIOD [get_ports clk]
1
#set_input_delay 1 -max -clock clk $INPUTS
#set_output_delay 1 -max -clock clk [all_outputs]
# rule of thumb: 20% of clock period
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================


Information: There are 848 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mac_b20_g1_0'
  Processing 'increaser_b1_TOP0_0'
  Processing 'memory_b40_SIZE1_LOGSIZE1_0'
  Processing 'seqMemory_b40_SIZE1_0'
  Processing 'increaser_b4_TOP15_0'
  Processing 'memory_b20_SIZE16_LOGSIZE4_0'
  Processing 'seqMemory_b20_SIZE16_0'
  Processing 'singlepath_n_row1_n_col16_b20_g1_0'
Information: The register 'state_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[5]' is a constant and will be removed. (OPT-1206)
  Processing 'increaser_b5_TOP16'
  Processing 'multipath_k16_p16_b20_g1'
  Processing 'mvm_16_16_20_1'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mac_b20_g1_1_DW01_add_0'
  Processing 'mac_b20_g1_2_DW01_add_0'
  Processing 'mac_b20_g1_3_DW01_add_0'
  Processing 'mac_b20_g1_4_DW01_add_0'
  Processing 'mac_b20_g1_5_DW01_add_0'
  Processing 'mac_b20_g1_6_DW01_add_0'
  Processing 'mac_b20_g1_7_DW01_add_0'
  Processing 'mac_b20_g1_8_DW01_add_0'
  Processing 'mac_b20_g1_9_DW01_add_0'
  Processing 'mac_b20_g1_10_DW01_add_0'
  Processing 'mac_b20_g1_11_DW01_add_0'
  Processing 'mac_b20_g1_12_DW01_add_0'
  Processing 'mac_b20_g1_13_DW01_add_0'
  Processing 'mac_b20_g1_14_DW01_add_0'
  Processing 'mac_b20_g1_15_DW01_add_0'
  Processing 'mac_b20_g1_0_DW01_add_0'
  Processing 'increaser_b5_TOP16_DW01_inc_0'
  Mapping 'mac_b20_g1_1_DW_mult_tc_0'
  Mapping 'mac_b20_g1_2_DW_mult_tc_0'
  Mapping 'mac_b20_g1_3_DW_mult_tc_0'
  Mapping 'mac_b20_g1_4_DW_mult_tc_0'
  Mapping 'mac_b20_g1_5_DW_mult_tc_0'
  Mapping 'mac_b20_g1_6_DW_mult_tc_0'
  Mapping 'mac_b20_g1_7_DW_mult_tc_0'
  Mapping 'mac_b20_g1_8_DW_mult_tc_0'
  Mapping 'mac_b20_g1_9_DW_mult_tc_0'
  Mapping 'mac_b20_g1_10_DW_mult_tc_0'
  Mapping 'mac_b20_g1_11_DW_mult_tc_0'
  Mapping 'mac_b20_g1_12_DW_mult_tc_0'
  Mapping 'mac_b20_g1_13_DW_mult_tc_0'
  Mapping 'mac_b20_g1_14_DW_mult_tc_0'
  Mapping 'mac_b20_g1_15_DW_mult_tc_0'
  Mapping 'mac_b20_g1_0_DW_mult_tc_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:33  170589.8      0.94    2116.2   29909.0                          
    0:00:33  170589.8      0.94    2116.2   29909.0                          
    0:00:33  170634.5      0.94    2116.2   29909.0                          
    0:00:33  170679.2      0.94    2116.2   29909.0                          
    0:00:33  170723.9      0.94    2116.2   29909.0                          
    0:00:34  170768.5      0.94    2116.2   29909.0                          
    0:00:34  170805.5      0.94    2116.2   29906.6                          
    0:00:34  171322.6      0.94    1298.4   19926.3                          
    0:00:35  171831.7      0.94     426.3    9893.6                          
    0:00:51  169121.5      0.64     214.9     717.3                          
    0:00:51  169110.8      0.64     214.9     717.3                          
    0:00:51  169110.8      0.64     214.9     717.3                          
    0:00:52  169111.4      0.64     214.9     717.3                          
    0:00:52  169111.4      0.64     214.9     717.3                          
    0:01:05  140950.7      0.52      73.0     239.7                          
    0:01:07  140876.8      0.52      72.1     229.8                          
    0:01:10  140882.6      0.52      71.7     219.9                          
    0:01:11  140884.2      0.52      71.5     210.0                          
    0:01:11  140890.1      0.52      71.4     200.2                          
    0:01:12  140894.9      0.51      70.6     190.3                          
    0:01:13  140895.4      0.51      69.6     180.4                          
    0:01:14  140892.2      0.51      67.2     170.5                          
    0:01:15  140893.8      0.50      61.1     160.6                          
    0:01:15  140898.9      0.49      59.0     149.0                          
    0:01:16  140907.4      0.48      54.2     133.7                          
    0:01:16  140924.4      0.47      51.2     116.7                          
    0:01:17  140944.6      0.47      51.3      96.1                          
    0:01:18  140966.7      0.47      50.8      75.5                          
    0:01:18  140978.1      0.46      50.2      58.4                          
    0:01:19  141001.5      0.46      49.3      37.8                          
    0:01:19  141020.2      0.44      46.4      20.6                          
    0:01:20  141034.5      0.44      43.3       6.9                          
    0:01:20  141044.6      0.38      40.2       0.0                          
    0:01:21  140874.1      0.38      40.2       0.0                          
    0:01:21  140874.1      0.38      40.2       0.0                          
    0:01:21  140874.1      0.38      40.2       0.0                          
    0:01:21  140874.1      0.38      40.2       0.0                          
    0:01:21  140874.1      0.38      40.2       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:21  140874.1      0.38      40.2       0.0                          
    0:01:21  140926.0      0.34      37.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:22  140986.9      0.33      36.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:22  141019.1      0.32      35.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:22  141041.2      0.32      35.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:22  141054.7      0.31      35.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:22  141082.4      0.30      34.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:23  141090.4      0.30      34.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:23  141096.5      0.29      34.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:23  141110.6      0.29      34.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:23  141123.4      0.29      33.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:23  141148.6      0.29      33.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:23  141160.6      0.28      33.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:23  141170.2      0.28      33.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:24  141179.2      0.28      33.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:24  141183.8      0.28      33.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:24  141190.9      0.28      33.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:24  141197.3      0.28      32.9       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:24  141206.9      0.27      32.7       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:24  141223.1      0.27      32.6       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:01:24  141236.7      0.27      32.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:24  141242.3      0.27      32.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:24  141247.3      0.27      32.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:25  141270.5      0.27      32.3       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:01:25  141282.7      0.27      32.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:25  141293.6      0.26      32.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:25  141302.9      0.26      31.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:25  141307.2      0.26      31.7       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:01:25  141314.4      0.26      31.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:25  141320.7      0.26      31.7       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:01:25  141333.0      0.26      31.5       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:25  141339.1      0.26      31.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:26  141345.7      0.25      31.3       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:01:26  141362.8      0.25      31.1       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:26  141374.2      0.25      30.7       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:26  141387.0      0.25      30.0       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:26  141399.7      0.25      29.2       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:26  141410.7      0.25      29.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:26  141433.8      0.25      28.6       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:26  141440.4      0.25      28.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:26  141459.1      0.25      27.3       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:26  141469.7      0.25      26.8       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:27  141487.0      0.24      26.6       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:27  141495.2      0.24      26.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:27  141503.2      0.24      26.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:27  141510.9      0.24      26.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:27  141515.2      0.24      26.3       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:01:27  141528.0      0.23      26.2       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:27  141533.8      0.23      26.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:27  141548.2      0.23      25.8       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:01:27  141551.9      0.23      25.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:27  141558.5      0.23      25.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:28  141568.1      0.23      25.7       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:28  141574.2      0.23      25.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:28  141578.5      0.23      25.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:28  141591.0      0.22      25.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:28  141603.8      0.22      25.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:28  141613.1      0.22      25.3       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:01:28  141615.2      0.22      25.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:28  141632.2      0.22      25.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:28  141641.3      0.22      25.0       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:01:28  141653.5      0.22      24.8       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:29  141675.9      0.22      24.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:29  141688.1      0.22      24.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:29  141695.0      0.22      24.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:29  141708.6      0.22      23.9       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:29  141724.5      0.22      23.6       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:29  141734.4      0.21      23.5       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:29  141748.2      0.21      22.9       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:29  141757.2      0.21      22.4       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:29  141764.7      0.21      22.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:30  141771.6      0.21      22.2       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:01:30  141777.2      0.21      22.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:30  141786.0      0.21      22.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:30  141796.1      0.21      21.9       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:30  141801.7      0.21      21.8       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:01:30  141815.2      0.21      21.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:30  141830.7      0.20      20.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:30  141839.2      0.20      20.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:30  141842.9      0.20      20.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:30  141852.2      0.20      20.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:01:30  141858.3      0.20      20.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:31  141869.5      0.20      20.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:31  141881.5      0.20      20.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:31  141885.5      0.20      20.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:31  141892.6      0.19      20.0       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:01:31  141897.2      0.19      19.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:31  141901.4      0.19      19.8       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:01:31  141909.7      0.19      19.5       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:01:31  141917.1      0.19      19.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:31  141923.5      0.19      19.1       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:01:31  141932.3      0.19      19.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:31  141933.6      0.19      19.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:32  141945.0      0.19      18.6       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:32  141956.5      0.19      18.3       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:32  141972.7      0.19      17.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:32  141977.0      0.19      17.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:32  141982.0      0.18      17.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:32  141984.4      0.18      17.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:32  141988.1      0.18      17.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:32  142005.7      0.18      17.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:01:32  142009.2      0.18      17.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:32  142014.2      0.18      17.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:32  142024.3      0.18      17.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:32  142027.0      0.18      17.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:33  142034.7      0.18      17.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:33  142040.8      0.18      17.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:33  142045.6      0.18      17.3       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:33  142050.1      0.18      17.2       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:01:33  142060.8      0.18      16.7       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:01:33  142065.3      0.18      16.7       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:01:33  142071.7      0.18      16.6       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:01:33  142080.4      0.18      16.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:33  142088.7      0.18      16.5       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:01:33  142096.7      0.18      16.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:34  142106.5      0.17      15.7       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:34  142108.9      0.17      15.6       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:34  142116.1      0.17      15.6       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:34  142124.3      0.17      15.6       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:01:34  142131.2      0.17      15.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:34  142138.4      0.17      15.5       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:01:34  142143.2      0.17      15.5       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:01:34  142150.1      0.17      15.5       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:01:34  142154.9      0.17      15.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:34  142158.4      0.17      15.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:01:34  142162.9      0.17      15.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:35  142166.9      0.17      15.4       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:01:35  142170.3      0.17      15.4       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:35  142173.3      0.17      15.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:35  142179.7      0.17      15.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:35  142184.7      0.17      15.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:35  142186.8      0.17      15.1       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:01:35  142192.2      0.17      15.1       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:01:35  142198.3      0.16      15.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:35  142199.9      0.16      14.9       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:35  142202.5      0.16      14.9       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:36  142202.8      0.16      14.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:36  142206.0      0.16      14.8       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:01:36  142212.1      0.16      14.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:36  142220.9      0.16      14.8       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:01:36  142229.1      0.16      14.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:36  142237.1      0.16      14.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:01:36  142240.0      0.16      14.5       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:36  142249.1      0.16      14.2       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:36  142252.8      0.16      14.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:36  142258.9      0.16      14.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:36  142261.9      0.16      14.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:37  142268.2      0.16      13.9       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:01:37  142274.1      0.16      13.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:37  142283.1      0.16      13.9       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:01:37  142290.8      0.16      13.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:37  142290.8      0.16      13.8       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:37  142302.3      0.16      13.6       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:37  142307.6      0.15      13.6       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:37  142309.7      0.15      13.6       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:01:37  142313.5      0.15      13.5       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:01:37  142316.6      0.15      13.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:37  142323.8      0.15      13.5       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:01:38  142330.2      0.15      13.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:38  142339.3      0.15      13.4       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:38  142349.6      0.15      13.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:38  142355.2      0.15      13.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:38  142361.1      0.15      13.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:38  142369.0      0.15      13.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:38  142369.8      0.15      13.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:38  142378.1      0.15      13.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:38  142380.8      0.15      13.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:38  142383.1      0.15      13.1       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:01:39  142387.9      0.15      13.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:39  142387.9      0.15      13.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:39  142393.3      0.15      13.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:39  142397.0      0.15      13.0       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:01:39  142402.3      0.15      12.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:39  142405.2      0.14      12.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:39  142410.3      0.14      12.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:39  142421.7      0.14      12.9       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:39  142431.6      0.14      12.7       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:39  142436.6      0.14      12.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:39  142438.5      0.14      12.7       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:01:39  142449.1      0.14      12.6       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:40  142454.4      0.14      12.6       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:40  142457.4      0.14      12.6       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:40  142462.7      0.14      12.5       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:40  142475.2      0.14      12.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:40  142480.0      0.14      12.5       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:01:40  142480.8      0.14      12.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:40  142486.9      0.14      12.3       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:40  142491.7      0.14      12.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:40  142501.3      0.14      12.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:40  142509.2      0.14      12.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:40  142513.0      0.14      12.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:01:40  142516.7      0.14      12.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:40  142520.7      0.14      12.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:01:41  142527.1      0.14      12.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:41  142529.7      0.14      12.2       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:01:41  142532.1      0.14      12.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:41  142539.0      0.14      12.0       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:41  142541.9      0.14      12.0       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:41  142542.7      0.14      12.0       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:41  142543.5      0.14      12.0       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:01:41  142547.5      0.14      12.0       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:01:41  142550.7      0.14      11.9       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:41  142556.6      0.13      11.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:42  142559.2      0.13      11.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:42  142561.4      0.13      11.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:42  142564.6      0.13      11.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:42  142572.0      0.13      11.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:42  142581.6      0.13      11.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:42  142582.9      0.13      11.6       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:42  142585.0      0.13      11.6       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:42  142591.2      0.13      11.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:42  142591.7      0.13      11.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:42  142595.9      0.13      11.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:42  142599.4      0.13      11.3       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:42  142601.5      0.13      11.3       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:01:42  142605.5      0.13      11.3       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:01:43  142606.1      0.13      11.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:43  142608.2      0.13      11.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:43  142611.6      0.13      11.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:43  142612.4      0.13      11.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:43  142617.0      0.13      11.2       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:01:43  142624.7      0.13      11.2       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:43  142631.3      0.13      11.2       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:01:43  142642.0      0.13      11.0       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:43  142643.6      0.13      11.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:43  142653.4      0.13      11.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:43  142656.3      0.13      11.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:43  142659.0      0.13      11.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:44  142670.7      0.13      10.9       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:44  142671.5      0.13      10.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:44  142674.9      0.13      10.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:44  142677.9      0.13      10.9       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:01:44  142678.9      0.13      10.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:44  142683.2      0.13      10.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:44  142684.8      0.13      10.9       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:44  142687.7      0.13      10.8       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:44  142689.3      0.13      10.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:44  142690.9      0.13      10.8       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:44  142692.8      0.13      10.8       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:45  142703.9      0.13      10.6       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:01:45  142704.7      0.13      10.6       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:45  142714.8      0.12      10.6       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:45  142718.6      0.12      10.5       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:45  142723.4      0.12      10.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:45  142725.0      0.12      10.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:45  142732.7      0.12      10.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:45  142733.5      0.12      10.4       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:45  142734.5      0.12      10.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:46  142739.1      0.12      10.3       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:01:46  142744.9      0.12      10.3       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:01:46  142748.9      0.12      10.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:01:46  142751.6      0.12      10.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:46  142751.6      0.12      10.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:46  142756.3      0.12      10.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:46  142762.5      0.12      10.2       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:01:46  142771.8      0.12      10.2       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:46  142779.5      0.12      10.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:01:46  142780.6      0.12      10.2       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:46  142786.7      0.12      10.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:46  142792.0      0.12      10.1       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:47  142803.4      0.12      10.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:47  142803.4      0.12      10.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:47  142805.6      0.12       9.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:47  142806.4      0.12       9.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:47  142808.2      0.12       9.9       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:01:47  142810.1      0.12       9.9       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:01:47  142817.3      0.12       9.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:47  142818.3      0.12       9.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:47  142818.1      0.12       9.8       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:47  142820.5      0.12       9.8       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:01:47  142826.6      0.12       9.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:47  142833.2      0.12       9.6       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:48  142835.1      0.12       9.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:48  142838.3      0.12       9.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:48  142841.7      0.12       9.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:48  142845.5      0.12       9.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:48  142851.8      0.12       9.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:48  142859.6      0.12       9.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:48  142864.1      0.12       9.5       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:48  142867.8      0.12       9.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:48  142871.0      0.12       9.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:48  142875.0      0.12       9.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:48  142883.5      0.12       9.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:49  142890.1      0.12       9.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:49  142893.6      0.11       9.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:49  142899.5      0.11       9.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:49  142911.4      0.11       9.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:49  142912.8      0.11       9.3       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:01:49  142912.8      0.11       9.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:49  142913.8      0.11       9.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:49  142915.4      0.11       9.3       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:49  142916.2      0.11       9.3       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:01:49  142919.4      0.11       9.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:49  142919.7      0.11       9.3       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:50  142928.4      0.11       9.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:50  142930.0      0.11       9.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:50  142937.2      0.11       9.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:50  142941.2      0.11       9.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:50  142944.9      0.11       9.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:50  142957.7      0.11       9.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:50  142963.3      0.11       9.2       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:50  142969.1      0.11       9.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:50  142973.9      0.11       9.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:50  142976.3      0.11       9.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:50  142978.5      0.11       9.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:51  142979.3      0.11       9.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:51  142988.0      0.11       9.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:51  142991.2      0.11       9.0       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:01:51  142995.2      0.11       9.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:51  143002.7      0.11       9.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:51  143006.1      0.11       9.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:51  143008.2      0.11       9.0       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:51  143014.9      0.11       9.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:51  143017.0      0.11       9.0       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:51  143024.5      0.11       8.9       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:01:51  143033.3      0.11       8.8       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:51  143037.5      0.11       8.7       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:01:52  143040.2      0.11       8.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:52  143046.8      0.11       8.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:52  143049.7      0.11       8.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:52  143050.5      0.11       8.7       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:52  143057.2      0.11       8.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:52  143060.9      0.11       8.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:52  143063.0      0.11       8.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:52  143067.6      0.11       8.7       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:52  143071.0      0.11       8.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:52  143072.1      0.11       8.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:53  143074.2      0.11       8.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:53  143075.0      0.11       8.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:53  143079.8      0.10       8.5       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:53  143085.1      0.10       8.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:53  143091.8      0.10       8.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:53  143095.2      0.10       8.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:53  143104.5      0.10       8.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:53  143106.4      0.10       8.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:53  143112.8      0.10       8.4       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:01:53  143114.1      0.10       8.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:54  143115.2      0.10       8.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:54  143119.7      0.10       8.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:54  143125.3      0.10       8.3       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:01:54  143128.5      0.10       8.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:54  143128.7      0.10       8.2       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:54  143133.3      0.10       8.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:01:54  143136.2      0.10       8.2       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:01:54  143139.7      0.10       8.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:54  143142.8      0.10       8.1       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:01:54  143148.7      0.10       8.1       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:01:54  143156.7      0.10       8.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:55  143159.6      0.10       8.1       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:01:55  143163.9      0.10       8.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:55  143168.6      0.10       8.1       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:01:55  143175.3      0.10       8.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:55  143177.7      0.10       8.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:55  143180.6      0.10       8.0       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:55  143184.3      0.10       8.0       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:01:55  143184.1      0.10       8.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:55  143188.1      0.10       8.0       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:01:55  143193.1      0.10       7.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:55  143195.2      0.10       7.9       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:55  143199.0      0.10       7.9       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:55  143203.2      0.10       7.9       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:56  143206.7      0.10       7.8       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:01:56  143208.0      0.10       7.8       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:01:56  143210.7      0.10       7.8       0.0                          
    0:01:57  143080.9      0.10       7.8       0.0                          
    0:01:57  143083.8      0.09       7.8       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:57  143084.6      0.09       7.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:57  143090.4      0.09       7.8       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:01:57  143091.0      0.09       7.8       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:57  143092.6      0.09       7.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:58  143094.7      0.09       7.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:58  143102.4      0.09       7.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:58  143104.5      0.09       7.7       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:01:58  143110.9      0.09       7.7       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:58  143114.1      0.09       7.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:58  143119.7      0.09       7.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:58  143124.8      0.09       7.7       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:01:58  143124.8      0.09       7.7       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:01:58  143127.9      0.09       7.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:58  143130.9      0.09       7.7       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:01:58  143138.3      0.09       7.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:59  143141.2      0.09       7.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:59  143149.0      0.09       7.7       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:01:59  143151.9      0.09       7.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:59  143155.6      0.09       7.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:59  143161.5      0.09       7.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:59  143169.2      0.09       7.4       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:59  143172.1      0.09       7.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:59  143175.3      0.09       7.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:59  143181.4      0.09       7.4       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:01:59  143187.3      0.09       7.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:59  143188.9      0.09       7.4       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:59  143194.4      0.09       7.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:02:00  143200.6      0.09       7.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:00  143206.4      0.09       7.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:00  143213.9      0.09       7.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:00  143216.8      0.09       7.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:02:00  143222.6      0.09       7.3       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:00  143233.8      0.09       7.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:00  143242.3      0.09       7.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:00  143244.7      0.09       7.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:00  143249.0      0.09       7.3       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:00  143256.4      0.09       7.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:01  143258.0      0.09       7.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:01  143260.7      0.09       7.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:01  143263.9      0.09       7.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:01  143265.7      0.09       7.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:02:01  143266.3      0.09       7.2       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:01  143268.9      0.09       7.2       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:01  143272.9      0.09       7.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:01  143274.0      0.09       7.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:02:01  143276.6      0.09       7.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:01  143277.4      0.09       7.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:01  143282.5      0.09       7.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:01  143284.9      0.09       7.1       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:01  143289.9      0.09       7.1       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:02  143297.1      0.09       7.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:02  143303.2      0.09       7.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:02:02  143307.0      0.09       7.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:02  143315.2      0.09       7.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:02  143317.1      0.09       7.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:02  143318.4      0.09       7.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:02  143322.4      0.09       7.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:02  143328.8      0.09       6.9       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:02  143334.1      0.09       6.9       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:02  143336.2      0.09       6.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:02  143336.2      0.09       6.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:02  143337.0      0.09       6.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:02  143338.6      0.09       6.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:03  143344.2      0.09       6.8       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:03  143347.1      0.09       6.8       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:03  143347.7      0.09       6.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:03  143356.2      0.09       6.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:02:03  143361.2      0.09       6.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:02:03  143361.5      0.09       6.8       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:03  143367.6      0.09       6.7       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:03  143371.6      0.09       6.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:03  143374.0      0.09       6.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:02:03  143375.1      0.09       6.7       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:03  143376.1      0.08       6.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:04  143379.8      0.08       6.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:04  143383.0      0.08       6.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:04  143385.2      0.08       6.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:02:04  143386.0      0.08       6.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:04  143387.6      0.08       6.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:04  143391.8      0.08       6.7       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:04  143396.1      0.08       6.6       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:04  143397.9      0.08       6.6       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:04  143408.3      0.08       6.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:04  143408.3      0.08       6.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:04  143410.4      0.08       6.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:02:04  143413.1      0.08       6.6       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:05  143413.6      0.08       6.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:02:05  143418.4      0.08       6.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:05  143420.5      0.08       6.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:05  143425.1      0.08       6.6       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:05  143429.3      0.08       6.6       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:05  143441.0      0.08       6.6       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:05  143446.6      0.08       6.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:02:05  143451.9      0.08       6.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:05  143463.9      0.08       6.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:02:05  143465.5      0.08       6.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:05  143466.6      0.08       6.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:05  143467.1      0.08       6.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:05  143470.6      0.08       6.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:06  143475.9      0.08       6.2       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:06  143475.9      0.08       6.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:06  143483.3      0.08       6.1       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:06  143489.4      0.08       6.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:06  143492.4      0.08       6.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:06  143491.8      0.08       6.1       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:06  143493.2      0.08       6.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:06  143500.1      0.08       6.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:06  143499.5      0.08       6.1       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:06  143500.9      0.08       6.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:07  143501.1      0.08       6.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:07  143503.0      0.08       6.1       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:07  143507.5      0.08       6.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:07  143511.0      0.08       6.0       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:07  143512.1      0.08       6.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:07  143514.2      0.08       6.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:07  143516.0      0.08       6.0       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:07  143517.1      0.08       6.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:07  143520.6      0.08       6.0       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:07  143525.4      0.08       5.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:07  143533.9      0.08       5.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:08  143537.6      0.08       5.9       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:08  143541.8      0.08       5.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:08  143549.6      0.08       5.9       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:08  143555.4      0.08       5.9       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:08  143556.5      0.08       5.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:08  143561.5      0.08       5.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:08  143567.1      0.08       5.9       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:08  143570.6      0.08       5.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:02:08  143574.0      0.08       5.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:08  143579.6      0.08       5.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:08  143584.1      0.07       5.8       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:08  143589.7      0.07       5.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:02:09  143594.8      0.07       5.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:09  143600.1      0.07       5.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:09  143602.0      0.07       5.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:02:09  143608.3      0.07       5.7       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:02:09  143608.3      0.07       5.7       0.0                          
    0:02:09  143608.3      0.07       5.7       0.0                          
    0:02:13  143426.9      0.08       5.7       0.0                          
    0:02:14  143365.5      0.19       6.2       0.0                          
    0:02:15  143335.2      0.19       6.2       0.0                          
    0:02:15  143308.6      0.19       6.2       0.0                          
    0:02:16  143285.2      0.19       6.2       0.0                          
    0:02:16  143261.7      0.19       6.2       0.0                          
    0:02:17  143239.4      0.19       6.2       0.0                          
    0:02:17  143217.6      0.19       6.2       0.0                          
    0:02:18  143206.4      0.19       6.2       0.0                          
    0:02:19  143187.8      0.19       6.2       0.0                          
    0:02:19  143177.2      0.19       6.2       0.0                          
    0:02:19  143166.5      0.19       6.2       0.0                          
    0:02:20  143155.9      0.19       6.2       0.0                          
    0:02:20  143145.2      0.19       6.2       0.0                          
    0:02:20  143134.6      0.19       6.2       0.0                          
    0:02:21  143124.0      0.19       6.2       0.0                          
    0:02:21  143124.0      0.19       6.2       0.0                          
    0:02:21  143127.7      0.08       5.7       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:21  143131.1      0.08       5.7       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:22  143146.0      0.07       5.6       0.0                          
    0:02:23  142997.9      0.09       6.0       0.0                          
    0:02:23  142982.7      0.09       6.0       0.0                          
    0:02:23  142982.7      0.09       6.0       0.0                          
    0:02:23  142982.7      0.09       6.0       0.0                          
    0:02:23  142982.7      0.09       6.0       0.0                          
    0:02:23  142982.7      0.09       6.0       0.0                          
    0:02:23  142982.7      0.09       6.0       0.0                          
    0:02:23  142996.5      0.08       5.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:24  143000.8      0.08       5.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:24  143005.3      0.08       5.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:24  143040.2      0.08       5.4       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:25  143058.3      0.07       5.3       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:25  143058.8      0.07       5.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:25  143058.5      0.07       5.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:25  143060.1      0.07       5.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:25  143060.4      0.07       5.3       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:25  143067.3      0.07       5.3       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:25  143072.4      0.07       5.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:25  143072.1      0.07       5.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:25  143075.0      0.07       5.3       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:25  143084.9      0.07       5.1       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:25  143087.8      0.07       5.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:25  143091.5      0.07       5.1       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:25  143092.6      0.07       5.1       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:26  143100.8      0.07       5.0       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:26  143110.4      0.07       4.9       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:26  143115.2      0.07       4.9       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:26  143123.7      0.07       4.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:26  143127.9      0.07       4.9       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:26  143131.9      0.07       4.9       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:26  143134.3      0.07       4.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:26  143137.3      0.07       4.8       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:26  143145.0      0.07       4.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:26  143147.6      0.07       4.8       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:26  143157.5      0.07       4.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:26  143164.1      0.07       4.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:26  143167.8      0.07       4.7       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:27  143170.8      0.07       4.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:27  143171.6      0.07       4.7       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:27  143175.3      0.07       4.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:27  143177.2      0.07       4.6       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:27  143176.6      0.07       4.6       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:27  143177.4      0.07       4.6       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:27  143180.3      0.07       4.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:27  143185.1      0.07       4.6       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:27  143189.4      0.07       4.6       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:27  143190.5      0.07       4.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:27  143195.2      0.07       4.5       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:27  143199.5      0.07       4.5       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:27  143204.8      0.07       4.5       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:28  143207.2      0.07       4.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:28  143213.6      0.07       4.4       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:28  143215.2      0.07       4.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:28  143219.5      0.07       4.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:28  143226.1      0.07       4.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:28  143231.4      0.07       4.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:28  143232.2      0.07       4.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:28  143240.7      0.07       4.4       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:28  143251.1      0.07       4.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:28  143256.7      0.07       4.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:28  143269.5      0.07       4.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:28  143275.0      0.07       4.2       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:29  143280.9      0.07       4.2       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:29  143282.2      0.07       4.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:29  143288.9      0.07       4.1       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:29  143291.5      0.07       4.1       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:29  143300.0      0.07       4.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:29  143301.6      0.07       4.0       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:29  143303.2      0.07       4.0       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:29  143307.5      0.07       4.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:29  143311.0      0.06       4.0       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:29  143319.5      0.06       4.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:29  143321.6      0.06       4.0       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:29  143327.2      0.06       3.9       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:30  143329.3      0.06       3.9       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:30  143330.6      0.06       3.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:30  143333.8      0.06       3.9       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:30  143347.1      0.06       3.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:30  143347.1      0.06       3.9       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:30  143351.1      0.06       3.9       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:30  143353.8      0.06       3.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:30  143357.0      0.06       3.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:30  143363.4      0.06       3.7       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:30  143370.5      0.06       3.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:30  143372.4      0.06       3.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:30  143376.9      0.06       3.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:30  143384.9      0.06       3.7       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:31  143389.7      0.06       3.7       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:31  143392.4      0.06       3.7       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:31  143396.1      0.06       3.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:31  143399.5      0.06       3.7       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:31  143403.5      0.06       3.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:31  143412.3      0.06       3.7       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:31  143420.5      0.06       3.7       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:31  143420.5      0.06       3.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:31  143427.7      0.06       3.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:31  143437.6      0.06       3.6       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:31  143442.4      0.06       3.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:32  143451.4      0.06       3.6       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:32  143454.9      0.06       3.6       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:32  143457.0      0.06       3.6       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:32  143458.3      0.06       3.6       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:32  143461.8      0.06       3.6       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:32  143472.2      0.06       3.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:32  143481.7      0.06       3.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:32  143484.7      0.06       3.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:32  143488.9      0.06       3.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:32  143493.2      0.06       3.6       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:32  143498.8      0.06       3.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:32  143501.7      0.06       3.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:32  143502.2      0.06       3.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:33  143507.5      0.06       3.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:33  143513.9      0.06       3.5       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:33  143521.1      0.06       3.5       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:33  143524.3      0.06       3.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:33  143520.0      0.06       3.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:33  143520.0      0.06       3.5       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:33  143522.4      0.06       3.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:33  143527.7      0.06       3.5       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:33  143529.9      0.06       3.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:33  143530.1      0.06       3.5       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:33  143532.0      0.06       3.5       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:33  143533.9      0.06       3.5       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:33  143536.3      0.06       3.5       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:34  143537.6      0.06       3.5       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:34  143542.6      0.06       3.5       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:34  143545.0      0.06       3.5       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:34  143544.2      0.06       3.5       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:02:34  143546.1      0.06       3.5       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:34  143547.4      0.06       3.5       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:34  143549.6      0.06       3.5       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:34  143552.0      0.06       3.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:34  143553.8      0.06       3.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:35  143555.7      0.06       3.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:35  143555.7      0.06       3.5       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:35  143558.1      0.06       3.4       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:35  143558.6      0.06       3.4       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:35  143561.0      0.06       3.4       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:35  143563.4      0.06       3.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:35  143564.7      0.06       3.4       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:35  143567.1      0.06       3.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:35  143567.9      0.06       3.4       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:35  143570.3      0.06       3.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:35  143575.1      0.06       3.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:35  143577.2      0.06       3.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:36  143577.5      0.06       3.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:36  143577.8      0.06       3.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:36  143580.1      0.06       3.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:36  143584.1      0.06       3.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:36  143595.0      0.06       3.3       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:36  143595.8      0.05       3.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:36  143599.0      0.05       3.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:36  143610.5      0.05       3.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:36  143615.8      0.05       3.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:36  143622.2      0.05       3.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:36  143627.8      0.05       3.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:36  143628.3      0.05       3.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:37  143630.7      0.05       3.3       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:37  143632.0      0.05       3.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:37  143630.2      0.05       3.3       0.0                          
    0:02:37  143611.3      0.05       3.2       0.0                          
    0:02:37  143566.3      0.05       3.2       0.0                          
    0:02:37  143536.0      0.05       3.2       0.0                          
    0:02:38  143506.2      0.05       3.2       0.0                          
    0:02:38  143471.1      0.05       3.2       0.0                          
    0:02:38  143429.9      0.05       3.2       0.0                          
    0:02:38  143398.2      0.05       3.2       0.0                          
    0:02:38  143346.3      0.05       3.2       0.0                          
    0:02:38  143316.0      0.05       3.2       0.0                          
    0:02:39  143275.8      0.05       3.2       0.0                          
    0:02:39  143237.8      0.05       3.2       0.0                          
    0:02:39  143186.7      0.05       3.2       0.0                          
    0:02:41  143106.1      0.05       3.2       0.0                          
    0:02:41  142975.3      0.05       3.2       0.0                          
    0:02:42  142857.2      0.05       3.2       0.0                          
    0:02:42  142727.9      0.05       3.3       0.0                          
    0:02:43  142609.8      0.05       3.3       0.0                          
    0:02:43  142486.1      0.05       3.3       0.0                          
    0:02:44  142399.9      0.05       3.3       0.0                          
    0:02:44  142372.2      0.05       3.3       0.0                          
    0:02:44  142317.2      0.05       3.3       0.0                          
    0:02:45  142262.1      0.05       3.3       0.0                          
    0:02:46  142239.2      0.05       3.3       0.0                          
    0:02:46  142234.2      0.05       3.3       0.0                          
    0:02:46  142230.7      0.05       3.3       0.0                          
    0:02:46  142227.5      0.05       3.3       0.0                          
    0:02:46  142224.3      0.05       3.3       0.0                          
    0:02:47  142220.4      0.05       3.3       0.0                          
    0:02:47  142218.0      0.05       3.3       0.0                          
    0:02:49  142210.0      0.05       3.3       0.0                          
    0:02:50  142157.3      0.09       3.6       0.0                          
    0:02:50  142154.7      0.09       3.6       0.0                          
    0:02:50  142154.7      0.09       3.6       0.0                          
    0:02:50  142154.7      0.09       3.6       0.0                          
    0:02:50  142154.7      0.09       3.6       0.0                          
    0:02:50  142154.7      0.09       3.6       0.0                          
    0:02:50  142154.7      0.09       3.6       0.0                          
    0:02:50  142157.3      0.06       3.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:50  142160.2      0.06       3.4       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:50  142169.8      0.06       3.4       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:51  142173.3      0.06       3.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:51  142175.1      0.06       3.3       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:51  142179.7      0.05       3.3       0.0 path/genblk1[8].path/path/add_out_reg[39]/D
    0:02:51  142180.7      0.05       3.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:51  142183.9      0.05       3.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:51  142184.4      0.05       3.2       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:51  142187.9      0.05       3.2       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:51  142189.5      0.05       3.2       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:51  142194.3      0.05       3.2       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:51  142195.4      0.05       3.2       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:51  142199.9      0.05       3.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:52  142200.9      0.05       3.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:52  142203.1      0.05       3.2       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:52  142204.9      0.05       3.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:52  142213.2      0.05       3.1       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:52  142214.2      0.05       3.1       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:52  142217.4      0.05       3.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:52  142221.2      0.05       3.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:52  142224.3      0.05       3.1       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:52  142226.5      0.05       3.1       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:52  142230.2      0.05       3.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:52  142231.3      0.05       3.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:52  142234.2      0.05       3.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:53  142241.6      0.05       3.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:53  142241.4      0.05       3.1       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:53  142244.0      0.05       3.0       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:53  142246.7      0.05       3.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:53  142250.9      0.05       3.0       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:53  142252.8      0.05       3.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:53  142252.8      0.05       3.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:53  142253.3      0.05       3.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:53  142253.3      0.05       3.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:54  142256.0      0.05       3.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:54  142261.1      0.05       3.0       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:54  142265.6      0.05       3.0       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:54  142268.0      0.05       3.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:54  142269.0      0.05       3.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:54  142274.6      0.05       3.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:54  142280.2      0.05       3.0       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:54  142283.4      0.05       3.0       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:54  142286.1      0.05       2.9       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:54  142288.2      0.05       2.9       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:54  142292.7      0.05       2.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:54  142296.7      0.05       2.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:55  142297.2      0.05       2.9       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:55  142298.0      0.05       2.9       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:55  142306.5      0.05       2.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:55  142309.2      0.05       2.9       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:55  142309.5      0.05       2.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:55  142310.3      0.05       2.8       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:55  142310.8      0.05       2.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:55  142311.3      0.05       2.8       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:55  142315.6      0.05       2.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:55  142318.2      0.05       2.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:55  142320.9      0.05       2.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:55  142324.6      0.05       2.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:55  142325.7      0.05       2.8       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:56  142326.5      0.05       2.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:56  142329.1      0.05       2.8       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:56  142332.6      0.05       2.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:56  142333.1      0.05       2.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:56  142338.2      0.05       2.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:56  142339.0      0.05       2.8       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:56  142339.5      0.05       2.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:56  142341.9      0.05       2.8       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:56  142345.1      0.05       2.8       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:56  142348.0      0.05       2.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:57  142352.0      0.05       2.8       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:57  142354.7      0.05       2.8       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:57  142359.7      0.05       2.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:57  142362.4      0.05       2.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:57  142364.8      0.05       2.7       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:57  142369.3      0.05       2.7       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:57  142373.3      0.05       2.7       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:57  142377.8      0.05       2.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:57  142381.0      0.05       2.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:57  142386.9      0.05       2.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:58  142389.3      0.05       2.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:58  142394.1      0.05       2.7       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:58  142396.7      0.05       2.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:58  142403.6      0.05       2.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:58  142407.6      0.04       2.6       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:58  142411.1      0.04       2.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:58  142413.7      0.04       2.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:58  142416.9      0.04       2.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:58  142424.6      0.04       2.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:58  142427.8      0.04       2.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:58  142431.6      0.04       2.5       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:58  142436.9      0.04       2.5       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:59  142444.9      0.04       2.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:59  142452.0      0.04       2.4       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:59  142454.4      0.04       2.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:59  142457.6      0.04       2.4       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:59  142459.5      0.04       2.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:59  142464.3      0.04       2.4       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:59  142466.4      0.04       2.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:59  142471.5      0.04       2.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:59  142476.8      0.04       2.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:59  142479.4      0.04       2.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:59  142482.6      0.04       2.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:59  142486.6      0.04       2.3       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:59  142491.7      0.04       2.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:03:00  142493.8      0.04       2.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:03:00  142495.7      0.04       2.3       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:03:00  142498.9      0.04       2.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:03:00  142498.9      0.04       2.3       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:03:00  142501.5      0.04       2.3       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:03:00  142502.6      0.04       2.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:03:00  142504.7      0.04       2.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:03:00  142509.2      0.04       2.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:03:00  142512.7      0.04       2.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:03:00  142516.1      0.04       2.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:03:00  142520.1      0.04       2.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:03:00  142531.3      0.04       2.2       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:03:01  142534.0      0.04       2.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:03:01  142540.4      0.04       2.2       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:03:01  142541.7      0.04       2.2       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:03:01  142543.5      0.04       2.2       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:03:01  142545.1      0.04       2.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:03:01  142546.2      0.04       2.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:03:01  142547.5      0.04       2.2       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:01  142551.0      0.04       2.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:03:01  142552.1      0.04       2.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:03:01  142556.3      0.04       2.2       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:03:01  142558.7      0.04       2.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:03:01  142561.6      0.04       2.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:03:02  142569.6      0.04       2.1       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:03:02  142572.8      0.04       2.1       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:03:02  142579.2      0.04       2.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:03:02  142581.3      0.04       2.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:03:02  142582.4      0.04       2.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:03:02  142582.6      0.04       2.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:03:02  142583.2      0.04       2.1       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:03:02  142588.2      0.04       2.1       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:03:02  142593.0      0.04       2.1       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:03:02  142595.7      0.04       2.1       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:03:02  142599.4      0.04       2.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:03:02  142601.3      0.04       2.1       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:03:03  142603.9      0.04       2.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:03:03  142605.3      0.04       2.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:03:03  142610.3      0.04       2.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:03:03  142611.9      0.04       2.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:03:03  142616.4      0.04       2.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:03:03  142617.5      0.04       2.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:03:03  142620.4      0.04       2.1       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:03:03  142627.9      0.04       2.0       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:03:03  142631.1      0.04       2.0       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:03:03  142631.3      0.04       2.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:03:03  142634.5      0.04       2.0       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:03:03  142634.5      0.04       2.0       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:03:04  142635.8      0.04       2.0       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:03:04  142643.3      0.04       2.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:03:04  142646.0      0.04       2.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:03:04  142647.0      0.04       2.0       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:03:04  142647.8      0.04       2.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:03:04  142651.0      0.04       2.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:03:04  142657.9      0.04       2.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:03:04  142664.6      0.04       2.0       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:03:04  142667.2      0.04       2.0       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:03:04  142668.3      0.04       2.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:03:04  142669.9      0.04       2.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:03:04  142673.6      0.03       1.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:03:05  142675.2      0.03       1.9       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:03:05  142678.7      0.03       1.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:03:05  142679.7      0.03       1.9       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:03:05  142680.3      0.03       1.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:03:05  142683.2      0.03       1.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:03:05  142686.4      0.03       1.9       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:05  142688.5      0.03       1.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:03:05  142687.7      0.03       1.9       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:03:05  142690.9      0.03       1.9       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:03:05  142695.4      0.03       1.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:03:05  142697.0      0.03       1.9       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:03:05  142699.2      0.03       1.9       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:03:05  142701.5      0.03       1.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:03:06  142701.5      0.03       1.9       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:03:06  142703.1      0.03       1.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:03:07  142707.9      0.03       1.9       0.0                          
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'mvm_16_16_20_1' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'path/genblk1[1].path/genblk1.Vec_y_Mem/Incr/clk': 15080 load(s), 1 driver(s)
1
report_area
 
****************************************
Report : area
Design : mvm_16_16_20_1
Version: J-2014.09-SP5-2
Date   : Tue Dec  1 08:44:46 2015
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'mvm_16_16_20_1' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           66
Number of nets:                            66
Number of cells:                            1
Number of combinational cells:              0
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       1

Combinational area:              71672.370246
Buf/Inv area:                     4188.702001
Noncombinational area:           71035.563570
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                142707.933816
Total area:                 undefined
1
report_power
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : mvm_16_16_20_1
Version: J-2014.09-SP5-2
Date   : Tue Dec  1 08:44:53 2015
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
mvm_16_16_20_1         5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  48.0219 mW   (87%)
  Net Switching Power  =   6.9589 mW   (13%)
                         ---------
Total Dynamic Power    =  54.9807 mW  (100%)

Cell Leakage Power     =   2.9606 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       4.4495e+04          848.8514        1.1875e+06        4.6532e+04  (  80.31%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  3.5267e+03        6.1100e+03        1.7730e+06        1.1410e+04  (  19.69%)
--------------------------------------------------------------------------------------------------
Total          4.8022e+04 uW     6.9588e+03 uW     2.9606e+06 nW     5.7941e+04 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mvm_16_16_20_1
Version: J-2014.09-SP5-2
Date   : Tue Dec  1 08:44:53 2015
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: path/genblk1[3].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: path/genblk1[3].path/path/genblk1.add_in_reg[39]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_16_16_20_1     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  path/genblk1[3].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[8]/CK (DFF_X1)
                                                          0.00 #     0.00 r
  path/genblk1[3].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[8]/Q (DFF_X1)
                                                          0.09       0.09 r
  path/genblk1[3].path/Mat_a_Mem/Mem/U394/ZN (TINV_X1)
                                                          0.15       0.23 f
  path/genblk1[3].path/Mat_a_Mem/Mem/data_out[8] (memory_b20_SIZE16_LOGSIZE4_26)
                                                          0.00       0.23 f
  path/genblk1[3].path/Mat_a_Mem/data_out[8] (seqMemory_b20_SIZE16_26)
                                                          0.00       0.23 f
  path/genblk1[3].path/path/in0[8] (mac_b20_g1_13)        0.00       0.23 f
  path/genblk1[3].path/path/mult_21/a[8] (mac_b20_g1_13_DW_mult_tc_1)
                                                          0.00       0.23 f
  path/genblk1[3].path/path/mult_21/U1465/ZN (XNOR2_X1)
                                                          0.08       0.32 r
  path/genblk1[3].path/path/mult_21/U1304/ZN (NAND2_X2)
                                                          0.06       0.38 f
  path/genblk1[3].path/path/mult_21/U1951/ZN (OAI22_X1)
                                                          0.06       0.44 r
  path/genblk1[3].path/path/mult_21/U460/S (FA_X1)        0.13       0.58 f
  path/genblk1[3].path/path/mult_21/U1226/ZN (XNOR2_X1)
                                                          0.06       0.64 f
  path/genblk1[3].path/path/mult_21/U1225/ZN (XNOR2_X1)
                                                          0.06       0.70 f
  path/genblk1[3].path/path/mult_21/U456/S (FA_X1)        0.14       0.84 r
  path/genblk1[3].path/path/mult_21/U455/S (FA_X1)        0.12       0.96 f
  path/genblk1[3].path/path/mult_21/U1590/ZN (NAND2_X1)
                                                          0.04       1.00 r
  path/genblk1[3].path/path/mult_21/U1960/ZN (OAI21_X1)
                                                          0.04       1.04 f
  path/genblk1[3].path/path/mult_21/U1486/ZN (AOI21_X1)
                                                          0.06       1.09 r
  path/genblk1[3].path/path/mult_21/U2027/ZN (OAI21_X1)
                                                          0.03       1.12 f
  path/genblk1[3].path/path/mult_21/U1462/ZN (AOI21_X1)
                                                          0.04       1.17 r
  path/genblk1[3].path/path/mult_21/U2116/ZN (OAI21_X1)
                                                          0.03       1.20 f
  path/genblk1[3].path/path/mult_21/U2117/ZN (AOI21_X1)
                                                          0.05       1.25 r
  path/genblk1[3].path/path/mult_21/U2120/ZN (OAI21_X1)
                                                          0.04       1.29 f
  path/genblk1[3].path/path/mult_21/U1407/ZN (NAND2_X1)
                                                          0.04       1.33 r
  path/genblk1[3].path/path/mult_21/U1383/ZN (NAND3_X1)
                                                          0.04       1.37 f
  path/genblk1[3].path/path/mult_21/U1443/ZN (NAND2_X1)
                                                          0.04       1.40 r
  path/genblk1[3].path/path/mult_21/U1445/ZN (NAND3_X1)
                                                          0.04       1.44 f
  path/genblk1[3].path/path/mult_21/U1449/ZN (NAND2_X1)
                                                          0.04       1.48 r
  path/genblk1[3].path/path/mult_21/U1451/ZN (NAND3_X1)
                                                          0.04       1.52 f
  path/genblk1[3].path/path/mult_21/U1387/ZN (NAND2_X1)
                                                          0.03       1.54 r
  path/genblk1[3].path/path/mult_21/U1366/ZN (AND3_X1)
                                                          0.05       1.59 r
  path/genblk1[3].path/path/mult_21/product[39] (mac_b20_g1_13_DW_mult_tc_1)
                                                          0.00       1.59 r
  path/genblk1[3].path/path/genblk1.add_in_reg[39]/D (DFF_X1)
                                                          0.01       1.60 r
  data arrival time                                                  1.60

  clock clk (rise edge)                                   1.60       1.60
  clock network delay (ideal)                             0.00       1.60
  path/genblk1[3].path/path/genblk1.add_in_reg[39]/CK (DFF_X1)
                                                          0.00       1.60 r
  library setup time                                     -0.03       1.57
  data required time                                                 1.57
  --------------------------------------------------------------------------
  data required time                                                 1.57
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.03


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/lfolkerts/ese507/Project2/Project3/src/tmp/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 15 nets to module multipath_k16_p16_b20_g1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
quit

Thank you...
