I 000044 55 1263          1625051301293 ALU
(_unit VHDL (alu 0 4 (alu 0 10 ))
	(_version v80)
	(_time 1625051301295 2021.06.30 15:38:21)
	(_source (\./src/ALU.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 7b2b2e7a7a2d2a6d7b7e38202f7d7a7d287c7e7d7a)
	(_entity
		(_time 1625051301290)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal IN1 ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5 (_entity (_in ))))
		(_port (_internal IN2 ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal Result ~STD_LOGIC_VECTOR{5~downto~0}~122 0 6 (_entity (_out ))))
		(_port (_internal CMD ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_process
			(line__13(_architecture 0 0 13 (_process (_simple)(_target(2))(_sensitivity(0)(1)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ALU 1 -1
	)
)
I 000043 55 1647          1625051422376 IR
(_unit VHDL (ir 0 4 (ir 0 12 ))
	(_version v80)
	(_time 1625051422377 2021.06.30 15:40:22)
	(_source (\./src/IR.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 71237e7172262c667272682a227778767377787673)
	(_entity
		(_time 1625051422371)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal RIN ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ROUT ~STD_LOGIC_VECTOR{5~downto~0}~122 0 6 (_entity (_out ))))
		(_port (_internal LD ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal CLOCK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal reg ~STD_LOGIC_VECTOR{5~downto~0}~13 0 13 (_architecture (_uni ))))
		(_process
			(line__15(_architecture 0 0 15 (_process (_target(4))(_sensitivity(3)(0)(2))(_dssslsensitivity 1))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_alias((ROUT)(reg)))(_target(1))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . IR 2 -1
	)
)
I 000043 55 2132          1625051504415 PC
(_unit VHDL (pc 0 5 (pc 0 13 ))
	(_version v80)
	(_time 1625051504416 2021.06.30 15:41:44)
	(_source (\./src/PC.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code f0f6f6a0f3a6a4e6f2a6e0aaa2f7f0f6f3f7f0f6f3)
	(_entity
		(_time 1625051504411)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal RIN ~STD_LOGIC_VECTOR{5~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ROUT ~STD_LOGIC_VECTOR{5~downto~0}~122 0 7 (_entity (_out ))))
		(_port (_internal CLOCK ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal LD ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal regs ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~132 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_variable (_internal reg ~STD_LOGIC_VECTOR{5~downto~0}~132 0 17 (_process 0 (_string \"000000"\))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(6))(_sensitivity(2)(5))(_read(0)(3)(4)))))
			(line__28(_architecture 1 0 28 (_assignment (_simple)(_alias((ROUT)(regs)))(_target(1))(_sensitivity(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 514 )
	)
	(_model . PC 2 -1
	)
)
I 000047 55 3032          1625051601402 memory
(_unit VHDL (memory 0 5 (memory 0 13 ))
	(_version v80)
	(_time 1625051601403 2021.06.30 15:43:21)
	(_source (\./src/memory.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code c8c79d9dc59fc8de9ccada9390ce9ccecdce9cce9e)
	(_entity
		(_time 1625051601397)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal Addr ~STD_LOGIC_VECTOR{5~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal Dout ~STD_LOGIC_VECTOR{5~downto~0}~122 0 7 (_entity (_out ))))
		(_port (_internal CLOCK ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal Memory 0 14 (_array ~STD_LOGIC_VECTOR{5~downto~0}~13 ((_downto (i 63)(i 0))))))
		(_signal (_internal msignal Memory 0 15 (_architecture (_uni ))))
		(_process
			(line__23(_architecture 0 0 23 (_assignment (_simple)(_target(3(0))))))
			(line__24(_architecture 1 0 24 (_assignment (_simple)(_target(3(1))))))
			(line__25(_architecture 2 0 25 (_assignment (_simple)(_target(3(2))))))
			(line__26(_architecture 3 0 26 (_assignment (_simple)(_target(3(3))))))
			(line__27(_architecture 4 0 27 (_assignment (_simple)(_target(3(4))))))
			(line__28(_architecture 5 0 28 (_assignment (_simple)(_target(3(5))))))
			(line__29(_architecture 6 0 29 (_assignment (_simple)(_target(3(6))))))
			(line__30(_architecture 7 0 30 (_assignment (_simple)(_target(3(7))))))
			(line__31(_architecture 8 0 31 (_assignment (_simple)(_target(3(8))))))
			(line__32(_architecture 9 0 32 (_assignment (_simple)(_target(3(9))))))
			(line__33(_architecture 10 0 33 (_assignment (_simple)(_target(3(10))))))
			(line__34(_architecture 11 0 34 (_assignment (_simple)(_target(3(11))))))
			(line__35(_architecture 12 0 35 (_assignment (_simple)(_target(3(12))))))
			(line__36(_architecture 13 0 36 (_assignment (_simple)(_target(3(13))))))
			(line__37(_architecture 14 0 37 (_assignment (_simple)(_target(3(14))))))
			(line__38(_architecture 15 0 38 (_assignment (_simple)(_target(3(15))))))
			(line__39(_architecture 16 0 39 (_assignment (_simple)(_target(1))(_sensitivity(0)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 514 )
		(50463234 514 )
		(50463234 771 )
		(33751554 514 )
		(33686018 770 )
		(50528770 514 )
		(50529027 514 )
		(33751554 771 )
		(50529027 771 )
		(50528771 515 )
		(33686274 770 )
		(33751554 770 )
	)
	(_model . memory 17 -1
	)
)
I 000045 55 2488          1625051796093 REGS
(_unit VHDL (regs 0 4 (regs 0 13 ))
	(_version v80)
	(_time 1625051796094 2021.06.30 15:46:36)
	(_source (\./src/REGS.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 48471b4a451f1b5f4a4f5a121c4e4f4f4b4f4a4e4d)
	(_entity
		(_time 1625051796090)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal RIN ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ROUT0 ~STD_LOGIC_VECTOR{5~downto~0}~122 0 6 (_entity (_out ))))
		(_port (_internal ROUT1 ~STD_LOGIC_VECTOR{5~downto~0}~122 0 6 (_entity (_out ))))
		(_port (_internal ROUT2 ~STD_LOGIC_VECTOR{5~downto~0}~122 0 6 (_entity (_out ))))
		(_port (_internal ROUT3 ~STD_LOGIC_VECTOR{5~downto~0}~122 0 6 (_entity (_out ))))
		(_port (_internal LD0 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal LD1 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal LD2 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal LD3 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal CLOCK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal ZR0 ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal ZR1 ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal ZR2 ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal ZR3 ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal reg0 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal reg1 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal reg2 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal reg3 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14 (_architecture (_uni (_string \"000000"\)))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
)
I 000045 55 3916          1625051814404 REGS
(_unit VHDL (regs 0 4 (regs 0 13 ))
	(_version v80)
	(_time 1625051814405 2021.06.30 15:46:54)
	(_source (\./src/REGS.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d083d382d58783c7d0d4c28a84d6d7d7d3d7d2d6d5)
	(_entity
		(_time 1625051796089)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal RIN ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ROUT0 ~STD_LOGIC_VECTOR{5~downto~0}~122 0 6 (_entity (_out ))))
		(_port (_internal ROUT1 ~STD_LOGIC_VECTOR{5~downto~0}~122 0 6 (_entity (_out ))))
		(_port (_internal ROUT2 ~STD_LOGIC_VECTOR{5~downto~0}~122 0 6 (_entity (_out ))))
		(_port (_internal ROUT3 ~STD_LOGIC_VECTOR{5~downto~0}~122 0 6 (_entity (_out ))))
		(_port (_internal LD0 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal LD1 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal LD2 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal LD3 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal CLOCK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal ZR0 ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal ZR1 ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal ZR2 ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal ZR3 ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal reg0 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal reg1 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal reg2 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal reg3 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14 (_architecture (_uni (_string \"000000"\)))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_target(14))(_sensitivity(9)(0)(5))(_dssslsensitivity 1))))
			(line__23(_architecture 1 0 23 (_process (_target(15))(_sensitivity(9)(0)(6))(_dssslsensitivity 1))))
			(line__30(_architecture 2 0 30 (_process (_target(16))(_sensitivity(9)(0)(7))(_dssslsensitivity 1))))
			(line__37(_architecture 3 0 37 (_process (_target(17))(_sensitivity(9)(0)(8))(_dssslsensitivity 1))))
			(line__44(_architecture 4 0 44 (_assignment (_simple)(_alias((ROUT0)(reg0)))(_target(1))(_sensitivity(14)))))
			(line__45(_architecture 5 0 45 (_assignment (_simple)(_alias((ROUT1)(reg1)))(_target(2))(_sensitivity(15)))))
			(line__46(_architecture 6 0 46 (_assignment (_simple)(_alias((ROUT2)(reg2)))(_target(3))(_sensitivity(16)))))
			(line__47(_architecture 7 0 47 (_assignment (_simple)(_alias((ROUT3)(reg3)))(_target(4))(_sensitivity(17)))))
			(line__48(_architecture 8 0 48 (_assignment (_simple)(_target(10))(_sensitivity(14)))))
			(line__49(_architecture 9 0 49 (_assignment (_simple)(_target(11))(_sensitivity(15)))))
			(line__50(_architecture 10 0 50 (_assignment (_simple)(_target(12))(_sensitivity(16)))))
			(line__51(_architecture 11 0 51 (_assignment (_simple)(_target(13))(_sensitivity(17)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 514 )
	)
	(_model . REGS 12 -1
	)
)
I 000057 55 7926          1625051913793 cpu_with_control
(_unit VHDL (cpu_with_control 0 6 (cpu_with_control 0 13 ))
	(_version v80)
	(_time 1625051913794 2021.06.30 15:48:33)
	(_source (\./src/cpu_with_control.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 0f0c0a0859595e1a5109185557080b09070a59090c)
	(_entity
		(_time 1625051913783)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_instantiation Memory 0 96 (_entity . memory Behavioral)
		(_port
			((Addr)(Addr))
			((Dout)(MData))
			((CLOCK)(CLOCK))
		)
	)
	(_instantiation PC 0 97 (_entity . PC Behavioral)
		(_port
			((RIN)(Bus6))
			((ROUT)(Addr))
			((CLOCK)(CLOCK))
			((LD)(LDPC))
			((INC)(INC))
			((CLR)(RST))
		)
	)
	(_instantiation IR_inst 0 98 (_entity . IR Behavioral)
		(_port
			((RIN)(Bus6))
			((ROUT)(IR))
			((LD)(LDIR))
			((CLOCK)(CLOCK))
		)
	)
	(_instantiation ALU 0 99 (_entity . ALU Behavioral)
		(_port
			((IN1)(IN1))
			((IN2)(IN2))
			((Result)(ALURes))
			((CMD)(CMD))
		)
	)
	(_instantiation Regs 0 100 (_entity . REGS Regs)
		(_port
			((RIN)(Bus6))
			((ROUT0)(Rout0))
			((ROUT1)(Rout1))
			((ROUT2)(Rout2))
			((ROUT3)(Rout3))
			((LD0)(LD0))
			((LD1)(LD1))
			((LD2)(LD2))
			((LD3)(LD3))
			((CLOCK)(CLOCK))
			((ZR0)(ZR0))
			((ZR1)(ZR1))
			((ZR2)(ZR2))
			((ZR3)(ZR3))
		)
	)
	(_object
		(_port (_internal CLOCK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal mem_content ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_entity (_out ))))
		(_port (_internal out0 ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_entity (_out ))))
		(_port (_internal out1 ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_entity (_out ))))
		(_port (_internal out2 ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_entity (_out ))))
		(_port (_internal out3 ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_entity (_out ))))
		(_signal (_internal LD0 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal LD1 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal LD2 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal LD3 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal LDPC ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal LDIR ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal sel0 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal sel1 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal sel2 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal sel3 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal Bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal CMD ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal ZR0 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal ZR1 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal ZR2 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal ZR3 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal index ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal addr ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal IR ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal Bus6 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal MData ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal Rout0 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal rout1 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal ROut2 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal Rout3 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal IN1 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal IN2 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal ALURes ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_type (_internal States 0 17 (_enum1 s0 s1 decision s2 s3 s4 s5 s6 s7 (_to (i 0)(i 8)))))
		(_signal (_internal PresentState States 0 18 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Z ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(25))(_sensitivity(27(d_3_2))))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_alias((Z(0))(ZR0)))(_target(38(0)))(_sensitivity(21)))))
			(line__22__1(_architecture 2 0 22 (_assignment (_simple)(_alias((Z(1))(ZR1)))(_target(38(1)))(_sensitivity(22)))))
			(line__22__2(_architecture 3 0 22 (_assignment (_simple)(_alias((Z(2))(ZR2)))(_target(38(2)))(_sensitivity(23)))))
			(line__22__3(_architecture 4 0 22 (_assignment (_simple)(_alias((Z(3))(ZR3)))(_target(38(3)))(_sensitivity(24)))))
			(line__23(_architecture 5 0 23 (_process (_simple)(_target(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(37))(_sensitivity(0)(1))(_read(25)(27)(37)(38)))))
			(line__102(_architecture 6 0 102 (_assignment (_simple)(_alias((out0)(Rout0)))(_target(3))(_sensitivity(30)))))
			(line__103(_architecture 7 0 103 (_assignment (_simple)(_alias((out1)(Rout1)))(_target(4))(_sensitivity(31)))))
			(line__104(_architecture 8 0 104 (_assignment (_simple)(_alias((out2)(Rout2)))(_target(5))(_sensitivity(32)))))
			(line__105(_architecture 9 0 105 (_assignment (_simple)(_alias((out3)(Rout3)))(_target(6))(_sensitivity(33)))))
			(line__106(_architecture 10 0 106 (_assignment (_simple)(_alias((mem_content)(MData)))(_target(2))(_sensitivity(29)))))
			(Bus_selion(_architecture 11 0 107 (_process (_simple)(_target(28))(_sensitivity(17)(29)(36)))))
			(Mux1(_architecture 12 0 113 (_process (_simple)(_target(34))(_sensitivity(13)(14)(30)(31)(32)(33)))))
			(Mux2(_architecture 13 0 121 (_process (_simple)(_target(35))(_sensitivity(15)(16)(30)(31)(32)(33)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(50529027 771 )
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . cpu_with_control 14 -1
	)
)
I 000044 55 1263          1625052122737 ALU
(_unit VHDL (alu 0 4 (alu 0 10 ))
	(_version v80)
	(_time 1625052122738 2021.06.30 15:52:02)
	(_source (\./src/ALU.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 38363f3d636e692e383d7b636c3e393e6b3f3d3e39)
	(_entity
		(_time 1625051301289)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal IN1 ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5 (_entity (_in ))))
		(_port (_internal IN2 ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal Result ~STD_LOGIC_VECTOR{5~downto~0}~122 0 6 (_entity (_out ))))
		(_port (_internal CMD ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_process
			(line__13(_architecture 0 0 13 (_process (_simple)(_target(2))(_sensitivity(0)(1)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ALU 1 -1
	)
)
I 000043 55 1647          1625052122902 IR
(_unit VHDL (ir 0 4 (ir 0 12 ))
	(_version v80)
	(_time 1625052122903 2021.06.30 15:52:02)
	(_source (\./src/IR.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e4eaebb6e2b3b9f3e7e7fdbfb7e2ede3e6e2ede3e6)
	(_entity
		(_time 1625051422370)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal RIN ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ROUT ~STD_LOGIC_VECTOR{5~downto~0}~122 0 6 (_entity (_out ))))
		(_port (_internal LD ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal CLOCK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal reg ~STD_LOGIC_VECTOR{5~downto~0}~13 0 13 (_architecture (_uni ))))
		(_process
			(line__15(_architecture 0 0 15 (_process (_target(4))(_sensitivity(3)(0)(2))(_dssslsensitivity 1))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_alias((ROUT)(reg)))(_target(1))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . IR 2 -1
	)
)
I 000043 55 2132          1625052123067 PC
(_unit VHDL (pc 0 5 (pc 0 13 ))
	(_version v80)
	(_time 1625052123068 2021.06.30 15:52:03)
	(_source (\./src/PC.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 808f878e83d6d49682d690dad28780868387808683)
	(_entity
		(_time 1625051504410)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal RIN ~STD_LOGIC_VECTOR{5~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ROUT ~STD_LOGIC_VECTOR{5~downto~0}~122 0 7 (_entity (_out ))))
		(_port (_internal CLOCK ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal LD ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal regs ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~132 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_variable (_internal reg ~STD_LOGIC_VECTOR{5~downto~0}~132 0 17 (_process 0 (_string \"000000"\))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(6))(_sensitivity(2)(5))(_read(0)(3)(4)))))
			(line__28(_architecture 1 0 28 (_assignment (_simple)(_alias((ROUT)(regs)))(_target(1))(_sensitivity(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 514 )
	)
	(_model . PC 2 -1
	)
)
I 000047 55 3032          1625052123238 memory
(_unit VHDL (memory 0 5 (memory 0 13 ))
	(_version v80)
	(_time 1625052123239 2021.06.30 15:52:03)
	(_source (\./src/memory.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 2c2270287a7b2c3a782e3e77742a782a292a782a7a)
	(_entity
		(_time 1625051601396)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal Addr ~STD_LOGIC_VECTOR{5~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal Dout ~STD_LOGIC_VECTOR{5~downto~0}~122 0 7 (_entity (_out ))))
		(_port (_internal CLOCK ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal Memory 0 14 (_array ~STD_LOGIC_VECTOR{5~downto~0}~13 ((_downto (i 63)(i 0))))))
		(_signal (_internal msignal Memory 0 15 (_architecture (_uni ))))
		(_process
			(line__23(_architecture 0 0 23 (_assignment (_simple)(_target(3(0))))))
			(line__24(_architecture 1 0 24 (_assignment (_simple)(_target(3(1))))))
			(line__25(_architecture 2 0 25 (_assignment (_simple)(_target(3(2))))))
			(line__26(_architecture 3 0 26 (_assignment (_simple)(_target(3(3))))))
			(line__27(_architecture 4 0 27 (_assignment (_simple)(_target(3(4))))))
			(line__28(_architecture 5 0 28 (_assignment (_simple)(_target(3(5))))))
			(line__29(_architecture 6 0 29 (_assignment (_simple)(_target(3(6))))))
			(line__30(_architecture 7 0 30 (_assignment (_simple)(_target(3(7))))))
			(line__31(_architecture 8 0 31 (_assignment (_simple)(_target(3(8))))))
			(line__32(_architecture 9 0 32 (_assignment (_simple)(_target(3(9))))))
			(line__33(_architecture 10 0 33 (_assignment (_simple)(_target(3(10))))))
			(line__34(_architecture 11 0 34 (_assignment (_simple)(_target(3(11))))))
			(line__35(_architecture 12 0 35 (_assignment (_simple)(_target(3(12))))))
			(line__36(_architecture 13 0 36 (_assignment (_simple)(_target(3(13))))))
			(line__37(_architecture 14 0 37 (_assignment (_simple)(_target(3(14))))))
			(line__38(_architecture 15 0 38 (_assignment (_simple)(_target(3(15))))))
			(line__39(_architecture 16 0 39 (_assignment (_simple)(_target(1))(_sensitivity(0)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 514 )
		(50463234 514 )
		(50463234 771 )
		(33751554 514 )
		(33686018 770 )
		(50528770 514 )
		(50529027 514 )
		(33751554 771 )
		(50529027 771 )
		(50528771 515 )
		(33686274 770 )
		(33751554 770 )
	)
	(_model . memory 17 -1
	)
)
I 000045 55 3916          1625052123406 REGS
(_unit VHDL (regs 0 4 (regs 0 13 ))
	(_version v80)
	(_time 1625052123407 2021.06.30 15:52:03)
	(_source (\./src/REGS.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d8d7d28ad58f8bcfd8dcca828cdedfdfdbdfdadedd)
	(_entity
		(_time 1625051796089)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal RIN ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ROUT0 ~STD_LOGIC_VECTOR{5~downto~0}~122 0 6 (_entity (_out ))))
		(_port (_internal ROUT1 ~STD_LOGIC_VECTOR{5~downto~0}~122 0 6 (_entity (_out ))))
		(_port (_internal ROUT2 ~STD_LOGIC_VECTOR{5~downto~0}~122 0 6 (_entity (_out ))))
		(_port (_internal ROUT3 ~STD_LOGIC_VECTOR{5~downto~0}~122 0 6 (_entity (_out ))))
		(_port (_internal LD0 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal LD1 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal LD2 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal LD3 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal CLOCK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal ZR0 ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal ZR1 ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal ZR2 ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal ZR3 ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal reg0 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal reg1 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal reg2 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal reg3 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14 (_architecture (_uni (_string \"000000"\)))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_target(14))(_sensitivity(9)(0)(5))(_dssslsensitivity 1))))
			(line__23(_architecture 1 0 23 (_process (_target(15))(_sensitivity(9)(0)(6))(_dssslsensitivity 1))))
			(line__30(_architecture 2 0 30 (_process (_target(16))(_sensitivity(9)(0)(7))(_dssslsensitivity 1))))
			(line__37(_architecture 3 0 37 (_process (_target(17))(_sensitivity(9)(0)(8))(_dssslsensitivity 1))))
			(line__44(_architecture 4 0 44 (_assignment (_simple)(_alias((ROUT0)(reg0)))(_target(1))(_sensitivity(14)))))
			(line__45(_architecture 5 0 45 (_assignment (_simple)(_alias((ROUT1)(reg1)))(_target(2))(_sensitivity(15)))))
			(line__46(_architecture 6 0 46 (_assignment (_simple)(_alias((ROUT2)(reg2)))(_target(3))(_sensitivity(16)))))
			(line__47(_architecture 7 0 47 (_assignment (_simple)(_alias((ROUT3)(reg3)))(_target(4))(_sensitivity(17)))))
			(line__48(_architecture 8 0 48 (_assignment (_simple)(_target(10))(_sensitivity(14)))))
			(line__49(_architecture 9 0 49 (_assignment (_simple)(_target(11))(_sensitivity(15)))))
			(line__50(_architecture 10 0 50 (_assignment (_simple)(_target(12))(_sensitivity(16)))))
			(line__51(_architecture 11 0 51 (_assignment (_simple)(_target(13))(_sensitivity(17)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 514 )
	)
	(_model . REGS 12 -1
	)
)
I 000057 55 7926          1625052123579 cpu_with_control
(_unit VHDL (cpu_with_control 0 6 (cpu_with_control 0 13 ))
	(_version v80)
	(_time 1625052123580 2021.06.30 15:52:03)
	(_source (\./src/cpu_with_control.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 848a8e8b80d2d591da8293dedc8380828c81d28287)
	(_entity
		(_time 1625051913782)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_instantiation Memory 0 96 (_entity . memory Behavioral)
		(_port
			((Addr)(Addr))
			((Dout)(MData))
			((CLOCK)(CLOCK))
		)
	)
	(_instantiation PC 0 97 (_entity . PC Behavioral)
		(_port
			((RIN)(Bus6))
			((ROUT)(Addr))
			((CLOCK)(CLOCK))
			((LD)(LDPC))
			((INC)(INC))
			((CLR)(RST))
		)
	)
	(_instantiation IR_inst 0 98 (_entity . IR Behavioral)
		(_port
			((RIN)(Bus6))
			((ROUT)(IR))
			((LD)(LDIR))
			((CLOCK)(CLOCK))
		)
	)
	(_instantiation ALU 0 99 (_entity . ALU Behavioral)
		(_port
			((IN1)(IN1))
			((IN2)(IN2))
			((Result)(ALURes))
			((CMD)(CMD))
		)
	)
	(_instantiation Regs 0 100 (_entity . REGS Regs)
		(_port
			((RIN)(Bus6))
			((ROUT0)(Rout0))
			((ROUT1)(Rout1))
			((ROUT2)(Rout2))
			((ROUT3)(Rout3))
			((LD0)(LD0))
			((LD1)(LD1))
			((LD2)(LD2))
			((LD3)(LD3))
			((CLOCK)(CLOCK))
			((ZR0)(ZR0))
			((ZR1)(ZR1))
			((ZR2)(ZR2))
			((ZR3)(ZR3))
		)
	)
	(_object
		(_port (_internal CLOCK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal mem_content ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_entity (_out ))))
		(_port (_internal out0 ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_entity (_out ))))
		(_port (_internal out1 ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_entity (_out ))))
		(_port (_internal out2 ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_entity (_out ))))
		(_port (_internal out3 ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_entity (_out ))))
		(_signal (_internal LD0 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal LD1 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal LD2 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal LD3 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal LDPC ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal LDIR ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal sel0 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal sel1 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal sel2 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal sel3 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal Bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal CMD ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal ZR0 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal ZR1 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal ZR2 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal ZR3 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal index ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal addr ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal IR ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal Bus6 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal MData ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal Rout0 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal rout1 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal ROut2 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal Rout3 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal IN1 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal IN2 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal ALURes ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_type (_internal States 0 17 (_enum1 s0 s1 decision s2 s3 s4 s5 s6 s7 (_to (i 0)(i 8)))))
		(_signal (_internal PresentState States 0 18 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Z ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(25))(_sensitivity(27(d_3_2))))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_alias((Z(0))(ZR0)))(_target(38(0)))(_sensitivity(21)))))
			(line__22__1(_architecture 2 0 22 (_assignment (_simple)(_alias((Z(1))(ZR1)))(_target(38(1)))(_sensitivity(22)))))
			(line__22__2(_architecture 3 0 22 (_assignment (_simple)(_alias((Z(2))(ZR2)))(_target(38(2)))(_sensitivity(23)))))
			(line__22__3(_architecture 4 0 22 (_assignment (_simple)(_alias((Z(3))(ZR3)))(_target(38(3)))(_sensitivity(24)))))
			(line__23(_architecture 5 0 23 (_process (_simple)(_target(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(37))(_sensitivity(0)(1))(_read(25)(27)(37)(38)))))
			(line__102(_architecture 6 0 102 (_assignment (_simple)(_alias((out0)(Rout0)))(_target(3))(_sensitivity(30)))))
			(line__103(_architecture 7 0 103 (_assignment (_simple)(_alias((out1)(Rout1)))(_target(4))(_sensitivity(31)))))
			(line__104(_architecture 8 0 104 (_assignment (_simple)(_alias((out2)(Rout2)))(_target(5))(_sensitivity(32)))))
			(line__105(_architecture 9 0 105 (_assignment (_simple)(_alias((out3)(Rout3)))(_target(6))(_sensitivity(33)))))
			(line__106(_architecture 10 0 106 (_assignment (_simple)(_alias((mem_content)(MData)))(_target(2))(_sensitivity(29)))))
			(Bus_selion(_architecture 11 0 107 (_process (_simple)(_target(28))(_sensitivity(17)(29)(36)))))
			(Mux1(_architecture 12 0 113 (_process (_simple)(_target(34))(_sensitivity(13)(14)(30)(31)(32)(33)))))
			(Mux2(_architecture 13 0 121 (_process (_simple)(_target(35))(_sensitivity(15)(16)(30)(31)(32)(33)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(50529027 771 )
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . cpu_with_control 14 -1
	)
)
I 000056 55 3407          1625052123779 TB_ARCHITECTURE
(_unit VHDL (cpu_with_control_tb 0 8 (tb_architecture 0 11 ))
	(_version v80)
	(_time 1625052123780 2021.06.30 15:52:03)
	(_source (\./src/TestBench/cpu_with_control_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code 4f411d4c19191e5a1a1a581517484b49474a19494c)
	(_entity
		(_time 1625052123771)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	)
	(_component
		(cpu_with_control
			(_object
				(_port (_internal CLOCK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal mem_content ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17 (_entity (_out ))))
				(_port (_internal out0 ~STD_LOGIC_VECTOR{5~downto~0}~132 0 18 (_entity (_out ))))
				(_port (_internal out1 ~STD_LOGIC_VECTOR{5~downto~0}~134 0 19 (_entity (_out ))))
				(_port (_internal out2 ~STD_LOGIC_VECTOR{5~downto~0}~136 0 20 (_entity (_out ))))
				(_port (_internal out3 ~STD_LOGIC_VECTOR{5~downto~0}~138 0 21 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 39 (_component cpu_with_control )
		(_port
			((CLOCK)(CLOCK))
			((RST)(RST))
			((mem_content)(mem_content))
			((out0)(out0))
			((out1)(out1))
			((out2)(out2))
			((out3)(out3))
		)
		(_use (_entity . cpu_with_control)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~132 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~134 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~136 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~138 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal CLOCK ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal mem_content ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 28 (_architecture (_uni ))))
		(_signal (_internal out0 ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 29 (_architecture (_uni ))))
		(_signal (_internal out1 ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 30 (_architecture (_uni ))))
		(_signal (_internal out2 ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 31 (_architecture (_uni ))))
		(_signal (_internal out3 ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 32 (_architecture (_uni ))))
		(_process
			(clk_process(_architecture 0 0 50 (_process (_wait_for)(_target(0)))))
			(line__58(_architecture 1 0 58 (_assignment (_simple)(_target(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000049 55 467 0 testbench_for_cpu_with_control
(_configuration VHDL (testbench_for_cpu_with_control 0 62 (cpu_with_control_tb))
	(_version v80)
	(_time 1625052123805 2021.06.30 15:52:03)
	(_source (\./src/TestBench/cpu_with_control_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code 6e613b6e3e3839796a6f7c343a683b686d68666b38)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . cpu_with_control cpu_with_control
			)
		)
	)
)
I 000057 55 7926          1625052130425 cpu_with_control
(_unit VHDL (cpu_with_control 0 6 (cpu_with_control 0 13 ))
	(_version v80)
	(_time 1625052130426 2021.06.30 15:52:10)
	(_source (\./src/cpu_with_control.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 40174743401611551e46571a184744464845164643)
	(_entity
		(_time 1625051913782)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_instantiation Memory 0 96 (_entity . memory Behavioral)
		(_port
			((Addr)(Addr))
			((Dout)(MData))
			((CLOCK)(CLOCK))
		)
	)
	(_instantiation PC 0 97 (_entity . PC Behavioral)
		(_port
			((RIN)(Bus6))
			((ROUT)(Addr))
			((CLOCK)(CLOCK))
			((LD)(LDPC))
			((INC)(INC))
			((CLR)(RST))
		)
	)
	(_instantiation IR_inst 0 98 (_entity . IR Behavioral)
		(_port
			((RIN)(Bus6))
			((ROUT)(IR))
			((LD)(LDIR))
			((CLOCK)(CLOCK))
		)
	)
	(_instantiation ALU 0 99 (_entity . ALU Behavioral)
		(_port
			((IN1)(IN1))
			((IN2)(IN2))
			((Result)(ALURes))
			((CMD)(CMD))
		)
	)
	(_instantiation Regs 0 100 (_entity . REGS Regs)
		(_port
			((RIN)(Bus6))
			((ROUT0)(Rout0))
			((ROUT1)(Rout1))
			((ROUT2)(Rout2))
			((ROUT3)(Rout3))
			((LD0)(LD0))
			((LD1)(LD1))
			((LD2)(LD2))
			((LD3)(LD3))
			((CLOCK)(CLOCK))
			((ZR0)(ZR0))
			((ZR1)(ZR1))
			((ZR2)(ZR2))
			((ZR3)(ZR3))
		)
	)
	(_object
		(_port (_internal CLOCK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal mem_content ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_entity (_out ))))
		(_port (_internal out0 ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_entity (_out ))))
		(_port (_internal out1 ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_entity (_out ))))
		(_port (_internal out2 ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_entity (_out ))))
		(_port (_internal out3 ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_entity (_out ))))
		(_signal (_internal LD0 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal LD1 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal LD2 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal LD3 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal LDPC ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal LDIR ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal sel0 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal sel1 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal sel2 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal sel3 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal Bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal CMD ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal ZR0 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal ZR1 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal ZR2 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal ZR3 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal index ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal addr ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal IR ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal Bus6 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal MData ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal Rout0 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal rout1 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal ROut2 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal Rout3 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal IN1 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal IN2 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal ALURes ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_type (_internal States 0 17 (_enum1 s0 s1 decision s2 s3 s4 s5 s6 s7 (_to (i 0)(i 8)))))
		(_signal (_internal PresentState States 0 18 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Z ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(25))(_sensitivity(27(d_3_2))))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_alias((Z(0))(ZR0)))(_target(38(0)))(_sensitivity(21)))))
			(line__22__1(_architecture 2 0 22 (_assignment (_simple)(_alias((Z(1))(ZR1)))(_target(38(1)))(_sensitivity(22)))))
			(line__22__2(_architecture 3 0 22 (_assignment (_simple)(_alias((Z(2))(ZR2)))(_target(38(2)))(_sensitivity(23)))))
			(line__22__3(_architecture 4 0 22 (_assignment (_simple)(_alias((Z(3))(ZR3)))(_target(38(3)))(_sensitivity(24)))))
			(line__23(_architecture 5 0 23 (_process (_simple)(_target(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(37))(_sensitivity(0)(1))(_read(25)(27)(37)(38)))))
			(line__102(_architecture 6 0 102 (_assignment (_simple)(_alias((out0)(Rout0)))(_target(3))(_sensitivity(30)))))
			(line__103(_architecture 7 0 103 (_assignment (_simple)(_alias((out1)(Rout1)))(_target(4))(_sensitivity(31)))))
			(line__104(_architecture 8 0 104 (_assignment (_simple)(_alias((out2)(Rout2)))(_target(5))(_sensitivity(32)))))
			(line__105(_architecture 9 0 105 (_assignment (_simple)(_alias((out3)(Rout3)))(_target(6))(_sensitivity(33)))))
			(line__106(_architecture 10 0 106 (_assignment (_simple)(_alias((mem_content)(MData)))(_target(2))(_sensitivity(29)))))
			(Bus_selion(_architecture 11 0 107 (_process (_simple)(_target(28))(_sensitivity(17)(29)(36)))))
			(Mux1(_architecture 12 0 113 (_process (_simple)(_target(34))(_sensitivity(13)(14)(30)(31)(32)(33)))))
			(Mux2(_architecture 13 0 121 (_process (_simple)(_target(35))(_sensitivity(15)(16)(30)(31)(32)(33)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(50529027 771 )
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . cpu_with_control 14 -1
	)
)
I 000056 55 3407          1625052131150 TB_ARCHITECTURE
(_unit VHDL (cpu_with_control_tb 0 8 (tb_architecture 0 11 ))
	(_version v80)
	(_time 1625052131151 2021.06.30 15:52:11)
	(_source (\./src/TestBench/cpu_with_control_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code 1e491a184b484f0b4b4b094446191a18161b48181d)
	(_entity
		(_time 1625052123770)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	)
	(_component
		(cpu_with_control
			(_object
				(_port (_internal CLOCK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal mem_content ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17 (_entity (_out ))))
				(_port (_internal out0 ~STD_LOGIC_VECTOR{5~downto~0}~132 0 18 (_entity (_out ))))
				(_port (_internal out1 ~STD_LOGIC_VECTOR{5~downto~0}~134 0 19 (_entity (_out ))))
				(_port (_internal out2 ~STD_LOGIC_VECTOR{5~downto~0}~136 0 20 (_entity (_out ))))
				(_port (_internal out3 ~STD_LOGIC_VECTOR{5~downto~0}~138 0 21 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 39 (_component cpu_with_control )
		(_port
			((CLOCK)(CLOCK))
			((RST)(RST))
			((mem_content)(mem_content))
			((out0)(out0))
			((out1)(out1))
			((out2)(out2))
			((out3)(out3))
		)
		(_use (_entity . cpu_with_control)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~132 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~134 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~136 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~138 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal CLOCK ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal mem_content ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 28 (_architecture (_uni ))))
		(_signal (_internal out0 ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 29 (_architecture (_uni ))))
		(_signal (_internal out1 ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 30 (_architecture (_uni ))))
		(_signal (_internal out2 ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 31 (_architecture (_uni ))))
		(_signal (_internal out3 ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 32 (_architecture (_uni ))))
		(_process
			(clk_process(_architecture 0 0 50 (_process (_wait_for)(_target(0)))))
			(line__58(_architecture 1 0 58 (_assignment (_simple)(_target(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000049 55 467 0 testbench_for_cpu_with_control
(_configuration VHDL (testbench_for_cpu_with_control 0 62 (cpu_with_control_tb))
	(_version v80)
	(_time 1625052131171 2021.06.30 15:52:11)
	(_source (\./src/TestBench/cpu_with_control_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code 2e782d2a7e7879392a2f3c747a287b282d28262b78)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . cpu_with_control cpu_with_control
			)
		)
	)
)
I 000057 55 7926          1625052150413 cpu_with_control
(_unit VHDL (cpu_with_control 0 6 (cpu_with_control 0 13 ))
	(_version v80)
	(_time 1625052150414 2021.06.30 15:52:30)
	(_source (\./src/cpu_with_control.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 60306161603631753e66773a386764666865366663)
	(_entity
		(_time 1625051913782)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_instantiation Memory 0 96 (_entity . memory Behavioral)
		(_port
			((Addr)(Addr))
			((Dout)(MData))
			((CLOCK)(CLOCK))
		)
	)
	(_instantiation PC 0 97 (_entity . PC Behavioral)
		(_port
			((RIN)(Bus6))
			((ROUT)(Addr))
			((CLOCK)(CLOCK))
			((LD)(LDPC))
			((INC)(INC))
			((CLR)(RST))
		)
	)
	(_instantiation IR_inst 0 98 (_entity . IR Behavioral)
		(_port
			((RIN)(Bus6))
			((ROUT)(IR))
			((LD)(LDIR))
			((CLOCK)(CLOCK))
		)
	)
	(_instantiation ALU 0 99 (_entity . ALU Behavioral)
		(_port
			((IN1)(IN1))
			((IN2)(IN2))
			((Result)(ALURes))
			((CMD)(CMD))
		)
	)
	(_instantiation Regs 0 100 (_entity . REGS Regs)
		(_port
			((RIN)(Bus6))
			((ROUT0)(Rout0))
			((ROUT1)(Rout1))
			((ROUT2)(Rout2))
			((ROUT3)(Rout3))
			((LD0)(LD0))
			((LD1)(LD1))
			((LD2)(LD2))
			((LD3)(LD3))
			((CLOCK)(CLOCK))
			((ZR0)(ZR0))
			((ZR1)(ZR1))
			((ZR2)(ZR2))
			((ZR3)(ZR3))
		)
	)
	(_object
		(_port (_internal CLOCK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal mem_content ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_entity (_out ))))
		(_port (_internal out0 ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_entity (_out ))))
		(_port (_internal out1 ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_entity (_out ))))
		(_port (_internal out2 ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_entity (_out ))))
		(_port (_internal out3 ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_entity (_out ))))
		(_signal (_internal LD0 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal LD1 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal LD2 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal LD3 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal LDPC ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal LDIR ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal sel0 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal sel1 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal sel2 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal sel3 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal Bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal CMD ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal ZR0 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal ZR1 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal ZR2 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal ZR3 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal index ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal addr ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal IR ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal Bus6 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal MData ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal Rout0 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal rout1 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal ROut2 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal Rout3 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal IN1 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal IN2 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal ALURes ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_type (_internal States 0 17 (_enum1 s0 s1 decision s2 s3 s4 s5 s6 s7 (_to (i 0)(i 8)))))
		(_signal (_internal PresentState States 0 18 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Z ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(25))(_sensitivity(27(d_3_2))))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_alias((Z(0))(ZR0)))(_target(38(0)))(_sensitivity(21)))))
			(line__22__1(_architecture 2 0 22 (_assignment (_simple)(_alias((Z(1))(ZR1)))(_target(38(1)))(_sensitivity(22)))))
			(line__22__2(_architecture 3 0 22 (_assignment (_simple)(_alias((Z(2))(ZR2)))(_target(38(2)))(_sensitivity(23)))))
			(line__22__3(_architecture 4 0 22 (_assignment (_simple)(_alias((Z(3))(ZR3)))(_target(38(3)))(_sensitivity(24)))))
			(line__23(_architecture 5 0 23 (_process (_simple)(_target(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(37))(_sensitivity(0)(1))(_read(25)(27)(37)(38)))))
			(line__102(_architecture 6 0 102 (_assignment (_simple)(_alias((out0)(Rout0)))(_target(3))(_sensitivity(30)))))
			(line__103(_architecture 7 0 103 (_assignment (_simple)(_alias((out1)(Rout1)))(_target(4))(_sensitivity(31)))))
			(line__104(_architecture 8 0 104 (_assignment (_simple)(_alias((out2)(Rout2)))(_target(5))(_sensitivity(32)))))
			(line__105(_architecture 9 0 105 (_assignment (_simple)(_alias((out3)(Rout3)))(_target(6))(_sensitivity(33)))))
			(line__106(_architecture 10 0 106 (_assignment (_simple)(_alias((mem_content)(MData)))(_target(2))(_sensitivity(29)))))
			(Bus_selion(_architecture 11 0 107 (_process (_simple)(_target(28))(_sensitivity(17)(29)(36)))))
			(Mux1(_architecture 12 0 113 (_process (_simple)(_target(34))(_sensitivity(13)(14)(30)(31)(32)(33)))))
			(Mux2(_architecture 13 0 121 (_process (_simple)(_target(35))(_sensitivity(15)(16)(30)(31)(32)(33)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(50529027 771 )
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . cpu_with_control 14 -1
	)
)
I 000056 55 3407          1625052151151 TB_ARCHITECTURE
(_unit VHDL (cpu_with_control_tb 0 8 (tb_architecture 0 11 ))
	(_version v80)
	(_time 1625052151152 2021.06.30 15:52:31)
	(_source (\./src/TestBench/cpu_with_control_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code 3e6e383a6b686f2b6b6b296466393a38363b68383d)
	(_entity
		(_time 1625052123770)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	)
	(_component
		(cpu_with_control
			(_object
				(_port (_internal CLOCK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal mem_content ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17 (_entity (_out ))))
				(_port (_internal out0 ~STD_LOGIC_VECTOR{5~downto~0}~132 0 18 (_entity (_out ))))
				(_port (_internal out1 ~STD_LOGIC_VECTOR{5~downto~0}~134 0 19 (_entity (_out ))))
				(_port (_internal out2 ~STD_LOGIC_VECTOR{5~downto~0}~136 0 20 (_entity (_out ))))
				(_port (_internal out3 ~STD_LOGIC_VECTOR{5~downto~0}~138 0 21 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 39 (_component cpu_with_control )
		(_port
			((CLOCK)(CLOCK))
			((RST)(RST))
			((mem_content)(mem_content))
			((out0)(out0))
			((out1)(out1))
			((out2)(out2))
			((out3)(out3))
		)
		(_use (_entity . cpu_with_control)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~132 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~134 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~136 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~138 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal CLOCK ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal mem_content ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 28 (_architecture (_uni ))))
		(_signal (_internal out0 ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 29 (_architecture (_uni ))))
		(_signal (_internal out1 ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 30 (_architecture (_uni ))))
		(_signal (_internal out2 ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 31 (_architecture (_uni ))))
		(_signal (_internal out3 ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 32 (_architecture (_uni ))))
		(_process
			(clk_process(_architecture 0 0 50 (_process (_wait_for)(_target(0)))))
			(line__58(_architecture 1 0 58 (_assignment (_simple)(_target(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000049 55 467 0 testbench_for_cpu_with_control
(_configuration VHDL (testbench_for_cpu_with_control 0 62 (cpu_with_control_tb))
	(_version v80)
	(_time 1625052151163 2021.06.30 15:52:31)
	(_source (\./src/TestBench/cpu_with_control_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code 3e6f3f3b6e6869293a3f2c646a386b383d38363b68)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . cpu_with_control cpu_with_control
			)
		)
	)
)
I 000056 55 3407          1625052186126 TB_ARCHITECTURE
(_unit VHDL (cpu_with_control_tb 0 8 (tb_architecture 0 11 ))
	(_version v80)
	(_time 1625052186127 2021.06.30 15:53:06)
	(_source (\./src/TestBench/cpu_with_control_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code d7d68084d08186c28282c08d8fd0d3d1dfd281d1d4)
	(_entity
		(_time 1625052123770)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	)
	(_component
		(cpu_with_control
			(_object
				(_port (_internal CLOCK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal mem_content ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17 (_entity (_out ))))
				(_port (_internal out0 ~STD_LOGIC_VECTOR{5~downto~0}~132 0 18 (_entity (_out ))))
				(_port (_internal out1 ~STD_LOGIC_VECTOR{5~downto~0}~134 0 19 (_entity (_out ))))
				(_port (_internal out2 ~STD_LOGIC_VECTOR{5~downto~0}~136 0 20 (_entity (_out ))))
				(_port (_internal out3 ~STD_LOGIC_VECTOR{5~downto~0}~138 0 21 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 39 (_component cpu_with_control )
		(_port
			((CLOCK)(CLOCK))
			((RST)(RST))
			((mem_content)(mem_content))
			((out0)(out0))
			((out1)(out1))
			((out2)(out2))
			((out3)(out3))
		)
		(_use (_entity . cpu_with_control)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~132 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~134 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~136 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~138 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal CLOCK ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal mem_content ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 28 (_architecture (_uni ))))
		(_signal (_internal out0 ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 29 (_architecture (_uni ))))
		(_signal (_internal out1 ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 30 (_architecture (_uni ))))
		(_signal (_internal out2 ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 31 (_architecture (_uni ))))
		(_signal (_internal out3 ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 32 (_architecture (_uni ))))
		(_process
			(clk_process(_architecture 0 0 50 (_process (_wait_for)(_target(0)))))
			(line__58(_architecture 1 0 58 (_assignment (_simple)(_target(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000049 55 467 0 testbench_for_cpu_with_control
(_configuration VHDL (testbench_for_cpu_with_control 0 62 (cpu_with_control_tb))
	(_version v80)
	(_time 1625052186136 2021.06.30 15:53:06)
	(_source (\./src/TestBench/cpu_with_control_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code e6e6b6b5e5b0b1f1e2e7f4bcb2e0b3e0e5e0eee3b0)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . cpu_with_control cpu_with_control
			)
		)
	)
)
I 000057 55 7926          1625052193937 cpu_with_control
(_unit VHDL (cpu_with_control 0 6 (cpu_with_control 0 13 ))
	(_version v80)
	(_time 1625052193938 2021.06.30 15:53:13)
	(_source (\./src/cpu_with_control.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 5b540b59090d0a4e055d4c01035c5f5d535e0d5d58)
	(_entity
		(_time 1625051913782)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_instantiation Memory 0 96 (_entity . memory Behavioral)
		(_port
			((Addr)(Addr))
			((Dout)(MData))
			((CLOCK)(CLOCK))
		)
	)
	(_instantiation PC 0 97 (_entity . PC Behavioral)
		(_port
			((RIN)(Bus6))
			((ROUT)(Addr))
			((CLOCK)(CLOCK))
			((LD)(LDPC))
			((INC)(INC))
			((CLR)(RST))
		)
	)
	(_instantiation IR_inst 0 98 (_entity . IR Behavioral)
		(_port
			((RIN)(Bus6))
			((ROUT)(IR))
			((LD)(LDIR))
			((CLOCK)(CLOCK))
		)
	)
	(_instantiation ALU 0 99 (_entity . ALU Behavioral)
		(_port
			((IN1)(IN1))
			((IN2)(IN2))
			((Result)(ALURes))
			((CMD)(CMD))
		)
	)
	(_instantiation Regs 0 100 (_entity . REGS Regs)
		(_port
			((RIN)(Bus6))
			((ROUT0)(Rout0))
			((ROUT1)(Rout1))
			((ROUT2)(Rout2))
			((ROUT3)(Rout3))
			((LD0)(LD0))
			((LD1)(LD1))
			((LD2)(LD2))
			((LD3)(LD3))
			((CLOCK)(CLOCK))
			((ZR0)(ZR0))
			((ZR1)(ZR1))
			((ZR2)(ZR2))
			((ZR3)(ZR3))
		)
	)
	(_object
		(_port (_internal CLOCK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal mem_content ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_entity (_out ))))
		(_port (_internal out0 ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_entity (_out ))))
		(_port (_internal out1 ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_entity (_out ))))
		(_port (_internal out2 ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_entity (_out ))))
		(_port (_internal out3 ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_entity (_out ))))
		(_signal (_internal LD0 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal LD1 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal LD2 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal LD3 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal LDPC ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal LDIR ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal sel0 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal sel1 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal sel2 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal sel3 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal Bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal CMD ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal ZR0 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal ZR1 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal ZR2 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal ZR3 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal index ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal addr ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal IR ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal Bus6 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal MData ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal Rout0 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal rout1 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal ROut2 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal Rout3 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal IN1 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal IN2 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal ALURes ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_type (_internal States 0 17 (_enum1 s0 s1 decision s2 s3 s4 s5 s6 s7 (_to (i 0)(i 8)))))
		(_signal (_internal PresentState States 0 18 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Z ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(25))(_sensitivity(27(d_3_2))))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_alias((Z(0))(ZR0)))(_target(38(0)))(_sensitivity(21)))))
			(line__22__1(_architecture 2 0 22 (_assignment (_simple)(_alias((Z(1))(ZR1)))(_target(38(1)))(_sensitivity(22)))))
			(line__22__2(_architecture 3 0 22 (_assignment (_simple)(_alias((Z(2))(ZR2)))(_target(38(2)))(_sensitivity(23)))))
			(line__22__3(_architecture 4 0 22 (_assignment (_simple)(_alias((Z(3))(ZR3)))(_target(38(3)))(_sensitivity(24)))))
			(line__23(_architecture 5 0 23 (_process (_simple)(_target(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(37))(_sensitivity(0)(1))(_read(25)(27)(37)(38)))))
			(line__102(_architecture 6 0 102 (_assignment (_simple)(_alias((out0)(Rout0)))(_target(3))(_sensitivity(30)))))
			(line__103(_architecture 7 0 103 (_assignment (_simple)(_alias((out1)(Rout1)))(_target(4))(_sensitivity(31)))))
			(line__104(_architecture 8 0 104 (_assignment (_simple)(_alias((out2)(Rout2)))(_target(5))(_sensitivity(32)))))
			(line__105(_architecture 9 0 105 (_assignment (_simple)(_alias((out3)(Rout3)))(_target(6))(_sensitivity(33)))))
			(line__106(_architecture 10 0 106 (_assignment (_simple)(_alias((mem_content)(MData)))(_target(2))(_sensitivity(29)))))
			(Bus_selion(_architecture 11 0 107 (_process (_simple)(_target(28))(_sensitivity(17)(29)(36)))))
			(Mux1(_architecture 12 0 113 (_process (_simple)(_target(34))(_sensitivity(13)(14)(30)(31)(32)(33)))))
			(Mux2(_architecture 13 0 121 (_process (_simple)(_target(35))(_sensitivity(15)(16)(30)(31)(32)(33)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(50529027 771 )
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . cpu_with_control 14 -1
	)
)
I 000056 55 3407          1625052194629 TB_ARCHITECTURE
(_unit VHDL (cpu_with_control_tb 0 8 (tb_architecture 0 11 ))
	(_version v80)
	(_time 1625052194630 2021.06.30 15:53:14)
	(_source (\./src/TestBench/cpu_with_control_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code 0b045e0c595d5a1e5e5e1c51530c0f0d030e5d0d08)
	(_entity
		(_time 1625052123770)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	)
	(_component
		(cpu_with_control
			(_object
				(_port (_internal CLOCK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal mem_content ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17 (_entity (_out ))))
				(_port (_internal out0 ~STD_LOGIC_VECTOR{5~downto~0}~132 0 18 (_entity (_out ))))
				(_port (_internal out1 ~STD_LOGIC_VECTOR{5~downto~0}~134 0 19 (_entity (_out ))))
				(_port (_internal out2 ~STD_LOGIC_VECTOR{5~downto~0}~136 0 20 (_entity (_out ))))
				(_port (_internal out3 ~STD_LOGIC_VECTOR{5~downto~0}~138 0 21 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 39 (_component cpu_with_control )
		(_port
			((CLOCK)(CLOCK))
			((RST)(RST))
			((mem_content)(mem_content))
			((out0)(out0))
			((out1)(out1))
			((out2)(out2))
			((out3)(out3))
		)
		(_use (_entity . cpu_with_control)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~132 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~134 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~136 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~138 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal CLOCK ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal mem_content ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 28 (_architecture (_uni ))))
		(_signal (_internal out0 ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 29 (_architecture (_uni ))))
		(_signal (_internal out1 ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 30 (_architecture (_uni ))))
		(_signal (_internal out2 ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 31 (_architecture (_uni ))))
		(_signal (_internal out3 ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 32 (_architecture (_uni ))))
		(_process
			(clk_process(_architecture 0 0 50 (_process (_wait_for)(_target(0)))))
			(line__58(_architecture 1 0 58 (_assignment (_simple)(_target(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000049 55 467 0 testbench_for_cpu_with_control
(_configuration VHDL (testbench_for_cpu_with_control 0 62 (cpu_with_control_tb))
	(_version v80)
	(_time 1625052194639 2021.06.30 15:53:14)
	(_source (\./src/TestBench/cpu_with_control_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code 1a14481d4e4c4d0d1e1b08404e1c4f1c191c121f4c)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . cpu_with_control cpu_with_control
			)
		)
	)
)
I 000056 55 3407          1625052246323 TB_ARCHITECTURE
(_unit VHDL (cpu_with_control_tb 0 8 (tb_architecture 0 11 ))
	(_version v80)
	(_time 1625052246324 2021.06.30 15:54:06)
	(_source (\./src/TestBench/cpu_with_control_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code 0202080500545317575715585a0506040a07540401)
	(_entity
		(_time 1625052246320)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	)
	(_component
		(cpu_with_control
			(_object
				(_port (_internal CLOCK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal mem_content ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17 (_entity (_out ))))
				(_port (_internal out0 ~STD_LOGIC_VECTOR{5~downto~0}~132 0 18 (_entity (_out ))))
				(_port (_internal out1 ~STD_LOGIC_VECTOR{5~downto~0}~134 0 19 (_entity (_out ))))
				(_port (_internal out2 ~STD_LOGIC_VECTOR{5~downto~0}~136 0 20 (_entity (_out ))))
				(_port (_internal out3 ~STD_LOGIC_VECTOR{5~downto~0}~138 0 21 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 39 (_component cpu_with_control )
		(_port
			((CLOCK)(CLOCK))
			((RST)(RST))
			((mem_content)(mem_content))
			((out0)(out0))
			((out1)(out1))
			((out2)(out2))
			((out3)(out3))
		)
		(_use (_entity . cpu_with_control)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~132 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~134 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~136 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~138 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal CLOCK ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal mem_content ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 28 (_architecture (_uni ))))
		(_signal (_internal out0 ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 29 (_architecture (_uni ))))
		(_signal (_internal out1 ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 30 (_architecture (_uni ))))
		(_signal (_internal out2 ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 31 (_architecture (_uni ))))
		(_signal (_internal out3 ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 32 (_architecture (_uni ))))
		(_process
			(clk_process(_architecture 0 0 50 (_process (_wait_for)(_target(0)))))
			(line__58(_architecture 1 0 58 (_assignment (_simple)(_target(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000049 55 467 0 testbench_for_cpu_with_control
(_configuration VHDL (testbench_for_cpu_with_control 0 62 (cpu_with_control_tb))
	(_version v80)
	(_time 1625052246337 2021.06.30 15:54:06)
	(_source (\./src/TestBench/cpu_with_control_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code 12131f1515444505161300484614471411141a1744)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . cpu_with_control cpu_with_control
			)
		)
	)
)
I 000056 55 3407          1625052302733 TB_ARCHITECTURE
(_unit VHDL (cpu_with_control_tb 0 8 (tb_architecture 0 11 ))
	(_version v80)
	(_time 1625052302734 2021.06.30 15:55:02)
	(_source (\./src/TestBench/cpu_with_control_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code 585a5e5a500e094d0d0d4f02005f5c5e505d0e5e5b)
	(_entity
		(_time 1625052246319)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	)
	(_component
		(cpu_with_control
			(_object
				(_port (_internal CLOCK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal mem_content ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17 (_entity (_out ))))
				(_port (_internal out0 ~STD_LOGIC_VECTOR{5~downto~0}~132 0 18 (_entity (_out ))))
				(_port (_internal out1 ~STD_LOGIC_VECTOR{5~downto~0}~134 0 19 (_entity (_out ))))
				(_port (_internal out2 ~STD_LOGIC_VECTOR{5~downto~0}~136 0 20 (_entity (_out ))))
				(_port (_internal out3 ~STD_LOGIC_VECTOR{5~downto~0}~138 0 21 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 39 (_component cpu_with_control )
		(_port
			((CLOCK)(CLOCK))
			((RST)(RST))
			((mem_content)(mem_content))
			((out0)(out0))
			((out1)(out1))
			((out2)(out2))
			((out3)(out3))
		)
		(_use (_entity . cpu_with_control)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~132 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~134 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~136 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~138 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal CLOCK ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal mem_content ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 28 (_architecture (_uni ))))
		(_signal (_internal out0 ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 29 (_architecture (_uni ))))
		(_signal (_internal out1 ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 30 (_architecture (_uni ))))
		(_signal (_internal out2 ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 31 (_architecture (_uni ))))
		(_signal (_internal out3 ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 32 (_architecture (_uni ))))
		(_process
			(clk_process(_architecture 0 0 50 (_process (_wait_for)(_target(0)))))
			(line__58(_architecture 1 0 58 (_assignment (_simple)(_target(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000049 55 467 0 testbench_for_cpu_with_control
(_configuration VHDL (testbench_for_cpu_with_control 0 62 (cpu_with_control_tb))
	(_version v80)
	(_time 1625052302745 2021.06.30 15:55:02)
	(_source (\./src/TestBench/cpu_with_control_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code 686b6968653e3f7f6c697a323c6e3d6e6b6e606d3e)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . cpu_with_control cpu_with_control
			)
		)
	)
)
I 000057 55 7926          1625052307479 cpu_with_control
(_unit VHDL (cpu_with_control 0 6 (cpu_with_control 0 13 ))
	(_version v80)
	(_time 1625052307480 2021.06.30 15:55:07)
	(_source (\./src/cpu_with_control.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code e6e5e2b4e0b0b7f3b8e0f1bcbee1e2e0eee3b0e0e5)
	(_entity
		(_time 1625051913782)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_instantiation Memory 0 96 (_entity . memory Behavioral)
		(_port
			((Addr)(Addr))
			((Dout)(MData))
			((CLOCK)(CLOCK))
		)
	)
	(_instantiation PC 0 97 (_entity . PC Behavioral)
		(_port
			((RIN)(Bus6))
			((ROUT)(Addr))
			((CLOCK)(CLOCK))
			((LD)(LDPC))
			((INC)(INC))
			((CLR)(RST))
		)
	)
	(_instantiation IR_inst 0 98 (_entity . IR Behavioral)
		(_port
			((RIN)(Bus6))
			((ROUT)(IR))
			((LD)(LDIR))
			((CLOCK)(CLOCK))
		)
	)
	(_instantiation ALU 0 99 (_entity . ALU Behavioral)
		(_port
			((IN1)(IN1))
			((IN2)(IN2))
			((Result)(ALURes))
			((CMD)(CMD))
		)
	)
	(_instantiation Regs 0 100 (_entity . REGS Regs)
		(_port
			((RIN)(Bus6))
			((ROUT0)(Rout0))
			((ROUT1)(Rout1))
			((ROUT2)(Rout2))
			((ROUT3)(Rout3))
			((LD0)(LD0))
			((LD1)(LD1))
			((LD2)(LD2))
			((LD3)(LD3))
			((CLOCK)(CLOCK))
			((ZR0)(ZR0))
			((ZR1)(ZR1))
			((ZR2)(ZR2))
			((ZR3)(ZR3))
		)
	)
	(_object
		(_port (_internal CLOCK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal mem_content ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_entity (_out ))))
		(_port (_internal out0 ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_entity (_out ))))
		(_port (_internal out1 ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_entity (_out ))))
		(_port (_internal out2 ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_entity (_out ))))
		(_port (_internal out3 ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_entity (_out ))))
		(_signal (_internal LD0 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal LD1 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal LD2 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal LD3 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal LDPC ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal LDIR ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal sel0 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal sel1 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal sel2 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal sel3 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal Bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal CMD ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal ZR0 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal ZR1 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal ZR2 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal ZR3 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal index ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal addr ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal IR ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal Bus6 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal MData ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal Rout0 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal rout1 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal ROut2 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal Rout3 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal IN1 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal IN2 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal ALURes ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_type (_internal States 0 17 (_enum1 s0 s1 decision s2 s3 s4 s5 s6 s7 (_to (i 0)(i 8)))))
		(_signal (_internal PresentState States 0 18 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Z ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(25))(_sensitivity(27(d_3_2))))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_alias((Z(0))(ZR0)))(_target(38(0)))(_sensitivity(21)))))
			(line__22__1(_architecture 2 0 22 (_assignment (_simple)(_alias((Z(1))(ZR1)))(_target(38(1)))(_sensitivity(22)))))
			(line__22__2(_architecture 3 0 22 (_assignment (_simple)(_alias((Z(2))(ZR2)))(_target(38(2)))(_sensitivity(23)))))
			(line__22__3(_architecture 4 0 22 (_assignment (_simple)(_alias((Z(3))(ZR3)))(_target(38(3)))(_sensitivity(24)))))
			(line__23(_architecture 5 0 23 (_process (_simple)(_target(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(37))(_sensitivity(0)(1))(_read(25)(27)(37)(38)))))
			(line__102(_architecture 6 0 102 (_assignment (_simple)(_alias((out0)(Rout0)))(_target(3))(_sensitivity(30)))))
			(line__103(_architecture 7 0 103 (_assignment (_simple)(_alias((out1)(Rout1)))(_target(4))(_sensitivity(31)))))
			(line__104(_architecture 8 0 104 (_assignment (_simple)(_alias((out2)(Rout2)))(_target(5))(_sensitivity(32)))))
			(line__105(_architecture 9 0 105 (_assignment (_simple)(_alias((out3)(Rout3)))(_target(6))(_sensitivity(33)))))
			(line__106(_architecture 10 0 106 (_assignment (_simple)(_alias((mem_content)(MData)))(_target(2))(_sensitivity(29)))))
			(Bus_selion(_architecture 11 0 107 (_process (_simple)(_target(28))(_sensitivity(17)(29)(36)))))
			(Mux1(_architecture 12 0 113 (_process (_simple)(_target(34))(_sensitivity(13)(14)(30)(31)(32)(33)))))
			(Mux2(_architecture 13 0 121 (_process (_simple)(_target(35))(_sensitivity(15)(16)(30)(31)(32)(33)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(50529027 771 )
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . cpu_with_control 14 -1
	)
)
I 000056 55 3407          1625052308187 TB_ARCHITECTURE
(_unit VHDL (cpu_with_control_tb 0 8 (tb_architecture 0 11 ))
	(_version v80)
	(_time 1625052308188 2021.06.30 15:55:08)
	(_source (\./src/TestBench/cpu_with_control_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code a5a6f7f3a0f3f4b0f0f0b2fffda2a1a3ada0f3a3a6)
	(_entity
		(_time 1625052246319)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	)
	(_component
		(cpu_with_control
			(_object
				(_port (_internal CLOCK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal mem_content ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17 (_entity (_out ))))
				(_port (_internal out0 ~STD_LOGIC_VECTOR{5~downto~0}~132 0 18 (_entity (_out ))))
				(_port (_internal out1 ~STD_LOGIC_VECTOR{5~downto~0}~134 0 19 (_entity (_out ))))
				(_port (_internal out2 ~STD_LOGIC_VECTOR{5~downto~0}~136 0 20 (_entity (_out ))))
				(_port (_internal out3 ~STD_LOGIC_VECTOR{5~downto~0}~138 0 21 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 39 (_component cpu_with_control )
		(_port
			((CLOCK)(CLOCK))
			((RST)(RST))
			((mem_content)(mem_content))
			((out0)(out0))
			((out1)(out1))
			((out2)(out2))
			((out3)(out3))
		)
		(_use (_entity . cpu_with_control)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~132 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~134 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~136 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~138 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal CLOCK ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal mem_content ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 28 (_architecture (_uni ))))
		(_signal (_internal out0 ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 29 (_architecture (_uni ))))
		(_signal (_internal out1 ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 30 (_architecture (_uni ))))
		(_signal (_internal out2 ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 31 (_architecture (_uni ))))
		(_signal (_internal out3 ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 32 (_architecture (_uni ))))
		(_process
			(clk_process(_architecture 0 0 50 (_process (_wait_for)(_target(0)))))
			(line__58(_architecture 1 0 58 (_assignment (_simple)(_target(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000049 55 467 0 testbench_for_cpu_with_control
(_configuration VHDL (testbench_for_cpu_with_control 0 62 (cpu_with_control_tb))
	(_version v80)
	(_time 1625052411919 2021.06.30 15:56:51)
	(_source (\./src/TestBench/cpu_with_control_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code dc8e8e8e8a8a8bcbd8ddce8688da89dadfdad4d98a)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . cpu_with_control cpu_with_control
			)
		)
	)
)
I 000056 55 3580          1625052444901 TB_ARCHITECTURE
(_unit VHDL (cpu_with_control_tb 0 8 (tb_architecture 0 11 ))
	(_version v80)
	(_time 1625052444902 2021.06.30 15:57:24)
	(_source (\./src/TestBench/cpu_with_control_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code b4b5b7e1b0e2e5a1e1e1a3eeecb3b0b2bcb1e2b2b7)
	(_entity
		(_time 1625052246319)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	)
	(_component
		(cpu_with_control
			(_object
				(_port (_internal CLOCK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal mem_content ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17 (_entity (_out ))))
				(_port (_internal out0 ~STD_LOGIC_VECTOR{5~downto~0}~132 0 18 (_entity (_out ))))
				(_port (_internal out1 ~STD_LOGIC_VECTOR{5~downto~0}~134 0 19 (_entity (_out ))))
				(_port (_internal out2 ~STD_LOGIC_VECTOR{5~downto~0}~136 0 20 (_entity (_out ))))
				(_port (_internal out3 ~STD_LOGIC_VECTOR{5~downto~0}~138 0 21 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 39 (_component cpu_with_control )
		(_port
			((CLOCK)(CLOCK))
			((RST)(RST))
			((mem_content)(mem_content))
			((out0)(out0))
			((out1)(out1))
			((out2)(out2))
			((out3)(out3))
		)
		(_use (_entity . cpu_with_control)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~132 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~134 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~136 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~138 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal CLOCK ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal mem_content ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 28 (_architecture (_uni ))))
		(_signal (_internal out0 ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 29 (_architecture (_uni ))))
		(_signal (_internal out1 ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 30 (_architecture (_uni ))))
		(_signal (_internal out2 ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 31 (_architecture (_uni ))))
		(_signal (_internal out3 ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 32 (_architecture (_uni ))))
		(_constant (_internal clk_period ~extSTD.STANDARD.TIME 0 35 (_architecture ((ns 4621819117588971520)))))
		(_process
			(clk_process(_architecture 0 0 50 (_process (_wait_for)(_target(0)))))
			(line__58(_architecture 1 0 58 (_assignment (_simple)(_target(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000049 55 467 0 testbench_for_cpu_with_control
(_configuration VHDL (testbench_for_cpu_with_control 0 62 (cpu_with_control_tb))
	(_version v80)
	(_time 1625052444924 2021.06.30 15:57:24)
	(_source (\./src/TestBench/cpu_with_control_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code c4c4c091c59293d3c0c5d69e90c291c2c7c2ccc192)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . cpu_with_control cpu_with_control
			)
		)
	)
)
I 000057 55 7926          1625052448684 cpu_with_control
(_unit VHDL (cpu_with_control 0 6 (cpu_with_control 0 13 ))
	(_version v80)
	(_time 1625052448685 2021.06.30 15:57:28)
	(_source (\./src/cpu_with_control.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 79782c79702f286c277f6e23217e7d7f717c2f7f7a)
	(_entity
		(_time 1625051913782)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_instantiation Memory 0 96 (_entity . memory Behavioral)
		(_port
			((Addr)(Addr))
			((Dout)(MData))
			((CLOCK)(CLOCK))
		)
	)
	(_instantiation PC 0 97 (_entity . PC Behavioral)
		(_port
			((RIN)(Bus6))
			((ROUT)(Addr))
			((CLOCK)(CLOCK))
			((LD)(LDPC))
			((INC)(INC))
			((CLR)(RST))
		)
	)
	(_instantiation IR_inst 0 98 (_entity . IR Behavioral)
		(_port
			((RIN)(Bus6))
			((ROUT)(IR))
			((LD)(LDIR))
			((CLOCK)(CLOCK))
		)
	)
	(_instantiation ALU 0 99 (_entity . ALU Behavioral)
		(_port
			((IN1)(IN1))
			((IN2)(IN2))
			((Result)(ALURes))
			((CMD)(CMD))
		)
	)
	(_instantiation Regs 0 100 (_entity . REGS Regs)
		(_port
			((RIN)(Bus6))
			((ROUT0)(Rout0))
			((ROUT1)(Rout1))
			((ROUT2)(Rout2))
			((ROUT3)(Rout3))
			((LD0)(LD0))
			((LD1)(LD1))
			((LD2)(LD2))
			((LD3)(LD3))
			((CLOCK)(CLOCK))
			((ZR0)(ZR0))
			((ZR1)(ZR1))
			((ZR2)(ZR2))
			((ZR3)(ZR3))
		)
	)
	(_object
		(_port (_internal CLOCK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal mem_content ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_entity (_out ))))
		(_port (_internal out0 ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_entity (_out ))))
		(_port (_internal out1 ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_entity (_out ))))
		(_port (_internal out2 ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_entity (_out ))))
		(_port (_internal out3 ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_entity (_out ))))
		(_signal (_internal LD0 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal LD1 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal LD2 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal LD3 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal LDPC ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal LDIR ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal sel0 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal sel1 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal sel2 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal sel3 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal Bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal CMD ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal ZR0 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal ZR1 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal ZR2 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal ZR3 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal index ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal addr ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal IR ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal Bus6 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal MData ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal Rout0 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal rout1 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal ROut2 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal Rout3 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal IN1 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal IN2 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal ALURes ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_type (_internal States 0 17 (_enum1 s0 s1 decision s2 s3 s4 s5 s6 s7 (_to (i 0)(i 8)))))
		(_signal (_internal PresentState States 0 18 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Z ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(25))(_sensitivity(27(d_3_2))))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_alias((Z(0))(ZR0)))(_target(38(0)))(_sensitivity(21)))))
			(line__22__1(_architecture 2 0 22 (_assignment (_simple)(_alias((Z(1))(ZR1)))(_target(38(1)))(_sensitivity(22)))))
			(line__22__2(_architecture 3 0 22 (_assignment (_simple)(_alias((Z(2))(ZR2)))(_target(38(2)))(_sensitivity(23)))))
			(line__22__3(_architecture 4 0 22 (_assignment (_simple)(_alias((Z(3))(ZR3)))(_target(38(3)))(_sensitivity(24)))))
			(line__23(_architecture 5 0 23 (_process (_simple)(_target(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(37))(_sensitivity(0)(1))(_read(25)(27)(37)(38)))))
			(line__102(_architecture 6 0 102 (_assignment (_simple)(_alias((out0)(Rout0)))(_target(3))(_sensitivity(30)))))
			(line__103(_architecture 7 0 103 (_assignment (_simple)(_alias((out1)(Rout1)))(_target(4))(_sensitivity(31)))))
			(line__104(_architecture 8 0 104 (_assignment (_simple)(_alias((out2)(Rout2)))(_target(5))(_sensitivity(32)))))
			(line__105(_architecture 9 0 105 (_assignment (_simple)(_alias((out3)(Rout3)))(_target(6))(_sensitivity(33)))))
			(line__106(_architecture 10 0 106 (_assignment (_simple)(_alias((mem_content)(MData)))(_target(2))(_sensitivity(29)))))
			(Bus_selion(_architecture 11 0 107 (_process (_simple)(_target(28))(_sensitivity(17)(29)(36)))))
			(Mux1(_architecture 12 0 113 (_process (_simple)(_target(34))(_sensitivity(13)(14)(30)(31)(32)(33)))))
			(Mux2(_architecture 13 0 121 (_process (_simple)(_target(35))(_sensitivity(15)(16)(30)(31)(32)(33)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(50529027 771 )
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . cpu_with_control 14 -1
	)
)
I 000056 55 3580          1625052449390 TB_ARCHITECTURE
(_unit VHDL (cpu_with_control_tb 0 8 (tb_architecture 0 11 ))
	(_version v80)
	(_time 1625052449391 2021.06.30 15:57:29)
	(_source (\./src/TestBench/cpu_with_control_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code 3836393c306e692d6d6d2f62603f3c3e303d6e3e3b)
	(_entity
		(_time 1625052246319)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	)
	(_component
		(cpu_with_control
			(_object
				(_port (_internal CLOCK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal mem_content ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17 (_entity (_out ))))
				(_port (_internal out0 ~STD_LOGIC_VECTOR{5~downto~0}~132 0 18 (_entity (_out ))))
				(_port (_internal out1 ~STD_LOGIC_VECTOR{5~downto~0}~134 0 19 (_entity (_out ))))
				(_port (_internal out2 ~STD_LOGIC_VECTOR{5~downto~0}~136 0 20 (_entity (_out ))))
				(_port (_internal out3 ~STD_LOGIC_VECTOR{5~downto~0}~138 0 21 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 39 (_component cpu_with_control )
		(_port
			((CLOCK)(CLOCK))
			((RST)(RST))
			((mem_content)(mem_content))
			((out0)(out0))
			((out1)(out1))
			((out2)(out2))
			((out3)(out3))
		)
		(_use (_entity . cpu_with_control)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~132 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~134 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~136 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~138 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal CLOCK ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal mem_content ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 28 (_architecture (_uni ))))
		(_signal (_internal out0 ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 29 (_architecture (_uni ))))
		(_signal (_internal out1 ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 30 (_architecture (_uni ))))
		(_signal (_internal out2 ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 31 (_architecture (_uni ))))
		(_signal (_internal out3 ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 32 (_architecture (_uni ))))
		(_constant (_internal clk_period ~extSTD.STANDARD.TIME 0 35 (_architecture ((ns 4621819117588971520)))))
		(_process
			(clk_process(_architecture 0 0 50 (_process (_wait_for)(_target(0)))))
			(line__58(_architecture 1 0 58 (_assignment (_simple)(_target(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000049 55 467 0 testbench_for_cpu_with_control
(_configuration VHDL (testbench_for_cpu_with_control 0 62 (cpu_with_control_tb))
	(_version v80)
	(_time 1625052449400 2021.06.30 15:57:29)
	(_source (\./src/TestBench/cpu_with_control_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code 48474e4a451e1f5f4c495a121c4e1d4e4b4e404d1e)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . cpu_with_control cpu_with_control
			)
		)
	)
)
I 000056 55 3580          1625052567705 TB_ARCHITECTURE
(_unit VHDL (cpu_with_control_tb 0 8 (tb_architecture 0 11 ))
	(_version v80)
	(_time 1625052567706 2021.06.30 15:59:27)
	(_source (\./src/TestBench/cpu_with_control_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code 61626260603730743434763b396665676964376762)
	(_entity
		(_time 1625052246319)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	)
	(_component
		(cpu_with_control
			(_object
				(_port (_internal CLOCK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal mem_content ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17 (_entity (_out ))))
				(_port (_internal out0 ~STD_LOGIC_VECTOR{5~downto~0}~132 0 18 (_entity (_out ))))
				(_port (_internal out1 ~STD_LOGIC_VECTOR{5~downto~0}~134 0 19 (_entity (_out ))))
				(_port (_internal out2 ~STD_LOGIC_VECTOR{5~downto~0}~136 0 20 (_entity (_out ))))
				(_port (_internal out3 ~STD_LOGIC_VECTOR{5~downto~0}~138 0 21 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 39 (_component cpu_with_control )
		(_port
			((CLOCK)(CLOCK))
			((RST)(RST))
			((mem_content)(mem_content))
			((out0)(out0))
			((out1)(out1))
			((out2)(out2))
			((out3)(out3))
		)
		(_use (_entity . cpu_with_control)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~132 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~134 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~136 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~138 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal CLOCK ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal mem_content ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 28 (_architecture (_uni ))))
		(_signal (_internal out0 ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 29 (_architecture (_uni ))))
		(_signal (_internal out1 ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 30 (_architecture (_uni ))))
		(_signal (_internal out2 ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 31 (_architecture (_uni ))))
		(_signal (_internal out3 ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 32 (_architecture (_uni ))))
		(_constant (_internal clk_period ~extSTD.STANDARD.TIME 0 35 (_architecture ((ns 4621819117588971520)))))
		(_process
			(clk_process(_architecture 0 0 50 (_process (_wait_for)(_target(0)))))
			(line__58(_architecture 1 0 58 (_assignment (_simple)(_target(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000049 55 467 0 testbench_for_cpu_with_control
(_configuration VHDL (testbench_for_cpu_with_control 0 62 (cpu_with_control_tb))
	(_version v80)
	(_time 1625052567715 2021.06.30 15:59:27)
	(_source (\./src/TestBench/cpu_with_control_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code 71737570752726667570632b257724777277797427)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . cpu_with_control cpu_with_control
			)
		)
	)
)
I 000057 55 7926          1625052571520 cpu_with_control
(_unit VHDL (cpu_with_control 0 6 (cpu_with_control 0 13 ))
	(_version v80)
	(_time 1625052571521 2021.06.30 15:59:31)
	(_source (\./src/cpu_with_control.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 45461046401314501b43521f1d4241434d40134346)
	(_entity
		(_time 1625051913782)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_instantiation Memory 0 96 (_entity . memory Behavioral)
		(_port
			((Addr)(Addr))
			((Dout)(MData))
			((CLOCK)(CLOCK))
		)
	)
	(_instantiation PC 0 97 (_entity . PC Behavioral)
		(_port
			((RIN)(Bus6))
			((ROUT)(Addr))
			((CLOCK)(CLOCK))
			((LD)(LDPC))
			((INC)(INC))
			((CLR)(RST))
		)
	)
	(_instantiation IR_inst 0 98 (_entity . IR Behavioral)
		(_port
			((RIN)(Bus6))
			((ROUT)(IR))
			((LD)(LDIR))
			((CLOCK)(CLOCK))
		)
	)
	(_instantiation ALU 0 99 (_entity . ALU Behavioral)
		(_port
			((IN1)(IN1))
			((IN2)(IN2))
			((Result)(ALURes))
			((CMD)(CMD))
		)
	)
	(_instantiation Regs 0 100 (_entity . REGS Regs)
		(_port
			((RIN)(Bus6))
			((ROUT0)(Rout0))
			((ROUT1)(Rout1))
			((ROUT2)(Rout2))
			((ROUT3)(Rout3))
			((LD0)(LD0))
			((LD1)(LD1))
			((LD2)(LD2))
			((LD3)(LD3))
			((CLOCK)(CLOCK))
			((ZR0)(ZR0))
			((ZR1)(ZR1))
			((ZR2)(ZR2))
			((ZR3)(ZR3))
		)
	)
	(_object
		(_port (_internal CLOCK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal mem_content ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_entity (_out ))))
		(_port (_internal out0 ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_entity (_out ))))
		(_port (_internal out1 ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_entity (_out ))))
		(_port (_internal out2 ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_entity (_out ))))
		(_port (_internal out3 ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_entity (_out ))))
		(_signal (_internal LD0 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal LD1 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal LD2 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal LD3 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal LDPC ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal LDIR ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal sel0 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal sel1 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal sel2 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal sel3 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal Bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal CMD ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal ZR0 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal ZR1 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal ZR2 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal ZR3 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal index ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal addr ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal IR ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal Bus6 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal MData ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal Rout0 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal rout1 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal ROut2 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal Rout3 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal IN1 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal IN2 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal ALURes ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_type (_internal States 0 17 (_enum1 s0 s1 decision s2 s3 s4 s5 s6 s7 (_to (i 0)(i 8)))))
		(_signal (_internal PresentState States 0 18 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Z ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(25))(_sensitivity(27(d_3_2))))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_alias((Z(0))(ZR0)))(_target(38(0)))(_sensitivity(21)))))
			(line__22__1(_architecture 2 0 22 (_assignment (_simple)(_alias((Z(1))(ZR1)))(_target(38(1)))(_sensitivity(22)))))
			(line__22__2(_architecture 3 0 22 (_assignment (_simple)(_alias((Z(2))(ZR2)))(_target(38(2)))(_sensitivity(23)))))
			(line__22__3(_architecture 4 0 22 (_assignment (_simple)(_alias((Z(3))(ZR3)))(_target(38(3)))(_sensitivity(24)))))
			(line__23(_architecture 5 0 23 (_process (_simple)(_target(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(37))(_sensitivity(0)(1))(_read(25)(27)(37)(38)))))
			(line__102(_architecture 6 0 102 (_assignment (_simple)(_alias((out0)(Rout0)))(_target(3))(_sensitivity(30)))))
			(line__103(_architecture 7 0 103 (_assignment (_simple)(_alias((out1)(Rout1)))(_target(4))(_sensitivity(31)))))
			(line__104(_architecture 8 0 104 (_assignment (_simple)(_alias((out2)(Rout2)))(_target(5))(_sensitivity(32)))))
			(line__105(_architecture 9 0 105 (_assignment (_simple)(_alias((out3)(Rout3)))(_target(6))(_sensitivity(33)))))
			(line__106(_architecture 10 0 106 (_assignment (_simple)(_alias((mem_content)(MData)))(_target(2))(_sensitivity(29)))))
			(Bus_selion(_architecture 11 0 107 (_process (_simple)(_target(28))(_sensitivity(17)(29)(36)))))
			(Mux1(_architecture 12 0 113 (_process (_simple)(_target(34))(_sensitivity(13)(14)(30)(31)(32)(33)))))
			(Mux2(_architecture 13 0 121 (_process (_simple)(_target(35))(_sensitivity(15)(16)(30)(31)(32)(33)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(50529027 771 )
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . cpu_with_control 14 -1
	)
)
I 000056 55 3580          1625052572220 TB_ARCHITECTURE
(_unit VHDL (cpu_with_control_tb 0 8 (tb_architecture 0 11 ))
	(_version v80)
	(_time 1625052572221 2021.06.30 15:59:32)
	(_source (\./src/TestBench/cpu_with_control_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code 05050402005354105050125f5d0201030d00530306)
	(_entity
		(_time 1625052246319)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	)
	(_component
		(cpu_with_control
			(_object
				(_port (_internal CLOCK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal mem_content ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17 (_entity (_out ))))
				(_port (_internal out0 ~STD_LOGIC_VECTOR{5~downto~0}~132 0 18 (_entity (_out ))))
				(_port (_internal out1 ~STD_LOGIC_VECTOR{5~downto~0}~134 0 19 (_entity (_out ))))
				(_port (_internal out2 ~STD_LOGIC_VECTOR{5~downto~0}~136 0 20 (_entity (_out ))))
				(_port (_internal out3 ~STD_LOGIC_VECTOR{5~downto~0}~138 0 21 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 39 (_component cpu_with_control )
		(_port
			((CLOCK)(CLOCK))
			((RST)(RST))
			((mem_content)(mem_content))
			((out0)(out0))
			((out1)(out1))
			((out2)(out2))
			((out3)(out3))
		)
		(_use (_entity . cpu_with_control)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~132 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~134 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~136 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~138 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal CLOCK ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal mem_content ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 28 (_architecture (_uni ))))
		(_signal (_internal out0 ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 29 (_architecture (_uni ))))
		(_signal (_internal out1 ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 30 (_architecture (_uni ))))
		(_signal (_internal out2 ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 31 (_architecture (_uni ))))
		(_signal (_internal out3 ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 32 (_architecture (_uni ))))
		(_constant (_internal clk_period ~extSTD.STANDARD.TIME 0 35 (_architecture ((ns 4621819117588971520)))))
		(_process
			(clk_process(_architecture 0 0 50 (_process (_wait_for)(_target(0)))))
			(line__58(_architecture 1 0 58 (_assignment (_simple)(_target(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000049 55 467 0 testbench_for_cpu_with_control
(_configuration VHDL (testbench_for_cpu_with_control 0 62 (cpu_with_control_tb))
	(_version v80)
	(_time 1625052572235 2021.06.30 15:59:32)
	(_source (\./src/TestBench/cpu_with_control_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code 14151213154243031015064e4012411217121c1142)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . cpu_with_control cpu_with_control
			)
		)
	)
)
I 000057 55 7926          1625052900212 cpu_with_control
(_unit VHDL (cpu_with_control 0 6 (cpu_with_control 0 13 ))
	(_version v80)
	(_time 1625052900213 2021.06.30 16:05:00)
	(_source (\./src/cpu_with_control.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 45454546401314501b43521f1d4241434d40134346)
	(_entity
		(_time 1625051913782)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_instantiation Memory 0 96 (_entity . memory Behavioral)
		(_port
			((Addr)(Addr))
			((Dout)(MData))
			((CLOCK)(CLOCK))
		)
	)
	(_instantiation PC 0 97 (_entity . PC Behavioral)
		(_port
			((RIN)(Bus6))
			((ROUT)(Addr))
			((CLOCK)(CLOCK))
			((LD)(LDPC))
			((INC)(INC))
			((CLR)(RST))
		)
	)
	(_instantiation IR_inst 0 98 (_entity . IR Behavioral)
		(_port
			((RIN)(Bus6))
			((ROUT)(IR))
			((LD)(LDIR))
			((CLOCK)(CLOCK))
		)
	)
	(_instantiation ALU 0 99 (_entity . ALU Behavioral)
		(_port
			((IN1)(IN1))
			((IN2)(IN2))
			((Result)(ALURes))
			((CMD)(CMD))
		)
	)
	(_instantiation Regs 0 100 (_entity . REGS Regs)
		(_port
			((RIN)(Bus6))
			((ROUT0)(Rout0))
			((ROUT1)(Rout1))
			((ROUT2)(Rout2))
			((ROUT3)(Rout3))
			((LD0)(LD0))
			((LD1)(LD1))
			((LD2)(LD2))
			((LD3)(LD3))
			((CLOCK)(CLOCK))
			((ZR0)(ZR0))
			((ZR1)(ZR1))
			((ZR2)(ZR2))
			((ZR3)(ZR3))
		)
	)
	(_object
		(_port (_internal CLOCK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal mem_content ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_entity (_out ))))
		(_port (_internal out0 ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_entity (_out ))))
		(_port (_internal out1 ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_entity (_out ))))
		(_port (_internal out2 ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_entity (_out ))))
		(_port (_internal out3 ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_entity (_out ))))
		(_signal (_internal LD0 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal LD1 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal LD2 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal LD3 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal LDPC ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal LDIR ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal sel0 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal sel1 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal sel2 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal sel3 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal Bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal CMD ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal ZR0 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal ZR1 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal ZR2 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal ZR3 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal index ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal addr ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal IR ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal Bus6 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal MData ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal Rout0 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal rout1 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal ROut2 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal Rout3 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal IN1 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal IN2 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal ALURes ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_type (_internal States 0 17 (_enum1 s0 s1 decision s2 s3 s4 s5 s6 s7 (_to (i 0)(i 8)))))
		(_signal (_internal PresentState States 0 18 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Z ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(25))(_sensitivity(27(d_3_2))))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_alias((Z(0))(ZR0)))(_target(38(0)))(_sensitivity(21)))))
			(line__22__1(_architecture 2 0 22 (_assignment (_simple)(_alias((Z(1))(ZR1)))(_target(38(1)))(_sensitivity(22)))))
			(line__22__2(_architecture 3 0 22 (_assignment (_simple)(_alias((Z(2))(ZR2)))(_target(38(2)))(_sensitivity(23)))))
			(line__22__3(_architecture 4 0 22 (_assignment (_simple)(_alias((Z(3))(ZR3)))(_target(38(3)))(_sensitivity(24)))))
			(line__23(_architecture 5 0 23 (_process (_simple)(_target(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(37))(_sensitivity(0)(1))(_read(25)(27)(37)(38)))))
			(line__102(_architecture 6 0 102 (_assignment (_simple)(_alias((out0)(Rout0)))(_target(3))(_sensitivity(30)))))
			(line__103(_architecture 7 0 103 (_assignment (_simple)(_alias((out1)(Rout1)))(_target(4))(_sensitivity(31)))))
			(line__104(_architecture 8 0 104 (_assignment (_simple)(_alias((out2)(Rout2)))(_target(5))(_sensitivity(32)))))
			(line__105(_architecture 9 0 105 (_assignment (_simple)(_alias((out3)(Rout3)))(_target(6))(_sensitivity(33)))))
			(line__106(_architecture 10 0 106 (_assignment (_simple)(_alias((mem_content)(MData)))(_target(2))(_sensitivity(29)))))
			(Bus_selion(_architecture 11 0 107 (_process (_simple)(_target(28))(_sensitivity(17)(29)(36)))))
			(Mux1(_architecture 12 0 113 (_process (_simple)(_target(34))(_sensitivity(13)(14)(30)(31)(32)(33)))))
			(Mux2(_architecture 13 0 121 (_process (_simple)(_target(35))(_sensitivity(15)(16)(30)(31)(32)(33)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(50529027 771 )
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . cpu_with_control 14 -1
	)
)
I 000056 55 3580          1625052907947 TB_ARCHITECTURE
(_unit VHDL (cpu_with_control_tb 0 8 (tb_architecture 0 11 ))
	(_version v80)
	(_time 1625052907948 2021.06.30 16:05:07)
	(_source (\./src/TestBench/cpu_with_control_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code 7b75797b292d2a6e2e2e6c21237c7f7d737e2d7d78)
	(_entity
		(_time 1625052246319)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	)
	(_component
		(cpu_with_control
			(_object
				(_port (_internal CLOCK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal mem_content ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17 (_entity (_out ))))
				(_port (_internal out0 ~STD_LOGIC_VECTOR{5~downto~0}~132 0 18 (_entity (_out ))))
				(_port (_internal out1 ~STD_LOGIC_VECTOR{5~downto~0}~134 0 19 (_entity (_out ))))
				(_port (_internal out2 ~STD_LOGIC_VECTOR{5~downto~0}~136 0 20 (_entity (_out ))))
				(_port (_internal out3 ~STD_LOGIC_VECTOR{5~downto~0}~138 0 21 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 39 (_component cpu_with_control )
		(_port
			((CLOCK)(CLOCK))
			((RST)(RST))
			((mem_content)(mem_content))
			((out0)(out0))
			((out1)(out1))
			((out2)(out2))
			((out3)(out3))
		)
		(_use (_entity . cpu_with_control)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~132 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~134 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~136 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~138 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal CLOCK ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal mem_content ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 28 (_architecture (_uni ))))
		(_signal (_internal out0 ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 29 (_architecture (_uni ))))
		(_signal (_internal out1 ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 30 (_architecture (_uni ))))
		(_signal (_internal out2 ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 31 (_architecture (_uni ))))
		(_signal (_internal out3 ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 32 (_architecture (_uni ))))
		(_constant (_internal clk_period ~extSTD.STANDARD.TIME 0 35 (_architecture ((ns 4621819117588971520)))))
		(_process
			(clk_process(_architecture 0 0 50 (_process (_wait_for)(_target(0)))))
			(line__58(_architecture 1 0 58 (_assignment (_simple)(_target(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000049 55 467 0 testbench_for_cpu_with_control
(_configuration VHDL (testbench_for_cpu_with_control 0 62 (cpu_with_control_tb))
	(_version v80)
	(_time 1625052907956 2021.06.30 16:05:07)
	(_source (\./src/TestBench/cpu_with_control_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code 7b747e7a2c2d2c6c7f7a69212f7d2e7d787d737e2d)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . cpu_with_control cpu_with_control
			)
		)
	)
)
I 000057 55 7926          1625052913354 cpu_with_control
(_unit VHDL (cpu_with_control 0 6 (cpu_with_control 0 13 ))
	(_version v80)
	(_time 1625052913355 2021.06.30 16:05:13)
	(_source (\./src/cpu_with_control.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 99969c9790cfc88cc79f8ec3c19e9d9f919ccf9f9a)
	(_entity
		(_time 1625051913782)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_instantiation Memory 0 96 (_entity . memory Behavioral)
		(_port
			((Addr)(Addr))
			((Dout)(MData))
			((CLOCK)(CLOCK))
		)
	)
	(_instantiation PC 0 97 (_entity . PC Behavioral)
		(_port
			((RIN)(Bus6))
			((ROUT)(Addr))
			((CLOCK)(CLOCK))
			((LD)(LDPC))
			((INC)(INC))
			((CLR)(RST))
		)
	)
	(_instantiation IR_inst 0 98 (_entity . IR Behavioral)
		(_port
			((RIN)(Bus6))
			((ROUT)(IR))
			((LD)(LDIR))
			((CLOCK)(CLOCK))
		)
	)
	(_instantiation ALU 0 99 (_entity . ALU Behavioral)
		(_port
			((IN1)(IN1))
			((IN2)(IN2))
			((Result)(ALURes))
			((CMD)(CMD))
		)
	)
	(_instantiation Regs 0 100 (_entity . REGS Regs)
		(_port
			((RIN)(Bus6))
			((ROUT0)(Rout0))
			((ROUT1)(Rout1))
			((ROUT2)(Rout2))
			((ROUT3)(Rout3))
			((LD0)(LD0))
			((LD1)(LD1))
			((LD2)(LD2))
			((LD3)(LD3))
			((CLOCK)(CLOCK))
			((ZR0)(ZR0))
			((ZR1)(ZR1))
			((ZR2)(ZR2))
			((ZR3)(ZR3))
		)
	)
	(_object
		(_port (_internal CLOCK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal mem_content ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_entity (_out ))))
		(_port (_internal out0 ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_entity (_out ))))
		(_port (_internal out1 ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_entity (_out ))))
		(_port (_internal out2 ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_entity (_out ))))
		(_port (_internal out3 ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_entity (_out ))))
		(_signal (_internal LD0 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal LD1 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal LD2 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal LD3 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal LDPC ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal LDIR ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal sel0 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal sel1 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal sel2 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal sel3 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal Bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal CMD ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal ZR0 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal ZR1 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal ZR2 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal ZR3 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal index ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal addr ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal IR ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal Bus6 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal MData ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal Rout0 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal rout1 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal ROut2 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal Rout3 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal IN1 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal IN2 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal ALURes ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_type (_internal States 0 17 (_enum1 s0 s1 decision s2 s3 s4 s5 s6 s7 (_to (i 0)(i 8)))))
		(_signal (_internal PresentState States 0 18 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Z ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(25))(_sensitivity(27(d_3_2))))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_alias((Z(0))(ZR0)))(_target(38(0)))(_sensitivity(21)))))
			(line__22__1(_architecture 2 0 22 (_assignment (_simple)(_alias((Z(1))(ZR1)))(_target(38(1)))(_sensitivity(22)))))
			(line__22__2(_architecture 3 0 22 (_assignment (_simple)(_alias((Z(2))(ZR2)))(_target(38(2)))(_sensitivity(23)))))
			(line__22__3(_architecture 4 0 22 (_assignment (_simple)(_alias((Z(3))(ZR3)))(_target(38(3)))(_sensitivity(24)))))
			(line__23(_architecture 5 0 23 (_process (_simple)(_target(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(37))(_sensitivity(0)(1))(_read(25)(27)(37)(38)))))
			(line__102(_architecture 6 0 102 (_assignment (_simple)(_alias((out0)(Rout0)))(_target(3))(_sensitivity(30)))))
			(line__103(_architecture 7 0 103 (_assignment (_simple)(_alias((out1)(Rout1)))(_target(4))(_sensitivity(31)))))
			(line__104(_architecture 8 0 104 (_assignment (_simple)(_alias((out2)(Rout2)))(_target(5))(_sensitivity(32)))))
			(line__105(_architecture 9 0 105 (_assignment (_simple)(_alias((out3)(Rout3)))(_target(6))(_sensitivity(33)))))
			(line__106(_architecture 10 0 106 (_assignment (_simple)(_alias((mem_content)(MData)))(_target(2))(_sensitivity(29)))))
			(Bus_selion(_architecture 11 0 107 (_process (_simple)(_target(28))(_sensitivity(17)(29)(36)))))
			(Mux1(_architecture 12 0 113 (_process (_simple)(_target(34))(_sensitivity(13)(14)(30)(31)(32)(33)))))
			(Mux2(_architecture 13 0 121 (_process (_simple)(_target(35))(_sensitivity(15)(16)(30)(31)(32)(33)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(50529027 771 )
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . cpu_with_control 14 -1
	)
)
I 000056 55 3580          1625052914052 TB_ARCHITECTURE
(_unit VHDL (cpu_with_control_tb 0 8 (tb_architecture 0 11 ))
	(_version v80)
	(_time 1625052914053 2021.06.30 16:05:14)
	(_source (\./src/TestBench/cpu_with_control_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code 5857525a500e094d0d0d4f02005f5c5e505d0e5e5b)
	(_entity
		(_time 1625052246319)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	)
	(_component
		(cpu_with_control
			(_object
				(_port (_internal CLOCK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal mem_content ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17 (_entity (_out ))))
				(_port (_internal out0 ~STD_LOGIC_VECTOR{5~downto~0}~132 0 18 (_entity (_out ))))
				(_port (_internal out1 ~STD_LOGIC_VECTOR{5~downto~0}~134 0 19 (_entity (_out ))))
				(_port (_internal out2 ~STD_LOGIC_VECTOR{5~downto~0}~136 0 20 (_entity (_out ))))
				(_port (_internal out3 ~STD_LOGIC_VECTOR{5~downto~0}~138 0 21 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 39 (_component cpu_with_control )
		(_port
			((CLOCK)(CLOCK))
			((RST)(RST))
			((mem_content)(mem_content))
			((out0)(out0))
			((out1)(out1))
			((out2)(out2))
			((out3)(out3))
		)
		(_use (_entity . cpu_with_control)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~132 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~134 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~136 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~138 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal CLOCK ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal mem_content ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 28 (_architecture (_uni ))))
		(_signal (_internal out0 ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 29 (_architecture (_uni ))))
		(_signal (_internal out1 ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 30 (_architecture (_uni ))))
		(_signal (_internal out2 ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 31 (_architecture (_uni ))))
		(_signal (_internal out3 ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 32 (_architecture (_uni ))))
		(_constant (_internal clk_period ~extSTD.STANDARD.TIME 0 35 (_architecture ((ns 4621819117588971520)))))
		(_process
			(clk_process(_architecture 0 0 50 (_process (_wait_for)(_target(0)))))
			(line__58(_architecture 1 0 58 (_assignment (_simple)(_target(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000049 55 467 0 testbench_for_cpu_with_control
(_configuration VHDL (testbench_for_cpu_with_control 0 62 (cpu_with_control_tb))
	(_version v80)
	(_time 1625052914062 2021.06.30 16:05:14)
	(_source (\./src/TestBench/cpu_with_control_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code 5856555b550e0f4f5c594a020c5e0d5e5b5e505d0e)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . cpu_with_control cpu_with_control
			)
		)
	)
)
I 000057 55 7899          1625053389451 cpu_with_control
(_unit VHDL (cpu_with_control 0 6 (cpu_with_control 0 13 ))
	(_version v80)
	(_time 1625053389452 2021.06.30 16:13:09)
	(_source (\./src/cpu_with_control.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 57050555500106420951400d0f5053515f52015154)
	(_entity
		(_time 1625051913782)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_instantiation Memory 0 96 (_entity . memory Memory)
		(_port
			((Addr)(Addr))
			((Dout)(MData))
			((CLOCK)(CLOCK))
		)
	)
	(_instantiation PC 0 97 (_entity . PC PC)
		(_port
			((RIN)(Bus6))
			((ROUT)(Addr))
			((CLOCK)(CLOCK))
			((LD)(LDPC))
			((INC)(INC))
			((CLR)(RST))
		)
	)
	(_instantiation IR_inst 0 98 (_entity . IR IR)
		(_port
			((RIN)(Bus6))
			((ROUT)(IR))
			((LD)(LDIR))
			((CLOCK)(CLOCK))
		)
	)
	(_instantiation ALU 0 99 (_entity . ALU ALU)
		(_port
			((IN1)(IN1))
			((IN2)(IN2))
			((Result)(ALURes))
			((CMD)(CMD))
		)
	)
	(_instantiation Regs 0 100 (_entity . REGS Regs)
		(_port
			((RIN)(Bus6))
			((ROUT0)(Rout0))
			((ROUT1)(Rout1))
			((ROUT2)(Rout2))
			((ROUT3)(Rout3))
			((LD0)(LD0))
			((LD1)(LD1))
			((LD2)(LD2))
			((LD3)(LD3))
			((CLOCK)(CLOCK))
			((ZR0)(ZR0))
			((ZR1)(ZR1))
			((ZR2)(ZR2))
			((ZR3)(ZR3))
		)
	)
	(_object
		(_port (_internal CLOCK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal mem_content ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_entity (_out ))))
		(_port (_internal out0 ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_entity (_out ))))
		(_port (_internal out1 ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_entity (_out ))))
		(_port (_internal out2 ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_entity (_out ))))
		(_port (_internal out3 ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_entity (_out ))))
		(_signal (_internal LD0 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal LD1 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal LD2 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal LD3 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal LDPC ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal LDIR ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal sel0 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal sel1 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal sel2 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal sel3 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal Bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal CMD ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal ZR0 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal ZR1 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal ZR2 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal ZR3 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal index ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal addr ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal IR ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal Bus6 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal MData ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal Rout0 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal rout1 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal ROut2 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal Rout3 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal IN1 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal IN2 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal ALURes ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_type (_internal States 0 17 (_enum1 s0 s1 decision s2 s3 s4 s5 s6 s7 (_to (i 0)(i 8)))))
		(_signal (_internal PresentState States 0 18 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Z ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(25))(_sensitivity(27(d_3_2))))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_alias((Z(0))(ZR0)))(_target(38(0)))(_sensitivity(21)))))
			(line__22__1(_architecture 2 0 22 (_assignment (_simple)(_alias((Z(1))(ZR1)))(_target(38(1)))(_sensitivity(22)))))
			(line__22__2(_architecture 3 0 22 (_assignment (_simple)(_alias((Z(2))(ZR2)))(_target(38(2)))(_sensitivity(23)))))
			(line__22__3(_architecture 4 0 22 (_assignment (_simple)(_alias((Z(3))(ZR3)))(_target(38(3)))(_sensitivity(24)))))
			(line__23(_architecture 5 0 23 (_process (_simple)(_target(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(37))(_sensitivity(0)(1))(_read(25)(27)(37)(38)))))
			(line__102(_architecture 6 0 102 (_assignment (_simple)(_alias((out0)(Rout0)))(_target(3))(_sensitivity(30)))))
			(line__103(_architecture 7 0 103 (_assignment (_simple)(_alias((out1)(Rout1)))(_target(4))(_sensitivity(31)))))
			(line__104(_architecture 8 0 104 (_assignment (_simple)(_alias((out2)(Rout2)))(_target(5))(_sensitivity(32)))))
			(line__105(_architecture 9 0 105 (_assignment (_simple)(_alias((out3)(Rout3)))(_target(6))(_sensitivity(33)))))
			(line__106(_architecture 10 0 106 (_assignment (_simple)(_alias((mem_content)(MData)))(_target(2))(_sensitivity(29)))))
			(Bus_selion(_architecture 11 0 107 (_process (_simple)(_target(28))(_sensitivity(17)(29)(36)))))
			(Mux1(_architecture 12 0 113 (_process (_simple)(_target(34))(_sensitivity(13)(14)(30)(31)(32)(33)))))
			(Mux2(_architecture 13 0 121 (_process (_simple)(_target(35))(_sensitivity(15)(16)(30)(31)(32)(33)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(50529027 771 )
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . cpu_with_control 14 -1
	)
)
I 000056 55 3580          1625053393315 TB_ARCHITECTURE
(_unit VHDL (cpu_with_control_tb 0 8 (tb_architecture 0 11 ))
	(_version v80)
	(_time 1625053393316 2021.06.30 16:13:13)
	(_source (\./src/TestBench/cpu_with_control_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code 6a39606b3b3c3b7f3f3f7d30326d6e6c626f3c6c69)
	(_entity
		(_time 1625052246319)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	)
	(_component
		(cpu_with_control
			(_object
				(_port (_internal CLOCK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal mem_content ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17 (_entity (_out ))))
				(_port (_internal out0 ~STD_LOGIC_VECTOR{5~downto~0}~132 0 18 (_entity (_out ))))
				(_port (_internal out1 ~STD_LOGIC_VECTOR{5~downto~0}~134 0 19 (_entity (_out ))))
				(_port (_internal out2 ~STD_LOGIC_VECTOR{5~downto~0}~136 0 20 (_entity (_out ))))
				(_port (_internal out3 ~STD_LOGIC_VECTOR{5~downto~0}~138 0 21 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 39 (_component cpu_with_control )
		(_port
			((CLOCK)(CLOCK))
			((RST)(RST))
			((mem_content)(mem_content))
			((out0)(out0))
			((out1)(out1))
			((out2)(out2))
			((out3)(out3))
		)
		(_use (_entity . cpu_with_control)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~132 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~134 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~136 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~138 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal CLOCK ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal mem_content ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 28 (_architecture (_uni ))))
		(_signal (_internal out0 ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 29 (_architecture (_uni ))))
		(_signal (_internal out1 ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 30 (_architecture (_uni ))))
		(_signal (_internal out2 ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 31 (_architecture (_uni ))))
		(_signal (_internal out3 ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 32 (_architecture (_uni ))))
		(_constant (_internal clk_period ~extSTD.STANDARD.TIME 0 35 (_architecture ((ns 4621819117588971520)))))
		(_process
			(clk_process(_architecture 0 0 50 (_process (_wait_for)(_target(0)))))
			(line__58(_architecture 1 0 58 (_assignment (_simple)(_target(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000049 55 467 0 testbench_for_cpu_with_control
(_configuration VHDL (testbench_for_cpu_with_control 0 62 (cpu_with_control_tb))
	(_version v80)
	(_time 1625053393333 2021.06.30 16:13:13)
	(_source (\./src/TestBench/cpu_with_control_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code 7a28777b2e2c2d6d7e7b68202e7c2f7c797c727f2c)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . cpu_with_control cpu_with_control
			)
		)
	)
)
I 000057 55 7899          1625053395887 cpu_with_control
(_unit VHDL (cpu_with_control 0 6 (cpu_with_control 0 13 ))
	(_version v80)
	(_time 1625053395888 2021.06.30 16:13:15)
	(_source (\./src/cpu_with_control.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 7c2c7c7c2f2a2d69227a6b26247b787a74792a7a7f)
	(_entity
		(_time 1625051913782)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_instantiation Memory 0 96 (_entity . memory Memory)
		(_port
			((Addr)(Addr))
			((Dout)(MData))
			((CLOCK)(CLOCK))
		)
	)
	(_instantiation PC 0 97 (_entity . PC PC)
		(_port
			((RIN)(Bus6))
			((ROUT)(Addr))
			((CLOCK)(CLOCK))
			((LD)(LDPC))
			((INC)(INC))
			((CLR)(RST))
		)
	)
	(_instantiation IR_inst 0 98 (_entity . IR IR)
		(_port
			((RIN)(Bus6))
			((ROUT)(IR))
			((LD)(LDIR))
			((CLOCK)(CLOCK))
		)
	)
	(_instantiation ALU 0 99 (_entity . ALU ALU)
		(_port
			((IN1)(IN1))
			((IN2)(IN2))
			((Result)(ALURes))
			((CMD)(CMD))
		)
	)
	(_instantiation Regs 0 100 (_entity . REGS Regs)
		(_port
			((RIN)(Bus6))
			((ROUT0)(Rout0))
			((ROUT1)(Rout1))
			((ROUT2)(Rout2))
			((ROUT3)(Rout3))
			((LD0)(LD0))
			((LD1)(LD1))
			((LD2)(LD2))
			((LD3)(LD3))
			((CLOCK)(CLOCK))
			((ZR0)(ZR0))
			((ZR1)(ZR1))
			((ZR2)(ZR2))
			((ZR3)(ZR3))
		)
	)
	(_object
		(_port (_internal CLOCK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal mem_content ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_entity (_out ))))
		(_port (_internal out0 ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_entity (_out ))))
		(_port (_internal out1 ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_entity (_out ))))
		(_port (_internal out2 ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_entity (_out ))))
		(_port (_internal out3 ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_entity (_out ))))
		(_signal (_internal LD0 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal LD1 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal LD2 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal LD3 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal LDPC ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal LDIR ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal sel0 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal sel1 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal sel2 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal sel3 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal Bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal CMD ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal ZR0 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal ZR1 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal ZR2 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal ZR3 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal index ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal addr ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal IR ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal Bus6 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal MData ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal Rout0 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal rout1 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal ROut2 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal Rout3 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal IN1 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal IN2 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal ALURes ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_type (_internal States 0 17 (_enum1 s0 s1 decision s2 s3 s4 s5 s6 s7 (_to (i 0)(i 8)))))
		(_signal (_internal PresentState States 0 18 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Z ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(25))(_sensitivity(27(d_3_2))))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_alias((Z(0))(ZR0)))(_target(38(0)))(_sensitivity(21)))))
			(line__22__1(_architecture 2 0 22 (_assignment (_simple)(_alias((Z(1))(ZR1)))(_target(38(1)))(_sensitivity(22)))))
			(line__22__2(_architecture 3 0 22 (_assignment (_simple)(_alias((Z(2))(ZR2)))(_target(38(2)))(_sensitivity(23)))))
			(line__22__3(_architecture 4 0 22 (_assignment (_simple)(_alias((Z(3))(ZR3)))(_target(38(3)))(_sensitivity(24)))))
			(line__23(_architecture 5 0 23 (_process (_simple)(_target(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(37))(_sensitivity(0)(1))(_read(25)(27)(37)(38)))))
			(line__102(_architecture 6 0 102 (_assignment (_simple)(_alias((out0)(Rout0)))(_target(3))(_sensitivity(30)))))
			(line__103(_architecture 7 0 103 (_assignment (_simple)(_alias((out1)(Rout1)))(_target(4))(_sensitivity(31)))))
			(line__104(_architecture 8 0 104 (_assignment (_simple)(_alias((out2)(Rout2)))(_target(5))(_sensitivity(32)))))
			(line__105(_architecture 9 0 105 (_assignment (_simple)(_alias((out3)(Rout3)))(_target(6))(_sensitivity(33)))))
			(line__106(_architecture 10 0 106 (_assignment (_simple)(_alias((mem_content)(MData)))(_target(2))(_sensitivity(29)))))
			(Bus_selion(_architecture 11 0 107 (_process (_simple)(_target(28))(_sensitivity(17)(29)(36)))))
			(Mux1(_architecture 12 0 113 (_process (_simple)(_target(34))(_sensitivity(13)(14)(30)(31)(32)(33)))))
			(Mux2(_architecture 13 0 121 (_process (_simple)(_target(35))(_sensitivity(15)(16)(30)(31)(32)(33)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(50529027 771 )
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . cpu_with_control 14 -1
	)
)
I 000056 55 3580          1625053396560 TB_ARCHITECTURE
(_unit VHDL (cpu_with_control_tb 0 8 (tb_architecture 0 11 ))
	(_version v80)
	(_time 1625053396561 2021.06.30 16:13:16)
	(_source (\./src/TestBench/cpu_with_control_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code 1c4c191a4f4a4d0949490b46441b181a14194a1a1f)
	(_entity
		(_time 1625052246319)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	)
	(_component
		(cpu_with_control
			(_object
				(_port (_internal CLOCK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal mem_content ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17 (_entity (_out ))))
				(_port (_internal out0 ~STD_LOGIC_VECTOR{5~downto~0}~132 0 18 (_entity (_out ))))
				(_port (_internal out1 ~STD_LOGIC_VECTOR{5~downto~0}~134 0 19 (_entity (_out ))))
				(_port (_internal out2 ~STD_LOGIC_VECTOR{5~downto~0}~136 0 20 (_entity (_out ))))
				(_port (_internal out3 ~STD_LOGIC_VECTOR{5~downto~0}~138 0 21 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 39 (_component cpu_with_control )
		(_port
			((CLOCK)(CLOCK))
			((RST)(RST))
			((mem_content)(mem_content))
			((out0)(out0))
			((out1)(out1))
			((out2)(out2))
			((out3)(out3))
		)
		(_use (_entity . cpu_with_control)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~132 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~134 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~136 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~138 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal CLOCK ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal mem_content ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 28 (_architecture (_uni ))))
		(_signal (_internal out0 ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 29 (_architecture (_uni ))))
		(_signal (_internal out1 ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 30 (_architecture (_uni ))))
		(_signal (_internal out2 ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 31 (_architecture (_uni ))))
		(_signal (_internal out3 ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 32 (_architecture (_uni ))))
		(_constant (_internal clk_period ~extSTD.STANDARD.TIME 0 35 (_architecture ((ns 4621819117588971520)))))
		(_process
			(clk_process(_architecture 0 0 50 (_process (_wait_for)(_target(0)))))
			(line__58(_architecture 1 0 58 (_assignment (_simple)(_target(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000049 55 467 0 testbench_for_cpu_with_control
(_configuration VHDL (testbench_for_cpu_with_control 0 62 (cpu_with_control_tb))
	(_version v80)
	(_time 1625053396570 2021.06.30 16:13:16)
	(_source (\./src/TestBench/cpu_with_control_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code 2c7d2e287a7a7b3b282d3e76782a792a2f2a24297a)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . cpu_with_control cpu_with_control
			)
		)
	)
)
I 000047 55 2144          1625053567980 memory
(_unit VHDL (memory 0 5 (memory 0 13 ))
	(_version v80)
	(_time 1625053567981 2021.06.30 16:16:07)
	(_source (\./src/memory.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code bab5edeeeeedbaaceeb8a8e1e2bceebcbfbceebcec)
	(_entity
		(_time 1625051601396)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal Addr ~STD_LOGIC_VECTOR{5~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal Dout ~STD_LOGIC_VECTOR{5~downto~0}~122 0 7 (_entity (_out ))))
		(_port (_internal CLOCK ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal Memory 0 14 (_array ~STD_LOGIC_VECTOR{5~downto~0}~13 ((_downto (i 63)(i 0))))))
		(_signal (_internal msignal Memory 0 15 (_architecture (_uni ))))
		(_process
			(line__17(_architecture 0 0 17 (_assignment (_simple)(_target(3(0))))))
			(line__18(_architecture 1 0 18 (_assignment (_simple)(_target(3(1))))))
			(line__19(_architecture 2 0 19 (_assignment (_simple)(_target(3(2))))))
			(line__20(_architecture 3 0 20 (_assignment (_simple)(_target(3(3))))))
			(line__21(_architecture 4 0 21 (_assignment (_simple)(_target(3(4))))))
			(line__22(_architecture 5 0 22 (_assignment (_simple)(_target(3(5))))))
			(line__39(_architecture 6 0 39 (_assignment (_simple)(_target(1))(_sensitivity(0)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 514 )
		(50463234 770 )
		(50463234 514 )
		(33686018 771 )
		(33686274 770 )
		(50529027 771 )
	)
	(_model . memory 7 -1
	)
)
V 000044 55 1263          1625053571598 ALU
(_unit VHDL (alu 0 4 (alu 0 10 ))
	(_version v80)
	(_time 1625053571599 2021.06.30 16:16:11)
	(_source (\./src/ALU.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code d483d486838285c2d4d1978f80d2d5d287d3d1d2d5)
	(_entity
		(_time 1625051301289)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal IN1 ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5 (_entity (_in ))))
		(_port (_internal IN2 ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal Result ~STD_LOGIC_VECTOR{5~downto~0}~122 0 6 (_entity (_out ))))
		(_port (_internal CMD ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_process
			(line__13(_architecture 0 0 13 (_process (_simple)(_target(2))(_sensitivity(0)(1)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ALU 1 -1
	)
)
V 000043 55 1647          1625053571737 IR
(_unit VHDL (ir 0 4 (ir 0 12 ))
	(_version v80)
	(_time 1625053571738 2021.06.30 16:16:11)
	(_source (\./src/IR.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 60376b6162373d776363793b336669676266696762)
	(_entity
		(_time 1625051422370)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal RIN ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ROUT ~STD_LOGIC_VECTOR{5~downto~0}~122 0 6 (_entity (_out ))))
		(_port (_internal LD ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal CLOCK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal reg ~STD_LOGIC_VECTOR{5~downto~0}~13 0 13 (_architecture (_uni ))))
		(_process
			(line__15(_architecture 0 0 15 (_process (_target(4))(_sensitivity(3)(0)(2))(_dssslsensitivity 1))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_alias((ROUT)(reg)))(_target(1))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . IR 2 -1
	)
)
V 000043 55 2132          1625053571890 PC
(_unit VHDL (pc 0 5 (pc 0 13 ))
	(_version v80)
	(_time 1625053571891 2021.06.30 16:16:11)
	(_source (\./src/PC.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code fcaafeacacaaa8eafeaaeca6aefbfcfafffbfcfaff)
	(_entity
		(_time 1625051504410)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal RIN ~STD_LOGIC_VECTOR{5~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ROUT ~STD_LOGIC_VECTOR{5~downto~0}~122 0 7 (_entity (_out ))))
		(_port (_internal CLOCK ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal LD ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal regs ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~132 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_variable (_internal reg ~STD_LOGIC_VECTOR{5~downto~0}~132 0 17 (_process 0 (_string \"000000"\))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(6))(_sensitivity(2)(5))(_read(0)(3)(4)))))
			(line__28(_architecture 1 0 28 (_assignment (_simple)(_alias((ROUT)(regs)))(_target(1))(_sensitivity(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 514 )
	)
	(_model . PC 2 -1
	)
)
I 000047 55 2144          1625053572070 memory
(_unit VHDL (memory 0 5 (memory 0 13 ))
	(_version v80)
	(_time 1625053572071 2021.06.30 16:16:12)
	(_source (\./src/memory.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code b8efefecb5efb8aeecbaaae3e0beecbebdbeecbeee)
	(_entity
		(_time 1625051601396)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal Addr ~STD_LOGIC_VECTOR{5~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal Dout ~STD_LOGIC_VECTOR{5~downto~0}~122 0 7 (_entity (_out ))))
		(_port (_internal CLOCK ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal Memory 0 14 (_array ~STD_LOGIC_VECTOR{5~downto~0}~13 ((_downto (i 63)(i 0))))))
		(_signal (_internal msignal Memory 0 15 (_architecture (_uni ))))
		(_process
			(line__17(_architecture 0 0 17 (_assignment (_simple)(_target(3(0))))))
			(line__18(_architecture 1 0 18 (_assignment (_simple)(_target(3(1))))))
			(line__19(_architecture 2 0 19 (_assignment (_simple)(_target(3(2))))))
			(line__20(_architecture 3 0 20 (_assignment (_simple)(_target(3(3))))))
			(line__21(_architecture 4 0 21 (_assignment (_simple)(_target(3(4))))))
			(line__22(_architecture 5 0 22 (_assignment (_simple)(_target(3(5))))))
			(line__39(_architecture 6 0 39 (_assignment (_simple)(_target(1))(_sensitivity(0)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 514 )
		(50463234 770 )
		(50463234 514 )
		(33686018 771 )
		(33686274 770 )
		(50529027 771 )
	)
	(_model . memory 7 -1
	)
)
V 000045 55 3916          1625053572203 REGS
(_unit VHDL (regs 0 4 (regs 0 13 ))
	(_version v80)
	(_time 1625053572204 2021.06.30 16:16:12)
	(_source (\./src/REGS.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 35633330356266223531276f613332323632373330)
	(_entity
		(_time 1625051796089)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal RIN ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ROUT0 ~STD_LOGIC_VECTOR{5~downto~0}~122 0 6 (_entity (_out ))))
		(_port (_internal ROUT1 ~STD_LOGIC_VECTOR{5~downto~0}~122 0 6 (_entity (_out ))))
		(_port (_internal ROUT2 ~STD_LOGIC_VECTOR{5~downto~0}~122 0 6 (_entity (_out ))))
		(_port (_internal ROUT3 ~STD_LOGIC_VECTOR{5~downto~0}~122 0 6 (_entity (_out ))))
		(_port (_internal LD0 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal LD1 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal LD2 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal LD3 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal CLOCK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal ZR0 ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal ZR1 ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal ZR2 ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal ZR3 ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal reg0 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal reg1 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal reg2 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal reg3 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14 (_architecture (_uni (_string \"000000"\)))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_target(14))(_sensitivity(9)(0)(5))(_dssslsensitivity 1))))
			(line__23(_architecture 1 0 23 (_process (_target(15))(_sensitivity(9)(0)(6))(_dssslsensitivity 1))))
			(line__30(_architecture 2 0 30 (_process (_target(16))(_sensitivity(9)(0)(7))(_dssslsensitivity 1))))
			(line__37(_architecture 3 0 37 (_process (_target(17))(_sensitivity(9)(0)(8))(_dssslsensitivity 1))))
			(line__44(_architecture 4 0 44 (_assignment (_simple)(_alias((ROUT0)(reg0)))(_target(1))(_sensitivity(14)))))
			(line__45(_architecture 5 0 45 (_assignment (_simple)(_alias((ROUT1)(reg1)))(_target(2))(_sensitivity(15)))))
			(line__46(_architecture 6 0 46 (_assignment (_simple)(_alias((ROUT2)(reg2)))(_target(3))(_sensitivity(16)))))
			(line__47(_architecture 7 0 47 (_assignment (_simple)(_alias((ROUT3)(reg3)))(_target(4))(_sensitivity(17)))))
			(line__48(_architecture 8 0 48 (_assignment (_simple)(_target(10))(_sensitivity(14)))))
			(line__49(_architecture 9 0 49 (_assignment (_simple)(_target(11))(_sensitivity(15)))))
			(line__50(_architecture 10 0 50 (_assignment (_simple)(_target(12))(_sensitivity(16)))))
			(line__51(_architecture 11 0 51 (_assignment (_simple)(_target(13))(_sensitivity(17)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 514 )
	)
	(_model . REGS 12 -1
	)
)
I 000057 55 7899          1625053572369 cpu_with_control
(_unit VHDL (cpu_with_control 0 6 (cpu_with_control 0 13 ))
	(_version v80)
	(_time 1625053572370 2021.06.30 16:16:12)
	(_source (\./src/cpu_with_control.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code e1b6e6b3e0b7b0f4bfe7f6bbb9e6e5e7e9e4b7e7e2)
	(_entity
		(_time 1625051913782)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_instantiation Memory 0 96 (_entity . memory Memory)
		(_port
			((Addr)(Addr))
			((Dout)(MData))
			((CLOCK)(CLOCK))
		)
	)
	(_instantiation PC 0 97 (_entity . PC PC)
		(_port
			((RIN)(Bus6))
			((ROUT)(Addr))
			((CLOCK)(CLOCK))
			((LD)(LDPC))
			((INC)(INC))
			((CLR)(RST))
		)
	)
	(_instantiation IR_inst 0 98 (_entity . IR IR)
		(_port
			((RIN)(Bus6))
			((ROUT)(IR))
			((LD)(LDIR))
			((CLOCK)(CLOCK))
		)
	)
	(_instantiation ALU 0 99 (_entity . ALU ALU)
		(_port
			((IN1)(IN1))
			((IN2)(IN2))
			((Result)(ALURes))
			((CMD)(CMD))
		)
	)
	(_instantiation Regs 0 100 (_entity . REGS Regs)
		(_port
			((RIN)(Bus6))
			((ROUT0)(Rout0))
			((ROUT1)(Rout1))
			((ROUT2)(Rout2))
			((ROUT3)(Rout3))
			((LD0)(LD0))
			((LD1)(LD1))
			((LD2)(LD2))
			((LD3)(LD3))
			((CLOCK)(CLOCK))
			((ZR0)(ZR0))
			((ZR1)(ZR1))
			((ZR2)(ZR2))
			((ZR3)(ZR3))
		)
	)
	(_object
		(_port (_internal CLOCK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal mem_content ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_entity (_out ))))
		(_port (_internal out0 ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_entity (_out ))))
		(_port (_internal out1 ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_entity (_out ))))
		(_port (_internal out2 ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_entity (_out ))))
		(_port (_internal out3 ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_entity (_out ))))
		(_signal (_internal LD0 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal LD1 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal LD2 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal LD3 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal LDPC ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal LDIR ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal sel0 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal sel1 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal sel2 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal sel3 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal Bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal CMD ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal ZR0 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal ZR1 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal ZR2 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal ZR3 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal index ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal addr ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal IR ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal Bus6 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal MData ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal Rout0 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal rout1 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal ROut2 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal Rout3 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal IN1 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal IN2 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal ALURes ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_type (_internal States 0 17 (_enum1 s0 s1 decision s2 s3 s4 s5 s6 s7 (_to (i 0)(i 8)))))
		(_signal (_internal PresentState States 0 18 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Z ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(25))(_sensitivity(27(d_3_2))))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_alias((Z(0))(ZR0)))(_target(38(0)))(_sensitivity(21)))))
			(line__22__1(_architecture 2 0 22 (_assignment (_simple)(_alias((Z(1))(ZR1)))(_target(38(1)))(_sensitivity(22)))))
			(line__22__2(_architecture 3 0 22 (_assignment (_simple)(_alias((Z(2))(ZR2)))(_target(38(2)))(_sensitivity(23)))))
			(line__22__3(_architecture 4 0 22 (_assignment (_simple)(_alias((Z(3))(ZR3)))(_target(38(3)))(_sensitivity(24)))))
			(line__23(_architecture 5 0 23 (_process (_simple)(_target(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(37))(_sensitivity(0)(1))(_read(25)(27)(37)(38)))))
			(line__102(_architecture 6 0 102 (_assignment (_simple)(_alias((out0)(Rout0)))(_target(3))(_sensitivity(30)))))
			(line__103(_architecture 7 0 103 (_assignment (_simple)(_alias((out1)(Rout1)))(_target(4))(_sensitivity(31)))))
			(line__104(_architecture 8 0 104 (_assignment (_simple)(_alias((out2)(Rout2)))(_target(5))(_sensitivity(32)))))
			(line__105(_architecture 9 0 105 (_assignment (_simple)(_alias((out3)(Rout3)))(_target(6))(_sensitivity(33)))))
			(line__106(_architecture 10 0 106 (_assignment (_simple)(_alias((mem_content)(MData)))(_target(2))(_sensitivity(29)))))
			(Bus_selion(_architecture 11 0 107 (_process (_simple)(_target(28))(_sensitivity(17)(29)(36)))))
			(Mux1(_architecture 12 0 113 (_process (_simple)(_target(34))(_sensitivity(13)(14)(30)(31)(32)(33)))))
			(Mux2(_architecture 13 0 121 (_process (_simple)(_target(35))(_sensitivity(15)(16)(30)(31)(32)(33)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(50529027 771 )
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . cpu_with_control 14 -1
	)
)
I 000056 55 3580          1625053572555 TB_ARCHITECTURE
(_unit VHDL (cpu_with_control_tb 0 8 (tb_architecture 0 11 ))
	(_version v80)
	(_time 1625053572556 2021.06.30 16:16:12)
	(_source (\./src/TestBench/cpu_with_control_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code 9ccb9a92cfcacd89c9c98bc6c49b989a9499ca9a9f)
	(_entity
		(_time 1625052246319)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	)
	(_component
		(cpu_with_control
			(_object
				(_port (_internal CLOCK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal mem_content ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17 (_entity (_out ))))
				(_port (_internal out0 ~STD_LOGIC_VECTOR{5~downto~0}~132 0 18 (_entity (_out ))))
				(_port (_internal out1 ~STD_LOGIC_VECTOR{5~downto~0}~134 0 19 (_entity (_out ))))
				(_port (_internal out2 ~STD_LOGIC_VECTOR{5~downto~0}~136 0 20 (_entity (_out ))))
				(_port (_internal out3 ~STD_LOGIC_VECTOR{5~downto~0}~138 0 21 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 39 (_component cpu_with_control )
		(_port
			((CLOCK)(CLOCK))
			((RST)(RST))
			((mem_content)(mem_content))
			((out0)(out0))
			((out1)(out1))
			((out2)(out2))
			((out3)(out3))
		)
		(_use (_entity . cpu_with_control)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~132 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~134 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~136 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~138 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal CLOCK ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal mem_content ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 28 (_architecture (_uni ))))
		(_signal (_internal out0 ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 29 (_architecture (_uni ))))
		(_signal (_internal out1 ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 30 (_architecture (_uni ))))
		(_signal (_internal out2 ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 31 (_architecture (_uni ))))
		(_signal (_internal out3 ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 32 (_architecture (_uni ))))
		(_constant (_internal clk_period ~extSTD.STANDARD.TIME 0 35 (_architecture ((ns 4621819117588971520)))))
		(_process
			(clk_process(_architecture 0 0 50 (_process (_wait_for)(_target(0)))))
			(line__58(_architecture 1 0 58 (_assignment (_simple)(_target(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000049 55 467 0 testbench_for_cpu_with_control
(_configuration VHDL (testbench_for_cpu_with_control 0 62 (cpu_with_control_tb))
	(_version v80)
	(_time 1625053572580 2021.06.30 16:16:12)
	(_source (\./src/TestBench/cpu_with_control_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code acfaadfbfafafbbba8adbef6f8aaf9aaafaaa4a9fa)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . cpu_with_control cpu_with_control
			)
		)
	)
)
I 000057 55 7899          1625053576779 cpu_with_control
(_unit VHDL (cpu_with_control 0 6 (cpu_with_control 0 13 ))
	(_version v80)
	(_time 1625053576780 2021.06.30 16:16:16)
	(_source (\./src/cpu_with_control.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 17431211104146024911004d4f1013111f12411114)
	(_entity
		(_time 1625051913782)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_instantiation Memory 0 96 (_entity . memory Memory)
		(_port
			((Addr)(Addr))
			((Dout)(MData))
			((CLOCK)(CLOCK))
		)
	)
	(_instantiation PC 0 97 (_entity . PC PC)
		(_port
			((RIN)(Bus6))
			((ROUT)(Addr))
			((CLOCK)(CLOCK))
			((LD)(LDPC))
			((INC)(INC))
			((CLR)(RST))
		)
	)
	(_instantiation IR_inst 0 98 (_entity . IR IR)
		(_port
			((RIN)(Bus6))
			((ROUT)(IR))
			((LD)(LDIR))
			((CLOCK)(CLOCK))
		)
	)
	(_instantiation ALU 0 99 (_entity . ALU ALU)
		(_port
			((IN1)(IN1))
			((IN2)(IN2))
			((Result)(ALURes))
			((CMD)(CMD))
		)
	)
	(_instantiation Regs 0 100 (_entity . REGS Regs)
		(_port
			((RIN)(Bus6))
			((ROUT0)(Rout0))
			((ROUT1)(Rout1))
			((ROUT2)(Rout2))
			((ROUT3)(Rout3))
			((LD0)(LD0))
			((LD1)(LD1))
			((LD2)(LD2))
			((LD3)(LD3))
			((CLOCK)(CLOCK))
			((ZR0)(ZR0))
			((ZR1)(ZR1))
			((ZR2)(ZR2))
			((ZR3)(ZR3))
		)
	)
	(_object
		(_port (_internal CLOCK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal mem_content ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_entity (_out ))))
		(_port (_internal out0 ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_entity (_out ))))
		(_port (_internal out1 ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_entity (_out ))))
		(_port (_internal out2 ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_entity (_out ))))
		(_port (_internal out3 ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_entity (_out ))))
		(_signal (_internal LD0 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal LD1 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal LD2 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal LD3 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal LDPC ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal LDIR ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal sel0 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal sel1 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal sel2 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal sel3 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal Bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal CMD ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal ZR0 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal ZR1 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal ZR2 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal ZR3 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal index ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal addr ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal IR ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal Bus6 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal MData ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal Rout0 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal rout1 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal ROut2 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal Rout3 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal IN1 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal IN2 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal ALURes ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_type (_internal States 0 17 (_enum1 s0 s1 decision s2 s3 s4 s5 s6 s7 (_to (i 0)(i 8)))))
		(_signal (_internal PresentState States 0 18 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Z ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(25))(_sensitivity(27(d_3_2))))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_alias((Z(0))(ZR0)))(_target(38(0)))(_sensitivity(21)))))
			(line__22__1(_architecture 2 0 22 (_assignment (_simple)(_alias((Z(1))(ZR1)))(_target(38(1)))(_sensitivity(22)))))
			(line__22__2(_architecture 3 0 22 (_assignment (_simple)(_alias((Z(2))(ZR2)))(_target(38(2)))(_sensitivity(23)))))
			(line__22__3(_architecture 4 0 22 (_assignment (_simple)(_alias((Z(3))(ZR3)))(_target(38(3)))(_sensitivity(24)))))
			(line__23(_architecture 5 0 23 (_process (_simple)(_target(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(37))(_sensitivity(0)(1))(_read(25)(27)(37)(38)))))
			(line__102(_architecture 6 0 102 (_assignment (_simple)(_alias((out0)(Rout0)))(_target(3))(_sensitivity(30)))))
			(line__103(_architecture 7 0 103 (_assignment (_simple)(_alias((out1)(Rout1)))(_target(4))(_sensitivity(31)))))
			(line__104(_architecture 8 0 104 (_assignment (_simple)(_alias((out2)(Rout2)))(_target(5))(_sensitivity(32)))))
			(line__105(_architecture 9 0 105 (_assignment (_simple)(_alias((out3)(Rout3)))(_target(6))(_sensitivity(33)))))
			(line__106(_architecture 10 0 106 (_assignment (_simple)(_alias((mem_content)(MData)))(_target(2))(_sensitivity(29)))))
			(Bus_selion(_architecture 11 0 107 (_process (_simple)(_target(28))(_sensitivity(17)(29)(36)))))
			(Mux1(_architecture 12 0 113 (_process (_simple)(_target(34))(_sensitivity(13)(14)(30)(31)(32)(33)))))
			(Mux2(_architecture 13 0 121 (_process (_simple)(_target(35))(_sensitivity(15)(16)(30)(31)(32)(33)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(50529027 771 )
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . cpu_with_control 14 -1
	)
)
I 000056 55 3580          1625053577505 TB_ARCHITECTURE
(_unit VHDL (cpu_with_control_tb 0 8 (tb_architecture 0 11 ))
	(_version v80)
	(_time 1625053577506 2021.06.30 16:16:17)
	(_source (\./src/TestBench/cpu_with_control_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code e6b2edb4e0b0b7f3b3b3f1bcbee1e2e0eee3b0e0e5)
	(_entity
		(_time 1625052246319)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	)
	(_component
		(cpu_with_control
			(_object
				(_port (_internal CLOCK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal mem_content ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17 (_entity (_out ))))
				(_port (_internal out0 ~STD_LOGIC_VECTOR{5~downto~0}~132 0 18 (_entity (_out ))))
				(_port (_internal out1 ~STD_LOGIC_VECTOR{5~downto~0}~134 0 19 (_entity (_out ))))
				(_port (_internal out2 ~STD_LOGIC_VECTOR{5~downto~0}~136 0 20 (_entity (_out ))))
				(_port (_internal out3 ~STD_LOGIC_VECTOR{5~downto~0}~138 0 21 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 39 (_component cpu_with_control )
		(_port
			((CLOCK)(CLOCK))
			((RST)(RST))
			((mem_content)(mem_content))
			((out0)(out0))
			((out1)(out1))
			((out2)(out2))
			((out3)(out3))
		)
		(_use (_entity . cpu_with_control)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~132 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~134 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~136 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~138 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal CLOCK ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal mem_content ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 28 (_architecture (_uni ))))
		(_signal (_internal out0 ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 29 (_architecture (_uni ))))
		(_signal (_internal out1 ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 30 (_architecture (_uni ))))
		(_signal (_internal out2 ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 31 (_architecture (_uni ))))
		(_signal (_internal out3 ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 32 (_architecture (_uni ))))
		(_constant (_internal clk_period ~extSTD.STANDARD.TIME 0 35 (_architecture ((ns 4621819117588971520)))))
		(_process
			(clk_process(_architecture 0 0 50 (_process (_wait_for)(_target(0)))))
			(line__58(_architecture 1 0 58 (_assignment (_simple)(_target(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000049 55 467 0 testbench_for_cpu_with_control
(_configuration VHDL (testbench_for_cpu_with_control 0 62 (cpu_with_control_tb))
	(_version v80)
	(_time 1625053577523 2021.06.30 16:16:17)
	(_source (\./src/TestBench/cpu_with_control_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code 05500803055352120104175f5103500306030d0053)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . cpu_with_control cpu_with_control
			)
		)
	)
)
I 000047 55 3032          1625053693323 memory
(_unit VHDL (memory 0 5 (memory 0 13 ))
	(_version v80)
	(_time 1625053693324 2021.06.30 16:18:13)
	(_source (\./src/memory.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 5a5b5a590e0d5a4c0e584801025c0e5c5f5c0e5c0c)
	(_entity
		(_time 1625051601396)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal Addr ~STD_LOGIC_VECTOR{5~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal Dout ~STD_LOGIC_VECTOR{5~downto~0}~122 0 7 (_entity (_out ))))
		(_port (_internal CLOCK ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal Memory 0 14 (_array ~STD_LOGIC_VECTOR{5~downto~0}~13 ((_downto (i 63)(i 0))))))
		(_signal (_internal msignal Memory 0 15 (_architecture (_uni ))))
		(_process
			(line__23(_architecture 0 0 23 (_assignment (_simple)(_target(3(0))))))
			(line__24(_architecture 1 0 24 (_assignment (_simple)(_target(3(1))))))
			(line__25(_architecture 2 0 25 (_assignment (_simple)(_target(3(2))))))
			(line__26(_architecture 3 0 26 (_assignment (_simple)(_target(3(3))))))
			(line__27(_architecture 4 0 27 (_assignment (_simple)(_target(3(4))))))
			(line__28(_architecture 5 0 28 (_assignment (_simple)(_target(3(5))))))
			(line__29(_architecture 6 0 29 (_assignment (_simple)(_target(3(6))))))
			(line__30(_architecture 7 0 30 (_assignment (_simple)(_target(3(7))))))
			(line__31(_architecture 8 0 31 (_assignment (_simple)(_target(3(8))))))
			(line__32(_architecture 9 0 32 (_assignment (_simple)(_target(3(9))))))
			(line__33(_architecture 10 0 33 (_assignment (_simple)(_target(3(10))))))
			(line__34(_architecture 11 0 34 (_assignment (_simple)(_target(3(11))))))
			(line__35(_architecture 12 0 35 (_assignment (_simple)(_target(3(12))))))
			(line__36(_architecture 13 0 36 (_assignment (_simple)(_target(3(13))))))
			(line__37(_architecture 14 0 37 (_assignment (_simple)(_target(3(14))))))
			(line__38(_architecture 15 0 38 (_assignment (_simple)(_target(3(15))))))
			(line__39(_architecture 16 0 39 (_assignment (_simple)(_target(1))(_sensitivity(0)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 514 )
		(50463234 514 )
		(50463234 771 )
		(33751554 514 )
		(33686018 770 )
		(50528770 514 )
		(50529027 514 )
		(33751554 771 )
		(50529027 771 )
		(50528771 515 )
		(33686274 770 )
		(33751554 770 )
	)
	(_model . memory 17 -1
	)
)
I 000057 55 7899          1625053697537 cpu_with_control
(_unit VHDL (cpu_with_control 0 6 (cpu_with_control 0 13 ))
	(_version v80)
	(_time 1625053697538 2021.06.30 16:18:17)
	(_source (\./src/cpu_with_control.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code d5db8286d08384c08bd3c28f8dd2d1d3ddd083d3d6)
	(_entity
		(_time 1625051913782)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_instantiation Memory 0 96 (_entity . memory Memory)
		(_port
			((Addr)(Addr))
			((Dout)(MData))
			((CLOCK)(CLOCK))
		)
	)
	(_instantiation PC 0 97 (_entity . PC PC)
		(_port
			((RIN)(Bus6))
			((ROUT)(Addr))
			((CLOCK)(CLOCK))
			((LD)(LDPC))
			((INC)(INC))
			((CLR)(RST))
		)
	)
	(_instantiation IR_inst 0 98 (_entity . IR IR)
		(_port
			((RIN)(Bus6))
			((ROUT)(IR))
			((LD)(LDIR))
			((CLOCK)(CLOCK))
		)
	)
	(_instantiation ALU 0 99 (_entity . ALU ALU)
		(_port
			((IN1)(IN1))
			((IN2)(IN2))
			((Result)(ALURes))
			((CMD)(CMD))
		)
	)
	(_instantiation Regs 0 100 (_entity . REGS Regs)
		(_port
			((RIN)(Bus6))
			((ROUT0)(Rout0))
			((ROUT1)(Rout1))
			((ROUT2)(Rout2))
			((ROUT3)(Rout3))
			((LD0)(LD0))
			((LD1)(LD1))
			((LD2)(LD2))
			((LD3)(LD3))
			((CLOCK)(CLOCK))
			((ZR0)(ZR0))
			((ZR1)(ZR1))
			((ZR2)(ZR2))
			((ZR3)(ZR3))
		)
	)
	(_object
		(_port (_internal CLOCK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal mem_content ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_entity (_out ))))
		(_port (_internal out0 ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_entity (_out ))))
		(_port (_internal out1 ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_entity (_out ))))
		(_port (_internal out2 ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_entity (_out ))))
		(_port (_internal out3 ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_entity (_out ))))
		(_signal (_internal LD0 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal LD1 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal LD2 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal LD3 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal LDPC ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal LDIR ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal sel0 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal sel1 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal sel2 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal sel3 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal Bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal CMD ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal ZR0 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal ZR1 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal ZR2 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal ZR3 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal index ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal addr ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal IR ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal Bus6 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal MData ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal Rout0 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal rout1 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal ROut2 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal Rout3 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal IN1 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal IN2 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal ALURes ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_type (_internal States 0 17 (_enum1 s0 s1 decision s2 s3 s4 s5 s6 s7 (_to (i 0)(i 8)))))
		(_signal (_internal PresentState States 0 18 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Z ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(25))(_sensitivity(27(d_3_2))))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_alias((Z(0))(ZR0)))(_target(38(0)))(_sensitivity(21)))))
			(line__22__1(_architecture 2 0 22 (_assignment (_simple)(_alias((Z(1))(ZR1)))(_target(38(1)))(_sensitivity(22)))))
			(line__22__2(_architecture 3 0 22 (_assignment (_simple)(_alias((Z(2))(ZR2)))(_target(38(2)))(_sensitivity(23)))))
			(line__22__3(_architecture 4 0 22 (_assignment (_simple)(_alias((Z(3))(ZR3)))(_target(38(3)))(_sensitivity(24)))))
			(line__23(_architecture 5 0 23 (_process (_simple)(_target(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(37))(_sensitivity(0)(1))(_read(25)(27)(37)(38)))))
			(line__102(_architecture 6 0 102 (_assignment (_simple)(_alias((out0)(Rout0)))(_target(3))(_sensitivity(30)))))
			(line__103(_architecture 7 0 103 (_assignment (_simple)(_alias((out1)(Rout1)))(_target(4))(_sensitivity(31)))))
			(line__104(_architecture 8 0 104 (_assignment (_simple)(_alias((out2)(Rout2)))(_target(5))(_sensitivity(32)))))
			(line__105(_architecture 9 0 105 (_assignment (_simple)(_alias((out3)(Rout3)))(_target(6))(_sensitivity(33)))))
			(line__106(_architecture 10 0 106 (_assignment (_simple)(_alias((mem_content)(MData)))(_target(2))(_sensitivity(29)))))
			(Bus_selion(_architecture 11 0 107 (_process (_simple)(_target(28))(_sensitivity(17)(29)(36)))))
			(Mux1(_architecture 12 0 113 (_process (_simple)(_target(34))(_sensitivity(13)(14)(30)(31)(32)(33)))))
			(Mux2(_architecture 13 0 121 (_process (_simple)(_target(35))(_sensitivity(15)(16)(30)(31)(32)(33)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(50529027 771 )
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . cpu_with_control 14 -1
	)
)
I 000056 55 3580          1625053698259 TB_ARCHITECTURE
(_unit VHDL (cpu_with_control_tb 0 8 (tb_architecture 0 11 ))
	(_version v80)
	(_time 1625053698260 2021.06.30 16:18:18)
	(_source (\./src/TestBench/cpu_with_control_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code a3aca0f5a0f5f2b6f6f6b4f9fba4a7a5aba6f5a5a0)
	(_entity
		(_time 1625052246319)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	)
	(_component
		(cpu_with_control
			(_object
				(_port (_internal CLOCK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal mem_content ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17 (_entity (_out ))))
				(_port (_internal out0 ~STD_LOGIC_VECTOR{5~downto~0}~132 0 18 (_entity (_out ))))
				(_port (_internal out1 ~STD_LOGIC_VECTOR{5~downto~0}~134 0 19 (_entity (_out ))))
				(_port (_internal out2 ~STD_LOGIC_VECTOR{5~downto~0}~136 0 20 (_entity (_out ))))
				(_port (_internal out3 ~STD_LOGIC_VECTOR{5~downto~0}~138 0 21 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 39 (_component cpu_with_control )
		(_port
			((CLOCK)(CLOCK))
			((RST)(RST))
			((mem_content)(mem_content))
			((out0)(out0))
			((out1)(out1))
			((out2)(out2))
			((out3)(out3))
		)
		(_use (_entity . cpu_with_control)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~132 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~134 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~136 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~138 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal CLOCK ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal mem_content ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 28 (_architecture (_uni ))))
		(_signal (_internal out0 ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 29 (_architecture (_uni ))))
		(_signal (_internal out1 ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 30 (_architecture (_uni ))))
		(_signal (_internal out2 ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 31 (_architecture (_uni ))))
		(_signal (_internal out3 ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 32 (_architecture (_uni ))))
		(_constant (_internal clk_period ~extSTD.STANDARD.TIME 0 35 (_architecture ((ns 4621819117588971520)))))
		(_process
			(clk_process(_architecture 0 0 50 (_process (_wait_for)(_target(0)))))
			(line__58(_architecture 1 0 58 (_assignment (_simple)(_target(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000049 55 467 0 testbench_for_cpu_with_control
(_configuration VHDL (testbench_for_cpu_with_control 0 62 (cpu_with_control_tb))
	(_version v80)
	(_time 1625053698308 2021.06.30 16:18:18)
	(_source (\./src/TestBench/cpu_with_control_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code d2dcd680d58485c5d6d3c08886d487d4d1d4dad784)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . cpu_with_control cpu_with_control
			)
		)
	)
)
I 000057 55 7899          1625053883516 cpu_with_control
(_unit VHDL (cpu_with_control 0 6 (cpu_with_control 0 13 ))
	(_version v80)
	(_time 1625053883517 2021.06.30 16:21:23)
	(_source (\./src/cpu_with_control.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 45454246401314501b43521f1d4241434d40134346)
	(_entity
		(_time 1625051913782)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_instantiation Memory 0 96 (_entity . memory Memory)
		(_port
			((Addr)(Addr))
			((Dout)(MData))
			((CLOCK)(CLOCK))
		)
	)
	(_instantiation PC 0 97 (_entity . PC PC)
		(_port
			((RIN)(Bus6))
			((ROUT)(Addr))
			((CLOCK)(CLOCK))
			((LD)(LDPC))
			((INC)(INC))
			((CLR)(RST))
		)
	)
	(_instantiation IR_inst 0 98 (_entity . IR IR)
		(_port
			((RIN)(Bus6))
			((ROUT)(IR))
			((LD)(LDIR))
			((CLOCK)(CLOCK))
		)
	)
	(_instantiation ALU 0 99 (_entity . ALU ALU)
		(_port
			((IN1)(IN1))
			((IN2)(IN2))
			((Result)(ALURes))
			((CMD)(CMD))
		)
	)
	(_instantiation Regs 0 100 (_entity . REGS Regs)
		(_port
			((RIN)(Bus6))
			((ROUT0)(Rout0))
			((ROUT1)(Rout1))
			((ROUT2)(Rout2))
			((ROUT3)(Rout3))
			((LD0)(LD0))
			((LD1)(LD1))
			((LD2)(LD2))
			((LD3)(LD3))
			((CLOCK)(CLOCK))
			((ZR0)(ZR0))
			((ZR1)(ZR1))
			((ZR2)(ZR2))
			((ZR3)(ZR3))
		)
	)
	(_object
		(_port (_internal CLOCK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal mem_content ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_entity (_out ))))
		(_port (_internal out0 ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_entity (_out ))))
		(_port (_internal out1 ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_entity (_out ))))
		(_port (_internal out2 ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_entity (_out ))))
		(_port (_internal out3 ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_entity (_out ))))
		(_signal (_internal LD0 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal LD1 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal LD2 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal LD3 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal LDPC ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal LDIR ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal sel0 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal sel1 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal sel2 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal sel3 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal Bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal CMD ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal ZR0 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal ZR1 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal ZR2 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal ZR3 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal index ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal addr ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal IR ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal Bus6 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal MData ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal Rout0 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal rout1 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal ROut2 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal Rout3 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal IN1 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal IN2 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal ALURes ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_type (_internal States 0 17 (_enum1 s0 s1 decision s2 s3 s4 s5 s6 s7 (_to (i 0)(i 8)))))
		(_signal (_internal PresentState States 0 18 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Z ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(25))(_sensitivity(27(d_3_2))))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_alias((Z(0))(ZR0)))(_target(38(0)))(_sensitivity(21)))))
			(line__22__1(_architecture 2 0 22 (_assignment (_simple)(_alias((Z(1))(ZR1)))(_target(38(1)))(_sensitivity(22)))))
			(line__22__2(_architecture 3 0 22 (_assignment (_simple)(_alias((Z(2))(ZR2)))(_target(38(2)))(_sensitivity(23)))))
			(line__22__3(_architecture 4 0 22 (_assignment (_simple)(_alias((Z(3))(ZR3)))(_target(38(3)))(_sensitivity(24)))))
			(line__23(_architecture 5 0 23 (_process (_simple)(_target(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(37))(_sensitivity(0)(1))(_read(25)(27)(37)(38)))))
			(line__102(_architecture 6 0 102 (_assignment (_simple)(_alias((out0)(Rout0)))(_target(3))(_sensitivity(30)))))
			(line__103(_architecture 7 0 103 (_assignment (_simple)(_alias((out1)(Rout1)))(_target(4))(_sensitivity(31)))))
			(line__104(_architecture 8 0 104 (_assignment (_simple)(_alias((out2)(Rout2)))(_target(5))(_sensitivity(32)))))
			(line__105(_architecture 9 0 105 (_assignment (_simple)(_alias((out3)(Rout3)))(_target(6))(_sensitivity(33)))))
			(line__106(_architecture 10 0 106 (_assignment (_simple)(_alias((mem_content)(MData)))(_target(2))(_sensitivity(29)))))
			(Bus_selion(_architecture 11 0 107 (_process (_simple)(_target(28))(_sensitivity(17)(29)(36)))))
			(Mux1(_architecture 12 0 113 (_process (_simple)(_target(34))(_sensitivity(13)(14)(30)(31)(32)(33)))))
			(Mux2(_architecture 13 0 121 (_process (_simple)(_target(35))(_sensitivity(15)(16)(30)(31)(32)(33)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(50529027 771 )
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . cpu_with_control 14 -1
	)
)
I 000056 55 3580          1625053884208 TB_ARCHITECTURE
(_unit VHDL (cpu_with_control_tb 0 8 (tb_architecture 0 11 ))
	(_version v80)
	(_time 1625053884209 2021.06.30 16:21:24)
	(_source (\./src/TestBench/cpu_with_control_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code 05050102005354105050125f5d0201030d00530306)
	(_entity
		(_time 1625052246319)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	)
	(_component
		(cpu_with_control
			(_object
				(_port (_internal CLOCK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal mem_content ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17 (_entity (_out ))))
				(_port (_internal out0 ~STD_LOGIC_VECTOR{5~downto~0}~132 0 18 (_entity (_out ))))
				(_port (_internal out1 ~STD_LOGIC_VECTOR{5~downto~0}~134 0 19 (_entity (_out ))))
				(_port (_internal out2 ~STD_LOGIC_VECTOR{5~downto~0}~136 0 20 (_entity (_out ))))
				(_port (_internal out3 ~STD_LOGIC_VECTOR{5~downto~0}~138 0 21 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 39 (_component cpu_with_control )
		(_port
			((CLOCK)(CLOCK))
			((RST)(RST))
			((mem_content)(mem_content))
			((out0)(out0))
			((out1)(out1))
			((out2)(out2))
			((out3)(out3))
		)
		(_use (_entity . cpu_with_control)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~132 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~134 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~136 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~138 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal CLOCK ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal mem_content ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 28 (_architecture (_uni ))))
		(_signal (_internal out0 ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 29 (_architecture (_uni ))))
		(_signal (_internal out1 ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 30 (_architecture (_uni ))))
		(_signal (_internal out2 ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 31 (_architecture (_uni ))))
		(_signal (_internal out3 ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 32 (_architecture (_uni ))))
		(_constant (_internal clk_period ~extSTD.STANDARD.TIME 0 35 (_architecture ((ns 4621819117588971520)))))
		(_process
			(clk_process(_architecture 0 0 50 (_process (_wait_for)(_target(0)))))
			(line__58(_architecture 1 0 58 (_assignment (_simple)(_target(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000049 55 467 0 testbench_for_cpu_with_control
(_configuration VHDL (testbench_for_cpu_with_control 0 62 (cpu_with_control_tb))
	(_version v80)
	(_time 1625053884222 2021.06.30 16:21:24)
	(_source (\./src/TestBench/cpu_with_control_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code 05040603055352120104175f5103500306030d0053)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . cpu_with_control cpu_with_control
			)
		)
	)
)
I 000057 55 7899          1625054019148 cpu_with_control
(_unit VHDL (cpu_with_control 0 6 (cpu_with_control 0 13 ))
	(_version v80)
	(_time 1625054019149 2021.06.30 16:23:39)
	(_source (\./src/cpu_with_control.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 1e1f1b184b484f0b4018094446191a18161b48181d)
	(_entity
		(_time 1625051913782)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_instantiation Memory 0 96 (_entity . memory Memory)
		(_port
			((Addr)(Addr))
			((Dout)(MData))
			((CLOCK)(CLOCK))
		)
	)
	(_instantiation PC 0 97 (_entity . PC PC)
		(_port
			((RIN)(Bus6))
			((ROUT)(Addr))
			((CLOCK)(CLOCK))
			((LD)(LDPC))
			((INC)(INC))
			((CLR)(RST))
		)
	)
	(_instantiation IR_inst 0 98 (_entity . IR IR)
		(_port
			((RIN)(Bus6))
			((ROUT)(IR))
			((LD)(LDIR))
			((CLOCK)(CLOCK))
		)
	)
	(_instantiation ALU 0 99 (_entity . ALU ALU)
		(_port
			((IN1)(IN1))
			((IN2)(IN2))
			((Result)(ALURes))
			((CMD)(CMD))
		)
	)
	(_instantiation Regs 0 100 (_entity . REGS Regs)
		(_port
			((RIN)(Bus6))
			((ROUT0)(Rout0))
			((ROUT1)(Rout1))
			((ROUT2)(Rout2))
			((ROUT3)(Rout3))
			((LD0)(LD0))
			((LD1)(LD1))
			((LD2)(LD2))
			((LD3)(LD3))
			((CLOCK)(CLOCK))
			((ZR0)(ZR0))
			((ZR1)(ZR1))
			((ZR2)(ZR2))
			((ZR3)(ZR3))
		)
	)
	(_object
		(_port (_internal CLOCK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal mem_content ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_entity (_out ))))
		(_port (_internal out0 ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_entity (_out ))))
		(_port (_internal out1 ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_entity (_out ))))
		(_port (_internal out2 ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_entity (_out ))))
		(_port (_internal out3 ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_entity (_out ))))
		(_signal (_internal LD0 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal LD1 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal LD2 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal LD3 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal LDPC ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal LDIR ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal sel0 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal sel1 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal sel2 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal sel3 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal Bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal CMD ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal ZR0 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal ZR1 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal ZR2 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal ZR3 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal index ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal addr ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal IR ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal Bus6 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal MData ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal Rout0 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal rout1 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal ROut2 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal Rout3 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal IN1 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal IN2 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal ALURes ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_type (_internal States 0 17 (_enum1 s0 s1 decision s2 s3 s4 s5 s6 s7 (_to (i 0)(i 8)))))
		(_signal (_internal PresentState States 0 18 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Z ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(25))(_sensitivity(27(d_3_2))))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_alias((Z(0))(ZR0)))(_target(38(0)))(_sensitivity(21)))))
			(line__22__1(_architecture 2 0 22 (_assignment (_simple)(_alias((Z(1))(ZR1)))(_target(38(1)))(_sensitivity(22)))))
			(line__22__2(_architecture 3 0 22 (_assignment (_simple)(_alias((Z(2))(ZR2)))(_target(38(2)))(_sensitivity(23)))))
			(line__22__3(_architecture 4 0 22 (_assignment (_simple)(_alias((Z(3))(ZR3)))(_target(38(3)))(_sensitivity(24)))))
			(line__23(_architecture 5 0 23 (_process (_simple)(_target(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(37))(_sensitivity(0)(1))(_read(25)(27)(37)(38)))))
			(line__102(_architecture 6 0 102 (_assignment (_simple)(_alias((out0)(Rout0)))(_target(3))(_sensitivity(30)))))
			(line__103(_architecture 7 0 103 (_assignment (_simple)(_alias((out1)(Rout1)))(_target(4))(_sensitivity(31)))))
			(line__104(_architecture 8 0 104 (_assignment (_simple)(_alias((out2)(Rout2)))(_target(5))(_sensitivity(32)))))
			(line__105(_architecture 9 0 105 (_assignment (_simple)(_alias((out3)(Rout3)))(_target(6))(_sensitivity(33)))))
			(line__106(_architecture 10 0 106 (_assignment (_simple)(_alias((mem_content)(MData)))(_target(2))(_sensitivity(29)))))
			(Bus_selion(_architecture 11 0 107 (_process (_simple)(_target(28))(_sensitivity(17)(29)(36)))))
			(Mux1(_architecture 12 0 113 (_process (_simple)(_target(34))(_sensitivity(13)(14)(30)(31)(32)(33)))))
			(Mux2(_architecture 13 0 121 (_process (_simple)(_target(35))(_sensitivity(15)(16)(30)(31)(32)(33)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(50529027 771 )
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . cpu_with_control 14 -1
	)
)
I 000056 55 3580          1625054019949 TB_ARCHITECTURE
(_unit VHDL (cpu_with_control_tb 0 8 (tb_architecture 0 11 ))
	(_version v80)
	(_time 1625054019950 2021.06.30 16:23:39)
	(_source (\./src/TestBench/cpu_with_control_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code 3b3a313f696d6a2e6e6e2c61633c3f3d333e6d3d38)
	(_entity
		(_time 1625052246319)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	)
	(_component
		(cpu_with_control
			(_object
				(_port (_internal CLOCK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal mem_content ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17 (_entity (_out ))))
				(_port (_internal out0 ~STD_LOGIC_VECTOR{5~downto~0}~132 0 18 (_entity (_out ))))
				(_port (_internal out1 ~STD_LOGIC_VECTOR{5~downto~0}~134 0 19 (_entity (_out ))))
				(_port (_internal out2 ~STD_LOGIC_VECTOR{5~downto~0}~136 0 20 (_entity (_out ))))
				(_port (_internal out3 ~STD_LOGIC_VECTOR{5~downto~0}~138 0 21 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 39 (_component cpu_with_control )
		(_port
			((CLOCK)(CLOCK))
			((RST)(RST))
			((mem_content)(mem_content))
			((out0)(out0))
			((out1)(out1))
			((out2)(out2))
			((out3)(out3))
		)
		(_use (_entity . cpu_with_control)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~132 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~134 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~136 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~138 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal CLOCK ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal mem_content ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 28 (_architecture (_uni ))))
		(_signal (_internal out0 ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 29 (_architecture (_uni ))))
		(_signal (_internal out1 ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 30 (_architecture (_uni ))))
		(_signal (_internal out2 ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 31 (_architecture (_uni ))))
		(_signal (_internal out3 ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 32 (_architecture (_uni ))))
		(_constant (_internal clk_period ~extSTD.STANDARD.TIME 0 35 (_architecture ((ns 4621819117588971520)))))
		(_process
			(clk_process(_architecture 0 0 50 (_process (_wait_for)(_target(0)))))
			(line__58(_architecture 1 0 58 (_assignment (_simple)(_target(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000049 55 467 0 testbench_for_cpu_with_control
(_configuration VHDL (testbench_for_cpu_with_control 0 62 (cpu_with_control_tb))
	(_version v80)
	(_time 1625054019960 2021.06.30 16:23:39)
	(_source (\./src/TestBench/cpu_with_control_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code 4b4b46491c1d1c5c4f4a59111f4d1e4d484d434e1d)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . cpu_with_control cpu_with_control
			)
		)
	)
)
V 000047 55 2144          1625054356693 memory
(_unit VHDL (memory 0 5 (memory 0 13 ))
	(_version v80)
	(_time 1625054356694 2021.06.30 16:29:16)
	(_source (\./src/memory.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 99969e9695ce998fcd9b8bc2c19fcd9f9c9fcd9fcf)
	(_entity
		(_time 1625051601396)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal Addr ~STD_LOGIC_VECTOR{5~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal Dout ~STD_LOGIC_VECTOR{5~downto~0}~122 0 7 (_entity (_out ))))
		(_port (_internal CLOCK ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal Memory 0 14 (_array ~STD_LOGIC_VECTOR{5~downto~0}~13 ((_downto (i 63)(i 0))))))
		(_signal (_internal msignal Memory 0 15 (_architecture (_uni ))))
		(_process
			(line__17(_architecture 0 0 17 (_assignment (_simple)(_target(3(0))))))
			(line__18(_architecture 1 0 18 (_assignment (_simple)(_target(3(1))))))
			(line__19(_architecture 2 0 19 (_assignment (_simple)(_target(3(2))))))
			(line__20(_architecture 3 0 20 (_assignment (_simple)(_target(3(3))))))
			(line__21(_architecture 4 0 21 (_assignment (_simple)(_target(3(4))))))
			(line__22(_architecture 5 0 22 (_assignment (_simple)(_target(3(5))))))
			(line__39(_architecture 6 0 39 (_assignment (_simple)(_target(1))(_sensitivity(0)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 514 )
		(50463234 770 )
		(50463234 514 )
		(33686018 771 )
		(33686274 770 )
		(50529027 771 )
	)
	(_model . memory 7 -1
	)
)
V 000057 55 7899          1625054362828 cpu_with_control
(_unit VHDL (cpu_with_control 0 6 (cpu_with_control 0 13 ))
	(_version v80)
	(_time 1625054362829 2021.06.30 16:29:22)
	(_source (\./src/cpu_with_control.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 96c2919890c0c783c89081ccce9192909e93c09095)
	(_entity
		(_time 1625051913782)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_instantiation Memory 0 96 (_entity . memory Memory)
		(_port
			((Addr)(Addr))
			((Dout)(MData))
			((CLOCK)(CLOCK))
		)
	)
	(_instantiation PC 0 97 (_entity . PC PC)
		(_port
			((RIN)(Bus6))
			((ROUT)(Addr))
			((CLOCK)(CLOCK))
			((LD)(LDPC))
			((INC)(INC))
			((CLR)(RST))
		)
	)
	(_instantiation IR_inst 0 98 (_entity . IR IR)
		(_port
			((RIN)(Bus6))
			((ROUT)(IR))
			((LD)(LDIR))
			((CLOCK)(CLOCK))
		)
	)
	(_instantiation ALU 0 99 (_entity . ALU ALU)
		(_port
			((IN1)(IN1))
			((IN2)(IN2))
			((Result)(ALURes))
			((CMD)(CMD))
		)
	)
	(_instantiation Regs 0 100 (_entity . REGS Regs)
		(_port
			((RIN)(Bus6))
			((ROUT0)(Rout0))
			((ROUT1)(Rout1))
			((ROUT2)(Rout2))
			((ROUT3)(Rout3))
			((LD0)(LD0))
			((LD1)(LD1))
			((LD2)(LD2))
			((LD3)(LD3))
			((CLOCK)(CLOCK))
			((ZR0)(ZR0))
			((ZR1)(ZR1))
			((ZR2)(ZR2))
			((ZR3)(ZR3))
		)
	)
	(_object
		(_port (_internal CLOCK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal mem_content ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_entity (_out ))))
		(_port (_internal out0 ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_entity (_out ))))
		(_port (_internal out1 ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_entity (_out ))))
		(_port (_internal out2 ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_entity (_out ))))
		(_port (_internal out3 ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_entity (_out ))))
		(_signal (_internal LD0 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal LD1 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal LD2 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal LD3 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal LDPC ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal LDIR ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal sel0 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal sel1 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal sel2 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal sel3 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal Bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal CMD ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal INC ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal ZR0 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal ZR1 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal ZR2 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal ZR3 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal index ~extSTD.STANDARD.INTEGER 0 15 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal addr ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal IR ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal Bus6 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal MData ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal Rout0 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal rout1 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal ROut2 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal Rout3 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal IN1 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal IN2 ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_signal (_internal ALURes ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16 (_architecture (_uni (_string \"000000"\)))))
		(_type (_internal States 0 17 (_enum1 s0 s1 decision s2 s3 s4 s5 s6 s7 (_to (i 0)(i 8)))))
		(_signal (_internal PresentState States 0 18 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal Z ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(25))(_sensitivity(27(d_3_2))))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_alias((Z(0))(ZR0)))(_target(38(0)))(_sensitivity(21)))))
			(line__22__1(_architecture 2 0 22 (_assignment (_simple)(_alias((Z(1))(ZR1)))(_target(38(1)))(_sensitivity(22)))))
			(line__22__2(_architecture 3 0 22 (_assignment (_simple)(_alias((Z(2))(ZR2)))(_target(38(2)))(_sensitivity(23)))))
			(line__22__3(_architecture 4 0 22 (_assignment (_simple)(_alias((Z(3))(ZR3)))(_target(38(3)))(_sensitivity(24)))))
			(line__23(_architecture 5 0 23 (_process (_simple)(_target(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(37))(_sensitivity(0)(1))(_read(25)(27)(37)(38)))))
			(line__102(_architecture 6 0 102 (_assignment (_simple)(_alias((out0)(Rout0)))(_target(3))(_sensitivity(30)))))
			(line__103(_architecture 7 0 103 (_assignment (_simple)(_alias((out1)(Rout1)))(_target(4))(_sensitivity(31)))))
			(line__104(_architecture 8 0 104 (_assignment (_simple)(_alias((out2)(Rout2)))(_target(5))(_sensitivity(32)))))
			(line__105(_architecture 9 0 105 (_assignment (_simple)(_alias((out3)(Rout3)))(_target(6))(_sensitivity(33)))))
			(line__106(_architecture 10 0 106 (_assignment (_simple)(_alias((mem_content)(MData)))(_target(2))(_sensitivity(29)))))
			(Bus_selion(_architecture 11 0 107 (_process (_simple)(_target(28))(_sensitivity(17)(29)(36)))))
			(Mux1(_architecture 12 0 113 (_process (_simple)(_target(34))(_sensitivity(13)(14)(30)(31)(32)(33)))))
			(Mux2(_architecture 13 0 121 (_process (_simple)(_target(35))(_sensitivity(15)(16)(30)(31)(32)(33)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(50529027 771 )
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . cpu_with_control 14 -1
	)
)
V 000056 55 3580          1625054363626 TB_ARCHITECTURE
(_unit VHDL (cpu_with_control_tb 0 8 (tb_architecture 0 11 ))
	(_version v80)
	(_time 1625054363627 2021.06.30 16:29:23)
	(_source (\./src/TestBench/cpu_with_control_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code b3e7b7e6b0e5e2a6e6e6a4e9ebb4b7b5bbb6e5b5b0)
	(_entity
		(_time 1625052246319)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	)
	(_component
		(cpu_with_control
			(_object
				(_port (_internal CLOCK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal mem_content ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17 (_entity (_out ))))
				(_port (_internal out0 ~STD_LOGIC_VECTOR{5~downto~0}~132 0 18 (_entity (_out ))))
				(_port (_internal out1 ~STD_LOGIC_VECTOR{5~downto~0}~134 0 19 (_entity (_out ))))
				(_port (_internal out2 ~STD_LOGIC_VECTOR{5~downto~0}~136 0 20 (_entity (_out ))))
				(_port (_internal out3 ~STD_LOGIC_VECTOR{5~downto~0}~138 0 21 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 39 (_component cpu_with_control )
		(_port
			((CLOCK)(CLOCK))
			((RST)(RST))
			((mem_content)(mem_content))
			((out0)(out0))
			((out1)(out1))
			((out2)(out2))
			((out3)(out3))
		)
		(_use (_entity . cpu_with_control)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~132 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~134 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~136 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~138 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal CLOCK ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal mem_content ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 28 (_architecture (_uni ))))
		(_signal (_internal out0 ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 29 (_architecture (_uni ))))
		(_signal (_internal out1 ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 30 (_architecture (_uni ))))
		(_signal (_internal out2 ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 31 (_architecture (_uni ))))
		(_signal (_internal out3 ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 32 (_architecture (_uni ))))
		(_constant (_internal clk_period ~extSTD.STANDARD.TIME 0 35 (_architecture ((ns 4621819117588971520)))))
		(_process
			(clk_process(_architecture 0 0 50 (_process (_wait_for)(_target(0)))))
			(line__58(_architecture 1 0 58 (_assignment (_simple)(_target(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
V 000049 55 467 0 testbench_for_cpu_with_control
(_configuration VHDL (testbench_for_cpu_with_control 0 62 (cpu_with_control_tb))
	(_version v80)
	(_time 1625054363686 2021.06.30 16:29:23)
	(_source (\./src/TestBench/cpu_with_control_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code f1a4f2a1f5a7a6e6f5f0e3aba5f7a4f7f2f7f9f4a7)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . cpu_with_control cpu_with_control
			)
		)
	)
)
