{"vcs1":{"timestamp_begin":1682919604.274091294, "rt":0.50, "ut":0.25, "st":0.11}}
{"vcselab":{"timestamp_begin":1682919604.857422176, "rt":0.40, "ut":0.23, "st":0.10}}
{"link":{"timestamp_begin":1682919605.306491982, "rt":0.23, "ut":0.08, "st":0.12}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682919603.948737749}
{"VCS_COMP_START_TIME": 1682919603.948737749}
{"VCS_COMP_END_TIME": 1682919605.607427867}
{"VCS_USER_OPTIONS": "-sverilog -debug TuringMachine_test.sv TuringMachine.sv library.sv"}
{"vcs1": {"peak_mem": 341116}}
{"stitch_vcselab": {"peak_mem": 238988}}
