// Seed: 563325440
module module_0 (
    output wor id_0,
    input tri id_1,
    input supply1 id_2,
    input tri1 id_3,
    input tri id_4,
    output wand id_5
);
  always_latch @(posedge 1'b0) id_5 += 1;
endmodule
module module_1 (
    output tri1 id_0,
    input supply1 id_1,
    output wor id_2,
    output tri1 id_3,
    output uwire id_4,
    input tri0 id_5,
    input tri id_6,
    input uwire id_7,
    output tri1 id_8,
    output tri id_9,
    input wor id_10,
    output logic id_11
    , id_15,
    output logic id_12,
    input tri1 id_13
);
  initial begin : LABEL_0
    id_12 <= id_6;
    id_11 <= -1 / 1;
    id_11 <= id_6;
  end
  module_0 modCall_1 (
      id_8,
      id_6,
      id_7,
      id_13,
      id_1,
      id_4
  );
  assign modCall_1.id_5 = 0;
endmodule
