Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Tue Oct 29 18:15:20 2024
| Host         : voidhoge running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/hoge/programming/fpga/pycmpgen/results/1024/default_mul16/timing_report.txt
| Design       : shift_register
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  256         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (256)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (256)
5. checking no_input_delay (31)
6. checking no_output_delay (32)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (256)
--------------------------
 There are 256 register/latch pins with no clock driven by root clock pin: clk (HIGH)

src0_reg[0]/C
src10_reg[0]/C
src10_reg[10]/C
src10_reg[1]/C
src10_reg[2]/C
src10_reg[3]/C
src10_reg[4]/C
src10_reg[5]/C
src10_reg[6]/C
src10_reg[7]/C
src10_reg[8]/C
src10_reg[9]/C
src11_reg[0]/C
src11_reg[10]/C
src11_reg[11]/C
src11_reg[1]/C
src11_reg[2]/C
src11_reg[3]/C
src11_reg[4]/C
src11_reg[5]/C
src11_reg[6]/C
src11_reg[7]/C
src11_reg[8]/C
src11_reg[9]/C
src12_reg[0]/C
src12_reg[10]/C
src12_reg[11]/C
src12_reg[12]/C
src12_reg[1]/C
src12_reg[2]/C
src12_reg[3]/C
src12_reg[4]/C
src12_reg[5]/C
src12_reg[6]/C
src12_reg[7]/C
src12_reg[8]/C
src12_reg[9]/C
src13_reg[0]/C
src13_reg[10]/C
src13_reg[11]/C
src13_reg[12]/C
src13_reg[13]/C
src13_reg[1]/C
src13_reg[2]/C
src13_reg[3]/C
src13_reg[4]/C
src13_reg[5]/C
src13_reg[6]/C
src13_reg[7]/C
src13_reg[8]/C
src13_reg[9]/C
src14_reg[0]/C
src14_reg[10]/C
src14_reg[11]/C
src14_reg[12]/C
src14_reg[13]/C
src14_reg[14]/C
src14_reg[1]/C
src14_reg[2]/C
src14_reg[3]/C
src14_reg[4]/C
src14_reg[5]/C
src14_reg[6]/C
src14_reg[7]/C
src14_reg[8]/C
src14_reg[9]/C
src15_reg[0]/C
src15_reg[10]/C
src15_reg[11]/C
src15_reg[12]/C
src15_reg[13]/C
src15_reg[14]/C
src15_reg[15]/C
src15_reg[1]/C
src15_reg[2]/C
src15_reg[3]/C
src15_reg[4]/C
src15_reg[5]/C
src15_reg[6]/C
src15_reg[7]/C
src15_reg[8]/C
src15_reg[9]/C
src16_reg[0]/C
src16_reg[10]/C
src16_reg[11]/C
src16_reg[12]/C
src16_reg[13]/C
src16_reg[14]/C
src16_reg[1]/C
src16_reg[2]/C
src16_reg[3]/C
src16_reg[4]/C
src16_reg[5]/C
src16_reg[6]/C
src16_reg[7]/C
src16_reg[8]/C
src16_reg[9]/C
src17_reg[0]/C
src17_reg[10]/C
src17_reg[11]/C
src17_reg[12]/C
src17_reg[13]/C
src17_reg[1]/C
src17_reg[2]/C
src17_reg[3]/C
src17_reg[4]/C
src17_reg[5]/C
src17_reg[6]/C
src17_reg[7]/C
src17_reg[8]/C
src17_reg[9]/C
src18_reg[0]/C
src18_reg[10]/C
src18_reg[11]/C
src18_reg[12]/C
src18_reg[1]/C
src18_reg[2]/C
src18_reg[3]/C
src18_reg[4]/C
src18_reg[5]/C
src18_reg[6]/C
src18_reg[7]/C
src18_reg[8]/C
src18_reg[9]/C
src19_reg[0]/C
src19_reg[10]/C
src19_reg[11]/C
src19_reg[1]/C
src19_reg[2]/C
src19_reg[3]/C
src19_reg[4]/C
src19_reg[5]/C
src19_reg[6]/C
src19_reg[7]/C
src19_reg[8]/C
src19_reg[9]/C
src1_reg[0]/C
src1_reg[1]/C
src20_reg[0]/C
src20_reg[10]/C
src20_reg[1]/C
src20_reg[2]/C
src20_reg[3]/C
src20_reg[4]/C
src20_reg[5]/C
src20_reg[6]/C
src20_reg[7]/C
src20_reg[8]/C
src20_reg[9]/C
src21_reg[0]/C
src21_reg[1]/C
src21_reg[2]/C
src21_reg[3]/C
src21_reg[4]/C
src21_reg[5]/C
src21_reg[6]/C
src21_reg[7]/C
src21_reg[8]/C
src21_reg[9]/C
src22_reg[0]/C
src22_reg[1]/C
src22_reg[2]/C
src22_reg[3]/C
src22_reg[4]/C
src22_reg[5]/C
src22_reg[6]/C
src22_reg[7]/C
src22_reg[8]/C
src23_reg[0]/C
src23_reg[1]/C
src23_reg[2]/C
src23_reg[3]/C
src23_reg[4]/C
src23_reg[5]/C
src23_reg[6]/C
src23_reg[7]/C
src24_reg[0]/C
src24_reg[1]/C
src24_reg[2]/C
src24_reg[3]/C
src24_reg[4]/C
src24_reg[5]/C
src24_reg[6]/C
src25_reg[0]/C
src25_reg[1]/C
src25_reg[2]/C
src25_reg[3]/C
src25_reg[4]/C
src25_reg[5]/C
src26_reg[0]/C
src26_reg[1]/C
src26_reg[2]/C
src26_reg[3]/C
src26_reg[4]/C
src27_reg[0]/C
src27_reg[1]/C
src27_reg[2]/C
src27_reg[3]/C
src28_reg[0]/C
src28_reg[1]/C
src28_reg[2]/C
src29_reg[0]/C
src29_reg[1]/C
src2_reg[0]/C
src2_reg[1]/C
src2_reg[2]/C
src30_reg[0]/C
src3_reg[0]/C
src3_reg[1]/C
src3_reg[2]/C
src3_reg[3]/C
src4_reg[0]/C
src4_reg[1]/C
src4_reg[2]/C
src4_reg[3]/C
src4_reg[4]/C
src5_reg[0]/C
src5_reg[1]/C
src5_reg[2]/C
src5_reg[3]/C
src5_reg[4]/C
src5_reg[5]/C
src6_reg[0]/C
src6_reg[1]/C
src6_reg[2]/C
src6_reg[3]/C
src6_reg[4]/C
src6_reg[5]/C
src6_reg[6]/C
src7_reg[0]/C
src7_reg[1]/C
src7_reg[2]/C
src7_reg[3]/C
src7_reg[4]/C
src7_reg[5]/C
src7_reg[6]/C
src7_reg[7]/C
src8_reg[0]/C
src8_reg[1]/C
src8_reg[2]/C
src8_reg[3]/C
src8_reg[4]/C
src8_reg[5]/C
src8_reg[6]/C
src8_reg[7]/C
src8_reg[8]/C
src9_reg[0]/C
src9_reg[1]/C
src9_reg[2]/C
src9_reg[3]/C
src9_reg[4]/C
src9_reg[5]/C
src9_reg[6]/C
src9_reg[7]/C
src9_reg[8]/C
src9_reg[9]/C


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (256)
--------------------------------------------------
 There are 256 pins that are not constrained for maximum delay. (HIGH)

src0_reg[0]/D
src10_reg[0]/D
src10_reg[10]/D
src10_reg[1]/D
src10_reg[2]/D
src10_reg[3]/D
src10_reg[4]/D
src10_reg[5]/D
src10_reg[6]/D
src10_reg[7]/D
src10_reg[8]/D
src10_reg[9]/D
src11_reg[0]/D
src11_reg[10]/D
src11_reg[11]/D
src11_reg[1]/D
src11_reg[2]/D
src11_reg[3]/D
src11_reg[4]/D
src11_reg[5]/D
src11_reg[6]/D
src11_reg[7]/D
src11_reg[8]/D
src11_reg[9]/D
src12_reg[0]/D
src12_reg[10]/D
src12_reg[11]/D
src12_reg[12]/D
src12_reg[1]/D
src12_reg[2]/D
src12_reg[3]/D
src12_reg[4]/D
src12_reg[5]/D
src12_reg[6]/D
src12_reg[7]/D
src12_reg[8]/D
src12_reg[9]/D
src13_reg[0]/D
src13_reg[10]/D
src13_reg[11]/D
src13_reg[12]/D
src13_reg[13]/D
src13_reg[1]/D
src13_reg[2]/D
src13_reg[3]/D
src13_reg[4]/D
src13_reg[5]/D
src13_reg[6]/D
src13_reg[7]/D
src13_reg[8]/D
src13_reg[9]/D
src14_reg[0]/D
src14_reg[10]/D
src14_reg[11]/D
src14_reg[12]/D
src14_reg[13]/D
src14_reg[14]/D
src14_reg[1]/D
src14_reg[2]/D
src14_reg[3]/D
src14_reg[4]/D
src14_reg[5]/D
src14_reg[6]/D
src14_reg[7]/D
src14_reg[8]/D
src14_reg[9]/D
src15_reg[0]/D
src15_reg[10]/D
src15_reg[11]/D
src15_reg[12]/D
src15_reg[13]/D
src15_reg[14]/D
src15_reg[15]/D
src15_reg[1]/D
src15_reg[2]/D
src15_reg[3]/D
src15_reg[4]/D
src15_reg[5]/D
src15_reg[6]/D
src15_reg[7]/D
src15_reg[8]/D
src15_reg[9]/D
src16_reg[0]/D
src16_reg[10]/D
src16_reg[11]/D
src16_reg[12]/D
src16_reg[13]/D
src16_reg[14]/D
src16_reg[1]/D
src16_reg[2]/D
src16_reg[3]/D
src16_reg[4]/D
src16_reg[5]/D
src16_reg[6]/D
src16_reg[7]/D
src16_reg[8]/D
src16_reg[9]/D
src17_reg[0]/D
src17_reg[10]/D
src17_reg[11]/D
src17_reg[12]/D
src17_reg[13]/D
src17_reg[1]/D
src17_reg[2]/D
src17_reg[3]/D
src17_reg[4]/D
src17_reg[5]/D
src17_reg[6]/D
src17_reg[7]/D
src17_reg[8]/D
src17_reg[9]/D
src18_reg[0]/D
src18_reg[10]/D
src18_reg[11]/D
src18_reg[12]/D
src18_reg[1]/D
src18_reg[2]/D
src18_reg[3]/D
src18_reg[4]/D
src18_reg[5]/D
src18_reg[6]/D
src18_reg[7]/D
src18_reg[8]/D
src18_reg[9]/D
src19_reg[0]/D
src19_reg[10]/D
src19_reg[11]/D
src19_reg[1]/D
src19_reg[2]/D
src19_reg[3]/D
src19_reg[4]/D
src19_reg[5]/D
src19_reg[6]/D
src19_reg[7]/D
src19_reg[8]/D
src19_reg[9]/D
src1_reg[0]/D
src1_reg[1]/D
src20_reg[0]/D
src20_reg[10]/D
src20_reg[1]/D
src20_reg[2]/D
src20_reg[3]/D
src20_reg[4]/D
src20_reg[5]/D
src20_reg[6]/D
src20_reg[7]/D
src20_reg[8]/D
src20_reg[9]/D
src21_reg[0]/D
src21_reg[1]/D
src21_reg[2]/D
src21_reg[3]/D
src21_reg[4]/D
src21_reg[5]/D
src21_reg[6]/D
src21_reg[7]/D
src21_reg[8]/D
src21_reg[9]/D
src22_reg[0]/D
src22_reg[1]/D
src22_reg[2]/D
src22_reg[3]/D
src22_reg[4]/D
src22_reg[5]/D
src22_reg[6]/D
src22_reg[7]/D
src22_reg[8]/D
src23_reg[0]/D
src23_reg[1]/D
src23_reg[2]/D
src23_reg[3]/D
src23_reg[4]/D
src23_reg[5]/D
src23_reg[6]/D
src23_reg[7]/D
src24_reg[0]/D
src24_reg[1]/D
src24_reg[2]/D
src24_reg[3]/D
src24_reg[4]/D
src24_reg[5]/D
src24_reg[6]/D
src25_reg[0]/D
src25_reg[1]/D
src25_reg[2]/D
src25_reg[3]/D
src25_reg[4]/D
src25_reg[5]/D
src26_reg[0]/D
src26_reg[1]/D
src26_reg[2]/D
src26_reg[3]/D
src26_reg[4]/D
src27_reg[0]/D
src27_reg[1]/D
src27_reg[2]/D
src27_reg[3]/D
src28_reg[0]/D
src28_reg[1]/D
src28_reg[2]/D
src29_reg[0]/D
src29_reg[1]/D
src2_reg[0]/D
src2_reg[1]/D
src2_reg[2]/D
src30_reg[0]/D
src3_reg[0]/D
src3_reg[1]/D
src3_reg[2]/D
src3_reg[3]/D
src4_reg[0]/D
src4_reg[1]/D
src4_reg[2]/D
src4_reg[3]/D
src4_reg[4]/D
src5_reg[0]/D
src5_reg[1]/D
src5_reg[2]/D
src5_reg[3]/D
src5_reg[4]/D
src5_reg[5]/D
src6_reg[0]/D
src6_reg[1]/D
src6_reg[2]/D
src6_reg[3]/D
src6_reg[4]/D
src6_reg[5]/D
src6_reg[6]/D
src7_reg[0]/D
src7_reg[1]/D
src7_reg[2]/D
src7_reg[3]/D
src7_reg[4]/D
src7_reg[5]/D
src7_reg[6]/D
src7_reg[7]/D
src8_reg[0]/D
src8_reg[1]/D
src8_reg[2]/D
src8_reg[3]/D
src8_reg[4]/D
src8_reg[5]/D
src8_reg[6]/D
src8_reg[7]/D
src8_reg[8]/D
src9_reg[0]/D
src9_reg[1]/D
src9_reg[2]/D
src9_reg[3]/D
src9_reg[4]/D
src9_reg[5]/D
src9_reg[6]/D
src9_reg[7]/D
src9_reg[8]/D
src9_reg[9]/D

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (31)
-------------------------------
 There are 31 input ports with no input delay specified. (HIGH)

src0_
src10_
src11_
src12_
src13_
src14_
src15_
src16_
src17_
src18_
src19_
src1_
src20_
src21_
src22_
src23_
src24_
src25_
src26_
src27_
src28_
src29_
src2_
src30_
src3_
src4_
src5_
src6_
src7_
src8_
src9_

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (32)
--------------------------------
 There are 32 ports with no output delay specified. (HIGH)

dst0[0]
dst10[0]
dst11[0]
dst12[0]
dst13[0]
dst14[0]
dst15[0]
dst16[0]
dst17[0]
dst18[0]
dst19[0]
dst1[0]
dst20[0]
dst21[0]
dst22[0]
dst23[0]
dst24[0]
dst25[0]
dst26[0]
dst27[0]
dst28[0]
dst29[0]
dst2[0]
dst30[0]
dst31[0]
dst3[0]
dst4[0]
dst5[0]
dst6[0]
dst7[0]
dst8[0]
dst9[0]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  288          inf        0.000                      0                  288           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           288 Endpoints
Min Delay           288 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src9_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst29[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.292ns  (logic 7.795ns (45.078%)  route 9.497ns (54.922%))
  Logic Levels:           18  (CARRY4=8 FDRE=1 LUT2=2 LUT4=1 LUT5=4 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE                         0.000     0.000 r  src9_reg[6]/C
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src9_reg[6]/Q
                         net (fo=5, routed)           1.069     1.410    compressor/gpc4/lut6_2_inst0/I1
    SLICE_X4Y89                                                       r  compressor/gpc4/lut6_2_inst0/LUT5/I1
    SLICE_X4Y89          LUT5 (Prop_lut5_I1_O)        0.097     1.507 r  compressor/gpc4/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.699     2.206    compressor/gpc4/lut6_2_inst0_n_0
    SLICE_X4Y90                                                       r  compressor/gpc4/carry4_inst0/DI[0]
    SLICE_X4Y90          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.622     2.828 r  compressor/gpc4/carry4_inst0/O[2]
                         net (fo=4, routed)           0.380     3.208    compressor/gpc105/lut6_2_inst0/I4
    SLICE_X7Y90                                                       r  compressor/gpc105/lut6_2_inst0/LUT5/I4
    SLICE_X7Y90          LUT5 (Prop_lut5_I4_O)        0.238     3.446 r  compressor/gpc105/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.793     4.239    compressor/gpc105/lut6_2_inst0_n_0
    SLICE_X6Y90                                                       r  compressor/gpc105/carry4_inst0/DI[0]
    SLICE_X6Y90          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.501     4.740 r  compressor/gpc105/carry4_inst0/O[1]
                         net (fo=4, routed)           0.534     5.274    compressor/gpc186/lut6_2_inst0/I3
    SLICE_X5Y91                                                       r  compressor/gpc186/lut6_2_inst0/LUT5/I3
    SLICE_X5Y91          LUT5 (Prop_lut5_I3_O)        0.232     5.506 r  compressor/gpc186/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.617     6.123    compressor/gpc186/lut6_2_inst0_n_0
    SLICE_X4Y91                                                       r  compressor/gpc186/carry4_inst0/DI[0]
    SLICE_X4Y91          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.601     6.724 r  compressor/gpc186/carry4_inst0/CO[3]
                         net (fo=4, routed)           0.712     7.436    compressor/gpc262/lut6_2_inst0/I4
    SLICE_X5Y94                                                       r  compressor/gpc262/lut6_2_inst0/LUT5/I4
    SLICE_X5Y94          LUT5 (Prop_lut5_I4_O)        0.105     7.541 r  compressor/gpc262/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.454     7.995    compressor/gpc262/lut6_2_inst0_n_0
    SLICE_X5Y93                                                       r  compressor/gpc262/carry4_inst0/DI[0]
    SLICE_X5Y93          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.640     8.635 r  compressor/gpc262/carry4_inst0/O[2]
                         net (fo=1, routed)           0.343     8.978    compressor/gpc307/lut6_2_inst3/I5
    SLICE_X4Y92                                                       r  compressor/gpc307/lut6_2_inst3/LUT6/I5
    SLICE_X4Y92          LUT6 (Prop_lut6_I5_O)        0.230     9.208 r  compressor/gpc307/lut6_2_inst3/LUT6/O
                         net (fo=1, routed)           0.000     9.208    compressor/gpc307/lut6_2_inst3_n_1
    SLICE_X4Y92                                                       r  compressor/gpc307/carry4_inst0/S[3]
    SLICE_X4Y92          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     9.507 r  compressor/gpc307/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.511    10.018    compressor/gpc349/src0[2]
    SLICE_X4Y93                                                       r  compressor/gpc349/lut2_prop0/I1
    SLICE_X4Y93          LUT2 (Prop_lut2_I1_O)        0.097    10.115 r  compressor/gpc349/lut2_prop0/O
                         net (fo=1, routed)           0.000    10.115    compressor/gpc349/lut2_prop0_n_0
    SLICE_X4Y93                                                       r  compressor/gpc349/carry4_inst0/S[0]
    SLICE_X4Y93          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    10.510 r  compressor/gpc349/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.795    11.305    compressor/gpc389/src0[1]
    SLICE_X0Y94                                                       r  compressor/gpc389/lut2_prop0/I1
    SLICE_X0Y94          LUT2 (Prop_lut2_I1_O)        0.097    11.402 r  compressor/gpc389/lut2_prop0/O
                         net (fo=1, routed)           0.000    11.402    compressor/gpc389/lut2_prop0_n_0
    SLICE_X0Y94                                                       r  compressor/gpc389/carry4_inst0/S[0]
    SLICE_X0Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    11.797 r  compressor/gpc389/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.618    12.415    compressor/gpc423/src0[4]
    SLICE_X0Y97                                                       r  compressor/gpc423/lut4_prop0/I3
    SLICE_X0Y97          LUT4 (Prop_lut4_I3_O)        0.097    12.512 r  compressor/gpc423/lut4_prop0/O
                         net (fo=1, routed)           0.000    12.512    compressor/gpc423/lut4_prop0_n_0
    SLICE_X0Y97                                                       r  compressor/gpc423/carry4_inst0/S[0]
    SLICE_X0Y97          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.407    12.919 r  compressor/gpc423/carry4_inst0/O[2]
                         net (fo=1, routed)           1.972    14.891    dst29_OBUF[0]
    T14                                                               r  dst29_OBUF[0]_inst/I
    T14                  OBUF (Prop_obuf_I_O)         2.401    17.292 r  dst29_OBUF[0]_inst/O
                         net (fo=0)                   0.000    17.292    dst29[0]
    T14                                                               r  dst29[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src9_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst31[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.268ns  (logic 7.645ns (44.272%)  route 9.623ns (55.728%))
  Logic Levels:           18  (CARRY4=8 FDRE=1 LUT2=2 LUT4=1 LUT5=4 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE                         0.000     0.000 r  src9_reg[6]/C
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src9_reg[6]/Q
                         net (fo=5, routed)           1.069     1.410    compressor/gpc4/lut6_2_inst0/I1
    SLICE_X4Y89                                                       r  compressor/gpc4/lut6_2_inst0/LUT5/I1
    SLICE_X4Y89          LUT5 (Prop_lut5_I1_O)        0.097     1.507 r  compressor/gpc4/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.699     2.206    compressor/gpc4/lut6_2_inst0_n_0
    SLICE_X4Y90                                                       r  compressor/gpc4/carry4_inst0/DI[0]
    SLICE_X4Y90          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.622     2.828 r  compressor/gpc4/carry4_inst0/O[2]
                         net (fo=4, routed)           0.380     3.208    compressor/gpc105/lut6_2_inst0/I4
    SLICE_X7Y90                                                       r  compressor/gpc105/lut6_2_inst0/LUT5/I4
    SLICE_X7Y90          LUT5 (Prop_lut5_I4_O)        0.238     3.446 r  compressor/gpc105/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.793     4.239    compressor/gpc105/lut6_2_inst0_n_0
    SLICE_X6Y90                                                       r  compressor/gpc105/carry4_inst0/DI[0]
    SLICE_X6Y90          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.501     4.740 r  compressor/gpc105/carry4_inst0/O[1]
                         net (fo=4, routed)           0.534     5.274    compressor/gpc186/lut6_2_inst0/I3
    SLICE_X5Y91                                                       r  compressor/gpc186/lut6_2_inst0/LUT5/I3
    SLICE_X5Y91          LUT5 (Prop_lut5_I3_O)        0.232     5.506 r  compressor/gpc186/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.617     6.123    compressor/gpc186/lut6_2_inst0_n_0
    SLICE_X4Y91                                                       r  compressor/gpc186/carry4_inst0/DI[0]
    SLICE_X4Y91          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.601     6.724 r  compressor/gpc186/carry4_inst0/CO[3]
                         net (fo=4, routed)           0.712     7.436    compressor/gpc262/lut6_2_inst0/I4
    SLICE_X5Y94                                                       r  compressor/gpc262/lut6_2_inst0/LUT5/I4
    SLICE_X5Y94          LUT5 (Prop_lut5_I4_O)        0.105     7.541 r  compressor/gpc262/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.454     7.995    compressor/gpc262/lut6_2_inst0_n_0
    SLICE_X5Y93                                                       r  compressor/gpc262/carry4_inst0/DI[0]
    SLICE_X5Y93          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.640     8.635 r  compressor/gpc262/carry4_inst0/O[2]
                         net (fo=1, routed)           0.343     8.978    compressor/gpc307/lut6_2_inst3/I5
    SLICE_X4Y92                                                       r  compressor/gpc307/lut6_2_inst3/LUT6/I5
    SLICE_X4Y92          LUT6 (Prop_lut6_I5_O)        0.230     9.208 r  compressor/gpc307/lut6_2_inst3/LUT6/O
                         net (fo=1, routed)           0.000     9.208    compressor/gpc307/lut6_2_inst3_n_1
    SLICE_X4Y92                                                       r  compressor/gpc307/carry4_inst0/S[3]
    SLICE_X4Y92          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     9.507 r  compressor/gpc307/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.511    10.018    compressor/gpc349/src0[2]
    SLICE_X4Y93                                                       r  compressor/gpc349/lut2_prop0/I1
    SLICE_X4Y93          LUT2 (Prop_lut2_I1_O)        0.097    10.115 r  compressor/gpc349/lut2_prop0/O
                         net (fo=1, routed)           0.000    10.115    compressor/gpc349/lut2_prop0_n_0
    SLICE_X4Y93                                                       r  compressor/gpc349/carry4_inst0/S[0]
    SLICE_X4Y93          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    10.510 r  compressor/gpc349/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.795    11.305    compressor/gpc389/src0[1]
    SLICE_X0Y94                                                       r  compressor/gpc389/lut2_prop0/I1
    SLICE_X0Y94          LUT2 (Prop_lut2_I1_O)        0.097    11.402 r  compressor/gpc389/lut2_prop0/O
                         net (fo=1, routed)           0.000    11.402    compressor/gpc389/lut2_prop0_n_0
    SLICE_X0Y94                                                       r  compressor/gpc389/carry4_inst0/S[0]
    SLICE_X0Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    11.797 r  compressor/gpc389/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.618    12.415    compressor/gpc423/src0[4]
    SLICE_X0Y97                                                       r  compressor/gpc423/lut4_prop0/I3
    SLICE_X0Y97          LUT4 (Prop_lut4_I3_O)        0.097    12.512 r  compressor/gpc423/lut4_prop0/O
                         net (fo=1, routed)           0.000    12.512    compressor/gpc423/lut4_prop0_n_0
    SLICE_X0Y97                                                       r  compressor/gpc423/carry4_inst0/S[0]
    SLICE_X0Y97          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    12.907 r  compressor/gpc423/carry4_inst0/CO[3]
                         net (fo=1, routed)           2.098    15.005    dst31_OBUF[0]
    R17                                                               r  dst31_OBUF[0]_inst/I
    R17                  OBUF (Prop_obuf_I_O)         2.263    17.268 r  dst31_OBUF[0]_inst/O
                         net (fo=0)                   0.000    17.268    dst31[0]
    R17                                                               r  dst31[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src9_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst30[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.187ns  (logic 7.826ns (45.534%)  route 9.361ns (54.466%))
  Logic Levels:           18  (CARRY4=8 FDRE=1 LUT2=2 LUT4=1 LUT5=4 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE                         0.000     0.000 r  src9_reg[6]/C
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src9_reg[6]/Q
                         net (fo=5, routed)           1.069     1.410    compressor/gpc4/lut6_2_inst0/I1
    SLICE_X4Y89                                                       r  compressor/gpc4/lut6_2_inst0/LUT5/I1
    SLICE_X4Y89          LUT5 (Prop_lut5_I1_O)        0.097     1.507 r  compressor/gpc4/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.699     2.206    compressor/gpc4/lut6_2_inst0_n_0
    SLICE_X4Y90                                                       r  compressor/gpc4/carry4_inst0/DI[0]
    SLICE_X4Y90          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.622     2.828 r  compressor/gpc4/carry4_inst0/O[2]
                         net (fo=4, routed)           0.380     3.208    compressor/gpc105/lut6_2_inst0/I4
    SLICE_X7Y90                                                       r  compressor/gpc105/lut6_2_inst0/LUT5/I4
    SLICE_X7Y90          LUT5 (Prop_lut5_I4_O)        0.238     3.446 r  compressor/gpc105/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.793     4.239    compressor/gpc105/lut6_2_inst0_n_0
    SLICE_X6Y90                                                       r  compressor/gpc105/carry4_inst0/DI[0]
    SLICE_X6Y90          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.501     4.740 r  compressor/gpc105/carry4_inst0/O[1]
                         net (fo=4, routed)           0.534     5.274    compressor/gpc186/lut6_2_inst0/I3
    SLICE_X5Y91                                                       r  compressor/gpc186/lut6_2_inst0/LUT5/I3
    SLICE_X5Y91          LUT5 (Prop_lut5_I3_O)        0.232     5.506 r  compressor/gpc186/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.617     6.123    compressor/gpc186/lut6_2_inst0_n_0
    SLICE_X4Y91                                                       r  compressor/gpc186/carry4_inst0/DI[0]
    SLICE_X4Y91          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.601     6.724 r  compressor/gpc186/carry4_inst0/CO[3]
                         net (fo=4, routed)           0.712     7.436    compressor/gpc262/lut6_2_inst0/I4
    SLICE_X5Y94                                                       r  compressor/gpc262/lut6_2_inst0/LUT5/I4
    SLICE_X5Y94          LUT5 (Prop_lut5_I4_O)        0.105     7.541 r  compressor/gpc262/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.454     7.995    compressor/gpc262/lut6_2_inst0_n_0
    SLICE_X5Y93                                                       r  compressor/gpc262/carry4_inst0/DI[0]
    SLICE_X5Y93          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.640     8.635 r  compressor/gpc262/carry4_inst0/O[2]
                         net (fo=1, routed)           0.343     8.978    compressor/gpc307/lut6_2_inst3/I5
    SLICE_X4Y92                                                       r  compressor/gpc307/lut6_2_inst3/LUT6/I5
    SLICE_X4Y92          LUT6 (Prop_lut6_I5_O)        0.230     9.208 r  compressor/gpc307/lut6_2_inst3/LUT6/O
                         net (fo=1, routed)           0.000     9.208    compressor/gpc307/lut6_2_inst3_n_1
    SLICE_X4Y92                                                       r  compressor/gpc307/carry4_inst0/S[3]
    SLICE_X4Y92          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     9.507 r  compressor/gpc307/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.511    10.018    compressor/gpc349/src0[2]
    SLICE_X4Y93                                                       r  compressor/gpc349/lut2_prop0/I1
    SLICE_X4Y93          LUT2 (Prop_lut2_I1_O)        0.097    10.115 r  compressor/gpc349/lut2_prop0/O
                         net (fo=1, routed)           0.000    10.115    compressor/gpc349/lut2_prop0_n_0
    SLICE_X4Y93                                                       r  compressor/gpc349/carry4_inst0/S[0]
    SLICE_X4Y93          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    10.510 r  compressor/gpc349/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.795    11.305    compressor/gpc389/src0[1]
    SLICE_X0Y94                                                       r  compressor/gpc389/lut2_prop0/I1
    SLICE_X0Y94          LUT2 (Prop_lut2_I1_O)        0.097    11.402 r  compressor/gpc389/lut2_prop0/O
                         net (fo=1, routed)           0.000    11.402    compressor/gpc389/lut2_prop0_n_0
    SLICE_X0Y94                                                       r  compressor/gpc389/carry4_inst0/S[0]
    SLICE_X0Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    11.797 r  compressor/gpc389/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.618    12.415    compressor/gpc423/src0[4]
    SLICE_X0Y97                                                       r  compressor/gpc423/lut4_prop0/I3
    SLICE_X0Y97          LUT4 (Prop_lut4_I3_O)        0.097    12.512 r  compressor/gpc423/lut4_prop0/O
                         net (fo=1, routed)           0.000    12.512    compressor/gpc423/lut4_prop0_n_0
    SLICE_X0Y97                                                       r  compressor/gpc423/carry4_inst0/S[0]
    SLICE_X0Y97          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.452    12.964 r  compressor/gpc423/carry4_inst0/O[3]
                         net (fo=1, routed)           1.836    14.800    dst30_OBUF[0]
    P15                                                               r  dst30_OBUF[0]_inst/I
    P15                  OBUF (Prop_obuf_I_O)         2.387    17.187 r  dst30_OBUF[0]_inst/O
                         net (fo=0)                   0.000    17.187    dst30[0]
    P15                                                               r  dst30[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src9_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst28[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.179ns  (logic 7.689ns (44.757%)  route 9.490ns (55.243%))
  Logic Levels:           18  (CARRY4=8 FDRE=1 LUT2=2 LUT4=1 LUT5=4 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE                         0.000     0.000 r  src9_reg[6]/C
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src9_reg[6]/Q
                         net (fo=5, routed)           1.069     1.410    compressor/gpc4/lut6_2_inst0/I1
    SLICE_X4Y89                                                       r  compressor/gpc4/lut6_2_inst0/LUT5/I1
    SLICE_X4Y89          LUT5 (Prop_lut5_I1_O)        0.097     1.507 r  compressor/gpc4/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.699     2.206    compressor/gpc4/lut6_2_inst0_n_0
    SLICE_X4Y90                                                       r  compressor/gpc4/carry4_inst0/DI[0]
    SLICE_X4Y90          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.622     2.828 r  compressor/gpc4/carry4_inst0/O[2]
                         net (fo=4, routed)           0.380     3.208    compressor/gpc105/lut6_2_inst0/I4
    SLICE_X7Y90                                                       r  compressor/gpc105/lut6_2_inst0/LUT5/I4
    SLICE_X7Y90          LUT5 (Prop_lut5_I4_O)        0.238     3.446 r  compressor/gpc105/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.793     4.239    compressor/gpc105/lut6_2_inst0_n_0
    SLICE_X6Y90                                                       r  compressor/gpc105/carry4_inst0/DI[0]
    SLICE_X6Y90          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.501     4.740 r  compressor/gpc105/carry4_inst0/O[1]
                         net (fo=4, routed)           0.534     5.274    compressor/gpc186/lut6_2_inst0/I3
    SLICE_X5Y91                                                       r  compressor/gpc186/lut6_2_inst0/LUT5/I3
    SLICE_X5Y91          LUT5 (Prop_lut5_I3_O)        0.232     5.506 r  compressor/gpc186/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.617     6.123    compressor/gpc186/lut6_2_inst0_n_0
    SLICE_X4Y91                                                       r  compressor/gpc186/carry4_inst0/DI[0]
    SLICE_X4Y91          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.601     6.724 r  compressor/gpc186/carry4_inst0/CO[3]
                         net (fo=4, routed)           0.712     7.436    compressor/gpc262/lut6_2_inst0/I4
    SLICE_X5Y94                                                       r  compressor/gpc262/lut6_2_inst0/LUT5/I4
    SLICE_X5Y94          LUT5 (Prop_lut5_I4_O)        0.105     7.541 r  compressor/gpc262/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.454     7.995    compressor/gpc262/lut6_2_inst0_n_0
    SLICE_X5Y93                                                       r  compressor/gpc262/carry4_inst0/DI[0]
    SLICE_X5Y93          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.640     8.635 r  compressor/gpc262/carry4_inst0/O[2]
                         net (fo=1, routed)           0.343     8.978    compressor/gpc307/lut6_2_inst3/I5
    SLICE_X4Y92                                                       r  compressor/gpc307/lut6_2_inst3/LUT6/I5
    SLICE_X4Y92          LUT6 (Prop_lut6_I5_O)        0.230     9.208 r  compressor/gpc307/lut6_2_inst3/LUT6/O
                         net (fo=1, routed)           0.000     9.208    compressor/gpc307/lut6_2_inst3_n_1
    SLICE_X4Y92                                                       r  compressor/gpc307/carry4_inst0/S[3]
    SLICE_X4Y92          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     9.507 r  compressor/gpc307/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.511    10.018    compressor/gpc349/src0[2]
    SLICE_X4Y93                                                       r  compressor/gpc349/lut2_prop0/I1
    SLICE_X4Y93          LUT2 (Prop_lut2_I1_O)        0.097    10.115 r  compressor/gpc349/lut2_prop0/O
                         net (fo=1, routed)           0.000    10.115    compressor/gpc349/lut2_prop0_n_0
    SLICE_X4Y93                                                       r  compressor/gpc349/carry4_inst0/S[0]
    SLICE_X4Y93          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    10.510 r  compressor/gpc349/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.795    11.305    compressor/gpc389/src0[1]
    SLICE_X0Y94                                                       r  compressor/gpc389/lut2_prop0/I1
    SLICE_X0Y94          LUT2 (Prop_lut2_I1_O)        0.097    11.402 r  compressor/gpc389/lut2_prop0/O
                         net (fo=1, routed)           0.000    11.402    compressor/gpc389/lut2_prop0_n_0
    SLICE_X0Y94                                                       r  compressor/gpc389/carry4_inst0/S[0]
    SLICE_X0Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    11.797 r  compressor/gpc389/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.618    12.415    compressor/gpc423/src0[4]
    SLICE_X0Y97                                                       r  compressor/gpc423/lut4_prop0/I3
    SLICE_X0Y97          LUT4 (Prop_lut4_I3_O)        0.097    12.512 r  compressor/gpc423/lut4_prop0/O
                         net (fo=1, routed)           0.000    12.512    compressor/gpc423/lut4_prop0_n_0
    SLICE_X0Y97                                                       r  compressor/gpc423/carry4_inst0/S[0]
    SLICE_X0Y97          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303    12.815 r  compressor/gpc423/carry4_inst0/O[1]
                         net (fo=1, routed)           1.965    14.780    dst28_OBUF[0]
    T15                                                               r  dst28_OBUF[0]_inst/I
    T15                  OBUF (Prop_obuf_I_O)         2.399    17.179 r  dst28_OBUF[0]_inst/O
                         net (fo=0)                   0.000    17.179    dst28[0]
    T15                                                               r  dst28[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src9_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst27[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.079ns  (logic 7.554ns (44.231%)  route 9.525ns (55.769%))
  Logic Levels:           18  (CARRY4=8 FDRE=1 LUT2=2 LUT4=1 LUT5=4 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE                         0.000     0.000 r  src9_reg[6]/C
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src9_reg[6]/Q
                         net (fo=5, routed)           1.069     1.410    compressor/gpc4/lut6_2_inst0/I1
    SLICE_X4Y89                                                       r  compressor/gpc4/lut6_2_inst0/LUT5/I1
    SLICE_X4Y89          LUT5 (Prop_lut5_I1_O)        0.097     1.507 r  compressor/gpc4/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.699     2.206    compressor/gpc4/lut6_2_inst0_n_0
    SLICE_X4Y90                                                       r  compressor/gpc4/carry4_inst0/DI[0]
    SLICE_X4Y90          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.622     2.828 r  compressor/gpc4/carry4_inst0/O[2]
                         net (fo=4, routed)           0.380     3.208    compressor/gpc105/lut6_2_inst0/I4
    SLICE_X7Y90                                                       r  compressor/gpc105/lut6_2_inst0/LUT5/I4
    SLICE_X7Y90          LUT5 (Prop_lut5_I4_O)        0.238     3.446 r  compressor/gpc105/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.793     4.239    compressor/gpc105/lut6_2_inst0_n_0
    SLICE_X6Y90                                                       r  compressor/gpc105/carry4_inst0/DI[0]
    SLICE_X6Y90          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.501     4.740 r  compressor/gpc105/carry4_inst0/O[1]
                         net (fo=4, routed)           0.534     5.274    compressor/gpc186/lut6_2_inst0/I3
    SLICE_X5Y91                                                       r  compressor/gpc186/lut6_2_inst0/LUT5/I3
    SLICE_X5Y91          LUT5 (Prop_lut5_I3_O)        0.232     5.506 r  compressor/gpc186/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.617     6.123    compressor/gpc186/lut6_2_inst0_n_0
    SLICE_X4Y91                                                       r  compressor/gpc186/carry4_inst0/DI[0]
    SLICE_X4Y91          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.601     6.724 r  compressor/gpc186/carry4_inst0/CO[3]
                         net (fo=4, routed)           0.712     7.436    compressor/gpc262/lut6_2_inst0/I4
    SLICE_X5Y94                                                       r  compressor/gpc262/lut6_2_inst0/LUT5/I4
    SLICE_X5Y94          LUT5 (Prop_lut5_I4_O)        0.105     7.541 r  compressor/gpc262/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.454     7.995    compressor/gpc262/lut6_2_inst0_n_0
    SLICE_X5Y93                                                       r  compressor/gpc262/carry4_inst0/DI[0]
    SLICE_X5Y93          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.640     8.635 r  compressor/gpc262/carry4_inst0/O[2]
                         net (fo=1, routed)           0.343     8.978    compressor/gpc307/lut6_2_inst3/I5
    SLICE_X4Y92                                                       r  compressor/gpc307/lut6_2_inst3/LUT6/I5
    SLICE_X4Y92          LUT6 (Prop_lut6_I5_O)        0.230     9.208 r  compressor/gpc307/lut6_2_inst3/LUT6/O
                         net (fo=1, routed)           0.000     9.208    compressor/gpc307/lut6_2_inst3_n_1
    SLICE_X4Y92                                                       r  compressor/gpc307/carry4_inst0/S[3]
    SLICE_X4Y92          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     9.507 r  compressor/gpc307/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.511    10.018    compressor/gpc349/src0[2]
    SLICE_X4Y93                                                       r  compressor/gpc349/lut2_prop0/I1
    SLICE_X4Y93          LUT2 (Prop_lut2_I1_O)        0.097    10.115 r  compressor/gpc349/lut2_prop0/O
                         net (fo=1, routed)           0.000    10.115    compressor/gpc349/lut2_prop0_n_0
    SLICE_X4Y93                                                       r  compressor/gpc349/carry4_inst0/S[0]
    SLICE_X4Y93          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    10.510 r  compressor/gpc349/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.795    11.305    compressor/gpc389/src0[1]
    SLICE_X0Y94                                                       r  compressor/gpc389/lut2_prop0/I1
    SLICE_X0Y94          LUT2 (Prop_lut2_I1_O)        0.097    11.402 r  compressor/gpc389/lut2_prop0/O
                         net (fo=1, routed)           0.000    11.402    compressor/gpc389/lut2_prop0_n_0
    SLICE_X0Y94                                                       r  compressor/gpc389/carry4_inst0/S[0]
    SLICE_X0Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    11.797 r  compressor/gpc389/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.618    12.415    compressor/gpc423/src0[4]
    SLICE_X0Y97                                                       r  compressor/gpc423/lut4_prop0/I3
    SLICE_X0Y97          LUT4 (Prop_lut4_I3_O)        0.097    12.512 r  compressor/gpc423/lut4_prop0/O
                         net (fo=1, routed)           0.000    12.512    compressor/gpc423/lut4_prop0_n_0
    SLICE_X0Y97                                                       r  compressor/gpc423/carry4_inst0/S[0]
    SLICE_X0Y97          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.187    12.699 r  compressor/gpc423/carry4_inst0/O[0]
                         net (fo=1, routed)           2.000    14.699    dst27_OBUF[0]
    R16                                                               r  dst27_OBUF[0]_inst/I
    R16                  OBUF (Prop_obuf_I_O)         2.380    17.079 r  dst27_OBUF[0]_inst/O
                         net (fo=0)                   0.000    17.079    dst27[0]
    R16                                                               r  dst27[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src9_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst26[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.196ns  (logic 7.332ns (45.268%)  route 8.864ns (54.732%))
  Logic Levels:           16  (CARRY4=7 FDRE=1 LUT2=2 LUT5=4 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE                         0.000     0.000 r  src9_reg[6]/C
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src9_reg[6]/Q
                         net (fo=5, routed)           1.069     1.410    compressor/gpc4/lut6_2_inst0/I1
    SLICE_X4Y89                                                       r  compressor/gpc4/lut6_2_inst0/LUT5/I1
    SLICE_X4Y89          LUT5 (Prop_lut5_I1_O)        0.097     1.507 r  compressor/gpc4/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.699     2.206    compressor/gpc4/lut6_2_inst0_n_0
    SLICE_X4Y90                                                       r  compressor/gpc4/carry4_inst0/DI[0]
    SLICE_X4Y90          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.622     2.828 r  compressor/gpc4/carry4_inst0/O[2]
                         net (fo=4, routed)           0.380     3.208    compressor/gpc105/lut6_2_inst0/I4
    SLICE_X7Y90                                                       r  compressor/gpc105/lut6_2_inst0/LUT5/I4
    SLICE_X7Y90          LUT5 (Prop_lut5_I4_O)        0.238     3.446 r  compressor/gpc105/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.793     4.239    compressor/gpc105/lut6_2_inst0_n_0
    SLICE_X6Y90                                                       r  compressor/gpc105/carry4_inst0/DI[0]
    SLICE_X6Y90          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.501     4.740 r  compressor/gpc105/carry4_inst0/O[1]
                         net (fo=4, routed)           0.534     5.274    compressor/gpc186/lut6_2_inst0/I3
    SLICE_X5Y91                                                       r  compressor/gpc186/lut6_2_inst0/LUT5/I3
    SLICE_X5Y91          LUT5 (Prop_lut5_I3_O)        0.232     5.506 r  compressor/gpc186/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.617     6.123    compressor/gpc186/lut6_2_inst0_n_0
    SLICE_X4Y91                                                       r  compressor/gpc186/carry4_inst0/DI[0]
    SLICE_X4Y91          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.601     6.724 r  compressor/gpc186/carry4_inst0/CO[3]
                         net (fo=4, routed)           0.712     7.436    compressor/gpc262/lut6_2_inst0/I4
    SLICE_X5Y94                                                       r  compressor/gpc262/lut6_2_inst0/LUT5/I4
    SLICE_X5Y94          LUT5 (Prop_lut5_I4_O)        0.105     7.541 r  compressor/gpc262/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.454     7.995    compressor/gpc262/lut6_2_inst0_n_0
    SLICE_X5Y93                                                       r  compressor/gpc262/carry4_inst0/DI[0]
    SLICE_X5Y93          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.640     8.635 r  compressor/gpc262/carry4_inst0/O[2]
                         net (fo=1, routed)           0.343     8.978    compressor/gpc307/lut6_2_inst3/I5
    SLICE_X4Y92                                                       r  compressor/gpc307/lut6_2_inst3/LUT6/I5
    SLICE_X4Y92          LUT6 (Prop_lut6_I5_O)        0.230     9.208 r  compressor/gpc307/lut6_2_inst3/LUT6/O
                         net (fo=1, routed)           0.000     9.208    compressor/gpc307/lut6_2_inst3_n_1
    SLICE_X4Y92                                                       r  compressor/gpc307/carry4_inst0/S[3]
    SLICE_X4Y92          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     9.507 r  compressor/gpc307/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.511    10.018    compressor/gpc349/src0[2]
    SLICE_X4Y93                                                       r  compressor/gpc349/lut2_prop0/I1
    SLICE_X4Y93          LUT2 (Prop_lut2_I1_O)        0.097    10.115 r  compressor/gpc349/lut2_prop0/O
                         net (fo=1, routed)           0.000    10.115    compressor/gpc349/lut2_prop0_n_0
    SLICE_X4Y93                                                       r  compressor/gpc349/carry4_inst0/S[0]
    SLICE_X4Y93          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    10.510 r  compressor/gpc349/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.795    11.305    compressor/gpc389/src0[1]
    SLICE_X0Y94                                                       r  compressor/gpc389/lut2_prop0/I1
    SLICE_X0Y94          LUT2 (Prop_lut2_I1_O)        0.097    11.402 r  compressor/gpc389/lut2_prop0/O
                         net (fo=1, routed)           0.000    11.402    compressor/gpc389/lut2_prop0_n_0
    SLICE_X0Y94                                                       r  compressor/gpc389/carry4_inst0/S[0]
    SLICE_X0Y94          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.452    11.854 r  compressor/gpc389/carry4_inst0/O[3]
                         net (fo=1, routed)           1.958    13.811    dst26_OBUF[0]
    T16                                                               r  dst26_OBUF[0]_inst/I
    T16                  OBUF (Prop_obuf_I_O)         2.385    16.196 r  dst26_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.196    dst26[0]
    T16                                                               r  dst26[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src9_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst25[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.158ns  (logic 7.303ns (45.198%)  route 8.855ns (54.802%))
  Logic Levels:           16  (CARRY4=7 FDRE=1 LUT2=2 LUT5=4 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE                         0.000     0.000 r  src9_reg[6]/C
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src9_reg[6]/Q
                         net (fo=5, routed)           1.069     1.410    compressor/gpc4/lut6_2_inst0/I1
    SLICE_X4Y89                                                       r  compressor/gpc4/lut6_2_inst0/LUT5/I1
    SLICE_X4Y89          LUT5 (Prop_lut5_I1_O)        0.097     1.507 r  compressor/gpc4/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.699     2.206    compressor/gpc4/lut6_2_inst0_n_0
    SLICE_X4Y90                                                       r  compressor/gpc4/carry4_inst0/DI[0]
    SLICE_X4Y90          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.622     2.828 r  compressor/gpc4/carry4_inst0/O[2]
                         net (fo=4, routed)           0.380     3.208    compressor/gpc105/lut6_2_inst0/I4
    SLICE_X7Y90                                                       r  compressor/gpc105/lut6_2_inst0/LUT5/I4
    SLICE_X7Y90          LUT5 (Prop_lut5_I4_O)        0.238     3.446 r  compressor/gpc105/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.793     4.239    compressor/gpc105/lut6_2_inst0_n_0
    SLICE_X6Y90                                                       r  compressor/gpc105/carry4_inst0/DI[0]
    SLICE_X6Y90          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.501     4.740 r  compressor/gpc105/carry4_inst0/O[1]
                         net (fo=4, routed)           0.534     5.274    compressor/gpc186/lut6_2_inst0/I3
    SLICE_X5Y91                                                       r  compressor/gpc186/lut6_2_inst0/LUT5/I3
    SLICE_X5Y91          LUT5 (Prop_lut5_I3_O)        0.232     5.506 r  compressor/gpc186/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.617     6.123    compressor/gpc186/lut6_2_inst0_n_0
    SLICE_X4Y91                                                       r  compressor/gpc186/carry4_inst0/DI[0]
    SLICE_X4Y91          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.601     6.724 r  compressor/gpc186/carry4_inst0/CO[3]
                         net (fo=4, routed)           0.712     7.436    compressor/gpc262/lut6_2_inst0/I4
    SLICE_X5Y94                                                       r  compressor/gpc262/lut6_2_inst0/LUT5/I4
    SLICE_X5Y94          LUT5 (Prop_lut5_I4_O)        0.105     7.541 r  compressor/gpc262/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.454     7.995    compressor/gpc262/lut6_2_inst0_n_0
    SLICE_X5Y93                                                       r  compressor/gpc262/carry4_inst0/DI[0]
    SLICE_X5Y93          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.640     8.635 r  compressor/gpc262/carry4_inst0/O[2]
                         net (fo=1, routed)           0.343     8.978    compressor/gpc307/lut6_2_inst3/I5
    SLICE_X4Y92                                                       r  compressor/gpc307/lut6_2_inst3/LUT6/I5
    SLICE_X4Y92          LUT6 (Prop_lut6_I5_O)        0.230     9.208 r  compressor/gpc307/lut6_2_inst3/LUT6/O
                         net (fo=1, routed)           0.000     9.208    compressor/gpc307/lut6_2_inst3_n_1
    SLICE_X4Y92                                                       r  compressor/gpc307/carry4_inst0/S[3]
    SLICE_X4Y92          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     9.507 r  compressor/gpc307/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.511    10.018    compressor/gpc349/src0[2]
    SLICE_X4Y93                                                       r  compressor/gpc349/lut2_prop0/I1
    SLICE_X4Y93          LUT2 (Prop_lut2_I1_O)        0.097    10.115 r  compressor/gpc349/lut2_prop0/O
                         net (fo=1, routed)           0.000    10.115    compressor/gpc349/lut2_prop0_n_0
    SLICE_X4Y93                                                       r  compressor/gpc349/carry4_inst0/S[0]
    SLICE_X4Y93          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    10.510 r  compressor/gpc349/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.795    11.305    compressor/gpc389/src0[1]
    SLICE_X0Y94                                                       r  compressor/gpc389/lut2_prop0/I1
    SLICE_X0Y94          LUT2 (Prop_lut2_I1_O)        0.097    11.402 r  compressor/gpc389/lut2_prop0/O
                         net (fo=1, routed)           0.000    11.402    compressor/gpc389/lut2_prop0_n_0
    SLICE_X0Y94                                                       r  compressor/gpc389/carry4_inst0/S[0]
    SLICE_X0Y94          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.407    11.809 r  compressor/gpc389/carry4_inst0/O[2]
                         net (fo=1, routed)           1.948    13.757    dst25_OBUF[0]
    V15                                                               r  dst25_OBUF[0]_inst/I
    V15                  OBUF (Prop_obuf_I_O)         2.401    16.158 r  dst25_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.158    dst25[0]
    V15                                                               r  dst25[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src9_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst24[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.109ns  (logic 7.190ns (44.634%)  route 8.919ns (55.366%))
  Logic Levels:           16  (CARRY4=7 FDRE=1 LUT2=2 LUT5=4 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE                         0.000     0.000 r  src9_reg[6]/C
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src9_reg[6]/Q
                         net (fo=5, routed)           1.069     1.410    compressor/gpc4/lut6_2_inst0/I1
    SLICE_X4Y89                                                       r  compressor/gpc4/lut6_2_inst0/LUT5/I1
    SLICE_X4Y89          LUT5 (Prop_lut5_I1_O)        0.097     1.507 r  compressor/gpc4/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.699     2.206    compressor/gpc4/lut6_2_inst0_n_0
    SLICE_X4Y90                                                       r  compressor/gpc4/carry4_inst0/DI[0]
    SLICE_X4Y90          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.622     2.828 r  compressor/gpc4/carry4_inst0/O[2]
                         net (fo=4, routed)           0.380     3.208    compressor/gpc105/lut6_2_inst0/I4
    SLICE_X7Y90                                                       r  compressor/gpc105/lut6_2_inst0/LUT5/I4
    SLICE_X7Y90          LUT5 (Prop_lut5_I4_O)        0.238     3.446 r  compressor/gpc105/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.793     4.239    compressor/gpc105/lut6_2_inst0_n_0
    SLICE_X6Y90                                                       r  compressor/gpc105/carry4_inst0/DI[0]
    SLICE_X6Y90          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.501     4.740 r  compressor/gpc105/carry4_inst0/O[1]
                         net (fo=4, routed)           0.534     5.274    compressor/gpc186/lut6_2_inst0/I3
    SLICE_X5Y91                                                       r  compressor/gpc186/lut6_2_inst0/LUT5/I3
    SLICE_X5Y91          LUT5 (Prop_lut5_I3_O)        0.232     5.506 r  compressor/gpc186/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.617     6.123    compressor/gpc186/lut6_2_inst0_n_0
    SLICE_X4Y91                                                       r  compressor/gpc186/carry4_inst0/DI[0]
    SLICE_X4Y91          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.601     6.724 r  compressor/gpc186/carry4_inst0/CO[3]
                         net (fo=4, routed)           0.712     7.436    compressor/gpc262/lut6_2_inst0/I4
    SLICE_X5Y94                                                       r  compressor/gpc262/lut6_2_inst0/LUT5/I4
    SLICE_X5Y94          LUT5 (Prop_lut5_I4_O)        0.105     7.541 r  compressor/gpc262/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.454     7.995    compressor/gpc262/lut6_2_inst0_n_0
    SLICE_X5Y93                                                       r  compressor/gpc262/carry4_inst0/DI[0]
    SLICE_X5Y93          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.640     8.635 r  compressor/gpc262/carry4_inst0/O[2]
                         net (fo=1, routed)           0.343     8.978    compressor/gpc307/lut6_2_inst3/I5
    SLICE_X4Y92                                                       r  compressor/gpc307/lut6_2_inst3/LUT6/I5
    SLICE_X4Y92          LUT6 (Prop_lut6_I5_O)        0.230     9.208 r  compressor/gpc307/lut6_2_inst3/LUT6/O
                         net (fo=1, routed)           0.000     9.208    compressor/gpc307/lut6_2_inst3_n_1
    SLICE_X4Y92                                                       r  compressor/gpc307/carry4_inst0/S[3]
    SLICE_X4Y92          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     9.507 r  compressor/gpc307/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.511    10.018    compressor/gpc349/src0[2]
    SLICE_X4Y93                                                       r  compressor/gpc349/lut2_prop0/I1
    SLICE_X4Y93          LUT2 (Prop_lut2_I1_O)        0.097    10.115 r  compressor/gpc349/lut2_prop0/O
                         net (fo=1, routed)           0.000    10.115    compressor/gpc349/lut2_prop0_n_0
    SLICE_X4Y93                                                       r  compressor/gpc349/carry4_inst0/S[0]
    SLICE_X4Y93          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    10.510 r  compressor/gpc349/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.795    11.305    compressor/gpc389/src0[1]
    SLICE_X0Y94                                                       r  compressor/gpc389/lut2_prop0/I1
    SLICE_X0Y94          LUT2 (Prop_lut2_I1_O)        0.097    11.402 r  compressor/gpc389/lut2_prop0/O
                         net (fo=1, routed)           0.000    11.402    compressor/gpc389/lut2_prop0_n_0
    SLICE_X0Y94                                                       r  compressor/gpc389/carry4_inst0/S[0]
    SLICE_X0Y94          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303    11.705 r  compressor/gpc389/carry4_inst0/O[1]
                         net (fo=1, routed)           2.012    13.717    dst24_OBUF[0]
    V16                                                               r  dst24_OBUF[0]_inst/I
    V16                  OBUF (Prop_obuf_I_O)         2.392    16.109 r  dst24_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.109    dst24[0]
    V16                                                               r  dst24[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src9_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst23[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.887ns  (logic 7.080ns (44.566%)  route 8.807ns (55.434%))
  Logic Levels:           16  (CARRY4=7 FDRE=1 LUT2=2 LUT5=4 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE                         0.000     0.000 r  src9_reg[6]/C
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src9_reg[6]/Q
                         net (fo=5, routed)           1.069     1.410    compressor/gpc4/lut6_2_inst0/I1
    SLICE_X4Y89                                                       r  compressor/gpc4/lut6_2_inst0/LUT5/I1
    SLICE_X4Y89          LUT5 (Prop_lut5_I1_O)        0.097     1.507 r  compressor/gpc4/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.699     2.206    compressor/gpc4/lut6_2_inst0_n_0
    SLICE_X4Y90                                                       r  compressor/gpc4/carry4_inst0/DI[0]
    SLICE_X4Y90          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.622     2.828 r  compressor/gpc4/carry4_inst0/O[2]
                         net (fo=4, routed)           0.380     3.208    compressor/gpc105/lut6_2_inst0/I4
    SLICE_X7Y90                                                       r  compressor/gpc105/lut6_2_inst0/LUT5/I4
    SLICE_X7Y90          LUT5 (Prop_lut5_I4_O)        0.238     3.446 r  compressor/gpc105/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.793     4.239    compressor/gpc105/lut6_2_inst0_n_0
    SLICE_X6Y90                                                       r  compressor/gpc105/carry4_inst0/DI[0]
    SLICE_X6Y90          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.501     4.740 r  compressor/gpc105/carry4_inst0/O[1]
                         net (fo=4, routed)           0.534     5.274    compressor/gpc186/lut6_2_inst0/I3
    SLICE_X5Y91                                                       r  compressor/gpc186/lut6_2_inst0/LUT5/I3
    SLICE_X5Y91          LUT5 (Prop_lut5_I3_O)        0.232     5.506 r  compressor/gpc186/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.617     6.123    compressor/gpc186/lut6_2_inst0_n_0
    SLICE_X4Y91                                                       r  compressor/gpc186/carry4_inst0/DI[0]
    SLICE_X4Y91          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.601     6.724 r  compressor/gpc186/carry4_inst0/CO[3]
                         net (fo=4, routed)           0.712     7.436    compressor/gpc262/lut6_2_inst0/I4
    SLICE_X5Y94                                                       r  compressor/gpc262/lut6_2_inst0/LUT5/I4
    SLICE_X5Y94          LUT5 (Prop_lut5_I4_O)        0.105     7.541 r  compressor/gpc262/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.454     7.995    compressor/gpc262/lut6_2_inst0_n_0
    SLICE_X5Y93                                                       r  compressor/gpc262/carry4_inst0/DI[0]
    SLICE_X5Y93          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.640     8.635 r  compressor/gpc262/carry4_inst0/O[2]
                         net (fo=1, routed)           0.343     8.978    compressor/gpc307/lut6_2_inst3/I5
    SLICE_X4Y92                                                       r  compressor/gpc307/lut6_2_inst3/LUT6/I5
    SLICE_X4Y92          LUT6 (Prop_lut6_I5_O)        0.230     9.208 r  compressor/gpc307/lut6_2_inst3/LUT6/O
                         net (fo=1, routed)           0.000     9.208    compressor/gpc307/lut6_2_inst3_n_1
    SLICE_X4Y92                                                       r  compressor/gpc307/carry4_inst0/S[3]
    SLICE_X4Y92          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     9.507 r  compressor/gpc307/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.511    10.018    compressor/gpc349/src0[2]
    SLICE_X4Y93                                                       r  compressor/gpc349/lut2_prop0/I1
    SLICE_X4Y93          LUT2 (Prop_lut2_I1_O)        0.097    10.115 r  compressor/gpc349/lut2_prop0/O
                         net (fo=1, routed)           0.000    10.115    compressor/gpc349/lut2_prop0_n_0
    SLICE_X4Y93                                                       r  compressor/gpc349/carry4_inst0/S[0]
    SLICE_X4Y93          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    10.510 r  compressor/gpc349/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.795    11.305    compressor/gpc389/src0[1]
    SLICE_X0Y94                                                       r  compressor/gpc389/lut2_prop0/I1
    SLICE_X0Y94          LUT2 (Prop_lut2_I1_O)        0.097    11.402 r  compressor/gpc389/lut2_prop0/O
                         net (fo=1, routed)           0.000    11.402    compressor/gpc389/lut2_prop0_n_0
    SLICE_X0Y94                                                       r  compressor/gpc389/carry4_inst0/S[0]
    SLICE_X0Y94          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.187    11.589 r  compressor/gpc389/carry4_inst0/O[0]
                         net (fo=1, routed)           1.900    13.489    dst23_OBUF[0]
    U17                                                               r  dst23_OBUF[0]_inst/I
    U17                  OBUF (Prop_obuf_I_O)         2.398    15.887 r  dst23_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.887    dst23[0]
    U17                                                               r  dst23[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src9_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst21[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.059ns  (logic 6.815ns (45.253%)  route 8.244ns (54.747%))
  Logic Levels:           14  (CARRY4=6 FDRE=1 LUT2=1 LUT5=4 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE                         0.000     0.000 r  src9_reg[6]/C
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src9_reg[6]/Q
                         net (fo=5, routed)           1.069     1.410    compressor/gpc4/lut6_2_inst0/I1
    SLICE_X4Y89                                                       r  compressor/gpc4/lut6_2_inst0/LUT5/I1
    SLICE_X4Y89          LUT5 (Prop_lut5_I1_O)        0.097     1.507 r  compressor/gpc4/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.699     2.206    compressor/gpc4/lut6_2_inst0_n_0
    SLICE_X4Y90                                                       r  compressor/gpc4/carry4_inst0/DI[0]
    SLICE_X4Y90          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.622     2.828 r  compressor/gpc4/carry4_inst0/O[2]
                         net (fo=4, routed)           0.380     3.208    compressor/gpc105/lut6_2_inst0/I4
    SLICE_X7Y90                                                       r  compressor/gpc105/lut6_2_inst0/LUT5/I4
    SLICE_X7Y90          LUT5 (Prop_lut5_I4_O)        0.238     3.446 r  compressor/gpc105/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.793     4.239    compressor/gpc105/lut6_2_inst0_n_0
    SLICE_X6Y90                                                       r  compressor/gpc105/carry4_inst0/DI[0]
    SLICE_X6Y90          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.501     4.740 r  compressor/gpc105/carry4_inst0/O[1]
                         net (fo=4, routed)           0.534     5.274    compressor/gpc186/lut6_2_inst0/I3
    SLICE_X5Y91                                                       r  compressor/gpc186/lut6_2_inst0/LUT5/I3
    SLICE_X5Y91          LUT5 (Prop_lut5_I3_O)        0.232     5.506 r  compressor/gpc186/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.617     6.123    compressor/gpc186/lut6_2_inst0_n_0
    SLICE_X4Y91                                                       r  compressor/gpc186/carry4_inst0/DI[0]
    SLICE_X4Y91          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.601     6.724 r  compressor/gpc186/carry4_inst0/CO[3]
                         net (fo=4, routed)           0.712     7.436    compressor/gpc262/lut6_2_inst0/I4
    SLICE_X5Y94                                                       r  compressor/gpc262/lut6_2_inst0/LUT5/I4
    SLICE_X5Y94          LUT5 (Prop_lut5_I4_O)        0.105     7.541 r  compressor/gpc262/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.454     7.995    compressor/gpc262/lut6_2_inst0_n_0
    SLICE_X5Y93                                                       r  compressor/gpc262/carry4_inst0/DI[0]
    SLICE_X5Y93          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.640     8.635 r  compressor/gpc262/carry4_inst0/O[2]
                         net (fo=1, routed)           0.343     8.978    compressor/gpc307/lut6_2_inst3/I5
    SLICE_X4Y92                                                       r  compressor/gpc307/lut6_2_inst3/LUT6/I5
    SLICE_X4Y92          LUT6 (Prop_lut6_I5_O)        0.230     9.208 r  compressor/gpc307/lut6_2_inst3/LUT6/O
                         net (fo=1, routed)           0.000     9.208    compressor/gpc307/lut6_2_inst3_n_1
    SLICE_X4Y92                                                       r  compressor/gpc307/carry4_inst0/S[3]
    SLICE_X4Y92          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     9.507 r  compressor/gpc307/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.511    10.018    compressor/gpc349/src0[2]
    SLICE_X4Y93                                                       r  compressor/gpc349/lut2_prop0/I1
    SLICE_X4Y93          LUT2 (Prop_lut2_I1_O)        0.097    10.115 r  compressor/gpc349/lut2_prop0/O
                         net (fo=1, routed)           0.000    10.115    compressor/gpc349/lut2_prop0_n_0
    SLICE_X4Y93                                                       r  compressor/gpc349/carry4_inst0/S[0]
    SLICE_X4Y93          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.407    10.522 r  compressor/gpc349/carry4_inst0/O[2]
                         net (fo=1, routed)           2.132    12.654    dst21_OBUF[0]
    U16                                                               r  dst21_OBUF[0]_inst/I
    U16                  OBUF (Prop_obuf_I_O)         2.405    15.059 r  dst21_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.059    dst21[0]
    U16                                                               r  dst21[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src6_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src6_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.219ns  (logic 0.141ns (64.497%)  route 0.078ns (35.503%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE                         0.000     0.000 r  src6_reg[3]/C
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src6_reg[3]/Q
                         net (fo=5, routed)           0.078     0.219    src6[3]
    SLICE_X0Y90          FDRE                                         r  src6_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src11_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src11_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.235ns  (logic 0.128ns (54.381%)  route 0.107ns (45.619%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y90          FDRE                         0.000     0.000 r  src11_reg[6]/C
    SLICE_X5Y90          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src11_reg[6]/Q
                         net (fo=5, routed)           0.107     0.235    src11[6]
    SLICE_X7Y90          FDRE                                         r  src11_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src20_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src20_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.238ns  (logic 0.128ns (53.857%)  route 0.110ns (46.143%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y94          FDRE                         0.000     0.000 r  src20_reg[9]/C
    SLICE_X7Y94          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src20_reg[9]/Q
                         net (fo=5, routed)           0.110     0.238    src20[9]
    SLICE_X5Y94          FDRE                                         r  src20_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src8_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src8_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.239ns  (logic 0.128ns (53.531%)  route 0.111ns (46.469%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDRE                         0.000     0.000 r  src8_reg[2]/C
    SLICE_X1Y92          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src8_reg[2]/Q
                         net (fo=2, routed)           0.111     0.239    src8[2]
    SLICE_X3Y92          FDRE                                         r  src8_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src18_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src18_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.242ns  (logic 0.128ns (52.797%)  route 0.114ns (47.203%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y94          FDRE                         0.000     0.000 r  src18_reg[9]/C
    SLICE_X7Y94          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src18_reg[9]/Q
                         net (fo=5, routed)           0.114     0.242    src18[9]
    SLICE_X7Y94          FDRE                                         r  src18_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src21_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src21_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.128ns (51.803%)  route 0.119ns (48.197%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDRE                         0.000     0.000 r  src21_reg[7]/C
    SLICE_X4Y95          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src21_reg[7]/Q
                         net (fo=2, routed)           0.119     0.247    src21[7]
    SLICE_X5Y94          FDRE                                         r  src21_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src10_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src10_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.270%)  route 0.110ns (43.730%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE                         0.000     0.000 r  src10_reg[1]/C
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src10_reg[1]/Q
                         net (fo=5, routed)           0.110     0.251    src10[1]
    SLICE_X1Y91          FDRE                                         r  src10_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src25_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src25_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.128ns (51.077%)  route 0.123ns (48.923%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE                         0.000     0.000 r  src25_reg[4]/C
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src25_reg[4]/Q
                         net (fo=5, routed)           0.123     0.251    src25[4]
    SLICE_X0Y95          FDRE                                         r  src25_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src19_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src19_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.148ns (59.052%)  route 0.103ns (40.948%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y95          FDRE                         0.000     0.000 r  src19_reg[7]/C
    SLICE_X6Y95          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  src19_reg[7]/Q
                         net (fo=2, routed)           0.103     0.251    src19[7]
    SLICE_X5Y94          FDRE                                         r  src19_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src23_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src23_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.128ns (51.001%)  route 0.123ns (48.999%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y96          FDRE                         0.000     0.000 r  src23_reg[6]/C
    SLICE_X1Y96          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src23_reg[6]/Q
                         net (fo=2, routed)           0.123     0.251    src23[6]
    SLICE_X1Y94          FDRE                                         r  src23_reg[7]/D
  -------------------------------------------------------------------    -------------------





