{
  "name": "arch::iommu::interrupt_remapping::table::IrtEntry::new_enabled",
  "safe": true,
  "callees": {},
  "adts": {
    "arch::iommu::interrupt_remapping::table::IrtEntry": [
      "Plain"
    ]
  },
  "path": 662,
  "span": "ostd/src/arch/x86/iommu/interrupt_remapping/table.rs:169:5: 171:6",
  "src": "pub(super) fn new_enabled(vector: u32) -> Self {\n        Self(0b11 | ((vector as u128) << 16))\n    }",
  "mir": "fn arch::iommu::interrupt_remapping::table::IrtEntry::new_enabled(_1: u32) -> arch::iommu::interrupt_remapping::table::IrtEntry {\n    let mut _0: arch::iommu::interrupt_remapping::table::IrtEntry;\n    let mut _2: u128;\n    let mut _3: u128;\n    let mut _4: u128;\n    let mut _5: u32;\n    let mut _6: bool;\n    debug vector => _1;\n    bb0: {\n        StorageLive(_2);\n        StorageLive(_3);\n        StorageLive(_4);\n        _4 = _1 as u128;\n        _5 = 16_i32 as u32;\n        _6 = Lt(move _5, 128_u32);\n        assert(move _6, \"attempt to shift left by `{}`, which would overflow\", 16_i32) -> [success: bb1, unwind unreachable];\n    }\n    bb1: {\n        _3 = Shl(move _4, 16_i32);\n        StorageDead(_4);\n        _2 = BitOr(3_u128, move _3);\n        StorageDead(_3);\n        _0 = IrtEntry(move _2);\n        StorageDead(_2);\n        return;\n    }\n}\n",
  "doc": " Creates an enabled entry with no validation,\n\n DST = 0, IM = 0, DLM = 0, TM = 0, RH = 0, DM = 0, FPD = 1, P = 1\n",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}