<html><head><link type='text/css' href='style.css' rel='stylesheet'></head><body class='pgBgnd'>
<h3 align='center'>Equations</h3>
<table width='90%' align='center' border='1' cellpadding='0' cellspacing='0'>
<tr><td>
</td></tr><tr><td>
********** Mapped Logic **********
</td></tr><tr><td>
</td></tr><tr><td>
$OpTx$$OpTx$FX_DC$2899_INV$3727 <= (NOT numLeftReg(6) AND numRightReg(6));
</td></tr><tr><td>
</td></tr><tr><td>
$OpTx$$OpTx$FX_DC$2900_INV$3728 <= (numLeftReg(6) AND NOT numRightReg(6));
</td></tr><tr><td>
</td></tr><tr><td>
$OpTx$$OpTx$FX_DC$2902_INV$3729 <= NOT (numRightReg(0)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	 XOR 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;$OpTx$$OpTx$FX_DC$2902_INV$3729 <= NOT (numLeftReg(0));
</td></tr><tr><td>
</td></tr><tr><td>
$OpTx$$OpTx$FX_DC$2906_INV$3730 <= (NOT numRightReg(2) AND numLeftReg(2));
</td></tr><tr><td>
</td></tr><tr><td>
$OpTx$$OpTx$FX_DC$2908_INV$3731 <= (NOT numLeftReg(4) AND numRightReg(4));
</td></tr><tr><td>
</td></tr><tr><td>
$OpTx$$OpTx$FX_DC$2909_INV$3732 <= (numLeftReg(4) AND NOT numRightReg(4));
</td></tr><tr><td>
</td></tr><tr><td>
$OpTx$$OpTx$FX_DC$2910_INV$3733 <= (numLeftReg(7) AND NOT numRightReg(7));
</td></tr><tr><td>
</td></tr><tr><td>
$OpTx$$OpTx$FX_DC$2911_INV$3734 <= (NOT numLeftReg(7) AND numRightReg(7));
</td></tr><tr><td>
</td></tr><tr><td>
$OpTx$$OpTx$FX_DC$2914_INV$3735 <= numLeftReg(1)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	 XOR 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;$OpTx$$OpTx$FX_DC$2914_INV$3735 <= numRightReg(1);
</td></tr><tr><td>
</td></tr><tr><td>
$OpTx$$OpTx$FX_DC$2917_INV$3736 <= (NOT numLeftReg(5) AND numRightReg(5));
</td></tr><tr><td>
</td></tr><tr><td>
$OpTx$$OpTx$FX_DC$2919_INV$3737 <= (numLeftReg(5) AND NOT numRightReg(5));
</td></tr><tr><td>
</td></tr><tr><td>
$OpTx$$OpTx$FX_DC$2920_INV$3738 <= (numRightReg(2) AND NOT numLeftReg(2));
</td></tr><tr><td>
</td></tr><tr><td>
$OpTx$$OpTx$FX_DC$2922_INV$3739 <= NOT (numLeftReg(3)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	 XOR 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;$OpTx$$OpTx$FX_DC$2922_INV$3739 <= NOT (numRightReg(3));
</td></tr><tr><td>
</td></tr><tr><td>
$OpTx$$OpTx$FX_DC$2927_INV$3740 <= (NOT numRightReg(1) AND numLeftReg(1));
</td></tr><tr><td>
</td></tr><tr><td>
$OpTx$$OpTx$FX_DC$2928_INV$3741 <= (NOT numLeftReg(3) AND numRightReg(3));
</td></tr><tr><td>
</td></tr><tr><td>
$OpTx$$OpTx$FX_DC$2931_INV$3742 <= (numLeftReg(3) AND NOT numRightReg(3));
</td></tr><tr><td>
</td></tr><tr><td>
$OpTx$$OpTx$FX_DC$2934_INV$3743 <= (NOT numLeftReg(5) AND NOT numRightReg(5));
</td></tr><tr><td>
</td></tr><tr><td>
$OpTx$$OpTx$FX_DC$2935_INV$3744 <= (NOT numLeftReg(6) AND NOT numRightReg(6));
</td></tr><tr><td>
</td></tr><tr><td>
$OpTx$$OpTx$FX_DC$2936_INV$3745 <= (NOT numRightReg(0) AND NOT numRightReg(7));
</td></tr><tr><td>
</td></tr><tr><td>
$OpTx$$OpTx$FX_DC$2938_INV$3746 <= (NOT numRightReg(1) AND NOT numLeftReg(1));
</td></tr><tr><td>
</td></tr><tr><td>
$OpTx$$OpTx$FX_DC$2940_INV$3747 <= (NOT numRightReg(2) AND NOT numLeftReg(2));
</td></tr><tr><td>
</td></tr><tr><td>
$OpTx$$OpTx$FX_DC$2941_INV$3748 <= (NOT numLeftReg(4) AND NOT numRightReg(4));
</td></tr><tr><td>
</td></tr><tr><td>
$OpTx$$OpTx$FX_DC$2944_INV$3749 <= (numRightReg(1) AND NOT numLeftReg(1));
</td></tr><tr><td>
</td></tr><tr><td>
$OpTx$$OpTx$FX_DC$2964_INV$3750 <= (NOT numRightReg(1) AND NOT numRightReg(2) AND NOT numRightReg(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT numRightReg(3));
</td></tr><tr><td>
</td></tr><tr><td>
$OpTx$$OpTx$FX_DC$2967_INV$3751 <= NOT (numLeftReg(6)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	 XOR 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;$OpTx$$OpTx$FX_DC$2967_INV$3751 <= NOT (numRightReg(6));
</td></tr><tr><td>
</td></tr><tr><td>
$OpTx$$OpTx$FX_DC$2968_INV$3752 <= NOT (numLeftReg(2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	 XOR 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;$OpTx$$OpTx$FX_DC$2968_INV$3752 <= NOT (numRightReg(2));
</td></tr><tr><td>
</td></tr><tr><td>
$OpTx$$OpTx$FX_DC$2997_INV$3753 <= (NOT numLeftReg(4) AND NOT numLeftReg(1) AND NOT numLeftReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT numLeftReg(3) AND NOT numLeftReg(0) AND NOT numLeftReg(7));
</td></tr><tr><td>
</td></tr><tr><td>
$OpTx$$OpTx$FX_DC$2998_INV$3754 <= (NOT numRightReg(1) AND NOT numRightReg(0) AND NOT numRightReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT numRightReg(4) AND NOT numRightReg(6) AND NOT numRightReg(3) AND NOT numRightReg(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT numRightReg(7));
</td></tr><tr><td>
</td></tr><tr><td>
$OpTx$FX_DC$2916 <= ((numRightReg(0) AND numLeftReg(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT numRightReg(0) AND numLeftReg(6)));
</td></tr><tr><td>
</td></tr><tr><td>
$OpTx$FX_DC$2923 <= ((numRightReg(0) AND numLeftReg(6))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT numRightReg(0) AND numLeftReg(5)));
</td></tr><tr><td>
</td></tr><tr><td>
$OpTx$FX_DC$2929 <= ((numRightReg(0) AND numLeftReg(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT numRightReg(0) AND numLeftReg(4)));
</td></tr><tr><td>
</td></tr><tr><td>
$OpTx$FX_DC$2961 <= ((numRightReg(1) AND NOT numRightReg(2) AND numLeftReg(4))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT numRightReg(1) AND numRightReg(2) AND numLeftReg(2)));
</td></tr><tr><td>
</td></tr><tr><td>
$OpTx$FX_DC$2986 <= ((numRightReg(1) AND NOT numRightReg(2) AND numLeftReg(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT numRightReg(1) AND numRightReg(2) AND numLeftReg(1)));
</td></tr><tr><td>
</td></tr><tr><td>
$OpTx$FX_DC$2987 <= ((opChooseReg(0) AND opChooseReg(1) AND opChooseReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(3) AND NOT opChooseReg(4))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT numRightReg(1) AND NOT numRightReg(0) AND NOT numRightReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(1) AND NOT opChooseReg(2) AND opChooseReg(3) AND NOT opChooseReg(4)));
</td></tr><tr><td>
</td></tr><tr><td>
$OpTx$FX_DC$3001 <= ((numLeftReg(6) AND numLeftReg(5) AND NOT numRightReg(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT numRightReg(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numLeftReg(5) AND NOT numRightReg(6) AND NOT numRightReg(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT numRightReg(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numLeftReg(7) AND NOT numRightReg(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numLeftReg(6) AND numLeftReg(7) AND NOT numRightReg(6))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numLeftReg(6) AND NOT numRightReg(6) AND NOT numRightReg(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numLeftReg(6) AND numLeftReg(5) AND numLeftReg(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT numRightReg(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numLeftReg(5) AND numLeftReg(7) AND NOT numRightReg(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT numRightReg(5)));
</td></tr><tr><td>
</td></tr><tr><td>
$OpTx$FX_DC$3002 <= ((NOT numLeftReg(6) AND NOT numLeftReg(5) AND numRightReg(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numRightReg(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT numLeftReg(5) AND numRightReg(6) AND numRightReg(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numRightReg(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT numLeftReg(7) AND numRightReg(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT numLeftReg(6) AND NOT numLeftReg(7) AND numRightReg(6))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT numLeftReg(6) AND numRightReg(6) AND numRightReg(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT numLeftReg(6) AND NOT numLeftReg(5) AND NOT numLeftReg(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numRightReg(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT numLeftReg(5) AND NOT numLeftReg(7) AND numRightReg(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numRightReg(5)));
</td></tr><tr><td>
</td></tr><tr><td>
$OpTx$resultBigger(0)/resultBigger(0)_D2_INV$3755 <= ((
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	twoComp/Madd_out__and0005/twoComp/Madd_out__and0005_D2.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(1) AND numRightReg(2) AND NOT numLeftReg(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numRightReg(3) AND NOT $OpTx$$OpTx$FX_DC$2910_INV$3733 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2909_INV$3732 AND NOT $OpTx$$OpTx$FX_DC$2900_INV$3728 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2919_INV$3737)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(0) AND numRightReg(2) AND NOT numLeftReg(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT numLeftReg(3) AND NOT numLeftReg(0) AND NOT $OpTx$$OpTx$FX_DC$2910_INV$3733 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2909_INV$3732 AND NOT $OpTx$$OpTx$FX_DC$2900_INV$3728 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2919_INV$3737)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(0) AND numRightReg(2) AND NOT numLeftReg(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT numLeftReg(0) AND numRightReg(3) AND NOT $OpTx$$OpTx$FX_DC$2910_INV$3733 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2909_INV$3732 AND NOT $OpTx$$OpTx$FX_DC$2900_INV$3728 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2919_INV$3737)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(0) AND NOT numLeftReg(1) AND NOT numLeftReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT numLeftReg(3) AND NOT numLeftReg(0) AND NOT $OpTx$$OpTx$FX_DC$2910_INV$3733 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2909_INV$3732 AND NOT $OpTx$$OpTx$FX_DC$2900_INV$3728 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2919_INV$3737)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(0) AND NOT numLeftReg(1) AND NOT numLeftReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT numLeftReg(0) AND numRightReg(3) AND NOT $OpTx$$OpTx$FX_DC$2910_INV$3733 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2909_INV$3732 AND NOT $OpTx$$OpTx$FX_DC$2900_INV$3728 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2919_INV$3737)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(2) AND NOT numLeftReg(2) AND NOT numLeftReg(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2910_INV$3733 AND NOT $OpTx$$OpTx$FX_DC$2909_INV$3732 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2900_INV$3728 AND NOT $OpTx$$OpTx$FX_DC$2919_INV$3737)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(2) AND NOT numLeftReg(2) AND numRightReg(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2910_INV$3733 AND NOT $OpTx$$OpTx$FX_DC$2909_INV$3732 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2900_INV$3728 AND NOT $OpTx$$OpTx$FX_DC$2919_INV$3737)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(1) AND numRightReg(2) AND NOT numLeftReg(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT numLeftReg(3) AND NOT $OpTx$$OpTx$FX_DC$2910_INV$3733 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2909_INV$3732 AND NOT $OpTx$$OpTx$FX_DC$2900_INV$3728 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2919_INV$3737)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(1) AND NOT numLeftReg(1) AND NOT numLeftReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT numLeftReg(3) AND NOT $OpTx$$OpTx$FX_DC$2910_INV$3733 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2909_INV$3732 AND NOT $OpTx$$OpTx$FX_DC$2900_INV$3728 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2919_INV$3737)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(1) AND NOT numLeftReg(1) AND NOT numLeftReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numRightReg(3) AND NOT $OpTx$$OpTx$FX_DC$2910_INV$3733 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2909_INV$3732 AND NOT $OpTx$$OpTx$FX_DC$2900_INV$3728 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2919_INV$3737)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT numLeftReg(7) AND numRightReg(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2910_INV$3733)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT numLeftReg(6) AND numRightReg(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2910_INV$3733 AND NOT $OpTx$$OpTx$FX_DC$2900_INV$3728)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT numLeftReg(5) AND numRightReg(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2910_INV$3733 AND NOT $OpTx$$OpTx$FX_DC$2900_INV$3728 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2919_INV$3737)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT numLeftReg(4) AND numRightReg(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2910_INV$3733 AND NOT $OpTx$$OpTx$FX_DC$2909_INV$3732 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2900_INV$3728 AND NOT $OpTx$$OpTx$FX_DC$2919_INV$3737)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT numLeftReg(3) AND numRightReg(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2910_INV$3733 AND NOT $OpTx$$OpTx$FX_DC$2909_INV$3732 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2900_INV$3728 AND NOT $OpTx$$OpTx$FX_DC$2919_INV$3737));
</td></tr><tr><td>
</td></tr><tr><td>
$OpTx$sbigger/Mcompar_out_cmp_gt0000_AGB34/sbigger/Mcompar_out_cmp_gt0000_AGB34_D2_INV$3756 <= ((EXP44_.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(1) AND numRightReg(0) AND numRightReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT numLeftReg(3) AND NOT $OpTx$$OpTx$FX_DC$2910_INV$3733 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2909_INV$3732 AND NOT $OpTx$$OpTx$FX_DC$2900_INV$3728 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2919_INV$3737)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(1) AND numRightReg(0) AND NOT numLeftReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT numLeftReg(3) AND NOT $OpTx$$OpTx$FX_DC$2910_INV$3733 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2909_INV$3732 AND NOT $OpTx$$OpTx$FX_DC$2900_INV$3728 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2919_INV$3737)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(1) AND numRightReg(2) AND NOT numLeftReg(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT numLeftReg(3) AND NOT $OpTx$$OpTx$FX_DC$2910_INV$3733 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2909_INV$3732 AND NOT $OpTx$$OpTx$FX_DC$2900_INV$3728 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2919_INV$3737)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(0) AND numRightReg(2) AND NOT numLeftReg(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT numLeftReg(3) AND NOT $OpTx$$OpTx$FX_DC$2910_INV$3733 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2909_INV$3732 AND NOT $OpTx$$OpTx$FX_DC$2900_INV$3728 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2919_INV$3737)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(0) AND NOT numLeftReg(1) AND NOT numLeftReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT numLeftReg(3) AND NOT $OpTx$$OpTx$FX_DC$2910_INV$3733 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2909_INV$3732 AND NOT $OpTx$$OpTx$FX_DC$2900_INV$3728 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2919_INV$3737)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (EXP47_.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(1) AND numRightReg(2) AND NOT numLeftReg(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT numLeftReg(0) AND NOT $OpTx$$OpTx$FX_DC$2910_INV$3733 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2909_INV$3732 AND NOT $OpTx$$OpTx$FX_DC$2900_INV$3728 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2919_INV$3737)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(1) AND NOT numLeftReg(1) AND NOT numLeftReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numRightReg(3) AND NOT $OpTx$$OpTx$FX_DC$2910_INV$3733 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2909_INV$3732 AND NOT $OpTx$$OpTx$FX_DC$2900_INV$3728 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2919_INV$3737)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(1) AND NOT numLeftReg(2) AND NOT numLeftReg(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT numLeftReg(0) AND NOT $OpTx$$OpTx$FX_DC$2910_INV$3733 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2909_INV$3732 AND NOT $OpTx$$OpTx$FX_DC$2900_INV$3728 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2919_INV$3737)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(2) AND NOT numLeftReg(1) AND NOT numLeftReg(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT numLeftReg(0) AND NOT $OpTx$$OpTx$FX_DC$2910_INV$3733 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2909_INV$3732 AND NOT $OpTx$$OpTx$FX_DC$2900_INV$3728 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2919_INV$3737)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT numLeftReg(1) AND NOT numLeftReg(2) AND NOT numLeftReg(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT numLeftReg(0) AND NOT $OpTx$$OpTx$FX_DC$2910_INV$3733 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2909_INV$3732 AND NOT $OpTx$$OpTx$FX_DC$2900_INV$3728 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2919_INV$3737)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT numLeftReg(4) AND numRightReg(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2910_INV$3733 AND NOT $OpTx$$OpTx$FX_DC$2909_INV$3732 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2900_INV$3728 AND NOT $OpTx$$OpTx$FX_DC$2919_INV$3737)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT numLeftReg(3) AND numRightReg(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2910_INV$3733 AND NOT $OpTx$$OpTx$FX_DC$2909_INV$3732 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2900_INV$3728 AND NOT $OpTx$$OpTx$FX_DC$2919_INV$3737)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(2) AND NOT numLeftReg(2) AND NOT numLeftReg(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2910_INV$3733 AND NOT $OpTx$$OpTx$FX_DC$2909_INV$3732 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2900_INV$3728 AND NOT $OpTx$$OpTx$FX_DC$2919_INV$3737)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(2) AND NOT numLeftReg(2) AND numRightReg(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2910_INV$3733 AND NOT $OpTx$$OpTx$FX_DC$2909_INV$3732 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2900_INV$3728 AND NOT $OpTx$$OpTx$FX_DC$2919_INV$3737)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(1) AND NOT numLeftReg(1) AND NOT numLeftReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT numLeftReg(3) AND NOT $OpTx$$OpTx$FX_DC$2910_INV$3733 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2909_INV$3732 AND NOT $OpTx$$OpTx$FX_DC$2900_INV$3728 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2919_INV$3737));
</td></tr><tr><td>
</td></tr><tr><td>
$OpTx$ssmaller/Mcompar_out_cmp_lt0000_ALB34/ssmaller/Mcompar_out_cmp_lt0000_ALB34_D2_INV$3757 <= ((EXP48_.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT numRightReg(1) AND NOT numRightReg(0) AND NOT numRightReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numLeftReg(3) AND NOT $OpTx$$OpTx$FX_DC$2911_INV$3734 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2908_INV$3731 AND NOT $OpTx$$OpTx$FX_DC$2899_INV$3727 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2917_INV$3736)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT numRightReg(1) AND NOT numRightReg(0) AND numLeftReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numLeftReg(3) AND NOT $OpTx$$OpTx$FX_DC$2911_INV$3734 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2908_INV$3731 AND NOT $OpTx$$OpTx$FX_DC$2899_INV$3727 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2917_INV$3736)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT numRightReg(1) AND NOT numRightReg(2) AND numLeftReg(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numLeftReg(3) AND NOT $OpTx$$OpTx$FX_DC$2911_INV$3734 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2908_INV$3731 AND NOT $OpTx$$OpTx$FX_DC$2899_INV$3727 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2917_INV$3736)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT numRightReg(0) AND NOT numRightReg(2) AND numLeftReg(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numLeftReg(3) AND NOT $OpTx$$OpTx$FX_DC$2911_INV$3734 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2908_INV$3731 AND NOT $OpTx$$OpTx$FX_DC$2899_INV$3727 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2917_INV$3736)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT numRightReg(0) AND numLeftReg(1) AND numLeftReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numLeftReg(3) AND NOT $OpTx$$OpTx$FX_DC$2911_INV$3734 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2908_INV$3731 AND NOT $OpTx$$OpTx$FX_DC$2899_INV$3727 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2917_INV$3736)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (EXP51_.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT numRightReg(1) AND NOT numRightReg(2) AND numLeftReg(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numLeftReg(0) AND NOT $OpTx$$OpTx$FX_DC$2911_INV$3734 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2908_INV$3731 AND NOT $OpTx$$OpTx$FX_DC$2899_INV$3727 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2917_INV$3736)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT numRightReg(1) AND numLeftReg(1) AND numLeftReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT numRightReg(3) AND NOT $OpTx$$OpTx$FX_DC$2911_INV$3734 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2908_INV$3731 AND NOT $OpTx$$OpTx$FX_DC$2899_INV$3727 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2917_INV$3736)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT numRightReg(1) AND numLeftReg(2) AND numLeftReg(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numLeftReg(0) AND NOT $OpTx$$OpTx$FX_DC$2911_INV$3734 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2908_INV$3731 AND NOT $OpTx$$OpTx$FX_DC$2899_INV$3727 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2917_INV$3736)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT numRightReg(2) AND numLeftReg(1) AND numLeftReg(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numLeftReg(0) AND NOT $OpTx$$OpTx$FX_DC$2911_INV$3734 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2908_INV$3731 AND NOT $OpTx$$OpTx$FX_DC$2899_INV$3727 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2917_INV$3736)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numLeftReg(1) AND numLeftReg(2) AND numLeftReg(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numLeftReg(0) AND NOT $OpTx$$OpTx$FX_DC$2911_INV$3734 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2908_INV$3731 AND NOT $OpTx$$OpTx$FX_DC$2899_INV$3727 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2917_INV$3736)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numLeftReg(4) AND NOT numRightReg(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2911_INV$3734 AND NOT $OpTx$$OpTx$FX_DC$2908_INV$3731 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2899_INV$3727 AND NOT $OpTx$$OpTx$FX_DC$2917_INV$3736)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numLeftReg(3) AND NOT numRightReg(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2911_INV$3734 AND NOT $OpTx$$OpTx$FX_DC$2908_INV$3731 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2899_INV$3727 AND NOT $OpTx$$OpTx$FX_DC$2917_INV$3736)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT numRightReg(2) AND numLeftReg(2) AND numLeftReg(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2911_INV$3734 AND NOT $OpTx$$OpTx$FX_DC$2908_INV$3731 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2899_INV$3727 AND NOT $OpTx$$OpTx$FX_DC$2917_INV$3736)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT numRightReg(2) AND numLeftReg(2) AND NOT numRightReg(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2911_INV$3734 AND NOT $OpTx$$OpTx$FX_DC$2908_INV$3731 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2899_INV$3727 AND NOT $OpTx$$OpTx$FX_DC$2917_INV$3736)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT numRightReg(1) AND numLeftReg(1) AND numLeftReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numLeftReg(3) AND NOT $OpTx$$OpTx$FX_DC$2911_INV$3734 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2908_INV$3731 AND NOT $OpTx$$OpTx$FX_DC$2899_INV$3727 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2917_INV$3736));
</td></tr><tr><td>
</td></tr><tr><td>
$OpTx$sub/Msub_out__or0000/sub/Msub_out__or0000_D2_INV$3758 <= (numRightReg(0) AND NOT numLeftReg(0));
</td></tr><tr><td>
</td></tr><tr><td>
$OpTx$sub/Msub_out__or0002/sub/Msub_out__or0002_D2_INV$3759 <= ((
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__n0008(2)__xor0000/mul/Mmult_out_mult0002_Mxor__n0008(2)__xor0000_D.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(1) AND numRightReg(2) AND NOT numLeftReg(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(1) AND NOT numLeftReg(1) AND NOT numLeftReg(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(1) AND numRightReg(0) AND NOT numLeftReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT numLeftReg(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(0) AND numRightReg(2) AND NOT numLeftReg(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT numLeftReg(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(0) AND NOT numLeftReg(1) AND NOT numLeftReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT numLeftReg(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(2) AND NOT numLeftReg(2)));
</td></tr><tr><td>
</td></tr><tr><td>
$OpTx$sub/Msub_out__or0003/sub/Msub_out__or0003_D2_INV$3760 <= ((numRightReg(1) AND numRightReg(2) AND NOT numLeftReg(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numRightReg(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(1) AND NOT numLeftReg(1) AND NOT numLeftReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numRightReg(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(1) AND numRightReg(0) AND NOT numLeftReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT numLeftReg(3) AND NOT numLeftReg(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(0) AND NOT numLeftReg(1) AND NOT numLeftReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT numLeftReg(3) AND NOT numLeftReg(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__index0017/mul/Mmult_out_mult0002_Mxor__index0017_D.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(1) AND numRightReg(0) AND numRightReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT numLeftReg(3) AND NOT numLeftReg(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(1) AND numRightReg(0) AND NOT numLeftReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT numLeftReg(0) AND numRightReg(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(0) AND numRightReg(2) AND NOT numLeftReg(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT numLeftReg(3) AND NOT numLeftReg(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(0) AND numRightReg(2) AND NOT numLeftReg(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT numLeftReg(0) AND numRightReg(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(0) AND NOT numLeftReg(1) AND NOT numLeftReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT numLeftReg(0) AND numRightReg(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT numLeftReg(3) AND numRightReg(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(2) AND NOT numLeftReg(2) AND NOT numLeftReg(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(2) AND NOT numLeftReg(2) AND numRightReg(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(1) AND numRightReg(2) AND NOT numLeftReg(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT numLeftReg(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(1) AND NOT numLeftReg(1) AND NOT numLeftReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT numLeftReg(3)));
</td></tr><tr><td>
</td></tr><tr><td>
$OpTx$sub/Msub_out__or0006/sub/Msub_out__or0006_D2_INV$3761 <= ((resultShiftL(7)/resultShiftL(7)_D2.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(2) AND NOT numLeftReg(2) AND numRightReg(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2909_INV$3732 AND NOT $OpTx$$OpTx$FX_DC$2900_INV$3728 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2919_INV$3737)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(1) AND numRightReg(2) AND NOT numLeftReg(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT numLeftReg(3) AND NOT $OpTx$$OpTx$FX_DC$2909_INV$3732 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2900_INV$3728 AND NOT $OpTx$$OpTx$FX_DC$2919_INV$3737)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(1) AND numRightReg(2) AND NOT numLeftReg(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numRightReg(3) AND NOT $OpTx$$OpTx$FX_DC$2909_INV$3732 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2900_INV$3728 AND NOT $OpTx$$OpTx$FX_DC$2919_INV$3737)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(1) AND NOT numLeftReg(1) AND NOT numLeftReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT numLeftReg(3) AND NOT $OpTx$$OpTx$FX_DC$2909_INV$3732 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2900_INV$3728 AND NOT $OpTx$$OpTx$FX_DC$2919_INV$3737)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(1) AND NOT numLeftReg(1) AND NOT numLeftReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numRightReg(3) AND NOT $OpTx$$OpTx$FX_DC$2909_INV$3732 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2900_INV$3728 AND NOT $OpTx$$OpTx$FX_DC$2919_INV$3737)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(1) AND numRightReg(0) AND NOT numLeftReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT numLeftReg(3) AND NOT numLeftReg(0) AND NOT $OpTx$$OpTx$FX_DC$2909_INV$3732 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2900_INV$3728 AND NOT $OpTx$$OpTx$FX_DC$2919_INV$3737)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(0) AND numRightReg(2) AND NOT numLeftReg(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT numLeftReg(3) AND NOT numLeftReg(0) AND NOT $OpTx$$OpTx$FX_DC$2909_INV$3732 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2900_INV$3728 AND NOT $OpTx$$OpTx$FX_DC$2919_INV$3737)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(0) AND numRightReg(2) AND NOT numLeftReg(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT numLeftReg(0) AND numRightReg(3) AND NOT $OpTx$$OpTx$FX_DC$2909_INV$3732 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2900_INV$3728 AND NOT $OpTx$$OpTx$FX_DC$2919_INV$3737)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(0) AND NOT numLeftReg(1) AND NOT numLeftReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT numLeftReg(3) AND NOT numLeftReg(0) AND NOT $OpTx$$OpTx$FX_DC$2909_INV$3732 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2900_INV$3728 AND NOT $OpTx$$OpTx$FX_DC$2919_INV$3737)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(0) AND NOT numLeftReg(1) AND NOT numLeftReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT numLeftReg(0) AND numRightReg(3) AND NOT $OpTx$$OpTx$FX_DC$2909_INV$3732 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2900_INV$3728 AND NOT $OpTx$$OpTx$FX_DC$2919_INV$3737)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT numLeftReg(6) AND numRightReg(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2900_INV$3728)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT numLeftReg(5) AND numRightReg(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2900_INV$3728 AND NOT $OpTx$$OpTx$FX_DC$2919_INV$3737)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT numLeftReg(4) AND numRightReg(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2909_INV$3732 AND NOT $OpTx$$OpTx$FX_DC$2900_INV$3728 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2919_INV$3737)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT numLeftReg(3) AND numRightReg(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2909_INV$3732 AND NOT $OpTx$$OpTx$FX_DC$2900_INV$3728 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2919_INV$3737)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(2) AND NOT numLeftReg(2) AND NOT numLeftReg(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2909_INV$3732 AND NOT $OpTx$$OpTx$FX_DC$2900_INV$3728 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2919_INV$3737));
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
add/Madd_out__and0000/add/Madd_out__and0000_D2 <= (numRightReg(0) AND numLeftReg(0));
</td></tr><tr><td>
</td></tr><tr><td>
add/Madd_out__or0002/add/Madd_out__or0002_D2 <= ((numRightReg(1) AND numRightReg(2) AND numLeftReg(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numRightReg(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(1) AND numLeftReg(1) AND numLeftReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numRightReg(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(1) AND numRightReg(0) AND numLeftReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numLeftReg(3) AND numLeftReg(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(0) AND numRightReg(2) AND numLeftReg(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numLeftReg(3) AND numLeftReg(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(0) AND numLeftReg(1) AND numLeftReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numLeftReg(3) AND numLeftReg(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(1) AND numRightReg(0) AND numRightReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numLeftReg(3) AND numLeftReg(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(1) AND numRightReg(0) AND numRightReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numLeftReg(0) AND numRightReg(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(1) AND numRightReg(0) AND numLeftReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numLeftReg(0) AND numRightReg(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(0) AND numRightReg(2) AND numLeftReg(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numLeftReg(0) AND numRightReg(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(0) AND numLeftReg(1) AND numLeftReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numLeftReg(0) AND numRightReg(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numLeftReg(3) AND numRightReg(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(2) AND numLeftReg(2) AND numLeftReg(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(2) AND numLeftReg(2) AND numRightReg(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(1) AND numRightReg(2) AND numLeftReg(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numLeftReg(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(1) AND numLeftReg(1) AND numLeftReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numLeftReg(3)));
</td></tr><tr><td>
</td></tr><tr><td>
add/Madd_out__or0003/add/Madd_out__or0003_D2 <= ((EXP57_.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(1) AND numRightReg(0) AND numRightReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numLeftReg(3) AND numLeftReg(0) AND NOT $OpTx$$OpTx$FX_DC$2941_INV$3748)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(1) AND numRightReg(0) AND numLeftReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numLeftReg(3) AND numLeftReg(0) AND NOT $OpTx$$OpTx$FX_DC$2941_INV$3748)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(1) AND numRightReg(0) AND numLeftReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numLeftReg(0) AND numRightReg(3) AND NOT $OpTx$$OpTx$FX_DC$2941_INV$3748)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(0) AND numRightReg(2) AND numLeftReg(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numLeftReg(0) AND numRightReg(3) AND NOT $OpTx$$OpTx$FX_DC$2941_INV$3748)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(0) AND numLeftReg(1) AND numLeftReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numLeftReg(0) AND numRightReg(3) AND NOT $OpTx$$OpTx$FX_DC$2941_INV$3748)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(1) AND numRightReg(2) AND numLeftReg(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numLeftReg(3) AND NOT $OpTx$$OpTx$FX_DC$2941_INV$3748)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(1) AND numRightReg(2) AND numLeftReg(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numRightReg(3) AND NOT $OpTx$$OpTx$FX_DC$2941_INV$3748)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(1) AND numLeftReg(1) AND numLeftReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numRightReg(3) AND NOT $OpTx$$OpTx$FX_DC$2941_INV$3748)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(0) AND numRightReg(2) AND numLeftReg(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numLeftReg(3) AND numLeftReg(0) AND NOT $OpTx$$OpTx$FX_DC$2941_INV$3748)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(0) AND numLeftReg(1) AND numLeftReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numLeftReg(3) AND numLeftReg(0) AND NOT $OpTx$$OpTx$FX_DC$2941_INV$3748)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numLeftReg(4) AND numRightReg(4))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numLeftReg(3) AND numRightReg(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2941_INV$3748)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(2) AND numLeftReg(2) AND numLeftReg(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2941_INV$3748)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(2) AND numLeftReg(2) AND numRightReg(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2941_INV$3748)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(1) AND numLeftReg(1) AND numLeftReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numLeftReg(3) AND NOT $OpTx$$OpTx$FX_DC$2941_INV$3748));
</td></tr><tr><td>
</td></tr><tr><td>
add/Madd_out__or0004/add/Madd_out__or0004_D2 <= ((EXP64_.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(1) AND numRightReg(2) AND numLeftReg(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numLeftReg(3) AND NOT $OpTx$$OpTx$FX_DC$2934_INV$3743 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2941_INV$3748)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(1) AND numRightReg(2) AND numLeftReg(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numRightReg(3) AND NOT $OpTx$$OpTx$FX_DC$2934_INV$3743 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2941_INV$3748)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(1) AND numLeftReg(1) AND numLeftReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numLeftReg(3) AND NOT $OpTx$$OpTx$FX_DC$2934_INV$3743 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2941_INV$3748)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(1) AND numLeftReg(1) AND numLeftReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numRightReg(3) AND NOT $OpTx$$OpTx$FX_DC$2934_INV$3743 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2941_INV$3748)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(0) AND numLeftReg(1) AND numLeftReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numLeftReg(3) AND numLeftReg(0) AND NOT $OpTx$$OpTx$FX_DC$2934_INV$3743 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2941_INV$3748)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(1) AND numRightReg(0) AND numRightReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numLeftReg(3) AND numLeftReg(0) AND NOT $OpTx$$OpTx$FX_DC$2934_INV$3743 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2941_INV$3748)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(1) AND numRightReg(0) AND numLeftReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numLeftReg(3) AND numLeftReg(0) AND NOT $OpTx$$OpTx$FX_DC$2934_INV$3743 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2941_INV$3748)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(0) AND numRightReg(2) AND numLeftReg(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numLeftReg(3) AND numLeftReg(0) AND NOT $OpTx$$OpTx$FX_DC$2934_INV$3743 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2941_INV$3748)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(0) AND numRightReg(2) AND numLeftReg(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numLeftReg(0) AND numRightReg(3) AND NOT $OpTx$$OpTx$FX_DC$2934_INV$3743 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2941_INV$3748)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(0) AND numLeftReg(1) AND numLeftReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numLeftReg(0) AND numRightReg(3) AND NOT $OpTx$$OpTx$FX_DC$2934_INV$3743 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2941_INV$3748)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numLeftReg(5) AND numRightReg(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numLeftReg(4) AND numRightReg(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2934_INV$3743)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numLeftReg(3) AND numRightReg(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2934_INV$3743 AND NOT $OpTx$$OpTx$FX_DC$2941_INV$3748)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(2) AND numLeftReg(2) AND numLeftReg(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2934_INV$3743 AND NOT $OpTx$$OpTx$FX_DC$2941_INV$3748)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(2) AND numLeftReg(2) AND numRightReg(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2934_INV$3743 AND NOT $OpTx$$OpTx$FX_DC$2941_INV$3748));
</td></tr><tr><td>
</td></tr><tr><td>
add/Madd_out__or0005/add/Madd_out__or0005_D2 <= ((numRightReg(2) AND numLeftReg(2) AND numRightReg(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2935_INV$3744 AND NOT $OpTx$$OpTx$FX_DC$2934_INV$3743 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2941_INV$3748)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(1) AND numRightReg(2) AND numLeftReg(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numLeftReg(3) AND NOT $OpTx$$OpTx$FX_DC$2935_INV$3744 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2934_INV$3743 AND NOT $OpTx$$OpTx$FX_DC$2941_INV$3748)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(1) AND numRightReg(2) AND numLeftReg(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numRightReg(3) AND NOT $OpTx$$OpTx$FX_DC$2935_INV$3744 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2934_INV$3743 AND NOT $OpTx$$OpTx$FX_DC$2941_INV$3748)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(1) AND numLeftReg(1) AND numLeftReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numLeftReg(3) AND NOT $OpTx$$OpTx$FX_DC$2935_INV$3744 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2934_INV$3743 AND NOT $OpTx$$OpTx$FX_DC$2941_INV$3748)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(1) AND numLeftReg(1) AND numLeftReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numRightReg(3) AND NOT $OpTx$$OpTx$FX_DC$2935_INV$3744 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2934_INV$3743 AND NOT $OpTx$$OpTx$FX_DC$2941_INV$3748)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (EXP36_.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(1) AND numRightReg(0) AND numLeftReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numLeftReg(3) AND numLeftReg(0) AND NOT $OpTx$$OpTx$FX_DC$2935_INV$3744 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2934_INV$3743 AND NOT $OpTx$$OpTx$FX_DC$2941_INV$3748)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(0) AND numRightReg(2) AND numLeftReg(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numLeftReg(3) AND numLeftReg(0) AND NOT $OpTx$$OpTx$FX_DC$2935_INV$3744 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2934_INV$3743 AND NOT $OpTx$$OpTx$FX_DC$2941_INV$3748)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(0) AND numRightReg(2) AND numLeftReg(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numLeftReg(0) AND numRightReg(3) AND NOT $OpTx$$OpTx$FX_DC$2935_INV$3744 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2934_INV$3743 AND NOT $OpTx$$OpTx$FX_DC$2941_INV$3748)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(0) AND numLeftReg(1) AND numLeftReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numLeftReg(3) AND numLeftReg(0) AND NOT $OpTx$$OpTx$FX_DC$2935_INV$3744 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2934_INV$3743 AND NOT $OpTx$$OpTx$FX_DC$2941_INV$3748)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(0) AND numLeftReg(1) AND numLeftReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numLeftReg(0) AND numRightReg(3) AND NOT $OpTx$$OpTx$FX_DC$2935_INV$3744 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2934_INV$3743 AND NOT $OpTx$$OpTx$FX_DC$2941_INV$3748)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numLeftReg(6) AND numRightReg(6))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numLeftReg(5) AND numRightReg(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2935_INV$3744)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numLeftReg(4) AND numRightReg(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2935_INV$3744 AND NOT $OpTx$$OpTx$FX_DC$2934_INV$3743)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numLeftReg(3) AND numRightReg(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2935_INV$3744 AND NOT $OpTx$$OpTx$FX_DC$2934_INV$3743 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2941_INV$3748)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(2) AND numLeftReg(2) AND numLeftReg(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2935_INV$3744 AND NOT $OpTx$$OpTx$FX_DC$2934_INV$3743 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2941_INV$3748));
</td></tr><tr><td>
</td></tr><tr><td>
andNB/out_and0001/andNB/out_and0001_D2 <= (NOT numLeftReg(4) AND NOT numLeftReg(6) AND NOT numLeftReg(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT numLeftReg(2) AND NOT numLeftReg(3) AND NOT numLeftReg(0) AND NOT numLeftReg(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT numLeftReg(7));
</td></tr><tr><td>
</td></tr><tr><td>
mul/Mmult_out_mult0002_Mxor__index0001/mul/Mmult_out_mult0002_Mxor__index0001_D <= (numRightReg(1) AND numRightReg(0) AND numLeftReg(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numLeftReg(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	 XOR 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;mul/Mmult_out_mult0002_Mxor__index0001/mul/Mmult_out_mult0002_Mxor__index0001_D <= ((numRightReg(1) AND numLeftReg(1) AND NOT numLeftReg(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT numRightReg(1) AND numRightReg(0) AND numLeftReg(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(0) AND NOT numLeftReg(1) AND numLeftReg(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(1) AND NOT numRightReg(0) AND numLeftReg(1)));
</td></tr><tr><td>
</td></tr><tr><td>
mul/Mmult_out_mult0002_Mxor__index0003/mul/Mmult_out_mult0002_Mxor__index0003_D <= ((numRightReg(1) AND NOT numRightReg(0) AND numLeftReg(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(1) AND numLeftReg(4) AND numLeftReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numLeftReg(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(1) AND numLeftReg(4) AND numLeftReg(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numLeftReg(3) AND numLeftReg(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(1) AND NOT numLeftReg(4) AND NOT numLeftReg(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT numLeftReg(2) AND numLeftReg(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(1) AND NOT numLeftReg(4) AND NOT numLeftReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numLeftReg(3) AND NOT numLeftReg(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT numRightReg(1) AND numRightReg(0) AND numLeftReg(4))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(0) AND numLeftReg(4) AND NOT numLeftReg(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT numLeftReg(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(0) AND numLeftReg(4) AND NOT numLeftReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT numLeftReg(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(1) AND numRightReg(0) AND NOT numLeftReg(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numLeftReg(1) AND numLeftReg(2) AND NOT numLeftReg(3)));
</td></tr><tr><td>
</td></tr><tr><td>
mul/Mmult_out_mult0002_Mxor__index0004/mul/Mmult_out_mult0002_Mxor__index0004_D <= (($OpTx$$OpTx$FX_DC$2914_INV$3735.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(1) AND NOT numRightReg(0) AND numLeftReg(4))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT numRightReg(1) AND numRightReg(0) AND numLeftReg(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(1) AND numLeftReg(4) AND NOT numLeftReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT numLeftReg(3) AND NOT numLeftReg(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(0) AND NOT numLeftReg(4) AND NOT numLeftReg(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT numLeftReg(2) AND numLeftReg(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(0) AND NOT numLeftReg(4) AND NOT numLeftReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT numLeftReg(0) AND numLeftReg(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(0) AND NOT numLeftReg(4) AND NOT numLeftReg(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numLeftReg(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(1) AND numRightReg(0) AND NOT numLeftReg(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numLeftReg(2) AND numLeftReg(3) AND NOT numLeftReg(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(1) AND numRightReg(0) AND NOT numLeftReg(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numLeftReg(1) AND numLeftReg(3) AND numLeftReg(0) AND NOT numLeftReg(5)));
</td></tr><tr><td>
</td></tr><tr><td>
mul/Mmult_out_mult0002_Mxor__index0005/mul/Mmult_out_mult0002_Mxor__index0005_D <= ((EXP96_.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(1) AND NOT numRightReg(0) AND numLeftReg(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT numRightReg(1) AND numRightReg(0) AND numLeftReg(6))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(1) AND NOT numLeftReg(4) AND NOT numLeftReg(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT numLeftReg(3) AND numLeftReg(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(0) AND numLeftReg(6) AND NOT numLeftReg(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT numLeftReg(3) AND NOT numLeftReg(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(0) AND numLeftReg(6) AND NOT numLeftReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT numLeftReg(3) AND NOT numLeftReg(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(0) AND NOT numLeftReg(4) AND numLeftReg(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT numLeftReg(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(1) AND numRightReg(0) AND numLeftReg(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT numLeftReg(6) AND numLeftReg(3) AND NOT numLeftReg(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(1) AND numRightReg(0) AND numLeftReg(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT numLeftReg(6) AND numLeftReg(1) AND numLeftReg(2) AND NOT numLeftReg(5)));
</td></tr><tr><td>
</td></tr><tr><td>
mul/Mmult_out_mult0002_Mxor__index0009/mul/Mmult_out_mult0002_Mxor__index0009_D <= ((
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__n0008(1)__xor0000/mul/Mmult_out_mult0002_Mxor__n0008(1)__xor0000_D.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(1) AND NOT numRightReg(0) AND numLeftReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numLeftReg(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT numRightReg(1) AND numRightReg(0) AND NOT numRightReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numLeftReg(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT numRightReg(1) AND NOT numRightReg(0) AND numRightReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numLeftReg(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(1) AND NOT numRightReg(2) AND numLeftReg(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numLeftReg(2) AND numLeftReg(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT numRightReg(1) AND numRightReg(2) AND numLeftReg(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT numLeftReg(2) AND NOT numLeftReg(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__n0004(2)__xor0000/mul/Mmult_out_mult0002_Mxor__n0004(2)__xor0000_D.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(1) AND NOT numRightReg(0) AND NOT numRightReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numLeftReg(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(1) AND NOT numRightReg(0) AND NOT numLeftReg(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numLeftReg(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(0) AND NOT numLeftReg(1) AND NOT numLeftReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numLeftReg(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(1) AND NOT numRightReg(2) AND NOT numLeftReg(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numLeftReg(2) AND NOT numLeftReg(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT numRightReg(1) AND numRightReg(0) AND NOT numLeftReg(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numLeftReg(3) AND NOT numLeftReg(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(1) AND numRightReg(0) AND numRightReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numLeftReg(3) AND numLeftReg(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(0) AND numRightReg(2) AND numLeftReg(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT numLeftReg(3) AND NOT numLeftReg(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(0) AND NOT numRightReg(2) AND NOT numLeftReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numLeftReg(3) AND NOT numLeftReg(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(0) AND numLeftReg(1) AND numLeftReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numLeftReg(3) AND numLeftReg(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(1) AND numRightReg(0) AND numRightReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numLeftReg(2) AND NOT numLeftReg(3) AND NOT numLeftReg(0)));
</td></tr><tr><td>
</td></tr><tr><td>
mul/Mmult_out_mult0002_Mxor__index0010/mul/Mmult_out_mult0002_Mxor__index0010_D <= mul/Mmult_out_mult0002_Mxor__n0002(2)__xor0000/mul/Mmult_out_mult0002_Mxor__n0002(2)__xor0000_D
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	 XOR 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;mul/Mmult_out_mult0002_Mxor__index0010/mul/Mmult_out_mult0002_Mxor__index0010_D <= mul/Mmult_out_mult0002__or0006/mul/Mmult_out_mult0002__or0006_D2;
</td></tr><tr><td>
</td></tr><tr><td>
mul/Mmult_out_mult0002_Mxor__index0011/mul/Mmult_out_mult0002_Mxor__index0011_D <= ((numRightReg(2) AND numLeftReg(2) AND numLeftReg(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002__or0006/mul/Mmult_out_mult0002__or0006_D2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__index0004/mul/Mmult_out_mult0002_Mxor__index0004_D)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(2) AND numLeftReg(2) AND NOT numLeftReg(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002__or0006/mul/Mmult_out_mult0002__or0006_D2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT mul/Mmult_out_mult0002_Mxor__index0004/mul/Mmult_out_mult0002_Mxor__index0004_D)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(2) AND numLeftReg(2) AND NOT numLeftReg(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__index0003/mul/Mmult_out_mult0002_Mxor__index0003_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT mul/Mmult_out_mult0002_Mxor__index0004/mul/Mmult_out_mult0002_Mxor__index0004_D)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(2) AND NOT numLeftReg(2) AND numLeftReg(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT mul/Mmult_out_mult0002__or0006/mul/Mmult_out_mult0002__or0006_D2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT mul/Mmult_out_mult0002_Mxor__index0004/mul/Mmult_out_mult0002_Mxor__index0004_D)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(2) AND NOT numLeftReg(2) AND numLeftReg(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT mul/Mmult_out_mult0002_Mxor__index0003/mul/Mmult_out_mult0002_Mxor__index0003_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT mul/Mmult_out_mult0002_Mxor__index0004/mul/Mmult_out_mult0002_Mxor__index0004_D)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT numLeftReg(2) AND NOT numLeftReg(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT mul/Mmult_out_mult0002__or0006/mul/Mmult_out_mult0002__or0006_D2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__index0004/mul/Mmult_out_mult0002_Mxor__index0004_D)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT numLeftReg(2) AND NOT numLeftReg(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT mul/Mmult_out_mult0002_Mxor__index0003/mul/Mmult_out_mult0002_Mxor__index0003_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__index0004/mul/Mmult_out_mult0002_Mxor__index0004_D)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(2) AND numLeftReg(2) AND numLeftReg(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__index0003/mul/Mmult_out_mult0002_Mxor__index0003_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__index0004/mul/Mmult_out_mult0002_Mxor__index0004_D)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(2) AND numLeftReg(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002__or0006/mul/Mmult_out_mult0002__or0006_D2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__index0003/mul/Mmult_out_mult0002_Mxor__index0003_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__index0004/mul/Mmult_out_mult0002_Mxor__index0004_D)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(2) AND numLeftReg(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT mul/Mmult_out_mult0002__or0006/mul/Mmult_out_mult0002__or0006_D2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT mul/Mmult_out_mult0002_Mxor__index0003/mul/Mmult_out_mult0002_Mxor__index0003_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT mul/Mmult_out_mult0002_Mxor__index0004/mul/Mmult_out_mult0002_Mxor__index0004_D)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT numRightReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT mul/Mmult_out_mult0002__or0006/mul/Mmult_out_mult0002__or0006_D2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__index0004/mul/Mmult_out_mult0002_Mxor__index0004_D)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT numRightReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT mul/Mmult_out_mult0002_Mxor__index0003/mul/Mmult_out_mult0002_Mxor__index0003_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__index0004/mul/Mmult_out_mult0002_Mxor__index0004_D)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT numRightReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002__or0006/mul/Mmult_out_mult0002__or0006_D2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__index0003/mul/Mmult_out_mult0002_Mxor__index0003_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT mul/Mmult_out_mult0002_Mxor__index0004/mul/Mmult_out_mult0002_Mxor__index0004_D)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT numLeftReg(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002__or0006/mul/Mmult_out_mult0002__or0006_D2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__index0003/mul/Mmult_out_mult0002_Mxor__index0003_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT mul/Mmult_out_mult0002_Mxor__index0004/mul/Mmult_out_mult0002_Mxor__index0004_D)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT numLeftReg(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT mul/Mmult_out_mult0002__or0006/mul/Mmult_out_mult0002__or0006_D2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT mul/Mmult_out_mult0002_Mxor__index0003/mul/Mmult_out_mult0002_Mxor__index0003_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__index0004/mul/Mmult_out_mult0002_Mxor__index0004_D));
</td></tr><tr><td>
</td></tr><tr><td>
mul/Mmult_out_mult0002_Mxor__index0012/mul/Mmult_out_mult0002_Mxor__index0012_D <= mul/Mmult_out_mult0002_Mxor__n0002(4)__xor0000/mul/Mmult_out_mult0002_Mxor__n0002(4)__xor0000_D
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	 XOR 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;mul/Mmult_out_mult0002_Mxor__index0012/mul/Mmult_out_mult0002_Mxor__index0012_D <= mul/Mmult_out_mult0002__or0008/mul/Mmult_out_mult0002__or0008_D2;
</td></tr><tr><td>
</td></tr><tr><td>
mul/Mmult_out_mult0002_Mxor__index0017/mul/Mmult_out_mult0002_Mxor__index0017_D <= mul/Mmult_out_mult0002_Mxor__n0004(1)__xor0000/mul/Mmult_out_mult0002_Mxor__n0004(1)__xor0000_D
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	 XOR 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;mul/Mmult_out_mult0002_Mxor__index0017/mul/Mmult_out_mult0002_Mxor__index0017_D <= ((EXP73_.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(1) AND NOT numRightReg(0) AND numLeftReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numLeftReg(0) AND numRightReg(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT numRightReg(1) AND NOT numRightReg(0) AND numRightReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numLeftReg(1) AND numLeftReg(0) AND numRightReg(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(2) AND numLeftReg(1) AND numLeftReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numLeftReg(3) AND numLeftReg(0) AND numRightReg(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT numRightReg(1) AND numRightReg(2) AND numLeftReg(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT numLeftReg(2) AND NOT numLeftReg(3) AND numLeftReg(0) AND numRightReg(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(1) AND numRightReg(0) AND NOT numRightReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numLeftReg(1) AND NOT numLeftReg(2) AND NOT numLeftReg(3) AND numLeftReg(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numRightReg(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT numRightReg(1) AND numRightReg(0) AND NOT numRightReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numLeftReg(3) AND numLeftReg(0) AND numRightReg(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(0) AND NOT numLeftReg(1) AND NOT numLeftReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numLeftReg(3) AND numLeftReg(0) AND numRightReg(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT numRightReg(1) AND numRightReg(0) AND numRightReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT numLeftReg(1) AND numLeftReg(2) AND NOT numLeftReg(3) AND numLeftReg(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numRightReg(3)));
</td></tr><tr><td>
</td></tr><tr><td>
mul/Mmult_out_mult0002_Mxor__index0018/mul/Mmult_out_mult0002_Mxor__index0018_D <= mul/Mmult_out_mult0002_Mxor__index0011/mul/Mmult_out_mult0002_Mxor__index0011_D
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	 XOR 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;mul/Mmult_out_mult0002_Mxor__index0018/mul/Mmult_out_mult0002_Mxor__index0018_D <= ((NOT numLeftReg(1) AND numLeftReg(2) AND NOT numLeftReg(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numRightReg(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT numLeftReg(1) AND numLeftReg(2) AND numRightReg(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT mul/Mmult_out_mult0002_Mxor__index0009/mul/Mmult_out_mult0002_Mxor__index0009_D)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT numLeftReg(1) AND numLeftReg(2) AND numRightReg(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT mul/Mmult_out_mult0002_Mxor__index0010/mul/Mmult_out_mult0002_Mxor__index0010_D)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numLeftReg(2) AND numRightReg(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT mul/Mmult_out_mult0002_Mxor__index0009/mul/Mmult_out_mult0002_Mxor__index0009_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT mul/Mmult_out_mult0002_Mxor__index0010/mul/Mmult_out_mult0002_Mxor__index0010_D)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numLeftReg(1) AND NOT numLeftReg(2) AND numRightReg(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__index0010/mul/Mmult_out_mult0002_Mxor__index0010_D)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numLeftReg(2) AND NOT numLeftReg(0) AND numRightReg(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT mul/Mmult_out_mult0002_Mxor__index0010/mul/Mmult_out_mult0002_Mxor__index0010_D)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numLeftReg(1) AND NOT numLeftReg(2) AND numLeftReg(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numRightReg(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__index0009/mul/Mmult_out_mult0002_Mxor__index0009_D)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT numLeftReg(2) AND numLeftReg(0) AND numRightReg(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__index0009/mul/Mmult_out_mult0002_Mxor__index0009_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__index0010/mul/Mmult_out_mult0002_Mxor__index0010_D));
</td></tr><tr><td>
</td></tr><tr><td>
mul/Mmult_out_mult0002_Mxor__index0019/mul/Mmult_out_mult0002_Mxor__index0019_D <= mul/Mmult_out_mult0002_Mxor__n0004(3)__xor0000/mul/Mmult_out_mult0002_Mxor__n0004(3)__xor0000_D
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	 XOR 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;mul/Mmult_out_mult0002_Mxor__index0019/mul/Mmult_out_mult0002_Mxor__index0019_D <= mul/Mmult_out_mult0002__or0013/mul/Mmult_out_mult0002__or0013_D2;
</td></tr><tr><td>
</td></tr><tr><td>
mul/Mmult_out_mult0002_Mxor__index0019/mul/Mmult_out_mult0002_Mxor__index0019_D20_ <= mul/Mmult_out_mult0002_Mxor__n0004(3)__xor0000/mul/Mmult_out_mult0002_Mxor__n0004(3)__xor0000_D
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	 XOR 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;mul/Mmult_out_mult0002_Mxor__index0019/mul/Mmult_out_mult0002_Mxor__index0019_D20_ <= mul/Mmult_out_mult0002__or0013/mul/Mmult_out_mult0002__or0013_D2;
</td></tr><tr><td>
</td></tr><tr><td>
mul/Mmult_out_mult0002_Mxor__index0019/mul/Mmult_out_mult0002_Mxor__index0019_D20_25_ <= mul/Mmult_out_mult0002_Mxor__n0004(3)__xor0000/mul/Mmult_out_mult0002_Mxor__n0004(3)__xor0000_D
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	 XOR 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;mul/Mmult_out_mult0002_Mxor__index0019/mul/Mmult_out_mult0002_Mxor__index0019_D20_25_ <= mul/Mmult_out_mult0002__or0013/mul/Mmult_out_mult0002__or0013_D2;
</td></tr><tr><td>
</td></tr><tr><td>
mul/Mmult_out_mult0002_Mxor__index0020/mul/Mmult_out_mult0002_Mxor__index0020_D19_ <= mul/Mmult_out_mult0002_Mxor__n0004(4)__xor0000/mul/Mmult_out_mult0002_Mxor__n0004(4)__xor0000_D
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	 XOR 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;mul/Mmult_out_mult0002_Mxor__index0020/mul/Mmult_out_mult0002_Mxor__index0020_D19_ <= ((EXP69_.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numLeftReg(3) AND numRightReg(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__index0012/mul/Mmult_out_mult0002_Mxor__index0012_D)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numLeftReg(2) AND numLeftReg(3) AND numRightReg(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__index0011/mul/Mmult_out_mult0002_Mxor__index0011_D)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numLeftReg(2) AND numRightReg(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__index0011/mul/Mmult_out_mult0002_Mxor__index0011_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__index0012/mul/Mmult_out_mult0002_Mxor__index0012_D)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numLeftReg(1) AND numLeftReg(3) AND numRightReg(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__index0010/mul/Mmult_out_mult0002_Mxor__index0010_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__index0011/mul/Mmult_out_mult0002_Mxor__index0011_D)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numLeftReg(1) AND numRightReg(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__index0010/mul/Mmult_out_mult0002_Mxor__index0010_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__index0011/mul/Mmult_out_mult0002_Mxor__index0011_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__index0012/mul/Mmult_out_mult0002_Mxor__index0012_D)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (EXP77_.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(1) AND numLeftReg(1) AND numLeftReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numLeftReg(3) AND numLeftReg(0) AND numRightReg(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(0) AND numLeftReg(3) AND numLeftReg(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numRightReg(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__index0010/mul/Mmult_out_mult0002_Mxor__index0010_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__index0011/mul/Mmult_out_mult0002_Mxor__index0011_D)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT numRightReg(1) AND numRightReg(2) AND numLeftReg(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numLeftReg(0) AND numRightReg(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__index0011/mul/Mmult_out_mult0002_Mxor__index0011_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__index0012/mul/Mmult_out_mult0002_Mxor__index0012_D)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT numRightReg(0) AND numRightReg(2) AND numLeftReg(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numLeftReg(2) AND numLeftReg(0) AND numRightReg(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__index0012/mul/Mmult_out_mult0002_Mxor__index0012_D)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT numRightReg(1) AND numRightReg(0) AND numRightReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numLeftReg(2) AND numLeftReg(0) AND numRightReg(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__index0010/mul/Mmult_out_mult0002_Mxor__index0010_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__index0012/mul/Mmult_out_mult0002_Mxor__index0012_D)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(2) AND numLeftReg(1) AND numLeftReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numLeftReg(3) AND numLeftReg(0) AND numRightReg(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(1) AND numRightReg(2) AND numLeftReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numLeftReg(3) AND numLeftReg(0) AND numRightReg(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__index0010/mul/Mmult_out_mult0002_Mxor__index0010_D)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(1) AND NOT numRightReg(2) AND numLeftReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numLeftReg(0) AND numRightReg(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__index0010/mul/Mmult_out_mult0002_Mxor__index0010_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__index0012/mul/Mmult_out_mult0002_Mxor__index0012_D)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(1) AND numRightReg(0) AND NOT numRightReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numLeftReg(1) AND numLeftReg(0) AND numRightReg(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__index0011/mul/Mmult_out_mult0002_Mxor__index0011_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__index0012/mul/Mmult_out_mult0002_Mxor__index0012_D));
</td></tr><tr><td>
</td></tr><tr><td>
mul/Mmult_out_mult0002_Mxor__index0025/mul/Mmult_out_mult0002_Mxor__index0025_D <= mul/Mmult_out_mult0002_Mxor__n0006(1)__xor0000/mul/Mmult_out_mult0002_Mxor__n0006(1)__xor0000_D
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	 XOR 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;mul/Mmult_out_mult0002_Mxor__index0025/mul/Mmult_out_mult0002_Mxor__index0025_D <= ((
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	$OpTx$sub/Msub_out__or0002/sub/Msub_out__or0002_D2_INV$3759.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numLeftReg(0) AND numRightReg(4) AND NOT numRightReg(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__n0002(2)__xor0000/mul/Mmult_out_mult0002_Mxor__n0002(2)__xor0000_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT mul/Mmult_out_mult0002__or0006/mul/Mmult_out_mult0002__or0006_D2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numLeftReg(1) AND numLeftReg(0) AND numRightReg(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__index0009/mul/Mmult_out_mult0002_Mxor__index0009_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__n0002(2)__xor0000/mul/Mmult_out_mult0002_Mxor__n0002(2)__xor0000_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT mul/Mmult_out_mult0002__or0006/mul/Mmult_out_mult0002__or0006_D2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numLeftReg(1) AND numLeftReg(0) AND numRightReg(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__index0009/mul/Mmult_out_mult0002_Mxor__index0009_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT mul/Mmult_out_mult0002_Mxor__n0002(2)__xor0000/mul/Mmult_out_mult0002_Mxor__n0002(2)__xor0000_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002__or0006/mul/Mmult_out_mult0002__or0006_D2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT numLeftReg(1) AND numLeftReg(0) AND numRightReg(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT mul/Mmult_out_mult0002_Mxor__index0009/mul/Mmult_out_mult0002_Mxor__index0009_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__n0002(2)__xor0000/mul/Mmult_out_mult0002_Mxor__n0002(2)__xor0000_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT mul/Mmult_out_mult0002__or0006/mul/Mmult_out_mult0002__or0006_D2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT numLeftReg(1) AND numLeftReg(0) AND numRightReg(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT mul/Mmult_out_mult0002_Mxor__index0009/mul/Mmult_out_mult0002_Mxor__index0009_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT mul/Mmult_out_mult0002_Mxor__n0002(2)__xor0000/mul/Mmult_out_mult0002_Mxor__n0002(2)__xor0000_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002__or0006/mul/Mmult_out_mult0002__or0006_D2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numLeftReg(0) AND numRightReg(4) AND NOT numRightReg(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT mul/Mmult_out_mult0002_Mxor__n0002(2)__xor0000/mul/Mmult_out_mult0002_Mxor__n0002(2)__xor0000_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002__or0006/mul/Mmult_out_mult0002__or0006_D2));
</td></tr><tr><td>
</td></tr><tr><td>
mul/Mmult_out_mult0002_Mxor__index0033/mul/Mmult_out_mult0002_Mxor__index0033_D <= (numLeftReg(2) AND numRightReg(4))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	 XOR 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;mul/Mmult_out_mult0002_Mxor__index0033/mul/Mmult_out_mult0002_Mxor__index0033_D <= ((EXP104_.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT numRightReg(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT mul/Mmult_out_mult0002__or0018/mul/Mmult_out_mult0002__or0018_D2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__index0019/mul/Mmult_out_mult0002_Mxor__index0019_D20_)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT numLeftReg(1) AND NOT numLeftReg(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002__or0018/mul/Mmult_out_mult0002__or0018_D2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT mul/Mmult_out_mult0002_Mxor__index0019/mul/Mmult_out_mult0002_Mxor__index0019_D20_)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT numLeftReg(1) AND NOT numLeftReg(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT mul/Mmult_out_mult0002__or0018/mul/Mmult_out_mult0002__or0018_D2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__index0019/mul/Mmult_out_mult0002_Mxor__index0019_D20_)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT numLeftReg(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT mul/Mmult_out_mult0002_Mxor__index0025/mul/Mmult_out_mult0002_Mxor__index0025_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002__or0018/mul/Mmult_out_mult0002__or0018_D2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT mul/Mmult_out_mult0002_Mxor__index0019/mul/Mmult_out_mult0002_Mxor__index0019_D20_)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT numLeftReg(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT mul/Mmult_out_mult0002_Mxor__index0025/mul/Mmult_out_mult0002_Mxor__index0025_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT mul/Mmult_out_mult0002__or0018/mul/Mmult_out_mult0002__or0018_D2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__index0019/mul/Mmult_out_mult0002_Mxor__index0019_D20_)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT numRightReg(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002__or0018/mul/Mmult_out_mult0002__or0018_D2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT mul/Mmult_out_mult0002_Mxor__index0019/mul/Mmult_out_mult0002_Mxor__index0019_D20_));
</td></tr><tr><td>
</td></tr><tr><td>
mul/Mmult_out_mult0002_Mxor__n0002(2)__xor0000/mul/Mmult_out_mult0002_Mxor__n0002(2)__xor0000_D <= ((
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__index0004/mul/Mmult_out_mult0002_Mxor__index0004_D.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(1) AND NOT numRightReg(0) AND NOT numRightReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numLeftReg(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(1) AND NOT numRightReg(0) AND NOT numLeftReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numLeftReg(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT numRightReg(1) AND NOT numRightReg(0) AND numRightReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numLeftReg(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT numRightReg(0) AND numRightReg(2) AND numLeftReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT numLeftReg(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(1) AND NOT numRightReg(2) AND numLeftReg(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numLeftReg(2) AND numLeftReg(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT numRightReg(1) AND numRightReg(0) AND NOT numRightReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numLeftReg(4))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT numRightReg(1) AND numRightReg(0) AND numLeftReg(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT numLeftReg(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT numRightReg(1) AND numRightReg(2) AND NOT numLeftReg(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numLeftReg(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(0) AND numLeftReg(4) AND NOT numLeftReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT numLeftReg(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(1) AND NOT numLeftReg(4) AND NOT numLeftReg(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT numLeftReg(2) AND numLeftReg(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(0) AND numRightReg(2) AND NOT numLeftReg(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT numLeftReg(1) AND numLeftReg(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(0) AND numRightReg(2) AND NOT numLeftReg(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numLeftReg(2) AND numLeftReg(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(0) AND NOT numRightReg(2) AND numLeftReg(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT numLeftReg(1) AND numLeftReg(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(0) AND numLeftReg(4) AND numLeftReg(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT numLeftReg(2) AND numLeftReg(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(1) AND numRightReg(2) AND numLeftReg(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numLeftReg(1) AND numLeftReg(2) AND NOT numLeftReg(3)));
</td></tr><tr><td>
</td></tr><tr><td>
mul/Mmult_out_mult0002_Mxor__n0002(4)__xor0000/mul/Mmult_out_mult0002_Mxor__n0002(4)__xor0000_D <= ((
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	twoComp/Madd_out__and0004/twoComp/Madd_out__and0004_D2.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(1) AND NOT numRightReg(2) AND numLeftReg(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numLeftReg(6) AND numLeftReg(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(0) AND numRightReg(2) AND numLeftReg(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT numLeftReg(6) AND numLeftReg(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(1) AND numRightReg(2) AND numLeftReg(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numLeftReg(6) AND numLeftReg(3) AND NOT numLeftReg(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(0) AND NOT numRightReg(2) AND numLeftReg(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT numLeftReg(1) AND NOT numLeftReg(3) AND NOT numLeftReg(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(2) AND numLeftReg(4) AND NOT numLeftReg(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT numLeftReg(1) AND NOT numLeftReg(3) AND NOT numLeftReg(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (EXP63_.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(1) AND NOT numRightReg(0) AND NOT numRightReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numLeftReg(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(1) AND NOT numRightReg(0) AND NOT numLeftReg(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numLeftReg(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT numRightReg(1) AND numRightReg(0) AND NOT numLeftReg(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numLeftReg(6))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT numRightReg(1) AND NOT numRightReg(0) AND numRightReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numLeftReg(4))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT numRightReg(0) AND numRightReg(2) AND numLeftReg(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT numLeftReg(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(0) AND NOT numLeftReg(4) AND numLeftReg(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numLeftReg(2) AND numLeftReg(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(0) AND NOT numRightReg(2) AND numLeftReg(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT numLeftReg(2) AND NOT numLeftReg(3) AND NOT numLeftReg(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(0) AND NOT numLeftReg(4) AND numLeftReg(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numLeftReg(1) AND numLeftReg(3) AND numLeftReg(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(2) AND numLeftReg(4) AND NOT numLeftReg(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT numLeftReg(2) AND NOT numLeftReg(3) AND NOT numLeftReg(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(1) AND numRightReg(2) AND numLeftReg(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numLeftReg(6) AND numLeftReg(1) AND numLeftReg(2) AND NOT numLeftReg(5)));
</td></tr><tr><td>
</td></tr><tr><td>
mul/Mmult_out_mult0002_Mxor__n0002(5)__xor0000/mul/Mmult_out_mult0002_Mxor__n0002(5)__xor0000_D <= (numRightReg(2) AND numLeftReg(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	 XOR 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;mul/Mmult_out_mult0002_Mxor__n0002(5)__xor0000/mul/Mmult_out_mult0002_Mxor__n0002(5)__xor0000_D <= ((numRightReg(1) AND NOT numRightReg(0) AND numLeftReg(6))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(0) AND NOT numLeftReg(6) AND NOT numLeftReg(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numLeftReg(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(0) AND NOT numLeftReg(4) AND NOT numLeftReg(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT numLeftReg(3) AND numLeftReg(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(0) AND NOT numLeftReg(4) AND NOT numLeftReg(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT numLeftReg(1) AND NOT numLeftReg(2) AND numLeftReg(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(0) AND NOT numLeftReg(4) AND NOT numLeftReg(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT numLeftReg(2) AND NOT numLeftReg(0) AND numLeftReg(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__index0003/mul/Mmult_out_mult0002_Mxor__index0003_D.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(1) AND numLeftReg(6) AND numLeftReg(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numLeftReg(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(1) AND numLeftReg(4) AND numLeftReg(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numLeftReg(3) AND numLeftReg(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(1) AND NOT numLeftReg(4) AND numLeftReg(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT numLeftReg(5) AND NOT numLeftReg(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(1) AND numLeftReg(6) AND NOT numLeftReg(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT numLeftReg(3) AND NOT numLeftReg(5) AND NOT numLeftReg(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(1) AND numLeftReg(6) AND NOT numLeftReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT numLeftReg(3) AND NOT numLeftReg(5) AND NOT numLeftReg(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT numRightReg(1) AND numRightReg(0) AND numLeftReg(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(1) AND numRightReg(0) AND numLeftReg(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT numLeftReg(6) AND numLeftReg(5) AND NOT numLeftReg(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(1) AND numRightReg(0) AND NOT numLeftReg(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numLeftReg(2) AND numLeftReg(3) AND numLeftReg(5) AND NOT numLeftReg(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(1) AND numRightReg(0) AND NOT numLeftReg(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numLeftReg(1) AND numLeftReg(3) AND numLeftReg(0) AND numLeftReg(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT numLeftReg(7)));
</td></tr><tr><td>
</td></tr><tr><td>
mul/Mmult_out_mult0002_Mxor__n0004(1)__xor0000/mul/Mmult_out_mult0002_Mxor__n0004(1)__xor0000_D <= (numLeftReg(1) AND numRightReg(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	 XOR 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;mul/Mmult_out_mult0002_Mxor__n0004(1)__xor0000/mul/Mmult_out_mult0002_Mxor__n0004(1)__xor0000_D <= ((
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT mul/Mmult_out_mult0002_Mxor__n0002(2)__xor0000/mul/Mmult_out_mult0002_Mxor__n0002(2)__xor0000_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002__or0006/mul/Mmult_out_mult0002__or0006_D2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__n0002(2)__xor0000/mul/Mmult_out_mult0002_Mxor__n0002(2)__xor0000_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT mul/Mmult_out_mult0002__or0006/mul/Mmult_out_mult0002__or0006_D2));
</td></tr><tr><td>
</td></tr><tr><td>
mul/Mmult_out_mult0002_Mxor__n0004(2)__xor0000/mul/Mmult_out_mult0002_Mxor__n0004(2)__xor0000_D <= (numLeftReg(2) AND numRightReg(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	 XOR 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;mul/Mmult_out_mult0002_Mxor__n0004(2)__xor0000/mul/Mmult_out_mult0002_Mxor__n0004(2)__xor0000_D <= ((EXP102_.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT numRightReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002__or0006/mul/Mmult_out_mult0002__or0006_D2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__index0003/mul/Mmult_out_mult0002_Mxor__index0003_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT mul/Mmult_out_mult0002_Mxor__index0004/mul/Mmult_out_mult0002_Mxor__index0004_D)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT numLeftReg(2) AND NOT numLeftReg(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT mul/Mmult_out_mult0002__or0006/mul/Mmult_out_mult0002__or0006_D2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__index0004/mul/Mmult_out_mult0002_Mxor__index0004_D)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT numLeftReg(2) AND NOT numLeftReg(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT mul/Mmult_out_mult0002_Mxor__index0003/mul/Mmult_out_mult0002_Mxor__index0003_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__index0004/mul/Mmult_out_mult0002_Mxor__index0004_D)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT numLeftReg(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002__or0006/mul/Mmult_out_mult0002__or0006_D2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__index0003/mul/Mmult_out_mult0002_Mxor__index0003_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT mul/Mmult_out_mult0002_Mxor__index0004/mul/Mmult_out_mult0002_Mxor__index0004_D)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT numLeftReg(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT mul/Mmult_out_mult0002__or0006/mul/Mmult_out_mult0002__or0006_D2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT mul/Mmult_out_mult0002_Mxor__index0003/mul/Mmult_out_mult0002_Mxor__index0003_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__index0004/mul/Mmult_out_mult0002_Mxor__index0004_D)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT numRightReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT mul/Mmult_out_mult0002__or0006/mul/Mmult_out_mult0002__or0006_D2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__index0004/mul/Mmult_out_mult0002_Mxor__index0004_D)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT numRightReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT mul/Mmult_out_mult0002_Mxor__index0003/mul/Mmult_out_mult0002_Mxor__index0003_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__index0004/mul/Mmult_out_mult0002_Mxor__index0004_D));
</td></tr><tr><td>
</td></tr><tr><td>
mul/Mmult_out_mult0002_Mxor__n0004(3)__xor0000/mul/Mmult_out_mult0002_Mxor__n0004(3)__xor0000_D <= (numLeftReg(3) AND numRightReg(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	 XOR 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;mul/Mmult_out_mult0002_Mxor__n0004(3)__xor0000/mul/Mmult_out_mult0002_Mxor__n0004(3)__xor0000_D <= ((
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__n0002(4)__xor0000/mul/Mmult_out_mult0002_Mxor__n0002(4)__xor0000_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT mul/Mmult_out_mult0002__or0008/mul/Mmult_out_mult0002__or0008_D2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT mul/Mmult_out_mult0002_Mxor__n0002(4)__xor0000/mul/Mmult_out_mult0002_Mxor__n0002(4)__xor0000_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002__or0008/mul/Mmult_out_mult0002__or0008_D2));
</td></tr><tr><td>
</td></tr><tr><td>
mul/Mmult_out_mult0002_Mxor__n0004(4)__xor0000/mul/Mmult_out_mult0002_Mxor__n0004(4)__xor0000_D <= ((NOT numRightReg(2) AND NOT numRightReg(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT mul/Mmult_out_mult0002__or0008/mul/Mmult_out_mult0002__or0008_D2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__n0002(5)__xor0000/mul/Mmult_out_mult0002_Mxor__n0002(5)__xor0000_D)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT numRightReg(2) AND NOT numRightReg(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT mul/Mmult_out_mult0002_Mxor__index0005/mul/Mmult_out_mult0002_Mxor__index0005_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__n0002(5)__xor0000/mul/Mmult_out_mult0002_Mxor__n0002(5)__xor0000_D)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(2) AND numLeftReg(4) AND numRightReg(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__index0005/mul/Mmult_out_mult0002_Mxor__index0005_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__n0002(5)__xor0000/mul/Mmult_out_mult0002_Mxor__n0002(5)__xor0000_D)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numLeftReg(4) AND numRightReg(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002__or0008/mul/Mmult_out_mult0002__or0008_D2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__index0005/mul/Mmult_out_mult0002_Mxor__index0005_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__n0002(5)__xor0000/mul/Mmult_out_mult0002_Mxor__n0002(5)__xor0000_D)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numLeftReg(4) AND numRightReg(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT mul/Mmult_out_mult0002__or0008/mul/Mmult_out_mult0002__or0008_D2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT mul/Mmult_out_mult0002_Mxor__index0005/mul/Mmult_out_mult0002_Mxor__index0005_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT mul/Mmult_out_mult0002_Mxor__n0002(5)__xor0000/mul/Mmult_out_mult0002_Mxor__n0002(5)__xor0000_D)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(2) AND numLeftReg(4) AND numRightReg(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002__or0008/mul/Mmult_out_mult0002__or0008_D2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__n0002(5)__xor0000/mul/Mmult_out_mult0002_Mxor__n0002(5)__xor0000_D)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(2) AND numLeftReg(4) AND NOT numRightReg(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002__or0008/mul/Mmult_out_mult0002__or0008_D2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT mul/Mmult_out_mult0002_Mxor__n0002(5)__xor0000/mul/Mmult_out_mult0002_Mxor__n0002(5)__xor0000_D)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(2) AND numLeftReg(4) AND NOT numRightReg(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__index0005/mul/Mmult_out_mult0002_Mxor__index0005_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT mul/Mmult_out_mult0002_Mxor__n0002(5)__xor0000/mul/Mmult_out_mult0002_Mxor__n0002(5)__xor0000_D)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT numRightReg(2) AND numLeftReg(4) AND numRightReg(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT mul/Mmult_out_mult0002__or0008/mul/Mmult_out_mult0002__or0008_D2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT mul/Mmult_out_mult0002_Mxor__n0002(5)__xor0000/mul/Mmult_out_mult0002_Mxor__n0002(5)__xor0000_D)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT numRightReg(2) AND numLeftReg(4) AND numRightReg(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT mul/Mmult_out_mult0002_Mxor__index0005/mul/Mmult_out_mult0002_Mxor__index0005_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT mul/Mmult_out_mult0002_Mxor__n0002(5)__xor0000/mul/Mmult_out_mult0002_Mxor__n0002(5)__xor0000_D)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT numLeftReg(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT mul/Mmult_out_mult0002__or0008/mul/Mmult_out_mult0002__or0008_D2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__n0002(5)__xor0000/mul/Mmult_out_mult0002_Mxor__n0002(5)__xor0000_D)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT numLeftReg(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT mul/Mmult_out_mult0002_Mxor__index0005/mul/Mmult_out_mult0002_Mxor__index0005_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__n0002(5)__xor0000/mul/Mmult_out_mult0002_Mxor__n0002(5)__xor0000_D)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT numLeftReg(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002__or0008/mul/Mmult_out_mult0002__or0008_D2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__index0005/mul/Mmult_out_mult0002_Mxor__index0005_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT mul/Mmult_out_mult0002_Mxor__n0002(5)__xor0000/mul/Mmult_out_mult0002_Mxor__n0002(5)__xor0000_D)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT numRightReg(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002__or0008/mul/Mmult_out_mult0002__or0008_D2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__index0005/mul/Mmult_out_mult0002_Mxor__index0005_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT mul/Mmult_out_mult0002_Mxor__n0002(5)__xor0000/mul/Mmult_out_mult0002_Mxor__n0002(5)__xor0000_D)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT numRightReg(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT mul/Mmult_out_mult0002__or0008/mul/Mmult_out_mult0002__or0008_D2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT mul/Mmult_out_mult0002_Mxor__index0005/mul/Mmult_out_mult0002_Mxor__index0005_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__n0002(5)__xor0000/mul/Mmult_out_mult0002_Mxor__n0002(5)__xor0000_D));
</td></tr><tr><td>
</td></tr><tr><td>
mul/Mmult_out_mult0002_Mxor__n0006(1)__xor0000/mul/Mmult_out_mult0002_Mxor__n0006(1)__xor0000_D <= ((NOT numLeftReg(1) AND NOT numLeftReg(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__n0004(2)__xor0000/mul/Mmult_out_mult0002_Mxor__n0004(2)__xor0000_D)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT numRightReg(4) AND NOT numRightReg(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__n0004(2)__xor0000/mul/Mmult_out_mult0002_Mxor__n0004(2)__xor0000_D)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numLeftReg(1) AND numRightReg(4) AND NOT numRightReg(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT mul/Mmult_out_mult0002_Mxor__n0004(2)__xor0000/mul/Mmult_out_mult0002_Mxor__n0004(2)__xor0000_D)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT numLeftReg(0) AND NOT numRightReg(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT mul/Mmult_out_mult0002_Mxor__index0010/mul/Mmult_out_mult0002_Mxor__index0010_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__n0004(2)__xor0000/mul/Mmult_out_mult0002_Mxor__n0004(2)__xor0000_D)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT numRightReg(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT mul/Mmult_out_mult0002_Mxor__index0009/mul/Mmult_out_mult0002_Mxor__index0009_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT mul/Mmult_out_mult0002_Mxor__index0010/mul/Mmult_out_mult0002_Mxor__index0010_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__n0004(2)__xor0000/mul/Mmult_out_mult0002_Mxor__n0004(2)__xor0000_D)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numLeftReg(1) AND NOT numLeftReg(0) AND numRightReg(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT mul/Mmult_out_mult0002_Mxor__index0010/mul/Mmult_out_mult0002_Mxor__index0010_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT mul/Mmult_out_mult0002_Mxor__n0004(2)__xor0000/mul/Mmult_out_mult0002_Mxor__n0004(2)__xor0000_D)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numLeftReg(1) AND numRightReg(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT mul/Mmult_out_mult0002_Mxor__index0009/mul/Mmult_out_mult0002_Mxor__index0009_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT mul/Mmult_out_mult0002_Mxor__index0010/mul/Mmult_out_mult0002_Mxor__index0010_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT mul/Mmult_out_mult0002_Mxor__n0004(2)__xor0000/mul/Mmult_out_mult0002_Mxor__n0004(2)__xor0000_D)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numLeftReg(1) AND NOT numRightReg(4) AND numRightReg(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__index0010/mul/Mmult_out_mult0002_Mxor__index0010_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT mul/Mmult_out_mult0002_Mxor__n0004(2)__xor0000/mul/Mmult_out_mult0002_Mxor__n0004(2)__xor0000_D)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numLeftReg(1) AND numLeftReg(0) AND NOT numRightReg(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numRightReg(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__index0009/mul/Mmult_out_mult0002_Mxor__index0009_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT mul/Mmult_out_mult0002_Mxor__n0004(2)__xor0000/mul/Mmult_out_mult0002_Mxor__n0004(2)__xor0000_D)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT numLeftReg(1) AND numLeftReg(0) AND numRightReg(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__index0009/mul/Mmult_out_mult0002_Mxor__index0009_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__index0010/mul/Mmult_out_mult0002_Mxor__index0010_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT mul/Mmult_out_mult0002_Mxor__n0004(2)__xor0000/mul/Mmult_out_mult0002_Mxor__n0004(2)__xor0000_D)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT numLeftReg(1) AND NOT numRightReg(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__n0004(2)__xor0000/mul/Mmult_out_mult0002_Mxor__n0004(2)__xor0000_D)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT numLeftReg(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT mul/Mmult_out_mult0002_Mxor__index0009/mul/Mmult_out_mult0002_Mxor__index0009_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__n0004(2)__xor0000/mul/Mmult_out_mult0002_Mxor__n0004(2)__xor0000_D)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT numLeftReg(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT mul/Mmult_out_mult0002_Mxor__index0010/mul/Mmult_out_mult0002_Mxor__index0010_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__n0004(2)__xor0000/mul/Mmult_out_mult0002_Mxor__n0004(2)__xor0000_D)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numLeftReg(1) AND numRightReg(4) AND numRightReg(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__index0010/mul/Mmult_out_mult0002_Mxor__index0010_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__n0004(2)__xor0000/mul/Mmult_out_mult0002_Mxor__n0004(2)__xor0000_D)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numLeftReg(1) AND numLeftReg(0) AND numRightReg(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numRightReg(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__index0009/mul/Mmult_out_mult0002_Mxor__index0009_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__n0004(2)__xor0000/mul/Mmult_out_mult0002_Mxor__n0004(2)__xor0000_D));
</td></tr><tr><td>
</td></tr><tr><td>
mul/Mmult_out_mult0002_Mxor__n0008(1)__xor0000/mul/Mmult_out_mult0002_Mxor__n0008(1)__xor0000_D <= (numLeftReg(1) AND numRightReg(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	 XOR 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;mul/Mmult_out_mult0002_Mxor__n0008(1)__xor0000/mul/Mmult_out_mult0002_Mxor__n0008(1)__xor0000_D <= ((NOT numRightReg(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT mul/Mmult_out_mult0002__or0018/mul/Mmult_out_mult0002__or0018_D2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__index0019/mul/Mmult_out_mult0002_Mxor__index0019_D20_)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numLeftReg(2) AND numRightReg(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002__or0018/mul/Mmult_out_mult0002__or0018_D2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__index0019/mul/Mmult_out_mult0002_Mxor__index0019_D20_)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numLeftReg(2) AND numRightReg(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT mul/Mmult_out_mult0002__or0018/mul/Mmult_out_mult0002__or0018_D2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT mul/Mmult_out_mult0002_Mxor__index0019/mul/Mmult_out_mult0002_Mxor__index0019_D20_)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT numLeftReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002__or0018/mul/Mmult_out_mult0002__or0018_D2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT mul/Mmult_out_mult0002_Mxor__index0019/mul/Mmult_out_mult0002_Mxor__index0019_D20_)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT numLeftReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT mul/Mmult_out_mult0002__or0018/mul/Mmult_out_mult0002__or0018_D2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__index0019/mul/Mmult_out_mult0002_Mxor__index0019_D20_)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT numRightReg(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002__or0018/mul/Mmult_out_mult0002__or0018_D2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT mul/Mmult_out_mult0002_Mxor__index0019/mul/Mmult_out_mult0002_Mxor__index0019_D20_));
</td></tr><tr><td>
</td></tr><tr><td>
mul/Mmult_out_mult0002_Mxor__n0008(2)__xor0000/mul/Mmult_out_mult0002_Mxor__n0008(2)__xor0000_D <= (numLeftReg(2) AND numRightReg(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	 XOR 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;mul/Mmult_out_mult0002_Mxor__n0008(2)__xor0000/mul/Mmult_out_mult0002_Mxor__n0008(2)__xor0000_D <= ((NOT numRightReg(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT mul/Mmult_out_mult0002__or0019/mul/Mmult_out_mult0002__or0019_D2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__index0020/mul/Mmult_out_mult0002_Mxor__index0020_D19_)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numLeftReg(3) AND numRightReg(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002__or0019/mul/Mmult_out_mult0002__or0019_D2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__index0020/mul/Mmult_out_mult0002_Mxor__index0020_D19_)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numLeftReg(3) AND numRightReg(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT mul/Mmult_out_mult0002__or0019/mul/Mmult_out_mult0002__or0019_D2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT mul/Mmult_out_mult0002_Mxor__index0020/mul/Mmult_out_mult0002_Mxor__index0020_D19_)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT numLeftReg(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002__or0019/mul/Mmult_out_mult0002__or0019_D2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT mul/Mmult_out_mult0002_Mxor__index0020/mul/Mmult_out_mult0002_Mxor__index0020_D19_)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT numLeftReg(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT mul/Mmult_out_mult0002__or0019/mul/Mmult_out_mult0002__or0019_D2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__index0020/mul/Mmult_out_mult0002_Mxor__index0020_D19_)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT numRightReg(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002__or0019/mul/Mmult_out_mult0002__or0019_D2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT mul/Mmult_out_mult0002_Mxor__index0020/mul/Mmult_out_mult0002_Mxor__index0020_D19_));
</td></tr><tr><td>
</td></tr><tr><td>
mul/Mmult_out_mult0002_Mxor__n0010(1)__xor0000/mul/Mmult_out_mult0002_Mxor__n0010(1)__xor0000_D <= (numLeftReg(1) AND numRightReg(6))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	 XOR 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;mul/Mmult_out_mult0002_Mxor__n0010(1)__xor0000/mul/Mmult_out_mult0002_Mxor__n0010(1)__xor0000_D <= ((
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__n0008(2)__xor0000/mul/Mmult_out_mult0002_Mxor__n0008(2)__xor0000_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT mul/Mmult_out_mult0002__or0024/mul/Mmult_out_mult0002__or0024_D2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT mul/Mmult_out_mult0002_Mxor__n0008(2)__xor0000/mul/Mmult_out_mult0002_Mxor__n0008(2)__xor0000_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002__or0024/mul/Mmult_out_mult0002__or0024_D2));
</td></tr><tr><td>
</td></tr><tr><td>
mul/Mmult_out_mult0002__and0014/mul/Mmult_out_mult0002__and0014_D2 <= (numRightReg(1) AND numLeftReg(1));
</td></tr><tr><td>
</td></tr><tr><td>
mul/Mmult_out_mult0002__and0022/mul/Mmult_out_mult0002__and0022_D2 <= (numRightReg(2) AND numLeftReg(2));
</td></tr><tr><td>
</td></tr><tr><td>
mul/Mmult_out_mult0002__and0024/mul/Mmult_out_mult0002__and0024_D2 <= (numRightReg(2) AND numLeftReg(0));
</td></tr><tr><td>
</td></tr><tr><td>
mul/Mmult_out_mult0002__and0033/mul/Mmult_out_mult0002__and0033_D2 <= (numLeftReg(0) AND numRightReg(3));
</td></tr><tr><td>
</td></tr><tr><td>
mul/Mmult_out_mult0002__and0042/mul/Mmult_out_mult0002__and0042_D2 <= (numLeftReg(0) AND numRightReg(4));
</td></tr><tr><td>
</td></tr><tr><td>
mul/Mmult_out_mult0002__and0051/mul/Mmult_out_mult0002__and0051_D2 <= (numLeftReg(0) AND numRightReg(5));
</td></tr><tr><td>
</td></tr><tr><td>
mul/Mmult_out_mult0002__and0060/mul/Mmult_out_mult0002__and0060_D2 <= (numLeftReg(0) AND numRightReg(6));
</td></tr><tr><td>
</td></tr><tr><td>
mul/Mmult_out_mult0002__or0006/mul/Mmult_out_mult0002__or0006_D2 <= ((
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__index0001/mul/Mmult_out_mult0002_Mxor__index0001_D.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(1) AND NOT numRightReg(0) AND numRightReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numLeftReg(1) AND numLeftReg(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(1) AND numRightReg(2) AND numLeftReg(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT numLeftReg(3) AND numLeftReg(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(0) AND numRightReg(2) AND numLeftReg(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numLeftReg(2) AND numLeftReg(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(0) AND numRightReg(2) AND numLeftReg(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numLeftReg(3) AND NOT numLeftReg(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(1) AND numRightReg(0) AND numRightReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numLeftReg(2) AND NOT numLeftReg(3) AND numLeftReg(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(1) AND NOT numRightReg(0) AND numRightReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numLeftReg(1) AND numLeftReg(0)));
</td></tr><tr><td>
</td></tr><tr><td>
mul/Mmult_out_mult0002__or0008/mul/Mmult_out_mult0002__or0008_D2 <= (($OpTx$FX_DC$2986.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(1) AND NOT numRightReg(0) AND numRightReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numLeftReg(4) AND numLeftReg(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(1) AND NOT numRightReg(0) AND numRightReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numLeftReg(2) AND numLeftReg(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT numRightReg(1) AND numRightReg(0) AND numRightReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numLeftReg(3) AND numLeftReg(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(0) AND numRightReg(2) AND numLeftReg(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numLeftReg(2) AND numLeftReg(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(1) AND NOT numRightReg(0) AND numRightReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numLeftReg(1) AND numLeftReg(3) AND numLeftReg(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__index0005/mul/Mmult_out_mult0002_Mxor__index0005_D.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(1) AND numRightReg(2) AND numLeftReg(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numLeftReg(3) AND numLeftReg(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(1) AND numRightReg(2) AND numLeftReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numLeftReg(3) AND NOT numLeftReg(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(0) AND numRightReg(2) AND numLeftReg(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numLeftReg(2) AND numLeftReg(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(0) AND numRightReg(2) AND NOT numLeftReg(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT numLeftReg(2) AND numLeftReg(3) AND numLeftReg(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(0) AND numRightReg(2) AND NOT numLeftReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numLeftReg(3) AND NOT numLeftReg(0) AND numLeftReg(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(0) AND numRightReg(2) AND numLeftReg(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numLeftReg(2) AND numLeftReg(0) AND numLeftReg(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(0) AND numRightReg(2) AND numLeftReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numLeftReg(3) AND numLeftReg(0) AND NOT numLeftReg(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(1) AND numRightReg(0) AND numRightReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numLeftReg(4) AND NOT numLeftReg(1) AND numLeftReg(2) AND NOT numLeftReg(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(1) AND numRightReg(0) AND numRightReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT numLeftReg(4) AND numLeftReg(1) AND numLeftReg(2) AND numLeftReg(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(1) AND numRightReg(0) AND numRightReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT numLeftReg(4) AND numLeftReg(1) AND numLeftReg(3) AND NOT numLeftReg(5)));
</td></tr><tr><td>
</td></tr><tr><td>
mul/Mmult_out_mult0002__or0013/mul/Mmult_out_mult0002__or0013_D2 <= ((EXP74_.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numLeftReg(2) AND numRightReg(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__index0011/mul/Mmult_out_mult0002_Mxor__index0011_D)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numLeftReg(1) AND numLeftReg(2) AND numRightReg(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__index0010/mul/Mmult_out_mult0002_Mxor__index0010_D)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numLeftReg(1) AND numRightReg(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__index0010/mul/Mmult_out_mult0002_Mxor__index0010_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__index0011/mul/Mmult_out_mult0002_Mxor__index0011_D)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(0) AND numLeftReg(3) AND numLeftReg(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numRightReg(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__index0010/mul/Mmult_out_mult0002_Mxor__index0010_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__index0011/mul/Mmult_out_mult0002_Mxor__index0011_D)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT numRightReg(1) AND numRightReg(0) AND numRightReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numLeftReg(2) AND NOT numLeftReg(3) AND numLeftReg(0) AND numRightReg(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__index0010/mul/Mmult_out_mult0002_Mxor__index0010_D)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(1) AND NOT numRightReg(0) AND numLeftReg(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numLeftReg(2) AND numLeftReg(0) AND numRightReg(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(1) AND NOT numRightReg(0) AND numLeftReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numLeftReg(0) AND numRightReg(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__index0010/mul/Mmult_out_mult0002_Mxor__index0010_D)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(0) AND numLeftReg(1) AND numLeftReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numLeftReg(3) AND numLeftReg(0) AND numRightReg(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT numRightReg(1) AND NOT numRightReg(0) AND numRightReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numLeftReg(1) AND numLeftReg(0) AND numRightReg(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__index0011/mul/Mmult_out_mult0002_Mxor__index0011_D)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT numRightReg(1) AND numRightReg(0) AND NOT numRightReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numLeftReg(2) AND numLeftReg(3) AND numLeftReg(0) AND numRightReg(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__index0010/mul/Mmult_out_mult0002_Mxor__index0010_D)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT numRightReg(0) AND numRightReg(2) AND numLeftReg(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numLeftReg(2) AND numLeftReg(0) AND numRightReg(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(1) AND numRightReg(2) AND numLeftReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numLeftReg(3) AND numLeftReg(0) AND numRightReg(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__index0010/mul/Mmult_out_mult0002_Mxor__index0010_D)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(1) AND NOT numRightReg(2) AND numLeftReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT numLeftReg(3) AND numLeftReg(0) AND numRightReg(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__index0010/mul/Mmult_out_mult0002_Mxor__index0010_D)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT numRightReg(1) AND numRightReg(2) AND numLeftReg(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT numLeftReg(3) AND numLeftReg(0) AND numRightReg(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__index0011/mul/Mmult_out_mult0002_Mxor__index0011_D)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(1) AND numRightReg(0) AND NOT numRightReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numLeftReg(1) AND NOT numLeftReg(3) AND numLeftReg(0) AND numRightReg(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__index0011/mul/Mmult_out_mult0002_Mxor__index0011_D));
</td></tr><tr><td>
</td></tr><tr><td>
mul/Mmult_out_mult0002__or0018/mul/Mmult_out_mult0002__or0018_D2 <= ((numLeftReg(1) AND numLeftReg(0) AND numRightReg(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__index0017/mul/Mmult_out_mult0002_Mxor__index0017_D)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numLeftReg(1) AND numLeftReg(2) AND numRightReg(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__index0010/mul/Mmult_out_mult0002_Mxor__index0010_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__index0011/mul/Mmult_out_mult0002_Mxor__index0011_D)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numLeftReg(0) AND numRightReg(4) AND NOT numRightReg(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__index0017/mul/Mmult_out_mult0002_Mxor__index0017_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__index0011/mul/Mmult_out_mult0002_Mxor__index0011_D)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numLeftReg(1) AND numLeftReg(2) AND numLeftReg(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numRightReg(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__index0009/mul/Mmult_out_mult0002_Mxor__index0009_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__index0011/mul/Mmult_out_mult0002_Mxor__index0011_D)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numLeftReg(1) AND NOT numLeftReg(2) AND numRightReg(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT mul/Mmult_out_mult0002_Mxor__index0009/mul/Mmult_out_mult0002_Mxor__index0009_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT mul/Mmult_out_mult0002_Mxor__index0010/mul/Mmult_out_mult0002_Mxor__index0010_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__index0011/mul/Mmult_out_mult0002_Mxor__index0011_D)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (EXP83_.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numLeftReg(1) AND NOT numLeftReg(2) AND NOT numLeftReg(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numRightReg(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT mul/Mmult_out_mult0002_Mxor__index0010/mul/Mmult_out_mult0002_Mxor__index0010_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__index0011/mul/Mmult_out_mult0002_Mxor__index0011_D)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numLeftReg(1) AND NOT numLeftReg(2) AND numRightReg(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numRightReg(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__index0010/mul/Mmult_out_mult0002_Mxor__index0010_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT mul/Mmult_out_mult0002_Mxor__index0011/mul/Mmult_out_mult0002_Mxor__index0011_D)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numLeftReg(1) AND numLeftReg(2) AND NOT numLeftReg(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numRightReg(4) AND numRightReg(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT mul/Mmult_out_mult0002_Mxor__index0010/mul/Mmult_out_mult0002_Mxor__index0010_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT mul/Mmult_out_mult0002_Mxor__index0011/mul/Mmult_out_mult0002_Mxor__index0011_D)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numLeftReg(1) AND numLeftReg(2) AND numRightReg(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numRightReg(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT mul/Mmult_out_mult0002_Mxor__index0009/mul/Mmult_out_mult0002_Mxor__index0009_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT mul/Mmult_out_mult0002_Mxor__index0010/mul/Mmult_out_mult0002_Mxor__index0010_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT mul/Mmult_out_mult0002_Mxor__index0011/mul/Mmult_out_mult0002_Mxor__index0011_D)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numLeftReg(1) AND NOT numLeftReg(2) AND numLeftReg(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numRightReg(4) AND numRightReg(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__index0009/mul/Mmult_out_mult0002_Mxor__index0009_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT mul/Mmult_out_mult0002_Mxor__index0011/mul/Mmult_out_mult0002_Mxor__index0011_D)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numLeftReg(1) AND numRightReg(4) AND NOT numRightReg(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__index0011/mul/Mmult_out_mult0002_Mxor__index0011_D)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT numLeftReg(2) AND numLeftReg(0) AND numRightReg(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT mul/Mmult_out_mult0002_Mxor__index0009/mul/Mmult_out_mult0002_Mxor__index0009_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__index0017/mul/Mmult_out_mult0002_Mxor__index0017_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__index0011/mul/Mmult_out_mult0002_Mxor__index0011_D)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT numLeftReg(2) AND numLeftReg(0) AND numRightReg(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__index0017/mul/Mmult_out_mult0002_Mxor__index0017_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT mul/Mmult_out_mult0002_Mxor__index0010/mul/Mmult_out_mult0002_Mxor__index0010_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__index0011/mul/Mmult_out_mult0002_Mxor__index0011_D)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numLeftReg(2) AND numLeftReg(0) AND numRightReg(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numRightReg(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT mul/Mmult_out_mult0002_Mxor__index0009/mul/Mmult_out_mult0002_Mxor__index0009_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__index0017/mul/Mmult_out_mult0002_Mxor__index0017_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT mul/Mmult_out_mult0002_Mxor__index0011/mul/Mmult_out_mult0002_Mxor__index0011_D)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numLeftReg(2) AND numLeftReg(0) AND numRightReg(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numRightReg(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__index0017/mul/Mmult_out_mult0002_Mxor__index0017_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT mul/Mmult_out_mult0002_Mxor__index0010/mul/Mmult_out_mult0002_Mxor__index0010_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT mul/Mmult_out_mult0002_Mxor__index0011/mul/Mmult_out_mult0002_Mxor__index0011_D));
</td></tr><tr><td>
</td></tr><tr><td>
mul/Mmult_out_mult0002__or0019/mul/Mmult_out_mult0002__or0019_D2 <= ((
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	twoComp/Madd_out__and0002/twoComp/Madd_out__and0002_D2.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numLeftReg(2) AND numRightReg(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__index0019/mul/Mmult_out_mult0002_Mxor__index0019_D)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numLeftReg(1) AND NOT numLeftReg(0) AND numRightReg(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT mul/Mmult_out_mult0002_Mxor__index0010/mul/Mmult_out_mult0002_Mxor__index0010_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__index0011/mul/Mmult_out_mult0002_Mxor__index0011_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__index0019/mul/Mmult_out_mult0002_Mxor__index0019_D)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numLeftReg(1) AND numRightReg(4) AND numRightReg(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__index0010/mul/Mmult_out_mult0002_Mxor__index0010_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT mul/Mmult_out_mult0002_Mxor__index0011/mul/Mmult_out_mult0002_Mxor__index0011_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__index0019/mul/Mmult_out_mult0002_Mxor__index0019_D)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numLeftReg(0) AND numRightReg(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT mul/Mmult_out_mult0002_Mxor__index0009/mul/Mmult_out_mult0002_Mxor__index0009_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__index0017/mul/Mmult_out_mult0002_Mxor__index0017_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__index0011/mul/Mmult_out_mult0002_Mxor__index0011_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__index0019/mul/Mmult_out_mult0002_Mxor__index0019_D)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numLeftReg(0) AND numRightReg(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__index0017/mul/Mmult_out_mult0002_Mxor__index0017_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT mul/Mmult_out_mult0002_Mxor__index0010/mul/Mmult_out_mult0002_Mxor__index0010_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__index0011/mul/Mmult_out_mult0002_Mxor__index0011_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__index0019/mul/Mmult_out_mult0002_Mxor__index0019_D)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (EXP88_.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numLeftReg(1) AND numLeftReg(2) AND numLeftReg(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numRightReg(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__index0017/mul/Mmult_out_mult0002_Mxor__index0017_D)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numLeftReg(1) AND numLeftReg(2) AND numRightReg(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT numRightReg(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__index0011/mul/Mmult_out_mult0002_Mxor__index0011_D)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numLeftReg(1) AND numLeftReg(2) AND numRightReg(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__index0010/mul/Mmult_out_mult0002_Mxor__index0010_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__index0011/mul/Mmult_out_mult0002_Mxor__index0011_D)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numLeftReg(1) AND numLeftReg(0) AND numRightReg(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__index0017/mul/Mmult_out_mult0002_Mxor__index0017_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__index0019/mul/Mmult_out_mult0002_Mxor__index0019_D)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numLeftReg(1) AND numRightReg(4) AND NOT numRightReg(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__index0011/mul/Mmult_out_mult0002_Mxor__index0011_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__index0019/mul/Mmult_out_mult0002_Mxor__index0019_D)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numLeftReg(1) AND numRightReg(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT mul/Mmult_out_mult0002_Mxor__index0009/mul/Mmult_out_mult0002_Mxor__index0009_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT mul/Mmult_out_mult0002_Mxor__index0010/mul/Mmult_out_mult0002_Mxor__index0010_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__index0011/mul/Mmult_out_mult0002_Mxor__index0011_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__index0019/mul/Mmult_out_mult0002_Mxor__index0019_D)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numLeftReg(1) AND numLeftReg(0) AND numRightReg(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numRightReg(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__index0009/mul/Mmult_out_mult0002_Mxor__index0009_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT mul/Mmult_out_mult0002_Mxor__index0011/mul/Mmult_out_mult0002_Mxor__index0011_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__index0019/mul/Mmult_out_mult0002_Mxor__index0019_D)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numLeftReg(2) AND numLeftReg(0) AND numRightReg(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numRightReg(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT mul/Mmult_out_mult0002_Mxor__index0009/mul/Mmult_out_mult0002_Mxor__index0009_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__index0017/mul/Mmult_out_mult0002_Mxor__index0017_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT mul/Mmult_out_mult0002_Mxor__index0011/mul/Mmult_out_mult0002_Mxor__index0011_D)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numLeftReg(2) AND numLeftReg(0) AND numRightReg(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numRightReg(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__index0017/mul/Mmult_out_mult0002_Mxor__index0017_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT mul/Mmult_out_mult0002_Mxor__index0010/mul/Mmult_out_mult0002_Mxor__index0010_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT mul/Mmult_out_mult0002_Mxor__index0011/mul/Mmult_out_mult0002_Mxor__index0011_D)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numLeftReg(0) AND numRightReg(4) AND numRightReg(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__index0009/mul/Mmult_out_mult0002_Mxor__index0009_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__index0017/mul/Mmult_out_mult0002_Mxor__index0017_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__index0010/mul/Mmult_out_mult0002_Mxor__index0010_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT mul/Mmult_out_mult0002_Mxor__index0011/mul/Mmult_out_mult0002_Mxor__index0011_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__index0019/mul/Mmult_out_mult0002_Mxor__index0019_D));
</td></tr><tr><td>
</td></tr><tr><td>
mul/Mmult_out_mult0002__or0024/mul/Mmult_out_mult0002__or0024_D2 <= ((EXP89_.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numLeftReg(1) AND NOT numRightReg(4) AND numRightReg(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__index0019/mul/Mmult_out_mult0002_Mxor__index0019_D20_25_)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numLeftReg(0) AND NOT numRightReg(4) AND numRightReg(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__n0006(1)__xor0000/mul/Mmult_out_mult0002_Mxor__n0006(1)__xor0000_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__index0019/mul/Mmult_out_mult0002_Mxor__index0019_D20_25_)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numLeftReg(1) AND NOT numLeftReg(2) AND numLeftReg(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numRightReg(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__n0006(1)__xor0000/mul/Mmult_out_mult0002_Mxor__n0006(1)__xor0000_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT mul/Mmult_out_mult0002_Mxor__index0019/mul/Mmult_out_mult0002_Mxor__index0019_D20_25_)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numLeftReg(1) AND numLeftReg(0) AND numRightReg(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numRightReg(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__index0017/mul/Mmult_out_mult0002_Mxor__index0017_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT mul/Mmult_out_mult0002_Mxor__n0006(1)__xor0000/mul/Mmult_out_mult0002_Mxor__n0006(1)__xor0000_D)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT numLeftReg(2) AND numLeftReg(0) AND numRightReg(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT mul/Mmult_out_mult0002_Mxor__index0017/mul/Mmult_out_mult0002_Mxor__index0017_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__n0006(1)__xor0000/mul/Mmult_out_mult0002_Mxor__n0006(1)__xor0000_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__index0019/mul/Mmult_out_mult0002_Mxor__index0019_D20_25_)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numLeftReg(1) AND NOT numLeftReg(2) AND NOT numLeftReg(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numRightReg(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT mul/Mmult_out_mult0002_Mxor__index0018/mul/Mmult_out_mult0002_Mxor__index0018_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__index0019/mul/Mmult_out_mult0002_Mxor__index0019_D20_25_)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numLeftReg(1) AND NOT numLeftReg(2) AND numRightReg(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numRightReg(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__index0018/mul/Mmult_out_mult0002_Mxor__index0018_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT mul/Mmult_out_mult0002_Mxor__index0019/mul/Mmult_out_mult0002_Mxor__index0019_D20_25_)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numLeftReg(1) AND numLeftReg(2) AND NOT numLeftReg(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numRightReg(4) AND numRightReg(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT mul/Mmult_out_mult0002_Mxor__index0018/mul/Mmult_out_mult0002_Mxor__index0018_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT mul/Mmult_out_mult0002_Mxor__index0019/mul/Mmult_out_mult0002_Mxor__index0019_D20_25_)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numLeftReg(2) AND numLeftReg(0) AND numRightReg(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numRightReg(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT mul/Mmult_out_mult0002_Mxor__index0017/mul/Mmult_out_mult0002_Mxor__index0017_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__n0006(1)__xor0000/mul/Mmult_out_mult0002_Mxor__n0006(1)__xor0000_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT mul/Mmult_out_mult0002_Mxor__index0019/mul/Mmult_out_mult0002_Mxor__index0019_D20_25_)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numLeftReg(2) AND numLeftReg(0) AND numRightReg(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numRightReg(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__index0017/mul/Mmult_out_mult0002_Mxor__index0017_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT mul/Mmult_out_mult0002_Mxor__n0006(1)__xor0000/mul/Mmult_out_mult0002_Mxor__n0006(1)__xor0000_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__index0018/mul/Mmult_out_mult0002_Mxor__index0018_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__index0019/mul/Mmult_out_mult0002_Mxor__index0019_D20_25_)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numLeftReg(1) AND numLeftReg(2) AND numRightReg(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__index0018/mul/Mmult_out_mult0002_Mxor__index0018_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__index0019/mul/Mmult_out_mult0002_Mxor__index0019_D20_25_)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numLeftReg(1) AND numLeftReg(0) AND NOT numRightReg(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numRightReg(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__n0006(1)__xor0000/mul/Mmult_out_mult0002_Mxor__n0006(1)__xor0000_D)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numLeftReg(1) AND numLeftReg(2) AND numLeftReg(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numRightReg(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__n0006(1)__xor0000/mul/Mmult_out_mult0002_Mxor__n0006(1)__xor0000_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__index0019/mul/Mmult_out_mult0002_Mxor__index0019_D20_25_)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numLeftReg(1) AND NOT numLeftReg(2) AND numRightReg(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT mul/Mmult_out_mult0002_Mxor__n0006(1)__xor0000/mul/Mmult_out_mult0002_Mxor__n0006(1)__xor0000_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT mul/Mmult_out_mult0002_Mxor__index0018/mul/Mmult_out_mult0002_Mxor__index0018_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__index0019/mul/Mmult_out_mult0002_Mxor__index0019_D20_25_)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numLeftReg(1) AND numLeftReg(2) AND numRightReg(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numRightReg(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT mul/Mmult_out_mult0002_Mxor__n0006(1)__xor0000/mul/Mmult_out_mult0002_Mxor__n0006(1)__xor0000_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT mul/Mmult_out_mult0002_Mxor__index0018/mul/Mmult_out_mult0002_Mxor__index0018_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT mul/Mmult_out_mult0002_Mxor__index0019/mul/Mmult_out_mult0002_Mxor__index0019_D20_25_));
</td></tr><tr><td>
FDCPE_numLeftReg0: FDCPE port map (numLeftReg(0),numLeft(0),clkNumLeft,'0','0');
</td></tr><tr><td>
FDCPE_numLeftReg1: FDCPE port map (numLeftReg(1),numLeft(1),clkNumLeft,'0','0');
</td></tr><tr><td>
FDCPE_numLeftReg2: FDCPE port map (numLeftReg(2),numLeft(2),clkNumLeft,'0','0');
</td></tr><tr><td>
FDCPE_numLeftReg3: FDCPE port map (numLeftReg(3),numLeft(3),clkNumLeft,'0','0');
</td></tr><tr><td>
FDCPE_numLeftReg4: FDCPE port map (numLeftReg(4),numLeft(4),clkNumLeft,'0','0');
</td></tr><tr><td>
FDCPE_numLeftReg5: FDCPE port map (numLeftReg(5),numLeft(5),clkNumLeft,'0','0');
</td></tr><tr><td>
FDCPE_numLeftReg6: FDCPE port map (numLeftReg(6),numLeft(6),clkNumLeft,'0','0');
</td></tr><tr><td>
FDCPE_numLeftReg7: FDCPE port map (numLeftReg(7),numLeft(7),clkNumLeft,'0','0');
</td></tr><tr><td>
FDCPE_numRightReg0: FDCPE port map (numRightReg(0),numRight(0),clkNumRight,'0','0');
</td></tr><tr><td>
FDCPE_numRightReg1: FDCPE port map (numRightReg(1),numRight(1),clkNumRight,'0','0');
</td></tr><tr><td>
FDCPE_numRightReg2: FDCPE port map (numRightReg(2),numRight(2),clkNumRight,'0','0');
</td></tr><tr><td>
FDCPE_numRightReg3: FDCPE port map (numRightReg(3),numRight(3),clkNumRight,'0','0');
</td></tr><tr><td>
FDCPE_numRightReg4: FDCPE port map (numRightReg(4),numRight(4),clkNumRight,'0','0');
</td></tr><tr><td>
FDCPE_numRightReg5: FDCPE port map (numRightReg(5),numRight(5),clkNumRight,'0','0');
</td></tr><tr><td>
FDCPE_numRightReg6: FDCPE port map (numRightReg(6),numRight(6),clkNumRight,'0','0');
</td></tr><tr><td>
FDCPE_numRightReg7: FDCPE port map (numRightReg(7),numRight(7),clkNumRight,'0','0');
</td></tr><tr><td>
FDCPE_opChooseReg0: FDCPE port map (opChooseReg(0),opChoose(0),clkOpChoose,'0','0');
</td></tr><tr><td>
FDCPE_opChooseReg1: FDCPE port map (opChooseReg(1),opChoose(1),clkOpChoose,'0','0');
</td></tr><tr><td>
FDCPE_opChooseReg2: FDCPE port map (opChooseReg(2),opChoose(2),clkOpChoose,'0','0');
</td></tr><tr><td>
FDCPE_opChooseReg3: FDCPE port map (opChooseReg(3),opChoose(3),clkOpChoose,'0','0');
</td></tr><tr><td>
FDCPE_opChooseReg4: FDCPE port map (opChooseReg(4),opChoose(4),clkOpChoose,'0','0');
</td></tr><tr><td>
FDCPE_opChooseReg5: FDCPE port map (opChooseReg(5),opChoose(5),clkOpChoose,'0','0');
</td></tr><tr><td>
FDCPE_opChooseReg6: FDCPE port map (opChooseReg(6),opChoose(6),clkOpChoose,'0','0');
</td></tr><tr><td>
FDCPE_opChooseReg7: FDCPE port map (opChooseReg(7),opChoose(7),clkOpChoose,'0','0');
</td></tr><tr><td>
</td></tr><tr><td>
result(0) <= ((EXP18_.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(0) AND numLeftReg(0) AND opChooseReg(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(2) AND NOT opChooseReg(3) AND NOT opChooseReg(4) AND NOT opChooseReg(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(6) AND NOT opChooseReg(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(0) AND opChooseReg(0) AND opChooseReg(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(2) AND NOT opChooseReg(3) AND NOT opChooseReg(4) AND NOT opChooseReg(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(6) AND NOT opChooseReg(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT opChooseReg(0) AND opChooseReg(1) AND opChooseReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(3) AND NOT opChooseReg(4) AND NOT opChooseReg(5) AND NOT opChooseReg(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(7) AND NOT $OpTx$$OpTx$FX_DC$2997_INV$3753)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT opChooseReg(0) AND opChooseReg(1) AND opChooseReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(3) AND NOT opChooseReg(4) AND NOT opChooseReg(5) AND NOT opChooseReg(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(7) AND NOT $OpTx$$OpTx$FX_DC$2964_INV$3750)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT opChooseReg(0) AND NOT opChooseReg(1) AND NOT opChooseReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	opChooseReg(3) AND NOT opChooseReg(4) AND NOT opChooseReg(5) AND NOT opChooseReg(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(7) AND resultShiftR(0)/resultShiftR(0)_D2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (EXP21_.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numLeftReg(7) AND opChooseReg(0) AND opChooseReg(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(2) AND NOT opChooseReg(3) AND opChooseReg(4) AND NOT opChooseReg(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(6) AND NOT opChooseReg(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT opChooseReg(0) AND opChooseReg(1) AND opChooseReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(3) AND NOT opChooseReg(4) AND NOT opChooseReg(5) AND NOT opChooseReg(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(7) AND NOT $OpTx$$OpTx$FX_DC$2936_INV$3745)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT opChooseReg(0) AND opChooseReg(1) AND opChooseReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(3) AND NOT opChooseReg(4) AND NOT opChooseReg(5) AND NOT opChooseReg(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(7) AND NOT $OpTx$$OpTx$FX_DC$2935_INV$3744)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT opChooseReg(0) AND opChooseReg(1) AND opChooseReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(3) AND NOT opChooseReg(4) AND NOT opChooseReg(5) AND NOT opChooseReg(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(7) AND NOT $OpTx$$OpTx$FX_DC$2934_INV$3743)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT opChooseReg(0) AND NOT opChooseReg(1) AND opChooseReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	opChooseReg(3) AND NOT opChooseReg(4) AND NOT opChooseReg(5) AND NOT opChooseReg(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(7) AND NOT $OpTx$resultBigger(0)/resultBigger(0)_D2_INV$3755)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT opChooseReg(0) AND NOT opChooseReg(1) AND NOT opChooseReg(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(4) AND NOT opChooseReg(5) AND NOT opChooseReg(6) AND NOT opChooseReg(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2902_INV$3729)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT opChooseReg(1) AND NOT opChooseReg(2) AND NOT opChooseReg(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(4) AND NOT opChooseReg(5) AND NOT opChooseReg(6) AND NOT opChooseReg(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2902_INV$3729)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numLeftReg(0) AND opChooseReg(0) AND opChooseReg(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(2) AND NOT opChooseReg(3) AND NOT opChooseReg(4) AND NOT opChooseReg(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(6) AND NOT opChooseReg(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numLeftReg(0) AND NOT opChooseReg(0) AND opChooseReg(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(2) AND NOT opChooseReg(3) AND opChooseReg(4) AND NOT opChooseReg(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(6) AND NOT opChooseReg(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT numLeftReg(0) AND opChooseReg(0) AND opChooseReg(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	opChooseReg(2) AND opChooseReg(3) AND NOT opChooseReg(4) AND NOT opChooseReg(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(6) AND NOT opChooseReg(7)));
</td></tr><tr><td>
</td></tr><tr><td>
result(1) <= ((EXP29_.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(1) AND numLeftReg(1) AND opChooseReg(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(2) AND NOT opChooseReg(3) AND NOT opChooseReg(4) AND NOT opChooseReg(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(6) AND NOT opChooseReg(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(1) AND opChooseReg(0) AND opChooseReg(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(2) AND NOT opChooseReg(3) AND NOT opChooseReg(4) AND NOT opChooseReg(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(6) AND NOT opChooseReg(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numLeftReg(6) AND opChooseReg(0) AND opChooseReg(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(2) AND NOT opChooseReg(3) AND opChooseReg(4) AND NOT opChooseReg(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(6) AND NOT opChooseReg(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numLeftReg(1) AND NOT numLeftReg(0) AND NOT opChooseReg(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	opChooseReg(1) AND NOT opChooseReg(2) AND NOT opChooseReg(3) AND opChooseReg(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(5) AND NOT opChooseReg(6) AND NOT opChooseReg(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT numLeftReg(1) AND numLeftReg(0) AND NOT opChooseReg(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	opChooseReg(1) AND NOT opChooseReg(2) AND NOT opChooseReg(3) AND opChooseReg(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(5) AND NOT opChooseReg(6) AND NOT opChooseReg(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (EXP24_.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numLeftReg(0) AND opChooseReg(0) AND NOT opChooseReg(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(2) AND NOT opChooseReg(3) AND NOT opChooseReg(4) AND NOT opChooseReg(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(6) AND NOT opChooseReg(7) AND $OpTx$$OpTx$FX_DC$2914_INV$3735)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(1) AND NOT numLeftReg(1) AND numLeftReg(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	opChooseReg(0) AND NOT opChooseReg(1) AND NOT opChooseReg(2) AND NOT opChooseReg(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	opChooseReg(4) AND NOT opChooseReg(5) AND NOT opChooseReg(6) AND NOT opChooseReg(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(0) AND numLeftReg(1) AND NOT numLeftReg(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	opChooseReg(0) AND NOT opChooseReg(1) AND NOT opChooseReg(2) AND NOT opChooseReg(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	opChooseReg(4) AND NOT opChooseReg(5) AND NOT opChooseReg(6) AND NOT opChooseReg(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(0) AND numLeftReg(0) AND NOT opChooseReg(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(1) AND NOT opChooseReg(2) AND NOT opChooseReg(3) AND NOT opChooseReg(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(5) AND NOT opChooseReg(6) AND NOT opChooseReg(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2914_INV$3735)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(0) AND NOT numLeftReg(0) AND opChooseReg(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(1) AND NOT opChooseReg(2) AND NOT opChooseReg(3) AND NOT opChooseReg(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(5) AND NOT opChooseReg(6) AND NOT opChooseReg(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2914_INV$3735)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numLeftReg(1) AND opChooseReg(0) AND opChooseReg(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(3) AND NOT opChooseReg(4) AND NOT opChooseReg(5) AND NOT opChooseReg(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT numRightReg(0) AND NOT opChooseReg(1) AND NOT opChooseReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(3) AND NOT opChooseReg(4) AND NOT opChooseReg(5) AND NOT opChooseReg(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(7) AND $OpTx$$OpTx$FX_DC$2914_INV$3735)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT numLeftReg(1) AND opChooseReg(0) AND opChooseReg(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	opChooseReg(2) AND opChooseReg(3) AND NOT opChooseReg(4) AND NOT opChooseReg(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(6) AND NOT opChooseReg(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT numLeftReg(0) AND NOT opChooseReg(0) AND NOT opChooseReg(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(3) AND NOT opChooseReg(4) AND NOT opChooseReg(5) AND NOT opChooseReg(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(7) AND $OpTx$$OpTx$FX_DC$2914_INV$3735)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT opChooseReg(0) AND NOT opChooseReg(1) AND opChooseReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(3) AND NOT opChooseReg(4) AND NOT opChooseReg(5) AND NOT opChooseReg(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(7) AND $OpTx$$OpTx$FX_DC$2914_INV$3735));
</td></tr><tr><td>
</td></tr><tr><td>
result(2) <= ((EXP118_.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numLeftReg(5) AND opChooseReg(0) AND opChooseReg(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(2) AND NOT opChooseReg(3) AND opChooseReg(4) AND NOT opChooseReg(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(6) AND NOT opChooseReg(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (opChooseReg(0) AND NOT opChooseReg(1) AND NOT opChooseReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(3) AND opChooseReg(4) AND NOT opChooseReg(5) AND NOT opChooseReg(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__index0001/mul/Mmult_out_mult0002_Mxor__index0001_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT mul/Mmult_out_mult0002__and0024/mul/Mmult_out_mult0002__and0024_D2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (opChooseReg(0) AND NOT opChooseReg(1) AND NOT opChooseReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(3) AND opChooseReg(4) AND NOT opChooseReg(5) AND NOT opChooseReg(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT mul/Mmult_out_mult0002_Mxor__index0001/mul/Mmult_out_mult0002_Mxor__index0001_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002__and0024/mul/Mmult_out_mult0002__and0024_D2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT opChooseReg(0) AND NOT opChooseReg(1) AND NOT opChooseReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(3) AND NOT opChooseReg(4) AND NOT opChooseReg(5) AND NOT opChooseReg(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(7) AND $OpTx$$OpTx$FX_DC$2968_INV$3752 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002__and0014/mul/Mmult_out_mult0002__and0014_D2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT opChooseReg(0) AND NOT opChooseReg(1) AND NOT opChooseReg(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(4) AND NOT opChooseReg(5) AND NOT opChooseReg(6) AND NOT opChooseReg(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2968_INV$3752 AND NOT add/Madd_out__and0000/add/Madd_out__and0000_D2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT mul/Mmult_out_mult0002__and0014/mul/Mmult_out_mult0002__and0014_D2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (EXP121_.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numLeftReg(2) AND NOT opChooseReg(0) AND opChooseReg(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(2) AND NOT opChooseReg(3) AND opChooseReg(4) AND NOT opChooseReg(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(6) AND NOT opChooseReg(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	twoComp/Madd_out__and0000/twoComp/Madd_out__and0000_D2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT numLeftReg(2) AND NOT opChooseReg(0) AND opChooseReg(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(2) AND NOT opChooseReg(3) AND opChooseReg(4) AND NOT opChooseReg(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(6) AND NOT opChooseReg(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT twoComp/Madd_out__and0000/twoComp/Madd_out__and0000_D2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (opChooseReg(0) AND NOT opChooseReg(2) AND NOT opChooseReg(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(4) AND NOT opChooseReg(5) AND NOT opChooseReg(6) AND NOT opChooseReg(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2940_INV$3747 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT mul/Mmult_out_mult0002__and0022/mul/Mmult_out_mult0002__and0022_D2 AND $OpTx$$OpTx$FX_DC$2927_INV$3740)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT opChooseReg(0) AND NOT opChooseReg(1) AND NOT opChooseReg(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(4) AND NOT opChooseReg(5) AND NOT opChooseReg(6) AND NOT opChooseReg(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2968_INV$3752 AND $OpTx$$OpTx$FX_DC$2938_INV$3746 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT mul/Mmult_out_mult0002__and0014/mul/Mmult_out_mult0002__and0014_D2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(1) AND NOT numRightReg(2) AND NOT opChooseReg(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(1) AND NOT opChooseReg(2) AND opChooseReg(3) AND NOT opChooseReg(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(5) AND NOT opChooseReg(6) AND NOT opChooseReg(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	$OpTx$FX_DC$2929)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numLeftReg(2) AND NOT opChooseReg(5) AND NOT opChooseReg(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(7) AND $OpTx$FX_DC$2987)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT numLeftReg(2) AND opChooseReg(0) AND opChooseReg(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	opChooseReg(2) AND opChooseReg(3) AND NOT opChooseReg(4) AND NOT opChooseReg(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(6) AND NOT opChooseReg(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (opChooseReg(0) AND opChooseReg(1) AND NOT opChooseReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(3) AND NOT opChooseReg(4) AND NOT opChooseReg(5) AND NOT opChooseReg(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(7) AND NOT $OpTx$$OpTx$FX_DC$2940_INV$3747)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT opChooseReg(0) AND opChooseReg(1) AND NOT opChooseReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(3) AND NOT opChooseReg(4) AND NOT opChooseReg(5) AND NOT opChooseReg(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002__and0022/mul/Mmult_out_mult0002__and0022_D2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT opChooseReg(0) AND NOT opChooseReg(1) AND opChooseReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(3) AND NOT opChooseReg(4) AND NOT opChooseReg(5) AND NOT opChooseReg(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(7) AND NOT $OpTx$$OpTx$FX_DC$2968_INV$3752));
</td></tr><tr><td>
</td></tr><tr><td>
result(3) <= ((EXP122_.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(3) AND opChooseReg(0) AND opChooseReg(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(2) AND NOT opChooseReg(3) AND NOT opChooseReg(4) AND NOT opChooseReg(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(6) AND NOT opChooseReg(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (opChooseReg(0) AND NOT opChooseReg(1) AND NOT opChooseReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(3) AND opChooseReg(4) AND NOT opChooseReg(5) AND NOT opChooseReg(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__index0009/mul/Mmult_out_mult0002_Mxor__index0009_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT mul/Mmult_out_mult0002__and0033/mul/Mmult_out_mult0002__and0033_D2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (opChooseReg(0) AND NOT opChooseReg(1) AND NOT opChooseReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(3) AND opChooseReg(4) AND NOT opChooseReg(5) AND NOT opChooseReg(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT mul/Mmult_out_mult0002_Mxor__index0009/mul/Mmult_out_mult0002_Mxor__index0009_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002__and0033/mul/Mmult_out_mult0002__and0033_D2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT opChooseReg(0) AND NOT opChooseReg(1) AND NOT opChooseReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(3) AND NOT opChooseReg(4) AND NOT opChooseReg(5) AND NOT opChooseReg(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002__and0022/mul/Mmult_out_mult0002__and0022_D2 AND $OpTx$$OpTx$FX_DC$2922_INV$3739)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT opChooseReg(0) AND NOT opChooseReg(1) AND NOT opChooseReg(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(4) AND NOT opChooseReg(5) AND NOT opChooseReg(6) AND NOT opChooseReg(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	$OpTx$$OpTx$FX_DC$2940_INV$3747 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT mul/Mmult_out_mult0002__and0022/mul/Mmult_out_mult0002__and0022_D2 AND NOT $OpTx$$OpTx$FX_DC$2922_INV$3739)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (EXP125_.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numLeftReg(3) AND NOT opChooseReg(0) AND opChooseReg(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(2) AND NOT opChooseReg(3) AND opChooseReg(4) AND NOT opChooseReg(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(6) AND NOT opChooseReg(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	twoComp/Madd_out__and0001/twoComp/Madd_out__and0001_D2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT numLeftReg(3) AND NOT opChooseReg(0) AND opChooseReg(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(2) AND NOT opChooseReg(3) AND opChooseReg(4) AND NOT opChooseReg(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(6) AND NOT opChooseReg(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT twoComp/Madd_out__and0001/twoComp/Madd_out__and0001_D2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (opChooseReg(0) AND NOT opChooseReg(1) AND NOT opChooseReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(3) AND NOT opChooseReg(4) AND NOT opChooseReg(5) AND NOT opChooseReg(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(7) AND $OpTx$$OpTx$FX_DC$2922_INV$3739 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	$OpTx$sub/Msub_out__or0002/sub/Msub_out__or0002_D2_INV$3759)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (opChooseReg(0) AND NOT opChooseReg(1) AND NOT opChooseReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(3) AND NOT opChooseReg(4) AND NOT opChooseReg(5) AND NOT opChooseReg(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(7) AND NOT $OpTx$$OpTx$FX_DC$2922_INV$3739 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$sub/Msub_out__or0002/sub/Msub_out__or0002_D2_INV$3759)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT numRightReg(1) AND NOT numRightReg(0) AND NOT numRightReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numLeftReg(3) AND NOT opChooseReg(1) AND NOT opChooseReg(2) AND opChooseReg(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(4) AND NOT opChooseReg(5) AND NOT opChooseReg(6) AND NOT opChooseReg(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numLeftReg(3) AND opChooseReg(0) AND opChooseReg(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(3) AND NOT opChooseReg(4) AND NOT opChooseReg(5) AND NOT opChooseReg(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numLeftReg(4) AND opChooseReg(0) AND opChooseReg(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(2) AND NOT opChooseReg(3) AND opChooseReg(4) AND NOT opChooseReg(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(6) AND NOT opChooseReg(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numLeftReg(3) AND numRightReg(3) AND opChooseReg(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(2) AND NOT opChooseReg(3) AND NOT opChooseReg(4) AND NOT opChooseReg(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(6) AND NOT opChooseReg(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT numLeftReg(3) AND opChooseReg(0) AND opChooseReg(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	opChooseReg(2) AND opChooseReg(3) AND NOT opChooseReg(4) AND NOT opChooseReg(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(6) AND NOT opChooseReg(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT opChooseReg(0) AND NOT opChooseReg(1) AND opChooseReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(3) AND NOT opChooseReg(4) AND NOT opChooseReg(5) AND NOT opChooseReg(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(7) AND NOT $OpTx$$OpTx$FX_DC$2922_INV$3739));
</td></tr><tr><td>
</td></tr><tr><td>
result(4) <= ((EXP110_.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(4) AND opChooseReg(0) AND opChooseReg(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(2) AND NOT opChooseReg(3) AND NOT opChooseReg(4) AND NOT opChooseReg(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(6) AND NOT opChooseReg(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numLeftReg(4) AND NOT numRightReg(4) AND NOT opChooseReg(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(1) AND opChooseReg(2) AND NOT opChooseReg(3) AND NOT opChooseReg(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(5) AND NOT opChooseReg(6) AND NOT opChooseReg(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT numLeftReg(4) AND numRightReg(4) AND NOT opChooseReg(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(1) AND opChooseReg(2) AND NOT opChooseReg(3) AND NOT opChooseReg(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(5) AND NOT opChooseReg(6) AND NOT opChooseReg(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (opChooseReg(0) AND NOT opChooseReg(1) AND NOT opChooseReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(3) AND opChooseReg(4) AND NOT opChooseReg(5) AND NOT opChooseReg(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__index0017/mul/Mmult_out_mult0002_Mxor__index0017_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT mul/Mmult_out_mult0002__and0042/mul/Mmult_out_mult0002__and0042_D2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (opChooseReg(0) AND NOT opChooseReg(1) AND NOT opChooseReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(3) AND opChooseReg(4) AND NOT opChooseReg(5) AND NOT opChooseReg(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT mul/Mmult_out_mult0002_Mxor__index0017/mul/Mmult_out_mult0002_Mxor__index0017_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002__and0042/mul/Mmult_out_mult0002__and0042_D2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (EXP113_.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numLeftReg(4) AND NOT numRightReg(4) AND NOT opChooseReg(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(1) AND NOT opChooseReg(3) AND NOT opChooseReg(4) AND NOT opChooseReg(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(6) AND NOT opChooseReg(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT add/Madd_out__or0002/add/Madd_out__or0002_D2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numLeftReg(4) AND NOT opChooseReg(0) AND opChooseReg(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(2) AND NOT opChooseReg(3) AND opChooseReg(4) AND NOT opChooseReg(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(6) AND NOT opChooseReg(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	twoComp/Madd_out__and0002/twoComp/Madd_out__and0002_D2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT numLeftReg(4) AND numRightReg(4) AND NOT opChooseReg(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(1) AND NOT opChooseReg(3) AND NOT opChooseReg(4) AND NOT opChooseReg(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(6) AND NOT opChooseReg(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT add/Madd_out__or0002/add/Madd_out__or0002_D2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (opChooseReg(0) AND NOT opChooseReg(1) AND NOT opChooseReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(3) AND NOT opChooseReg(4) AND NOT opChooseReg(5) AND NOT opChooseReg(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	sub/Msub_out_Mxor_Result(4)__xor0000/sub/Msub_out_Mxor_Result(4)__xor0000_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	$OpTx$sub/Msub_out__or0003/sub/Msub_out__or0003_D2_INV$3760)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (opChooseReg(0) AND NOT opChooseReg(1) AND NOT opChooseReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(3) AND NOT opChooseReg(4) AND NOT opChooseReg(5) AND NOT opChooseReg(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT sub/Msub_out_Mxor_Result(4)__xor0000/sub/Msub_out_Mxor_Result(4)__xor0000_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$sub/Msub_out__or0003/sub/Msub_out__or0003_D2_INV$3760)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numLeftReg(4) AND opChooseReg(0) AND opChooseReg(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(3) AND NOT opChooseReg(4) AND NOT opChooseReg(5) AND NOT opChooseReg(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numLeftReg(4) AND numRightReg(4) AND opChooseReg(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(2) AND NOT opChooseReg(3) AND NOT opChooseReg(4) AND NOT opChooseReg(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(6) AND NOT opChooseReg(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT numLeftReg(4) AND opChooseReg(0) AND opChooseReg(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	opChooseReg(2) AND opChooseReg(3) AND NOT opChooseReg(4) AND NOT opChooseReg(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(6) AND NOT opChooseReg(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numLeftReg(3) AND opChooseReg(0) AND opChooseReg(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(2) AND NOT opChooseReg(3) AND opChooseReg(4) AND NOT opChooseReg(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(6) AND NOT opChooseReg(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numLeftReg(4) AND numRightReg(4) AND NOT opChooseReg(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(2) AND NOT opChooseReg(3) AND NOT opChooseReg(4) AND NOT opChooseReg(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(6) AND NOT opChooseReg(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	add/Madd_out__or0002/add/Madd_out__or0002_D2));
</td></tr><tr><td>
</td></tr><tr><td>
result(5) <= ((EXP25_.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numLeftReg(2) AND opChooseReg(0) AND opChooseReg(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(2) AND NOT opChooseReg(3) AND opChooseReg(4) AND NOT opChooseReg(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(6) AND NOT opChooseReg(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numLeftReg(5) AND NOT numRightReg(5) AND NOT opChooseReg(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(1) AND opChooseReg(2) AND NOT opChooseReg(3) AND NOT opChooseReg(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(5) AND NOT opChooseReg(6) AND NOT opChooseReg(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT numLeftReg(5) AND numRightReg(5) AND NOT opChooseReg(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(1) AND opChooseReg(2) AND NOT opChooseReg(3) AND NOT opChooseReg(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(5) AND NOT opChooseReg(6) AND NOT opChooseReg(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (opChooseReg(0) AND NOT opChooseReg(1) AND NOT opChooseReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(3) AND opChooseReg(4) AND NOT opChooseReg(5) AND NOT opChooseReg(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__index0025/mul/Mmult_out_mult0002_Mxor__index0025_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT mul/Mmult_out_mult0002__and0051/mul/Mmult_out_mult0002__and0051_D2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (opChooseReg(0) AND NOT opChooseReg(1) AND NOT opChooseReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(3) AND opChooseReg(4) AND NOT opChooseReg(5) AND NOT opChooseReg(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT mul/Mmult_out_mult0002_Mxor__index0025/mul/Mmult_out_mult0002_Mxor__index0025_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002__and0051/mul/Mmult_out_mult0002__and0051_D2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (EXP28_.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numLeftReg(5) AND NOT numRightReg(5) AND NOT opChooseReg(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(1) AND NOT opChooseReg(3) AND NOT opChooseReg(4) AND NOT opChooseReg(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(6) AND NOT opChooseReg(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT add/Madd_out__or0003/add/Madd_out__or0003_D2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numLeftReg(5) AND NOT opChooseReg(0) AND opChooseReg(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(2) AND NOT opChooseReg(3) AND opChooseReg(4) AND NOT opChooseReg(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(6) AND NOT opChooseReg(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	twoComp/Madd_out__and0003/twoComp/Madd_out__and0003_D2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT numLeftReg(5) AND numRightReg(5) AND NOT opChooseReg(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(1) AND NOT opChooseReg(3) AND NOT opChooseReg(4) AND NOT opChooseReg(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(6) AND NOT opChooseReg(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT add/Madd_out__or0003/add/Madd_out__or0003_D2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (opChooseReg(0) AND NOT opChooseReg(1) AND NOT opChooseReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(3) AND NOT opChooseReg(4) AND NOT opChooseReg(5) AND NOT opChooseReg(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	sub/Msub_out_Mxor_Result(5)__xor0000/sub/Msub_out_Mxor_Result(5)__xor0000_D AND NOT sub/Msub_out__or0004/sub/Msub_out__or0004_D2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (opChooseReg(0) AND NOT opChooseReg(1) AND NOT opChooseReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(3) AND NOT opChooseReg(4) AND NOT opChooseReg(5) AND NOT opChooseReg(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT sub/Msub_out_Mxor_Result(5)__xor0000/sub/Msub_out_Mxor_Result(5)__xor0000_D AND sub/Msub_out__or0004/sub/Msub_out__or0004_D2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numLeftReg(5) AND opChooseReg(0) AND opChooseReg(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(3) AND NOT opChooseReg(4) AND NOT opChooseReg(5) AND NOT opChooseReg(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numLeftReg(5) AND numRightReg(5) AND opChooseReg(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(2) AND NOT opChooseReg(3) AND NOT opChooseReg(4) AND NOT opChooseReg(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(6) AND NOT opChooseReg(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT numLeftReg(5) AND opChooseReg(0) AND opChooseReg(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	opChooseReg(2) AND opChooseReg(3) AND NOT opChooseReg(4) AND NOT opChooseReg(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(6) AND NOT opChooseReg(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(5) AND opChooseReg(0) AND opChooseReg(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(2) AND NOT opChooseReg(3) AND NOT opChooseReg(4) AND NOT opChooseReg(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(6) AND NOT opChooseReg(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numLeftReg(5) AND numRightReg(5) AND NOT opChooseReg(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(2) AND NOT opChooseReg(3) AND NOT opChooseReg(4) AND NOT opChooseReg(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(6) AND NOT opChooseReg(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	add/Madd_out__or0003/add/Madd_out__or0003_D2));
</td></tr><tr><td>
</td></tr><tr><td>
result(6) <= ((EXP114_.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (opChooseReg(0) AND opChooseReg(1) AND NOT opChooseReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(3) AND NOT opChooseReg(4) AND NOT opChooseReg(5) AND NOT opChooseReg(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(7) AND NOT $OpTx$$OpTx$FX_DC$2935_INV$3744)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numLeftReg(6) AND numRightReg(6) AND NOT opChooseReg(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	opChooseReg(1) AND NOT opChooseReg(2) AND NOT opChooseReg(3) AND NOT opChooseReg(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(5) AND NOT opChooseReg(6) AND NOT opChooseReg(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numLeftReg(6) AND NOT opChooseReg(0) AND opChooseReg(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(2) AND NOT opChooseReg(3) AND opChooseReg(4) AND NOT opChooseReg(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(6) AND NOT opChooseReg(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	twoComp/Madd_out__and0004/twoComp/Madd_out__and0004_D2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (opChooseReg(0) AND NOT opChooseReg(1) AND NOT opChooseReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(3) AND NOT opChooseReg(4) AND NOT opChooseReg(5) AND NOT opChooseReg(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(7) AND $OpTx$$OpTx$FX_DC$2919_INV$3737 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT sub/Msub_out_Mxor_Result(6)__xor0000/sub/Msub_out_Mxor_Result(6)__xor0000_D)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT opChooseReg(0) AND NOT opChooseReg(1) AND NOT opChooseReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(3) AND NOT opChooseReg(4) AND NOT opChooseReg(5) AND NOT opChooseReg(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(7) AND $OpTx$$OpTx$FX_DC$2967_INV$3751 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	add/Madd_out__or0004/add/Madd_out__or0004_D2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (EXP117_.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(0) AND opChooseReg(0) AND NOT opChooseReg(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(2) AND opChooseReg(3) AND NOT opChooseReg(4) AND NOT opChooseReg(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(6) AND NOT opChooseReg(7) AND $OpTx$FX_DC$2986)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT numRightReg(0) AND opChooseReg(0) AND NOT opChooseReg(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(2) AND opChooseReg(3) AND NOT opChooseReg(4) AND NOT opChooseReg(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(6) AND NOT opChooseReg(7) AND $OpTx$FX_DC$2961)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT numLeftReg(6) AND NOT opChooseReg(0) AND opChooseReg(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(2) AND NOT opChooseReg(3) AND opChooseReg(4) AND NOT opChooseReg(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(6) AND NOT opChooseReg(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT twoComp/Madd_out__and0004/twoComp/Madd_out__and0004_D2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (opChooseReg(0) AND NOT opChooseReg(1) AND NOT opChooseReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(3) AND opChooseReg(4) AND NOT opChooseReg(5) AND NOT opChooseReg(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT mul/Mmult_out_mult0002__and0051/mul/Mmult_out_mult0002__and0051_D2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002_Mxor__n0008(1)__xor0000/mul/Mmult_out_mult0002_Mxor__n0008(1)__xor0000_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT mul/Mmult_out_mult0002__and0060/mul/Mmult_out_mult0002__and0060_D2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (opChooseReg(0) AND NOT opChooseReg(1) AND NOT opChooseReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(3) AND opChooseReg(4) AND NOT opChooseReg(5) AND NOT opChooseReg(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT mul/Mmult_out_mult0002__and0051/mul/Mmult_out_mult0002__and0051_D2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT mul/Mmult_out_mult0002_Mxor__n0008(1)__xor0000/mul/Mmult_out_mult0002_Mxor__n0008(1)__xor0000_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002__and0060/mul/Mmult_out_mult0002__and0060_D2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numLeftReg(6) AND NOT opChooseReg(5) AND NOT opChooseReg(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(7) AND $OpTx$FX_DC$2987)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT numLeftReg(6) AND opChooseReg(0) AND opChooseReg(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	opChooseReg(2) AND opChooseReg(3) AND NOT opChooseReg(4) AND NOT opChooseReg(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(6) AND NOT opChooseReg(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numLeftReg(1) AND opChooseReg(0) AND opChooseReg(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(2) AND NOT opChooseReg(3) AND opChooseReg(4) AND NOT opChooseReg(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(6) AND NOT opChooseReg(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT opChooseReg(0) AND NOT opChooseReg(1) AND opChooseReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(3) AND NOT opChooseReg(4) AND NOT opChooseReg(5) AND NOT opChooseReg(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(7) AND NOT $OpTx$$OpTx$FX_DC$2967_INV$3751)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT opChooseReg(0) AND NOT opChooseReg(1) AND NOT opChooseReg(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(4) AND NOT opChooseReg(5) AND NOT opChooseReg(6) AND NOT opChooseReg(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2967_INV$3751 AND NOT add/Madd_out__or0004/add/Madd_out__or0004_D2));
</td></tr><tr><td>
</td></tr><tr><td>
result(7) <= ((
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	$OpTx$sub/Msub_out__or0000/sub/Msub_out__or0000_D2_INV$3758.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (opChooseReg(0) AND NOT opChooseReg(1) AND NOT opChooseReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	opChooseReg(3) AND NOT opChooseReg(4) AND NOT opChooseReg(5) AND NOT opChooseReg(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(7) AND resultShiftL(7)/resultShiftL(7)_D2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numLeftReg(7) AND numRightReg(7) AND NOT opChooseReg(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(2) AND NOT opChooseReg(3) AND NOT opChooseReg(4) AND NOT opChooseReg(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(6) AND NOT opChooseReg(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	add/Madd_out__or0005/add/Madd_out__or0005_D2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numLeftReg(7) AND NOT numRightReg(7) AND NOT opChooseReg(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(1) AND opChooseReg(2) AND NOT opChooseReg(3) AND NOT opChooseReg(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(5) AND NOT opChooseReg(6) AND NOT opChooseReg(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT numLeftReg(7) AND numRightReg(7) AND NOT opChooseReg(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(1) AND opChooseReg(2) AND NOT opChooseReg(3) AND NOT opChooseReg(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(5) AND NOT opChooseReg(6) AND NOT opChooseReg(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT numLeftReg(7) AND numRightReg(7) AND NOT opChooseReg(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(1) AND NOT opChooseReg(3) AND NOT opChooseReg(4) AND NOT opChooseReg(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(6) AND NOT opChooseReg(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT add/Madd_out__or0005/add/Madd_out__or0005_D2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	mul/Mmult_out_mult0002__and0024/mul/Mmult_out_mult0002__and0024_D2.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numLeftReg(7) AND NOT numRightReg(7) AND NOT opChooseReg(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(1) AND NOT opChooseReg(3) AND NOT opChooseReg(4) AND NOT opChooseReg(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(6) AND NOT opChooseReg(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT add/Madd_out__or0005/add/Madd_out__or0005_D2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numLeftReg(7) AND NOT opChooseReg(0) AND opChooseReg(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(2) AND NOT opChooseReg(3) AND opChooseReg(4) AND NOT opChooseReg(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(6) AND NOT opChooseReg(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	twoComp/Madd_out__and0005/twoComp/Madd_out__and0005_D2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT numLeftReg(7) AND NOT opChooseReg(0) AND opChooseReg(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(2) AND NOT opChooseReg(3) AND opChooseReg(4) AND NOT opChooseReg(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(6) AND NOT opChooseReg(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT twoComp/Madd_out__and0005/twoComp/Madd_out__and0005_D2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (opChooseReg(0) AND NOT opChooseReg(1) AND NOT opChooseReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(3) AND NOT opChooseReg(4) AND NOT opChooseReg(5) AND NOT opChooseReg(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	sub/Msub_out_Mxor_Result(7)__xor0000/sub/Msub_out_Mxor_Result(7)__xor0000_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	$OpTx$sub/Msub_out__or0006/sub/Msub_out__or0006_D2_INV$3761)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (opChooseReg(0) AND NOT opChooseReg(1) AND NOT opChooseReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(3) AND NOT opChooseReg(4) AND NOT opChooseReg(5) AND NOT opChooseReg(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT sub/Msub_out_Mxor_Result(7)__xor0000/sub/Msub_out_Mxor_Result(7)__xor0000_D AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$sub/Msub_out__or0006/sub/Msub_out__or0006_D2_INV$3761)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numLeftReg(7) AND opChooseReg(0) AND opChooseReg(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(3) AND NOT opChooseReg(4) AND NOT opChooseReg(5) AND NOT opChooseReg(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numLeftReg(0) AND opChooseReg(0) AND opChooseReg(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(2) AND NOT opChooseReg(3) AND opChooseReg(4) AND NOT opChooseReg(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(6) AND NOT opChooseReg(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numLeftReg(7) AND numRightReg(7) AND opChooseReg(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(2) AND NOT opChooseReg(3) AND NOT opChooseReg(4) AND NOT opChooseReg(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(6) AND NOT opChooseReg(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT numLeftReg(7) AND opChooseReg(0) AND opChooseReg(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	opChooseReg(2) AND opChooseReg(3) AND NOT opChooseReg(4) AND NOT opChooseReg(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(6) AND NOT opChooseReg(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(7) AND opChooseReg(0) AND opChooseReg(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(2) AND NOT opChooseReg(3) AND NOT opChooseReg(4) AND NOT opChooseReg(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT opChooseReg(6) AND NOT opChooseReg(7)));
</td></tr><tr><td>
</td></tr><tr><td>
resultShiftL(7)/resultShiftL(7)_D2 <= ((andNB/out_and0001/andNB/out_and0001_D2.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(1) AND numRightReg(0) AND numRightReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numLeftReg(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(1) AND numRightReg(0) AND NOT numRightReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numLeftReg(4))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(1) AND NOT numRightReg(0) AND numRightReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numLeftReg(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT numRightReg(1) AND NOT numRightReg(0) AND numRightReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numLeftReg(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT numRightReg(1) AND NOT numRightReg(0) AND NOT numRightReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numLeftReg(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(1) AND NOT numRightReg(0) AND NOT numRightReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numLeftReg(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT numRightReg(1) AND numRightReg(0) AND NOT numRightReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numLeftReg(6)));
</td></tr><tr><td>
</td></tr><tr><td>
resultShiftR(0)/resultShiftR(0)_D2 <= ((EXP43_.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(1) AND numRightReg(0) AND numRightReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numLeftReg(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(1) AND numRightReg(0) AND NOT numRightReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numLeftReg(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(1) AND NOT numRightReg(0) AND numRightReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numLeftReg(6))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(1) AND NOT numRightReg(0) AND NOT numRightReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numLeftReg(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT numRightReg(1) AND NOT numRightReg(0) AND numRightReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numLeftReg(4))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT numRightReg(1) AND numRightReg(0) AND NOT numRightReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numLeftReg(1)));
</td></tr><tr><td>
</td></tr><tr><td>
resultSmaller(0)/resultSmaller(0)_D2 <= ((EXP37_.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(2) AND NOT numLeftReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2910_INV$3733 AND NOT $OpTx$$OpTx$FX_DC$2909_INV$3732 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2900_INV$3728 AND NOT $OpTx$$OpTx$FX_DC$2919_INV$3737 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2931_INV$3742)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(1) AND numRightReg(2) AND NOT numLeftReg(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2910_INV$3733 AND NOT $OpTx$$OpTx$FX_DC$2909_INV$3732 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2900_INV$3728 AND NOT $OpTx$$OpTx$FX_DC$2919_INV$3737 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2931_INV$3742)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(1) AND NOT numLeftReg(1) AND NOT numLeftReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2910_INV$3733 AND NOT $OpTx$$OpTx$FX_DC$2909_INV$3732 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2900_INV$3728 AND NOT $OpTx$$OpTx$FX_DC$2919_INV$3737 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2931_INV$3742)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(0) AND numRightReg(2) AND NOT numLeftReg(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2910_INV$3733 AND NOT $OpTx$$OpTx$FX_DC$2909_INV$3732 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2900_INV$3728 AND NOT $OpTx$$OpTx$FX_DC$2919_INV$3737 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2931_INV$3742)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(0) AND NOT numLeftReg(1) AND NOT numLeftReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2910_INV$3733 AND NOT $OpTx$$OpTx$FX_DC$2909_INV$3732 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2900_INV$3728 AND NOT $OpTx$$OpTx$FX_DC$2919_INV$3737 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2931_INV$3742)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(1) AND numRightReg(0) AND numRightReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2910_INV$3733 AND NOT $OpTx$$OpTx$FX_DC$2909_INV$3732 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2900_INV$3728 AND NOT $OpTx$$OpTx$FX_DC$2919_INV$3737 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2931_INV$3742)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(1) AND numRightReg(0) AND NOT numLeftReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2910_INV$3733 AND NOT $OpTx$$OpTx$FX_DC$2909_INV$3732 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2900_INV$3728 AND NOT $OpTx$$OpTx$FX_DC$2919_INV$3737 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2931_INV$3742)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(1) AND NOT numLeftReg(2) AND NOT numLeftReg(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2910_INV$3733 AND NOT $OpTx$$OpTx$FX_DC$2909_INV$3732 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2900_INV$3728 AND NOT $OpTx$$OpTx$FX_DC$2919_INV$3737 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2931_INV$3742)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(2) AND NOT numLeftReg(1) AND NOT numLeftReg(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2910_INV$3733 AND NOT $OpTx$$OpTx$FX_DC$2909_INV$3732 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2900_INV$3728 AND NOT $OpTx$$OpTx$FX_DC$2919_INV$3737 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2931_INV$3742)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT numLeftReg(1) AND NOT numLeftReg(2) AND NOT numLeftReg(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2910_INV$3733 AND NOT $OpTx$$OpTx$FX_DC$2909_INV$3732 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2900_INV$3728 AND NOT $OpTx$$OpTx$FX_DC$2919_INV$3737 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2931_INV$3742)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT numLeftReg(7) AND numRightReg(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT numLeftReg(6) AND numRightReg(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2910_INV$3733)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT numLeftReg(5) AND numRightReg(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2910_INV$3733 AND NOT $OpTx$$OpTx$FX_DC$2900_INV$3728)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT numLeftReg(4) AND numRightReg(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2910_INV$3733 AND NOT $OpTx$$OpTx$FX_DC$2900_INV$3728 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2919_INV$3737)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT numLeftReg(3) AND numRightReg(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2910_INV$3733 AND NOT $OpTx$$OpTx$FX_DC$2909_INV$3732 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2900_INV$3728 AND NOT $OpTx$$OpTx$FX_DC$2919_INV$3737));
</td></tr><tr><td>
</td></tr><tr><td>
sub/Msub_out_Mxor_Result(4)__xor0000/sub/Msub_out_Mxor_Result(4)__xor0000_D <= NOT (numLeftReg(4)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	 XOR 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sub/Msub_out_Mxor_Result(4)__xor0000/sub/Msub_out_Mxor_Result(4)__xor0000_D <= NOT (numRightReg(4));
</td></tr><tr><td>
</td></tr><tr><td>
sub/Msub_out_Mxor_Result(5)__xor0000/sub/Msub_out_Mxor_Result(5)__xor0000_D <= NOT (numLeftReg(5)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	 XOR 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sub/Msub_out_Mxor_Result(5)__xor0000/sub/Msub_out_Mxor_Result(5)__xor0000_D <= NOT (numRightReg(5));
</td></tr><tr><td>
</td></tr><tr><td>
sub/Msub_out_Mxor_Result(6)__xor0000/sub/Msub_out_Mxor_Result(6)__xor0000_D <= NOT (numLeftReg(6)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	 XOR 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sub/Msub_out_Mxor_Result(6)__xor0000/sub/Msub_out_Mxor_Result(6)__xor0000_D <= NOT (numRightReg(6));
</td></tr><tr><td>
</td></tr><tr><td>
sub/Msub_out_Mxor_Result(7)__xor0000/sub/Msub_out_Mxor_Result(7)__xor0000_D <= NOT (numLeftReg(7)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	 XOR 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sub/Msub_out_Mxor_Result(7)__xor0000/sub/Msub_out_Mxor_Result(7)__xor0000_D <= NOT (numRightReg(7));
</td></tr><tr><td>
</td></tr><tr><td>
sub/Msub_out__or0004/sub/Msub_out__or0004_D2 <= ((EXP52_.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT numRightReg(1) AND NOT numRightReg(0) AND NOT numRightReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numLeftReg(3) AND NOT $OpTx$$OpTx$FX_DC$2908_INV$3731)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT numRightReg(1) AND NOT numRightReg(0) AND numLeftReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numLeftReg(3) AND NOT $OpTx$$OpTx$FX_DC$2908_INV$3731)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT numRightReg(1) AND NOT numRightReg(2) AND numLeftReg(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numLeftReg(3) AND NOT $OpTx$$OpTx$FX_DC$2908_INV$3731)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT numRightReg(0) AND NOT numRightReg(2) AND numLeftReg(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numLeftReg(3) AND NOT $OpTx$$OpTx$FX_DC$2908_INV$3731)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT numRightReg(0) AND numLeftReg(1) AND numLeftReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numLeftReg(3) AND NOT $OpTx$$OpTx$FX_DC$2908_INV$3731)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (resultShiftR(0)/resultShiftR(0)_D2.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT numRightReg(1) AND NOT numRightReg(2) AND numLeftReg(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numLeftReg(0) AND NOT $OpTx$$OpTx$FX_DC$2908_INV$3731)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT numRightReg(1) AND numLeftReg(1) AND numLeftReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT numRightReg(3) AND NOT $OpTx$$OpTx$FX_DC$2908_INV$3731)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT numRightReg(1) AND numLeftReg(2) AND numLeftReg(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numLeftReg(0) AND NOT $OpTx$$OpTx$FX_DC$2908_INV$3731)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT numRightReg(2) AND numLeftReg(1) AND numLeftReg(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numLeftReg(0) AND NOT $OpTx$$OpTx$FX_DC$2908_INV$3731)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numLeftReg(1) AND numLeftReg(2) AND numLeftReg(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numLeftReg(0) AND NOT $OpTx$$OpTx$FX_DC$2908_INV$3731)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numLeftReg(4) AND NOT numRightReg(4))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numLeftReg(3) AND NOT numRightReg(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2908_INV$3731)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT numRightReg(2) AND numLeftReg(2) AND numLeftReg(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2908_INV$3731)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT numRightReg(2) AND numLeftReg(2) AND NOT numRightReg(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$2908_INV$3731)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT numRightReg(1) AND numLeftReg(1) AND numLeftReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numLeftReg(3) AND NOT $OpTx$$OpTx$FX_DC$2908_INV$3731));
</td></tr><tr><td>
</td></tr><tr><td>
twoComp/Madd_out__and0000/twoComp/Madd_out__and0000_D2 <= (NOT numLeftReg(1) AND NOT numLeftReg(0));
</td></tr><tr><td>
</td></tr><tr><td>
twoComp/Madd_out__and0001/twoComp/Madd_out__and0001_D2 <= (NOT numLeftReg(1) AND NOT numLeftReg(2) AND NOT numLeftReg(0));
</td></tr><tr><td>
</td></tr><tr><td>
twoComp/Madd_out__and0002/twoComp/Madd_out__and0002_D2 <= (NOT numLeftReg(1) AND NOT numLeftReg(2) AND NOT numLeftReg(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT numLeftReg(0));
</td></tr><tr><td>
</td></tr><tr><td>
twoComp/Madd_out__and0003/twoComp/Madd_out__and0003_D2 <= (NOT numLeftReg(4) AND NOT numLeftReg(1) AND NOT numLeftReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT numLeftReg(3) AND NOT numLeftReg(0));
</td></tr><tr><td>
</td></tr><tr><td>
twoComp/Madd_out__and0004/twoComp/Madd_out__and0004_D2 <= (NOT numLeftReg(4) AND NOT numLeftReg(1) AND NOT numLeftReg(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT numLeftReg(3) AND NOT numLeftReg(0) AND NOT numLeftReg(5));
</td></tr><tr><td>
</td></tr><tr><td>
twoComp/Madd_out__and0005/twoComp/Madd_out__and0005_D2 <= (NOT numLeftReg(4) AND NOT numLeftReg(6) AND NOT numLeftReg(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT numLeftReg(2) AND NOT numLeftReg(3) AND NOT numLeftReg(0) AND NOT numLeftReg(5));
</td></tr><tr><td>
</td></tr><tr><td>
xorNB/Mxor_out_xor0000__xor0000/xorNB/Mxor_out_xor0000__xor0000_D <= NOT (numRightReg(1)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	 XOR 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;xorNB/Mxor_out_xor0000__xor0000/xorNB/Mxor_out_xor0000__xor0000_D <= NOT (((numRightReg(0) AND numRightReg(2) AND NOT numRightReg(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(0) AND NOT numRightReg(2) AND numRightReg(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT numRightReg(0) AND numRightReg(2) AND numRightReg(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT numRightReg(0) AND NOT numRightReg(2) AND NOT numRightReg(3))));
</td></tr><tr><td>
</td></tr><tr><td>
xorNB/Mxor_out_xor0000__xor0001/xorNB/Mxor_out_xor0000__xor0001_D <= NOT (numLeftReg(0)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	 XOR 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;xorNB/Mxor_out_xor0000__xor0001/xorNB/Mxor_out_xor0000__xor0001_D <= NOT (((NOT numRightReg(4) AND numRightReg(6) AND numRightReg(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT numRightReg(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT numRightReg(4) AND numRightReg(6) AND NOT numRightReg(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numRightReg(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT numRightReg(4) AND NOT numRightReg(6) AND numRightReg(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numRightReg(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT numRightReg(4) AND NOT numRightReg(6) AND NOT numRightReg(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT numRightReg(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(4) AND numRightReg(6) AND numRightReg(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numRightReg(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(4) AND numRightReg(6) AND NOT numRightReg(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT numRightReg(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(4) AND NOT numRightReg(6) AND numRightReg(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT numRightReg(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (numRightReg(4) AND NOT numRightReg(6) AND NOT numRightReg(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	numRightReg(7))));
</td></tr><tr><td>
Register Legend:
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; FDCPE (Q,D,C,CLR,PRE,CE); 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; FTCPE (Q,D,C,CLR,PRE,CE); 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; LDCP  (Q,D,G,CLR,PRE); 
</td></tr><tr><td>
</td></tr>
</table>
<form><span class="pgRef"><table width="90%" align="center"><tr>
<td align="left"><input type="button" onclick="javascript:parent.leftnav.showTop()" onmouseover="window.status='goto top of page'; return true;" onmouseout="window.status=''" value="back to top"></td>
<td align="right"><input type="button" onclick="window.print()" onmouseover="window.status='print page'; return true;" onmouseout="window.status=''" value="print page"></td>
</tr></table></span></form>
</body></html>
