// Seed: 2050174540
module module_0 (
    input  wand id_0,
    input  tri1 id_1,
    input  tri0 id_2,
    output tri0 id_3,
    output tri0 id_4,
    input  tri0 module_0
);
  wire id_7;
  assign id_4 = -1;
  assign id_3 = id_7;
  module_2 modCall_1 (
      id_3,
      id_4,
      id_3
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_1 (
    output uwire id_0,
    input  wire  id_1
);
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_0,
      id_0,
      id_1
  );
endmodule
module module_0 (
    output wire id_0,
    output wand id_1,
    output wor  module_2
);
  wire id_4;
  ;
  wire id_5;
  assign id_0 = -1'b0;
endmodule
