<HTML>
<HEAD>
<link type="text/css" rel="stylesheet" href="../../imc.css"></link>
<script type="text/javascript" src="../../sortable.js"></script>
<TITLE>IMC Report: ./cov_report_html</TITLE></HEAD>
<BODY>
<A NAME="_topcov"></A>
<P class="summary_title">Coverage   Summary Report, Instance-Based</P>

<P class="fs"><A STYLE="float: left" class="namet" HREF="../../index.html">Top Level Summary</A><A STYLE="float: right" class="namet" HREF="../../legend.html">Legend and Help</A></P>
<BR>
<TABLE class="detail_header"><TR class="detail"><TD>

<B>Instance name: </B><A HREF="../dir_1/summ_5_t1.html" class="namet">zmc_axi4_top</A><A HREF="../dir_1/summ_7_t1.html" class="namet">.mem_ctrl_inst</A>.ECC_decoding_inst<BR>

<B>Type name: </B>ECC_decoding<BR>

<B>File name: </B><A HREF="/home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/ECC_decoding_top.sv" TARGET="_blank">/home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/ECC_decoding_top.sv</A><BR>

</TD></TR></TABLE>

<BR>
<P class="subtitle">Coverage Summary Report, Instance-Based</P>
<TABLE class="sortable sml summary_table" id="totalTable">


<TR><TH class="wht">Overall</TH>
<TH class="wht">Overall Covered</TH>
<TH class="wht">Block</TH>
<TH class="wht">Expression</TH>
<TH class="wht">Toggle</TH>
<TH class="wht">FSM&nbsp;State</TH>
<TH class="wht">FSM&nbsp;Transition</TH>
<TH class="wht">Assertion</TH>
<TH class="wht">CoverGroup</TH>
<TH class="wht">CoverGroup Covered</TH>
<TH class="wht">name</TH>

</TR>

<TR><TD class="range75to79"><A HREF="">79.57%</A></TD>
<TD class="range55to59"><A HREF="">59.57%&nbsp;(224/376)</A></TD>
<TD class="range100"><A HREF="#_Blockcov">100.00%&nbsp;(4/4)</A></TD>
<TD class="rangenone">n/a</TD>
<TD class="range55to59"><A HREF="#_Togglecov">59.14%&nbsp;(220/372)</A></TD>
<TD class="rangenone">n/a</TD>
<TD class="rangenone">n/a</TD>
<TD class="rangenone">n/a</TD>
<TD class="rangenone">n/a</TD>
<TD class="rangenone">n/a</TD>
<TD class="namecell">ECC_decoding_inst</TD>

</TR>


</TABLE>
<A NAME="_Blockcov"></A>
<P class="detail_title">     Uncovered Block Detail Report, Instance Based</P>
<P class="fs"><A STYLE="float: right" class="namet" HREF="#_topcov">To Top</A></P><BR>

<TABLE class="detail_header"><TR class="detail"><TD>
<B>Instance name: </B>zmc_axi4_top.mem_ctrl_inst.ECC_decoding_inst<BR>
<B>Type name: </B>ECC_decoding<BR>
<B>File name: </B><A HREF="/home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/ECC_decoding_top.sv" TARGET="_blank">/home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/ECC_decoding_top.sv</A><BR><B>Number of uncovered blocks: </B>0 of 4<BR>
<B>Number of unreachable blocks: </B>0<BR>


</TD></TR></TABLE>

<PRE class="detail_report_text">
Count  Block Line  Kind                 Origin Source Code                    
------------------------------------------------------------------------------

0 items found

</PRE>
<A NAME="_Expressioncov"></A>
<P class="detail_title">     Uncovered Expression Detail Report, Instance Based</P>
<P class="fs"><A STYLE="float: right" class="namet" HREF="#_topcov">To Top</A></P><BR>

<TABLE class="detail_header"><TR class="detail"><TD>
<B>Instance name: </B>zmc_axi4_top.mem_ctrl_inst.ECC_decoding_inst<BR>
<B>Type name: </B>ECC_decoding<BR>
<B>File name: </B><A HREF="/home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/ECC_decoding_top.sv" TARGET="_blank">/home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/ECC_decoding_top.sv</A><BR><B>Number of uncovered expressions: </B>0 of 0<BR>
<B>Number of unreachable expressions: </B>0<BR>


</TD></TR></TABLE>

<PRE class="detail_report_text">
index  | grade         | line   | expression                                         
-------------------------------------------------------------------------------------


0 items found

</PRE>
<A NAME="_Togglecov"></A>
<P class="detail_title">     Uncovered Toggle Detail Report, Instance Based</P>
<P class="fs"><A STYLE="float: right" class="namet" HREF="#_topcov">To Top</A></P><BR>

<TABLE class="detail_header"><TR class="detail"><TD>
<B>Instance name: </B>zmc_axi4_top.mem_ctrl_inst.ECC_decoding_inst<BR>
<B>Type name: </B>ECC_decoding<BR>
<B>File name: </B><A HREF="/home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/ECC_decoding_top.sv" TARGET="_blank">/home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/ECC_decoding_top.sv</A><BR><B>Number of uncovered signal bits: </B>152 of 372<BR>
<B>Number of unreachable signal bits: </B>0<BR>
<B>Number of signal bits partially toggled(rise): </B>3 of 372<BR>
<B>Number of signal bits partially toggled(fall): </B>0 of 372<BR>


</TD></TR></TABLE>

<PRE class="detail_report_text">
Hit(Full)  Hit(Rise)  Hit(Fall)  Signal                    
-----------------------------------------------------------
0          1          0          ECC_decoding_rstn         
0          0          0          ECC_en[31]                
0          0          0          ECC_en[30]                
0          0          0          ECC_en[29]                
0          0          0          ECC_en[28]                
0          0          0          ECC_en[27]                
0          0          0          ECC_en[26]                
0          0          0          ECC_en[25]                
0          0          0          ECC_en[24]                
0          0          0          ECC_en[23]                
0          0          0          ECC_en[22]                
0          0          0          ECC_en[21]                
0          0          0          ECC_en[20]                
0          0          0          ECC_en[19]                
0          0          0          ECC_en[18]                
0          0          0          ECC_en[17]                
0          0          0          ECC_en[16]                
0          0          0          ECC_en[15]                
0          0          0          ECC_en[14]                
0          0          0          ECC_en[13]                
0          0          0          ECC_en[12]                
0          0          0          ECC_en[11]                
0          0          0          ECC_en[10]                
0          0          0          ECC_en[9]                 
0          0          0          ECC_en[8]                 
0          0          0          ECC_en[7]                 
0          0          0          ECC_en[6]                 
0          0          0          ECC_en[5]                 
0          0          0          ECC_en[4]                 
0          0          0          ECC_en[3]                 
0          0          0          ECC_en[2]                 
0          0          0          ECC_en[1]                 
0          1          0          ECC_en[0]                 
0          0          0          ECC_irq_en[31]            
0          0          0          ECC_irq_en[30]            
0          0          0          ECC_irq_en[29]            
0          0          0          ECC_irq_en[28]            
0          0          0          ECC_irq_en[27]            
0          0          0          ECC_irq_en[26]            
0          0          0          ECC_irq_en[25]            
0          0          0          ECC_irq_en[24]            
0          0          0          ECC_irq_en[23]            
0          0          0          ECC_irq_en[22]            
0          0          0          ECC_irq_en[21]            
0          0          0          ECC_irq_en[20]            
0          0          0          ECC_irq_en[19]            
0          0          0          ECC_irq_en[18]            
0          0          0          ECC_irq_en[17]            
0          0          0          ECC_irq_en[16]            
0          0          0          ECC_irq_en[15]            
0          0          0          ECC_irq_en[14]            
0          0          0          ECC_irq_en[13]            
0          0          0          ECC_irq_en[12]            
0          0          0          ECC_irq_en[11]            
0          0          0          ECC_irq_en[10]            
0          0          0          ECC_irq_en[9]             
0          0          0          ECC_irq_en[8]             
0          0          0          ECC_irq_en[7]             
0          0          0          ECC_irq_en[6]             
0          0          0          ECC_irq_en[5]             
0          0          0          ECC_irq_en[4]             
0          0          0          ECC_irq_en[3]             
0          0          0          ECC_irq_en[2]             
0          0          0          ECC_irq_en[1]             
0          1          0          ECC_irq_en[0]             
0          0          0          rd_addr_o[13]             
0          0          0          rd_addr_o[12]             
0          0          0          data_valid                
0          0          0          error_type[31]            
0          0          0          error_type[30]            
0          0          0          error_type[29]            
0          0          0          error_type[28]            
0          0          0          error_type[27]            
0          0          0          error_type[26]            
0          0          0          error_type[25]            
0          0          0          error_type[24]            
0          0          0          error_type[23]            
0          0          0          error_type[22]            
0          0          0          error_type[21]            
0          0          0          error_type[20]            
0          0          0          error_type[19]            
0          0          0          error_type[18]            
0          0          0          error_type[17]            
0          0          0          error_type[16]            
0          0          0          error_type[15]            
0          0          0          error_type[14]            
0          0          0          error_type[13]            
0          0          0          error_type[12]            
0          0          0          error_type[11]            
0          0          0          error_type[10]            
0          0          0          error_type[9]             
0          0          0          error_type[8]             
0          0          0          error_type[7]             
0          0          0          error_type[6]             
0          0          0          error_type[5]             
0          0          0          error_type[4]             
0          0          0          error_type[3]             
0          0          0          error_type[2]             
0          0          0          i_paddr[9]                
0          0          0          i_paddr[8]                
0          0          0          i_paddr[7]                
0          0          0          i_paddr[6]                
0          0          0          i_paddr[5]                
0          0          0          i_paddr[4]                
0          0          0          i_paddr[3]                
0          0          0          i_paddr[2]                
0          0          0          i_paddr[1]                
0          0          0          i_paddr[0]                
0          0          0          rd_data_w2[38]            
0          0          0          rd_data_w2[37]            
0          0          0          rd_data_w2[36]            
0          0          0          rd_data_w2[35]            
0          0          0          rd_data_w2[34]            
0          0          0          rd_data_w2[33]            
0          0          0          rd_data_w2[32]            
0          0          0          rd_data_w2[31]            
0          0          0          rd_data_w2[30]            
0          0          0          rd_data_w2[29]            
0          0          0          rd_data_w2[28]            
0          0          0          rd_data_w2[27]            
0          0          0          rd_data_w2[26]            
0          0          0          rd_data_w2[25]            
0          0          0          rd_data_w2[24]            
0          0          0          rd_data_w2[23]            
0          0          0          rd_data_w2[22]            
0          0          0          rd_data_w2[21]            
0          0          0          rd_data_w2[20]            
0          0          0          rd_data_w2[19]            
0          0          0          rd_data_w2[18]            
0          0          0          rd_data_w2[17]            
0          0          0          rd_data_w2[16]            
0          0          0          rd_data_w2[15]            
0          0          0          rd_data_w2[14]            
0          0          0          rd_data_w2[13]            
0          0          0          rd_data_w2[12]            
0          0          0          rd_data_w2[11]            
0          0          0          rd_data_w2[10]            
0          0          0          rd_data_w2[9]             
0          0          0          rd_data_w2[8]             
0          0          0          rd_data_w2[7]             
0          0          0          rd_data_w2[6]             
0          0          0          rd_data_w2[5]             
0          0          0          rd_data_w2[4]             
0          0          0          rd_data_w2[3]             
0          0          0          rd_data_w2[2]             
0          0          0          rd_data_w2[1]             
0          0          0          rd_data_w2[0]             
0          0          0          parity_bits_w[6]          
0          0          0          rd_addr_w[1]              
0          0          0          rd_addr_w[0]              
0          0          0          rd_addr_w1[13]            
0          0          0          rd_addr_w1[12]            

</PRE>
<A NAME="_Fsmcov"></A>
<P class="detail_title">     Uncovered Fsm Detail Report, Instance Based</P>
<P class="fs"><A STYLE="float: right" class="namet" HREF="#_topcov">To Top</A></P><BR>

<TABLE class="detail_header"><TR class="detail"><TD>
<B>Instance name: </B>zmc_axi4_top.mem_ctrl_inst.ECC_decoding_inst<BR>
<B>Type name: </B>ECC_decoding<BR>
<B>File name: </B><A HREF="/home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/ECC_decoding_top.sv" TARGET="_blank">/home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/ECC_decoding_top.sv</A><BR>

</TD></TR></TABLE>

<PRE class="detail_report_text">

0 items found

</PRE>
<A NAME="_Assertioncov"></A>
<P class="detail_title">     Uncovered Assertion Detail Report, Instance Based</P>
<P class="fs"><A STYLE="float: right" class="namet" HREF="#_topcov">To Top</A></P><BR>

<TABLE class="detail_header"><TR class="detail"><TD>
<B>Instance name: </B>zmc_axi4_top.mem_ctrl_inst.ECC_decoding_inst<BR>
<B>Type name: </B>ECC_decoding<BR>
<B>File name: </B><A HREF="/home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/ECC_decoding_top.sv" TARGET="_blank">/home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/ECC_decoding_top.sv</A><BR><B>Number of uncovered assertions: </B>0 of 0<BR>


</TD></TR></TABLE>

<PRE class="detail_report_text">
Finished Failed Assertion                      Line  Source Code                    
------------------------------------------------------------------------------------

0 items found

</PRE>
<A NAME="_CoverGroupcov"></A>
<P class="detail_title">     Covered+Uncovered+Excluded+UNR CoverGroup Detail Report, Instance Based</P>
<P class="fs"><A STYLE="float: right" class="namet" HREF="#_topcov">To Top</A></P><BR>

<TABLE class="detail_header"><TR class="detail"><TD>
<B>Instance name: </B>zmc_axi4_top.mem_ctrl_inst.ECC_decoding_inst<BR>
<B>Type name: </B>ECC_decoding<BR>
<B>File name: </B><A HREF="/home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/ECC_decoding_top.sv" TARGET="_blank">/home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/ECC_decoding_top.sv</A><BR><B>Number of covered cover bins: </B>0 of 0<BR>
<B>Number of uncovered cover bins: </B>0 of 0<BR>
<B>Number of excluded cover bins: </B>0<BR>


</TD></TR></TABLE>

</TD></TR></TABLE>

<PRE class="detail_report_text">

0 items found

</PRE>
