$date
	Wed Jul 29 10:25:15 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module memory_tb $end
$var wire 16 ! RESULT [15:0] $end
$var wire 16 " RDBUS [15:0] $end
$var reg 16 # ADDR [15:0] $end
$var reg 1 $ CLK $end
$var reg 1 % RD $end
$var reg 1 & RST $end
$var reg 16 ' WDBUS [15:0] $end
$var reg 1 ( WR $end
$var integer 32 ) i [31:0] $end
$scope module uut $end
$var wire 16 * ADDR [15:0] $end
$var wire 1 $ CLK $end
$var wire 1 % RD $end
$var wire 16 + RESULT [15:0] $end
$var wire 1 & RST $end
$var wire 16 , WDBUS [15:0] $end
$var wire 1 ( WR $end
$var wire 16 - RDBUS [15:0] $end
$var integer 32 . ii [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx .
b0 -
b0 ,
bx +
b0 *
bx )
0(
b0 '
0&
0%
0$
b0 #
b0 "
bx !
$end
#5000
b101111110000 !
b101111110000 +
b1001 .
1$
#10000
0$
1&
#15000
1$
#20000
0$
b0 )
1%
#25000
1$
#30000
0$
b11000000010000 "
b11000000010000 -
b1 #
b1 *
b1 )
#35000
1$
#40000
0$
b11001100101001 "
b11001100101001 -
b10 #
b10 *
b10 )
#45000
1$
#50000
0$
b110010000000100 "
b110010000000100 -
b11 #
b11 *
b11 )
#55000
1$
#60000
0$
b11000000000101 "
b11000000000101 -
b100 #
b100 *
b100 )
#65000
1$
#70000
0$
b11001110101010 "
b11001110101010 -
b101 #
b101 *
b101 )
#75000
1$
#80000
0$
b110011000000100 "
b110011000000100 -
b110 #
b110 *
b110 )
#85000
1$
#90000
0$
b100001001100 "
b100001001100 -
b111 #
b111 *
b111 )
#95000
1$
#100000
0$
b10000001110000 "
b10000001110000 -
b1000 #
b1000 *
b1000 )
#105000
1$
#110000
0$
bx "
bx -
b1001 #
b1001 *
b1001 )
#115000
1$
#120000
0$
b0 "
b0 -
0%
b1010 )
#125000
1$
#130000
0$
#135000
1$
#140000
0$
#145000
1$
#150000
0$
#155000
1$
#160000
0$
#165000
1$
#170000
0$
#175000
1$
#180000
0$
#185000
1$
#190000
0$
#195000
1$
#200000
0$
#205000
1$
#210000
0$
#215000
1$
#220000
0$
