<!-- HTML header for doxygen 1.8.8-->
<!DOCTYPE html>
<html lang="en">
  <head>
    <meta charset="utf-8">
    <meta http-equiv="Content-Type" content="text/html;charset=UTF-8">
    <meta http-equiv="X-UA-Compatible" content="IE=edge">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <meta name="generator" content="Doxygen 1.8.6">
    <meta name="author" content="meyer@c3e.cs.tu-bs.de">
    <title>SoCRocket: ivectorcache Class Reference</title>
    <link href="tabs.css" rel="stylesheet" type="text/css">
    <link href="style-doxygen.css" rel="stylesheet" type="text/css" />
    <link href="bootstrap.min.css" rel="stylesheet" type="text/css">
    <link href="bootstrap-theme.min.css" rel="stylesheet" type="text/css">
    <script type="text/javascript" src="jquery.js"></script>
    <script type="text/javascript" src="bootstrap.min.js"></script>
    <script type="text/javascript" src="highlight.pack.js"></script>
    <script type="text/javascript" src="dynsections.js"></script>
    <script type="text/javascript" src="doxygen2bootstrap.js"></script>
    <link href="style.css" rel="stylesheet" type="text/css"/>
  </head>
  <body class="mainpage">
    <div class="container">
      <header class="jumbotron masthead">
        <div class="inner">
          <h1>
            <img alt="Logo" src="socrocket-logo.png"/>
            SoCRocket
          </h1>
          <p>Transaction-Level Modeling Framework for Space Applications</p>
        </div>
      </header>
    </div>
  <div class="container" id="top"><!-- do not remove this div, it is closed by doxygen! -->
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Class&#160;List</span></a></li>
      <li><a href="classes.html"><span>Class&#160;Index</span></a></li>
      <li><a href="inherits.html"><span>Class&#160;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&#160;Members</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="classivectorcache-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">ivectorcache Class Reference<div class="ingroups"><a class="el" href="group__mmu__cache.html">MMU_Cache</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>Instruction cache implementation for TrapGen LEON3 simulator.  
 <a href="classivectorcache.html#details">More...</a></p>

<p><code>#include &lt;ivectorcache.h&gt;</code></p>
<div class="dynheader">
Inheritance diagram for ivectorcache:</div>
<div class="dyncontent">
<div class="center"><div class="zoom"><iframe scrolling="no" frameborder="0" src="classivectorcache__inherit__graph.svg" width="100%" height="600"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe></div>
</div>
</div>
<div class="dynheader">
Collaboration diagram for ivectorcache:</div>
<div class="dyncontent">
<div class="center"><div class="zoom"><iframe scrolling="no" frameborder="0" src="classivectorcache__coll__graph.svg" width="100%" height="600"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe></div>
</div>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:aea687a29f0e49973d9e23b01ae258bbd"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classivectorcache.html#aea687a29f0e49973d9e23b01ae258bbd">GC_HAS_CALLBACKS</a> ()</td></tr>
<tr class="separator:aea687a29f0e49973d9e23b01ae258bbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae90d453afc225ee84b61e5156d8d24f8"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mmu__cache.html#gae90d453afc225ee84b61e5156d8d24f8">mem_write</a> (unsigned <a class="el" href="classint.html">int</a> address, unsigned <a class="el" href="classchar.html">char</a> *data, unsigned <a class="el" href="classint.html">int</a> len, sc_core::sc_time *t, unsigned <a class="el" href="classint.html">int</a> *debug, <a class="el" href="classbool.html">bool</a> is_dbg, <a class="el" href="classbool.html">bool</a> &amp;cacheable)</td></tr>
<tr class="separator:gae90d453afc225ee84b61e5156d8d24f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2063e8c742d397b5483206c71114ac90"><td class="memItemLeft" align="right" valign="top">unsigned <a class="el" href="classint.html">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mmu__cache.html#ga2063e8c742d397b5483206c71114ac90">check_mode</a> ()</td></tr>
<tr class="memdesc:ga2063e8c742d397b5483206c71114ac90"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the mode bits of the cache.  <a href="group__mmu__cache.html#ga2063e8c742d397b5483206c71114ac90">More...</a><br/></td></tr>
<tr class="separator:ga2063e8c742d397b5483206c71114ac90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddd8b186b98a7b078b4f6722efd7c7a1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classcache__if.html#aaa8830f3d207302d389247b52ae86a9b">t_cache_type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mmu__cache.html#gaddd8b186b98a7b078b4f6722efd7c7a1">get_cache_type</a> ()</td></tr>
<tr class="memdesc:gaddd8b186b98a7b078b4f6722efd7c7a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns type of cache implementing this interface.  <a href="group__mmu__cache.html#gaddd8b186b98a7b078b4f6722efd7c7a1">More...</a><br/></td></tr>
<tr class="separator:gaddd8b186b98a7b078b4f6722efd7c7a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34bc14aa93a0e78206cfd28f9959ea8f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mmu__cache.html#ga34bc14aa93a0e78206cfd28f9959ea8f">start_of_simulation</a> ()</td></tr>
<tr class="separator:ga34bc14aa93a0e78206cfd28f9959ea8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65fcbe6637bb2750610e597b6d53a91a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mmu__cache.html#ga65fcbe6637bb2750610e597b6d53a91a">power_model</a> ()</td></tr>
<tr class="separator:ga65fcbe6637bb2750610e597b6d53a91a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6bdc8e7f34310a1f478bc1a37838200"><td class="memItemLeft" align="right" valign="top">gs::cnf::callback_return_type&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mmu__cache.html#gae6bdc8e7f34310a1f478bc1a37838200">sta_power_cb</a> (gs::gs_param_base &amp;changed_param, gs::cnf::callback_type reason)</td></tr>
<tr class="memdesc:gae6bdc8e7f34310a1f478bc1a37838200"><td class="mdescLeft">&#160;</td><td class="mdescRight">Static power callback.  <a href="group__mmu__cache.html#gae6bdc8e7f34310a1f478bc1a37838200">More...</a><br/></td></tr>
<tr class="separator:gae6bdc8e7f34310a1f478bc1a37838200"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae18f9935126afb57e2634e76cc9917f6"><td class="memItemLeft" align="right" valign="top">gs::cnf::callback_return_type&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mmu__cache.html#gae18f9935126afb57e2634e76cc9917f6">int_power_cb</a> (gs::gs_param_base &amp;changed_param, gs::cnf::callback_type reason)</td></tr>
<tr class="memdesc:gae18f9935126afb57e2634e76cc9917f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Dynamic/Internal power callback.  <a href="group__mmu__cache.html#gae18f9935126afb57e2634e76cc9917f6">More...</a><br/></td></tr>
<tr class="separator:gae18f9935126afb57e2634e76cc9917f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ff3c8444115ea4e739b6f810f9d15c6"><td class="memItemLeft" align="right" valign="top">gs::cnf::callback_return_type&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mmu__cache.html#ga5ff3c8444115ea4e739b6f810f9d15c6">swi_power_cb</a> (gs::gs_param_base &amp;changed_param, gs::cnf::callback_type reason)</td></tr>
<tr class="memdesc:ga5ff3c8444115ea4e739b6f810f9d15c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Dynamic/Switching power callback.  <a href="group__mmu__cache.html#ga5ff3c8444115ea4e739b6f810f9d15c6">More...</a><br/></td></tr>
<tr class="separator:ga5ff3c8444115ea4e739b6f810f9d15c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a493c6c87e3ed16caa8ad2a4e6c9b207c"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classivectorcache.html#a493c6c87e3ed16caa8ad2a4e6c9b207c">ivectorcache</a> (<a class="el" href="group__common.html#ga93334c42d2c8963eba8961af0921a75a">ModuleName</a> name, <a class="el" href="classmmu__cache__if.html">mmu_cache_if</a> *_mmu_cache, <a class="el" href="classmem__if.html">mem_if</a> *_tlb_adaptor, unsigned <a class="el" href="classint.html">int</a> mmu_en, unsigned <a class="el" href="classint.html">int</a> sets, unsigned <a class="el" href="classint.html">int</a> setsize, unsigned <a class="el" href="classint.html">int</a> setlock, unsigned <a class="el" href="classint.html">int</a> linesize, unsigned <a class="el" href="classint.html">int</a> repl, unsigned <a class="el" href="classint.html">int</a> lram, unsigned <a class="el" href="classint.html">int</a> lramstart, unsigned <a class="el" href="classint.html">int</a> lramsize, <a class="el" href="classbool.html">bool</a> pow_mon)</td></tr>
<tr class="memdesc:a493c6c87e3ed16caa8ad2a4e6c9b207c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Constructor of data cache.  <a href="#a493c6c87e3ed16caa8ad2a4e6c9b207c">More...</a><br/></td></tr>
<tr class="separator:a493c6c87e3ed16caa8ad2a4e6c9b207c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5a0d33478bbfbc01f3b7f38492dbbb3"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classivectorcache.html#aa5a0d33478bbfbc01f3b7f38492dbbb3">~ivectorcache</a> ()</td></tr>
<tr class="separator:aa5a0d33478bbfbc01f3b7f38492dbbb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_methods_classvectorcache"><td colspan="2" onclick="javascript:toggleInherit('pub_methods_classvectorcache')"><img src="closed.png" alt="-"/>&#160;Public Member Functions inherited from <a class="el" href="classvectorcache.html">vectorcache</a></td></tr>
<tr class="memitem:ga3e77e1370d442a86e66d91204ab6fbf8 inherit pub_methods_classvectorcache"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mmu__cache.html#ga3e77e1370d442a86e66d91204ab6fbf8">mem_read</a> (unsigned <a class="el" href="classint.html">int</a> address, unsigned <a class="el" href="classint.html">int</a> asi, unsigned <a class="el" href="classchar.html">char</a> *data, unsigned <a class="el" href="classint.html">int</a> len, sc_core::sc_time *t, unsigned <a class="el" href="classint.html">int</a> *debug, <a class="el" href="classbool.html">bool</a> is_dbg, <a class="el" href="classbool.html">bool</a> &amp;cacheable, <a class="el" href="classbool.html">bool</a> is_lock)</td></tr>
<tr class="memdesc:ga3e77e1370d442a86e66d91204ab6fbf8 inherit pub_methods_classvectorcache"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read from cache.  <a href="group__mmu__cache.html#ga3e77e1370d442a86e66d91204ab6fbf8">More...</a><br/></td></tr>
<tr class="separator:ga3e77e1370d442a86e66d91204ab6fbf8 inherit pub_methods_classvectorcache"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d00286d3bba76c571eb7c60c6228438 inherit pub_methods_classvectorcache"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mmu__cache.html#ga6d00286d3bba76c571eb7c60c6228438">mem_write</a> (unsigned <a class="el" href="classint.html">int</a> address, unsigned <a class="el" href="classint.html">int</a> asi, unsigned <a class="el" href="classchar.html">char</a> *data, unsigned <a class="el" href="classint.html">int</a> len, sc_core::sc_time *t, unsigned <a class="el" href="classint.html">int</a> *debug, <a class="el" href="classbool.html">bool</a> is_dbg, <a class="el" href="classbool.html">bool</a> &amp;cacheable, <a class="el" href="classbool.html">bool</a> is_lock)</td></tr>
<tr class="memdesc:ga6d00286d3bba76c571eb7c60c6228438 inherit pub_methods_classvectorcache"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write through cache.  <a href="group__mmu__cache.html#ga6d00286d3bba76c571eb7c60c6228438">More...</a><br/></td></tr>
<tr class="separator:ga6d00286d3bba76c571eb7c60c6228438 inherit pub_methods_classvectorcache"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37e484a66537ecb8de2ea8c481cbb94a inherit pub_methods_classvectorcache"><td class="memItemLeft" align="right" valign="top">virtual unsigned <a class="el" href="classint.html">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mmu__cache.html#ga37e484a66537ecb8de2ea8c481cbb94a">read_config_reg</a> (sc_core::sc_time *t)</td></tr>
<tr class="memdesc:ga37e484a66537ecb8de2ea8c481cbb94a inherit pub_methods_classvectorcache"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read cache configuration register (ASI 0x2)  <a href="group__mmu__cache.html#ga37e484a66537ecb8de2ea8c481cbb94a">More...</a><br/></td></tr>
<tr class="separator:ga37e484a66537ecb8de2ea8c481cbb94a inherit pub_methods_classvectorcache"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3a8f5799aac1a2297dee9efe86c3802 inherit pub_methods_classvectorcache"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mmu__cache.html#gac3a8f5799aac1a2297dee9efe86c3802">read_cache_tag</a> (unsigned <a class="el" href="classint.html">int</a> address, unsigned <a class="el" href="classint.html">int</a> *data, sc_core::sc_time *t)</td></tr>
<tr class="memdesc:gac3a8f5799aac1a2297dee9efe86c3802 inherit pub_methods_classvectorcache"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read data cache tags (ASI 0xe)  <a href="group__mmu__cache.html#gac3a8f5799aac1a2297dee9efe86c3802">More...</a><br/></td></tr>
<tr class="separator:gac3a8f5799aac1a2297dee9efe86c3802 inherit pub_methods_classvectorcache"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa91bb9e20ab7c46b92f1085cd62550fb inherit pub_methods_classvectorcache"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mmu__cache.html#gaa91bb9e20ab7c46b92f1085cd62550fb">write_cache_tag</a> (unsigned <a class="el" href="classint.html">int</a> address, unsigned <a class="el" href="classint.html">int</a> *data, sc_core::sc_time *t)</td></tr>
<tr class="memdesc:gaa91bb9e20ab7c46b92f1085cd62550fb inherit pub_methods_classvectorcache"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write data cache tags (ASI 0xe)  <a href="group__mmu__cache.html#gaa91bb9e20ab7c46b92f1085cd62550fb">More...</a><br/></td></tr>
<tr class="separator:gaa91bb9e20ab7c46b92f1085cd62550fb inherit pub_methods_classvectorcache"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76d711b9f1555a5980efe9b1b0570618 inherit pub_methods_classvectorcache"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mmu__cache.html#ga76d711b9f1555a5980efe9b1b0570618">read_cache_entry</a> (unsigned <a class="el" href="classint.html">int</a> address, unsigned <a class="el" href="classint.html">int</a> *data, sc_core::sc_time *t)</td></tr>
<tr class="memdesc:ga76d711b9f1555a5980efe9b1b0570618 inherit pub_methods_classvectorcache"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read data cache entries/data (ASI 0xf)  <a href="group__mmu__cache.html#ga76d711b9f1555a5980efe9b1b0570618">More...</a><br/></td></tr>
<tr class="separator:ga76d711b9f1555a5980efe9b1b0570618 inherit pub_methods_classvectorcache"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga799b16851b85d4113771a0aab2fa848a inherit pub_methods_classvectorcache"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mmu__cache.html#ga799b16851b85d4113771a0aab2fa848a">write_cache_entry</a> (unsigned <a class="el" href="classint.html">int</a> address, unsigned <a class="el" href="classint.html">int</a> *data, sc_core::sc_time *t)</td></tr>
<tr class="memdesc:ga799b16851b85d4113771a0aab2fa848a inherit pub_methods_classvectorcache"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write data cache entries/data (ASI 0xf)  <a href="group__mmu__cache.html#ga799b16851b85d4113771a0aab2fa848a">More...</a><br/></td></tr>
<tr class="separator:ga799b16851b85d4113771a0aab2fa848a inherit pub_methods_classvectorcache"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d715b1218ff774c5dba6ee6e28e4ba8 inherit pub_methods_classvectorcache"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mmu__cache.html#ga0d715b1218ff774c5dba6ee6e28e4ba8">flush</a> (sc_core::sc_time *t, unsigned <a class="el" href="classint.html">int</a> *debug, <a class="el" href="classbool.html">bool</a> is_dbg)</td></tr>
<tr class="memdesc:ga0d715b1218ff774c5dba6ee6e28e4ba8 inherit pub_methods_classvectorcache"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flush cache.  <a href="group__mmu__cache.html#ga0d715b1218ff774c5dba6ee6e28e4ba8">More...</a><br/></td></tr>
<tr class="separator:ga0d715b1218ff774c5dba6ee6e28e4ba8 inherit pub_methods_classvectorcache"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b0e5da2c39b83f4afd72492eb3b39cd inherit pub_methods_classvectorcache"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mmu__cache.html#ga3b0e5da2c39b83f4afd72492eb3b39cd">snoop_invalidate</a> (<a class="el" href="pocsag_8c.html#a2c212835823e3c54a8ab6d95c652660e">const</a> <a class="el" href="structt__snoop.html">t_snoop</a> &amp;snoop, <a class="el" href="pocsag_8c.html#a2c212835823e3c54a8ab6d95c652660e">const</a> sc_core::sc_time &amp;delay)</td></tr>
<tr class="memdesc:ga3b0e5da2c39b83f4afd72492eb3b39cd inherit pub_methods_classvectorcache"><td class="mdescLeft">&#160;</td><td class="mdescRight">Snooping function (invalidates cache line(s))  <a href="group__mmu__cache.html#ga3b0e5da2c39b83f4afd72492eb3b39cd">More...</a><br/></td></tr>
<tr class="separator:ga3b0e5da2c39b83f4afd72492eb3b39cd inherit pub_methods_classvectorcache"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga767c9db60aabe5f8654bdc2b2896df79 inherit pub_methods_classvectorcache"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mmu__cache.html#ga767c9db60aabe5f8654bdc2b2896df79">dbg_out</a> (unsigned <a class="el" href="classint.html">int</a> line)</td></tr>
<tr class="memdesc:ga767c9db60aabe5f8654bdc2b2896df79 inherit pub_methods_classvectorcache"><td class="mdescLeft">&#160;</td><td class="mdescRight">Display of cache lines for debug.  <a href="group__mmu__cache.html#ga767c9db60aabe5f8654bdc2b2896df79">More...</a><br/></td></tr>
<tr class="separator:ga767c9db60aabe5f8654bdc2b2896df79 inherit pub_methods_classvectorcache"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac204dd01912d9513c1f1bcfa0b481325 inherit pub_methods_classvectorcache"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mmu__cache.html#gac204dd01912d9513c1f1bcfa0b481325">clkcng</a> (sc_core::sc_time &amp;clk)</td></tr>
<tr class="memdesc:gac204dd01912d9513c1f1bcfa0b481325 inherit pub_methods_classvectorcache"><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper functions for definition of clock cycle.  <a href="group__mmu__cache.html#gac204dd01912d9513c1f1bcfa0b481325">More...</a><br/></td></tr>
<tr class="separator:gac204dd01912d9513c1f1bcfa0b481325 inherit pub_methods_classvectorcache"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2105e789f3557faec18d31d3c35666a0 inherit pub_methods_classvectorcache"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mmu__cache.html#ga2105e789f3557faec18d31d3c35666a0">end_of_simulation</a> ()</td></tr>
<tr class="memdesc:ga2105e789f3557faec18d31d3c35666a0 inherit pub_methods_classvectorcache"><td class="mdescLeft">&#160;</td><td class="mdescRight"><hr/>
  <a href="group__mmu__cache.html#ga2105e789f3557faec18d31d3c35666a0">More...</a><br/></td></tr>
<tr class="separator:ga2105e789f3557faec18d31d3c35666a0 inherit pub_methods_classvectorcache"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_methods_classcache__if"><td colspan="2" onclick="javascript:toggleInherit('pub_methods_classcache__if')"><img src="closed.png" alt="-"/>&#160;Public Member Functions inherited from <a class="el" href="classcache__if.html">cache_if</a></td></tr>
<tr class="memitem:a0624baaefda88a208950c61915fb4c9c inherit pub_methods_classcache__if"><td class="memItemLeft" align="right" valign="top">virtual&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classcache__if.html#a0624baaefda88a208950c61915fb4c9c">~cache_if</a> ()</td></tr>
<tr class="separator:a0624baaefda88a208950c61915fb4c9c inherit pub_methods_classcache__if"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_methods_classmem__if"><td colspan="2" onclick="javascript:toggleInherit('pub_methods_classmem__if')"><img src="closed.png" alt="-"/>&#160;Public Member Functions inherited from <a class="el" href="classmem__if.html">mem_if</a></td></tr>
<tr class="memitem:a74af0f15112f99bc67a2fec001fd3f3e inherit pub_methods_classmem__if"><td class="memItemLeft" align="right" valign="top">virtual&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classmem__if.html#a74af0f15112f99bc67a2fec001fd3f3e">~mem_if</a> ()</td></tr>
<tr class="separator:a74af0f15112f99bc67a2fec001fd3f3e inherit pub_methods_classmem__if"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:a306d6dc8da7fac235415e9cb38fd9520"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classsr__param.html">sr_param</a>&lt; <a class="el" href="classdouble.html">double</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classivectorcache.html#a306d6dc8da7fac235415e9cb38fd9520">sta_power_norm</a></td></tr>
<tr class="memdesc:a306d6dc8da7fac235415e9cb38fd9520"><td class="mdescLeft">&#160;</td><td class="mdescRight">Normalized static power input for logic.  <a href="#a306d6dc8da7fac235415e9cb38fd9520">More...</a><br/></td></tr>
<tr class="separator:a306d6dc8da7fac235415e9cb38fd9520"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac12dc38667cc992608a424ffc4137d87"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classsr__param.html">sr_param</a>&lt; <a class="el" href="classdouble.html">double</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classivectorcache.html#ac12dc38667cc992608a424ffc4137d87">int_power_norm</a></td></tr>
<tr class="memdesc:ac12dc38667cc992608a424ffc4137d87"><td class="mdescLeft">&#160;</td><td class="mdescRight">Normalized internal power input for logic (activation independent)  <a href="#ac12dc38667cc992608a424ffc4137d87">More...</a><br/></td></tr>
<tr class="separator:ac12dc38667cc992608a424ffc4137d87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83224fdaf8b0f4af4957773dbec92670"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classsr__param.html">sr_param</a>&lt; <a class="el" href="classdouble.html">double</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classivectorcache.html#a83224fdaf8b0f4af4957773dbec92670">sta_itag_power_norm</a></td></tr>
<tr class="memdesc:a83224fdaf8b0f4af4957773dbec92670"><td class="mdescLeft">&#160;</td><td class="mdescRight">Normalized static power input for itag ram (dp)  <a href="#a83224fdaf8b0f4af4957773dbec92670">More...</a><br/></td></tr>
<tr class="separator:a83224fdaf8b0f4af4957773dbec92670"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10dbb8b6a43c7fc40bc83d1f8771d52a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classsr__param.html">sr_param</a>&lt; <a class="el" href="classdouble.html">double</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classivectorcache.html#a10dbb8b6a43c7fc40bc83d1f8771d52a">sta_idata_power_norm</a></td></tr>
<tr class="memdesc:a10dbb8b6a43c7fc40bc83d1f8771d52a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Normalized static power input for idata ram (sp)  <a href="#a10dbb8b6a43c7fc40bc83d1f8771d52a">More...</a><br/></td></tr>
<tr class="separator:a10dbb8b6a43c7fc40bc83d1f8771d52a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc57b0a9bbe06768b4c15704eb047cdf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classsr__param.html">sr_param</a>&lt; <a class="el" href="classdouble.html">double</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classivectorcache.html#acc57b0a9bbe06768b4c15704eb047cdf">int_itag_power_norm</a></td></tr>
<tr class="memdesc:acc57b0a9bbe06768b4c15704eb047cdf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Normalized internal power input for itag ram (dp)  <a href="#acc57b0a9bbe06768b4c15704eb047cdf">More...</a><br/></td></tr>
<tr class="separator:acc57b0a9bbe06768b4c15704eb047cdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab35e1e0e5ea09f93afed8ef8c4dd0fb9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classsr__param.html">sr_param</a>&lt; <a class="el" href="classdouble.html">double</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classivectorcache.html#ab35e1e0e5ea09f93afed8ef8c4dd0fb9">int_idata_power_norm</a></td></tr>
<tr class="memdesc:ab35e1e0e5ea09f93afed8ef8c4dd0fb9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Normalized internal power input for idata ram (sp)  <a href="#ab35e1e0e5ea09f93afed8ef8c4dd0fb9">More...</a><br/></td></tr>
<tr class="separator:ab35e1e0e5ea09f93afed8ef8c4dd0fb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3fe0f1b0f348e15691e4ba8af886827"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classsr__param.html">sr_param</a>&lt; <a class="el" href="classdouble.html">double</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classivectorcache.html#af3fe0f1b0f348e15691e4ba8af886827">dyn_itag_read_energy_norm</a></td></tr>
<tr class="memdesc:af3fe0f1b0f348e15691e4ba8af886827"><td class="mdescLeft">&#160;</td><td class="mdescRight">Normalized read access energy for itag ram (dp)  <a href="#af3fe0f1b0f348e15691e4ba8af886827">More...</a><br/></td></tr>
<tr class="separator:af3fe0f1b0f348e15691e4ba8af886827"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5b636bbdd7d162cd3e65aa6a0dc2e6d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classsr__param.html">sr_param</a>&lt; <a class="el" href="classdouble.html">double</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classivectorcache.html#aa5b636bbdd7d162cd3e65aa6a0dc2e6d">dyn_itag_write_energy_norm</a></td></tr>
<tr class="memdesc:aa5b636bbdd7d162cd3e65aa6a0dc2e6d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Normalized write access energy for itag ram (dp)  <a href="#aa5b636bbdd7d162cd3e65aa6a0dc2e6d">More...</a><br/></td></tr>
<tr class="separator:aa5b636bbdd7d162cd3e65aa6a0dc2e6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2eafae0ec815dcddbbeefc15a730ab90"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classsr__param.html">sr_param</a>&lt; <a class="el" href="classdouble.html">double</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classivectorcache.html#a2eafae0ec815dcddbbeefc15a730ab90">dyn_idata_read_energy_norm</a></td></tr>
<tr class="memdesc:a2eafae0ec815dcddbbeefc15a730ab90"><td class="mdescLeft">&#160;</td><td class="mdescRight">Normalized read access energy for idata ram (sp)  <a href="#a2eafae0ec815dcddbbeefc15a730ab90">More...</a><br/></td></tr>
<tr class="separator:a2eafae0ec815dcddbbeefc15a730ab90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add4cc3c13e47db25fc1b2aaa650108d0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classsr__param.html">sr_param</a>&lt; <a class="el" href="classdouble.html">double</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classivectorcache.html#add4cc3c13e47db25fc1b2aaa650108d0">dyn_idata_write_energy_norm</a></td></tr>
<tr class="memdesc:add4cc3c13e47db25fc1b2aaa650108d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Normalized write access energy for idata ram (sp)  <a href="#add4cc3c13e47db25fc1b2aaa650108d0">More...</a><br/></td></tr>
<tr class="separator:add4cc3c13e47db25fc1b2aaa650108d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac2de8bb51be612a7d9c69f7ebffe5d8"><td class="memItemLeft" align="right" valign="top">gs::gs_param_array&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classivectorcache.html#aac2de8bb51be612a7d9c69f7ebffe5d8">power</a></td></tr>
<tr class="memdesc:aac2de8bb51be612a7d9c69f7ebffe5d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Parameter array for power output (dcache controller)  <a href="#aac2de8bb51be612a7d9c69f7ebffe5d8">More...</a><br/></td></tr>
<tr class="separator:aac2de8bb51be612a7d9c69f7ebffe5d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a781e11d0bb51f6a35b8cce7a484b05b3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classsr__param.html">sr_param</a>&lt; <a class="el" href="classdouble.html">double</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classivectorcache.html#a781e11d0bb51f6a35b8cce7a484b05b3">sta_power</a></td></tr>
<tr class="memdesc:a781e11d0bb51f6a35b8cce7a484b05b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Static power of module.  <a href="#a781e11d0bb51f6a35b8cce7a484b05b3">More...</a><br/></td></tr>
<tr class="separator:a781e11d0bb51f6a35b8cce7a484b05b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc0e7052c49e4eb0b934bea1efce02a3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classsr__param.html">sr_param</a>&lt; <a class="el" href="classdouble.html">double</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classivectorcache.html#adc0e7052c49e4eb0b934bea1efce02a3">int_power</a></td></tr>
<tr class="memdesc:adc0e7052c49e4eb0b934bea1efce02a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Internal dynamic power (activation independent)  <a href="#adc0e7052c49e4eb0b934bea1efce02a3">More...</a><br/></td></tr>
<tr class="separator:adc0e7052c49e4eb0b934bea1efce02a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a227b2da79b747a61d3e4e03bb5e78356"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classsr__param.html">sr_param</a>&lt; <a class="el" href="classdouble.html">double</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classivectorcache.html#a227b2da79b747a61d3e4e03bb5e78356">swi_power</a></td></tr>
<tr class="memdesc:a227b2da79b747a61d3e4e03bb5e78356"><td class="mdescLeft">&#160;</td><td class="mdescRight">Switching power.  <a href="#a227b2da79b747a61d3e4e03bb5e78356">More...</a><br/></td></tr>
<tr class="separator:a227b2da79b747a61d3e4e03bb5e78356"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7037d3fbceeb265f748c5a15aaf0d7e6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classsr__param.html">sr_param</a>&lt; sc_core::sc_time &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classivectorcache.html#a7037d3fbceeb265f748c5a15aaf0d7e6">power_frame_starting_time</a></td></tr>
<tr class="memdesc:a7037d3fbceeb265f748c5a15aaf0d7e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Power frame starting time.  <a href="#a7037d3fbceeb265f748c5a15aaf0d7e6">More...</a><br/></td></tr>
<tr class="separator:a7037d3fbceeb265f748c5a15aaf0d7e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a405d1f5e96722abf40661176c3654831"><td class="memItemLeft" align="right" valign="top">gs::gs_param_array&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classivectorcache.html#a405d1f5e96722abf40661176c3654831">itag</a></td></tr>
<tr class="memdesc:a405d1f5e96722abf40661176c3654831"><td class="mdescLeft">&#160;</td><td class="mdescRight">Parameter array for power output of itag ram.  <a href="#a405d1f5e96722abf40661176c3654831">More...</a><br/></td></tr>
<tr class="separator:a405d1f5e96722abf40661176c3654831"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ab5653a5d40c746fa4a04acb2e674f3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classsr__param.html">sr_param</a>&lt; <a class="el" href="classdouble.html">double</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classivectorcache.html#a2ab5653a5d40c746fa4a04acb2e674f3">dyn_tag_read_energy</a></td></tr>
<tr class="memdesc:a2ab5653a5d40c746fa4a04acb2e674f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Dynamic energy per itag read access.  <a href="#a2ab5653a5d40c746fa4a04acb2e674f3">More...</a><br/></td></tr>
<tr class="separator:a2ab5653a5d40c746fa4a04acb2e674f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:affc1beb543f6c20607efe1b8b9d73c6c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classsr__param.html">sr_param</a>&lt; <a class="el" href="classdouble.html">double</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classivectorcache.html#affc1beb543f6c20607efe1b8b9d73c6c">dyn_tag_write_energy</a></td></tr>
<tr class="memdesc:affc1beb543f6c20607efe1b8b9d73c6c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Dynamic energy per itag write access.  <a href="#affc1beb543f6c20607efe1b8b9d73c6c">More...</a><br/></td></tr>
<tr class="separator:affc1beb543f6c20607efe1b8b9d73c6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4a18e868c770683d9ef5af4139e9722"><td class="memItemLeft" align="right" valign="top">gs::gs_param_array&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classivectorcache.html#ae4a18e868c770683d9ef5af4139e9722">idata</a></td></tr>
<tr class="memdesc:ae4a18e868c770683d9ef5af4139e9722"><td class="mdescLeft">&#160;</td><td class="mdescRight">Parameter array for power output of idata ram.  <a href="#ae4a18e868c770683d9ef5af4139e9722">More...</a><br/></td></tr>
<tr class="separator:ae4a18e868c770683d9ef5af4139e9722"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1137ed157f6fd3f60c008f2998a70a82"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classsr__param.html">sr_param</a>&lt; <a class="el" href="classdouble.html">double</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classivectorcache.html#a1137ed157f6fd3f60c008f2998a70a82">dyn_data_read_energy</a></td></tr>
<tr class="memdesc:a1137ed157f6fd3f60c008f2998a70a82"><td class="mdescLeft">&#160;</td><td class="mdescRight">Dynamic energy per idata read access.  <a href="#a1137ed157f6fd3f60c008f2998a70a82">More...</a><br/></td></tr>
<tr class="separator:a1137ed157f6fd3f60c008f2998a70a82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a6da166b0709eeb5c72e28eb909a8c8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classsr__param.html">sr_param</a>&lt; <a class="el" href="classdouble.html">double</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classivectorcache.html#a3a6da166b0709eeb5c72e28eb909a8c8">dyn_data_write_energy</a></td></tr>
<tr class="memdesc:a3a6da166b0709eeb5c72e28eb909a8c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Dynamic energy per idata write access.  <a href="#a3a6da166b0709eeb5c72e28eb909a8c8">More...</a><br/></td></tr>
<tr class="separator:a3a6da166b0709eeb5c72e28eb909a8c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="inherited"></a>
Additional Inherited Members</h2></td></tr>
<tr class="inherit_header pub_types_classcache__if"><td colspan="2" onclick="javascript:toggleInherit('pub_types_classcache__if')"><img src="closed.png" alt="-"/>&#160;Public Types inherited from <a class="el" href="classcache__if.html">cache_if</a></td></tr>
<tr class="memitem:aaa8830f3d207302d389247b52ae86a9b inherit pub_types_classcache__if"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classcache__if.html#aaa8830f3d207302d389247b52ae86a9b">t_cache_type</a> { <a class="el" href="classcache__if.html#aaa8830f3d207302d389247b52ae86a9ba59ead0bfe6f1ac02e85f7b60ff1fc8c6">icache</a>, 
<a class="el" href="classcache__if.html#aaa8830f3d207302d389247b52ae86a9ba69df753f1a3b963f985ae19ad4613739">dcache</a>, 
<a class="el" href="classcache__if.html#aaa8830f3d207302d389247b52ae86a9ba278032493123d7f1d552cfe957965f5b">nocache</a>
 }</td></tr>
<tr class="memdesc:aaa8830f3d207302d389247b52ae86a9b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data type describing type of cache implementing this interface.  <a href="classcache__if.html#aaa8830f3d207302d389247b52ae86a9b">More...</a><br/></td></tr>
<tr class="separator:aaa8830f3d207302d389247b52ae86a9b inherit pub_types_classcache__if"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pro_methods_classvectorcache"><td colspan="2" onclick="javascript:toggleInherit('pro_methods_classvectorcache')"><img src="closed.png" alt="-"/>&#160;Protected Member Functions inherited from <a class="el" href="classvectorcache.html">vectorcache</a></td></tr>
<tr class="memitem:a8e9512157d817a5e027abca1a6a02332 inherit pro_methods_classvectorcache"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classvectorcache.html#a8e9512157d817a5e027abca1a6a02332">get_tag</a> (unsigned address)</td></tr>
<tr class="memdesc:a8e9512157d817a5e027abca1a6a02332 inherit pro_methods_classvectorcache"><td class="mdescLeft">&#160;</td><td class="mdescRight">Address parsing one-liners.  <a href="#a8e9512157d817a5e027abca1a6a02332">More...</a><br/></td></tr>
<tr class="separator:a8e9512157d817a5e027abca1a6a02332 inherit pro_methods_classvectorcache"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f8408c83f6d5d40e668a563aa488491 inherit pro_methods_classvectorcache"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classvectorcache.html#a0f8408c83f6d5d40e668a563aa488491">get_idx</a> (unsigned address)</td></tr>
<tr class="separator:a0f8408c83f6d5d40e668a563aa488491 inherit pro_methods_classvectorcache"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af89554cdbd5690a2e74f1ba6328ad519 inherit pro_methods_classvectorcache"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classvectorcache.html#af89554cdbd5690a2e74f1ba6328ad519">get_offset</a> (unsigned address)</td></tr>
<tr class="separator:af89554cdbd5690a2e74f1ba6328ad519 inherit pro_methods_classvectorcache"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad265ee3e3546004a763001bc351246ad inherit pro_methods_classvectorcache"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classvectorcache.html#ad265ee3e3546004a763001bc351246ad">get_address</a> (unsigned tag, unsigned idx, unsigned <a class="el" href="io__less_2engine_8c.html#ac289c24a4e248d19df57ec46beafa14e">offset</a>)</td></tr>
<tr class="separator:ad265ee3e3546004a763001bc351246ad inherit pro_methods_classvectorcache"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78e27913668aee0364241d782f754461 inherit pro_methods_classvectorcache"><td class="memItemLeft" align="right" valign="top">unsigned <a class="el" href="classint.html">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mmu__cache.html#ga78e27913668aee0364241d782f754461">offset2valid</a> (unsigned <a class="el" href="classint.html">int</a> <a class="el" href="io__less_2engine_8c.html#ac289c24a4e248d19df57ec46beafa14e">offset</a>, unsigned <a class="el" href="classint.html">int</a> len=4)</td></tr>
<tr class="memdesc:ga78e27913668aee0364241d782f754461 inherit pro_methods_classvectorcache"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transforms a cache-line offset into a valid mask.  <a href="group__mmu__cache.html#ga78e27913668aee0364241d782f754461">More...</a><br/></td></tr>
<tr class="separator:ga78e27913668aee0364241d782f754461 inherit pro_methods_classvectorcache"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5d1da7900fb9bffb9da6f1034cc6a50 inherit pro_methods_classvectorcache"><td class="memItemLeft" align="right" valign="top">unsigned <a class="el" href="classint.html">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mmu__cache.html#gaf5d1da7900fb9bffb9da6f1034cc6a50">replacement_selector</a> (unsigned <a class="el" href="classint.html">int</a> idx, unsigned <a class="el" href="classint.html">int</a> mode)</td></tr>
<tr class="memdesc:gaf5d1da7900fb9bffb9da6f1034cc6a50 inherit pro_methods_classvectorcache"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns number of the way to be refilled - depending on replacement strategy.  <a href="group__mmu__cache.html#gaf5d1da7900fb9bffb9da6f1034cc6a50">More...</a><br/></td></tr>
<tr class="separator:gaf5d1da7900fb9bffb9da6f1034cc6a50 inherit pro_methods_classvectorcache"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea849da687b231662e87071d1243b43a inherit pro_methods_classvectorcache"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mmu__cache.html#gaea849da687b231662e87071d1243b43a">lru_update</a> (unsigned <a class="el" href="classint.html">int</a> idx, unsigned <a class="el" href="classint.html">int</a> set_select)</td></tr>
<tr class="memdesc:gaea849da687b231662e87071d1243b43a inherit pro_methods_classvectorcache"><td class="mdescLeft">&#160;</td><td class="mdescRight">Updates the lru counters for every cache hit.  <a href="group__mmu__cache.html#gaea849da687b231662e87071d1243b43a">More...</a><br/></td></tr>
<tr class="separator:gaea849da687b231662e87071d1243b43a inherit pro_methods_classvectorcache"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e8f7c21bebbc24e9fe386e3d5adaaaa inherit pro_methods_classvectorcache"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mmu__cache.html#ga5e8f7c21bebbc24e9fe386e3d5adaaaa">lrr_update</a> (unsigned <a class="el" href="classint.html">int</a> idx, unsigned <a class="el" href="classint.html">int</a> set_select)</td></tr>
<tr class="memdesc:ga5e8f7c21bebbc24e9fe386e3d5adaaaa inherit pro_methods_classvectorcache"><td class="mdescLeft">&#160;</td><td class="mdescRight">Updates the lrr bits for every line replacement.  <a href="group__mmu__cache.html#ga5e8f7c21bebbc24e9fe386e3d5adaaaa">More...</a><br/></td></tr>
<tr class="separator:ga5e8f7c21bebbc24e9fe386e3d5adaaaa inherit pro_methods_classvectorcache"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a827b3080bda9e542b473d95b693e3129 inherit pro_methods_classvectorcache"><td class="memItemLeft" align="right" valign="top">std::vector&lt; <a class="el" href="structt__cache__line.html">t_cache_line</a> &gt;<br class="typebreak"/>
::iterator&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classvectorcache.html#a827b3080bda9e542b473d95b693e3129">lookup_line</a> (unsigned idx, unsigned way)</td></tr>
<tr class="separator:a827b3080bda9e542b473d95b693e3129 inherit pro_methods_classvectorcache"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf430f1c647316bafa1a64b364fe6e985 inherit pro_methods_classvectorcache"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classint.html">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mmu__cache.html#gaf430f1c647316bafa1a64b364fe6e985">locate_line</a> (unsigned <a class="el" href="pocsag_8c.html#a2c212835823e3c54a8ab6d95c652660e">const</a> tag, unsigned <a class="el" href="pocsag_8c.html#a2c212835823e3c54a8ab6d95c652660e">const</a> idx, unsigned <a class="el" href="pocsag_8c.html#a2c212835823e3c54a8ab6d95c652660e">const</a> <a class="el" href="io__less_2engine_8c.html#ac289c24a4e248d19df57ec46beafa14e">offset</a>, unsigned <a class="el" href="pocsag_8c.html#a2c212835823e3c54a8ab6d95c652660e">const</a> len, sc_core::sc_time *delay)</td></tr>
<tr class="memdesc:gaf430f1c647316bafa1a64b364fe6e985 inherit pro_methods_classvectorcache"><td class="mdescLeft">&#160;</td><td class="mdescRight"><hr/>
  <a href="group__mmu__cache.html#gaf430f1c647316bafa1a64b364fe6e985">More...</a><br/></td></tr>
<tr class="separator:gaf430f1c647316bafa1a64b364fe6e985 inherit pro_methods_classvectorcache"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga727ac9a431272da96395887a1aefa4c1 inherit pro_methods_classvectorcache"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classint.html">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mmu__cache.html#ga727ac9a431272da96395887a1aefa4c1">update_line</a> (unsigned <a class="el" href="pocsag_8c.html#a2c212835823e3c54a8ab6d95c652660e">const</a> tag, unsigned <a class="el" href="pocsag_8c.html#a2c212835823e3c54a8ab6d95c652660e">const</a> idx, unsigned <a class="el" href="pocsag_8c.html#a2c212835823e3c54a8ab6d95c652660e">const</a> <a class="el" href="io__less_2engine_8c.html#ac289c24a4e248d19df57ec46beafa14e">offset</a>, unsigned <a class="el" href="pocsag_8c.html#a2c212835823e3c54a8ab6d95c652660e">const</a> way, unsigned <a class="el" href="pocsag_8c.html#a2c212835823e3c54a8ab6d95c652660e">const</a> len, unsigned <a class="el" href="classchar.html">char</a> *<a class="el" href="pocsag_8c.html#a2c212835823e3c54a8ab6d95c652660e">const</a> data, sc_core::sc_time *delay, unsigned *debug, <a class="el" href="classbool.html">bool</a> &amp;cacheable, <a class="el" href="classbool.html">bool</a> is_dbg)</td></tr>
<tr class="memdesc:ga727ac9a431272da96395887a1aefa4c1 inherit pro_methods_classvectorcache"><td class="mdescLeft">&#160;</td><td class="mdescRight"><hr/>
  <a href="group__mmu__cache.html#ga727ac9a431272da96395887a1aefa4c1">More...</a><br/></td></tr>
<tr class="separator:ga727ac9a431272da96395887a1aefa4c1 inherit pro_methods_classvectorcache"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84dd4eb9aed37d5a3e5e1727a9e28e6d inherit pro_methods_classvectorcache"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classint.html">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mmu__cache.html#ga84dd4eb9aed37d5a3e5e1727a9e28e6d">allocate_line</a> (unsigned <a class="el" href="pocsag_8c.html#a2c212835823e3c54a8ab6d95c652660e">const</a> tag, unsigned <a class="el" href="pocsag_8c.html#a2c212835823e3c54a8ab6d95c652660e">const</a> idx, unsigned <a class="el" href="pocsag_8c.html#a2c212835823e3c54a8ab6d95c652660e">const</a> <a class="el" href="io__less_2engine_8c.html#ac289c24a4e248d19df57ec46beafa14e">offset</a>, unsigned <a class="el" href="pocsag_8c.html#a2c212835823e3c54a8ab6d95c652660e">const</a> len, unsigned <a class="el" href="classchar.html">char</a> *<a class="el" href="pocsag_8c.html#a2c212835823e3c54a8ab6d95c652660e">const</a> data, sc_core::sc_time *delay, unsigned *debug, <a class="el" href="classbool.html">bool</a> &amp;cacheable, <a class="el" href="classbool.html">bool</a> is_dbg)</td></tr>
<tr class="memdesc:ga84dd4eb9aed37d5a3e5e1727a9e28e6d inherit pro_methods_classvectorcache"><td class="mdescLeft">&#160;</td><td class="mdescRight"><hr/>
  <a href="group__mmu__cache.html#ga84dd4eb9aed37d5a3e5e1727a9e28e6d">More...</a><br/></td></tr>
<tr class="separator:ga84dd4eb9aed37d5a3e5e1727a9e28e6d inherit pro_methods_classvectorcache"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26ec425094d815ec15091fc08aab923b inherit pro_methods_classvectorcache"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mmu__cache.html#ga26ec425094d815ec15091fc08aab923b">vectorcache</a> (<a class="el" href="group__common.html#ga93334c42d2c8963eba8961af0921a75a">ModuleName</a> name, <a class="el" href="classmmu__cache__if.html">mmu_cache_if</a> *_mmu_cache, <a class="el" href="classmem__if.html">mem_if</a> *_tlb_adaptor, unsigned <a class="el" href="classint.html">int</a> mmu_en, unsigned <a class="el" href="classint.html">int</a> burst_en, <a class="el" href="classbool.html">bool</a> new_linefetch_en, unsigned <a class="el" href="classint.html">int</a> sets, unsigned <a class="el" href="classint.html">int</a> setsize, unsigned <a class="el" href="classint.html">int</a> setlock, unsigned <a class="el" href="classint.html">int</a> linesize, unsigned <a class="el" href="classint.html">int</a> repl, unsigned <a class="el" href="classint.html">int</a> lram, unsigned <a class="el" href="classint.html">int</a> lramstart, unsigned <a class="el" href="classint.html">int</a> lramsize, <a class="el" href="classbool.html">bool</a> pow_mon)</td></tr>
<tr class="memdesc:ga26ec425094d815ec15091fc08aab923b inherit pro_methods_classvectorcache"><td class="mdescLeft">&#160;</td><td class="mdescRight">Constructor of data cache.  <a href="group__mmu__cache.html#ga26ec425094d815ec15091fc08aab923b">More...</a><br/></td></tr>
<tr class="separator:ga26ec425094d815ec15091fc08aab923b inherit pro_methods_classvectorcache"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ef055416f32a1a29ff8b044d44b341b inherit pro_methods_classvectorcache"><td class="memItemLeft" align="right" valign="top">virtual&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mmu__cache.html#ga0ef055416f32a1a29ff8b044d44b341b">~vectorcache</a> ()</td></tr>
<tr class="memdesc:ga0ef055416f32a1a29ff8b044d44b341b inherit pro_methods_classvectorcache"><td class="mdescLeft">&#160;</td><td class="mdescRight"><blockquote class="doxtable">
<p>Enables power monitoring </p>
</blockquote>
 <a href="group__mmu__cache.html#ga0ef055416f32a1a29ff8b044d44b341b">More...</a><br/></td></tr>
<tr class="separator:ga0ef055416f32a1a29ff8b044d44b341b inherit pro_methods_classvectorcache"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pro_attribs_classvectorcache"><td colspan="2" onclick="javascript:toggleInherit('pro_attribs_classvectorcache')"><img src="closed.png" alt="-"/>&#160;Protected Attributes inherited from <a class="el" href="classvectorcache.html">vectorcache</a></td></tr>
<tr class="memitem:a54e03135e11930ed6b10e6f371aaf0b7 inherit pro_attribs_classvectorcache"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmmu__cache__if.html">mmu_cache_if</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classvectorcache.html#a54e03135e11930ed6b10e6f371aaf0b7">m_mmu_cache</a></td></tr>
<tr class="memdesc:a54e03135e11930ed6b10e6f371aaf0b7 inherit pro_attribs_classvectorcache"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pointer to the class with the amba interface.  <a href="#a54e03135e11930ed6b10e6f371aaf0b7">More...</a><br/></td></tr>
<tr class="separator:a54e03135e11930ed6b10e6f371aaf0b7 inherit pro_attribs_classvectorcache"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a569d58626b5d45abd51f0c25b3dabcdb inherit pro_attribs_classvectorcache"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmem__if.html">mem_if</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classvectorcache.html#a569d58626b5d45abd51f0c25b3dabcdb">m_tlb_adaptor</a></td></tr>
<tr class="memdesc:a569d58626b5d45abd51f0c25b3dabcdb inherit pro_attribs_classvectorcache"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pointer to the class with the mmu interface.  <a href="#a569d58626b5d45abd51f0c25b3dabcdb">More...</a><br/></td></tr>
<tr class="separator:a569d58626b5d45abd51f0c25b3dabcdb inherit pro_attribs_classvectorcache"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33e6ff5fa739e67c7b2f92e4e597ed34 inherit pro_attribs_classvectorcache"><td class="memItemLeft" align="right" valign="top">unsigned <a class="el" href="classint.html">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classvectorcache.html#a33e6ff5fa739e67c7b2f92e4e597ed34">CACHE_CONFIG_REG</a></td></tr>
<tr class="separator:a33e6ff5fa739e67c7b2f92e4e597ed34 inherit pro_attribs_classvectorcache"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79a6163dcd7d57fc17eae89bce697145 inherit pro_attribs_classvectorcache"><td class="memItemLeft" align="right" valign="top">std::vector&lt; <a class="el" href="structt__cache__line.html">t_cache_line</a> &gt; *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classvectorcache.html#a79a6163dcd7d57fc17eae89bce697145">cache_mem</a></td></tr>
<tr class="memdesc:a79a6163dcd7d57fc17eae89bce697145 inherit pro_attribs_classvectorcache"><td class="mdescLeft">&#160;</td><td class="mdescRight">The actual cache memory.  <a href="#a79a6163dcd7d57fc17eae89bce697145">More...</a><br/></td></tr>
<tr class="separator:a79a6163dcd7d57fc17eae89bce697145 inherit pro_attribs_classvectorcache"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb86fbea0b127ae40434d3c646f61c65 inherit pro_attribs_classvectorcache"><td class="memItemLeft" align="right" valign="top">unsigned <a class="el" href="classint.html">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classvectorcache.html#abb86fbea0b127ae40434d3c646f61c65">m_burst_en</a></td></tr>
<tr class="memdesc:abb86fbea0b127ae40434d3c646f61c65 inherit pro_attribs_classvectorcache"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates whether the cache can be put in burst mode or not.  <a href="#abb86fbea0b127ae40434d3c646f61c65">More...</a><br/></td></tr>
<tr class="separator:abb86fbea0b127ae40434d3c646f61c65 inherit pro_attribs_classvectorcache"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16ce77a68767f38ae0d26dcb7e498dcc inherit pro_attribs_classvectorcache"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classvectorcache.html#a16ce77a68767f38ae0d26dcb7e498dcc">m_new_linefetch_en</a></td></tr>
<tr class="separator:a16ce77a68767f38ae0d26dcb7e498dcc inherit pro_attribs_classvectorcache"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6c60759803787093292a78b56021a23 inherit pro_attribs_classvectorcache"><td class="memItemLeft" align="right" valign="top">unsigned <a class="el" href="classint.html">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classvectorcache.html#aa6c60759803787093292a78b56021a23">m_pseudo_rand</a></td></tr>
<tr class="memdesc:aa6c60759803787093292a78b56021a23 inherit pro_attribs_classvectorcache"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pseudo-random pointer.  <a href="#aa6c60759803787093292a78b56021a23">More...</a><br/></td></tr>
<tr class="separator:aa6c60759803787093292a78b56021a23 inherit pro_attribs_classvectorcache"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54c5028c2f1a596cb00bd836df67a37d inherit pro_attribs_classvectorcache"><td class="memItemLeft" align="right" valign="top">unsigned <a class="el" href="classint.html">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classvectorcache.html#a54c5028c2f1a596cb00bd836df67a37d">m_sets</a></td></tr>
<tr class="memdesc:a54c5028c2f1a596cb00bd836df67a37d inherit pro_attribs_classvectorcache"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of cache ways (000: direct mapped, 001: 2x, 010: 3x, 011: 4x)  <a href="#a54c5028c2f1a596cb00bd836df67a37d">More...</a><br/></td></tr>
<tr class="separator:a54c5028c2f1a596cb00bd836df67a37d inherit pro_attribs_classvectorcache"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9bd4fcc19ad48eccc46df68a015ef1c5 inherit pro_attribs_classvectorcache"><td class="memItemLeft" align="right" valign="top">unsigned <a class="el" href="classint.html">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classvectorcache.html#a9bd4fcc19ad48eccc46df68a015ef1c5">m_setsize</a></td></tr>
<tr class="memdesc:a9bd4fcc19ad48eccc46df68a015ef1c5 inherit pro_attribs_classvectorcache"><td class="mdescLeft">&#160;</td><td class="mdescRight">Size of cache way in kB = 2^m_waysize.  <a href="#a9bd4fcc19ad48eccc46df68a015ef1c5">More...</a><br/></td></tr>
<tr class="separator:a9bd4fcc19ad48eccc46df68a015ef1c5 inherit pro_attribs_classvectorcache"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f1ce09262d8c57d12848040ed8e933d inherit pro_attribs_classvectorcache"><td class="memItemLeft" align="right" valign="top">unsigned <a class="el" href="classint.html">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classvectorcache.html#a3f1ce09262d8c57d12848040ed8e933d">m_setlock</a></td></tr>
<tr class="memdesc:a3f1ce09262d8c57d12848040ed8e933d inherit pro_attribs_classvectorcache"><td class="mdescLeft">&#160;</td><td class="mdescRight">Cache line locking.  <a href="#a3f1ce09262d8c57d12848040ed8e933d">More...</a><br/></td></tr>
<tr class="separator:a3f1ce09262d8c57d12848040ed8e933d inherit pro_attribs_classvectorcache"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb8c0607493a702f68d149dcab664783 inherit pro_attribs_classvectorcache"><td class="memItemLeft" align="right" valign="top">unsigned <a class="el" href="classint.html">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classvectorcache.html#adb8c0607493a702f68d149dcab664783">m_linesize</a></td></tr>
<tr class="memdesc:adb8c0607493a702f68d149dcab664783 inherit pro_attribs_classvectorcache"><td class="mdescLeft">&#160;</td><td class="mdescRight">Size of cache line in words = 2^m_linesize.  <a href="#adb8c0607493a702f68d149dcab664783">More...</a><br/></td></tr>
<tr class="separator:adb8c0607493a702f68d149dcab664783 inherit pro_attribs_classvectorcache"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1865f0857387a5c41d8329beb41155d inherit pro_attribs_classvectorcache"><td class="memItemLeft" align="right" valign="top">unsigned <a class="el" href="classint.html">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classvectorcache.html#aa1865f0857387a5c41d8329beb41155d">m_wordsperline</a></td></tr>
<tr class="memdesc:aa1865f0857387a5c41d8329beb41155d inherit pro_attribs_classvectorcache"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of words per cache line.  <a href="#aa1865f0857387a5c41d8329beb41155d">More...</a><br/></td></tr>
<tr class="separator:aa1865f0857387a5c41d8329beb41155d inherit pro_attribs_classvectorcache"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae158ef59596864015283f864fdf9e056 inherit pro_attribs_classvectorcache"><td class="memItemLeft" align="right" valign="top">unsigned <a class="el" href="classint.html">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classvectorcache.html#ae158ef59596864015283f864fdf9e056">m_bytesperline</a></td></tr>
<tr class="memdesc:ae158ef59596864015283f864fdf9e056 inherit pro_attribs_classvectorcache"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of bytes per cache line.  <a href="#ae158ef59596864015283f864fdf9e056">More...</a><br/></td></tr>
<tr class="separator:ae158ef59596864015283f864fdf9e056 inherit pro_attribs_classvectorcache"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa412a6b60920ae981ba7eed393111378 inherit pro_attribs_classvectorcache"><td class="memItemLeft" align="right" valign="top">unsigned <a class="el" href="classint.html">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classvectorcache.html#aa412a6b60920ae981ba7eed393111378">m_offset_bits</a></td></tr>
<tr class="memdesc:aa412a6b60920ae981ba7eed393111378 inherit pro_attribs_classvectorcache"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of bits for addressing the line offset.  <a href="#aa412a6b60920ae981ba7eed393111378">More...</a><br/></td></tr>
<tr class="separator:aa412a6b60920ae981ba7eed393111378 inherit pro_attribs_classvectorcache"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aadbe7e88cf6c08a03ab23d6421743ddd inherit pro_attribs_classvectorcache"><td class="memItemLeft" align="right" valign="top">unsigned <a class="el" href="classint.html">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classvectorcache.html#aadbe7e88cf6c08a03ab23d6421743ddd">m_number_of_vectors</a></td></tr>
<tr class="memdesc:aadbe7e88cf6c08a03ab23d6421743ddd inherit pro_attribs_classvectorcache"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of lines in the cache.  <a href="#aadbe7e88cf6c08a03ab23d6421743ddd">More...</a><br/></td></tr>
<tr class="separator:aadbe7e88cf6c08a03ab23d6421743ddd inherit pro_attribs_classvectorcache"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62c140c25288241276655f3d50513999 inherit pro_attribs_classvectorcache"><td class="memItemLeft" align="right" valign="top">unsigned <a class="el" href="classint.html">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classvectorcache.html#a62c140c25288241276655f3d50513999">m_idx_bits</a></td></tr>
<tr class="memdesc:a62c140c25288241276655f3d50513999 inherit pro_attribs_classvectorcache"><td class="mdescLeft">&#160;</td><td class="mdescRight">Address bits used for index.  <a href="#a62c140c25288241276655f3d50513999">More...</a><br/></td></tr>
<tr class="separator:a62c140c25288241276655f3d50513999 inherit pro_attribs_classvectorcache"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0907fcda8cb5bd670aacdadadea041e inherit pro_attribs_classvectorcache"><td class="memItemLeft" align="right" valign="top">unsigned <a class="el" href="classint.html">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classvectorcache.html#af0907fcda8cb5bd670aacdadadea041e">m_tag_bits</a></td></tr>
<tr class="memdesc:af0907fcda8cb5bd670aacdadadea041e inherit pro_attribs_classvectorcache"><td class="mdescLeft">&#160;</td><td class="mdescRight">Address bits used for tag.  <a href="#af0907fcda8cb5bd670aacdadadea041e">More...</a><br/></td></tr>
<tr class="separator:af0907fcda8cb5bd670aacdadadea041e inherit pro_attribs_classvectorcache"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a070dd96e22ae5fb51c186fe4da57a1ff inherit pro_attribs_classvectorcache"><td class="memItemLeft" align="right" valign="top">unsigned <a class="el" href="classint.html">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classvectorcache.html#a070dd96e22ae5fb51c186fe4da57a1ff">m_repl</a></td></tr>
<tr class="memdesc:a070dd96e22ae5fb51c186fe4da57a1ff inherit pro_attribs_classvectorcache"><td class="mdescLeft">&#160;</td><td class="mdescRight">Replacement strategy.  <a href="#a070dd96e22ae5fb51c186fe4da57a1ff">More...</a><br/></td></tr>
<tr class="separator:a070dd96e22ae5fb51c186fe4da57a1ff inherit pro_attribs_classvectorcache"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b2b24cc58faebfe0f75a693290c47f2 inherit pro_attribs_classvectorcache"><td class="memItemLeft" align="right" valign="top">unsigned <a class="el" href="classint.html">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classvectorcache.html#a1b2b24cc58faebfe0f75a693290c47f2">m_mmu_en</a></td></tr>
<tr class="memdesc:a1b2b24cc58faebfe0f75a693290c47f2 inherit pro_attribs_classvectorcache"><td class="mdescLeft">&#160;</td><td class="mdescRight">MMU enabled.  <a href="#a1b2b24cc58faebfe0f75a693290c47f2">More...</a><br/></td></tr>
<tr class="separator:a1b2b24cc58faebfe0f75a693290c47f2 inherit pro_attribs_classvectorcache"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52b40c8167441cc0f5c84c98da23ee99 inherit pro_attribs_classvectorcache"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classint.html">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classvectorcache.html#a52b40c8167441cc0f5c84c98da23ee99">m_max_lru</a></td></tr>
<tr class="memdesc:a52b40c8167441cc0f5c84c98da23ee99 inherit pro_attribs_classvectorcache"><td class="mdescLeft">&#160;</td><td class="mdescRight">LRU counter maximum.  <a href="#a52b40c8167441cc0f5c84c98da23ee99">More...</a><br/></td></tr>
<tr class="separator:a52b40c8167441cc0f5c84c98da23ee99 inherit pro_attribs_classvectorcache"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a280cfe2a93c8478949f38ac5c6bda04d inherit pro_attribs_classvectorcache"><td class="memItemLeft" align="right" valign="top">unsigned <a class="el" href="classint.html">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classvectorcache.html#a280cfe2a93c8478949f38ac5c6bda04d">m_lram</a></td></tr>
<tr class="memdesc:a280cfe2a93c8478949f38ac5c6bda04d inherit pro_attribs_classvectorcache"><td class="mdescLeft">&#160;</td><td class="mdescRight">Local ram present.  <a href="#a280cfe2a93c8478949f38ac5c6bda04d">More...</a><br/></td></tr>
<tr class="separator:a280cfe2a93c8478949f38ac5c6bda04d inherit pro_attribs_classvectorcache"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7ffb17f3a0e40f39fe2299e8addf45e inherit pro_attribs_classvectorcache"><td class="memItemLeft" align="right" valign="top">unsigned <a class="el" href="classint.html">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classvectorcache.html#ae7ffb17f3a0e40f39fe2299e8addf45e">m_lramstart</a></td></tr>
<tr class="memdesc:ae7ffb17f3a0e40f39fe2299e8addf45e inherit pro_attribs_classvectorcache"><td class="mdescLeft">&#160;</td><td class="mdescRight">Start address of localram (8 MSBs)  <a href="#ae7ffb17f3a0e40f39fe2299e8addf45e">More...</a><br/></td></tr>
<tr class="separator:ae7ffb17f3a0e40f39fe2299e8addf45e inherit pro_attribs_classvectorcache"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0362430d35686c3c112b2c95935f7cf inherit pro_attribs_classvectorcache"><td class="memItemLeft" align="right" valign="top">unsigned <a class="el" href="classint.html">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classvectorcache.html#ae0362430d35686c3c112b2c95935f7cf">m_lramsize</a></td></tr>
<tr class="memdesc:ae0362430d35686c3c112b2c95935f7cf inherit pro_attribs_classvectorcache"><td class="mdescLeft">&#160;</td><td class="mdescRight">Size of localram.  <a href="#ae0362430d35686c3c112b2c95935f7cf">More...</a><br/></td></tr>
<tr class="separator:ae0362430d35686c3c112b2c95935f7cf inherit pro_attribs_classvectorcache"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28f00fc98722ff98204e6bb28aeba943 inherit pro_attribs_classvectorcache"><td class="memItemLeft" align="right" valign="top">gs::cnf::cnf_api *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classvectorcache.html#a28f00fc98722ff98204e6bb28aeba943">m_api</a></td></tr>
<tr class="memdesc:a28f00fc98722ff98204e6bb28aeba943 inherit pro_attribs_classvectorcache"><td class="mdescLeft">&#160;</td><td class="mdescRight">GreenControl API container.  <a href="#a28f00fc98722ff98204e6bb28aeba943">More...</a><br/></td></tr>
<tr class="separator:a28f00fc98722ff98204e6bb28aeba943 inherit pro_attribs_classvectorcache"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab196ab35e874f56e19a95757eff7a8aa inherit pro_attribs_classvectorcache"><td class="memItemLeft" align="right" valign="top">gs::gs_param_array&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classvectorcache.html#ab196ab35e874f56e19a95757eff7a8aa">m_performance_counters</a></td></tr>
<tr class="memdesc:ab196ab35e874f56e19a95757eff7a8aa inherit pro_attribs_classvectorcache"><td class="mdescLeft">&#160;</td><td class="mdescRight">Open a namespace for performance counting in the greencontrol realm.  <a href="#ab196ab35e874f56e19a95757eff7a8aa">More...</a><br/></td></tr>
<tr class="separator:ab196ab35e874f56e19a95757eff7a8aa inherit pro_attribs_classvectorcache"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16ea4176db6a783c374be191f63da9e7 inherit pro_attribs_classvectorcache"><td class="memItemLeft" align="right" valign="top">gs::gs_param&lt; unsigned long <br class="typebreak"/>
long * &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classvectorcache.html#a16ea4176db6a783c374be191f63da9e7">rhits</a></td></tr>
<tr class="memdesc:a16ea4176db6a783c374be191f63da9e7 inherit pro_attribs_classvectorcache"><td class="mdescLeft">&#160;</td><td class="mdescRight">Counter for read hits.  <a href="#a16ea4176db6a783c374be191f63da9e7">More...</a><br/></td></tr>
<tr class="separator:a16ea4176db6a783c374be191f63da9e7 inherit pro_attribs_classvectorcache"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8530446ac87f62cfd99a2cce9724278 inherit pro_attribs_classvectorcache"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classsr__param.html">sr_param</a>&lt; <a class="el" href="classuint64__t.html">uint64_t</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classvectorcache.html#ad8530446ac87f62cfd99a2cce9724278">rmisses</a></td></tr>
<tr class="memdesc:ad8530446ac87f62cfd99a2cce9724278 inherit pro_attribs_classvectorcache"><td class="mdescLeft">&#160;</td><td class="mdescRight">Counter for read misses.  <a href="#ad8530446ac87f62cfd99a2cce9724278">More...</a><br/></td></tr>
<tr class="separator:ad8530446ac87f62cfd99a2cce9724278 inherit pro_attribs_classvectorcache"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14e13cb4f31bf71c5a578288e8859b2a inherit pro_attribs_classvectorcache"><td class="memItemLeft" align="right" valign="top">gs::gs_param&lt; unsigned long <br class="typebreak"/>
long * &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classvectorcache.html#a14e13cb4f31bf71c5a578288e8859b2a">whits</a></td></tr>
<tr class="memdesc:a14e13cb4f31bf71c5a578288e8859b2a inherit pro_attribs_classvectorcache"><td class="mdescLeft">&#160;</td><td class="mdescRight">Counter for write hits.  <a href="#a14e13cb4f31bf71c5a578288e8859b2a">More...</a><br/></td></tr>
<tr class="separator:a14e13cb4f31bf71c5a578288e8859b2a inherit pro_attribs_classvectorcache"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe5612c06f96e9fcbf20107b350f08d5 inherit pro_attribs_classvectorcache"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classsr__param.html">sr_param</a>&lt; <a class="el" href="classuint64__t.html">uint64_t</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classvectorcache.html#afe5612c06f96e9fcbf20107b350f08d5">wmisses</a></td></tr>
<tr class="memdesc:afe5612c06f96e9fcbf20107b350f08d5 inherit pro_attribs_classvectorcache"><td class="mdescLeft">&#160;</td><td class="mdescRight">Counter for write misses.  <a href="#afe5612c06f96e9fcbf20107b350f08d5">More...</a><br/></td></tr>
<tr class="separator:afe5612c06f96e9fcbf20107b350f08d5 inherit pro_attribs_classvectorcache"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6fc43a8b95a887cc0ae19114944b6371 inherit pro_attribs_classvectorcache"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classsr__param.html">sr_param</a>&lt; <a class="el" href="classuint64__t.html">uint64_t</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classvectorcache.html#a6fc43a8b95a887cc0ae19114944b6371">bypassops</a></td></tr>
<tr class="memdesc:a6fc43a8b95a887cc0ae19114944b6371 inherit pro_attribs_classvectorcache"><td class="mdescLeft">&#160;</td><td class="mdescRight">Counter for bypass operations.  <a href="#a6fc43a8b95a887cc0ae19114944b6371">More...</a><br/></td></tr>
<tr class="separator:a6fc43a8b95a887cc0ae19114944b6371 inherit pro_attribs_classvectorcache"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:affd1047cf9611f5735a9d4b787d40304 inherit pro_attribs_classvectorcache"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classvectorcache.html#affd1047cf9611f5735a9d4b787d40304">m_pow_mon</a></td></tr>
<tr class="memdesc:affd1047cf9611f5735a9d4b787d40304 inherit pro_attribs_classvectorcache"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable power monitoring.  <a href="#affd1047cf9611f5735a9d4b787d40304">More...</a><br/></td></tr>
<tr class="separator:affd1047cf9611f5735a9d4b787d40304 inherit pro_attribs_classvectorcache"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37789c79e4628237409d1dee77fb22cb inherit pro_attribs_classvectorcache"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classsr__param.html">sr_param</a>&lt; <a class="el" href="classuint64__t.html">uint64_t</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classvectorcache.html#a37789c79e4628237409d1dee77fb22cb">dyn_tag_reads</a></td></tr>
<tr class="memdesc:a37789c79e4628237409d1dee77fb22cb inherit pro_attribs_classvectorcache"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of tag ram reads (monitor read &amp; reset)  <a href="#a37789c79e4628237409d1dee77fb22cb">More...</a><br/></td></tr>
<tr class="separator:a37789c79e4628237409d1dee77fb22cb inherit pro_attribs_classvectorcache"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0d47e049bb39911e536e913800274db inherit pro_attribs_classvectorcache"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classsr__param.html">sr_param</a>&lt; <a class="el" href="classuint64__t.html">uint64_t</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classvectorcache.html#ad0d47e049bb39911e536e913800274db">dyn_tag_writes</a></td></tr>
<tr class="memdesc:ad0d47e049bb39911e536e913800274db inherit pro_attribs_classvectorcache"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of tag ram writes (monitor read &amp; reset)  <a href="#ad0d47e049bb39911e536e913800274db">More...</a><br/></td></tr>
<tr class="separator:ad0d47e049bb39911e536e913800274db inherit pro_attribs_classvectorcache"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acfda4fe43cdc9681e9d6cdeafde33698 inherit pro_attribs_classvectorcache"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classsr__param.html">sr_param</a>&lt; <a class="el" href="classuint64__t.html">uint64_t</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classvectorcache.html#acfda4fe43cdc9681e9d6cdeafde33698">dyn_data_reads</a></td></tr>
<tr class="memdesc:acfda4fe43cdc9681e9d6cdeafde33698 inherit pro_attribs_classvectorcache"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of data ram reads (monitor read &amp; reset)  <a href="#acfda4fe43cdc9681e9d6cdeafde33698">More...</a><br/></td></tr>
<tr class="separator:acfda4fe43cdc9681e9d6cdeafde33698 inherit pro_attribs_classvectorcache"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0fc6abc6268c832bc13d49602a437f8 inherit pro_attribs_classvectorcache"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classsr__param.html">sr_param</a>&lt; <a class="el" href="classuint64__t.html">uint64_t</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classvectorcache.html#aa0fc6abc6268c832bc13d49602a437f8">dyn_data_writes</a></td></tr>
<tr class="memdesc:aa0fc6abc6268c832bc13d49602a437f8 inherit pro_attribs_classvectorcache"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of data ram writes (monitor read &amp; reset)  <a href="#aa0fc6abc6268c832bc13d49602a437f8">More...</a><br/></td></tr>
<tr class="separator:aa0fc6abc6268c832bc13d49602a437f8 inherit pro_attribs_classvectorcache"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad389346cf44942aefb0d691468853713 inherit pro_attribs_classvectorcache"><td class="memItemLeft" align="right" valign="top">sc_core::sc_time&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classvectorcache.html#ad389346cf44942aefb0d691468853713">m_hit_read_response_delay</a></td></tr>
<tr class="memdesc:ad389346cf44942aefb0d691468853713 inherit pro_attribs_classvectorcache"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timing parameters.  <a href="#ad389346cf44942aefb0d691468853713">More...</a><br/></td></tr>
<tr class="separator:ad389346cf44942aefb0d691468853713 inherit pro_attribs_classvectorcache"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1f60d40bb1b8a719c41fe878bc83b86 inherit pro_attribs_classvectorcache"><td class="memItemLeft" align="right" valign="top">sc_core::sc_time&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classvectorcache.html#aa1f60d40bb1b8a719c41fe878bc83b86">m_miss_read_response_delay</a></td></tr>
<tr class="separator:aa1f60d40bb1b8a719c41fe878bc83b86 inherit pro_attribs_classvectorcache"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2bb8bdc97c7fd0401854915e96e7459d inherit pro_attribs_classvectorcache"><td class="memItemLeft" align="right" valign="top">sc_core::sc_time&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classvectorcache.html#a2bb8bdc97c7fd0401854915e96e7459d">m_write_response_delay</a></td></tr>
<tr class="separator:a2bb8bdc97c7fd0401854915e96e7459d inherit pro_attribs_classvectorcache"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4509ee47613e498973c28d96ae1ac7e inherit pro_attribs_classvectorcache"><td class="memItemLeft" align="right" valign="top">sc_core::sc_time&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classvectorcache.html#ab4509ee47613e498973c28d96ae1ac7e">clockcycle</a></td></tr>
<tr class="memdesc:ab4509ee47613e498973c28d96ae1ac7e inherit pro_attribs_classvectorcache"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock cycle time.  <a href="#ab4509ee47613e498973c28d96ae1ac7e">More...</a><br/></td></tr>
<tr class="separator:ab4509ee47613e498973c28d96ae1ac7e inherit pro_attribs_classvectorcache"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Instruction cache implementation for TrapGen LEON3 simulator. </p>
</div><h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a class="anchor" id="a493c6c87e3ed16caa8ad2a4e6c9b207c"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">ivectorcache::ivectorcache </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__common.html#ga93334c42d2c8963eba8961af0921a75a">ModuleName</a>&#160;</td>
          <td class="paramname"><em>name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classmmu__cache__if.html">mmu_cache_if</a> *&#160;</td>
          <td class="paramname"><em>_mmu_cache</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classmem__if.html">mem_if</a> *&#160;</td>
          <td class="paramname"><em>_tlb_adaptor</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned <a class="el" href="classint.html">int</a>&#160;</td>
          <td class="paramname"><em>mmu_en</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned <a class="el" href="classint.html">int</a>&#160;</td>
          <td class="paramname"><em>sets</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned <a class="el" href="classint.html">int</a>&#160;</td>
          <td class="paramname"><em>setsize</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned <a class="el" href="classint.html">int</a>&#160;</td>
          <td class="paramname"><em>setlock</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned <a class="el" href="classint.html">int</a>&#160;</td>
          <td class="paramname"><em>linesize</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned <a class="el" href="classint.html">int</a>&#160;</td>
          <td class="paramname"><em>repl</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned <a class="el" href="classint.html">int</a>&#160;</td>
          <td class="paramname"><em>lram</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned <a class="el" href="classint.html">int</a>&#160;</td>
          <td class="paramname"><em>lramstart</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned <a class="el" href="classint.html">int</a>&#160;</td>
          <td class="paramname"><em>lramsize</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>pow_mon</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Constructor of data cache. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">name</td><td>SystemC module name </td></tr>
    <tr><td class="paramname"><a class="el" href="classmmu__cache.html" title="Top-level class of the memory sub-system for the TrapGen LEON3 simulator. ">mmu_cache</a></td><td>Pointer to top-level class of cache subsystem (<a class="el" href="classmmu__cache.html" title="Top-level class of the memory sub-system for the TrapGen LEON3 simulator. ">mmu_cache</a>) for access to AHB bus interface </td></tr>
    <tr><td class="paramname"><a class="el" href="classtlb__adaptor.html">tlb_adaptor</a></td><td>Pointer to memory management unit </td></tr>
    <tr><td class="paramname">sets</td><td>Number of cache sets </td></tr>
    <tr><td class="paramname">setsize</td><td>Size of a cache set (in kbytes) </td></tr>
    <tr><td class="paramname">linesize</td><td>Size of a cache line (in bytes) </td></tr>
    <tr><td class="paramname">repl</td><td>Cache replacement strategy </td></tr>
    <tr><td class="paramname">lram</td><td>Local RAM configured </td></tr>
    <tr><td class="paramname">lramstart</td><td>The 8 MSBs of the local ram start address (16MB segment) </td></tr>
    <tr><td class="paramname">lramsize</td><td>Size of local ram (size in kbyte = 2^lramsize) </td></tr>
  </table>
  </dd>
</dl>

<p>References <a class="el" href="classivectorcache.html#adc0e7052c49e4eb0b934bea1efce02a3">int_power</a>, <a class="el" href="namespaceusi_1_1cci_1_1callback.html#ade076aa795b05084f5cdfd840b48f9bf">usi.cci.callback::pre_read</a>, <a class="el" href="classivectorcache.html#a781e11d0bb51f6a35b8cce7a484b05b3">sta_power</a>, and <a class="el" href="classivectorcache.html#a227b2da79b747a61d3e4e03bb5e78356">swi_power</a>.</p>

</div>
</div>
<a class="anchor" id="aa5a0d33478bbfbc01f3b7f38492dbbb3"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">ivectorcache::~ivectorcache </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a class="anchor" id="aea687a29f0e49973d9e23b01ae258bbd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ivectorcache::GC_HAS_CALLBACKS </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Member Data Documentation</h2>
<a class="anchor" id="a1137ed157f6fd3f60c008f2998a70a82"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classsr__param.html">sr_param</a>&lt;<a class="el" href="classdouble.html">double</a>&gt; ivectorcache::dyn_data_read_energy</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Dynamic energy per idata read access. </p>

<p>Referenced by <a class="el" href="group__mmu__cache.html#ga65fcbe6637bb2750610e597b6d53a91a">power_model()</a>, and <a class="el" href="group__mmu__cache.html#ga5ff3c8444115ea4e739b6f810f9d15c6">swi_power_cb()</a>.</p>

</div>
</div>
<a class="anchor" id="a3a6da166b0709eeb5c72e28eb909a8c8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classsr__param.html">sr_param</a>&lt;<a class="el" href="classdouble.html">double</a>&gt; ivectorcache::dyn_data_write_energy</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Dynamic energy per idata write access. </p>

<p>Referenced by <a class="el" href="group__mmu__cache.html#ga65fcbe6637bb2750610e597b6d53a91a">power_model()</a>, and <a class="el" href="group__mmu__cache.html#ga5ff3c8444115ea4e739b6f810f9d15c6">swi_power_cb()</a>.</p>

</div>
</div>
<a class="anchor" id="a2eafae0ec815dcddbbeefc15a730ab90"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classsr__param.html">sr_param</a>&lt;<a class="el" href="classdouble.html">double</a>&gt; ivectorcache::dyn_idata_read_energy_norm</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Normalized read access energy for idata ram (sp) </p>

<p>Referenced by <a class="el" href="group__mmu__cache.html#ga65fcbe6637bb2750610e597b6d53a91a">power_model()</a>.</p>

</div>
</div>
<a class="anchor" id="add4cc3c13e47db25fc1b2aaa650108d0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classsr__param.html">sr_param</a>&lt;<a class="el" href="classdouble.html">double</a>&gt; ivectorcache::dyn_idata_write_energy_norm</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Normalized write access energy for idata ram (sp) </p>

<p>Referenced by <a class="el" href="group__mmu__cache.html#ga65fcbe6637bb2750610e597b6d53a91a">power_model()</a>.</p>

</div>
</div>
<a class="anchor" id="af3fe0f1b0f348e15691e4ba8af886827"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classsr__param.html">sr_param</a>&lt;<a class="el" href="classdouble.html">double</a>&gt; ivectorcache::dyn_itag_read_energy_norm</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Normalized read access energy for itag ram (dp) </p>

<p>Referenced by <a class="el" href="group__mmu__cache.html#ga65fcbe6637bb2750610e597b6d53a91a">power_model()</a>.</p>

</div>
</div>
<a class="anchor" id="aa5b636bbdd7d162cd3e65aa6a0dc2e6d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classsr__param.html">sr_param</a>&lt;<a class="el" href="classdouble.html">double</a>&gt; ivectorcache::dyn_itag_write_energy_norm</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Normalized write access energy for itag ram (dp) </p>

<p>Referenced by <a class="el" href="group__mmu__cache.html#ga65fcbe6637bb2750610e597b6d53a91a">power_model()</a>.</p>

</div>
</div>
<a class="anchor" id="a2ab5653a5d40c746fa4a04acb2e674f3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classsr__param.html">sr_param</a>&lt;<a class="el" href="classdouble.html">double</a>&gt; ivectorcache::dyn_tag_read_energy</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Dynamic energy per itag read access. </p>

<p>Referenced by <a class="el" href="group__mmu__cache.html#ga65fcbe6637bb2750610e597b6d53a91a">power_model()</a>, and <a class="el" href="group__mmu__cache.html#ga5ff3c8444115ea4e739b6f810f9d15c6">swi_power_cb()</a>.</p>

</div>
</div>
<a class="anchor" id="affc1beb543f6c20607efe1b8b9d73c6c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classsr__param.html">sr_param</a>&lt;<a class="el" href="classdouble.html">double</a>&gt; ivectorcache::dyn_tag_write_energy</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Dynamic energy per itag write access. </p>

<p>Referenced by <a class="el" href="group__mmu__cache.html#ga65fcbe6637bb2750610e597b6d53a91a">power_model()</a>, and <a class="el" href="group__mmu__cache.html#ga5ff3c8444115ea4e739b6f810f9d15c6">swi_power_cb()</a>.</p>

</div>
</div>
<a class="anchor" id="ae4a18e868c770683d9ef5af4139e9722"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">gs::gs_param_array ivectorcache::idata</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Parameter array for power output of idata ram. </p>

</div>
</div>
<a class="anchor" id="ab35e1e0e5ea09f93afed8ef8c4dd0fb9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classsr__param.html">sr_param</a>&lt;<a class="el" href="classdouble.html">double</a>&gt; ivectorcache::int_idata_power_norm</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Normalized internal power input for idata ram (sp) </p>

<p>Referenced by <a class="el" href="group__mmu__cache.html#ga65fcbe6637bb2750610e597b6d53a91a">power_model()</a>.</p>

</div>
</div>
<a class="anchor" id="acc57b0a9bbe06768b4c15704eb047cdf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classsr__param.html">sr_param</a>&lt;<a class="el" href="classdouble.html">double</a>&gt; ivectorcache::int_itag_power_norm</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Normalized internal power input for itag ram (dp) </p>

<p>Referenced by <a class="el" href="group__mmu__cache.html#ga65fcbe6637bb2750610e597b6d53a91a">power_model()</a>.</p>

</div>
</div>
<a class="anchor" id="adc0e7052c49e4eb0b934bea1efce02a3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classsr__param.html">sr_param</a>&lt;<a class="el" href="classdouble.html">double</a>&gt; ivectorcache::int_power</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Internal dynamic power (activation independent) </p>

<p>Referenced by <a class="el" href="classivectorcache.html#a493c6c87e3ed16caa8ad2a4e6c9b207c">ivectorcache()</a>, and <a class="el" href="group__mmu__cache.html#ga65fcbe6637bb2750610e597b6d53a91a">power_model()</a>.</p>

</div>
</div>
<a class="anchor" id="ac12dc38667cc992608a424ffc4137d87"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classsr__param.html">sr_param</a>&lt;<a class="el" href="classdouble.html">double</a>&gt; ivectorcache::int_power_norm</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Normalized internal power input for logic (activation independent) </p>

<p>Referenced by <a class="el" href="group__mmu__cache.html#ga65fcbe6637bb2750610e597b6d53a91a">power_model()</a>.</p>

</div>
</div>
<a class="anchor" id="a405d1f5e96722abf40661176c3654831"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">gs::gs_param_array ivectorcache::itag</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Parameter array for power output of itag ram. </p>

</div>
</div>
<a class="anchor" id="aac2de8bb51be612a7d9c69f7ebffe5d8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">gs::gs_param_array ivectorcache::power</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Parameter array for power output (dcache controller) </p>

</div>
</div>
<a class="anchor" id="a7037d3fbceeb265f748c5a15aaf0d7e6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classsr__param.html">sr_param</a>&lt;sc_core::sc_time&gt; ivectorcache::power_frame_starting_time</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Power frame starting time. </p>

<p>Referenced by <a class="el" href="group__mmu__cache.html#ga5ff3c8444115ea4e739b6f810f9d15c6">swi_power_cb()</a>.</p>

</div>
</div>
<a class="anchor" id="a10dbb8b6a43c7fc40bc83d1f8771d52a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classsr__param.html">sr_param</a>&lt;<a class="el" href="classdouble.html">double</a>&gt; ivectorcache::sta_idata_power_norm</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Normalized static power input for idata ram (sp) </p>

<p>Referenced by <a class="el" href="group__mmu__cache.html#ga65fcbe6637bb2750610e597b6d53a91a">power_model()</a>.</p>

</div>
</div>
<a class="anchor" id="a83224fdaf8b0f4af4957773dbec92670"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classsr__param.html">sr_param</a>&lt;<a class="el" href="classdouble.html">double</a>&gt; ivectorcache::sta_itag_power_norm</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Normalized static power input for itag ram (dp) </p>

<p>Referenced by <a class="el" href="group__mmu__cache.html#ga65fcbe6637bb2750610e597b6d53a91a">power_model()</a>.</p>

</div>
</div>
<a class="anchor" id="a781e11d0bb51f6a35b8cce7a484b05b3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classsr__param.html">sr_param</a>&lt;<a class="el" href="classdouble.html">double</a>&gt; ivectorcache::sta_power</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Static power of module. </p>

<p>Referenced by <a class="el" href="classivectorcache.html#a493c6c87e3ed16caa8ad2a4e6c9b207c">ivectorcache()</a>, and <a class="el" href="group__mmu__cache.html#ga65fcbe6637bb2750610e597b6d53a91a">power_model()</a>.</p>

</div>
</div>
<a class="anchor" id="a306d6dc8da7fac235415e9cb38fd9520"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classsr__param.html">sr_param</a>&lt;<a class="el" href="classdouble.html">double</a>&gt; ivectorcache::sta_power_norm</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Normalized static power input for logic. </p>
<hr/>
<p> Power Modeling Parameters </p>

<p>Referenced by <a class="el" href="group__mmu__cache.html#ga65fcbe6637bb2750610e597b6d53a91a">power_model()</a>.</p>

</div>
</div>
<a class="anchor" id="a227b2da79b747a61d3e4e03bb5e78356"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classsr__param.html">sr_param</a>&lt;<a class="el" href="classdouble.html">double</a>&gt; ivectorcache::swi_power</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Switching power. </p>

<p>Referenced by <a class="el" href="classivectorcache.html#a493c6c87e3ed16caa8ad2a4e6c9b207c">ivectorcache()</a>, and <a class="el" href="group__mmu__cache.html#ga5ff3c8444115ea4e739b6f810f9d15c6">swi_power_cb()</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li>gaisler/leon3/mmucache/<a class="el" href="ivectorcache_8h.html">ivectorcache.h</a></li>
<li>gaisler/leon3/mmucache/<a class="el" href="ivectorcache_8cpp.html">ivectorcache.cpp</a></li>
</ul>
</div><!-- contents -->
<!-- HTML footer for doxygen 1.8.8-->
<!-- start footer part -->
<footer>
  <div class="container">
    <div class="inner">
      <p>
        &nbsp; &copy; 
         <a href="http://www.tu-braunschweig.de/c3e">c3e - TU-Braunschweig</a>. 2015.
        All rights reserved. | <a href="impress.html">Impress</a> |
        Generated on Tue Nov 24 2015 15:17:03 for SoCRocket by &#160;<a href="http://www.doxygen.org/index.html">Doxygen 1.8.6</a>
      </p>
    </div>
  </div>
</footer>
</body>
</html>
