{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1525212571223 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1525212571228 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 01 15:09:31 2018 " "Processing started: Tue May 01 15:09:31 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1525212571228 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525212571228 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525212571228 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1525212571819 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1525212571820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/paulm/onedrive/documents/lab3stuff/lab3_7seghex0/synthesis/seg7.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/paulm/onedrive/documents/lab3stuff/lab3_7seghex0/synthesis/seg7.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg7 " "Found entity 1: seg7" {  } { { "../../lab3_7segHEX0/synthesis/seg7.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3_7segHEX0/synthesis/seg7.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525212583538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525212583538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/paulm/onedrive/documents/lab3stuff/lab3testgen/synthesis/testgen.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/paulm/onedrive/documents/lab3stuff/lab3testgen/synthesis/testgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 testgen " "Found entity 1: testgen" {  } { { "../../lab3testgen/synthesis/testgen.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3testgen/synthesis/testgen.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525212583555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525212583555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/paulm/onedrive/documents/lab3stuff/lab3sort4/sort4.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/paulm/onedrive/documents/lab3stuff/lab3sort4/sort4.v" { { "Info" "ISGN_ENTITY_NAME" "1 sort4 " "Found entity 1: sort4" {  } { { "../../lab3sort4/sort4.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort4/sort4.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525212583555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525212583555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/paulm/onedrive/documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/paulm/onedrive/documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3sortp1 " "Found entity 1: lab3sortp1" {  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525212583555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525212583555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/paulm/onedrive/documents/lab3stuff/lab3bub/bubble4.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/paulm/onedrive/documents/lab3stuff/lab3bub/bubble4.v" { { "Info" "ISGN_ENTITY_NAME" "1 bubble4 " "Found entity 1: bubble4" {  } { { "../../lab3bub/bubble4.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3bub/bubble4.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525212583570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525212583570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file top_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_tb " "Found entity 1: top_tb" {  } { { "top_tb.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3top/synthesis/top_tb.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525212583571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525212583571 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "q seg7.v(120) " "Verilog HDL Implicit Net warning at seg7.v(120): created implicit net for \"q\"" {  } { { "../../lab3_7segHEX0/synthesis/seg7.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3_7segHEX0/synthesis/seg7.v" 120 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525212583571 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r seg7.v(121) " "Verilog HDL Implicit Net warning at seg7.v(121): created implicit net for \"r\"" {  } { { "../../lab3_7segHEX0/synthesis/seg7.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3_7segHEX0/synthesis/seg7.v" 121 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525212583571 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s seg7.v(122) " "Verilog HDL Implicit Net warning at seg7.v(122): created implicit net for \"s\"" {  } { { "../../lab3_7segHEX0/synthesis/seg7.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3_7segHEX0/synthesis/seg7.v" 122 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525212583576 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "t seg7.v(123) " "Verilog HDL Implicit Net warning at seg7.v(123): created implicit net for \"t\"" {  } { { "../../lab3_7segHEX0/synthesis/seg7.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3_7segHEX0/synthesis/seg7.v" 123 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525212583576 ""}
{ "Warning" "WSGN_SEARCH_FILE" "top.v 1 1 " "Using design file top.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3top/synthesis/top.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525212583705 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1525212583705 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1525212583705 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[6..0\] top.v(25) " "Output port \"LEDR\[6..0\]\" at top.v(25) has no driver" {  } { { "top.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3top/synthesis/top.v" 25 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1525212583737 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "testgen testgen:testgen_1 " "Elaborating entity \"testgen\" for hierarchy \"testgen:testgen_1\"" {  } { { "top.v" "testgen_1" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3top/synthesis/top.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525212583738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sort4 sort4:sort4_1 " "Elaborating entity \"sort4\" for hierarchy \"sort4:sort4_1\"" {  } { { "top.v" "sort4_1" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3top/synthesis/top.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525212583755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bubble4 sort4:sort4_1\|bubble4:bubble4_1 " "Elaborating entity \"bubble4\" for hierarchy \"sort4:sort4_1\|bubble4:bubble4_1\"" {  } { { "../../lab3sort4/sort4.v" "bubble4_1" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort4/sort4.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525212583789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3sortp1 sort4:sort4_1\|bubble4:bubble4_1\|lab3sortp1:lab3sortp1_1 " "Elaborating entity \"lab3sortp1\" for hierarchy \"sort4:sort4_1\|bubble4:bubble4_1\|lab3sortp1:lab3sortp1_1\"" {  } { { "../../lab3bub/bubble4.v" "lab3sortp1_1" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3bub/bubble4.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525212583806 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out1 lab3sortp1.v(48) " "Verilog HDL Always Construct warning at lab3sortp1.v(48): inferring latch(es) for variable \"out1\", which holds its previous value in one or more paths through the always construct" {  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 48 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1525212583852 "|top|sort4:sort4_1|bubble4:bubble4_1|lab3sortp1:lab3sortp1_1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out0 lab3sortp1.v(48) " "Verilog HDL Always Construct warning at lab3sortp1.v(48): inferring latch(es) for variable \"out0\", which holds its previous value in one or more paths through the always construct" {  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 48 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1525212583852 "|top|sort4:sort4_1|bubble4:bubble4_1|lab3sortp1:lab3sortp1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out0\[0\] lab3sortp1.v(54) " "Inferred latch for \"out0\[0\]\" at lab3sortp1.v(54)" {  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525212583852 "|top|sort4:sort4_1|bubble4:bubble4_1|lab3sortp1:lab3sortp1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out0\[1\] lab3sortp1.v(54) " "Inferred latch for \"out0\[1\]\" at lab3sortp1.v(54)" {  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525212583853 "|top|sort4:sort4_1|bubble4:bubble4_1|lab3sortp1:lab3sortp1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out0\[2\] lab3sortp1.v(54) " "Inferred latch for \"out0\[2\]\" at lab3sortp1.v(54)" {  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525212583854 "|top|sort4:sort4_1|bubble4:bubble4_1|lab3sortp1:lab3sortp1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out0\[3\] lab3sortp1.v(54) " "Inferred latch for \"out0\[3\]\" at lab3sortp1.v(54)" {  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525212583854 "|top|sort4:sort4_1|bubble4:bubble4_1|lab3sortp1:lab3sortp1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[0\] lab3sortp1.v(54) " "Inferred latch for \"out1\[0\]\" at lab3sortp1.v(54)" {  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525212583854 "|top|sort4:sort4_1|bubble4:bubble4_1|lab3sortp1:lab3sortp1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[1\] lab3sortp1.v(54) " "Inferred latch for \"out1\[1\]\" at lab3sortp1.v(54)" {  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525212583854 "|top|sort4:sort4_1|bubble4:bubble4_1|lab3sortp1:lab3sortp1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[2\] lab3sortp1.v(54) " "Inferred latch for \"out1\[2\]\" at lab3sortp1.v(54)" {  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525212583854 "|top|sort4:sort4_1|bubble4:bubble4_1|lab3sortp1:lab3sortp1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[3\] lab3sortp1.v(54) " "Inferred latch for \"out1\[3\]\" at lab3sortp1.v(54)" {  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525212583854 "|top|sort4:sort4_1|bubble4:bubble4_1|lab3sortp1:lab3sortp1_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7 seg7:seg7_2 " "Elaborating entity \"seg7\" for hierarchy \"seg7:seg7_2\"" {  } { { "top.v" "seg7_2" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3top/synthesis/top.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525212583875 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 seg7.v(129) " "Verilog HDL assignment warning at seg7.v(129): truncated value with size 3 to match size of target (1)" {  } { { "../../lab3_7segHEX0/synthesis/seg7.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3_7segHEX0/synthesis/seg7.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525212583887 "|top|seg7:seg7_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 seg7.v(130) " "Verilog HDL assignment warning at seg7.v(130): truncated value with size 3 to match size of target (1)" {  } { { "../../lab3_7segHEX0/synthesis/seg7.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3_7segHEX0/synthesis/seg7.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525212583887 "|top|seg7:seg7_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 seg7.v(131) " "Verilog HDL assignment warning at seg7.v(131): truncated value with size 3 to match size of target (1)" {  } { { "../../lab3_7segHEX0/synthesis/seg7.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3_7segHEX0/synthesis/seg7.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525212583901 "|top|seg7:seg7_2"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sort4:sort4_1\|bubble4:bubble4_3\|lab3sortp1:lab3sortp1_3\|out0\[1\] " "Latch sort4:sort4_1\|bubble4:bubble4_3\|lab3sortp1:lab3sortp1_3\|out0\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sort4:sort4_1\|bubble4:bubble4_3\|lab3sortp1:lab3sortp1_2\|out0\[1\] " "Ports D and ENA on the latch are fed by the same signal sort4:sort4_1\|bubble4:bubble4_3\|lab3sortp1:lab3sortp1_2\|out0\[1\]" {  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525212584850 ""}  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525212584850 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sort4:sort4_1\|bubble4:bubble4_3\|lab3sortp1:lab3sortp1_3\|out0\[2\] " "Latch sort4:sort4_1\|bubble4:bubble4_3\|lab3sortp1:lab3sortp1_3\|out0\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sort4:sort4_1\|bubble4:bubble4_3\|lab3sortp1:lab3sortp1_2\|out0\[2\] " "Ports D and ENA on the latch are fed by the same signal sort4:sort4_1\|bubble4:bubble4_3\|lab3sortp1:lab3sortp1_2\|out0\[2\]" {  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525212584850 ""}  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525212584850 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sort4:sort4_1\|bubble4:bubble4_3\|lab3sortp1:lab3sortp1_3\|out0\[3\] " "Latch sort4:sort4_1\|bubble4:bubble4_3\|lab3sortp1:lab3sortp1_3\|out0\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sort4:sort4_1\|bubble4:bubble4_3\|lab3sortp1:lab3sortp1_2\|out0\[3\] " "Ports D and ENA on the latch are fed by the same signal sort4:sort4_1\|bubble4:bubble4_3\|lab3sortp1:lab3sortp1_2\|out0\[3\]" {  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525212584850 ""}  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525212584850 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sort4:sort4_1\|bubble4:bubble4_3\|lab3sortp1:lab3sortp1_3\|out0\[0\] " "Latch sort4:sort4_1\|bubble4:bubble4_3\|lab3sortp1:lab3sortp1_3\|out0\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sort4:sort4_1\|bubble4:bubble4_3\|lab3sortp1:lab3sortp1_2\|out0\[0\] " "Ports D and ENA on the latch are fed by the same signal sort4:sort4_1\|bubble4:bubble4_3\|lab3sortp1:lab3sortp1_2\|out0\[0\]" {  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525212584850 ""}  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525212584850 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sort4:sort4_1\|bubble4:bubble4_3\|lab3sortp1:lab3sortp1_3\|out1\[1\] " "Latch sort4:sort4_1\|bubble4:bubble4_3\|lab3sortp1:lab3sortp1_3\|out1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sort4:sort4_1\|bubble4:bubble4_2\|lab3sortp1:lab3sortp1_3\|out0\[1\] " "Ports D and ENA on the latch are fed by the same signal sort4:sort4_1\|bubble4:bubble4_2\|lab3sortp1:lab3sortp1_3\|out0\[1\]" {  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525212584851 ""}  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525212584851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sort4:sort4_1\|bubble4:bubble4_3\|lab3sortp1:lab3sortp1_3\|out1\[3\] " "Latch sort4:sort4_1\|bubble4:bubble4_3\|lab3sortp1:lab3sortp1_3\|out1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sort4:sort4_1\|bubble4:bubble4_2\|lab3sortp1:lab3sortp1_3\|out0\[3\] " "Ports D and ENA on the latch are fed by the same signal sort4:sort4_1\|bubble4:bubble4_2\|lab3sortp1:lab3sortp1_3\|out0\[3\]" {  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525212584851 ""}  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525212584851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sort4:sort4_1\|bubble4:bubble4_3\|lab3sortp1:lab3sortp1_3\|out1\[2\] " "Latch sort4:sort4_1\|bubble4:bubble4_3\|lab3sortp1:lab3sortp1_3\|out1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sort4:sort4_1\|bubble4:bubble4_2\|lab3sortp1:lab3sortp1_3\|out0\[2\] " "Ports D and ENA on the latch are fed by the same signal sort4:sort4_1\|bubble4:bubble4_2\|lab3sortp1:lab3sortp1_3\|out0\[2\]" {  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525212584851 ""}  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525212584851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sort4:sort4_1\|bubble4:bubble4_3\|lab3sortp1:lab3sortp1_3\|out1\[0\] " "Latch sort4:sort4_1\|bubble4:bubble4_3\|lab3sortp1:lab3sortp1_3\|out1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sort4:sort4_1\|bubble4:bubble4_2\|lab3sortp1:lab3sortp1_3\|out0\[0\] " "Ports D and ENA on the latch are fed by the same signal sort4:sort4_1\|bubble4:bubble4_2\|lab3sortp1:lab3sortp1_3\|out0\[0\]" {  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525212584851 ""}  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525212584851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sort4:sort4_1\|bubble4:bubble4_3\|lab3sortp1:lab3sortp1_2\|out1\[1\] " "Latch sort4:sort4_1\|bubble4:bubble4_3\|lab3sortp1:lab3sortp1_2\|out1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sort4:sort4_1\|bubble4:bubble4_2\|lab3sortp1:lab3sortp1_3\|out1\[1\] " "Ports D and ENA on the latch are fed by the same signal sort4:sort4_1\|bubble4:bubble4_2\|lab3sortp1:lab3sortp1_3\|out1\[1\]" {  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525212584852 ""}  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525212584852 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sort4:sort4_1\|bubble4:bubble4_3\|lab3sortp1:lab3sortp1_2\|out1\[2\] " "Latch sort4:sort4_1\|bubble4:bubble4_3\|lab3sortp1:lab3sortp1_2\|out1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sort4:sort4_1\|bubble4:bubble4_2\|lab3sortp1:lab3sortp1_3\|out1\[2\] " "Ports D and ENA on the latch are fed by the same signal sort4:sort4_1\|bubble4:bubble4_2\|lab3sortp1:lab3sortp1_3\|out1\[2\]" {  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525212584852 ""}  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525212584852 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sort4:sort4_1\|bubble4:bubble4_3\|lab3sortp1:lab3sortp1_2\|out1\[3\] " "Latch sort4:sort4_1\|bubble4:bubble4_3\|lab3sortp1:lab3sortp1_2\|out1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sort4:sort4_1\|bubble4:bubble4_2\|lab3sortp1:lab3sortp1_3\|out1\[3\] " "Ports D and ENA on the latch are fed by the same signal sort4:sort4_1\|bubble4:bubble4_2\|lab3sortp1:lab3sortp1_3\|out1\[3\]" {  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525212584852 ""}  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525212584852 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sort4:sort4_1\|bubble4:bubble4_3\|lab3sortp1:lab3sortp1_2\|out1\[0\] " "Latch sort4:sort4_1\|bubble4:bubble4_3\|lab3sortp1:lab3sortp1_2\|out1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sort4:sort4_1\|bubble4:bubble4_2\|lab3sortp1:lab3sortp1_3\|out1\[0\] " "Ports D and ENA on the latch are fed by the same signal sort4:sort4_1\|bubble4:bubble4_2\|lab3sortp1:lab3sortp1_3\|out1\[0\]" {  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525212584852 ""}  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525212584852 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sort4:sort4_1\|bubble4:bubble4_3\|lab3sortp1:lab3sortp1_1\|out1\[1\] " "Latch sort4:sort4_1\|bubble4:bubble4_3\|lab3sortp1:lab3sortp1_1\|out1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sort4:sort4_1\|bubble4:bubble4_2\|lab3sortp1:lab3sortp1_2\|out1\[1\] " "Ports D and ENA on the latch are fed by the same signal sort4:sort4_1\|bubble4:bubble4_2\|lab3sortp1:lab3sortp1_2\|out1\[1\]" {  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525212584852 ""}  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525212584852 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sort4:sort4_1\|bubble4:bubble4_3\|lab3sortp1:lab3sortp1_1\|out1\[2\] " "Latch sort4:sort4_1\|bubble4:bubble4_3\|lab3sortp1:lab3sortp1_1\|out1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sort4:sort4_1\|bubble4:bubble4_2\|lab3sortp1:lab3sortp1_2\|out1\[2\] " "Ports D and ENA on the latch are fed by the same signal sort4:sort4_1\|bubble4:bubble4_2\|lab3sortp1:lab3sortp1_2\|out1\[2\]" {  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525212584852 ""}  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525212584852 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sort4:sort4_1\|bubble4:bubble4_3\|lab3sortp1:lab3sortp1_1\|out1\[3\] " "Latch sort4:sort4_1\|bubble4:bubble4_3\|lab3sortp1:lab3sortp1_1\|out1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sort4:sort4_1\|bubble4:bubble4_2\|lab3sortp1:lab3sortp1_2\|out1\[3\] " "Ports D and ENA on the latch are fed by the same signal sort4:sort4_1\|bubble4:bubble4_2\|lab3sortp1:lab3sortp1_2\|out1\[3\]" {  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525212584853 ""}  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525212584853 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sort4:sort4_1\|bubble4:bubble4_3\|lab3sortp1:lab3sortp1_1\|out1\[0\] " "Latch sort4:sort4_1\|bubble4:bubble4_3\|lab3sortp1:lab3sortp1_1\|out1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sort4:sort4_1\|bubble4:bubble4_2\|lab3sortp1:lab3sortp1_2\|out1\[0\] " "Ports D and ENA on the latch are fed by the same signal sort4:sort4_1\|bubble4:bubble4_2\|lab3sortp1:lab3sortp1_2\|out1\[0\]" {  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525212584853 ""}  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525212584853 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sort4:sort4_1\|bubble4:bubble4_3\|lab3sortp1:lab3sortp1_2\|out0\[1\] " "Latch sort4:sort4_1\|bubble4:bubble4_3\|lab3sortp1:lab3sortp1_2\|out0\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sort4:sort4_1\|bubble4:bubble4_3\|lab3sortp1:lab3sortp1_1\|out0\[1\] " "Ports D and ENA on the latch are fed by the same signal sort4:sort4_1\|bubble4:bubble4_3\|lab3sortp1:lab3sortp1_1\|out0\[1\]" {  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525212584853 ""}  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525212584853 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sort4:sort4_1\|bubble4:bubble4_2\|lab3sortp1:lab3sortp1_3\|out0\[1\] " "Latch sort4:sort4_1\|bubble4:bubble4_2\|lab3sortp1:lab3sortp1_3\|out0\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sort4:sort4_1\|bubble4:bubble4_2\|lab3sortp1:lab3sortp1_2\|out0\[1\] " "Ports D and ENA on the latch are fed by the same signal sort4:sort4_1\|bubble4:bubble4_2\|lab3sortp1:lab3sortp1_2\|out0\[1\]" {  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525212584853 ""}  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525212584853 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sort4:sort4_1\|bubble4:bubble4_2\|lab3sortp1:lab3sortp1_3\|out0\[3\] " "Latch sort4:sort4_1\|bubble4:bubble4_2\|lab3sortp1:lab3sortp1_3\|out0\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sort4:sort4_1\|bubble4:bubble4_2\|lab3sortp1:lab3sortp1_2\|out0\[3\] " "Ports D and ENA on the latch are fed by the same signal sort4:sort4_1\|bubble4:bubble4_2\|lab3sortp1:lab3sortp1_2\|out0\[3\]" {  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525212584854 ""}  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525212584854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sort4:sort4_1\|bubble4:bubble4_3\|lab3sortp1:lab3sortp1_2\|out0\[3\] " "Latch sort4:sort4_1\|bubble4:bubble4_3\|lab3sortp1:lab3sortp1_2\|out0\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sort4:sort4_1\|bubble4:bubble4_3\|lab3sortp1:lab3sortp1_1\|out0\[3\] " "Ports D and ENA on the latch are fed by the same signal sort4:sort4_1\|bubble4:bubble4_3\|lab3sortp1:lab3sortp1_1\|out0\[3\]" {  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525212584854 ""}  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525212584854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sort4:sort4_1\|bubble4:bubble4_2\|lab3sortp1:lab3sortp1_3\|out0\[2\] " "Latch sort4:sort4_1\|bubble4:bubble4_2\|lab3sortp1:lab3sortp1_3\|out0\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sort4:sort4_1\|bubble4:bubble4_2\|lab3sortp1:lab3sortp1_2\|out0\[2\] " "Ports D and ENA on the latch are fed by the same signal sort4:sort4_1\|bubble4:bubble4_2\|lab3sortp1:lab3sortp1_2\|out0\[2\]" {  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525212584854 ""}  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525212584854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sort4:sort4_1\|bubble4:bubble4_3\|lab3sortp1:lab3sortp1_2\|out0\[2\] " "Latch sort4:sort4_1\|bubble4:bubble4_3\|lab3sortp1:lab3sortp1_2\|out0\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sort4:sort4_1\|bubble4:bubble4_3\|lab3sortp1:lab3sortp1_1\|out0\[2\] " "Ports D and ENA on the latch are fed by the same signal sort4:sort4_1\|bubble4:bubble4_3\|lab3sortp1:lab3sortp1_1\|out0\[2\]" {  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525212584854 ""}  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525212584854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sort4:sort4_1\|bubble4:bubble4_2\|lab3sortp1:lab3sortp1_3\|out0\[0\] " "Latch sort4:sort4_1\|bubble4:bubble4_2\|lab3sortp1:lab3sortp1_3\|out0\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sort4:sort4_1\|bubble4:bubble4_2\|lab3sortp1:lab3sortp1_2\|out0\[0\] " "Ports D and ENA on the latch are fed by the same signal sort4:sort4_1\|bubble4:bubble4_2\|lab3sortp1:lab3sortp1_2\|out0\[0\]" {  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525212584854 ""}  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525212584854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sort4:sort4_1\|bubble4:bubble4_3\|lab3sortp1:lab3sortp1_2\|out0\[0\] " "Latch sort4:sort4_1\|bubble4:bubble4_3\|lab3sortp1:lab3sortp1_2\|out0\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sort4:sort4_1\|bubble4:bubble4_3\|lab3sortp1:lab3sortp1_1\|out0\[0\] " "Ports D and ENA on the latch are fed by the same signal sort4:sort4_1\|bubble4:bubble4_3\|lab3sortp1:lab3sortp1_1\|out0\[0\]" {  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525212584854 ""}  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525212584854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sort4:sort4_1\|bubble4:bubble4_2\|lab3sortp1:lab3sortp1_3\|out1\[1\] " "Latch sort4:sort4_1\|bubble4:bubble4_2\|lab3sortp1:lab3sortp1_3\|out1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sort4:sort4_1\|bubble4:bubble4_1\|lab3sortp1:lab3sortp1_3\|out0\[1\] " "Ports D and ENA on the latch are fed by the same signal sort4:sort4_1\|bubble4:bubble4_1\|lab3sortp1:lab3sortp1_3\|out0\[1\]" {  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525212584854 ""}  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525212584854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sort4:sort4_1\|bubble4:bubble4_3\|lab3sortp1:lab3sortp1_1\|out0\[1\] " "Latch sort4:sort4_1\|bubble4:bubble4_3\|lab3sortp1:lab3sortp1_1\|out0\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sort4:sort4_1\|bubble4:bubble4_2\|lab3sortp1:lab3sortp1_1\|out1\[1\] " "Ports D and ENA on the latch are fed by the same signal sort4:sort4_1\|bubble4:bubble4_2\|lab3sortp1:lab3sortp1_1\|out1\[1\]" {  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525212584855 ""}  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525212584855 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sort4:sort4_1\|bubble4:bubble4_2\|lab3sortp1:lab3sortp1_3\|out1\[3\] " "Latch sort4:sort4_1\|bubble4:bubble4_2\|lab3sortp1:lab3sortp1_3\|out1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sort4:sort4_1\|bubble4:bubble4_1\|lab3sortp1:lab3sortp1_3\|out0\[3\] " "Ports D and ENA on the latch are fed by the same signal sort4:sort4_1\|bubble4:bubble4_1\|lab3sortp1:lab3sortp1_3\|out0\[3\]" {  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525212584855 ""}  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525212584855 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sort4:sort4_1\|bubble4:bubble4_3\|lab3sortp1:lab3sortp1_1\|out0\[3\] " "Latch sort4:sort4_1\|bubble4:bubble4_3\|lab3sortp1:lab3sortp1_1\|out0\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sort4:sort4_1\|bubble4:bubble4_2\|lab3sortp1:lab3sortp1_1\|out1\[3\] " "Ports D and ENA on the latch are fed by the same signal sort4:sort4_1\|bubble4:bubble4_2\|lab3sortp1:lab3sortp1_1\|out1\[3\]" {  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525212584855 ""}  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525212584855 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sort4:sort4_1\|bubble4:bubble4_2\|lab3sortp1:lab3sortp1_3\|out1\[2\] " "Latch sort4:sort4_1\|bubble4:bubble4_2\|lab3sortp1:lab3sortp1_3\|out1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sort4:sort4_1\|bubble4:bubble4_1\|lab3sortp1:lab3sortp1_3\|out0\[2\] " "Ports D and ENA on the latch are fed by the same signal sort4:sort4_1\|bubble4:bubble4_1\|lab3sortp1:lab3sortp1_3\|out0\[2\]" {  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525212584855 ""}  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525212584855 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sort4:sort4_1\|bubble4:bubble4_3\|lab3sortp1:lab3sortp1_1\|out0\[2\] " "Latch sort4:sort4_1\|bubble4:bubble4_3\|lab3sortp1:lab3sortp1_1\|out0\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sort4:sort4_1\|bubble4:bubble4_2\|lab3sortp1:lab3sortp1_1\|out1\[2\] " "Ports D and ENA on the latch are fed by the same signal sort4:sort4_1\|bubble4:bubble4_2\|lab3sortp1:lab3sortp1_1\|out1\[2\]" {  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525212584855 ""}  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525212584855 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sort4:sort4_1\|bubble4:bubble4_2\|lab3sortp1:lab3sortp1_3\|out1\[0\] " "Latch sort4:sort4_1\|bubble4:bubble4_2\|lab3sortp1:lab3sortp1_3\|out1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sort4:sort4_1\|bubble4:bubble4_1\|lab3sortp1:lab3sortp1_3\|out0\[0\] " "Ports D and ENA on the latch are fed by the same signal sort4:sort4_1\|bubble4:bubble4_1\|lab3sortp1:lab3sortp1_3\|out0\[0\]" {  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525212584855 ""}  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525212584855 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sort4:sort4_1\|bubble4:bubble4_3\|lab3sortp1:lab3sortp1_1\|out0\[0\] " "Latch sort4:sort4_1\|bubble4:bubble4_3\|lab3sortp1:lab3sortp1_1\|out0\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sort4:sort4_1\|bubble4:bubble4_2\|lab3sortp1:lab3sortp1_1\|out1\[0\] " "Ports D and ENA on the latch are fed by the same signal sort4:sort4_1\|bubble4:bubble4_2\|lab3sortp1:lab3sortp1_1\|out1\[0\]" {  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525212584855 ""}  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525212584855 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sort4:sort4_1\|bubble4:bubble4_2\|lab3sortp1:lab3sortp1_2\|out1\[1\] " "Latch sort4:sort4_1\|bubble4:bubble4_2\|lab3sortp1:lab3sortp1_2\|out1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sort4:sort4_1\|bubble4:bubble4_1\|lab3sortp1:lab3sortp1_3\|out1\[1\] " "Ports D and ENA on the latch are fed by the same signal sort4:sort4_1\|bubble4:bubble4_1\|lab3sortp1:lab3sortp1_3\|out1\[1\]" {  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525212584856 ""}  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525212584856 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sort4:sort4_1\|bubble4:bubble4_2\|lab3sortp1:lab3sortp1_1\|out1\[1\] " "Latch sort4:sort4_1\|bubble4:bubble4_2\|lab3sortp1:lab3sortp1_1\|out1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sort4:sort4_1\|bubble4:bubble4_1\|lab3sortp1:lab3sortp1_2\|out1\[1\] " "Ports D and ENA on the latch are fed by the same signal sort4:sort4_1\|bubble4:bubble4_1\|lab3sortp1:lab3sortp1_2\|out1\[1\]" {  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525212584856 ""}  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525212584856 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sort4:sort4_1\|bubble4:bubble4_2\|lab3sortp1:lab3sortp1_1\|out1\[3\] " "Latch sort4:sort4_1\|bubble4:bubble4_2\|lab3sortp1:lab3sortp1_1\|out1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sort4:sort4_1\|bubble4:bubble4_1\|lab3sortp1:lab3sortp1_2\|out1\[3\] " "Ports D and ENA on the latch are fed by the same signal sort4:sort4_1\|bubble4:bubble4_1\|lab3sortp1:lab3sortp1_2\|out1\[3\]" {  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525212584856 ""}  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525212584856 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sort4:sort4_1\|bubble4:bubble4_2\|lab3sortp1:lab3sortp1_2\|out1\[3\] " "Latch sort4:sort4_1\|bubble4:bubble4_2\|lab3sortp1:lab3sortp1_2\|out1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sort4:sort4_1\|bubble4:bubble4_1\|lab3sortp1:lab3sortp1_3\|out1\[3\] " "Ports D and ENA on the latch are fed by the same signal sort4:sort4_1\|bubble4:bubble4_1\|lab3sortp1:lab3sortp1_3\|out1\[3\]" {  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525212584856 ""}  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525212584856 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sort4:sort4_1\|bubble4:bubble4_2\|lab3sortp1:lab3sortp1_1\|out1\[2\] " "Latch sort4:sort4_1\|bubble4:bubble4_2\|lab3sortp1:lab3sortp1_1\|out1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sort4:sort4_1\|bubble4:bubble4_1\|lab3sortp1:lab3sortp1_2\|out1\[2\] " "Ports D and ENA on the latch are fed by the same signal sort4:sort4_1\|bubble4:bubble4_1\|lab3sortp1:lab3sortp1_2\|out1\[2\]" {  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525212584856 ""}  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525212584856 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sort4:sort4_1\|bubble4:bubble4_2\|lab3sortp1:lab3sortp1_2\|out1\[2\] " "Latch sort4:sort4_1\|bubble4:bubble4_2\|lab3sortp1:lab3sortp1_2\|out1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sort4:sort4_1\|bubble4:bubble4_1\|lab3sortp1:lab3sortp1_3\|out1\[2\] " "Ports D and ENA on the latch are fed by the same signal sort4:sort4_1\|bubble4:bubble4_1\|lab3sortp1:lab3sortp1_3\|out1\[2\]" {  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525212584856 ""}  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525212584856 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sort4:sort4_1\|bubble4:bubble4_2\|lab3sortp1:lab3sortp1_1\|out1\[0\] " "Latch sort4:sort4_1\|bubble4:bubble4_2\|lab3sortp1:lab3sortp1_1\|out1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sort4:sort4_1\|bubble4:bubble4_1\|lab3sortp1:lab3sortp1_2\|out1\[0\] " "Ports D and ENA on the latch are fed by the same signal sort4:sort4_1\|bubble4:bubble4_1\|lab3sortp1:lab3sortp1_2\|out1\[0\]" {  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525212584856 ""}  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525212584856 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sort4:sort4_1\|bubble4:bubble4_2\|lab3sortp1:lab3sortp1_2\|out1\[0\] " "Latch sort4:sort4_1\|bubble4:bubble4_2\|lab3sortp1:lab3sortp1_2\|out1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sort4:sort4_1\|bubble4:bubble4_1\|lab3sortp1:lab3sortp1_3\|out1\[0\] " "Ports D and ENA on the latch are fed by the same signal sort4:sort4_1\|bubble4:bubble4_1\|lab3sortp1:lab3sortp1_3\|out1\[0\]" {  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525212584857 ""}  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525212584857 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sort4:sort4_1\|bubble4:bubble4_2\|lab3sortp1:lab3sortp1_2\|out0\[1\] " "Latch sort4:sort4_1\|bubble4:bubble4_2\|lab3sortp1:lab3sortp1_2\|out0\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sort4:sort4_1\|bubble4:bubble4_2\|lab3sortp1:lab3sortp1_1\|out0\[1\] " "Ports D and ENA on the latch are fed by the same signal sort4:sort4_1\|bubble4:bubble4_2\|lab3sortp1:lab3sortp1_1\|out0\[1\]" {  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525212584857 ""}  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525212584857 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sort4:sort4_1\|bubble4:bubble4_1\|lab3sortp1:lab3sortp1_3\|out0\[1\] " "Latch sort4:sort4_1\|bubble4:bubble4_1\|lab3sortp1:lab3sortp1_3\|out0\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sort4:sort4_1\|bubble4:bubble4_1\|lab3sortp1:lab3sortp1_2\|out0\[1\] " "Ports D and ENA on the latch are fed by the same signal sort4:sort4_1\|bubble4:bubble4_1\|lab3sortp1:lab3sortp1_2\|out0\[1\]" {  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525212584857 ""}  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525212584857 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sort4:sort4_1\|bubble4:bubble4_1\|lab3sortp1:lab3sortp1_3\|out0\[3\] " "Latch sort4:sort4_1\|bubble4:bubble4_1\|lab3sortp1:lab3sortp1_3\|out0\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sort4:sort4_1\|bubble4:bubble4_1\|lab3sortp1:lab3sortp1_2\|out0\[3\] " "Ports D and ENA on the latch are fed by the same signal sort4:sort4_1\|bubble4:bubble4_1\|lab3sortp1:lab3sortp1_2\|out0\[3\]" {  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525212584857 ""}  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525212584857 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sort4:sort4_1\|bubble4:bubble4_2\|lab3sortp1:lab3sortp1_2\|out0\[3\] " "Latch sort4:sort4_1\|bubble4:bubble4_2\|lab3sortp1:lab3sortp1_2\|out0\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sort4:sort4_1\|bubble4:bubble4_2\|lab3sortp1:lab3sortp1_1\|out0\[3\] " "Ports D and ENA on the latch are fed by the same signal sort4:sort4_1\|bubble4:bubble4_2\|lab3sortp1:lab3sortp1_1\|out0\[3\]" {  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525212584857 ""}  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525212584857 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sort4:sort4_1\|bubble4:bubble4_1\|lab3sortp1:lab3sortp1_3\|out0\[2\] " "Latch sort4:sort4_1\|bubble4:bubble4_1\|lab3sortp1:lab3sortp1_3\|out0\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sort4:sort4_1\|bubble4:bubble4_1\|lab3sortp1:lab3sortp1_2\|out0\[2\] " "Ports D and ENA on the latch are fed by the same signal sort4:sort4_1\|bubble4:bubble4_1\|lab3sortp1:lab3sortp1_2\|out0\[2\]" {  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525212584857 ""}  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525212584857 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sort4:sort4_1\|bubble4:bubble4_2\|lab3sortp1:lab3sortp1_2\|out0\[2\] " "Latch sort4:sort4_1\|bubble4:bubble4_2\|lab3sortp1:lab3sortp1_2\|out0\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sort4:sort4_1\|bubble4:bubble4_2\|lab3sortp1:lab3sortp1_1\|out0\[2\] " "Ports D and ENA on the latch are fed by the same signal sort4:sort4_1\|bubble4:bubble4_2\|lab3sortp1:lab3sortp1_1\|out0\[2\]" {  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525212584857 ""}  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525212584857 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sort4:sort4_1\|bubble4:bubble4_1\|lab3sortp1:lab3sortp1_3\|out0\[0\] " "Latch sort4:sort4_1\|bubble4:bubble4_1\|lab3sortp1:lab3sortp1_3\|out0\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sort4:sort4_1\|bubble4:bubble4_1\|lab3sortp1:lab3sortp1_2\|out0\[0\] " "Ports D and ENA on the latch are fed by the same signal sort4:sort4_1\|bubble4:bubble4_1\|lab3sortp1:lab3sortp1_2\|out0\[0\]" {  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525212584857 ""}  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525212584857 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sort4:sort4_1\|bubble4:bubble4_2\|lab3sortp1:lab3sortp1_2\|out0\[0\] " "Latch sort4:sort4_1\|bubble4:bubble4_2\|lab3sortp1:lab3sortp1_2\|out0\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sort4:sort4_1\|bubble4:bubble4_2\|lab3sortp1:lab3sortp1_1\|out0\[0\] " "Ports D and ENA on the latch are fed by the same signal sort4:sort4_1\|bubble4:bubble4_2\|lab3sortp1:lab3sortp1_1\|out0\[0\]" {  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525212584858 ""}  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525212584858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sort4:sort4_1\|bubble4:bubble4_1\|lab3sortp1:lab3sortp1_3\|out1\[1\] " "Latch sort4:sort4_1\|bubble4:bubble4_1\|lab3sortp1:lab3sortp1_3\|out1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sort4:sort4_1\|bubble4:bubble4_1\|lab3sortp1:lab3sortp1_2\|out0\[1\] " "Ports D and ENA on the latch are fed by the same signal sort4:sort4_1\|bubble4:bubble4_1\|lab3sortp1:lab3sortp1_2\|out0\[1\]" {  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525212584858 ""}  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525212584858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sort4:sort4_1\|bubble4:bubble4_2\|lab3sortp1:lab3sortp1_1\|out0\[1\] " "Latch sort4:sort4_1\|bubble4:bubble4_2\|lab3sortp1:lab3sortp1_1\|out0\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sort4:sort4_1\|bubble4:bubble4_1\|lab3sortp1:lab3sortp1_1\|out1\[1\] " "Ports D and ENA on the latch are fed by the same signal sort4:sort4_1\|bubble4:bubble4_1\|lab3sortp1:lab3sortp1_1\|out1\[1\]" {  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525212584858 ""}  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525212584858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sort4:sort4_1\|bubble4:bubble4_1\|lab3sortp1:lab3sortp1_3\|out1\[3\] " "Latch sort4:sort4_1\|bubble4:bubble4_1\|lab3sortp1:lab3sortp1_3\|out1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sort4:sort4_1\|bubble4:bubble4_1\|lab3sortp1:lab3sortp1_2\|out0\[3\] " "Ports D and ENA on the latch are fed by the same signal sort4:sort4_1\|bubble4:bubble4_1\|lab3sortp1:lab3sortp1_2\|out0\[3\]" {  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525212584858 ""}  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525212584858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sort4:sort4_1\|bubble4:bubble4_2\|lab3sortp1:lab3sortp1_1\|out0\[3\] " "Latch sort4:sort4_1\|bubble4:bubble4_2\|lab3sortp1:lab3sortp1_1\|out0\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sort4:sort4_1\|bubble4:bubble4_1\|lab3sortp1:lab3sortp1_1\|out1\[3\] " "Ports D and ENA on the latch are fed by the same signal sort4:sort4_1\|bubble4:bubble4_1\|lab3sortp1:lab3sortp1_1\|out1\[3\]" {  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525212584858 ""}  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525212584858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sort4:sort4_1\|bubble4:bubble4_1\|lab3sortp1:lab3sortp1_3\|out1\[2\] " "Latch sort4:sort4_1\|bubble4:bubble4_1\|lab3sortp1:lab3sortp1_3\|out1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[1\] " "Ports D and ENA on the latch are fed by the same signal SW\[1\]" {  } { { "top.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3top/synthesis/top.v" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525212584858 ""}  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525212584858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sort4:sort4_1\|bubble4:bubble4_2\|lab3sortp1:lab3sortp1_1\|out0\[2\] " "Latch sort4:sort4_1\|bubble4:bubble4_2\|lab3sortp1:lab3sortp1_1\|out0\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sort4:sort4_1\|bubble4:bubble4_1\|lab3sortp1:lab3sortp1_1\|out1\[2\] " "Ports D and ENA on the latch are fed by the same signal sort4:sort4_1\|bubble4:bubble4_1\|lab3sortp1:lab3sortp1_1\|out1\[2\]" {  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525212584858 ""}  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525212584858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sort4:sort4_1\|bubble4:bubble4_1\|lab3sortp1:lab3sortp1_3\|out1\[0\] " "Latch sort4:sort4_1\|bubble4:bubble4_1\|lab3sortp1:lab3sortp1_3\|out1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sort4:sort4_1\|bubble4:bubble4_1\|lab3sortp1:lab3sortp1_2\|out0\[0\] " "Ports D and ENA on the latch are fed by the same signal sort4:sort4_1\|bubble4:bubble4_1\|lab3sortp1:lab3sortp1_2\|out0\[0\]" {  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525212584859 ""}  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525212584859 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sort4:sort4_1\|bubble4:bubble4_2\|lab3sortp1:lab3sortp1_1\|out0\[0\] " "Latch sort4:sort4_1\|bubble4:bubble4_2\|lab3sortp1:lab3sortp1_1\|out0\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sort4:sort4_1\|bubble4:bubble4_1\|lab3sortp1:lab3sortp1_1\|out1\[0\] " "Ports D and ENA on the latch are fed by the same signal sort4:sort4_1\|bubble4:bubble4_1\|lab3sortp1:lab3sortp1_1\|out1\[0\]" {  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525212584859 ""}  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525212584859 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sort4:sort4_1\|bubble4:bubble4_1\|lab3sortp1:lab3sortp1_2\|out1\[1\] " "Latch sort4:sort4_1\|bubble4:bubble4_1\|lab3sortp1:lab3sortp1_2\|out1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sort4:sort4_1\|bubble4:bubble4_1\|lab3sortp1:lab3sortp1_1\|out0\[1\] " "Ports D and ENA on the latch are fed by the same signal sort4:sort4_1\|bubble4:bubble4_1\|lab3sortp1:lab3sortp1_1\|out0\[1\]" {  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525212584859 ""}  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525212584859 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sort4:sort4_1\|bubble4:bubble4_1\|lab3sortp1:lab3sortp1_1\|out1\[1\] " "Latch sort4:sort4_1\|bubble4:bubble4_1\|lab3sortp1:lab3sortp1_1\|out1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "top.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3top/synthesis/top.v" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525212584859 ""}  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525212584859 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sort4:sort4_1\|bubble4:bubble4_1\|lab3sortp1:lab3sortp1_1\|out1\[3\] " "Latch sort4:sort4_1\|bubble4:bubble4_1\|lab3sortp1:lab3sortp1_1\|out1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "top.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3top/synthesis/top.v" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525212584859 ""}  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525212584859 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sort4:sort4_1\|bubble4:bubble4_1\|lab3sortp1:lab3sortp1_2\|out1\[3\] " "Latch sort4:sort4_1\|bubble4:bubble4_1\|lab3sortp1:lab3sortp1_2\|out1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "top.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3top/synthesis/top.v" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525212584859 ""}  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525212584859 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sort4:sort4_1\|bubble4:bubble4_1\|lab3sortp1:lab3sortp1_1\|out1\[2\] " "Latch sort4:sort4_1\|bubble4:bubble4_1\|lab3sortp1:lab3sortp1_1\|out1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "top.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3top/synthesis/top.v" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525212584859 ""}  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525212584859 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sort4:sort4_1\|bubble4:bubble4_1\|lab3sortp1:lab3sortp1_2\|out1\[2\] " "Latch sort4:sort4_1\|bubble4:bubble4_1\|lab3sortp1:lab3sortp1_2\|out1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "top.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3top/synthesis/top.v" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525212584859 ""}  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525212584859 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sort4:sort4_1\|bubble4:bubble4_1\|lab3sortp1:lab3sortp1_1\|out1\[0\] " "Latch sort4:sort4_1\|bubble4:bubble4_1\|lab3sortp1:lab3sortp1_1\|out1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[1\] " "Ports D and ENA on the latch are fed by the same signal SW\[1\]" {  } { { "top.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3top/synthesis/top.v" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525212584859 ""}  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525212584859 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sort4:sort4_1\|bubble4:bubble4_1\|lab3sortp1:lab3sortp1_2\|out1\[0\] " "Latch sort4:sort4_1\|bubble4:bubble4_1\|lab3sortp1:lab3sortp1_2\|out1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[1\] " "Ports D and ENA on the latch are fed by the same signal SW\[1\]" {  } { { "top.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3top/synthesis/top.v" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525212584859 ""}  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525212584859 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sort4:sort4_1\|bubble4:bubble4_1\|lab3sortp1:lab3sortp1_2\|out0\[1\] " "Latch sort4:sort4_1\|bubble4:bubble4_1\|lab3sortp1:lab3sortp1_2\|out0\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sort4:sort4_1\|bubble4:bubble4_1\|lab3sortp1:lab3sortp1_1\|out0\[1\] " "Ports D and ENA on the latch are fed by the same signal sort4:sort4_1\|bubble4:bubble4_1\|lab3sortp1:lab3sortp1_1\|out0\[1\]" {  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525212584859 ""}  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525212584859 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sort4:sort4_1\|bubble4:bubble4_1\|lab3sortp1:lab3sortp1_2\|out0\[3\] " "Latch sort4:sort4_1\|bubble4:bubble4_1\|lab3sortp1:lab3sortp1_2\|out0\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sort4:sort4_1\|bubble4:bubble4_1\|lab3sortp1:lab3sortp1_1\|out0\[3\] " "Ports D and ENA on the latch are fed by the same signal sort4:sort4_1\|bubble4:bubble4_1\|lab3sortp1:lab3sortp1_1\|out0\[3\]" {  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525212584859 ""}  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525212584859 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sort4:sort4_1\|bubble4:bubble4_1\|lab3sortp1:lab3sortp1_2\|out0\[2\] " "Latch sort4:sort4_1\|bubble4:bubble4_1\|lab3sortp1:lab3sortp1_2\|out0\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sort4:sort4_1\|bubble4:bubble4_1\|lab3sortp1:lab3sortp1_1\|out0\[2\] " "Ports D and ENA on the latch are fed by the same signal sort4:sort4_1\|bubble4:bubble4_1\|lab3sortp1:lab3sortp1_1\|out0\[2\]" {  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525212584860 ""}  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525212584860 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sort4:sort4_1\|bubble4:bubble4_1\|lab3sortp1:lab3sortp1_2\|out0\[0\] " "Latch sort4:sort4_1\|bubble4:bubble4_1\|lab3sortp1:lab3sortp1_2\|out0\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sort4:sort4_1\|bubble4:bubble4_1\|lab3sortp1:lab3sortp1_1\|out0\[0\] " "Ports D and ENA on the latch are fed by the same signal sort4:sort4_1\|bubble4:bubble4_1\|lab3sortp1:lab3sortp1_1\|out0\[0\]" {  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525212584860 ""}  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525212584860 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sort4:sort4_1\|bubble4:bubble4_1\|lab3sortp1:lab3sortp1_1\|out0\[1\] " "Latch sort4:sort4_1\|bubble4:bubble4_1\|lab3sortp1:lab3sortp1_1\|out0\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "top.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3top/synthesis/top.v" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525212584860 ""}  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525212584860 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sort4:sort4_1\|bubble4:bubble4_1\|lab3sortp1:lab3sortp1_1\|out0\[3\] " "Latch sort4:sort4_1\|bubble4:bubble4_1\|lab3sortp1:lab3sortp1_1\|out0\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "top.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3top/synthesis/top.v" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525212584860 ""}  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525212584860 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sort4:sort4_1\|bubble4:bubble4_1\|lab3sortp1:lab3sortp1_1\|out0\[2\] " "Latch sort4:sort4_1\|bubble4:bubble4_1\|lab3sortp1:lab3sortp1_1\|out0\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "top.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3top/synthesis/top.v" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525212584860 ""}  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525212584860 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sort4:sort4_1\|bubble4:bubble4_1\|lab3sortp1:lab3sortp1_1\|out0\[0\] " "Latch sort4:sort4_1\|bubble4:bubble4_1\|lab3sortp1:lab3sortp1_1\|out0\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[1\] " "Ports D and ENA on the latch are fed by the same signal SW\[1\]" {  } { { "top.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3top/synthesis/top.v" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525212584860 ""}  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525212584860 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sort4:sort4_1\|bubble4:bubble4_1\|lab3sortp1:lab3sortp1_1\|out1\[1\] " "LATCH primitive \"sort4:sort4_1\|bubble4:bubble4_1\|lab3sortp1:lab3sortp1_1\|out1\[1\]\" is permanently enabled" {  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1525212584946 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sort4:sort4_1\|bubble4:bubble4_1\|lab3sortp1:lab3sortp1_1\|out1\[3\] " "LATCH primitive \"sort4:sort4_1\|bubble4:bubble4_1\|lab3sortp1:lab3sortp1_1\|out1\[3\]\" is permanently enabled" {  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1525212584946 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sort4:sort4_1\|bubble4:bubble4_1\|lab3sortp1:lab3sortp1_1\|out1\[2\] " "LATCH primitive \"sort4:sort4_1\|bubble4:bubble4_1\|lab3sortp1:lab3sortp1_1\|out1\[2\]\" is permanently enabled" {  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1525212584946 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sort4:sort4_1\|bubble4:bubble4_1\|lab3sortp1:lab3sortp1_1\|out1\[0\] " "LATCH primitive \"sort4:sort4_1\|bubble4:bubble4_1\|lab3sortp1:lab3sortp1_1\|out1\[0\]\" is permanently enabled" {  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1525212584949 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sort4:sort4_1\|bubble4:bubble4_1\|lab3sortp1:lab3sortp1_1\|out0\[1\] " "LATCH primitive \"sort4:sort4_1\|bubble4:bubble4_1\|lab3sortp1:lab3sortp1_1\|out0\[1\]\" is permanently enabled" {  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1525212584949 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sort4:sort4_1\|bubble4:bubble4_1\|lab3sortp1:lab3sortp1_1\|out0\[3\] " "LATCH primitive \"sort4:sort4_1\|bubble4:bubble4_1\|lab3sortp1:lab3sortp1_1\|out0\[3\]\" is permanently enabled" {  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1525212584949 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sort4:sort4_1\|bubble4:bubble4_1\|lab3sortp1:lab3sortp1_1\|out0\[2\] " "LATCH primitive \"sort4:sort4_1\|bubble4:bubble4_1\|lab3sortp1:lab3sortp1_1\|out0\[2\]\" is permanently enabled" {  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1525212584949 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sort4:sort4_1\|bubble4:bubble4_1\|lab3sortp1:lab3sortp1_1\|out0\[0\] " "LATCH primitive \"sort4:sort4_1\|bubble4:bubble4_1\|lab3sortp1:lab3sortp1_1\|out0\[0\]\" is permanently enabled" {  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1525212584949 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "sort4:sort4_1\|bubble4:bubble4_1\|lab3sortp1:lab3sortp1_2\|out1\[2\] sort4:sort4_1\|bubble4:bubble4_1\|lab3sortp1:lab3sortp1_2\|out1\[3\] " "Duplicate LATCH primitive \"sort4:sort4_1\|bubble4:bubble4_1\|lab3sortp1:lab3sortp1_2\|out1\[2\]\" merged with LATCH primitive \"sort4:sort4_1\|bubble4:bubble4_1\|lab3sortp1:lab3sortp1_2\|out1\[3\]\"" {  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525212584980 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1525212584980 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3top/synthesis/top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525212584994 "|top|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] VCC " "Pin \"HEX0\[7\]\" is stuck at VCC" {  } { { "top.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3top/synthesis/top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525212584994 "|top|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] VCC " "Pin \"HEX2\[7\]\" is stuck at VCC" {  } { { "top.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3top/synthesis/top.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525212584994 "|top|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] VCC " "Pin \"HEX3\[7\]\" is stuck at VCC" {  } { { "top.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3top/synthesis/top.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525212584994 "|top|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] VCC " "Pin \"HEX4\[7\]\" is stuck at VCC" {  } { { "top.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3top/synthesis/top.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525212584994 "|top|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] VCC " "Pin \"HEX5\[7\]\" is stuck at VCC" {  } { { "top.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3top/synthesis/top.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525212584994 "|top|HEX5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3top/synthesis/top.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525212584994 "|top|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3top/synthesis/top.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525212584994 "|top|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3top/synthesis/top.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525212584994 "|top|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3top/synthesis/top.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525212584994 "|top|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3top/synthesis/top.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525212584994 "|top|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3top/synthesis/top.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525212584994 "|top|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3top/synthesis/top.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525212584994 "|top|LEDR[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1525212584994 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1525212585067 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sort4:sort4_1\|bubble4:bubble4_1\|lab3sortp1:lab3sortp1_2\|out1\[0\] " "LATCH primitive \"sort4:sort4_1\|bubble4:bubble4_1\|lab3sortp1:lab3sortp1_2\|out1\[0\]\" is permanently enabled" {  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1525212585376 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sort4:sort4_1\|bubble4:bubble4_1\|lab3sortp1:lab3sortp1_2\|out1\[1\] " "LATCH primitive \"sort4:sort4_1\|bubble4:bubble4_1\|lab3sortp1:lab3sortp1_2\|out1\[1\]\" is permanently enabled" {  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1525212585376 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sort4:sort4_1\|bubble4:bubble4_1\|lab3sortp1:lab3sortp1_2\|out1\[3\] " "LATCH primitive \"sort4:sort4_1\|bubble4:bubble4_1\|lab3sortp1:lab3sortp1_2\|out1\[3\]\" is permanently enabled" {  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1525212585376 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sort4:sort4_1\|bubble4:bubble4_1\|lab3sortp1:lab3sortp1_2\|out0\[3\] " "LATCH primitive \"sort4:sort4_1\|bubble4:bubble4_1\|lab3sortp1:lab3sortp1_2\|out0\[3\]\" is permanently enabled" {  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1525212585376 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sort4:sort4_1\|bubble4:bubble4_1\|lab3sortp1:lab3sortp1_2\|out0\[2\] " "LATCH primitive \"sort4:sort4_1\|bubble4:bubble4_1\|lab3sortp1:lab3sortp1_2\|out0\[2\]\" is permanently enabled" {  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1525212585376 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sort4:sort4_1\|bubble4:bubble4_1\|lab3sortp1:lab3sortp1_2\|out0\[1\] " "LATCH primitive \"sort4:sort4_1\|bubble4:bubble4_1\|lab3sortp1:lab3sortp1_2\|out0\[1\]\" is permanently enabled" {  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1525212585376 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sort4:sort4_1\|bubble4:bubble4_2\|lab3sortp1:lab3sortp1_1\|out1\[0\] " "LATCH primitive \"sort4:sort4_1\|bubble4:bubble4_2\|lab3sortp1:lab3sortp1_1\|out1\[0\]\" is permanently enabled" {  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1525212585388 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sort4:sort4_1\|bubble4:bubble4_2\|lab3sortp1:lab3sortp1_1\|out1\[3\] " "LATCH primitive \"sort4:sort4_1\|bubble4:bubble4_2\|lab3sortp1:lab3sortp1_1\|out1\[3\]\" is permanently enabled" {  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1525212585388 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sort4:sort4_1\|bubble4:bubble4_2\|lab3sortp1:lab3sortp1_1\|out1\[2\] " "LATCH primitive \"sort4:sort4_1\|bubble4:bubble4_2\|lab3sortp1:lab3sortp1_1\|out1\[2\]\" is permanently enabled" {  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1525212585388 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sort4:sort4_1\|bubble4:bubble4_2\|lab3sortp1:lab3sortp1_1\|out0\[0\] " "LATCH primitive \"sort4:sort4_1\|bubble4:bubble4_2\|lab3sortp1:lab3sortp1_1\|out0\[0\]\" is permanently enabled" {  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1525212585390 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sort4:sort4_1\|bubble4:bubble4_2\|lab3sortp1:lab3sortp1_1\|out0\[3\] " "LATCH primitive \"sort4:sort4_1\|bubble4:bubble4_2\|lab3sortp1:lab3sortp1_1\|out0\[3\]\" is permanently enabled" {  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1525212585390 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sort4:sort4_1\|bubble4:bubble4_2\|lab3sortp1:lab3sortp1_1\|out0\[2\] " "LATCH primitive \"sort4:sort4_1\|bubble4:bubble4_2\|lab3sortp1:lab3sortp1_1\|out0\[2\]\" is permanently enabled" {  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1525212585390 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sort4:sort4_1\|bubble4:bubble4_2\|lab3sortp1:lab3sortp1_1\|out0\[1\] " "LATCH primitive \"sort4:sort4_1\|bubble4:bubble4_2\|lab3sortp1:lab3sortp1_1\|out0\[1\]\" is permanently enabled" {  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1525212585390 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sort4:sort4_1\|bubble4:bubble4_1\|lab3sortp1:lab3sortp1_3\|out0\[3\] " "LATCH primitive \"sort4:sort4_1\|bubble4:bubble4_1\|lab3sortp1:lab3sortp1_3\|out0\[3\]\" is permanently enabled" {  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1525212585390 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sort4:sort4_1\|bubble4:bubble4_1\|lab3sortp1:lab3sortp1_3\|out0\[1\] " "LATCH primitive \"sort4:sort4_1\|bubble4:bubble4_1\|lab3sortp1:lab3sortp1_3\|out0\[1\]\" is permanently enabled" {  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1525212585390 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sort4:sort4_1\|bubble4:bubble4_1\|lab3sortp1:lab3sortp1_3\|out1\[0\] " "LATCH primitive \"sort4:sort4_1\|bubble4:bubble4_1\|lab3sortp1:lab3sortp1_3\|out1\[0\]\" is permanently enabled" {  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1525212585390 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sort4:sort4_1\|bubble4:bubble4_1\|lab3sortp1:lab3sortp1_3\|out1\[2\] " "LATCH primitive \"sort4:sort4_1\|bubble4:bubble4_1\|lab3sortp1:lab3sortp1_3\|out1\[2\]\" is permanently enabled" {  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1525212585390 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sort4:sort4_1\|bubble4:bubble4_1\|lab3sortp1:lab3sortp1_3\|out1\[3\] " "LATCH primitive \"sort4:sort4_1\|bubble4:bubble4_1\|lab3sortp1:lab3sortp1_3\|out1\[3\]\" is permanently enabled" {  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1525212585390 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sort4:sort4_1\|bubble4:bubble4_1\|lab3sortp1:lab3sortp1_3\|out1\[1\] " "LATCH primitive \"sort4:sort4_1\|bubble4:bubble4_1\|lab3sortp1:lab3sortp1_3\|out1\[1\]\" is permanently enabled" {  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1525212585390 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sort4:sort4_1\|bubble4:bubble4_2\|lab3sortp1:lab3sortp1_2\|out1\[0\] " "LATCH primitive \"sort4:sort4_1\|bubble4:bubble4_2\|lab3sortp1:lab3sortp1_2\|out1\[0\]\" is permanently enabled" {  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1525212585391 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sort4:sort4_1\|bubble4:bubble4_2\|lab3sortp1:lab3sortp1_2\|out1\[2\] " "LATCH primitive \"sort4:sort4_1\|bubble4:bubble4_2\|lab3sortp1:lab3sortp1_2\|out1\[2\]\" is permanently enabled" {  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1525212585392 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sort4:sort4_1\|bubble4:bubble4_2\|lab3sortp1:lab3sortp1_2\|out1\[3\] " "LATCH primitive \"sort4:sort4_1\|bubble4:bubble4_2\|lab3sortp1:lab3sortp1_2\|out1\[3\]\" is permanently enabled" {  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1525212585392 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sort4:sort4_1\|bubble4:bubble4_2\|lab3sortp1:lab3sortp1_2\|out1\[1\] " "LATCH primitive \"sort4:sort4_1\|bubble4:bubble4_2\|lab3sortp1:lab3sortp1_2\|out1\[1\]\" is permanently enabled" {  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1525212585392 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sort4:sort4_1\|bubble4:bubble4_2\|lab3sortp1:lab3sortp1_2\|out0\[0\] " "LATCH primitive \"sort4:sort4_1\|bubble4:bubble4_2\|lab3sortp1:lab3sortp1_2\|out0\[0\]\" is permanently enabled" {  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1525212585392 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sort4:sort4_1\|bubble4:bubble4_2\|lab3sortp1:lab3sortp1_2\|out0\[3\] " "LATCH primitive \"sort4:sort4_1\|bubble4:bubble4_2\|lab3sortp1:lab3sortp1_2\|out0\[3\]\" is permanently enabled" {  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1525212585392 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sort4:sort4_1\|bubble4:bubble4_2\|lab3sortp1:lab3sortp1_2\|out0\[2\] " "LATCH primitive \"sort4:sort4_1\|bubble4:bubble4_2\|lab3sortp1:lab3sortp1_2\|out0\[2\]\" is permanently enabled" {  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1525212585392 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sort4:sort4_1\|bubble4:bubble4_2\|lab3sortp1:lab3sortp1_3\|out0\[0\] " "LATCH primitive \"sort4:sort4_1\|bubble4:bubble4_2\|lab3sortp1:lab3sortp1_3\|out0\[0\]\" is permanently enabled" {  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1525212585393 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sort4:sort4_1\|bubble4:bubble4_2\|lab3sortp1:lab3sortp1_3\|out0\[3\] " "LATCH primitive \"sort4:sort4_1\|bubble4:bubble4_2\|lab3sortp1:lab3sortp1_3\|out0\[3\]\" is permanently enabled" {  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1525212585393 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sort4:sort4_1\|bubble4:bubble4_2\|lab3sortp1:lab3sortp1_3\|out0\[1\] " "LATCH primitive \"sort4:sort4_1\|bubble4:bubble4_2\|lab3sortp1:lab3sortp1_3\|out0\[1\]\" is permanently enabled" {  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1525212585394 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sort4:sort4_1\|bubble4:bubble4_2\|lab3sortp1:lab3sortp1_3\|out1\[0\] " "LATCH primitive \"sort4:sort4_1\|bubble4:bubble4_2\|lab3sortp1:lab3sortp1_3\|out1\[0\]\" is permanently enabled" {  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1525212585394 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sort4:sort4_1\|bubble4:bubble4_2\|lab3sortp1:lab3sortp1_3\|out1\[2\] " "LATCH primitive \"sort4:sort4_1\|bubble4:bubble4_2\|lab3sortp1:lab3sortp1_3\|out1\[2\]\" is permanently enabled" {  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1525212585394 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sort4:sort4_1\|bubble4:bubble4_2\|lab3sortp1:lab3sortp1_3\|out1\[3\] " "LATCH primitive \"sort4:sort4_1\|bubble4:bubble4_2\|lab3sortp1:lab3sortp1_3\|out1\[3\]\" is permanently enabled" {  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1525212585394 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sort4:sort4_1\|bubble4:bubble4_3\|lab3sortp1:lab3sortp1_1\|out1\[0\] " "LATCH primitive \"sort4:sort4_1\|bubble4:bubble4_3\|lab3sortp1:lab3sortp1_1\|out1\[0\]\" is permanently enabled" {  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1525212585395 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sort4:sort4_1\|bubble4:bubble4_3\|lab3sortp1:lab3sortp1_1\|out1\[3\] " "LATCH primitive \"sort4:sort4_1\|bubble4:bubble4_3\|lab3sortp1:lab3sortp1_1\|out1\[3\]\" is permanently enabled" {  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1525212585395 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sort4:sort4_1\|bubble4:bubble4_3\|lab3sortp1:lab3sortp1_1\|out1\[2\] " "LATCH primitive \"sort4:sort4_1\|bubble4:bubble4_3\|lab3sortp1:lab3sortp1_1\|out1\[2\]\" is permanently enabled" {  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1525212585396 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sort4:sort4_1\|bubble4:bubble4_3\|lab3sortp1:lab3sortp1_1\|out0\[0\] " "LATCH primitive \"sort4:sort4_1\|bubble4:bubble4_3\|lab3sortp1:lab3sortp1_1\|out0\[0\]\" is permanently enabled" {  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1525212585396 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sort4:sort4_1\|bubble4:bubble4_3\|lab3sortp1:lab3sortp1_1\|out0\[3\] " "LATCH primitive \"sort4:sort4_1\|bubble4:bubble4_3\|lab3sortp1:lab3sortp1_1\|out0\[3\]\" is permanently enabled" {  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1525212585396 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sort4:sort4_1\|bubble4:bubble4_3\|lab3sortp1:lab3sortp1_1\|out0\[2\] " "LATCH primitive \"sort4:sort4_1\|bubble4:bubble4_3\|lab3sortp1:lab3sortp1_1\|out0\[2\]\" is permanently enabled" {  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1525212585396 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sort4:sort4_1\|bubble4:bubble4_3\|lab3sortp1:lab3sortp1_1\|out0\[1\] " "LATCH primitive \"sort4:sort4_1\|bubble4:bubble4_3\|lab3sortp1:lab3sortp1_1\|out0\[1\]\" is permanently enabled" {  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1525212585396 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sort4:sort4_1\|bubble4:bubble4_3\|lab3sortp1:lab3sortp1_2\|out1\[0\] " "LATCH primitive \"sort4:sort4_1\|bubble4:bubble4_3\|lab3sortp1:lab3sortp1_2\|out1\[0\]\" is permanently enabled" {  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1525212585397 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sort4:sort4_1\|bubble4:bubble4_3\|lab3sortp1:lab3sortp1_2\|out1\[3\] " "LATCH primitive \"sort4:sort4_1\|bubble4:bubble4_3\|lab3sortp1:lab3sortp1_2\|out1\[3\]\" is permanently enabled" {  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1525212585397 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sort4:sort4_1\|bubble4:bubble4_3\|lab3sortp1:lab3sortp1_2\|out1\[2\] " "LATCH primitive \"sort4:sort4_1\|bubble4:bubble4_3\|lab3sortp1:lab3sortp1_2\|out1\[2\]\" is permanently enabled" {  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1525212585398 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sort4:sort4_1\|bubble4:bubble4_3\|lab3sortp1:lab3sortp1_2\|out1\[1\] " "LATCH primitive \"sort4:sort4_1\|bubble4:bubble4_3\|lab3sortp1:lab3sortp1_2\|out1\[1\]\" is permanently enabled" {  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1525212585398 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sort4:sort4_1\|bubble4:bubble4_3\|lab3sortp1:lab3sortp1_2\|out0\[0\] " "LATCH primitive \"sort4:sort4_1\|bubble4:bubble4_3\|lab3sortp1:lab3sortp1_2\|out0\[0\]\" is permanently enabled" {  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1525212585398 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sort4:sort4_1\|bubble4:bubble4_3\|lab3sortp1:lab3sortp1_2\|out0\[3\] " "LATCH primitive \"sort4:sort4_1\|bubble4:bubble4_3\|lab3sortp1:lab3sortp1_2\|out0\[3\]\" is permanently enabled" {  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1525212585398 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sort4:sort4_1\|bubble4:bubble4_3\|lab3sortp1:lab3sortp1_2\|out0\[2\] " "LATCH primitive \"sort4:sort4_1\|bubble4:bubble4_3\|lab3sortp1:lab3sortp1_2\|out0\[2\]\" is permanently enabled" {  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1525212585398 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sort4:sort4_1\|bubble4:bubble4_3\|lab3sortp1:lab3sortp1_3\|out0\[0\] " "LATCH primitive \"sort4:sort4_1\|bubble4:bubble4_3\|lab3sortp1:lab3sortp1_3\|out0\[0\]\" is permanently enabled" {  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1525212585400 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sort4:sort4_1\|bubble4:bubble4_3\|lab3sortp1:lab3sortp1_3\|out0\[3\] " "LATCH primitive \"sort4:sort4_1\|bubble4:bubble4_3\|lab3sortp1:lab3sortp1_3\|out0\[3\]\" is permanently enabled" {  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1525212585400 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sort4:sort4_1\|bubble4:bubble4_3\|lab3sortp1:lab3sortp1_3\|out0\[1\] " "LATCH primitive \"sort4:sort4_1\|bubble4:bubble4_3\|lab3sortp1:lab3sortp1_3\|out0\[1\]\" is permanently enabled" {  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1525212585400 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sort4:sort4_1\|bubble4:bubble4_3\|lab3sortp1:lab3sortp1_3\|out1\[0\] " "LATCH primitive \"sort4:sort4_1\|bubble4:bubble4_3\|lab3sortp1:lab3sortp1_3\|out1\[0\]\" is permanently enabled" {  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1525212585400 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sort4:sort4_1\|bubble4:bubble4_3\|lab3sortp1:lab3sortp1_3\|out1\[3\] " "LATCH primitive \"sort4:sort4_1\|bubble4:bubble4_3\|lab3sortp1:lab3sortp1_3\|out1\[3\]\" is permanently enabled" {  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1525212585401 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sort4:sort4_1\|bubble4:bubble4_3\|lab3sortp1:lab3sortp1_3\|out1\[2\] " "LATCH primitive \"sort4:sort4_1\|bubble4:bubble4_3\|lab3sortp1:lab3sortp1_3\|out1\[2\]\" is permanently enabled" {  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 54 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1525212585401 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1525212585938 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525212585938 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_CLK_10 " "No output dependent on input pin \"ADC_CLK_10\"" {  } { { "top.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3top/synthesis/top.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525212586265 "|top|ADC_CLK_10"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MAX10_CLK1_50 " "No output dependent on input pin \"MAX10_CLK1_50\"" {  } { { "top.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3top/synthesis/top.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525212586265 "|top|MAX10_CLK1_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MAX10_CLK2_50 " "No output dependent on input pin \"MAX10_CLK2_50\"" {  } { { "top.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3top/synthesis/top.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525212586265 "|top|MAX10_CLK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "top.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3top/synthesis/top.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525212586265 "|top|KEY[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1525212586265 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "102 " "Implemented 102 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1525212586266 ""} { "Info" "ICUT_CUT_TM_OPINS" "66 " "Implemented 66 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1525212586266 ""} { "Info" "ICUT_CUT_TM_LCELLS" "29 " "Implemented 29 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1525212586266 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1525212586266 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 235 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 235 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "651 " "Peak virtual memory: 651 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1525212586356 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 01 15:09:46 2018 " "Processing ended: Tue May 01 15:09:46 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1525212586356 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1525212586356 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1525212586356 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1525212586356 ""}
