
msgid ""
msgstr ""
"Project-Id-Version:SpinalHDLReport-Msgid-Bugs-To:POT-Creation-Date:2023-12-01 11:48+0800PO-Revision-Date:YEAR-MO-DA HO:MI+ZONELast-Translator:FULL NAME <EMAIL@ADDRESS>Language:zh_CNLanguage-Team:zh_CN <LL@li.org>Plural-Forms:nplurals=1; plural=0;MIME-Version:1.0Content-Type:text/plain; charset=UTF-8"
"Report-Msgid-Bugs-To:EMAIL@ADDRESS"
"POT-Creation-Date:2023-12-02 00:23+0800"
"PO-Revision-Date:YEAR-MO-DA HO:MI+ZONE"
"Last-Translator:FULL NAME <EMAIL@ADDRESS>"
"Language-Team:LANGUAGE <LL@li.org>"
"MIME-Version:1.0"
"Content-Type:text/plain; charset=UTF-8"
"Content-Transfer-Encoding:8bit"
"Generated-By:Babel 2.13.1"

#: ../../SpinalHDL/Other features/index.rst:3 language
msgid "Other language features"
msgstr "其他语言功能"
#: ../../SpinalHDL/Other features/index.rst:5 language
msgid "The core of the language defines the syntax for many features:"
msgstr "该语言的核心定义了许多功能的语法："
#: ../../SpinalHDL/Other features/index.rst:7 language
msgid "Types / Literals"
msgstr "类型/文字"
#: ../../SpinalHDL/Other features/index.rst:8 language
msgid "Register / Clock domains"
msgstr "寄存器/时钟域"
#: ../../SpinalHDL/Other features/index.rst:9 language
msgid "Component / Area"
msgstr "组件/区域"
#: ../../SpinalHDL/Other features/index.rst:10 language
msgid "RAM / ROM"
msgstr "内存/只读存储器"
#: ../../SpinalHDL/Other features/index.rst:11 language
msgid "When / Switch / Mux"
msgstr "当/切换/复用器"
#: ../../SpinalHDL/Other features/index.rst:12 language
msgid "BlackBox (to integrate VHDL or Verilog IPs inside Spinal)"
msgstr "BlackBox（在 Spinal 内部集成 VHDL 或 Verilog IP）"
#: ../../SpinalHDL/Other features/index.rst:13 language
msgid "SpinalHDL to VHDL converter"
msgstr "SpinalHDL 到 VHDL 转换器"
#: ../../SpinalHDL/Other features/index.rst:15 language
msgid ""
"Then, by using these features, you can define digital hardware, and also "
"build powerful libraries and abstractions. It's one of the major advantages "
"of SpinalHDL over other commonly used HDLs, because you can extend the "
"language without having knowledge about the compiler."
msgstr ""
"然后，通过使用这些功能，您可以定义数字硬件，并构建强大的库和抽象。这是 SpinalHDL 相对于其他常用 HDL "
"的主要优势之一，因为您无需了解编译器即可扩展该语言。"
#: ../../SpinalHDL/Other features/index.rst:18 language
msgid ""
"One good example of this is the :ref:`SpinalHDL lib <lib_introduction>` "
"which adds many utilities, tools, buses, and methodologies."
msgstr "一个很好的例子是 SpinalHDL lib <lib_introduction>`，它添加了许多实用程序、工具、总线和方法。"
#: ../../SpinalHDL/Other features/index.rst:20 language
msgid ""
"To use features introduced in the following chapter you need to ``import "
"spinal.core._`` in your sources."
msgstr "要使用下一章中介绍的功能，您需要在源代码中“import spin.core._”。"
#~ msgid "Introduction"
#~ msgstr "介绍"
