// Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2013.3 (lin64) Build 329390 Wed Oct 16 18:26:55 MDT 2013
// Date        : Thu Oct 24 13:52:27 2013
// Host        : nf-test104.cl.cam.ac.uk running 64-bit Fedora release 16 (Verne)
// Command     : write_verilog -force -mode funcsim
//               /root/NetFPGA-10G-VC709-2013.3/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/vc709_pcie_x8_gen3/vc709_pcie_x8_gen3_funcsim.v
// Design      : vc709_pcie_x8_gen3
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7vx690tffg1761-2
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* X_CORE_INFO = "pcie3_7x_v2_2_pcie_3_0_7vx,Vivado 2013.3" *) (* CHECK_LICENSE_TYPE = "vc709_pcie_x8_gen3,pcie3_7x_v2_2_pcie_3_0_7vx,{}" *) (* CORE_GENERATION_INFO = "vc709_pcie_x8_gen3,pcie3_7x_v2_2_pcie_3_0_7vx,{x_ipProduct=Vivado 2013.3,x_ipVendor=xilinx.com,x_ipLibrary=ip,x_ipName=pcie3_7x,x_ipVersion=2.2,x_ipCoreRevision=0,x_ipLanguage=VERILOG,PL_LINK_CAP_MAX_LINK_SPEED=4,PL_LINK_CAP_MAX_LINK_WIDTH=8,USER_CLK2_FREQ=4,PF0_LINK_CAP_ASPM_SUPPORT=0,C_DATA_WIDTH=256,REF_CLK_FREQ=0,PCIE_LINK_SPEED=3,KEEP_WIDTH=8,ARI_CAP_ENABLE=FALSE,PF0_ARI_CAP_NEXT_FUNC=0x0,AXISTEN_IF_CC_ALIGNMENT_MODE=FALSE,AXISTEN_IF_CQ_ALIGNMENT_MODE=FALSE,AXISTEN_IF_RC_ALIGNMENT_MODE=FALSE,AXISTEN_IF_RC_STRADDLE=TRUE,AXISTEN_IF_RQ_ALIGNMENT_MODE=FALSE,PF0_AER_CAP_ECRC_CHECK_CAPABLE=FALSE,PF0_AER_CAP_ECRC_GEN_CAPABLE=FALSE,PF0_AER_CAP_NEXTPTR=0x300,PF0_ARI_CAP_NEXTPTR=0x000,VF0_ARI_CAP_NEXTPTR=0x000,VF1_ARI_CAP_NEXTPTR=0x000,VF2_ARI_CAP_NEXTPTR=0x000,VF3_ARI_CAP_NEXTPTR=0x000,VF4_ARI_CAP_NEXTPTR=0x000,VF5_ARI_CAP_NEXTPTR=0x000,PF0_BAR0_APERTURE_SIZE=0b01101,PF0_BAR0_CONTROL=0b100,PF0_BAR1_APERTURE_SIZE=0b00000,PF0_BAR1_CONTROL=0b000,PF0_BAR2_APERTURE_SIZE=0b00000,PF0_BAR2_CONTROL=0b000,PF0_BAR3_APERTURE_SIZE=0b00000,PF0_BAR3_CONTROL=0b000,PF0_BAR4_APERTURE_SIZE=0b00000,PF0_BAR4_CONTROL=0b000,PF0_BAR5_APERTURE_SIZE=0b00000,PF0_BAR5_CONTROL=0b000,PF0_CAPABILITY_POINTER=0x80,PF0_CLASS_CODE=0x058000,PF0_VENDOR_ID=0x10EE,PF0_DEVICE_ID=0x7038,PF0_DEV_CAP2_128B_CAS_ATOMIC_COMPLETER_SUPPORT=FALSE,PF0_DEV_CAP2_32B_ATOMIC_COMPLETER_SUPPORT=FALSE,PF0_DEV_CAP2_64B_ATOMIC_COMPLETER_SUPPORT=FALSE,PF0_DEV_CAP2_LTR_SUPPORT=FALSE,PF0_DEV_CAP2_OBFF_SUPPORT=0,PF0_DEV_CAP2_TPH_COMPLETER_SUPPORT=FALSE,PF0_DEV_CAP_EXT_TAG_SUPPORTED=FALSE,PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE=FALSE,PF0_DEV_CAP_MAX_PAYLOAD_SIZE=0b010,PF0_DPA_CAP_NEXTPTR=0x300,PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION0=0x00,PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION1=0x00,PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION2=0x00,PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION3=0x00,PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION4=0x00,PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION5=0x00,PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION6=0x00,PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION7=0x00,PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION0=0x00,PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION1=0x00,PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION2=0x00,PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION3=0x00,PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION4=0x00,PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION5=0x00,PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION6=0x00,PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION7=0x00,PF0_DSN_CAP_NEXTPTR=0x300,PF0_EXPANSION_ROM_APERTURE_SIZE=0b00000,PF0_EXPANSION_ROM_ENABLE=FALSE,PF0_INTERRUPT_PIN=0x01,PF0_LINK_STATUS_SLOT_CLOCK_CONFIG=FALSE,PF0_LTR_CAP_NEXTPTR=0x300,PF0_MSIX_CAP_NEXTPTR=0x00,PF0_MSIX_CAP_PBA_BIR=0,PF0_MSIX_CAP_PBA_OFFSET=0x00000000,PF0_MSIX_CAP_TABLE_BIR=0,PF0_MSIX_CAP_TABLE_OFFSET=0x00000000,PF0_MSIX_CAP_TABLE_SIZE=0x000,PF0_MSI_CAP_MULTIMSGCAP=0,PF0_MSI_CAP_NEXTPTR=0xC0,PF0_PB_CAP_NEXTPTR=0x274,PF0_PM_CAP_NEXTPTR=0x90,PF0_PM_CAP_PMESUPPORT_D0=FALSE,PF0_PM_CAP_PMESUPPORT_D1=FALSE,PF0_PM_CAP_PMESUPPORT_D3HOT=FALSE,PF0_PM_CAP_SUPP_D1_STATE=FALSE,PF0_RBAR_CAP_ENABLE=FALSE,PF0_RBAR_CAP_NEXTPTR=0x300,PF0_RBAR_CAP_SIZE0=0x00000,PF0_RBAR_CAP_SIZE1=0x00000,PF0_RBAR_CAP_SIZE2=0x00000,PF1_RBAR_CAP_SIZE0=0x00000,PF1_RBAR_CAP_SIZE1=0x00000,PF1_RBAR_CAP_SIZE2=0x00000,PF0_REVISION_ID=0x00,PF0_SRIOV_BAR0_APERTURE_SIZE=0b00000,PF0_SRIOV_BAR0_CONTROL=0b000,PF0_SRIOV_BAR1_APERTURE_SIZE=0b00000,PF0_SRIOV_BAR1_CONTROL=0b000,PF0_SRIOV_BAR2_APERTURE_SIZE=0b00000,PF0_SRIOV_BAR2_CONTROL=0b000,PF0_SRIOV_BAR3_APERTURE_SIZE=0b00000,PF0_SRIOV_BAR3_CONTROL=0b000,PF0_SRIOV_BAR4_APERTURE_SIZE=0b00000,PF0_SRIOV_BAR4_CONTROL=0b000,PF0_SRIOV_BAR5_APERTURE_SIZE=0b00000,PF0_SRIOV_BAR5_CONTROL=0b000,PF0_SRIOV_CAP_INITIAL_VF=0x0000,PF0_SRIOV_CAP_NEXTPTR=0x300,PF0_SRIOV_CAP_TOTAL_VF=0x0000,PF0_SRIOV_CAP_VER=0x0,PF0_SRIOV_FIRST_VF_OFFSET=0x0000,PF0_SRIOV_FUNC_DEP_LINK=0x0000,PF0_SRIOV_SUPPORTED_PAGE_SIZE=0x00000553,PF0_SRIOV_VF_DEVICE_ID=0x0000,PF0_SUBSYSTEM_VENDOR_ID=0x10EE,PF0_SUBSYSTEM_ID=0x0007,PF0_TPHR_CAP_ENABLE=FALSE,PF0_TPHR_CAP_NEXTPTR=0x300,VF0_TPHR_CAP_NEXTPTR=0x000,VF1_TPHR_CAP_NEXTPTR=0x000,VF2_TPHR_CAP_NEXTPTR=0x000,VF3_TPHR_CAP_NEXTPTR=0x000,VF4_TPHR_CAP_NEXTPTR=0x000,VF5_TPHR_CAP_NEXTPTR=0x000,PF0_TPHR_CAP_ST_MODE_SEL=0x0,PF0_TPHR_CAP_ST_TABLE_LOC=0x0,PF0_TPHR_CAP_ST_TABLE_SIZE=0x000,PF0_TPHR_CAP_VER=0x1,PF1_TPHR_CAP_ST_MODE_SEL=0x0,PF1_TPHR_CAP_ST_TABLE_LOC=0x0,PF1_TPHR_CAP_ST_TABLE_SIZE=0x000,PF1_TPHR_CAP_VER=0x1,VF0_TPHR_CAP_ST_MODE_SEL=0x0,VF0_TPHR_CAP_ST_TABLE_LOC=0x0,VF0_TPHR_CAP_ST_TABLE_SIZE=0x000,VF0_TPHR_CAP_VER=0x1,VF1_TPHR_CAP_ST_MODE_SEL=0x0,VF1_TPHR_CAP_ST_TABLE_LOC=0x0,VF1_TPHR_CAP_ST_TABLE_SIZE=0x000,VF1_TPHR_CAP_VER=0x1,VF2_TPHR_CAP_ST_MODE_SEL=0x0,VF2_TPHR_CAP_ST_TABLE_LOC=0x0,VF2_TPHR_CAP_ST_TABLE_SIZE=0x000,VF2_TPHR_CAP_VER=0x1,VF3_TPHR_CAP_ST_MODE_SEL=0x0,VF3_TPHR_CAP_ST_TABLE_LOC=0x0,VF3_TPHR_CAP_ST_TABLE_SIZE=0x000,VF3_TPHR_CAP_VER=0x1,VF4_TPHR_CAP_ST_MODE_SEL=0x0,VF4_TPHR_CAP_ST_TABLE_LOC=0x0,VF4_TPHR_CAP_ST_TABLE_SIZE=0x000,VF4_TPHR_CAP_VER=0x1,VF5_TPHR_CAP_ST_MODE_SEL=0x0,VF5_TPHR_CAP_ST_TABLE_LOC=0x0,VF5_TPHR_CAP_ST_TABLE_SIZE=0x000,VF5_TPHR_CAP_VER=0x1,PF0_TPHR_CAP_DEV_SPECIFIC_MODE=TRUE,PF0_TPHR_CAP_INT_VEC_MODE=FALSE,PF1_TPHR_CAP_DEV_SPECIFIC_MODE=TRUE,PF1_TPHR_CAP_INT_VEC_MODE=FALSE,VF0_TPHR_CAP_DEV_SPECIFIC_MODE=TRUE,VF0_TPHR_CAP_INT_VEC_MODE=FALSE,VF1_TPHR_CAP_DEV_SPECIFIC_MODE=TRUE,VF1_TPHR_CAP_INT_VEC_MODE=FALSE,VF2_TPHR_CAP_DEV_SPECIFIC_MODE=TRUE,VF2_TPHR_CAP_INT_VEC_MODE=FALSE,VF3_TPHR_CAP_DEV_SPECIFIC_MODE=TRUE,VF3_TPHR_CAP_INT_VEC_MODE=FALSE,VF4_TPHR_CAP_DEV_SPECIFIC_MODE=TRUE,VF4_TPHR_CAP_INT_VEC_MODE=FALSE,VF5_TPHR_CAP_DEV_SPECIFIC_MODE=TRUE,VF5_TPHR_CAP_INT_VEC_MODE=FALSE,PF0_VC_CAP_NEXTPTR=0x000,SPARE_WORD1=0x00,PF1_AER_CAP_ECRC_CHECK_CAPABLE=FALSE,PF1_AER_CAP_ECRC_GEN_CAPABLE=FALSE,PF1_AER_CAP_NEXTPTR=0x000,PF1_ARI_CAP_NEXTPTR=0x000,PF1_BAR0_APERTURE_SIZE=0b00000,PF1_BAR0_CONTROL=0b000,PF1_BAR1_APERTURE_SIZE=0b00000,PF1_BAR1_CONTROL=0b000,PF1_BAR2_APERTURE_SIZE=0b00000,PF1_BAR2_CONTROL=0b000,PF1_BAR3_APERTURE_SIZE=0b00000,PF1_BAR3_CONTROL=0b000,PF1_BAR4_APERTURE_SIZE=0b00000,PF1_BAR4_CONTROL=0b000,PF1_BAR5_APERTURE_SIZE=0b00000,PF1_BAR5_CONTROL=0b000,PF1_CAPABILITY_POINTER=0x80,PF1_CLASS_CODE=0x058000,PF1_DEVICE_ID=0x7011,PF1_DEV_CAP_MAX_PAYLOAD_SIZE=0b010,PF1_DPA_CAP_NEXTPTR=0x000,PF1_DSN_CAP_NEXTPTR=0x000,PF1_EXPANSION_ROM_APERTURE_SIZE=0b00000,PF1_EXPANSION_ROM_ENABLE=FALSE,PF1_INTERRUPT_PIN=0x00,PF1_MSIX_CAP_NEXTPTR=0x00,PF1_MSIX_CAP_PBA_BIR=0,PF1_MSIX_CAP_PBA_OFFSET=0x00000000,PF1_MSIX_CAP_TABLE_BIR=0,PF1_MSIX_CAP_TABLE_OFFSET=0x00000000,PF1_MSIX_CAP_TABLE_SIZE=0x000,PF1_MSI_CAP_MULTIMSGCAP=0,PF1_MSI_CAP_NEXTPTR=0x00,PF1_PB_CAP_NEXTPTR=0x000,PF1_PM_CAP_NEXTPTR=0x00,PF1_RBAR_CAP_ENABLE=FALSE,PF1_RBAR_CAP_NEXTPTR=0x000,PF1_REVISION_ID=0x00,PF1_SRIOV_BAR0_APERTURE_SIZE=0b00000,PF1_SRIOV_BAR0_CONTROL=0b000,PF1_SRIOV_BAR1_APERTURE_SIZE=0b00000,PF1_SRIOV_BAR1_CONTROL=0b000,PF1_SRIOV_BAR2_APERTURE_SIZE=0b00000,PF1_SRIOV_BAR2_CONTROL=0b000,PF1_SRIOV_BAR3_APERTURE_SIZE=0b00000,PF1_SRIOV_BAR3_CONTROL=0b000,PF1_SRIOV_BAR4_APERTURE_SIZE=0b00000,PF1_SRIOV_BAR4_CONTROL=0b000,PF1_SRIOV_BAR5_APERTURE_SIZE=0b00000,PF1_SRIOV_BAR5_CONTROL=0b000,PF1_SRIOV_CAP_INITIAL_VF=0x0000,PF1_SRIOV_CAP_NEXTPTR=0x000,PF1_SRIOV_CAP_TOTAL_VF=0x0000,PF1_SRIOV_CAP_VER=0x0,PF1_SRIOV_FIRST_VF_OFFSET=0x0000,PF1_SRIOV_FUNC_DEP_LINK=0x0001,PF1_SRIOV_SUPPORTED_PAGE_SIZE=0x00000553,PF1_SRIOV_VF_DEVICE_ID=0x0000,PF1_SUBSYSTEM_ID=0x0007,PF1_TPHR_CAP_ENABLE=FALSE,PF1_TPHR_CAP_NEXTPTR=0x000,PL_UPSTREAM_FACING=TRUE,SRIOV_CAP_ENABLE=FALSE,TL_CREDITS_CD=0x000,TL_CREDITS_CH=0x00,TL_CREDITS_NPD=0x28,TL_CREDITS_NPH=0x20,TL_CREDITS_PD=0xCC,TL_CREDITS_PH=0x20,TL_EXTENDED_CFG_EXTEND_INTERFACE_ENABLE=FALSE,TL_LEGACY_MODE_ENABLE=FALSE,TL_PF_ENABLE_REG=FALSE,VF0_CAPABILITY_POINTER=0x80,VF0_MSIX_CAP_PBA_BIR=0,VF0_MSIX_CAP_PBA_OFFSET=0x00000000,VF0_MSIX_CAP_TABLE_BIR=0,VF0_MSIX_CAP_TABLE_OFFSET=0x00000000,VF0_MSIX_CAP_TABLE_SIZE=0x000,VF0_MSI_CAP_MULTIMSGCAP=0,VF0_PM_CAP_NEXTPTR=00000000,VF1_MSIX_CAP_PBA_BIR=0,VF1_MSIX_CAP_PBA_OFFSET=0x00000000,VF1_MSIX_CAP_TABLE_BIR=0,VF1_MSIX_CAP_TABLE_OFFSET=0x00000000,VF1_MSIX_CAP_TABLE_SIZE=0x000,VF1_MSI_CAP_MULTIMSGCAP=0,VF1_PM_CAP_NEXTPTR=00000000,VF2_MSIX_CAP_PBA_BIR=0,VF2_MSIX_CAP_PBA_OFFSET=0x00000000,VF2_MSIX_CAP_TABLE_BIR=0,VF2_MSIX_CAP_TABLE_OFFSET=0x00000000,VF2_MSIX_CAP_TABLE_SIZE=0x000,VF2_MSI_CAP_MULTIMSGCAP=0,VF2_PM_CAP_NEXTPTR=00000000,VF3_MSIX_CAP_PBA_BIR=0,VF3_MSIX_CAP_PBA_OFFSET=0x00000000,VF3_MSIX_CAP_TABLE_BIR=0,VF3_MSIX_CAP_TABLE_OFFSET=0x00000000,VF3_MSIX_CAP_TABLE_SIZE=0x000,VF3_MSI_CAP_MULTIMSGCAP=0,VF3_PM_CAP_NEXTPTR=00000000,VF4_MSIX_CAP_PBA_BIR=0,VF4_MSIX_CAP_PBA_OFFSET=0x00000000,VF4_MSIX_CAP_TABLE_BIR=0,VF4_MSIX_CAP_TABLE_OFFSET=0x00000000,VF4_MSIX_CAP_TABLE_SIZE=0x000,VF4_MSI_CAP_MULTIMSGCAP=0,VF4_PM_CAP_NEXTPTR=00000000,VF5_MSIX_CAP_PBA_BIR=0,VF5_MSIX_CAP_PBA_OFFSET=0x00000000,VF5_MSIX_CAP_TABLE_BIR=0,VF5_MSIX_CAP_TABLE_OFFSET=0x00000000,VF5_MSIX_CAP_TABLE_SIZE=0x000,VF5_MSI_CAP_MULTIMSGCAP=0,VF5_PM_CAP_NEXTPTR=00000000,COMPLETION_SPACE=8KB,gen_x0y0_ucf=0,gen_x0y3_ucf=0,gen_x0y2_ucf=0,gen_x0y1_ucf=1,silicon_revision=Production,xlnx_ref_board=1,pcie_blk_locn=1,SHARED_LOGIC_IN_CORE=FALSE,PIPE_SIM=FALSE,MSI_EN=TRUE,MSIX_EN=FALSE,PCIE_EXT_CLK=TRUE,PCIE_EXT_GT_COMMON=FALSE,EXT_CH_GT_DRP=FALSE,CFG_STATUS_IF=TRUE,TX_FC_IF=TRUE,CFG_EXT_IF=TRUE,CFG_FC_IF=TRUE,PER_FUNC_STATUS_IF=TRUE,CFG_MGMT_IF=TRUE,RCV_MSG_IF=TRUE,CFG_TX_MSG_IF=TRUE,CFG_CTL_IF=TRUE,PCIE_DRP=FALSE,TRANSCEIVER_CTRL_STATUS_PORTS=FALSE,AXISTEN_IF_ENABLE_CLIENT_TAG=FALSE,PCIE_USE_MODE=2.1,PCIE_FAST_CONFIG=NONE}" *) 
(* DowngradeIPIdentifiedWarnings = "yes" *) 
(* NotValidForBitStream *)
module vc709_pcie_x8_gen3
   (pci_exp_txn,
    pci_exp_txp,
    pci_exp_rxn,
    pci_exp_rxp,
    pipe_pclk_in,
    pipe_rxusrclk_in,
    pipe_rxoutclk_in,
    pipe_dclk_in,
    pipe_userclk1_in,
    pipe_userclk2_in,
    pipe_oobclk_in,
    pipe_mmcm_lock_in,
    pipe_txoutclk_out,
    pipe_rxoutclk_out,
    pipe_pclk_sel_out,
    pipe_gen3_out,
    pipe_mmcm_rst_n,
    user_clk,
    user_reset,
    user_lnk_up,
    user_app_rdy,
    s_axis_rq_tlast,
    s_axis_rq_tdata,
    s_axis_rq_tuser,
    s_axis_rq_tkeep,
    s_axis_rq_tready,
    s_axis_rq_tvalid,
    m_axis_rc_tdata,
    m_axis_rc_tuser,
    m_axis_rc_tlast,
    m_axis_rc_tkeep,
    m_axis_rc_tvalid,
    m_axis_rc_tready,
    m_axis_cq_tdata,
    m_axis_cq_tuser,
    m_axis_cq_tlast,
    m_axis_cq_tkeep,
    m_axis_cq_tvalid,
    m_axis_cq_tready,
    s_axis_cc_tdata,
    s_axis_cc_tuser,
    s_axis_cc_tlast,
    s_axis_cc_tkeep,
    s_axis_cc_tvalid,
    s_axis_cc_tready,
    pcie_rq_seq_num,
    pcie_rq_seq_num_vld,
    pcie_rq_tag,
    pcie_rq_tag_vld,
    pcie_tfc_nph_av,
    pcie_tfc_npd_av,
    pcie_cq_np_req,
    pcie_cq_np_req_count,
    cfg_phy_link_down,
    cfg_phy_link_status,
    cfg_negotiated_width,
    cfg_current_speed,
    cfg_max_payload,
    cfg_max_read_req,
    cfg_function_status,
    cfg_function_power_state,
    cfg_vf_status,
    cfg_vf_power_state,
    cfg_link_power_state,
    cfg_mgmt_addr,
    cfg_mgmt_write,
    cfg_mgmt_write_data,
    cfg_mgmt_byte_enable,
    cfg_mgmt_read,
    cfg_mgmt_read_data,
    cfg_mgmt_read_write_done,
    cfg_mgmt_type1_cfg_reg_access,
    cfg_err_cor_out,
    cfg_err_nonfatal_out,
    cfg_err_fatal_out,
    cfg_ltr_enable,
    cfg_ltssm_state,
    cfg_rcb_status,
    cfg_dpa_substate_change,
    cfg_obff_enable,
    cfg_pl_status_change,
    cfg_tph_requester_enable,
    cfg_tph_st_mode,
    cfg_vf_tph_requester_enable,
    cfg_vf_tph_st_mode,
    cfg_msg_received,
    cfg_msg_received_data,
    cfg_msg_received_type,
    cfg_msg_transmit,
    cfg_msg_transmit_type,
    cfg_msg_transmit_data,
    cfg_msg_transmit_done,
    cfg_fc_ph,
    cfg_fc_pd,
    cfg_fc_nph,
    cfg_fc_npd,
    cfg_fc_cplh,
    cfg_fc_cpld,
    cfg_fc_sel,
    cfg_per_func_status_control,
    cfg_per_func_status_data,
    cfg_per_function_number,
    cfg_per_function_output_request,
    cfg_per_function_update_done,
    cfg_dsn,
    cfg_power_state_change_ack,
    cfg_power_state_change_interrupt,
    cfg_err_cor_in,
    cfg_err_uncor_in,
    cfg_flr_in_process,
    cfg_flr_done,
    cfg_vf_flr_in_process,
    cfg_vf_flr_done,
    cfg_link_training_enable,
    cfg_ext_read_received,
    cfg_ext_write_received,
    cfg_ext_register_number,
    cfg_ext_function_number,
    cfg_ext_write_data,
    cfg_ext_write_byte_enable,
    cfg_ext_read_data,
    cfg_ext_read_data_valid,
    cfg_interrupt_int,
    cfg_interrupt_pending,
    cfg_interrupt_sent,
    cfg_interrupt_msi_enable,
    cfg_interrupt_msi_vf_enable,
    cfg_interrupt_msi_mmenable,
    cfg_interrupt_msi_mask_update,
    cfg_interrupt_msi_data,
    cfg_interrupt_msi_select,
    cfg_interrupt_msi_int,
    cfg_interrupt_msi_pending_status,
    cfg_interrupt_msi_sent,
    cfg_interrupt_msi_fail,
    cfg_interrupt_msi_attr,
    cfg_interrupt_msi_tph_present,
    cfg_interrupt_msi_tph_type,
    cfg_interrupt_msi_tph_st_tag,
    cfg_interrupt_msi_function_number,
    cfg_hot_reset_out,
    cfg_config_space_enable,
    cfg_req_pm_transition_l23_ready,
    cfg_hot_reset_in,
    cfg_ds_port_number,
    cfg_ds_bus_number,
    cfg_ds_device_number,
    cfg_ds_function_number,
    sys_clk,
    sys_reset,
    icap_clk,
    icap_csib,
    icap_rdwrb,
    icap_i,
    icap_o,
    startup_cfgclk,
    startup_cfgmclk,
    startup_eos,
    startup_preq,
    startup_clk,
    startup_gsr,
    startup_gts,
    startup_keyclearb,
    startup_pack,
    startup_usrcclko,
    startup_usrcclkts,
    startup_usrdoneo,
    startup_usrdonets);
  output [7:0]pci_exp_txn;
  output [7:0]pci_exp_txp;
  input [7:0]pci_exp_rxn;
  input [7:0]pci_exp_rxp;
  input pipe_pclk_in;
  input pipe_rxusrclk_in;
  input [7:0]pipe_rxoutclk_in;
  input pipe_dclk_in;
  input pipe_userclk1_in;
  input pipe_userclk2_in;
  input pipe_oobclk_in;
  input pipe_mmcm_lock_in;
  output pipe_txoutclk_out;
  output [7:0]pipe_rxoutclk_out;
  output [7:0]pipe_pclk_sel_out;
  output pipe_gen3_out;
  input pipe_mmcm_rst_n;
  output user_clk;
  output user_reset;
  output user_lnk_up;
  output user_app_rdy;
  input s_axis_rq_tlast;
  input [255:0]s_axis_rq_tdata;
  input [59:0]s_axis_rq_tuser;
  input [7:0]s_axis_rq_tkeep;
  output [3:0]s_axis_rq_tready;
  input s_axis_rq_tvalid;
  output [255:0]m_axis_rc_tdata;
  output [74:0]m_axis_rc_tuser;
  output m_axis_rc_tlast;
  output [7:0]m_axis_rc_tkeep;
  output m_axis_rc_tvalid;
  input [21:0]m_axis_rc_tready;
  output [255:0]m_axis_cq_tdata;
  output [84:0]m_axis_cq_tuser;
  output m_axis_cq_tlast;
  output [7:0]m_axis_cq_tkeep;
  output m_axis_cq_tvalid;
  input [21:0]m_axis_cq_tready;
  input [255:0]s_axis_cc_tdata;
  input [32:0]s_axis_cc_tuser;
  input s_axis_cc_tlast;
  input [7:0]s_axis_cc_tkeep;
  input s_axis_cc_tvalid;
  output [3:0]s_axis_cc_tready;
  output [3:0]pcie_rq_seq_num;
  output pcie_rq_seq_num_vld;
  output [5:0]pcie_rq_tag;
  output pcie_rq_tag_vld;
  output [1:0]pcie_tfc_nph_av;
  output [1:0]pcie_tfc_npd_av;
  input pcie_cq_np_req;
  output [5:0]pcie_cq_np_req_count;
  output cfg_phy_link_down;
  output [1:0]cfg_phy_link_status;
  output [3:0]cfg_negotiated_width;
  output [2:0]cfg_current_speed;
  output [2:0]cfg_max_payload;
  output [2:0]cfg_max_read_req;
  output [7:0]cfg_function_status;
  output [5:0]cfg_function_power_state;
  output [11:0]cfg_vf_status;
  output [17:0]cfg_vf_power_state;
  output [1:0]cfg_link_power_state;
  input [18:0]cfg_mgmt_addr;
  input cfg_mgmt_write;
  input [31:0]cfg_mgmt_write_data;
  input [3:0]cfg_mgmt_byte_enable;
  input cfg_mgmt_read;
  output [31:0]cfg_mgmt_read_data;
  output cfg_mgmt_read_write_done;
  input cfg_mgmt_type1_cfg_reg_access;
  output cfg_err_cor_out;
  output cfg_err_nonfatal_out;
  output cfg_err_fatal_out;
  output cfg_ltr_enable;
  output [5:0]cfg_ltssm_state;
  output [1:0]cfg_rcb_status;
  output [1:0]cfg_dpa_substate_change;
  output [1:0]cfg_obff_enable;
  output cfg_pl_status_change;
  output [1:0]cfg_tph_requester_enable;
  output [5:0]cfg_tph_st_mode;
  output [5:0]cfg_vf_tph_requester_enable;
  output [17:0]cfg_vf_tph_st_mode;
  output cfg_msg_received;
  output [7:0]cfg_msg_received_data;
  output [4:0]cfg_msg_received_type;
  input cfg_msg_transmit;
  input [2:0]cfg_msg_transmit_type;
  input [31:0]cfg_msg_transmit_data;
  output cfg_msg_transmit_done;
  output [7:0]cfg_fc_ph;
  output [11:0]cfg_fc_pd;
  output [7:0]cfg_fc_nph;
  output [11:0]cfg_fc_npd;
  output [7:0]cfg_fc_cplh;
  output [11:0]cfg_fc_cpld;
  input [2:0]cfg_fc_sel;
  input [2:0]cfg_per_func_status_control;
  output [15:0]cfg_per_func_status_data;
  input [2:0]cfg_per_function_number;
  input cfg_per_function_output_request;
  output cfg_per_function_update_done;
  input [63:0]cfg_dsn;
  input cfg_power_state_change_ack;
  output cfg_power_state_change_interrupt;
  input cfg_err_cor_in;
  input cfg_err_uncor_in;
  output [1:0]cfg_flr_in_process;
  input [1:0]cfg_flr_done;
  output [5:0]cfg_vf_flr_in_process;
  input [5:0]cfg_vf_flr_done;
  input cfg_link_training_enable;
  output cfg_ext_read_received;
  output cfg_ext_write_received;
  output [9:0]cfg_ext_register_number;
  output [7:0]cfg_ext_function_number;
  output [31:0]cfg_ext_write_data;
  output [3:0]cfg_ext_write_byte_enable;
  input [31:0]cfg_ext_read_data;
  input cfg_ext_read_data_valid;
  input [3:0]cfg_interrupt_int;
  input [1:0]cfg_interrupt_pending;
  output cfg_interrupt_sent;
  output [1:0]cfg_interrupt_msi_enable;
  output [5:0]cfg_interrupt_msi_vf_enable;
  output [5:0]cfg_interrupt_msi_mmenable;
  output cfg_interrupt_msi_mask_update;
  output [31:0]cfg_interrupt_msi_data;
  input [3:0]cfg_interrupt_msi_select;
  input [31:0]cfg_interrupt_msi_int;
  input [63:0]cfg_interrupt_msi_pending_status;
  output cfg_interrupt_msi_sent;
  output cfg_interrupt_msi_fail;
  input [2:0]cfg_interrupt_msi_attr;
  input cfg_interrupt_msi_tph_present;
  input [1:0]cfg_interrupt_msi_tph_type;
  input [8:0]cfg_interrupt_msi_tph_st_tag;
  input [2:0]cfg_interrupt_msi_function_number;
  output cfg_hot_reset_out;
  input cfg_config_space_enable;
  input cfg_req_pm_transition_l23_ready;
  input cfg_hot_reset_in;
  input [7:0]cfg_ds_port_number;
  input [7:0]cfg_ds_bus_number;
  input [4:0]cfg_ds_device_number;
  input [2:0]cfg_ds_function_number;
  input sys_clk;
  input sys_reset;
  input icap_clk;
  input icap_csib;
  input icap_rdwrb;
  input [31:0]icap_i;
  output [31:0]icap_o;
  output startup_cfgclk;
  output startup_cfgmclk;
  output startup_eos;
  output startup_preq;
  input startup_clk;
  input startup_gsr;
  input startup_gts;
  input startup_keyclearb;
  input startup_pack;
  input startup_usrcclko;
  input startup_usrcclkts;
  input startup_usrdoneo;
  input startup_usrdonets;

  wire \<const0> ;
  wire \<const1> ;
  wire cfg_config_space_enable;
  wire [2:0]cfg_current_speed;
  wire [1:0]cfg_dpa_substate_change;
  wire [7:0]cfg_ds_bus_number;
  wire [4:0]cfg_ds_device_number;
  wire [2:0]cfg_ds_function_number;
  wire [7:0]cfg_ds_port_number;
  wire [63:0]cfg_dsn;
  wire cfg_err_cor_in;
  wire cfg_err_cor_out;
  wire cfg_err_fatal_out;
  wire cfg_err_nonfatal_out;
  wire cfg_err_uncor_in;
  wire [7:0]cfg_ext_function_number;
  wire [31:0]cfg_ext_read_data;
  wire cfg_ext_read_data_valid;
  wire cfg_ext_read_received;
  wire [9:0]cfg_ext_register_number;
  wire [3:0]cfg_ext_write_byte_enable;
  wire [31:0]cfg_ext_write_data;
  wire cfg_ext_write_received;
  wire [11:0]cfg_fc_cpld;
  wire [7:0]cfg_fc_cplh;
  wire [11:0]cfg_fc_npd;
  wire [7:0]cfg_fc_nph;
  wire [11:0]cfg_fc_pd;
  wire [7:0]cfg_fc_ph;
  wire [2:0]cfg_fc_sel;
  wire [1:0]cfg_flr_done;
  wire [1:0]cfg_flr_in_process;
  wire [5:0]cfg_function_power_state;
  wire [7:0]cfg_function_status;
  wire cfg_hot_reset_in;
  wire cfg_hot_reset_out;
  wire [3:0]cfg_interrupt_int;
  wire [2:0]cfg_interrupt_msi_attr;
  wire [31:0]cfg_interrupt_msi_data;
  wire [1:0]cfg_interrupt_msi_enable;
  wire cfg_interrupt_msi_fail;
  wire [2:0]cfg_interrupt_msi_function_number;
  wire [31:0]cfg_interrupt_msi_int;
  wire cfg_interrupt_msi_mask_update;
  wire [5:0]cfg_interrupt_msi_mmenable;
  wire [63:0]cfg_interrupt_msi_pending_status;
  wire [3:0]cfg_interrupt_msi_select;
  wire cfg_interrupt_msi_sent;
  wire cfg_interrupt_msi_tph_present;
  wire [8:0]cfg_interrupt_msi_tph_st_tag;
  wire [1:0]cfg_interrupt_msi_tph_type;
  wire [5:0]cfg_interrupt_msi_vf_enable;
  wire [1:0]cfg_interrupt_pending;
  wire cfg_interrupt_sent;
  wire [1:0]cfg_link_power_state;
  wire cfg_link_training_enable;
  wire cfg_ltr_enable;
  wire [5:0]cfg_ltssm_state;
  wire [2:0]cfg_max_payload;
  wire [2:0]cfg_max_read_req;
  wire [18:0]cfg_mgmt_addr;
  wire [3:0]cfg_mgmt_byte_enable;
  wire cfg_mgmt_read;
  wire [31:0]cfg_mgmt_read_data;
  wire cfg_mgmt_read_write_done;
  wire cfg_mgmt_type1_cfg_reg_access;
  wire cfg_mgmt_write;
  wire [31:0]cfg_mgmt_write_data;
  wire cfg_msg_received;
  wire [7:0]cfg_msg_received_data;
  wire [4:0]cfg_msg_received_type;
  wire cfg_msg_transmit;
  wire [31:0]cfg_msg_transmit_data;
  wire cfg_msg_transmit_done;
  wire [2:0]cfg_msg_transmit_type;
  wire [3:0]cfg_negotiated_width;
  wire [1:0]cfg_obff_enable;
  wire [2:0]cfg_per_func_status_control;
  wire [15:0]cfg_per_func_status_data;
  wire [2:0]cfg_per_function_number;
  wire cfg_per_function_output_request;
  wire cfg_per_function_update_done;
  wire cfg_phy_link_down;
  wire [1:0]cfg_phy_link_status;
  wire cfg_pl_status_change;
  wire cfg_power_state_change_ack;
  wire cfg_power_state_change_interrupt;
  wire [1:0]cfg_rcb_status;
  wire cfg_req_pm_transition_l23_ready;
  wire [1:0]cfg_tph_requester_enable;
  wire [5:0]cfg_tph_st_mode;
  wire [5:0]cfg_vf_flr_done;
  wire [5:0]cfg_vf_flr_in_process;
  wire [17:0]cfg_vf_power_state;
  wire [11:0]cfg_vf_status;
  wire [5:0]cfg_vf_tph_requester_enable;
  wire [17:0]cfg_vf_tph_st_mode;
  wire icap_clk;
  wire icap_csib;
  wire [31:0]icap_i;
  wire [31:0]icap_o;
  wire icap_rdwrb;
  wire [255:0]m_axis_cq_tdata;
  wire [7:0]m_axis_cq_tkeep;
  wire m_axis_cq_tlast;
  wire [21:0]m_axis_cq_tready;
  wire [84:0]m_axis_cq_tuser;
  wire m_axis_cq_tvalid;
  wire [255:0]m_axis_rc_tdata;
  wire [7:0]m_axis_rc_tkeep;
  wire m_axis_rc_tlast;
  wire [21:0]m_axis_rc_tready;
  wire [74:0]m_axis_rc_tuser;
  wire m_axis_rc_tvalid;
  wire [7:0]pci_exp_rxn;
  wire [7:0]pci_exp_rxp;
  wire [7:0]pci_exp_txn;
  wire [7:0]pci_exp_txp;
  wire pcie_cq_np_req;
  wire [5:0]pcie_cq_np_req_count;
  wire [3:0]pcie_rq_seq_num;
  wire pcie_rq_seq_num_vld;
  wire [5:0]pcie_rq_tag;
  wire pcie_rq_tag_vld;
  wire [1:0]pcie_tfc_npd_av;
  wire [1:0]pcie_tfc_nph_av;
  wire pipe_dclk_in;
  wire pipe_gen3_out;
  wire pipe_mmcm_lock_in;
  wire pipe_mmcm_rst_n;
  wire pipe_oobclk_in;
  wire pipe_pclk_in;
  wire [7:0]pipe_pclk_sel_out;
  wire [7:0]pipe_rxoutclk_in;
  wire [7:0]pipe_rxoutclk_out;
  wire pipe_rxusrclk_in;
  wire pipe_txoutclk_out;
  wire pipe_userclk1_in;
  wire pipe_userclk2_in;
  wire [255:0]s_axis_cc_tdata;
  wire [7:0]s_axis_cc_tkeep;
  wire s_axis_cc_tlast;
  wire [3:0]s_axis_cc_tready;
  wire [32:0]s_axis_cc_tuser;
  wire s_axis_cc_tvalid;
  wire [255:0]s_axis_rq_tdata;
  wire [7:0]s_axis_rq_tkeep;
  wire s_axis_rq_tlast;
  wire [3:0]s_axis_rq_tready;
  wire [59:0]s_axis_rq_tuser;
  wire s_axis_rq_tvalid;
  wire startup_cfgclk;
  wire startup_cfgmclk;
  wire startup_clk;
  wire startup_eos;
  wire startup_gsr;
  wire startup_gts;
  wire startup_keyclearb;
  wire startup_pack;
  wire startup_preq;
  wire startup_usrcclko;
  wire startup_usrcclkts;
  wire startup_usrdoneo;
  wire startup_usrdonets;
  wire sys_clk;
  wire sys_reset;
  wire user_app_rdy;
  wire user_clk;
  wire user_lnk_up;
  wire user_reset;
  wire NLW_inst_cfg_interrupt_msix_fail_UNCONNECTED;
  wire NLW_inst_cfg_interrupt_msix_sent_UNCONNECTED;
  wire NLW_inst_ext_ch_gt_drpclk_UNCONNECTED;
  wire NLW_inst_int_dclk_out_UNCONNECTED;
  wire NLW_inst_int_oobclk_out_UNCONNECTED;
  wire NLW_inst_int_pclk_out_slave_UNCONNECTED;
  wire NLW_inst_int_pipe_rxusrclk_out_UNCONNECTED;
  wire NLW_inst_int_userclk1_out_UNCONNECTED;
  wire NLW_inst_int_userclk2_out_UNCONNECTED;
  wire NLW_inst_pcie_drp_rdy_UNCONNECTED;
  wire NLW_inst_pipe_qrst_idle_UNCONNECTED;
  wire NLW_inst_pipe_rate_idle_UNCONNECTED;
  wire NLW_inst_pipe_rst_idle_UNCONNECTED;
  wire NLW_inst_qpll_drp_clk_UNCONNECTED;
  wire NLW_inst_qpll_drp_gen3_UNCONNECTED;
  wire NLW_inst_qpll_drp_ovrd_UNCONNECTED;
  wire NLW_inst_qpll_drp_rst_n_UNCONNECTED;
  wire NLW_inst_qpll_drp_start_UNCONNECTED;
  wire NLW_inst_qpll_qplld_UNCONNECTED;
  wire NLW_inst_user_tph_stt_read_data_valid_UNCONNECTED;
  wire [1:0]NLW_inst_cfg_interrupt_msix_enable_UNCONNECTED;
  wire [1:0]NLW_inst_cfg_interrupt_msix_mask_UNCONNECTED;
  wire [5:0]NLW_inst_cfg_interrupt_msix_vf_enable_UNCONNECTED;
  wire [5:0]NLW_inst_cfg_interrupt_msix_vf_mask_UNCONNECTED;
  wire [127:0]NLW_inst_ext_ch_gt_drpdo_UNCONNECTED;
  wire [7:0]NLW_inst_ext_ch_gt_drprdy_UNCONNECTED;
  wire [7:0]NLW_inst_gt_ch_drp_rdy_UNCONNECTED;
  wire [1:0]NLW_inst_int_qplllock_out_UNCONNECTED;
  wire [1:0]NLW_inst_int_qplloutclk_out_UNCONNECTED;
  wire [1:0]NLW_inst_int_qplloutrefclk_out_UNCONNECTED;
  wire [7:0]NLW_inst_int_rxoutclk_out_UNCONNECTED;
  wire [15:0]NLW_inst_pcie_drp_do_UNCONNECTED;
  wire [31:0]NLW_inst_pipe_debug_UNCONNECTED;
  wire [7:0]NLW_inst_pipe_debug_0_UNCONNECTED;
  wire [7:0]NLW_inst_pipe_debug_1_UNCONNECTED;
  wire [7:0]NLW_inst_pipe_debug_2_UNCONNECTED;
  wire [7:0]NLW_inst_pipe_debug_3_UNCONNECTED;
  wire [7:0]NLW_inst_pipe_debug_4_UNCONNECTED;
  wire [7:0]NLW_inst_pipe_debug_5_UNCONNECTED;
  wire [7:0]NLW_inst_pipe_debug_6_UNCONNECTED;
  wire [7:0]NLW_inst_pipe_debug_7_UNCONNECTED;
  wire [7:0]NLW_inst_pipe_debug_8_UNCONNECTED;
  wire [7:0]NLW_inst_pipe_debug_9_UNCONNECTED;
  wire [55:0]NLW_inst_pipe_drp_fsm_UNCONNECTED;
  wire [11:0]NLW_inst_pipe_qrst_fsm_UNCONNECTED;
  wire [39:0]NLW_inst_pipe_rate_fsm_UNCONNECTED;
  wire [4:0]NLW_inst_pipe_rst_fsm_UNCONNECTED;
  wire [7:0]NLW_inst_pipe_rxprbserr_UNCONNECTED;
  wire [55:0]NLW_inst_pipe_sync_fsm_rx_UNCONNECTED;
  wire [47:0]NLW_inst_pipe_sync_fsm_tx_UNCONNECTED;
  wire [1:0]NLW_inst_qpll_qpllreset_UNCONNECTED;
  wire [31:0]NLW_inst_user_tph_stt_read_data_UNCONNECTED;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
(* ARI_CAP_ENABLE = "FALSE" *) 
   (* AXISTEN_IF_CC_ALIGNMENT_MODE = "FALSE" *) 
   (* AXISTEN_IF_CC_PARITY_CHK = "FALSE" *) 
   (* AXISTEN_IF_CQ_ALIGNMENT_MODE = "FALSE" *) 
   (* AXISTEN_IF_ENABLE_CLIENT_TAG = "FALSE" *) 
   (* AXISTEN_IF_ENABLE_MSG_ROUTE = "18'b000000000000000000" *) 
   (* AXISTEN_IF_ENABLE_RX_MSG_INTFC = "FALSE" *) 
   (* AXISTEN_IF_RC_ALIGNMENT_MODE = "FALSE" *) 
   (* AXISTEN_IF_RC_STRADDLE = "true" *) 
   (* AXISTEN_IF_RQ_ALIGNMENT_MODE = "FALSE" *) 
   (* AXISTEN_IF_RQ_PARITY_CHK = "FALSE" *) 
   (* AXISTEN_IF_WIDTH = "2'b10" *) 
   (* CFG_CTL_IF = "true" *) 
   (* CFG_EXT_IF = "true" *) 
   (* CFG_FC_IF = "true" *) 
   (* CFG_MGMT_IF = "true" *) 
   (* CFG_STATUS_IF = "true" *) 
   (* CFG_TX_MSG_IF = "true" *) 
   (* COMPLETION_SPACE = "8KB" *) 
   (* CRM_CORE_CLK_FREQ_500 = "true" *) 
   (* CRM_USER_CLK_FREQ = "2'b10" *) 
   (* C_DATA_WIDTH = "256" *) 
   (* DNSTREAM_LINK_NUM = "8'b00000000" *) 
   (* ENABLE_FAST_SIM_TRAINING = "true" *) 
   (* EXT_CH_GT_DRP = "FALSE" *) 
   (* GEN3_PCS_AUTO_REALIGN = "2'b01" *) 
   (* GEN3_PCS_RX_ELECIDLE_INTERNAL = "true" *) 
   (* IMPL_TARGET = "HARD" *) 
   (* INTERFACE_SPEED = "500 MHZ" *) 
   (* KEEP_WIDTH = "8" *) 
   (* LL_ACK_TIMEOUT = "9'b000000000" *) 
   (* LL_ACK_TIMEOUT_EN = "FALSE" *) 
   (* LL_ACK_TIMEOUT_FUNC = "0" *) 
   (* LL_CPL_FC_UPDATE_TIMER = "16'b0000000000000000" *) 
   (* LL_CPL_FC_UPDATE_TIMER_OVERRIDE = "FALSE" *) 
   (* LL_FC_UPDATE_TIMER = "16'b0000000000000000" *) 
   (* LL_FC_UPDATE_TIMER_OVERRIDE = "FALSE" *) 
   (* LL_NP_FC_UPDATE_TIMER = "16'b0000000000000000" *) 
   (* LL_NP_FC_UPDATE_TIMER_OVERRIDE = "FALSE" *) 
   (* LL_P_FC_UPDATE_TIMER = "16'b0000000000000000" *) 
   (* LL_P_FC_UPDATE_TIMER_OVERRIDE = "FALSE" *) 
   (* LL_REPLAY_TIMEOUT = "9'b000000000" *) 
   (* LL_REPLAY_TIMEOUT_EN = "FALSE" *) 
   (* LL_REPLAY_TIMEOUT_FUNC = "0" *) 
   (* LTR_TX_MESSAGE_MINIMUM_INTERVAL = "10'b0011111010" *) 
   (* LTR_TX_MESSAGE_ON_FUNC_POWER_STATE_CHANGE = "FALSE" *) 
   (* LTR_TX_MESSAGE_ON_LTR_ENABLE = "FALSE" *) 
   (* MSIX_EN = "FALSE" *) 
   (* MSI_EN = "true" *) 
   (* NO_DECODE_LOGIC = "FALSE" *) 
   (* PCIE_CHAN_BOND = "0" *) 
   (* PCIE_CHAN_BOND_EN = "FALSE" *) 
   (* PCIE_DRP = "FALSE" *) 
   (* PCIE_EXT_CLK = "true" *) 
   (* PCIE_EXT_GT_COMMON = "FALSE" *) 
   (* PCIE_FAST_CONFIG = "NONE" *) 
   (* PCIE_GT_DEVICE = "GTH" *) 
   (* PCIE_LINK_SPEED = "3" *) 
   (* PCIE_LPM_DFE = "LPM" *) 
   (* PCIE_TXBUF_EN = "FALSE" *) 
   (* PCIE_USE_MODE = "2.1" *) 
   (* PER_FUNC_STATUS_IF = "true" *) 
   (* PF0_AER_CAP_ECRC_CHECK_CAPABLE = "FALSE" *) 
   (* PF0_AER_CAP_ECRC_GEN_CAPABLE = "FALSE" *) 
   (* PF0_AER_CAP_NEXTPTR = "12'b001100000000" *) 
   (* PF0_ARI_CAP_NEXTPTR = "12'b000000000000" *) 
   (* PF0_ARI_CAP_NEXT_FUNC = "8'b00000000" *) 
   (* PF0_ARI_CAP_VER = "4'b0001" *) 
   (* PF0_BAR0_APERTURE_SIZE = "5'b01101" *) 
   (* PF0_BAR0_CONTROL = "3'b100" *) 
   (* PF0_BAR1_APERTURE_SIZE = "5'b00000" *) 
   (* PF0_BAR1_CONTROL = "3'b000" *) 
   (* PF0_BAR2_APERTURE_SIZE = "5'b00000" *) 
   (* PF0_BAR2_CONTROL = "3'b000" *) 
   (* PF0_BAR3_APERTURE_SIZE = "5'b00000" *) 
   (* PF0_BAR3_CONTROL = "3'b000" *) 
   (* PF0_BAR4_APERTURE_SIZE = "5'b00000" *) 
   (* PF0_BAR4_CONTROL = "3'b000" *) 
   (* PF0_BAR5_APERTURE_SIZE = "5'b00000" *) 
   (* PF0_BAR5_CONTROL = "3'b000" *) 
   (* PF0_BIST_REGISTER = "8'b00000000" *) 
   (* PF0_CAPABILITY_POINTER = "8'b10000000" *) 
   (* PF0_CLASS_CODE = "24'b000001011000000000000000" *) 
   (* PF0_DEVICE_ID = "16'b0111000000111000" *) 
   (* PF0_DEV_CAP2_128B_CAS_ATOMIC_COMPLETER_SUPPORT = "FALSE" *) 
   (* PF0_DEV_CAP2_32B_ATOMIC_COMPLETER_SUPPORT = "FALSE" *) 
   (* PF0_DEV_CAP2_64B_ATOMIC_COMPLETER_SUPPORT = "FALSE" *) 
   (* PF0_DEV_CAP2_CPL_TIMEOUT_DISABLE = "true" *) 
   (* PF0_DEV_CAP2_LTR_SUPPORT = "FALSE" *) 
   (* PF0_DEV_CAP2_OBFF_SUPPORT = "2'b00" *) 
   (* PF0_DEV_CAP2_TPH_COMPLETER_SUPPORT = "FALSE" *) 
   (* PF0_DEV_CAP_ENDPOINT_L0S_LATENCY = "0" *) 
   (* PF0_DEV_CAP_ENDPOINT_L1_LATENCY = "0" *) 
   (* PF0_DEV_CAP_EXT_TAG_SUPPORTED = "FALSE" *) 
   (* PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE = "FALSE" *) 
   (* PF0_DEV_CAP_MAX_PAYLOAD_SIZE = "3'b010" *) 
   (* PF0_DPA_CAP_NEXTPTR = "12'b001100000000" *) 
   (* PF0_DPA_CAP_SUB_STATE_CONTROL = "5'b00000" *) 
   (* PF0_DPA_CAP_SUB_STATE_CONTROL_EN = "true" *) 
   (* PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION0 = "8'b00000000" *) 
   (* PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION1 = "8'b00000000" *) 
   (* PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION2 = "8'b00000000" *) 
   (* PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION3 = "8'b00000000" *) 
   (* PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION4 = "8'b00000000" *) 
   (* PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION5 = "8'b00000000" *) 
   (* PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION6 = "8'b00000000" *) 
   (* PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION7 = "8'b00000000" *) 
   (* PF0_DPA_CAP_VER = "4'b0001" *) 
   (* PF0_DSN_CAP_NEXTPTR = "12'b001100000000" *) 
   (* PF0_EXPANSION_ROM_APERTURE_SIZE = "5'b00000" *) 
   (* PF0_EXPANSION_ROM_ENABLE = "FALSE" *) 
   (* PF0_INTERRUPT_LINE = "8'b00000000" *) 
   (* PF0_INTERRUPT_PIN = "3'b001" *) 
   (* PF0_LINK_CAP_ASPM_SUPPORT = "0" *) 
   (* PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1 = "7" *) 
   (* PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2 = "7" *) 
   (* PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN3 = "7" *) 
   (* PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN1 = "7" *) 
   (* PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN2 = "7" *) 
   (* PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN3 = "7" *) 
   (* PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1 = "7" *) 
   (* PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2 = "7" *) 
   (* PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN3 = "7" *) 
   (* PF0_LINK_CAP_L1_EXIT_LATENCY_GEN1 = "7" *) 
   (* PF0_LINK_CAP_L1_EXIT_LATENCY_GEN2 = "7" *) 
   (* PF0_LINK_CAP_L1_EXIT_LATENCY_GEN3 = "7" *) 
   (* PF0_LINK_STATUS_SLOT_CLOCK_CONFIG = "FALSE" *) 
   (* PF0_LTR_CAP_MAX_NOSNOOP_LAT = "10'b0000000000" *) 
   (* PF0_LTR_CAP_MAX_SNOOP_LAT = "10'b0000000000" *) 
   (* PF0_LTR_CAP_NEXTPTR = "12'b001100000000" *) 
   (* PF0_LTR_CAP_VER = "4'b0001" *) 
   (* PF0_MSIX_CAP_NEXTPTR = "8'b00000000" *) 
   (* PF0_MSIX_CAP_PBA_BIR = "0" *) 
   (* PF0_MSIX_CAP_PBA_OFFSET = "29'b00000000000000000000000000000" *) 
   (* PF0_MSIX_CAP_TABLE_BIR = "0" *) 
   (* PF0_MSIX_CAP_TABLE_OFFSET = "29'b00000000000000000000000000000" *) 
   (* PF0_MSIX_CAP_TABLE_SIZE = "11'b00000000000" *) 
   (* PF0_MSI_CAP_MULTIMSGCAP = "0" *) 
   (* PF0_MSI_CAP_NEXTPTR = "8'b11000000" *) 
   (* PF0_PB_CAP_NEXTPTR = "12'b001001110100" *) 
   (* PF0_PB_CAP_SYSTEM_ALLOCATED = "FALSE" *) 
   (* PF0_PB_CAP_VER = "4'b0001" *) 
   (* PF0_PM_CAP_ID = "8'b00000001" *) 
   (* PF0_PM_CAP_NEXTPTR = "8'b10010000" *) 
   (* PF0_PM_CAP_PMESUPPORT_D0 = "FALSE" *) 
   (* PF0_PM_CAP_PMESUPPORT_D1 = "FALSE" *) 
   (* PF0_PM_CAP_PMESUPPORT_D3HOT = "FALSE" *) 
   (* PF0_PM_CAP_SUPP_D1_STATE = "FALSE" *) 
   (* PF0_PM_CAP_VER_ID = "3'b011" *) 
   (* PF0_PM_CSR_NOSOFTRESET = "true" *) 
   (* PF0_RBAR_CAP_ENABLE = "FALSE" *) 
   (* PF0_RBAR_CAP_INDEX0 = "3'b000" *) 
   (* PF0_RBAR_CAP_INDEX1 = "3'b000" *) 
   (* PF0_RBAR_CAP_INDEX2 = "3'b000" *) 
   (* PF0_RBAR_CAP_NEXTPTR = "12'b001100000000" *) 
   (* PF0_RBAR_CAP_SIZE0 = "20'b00000000000000000000" *) 
   (* PF0_RBAR_CAP_SIZE1 = "20'b00000000000000000000" *) 
   (* PF0_RBAR_CAP_SIZE2 = "20'b00000000000000000000" *) 
   (* PF0_RBAR_CAP_VER = "4'b0001" *) 
   (* PF0_RBAR_NUM = "3'b001" *) 
   (* PF0_REVISION_ID = "8'b00000000" *) 
   (* PF0_SRIOV_BAR0_APERTURE_SIZE = "5'b00000" *) 
   (* PF0_SRIOV_BAR0_CONTROL = "3'b000" *) 
   (* PF0_SRIOV_BAR1_APERTURE_SIZE = "5'b00000" *) 
   (* PF0_SRIOV_BAR1_CONTROL = "3'b000" *) 
   (* PF0_SRIOV_BAR2_APERTURE_SIZE = "5'b00000" *) 
   (* PF0_SRIOV_BAR2_CONTROL = "3'b000" *) 
   (* PF0_SRIOV_BAR3_APERTURE_SIZE = "5'b00000" *) 
   (* PF0_SRIOV_BAR3_CONTROL = "3'b000" *) 
   (* PF0_SRIOV_BAR4_APERTURE_SIZE = "5'b00000" *) 
   (* PF0_SRIOV_BAR4_CONTROL = "3'b000" *) 
   (* PF0_SRIOV_BAR5_APERTURE_SIZE = "5'b00000" *) 
   (* PF0_SRIOV_BAR5_CONTROL = "3'b000" *) 
   (* PF0_SRIOV_CAP_INITIAL_VF = "16'b0000000000000000" *) 
   (* PF0_SRIOV_CAP_NEXTPTR = "12'b001100000000" *) 
   (* PF0_SRIOV_CAP_TOTAL_VF = "16'b0000000000000000" *) 
   (* PF0_SRIOV_CAP_VER = "4'b0000" *) 
   (* PF0_SRIOV_FIRST_VF_OFFSET = "16'b0000000000000000" *) 
   (* PF0_SRIOV_FUNC_DEP_LINK = "16'b0000000000000000" *) 
   (* PF0_SRIOV_SUPPORTED_PAGE_SIZE = "32'b00000000000000000000010101010011" *) 
   (* PF0_SRIOV_VF_DEVICE_ID = "16'b0000000000000000" *) 
   (* PF0_SUBSYSTEM_ID = "16'b0000000000000111" *) 
   (* PF0_SUBSYSTEM_VENDOR_ID = "16'b0001000011101110" *) 
   (* PF0_TPHR_CAP_DEV_SPECIFIC_MODE = "true" *) 
   (* PF0_TPHR_CAP_ENABLE = "FALSE" *) 
   (* PF0_TPHR_CAP_INT_VEC_MODE = "FALSE" *) 
   (* PF0_TPHR_CAP_NEXTPTR = "12'b001100000000" *) 
   (* PF0_TPHR_CAP_ST_MODE_SEL = "3'b000" *) 
   (* PF0_TPHR_CAP_ST_TABLE_LOC = "2'b00" *) 
   (* PF0_TPHR_CAP_ST_TABLE_SIZE = "11'b00000000000" *) 
   (* PF0_TPHR_CAP_VER = "4'b0001" *) 
   (* PF0_VC_CAP_NEXTPTR = "12'b000000000000" *) 
   (* PF0_VC_CAP_VER = "4'b0001" *) 
   (* PF0_VENDOR_ID = "16'b0001000011101110" *) 
   (* PF1_AER_CAP_ECRC_CHECK_CAPABLE = "FALSE" *) 
   (* PF1_AER_CAP_ECRC_GEN_CAPABLE = "FALSE" *) 
   (* PF1_AER_CAP_NEXTPTR = "12'b000000000000" *) 
   (* PF1_ARI_CAP_NEXTPTR = "12'b000000000000" *) 
   (* PF1_ARI_CAP_NEXT_FUNC = "8'b00000000" *) 
   (* PF1_BAR0_APERTURE_SIZE = "5'b00000" *) 
   (* PF1_BAR0_CONTROL = "3'b000" *) 
   (* PF1_BAR1_APERTURE_SIZE = "5'b00000" *) 
   (* PF1_BAR1_CONTROL = "3'b000" *) 
   (* PF1_BAR2_APERTURE_SIZE = "5'b00000" *) 
   (* PF1_BAR2_CONTROL = "3'b000" *) 
   (* PF1_BAR3_APERTURE_SIZE = "5'b00000" *) 
   (* PF1_BAR3_CONTROL = "3'b000" *) 
   (* PF1_BAR4_APERTURE_SIZE = "5'b00000" *) 
   (* PF1_BAR4_CONTROL = "3'b000" *) 
   (* PF1_BAR5_APERTURE_SIZE = "5'b00000" *) 
   (* PF1_BAR5_CONTROL = "3'b000" *) 
   (* PF1_BIST_REGISTER = "8'b00000000" *) 
   (* PF1_CAPABILITY_POINTER = "8'b10000000" *) 
   (* PF1_CLASS_CODE = "24'b000001011000000000000000" *) 
   (* PF1_DEVICE_ID = "16'b0111000000010001" *) 
   (* PF1_DEV_CAP_MAX_PAYLOAD_SIZE = "3'b010" *) 
   (* PF1_DPA_CAP_NEXTPTR = "12'b000000000000" *) 
   (* PF1_DPA_CAP_SUB_STATE_CONTROL = "5'b00000" *) 
   (* PF1_DPA_CAP_SUB_STATE_CONTROL_EN = "true" *) 
   (* PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION0 = "8'b00000000" *) 
   (* PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION1 = "8'b00000000" *) 
   (* PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION2 = "8'b00000000" *) 
   (* PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION3 = "8'b00000000" *) 
   (* PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION4 = "8'b00000000" *) 
   (* PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION5 = "8'b00000000" *) 
   (* PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION6 = "8'b00000000" *) 
   (* PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION7 = "8'b00000000" *) 
   (* PF1_DPA_CAP_VER = "4'b0001" *) 
   (* PF1_DSN_CAP_NEXTPTR = "12'b000000000000" *) 
   (* PF1_EXPANSION_ROM_APERTURE_SIZE = "5'b00000" *) 
   (* PF1_EXPANSION_ROM_ENABLE = "FALSE" *) 
   (* PF1_INTERRUPT_LINE = "8'b00000000" *) 
   (* PF1_INTERRUPT_PIN = "3'b000" *) 
   (* PF1_MSIX_CAP_NEXTPTR = "8'b00000000" *) 
   (* PF1_MSIX_CAP_PBA_BIR = "0" *) 
   (* PF1_MSIX_CAP_PBA_OFFSET = "29'b00000000000000000000000000000" *) 
   (* PF1_MSIX_CAP_TABLE_BIR = "0" *) 
   (* PF1_MSIX_CAP_TABLE_OFFSET = "29'b00000000000000000000000000000" *) 
   (* PF1_MSIX_CAP_TABLE_SIZE = "11'b00000000000" *) 
   (* PF1_MSI_CAP_MULTIMSGCAP = "0" *) 
   (* PF1_MSI_CAP_NEXTPTR = "8'b00000000" *) 
   (* PF1_PB_CAP_NEXTPTR = "12'b000000000000" *) 
   (* PF1_PB_CAP_SYSTEM_ALLOCATED = "FALSE" *) 
   (* PF1_PB_CAP_VER = "4'b0001" *) 
   (* PF1_PM_CAP_ID = "8'b00000001" *) 
   (* PF1_PM_CAP_NEXTPTR = "8'b00000000" *) 
   (* PF1_PM_CAP_VER_ID = "3'b011" *) 
   (* PF1_RBAR_CAP_ENABLE = "FALSE" *) 
   (* PF1_RBAR_CAP_INDEX0 = "3'b000" *) 
   (* PF1_RBAR_CAP_INDEX1 = "3'b000" *) 
   (* PF1_RBAR_CAP_INDEX2 = "3'b000" *) 
   (* PF1_RBAR_CAP_NEXTPTR = "12'b000000000000" *) 
   (* PF1_RBAR_CAP_SIZE0 = "20'b00000000000000000000" *) 
   (* PF1_RBAR_CAP_SIZE1 = "20'b00000000000000000000" *) 
   (* PF1_RBAR_CAP_SIZE2 = "20'b00000000000000000000" *) 
   (* PF1_RBAR_CAP_VER = "4'b0001" *) 
   (* PF1_RBAR_NUM = "3'b001" *) 
   (* PF1_REVISION_ID = "8'b00000000" *) 
   (* PF1_SRIOV_BAR0_APERTURE_SIZE = "5'b00000" *) 
   (* PF1_SRIOV_BAR0_CONTROL = "3'b000" *) 
   (* PF1_SRIOV_BAR1_APERTURE_SIZE = "5'b00000" *) 
   (* PF1_SRIOV_BAR1_CONTROL = "3'b000" *) 
   (* PF1_SRIOV_BAR2_APERTURE_SIZE = "5'b00000" *) 
   (* PF1_SRIOV_BAR2_CONTROL = "3'b000" *) 
   (* PF1_SRIOV_BAR3_APERTURE_SIZE = "5'b00000" *) 
   (* PF1_SRIOV_BAR3_CONTROL = "3'b000" *) 
   (* PF1_SRIOV_BAR4_APERTURE_SIZE = "5'b00000" *) 
   (* PF1_SRIOV_BAR4_CONTROL = "3'b000" *) 
   (* PF1_SRIOV_BAR5_APERTURE_SIZE = "5'b00000" *) 
   (* PF1_SRIOV_BAR5_CONTROL = "3'b000" *) 
   (* PF1_SRIOV_CAP_INITIAL_VF = "16'b0000000000000000" *) 
   (* PF1_SRIOV_CAP_NEXTPTR = "12'b000000000000" *) 
   (* PF1_SRIOV_CAP_TOTAL_VF = "16'b0000000000000000" *) 
   (* PF1_SRIOV_CAP_VER = "4'b0000" *) 
   (* PF1_SRIOV_FIRST_VF_OFFSET = "16'b0000000000000000" *) 
   (* PF1_SRIOV_FUNC_DEP_LINK = "16'b0000000000000001" *) 
   (* PF1_SRIOV_SUPPORTED_PAGE_SIZE = "32'b00000000000000000000010101010011" *) 
   (* PF1_SRIOV_VF_DEVICE_ID = "16'b0000000000000000" *) 
   (* PF1_SUBSYSTEM_ID = "16'b0000000000000111" *) 
   (* PF1_TPHR_CAP_DEV_SPECIFIC_MODE = "true" *) 
   (* PF1_TPHR_CAP_ENABLE = "FALSE" *) 
   (* PF1_TPHR_CAP_INT_VEC_MODE = "FALSE" *) 
   (* PF1_TPHR_CAP_NEXTPTR = "12'b000000000000" *) 
   (* PF1_TPHR_CAP_ST_MODE_SEL = "3'b000" *) 
   (* PF1_TPHR_CAP_ST_TABLE_LOC = "2'b00" *) 
   (* PF1_TPHR_CAP_ST_TABLE_SIZE = "11'b00000000000" *) 
   (* PF1_TPHR_CAP_VER = "4'b0001" *) 
   (* PIPE_PIPELINE_STAGES = "0" *) 
   (* PIPE_SIM = "FALSE" *) 
   (* PIPE_SIM_MODE = "FALSE" *) 
   (* PL_DISABLE_EI_INFER_IN_L0 = "FALSE" *) 
   (* PL_DISABLE_GEN3_DC_BALANCE = "FALSE" *) 
   (* PL_DISABLE_SCRAMBLING = "FALSE" *) 
   (* PL_DISABLE_UPCONFIG_CAPABLE = "FALSE" *) 
   (* PL_EQ_ADAPT_DISABLE_COEFF_CHECK = "FALSE" *) 
   (* PL_EQ_ADAPT_DISABLE_PRESET_CHECK = "FALSE" *) 
   (* PL_EQ_ADAPT_ITER_COUNT = "5'b00010" *) 
   (* PL_EQ_ADAPT_REJECT_RETRY_COUNT = "2'b01" *) 
   (* PL_EQ_BYPASS_PHASE23 = "FALSE" *) 
   (* PL_EQ_SHORT_ADAPT_PHASE = "FALSE" *) 
   (* PL_LANE0_EQ_CONTROL = "16'b0011111100000000" *) 
   (* PL_LANE1_EQ_CONTROL = "16'b0011111100000000" *) 
   (* PL_LANE2_EQ_CONTROL = "16'b0011111100000000" *) 
   (* PL_LANE3_EQ_CONTROL = "16'b0011111100000000" *) 
   (* PL_LANE4_EQ_CONTROL = "16'b0011111100000000" *) 
   (* PL_LANE5_EQ_CONTROL = "16'b0011111100000000" *) 
   (* PL_LANE6_EQ_CONTROL = "16'b0011111100000000" *) 
   (* PL_LANE7_EQ_CONTROL = "16'b0011111100000000" *) 
   (* PL_LINK_CAP_MAX_LINK_SPEED = "3'b100" *) 
   (* PL_LINK_CAP_MAX_LINK_WIDTH = "4'b1000" *) 
   (* PL_N_FTS_COMCLK_GEN1 = "255" *) 
   (* PL_N_FTS_COMCLK_GEN2 = "255" *) 
   (* PL_N_FTS_COMCLK_GEN3 = "255" *) 
   (* PL_N_FTS_GEN1 = "255" *) 
   (* PL_N_FTS_GEN2 = "255" *) 
   (* PL_N_FTS_GEN3 = "255" *) 
   (* PL_UPSTREAM_FACING = "true" *) 
   (* PM_ASPML0S_TIMEOUT = "16'b0000010111011100" *) 
   (* PM_ASPML1_ENTRY_DELAY = "20'b00000000101010111110" *) 
   (* PM_ENABLE_SLOT_POWER_CAPTURE = "true" *) 
   (* PM_L1_REENTRY_DELAY = "25000" *) 
   (* PM_PME_SERVICE_TIMEOUT_DELAY = "20'b00011000011010100000" *) 
   (* PM_PME_TURNOFF_ACK_DELAY = "16'b0000000001100100" *) 
   (* RCV_MSG_IF = "true" *) 
   (* REF_CLK_FREQ = "0" *) 
   (* SHARED_LOGIC_IN_CORE = "FALSE" *) 
   (* SIM_VERSION = "1.0" *) 
   (* SPARE_BIT0 = "0" *) 
   (* SPARE_BIT1 = "0" *) 
   (* SPARE_BIT2 = "0" *) 
   (* SPARE_BIT3 = "0" *) 
   (* SPARE_BIT4 = "0" *) 
   (* SPARE_BIT5 = "0" *) 
   (* SPARE_BIT6 = "0" *) 
   (* SPARE_BIT7 = "0" *) 
   (* SPARE_BIT8 = "0" *) 
   (* SPARE_BYTE0 = "8'b00000000" *) 
   (* SPARE_BYTE1 = "8'b00000000" *) 
   (* SPARE_BYTE2 = "8'b00000000" *) 
   (* SPARE_BYTE3 = "8'b00000000" *) 
   (* SPARE_WORD0 = "0" *) 
   (* SPARE_WORD1 = "32'b00000000000000000000000000000000" *) 
   (* SPARE_WORD2 = "0" *) 
   (* SPARE_WORD3 = "0" *) 
   (* SRIOV_CAP_ENABLE = "FALSE" *) 
   (* TCQ = "100" *) 
   (* TL_COMPL_TIMEOUT_REG0 = "24'b101111101011110000100000" *) 
   (* TL_COMPL_TIMEOUT_REG1 = "28'b0011001000010001011000100000" *) 
   (* TL_CREDITS_CD = "12'b000000000000" *) 
   (* TL_CREDITS_CH = "8'b00000000" *) 
   (* TL_CREDITS_NPD = "12'b000000101000" *) 
   (* TL_CREDITS_NPH = "8'b00100000" *) 
   (* TL_CREDITS_PD = "12'b000011001100" *) 
   (* TL_CREDITS_PH = "8'b00100000" *) 
   (* TL_ENABLE_MESSAGE_RID_CHECK_ENABLE = "true" *) 
   (* TL_EXTENDED_CFG_EXTEND_INTERFACE_ENABLE = "FALSE" *) 
   (* TL_LEGACY_CFG_EXTEND_INTERFACE_ENABLE = "FALSE" *) 
   (* TL_LEGACY_MODE_ENABLE = "FALSE" *) 
   (* TL_PF_ENABLE_REG = "FALSE" *) 
   (* TL_TAG_MGMT_ENABLE = "true" *) 
   (* TRANSCEIVER_CTRL_STATUS_PORTS = "FALSE" *) 
   (* TX_FC_IF = "true" *) 
   (* TX_MARGIN_FULL_0 = "7'b1001111" *) 
   (* TX_MARGIN_FULL_1 = "7'b1001110" *) 
   (* TX_MARGIN_FULL_2 = "7'b1001101" *) 
   (* TX_MARGIN_FULL_3 = "7'b1001100" *) 
   (* TX_MARGIN_FULL_4 = "7'b1000011" *) 
   (* TX_MARGIN_LOW_0 = "7'b1000101" *) 
   (* TX_MARGIN_LOW_1 = "7'b1000110" *) 
   (* TX_MARGIN_LOW_2 = "7'b1000011" *) 
   (* TX_MARGIN_LOW_3 = "7'b1000010" *) 
   (* TX_MARGIN_LOW_4 = "7'b1000000" *) 
   (* USER_CLK2_FREQ = "4" *) 
   (* USER_CLK_FREQ = "5" *) 
   (* VF0_ARI_CAP_NEXTPTR = "12'b000000000000" *) 
   (* VF0_CAPABILITY_POINTER = "8'b10000000" *) 
   (* VF0_MSIX_CAP_PBA_BIR = "0" *) 
   (* VF0_MSIX_CAP_PBA_OFFSET = "29'b00000000000000000000000000000" *) 
   (* VF0_MSIX_CAP_TABLE_BIR = "0" *) 
   (* VF0_MSIX_CAP_TABLE_OFFSET = "29'b00000000000000000000000000000" *) 
   (* VF0_MSIX_CAP_TABLE_SIZE = "11'b00000000000" *) 
   (* VF0_MSI_CAP_MULTIMSGCAP = "0" *) 
   (* VF0_PM_CAP_ID = "8'b00000001" *) 
   (* VF0_PM_CAP_NEXTPTR = "8'b00000000" *) 
   (* VF0_PM_CAP_VER_ID = "3'b011" *) 
   (* VF0_TPHR_CAP_DEV_SPECIFIC_MODE = "true" *) 
   (* VF0_TPHR_CAP_ENABLE = "FALSE" *) 
   (* VF0_TPHR_CAP_INT_VEC_MODE = "FALSE" *) 
   (* VF0_TPHR_CAP_NEXTPTR = "12'b000000000000" *) 
   (* VF0_TPHR_CAP_ST_MODE_SEL = "3'b000" *) 
   (* VF0_TPHR_CAP_ST_TABLE_LOC = "2'b00" *) 
   (* VF0_TPHR_CAP_ST_TABLE_SIZE = "11'b00000000000" *) 
   (* VF0_TPHR_CAP_VER = "4'b0001" *) 
   (* VF1_ARI_CAP_NEXTPTR = "12'b000000000000" *) 
   (* VF1_MSIX_CAP_PBA_BIR = "0" *) 
   (* VF1_MSIX_CAP_PBA_OFFSET = "29'b00000000000000000000000000000" *) 
   (* VF1_MSIX_CAP_TABLE_BIR = "0" *) 
   (* VF1_MSIX_CAP_TABLE_OFFSET = "29'b00000000000000000000000000000" *) 
   (* VF1_MSIX_CAP_TABLE_SIZE = "11'b00000000000" *) 
   (* VF1_MSI_CAP_MULTIMSGCAP = "0" *) 
   (* VF1_PM_CAP_ID = "8'b00000001" *) 
   (* VF1_PM_CAP_NEXTPTR = "8'b00000000" *) 
   (* VF1_PM_CAP_VER_ID = "3'b011" *) 
   (* VF1_TPHR_CAP_DEV_SPECIFIC_MODE = "true" *) 
   (* VF1_TPHR_CAP_ENABLE = "FALSE" *) 
   (* VF1_TPHR_CAP_INT_VEC_MODE = "FALSE" *) 
   (* VF1_TPHR_CAP_NEXTPTR = "12'b000000000000" *) 
   (* VF1_TPHR_CAP_ST_MODE_SEL = "3'b000" *) 
   (* VF1_TPHR_CAP_ST_TABLE_LOC = "2'b00" *) 
   (* VF1_TPHR_CAP_ST_TABLE_SIZE = "11'b00000000000" *) 
   (* VF1_TPHR_CAP_VER = "4'b0001" *) 
   (* VF2_ARI_CAP_NEXTPTR = "12'b000000000000" *) 
   (* VF2_MSIX_CAP_PBA_BIR = "0" *) 
   (* VF2_MSIX_CAP_PBA_OFFSET = "29'b00000000000000000000000000000" *) 
   (* VF2_MSIX_CAP_TABLE_BIR = "0" *) 
   (* VF2_MSIX_CAP_TABLE_OFFSET = "29'b00000000000000000000000000000" *) 
   (* VF2_MSIX_CAP_TABLE_SIZE = "11'b00000000000" *) 
   (* VF2_MSI_CAP_MULTIMSGCAP = "0" *) 
   (* VF2_PM_CAP_ID = "8'b00000001" *) 
   (* VF2_PM_CAP_NEXTPTR = "8'b00000000" *) 
   (* VF2_PM_CAP_VER_ID = "3'b011" *) 
   (* VF2_TPHR_CAP_DEV_SPECIFIC_MODE = "true" *) 
   (* VF2_TPHR_CAP_ENABLE = "FALSE" *) 
   (* VF2_TPHR_CAP_INT_VEC_MODE = "FALSE" *) 
   (* VF2_TPHR_CAP_NEXTPTR = "12'b000000000000" *) 
   (* VF2_TPHR_CAP_ST_MODE_SEL = "3'b000" *) 
   (* VF2_TPHR_CAP_ST_TABLE_LOC = "2'b00" *) 
   (* VF2_TPHR_CAP_ST_TABLE_SIZE = "11'b00000000000" *) 
   (* VF2_TPHR_CAP_VER = "4'b0001" *) 
   (* VF3_ARI_CAP_NEXTPTR = "12'b000000000000" *) 
   (* VF3_MSIX_CAP_PBA_BIR = "0" *) 
   (* VF3_MSIX_CAP_PBA_OFFSET = "29'b00000000000000000000000000000" *) 
   (* VF3_MSIX_CAP_TABLE_BIR = "0" *) 
   (* VF3_MSIX_CAP_TABLE_OFFSET = "29'b00000000000000000000000000000" *) 
   (* VF3_MSIX_CAP_TABLE_SIZE = "11'b00000000000" *) 
   (* VF3_MSI_CAP_MULTIMSGCAP = "0" *) 
   (* VF3_PM_CAP_ID = "8'b00000001" *) 
   (* VF3_PM_CAP_NEXTPTR = "8'b00000000" *) 
   (* VF3_PM_CAP_VER_ID = "3'b011" *) 
   (* VF3_TPHR_CAP_DEV_SPECIFIC_MODE = "true" *) 
   (* VF3_TPHR_CAP_ENABLE = "FALSE" *) 
   (* VF3_TPHR_CAP_INT_VEC_MODE = "FALSE" *) 
   (* VF3_TPHR_CAP_NEXTPTR = "12'b000000000000" *) 
   (* VF3_TPHR_CAP_ST_MODE_SEL = "3'b000" *) 
   (* VF3_TPHR_CAP_ST_TABLE_LOC = "2'b00" *) 
   (* VF3_TPHR_CAP_ST_TABLE_SIZE = "11'b00000000000" *) 
   (* VF3_TPHR_CAP_VER = "4'b0001" *) 
   (* VF4_ARI_CAP_NEXTPTR = "12'b000000000000" *) 
   (* VF4_MSIX_CAP_PBA_BIR = "0" *) 
   (* VF4_MSIX_CAP_PBA_OFFSET = "29'b00000000000000000000000000000" *) 
   (* VF4_MSIX_CAP_TABLE_BIR = "0" *) 
   (* VF4_MSIX_CAP_TABLE_OFFSET = "29'b00000000000000000000000000000" *) 
   (* VF4_MSIX_CAP_TABLE_SIZE = "11'b00000000000" *) 
   (* VF4_MSI_CAP_MULTIMSGCAP = "0" *) 
   (* VF4_PM_CAP_ID = "8'b00000001" *) 
   (* VF4_PM_CAP_NEXTPTR = "8'b00000000" *) 
   (* VF4_PM_CAP_VER_ID = "3'b011" *) 
   (* VF4_TPHR_CAP_DEV_SPECIFIC_MODE = "true" *) 
   (* VF4_TPHR_CAP_ENABLE = "FALSE" *) 
   (* VF4_TPHR_CAP_INT_VEC_MODE = "FALSE" *) 
   (* VF4_TPHR_CAP_NEXTPTR = "12'b000000000000" *) 
   (* VF4_TPHR_CAP_ST_MODE_SEL = "3'b000" *) 
   (* VF4_TPHR_CAP_ST_TABLE_LOC = "2'b00" *) 
   (* VF4_TPHR_CAP_ST_TABLE_SIZE = "11'b00000000000" *) 
   (* VF4_TPHR_CAP_VER = "4'b0001" *) 
   (* VF5_ARI_CAP_NEXTPTR = "12'b000000000000" *) 
   (* VF5_MSIX_CAP_PBA_BIR = "0" *) 
   (* VF5_MSIX_CAP_PBA_OFFSET = "29'b00000000000000000000000000000" *) 
   (* VF5_MSIX_CAP_TABLE_BIR = "0" *) 
   (* VF5_MSIX_CAP_TABLE_OFFSET = "29'b00000000000000000000000000000" *) 
   (* VF5_MSIX_CAP_TABLE_SIZE = "11'b00000000000" *) 
   (* VF5_MSI_CAP_MULTIMSGCAP = "0" *) 
   (* VF5_PM_CAP_ID = "8'b00000001" *) 
   (* VF5_PM_CAP_NEXTPTR = "8'b00000000" *) 
   (* VF5_PM_CAP_VER_ID = "3'b011" *) 
   (* VF5_TPHR_CAP_DEV_SPECIFIC_MODE = "true" *) 
   (* VF5_TPHR_CAP_ENABLE = "FALSE" *) 
   (* VF5_TPHR_CAP_INT_VEC_MODE = "FALSE" *) 
   (* VF5_TPHR_CAP_NEXTPTR = "12'b000000000000" *) 
   (* VF5_TPHR_CAP_ST_MODE_SEL = "3'b000" *) 
   (* VF5_TPHR_CAP_ST_TABLE_LOC = "2'b00" *) 
   (* VF5_TPHR_CAP_ST_TABLE_SIZE = "11'b00000000000" *) 
   (* VF5_TPHR_CAP_VER = "4'b0001" *) 
   (* X_INTERFACE_INFO = "xilinx.com:interface:pcie_7x_mgt:1.0 pcie_7x_mgt txn" *) 
   (* component_name = "pcie3_7x_v2_2" *) 
   (* gen_x0y0_ucf = "0" *) 
   (* gen_x0y1_ucf = "1" *) 
   (* gen_x0y2_ucf = "0" *) 
   (* gen_x0y3_ucf = "0" *) 
   (* pcie_blk_locn = "1" *) 
   (* silicon_revision = "Production" *) 
   (* xlnx_ref_board = "1" *) 
   vc709_pcie_x8_gen3pcie3_7x_v2_2_pcie_3_0_7vx inst
       (.cfg_config_space_enable(cfg_config_space_enable),
        .cfg_current_speed(cfg_current_speed),
        .cfg_dpa_substate_change(cfg_dpa_substate_change),
        .cfg_ds_bus_number(cfg_ds_bus_number),
        .cfg_ds_device_number(cfg_ds_device_number),
        .cfg_ds_function_number(cfg_ds_function_number),
        .cfg_ds_port_number(cfg_ds_port_number),
        .cfg_dsn(cfg_dsn),
        .cfg_err_cor_in(cfg_err_cor_in),
        .cfg_err_cor_out(cfg_err_cor_out),
        .cfg_err_fatal_out(cfg_err_fatal_out),
        .cfg_err_nonfatal_out(cfg_err_nonfatal_out),
        .cfg_err_uncor_in(cfg_err_uncor_in),
        .cfg_ext_function_number(cfg_ext_function_number),
        .cfg_ext_read_data(cfg_ext_read_data),
        .cfg_ext_read_data_valid(cfg_ext_read_data_valid),
        .cfg_ext_read_received(cfg_ext_read_received),
        .cfg_ext_register_number(cfg_ext_register_number),
        .cfg_ext_write_byte_enable(cfg_ext_write_byte_enable),
        .cfg_ext_write_data(cfg_ext_write_data),
        .cfg_ext_write_received(cfg_ext_write_received),
        .cfg_fc_cpld(cfg_fc_cpld),
        .cfg_fc_cplh(cfg_fc_cplh),
        .cfg_fc_npd(cfg_fc_npd),
        .cfg_fc_nph(cfg_fc_nph),
        .cfg_fc_pd(cfg_fc_pd),
        .cfg_fc_ph(cfg_fc_ph),
        .cfg_fc_sel(cfg_fc_sel),
        .cfg_flr_done(cfg_flr_done),
        .cfg_flr_in_process(cfg_flr_in_process),
        .cfg_function_power_state(cfg_function_power_state),
        .cfg_function_status(cfg_function_status),
        .cfg_hot_reset_in(cfg_hot_reset_in),
        .cfg_hot_reset_out(cfg_hot_reset_out),
        .cfg_interrupt_int(cfg_interrupt_int),
        .cfg_interrupt_msi_attr(cfg_interrupt_msi_attr),
        .cfg_interrupt_msi_data(cfg_interrupt_msi_data),
        .cfg_interrupt_msi_enable(cfg_interrupt_msi_enable),
        .cfg_interrupt_msi_fail(cfg_interrupt_msi_fail),
        .cfg_interrupt_msi_function_number(cfg_interrupt_msi_function_number),
        .cfg_interrupt_msi_int(cfg_interrupt_msi_int),
        .cfg_interrupt_msi_mask_update(cfg_interrupt_msi_mask_update),
        .cfg_interrupt_msi_mmenable(cfg_interrupt_msi_mmenable),
        .cfg_interrupt_msi_pending_status(cfg_interrupt_msi_pending_status),
        .cfg_interrupt_msi_select(cfg_interrupt_msi_select),
        .cfg_interrupt_msi_sent(cfg_interrupt_msi_sent),
        .cfg_interrupt_msi_tph_present(cfg_interrupt_msi_tph_present),
        .cfg_interrupt_msi_tph_st_tag(cfg_interrupt_msi_tph_st_tag),
        .cfg_interrupt_msi_tph_type(cfg_interrupt_msi_tph_type),
        .cfg_interrupt_msi_vf_enable(cfg_interrupt_msi_vf_enable),
        .cfg_interrupt_msix_address({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .cfg_interrupt_msix_data({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .cfg_interrupt_msix_enable(NLW_inst_cfg_interrupt_msix_enable_UNCONNECTED[1:0]),
        .cfg_interrupt_msix_fail(NLW_inst_cfg_interrupt_msix_fail_UNCONNECTED),
        .cfg_interrupt_msix_int(\<const0> ),
        .cfg_interrupt_msix_mask(NLW_inst_cfg_interrupt_msix_mask_UNCONNECTED[1:0]),
        .cfg_interrupt_msix_sent(NLW_inst_cfg_interrupt_msix_sent_UNCONNECTED),
        .cfg_interrupt_msix_vf_enable(NLW_inst_cfg_interrupt_msix_vf_enable_UNCONNECTED[5:0]),
        .cfg_interrupt_msix_vf_mask(NLW_inst_cfg_interrupt_msix_vf_mask_UNCONNECTED[5:0]),
        .cfg_interrupt_pending(cfg_interrupt_pending),
        .cfg_interrupt_sent(cfg_interrupt_sent),
        .cfg_link_power_state(cfg_link_power_state),
        .cfg_link_training_enable(cfg_link_training_enable),
        .cfg_ltr_enable(cfg_ltr_enable),
        .cfg_ltssm_state(cfg_ltssm_state),
        .cfg_max_payload(cfg_max_payload),
        .cfg_max_read_req(cfg_max_read_req),
        .cfg_mgmt_addr(cfg_mgmt_addr),
        .cfg_mgmt_byte_enable(cfg_mgmt_byte_enable),
        .cfg_mgmt_read(cfg_mgmt_read),
        .cfg_mgmt_read_data(cfg_mgmt_read_data),
        .cfg_mgmt_read_write_done(cfg_mgmt_read_write_done),
        .cfg_mgmt_type1_cfg_reg_access(cfg_mgmt_type1_cfg_reg_access),
        .cfg_mgmt_write(cfg_mgmt_write),
        .cfg_mgmt_write_data(cfg_mgmt_write_data),
        .cfg_msg_received(cfg_msg_received),
        .cfg_msg_received_data(cfg_msg_received_data),
        .cfg_msg_received_type(cfg_msg_received_type),
        .cfg_msg_transmit(cfg_msg_transmit),
        .cfg_msg_transmit_data(cfg_msg_transmit_data),
        .cfg_msg_transmit_done(cfg_msg_transmit_done),
        .cfg_msg_transmit_type(cfg_msg_transmit_type),
        .cfg_negotiated_width(cfg_negotiated_width),
        .cfg_obff_enable(cfg_obff_enable),
        .cfg_per_func_status_control(cfg_per_func_status_control),
        .cfg_per_func_status_data(cfg_per_func_status_data),
        .cfg_per_function_number(cfg_per_function_number),
        .cfg_per_function_output_request(cfg_per_function_output_request),
        .cfg_per_function_update_done(cfg_per_function_update_done),
        .cfg_phy_link_down(cfg_phy_link_down),
        .cfg_phy_link_status(cfg_phy_link_status),
        .cfg_pl_status_change(cfg_pl_status_change),
        .cfg_power_state_change_ack(cfg_power_state_change_ack),
        .cfg_power_state_change_interrupt(cfg_power_state_change_interrupt),
        .cfg_rcb_status(cfg_rcb_status),
        .cfg_req_pm_transition_l23_ready(cfg_req_pm_transition_l23_ready),
        .cfg_tph_requester_enable(cfg_tph_requester_enable),
        .cfg_tph_st_mode(cfg_tph_st_mode),
        .cfg_vf_flr_done(cfg_vf_flr_done),
        .cfg_vf_flr_in_process(cfg_vf_flr_in_process),
        .cfg_vf_power_state(cfg_vf_power_state),
        .cfg_vf_status(cfg_vf_status),
        .cfg_vf_tph_requester_enable(cfg_vf_tph_requester_enable),
        .cfg_vf_tph_st_mode(cfg_vf_tph_st_mode),
        .ext_ch_gt_drpaddr({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ext_ch_gt_drpclk(NLW_inst_ext_ch_gt_drpclk_UNCONNECTED),
        .ext_ch_gt_drpdi({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ext_ch_gt_drpdo(NLW_inst_ext_ch_gt_drpdo_UNCONNECTED[127:0]),
        .ext_ch_gt_drpen({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ext_ch_gt_drprdy(NLW_inst_ext_ch_gt_drprdy_UNCONNECTED[7:0]),
        .ext_ch_gt_drpwe({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .gt_ch_drp_rdy(NLW_inst_gt_ch_drp_rdy_UNCONNECTED[7:0]),
        .icap_clk(icap_clk),
        .icap_csib(icap_csib),
        .icap_i(icap_i),
        .icap_o(icap_o),
        .icap_rdwrb(icap_rdwrb),
        .int_dclk_out(NLW_inst_int_dclk_out_UNCONNECTED),
        .int_oobclk_out(NLW_inst_int_oobclk_out_UNCONNECTED),
        .int_pclk_out_slave(NLW_inst_int_pclk_out_slave_UNCONNECTED),
        .int_pclk_sel_slave({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .int_pipe_rxusrclk_out(NLW_inst_int_pipe_rxusrclk_out_UNCONNECTED),
        .int_qplllock_out(NLW_inst_int_qplllock_out_UNCONNECTED[1:0]),
        .int_qplloutclk_out(NLW_inst_int_qplloutclk_out_UNCONNECTED[1:0]),
        .int_qplloutrefclk_out(NLW_inst_int_qplloutrefclk_out_UNCONNECTED[1:0]),
        .int_rxoutclk_out(NLW_inst_int_rxoutclk_out_UNCONNECTED[7:0]),
        .int_userclk1_out(NLW_inst_int_userclk1_out_UNCONNECTED),
        .int_userclk2_out(NLW_inst_int_userclk2_out_UNCONNECTED),
        .m_axis_cq_tdata(m_axis_cq_tdata),
        .m_axis_cq_tkeep(m_axis_cq_tkeep),
        .m_axis_cq_tlast(m_axis_cq_tlast),
        .m_axis_cq_tready(m_axis_cq_tready),
        .m_axis_cq_tuser(m_axis_cq_tuser),
        .m_axis_cq_tvalid(m_axis_cq_tvalid),
        .m_axis_rc_tdata(m_axis_rc_tdata),
        .m_axis_rc_tkeep(m_axis_rc_tkeep),
        .m_axis_rc_tlast(m_axis_rc_tlast),
        .m_axis_rc_tready(m_axis_rc_tready),
        .m_axis_rc_tuser(m_axis_rc_tuser),
        .m_axis_rc_tvalid(m_axis_rc_tvalid),
        .pci_exp_rxn(pci_exp_rxn),
        .pci_exp_rxp(pci_exp_rxp),
        .pci_exp_txn(pci_exp_txn),
        .pci_exp_txp(pci_exp_txp),
        .pcie_cq_np_req(pcie_cq_np_req),
        .pcie_cq_np_req_count(pcie_cq_np_req_count),
        .pcie_drp_addr({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .pcie_drp_clk(\<const1> ),
        .pcie_drp_di({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .pcie_drp_do(NLW_inst_pcie_drp_do_UNCONNECTED[15:0]),
        .pcie_drp_en(\<const0> ),
        .pcie_drp_rdy(NLW_inst_pcie_drp_rdy_UNCONNECTED),
        .pcie_drp_we(\<const0> ),
        .pcie_rq_seq_num(pcie_rq_seq_num),
        .pcie_rq_seq_num_vld(pcie_rq_seq_num_vld),
        .pcie_rq_tag(pcie_rq_tag),
        .pcie_rq_tag_vld(pcie_rq_tag_vld),
        .pcie_tfc_npd_av(pcie_tfc_npd_av),
        .pcie_tfc_nph_av(pcie_tfc_nph_av),
        .pipe_dclk_in(pipe_dclk_in),
        .pipe_debug(NLW_inst_pipe_debug_UNCONNECTED[31:0]),
        .pipe_debug_0(NLW_inst_pipe_debug_0_UNCONNECTED[7:0]),
        .pipe_debug_1(NLW_inst_pipe_debug_1_UNCONNECTED[7:0]),
        .pipe_debug_2(NLW_inst_pipe_debug_2_UNCONNECTED[7:0]),
        .pipe_debug_3(NLW_inst_pipe_debug_3_UNCONNECTED[7:0]),
        .pipe_debug_4(NLW_inst_pipe_debug_4_UNCONNECTED[7:0]),
        .pipe_debug_5(NLW_inst_pipe_debug_5_UNCONNECTED[7:0]),
        .pipe_debug_6(NLW_inst_pipe_debug_6_UNCONNECTED[7:0]),
        .pipe_debug_7(NLW_inst_pipe_debug_7_UNCONNECTED[7:0]),
        .pipe_debug_8(NLW_inst_pipe_debug_8_UNCONNECTED[7:0]),
        .pipe_debug_9(NLW_inst_pipe_debug_9_UNCONNECTED[7:0]),
        .pipe_drp_fsm(NLW_inst_pipe_drp_fsm_UNCONNECTED[55:0]),
        .pipe_gen3_out(pipe_gen3_out),
        .pipe_loopback({\<const0> ,\<const0> ,\<const0> }),
        .pipe_mmcm_lock_in(pipe_mmcm_lock_in),
        .pipe_mmcm_rst_n(pipe_mmcm_rst_n),
        .pipe_oobclk_in(pipe_oobclk_in),
        .pipe_pclk_in(pipe_pclk_in),
        .pipe_pclk_sel_out(pipe_pclk_sel_out),
        .pipe_qrst_fsm(NLW_inst_pipe_qrst_fsm_UNCONNECTED[11:0]),
        .pipe_qrst_idle(NLW_inst_pipe_qrst_idle_UNCONNECTED),
        .pipe_rate_fsm(NLW_inst_pipe_rate_fsm_UNCONNECTED[39:0]),
        .pipe_rate_idle(NLW_inst_pipe_rate_idle_UNCONNECTED),
        .pipe_rst_fsm(NLW_inst_pipe_rst_fsm_UNCONNECTED[4:0]),
        .pipe_rst_idle(NLW_inst_pipe_rst_idle_UNCONNECTED),
        .pipe_rxoutclk_in(pipe_rxoutclk_in),
        .pipe_rxoutclk_out(pipe_rxoutclk_out),
        .pipe_rxprbscntreset(\<const0> ),
        .pipe_rxprbserr(NLW_inst_pipe_rxprbserr_UNCONNECTED[7:0]),
        .pipe_rxprbssel({\<const0> ,\<const0> ,\<const0> }),
        .pipe_rxusrclk_in(pipe_rxusrclk_in),
        .pipe_sync_fsm_rx(NLW_inst_pipe_sync_fsm_rx_UNCONNECTED[55:0]),
        .pipe_sync_fsm_tx(NLW_inst_pipe_sync_fsm_tx_UNCONNECTED[47:0]),
        .pipe_txoutclk_out(pipe_txoutclk_out),
        .pipe_txprbsforceerr(\<const0> ),
        .pipe_txprbssel({\<const0> ,\<const0> ,\<const0> }),
        .pipe_userclk1_in(pipe_userclk1_in),
        .pipe_userclk2_in(pipe_userclk2_in),
        .qpll_drp_clk(NLW_inst_qpll_drp_clk_UNCONNECTED),
        .qpll_drp_crscode({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .qpll_drp_done({\<const0> ,\<const0> }),
        .qpll_drp_fsm({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .qpll_drp_gen3(NLW_inst_qpll_drp_gen3_UNCONNECTED),
        .qpll_drp_ovrd(NLW_inst_qpll_drp_ovrd_UNCONNECTED),
        .qpll_drp_reset({\<const0> ,\<const0> }),
        .qpll_drp_rst_n(NLW_inst_qpll_drp_rst_n_UNCONNECTED),
        .qpll_drp_start(NLW_inst_qpll_drp_start_UNCONNECTED),
        .qpll_qplld(NLW_inst_qpll_qplld_UNCONNECTED),
        .qpll_qplllock({\<const0> ,\<const0> }),
        .qpll_qplloutclk({\<const0> ,\<const0> }),
        .qpll_qplloutrefclk({\<const0> ,\<const0> }),
        .qpll_qpllreset(NLW_inst_qpll_qpllreset_UNCONNECTED[1:0]),
        .s_axis_cc_tdata(s_axis_cc_tdata),
        .s_axis_cc_tkeep(s_axis_cc_tkeep),
        .s_axis_cc_tlast(s_axis_cc_tlast),
        .s_axis_cc_tready(s_axis_cc_tready),
        .s_axis_cc_tuser(s_axis_cc_tuser),
        .s_axis_cc_tvalid(s_axis_cc_tvalid),
        .s_axis_rq_tdata(s_axis_rq_tdata),
        .s_axis_rq_tkeep(s_axis_rq_tkeep),
        .s_axis_rq_tlast(s_axis_rq_tlast),
        .s_axis_rq_tready(s_axis_rq_tready),
        .s_axis_rq_tuser(s_axis_rq_tuser),
        .s_axis_rq_tvalid(s_axis_rq_tvalid),
        .startup_cfgclk(startup_cfgclk),
        .startup_cfgmclk(startup_cfgmclk),
        .startup_clk(startup_clk),
        .startup_eos(startup_eos),
        .startup_gsr(startup_gsr),
        .startup_gts(startup_gts),
        .startup_keyclearb(startup_keyclearb),
        .startup_pack(startup_pack),
        .startup_preq(startup_preq),
        .startup_usrcclko(startup_usrcclko),
        .startup_usrcclkts(startup_usrcclkts),
        .startup_usrdoneo(startup_usrdoneo),
        .startup_usrdonets(startup_usrdonets),
        .sys_clk(sys_clk),
        .sys_reset(sys_reset),
        .user_app_rdy(user_app_rdy),
        .user_clk(user_clk),
        .user_lnk_up(user_lnk_up),
        .user_reset(user_reset),
        .user_tph_function_num({\<const0> ,\<const0> ,\<const0> }),
        .user_tph_stt_address({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .user_tph_stt_read_data(NLW_inst_user_tph_stt_read_data_UNCONNECTED[31:0]),
        .user_tph_stt_read_data_valid(NLW_inst_user_tph_stt_read_data_valid_UNCONNECTED),
        .user_tph_stt_read_enable(\<const0> ));
endmodule

(* TCQ = "100" *) (* component_name = "pcie3_7x_v2_2" *) (* PL_LINK_CAP_MAX_LINK_SPEED = "3'b100" *) 
(* PL_LINK_CAP_MAX_LINK_WIDTH = "4'b1000" *) (* USER_CLK2_FREQ = "4" *) (* C_DATA_WIDTH = "256" *) 
(* PIPE_PIPELINE_STAGES = "0" *) (* PIPE_SIM = "FALSE" *) (* PIPE_SIM_MODE = "FALSE" *) 
(* REF_CLK_FREQ = "0" *) (* PCIE_EXT_CLK = "true" *) (* PCIE_EXT_GT_COMMON = "FALSE" *) 
(* EXT_CH_GT_DRP = "FALSE" *) (* PCIE_DRP = "FALSE" *) (* TRANSCEIVER_CTRL_STATUS_PORTS = "FALSE" *) 
(* PCIE_TXBUF_EN = "FALSE" *) (* PCIE_GT_DEVICE = "GTH" *) (* PCIE_CHAN_BOND = "0" *) 
(* PCIE_CHAN_BOND_EN = "FALSE" *) (* PCIE_USE_MODE = "2.1" *) (* PCIE_LPM_DFE = "LPM" *) 
(* PCIE_LINK_SPEED = "3" *) (* KEEP_WIDTH = "8" *) (* TX_MARGIN_FULL_0 = "7'b1001111" *) 
(* TX_MARGIN_FULL_1 = "7'b1001110" *) (* TX_MARGIN_FULL_2 = "7'b1001101" *) (* TX_MARGIN_FULL_3 = "7'b1001100" *) 
(* TX_MARGIN_FULL_4 = "7'b1000011" *) (* TX_MARGIN_LOW_0 = "7'b1000101" *) (* TX_MARGIN_LOW_1 = "7'b1000110" *) 
(* TX_MARGIN_LOW_2 = "7'b1000011" *) (* TX_MARGIN_LOW_3 = "7'b1000010" *) (* TX_MARGIN_LOW_4 = "7'b1000000" *) 
(* ARI_CAP_ENABLE = "FALSE" *) (* AXISTEN_IF_CC_ALIGNMENT_MODE = "FALSE" *) (* AXISTEN_IF_CC_PARITY_CHK = "FALSE" *) 
(* AXISTEN_IF_CQ_ALIGNMENT_MODE = "FALSE" *) (* AXISTEN_IF_ENABLE_CLIENT_TAG = "FALSE" *) (* AXISTEN_IF_ENABLE_MSG_ROUTE = "18'b000000000000000000" *) 
(* AXISTEN_IF_ENABLE_RX_MSG_INTFC = "FALSE" *) (* AXISTEN_IF_RC_ALIGNMENT_MODE = "FALSE" *) (* AXISTEN_IF_RC_STRADDLE = "true" *) 
(* AXISTEN_IF_RQ_ALIGNMENT_MODE = "FALSE" *) (* AXISTEN_IF_RQ_PARITY_CHK = "FALSE" *) (* DNSTREAM_LINK_NUM = "8'b00000000" *) 
(* GEN3_PCS_AUTO_REALIGN = "2'b01" *) (* GEN3_PCS_RX_ELECIDLE_INTERNAL = "true" *) (* LL_ACK_TIMEOUT = "9'b000000000" *) 
(* LL_ACK_TIMEOUT_EN = "FALSE" *) (* LL_ACK_TIMEOUT_FUNC = "0" *) (* LL_CPL_FC_UPDATE_TIMER = "16'b0000000000000000" *) 
(* LL_CPL_FC_UPDATE_TIMER_OVERRIDE = "FALSE" *) (* LL_FC_UPDATE_TIMER = "16'b0000000000000000" *) (* LL_FC_UPDATE_TIMER_OVERRIDE = "FALSE" *) 
(* LL_NP_FC_UPDATE_TIMER = "16'b0000000000000000" *) (* LL_NP_FC_UPDATE_TIMER_OVERRIDE = "FALSE" *) (* LL_P_FC_UPDATE_TIMER = "16'b0000000000000000" *) 
(* LL_P_FC_UPDATE_TIMER_OVERRIDE = "FALSE" *) (* LL_REPLAY_TIMEOUT = "9'b000000000" *) (* LL_REPLAY_TIMEOUT_EN = "FALSE" *) 
(* LL_REPLAY_TIMEOUT_FUNC = "0" *) (* LTR_TX_MESSAGE_MINIMUM_INTERVAL = "10'b0011111010" *) (* LTR_TX_MESSAGE_ON_FUNC_POWER_STATE_CHANGE = "FALSE" *) 
(* LTR_TX_MESSAGE_ON_LTR_ENABLE = "FALSE" *) (* PF0_AER_CAP_ECRC_CHECK_CAPABLE = "FALSE" *) (* PF0_AER_CAP_ECRC_GEN_CAPABLE = "FALSE" *) 
(* PF0_AER_CAP_NEXTPTR = "12'b001100000000" *) (* PF0_ARI_CAP_NEXTPTR = "12'b000000000000" *) (* PF0_ARI_CAP_NEXT_FUNC = "8'b00000000" *) 
(* PF0_ARI_CAP_VER = "4'b0001" *) (* PF0_BAR0_APERTURE_SIZE = "5'b01101" *) (* PF0_BAR0_CONTROL = "3'b100" *) 
(* PF0_BAR1_APERTURE_SIZE = "5'b00000" *) (* PF0_BAR1_CONTROL = "3'b000" *) (* PF0_BAR2_APERTURE_SIZE = "5'b00000" *) 
(* PF0_BAR2_CONTROL = "3'b000" *) (* PF0_BAR3_APERTURE_SIZE = "5'b00000" *) (* PF0_BAR3_CONTROL = "3'b000" *) 
(* PF0_BAR4_APERTURE_SIZE = "5'b00000" *) (* PF0_BAR4_CONTROL = "3'b000" *) (* PF0_BAR5_APERTURE_SIZE = "5'b00000" *) 
(* PF0_BAR5_CONTROL = "3'b000" *) (* PF0_BIST_REGISTER = "8'b00000000" *) (* PF0_CAPABILITY_POINTER = "8'b10000000" *) 
(* PF0_CLASS_CODE = "24'b000001011000000000000000" *) (* PF0_VENDOR_ID = "16'b0001000011101110" *) (* PF0_DEVICE_ID = "16'b0111000000111000" *) 
(* PF0_DEV_CAP2_128B_CAS_ATOMIC_COMPLETER_SUPPORT = "FALSE" *) (* PF0_DEV_CAP2_32B_ATOMIC_COMPLETER_SUPPORT = "FALSE" *) (* PF0_DEV_CAP2_64B_ATOMIC_COMPLETER_SUPPORT = "FALSE" *) 
(* PF0_DEV_CAP2_CPL_TIMEOUT_DISABLE = "true" *) (* PF0_DEV_CAP2_LTR_SUPPORT = "FALSE" *) (* PF0_DEV_CAP2_OBFF_SUPPORT = "2'b00" *) 
(* PF0_DEV_CAP2_TPH_COMPLETER_SUPPORT = "FALSE" *) (* PF0_DEV_CAP_ENDPOINT_L0S_LATENCY = "0" *) (* PF0_DEV_CAP_ENDPOINT_L1_LATENCY = "0" *) 
(* PF0_DEV_CAP_EXT_TAG_SUPPORTED = "FALSE" *) (* PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE = "FALSE" *) (* PF0_DEV_CAP_MAX_PAYLOAD_SIZE = "3'b010" *) 
(* PF0_DPA_CAP_NEXTPTR = "12'b001100000000" *) (* VF0_ARI_CAP_NEXTPTR = "12'b000000000000" *) (* VF1_ARI_CAP_NEXTPTR = "12'b000000000000" *) 
(* VF2_ARI_CAP_NEXTPTR = "12'b000000000000" *) (* VF3_ARI_CAP_NEXTPTR = "12'b000000000000" *) (* VF4_ARI_CAP_NEXTPTR = "12'b000000000000" *) 
(* VF5_ARI_CAP_NEXTPTR = "12'b000000000000" *) (* VF0_TPHR_CAP_DEV_SPECIFIC_MODE = "true" *) (* VF0_TPHR_CAP_ENABLE = "FALSE" *) 
(* VF0_TPHR_CAP_INT_VEC_MODE = "FALSE" *) (* VF0_TPHR_CAP_NEXTPTR = "12'b000000000000" *) (* VF0_TPHR_CAP_ST_MODE_SEL = "3'b000" *) 
(* VF0_TPHR_CAP_ST_TABLE_LOC = "2'b00" *) (* VF0_TPHR_CAP_ST_TABLE_SIZE = "11'b00000000000" *) (* VF0_TPHR_CAP_VER = "4'b0001" *) 
(* VF1_TPHR_CAP_DEV_SPECIFIC_MODE = "true" *) (* VF1_TPHR_CAP_ENABLE = "FALSE" *) (* VF1_TPHR_CAP_INT_VEC_MODE = "FALSE" *) 
(* VF1_TPHR_CAP_NEXTPTR = "12'b000000000000" *) (* VF1_TPHR_CAP_ST_MODE_SEL = "3'b000" *) (* VF1_TPHR_CAP_ST_TABLE_LOC = "2'b00" *) 
(* VF1_TPHR_CAP_ST_TABLE_SIZE = "11'b00000000000" *) (* VF1_TPHR_CAP_VER = "4'b0001" *) (* VF2_TPHR_CAP_DEV_SPECIFIC_MODE = "true" *) 
(* VF2_TPHR_CAP_ENABLE = "FALSE" *) (* VF2_TPHR_CAP_INT_VEC_MODE = "FALSE" *) (* VF2_TPHR_CAP_NEXTPTR = "12'b000000000000" *) 
(* VF2_TPHR_CAP_ST_MODE_SEL = "3'b000" *) (* VF2_TPHR_CAP_ST_TABLE_LOC = "2'b00" *) (* VF2_TPHR_CAP_ST_TABLE_SIZE = "11'b00000000000" *) 
(* VF2_TPHR_CAP_VER = "4'b0001" *) (* VF3_TPHR_CAP_DEV_SPECIFIC_MODE = "true" *) (* VF3_TPHR_CAP_ENABLE = "FALSE" *) 
(* VF3_TPHR_CAP_INT_VEC_MODE = "FALSE" *) (* VF3_TPHR_CAP_NEXTPTR = "12'b000000000000" *) (* VF3_TPHR_CAP_ST_MODE_SEL = "3'b000" *) 
(* VF3_TPHR_CAP_ST_TABLE_LOC = "2'b00" *) (* VF3_TPHR_CAP_ST_TABLE_SIZE = "11'b00000000000" *) (* VF3_TPHR_CAP_VER = "4'b0001" *) 
(* VF4_TPHR_CAP_DEV_SPECIFIC_MODE = "true" *) (* VF4_TPHR_CAP_ENABLE = "FALSE" *) (* VF4_TPHR_CAP_INT_VEC_MODE = "FALSE" *) 
(* VF4_TPHR_CAP_NEXTPTR = "12'b000000000000" *) (* VF4_TPHR_CAP_ST_MODE_SEL = "3'b000" *) (* VF4_TPHR_CAP_ST_TABLE_LOC = "2'b00" *) 
(* VF4_TPHR_CAP_ST_TABLE_SIZE = "11'b00000000000" *) (* VF4_TPHR_CAP_VER = "4'b0001" *) (* VF5_TPHR_CAP_DEV_SPECIFIC_MODE = "true" *) 
(* VF5_TPHR_CAP_ENABLE = "FALSE" *) (* VF5_TPHR_CAP_INT_VEC_MODE = "FALSE" *) (* VF5_TPHR_CAP_NEXTPTR = "12'b000000000000" *) 
(* VF5_TPHR_CAP_ST_MODE_SEL = "3'b000" *) (* VF5_TPHR_CAP_ST_TABLE_LOC = "2'b00" *) (* VF5_TPHR_CAP_ST_TABLE_SIZE = "11'b00000000000" *) 
(* VF5_TPHR_CAP_VER = "4'b0001" *) (* PF0_DPA_CAP_SUB_STATE_CONTROL = "5'b00000" *) (* PF0_DPA_CAP_SUB_STATE_CONTROL_EN = "true" *) 
(* PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION0 = "8'b00000000" *) (* PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION1 = "8'b00000000" *) (* PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION2 = "8'b00000000" *) 
(* PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION3 = "8'b00000000" *) (* PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION4 = "8'b00000000" *) (* PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION5 = "8'b00000000" *) 
(* PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION6 = "8'b00000000" *) (* PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION7 = "8'b00000000" *) (* PF0_DPA_CAP_VER = "4'b0001" *) 
(* PF0_DSN_CAP_NEXTPTR = "12'b001100000000" *) (* PF0_EXPANSION_ROM_APERTURE_SIZE = "5'b00000" *) (* PF0_EXPANSION_ROM_ENABLE = "FALSE" *) 
(* PF0_INTERRUPT_LINE = "8'b00000000" *) (* PF0_INTERRUPT_PIN = "3'b001" *) (* PF0_LINK_CAP_ASPM_SUPPORT = "0" *) 
(* PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1 = "7" *) (* PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2 = "7" *) (* PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN3 = "7" *) 
(* PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN1 = "7" *) (* PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN2 = "7" *) (* PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN3 = "7" *) 
(* PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1 = "7" *) (* PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2 = "7" *) (* PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN3 = "7" *) 
(* PF0_LINK_CAP_L1_EXIT_LATENCY_GEN1 = "7" *) (* PF0_LINK_CAP_L1_EXIT_LATENCY_GEN2 = "7" *) (* PF0_LINK_CAP_L1_EXIT_LATENCY_GEN3 = "7" *) 
(* PF0_LINK_STATUS_SLOT_CLOCK_CONFIG = "FALSE" *) (* PF0_LTR_CAP_MAX_NOSNOOP_LAT = "10'b0000000000" *) (* PF0_LTR_CAP_MAX_SNOOP_LAT = "10'b0000000000" *) 
(* PF0_LTR_CAP_NEXTPTR = "12'b001100000000" *) (* PF0_LTR_CAP_VER = "4'b0001" *) (* PF0_MSIX_CAP_NEXTPTR = "8'b00000000" *) 
(* PF0_MSIX_CAP_PBA_BIR = "0" *) (* PF0_MSIX_CAP_PBA_OFFSET = "29'b00000000000000000000000000000" *) (* PF0_MSIX_CAP_TABLE_BIR = "0" *) 
(* PF0_MSIX_CAP_TABLE_OFFSET = "29'b00000000000000000000000000000" *) (* PF0_MSIX_CAP_TABLE_SIZE = "11'b00000000000" *) (* PF0_MSI_CAP_MULTIMSGCAP = "0" *) 
(* PF0_MSI_CAP_NEXTPTR = "8'b11000000" *) (* PF0_PB_CAP_NEXTPTR = "12'b001001110100" *) (* PF0_PB_CAP_SYSTEM_ALLOCATED = "FALSE" *) 
(* PF0_PB_CAP_VER = "4'b0001" *) (* PF0_PM_CAP_ID = "8'b00000001" *) (* PF0_PM_CAP_NEXTPTR = "8'b10010000" *) 
(* PF0_PM_CAP_PMESUPPORT_D0 = "FALSE" *) (* PF0_PM_CAP_PMESUPPORT_D1 = "FALSE" *) (* PF0_PM_CAP_PMESUPPORT_D3HOT = "FALSE" *) 
(* PF0_PM_CAP_SUPP_D1_STATE = "FALSE" *) (* PF0_PM_CAP_VER_ID = "3'b011" *) (* PF0_PM_CSR_NOSOFTRESET = "true" *) 
(* PF0_RBAR_CAP_ENABLE = "FALSE" *) (* PF0_RBAR_CAP_INDEX0 = "3'b000" *) (* PF0_RBAR_CAP_INDEX1 = "3'b000" *) 
(* PF0_RBAR_CAP_INDEX2 = "3'b000" *) (* PF0_RBAR_CAP_NEXTPTR = "12'b001100000000" *) (* PF0_RBAR_CAP_SIZE0 = "20'b00000000000000000000" *) 
(* PF0_RBAR_CAP_SIZE1 = "20'b00000000000000000000" *) (* PF0_RBAR_CAP_SIZE2 = "20'b00000000000000000000" *) (* PF0_RBAR_CAP_VER = "4'b0001" *) 
(* PF0_RBAR_NUM = "3'b001" *) (* PF0_REVISION_ID = "8'b00000000" *) (* PF0_SRIOV_BAR0_APERTURE_SIZE = "5'b00000" *) 
(* PF0_SRIOV_BAR0_CONTROL = "3'b000" *) (* PF0_SRIOV_BAR1_APERTURE_SIZE = "5'b00000" *) (* PF0_SRIOV_BAR1_CONTROL = "3'b000" *) 
(* PF0_SRIOV_BAR2_APERTURE_SIZE = "5'b00000" *) (* PF0_SRIOV_BAR2_CONTROL = "3'b000" *) (* PF0_SRIOV_BAR3_APERTURE_SIZE = "5'b00000" *) 
(* PF0_SRIOV_BAR3_CONTROL = "3'b000" *) (* PF0_SRIOV_BAR4_APERTURE_SIZE = "5'b00000" *) (* PF0_SRIOV_BAR4_CONTROL = "3'b000" *) 
(* PF0_SRIOV_BAR5_APERTURE_SIZE = "5'b00000" *) (* PF0_SRIOV_BAR5_CONTROL = "3'b000" *) (* PF0_SRIOV_CAP_INITIAL_VF = "16'b0000000000000000" *) 
(* PF0_SRIOV_CAP_NEXTPTR = "12'b001100000000" *) (* PF0_SRIOV_CAP_TOTAL_VF = "16'b0000000000000000" *) (* PF0_SRIOV_CAP_VER = "4'b0000" *) 
(* PF0_SRIOV_FIRST_VF_OFFSET = "16'b0000000000000000" *) (* PF0_SRIOV_FUNC_DEP_LINK = "16'b0000000000000000" *) (* PF0_SRIOV_SUPPORTED_PAGE_SIZE = "32'b00000000000000000000010101010011" *) 
(* PF0_SRIOV_VF_DEVICE_ID = "16'b0000000000000000" *) (* PF0_SUBSYSTEM_VENDOR_ID = "16'b0001000011101110" *) (* PF0_SUBSYSTEM_ID = "16'b0000000000000111" *) 
(* PF0_TPHR_CAP_DEV_SPECIFIC_MODE = "true" *) (* PF0_TPHR_CAP_ENABLE = "FALSE" *) (* PF0_TPHR_CAP_INT_VEC_MODE = "FALSE" *) 
(* PF0_TPHR_CAP_NEXTPTR = "12'b001100000000" *) (* PF0_TPHR_CAP_ST_MODE_SEL = "3'b000" *) (* PF0_TPHR_CAP_ST_TABLE_LOC = "2'b00" *) 
(* PF0_TPHR_CAP_ST_TABLE_SIZE = "11'b00000000000" *) (* PF0_TPHR_CAP_VER = "4'b0001" *) (* PF0_VC_CAP_NEXTPTR = "12'b000000000000" *) 
(* PF0_VC_CAP_VER = "4'b0001" *) (* PF1_AER_CAP_ECRC_CHECK_CAPABLE = "FALSE" *) (* PF1_AER_CAP_ECRC_GEN_CAPABLE = "FALSE" *) 
(* PF1_AER_CAP_NEXTPTR = "12'b000000000000" *) (* PF1_ARI_CAP_NEXTPTR = "12'b000000000000" *) (* PF1_ARI_CAP_NEXT_FUNC = "8'b00000000" *) 
(* PF1_BAR0_APERTURE_SIZE = "5'b00000" *) (* PF1_BAR0_CONTROL = "3'b000" *) (* PF1_BAR1_APERTURE_SIZE = "5'b00000" *) 
(* PF1_BAR1_CONTROL = "3'b000" *) (* PF1_BAR2_APERTURE_SIZE = "5'b00000" *) (* PF1_BAR2_CONTROL = "3'b000" *) 
(* PF1_BAR3_APERTURE_SIZE = "5'b00000" *) (* PF1_BAR3_CONTROL = "3'b000" *) (* PF1_BAR4_APERTURE_SIZE = "5'b00000" *) 
(* PF1_BAR4_CONTROL = "3'b000" *) (* PF1_BAR5_APERTURE_SIZE = "5'b00000" *) (* PF1_BAR5_CONTROL = "3'b000" *) 
(* PF1_BIST_REGISTER = "8'b00000000" *) (* PF1_CAPABILITY_POINTER = "8'b10000000" *) (* PF1_CLASS_CODE = "24'b000001011000000000000000" *) 
(* PF1_DEVICE_ID = "16'b0111000000010001" *) (* PF1_DEV_CAP_MAX_PAYLOAD_SIZE = "3'b010" *) (* PF1_DPA_CAP_NEXTPTR = "12'b000000000000" *) 
(* PF1_DPA_CAP_SUB_STATE_CONTROL = "5'b00000" *) (* PF1_DPA_CAP_SUB_STATE_CONTROL_EN = "true" *) (* PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION0 = "8'b00000000" *) 
(* PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION1 = "8'b00000000" *) (* PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION2 = "8'b00000000" *) (* PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION3 = "8'b00000000" *) 
(* PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION4 = "8'b00000000" *) (* PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION5 = "8'b00000000" *) (* PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION6 = "8'b00000000" *) 
(* PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION7 = "8'b00000000" *) (* PF1_DPA_CAP_VER = "4'b0001" *) (* PF1_DSN_CAP_NEXTPTR = "12'b000000000000" *) 
(* PF1_EXPANSION_ROM_APERTURE_SIZE = "5'b00000" *) (* PF1_EXPANSION_ROM_ENABLE = "FALSE" *) (* PF1_INTERRUPT_LINE = "8'b00000000" *) 
(* PF1_INTERRUPT_PIN = "3'b000" *) (* PF1_MSIX_CAP_NEXTPTR = "8'b00000000" *) (* PF1_MSIX_CAP_PBA_BIR = "0" *) 
(* PF1_MSIX_CAP_PBA_OFFSET = "29'b00000000000000000000000000000" *) (* PF1_MSIX_CAP_TABLE_BIR = "0" *) (* PF1_MSIX_CAP_TABLE_OFFSET = "29'b00000000000000000000000000000" *) 
(* PF1_MSIX_CAP_TABLE_SIZE = "11'b00000000000" *) (* PF1_MSI_CAP_MULTIMSGCAP = "0" *) (* PF1_MSI_CAP_NEXTPTR = "8'b00000000" *) 
(* PF1_PB_CAP_NEXTPTR = "12'b000000000000" *) (* PF1_PB_CAP_SYSTEM_ALLOCATED = "FALSE" *) (* PF1_PB_CAP_VER = "4'b0001" *) 
(* PF1_PM_CAP_ID = "8'b00000001" *) (* PF1_PM_CAP_NEXTPTR = "8'b00000000" *) (* PF1_PM_CAP_VER_ID = "3'b011" *) 
(* PF1_RBAR_CAP_ENABLE = "FALSE" *) (* PF1_RBAR_CAP_INDEX0 = "3'b000" *) (* PF1_RBAR_CAP_INDEX1 = "3'b000" *) 
(* PF1_RBAR_CAP_INDEX2 = "3'b000" *) (* PF1_RBAR_CAP_NEXTPTR = "12'b000000000000" *) (* PF1_RBAR_CAP_SIZE0 = "20'b00000000000000000000" *) 
(* PF1_RBAR_CAP_SIZE1 = "20'b00000000000000000000" *) (* PF1_RBAR_CAP_SIZE2 = "20'b00000000000000000000" *) (* PF1_RBAR_CAP_VER = "4'b0001" *) 
(* PF1_RBAR_NUM = "3'b001" *) (* PF1_REVISION_ID = "8'b00000000" *) (* PF1_SRIOV_BAR0_APERTURE_SIZE = "5'b00000" *) 
(* PF1_SRIOV_BAR0_CONTROL = "3'b000" *) (* PF1_SRIOV_BAR1_APERTURE_SIZE = "5'b00000" *) (* PF1_SRIOV_BAR1_CONTROL = "3'b000" *) 
(* PF1_SRIOV_BAR2_APERTURE_SIZE = "5'b00000" *) (* PF1_SRIOV_BAR2_CONTROL = "3'b000" *) (* PF1_SRIOV_BAR3_APERTURE_SIZE = "5'b00000" *) 
(* PF1_SRIOV_BAR3_CONTROL = "3'b000" *) (* PF1_SRIOV_BAR4_APERTURE_SIZE = "5'b00000" *) (* PF1_SRIOV_BAR4_CONTROL = "3'b000" *) 
(* PF1_SRIOV_BAR5_APERTURE_SIZE = "5'b00000" *) (* PF1_SRIOV_BAR5_CONTROL = "3'b000" *) (* PF1_SRIOV_CAP_INITIAL_VF = "16'b0000000000000000" *) 
(* PF1_SRIOV_CAP_NEXTPTR = "12'b000000000000" *) (* PF1_SRIOV_CAP_TOTAL_VF = "16'b0000000000000000" *) (* PF1_SRIOV_CAP_VER = "4'b0000" *) 
(* PF1_SRIOV_FIRST_VF_OFFSET = "16'b0000000000000000" *) (* PF1_SRIOV_FUNC_DEP_LINK = "16'b0000000000000001" *) (* PF1_SRIOV_SUPPORTED_PAGE_SIZE = "32'b00000000000000000000010101010011" *) 
(* PF1_SRIOV_VF_DEVICE_ID = "16'b0000000000000000" *) (* PF1_SUBSYSTEM_ID = "16'b0000000000000111" *) (* PF1_TPHR_CAP_DEV_SPECIFIC_MODE = "true" *) 
(* PF1_TPHR_CAP_ENABLE = "FALSE" *) (* PF1_TPHR_CAP_INT_VEC_MODE = "FALSE" *) (* PF1_TPHR_CAP_NEXTPTR = "12'b000000000000" *) 
(* PF1_TPHR_CAP_ST_MODE_SEL = "3'b000" *) (* PF1_TPHR_CAP_ST_TABLE_LOC = "2'b00" *) (* PF1_TPHR_CAP_ST_TABLE_SIZE = "11'b00000000000" *) 
(* PF1_TPHR_CAP_VER = "4'b0001" *) (* PL_DISABLE_EI_INFER_IN_L0 = "FALSE" *) (* PL_DISABLE_GEN3_DC_BALANCE = "FALSE" *) 
(* PL_DISABLE_SCRAMBLING = "FALSE" *) (* PL_DISABLE_UPCONFIG_CAPABLE = "FALSE" *) (* PL_EQ_ADAPT_DISABLE_COEFF_CHECK = "FALSE" *) 
(* PL_EQ_ADAPT_DISABLE_PRESET_CHECK = "FALSE" *) (* PL_EQ_ADAPT_ITER_COUNT = "5'b00010" *) (* PL_EQ_ADAPT_REJECT_RETRY_COUNT = "2'b01" *) 
(* PL_EQ_BYPASS_PHASE23 = "FALSE" *) (* PL_EQ_SHORT_ADAPT_PHASE = "FALSE" *) (* PL_LANE0_EQ_CONTROL = "16'b0011111100000000" *) 
(* PL_LANE1_EQ_CONTROL = "16'b0011111100000000" *) (* PL_LANE2_EQ_CONTROL = "16'b0011111100000000" *) (* PL_LANE3_EQ_CONTROL = "16'b0011111100000000" *) 
(* PL_LANE4_EQ_CONTROL = "16'b0011111100000000" *) (* PL_LANE5_EQ_CONTROL = "16'b0011111100000000" *) (* PL_LANE6_EQ_CONTROL = "16'b0011111100000000" *) 
(* PL_LANE7_EQ_CONTROL = "16'b0011111100000000" *) (* PL_N_FTS_COMCLK_GEN1 = "255" *) (* PL_N_FTS_COMCLK_GEN2 = "255" *) 
(* PL_N_FTS_COMCLK_GEN3 = "255" *) (* PL_N_FTS_GEN1 = "255" *) (* PL_N_FTS_GEN2 = "255" *) 
(* PL_N_FTS_GEN3 = "255" *) (* PL_UPSTREAM_FACING = "true" *) (* PM_ASPML0S_TIMEOUT = "16'b0000010111011100" *) 
(* PM_ASPML1_ENTRY_DELAY = "20'b00000000101010111110" *) (* PM_ENABLE_SLOT_POWER_CAPTURE = "true" *) (* PM_L1_REENTRY_DELAY = "25000" *) 
(* PM_PME_SERVICE_TIMEOUT_DELAY = "20'b00011000011010100000" *) (* PM_PME_TURNOFF_ACK_DELAY = "16'b0000000001100100" *) (* SIM_VERSION = "1.0" *) 
(* SPARE_BIT0 = "0" *) (* SPARE_BIT1 = "0" *) (* SPARE_BIT2 = "0" *) 
(* SPARE_BIT3 = "0" *) (* SPARE_BIT4 = "0" *) (* SPARE_BIT5 = "0" *) 
(* SPARE_BIT6 = "0" *) (* SPARE_BIT7 = "0" *) (* SPARE_BIT8 = "0" *) 
(* SPARE_BYTE0 = "8'b00000000" *) (* SPARE_BYTE1 = "8'b00000000" *) (* SPARE_BYTE2 = "8'b00000000" *) 
(* SPARE_BYTE3 = "8'b00000000" *) (* SPARE_WORD0 = "0" *) (* SPARE_WORD1 = "32'b00000000000000000000000000000000" *) 
(* SPARE_WORD2 = "0" *) (* SPARE_WORD3 = "0" *) (* SRIOV_CAP_ENABLE = "FALSE" *) 
(* TL_COMPL_TIMEOUT_REG0 = "24'b101111101011110000100000" *) (* TL_COMPL_TIMEOUT_REG1 = "28'b0011001000010001011000100000" *) (* TL_CREDITS_CD = "12'b000000000000" *) 
(* TL_CREDITS_CH = "8'b00000000" *) (* TL_CREDITS_NPD = "12'b000000101000" *) (* TL_CREDITS_NPH = "8'b00100000" *) 
(* TL_CREDITS_PD = "12'b000011001100" *) (* TL_CREDITS_PH = "8'b00100000" *) (* TL_ENABLE_MESSAGE_RID_CHECK_ENABLE = "true" *) 
(* TL_EXTENDED_CFG_EXTEND_INTERFACE_ENABLE = "FALSE" *) (* TL_LEGACY_CFG_EXTEND_INTERFACE_ENABLE = "FALSE" *) (* TL_LEGACY_MODE_ENABLE = "FALSE" *) 
(* TL_PF_ENABLE_REG = "FALSE" *) (* TL_TAG_MGMT_ENABLE = "true" *) (* VF0_CAPABILITY_POINTER = "8'b10000000" *) 
(* VF0_MSIX_CAP_PBA_BIR = "0" *) (* VF0_MSIX_CAP_PBA_OFFSET = "29'b00000000000000000000000000000" *) (* VF0_MSIX_CAP_TABLE_BIR = "0" *) 
(* VF0_MSIX_CAP_TABLE_OFFSET = "29'b00000000000000000000000000000" *) (* VF0_MSIX_CAP_TABLE_SIZE = "11'b00000000000" *) (* VF0_MSI_CAP_MULTIMSGCAP = "0" *) 
(* VF0_PM_CAP_ID = "8'b00000001" *) (* VF0_PM_CAP_NEXTPTR = "8'b00000000" *) (* VF0_PM_CAP_VER_ID = "3'b011" *) 
(* VF1_MSIX_CAP_PBA_BIR = "0" *) (* VF1_MSIX_CAP_PBA_OFFSET = "29'b00000000000000000000000000000" *) (* VF1_MSIX_CAP_TABLE_BIR = "0" *) 
(* VF1_MSIX_CAP_TABLE_OFFSET = "29'b00000000000000000000000000000" *) (* VF1_MSIX_CAP_TABLE_SIZE = "11'b00000000000" *) (* VF1_MSI_CAP_MULTIMSGCAP = "0" *) 
(* VF1_PM_CAP_ID = "8'b00000001" *) (* VF1_PM_CAP_NEXTPTR = "8'b00000000" *) (* VF1_PM_CAP_VER_ID = "3'b011" *) 
(* VF2_MSIX_CAP_PBA_BIR = "0" *) (* VF2_MSIX_CAP_PBA_OFFSET = "29'b00000000000000000000000000000" *) (* VF2_MSIX_CAP_TABLE_BIR = "0" *) 
(* VF2_MSIX_CAP_TABLE_OFFSET = "29'b00000000000000000000000000000" *) (* VF2_MSIX_CAP_TABLE_SIZE = "11'b00000000000" *) (* VF2_MSI_CAP_MULTIMSGCAP = "0" *) 
(* VF2_PM_CAP_ID = "8'b00000001" *) (* VF2_PM_CAP_NEXTPTR = "8'b00000000" *) (* VF2_PM_CAP_VER_ID = "3'b011" *) 
(* VF3_MSIX_CAP_PBA_BIR = "0" *) (* VF3_MSIX_CAP_PBA_OFFSET = "29'b00000000000000000000000000000" *) (* VF3_MSIX_CAP_TABLE_BIR = "0" *) 
(* VF3_MSIX_CAP_TABLE_OFFSET = "29'b00000000000000000000000000000" *) (* VF3_MSIX_CAP_TABLE_SIZE = "11'b00000000000" *) (* VF3_MSI_CAP_MULTIMSGCAP = "0" *) 
(* VF3_PM_CAP_ID = "8'b00000001" *) (* VF3_PM_CAP_NEXTPTR = "8'b00000000" *) (* VF3_PM_CAP_VER_ID = "3'b011" *) 
(* VF4_MSIX_CAP_PBA_BIR = "0" *) (* VF4_MSIX_CAP_PBA_OFFSET = "29'b00000000000000000000000000000" *) (* VF4_MSIX_CAP_TABLE_BIR = "0" *) 
(* VF4_MSIX_CAP_TABLE_OFFSET = "29'b00000000000000000000000000000" *) (* VF4_MSIX_CAP_TABLE_SIZE = "11'b00000000000" *) (* VF4_MSI_CAP_MULTIMSGCAP = "0" *) 
(* VF4_PM_CAP_ID = "8'b00000001" *) (* VF4_PM_CAP_NEXTPTR = "8'b00000000" *) (* VF4_PM_CAP_VER_ID = "3'b011" *) 
(* VF5_MSIX_CAP_PBA_BIR = "0" *) (* VF5_MSIX_CAP_PBA_OFFSET = "29'b00000000000000000000000000000" *) (* VF5_MSIX_CAP_TABLE_BIR = "0" *) 
(* VF5_MSIX_CAP_TABLE_OFFSET = "29'b00000000000000000000000000000" *) (* VF5_MSIX_CAP_TABLE_SIZE = "11'b00000000000" *) (* VF5_MSI_CAP_MULTIMSGCAP = "0" *) 
(* VF5_PM_CAP_ID = "8'b00000001" *) (* VF5_PM_CAP_NEXTPTR = "8'b00000000" *) (* VF5_PM_CAP_VER_ID = "3'b011" *) 
(* IMPL_TARGET = "HARD" *) (* NO_DECODE_LOGIC = "FALSE" *) (* COMPLETION_SPACE = "8KB" *) 
(* PCIE_FAST_CONFIG = "NONE" *) (* gen_x0y0_ucf = "0" *) (* gen_x0y1_ucf = "1" *) 
(* gen_x0y2_ucf = "0" *) (* gen_x0y3_ucf = "0" *) (* pcie_blk_locn = "1" *) 
(* silicon_revision = "Production" *) (* xlnx_ref_board = "1" *) (* MSI_EN = "true" *) 
(* MSIX_EN = "FALSE" *) (* SHARED_LOGIC_IN_CORE = "FALSE" *) (* TX_FC_IF = "true" *) 
(* CFG_FC_IF = "true" *) (* CFG_EXT_IF = "true" *) (* CFG_STATUS_IF = "true" *) 
(* PER_FUNC_STATUS_IF = "true" *) (* CFG_MGMT_IF = "true" *) (* RCV_MSG_IF = "true" *) 
(* CFG_TX_MSG_IF = "true" *) (* CFG_CTL_IF = "true" *) (* USER_CLK_FREQ = "5" *) 
(* CRM_USER_CLK_FREQ = "2'b10" *) (* AXISTEN_IF_WIDTH = "2'b10" *) (* CRM_CORE_CLK_FREQ_500 = "true" *) 
(* INTERFACE_SPEED = "500 MHZ" *) (* ENABLE_FAST_SIM_TRAINING = "true" *) 
module vc709_pcie_x8_gen3pcie3_7x_v2_2_pcie_3_0_7vx
   (pci_exp_txn,
    pci_exp_txp,
    pci_exp_rxn,
    pci_exp_rxp,
    int_pclk_out_slave,
    int_pipe_rxusrclk_out,
    int_rxoutclk_out,
    int_dclk_out,
    int_userclk1_out,
    int_userclk2_out,
    int_oobclk_out,
    int_qplllock_out,
    int_qplloutclk_out,
    int_qplloutrefclk_out,
    int_pclk_sel_slave,
    pipe_pclk_in,
    pipe_rxusrclk_in,
    pipe_rxoutclk_in,
    pipe_dclk_in,
    pipe_userclk1_in,
    pipe_userclk2_in,
    pipe_oobclk_in,
    pipe_mmcm_lock_in,
    pipe_txoutclk_out,
    pipe_rxoutclk_out,
    pipe_pclk_sel_out,
    pipe_gen3_out,
    qpll_drp_crscode,
    qpll_drp_fsm,
    qpll_drp_done,
    qpll_drp_reset,
    qpll_qplllock,
    qpll_qplloutclk,
    qpll_qplloutrefclk,
    qpll_qplld,
    qpll_qpllreset,
    qpll_drp_clk,
    qpll_drp_rst_n,
    qpll_drp_ovrd,
    qpll_drp_gen3,
    qpll_drp_start,
    user_clk,
    user_reset,
    user_lnk_up,
    user_app_rdy,
    s_axis_rq_tlast,
    s_axis_rq_tdata,
    s_axis_rq_tuser,
    s_axis_rq_tkeep,
    s_axis_rq_tready,
    s_axis_rq_tvalid,
    m_axis_rc_tdata,
    m_axis_rc_tuser,
    m_axis_rc_tlast,
    m_axis_rc_tkeep,
    m_axis_rc_tvalid,
    m_axis_rc_tready,
    m_axis_cq_tdata,
    m_axis_cq_tuser,
    m_axis_cq_tlast,
    m_axis_cq_tkeep,
    m_axis_cq_tvalid,
    m_axis_cq_tready,
    s_axis_cc_tdata,
    s_axis_cc_tuser,
    s_axis_cc_tlast,
    s_axis_cc_tkeep,
    s_axis_cc_tvalid,
    s_axis_cc_tready,
    pcie_rq_seq_num,
    pcie_rq_seq_num_vld,
    pcie_rq_tag,
    pcie_rq_tag_vld,
    pcie_tfc_nph_av,
    pcie_tfc_npd_av,
    pcie_cq_np_req,
    pcie_cq_np_req_count,
    cfg_phy_link_down,
    cfg_phy_link_status,
    cfg_negotiated_width,
    cfg_current_speed,
    cfg_max_payload,
    cfg_max_read_req,
    cfg_function_status,
    cfg_function_power_state,
    cfg_vf_status,
    cfg_vf_power_state,
    cfg_link_power_state,
    cfg_mgmt_addr,
    cfg_mgmt_write,
    cfg_mgmt_write_data,
    cfg_mgmt_byte_enable,
    cfg_mgmt_read,
    cfg_mgmt_read_data,
    cfg_mgmt_read_write_done,
    cfg_mgmt_type1_cfg_reg_access,
    cfg_err_cor_out,
    cfg_err_nonfatal_out,
    cfg_err_fatal_out,
    cfg_ltr_enable,
    cfg_ltssm_state,
    cfg_rcb_status,
    cfg_dpa_substate_change,
    cfg_obff_enable,
    cfg_pl_status_change,
    cfg_tph_requester_enable,
    cfg_tph_st_mode,
    cfg_vf_tph_requester_enable,
    cfg_vf_tph_st_mode,
    cfg_msg_received,
    cfg_msg_received_data,
    cfg_msg_received_type,
    cfg_msg_transmit,
    cfg_msg_transmit_type,
    cfg_msg_transmit_data,
    cfg_msg_transmit_done,
    cfg_fc_ph,
    cfg_fc_pd,
    cfg_fc_nph,
    cfg_fc_npd,
    cfg_fc_cplh,
    cfg_fc_cpld,
    cfg_fc_sel,
    cfg_per_func_status_control,
    cfg_per_func_status_data,
    cfg_per_function_number,
    cfg_per_function_output_request,
    cfg_per_function_update_done,
    cfg_dsn,
    cfg_power_state_change_ack,
    cfg_power_state_change_interrupt,
    cfg_err_cor_in,
    cfg_err_uncor_in,
    cfg_flr_in_process,
    cfg_flr_done,
    cfg_vf_flr_in_process,
    cfg_vf_flr_done,
    cfg_link_training_enable,
    cfg_ext_read_received,
    cfg_ext_write_received,
    cfg_ext_register_number,
    cfg_ext_function_number,
    cfg_ext_write_data,
    cfg_ext_write_byte_enable,
    cfg_ext_read_data,
    cfg_ext_read_data_valid,
    cfg_interrupt_int,
    cfg_interrupt_pending,
    cfg_interrupt_sent,
    cfg_interrupt_msi_enable,
    cfg_interrupt_msi_vf_enable,
    cfg_interrupt_msi_mmenable,
    cfg_interrupt_msi_mask_update,
    cfg_interrupt_msi_data,
    cfg_interrupt_msi_select,
    cfg_interrupt_msi_int,
    cfg_interrupt_msi_pending_status,
    cfg_interrupt_msi_sent,
    cfg_interrupt_msi_fail,
    cfg_interrupt_msix_enable,
    cfg_interrupt_msix_mask,
    cfg_interrupt_msix_vf_enable,
    cfg_interrupt_msix_vf_mask,
    cfg_interrupt_msix_data,
    cfg_interrupt_msix_address,
    cfg_interrupt_msix_int,
    cfg_interrupt_msix_sent,
    cfg_interrupt_msix_fail,
    cfg_interrupt_msi_attr,
    cfg_interrupt_msi_tph_present,
    cfg_interrupt_msi_tph_type,
    cfg_interrupt_msi_tph_st_tag,
    cfg_interrupt_msi_function_number,
    cfg_hot_reset_out,
    cfg_config_space_enable,
    cfg_req_pm_transition_l23_ready,
    cfg_hot_reset_in,
    cfg_ds_port_number,
    cfg_ds_bus_number,
    cfg_ds_device_number,
    cfg_ds_function_number,
    user_tph_stt_address,
    user_tph_function_num,
    user_tph_stt_read_data,
    user_tph_stt_read_data_valid,
    user_tph_stt_read_enable,
    sys_clk,
    sys_reset,
    pipe_mmcm_rst_n,
    pipe_txprbssel,
    pipe_rxprbssel,
    pipe_txprbsforceerr,
    pipe_rxprbscntreset,
    pipe_loopback,
    pipe_rxprbserr,
    pipe_rst_fsm,
    pipe_qrst_fsm,
    pipe_rate_fsm,
    pipe_sync_fsm_tx,
    pipe_sync_fsm_rx,
    pipe_drp_fsm,
    pipe_rst_idle,
    pipe_qrst_idle,
    pipe_rate_idle,
    gt_ch_drp_rdy,
    pipe_debug_0,
    pipe_debug_1,
    pipe_debug_2,
    pipe_debug_3,
    pipe_debug_4,
    pipe_debug_5,
    pipe_debug_6,
    pipe_debug_7,
    pipe_debug_8,
    pipe_debug_9,
    pipe_debug,
    ext_ch_gt_drpclk,
    ext_ch_gt_drpaddr,
    ext_ch_gt_drpen,
    ext_ch_gt_drpdi,
    ext_ch_gt_drpwe,
    ext_ch_gt_drpdo,
    ext_ch_gt_drprdy,
    icap_clk,
    icap_csib,
    icap_rdwrb,
    icap_i,
    icap_o,
    pcie_drp_rdy,
    pcie_drp_do,
    pcie_drp_clk,
    pcie_drp_en,
    pcie_drp_we,
    pcie_drp_addr,
    pcie_drp_di,
    startup_cfgclk,
    startup_cfgmclk,
    startup_eos,
    startup_preq,
    startup_clk,
    startup_gsr,
    startup_gts,
    startup_keyclearb,
    startup_pack,
    startup_usrcclko,
    startup_usrcclkts,
    startup_usrdoneo,
    startup_usrdonets);
  output [7:0]pci_exp_txn;
  output [7:0]pci_exp_txp;
  input [7:0]pci_exp_rxn;
  input [7:0]pci_exp_rxp;
  output int_pclk_out_slave;
  output int_pipe_rxusrclk_out;
  output [7:0]int_rxoutclk_out;
  output int_dclk_out;
  output int_userclk1_out;
  output int_userclk2_out;
  output int_oobclk_out;
  output [1:0]int_qplllock_out;
  output [1:0]int_qplloutclk_out;
  output [1:0]int_qplloutrefclk_out;
  input [7:0]int_pclk_sel_slave;
  input pipe_pclk_in;
  input pipe_rxusrclk_in;
  input [7:0]pipe_rxoutclk_in;
  input pipe_dclk_in;
  input pipe_userclk1_in;
  input pipe_userclk2_in;
  input pipe_oobclk_in;
  input pipe_mmcm_lock_in;
  output pipe_txoutclk_out;
  output [7:0]pipe_rxoutclk_out;
  output [7:0]pipe_pclk_sel_out;
  output pipe_gen3_out;
  input [11:0]qpll_drp_crscode;
  input [17:0]qpll_drp_fsm;
  input [1:0]qpll_drp_done;
  input [1:0]qpll_drp_reset;
  input [1:0]qpll_qplllock;
  input [1:0]qpll_qplloutclk;
  input [1:0]qpll_qplloutrefclk;
  output qpll_qplld;
  output [1:0]qpll_qpllreset;
  output qpll_drp_clk;
  output qpll_drp_rst_n;
  output qpll_drp_ovrd;
  output qpll_drp_gen3;
  output qpll_drp_start;
  output user_clk;
  output user_reset;
  output user_lnk_up;
  output user_app_rdy;
  input s_axis_rq_tlast;
  input [255:0]s_axis_rq_tdata;
  input [59:0]s_axis_rq_tuser;
  input [7:0]s_axis_rq_tkeep;
  output [3:0]s_axis_rq_tready;
  input s_axis_rq_tvalid;
  output [255:0]m_axis_rc_tdata;
  output [74:0]m_axis_rc_tuser;
  output m_axis_rc_tlast;
  output [7:0]m_axis_rc_tkeep;
  output m_axis_rc_tvalid;
  input [21:0]m_axis_rc_tready;
  output [255:0]m_axis_cq_tdata;
  output [84:0]m_axis_cq_tuser;
  output m_axis_cq_tlast;
  output [7:0]m_axis_cq_tkeep;
  output m_axis_cq_tvalid;
  input [21:0]m_axis_cq_tready;
  input [255:0]s_axis_cc_tdata;
  input [32:0]s_axis_cc_tuser;
  input s_axis_cc_tlast;
  input [7:0]s_axis_cc_tkeep;
  input s_axis_cc_tvalid;
  output [3:0]s_axis_cc_tready;
  output [3:0]pcie_rq_seq_num;
  output pcie_rq_seq_num_vld;
  output [5:0]pcie_rq_tag;
  output pcie_rq_tag_vld;
  output [1:0]pcie_tfc_nph_av;
  output [1:0]pcie_tfc_npd_av;
  input pcie_cq_np_req;
  output [5:0]pcie_cq_np_req_count;
  output cfg_phy_link_down;
  output [1:0]cfg_phy_link_status;
  output [3:0]cfg_negotiated_width;
  output [2:0]cfg_current_speed;
  output [2:0]cfg_max_payload;
  output [2:0]cfg_max_read_req;
  output [7:0]cfg_function_status;
  output [5:0]cfg_function_power_state;
  output [11:0]cfg_vf_status;
  output [17:0]cfg_vf_power_state;
  output [1:0]cfg_link_power_state;
  input [18:0]cfg_mgmt_addr;
  input cfg_mgmt_write;
  input [31:0]cfg_mgmt_write_data;
  input [3:0]cfg_mgmt_byte_enable;
  input cfg_mgmt_read;
  output [31:0]cfg_mgmt_read_data;
  output cfg_mgmt_read_write_done;
  input cfg_mgmt_type1_cfg_reg_access;
  output cfg_err_cor_out;
  output cfg_err_nonfatal_out;
  output cfg_err_fatal_out;
  output cfg_ltr_enable;
  output [5:0]cfg_ltssm_state;
  output [1:0]cfg_rcb_status;
  output [1:0]cfg_dpa_substate_change;
  output [1:0]cfg_obff_enable;
  output cfg_pl_status_change;
  output [1:0]cfg_tph_requester_enable;
  output [5:0]cfg_tph_st_mode;
  output [5:0]cfg_vf_tph_requester_enable;
  output [17:0]cfg_vf_tph_st_mode;
  output cfg_msg_received;
  output [7:0]cfg_msg_received_data;
  output [4:0]cfg_msg_received_type;
  input cfg_msg_transmit;
  input [2:0]cfg_msg_transmit_type;
  input [31:0]cfg_msg_transmit_data;
  output cfg_msg_transmit_done;
  output [7:0]cfg_fc_ph;
  output [11:0]cfg_fc_pd;
  output [7:0]cfg_fc_nph;
  output [11:0]cfg_fc_npd;
  output [7:0]cfg_fc_cplh;
  output [11:0]cfg_fc_cpld;
  input [2:0]cfg_fc_sel;
  input [2:0]cfg_per_func_status_control;
  output [15:0]cfg_per_func_status_data;
  input [2:0]cfg_per_function_number;
  input cfg_per_function_output_request;
  output cfg_per_function_update_done;
  input [63:0]cfg_dsn;
  input cfg_power_state_change_ack;
  output cfg_power_state_change_interrupt;
  input cfg_err_cor_in;
  input cfg_err_uncor_in;
  output [1:0]cfg_flr_in_process;
  input [1:0]cfg_flr_done;
  output [5:0]cfg_vf_flr_in_process;
  input [5:0]cfg_vf_flr_done;
  input cfg_link_training_enable;
  output cfg_ext_read_received;
  output cfg_ext_write_received;
  output [9:0]cfg_ext_register_number;
  output [7:0]cfg_ext_function_number;
  output [31:0]cfg_ext_write_data;
  output [3:0]cfg_ext_write_byte_enable;
  input [31:0]cfg_ext_read_data;
  input cfg_ext_read_data_valid;
  input [3:0]cfg_interrupt_int;
  input [1:0]cfg_interrupt_pending;
  output cfg_interrupt_sent;
  output [1:0]cfg_interrupt_msi_enable;
  output [5:0]cfg_interrupt_msi_vf_enable;
  output [5:0]cfg_interrupt_msi_mmenable;
  output cfg_interrupt_msi_mask_update;
  output [31:0]cfg_interrupt_msi_data;
  input [3:0]cfg_interrupt_msi_select;
  input [31:0]cfg_interrupt_msi_int;
  input [63:0]cfg_interrupt_msi_pending_status;
  output cfg_interrupt_msi_sent;
  output cfg_interrupt_msi_fail;
  output [1:0]cfg_interrupt_msix_enable;
  output [1:0]cfg_interrupt_msix_mask;
  output [5:0]cfg_interrupt_msix_vf_enable;
  output [5:0]cfg_interrupt_msix_vf_mask;
  input [31:0]cfg_interrupt_msix_data;
  input [63:0]cfg_interrupt_msix_address;
  input cfg_interrupt_msix_int;
  output cfg_interrupt_msix_sent;
  output cfg_interrupt_msix_fail;
  input [2:0]cfg_interrupt_msi_attr;
  input cfg_interrupt_msi_tph_present;
  input [1:0]cfg_interrupt_msi_tph_type;
  input [8:0]cfg_interrupt_msi_tph_st_tag;
  input [2:0]cfg_interrupt_msi_function_number;
  output cfg_hot_reset_out;
  input cfg_config_space_enable;
  input cfg_req_pm_transition_l23_ready;
  input cfg_hot_reset_in;
  input [7:0]cfg_ds_port_number;
  input [7:0]cfg_ds_bus_number;
  input [4:0]cfg_ds_device_number;
  input [2:0]cfg_ds_function_number;
  input [4:0]user_tph_stt_address;
  input [2:0]user_tph_function_num;
  output [31:0]user_tph_stt_read_data;
  output user_tph_stt_read_data_valid;
  input user_tph_stt_read_enable;
  input sys_clk;
  input sys_reset;
  input pipe_mmcm_rst_n;
  input [2:0]pipe_txprbssel;
  input [2:0]pipe_rxprbssel;
  input pipe_txprbsforceerr;
  input pipe_rxprbscntreset;
  input [2:0]pipe_loopback;
  output [7:0]pipe_rxprbserr;
  output [4:0]pipe_rst_fsm;
  output [11:0]pipe_qrst_fsm;
  output [39:0]pipe_rate_fsm;
  output [47:0]pipe_sync_fsm_tx;
  output [55:0]pipe_sync_fsm_rx;
  output [55:0]pipe_drp_fsm;
  output pipe_rst_idle;
  output pipe_qrst_idle;
  output pipe_rate_idle;
  output [7:0]gt_ch_drp_rdy;
  output [7:0]pipe_debug_0;
  output [7:0]pipe_debug_1;
  output [7:0]pipe_debug_2;
  output [7:0]pipe_debug_3;
  output [7:0]pipe_debug_4;
  output [7:0]pipe_debug_5;
  output [7:0]pipe_debug_6;
  output [7:0]pipe_debug_7;
  output [7:0]pipe_debug_8;
  output [7:0]pipe_debug_9;
  output [31:0]pipe_debug;
  output ext_ch_gt_drpclk;
  input [71:0]ext_ch_gt_drpaddr;
  input [7:0]ext_ch_gt_drpen;
  input [127:0]ext_ch_gt_drpdi;
  input [7:0]ext_ch_gt_drpwe;
  output [127:0]ext_ch_gt_drpdo;
  output [7:0]ext_ch_gt_drprdy;
  input icap_clk;
  input icap_csib;
  input icap_rdwrb;
  input [31:0]icap_i;
  output [31:0]icap_o;
  output pcie_drp_rdy;
  output [15:0]pcie_drp_do;
  input pcie_drp_clk;
  input pcie_drp_en;
  input pcie_drp_we;
  input [10:0]pcie_drp_addr;
  input [15:0]pcie_drp_di;
  output startup_cfgclk;
  output startup_cfgmclk;
  output startup_eos;
  output startup_preq;
  input startup_clk;
  input startup_gsr;
  input startup_gts;
  input startup_keyclearb;
  input startup_pack;
  input startup_usrcclko;
  input startup_usrcclkts;
  input startup_usrdoneo;
  input startup_usrdonets;

  wire \<const0> ;
  wire \<const1> ;
  wire cfg_config_space_enable;
  wire [2:0]cfg_current_speed;
  wire [1:0]cfg_dpa_substate_change;
  wire [7:0]cfg_ds_bus_number;
  wire [4:0]cfg_ds_device_number;
  wire [2:0]cfg_ds_function_number;
  wire [7:0]cfg_ds_port_number;
  wire [63:0]cfg_dsn;
  wire cfg_err_cor_in;
  wire cfg_err_cor_out;
  wire cfg_err_fatal_out;
  wire cfg_err_nonfatal_out;
  wire cfg_err_uncor_in;
  wire [7:0]cfg_ext_function_number;
  wire [31:0]cfg_ext_read_data;
  wire cfg_ext_read_data_valid;
  wire cfg_ext_read_received;
  wire [9:0]cfg_ext_register_number;
  wire [3:0]cfg_ext_write_byte_enable;
  wire [31:0]cfg_ext_write_data;
  wire cfg_ext_write_received;
  wire [11:0]cfg_fc_cpld;
  wire [7:0]cfg_fc_cplh;
  wire [11:0]cfg_fc_npd;
  wire [7:0]cfg_fc_nph;
  wire [11:0]cfg_fc_pd;
  wire [7:0]cfg_fc_ph;
  wire [2:0]cfg_fc_sel;
  wire [1:0]cfg_flr_done;
  wire [1:0]cfg_flr_in_process;
  wire [5:0]cfg_function_power_state;
  wire [7:0]cfg_function_status;
  wire cfg_hot_reset_in;
  wire cfg_hot_reset_out;
  wire [3:0]cfg_interrupt_int;
  wire [2:0]cfg_interrupt_msi_attr;
  wire [31:0]cfg_interrupt_msi_data;
  wire [1:0]cfg_interrupt_msi_enable;
  wire cfg_interrupt_msi_fail;
  wire [2:0]cfg_interrupt_msi_function_number;
  wire [31:0]cfg_interrupt_msi_int;
  wire cfg_interrupt_msi_mask_update;
  wire [5:0]cfg_interrupt_msi_mmenable;
  wire [63:0]cfg_interrupt_msi_pending_status;
  wire [3:0]cfg_interrupt_msi_select;
  wire cfg_interrupt_msi_sent;
  wire cfg_interrupt_msi_tph_present;
  wire [8:0]cfg_interrupt_msi_tph_st_tag;
  wire [1:0]cfg_interrupt_msi_tph_type;
  wire [5:0]cfg_interrupt_msi_vf_enable;
  wire [63:0]cfg_interrupt_msix_address;
  wire [31:0]cfg_interrupt_msix_data;
  wire [1:0]cfg_interrupt_msix_enable;
  wire cfg_interrupt_msix_fail;
  wire cfg_interrupt_msix_int;
  wire [1:0]cfg_interrupt_msix_mask;
  wire cfg_interrupt_msix_sent;
  wire [5:0]cfg_interrupt_msix_vf_enable;
  wire [5:0]cfg_interrupt_msix_vf_mask;
  wire [1:0]cfg_interrupt_pending;
  wire cfg_interrupt_sent;
  wire [1:0]cfg_link_power_state;
  wire cfg_link_training_enable;
  wire cfg_ltr_enable;
  wire [5:0]cfg_ltssm_state;
  wire [2:0]cfg_max_payload;
  wire [2:0]cfg_max_read_req;
  wire [18:0]cfg_mgmt_addr;
  wire [3:0]cfg_mgmt_byte_enable;
  wire cfg_mgmt_read;
  wire [31:0]cfg_mgmt_read_data;
  wire cfg_mgmt_read_write_done;
  wire cfg_mgmt_type1_cfg_reg_access;
  wire cfg_mgmt_write;
  wire [31:0]cfg_mgmt_write_data;
  wire cfg_msg_received;
  wire [7:0]cfg_msg_received_data;
  wire [4:0]cfg_msg_received_type;
  wire cfg_msg_transmit;
  wire [31:0]cfg_msg_transmit_data;
  wire cfg_msg_transmit_done;
  wire [2:0]cfg_msg_transmit_type;
  wire [3:0]cfg_negotiated_width;
  wire [1:0]cfg_obff_enable;
  wire [2:0]cfg_per_func_status_control;
  wire [15:0]cfg_per_func_status_data;
  wire [2:0]cfg_per_function_number;
  wire cfg_per_function_output_request;
  wire cfg_per_function_update_done;
  wire cfg_phy_link_down;
  wire [1:0]cfg_phy_link_status;
  wire cfg_pl_status_change;
  wire cfg_power_state_change_ack;
  wire cfg_power_state_change_interrupt;
  wire [1:0]cfg_rcb_status;
  wire cfg_req_pm_transition_l23_ready;
  wire [1:0]cfg_tph_requester_enable;
  wire [5:0]cfg_tph_st_mode;
  wire [5:0]cfg_vf_flr_done;
  wire [5:0]cfg_vf_flr_in_process;
  wire [17:0]cfg_vf_power_state;
  wire [11:0]cfg_vf_status;
  wire [5:0]cfg_vf_tph_requester_enable;
  wire [17:0]cfg_vf_tph_st_mode;
  wire [71:0]ext_ch_gt_drpaddr;
  wire [127:0]ext_ch_gt_drpdi;
  wire [127:0]ext_ch_gt_drpdo;
  wire [7:0]ext_ch_gt_drpen;
  wire [7:0]ext_ch_gt_drprdy;
  wire [7:0]ext_ch_gt_drpwe;
  wire [7:0]gt_ch_drp_rdy;
  wire [7:0]int_pclk_sel_slave;
  wire [1:0]int_qplllock_out;
  wire [1:0]int_qplloutclk_out;
  wire [1:0]int_qplloutrefclk_out;
  wire [255:0]m_axis_cq_tdata;
  wire [7:0]m_axis_cq_tkeep;
  wire m_axis_cq_tlast;
  wire [21:0]m_axis_cq_tready;
  wire [84:0]m_axis_cq_tuser;
  wire m_axis_cq_tvalid;
  wire [255:0]m_axis_rc_tdata;
  wire [7:0]m_axis_rc_tkeep;
  wire m_axis_rc_tlast;
  wire [21:0]m_axis_rc_tready;
  wire [74:0]m_axis_rc_tuser;
  wire m_axis_rc_tvalid;
  wire \n_189_gt_top.gt_top_i ;
  wire \n_190_gt_top.gt_top_i ;
  wire \n_191_gt_top.gt_top_i ;
  wire \n_192_gt_top.gt_top_i ;
  wire \n_193_gt_top.gt_top_i ;
  wire \n_194_gt_top.gt_top_i ;
  wire \n_195_gt_top.gt_top_i ;
  wire \n_196_gt_top.gt_top_i ;
  wire \n_197_gt_top.gt_top_i ;
  wire \n_198_gt_top.gt_top_i ;
  wire \n_199_gt_top.gt_top_i ;
  wire \n_200_gt_top.gt_top_i ;
  wire \n_201_gt_top.gt_top_i ;
  wire \n_202_gt_top.gt_top_i ;
  wire \n_203_gt_top.gt_top_i ;
  wire \n_205_gt_top.gt_top_i ;
  wire \n_206_gt_top.gt_top_i ;
  wire \n_255_gt_top.gt_top_i ;
  wire \n_256_gt_top.gt_top_i ;
  wire \n_257_gt_top.gt_top_i ;
  wire \n_258_gt_top.gt_top_i ;
  wire \n_259_gt_top.gt_top_i ;
  wire \n_260_gt_top.gt_top_i ;
  wire \n_261_gt_top.gt_top_i ;
  wire \n_262_gt_top.gt_top_i ;
  wire \n_263_gt_top.gt_top_i ;
  wire \n_264_gt_top.gt_top_i ;
  wire \n_265_gt_top.gt_top_i ;
  wire \n_266_gt_top.gt_top_i ;
  wire \n_267_gt_top.gt_top_i ;
  wire \n_268_gt_top.gt_top_i ;
  wire \n_269_gt_top.gt_top_i ;
  wire \n_271_gt_top.gt_top_i ;
  wire \n_272_gt_top.gt_top_i ;
  wire \n_273_gt_top.gt_top_i ;
  wire \n_274_gt_top.gt_top_i ;
  wire \n_275_gt_top.gt_top_i ;
  wire \n_276_gt_top.gt_top_i ;
  wire \n_277_gt_top.gt_top_i ;
  wire \n_278_gt_top.gt_top_i ;
  wire \n_279_gt_top.gt_top_i ;
  wire \n_280_gt_top.gt_top_i ;
  wire \n_281_gt_top.gt_top_i ;
  wire \n_282_gt_top.gt_top_i ;
  wire \n_283_gt_top.gt_top_i ;
  wire \n_284_gt_top.gt_top_i ;
  wire \n_285_gt_top.gt_top_i ;
  wire \n_286_gt_top.gt_top_i ;
  wire \n_287_gt_top.gt_top_i ;
  wire \n_289_gt_top.gt_top_i ;
  wire \n_290_gt_top.gt_top_i ;
  wire \n_291_gt_top.gt_top_i ;
  wire \n_292_gt_top.gt_top_i ;
  wire \n_293_gt_top.gt_top_i ;
  wire \n_294_gt_top.gt_top_i ;
  wire \n_295_gt_top.gt_top_i ;
  wire \n_296_gt_top.gt_top_i ;
  wire \n_297_gt_top.gt_top_i ;
  wire \n_298_gt_top.gt_top_i ;
  wire \n_299_gt_top.gt_top_i ;
  wire \n_300_gt_top.gt_top_i ;
  wire \n_301_gt_top.gt_top_i ;
  wire \n_302_gt_top.gt_top_i ;
  wire \n_303_gt_top.gt_top_i ;
  wire \n_304_gt_top.gt_top_i ;
  wire \n_305_gt_top.gt_top_i ;
  wire \n_307_gt_top.gt_top_i ;
  wire \n_308_gt_top.gt_top_i ;
  wire \n_309_gt_top.gt_top_i ;
  wire \n_310_gt_top.gt_top_i ;
  wire \n_311_gt_top.gt_top_i ;
  wire \n_312_gt_top.gt_top_i ;
  wire \n_313_gt_top.gt_top_i ;
  wire \n_314_gt_top.gt_top_i ;
  wire \n_315_gt_top.gt_top_i ;
  wire \n_316_gt_top.gt_top_i ;
  wire \n_317_gt_top.gt_top_i ;
  wire \n_318_gt_top.gt_top_i ;
  wire \n_319_gt_top.gt_top_i ;
  wire \n_320_gt_top.gt_top_i ;
  wire \n_321_gt_top.gt_top_i ;
  wire \n_322_gt_top.gt_top_i ;
  wire \n_323_gt_top.gt_top_i ;
  wire \n_325_gt_top.gt_top_i ;
  wire \n_326_gt_top.gt_top_i ;
  wire \n_327_gt_top.gt_top_i ;
  wire \n_328_gt_top.gt_top_i ;
  wire \n_329_gt_top.gt_top_i ;
  wire \n_330_gt_top.gt_top_i ;
  wire \n_331_gt_top.gt_top_i ;
  wire \n_332_gt_top.gt_top_i ;
  wire \n_333_gt_top.gt_top_i ;
  wire \n_334_gt_top.gt_top_i ;
  wire \n_335_gt_top.gt_top_i ;
  wire \n_336_gt_top.gt_top_i ;
  wire \n_337_gt_top.gt_top_i ;
  wire \n_338_gt_top.gt_top_i ;
  wire \n_339_gt_top.gt_top_i ;
  wire \n_340_gt_top.gt_top_i ;
  wire \n_341_gt_top.gt_top_i ;
  wire \n_343_gt_top.gt_top_i ;
  wire \n_344_gt_top.gt_top_i ;
  wire \n_345_gt_top.gt_top_i ;
  wire \n_346_gt_top.gt_top_i ;
  wire \n_347_gt_top.gt_top_i ;
  wire \n_348_gt_top.gt_top_i ;
  wire \n_349_gt_top.gt_top_i ;
  wire \n_350_gt_top.gt_top_i ;
  wire \n_351_gt_top.gt_top_i ;
  wire \n_352_gt_top.gt_top_i ;
  wire \n_353_gt_top.gt_top_i ;
  wire \n_354_gt_top.gt_top_i ;
  wire \n_355_gt_top.gt_top_i ;
  wire \n_356_gt_top.gt_top_i ;
  wire \n_357_gt_top.gt_top_i ;
  wire \n_358_gt_top.gt_top_i ;
  wire \n_359_gt_top.gt_top_i ;
  wire \n_361_gt_top.gt_top_i ;
  wire \n_362_gt_top.gt_top_i ;
  wire \n_363_gt_top.gt_top_i ;
  wire \n_364_gt_top.gt_top_i ;
  wire \n_365_gt_top.gt_top_i ;
  wire \n_366_gt_top.gt_top_i ;
  wire \n_367_gt_top.gt_top_i ;
  wire \n_368_gt_top.gt_top_i ;
  wire \n_369_gt_top.gt_top_i ;
  wire n_36_pcie_top_i;
  wire \n_370_gt_top.gt_top_i ;
  wire \n_371_gt_top.gt_top_i ;
  wire \n_372_gt_top.gt_top_i ;
  wire \n_373_gt_top.gt_top_i ;
  wire \n_374_gt_top.gt_top_i ;
  wire \n_375_gt_top.gt_top_i ;
  wire \n_376_gt_top.gt_top_i ;
  wire \n_377_gt_top.gt_top_i ;
  wire \n_379_gt_top.gt_top_i ;
  wire \n_380_gt_top.gt_top_i ;
  wire \n_389_gt_top.gt_top_i ;
  wire n_38_pcie_top_i;
  wire [7:0]pci_exp_rxn;
  wire [7:0]pci_exp_rxp;
  wire [7:0]pci_exp_txn;
  wire [7:0]pci_exp_txp;
  wire pcie_cq_np_req;
  wire [5:0]pcie_cq_np_req_count;
  wire [10:0]pcie_drp_addr;
  wire pcie_drp_clk;
  wire [15:0]pcie_drp_di;
  wire [15:0]pcie_drp_do;
  wire pcie_drp_en;
  wire pcie_drp_rdy;
  wire pcie_drp_we;
  wire [3:0]pcie_rq_seq_num;
  wire pcie_rq_seq_num_vld;
  wire [5:0]pcie_rq_tag;
  wire pcie_rq_tag_vld;
  wire [1:0]pcie_tfc_npd_av;
  wire [1:0]pcie_tfc_nph_av;
  wire pipe_dclk_in;
  wire [55:1]\^pipe_drp_fsm ;
  wire [2:0]pipe_loopback;
  wire pipe_mmcm_lock_in;
  wire pipe_mmcm_rst_n;
  wire pipe_oobclk_in;
  wire pipe_pclk_in;
  wire [7:0]pipe_pclk_sel_out;
  wire [11:0]\^pipe_qrst_fsm ;
  wire pipe_qrst_idle;
  wire [39:0]pipe_rate_fsm;
  wire pipe_rate_idle;
  wire [4:0]pipe_rst_fsm;
  wire pipe_rst_idle;
  wire [1:0]pipe_rx0_char_is_k;
  wire [31:0]pipe_rx0_data;
  wire pipe_rx0_elec_idle;
  wire pipe_rx0_eq_adapt_done;
  wire [5:0]pipe_rx0_eq_lffs;
  wire pipe_rx0_eq_lffs_sel;
  wire [2:2]pipe_rx0_eq_new_txcoeff;
  wire [3:0]pipe_rx0_eq_txpreset;
  wire [1:0]pipe_rx0_eqcontrol;
  wire pipe_rx0_eqdone;
  wire [2:0]pipe_rx0_eqpreset;
  wire pipe_rx0_phy_status;
  wire pipe_rx0_polarity;
  wire [2:0]pipe_rx0_status;
  wire pipe_rx0_valid;
  wire [1:0]pipe_rx1_char_is_k;
  wire [31:0]pipe_rx1_data;
  wire pipe_rx1_elec_idle;
  wire pipe_rx1_eq_adapt_done;
  wire [5:0]pipe_rx1_eq_lffs;
  wire pipe_rx1_eq_lffs_sel;
  wire [2:2]pipe_rx1_eq_new_txcoeff;
  wire [3:0]pipe_rx1_eq_txpreset;
  wire [1:0]pipe_rx1_eqcontrol;
  wire pipe_rx1_eqdone;
  wire [2:0]pipe_rx1_eqpreset;
  wire pipe_rx1_phy_status;
  wire pipe_rx1_polarity;
  wire [2:0]pipe_rx1_status;
  wire pipe_rx1_valid;
  wire [1:0]pipe_rx2_char_is_k;
  wire [31:0]pipe_rx2_data;
  wire pipe_rx2_elec_idle;
  wire pipe_rx2_eq_adapt_done;
  wire [5:0]pipe_rx2_eq_lffs;
  wire pipe_rx2_eq_lffs_sel;
  wire [2:2]pipe_rx2_eq_new_txcoeff;
  wire [3:0]pipe_rx2_eq_txpreset;
  wire [1:0]pipe_rx2_eqcontrol;
  wire pipe_rx2_eqdone;
  wire [2:0]pipe_rx2_eqpreset;
  wire pipe_rx2_phy_status;
  wire pipe_rx2_polarity;
  wire [2:0]pipe_rx2_status;
  wire pipe_rx2_valid;
  wire [1:0]pipe_rx3_char_is_k;
  wire [31:0]pipe_rx3_data;
  wire pipe_rx3_elec_idle;
  wire pipe_rx3_eq_adapt_done;
  wire [5:0]pipe_rx3_eq_lffs;
  wire pipe_rx3_eq_lffs_sel;
  wire [2:2]pipe_rx3_eq_new_txcoeff;
  wire [3:0]pipe_rx3_eq_txpreset;
  wire [1:0]pipe_rx3_eqcontrol;
  wire pipe_rx3_eqdone;
  wire [2:0]pipe_rx3_eqpreset;
  wire pipe_rx3_phy_status;
  wire pipe_rx3_polarity;
  wire [2:0]pipe_rx3_status;
  wire pipe_rx3_valid;
  wire [1:0]pipe_rx4_char_is_k;
  wire [31:0]pipe_rx4_data;
  wire pipe_rx4_elec_idle;
  wire pipe_rx4_eq_adapt_done;
  wire [5:0]pipe_rx4_eq_lffs;
  wire pipe_rx4_eq_lffs_sel;
  wire [2:2]pipe_rx4_eq_new_txcoeff;
  wire [3:0]pipe_rx4_eq_txpreset;
  wire [1:0]pipe_rx4_eqcontrol;
  wire pipe_rx4_eqdone;
  wire [2:0]pipe_rx4_eqpreset;
  wire pipe_rx4_phy_status;
  wire pipe_rx4_polarity;
  wire [2:0]pipe_rx4_status;
  wire pipe_rx4_valid;
  wire [1:0]pipe_rx5_char_is_k;
  wire [31:0]pipe_rx5_data;
  wire pipe_rx5_elec_idle;
  wire pipe_rx5_eq_adapt_done;
  wire [5:0]pipe_rx5_eq_lffs;
  wire pipe_rx5_eq_lffs_sel;
  wire [2:2]pipe_rx5_eq_new_txcoeff;
  wire [3:0]pipe_rx5_eq_txpreset;
  wire [1:0]pipe_rx5_eqcontrol;
  wire pipe_rx5_eqdone;
  wire [2:0]pipe_rx5_eqpreset;
  wire pipe_rx5_phy_status;
  wire pipe_rx5_polarity;
  wire [2:0]pipe_rx5_status;
  wire pipe_rx5_valid;
  wire [1:0]pipe_rx6_char_is_k;
  wire [31:0]pipe_rx6_data;
  wire pipe_rx6_elec_idle;
  wire pipe_rx6_eq_adapt_done;
  wire [5:0]pipe_rx6_eq_lffs;
  wire pipe_rx6_eq_lffs_sel;
  wire [2:2]pipe_rx6_eq_new_txcoeff;
  wire [3:0]pipe_rx6_eq_txpreset;
  wire [1:0]pipe_rx6_eqcontrol;
  wire pipe_rx6_eqdone;
  wire [2:0]pipe_rx6_eqpreset;
  wire pipe_rx6_phy_status;
  wire pipe_rx6_polarity;
  wire [2:0]pipe_rx6_status;
  wire pipe_rx6_valid;
  wire [1:0]pipe_rx7_char_is_k;
  wire [31:0]pipe_rx7_data;
  wire pipe_rx7_elec_idle;
  wire pipe_rx7_eq_adapt_done;
  wire [5:0]pipe_rx7_eq_lffs;
  wire pipe_rx7_eq_lffs_sel;
  wire [2:2]pipe_rx7_eq_new_txcoeff;
  wire [3:0]pipe_rx7_eq_txpreset;
  wire [1:0]pipe_rx7_eqcontrol;
  wire pipe_rx7_eqdone;
  wire [2:0]pipe_rx7_eqpreset;
  wire pipe_rx7_phy_status;
  wire pipe_rx7_polarity;
  wire [2:0]pipe_rx7_status;
  wire pipe_rx7_valid;
  wire [7:0]pipe_rx_slide;
  wire [7:0]pipe_rx_syncdone;
  wire [7:0]pipe_rxoutclk_in;
  wire [7:0]pipe_rxoutclk_out;
  wire pipe_rxprbscntreset;
  wire [7:0]pipe_rxprbserr;
  wire [2:0]pipe_rxprbssel;
  wire pipe_rxusrclk_in;
  wire [47:0]pipe_sync_fsm_tx;
  wire [1:0]pipe_tx0_char_is_k;
  wire pipe_tx0_compliance;
  wire [31:0]pipe_tx0_data;
  wire pipe_tx0_elec_idle;
  wire [16:0]pipe_tx0_eqcoeff;
  wire [1:0]pipe_tx0_eqcontrol;
  wire [5:0]pipe_tx0_eqdeemph;
  wire pipe_tx0_eqdone;
  wire [3:0]pipe_tx0_eqpreset;
  wire [1:0]pipe_tx0_powerdown;
  wire [1:0]pipe_tx1_char_is_k;
  wire pipe_tx1_compliance;
  wire [31:0]pipe_tx1_data;
  wire pipe_tx1_elec_idle;
  wire [16:0]pipe_tx1_eqcoeff;
  wire [1:0]pipe_tx1_eqcontrol;
  wire [5:0]pipe_tx1_eqdeemph;
  wire pipe_tx1_eqdone;
  wire [3:0]pipe_tx1_eqpreset;
  wire [1:0]pipe_tx1_powerdown;
  wire [1:0]pipe_tx2_char_is_k;
  wire pipe_tx2_compliance;
  wire [31:0]pipe_tx2_data;
  wire pipe_tx2_elec_idle;
  wire [16:0]pipe_tx2_eqcoeff;
  wire [1:0]pipe_tx2_eqcontrol;
  wire [5:0]pipe_tx2_eqdeemph;
  wire pipe_tx2_eqdone;
  wire [3:0]pipe_tx2_eqpreset;
  wire [1:0]pipe_tx2_powerdown;
  wire [1:0]pipe_tx3_char_is_k;
  wire pipe_tx3_compliance;
  wire [31:0]pipe_tx3_data;
  wire pipe_tx3_elec_idle;
  wire [16:0]pipe_tx3_eqcoeff;
  wire [1:0]pipe_tx3_eqcontrol;
  wire [5:0]pipe_tx3_eqdeemph;
  wire pipe_tx3_eqdone;
  wire [3:0]pipe_tx3_eqpreset;
  wire [1:0]pipe_tx3_powerdown;
  wire [1:0]pipe_tx4_char_is_k;
  wire pipe_tx4_compliance;
  wire [31:0]pipe_tx4_data;
  wire pipe_tx4_elec_idle;
  wire [16:0]pipe_tx4_eqcoeff;
  wire [1:0]pipe_tx4_eqcontrol;
  wire [5:0]pipe_tx4_eqdeemph;
  wire pipe_tx4_eqdone;
  wire [3:0]pipe_tx4_eqpreset;
  wire [1:0]pipe_tx4_powerdown;
  wire [1:0]pipe_tx5_char_is_k;
  wire pipe_tx5_compliance;
  wire [31:0]pipe_tx5_data;
  wire pipe_tx5_elec_idle;
  wire [16:0]pipe_tx5_eqcoeff;
  wire [1:0]pipe_tx5_eqcontrol;
  wire [5:0]pipe_tx5_eqdeemph;
  wire pipe_tx5_eqdone;
  wire [3:0]pipe_tx5_eqpreset;
  wire [1:0]pipe_tx5_powerdown;
  wire [1:0]pipe_tx6_char_is_k;
  wire pipe_tx6_compliance;
  wire [31:0]pipe_tx6_data;
  wire pipe_tx6_elec_idle;
  wire [16:0]pipe_tx6_eqcoeff;
  wire [1:0]pipe_tx6_eqcontrol;
  wire [5:0]pipe_tx6_eqdeemph;
  wire pipe_tx6_eqdone;
  wire [3:0]pipe_tx6_eqpreset;
  wire [1:0]pipe_tx6_powerdown;
  wire [1:0]pipe_tx7_char_is_k;
  wire pipe_tx7_compliance;
  wire [31:0]pipe_tx7_data;
  wire pipe_tx7_elec_idle;
  wire [16:0]pipe_tx7_eqcoeff;
  wire [1:0]pipe_tx7_eqcontrol;
  wire [5:0]pipe_tx7_eqdeemph;
  wire pipe_tx7_eqdone;
  wire [3:0]pipe_tx7_eqpreset;
  wire [1:0]pipe_tx7_powerdown;
  wire pipe_tx_deemph;
  wire [2:0]pipe_tx_margin;
  wire [1:0]pipe_tx_rate;
  wire pipe_tx_rcvr_det;
  wire pipe_tx_swing;
  wire pipe_txoutclk_out;
  wire pipe_txprbsforceerr;
  wire [2:0]pipe_txprbssel;
  wire pipe_userclk1_in;
  wire pipe_userclk2_in;
  wire [11:0]qpll_drp_crscode;
  wire [1:0]qpll_drp_done;
  wire [17:0]qpll_drp_fsm;
  wire [1:0]qpll_drp_reset;
  wire [1:0]qpll_qplllock;
  wire [1:0]qpll_qplloutclk;
  wire [1:0]qpll_qplloutrefclk;
  wire [255:0]s_axis_cc_tdata;
  wire [7:0]s_axis_cc_tkeep;
  wire s_axis_cc_tlast;
  wire [3:0]s_axis_cc_tready;
  wire [32:0]s_axis_cc_tuser;
  wire s_axis_cc_tvalid;
  wire [255:0]s_axis_rq_tdata;
  wire [7:0]s_axis_rq_tkeep;
  wire s_axis_rq_tlast;
  wire [3:0]s_axis_rq_tready;
  wire [59:0]s_axis_rq_tuser;
  wire s_axis_rq_tvalid;
  wire sys_clk;
  wire sys_reset;
  wire user_lnk_up;
  wire user_reset;
  wire user_reset_int;
  wire [2:0]user_tph_function_num;
  wire [4:0]user_tph_stt_address;
  wire [31:0]user_tph_stt_read_data;
  wire user_tph_stt_read_data_valid;
  wire user_tph_stt_read_enable;

  assign ext_ch_gt_drpclk = pipe_dclk_in;
  assign icap_o[31] = \<const0> ;
  assign icap_o[30] = \<const0> ;
  assign icap_o[29] = \<const0> ;
  assign icap_o[28] = \<const0> ;
  assign icap_o[27] = \<const0> ;
  assign icap_o[26] = \<const0> ;
  assign icap_o[25] = \<const0> ;
  assign icap_o[24] = \<const0> ;
  assign icap_o[23] = \<const0> ;
  assign icap_o[22] = \<const0> ;
  assign icap_o[21] = \<const0> ;
  assign icap_o[20] = \<const0> ;
  assign icap_o[19] = \<const0> ;
  assign icap_o[18] = \<const0> ;
  assign icap_o[17] = \<const0> ;
  assign icap_o[16] = \<const0> ;
  assign icap_o[15] = \<const0> ;
  assign icap_o[14] = \<const0> ;
  assign icap_o[13] = \<const0> ;
  assign icap_o[12] = \<const0> ;
  assign icap_o[11] = \<const0> ;
  assign icap_o[10] = \<const0> ;
  assign icap_o[9] = \<const0> ;
  assign icap_o[8] = \<const0> ;
  assign icap_o[7] = \<const0> ;
  assign icap_o[6] = \<const0> ;
  assign icap_o[5] = \<const0> ;
  assign icap_o[4] = \<const0> ;
  assign icap_o[3] = \<const0> ;
  assign icap_o[2] = \<const0> ;
  assign icap_o[1] = \<const0> ;
  assign icap_o[0] = \<const0> ;
  assign int_dclk_out = \<const0> ;
  assign int_oobclk_out = \<const0> ;
  assign int_pclk_out_slave = \<const0> ;
  assign int_pipe_rxusrclk_out = \<const0> ;
  assign int_rxoutclk_out[7] = \<const0> ;
  assign int_rxoutclk_out[6] = \<const0> ;
  assign int_rxoutclk_out[5] = \<const0> ;
  assign int_rxoutclk_out[4] = \<const0> ;
  assign int_rxoutclk_out[3] = \<const0> ;
  assign int_rxoutclk_out[2] = \<const0> ;
  assign int_rxoutclk_out[1] = \<const0> ;
  assign int_rxoutclk_out[0] = \<const0> ;
  assign int_userclk1_out = \<const0> ;
  assign int_userclk2_out = \<const0> ;
  assign pipe_debug[31] = \<const0> ;
  assign pipe_debug[30] = \<const0> ;
  assign pipe_debug[29] = \<const0> ;
  assign pipe_debug[28] = \<const0> ;
  assign pipe_debug[27] = \<const0> ;
  assign pipe_debug[26] = \<const0> ;
  assign pipe_debug[25] = \<const0> ;
  assign pipe_debug[24] = \<const0> ;
  assign pipe_debug[23] = \<const0> ;
  assign pipe_debug[22] = \<const0> ;
  assign pipe_debug[21] = \<const0> ;
  assign pipe_debug[20] = \<const0> ;
  assign pipe_debug[19] = \<const0> ;
  assign pipe_debug[18] = \<const0> ;
  assign pipe_debug[17] = \<const0> ;
  assign pipe_debug[16] = \<const0> ;
  assign pipe_debug[15] = \<const0> ;
  assign pipe_debug[14] = \<const0> ;
  assign pipe_debug[13] = \<const0> ;
  assign pipe_debug[12] = \<const0> ;
  assign pipe_debug[11] = \<const0> ;
  assign pipe_debug[10] = \<const0> ;
  assign pipe_debug[9] = \<const0> ;
  assign pipe_debug[8] = \<const0> ;
  assign pipe_debug[7] = \<const0> ;
  assign pipe_debug[6] = \<const0> ;
  assign pipe_debug[5] = \<const0> ;
  assign pipe_debug[4] = \<const0> ;
  assign pipe_debug[3] = \<const0> ;
  assign pipe_debug[2] = \<const0> ;
  assign pipe_debug[1] = \<const0> ;
  assign pipe_debug[0] = \<const0> ;
  assign pipe_debug_0[7] = \<const0> ;
  assign pipe_debug_0[6] = \<const0> ;
  assign pipe_debug_0[5] = \<const0> ;
  assign pipe_debug_0[4] = \<const0> ;
  assign pipe_debug_0[3] = \<const0> ;
  assign pipe_debug_0[2] = \<const0> ;
  assign pipe_debug_0[1] = \<const0> ;
  assign pipe_debug_0[0] = \<const0> ;
  assign pipe_debug_1[7] = \<const0> ;
  assign pipe_debug_1[6] = \<const0> ;
  assign pipe_debug_1[5] = \<const0> ;
  assign pipe_debug_1[4] = \<const0> ;
  assign pipe_debug_1[3] = \<const0> ;
  assign pipe_debug_1[2] = \<const0> ;
  assign pipe_debug_1[1] = \<const0> ;
  assign pipe_debug_1[0] = \<const0> ;
  assign pipe_debug_2[7] = \<const0> ;
  assign pipe_debug_2[6] = \<const0> ;
  assign pipe_debug_2[5] = \<const0> ;
  assign pipe_debug_2[4] = \<const0> ;
  assign pipe_debug_2[3] = \<const0> ;
  assign pipe_debug_2[2] = \<const0> ;
  assign pipe_debug_2[1] = \<const0> ;
  assign pipe_debug_2[0] = \<const0> ;
  assign pipe_debug_3[7] = \<const0> ;
  assign pipe_debug_3[6] = \<const0> ;
  assign pipe_debug_3[5] = \<const0> ;
  assign pipe_debug_3[4] = \<const0> ;
  assign pipe_debug_3[3] = \<const0> ;
  assign pipe_debug_3[2] = \<const0> ;
  assign pipe_debug_3[1] = \<const0> ;
  assign pipe_debug_3[0] = \<const0> ;
  assign pipe_debug_4[7] = \<const0> ;
  assign pipe_debug_4[6] = \<const0> ;
  assign pipe_debug_4[5] = \<const0> ;
  assign pipe_debug_4[4] = \<const0> ;
  assign pipe_debug_4[3] = \<const0> ;
  assign pipe_debug_4[2] = \<const0> ;
  assign pipe_debug_4[1] = \<const0> ;
  assign pipe_debug_4[0] = \<const0> ;
  assign pipe_debug_5[7] = \<const0> ;
  assign pipe_debug_5[6] = \<const0> ;
  assign pipe_debug_5[5] = \<const0> ;
  assign pipe_debug_5[4] = \<const0> ;
  assign pipe_debug_5[3] = \<const0> ;
  assign pipe_debug_5[2] = \<const0> ;
  assign pipe_debug_5[1] = \<const0> ;
  assign pipe_debug_5[0] = \<const0> ;
  assign pipe_debug_6[7] = \<const0> ;
  assign pipe_debug_6[6] = \<const0> ;
  assign pipe_debug_6[5] = \<const0> ;
  assign pipe_debug_6[4] = \<const0> ;
  assign pipe_debug_6[3] = \<const0> ;
  assign pipe_debug_6[2] = \<const0> ;
  assign pipe_debug_6[1] = \<const0> ;
  assign pipe_debug_6[0] = \<const0> ;
  assign pipe_debug_7[7] = \<const0> ;
  assign pipe_debug_7[6] = \<const0> ;
  assign pipe_debug_7[5] = \<const0> ;
  assign pipe_debug_7[4] = \<const0> ;
  assign pipe_debug_7[3] = \<const0> ;
  assign pipe_debug_7[2] = \<const0> ;
  assign pipe_debug_7[1] = \<const0> ;
  assign pipe_debug_7[0] = \<const0> ;
  assign pipe_debug_8[7] = \<const0> ;
  assign pipe_debug_8[6] = \<const0> ;
  assign pipe_debug_8[5] = \<const0> ;
  assign pipe_debug_8[4] = \<const0> ;
  assign pipe_debug_8[3] = \<const0> ;
  assign pipe_debug_8[2] = \<const0> ;
  assign pipe_debug_8[1] = \<const0> ;
  assign pipe_debug_8[0] = \<const0> ;
  assign pipe_debug_9[7] = \<const0> ;
  assign pipe_debug_9[6] = \<const0> ;
  assign pipe_debug_9[5] = \<const0> ;
  assign pipe_debug_9[4] = \<const0> ;
  assign pipe_debug_9[3] = \<const0> ;
  assign pipe_debug_9[2] = \<const0> ;
  assign pipe_debug_9[1] = \<const0> ;
  assign pipe_debug_9[0] = \<const0> ;
  assign pipe_drp_fsm[55:50] = \^pipe_drp_fsm [55:50];
  assign pipe_drp_fsm[49] = gt_ch_drp_rdy[7];
  assign pipe_drp_fsm[48:43] = \^pipe_drp_fsm [48:43];
  assign pipe_drp_fsm[42] = gt_ch_drp_rdy[6];
  assign pipe_drp_fsm[41:36] = \^pipe_drp_fsm [41:36];
  assign pipe_drp_fsm[35] = gt_ch_drp_rdy[5];
  assign pipe_drp_fsm[34:29] = \^pipe_drp_fsm [34:29];
  assign pipe_drp_fsm[28] = gt_ch_drp_rdy[4];
  assign pipe_drp_fsm[27:22] = \^pipe_drp_fsm [27:22];
  assign pipe_drp_fsm[21] = gt_ch_drp_rdy[3];
  assign pipe_drp_fsm[20:15] = \^pipe_drp_fsm [20:15];
  assign pipe_drp_fsm[14] = gt_ch_drp_rdy[2];
  assign pipe_drp_fsm[13:8] = \^pipe_drp_fsm [13:8];
  assign pipe_drp_fsm[7] = gt_ch_drp_rdy[1];
  assign pipe_drp_fsm[6:1] = \^pipe_drp_fsm [6:1];
  assign pipe_drp_fsm[0] = gt_ch_drp_rdy[0];
  assign pipe_gen3_out = \<const0> ;
  assign pipe_qrst_fsm[11:8] = \^pipe_qrst_fsm [11:8];
  assign pipe_qrst_fsm[7] = \<const0> ;
  assign pipe_qrst_fsm[6] = \<const0> ;
  assign pipe_qrst_fsm[5:0] = \^pipe_qrst_fsm [5:0];
  assign pipe_sync_fsm_rx[55] = \<const0> ;
  assign pipe_sync_fsm_rx[54] = \<const0> ;
  assign pipe_sync_fsm_rx[53] = \<const0> ;
  assign pipe_sync_fsm_rx[52] = \<const0> ;
  assign pipe_sync_fsm_rx[51] = \<const0> ;
  assign pipe_sync_fsm_rx[50] = \<const0> ;
  assign pipe_sync_fsm_rx[49] = \<const1> ;
  assign pipe_sync_fsm_rx[48] = \<const0> ;
  assign pipe_sync_fsm_rx[47] = \<const0> ;
  assign pipe_sync_fsm_rx[46] = \<const0> ;
  assign pipe_sync_fsm_rx[45] = \<const0> ;
  assign pipe_sync_fsm_rx[44] = \<const0> ;
  assign pipe_sync_fsm_rx[43] = \<const0> ;
  assign pipe_sync_fsm_rx[42] = \<const1> ;
  assign pipe_sync_fsm_rx[41] = \<const0> ;
  assign pipe_sync_fsm_rx[40] = \<const0> ;
  assign pipe_sync_fsm_rx[39] = \<const0> ;
  assign pipe_sync_fsm_rx[38] = \<const0> ;
  assign pipe_sync_fsm_rx[37] = \<const0> ;
  assign pipe_sync_fsm_rx[36] = \<const0> ;
  assign pipe_sync_fsm_rx[35] = \<const1> ;
  assign pipe_sync_fsm_rx[34] = \<const0> ;
  assign pipe_sync_fsm_rx[33] = \<const0> ;
  assign pipe_sync_fsm_rx[32] = \<const0> ;
  assign pipe_sync_fsm_rx[31] = \<const0> ;
  assign pipe_sync_fsm_rx[30] = \<const0> ;
  assign pipe_sync_fsm_rx[29] = \<const0> ;
  assign pipe_sync_fsm_rx[28] = \<const1> ;
  assign pipe_sync_fsm_rx[27] = \<const0> ;
  assign pipe_sync_fsm_rx[26] = \<const0> ;
  assign pipe_sync_fsm_rx[25] = \<const0> ;
  assign pipe_sync_fsm_rx[24] = \<const0> ;
  assign pipe_sync_fsm_rx[23] = \<const0> ;
  assign pipe_sync_fsm_rx[22] = \<const0> ;
  assign pipe_sync_fsm_rx[21] = \<const1> ;
  assign pipe_sync_fsm_rx[20] = \<const0> ;
  assign pipe_sync_fsm_rx[19] = \<const0> ;
  assign pipe_sync_fsm_rx[18] = \<const0> ;
  assign pipe_sync_fsm_rx[17] = \<const0> ;
  assign pipe_sync_fsm_rx[16] = \<const0> ;
  assign pipe_sync_fsm_rx[15] = \<const0> ;
  assign pipe_sync_fsm_rx[14] = \<const1> ;
  assign pipe_sync_fsm_rx[13] = \<const0> ;
  assign pipe_sync_fsm_rx[12] = \<const0> ;
  assign pipe_sync_fsm_rx[11] = \<const0> ;
  assign pipe_sync_fsm_rx[10] = \<const0> ;
  assign pipe_sync_fsm_rx[9] = \<const0> ;
  assign pipe_sync_fsm_rx[8] = \<const0> ;
  assign pipe_sync_fsm_rx[7] = \<const1> ;
  assign pipe_sync_fsm_rx[6] = \<const0> ;
  assign pipe_sync_fsm_rx[5] = \<const0> ;
  assign pipe_sync_fsm_rx[4] = \<const0> ;
  assign pipe_sync_fsm_rx[3] = \<const0> ;
  assign pipe_sync_fsm_rx[2] = \<const0> ;
  assign pipe_sync_fsm_rx[1] = \<const0> ;
  assign pipe_sync_fsm_rx[0] = \<const1> ;
  assign qpll_drp_clk = \<const0> ;
  assign qpll_drp_gen3 = \<const0> ;
  assign qpll_drp_ovrd = \<const0> ;
  assign qpll_drp_rst_n = \<const0> ;
  assign qpll_drp_start = \<const0> ;
  assign qpll_qplld = \<const0> ;
  assign qpll_qpllreset[1] = \<const0> ;
  assign qpll_qpllreset[0] = \<const0> ;
  assign startup_cfgclk = \<const0> ;
  assign startup_cfgmclk = \<const0> ;
  assign startup_eos = \<const0> ;
  assign startup_preq = \<const0> ;
  assign user_app_rdy = \<const1> ;
  assign user_clk = pipe_userclk2_in;
GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
vc709_pcie_x8_gen3vc709_pcie_x8_gen3_gt_top \gt_top.gt_top_i 
       (.DRP_RATE(pipe_tx_rate),
        .O1(pipe_rst_fsm[1]),
        .O10(pipe_rx4_eq_adapt_done),
        .O11(pipe_rx5_eq_adapt_done),
        .O12(pipe_rx6_eq_adapt_done),
        .O13(pipe_rx7_eq_adapt_done),
        .O2(pipe_qrst_idle),
        .O3(\n_389_gt_top.gt_top_i ),
        .O4(pipe_rst_fsm[2]),
        .O5(pipe_rst_fsm[0]),
        .O6(pipe_rst_fsm[3]),
        .O7(pipe_rx1_eq_adapt_done),
        .O8(pipe_rx2_eq_adapt_done),
        .O9(pipe_rx3_eq_adapt_done),
        .PIPERX0EQLPNEWTXCOEFFORPRESET({\n_189_gt_top.gt_top_i ,\n_190_gt_top.gt_top_i ,\n_191_gt_top.gt_top_i ,\n_192_gt_top.gt_top_i ,\n_193_gt_top.gt_top_i ,\n_194_gt_top.gt_top_i ,\n_195_gt_top.gt_top_i ,\n_196_gt_top.gt_top_i ,\n_197_gt_top.gt_top_i ,\n_198_gt_top.gt_top_i ,\n_199_gt_top.gt_top_i ,\n_200_gt_top.gt_top_i ,\n_201_gt_top.gt_top_i ,\n_202_gt_top.gt_top_i ,\n_203_gt_top.gt_top_i ,pipe_rx0_eq_new_txcoeff,\n_205_gt_top.gt_top_i ,\n_206_gt_top.gt_top_i }),
        .PIPERX1EQLPNEWTXCOEFFORPRESET({\n_255_gt_top.gt_top_i ,\n_256_gt_top.gt_top_i ,\n_257_gt_top.gt_top_i ,\n_258_gt_top.gt_top_i ,\n_259_gt_top.gt_top_i ,\n_260_gt_top.gt_top_i ,\n_261_gt_top.gt_top_i ,\n_262_gt_top.gt_top_i ,\n_263_gt_top.gt_top_i ,\n_264_gt_top.gt_top_i ,\n_265_gt_top.gt_top_i ,\n_266_gt_top.gt_top_i ,\n_267_gt_top.gt_top_i ,\n_268_gt_top.gt_top_i ,\n_269_gt_top.gt_top_i ,pipe_rx1_eq_new_txcoeff,\n_271_gt_top.gt_top_i ,\n_272_gt_top.gt_top_i }),
        .PIPERX2EQLPNEWTXCOEFFORPRESET({\n_273_gt_top.gt_top_i ,\n_274_gt_top.gt_top_i ,\n_275_gt_top.gt_top_i ,\n_276_gt_top.gt_top_i ,\n_277_gt_top.gt_top_i ,\n_278_gt_top.gt_top_i ,\n_279_gt_top.gt_top_i ,\n_280_gt_top.gt_top_i ,\n_281_gt_top.gt_top_i ,\n_282_gt_top.gt_top_i ,\n_283_gt_top.gt_top_i ,\n_284_gt_top.gt_top_i ,\n_285_gt_top.gt_top_i ,\n_286_gt_top.gt_top_i ,\n_287_gt_top.gt_top_i ,pipe_rx2_eq_new_txcoeff,\n_289_gt_top.gt_top_i ,\n_290_gt_top.gt_top_i }),
        .PIPERX3EQLPNEWTXCOEFFORPRESET({\n_291_gt_top.gt_top_i ,\n_292_gt_top.gt_top_i ,\n_293_gt_top.gt_top_i ,\n_294_gt_top.gt_top_i ,\n_295_gt_top.gt_top_i ,\n_296_gt_top.gt_top_i ,\n_297_gt_top.gt_top_i ,\n_298_gt_top.gt_top_i ,\n_299_gt_top.gt_top_i ,\n_300_gt_top.gt_top_i ,\n_301_gt_top.gt_top_i ,\n_302_gt_top.gt_top_i ,\n_303_gt_top.gt_top_i ,\n_304_gt_top.gt_top_i ,\n_305_gt_top.gt_top_i ,pipe_rx3_eq_new_txcoeff,\n_307_gt_top.gt_top_i ,\n_308_gt_top.gt_top_i }),
        .PIPERX4EQLPNEWTXCOEFFORPRESET({\n_309_gt_top.gt_top_i ,\n_310_gt_top.gt_top_i ,\n_311_gt_top.gt_top_i ,\n_312_gt_top.gt_top_i ,\n_313_gt_top.gt_top_i ,\n_314_gt_top.gt_top_i ,\n_315_gt_top.gt_top_i ,\n_316_gt_top.gt_top_i ,\n_317_gt_top.gt_top_i ,\n_318_gt_top.gt_top_i ,\n_319_gt_top.gt_top_i ,\n_320_gt_top.gt_top_i ,\n_321_gt_top.gt_top_i ,\n_322_gt_top.gt_top_i ,\n_323_gt_top.gt_top_i ,pipe_rx4_eq_new_txcoeff,\n_325_gt_top.gt_top_i ,\n_326_gt_top.gt_top_i }),
        .PIPERX5EQLPNEWTXCOEFFORPRESET({\n_327_gt_top.gt_top_i ,\n_328_gt_top.gt_top_i ,\n_329_gt_top.gt_top_i ,\n_330_gt_top.gt_top_i ,\n_331_gt_top.gt_top_i ,\n_332_gt_top.gt_top_i ,\n_333_gt_top.gt_top_i ,\n_334_gt_top.gt_top_i ,\n_335_gt_top.gt_top_i ,\n_336_gt_top.gt_top_i ,\n_337_gt_top.gt_top_i ,\n_338_gt_top.gt_top_i ,\n_339_gt_top.gt_top_i ,\n_340_gt_top.gt_top_i ,\n_341_gt_top.gt_top_i ,pipe_rx5_eq_new_txcoeff,\n_343_gt_top.gt_top_i ,\n_344_gt_top.gt_top_i }),
        .PIPERX6EQLPNEWTXCOEFFORPRESET({\n_345_gt_top.gt_top_i ,\n_346_gt_top.gt_top_i ,\n_347_gt_top.gt_top_i ,\n_348_gt_top.gt_top_i ,\n_349_gt_top.gt_top_i ,\n_350_gt_top.gt_top_i ,\n_351_gt_top.gt_top_i ,\n_352_gt_top.gt_top_i ,\n_353_gt_top.gt_top_i ,\n_354_gt_top.gt_top_i ,\n_355_gt_top.gt_top_i ,\n_356_gt_top.gt_top_i ,\n_357_gt_top.gt_top_i ,\n_358_gt_top.gt_top_i ,\n_359_gt_top.gt_top_i ,pipe_rx6_eq_new_txcoeff,\n_361_gt_top.gt_top_i ,\n_362_gt_top.gt_top_i }),
        .PIPERX7EQLPNEWTXCOEFFORPRESET({\n_363_gt_top.gt_top_i ,\n_364_gt_top.gt_top_i ,\n_365_gt_top.gt_top_i ,\n_366_gt_top.gt_top_i ,\n_367_gt_top.gt_top_i ,\n_368_gt_top.gt_top_i ,\n_369_gt_top.gt_top_i ,\n_370_gt_top.gt_top_i ,\n_371_gt_top.gt_top_i ,\n_372_gt_top.gt_top_i ,\n_373_gt_top.gt_top_i ,\n_374_gt_top.gt_top_i ,\n_375_gt_top.gt_top_i ,\n_376_gt_top.gt_top_i ,\n_377_gt_top.gt_top_i ,pipe_rx7_eq_new_txcoeff,\n_379_gt_top.gt_top_i ,\n_380_gt_top.gt_top_i }),
        .PIPETXMARGIN(pipe_tx_margin),
        .PIPE_DRP_FSM({\^pipe_drp_fsm [55:50],\^pipe_drp_fsm [48:43],\^pipe_drp_fsm [41:36],\^pipe_drp_fsm [34:29],\^pipe_drp_fsm [27:22],\^pipe_drp_fsm [20:15],\^pipe_drp_fsm [13:8],\^pipe_drp_fsm [6:1]}),
        .PIPE_GEN3_RDY(pipe_rx_syncdone),
        .PIPE_JTAG_RDY(gt_ch_drp_rdy),
        .PIPE_POWERDOWN({pipe_tx7_powerdown,pipe_tx6_powerdown,pipe_tx5_powerdown,pipe_tx4_powerdown,pipe_tx3_powerdown,pipe_tx2_powerdown,pipe_tx1_powerdown,pipe_tx0_powerdown}),
        .PIPE_QRST_FSM({\^pipe_qrst_fsm [11:8],\^pipe_qrst_fsm [5:0]}),
        .PIPE_RATE_FSM(pipe_rate_fsm),
        .PIPE_RXDATA({pipe_rx7_data,pipe_rx6_data,pipe_rx5_data,pipe_rx4_data,pipe_rx3_data,pipe_rx2_data,pipe_rx1_data,pipe_rx0_data}),
        .PIPE_RXDATAK({pipe_rx7_char_is_k,pipe_rx6_char_is_k,pipe_rx5_char_is_k,pipe_rx4_char_is_k,pipe_rx3_char_is_k,pipe_rx2_char_is_k,pipe_rx1_char_is_k,pipe_rx0_char_is_k}),
        .PIPE_RXELECIDLE({pipe_rx7_elec_idle,pipe_rx6_elec_idle,pipe_rx5_elec_idle,pipe_rx4_elec_idle,pipe_rx3_elec_idle,pipe_rx2_elec_idle,pipe_rx1_elec_idle,pipe_rx0_elec_idle}),
        .PIPE_RXEQ_CONTROL({pipe_rx7_eqcontrol,pipe_rx6_eqcontrol,pipe_rx5_eqcontrol,pipe_rx4_eqcontrol,pipe_rx3_eqcontrol,pipe_rx2_eqcontrol,pipe_rx1_eqcontrol,pipe_rx0_eqcontrol}),
        .PIPE_RXEQ_DONE({pipe_rx7_eqdone,pipe_rx6_eqdone,pipe_rx5_eqdone,pipe_rx4_eqdone,pipe_rx3_eqdone,pipe_rx2_eqdone,pipe_rx1_eqdone,pipe_rx0_eqdone}),
        .PIPE_RXEQ_LFFS({pipe_rx7_eq_lffs,pipe_rx6_eq_lffs,pipe_rx5_eq_lffs,pipe_rx4_eq_lffs,pipe_rx3_eq_lffs,pipe_rx2_eq_lffs,pipe_rx1_eq_lffs,pipe_rx0_eq_lffs}),
        .PIPE_RXEQ_PRESET({pipe_rx7_eqpreset,pipe_rx6_eqpreset,pipe_rx5_eqpreset,pipe_rx4_eqpreset,pipe_rx3_eqpreset,pipe_rx2_eqpreset,pipe_rx1_eqpreset,pipe_rx0_eqpreset}),
        .PIPE_RXEQ_TXPRESET({pipe_rx7_eq_txpreset,pipe_rx6_eq_txpreset,pipe_rx5_eq_txpreset,pipe_rx4_eq_txpreset,pipe_rx3_eq_txpreset,pipe_rx2_eq_txpreset,pipe_rx1_eq_txpreset,pipe_rx0_eq_txpreset}),
        .PIPE_RXPOLARITY({pipe_rx7_polarity,pipe_rx6_polarity,pipe_rx5_polarity,pipe_rx4_polarity,pipe_rx3_polarity,pipe_rx2_polarity,pipe_rx1_polarity,pipe_rx0_polarity}),
        .PIPE_RXSLIDE(pipe_rx_slide),
        .PIPE_RXSTATUS({pipe_rx7_status,pipe_rx6_status,pipe_rx5_status,pipe_rx4_status,pipe_rx3_status,pipe_rx2_status,pipe_rx1_status,pipe_rx0_status}),
        .PIPE_SYNC_FSM_TX(pipe_sync_fsm_tx),
        .PIPE_TXCOMPLIANCE({pipe_tx7_compliance,pipe_tx6_compliance,pipe_tx5_compliance,pipe_tx4_compliance,pipe_tx3_compliance,pipe_tx2_compliance,pipe_tx1_compliance,pipe_tx0_compliance}),
        .PIPE_TXDATA({pipe_tx7_data,pipe_tx6_data,pipe_tx5_data,pipe_tx4_data,pipe_tx3_data,pipe_tx2_data,pipe_tx1_data,pipe_tx0_data}),
        .PIPE_TXDATAK({pipe_tx7_char_is_k,pipe_tx6_char_is_k,pipe_tx5_char_is_k,pipe_tx4_char_is_k,pipe_tx3_char_is_k,pipe_tx2_char_is_k,pipe_tx1_char_is_k,pipe_tx0_char_is_k}),
        .PIPE_TXDEEMPH(pipe_tx_deemph),
        .PIPE_TXELECIDLE({pipe_tx7_elec_idle,pipe_tx6_elec_idle,pipe_tx5_elec_idle,pipe_tx4_elec_idle,pipe_tx3_elec_idle,pipe_tx2_elec_idle,pipe_tx1_elec_idle,pipe_tx0_elec_idle}),
        .PIPE_TXEQ_COEFF({pipe_tx7_eqcoeff[16:6],pipe_tx7_eqcoeff[4:0],pipe_tx6_eqcoeff[16:6],pipe_tx6_eqcoeff[4:0],pipe_tx5_eqcoeff[16:6],pipe_tx5_eqcoeff[4:0],pipe_tx4_eqcoeff[16:6],pipe_tx4_eqcoeff[4:0],pipe_tx3_eqcoeff[16:6],pipe_tx3_eqcoeff[4:0],pipe_tx2_eqcoeff[16:6],pipe_tx2_eqcoeff[4:0],pipe_tx1_eqcoeff[16:6],pipe_tx1_eqcoeff[4:0],pipe_tx0_eqcoeff[16:6],pipe_tx0_eqcoeff[4:0]}),
        .PIPE_TXEQ_CONTROL({pipe_tx7_eqcontrol,pipe_tx6_eqcontrol,pipe_tx5_eqcontrol,pipe_tx4_eqcontrol,pipe_tx3_eqcontrol,pipe_tx2_eqcontrol,pipe_tx1_eqcontrol,pipe_tx0_eqcontrol}),
        .PIPE_TXEQ_DEEMPH({pipe_tx7_eqdeemph,pipe_tx6_eqdeemph,pipe_tx5_eqdeemph,pipe_tx4_eqdeemph,pipe_tx3_eqdeemph,pipe_tx2_eqdeemph,pipe_tx1_eqdeemph,pipe_tx0_eqdeemph}),
        .PIPE_TXEQ_DONE({pipe_tx7_eqdone,pipe_tx6_eqdone,pipe_tx5_eqdone,pipe_tx4_eqdone,pipe_tx3_eqdone,pipe_tx2_eqdone,pipe_tx1_eqdone,pipe_tx0_eqdone}),
        .PIPE_TXEQ_PRESET({pipe_tx7_eqpreset,pipe_tx6_eqpreset,pipe_tx5_eqpreset,pipe_tx4_eqpreset,pipe_tx3_eqpreset,pipe_tx2_eqpreset,pipe_tx1_eqpreset,pipe_tx0_eqpreset}),
        .Q(pipe_rst_fsm[4]),
        .RATE_RST_IDLE(pipe_rst_idle),
        .USER_RXEQ_ADAPT_DONE(pipe_rx0_eq_adapt_done),
        .ext_ch_gt_drpaddr(ext_ch_gt_drpaddr),
        .ext_ch_gt_drpdi(ext_ch_gt_drpdi),
        .ext_ch_gt_drpdo(ext_ch_gt_drpdo),
        .ext_ch_gt_drpen(ext_ch_gt_drpen),
        .ext_ch_gt_drprdy(ext_ch_gt_drprdy),
        .ext_ch_gt_drpwe(ext_ch_gt_drpwe),
        .int_qplllock_out(int_qplllock_out),
        .int_qplloutclk_out(int_qplloutclk_out),
        .int_qplloutrefclk_out(int_qplloutrefclk_out),
        .pci_exp_rxn(pci_exp_rxn),
        .pci_exp_rxp(pci_exp_rxp),
        .pci_exp_txn(pci_exp_txn),
        .pci_exp_txp(pci_exp_txp),
        .pipe_dclk_in(pipe_dclk_in),
        .pipe_loopback(pipe_loopback),
        .pipe_mmcm_lock_in(pipe_mmcm_lock_in),
        .pipe_oobclk_in(pipe_oobclk_in),
        .pipe_pclk_in(pipe_pclk_in),
        .pipe_pclk_sel_out(pipe_pclk_sel_out),
        .pipe_rate_idle(pipe_rate_idle),
        .pipe_rx0_eq_lffs_sel(pipe_rx0_eq_lffs_sel),
        .pipe_rx0_phy_status(pipe_rx0_phy_status),
        .pipe_rx0_valid(pipe_rx0_valid),
        .pipe_rx1_eq_lffs_sel(pipe_rx1_eq_lffs_sel),
        .pipe_rx1_phy_status(pipe_rx1_phy_status),
        .pipe_rx1_valid(pipe_rx1_valid),
        .pipe_rx2_eq_lffs_sel(pipe_rx2_eq_lffs_sel),
        .pipe_rx2_phy_status(pipe_rx2_phy_status),
        .pipe_rx2_valid(pipe_rx2_valid),
        .pipe_rx3_eq_lffs_sel(pipe_rx3_eq_lffs_sel),
        .pipe_rx3_phy_status(pipe_rx3_phy_status),
        .pipe_rx3_valid(pipe_rx3_valid),
        .pipe_rx4_eq_lffs_sel(pipe_rx4_eq_lffs_sel),
        .pipe_rx4_phy_status(pipe_rx4_phy_status),
        .pipe_rx4_valid(pipe_rx4_valid),
        .pipe_rx5_eq_lffs_sel(pipe_rx5_eq_lffs_sel),
        .pipe_rx5_phy_status(pipe_rx5_phy_status),
        .pipe_rx5_valid(pipe_rx5_valid),
        .pipe_rx6_eq_lffs_sel(pipe_rx6_eq_lffs_sel),
        .pipe_rx6_phy_status(pipe_rx6_phy_status),
        .pipe_rx6_valid(pipe_rx6_valid),
        .pipe_rx7_eq_lffs_sel(pipe_rx7_eq_lffs_sel),
        .pipe_rx7_phy_status(pipe_rx7_phy_status),
        .pipe_rx7_valid(pipe_rx7_valid),
        .pipe_rxoutclk_out(pipe_rxoutclk_out),
        .pipe_rxprbscntreset(pipe_rxprbscntreset),
        .pipe_rxprbserr(pipe_rxprbserr),
        .pipe_rxprbssel(pipe_rxprbssel),
        .pipe_rxusrclk_in(pipe_rxusrclk_in),
        .pipe_tx_rcvr_det(pipe_tx_rcvr_det),
        .pipe_tx_swing(pipe_tx_swing),
        .pipe_txoutclk_out(pipe_txoutclk_out),
        .pipe_txprbsforceerr(pipe_txprbsforceerr),
        .pipe_txprbssel(pipe_txprbssel),
        .pipe_userclk2_in(pipe_userclk2_in),
        .sys_clk(sys_clk),
        .sys_reset(sys_reset));
vc709_pcie_x8_gen3vc709_pcie_x8_gen3_pcie_top pcie_top_i
       (.EQ_RXEQ_DONE(pipe_rx0_eqdone),
        .EQ_TXEQ_DONE(pipe_tx0_eqdone),
        .I1(pipe_rx1_eqdone),
        .I10(pipe_rx5_eq_adapt_done),
        .I11(pipe_rx6_eqdone),
        .I12(pipe_rx6_eq_adapt_done),
        .I13(pipe_rx7_eqdone),
        .I14(pipe_rx7_eq_adapt_done),
        .I15(pipe_tx1_eqdone),
        .I16(pipe_tx2_eqdone),
        .I17(pipe_tx3_eqdone),
        .I18(pipe_tx4_eqdone),
        .I19(pipe_tx5_eqdone),
        .I2(pipe_rx1_eq_adapt_done),
        .I20(pipe_tx6_eqdone),
        .I21(pipe_tx7_eqdone),
        .I22({pipe_tx0_eqcoeff[16:6],pipe_tx0_eqcoeff[4:0]}),
        .I23({pipe_tx1_eqcoeff[16:6],pipe_tx1_eqcoeff[4:0]}),
        .I24({pipe_tx2_eqcoeff[16:6],pipe_tx2_eqcoeff[4:0]}),
        .I25({pipe_tx3_eqcoeff[16:6],pipe_tx3_eqcoeff[4:0]}),
        .I26({pipe_tx4_eqcoeff[16:6],pipe_tx4_eqcoeff[4:0]}),
        .I27({pipe_tx5_eqcoeff[16:6],pipe_tx5_eqcoeff[4:0]}),
        .I28({pipe_tx6_eqcoeff[16:6],pipe_tx6_eqcoeff[4:0]}),
        .I29({pipe_tx7_eqcoeff[16:6],pipe_tx7_eqcoeff[4:0]}),
        .I3(pipe_rx2_eqdone),
        .I4(pipe_rx2_eq_adapt_done),
        .I5(pipe_rx3_eqdone),
        .I6(pipe_rx3_eq_adapt_done),
        .I7(pipe_rx4_eqdone),
        .I8(pipe_rx4_eq_adapt_done),
        .I9(pipe_rx5_eqdone),
        .O1(n_36_pcie_top_i),
        .O2(n_38_pcie_top_i),
        .PIPERX0EQCONTROL(pipe_rx0_eqcontrol),
        .PIPERX0EQLPLFFS(pipe_rx0_eq_lffs),
        .PIPERX0EQLPLFFSSEL(pipe_rx0_eq_lffs_sel),
        .PIPERX0EQLPNEWTXCOEFFORPRESET({\n_189_gt_top.gt_top_i ,\n_190_gt_top.gt_top_i ,\n_191_gt_top.gt_top_i ,\n_192_gt_top.gt_top_i ,\n_193_gt_top.gt_top_i ,\n_194_gt_top.gt_top_i ,\n_195_gt_top.gt_top_i ,\n_196_gt_top.gt_top_i ,\n_197_gt_top.gt_top_i ,\n_198_gt_top.gt_top_i ,\n_199_gt_top.gt_top_i ,\n_200_gt_top.gt_top_i ,\n_201_gt_top.gt_top_i ,\n_202_gt_top.gt_top_i ,\n_203_gt_top.gt_top_i ,pipe_rx0_eq_new_txcoeff,\n_205_gt_top.gt_top_i ,\n_206_gt_top.gt_top_i }),
        .PIPERX0EQLPTXPRESET(pipe_rx0_eq_txpreset),
        .PIPERX0EQPRESET(pipe_rx0_eqpreset),
        .PIPERX0PHYSTATUS(pipe_rx0_phy_status),
        .PIPERX0VALID(pipe_rx0_valid),
        .PIPERX1EQCONTROL(pipe_rx1_eqcontrol),
        .PIPERX1EQLPLFFS(pipe_rx1_eq_lffs),
        .PIPERX1EQLPLFFSSEL(pipe_rx1_eq_lffs_sel),
        .PIPERX1EQLPNEWTXCOEFFORPRESET({\n_255_gt_top.gt_top_i ,\n_256_gt_top.gt_top_i ,\n_257_gt_top.gt_top_i ,\n_258_gt_top.gt_top_i ,\n_259_gt_top.gt_top_i ,\n_260_gt_top.gt_top_i ,\n_261_gt_top.gt_top_i ,\n_262_gt_top.gt_top_i ,\n_263_gt_top.gt_top_i ,\n_264_gt_top.gt_top_i ,\n_265_gt_top.gt_top_i ,\n_266_gt_top.gt_top_i ,\n_267_gt_top.gt_top_i ,\n_268_gt_top.gt_top_i ,\n_269_gt_top.gt_top_i ,pipe_rx1_eq_new_txcoeff,\n_271_gt_top.gt_top_i ,\n_272_gt_top.gt_top_i }),
        .PIPERX1EQLPTXPRESET(pipe_rx1_eq_txpreset),
        .PIPERX1EQPRESET(pipe_rx1_eqpreset),
        .PIPERX1PHYSTATUS(pipe_rx1_phy_status),
        .PIPERX1VALID(pipe_rx1_valid),
        .PIPERX2EQCONTROL(pipe_rx2_eqcontrol),
        .PIPERX2EQLPLFFS(pipe_rx2_eq_lffs),
        .PIPERX2EQLPLFFSSEL(pipe_rx2_eq_lffs_sel),
        .PIPERX2EQLPNEWTXCOEFFORPRESET({\n_273_gt_top.gt_top_i ,\n_274_gt_top.gt_top_i ,\n_275_gt_top.gt_top_i ,\n_276_gt_top.gt_top_i ,\n_277_gt_top.gt_top_i ,\n_278_gt_top.gt_top_i ,\n_279_gt_top.gt_top_i ,\n_280_gt_top.gt_top_i ,\n_281_gt_top.gt_top_i ,\n_282_gt_top.gt_top_i ,\n_283_gt_top.gt_top_i ,\n_284_gt_top.gt_top_i ,\n_285_gt_top.gt_top_i ,\n_286_gt_top.gt_top_i ,\n_287_gt_top.gt_top_i ,pipe_rx2_eq_new_txcoeff,\n_289_gt_top.gt_top_i ,\n_290_gt_top.gt_top_i }),
        .PIPERX2EQLPTXPRESET(pipe_rx2_eq_txpreset),
        .PIPERX2EQPRESET(pipe_rx2_eqpreset),
        .PIPERX2PHYSTATUS(pipe_rx2_phy_status),
        .PIPERX2VALID(pipe_rx2_valid),
        .PIPERX3EQCONTROL(pipe_rx3_eqcontrol),
        .PIPERX3EQLPLFFS(pipe_rx3_eq_lffs),
        .PIPERX3EQLPLFFSSEL(pipe_rx3_eq_lffs_sel),
        .PIPERX3EQLPNEWTXCOEFFORPRESET({\n_291_gt_top.gt_top_i ,\n_292_gt_top.gt_top_i ,\n_293_gt_top.gt_top_i ,\n_294_gt_top.gt_top_i ,\n_295_gt_top.gt_top_i ,\n_296_gt_top.gt_top_i ,\n_297_gt_top.gt_top_i ,\n_298_gt_top.gt_top_i ,\n_299_gt_top.gt_top_i ,\n_300_gt_top.gt_top_i ,\n_301_gt_top.gt_top_i ,\n_302_gt_top.gt_top_i ,\n_303_gt_top.gt_top_i ,\n_304_gt_top.gt_top_i ,\n_305_gt_top.gt_top_i ,pipe_rx3_eq_new_txcoeff,\n_307_gt_top.gt_top_i ,\n_308_gt_top.gt_top_i }),
        .PIPERX3EQLPTXPRESET(pipe_rx3_eq_txpreset),
        .PIPERX3EQPRESET(pipe_rx3_eqpreset),
        .PIPERX3PHYSTATUS(pipe_rx3_phy_status),
        .PIPERX3VALID(pipe_rx3_valid),
        .PIPERX4EQCONTROL(pipe_rx4_eqcontrol),
        .PIPERX4EQLPLFFS(pipe_rx4_eq_lffs),
        .PIPERX4EQLPLFFSSEL(pipe_rx4_eq_lffs_sel),
        .PIPERX4EQLPNEWTXCOEFFORPRESET({\n_309_gt_top.gt_top_i ,\n_310_gt_top.gt_top_i ,\n_311_gt_top.gt_top_i ,\n_312_gt_top.gt_top_i ,\n_313_gt_top.gt_top_i ,\n_314_gt_top.gt_top_i ,\n_315_gt_top.gt_top_i ,\n_316_gt_top.gt_top_i ,\n_317_gt_top.gt_top_i ,\n_318_gt_top.gt_top_i ,\n_319_gt_top.gt_top_i ,\n_320_gt_top.gt_top_i ,\n_321_gt_top.gt_top_i ,\n_322_gt_top.gt_top_i ,\n_323_gt_top.gt_top_i ,pipe_rx4_eq_new_txcoeff,\n_325_gt_top.gt_top_i ,\n_326_gt_top.gt_top_i }),
        .PIPERX4EQLPTXPRESET(pipe_rx4_eq_txpreset),
        .PIPERX4EQPRESET(pipe_rx4_eqpreset),
        .PIPERX4PHYSTATUS(pipe_rx4_phy_status),
        .PIPERX4VALID(pipe_rx4_valid),
        .PIPERX5EQCONTROL(pipe_rx5_eqcontrol),
        .PIPERX5EQLPLFFS(pipe_rx5_eq_lffs),
        .PIPERX5EQLPLFFSSEL(pipe_rx5_eq_lffs_sel),
        .PIPERX5EQLPNEWTXCOEFFORPRESET({\n_327_gt_top.gt_top_i ,\n_328_gt_top.gt_top_i ,\n_329_gt_top.gt_top_i ,\n_330_gt_top.gt_top_i ,\n_331_gt_top.gt_top_i ,\n_332_gt_top.gt_top_i ,\n_333_gt_top.gt_top_i ,\n_334_gt_top.gt_top_i ,\n_335_gt_top.gt_top_i ,\n_336_gt_top.gt_top_i ,\n_337_gt_top.gt_top_i ,\n_338_gt_top.gt_top_i ,\n_339_gt_top.gt_top_i ,\n_340_gt_top.gt_top_i ,\n_341_gt_top.gt_top_i ,pipe_rx5_eq_new_txcoeff,\n_343_gt_top.gt_top_i ,\n_344_gt_top.gt_top_i }),
        .PIPERX5EQLPTXPRESET(pipe_rx5_eq_txpreset),
        .PIPERX5EQPRESET(pipe_rx5_eqpreset),
        .PIPERX5PHYSTATUS(pipe_rx5_phy_status),
        .PIPERX5VALID(pipe_rx5_valid),
        .PIPERX6EQCONTROL(pipe_rx6_eqcontrol),
        .PIPERX6EQLPLFFS(pipe_rx6_eq_lffs),
        .PIPERX6EQLPLFFSSEL(pipe_rx6_eq_lffs_sel),
        .PIPERX6EQLPNEWTXCOEFFORPRESET({\n_345_gt_top.gt_top_i ,\n_346_gt_top.gt_top_i ,\n_347_gt_top.gt_top_i ,\n_348_gt_top.gt_top_i ,\n_349_gt_top.gt_top_i ,\n_350_gt_top.gt_top_i ,\n_351_gt_top.gt_top_i ,\n_352_gt_top.gt_top_i ,\n_353_gt_top.gt_top_i ,\n_354_gt_top.gt_top_i ,\n_355_gt_top.gt_top_i ,\n_356_gt_top.gt_top_i ,\n_357_gt_top.gt_top_i ,\n_358_gt_top.gt_top_i ,\n_359_gt_top.gt_top_i ,pipe_rx6_eq_new_txcoeff,\n_361_gt_top.gt_top_i ,\n_362_gt_top.gt_top_i }),
        .PIPERX6EQLPTXPRESET(pipe_rx6_eq_txpreset),
        .PIPERX6EQPRESET(pipe_rx6_eqpreset),
        .PIPERX6PHYSTATUS(pipe_rx6_phy_status),
        .PIPERX6VALID(pipe_rx6_valid),
        .PIPERX7EQCONTROL(pipe_rx7_eqcontrol),
        .PIPERX7EQLPLFFS(pipe_rx7_eq_lffs),
        .PIPERX7EQLPLFFSSEL(pipe_rx7_eq_lffs_sel),
        .PIPERX7EQLPNEWTXCOEFFORPRESET({\n_363_gt_top.gt_top_i ,\n_364_gt_top.gt_top_i ,\n_365_gt_top.gt_top_i ,\n_366_gt_top.gt_top_i ,\n_367_gt_top.gt_top_i ,\n_368_gt_top.gt_top_i ,\n_369_gt_top.gt_top_i ,\n_370_gt_top.gt_top_i ,\n_371_gt_top.gt_top_i ,\n_372_gt_top.gt_top_i ,\n_373_gt_top.gt_top_i ,\n_374_gt_top.gt_top_i ,\n_375_gt_top.gt_top_i ,\n_376_gt_top.gt_top_i ,\n_377_gt_top.gt_top_i ,pipe_rx7_eq_new_txcoeff,\n_379_gt_top.gt_top_i ,\n_380_gt_top.gt_top_i }),
        .PIPERX7EQLPTXPRESET(pipe_rx7_eq_txpreset),
        .PIPERX7EQPRESET(pipe_rx7_eqpreset),
        .PIPERX7PHYSTATUS(pipe_rx7_phy_status),
        .PIPERX7VALID(pipe_rx7_valid),
        .PIPETX0EQCONTROL(pipe_tx0_eqcontrol),
        .PIPETX0EQDEEMPH(pipe_tx0_eqdeemph),
        .PIPETX0EQPRESET(pipe_tx0_eqpreset),
        .PIPETX1EQCONTROL(pipe_tx1_eqcontrol),
        .PIPETX1EQDEEMPH(pipe_tx1_eqdeemph),
        .PIPETX1EQPRESET(pipe_tx1_eqpreset),
        .PIPETX2EQCONTROL(pipe_tx2_eqcontrol),
        .PIPETX2EQDEEMPH(pipe_tx2_eqdeemph),
        .PIPETX2EQPRESET(pipe_tx2_eqpreset),
        .PIPETX3EQCONTROL(pipe_tx3_eqcontrol),
        .PIPETX3EQDEEMPH(pipe_tx3_eqdeemph),
        .PIPETX3EQPRESET(pipe_tx3_eqpreset),
        .PIPETX4EQCONTROL(pipe_tx4_eqcontrol),
        .PIPETX4EQDEEMPH(pipe_tx4_eqdeemph),
        .PIPETX4EQPRESET(pipe_tx4_eqpreset),
        .PIPETX5EQCONTROL(pipe_tx5_eqcontrol),
        .PIPETX5EQDEEMPH(pipe_tx5_eqdeemph),
        .PIPETX5EQPRESET(pipe_tx5_eqpreset),
        .PIPETX6EQCONTROL(pipe_tx6_eqcontrol),
        .PIPETX6EQDEEMPH(pipe_tx6_eqdeemph),
        .PIPETX6EQPRESET(pipe_tx6_eqpreset),
        .PIPETX7EQCONTROL(pipe_tx7_eqcontrol),
        .PIPETX7EQDEEMPH(pipe_tx7_eqdeemph),
        .PIPETX7EQPRESET(pipe_tx7_eqpreset),
        .PIPETXDEEMPH(pipe_tx_deemph),
        .PIPETXMARGIN(pipe_tx_margin),
        .PIPETXRATE(pipe_tx_rate),
        .PIPETXRCVRDET(pipe_tx_rcvr_det),
        .PIPETXSWING(pipe_tx_swing),
        .PIPE_POWERDOWN({pipe_tx7_powerdown,pipe_tx6_powerdown,pipe_tx5_powerdown,pipe_tx4_powerdown,pipe_tx3_powerdown,pipe_tx2_powerdown,pipe_tx1_powerdown,pipe_tx0_powerdown}),
        .PIPE_RXDATA({pipe_rx7_data,pipe_rx6_data,pipe_rx5_data,pipe_rx4_data,pipe_rx3_data,pipe_rx2_data,pipe_rx1_data,pipe_rx0_data}),
        .PIPE_RXDATAK({pipe_rx7_char_is_k,pipe_rx6_char_is_k,pipe_rx5_char_is_k,pipe_rx4_char_is_k,pipe_rx3_char_is_k,pipe_rx2_char_is_k,pipe_rx1_char_is_k,pipe_rx0_char_is_k}),
        .PIPE_RXELECIDLE({pipe_rx7_elec_idle,pipe_rx6_elec_idle,pipe_rx5_elec_idle,pipe_rx4_elec_idle,pipe_rx3_elec_idle,pipe_rx2_elec_idle,pipe_rx1_elec_idle,pipe_rx0_elec_idle}),
        .PIPE_RXPOLARITY({pipe_rx7_polarity,pipe_rx6_polarity,pipe_rx5_polarity,pipe_rx4_polarity,pipe_rx3_polarity,pipe_rx2_polarity,pipe_rx1_polarity,pipe_rx0_polarity}),
        .PIPE_RXSTATUS({pipe_rx7_status,pipe_rx6_status,pipe_rx5_status,pipe_rx4_status,pipe_rx3_status,pipe_rx2_status,pipe_rx1_status,pipe_rx0_status}),
        .PIPE_TXCOMPLIANCE({pipe_tx7_compliance,pipe_tx6_compliance,pipe_tx5_compliance,pipe_tx4_compliance,pipe_tx3_compliance,pipe_tx2_compliance,pipe_tx1_compliance,pipe_tx0_compliance}),
        .PIPE_TXDATA({pipe_tx7_data,pipe_tx6_data,pipe_tx5_data,pipe_tx4_data,pipe_tx3_data,pipe_tx2_data,pipe_tx1_data,pipe_tx0_data}),
        .PIPE_TXDATAK({pipe_tx7_char_is_k,pipe_tx6_char_is_k,pipe_tx5_char_is_k,pipe_tx4_char_is_k,pipe_tx3_char_is_k,pipe_tx2_char_is_k,pipe_tx1_char_is_k,pipe_tx0_char_is_k}),
        .PIPE_TXELECIDLE({pipe_tx7_elec_idle,pipe_tx6_elec_idle,pipe_tx5_elec_idle,pipe_tx4_elec_idle,pipe_tx3_elec_idle,pipe_tx2_elec_idle,pipe_tx1_elec_idle,pipe_tx0_elec_idle}),
        .PLGEN3PCSRXSLIDE(pipe_rx_slide),
        .PLGEN3PCSRXSYNCDONE(pipe_rx_syncdone),
        .Q(\n_389_gt_top.gt_top_i ),
        .USER_RXEQ_ADAPT_DONE(pipe_rx0_eq_adapt_done),
        .cfg_config_space_enable(cfg_config_space_enable),
        .cfg_current_speed(cfg_current_speed),
        .cfg_dpa_substate_change(cfg_dpa_substate_change),
        .cfg_ds_bus_number(cfg_ds_bus_number),
        .cfg_ds_device_number(cfg_ds_device_number),
        .cfg_ds_function_number(cfg_ds_function_number),
        .cfg_ds_port_number(cfg_ds_port_number),
        .cfg_dsn(cfg_dsn),
        .cfg_err_cor_in(cfg_err_cor_in),
        .cfg_err_cor_out(cfg_err_cor_out),
        .cfg_err_fatal_out(cfg_err_fatal_out),
        .cfg_err_nonfatal_out(cfg_err_nonfatal_out),
        .cfg_err_uncor_in(cfg_err_uncor_in),
        .cfg_ext_function_number(cfg_ext_function_number),
        .cfg_ext_read_data(cfg_ext_read_data),
        .cfg_ext_read_data_valid(cfg_ext_read_data_valid),
        .cfg_ext_read_received(cfg_ext_read_received),
        .cfg_ext_register_number(cfg_ext_register_number),
        .cfg_ext_write_byte_enable(cfg_ext_write_byte_enable),
        .cfg_ext_write_data(cfg_ext_write_data),
        .cfg_ext_write_received(cfg_ext_write_received),
        .cfg_fc_cpld(cfg_fc_cpld),
        .cfg_fc_cplh(cfg_fc_cplh),
        .cfg_fc_npd(cfg_fc_npd),
        .cfg_fc_nph(cfg_fc_nph),
        .cfg_fc_pd(cfg_fc_pd),
        .cfg_fc_ph(cfg_fc_ph),
        .cfg_fc_sel(cfg_fc_sel),
        .cfg_flr_done(cfg_flr_done),
        .cfg_flr_in_process(cfg_flr_in_process),
        .cfg_function_power_state(cfg_function_power_state),
        .cfg_function_status(cfg_function_status),
        .cfg_hot_reset_in(cfg_hot_reset_in),
        .cfg_hot_reset_out(cfg_hot_reset_out),
        .cfg_interrupt_int(cfg_interrupt_int),
        .cfg_interrupt_msi_attr(cfg_interrupt_msi_attr),
        .cfg_interrupt_msi_data(cfg_interrupt_msi_data),
        .cfg_interrupt_msi_enable(cfg_interrupt_msi_enable),
        .cfg_interrupt_msi_fail(cfg_interrupt_msi_fail),
        .cfg_interrupt_msi_function_number(cfg_interrupt_msi_function_number),
        .cfg_interrupt_msi_int(cfg_interrupt_msi_int),
        .cfg_interrupt_msi_mask_update(cfg_interrupt_msi_mask_update),
        .cfg_interrupt_msi_mmenable(cfg_interrupt_msi_mmenable),
        .cfg_interrupt_msi_pending_status(cfg_interrupt_msi_pending_status),
        .cfg_interrupt_msi_select(cfg_interrupt_msi_select),
        .cfg_interrupt_msi_sent(cfg_interrupt_msi_sent),
        .cfg_interrupt_msi_tph_present(cfg_interrupt_msi_tph_present),
        .cfg_interrupt_msi_tph_st_tag(cfg_interrupt_msi_tph_st_tag),
        .cfg_interrupt_msi_tph_type(cfg_interrupt_msi_tph_type),
        .cfg_interrupt_msi_vf_enable(cfg_interrupt_msi_vf_enable),
        .cfg_interrupt_msix_address(cfg_interrupt_msix_address),
        .cfg_interrupt_msix_data(cfg_interrupt_msix_data),
        .cfg_interrupt_msix_enable(cfg_interrupt_msix_enable),
        .cfg_interrupt_msix_fail(cfg_interrupt_msix_fail),
        .cfg_interrupt_msix_int(cfg_interrupt_msix_int),
        .cfg_interrupt_msix_mask(cfg_interrupt_msix_mask),
        .cfg_interrupt_msix_sent(cfg_interrupt_msix_sent),
        .cfg_interrupt_msix_vf_enable(cfg_interrupt_msix_vf_enable),
        .cfg_interrupt_msix_vf_mask(cfg_interrupt_msix_vf_mask),
        .cfg_interrupt_pending(cfg_interrupt_pending),
        .cfg_interrupt_sent(cfg_interrupt_sent),
        .cfg_link_power_state(cfg_link_power_state),
        .cfg_link_training_enable(cfg_link_training_enable),
        .cfg_ltr_enable(cfg_ltr_enable),
        .cfg_ltssm_state(cfg_ltssm_state),
        .cfg_max_payload(cfg_max_payload),
        .cfg_max_read_req(cfg_max_read_req),
        .cfg_mgmt_addr(cfg_mgmt_addr),
        .cfg_mgmt_byte_enable(cfg_mgmt_byte_enable),
        .cfg_mgmt_read(cfg_mgmt_read),
        .cfg_mgmt_read_data(cfg_mgmt_read_data),
        .cfg_mgmt_read_write_done(cfg_mgmt_read_write_done),
        .cfg_mgmt_type1_cfg_reg_access(cfg_mgmt_type1_cfg_reg_access),
        .cfg_mgmt_write(cfg_mgmt_write),
        .cfg_mgmt_write_data(cfg_mgmt_write_data),
        .cfg_msg_received(cfg_msg_received),
        .cfg_msg_received_data(cfg_msg_received_data),
        .cfg_msg_received_type(cfg_msg_received_type),
        .cfg_msg_transmit(cfg_msg_transmit),
        .cfg_msg_transmit_data(cfg_msg_transmit_data),
        .cfg_msg_transmit_done(cfg_msg_transmit_done),
        .cfg_msg_transmit_type(cfg_msg_transmit_type),
        .cfg_negotiated_width(cfg_negotiated_width),
        .cfg_obff_enable(cfg_obff_enable),
        .cfg_per_func_status_control(cfg_per_func_status_control),
        .cfg_per_func_status_data(cfg_per_func_status_data),
        .cfg_per_function_number(cfg_per_function_number),
        .cfg_per_function_output_request(cfg_per_function_output_request),
        .cfg_per_function_update_done(cfg_per_function_update_done),
        .cfg_phy_link_down(cfg_phy_link_down),
        .cfg_phy_link_status(cfg_phy_link_status),
        .cfg_pl_status_change(cfg_pl_status_change),
        .cfg_power_state_change_ack(cfg_power_state_change_ack),
        .cfg_power_state_change_interrupt(cfg_power_state_change_interrupt),
        .cfg_rcb_status(cfg_rcb_status),
        .cfg_req_pm_transition_l23_ready(cfg_req_pm_transition_l23_ready),
        .cfg_tph_requester_enable(cfg_tph_requester_enable),
        .cfg_tph_st_mode(cfg_tph_st_mode),
        .cfg_vf_flr_done(cfg_vf_flr_done),
        .cfg_vf_flr_in_process(cfg_vf_flr_in_process),
        .cfg_vf_power_state(cfg_vf_power_state),
        .cfg_vf_status(cfg_vf_status),
        .cfg_vf_tph_requester_enable(cfg_vf_tph_requester_enable),
        .cfg_vf_tph_st_mode(cfg_vf_tph_st_mode),
        .m_axis_cq_tdata(m_axis_cq_tdata),
        .m_axis_cq_tkeep(m_axis_cq_tkeep),
        .m_axis_cq_tlast(m_axis_cq_tlast),
        .m_axis_cq_tready(m_axis_cq_tready),
        .m_axis_cq_tuser(m_axis_cq_tuser),
        .m_axis_cq_tvalid(m_axis_cq_tvalid),
        .m_axis_rc_tdata(m_axis_rc_tdata),
        .m_axis_rc_tkeep(m_axis_rc_tkeep),
        .m_axis_rc_tlast(m_axis_rc_tlast),
        .m_axis_rc_tready(m_axis_rc_tready),
        .m_axis_rc_tuser(m_axis_rc_tuser),
        .m_axis_rc_tvalid(m_axis_rc_tvalid),
        .pcie_cq_np_req(pcie_cq_np_req),
        .pcie_cq_np_req_count(pcie_cq_np_req_count),
        .pcie_drp_addr(pcie_drp_addr),
        .pcie_drp_clk(pcie_drp_clk),
        .pcie_drp_di(pcie_drp_di),
        .pcie_drp_do(pcie_drp_do),
        .pcie_drp_en(pcie_drp_en),
        .pcie_drp_rdy(pcie_drp_rdy),
        .pcie_drp_we(pcie_drp_we),
        .pcie_rq_seq_num(pcie_rq_seq_num),
        .pcie_rq_seq_num_vld(pcie_rq_seq_num_vld),
        .pcie_rq_tag(pcie_rq_tag),
        .pcie_rq_tag_vld(pcie_rq_tag_vld),
        .pcie_tfc_npd_av(pcie_tfc_npd_av),
        .pcie_tfc_nph_av(pcie_tfc_nph_av),
        .pipe_mmcm_lock_in(pipe_mmcm_lock_in),
        .pipe_pclk_in(pipe_pclk_in),
        .pipe_rxusrclk_in(pipe_rxusrclk_in),
        .pipe_userclk1_in(pipe_userclk1_in),
        .pipe_userclk2_in(pipe_userclk2_in),
        .s_axis_cc_tdata(s_axis_cc_tdata),
        .s_axis_cc_tkeep(s_axis_cc_tkeep),
        .s_axis_cc_tlast(s_axis_cc_tlast),
        .s_axis_cc_tready(s_axis_cc_tready),
        .s_axis_cc_tuser(s_axis_cc_tuser),
        .s_axis_cc_tvalid(s_axis_cc_tvalid),
        .s_axis_rq_tdata(s_axis_rq_tdata),
        .s_axis_rq_tkeep(s_axis_rq_tkeep),
        .s_axis_rq_tlast(s_axis_rq_tlast),
        .s_axis_rq_tready(s_axis_rq_tready),
        .s_axis_rq_tuser(s_axis_rq_tuser),
        .s_axis_rq_tvalid(s_axis_rq_tvalid),
        .sys_reset(sys_reset),
        .user_lnk_up(user_lnk_up),
        .user_reset_int(user_reset_int),
        .user_tph_function_num(user_tph_function_num),
        .user_tph_stt_address(user_tph_stt_address),
        .user_tph_stt_read_data(user_tph_stt_read_data),
        .user_tph_stt_read_data_valid(user_tph_stt_read_data_valid),
        .user_tph_stt_read_enable(user_tph_stt_read_enable));
FDPE user_reset_int_reg
       (.C(pipe_userclk2_in),
        .CE(\<const1> ),
        .D(n_36_pcie_top_i),
        .PRE(n_38_pcie_top_i),
        .Q(user_reset_int));
FDPE user_reset_reg
       (.C(pipe_userclk2_in),
        .CE(\<const1> ),
        .D(user_reset_int),
        .PRE(n_38_pcie_top_i),
        .Q(user_reset));
endmodule

module vc709_pcie_x8_gen3vc709_pcie_x8_gen3_gt_common
   (RATE_QPLLLOCK,
    O1,
    O2,
    DRP_DONE,
    pipe_dclk_in,
    sys_clk,
    qpllpd,
    QPLL_QPLLRESET0,
    RST_DCLK_RESET,
    DRP_GEN3,
    DRP_START);
  output RATE_QPLLLOCK;
  output O1;
  output O2;
  output DRP_DONE;
  input pipe_dclk_in;
  input sys_clk;
  input qpllpd;
  input QPLL_QPLLRESET0;
  input RST_DCLK_RESET;
  input DRP_GEN3;
  input DRP_START;

  wire DRP_DONE;
  wire DRP_GEN3;
  wire DRP_START;
  wire O1;
  wire O2;
  wire QPLL_QPLLRESET0;
  wire RATE_QPLLLOCK;
  wire RST_DCLK_RESET;
  wire pipe_dclk_in;
  wire [7:0]qpll_drp_addr;
  wire [15:0]qpll_drp_di;
  wire [15:0]qpll_drp_do;
  wire qpll_drp_en;
  wire qpll_drp_rdy;
  wire qpll_drp_we;
  wire qpllpd;
  wire sys_clk;

vc709_pcie_x8_gen3vc709_pcie_x8_gen3_qpll_drp_49 qpll_drp_i
       (.D(qpll_drp_do),
        .DRP_DONE(DRP_DONE),
        .DRP_GEN3(DRP_GEN3),
        .DRP_RDY(qpll_drp_rdy),
        .DRP_START(DRP_START),
        .O1(qpll_drp_di),
        .Q({qpll_drp_addr[7],qpll_drp_addr[5:0]}),
        .RATE_QPLLLOCK(RATE_QPLLLOCK),
        .RST_DCLK_RESET(RST_DCLK_RESET),
        .pipe_dclk_in(pipe_dclk_in),
        .qpll_drp_en(qpll_drp_en),
        .qpll_drp_we(qpll_drp_we));
vc709_pcie_x8_gen3vc709_pcie_x8_gen3_qpll_wrapper_48 qpll_wrapper_i
       (.DRP_ADDR({qpll_drp_addr[7],qpll_drp_addr[5:0]}),
        .DRP_DI(qpll_drp_di),
        .DRP_DO(qpll_drp_do),
        .DRP_RDY(qpll_drp_rdy),
        .O1(O1),
        .O2(O2),
        .QPLL_QPLLRESET0(QPLL_QPLLRESET0),
        .RATE_QPLLLOCK(RATE_QPLLLOCK),
        .pipe_dclk_in(pipe_dclk_in),
        .qpll_drp_en(qpll_drp_en),
        .qpll_drp_we(qpll_drp_we),
        .qpllpd(qpllpd),
        .sys_clk(sys_clk));
endmodule

(* ORIG_REF_NAME = "vc709_pcie_x8_gen3_gt_common" *) 
module vc709_pcie_x8_gen3vc709_pcie_x8_gen3_gt_common_18
   (DRP_QPLLLOCK,
    O1,
    O2,
    DRP_DONE,
    pipe_dclk_in,
    sys_clk,
    qpllpd,
    QPLL_QPLLRESET0,
    rst_dclk_reset,
    DRP_GEN3,
    DRP_START);
  output DRP_QPLLLOCK;
  output O1;
  output O2;
  output DRP_DONE;
  input pipe_dclk_in;
  input sys_clk;
  input qpllpd;
  input QPLL_QPLLRESET0;
  input rst_dclk_reset;
  input DRP_GEN3;
  input DRP_START;

  wire DRP_DONE;
  wire DRP_GEN3;
  wire DRP_QPLLLOCK;
  wire DRP_START;
  wire O1;
  wire O2;
  wire QPLL_QPLLRESET0;
  wire pipe_dclk_in;
  wire [7:0]qpll_drp_addr;
  wire [15:0]qpll_drp_di;
  wire [15:0]qpll_drp_do;
  wire qpll_drp_en;
  wire qpll_drp_rdy;
  wire qpll_drp_we;
  wire qpllpd;
  wire rst_dclk_reset;
  wire sys_clk;

vc709_pcie_x8_gen3vc709_pcie_x8_gen3_qpll_drp qpll_drp_i
       (.D(qpll_drp_do),
        .DRP_DONE(DRP_DONE),
        .DRP_GEN3(DRP_GEN3),
        .DRP_QPLLLOCK(DRP_QPLLLOCK),
        .DRP_RDY(qpll_drp_rdy),
        .DRP_START(DRP_START),
        .O1(qpll_drp_di),
        .Q({qpll_drp_addr[7],qpll_drp_addr[5:0]}),
        .pipe_dclk_in(pipe_dclk_in),
        .qpll_drp_en(qpll_drp_en),
        .qpll_drp_we(qpll_drp_we),
        .rst_dclk_reset(rst_dclk_reset));
vc709_pcie_x8_gen3vc709_pcie_x8_gen3_qpll_wrapper qpll_wrapper_i
       (.DRP_ADDR({qpll_drp_addr[7],qpll_drp_addr[5:0]}),
        .DRP_DI(qpll_drp_di),
        .DRP_DO(qpll_drp_do),
        .DRP_QPLLLOCK(DRP_QPLLLOCK),
        .DRP_RDY(qpll_drp_rdy),
        .O1(O1),
        .O2(O2),
        .QPLL_QPLLRESET0(QPLL_QPLLRESET0),
        .pipe_dclk_in(pipe_dclk_in),
        .qpll_drp_en(qpll_drp_en),
        .qpll_drp_we(qpll_drp_we),
        .qpllpd(qpllpd),
        .sys_clk(sys_clk));
endmodule

module vc709_pcie_x8_gen3vc709_pcie_x8_gen3_gt_top
   (Q,
    O1,
    PIPE_QRST_FSM,
    O2,
    PIPE_RATE_FSM,
    pipe_pclk_sel_out,
    PIPE_TXEQ_COEFF,
    PIPERX0EQLPNEWTXCOEFFORPRESET,
    PIPE_SYNC_FSM_TX,
    PIPERX1EQLPNEWTXCOEFFORPRESET,
    PIPERX2EQLPNEWTXCOEFFORPRESET,
    PIPERX3EQLPNEWTXCOEFFORPRESET,
    PIPERX4EQLPNEWTXCOEFFORPRESET,
    PIPERX5EQLPNEWTXCOEFFORPRESET,
    PIPERX6EQLPNEWTXCOEFFORPRESET,
    PIPERX7EQLPNEWTXCOEFFORPRESET,
    PIPE_JTAG_RDY,
    O3,
    RATE_RST_IDLE,
    O4,
    O5,
    O6,
    int_qplllock_out,
    PIPE_RXSTATUS,
    PIPE_GEN3_RDY,
    USER_RXEQ_ADAPT_DONE,
    pipe_rx0_valid,
    pipe_rx0_phy_status,
    PIPE_RXELECIDLE,
    ext_ch_gt_drprdy,
    PIPE_DRP_FSM,
    ext_ch_gt_drpdo,
    PIPE_TXEQ_DONE,
    PIPE_RXEQ_DONE,
    pipe_rx0_eq_lffs_sel,
    int_qplloutclk_out,
    int_qplloutrefclk_out,
    pci_exp_txn,
    pci_exp_txp,
    pipe_rxoutclk_out,
    pipe_rxprbserr,
    pipe_txoutclk_out,
    PIPE_RXDATA,
    PIPE_RXDATAK,
    O7,
    pipe_rx1_valid,
    pipe_rx1_phy_status,
    pipe_rx1_eq_lffs_sel,
    O8,
    pipe_rx2_valid,
    pipe_rx2_phy_status,
    pipe_rx2_eq_lffs_sel,
    O9,
    pipe_rx3_valid,
    pipe_rx3_phy_status,
    pipe_rx3_eq_lffs_sel,
    O10,
    pipe_rx4_valid,
    pipe_rx4_phy_status,
    pipe_rx4_eq_lffs_sel,
    O11,
    pipe_rx5_valid,
    pipe_rx5_phy_status,
    pipe_rx5_eq_lffs_sel,
    O12,
    pipe_rx6_valid,
    pipe_rx6_phy_status,
    pipe_rx6_eq_lffs_sel,
    O13,
    pipe_rx7_valid,
    pipe_rx7_phy_status,
    pipe_rx7_eq_lffs_sel,
    pipe_rate_idle,
    ext_ch_gt_drpaddr,
    pipe_userclk2_in,
    pipe_pclk_in,
    pipe_mmcm_lock_in,
    pipe_rxusrclk_in,
    pipe_dclk_in,
    DRP_RATE,
    pipe_oobclk_in,
    PIPE_TXCOMPLIANCE,
    PIPE_TXELECIDLE,
    PIPE_TXEQ_CONTROL,
    PIPE_TXEQ_DEEMPH,
    PIPE_TXEQ_PRESET,
    PIPE_RXEQ_CONTROL,
    PIPE_RXEQ_PRESET,
    PIPE_RXEQ_TXPRESET,
    PIPE_RXEQ_LFFS,
    sys_clk,
    pci_exp_rxn,
    pci_exp_rxp,
    PIPE_RXPOLARITY,
    pipe_rxprbscntreset,
    PIPE_RXSLIDE,
    PIPE_TXDEEMPH,
    pipe_tx_rcvr_det,
    pipe_txprbsforceerr,
    pipe_tx_swing,
    PIPE_POWERDOWN,
    pipe_loopback,
    pipe_rxprbssel,
    PIPETXMARGIN,
    pipe_txprbssel,
    PIPE_TXDATA,
    PIPE_TXDATAK,
    sys_reset,
    ext_ch_gt_drpen,
    ext_ch_gt_drpwe,
    ext_ch_gt_drpdi);
  output [0:0]Q;
  output O1;
  output [9:0]PIPE_QRST_FSM;
  output O2;
  output [39:0]PIPE_RATE_FSM;
  output [7:0]pipe_pclk_sel_out;
  output [127:0]PIPE_TXEQ_COEFF;
  output [17:0]PIPERX0EQLPNEWTXCOEFFORPRESET;
  output [47:0]PIPE_SYNC_FSM_TX;
  output [17:0]PIPERX1EQLPNEWTXCOEFFORPRESET;
  output [17:0]PIPERX2EQLPNEWTXCOEFFORPRESET;
  output [17:0]PIPERX3EQLPNEWTXCOEFFORPRESET;
  output [17:0]PIPERX4EQLPNEWTXCOEFFORPRESET;
  output [17:0]PIPERX5EQLPNEWTXCOEFFORPRESET;
  output [17:0]PIPERX6EQLPNEWTXCOEFFORPRESET;
  output [17:0]PIPERX7EQLPNEWTXCOEFFORPRESET;
  output [7:0]PIPE_JTAG_RDY;
  output [0:0]O3;
  output RATE_RST_IDLE;
  output O4;
  output O5;
  output O6;
  output [1:0]int_qplllock_out;
  output [23:0]PIPE_RXSTATUS;
  output [7:0]PIPE_GEN3_RDY;
  output USER_RXEQ_ADAPT_DONE;
  output pipe_rx0_valid;
  output pipe_rx0_phy_status;
  output [7:0]PIPE_RXELECIDLE;
  output [7:0]ext_ch_gt_drprdy;
  output [47:0]PIPE_DRP_FSM;
  output [127:0]ext_ch_gt_drpdo;
  output [7:0]PIPE_TXEQ_DONE;
  output [7:0]PIPE_RXEQ_DONE;
  output pipe_rx0_eq_lffs_sel;
  output [1:0]int_qplloutclk_out;
  output [1:0]int_qplloutrefclk_out;
  output [7:0]pci_exp_txn;
  output [7:0]pci_exp_txp;
  output [7:0]pipe_rxoutclk_out;
  output [7:0]pipe_rxprbserr;
  output pipe_txoutclk_out;
  output [255:0]PIPE_RXDATA;
  output [15:0]PIPE_RXDATAK;
  output O7;
  output pipe_rx1_valid;
  output pipe_rx1_phy_status;
  output pipe_rx1_eq_lffs_sel;
  output O8;
  output pipe_rx2_valid;
  output pipe_rx2_phy_status;
  output pipe_rx2_eq_lffs_sel;
  output O9;
  output pipe_rx3_valid;
  output pipe_rx3_phy_status;
  output pipe_rx3_eq_lffs_sel;
  output O10;
  output pipe_rx4_valid;
  output pipe_rx4_phy_status;
  output pipe_rx4_eq_lffs_sel;
  output O11;
  output pipe_rx5_valid;
  output pipe_rx5_phy_status;
  output pipe_rx5_eq_lffs_sel;
  output O12;
  output pipe_rx6_valid;
  output pipe_rx6_phy_status;
  output pipe_rx6_eq_lffs_sel;
  output O13;
  output pipe_rx7_valid;
  output pipe_rx7_phy_status;
  output pipe_rx7_eq_lffs_sel;
  output pipe_rate_idle;
  input [71:0]ext_ch_gt_drpaddr;
  input pipe_userclk2_in;
  input pipe_pclk_in;
  input pipe_mmcm_lock_in;
  input pipe_rxusrclk_in;
  input pipe_dclk_in;
  input [1:0]DRP_RATE;
  input pipe_oobclk_in;
  input [7:0]PIPE_TXCOMPLIANCE;
  input [7:0]PIPE_TXELECIDLE;
  input [15:0]PIPE_TXEQ_CONTROL;
  input [47:0]PIPE_TXEQ_DEEMPH;
  input [31:0]PIPE_TXEQ_PRESET;
  input [15:0]PIPE_RXEQ_CONTROL;
  input [23:0]PIPE_RXEQ_PRESET;
  input [31:0]PIPE_RXEQ_TXPRESET;
  input [47:0]PIPE_RXEQ_LFFS;
  input sys_clk;
  input [7:0]pci_exp_rxn;
  input [7:0]pci_exp_rxp;
  input [7:0]PIPE_RXPOLARITY;
  input pipe_rxprbscntreset;
  input [7:0]PIPE_RXSLIDE;
  input [0:0]PIPE_TXDEEMPH;
  input pipe_tx_rcvr_det;
  input pipe_txprbsforceerr;
  input pipe_tx_swing;
  input [15:0]PIPE_POWERDOWN;
  input [2:0]pipe_loopback;
  input [2:0]pipe_rxprbssel;
  input [2:0]PIPETXMARGIN;
  input [2:0]pipe_txprbssel;
  input [255:0]PIPE_TXDATA;
  input [15:0]PIPE_TXDATAK;
  input sys_reset;
  input [7:0]ext_ch_gt_drpen;
  input [7:0]ext_ch_gt_drpwe;
  input [127:0]ext_ch_gt_drpdi;

  wire \<const0> ;
  wire \<const1> ;
  wire [1:0]DRP_RATE;
  wire O1;
  wire O10;
  wire O11;
  wire O12;
  wire O13;
  wire O2;
  wire [0:0]O3;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire O8;
  wire O9;
  wire [17:0]PIPERX0EQLPNEWTXCOEFFORPRESET;
  wire [17:0]PIPERX1EQLPNEWTXCOEFFORPRESET;
  wire [17:0]PIPERX2EQLPNEWTXCOEFFORPRESET;
  wire [17:0]PIPERX3EQLPNEWTXCOEFFORPRESET;
  wire [17:0]PIPERX4EQLPNEWTXCOEFFORPRESET;
  wire [17:0]PIPERX5EQLPNEWTXCOEFFORPRESET;
  wire [17:0]PIPERX6EQLPNEWTXCOEFFORPRESET;
  wire [17:0]PIPERX7EQLPNEWTXCOEFFORPRESET;
  wire [2:0]PIPETXMARGIN;
  wire [47:0]PIPE_DRP_FSM;
  wire [7:0]PIPE_GEN3_RDY;
  wire [7:0]PIPE_JTAG_RDY;
  wire [15:0]PIPE_POWERDOWN;
  wire [9:0]PIPE_QRST_FSM;
  wire [39:0]PIPE_RATE_FSM;
  wire [255:0]PIPE_RXDATA;
  wire [15:0]PIPE_RXDATAK;
  wire [7:0]PIPE_RXELECIDLE;
  wire [15:0]PIPE_RXEQ_CONTROL;
  wire [7:0]PIPE_RXEQ_DONE;
  wire [47:0]PIPE_RXEQ_LFFS;
  wire [23:0]PIPE_RXEQ_PRESET;
  wire [31:0]PIPE_RXEQ_TXPRESET;
  wire [7:0]PIPE_RXPOLARITY;
  wire [7:0]PIPE_RXSLIDE;
  wire [23:0]PIPE_RXSTATUS;
  wire [47:0]PIPE_SYNC_FSM_TX;
  wire [7:0]PIPE_TXCOMPLIANCE;
  wire [255:0]PIPE_TXDATA;
  wire [15:0]PIPE_TXDATAK;
  wire [0:0]PIPE_TXDEEMPH;
  wire [7:0]PIPE_TXELECIDLE;
  wire [127:0]PIPE_TXEQ_COEFF;
  wire [15:0]PIPE_TXEQ_CONTROL;
  wire [47:0]PIPE_TXEQ_DEEMPH;
  wire [7:0]PIPE_TXEQ_DONE;
  wire [31:0]PIPE_TXEQ_PRESET;
  wire [0:0]Q;
  wire RATE_RST_IDLE;
  wire USER_RXEQ_ADAPT_DONE;
  wire [71:0]ext_ch_gt_drpaddr;
  wire [127:0]ext_ch_gt_drpdi;
  wire [127:0]ext_ch_gt_drpdo;
  wire [7:0]ext_ch_gt_drpen;
  wire [7:0]ext_ch_gt_drprdy;
  wire [7:0]ext_ch_gt_drpwe;
  wire [1:0]int_qplllock_out;
  wire [1:0]int_qplloutclk_out;
  wire [1:0]int_qplloutrefclk_out;
  wire \n_0_reg_phy_rdy_reg[0] ;
  wire [7:0]pci_exp_rxn;
  wire [7:0]pci_exp_rxp;
  wire [7:0]pci_exp_txn;
  wire [7:0]pci_exp_txp;
  wire phy_rdy_int;
  wire pipe_dclk_in;
  wire [2:0]pipe_loopback;
  wire pipe_mmcm_lock_in;
  wire pipe_oobclk_in;
  wire pipe_pclk_in;
  wire [7:0]pipe_pclk_sel_out;
  wire pipe_rate_idle;
  wire pipe_rx0_eq_lffs_sel;
  wire pipe_rx0_phy_status;
  wire pipe_rx0_valid;
  wire pipe_rx1_eq_lffs_sel;
  wire pipe_rx1_phy_status;
  wire pipe_rx1_valid;
  wire pipe_rx2_eq_lffs_sel;
  wire pipe_rx2_phy_status;
  wire pipe_rx2_valid;
  wire pipe_rx3_eq_lffs_sel;
  wire pipe_rx3_phy_status;
  wire pipe_rx3_valid;
  wire pipe_rx4_eq_lffs_sel;
  wire pipe_rx4_phy_status;
  wire pipe_rx4_valid;
  wire pipe_rx5_eq_lffs_sel;
  wire pipe_rx5_phy_status;
  wire pipe_rx5_valid;
  wire pipe_rx6_eq_lffs_sel;
  wire pipe_rx6_phy_status;
  wire pipe_rx6_valid;
  wire pipe_rx7_eq_lffs_sel;
  wire pipe_rx7_phy_status;
  wire pipe_rx7_valid;
  wire [7:0]pipe_rxoutclk_out;
  wire pipe_rxprbscntreset;
  wire [7:0]pipe_rxprbserr;
  wire [2:0]pipe_rxprbssel;
  wire pipe_rxusrclk_in;
  wire pipe_tx_rcvr_det;
  wire pipe_tx_swing;
  wire pipe_txoutclk_out;
  wire pipe_txprbsforceerr;
  wire [2:0]pipe_txprbssel;
  wire pipe_userclk2_in;
  wire sys_clk;
  wire sys_reset;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
vc709_pcie_x8_gen3vc709_pcie_x8_gen3_pipe_wrapper pipe_wrapper_i
       (.DRP_RATE(DRP_RATE),
        .INT_QPLLLOCK_OUT(int_qplllock_out),
        .INT_QPLLOUTCLK_OUT(int_qplloutclk_out),
        .INT_QPLLOUTREFCLK_OUT(int_qplloutrefclk_out),
        .O1(O1),
        .O10(PIPE_TXEQ_COEFF[47:32]),
        .O11(PIPE_RATE_FSM[19:15]),
        .O12(PIPE_SYNC_FSM_TX[23:18]),
        .O13(PIPE_TXEQ_COEFF[63:48]),
        .O14(PIPE_RATE_FSM[24:20]),
        .O15(PIPE_SYNC_FSM_TX[29:24]),
        .O16(PIPE_TXEQ_COEFF[79:64]),
        .O17(PIPE_RATE_FSM[29:25]),
        .O18(PIPE_SYNC_FSM_TX[35:30]),
        .O19(PIPE_TXEQ_COEFF[95:80]),
        .O2(PIPE_QRST_FSM),
        .O20(PIPE_RATE_FSM[34:30]),
        .O21(PIPE_SYNC_FSM_TX[41:36]),
        .O22(PIPE_TXEQ_COEFF[111:96]),
        .O23(PIPE_RATE_FSM[39:35]),
        .O24(PIPE_SYNC_FSM_TX[47:42]),
        .O25(PIPE_TXEQ_COEFF[127:112]),
        .O26({PIPE_DRP_FSM[5:0],PIPE_JTAG_RDY[0]}),
        .O27({PIPE_DRP_FSM[11:6],PIPE_JTAG_RDY[1]}),
        .O28({PIPE_DRP_FSM[17:12],PIPE_JTAG_RDY[2]}),
        .O29({PIPE_DRP_FSM[23:18],PIPE_JTAG_RDY[3]}),
        .O3(PIPE_RATE_FSM[4:0]),
        .O30({PIPE_DRP_FSM[29:24],PIPE_JTAG_RDY[4]}),
        .O31({PIPE_DRP_FSM[35:30],PIPE_JTAG_RDY[5]}),
        .O32({PIPE_DRP_FSM[41:36],PIPE_JTAG_RDY[6]}),
        .O33({PIPE_DRP_FSM[47:42],PIPE_JTAG_RDY[7]}),
        .O34(PIPE_SYNC_FSM_TX[5:0]),
        .O35(O4),
        .O36(O5),
        .O37(O6),
        .O38(O7),
        .O39(O8),
        .O4(PIPE_TXEQ_COEFF[15:0]),
        .O40(O9),
        .O41(O10),
        .O42(O11),
        .O43(O12),
        .O44(O13),
        .O5(PIPE_RATE_FSM[9:5]),
        .O6(PIPE_SYNC_FSM_TX[11:6]),
        .O7(PIPE_TXEQ_COEFF[31:16]),
        .O8(PIPE_RATE_FSM[14:10]),
        .O9(PIPE_SYNC_FSM_TX[17:12]),
        .PIPERX0EQLPNEWTXCOEFFORPRESET(PIPERX0EQLPNEWTXCOEFFORPRESET),
        .PIPERX1EQLPNEWTXCOEFFORPRESET(PIPERX1EQLPNEWTXCOEFFORPRESET),
        .PIPERX2EQLPNEWTXCOEFFORPRESET(PIPERX2EQLPNEWTXCOEFFORPRESET),
        .PIPERX3EQLPNEWTXCOEFFORPRESET(PIPERX3EQLPNEWTXCOEFFORPRESET),
        .PIPERX4EQLPNEWTXCOEFFORPRESET(PIPERX4EQLPNEWTXCOEFFORPRESET),
        .PIPERX5EQLPNEWTXCOEFFORPRESET(PIPERX5EQLPNEWTXCOEFFORPRESET),
        .PIPERX6EQLPNEWTXCOEFFORPRESET(PIPERX6EQLPNEWTXCOEFFORPRESET),
        .PIPERX7EQLPNEWTXCOEFFORPRESET(PIPERX7EQLPNEWTXCOEFFORPRESET),
        .PIPETXMARGIN(PIPETXMARGIN),
        .PIPE_GEN3_RDY(PIPE_GEN3_RDY),
        .PIPE_POWERDOWN(PIPE_POWERDOWN),
        .PIPE_RXDATA(PIPE_RXDATA),
        .PIPE_RXDATAK(PIPE_RXDATAK),
        .PIPE_RXELECIDLE(PIPE_RXELECIDLE),
        .PIPE_RXEQ_CONTROL(PIPE_RXEQ_CONTROL),
        .PIPE_RXEQ_DONE(PIPE_RXEQ_DONE),
        .PIPE_RXEQ_LFFS(PIPE_RXEQ_LFFS),
        .PIPE_RXEQ_PRESET(PIPE_RXEQ_PRESET),
        .PIPE_RXEQ_TXPRESET(PIPE_RXEQ_TXPRESET),
        .PIPE_RXPOLARITY(PIPE_RXPOLARITY),
        .PIPE_RXSLIDE(PIPE_RXSLIDE),
        .PIPE_RXSTATUS(PIPE_RXSTATUS),
        .PIPE_TXCOMPLIANCE(PIPE_TXCOMPLIANCE),
        .PIPE_TXDATA(PIPE_TXDATA),
        .PIPE_TXDATAK(PIPE_TXDATAK),
        .PIPE_TXDEEMPH(PIPE_TXDEEMPH),
        .PIPE_TXELECIDLE(PIPE_TXELECIDLE),
        .PIPE_TXEQ_CONTROL(PIPE_TXEQ_CONTROL),
        .PIPE_TXEQ_DEEMPH(PIPE_TXEQ_DEEMPH),
        .PIPE_TXEQ_DONE(PIPE_TXEQ_DONE),
        .PIPE_TXEQ_PRESET(PIPE_TXEQ_PRESET),
        .Q(Q),
        .RST_QPLL_IDLE(O2),
        .USER_RST_IDLE(RATE_RST_IDLE),
        .USER_RXEQ_ADAPT_DONE(USER_RXEQ_ADAPT_DONE),
        .ext_ch_gt_drpaddr(ext_ch_gt_drpaddr),
        .ext_ch_gt_drpdi(ext_ch_gt_drpdi),
        .ext_ch_gt_drpdo(ext_ch_gt_drpdo),
        .ext_ch_gt_drpen(ext_ch_gt_drpen),
        .ext_ch_gt_drprdy(ext_ch_gt_drprdy),
        .ext_ch_gt_drpwe(ext_ch_gt_drpwe),
        .pci_exp_rxn(pci_exp_rxn),
        .pci_exp_rxp(pci_exp_rxp),
        .pci_exp_txn(pci_exp_txn),
        .pci_exp_txp(pci_exp_txp),
        .phy_rdy_int(phy_rdy_int),
        .pipe_dclk_in(pipe_dclk_in),
        .pipe_loopback(pipe_loopback),
        .pipe_mmcm_lock_in(pipe_mmcm_lock_in),
        .pipe_oobclk_in(pipe_oobclk_in),
        .pipe_pclk_in(pipe_pclk_in),
        .pipe_pclk_sel_out(pipe_pclk_sel_out),
        .pipe_rate_idle(pipe_rate_idle),
        .pipe_rx0_eq_lffs_sel(pipe_rx0_eq_lffs_sel),
        .pipe_rx0_phy_status(pipe_rx0_phy_status),
        .pipe_rx0_valid(pipe_rx0_valid),
        .pipe_rx1_eq_lffs_sel(pipe_rx1_eq_lffs_sel),
        .pipe_rx1_phy_status(pipe_rx1_phy_status),
        .pipe_rx1_valid(pipe_rx1_valid),
        .pipe_rx2_eq_lffs_sel(pipe_rx2_eq_lffs_sel),
        .pipe_rx2_phy_status(pipe_rx2_phy_status),
        .pipe_rx2_valid(pipe_rx2_valid),
        .pipe_rx3_eq_lffs_sel(pipe_rx3_eq_lffs_sel),
        .pipe_rx3_phy_status(pipe_rx3_phy_status),
        .pipe_rx3_valid(pipe_rx3_valid),
        .pipe_rx4_eq_lffs_sel(pipe_rx4_eq_lffs_sel),
        .pipe_rx4_phy_status(pipe_rx4_phy_status),
        .pipe_rx4_valid(pipe_rx4_valid),
        .pipe_rx5_eq_lffs_sel(pipe_rx5_eq_lffs_sel),
        .pipe_rx5_phy_status(pipe_rx5_phy_status),
        .pipe_rx5_valid(pipe_rx5_valid),
        .pipe_rx6_eq_lffs_sel(pipe_rx6_eq_lffs_sel),
        .pipe_rx6_phy_status(pipe_rx6_phy_status),
        .pipe_rx6_valid(pipe_rx6_valid),
        .pipe_rx7_eq_lffs_sel(pipe_rx7_eq_lffs_sel),
        .pipe_rx7_phy_status(pipe_rx7_phy_status),
        .pipe_rx7_valid(pipe_rx7_valid),
        .pipe_rxoutclk_out(pipe_rxoutclk_out),
        .pipe_rxprbscntreset(pipe_rxprbscntreset),
        .pipe_rxprbserr(pipe_rxprbserr),
        .pipe_rxprbssel(pipe_rxprbssel),
        .pipe_rxusrclk_in(pipe_rxusrclk_in),
        .pipe_tx_rcvr_det(pipe_tx_rcvr_det),
        .pipe_tx_swing(pipe_tx_swing),
        .pipe_txoutclk_out(pipe_txoutclk_out),
        .pipe_txprbsforceerr(pipe_txprbsforceerr),
        .pipe_txprbssel(pipe_txprbssel),
        .sys_clk(sys_clk),
        .sys_reset(sys_reset));
FDPE \reg_phy_rdy_reg[0] 
       (.C(pipe_userclk2_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .PRE(phy_rdy_int),
        .Q(\n_0_reg_phy_rdy_reg[0] ));
FDPE \reg_phy_rdy_reg[1] 
       (.C(pipe_userclk2_in),
        .CE(\<const1> ),
        .D(\n_0_reg_phy_rdy_reg[0] ),
        .PRE(phy_rdy_int),
        .Q(O3));
endmodule

module vc709_pcie_x8_gen3vc709_pcie_x8_gen3_gt_wrapper
   (D,
    ext_ch_gt_drprdy,
    pci_exp_txn,
    pci_exp_txp,
    RATE_PHYSTATUS,
    O1,
    gt_rxdlysresetdone,
    PIPE_RXELECIDLE,
    pipe_rxoutclk_out,
    p_104_out,
    RATE_RXPMARESETDONE,
    pipe_rxprbserr,
    RATE_RXRATEDONE,
    USER_RXRESETDONE,
    SYNC_RXSYNCDONE,
    O2,
    gt_txdlysresetdone,
    p_106_out,
    gt_txphinitdone,
    RATE_TXRATEDONE,
    USER_TXRESETDONE,
    SYNC_TXSYNCDONE,
    ext_ch_gt_drpdo,
    PIPE_RXSTATUS,
    PIPE_RXDATA,
    PIPE_RXDATAK,
    GT_CPLLPD028_out,
    GT_CPLLRESET026_out,
    pipe_dclk_in,
    I1,
    I2,
    pci_exp_rxn,
    pci_exp_rxp,
    sys_clk,
    DRP_GTXRESET,
    I3,
    I4,
    I5,
    I6,
    O11,
    GT_RXPMARESET021_out,
    PIPE_RXPOLARITY,
    pipe_rxprbscntreset,
    PIPE_RXSLIDE,
    I7,
    I8,
    I9,
    pipe_rxusrclk_in,
    USER_OOBCLK,
    PIPE_TXDEEMPH,
    pipe_tx_rcvr_det,
    I10,
    PIPE_TXELECIDLE,
    I11,
    I12,
    pipe_txprbsforceerr,
    pipe_tx_swing,
    I13,
    I14,
    pipe_pclk_in,
    DRPDI,
    PIPE_POWERDOWN,
    RXSYSCLKSEL,
    pipe_loopback,
    pipe_rxprbssel,
    RXRATE,
    PIPETXMARGIN,
    pipe_txprbssel,
    TXPOSTCURSOR,
    TXPRECURSOR,
    PIPE_TXDATA,
    TXMAINCURSOR,
    PIPE_TXCOMPLIANCE,
    PIPE_TXDATAK,
    DRPADDR);
  output [0:0]D;
  output [0:0]ext_ch_gt_drprdy;
  output [0:0]pci_exp_txn;
  output [0:0]pci_exp_txp;
  output RATE_PHYSTATUS;
  output O1;
  output [0:0]gt_rxdlysresetdone;
  output [0:0]PIPE_RXELECIDLE;
  output [0:0]pipe_rxoutclk_out;
  output p_104_out;
  output RATE_RXPMARESETDONE;
  output [0:0]pipe_rxprbserr;
  output RATE_RXRATEDONE;
  output USER_RXRESETDONE;
  output SYNC_RXSYNCDONE;
  output O2;
  output [0:0]gt_txdlysresetdone;
  output p_106_out;
  output [0:0]gt_txphinitdone;
  output RATE_TXRATEDONE;
  output USER_TXRESETDONE;
  output SYNC_TXSYNCDONE;
  output [15:0]ext_ch_gt_drpdo;
  output [2:0]PIPE_RXSTATUS;
  output [31:0]PIPE_RXDATA;
  output [1:0]PIPE_RXDATAK;
  input GT_CPLLPD028_out;
  input GT_CPLLRESET026_out;
  input pipe_dclk_in;
  input I1;
  input I2;
  input [0:0]pci_exp_rxn;
  input [0:0]pci_exp_rxp;
  input sys_clk;
  input DRP_GTXRESET;
  input I3;
  input I4;
  input I5;
  input I6;
  input O11;
  input GT_RXPMARESET021_out;
  input [0:0]PIPE_RXPOLARITY;
  input pipe_rxprbscntreset;
  input [0:0]PIPE_RXSLIDE;
  input I7;
  input I8;
  input I9;
  input pipe_rxusrclk_in;
  input USER_OOBCLK;
  input [0:0]PIPE_TXDEEMPH;
  input pipe_tx_rcvr_det;
  input I10;
  input [0:0]PIPE_TXELECIDLE;
  input I11;
  input I12;
  input pipe_txprbsforceerr;
  input pipe_tx_swing;
  input I13;
  input I14;
  input pipe_pclk_in;
  input [15:0]DRPDI;
  input [1:0]PIPE_POWERDOWN;
  input [0:0]RXSYSCLKSEL;
  input [2:0]pipe_loopback;
  input [2:0]pipe_rxprbssel;
  input [0:0]RXRATE;
  input [2:0]PIPETXMARGIN;
  input [2:0]pipe_txprbssel;
  input [4:0]TXPOSTCURSOR;
  input [4:0]TXPRECURSOR;
  input [31:0]PIPE_TXDATA;
  input [6:0]TXMAINCURSOR;
  input [0:0]PIPE_TXCOMPLIANCE;
  input [1:0]PIPE_TXDATAK;
  input [8:0]DRPADDR;

  wire \<const0> ;
  wire \<const1> ;
  wire [0:0]D;
  wire [8:0]DRPADDR;
  wire [15:0]DRPDI;
  wire DRP_GTXRESET;
  wire GT_CPLLPD028_out;
  wire GT_CPLLRESET026_out;
  wire GT_RXPMARESET021_out;
  wire I1;
  wire I10;
  wire I11;
  wire I12;
  wire I13;
  wire I14;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire O11;
  wire O2;
  wire [2:0]PIPETXMARGIN;
  wire [1:0]PIPE_POWERDOWN;
  wire [31:0]PIPE_RXDATA;
  wire [1:0]PIPE_RXDATAK;
  wire [0:0]PIPE_RXELECIDLE;
  wire [0:0]PIPE_RXPOLARITY;
  wire [0:0]PIPE_RXSLIDE;
  wire [2:0]PIPE_RXSTATUS;
  wire [0:0]PIPE_TXCOMPLIANCE;
  wire [31:0]PIPE_TXDATA;
  wire [1:0]PIPE_TXDATAK;
  wire [0:0]PIPE_TXDEEMPH;
  wire [0:0]PIPE_TXELECIDLE;
  wire RATE_PHYSTATUS;
  wire RATE_RXPMARESETDONE;
  wire RATE_RXRATEDONE;
  wire RATE_TXRATEDONE;
  wire [0:0]RXRATE;
  wire [0:0]RXSYSCLKSEL;
  wire SYNC_RXSYNCDONE;
  wire SYNC_TXSYNCDONE;
  wire [6:0]TXMAINCURSOR;
  wire [4:0]TXPOSTCURSOR;
  wire [4:0]TXPRECURSOR;
  wire USER_OOBCLK;
  wire USER_RXRESETDONE;
  wire USER_TXRESETDONE;
  wire [15:0]ext_ch_gt_drpdo;
  wire [0:0]ext_ch_gt_drprdy;
  wire [0:0]gt_rxdlysresetdone;
  wire [0:0]gt_txdlysresetdone;
  wire [0:0]gt_txphinitdone;
  wire \n_10_gth_channel.gthe2_channel_i ;
  wire \n_114_gth_channel.gthe2_channel_i ;
  wire \n_115_gth_channel.gthe2_channel_i ;
  wire \n_116_gth_channel.gthe2_channel_i ;
  wire \n_11_gth_channel.gthe2_channel_i ;
  wire \n_120_gth_channel.gthe2_channel_i ;
  wire \n_121_gth_channel.gthe2_channel_i ;
  wire \n_122_gth_channel.gthe2_channel_i ;
  wire \n_123_gth_channel.gthe2_channel_i ;
  wire \n_124_gth_channel.gthe2_channel_i ;
  wire \n_14_gth_channel.gthe2_channel_i ;
  wire \n_17_gth_channel.gthe2_channel_i ;
  wire \n_216_gth_channel.gthe2_channel_i ;
  wire \n_217_gth_channel.gthe2_channel_i ;
  wire \n_218_gth_channel.gthe2_channel_i ;
  wire \n_219_gth_channel.gthe2_channel_i ;
  wire \n_224_gth_channel.gthe2_channel_i ;
  wire \n_225_gth_channel.gthe2_channel_i ;
  wire \n_40_gth_channel.gthe2_channel_i ;
  wire \n_45_gth_channel.gthe2_channel_i ;
  wire \n_56_gth_channel.gthe2_channel_i ;
  wire \n_57_gth_channel.gthe2_channel_i ;
  wire \n_58_gth_channel.gthe2_channel_i ;
  wire \n_59_gth_channel.gthe2_channel_i ;
  wire \n_60_gth_channel.gthe2_channel_i ;
  wire \n_61_gth_channel.gthe2_channel_i ;
  wire \n_62_gth_channel.gthe2_channel_i ;
  wire \n_63_gth_channel.gthe2_channel_i ;
  wire \n_64_gth_channel.gthe2_channel_i ;
  wire \n_65_gth_channel.gthe2_channel_i ;
  wire \n_66_gth_channel.gthe2_channel_i ;
  wire \n_67_gth_channel.gthe2_channel_i ;
  wire \n_68_gth_channel.gthe2_channel_i ;
  wire \n_69_gth_channel.gthe2_channel_i ;
  wire \n_70_gth_channel.gthe2_channel_i ;
  wire \n_71_gth_channel.gthe2_channel_i ;
  wire p_104_out;
  wire p_106_out;
  wire [0:0]pci_exp_rxn;
  wire [0:0]pci_exp_rxp;
  wire [0:0]pci_exp_txn;
  wire [0:0]pci_exp_txp;
  wire pipe_dclk_in;
  wire [2:0]pipe_loopback;
  wire pipe_pclk_in;
  wire [0:0]pipe_rxoutclk_out;
  wire pipe_rxprbscntreset;
  wire [0:0]pipe_rxprbserr;
  wire [2:0]pipe_rxprbssel;
  wire pipe_rxusrclk_in;
  wire pipe_tx_rcvr_det;
  wire pipe_tx_swing;
  wire pipe_txprbsforceerr;
  wire [2:0]pipe_txprbssel;
  wire sys_clk;
  wire \NLW_gth_channel.gthe2_channel_i_CPLLFBCLKLOST_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_CPLLREFCLKLOST_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_EYESCANDATAERROR_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_GTREFCLKMONITOR_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RSOSINTDONE_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXCHANBONDSEQ_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXCHANREALIGN_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXCOMINITDET_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXCOMSASDET_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXCOMWAKEDET_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXDFESLIDETAPSTARTED_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXDFESLIDETAPSTROBEDONE_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXDFESLIDETAPSTROBESTARTED_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXDFESTADAPTDONE_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXOSINTSTARTED_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXOSINTSTROBEDONE_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXOSINTSTROBESTARTED_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXOUTCLKFABRIC_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXOUTCLKPCS_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXQPISENN_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXQPISENP_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_TXCOMFINISH_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_TXGEARBOXREADY_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_TXOUTCLKFABRIC_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_TXOUTCLKPCS_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_TXPMARESETDONE_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_TXQPISENN_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_TXQPISENP_UNCONNECTED ;
  wire [15:0]\NLW_gth_channel.gthe2_channel_i_PCSRSVDOUT_UNCONNECTED ;
  wire [7:4]\NLW_gth_channel.gthe2_channel_i_RXCHARISCOMMA_UNCONNECTED ;
  wire [7:4]\NLW_gth_channel.gthe2_channel_i_RXCHARISK_UNCONNECTED ;
  wire [1:0]\NLW_gth_channel.gthe2_channel_i_RXCLKCORCNT_UNCONNECTED ;
  wire [63:32]\NLW_gth_channel.gthe2_channel_i_RXDATA_UNCONNECTED ;
  wire [1:0]\NLW_gth_channel.gthe2_channel_i_RXDATAVALID_UNCONNECTED ;
  wire [7:0]\NLW_gth_channel.gthe2_channel_i_RXDISPERR_UNCONNECTED ;
  wire [5:0]\NLW_gth_channel.gthe2_channel_i_RXHEADER_UNCONNECTED ;
  wire [1:0]\NLW_gth_channel.gthe2_channel_i_RXHEADERVALID_UNCONNECTED ;
  wire [6:0]\NLW_gth_channel.gthe2_channel_i_RXMONITOROUT_UNCONNECTED ;
  wire [7:0]\NLW_gth_channel.gthe2_channel_i_RXNOTINTABLE_UNCONNECTED ;
  wire [4:0]\NLW_gth_channel.gthe2_channel_i_RXPHMONITOR_UNCONNECTED ;
  wire [4:0]\NLW_gth_channel.gthe2_channel_i_RXPHSLIPMONITOR_UNCONNECTED ;
  wire [1:0]\NLW_gth_channel.gthe2_channel_i_RXSTARTOFSEQ_UNCONNECTED ;
  wire [1:0]\NLW_gth_channel.gthe2_channel_i_TXBUFSTATUS_UNCONNECTED ;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
(* BOX_TYPE = "PRIMITIVE" *) 
   GTHE2_CHANNEL #(
    .ACJTAG_DEBUG_MODE(1'b0),
    .ACJTAG_MODE(1'b0),
    .ACJTAG_RESET(1'b0),
    .ADAPT_CFG0(20'h00C10),
    .ALIGN_COMMA_DOUBLE("FALSE"),
    .ALIGN_COMMA_ENABLE(10'b1111111111),
    .ALIGN_COMMA_WORD(1),
    .ALIGN_MCOMMA_DET("TRUE"),
    .ALIGN_MCOMMA_VALUE(10'b1010000011),
    .ALIGN_PCOMMA_DET("TRUE"),
    .ALIGN_PCOMMA_VALUE(10'b0101111100),
    .A_RXOSCALRESET(1'b0),
    .CBCC_DATA_SOURCE_SEL("DECODED"),
    .CFOK_CFG(42'h24800040E80),
    .CFOK_CFG2(6'b100000),
    .CFOK_CFG3(6'b100000),
    .CHAN_BOND_KEEP_ALIGN("TRUE"),
    .CHAN_BOND_MAX_SKEW(7),
    .CHAN_BOND_SEQ_1_1(10'b0001001010),
    .CHAN_BOND_SEQ_1_2(10'b0001001010),
    .CHAN_BOND_SEQ_1_3(10'b0001001010),
    .CHAN_BOND_SEQ_1_4(10'b0110111100),
    .CHAN_BOND_SEQ_1_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_1(10'b0001000101),
    .CHAN_BOND_SEQ_2_2(10'b0001000101),
    .CHAN_BOND_SEQ_2_3(10'b0001000101),
    .CHAN_BOND_SEQ_2_4(10'b0110111100),
    .CHAN_BOND_SEQ_2_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_USE("TRUE"),
    .CHAN_BOND_SEQ_LEN(4),
    .CLK_CORRECT_USE("TRUE"),
    .CLK_COR_KEEP_IDLE("TRUE"),
    .CLK_COR_MAX_LAT(15),
    .CLK_COR_MIN_LAT(13),
    .CLK_COR_PRECEDENCE("TRUE"),
    .CLK_COR_REPEAT_WAIT(0),
    .CLK_COR_SEQ_1_1(10'b0100011100),
    .CLK_COR_SEQ_1_2(10'b0000000000),
    .CLK_COR_SEQ_1_3(10'b0000000000),
    .CLK_COR_SEQ_1_4(10'b0000000000),
    .CLK_COR_SEQ_1_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_1(10'b0000000000),
    .CLK_COR_SEQ_2_2(10'b0000000000),
    .CLK_COR_SEQ_2_3(10'b0000000000),
    .CLK_COR_SEQ_2_4(10'b0000000000),
    .CLK_COR_SEQ_2_ENABLE(4'b0000),
    .CLK_COR_SEQ_2_USE("FALSE"),
    .CLK_COR_SEQ_LEN(1),
    .CPLL_CFG(29'h00A407CC),
    .CPLL_FBDIV(5),
    .CPLL_FBDIV_45(5),
    .CPLL_INIT_CFG(24'h00001E),
    .CPLL_LOCK_CFG(16'h01E8),
    .CPLL_REFCLK_DIV(1),
    .DEC_MCOMMA_DETECT("TRUE"),
    .DEC_PCOMMA_DETECT("TRUE"),
    .DEC_VALID_COMMA_ONLY("FALSE"),
    .DMONITOR_CFG(24'h000AB1),
    .ES_CLK_PHASE_SEL(1'b0),
    .ES_CONTROL(6'b000000),
    .ES_ERRDET_EN("FALSE"),
    .ES_EYE_SCAN_EN("TRUE"),
    .ES_HORZ_OFFSET(12'h000),
    .ES_PMA_CFG(10'b0000000000),
    .ES_PRESCALE(5'b00000),
    .ES_QUALIFIER(80'h00000000000000000000),
    .ES_QUAL_MASK(80'h00000000000000000000),
    .ES_SDATA_MASK(80'h00000000000000000000),
    .ES_VERT_OFFSET(9'b000000000),
    .FTS_DESKEW_SEQ_ENABLE(4'b1111),
    .FTS_LANE_DESKEW_CFG(4'b1111),
    .FTS_LANE_DESKEW_EN("TRUE"),
    .GEARBOX_MODE(3'b000),
    .IS_CLKRSVD0_INVERTED(1'b0),
    .IS_CLKRSVD1_INVERTED(1'b0),
    .IS_CPLLLOCKDETCLK_INVERTED(1'b0),
    .IS_DMONITORCLK_INVERTED(1'b0),
    .IS_DRPCLK_INVERTED(1'b0),
    .IS_GTGREFCLK_INVERTED(1'b0),
    .IS_RXUSRCLK2_INVERTED(1'b0),
    .IS_RXUSRCLK_INVERTED(1'b0),
    .IS_SIGVALIDCLK_INVERTED(1'b0),
    .IS_TXPHDLYTSTCLK_INVERTED(1'b0),
    .IS_TXUSRCLK2_INVERTED(1'b0),
    .IS_TXUSRCLK_INVERTED(1'b0),
    .LOOPBACK_CFG(1'b1),
    .OUTREFCLK_SEL_INV(2'b11),
    .PCS_PCIE_EN("TRUE"),
    .PCS_RSVD_ATTR(48'h000000000140),
    .PD_TRANS_TIME_FROM_P2(12'h03C),
    .PD_TRANS_TIME_NONE_P2(8'h09),
    .PD_TRANS_TIME_TO_P2(8'h64),
    .PMA_RSV(32'b00000000000000000000000010000000),
    .PMA_RSV2(32'b00011100000000000000000000001010),
    .PMA_RSV3(2'b00),
    .PMA_RSV4(15'b000000000001000),
    .PMA_RSV5(4'b0000),
    .RESET_POWERSAVE_DISABLE(1'b0),
    .RXBUFRESET_TIME(5'b00001),
    .RXBUF_ADDR_MODE("FULL"),
    .RXBUF_EIDLE_HI_CNT(4'b0100),
    .RXBUF_EIDLE_LO_CNT(4'b0000),
    .RXBUF_EN("TRUE"),
    .RXBUF_RESET_ON_CB_CHANGE("TRUE"),
    .RXBUF_RESET_ON_COMMAALIGN("FALSE"),
    .RXBUF_RESET_ON_EIDLE("TRUE"),
    .RXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .RXBUF_THRESH_OVFLW(61),
    .RXBUF_THRESH_OVRD("FALSE"),
    .RXBUF_THRESH_UNDFLW(4),
    .RXCDRFREQRESET_TIME(5'b00001),
    .RXCDRPHRESET_TIME(5'b00001),
    .RXCDR_CFG(83'h0002007FE2000C2080018),
    .RXCDR_FR_RESET_ON_EIDLE(1'b0),
    .RXCDR_HOLD_DURING_EIDLE(1'b1),
    .RXCDR_LOCK_CFG(6'b010101),
    .RXCDR_PH_RESET_ON_EIDLE(1'b0),
    .RXDFELPMRESET_TIME(7'b0001111),
    .RXDLY_CFG(16'h001F),
    .RXDLY_LCFG(9'h030),
    .RXDLY_TAP_CFG(16'h0000),
    .RXGEARBOX_EN("FALSE"),
    .RXISCANRESET_TIME(5'b00001),
    .RXLPM_HF_CFG(14'b00001000000000),
    .RXLPM_LF_CFG(18'b001001000000000000),
    .RXOOB_CFG(7'b0000110),
    .RXOOB_CLK_CFG("FABRIC"),
    .RXOSCALRESET_TIME(5'b00011),
    .RXOSCALRESET_TIMEOUT(5'b00000),
    .RXOUT_DIV(2),
    .RXPCSRESET_TIME(5'b00001),
    .RXPHDLY_CFG(24'h004020),
    .RXPH_CFG(24'hC00002),
    .RXPH_MONITOR_SEL(5'b00000),
    .RXPI_CFG0(2'b00),
    .RXPI_CFG1(2'b11),
    .RXPI_CFG2(2'b11),
    .RXPI_CFG3(2'b11),
    .RXPI_CFG4(1'b0),
    .RXPI_CFG5(1'b0),
    .RXPI_CFG6(3'b100),
    .RXPMARESET_TIME(5'b00011),
    .RXPRBS_ERR_LOOPBACK(1'b0),
    .RXSLIDE_AUTO_WAIT(7),
    .RXSLIDE_MODE("PMA"),
    .RXSYNC_MULTILANE(1'b1),
    .RXSYNC_OVRD(1'b1),
    .RXSYNC_SKIP_DA(1'b0),
    .RX_BIAS_CFG(24'b000011000000000000010000),
    .RX_BUFFER_CFG(6'b000000),
    .RX_CLK25_DIV(4),
    .RX_CLKMUX_PD(1'b1),
    .RX_CM_SEL(2'b11),
    .RX_CM_TRIM(4'b1010),
    .RX_DATA_WIDTH(20),
    .RX_DDI_SEL(6'b000000),
    .RX_DEBUG_CFG(14'b00000011000000),
    .RX_DEFER_RESET_BUF_EN("TRUE"),
    .RX_DFELPM_CFG0(4'b0110),
    .RX_DFELPM_CFG1(1'b0),
    .RX_DFELPM_KLKH_AGC_STUP_EN(1'b1),
    .RX_DFE_AGC_CFG0(2'b00),
    .RX_DFE_AGC_CFG1(3'b100),
    .RX_DFE_AGC_CFG2(4'b0000),
    .RX_DFE_AGC_OVRDEN(1'b1),
    .RX_DFE_GAIN_CFG(23'h0020C0),
    .RX_DFE_H2_CFG(12'b000000000000),
    .RX_DFE_H3_CFG(12'b000001000000),
    .RX_DFE_H4_CFG(11'b00011100000),
    .RX_DFE_H5_CFG(11'b00011100000),
    .RX_DFE_H6_CFG(11'b00000100000),
    .RX_DFE_H7_CFG(11'b00000100000),
    .RX_DFE_KL_CFG(33'b000000000000000000000001100010000),
    .RX_DFE_KL_LPM_KH_CFG0(2'b10),
    .RX_DFE_KL_LPM_KH_CFG1(3'b010),
    .RX_DFE_KL_LPM_KH_CFG2(4'b0010),
    .RX_DFE_KL_LPM_KH_OVRDEN(1'b1),
    .RX_DFE_KL_LPM_KL_CFG0(2'b10),
    .RX_DFE_KL_LPM_KL_CFG1(3'b010),
    .RX_DFE_KL_LPM_KL_CFG2(4'b0010),
    .RX_DFE_KL_LPM_KL_OVRDEN(1'b1),
    .RX_DFE_LPM_CFG(16'h0080),
    .RX_DFE_LPM_HOLD_DURING_EIDLE(1'b1),
    .RX_DFE_ST_CFG(54'h00C100000C003F),
    .RX_DFE_UT_CFG(17'b00011100000000000),
    .RX_DFE_VP_CFG(17'b00011101010100011),
    .RX_DISPERR_SEQ_MATCH("TRUE"),
    .RX_INT_DATAWIDTH(0),
    .RX_OS_CFG(13'b0000010000000),
    .RX_SIG_VALID_DLY(4),
    .RX_XCLK_SEL("RXREC"),
    .SAS_MAX_COM(64),
    .SAS_MIN_COM(36),
    .SATA_BURST_SEQ_LEN(4'b1111),
    .SATA_BURST_VAL(3'b100),
    .SATA_CPLL_CFG("VCO_3000MHZ"),
    .SATA_EIDLE_VAL(3'b100),
    .SATA_MAX_BURST(8),
    .SATA_MAX_INIT(21),
    .SATA_MAX_WAKE(7),
    .SATA_MIN_BURST(4),
    .SATA_MIN_INIT(12),
    .SATA_MIN_WAKE(4),
    .SHOW_REALIGN_COMMA("FALSE"),
    .SIM_CPLLREFCLK_SEL(3'b001),
    .SIM_RECEIVER_DETECT_PASS("TRUE"),
    .SIM_RESET_SPEEDUP("FALSE"),
    .SIM_TX_EIDLE_DRIVE_LEVEL("1"),
    .SIM_VERSION("2.0"),
    .TERM_RCAL_CFG(15'b100001000010000),
    .TERM_RCAL_OVRD(3'b000),
    .TRANS_TIME_RATE(8'h0E),
    .TST_RSV(32'h00000000),
    .TXBUF_EN("FALSE"),
    .TXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .TXDLY_CFG(16'h001F),
    .TXDLY_LCFG(9'h030),
    .TXDLY_TAP_CFG(16'h0000),
    .TXGEARBOX_EN("FALSE"),
    .TXOOB_CFG(1'b1),
    .TXOUT_DIV(2),
    .TXPCSRESET_TIME(5'b00001),
    .TXPHDLY_CFG(24'h084020),
    .TXPH_CFG(16'h0780),
    .TXPH_MONITOR_SEL(5'b00000),
    .TXPI_CFG0(2'b00),
    .TXPI_CFG1(2'b00),
    .TXPI_CFG2(2'b00),
    .TXPI_CFG3(1'b0),
    .TXPI_CFG4(1'b0),
    .TXPI_CFG5(3'b100),
    .TXPI_GREY_SEL(1'b0),
    .TXPI_INVSTROBE_SEL(1'b0),
    .TXPI_PPMCLK_SEL("TXUSRCLK2"),
    .TXPI_PPM_CFG(8'b00000000),
    .TXPI_SYNFREQ_PPM(3'b000),
    .TXPMARESET_TIME(5'b00011),
    .TXSYNC_MULTILANE(1'b1),
    .TXSYNC_OVRD(1'b1),
    .TXSYNC_SKIP_DA(1'b0),
    .TX_CLK25_DIV(4),
    .TX_CLKMUX_PD(1'b1),
    .TX_DATA_WIDTH(20),
    .TX_DEEMPH0(6'b010100),
    .TX_DEEMPH1(6'b001011),
    .TX_DRIVE_MODE("PIPE"),
    .TX_EIDLE_ASSERT_DELAY(3'b100),
    .TX_EIDLE_DEASSERT_DELAY(3'b100),
    .TX_INT_DATAWIDTH(0),
    .TX_LOOPBACK_DRIVE_HIZ("FALSE"),
    .TX_MAINCURSOR_SEL(1'b0),
    .TX_MARGIN_FULL_0(7'b1001111),
    .TX_MARGIN_FULL_1(7'b1001110),
    .TX_MARGIN_FULL_2(7'b1001101),
    .TX_MARGIN_FULL_3(7'b1001100),
    .TX_MARGIN_FULL_4(7'b1000011),
    .TX_MARGIN_LOW_0(7'b1000101),
    .TX_MARGIN_LOW_1(7'b1000110),
    .TX_MARGIN_LOW_2(7'b1000011),
    .TX_MARGIN_LOW_3(7'b1000010),
    .TX_MARGIN_LOW_4(7'b1000000),
    .TX_QPI_STATUS_EN(1'b0),
    .TX_RXDETECT_CFG(14'h0064),
    .TX_RXDETECT_PRECHARGE_TIME(17'h00001),
    .TX_RXDETECT_REF(3'b011),
    .TX_XCLK_SEL("TXUSR"),
    .UCODEER_CLR(1'b0),
    .USE_PCS_CLK_PHASE_SEL(1'b0)) 
     \gth_channel.gthe2_channel_i 
       (.CFGRESET(\<const0> ),
        .CLKRSVD0(\<const0> ),
        .CLKRSVD1(\<const0> ),
        .CPLLFBCLKLOST(\NLW_gth_channel.gthe2_channel_i_CPLLFBCLKLOST_UNCONNECTED ),
        .CPLLLOCK(D),
        .CPLLLOCKDETCLK(\<const0> ),
        .CPLLLOCKEN(\<const1> ),
        .CPLLPD(GT_CPLLPD028_out),
        .CPLLREFCLKLOST(\NLW_gth_channel.gthe2_channel_i_CPLLREFCLKLOST_UNCONNECTED ),
        .CPLLREFCLKSEL({\<const0> ,\<const0> ,\<const1> }),
        .CPLLRESET(GT_CPLLRESET026_out),
        .DMONFIFORESET(\<const0> ),
        .DMONITORCLK(\<const0> ),
        .DMONITOROUT({\n_57_gth_channel.gthe2_channel_i ,\n_58_gth_channel.gthe2_channel_i ,\n_59_gth_channel.gthe2_channel_i ,\n_60_gth_channel.gthe2_channel_i ,\n_61_gth_channel.gthe2_channel_i ,\n_62_gth_channel.gthe2_channel_i ,\n_63_gth_channel.gthe2_channel_i ,\n_64_gth_channel.gthe2_channel_i ,\n_65_gth_channel.gthe2_channel_i ,\n_66_gth_channel.gthe2_channel_i ,\n_67_gth_channel.gthe2_channel_i ,\n_68_gth_channel.gthe2_channel_i ,\n_69_gth_channel.gthe2_channel_i ,\n_70_gth_channel.gthe2_channel_i ,\n_71_gth_channel.gthe2_channel_i }),
        .DRPADDR(DRPADDR),
        .DRPCLK(pipe_dclk_in),
        .DRPDI(DRPDI),
        .DRPDO(ext_ch_gt_drpdo),
        .DRPEN(I1),
        .DRPRDY(ext_ch_gt_drprdy),
        .DRPWE(I2),
        .EYESCANDATAERROR(\NLW_gth_channel.gthe2_channel_i_EYESCANDATAERROR_UNCONNECTED ),
        .EYESCANMODE(\<const0> ),
        .EYESCANRESET(\<const0> ),
        .EYESCANTRIGGER(\<const0> ),
        .GTGREFCLK(\<const0> ),
        .GTHRXN(pci_exp_rxn),
        .GTHRXP(pci_exp_rxp),
        .GTHTXN(pci_exp_txn),
        .GTHTXP(pci_exp_txp),
        .GTNORTHREFCLK0(\<const0> ),
        .GTNORTHREFCLK1(\<const0> ),
        .GTREFCLK0(sys_clk),
        .GTREFCLK1(\<const0> ),
        .GTREFCLKMONITOR(\NLW_gth_channel.gthe2_channel_i_GTREFCLKMONITOR_UNCONNECTED ),
        .GTRESETSEL(\<const0> ),
        .GTRSVD({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .GTRXRESET(DRP_GTXRESET),
        .GTSOUTHREFCLK0(\<const0> ),
        .GTSOUTHREFCLK1(\<const0> ),
        .GTTXRESET(DRP_GTXRESET),
        .LOOPBACK(pipe_loopback),
        .PCSRSVDIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .PCSRSVDIN2({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .PCSRSVDOUT(\NLW_gth_channel.gthe2_channel_i_PCSRSVDOUT_UNCONNECTED [15:0]),
        .PHYSTATUS(RATE_PHYSTATUS),
        .PMARSVDIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .QPLLCLK(I3),
        .QPLLREFCLK(I4),
        .RESETOVRD(\<const0> ),
        .RSOSINTDONE(\NLW_gth_channel.gthe2_channel_i_RSOSINTDONE_UNCONNECTED ),
        .RX8B10BEN(I5),
        .RXADAPTSELTEST({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .RXBUFRESET(\<const0> ),
        .RXBUFSTATUS({\n_114_gth_channel.gthe2_channel_i ,\n_115_gth_channel.gthe2_channel_i ,\n_116_gth_channel.gthe2_channel_i }),
        .RXBYTEISALIGNED(\n_10_gth_channel.gthe2_channel_i ),
        .RXBYTEREALIGN(\n_11_gth_channel.gthe2_channel_i ),
        .RXCDRFREQRESET(\<const0> ),
        .RXCDRHOLD(\<const0> ),
        .RXCDRLOCK(O1),
        .RXCDROVRDEN(\<const0> ),
        .RXCDRRESET(\<const0> ),
        .RXCDRRESETRSV(\<const0> ),
        .RXCHANBONDSEQ(\NLW_gth_channel.gthe2_channel_i_RXCHANBONDSEQ_UNCONNECTED ),
        .RXCHANISALIGNED(\n_14_gth_channel.gthe2_channel_i ),
        .RXCHANREALIGN(\NLW_gth_channel.gthe2_channel_i_RXCHANREALIGN_UNCONNECTED ),
        .RXCHARISCOMMA({\NLW_gth_channel.gthe2_channel_i_RXCHARISCOMMA_UNCONNECTED [7:4],\n_216_gth_channel.gthe2_channel_i ,\n_217_gth_channel.gthe2_channel_i ,\n_218_gth_channel.gthe2_channel_i ,\n_219_gth_channel.gthe2_channel_i }),
        .RXCHARISK({\NLW_gth_channel.gthe2_channel_i_RXCHARISK_UNCONNECTED [7:4],\n_224_gth_channel.gthe2_channel_i ,\n_225_gth_channel.gthe2_channel_i ,PIPE_RXDATAK}),
        .RXCHBONDEN(\<const0> ),
        .RXCHBONDI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .RXCHBONDLEVEL({\<const0> ,\<const0> ,\<const0> }),
        .RXCHBONDMASTER(\<const0> ),
        .RXCHBONDO({\n_120_gth_channel.gthe2_channel_i ,\n_121_gth_channel.gthe2_channel_i ,\n_122_gth_channel.gthe2_channel_i ,\n_123_gth_channel.gthe2_channel_i ,\n_124_gth_channel.gthe2_channel_i }),
        .RXCHBONDSLAVE(\<const0> ),
        .RXCLKCORCNT(\NLW_gth_channel.gthe2_channel_i_RXCLKCORCNT_UNCONNECTED [1:0]),
        .RXCOMINITDET(\NLW_gth_channel.gthe2_channel_i_RXCOMINITDET_UNCONNECTED ),
        .RXCOMMADET(\n_17_gth_channel.gthe2_channel_i ),
        .RXCOMMADETEN(\<const1> ),
        .RXCOMSASDET(\NLW_gth_channel.gthe2_channel_i_RXCOMSASDET_UNCONNECTED ),
        .RXCOMWAKEDET(\NLW_gth_channel.gthe2_channel_i_RXCOMWAKEDET_UNCONNECTED ),
        .RXDATA({\NLW_gth_channel.gthe2_channel_i_RXDATA_UNCONNECTED [63:32],PIPE_RXDATA}),
        .RXDATAVALID(\NLW_gth_channel.gthe2_channel_i_RXDATAVALID_UNCONNECTED [1:0]),
        .RXDDIEN(\<const0> ),
        .RXDFEAGCHOLD(I6),
        .RXDFEAGCOVRDEN(O11),
        .RXDFEAGCTRL({\<const1> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .RXDFECM1EN(\<const0> ),
        .RXDFELFHOLD(I6),
        .RXDFELFOVRDEN(\<const0> ),
        .RXDFELPMRESET(\<const0> ),
        .RXDFESLIDETAP({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .RXDFESLIDETAPADAPTEN(\<const0> ),
        .RXDFESLIDETAPHOLD(\<const0> ),
        .RXDFESLIDETAPID({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .RXDFESLIDETAPINITOVRDEN(\<const0> ),
        .RXDFESLIDETAPONLYADAPTEN(\<const0> ),
        .RXDFESLIDETAPOVRDEN(\<const0> ),
        .RXDFESLIDETAPSTARTED(\NLW_gth_channel.gthe2_channel_i_RXDFESLIDETAPSTARTED_UNCONNECTED ),
        .RXDFESLIDETAPSTROBE(\<const0> ),
        .RXDFESLIDETAPSTROBEDONE(\NLW_gth_channel.gthe2_channel_i_RXDFESLIDETAPSTROBEDONE_UNCONNECTED ),
        .RXDFESLIDETAPSTROBESTARTED(\NLW_gth_channel.gthe2_channel_i_RXDFESLIDETAPSTROBESTARTED_UNCONNECTED ),
        .RXDFESTADAPTDONE(\NLW_gth_channel.gthe2_channel_i_RXDFESTADAPTDONE_UNCONNECTED ),
        .RXDFETAP2HOLD(\<const0> ),
        .RXDFETAP2OVRDEN(\<const0> ),
        .RXDFETAP3HOLD(\<const0> ),
        .RXDFETAP3OVRDEN(\<const0> ),
        .RXDFETAP4HOLD(\<const0> ),
        .RXDFETAP4OVRDEN(\<const0> ),
        .RXDFETAP5HOLD(\<const0> ),
        .RXDFETAP5OVRDEN(\<const0> ),
        .RXDFETAP6HOLD(\<const0> ),
        .RXDFETAP6OVRDEN(\<const0> ),
        .RXDFETAP7HOLD(\<const0> ),
        .RXDFETAP7OVRDEN(\<const0> ),
        .RXDFEUTHOLD(\<const0> ),
        .RXDFEUTOVRDEN(\<const0> ),
        .RXDFEVPHOLD(\<const0> ),
        .RXDFEVPOVRDEN(\<const0> ),
        .RXDFEVSEN(\<const0> ),
        .RXDFEXYDEN(\<const1> ),
        .RXDISPERR(\NLW_gth_channel.gthe2_channel_i_RXDISPERR_UNCONNECTED [7:0]),
        .RXDLYBYPASS(\<const1> ),
        .RXDLYEN(\<const0> ),
        .RXDLYOVRDEN(\<const0> ),
        .RXDLYSRESET(\<const0> ),
        .RXDLYSRESETDONE(gt_rxdlysresetdone),
        .RXELECIDLE(PIPE_RXELECIDLE),
        .RXELECIDLEMODE({\<const0> ,\<const0> }),
        .RXGEARBOXSLIP(\<const0> ),
        .RXHEADER(\NLW_gth_channel.gthe2_channel_i_RXHEADER_UNCONNECTED [5:0]),
        .RXHEADERVALID(\NLW_gth_channel.gthe2_channel_i_RXHEADERVALID_UNCONNECTED [1:0]),
        .RXLPMEN(O11),
        .RXLPMHFHOLD(I6),
        .RXLPMHFOVRDEN(\<const0> ),
        .RXLPMLFHOLD(I6),
        .RXLPMLFKLOVRDEN(\<const0> ),
        .RXMCOMMAALIGNEN(I5),
        .RXMONITOROUT(\NLW_gth_channel.gthe2_channel_i_RXMONITOROUT_UNCONNECTED [6:0]),
        .RXMONITORSEL({\<const0> ,\<const0> }),
        .RXNOTINTABLE(\NLW_gth_channel.gthe2_channel_i_RXNOTINTABLE_UNCONNECTED [7:0]),
        .RXOOBRESET(\<const0> ),
        .RXOSCALRESET(\<const0> ),
        .RXOSHOLD(\<const0> ),
        .RXOSINTCFG({\<const0> ,\<const1> ,\<const1> ,\<const0> }),
        .RXOSINTEN(\<const1> ),
        .RXOSINTHOLD(\<const0> ),
        .RXOSINTID0({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .RXOSINTNTRLEN(\<const0> ),
        .RXOSINTOVRDEN(\<const0> ),
        .RXOSINTSTARTED(\NLW_gth_channel.gthe2_channel_i_RXOSINTSTARTED_UNCONNECTED ),
        .RXOSINTSTROBE(\<const0> ),
        .RXOSINTSTROBEDONE(\NLW_gth_channel.gthe2_channel_i_RXOSINTSTROBEDONE_UNCONNECTED ),
        .RXOSINTSTROBESTARTED(\NLW_gth_channel.gthe2_channel_i_RXOSINTSTROBESTARTED_UNCONNECTED ),
        .RXOSINTTESTOVRDEN(\<const0> ),
        .RXOSOVRDEN(\<const0> ),
        .RXOUTCLK(pipe_rxoutclk_out),
        .RXOUTCLKFABRIC(\NLW_gth_channel.gthe2_channel_i_RXOUTCLKFABRIC_UNCONNECTED ),
        .RXOUTCLKPCS(\NLW_gth_channel.gthe2_channel_i_RXOUTCLKPCS_UNCONNECTED ),
        .RXOUTCLKSEL({\<const0> ,\<const0> ,\<const0> }),
        .RXPCOMMAALIGNEN(O11),
        .RXPCSRESET(\<const0> ),
        .RXPD(PIPE_POWERDOWN),
        .RXPHALIGN(\<const0> ),
        .RXPHALIGNDONE(p_104_out),
        .RXPHALIGNEN(\<const0> ),
        .RXPHDLYPD(\<const0> ),
        .RXPHDLYRESET(\<const0> ),
        .RXPHMONITOR(\NLW_gth_channel.gthe2_channel_i_RXPHMONITOR_UNCONNECTED [4:0]),
        .RXPHOVRDEN(\<const0> ),
        .RXPHSLIPMONITOR(\NLW_gth_channel.gthe2_channel_i_RXPHSLIPMONITOR_UNCONNECTED [4:0]),
        .RXPMARESET(GT_RXPMARESET021_out),
        .RXPMARESETDONE(RATE_RXPMARESETDONE),
        .RXPOLARITY(PIPE_RXPOLARITY),
        .RXPRBSCNTRESET(pipe_rxprbscntreset),
        .RXPRBSERR(pipe_rxprbserr),
        .RXPRBSSEL(pipe_rxprbssel),
        .RXQPIEN(\<const0> ),
        .RXQPISENN(\NLW_gth_channel.gthe2_channel_i_RXQPISENN_UNCONNECTED ),
        .RXQPISENP(\NLW_gth_channel.gthe2_channel_i_RXQPISENP_UNCONNECTED ),
        .RXRATE({\<const0> ,\<const0> ,RXRATE}),
        .RXRATEDONE(RATE_RXRATEDONE),
        .RXRATEMODE(\<const0> ),
        .RXRESETDONE(USER_RXRESETDONE),
        .RXSLIDE(PIPE_RXSLIDE),
        .RXSTARTOFSEQ(\NLW_gth_channel.gthe2_channel_i_RXSTARTOFSEQ_UNCONNECTED [1:0]),
        .RXSTATUS(PIPE_RXSTATUS),
        .RXSYNCALLIN(I7),
        .RXSYNCDONE(SYNC_RXSYNCDONE),
        .RXSYNCIN(I8),
        .RXSYNCMODE(\<const0> ),
        .RXSYNCOUT(\n_40_gth_channel.gthe2_channel_i ),
        .RXSYSCLKSEL({\<const0> ,RXSYSCLKSEL}),
        .RXUSERRDY(I9),
        .RXUSRCLK(pipe_rxusrclk_in),
        .RXUSRCLK2(pipe_rxusrclk_in),
        .RXVALID(O2),
        .SETERRSTATUS(\<const0> ),
        .SIGVALIDCLK(USER_OOBCLK),
        .TSTIN({\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .TX8B10BBYPASS({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .TX8B10BEN(O11),
        .TXBUFDIFFCTRL({\<const1> ,\<const0> ,\<const0> }),
        .TXBUFSTATUS(\NLW_gth_channel.gthe2_channel_i_TXBUFSTATUS_UNCONNECTED [1:0]),
        .TXCHARDISPMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,PIPE_TXCOMPLIANCE}),
        .TXCHARDISPVAL({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .TXCHARISK({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,PIPE_TXDATAK}),
        .TXCOMFINISH(\NLW_gth_channel.gthe2_channel_i_TXCOMFINISH_UNCONNECTED ),
        .TXCOMINIT(\<const0> ),
        .TXCOMSAS(\<const0> ),
        .TXCOMWAKE(\<const0> ),
        .TXDATA({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,PIPE_TXDATA}),
        .TXDEEMPH(PIPE_TXDEEMPH),
        .TXDETECTRX(pipe_tx_rcvr_det),
        .TXDIFFCTRL({\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .TXDIFFPD(\<const0> ),
        .TXDLYBYPASS(\<const0> ),
        .TXDLYEN(\<const0> ),
        .TXDLYHOLD(\<const0> ),
        .TXDLYOVRDEN(\<const0> ),
        .TXDLYSRESET(I10),
        .TXDLYSRESETDONE(gt_txdlysresetdone),
        .TXDLYUPDOWN(\<const0> ),
        .TXELECIDLE(PIPE_TXELECIDLE),
        .TXGEARBOXREADY(\NLW_gth_channel.gthe2_channel_i_TXGEARBOXREADY_UNCONNECTED ),
        .TXHEADER({\<const0> ,\<const0> ,\<const0> }),
        .TXINHIBIT(\<const0> ),
        .TXMAINCURSOR(TXMAINCURSOR),
        .TXMARGIN(PIPETXMARGIN),
        .TXOUTCLK(\n_45_gth_channel.gthe2_channel_i ),
        .TXOUTCLKFABRIC(\NLW_gth_channel.gthe2_channel_i_TXOUTCLKFABRIC_UNCONNECTED ),
        .TXOUTCLKPCS(\NLW_gth_channel.gthe2_channel_i_TXOUTCLKPCS_UNCONNECTED ),
        .TXOUTCLKSEL({\<const0> ,\<const0> ,\<const0> }),
        .TXPCSRESET(\<const0> ),
        .TXPD(PIPE_POWERDOWN),
        .TXPDELECIDLEMODE(\<const0> ),
        .TXPHALIGN(I11),
        .TXPHALIGNDONE(p_106_out),
        .TXPHALIGNEN(\<const1> ),
        .TXPHDLYPD(\<const0> ),
        .TXPHDLYRESET(\<const0> ),
        .TXPHDLYTSTCLK(\<const0> ),
        .TXPHINIT(I12),
        .TXPHINITDONE(gt_txphinitdone),
        .TXPHOVRDEN(\<const0> ),
        .TXPIPPMEN(\<const0> ),
        .TXPIPPMOVRDEN(\<const0> ),
        .TXPIPPMPD(\<const0> ),
        .TXPIPPMSEL(\<const0> ),
        .TXPIPPMSTEPSIZE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .TXPISOPD(\<const0> ),
        .TXPMARESET(GT_RXPMARESET021_out),
        .TXPMARESETDONE(\NLW_gth_channel.gthe2_channel_i_TXPMARESETDONE_UNCONNECTED ),
        .TXPOLARITY(\<const0> ),
        .TXPOSTCURSOR(TXPOSTCURSOR),
        .TXPOSTCURSORINV(\<const0> ),
        .TXPRBSFORCEERR(pipe_txprbsforceerr),
        .TXPRBSSEL(pipe_txprbssel),
        .TXPRECURSOR(TXPRECURSOR),
        .TXPRECURSORINV(\<const0> ),
        .TXQPIBIASEN(\<const0> ),
        .TXQPISENN(\NLW_gth_channel.gthe2_channel_i_TXQPISENN_UNCONNECTED ),
        .TXQPISENP(\NLW_gth_channel.gthe2_channel_i_TXQPISENP_UNCONNECTED ),
        .TXQPISTRONGPDOWN(\<const0> ),
        .TXQPIWEAKPUP(\<const0> ),
        .TXRATE({\<const0> ,\<const0> ,RXRATE}),
        .TXRATEDONE(RATE_TXRATEDONE),
        .TXRATEMODE(\<const0> ),
        .TXRESETDONE(USER_TXRESETDONE),
        .TXSEQUENCE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .TXSTARTSEQ(\<const0> ),
        .TXSWING(pipe_tx_swing),
        .TXSYNCALLIN(I13),
        .TXSYNCDONE(SYNC_TXSYNCDONE),
        .TXSYNCIN(I14),
        .TXSYNCMODE(\<const0> ),
        .TXSYNCOUT(\n_56_gth_channel.gthe2_channel_i ),
        .TXSYSCLKSEL({\<const0> ,RXSYSCLKSEL}),
        .TXUSERRDY(I9),
        .TXUSRCLK(pipe_pclk_in),
        .TXUSRCLK2(pipe_pclk_in));
endmodule

(* ORIG_REF_NAME = "vc709_pcie_x8_gen3_gt_wrapper" *) 
module vc709_pcie_x8_gen3vc709_pcie_x8_gen3_gt_wrapper_0
   (D,
    ext_ch_gt_drprdy,
    pci_exp_txn,
    pci_exp_txp,
    RATE_PHYSTATUS,
    O1,
    gt_rxdlysresetdone,
    PIPE_RXELECIDLE,
    pipe_rxoutclk_out,
    p_154_out,
    RATE_RXPMARESETDONE,
    pipe_rxprbserr,
    RATE_RXRATEDONE,
    USER_RXRESETDONE,
    SYNC_RXSYNCDONE,
    O2,
    gt_txdlysresetdone,
    p_156_out,
    gt_txphinitdone,
    RATE_TXRATEDONE,
    USER_TXRESETDONE,
    SYNC_TXSYNCDONE,
    ext_ch_gt_drpdo,
    PIPE_RXSTATUS,
    PIPE_RXDATA,
    PIPE_RXDATAK,
    GT_CPLLPD041_out,
    GT_CPLLRESET039_out,
    pipe_dclk_in,
    I1,
    I2,
    pci_exp_rxn,
    pci_exp_rxp,
    sys_clk,
    rst_gtreset,
    I3,
    I4,
    I5,
    I6,
    I7,
    GT_RXPMARESET034_out,
    PIPE_RXPOLARITY,
    pipe_rxprbscntreset,
    PIPE_RXSLIDE,
    I8,
    I9,
    I10,
    pipe_rxusrclk_in,
    USER_OOBCLK,
    PIPE_TXDEEMPH,
    pipe_tx_rcvr_det,
    I11,
    PIPE_TXELECIDLE,
    I12,
    I13,
    pipe_txprbsforceerr,
    pipe_tx_swing,
    I14,
    I15,
    pipe_pclk_in,
    DRPDI,
    PIPE_POWERDOWN,
    RXSYSCLKSEL,
    pipe_loopback,
    pipe_rxprbssel,
    RXRATE,
    PIPETXMARGIN,
    pipe_txprbssel,
    TXPOSTCURSOR,
    TXPRECURSOR,
    PIPE_TXDATA,
    TXMAINCURSOR,
    PIPE_TXCOMPLIANCE,
    PIPE_TXDATAK,
    DRPADDR);
  output [0:0]D;
  output [0:0]ext_ch_gt_drprdy;
  output [0:0]pci_exp_txn;
  output [0:0]pci_exp_txp;
  output RATE_PHYSTATUS;
  output O1;
  output [0:0]gt_rxdlysresetdone;
  output [0:0]PIPE_RXELECIDLE;
  output [0:0]pipe_rxoutclk_out;
  output p_154_out;
  output RATE_RXPMARESETDONE;
  output [0:0]pipe_rxprbserr;
  output RATE_RXRATEDONE;
  output USER_RXRESETDONE;
  output SYNC_RXSYNCDONE;
  output O2;
  output [0:0]gt_txdlysresetdone;
  output p_156_out;
  output [0:0]gt_txphinitdone;
  output RATE_TXRATEDONE;
  output USER_TXRESETDONE;
  output SYNC_TXSYNCDONE;
  output [15:0]ext_ch_gt_drpdo;
  output [2:0]PIPE_RXSTATUS;
  output [31:0]PIPE_RXDATA;
  output [1:0]PIPE_RXDATAK;
  input GT_CPLLPD041_out;
  input GT_CPLLRESET039_out;
  input pipe_dclk_in;
  input I1;
  input I2;
  input [0:0]pci_exp_rxn;
  input [0:0]pci_exp_rxp;
  input sys_clk;
  input rst_gtreset;
  input I3;
  input I4;
  input I5;
  input I6;
  input I7;
  input GT_RXPMARESET034_out;
  input [0:0]PIPE_RXPOLARITY;
  input pipe_rxprbscntreset;
  input [0:0]PIPE_RXSLIDE;
  input I8;
  input I9;
  input I10;
  input pipe_rxusrclk_in;
  input USER_OOBCLK;
  input [0:0]PIPE_TXDEEMPH;
  input pipe_tx_rcvr_det;
  input I11;
  input [0:0]PIPE_TXELECIDLE;
  input I12;
  input I13;
  input pipe_txprbsforceerr;
  input pipe_tx_swing;
  input I14;
  input I15;
  input pipe_pclk_in;
  input [15:0]DRPDI;
  input [1:0]PIPE_POWERDOWN;
  input [0:0]RXSYSCLKSEL;
  input [2:0]pipe_loopback;
  input [2:0]pipe_rxprbssel;
  input [0:0]RXRATE;
  input [2:0]PIPETXMARGIN;
  input [2:0]pipe_txprbssel;
  input [4:0]TXPOSTCURSOR;
  input [4:0]TXPRECURSOR;
  input [31:0]PIPE_TXDATA;
  input [6:0]TXMAINCURSOR;
  input [0:0]PIPE_TXCOMPLIANCE;
  input [1:0]PIPE_TXDATAK;
  input [8:0]DRPADDR;

  wire \<const0> ;
  wire \<const1> ;
  wire [0:0]D;
  wire [8:0]DRPADDR;
  wire [15:0]DRPDI;
  wire GT_CPLLPD041_out;
  wire GT_CPLLRESET039_out;
  wire GT_RXPMARESET034_out;
  wire I1;
  wire I10;
  wire I11;
  wire I12;
  wire I13;
  wire I14;
  wire I15;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire O2;
  wire [2:0]PIPETXMARGIN;
  wire [1:0]PIPE_POWERDOWN;
  wire [31:0]PIPE_RXDATA;
  wire [1:0]PIPE_RXDATAK;
  wire [0:0]PIPE_RXELECIDLE;
  wire [0:0]PIPE_RXPOLARITY;
  wire [0:0]PIPE_RXSLIDE;
  wire [2:0]PIPE_RXSTATUS;
  wire [0:0]PIPE_TXCOMPLIANCE;
  wire [31:0]PIPE_TXDATA;
  wire [1:0]PIPE_TXDATAK;
  wire [0:0]PIPE_TXDEEMPH;
  wire [0:0]PIPE_TXELECIDLE;
  wire RATE_PHYSTATUS;
  wire RATE_RXPMARESETDONE;
  wire RATE_RXRATEDONE;
  wire RATE_TXRATEDONE;
  wire [0:0]RXRATE;
  wire [0:0]RXSYSCLKSEL;
  wire SYNC_RXSYNCDONE;
  wire SYNC_TXSYNCDONE;
  wire [6:0]TXMAINCURSOR;
  wire [4:0]TXPOSTCURSOR;
  wire [4:0]TXPRECURSOR;
  wire USER_OOBCLK;
  wire USER_RXRESETDONE;
  wire USER_TXRESETDONE;
  wire [15:0]ext_ch_gt_drpdo;
  wire [0:0]ext_ch_gt_drprdy;
  wire [0:0]gt_rxdlysresetdone;
  wire [0:0]gt_txdlysresetdone;
  wire [0:0]gt_txphinitdone;
  wire \n_10_gth_channel.gthe2_channel_i ;
  wire \n_114_gth_channel.gthe2_channel_i ;
  wire \n_115_gth_channel.gthe2_channel_i ;
  wire \n_116_gth_channel.gthe2_channel_i ;
  wire \n_11_gth_channel.gthe2_channel_i ;
  wire \n_120_gth_channel.gthe2_channel_i ;
  wire \n_121_gth_channel.gthe2_channel_i ;
  wire \n_122_gth_channel.gthe2_channel_i ;
  wire \n_123_gth_channel.gthe2_channel_i ;
  wire \n_124_gth_channel.gthe2_channel_i ;
  wire \n_14_gth_channel.gthe2_channel_i ;
  wire \n_17_gth_channel.gthe2_channel_i ;
  wire \n_216_gth_channel.gthe2_channel_i ;
  wire \n_217_gth_channel.gthe2_channel_i ;
  wire \n_218_gth_channel.gthe2_channel_i ;
  wire \n_219_gth_channel.gthe2_channel_i ;
  wire \n_224_gth_channel.gthe2_channel_i ;
  wire \n_225_gth_channel.gthe2_channel_i ;
  wire \n_40_gth_channel.gthe2_channel_i ;
  wire \n_45_gth_channel.gthe2_channel_i ;
  wire \n_56_gth_channel.gthe2_channel_i ;
  wire \n_57_gth_channel.gthe2_channel_i ;
  wire \n_58_gth_channel.gthe2_channel_i ;
  wire \n_59_gth_channel.gthe2_channel_i ;
  wire \n_60_gth_channel.gthe2_channel_i ;
  wire \n_61_gth_channel.gthe2_channel_i ;
  wire \n_62_gth_channel.gthe2_channel_i ;
  wire \n_63_gth_channel.gthe2_channel_i ;
  wire \n_64_gth_channel.gthe2_channel_i ;
  wire \n_65_gth_channel.gthe2_channel_i ;
  wire \n_66_gth_channel.gthe2_channel_i ;
  wire \n_67_gth_channel.gthe2_channel_i ;
  wire \n_68_gth_channel.gthe2_channel_i ;
  wire \n_69_gth_channel.gthe2_channel_i ;
  wire \n_70_gth_channel.gthe2_channel_i ;
  wire \n_71_gth_channel.gthe2_channel_i ;
  wire p_154_out;
  wire p_156_out;
  wire [0:0]pci_exp_rxn;
  wire [0:0]pci_exp_rxp;
  wire [0:0]pci_exp_txn;
  wire [0:0]pci_exp_txp;
  wire pipe_dclk_in;
  wire [2:0]pipe_loopback;
  wire pipe_pclk_in;
  wire [0:0]pipe_rxoutclk_out;
  wire pipe_rxprbscntreset;
  wire [0:0]pipe_rxprbserr;
  wire [2:0]pipe_rxprbssel;
  wire pipe_rxusrclk_in;
  wire pipe_tx_rcvr_det;
  wire pipe_tx_swing;
  wire pipe_txprbsforceerr;
  wire [2:0]pipe_txprbssel;
  wire rst_gtreset;
  wire sys_clk;
  wire \NLW_gth_channel.gthe2_channel_i_CPLLFBCLKLOST_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_CPLLREFCLKLOST_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_EYESCANDATAERROR_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_GTREFCLKMONITOR_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RSOSINTDONE_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXCHANBONDSEQ_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXCHANREALIGN_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXCOMINITDET_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXCOMSASDET_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXCOMWAKEDET_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXDFESLIDETAPSTARTED_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXDFESLIDETAPSTROBEDONE_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXDFESLIDETAPSTROBESTARTED_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXDFESTADAPTDONE_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXOSINTSTARTED_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXOSINTSTROBEDONE_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXOSINTSTROBESTARTED_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXOUTCLKFABRIC_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXOUTCLKPCS_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXQPISENN_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXQPISENP_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_TXCOMFINISH_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_TXGEARBOXREADY_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_TXOUTCLKFABRIC_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_TXOUTCLKPCS_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_TXPMARESETDONE_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_TXQPISENN_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_TXQPISENP_UNCONNECTED ;
  wire [15:0]\NLW_gth_channel.gthe2_channel_i_PCSRSVDOUT_UNCONNECTED ;
  wire [7:4]\NLW_gth_channel.gthe2_channel_i_RXCHARISCOMMA_UNCONNECTED ;
  wire [7:4]\NLW_gth_channel.gthe2_channel_i_RXCHARISK_UNCONNECTED ;
  wire [1:0]\NLW_gth_channel.gthe2_channel_i_RXCLKCORCNT_UNCONNECTED ;
  wire [63:32]\NLW_gth_channel.gthe2_channel_i_RXDATA_UNCONNECTED ;
  wire [1:0]\NLW_gth_channel.gthe2_channel_i_RXDATAVALID_UNCONNECTED ;
  wire [7:0]\NLW_gth_channel.gthe2_channel_i_RXDISPERR_UNCONNECTED ;
  wire [5:0]\NLW_gth_channel.gthe2_channel_i_RXHEADER_UNCONNECTED ;
  wire [1:0]\NLW_gth_channel.gthe2_channel_i_RXHEADERVALID_UNCONNECTED ;
  wire [6:0]\NLW_gth_channel.gthe2_channel_i_RXMONITOROUT_UNCONNECTED ;
  wire [7:0]\NLW_gth_channel.gthe2_channel_i_RXNOTINTABLE_UNCONNECTED ;
  wire [4:0]\NLW_gth_channel.gthe2_channel_i_RXPHMONITOR_UNCONNECTED ;
  wire [4:0]\NLW_gth_channel.gthe2_channel_i_RXPHSLIPMONITOR_UNCONNECTED ;
  wire [1:0]\NLW_gth_channel.gthe2_channel_i_RXSTARTOFSEQ_UNCONNECTED ;
  wire [1:0]\NLW_gth_channel.gthe2_channel_i_TXBUFSTATUS_UNCONNECTED ;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
(* BOX_TYPE = "PRIMITIVE" *) 
   GTHE2_CHANNEL #(
    .ACJTAG_DEBUG_MODE(1'b0),
    .ACJTAG_MODE(1'b0),
    .ACJTAG_RESET(1'b0),
    .ADAPT_CFG0(20'h00C10),
    .ALIGN_COMMA_DOUBLE("FALSE"),
    .ALIGN_COMMA_ENABLE(10'b1111111111),
    .ALIGN_COMMA_WORD(1),
    .ALIGN_MCOMMA_DET("TRUE"),
    .ALIGN_MCOMMA_VALUE(10'b1010000011),
    .ALIGN_PCOMMA_DET("TRUE"),
    .ALIGN_PCOMMA_VALUE(10'b0101111100),
    .A_RXOSCALRESET(1'b0),
    .CBCC_DATA_SOURCE_SEL("DECODED"),
    .CFOK_CFG(42'h24800040E80),
    .CFOK_CFG2(6'b100000),
    .CFOK_CFG3(6'b100000),
    .CHAN_BOND_KEEP_ALIGN("TRUE"),
    .CHAN_BOND_MAX_SKEW(7),
    .CHAN_BOND_SEQ_1_1(10'b0001001010),
    .CHAN_BOND_SEQ_1_2(10'b0001001010),
    .CHAN_BOND_SEQ_1_3(10'b0001001010),
    .CHAN_BOND_SEQ_1_4(10'b0110111100),
    .CHAN_BOND_SEQ_1_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_1(10'b0001000101),
    .CHAN_BOND_SEQ_2_2(10'b0001000101),
    .CHAN_BOND_SEQ_2_3(10'b0001000101),
    .CHAN_BOND_SEQ_2_4(10'b0110111100),
    .CHAN_BOND_SEQ_2_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_USE("TRUE"),
    .CHAN_BOND_SEQ_LEN(4),
    .CLK_CORRECT_USE("TRUE"),
    .CLK_COR_KEEP_IDLE("TRUE"),
    .CLK_COR_MAX_LAT(15),
    .CLK_COR_MIN_LAT(13),
    .CLK_COR_PRECEDENCE("TRUE"),
    .CLK_COR_REPEAT_WAIT(0),
    .CLK_COR_SEQ_1_1(10'b0100011100),
    .CLK_COR_SEQ_1_2(10'b0000000000),
    .CLK_COR_SEQ_1_3(10'b0000000000),
    .CLK_COR_SEQ_1_4(10'b0000000000),
    .CLK_COR_SEQ_1_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_1(10'b0000000000),
    .CLK_COR_SEQ_2_2(10'b0000000000),
    .CLK_COR_SEQ_2_3(10'b0000000000),
    .CLK_COR_SEQ_2_4(10'b0000000000),
    .CLK_COR_SEQ_2_ENABLE(4'b0000),
    .CLK_COR_SEQ_2_USE("FALSE"),
    .CLK_COR_SEQ_LEN(1),
    .CPLL_CFG(29'h00A407CC),
    .CPLL_FBDIV(5),
    .CPLL_FBDIV_45(5),
    .CPLL_INIT_CFG(24'h00001E),
    .CPLL_LOCK_CFG(16'h01E8),
    .CPLL_REFCLK_DIV(1),
    .DEC_MCOMMA_DETECT("TRUE"),
    .DEC_PCOMMA_DETECT("TRUE"),
    .DEC_VALID_COMMA_ONLY("FALSE"),
    .DMONITOR_CFG(24'h000AB1),
    .ES_CLK_PHASE_SEL(1'b0),
    .ES_CONTROL(6'b000000),
    .ES_ERRDET_EN("FALSE"),
    .ES_EYE_SCAN_EN("TRUE"),
    .ES_HORZ_OFFSET(12'h000),
    .ES_PMA_CFG(10'b0000000000),
    .ES_PRESCALE(5'b00000),
    .ES_QUALIFIER(80'h00000000000000000000),
    .ES_QUAL_MASK(80'h00000000000000000000),
    .ES_SDATA_MASK(80'h00000000000000000000),
    .ES_VERT_OFFSET(9'b000000000),
    .FTS_DESKEW_SEQ_ENABLE(4'b1111),
    .FTS_LANE_DESKEW_CFG(4'b1111),
    .FTS_LANE_DESKEW_EN("TRUE"),
    .GEARBOX_MODE(3'b000),
    .IS_CLKRSVD0_INVERTED(1'b0),
    .IS_CLKRSVD1_INVERTED(1'b0),
    .IS_CPLLLOCKDETCLK_INVERTED(1'b0),
    .IS_DMONITORCLK_INVERTED(1'b0),
    .IS_DRPCLK_INVERTED(1'b0),
    .IS_GTGREFCLK_INVERTED(1'b0),
    .IS_RXUSRCLK2_INVERTED(1'b0),
    .IS_RXUSRCLK_INVERTED(1'b0),
    .IS_SIGVALIDCLK_INVERTED(1'b0),
    .IS_TXPHDLYTSTCLK_INVERTED(1'b0),
    .IS_TXUSRCLK2_INVERTED(1'b0),
    .IS_TXUSRCLK_INVERTED(1'b0),
    .LOOPBACK_CFG(1'b1),
    .OUTREFCLK_SEL_INV(2'b11),
    .PCS_PCIE_EN("TRUE"),
    .PCS_RSVD_ATTR(48'h000000000140),
    .PD_TRANS_TIME_FROM_P2(12'h03C),
    .PD_TRANS_TIME_NONE_P2(8'h09),
    .PD_TRANS_TIME_TO_P2(8'h64),
    .PMA_RSV(32'b00000000000000000000000010000000),
    .PMA_RSV2(32'b00011100000000000000000000001010),
    .PMA_RSV3(2'b00),
    .PMA_RSV4(15'b000000000001000),
    .PMA_RSV5(4'b0000),
    .RESET_POWERSAVE_DISABLE(1'b0),
    .RXBUFRESET_TIME(5'b00001),
    .RXBUF_ADDR_MODE("FULL"),
    .RXBUF_EIDLE_HI_CNT(4'b0100),
    .RXBUF_EIDLE_LO_CNT(4'b0000),
    .RXBUF_EN("TRUE"),
    .RXBUF_RESET_ON_CB_CHANGE("TRUE"),
    .RXBUF_RESET_ON_COMMAALIGN("FALSE"),
    .RXBUF_RESET_ON_EIDLE("TRUE"),
    .RXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .RXBUF_THRESH_OVFLW(61),
    .RXBUF_THRESH_OVRD("FALSE"),
    .RXBUF_THRESH_UNDFLW(4),
    .RXCDRFREQRESET_TIME(5'b00001),
    .RXCDRPHRESET_TIME(5'b00001),
    .RXCDR_CFG(83'h0002007FE2000C2080018),
    .RXCDR_FR_RESET_ON_EIDLE(1'b0),
    .RXCDR_HOLD_DURING_EIDLE(1'b1),
    .RXCDR_LOCK_CFG(6'b010101),
    .RXCDR_PH_RESET_ON_EIDLE(1'b0),
    .RXDFELPMRESET_TIME(7'b0001111),
    .RXDLY_CFG(16'h001F),
    .RXDLY_LCFG(9'h030),
    .RXDLY_TAP_CFG(16'h0000),
    .RXGEARBOX_EN("FALSE"),
    .RXISCANRESET_TIME(5'b00001),
    .RXLPM_HF_CFG(14'b00001000000000),
    .RXLPM_LF_CFG(18'b001001000000000000),
    .RXOOB_CFG(7'b0000110),
    .RXOOB_CLK_CFG("FABRIC"),
    .RXOSCALRESET_TIME(5'b00011),
    .RXOSCALRESET_TIMEOUT(5'b00000),
    .RXOUT_DIV(2),
    .RXPCSRESET_TIME(5'b00001),
    .RXPHDLY_CFG(24'h004020),
    .RXPH_CFG(24'hC00002),
    .RXPH_MONITOR_SEL(5'b00000),
    .RXPI_CFG0(2'b00),
    .RXPI_CFG1(2'b11),
    .RXPI_CFG2(2'b11),
    .RXPI_CFG3(2'b11),
    .RXPI_CFG4(1'b0),
    .RXPI_CFG5(1'b0),
    .RXPI_CFG6(3'b100),
    .RXPMARESET_TIME(5'b00011),
    .RXPRBS_ERR_LOOPBACK(1'b0),
    .RXSLIDE_AUTO_WAIT(7),
    .RXSLIDE_MODE("PMA"),
    .RXSYNC_MULTILANE(1'b1),
    .RXSYNC_OVRD(1'b1),
    .RXSYNC_SKIP_DA(1'b0),
    .RX_BIAS_CFG(24'b000011000000000000010000),
    .RX_BUFFER_CFG(6'b000000),
    .RX_CLK25_DIV(4),
    .RX_CLKMUX_PD(1'b1),
    .RX_CM_SEL(2'b11),
    .RX_CM_TRIM(4'b1010),
    .RX_DATA_WIDTH(20),
    .RX_DDI_SEL(6'b000000),
    .RX_DEBUG_CFG(14'b00000011000000),
    .RX_DEFER_RESET_BUF_EN("TRUE"),
    .RX_DFELPM_CFG0(4'b0110),
    .RX_DFELPM_CFG1(1'b0),
    .RX_DFELPM_KLKH_AGC_STUP_EN(1'b1),
    .RX_DFE_AGC_CFG0(2'b00),
    .RX_DFE_AGC_CFG1(3'b100),
    .RX_DFE_AGC_CFG2(4'b0000),
    .RX_DFE_AGC_OVRDEN(1'b1),
    .RX_DFE_GAIN_CFG(23'h0020C0),
    .RX_DFE_H2_CFG(12'b000000000000),
    .RX_DFE_H3_CFG(12'b000001000000),
    .RX_DFE_H4_CFG(11'b00011100000),
    .RX_DFE_H5_CFG(11'b00011100000),
    .RX_DFE_H6_CFG(11'b00000100000),
    .RX_DFE_H7_CFG(11'b00000100000),
    .RX_DFE_KL_CFG(33'b000000000000000000000001100010000),
    .RX_DFE_KL_LPM_KH_CFG0(2'b10),
    .RX_DFE_KL_LPM_KH_CFG1(3'b010),
    .RX_DFE_KL_LPM_KH_CFG2(4'b0010),
    .RX_DFE_KL_LPM_KH_OVRDEN(1'b1),
    .RX_DFE_KL_LPM_KL_CFG0(2'b10),
    .RX_DFE_KL_LPM_KL_CFG1(3'b010),
    .RX_DFE_KL_LPM_KL_CFG2(4'b0010),
    .RX_DFE_KL_LPM_KL_OVRDEN(1'b1),
    .RX_DFE_LPM_CFG(16'h0080),
    .RX_DFE_LPM_HOLD_DURING_EIDLE(1'b1),
    .RX_DFE_ST_CFG(54'h00C100000C003F),
    .RX_DFE_UT_CFG(17'b00011100000000000),
    .RX_DFE_VP_CFG(17'b00011101010100011),
    .RX_DISPERR_SEQ_MATCH("TRUE"),
    .RX_INT_DATAWIDTH(0),
    .RX_OS_CFG(13'b0000010000000),
    .RX_SIG_VALID_DLY(4),
    .RX_XCLK_SEL("RXREC"),
    .SAS_MAX_COM(64),
    .SAS_MIN_COM(36),
    .SATA_BURST_SEQ_LEN(4'b1111),
    .SATA_BURST_VAL(3'b100),
    .SATA_CPLL_CFG("VCO_3000MHZ"),
    .SATA_EIDLE_VAL(3'b100),
    .SATA_MAX_BURST(8),
    .SATA_MAX_INIT(21),
    .SATA_MAX_WAKE(7),
    .SATA_MIN_BURST(4),
    .SATA_MIN_INIT(12),
    .SATA_MIN_WAKE(4),
    .SHOW_REALIGN_COMMA("FALSE"),
    .SIM_CPLLREFCLK_SEL(3'b001),
    .SIM_RECEIVER_DETECT_PASS("TRUE"),
    .SIM_RESET_SPEEDUP("FALSE"),
    .SIM_TX_EIDLE_DRIVE_LEVEL("1"),
    .SIM_VERSION("2.0"),
    .TERM_RCAL_CFG(15'b100001000010000),
    .TERM_RCAL_OVRD(3'b000),
    .TRANS_TIME_RATE(8'h0E),
    .TST_RSV(32'h00000000),
    .TXBUF_EN("FALSE"),
    .TXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .TXDLY_CFG(16'h001F),
    .TXDLY_LCFG(9'h030),
    .TXDLY_TAP_CFG(16'h0000),
    .TXGEARBOX_EN("FALSE"),
    .TXOOB_CFG(1'b1),
    .TXOUT_DIV(2),
    .TXPCSRESET_TIME(5'b00001),
    .TXPHDLY_CFG(24'h084020),
    .TXPH_CFG(16'h0780),
    .TXPH_MONITOR_SEL(5'b00000),
    .TXPI_CFG0(2'b00),
    .TXPI_CFG1(2'b00),
    .TXPI_CFG2(2'b00),
    .TXPI_CFG3(1'b0),
    .TXPI_CFG4(1'b0),
    .TXPI_CFG5(3'b100),
    .TXPI_GREY_SEL(1'b0),
    .TXPI_INVSTROBE_SEL(1'b0),
    .TXPI_PPMCLK_SEL("TXUSRCLK2"),
    .TXPI_PPM_CFG(8'b00000000),
    .TXPI_SYNFREQ_PPM(3'b000),
    .TXPMARESET_TIME(5'b00011),
    .TXSYNC_MULTILANE(1'b1),
    .TXSYNC_OVRD(1'b1),
    .TXSYNC_SKIP_DA(1'b0),
    .TX_CLK25_DIV(4),
    .TX_CLKMUX_PD(1'b1),
    .TX_DATA_WIDTH(20),
    .TX_DEEMPH0(6'b010100),
    .TX_DEEMPH1(6'b001011),
    .TX_DRIVE_MODE("PIPE"),
    .TX_EIDLE_ASSERT_DELAY(3'b100),
    .TX_EIDLE_DEASSERT_DELAY(3'b100),
    .TX_INT_DATAWIDTH(0),
    .TX_LOOPBACK_DRIVE_HIZ("FALSE"),
    .TX_MAINCURSOR_SEL(1'b0),
    .TX_MARGIN_FULL_0(7'b1001111),
    .TX_MARGIN_FULL_1(7'b1001110),
    .TX_MARGIN_FULL_2(7'b1001101),
    .TX_MARGIN_FULL_3(7'b1001100),
    .TX_MARGIN_FULL_4(7'b1000011),
    .TX_MARGIN_LOW_0(7'b1000101),
    .TX_MARGIN_LOW_1(7'b1000110),
    .TX_MARGIN_LOW_2(7'b1000011),
    .TX_MARGIN_LOW_3(7'b1000010),
    .TX_MARGIN_LOW_4(7'b1000000),
    .TX_QPI_STATUS_EN(1'b0),
    .TX_RXDETECT_CFG(14'h0064),
    .TX_RXDETECT_PRECHARGE_TIME(17'h00001),
    .TX_RXDETECT_REF(3'b011),
    .TX_XCLK_SEL("TXUSR"),
    .UCODEER_CLR(1'b0),
    .USE_PCS_CLK_PHASE_SEL(1'b0)) 
     \gth_channel.gthe2_channel_i 
       (.CFGRESET(\<const0> ),
        .CLKRSVD0(\<const0> ),
        .CLKRSVD1(\<const0> ),
        .CPLLFBCLKLOST(\NLW_gth_channel.gthe2_channel_i_CPLLFBCLKLOST_UNCONNECTED ),
        .CPLLLOCK(D),
        .CPLLLOCKDETCLK(\<const0> ),
        .CPLLLOCKEN(\<const1> ),
        .CPLLPD(GT_CPLLPD041_out),
        .CPLLREFCLKLOST(\NLW_gth_channel.gthe2_channel_i_CPLLREFCLKLOST_UNCONNECTED ),
        .CPLLREFCLKSEL({\<const0> ,\<const0> ,\<const1> }),
        .CPLLRESET(GT_CPLLRESET039_out),
        .DMONFIFORESET(\<const0> ),
        .DMONITORCLK(\<const0> ),
        .DMONITOROUT({\n_57_gth_channel.gthe2_channel_i ,\n_58_gth_channel.gthe2_channel_i ,\n_59_gth_channel.gthe2_channel_i ,\n_60_gth_channel.gthe2_channel_i ,\n_61_gth_channel.gthe2_channel_i ,\n_62_gth_channel.gthe2_channel_i ,\n_63_gth_channel.gthe2_channel_i ,\n_64_gth_channel.gthe2_channel_i ,\n_65_gth_channel.gthe2_channel_i ,\n_66_gth_channel.gthe2_channel_i ,\n_67_gth_channel.gthe2_channel_i ,\n_68_gth_channel.gthe2_channel_i ,\n_69_gth_channel.gthe2_channel_i ,\n_70_gth_channel.gthe2_channel_i ,\n_71_gth_channel.gthe2_channel_i }),
        .DRPADDR(DRPADDR),
        .DRPCLK(pipe_dclk_in),
        .DRPDI(DRPDI),
        .DRPDO(ext_ch_gt_drpdo),
        .DRPEN(I1),
        .DRPRDY(ext_ch_gt_drprdy),
        .DRPWE(I2),
        .EYESCANDATAERROR(\NLW_gth_channel.gthe2_channel_i_EYESCANDATAERROR_UNCONNECTED ),
        .EYESCANMODE(\<const0> ),
        .EYESCANRESET(\<const0> ),
        .EYESCANTRIGGER(\<const0> ),
        .GTGREFCLK(\<const0> ),
        .GTHRXN(pci_exp_rxn),
        .GTHRXP(pci_exp_rxp),
        .GTHTXN(pci_exp_txn),
        .GTHTXP(pci_exp_txp),
        .GTNORTHREFCLK0(\<const0> ),
        .GTNORTHREFCLK1(\<const0> ),
        .GTREFCLK0(sys_clk),
        .GTREFCLK1(\<const0> ),
        .GTREFCLKMONITOR(\NLW_gth_channel.gthe2_channel_i_GTREFCLKMONITOR_UNCONNECTED ),
        .GTRESETSEL(\<const0> ),
        .GTRSVD({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .GTRXRESET(rst_gtreset),
        .GTSOUTHREFCLK0(\<const0> ),
        .GTSOUTHREFCLK1(\<const0> ),
        .GTTXRESET(rst_gtreset),
        .LOOPBACK(pipe_loopback),
        .PCSRSVDIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .PCSRSVDIN2({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .PCSRSVDOUT(\NLW_gth_channel.gthe2_channel_i_PCSRSVDOUT_UNCONNECTED [15:0]),
        .PHYSTATUS(RATE_PHYSTATUS),
        .PMARSVDIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .QPLLCLK(I3),
        .QPLLREFCLK(I4),
        .RESETOVRD(\<const0> ),
        .RSOSINTDONE(\NLW_gth_channel.gthe2_channel_i_RSOSINTDONE_UNCONNECTED ),
        .RX8B10BEN(I5),
        .RXADAPTSELTEST({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .RXBUFRESET(\<const0> ),
        .RXBUFSTATUS({\n_114_gth_channel.gthe2_channel_i ,\n_115_gth_channel.gthe2_channel_i ,\n_116_gth_channel.gthe2_channel_i }),
        .RXBYTEISALIGNED(\n_10_gth_channel.gthe2_channel_i ),
        .RXBYTEREALIGN(\n_11_gth_channel.gthe2_channel_i ),
        .RXCDRFREQRESET(\<const0> ),
        .RXCDRHOLD(\<const0> ),
        .RXCDRLOCK(O1),
        .RXCDROVRDEN(\<const0> ),
        .RXCDRRESET(\<const0> ),
        .RXCDRRESETRSV(\<const0> ),
        .RXCHANBONDSEQ(\NLW_gth_channel.gthe2_channel_i_RXCHANBONDSEQ_UNCONNECTED ),
        .RXCHANISALIGNED(\n_14_gth_channel.gthe2_channel_i ),
        .RXCHANREALIGN(\NLW_gth_channel.gthe2_channel_i_RXCHANREALIGN_UNCONNECTED ),
        .RXCHARISCOMMA({\NLW_gth_channel.gthe2_channel_i_RXCHARISCOMMA_UNCONNECTED [7:4],\n_216_gth_channel.gthe2_channel_i ,\n_217_gth_channel.gthe2_channel_i ,\n_218_gth_channel.gthe2_channel_i ,\n_219_gth_channel.gthe2_channel_i }),
        .RXCHARISK({\NLW_gth_channel.gthe2_channel_i_RXCHARISK_UNCONNECTED [7:4],\n_224_gth_channel.gthe2_channel_i ,\n_225_gth_channel.gthe2_channel_i ,PIPE_RXDATAK}),
        .RXCHBONDEN(\<const0> ),
        .RXCHBONDI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .RXCHBONDLEVEL({\<const0> ,\<const0> ,\<const0> }),
        .RXCHBONDMASTER(\<const0> ),
        .RXCHBONDO({\n_120_gth_channel.gthe2_channel_i ,\n_121_gth_channel.gthe2_channel_i ,\n_122_gth_channel.gthe2_channel_i ,\n_123_gth_channel.gthe2_channel_i ,\n_124_gth_channel.gthe2_channel_i }),
        .RXCHBONDSLAVE(\<const0> ),
        .RXCLKCORCNT(\NLW_gth_channel.gthe2_channel_i_RXCLKCORCNT_UNCONNECTED [1:0]),
        .RXCOMINITDET(\NLW_gth_channel.gthe2_channel_i_RXCOMINITDET_UNCONNECTED ),
        .RXCOMMADET(\n_17_gth_channel.gthe2_channel_i ),
        .RXCOMMADETEN(\<const1> ),
        .RXCOMSASDET(\NLW_gth_channel.gthe2_channel_i_RXCOMSASDET_UNCONNECTED ),
        .RXCOMWAKEDET(\NLW_gth_channel.gthe2_channel_i_RXCOMWAKEDET_UNCONNECTED ),
        .RXDATA({\NLW_gth_channel.gthe2_channel_i_RXDATA_UNCONNECTED [63:32],PIPE_RXDATA}),
        .RXDATAVALID(\NLW_gth_channel.gthe2_channel_i_RXDATAVALID_UNCONNECTED [1:0]),
        .RXDDIEN(\<const0> ),
        .RXDFEAGCHOLD(I6),
        .RXDFEAGCOVRDEN(I7),
        .RXDFEAGCTRL({\<const1> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .RXDFECM1EN(\<const0> ),
        .RXDFELFHOLD(I6),
        .RXDFELFOVRDEN(\<const0> ),
        .RXDFELPMRESET(\<const0> ),
        .RXDFESLIDETAP({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .RXDFESLIDETAPADAPTEN(\<const0> ),
        .RXDFESLIDETAPHOLD(\<const0> ),
        .RXDFESLIDETAPID({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .RXDFESLIDETAPINITOVRDEN(\<const0> ),
        .RXDFESLIDETAPONLYADAPTEN(\<const0> ),
        .RXDFESLIDETAPOVRDEN(\<const0> ),
        .RXDFESLIDETAPSTARTED(\NLW_gth_channel.gthe2_channel_i_RXDFESLIDETAPSTARTED_UNCONNECTED ),
        .RXDFESLIDETAPSTROBE(\<const0> ),
        .RXDFESLIDETAPSTROBEDONE(\NLW_gth_channel.gthe2_channel_i_RXDFESLIDETAPSTROBEDONE_UNCONNECTED ),
        .RXDFESLIDETAPSTROBESTARTED(\NLW_gth_channel.gthe2_channel_i_RXDFESLIDETAPSTROBESTARTED_UNCONNECTED ),
        .RXDFESTADAPTDONE(\NLW_gth_channel.gthe2_channel_i_RXDFESTADAPTDONE_UNCONNECTED ),
        .RXDFETAP2HOLD(\<const0> ),
        .RXDFETAP2OVRDEN(\<const0> ),
        .RXDFETAP3HOLD(\<const0> ),
        .RXDFETAP3OVRDEN(\<const0> ),
        .RXDFETAP4HOLD(\<const0> ),
        .RXDFETAP4OVRDEN(\<const0> ),
        .RXDFETAP5HOLD(\<const0> ),
        .RXDFETAP5OVRDEN(\<const0> ),
        .RXDFETAP6HOLD(\<const0> ),
        .RXDFETAP6OVRDEN(\<const0> ),
        .RXDFETAP7HOLD(\<const0> ),
        .RXDFETAP7OVRDEN(\<const0> ),
        .RXDFEUTHOLD(\<const0> ),
        .RXDFEUTOVRDEN(\<const0> ),
        .RXDFEVPHOLD(\<const0> ),
        .RXDFEVPOVRDEN(\<const0> ),
        .RXDFEVSEN(\<const0> ),
        .RXDFEXYDEN(\<const1> ),
        .RXDISPERR(\NLW_gth_channel.gthe2_channel_i_RXDISPERR_UNCONNECTED [7:0]),
        .RXDLYBYPASS(\<const1> ),
        .RXDLYEN(\<const0> ),
        .RXDLYOVRDEN(\<const0> ),
        .RXDLYSRESET(\<const0> ),
        .RXDLYSRESETDONE(gt_rxdlysresetdone),
        .RXELECIDLE(PIPE_RXELECIDLE),
        .RXELECIDLEMODE({\<const0> ,\<const0> }),
        .RXGEARBOXSLIP(\<const0> ),
        .RXHEADER(\NLW_gth_channel.gthe2_channel_i_RXHEADER_UNCONNECTED [5:0]),
        .RXHEADERVALID(\NLW_gth_channel.gthe2_channel_i_RXHEADERVALID_UNCONNECTED [1:0]),
        .RXLPMEN(I7),
        .RXLPMHFHOLD(I6),
        .RXLPMHFOVRDEN(\<const0> ),
        .RXLPMLFHOLD(I6),
        .RXLPMLFKLOVRDEN(\<const0> ),
        .RXMCOMMAALIGNEN(I5),
        .RXMONITOROUT(\NLW_gth_channel.gthe2_channel_i_RXMONITOROUT_UNCONNECTED [6:0]),
        .RXMONITORSEL({\<const0> ,\<const0> }),
        .RXNOTINTABLE(\NLW_gth_channel.gthe2_channel_i_RXNOTINTABLE_UNCONNECTED [7:0]),
        .RXOOBRESET(\<const0> ),
        .RXOSCALRESET(\<const0> ),
        .RXOSHOLD(\<const0> ),
        .RXOSINTCFG({\<const0> ,\<const1> ,\<const1> ,\<const0> }),
        .RXOSINTEN(\<const1> ),
        .RXOSINTHOLD(\<const0> ),
        .RXOSINTID0({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .RXOSINTNTRLEN(\<const0> ),
        .RXOSINTOVRDEN(\<const0> ),
        .RXOSINTSTARTED(\NLW_gth_channel.gthe2_channel_i_RXOSINTSTARTED_UNCONNECTED ),
        .RXOSINTSTROBE(\<const0> ),
        .RXOSINTSTROBEDONE(\NLW_gth_channel.gthe2_channel_i_RXOSINTSTROBEDONE_UNCONNECTED ),
        .RXOSINTSTROBESTARTED(\NLW_gth_channel.gthe2_channel_i_RXOSINTSTROBESTARTED_UNCONNECTED ),
        .RXOSINTTESTOVRDEN(\<const0> ),
        .RXOSOVRDEN(\<const0> ),
        .RXOUTCLK(pipe_rxoutclk_out),
        .RXOUTCLKFABRIC(\NLW_gth_channel.gthe2_channel_i_RXOUTCLKFABRIC_UNCONNECTED ),
        .RXOUTCLKPCS(\NLW_gth_channel.gthe2_channel_i_RXOUTCLKPCS_UNCONNECTED ),
        .RXOUTCLKSEL({\<const0> ,\<const0> ,\<const0> }),
        .RXPCOMMAALIGNEN(I7),
        .RXPCSRESET(\<const0> ),
        .RXPD(PIPE_POWERDOWN),
        .RXPHALIGN(\<const0> ),
        .RXPHALIGNDONE(p_154_out),
        .RXPHALIGNEN(\<const0> ),
        .RXPHDLYPD(\<const0> ),
        .RXPHDLYRESET(\<const0> ),
        .RXPHMONITOR(\NLW_gth_channel.gthe2_channel_i_RXPHMONITOR_UNCONNECTED [4:0]),
        .RXPHOVRDEN(\<const0> ),
        .RXPHSLIPMONITOR(\NLW_gth_channel.gthe2_channel_i_RXPHSLIPMONITOR_UNCONNECTED [4:0]),
        .RXPMARESET(GT_RXPMARESET034_out),
        .RXPMARESETDONE(RATE_RXPMARESETDONE),
        .RXPOLARITY(PIPE_RXPOLARITY),
        .RXPRBSCNTRESET(pipe_rxprbscntreset),
        .RXPRBSERR(pipe_rxprbserr),
        .RXPRBSSEL(pipe_rxprbssel),
        .RXQPIEN(\<const0> ),
        .RXQPISENN(\NLW_gth_channel.gthe2_channel_i_RXQPISENN_UNCONNECTED ),
        .RXQPISENP(\NLW_gth_channel.gthe2_channel_i_RXQPISENP_UNCONNECTED ),
        .RXRATE({\<const0> ,\<const0> ,RXRATE}),
        .RXRATEDONE(RATE_RXRATEDONE),
        .RXRATEMODE(\<const0> ),
        .RXRESETDONE(USER_RXRESETDONE),
        .RXSLIDE(PIPE_RXSLIDE),
        .RXSTARTOFSEQ(\NLW_gth_channel.gthe2_channel_i_RXSTARTOFSEQ_UNCONNECTED [1:0]),
        .RXSTATUS(PIPE_RXSTATUS),
        .RXSYNCALLIN(I8),
        .RXSYNCDONE(SYNC_RXSYNCDONE),
        .RXSYNCIN(I9),
        .RXSYNCMODE(\<const0> ),
        .RXSYNCOUT(\n_40_gth_channel.gthe2_channel_i ),
        .RXSYSCLKSEL({\<const0> ,RXSYSCLKSEL}),
        .RXUSERRDY(I10),
        .RXUSRCLK(pipe_rxusrclk_in),
        .RXUSRCLK2(pipe_rxusrclk_in),
        .RXVALID(O2),
        .SETERRSTATUS(\<const0> ),
        .SIGVALIDCLK(USER_OOBCLK),
        .TSTIN({\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .TX8B10BBYPASS({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .TX8B10BEN(I7),
        .TXBUFDIFFCTRL({\<const1> ,\<const0> ,\<const0> }),
        .TXBUFSTATUS(\NLW_gth_channel.gthe2_channel_i_TXBUFSTATUS_UNCONNECTED [1:0]),
        .TXCHARDISPMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,PIPE_TXCOMPLIANCE}),
        .TXCHARDISPVAL({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .TXCHARISK({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,PIPE_TXDATAK}),
        .TXCOMFINISH(\NLW_gth_channel.gthe2_channel_i_TXCOMFINISH_UNCONNECTED ),
        .TXCOMINIT(\<const0> ),
        .TXCOMSAS(\<const0> ),
        .TXCOMWAKE(\<const0> ),
        .TXDATA({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,PIPE_TXDATA}),
        .TXDEEMPH(PIPE_TXDEEMPH),
        .TXDETECTRX(pipe_tx_rcvr_det),
        .TXDIFFCTRL({\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .TXDIFFPD(\<const0> ),
        .TXDLYBYPASS(\<const0> ),
        .TXDLYEN(\<const0> ),
        .TXDLYHOLD(\<const0> ),
        .TXDLYOVRDEN(\<const0> ),
        .TXDLYSRESET(I11),
        .TXDLYSRESETDONE(gt_txdlysresetdone),
        .TXDLYUPDOWN(\<const0> ),
        .TXELECIDLE(PIPE_TXELECIDLE),
        .TXGEARBOXREADY(\NLW_gth_channel.gthe2_channel_i_TXGEARBOXREADY_UNCONNECTED ),
        .TXHEADER({\<const0> ,\<const0> ,\<const0> }),
        .TXINHIBIT(\<const0> ),
        .TXMAINCURSOR(TXMAINCURSOR),
        .TXMARGIN(PIPETXMARGIN),
        .TXOUTCLK(\n_45_gth_channel.gthe2_channel_i ),
        .TXOUTCLKFABRIC(\NLW_gth_channel.gthe2_channel_i_TXOUTCLKFABRIC_UNCONNECTED ),
        .TXOUTCLKPCS(\NLW_gth_channel.gthe2_channel_i_TXOUTCLKPCS_UNCONNECTED ),
        .TXOUTCLKSEL({\<const0> ,\<const0> ,\<const0> }),
        .TXPCSRESET(\<const0> ),
        .TXPD(PIPE_POWERDOWN),
        .TXPDELECIDLEMODE(\<const0> ),
        .TXPHALIGN(I12),
        .TXPHALIGNDONE(p_156_out),
        .TXPHALIGNEN(\<const1> ),
        .TXPHDLYPD(\<const0> ),
        .TXPHDLYRESET(\<const0> ),
        .TXPHDLYTSTCLK(\<const0> ),
        .TXPHINIT(I13),
        .TXPHINITDONE(gt_txphinitdone),
        .TXPHOVRDEN(\<const0> ),
        .TXPIPPMEN(\<const0> ),
        .TXPIPPMOVRDEN(\<const0> ),
        .TXPIPPMPD(\<const0> ),
        .TXPIPPMSEL(\<const0> ),
        .TXPIPPMSTEPSIZE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .TXPISOPD(\<const0> ),
        .TXPMARESET(GT_RXPMARESET034_out),
        .TXPMARESETDONE(\NLW_gth_channel.gthe2_channel_i_TXPMARESETDONE_UNCONNECTED ),
        .TXPOLARITY(\<const0> ),
        .TXPOSTCURSOR(TXPOSTCURSOR),
        .TXPOSTCURSORINV(\<const0> ),
        .TXPRBSFORCEERR(pipe_txprbsforceerr),
        .TXPRBSSEL(pipe_txprbssel),
        .TXPRECURSOR(TXPRECURSOR),
        .TXPRECURSORINV(\<const0> ),
        .TXQPIBIASEN(\<const0> ),
        .TXQPISENN(\NLW_gth_channel.gthe2_channel_i_TXQPISENN_UNCONNECTED ),
        .TXQPISENP(\NLW_gth_channel.gthe2_channel_i_TXQPISENP_UNCONNECTED ),
        .TXQPISTRONGPDOWN(\<const0> ),
        .TXQPIWEAKPUP(\<const0> ),
        .TXRATE({\<const0> ,\<const0> ,RXRATE}),
        .TXRATEDONE(RATE_TXRATEDONE),
        .TXRATEMODE(\<const0> ),
        .TXRESETDONE(USER_TXRESETDONE),
        .TXSEQUENCE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .TXSTARTSEQ(\<const0> ),
        .TXSWING(pipe_tx_swing),
        .TXSYNCALLIN(I14),
        .TXSYNCDONE(SYNC_TXSYNCDONE),
        .TXSYNCIN(I15),
        .TXSYNCMODE(\<const0> ),
        .TXSYNCOUT(\n_56_gth_channel.gthe2_channel_i ),
        .TXSYSCLKSEL({\<const0> ,RXSYSCLKSEL}),
        .TXUSERRDY(I10),
        .TXUSRCLK(pipe_pclk_in),
        .TXUSRCLK2(pipe_pclk_in));
endmodule

(* ORIG_REF_NAME = "vc709_pcie_x8_gen3_gt_wrapper" *) 
module vc709_pcie_x8_gen3vc709_pcie_x8_gen3_gt_wrapper_2
   (D,
    ext_ch_gt_drprdy,
    pci_exp_txn,
    pci_exp_txp,
    RATE_PHYSTATUS,
    O1,
    gt_rxdlysresetdone,
    PIPE_RXELECIDLE,
    pipe_rxoutclk_out,
    p_209_out,
    RATE_RXPMARESETDONE,
    pipe_rxprbserr,
    RATE_RXRATEDONE,
    USER_RXRESETDONE,
    SYNC_RXSYNCDONE,
    O2,
    gt_txdlysresetdone,
    p_211_out,
    gt_txphinitdone,
    RATE_TXRATEDONE,
    USER_TXRESETDONE,
    SYNC_TXSYNCDONE,
    ext_ch_gt_drpdo,
    PIPE_RXSTATUS,
    PIPE_RXDATA,
    PIPE_RXDATAK,
    SYNC_RXPHALIGNDONE_S,
    O3,
    GT_CPLLPD051_out,
    GT_CPLLRESET049_out,
    pipe_dclk_in,
    I1,
    I2,
    pci_exp_rxn,
    pci_exp_rxp,
    sys_clk,
    rst_gtreset,
    I3,
    I4,
    I5,
    I6,
    I7,
    GT_RXPMARESET044_out,
    PIPE_RXPOLARITY,
    pipe_rxprbscntreset,
    PIPE_RXSLIDE,
    I8,
    I9,
    I10,
    pipe_rxusrclk_in,
    USER_OOBCLK,
    PIPE_TXDEEMPH,
    pipe_tx_rcvr_det,
    I11,
    PIPE_TXELECIDLE,
    I12,
    I13,
    pipe_txprbsforceerr,
    pipe_tx_swing,
    I14,
    I15,
    pipe_pclk_in,
    DRPDI,
    PIPE_POWERDOWN,
    RXSYSCLKSEL,
    pipe_loopback,
    pipe_rxprbssel,
    RXRATE,
    PIPETXMARGIN,
    pipe_txprbssel,
    TXPOSTCURSOR,
    TXPRECURSOR,
    PIPE_TXDATA,
    TXMAINCURSOR,
    PIPE_TXCOMPLIANCE,
    PIPE_TXDATAK,
    DRPADDR,
    p_309_out,
    p_259_out,
    p_54_out,
    p_4_out,
    p_154_out,
    p_104_out,
    I16,
    I17,
    I18,
    I19,
    I20);
  output [0:0]D;
  output [0:0]ext_ch_gt_drprdy;
  output [0:0]pci_exp_txn;
  output [0:0]pci_exp_txp;
  output RATE_PHYSTATUS;
  output O1;
  output [0:0]gt_rxdlysresetdone;
  output [0:0]PIPE_RXELECIDLE;
  output [0:0]pipe_rxoutclk_out;
  output p_209_out;
  output RATE_RXPMARESETDONE;
  output [0:0]pipe_rxprbserr;
  output RATE_RXRATEDONE;
  output USER_RXRESETDONE;
  output SYNC_RXSYNCDONE;
  output O2;
  output [0:0]gt_txdlysresetdone;
  output p_211_out;
  output [0:0]gt_txphinitdone;
  output RATE_TXRATEDONE;
  output USER_TXRESETDONE;
  output SYNC_TXSYNCDONE;
  output [15:0]ext_ch_gt_drpdo;
  output [2:0]PIPE_RXSTATUS;
  output [31:0]PIPE_RXDATA;
  output [1:0]PIPE_RXDATAK;
  output SYNC_RXPHALIGNDONE_S;
  output O3;
  input GT_CPLLPD051_out;
  input GT_CPLLRESET049_out;
  input pipe_dclk_in;
  input I1;
  input I2;
  input [0:0]pci_exp_rxn;
  input [0:0]pci_exp_rxp;
  input sys_clk;
  input rst_gtreset;
  input I3;
  input I4;
  input I5;
  input I6;
  input I7;
  input GT_RXPMARESET044_out;
  input [0:0]PIPE_RXPOLARITY;
  input pipe_rxprbscntreset;
  input [0:0]PIPE_RXSLIDE;
  input I8;
  input I9;
  input I10;
  input pipe_rxusrclk_in;
  input USER_OOBCLK;
  input [0:0]PIPE_TXDEEMPH;
  input pipe_tx_rcvr_det;
  input I11;
  input [0:0]PIPE_TXELECIDLE;
  input I12;
  input I13;
  input pipe_txprbsforceerr;
  input pipe_tx_swing;
  input I14;
  input I15;
  input pipe_pclk_in;
  input [15:0]DRPDI;
  input [1:0]PIPE_POWERDOWN;
  input [0:0]RXSYSCLKSEL;
  input [2:0]pipe_loopback;
  input [2:0]pipe_rxprbssel;
  input [0:0]RXRATE;
  input [2:0]PIPETXMARGIN;
  input [2:0]pipe_txprbssel;
  input [4:0]TXPOSTCURSOR;
  input [4:0]TXPRECURSOR;
  input [31:0]PIPE_TXDATA;
  input [6:0]TXMAINCURSOR;
  input [0:0]PIPE_TXCOMPLIANCE;
  input [1:0]PIPE_TXDATAK;
  input [8:0]DRPADDR;
  input p_309_out;
  input p_259_out;
  input p_54_out;
  input p_4_out;
  input p_154_out;
  input p_104_out;
  input I16;
  input I17;
  input [0:0]I18;
  input I19;
  input I20;

  wire \<const0> ;
  wire \<const1> ;
  wire [0:0]D;
  wire [8:0]DRPADDR;
  wire [15:0]DRPDI;
  wire GT_CPLLPD051_out;
  wire GT_CPLLRESET049_out;
  wire GT_RXPMARESET044_out;
  wire I1;
  wire I10;
  wire I11;
  wire I12;
  wire I13;
  wire I14;
  wire I15;
  wire I16;
  wire I17;
  wire [0:0]I18;
  wire I19;
  wire I2;
  wire I20;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire O2;
  wire O3;
  wire [2:0]PIPETXMARGIN;
  wire [1:0]PIPE_POWERDOWN;
  wire [31:0]PIPE_RXDATA;
  wire [1:0]PIPE_RXDATAK;
  wire [0:0]PIPE_RXELECIDLE;
  wire [0:0]PIPE_RXPOLARITY;
  wire [0:0]PIPE_RXSLIDE;
  wire [2:0]PIPE_RXSTATUS;
  wire [0:0]PIPE_TXCOMPLIANCE;
  wire [31:0]PIPE_TXDATA;
  wire [1:0]PIPE_TXDATAK;
  wire [0:0]PIPE_TXDEEMPH;
  wire [0:0]PIPE_TXELECIDLE;
  wire RATE_PHYSTATUS;
  wire RATE_RXPMARESETDONE;
  wire RATE_RXRATEDONE;
  wire RATE_TXRATEDONE;
  wire [0:0]RXRATE;
  wire [0:0]RXSYSCLKSEL;
  wire SYNC_RXPHALIGNDONE_S;
  wire SYNC_RXSYNCDONE;
  wire SYNC_TXSYNCDONE;
  wire [6:0]TXMAINCURSOR;
  wire [4:0]TXPOSTCURSOR;
  wire [4:0]TXPRECURSOR;
  wire USER_OOBCLK;
  wire USER_RXRESETDONE;
  wire USER_TXRESETDONE;
  wire [15:0]ext_ch_gt_drpdo;
  wire [0:0]ext_ch_gt_drprdy;
  wire [0:0]gt_rxdlysresetdone;
  wire [0:0]gt_txdlysresetdone;
  wire [0:0]gt_txphinitdone;
  wire n_0_rxphaligndone_s_reg1_i_2;
  wire \n_10_gth_channel.gthe2_channel_i ;
  wire \n_114_gth_channel.gthe2_channel_i ;
  wire \n_115_gth_channel.gthe2_channel_i ;
  wire \n_116_gth_channel.gthe2_channel_i ;
  wire \n_11_gth_channel.gthe2_channel_i ;
  wire \n_120_gth_channel.gthe2_channel_i ;
  wire \n_121_gth_channel.gthe2_channel_i ;
  wire \n_122_gth_channel.gthe2_channel_i ;
  wire \n_123_gth_channel.gthe2_channel_i ;
  wire \n_124_gth_channel.gthe2_channel_i ;
  wire \n_14_gth_channel.gthe2_channel_i ;
  wire \n_17_gth_channel.gthe2_channel_i ;
  wire \n_216_gth_channel.gthe2_channel_i ;
  wire \n_217_gth_channel.gthe2_channel_i ;
  wire \n_218_gth_channel.gthe2_channel_i ;
  wire \n_219_gth_channel.gthe2_channel_i ;
  wire \n_224_gth_channel.gthe2_channel_i ;
  wire \n_225_gth_channel.gthe2_channel_i ;
  wire \n_40_gth_channel.gthe2_channel_i ;
  wire \n_45_gth_channel.gthe2_channel_i ;
  wire \n_56_gth_channel.gthe2_channel_i ;
  wire \n_57_gth_channel.gthe2_channel_i ;
  wire \n_58_gth_channel.gthe2_channel_i ;
  wire \n_59_gth_channel.gthe2_channel_i ;
  wire \n_60_gth_channel.gthe2_channel_i ;
  wire \n_61_gth_channel.gthe2_channel_i ;
  wire \n_62_gth_channel.gthe2_channel_i ;
  wire \n_63_gth_channel.gthe2_channel_i ;
  wire \n_64_gth_channel.gthe2_channel_i ;
  wire \n_65_gth_channel.gthe2_channel_i ;
  wire \n_66_gth_channel.gthe2_channel_i ;
  wire \n_67_gth_channel.gthe2_channel_i ;
  wire \n_68_gth_channel.gthe2_channel_i ;
  wire \n_69_gth_channel.gthe2_channel_i ;
  wire \n_70_gth_channel.gthe2_channel_i ;
  wire \n_71_gth_channel.gthe2_channel_i ;
  wire p_104_out;
  wire p_154_out;
  wire p_209_out;
  wire p_211_out;
  wire p_259_out;
  wire p_309_out;
  wire p_4_out;
  wire p_54_out;
  wire [0:0]pci_exp_rxn;
  wire [0:0]pci_exp_rxp;
  wire [0:0]pci_exp_txn;
  wire [0:0]pci_exp_txp;
  wire pipe_dclk_in;
  wire [2:0]pipe_loopback;
  wire pipe_pclk_in;
  wire [0:0]pipe_rxoutclk_out;
  wire pipe_rxprbscntreset;
  wire [0:0]pipe_rxprbserr;
  wire [2:0]pipe_rxprbssel;
  wire pipe_rxusrclk_in;
  wire pipe_tx_rcvr_det;
  wire pipe_tx_swing;
  wire pipe_txprbsforceerr;
  wire [2:0]pipe_txprbssel;
  wire rst_gtreset;
  wire sys_clk;
  wire \NLW_gth_channel.gthe2_channel_i_CPLLFBCLKLOST_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_CPLLREFCLKLOST_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_EYESCANDATAERROR_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_GTREFCLKMONITOR_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RSOSINTDONE_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXCHANBONDSEQ_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXCHANREALIGN_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXCOMINITDET_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXCOMSASDET_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXCOMWAKEDET_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXDFESLIDETAPSTARTED_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXDFESLIDETAPSTROBEDONE_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXDFESLIDETAPSTROBESTARTED_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXDFESTADAPTDONE_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXOSINTSTARTED_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXOSINTSTROBEDONE_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXOSINTSTROBESTARTED_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXOUTCLKFABRIC_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXOUTCLKPCS_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXQPISENN_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXQPISENP_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_TXCOMFINISH_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_TXGEARBOXREADY_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_TXOUTCLKFABRIC_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_TXOUTCLKPCS_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_TXPMARESETDONE_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_TXQPISENN_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_TXQPISENP_UNCONNECTED ;
  wire [15:0]\NLW_gth_channel.gthe2_channel_i_PCSRSVDOUT_UNCONNECTED ;
  wire [7:4]\NLW_gth_channel.gthe2_channel_i_RXCHARISCOMMA_UNCONNECTED ;
  wire [7:4]\NLW_gth_channel.gthe2_channel_i_RXCHARISK_UNCONNECTED ;
  wire [1:0]\NLW_gth_channel.gthe2_channel_i_RXCLKCORCNT_UNCONNECTED ;
  wire [63:32]\NLW_gth_channel.gthe2_channel_i_RXDATA_UNCONNECTED ;
  wire [1:0]\NLW_gth_channel.gthe2_channel_i_RXDATAVALID_UNCONNECTED ;
  wire [7:0]\NLW_gth_channel.gthe2_channel_i_RXDISPERR_UNCONNECTED ;
  wire [5:0]\NLW_gth_channel.gthe2_channel_i_RXHEADER_UNCONNECTED ;
  wire [1:0]\NLW_gth_channel.gthe2_channel_i_RXHEADERVALID_UNCONNECTED ;
  wire [6:0]\NLW_gth_channel.gthe2_channel_i_RXMONITOROUT_UNCONNECTED ;
  wire [7:0]\NLW_gth_channel.gthe2_channel_i_RXNOTINTABLE_UNCONNECTED ;
  wire [4:0]\NLW_gth_channel.gthe2_channel_i_RXPHMONITOR_UNCONNECTED ;
  wire [4:0]\NLW_gth_channel.gthe2_channel_i_RXPHSLIPMONITOR_UNCONNECTED ;
  wire [1:0]\NLW_gth_channel.gthe2_channel_i_RXSTARTOFSEQ_UNCONNECTED ;
  wire [1:0]\NLW_gth_channel.gthe2_channel_i_TXBUFSTATUS_UNCONNECTED ;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
(* BOX_TYPE = "PRIMITIVE" *) 
   GTHE2_CHANNEL #(
    .ACJTAG_DEBUG_MODE(1'b0),
    .ACJTAG_MODE(1'b0),
    .ACJTAG_RESET(1'b0),
    .ADAPT_CFG0(20'h00C10),
    .ALIGN_COMMA_DOUBLE("FALSE"),
    .ALIGN_COMMA_ENABLE(10'b1111111111),
    .ALIGN_COMMA_WORD(1),
    .ALIGN_MCOMMA_DET("TRUE"),
    .ALIGN_MCOMMA_VALUE(10'b1010000011),
    .ALIGN_PCOMMA_DET("TRUE"),
    .ALIGN_PCOMMA_VALUE(10'b0101111100),
    .A_RXOSCALRESET(1'b0),
    .CBCC_DATA_SOURCE_SEL("DECODED"),
    .CFOK_CFG(42'h24800040E80),
    .CFOK_CFG2(6'b100000),
    .CFOK_CFG3(6'b100000),
    .CHAN_BOND_KEEP_ALIGN("TRUE"),
    .CHAN_BOND_MAX_SKEW(7),
    .CHAN_BOND_SEQ_1_1(10'b0001001010),
    .CHAN_BOND_SEQ_1_2(10'b0001001010),
    .CHAN_BOND_SEQ_1_3(10'b0001001010),
    .CHAN_BOND_SEQ_1_4(10'b0110111100),
    .CHAN_BOND_SEQ_1_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_1(10'b0001000101),
    .CHAN_BOND_SEQ_2_2(10'b0001000101),
    .CHAN_BOND_SEQ_2_3(10'b0001000101),
    .CHAN_BOND_SEQ_2_4(10'b0110111100),
    .CHAN_BOND_SEQ_2_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_USE("TRUE"),
    .CHAN_BOND_SEQ_LEN(4),
    .CLK_CORRECT_USE("TRUE"),
    .CLK_COR_KEEP_IDLE("TRUE"),
    .CLK_COR_MAX_LAT(15),
    .CLK_COR_MIN_LAT(13),
    .CLK_COR_PRECEDENCE("TRUE"),
    .CLK_COR_REPEAT_WAIT(0),
    .CLK_COR_SEQ_1_1(10'b0100011100),
    .CLK_COR_SEQ_1_2(10'b0000000000),
    .CLK_COR_SEQ_1_3(10'b0000000000),
    .CLK_COR_SEQ_1_4(10'b0000000000),
    .CLK_COR_SEQ_1_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_1(10'b0000000000),
    .CLK_COR_SEQ_2_2(10'b0000000000),
    .CLK_COR_SEQ_2_3(10'b0000000000),
    .CLK_COR_SEQ_2_4(10'b0000000000),
    .CLK_COR_SEQ_2_ENABLE(4'b0000),
    .CLK_COR_SEQ_2_USE("FALSE"),
    .CLK_COR_SEQ_LEN(1),
    .CPLL_CFG(29'h00A407CC),
    .CPLL_FBDIV(5),
    .CPLL_FBDIV_45(5),
    .CPLL_INIT_CFG(24'h00001E),
    .CPLL_LOCK_CFG(16'h01E8),
    .CPLL_REFCLK_DIV(1),
    .DEC_MCOMMA_DETECT("TRUE"),
    .DEC_PCOMMA_DETECT("TRUE"),
    .DEC_VALID_COMMA_ONLY("FALSE"),
    .DMONITOR_CFG(24'h000AB1),
    .ES_CLK_PHASE_SEL(1'b0),
    .ES_CONTROL(6'b000000),
    .ES_ERRDET_EN("FALSE"),
    .ES_EYE_SCAN_EN("TRUE"),
    .ES_HORZ_OFFSET(12'h000),
    .ES_PMA_CFG(10'b0000000000),
    .ES_PRESCALE(5'b00000),
    .ES_QUALIFIER(80'h00000000000000000000),
    .ES_QUAL_MASK(80'h00000000000000000000),
    .ES_SDATA_MASK(80'h00000000000000000000),
    .ES_VERT_OFFSET(9'b000000000),
    .FTS_DESKEW_SEQ_ENABLE(4'b1111),
    .FTS_LANE_DESKEW_CFG(4'b1111),
    .FTS_LANE_DESKEW_EN("TRUE"),
    .GEARBOX_MODE(3'b000),
    .IS_CLKRSVD0_INVERTED(1'b0),
    .IS_CLKRSVD1_INVERTED(1'b0),
    .IS_CPLLLOCKDETCLK_INVERTED(1'b0),
    .IS_DMONITORCLK_INVERTED(1'b0),
    .IS_DRPCLK_INVERTED(1'b0),
    .IS_GTGREFCLK_INVERTED(1'b0),
    .IS_RXUSRCLK2_INVERTED(1'b0),
    .IS_RXUSRCLK_INVERTED(1'b0),
    .IS_SIGVALIDCLK_INVERTED(1'b0),
    .IS_TXPHDLYTSTCLK_INVERTED(1'b0),
    .IS_TXUSRCLK2_INVERTED(1'b0),
    .IS_TXUSRCLK_INVERTED(1'b0),
    .LOOPBACK_CFG(1'b1),
    .OUTREFCLK_SEL_INV(2'b11),
    .PCS_PCIE_EN("TRUE"),
    .PCS_RSVD_ATTR(48'h000000000140),
    .PD_TRANS_TIME_FROM_P2(12'h03C),
    .PD_TRANS_TIME_NONE_P2(8'h09),
    .PD_TRANS_TIME_TO_P2(8'h64),
    .PMA_RSV(32'b00000000000000000000000010000000),
    .PMA_RSV2(32'b00011100000000000000000000001010),
    .PMA_RSV3(2'b00),
    .PMA_RSV4(15'b000000000001000),
    .PMA_RSV5(4'b0000),
    .RESET_POWERSAVE_DISABLE(1'b0),
    .RXBUFRESET_TIME(5'b00001),
    .RXBUF_ADDR_MODE("FULL"),
    .RXBUF_EIDLE_HI_CNT(4'b0100),
    .RXBUF_EIDLE_LO_CNT(4'b0000),
    .RXBUF_EN("TRUE"),
    .RXBUF_RESET_ON_CB_CHANGE("TRUE"),
    .RXBUF_RESET_ON_COMMAALIGN("FALSE"),
    .RXBUF_RESET_ON_EIDLE("TRUE"),
    .RXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .RXBUF_THRESH_OVFLW(61),
    .RXBUF_THRESH_OVRD("FALSE"),
    .RXBUF_THRESH_UNDFLW(4),
    .RXCDRFREQRESET_TIME(5'b00001),
    .RXCDRPHRESET_TIME(5'b00001),
    .RXCDR_CFG(83'h0002007FE2000C2080018),
    .RXCDR_FR_RESET_ON_EIDLE(1'b0),
    .RXCDR_HOLD_DURING_EIDLE(1'b1),
    .RXCDR_LOCK_CFG(6'b010101),
    .RXCDR_PH_RESET_ON_EIDLE(1'b0),
    .RXDFELPMRESET_TIME(7'b0001111),
    .RXDLY_CFG(16'h001F),
    .RXDLY_LCFG(9'h030),
    .RXDLY_TAP_CFG(16'h0000),
    .RXGEARBOX_EN("FALSE"),
    .RXISCANRESET_TIME(5'b00001),
    .RXLPM_HF_CFG(14'b00001000000000),
    .RXLPM_LF_CFG(18'b001001000000000000),
    .RXOOB_CFG(7'b0000110),
    .RXOOB_CLK_CFG("FABRIC"),
    .RXOSCALRESET_TIME(5'b00011),
    .RXOSCALRESET_TIMEOUT(5'b00000),
    .RXOUT_DIV(2),
    .RXPCSRESET_TIME(5'b00001),
    .RXPHDLY_CFG(24'h004020),
    .RXPH_CFG(24'hC00002),
    .RXPH_MONITOR_SEL(5'b00000),
    .RXPI_CFG0(2'b00),
    .RXPI_CFG1(2'b11),
    .RXPI_CFG2(2'b11),
    .RXPI_CFG3(2'b11),
    .RXPI_CFG4(1'b0),
    .RXPI_CFG5(1'b0),
    .RXPI_CFG6(3'b100),
    .RXPMARESET_TIME(5'b00011),
    .RXPRBS_ERR_LOOPBACK(1'b0),
    .RXSLIDE_AUTO_WAIT(7),
    .RXSLIDE_MODE("PMA"),
    .RXSYNC_MULTILANE(1'b1),
    .RXSYNC_OVRD(1'b1),
    .RXSYNC_SKIP_DA(1'b0),
    .RX_BIAS_CFG(24'b000011000000000000010000),
    .RX_BUFFER_CFG(6'b000000),
    .RX_CLK25_DIV(4),
    .RX_CLKMUX_PD(1'b1),
    .RX_CM_SEL(2'b11),
    .RX_CM_TRIM(4'b1010),
    .RX_DATA_WIDTH(20),
    .RX_DDI_SEL(6'b000000),
    .RX_DEBUG_CFG(14'b00000011000000),
    .RX_DEFER_RESET_BUF_EN("TRUE"),
    .RX_DFELPM_CFG0(4'b0110),
    .RX_DFELPM_CFG1(1'b0),
    .RX_DFELPM_KLKH_AGC_STUP_EN(1'b1),
    .RX_DFE_AGC_CFG0(2'b00),
    .RX_DFE_AGC_CFG1(3'b100),
    .RX_DFE_AGC_CFG2(4'b0000),
    .RX_DFE_AGC_OVRDEN(1'b1),
    .RX_DFE_GAIN_CFG(23'h0020C0),
    .RX_DFE_H2_CFG(12'b000000000000),
    .RX_DFE_H3_CFG(12'b000001000000),
    .RX_DFE_H4_CFG(11'b00011100000),
    .RX_DFE_H5_CFG(11'b00011100000),
    .RX_DFE_H6_CFG(11'b00000100000),
    .RX_DFE_H7_CFG(11'b00000100000),
    .RX_DFE_KL_CFG(33'b000000000000000000000001100010000),
    .RX_DFE_KL_LPM_KH_CFG0(2'b10),
    .RX_DFE_KL_LPM_KH_CFG1(3'b010),
    .RX_DFE_KL_LPM_KH_CFG2(4'b0010),
    .RX_DFE_KL_LPM_KH_OVRDEN(1'b1),
    .RX_DFE_KL_LPM_KL_CFG0(2'b10),
    .RX_DFE_KL_LPM_KL_CFG1(3'b010),
    .RX_DFE_KL_LPM_KL_CFG2(4'b0010),
    .RX_DFE_KL_LPM_KL_OVRDEN(1'b1),
    .RX_DFE_LPM_CFG(16'h0080),
    .RX_DFE_LPM_HOLD_DURING_EIDLE(1'b1),
    .RX_DFE_ST_CFG(54'h00C100000C003F),
    .RX_DFE_UT_CFG(17'b00011100000000000),
    .RX_DFE_VP_CFG(17'b00011101010100011),
    .RX_DISPERR_SEQ_MATCH("TRUE"),
    .RX_INT_DATAWIDTH(0),
    .RX_OS_CFG(13'b0000010000000),
    .RX_SIG_VALID_DLY(4),
    .RX_XCLK_SEL("RXREC"),
    .SAS_MAX_COM(64),
    .SAS_MIN_COM(36),
    .SATA_BURST_SEQ_LEN(4'b1111),
    .SATA_BURST_VAL(3'b100),
    .SATA_CPLL_CFG("VCO_3000MHZ"),
    .SATA_EIDLE_VAL(3'b100),
    .SATA_MAX_BURST(8),
    .SATA_MAX_INIT(21),
    .SATA_MAX_WAKE(7),
    .SATA_MIN_BURST(4),
    .SATA_MIN_INIT(12),
    .SATA_MIN_WAKE(4),
    .SHOW_REALIGN_COMMA("FALSE"),
    .SIM_CPLLREFCLK_SEL(3'b001),
    .SIM_RECEIVER_DETECT_PASS("TRUE"),
    .SIM_RESET_SPEEDUP("FALSE"),
    .SIM_TX_EIDLE_DRIVE_LEVEL("1"),
    .SIM_VERSION("2.0"),
    .TERM_RCAL_CFG(15'b100001000010000),
    .TERM_RCAL_OVRD(3'b000),
    .TRANS_TIME_RATE(8'h0E),
    .TST_RSV(32'h00000000),
    .TXBUF_EN("FALSE"),
    .TXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .TXDLY_CFG(16'h001F),
    .TXDLY_LCFG(9'h030),
    .TXDLY_TAP_CFG(16'h0000),
    .TXGEARBOX_EN("FALSE"),
    .TXOOB_CFG(1'b1),
    .TXOUT_DIV(2),
    .TXPCSRESET_TIME(5'b00001),
    .TXPHDLY_CFG(24'h084020),
    .TXPH_CFG(16'h0780),
    .TXPH_MONITOR_SEL(5'b00000),
    .TXPI_CFG0(2'b00),
    .TXPI_CFG1(2'b00),
    .TXPI_CFG2(2'b00),
    .TXPI_CFG3(1'b0),
    .TXPI_CFG4(1'b0),
    .TXPI_CFG5(3'b100),
    .TXPI_GREY_SEL(1'b0),
    .TXPI_INVSTROBE_SEL(1'b0),
    .TXPI_PPMCLK_SEL("TXUSRCLK2"),
    .TXPI_PPM_CFG(8'b00000000),
    .TXPI_SYNFREQ_PPM(3'b000),
    .TXPMARESET_TIME(5'b00011),
    .TXSYNC_MULTILANE(1'b1),
    .TXSYNC_OVRD(1'b1),
    .TXSYNC_SKIP_DA(1'b0),
    .TX_CLK25_DIV(4),
    .TX_CLKMUX_PD(1'b1),
    .TX_DATA_WIDTH(20),
    .TX_DEEMPH0(6'b010100),
    .TX_DEEMPH1(6'b001011),
    .TX_DRIVE_MODE("PIPE"),
    .TX_EIDLE_ASSERT_DELAY(3'b100),
    .TX_EIDLE_DEASSERT_DELAY(3'b100),
    .TX_INT_DATAWIDTH(0),
    .TX_LOOPBACK_DRIVE_HIZ("FALSE"),
    .TX_MAINCURSOR_SEL(1'b0),
    .TX_MARGIN_FULL_0(7'b1001111),
    .TX_MARGIN_FULL_1(7'b1001110),
    .TX_MARGIN_FULL_2(7'b1001101),
    .TX_MARGIN_FULL_3(7'b1001100),
    .TX_MARGIN_FULL_4(7'b1000011),
    .TX_MARGIN_LOW_0(7'b1000101),
    .TX_MARGIN_LOW_1(7'b1000110),
    .TX_MARGIN_LOW_2(7'b1000011),
    .TX_MARGIN_LOW_3(7'b1000010),
    .TX_MARGIN_LOW_4(7'b1000000),
    .TX_QPI_STATUS_EN(1'b0),
    .TX_RXDETECT_CFG(14'h0064),
    .TX_RXDETECT_PRECHARGE_TIME(17'h00001),
    .TX_RXDETECT_REF(3'b011),
    .TX_XCLK_SEL("TXUSR"),
    .UCODEER_CLR(1'b0),
    .USE_PCS_CLK_PHASE_SEL(1'b0)) 
     \gth_channel.gthe2_channel_i 
       (.CFGRESET(\<const0> ),
        .CLKRSVD0(\<const0> ),
        .CLKRSVD1(\<const0> ),
        .CPLLFBCLKLOST(\NLW_gth_channel.gthe2_channel_i_CPLLFBCLKLOST_UNCONNECTED ),
        .CPLLLOCK(D),
        .CPLLLOCKDETCLK(\<const0> ),
        .CPLLLOCKEN(\<const1> ),
        .CPLLPD(GT_CPLLPD051_out),
        .CPLLREFCLKLOST(\NLW_gth_channel.gthe2_channel_i_CPLLREFCLKLOST_UNCONNECTED ),
        .CPLLREFCLKSEL({\<const0> ,\<const0> ,\<const1> }),
        .CPLLRESET(GT_CPLLRESET049_out),
        .DMONFIFORESET(\<const0> ),
        .DMONITORCLK(\<const0> ),
        .DMONITOROUT({\n_57_gth_channel.gthe2_channel_i ,\n_58_gth_channel.gthe2_channel_i ,\n_59_gth_channel.gthe2_channel_i ,\n_60_gth_channel.gthe2_channel_i ,\n_61_gth_channel.gthe2_channel_i ,\n_62_gth_channel.gthe2_channel_i ,\n_63_gth_channel.gthe2_channel_i ,\n_64_gth_channel.gthe2_channel_i ,\n_65_gth_channel.gthe2_channel_i ,\n_66_gth_channel.gthe2_channel_i ,\n_67_gth_channel.gthe2_channel_i ,\n_68_gth_channel.gthe2_channel_i ,\n_69_gth_channel.gthe2_channel_i ,\n_70_gth_channel.gthe2_channel_i ,\n_71_gth_channel.gthe2_channel_i }),
        .DRPADDR(DRPADDR),
        .DRPCLK(pipe_dclk_in),
        .DRPDI(DRPDI),
        .DRPDO(ext_ch_gt_drpdo),
        .DRPEN(I1),
        .DRPRDY(ext_ch_gt_drprdy),
        .DRPWE(I2),
        .EYESCANDATAERROR(\NLW_gth_channel.gthe2_channel_i_EYESCANDATAERROR_UNCONNECTED ),
        .EYESCANMODE(\<const0> ),
        .EYESCANRESET(\<const0> ),
        .EYESCANTRIGGER(\<const0> ),
        .GTGREFCLK(\<const0> ),
        .GTHRXN(pci_exp_rxn),
        .GTHRXP(pci_exp_rxp),
        .GTHTXN(pci_exp_txn),
        .GTHTXP(pci_exp_txp),
        .GTNORTHREFCLK0(\<const0> ),
        .GTNORTHREFCLK1(\<const0> ),
        .GTREFCLK0(sys_clk),
        .GTREFCLK1(\<const0> ),
        .GTREFCLKMONITOR(\NLW_gth_channel.gthe2_channel_i_GTREFCLKMONITOR_UNCONNECTED ),
        .GTRESETSEL(\<const0> ),
        .GTRSVD({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .GTRXRESET(rst_gtreset),
        .GTSOUTHREFCLK0(\<const0> ),
        .GTSOUTHREFCLK1(\<const0> ),
        .GTTXRESET(rst_gtreset),
        .LOOPBACK(pipe_loopback),
        .PCSRSVDIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .PCSRSVDIN2({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .PCSRSVDOUT(\NLW_gth_channel.gthe2_channel_i_PCSRSVDOUT_UNCONNECTED [15:0]),
        .PHYSTATUS(RATE_PHYSTATUS),
        .PMARSVDIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .QPLLCLK(I3),
        .QPLLREFCLK(I4),
        .RESETOVRD(\<const0> ),
        .RSOSINTDONE(\NLW_gth_channel.gthe2_channel_i_RSOSINTDONE_UNCONNECTED ),
        .RX8B10BEN(I5),
        .RXADAPTSELTEST({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .RXBUFRESET(\<const0> ),
        .RXBUFSTATUS({\n_114_gth_channel.gthe2_channel_i ,\n_115_gth_channel.gthe2_channel_i ,\n_116_gth_channel.gthe2_channel_i }),
        .RXBYTEISALIGNED(\n_10_gth_channel.gthe2_channel_i ),
        .RXBYTEREALIGN(\n_11_gth_channel.gthe2_channel_i ),
        .RXCDRFREQRESET(\<const0> ),
        .RXCDRHOLD(\<const0> ),
        .RXCDRLOCK(O1),
        .RXCDROVRDEN(\<const0> ),
        .RXCDRRESET(\<const0> ),
        .RXCDRRESETRSV(\<const0> ),
        .RXCHANBONDSEQ(\NLW_gth_channel.gthe2_channel_i_RXCHANBONDSEQ_UNCONNECTED ),
        .RXCHANISALIGNED(\n_14_gth_channel.gthe2_channel_i ),
        .RXCHANREALIGN(\NLW_gth_channel.gthe2_channel_i_RXCHANREALIGN_UNCONNECTED ),
        .RXCHARISCOMMA({\NLW_gth_channel.gthe2_channel_i_RXCHARISCOMMA_UNCONNECTED [7:4],\n_216_gth_channel.gthe2_channel_i ,\n_217_gth_channel.gthe2_channel_i ,\n_218_gth_channel.gthe2_channel_i ,\n_219_gth_channel.gthe2_channel_i }),
        .RXCHARISK({\NLW_gth_channel.gthe2_channel_i_RXCHARISK_UNCONNECTED [7:4],\n_224_gth_channel.gthe2_channel_i ,\n_225_gth_channel.gthe2_channel_i ,PIPE_RXDATAK}),
        .RXCHBONDEN(\<const0> ),
        .RXCHBONDI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .RXCHBONDLEVEL({\<const0> ,\<const0> ,\<const0> }),
        .RXCHBONDMASTER(\<const0> ),
        .RXCHBONDO({\n_120_gth_channel.gthe2_channel_i ,\n_121_gth_channel.gthe2_channel_i ,\n_122_gth_channel.gthe2_channel_i ,\n_123_gth_channel.gthe2_channel_i ,\n_124_gth_channel.gthe2_channel_i }),
        .RXCHBONDSLAVE(\<const0> ),
        .RXCLKCORCNT(\NLW_gth_channel.gthe2_channel_i_RXCLKCORCNT_UNCONNECTED [1:0]),
        .RXCOMINITDET(\NLW_gth_channel.gthe2_channel_i_RXCOMINITDET_UNCONNECTED ),
        .RXCOMMADET(\n_17_gth_channel.gthe2_channel_i ),
        .RXCOMMADETEN(\<const1> ),
        .RXCOMSASDET(\NLW_gth_channel.gthe2_channel_i_RXCOMSASDET_UNCONNECTED ),
        .RXCOMWAKEDET(\NLW_gth_channel.gthe2_channel_i_RXCOMWAKEDET_UNCONNECTED ),
        .RXDATA({\NLW_gth_channel.gthe2_channel_i_RXDATA_UNCONNECTED [63:32],PIPE_RXDATA}),
        .RXDATAVALID(\NLW_gth_channel.gthe2_channel_i_RXDATAVALID_UNCONNECTED [1:0]),
        .RXDDIEN(\<const0> ),
        .RXDFEAGCHOLD(I6),
        .RXDFEAGCOVRDEN(I7),
        .RXDFEAGCTRL({\<const1> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .RXDFECM1EN(\<const0> ),
        .RXDFELFHOLD(I6),
        .RXDFELFOVRDEN(\<const0> ),
        .RXDFELPMRESET(\<const0> ),
        .RXDFESLIDETAP({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .RXDFESLIDETAPADAPTEN(\<const0> ),
        .RXDFESLIDETAPHOLD(\<const0> ),
        .RXDFESLIDETAPID({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .RXDFESLIDETAPINITOVRDEN(\<const0> ),
        .RXDFESLIDETAPONLYADAPTEN(\<const0> ),
        .RXDFESLIDETAPOVRDEN(\<const0> ),
        .RXDFESLIDETAPSTARTED(\NLW_gth_channel.gthe2_channel_i_RXDFESLIDETAPSTARTED_UNCONNECTED ),
        .RXDFESLIDETAPSTROBE(\<const0> ),
        .RXDFESLIDETAPSTROBEDONE(\NLW_gth_channel.gthe2_channel_i_RXDFESLIDETAPSTROBEDONE_UNCONNECTED ),
        .RXDFESLIDETAPSTROBESTARTED(\NLW_gth_channel.gthe2_channel_i_RXDFESLIDETAPSTROBESTARTED_UNCONNECTED ),
        .RXDFESTADAPTDONE(\NLW_gth_channel.gthe2_channel_i_RXDFESTADAPTDONE_UNCONNECTED ),
        .RXDFETAP2HOLD(\<const0> ),
        .RXDFETAP2OVRDEN(\<const0> ),
        .RXDFETAP3HOLD(\<const0> ),
        .RXDFETAP3OVRDEN(\<const0> ),
        .RXDFETAP4HOLD(\<const0> ),
        .RXDFETAP4OVRDEN(\<const0> ),
        .RXDFETAP5HOLD(\<const0> ),
        .RXDFETAP5OVRDEN(\<const0> ),
        .RXDFETAP6HOLD(\<const0> ),
        .RXDFETAP6OVRDEN(\<const0> ),
        .RXDFETAP7HOLD(\<const0> ),
        .RXDFETAP7OVRDEN(\<const0> ),
        .RXDFEUTHOLD(\<const0> ),
        .RXDFEUTOVRDEN(\<const0> ),
        .RXDFEVPHOLD(\<const0> ),
        .RXDFEVPOVRDEN(\<const0> ),
        .RXDFEVSEN(\<const0> ),
        .RXDFEXYDEN(\<const1> ),
        .RXDISPERR(\NLW_gth_channel.gthe2_channel_i_RXDISPERR_UNCONNECTED [7:0]),
        .RXDLYBYPASS(\<const1> ),
        .RXDLYEN(\<const0> ),
        .RXDLYOVRDEN(\<const0> ),
        .RXDLYSRESET(\<const0> ),
        .RXDLYSRESETDONE(gt_rxdlysresetdone),
        .RXELECIDLE(PIPE_RXELECIDLE),
        .RXELECIDLEMODE({\<const0> ,\<const0> }),
        .RXGEARBOXSLIP(\<const0> ),
        .RXHEADER(\NLW_gth_channel.gthe2_channel_i_RXHEADER_UNCONNECTED [5:0]),
        .RXHEADERVALID(\NLW_gth_channel.gthe2_channel_i_RXHEADERVALID_UNCONNECTED [1:0]),
        .RXLPMEN(I7),
        .RXLPMHFHOLD(I6),
        .RXLPMHFOVRDEN(\<const0> ),
        .RXLPMLFHOLD(I6),
        .RXLPMLFKLOVRDEN(\<const0> ),
        .RXMCOMMAALIGNEN(I5),
        .RXMONITOROUT(\NLW_gth_channel.gthe2_channel_i_RXMONITOROUT_UNCONNECTED [6:0]),
        .RXMONITORSEL({\<const0> ,\<const0> }),
        .RXNOTINTABLE(\NLW_gth_channel.gthe2_channel_i_RXNOTINTABLE_UNCONNECTED [7:0]),
        .RXOOBRESET(\<const0> ),
        .RXOSCALRESET(\<const0> ),
        .RXOSHOLD(\<const0> ),
        .RXOSINTCFG({\<const0> ,\<const1> ,\<const1> ,\<const0> }),
        .RXOSINTEN(\<const1> ),
        .RXOSINTHOLD(\<const0> ),
        .RXOSINTID0({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .RXOSINTNTRLEN(\<const0> ),
        .RXOSINTOVRDEN(\<const0> ),
        .RXOSINTSTARTED(\NLW_gth_channel.gthe2_channel_i_RXOSINTSTARTED_UNCONNECTED ),
        .RXOSINTSTROBE(\<const0> ),
        .RXOSINTSTROBEDONE(\NLW_gth_channel.gthe2_channel_i_RXOSINTSTROBEDONE_UNCONNECTED ),
        .RXOSINTSTROBESTARTED(\NLW_gth_channel.gthe2_channel_i_RXOSINTSTROBESTARTED_UNCONNECTED ),
        .RXOSINTTESTOVRDEN(\<const0> ),
        .RXOSOVRDEN(\<const0> ),
        .RXOUTCLK(pipe_rxoutclk_out),
        .RXOUTCLKFABRIC(\NLW_gth_channel.gthe2_channel_i_RXOUTCLKFABRIC_UNCONNECTED ),
        .RXOUTCLKPCS(\NLW_gth_channel.gthe2_channel_i_RXOUTCLKPCS_UNCONNECTED ),
        .RXOUTCLKSEL({\<const0> ,\<const0> ,\<const0> }),
        .RXPCOMMAALIGNEN(I7),
        .RXPCSRESET(\<const0> ),
        .RXPD(PIPE_POWERDOWN),
        .RXPHALIGN(\<const0> ),
        .RXPHALIGNDONE(p_209_out),
        .RXPHALIGNEN(\<const0> ),
        .RXPHDLYPD(\<const0> ),
        .RXPHDLYRESET(\<const0> ),
        .RXPHMONITOR(\NLW_gth_channel.gthe2_channel_i_RXPHMONITOR_UNCONNECTED [4:0]),
        .RXPHOVRDEN(\<const0> ),
        .RXPHSLIPMONITOR(\NLW_gth_channel.gthe2_channel_i_RXPHSLIPMONITOR_UNCONNECTED [4:0]),
        .RXPMARESET(GT_RXPMARESET044_out),
        .RXPMARESETDONE(RATE_RXPMARESETDONE),
        .RXPOLARITY(PIPE_RXPOLARITY),
        .RXPRBSCNTRESET(pipe_rxprbscntreset),
        .RXPRBSERR(pipe_rxprbserr),
        .RXPRBSSEL(pipe_rxprbssel),
        .RXQPIEN(\<const0> ),
        .RXQPISENN(\NLW_gth_channel.gthe2_channel_i_RXQPISENN_UNCONNECTED ),
        .RXQPISENP(\NLW_gth_channel.gthe2_channel_i_RXQPISENP_UNCONNECTED ),
        .RXRATE({\<const0> ,\<const0> ,RXRATE}),
        .RXRATEDONE(RATE_RXRATEDONE),
        .RXRATEMODE(\<const0> ),
        .RXRESETDONE(USER_RXRESETDONE),
        .RXSLIDE(PIPE_RXSLIDE),
        .RXSTARTOFSEQ(\NLW_gth_channel.gthe2_channel_i_RXSTARTOFSEQ_UNCONNECTED [1:0]),
        .RXSTATUS(PIPE_RXSTATUS),
        .RXSYNCALLIN(I8),
        .RXSYNCDONE(SYNC_RXSYNCDONE),
        .RXSYNCIN(I9),
        .RXSYNCMODE(\<const0> ),
        .RXSYNCOUT(\n_40_gth_channel.gthe2_channel_i ),
        .RXSYSCLKSEL({\<const0> ,RXSYSCLKSEL}),
        .RXUSERRDY(I10),
        .RXUSRCLK(pipe_rxusrclk_in),
        .RXUSRCLK2(pipe_rxusrclk_in),
        .RXVALID(O2),
        .SETERRSTATUS(\<const0> ),
        .SIGVALIDCLK(USER_OOBCLK),
        .TSTIN({\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .TX8B10BBYPASS({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .TX8B10BEN(I7),
        .TXBUFDIFFCTRL({\<const1> ,\<const0> ,\<const0> }),
        .TXBUFSTATUS(\NLW_gth_channel.gthe2_channel_i_TXBUFSTATUS_UNCONNECTED [1:0]),
        .TXCHARDISPMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,PIPE_TXCOMPLIANCE}),
        .TXCHARDISPVAL({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .TXCHARISK({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,PIPE_TXDATAK}),
        .TXCOMFINISH(\NLW_gth_channel.gthe2_channel_i_TXCOMFINISH_UNCONNECTED ),
        .TXCOMINIT(\<const0> ),
        .TXCOMSAS(\<const0> ),
        .TXCOMWAKE(\<const0> ),
        .TXDATA({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,PIPE_TXDATA}),
        .TXDEEMPH(PIPE_TXDEEMPH),
        .TXDETECTRX(pipe_tx_rcvr_det),
        .TXDIFFCTRL({\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .TXDIFFPD(\<const0> ),
        .TXDLYBYPASS(\<const0> ),
        .TXDLYEN(\<const0> ),
        .TXDLYHOLD(\<const0> ),
        .TXDLYOVRDEN(\<const0> ),
        .TXDLYSRESET(I11),
        .TXDLYSRESETDONE(gt_txdlysresetdone),
        .TXDLYUPDOWN(\<const0> ),
        .TXELECIDLE(PIPE_TXELECIDLE),
        .TXGEARBOXREADY(\NLW_gth_channel.gthe2_channel_i_TXGEARBOXREADY_UNCONNECTED ),
        .TXHEADER({\<const0> ,\<const0> ,\<const0> }),
        .TXINHIBIT(\<const0> ),
        .TXMAINCURSOR(TXMAINCURSOR),
        .TXMARGIN(PIPETXMARGIN),
        .TXOUTCLK(\n_45_gth_channel.gthe2_channel_i ),
        .TXOUTCLKFABRIC(\NLW_gth_channel.gthe2_channel_i_TXOUTCLKFABRIC_UNCONNECTED ),
        .TXOUTCLKPCS(\NLW_gth_channel.gthe2_channel_i_TXOUTCLKPCS_UNCONNECTED ),
        .TXOUTCLKSEL({\<const0> ,\<const0> ,\<const0> }),
        .TXPCSRESET(\<const0> ),
        .TXPD(PIPE_POWERDOWN),
        .TXPDELECIDLEMODE(\<const0> ),
        .TXPHALIGN(I12),
        .TXPHALIGNDONE(p_211_out),
        .TXPHALIGNEN(\<const1> ),
        .TXPHDLYPD(\<const0> ),
        .TXPHDLYRESET(\<const0> ),
        .TXPHDLYTSTCLK(\<const0> ),
        .TXPHINIT(I13),
        .TXPHINITDONE(gt_txphinitdone),
        .TXPHOVRDEN(\<const0> ),
        .TXPIPPMEN(\<const0> ),
        .TXPIPPMOVRDEN(\<const0> ),
        .TXPIPPMPD(\<const0> ),
        .TXPIPPMSEL(\<const0> ),
        .TXPIPPMSTEPSIZE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .TXPISOPD(\<const0> ),
        .TXPMARESET(GT_RXPMARESET044_out),
        .TXPMARESETDONE(\NLW_gth_channel.gthe2_channel_i_TXPMARESETDONE_UNCONNECTED ),
        .TXPOLARITY(\<const0> ),
        .TXPOSTCURSOR(TXPOSTCURSOR),
        .TXPOSTCURSORINV(\<const0> ),
        .TXPRBSFORCEERR(pipe_txprbsforceerr),
        .TXPRBSSEL(pipe_txprbssel),
        .TXPRECURSOR(TXPRECURSOR),
        .TXPRECURSORINV(\<const0> ),
        .TXQPIBIASEN(\<const0> ),
        .TXQPISENN(\NLW_gth_channel.gthe2_channel_i_TXQPISENN_UNCONNECTED ),
        .TXQPISENP(\NLW_gth_channel.gthe2_channel_i_TXQPISENP_UNCONNECTED ),
        .TXQPISTRONGPDOWN(\<const0> ),
        .TXQPIWEAKPUP(\<const0> ),
        .TXRATE({\<const0> ,\<const0> ,RXRATE}),
        .TXRATEDONE(RATE_TXRATEDONE),
        .TXRATEMODE(\<const0> ),
        .TXRESETDONE(USER_TXRESETDONE),
        .TXSEQUENCE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .TXSTARTSEQ(\<const0> ),
        .TXSWING(pipe_tx_swing),
        .TXSYNCALLIN(I14),
        .TXSYNCDONE(SYNC_TXSYNCDONE),
        .TXSYNCIN(I15),
        .TXSYNCMODE(\<const0> ),
        .TXSYNCOUT(\n_56_gth_channel.gthe2_channel_i ),
        .TXSYSCLKSEL({\<const0> ,RXSYSCLKSEL}),
        .TXUSERRDY(I10),
        .TXUSRCLK(pipe_pclk_in),
        .TXUSRCLK2(pipe_pclk_in));
LUT2 #(
    .INIT(4'h8)) 
     rxphaligndone_s_reg1_i_1
       (.I0(n_0_rxphaligndone_s_reg1_i_2),
        .I1(p_309_out),
        .O(SYNC_RXPHALIGNDONE_S));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     rxphaligndone_s_reg1_i_2
       (.I0(p_209_out),
        .I1(p_259_out),
        .I2(p_54_out),
        .I3(p_4_out),
        .I4(p_154_out),
        .I5(p_104_out),
        .O(n_0_rxphaligndone_s_reg1_i_2));
LUT6 #(
    .INIT(64'h000000000000BB0B)) 
     txphinitdone_reg1_i_4
       (.I0(gt_txphinitdone),
        .I1(I16),
        .I2(I17),
        .I3(I18),
        .I4(I19),
        .I5(I20),
        .O(O3));
endmodule

(* ORIG_REF_NAME = "vc709_pcie_x8_gen3_gt_wrapper" *) 
module vc709_pcie_x8_gen3vc709_pcie_x8_gen3_gt_wrapper_38
   (QRST_CPLLLOCK,
    ext_ch_gt_drprdy,
    pci_exp_txn,
    pci_exp_txp,
    RST_PHYSTATUS,
    O1,
    gt_rxdlysresetdone,
    PIPE_RXELECIDLE,
    pipe_rxoutclk_out,
    p_259_out,
    RST_RXPMARESETDONE,
    pipe_rxprbserr,
    O2,
    O3,
    O4,
    O5,
    gt_txdlysresetdone,
    p_261_out,
    gt_txphinitdone,
    O6,
    O7,
    O8,
    ext_ch_gt_drpdo,
    PIPE_RXSTATUS,
    PIPE_RXDATA,
    PIPE_RXDATAK,
    GT_CPLLPD0118_out,
    GT_CPLLRESET0116_out,
    pipe_dclk_in,
    I1,
    I2,
    pci_exp_rxn,
    pci_exp_rxp,
    sys_clk,
    rst_gtreset,
    I3,
    I4,
    I5,
    I6,
    I7,
    GT_RXPMARESET0111_out,
    PIPE_RXPOLARITY,
    pipe_rxprbscntreset,
    PIPE_RXSLIDE,
    I8,
    I9,
    I10,
    pipe_rxusrclk_in,
    I11,
    PIPE_TXDEEMPH,
    pipe_tx_rcvr_det,
    I12,
    PIPE_TXELECIDLE,
    I13,
    I14,
    pipe_txprbsforceerr,
    pipe_tx_swing,
    I15,
    I16,
    pipe_pclk_in,
    DRPDI,
    PIPE_POWERDOWN,
    RXSYSCLKSEL,
    pipe_loopback,
    pipe_rxprbssel,
    RXRATE,
    PIPETXMARGIN,
    pipe_txprbssel,
    TXPOSTCURSOR,
    TXPRECURSOR,
    PIPE_TXDATA,
    TXMAINCURSOR,
    PIPE_TXCOMPLIANCE,
    PIPE_TXDATAK,
    DRPADDR);
  output [0:0]QRST_CPLLLOCK;
  output [0:0]ext_ch_gt_drprdy;
  output [0:0]pci_exp_txn;
  output [0:0]pci_exp_txp;
  output [0:0]RST_PHYSTATUS;
  output O1;
  output [0:0]gt_rxdlysresetdone;
  output [0:0]PIPE_RXELECIDLE;
  output [0:0]pipe_rxoutclk_out;
  output p_259_out;
  output [0:0]RST_RXPMARESETDONE;
  output [0:0]pipe_rxprbserr;
  output O2;
  output O3;
  output O4;
  output O5;
  output [0:0]gt_txdlysresetdone;
  output p_261_out;
  output [0:0]gt_txphinitdone;
  output O6;
  output O7;
  output O8;
  output [15:0]ext_ch_gt_drpdo;
  output [2:0]PIPE_RXSTATUS;
  output [31:0]PIPE_RXDATA;
  output [1:0]PIPE_RXDATAK;
  input GT_CPLLPD0118_out;
  input GT_CPLLRESET0116_out;
  input pipe_dclk_in;
  input I1;
  input I2;
  input [0:0]pci_exp_rxn;
  input [0:0]pci_exp_rxp;
  input sys_clk;
  input rst_gtreset;
  input I3;
  input I4;
  input I5;
  input I6;
  input I7;
  input GT_RXPMARESET0111_out;
  input [0:0]PIPE_RXPOLARITY;
  input pipe_rxprbscntreset;
  input [0:0]PIPE_RXSLIDE;
  input I8;
  input I9;
  input I10;
  input pipe_rxusrclk_in;
  input I11;
  input [0:0]PIPE_TXDEEMPH;
  input pipe_tx_rcvr_det;
  input I12;
  input [0:0]PIPE_TXELECIDLE;
  input I13;
  input I14;
  input pipe_txprbsforceerr;
  input pipe_tx_swing;
  input I15;
  input I16;
  input pipe_pclk_in;
  input [15:0]DRPDI;
  input [1:0]PIPE_POWERDOWN;
  input [0:0]RXSYSCLKSEL;
  input [2:0]pipe_loopback;
  input [2:0]pipe_rxprbssel;
  input [0:0]RXRATE;
  input [2:0]PIPETXMARGIN;
  input [2:0]pipe_txprbssel;
  input [4:0]TXPOSTCURSOR;
  input [4:0]TXPRECURSOR;
  input [31:0]PIPE_TXDATA;
  input [6:0]TXMAINCURSOR;
  input [0:0]PIPE_TXCOMPLIANCE;
  input [1:0]PIPE_TXDATAK;
  input [8:0]DRPADDR;

  wire \<const0> ;
  wire \<const1> ;
  wire [8:0]DRPADDR;
  wire [15:0]DRPDI;
  wire GT_CPLLPD0118_out;
  wire GT_CPLLRESET0116_out;
  wire GT_RXPMARESET0111_out;
  wire I1;
  wire I10;
  wire I11;
  wire I12;
  wire I13;
  wire I14;
  wire I15;
  wire I16;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire O8;
  wire [2:0]PIPETXMARGIN;
  wire [1:0]PIPE_POWERDOWN;
  wire [31:0]PIPE_RXDATA;
  wire [1:0]PIPE_RXDATAK;
  wire [0:0]PIPE_RXELECIDLE;
  wire [0:0]PIPE_RXPOLARITY;
  wire [0:0]PIPE_RXSLIDE;
  wire [2:0]PIPE_RXSTATUS;
  wire [0:0]PIPE_TXCOMPLIANCE;
  wire [31:0]PIPE_TXDATA;
  wire [1:0]PIPE_TXDATAK;
  wire [0:0]PIPE_TXDEEMPH;
  wire [0:0]PIPE_TXELECIDLE;
  wire [0:0]QRST_CPLLLOCK;
  wire [0:0]RST_PHYSTATUS;
  wire [0:0]RST_RXPMARESETDONE;
  wire [0:0]RXRATE;
  wire [0:0]RXSYSCLKSEL;
  wire [6:0]TXMAINCURSOR;
  wire [4:0]TXPOSTCURSOR;
  wire [4:0]TXPRECURSOR;
  wire [15:0]ext_ch_gt_drpdo;
  wire [0:0]ext_ch_gt_drprdy;
  wire [0:0]gt_rxdlysresetdone;
  wire [0:0]gt_txdlysresetdone;
  wire [0:0]gt_txphinitdone;
  wire \n_10_gth_channel.gthe2_channel_i ;
  wire \n_114_gth_channel.gthe2_channel_i ;
  wire \n_115_gth_channel.gthe2_channel_i ;
  wire \n_116_gth_channel.gthe2_channel_i ;
  wire \n_11_gth_channel.gthe2_channel_i ;
  wire \n_120_gth_channel.gthe2_channel_i ;
  wire \n_121_gth_channel.gthe2_channel_i ;
  wire \n_122_gth_channel.gthe2_channel_i ;
  wire \n_123_gth_channel.gthe2_channel_i ;
  wire \n_124_gth_channel.gthe2_channel_i ;
  wire \n_14_gth_channel.gthe2_channel_i ;
  wire \n_17_gth_channel.gthe2_channel_i ;
  wire \n_216_gth_channel.gthe2_channel_i ;
  wire \n_217_gth_channel.gthe2_channel_i ;
  wire \n_218_gth_channel.gthe2_channel_i ;
  wire \n_219_gth_channel.gthe2_channel_i ;
  wire \n_224_gth_channel.gthe2_channel_i ;
  wire \n_225_gth_channel.gthe2_channel_i ;
  wire \n_40_gth_channel.gthe2_channel_i ;
  wire \n_45_gth_channel.gthe2_channel_i ;
  wire \n_56_gth_channel.gthe2_channel_i ;
  wire \n_57_gth_channel.gthe2_channel_i ;
  wire \n_58_gth_channel.gthe2_channel_i ;
  wire \n_59_gth_channel.gthe2_channel_i ;
  wire \n_60_gth_channel.gthe2_channel_i ;
  wire \n_61_gth_channel.gthe2_channel_i ;
  wire \n_62_gth_channel.gthe2_channel_i ;
  wire \n_63_gth_channel.gthe2_channel_i ;
  wire \n_64_gth_channel.gthe2_channel_i ;
  wire \n_65_gth_channel.gthe2_channel_i ;
  wire \n_66_gth_channel.gthe2_channel_i ;
  wire \n_67_gth_channel.gthe2_channel_i ;
  wire \n_68_gth_channel.gthe2_channel_i ;
  wire \n_69_gth_channel.gthe2_channel_i ;
  wire \n_70_gth_channel.gthe2_channel_i ;
  wire \n_71_gth_channel.gthe2_channel_i ;
  wire p_259_out;
  wire p_261_out;
  wire [0:0]pci_exp_rxn;
  wire [0:0]pci_exp_rxp;
  wire [0:0]pci_exp_txn;
  wire [0:0]pci_exp_txp;
  wire pipe_dclk_in;
  wire [2:0]pipe_loopback;
  wire pipe_pclk_in;
  wire [0:0]pipe_rxoutclk_out;
  wire pipe_rxprbscntreset;
  wire [0:0]pipe_rxprbserr;
  wire [2:0]pipe_rxprbssel;
  wire pipe_rxusrclk_in;
  wire pipe_tx_rcvr_det;
  wire pipe_tx_swing;
  wire pipe_txprbsforceerr;
  wire [2:0]pipe_txprbssel;
  wire rst_gtreset;
  wire sys_clk;
  wire \NLW_gth_channel.gthe2_channel_i_CPLLFBCLKLOST_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_CPLLREFCLKLOST_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_EYESCANDATAERROR_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_GTREFCLKMONITOR_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RSOSINTDONE_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXCHANBONDSEQ_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXCHANREALIGN_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXCOMINITDET_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXCOMSASDET_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXCOMWAKEDET_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXDFESLIDETAPSTARTED_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXDFESLIDETAPSTROBEDONE_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXDFESLIDETAPSTROBESTARTED_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXDFESTADAPTDONE_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXOSINTSTARTED_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXOSINTSTROBEDONE_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXOSINTSTROBESTARTED_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXOUTCLKFABRIC_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXOUTCLKPCS_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXQPISENN_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXQPISENP_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_TXCOMFINISH_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_TXGEARBOXREADY_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_TXOUTCLKFABRIC_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_TXOUTCLKPCS_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_TXPMARESETDONE_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_TXQPISENN_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_TXQPISENP_UNCONNECTED ;
  wire [15:0]\NLW_gth_channel.gthe2_channel_i_PCSRSVDOUT_UNCONNECTED ;
  wire [7:4]\NLW_gth_channel.gthe2_channel_i_RXCHARISCOMMA_UNCONNECTED ;
  wire [7:4]\NLW_gth_channel.gthe2_channel_i_RXCHARISK_UNCONNECTED ;
  wire [1:0]\NLW_gth_channel.gthe2_channel_i_RXCLKCORCNT_UNCONNECTED ;
  wire [63:32]\NLW_gth_channel.gthe2_channel_i_RXDATA_UNCONNECTED ;
  wire [1:0]\NLW_gth_channel.gthe2_channel_i_RXDATAVALID_UNCONNECTED ;
  wire [7:0]\NLW_gth_channel.gthe2_channel_i_RXDISPERR_UNCONNECTED ;
  wire [5:0]\NLW_gth_channel.gthe2_channel_i_RXHEADER_UNCONNECTED ;
  wire [1:0]\NLW_gth_channel.gthe2_channel_i_RXHEADERVALID_UNCONNECTED ;
  wire [6:0]\NLW_gth_channel.gthe2_channel_i_RXMONITOROUT_UNCONNECTED ;
  wire [7:0]\NLW_gth_channel.gthe2_channel_i_RXNOTINTABLE_UNCONNECTED ;
  wire [4:0]\NLW_gth_channel.gthe2_channel_i_RXPHMONITOR_UNCONNECTED ;
  wire [4:0]\NLW_gth_channel.gthe2_channel_i_RXPHSLIPMONITOR_UNCONNECTED ;
  wire [1:0]\NLW_gth_channel.gthe2_channel_i_RXSTARTOFSEQ_UNCONNECTED ;
  wire [1:0]\NLW_gth_channel.gthe2_channel_i_TXBUFSTATUS_UNCONNECTED ;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
(* BOX_TYPE = "PRIMITIVE" *) 
   GTHE2_CHANNEL #(
    .ACJTAG_DEBUG_MODE(1'b0),
    .ACJTAG_MODE(1'b0),
    .ACJTAG_RESET(1'b0),
    .ADAPT_CFG0(20'h00C10),
    .ALIGN_COMMA_DOUBLE("FALSE"),
    .ALIGN_COMMA_ENABLE(10'b1111111111),
    .ALIGN_COMMA_WORD(1),
    .ALIGN_MCOMMA_DET("TRUE"),
    .ALIGN_MCOMMA_VALUE(10'b1010000011),
    .ALIGN_PCOMMA_DET("TRUE"),
    .ALIGN_PCOMMA_VALUE(10'b0101111100),
    .A_RXOSCALRESET(1'b0),
    .CBCC_DATA_SOURCE_SEL("DECODED"),
    .CFOK_CFG(42'h24800040E80),
    .CFOK_CFG2(6'b100000),
    .CFOK_CFG3(6'b100000),
    .CHAN_BOND_KEEP_ALIGN("TRUE"),
    .CHAN_BOND_MAX_SKEW(7),
    .CHAN_BOND_SEQ_1_1(10'b0001001010),
    .CHAN_BOND_SEQ_1_2(10'b0001001010),
    .CHAN_BOND_SEQ_1_3(10'b0001001010),
    .CHAN_BOND_SEQ_1_4(10'b0110111100),
    .CHAN_BOND_SEQ_1_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_1(10'b0001000101),
    .CHAN_BOND_SEQ_2_2(10'b0001000101),
    .CHAN_BOND_SEQ_2_3(10'b0001000101),
    .CHAN_BOND_SEQ_2_4(10'b0110111100),
    .CHAN_BOND_SEQ_2_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_USE("TRUE"),
    .CHAN_BOND_SEQ_LEN(4),
    .CLK_CORRECT_USE("TRUE"),
    .CLK_COR_KEEP_IDLE("TRUE"),
    .CLK_COR_MAX_LAT(15),
    .CLK_COR_MIN_LAT(13),
    .CLK_COR_PRECEDENCE("TRUE"),
    .CLK_COR_REPEAT_WAIT(0),
    .CLK_COR_SEQ_1_1(10'b0100011100),
    .CLK_COR_SEQ_1_2(10'b0000000000),
    .CLK_COR_SEQ_1_3(10'b0000000000),
    .CLK_COR_SEQ_1_4(10'b0000000000),
    .CLK_COR_SEQ_1_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_1(10'b0000000000),
    .CLK_COR_SEQ_2_2(10'b0000000000),
    .CLK_COR_SEQ_2_3(10'b0000000000),
    .CLK_COR_SEQ_2_4(10'b0000000000),
    .CLK_COR_SEQ_2_ENABLE(4'b0000),
    .CLK_COR_SEQ_2_USE("FALSE"),
    .CLK_COR_SEQ_LEN(1),
    .CPLL_CFG(29'h00A407CC),
    .CPLL_FBDIV(5),
    .CPLL_FBDIV_45(5),
    .CPLL_INIT_CFG(24'h00001E),
    .CPLL_LOCK_CFG(16'h01E8),
    .CPLL_REFCLK_DIV(1),
    .DEC_MCOMMA_DETECT("TRUE"),
    .DEC_PCOMMA_DETECT("TRUE"),
    .DEC_VALID_COMMA_ONLY("FALSE"),
    .DMONITOR_CFG(24'h000AB1),
    .ES_CLK_PHASE_SEL(1'b0),
    .ES_CONTROL(6'b000000),
    .ES_ERRDET_EN("FALSE"),
    .ES_EYE_SCAN_EN("TRUE"),
    .ES_HORZ_OFFSET(12'h000),
    .ES_PMA_CFG(10'b0000000000),
    .ES_PRESCALE(5'b00000),
    .ES_QUALIFIER(80'h00000000000000000000),
    .ES_QUAL_MASK(80'h00000000000000000000),
    .ES_SDATA_MASK(80'h00000000000000000000),
    .ES_VERT_OFFSET(9'b000000000),
    .FTS_DESKEW_SEQ_ENABLE(4'b1111),
    .FTS_LANE_DESKEW_CFG(4'b1111),
    .FTS_LANE_DESKEW_EN("TRUE"),
    .GEARBOX_MODE(3'b000),
    .IS_CLKRSVD0_INVERTED(1'b0),
    .IS_CLKRSVD1_INVERTED(1'b0),
    .IS_CPLLLOCKDETCLK_INVERTED(1'b0),
    .IS_DMONITORCLK_INVERTED(1'b0),
    .IS_DRPCLK_INVERTED(1'b0),
    .IS_GTGREFCLK_INVERTED(1'b0),
    .IS_RXUSRCLK2_INVERTED(1'b0),
    .IS_RXUSRCLK_INVERTED(1'b0),
    .IS_SIGVALIDCLK_INVERTED(1'b0),
    .IS_TXPHDLYTSTCLK_INVERTED(1'b0),
    .IS_TXUSRCLK2_INVERTED(1'b0),
    .IS_TXUSRCLK_INVERTED(1'b0),
    .LOOPBACK_CFG(1'b1),
    .OUTREFCLK_SEL_INV(2'b11),
    .PCS_PCIE_EN("TRUE"),
    .PCS_RSVD_ATTR(48'h000000000140),
    .PD_TRANS_TIME_FROM_P2(12'h03C),
    .PD_TRANS_TIME_NONE_P2(8'h09),
    .PD_TRANS_TIME_TO_P2(8'h64),
    .PMA_RSV(32'b00000000000000000000000010000000),
    .PMA_RSV2(32'b00011100000000000000000000001010),
    .PMA_RSV3(2'b00),
    .PMA_RSV4(15'b000000000001000),
    .PMA_RSV5(4'b0000),
    .RESET_POWERSAVE_DISABLE(1'b0),
    .RXBUFRESET_TIME(5'b00001),
    .RXBUF_ADDR_MODE("FULL"),
    .RXBUF_EIDLE_HI_CNT(4'b0100),
    .RXBUF_EIDLE_LO_CNT(4'b0000),
    .RXBUF_EN("TRUE"),
    .RXBUF_RESET_ON_CB_CHANGE("TRUE"),
    .RXBUF_RESET_ON_COMMAALIGN("FALSE"),
    .RXBUF_RESET_ON_EIDLE("TRUE"),
    .RXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .RXBUF_THRESH_OVFLW(61),
    .RXBUF_THRESH_OVRD("FALSE"),
    .RXBUF_THRESH_UNDFLW(4),
    .RXCDRFREQRESET_TIME(5'b00001),
    .RXCDRPHRESET_TIME(5'b00001),
    .RXCDR_CFG(83'h0002007FE2000C2080018),
    .RXCDR_FR_RESET_ON_EIDLE(1'b0),
    .RXCDR_HOLD_DURING_EIDLE(1'b1),
    .RXCDR_LOCK_CFG(6'b010101),
    .RXCDR_PH_RESET_ON_EIDLE(1'b0),
    .RXDFELPMRESET_TIME(7'b0001111),
    .RXDLY_CFG(16'h001F),
    .RXDLY_LCFG(9'h030),
    .RXDLY_TAP_CFG(16'h0000),
    .RXGEARBOX_EN("FALSE"),
    .RXISCANRESET_TIME(5'b00001),
    .RXLPM_HF_CFG(14'b00001000000000),
    .RXLPM_LF_CFG(18'b001001000000000000),
    .RXOOB_CFG(7'b0000110),
    .RXOOB_CLK_CFG("FABRIC"),
    .RXOSCALRESET_TIME(5'b00011),
    .RXOSCALRESET_TIMEOUT(5'b00000),
    .RXOUT_DIV(2),
    .RXPCSRESET_TIME(5'b00001),
    .RXPHDLY_CFG(24'h004020),
    .RXPH_CFG(24'hC00002),
    .RXPH_MONITOR_SEL(5'b00000),
    .RXPI_CFG0(2'b00),
    .RXPI_CFG1(2'b11),
    .RXPI_CFG2(2'b11),
    .RXPI_CFG3(2'b11),
    .RXPI_CFG4(1'b0),
    .RXPI_CFG5(1'b0),
    .RXPI_CFG6(3'b100),
    .RXPMARESET_TIME(5'b00011),
    .RXPRBS_ERR_LOOPBACK(1'b0),
    .RXSLIDE_AUTO_WAIT(7),
    .RXSLIDE_MODE("PMA"),
    .RXSYNC_MULTILANE(1'b1),
    .RXSYNC_OVRD(1'b1),
    .RXSYNC_SKIP_DA(1'b0),
    .RX_BIAS_CFG(24'b000011000000000000010000),
    .RX_BUFFER_CFG(6'b000000),
    .RX_CLK25_DIV(4),
    .RX_CLKMUX_PD(1'b1),
    .RX_CM_SEL(2'b11),
    .RX_CM_TRIM(4'b1010),
    .RX_DATA_WIDTH(20),
    .RX_DDI_SEL(6'b000000),
    .RX_DEBUG_CFG(14'b00000011000000),
    .RX_DEFER_RESET_BUF_EN("TRUE"),
    .RX_DFELPM_CFG0(4'b0110),
    .RX_DFELPM_CFG1(1'b0),
    .RX_DFELPM_KLKH_AGC_STUP_EN(1'b1),
    .RX_DFE_AGC_CFG0(2'b00),
    .RX_DFE_AGC_CFG1(3'b100),
    .RX_DFE_AGC_CFG2(4'b0000),
    .RX_DFE_AGC_OVRDEN(1'b1),
    .RX_DFE_GAIN_CFG(23'h0020C0),
    .RX_DFE_H2_CFG(12'b000000000000),
    .RX_DFE_H3_CFG(12'b000001000000),
    .RX_DFE_H4_CFG(11'b00011100000),
    .RX_DFE_H5_CFG(11'b00011100000),
    .RX_DFE_H6_CFG(11'b00000100000),
    .RX_DFE_H7_CFG(11'b00000100000),
    .RX_DFE_KL_CFG(33'b000000000000000000000001100010000),
    .RX_DFE_KL_LPM_KH_CFG0(2'b10),
    .RX_DFE_KL_LPM_KH_CFG1(3'b010),
    .RX_DFE_KL_LPM_KH_CFG2(4'b0010),
    .RX_DFE_KL_LPM_KH_OVRDEN(1'b1),
    .RX_DFE_KL_LPM_KL_CFG0(2'b10),
    .RX_DFE_KL_LPM_KL_CFG1(3'b010),
    .RX_DFE_KL_LPM_KL_CFG2(4'b0010),
    .RX_DFE_KL_LPM_KL_OVRDEN(1'b1),
    .RX_DFE_LPM_CFG(16'h0080),
    .RX_DFE_LPM_HOLD_DURING_EIDLE(1'b1),
    .RX_DFE_ST_CFG(54'h00C100000C003F),
    .RX_DFE_UT_CFG(17'b00011100000000000),
    .RX_DFE_VP_CFG(17'b00011101010100011),
    .RX_DISPERR_SEQ_MATCH("TRUE"),
    .RX_INT_DATAWIDTH(0),
    .RX_OS_CFG(13'b0000010000000),
    .RX_SIG_VALID_DLY(4),
    .RX_XCLK_SEL("RXREC"),
    .SAS_MAX_COM(64),
    .SAS_MIN_COM(36),
    .SATA_BURST_SEQ_LEN(4'b1111),
    .SATA_BURST_VAL(3'b100),
    .SATA_CPLL_CFG("VCO_3000MHZ"),
    .SATA_EIDLE_VAL(3'b100),
    .SATA_MAX_BURST(8),
    .SATA_MAX_INIT(21),
    .SATA_MAX_WAKE(7),
    .SATA_MIN_BURST(4),
    .SATA_MIN_INIT(12),
    .SATA_MIN_WAKE(4),
    .SHOW_REALIGN_COMMA("FALSE"),
    .SIM_CPLLREFCLK_SEL(3'b001),
    .SIM_RECEIVER_DETECT_PASS("TRUE"),
    .SIM_RESET_SPEEDUP("FALSE"),
    .SIM_TX_EIDLE_DRIVE_LEVEL("1"),
    .SIM_VERSION("2.0"),
    .TERM_RCAL_CFG(15'b100001000010000),
    .TERM_RCAL_OVRD(3'b000),
    .TRANS_TIME_RATE(8'h0E),
    .TST_RSV(32'h00000000),
    .TXBUF_EN("FALSE"),
    .TXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .TXDLY_CFG(16'h001F),
    .TXDLY_LCFG(9'h030),
    .TXDLY_TAP_CFG(16'h0000),
    .TXGEARBOX_EN("FALSE"),
    .TXOOB_CFG(1'b1),
    .TXOUT_DIV(2),
    .TXPCSRESET_TIME(5'b00001),
    .TXPHDLY_CFG(24'h084020),
    .TXPH_CFG(16'h0780),
    .TXPH_MONITOR_SEL(5'b00000),
    .TXPI_CFG0(2'b00),
    .TXPI_CFG1(2'b00),
    .TXPI_CFG2(2'b00),
    .TXPI_CFG3(1'b0),
    .TXPI_CFG4(1'b0),
    .TXPI_CFG5(3'b100),
    .TXPI_GREY_SEL(1'b0),
    .TXPI_INVSTROBE_SEL(1'b0),
    .TXPI_PPMCLK_SEL("TXUSRCLK2"),
    .TXPI_PPM_CFG(8'b00000000),
    .TXPI_SYNFREQ_PPM(3'b000),
    .TXPMARESET_TIME(5'b00011),
    .TXSYNC_MULTILANE(1'b1),
    .TXSYNC_OVRD(1'b1),
    .TXSYNC_SKIP_DA(1'b0),
    .TX_CLK25_DIV(4),
    .TX_CLKMUX_PD(1'b1),
    .TX_DATA_WIDTH(20),
    .TX_DEEMPH0(6'b010100),
    .TX_DEEMPH1(6'b001011),
    .TX_DRIVE_MODE("PIPE"),
    .TX_EIDLE_ASSERT_DELAY(3'b100),
    .TX_EIDLE_DEASSERT_DELAY(3'b100),
    .TX_INT_DATAWIDTH(0),
    .TX_LOOPBACK_DRIVE_HIZ("FALSE"),
    .TX_MAINCURSOR_SEL(1'b0),
    .TX_MARGIN_FULL_0(7'b1001111),
    .TX_MARGIN_FULL_1(7'b1001110),
    .TX_MARGIN_FULL_2(7'b1001101),
    .TX_MARGIN_FULL_3(7'b1001100),
    .TX_MARGIN_FULL_4(7'b1000011),
    .TX_MARGIN_LOW_0(7'b1000101),
    .TX_MARGIN_LOW_1(7'b1000110),
    .TX_MARGIN_LOW_2(7'b1000011),
    .TX_MARGIN_LOW_3(7'b1000010),
    .TX_MARGIN_LOW_4(7'b1000000),
    .TX_QPI_STATUS_EN(1'b0),
    .TX_RXDETECT_CFG(14'h0064),
    .TX_RXDETECT_PRECHARGE_TIME(17'h00001),
    .TX_RXDETECT_REF(3'b011),
    .TX_XCLK_SEL("TXUSR"),
    .UCODEER_CLR(1'b0),
    .USE_PCS_CLK_PHASE_SEL(1'b0)) 
     \gth_channel.gthe2_channel_i 
       (.CFGRESET(\<const0> ),
        .CLKRSVD0(\<const0> ),
        .CLKRSVD1(\<const0> ),
        .CPLLFBCLKLOST(\NLW_gth_channel.gthe2_channel_i_CPLLFBCLKLOST_UNCONNECTED ),
        .CPLLLOCK(QRST_CPLLLOCK),
        .CPLLLOCKDETCLK(\<const0> ),
        .CPLLLOCKEN(\<const1> ),
        .CPLLPD(GT_CPLLPD0118_out),
        .CPLLREFCLKLOST(\NLW_gth_channel.gthe2_channel_i_CPLLREFCLKLOST_UNCONNECTED ),
        .CPLLREFCLKSEL({\<const0> ,\<const0> ,\<const1> }),
        .CPLLRESET(GT_CPLLRESET0116_out),
        .DMONFIFORESET(\<const0> ),
        .DMONITORCLK(\<const0> ),
        .DMONITOROUT({\n_57_gth_channel.gthe2_channel_i ,\n_58_gth_channel.gthe2_channel_i ,\n_59_gth_channel.gthe2_channel_i ,\n_60_gth_channel.gthe2_channel_i ,\n_61_gth_channel.gthe2_channel_i ,\n_62_gth_channel.gthe2_channel_i ,\n_63_gth_channel.gthe2_channel_i ,\n_64_gth_channel.gthe2_channel_i ,\n_65_gth_channel.gthe2_channel_i ,\n_66_gth_channel.gthe2_channel_i ,\n_67_gth_channel.gthe2_channel_i ,\n_68_gth_channel.gthe2_channel_i ,\n_69_gth_channel.gthe2_channel_i ,\n_70_gth_channel.gthe2_channel_i ,\n_71_gth_channel.gthe2_channel_i }),
        .DRPADDR(DRPADDR),
        .DRPCLK(pipe_dclk_in),
        .DRPDI(DRPDI),
        .DRPDO(ext_ch_gt_drpdo),
        .DRPEN(I1),
        .DRPRDY(ext_ch_gt_drprdy),
        .DRPWE(I2),
        .EYESCANDATAERROR(\NLW_gth_channel.gthe2_channel_i_EYESCANDATAERROR_UNCONNECTED ),
        .EYESCANMODE(\<const0> ),
        .EYESCANRESET(\<const0> ),
        .EYESCANTRIGGER(\<const0> ),
        .GTGREFCLK(\<const0> ),
        .GTHRXN(pci_exp_rxn),
        .GTHRXP(pci_exp_rxp),
        .GTHTXN(pci_exp_txn),
        .GTHTXP(pci_exp_txp),
        .GTNORTHREFCLK0(\<const0> ),
        .GTNORTHREFCLK1(\<const0> ),
        .GTREFCLK0(sys_clk),
        .GTREFCLK1(\<const0> ),
        .GTREFCLKMONITOR(\NLW_gth_channel.gthe2_channel_i_GTREFCLKMONITOR_UNCONNECTED ),
        .GTRESETSEL(\<const0> ),
        .GTRSVD({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .GTRXRESET(rst_gtreset),
        .GTSOUTHREFCLK0(\<const0> ),
        .GTSOUTHREFCLK1(\<const0> ),
        .GTTXRESET(rst_gtreset),
        .LOOPBACK(pipe_loopback),
        .PCSRSVDIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .PCSRSVDIN2({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .PCSRSVDOUT(\NLW_gth_channel.gthe2_channel_i_PCSRSVDOUT_UNCONNECTED [15:0]),
        .PHYSTATUS(RST_PHYSTATUS),
        .PMARSVDIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .QPLLCLK(I3),
        .QPLLREFCLK(I4),
        .RESETOVRD(\<const0> ),
        .RSOSINTDONE(\NLW_gth_channel.gthe2_channel_i_RSOSINTDONE_UNCONNECTED ),
        .RX8B10BEN(I5),
        .RXADAPTSELTEST({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .RXBUFRESET(\<const0> ),
        .RXBUFSTATUS({\n_114_gth_channel.gthe2_channel_i ,\n_115_gth_channel.gthe2_channel_i ,\n_116_gth_channel.gthe2_channel_i }),
        .RXBYTEISALIGNED(\n_10_gth_channel.gthe2_channel_i ),
        .RXBYTEREALIGN(\n_11_gth_channel.gthe2_channel_i ),
        .RXCDRFREQRESET(\<const0> ),
        .RXCDRHOLD(\<const0> ),
        .RXCDRLOCK(O1),
        .RXCDROVRDEN(\<const0> ),
        .RXCDRRESET(\<const0> ),
        .RXCDRRESETRSV(\<const0> ),
        .RXCHANBONDSEQ(\NLW_gth_channel.gthe2_channel_i_RXCHANBONDSEQ_UNCONNECTED ),
        .RXCHANISALIGNED(\n_14_gth_channel.gthe2_channel_i ),
        .RXCHANREALIGN(\NLW_gth_channel.gthe2_channel_i_RXCHANREALIGN_UNCONNECTED ),
        .RXCHARISCOMMA({\NLW_gth_channel.gthe2_channel_i_RXCHARISCOMMA_UNCONNECTED [7:4],\n_216_gth_channel.gthe2_channel_i ,\n_217_gth_channel.gthe2_channel_i ,\n_218_gth_channel.gthe2_channel_i ,\n_219_gth_channel.gthe2_channel_i }),
        .RXCHARISK({\NLW_gth_channel.gthe2_channel_i_RXCHARISK_UNCONNECTED [7:4],\n_224_gth_channel.gthe2_channel_i ,\n_225_gth_channel.gthe2_channel_i ,PIPE_RXDATAK}),
        .RXCHBONDEN(\<const0> ),
        .RXCHBONDI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .RXCHBONDLEVEL({\<const0> ,\<const0> ,\<const0> }),
        .RXCHBONDMASTER(\<const0> ),
        .RXCHBONDO({\n_120_gth_channel.gthe2_channel_i ,\n_121_gth_channel.gthe2_channel_i ,\n_122_gth_channel.gthe2_channel_i ,\n_123_gth_channel.gthe2_channel_i ,\n_124_gth_channel.gthe2_channel_i }),
        .RXCHBONDSLAVE(\<const0> ),
        .RXCLKCORCNT(\NLW_gth_channel.gthe2_channel_i_RXCLKCORCNT_UNCONNECTED [1:0]),
        .RXCOMINITDET(\NLW_gth_channel.gthe2_channel_i_RXCOMINITDET_UNCONNECTED ),
        .RXCOMMADET(\n_17_gth_channel.gthe2_channel_i ),
        .RXCOMMADETEN(\<const1> ),
        .RXCOMSASDET(\NLW_gth_channel.gthe2_channel_i_RXCOMSASDET_UNCONNECTED ),
        .RXCOMWAKEDET(\NLW_gth_channel.gthe2_channel_i_RXCOMWAKEDET_UNCONNECTED ),
        .RXDATA({\NLW_gth_channel.gthe2_channel_i_RXDATA_UNCONNECTED [63:32],PIPE_RXDATA}),
        .RXDATAVALID(\NLW_gth_channel.gthe2_channel_i_RXDATAVALID_UNCONNECTED [1:0]),
        .RXDDIEN(\<const0> ),
        .RXDFEAGCHOLD(I6),
        .RXDFEAGCOVRDEN(I7),
        .RXDFEAGCTRL({\<const1> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .RXDFECM1EN(\<const0> ),
        .RXDFELFHOLD(I6),
        .RXDFELFOVRDEN(\<const0> ),
        .RXDFELPMRESET(\<const0> ),
        .RXDFESLIDETAP({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .RXDFESLIDETAPADAPTEN(\<const0> ),
        .RXDFESLIDETAPHOLD(\<const0> ),
        .RXDFESLIDETAPID({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .RXDFESLIDETAPINITOVRDEN(\<const0> ),
        .RXDFESLIDETAPONLYADAPTEN(\<const0> ),
        .RXDFESLIDETAPOVRDEN(\<const0> ),
        .RXDFESLIDETAPSTARTED(\NLW_gth_channel.gthe2_channel_i_RXDFESLIDETAPSTARTED_UNCONNECTED ),
        .RXDFESLIDETAPSTROBE(\<const0> ),
        .RXDFESLIDETAPSTROBEDONE(\NLW_gth_channel.gthe2_channel_i_RXDFESLIDETAPSTROBEDONE_UNCONNECTED ),
        .RXDFESLIDETAPSTROBESTARTED(\NLW_gth_channel.gthe2_channel_i_RXDFESLIDETAPSTROBESTARTED_UNCONNECTED ),
        .RXDFESTADAPTDONE(\NLW_gth_channel.gthe2_channel_i_RXDFESTADAPTDONE_UNCONNECTED ),
        .RXDFETAP2HOLD(\<const0> ),
        .RXDFETAP2OVRDEN(\<const0> ),
        .RXDFETAP3HOLD(\<const0> ),
        .RXDFETAP3OVRDEN(\<const0> ),
        .RXDFETAP4HOLD(\<const0> ),
        .RXDFETAP4OVRDEN(\<const0> ),
        .RXDFETAP5HOLD(\<const0> ),
        .RXDFETAP5OVRDEN(\<const0> ),
        .RXDFETAP6HOLD(\<const0> ),
        .RXDFETAP6OVRDEN(\<const0> ),
        .RXDFETAP7HOLD(\<const0> ),
        .RXDFETAP7OVRDEN(\<const0> ),
        .RXDFEUTHOLD(\<const0> ),
        .RXDFEUTOVRDEN(\<const0> ),
        .RXDFEVPHOLD(\<const0> ),
        .RXDFEVPOVRDEN(\<const0> ),
        .RXDFEVSEN(\<const0> ),
        .RXDFEXYDEN(\<const1> ),
        .RXDISPERR(\NLW_gth_channel.gthe2_channel_i_RXDISPERR_UNCONNECTED [7:0]),
        .RXDLYBYPASS(\<const1> ),
        .RXDLYEN(\<const0> ),
        .RXDLYOVRDEN(\<const0> ),
        .RXDLYSRESET(\<const0> ),
        .RXDLYSRESETDONE(gt_rxdlysresetdone),
        .RXELECIDLE(PIPE_RXELECIDLE),
        .RXELECIDLEMODE({\<const0> ,\<const0> }),
        .RXGEARBOXSLIP(\<const0> ),
        .RXHEADER(\NLW_gth_channel.gthe2_channel_i_RXHEADER_UNCONNECTED [5:0]),
        .RXHEADERVALID(\NLW_gth_channel.gthe2_channel_i_RXHEADERVALID_UNCONNECTED [1:0]),
        .RXLPMEN(I7),
        .RXLPMHFHOLD(I6),
        .RXLPMHFOVRDEN(\<const0> ),
        .RXLPMLFHOLD(I6),
        .RXLPMLFKLOVRDEN(\<const0> ),
        .RXMCOMMAALIGNEN(I5),
        .RXMONITOROUT(\NLW_gth_channel.gthe2_channel_i_RXMONITOROUT_UNCONNECTED [6:0]),
        .RXMONITORSEL({\<const0> ,\<const0> }),
        .RXNOTINTABLE(\NLW_gth_channel.gthe2_channel_i_RXNOTINTABLE_UNCONNECTED [7:0]),
        .RXOOBRESET(\<const0> ),
        .RXOSCALRESET(\<const0> ),
        .RXOSHOLD(\<const0> ),
        .RXOSINTCFG({\<const0> ,\<const1> ,\<const1> ,\<const0> }),
        .RXOSINTEN(\<const1> ),
        .RXOSINTHOLD(\<const0> ),
        .RXOSINTID0({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .RXOSINTNTRLEN(\<const0> ),
        .RXOSINTOVRDEN(\<const0> ),
        .RXOSINTSTARTED(\NLW_gth_channel.gthe2_channel_i_RXOSINTSTARTED_UNCONNECTED ),
        .RXOSINTSTROBE(\<const0> ),
        .RXOSINTSTROBEDONE(\NLW_gth_channel.gthe2_channel_i_RXOSINTSTROBEDONE_UNCONNECTED ),
        .RXOSINTSTROBESTARTED(\NLW_gth_channel.gthe2_channel_i_RXOSINTSTROBESTARTED_UNCONNECTED ),
        .RXOSINTTESTOVRDEN(\<const0> ),
        .RXOSOVRDEN(\<const0> ),
        .RXOUTCLK(pipe_rxoutclk_out),
        .RXOUTCLKFABRIC(\NLW_gth_channel.gthe2_channel_i_RXOUTCLKFABRIC_UNCONNECTED ),
        .RXOUTCLKPCS(\NLW_gth_channel.gthe2_channel_i_RXOUTCLKPCS_UNCONNECTED ),
        .RXOUTCLKSEL({\<const0> ,\<const0> ,\<const0> }),
        .RXPCOMMAALIGNEN(I7),
        .RXPCSRESET(\<const0> ),
        .RXPD(PIPE_POWERDOWN),
        .RXPHALIGN(\<const0> ),
        .RXPHALIGNDONE(p_259_out),
        .RXPHALIGNEN(\<const0> ),
        .RXPHDLYPD(\<const0> ),
        .RXPHDLYRESET(\<const0> ),
        .RXPHMONITOR(\NLW_gth_channel.gthe2_channel_i_RXPHMONITOR_UNCONNECTED [4:0]),
        .RXPHOVRDEN(\<const0> ),
        .RXPHSLIPMONITOR(\NLW_gth_channel.gthe2_channel_i_RXPHSLIPMONITOR_UNCONNECTED [4:0]),
        .RXPMARESET(GT_RXPMARESET0111_out),
        .RXPMARESETDONE(RST_RXPMARESETDONE),
        .RXPOLARITY(PIPE_RXPOLARITY),
        .RXPRBSCNTRESET(pipe_rxprbscntreset),
        .RXPRBSERR(pipe_rxprbserr),
        .RXPRBSSEL(pipe_rxprbssel),
        .RXQPIEN(\<const0> ),
        .RXQPISENN(\NLW_gth_channel.gthe2_channel_i_RXQPISENN_UNCONNECTED ),
        .RXQPISENP(\NLW_gth_channel.gthe2_channel_i_RXQPISENP_UNCONNECTED ),
        .RXRATE({\<const0> ,\<const0> ,RXRATE}),
        .RXRATEDONE(O2),
        .RXRATEMODE(\<const0> ),
        .RXRESETDONE(O3),
        .RXSLIDE(PIPE_RXSLIDE),
        .RXSTARTOFSEQ(\NLW_gth_channel.gthe2_channel_i_RXSTARTOFSEQ_UNCONNECTED [1:0]),
        .RXSTATUS(PIPE_RXSTATUS),
        .RXSYNCALLIN(I8),
        .RXSYNCDONE(O4),
        .RXSYNCIN(I9),
        .RXSYNCMODE(\<const0> ),
        .RXSYNCOUT(\n_40_gth_channel.gthe2_channel_i ),
        .RXSYSCLKSEL({\<const0> ,RXSYSCLKSEL}),
        .RXUSERRDY(I10),
        .RXUSRCLK(pipe_rxusrclk_in),
        .RXUSRCLK2(pipe_rxusrclk_in),
        .RXVALID(O5),
        .SETERRSTATUS(\<const0> ),
        .SIGVALIDCLK(I11),
        .TSTIN({\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .TX8B10BBYPASS({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .TX8B10BEN(I7),
        .TXBUFDIFFCTRL({\<const1> ,\<const0> ,\<const0> }),
        .TXBUFSTATUS(\NLW_gth_channel.gthe2_channel_i_TXBUFSTATUS_UNCONNECTED [1:0]),
        .TXCHARDISPMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,PIPE_TXCOMPLIANCE}),
        .TXCHARDISPVAL({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .TXCHARISK({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,PIPE_TXDATAK}),
        .TXCOMFINISH(\NLW_gth_channel.gthe2_channel_i_TXCOMFINISH_UNCONNECTED ),
        .TXCOMINIT(\<const0> ),
        .TXCOMSAS(\<const0> ),
        .TXCOMWAKE(\<const0> ),
        .TXDATA({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,PIPE_TXDATA}),
        .TXDEEMPH(PIPE_TXDEEMPH),
        .TXDETECTRX(pipe_tx_rcvr_det),
        .TXDIFFCTRL({\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .TXDIFFPD(\<const0> ),
        .TXDLYBYPASS(\<const0> ),
        .TXDLYEN(\<const0> ),
        .TXDLYHOLD(\<const0> ),
        .TXDLYOVRDEN(\<const0> ),
        .TXDLYSRESET(I12),
        .TXDLYSRESETDONE(gt_txdlysresetdone),
        .TXDLYUPDOWN(\<const0> ),
        .TXELECIDLE(PIPE_TXELECIDLE),
        .TXGEARBOXREADY(\NLW_gth_channel.gthe2_channel_i_TXGEARBOXREADY_UNCONNECTED ),
        .TXHEADER({\<const0> ,\<const0> ,\<const0> }),
        .TXINHIBIT(\<const0> ),
        .TXMAINCURSOR(TXMAINCURSOR),
        .TXMARGIN(PIPETXMARGIN),
        .TXOUTCLK(\n_45_gth_channel.gthe2_channel_i ),
        .TXOUTCLKFABRIC(\NLW_gth_channel.gthe2_channel_i_TXOUTCLKFABRIC_UNCONNECTED ),
        .TXOUTCLKPCS(\NLW_gth_channel.gthe2_channel_i_TXOUTCLKPCS_UNCONNECTED ),
        .TXOUTCLKSEL({\<const0> ,\<const0> ,\<const0> }),
        .TXPCSRESET(\<const0> ),
        .TXPD(PIPE_POWERDOWN),
        .TXPDELECIDLEMODE(\<const0> ),
        .TXPHALIGN(I13),
        .TXPHALIGNDONE(p_261_out),
        .TXPHALIGNEN(\<const1> ),
        .TXPHDLYPD(\<const0> ),
        .TXPHDLYRESET(\<const0> ),
        .TXPHDLYTSTCLK(\<const0> ),
        .TXPHINIT(I14),
        .TXPHINITDONE(gt_txphinitdone),
        .TXPHOVRDEN(\<const0> ),
        .TXPIPPMEN(\<const0> ),
        .TXPIPPMOVRDEN(\<const0> ),
        .TXPIPPMPD(\<const0> ),
        .TXPIPPMSEL(\<const0> ),
        .TXPIPPMSTEPSIZE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .TXPISOPD(\<const0> ),
        .TXPMARESET(GT_RXPMARESET0111_out),
        .TXPMARESETDONE(\NLW_gth_channel.gthe2_channel_i_TXPMARESETDONE_UNCONNECTED ),
        .TXPOLARITY(\<const0> ),
        .TXPOSTCURSOR(TXPOSTCURSOR),
        .TXPOSTCURSORINV(\<const0> ),
        .TXPRBSFORCEERR(pipe_txprbsforceerr),
        .TXPRBSSEL(pipe_txprbssel),
        .TXPRECURSOR(TXPRECURSOR),
        .TXPRECURSORINV(\<const0> ),
        .TXQPIBIASEN(\<const0> ),
        .TXQPISENN(\NLW_gth_channel.gthe2_channel_i_TXQPISENN_UNCONNECTED ),
        .TXQPISENP(\NLW_gth_channel.gthe2_channel_i_TXQPISENP_UNCONNECTED ),
        .TXQPISTRONGPDOWN(\<const0> ),
        .TXQPIWEAKPUP(\<const0> ),
        .TXRATE({\<const0> ,\<const0> ,RXRATE}),
        .TXRATEDONE(O6),
        .TXRATEMODE(\<const0> ),
        .TXRESETDONE(O7),
        .TXSEQUENCE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .TXSTARTSEQ(\<const0> ),
        .TXSWING(pipe_tx_swing),
        .TXSYNCALLIN(I15),
        .TXSYNCDONE(O8),
        .TXSYNCIN(I16),
        .TXSYNCMODE(\<const0> ),
        .TXSYNCOUT(\n_56_gth_channel.gthe2_channel_i ),
        .TXSYSCLKSEL({\<const0> ,RXSYSCLKSEL}),
        .TXUSERRDY(I10),
        .TXUSRCLK(pipe_pclk_in),
        .TXUSRCLK2(pipe_pclk_in));
endmodule

(* ORIG_REF_NAME = "vc709_pcie_x8_gen3_gt_wrapper" *) 
module vc709_pcie_x8_gen3vc709_pcie_x8_gen3_gt_wrapper_39
   (QRST_CPLLLOCK,
    ext_ch_gt_drprdy,
    pci_exp_txn,
    pci_exp_txp,
    RST_PHYSTATUS,
    O1,
    gt_rxdlysresetdone,
    PIPE_RXELECIDLE,
    pipe_rxoutclk_out,
    p_309_out,
    RST_RXPMARESETDONE,
    pipe_rxprbserr,
    O2,
    O3,
    SYNC_RXSYNCDONE,
    O4,
    gt_txdlysresetdone,
    p_311_out,
    gt_txphinitdone,
    O5,
    O6,
    SYNC_TXSYNCDONE,
    ext_ch_gt_drpdo,
    PIPE_RXSTATUS,
    PIPE_RXDATA,
    PIPE_RXDATAK,
    GT_CPLLPD088_out,
    GT_CPLLRESET086_out,
    pipe_dclk_in,
    I1,
    I2,
    pci_exp_rxn,
    pci_exp_rxp,
    sys_clk,
    rst_gtreset,
    I3,
    I4,
    I5,
    I6,
    I7,
    GT_RXPMARESET081_out,
    PIPE_RXPOLARITY,
    pipe_rxprbscntreset,
    PIPE_RXSLIDE,
    I8,
    I9,
    I10,
    pipe_rxusrclk_in,
    I11,
    PIPE_TXDEEMPH,
    pipe_tx_rcvr_det,
    I12,
    PIPE_TXELECIDLE,
    I13,
    I14,
    pipe_txprbsforceerr,
    pipe_tx_swing,
    I15,
    I16,
    pipe_pclk_in,
    DRPDI,
    PIPE_POWERDOWN,
    RXSYSCLKSEL,
    pipe_loopback,
    pipe_rxprbssel,
    RXRATE,
    PIPETXMARGIN,
    pipe_txprbssel,
    TXPOSTCURSOR,
    TXPRECURSOR,
    PIPE_TXDATA,
    TXMAINCURSOR,
    PIPE_TXCOMPLIANCE,
    PIPE_TXDATAK,
    DRPADDR);
  output [0:0]QRST_CPLLLOCK;
  output [0:0]ext_ch_gt_drprdy;
  output [0:0]pci_exp_txn;
  output [0:0]pci_exp_txp;
  output [0:0]RST_PHYSTATUS;
  output O1;
  output [0:0]gt_rxdlysresetdone;
  output [0:0]PIPE_RXELECIDLE;
  output [0:0]pipe_rxoutclk_out;
  output p_309_out;
  output [0:0]RST_RXPMARESETDONE;
  output [0:0]pipe_rxprbserr;
  output O2;
  output O3;
  output SYNC_RXSYNCDONE;
  output O4;
  output [0:0]gt_txdlysresetdone;
  output p_311_out;
  output [0:0]gt_txphinitdone;
  output O5;
  output O6;
  output SYNC_TXSYNCDONE;
  output [15:0]ext_ch_gt_drpdo;
  output [2:0]PIPE_RXSTATUS;
  output [31:0]PIPE_RXDATA;
  output [1:0]PIPE_RXDATAK;
  input GT_CPLLPD088_out;
  input GT_CPLLRESET086_out;
  input pipe_dclk_in;
  input I1;
  input I2;
  input [0:0]pci_exp_rxn;
  input [0:0]pci_exp_rxp;
  input sys_clk;
  input rst_gtreset;
  input I3;
  input I4;
  input I5;
  input I6;
  input I7;
  input GT_RXPMARESET081_out;
  input [0:0]PIPE_RXPOLARITY;
  input pipe_rxprbscntreset;
  input [0:0]PIPE_RXSLIDE;
  input I8;
  input I9;
  input I10;
  input pipe_rxusrclk_in;
  input I11;
  input [0:0]PIPE_TXDEEMPH;
  input pipe_tx_rcvr_det;
  input I12;
  input [0:0]PIPE_TXELECIDLE;
  input I13;
  input I14;
  input pipe_txprbsforceerr;
  input pipe_tx_swing;
  input I15;
  input I16;
  input pipe_pclk_in;
  input [15:0]DRPDI;
  input [1:0]PIPE_POWERDOWN;
  input [0:0]RXSYSCLKSEL;
  input [2:0]pipe_loopback;
  input [2:0]pipe_rxprbssel;
  input [0:0]RXRATE;
  input [2:0]PIPETXMARGIN;
  input [2:0]pipe_txprbssel;
  input [4:0]TXPOSTCURSOR;
  input [4:0]TXPRECURSOR;
  input [31:0]PIPE_TXDATA;
  input [6:0]TXMAINCURSOR;
  input [0:0]PIPE_TXCOMPLIANCE;
  input [1:0]PIPE_TXDATAK;
  input [8:0]DRPADDR;

  wire \<const0> ;
  wire \<const1> ;
  wire [8:0]DRPADDR;
  wire [15:0]DRPDI;
  wire GT_CPLLPD088_out;
  wire GT_CPLLRESET086_out;
  wire GT_RXPMARESET081_out;
  wire I1;
  wire I10;
  wire I11;
  wire I12;
  wire I13;
  wire I14;
  wire I15;
  wire I16;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire [2:0]PIPETXMARGIN;
  wire [1:0]PIPE_POWERDOWN;
  wire [31:0]PIPE_RXDATA;
  wire [1:0]PIPE_RXDATAK;
  wire [0:0]PIPE_RXELECIDLE;
  wire [0:0]PIPE_RXPOLARITY;
  wire [0:0]PIPE_RXSLIDE;
  wire [2:0]PIPE_RXSTATUS;
  wire [0:0]PIPE_TXCOMPLIANCE;
  wire [31:0]PIPE_TXDATA;
  wire [1:0]PIPE_TXDATAK;
  wire [0:0]PIPE_TXDEEMPH;
  wire [0:0]PIPE_TXELECIDLE;
  wire [0:0]QRST_CPLLLOCK;
  wire [0:0]RST_PHYSTATUS;
  wire [0:0]RST_RXPMARESETDONE;
  wire [0:0]RXRATE;
  wire [0:0]RXSYSCLKSEL;
  wire SYNC_RXSYNCDONE;
  wire SYNC_TXSYNCDONE;
  wire [6:0]TXMAINCURSOR;
  wire [4:0]TXPOSTCURSOR;
  wire [4:0]TXPRECURSOR;
  wire [15:0]ext_ch_gt_drpdo;
  wire [0:0]ext_ch_gt_drprdy;
  wire [0:0]gt_rxdlysresetdone;
  wire [0:0]gt_txdlysresetdone;
  wire [0:0]gt_txphinitdone;
  wire \n_10_gth_channel.gthe2_channel_i ;
  wire \n_114_gth_channel.gthe2_channel_i ;
  wire \n_115_gth_channel.gthe2_channel_i ;
  wire \n_116_gth_channel.gthe2_channel_i ;
  wire \n_11_gth_channel.gthe2_channel_i ;
  wire \n_120_gth_channel.gthe2_channel_i ;
  wire \n_121_gth_channel.gthe2_channel_i ;
  wire \n_122_gth_channel.gthe2_channel_i ;
  wire \n_123_gth_channel.gthe2_channel_i ;
  wire \n_124_gth_channel.gthe2_channel_i ;
  wire \n_14_gth_channel.gthe2_channel_i ;
  wire \n_17_gth_channel.gthe2_channel_i ;
  wire \n_216_gth_channel.gthe2_channel_i ;
  wire \n_217_gth_channel.gthe2_channel_i ;
  wire \n_218_gth_channel.gthe2_channel_i ;
  wire \n_219_gth_channel.gthe2_channel_i ;
  wire \n_224_gth_channel.gthe2_channel_i ;
  wire \n_225_gth_channel.gthe2_channel_i ;
  wire \n_40_gth_channel.gthe2_channel_i ;
  wire \n_45_gth_channel.gthe2_channel_i ;
  wire \n_56_gth_channel.gthe2_channel_i ;
  wire \n_57_gth_channel.gthe2_channel_i ;
  wire \n_58_gth_channel.gthe2_channel_i ;
  wire \n_59_gth_channel.gthe2_channel_i ;
  wire \n_60_gth_channel.gthe2_channel_i ;
  wire \n_61_gth_channel.gthe2_channel_i ;
  wire \n_62_gth_channel.gthe2_channel_i ;
  wire \n_63_gth_channel.gthe2_channel_i ;
  wire \n_64_gth_channel.gthe2_channel_i ;
  wire \n_65_gth_channel.gthe2_channel_i ;
  wire \n_66_gth_channel.gthe2_channel_i ;
  wire \n_67_gth_channel.gthe2_channel_i ;
  wire \n_68_gth_channel.gthe2_channel_i ;
  wire \n_69_gth_channel.gthe2_channel_i ;
  wire \n_70_gth_channel.gthe2_channel_i ;
  wire \n_71_gth_channel.gthe2_channel_i ;
  wire p_309_out;
  wire p_311_out;
  wire [0:0]pci_exp_rxn;
  wire [0:0]pci_exp_rxp;
  wire [0:0]pci_exp_txn;
  wire [0:0]pci_exp_txp;
  wire pipe_dclk_in;
  wire [2:0]pipe_loopback;
  wire pipe_pclk_in;
  wire [0:0]pipe_rxoutclk_out;
  wire pipe_rxprbscntreset;
  wire [0:0]pipe_rxprbserr;
  wire [2:0]pipe_rxprbssel;
  wire pipe_rxusrclk_in;
  wire pipe_tx_rcvr_det;
  wire pipe_tx_swing;
  wire pipe_txprbsforceerr;
  wire [2:0]pipe_txprbssel;
  wire rst_gtreset;
  wire sys_clk;
  wire \NLW_gth_channel.gthe2_channel_i_CPLLFBCLKLOST_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_CPLLREFCLKLOST_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_EYESCANDATAERROR_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_GTREFCLKMONITOR_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RSOSINTDONE_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXCHANBONDSEQ_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXCHANREALIGN_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXCOMINITDET_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXCOMSASDET_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXCOMWAKEDET_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXDFESLIDETAPSTARTED_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXDFESLIDETAPSTROBEDONE_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXDFESLIDETAPSTROBESTARTED_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXDFESTADAPTDONE_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXOSINTSTARTED_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXOSINTSTROBEDONE_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXOSINTSTROBESTARTED_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXOUTCLKFABRIC_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXOUTCLKPCS_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXQPISENN_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXQPISENP_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_TXCOMFINISH_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_TXGEARBOXREADY_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_TXOUTCLKFABRIC_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_TXOUTCLKPCS_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_TXPMARESETDONE_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_TXQPISENN_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_TXQPISENP_UNCONNECTED ;
  wire [15:0]\NLW_gth_channel.gthe2_channel_i_PCSRSVDOUT_UNCONNECTED ;
  wire [7:4]\NLW_gth_channel.gthe2_channel_i_RXCHARISCOMMA_UNCONNECTED ;
  wire [7:4]\NLW_gth_channel.gthe2_channel_i_RXCHARISK_UNCONNECTED ;
  wire [1:0]\NLW_gth_channel.gthe2_channel_i_RXCLKCORCNT_UNCONNECTED ;
  wire [63:32]\NLW_gth_channel.gthe2_channel_i_RXDATA_UNCONNECTED ;
  wire [1:0]\NLW_gth_channel.gthe2_channel_i_RXDATAVALID_UNCONNECTED ;
  wire [7:0]\NLW_gth_channel.gthe2_channel_i_RXDISPERR_UNCONNECTED ;
  wire [5:0]\NLW_gth_channel.gthe2_channel_i_RXHEADER_UNCONNECTED ;
  wire [1:0]\NLW_gth_channel.gthe2_channel_i_RXHEADERVALID_UNCONNECTED ;
  wire [6:0]\NLW_gth_channel.gthe2_channel_i_RXMONITOROUT_UNCONNECTED ;
  wire [7:0]\NLW_gth_channel.gthe2_channel_i_RXNOTINTABLE_UNCONNECTED ;
  wire [4:0]\NLW_gth_channel.gthe2_channel_i_RXPHMONITOR_UNCONNECTED ;
  wire [4:0]\NLW_gth_channel.gthe2_channel_i_RXPHSLIPMONITOR_UNCONNECTED ;
  wire [1:0]\NLW_gth_channel.gthe2_channel_i_RXSTARTOFSEQ_UNCONNECTED ;
  wire [1:0]\NLW_gth_channel.gthe2_channel_i_TXBUFSTATUS_UNCONNECTED ;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
(* BOX_TYPE = "PRIMITIVE" *) 
   GTHE2_CHANNEL #(
    .ACJTAG_DEBUG_MODE(1'b0),
    .ACJTAG_MODE(1'b0),
    .ACJTAG_RESET(1'b0),
    .ADAPT_CFG0(20'h00C10),
    .ALIGN_COMMA_DOUBLE("FALSE"),
    .ALIGN_COMMA_ENABLE(10'b1111111111),
    .ALIGN_COMMA_WORD(1),
    .ALIGN_MCOMMA_DET("TRUE"),
    .ALIGN_MCOMMA_VALUE(10'b1010000011),
    .ALIGN_PCOMMA_DET("TRUE"),
    .ALIGN_PCOMMA_VALUE(10'b0101111100),
    .A_RXOSCALRESET(1'b0),
    .CBCC_DATA_SOURCE_SEL("DECODED"),
    .CFOK_CFG(42'h24800040E80),
    .CFOK_CFG2(6'b100000),
    .CFOK_CFG3(6'b100000),
    .CHAN_BOND_KEEP_ALIGN("TRUE"),
    .CHAN_BOND_MAX_SKEW(7),
    .CHAN_BOND_SEQ_1_1(10'b0001001010),
    .CHAN_BOND_SEQ_1_2(10'b0001001010),
    .CHAN_BOND_SEQ_1_3(10'b0001001010),
    .CHAN_BOND_SEQ_1_4(10'b0110111100),
    .CHAN_BOND_SEQ_1_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_1(10'b0001000101),
    .CHAN_BOND_SEQ_2_2(10'b0001000101),
    .CHAN_BOND_SEQ_2_3(10'b0001000101),
    .CHAN_BOND_SEQ_2_4(10'b0110111100),
    .CHAN_BOND_SEQ_2_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_USE("TRUE"),
    .CHAN_BOND_SEQ_LEN(4),
    .CLK_CORRECT_USE("TRUE"),
    .CLK_COR_KEEP_IDLE("TRUE"),
    .CLK_COR_MAX_LAT(15),
    .CLK_COR_MIN_LAT(13),
    .CLK_COR_PRECEDENCE("TRUE"),
    .CLK_COR_REPEAT_WAIT(0),
    .CLK_COR_SEQ_1_1(10'b0100011100),
    .CLK_COR_SEQ_1_2(10'b0000000000),
    .CLK_COR_SEQ_1_3(10'b0000000000),
    .CLK_COR_SEQ_1_4(10'b0000000000),
    .CLK_COR_SEQ_1_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_1(10'b0000000000),
    .CLK_COR_SEQ_2_2(10'b0000000000),
    .CLK_COR_SEQ_2_3(10'b0000000000),
    .CLK_COR_SEQ_2_4(10'b0000000000),
    .CLK_COR_SEQ_2_ENABLE(4'b0000),
    .CLK_COR_SEQ_2_USE("FALSE"),
    .CLK_COR_SEQ_LEN(1),
    .CPLL_CFG(29'h00A407CC),
    .CPLL_FBDIV(5),
    .CPLL_FBDIV_45(5),
    .CPLL_INIT_CFG(24'h00001E),
    .CPLL_LOCK_CFG(16'h01E8),
    .CPLL_REFCLK_DIV(1),
    .DEC_MCOMMA_DETECT("TRUE"),
    .DEC_PCOMMA_DETECT("TRUE"),
    .DEC_VALID_COMMA_ONLY("FALSE"),
    .DMONITOR_CFG(24'h000AB1),
    .ES_CLK_PHASE_SEL(1'b0),
    .ES_CONTROL(6'b000000),
    .ES_ERRDET_EN("FALSE"),
    .ES_EYE_SCAN_EN("TRUE"),
    .ES_HORZ_OFFSET(12'h000),
    .ES_PMA_CFG(10'b0000000000),
    .ES_PRESCALE(5'b00000),
    .ES_QUALIFIER(80'h00000000000000000000),
    .ES_QUAL_MASK(80'h00000000000000000000),
    .ES_SDATA_MASK(80'h00000000000000000000),
    .ES_VERT_OFFSET(9'b000000000),
    .FTS_DESKEW_SEQ_ENABLE(4'b1111),
    .FTS_LANE_DESKEW_CFG(4'b1111),
    .FTS_LANE_DESKEW_EN("TRUE"),
    .GEARBOX_MODE(3'b000),
    .IS_CLKRSVD0_INVERTED(1'b0),
    .IS_CLKRSVD1_INVERTED(1'b0),
    .IS_CPLLLOCKDETCLK_INVERTED(1'b0),
    .IS_DMONITORCLK_INVERTED(1'b0),
    .IS_DRPCLK_INVERTED(1'b0),
    .IS_GTGREFCLK_INVERTED(1'b0),
    .IS_RXUSRCLK2_INVERTED(1'b0),
    .IS_RXUSRCLK_INVERTED(1'b0),
    .IS_SIGVALIDCLK_INVERTED(1'b0),
    .IS_TXPHDLYTSTCLK_INVERTED(1'b0),
    .IS_TXUSRCLK2_INVERTED(1'b0),
    .IS_TXUSRCLK_INVERTED(1'b0),
    .LOOPBACK_CFG(1'b1),
    .OUTREFCLK_SEL_INV(2'b11),
    .PCS_PCIE_EN("TRUE"),
    .PCS_RSVD_ATTR(48'h000000000140),
    .PD_TRANS_TIME_FROM_P2(12'h03C),
    .PD_TRANS_TIME_NONE_P2(8'h09),
    .PD_TRANS_TIME_TO_P2(8'h64),
    .PMA_RSV(32'b00000000000000000000000010000000),
    .PMA_RSV2(32'b00011100000000000000000000001010),
    .PMA_RSV3(2'b00),
    .PMA_RSV4(15'b000000000001000),
    .PMA_RSV5(4'b0000),
    .RESET_POWERSAVE_DISABLE(1'b0),
    .RXBUFRESET_TIME(5'b00001),
    .RXBUF_ADDR_MODE("FULL"),
    .RXBUF_EIDLE_HI_CNT(4'b0100),
    .RXBUF_EIDLE_LO_CNT(4'b0000),
    .RXBUF_EN("TRUE"),
    .RXBUF_RESET_ON_CB_CHANGE("TRUE"),
    .RXBUF_RESET_ON_COMMAALIGN("FALSE"),
    .RXBUF_RESET_ON_EIDLE("TRUE"),
    .RXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .RXBUF_THRESH_OVFLW(61),
    .RXBUF_THRESH_OVRD("FALSE"),
    .RXBUF_THRESH_UNDFLW(4),
    .RXCDRFREQRESET_TIME(5'b00001),
    .RXCDRPHRESET_TIME(5'b00001),
    .RXCDR_CFG(83'h0002007FE2000C2080018),
    .RXCDR_FR_RESET_ON_EIDLE(1'b0),
    .RXCDR_HOLD_DURING_EIDLE(1'b1),
    .RXCDR_LOCK_CFG(6'b010101),
    .RXCDR_PH_RESET_ON_EIDLE(1'b0),
    .RXDFELPMRESET_TIME(7'b0001111),
    .RXDLY_CFG(16'h001F),
    .RXDLY_LCFG(9'h030),
    .RXDLY_TAP_CFG(16'h0000),
    .RXGEARBOX_EN("FALSE"),
    .RXISCANRESET_TIME(5'b00001),
    .RXLPM_HF_CFG(14'b00001000000000),
    .RXLPM_LF_CFG(18'b001001000000000000),
    .RXOOB_CFG(7'b0000110),
    .RXOOB_CLK_CFG("FABRIC"),
    .RXOSCALRESET_TIME(5'b00011),
    .RXOSCALRESET_TIMEOUT(5'b00000),
    .RXOUT_DIV(2),
    .RXPCSRESET_TIME(5'b00001),
    .RXPHDLY_CFG(24'h004020),
    .RXPH_CFG(24'hC00002),
    .RXPH_MONITOR_SEL(5'b00000),
    .RXPI_CFG0(2'b00),
    .RXPI_CFG1(2'b11),
    .RXPI_CFG2(2'b11),
    .RXPI_CFG3(2'b11),
    .RXPI_CFG4(1'b0),
    .RXPI_CFG5(1'b0),
    .RXPI_CFG6(3'b100),
    .RXPMARESET_TIME(5'b00011),
    .RXPRBS_ERR_LOOPBACK(1'b0),
    .RXSLIDE_AUTO_WAIT(7),
    .RXSLIDE_MODE("PMA"),
    .RXSYNC_MULTILANE(1'b1),
    .RXSYNC_OVRD(1'b1),
    .RXSYNC_SKIP_DA(1'b0),
    .RX_BIAS_CFG(24'b000011000000000000010000),
    .RX_BUFFER_CFG(6'b000000),
    .RX_CLK25_DIV(4),
    .RX_CLKMUX_PD(1'b1),
    .RX_CM_SEL(2'b11),
    .RX_CM_TRIM(4'b1010),
    .RX_DATA_WIDTH(20),
    .RX_DDI_SEL(6'b000000),
    .RX_DEBUG_CFG(14'b00000011000000),
    .RX_DEFER_RESET_BUF_EN("TRUE"),
    .RX_DFELPM_CFG0(4'b0110),
    .RX_DFELPM_CFG1(1'b0),
    .RX_DFELPM_KLKH_AGC_STUP_EN(1'b1),
    .RX_DFE_AGC_CFG0(2'b00),
    .RX_DFE_AGC_CFG1(3'b100),
    .RX_DFE_AGC_CFG2(4'b0000),
    .RX_DFE_AGC_OVRDEN(1'b1),
    .RX_DFE_GAIN_CFG(23'h0020C0),
    .RX_DFE_H2_CFG(12'b000000000000),
    .RX_DFE_H3_CFG(12'b000001000000),
    .RX_DFE_H4_CFG(11'b00011100000),
    .RX_DFE_H5_CFG(11'b00011100000),
    .RX_DFE_H6_CFG(11'b00000100000),
    .RX_DFE_H7_CFG(11'b00000100000),
    .RX_DFE_KL_CFG(33'b000000000000000000000001100010000),
    .RX_DFE_KL_LPM_KH_CFG0(2'b10),
    .RX_DFE_KL_LPM_KH_CFG1(3'b010),
    .RX_DFE_KL_LPM_KH_CFG2(4'b0010),
    .RX_DFE_KL_LPM_KH_OVRDEN(1'b1),
    .RX_DFE_KL_LPM_KL_CFG0(2'b10),
    .RX_DFE_KL_LPM_KL_CFG1(3'b010),
    .RX_DFE_KL_LPM_KL_CFG2(4'b0010),
    .RX_DFE_KL_LPM_KL_OVRDEN(1'b1),
    .RX_DFE_LPM_CFG(16'h0080),
    .RX_DFE_LPM_HOLD_DURING_EIDLE(1'b1),
    .RX_DFE_ST_CFG(54'h00C100000C003F),
    .RX_DFE_UT_CFG(17'b00011100000000000),
    .RX_DFE_VP_CFG(17'b00011101010100011),
    .RX_DISPERR_SEQ_MATCH("TRUE"),
    .RX_INT_DATAWIDTH(0),
    .RX_OS_CFG(13'b0000010000000),
    .RX_SIG_VALID_DLY(4),
    .RX_XCLK_SEL("RXREC"),
    .SAS_MAX_COM(64),
    .SAS_MIN_COM(36),
    .SATA_BURST_SEQ_LEN(4'b1111),
    .SATA_BURST_VAL(3'b100),
    .SATA_CPLL_CFG("VCO_3000MHZ"),
    .SATA_EIDLE_VAL(3'b100),
    .SATA_MAX_BURST(8),
    .SATA_MAX_INIT(21),
    .SATA_MAX_WAKE(7),
    .SATA_MIN_BURST(4),
    .SATA_MIN_INIT(12),
    .SATA_MIN_WAKE(4),
    .SHOW_REALIGN_COMMA("FALSE"),
    .SIM_CPLLREFCLK_SEL(3'b001),
    .SIM_RECEIVER_DETECT_PASS("TRUE"),
    .SIM_RESET_SPEEDUP("FALSE"),
    .SIM_TX_EIDLE_DRIVE_LEVEL("1"),
    .SIM_VERSION("2.0"),
    .TERM_RCAL_CFG(15'b100001000010000),
    .TERM_RCAL_OVRD(3'b000),
    .TRANS_TIME_RATE(8'h0E),
    .TST_RSV(32'h00000000),
    .TXBUF_EN("FALSE"),
    .TXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .TXDLY_CFG(16'h001F),
    .TXDLY_LCFG(9'h030),
    .TXDLY_TAP_CFG(16'h0000),
    .TXGEARBOX_EN("FALSE"),
    .TXOOB_CFG(1'b1),
    .TXOUT_DIV(2),
    .TXPCSRESET_TIME(5'b00001),
    .TXPHDLY_CFG(24'h084020),
    .TXPH_CFG(16'h0780),
    .TXPH_MONITOR_SEL(5'b00000),
    .TXPI_CFG0(2'b00),
    .TXPI_CFG1(2'b00),
    .TXPI_CFG2(2'b00),
    .TXPI_CFG3(1'b0),
    .TXPI_CFG4(1'b0),
    .TXPI_CFG5(3'b100),
    .TXPI_GREY_SEL(1'b0),
    .TXPI_INVSTROBE_SEL(1'b0),
    .TXPI_PPMCLK_SEL("TXUSRCLK2"),
    .TXPI_PPM_CFG(8'b00000000),
    .TXPI_SYNFREQ_PPM(3'b000),
    .TXPMARESET_TIME(5'b00011),
    .TXSYNC_MULTILANE(1'b1),
    .TXSYNC_OVRD(1'b1),
    .TXSYNC_SKIP_DA(1'b0),
    .TX_CLK25_DIV(4),
    .TX_CLKMUX_PD(1'b1),
    .TX_DATA_WIDTH(20),
    .TX_DEEMPH0(6'b010100),
    .TX_DEEMPH1(6'b001011),
    .TX_DRIVE_MODE("PIPE"),
    .TX_EIDLE_ASSERT_DELAY(3'b100),
    .TX_EIDLE_DEASSERT_DELAY(3'b100),
    .TX_INT_DATAWIDTH(0),
    .TX_LOOPBACK_DRIVE_HIZ("FALSE"),
    .TX_MAINCURSOR_SEL(1'b0),
    .TX_MARGIN_FULL_0(7'b1001111),
    .TX_MARGIN_FULL_1(7'b1001110),
    .TX_MARGIN_FULL_2(7'b1001101),
    .TX_MARGIN_FULL_3(7'b1001100),
    .TX_MARGIN_FULL_4(7'b1000011),
    .TX_MARGIN_LOW_0(7'b1000101),
    .TX_MARGIN_LOW_1(7'b1000110),
    .TX_MARGIN_LOW_2(7'b1000011),
    .TX_MARGIN_LOW_3(7'b1000010),
    .TX_MARGIN_LOW_4(7'b1000000),
    .TX_QPI_STATUS_EN(1'b0),
    .TX_RXDETECT_CFG(14'h0064),
    .TX_RXDETECT_PRECHARGE_TIME(17'h00001),
    .TX_RXDETECT_REF(3'b011),
    .TX_XCLK_SEL("TXUSR"),
    .UCODEER_CLR(1'b0),
    .USE_PCS_CLK_PHASE_SEL(1'b0)) 
     \gth_channel.gthe2_channel_i 
       (.CFGRESET(\<const0> ),
        .CLKRSVD0(\<const0> ),
        .CLKRSVD1(\<const0> ),
        .CPLLFBCLKLOST(\NLW_gth_channel.gthe2_channel_i_CPLLFBCLKLOST_UNCONNECTED ),
        .CPLLLOCK(QRST_CPLLLOCK),
        .CPLLLOCKDETCLK(\<const0> ),
        .CPLLLOCKEN(\<const1> ),
        .CPLLPD(GT_CPLLPD088_out),
        .CPLLREFCLKLOST(\NLW_gth_channel.gthe2_channel_i_CPLLREFCLKLOST_UNCONNECTED ),
        .CPLLREFCLKSEL({\<const0> ,\<const0> ,\<const1> }),
        .CPLLRESET(GT_CPLLRESET086_out),
        .DMONFIFORESET(\<const0> ),
        .DMONITORCLK(\<const0> ),
        .DMONITOROUT({\n_57_gth_channel.gthe2_channel_i ,\n_58_gth_channel.gthe2_channel_i ,\n_59_gth_channel.gthe2_channel_i ,\n_60_gth_channel.gthe2_channel_i ,\n_61_gth_channel.gthe2_channel_i ,\n_62_gth_channel.gthe2_channel_i ,\n_63_gth_channel.gthe2_channel_i ,\n_64_gth_channel.gthe2_channel_i ,\n_65_gth_channel.gthe2_channel_i ,\n_66_gth_channel.gthe2_channel_i ,\n_67_gth_channel.gthe2_channel_i ,\n_68_gth_channel.gthe2_channel_i ,\n_69_gth_channel.gthe2_channel_i ,\n_70_gth_channel.gthe2_channel_i ,\n_71_gth_channel.gthe2_channel_i }),
        .DRPADDR(DRPADDR),
        .DRPCLK(pipe_dclk_in),
        .DRPDI(DRPDI),
        .DRPDO(ext_ch_gt_drpdo),
        .DRPEN(I1),
        .DRPRDY(ext_ch_gt_drprdy),
        .DRPWE(I2),
        .EYESCANDATAERROR(\NLW_gth_channel.gthe2_channel_i_EYESCANDATAERROR_UNCONNECTED ),
        .EYESCANMODE(\<const0> ),
        .EYESCANRESET(\<const0> ),
        .EYESCANTRIGGER(\<const0> ),
        .GTGREFCLK(\<const0> ),
        .GTHRXN(pci_exp_rxn),
        .GTHRXP(pci_exp_rxp),
        .GTHTXN(pci_exp_txn),
        .GTHTXP(pci_exp_txp),
        .GTNORTHREFCLK0(\<const0> ),
        .GTNORTHREFCLK1(\<const0> ),
        .GTREFCLK0(sys_clk),
        .GTREFCLK1(\<const0> ),
        .GTREFCLKMONITOR(\NLW_gth_channel.gthe2_channel_i_GTREFCLKMONITOR_UNCONNECTED ),
        .GTRESETSEL(\<const0> ),
        .GTRSVD({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .GTRXRESET(rst_gtreset),
        .GTSOUTHREFCLK0(\<const0> ),
        .GTSOUTHREFCLK1(\<const0> ),
        .GTTXRESET(rst_gtreset),
        .LOOPBACK(pipe_loopback),
        .PCSRSVDIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .PCSRSVDIN2({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .PCSRSVDOUT(\NLW_gth_channel.gthe2_channel_i_PCSRSVDOUT_UNCONNECTED [15:0]),
        .PHYSTATUS(RST_PHYSTATUS),
        .PMARSVDIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .QPLLCLK(I3),
        .QPLLREFCLK(I4),
        .RESETOVRD(\<const0> ),
        .RSOSINTDONE(\NLW_gth_channel.gthe2_channel_i_RSOSINTDONE_UNCONNECTED ),
        .RX8B10BEN(I5),
        .RXADAPTSELTEST({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .RXBUFRESET(\<const0> ),
        .RXBUFSTATUS({\n_114_gth_channel.gthe2_channel_i ,\n_115_gth_channel.gthe2_channel_i ,\n_116_gth_channel.gthe2_channel_i }),
        .RXBYTEISALIGNED(\n_10_gth_channel.gthe2_channel_i ),
        .RXBYTEREALIGN(\n_11_gth_channel.gthe2_channel_i ),
        .RXCDRFREQRESET(\<const0> ),
        .RXCDRHOLD(\<const0> ),
        .RXCDRLOCK(O1),
        .RXCDROVRDEN(\<const0> ),
        .RXCDRRESET(\<const0> ),
        .RXCDRRESETRSV(\<const0> ),
        .RXCHANBONDSEQ(\NLW_gth_channel.gthe2_channel_i_RXCHANBONDSEQ_UNCONNECTED ),
        .RXCHANISALIGNED(\n_14_gth_channel.gthe2_channel_i ),
        .RXCHANREALIGN(\NLW_gth_channel.gthe2_channel_i_RXCHANREALIGN_UNCONNECTED ),
        .RXCHARISCOMMA({\NLW_gth_channel.gthe2_channel_i_RXCHARISCOMMA_UNCONNECTED [7:4],\n_216_gth_channel.gthe2_channel_i ,\n_217_gth_channel.gthe2_channel_i ,\n_218_gth_channel.gthe2_channel_i ,\n_219_gth_channel.gthe2_channel_i }),
        .RXCHARISK({\NLW_gth_channel.gthe2_channel_i_RXCHARISK_UNCONNECTED [7:4],\n_224_gth_channel.gthe2_channel_i ,\n_225_gth_channel.gthe2_channel_i ,PIPE_RXDATAK}),
        .RXCHBONDEN(\<const0> ),
        .RXCHBONDI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .RXCHBONDLEVEL({\<const0> ,\<const0> ,\<const0> }),
        .RXCHBONDMASTER(\<const0> ),
        .RXCHBONDO({\n_120_gth_channel.gthe2_channel_i ,\n_121_gth_channel.gthe2_channel_i ,\n_122_gth_channel.gthe2_channel_i ,\n_123_gth_channel.gthe2_channel_i ,\n_124_gth_channel.gthe2_channel_i }),
        .RXCHBONDSLAVE(\<const0> ),
        .RXCLKCORCNT(\NLW_gth_channel.gthe2_channel_i_RXCLKCORCNT_UNCONNECTED [1:0]),
        .RXCOMINITDET(\NLW_gth_channel.gthe2_channel_i_RXCOMINITDET_UNCONNECTED ),
        .RXCOMMADET(\n_17_gth_channel.gthe2_channel_i ),
        .RXCOMMADETEN(\<const1> ),
        .RXCOMSASDET(\NLW_gth_channel.gthe2_channel_i_RXCOMSASDET_UNCONNECTED ),
        .RXCOMWAKEDET(\NLW_gth_channel.gthe2_channel_i_RXCOMWAKEDET_UNCONNECTED ),
        .RXDATA({\NLW_gth_channel.gthe2_channel_i_RXDATA_UNCONNECTED [63:32],PIPE_RXDATA}),
        .RXDATAVALID(\NLW_gth_channel.gthe2_channel_i_RXDATAVALID_UNCONNECTED [1:0]),
        .RXDDIEN(\<const0> ),
        .RXDFEAGCHOLD(I6),
        .RXDFEAGCOVRDEN(I7),
        .RXDFEAGCTRL({\<const1> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .RXDFECM1EN(\<const0> ),
        .RXDFELFHOLD(I6),
        .RXDFELFOVRDEN(\<const0> ),
        .RXDFELPMRESET(\<const0> ),
        .RXDFESLIDETAP({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .RXDFESLIDETAPADAPTEN(\<const0> ),
        .RXDFESLIDETAPHOLD(\<const0> ),
        .RXDFESLIDETAPID({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .RXDFESLIDETAPINITOVRDEN(\<const0> ),
        .RXDFESLIDETAPONLYADAPTEN(\<const0> ),
        .RXDFESLIDETAPOVRDEN(\<const0> ),
        .RXDFESLIDETAPSTARTED(\NLW_gth_channel.gthe2_channel_i_RXDFESLIDETAPSTARTED_UNCONNECTED ),
        .RXDFESLIDETAPSTROBE(\<const0> ),
        .RXDFESLIDETAPSTROBEDONE(\NLW_gth_channel.gthe2_channel_i_RXDFESLIDETAPSTROBEDONE_UNCONNECTED ),
        .RXDFESLIDETAPSTROBESTARTED(\NLW_gth_channel.gthe2_channel_i_RXDFESLIDETAPSTROBESTARTED_UNCONNECTED ),
        .RXDFESTADAPTDONE(\NLW_gth_channel.gthe2_channel_i_RXDFESTADAPTDONE_UNCONNECTED ),
        .RXDFETAP2HOLD(\<const0> ),
        .RXDFETAP2OVRDEN(\<const0> ),
        .RXDFETAP3HOLD(\<const0> ),
        .RXDFETAP3OVRDEN(\<const0> ),
        .RXDFETAP4HOLD(\<const0> ),
        .RXDFETAP4OVRDEN(\<const0> ),
        .RXDFETAP5HOLD(\<const0> ),
        .RXDFETAP5OVRDEN(\<const0> ),
        .RXDFETAP6HOLD(\<const0> ),
        .RXDFETAP6OVRDEN(\<const0> ),
        .RXDFETAP7HOLD(\<const0> ),
        .RXDFETAP7OVRDEN(\<const0> ),
        .RXDFEUTHOLD(\<const0> ),
        .RXDFEUTOVRDEN(\<const0> ),
        .RXDFEVPHOLD(\<const0> ),
        .RXDFEVPOVRDEN(\<const0> ),
        .RXDFEVSEN(\<const0> ),
        .RXDFEXYDEN(\<const1> ),
        .RXDISPERR(\NLW_gth_channel.gthe2_channel_i_RXDISPERR_UNCONNECTED [7:0]),
        .RXDLYBYPASS(\<const1> ),
        .RXDLYEN(\<const0> ),
        .RXDLYOVRDEN(\<const0> ),
        .RXDLYSRESET(\<const0> ),
        .RXDLYSRESETDONE(gt_rxdlysresetdone),
        .RXELECIDLE(PIPE_RXELECIDLE),
        .RXELECIDLEMODE({\<const0> ,\<const0> }),
        .RXGEARBOXSLIP(\<const0> ),
        .RXHEADER(\NLW_gth_channel.gthe2_channel_i_RXHEADER_UNCONNECTED [5:0]),
        .RXHEADERVALID(\NLW_gth_channel.gthe2_channel_i_RXHEADERVALID_UNCONNECTED [1:0]),
        .RXLPMEN(I7),
        .RXLPMHFHOLD(I6),
        .RXLPMHFOVRDEN(\<const0> ),
        .RXLPMLFHOLD(I6),
        .RXLPMLFKLOVRDEN(\<const0> ),
        .RXMCOMMAALIGNEN(I5),
        .RXMONITOROUT(\NLW_gth_channel.gthe2_channel_i_RXMONITOROUT_UNCONNECTED [6:0]),
        .RXMONITORSEL({\<const0> ,\<const0> }),
        .RXNOTINTABLE(\NLW_gth_channel.gthe2_channel_i_RXNOTINTABLE_UNCONNECTED [7:0]),
        .RXOOBRESET(\<const0> ),
        .RXOSCALRESET(\<const0> ),
        .RXOSHOLD(\<const0> ),
        .RXOSINTCFG({\<const0> ,\<const1> ,\<const1> ,\<const0> }),
        .RXOSINTEN(\<const1> ),
        .RXOSINTHOLD(\<const0> ),
        .RXOSINTID0({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .RXOSINTNTRLEN(\<const0> ),
        .RXOSINTOVRDEN(\<const0> ),
        .RXOSINTSTARTED(\NLW_gth_channel.gthe2_channel_i_RXOSINTSTARTED_UNCONNECTED ),
        .RXOSINTSTROBE(\<const0> ),
        .RXOSINTSTROBEDONE(\NLW_gth_channel.gthe2_channel_i_RXOSINTSTROBEDONE_UNCONNECTED ),
        .RXOSINTSTROBESTARTED(\NLW_gth_channel.gthe2_channel_i_RXOSINTSTROBESTARTED_UNCONNECTED ),
        .RXOSINTTESTOVRDEN(\<const0> ),
        .RXOSOVRDEN(\<const0> ),
        .RXOUTCLK(pipe_rxoutclk_out),
        .RXOUTCLKFABRIC(\NLW_gth_channel.gthe2_channel_i_RXOUTCLKFABRIC_UNCONNECTED ),
        .RXOUTCLKPCS(\NLW_gth_channel.gthe2_channel_i_RXOUTCLKPCS_UNCONNECTED ),
        .RXOUTCLKSEL({\<const0> ,\<const0> ,\<const0> }),
        .RXPCOMMAALIGNEN(I7),
        .RXPCSRESET(\<const0> ),
        .RXPD(PIPE_POWERDOWN),
        .RXPHALIGN(\<const0> ),
        .RXPHALIGNDONE(p_309_out),
        .RXPHALIGNEN(\<const0> ),
        .RXPHDLYPD(\<const0> ),
        .RXPHDLYRESET(\<const0> ),
        .RXPHMONITOR(\NLW_gth_channel.gthe2_channel_i_RXPHMONITOR_UNCONNECTED [4:0]),
        .RXPHOVRDEN(\<const0> ),
        .RXPHSLIPMONITOR(\NLW_gth_channel.gthe2_channel_i_RXPHSLIPMONITOR_UNCONNECTED [4:0]),
        .RXPMARESET(GT_RXPMARESET081_out),
        .RXPMARESETDONE(RST_RXPMARESETDONE),
        .RXPOLARITY(PIPE_RXPOLARITY),
        .RXPRBSCNTRESET(pipe_rxprbscntreset),
        .RXPRBSERR(pipe_rxprbserr),
        .RXPRBSSEL(pipe_rxprbssel),
        .RXQPIEN(\<const0> ),
        .RXQPISENN(\NLW_gth_channel.gthe2_channel_i_RXQPISENN_UNCONNECTED ),
        .RXQPISENP(\NLW_gth_channel.gthe2_channel_i_RXQPISENP_UNCONNECTED ),
        .RXRATE({\<const0> ,\<const0> ,RXRATE}),
        .RXRATEDONE(O2),
        .RXRATEMODE(\<const0> ),
        .RXRESETDONE(O3),
        .RXSLIDE(PIPE_RXSLIDE),
        .RXSTARTOFSEQ(\NLW_gth_channel.gthe2_channel_i_RXSTARTOFSEQ_UNCONNECTED [1:0]),
        .RXSTATUS(PIPE_RXSTATUS),
        .RXSYNCALLIN(I8),
        .RXSYNCDONE(SYNC_RXSYNCDONE),
        .RXSYNCIN(I9),
        .RXSYNCMODE(\<const0> ),
        .RXSYNCOUT(\n_40_gth_channel.gthe2_channel_i ),
        .RXSYSCLKSEL({\<const0> ,RXSYSCLKSEL}),
        .RXUSERRDY(I10),
        .RXUSRCLK(pipe_rxusrclk_in),
        .RXUSRCLK2(pipe_rxusrclk_in),
        .RXVALID(O4),
        .SETERRSTATUS(\<const0> ),
        .SIGVALIDCLK(I11),
        .TSTIN({\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .TX8B10BBYPASS({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .TX8B10BEN(I7),
        .TXBUFDIFFCTRL({\<const1> ,\<const0> ,\<const0> }),
        .TXBUFSTATUS(\NLW_gth_channel.gthe2_channel_i_TXBUFSTATUS_UNCONNECTED [1:0]),
        .TXCHARDISPMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,PIPE_TXCOMPLIANCE}),
        .TXCHARDISPVAL({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .TXCHARISK({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,PIPE_TXDATAK}),
        .TXCOMFINISH(\NLW_gth_channel.gthe2_channel_i_TXCOMFINISH_UNCONNECTED ),
        .TXCOMINIT(\<const0> ),
        .TXCOMSAS(\<const0> ),
        .TXCOMWAKE(\<const0> ),
        .TXDATA({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,PIPE_TXDATA}),
        .TXDEEMPH(PIPE_TXDEEMPH),
        .TXDETECTRX(pipe_tx_rcvr_det),
        .TXDIFFCTRL({\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .TXDIFFPD(\<const0> ),
        .TXDLYBYPASS(\<const0> ),
        .TXDLYEN(\<const0> ),
        .TXDLYHOLD(\<const0> ),
        .TXDLYOVRDEN(\<const0> ),
        .TXDLYSRESET(I12),
        .TXDLYSRESETDONE(gt_txdlysresetdone),
        .TXDLYUPDOWN(\<const0> ),
        .TXELECIDLE(PIPE_TXELECIDLE),
        .TXGEARBOXREADY(\NLW_gth_channel.gthe2_channel_i_TXGEARBOXREADY_UNCONNECTED ),
        .TXHEADER({\<const0> ,\<const0> ,\<const0> }),
        .TXINHIBIT(\<const0> ),
        .TXMAINCURSOR(TXMAINCURSOR),
        .TXMARGIN(PIPETXMARGIN),
        .TXOUTCLK(\n_45_gth_channel.gthe2_channel_i ),
        .TXOUTCLKFABRIC(\NLW_gth_channel.gthe2_channel_i_TXOUTCLKFABRIC_UNCONNECTED ),
        .TXOUTCLKPCS(\NLW_gth_channel.gthe2_channel_i_TXOUTCLKPCS_UNCONNECTED ),
        .TXOUTCLKSEL({\<const0> ,\<const0> ,\<const0> }),
        .TXPCSRESET(\<const0> ),
        .TXPD(PIPE_POWERDOWN),
        .TXPDELECIDLEMODE(\<const0> ),
        .TXPHALIGN(I13),
        .TXPHALIGNDONE(p_311_out),
        .TXPHALIGNEN(\<const1> ),
        .TXPHDLYPD(\<const0> ),
        .TXPHDLYRESET(\<const0> ),
        .TXPHDLYTSTCLK(\<const0> ),
        .TXPHINIT(I14),
        .TXPHINITDONE(gt_txphinitdone),
        .TXPHOVRDEN(\<const0> ),
        .TXPIPPMEN(\<const0> ),
        .TXPIPPMOVRDEN(\<const0> ),
        .TXPIPPMPD(\<const0> ),
        .TXPIPPMSEL(\<const0> ),
        .TXPIPPMSTEPSIZE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .TXPISOPD(\<const0> ),
        .TXPMARESET(GT_RXPMARESET081_out),
        .TXPMARESETDONE(\NLW_gth_channel.gthe2_channel_i_TXPMARESETDONE_UNCONNECTED ),
        .TXPOLARITY(\<const0> ),
        .TXPOSTCURSOR(TXPOSTCURSOR),
        .TXPOSTCURSORINV(\<const0> ),
        .TXPRBSFORCEERR(pipe_txprbsforceerr),
        .TXPRBSSEL(pipe_txprbssel),
        .TXPRECURSOR(TXPRECURSOR),
        .TXPRECURSORINV(\<const0> ),
        .TXQPIBIASEN(\<const0> ),
        .TXQPISENN(\NLW_gth_channel.gthe2_channel_i_TXQPISENN_UNCONNECTED ),
        .TXQPISENP(\NLW_gth_channel.gthe2_channel_i_TXQPISENP_UNCONNECTED ),
        .TXQPISTRONGPDOWN(\<const0> ),
        .TXQPIWEAKPUP(\<const0> ),
        .TXRATE({\<const0> ,\<const0> ,RXRATE}),
        .TXRATEDONE(O5),
        .TXRATEMODE(\<const0> ),
        .TXRESETDONE(O6),
        .TXSEQUENCE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .TXSTARTSEQ(\<const0> ),
        .TXSWING(pipe_tx_swing),
        .TXSYNCALLIN(I15),
        .TXSYNCDONE(SYNC_TXSYNCDONE),
        .TXSYNCIN(I16),
        .TXSYNCMODE(\<const0> ),
        .TXSYNCOUT(\n_56_gth_channel.gthe2_channel_i ),
        .TXSYSCLKSEL({\<const0> ,RXSYSCLKSEL}),
        .TXUSERRDY(I10),
        .TXUSRCLK(pipe_pclk_in),
        .TXUSRCLK2(pipe_pclk_in));
endmodule

(* ORIG_REF_NAME = "vc709_pcie_x8_gen3_gt_wrapper" *) 
module vc709_pcie_x8_gen3vc709_pcie_x8_gen3_gt_wrapper_41
   (QRST_CPLLLOCK,
    ext_ch_gt_drprdy,
    pci_exp_txn,
    pci_exp_txp,
    RST_PHYSTATUS,
    O1,
    gt_rxdlysresetdone,
    PIPE_RXELECIDLE,
    pipe_rxoutclk_out,
    p_359_out,
    RST_RXPMARESETDONE,
    pipe_rxprbserr,
    O2,
    O3,
    O4,
    O5,
    O6,
    gt_txdlysresetdone,
    pipe_txoutclk_out,
    p_361_out,
    gt_txphinitdone,
    O7,
    O8,
    O9,
    O10,
    ext_ch_gt_drpdo,
    PIPE_RXSTATUS,
    PIPE_RXDATA,
    PIPE_RXDATAK,
    GT_CPLLPD069_out,
    GT_CPLLRESET067_out,
    pipe_dclk_in,
    I1,
    I2,
    pci_exp_rxn,
    pci_exp_rxp,
    sys_clk,
    rst_gtreset,
    I3,
    I4,
    I5,
    I6,
    I7,
    GT_RXPMARESET062_out,
    PIPE_RXPOLARITY,
    pipe_rxprbscntreset,
    PIPE_RXSLIDE,
    I8,
    I9,
    pipe_rxusrclk_in,
    I10,
    PIPE_TXDEEMPH,
    pipe_tx_rcvr_det,
    I11,
    I12,
    PIPE_TXELECIDLE,
    I13,
    I14,
    pipe_txprbsforceerr,
    pipe_tx_swing,
    I15,
    pipe_pclk_in,
    DRPDI,
    PIPE_POWERDOWN,
    RXSYSCLKSEL,
    pipe_loopback,
    pipe_rxprbssel,
    RXRATE,
    PIPETXMARGIN,
    pipe_txprbssel,
    TXPOSTCURSOR,
    TXPRECURSOR,
    PIPE_TXDATA,
    TXMAINCURSOR,
    PIPE_TXCOMPLIANCE,
    PIPE_TXDATAK,
    DRPADDR);
  output [0:0]QRST_CPLLLOCK;
  output [0:0]ext_ch_gt_drprdy;
  output [0:0]pci_exp_txn;
  output [0:0]pci_exp_txp;
  output [0:0]RST_PHYSTATUS;
  output O1;
  output [0:0]gt_rxdlysresetdone;
  output [0:0]PIPE_RXELECIDLE;
  output [0:0]pipe_rxoutclk_out;
  output p_359_out;
  output [0:0]RST_RXPMARESETDONE;
  output [0:0]pipe_rxprbserr;
  output O2;
  output O3;
  output O4;
  output O5;
  output O6;
  output [0:0]gt_txdlysresetdone;
  output pipe_txoutclk_out;
  output p_361_out;
  output [0:0]gt_txphinitdone;
  output O7;
  output O8;
  output O9;
  output O10;
  output [15:0]ext_ch_gt_drpdo;
  output [2:0]PIPE_RXSTATUS;
  output [31:0]PIPE_RXDATA;
  output [1:0]PIPE_RXDATAK;
  input GT_CPLLPD069_out;
  input GT_CPLLRESET067_out;
  input pipe_dclk_in;
  input I1;
  input I2;
  input [0:0]pci_exp_rxn;
  input [0:0]pci_exp_rxp;
  input sys_clk;
  input rst_gtreset;
  input I3;
  input I4;
  input I5;
  input I6;
  input I7;
  input GT_RXPMARESET062_out;
  input [0:0]PIPE_RXPOLARITY;
  input pipe_rxprbscntreset;
  input [0:0]PIPE_RXSLIDE;
  input I8;
  input I9;
  input pipe_rxusrclk_in;
  input I10;
  input [0:0]PIPE_TXDEEMPH;
  input pipe_tx_rcvr_det;
  input I11;
  input I12;
  input [0:0]PIPE_TXELECIDLE;
  input I13;
  input I14;
  input pipe_txprbsforceerr;
  input pipe_tx_swing;
  input I15;
  input pipe_pclk_in;
  input [15:0]DRPDI;
  input [1:0]PIPE_POWERDOWN;
  input [0:0]RXSYSCLKSEL;
  input [2:0]pipe_loopback;
  input [2:0]pipe_rxprbssel;
  input [0:0]RXRATE;
  input [2:0]PIPETXMARGIN;
  input [2:0]pipe_txprbssel;
  input [4:0]TXPOSTCURSOR;
  input [4:0]TXPRECURSOR;
  input [31:0]PIPE_TXDATA;
  input [6:0]TXMAINCURSOR;
  input [0:0]PIPE_TXCOMPLIANCE;
  input [1:0]PIPE_TXDATAK;
  input [8:0]DRPADDR;

  wire \<const0> ;
  wire \<const1> ;
  wire [8:0]DRPADDR;
  wire [15:0]DRPDI;
  wire GT_CPLLPD069_out;
  wire GT_CPLLRESET067_out;
  wire GT_RXPMARESET062_out;
  wire I1;
  wire I10;
  wire I11;
  wire I12;
  wire I13;
  wire I14;
  wire I15;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire O10;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire O8;
  wire O9;
  wire [2:0]PIPETXMARGIN;
  wire [1:0]PIPE_POWERDOWN;
  wire [31:0]PIPE_RXDATA;
  wire [1:0]PIPE_RXDATAK;
  wire [0:0]PIPE_RXELECIDLE;
  wire [0:0]PIPE_RXPOLARITY;
  wire [0:0]PIPE_RXSLIDE;
  wire [2:0]PIPE_RXSTATUS;
  wire [0:0]PIPE_TXCOMPLIANCE;
  wire [31:0]PIPE_TXDATA;
  wire [1:0]PIPE_TXDATAK;
  wire [0:0]PIPE_TXDEEMPH;
  wire [0:0]PIPE_TXELECIDLE;
  wire [0:0]QRST_CPLLLOCK;
  wire [0:0]RST_PHYSTATUS;
  wire [0:0]RST_RXPMARESETDONE;
  wire [0:0]RXRATE;
  wire [0:0]RXSYSCLKSEL;
  wire [6:0]TXMAINCURSOR;
  wire [4:0]TXPOSTCURSOR;
  wire [4:0]TXPRECURSOR;
  wire [15:0]ext_ch_gt_drpdo;
  wire [0:0]ext_ch_gt_drprdy;
  wire [0:0]gt_rxdlysresetdone;
  wire [0:0]gt_txdlysresetdone;
  wire [0:0]gt_txphinitdone;
  wire \n_10_gth_channel.gthe2_channel_i ;
  wire \n_114_gth_channel.gthe2_channel_i ;
  wire \n_115_gth_channel.gthe2_channel_i ;
  wire \n_116_gth_channel.gthe2_channel_i ;
  wire \n_11_gth_channel.gthe2_channel_i ;
  wire \n_120_gth_channel.gthe2_channel_i ;
  wire \n_121_gth_channel.gthe2_channel_i ;
  wire \n_122_gth_channel.gthe2_channel_i ;
  wire \n_123_gth_channel.gthe2_channel_i ;
  wire \n_124_gth_channel.gthe2_channel_i ;
  wire \n_14_gth_channel.gthe2_channel_i ;
  wire \n_17_gth_channel.gthe2_channel_i ;
  wire \n_216_gth_channel.gthe2_channel_i ;
  wire \n_217_gth_channel.gthe2_channel_i ;
  wire \n_218_gth_channel.gthe2_channel_i ;
  wire \n_219_gth_channel.gthe2_channel_i ;
  wire \n_224_gth_channel.gthe2_channel_i ;
  wire \n_225_gth_channel.gthe2_channel_i ;
  wire \n_57_gth_channel.gthe2_channel_i ;
  wire \n_58_gth_channel.gthe2_channel_i ;
  wire \n_59_gth_channel.gthe2_channel_i ;
  wire \n_60_gth_channel.gthe2_channel_i ;
  wire \n_61_gth_channel.gthe2_channel_i ;
  wire \n_62_gth_channel.gthe2_channel_i ;
  wire \n_63_gth_channel.gthe2_channel_i ;
  wire \n_64_gth_channel.gthe2_channel_i ;
  wire \n_65_gth_channel.gthe2_channel_i ;
  wire \n_66_gth_channel.gthe2_channel_i ;
  wire \n_67_gth_channel.gthe2_channel_i ;
  wire \n_68_gth_channel.gthe2_channel_i ;
  wire \n_69_gth_channel.gthe2_channel_i ;
  wire \n_70_gth_channel.gthe2_channel_i ;
  wire \n_71_gth_channel.gthe2_channel_i ;
  wire p_359_out;
  wire p_361_out;
  wire [0:0]pci_exp_rxn;
  wire [0:0]pci_exp_rxp;
  wire [0:0]pci_exp_txn;
  wire [0:0]pci_exp_txp;
  wire pipe_dclk_in;
  wire [2:0]pipe_loopback;
  wire pipe_pclk_in;
  wire [0:0]pipe_rxoutclk_out;
  wire pipe_rxprbscntreset;
  wire [0:0]pipe_rxprbserr;
  wire [2:0]pipe_rxprbssel;
  wire pipe_rxusrclk_in;
  wire pipe_tx_rcvr_det;
  wire pipe_tx_swing;
  wire pipe_txoutclk_out;
  wire pipe_txprbsforceerr;
  wire [2:0]pipe_txprbssel;
  wire rst_gtreset;
  wire sys_clk;
  wire \NLW_gth_channel.gthe2_channel_i_CPLLFBCLKLOST_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_CPLLREFCLKLOST_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_EYESCANDATAERROR_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_GTREFCLKMONITOR_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RSOSINTDONE_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXCHANBONDSEQ_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXCHANREALIGN_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXCOMINITDET_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXCOMSASDET_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXCOMWAKEDET_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXDFESLIDETAPSTARTED_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXDFESLIDETAPSTROBEDONE_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXDFESLIDETAPSTROBESTARTED_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXDFESTADAPTDONE_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXOSINTSTARTED_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXOSINTSTROBEDONE_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXOSINTSTROBESTARTED_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXOUTCLKFABRIC_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXOUTCLKPCS_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXQPISENN_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXQPISENP_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_TXCOMFINISH_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_TXGEARBOXREADY_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_TXOUTCLKFABRIC_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_TXOUTCLKPCS_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_TXPMARESETDONE_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_TXQPISENN_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_TXQPISENP_UNCONNECTED ;
  wire [15:0]\NLW_gth_channel.gthe2_channel_i_PCSRSVDOUT_UNCONNECTED ;
  wire [7:4]\NLW_gth_channel.gthe2_channel_i_RXCHARISCOMMA_UNCONNECTED ;
  wire [7:4]\NLW_gth_channel.gthe2_channel_i_RXCHARISK_UNCONNECTED ;
  wire [1:0]\NLW_gth_channel.gthe2_channel_i_RXCLKCORCNT_UNCONNECTED ;
  wire [63:32]\NLW_gth_channel.gthe2_channel_i_RXDATA_UNCONNECTED ;
  wire [1:0]\NLW_gth_channel.gthe2_channel_i_RXDATAVALID_UNCONNECTED ;
  wire [7:0]\NLW_gth_channel.gthe2_channel_i_RXDISPERR_UNCONNECTED ;
  wire [5:0]\NLW_gth_channel.gthe2_channel_i_RXHEADER_UNCONNECTED ;
  wire [1:0]\NLW_gth_channel.gthe2_channel_i_RXHEADERVALID_UNCONNECTED ;
  wire [6:0]\NLW_gth_channel.gthe2_channel_i_RXMONITOROUT_UNCONNECTED ;
  wire [7:0]\NLW_gth_channel.gthe2_channel_i_RXNOTINTABLE_UNCONNECTED ;
  wire [4:0]\NLW_gth_channel.gthe2_channel_i_RXPHMONITOR_UNCONNECTED ;
  wire [4:0]\NLW_gth_channel.gthe2_channel_i_RXPHSLIPMONITOR_UNCONNECTED ;
  wire [1:0]\NLW_gth_channel.gthe2_channel_i_RXSTARTOFSEQ_UNCONNECTED ;
  wire [1:0]\NLW_gth_channel.gthe2_channel_i_TXBUFSTATUS_UNCONNECTED ;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
(* BOX_TYPE = "PRIMITIVE" *) 
   GTHE2_CHANNEL #(
    .ACJTAG_DEBUG_MODE(1'b0),
    .ACJTAG_MODE(1'b0),
    .ACJTAG_RESET(1'b0),
    .ADAPT_CFG0(20'h00C10),
    .ALIGN_COMMA_DOUBLE("FALSE"),
    .ALIGN_COMMA_ENABLE(10'b1111111111),
    .ALIGN_COMMA_WORD(1),
    .ALIGN_MCOMMA_DET("TRUE"),
    .ALIGN_MCOMMA_VALUE(10'b1010000011),
    .ALIGN_PCOMMA_DET("TRUE"),
    .ALIGN_PCOMMA_VALUE(10'b0101111100),
    .A_RXOSCALRESET(1'b0),
    .CBCC_DATA_SOURCE_SEL("DECODED"),
    .CFOK_CFG(42'h24800040E80),
    .CFOK_CFG2(6'b100000),
    .CFOK_CFG3(6'b100000),
    .CHAN_BOND_KEEP_ALIGN("TRUE"),
    .CHAN_BOND_MAX_SKEW(7),
    .CHAN_BOND_SEQ_1_1(10'b0001001010),
    .CHAN_BOND_SEQ_1_2(10'b0001001010),
    .CHAN_BOND_SEQ_1_3(10'b0001001010),
    .CHAN_BOND_SEQ_1_4(10'b0110111100),
    .CHAN_BOND_SEQ_1_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_1(10'b0001000101),
    .CHAN_BOND_SEQ_2_2(10'b0001000101),
    .CHAN_BOND_SEQ_2_3(10'b0001000101),
    .CHAN_BOND_SEQ_2_4(10'b0110111100),
    .CHAN_BOND_SEQ_2_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_USE("TRUE"),
    .CHAN_BOND_SEQ_LEN(4),
    .CLK_CORRECT_USE("TRUE"),
    .CLK_COR_KEEP_IDLE("TRUE"),
    .CLK_COR_MAX_LAT(15),
    .CLK_COR_MIN_LAT(13),
    .CLK_COR_PRECEDENCE("TRUE"),
    .CLK_COR_REPEAT_WAIT(0),
    .CLK_COR_SEQ_1_1(10'b0100011100),
    .CLK_COR_SEQ_1_2(10'b0000000000),
    .CLK_COR_SEQ_1_3(10'b0000000000),
    .CLK_COR_SEQ_1_4(10'b0000000000),
    .CLK_COR_SEQ_1_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_1(10'b0000000000),
    .CLK_COR_SEQ_2_2(10'b0000000000),
    .CLK_COR_SEQ_2_3(10'b0000000000),
    .CLK_COR_SEQ_2_4(10'b0000000000),
    .CLK_COR_SEQ_2_ENABLE(4'b0000),
    .CLK_COR_SEQ_2_USE("FALSE"),
    .CLK_COR_SEQ_LEN(1),
    .CPLL_CFG(29'h00A407CC),
    .CPLL_FBDIV(5),
    .CPLL_FBDIV_45(5),
    .CPLL_INIT_CFG(24'h00001E),
    .CPLL_LOCK_CFG(16'h01E8),
    .CPLL_REFCLK_DIV(1),
    .DEC_MCOMMA_DETECT("TRUE"),
    .DEC_PCOMMA_DETECT("TRUE"),
    .DEC_VALID_COMMA_ONLY("FALSE"),
    .DMONITOR_CFG(24'h000AB1),
    .ES_CLK_PHASE_SEL(1'b0),
    .ES_CONTROL(6'b000000),
    .ES_ERRDET_EN("FALSE"),
    .ES_EYE_SCAN_EN("TRUE"),
    .ES_HORZ_OFFSET(12'h000),
    .ES_PMA_CFG(10'b0000000000),
    .ES_PRESCALE(5'b00000),
    .ES_QUALIFIER(80'h00000000000000000000),
    .ES_QUAL_MASK(80'h00000000000000000000),
    .ES_SDATA_MASK(80'h00000000000000000000),
    .ES_VERT_OFFSET(9'b000000000),
    .FTS_DESKEW_SEQ_ENABLE(4'b1111),
    .FTS_LANE_DESKEW_CFG(4'b1111),
    .FTS_LANE_DESKEW_EN("TRUE"),
    .GEARBOX_MODE(3'b000),
    .IS_CLKRSVD0_INVERTED(1'b0),
    .IS_CLKRSVD1_INVERTED(1'b0),
    .IS_CPLLLOCKDETCLK_INVERTED(1'b0),
    .IS_DMONITORCLK_INVERTED(1'b0),
    .IS_DRPCLK_INVERTED(1'b0),
    .IS_GTGREFCLK_INVERTED(1'b0),
    .IS_RXUSRCLK2_INVERTED(1'b0),
    .IS_RXUSRCLK_INVERTED(1'b0),
    .IS_SIGVALIDCLK_INVERTED(1'b0),
    .IS_TXPHDLYTSTCLK_INVERTED(1'b0),
    .IS_TXUSRCLK2_INVERTED(1'b0),
    .IS_TXUSRCLK_INVERTED(1'b0),
    .LOOPBACK_CFG(1'b1),
    .OUTREFCLK_SEL_INV(2'b11),
    .PCS_PCIE_EN("TRUE"),
    .PCS_RSVD_ATTR(48'h000000000140),
    .PD_TRANS_TIME_FROM_P2(12'h03C),
    .PD_TRANS_TIME_NONE_P2(8'h09),
    .PD_TRANS_TIME_TO_P2(8'h64),
    .PMA_RSV(32'b00000000000000000000000010000000),
    .PMA_RSV2(32'b00011100000000000000000000001010),
    .PMA_RSV3(2'b00),
    .PMA_RSV4(15'b000000000001000),
    .PMA_RSV5(4'b0000),
    .RESET_POWERSAVE_DISABLE(1'b0),
    .RXBUFRESET_TIME(5'b00001),
    .RXBUF_ADDR_MODE("FULL"),
    .RXBUF_EIDLE_HI_CNT(4'b0100),
    .RXBUF_EIDLE_LO_CNT(4'b0000),
    .RXBUF_EN("TRUE"),
    .RXBUF_RESET_ON_CB_CHANGE("TRUE"),
    .RXBUF_RESET_ON_COMMAALIGN("FALSE"),
    .RXBUF_RESET_ON_EIDLE("TRUE"),
    .RXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .RXBUF_THRESH_OVFLW(61),
    .RXBUF_THRESH_OVRD("FALSE"),
    .RXBUF_THRESH_UNDFLW(4),
    .RXCDRFREQRESET_TIME(5'b00001),
    .RXCDRPHRESET_TIME(5'b00001),
    .RXCDR_CFG(83'h0002007FE2000C2080018),
    .RXCDR_FR_RESET_ON_EIDLE(1'b0),
    .RXCDR_HOLD_DURING_EIDLE(1'b1),
    .RXCDR_LOCK_CFG(6'b010101),
    .RXCDR_PH_RESET_ON_EIDLE(1'b0),
    .RXDFELPMRESET_TIME(7'b0001111),
    .RXDLY_CFG(16'h001F),
    .RXDLY_LCFG(9'h030),
    .RXDLY_TAP_CFG(16'h0000),
    .RXGEARBOX_EN("FALSE"),
    .RXISCANRESET_TIME(5'b00001),
    .RXLPM_HF_CFG(14'b00001000000000),
    .RXLPM_LF_CFG(18'b001001000000000000),
    .RXOOB_CFG(7'b0000110),
    .RXOOB_CLK_CFG("FABRIC"),
    .RXOSCALRESET_TIME(5'b00011),
    .RXOSCALRESET_TIMEOUT(5'b00000),
    .RXOUT_DIV(2),
    .RXPCSRESET_TIME(5'b00001),
    .RXPHDLY_CFG(24'h004020),
    .RXPH_CFG(24'hC00002),
    .RXPH_MONITOR_SEL(5'b00000),
    .RXPI_CFG0(2'b00),
    .RXPI_CFG1(2'b11),
    .RXPI_CFG2(2'b11),
    .RXPI_CFG3(2'b11),
    .RXPI_CFG4(1'b0),
    .RXPI_CFG5(1'b0),
    .RXPI_CFG6(3'b100),
    .RXPMARESET_TIME(5'b00011),
    .RXPRBS_ERR_LOOPBACK(1'b0),
    .RXSLIDE_AUTO_WAIT(7),
    .RXSLIDE_MODE("PMA"),
    .RXSYNC_MULTILANE(1'b1),
    .RXSYNC_OVRD(1'b1),
    .RXSYNC_SKIP_DA(1'b0),
    .RX_BIAS_CFG(24'b000011000000000000010000),
    .RX_BUFFER_CFG(6'b000000),
    .RX_CLK25_DIV(4),
    .RX_CLKMUX_PD(1'b1),
    .RX_CM_SEL(2'b11),
    .RX_CM_TRIM(4'b1010),
    .RX_DATA_WIDTH(20),
    .RX_DDI_SEL(6'b000000),
    .RX_DEBUG_CFG(14'b00000011000000),
    .RX_DEFER_RESET_BUF_EN("TRUE"),
    .RX_DFELPM_CFG0(4'b0110),
    .RX_DFELPM_CFG1(1'b0),
    .RX_DFELPM_KLKH_AGC_STUP_EN(1'b1),
    .RX_DFE_AGC_CFG0(2'b00),
    .RX_DFE_AGC_CFG1(3'b100),
    .RX_DFE_AGC_CFG2(4'b0000),
    .RX_DFE_AGC_OVRDEN(1'b1),
    .RX_DFE_GAIN_CFG(23'h0020C0),
    .RX_DFE_H2_CFG(12'b000000000000),
    .RX_DFE_H3_CFG(12'b000001000000),
    .RX_DFE_H4_CFG(11'b00011100000),
    .RX_DFE_H5_CFG(11'b00011100000),
    .RX_DFE_H6_CFG(11'b00000100000),
    .RX_DFE_H7_CFG(11'b00000100000),
    .RX_DFE_KL_CFG(33'b000000000000000000000001100010000),
    .RX_DFE_KL_LPM_KH_CFG0(2'b10),
    .RX_DFE_KL_LPM_KH_CFG1(3'b010),
    .RX_DFE_KL_LPM_KH_CFG2(4'b0010),
    .RX_DFE_KL_LPM_KH_OVRDEN(1'b1),
    .RX_DFE_KL_LPM_KL_CFG0(2'b10),
    .RX_DFE_KL_LPM_KL_CFG1(3'b010),
    .RX_DFE_KL_LPM_KL_CFG2(4'b0010),
    .RX_DFE_KL_LPM_KL_OVRDEN(1'b1),
    .RX_DFE_LPM_CFG(16'h0080),
    .RX_DFE_LPM_HOLD_DURING_EIDLE(1'b1),
    .RX_DFE_ST_CFG(54'h00C100000C003F),
    .RX_DFE_UT_CFG(17'b00011100000000000),
    .RX_DFE_VP_CFG(17'b00011101010100011),
    .RX_DISPERR_SEQ_MATCH("TRUE"),
    .RX_INT_DATAWIDTH(0),
    .RX_OS_CFG(13'b0000010000000),
    .RX_SIG_VALID_DLY(4),
    .RX_XCLK_SEL("RXREC"),
    .SAS_MAX_COM(64),
    .SAS_MIN_COM(36),
    .SATA_BURST_SEQ_LEN(4'b1111),
    .SATA_BURST_VAL(3'b100),
    .SATA_CPLL_CFG("VCO_3000MHZ"),
    .SATA_EIDLE_VAL(3'b100),
    .SATA_MAX_BURST(8),
    .SATA_MAX_INIT(21),
    .SATA_MAX_WAKE(7),
    .SATA_MIN_BURST(4),
    .SATA_MIN_INIT(12),
    .SATA_MIN_WAKE(4),
    .SHOW_REALIGN_COMMA("FALSE"),
    .SIM_CPLLREFCLK_SEL(3'b001),
    .SIM_RECEIVER_DETECT_PASS("TRUE"),
    .SIM_RESET_SPEEDUP("FALSE"),
    .SIM_TX_EIDLE_DRIVE_LEVEL("1"),
    .SIM_VERSION("2.0"),
    .TERM_RCAL_CFG(15'b100001000010000),
    .TERM_RCAL_OVRD(3'b000),
    .TRANS_TIME_RATE(8'h0E),
    .TST_RSV(32'h00000000),
    .TXBUF_EN("FALSE"),
    .TXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .TXDLY_CFG(16'h001F),
    .TXDLY_LCFG(9'h030),
    .TXDLY_TAP_CFG(16'h0000),
    .TXGEARBOX_EN("FALSE"),
    .TXOOB_CFG(1'b1),
    .TXOUT_DIV(2),
    .TXPCSRESET_TIME(5'b00001),
    .TXPHDLY_CFG(24'h084020),
    .TXPH_CFG(16'h0780),
    .TXPH_MONITOR_SEL(5'b00000),
    .TXPI_CFG0(2'b00),
    .TXPI_CFG1(2'b00),
    .TXPI_CFG2(2'b00),
    .TXPI_CFG3(1'b0),
    .TXPI_CFG4(1'b0),
    .TXPI_CFG5(3'b100),
    .TXPI_GREY_SEL(1'b0),
    .TXPI_INVSTROBE_SEL(1'b0),
    .TXPI_PPMCLK_SEL("TXUSRCLK2"),
    .TXPI_PPM_CFG(8'b00000000),
    .TXPI_SYNFREQ_PPM(3'b000),
    .TXPMARESET_TIME(5'b00011),
    .TXSYNC_MULTILANE(1'b1),
    .TXSYNC_OVRD(1'b1),
    .TXSYNC_SKIP_DA(1'b0),
    .TX_CLK25_DIV(4),
    .TX_CLKMUX_PD(1'b1),
    .TX_DATA_WIDTH(20),
    .TX_DEEMPH0(6'b010100),
    .TX_DEEMPH1(6'b001011),
    .TX_DRIVE_MODE("PIPE"),
    .TX_EIDLE_ASSERT_DELAY(3'b100),
    .TX_EIDLE_DEASSERT_DELAY(3'b100),
    .TX_INT_DATAWIDTH(0),
    .TX_LOOPBACK_DRIVE_HIZ("FALSE"),
    .TX_MAINCURSOR_SEL(1'b0),
    .TX_MARGIN_FULL_0(7'b1001111),
    .TX_MARGIN_FULL_1(7'b1001110),
    .TX_MARGIN_FULL_2(7'b1001101),
    .TX_MARGIN_FULL_3(7'b1001100),
    .TX_MARGIN_FULL_4(7'b1000011),
    .TX_MARGIN_LOW_0(7'b1000101),
    .TX_MARGIN_LOW_1(7'b1000110),
    .TX_MARGIN_LOW_2(7'b1000011),
    .TX_MARGIN_LOW_3(7'b1000010),
    .TX_MARGIN_LOW_4(7'b1000000),
    .TX_QPI_STATUS_EN(1'b0),
    .TX_RXDETECT_CFG(14'h0064),
    .TX_RXDETECT_PRECHARGE_TIME(17'h00001),
    .TX_RXDETECT_REF(3'b011),
    .TX_XCLK_SEL("TXUSR"),
    .UCODEER_CLR(1'b0),
    .USE_PCS_CLK_PHASE_SEL(1'b0)) 
     \gth_channel.gthe2_channel_i 
       (.CFGRESET(\<const0> ),
        .CLKRSVD0(\<const0> ),
        .CLKRSVD1(\<const0> ),
        .CPLLFBCLKLOST(\NLW_gth_channel.gthe2_channel_i_CPLLFBCLKLOST_UNCONNECTED ),
        .CPLLLOCK(QRST_CPLLLOCK),
        .CPLLLOCKDETCLK(\<const0> ),
        .CPLLLOCKEN(\<const1> ),
        .CPLLPD(GT_CPLLPD069_out),
        .CPLLREFCLKLOST(\NLW_gth_channel.gthe2_channel_i_CPLLREFCLKLOST_UNCONNECTED ),
        .CPLLREFCLKSEL({\<const0> ,\<const0> ,\<const1> }),
        .CPLLRESET(GT_CPLLRESET067_out),
        .DMONFIFORESET(\<const0> ),
        .DMONITORCLK(\<const0> ),
        .DMONITOROUT({\n_57_gth_channel.gthe2_channel_i ,\n_58_gth_channel.gthe2_channel_i ,\n_59_gth_channel.gthe2_channel_i ,\n_60_gth_channel.gthe2_channel_i ,\n_61_gth_channel.gthe2_channel_i ,\n_62_gth_channel.gthe2_channel_i ,\n_63_gth_channel.gthe2_channel_i ,\n_64_gth_channel.gthe2_channel_i ,\n_65_gth_channel.gthe2_channel_i ,\n_66_gth_channel.gthe2_channel_i ,\n_67_gth_channel.gthe2_channel_i ,\n_68_gth_channel.gthe2_channel_i ,\n_69_gth_channel.gthe2_channel_i ,\n_70_gth_channel.gthe2_channel_i ,\n_71_gth_channel.gthe2_channel_i }),
        .DRPADDR(DRPADDR),
        .DRPCLK(pipe_dclk_in),
        .DRPDI(DRPDI),
        .DRPDO(ext_ch_gt_drpdo),
        .DRPEN(I1),
        .DRPRDY(ext_ch_gt_drprdy),
        .DRPWE(I2),
        .EYESCANDATAERROR(\NLW_gth_channel.gthe2_channel_i_EYESCANDATAERROR_UNCONNECTED ),
        .EYESCANMODE(\<const0> ),
        .EYESCANRESET(\<const0> ),
        .EYESCANTRIGGER(\<const0> ),
        .GTGREFCLK(\<const0> ),
        .GTHRXN(pci_exp_rxn),
        .GTHRXP(pci_exp_rxp),
        .GTHTXN(pci_exp_txn),
        .GTHTXP(pci_exp_txp),
        .GTNORTHREFCLK0(\<const0> ),
        .GTNORTHREFCLK1(\<const0> ),
        .GTREFCLK0(sys_clk),
        .GTREFCLK1(\<const0> ),
        .GTREFCLKMONITOR(\NLW_gth_channel.gthe2_channel_i_GTREFCLKMONITOR_UNCONNECTED ),
        .GTRESETSEL(\<const0> ),
        .GTRSVD({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .GTRXRESET(rst_gtreset),
        .GTSOUTHREFCLK0(\<const0> ),
        .GTSOUTHREFCLK1(\<const0> ),
        .GTTXRESET(rst_gtreset),
        .LOOPBACK(pipe_loopback),
        .PCSRSVDIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .PCSRSVDIN2({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .PCSRSVDOUT(\NLW_gth_channel.gthe2_channel_i_PCSRSVDOUT_UNCONNECTED [15:0]),
        .PHYSTATUS(RST_PHYSTATUS),
        .PMARSVDIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .QPLLCLK(I3),
        .QPLLREFCLK(I4),
        .RESETOVRD(\<const0> ),
        .RSOSINTDONE(\NLW_gth_channel.gthe2_channel_i_RSOSINTDONE_UNCONNECTED ),
        .RX8B10BEN(I5),
        .RXADAPTSELTEST({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .RXBUFRESET(\<const0> ),
        .RXBUFSTATUS({\n_114_gth_channel.gthe2_channel_i ,\n_115_gth_channel.gthe2_channel_i ,\n_116_gth_channel.gthe2_channel_i }),
        .RXBYTEISALIGNED(\n_10_gth_channel.gthe2_channel_i ),
        .RXBYTEREALIGN(\n_11_gth_channel.gthe2_channel_i ),
        .RXCDRFREQRESET(\<const0> ),
        .RXCDRHOLD(\<const0> ),
        .RXCDRLOCK(O1),
        .RXCDROVRDEN(\<const0> ),
        .RXCDRRESET(\<const0> ),
        .RXCDRRESETRSV(\<const0> ),
        .RXCHANBONDSEQ(\NLW_gth_channel.gthe2_channel_i_RXCHANBONDSEQ_UNCONNECTED ),
        .RXCHANISALIGNED(\n_14_gth_channel.gthe2_channel_i ),
        .RXCHANREALIGN(\NLW_gth_channel.gthe2_channel_i_RXCHANREALIGN_UNCONNECTED ),
        .RXCHARISCOMMA({\NLW_gth_channel.gthe2_channel_i_RXCHARISCOMMA_UNCONNECTED [7:4],\n_216_gth_channel.gthe2_channel_i ,\n_217_gth_channel.gthe2_channel_i ,\n_218_gth_channel.gthe2_channel_i ,\n_219_gth_channel.gthe2_channel_i }),
        .RXCHARISK({\NLW_gth_channel.gthe2_channel_i_RXCHARISK_UNCONNECTED [7:4],\n_224_gth_channel.gthe2_channel_i ,\n_225_gth_channel.gthe2_channel_i ,PIPE_RXDATAK}),
        .RXCHBONDEN(\<const0> ),
        .RXCHBONDI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .RXCHBONDLEVEL({\<const0> ,\<const0> ,\<const0> }),
        .RXCHBONDMASTER(\<const0> ),
        .RXCHBONDO({\n_120_gth_channel.gthe2_channel_i ,\n_121_gth_channel.gthe2_channel_i ,\n_122_gth_channel.gthe2_channel_i ,\n_123_gth_channel.gthe2_channel_i ,\n_124_gth_channel.gthe2_channel_i }),
        .RXCHBONDSLAVE(\<const0> ),
        .RXCLKCORCNT(\NLW_gth_channel.gthe2_channel_i_RXCLKCORCNT_UNCONNECTED [1:0]),
        .RXCOMINITDET(\NLW_gth_channel.gthe2_channel_i_RXCOMINITDET_UNCONNECTED ),
        .RXCOMMADET(\n_17_gth_channel.gthe2_channel_i ),
        .RXCOMMADETEN(\<const1> ),
        .RXCOMSASDET(\NLW_gth_channel.gthe2_channel_i_RXCOMSASDET_UNCONNECTED ),
        .RXCOMWAKEDET(\NLW_gth_channel.gthe2_channel_i_RXCOMWAKEDET_UNCONNECTED ),
        .RXDATA({\NLW_gth_channel.gthe2_channel_i_RXDATA_UNCONNECTED [63:32],PIPE_RXDATA}),
        .RXDATAVALID(\NLW_gth_channel.gthe2_channel_i_RXDATAVALID_UNCONNECTED [1:0]),
        .RXDDIEN(\<const0> ),
        .RXDFEAGCHOLD(I6),
        .RXDFEAGCOVRDEN(I7),
        .RXDFEAGCTRL({\<const1> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .RXDFECM1EN(\<const0> ),
        .RXDFELFHOLD(I6),
        .RXDFELFOVRDEN(\<const0> ),
        .RXDFELPMRESET(\<const0> ),
        .RXDFESLIDETAP({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .RXDFESLIDETAPADAPTEN(\<const0> ),
        .RXDFESLIDETAPHOLD(\<const0> ),
        .RXDFESLIDETAPID({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .RXDFESLIDETAPINITOVRDEN(\<const0> ),
        .RXDFESLIDETAPONLYADAPTEN(\<const0> ),
        .RXDFESLIDETAPOVRDEN(\<const0> ),
        .RXDFESLIDETAPSTARTED(\NLW_gth_channel.gthe2_channel_i_RXDFESLIDETAPSTARTED_UNCONNECTED ),
        .RXDFESLIDETAPSTROBE(\<const0> ),
        .RXDFESLIDETAPSTROBEDONE(\NLW_gth_channel.gthe2_channel_i_RXDFESLIDETAPSTROBEDONE_UNCONNECTED ),
        .RXDFESLIDETAPSTROBESTARTED(\NLW_gth_channel.gthe2_channel_i_RXDFESLIDETAPSTROBESTARTED_UNCONNECTED ),
        .RXDFESTADAPTDONE(\NLW_gth_channel.gthe2_channel_i_RXDFESTADAPTDONE_UNCONNECTED ),
        .RXDFETAP2HOLD(\<const0> ),
        .RXDFETAP2OVRDEN(\<const0> ),
        .RXDFETAP3HOLD(\<const0> ),
        .RXDFETAP3OVRDEN(\<const0> ),
        .RXDFETAP4HOLD(\<const0> ),
        .RXDFETAP4OVRDEN(\<const0> ),
        .RXDFETAP5HOLD(\<const0> ),
        .RXDFETAP5OVRDEN(\<const0> ),
        .RXDFETAP6HOLD(\<const0> ),
        .RXDFETAP6OVRDEN(\<const0> ),
        .RXDFETAP7HOLD(\<const0> ),
        .RXDFETAP7OVRDEN(\<const0> ),
        .RXDFEUTHOLD(\<const0> ),
        .RXDFEUTOVRDEN(\<const0> ),
        .RXDFEVPHOLD(\<const0> ),
        .RXDFEVPOVRDEN(\<const0> ),
        .RXDFEVSEN(\<const0> ),
        .RXDFEXYDEN(\<const1> ),
        .RXDISPERR(\NLW_gth_channel.gthe2_channel_i_RXDISPERR_UNCONNECTED [7:0]),
        .RXDLYBYPASS(\<const1> ),
        .RXDLYEN(\<const0> ),
        .RXDLYOVRDEN(\<const0> ),
        .RXDLYSRESET(\<const0> ),
        .RXDLYSRESETDONE(gt_rxdlysresetdone),
        .RXELECIDLE(PIPE_RXELECIDLE),
        .RXELECIDLEMODE({\<const0> ,\<const0> }),
        .RXGEARBOXSLIP(\<const0> ),
        .RXHEADER(\NLW_gth_channel.gthe2_channel_i_RXHEADER_UNCONNECTED [5:0]),
        .RXHEADERVALID(\NLW_gth_channel.gthe2_channel_i_RXHEADERVALID_UNCONNECTED [1:0]),
        .RXLPMEN(I7),
        .RXLPMHFHOLD(I6),
        .RXLPMHFOVRDEN(\<const0> ),
        .RXLPMLFHOLD(I6),
        .RXLPMLFKLOVRDEN(\<const0> ),
        .RXMCOMMAALIGNEN(I5),
        .RXMONITOROUT(\NLW_gth_channel.gthe2_channel_i_RXMONITOROUT_UNCONNECTED [6:0]),
        .RXMONITORSEL({\<const0> ,\<const0> }),
        .RXNOTINTABLE(\NLW_gth_channel.gthe2_channel_i_RXNOTINTABLE_UNCONNECTED [7:0]),
        .RXOOBRESET(\<const0> ),
        .RXOSCALRESET(\<const0> ),
        .RXOSHOLD(\<const0> ),
        .RXOSINTCFG({\<const0> ,\<const1> ,\<const1> ,\<const0> }),
        .RXOSINTEN(\<const1> ),
        .RXOSINTHOLD(\<const0> ),
        .RXOSINTID0({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .RXOSINTNTRLEN(\<const0> ),
        .RXOSINTOVRDEN(\<const0> ),
        .RXOSINTSTARTED(\NLW_gth_channel.gthe2_channel_i_RXOSINTSTARTED_UNCONNECTED ),
        .RXOSINTSTROBE(\<const0> ),
        .RXOSINTSTROBEDONE(\NLW_gth_channel.gthe2_channel_i_RXOSINTSTROBEDONE_UNCONNECTED ),
        .RXOSINTSTROBESTARTED(\NLW_gth_channel.gthe2_channel_i_RXOSINTSTROBESTARTED_UNCONNECTED ),
        .RXOSINTTESTOVRDEN(\<const0> ),
        .RXOSOVRDEN(\<const0> ),
        .RXOUTCLK(pipe_rxoutclk_out),
        .RXOUTCLKFABRIC(\NLW_gth_channel.gthe2_channel_i_RXOUTCLKFABRIC_UNCONNECTED ),
        .RXOUTCLKPCS(\NLW_gth_channel.gthe2_channel_i_RXOUTCLKPCS_UNCONNECTED ),
        .RXOUTCLKSEL({\<const0> ,\<const0> ,\<const0> }),
        .RXPCOMMAALIGNEN(I7),
        .RXPCSRESET(\<const0> ),
        .RXPD(PIPE_POWERDOWN),
        .RXPHALIGN(\<const0> ),
        .RXPHALIGNDONE(p_359_out),
        .RXPHALIGNEN(\<const0> ),
        .RXPHDLYPD(\<const0> ),
        .RXPHDLYRESET(\<const0> ),
        .RXPHMONITOR(\NLW_gth_channel.gthe2_channel_i_RXPHMONITOR_UNCONNECTED [4:0]),
        .RXPHOVRDEN(\<const0> ),
        .RXPHSLIPMONITOR(\NLW_gth_channel.gthe2_channel_i_RXPHSLIPMONITOR_UNCONNECTED [4:0]),
        .RXPMARESET(GT_RXPMARESET062_out),
        .RXPMARESETDONE(RST_RXPMARESETDONE),
        .RXPOLARITY(PIPE_RXPOLARITY),
        .RXPRBSCNTRESET(pipe_rxprbscntreset),
        .RXPRBSERR(pipe_rxprbserr),
        .RXPRBSSEL(pipe_rxprbssel),
        .RXQPIEN(\<const0> ),
        .RXQPISENN(\NLW_gth_channel.gthe2_channel_i_RXQPISENN_UNCONNECTED ),
        .RXQPISENP(\NLW_gth_channel.gthe2_channel_i_RXQPISENP_UNCONNECTED ),
        .RXRATE({\<const0> ,\<const0> ,RXRATE}),
        .RXRATEDONE(O2),
        .RXRATEMODE(\<const0> ),
        .RXRESETDONE(O3),
        .RXSLIDE(PIPE_RXSLIDE),
        .RXSTARTOFSEQ(\NLW_gth_channel.gthe2_channel_i_RXSTARTOFSEQ_UNCONNECTED [1:0]),
        .RXSTATUS(PIPE_RXSTATUS),
        .RXSYNCALLIN(I8),
        .RXSYNCDONE(O4),
        .RXSYNCIN(O5),
        .RXSYNCMODE(\<const1> ),
        .RXSYNCOUT(O5),
        .RXSYSCLKSEL({\<const0> ,RXSYSCLKSEL}),
        .RXUSERRDY(I9),
        .RXUSRCLK(pipe_rxusrclk_in),
        .RXUSRCLK2(pipe_rxusrclk_in),
        .RXVALID(O6),
        .SETERRSTATUS(\<const0> ),
        .SIGVALIDCLK(I10),
        .TSTIN({\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .TX8B10BBYPASS({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .TX8B10BEN(I7),
        .TXBUFDIFFCTRL({\<const1> ,\<const0> ,\<const0> }),
        .TXBUFSTATUS(\NLW_gth_channel.gthe2_channel_i_TXBUFSTATUS_UNCONNECTED [1:0]),
        .TXCHARDISPMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,PIPE_TXCOMPLIANCE}),
        .TXCHARDISPVAL({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .TXCHARISK({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,PIPE_TXDATAK}),
        .TXCOMFINISH(\NLW_gth_channel.gthe2_channel_i_TXCOMFINISH_UNCONNECTED ),
        .TXCOMINIT(\<const0> ),
        .TXCOMSAS(\<const0> ),
        .TXCOMWAKE(\<const0> ),
        .TXDATA({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,PIPE_TXDATA}),
        .TXDEEMPH(PIPE_TXDEEMPH),
        .TXDETECTRX(pipe_tx_rcvr_det),
        .TXDIFFCTRL({\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .TXDIFFPD(\<const0> ),
        .TXDLYBYPASS(\<const0> ),
        .TXDLYEN(I11),
        .TXDLYHOLD(\<const0> ),
        .TXDLYOVRDEN(\<const0> ),
        .TXDLYSRESET(I12),
        .TXDLYSRESETDONE(gt_txdlysresetdone),
        .TXDLYUPDOWN(\<const0> ),
        .TXELECIDLE(PIPE_TXELECIDLE),
        .TXGEARBOXREADY(\NLW_gth_channel.gthe2_channel_i_TXGEARBOXREADY_UNCONNECTED ),
        .TXHEADER({\<const0> ,\<const0> ,\<const0> }),
        .TXINHIBIT(\<const0> ),
        .TXMAINCURSOR(TXMAINCURSOR),
        .TXMARGIN(PIPETXMARGIN),
        .TXOUTCLK(pipe_txoutclk_out),
        .TXOUTCLKFABRIC(\NLW_gth_channel.gthe2_channel_i_TXOUTCLKFABRIC_UNCONNECTED ),
        .TXOUTCLKPCS(\NLW_gth_channel.gthe2_channel_i_TXOUTCLKPCS_UNCONNECTED ),
        .TXOUTCLKSEL({\<const0> ,\<const1> ,\<const1> }),
        .TXPCSRESET(\<const0> ),
        .TXPD(PIPE_POWERDOWN),
        .TXPDELECIDLEMODE(\<const0> ),
        .TXPHALIGN(I13),
        .TXPHALIGNDONE(p_361_out),
        .TXPHALIGNEN(\<const1> ),
        .TXPHDLYPD(\<const0> ),
        .TXPHDLYRESET(\<const0> ),
        .TXPHDLYTSTCLK(\<const0> ),
        .TXPHINIT(I14),
        .TXPHINITDONE(gt_txphinitdone),
        .TXPHOVRDEN(\<const0> ),
        .TXPIPPMEN(\<const0> ),
        .TXPIPPMOVRDEN(\<const0> ),
        .TXPIPPMPD(\<const0> ),
        .TXPIPPMSEL(\<const0> ),
        .TXPIPPMSTEPSIZE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .TXPISOPD(\<const0> ),
        .TXPMARESET(GT_RXPMARESET062_out),
        .TXPMARESETDONE(\NLW_gth_channel.gthe2_channel_i_TXPMARESETDONE_UNCONNECTED ),
        .TXPOLARITY(\<const0> ),
        .TXPOSTCURSOR(TXPOSTCURSOR),
        .TXPOSTCURSORINV(\<const0> ),
        .TXPRBSFORCEERR(pipe_txprbsforceerr),
        .TXPRBSSEL(pipe_txprbssel),
        .TXPRECURSOR(TXPRECURSOR),
        .TXPRECURSORINV(\<const0> ),
        .TXQPIBIASEN(\<const0> ),
        .TXQPISENN(\NLW_gth_channel.gthe2_channel_i_TXQPISENN_UNCONNECTED ),
        .TXQPISENP(\NLW_gth_channel.gthe2_channel_i_TXQPISENP_UNCONNECTED ),
        .TXQPISTRONGPDOWN(\<const0> ),
        .TXQPIWEAKPUP(\<const0> ),
        .TXRATE({\<const0> ,\<const0> ,RXRATE}),
        .TXRATEDONE(O7),
        .TXRATEMODE(\<const0> ),
        .TXRESETDONE(O8),
        .TXSEQUENCE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .TXSTARTSEQ(\<const0> ),
        .TXSWING(pipe_tx_swing),
        .TXSYNCALLIN(I15),
        .TXSYNCDONE(O9),
        .TXSYNCIN(O10),
        .TXSYNCMODE(\<const1> ),
        .TXSYNCOUT(O10),
        .TXSYSCLKSEL({\<const0> ,RXSYSCLKSEL}),
        .TXUSERRDY(I9),
        .TXUSRCLK(pipe_pclk_in),
        .TXUSRCLK2(pipe_pclk_in));
endmodule

(* ORIG_REF_NAME = "vc709_pcie_x8_gen3_gt_wrapper" *) 
module vc709_pcie_x8_gen3vc709_pcie_x8_gen3_gt_wrapper_6
   (D,
    ext_ch_gt_drprdy,
    pci_exp_txn,
    pci_exp_txp,
    O1,
    O2,
    gt_rxdlysresetdone,
    PIPE_RXELECIDLE,
    pipe_rxoutclk_out,
    p_4_out,
    O3,
    pipe_rxprbserr,
    O4,
    O5,
    SYNC_RXSYNCDONE,
    O6,
    gt_txdlysresetdone,
    p_6_out,
    gt_txphinitdone,
    O7,
    O8,
    SYNC_TXSYNCDONE,
    ext_ch_gt_drpdo,
    PIPE_RXSTATUS,
    PIPE_RXDATA,
    PIPE_RXDATAK,
    GT_CPLLPD0,
    GT_CPLLRESET0,
    pipe_dclk_in,
    I1,
    I2,
    pci_exp_rxn,
    pci_exp_rxp,
    sys_clk,
    rst_gtreset,
    I3,
    I4,
    I5,
    I6,
    I7,
    GT_RXPMARESET0,
    PIPE_RXPOLARITY,
    pipe_rxprbscntreset,
    PIPE_RXSLIDE,
    rxsyncallin,
    I8,
    I9,
    pipe_rxusrclk_in,
    I10,
    PIPE_TXDEEMPH,
    pipe_tx_rcvr_det,
    I11,
    PIPE_TXELECIDLE,
    I12,
    I13,
    pipe_txprbsforceerr,
    pipe_tx_swing,
    I14,
    I15,
    pipe_pclk_in,
    DRPDI,
    PIPE_POWERDOWN,
    RXSYSCLKSEL,
    pipe_loopback,
    pipe_rxprbssel,
    RXRATE,
    PIPETXMARGIN,
    pipe_txprbssel,
    TXPOSTCURSOR,
    TXPRECURSOR,
    PIPE_TXDATA,
    TXMAINCURSOR,
    PIPE_TXCOMPLIANCE,
    PIPE_TXDATAK,
    DRPADDR);
  output [0:0]D;
  output [0:0]ext_ch_gt_drprdy;
  output [0:0]pci_exp_txn;
  output [0:0]pci_exp_txp;
  output [0:0]O1;
  output O2;
  output [0:0]gt_rxdlysresetdone;
  output [0:0]PIPE_RXELECIDLE;
  output [0:0]pipe_rxoutclk_out;
  output p_4_out;
  output [0:0]O3;
  output [0:0]pipe_rxprbserr;
  output O4;
  output O5;
  output SYNC_RXSYNCDONE;
  output O6;
  output [0:0]gt_txdlysresetdone;
  output p_6_out;
  output [0:0]gt_txphinitdone;
  output O7;
  output O8;
  output SYNC_TXSYNCDONE;
  output [15:0]ext_ch_gt_drpdo;
  output [2:0]PIPE_RXSTATUS;
  output [31:0]PIPE_RXDATA;
  output [1:0]PIPE_RXDATAK;
  input GT_CPLLPD0;
  input GT_CPLLRESET0;
  input pipe_dclk_in;
  input I1;
  input I2;
  input [0:0]pci_exp_rxn;
  input [0:0]pci_exp_rxp;
  input sys_clk;
  input rst_gtreset;
  input I3;
  input I4;
  input I5;
  input I6;
  input I7;
  input GT_RXPMARESET0;
  input [0:0]PIPE_RXPOLARITY;
  input pipe_rxprbscntreset;
  input [0:0]PIPE_RXSLIDE;
  input rxsyncallin;
  input I8;
  input I9;
  input pipe_rxusrclk_in;
  input I10;
  input [0:0]PIPE_TXDEEMPH;
  input pipe_tx_rcvr_det;
  input I11;
  input [0:0]PIPE_TXELECIDLE;
  input I12;
  input I13;
  input pipe_txprbsforceerr;
  input pipe_tx_swing;
  input I14;
  input I15;
  input pipe_pclk_in;
  input [15:0]DRPDI;
  input [1:0]PIPE_POWERDOWN;
  input [0:0]RXSYSCLKSEL;
  input [2:0]pipe_loopback;
  input [2:0]pipe_rxprbssel;
  input [0:0]RXRATE;
  input [2:0]PIPETXMARGIN;
  input [2:0]pipe_txprbssel;
  input [4:0]TXPOSTCURSOR;
  input [4:0]TXPRECURSOR;
  input [31:0]PIPE_TXDATA;
  input [6:0]TXMAINCURSOR;
  input [0:0]PIPE_TXCOMPLIANCE;
  input [1:0]PIPE_TXDATAK;
  input [8:0]DRPADDR;

  wire \<const0> ;
  wire \<const1> ;
  wire [0:0]D;
  wire [8:0]DRPADDR;
  wire [15:0]DRPDI;
  wire GT_CPLLPD0;
  wire GT_CPLLRESET0;
  wire GT_RXPMARESET0;
  wire I1;
  wire I10;
  wire I11;
  wire I12;
  wire I13;
  wire I14;
  wire I15;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire [0:0]O1;
  wire O2;
  wire [0:0]O3;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire O8;
  wire [2:0]PIPETXMARGIN;
  wire [1:0]PIPE_POWERDOWN;
  wire [31:0]PIPE_RXDATA;
  wire [1:0]PIPE_RXDATAK;
  wire [0:0]PIPE_RXELECIDLE;
  wire [0:0]PIPE_RXPOLARITY;
  wire [0:0]PIPE_RXSLIDE;
  wire [2:0]PIPE_RXSTATUS;
  wire [0:0]PIPE_TXCOMPLIANCE;
  wire [31:0]PIPE_TXDATA;
  wire [1:0]PIPE_TXDATAK;
  wire [0:0]PIPE_TXDEEMPH;
  wire [0:0]PIPE_TXELECIDLE;
  wire [0:0]RXRATE;
  wire [0:0]RXSYSCLKSEL;
  wire SYNC_RXSYNCDONE;
  wire SYNC_TXSYNCDONE;
  wire [6:0]TXMAINCURSOR;
  wire [4:0]TXPOSTCURSOR;
  wire [4:0]TXPRECURSOR;
  wire [15:0]ext_ch_gt_drpdo;
  wire [0:0]ext_ch_gt_drprdy;
  wire [0:0]gt_rxdlysresetdone;
  wire [0:0]gt_txdlysresetdone;
  wire [0:0]gt_txphinitdone;
  wire \n_10_gth_channel.gthe2_channel_i ;
  wire \n_114_gth_channel.gthe2_channel_i ;
  wire \n_115_gth_channel.gthe2_channel_i ;
  wire \n_116_gth_channel.gthe2_channel_i ;
  wire \n_11_gth_channel.gthe2_channel_i ;
  wire \n_120_gth_channel.gthe2_channel_i ;
  wire \n_121_gth_channel.gthe2_channel_i ;
  wire \n_122_gth_channel.gthe2_channel_i ;
  wire \n_123_gth_channel.gthe2_channel_i ;
  wire \n_124_gth_channel.gthe2_channel_i ;
  wire \n_14_gth_channel.gthe2_channel_i ;
  wire \n_17_gth_channel.gthe2_channel_i ;
  wire \n_216_gth_channel.gthe2_channel_i ;
  wire \n_217_gth_channel.gthe2_channel_i ;
  wire \n_218_gth_channel.gthe2_channel_i ;
  wire \n_219_gth_channel.gthe2_channel_i ;
  wire \n_224_gth_channel.gthe2_channel_i ;
  wire \n_225_gth_channel.gthe2_channel_i ;
  wire \n_40_gth_channel.gthe2_channel_i ;
  wire \n_45_gth_channel.gthe2_channel_i ;
  wire \n_56_gth_channel.gthe2_channel_i ;
  wire \n_57_gth_channel.gthe2_channel_i ;
  wire \n_58_gth_channel.gthe2_channel_i ;
  wire \n_59_gth_channel.gthe2_channel_i ;
  wire \n_60_gth_channel.gthe2_channel_i ;
  wire \n_61_gth_channel.gthe2_channel_i ;
  wire \n_62_gth_channel.gthe2_channel_i ;
  wire \n_63_gth_channel.gthe2_channel_i ;
  wire \n_64_gth_channel.gthe2_channel_i ;
  wire \n_65_gth_channel.gthe2_channel_i ;
  wire \n_66_gth_channel.gthe2_channel_i ;
  wire \n_67_gth_channel.gthe2_channel_i ;
  wire \n_68_gth_channel.gthe2_channel_i ;
  wire \n_69_gth_channel.gthe2_channel_i ;
  wire \n_70_gth_channel.gthe2_channel_i ;
  wire \n_71_gth_channel.gthe2_channel_i ;
  wire p_4_out;
  wire p_6_out;
  wire [0:0]pci_exp_rxn;
  wire [0:0]pci_exp_rxp;
  wire [0:0]pci_exp_txn;
  wire [0:0]pci_exp_txp;
  wire pipe_dclk_in;
  wire [2:0]pipe_loopback;
  wire pipe_pclk_in;
  wire [0:0]pipe_rxoutclk_out;
  wire pipe_rxprbscntreset;
  wire [0:0]pipe_rxprbserr;
  wire [2:0]pipe_rxprbssel;
  wire pipe_rxusrclk_in;
  wire pipe_tx_rcvr_det;
  wire pipe_tx_swing;
  wire pipe_txprbsforceerr;
  wire [2:0]pipe_txprbssel;
  wire rst_gtreset;
  wire rxsyncallin;
  wire sys_clk;
  wire \NLW_gth_channel.gthe2_channel_i_CPLLFBCLKLOST_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_CPLLREFCLKLOST_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_EYESCANDATAERROR_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_GTREFCLKMONITOR_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RSOSINTDONE_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXCHANBONDSEQ_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXCHANREALIGN_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXCOMINITDET_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXCOMSASDET_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXCOMWAKEDET_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXDFESLIDETAPSTARTED_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXDFESLIDETAPSTROBEDONE_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXDFESLIDETAPSTROBESTARTED_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXDFESTADAPTDONE_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXOSINTSTARTED_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXOSINTSTROBEDONE_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXOSINTSTROBESTARTED_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXOUTCLKFABRIC_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXOUTCLKPCS_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXQPISENN_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXQPISENP_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_TXCOMFINISH_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_TXGEARBOXREADY_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_TXOUTCLKFABRIC_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_TXOUTCLKPCS_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_TXPMARESETDONE_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_TXQPISENN_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_TXQPISENP_UNCONNECTED ;
  wire [15:0]\NLW_gth_channel.gthe2_channel_i_PCSRSVDOUT_UNCONNECTED ;
  wire [7:4]\NLW_gth_channel.gthe2_channel_i_RXCHARISCOMMA_UNCONNECTED ;
  wire [7:4]\NLW_gth_channel.gthe2_channel_i_RXCHARISK_UNCONNECTED ;
  wire [1:0]\NLW_gth_channel.gthe2_channel_i_RXCLKCORCNT_UNCONNECTED ;
  wire [63:32]\NLW_gth_channel.gthe2_channel_i_RXDATA_UNCONNECTED ;
  wire [1:0]\NLW_gth_channel.gthe2_channel_i_RXDATAVALID_UNCONNECTED ;
  wire [7:0]\NLW_gth_channel.gthe2_channel_i_RXDISPERR_UNCONNECTED ;
  wire [5:0]\NLW_gth_channel.gthe2_channel_i_RXHEADER_UNCONNECTED ;
  wire [1:0]\NLW_gth_channel.gthe2_channel_i_RXHEADERVALID_UNCONNECTED ;
  wire [6:0]\NLW_gth_channel.gthe2_channel_i_RXMONITOROUT_UNCONNECTED ;
  wire [7:0]\NLW_gth_channel.gthe2_channel_i_RXNOTINTABLE_UNCONNECTED ;
  wire [4:0]\NLW_gth_channel.gthe2_channel_i_RXPHMONITOR_UNCONNECTED ;
  wire [4:0]\NLW_gth_channel.gthe2_channel_i_RXPHSLIPMONITOR_UNCONNECTED ;
  wire [1:0]\NLW_gth_channel.gthe2_channel_i_RXSTARTOFSEQ_UNCONNECTED ;
  wire [1:0]\NLW_gth_channel.gthe2_channel_i_TXBUFSTATUS_UNCONNECTED ;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
(* BOX_TYPE = "PRIMITIVE" *) 
   GTHE2_CHANNEL #(
    .ACJTAG_DEBUG_MODE(1'b0),
    .ACJTAG_MODE(1'b0),
    .ACJTAG_RESET(1'b0),
    .ADAPT_CFG0(20'h00C10),
    .ALIGN_COMMA_DOUBLE("FALSE"),
    .ALIGN_COMMA_ENABLE(10'b1111111111),
    .ALIGN_COMMA_WORD(1),
    .ALIGN_MCOMMA_DET("TRUE"),
    .ALIGN_MCOMMA_VALUE(10'b1010000011),
    .ALIGN_PCOMMA_DET("TRUE"),
    .ALIGN_PCOMMA_VALUE(10'b0101111100),
    .A_RXOSCALRESET(1'b0),
    .CBCC_DATA_SOURCE_SEL("DECODED"),
    .CFOK_CFG(42'h24800040E80),
    .CFOK_CFG2(6'b100000),
    .CFOK_CFG3(6'b100000),
    .CHAN_BOND_KEEP_ALIGN("TRUE"),
    .CHAN_BOND_MAX_SKEW(7),
    .CHAN_BOND_SEQ_1_1(10'b0001001010),
    .CHAN_BOND_SEQ_1_2(10'b0001001010),
    .CHAN_BOND_SEQ_1_3(10'b0001001010),
    .CHAN_BOND_SEQ_1_4(10'b0110111100),
    .CHAN_BOND_SEQ_1_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_1(10'b0001000101),
    .CHAN_BOND_SEQ_2_2(10'b0001000101),
    .CHAN_BOND_SEQ_2_3(10'b0001000101),
    .CHAN_BOND_SEQ_2_4(10'b0110111100),
    .CHAN_BOND_SEQ_2_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_USE("TRUE"),
    .CHAN_BOND_SEQ_LEN(4),
    .CLK_CORRECT_USE("TRUE"),
    .CLK_COR_KEEP_IDLE("TRUE"),
    .CLK_COR_MAX_LAT(15),
    .CLK_COR_MIN_LAT(13),
    .CLK_COR_PRECEDENCE("TRUE"),
    .CLK_COR_REPEAT_WAIT(0),
    .CLK_COR_SEQ_1_1(10'b0100011100),
    .CLK_COR_SEQ_1_2(10'b0000000000),
    .CLK_COR_SEQ_1_3(10'b0000000000),
    .CLK_COR_SEQ_1_4(10'b0000000000),
    .CLK_COR_SEQ_1_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_1(10'b0000000000),
    .CLK_COR_SEQ_2_2(10'b0000000000),
    .CLK_COR_SEQ_2_3(10'b0000000000),
    .CLK_COR_SEQ_2_4(10'b0000000000),
    .CLK_COR_SEQ_2_ENABLE(4'b0000),
    .CLK_COR_SEQ_2_USE("FALSE"),
    .CLK_COR_SEQ_LEN(1),
    .CPLL_CFG(29'h00A407CC),
    .CPLL_FBDIV(5),
    .CPLL_FBDIV_45(5),
    .CPLL_INIT_CFG(24'h00001E),
    .CPLL_LOCK_CFG(16'h01E8),
    .CPLL_REFCLK_DIV(1),
    .DEC_MCOMMA_DETECT("TRUE"),
    .DEC_PCOMMA_DETECT("TRUE"),
    .DEC_VALID_COMMA_ONLY("FALSE"),
    .DMONITOR_CFG(24'h000AB1),
    .ES_CLK_PHASE_SEL(1'b0),
    .ES_CONTROL(6'b000000),
    .ES_ERRDET_EN("FALSE"),
    .ES_EYE_SCAN_EN("TRUE"),
    .ES_HORZ_OFFSET(12'h000),
    .ES_PMA_CFG(10'b0000000000),
    .ES_PRESCALE(5'b00000),
    .ES_QUALIFIER(80'h00000000000000000000),
    .ES_QUAL_MASK(80'h00000000000000000000),
    .ES_SDATA_MASK(80'h00000000000000000000),
    .ES_VERT_OFFSET(9'b000000000),
    .FTS_DESKEW_SEQ_ENABLE(4'b1111),
    .FTS_LANE_DESKEW_CFG(4'b1111),
    .FTS_LANE_DESKEW_EN("TRUE"),
    .GEARBOX_MODE(3'b000),
    .IS_CLKRSVD0_INVERTED(1'b0),
    .IS_CLKRSVD1_INVERTED(1'b0),
    .IS_CPLLLOCKDETCLK_INVERTED(1'b0),
    .IS_DMONITORCLK_INVERTED(1'b0),
    .IS_DRPCLK_INVERTED(1'b0),
    .IS_GTGREFCLK_INVERTED(1'b0),
    .IS_RXUSRCLK2_INVERTED(1'b0),
    .IS_RXUSRCLK_INVERTED(1'b0),
    .IS_SIGVALIDCLK_INVERTED(1'b0),
    .IS_TXPHDLYTSTCLK_INVERTED(1'b0),
    .IS_TXUSRCLK2_INVERTED(1'b0),
    .IS_TXUSRCLK_INVERTED(1'b0),
    .LOOPBACK_CFG(1'b1),
    .OUTREFCLK_SEL_INV(2'b11),
    .PCS_PCIE_EN("TRUE"),
    .PCS_RSVD_ATTR(48'h000000000140),
    .PD_TRANS_TIME_FROM_P2(12'h03C),
    .PD_TRANS_TIME_NONE_P2(8'h09),
    .PD_TRANS_TIME_TO_P2(8'h64),
    .PMA_RSV(32'b00000000000000000000000010000000),
    .PMA_RSV2(32'b00011100000000000000000000001010),
    .PMA_RSV3(2'b00),
    .PMA_RSV4(15'b000000000001000),
    .PMA_RSV5(4'b0000),
    .RESET_POWERSAVE_DISABLE(1'b0),
    .RXBUFRESET_TIME(5'b00001),
    .RXBUF_ADDR_MODE("FULL"),
    .RXBUF_EIDLE_HI_CNT(4'b0100),
    .RXBUF_EIDLE_LO_CNT(4'b0000),
    .RXBUF_EN("TRUE"),
    .RXBUF_RESET_ON_CB_CHANGE("TRUE"),
    .RXBUF_RESET_ON_COMMAALIGN("FALSE"),
    .RXBUF_RESET_ON_EIDLE("TRUE"),
    .RXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .RXBUF_THRESH_OVFLW(61),
    .RXBUF_THRESH_OVRD("FALSE"),
    .RXBUF_THRESH_UNDFLW(4),
    .RXCDRFREQRESET_TIME(5'b00001),
    .RXCDRPHRESET_TIME(5'b00001),
    .RXCDR_CFG(83'h0002007FE2000C2080018),
    .RXCDR_FR_RESET_ON_EIDLE(1'b0),
    .RXCDR_HOLD_DURING_EIDLE(1'b1),
    .RXCDR_LOCK_CFG(6'b010101),
    .RXCDR_PH_RESET_ON_EIDLE(1'b0),
    .RXDFELPMRESET_TIME(7'b0001111),
    .RXDLY_CFG(16'h001F),
    .RXDLY_LCFG(9'h030),
    .RXDLY_TAP_CFG(16'h0000),
    .RXGEARBOX_EN("FALSE"),
    .RXISCANRESET_TIME(5'b00001),
    .RXLPM_HF_CFG(14'b00001000000000),
    .RXLPM_LF_CFG(18'b001001000000000000),
    .RXOOB_CFG(7'b0000110),
    .RXOOB_CLK_CFG("FABRIC"),
    .RXOSCALRESET_TIME(5'b00011),
    .RXOSCALRESET_TIMEOUT(5'b00000),
    .RXOUT_DIV(2),
    .RXPCSRESET_TIME(5'b00001),
    .RXPHDLY_CFG(24'h004020),
    .RXPH_CFG(24'hC00002),
    .RXPH_MONITOR_SEL(5'b00000),
    .RXPI_CFG0(2'b00),
    .RXPI_CFG1(2'b11),
    .RXPI_CFG2(2'b11),
    .RXPI_CFG3(2'b11),
    .RXPI_CFG4(1'b0),
    .RXPI_CFG5(1'b0),
    .RXPI_CFG6(3'b100),
    .RXPMARESET_TIME(5'b00011),
    .RXPRBS_ERR_LOOPBACK(1'b0),
    .RXSLIDE_AUTO_WAIT(7),
    .RXSLIDE_MODE("PMA"),
    .RXSYNC_MULTILANE(1'b1),
    .RXSYNC_OVRD(1'b1),
    .RXSYNC_SKIP_DA(1'b0),
    .RX_BIAS_CFG(24'b000011000000000000010000),
    .RX_BUFFER_CFG(6'b000000),
    .RX_CLK25_DIV(4),
    .RX_CLKMUX_PD(1'b1),
    .RX_CM_SEL(2'b11),
    .RX_CM_TRIM(4'b1010),
    .RX_DATA_WIDTH(20),
    .RX_DDI_SEL(6'b000000),
    .RX_DEBUG_CFG(14'b00000011000000),
    .RX_DEFER_RESET_BUF_EN("TRUE"),
    .RX_DFELPM_CFG0(4'b0110),
    .RX_DFELPM_CFG1(1'b0),
    .RX_DFELPM_KLKH_AGC_STUP_EN(1'b1),
    .RX_DFE_AGC_CFG0(2'b00),
    .RX_DFE_AGC_CFG1(3'b100),
    .RX_DFE_AGC_CFG2(4'b0000),
    .RX_DFE_AGC_OVRDEN(1'b1),
    .RX_DFE_GAIN_CFG(23'h0020C0),
    .RX_DFE_H2_CFG(12'b000000000000),
    .RX_DFE_H3_CFG(12'b000001000000),
    .RX_DFE_H4_CFG(11'b00011100000),
    .RX_DFE_H5_CFG(11'b00011100000),
    .RX_DFE_H6_CFG(11'b00000100000),
    .RX_DFE_H7_CFG(11'b00000100000),
    .RX_DFE_KL_CFG(33'b000000000000000000000001100010000),
    .RX_DFE_KL_LPM_KH_CFG0(2'b10),
    .RX_DFE_KL_LPM_KH_CFG1(3'b010),
    .RX_DFE_KL_LPM_KH_CFG2(4'b0010),
    .RX_DFE_KL_LPM_KH_OVRDEN(1'b1),
    .RX_DFE_KL_LPM_KL_CFG0(2'b10),
    .RX_DFE_KL_LPM_KL_CFG1(3'b010),
    .RX_DFE_KL_LPM_KL_CFG2(4'b0010),
    .RX_DFE_KL_LPM_KL_OVRDEN(1'b1),
    .RX_DFE_LPM_CFG(16'h0080),
    .RX_DFE_LPM_HOLD_DURING_EIDLE(1'b1),
    .RX_DFE_ST_CFG(54'h00C100000C003F),
    .RX_DFE_UT_CFG(17'b00011100000000000),
    .RX_DFE_VP_CFG(17'b00011101010100011),
    .RX_DISPERR_SEQ_MATCH("TRUE"),
    .RX_INT_DATAWIDTH(0),
    .RX_OS_CFG(13'b0000010000000),
    .RX_SIG_VALID_DLY(4),
    .RX_XCLK_SEL("RXREC"),
    .SAS_MAX_COM(64),
    .SAS_MIN_COM(36),
    .SATA_BURST_SEQ_LEN(4'b1111),
    .SATA_BURST_VAL(3'b100),
    .SATA_CPLL_CFG("VCO_3000MHZ"),
    .SATA_EIDLE_VAL(3'b100),
    .SATA_MAX_BURST(8),
    .SATA_MAX_INIT(21),
    .SATA_MAX_WAKE(7),
    .SATA_MIN_BURST(4),
    .SATA_MIN_INIT(12),
    .SATA_MIN_WAKE(4),
    .SHOW_REALIGN_COMMA("FALSE"),
    .SIM_CPLLREFCLK_SEL(3'b001),
    .SIM_RECEIVER_DETECT_PASS("TRUE"),
    .SIM_RESET_SPEEDUP("FALSE"),
    .SIM_TX_EIDLE_DRIVE_LEVEL("1"),
    .SIM_VERSION("2.0"),
    .TERM_RCAL_CFG(15'b100001000010000),
    .TERM_RCAL_OVRD(3'b000),
    .TRANS_TIME_RATE(8'h0E),
    .TST_RSV(32'h00000000),
    .TXBUF_EN("FALSE"),
    .TXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .TXDLY_CFG(16'h001F),
    .TXDLY_LCFG(9'h030),
    .TXDLY_TAP_CFG(16'h0000),
    .TXGEARBOX_EN("FALSE"),
    .TXOOB_CFG(1'b1),
    .TXOUT_DIV(2),
    .TXPCSRESET_TIME(5'b00001),
    .TXPHDLY_CFG(24'h084020),
    .TXPH_CFG(16'h0780),
    .TXPH_MONITOR_SEL(5'b00000),
    .TXPI_CFG0(2'b00),
    .TXPI_CFG1(2'b00),
    .TXPI_CFG2(2'b00),
    .TXPI_CFG3(1'b0),
    .TXPI_CFG4(1'b0),
    .TXPI_CFG5(3'b100),
    .TXPI_GREY_SEL(1'b0),
    .TXPI_INVSTROBE_SEL(1'b0),
    .TXPI_PPMCLK_SEL("TXUSRCLK2"),
    .TXPI_PPM_CFG(8'b00000000),
    .TXPI_SYNFREQ_PPM(3'b000),
    .TXPMARESET_TIME(5'b00011),
    .TXSYNC_MULTILANE(1'b1),
    .TXSYNC_OVRD(1'b1),
    .TXSYNC_SKIP_DA(1'b0),
    .TX_CLK25_DIV(4),
    .TX_CLKMUX_PD(1'b1),
    .TX_DATA_WIDTH(20),
    .TX_DEEMPH0(6'b010100),
    .TX_DEEMPH1(6'b001011),
    .TX_DRIVE_MODE("PIPE"),
    .TX_EIDLE_ASSERT_DELAY(3'b100),
    .TX_EIDLE_DEASSERT_DELAY(3'b100),
    .TX_INT_DATAWIDTH(0),
    .TX_LOOPBACK_DRIVE_HIZ("FALSE"),
    .TX_MAINCURSOR_SEL(1'b0),
    .TX_MARGIN_FULL_0(7'b1001111),
    .TX_MARGIN_FULL_1(7'b1001110),
    .TX_MARGIN_FULL_2(7'b1001101),
    .TX_MARGIN_FULL_3(7'b1001100),
    .TX_MARGIN_FULL_4(7'b1000011),
    .TX_MARGIN_LOW_0(7'b1000101),
    .TX_MARGIN_LOW_1(7'b1000110),
    .TX_MARGIN_LOW_2(7'b1000011),
    .TX_MARGIN_LOW_3(7'b1000010),
    .TX_MARGIN_LOW_4(7'b1000000),
    .TX_QPI_STATUS_EN(1'b0),
    .TX_RXDETECT_CFG(14'h0064),
    .TX_RXDETECT_PRECHARGE_TIME(17'h00001),
    .TX_RXDETECT_REF(3'b011),
    .TX_XCLK_SEL("TXUSR"),
    .UCODEER_CLR(1'b0),
    .USE_PCS_CLK_PHASE_SEL(1'b0)) 
     \gth_channel.gthe2_channel_i 
       (.CFGRESET(\<const0> ),
        .CLKRSVD0(\<const0> ),
        .CLKRSVD1(\<const0> ),
        .CPLLFBCLKLOST(\NLW_gth_channel.gthe2_channel_i_CPLLFBCLKLOST_UNCONNECTED ),
        .CPLLLOCK(D),
        .CPLLLOCKDETCLK(\<const0> ),
        .CPLLLOCKEN(\<const1> ),
        .CPLLPD(GT_CPLLPD0),
        .CPLLREFCLKLOST(\NLW_gth_channel.gthe2_channel_i_CPLLREFCLKLOST_UNCONNECTED ),
        .CPLLREFCLKSEL({\<const0> ,\<const0> ,\<const1> }),
        .CPLLRESET(GT_CPLLRESET0),
        .DMONFIFORESET(\<const0> ),
        .DMONITORCLK(\<const0> ),
        .DMONITOROUT({\n_57_gth_channel.gthe2_channel_i ,\n_58_gth_channel.gthe2_channel_i ,\n_59_gth_channel.gthe2_channel_i ,\n_60_gth_channel.gthe2_channel_i ,\n_61_gth_channel.gthe2_channel_i ,\n_62_gth_channel.gthe2_channel_i ,\n_63_gth_channel.gthe2_channel_i ,\n_64_gth_channel.gthe2_channel_i ,\n_65_gth_channel.gthe2_channel_i ,\n_66_gth_channel.gthe2_channel_i ,\n_67_gth_channel.gthe2_channel_i ,\n_68_gth_channel.gthe2_channel_i ,\n_69_gth_channel.gthe2_channel_i ,\n_70_gth_channel.gthe2_channel_i ,\n_71_gth_channel.gthe2_channel_i }),
        .DRPADDR(DRPADDR),
        .DRPCLK(pipe_dclk_in),
        .DRPDI(DRPDI),
        .DRPDO(ext_ch_gt_drpdo),
        .DRPEN(I1),
        .DRPRDY(ext_ch_gt_drprdy),
        .DRPWE(I2),
        .EYESCANDATAERROR(\NLW_gth_channel.gthe2_channel_i_EYESCANDATAERROR_UNCONNECTED ),
        .EYESCANMODE(\<const0> ),
        .EYESCANRESET(\<const0> ),
        .EYESCANTRIGGER(\<const0> ),
        .GTGREFCLK(\<const0> ),
        .GTHRXN(pci_exp_rxn),
        .GTHRXP(pci_exp_rxp),
        .GTHTXN(pci_exp_txn),
        .GTHTXP(pci_exp_txp),
        .GTNORTHREFCLK0(\<const0> ),
        .GTNORTHREFCLK1(\<const0> ),
        .GTREFCLK0(sys_clk),
        .GTREFCLK1(\<const0> ),
        .GTREFCLKMONITOR(\NLW_gth_channel.gthe2_channel_i_GTREFCLKMONITOR_UNCONNECTED ),
        .GTRESETSEL(\<const0> ),
        .GTRSVD({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .GTRXRESET(rst_gtreset),
        .GTSOUTHREFCLK0(\<const0> ),
        .GTSOUTHREFCLK1(\<const0> ),
        .GTTXRESET(rst_gtreset),
        .LOOPBACK(pipe_loopback),
        .PCSRSVDIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .PCSRSVDIN2({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .PCSRSVDOUT(\NLW_gth_channel.gthe2_channel_i_PCSRSVDOUT_UNCONNECTED [15:0]),
        .PHYSTATUS(O1),
        .PMARSVDIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .QPLLCLK(I3),
        .QPLLREFCLK(I4),
        .RESETOVRD(\<const0> ),
        .RSOSINTDONE(\NLW_gth_channel.gthe2_channel_i_RSOSINTDONE_UNCONNECTED ),
        .RX8B10BEN(I5),
        .RXADAPTSELTEST({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .RXBUFRESET(\<const0> ),
        .RXBUFSTATUS({\n_114_gth_channel.gthe2_channel_i ,\n_115_gth_channel.gthe2_channel_i ,\n_116_gth_channel.gthe2_channel_i }),
        .RXBYTEISALIGNED(\n_10_gth_channel.gthe2_channel_i ),
        .RXBYTEREALIGN(\n_11_gth_channel.gthe2_channel_i ),
        .RXCDRFREQRESET(\<const0> ),
        .RXCDRHOLD(\<const0> ),
        .RXCDRLOCK(O2),
        .RXCDROVRDEN(\<const0> ),
        .RXCDRRESET(\<const0> ),
        .RXCDRRESETRSV(\<const0> ),
        .RXCHANBONDSEQ(\NLW_gth_channel.gthe2_channel_i_RXCHANBONDSEQ_UNCONNECTED ),
        .RXCHANISALIGNED(\n_14_gth_channel.gthe2_channel_i ),
        .RXCHANREALIGN(\NLW_gth_channel.gthe2_channel_i_RXCHANREALIGN_UNCONNECTED ),
        .RXCHARISCOMMA({\NLW_gth_channel.gthe2_channel_i_RXCHARISCOMMA_UNCONNECTED [7:4],\n_216_gth_channel.gthe2_channel_i ,\n_217_gth_channel.gthe2_channel_i ,\n_218_gth_channel.gthe2_channel_i ,\n_219_gth_channel.gthe2_channel_i }),
        .RXCHARISK({\NLW_gth_channel.gthe2_channel_i_RXCHARISK_UNCONNECTED [7:4],\n_224_gth_channel.gthe2_channel_i ,\n_225_gth_channel.gthe2_channel_i ,PIPE_RXDATAK}),
        .RXCHBONDEN(\<const0> ),
        .RXCHBONDI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .RXCHBONDLEVEL({\<const0> ,\<const0> ,\<const0> }),
        .RXCHBONDMASTER(\<const0> ),
        .RXCHBONDO({\n_120_gth_channel.gthe2_channel_i ,\n_121_gth_channel.gthe2_channel_i ,\n_122_gth_channel.gthe2_channel_i ,\n_123_gth_channel.gthe2_channel_i ,\n_124_gth_channel.gthe2_channel_i }),
        .RXCHBONDSLAVE(\<const0> ),
        .RXCLKCORCNT(\NLW_gth_channel.gthe2_channel_i_RXCLKCORCNT_UNCONNECTED [1:0]),
        .RXCOMINITDET(\NLW_gth_channel.gthe2_channel_i_RXCOMINITDET_UNCONNECTED ),
        .RXCOMMADET(\n_17_gth_channel.gthe2_channel_i ),
        .RXCOMMADETEN(\<const1> ),
        .RXCOMSASDET(\NLW_gth_channel.gthe2_channel_i_RXCOMSASDET_UNCONNECTED ),
        .RXCOMWAKEDET(\NLW_gth_channel.gthe2_channel_i_RXCOMWAKEDET_UNCONNECTED ),
        .RXDATA({\NLW_gth_channel.gthe2_channel_i_RXDATA_UNCONNECTED [63:32],PIPE_RXDATA}),
        .RXDATAVALID(\NLW_gth_channel.gthe2_channel_i_RXDATAVALID_UNCONNECTED [1:0]),
        .RXDDIEN(\<const0> ),
        .RXDFEAGCHOLD(I6),
        .RXDFEAGCOVRDEN(I7),
        .RXDFEAGCTRL({\<const1> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .RXDFECM1EN(\<const0> ),
        .RXDFELFHOLD(I6),
        .RXDFELFOVRDEN(\<const0> ),
        .RXDFELPMRESET(\<const0> ),
        .RXDFESLIDETAP({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .RXDFESLIDETAPADAPTEN(\<const0> ),
        .RXDFESLIDETAPHOLD(\<const0> ),
        .RXDFESLIDETAPID({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .RXDFESLIDETAPINITOVRDEN(\<const0> ),
        .RXDFESLIDETAPONLYADAPTEN(\<const0> ),
        .RXDFESLIDETAPOVRDEN(\<const0> ),
        .RXDFESLIDETAPSTARTED(\NLW_gth_channel.gthe2_channel_i_RXDFESLIDETAPSTARTED_UNCONNECTED ),
        .RXDFESLIDETAPSTROBE(\<const0> ),
        .RXDFESLIDETAPSTROBEDONE(\NLW_gth_channel.gthe2_channel_i_RXDFESLIDETAPSTROBEDONE_UNCONNECTED ),
        .RXDFESLIDETAPSTROBESTARTED(\NLW_gth_channel.gthe2_channel_i_RXDFESLIDETAPSTROBESTARTED_UNCONNECTED ),
        .RXDFESTADAPTDONE(\NLW_gth_channel.gthe2_channel_i_RXDFESTADAPTDONE_UNCONNECTED ),
        .RXDFETAP2HOLD(\<const0> ),
        .RXDFETAP2OVRDEN(\<const0> ),
        .RXDFETAP3HOLD(\<const0> ),
        .RXDFETAP3OVRDEN(\<const0> ),
        .RXDFETAP4HOLD(\<const0> ),
        .RXDFETAP4OVRDEN(\<const0> ),
        .RXDFETAP5HOLD(\<const0> ),
        .RXDFETAP5OVRDEN(\<const0> ),
        .RXDFETAP6HOLD(\<const0> ),
        .RXDFETAP6OVRDEN(\<const0> ),
        .RXDFETAP7HOLD(\<const0> ),
        .RXDFETAP7OVRDEN(\<const0> ),
        .RXDFEUTHOLD(\<const0> ),
        .RXDFEUTOVRDEN(\<const0> ),
        .RXDFEVPHOLD(\<const0> ),
        .RXDFEVPOVRDEN(\<const0> ),
        .RXDFEVSEN(\<const0> ),
        .RXDFEXYDEN(\<const1> ),
        .RXDISPERR(\NLW_gth_channel.gthe2_channel_i_RXDISPERR_UNCONNECTED [7:0]),
        .RXDLYBYPASS(\<const1> ),
        .RXDLYEN(\<const0> ),
        .RXDLYOVRDEN(\<const0> ),
        .RXDLYSRESET(\<const0> ),
        .RXDLYSRESETDONE(gt_rxdlysresetdone),
        .RXELECIDLE(PIPE_RXELECIDLE),
        .RXELECIDLEMODE({\<const0> ,\<const0> }),
        .RXGEARBOXSLIP(\<const0> ),
        .RXHEADER(\NLW_gth_channel.gthe2_channel_i_RXHEADER_UNCONNECTED [5:0]),
        .RXHEADERVALID(\NLW_gth_channel.gthe2_channel_i_RXHEADERVALID_UNCONNECTED [1:0]),
        .RXLPMEN(I7),
        .RXLPMHFHOLD(I6),
        .RXLPMHFOVRDEN(\<const0> ),
        .RXLPMLFHOLD(I6),
        .RXLPMLFKLOVRDEN(\<const0> ),
        .RXMCOMMAALIGNEN(I5),
        .RXMONITOROUT(\NLW_gth_channel.gthe2_channel_i_RXMONITOROUT_UNCONNECTED [6:0]),
        .RXMONITORSEL({\<const0> ,\<const0> }),
        .RXNOTINTABLE(\NLW_gth_channel.gthe2_channel_i_RXNOTINTABLE_UNCONNECTED [7:0]),
        .RXOOBRESET(\<const0> ),
        .RXOSCALRESET(\<const0> ),
        .RXOSHOLD(\<const0> ),
        .RXOSINTCFG({\<const0> ,\<const1> ,\<const1> ,\<const0> }),
        .RXOSINTEN(\<const1> ),
        .RXOSINTHOLD(\<const0> ),
        .RXOSINTID0({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .RXOSINTNTRLEN(\<const0> ),
        .RXOSINTOVRDEN(\<const0> ),
        .RXOSINTSTARTED(\NLW_gth_channel.gthe2_channel_i_RXOSINTSTARTED_UNCONNECTED ),
        .RXOSINTSTROBE(\<const0> ),
        .RXOSINTSTROBEDONE(\NLW_gth_channel.gthe2_channel_i_RXOSINTSTROBEDONE_UNCONNECTED ),
        .RXOSINTSTROBESTARTED(\NLW_gth_channel.gthe2_channel_i_RXOSINTSTROBESTARTED_UNCONNECTED ),
        .RXOSINTTESTOVRDEN(\<const0> ),
        .RXOSOVRDEN(\<const0> ),
        .RXOUTCLK(pipe_rxoutclk_out),
        .RXOUTCLKFABRIC(\NLW_gth_channel.gthe2_channel_i_RXOUTCLKFABRIC_UNCONNECTED ),
        .RXOUTCLKPCS(\NLW_gth_channel.gthe2_channel_i_RXOUTCLKPCS_UNCONNECTED ),
        .RXOUTCLKSEL({\<const0> ,\<const0> ,\<const0> }),
        .RXPCOMMAALIGNEN(I7),
        .RXPCSRESET(\<const0> ),
        .RXPD(PIPE_POWERDOWN),
        .RXPHALIGN(\<const0> ),
        .RXPHALIGNDONE(p_4_out),
        .RXPHALIGNEN(\<const0> ),
        .RXPHDLYPD(\<const0> ),
        .RXPHDLYRESET(\<const0> ),
        .RXPHMONITOR(\NLW_gth_channel.gthe2_channel_i_RXPHMONITOR_UNCONNECTED [4:0]),
        .RXPHOVRDEN(\<const0> ),
        .RXPHSLIPMONITOR(\NLW_gth_channel.gthe2_channel_i_RXPHSLIPMONITOR_UNCONNECTED [4:0]),
        .RXPMARESET(GT_RXPMARESET0),
        .RXPMARESETDONE(O3),
        .RXPOLARITY(PIPE_RXPOLARITY),
        .RXPRBSCNTRESET(pipe_rxprbscntreset),
        .RXPRBSERR(pipe_rxprbserr),
        .RXPRBSSEL(pipe_rxprbssel),
        .RXQPIEN(\<const0> ),
        .RXQPISENN(\NLW_gth_channel.gthe2_channel_i_RXQPISENN_UNCONNECTED ),
        .RXQPISENP(\NLW_gth_channel.gthe2_channel_i_RXQPISENP_UNCONNECTED ),
        .RXRATE({\<const0> ,\<const0> ,RXRATE}),
        .RXRATEDONE(O4),
        .RXRATEMODE(\<const0> ),
        .RXRESETDONE(O5),
        .RXSLIDE(PIPE_RXSLIDE),
        .RXSTARTOFSEQ(\NLW_gth_channel.gthe2_channel_i_RXSTARTOFSEQ_UNCONNECTED [1:0]),
        .RXSTATUS(PIPE_RXSTATUS),
        .RXSYNCALLIN(rxsyncallin),
        .RXSYNCDONE(SYNC_RXSYNCDONE),
        .RXSYNCIN(I8),
        .RXSYNCMODE(\<const0> ),
        .RXSYNCOUT(\n_40_gth_channel.gthe2_channel_i ),
        .RXSYSCLKSEL({\<const0> ,RXSYSCLKSEL}),
        .RXUSERRDY(I9),
        .RXUSRCLK(pipe_rxusrclk_in),
        .RXUSRCLK2(pipe_rxusrclk_in),
        .RXVALID(O6),
        .SETERRSTATUS(\<const0> ),
        .SIGVALIDCLK(I10),
        .TSTIN({\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .TX8B10BBYPASS({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .TX8B10BEN(I7),
        .TXBUFDIFFCTRL({\<const1> ,\<const0> ,\<const0> }),
        .TXBUFSTATUS(\NLW_gth_channel.gthe2_channel_i_TXBUFSTATUS_UNCONNECTED [1:0]),
        .TXCHARDISPMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,PIPE_TXCOMPLIANCE}),
        .TXCHARDISPVAL({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .TXCHARISK({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,PIPE_TXDATAK}),
        .TXCOMFINISH(\NLW_gth_channel.gthe2_channel_i_TXCOMFINISH_UNCONNECTED ),
        .TXCOMINIT(\<const0> ),
        .TXCOMSAS(\<const0> ),
        .TXCOMWAKE(\<const0> ),
        .TXDATA({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,PIPE_TXDATA}),
        .TXDEEMPH(PIPE_TXDEEMPH),
        .TXDETECTRX(pipe_tx_rcvr_det),
        .TXDIFFCTRL({\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .TXDIFFPD(\<const0> ),
        .TXDLYBYPASS(\<const0> ),
        .TXDLYEN(\<const0> ),
        .TXDLYHOLD(\<const0> ),
        .TXDLYOVRDEN(\<const0> ),
        .TXDLYSRESET(I11),
        .TXDLYSRESETDONE(gt_txdlysresetdone),
        .TXDLYUPDOWN(\<const0> ),
        .TXELECIDLE(PIPE_TXELECIDLE),
        .TXGEARBOXREADY(\NLW_gth_channel.gthe2_channel_i_TXGEARBOXREADY_UNCONNECTED ),
        .TXHEADER({\<const0> ,\<const0> ,\<const0> }),
        .TXINHIBIT(\<const0> ),
        .TXMAINCURSOR(TXMAINCURSOR),
        .TXMARGIN(PIPETXMARGIN),
        .TXOUTCLK(\n_45_gth_channel.gthe2_channel_i ),
        .TXOUTCLKFABRIC(\NLW_gth_channel.gthe2_channel_i_TXOUTCLKFABRIC_UNCONNECTED ),
        .TXOUTCLKPCS(\NLW_gth_channel.gthe2_channel_i_TXOUTCLKPCS_UNCONNECTED ),
        .TXOUTCLKSEL({\<const0> ,\<const0> ,\<const0> }),
        .TXPCSRESET(\<const0> ),
        .TXPD(PIPE_POWERDOWN),
        .TXPDELECIDLEMODE(\<const0> ),
        .TXPHALIGN(I12),
        .TXPHALIGNDONE(p_6_out),
        .TXPHALIGNEN(\<const1> ),
        .TXPHDLYPD(\<const0> ),
        .TXPHDLYRESET(\<const0> ),
        .TXPHDLYTSTCLK(\<const0> ),
        .TXPHINIT(I13),
        .TXPHINITDONE(gt_txphinitdone),
        .TXPHOVRDEN(\<const0> ),
        .TXPIPPMEN(\<const0> ),
        .TXPIPPMOVRDEN(\<const0> ),
        .TXPIPPMPD(\<const0> ),
        .TXPIPPMSEL(\<const0> ),
        .TXPIPPMSTEPSIZE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .TXPISOPD(\<const0> ),
        .TXPMARESET(GT_RXPMARESET0),
        .TXPMARESETDONE(\NLW_gth_channel.gthe2_channel_i_TXPMARESETDONE_UNCONNECTED ),
        .TXPOLARITY(\<const0> ),
        .TXPOSTCURSOR(TXPOSTCURSOR),
        .TXPOSTCURSORINV(\<const0> ),
        .TXPRBSFORCEERR(pipe_txprbsforceerr),
        .TXPRBSSEL(pipe_txprbssel),
        .TXPRECURSOR(TXPRECURSOR),
        .TXPRECURSORINV(\<const0> ),
        .TXQPIBIASEN(\<const0> ),
        .TXQPISENN(\NLW_gth_channel.gthe2_channel_i_TXQPISENN_UNCONNECTED ),
        .TXQPISENP(\NLW_gth_channel.gthe2_channel_i_TXQPISENP_UNCONNECTED ),
        .TXQPISTRONGPDOWN(\<const0> ),
        .TXQPIWEAKPUP(\<const0> ),
        .TXRATE({\<const0> ,\<const0> ,RXRATE}),
        .TXRATEDONE(O7),
        .TXRATEMODE(\<const0> ),
        .TXRESETDONE(O8),
        .TXSEQUENCE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .TXSTARTSEQ(\<const0> ),
        .TXSWING(pipe_tx_swing),
        .TXSYNCALLIN(I14),
        .TXSYNCDONE(SYNC_TXSYNCDONE),
        .TXSYNCIN(I15),
        .TXSYNCMODE(\<const0> ),
        .TXSYNCOUT(\n_56_gth_channel.gthe2_channel_i ),
        .TXSYSCLKSEL({\<const0> ,RXSYSCLKSEL}),
        .TXUSERRDY(I9),
        .TXUSRCLK(pipe_pclk_in),
        .TXUSRCLK2(pipe_pclk_in));
endmodule

(* ORIG_REF_NAME = "vc709_pcie_x8_gen3_gt_wrapper" *) 
module vc709_pcie_x8_gen3vc709_pcie_x8_gen3_gt_wrapper_7
   (D,
    ext_ch_gt_drprdy,
    pci_exp_txn,
    pci_exp_txp,
    RATE_PHYSTATUS,
    O1,
    PIPE_RXELECIDLE,
    pipe_rxoutclk_out,
    p_54_out,
    RATE_RXPMARESETDONE,
    pipe_rxprbserr,
    RATE_RXRATEDONE,
    RATE_RXRESETDONE,
    SYNC_RXSYNCDONE,
    O2,
    p_56_out,
    gt_txphinitdone,
    RATE_TXRATEDONE,
    RATE_TXRESETDONE,
    SYNC_TXSYNCDONE,
    ext_ch_gt_drpdo,
    PIPE_RXSTATUS,
    PIPE_RXDATA,
    PIPE_RXDATAK,
    SYNC_TXDLYSRESETDONE0,
    SYNC_RXDLYSRESETDONE0,
    GT_CPLLPD018_out,
    GT_CPLLRESET016_out,
    pipe_dclk_in,
    I1,
    I2,
    pci_exp_rxn,
    pci_exp_rxp,
    sys_clk,
    rst_gtreset,
    I3,
    I4,
    I5,
    I6,
    I7,
    GT_RXPMARESET011_out,
    PIPE_RXPOLARITY,
    pipe_rxprbscntreset,
    PIPE_RXSLIDE,
    rxsyncallin,
    I8,
    I9,
    pipe_rxusrclk_in,
    I10,
    PIPE_TXDEEMPH,
    pipe_tx_rcvr_det,
    I11,
    PIPE_TXELECIDLE,
    I12,
    I13,
    pipe_txprbsforceerr,
    pipe_tx_swing,
    I14,
    I15,
    pipe_pclk_in,
    DRPDI,
    PIPE_POWERDOWN,
    RXSYSCLKSEL,
    pipe_loopback,
    pipe_rxprbssel,
    RXRATE,
    PIPETXMARGIN,
    pipe_txprbssel,
    TXPOSTCURSOR,
    TXPRECURSOR,
    PIPE_TXDATA,
    TXMAINCURSOR,
    PIPE_TXCOMPLIANCE,
    PIPE_TXDATAK,
    DRPADDR,
    gt_txdlysresetdone,
    gt_rxdlysresetdone);
  output [0:0]D;
  output [0:0]ext_ch_gt_drprdy;
  output [0:0]pci_exp_txn;
  output [0:0]pci_exp_txp;
  output RATE_PHYSTATUS;
  output O1;
  output [0:0]PIPE_RXELECIDLE;
  output [0:0]pipe_rxoutclk_out;
  output p_54_out;
  output RATE_RXPMARESETDONE;
  output [0:0]pipe_rxprbserr;
  output RATE_RXRATEDONE;
  output RATE_RXRESETDONE;
  output SYNC_RXSYNCDONE;
  output O2;
  output p_56_out;
  output [0:0]gt_txphinitdone;
  output RATE_TXRATEDONE;
  output RATE_TXRESETDONE;
  output SYNC_TXSYNCDONE;
  output [15:0]ext_ch_gt_drpdo;
  output [2:0]PIPE_RXSTATUS;
  output [31:0]PIPE_RXDATA;
  output [1:0]PIPE_RXDATAK;
  output SYNC_TXDLYSRESETDONE0;
  output SYNC_RXDLYSRESETDONE0;
  input GT_CPLLPD018_out;
  input GT_CPLLRESET016_out;
  input pipe_dclk_in;
  input I1;
  input I2;
  input [0:0]pci_exp_rxn;
  input [0:0]pci_exp_rxp;
  input sys_clk;
  input rst_gtreset;
  input I3;
  input I4;
  input I5;
  input I6;
  input I7;
  input GT_RXPMARESET011_out;
  input [0:0]PIPE_RXPOLARITY;
  input pipe_rxprbscntreset;
  input [0:0]PIPE_RXSLIDE;
  input rxsyncallin;
  input I8;
  input I9;
  input pipe_rxusrclk_in;
  input I10;
  input [0:0]PIPE_TXDEEMPH;
  input pipe_tx_rcvr_det;
  input I11;
  input [0:0]PIPE_TXELECIDLE;
  input I12;
  input I13;
  input pipe_txprbsforceerr;
  input pipe_tx_swing;
  input I14;
  input I15;
  input pipe_pclk_in;
  input [15:0]DRPDI;
  input [1:0]PIPE_POWERDOWN;
  input [0:0]RXSYSCLKSEL;
  input [2:0]pipe_loopback;
  input [2:0]pipe_rxprbssel;
  input [0:0]RXRATE;
  input [2:0]PIPETXMARGIN;
  input [2:0]pipe_txprbssel;
  input [4:0]TXPOSTCURSOR;
  input [4:0]TXPRECURSOR;
  input [31:0]PIPE_TXDATA;
  input [6:0]TXMAINCURSOR;
  input [0:0]PIPE_TXCOMPLIANCE;
  input [1:0]PIPE_TXDATAK;
  input [8:0]DRPADDR;
  input [6:0]gt_txdlysresetdone;
  input [6:0]gt_rxdlysresetdone;

  wire \<const0> ;
  wire \<const1> ;
  wire [0:0]D;
  wire [8:0]DRPADDR;
  wire [15:0]DRPDI;
  wire GT_CPLLPD018_out;
  wire GT_CPLLRESET016_out;
  wire GT_RXPMARESET011_out;
  wire I1;
  wire I10;
  wire I11;
  wire I12;
  wire I13;
  wire I14;
  wire I15;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire O2;
  wire [2:0]PIPETXMARGIN;
  wire [1:0]PIPE_POWERDOWN;
  wire [31:0]PIPE_RXDATA;
  wire [1:0]PIPE_RXDATAK;
  wire [0:0]PIPE_RXELECIDLE;
  wire [0:0]PIPE_RXPOLARITY;
  wire [0:0]PIPE_RXSLIDE;
  wire [2:0]PIPE_RXSTATUS;
  wire [0:0]PIPE_TXCOMPLIANCE;
  wire [31:0]PIPE_TXDATA;
  wire [1:0]PIPE_TXDATAK;
  wire [0:0]PIPE_TXDEEMPH;
  wire [0:0]PIPE_TXELECIDLE;
  wire RATE_PHYSTATUS;
  wire RATE_RXPMARESETDONE;
  wire RATE_RXRATEDONE;
  wire RATE_RXRESETDONE;
  wire RATE_TXRATEDONE;
  wire RATE_TXRESETDONE;
  wire [0:0]RXRATE;
  wire [0:0]RXSYSCLKSEL;
  wire SYNC_RXDLYSRESETDONE0;
  wire SYNC_RXSYNCDONE;
  wire SYNC_TXDLYSRESETDONE0;
  wire SYNC_TXSYNCDONE;
  wire [6:0]TXMAINCURSOR;
  wire [4:0]TXPOSTCURSOR;
  wire [4:0]TXPRECURSOR;
  wire [15:0]ext_ch_gt_drpdo;
  wire [0:0]ext_ch_gt_drprdy;
  wire [6:0]gt_rxdlysresetdone;
  wire [6:0]gt_txdlysresetdone;
  wire [0:0]gt_txphinitdone;
  wire n_0_rxdlysresetdone_reg1_i_2;
  wire n_0_txdlysresetdone_reg1_i_2;
  wire \n_10_gth_channel.gthe2_channel_i ;
  wire \n_114_gth_channel.gthe2_channel_i ;
  wire \n_115_gth_channel.gthe2_channel_i ;
  wire \n_116_gth_channel.gthe2_channel_i ;
  wire \n_11_gth_channel.gthe2_channel_i ;
  wire \n_120_gth_channel.gthe2_channel_i ;
  wire \n_121_gth_channel.gthe2_channel_i ;
  wire \n_122_gth_channel.gthe2_channel_i ;
  wire \n_123_gth_channel.gthe2_channel_i ;
  wire \n_124_gth_channel.gthe2_channel_i ;
  wire \n_14_gth_channel.gthe2_channel_i ;
  wire \n_17_gth_channel.gthe2_channel_i ;
  wire \n_216_gth_channel.gthe2_channel_i ;
  wire \n_217_gth_channel.gthe2_channel_i ;
  wire \n_218_gth_channel.gthe2_channel_i ;
  wire \n_219_gth_channel.gthe2_channel_i ;
  wire \n_224_gth_channel.gthe2_channel_i ;
  wire \n_225_gth_channel.gthe2_channel_i ;
  wire \n_40_gth_channel.gthe2_channel_i ;
  wire \n_45_gth_channel.gthe2_channel_i ;
  wire \n_56_gth_channel.gthe2_channel_i ;
  wire \n_57_gth_channel.gthe2_channel_i ;
  wire \n_58_gth_channel.gthe2_channel_i ;
  wire \n_59_gth_channel.gthe2_channel_i ;
  wire \n_60_gth_channel.gthe2_channel_i ;
  wire \n_61_gth_channel.gthe2_channel_i ;
  wire \n_62_gth_channel.gthe2_channel_i ;
  wire \n_63_gth_channel.gthe2_channel_i ;
  wire \n_64_gth_channel.gthe2_channel_i ;
  wire \n_65_gth_channel.gthe2_channel_i ;
  wire \n_66_gth_channel.gthe2_channel_i ;
  wire \n_67_gth_channel.gthe2_channel_i ;
  wire \n_68_gth_channel.gthe2_channel_i ;
  wire \n_69_gth_channel.gthe2_channel_i ;
  wire \n_70_gth_channel.gthe2_channel_i ;
  wire \n_71_gth_channel.gthe2_channel_i ;
  wire p_54_out;
  wire p_55_out;
  wire p_56_out;
  wire p_57_out;
  wire [0:0]pci_exp_rxn;
  wire [0:0]pci_exp_rxp;
  wire [0:0]pci_exp_txn;
  wire [0:0]pci_exp_txp;
  wire pipe_dclk_in;
  wire [2:0]pipe_loopback;
  wire pipe_pclk_in;
  wire [0:0]pipe_rxoutclk_out;
  wire pipe_rxprbscntreset;
  wire [0:0]pipe_rxprbserr;
  wire [2:0]pipe_rxprbssel;
  wire pipe_rxusrclk_in;
  wire pipe_tx_rcvr_det;
  wire pipe_tx_swing;
  wire pipe_txprbsforceerr;
  wire [2:0]pipe_txprbssel;
  wire rst_gtreset;
  wire rxsyncallin;
  wire sys_clk;
  wire \NLW_gth_channel.gthe2_channel_i_CPLLFBCLKLOST_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_CPLLREFCLKLOST_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_EYESCANDATAERROR_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_GTREFCLKMONITOR_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RSOSINTDONE_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXCHANBONDSEQ_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXCHANREALIGN_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXCOMINITDET_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXCOMSASDET_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXCOMWAKEDET_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXDFESLIDETAPSTARTED_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXDFESLIDETAPSTROBEDONE_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXDFESLIDETAPSTROBESTARTED_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXDFESTADAPTDONE_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXOSINTSTARTED_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXOSINTSTROBEDONE_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXOSINTSTROBESTARTED_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXOUTCLKFABRIC_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXOUTCLKPCS_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXQPISENN_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_RXQPISENP_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_TXCOMFINISH_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_TXGEARBOXREADY_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_TXOUTCLKFABRIC_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_TXOUTCLKPCS_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_TXPMARESETDONE_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_TXQPISENN_UNCONNECTED ;
  wire \NLW_gth_channel.gthe2_channel_i_TXQPISENP_UNCONNECTED ;
  wire [15:0]\NLW_gth_channel.gthe2_channel_i_PCSRSVDOUT_UNCONNECTED ;
  wire [7:4]\NLW_gth_channel.gthe2_channel_i_RXCHARISCOMMA_UNCONNECTED ;
  wire [7:4]\NLW_gth_channel.gthe2_channel_i_RXCHARISK_UNCONNECTED ;
  wire [1:0]\NLW_gth_channel.gthe2_channel_i_RXCLKCORCNT_UNCONNECTED ;
  wire [63:32]\NLW_gth_channel.gthe2_channel_i_RXDATA_UNCONNECTED ;
  wire [1:0]\NLW_gth_channel.gthe2_channel_i_RXDATAVALID_UNCONNECTED ;
  wire [7:0]\NLW_gth_channel.gthe2_channel_i_RXDISPERR_UNCONNECTED ;
  wire [5:0]\NLW_gth_channel.gthe2_channel_i_RXHEADER_UNCONNECTED ;
  wire [1:0]\NLW_gth_channel.gthe2_channel_i_RXHEADERVALID_UNCONNECTED ;
  wire [6:0]\NLW_gth_channel.gthe2_channel_i_RXMONITOROUT_UNCONNECTED ;
  wire [7:0]\NLW_gth_channel.gthe2_channel_i_RXNOTINTABLE_UNCONNECTED ;
  wire [4:0]\NLW_gth_channel.gthe2_channel_i_RXPHMONITOR_UNCONNECTED ;
  wire [4:0]\NLW_gth_channel.gthe2_channel_i_RXPHSLIPMONITOR_UNCONNECTED ;
  wire [1:0]\NLW_gth_channel.gthe2_channel_i_RXSTARTOFSEQ_UNCONNECTED ;
  wire [1:0]\NLW_gth_channel.gthe2_channel_i_TXBUFSTATUS_UNCONNECTED ;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
(* BOX_TYPE = "PRIMITIVE" *) 
   GTHE2_CHANNEL #(
    .ACJTAG_DEBUG_MODE(1'b0),
    .ACJTAG_MODE(1'b0),
    .ACJTAG_RESET(1'b0),
    .ADAPT_CFG0(20'h00C10),
    .ALIGN_COMMA_DOUBLE("FALSE"),
    .ALIGN_COMMA_ENABLE(10'b1111111111),
    .ALIGN_COMMA_WORD(1),
    .ALIGN_MCOMMA_DET("TRUE"),
    .ALIGN_MCOMMA_VALUE(10'b1010000011),
    .ALIGN_PCOMMA_DET("TRUE"),
    .ALIGN_PCOMMA_VALUE(10'b0101111100),
    .A_RXOSCALRESET(1'b0),
    .CBCC_DATA_SOURCE_SEL("DECODED"),
    .CFOK_CFG(42'h24800040E80),
    .CFOK_CFG2(6'b100000),
    .CFOK_CFG3(6'b100000),
    .CHAN_BOND_KEEP_ALIGN("TRUE"),
    .CHAN_BOND_MAX_SKEW(7),
    .CHAN_BOND_SEQ_1_1(10'b0001001010),
    .CHAN_BOND_SEQ_1_2(10'b0001001010),
    .CHAN_BOND_SEQ_1_3(10'b0001001010),
    .CHAN_BOND_SEQ_1_4(10'b0110111100),
    .CHAN_BOND_SEQ_1_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_1(10'b0001000101),
    .CHAN_BOND_SEQ_2_2(10'b0001000101),
    .CHAN_BOND_SEQ_2_3(10'b0001000101),
    .CHAN_BOND_SEQ_2_4(10'b0110111100),
    .CHAN_BOND_SEQ_2_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_USE("TRUE"),
    .CHAN_BOND_SEQ_LEN(4),
    .CLK_CORRECT_USE("TRUE"),
    .CLK_COR_KEEP_IDLE("TRUE"),
    .CLK_COR_MAX_LAT(15),
    .CLK_COR_MIN_LAT(13),
    .CLK_COR_PRECEDENCE("TRUE"),
    .CLK_COR_REPEAT_WAIT(0),
    .CLK_COR_SEQ_1_1(10'b0100011100),
    .CLK_COR_SEQ_1_2(10'b0000000000),
    .CLK_COR_SEQ_1_3(10'b0000000000),
    .CLK_COR_SEQ_1_4(10'b0000000000),
    .CLK_COR_SEQ_1_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_1(10'b0000000000),
    .CLK_COR_SEQ_2_2(10'b0000000000),
    .CLK_COR_SEQ_2_3(10'b0000000000),
    .CLK_COR_SEQ_2_4(10'b0000000000),
    .CLK_COR_SEQ_2_ENABLE(4'b0000),
    .CLK_COR_SEQ_2_USE("FALSE"),
    .CLK_COR_SEQ_LEN(1),
    .CPLL_CFG(29'h00A407CC),
    .CPLL_FBDIV(5),
    .CPLL_FBDIV_45(5),
    .CPLL_INIT_CFG(24'h00001E),
    .CPLL_LOCK_CFG(16'h01E8),
    .CPLL_REFCLK_DIV(1),
    .DEC_MCOMMA_DETECT("TRUE"),
    .DEC_PCOMMA_DETECT("TRUE"),
    .DEC_VALID_COMMA_ONLY("FALSE"),
    .DMONITOR_CFG(24'h000AB1),
    .ES_CLK_PHASE_SEL(1'b0),
    .ES_CONTROL(6'b000000),
    .ES_ERRDET_EN("FALSE"),
    .ES_EYE_SCAN_EN("TRUE"),
    .ES_HORZ_OFFSET(12'h000),
    .ES_PMA_CFG(10'b0000000000),
    .ES_PRESCALE(5'b00000),
    .ES_QUALIFIER(80'h00000000000000000000),
    .ES_QUAL_MASK(80'h00000000000000000000),
    .ES_SDATA_MASK(80'h00000000000000000000),
    .ES_VERT_OFFSET(9'b000000000),
    .FTS_DESKEW_SEQ_ENABLE(4'b1111),
    .FTS_LANE_DESKEW_CFG(4'b1111),
    .FTS_LANE_DESKEW_EN("TRUE"),
    .GEARBOX_MODE(3'b000),
    .IS_CLKRSVD0_INVERTED(1'b0),
    .IS_CLKRSVD1_INVERTED(1'b0),
    .IS_CPLLLOCKDETCLK_INVERTED(1'b0),
    .IS_DMONITORCLK_INVERTED(1'b0),
    .IS_DRPCLK_INVERTED(1'b0),
    .IS_GTGREFCLK_INVERTED(1'b0),
    .IS_RXUSRCLK2_INVERTED(1'b0),
    .IS_RXUSRCLK_INVERTED(1'b0),
    .IS_SIGVALIDCLK_INVERTED(1'b0),
    .IS_TXPHDLYTSTCLK_INVERTED(1'b0),
    .IS_TXUSRCLK2_INVERTED(1'b0),
    .IS_TXUSRCLK_INVERTED(1'b0),
    .LOOPBACK_CFG(1'b1),
    .OUTREFCLK_SEL_INV(2'b11),
    .PCS_PCIE_EN("TRUE"),
    .PCS_RSVD_ATTR(48'h000000000140),
    .PD_TRANS_TIME_FROM_P2(12'h03C),
    .PD_TRANS_TIME_NONE_P2(8'h09),
    .PD_TRANS_TIME_TO_P2(8'h64),
    .PMA_RSV(32'b00000000000000000000000010000000),
    .PMA_RSV2(32'b00011100000000000000000000001010),
    .PMA_RSV3(2'b00),
    .PMA_RSV4(15'b000000000001000),
    .PMA_RSV5(4'b0000),
    .RESET_POWERSAVE_DISABLE(1'b0),
    .RXBUFRESET_TIME(5'b00001),
    .RXBUF_ADDR_MODE("FULL"),
    .RXBUF_EIDLE_HI_CNT(4'b0100),
    .RXBUF_EIDLE_LO_CNT(4'b0000),
    .RXBUF_EN("TRUE"),
    .RXBUF_RESET_ON_CB_CHANGE("TRUE"),
    .RXBUF_RESET_ON_COMMAALIGN("FALSE"),
    .RXBUF_RESET_ON_EIDLE("TRUE"),
    .RXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .RXBUF_THRESH_OVFLW(61),
    .RXBUF_THRESH_OVRD("FALSE"),
    .RXBUF_THRESH_UNDFLW(4),
    .RXCDRFREQRESET_TIME(5'b00001),
    .RXCDRPHRESET_TIME(5'b00001),
    .RXCDR_CFG(83'h0002007FE2000C2080018),
    .RXCDR_FR_RESET_ON_EIDLE(1'b0),
    .RXCDR_HOLD_DURING_EIDLE(1'b1),
    .RXCDR_LOCK_CFG(6'b010101),
    .RXCDR_PH_RESET_ON_EIDLE(1'b0),
    .RXDFELPMRESET_TIME(7'b0001111),
    .RXDLY_CFG(16'h001F),
    .RXDLY_LCFG(9'h030),
    .RXDLY_TAP_CFG(16'h0000),
    .RXGEARBOX_EN("FALSE"),
    .RXISCANRESET_TIME(5'b00001),
    .RXLPM_HF_CFG(14'b00001000000000),
    .RXLPM_LF_CFG(18'b001001000000000000),
    .RXOOB_CFG(7'b0000110),
    .RXOOB_CLK_CFG("FABRIC"),
    .RXOSCALRESET_TIME(5'b00011),
    .RXOSCALRESET_TIMEOUT(5'b00000),
    .RXOUT_DIV(2),
    .RXPCSRESET_TIME(5'b00001),
    .RXPHDLY_CFG(24'h004020),
    .RXPH_CFG(24'hC00002),
    .RXPH_MONITOR_SEL(5'b00000),
    .RXPI_CFG0(2'b00),
    .RXPI_CFG1(2'b11),
    .RXPI_CFG2(2'b11),
    .RXPI_CFG3(2'b11),
    .RXPI_CFG4(1'b0),
    .RXPI_CFG5(1'b0),
    .RXPI_CFG6(3'b100),
    .RXPMARESET_TIME(5'b00011),
    .RXPRBS_ERR_LOOPBACK(1'b0),
    .RXSLIDE_AUTO_WAIT(7),
    .RXSLIDE_MODE("PMA"),
    .RXSYNC_MULTILANE(1'b1),
    .RXSYNC_OVRD(1'b1),
    .RXSYNC_SKIP_DA(1'b0),
    .RX_BIAS_CFG(24'b000011000000000000010000),
    .RX_BUFFER_CFG(6'b000000),
    .RX_CLK25_DIV(4),
    .RX_CLKMUX_PD(1'b1),
    .RX_CM_SEL(2'b11),
    .RX_CM_TRIM(4'b1010),
    .RX_DATA_WIDTH(20),
    .RX_DDI_SEL(6'b000000),
    .RX_DEBUG_CFG(14'b00000011000000),
    .RX_DEFER_RESET_BUF_EN("TRUE"),
    .RX_DFELPM_CFG0(4'b0110),
    .RX_DFELPM_CFG1(1'b0),
    .RX_DFELPM_KLKH_AGC_STUP_EN(1'b1),
    .RX_DFE_AGC_CFG0(2'b00),
    .RX_DFE_AGC_CFG1(3'b100),
    .RX_DFE_AGC_CFG2(4'b0000),
    .RX_DFE_AGC_OVRDEN(1'b1),
    .RX_DFE_GAIN_CFG(23'h0020C0),
    .RX_DFE_H2_CFG(12'b000000000000),
    .RX_DFE_H3_CFG(12'b000001000000),
    .RX_DFE_H4_CFG(11'b00011100000),
    .RX_DFE_H5_CFG(11'b00011100000),
    .RX_DFE_H6_CFG(11'b00000100000),
    .RX_DFE_H7_CFG(11'b00000100000),
    .RX_DFE_KL_CFG(33'b000000000000000000000001100010000),
    .RX_DFE_KL_LPM_KH_CFG0(2'b10),
    .RX_DFE_KL_LPM_KH_CFG1(3'b010),
    .RX_DFE_KL_LPM_KH_CFG2(4'b0010),
    .RX_DFE_KL_LPM_KH_OVRDEN(1'b1),
    .RX_DFE_KL_LPM_KL_CFG0(2'b10),
    .RX_DFE_KL_LPM_KL_CFG1(3'b010),
    .RX_DFE_KL_LPM_KL_CFG2(4'b0010),
    .RX_DFE_KL_LPM_KL_OVRDEN(1'b1),
    .RX_DFE_LPM_CFG(16'h0080),
    .RX_DFE_LPM_HOLD_DURING_EIDLE(1'b1),
    .RX_DFE_ST_CFG(54'h00C100000C003F),
    .RX_DFE_UT_CFG(17'b00011100000000000),
    .RX_DFE_VP_CFG(17'b00011101010100011),
    .RX_DISPERR_SEQ_MATCH("TRUE"),
    .RX_INT_DATAWIDTH(0),
    .RX_OS_CFG(13'b0000010000000),
    .RX_SIG_VALID_DLY(4),
    .RX_XCLK_SEL("RXREC"),
    .SAS_MAX_COM(64),
    .SAS_MIN_COM(36),
    .SATA_BURST_SEQ_LEN(4'b1111),
    .SATA_BURST_VAL(3'b100),
    .SATA_CPLL_CFG("VCO_3000MHZ"),
    .SATA_EIDLE_VAL(3'b100),
    .SATA_MAX_BURST(8),
    .SATA_MAX_INIT(21),
    .SATA_MAX_WAKE(7),
    .SATA_MIN_BURST(4),
    .SATA_MIN_INIT(12),
    .SATA_MIN_WAKE(4),
    .SHOW_REALIGN_COMMA("FALSE"),
    .SIM_CPLLREFCLK_SEL(3'b001),
    .SIM_RECEIVER_DETECT_PASS("TRUE"),
    .SIM_RESET_SPEEDUP("FALSE"),
    .SIM_TX_EIDLE_DRIVE_LEVEL("1"),
    .SIM_VERSION("2.0"),
    .TERM_RCAL_CFG(15'b100001000010000),
    .TERM_RCAL_OVRD(3'b000),
    .TRANS_TIME_RATE(8'h0E),
    .TST_RSV(32'h00000000),
    .TXBUF_EN("FALSE"),
    .TXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .TXDLY_CFG(16'h001F),
    .TXDLY_LCFG(9'h030),
    .TXDLY_TAP_CFG(16'h0000),
    .TXGEARBOX_EN("FALSE"),
    .TXOOB_CFG(1'b1),
    .TXOUT_DIV(2),
    .TXPCSRESET_TIME(5'b00001),
    .TXPHDLY_CFG(24'h084020),
    .TXPH_CFG(16'h0780),
    .TXPH_MONITOR_SEL(5'b00000),
    .TXPI_CFG0(2'b00),
    .TXPI_CFG1(2'b00),
    .TXPI_CFG2(2'b00),
    .TXPI_CFG3(1'b0),
    .TXPI_CFG4(1'b0),
    .TXPI_CFG5(3'b100),
    .TXPI_GREY_SEL(1'b0),
    .TXPI_INVSTROBE_SEL(1'b0),
    .TXPI_PPMCLK_SEL("TXUSRCLK2"),
    .TXPI_PPM_CFG(8'b00000000),
    .TXPI_SYNFREQ_PPM(3'b000),
    .TXPMARESET_TIME(5'b00011),
    .TXSYNC_MULTILANE(1'b1),
    .TXSYNC_OVRD(1'b1),
    .TXSYNC_SKIP_DA(1'b0),
    .TX_CLK25_DIV(4),
    .TX_CLKMUX_PD(1'b1),
    .TX_DATA_WIDTH(20),
    .TX_DEEMPH0(6'b010100),
    .TX_DEEMPH1(6'b001011),
    .TX_DRIVE_MODE("PIPE"),
    .TX_EIDLE_ASSERT_DELAY(3'b100),
    .TX_EIDLE_DEASSERT_DELAY(3'b100),
    .TX_INT_DATAWIDTH(0),
    .TX_LOOPBACK_DRIVE_HIZ("FALSE"),
    .TX_MAINCURSOR_SEL(1'b0),
    .TX_MARGIN_FULL_0(7'b1001111),
    .TX_MARGIN_FULL_1(7'b1001110),
    .TX_MARGIN_FULL_2(7'b1001101),
    .TX_MARGIN_FULL_3(7'b1001100),
    .TX_MARGIN_FULL_4(7'b1000011),
    .TX_MARGIN_LOW_0(7'b1000101),
    .TX_MARGIN_LOW_1(7'b1000110),
    .TX_MARGIN_LOW_2(7'b1000011),
    .TX_MARGIN_LOW_3(7'b1000010),
    .TX_MARGIN_LOW_4(7'b1000000),
    .TX_QPI_STATUS_EN(1'b0),
    .TX_RXDETECT_CFG(14'h0064),
    .TX_RXDETECT_PRECHARGE_TIME(17'h00001),
    .TX_RXDETECT_REF(3'b011),
    .TX_XCLK_SEL("TXUSR"),
    .UCODEER_CLR(1'b0),
    .USE_PCS_CLK_PHASE_SEL(1'b0)) 
     \gth_channel.gthe2_channel_i 
       (.CFGRESET(\<const0> ),
        .CLKRSVD0(\<const0> ),
        .CLKRSVD1(\<const0> ),
        .CPLLFBCLKLOST(\NLW_gth_channel.gthe2_channel_i_CPLLFBCLKLOST_UNCONNECTED ),
        .CPLLLOCK(D),
        .CPLLLOCKDETCLK(\<const0> ),
        .CPLLLOCKEN(\<const1> ),
        .CPLLPD(GT_CPLLPD018_out),
        .CPLLREFCLKLOST(\NLW_gth_channel.gthe2_channel_i_CPLLREFCLKLOST_UNCONNECTED ),
        .CPLLREFCLKSEL({\<const0> ,\<const0> ,\<const1> }),
        .CPLLRESET(GT_CPLLRESET016_out),
        .DMONFIFORESET(\<const0> ),
        .DMONITORCLK(\<const0> ),
        .DMONITOROUT({\n_57_gth_channel.gthe2_channel_i ,\n_58_gth_channel.gthe2_channel_i ,\n_59_gth_channel.gthe2_channel_i ,\n_60_gth_channel.gthe2_channel_i ,\n_61_gth_channel.gthe2_channel_i ,\n_62_gth_channel.gthe2_channel_i ,\n_63_gth_channel.gthe2_channel_i ,\n_64_gth_channel.gthe2_channel_i ,\n_65_gth_channel.gthe2_channel_i ,\n_66_gth_channel.gthe2_channel_i ,\n_67_gth_channel.gthe2_channel_i ,\n_68_gth_channel.gthe2_channel_i ,\n_69_gth_channel.gthe2_channel_i ,\n_70_gth_channel.gthe2_channel_i ,\n_71_gth_channel.gthe2_channel_i }),
        .DRPADDR(DRPADDR),
        .DRPCLK(pipe_dclk_in),
        .DRPDI(DRPDI),
        .DRPDO(ext_ch_gt_drpdo),
        .DRPEN(I1),
        .DRPRDY(ext_ch_gt_drprdy),
        .DRPWE(I2),
        .EYESCANDATAERROR(\NLW_gth_channel.gthe2_channel_i_EYESCANDATAERROR_UNCONNECTED ),
        .EYESCANMODE(\<const0> ),
        .EYESCANRESET(\<const0> ),
        .EYESCANTRIGGER(\<const0> ),
        .GTGREFCLK(\<const0> ),
        .GTHRXN(pci_exp_rxn),
        .GTHRXP(pci_exp_rxp),
        .GTHTXN(pci_exp_txn),
        .GTHTXP(pci_exp_txp),
        .GTNORTHREFCLK0(\<const0> ),
        .GTNORTHREFCLK1(\<const0> ),
        .GTREFCLK0(sys_clk),
        .GTREFCLK1(\<const0> ),
        .GTREFCLKMONITOR(\NLW_gth_channel.gthe2_channel_i_GTREFCLKMONITOR_UNCONNECTED ),
        .GTRESETSEL(\<const0> ),
        .GTRSVD({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .GTRXRESET(rst_gtreset),
        .GTSOUTHREFCLK0(\<const0> ),
        .GTSOUTHREFCLK1(\<const0> ),
        .GTTXRESET(rst_gtreset),
        .LOOPBACK(pipe_loopback),
        .PCSRSVDIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .PCSRSVDIN2({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .PCSRSVDOUT(\NLW_gth_channel.gthe2_channel_i_PCSRSVDOUT_UNCONNECTED [15:0]),
        .PHYSTATUS(RATE_PHYSTATUS),
        .PMARSVDIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .QPLLCLK(I3),
        .QPLLREFCLK(I4),
        .RESETOVRD(\<const0> ),
        .RSOSINTDONE(\NLW_gth_channel.gthe2_channel_i_RSOSINTDONE_UNCONNECTED ),
        .RX8B10BEN(I5),
        .RXADAPTSELTEST({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .RXBUFRESET(\<const0> ),
        .RXBUFSTATUS({\n_114_gth_channel.gthe2_channel_i ,\n_115_gth_channel.gthe2_channel_i ,\n_116_gth_channel.gthe2_channel_i }),
        .RXBYTEISALIGNED(\n_10_gth_channel.gthe2_channel_i ),
        .RXBYTEREALIGN(\n_11_gth_channel.gthe2_channel_i ),
        .RXCDRFREQRESET(\<const0> ),
        .RXCDRHOLD(\<const0> ),
        .RXCDRLOCK(O1),
        .RXCDROVRDEN(\<const0> ),
        .RXCDRRESET(\<const0> ),
        .RXCDRRESETRSV(\<const0> ),
        .RXCHANBONDSEQ(\NLW_gth_channel.gthe2_channel_i_RXCHANBONDSEQ_UNCONNECTED ),
        .RXCHANISALIGNED(\n_14_gth_channel.gthe2_channel_i ),
        .RXCHANREALIGN(\NLW_gth_channel.gthe2_channel_i_RXCHANREALIGN_UNCONNECTED ),
        .RXCHARISCOMMA({\NLW_gth_channel.gthe2_channel_i_RXCHARISCOMMA_UNCONNECTED [7:4],\n_216_gth_channel.gthe2_channel_i ,\n_217_gth_channel.gthe2_channel_i ,\n_218_gth_channel.gthe2_channel_i ,\n_219_gth_channel.gthe2_channel_i }),
        .RXCHARISK({\NLW_gth_channel.gthe2_channel_i_RXCHARISK_UNCONNECTED [7:4],\n_224_gth_channel.gthe2_channel_i ,\n_225_gth_channel.gthe2_channel_i ,PIPE_RXDATAK}),
        .RXCHBONDEN(\<const0> ),
        .RXCHBONDI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .RXCHBONDLEVEL({\<const0> ,\<const0> ,\<const0> }),
        .RXCHBONDMASTER(\<const0> ),
        .RXCHBONDO({\n_120_gth_channel.gthe2_channel_i ,\n_121_gth_channel.gthe2_channel_i ,\n_122_gth_channel.gthe2_channel_i ,\n_123_gth_channel.gthe2_channel_i ,\n_124_gth_channel.gthe2_channel_i }),
        .RXCHBONDSLAVE(\<const0> ),
        .RXCLKCORCNT(\NLW_gth_channel.gthe2_channel_i_RXCLKCORCNT_UNCONNECTED [1:0]),
        .RXCOMINITDET(\NLW_gth_channel.gthe2_channel_i_RXCOMINITDET_UNCONNECTED ),
        .RXCOMMADET(\n_17_gth_channel.gthe2_channel_i ),
        .RXCOMMADETEN(\<const1> ),
        .RXCOMSASDET(\NLW_gth_channel.gthe2_channel_i_RXCOMSASDET_UNCONNECTED ),
        .RXCOMWAKEDET(\NLW_gth_channel.gthe2_channel_i_RXCOMWAKEDET_UNCONNECTED ),
        .RXDATA({\NLW_gth_channel.gthe2_channel_i_RXDATA_UNCONNECTED [63:32],PIPE_RXDATA}),
        .RXDATAVALID(\NLW_gth_channel.gthe2_channel_i_RXDATAVALID_UNCONNECTED [1:0]),
        .RXDDIEN(\<const0> ),
        .RXDFEAGCHOLD(I6),
        .RXDFEAGCOVRDEN(I7),
        .RXDFEAGCTRL({\<const1> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .RXDFECM1EN(\<const0> ),
        .RXDFELFHOLD(I6),
        .RXDFELFOVRDEN(\<const0> ),
        .RXDFELPMRESET(\<const0> ),
        .RXDFESLIDETAP({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .RXDFESLIDETAPADAPTEN(\<const0> ),
        .RXDFESLIDETAPHOLD(\<const0> ),
        .RXDFESLIDETAPID({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .RXDFESLIDETAPINITOVRDEN(\<const0> ),
        .RXDFESLIDETAPONLYADAPTEN(\<const0> ),
        .RXDFESLIDETAPOVRDEN(\<const0> ),
        .RXDFESLIDETAPSTARTED(\NLW_gth_channel.gthe2_channel_i_RXDFESLIDETAPSTARTED_UNCONNECTED ),
        .RXDFESLIDETAPSTROBE(\<const0> ),
        .RXDFESLIDETAPSTROBEDONE(\NLW_gth_channel.gthe2_channel_i_RXDFESLIDETAPSTROBEDONE_UNCONNECTED ),
        .RXDFESLIDETAPSTROBESTARTED(\NLW_gth_channel.gthe2_channel_i_RXDFESLIDETAPSTROBESTARTED_UNCONNECTED ),
        .RXDFESTADAPTDONE(\NLW_gth_channel.gthe2_channel_i_RXDFESTADAPTDONE_UNCONNECTED ),
        .RXDFETAP2HOLD(\<const0> ),
        .RXDFETAP2OVRDEN(\<const0> ),
        .RXDFETAP3HOLD(\<const0> ),
        .RXDFETAP3OVRDEN(\<const0> ),
        .RXDFETAP4HOLD(\<const0> ),
        .RXDFETAP4OVRDEN(\<const0> ),
        .RXDFETAP5HOLD(\<const0> ),
        .RXDFETAP5OVRDEN(\<const0> ),
        .RXDFETAP6HOLD(\<const0> ),
        .RXDFETAP6OVRDEN(\<const0> ),
        .RXDFETAP7HOLD(\<const0> ),
        .RXDFETAP7OVRDEN(\<const0> ),
        .RXDFEUTHOLD(\<const0> ),
        .RXDFEUTOVRDEN(\<const0> ),
        .RXDFEVPHOLD(\<const0> ),
        .RXDFEVPOVRDEN(\<const0> ),
        .RXDFEVSEN(\<const0> ),
        .RXDFEXYDEN(\<const1> ),
        .RXDISPERR(\NLW_gth_channel.gthe2_channel_i_RXDISPERR_UNCONNECTED [7:0]),
        .RXDLYBYPASS(\<const1> ),
        .RXDLYEN(\<const0> ),
        .RXDLYOVRDEN(\<const0> ),
        .RXDLYSRESET(\<const0> ),
        .RXDLYSRESETDONE(p_55_out),
        .RXELECIDLE(PIPE_RXELECIDLE),
        .RXELECIDLEMODE({\<const0> ,\<const0> }),
        .RXGEARBOXSLIP(\<const0> ),
        .RXHEADER(\NLW_gth_channel.gthe2_channel_i_RXHEADER_UNCONNECTED [5:0]),
        .RXHEADERVALID(\NLW_gth_channel.gthe2_channel_i_RXHEADERVALID_UNCONNECTED [1:0]),
        .RXLPMEN(I7),
        .RXLPMHFHOLD(I6),
        .RXLPMHFOVRDEN(\<const0> ),
        .RXLPMLFHOLD(I6),
        .RXLPMLFKLOVRDEN(\<const0> ),
        .RXMCOMMAALIGNEN(I5),
        .RXMONITOROUT(\NLW_gth_channel.gthe2_channel_i_RXMONITOROUT_UNCONNECTED [6:0]),
        .RXMONITORSEL({\<const0> ,\<const0> }),
        .RXNOTINTABLE(\NLW_gth_channel.gthe2_channel_i_RXNOTINTABLE_UNCONNECTED [7:0]),
        .RXOOBRESET(\<const0> ),
        .RXOSCALRESET(\<const0> ),
        .RXOSHOLD(\<const0> ),
        .RXOSINTCFG({\<const0> ,\<const1> ,\<const1> ,\<const0> }),
        .RXOSINTEN(\<const1> ),
        .RXOSINTHOLD(\<const0> ),
        .RXOSINTID0({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .RXOSINTNTRLEN(\<const0> ),
        .RXOSINTOVRDEN(\<const0> ),
        .RXOSINTSTARTED(\NLW_gth_channel.gthe2_channel_i_RXOSINTSTARTED_UNCONNECTED ),
        .RXOSINTSTROBE(\<const0> ),
        .RXOSINTSTROBEDONE(\NLW_gth_channel.gthe2_channel_i_RXOSINTSTROBEDONE_UNCONNECTED ),
        .RXOSINTSTROBESTARTED(\NLW_gth_channel.gthe2_channel_i_RXOSINTSTROBESTARTED_UNCONNECTED ),
        .RXOSINTTESTOVRDEN(\<const0> ),
        .RXOSOVRDEN(\<const0> ),
        .RXOUTCLK(pipe_rxoutclk_out),
        .RXOUTCLKFABRIC(\NLW_gth_channel.gthe2_channel_i_RXOUTCLKFABRIC_UNCONNECTED ),
        .RXOUTCLKPCS(\NLW_gth_channel.gthe2_channel_i_RXOUTCLKPCS_UNCONNECTED ),
        .RXOUTCLKSEL({\<const0> ,\<const0> ,\<const0> }),
        .RXPCOMMAALIGNEN(I7),
        .RXPCSRESET(\<const0> ),
        .RXPD(PIPE_POWERDOWN),
        .RXPHALIGN(\<const0> ),
        .RXPHALIGNDONE(p_54_out),
        .RXPHALIGNEN(\<const0> ),
        .RXPHDLYPD(\<const0> ),
        .RXPHDLYRESET(\<const0> ),
        .RXPHMONITOR(\NLW_gth_channel.gthe2_channel_i_RXPHMONITOR_UNCONNECTED [4:0]),
        .RXPHOVRDEN(\<const0> ),
        .RXPHSLIPMONITOR(\NLW_gth_channel.gthe2_channel_i_RXPHSLIPMONITOR_UNCONNECTED [4:0]),
        .RXPMARESET(GT_RXPMARESET011_out),
        .RXPMARESETDONE(RATE_RXPMARESETDONE),
        .RXPOLARITY(PIPE_RXPOLARITY),
        .RXPRBSCNTRESET(pipe_rxprbscntreset),
        .RXPRBSERR(pipe_rxprbserr),
        .RXPRBSSEL(pipe_rxprbssel),
        .RXQPIEN(\<const0> ),
        .RXQPISENN(\NLW_gth_channel.gthe2_channel_i_RXQPISENN_UNCONNECTED ),
        .RXQPISENP(\NLW_gth_channel.gthe2_channel_i_RXQPISENP_UNCONNECTED ),
        .RXRATE({\<const0> ,\<const0> ,RXRATE}),
        .RXRATEDONE(RATE_RXRATEDONE),
        .RXRATEMODE(\<const0> ),
        .RXRESETDONE(RATE_RXRESETDONE),
        .RXSLIDE(PIPE_RXSLIDE),
        .RXSTARTOFSEQ(\NLW_gth_channel.gthe2_channel_i_RXSTARTOFSEQ_UNCONNECTED [1:0]),
        .RXSTATUS(PIPE_RXSTATUS),
        .RXSYNCALLIN(rxsyncallin),
        .RXSYNCDONE(SYNC_RXSYNCDONE),
        .RXSYNCIN(I8),
        .RXSYNCMODE(\<const0> ),
        .RXSYNCOUT(\n_40_gth_channel.gthe2_channel_i ),
        .RXSYSCLKSEL({\<const0> ,RXSYSCLKSEL}),
        .RXUSERRDY(I9),
        .RXUSRCLK(pipe_rxusrclk_in),
        .RXUSRCLK2(pipe_rxusrclk_in),
        .RXVALID(O2),
        .SETERRSTATUS(\<const0> ),
        .SIGVALIDCLK(I10),
        .TSTIN({\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .TX8B10BBYPASS({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .TX8B10BEN(I7),
        .TXBUFDIFFCTRL({\<const1> ,\<const0> ,\<const0> }),
        .TXBUFSTATUS(\NLW_gth_channel.gthe2_channel_i_TXBUFSTATUS_UNCONNECTED [1:0]),
        .TXCHARDISPMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,PIPE_TXCOMPLIANCE}),
        .TXCHARDISPVAL({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .TXCHARISK({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,PIPE_TXDATAK}),
        .TXCOMFINISH(\NLW_gth_channel.gthe2_channel_i_TXCOMFINISH_UNCONNECTED ),
        .TXCOMINIT(\<const0> ),
        .TXCOMSAS(\<const0> ),
        .TXCOMWAKE(\<const0> ),
        .TXDATA({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,PIPE_TXDATA}),
        .TXDEEMPH(PIPE_TXDEEMPH),
        .TXDETECTRX(pipe_tx_rcvr_det),
        .TXDIFFCTRL({\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .TXDIFFPD(\<const0> ),
        .TXDLYBYPASS(\<const0> ),
        .TXDLYEN(\<const0> ),
        .TXDLYHOLD(\<const0> ),
        .TXDLYOVRDEN(\<const0> ),
        .TXDLYSRESET(I11),
        .TXDLYSRESETDONE(p_57_out),
        .TXDLYUPDOWN(\<const0> ),
        .TXELECIDLE(PIPE_TXELECIDLE),
        .TXGEARBOXREADY(\NLW_gth_channel.gthe2_channel_i_TXGEARBOXREADY_UNCONNECTED ),
        .TXHEADER({\<const0> ,\<const0> ,\<const0> }),
        .TXINHIBIT(\<const0> ),
        .TXMAINCURSOR(TXMAINCURSOR),
        .TXMARGIN(PIPETXMARGIN),
        .TXOUTCLK(\n_45_gth_channel.gthe2_channel_i ),
        .TXOUTCLKFABRIC(\NLW_gth_channel.gthe2_channel_i_TXOUTCLKFABRIC_UNCONNECTED ),
        .TXOUTCLKPCS(\NLW_gth_channel.gthe2_channel_i_TXOUTCLKPCS_UNCONNECTED ),
        .TXOUTCLKSEL({\<const0> ,\<const0> ,\<const0> }),
        .TXPCSRESET(\<const0> ),
        .TXPD(PIPE_POWERDOWN),
        .TXPDELECIDLEMODE(\<const0> ),
        .TXPHALIGN(I12),
        .TXPHALIGNDONE(p_56_out),
        .TXPHALIGNEN(\<const1> ),
        .TXPHDLYPD(\<const0> ),
        .TXPHDLYRESET(\<const0> ),
        .TXPHDLYTSTCLK(\<const0> ),
        .TXPHINIT(I13),
        .TXPHINITDONE(gt_txphinitdone),
        .TXPHOVRDEN(\<const0> ),
        .TXPIPPMEN(\<const0> ),
        .TXPIPPMOVRDEN(\<const0> ),
        .TXPIPPMPD(\<const0> ),
        .TXPIPPMSEL(\<const0> ),
        .TXPIPPMSTEPSIZE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .TXPISOPD(\<const0> ),
        .TXPMARESET(GT_RXPMARESET011_out),
        .TXPMARESETDONE(\NLW_gth_channel.gthe2_channel_i_TXPMARESETDONE_UNCONNECTED ),
        .TXPOLARITY(\<const0> ),
        .TXPOSTCURSOR(TXPOSTCURSOR),
        .TXPOSTCURSORINV(\<const0> ),
        .TXPRBSFORCEERR(pipe_txprbsforceerr),
        .TXPRBSSEL(pipe_txprbssel),
        .TXPRECURSOR(TXPRECURSOR),
        .TXPRECURSORINV(\<const0> ),
        .TXQPIBIASEN(\<const0> ),
        .TXQPISENN(\NLW_gth_channel.gthe2_channel_i_TXQPISENN_UNCONNECTED ),
        .TXQPISENP(\NLW_gth_channel.gthe2_channel_i_TXQPISENP_UNCONNECTED ),
        .TXQPISTRONGPDOWN(\<const0> ),
        .TXQPIWEAKPUP(\<const0> ),
        .TXRATE({\<const0> ,\<const0> ,RXRATE}),
        .TXRATEDONE(RATE_TXRATEDONE),
        .TXRATEMODE(\<const0> ),
        .TXRESETDONE(RATE_TXRESETDONE),
        .TXSEQUENCE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .TXSTARTSEQ(\<const0> ),
        .TXSWING(pipe_tx_swing),
        .TXSYNCALLIN(I14),
        .TXSYNCDONE(SYNC_TXSYNCDONE),
        .TXSYNCIN(I15),
        .TXSYNCMODE(\<const0> ),
        .TXSYNCOUT(\n_56_gth_channel.gthe2_channel_i ),
        .TXSYSCLKSEL({\<const0> ,RXSYSCLKSEL}),
        .TXUSERRDY(I9),
        .TXUSRCLK(pipe_pclk_in),
        .TXUSRCLK2(pipe_pclk_in));
LUT3 #(
    .INIT(8'h80)) 
     rxdlysresetdone_reg1_i_1
       (.I0(n_0_rxdlysresetdone_reg1_i_2),
        .I1(gt_rxdlysresetdone[4]),
        .I2(gt_rxdlysresetdone[5]),
        .O(SYNC_RXDLYSRESETDONE0));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     rxdlysresetdone_reg1_i_2
       (.I0(p_55_out),
        .I1(gt_rxdlysresetdone[6]),
        .I2(gt_rxdlysresetdone[1]),
        .I3(gt_rxdlysresetdone[0]),
        .I4(gt_rxdlysresetdone[3]),
        .I5(gt_rxdlysresetdone[2]),
        .O(n_0_rxdlysresetdone_reg1_i_2));
LUT3 #(
    .INIT(8'h80)) 
     txdlysresetdone_reg1_i_1
       (.I0(n_0_txdlysresetdone_reg1_i_2),
        .I1(gt_txdlysresetdone[4]),
        .I2(gt_txdlysresetdone[5]),
        .O(SYNC_TXDLYSRESETDONE0));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     txdlysresetdone_reg1_i_2
       (.I0(p_57_out),
        .I1(gt_txdlysresetdone[6]),
        .I2(gt_txdlysresetdone[1]),
        .I3(gt_txdlysresetdone[0]),
        .I4(gt_txdlysresetdone[3]),
        .I5(gt_txdlysresetdone[2]),
        .O(n_0_txdlysresetdone_reg1_i_2));
endmodule

module vc709_pcie_x8_gen3vc709_pcie_x8_gen3_pcie_7vx
   (user_lnk_up,
    cfg_phy_link_status,
    O1,
    cfg_phy_link_down,
    O2,
    cfg_hot_reset_out,
    O3,
    CFGINPUTUPDATEDONE,
    CFGMCUPDATEDONE,
    cfg_err_cor_out,
    cfg_err_fatal_out,
    cfg_err_nonfatal_out,
    cfg_ext_read_received,
    cfg_ext_write_received,
    cfg_interrupt_msi_fail,
    cfg_interrupt_msi_mask_update,
    cfg_interrupt_msi_sent,
    cfg_interrupt_msix_fail,
    cfg_interrupt_msix_sent,
    cfg_interrupt_sent,
    cfg_ltr_enable,
    cfg_mgmt_read_write_done,
    cfg_msg_received,
    cfg_msg_transmit_done,
    cfg_per_function_update_done,
    cfg_pl_status_change,
    cfg_power_state_change_interrupt,
    CFGTPHSTTREADENABLE,
    CFGTPHSTTWRITEENABLE,
    pcie_drp_rdy,
    m_axis_cq_tlast,
    m_axis_cq_tvalid,
    m_axis_rc_tlast,
    m_axis_rc_tvalid,
    pcie_rq_seq_num_vld,
    pcie_rq_tag_vld,
    PIPE_RXPOLARITY,
    PIPE_TXCOMPLIANCE,
    PIPE_TXELECIDLE,
    PIPETXDEEMPH,
    PIPETXRCVRDET,
    PIPETXSWING,
    cfg_fc_cpld,
    cfg_fc_npd,
    cfg_fc_pd,
    cfg_vf_status,
    cfg_per_func_status_data,
    pcie_drp_do,
    cfg_vf_power_state,
    cfg_vf_tph_st_mode,
    cfg_dpa_substate_change,
    cfg_flr_in_process,
    cfg_interrupt_msi_enable,
    cfg_interrupt_msix_enable,
    cfg_interrupt_msix_mask,
    cfg_link_power_state,
    cfg_obff_enable,
    cfg_rcb_status,
    cfg_tph_requester_enable,
    pcie_tfc_npd_av,
    pcie_tfc_nph_av,
    PIPERX0EQCONTROL,
    PIPERX1EQCONTROL,
    PIPERX2EQCONTROL,
    PIPERX3EQCONTROL,
    PIPERX4EQCONTROL,
    PIPERX5EQCONTROL,
    PIPERX6EQCONTROL,
    PIPERX7EQCONTROL,
    PIPE_TXDATAK,
    PIPETX0EQCONTROL,
    PIPE_POWERDOWN,
    PIPETX1EQCONTROL,
    PIPETX2EQCONTROL,
    PIPETX3EQCONTROL,
    PIPETX4EQCONTROL,
    PIPETX5EQCONTROL,
    PIPETX6EQCONTROL,
    PIPETX7EQCONTROL,
    PIPETXRATE,
    m_axis_cq_tdata,
    m_axis_rc_tdata,
    cfg_current_speed,
    cfg_max_payload,
    cfg_max_read_req,
    ADDRARDADDR,
    PIPERX0EQPRESET,
    PIPERX1EQPRESET,
    PIPERX2EQPRESET,
    PIPERX3EQPRESET,
    PIPERX4EQPRESET,
    PIPERX5EQPRESET,
    PIPERX6EQPRESET,
    PIPERX7EQPRESET,
    PIPETXMARGIN,
    cfg_ext_write_data,
    cfg_interrupt_msi_data,
    cfg_mgmt_read_data,
    CFGTPHSTTWRITEDATA,
    PIPE_TXDATA,
    cfg_ext_write_byte_enable,
    cfg_negotiated_width,
    CFGTPHSTTWRITEBYTEVALID,
    pcie_rq_seq_num,
    PIPERX0EQLPTXPRESET,
    PIPERX1EQLPTXPRESET,
    PIPERX2EQLPTXPRESET,
    PIPERX3EQLPTXPRESET,
    PIPERX4EQLPTXPRESET,
    PIPERX5EQLPTXPRESET,
    PIPERX6EQLPTXPRESET,
    PIPERX7EQLPTXPRESET,
    PIPETX0EQPRESET,
    PIPETX1EQPRESET,
    PIPETX2EQPRESET,
    PIPETX3EQPRESET,
    PIPETX4EQPRESET,
    PIPETX5EQPRESET,
    PIPETX6EQPRESET,
    PIPETX7EQPRESET,
    s_axis_cc_tready,
    s_axis_rq_tready,
    cfg_msg_received_type,
    cfg_function_power_state,
    cfg_interrupt_msi_mmenable,
    cfg_interrupt_msi_vf_enable,
    cfg_interrupt_msix_vf_enable,
    cfg_interrupt_msix_vf_mask,
    cfg_ltssm_state,
    cfg_tph_st_mode,
    cfg_vf_flr_in_process,
    cfg_vf_tph_requester_enable,
    pcie_cq_np_req_count,
    pcie_rq_tag,
    PIPERX0EQLPLFFS,
    PIPERX1EQLPLFFS,
    PIPERX2EQLPLFFS,
    PIPERX3EQLPLFFS,
    PIPERX4EQLPLFFS,
    PIPERX5EQLPLFFS,
    PIPERX6EQLPLFFS,
    PIPERX7EQLPLFFS,
    PIPETX0EQDEEMPH,
    PIPETX1EQDEEMPH,
    PIPETX2EQDEEMPH,
    PIPETX3EQDEEMPH,
    PIPETX4EQDEEMPH,
    PIPETX5EQDEEMPH,
    PIPETX6EQDEEMPH,
    PIPETX7EQDEEMPH,
    m_axis_rc_tuser,
    cfg_ext_function_number,
    cfg_fc_cplh,
    cfg_fc_nph,
    cfg_fc_ph,
    cfg_function_status,
    cfg_msg_received_data,
    m_axis_cq_tkeep,
    m_axis_rc_tkeep,
    PLGEN3PCSRXSLIDE,
    m_axis_cq_tuser,
    cfg_ext_register_number,
    user_reset_int,
    sys_reset,
    Q,
    cfg_config_space_enable,
    cfg_err_cor_in,
    cfg_err_uncor_in,
    cfg_ext_read_data_valid,
    cfg_hot_reset_in,
    CFGINPUTUPDATEREQUEST,
    cfg_interrupt_msi_tph_present,
    cfg_interrupt_msix_int,
    cfg_link_training_enable,
    CFGMCUPDATEREQUEST,
    cfg_mgmt_read,
    cfg_mgmt_type1_cfg_reg_access,
    cfg_mgmt_write,
    cfg_msg_transmit,
    cfg_per_function_output_request,
    cfg_power_state_change_ack,
    cfg_req_pm_transition_l23_ready,
    CFGTPHSTTREADDATAVALID,
    pipe_userclk1_in,
    pcie_drp_clk,
    pcie_drp_en,
    pcie_drp_we,
    MGMTRESETN,
    MGMTSTICKYRESETN,
    pcie_cq_np_req,
    pipe_pclk_in,
    PIPERESETN,
    PIPE_RXELECIDLE,
    EQ_RXEQ_DONE,
    USER_RXEQ_ADAPT_DONE,
    PIPERX0EQLPLFFSSEL,
    PIPERX0PHYSTATUS,
    PIPERX0VALID,
    I1,
    I2,
    PIPERX1EQLPLFFSSEL,
    PIPERX1PHYSTATUS,
    PIPERX1VALID,
    I3,
    I4,
    PIPERX2EQLPLFFSSEL,
    PIPERX2PHYSTATUS,
    PIPERX2VALID,
    I5,
    I6,
    PIPERX3EQLPLFFSSEL,
    PIPERX3PHYSTATUS,
    PIPERX3VALID,
    I7,
    I8,
    PIPERX4EQLPLFFSSEL,
    PIPERX4PHYSTATUS,
    PIPERX4VALID,
    I9,
    I10,
    PIPERX5EQLPLFFSSEL,
    PIPERX5PHYSTATUS,
    PIPERX5VALID,
    I11,
    I12,
    PIPERX6EQLPLFFSSEL,
    PIPERX6PHYSTATUS,
    PIPERX6VALID,
    I13,
    I14,
    PIPERX7EQLPLFFSSEL,
    PIPERX7PHYSTATUS,
    PIPERX7VALID,
    EQ_TXEQ_DONE,
    I15,
    I16,
    I17,
    I18,
    I19,
    I20,
    I21,
    pipe_rxusrclk_in,
    reset_n,
    s_axis_cc_tlast,
    s_axis_cc_tvalid,
    s_axis_rq_tlast,
    s_axis_rq_tvalid,
    pipe_userclk2_in,
    pcie_drp_addr,
    pcie_drp_di,
    PIPERX0EQLPNEWTXCOEFFORPRESET,
    PIPERX1EQLPNEWTXCOEFFORPRESET,
    PIPERX2EQLPNEWTXCOEFFORPRESET,
    PIPERX3EQLPNEWTXCOEFFORPRESET,
    PIPERX4EQLPNEWTXCOEFFORPRESET,
    PIPERX5EQLPNEWTXCOEFFORPRESET,
    PIPERX6EQLPNEWTXCOEFFORPRESET,
    PIPERX7EQLPNEWTXCOEFFORPRESET,
    I22,
    I23,
    I24,
    I25,
    I26,
    I27,
    I28,
    I29,
    cfg_mgmt_addr,
    cfg_flr_done,
    cfg_interrupt_msi_tph_type,
    cfg_interrupt_pending,
    PIPE_RXDATAK,
    m_axis_cq_tready,
    m_axis_rc_tready,
    s_axis_cc_tdata,
    s_axis_rq_tdata,
    cfg_ds_function_number,
    cfg_fc_sel,
    cfg_interrupt_msi_attr,
    cfg_interrupt_msi_function_number,
    cfg_msg_transmit_type,
    cfg_per_func_status_control,
    cfg_per_function_number,
    PIPE_RXSTATUS,
    cfg_ext_read_data,
    cfg_interrupt_msi_int,
    cfg_interrupt_msix_data,
    cfg_mgmt_write_data,
    cfg_msg_transmit_data,
    CFGTPHSTTREADDATA,
    PIPE_RXDATA,
    s_axis_cc_tuser,
    cfg_interrupt_int,
    cfg_interrupt_msi_select,
    cfg_mgmt_byte_enable,
    cfg_ds_device_number,
    s_axis_rq_tuser,
    cfg_vf_flr_done,
    cfg_dsn,
    cfg_interrupt_msi_pending_status,
    cfg_interrupt_msix_address,
    cfg_ds_bus_number,
    cfg_ds_port_number,
    PLGEN3PCSRXSYNCDONE,
    s_axis_cc_tkeep,
    s_axis_rq_tkeep,
    cfg_interrupt_msi_tph_st_tag);
  output user_lnk_up;
  output [1:0]cfg_phy_link_status;
  output O1;
  output cfg_phy_link_down;
  output O2;
  output cfg_hot_reset_out;
  output O3;
  output CFGINPUTUPDATEDONE;
  output CFGMCUPDATEDONE;
  output cfg_err_cor_out;
  output cfg_err_fatal_out;
  output cfg_err_nonfatal_out;
  output cfg_ext_read_received;
  output cfg_ext_write_received;
  output cfg_interrupt_msi_fail;
  output cfg_interrupt_msi_mask_update;
  output cfg_interrupt_msi_sent;
  output cfg_interrupt_msix_fail;
  output cfg_interrupt_msix_sent;
  output cfg_interrupt_sent;
  output cfg_ltr_enable;
  output cfg_mgmt_read_write_done;
  output cfg_msg_received;
  output cfg_msg_transmit_done;
  output cfg_per_function_update_done;
  output cfg_pl_status_change;
  output cfg_power_state_change_interrupt;
  output CFGTPHSTTREADENABLE;
  output CFGTPHSTTWRITEENABLE;
  output pcie_drp_rdy;
  output m_axis_cq_tlast;
  output m_axis_cq_tvalid;
  output m_axis_rc_tlast;
  output m_axis_rc_tvalid;
  output pcie_rq_seq_num_vld;
  output pcie_rq_tag_vld;
  output [7:0]PIPE_RXPOLARITY;
  output [7:0]PIPE_TXCOMPLIANCE;
  output [7:0]PIPE_TXELECIDLE;
  output PIPETXDEEMPH;
  output PIPETXRCVRDET;
  output PIPETXSWING;
  output [11:0]cfg_fc_cpld;
  output [11:0]cfg_fc_npd;
  output [11:0]cfg_fc_pd;
  output [11:0]cfg_vf_status;
  output [15:0]cfg_per_func_status_data;
  output [15:0]pcie_drp_do;
  output [17:0]cfg_vf_power_state;
  output [17:0]cfg_vf_tph_st_mode;
  output [1:0]cfg_dpa_substate_change;
  output [1:0]cfg_flr_in_process;
  output [1:0]cfg_interrupt_msi_enable;
  output [1:0]cfg_interrupt_msix_enable;
  output [1:0]cfg_interrupt_msix_mask;
  output [1:0]cfg_link_power_state;
  output [1:0]cfg_obff_enable;
  output [1:0]cfg_rcb_status;
  output [1:0]cfg_tph_requester_enable;
  output [1:0]pcie_tfc_npd_av;
  output [1:0]pcie_tfc_nph_av;
  output [1:0]PIPERX0EQCONTROL;
  output [1:0]PIPERX1EQCONTROL;
  output [1:0]PIPERX2EQCONTROL;
  output [1:0]PIPERX3EQCONTROL;
  output [1:0]PIPERX4EQCONTROL;
  output [1:0]PIPERX5EQCONTROL;
  output [1:0]PIPERX6EQCONTROL;
  output [1:0]PIPERX7EQCONTROL;
  output [15:0]PIPE_TXDATAK;
  output [1:0]PIPETX0EQCONTROL;
  output [15:0]PIPE_POWERDOWN;
  output [1:0]PIPETX1EQCONTROL;
  output [1:0]PIPETX2EQCONTROL;
  output [1:0]PIPETX3EQCONTROL;
  output [1:0]PIPETX4EQCONTROL;
  output [1:0]PIPETX5EQCONTROL;
  output [1:0]PIPETX6EQCONTROL;
  output [1:0]PIPETX7EQCONTROL;
  output [1:0]PIPETXRATE;
  output [255:0]m_axis_cq_tdata;
  output [255:0]m_axis_rc_tdata;
  output [2:0]cfg_current_speed;
  output [2:0]cfg_max_payload;
  output [2:0]cfg_max_read_req;
  output [7:0]ADDRARDADDR;
  output [2:0]PIPERX0EQPRESET;
  output [2:0]PIPERX1EQPRESET;
  output [2:0]PIPERX2EQPRESET;
  output [2:0]PIPERX3EQPRESET;
  output [2:0]PIPERX4EQPRESET;
  output [2:0]PIPERX5EQPRESET;
  output [2:0]PIPERX6EQPRESET;
  output [2:0]PIPERX7EQPRESET;
  output [2:0]PIPETXMARGIN;
  output [31:0]cfg_ext_write_data;
  output [31:0]cfg_interrupt_msi_data;
  output [31:0]cfg_mgmt_read_data;
  output [31:0]CFGTPHSTTWRITEDATA;
  output [255:0]PIPE_TXDATA;
  output [3:0]cfg_ext_write_byte_enable;
  output [3:0]cfg_negotiated_width;
  output [3:0]CFGTPHSTTWRITEBYTEVALID;
  output [3:0]pcie_rq_seq_num;
  output [3:0]PIPERX0EQLPTXPRESET;
  output [3:0]PIPERX1EQLPTXPRESET;
  output [3:0]PIPERX2EQLPTXPRESET;
  output [3:0]PIPERX3EQLPTXPRESET;
  output [3:0]PIPERX4EQLPTXPRESET;
  output [3:0]PIPERX5EQLPTXPRESET;
  output [3:0]PIPERX6EQLPTXPRESET;
  output [3:0]PIPERX7EQLPTXPRESET;
  output [3:0]PIPETX0EQPRESET;
  output [3:0]PIPETX1EQPRESET;
  output [3:0]PIPETX2EQPRESET;
  output [3:0]PIPETX3EQPRESET;
  output [3:0]PIPETX4EQPRESET;
  output [3:0]PIPETX5EQPRESET;
  output [3:0]PIPETX6EQPRESET;
  output [3:0]PIPETX7EQPRESET;
  output [3:0]s_axis_cc_tready;
  output [3:0]s_axis_rq_tready;
  output [4:0]cfg_msg_received_type;
  output [5:0]cfg_function_power_state;
  output [5:0]cfg_interrupt_msi_mmenable;
  output [5:0]cfg_interrupt_msi_vf_enable;
  output [5:0]cfg_interrupt_msix_vf_enable;
  output [5:0]cfg_interrupt_msix_vf_mask;
  output [5:0]cfg_ltssm_state;
  output [5:0]cfg_tph_st_mode;
  output [5:0]cfg_vf_flr_in_process;
  output [5:0]cfg_vf_tph_requester_enable;
  output [5:0]pcie_cq_np_req_count;
  output [5:0]pcie_rq_tag;
  output [5:0]PIPERX0EQLPLFFS;
  output [5:0]PIPERX1EQLPLFFS;
  output [5:0]PIPERX2EQLPLFFS;
  output [5:0]PIPERX3EQLPLFFS;
  output [5:0]PIPERX4EQLPLFFS;
  output [5:0]PIPERX5EQLPLFFS;
  output [5:0]PIPERX6EQLPLFFS;
  output [5:0]PIPERX7EQLPLFFS;
  output [5:0]PIPETX0EQDEEMPH;
  output [5:0]PIPETX1EQDEEMPH;
  output [5:0]PIPETX2EQDEEMPH;
  output [5:0]PIPETX3EQDEEMPH;
  output [5:0]PIPETX4EQDEEMPH;
  output [5:0]PIPETX5EQDEEMPH;
  output [5:0]PIPETX6EQDEEMPH;
  output [5:0]PIPETX7EQDEEMPH;
  output [74:0]m_axis_rc_tuser;
  output [7:0]cfg_ext_function_number;
  output [7:0]cfg_fc_cplh;
  output [7:0]cfg_fc_nph;
  output [7:0]cfg_fc_ph;
  output [7:0]cfg_function_status;
  output [7:0]cfg_msg_received_data;
  output [7:0]m_axis_cq_tkeep;
  output [7:0]m_axis_rc_tkeep;
  output [7:0]PLGEN3PCSRXSLIDE;
  output [84:0]m_axis_cq_tuser;
  output [9:0]cfg_ext_register_number;
  input user_reset_int;
  input sys_reset;
  input [1:0]Q;
  input cfg_config_space_enable;
  input cfg_err_cor_in;
  input cfg_err_uncor_in;
  input cfg_ext_read_data_valid;
  input cfg_hot_reset_in;
  input CFGINPUTUPDATEREQUEST;
  input cfg_interrupt_msi_tph_present;
  input cfg_interrupt_msix_int;
  input cfg_link_training_enable;
  input CFGMCUPDATEREQUEST;
  input cfg_mgmt_read;
  input cfg_mgmt_type1_cfg_reg_access;
  input cfg_mgmt_write;
  input cfg_msg_transmit;
  input cfg_per_function_output_request;
  input cfg_power_state_change_ack;
  input cfg_req_pm_transition_l23_ready;
  input CFGTPHSTTREADDATAVALID;
  input pipe_userclk1_in;
  input pcie_drp_clk;
  input pcie_drp_en;
  input pcie_drp_we;
  input MGMTRESETN;
  input MGMTSTICKYRESETN;
  input pcie_cq_np_req;
  input pipe_pclk_in;
  input PIPERESETN;
  input [7:0]PIPE_RXELECIDLE;
  input EQ_RXEQ_DONE;
  input USER_RXEQ_ADAPT_DONE;
  input PIPERX0EQLPLFFSSEL;
  input PIPERX0PHYSTATUS;
  input PIPERX0VALID;
  input I1;
  input I2;
  input PIPERX1EQLPLFFSSEL;
  input PIPERX1PHYSTATUS;
  input PIPERX1VALID;
  input I3;
  input I4;
  input PIPERX2EQLPLFFSSEL;
  input PIPERX2PHYSTATUS;
  input PIPERX2VALID;
  input I5;
  input I6;
  input PIPERX3EQLPLFFSSEL;
  input PIPERX3PHYSTATUS;
  input PIPERX3VALID;
  input I7;
  input I8;
  input PIPERX4EQLPLFFSSEL;
  input PIPERX4PHYSTATUS;
  input PIPERX4VALID;
  input I9;
  input I10;
  input PIPERX5EQLPLFFSSEL;
  input PIPERX5PHYSTATUS;
  input PIPERX5VALID;
  input I11;
  input I12;
  input PIPERX6EQLPLFFSSEL;
  input PIPERX6PHYSTATUS;
  input PIPERX6VALID;
  input I13;
  input I14;
  input PIPERX7EQLPLFFSSEL;
  input PIPERX7PHYSTATUS;
  input PIPERX7VALID;
  input EQ_TXEQ_DONE;
  input I15;
  input I16;
  input I17;
  input I18;
  input I19;
  input I20;
  input I21;
  input pipe_rxusrclk_in;
  input reset_n;
  input s_axis_cc_tlast;
  input s_axis_cc_tvalid;
  input s_axis_rq_tlast;
  input s_axis_rq_tvalid;
  input pipe_userclk2_in;
  input [10:0]pcie_drp_addr;
  input [15:0]pcie_drp_di;
  input [17:0]PIPERX0EQLPNEWTXCOEFFORPRESET;
  input [17:0]PIPERX1EQLPNEWTXCOEFFORPRESET;
  input [17:0]PIPERX2EQLPNEWTXCOEFFORPRESET;
  input [17:0]PIPERX3EQLPNEWTXCOEFFORPRESET;
  input [17:0]PIPERX4EQLPNEWTXCOEFFORPRESET;
  input [17:0]PIPERX5EQLPNEWTXCOEFFORPRESET;
  input [17:0]PIPERX6EQLPNEWTXCOEFFORPRESET;
  input [17:0]PIPERX7EQLPNEWTXCOEFFORPRESET;
  input [15:0]I22;
  input [15:0]I23;
  input [15:0]I24;
  input [15:0]I25;
  input [15:0]I26;
  input [15:0]I27;
  input [15:0]I28;
  input [15:0]I29;
  input [18:0]cfg_mgmt_addr;
  input [1:0]cfg_flr_done;
  input [1:0]cfg_interrupt_msi_tph_type;
  input [1:0]cfg_interrupt_pending;
  input [15:0]PIPE_RXDATAK;
  input [21:0]m_axis_cq_tready;
  input [21:0]m_axis_rc_tready;
  input [255:0]s_axis_cc_tdata;
  input [255:0]s_axis_rq_tdata;
  input [2:0]cfg_ds_function_number;
  input [2:0]cfg_fc_sel;
  input [2:0]cfg_interrupt_msi_attr;
  input [2:0]cfg_interrupt_msi_function_number;
  input [2:0]cfg_msg_transmit_type;
  input [2:0]cfg_per_func_status_control;
  input [2:0]cfg_per_function_number;
  input [23:0]PIPE_RXSTATUS;
  input [31:0]cfg_ext_read_data;
  input [31:0]cfg_interrupt_msi_int;
  input [31:0]cfg_interrupt_msix_data;
  input [31:0]cfg_mgmt_write_data;
  input [31:0]cfg_msg_transmit_data;
  input [31:0]CFGTPHSTTREADDATA;
  input [255:0]PIPE_RXDATA;
  input [32:0]s_axis_cc_tuser;
  input [3:0]cfg_interrupt_int;
  input [3:0]cfg_interrupt_msi_select;
  input [3:0]cfg_mgmt_byte_enable;
  input [4:0]cfg_ds_device_number;
  input [59:0]s_axis_rq_tuser;
  input [5:0]cfg_vf_flr_done;
  input [63:0]cfg_dsn;
  input [63:0]cfg_interrupt_msi_pending_status;
  input [63:0]cfg_interrupt_msix_address;
  input [7:0]cfg_ds_bus_number;
  input [7:0]cfg_ds_port_number;
  input [7:0]PLGEN3PCSRXSYNCDONE;
  input [7:0]s_axis_cc_tkeep;
  input [7:0]s_axis_rq_tkeep;
  input [8:0]cfg_interrupt_msi_tph_st_tag;

  wire \<const0> ;
  wire \<const1> ;
  wire [7:0]ADDRARDADDR;
  wire CFGINPUTUPDATEDONE;
  wire CFGINPUTUPDATEREQUEST;
  wire CFGMCUPDATEDONE;
  wire CFGMCUPDATEREQUEST;
  wire [31:0]CFGTPHSTTREADDATA;
  wire CFGTPHSTTREADDATAVALID;
  wire CFGTPHSTTREADENABLE;
  wire [3:0]CFGTPHSTTWRITEBYTEVALID;
  wire [31:0]CFGTPHSTTWRITEDATA;
  wire CFGTPHSTTWRITEENABLE;
  wire EQ_RXEQ_DONE;
  wire EQ_TXEQ_DONE;
  wire I1;
  wire I10;
  wire I11;
  wire I12;
  wire I13;
  wire I14;
  wire I15;
  wire I16;
  wire I17;
  wire I18;
  wire I19;
  wire I2;
  wire I20;
  wire I21;
  wire [15:0]I22;
  wire [15:0]I23;
  wire [15:0]I24;
  wire [15:0]I25;
  wire [15:0]I26;
  wire [15:0]I27;
  wire [15:0]I28;
  wire [15:0]I29;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire MGMTRESETN;
  wire MGMTSTICKYRESETN;
  wire [9:0]MICOMPLETIONRAMREADADDRESSAL;
  wire [9:0]MICOMPLETIONRAMREADADDRESSAU;
  wire [9:0]MICOMPLETIONRAMREADADDRESSBL;
  wire [9:0]MICOMPLETIONRAMREADADDRESSBU;
  wire [3:0]MICOMPLETIONRAMREADENABLEL;
  wire [3:0]MICOMPLETIONRAMREADENABLEU;
  wire [9:0]MICOMPLETIONRAMWRITEADDRESSAL;
  wire [9:0]MICOMPLETIONRAMWRITEADDRESSAU;
  wire [9:0]MICOMPLETIONRAMWRITEADDRESSBL;
  wire [9:0]MICOMPLETIONRAMWRITEADDRESSBU;
  wire [71:0]MICOMPLETIONRAMWRITEDATAL;
  wire [71:0]MICOMPLETIONRAMWRITEDATAU;
  wire [3:0]MICOMPLETIONRAMWRITEENABLEL;
  wire [3:0]MICOMPLETIONRAMWRITEENABLEU;
  wire [8:0]MIREPLAYRAMADDRESS;
  wire [143:0]MIREPLAYRAMWRITEDATA;
  wire [1:0]MIREPLAYRAMWRITEENABLE;
  wire [8:0]MIREQUESTRAMREADADDRESSA;
  wire [8:0]MIREQUESTRAMREADADDRESSB;
  wire [3:0]MIREQUESTRAMREADENABLE;
  wire [8:0]MIREQUESTRAMWRITEADDRESSA;
  wire [8:0]MIREQUESTRAMWRITEADDRESSB;
  wire [143:0]MIREQUESTRAMWRITEDATA;
  wire [3:0]MIREQUESTRAMWRITEENABLE;
  wire O1;
  wire O2;
  wire O3;
  wire PIPERESETN;
  wire [1:0]PIPERX0EQCONTROL;
  wire [5:0]PIPERX0EQLPLFFS;
  wire PIPERX0EQLPLFFSSEL;
  wire [17:0]PIPERX0EQLPNEWTXCOEFFORPRESET;
  wire [3:0]PIPERX0EQLPTXPRESET;
  wire [2:0]PIPERX0EQPRESET;
  wire PIPERX0PHYSTATUS;
  wire PIPERX0VALID;
  wire [1:0]PIPERX1EQCONTROL;
  wire [5:0]PIPERX1EQLPLFFS;
  wire PIPERX1EQLPLFFSSEL;
  wire [17:0]PIPERX1EQLPNEWTXCOEFFORPRESET;
  wire [3:0]PIPERX1EQLPTXPRESET;
  wire [2:0]PIPERX1EQPRESET;
  wire PIPERX1PHYSTATUS;
  wire PIPERX1VALID;
  wire [1:0]PIPERX2EQCONTROL;
  wire [5:0]PIPERX2EQLPLFFS;
  wire PIPERX2EQLPLFFSSEL;
  wire [17:0]PIPERX2EQLPNEWTXCOEFFORPRESET;
  wire [3:0]PIPERX2EQLPTXPRESET;
  wire [2:0]PIPERX2EQPRESET;
  wire PIPERX2PHYSTATUS;
  wire PIPERX2VALID;
  wire [1:0]PIPERX3EQCONTROL;
  wire [5:0]PIPERX3EQLPLFFS;
  wire PIPERX3EQLPLFFSSEL;
  wire [17:0]PIPERX3EQLPNEWTXCOEFFORPRESET;
  wire [3:0]PIPERX3EQLPTXPRESET;
  wire [2:0]PIPERX3EQPRESET;
  wire PIPERX3PHYSTATUS;
  wire PIPERX3VALID;
  wire [1:0]PIPERX4EQCONTROL;
  wire [5:0]PIPERX4EQLPLFFS;
  wire PIPERX4EQLPLFFSSEL;
  wire [17:0]PIPERX4EQLPNEWTXCOEFFORPRESET;
  wire [3:0]PIPERX4EQLPTXPRESET;
  wire [2:0]PIPERX4EQPRESET;
  wire PIPERX4PHYSTATUS;
  wire PIPERX4VALID;
  wire [1:0]PIPERX5EQCONTROL;
  wire [5:0]PIPERX5EQLPLFFS;
  wire PIPERX5EQLPLFFSSEL;
  wire [17:0]PIPERX5EQLPNEWTXCOEFFORPRESET;
  wire [3:0]PIPERX5EQLPTXPRESET;
  wire [2:0]PIPERX5EQPRESET;
  wire PIPERX5PHYSTATUS;
  wire PIPERX5VALID;
  wire [1:0]PIPERX6EQCONTROL;
  wire [5:0]PIPERX6EQLPLFFS;
  wire PIPERX6EQLPLFFSSEL;
  wire [17:0]PIPERX6EQLPNEWTXCOEFFORPRESET;
  wire [3:0]PIPERX6EQLPTXPRESET;
  wire [2:0]PIPERX6EQPRESET;
  wire PIPERX6PHYSTATUS;
  wire PIPERX6VALID;
  wire [1:0]PIPERX7EQCONTROL;
  wire [5:0]PIPERX7EQLPLFFS;
  wire PIPERX7EQLPLFFSSEL;
  wire [17:0]PIPERX7EQLPNEWTXCOEFFORPRESET;
  wire [3:0]PIPERX7EQLPTXPRESET;
  wire [2:0]PIPERX7EQPRESET;
  wire PIPERX7PHYSTATUS;
  wire PIPERX7VALID;
  wire [1:0]PIPETX0EQCONTROL;
  wire [5:0]PIPETX0EQDEEMPH;
  wire [3:0]PIPETX0EQPRESET;
  wire [1:0]PIPETX1EQCONTROL;
  wire [5:0]PIPETX1EQDEEMPH;
  wire [3:0]PIPETX1EQPRESET;
  wire [1:0]PIPETX2EQCONTROL;
  wire [5:0]PIPETX2EQDEEMPH;
  wire [3:0]PIPETX2EQPRESET;
  wire [1:0]PIPETX3EQCONTROL;
  wire [5:0]PIPETX3EQDEEMPH;
  wire [3:0]PIPETX3EQPRESET;
  wire [1:0]PIPETX4EQCONTROL;
  wire [5:0]PIPETX4EQDEEMPH;
  wire [3:0]PIPETX4EQPRESET;
  wire [1:0]PIPETX5EQCONTROL;
  wire [5:0]PIPETX5EQDEEMPH;
  wire [3:0]PIPETX5EQPRESET;
  wire [1:0]PIPETX6EQCONTROL;
  wire [5:0]PIPETX6EQDEEMPH;
  wire [3:0]PIPETX6EQPRESET;
  wire [1:0]PIPETX7EQCONTROL;
  wire [5:0]PIPETX7EQDEEMPH;
  wire [3:0]PIPETX7EQPRESET;
  wire PIPETXDEEMPH;
  wire [2:0]PIPETXMARGIN;
  wire [1:0]PIPETXRATE;
  wire PIPETXRCVRDET;
  wire PIPETXSWING;
  wire [15:0]PIPE_POWERDOWN;
  wire [255:0]PIPE_RXDATA;
  wire [15:0]PIPE_RXDATAK;
  wire [7:0]PIPE_RXELECIDLE;
  wire [7:0]PIPE_RXPOLARITY;
  wire [23:0]PIPE_RXSTATUS;
  wire [7:0]PIPE_TXCOMPLIANCE;
  wire [255:0]PIPE_TXDATA;
  wire [15:0]PIPE_TXDATAK;
  wire [7:0]PIPE_TXELECIDLE;
  wire [7:0]PLGEN3PCSRXSLIDE;
  wire [7:0]PLGEN3PCSRXSYNCDONE;
  wire [1:0]Q;
  wire USER_RXEQ_ADAPT_DONE;
  wire cfg_config_space_enable;
  wire [2:0]cfg_current_speed;
  wire [1:0]cfg_dpa_substate_change;
  wire [7:0]cfg_ds_bus_number;
  wire [4:0]cfg_ds_device_number;
  wire [2:0]cfg_ds_function_number;
  wire [7:0]cfg_ds_port_number;
  wire [63:0]cfg_dsn;
  wire cfg_err_cor_in;
  wire cfg_err_cor_out;
  wire cfg_err_fatal_out;
  wire cfg_err_nonfatal_out;
  wire cfg_err_uncor_in;
  wire [7:0]cfg_ext_function_number;
  wire [31:0]cfg_ext_read_data;
  wire cfg_ext_read_data_valid;
  wire cfg_ext_read_received;
  wire [9:0]cfg_ext_register_number;
  wire [3:0]cfg_ext_write_byte_enable;
  wire [31:0]cfg_ext_write_data;
  wire cfg_ext_write_received;
  wire [11:0]cfg_fc_cpld;
  wire [7:0]cfg_fc_cplh;
  wire [11:0]cfg_fc_npd;
  wire [7:0]cfg_fc_nph;
  wire [11:0]cfg_fc_pd;
  wire [7:0]cfg_fc_ph;
  wire [2:0]cfg_fc_sel;
  wire [1:0]cfg_flr_done;
  wire [1:0]cfg_flr_in_process;
  wire [5:0]cfg_function_power_state;
  wire [7:0]cfg_function_status;
  wire cfg_hot_reset_in;
  wire cfg_hot_reset_out;
  wire [3:0]cfg_interrupt_int;
  wire [2:0]cfg_interrupt_msi_attr;
  wire [31:0]cfg_interrupt_msi_data;
  wire [1:0]cfg_interrupt_msi_enable;
  wire cfg_interrupt_msi_fail;
  wire [2:0]cfg_interrupt_msi_function_number;
  wire [31:0]cfg_interrupt_msi_int;
  wire cfg_interrupt_msi_mask_update;
  wire [5:0]cfg_interrupt_msi_mmenable;
  wire [63:0]cfg_interrupt_msi_pending_status;
  wire [3:0]cfg_interrupt_msi_select;
  wire cfg_interrupt_msi_sent;
  wire cfg_interrupt_msi_tph_present;
  wire [8:0]cfg_interrupt_msi_tph_st_tag;
  wire [1:0]cfg_interrupt_msi_tph_type;
  wire [5:0]cfg_interrupt_msi_vf_enable;
  wire [63:0]cfg_interrupt_msix_address;
  wire [31:0]cfg_interrupt_msix_data;
  wire [1:0]cfg_interrupt_msix_enable;
  wire cfg_interrupt_msix_fail;
  wire cfg_interrupt_msix_int;
  wire [1:0]cfg_interrupt_msix_mask;
  wire cfg_interrupt_msix_sent;
  wire [5:0]cfg_interrupt_msix_vf_enable;
  wire [5:0]cfg_interrupt_msix_vf_mask;
  wire [1:0]cfg_interrupt_pending;
  wire cfg_interrupt_sent;
  wire [1:0]cfg_link_power_state;
  wire cfg_link_training_enable;
  wire cfg_ltr_enable;
  wire [5:0]cfg_ltssm_state;
  wire [2:0]cfg_max_payload;
  wire [2:0]cfg_max_read_req;
  wire [18:0]cfg_mgmt_addr;
  wire [3:0]cfg_mgmt_byte_enable;
  wire cfg_mgmt_read;
  wire [31:0]cfg_mgmt_read_data;
  wire cfg_mgmt_read_write_done;
  wire cfg_mgmt_type1_cfg_reg_access;
  wire cfg_mgmt_write;
  wire [31:0]cfg_mgmt_write_data;
  wire cfg_msg_received;
  wire [7:0]cfg_msg_received_data;
  wire [4:0]cfg_msg_received_type;
  wire cfg_msg_transmit;
  wire [31:0]cfg_msg_transmit_data;
  wire cfg_msg_transmit_done;
  wire [2:0]cfg_msg_transmit_type;
  wire [3:0]cfg_negotiated_width;
  wire [1:0]cfg_obff_enable;
  wire [2:0]cfg_per_func_status_control;
  wire [15:0]cfg_per_func_status_data;
  wire [2:0]cfg_per_function_number;
  wire cfg_per_function_output_request;
  wire cfg_per_function_update_done;
  wire cfg_phy_link_down;
  wire [1:0]cfg_phy_link_status;
  wire cfg_pl_status_change;
  wire cfg_power_state_change_ack;
  wire cfg_power_state_change_interrupt;
  wire [1:0]cfg_rcb_status;
  wire cfg_req_pm_transition_l23_ready;
  wire [1:0]cfg_tph_requester_enable;
  wire [5:0]cfg_tph_st_mode;
  wire [5:0]cfg_vf_flr_done;
  wire [5:0]cfg_vf_flr_in_process;
  wire [17:0]cfg_vf_power_state;
  wire [11:0]cfg_vf_status;
  wire [5:0]cfg_vf_tph_requester_enable;
  wire [17:0]cfg_vf_tph_st_mode;
  wire [255:0]m_axis_cq_tdata;
  wire [7:0]m_axis_cq_tkeep;
  wire m_axis_cq_tlast;
  wire [21:0]m_axis_cq_tready;
  wire [84:0]m_axis_cq_tuser;
  wire m_axis_cq_tvalid;
  wire [255:0]m_axis_rc_tdata;
  wire [7:0]m_axis_rc_tkeep;
  wire m_axis_rc_tlast;
  wire [21:0]m_axis_rc_tready;
  wire [74:0]m_axis_rc_tuser;
  wire m_axis_rc_tvalid;
  wire [127:0]mim_cpl_rdata;
  wire [15:0]mim_cpl_rdop;
  wire [127:0]mim_rep_rdata;
  wire [15:0]mim_rep_rdop;
  wire [127:0]mim_req_rdata;
  wire [15:0]mim_req_rdop;
  wire n_10_PCIE_3_0_i;
  wire n_17_PCIE_3_0_i;
  wire n_433_PCIE_3_0_i;
  wire n_434_PCIE_3_0_i;
  wire n_435_PCIE_3_0_i;
  wire n_436_PCIE_3_0_i;
  wire n_437_PCIE_3_0_i;
  wire n_438_PCIE_3_0_i;
  wire n_439_PCIE_3_0_i;
  wire n_440_PCIE_3_0_i;
  wire n_441_PCIE_3_0_i;
  wire n_442_PCIE_3_0_i;
  wire n_443_PCIE_3_0_i;
  wire n_444_PCIE_3_0_i;
  wire n_445_PCIE_3_0_i;
  wire n_446_PCIE_3_0_i;
  wire n_447_PCIE_3_0_i;
  wire n_448_PCIE_3_0_i;
  wire n_45_PCIE_3_0_i;
  wire n_47_PCIE_3_0_i;
  wire n_49_PCIE_3_0_i;
  wire n_51_PCIE_3_0_i;
  wire n_53_PCIE_3_0_i;
  wire n_553_PCIE_3_0_i;
  wire n_554_PCIE_3_0_i;
  wire n_55_PCIE_3_0_i;
  wire n_561_PCIE_3_0_i;
  wire n_562_PCIE_3_0_i;
  wire n_569_PCIE_3_0_i;
  wire n_570_PCIE_3_0_i;
  wire n_577_PCIE_3_0_i;
  wire n_578_PCIE_3_0_i;
  wire n_57_PCIE_3_0_i;
  wire n_585_PCIE_3_0_i;
  wire n_586_PCIE_3_0_i;
  wire n_593_PCIE_3_0_i;
  wire n_594_PCIE_3_0_i;
  wire n_59_PCIE_3_0_i;
  wire n_601_PCIE_3_0_i;
  wire n_602_PCIE_3_0_i;
  wire n_609_PCIE_3_0_i;
  wire n_610_PCIE_3_0_i;
  wire n_613_PCIE_3_0_i;
  wire n_614_PCIE_3_0_i;
  wire n_61_PCIE_3_0_i;
  wire n_63_PCIE_3_0_i;
  wire n_65_PCIE_3_0_i;
  wire n_67_PCIE_3_0_i;
  wire n_69_PCIE_3_0_i;
  wire n_71_PCIE_3_0_i;
  wire n_73_PCIE_3_0_i;
  wire n_75_PCIE_3_0_i;
  wire n_7_PCIE_3_0_i;
  wire n_80_PCIE_3_0_i;
  wire n_8_PCIE_3_0_i;
  wire n_9_PCIE_3_0_i;
  wire pcie_cq_np_req;
  wire [5:0]pcie_cq_np_req_count;
  wire [10:0]pcie_drp_addr;
  wire pcie_drp_clk;
  wire [15:0]pcie_drp_di;
  wire [15:0]pcie_drp_do;
  wire pcie_drp_en;
  wire pcie_drp_rdy;
  wire pcie_drp_we;
  wire [3:0]pcie_rq_seq_num;
  wire pcie_rq_seq_num_vld;
  wire [5:0]pcie_rq_tag;
  wire pcie_rq_tag_vld;
  wire [1:0]pcie_tfc_npd_av;
  wire [1:0]pcie_tfc_nph_av;
  wire pipe_pclk_in;
  wire pipe_rxusrclk_in;
  wire pipe_tx_reset;
  wire pipe_userclk1_in;
  wire pipe_userclk2_in;
  wire reset_n;
  wire [255:0]s_axis_cc_tdata;
  wire [7:0]s_axis_cc_tkeep;
  wire s_axis_cc_tlast;
  wire [3:0]s_axis_cc_tready;
  wire [32:0]s_axis_cc_tuser;
  wire s_axis_cc_tvalid;
  wire [255:0]s_axis_rq_tdata;
  wire [7:0]s_axis_rq_tkeep;
  wire s_axis_rq_tlast;
  wire [3:0]s_axis_rq_tready;
  wire [59:0]s_axis_rq_tuser;
  wire s_axis_rq_tvalid;
  wire sys_reset;
  wire user_lnk_up;
  wire user_reset_int;
  wire [1:0]NLW_PCIE_3_0_i_MIREPLAYRAMREADENABLE_UNCONNECTED;
  wire [1:0]NLW_PCIE_3_0_i_PCIERQTAGAV_UNCONNECTED;

LUT4 #(
    .INIT(16'h3404)) 
     \FSM_onehot_reg_state[7]_i_15 
       (.I0(CFGINPUTUPDATEDONE),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(CFGMCUPDATEDONE),
        .O(O3));
GND GND
       (.G(\<const0> ));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* S = "true" *) 
   PCIE_3_0 #(
    .ARI_CAP_ENABLE("FALSE"),
    .AXISTEN_IF_CC_ALIGNMENT_MODE("FALSE"),
    .AXISTEN_IF_CC_PARITY_CHK("FALSE"),
    .AXISTEN_IF_CQ_ALIGNMENT_MODE("FALSE"),
    .AXISTEN_IF_ENABLE_CLIENT_TAG("FALSE"),
    .AXISTEN_IF_ENABLE_MSG_ROUTE(18'h00000),
    .AXISTEN_IF_ENABLE_RX_MSG_INTFC("FALSE"),
    .AXISTEN_IF_RC_ALIGNMENT_MODE("FALSE"),
    .AXISTEN_IF_RC_STRADDLE("TRUE"),
    .AXISTEN_IF_RQ_ALIGNMENT_MODE("FALSE"),
    .AXISTEN_IF_RQ_PARITY_CHK("FALSE"),
    .AXISTEN_IF_WIDTH(2'h2),
    .CRM_CORE_CLK_FREQ_500("TRUE"),
    .CRM_USER_CLK_FREQ(2'h2),
    .DNSTREAM_LINK_NUM(8'h00),
    .GEN3_PCS_AUTO_REALIGN(2'h1),
    .GEN3_PCS_RX_ELECIDLE_INTERNAL("TRUE"),
    .LL_ACK_TIMEOUT(9'h000),
    .LL_ACK_TIMEOUT_EN("FALSE"),
    .LL_ACK_TIMEOUT_FUNC(0),
    .LL_CPL_FC_UPDATE_TIMER(16'h0000),
    .LL_CPL_FC_UPDATE_TIMER_OVERRIDE("FALSE"),
    .LL_FC_UPDATE_TIMER(16'h0000),
    .LL_FC_UPDATE_TIMER_OVERRIDE("FALSE"),
    .LL_NP_FC_UPDATE_TIMER(16'h0000),
    .LL_NP_FC_UPDATE_TIMER_OVERRIDE("FALSE"),
    .LL_P_FC_UPDATE_TIMER(16'h0000),
    .LL_P_FC_UPDATE_TIMER_OVERRIDE("FALSE"),
    .LL_REPLAY_TIMEOUT(9'h000),
    .LL_REPLAY_TIMEOUT_EN("FALSE"),
    .LL_REPLAY_TIMEOUT_FUNC(0),
    .LTR_TX_MESSAGE_MINIMUM_INTERVAL(10'h0FA),
    .LTR_TX_MESSAGE_ON_FUNC_POWER_STATE_CHANGE("FALSE"),
    .LTR_TX_MESSAGE_ON_LTR_ENABLE("FALSE"),
    .PF0_AER_CAP_ECRC_CHECK_CAPABLE("FALSE"),
    .PF0_AER_CAP_ECRC_GEN_CAPABLE("FALSE"),
    .PF0_AER_CAP_NEXTPTR(12'h300),
    .PF0_ARI_CAP_NEXTPTR(12'h000),
    .PF0_ARI_CAP_NEXT_FUNC(8'h00),
    .PF0_ARI_CAP_VER(4'h1),
    .PF0_BAR0_APERTURE_SIZE(5'h0D),
    .PF0_BAR0_CONTROL(3'h4),
    .PF0_BAR1_APERTURE_SIZE(5'h00),
    .PF0_BAR1_CONTROL(3'h0),
    .PF0_BAR2_APERTURE_SIZE(5'h00),
    .PF0_BAR2_CONTROL(3'h0),
    .PF0_BAR3_APERTURE_SIZE(5'h00),
    .PF0_BAR3_CONTROL(3'h0),
    .PF0_BAR4_APERTURE_SIZE(5'h00),
    .PF0_BAR4_CONTROL(3'h0),
    .PF0_BAR5_APERTURE_SIZE(5'h00),
    .PF0_BAR5_CONTROL(3'h0),
    .PF0_BIST_REGISTER(8'h00),
    .PF0_CAPABILITY_POINTER(8'h80),
    .PF0_CLASS_CODE(24'h058000),
    .PF0_DEVICE_ID(16'h7038),
    .PF0_DEV_CAP2_128B_CAS_ATOMIC_COMPLETER_SUPPORT("FALSE"),
    .PF0_DEV_CAP2_32B_ATOMIC_COMPLETER_SUPPORT("FALSE"),
    .PF0_DEV_CAP2_64B_ATOMIC_COMPLETER_SUPPORT("FALSE"),
    .PF0_DEV_CAP2_CPL_TIMEOUT_DISABLE("TRUE"),
    .PF0_DEV_CAP2_LTR_SUPPORT("FALSE"),
    .PF0_DEV_CAP2_OBFF_SUPPORT(2'h0),
    .PF0_DEV_CAP2_TPH_COMPLETER_SUPPORT("FALSE"),
    .PF0_DEV_CAP_ENDPOINT_L0S_LATENCY(0),
    .PF0_DEV_CAP_ENDPOINT_L1_LATENCY(0),
    .PF0_DEV_CAP_EXT_TAG_SUPPORTED("FALSE"),
    .PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE("FALSE"),
    .PF0_DEV_CAP_MAX_PAYLOAD_SIZE(3'h2),
    .PF0_DPA_CAP_NEXTPTR(12'h300),
    .PF0_DPA_CAP_SUB_STATE_CONTROL(5'h00),
    .PF0_DPA_CAP_SUB_STATE_CONTROL_EN("TRUE"),
    .PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION0(8'h00),
    .PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION1(8'h00),
    .PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION2(8'h00),
    .PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION3(8'h00),
    .PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION4(8'h00),
    .PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION5(8'h00),
    .PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION6(8'h00),
    .PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION7(8'h00),
    .PF0_DPA_CAP_VER(4'h1),
    .PF0_DSN_CAP_NEXTPTR(12'h300),
    .PF0_EXPANSION_ROM_APERTURE_SIZE(5'h00),
    .PF0_EXPANSION_ROM_ENABLE("FALSE"),
    .PF0_INTERRUPT_LINE(8'h00),
    .PF0_INTERRUPT_PIN(3'h1),
    .PF0_LINK_CAP_ASPM_SUPPORT(0),
    .PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1(7),
    .PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2(7),
    .PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN3(7),
    .PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN1(7),
    .PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN2(7),
    .PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN3(7),
    .PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1(7),
    .PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2(7),
    .PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN3(7),
    .PF0_LINK_CAP_L1_EXIT_LATENCY_GEN1(7),
    .PF0_LINK_CAP_L1_EXIT_LATENCY_GEN2(7),
    .PF0_LINK_CAP_L1_EXIT_LATENCY_GEN3(7),
    .PF0_LINK_STATUS_SLOT_CLOCK_CONFIG("FALSE"),
    .PF0_LTR_CAP_MAX_NOSNOOP_LAT(10'h000),
    .PF0_LTR_CAP_MAX_SNOOP_LAT(10'h000),
    .PF0_LTR_CAP_NEXTPTR(12'h300),
    .PF0_LTR_CAP_VER(4'h1),
    .PF0_MSIX_CAP_NEXTPTR(8'h00),
    .PF0_MSIX_CAP_PBA_BIR(0),
    .PF0_MSIX_CAP_PBA_OFFSET(29'h00000000),
    .PF0_MSIX_CAP_TABLE_BIR(0),
    .PF0_MSIX_CAP_TABLE_OFFSET(29'h00000000),
    .PF0_MSIX_CAP_TABLE_SIZE(11'h000),
    .PF0_MSI_CAP_MULTIMSGCAP(0),
    .PF0_MSI_CAP_NEXTPTR(8'hC0),
    .PF0_PB_CAP_NEXTPTR(12'h274),
    .PF0_PB_CAP_SYSTEM_ALLOCATED("FALSE"),
    .PF0_PB_CAP_VER(4'h1),
    .PF0_PM_CAP_ID(8'h01),
    .PF0_PM_CAP_NEXTPTR(8'h90),
    .PF0_PM_CAP_PMESUPPORT_D0("FALSE"),
    .PF0_PM_CAP_PMESUPPORT_D1("FALSE"),
    .PF0_PM_CAP_PMESUPPORT_D3HOT("FALSE"),
    .PF0_PM_CAP_SUPP_D1_STATE("FALSE"),
    .PF0_PM_CAP_VER_ID(3'h3),
    .PF0_PM_CSR_NOSOFTRESET("TRUE"),
    .PF0_RBAR_CAP_ENABLE("FALSE"),
    .PF0_RBAR_CAP_INDEX0(3'h0),
    .PF0_RBAR_CAP_INDEX1(3'h0),
    .PF0_RBAR_CAP_INDEX2(3'h0),
    .PF0_RBAR_CAP_NEXTPTR(12'h300),
    .PF0_RBAR_CAP_SIZE0(20'h00000),
    .PF0_RBAR_CAP_SIZE1(20'h00000),
    .PF0_RBAR_CAP_SIZE2(20'h00000),
    .PF0_RBAR_CAP_VER(4'h1),
    .PF0_RBAR_NUM(3'h1),
    .PF0_REVISION_ID(8'h00),
    .PF0_SRIOV_BAR0_APERTURE_SIZE(5'h00),
    .PF0_SRIOV_BAR0_CONTROL(3'h0),
    .PF0_SRIOV_BAR1_APERTURE_SIZE(5'h00),
    .PF0_SRIOV_BAR1_CONTROL(3'h0),
    .PF0_SRIOV_BAR2_APERTURE_SIZE(5'h00),
    .PF0_SRIOV_BAR2_CONTROL(3'h0),
    .PF0_SRIOV_BAR3_APERTURE_SIZE(5'h00),
    .PF0_SRIOV_BAR3_CONTROL(3'h0),
    .PF0_SRIOV_BAR4_APERTURE_SIZE(5'h00),
    .PF0_SRIOV_BAR4_CONTROL(3'h0),
    .PF0_SRIOV_BAR5_APERTURE_SIZE(5'h00),
    .PF0_SRIOV_BAR5_CONTROL(3'h0),
    .PF0_SRIOV_CAP_INITIAL_VF(16'h0000),
    .PF0_SRIOV_CAP_NEXTPTR(12'h300),
    .PF0_SRIOV_CAP_TOTAL_VF(16'h0000),
    .PF0_SRIOV_CAP_VER(4'h0),
    .PF0_SRIOV_FIRST_VF_OFFSET(16'h0000),
    .PF0_SRIOV_FUNC_DEP_LINK(16'h0000),
    .PF0_SRIOV_SUPPORTED_PAGE_SIZE(32'h00000553),
    .PF0_SRIOV_VF_DEVICE_ID(16'h0000),
    .PF0_SUBSYSTEM_ID(16'h0007),
    .PF0_TPHR_CAP_DEV_SPECIFIC_MODE("TRUE"),
    .PF0_TPHR_CAP_ENABLE("FALSE"),
    .PF0_TPHR_CAP_INT_VEC_MODE("FALSE"),
    .PF0_TPHR_CAP_NEXTPTR(12'h300),
    .PF0_TPHR_CAP_ST_MODE_SEL(3'h0),
    .PF0_TPHR_CAP_ST_TABLE_LOC(2'h0),
    .PF0_TPHR_CAP_ST_TABLE_SIZE(11'h000),
    .PF0_TPHR_CAP_VER(4'h1),
    .PF0_VC_CAP_NEXTPTR(12'h000),
    .PF0_VC_CAP_VER(4'h1),
    .PF1_AER_CAP_ECRC_CHECK_CAPABLE("FALSE"),
    .PF1_AER_CAP_ECRC_GEN_CAPABLE("FALSE"),
    .PF1_AER_CAP_NEXTPTR(12'h000),
    .PF1_ARI_CAP_NEXTPTR(12'h000),
    .PF1_ARI_CAP_NEXT_FUNC(8'h00),
    .PF1_BAR0_APERTURE_SIZE(5'h00),
    .PF1_BAR0_CONTROL(3'h0),
    .PF1_BAR1_APERTURE_SIZE(5'h00),
    .PF1_BAR1_CONTROL(3'h0),
    .PF1_BAR2_APERTURE_SIZE(5'h00),
    .PF1_BAR2_CONTROL(3'h0),
    .PF1_BAR3_APERTURE_SIZE(5'h00),
    .PF1_BAR3_CONTROL(3'h0),
    .PF1_BAR4_APERTURE_SIZE(5'h00),
    .PF1_BAR4_CONTROL(3'h0),
    .PF1_BAR5_APERTURE_SIZE(5'h00),
    .PF1_BAR5_CONTROL(3'h0),
    .PF1_BIST_REGISTER(8'h00),
    .PF1_CAPABILITY_POINTER(8'h80),
    .PF1_CLASS_CODE(24'h058000),
    .PF1_DEVICE_ID(16'h7011),
    .PF1_DEV_CAP_MAX_PAYLOAD_SIZE(3'h2),
    .PF1_DPA_CAP_NEXTPTR(12'h000),
    .PF1_DPA_CAP_SUB_STATE_CONTROL(5'h00),
    .PF1_DPA_CAP_SUB_STATE_CONTROL_EN("TRUE"),
    .PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION0(8'h00),
    .PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION1(8'h00),
    .PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION2(8'h00),
    .PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION3(8'h00),
    .PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION4(8'h00),
    .PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION5(8'h00),
    .PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION6(8'h00),
    .PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION7(8'h00),
    .PF1_DPA_CAP_VER(4'h1),
    .PF1_DSN_CAP_NEXTPTR(12'h000),
    .PF1_EXPANSION_ROM_APERTURE_SIZE(5'h00),
    .PF1_EXPANSION_ROM_ENABLE("FALSE"),
    .PF1_INTERRUPT_LINE(8'h00),
    .PF1_INTERRUPT_PIN(3'h0),
    .PF1_MSIX_CAP_NEXTPTR(8'h00),
    .PF1_MSIX_CAP_PBA_BIR(0),
    .PF1_MSIX_CAP_PBA_OFFSET(29'h00000000),
    .PF1_MSIX_CAP_TABLE_BIR(0),
    .PF1_MSIX_CAP_TABLE_OFFSET(29'h00000000),
    .PF1_MSIX_CAP_TABLE_SIZE(11'h000),
    .PF1_MSI_CAP_MULTIMSGCAP(0),
    .PF1_MSI_CAP_NEXTPTR(8'h00),
    .PF1_PB_CAP_NEXTPTR(12'h000),
    .PF1_PB_CAP_SYSTEM_ALLOCATED("FALSE"),
    .PF1_PB_CAP_VER(4'h1),
    .PF1_PM_CAP_ID(8'h01),
    .PF1_PM_CAP_NEXTPTR(8'h00),
    .PF1_PM_CAP_VER_ID(3'h3),
    .PF1_RBAR_CAP_ENABLE("FALSE"),
    .PF1_RBAR_CAP_INDEX0(3'h0),
    .PF1_RBAR_CAP_INDEX1(3'h0),
    .PF1_RBAR_CAP_INDEX2(3'h0),
    .PF1_RBAR_CAP_NEXTPTR(12'h000),
    .PF1_RBAR_CAP_SIZE0(20'h00000),
    .PF1_RBAR_CAP_SIZE1(20'h00000),
    .PF1_RBAR_CAP_SIZE2(20'h00000),
    .PF1_RBAR_CAP_VER(4'h1),
    .PF1_RBAR_NUM(3'h1),
    .PF1_REVISION_ID(8'h00),
    .PF1_SRIOV_BAR0_APERTURE_SIZE(5'h00),
    .PF1_SRIOV_BAR0_CONTROL(3'h0),
    .PF1_SRIOV_BAR1_APERTURE_SIZE(5'h00),
    .PF1_SRIOV_BAR1_CONTROL(3'h0),
    .PF1_SRIOV_BAR2_APERTURE_SIZE(5'h00),
    .PF1_SRIOV_BAR2_CONTROL(3'h0),
    .PF1_SRIOV_BAR3_APERTURE_SIZE(5'h00),
    .PF1_SRIOV_BAR3_CONTROL(3'h0),
    .PF1_SRIOV_BAR4_APERTURE_SIZE(5'h00),
    .PF1_SRIOV_BAR4_CONTROL(3'h0),
    .PF1_SRIOV_BAR5_APERTURE_SIZE(5'h00),
    .PF1_SRIOV_BAR5_CONTROL(3'h0),
    .PF1_SRIOV_CAP_INITIAL_VF(16'h0000),
    .PF1_SRIOV_CAP_NEXTPTR(12'h000),
    .PF1_SRIOV_CAP_TOTAL_VF(16'h0000),
    .PF1_SRIOV_CAP_VER(4'h0),
    .PF1_SRIOV_FIRST_VF_OFFSET(16'h0000),
    .PF1_SRIOV_FUNC_DEP_LINK(16'h0001),
    .PF1_SRIOV_SUPPORTED_PAGE_SIZE(32'h00000553),
    .PF1_SRIOV_VF_DEVICE_ID(16'h0000),
    .PF1_SUBSYSTEM_ID(16'h0007),
    .PF1_TPHR_CAP_DEV_SPECIFIC_MODE("TRUE"),
    .PF1_TPHR_CAP_ENABLE("FALSE"),
    .PF1_TPHR_CAP_INT_VEC_MODE("FALSE"),
    .PF1_TPHR_CAP_NEXTPTR(12'h000),
    .PF1_TPHR_CAP_ST_MODE_SEL(3'h0),
    .PF1_TPHR_CAP_ST_TABLE_LOC(2'h0),
    .PF1_TPHR_CAP_ST_TABLE_SIZE(11'h000),
    .PF1_TPHR_CAP_VER(4'h1),
    .PL_DISABLE_EI_INFER_IN_L0("FALSE"),
    .PL_DISABLE_GEN3_DC_BALANCE("FALSE"),
    .PL_DISABLE_SCRAMBLING("FALSE"),
    .PL_DISABLE_UPCONFIG_CAPABLE("FALSE"),
    .PL_EQ_ADAPT_DISABLE_COEFF_CHECK("FALSE"),
    .PL_EQ_ADAPT_DISABLE_PRESET_CHECK("FALSE"),
    .PL_EQ_ADAPT_ITER_COUNT(5'h02),
    .PL_EQ_ADAPT_REJECT_RETRY_COUNT(2'h1),
    .PL_EQ_BYPASS_PHASE23("FALSE"),
    .PL_EQ_SHORT_ADAPT_PHASE("FALSE"),
    .PL_LANE0_EQ_CONTROL(16'h3F00),
    .PL_LANE1_EQ_CONTROL(16'h3F00),
    .PL_LANE2_EQ_CONTROL(16'h3F00),
    .PL_LANE3_EQ_CONTROL(16'h3F00),
    .PL_LANE4_EQ_CONTROL(16'h3F00),
    .PL_LANE5_EQ_CONTROL(16'h3F00),
    .PL_LANE6_EQ_CONTROL(16'h3F00),
    .PL_LANE7_EQ_CONTROL(16'h3F00),
    .PL_LINK_CAP_MAX_LINK_SPEED(3'h4),
    .PL_LINK_CAP_MAX_LINK_WIDTH(4'h8),
    .PL_N_FTS_COMCLK_GEN1(255),
    .PL_N_FTS_COMCLK_GEN2(255),
    .PL_N_FTS_COMCLK_GEN3(255),
    .PL_N_FTS_GEN1(255),
    .PL_N_FTS_GEN2(255),
    .PL_N_FTS_GEN3(255),
    .PL_SIM_FAST_LINK_TRAINING("FALSE"),
    .PL_UPSTREAM_FACING("TRUE"),
    .PM_ASPML0S_TIMEOUT(16'h05DC),
    .PM_ASPML1_ENTRY_DELAY(20'h00ABE),
    .PM_ENABLE_SLOT_POWER_CAPTURE("TRUE"),
    .PM_L1_REENTRY_DELAY(32'h000061A8),
    .PM_PME_SERVICE_TIMEOUT_DELAY(20'h186A0),
    .PM_PME_TURNOFF_ACK_DELAY(16'h0064),
    .SIM_VERSION("1.0"),
    .SPARE_BIT0(0),
    .SPARE_BIT1(0),
    .SPARE_BIT2(0),
    .SPARE_BIT3(0),
    .SPARE_BIT4(0),
    .SPARE_BIT5(0),
    .SPARE_BIT6(0),
    .SPARE_BIT7(0),
    .SPARE_BIT8(0),
    .SPARE_BYTE0(8'h00),
    .SPARE_BYTE1(8'h00),
    .SPARE_BYTE2(8'h00),
    .SPARE_BYTE3(8'h00),
    .SPARE_WORD0(32'h00000000),
    .SPARE_WORD1(32'h00000000),
    .SPARE_WORD2(32'h00000000),
    .SPARE_WORD3(32'h00000000),
    .SRIOV_CAP_ENABLE("FALSE"),
    .TL_COMPL_TIMEOUT_REG0(24'hBEBC20),
    .TL_COMPL_TIMEOUT_REG1(28'h3211620),
    .TL_CREDITS_CD(12'h000),
    .TL_CREDITS_CH(8'h00),
    .TL_CREDITS_NPD(12'h028),
    .TL_CREDITS_NPH(8'h20),
    .TL_CREDITS_PD(12'h0CC),
    .TL_CREDITS_PH(8'h20),
    .TL_ENABLE_MESSAGE_RID_CHECK_ENABLE("TRUE"),
    .TL_EXTENDED_CFG_EXTEND_INTERFACE_ENABLE("FALSE"),
    .TL_LEGACY_CFG_EXTEND_INTERFACE_ENABLE("FALSE"),
    .TL_LEGACY_MODE_ENABLE("FALSE"),
    .TL_PF_ENABLE_REG("FALSE"),
    .TL_TAG_MGMT_ENABLE("TRUE"),
    .VF0_ARI_CAP_NEXTPTR(12'h000),
    .VF0_CAPABILITY_POINTER(8'h80),
    .VF0_MSIX_CAP_PBA_BIR(0),
    .VF0_MSIX_CAP_PBA_OFFSET(29'h00000000),
    .VF0_MSIX_CAP_TABLE_BIR(0),
    .VF0_MSIX_CAP_TABLE_OFFSET(29'h00000000),
    .VF0_MSIX_CAP_TABLE_SIZE(11'h000),
    .VF0_MSI_CAP_MULTIMSGCAP(0),
    .VF0_PM_CAP_ID(8'h01),
    .VF0_PM_CAP_NEXTPTR(8'h00),
    .VF0_PM_CAP_VER_ID(3'h3),
    .VF0_TPHR_CAP_DEV_SPECIFIC_MODE("TRUE"),
    .VF0_TPHR_CAP_ENABLE("FALSE"),
    .VF0_TPHR_CAP_INT_VEC_MODE("FALSE"),
    .VF0_TPHR_CAP_NEXTPTR(12'h000),
    .VF0_TPHR_CAP_ST_MODE_SEL(3'h0),
    .VF0_TPHR_CAP_ST_TABLE_LOC(2'h0),
    .VF0_TPHR_CAP_ST_TABLE_SIZE(11'h000),
    .VF0_TPHR_CAP_VER(4'h1),
    .VF1_ARI_CAP_NEXTPTR(12'h000),
    .VF1_MSIX_CAP_PBA_BIR(0),
    .VF1_MSIX_CAP_PBA_OFFSET(29'h00000000),
    .VF1_MSIX_CAP_TABLE_BIR(0),
    .VF1_MSIX_CAP_TABLE_OFFSET(29'h00000000),
    .VF1_MSIX_CAP_TABLE_SIZE(11'h000),
    .VF1_MSI_CAP_MULTIMSGCAP(0),
    .VF1_PM_CAP_ID(8'h01),
    .VF1_PM_CAP_NEXTPTR(8'h00),
    .VF1_PM_CAP_VER_ID(3'h3),
    .VF1_TPHR_CAP_DEV_SPECIFIC_MODE("TRUE"),
    .VF1_TPHR_CAP_ENABLE("FALSE"),
    .VF1_TPHR_CAP_INT_VEC_MODE("FALSE"),
    .VF1_TPHR_CAP_NEXTPTR(12'h000),
    .VF1_TPHR_CAP_ST_MODE_SEL(3'h0),
    .VF1_TPHR_CAP_ST_TABLE_LOC(2'h0),
    .VF1_TPHR_CAP_ST_TABLE_SIZE(11'h000),
    .VF1_TPHR_CAP_VER(4'h1),
    .VF2_ARI_CAP_NEXTPTR(12'h000),
    .VF2_MSIX_CAP_PBA_BIR(0),
    .VF2_MSIX_CAP_PBA_OFFSET(29'h00000000),
    .VF2_MSIX_CAP_TABLE_BIR(0),
    .VF2_MSIX_CAP_TABLE_OFFSET(29'h00000000),
    .VF2_MSIX_CAP_TABLE_SIZE(11'h000),
    .VF2_MSI_CAP_MULTIMSGCAP(0),
    .VF2_PM_CAP_ID(8'h01),
    .VF2_PM_CAP_NEXTPTR(8'h00),
    .VF2_PM_CAP_VER_ID(3'h3),
    .VF2_TPHR_CAP_DEV_SPECIFIC_MODE("TRUE"),
    .VF2_TPHR_CAP_ENABLE("FALSE"),
    .VF2_TPHR_CAP_INT_VEC_MODE("FALSE"),
    .VF2_TPHR_CAP_NEXTPTR(12'h000),
    .VF2_TPHR_CAP_ST_MODE_SEL(3'h0),
    .VF2_TPHR_CAP_ST_TABLE_LOC(2'h0),
    .VF2_TPHR_CAP_ST_TABLE_SIZE(11'h000),
    .VF2_TPHR_CAP_VER(4'h1),
    .VF3_ARI_CAP_NEXTPTR(12'h000),
    .VF3_MSIX_CAP_PBA_BIR(0),
    .VF3_MSIX_CAP_PBA_OFFSET(29'h00000000),
    .VF3_MSIX_CAP_TABLE_BIR(0),
    .VF3_MSIX_CAP_TABLE_OFFSET(29'h00000000),
    .VF3_MSIX_CAP_TABLE_SIZE(11'h000),
    .VF3_MSI_CAP_MULTIMSGCAP(0),
    .VF3_PM_CAP_ID(8'h01),
    .VF3_PM_CAP_NEXTPTR(8'h00),
    .VF3_PM_CAP_VER_ID(3'h3),
    .VF3_TPHR_CAP_DEV_SPECIFIC_MODE("TRUE"),
    .VF3_TPHR_CAP_ENABLE("FALSE"),
    .VF3_TPHR_CAP_INT_VEC_MODE("FALSE"),
    .VF3_TPHR_CAP_NEXTPTR(12'h000),
    .VF3_TPHR_CAP_ST_MODE_SEL(3'h0),
    .VF3_TPHR_CAP_ST_TABLE_LOC(2'h0),
    .VF3_TPHR_CAP_ST_TABLE_SIZE(11'h000),
    .VF3_TPHR_CAP_VER(4'h1),
    .VF4_ARI_CAP_NEXTPTR(12'h000),
    .VF4_MSIX_CAP_PBA_BIR(0),
    .VF4_MSIX_CAP_PBA_OFFSET(29'h00000000),
    .VF4_MSIX_CAP_TABLE_BIR(0),
    .VF4_MSIX_CAP_TABLE_OFFSET(29'h00000000),
    .VF4_MSIX_CAP_TABLE_SIZE(11'h000),
    .VF4_MSI_CAP_MULTIMSGCAP(0),
    .VF4_PM_CAP_ID(8'h01),
    .VF4_PM_CAP_NEXTPTR(8'h00),
    .VF4_PM_CAP_VER_ID(3'h3),
    .VF4_TPHR_CAP_DEV_SPECIFIC_MODE("TRUE"),
    .VF4_TPHR_CAP_ENABLE("FALSE"),
    .VF4_TPHR_CAP_INT_VEC_MODE("FALSE"),
    .VF4_TPHR_CAP_NEXTPTR(12'h000),
    .VF4_TPHR_CAP_ST_MODE_SEL(3'h0),
    .VF4_TPHR_CAP_ST_TABLE_LOC(2'h0),
    .VF4_TPHR_CAP_ST_TABLE_SIZE(11'h000),
    .VF4_TPHR_CAP_VER(4'h1),
    .VF5_ARI_CAP_NEXTPTR(12'h000),
    .VF5_MSIX_CAP_PBA_BIR(0),
    .VF5_MSIX_CAP_PBA_OFFSET(29'h00000000),
    .VF5_MSIX_CAP_TABLE_BIR(0),
    .VF5_MSIX_CAP_TABLE_OFFSET(29'h00000000),
    .VF5_MSIX_CAP_TABLE_SIZE(11'h000),
    .VF5_MSI_CAP_MULTIMSGCAP(0),
    .VF5_PM_CAP_ID(8'h01),
    .VF5_PM_CAP_NEXTPTR(8'h00),
    .VF5_PM_CAP_VER_ID(3'h3),
    .VF5_TPHR_CAP_DEV_SPECIFIC_MODE("TRUE"),
    .VF5_TPHR_CAP_ENABLE("FALSE"),
    .VF5_TPHR_CAP_INT_VEC_MODE("FALSE"),
    .VF5_TPHR_CAP_NEXTPTR(12'h000),
    .VF5_TPHR_CAP_ST_MODE_SEL(3'h0),
    .VF5_TPHR_CAP_ST_TABLE_LOC(2'h0),
    .VF5_TPHR_CAP_ST_TABLE_SIZE(11'h000),
    .VF5_TPHR_CAP_VER(4'h1)) 
     PCIE_3_0_i
       (.CFGCONFIGSPACEENABLE(cfg_config_space_enable),
        .CFGCURRENTSPEED(cfg_current_speed),
        .CFGDEVID({\<const0> ,\<const1> ,\<const1> ,\<const1> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const1> ,\<const1> ,\<const1> ,\<const0> ,\<const0> ,\<const0> }),
        .CFGDPASUBSTATECHANGE(cfg_dpa_substate_change),
        .CFGDSBUSNUMBER(cfg_ds_bus_number),
        .CFGDSDEVICENUMBER(cfg_ds_device_number),
        .CFGDSFUNCTIONNUMBER(cfg_ds_function_number),
        .CFGDSN(cfg_dsn),
        .CFGDSPORTNUMBER(cfg_ds_port_number),
        .CFGERRCORIN(cfg_err_cor_in),
        .CFGERRCOROUT(cfg_err_cor_out),
        .CFGERRFATALOUT(cfg_err_fatal_out),
        .CFGERRNONFATALOUT(cfg_err_nonfatal_out),
        .CFGERRUNCORIN(cfg_err_uncor_in),
        .CFGEXTFUNCTIONNUMBER(cfg_ext_function_number),
        .CFGEXTREADDATA(cfg_ext_read_data),
        .CFGEXTREADDATAVALID(cfg_ext_read_data_valid),
        .CFGEXTREADRECEIVED(cfg_ext_read_received),
        .CFGEXTREGISTERNUMBER(cfg_ext_register_number),
        .CFGEXTWRITEBYTEENABLE(cfg_ext_write_byte_enable),
        .CFGEXTWRITEDATA(cfg_ext_write_data),
        .CFGEXTWRITERECEIVED(cfg_ext_write_received),
        .CFGFCCPLD(cfg_fc_cpld),
        .CFGFCCPLH(cfg_fc_cplh),
        .CFGFCNPD(cfg_fc_npd),
        .CFGFCNPH(cfg_fc_nph),
        .CFGFCPD(cfg_fc_pd),
        .CFGFCPH(cfg_fc_ph),
        .CFGFCSEL(cfg_fc_sel),
        .CFGFLRDONE(cfg_flr_done),
        .CFGFLRINPROCESS(cfg_flr_in_process),
        .CFGFUNCTIONPOWERSTATE(cfg_function_power_state),
        .CFGFUNCTIONSTATUS(cfg_function_status),
        .CFGHOTRESETIN(cfg_hot_reset_in),
        .CFGHOTRESETOUT(cfg_hot_reset_out),
        .CFGINPUTUPDATEDONE(CFGINPUTUPDATEDONE),
        .CFGINPUTUPDATEREQUEST(CFGINPUTUPDATEREQUEST),
        .CFGINTERRUPTAOUTPUT(n_7_PCIE_3_0_i),
        .CFGINTERRUPTBOUTPUT(n_8_PCIE_3_0_i),
        .CFGINTERRUPTCOUTPUT(n_9_PCIE_3_0_i),
        .CFGINTERRUPTDOUTPUT(n_10_PCIE_3_0_i),
        .CFGINTERRUPTINT(cfg_interrupt_int),
        .CFGINTERRUPTMSIATTR(cfg_interrupt_msi_attr),
        .CFGINTERRUPTMSIDATA(cfg_interrupt_msi_data),
        .CFGINTERRUPTMSIENABLE(cfg_interrupt_msi_enable),
        .CFGINTERRUPTMSIFAIL(cfg_interrupt_msi_fail),
        .CFGINTERRUPTMSIFUNCTIONNUMBER(cfg_interrupt_msi_function_number),
        .CFGINTERRUPTMSIINT(cfg_interrupt_msi_int),
        .CFGINTERRUPTMSIMASKUPDATE(cfg_interrupt_msi_mask_update),
        .CFGINTERRUPTMSIMMENABLE(cfg_interrupt_msi_mmenable),
        .CFGINTERRUPTMSIPENDINGSTATUS(cfg_interrupt_msi_pending_status),
        .CFGINTERRUPTMSISELECT(cfg_interrupt_msi_select),
        .CFGINTERRUPTMSISENT(cfg_interrupt_msi_sent),
        .CFGINTERRUPTMSITPHPRESENT(cfg_interrupt_msi_tph_present),
        .CFGINTERRUPTMSITPHSTTAG(cfg_interrupt_msi_tph_st_tag),
        .CFGINTERRUPTMSITPHTYPE(cfg_interrupt_msi_tph_type),
        .CFGINTERRUPTMSIVFENABLE(cfg_interrupt_msi_vf_enable),
        .CFGINTERRUPTMSIXADDRESS(cfg_interrupt_msix_address),
        .CFGINTERRUPTMSIXDATA(cfg_interrupt_msix_data),
        .CFGINTERRUPTMSIXENABLE(cfg_interrupt_msix_enable),
        .CFGINTERRUPTMSIXFAIL(cfg_interrupt_msix_fail),
        .CFGINTERRUPTMSIXINT(cfg_interrupt_msix_int),
        .CFGINTERRUPTMSIXMASK(cfg_interrupt_msix_mask),
        .CFGINTERRUPTMSIXSENT(cfg_interrupt_msix_sent),
        .CFGINTERRUPTMSIXVFENABLE(cfg_interrupt_msix_vf_enable),
        .CFGINTERRUPTMSIXVFMASK(cfg_interrupt_msix_vf_mask),
        .CFGINTERRUPTPENDING(cfg_interrupt_pending),
        .CFGINTERRUPTSENT(cfg_interrupt_sent),
        .CFGLINKPOWERSTATE(cfg_link_power_state),
        .CFGLINKTRAININGENABLE(cfg_link_training_enable),
        .CFGLOCALERROR(n_17_PCIE_3_0_i),
        .CFGLTRENABLE(cfg_ltr_enable),
        .CFGLTSSMSTATE(cfg_ltssm_state),
        .CFGMAXPAYLOAD(cfg_max_payload),
        .CFGMAXREADREQ(cfg_max_read_req),
        .CFGMCUPDATEDONE(CFGMCUPDATEDONE),
        .CFGMCUPDATEREQUEST(CFGMCUPDATEREQUEST),
        .CFGMGMTADDR(cfg_mgmt_addr),
        .CFGMGMTBYTEENABLE(cfg_mgmt_byte_enable),
        .CFGMGMTREAD(cfg_mgmt_read),
        .CFGMGMTREADDATA(cfg_mgmt_read_data),
        .CFGMGMTREADWRITEDONE(cfg_mgmt_read_write_done),
        .CFGMGMTTYPE1CFGREGACCESS(cfg_mgmt_type1_cfg_reg_access),
        .CFGMGMTWRITE(cfg_mgmt_write),
        .CFGMGMTWRITEDATA(cfg_mgmt_write_data),
        .CFGMSGRECEIVED(cfg_msg_received),
        .CFGMSGRECEIVEDDATA(cfg_msg_received_data),
        .CFGMSGRECEIVEDTYPE(cfg_msg_received_type),
        .CFGMSGTRANSMIT(cfg_msg_transmit),
        .CFGMSGTRANSMITDATA(cfg_msg_transmit_data),
        .CFGMSGTRANSMITDONE(cfg_msg_transmit_done),
        .CFGMSGTRANSMITTYPE(cfg_msg_transmit_type),
        .CFGNEGOTIATEDWIDTH(cfg_negotiated_width),
        .CFGOBFFENABLE(cfg_obff_enable),
        .CFGPERFUNCSTATUSCONTROL(cfg_per_func_status_control),
        .CFGPERFUNCSTATUSDATA(cfg_per_func_status_data),
        .CFGPERFUNCTIONNUMBER(cfg_per_function_number),
        .CFGPERFUNCTIONOUTPUTREQUEST(cfg_per_function_output_request),
        .CFGPERFUNCTIONUPDATEDONE(cfg_per_function_update_done),
        .CFGPHYLINKDOWN(cfg_phy_link_down),
        .CFGPHYLINKSTATUS(cfg_phy_link_status),
        .CFGPLSTATUSCHANGE(cfg_pl_status_change),
        .CFGPOWERSTATECHANGEACK(cfg_power_state_change_ack),
        .CFGPOWERSTATECHANGEINTERRUPT(cfg_power_state_change_interrupt),
        .CFGRCBSTATUS(cfg_rcb_status),
        .CFGREQPMTRANSITIONL23READY(cfg_req_pm_transition_l23_ready),
        .CFGREVID({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .CFGSUBSYSID({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const1> ,\<const1> ,\<const1> }),
        .CFGSUBSYSVENDID({\<const0> ,\<const0> ,\<const0> ,\<const1> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const1> ,\<const1> ,\<const1> ,\<const0> ,\<const1> ,\<const1> ,\<const1> ,\<const0> }),
        .CFGTPHFUNCTIONNUM(ADDRARDADDR[7:5]),
        .CFGTPHREQUESTERENABLE(cfg_tph_requester_enable),
        .CFGTPHSTMODE(cfg_tph_st_mode),
        .CFGTPHSTTADDRESS(ADDRARDADDR[4:0]),
        .CFGTPHSTTREADDATA(CFGTPHSTTREADDATA),
        .CFGTPHSTTREADDATAVALID(CFGTPHSTTREADDATAVALID),
        .CFGTPHSTTREADENABLE(CFGTPHSTTREADENABLE),
        .CFGTPHSTTWRITEBYTEVALID(CFGTPHSTTWRITEBYTEVALID),
        .CFGTPHSTTWRITEDATA(CFGTPHSTTWRITEDATA),
        .CFGTPHSTTWRITEENABLE(CFGTPHSTTWRITEENABLE),
        .CFGVENDID({\<const0> ,\<const0> ,\<const0> ,\<const1> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const1> ,\<const1> ,\<const1> ,\<const0> ,\<const1> ,\<const1> ,\<const1> ,\<const0> }),
        .CFGVFFLRDONE(cfg_vf_flr_done),
        .CFGVFFLRINPROCESS(cfg_vf_flr_in_process),
        .CFGVFPOWERSTATE(cfg_vf_power_state),
        .CFGVFSTATUS(cfg_vf_status),
        .CFGVFTPHREQUESTERENABLE(cfg_vf_tph_requester_enable),
        .CFGVFTPHSTMODE(cfg_vf_tph_st_mode),
        .CORECLK(pipe_userclk1_in),
        .CORECLKMICOMPLETIONRAML(pipe_userclk1_in),
        .CORECLKMICOMPLETIONRAMU(pipe_userclk1_in),
        .CORECLKMIREPLAYRAM(pipe_userclk1_in),
        .CORECLKMIREQUESTRAM(pipe_userclk1_in),
        .DBGDATAOUT({n_433_PCIE_3_0_i,n_434_PCIE_3_0_i,n_435_PCIE_3_0_i,n_436_PCIE_3_0_i,n_437_PCIE_3_0_i,n_438_PCIE_3_0_i,n_439_PCIE_3_0_i,n_440_PCIE_3_0_i,n_441_PCIE_3_0_i,n_442_PCIE_3_0_i,n_443_PCIE_3_0_i,n_444_PCIE_3_0_i,n_445_PCIE_3_0_i,n_446_PCIE_3_0_i,n_447_PCIE_3_0_i,n_448_PCIE_3_0_i}),
        .DRPADDR(pcie_drp_addr),
        .DRPCLK(pcie_drp_clk),
        .DRPDI(pcie_drp_di),
        .DRPDO(pcie_drp_do),
        .DRPEN(pcie_drp_en),
        .DRPRDY(pcie_drp_rdy),
        .DRPWE(pcie_drp_we),
        .MAXISCQTDATA(m_axis_cq_tdata),
        .MAXISCQTKEEP(m_axis_cq_tkeep),
        .MAXISCQTLAST(m_axis_cq_tlast),
        .MAXISCQTREADY(m_axis_cq_tready),
        .MAXISCQTUSER(m_axis_cq_tuser),
        .MAXISCQTVALID(m_axis_cq_tvalid),
        .MAXISRCTDATA(m_axis_rc_tdata),
        .MAXISRCTKEEP(m_axis_rc_tkeep),
        .MAXISRCTLAST(m_axis_rc_tlast),
        .MAXISRCTREADY(m_axis_rc_tready),
        .MAXISRCTUSER(m_axis_rc_tuser),
        .MAXISRCTVALID(m_axis_rc_tvalid),
        .MGMTRESETN(MGMTRESETN),
        .MGMTSTICKYRESETN(MGMTSTICKYRESETN),
        .MICOMPLETIONRAMREADADDRESSAL(MICOMPLETIONRAMREADADDRESSAL),
        .MICOMPLETIONRAMREADADDRESSAU(MICOMPLETIONRAMREADADDRESSAU),
        .MICOMPLETIONRAMREADADDRESSBL(MICOMPLETIONRAMREADADDRESSBL),
        .MICOMPLETIONRAMREADADDRESSBU(MICOMPLETIONRAMREADADDRESSBU),
        .MICOMPLETIONRAMREADDATA({mim_cpl_rdop[15],mim_cpl_rdata[127:120],mim_cpl_rdop[14],mim_cpl_rdata[119:112],mim_cpl_rdop[13],mim_cpl_rdata[111:104],mim_cpl_rdop[12],mim_cpl_rdata[103:96],mim_cpl_rdop[11],mim_cpl_rdata[95:88],mim_cpl_rdop[10],mim_cpl_rdata[87:80],mim_cpl_rdop[9],mim_cpl_rdata[79:72],mim_cpl_rdop[8],mim_cpl_rdata[71:64],mim_cpl_rdop[7],mim_cpl_rdata[63:56],mim_cpl_rdop[6],mim_cpl_rdata[55:48],mim_cpl_rdop[5],mim_cpl_rdata[47:40],mim_cpl_rdop[4],mim_cpl_rdata[39:32],mim_cpl_rdop[3],mim_cpl_rdata[31:24],mim_cpl_rdop[2],mim_cpl_rdata[23:16],mim_cpl_rdop[1],mim_cpl_rdata[15:8],mim_cpl_rdop[0],mim_cpl_rdata[7:0]}),
        .MICOMPLETIONRAMREADENABLEL(MICOMPLETIONRAMREADENABLEL),
        .MICOMPLETIONRAMREADENABLEU(MICOMPLETIONRAMREADENABLEU),
        .MICOMPLETIONRAMWRITEADDRESSAL(MICOMPLETIONRAMWRITEADDRESSAL),
        .MICOMPLETIONRAMWRITEADDRESSAU(MICOMPLETIONRAMWRITEADDRESSAU),
        .MICOMPLETIONRAMWRITEADDRESSBL(MICOMPLETIONRAMWRITEADDRESSBL),
        .MICOMPLETIONRAMWRITEADDRESSBU(MICOMPLETIONRAMWRITEADDRESSBU),
        .MICOMPLETIONRAMWRITEDATAL(MICOMPLETIONRAMWRITEDATAL),
        .MICOMPLETIONRAMWRITEDATAU(MICOMPLETIONRAMWRITEDATAU),
        .MICOMPLETIONRAMWRITEENABLEL(MICOMPLETIONRAMWRITEENABLEL),
        .MICOMPLETIONRAMWRITEENABLEU(MICOMPLETIONRAMWRITEENABLEU),
        .MIREPLAYRAMADDRESS(MIREPLAYRAMADDRESS),
        .MIREPLAYRAMREADDATA({mim_rep_rdop[15],mim_rep_rdata[127:120],mim_rep_rdop[14],mim_rep_rdata[119:112],mim_rep_rdop[13],mim_rep_rdata[111:104],mim_rep_rdop[12],mim_rep_rdata[103:96],mim_rep_rdop[11],mim_rep_rdata[95:88],mim_rep_rdop[10],mim_rep_rdata[87:80],mim_rep_rdop[9],mim_rep_rdata[79:72],mim_rep_rdop[8],mim_rep_rdata[71:64],mim_rep_rdop[7],mim_rep_rdata[63:56],mim_rep_rdop[6],mim_rep_rdata[55:48],mim_rep_rdop[5],mim_rep_rdata[47:40],mim_rep_rdop[4],mim_rep_rdata[39:32],mim_rep_rdop[3],mim_rep_rdata[31:24],mim_rep_rdop[2],mim_rep_rdata[23:16],mim_rep_rdop[1],mim_rep_rdata[15:8],mim_rep_rdop[0],mim_rep_rdata[7:0]}),
        .MIREPLAYRAMREADENABLE(NLW_PCIE_3_0_i_MIREPLAYRAMREADENABLE_UNCONNECTED[1:0]),
        .MIREPLAYRAMWRITEDATA(MIREPLAYRAMWRITEDATA),
        .MIREPLAYRAMWRITEENABLE(MIREPLAYRAMWRITEENABLE),
        .MIREQUESTRAMREADADDRESSA(MIREQUESTRAMREADADDRESSA),
        .MIREQUESTRAMREADADDRESSB(MIREQUESTRAMREADADDRESSB),
        .MIREQUESTRAMREADDATA({mim_req_rdop[15],mim_req_rdata[127:120],mim_req_rdop[14],mim_req_rdata[119:112],mim_req_rdop[13],mim_req_rdata[111:104],mim_req_rdop[12],mim_req_rdata[103:96],mim_req_rdop[11],mim_req_rdata[95:88],mim_req_rdop[10],mim_req_rdata[87:80],mim_req_rdop[9],mim_req_rdata[79:72],mim_req_rdop[8],mim_req_rdata[71:64],mim_req_rdop[7],mim_req_rdata[63:56],mim_req_rdop[6],mim_req_rdata[55:48],mim_req_rdop[5],mim_req_rdata[47:40],mim_req_rdop[4],mim_req_rdata[39:32],mim_req_rdop[3],mim_req_rdata[31:24],mim_req_rdop[2],mim_req_rdata[23:16],mim_req_rdop[1],mim_req_rdata[15:8],mim_req_rdop[0],mim_req_rdata[7:0]}),
        .MIREQUESTRAMREADENABLE(MIREQUESTRAMREADENABLE),
        .MIREQUESTRAMWRITEADDRESSA(MIREQUESTRAMWRITEADDRESSA),
        .MIREQUESTRAMWRITEADDRESSB(MIREQUESTRAMWRITEADDRESSB),
        .MIREQUESTRAMWRITEDATA(MIREQUESTRAMWRITEDATA),
        .MIREQUESTRAMWRITEENABLE(MIREQUESTRAMWRITEENABLE),
        .PCIECQNPREQ(pcie_cq_np_req),
        .PCIECQNPREQCOUNT(pcie_cq_np_req_count),
        .PCIERQSEQNUM(pcie_rq_seq_num),
        .PCIERQSEQNUMVLD(pcie_rq_seq_num_vld),
        .PCIERQTAG(pcie_rq_tag),
        .PCIERQTAGAV(NLW_PCIE_3_0_i_PCIERQTAGAV_UNCONNECTED[1:0]),
        .PCIERQTAGVLD(pcie_rq_tag_vld),
        .PCIETFCNPDAV(pcie_tfc_npd_av),
        .PCIETFCNPHAV(pcie_tfc_nph_av),
        .PIPECLK(pipe_pclk_in),
        .PIPEEQFS({\<const1> ,\<const0> ,\<const1> ,\<const0> ,\<const0> ,\<const0> }),
        .PIPEEQLF({\<const0> ,\<const0> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .PIPERESETN(PIPERESETN),
        .PIPERX0CHARISK(PIPE_RXDATAK[1:0]),
        .PIPERX0DATA(PIPE_RXDATA[31:0]),
        .PIPERX0DATAVALID(\<const0> ),
        .PIPERX0ELECIDLE(PIPE_RXELECIDLE[0]),
        .PIPERX0EQCONTROL(PIPERX0EQCONTROL),
        .PIPERX0EQDONE(EQ_RXEQ_DONE),
        .PIPERX0EQLPADAPTDONE(USER_RXEQ_ADAPT_DONE),
        .PIPERX0EQLPLFFS(PIPERX0EQLPLFFS),
        .PIPERX0EQLPLFFSSEL(PIPERX0EQLPLFFSSEL),
        .PIPERX0EQLPNEWTXCOEFFORPRESET(PIPERX0EQLPNEWTXCOEFFORPRESET),
        .PIPERX0EQLPTXPRESET(PIPERX0EQLPTXPRESET),
        .PIPERX0EQPRESET(PIPERX0EQPRESET),
        .PIPERX0PHYSTATUS(PIPERX0PHYSTATUS),
        .PIPERX0POLARITY(PIPE_RXPOLARITY[0]),
        .PIPERX0STARTBLOCK(\<const0> ),
        .PIPERX0STATUS(PIPE_RXSTATUS[2:0]),
        .PIPERX0SYNCHEADER({\<const0> ,\<const0> }),
        .PIPERX0VALID(PIPERX0VALID),
        .PIPERX1CHARISK(PIPE_RXDATAK[3:2]),
        .PIPERX1DATA(PIPE_RXDATA[63:32]),
        .PIPERX1DATAVALID(\<const0> ),
        .PIPERX1ELECIDLE(PIPE_RXELECIDLE[1]),
        .PIPERX1EQCONTROL(PIPERX1EQCONTROL),
        .PIPERX1EQDONE(I1),
        .PIPERX1EQLPADAPTDONE(I2),
        .PIPERX1EQLPLFFS(PIPERX1EQLPLFFS),
        .PIPERX1EQLPLFFSSEL(PIPERX1EQLPLFFSSEL),
        .PIPERX1EQLPNEWTXCOEFFORPRESET(PIPERX1EQLPNEWTXCOEFFORPRESET),
        .PIPERX1EQLPTXPRESET(PIPERX1EQLPTXPRESET),
        .PIPERX1EQPRESET(PIPERX1EQPRESET),
        .PIPERX1PHYSTATUS(PIPERX1PHYSTATUS),
        .PIPERX1POLARITY(PIPE_RXPOLARITY[1]),
        .PIPERX1STARTBLOCK(\<const0> ),
        .PIPERX1STATUS(PIPE_RXSTATUS[5:3]),
        .PIPERX1SYNCHEADER({\<const0> ,\<const0> }),
        .PIPERX1VALID(PIPERX1VALID),
        .PIPERX2CHARISK(PIPE_RXDATAK[5:4]),
        .PIPERX2DATA(PIPE_RXDATA[95:64]),
        .PIPERX2DATAVALID(\<const0> ),
        .PIPERX2ELECIDLE(PIPE_RXELECIDLE[2]),
        .PIPERX2EQCONTROL(PIPERX2EQCONTROL),
        .PIPERX2EQDONE(I3),
        .PIPERX2EQLPADAPTDONE(I4),
        .PIPERX2EQLPLFFS(PIPERX2EQLPLFFS),
        .PIPERX2EQLPLFFSSEL(PIPERX2EQLPLFFSSEL),
        .PIPERX2EQLPNEWTXCOEFFORPRESET(PIPERX2EQLPNEWTXCOEFFORPRESET),
        .PIPERX2EQLPTXPRESET(PIPERX2EQLPTXPRESET),
        .PIPERX2EQPRESET(PIPERX2EQPRESET),
        .PIPERX2PHYSTATUS(PIPERX2PHYSTATUS),
        .PIPERX2POLARITY(PIPE_RXPOLARITY[2]),
        .PIPERX2STARTBLOCK(\<const0> ),
        .PIPERX2STATUS(PIPE_RXSTATUS[8:6]),
        .PIPERX2SYNCHEADER({\<const0> ,\<const0> }),
        .PIPERX2VALID(PIPERX2VALID),
        .PIPERX3CHARISK(PIPE_RXDATAK[7:6]),
        .PIPERX3DATA(PIPE_RXDATA[127:96]),
        .PIPERX3DATAVALID(\<const0> ),
        .PIPERX3ELECIDLE(PIPE_RXELECIDLE[3]),
        .PIPERX3EQCONTROL(PIPERX3EQCONTROL),
        .PIPERX3EQDONE(I5),
        .PIPERX3EQLPADAPTDONE(I6),
        .PIPERX3EQLPLFFS(PIPERX3EQLPLFFS),
        .PIPERX3EQLPLFFSSEL(PIPERX3EQLPLFFSSEL),
        .PIPERX3EQLPNEWTXCOEFFORPRESET(PIPERX3EQLPNEWTXCOEFFORPRESET),
        .PIPERX3EQLPTXPRESET(PIPERX3EQLPTXPRESET),
        .PIPERX3EQPRESET(PIPERX3EQPRESET),
        .PIPERX3PHYSTATUS(PIPERX3PHYSTATUS),
        .PIPERX3POLARITY(PIPE_RXPOLARITY[3]),
        .PIPERX3STARTBLOCK(\<const0> ),
        .PIPERX3STATUS(PIPE_RXSTATUS[11:9]),
        .PIPERX3SYNCHEADER({\<const0> ,\<const0> }),
        .PIPERX3VALID(PIPERX3VALID),
        .PIPERX4CHARISK(PIPE_RXDATAK[9:8]),
        .PIPERX4DATA(PIPE_RXDATA[159:128]),
        .PIPERX4DATAVALID(\<const0> ),
        .PIPERX4ELECIDLE(PIPE_RXELECIDLE[4]),
        .PIPERX4EQCONTROL(PIPERX4EQCONTROL),
        .PIPERX4EQDONE(I7),
        .PIPERX4EQLPADAPTDONE(I8),
        .PIPERX4EQLPLFFS(PIPERX4EQLPLFFS),
        .PIPERX4EQLPLFFSSEL(PIPERX4EQLPLFFSSEL),
        .PIPERX4EQLPNEWTXCOEFFORPRESET(PIPERX4EQLPNEWTXCOEFFORPRESET),
        .PIPERX4EQLPTXPRESET(PIPERX4EQLPTXPRESET),
        .PIPERX4EQPRESET(PIPERX4EQPRESET),
        .PIPERX4PHYSTATUS(PIPERX4PHYSTATUS),
        .PIPERX4POLARITY(PIPE_RXPOLARITY[4]),
        .PIPERX4STARTBLOCK(\<const0> ),
        .PIPERX4STATUS(PIPE_RXSTATUS[14:12]),
        .PIPERX4SYNCHEADER({\<const0> ,\<const0> }),
        .PIPERX4VALID(PIPERX4VALID),
        .PIPERX5CHARISK(PIPE_RXDATAK[11:10]),
        .PIPERX5DATA(PIPE_RXDATA[191:160]),
        .PIPERX5DATAVALID(\<const0> ),
        .PIPERX5ELECIDLE(PIPE_RXELECIDLE[5]),
        .PIPERX5EQCONTROL(PIPERX5EQCONTROL),
        .PIPERX5EQDONE(I9),
        .PIPERX5EQLPADAPTDONE(I10),
        .PIPERX5EQLPLFFS(PIPERX5EQLPLFFS),
        .PIPERX5EQLPLFFSSEL(PIPERX5EQLPLFFSSEL),
        .PIPERX5EQLPNEWTXCOEFFORPRESET(PIPERX5EQLPNEWTXCOEFFORPRESET),
        .PIPERX5EQLPTXPRESET(PIPERX5EQLPTXPRESET),
        .PIPERX5EQPRESET(PIPERX5EQPRESET),
        .PIPERX5PHYSTATUS(PIPERX5PHYSTATUS),
        .PIPERX5POLARITY(PIPE_RXPOLARITY[5]),
        .PIPERX5STARTBLOCK(\<const0> ),
        .PIPERX5STATUS(PIPE_RXSTATUS[17:15]),
        .PIPERX5SYNCHEADER({\<const0> ,\<const0> }),
        .PIPERX5VALID(PIPERX5VALID),
        .PIPERX6CHARISK(PIPE_RXDATAK[13:12]),
        .PIPERX6DATA(PIPE_RXDATA[223:192]),
        .PIPERX6DATAVALID(\<const0> ),
        .PIPERX6ELECIDLE(PIPE_RXELECIDLE[6]),
        .PIPERX6EQCONTROL(PIPERX6EQCONTROL),
        .PIPERX6EQDONE(I11),
        .PIPERX6EQLPADAPTDONE(I12),
        .PIPERX6EQLPLFFS(PIPERX6EQLPLFFS),
        .PIPERX6EQLPLFFSSEL(PIPERX6EQLPLFFSSEL),
        .PIPERX6EQLPNEWTXCOEFFORPRESET(PIPERX6EQLPNEWTXCOEFFORPRESET),
        .PIPERX6EQLPTXPRESET(PIPERX6EQLPTXPRESET),
        .PIPERX6EQPRESET(PIPERX6EQPRESET),
        .PIPERX6PHYSTATUS(PIPERX6PHYSTATUS),
        .PIPERX6POLARITY(PIPE_RXPOLARITY[6]),
        .PIPERX6STARTBLOCK(\<const0> ),
        .PIPERX6STATUS(PIPE_RXSTATUS[20:18]),
        .PIPERX6SYNCHEADER({\<const0> ,\<const0> }),
        .PIPERX6VALID(PIPERX6VALID),
        .PIPERX7CHARISK(PIPE_RXDATAK[15:14]),
        .PIPERX7DATA(PIPE_RXDATA[255:224]),
        .PIPERX7DATAVALID(\<const0> ),
        .PIPERX7ELECIDLE(PIPE_RXELECIDLE[7]),
        .PIPERX7EQCONTROL(PIPERX7EQCONTROL),
        .PIPERX7EQDONE(I13),
        .PIPERX7EQLPADAPTDONE(I14),
        .PIPERX7EQLPLFFS(PIPERX7EQLPLFFS),
        .PIPERX7EQLPLFFSSEL(PIPERX7EQLPLFFSSEL),
        .PIPERX7EQLPNEWTXCOEFFORPRESET(PIPERX7EQLPNEWTXCOEFFORPRESET),
        .PIPERX7EQLPTXPRESET(PIPERX7EQLPTXPRESET),
        .PIPERX7EQPRESET(PIPERX7EQPRESET),
        .PIPERX7PHYSTATUS(PIPERX7PHYSTATUS),
        .PIPERX7POLARITY(PIPE_RXPOLARITY[7]),
        .PIPERX7STARTBLOCK(\<const0> ),
        .PIPERX7STATUS(PIPE_RXSTATUS[23:21]),
        .PIPERX7SYNCHEADER({\<const0> ,\<const0> }),
        .PIPERX7VALID(PIPERX7VALID),
        .PIPETX0CHARISK(PIPE_TXDATAK[1:0]),
        .PIPETX0COMPLIANCE(PIPE_TXCOMPLIANCE[0]),
        .PIPETX0DATA(PIPE_TXDATA[31:0]),
        .PIPETX0DATAVALID(n_45_PCIE_3_0_i),
        .PIPETX0ELECIDLE(PIPE_TXELECIDLE[0]),
        .PIPETX0EQCOEFF({\<const0> ,I22[15:5],\<const0> ,I22[4:0]}),
        .PIPETX0EQCONTROL(PIPETX0EQCONTROL),
        .PIPETX0EQDEEMPH(PIPETX0EQDEEMPH),
        .PIPETX0EQDONE(EQ_TXEQ_DONE),
        .PIPETX0EQPRESET(PIPETX0EQPRESET),
        .PIPETX0POWERDOWN(PIPE_POWERDOWN[1:0]),
        .PIPETX0STARTBLOCK(n_47_PCIE_3_0_i),
        .PIPETX0SYNCHEADER({n_553_PCIE_3_0_i,n_554_PCIE_3_0_i}),
        .PIPETX1CHARISK(PIPE_TXDATAK[3:2]),
        .PIPETX1COMPLIANCE(PIPE_TXCOMPLIANCE[1]),
        .PIPETX1DATA(PIPE_TXDATA[63:32]),
        .PIPETX1DATAVALID(n_49_PCIE_3_0_i),
        .PIPETX1ELECIDLE(PIPE_TXELECIDLE[1]),
        .PIPETX1EQCOEFF({\<const0> ,I23[15:5],\<const0> ,I23[4:0]}),
        .PIPETX1EQCONTROL(PIPETX1EQCONTROL),
        .PIPETX1EQDEEMPH(PIPETX1EQDEEMPH),
        .PIPETX1EQDONE(I15),
        .PIPETX1EQPRESET(PIPETX1EQPRESET),
        .PIPETX1POWERDOWN(PIPE_POWERDOWN[3:2]),
        .PIPETX1STARTBLOCK(n_51_PCIE_3_0_i),
        .PIPETX1SYNCHEADER({n_561_PCIE_3_0_i,n_562_PCIE_3_0_i}),
        .PIPETX2CHARISK(PIPE_TXDATAK[5:4]),
        .PIPETX2COMPLIANCE(PIPE_TXCOMPLIANCE[2]),
        .PIPETX2DATA(PIPE_TXDATA[95:64]),
        .PIPETX2DATAVALID(n_53_PCIE_3_0_i),
        .PIPETX2ELECIDLE(PIPE_TXELECIDLE[2]),
        .PIPETX2EQCOEFF({\<const0> ,I24[15:5],\<const0> ,I24[4:0]}),
        .PIPETX2EQCONTROL(PIPETX2EQCONTROL),
        .PIPETX2EQDEEMPH(PIPETX2EQDEEMPH),
        .PIPETX2EQDONE(I16),
        .PIPETX2EQPRESET(PIPETX2EQPRESET),
        .PIPETX2POWERDOWN(PIPE_POWERDOWN[5:4]),
        .PIPETX2STARTBLOCK(n_55_PCIE_3_0_i),
        .PIPETX2SYNCHEADER({n_569_PCIE_3_0_i,n_570_PCIE_3_0_i}),
        .PIPETX3CHARISK(PIPE_TXDATAK[7:6]),
        .PIPETX3COMPLIANCE(PIPE_TXCOMPLIANCE[3]),
        .PIPETX3DATA(PIPE_TXDATA[127:96]),
        .PIPETX3DATAVALID(n_57_PCIE_3_0_i),
        .PIPETX3ELECIDLE(PIPE_TXELECIDLE[3]),
        .PIPETX3EQCOEFF({\<const0> ,I25[15:5],\<const0> ,I25[4:0]}),
        .PIPETX3EQCONTROL(PIPETX3EQCONTROL),
        .PIPETX3EQDEEMPH(PIPETX3EQDEEMPH),
        .PIPETX3EQDONE(I17),
        .PIPETX3EQPRESET(PIPETX3EQPRESET),
        .PIPETX3POWERDOWN(PIPE_POWERDOWN[7:6]),
        .PIPETX3STARTBLOCK(n_59_PCIE_3_0_i),
        .PIPETX3SYNCHEADER({n_577_PCIE_3_0_i,n_578_PCIE_3_0_i}),
        .PIPETX4CHARISK(PIPE_TXDATAK[9:8]),
        .PIPETX4COMPLIANCE(PIPE_TXCOMPLIANCE[4]),
        .PIPETX4DATA(PIPE_TXDATA[159:128]),
        .PIPETX4DATAVALID(n_61_PCIE_3_0_i),
        .PIPETX4ELECIDLE(PIPE_TXELECIDLE[4]),
        .PIPETX4EQCOEFF({\<const0> ,I26[15:5],\<const0> ,I26[4:0]}),
        .PIPETX4EQCONTROL(PIPETX4EQCONTROL),
        .PIPETX4EQDEEMPH(PIPETX4EQDEEMPH),
        .PIPETX4EQDONE(I18),
        .PIPETX4EQPRESET(PIPETX4EQPRESET),
        .PIPETX4POWERDOWN(PIPE_POWERDOWN[9:8]),
        .PIPETX4STARTBLOCK(n_63_PCIE_3_0_i),
        .PIPETX4SYNCHEADER({n_585_PCIE_3_0_i,n_586_PCIE_3_0_i}),
        .PIPETX5CHARISK(PIPE_TXDATAK[11:10]),
        .PIPETX5COMPLIANCE(PIPE_TXCOMPLIANCE[5]),
        .PIPETX5DATA(PIPE_TXDATA[191:160]),
        .PIPETX5DATAVALID(n_65_PCIE_3_0_i),
        .PIPETX5ELECIDLE(PIPE_TXELECIDLE[5]),
        .PIPETX5EQCOEFF({\<const0> ,I27[15:5],\<const0> ,I27[4:0]}),
        .PIPETX5EQCONTROL(PIPETX5EQCONTROL),
        .PIPETX5EQDEEMPH(PIPETX5EQDEEMPH),
        .PIPETX5EQDONE(I19),
        .PIPETX5EQPRESET(PIPETX5EQPRESET),
        .PIPETX5POWERDOWN(PIPE_POWERDOWN[11:10]),
        .PIPETX5STARTBLOCK(n_67_PCIE_3_0_i),
        .PIPETX5SYNCHEADER({n_593_PCIE_3_0_i,n_594_PCIE_3_0_i}),
        .PIPETX6CHARISK(PIPE_TXDATAK[13:12]),
        .PIPETX6COMPLIANCE(PIPE_TXCOMPLIANCE[6]),
        .PIPETX6DATA(PIPE_TXDATA[223:192]),
        .PIPETX6DATAVALID(n_69_PCIE_3_0_i),
        .PIPETX6ELECIDLE(PIPE_TXELECIDLE[6]),
        .PIPETX6EQCOEFF({\<const0> ,I28[15:5],\<const0> ,I28[4:0]}),
        .PIPETX6EQCONTROL(PIPETX6EQCONTROL),
        .PIPETX6EQDEEMPH(PIPETX6EQDEEMPH),
        .PIPETX6EQDONE(I20),
        .PIPETX6EQPRESET(PIPETX6EQPRESET),
        .PIPETX6POWERDOWN(PIPE_POWERDOWN[13:12]),
        .PIPETX6STARTBLOCK(n_71_PCIE_3_0_i),
        .PIPETX6SYNCHEADER({n_601_PCIE_3_0_i,n_602_PCIE_3_0_i}),
        .PIPETX7CHARISK(PIPE_TXDATAK[15:14]),
        .PIPETX7COMPLIANCE(PIPE_TXCOMPLIANCE[7]),
        .PIPETX7DATA(PIPE_TXDATA[255:224]),
        .PIPETX7DATAVALID(n_73_PCIE_3_0_i),
        .PIPETX7ELECIDLE(PIPE_TXELECIDLE[7]),
        .PIPETX7EQCOEFF({\<const0> ,I29[15:5],\<const0> ,I29[4:0]}),
        .PIPETX7EQCONTROL(PIPETX7EQCONTROL),
        .PIPETX7EQDEEMPH(PIPETX7EQDEEMPH),
        .PIPETX7EQDONE(I21),
        .PIPETX7EQPRESET(PIPETX7EQPRESET),
        .PIPETX7POWERDOWN(PIPE_POWERDOWN[15:14]),
        .PIPETX7STARTBLOCK(n_75_PCIE_3_0_i),
        .PIPETX7SYNCHEADER({n_609_PCIE_3_0_i,n_610_PCIE_3_0_i}),
        .PIPETXDEEMPH(PIPETXDEEMPH),
        .PIPETXMARGIN(PIPETXMARGIN),
        .PIPETXRATE(PIPETXRATE),
        .PIPETXRCVRDET(PIPETXRCVRDET),
        .PIPETXRESET(pipe_tx_reset),
        .PIPETXSWING(PIPETXSWING),
        .PLDISABLESCRAMBLER(\<const0> ),
        .PLEQINPROGRESS(n_80_PCIE_3_0_i),
        .PLEQPHASE({n_613_PCIE_3_0_i,n_614_PCIE_3_0_i}),
        .PLEQRESETEIEOSCOUNT(\<const0> ),
        .PLGEN3PCSDISABLE(\<const0> ),
        .PLGEN3PCSRXSLIDE(PLGEN3PCSRXSLIDE),
        .PLGEN3PCSRXSYNCDONE(PLGEN3PCSRXSYNCDONE),
        .RECCLK(pipe_rxusrclk_in),
        .RESETN(reset_n),
        .SAXISCCTDATA(s_axis_cc_tdata),
        .SAXISCCTKEEP(s_axis_cc_tkeep),
        .SAXISCCTLAST(s_axis_cc_tlast),
        .SAXISCCTREADY(s_axis_cc_tready),
        .SAXISCCTUSER(s_axis_cc_tuser),
        .SAXISCCTVALID(s_axis_cc_tvalid),
        .SAXISRQTDATA(s_axis_rq_tdata),
        .SAXISRQTKEEP(s_axis_rq_tkeep),
        .SAXISRQTLAST(s_axis_rq_tlast),
        .SAXISRQTREADY(s_axis_rq_tready),
        .SAXISRQTUSER(s_axis_rq_tuser),
        .SAXISRQTVALID(s_axis_rq_tvalid),
        .USERCLK(pipe_userclk2_in));
VCC VCC
       (.P(\<const1> ));
vc709_pcie_x8_gen3vc709_pcie_x8_gen3_pcie_bram_7vx pcie_bram_7vx_i
       (.MICOMPLETIONRAMREADDATA({mim_cpl_rdop[15],mim_cpl_rdata[127:120],mim_cpl_rdop[14],mim_cpl_rdata[119:112],mim_cpl_rdop[13],mim_cpl_rdata[111:104],mim_cpl_rdop[12],mim_cpl_rdata[103:96],mim_cpl_rdop[11],mim_cpl_rdata[95:88],mim_cpl_rdop[10],mim_cpl_rdata[87:80],mim_cpl_rdop[9],mim_cpl_rdata[79:72],mim_cpl_rdop[8],mim_cpl_rdata[71:64],mim_cpl_rdop[7],mim_cpl_rdata[63:56],mim_cpl_rdop[6],mim_cpl_rdata[55:48],mim_cpl_rdop[5],mim_cpl_rdata[47:40],mim_cpl_rdop[4],mim_cpl_rdata[39:32],mim_cpl_rdop[3],mim_cpl_rdata[31:24],mim_cpl_rdop[2],mim_cpl_rdata[23:16],mim_cpl_rdop[1],mim_cpl_rdata[15:8],mim_cpl_rdop[0],mim_cpl_rdata[7:0]}),
        .MICOMPLETIONRAMREADENABLEL(MICOMPLETIONRAMREADENABLEL),
        .MICOMPLETIONRAMWRITEENABLEL(MICOMPLETIONRAMWRITEENABLEL),
        .MIREPLAYRAMADDRESS(MIREPLAYRAMADDRESS),
        .MIREPLAYRAMREADDATA({mim_rep_rdop[15],mim_rep_rdata[127:120],mim_rep_rdop[14],mim_rep_rdata[119:112],mim_rep_rdop[13],mim_rep_rdata[111:104],mim_rep_rdop[12],mim_rep_rdata[103:96],mim_rep_rdop[11],mim_rep_rdata[95:88],mim_rep_rdop[10],mim_rep_rdata[87:80],mim_rep_rdop[9],mim_rep_rdata[79:72],mim_rep_rdop[8],mim_rep_rdata[71:64],mim_rep_rdop[7],mim_rep_rdata[63:56],mim_rep_rdop[6],mim_rep_rdata[55:48],mim_rep_rdop[5],mim_rep_rdata[47:40],mim_rep_rdop[4],mim_rep_rdata[39:32],mim_rep_rdop[3],mim_rep_rdata[31:24],mim_rep_rdop[2],mim_rep_rdata[23:16],mim_rep_rdop[1],mim_rep_rdata[15:8],mim_rep_rdop[0],mim_rep_rdata[7:0]}),
        .MIREPLAYRAMWRITEDATA(MIREPLAYRAMWRITEDATA),
        .MIREPLAYRAMWRITEENABLE(MIREPLAYRAMWRITEENABLE),
        .MIREQUESTRAMREADDATA({mim_req_rdop[15],mim_req_rdata[127:120],mim_req_rdop[14],mim_req_rdata[119:112],mim_req_rdop[13],mim_req_rdata[111:104],mim_req_rdop[12],mim_req_rdata[103:96],mim_req_rdop[11],mim_req_rdata[95:88],mim_req_rdop[10],mim_req_rdata[87:80],mim_req_rdop[9],mim_req_rdata[79:72],mim_req_rdop[8],mim_req_rdata[71:64],mim_req_rdop[7],mim_req_rdata[63:56],mim_req_rdop[6],mim_req_rdata[55:48],mim_req_rdop[5],mim_req_rdata[47:40],mim_req_rdop[4],mim_req_rdata[39:32],mim_req_rdop[3],mim_req_rdata[31:24],mim_req_rdop[2],mim_req_rdata[23:16],mim_req_rdop[1],mim_req_rdata[15:8],mim_req_rdop[0],mim_req_rdata[7:0]}),
        .MIREQUESTRAMREADENABLE(MIREQUESTRAMREADENABLE),
        .MIREQUESTRAMWRITEDATA(MIREQUESTRAMWRITEDATA),
        .MIREQUESTRAMWRITEENABLE(MIREQUESTRAMWRITEENABLE),
        .mi_cpl_raddr0_i(MICOMPLETIONRAMREADADDRESSAL[8:0]),
        .mi_cpl_raddr1_i(MICOMPLETIONRAMREADADDRESSBL[8:0]),
        .mi_cpl_waddr0_i(MICOMPLETIONRAMWRITEADDRESSAL[8:0]),
        .mi_cpl_waddr1_i(MICOMPLETIONRAMWRITEADDRESSBL[8:0]),
        .mi_cpl_wdata_i({MICOMPLETIONRAMWRITEDATAU[70:63],MICOMPLETIONRAMWRITEDATAU[61:54],MICOMPLETIONRAMWRITEDATAU[52:45],MICOMPLETIONRAMWRITEDATAU[43:36],MICOMPLETIONRAMWRITEDATAU[34:27],MICOMPLETIONRAMWRITEDATAU[25:18],MICOMPLETIONRAMWRITEDATAU[16:9],MICOMPLETIONRAMWRITEDATAU[7:0],MICOMPLETIONRAMWRITEDATAL[70:63],MICOMPLETIONRAMWRITEDATAL[61:54],MICOMPLETIONRAMWRITEDATAL[52:45],MICOMPLETIONRAMWRITEDATAL[43:36],MICOMPLETIONRAMWRITEDATAL[34:27],MICOMPLETIONRAMWRITEDATAL[25:18],MICOMPLETIONRAMWRITEDATAL[16:9],MICOMPLETIONRAMWRITEDATAL[7:0]}),
        .mi_cpl_wdip_i({MICOMPLETIONRAMWRITEDATAU[71],MICOMPLETIONRAMWRITEDATAU[62],MICOMPLETIONRAMWRITEDATAU[53],MICOMPLETIONRAMWRITEDATAU[44],MICOMPLETIONRAMWRITEDATAU[35],MICOMPLETIONRAMWRITEDATAU[26],MICOMPLETIONRAMWRITEDATAU[17],MICOMPLETIONRAMWRITEDATAU[8],MICOMPLETIONRAMWRITEDATAL[71],MICOMPLETIONRAMWRITEDATAL[62],MICOMPLETIONRAMWRITEDATAL[53],MICOMPLETIONRAMWRITEDATAL[44],MICOMPLETIONRAMWRITEDATAL[35],MICOMPLETIONRAMWRITEDATAL[26],MICOMPLETIONRAMWRITEDATAL[17],MICOMPLETIONRAMWRITEDATAL[8]}),
        .mi_req_raddr0_i(MIREQUESTRAMREADADDRESSA),
        .mi_req_raddr1_i(MIREQUESTRAMREADADDRESSB),
        .mi_req_waddr0_i(MIREQUESTRAMWRITEADDRESSA),
        .mi_req_waddr1_i(MIREQUESTRAMWRITEADDRESSB),
        .pipe_userclk1_in(pipe_userclk1_in));
LUT2 #(
    .INIT(4'h8)) 
     user_lnk_up_INST_0
       (.I0(cfg_phy_link_status[0]),
        .I1(cfg_phy_link_status[1]),
        .O(user_lnk_up));
LUT2 #(
    .INIT(4'hE)) 
     user_reset_i_1
       (.I0(sys_reset),
        .I1(cfg_hot_reset_out),
        .O(O2));
LUT3 #(
    .INIT(8'h8A)) 
     user_reset_int_i_1
       (.I0(user_reset_int),
        .I1(cfg_phy_link_down),
        .I2(cfg_phy_link_status[1]),
        .O(O1));
endmodule

module vc709_pcie_x8_gen3vc709_pcie_x8_gen3_pcie_bram_7vx
   (MIREPLAYRAMREADDATA,
    MIREQUESTRAMREADDATA,
    MICOMPLETIONRAMREADDATA,
    pipe_userclk1_in,
    MIREPLAYRAMADDRESS,
    MIREPLAYRAMWRITEDATA,
    MIREPLAYRAMWRITEENABLE,
    MIREQUESTRAMREADENABLE,
    mi_req_raddr0_i,
    mi_req_waddr0_i,
    MIREQUESTRAMWRITEDATA,
    MIREQUESTRAMWRITEENABLE,
    mi_req_raddr1_i,
    mi_req_waddr1_i,
    MICOMPLETIONRAMREADENABLEL,
    mi_cpl_raddr0_i,
    mi_cpl_waddr0_i,
    mi_cpl_wdata_i,
    mi_cpl_wdip_i,
    MICOMPLETIONRAMWRITEENABLEL,
    mi_cpl_raddr1_i,
    mi_cpl_waddr1_i);
  output [143:0]MIREPLAYRAMREADDATA;
  output [143:0]MIREQUESTRAMREADDATA;
  output [143:0]MICOMPLETIONRAMREADDATA;
  input pipe_userclk1_in;
  input [8:0]MIREPLAYRAMADDRESS;
  input [143:0]MIREPLAYRAMWRITEDATA;
  input [1:0]MIREPLAYRAMWRITEENABLE;
  input [3:0]MIREQUESTRAMREADENABLE;
  input [8:0]mi_req_raddr0_i;
  input [8:0]mi_req_waddr0_i;
  input [143:0]MIREQUESTRAMWRITEDATA;
  input [3:0]MIREQUESTRAMWRITEENABLE;
  input [8:0]mi_req_raddr1_i;
  input [8:0]mi_req_waddr1_i;
  input [3:0]MICOMPLETIONRAMREADENABLEL;
  input [8:0]mi_cpl_raddr0_i;
  input [8:0]mi_cpl_waddr0_i;
  input [127:0]mi_cpl_wdata_i;
  input [15:0]mi_cpl_wdip_i;
  input [3:0]MICOMPLETIONRAMWRITEENABLEL;
  input [8:0]mi_cpl_raddr1_i;
  input [8:0]mi_cpl_waddr1_i;

  wire [143:0]MICOMPLETIONRAMREADDATA;
  wire [3:0]MICOMPLETIONRAMREADENABLEL;
  wire [3:0]MICOMPLETIONRAMWRITEENABLEL;
  wire [8:0]MIREPLAYRAMADDRESS;
  wire [143:0]MIREPLAYRAMREADDATA;
  wire [143:0]MIREPLAYRAMWRITEDATA;
  wire [1:0]MIREPLAYRAMWRITEENABLE;
  wire [143:0]MIREQUESTRAMREADDATA;
  wire [3:0]MIREQUESTRAMREADENABLE;
  wire [143:0]MIREQUESTRAMWRITEDATA;
  wire [3:0]MIREQUESTRAMWRITEENABLE;
  wire [8:0]mi_cpl_raddr0_i;
  wire [8:0]mi_cpl_raddr1_i;
  wire [8:0]mi_cpl_waddr0_i;
  wire [8:0]mi_cpl_waddr1_i;
  wire [127:0]mi_cpl_wdata_i;
  wire [15:0]mi_cpl_wdip_i;
  wire [8:0]mi_req_raddr0_i;
  wire [8:0]mi_req_raddr1_i;
  wire [8:0]mi_req_waddr0_i;
  wire [8:0]mi_req_waddr1_i;
  wire pipe_userclk1_in;

vc709_pcie_x8_gen3vc709_pcie_x8_gen3_pcie_bram_7vx_cpl cpl_fifo
       (.MICOMPLETIONRAMREADDATA(MICOMPLETIONRAMREADDATA),
        .MICOMPLETIONRAMREADENABLEL(MICOMPLETIONRAMREADENABLEL),
        .MICOMPLETIONRAMWRITEENABLEL(MICOMPLETIONRAMWRITEENABLEL),
        .mi_cpl_raddr0_i(mi_cpl_raddr0_i),
        .mi_cpl_raddr1_i(mi_cpl_raddr1_i),
        .mi_cpl_waddr0_i(mi_cpl_waddr0_i),
        .mi_cpl_waddr1_i(mi_cpl_waddr1_i),
        .mi_cpl_wdata_i(mi_cpl_wdata_i),
        .mi_cpl_wdip_i(mi_cpl_wdip_i),
        .pipe_userclk1_in(pipe_userclk1_in));
vc709_pcie_x8_gen3vc709_pcie_x8_gen3_pcie_bram_7vx_rep replay_buffer
       (.MIREPLAYRAMADDRESS(MIREPLAYRAMADDRESS),
        .MIREPLAYRAMREADDATA(MIREPLAYRAMREADDATA),
        .MIREPLAYRAMWRITEDATA(MIREPLAYRAMWRITEDATA),
        .MIREPLAYRAMWRITEENABLE(MIREPLAYRAMWRITEENABLE),
        .pipe_userclk1_in(pipe_userclk1_in));
vc709_pcie_x8_gen3vc709_pcie_x8_gen3_pcie_bram_7vx_req req_fifo
       (.MIREQUESTRAMREADDATA(MIREQUESTRAMREADDATA),
        .MIREQUESTRAMREADENABLE(MIREQUESTRAMREADENABLE),
        .MIREQUESTRAMWRITEDATA(MIREQUESTRAMWRITEDATA),
        .MIREQUESTRAMWRITEENABLE(MIREQUESTRAMWRITEENABLE),
        .mi_req_raddr0_i(mi_req_raddr0_i),
        .mi_req_raddr1_i(mi_req_raddr1_i),
        .mi_req_waddr0_i(mi_req_waddr0_i),
        .mi_req_waddr1_i(mi_req_waddr1_i),
        .pipe_userclk1_in(pipe_userclk1_in));
endmodule

module vc709_pcie_x8_gen3vc709_pcie_x8_gen3_pcie_bram_7vx_8k
   (MIREQUESTRAMREADDATA,
    pipe_userclk1_in,
    MIREQUESTRAMREADENABLE,
    mi_req_raddr0_i,
    mi_req_waddr0_i,
    MIREQUESTRAMWRITEDATA,
    MIREQUESTRAMWRITEENABLE,
    mi_req_raddr1_i,
    mi_req_waddr1_i);
  output [143:0]MIREQUESTRAMREADDATA;
  input pipe_userclk1_in;
  input [3:0]MIREQUESTRAMREADENABLE;
  input [8:0]mi_req_raddr0_i;
  input [8:0]mi_req_waddr0_i;
  input [143:0]MIREQUESTRAMWRITEDATA;
  input [3:0]MIREQUESTRAMWRITEENABLE;
  input [8:0]mi_req_raddr1_i;
  input [8:0]mi_req_waddr1_i;

  wire \<const0> ;
  wire \<const1> ;
  wire [143:0]MIREQUESTRAMREADDATA;
  wire [3:0]MIREQUESTRAMREADENABLE;
  wire [143:0]MIREQUESTRAMWRITEDATA;
  wire [3:0]MIREQUESTRAMWRITEENABLE;
  wire [8:0]mi_req_raddr0_i;
  wire [8:0]mi_req_raddr1_i;
  wire [8:0]mi_req_waddr0_i;
  wire [8:0]mi_req_waddr1_i;
  wire pipe_userclk1_in;

GND GND
       (.G(\<const0> ));
(* BOX_TYPE = "PRIMITIVE" *) 
   RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
     \RAMB18E1[0].u_fifo 
       (.ADDRARDADDR({mi_req_raddr0_i,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ADDRBWRADDR({mi_req_waddr0_i,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .CLKARDCLK(pipe_userclk1_in),
        .CLKBWRCLK(pipe_userclk1_in),
        .DIADI({MIREQUESTRAMWRITEDATA[16:9],MIREQUESTRAMWRITEDATA[7:0]}),
        .DIBDI({MIREQUESTRAMWRITEDATA[34:27],MIREQUESTRAMWRITEDATA[25:18]}),
        .DIPADIP({MIREQUESTRAMWRITEDATA[17],MIREQUESTRAMWRITEDATA[8]}),
        .DIPBDIP({MIREQUESTRAMWRITEDATA[35],MIREQUESTRAMWRITEDATA[26]}),
        .DOADO({MIREQUESTRAMREADDATA[16:9],MIREQUESTRAMREADDATA[7:0]}),
        .DOBDO({MIREQUESTRAMREADDATA[34:27],MIREQUESTRAMREADDATA[25:18]}),
        .DOPADOP({MIREQUESTRAMREADDATA[17],MIREQUESTRAMREADDATA[8]}),
        .DOPBDOP({MIREQUESTRAMREADDATA[35],MIREQUESTRAMREADDATA[26]}),
        .ENARDEN(MIREQUESTRAMREADENABLE[0]),
        .ENBWREN(\<const1> ),
        .REGCEAREGCE(\<const1> ),
        .REGCEB(\<const0> ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(\<const0> ),
        .RSTREGARSTREG(\<const0> ),
        .RSTREGB(\<const0> ),
        .WEA({\<const0> ,\<const0> }),
        .WEBWE({MIREQUESTRAMWRITEENABLE[0],MIREQUESTRAMWRITEENABLE[0],MIREQUESTRAMWRITEENABLE[0],MIREQUESTRAMWRITEENABLE[0]}));
(* BOX_TYPE = "PRIMITIVE" *) 
   RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
     \RAMB18E1[1].u_fifo 
       (.ADDRARDADDR({mi_req_raddr0_i,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ADDRBWRADDR({mi_req_waddr0_i,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .CLKARDCLK(pipe_userclk1_in),
        .CLKBWRCLK(pipe_userclk1_in),
        .DIADI({MIREQUESTRAMWRITEDATA[52:45],MIREQUESTRAMWRITEDATA[43:36]}),
        .DIBDI({MIREQUESTRAMWRITEDATA[70:63],MIREQUESTRAMWRITEDATA[61:54]}),
        .DIPADIP({MIREQUESTRAMWRITEDATA[53],MIREQUESTRAMWRITEDATA[44]}),
        .DIPBDIP({MIREQUESTRAMWRITEDATA[71],MIREQUESTRAMWRITEDATA[62]}),
        .DOADO({MIREQUESTRAMREADDATA[52:45],MIREQUESTRAMREADDATA[43:36]}),
        .DOBDO({MIREQUESTRAMREADDATA[70:63],MIREQUESTRAMREADDATA[61:54]}),
        .DOPADOP({MIREQUESTRAMREADDATA[53],MIREQUESTRAMREADDATA[44]}),
        .DOPBDOP({MIREQUESTRAMREADDATA[71],MIREQUESTRAMREADDATA[62]}),
        .ENARDEN(MIREQUESTRAMREADENABLE[1]),
        .ENBWREN(\<const1> ),
        .REGCEAREGCE(\<const1> ),
        .REGCEB(\<const0> ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(\<const0> ),
        .RSTREGARSTREG(\<const0> ),
        .RSTREGB(\<const0> ),
        .WEA({\<const0> ,\<const0> }),
        .WEBWE({MIREQUESTRAMWRITEENABLE[1],MIREQUESTRAMWRITEENABLE[1],MIREQUESTRAMWRITEENABLE[1],MIREQUESTRAMWRITEENABLE[1]}));
(* BOX_TYPE = "PRIMITIVE" *) 
   RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
     \RAMB18E1[2].u_fifo 
       (.ADDRARDADDR({mi_req_raddr1_i,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ADDRBWRADDR({mi_req_waddr1_i,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .CLKARDCLK(pipe_userclk1_in),
        .CLKBWRCLK(pipe_userclk1_in),
        .DIADI({MIREQUESTRAMWRITEDATA[88:81],MIREQUESTRAMWRITEDATA[79:72]}),
        .DIBDI({MIREQUESTRAMWRITEDATA[106:99],MIREQUESTRAMWRITEDATA[97:90]}),
        .DIPADIP({MIREQUESTRAMWRITEDATA[89],MIREQUESTRAMWRITEDATA[80]}),
        .DIPBDIP({MIREQUESTRAMWRITEDATA[107],MIREQUESTRAMWRITEDATA[98]}),
        .DOADO({MIREQUESTRAMREADDATA[88:81],MIREQUESTRAMREADDATA[79:72]}),
        .DOBDO({MIREQUESTRAMREADDATA[106:99],MIREQUESTRAMREADDATA[97:90]}),
        .DOPADOP({MIREQUESTRAMREADDATA[89],MIREQUESTRAMREADDATA[80]}),
        .DOPBDOP({MIREQUESTRAMREADDATA[107],MIREQUESTRAMREADDATA[98]}),
        .ENARDEN(MIREQUESTRAMREADENABLE[2]),
        .ENBWREN(\<const1> ),
        .REGCEAREGCE(\<const1> ),
        .REGCEB(\<const0> ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(\<const0> ),
        .RSTREGARSTREG(\<const0> ),
        .RSTREGB(\<const0> ),
        .WEA({\<const0> ,\<const0> }),
        .WEBWE({MIREQUESTRAMWRITEENABLE[2],MIREQUESTRAMWRITEENABLE[2],MIREQUESTRAMWRITEENABLE[2],MIREQUESTRAMWRITEENABLE[2]}));
(* BOX_TYPE = "PRIMITIVE" *) 
   RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
     \RAMB18E1[3].u_fifo 
       (.ADDRARDADDR({mi_req_raddr1_i,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ADDRBWRADDR({mi_req_waddr1_i,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .CLKARDCLK(pipe_userclk1_in),
        .CLKBWRCLK(pipe_userclk1_in),
        .DIADI({MIREQUESTRAMWRITEDATA[124:117],MIREQUESTRAMWRITEDATA[115:108]}),
        .DIBDI({MIREQUESTRAMWRITEDATA[142:135],MIREQUESTRAMWRITEDATA[133:126]}),
        .DIPADIP({MIREQUESTRAMWRITEDATA[125],MIREQUESTRAMWRITEDATA[116]}),
        .DIPBDIP({MIREQUESTRAMWRITEDATA[143],MIREQUESTRAMWRITEDATA[134]}),
        .DOADO({MIREQUESTRAMREADDATA[124:117],MIREQUESTRAMREADDATA[115:108]}),
        .DOBDO({MIREQUESTRAMREADDATA[142:135],MIREQUESTRAMREADDATA[133:126]}),
        .DOPADOP({MIREQUESTRAMREADDATA[125],MIREQUESTRAMREADDATA[116]}),
        .DOPBDOP({MIREQUESTRAMREADDATA[143],MIREQUESTRAMREADDATA[134]}),
        .ENARDEN(MIREQUESTRAMREADENABLE[3]),
        .ENBWREN(\<const1> ),
        .REGCEAREGCE(\<const1> ),
        .REGCEB(\<const0> ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(\<const0> ),
        .RSTREGARSTREG(\<const0> ),
        .RSTREGB(\<const0> ),
        .WEA({\<const0> ,\<const0> }),
        .WEBWE({MIREQUESTRAMWRITEENABLE[3],MIREQUESTRAMWRITEENABLE[3],MIREQUESTRAMWRITEENABLE[3],MIREQUESTRAMWRITEENABLE[3]}));
VCC VCC
       (.P(\<const1> ));
endmodule

(* ORIG_REF_NAME = "vc709_pcie_x8_gen3_pcie_bram_7vx_8k" *) 
module vc709_pcie_x8_gen3vc709_pcie_x8_gen3_pcie_bram_7vx_8k__parameterized0
   (MICOMPLETIONRAMREADDATA,
    pipe_userclk1_in,
    MICOMPLETIONRAMREADENABLEL,
    mi_cpl_raddr0_i,
    mi_cpl_waddr0_i,
    mi_cpl_wdata_i,
    mi_cpl_wdip_i,
    MICOMPLETIONRAMWRITEENABLEL,
    mi_cpl_raddr1_i,
    mi_cpl_waddr1_i);
  output [143:0]MICOMPLETIONRAMREADDATA;
  input pipe_userclk1_in;
  input [3:0]MICOMPLETIONRAMREADENABLEL;
  input [8:0]mi_cpl_raddr0_i;
  input [8:0]mi_cpl_waddr0_i;
  input [127:0]mi_cpl_wdata_i;
  input [15:0]mi_cpl_wdip_i;
  input [3:0]MICOMPLETIONRAMWRITEENABLEL;
  input [8:0]mi_cpl_raddr1_i;
  input [8:0]mi_cpl_waddr1_i;

  wire \<const0> ;
  wire \<const1> ;
  wire [143:0]MICOMPLETIONRAMREADDATA;
  wire [3:0]MICOMPLETIONRAMREADENABLEL;
  wire [3:0]MICOMPLETIONRAMWRITEENABLEL;
  wire [8:0]mi_cpl_raddr0_i;
  wire [8:0]mi_cpl_raddr1_i;
  wire [8:0]mi_cpl_waddr0_i;
  wire [8:0]mi_cpl_waddr1_i;
  wire [127:0]mi_cpl_wdata_i;
  wire [15:0]mi_cpl_wdip_i;
  wire pipe_userclk1_in;

GND GND
       (.G(\<const0> ));
(* BOX_TYPE = "PRIMITIVE" *) 
   RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
     \RAMB18E1[0].u_fifo 
       (.ADDRARDADDR({mi_cpl_raddr0_i,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ADDRBWRADDR({mi_cpl_waddr0_i,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .CLKARDCLK(pipe_userclk1_in),
        .CLKBWRCLK(pipe_userclk1_in),
        .DIADI(mi_cpl_wdata_i[15:0]),
        .DIBDI(mi_cpl_wdata_i[31:16]),
        .DIPADIP(mi_cpl_wdip_i[1:0]),
        .DIPBDIP(mi_cpl_wdip_i[3:2]),
        .DOADO({MICOMPLETIONRAMREADDATA[16:9],MICOMPLETIONRAMREADDATA[7:0]}),
        .DOBDO({MICOMPLETIONRAMREADDATA[34:27],MICOMPLETIONRAMREADDATA[25:18]}),
        .DOPADOP({MICOMPLETIONRAMREADDATA[17],MICOMPLETIONRAMREADDATA[8]}),
        .DOPBDOP({MICOMPLETIONRAMREADDATA[35],MICOMPLETIONRAMREADDATA[26]}),
        .ENARDEN(MICOMPLETIONRAMREADENABLEL[0]),
        .ENBWREN(\<const1> ),
        .REGCEAREGCE(\<const1> ),
        .REGCEB(\<const0> ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(\<const0> ),
        .RSTREGARSTREG(\<const0> ),
        .RSTREGB(\<const0> ),
        .WEA({\<const0> ,\<const0> }),
        .WEBWE({MICOMPLETIONRAMWRITEENABLEL[0],MICOMPLETIONRAMWRITEENABLEL[0],MICOMPLETIONRAMWRITEENABLEL[0],MICOMPLETIONRAMWRITEENABLEL[0]}));
(* BOX_TYPE = "PRIMITIVE" *) 
   RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
     \RAMB18E1[1].u_fifo 
       (.ADDRARDADDR({mi_cpl_raddr0_i,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ADDRBWRADDR({mi_cpl_waddr0_i,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .CLKARDCLK(pipe_userclk1_in),
        .CLKBWRCLK(pipe_userclk1_in),
        .DIADI(mi_cpl_wdata_i[47:32]),
        .DIBDI(mi_cpl_wdata_i[63:48]),
        .DIPADIP(mi_cpl_wdip_i[5:4]),
        .DIPBDIP(mi_cpl_wdip_i[7:6]),
        .DOADO({MICOMPLETIONRAMREADDATA[52:45],MICOMPLETIONRAMREADDATA[43:36]}),
        .DOBDO({MICOMPLETIONRAMREADDATA[70:63],MICOMPLETIONRAMREADDATA[61:54]}),
        .DOPADOP({MICOMPLETIONRAMREADDATA[53],MICOMPLETIONRAMREADDATA[44]}),
        .DOPBDOP({MICOMPLETIONRAMREADDATA[71],MICOMPLETIONRAMREADDATA[62]}),
        .ENARDEN(MICOMPLETIONRAMREADENABLEL[1]),
        .ENBWREN(\<const1> ),
        .REGCEAREGCE(\<const1> ),
        .REGCEB(\<const0> ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(\<const0> ),
        .RSTREGARSTREG(\<const0> ),
        .RSTREGB(\<const0> ),
        .WEA({\<const0> ,\<const0> }),
        .WEBWE({MICOMPLETIONRAMWRITEENABLEL[1],MICOMPLETIONRAMWRITEENABLEL[1],MICOMPLETIONRAMWRITEENABLEL[1],MICOMPLETIONRAMWRITEENABLEL[1]}));
(* BOX_TYPE = "PRIMITIVE" *) 
   RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
     \RAMB18E1[2].u_fifo 
       (.ADDRARDADDR({mi_cpl_raddr1_i,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ADDRBWRADDR({mi_cpl_waddr1_i,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .CLKARDCLK(pipe_userclk1_in),
        .CLKBWRCLK(pipe_userclk1_in),
        .DIADI(mi_cpl_wdata_i[79:64]),
        .DIBDI(mi_cpl_wdata_i[95:80]),
        .DIPADIP(mi_cpl_wdip_i[9:8]),
        .DIPBDIP(mi_cpl_wdip_i[11:10]),
        .DOADO({MICOMPLETIONRAMREADDATA[88:81],MICOMPLETIONRAMREADDATA[79:72]}),
        .DOBDO({MICOMPLETIONRAMREADDATA[106:99],MICOMPLETIONRAMREADDATA[97:90]}),
        .DOPADOP({MICOMPLETIONRAMREADDATA[89],MICOMPLETIONRAMREADDATA[80]}),
        .DOPBDOP({MICOMPLETIONRAMREADDATA[107],MICOMPLETIONRAMREADDATA[98]}),
        .ENARDEN(MICOMPLETIONRAMREADENABLEL[2]),
        .ENBWREN(\<const1> ),
        .REGCEAREGCE(\<const1> ),
        .REGCEB(\<const0> ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(\<const0> ),
        .RSTREGARSTREG(\<const0> ),
        .RSTREGB(\<const0> ),
        .WEA({\<const0> ,\<const0> }),
        .WEBWE({MICOMPLETIONRAMWRITEENABLEL[2],MICOMPLETIONRAMWRITEENABLEL[2],MICOMPLETIONRAMWRITEENABLEL[2],MICOMPLETIONRAMWRITEENABLEL[2]}));
(* BOX_TYPE = "PRIMITIVE" *) 
   RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
     \RAMB18E1[3].u_fifo 
       (.ADDRARDADDR({mi_cpl_raddr1_i,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ADDRBWRADDR({mi_cpl_waddr1_i,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .CLKARDCLK(pipe_userclk1_in),
        .CLKBWRCLK(pipe_userclk1_in),
        .DIADI(mi_cpl_wdata_i[111:96]),
        .DIBDI(mi_cpl_wdata_i[127:112]),
        .DIPADIP(mi_cpl_wdip_i[13:12]),
        .DIPBDIP(mi_cpl_wdip_i[15:14]),
        .DOADO({MICOMPLETIONRAMREADDATA[124:117],MICOMPLETIONRAMREADDATA[115:108]}),
        .DOBDO({MICOMPLETIONRAMREADDATA[142:135],MICOMPLETIONRAMREADDATA[133:126]}),
        .DOPADOP({MICOMPLETIONRAMREADDATA[125],MICOMPLETIONRAMREADDATA[116]}),
        .DOPBDOP({MICOMPLETIONRAMREADDATA[143],MICOMPLETIONRAMREADDATA[134]}),
        .ENARDEN(MICOMPLETIONRAMREADENABLEL[3]),
        .ENBWREN(\<const1> ),
        .REGCEAREGCE(\<const1> ),
        .REGCEB(\<const0> ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(\<const0> ),
        .RSTREGARSTREG(\<const0> ),
        .RSTREGB(\<const0> ),
        .WEA({\<const0> ,\<const0> }),
        .WEBWE({MICOMPLETIONRAMWRITEENABLEL[3],MICOMPLETIONRAMWRITEENABLEL[3],MICOMPLETIONRAMWRITEENABLEL[3],MICOMPLETIONRAMWRITEENABLEL[3]}));
VCC VCC
       (.P(\<const1> ));
endmodule

module vc709_pcie_x8_gen3vc709_pcie_x8_gen3_pcie_bram_7vx_cpl
   (MICOMPLETIONRAMREADDATA,
    pipe_userclk1_in,
    MICOMPLETIONRAMREADENABLEL,
    mi_cpl_raddr0_i,
    mi_cpl_waddr0_i,
    mi_cpl_wdata_i,
    mi_cpl_wdip_i,
    MICOMPLETIONRAMWRITEENABLEL,
    mi_cpl_raddr1_i,
    mi_cpl_waddr1_i);
  output [143:0]MICOMPLETIONRAMREADDATA;
  input pipe_userclk1_in;
  input [3:0]MICOMPLETIONRAMREADENABLEL;
  input [8:0]mi_cpl_raddr0_i;
  input [8:0]mi_cpl_waddr0_i;
  input [127:0]mi_cpl_wdata_i;
  input [15:0]mi_cpl_wdip_i;
  input [3:0]MICOMPLETIONRAMWRITEENABLEL;
  input [8:0]mi_cpl_raddr1_i;
  input [8:0]mi_cpl_waddr1_i;

  wire [143:0]MICOMPLETIONRAMREADDATA;
  wire [3:0]MICOMPLETIONRAMREADENABLEL;
  wire [3:0]MICOMPLETIONRAMWRITEENABLEL;
  wire [8:0]mi_cpl_raddr0_i;
  wire [8:0]mi_cpl_raddr1_i;
  wire [8:0]mi_cpl_waddr0_i;
  wire [8:0]mi_cpl_waddr1_i;
  wire [127:0]mi_cpl_wdata_i;
  wire [15:0]mi_cpl_wdip_i;
  wire pipe_userclk1_in;

vc709_pcie_x8_gen3vc709_pcie_x8_gen3_pcie_bram_7vx_8k__parameterized0 \genblk1.CPL_FIFO_8KB.U0 
       (.MICOMPLETIONRAMREADDATA(MICOMPLETIONRAMREADDATA),
        .MICOMPLETIONRAMREADENABLEL(MICOMPLETIONRAMREADENABLEL),
        .MICOMPLETIONRAMWRITEENABLEL(MICOMPLETIONRAMWRITEENABLEL),
        .mi_cpl_raddr0_i(mi_cpl_raddr0_i),
        .mi_cpl_raddr1_i(mi_cpl_raddr1_i),
        .mi_cpl_waddr0_i(mi_cpl_waddr0_i),
        .mi_cpl_waddr1_i(mi_cpl_waddr1_i),
        .mi_cpl_wdata_i(mi_cpl_wdata_i),
        .mi_cpl_wdip_i(mi_cpl_wdip_i),
        .pipe_userclk1_in(pipe_userclk1_in));
endmodule

module vc709_pcie_x8_gen3vc709_pcie_x8_gen3_pcie_bram_7vx_rep
   (MIREPLAYRAMREADDATA,
    pipe_userclk1_in,
    MIREPLAYRAMADDRESS,
    MIREPLAYRAMWRITEDATA,
    MIREPLAYRAMWRITEENABLE);
  output [143:0]MIREPLAYRAMREADDATA;
  input pipe_userclk1_in;
  input [8:0]MIREPLAYRAMADDRESS;
  input [143:0]MIREPLAYRAMWRITEDATA;
  input [1:0]MIREPLAYRAMWRITEENABLE;

  wire [8:0]MIREPLAYRAMADDRESS;
  wire [143:0]MIREPLAYRAMREADDATA;
  wire [143:0]MIREPLAYRAMWRITEDATA;
  wire [1:0]MIREPLAYRAMWRITEENABLE;
  wire pipe_userclk1_in;

vc709_pcie_x8_gen3vc709_pcie_x8_gen3_pcie_bram_7vx_rep_8k U0
       (.MIREPLAYRAMADDRESS(MIREPLAYRAMADDRESS),
        .MIREPLAYRAMREADDATA(MIREPLAYRAMREADDATA),
        .MIREPLAYRAMWRITEDATA(MIREPLAYRAMWRITEDATA),
        .MIREPLAYRAMWRITEENABLE(MIREPLAYRAMWRITEENABLE),
        .pipe_userclk1_in(pipe_userclk1_in));
endmodule

module vc709_pcie_x8_gen3vc709_pcie_x8_gen3_pcie_bram_7vx_rep_8k
   (MIREPLAYRAMREADDATA,
    pipe_userclk1_in,
    MIREPLAYRAMADDRESS,
    MIREPLAYRAMWRITEDATA,
    MIREPLAYRAMWRITEENABLE);
  output [143:0]MIREPLAYRAMREADDATA;
  input pipe_userclk1_in;
  input [8:0]MIREPLAYRAMADDRESS;
  input [143:0]MIREPLAYRAMWRITEDATA;
  input [1:0]MIREPLAYRAMWRITEENABLE;

  wire \<const0> ;
  wire \<const1> ;
  wire [8:0]MIREPLAYRAMADDRESS;
  wire [143:0]MIREPLAYRAMREADDATA;
  wire [143:0]MIREPLAYRAMWRITEDATA;
  wire [1:0]MIREPLAYRAMWRITEENABLE;
  wire pipe_userclk1_in;
  wire \NLW_RAMB36E1[0].u_buffer_CASCADEINA_UNCONNECTED ;
  wire \NLW_RAMB36E1[0].u_buffer_CASCADEINB_UNCONNECTED ;
  wire \NLW_RAMB36E1[0].u_buffer_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_RAMB36E1[0].u_buffer_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_RAMB36E1[0].u_buffer_DBITERR_UNCONNECTED ;
  wire \NLW_RAMB36E1[0].u_buffer_SBITERR_UNCONNECTED ;
  wire [7:0]\NLW_RAMB36E1[0].u_buffer_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_RAMB36E1[0].u_buffer_RDADDRECC_UNCONNECTED ;
  wire [7:4]\NLW_RAMB36E1[0].u_buffer_WEBWE_UNCONNECTED ;
  wire \NLW_RAMB36E1[1].u_buffer_CASCADEINA_UNCONNECTED ;
  wire \NLW_RAMB36E1[1].u_buffer_CASCADEINB_UNCONNECTED ;
  wire \NLW_RAMB36E1[1].u_buffer_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_RAMB36E1[1].u_buffer_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_RAMB36E1[1].u_buffer_DBITERR_UNCONNECTED ;
  wire \NLW_RAMB36E1[1].u_buffer_SBITERR_UNCONNECTED ;
  wire [7:0]\NLW_RAMB36E1[1].u_buffer_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_RAMB36E1[1].u_buffer_RDADDRECC_UNCONNECTED ;
  wire [7:4]\NLW_RAMB36E1[1].u_buffer_WEBWE_UNCONNECTED ;

GND GND
       (.G(\<const0> ));
(* BOX_TYPE = "PRIMITIVE" *) 
   RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
     \RAMB36E1[0].u_buffer 
       (.ADDRARDADDR({\<const1> ,MIREPLAYRAMADDRESS,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ADDRBWRADDR({\<const1> ,MIREPLAYRAMADDRESS,\<const1> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .CASCADEINA(\NLW_RAMB36E1[0].u_buffer_CASCADEINA_UNCONNECTED ),
        .CASCADEINB(\NLW_RAMB36E1[0].u_buffer_CASCADEINB_UNCONNECTED ),
        .CASCADEOUTA(\NLW_RAMB36E1[0].u_buffer_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_RAMB36E1[0].u_buffer_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(pipe_userclk1_in),
        .CLKBWRCLK(pipe_userclk1_in),
        .DBITERR(\NLW_RAMB36E1[0].u_buffer_DBITERR_UNCONNECTED ),
        .DIADI({MIREPLAYRAMWRITEDATA[34:27],MIREPLAYRAMWRITEDATA[25:18],MIREPLAYRAMWRITEDATA[16:9],MIREPLAYRAMWRITEDATA[7:0]}),
        .DIBDI({MIREPLAYRAMWRITEDATA[70:63],MIREPLAYRAMWRITEDATA[61:54],MIREPLAYRAMWRITEDATA[52:45],MIREPLAYRAMWRITEDATA[43:36]}),
        .DIPADIP({MIREPLAYRAMWRITEDATA[35],MIREPLAYRAMWRITEDATA[26],MIREPLAYRAMWRITEDATA[17],MIREPLAYRAMWRITEDATA[8]}),
        .DIPBDIP({MIREPLAYRAMWRITEDATA[71],MIREPLAYRAMWRITEDATA[62],MIREPLAYRAMWRITEDATA[53],MIREPLAYRAMWRITEDATA[44]}),
        .DOADO({MIREPLAYRAMREADDATA[34:27],MIREPLAYRAMREADDATA[25:18],MIREPLAYRAMREADDATA[16:9],MIREPLAYRAMREADDATA[7:0]}),
        .DOBDO({MIREPLAYRAMREADDATA[70:63],MIREPLAYRAMREADDATA[61:54],MIREPLAYRAMREADDATA[52:45],MIREPLAYRAMREADDATA[43:36]}),
        .DOPADOP({MIREPLAYRAMREADDATA[35],MIREPLAYRAMREADDATA[26],MIREPLAYRAMREADDATA[17],MIREPLAYRAMREADDATA[8]}),
        .DOPBDOP({MIREPLAYRAMREADDATA[71],MIREPLAYRAMREADDATA[62],MIREPLAYRAMREADDATA[53],MIREPLAYRAMREADDATA[44]}),
        .ECCPARITY(\NLW_RAMB36E1[0].u_buffer_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(\<const1> ),
        .ENBWREN(\<const1> ),
        .INJECTDBITERR(\<const0> ),
        .INJECTSBITERR(\<const0> ),
        .RDADDRECC(\NLW_RAMB36E1[0].u_buffer_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(\<const1> ),
        .REGCEB(\<const1> ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(\<const0> ),
        .RSTREGARSTREG(\<const0> ),
        .RSTREGB(\<const0> ),
        .SBITERR(\NLW_RAMB36E1[0].u_buffer_SBITERR_UNCONNECTED ),
        .WEA({MIREPLAYRAMWRITEENABLE[0],MIREPLAYRAMWRITEENABLE[0],MIREPLAYRAMWRITEENABLE[0],MIREPLAYRAMWRITEENABLE[0]}),
        .WEBWE({\NLW_RAMB36E1[0].u_buffer_WEBWE_UNCONNECTED [7:4],MIREPLAYRAMWRITEENABLE[0],MIREPLAYRAMWRITEENABLE[0],MIREPLAYRAMWRITEENABLE[0],MIREPLAYRAMWRITEENABLE[0]}));
(* BOX_TYPE = "PRIMITIVE" *) 
   RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
     \RAMB36E1[1].u_buffer 
       (.ADDRARDADDR({\<const1> ,MIREPLAYRAMADDRESS,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ADDRBWRADDR({\<const1> ,MIREPLAYRAMADDRESS,\<const1> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .CASCADEINA(\NLW_RAMB36E1[1].u_buffer_CASCADEINA_UNCONNECTED ),
        .CASCADEINB(\NLW_RAMB36E1[1].u_buffer_CASCADEINB_UNCONNECTED ),
        .CASCADEOUTA(\NLW_RAMB36E1[1].u_buffer_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_RAMB36E1[1].u_buffer_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(pipe_userclk1_in),
        .CLKBWRCLK(pipe_userclk1_in),
        .DBITERR(\NLW_RAMB36E1[1].u_buffer_DBITERR_UNCONNECTED ),
        .DIADI({MIREPLAYRAMWRITEDATA[106:99],MIREPLAYRAMWRITEDATA[97:90],MIREPLAYRAMWRITEDATA[88:81],MIREPLAYRAMWRITEDATA[79:72]}),
        .DIBDI({MIREPLAYRAMWRITEDATA[142:135],MIREPLAYRAMWRITEDATA[133:126],MIREPLAYRAMWRITEDATA[124:117],MIREPLAYRAMWRITEDATA[115:108]}),
        .DIPADIP({MIREPLAYRAMWRITEDATA[107],MIREPLAYRAMWRITEDATA[98],MIREPLAYRAMWRITEDATA[89],MIREPLAYRAMWRITEDATA[80]}),
        .DIPBDIP({MIREPLAYRAMWRITEDATA[143],MIREPLAYRAMWRITEDATA[134],MIREPLAYRAMWRITEDATA[125],MIREPLAYRAMWRITEDATA[116]}),
        .DOADO({MIREPLAYRAMREADDATA[106:99],MIREPLAYRAMREADDATA[97:90],MIREPLAYRAMREADDATA[88:81],MIREPLAYRAMREADDATA[79:72]}),
        .DOBDO({MIREPLAYRAMREADDATA[142:135],MIREPLAYRAMREADDATA[133:126],MIREPLAYRAMREADDATA[124:117],MIREPLAYRAMREADDATA[115:108]}),
        .DOPADOP({MIREPLAYRAMREADDATA[107],MIREPLAYRAMREADDATA[98],MIREPLAYRAMREADDATA[89],MIREPLAYRAMREADDATA[80]}),
        .DOPBDOP({MIREPLAYRAMREADDATA[143],MIREPLAYRAMREADDATA[134],MIREPLAYRAMREADDATA[125],MIREPLAYRAMREADDATA[116]}),
        .ECCPARITY(\NLW_RAMB36E1[1].u_buffer_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(\<const1> ),
        .ENBWREN(\<const1> ),
        .INJECTDBITERR(\<const0> ),
        .INJECTSBITERR(\<const0> ),
        .RDADDRECC(\NLW_RAMB36E1[1].u_buffer_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(\<const1> ),
        .REGCEB(\<const1> ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(\<const0> ),
        .RSTREGARSTREG(\<const0> ),
        .RSTREGB(\<const0> ),
        .SBITERR(\NLW_RAMB36E1[1].u_buffer_SBITERR_UNCONNECTED ),
        .WEA({MIREPLAYRAMWRITEENABLE[1],MIREPLAYRAMWRITEENABLE[1],MIREPLAYRAMWRITEENABLE[1],MIREPLAYRAMWRITEENABLE[1]}),
        .WEBWE({\NLW_RAMB36E1[1].u_buffer_WEBWE_UNCONNECTED [7:4],MIREPLAYRAMWRITEENABLE[1],MIREPLAYRAMWRITEENABLE[1],MIREPLAYRAMWRITEENABLE[1],MIREPLAYRAMWRITEENABLE[1]}));
VCC VCC
       (.P(\<const1> ));
endmodule

module vc709_pcie_x8_gen3vc709_pcie_x8_gen3_pcie_bram_7vx_req
   (MIREQUESTRAMREADDATA,
    pipe_userclk1_in,
    MIREQUESTRAMREADENABLE,
    mi_req_raddr0_i,
    mi_req_waddr0_i,
    MIREQUESTRAMWRITEDATA,
    MIREQUESTRAMWRITEENABLE,
    mi_req_raddr1_i,
    mi_req_waddr1_i);
  output [143:0]MIREQUESTRAMREADDATA;
  input pipe_userclk1_in;
  input [3:0]MIREQUESTRAMREADENABLE;
  input [8:0]mi_req_raddr0_i;
  input [8:0]mi_req_waddr0_i;
  input [143:0]MIREQUESTRAMWRITEDATA;
  input [3:0]MIREQUESTRAMWRITEENABLE;
  input [8:0]mi_req_raddr1_i;
  input [8:0]mi_req_waddr1_i;

  wire [143:0]MIREQUESTRAMREADDATA;
  wire [3:0]MIREQUESTRAMREADENABLE;
  wire [143:0]MIREQUESTRAMWRITEDATA;
  wire [3:0]MIREQUESTRAMWRITEENABLE;
  wire [8:0]mi_req_raddr0_i;
  wire [8:0]mi_req_raddr1_i;
  wire [8:0]mi_req_waddr0_i;
  wire [8:0]mi_req_waddr1_i;
  wire pipe_userclk1_in;

vc709_pcie_x8_gen3vc709_pcie_x8_gen3_pcie_bram_7vx_8k U0
       (.MIREQUESTRAMREADDATA(MIREQUESTRAMREADDATA),
        .MIREQUESTRAMREADENABLE(MIREQUESTRAMREADENABLE),
        .MIREQUESTRAMWRITEDATA(MIREQUESTRAMWRITEDATA),
        .MIREQUESTRAMWRITEENABLE(MIREQUESTRAMWRITEENABLE),
        .mi_req_raddr0_i(mi_req_raddr0_i),
        .mi_req_raddr1_i(mi_req_raddr1_i),
        .mi_req_waddr0_i(mi_req_waddr0_i),
        .mi_req_waddr1_i(mi_req_waddr1_i),
        .pipe_userclk1_in(pipe_userclk1_in));
endmodule

module vc709_pcie_x8_gen3vc709_pcie_x8_gen3_pcie_init_ctrl_7vx
   (reset_n,
    PIPERESETN,
    MGMTRESETN,
    MGMTSTICKYRESETN,
    Q,
    CFGMCUPDATEREQUEST,
    CFGINPUTUPDATEREQUEST,
    pipe_userclk2_in,
    CFGINPUTUPDATEDONE,
    CFGMCUPDATEDONE,
    I1,
    pipe_mmcm_lock_in,
    I2);
  output reset_n;
  output PIPERESETN;
  output MGMTRESETN;
  output MGMTSTICKYRESETN;
  output [1:0]Q;
  output CFGMCUPDATEREQUEST;
  output CFGINPUTUPDATEREQUEST;
  input pipe_userclk2_in;
  input CFGINPUTUPDATEDONE;
  input CFGMCUPDATEDONE;
  input I1;
  input pipe_mmcm_lock_in;
  input [0:0]I2;

  wire \<const0> ;
  wire \<const1> ;
  wire CFGINPUTUPDATEDONE;
  wire CFGINPUTUPDATEREQUEST;
  wire CFGMCUPDATEDONE;
  wire CFGMCUPDATEREQUEST;
  wire I1;
  wire [0:0]I2;
  wire MGMTRESETN;
  wire MGMTSTICKYRESETN;
  wire PIPERESETN;
  wire [1:0]Q;
  wire cold_reset;
  wire \n_0_FSM_onehot_reg_state[0]_i_1 ;
  wire \n_0_FSM_onehot_reg_state[1]_i_1 ;
  wire \n_0_FSM_onehot_reg_state[2]_i_1 ;
  wire \n_0_FSM_onehot_reg_state[3]_i_1 ;
  wire \n_0_FSM_onehot_reg_state[4]_i_1 ;
  wire \n_0_FSM_onehot_reg_state[5]_i_1 ;
  wire \n_0_FSM_onehot_reg_state[6]_i_1 ;
  wire \n_0_FSM_onehot_reg_state[7]_i_1 ;
  wire \n_0_FSM_onehot_reg_state[7]_i_10 ;
  wire \n_0_FSM_onehot_reg_state[7]_i_11 ;
  wire \n_0_FSM_onehot_reg_state[7]_i_12 ;
  wire \n_0_FSM_onehot_reg_state[7]_i_13 ;
  wire \n_0_FSM_onehot_reg_state[7]_i_14 ;
  wire \n_0_FSM_onehot_reg_state[7]_i_16 ;
  wire \n_0_FSM_onehot_reg_state[7]_i_5 ;
  wire \n_0_FSM_onehot_reg_state[7]_i_6 ;
  wire \n_0_FSM_onehot_reg_state[7]_i_7 ;
  wire \n_0_FSM_onehot_reg_state[7]_i_8 ;
  wire \n_0_FSM_onehot_reg_state[7]_i_9 ;
  wire \n_0_FSM_onehot_reg_state_reg[0] ;
  wire \n_0_FSM_onehot_reg_state_reg[1] ;
  wire \n_0_FSM_onehot_reg_state_reg[4] ;
  wire \n_0_FSM_onehot_reg_state_reg[5] ;
  wire \n_0_FSM_onehot_reg_state_reg[6] ;
  wire \n_0_FSM_onehot_reg_state_reg[7] ;
  wire n_0_PCIE_3_0_i_i_171;
  wire n_0_PCIE_3_0_i_i_172;
  wire \n_0_reg_clock_locked[1]_i_1 ;
  wire n_0_reg_cold_reset_i_1;
  wire n_0_reg_cold_reset_i_3;
  wire \n_0_reg_mgmt_reset_timer[2]_i_1 ;
  wire \n_0_reg_mgmt_reset_timer[4]_i_1 ;
  wire \n_0_reg_mgmt_reset_timer[4]_i_2 ;
  wire \n_0_reg_mgmt_reset_timer[4]_i_4 ;
  wire \n_0_reg_reset_timer[0]_i_1 ;
  wire \n_0_reg_reset_timer[1]_i_1 ;
  wire \n_0_reg_reset_timer[1]_i_2 ;
  wire n_0_regff_mgmt_reset_n_o_i_2;
  wire [2:1]next_state_w;
  wire [0:0]next_state_w_0;
  wire [0:0]next_state_w__0;
  wire [4:0]p_0_in;
  wire pipe_mmcm_lock_in;
  wire pipe_userclk2_in;
  wire [1:0]reg_clock_locked;
  wire reg_mgmt_reset_n_o;
  wire [4:0]reg_mgmt_reset_timer_reg__0;
  wire reg_mgmt_sticky_reset_n_o;
  wire [1:0]reg_phy_rdy;
  wire reg_pipe_reset_n_o;
  wire reg_reset_n_o;
  wire [1:0]reg_reset_timer;
  wire reset_n;

(* SOFT_HLUTNM = "soft_lutpair10" *) 
   LUT3 #(
    .INIT(8'h01)) 
     \FSM_onehot_reg_state[0]_i_1 
       (.I0(next_state_w[1]),
        .I1(next_state_w[2]),
        .I2(next_state_w__0),
        .O(\n_0_FSM_onehot_reg_state[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair10" *) 
   LUT3 #(
    .INIT(8'h10)) 
     \FSM_onehot_reg_state[1]_i_1 
       (.I0(next_state_w[1]),
        .I1(next_state_w[2]),
        .I2(next_state_w__0),
        .O(\n_0_FSM_onehot_reg_state[1]_i_1 ));
LUT3 #(
    .INIT(8'h04)) 
     \FSM_onehot_reg_state[2]_i_1 
       (.I0(next_state_w[2]),
        .I1(next_state_w[1]),
        .I2(next_state_w__0),
        .O(\n_0_FSM_onehot_reg_state[2]_i_1 ));
LUT3 #(
    .INIT(8'h40)) 
     \FSM_onehot_reg_state[3]_i_1 
       (.I0(next_state_w[2]),
        .I1(next_state_w[1]),
        .I2(next_state_w__0),
        .O(\n_0_FSM_onehot_reg_state[3]_i_1 ));
LUT3 #(
    .INIT(8'h04)) 
     \FSM_onehot_reg_state[4]_i_1 
       (.I0(next_state_w[1]),
        .I1(next_state_w[2]),
        .I2(next_state_w__0),
        .O(\n_0_FSM_onehot_reg_state[4]_i_1 ));
LUT3 #(
    .INIT(8'h40)) 
     \FSM_onehot_reg_state[5]_i_1 
       (.I0(next_state_w[1]),
        .I1(next_state_w[2]),
        .I2(next_state_w__0),
        .O(\n_0_FSM_onehot_reg_state[5]_i_1 ));
LUT3 #(
    .INIT(8'h80)) 
     \FSM_onehot_reg_state[6]_i_1 
       (.I0(next_state_w[1]),
        .I1(next_state_w[2]),
        .I2(next_state_w__0),
        .O(\n_0_FSM_onehot_reg_state[6]_i_1 ));
LUT3 #(
    .INIT(8'h08)) 
     \FSM_onehot_reg_state[7]_i_1 
       (.I0(next_state_w[1]),
        .I1(next_state_w[2]),
        .I2(next_state_w__0),
        .O(\n_0_FSM_onehot_reg_state[7]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair5" *) 
   LUT6 #(
    .INIT(64'hFFFFEAEAFFFF00FF)) 
     \FSM_onehot_reg_state[7]_i_10 
       (.I0(\n_0_FSM_onehot_reg_state[7]_i_13 ),
        .I1(reg_reset_timer[0]),
        .I2(reg_reset_timer[1]),
        .I3(I1),
        .I4(n_0_PCIE_3_0_i_i_171),
        .I5(\n_0_FSM_onehot_reg_state_reg[1] ),
        .O(\n_0_FSM_onehot_reg_state[7]_i_10 ));
(* SOFT_HLUTNM = "soft_lutpair1" *) 
   LUT6 #(
    .INIT(64'hFFFFFFEAFFFFFEEA)) 
     \FSM_onehot_reg_state[7]_i_11 
       (.I0(\n_0_FSM_onehot_reg_state[7]_i_16 ),
        .I1(\n_0_FSM_onehot_reg_state[7]_i_12 ),
        .I2(\n_0_FSM_onehot_reg_state_reg[5] ),
        .I3(\n_0_FSM_onehot_reg_state_reg[4] ),
        .I4(\n_0_reg_mgmt_reset_timer[4]_i_4 ),
        .I5(reg_phy_rdy[1]),
        .O(\n_0_FSM_onehot_reg_state[7]_i_11 ));
LUT2 #(
    .INIT(4'hE)) 
     \FSM_onehot_reg_state[7]_i_12 
       (.I0(\n_0_FSM_onehot_reg_state_reg[6] ),
        .I1(\n_0_FSM_onehot_reg_state_reg[7] ),
        .O(\n_0_FSM_onehot_reg_state[7]_i_12 ));
LUT2 #(
    .INIT(4'hE)) 
     \FSM_onehot_reg_state[7]_i_13 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\n_0_FSM_onehot_reg_state[7]_i_13 ));
(* SOFT_HLUTNM = "soft_lutpair3" *) 
   LUT6 #(
    .INIT(64'h0000000000000008)) 
     \FSM_onehot_reg_state[7]_i_14 
       (.I0(CFGINPUTUPDATEDONE),
        .I1(Q[1]),
        .I2(\n_0_FSM_onehot_reg_state_reg[5] ),
        .I3(\n_0_FSM_onehot_reg_state_reg[6] ),
        .I4(\n_0_FSM_onehot_reg_state_reg[7] ),
        .I5(\n_0_FSM_onehot_reg_state_reg[4] ),
        .O(\n_0_FSM_onehot_reg_state[7]_i_14 ));
(* SOFT_HLUTNM = "soft_lutpair0" *) 
   LUT5 #(
    .INIT(32'h0000009B)) 
     \FSM_onehot_reg_state[7]_i_16 
       (.I0(\n_0_FSM_onehot_reg_state_reg[7] ),
        .I1(\n_0_FSM_onehot_reg_state_reg[6] ),
        .I2(CFGINPUTUPDATEDONE),
        .I3(\n_0_FSM_onehot_reg_state_reg[5] ),
        .I4(\n_0_FSM_onehot_reg_state_reg[4] ),
        .O(\n_0_FSM_onehot_reg_state[7]_i_16 ));
LUT6 #(
    .INIT(64'h0000000000000EFE)) 
     \FSM_onehot_reg_state[7]_i_2 
       (.I0(\n_0_FSM_onehot_reg_state[7]_i_5 ),
        .I1(\n_0_FSM_onehot_reg_state[7]_i_6 ),
        .I2(\n_0_FSM_onehot_reg_state_reg[1] ),
        .I3(\n_0_FSM_onehot_reg_state[7]_i_7 ),
        .I4(\n_0_FSM_onehot_reg_state_reg[0] ),
        .I5(\n_0_FSM_onehot_reg_state_reg[4] ),
        .O(next_state_w[1]));
LUT5 #(
    .INIT(32'h00000002)) 
     \FSM_onehot_reg_state[7]_i_3 
       (.I0(\n_0_FSM_onehot_reg_state[7]_i_8 ),
        .I1(\n_0_FSM_onehot_reg_state[7]_i_9 ),
        .I2(\n_0_FSM_onehot_reg_state_reg[1] ),
        .I3(\n_0_FSM_onehot_reg_state_reg[0] ),
        .I4(Q[0]),
        .O(next_state_w[2]));
LUT6 #(
    .INIT(64'h010001FF01FF01FF)) 
     \FSM_onehot_reg_state[7]_i_4 
       (.I0(n_0_PCIE_3_0_i_i_171),
        .I1(reg_clock_locked[1]),
        .I2(\n_0_reg_mgmt_reset_timer[4]_i_4 ),
        .I3(\n_0_FSM_onehot_reg_state_reg[0] ),
        .I4(\n_0_FSM_onehot_reg_state[7]_i_10 ),
        .I5(\n_0_FSM_onehot_reg_state[7]_i_11 ),
        .O(next_state_w__0));
(* SOFT_HLUTNM = "soft_lutpair1" *) 
   LUT6 #(
    .INIT(64'h0000030301013000)) 
     \FSM_onehot_reg_state[7]_i_5 
       (.I0(CFGINPUTUPDATEDONE),
        .I1(\n_0_FSM_onehot_reg_state[7]_i_12 ),
        .I2(\n_0_FSM_onehot_reg_state_reg[5] ),
        .I3(reg_phy_rdy[1]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(\n_0_FSM_onehot_reg_state[7]_i_5 ));
(* SOFT_HLUTNM = "soft_lutpair3" *) 
   LUT6 #(
    .INIT(64'h0000000000004062)) 
     \FSM_onehot_reg_state[7]_i_6 
       (.I0(\n_0_FSM_onehot_reg_state_reg[7] ),
        .I1(\n_0_FSM_onehot_reg_state_reg[6] ),
        .I2(n_0_regff_mgmt_reset_n_o_i_2),
        .I3(CFGINPUTUPDATEDONE),
        .I4(\n_0_FSM_onehot_reg_state_reg[5] ),
        .I5(\n_0_FSM_onehot_reg_state[7]_i_13 ),
        .O(\n_0_FSM_onehot_reg_state[7]_i_6 ));
(* SOFT_HLUTNM = "soft_lutpair5" *) 
   LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFBF)) 
     \FSM_onehot_reg_state[7]_i_7 
       (.I0(\n_0_FSM_onehot_reg_state[7]_i_13 ),
        .I1(reg_reset_timer[1]),
        .I2(reg_reset_timer[0]),
        .I3(\n_0_FSM_onehot_reg_state_reg[5] ),
        .I4(\n_0_FSM_onehot_reg_state_reg[6] ),
        .I5(\n_0_FSM_onehot_reg_state_reg[7] ),
        .O(\n_0_FSM_onehot_reg_state[7]_i_7 ));
(* SOFT_HLUTNM = "soft_lutpair0" *) 
   LUT6 #(
    .INIT(64'hAAABABBEAAABAABE)) 
     \FSM_onehot_reg_state[7]_i_8 
       (.I0(\n_0_FSM_onehot_reg_state[7]_i_14 ),
        .I1(\n_0_FSM_onehot_reg_state_reg[4] ),
        .I2(\n_0_FSM_onehot_reg_state_reg[5] ),
        .I3(\n_0_FSM_onehot_reg_state_reg[6] ),
        .I4(\n_0_FSM_onehot_reg_state_reg[7] ),
        .I5(n_0_regff_mgmt_reset_n_o_i_2),
        .O(\n_0_FSM_onehot_reg_state[7]_i_8 ));
(* SOFT_HLUTNM = "soft_lutpair2" *) 
   LUT6 #(
    .INIT(64'hAAAAAAA8AAAAAAAA)) 
     \FSM_onehot_reg_state[7]_i_9 
       (.I0(Q[1]),
        .I1(\n_0_FSM_onehot_reg_state_reg[5] ),
        .I2(\n_0_FSM_onehot_reg_state_reg[6] ),
        .I3(\n_0_FSM_onehot_reg_state_reg[7] ),
        .I4(\n_0_FSM_onehot_reg_state_reg[4] ),
        .I5(CFGINPUTUPDATEDONE),
        .O(\n_0_FSM_onehot_reg_state[7]_i_9 ));
FDPE #(
    .INIT(1'b1)) 
     \FSM_onehot_reg_state_reg[0] 
       (.C(pipe_userclk2_in),
        .CE(\<const1> ),
        .D(\n_0_FSM_onehot_reg_state[0]_i_1 ),
        .PRE(reg_clock_locked[1]),
        .Q(\n_0_FSM_onehot_reg_state_reg[0] ));
FDCE #(
    .INIT(1'b0)) 
     \FSM_onehot_reg_state_reg[1] 
       (.C(pipe_userclk2_in),
        .CE(\<const1> ),
        .CLR(reg_clock_locked[1]),
        .D(\n_0_FSM_onehot_reg_state[1]_i_1 ),
        .Q(\n_0_FSM_onehot_reg_state_reg[1] ));
FDCE #(
    .INIT(1'b0)) 
     \FSM_onehot_reg_state_reg[2] 
       (.C(pipe_userclk2_in),
        .CE(\<const1> ),
        .CLR(reg_clock_locked[1]),
        .D(\n_0_FSM_onehot_reg_state[2]_i_1 ),
        .Q(Q[0]));
FDCE #(
    .INIT(1'b0)) 
     \FSM_onehot_reg_state_reg[3] 
       (.C(pipe_userclk2_in),
        .CE(\<const1> ),
        .CLR(reg_clock_locked[1]),
        .D(\n_0_FSM_onehot_reg_state[3]_i_1 ),
        .Q(Q[1]));
FDCE #(
    .INIT(1'b0)) 
     \FSM_onehot_reg_state_reg[4] 
       (.C(pipe_userclk2_in),
        .CE(\<const1> ),
        .CLR(reg_clock_locked[1]),
        .D(\n_0_FSM_onehot_reg_state[4]_i_1 ),
        .Q(\n_0_FSM_onehot_reg_state_reg[4] ));
FDCE #(
    .INIT(1'b0)) 
     \FSM_onehot_reg_state_reg[5] 
       (.C(pipe_userclk2_in),
        .CE(\<const1> ),
        .CLR(reg_clock_locked[1]),
        .D(\n_0_FSM_onehot_reg_state[5]_i_1 ),
        .Q(\n_0_FSM_onehot_reg_state_reg[5] ));
FDCE #(
    .INIT(1'b0)) 
     \FSM_onehot_reg_state_reg[6] 
       (.C(pipe_userclk2_in),
        .CE(\<const1> ),
        .CLR(reg_clock_locked[1]),
        .D(\n_0_FSM_onehot_reg_state[6]_i_1 ),
        .Q(\n_0_FSM_onehot_reg_state_reg[6] ));
FDCE #(
    .INIT(1'b0)) 
     \FSM_onehot_reg_state_reg[7] 
       (.C(pipe_userclk2_in),
        .CE(\<const1> ),
        .CLR(reg_clock_locked[1]),
        .D(\n_0_FSM_onehot_reg_state[7]_i_1 ),
        .Q(\n_0_FSM_onehot_reg_state_reg[7] ));
GND GND
       (.G(\<const0> ));
LUT6 #(
    .INIT(64'h4444444444444448)) 
     PCIE_3_0_i_i_1
       (.I0(n_0_PCIE_3_0_i_i_171),
        .I1(n_0_PCIE_3_0_i_i_172),
        .I2(\n_0_FSM_onehot_reg_state_reg[5] ),
        .I3(\n_0_FSM_onehot_reg_state_reg[6] ),
        .I4(Q[1]),
        .I5(\n_0_FSM_onehot_reg_state_reg[1] ),
        .O(CFGINPUTUPDATEREQUEST));
(* SOFT_HLUTNM = "soft_lutpair2" *) 
   LUT4 #(
    .INIT(16'hFFFE)) 
     PCIE_3_0_i_i_171
       (.I0(\n_0_FSM_onehot_reg_state_reg[5] ),
        .I1(\n_0_FSM_onehot_reg_state_reg[6] ),
        .I2(\n_0_FSM_onehot_reg_state_reg[7] ),
        .I3(\n_0_FSM_onehot_reg_state_reg[4] ),
        .O(n_0_PCIE_3_0_i_i_171));
LUT4 #(
    .INIT(16'hFFFE)) 
     PCIE_3_0_i_i_172
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\n_0_FSM_onehot_reg_state_reg[7] ),
        .I3(\n_0_FSM_onehot_reg_state_reg[6] ),
        .O(n_0_PCIE_3_0_i_i_172));
(* SOFT_HLUTNM = "soft_lutpair4" *) 
   LUT6 #(
    .INIT(64'h0000000000010000)) 
     PCIE_3_0_i_i_2
       (.I0(\n_0_FSM_onehot_reg_state_reg[1] ),
        .I1(Q[1]),
        .I2(\n_0_FSM_onehot_reg_state_reg[6] ),
        .I3(\n_0_FSM_onehot_reg_state_reg[5] ),
        .I4(n_0_PCIE_3_0_i_i_172),
        .I5(n_0_PCIE_3_0_i_i_171),
        .O(CFGMCUPDATEREQUEST));
VCC VCC
       (.P(\<const1> ));
LUT1 #(
    .INIT(2'h1)) 
     \reg_clock_locked[1]_i_1 
       (.I0(pipe_mmcm_lock_in),
        .O(\n_0_reg_clock_locked[1]_i_1 ));
FDPE \reg_clock_locked_reg[0] 
       (.C(pipe_userclk2_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .PRE(\n_0_reg_clock_locked[1]_i_1 ),
        .Q(reg_clock_locked[0]));
FDPE \reg_clock_locked_reg[1] 
       (.C(pipe_userclk2_in),
        .CE(\<const1> ),
        .D(reg_clock_locked[0]),
        .PRE(\n_0_reg_clock_locked[1]_i_1 ),
        .Q(reg_clock_locked[1]));
(* SOFT_HLUTNM = "soft_lutpair8" *) 
   LUT5 #(
    .INIT(32'hA8AAAAAA)) 
     reg_cold_reset_i_1
       (.I0(cold_reset),
        .I1(n_0_PCIE_3_0_i_i_172),
        .I2(\n_0_reg_reset_timer[1]_i_2 ),
        .I3(n_0_PCIE_3_0_i_i_171),
        .I4(next_state_w_0),
        .O(n_0_reg_cold_reset_i_1));
LUT6 #(
    .INIT(64'hEEEEEE2EFFEE222E)) 
     reg_cold_reset_i_2
       (.I0(n_0_reg_cold_reset_i_3),
        .I1(n_0_PCIE_3_0_i_i_171),
        .I2(reg_phy_rdy[1]),
        .I3(n_0_PCIE_3_0_i_i_172),
        .I4(\n_0_reg_reset_timer[1]_i_2 ),
        .I5(CFGINPUTUPDATEDONE),
        .O(next_state_w_0));
LUT6 #(
    .INIT(64'h00AA00AA3F003FFF)) 
     reg_cold_reset_i_3
       (.I0(CFGMCUPDATEDONE),
        .I1(reg_reset_timer[0]),
        .I2(reg_reset_timer[1]),
        .I3(\n_0_reg_reset_timer[1]_i_2 ),
        .I4(reg_clock_locked[1]),
        .I5(n_0_PCIE_3_0_i_i_172),
        .O(n_0_reg_cold_reset_i_3));
FDRE #(
    .INIT(1'b1)) 
     reg_cold_reset_reg
       (.C(pipe_userclk2_in),
        .CE(\<const1> ),
        .D(n_0_reg_cold_reset_i_1),
        .Q(cold_reset),
        .R(\<const0> ));
LUT1 #(
    .INIT(2'h1)) 
     \reg_mgmt_reset_timer[0]_i_1 
       (.I0(reg_mgmt_reset_timer_reg__0[0]),
        .O(p_0_in[0]));
LUT2 #(
    .INIT(4'h6)) 
     \reg_mgmt_reset_timer[1]_i_1 
       (.I0(reg_mgmt_reset_timer_reg__0[0]),
        .I1(reg_mgmt_reset_timer_reg__0[1]),
        .O(p_0_in[1]));
(* SOFT_HLUTNM = "soft_lutpair9" *) 
   LUT3 #(
    .INIT(8'h78)) 
     \reg_mgmt_reset_timer[2]_i_1 
       (.I0(reg_mgmt_reset_timer_reg__0[0]),
        .I1(reg_mgmt_reset_timer_reg__0[1]),
        .I2(reg_mgmt_reset_timer_reg__0[2]),
        .O(\n_0_reg_mgmt_reset_timer[2]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair9" *) 
   LUT4 #(
    .INIT(16'h7F80)) 
     \reg_mgmt_reset_timer[3]_i_1 
       (.I0(reg_mgmt_reset_timer_reg__0[1]),
        .I1(reg_mgmt_reset_timer_reg__0[0]),
        .I2(reg_mgmt_reset_timer_reg__0[2]),
        .I3(reg_mgmt_reset_timer_reg__0[3]),
        .O(p_0_in[3]));
LUT5 #(
    .INIT(32'h00000010)) 
     \reg_mgmt_reset_timer[4]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\n_0_FSM_onehot_reg_state_reg[1] ),
        .I3(\n_0_FSM_onehot_reg_state_reg[0] ),
        .I4(n_0_PCIE_3_0_i_i_171),
        .O(\n_0_reg_mgmt_reset_timer[4]_i_1 ));
LUT6 #(
    .INIT(64'h0000000000000100)) 
     \reg_mgmt_reset_timer[4]_i_2 
       (.I0(\n_0_reg_mgmt_reset_timer[4]_i_4 ),
        .I1(\n_0_FSM_onehot_reg_state_reg[7] ),
        .I2(\n_0_FSM_onehot_reg_state_reg[0] ),
        .I3(\n_0_FSM_onehot_reg_state_reg[6] ),
        .I4(\n_0_FSM_onehot_reg_state_reg[4] ),
        .I5(\n_0_FSM_onehot_reg_state_reg[5] ),
        .O(\n_0_reg_mgmt_reset_timer[4]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair7" *) 
   LUT5 #(
    .INIT(32'h7FFF8000)) 
     \reg_mgmt_reset_timer[4]_i_3 
       (.I0(reg_mgmt_reset_timer_reg__0[2]),
        .I1(reg_mgmt_reset_timer_reg__0[0]),
        .I2(reg_mgmt_reset_timer_reg__0[1]),
        .I3(reg_mgmt_reset_timer_reg__0[3]),
        .I4(reg_mgmt_reset_timer_reg__0[4]),
        .O(p_0_in[4]));
LUT3 #(
    .INIT(8'hFE)) 
     \reg_mgmt_reset_timer[4]_i_4 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\n_0_FSM_onehot_reg_state_reg[1] ),
        .O(\n_0_reg_mgmt_reset_timer[4]_i_4 ));
(* counter = "40" *) 
   FDRE \reg_mgmt_reset_timer_reg[0] 
       (.C(pipe_userclk2_in),
        .CE(\n_0_reg_mgmt_reset_timer[4]_i_2 ),
        .D(p_0_in[0]),
        .Q(reg_mgmt_reset_timer_reg__0[0]),
        .R(\n_0_reg_mgmt_reset_timer[4]_i_1 ));
(* counter = "40" *) 
   FDRE \reg_mgmt_reset_timer_reg[1] 
       (.C(pipe_userclk2_in),
        .CE(\n_0_reg_mgmt_reset_timer[4]_i_2 ),
        .D(p_0_in[1]),
        .Q(reg_mgmt_reset_timer_reg__0[1]),
        .R(\n_0_reg_mgmt_reset_timer[4]_i_1 ));
(* counter = "40" *) 
   FDRE \reg_mgmt_reset_timer_reg[2] 
       (.C(pipe_userclk2_in),
        .CE(\n_0_reg_mgmt_reset_timer[4]_i_2 ),
        .D(\n_0_reg_mgmt_reset_timer[2]_i_1 ),
        .Q(reg_mgmt_reset_timer_reg__0[2]),
        .R(\n_0_reg_mgmt_reset_timer[4]_i_1 ));
(* counter = "40" *) 
   FDRE \reg_mgmt_reset_timer_reg[3] 
       (.C(pipe_userclk2_in),
        .CE(\n_0_reg_mgmt_reset_timer[4]_i_2 ),
        .D(p_0_in[3]),
        .Q(reg_mgmt_reset_timer_reg__0[3]),
        .R(\n_0_reg_mgmt_reset_timer[4]_i_1 ));
(* counter = "40" *) 
   FDRE \reg_mgmt_reset_timer_reg[4] 
       (.C(pipe_userclk2_in),
        .CE(\n_0_reg_mgmt_reset_timer[4]_i_2 ),
        .D(p_0_in[4]),
        .Q(reg_mgmt_reset_timer_reg__0[4]),
        .R(\n_0_reg_mgmt_reset_timer[4]_i_1 ));
FDPE \reg_phy_rdy_reg[0] 
       (.C(pipe_userclk2_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .PRE(I2),
        .Q(reg_phy_rdy[0]));
FDPE \reg_phy_rdy_reg[1] 
       (.C(pipe_userclk2_in),
        .CE(\<const1> ),
        .D(reg_phy_rdy[0]),
        .PRE(I2),
        .Q(reg_phy_rdy[1]));
(* SOFT_HLUTNM = "soft_lutpair6" *) 
   LUT5 #(
    .INIT(32'hAAAAAADA)) 
     \reg_reset_timer[0]_i_1 
       (.I0(reg_reset_timer[0]),
        .I1(reg_reset_timer[1]),
        .I2(\n_0_reg_reset_timer[1]_i_2 ),
        .I3(n_0_PCIE_3_0_i_i_172),
        .I4(n_0_PCIE_3_0_i_i_171),
        .O(\n_0_reg_reset_timer[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair6" *) 
   LUT5 #(
    .INIT(32'hCCCCCCEC)) 
     \reg_reset_timer[1]_i_1 
       (.I0(reg_reset_timer[0]),
        .I1(reg_reset_timer[1]),
        .I2(\n_0_reg_reset_timer[1]_i_2 ),
        .I3(n_0_PCIE_3_0_i_i_172),
        .I4(n_0_PCIE_3_0_i_i_171),
        .O(\n_0_reg_reset_timer[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair4" *) 
   LUT4 #(
    .INIT(16'hFFFE)) 
     \reg_reset_timer[1]_i_2 
       (.I0(\n_0_FSM_onehot_reg_state_reg[1] ),
        .I1(Q[1]),
        .I2(\n_0_FSM_onehot_reg_state_reg[6] ),
        .I3(\n_0_FSM_onehot_reg_state_reg[5] ),
        .O(\n_0_reg_reset_timer[1]_i_2 ));
FDCE \reg_reset_timer_reg[0] 
       (.C(pipe_userclk2_in),
        .CE(\<const1> ),
        .CLR(reg_clock_locked[1]),
        .D(\n_0_reg_reset_timer[0]_i_1 ),
        .Q(reg_reset_timer[0]));
FDCE \reg_reset_timer_reg[1] 
       (.C(pipe_userclk2_in),
        .CE(\<const1> ),
        .CLR(reg_clock_locked[1]),
        .D(\n_0_reg_reset_timer[1]_i_1 ),
        .Q(reg_reset_timer[1]));
LUT4 #(
    .INIT(16'h7FFA)) 
     regff_mgmt_reset_n_o_i_1
       (.I0(\n_0_reg_reset_timer[1]_i_2 ),
        .I1(n_0_regff_mgmt_reset_n_o_i_2),
        .I2(n_0_PCIE_3_0_i_i_172),
        .I3(n_0_PCIE_3_0_i_i_171),
        .O(reg_mgmt_reset_n_o));
(* SOFT_HLUTNM = "soft_lutpair7" *) 
   LUT5 #(
    .INIT(32'h7FFFFFFF)) 
     regff_mgmt_reset_n_o_i_2
       (.I0(reg_mgmt_reset_timer_reg__0[4]),
        .I1(reg_mgmt_reset_timer_reg__0[1]),
        .I2(reg_mgmt_reset_timer_reg__0[0]),
        .I3(reg_mgmt_reset_timer_reg__0[2]),
        .I4(reg_mgmt_reset_timer_reg__0[3]),
        .O(n_0_regff_mgmt_reset_n_o_i_2));
FDRE #(
    .INIT(1'b0)) 
     regff_mgmt_reset_n_o_reg
       (.C(pipe_userclk2_in),
        .CE(\<const1> ),
        .D(reg_mgmt_reset_n_o),
        .Q(MGMTRESETN),
        .R(\<const0> ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     regff_mgmt_sticky_reset_n_o_i_1
       (.I0(\n_0_FSM_onehot_reg_state_reg[1] ),
        .I1(Q[1]),
        .I2(\n_0_FSM_onehot_reg_state_reg[6] ),
        .I3(\n_0_FSM_onehot_reg_state_reg[5] ),
        .I4(n_0_PCIE_3_0_i_i_172),
        .I5(n_0_PCIE_3_0_i_i_171),
        .O(reg_mgmt_sticky_reset_n_o));
FDRE #(
    .INIT(1'b0)) 
     regff_mgmt_sticky_reset_n_o_reg
       (.C(pipe_userclk2_in),
        .CE(\<const1> ),
        .D(reg_mgmt_sticky_reset_n_o),
        .Q(MGMTSTICKYRESETN),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair8" *) 
   LUT4 #(
    .INIT(16'h282A)) 
     regff_pipe_reset_n_o_i_1
       (.I0(n_0_PCIE_3_0_i_i_171),
        .I1(n_0_PCIE_3_0_i_i_172),
        .I2(\n_0_reg_reset_timer[1]_i_2 ),
        .I3(cold_reset),
        .O(reg_pipe_reset_n_o));
FDRE #(
    .INIT(1'b0)) 
     regff_pipe_reset_n_o_reg
       (.C(pipe_userclk2_in),
        .CE(\<const1> ),
        .D(reg_pipe_reset_n_o),
        .Q(PIPERESETN),
        .R(\<const0> ));
LUT6 #(
    .INIT(64'h0001FFFE00000000)) 
     regff_reset_n_o_i_1
       (.I0(\n_0_FSM_onehot_reg_state_reg[1] ),
        .I1(Q[1]),
        .I2(\n_0_FSM_onehot_reg_state_reg[6] ),
        .I3(\n_0_FSM_onehot_reg_state_reg[5] ),
        .I4(n_0_PCIE_3_0_i_i_172),
        .I5(n_0_PCIE_3_0_i_i_171),
        .O(reg_reset_n_o));
FDRE #(
    .INIT(1'b0)) 
     regff_reset_n_o_reg
       (.C(pipe_userclk2_in),
        .CE(\<const1> ),
        .D(reg_reset_n_o),
        .Q(reset_n),
        .R(\<const0> ));
endmodule

module vc709_pcie_x8_gen3vc709_pcie_x8_gen3_pcie_tlp_tph_tbl_7vx
   (CFGTPHSTTREADDATA,
    user_tph_stt_read_data,
    CFGTPHSTTREADDATAVALID,
    user_tph_stt_read_data_valid,
    pipe_userclk2_in,
    ADDRARDADDR,
    CFGTPHSTTWRITEDATA,
    user_tph_stt_read_enable,
    reset_n,
    CFGTPHSTTREADENABLE,
    user_tph_function_num,
    user_tph_stt_address,
    CFGTPHSTTWRITEENABLE,
    CFGTPHSTTWRITEBYTEVALID);
  output [31:0]CFGTPHSTTREADDATA;
  output [31:0]user_tph_stt_read_data;
  output CFGTPHSTTREADDATAVALID;
  output user_tph_stt_read_data_valid;
  input pipe_userclk2_in;
  input [7:0]ADDRARDADDR;
  input [31:0]CFGTPHSTTWRITEDATA;
  input user_tph_stt_read_enable;
  input reset_n;
  input CFGTPHSTTREADENABLE;
  input [2:0]user_tph_function_num;
  input [4:0]user_tph_stt_address;
  input CFGTPHSTTWRITEENABLE;
  input [3:0]CFGTPHSTTWRITEBYTEVALID;

  wire \<const0> ;
  wire \<const1> ;
  wire [7:0]ADDRARDADDR;
  wire [31:0]CFGTPHSTTREADDATA;
  wire CFGTPHSTTREADDATAVALID;
  wire CFGTPHSTTREADENABLE;
  wire [3:0]CFGTPHSTTWRITEBYTEVALID;
  wire [31:0]CFGTPHSTTWRITEDATA;
  wire CFGTPHSTTWRITEENABLE;
  wire clear;
  wire \n_0_reg_count[7]_i_3 ;
  wire n_0_reg_user_tph_stt_read_data_valid_o_i_2;
  wire n_0_u_ram_i_1;
  wire n_0_u_ram_i_14;
  wire n_0_u_ram_i_2;
  wire n_0_u_ram_i_3;
  wire n_0_u_ram_i_4;
  wire n_0_u_ram_i_5;
  wire n_0_u_ram_i_6;
  wire n_0_u_ram_i_7;
  wire n_0_u_ram_i_8;
  wire [7:0]p_0_in__0;
  wire pipe_userclk2_in;
  wire reg_cfg_tph_stt_read_data_valid_o0;
  wire reg_cfg_tph_stt_read_enable_i;
  wire [7:0]reg_count_reg__0;
  wire reg_next_state;
  wire reg_state;
  wire reg_user_tph_stt_read_data_valid_o0;
  wire reg_user_tph_stt_read_enable_i;
  wire reset_n;
  wire [2:0]user_tph_function_num;
  wire [4:0]user_tph_stt_address;
  wire [31:0]user_tph_stt_read_data;
  wire user_tph_stt_read_data_valid;
  wire user_tph_stt_read_enable;
  wire [3:0]wea;
  wire NLW_u_ram_CASCADEOUTA_UNCONNECTED;
  wire NLW_u_ram_CASCADEOUTB_UNCONNECTED;
  wire NLW_u_ram_DBITERR_UNCONNECTED;
  wire NLW_u_ram_REGCEB_UNCONNECTED;
  wire NLW_u_ram_RSTREGB_UNCONNECTED;
  wire NLW_u_ram_SBITERR_UNCONNECTED;
  wire [3:0]NLW_u_ram_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_u_ram_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_u_ram_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_u_ram_RDADDRECC_UNCONNECTED;
  wire [7:4]NLW_u_ram_WEBWE_UNCONNECTED;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
LUT4 #(
    .INIT(16'h0008)) 
     reg_cfg_tph_stt_read_data_valid_o_i_1
       (.I0(CFGTPHSTTREADENABLE),
        .I1(reg_cfg_tph_stt_read_enable_i),
        .I2(reg_state),
        .I3(CFGTPHSTTREADDATAVALID),
        .O(reg_cfg_tph_stt_read_data_valid_o0));
FDCE reg_cfg_tph_stt_read_data_valid_o_reg
       (.C(pipe_userclk2_in),
        .CE(\<const1> ),
        .CLR(n_0_reg_user_tph_stt_read_data_valid_o_i_2),
        .D(reg_cfg_tph_stt_read_data_valid_o0),
        .Q(CFGTPHSTTREADDATAVALID));
FDCE reg_cfg_tph_stt_read_enable_i_reg
       (.C(pipe_userclk2_in),
        .CE(\<const1> ),
        .CLR(n_0_reg_user_tph_stt_read_data_valid_o_i_2),
        .D(CFGTPHSTTREADENABLE),
        .Q(reg_cfg_tph_stt_read_enable_i));
LUT1 #(
    .INIT(2'h1)) 
     \reg_count[0]_i_1 
       (.I0(reg_count_reg__0[0]),
        .O(p_0_in__0[0]));
LUT2 #(
    .INIT(4'h6)) 
     \reg_count[1]_i_1 
       (.I0(reg_count_reg__0[0]),
        .I1(reg_count_reg__0[1]),
        .O(p_0_in__0[1]));
LUT3 #(
    .INIT(8'h78)) 
     \reg_count[2]_i_1 
       (.I0(reg_count_reg__0[0]),
        .I1(reg_count_reg__0[1]),
        .I2(reg_count_reg__0[2]),
        .O(p_0_in__0[2]));
LUT4 #(
    .INIT(16'h7F80)) 
     \reg_count[3]_i_1 
       (.I0(reg_count_reg__0[1]),
        .I1(reg_count_reg__0[0]),
        .I2(reg_count_reg__0[2]),
        .I3(reg_count_reg__0[3]),
        .O(p_0_in__0[3]));
LUT5 #(
    .INIT(32'h7FFF8000)) 
     \reg_count[4]_i_1 
       (.I0(reg_count_reg__0[2]),
        .I1(reg_count_reg__0[0]),
        .I2(reg_count_reg__0[1]),
        .I3(reg_count_reg__0[3]),
        .I4(reg_count_reg__0[4]),
        .O(p_0_in__0[4]));
LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
     \reg_count[5]_i_1 
       (.I0(reg_count_reg__0[3]),
        .I1(reg_count_reg__0[1]),
        .I2(reg_count_reg__0[0]),
        .I3(reg_count_reg__0[2]),
        .I4(reg_count_reg__0[4]),
        .I5(reg_count_reg__0[5]),
        .O(p_0_in__0[5]));
LUT2 #(
    .INIT(4'h6)) 
     \reg_count[6]_i_1 
       (.I0(\n_0_reg_count[7]_i_3 ),
        .I1(reg_count_reg__0[6]),
        .O(p_0_in__0[6]));
LUT1 #(
    .INIT(2'h1)) 
     \reg_count[7]_i_1 
       (.I0(reg_state),
        .O(clear));
LUT3 #(
    .INIT(8'h78)) 
     \reg_count[7]_i_2 
       (.I0(\n_0_reg_count[7]_i_3 ),
        .I1(reg_count_reg__0[6]),
        .I2(reg_count_reg__0[7]),
        .O(p_0_in__0[7]));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \reg_count[7]_i_3 
       (.I0(reg_count_reg__0[5]),
        .I1(reg_count_reg__0[3]),
        .I2(reg_count_reg__0[1]),
        .I3(reg_count_reg__0[0]),
        .I4(reg_count_reg__0[2]),
        .I5(reg_count_reg__0[4]),
        .O(\n_0_reg_count[7]_i_3 ));
(* counter = "41" *) 
   FDRE \reg_count_reg[0] 
       (.C(pipe_userclk2_in),
        .CE(\<const1> ),
        .D(p_0_in__0[0]),
        .Q(reg_count_reg__0[0]),
        .R(clear));
(* counter = "41" *) 
   FDRE \reg_count_reg[1] 
       (.C(pipe_userclk2_in),
        .CE(\<const1> ),
        .D(p_0_in__0[1]),
        .Q(reg_count_reg__0[1]),
        .R(clear));
(* counter = "41" *) 
   FDRE \reg_count_reg[2] 
       (.C(pipe_userclk2_in),
        .CE(\<const1> ),
        .D(p_0_in__0[2]),
        .Q(reg_count_reg__0[2]),
        .R(clear));
(* counter = "41" *) 
   FDRE \reg_count_reg[3] 
       (.C(pipe_userclk2_in),
        .CE(\<const1> ),
        .D(p_0_in__0[3]),
        .Q(reg_count_reg__0[3]),
        .R(clear));
(* counter = "41" *) 
   FDRE \reg_count_reg[4] 
       (.C(pipe_userclk2_in),
        .CE(\<const1> ),
        .D(p_0_in__0[4]),
        .Q(reg_count_reg__0[4]),
        .R(clear));
(* counter = "41" *) 
   FDRE \reg_count_reg[5] 
       (.C(pipe_userclk2_in),
        .CE(\<const1> ),
        .D(p_0_in__0[5]),
        .Q(reg_count_reg__0[5]),
        .R(clear));
(* counter = "41" *) 
   FDRE \reg_count_reg[6] 
       (.C(pipe_userclk2_in),
        .CE(\<const1> ),
        .D(p_0_in__0[6]),
        .Q(reg_count_reg__0[6]),
        .R(clear));
(* counter = "41" *) 
   FDRE \reg_count_reg[7] 
       (.C(pipe_userclk2_in),
        .CE(\<const1> ),
        .D(p_0_in__0[7]),
        .Q(reg_count_reg__0[7]),
        .R(clear));
FDRE #(
    .INIT(1'b0)) 
     reg_state_reg
       (.C(pipe_userclk2_in),
        .CE(\<const1> ),
        .D(reg_next_state),
        .Q(reg_state),
        .R(\<const0> ));
LUT4 #(
    .INIT(16'h0008)) 
     reg_user_tph_stt_read_data_valid_o_i_1
       (.I0(user_tph_stt_read_enable),
        .I1(reg_user_tph_stt_read_enable_i),
        .I2(reg_state),
        .I3(user_tph_stt_read_data_valid),
        .O(reg_user_tph_stt_read_data_valid_o0));
LUT1 #(
    .INIT(2'h1)) 
     reg_user_tph_stt_read_data_valid_o_i_2
       (.I0(reset_n),
        .O(n_0_reg_user_tph_stt_read_data_valid_o_i_2));
FDCE reg_user_tph_stt_read_data_valid_o_reg
       (.C(pipe_userclk2_in),
        .CE(\<const1> ),
        .CLR(n_0_reg_user_tph_stt_read_data_valid_o_i_2),
        .D(reg_user_tph_stt_read_data_valid_o0),
        .Q(user_tph_stt_read_data_valid));
FDCE reg_user_tph_stt_read_enable_i_reg
       (.C(pipe_userclk2_in),
        .CE(\<const1> ),
        .CLR(n_0_reg_user_tph_stt_read_data_valid_o_i_2),
        .D(user_tph_stt_read_enable),
        .Q(reg_user_tph_stt_read_enable_i));
(* BOX_TYPE = "PRIMITIVE" *) 
   RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("GENERATE_X_ONLY"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
     u_ram
       (.ADDRARDADDR({\<const1> ,\<const0> ,\<const0> ,ADDRARDADDR,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ADDRBWRADDR({\<const1> ,\<const0> ,\<const0> ,n_0_u_ram_i_1,n_0_u_ram_i_2,n_0_u_ram_i_3,n_0_u_ram_i_4,n_0_u_ram_i_5,n_0_u_ram_i_6,n_0_u_ram_i_7,n_0_u_ram_i_8,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .CASCADEINA(\<const0> ),
        .CASCADEINB(\<const0> ),
        .CASCADEOUTA(NLW_u_ram_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_u_ram_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(pipe_userclk2_in),
        .CLKBWRCLK(pipe_userclk2_in),
        .DBITERR(NLW_u_ram_DBITERR_UNCONNECTED),
        .DIADI(CFGTPHSTTWRITEDATA),
        .DIBDI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DIPADIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DIPBDIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DOADO(CFGTPHSTTREADDATA),
        .DOBDO(user_tph_stt_read_data),
        .DOPADOP(NLW_u_ram_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_u_ram_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_u_ram_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(\<const1> ),
        .ENBWREN(\<const1> ),
        .INJECTDBITERR(\<const0> ),
        .INJECTSBITERR(\<const0> ),
        .RDADDRECC(NLW_u_ram_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(\<const1> ),
        .REGCEB(NLW_u_ram_REGCEB_UNCONNECTED),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(\<const0> ),
        .RSTREGARSTREG(\<const0> ),
        .RSTREGB(NLW_u_ram_RSTREGB_UNCONNECTED),
        .SBITERR(NLW_u_ram_SBITERR_UNCONNECTED),
        .WEA(wea),
        .WEBWE({NLW_u_ram_WEBWE_UNCONNECTED[7:4],reg_next_state,reg_next_state,reg_next_state,reg_next_state}));
LUT3 #(
    .INIT(8'hB8)) 
     u_ram_i_1
       (.I0(reg_count_reg__0[7]),
        .I1(reg_state),
        .I2(user_tph_function_num[2]),
        .O(n_0_u_ram_i_1));
LUT2 #(
    .INIT(4'h8)) 
     u_ram_i_10
       (.I0(CFGTPHSTTWRITEENABLE),
        .I1(CFGTPHSTTWRITEBYTEVALID[2]),
        .O(wea[2]));
LUT2 #(
    .INIT(4'h8)) 
     u_ram_i_11
       (.I0(CFGTPHSTTWRITEENABLE),
        .I1(CFGTPHSTTWRITEBYTEVALID[1]),
        .O(wea[1]));
LUT2 #(
    .INIT(4'h8)) 
     u_ram_i_12
       (.I0(CFGTPHSTTWRITEENABLE),
        .I1(CFGTPHSTTWRITEBYTEVALID[0]),
        .O(wea[0]));
LUT5 #(
    .INIT(32'hF700F7FF)) 
     u_ram_i_13
       (.I0(reg_count_reg__0[1]),
        .I1(reg_count_reg__0[0]),
        .I2(n_0_u_ram_i_14),
        .I3(reg_state),
        .I4(reset_n),
        .O(reg_next_state));
LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
     u_ram_i_14
       (.I0(reg_count_reg__0[3]),
        .I1(reg_count_reg__0[2]),
        .I2(reg_count_reg__0[6]),
        .I3(reg_count_reg__0[7]),
        .I4(reg_count_reg__0[4]),
        .I5(reg_count_reg__0[5]),
        .O(n_0_u_ram_i_14));
LUT3 #(
    .INIT(8'hB8)) 
     u_ram_i_2
       (.I0(reg_count_reg__0[6]),
        .I1(reg_state),
        .I2(user_tph_function_num[1]),
        .O(n_0_u_ram_i_2));
LUT3 #(
    .INIT(8'hB8)) 
     u_ram_i_3
       (.I0(reg_count_reg__0[5]),
        .I1(reg_state),
        .I2(user_tph_function_num[0]),
        .O(n_0_u_ram_i_3));
LUT3 #(
    .INIT(8'hB8)) 
     u_ram_i_4
       (.I0(reg_count_reg__0[4]),
        .I1(reg_state),
        .I2(user_tph_stt_address[4]),
        .O(n_0_u_ram_i_4));
LUT3 #(
    .INIT(8'hB8)) 
     u_ram_i_5
       (.I0(reg_count_reg__0[3]),
        .I1(reg_state),
        .I2(user_tph_stt_address[3]),
        .O(n_0_u_ram_i_5));
LUT3 #(
    .INIT(8'hB8)) 
     u_ram_i_6
       (.I0(reg_count_reg__0[2]),
        .I1(reg_state),
        .I2(user_tph_stt_address[2]),
        .O(n_0_u_ram_i_6));
LUT3 #(
    .INIT(8'hB8)) 
     u_ram_i_7
       (.I0(reg_count_reg__0[1]),
        .I1(reg_state),
        .I2(user_tph_stt_address[1]),
        .O(n_0_u_ram_i_7));
LUT3 #(
    .INIT(8'hB8)) 
     u_ram_i_8
       (.I0(reg_count_reg__0[0]),
        .I1(reg_state),
        .I2(user_tph_stt_address[0]),
        .O(n_0_u_ram_i_8));
LUT2 #(
    .INIT(4'h8)) 
     u_ram_i_9
       (.I0(CFGTPHSTTWRITEENABLE),
        .I1(CFGTPHSTTWRITEBYTEVALID[3]),
        .O(wea[3]));
endmodule

module vc709_pcie_x8_gen3vc709_pcie_x8_gen3_pcie_top
   (user_tph_stt_read_data,
    user_tph_stt_read_data_valid,
    user_lnk_up,
    cfg_phy_link_status,
    O1,
    cfg_phy_link_down,
    O2,
    cfg_hot_reset_out,
    cfg_err_cor_out,
    cfg_err_fatal_out,
    cfg_err_nonfatal_out,
    cfg_ext_read_received,
    cfg_ext_write_received,
    cfg_interrupt_msi_fail,
    cfg_interrupt_msi_mask_update,
    cfg_interrupt_msi_sent,
    cfg_interrupt_msix_fail,
    cfg_interrupt_msix_sent,
    cfg_interrupt_sent,
    cfg_ltr_enable,
    cfg_mgmt_read_write_done,
    cfg_msg_received,
    cfg_msg_transmit_done,
    cfg_per_function_update_done,
    cfg_pl_status_change,
    cfg_power_state_change_interrupt,
    pcie_drp_rdy,
    m_axis_cq_tlast,
    m_axis_cq_tvalid,
    m_axis_rc_tlast,
    m_axis_rc_tvalid,
    pcie_rq_seq_num_vld,
    pcie_rq_tag_vld,
    PIPE_RXPOLARITY,
    PIPE_TXCOMPLIANCE,
    PIPE_TXELECIDLE,
    PIPETXDEEMPH,
    PIPETXRCVRDET,
    PIPETXSWING,
    cfg_fc_cpld,
    cfg_fc_npd,
    cfg_fc_pd,
    cfg_vf_status,
    cfg_per_func_status_data,
    pcie_drp_do,
    cfg_vf_power_state,
    cfg_vf_tph_st_mode,
    cfg_dpa_substate_change,
    cfg_flr_in_process,
    cfg_interrupt_msi_enable,
    cfg_interrupt_msix_enable,
    cfg_interrupt_msix_mask,
    cfg_link_power_state,
    cfg_obff_enable,
    cfg_rcb_status,
    cfg_tph_requester_enable,
    pcie_tfc_npd_av,
    pcie_tfc_nph_av,
    PIPERX0EQCONTROL,
    PIPERX1EQCONTROL,
    PIPERX2EQCONTROL,
    PIPERX3EQCONTROL,
    PIPERX4EQCONTROL,
    PIPERX5EQCONTROL,
    PIPERX6EQCONTROL,
    PIPERX7EQCONTROL,
    PIPE_TXDATAK,
    PIPETX0EQCONTROL,
    PIPE_POWERDOWN,
    PIPETX1EQCONTROL,
    PIPETX2EQCONTROL,
    PIPETX3EQCONTROL,
    PIPETX4EQCONTROL,
    PIPETX5EQCONTROL,
    PIPETX6EQCONTROL,
    PIPETX7EQCONTROL,
    PIPETXRATE,
    m_axis_cq_tdata,
    m_axis_rc_tdata,
    cfg_current_speed,
    cfg_max_payload,
    cfg_max_read_req,
    PIPERX0EQPRESET,
    PIPERX1EQPRESET,
    PIPERX2EQPRESET,
    PIPERX3EQPRESET,
    PIPERX4EQPRESET,
    PIPERX5EQPRESET,
    PIPERX6EQPRESET,
    PIPERX7EQPRESET,
    PIPETXMARGIN,
    cfg_ext_write_data,
    cfg_interrupt_msi_data,
    cfg_mgmt_read_data,
    PIPE_TXDATA,
    cfg_ext_write_byte_enable,
    cfg_negotiated_width,
    pcie_rq_seq_num,
    PIPERX0EQLPTXPRESET,
    PIPERX1EQLPTXPRESET,
    PIPERX2EQLPTXPRESET,
    PIPERX3EQLPTXPRESET,
    PIPERX4EQLPTXPRESET,
    PIPERX5EQLPTXPRESET,
    PIPERX6EQLPTXPRESET,
    PIPERX7EQLPTXPRESET,
    PIPETX0EQPRESET,
    PIPETX1EQPRESET,
    PIPETX2EQPRESET,
    PIPETX3EQPRESET,
    PIPETX4EQPRESET,
    PIPETX5EQPRESET,
    PIPETX6EQPRESET,
    PIPETX7EQPRESET,
    s_axis_cc_tready,
    s_axis_rq_tready,
    cfg_msg_received_type,
    cfg_function_power_state,
    cfg_interrupt_msi_mmenable,
    cfg_interrupt_msi_vf_enable,
    cfg_interrupt_msix_vf_enable,
    cfg_interrupt_msix_vf_mask,
    cfg_ltssm_state,
    cfg_tph_st_mode,
    cfg_vf_flr_in_process,
    cfg_vf_tph_requester_enable,
    pcie_cq_np_req_count,
    pcie_rq_tag,
    PIPERX0EQLPLFFS,
    PIPERX1EQLPLFFS,
    PIPERX2EQLPLFFS,
    PIPERX3EQLPLFFS,
    PIPERX4EQLPLFFS,
    PIPERX5EQLPLFFS,
    PIPERX6EQLPLFFS,
    PIPERX7EQLPLFFS,
    PIPETX0EQDEEMPH,
    PIPETX1EQDEEMPH,
    PIPETX2EQDEEMPH,
    PIPETX3EQDEEMPH,
    PIPETX4EQDEEMPH,
    PIPETX5EQDEEMPH,
    PIPETX6EQDEEMPH,
    PIPETX7EQDEEMPH,
    m_axis_rc_tuser,
    cfg_ext_function_number,
    cfg_fc_cplh,
    cfg_fc_nph,
    cfg_fc_ph,
    cfg_function_status,
    cfg_msg_received_data,
    m_axis_cq_tkeep,
    m_axis_rc_tkeep,
    PLGEN3PCSRXSLIDE,
    m_axis_cq_tuser,
    cfg_ext_register_number,
    pipe_userclk2_in,
    user_tph_stt_read_enable,
    user_reset_int,
    sys_reset,
    pipe_mmcm_lock_in,
    Q,
    user_tph_function_num,
    user_tph_stt_address,
    cfg_config_space_enable,
    cfg_err_cor_in,
    cfg_err_uncor_in,
    cfg_ext_read_data_valid,
    cfg_hot_reset_in,
    cfg_interrupt_msi_tph_present,
    cfg_interrupt_msix_int,
    cfg_link_training_enable,
    cfg_mgmt_read,
    cfg_mgmt_type1_cfg_reg_access,
    cfg_mgmt_write,
    cfg_msg_transmit,
    cfg_per_function_output_request,
    cfg_power_state_change_ack,
    cfg_req_pm_transition_l23_ready,
    pipe_userclk1_in,
    pcie_drp_clk,
    pcie_drp_en,
    pcie_drp_we,
    pcie_cq_np_req,
    pipe_pclk_in,
    PIPE_RXELECIDLE,
    EQ_RXEQ_DONE,
    USER_RXEQ_ADAPT_DONE,
    PIPERX0EQLPLFFSSEL,
    PIPERX0PHYSTATUS,
    PIPERX0VALID,
    I1,
    I2,
    PIPERX1EQLPLFFSSEL,
    PIPERX1PHYSTATUS,
    PIPERX1VALID,
    I3,
    I4,
    PIPERX2EQLPLFFSSEL,
    PIPERX2PHYSTATUS,
    PIPERX2VALID,
    I5,
    I6,
    PIPERX3EQLPLFFSSEL,
    PIPERX3PHYSTATUS,
    PIPERX3VALID,
    I7,
    I8,
    PIPERX4EQLPLFFSSEL,
    PIPERX4PHYSTATUS,
    PIPERX4VALID,
    I9,
    I10,
    PIPERX5EQLPLFFSSEL,
    PIPERX5PHYSTATUS,
    PIPERX5VALID,
    I11,
    I12,
    PIPERX6EQLPLFFSSEL,
    PIPERX6PHYSTATUS,
    PIPERX6VALID,
    I13,
    I14,
    PIPERX7EQLPLFFSSEL,
    PIPERX7PHYSTATUS,
    PIPERX7VALID,
    EQ_TXEQ_DONE,
    I15,
    I16,
    I17,
    I18,
    I19,
    I20,
    I21,
    pipe_rxusrclk_in,
    s_axis_cc_tlast,
    s_axis_cc_tvalid,
    s_axis_rq_tlast,
    s_axis_rq_tvalid,
    pcie_drp_addr,
    pcie_drp_di,
    PIPERX0EQLPNEWTXCOEFFORPRESET,
    PIPERX1EQLPNEWTXCOEFFORPRESET,
    PIPERX2EQLPNEWTXCOEFFORPRESET,
    PIPERX3EQLPNEWTXCOEFFORPRESET,
    PIPERX4EQLPNEWTXCOEFFORPRESET,
    PIPERX5EQLPNEWTXCOEFFORPRESET,
    PIPERX6EQLPNEWTXCOEFFORPRESET,
    PIPERX7EQLPNEWTXCOEFFORPRESET,
    I22,
    I23,
    I24,
    I25,
    I26,
    I27,
    I28,
    I29,
    cfg_mgmt_addr,
    cfg_flr_done,
    cfg_interrupt_msi_tph_type,
    cfg_interrupt_pending,
    PIPE_RXDATAK,
    m_axis_cq_tready,
    m_axis_rc_tready,
    s_axis_cc_tdata,
    s_axis_rq_tdata,
    cfg_ds_function_number,
    cfg_fc_sel,
    cfg_interrupt_msi_attr,
    cfg_interrupt_msi_function_number,
    cfg_msg_transmit_type,
    cfg_per_func_status_control,
    cfg_per_function_number,
    PIPE_RXSTATUS,
    cfg_ext_read_data,
    cfg_interrupt_msi_int,
    cfg_interrupt_msix_data,
    cfg_mgmt_write_data,
    cfg_msg_transmit_data,
    PIPE_RXDATA,
    s_axis_cc_tuser,
    cfg_interrupt_int,
    cfg_interrupt_msi_select,
    cfg_mgmt_byte_enable,
    cfg_ds_device_number,
    s_axis_rq_tuser,
    cfg_vf_flr_done,
    cfg_dsn,
    cfg_interrupt_msi_pending_status,
    cfg_interrupt_msix_address,
    cfg_ds_bus_number,
    cfg_ds_port_number,
    PLGEN3PCSRXSYNCDONE,
    s_axis_cc_tkeep,
    s_axis_rq_tkeep,
    cfg_interrupt_msi_tph_st_tag);
  output [31:0]user_tph_stt_read_data;
  output user_tph_stt_read_data_valid;
  output user_lnk_up;
  output [1:0]cfg_phy_link_status;
  output O1;
  output cfg_phy_link_down;
  output O2;
  output cfg_hot_reset_out;
  output cfg_err_cor_out;
  output cfg_err_fatal_out;
  output cfg_err_nonfatal_out;
  output cfg_ext_read_received;
  output cfg_ext_write_received;
  output cfg_interrupt_msi_fail;
  output cfg_interrupt_msi_mask_update;
  output cfg_interrupt_msi_sent;
  output cfg_interrupt_msix_fail;
  output cfg_interrupt_msix_sent;
  output cfg_interrupt_sent;
  output cfg_ltr_enable;
  output cfg_mgmt_read_write_done;
  output cfg_msg_received;
  output cfg_msg_transmit_done;
  output cfg_per_function_update_done;
  output cfg_pl_status_change;
  output cfg_power_state_change_interrupt;
  output pcie_drp_rdy;
  output m_axis_cq_tlast;
  output m_axis_cq_tvalid;
  output m_axis_rc_tlast;
  output m_axis_rc_tvalid;
  output pcie_rq_seq_num_vld;
  output pcie_rq_tag_vld;
  output [7:0]PIPE_RXPOLARITY;
  output [7:0]PIPE_TXCOMPLIANCE;
  output [7:0]PIPE_TXELECIDLE;
  output PIPETXDEEMPH;
  output PIPETXRCVRDET;
  output PIPETXSWING;
  output [11:0]cfg_fc_cpld;
  output [11:0]cfg_fc_npd;
  output [11:0]cfg_fc_pd;
  output [11:0]cfg_vf_status;
  output [15:0]cfg_per_func_status_data;
  output [15:0]pcie_drp_do;
  output [17:0]cfg_vf_power_state;
  output [17:0]cfg_vf_tph_st_mode;
  output [1:0]cfg_dpa_substate_change;
  output [1:0]cfg_flr_in_process;
  output [1:0]cfg_interrupt_msi_enable;
  output [1:0]cfg_interrupt_msix_enable;
  output [1:0]cfg_interrupt_msix_mask;
  output [1:0]cfg_link_power_state;
  output [1:0]cfg_obff_enable;
  output [1:0]cfg_rcb_status;
  output [1:0]cfg_tph_requester_enable;
  output [1:0]pcie_tfc_npd_av;
  output [1:0]pcie_tfc_nph_av;
  output [1:0]PIPERX0EQCONTROL;
  output [1:0]PIPERX1EQCONTROL;
  output [1:0]PIPERX2EQCONTROL;
  output [1:0]PIPERX3EQCONTROL;
  output [1:0]PIPERX4EQCONTROL;
  output [1:0]PIPERX5EQCONTROL;
  output [1:0]PIPERX6EQCONTROL;
  output [1:0]PIPERX7EQCONTROL;
  output [15:0]PIPE_TXDATAK;
  output [1:0]PIPETX0EQCONTROL;
  output [15:0]PIPE_POWERDOWN;
  output [1:0]PIPETX1EQCONTROL;
  output [1:0]PIPETX2EQCONTROL;
  output [1:0]PIPETX3EQCONTROL;
  output [1:0]PIPETX4EQCONTROL;
  output [1:0]PIPETX5EQCONTROL;
  output [1:0]PIPETX6EQCONTROL;
  output [1:0]PIPETX7EQCONTROL;
  output [1:0]PIPETXRATE;
  output [255:0]m_axis_cq_tdata;
  output [255:0]m_axis_rc_tdata;
  output [2:0]cfg_current_speed;
  output [2:0]cfg_max_payload;
  output [2:0]cfg_max_read_req;
  output [2:0]PIPERX0EQPRESET;
  output [2:0]PIPERX1EQPRESET;
  output [2:0]PIPERX2EQPRESET;
  output [2:0]PIPERX3EQPRESET;
  output [2:0]PIPERX4EQPRESET;
  output [2:0]PIPERX5EQPRESET;
  output [2:0]PIPERX6EQPRESET;
  output [2:0]PIPERX7EQPRESET;
  output [2:0]PIPETXMARGIN;
  output [31:0]cfg_ext_write_data;
  output [31:0]cfg_interrupt_msi_data;
  output [31:0]cfg_mgmt_read_data;
  output [255:0]PIPE_TXDATA;
  output [3:0]cfg_ext_write_byte_enable;
  output [3:0]cfg_negotiated_width;
  output [3:0]pcie_rq_seq_num;
  output [3:0]PIPERX0EQLPTXPRESET;
  output [3:0]PIPERX1EQLPTXPRESET;
  output [3:0]PIPERX2EQLPTXPRESET;
  output [3:0]PIPERX3EQLPTXPRESET;
  output [3:0]PIPERX4EQLPTXPRESET;
  output [3:0]PIPERX5EQLPTXPRESET;
  output [3:0]PIPERX6EQLPTXPRESET;
  output [3:0]PIPERX7EQLPTXPRESET;
  output [3:0]PIPETX0EQPRESET;
  output [3:0]PIPETX1EQPRESET;
  output [3:0]PIPETX2EQPRESET;
  output [3:0]PIPETX3EQPRESET;
  output [3:0]PIPETX4EQPRESET;
  output [3:0]PIPETX5EQPRESET;
  output [3:0]PIPETX6EQPRESET;
  output [3:0]PIPETX7EQPRESET;
  output [3:0]s_axis_cc_tready;
  output [3:0]s_axis_rq_tready;
  output [4:0]cfg_msg_received_type;
  output [5:0]cfg_function_power_state;
  output [5:0]cfg_interrupt_msi_mmenable;
  output [5:0]cfg_interrupt_msi_vf_enable;
  output [5:0]cfg_interrupt_msix_vf_enable;
  output [5:0]cfg_interrupt_msix_vf_mask;
  output [5:0]cfg_ltssm_state;
  output [5:0]cfg_tph_st_mode;
  output [5:0]cfg_vf_flr_in_process;
  output [5:0]cfg_vf_tph_requester_enable;
  output [5:0]pcie_cq_np_req_count;
  output [5:0]pcie_rq_tag;
  output [5:0]PIPERX0EQLPLFFS;
  output [5:0]PIPERX1EQLPLFFS;
  output [5:0]PIPERX2EQLPLFFS;
  output [5:0]PIPERX3EQLPLFFS;
  output [5:0]PIPERX4EQLPLFFS;
  output [5:0]PIPERX5EQLPLFFS;
  output [5:0]PIPERX6EQLPLFFS;
  output [5:0]PIPERX7EQLPLFFS;
  output [5:0]PIPETX0EQDEEMPH;
  output [5:0]PIPETX1EQDEEMPH;
  output [5:0]PIPETX2EQDEEMPH;
  output [5:0]PIPETX3EQDEEMPH;
  output [5:0]PIPETX4EQDEEMPH;
  output [5:0]PIPETX5EQDEEMPH;
  output [5:0]PIPETX6EQDEEMPH;
  output [5:0]PIPETX7EQDEEMPH;
  output [74:0]m_axis_rc_tuser;
  output [7:0]cfg_ext_function_number;
  output [7:0]cfg_fc_cplh;
  output [7:0]cfg_fc_nph;
  output [7:0]cfg_fc_ph;
  output [7:0]cfg_function_status;
  output [7:0]cfg_msg_received_data;
  output [7:0]m_axis_cq_tkeep;
  output [7:0]m_axis_rc_tkeep;
  output [7:0]PLGEN3PCSRXSLIDE;
  output [84:0]m_axis_cq_tuser;
  output [9:0]cfg_ext_register_number;
  input pipe_userclk2_in;
  input user_tph_stt_read_enable;
  input user_reset_int;
  input sys_reset;
  input pipe_mmcm_lock_in;
  input [0:0]Q;
  input [2:0]user_tph_function_num;
  input [4:0]user_tph_stt_address;
  input cfg_config_space_enable;
  input cfg_err_cor_in;
  input cfg_err_uncor_in;
  input cfg_ext_read_data_valid;
  input cfg_hot_reset_in;
  input cfg_interrupt_msi_tph_present;
  input cfg_interrupt_msix_int;
  input cfg_link_training_enable;
  input cfg_mgmt_read;
  input cfg_mgmt_type1_cfg_reg_access;
  input cfg_mgmt_write;
  input cfg_msg_transmit;
  input cfg_per_function_output_request;
  input cfg_power_state_change_ack;
  input cfg_req_pm_transition_l23_ready;
  input pipe_userclk1_in;
  input pcie_drp_clk;
  input pcie_drp_en;
  input pcie_drp_we;
  input pcie_cq_np_req;
  input pipe_pclk_in;
  input [7:0]PIPE_RXELECIDLE;
  input EQ_RXEQ_DONE;
  input USER_RXEQ_ADAPT_DONE;
  input PIPERX0EQLPLFFSSEL;
  input PIPERX0PHYSTATUS;
  input PIPERX0VALID;
  input I1;
  input I2;
  input PIPERX1EQLPLFFSSEL;
  input PIPERX1PHYSTATUS;
  input PIPERX1VALID;
  input I3;
  input I4;
  input PIPERX2EQLPLFFSSEL;
  input PIPERX2PHYSTATUS;
  input PIPERX2VALID;
  input I5;
  input I6;
  input PIPERX3EQLPLFFSSEL;
  input PIPERX3PHYSTATUS;
  input PIPERX3VALID;
  input I7;
  input I8;
  input PIPERX4EQLPLFFSSEL;
  input PIPERX4PHYSTATUS;
  input PIPERX4VALID;
  input I9;
  input I10;
  input PIPERX5EQLPLFFSSEL;
  input PIPERX5PHYSTATUS;
  input PIPERX5VALID;
  input I11;
  input I12;
  input PIPERX6EQLPLFFSSEL;
  input PIPERX6PHYSTATUS;
  input PIPERX6VALID;
  input I13;
  input I14;
  input PIPERX7EQLPLFFSSEL;
  input PIPERX7PHYSTATUS;
  input PIPERX7VALID;
  input EQ_TXEQ_DONE;
  input I15;
  input I16;
  input I17;
  input I18;
  input I19;
  input I20;
  input I21;
  input pipe_rxusrclk_in;
  input s_axis_cc_tlast;
  input s_axis_cc_tvalid;
  input s_axis_rq_tlast;
  input s_axis_rq_tvalid;
  input [10:0]pcie_drp_addr;
  input [15:0]pcie_drp_di;
  input [17:0]PIPERX0EQLPNEWTXCOEFFORPRESET;
  input [17:0]PIPERX1EQLPNEWTXCOEFFORPRESET;
  input [17:0]PIPERX2EQLPNEWTXCOEFFORPRESET;
  input [17:0]PIPERX3EQLPNEWTXCOEFFORPRESET;
  input [17:0]PIPERX4EQLPNEWTXCOEFFORPRESET;
  input [17:0]PIPERX5EQLPNEWTXCOEFFORPRESET;
  input [17:0]PIPERX6EQLPNEWTXCOEFFORPRESET;
  input [17:0]PIPERX7EQLPNEWTXCOEFFORPRESET;
  input [15:0]I22;
  input [15:0]I23;
  input [15:0]I24;
  input [15:0]I25;
  input [15:0]I26;
  input [15:0]I27;
  input [15:0]I28;
  input [15:0]I29;
  input [18:0]cfg_mgmt_addr;
  input [1:0]cfg_flr_done;
  input [1:0]cfg_interrupt_msi_tph_type;
  input [1:0]cfg_interrupt_pending;
  input [15:0]PIPE_RXDATAK;
  input [21:0]m_axis_cq_tready;
  input [21:0]m_axis_rc_tready;
  input [255:0]s_axis_cc_tdata;
  input [255:0]s_axis_rq_tdata;
  input [2:0]cfg_ds_function_number;
  input [2:0]cfg_fc_sel;
  input [2:0]cfg_interrupt_msi_attr;
  input [2:0]cfg_interrupt_msi_function_number;
  input [2:0]cfg_msg_transmit_type;
  input [2:0]cfg_per_func_status_control;
  input [2:0]cfg_per_function_number;
  input [23:0]PIPE_RXSTATUS;
  input [31:0]cfg_ext_read_data;
  input [31:0]cfg_interrupt_msi_int;
  input [31:0]cfg_interrupt_msix_data;
  input [31:0]cfg_mgmt_write_data;
  input [31:0]cfg_msg_transmit_data;
  input [255:0]PIPE_RXDATA;
  input [32:0]s_axis_cc_tuser;
  input [3:0]cfg_interrupt_int;
  input [3:0]cfg_interrupt_msi_select;
  input [3:0]cfg_mgmt_byte_enable;
  input [4:0]cfg_ds_device_number;
  input [59:0]s_axis_rq_tuser;
  input [5:0]cfg_vf_flr_done;
  input [63:0]cfg_dsn;
  input [63:0]cfg_interrupt_msi_pending_status;
  input [63:0]cfg_interrupt_msix_address;
  input [7:0]cfg_ds_bus_number;
  input [7:0]cfg_ds_port_number;
  input [7:0]PLGEN3PCSRXSYNCDONE;
  input [7:0]s_axis_cc_tkeep;
  input [7:0]s_axis_rq_tkeep;
  input [8:0]cfg_interrupt_msi_tph_st_tag;

  wire EQ_RXEQ_DONE;
  wire EQ_TXEQ_DONE;
  wire I1;
  wire I10;
  wire I11;
  wire I12;
  wire I13;
  wire I14;
  wire I15;
  wire I16;
  wire I17;
  wire I18;
  wire I19;
  wire I2;
  wire I20;
  wire I21;
  wire [15:0]I22;
  wire [15:0]I23;
  wire [15:0]I24;
  wire [15:0]I25;
  wire [15:0]I26;
  wire [15:0]I27;
  wire [15:0]I28;
  wire [15:0]I29;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire O2;
  wire [1:0]PIPERX0EQCONTROL;
  wire [5:0]PIPERX0EQLPLFFS;
  wire PIPERX0EQLPLFFSSEL;
  wire [17:0]PIPERX0EQLPNEWTXCOEFFORPRESET;
  wire [3:0]PIPERX0EQLPTXPRESET;
  wire [2:0]PIPERX0EQPRESET;
  wire PIPERX0PHYSTATUS;
  wire PIPERX0VALID;
  wire [1:0]PIPERX1EQCONTROL;
  wire [5:0]PIPERX1EQLPLFFS;
  wire PIPERX1EQLPLFFSSEL;
  wire [17:0]PIPERX1EQLPNEWTXCOEFFORPRESET;
  wire [3:0]PIPERX1EQLPTXPRESET;
  wire [2:0]PIPERX1EQPRESET;
  wire PIPERX1PHYSTATUS;
  wire PIPERX1VALID;
  wire [1:0]PIPERX2EQCONTROL;
  wire [5:0]PIPERX2EQLPLFFS;
  wire PIPERX2EQLPLFFSSEL;
  wire [17:0]PIPERX2EQLPNEWTXCOEFFORPRESET;
  wire [3:0]PIPERX2EQLPTXPRESET;
  wire [2:0]PIPERX2EQPRESET;
  wire PIPERX2PHYSTATUS;
  wire PIPERX2VALID;
  wire [1:0]PIPERX3EQCONTROL;
  wire [5:0]PIPERX3EQLPLFFS;
  wire PIPERX3EQLPLFFSSEL;
  wire [17:0]PIPERX3EQLPNEWTXCOEFFORPRESET;
  wire [3:0]PIPERX3EQLPTXPRESET;
  wire [2:0]PIPERX3EQPRESET;
  wire PIPERX3PHYSTATUS;
  wire PIPERX3VALID;
  wire [1:0]PIPERX4EQCONTROL;
  wire [5:0]PIPERX4EQLPLFFS;
  wire PIPERX4EQLPLFFSSEL;
  wire [17:0]PIPERX4EQLPNEWTXCOEFFORPRESET;
  wire [3:0]PIPERX4EQLPTXPRESET;
  wire [2:0]PIPERX4EQPRESET;
  wire PIPERX4PHYSTATUS;
  wire PIPERX4VALID;
  wire [1:0]PIPERX5EQCONTROL;
  wire [5:0]PIPERX5EQLPLFFS;
  wire PIPERX5EQLPLFFSSEL;
  wire [17:0]PIPERX5EQLPNEWTXCOEFFORPRESET;
  wire [3:0]PIPERX5EQLPTXPRESET;
  wire [2:0]PIPERX5EQPRESET;
  wire PIPERX5PHYSTATUS;
  wire PIPERX5VALID;
  wire [1:0]PIPERX6EQCONTROL;
  wire [5:0]PIPERX6EQLPLFFS;
  wire PIPERX6EQLPLFFSSEL;
  wire [17:0]PIPERX6EQLPNEWTXCOEFFORPRESET;
  wire [3:0]PIPERX6EQLPTXPRESET;
  wire [2:0]PIPERX6EQPRESET;
  wire PIPERX6PHYSTATUS;
  wire PIPERX6VALID;
  wire [1:0]PIPERX7EQCONTROL;
  wire [5:0]PIPERX7EQLPLFFS;
  wire PIPERX7EQLPLFFSSEL;
  wire [17:0]PIPERX7EQLPNEWTXCOEFFORPRESET;
  wire [3:0]PIPERX7EQLPTXPRESET;
  wire [2:0]PIPERX7EQPRESET;
  wire PIPERX7PHYSTATUS;
  wire PIPERX7VALID;
  wire [1:0]PIPETX0EQCONTROL;
  wire [5:0]PIPETX0EQDEEMPH;
  wire [3:0]PIPETX0EQPRESET;
  wire [1:0]PIPETX1EQCONTROL;
  wire [5:0]PIPETX1EQDEEMPH;
  wire [3:0]PIPETX1EQPRESET;
  wire [1:0]PIPETX2EQCONTROL;
  wire [5:0]PIPETX2EQDEEMPH;
  wire [3:0]PIPETX2EQPRESET;
  wire [1:0]PIPETX3EQCONTROL;
  wire [5:0]PIPETX3EQDEEMPH;
  wire [3:0]PIPETX3EQPRESET;
  wire [1:0]PIPETX4EQCONTROL;
  wire [5:0]PIPETX4EQDEEMPH;
  wire [3:0]PIPETX4EQPRESET;
  wire [1:0]PIPETX5EQCONTROL;
  wire [5:0]PIPETX5EQDEEMPH;
  wire [3:0]PIPETX5EQPRESET;
  wire [1:0]PIPETX6EQCONTROL;
  wire [5:0]PIPETX6EQDEEMPH;
  wire [3:0]PIPETX6EQPRESET;
  wire [1:0]PIPETX7EQCONTROL;
  wire [5:0]PIPETX7EQDEEMPH;
  wire [3:0]PIPETX7EQPRESET;
  wire PIPETXDEEMPH;
  wire [2:0]PIPETXMARGIN;
  wire [1:0]PIPETXRATE;
  wire PIPETXRCVRDET;
  wire PIPETXSWING;
  wire [15:0]PIPE_POWERDOWN;
  wire [255:0]PIPE_RXDATA;
  wire [15:0]PIPE_RXDATAK;
  wire [7:0]PIPE_RXELECIDLE;
  wire [7:0]PIPE_RXPOLARITY;
  wire [23:0]PIPE_RXSTATUS;
  wire [7:0]PIPE_TXCOMPLIANCE;
  wire [255:0]PIPE_TXDATA;
  wire [15:0]PIPE_TXDATAK;
  wire [7:0]PIPE_TXELECIDLE;
  wire [7:0]PLGEN3PCSRXSLIDE;
  wire [7:0]PLGEN3PCSRXSYNCDONE;
  wire [0:0]Q;
  wire USER_RXEQ_ADAPT_DONE;
  wire cfg_config_space_enable;
  wire [2:0]cfg_current_speed;
  wire [1:0]cfg_dpa_substate_change;
  wire [7:0]cfg_ds_bus_number;
  wire [4:0]cfg_ds_device_number;
  wire [2:0]cfg_ds_function_number;
  wire [7:0]cfg_ds_port_number;
  wire [63:0]cfg_dsn;
  wire cfg_err_cor_in;
  wire cfg_err_cor_out;
  wire cfg_err_fatal_out;
  wire cfg_err_nonfatal_out;
  wire cfg_err_uncor_in;
  wire [7:0]cfg_ext_function_number;
  wire [31:0]cfg_ext_read_data;
  wire cfg_ext_read_data_valid;
  wire cfg_ext_read_received;
  wire [9:0]cfg_ext_register_number;
  wire [3:0]cfg_ext_write_byte_enable;
  wire [31:0]cfg_ext_write_data;
  wire cfg_ext_write_received;
  wire [11:0]cfg_fc_cpld;
  wire [7:0]cfg_fc_cplh;
  wire [11:0]cfg_fc_npd;
  wire [7:0]cfg_fc_nph;
  wire [11:0]cfg_fc_pd;
  wire [7:0]cfg_fc_ph;
  wire [2:0]cfg_fc_sel;
  wire [1:0]cfg_flr_done;
  wire [1:0]cfg_flr_in_process;
  wire [5:0]cfg_function_power_state;
  wire [7:0]cfg_function_status;
  wire cfg_hot_reset_in;
  wire cfg_hot_reset_out;
  wire cfg_input_update_done;
  wire cfg_input_update_request;
  wire [3:0]cfg_interrupt_int;
  wire [2:0]cfg_interrupt_msi_attr;
  wire [31:0]cfg_interrupt_msi_data;
  wire [1:0]cfg_interrupt_msi_enable;
  wire cfg_interrupt_msi_fail;
  wire [2:0]cfg_interrupt_msi_function_number;
  wire [31:0]cfg_interrupt_msi_int;
  wire cfg_interrupt_msi_mask_update;
  wire [5:0]cfg_interrupt_msi_mmenable;
  wire [63:0]cfg_interrupt_msi_pending_status;
  wire [3:0]cfg_interrupt_msi_select;
  wire cfg_interrupt_msi_sent;
  wire cfg_interrupt_msi_tph_present;
  wire [8:0]cfg_interrupt_msi_tph_st_tag;
  wire [1:0]cfg_interrupt_msi_tph_type;
  wire [5:0]cfg_interrupt_msi_vf_enable;
  wire [63:0]cfg_interrupt_msix_address;
  wire [31:0]cfg_interrupt_msix_data;
  wire [1:0]cfg_interrupt_msix_enable;
  wire cfg_interrupt_msix_fail;
  wire cfg_interrupt_msix_int;
  wire [1:0]cfg_interrupt_msix_mask;
  wire cfg_interrupt_msix_sent;
  wire [5:0]cfg_interrupt_msix_vf_enable;
  wire [5:0]cfg_interrupt_msix_vf_mask;
  wire [1:0]cfg_interrupt_pending;
  wire cfg_interrupt_sent;
  wire [1:0]cfg_link_power_state;
  wire cfg_link_training_enable;
  wire cfg_ltr_enable;
  wire [5:0]cfg_ltssm_state;
  wire [2:0]cfg_max_payload;
  wire [2:0]cfg_max_read_req;
  wire cfg_mc_update_done;
  wire cfg_mc_update_request;
  wire [18:0]cfg_mgmt_addr;
  wire [3:0]cfg_mgmt_byte_enable;
  wire cfg_mgmt_read;
  wire [31:0]cfg_mgmt_read_data;
  wire cfg_mgmt_read_write_done;
  wire cfg_mgmt_type1_cfg_reg_access;
  wire cfg_mgmt_write;
  wire [31:0]cfg_mgmt_write_data;
  wire cfg_msg_received;
  wire [7:0]cfg_msg_received_data;
  wire [4:0]cfg_msg_received_type;
  wire cfg_msg_transmit;
  wire [31:0]cfg_msg_transmit_data;
  wire cfg_msg_transmit_done;
  wire [2:0]cfg_msg_transmit_type;
  wire [3:0]cfg_negotiated_width;
  wire [1:0]cfg_obff_enable;
  wire [2:0]cfg_per_func_status_control;
  wire [15:0]cfg_per_func_status_data;
  wire [2:0]cfg_per_function_number;
  wire cfg_per_function_output_request;
  wire cfg_per_function_update_done;
  wire cfg_phy_link_down;
  wire [1:0]cfg_phy_link_status;
  wire cfg_pl_status_change;
  wire cfg_power_state_change_ack;
  wire cfg_power_state_change_interrupt;
  wire [1:0]cfg_rcb_status;
  wire cfg_req_pm_transition_l23_ready;
  wire [2:0]cfg_tph_function_num;
  wire [1:0]cfg_tph_requester_enable;
  wire [5:0]cfg_tph_st_mode;
  wire [4:0]cfg_tph_stt_address;
  wire [31:0]cfg_tph_stt_read_data;
  wire cfg_tph_stt_read_data_valid;
  wire cfg_tph_stt_read_enable;
  wire [3:0]cfg_tph_stt_write_byte_valid;
  wire [31:0]cfg_tph_stt_write_data;
  wire cfg_tph_stt_write_enable;
  wire [5:0]cfg_vf_flr_done;
  wire [5:0]cfg_vf_flr_in_process;
  wire [17:0]cfg_vf_power_state;
  wire [11:0]cfg_vf_status;
  wire [5:0]cfg_vf_tph_requester_enable;
  wire [17:0]cfg_vf_tph_st_mode;
  wire [255:0]m_axis_cq_tdata;
  wire [7:0]m_axis_cq_tkeep;
  wire m_axis_cq_tlast;
  wire [21:0]m_axis_cq_tready;
  wire [84:0]m_axis_cq_tuser;
  wire m_axis_cq_tvalid;
  wire [255:0]m_axis_rc_tdata;
  wire [7:0]m_axis_rc_tkeep;
  wire m_axis_rc_tlast;
  wire [21:0]m_axis_rc_tready;
  wire [74:0]m_axis_rc_tuser;
  wire m_axis_rc_tvalid;
  wire mgmt_reset_n;
  wire mgmt_sticky_reset_n;
  wire n_4_pcie_init_ctrl_7vx_i;
  wire n_5_pcie_init_ctrl_7vx_i;
  wire n_7_pcie_7vx_i;
  wire pcie_cq_np_req;
  wire [5:0]pcie_cq_np_req_count;
  wire [10:0]pcie_drp_addr;
  wire pcie_drp_clk;
  wire [15:0]pcie_drp_di;
  wire [15:0]pcie_drp_do;
  wire pcie_drp_en;
  wire pcie_drp_rdy;
  wire pcie_drp_we;
  wire [3:0]pcie_rq_seq_num;
  wire pcie_rq_seq_num_vld;
  wire [5:0]pcie_rq_tag;
  wire pcie_rq_tag_vld;
  wire [1:0]pcie_tfc_npd_av;
  wire [1:0]pcie_tfc_nph_av;
  wire pipe_mmcm_lock_in;
  wire pipe_pclk_in;
  wire pipe_reset_n;
  wire pipe_rxusrclk_in;
  wire pipe_userclk1_in;
  wire pipe_userclk2_in;
  wire reset_n;
  wire [255:0]s_axis_cc_tdata;
  wire [7:0]s_axis_cc_tkeep;
  wire s_axis_cc_tlast;
  wire [3:0]s_axis_cc_tready;
  wire [32:0]s_axis_cc_tuser;
  wire s_axis_cc_tvalid;
  wire [255:0]s_axis_rq_tdata;
  wire [7:0]s_axis_rq_tkeep;
  wire s_axis_rq_tlast;
  wire [3:0]s_axis_rq_tready;
  wire [59:0]s_axis_rq_tuser;
  wire s_axis_rq_tvalid;
  wire sys_reset;
  wire user_lnk_up;
  wire user_reset_int;
  wire [2:0]user_tph_function_num;
  wire [4:0]user_tph_stt_address;
  wire [31:0]user_tph_stt_read_data;
  wire user_tph_stt_read_data_valid;
  wire user_tph_stt_read_enable;

vc709_pcie_x8_gen3vc709_pcie_x8_gen3_pcie_7vx pcie_7vx_i
       (.ADDRARDADDR({cfg_tph_function_num,cfg_tph_stt_address}),
        .CFGINPUTUPDATEDONE(cfg_input_update_done),
        .CFGINPUTUPDATEREQUEST(cfg_input_update_request),
        .CFGMCUPDATEDONE(cfg_mc_update_done),
        .CFGMCUPDATEREQUEST(cfg_mc_update_request),
        .CFGTPHSTTREADDATA(cfg_tph_stt_read_data),
        .CFGTPHSTTREADDATAVALID(cfg_tph_stt_read_data_valid),
        .CFGTPHSTTREADENABLE(cfg_tph_stt_read_enable),
        .CFGTPHSTTWRITEBYTEVALID(cfg_tph_stt_write_byte_valid),
        .CFGTPHSTTWRITEDATA(cfg_tph_stt_write_data),
        .CFGTPHSTTWRITEENABLE(cfg_tph_stt_write_enable),
        .EQ_RXEQ_DONE(EQ_RXEQ_DONE),
        .EQ_TXEQ_DONE(EQ_TXEQ_DONE),
        .I1(I1),
        .I10(I10),
        .I11(I11),
        .I12(I12),
        .I13(I13),
        .I14(I14),
        .I15(I15),
        .I16(I16),
        .I17(I17),
        .I18(I18),
        .I19(I19),
        .I2(I2),
        .I20(I20),
        .I21(I21),
        .I22(I22),
        .I23(I23),
        .I24(I24),
        .I25(I25),
        .I26(I26),
        .I27(I27),
        .I28(I28),
        .I29(I29),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .I6(I6),
        .I7(I7),
        .I8(I8),
        .I9(I9),
        .MGMTRESETN(mgmt_reset_n),
        .MGMTSTICKYRESETN(mgmt_sticky_reset_n),
        .O1(O1),
        .O2(O2),
        .O3(n_7_pcie_7vx_i),
        .PIPERESETN(pipe_reset_n),
        .PIPERX0EQCONTROL(PIPERX0EQCONTROL),
        .PIPERX0EQLPLFFS(PIPERX0EQLPLFFS),
        .PIPERX0EQLPLFFSSEL(PIPERX0EQLPLFFSSEL),
        .PIPERX0EQLPNEWTXCOEFFORPRESET(PIPERX0EQLPNEWTXCOEFFORPRESET),
        .PIPERX0EQLPTXPRESET(PIPERX0EQLPTXPRESET),
        .PIPERX0EQPRESET(PIPERX0EQPRESET),
        .PIPERX0PHYSTATUS(PIPERX0PHYSTATUS),
        .PIPERX0VALID(PIPERX0VALID),
        .PIPERX1EQCONTROL(PIPERX1EQCONTROL),
        .PIPERX1EQLPLFFS(PIPERX1EQLPLFFS),
        .PIPERX1EQLPLFFSSEL(PIPERX1EQLPLFFSSEL),
        .PIPERX1EQLPNEWTXCOEFFORPRESET(PIPERX1EQLPNEWTXCOEFFORPRESET),
        .PIPERX1EQLPTXPRESET(PIPERX1EQLPTXPRESET),
        .PIPERX1EQPRESET(PIPERX1EQPRESET),
        .PIPERX1PHYSTATUS(PIPERX1PHYSTATUS),
        .PIPERX1VALID(PIPERX1VALID),
        .PIPERX2EQCONTROL(PIPERX2EQCONTROL),
        .PIPERX2EQLPLFFS(PIPERX2EQLPLFFS),
        .PIPERX2EQLPLFFSSEL(PIPERX2EQLPLFFSSEL),
        .PIPERX2EQLPNEWTXCOEFFORPRESET(PIPERX2EQLPNEWTXCOEFFORPRESET),
        .PIPERX2EQLPTXPRESET(PIPERX2EQLPTXPRESET),
        .PIPERX2EQPRESET(PIPERX2EQPRESET),
        .PIPERX2PHYSTATUS(PIPERX2PHYSTATUS),
        .PIPERX2VALID(PIPERX2VALID),
        .PIPERX3EQCONTROL(PIPERX3EQCONTROL),
        .PIPERX3EQLPLFFS(PIPERX3EQLPLFFS),
        .PIPERX3EQLPLFFSSEL(PIPERX3EQLPLFFSSEL),
        .PIPERX3EQLPNEWTXCOEFFORPRESET(PIPERX3EQLPNEWTXCOEFFORPRESET),
        .PIPERX3EQLPTXPRESET(PIPERX3EQLPTXPRESET),
        .PIPERX3EQPRESET(PIPERX3EQPRESET),
        .PIPERX3PHYSTATUS(PIPERX3PHYSTATUS),
        .PIPERX3VALID(PIPERX3VALID),
        .PIPERX4EQCONTROL(PIPERX4EQCONTROL),
        .PIPERX4EQLPLFFS(PIPERX4EQLPLFFS),
        .PIPERX4EQLPLFFSSEL(PIPERX4EQLPLFFSSEL),
        .PIPERX4EQLPNEWTXCOEFFORPRESET(PIPERX4EQLPNEWTXCOEFFORPRESET),
        .PIPERX4EQLPTXPRESET(PIPERX4EQLPTXPRESET),
        .PIPERX4EQPRESET(PIPERX4EQPRESET),
        .PIPERX4PHYSTATUS(PIPERX4PHYSTATUS),
        .PIPERX4VALID(PIPERX4VALID),
        .PIPERX5EQCONTROL(PIPERX5EQCONTROL),
        .PIPERX5EQLPLFFS(PIPERX5EQLPLFFS),
        .PIPERX5EQLPLFFSSEL(PIPERX5EQLPLFFSSEL),
        .PIPERX5EQLPNEWTXCOEFFORPRESET(PIPERX5EQLPNEWTXCOEFFORPRESET),
        .PIPERX5EQLPTXPRESET(PIPERX5EQLPTXPRESET),
        .PIPERX5EQPRESET(PIPERX5EQPRESET),
        .PIPERX5PHYSTATUS(PIPERX5PHYSTATUS),
        .PIPERX5VALID(PIPERX5VALID),
        .PIPERX6EQCONTROL(PIPERX6EQCONTROL),
        .PIPERX6EQLPLFFS(PIPERX6EQLPLFFS),
        .PIPERX6EQLPLFFSSEL(PIPERX6EQLPLFFSSEL),
        .PIPERX6EQLPNEWTXCOEFFORPRESET(PIPERX6EQLPNEWTXCOEFFORPRESET),
        .PIPERX6EQLPTXPRESET(PIPERX6EQLPTXPRESET),
        .PIPERX6EQPRESET(PIPERX6EQPRESET),
        .PIPERX6PHYSTATUS(PIPERX6PHYSTATUS),
        .PIPERX6VALID(PIPERX6VALID),
        .PIPERX7EQCONTROL(PIPERX7EQCONTROL),
        .PIPERX7EQLPLFFS(PIPERX7EQLPLFFS),
        .PIPERX7EQLPLFFSSEL(PIPERX7EQLPLFFSSEL),
        .PIPERX7EQLPNEWTXCOEFFORPRESET(PIPERX7EQLPNEWTXCOEFFORPRESET),
        .PIPERX7EQLPTXPRESET(PIPERX7EQLPTXPRESET),
        .PIPERX7EQPRESET(PIPERX7EQPRESET),
        .PIPERX7PHYSTATUS(PIPERX7PHYSTATUS),
        .PIPERX7VALID(PIPERX7VALID),
        .PIPETX0EQCONTROL(PIPETX0EQCONTROL),
        .PIPETX0EQDEEMPH(PIPETX0EQDEEMPH),
        .PIPETX0EQPRESET(PIPETX0EQPRESET),
        .PIPETX1EQCONTROL(PIPETX1EQCONTROL),
        .PIPETX1EQDEEMPH(PIPETX1EQDEEMPH),
        .PIPETX1EQPRESET(PIPETX1EQPRESET),
        .PIPETX2EQCONTROL(PIPETX2EQCONTROL),
        .PIPETX2EQDEEMPH(PIPETX2EQDEEMPH),
        .PIPETX2EQPRESET(PIPETX2EQPRESET),
        .PIPETX3EQCONTROL(PIPETX3EQCONTROL),
        .PIPETX3EQDEEMPH(PIPETX3EQDEEMPH),
        .PIPETX3EQPRESET(PIPETX3EQPRESET),
        .PIPETX4EQCONTROL(PIPETX4EQCONTROL),
        .PIPETX4EQDEEMPH(PIPETX4EQDEEMPH),
        .PIPETX4EQPRESET(PIPETX4EQPRESET),
        .PIPETX5EQCONTROL(PIPETX5EQCONTROL),
        .PIPETX5EQDEEMPH(PIPETX5EQDEEMPH),
        .PIPETX5EQPRESET(PIPETX5EQPRESET),
        .PIPETX6EQCONTROL(PIPETX6EQCONTROL),
        .PIPETX6EQDEEMPH(PIPETX6EQDEEMPH),
        .PIPETX6EQPRESET(PIPETX6EQPRESET),
        .PIPETX7EQCONTROL(PIPETX7EQCONTROL),
        .PIPETX7EQDEEMPH(PIPETX7EQDEEMPH),
        .PIPETX7EQPRESET(PIPETX7EQPRESET),
        .PIPETXDEEMPH(PIPETXDEEMPH),
        .PIPETXMARGIN(PIPETXMARGIN),
        .PIPETXRATE(PIPETXRATE),
        .PIPETXRCVRDET(PIPETXRCVRDET),
        .PIPETXSWING(PIPETXSWING),
        .PIPE_POWERDOWN(PIPE_POWERDOWN),
        .PIPE_RXDATA(PIPE_RXDATA),
        .PIPE_RXDATAK(PIPE_RXDATAK),
        .PIPE_RXELECIDLE(PIPE_RXELECIDLE),
        .PIPE_RXPOLARITY(PIPE_RXPOLARITY),
        .PIPE_RXSTATUS(PIPE_RXSTATUS),
        .PIPE_TXCOMPLIANCE(PIPE_TXCOMPLIANCE),
        .PIPE_TXDATA(PIPE_TXDATA),
        .PIPE_TXDATAK(PIPE_TXDATAK),
        .PIPE_TXELECIDLE(PIPE_TXELECIDLE),
        .PLGEN3PCSRXSLIDE(PLGEN3PCSRXSLIDE),
        .PLGEN3PCSRXSYNCDONE(PLGEN3PCSRXSYNCDONE),
        .Q({n_4_pcie_init_ctrl_7vx_i,n_5_pcie_init_ctrl_7vx_i}),
        .USER_RXEQ_ADAPT_DONE(USER_RXEQ_ADAPT_DONE),
        .cfg_config_space_enable(cfg_config_space_enable),
        .cfg_current_speed(cfg_current_speed),
        .cfg_dpa_substate_change(cfg_dpa_substate_change),
        .cfg_ds_bus_number(cfg_ds_bus_number),
        .cfg_ds_device_number(cfg_ds_device_number),
        .cfg_ds_function_number(cfg_ds_function_number),
        .cfg_ds_port_number(cfg_ds_port_number),
        .cfg_dsn(cfg_dsn),
        .cfg_err_cor_in(cfg_err_cor_in),
        .cfg_err_cor_out(cfg_err_cor_out),
        .cfg_err_fatal_out(cfg_err_fatal_out),
        .cfg_err_nonfatal_out(cfg_err_nonfatal_out),
        .cfg_err_uncor_in(cfg_err_uncor_in),
        .cfg_ext_function_number(cfg_ext_function_number),
        .cfg_ext_read_data(cfg_ext_read_data),
        .cfg_ext_read_data_valid(cfg_ext_read_data_valid),
        .cfg_ext_read_received(cfg_ext_read_received),
        .cfg_ext_register_number(cfg_ext_register_number),
        .cfg_ext_write_byte_enable(cfg_ext_write_byte_enable),
        .cfg_ext_write_data(cfg_ext_write_data),
        .cfg_ext_write_received(cfg_ext_write_received),
        .cfg_fc_cpld(cfg_fc_cpld),
        .cfg_fc_cplh(cfg_fc_cplh),
        .cfg_fc_npd(cfg_fc_npd),
        .cfg_fc_nph(cfg_fc_nph),
        .cfg_fc_pd(cfg_fc_pd),
        .cfg_fc_ph(cfg_fc_ph),
        .cfg_fc_sel(cfg_fc_sel),
        .cfg_flr_done(cfg_flr_done),
        .cfg_flr_in_process(cfg_flr_in_process),
        .cfg_function_power_state(cfg_function_power_state),
        .cfg_function_status(cfg_function_status),
        .cfg_hot_reset_in(cfg_hot_reset_in),
        .cfg_hot_reset_out(cfg_hot_reset_out),
        .cfg_interrupt_int(cfg_interrupt_int),
        .cfg_interrupt_msi_attr(cfg_interrupt_msi_attr),
        .cfg_interrupt_msi_data(cfg_interrupt_msi_data),
        .cfg_interrupt_msi_enable(cfg_interrupt_msi_enable),
        .cfg_interrupt_msi_fail(cfg_interrupt_msi_fail),
        .cfg_interrupt_msi_function_number(cfg_interrupt_msi_function_number),
        .cfg_interrupt_msi_int(cfg_interrupt_msi_int),
        .cfg_interrupt_msi_mask_update(cfg_interrupt_msi_mask_update),
        .cfg_interrupt_msi_mmenable(cfg_interrupt_msi_mmenable),
        .cfg_interrupt_msi_pending_status(cfg_interrupt_msi_pending_status),
        .cfg_interrupt_msi_select(cfg_interrupt_msi_select),
        .cfg_interrupt_msi_sent(cfg_interrupt_msi_sent),
        .cfg_interrupt_msi_tph_present(cfg_interrupt_msi_tph_present),
        .cfg_interrupt_msi_tph_st_tag(cfg_interrupt_msi_tph_st_tag),
        .cfg_interrupt_msi_tph_type(cfg_interrupt_msi_tph_type),
        .cfg_interrupt_msi_vf_enable(cfg_interrupt_msi_vf_enable),
        .cfg_interrupt_msix_address(cfg_interrupt_msix_address),
        .cfg_interrupt_msix_data(cfg_interrupt_msix_data),
        .cfg_interrupt_msix_enable(cfg_interrupt_msix_enable),
        .cfg_interrupt_msix_fail(cfg_interrupt_msix_fail),
        .cfg_interrupt_msix_int(cfg_interrupt_msix_int),
        .cfg_interrupt_msix_mask(cfg_interrupt_msix_mask),
        .cfg_interrupt_msix_sent(cfg_interrupt_msix_sent),
        .cfg_interrupt_msix_vf_enable(cfg_interrupt_msix_vf_enable),
        .cfg_interrupt_msix_vf_mask(cfg_interrupt_msix_vf_mask),
        .cfg_interrupt_pending(cfg_interrupt_pending),
        .cfg_interrupt_sent(cfg_interrupt_sent),
        .cfg_link_power_state(cfg_link_power_state),
        .cfg_link_training_enable(cfg_link_training_enable),
        .cfg_ltr_enable(cfg_ltr_enable),
        .cfg_ltssm_state(cfg_ltssm_state),
        .cfg_max_payload(cfg_max_payload),
        .cfg_max_read_req(cfg_max_read_req),
        .cfg_mgmt_addr(cfg_mgmt_addr),
        .cfg_mgmt_byte_enable(cfg_mgmt_byte_enable),
        .cfg_mgmt_read(cfg_mgmt_read),
        .cfg_mgmt_read_data(cfg_mgmt_read_data),
        .cfg_mgmt_read_write_done(cfg_mgmt_read_write_done),
        .cfg_mgmt_type1_cfg_reg_access(cfg_mgmt_type1_cfg_reg_access),
        .cfg_mgmt_write(cfg_mgmt_write),
        .cfg_mgmt_write_data(cfg_mgmt_write_data),
        .cfg_msg_received(cfg_msg_received),
        .cfg_msg_received_data(cfg_msg_received_data),
        .cfg_msg_received_type(cfg_msg_received_type),
        .cfg_msg_transmit(cfg_msg_transmit),
        .cfg_msg_transmit_data(cfg_msg_transmit_data),
        .cfg_msg_transmit_done(cfg_msg_transmit_done),
        .cfg_msg_transmit_type(cfg_msg_transmit_type),
        .cfg_negotiated_width(cfg_negotiated_width),
        .cfg_obff_enable(cfg_obff_enable),
        .cfg_per_func_status_control(cfg_per_func_status_control),
        .cfg_per_func_status_data(cfg_per_func_status_data),
        .cfg_per_function_number(cfg_per_function_number),
        .cfg_per_function_output_request(cfg_per_function_output_request),
        .cfg_per_function_update_done(cfg_per_function_update_done),
        .cfg_phy_link_down(cfg_phy_link_down),
        .cfg_phy_link_status(cfg_phy_link_status),
        .cfg_pl_status_change(cfg_pl_status_change),
        .cfg_power_state_change_ack(cfg_power_state_change_ack),
        .cfg_power_state_change_interrupt(cfg_power_state_change_interrupt),
        .cfg_rcb_status(cfg_rcb_status),
        .cfg_req_pm_transition_l23_ready(cfg_req_pm_transition_l23_ready),
        .cfg_tph_requester_enable(cfg_tph_requester_enable),
        .cfg_tph_st_mode(cfg_tph_st_mode),
        .cfg_vf_flr_done(cfg_vf_flr_done),
        .cfg_vf_flr_in_process(cfg_vf_flr_in_process),
        .cfg_vf_power_state(cfg_vf_power_state),
        .cfg_vf_status(cfg_vf_status),
        .cfg_vf_tph_requester_enable(cfg_vf_tph_requester_enable),
        .cfg_vf_tph_st_mode(cfg_vf_tph_st_mode),
        .m_axis_cq_tdata(m_axis_cq_tdata),
        .m_axis_cq_tkeep(m_axis_cq_tkeep),
        .m_axis_cq_tlast(m_axis_cq_tlast),
        .m_axis_cq_tready(m_axis_cq_tready),
        .m_axis_cq_tuser(m_axis_cq_tuser),
        .m_axis_cq_tvalid(m_axis_cq_tvalid),
        .m_axis_rc_tdata(m_axis_rc_tdata),
        .m_axis_rc_tkeep(m_axis_rc_tkeep),
        .m_axis_rc_tlast(m_axis_rc_tlast),
        .m_axis_rc_tready(m_axis_rc_tready),
        .m_axis_rc_tuser(m_axis_rc_tuser),
        .m_axis_rc_tvalid(m_axis_rc_tvalid),
        .pcie_cq_np_req(pcie_cq_np_req),
        .pcie_cq_np_req_count(pcie_cq_np_req_count),
        .pcie_drp_addr(pcie_drp_addr),
        .pcie_drp_clk(pcie_drp_clk),
        .pcie_drp_di(pcie_drp_di),
        .pcie_drp_do(pcie_drp_do),
        .pcie_drp_en(pcie_drp_en),
        .pcie_drp_rdy(pcie_drp_rdy),
        .pcie_drp_we(pcie_drp_we),
        .pcie_rq_seq_num(pcie_rq_seq_num),
        .pcie_rq_seq_num_vld(pcie_rq_seq_num_vld),
        .pcie_rq_tag(pcie_rq_tag),
        .pcie_rq_tag_vld(pcie_rq_tag_vld),
        .pcie_tfc_npd_av(pcie_tfc_npd_av),
        .pcie_tfc_nph_av(pcie_tfc_nph_av),
        .pipe_pclk_in(pipe_pclk_in),
        .pipe_rxusrclk_in(pipe_rxusrclk_in),
        .pipe_userclk1_in(pipe_userclk1_in),
        .pipe_userclk2_in(pipe_userclk2_in),
        .reset_n(reset_n),
        .s_axis_cc_tdata(s_axis_cc_tdata),
        .s_axis_cc_tkeep(s_axis_cc_tkeep),
        .s_axis_cc_tlast(s_axis_cc_tlast),
        .s_axis_cc_tready(s_axis_cc_tready),
        .s_axis_cc_tuser(s_axis_cc_tuser),
        .s_axis_cc_tvalid(s_axis_cc_tvalid),
        .s_axis_rq_tdata(s_axis_rq_tdata),
        .s_axis_rq_tkeep(s_axis_rq_tkeep),
        .s_axis_rq_tlast(s_axis_rq_tlast),
        .s_axis_rq_tready(s_axis_rq_tready),
        .s_axis_rq_tuser(s_axis_rq_tuser),
        .s_axis_rq_tvalid(s_axis_rq_tvalid),
        .sys_reset(sys_reset),
        .user_lnk_up(user_lnk_up),
        .user_reset_int(user_reset_int));
vc709_pcie_x8_gen3vc709_pcie_x8_gen3_pcie_init_ctrl_7vx pcie_init_ctrl_7vx_i
       (.CFGINPUTUPDATEDONE(cfg_input_update_done),
        .CFGINPUTUPDATEREQUEST(cfg_input_update_request),
        .CFGMCUPDATEDONE(cfg_mc_update_done),
        .CFGMCUPDATEREQUEST(cfg_mc_update_request),
        .I1(n_7_pcie_7vx_i),
        .I2(Q),
        .MGMTRESETN(mgmt_reset_n),
        .MGMTSTICKYRESETN(mgmt_sticky_reset_n),
        .PIPERESETN(pipe_reset_n),
        .Q({n_4_pcie_init_ctrl_7vx_i,n_5_pcie_init_ctrl_7vx_i}),
        .pipe_mmcm_lock_in(pipe_mmcm_lock_in),
        .pipe_userclk2_in(pipe_userclk2_in),
        .reset_n(reset_n));
vc709_pcie_x8_gen3vc709_pcie_x8_gen3_pcie_tlp_tph_tbl_7vx pcie_tlp_tph_tbl_7vx_i
       (.ADDRARDADDR({cfg_tph_function_num,cfg_tph_stt_address}),
        .CFGTPHSTTREADDATA(cfg_tph_stt_read_data),
        .CFGTPHSTTREADDATAVALID(cfg_tph_stt_read_data_valid),
        .CFGTPHSTTREADENABLE(cfg_tph_stt_read_enable),
        .CFGTPHSTTWRITEBYTEVALID(cfg_tph_stt_write_byte_valid),
        .CFGTPHSTTWRITEDATA(cfg_tph_stt_write_data),
        .CFGTPHSTTWRITEENABLE(cfg_tph_stt_write_enable),
        .pipe_userclk2_in(pipe_userclk2_in),
        .reset_n(reset_n),
        .user_tph_function_num(user_tph_function_num),
        .user_tph_stt_address(user_tph_stt_address),
        .user_tph_stt_read_data(user_tph_stt_read_data),
        .user_tph_stt_read_data_valid(user_tph_stt_read_data_valid),
        .user_tph_stt_read_enable(user_tph_stt_read_enable));
endmodule

module vc709_pcie_x8_gen3vc709_pcie_x8_gen3_pipe_drp
   (DRPADDR,
    DRP_FSM,
    O1,
    O2,
    DRPDI,
    DRP_DONE,
    ext_ch_gt_drpaddr,
    ext_ch_gt_drpen,
    ext_ch_gt_drpwe,
    ext_ch_gt_drpdi,
    RST_DCLK_RESET,
    DRP_X16X20_MODE,
    pipe_dclk_in,
    ext_ch_gt_drprdy,
    DRP_START,
    DRP_RATE,
    DRP_X16,
    ext_ch_gt_drpdo,
    DRP_GTXRESET);
  output [8:0]DRPADDR;
  output [6:0]DRP_FSM;
  output O1;
  output O2;
  output [15:0]DRPDI;
  output DRP_DONE;
  input [8:0]ext_ch_gt_drpaddr;
  input [0:0]ext_ch_gt_drpen;
  input [0:0]ext_ch_gt_drpwe;
  input [15:0]ext_ch_gt_drpdi;
  input RST_DCLK_RESET;
  input DRP_X16X20_MODE;
  input pipe_dclk_in;
  input [0:0]ext_ch_gt_drprdy;
  input DRP_START;
  input [1:0]DRP_RATE;
  input DRP_X16;
  input [15:0]ext_ch_gt_drpdo;
  input DRP_GTXRESET;

  wire \<const0> ;
  wire \<const1> ;
  wire [8:0]DRPADDR;
  wire [15:0]DRPDI;
  wire DRP_DONE;
  wire [6:0]DRP_FSM;
  wire DRP_GTXRESET;
  wire [1:0]DRP_RATE;
  wire DRP_START;
  wire DRP_X16;
  wire DRP_X16X20_MODE;
  wire O1;
  wire O2;
  wire RST_DCLK_RESET;
  wire [14:14]data12;
  wire [15:0]do_reg1;
  wire [15:0]do_reg2;
  wire [8:0]ext_ch_gt_drpaddr;
  wire [15:0]ext_ch_gt_drpdi;
  wire [15:0]ext_ch_gt_drpdo;
  wire [0:0]ext_ch_gt_drpen;
  wire [0:0]ext_ch_gt_drprdy;
  wire [0:0]ext_ch_gt_drpwe;
  wire fsm1;
  wire gtxreset_reg1;
  wire gtxreset_reg2;
  wire [1:0]load_cnt;
  wire \n_0_addr_reg[0]_i_1__1 ;
  wire \n_0_addr_reg[1]_i_1__1 ;
  wire \n_0_addr_reg[2]_i_1__1 ;
  wire \n_0_addr_reg[3]_i_1__1 ;
  wire \n_0_addr_reg[4]_i_1__1 ;
  wire \n_0_addr_reg[5]_i_1__1 ;
  wire \n_0_addr_reg[6]_i_1__1 ;
  wire \n_0_addr_reg[7]_i_1__1 ;
  wire \n_0_addr_reg_reg[0] ;
  wire \n_0_addr_reg_reg[1] ;
  wire \n_0_addr_reg_reg[2] ;
  wire \n_0_addr_reg_reg[3] ;
  wire \n_0_addr_reg_reg[4] ;
  wire \n_0_addr_reg_reg[5] ;
  wire \n_0_addr_reg_reg[6] ;
  wire \n_0_addr_reg_reg[7] ;
  wire \n_0_di_reg[0]_i_1__1 ;
  wire \n_0_di_reg[0]_i_2__1 ;
  wire \n_0_di_reg[0]_i_3__1 ;
  wire \n_0_di_reg[10]_i_1__1 ;
  wire \n_0_di_reg[11]_i_1__1 ;
  wire \n_0_di_reg[11]_i_2__1 ;
  wire \n_0_di_reg[11]_i_3__1 ;
  wire \n_0_di_reg[11]_i_4__1 ;
  wire \n_0_di_reg[11]_i_5__1 ;
  wire \n_0_di_reg[12]_i_1__1 ;
  wire \n_0_di_reg[12]_i_2__1 ;
  wire \n_0_di_reg[12]_i_3__1 ;
  wire \n_0_di_reg[12]_i_4__1 ;
  wire \n_0_di_reg[13]_i_1__1 ;
  wire \n_0_di_reg[13]_i_2__1 ;
  wire \n_0_di_reg[13]_i_3__1 ;
  wire \n_0_di_reg[13]_i_4__1 ;
  wire \n_0_di_reg[14]_i_2__1 ;
  wire \n_0_di_reg[14]_i_3__1 ;
  wire \n_0_di_reg[15]_i_1__1 ;
  wire \n_0_di_reg[1]_i_1__1 ;
  wire \n_0_di_reg[1]_i_2__1 ;
  wire \n_0_di_reg[1]_i_3__1 ;
  wire \n_0_di_reg[1]_i_4__1 ;
  wire \n_0_di_reg[2]_i_1__1 ;
  wire \n_0_di_reg[2]_i_2__1 ;
  wire \n_0_di_reg[2]_i_3__1 ;
  wire \n_0_di_reg[2]_i_4__1 ;
  wire \n_0_di_reg[2]_i_5__1 ;
  wire \n_0_di_reg[3]_i_1__1 ;
  wire \n_0_di_reg[4]_i_1__1 ;
  wire \n_0_di_reg[4]_i_2__1 ;
  wire \n_0_di_reg[4]_i_3__1 ;
  wire \n_0_di_reg[4]_i_4__1 ;
  wire \n_0_di_reg[5]_i_1__1 ;
  wire \n_0_di_reg[5]_i_2__1 ;
  wire \n_0_di_reg[5]_i_3__1 ;
  wire \n_0_di_reg[5]_i_4__1 ;
  wire \n_0_di_reg[6]_i_1__1 ;
  wire \n_0_di_reg[6]_i_2__1 ;
  wire \n_0_di_reg[6]_i_3__1 ;
  wire \n_0_di_reg[6]_i_4__1 ;
  wire \n_0_di_reg[7]_i_1__1 ;
  wire \n_0_di_reg[8]_i_1__1 ;
  wire \n_0_di_reg[9]_i_1__1 ;
  wire \n_0_di_reg[9]_i_2__1 ;
  wire \n_0_di_reg_reg[0] ;
  wire \n_0_di_reg_reg[10] ;
  wire \n_0_di_reg_reg[11] ;
  wire \n_0_di_reg_reg[12] ;
  wire \n_0_di_reg_reg[13] ;
  wire \n_0_di_reg_reg[14] ;
  wire \n_0_di_reg_reg[14]_i_1__1 ;
  wire \n_0_di_reg_reg[15] ;
  wire \n_0_di_reg_reg[1] ;
  wire \n_0_di_reg_reg[2] ;
  wire \n_0_di_reg_reg[3] ;
  wire \n_0_di_reg_reg[4] ;
  wire \n_0_di_reg_reg[5] ;
  wire \n_0_di_reg_reg[6] ;
  wire \n_0_di_reg_reg[7] ;
  wire \n_0_di_reg_reg[8] ;
  wire \n_0_di_reg_reg[9] ;
  wire n_0_done_i_1__2;
  wire \n_0_fsm[0]_i_1__6 ;
  wire \n_0_fsm[0]_i_2__5 ;
  wire \n_0_fsm[0]_i_4__5 ;
  wire \n_0_fsm[0]_i_5__5 ;
  wire \n_0_fsm[1]_i_1__6 ;
  wire \n_0_fsm[1]_i_2__5 ;
  wire \n_0_fsm[1]_i_3__5 ;
  wire \n_0_fsm[2]_i_1__6 ;
  wire \n_0_fsm[2]_i_2__4 ;
  wire \n_0_fsm[3]_i_1__6 ;
  wire \n_0_fsm[4]_i_1__6 ;
  wire \n_0_fsm[4]_i_2__5 ;
  wire \n_0_fsm[5]_i_1__3 ;
  wire \n_0_fsm[6]_i_1__2 ;
  wire \n_0_fsm[6]_i_2__2 ;
  wire \n_0_gth_channel.gthe2_channel_i_i_52__0 ;
  wire \n_0_index[0]_i_1__2 ;
  wire \n_0_index[1]_i_1__2 ;
  wire \n_0_index[1]_i_2__1 ;
  wire \n_0_index[2]_i_1__2 ;
  wire \n_0_index[3]_i_1__1 ;
  wire \n_0_index[4]_i_1__1 ;
  wire \n_0_index[4]_i_2__1 ;
  wire \n_0_index[4]_i_3__1 ;
  wire \n_0_index[4]_i_4__1 ;
  wire \n_0_index[4]_i_5__1 ;
  wire \n_0_index_reg[0] ;
  wire \n_0_index_reg[1] ;
  wire \n_0_index_reg[2] ;
  wire \n_0_index_reg[3] ;
  wire \n_0_index_reg[4] ;
  wire \n_0_load_cnt[0]_i_1__2 ;
  wire pipe_dclk_in;
  wire [1:0]rate_reg1;
  wire [1:0]rate_reg2;
  wire rdy_reg1;
  wire rdy_reg2;
  wire start_reg1;
  wire start_reg2;
  wire x16_reg1;
  wire x16_reg2;
  wire x16x20_mode_reg1;
  wire x16x20_mode_reg2;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
LUT6 #(
    .INIT(64'h171741411E1E5554)) 
     \addr_reg[0]_i_1__1 
       (.I0(\n_0_index_reg[4] ),
        .I1(\n_0_index_reg[2] ),
        .I2(\n_0_index_reg[3] ),
        .I3(x16x20_mode_reg2),
        .I4(\n_0_index_reg[0] ),
        .I5(\n_0_index_reg[1] ),
        .O(\n_0_addr_reg[0]_i_1__1 ));
(* SOFT_HLUTNM = "soft_lutpair11" *) 
   LUT5 #(
    .INIT(32'h450000F0)) 
     \addr_reg[1]_i_1__1 
       (.I0(\n_0_index_reg[4] ),
        .I1(\n_0_index_reg[0] ),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_index_reg[3] ),
        .I4(\n_0_index_reg[2] ),
        .O(\n_0_addr_reg[1]_i_1__1 ));
(* SOFT_HLUTNM = "soft_lutpair14" *) 
   LUT5 #(
    .INIT(32'h05105A00)) 
     \addr_reg[2]_i_1__1 
       (.I0(\n_0_index_reg[4] ),
        .I1(\n_0_index_reg[0] ),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_index_reg[2] ),
        .I4(\n_0_index_reg[3] ),
        .O(\n_0_addr_reg[2]_i_1__1 ));
LUT6 #(
    .INIT(64'h574757475B1A5B1B)) 
     \addr_reg[3]_i_1__1 
       (.I0(\n_0_index_reg[4] ),
        .I1(\n_0_index_reg[2] ),
        .I2(\n_0_index_reg[3] ),
        .I3(\n_0_index_reg[0] ),
        .I4(x16x20_mode_reg2),
        .I5(\n_0_index_reg[1] ),
        .O(\n_0_addr_reg[3]_i_1__1 ));
LUT6 #(
    .INIT(64'h00000000FCFFCF02)) 
     \addr_reg[4]_i_1__1 
       (.I0(x16x20_mode_reg2),
        .I1(\n_0_index_reg[0] ),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_index_reg[3] ),
        .I4(\n_0_index_reg[2] ),
        .I5(\n_0_index_reg[4] ),
        .O(\n_0_addr_reg[4]_i_1__1 ));
(* SOFT_HLUTNM = "soft_lutpair14" *) 
   LUT5 #(
    .INIT(32'h010A00FA)) 
     \addr_reg[5]_i_1__1 
       (.I0(\n_0_index_reg[4] ),
        .I1(\n_0_index_reg[0] ),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_index_reg[3] ),
        .I4(\n_0_index_reg[2] ),
        .O(\n_0_addr_reg[5]_i_1__1 ));
(* SOFT_HLUTNM = "soft_lutpair11" *) 
   LUT5 #(
    .INIT(32'h00001454)) 
     \addr_reg[6]_i_1__1 
       (.I0(\n_0_index_reg[2] ),
        .I1(\n_0_index_reg[3] ),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_index_reg[0] ),
        .I4(\n_0_index_reg[4] ),
        .O(\n_0_addr_reg[6]_i_1__1 ));
LUT6 #(
    .INIT(64'h460B424A460B424B)) 
     \addr_reg[7]_i_1__1 
       (.I0(\n_0_index_reg[4] ),
        .I1(\n_0_index_reg[2] ),
        .I2(\n_0_index_reg[3] ),
        .I3(\n_0_index_reg[1] ),
        .I4(\n_0_index_reg[0] ),
        .I5(x16x20_mode_reg2),
        .O(\n_0_addr_reg[7]_i_1__1 ));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[0] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_addr_reg[0]_i_1__1 ),
        .Q(\n_0_addr_reg_reg[0] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[1] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_addr_reg[1]_i_1__1 ),
        .Q(\n_0_addr_reg_reg[1] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[2] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_addr_reg[2]_i_1__1 ),
        .Q(\n_0_addr_reg_reg[2] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[3] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_addr_reg[3]_i_1__1 ),
        .Q(\n_0_addr_reg_reg[3] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[4] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_addr_reg[4]_i_1__1 ),
        .Q(\n_0_addr_reg_reg[4] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[5] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_addr_reg[5]_i_1__1 ),
        .Q(\n_0_addr_reg_reg[5] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[6] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_addr_reg[6]_i_1__1 ),
        .Q(\n_0_addr_reg_reg[6] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[7] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_addr_reg[7]_i_1__1 ),
        .Q(\n_0_addr_reg_reg[7] ),
        .R(RST_DCLK_RESET));
LUT4 #(
    .INIT(16'h0A0C)) 
     \di_reg[0]_i_1__1 
       (.I0(\n_0_di_reg[0]_i_2__1 ),
        .I1(\n_0_di_reg[0]_i_3__1 ),
        .I2(\n_0_index_reg[4] ),
        .I3(\n_0_index_reg[3] ),
        .O(\n_0_di_reg[0]_i_1__1 ));
LUT6 #(
    .INIT(64'h0FBF00B00FFF0000)) 
     \di_reg[0]_i_2__1 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_index_reg[2] ),
        .I4(do_reg2[0]),
        .I5(\n_0_index_reg[0] ),
        .O(\n_0_di_reg[0]_i_2__1 ));
LUT6 #(
    .INIT(64'hFF00FD0DFF00DFD0)) 
     \di_reg[0]_i_3__1 
       (.I0(rate_reg2[1]),
        .I1(rate_reg2[0]),
        .I2(\n_0_index_reg[0] ),
        .I3(do_reg2[0]),
        .I4(\n_0_index_reg[2] ),
        .I5(\n_0_index_reg[1] ),
        .O(\n_0_di_reg[0]_i_3__1 ));
LUT6 #(
    .INIT(64'h0044444444E4C444)) 
     \di_reg[10]_i_1__1 
       (.I0(\n_0_index_reg[4] ),
        .I1(do_reg2[10]),
        .I2(\n_0_index_reg[0] ),
        .I3(\n_0_index_reg[2] ),
        .I4(\n_0_index_reg[1] ),
        .I5(\n_0_index_reg[3] ),
        .O(\n_0_di_reg[10]_i_1__1 ));
LUT5 #(
    .INIT(32'h0C0CFA0A)) 
     \di_reg[11]_i_1__1 
       (.I0(\n_0_di_reg[11]_i_2__1 ),
        .I1(\n_0_di_reg[11]_i_3__1 ),
        .I2(\n_0_index_reg[4] ),
        .I3(\n_0_di_reg[11]_i_4__1 ),
        .I4(\n_0_index_reg[3] ),
        .O(\n_0_di_reg[11]_i_1__1 ));
LUT6 #(
    .INIT(64'hFFAAAAAAFEAEAAAA)) 
     \di_reg[11]_i_2__1 
       (.I0(\n_0_di_reg[11]_i_5__1 ),
        .I1(data12),
        .I2(\n_0_index_reg[0] ),
        .I3(do_reg2[11]),
        .I4(\n_0_index_reg[2] ),
        .I5(\n_0_index_reg[1] ),
        .O(\n_0_di_reg[11]_i_2__1 ));
LUT6 #(
    .INIT(64'h0FFF00000BFF0B00)) 
     \di_reg[11]_i_3__1 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_index_reg[2] ),
        .I4(do_reg2[11]),
        .I5(\n_0_index_reg[0] ),
        .O(\n_0_di_reg[11]_i_3__1 ));
LUT6 #(
    .INIT(64'h0F44000000440000)) 
     \di_reg[11]_i_4__1 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_index_reg[2] ),
        .I4(\n_0_index_reg[0] ),
        .I5(do_reg2[11]),
        .O(\n_0_di_reg[11]_i_4__1 ));
LUT6 #(
    .INIT(64'h00000000A8AAABAA)) 
     \di_reg[11]_i_5__1 
       (.I0(do_reg2[11]),
        .I1(\n_0_index_reg[0] ),
        .I2(\n_0_index_reg[1] ),
        .I3(x16x20_mode_reg2),
        .I4(x16_reg2),
        .I5(\n_0_index_reg[2] ),
        .O(\n_0_di_reg[11]_i_5__1 ));
LUT5 #(
    .INIT(32'hCCCCFECE)) 
     \di_reg[12]_i_1__1 
       (.I0(\n_0_di_reg[12]_i_2__1 ),
        .I1(\n_0_di_reg[12]_i_3__1 ),
        .I2(\n_0_index_reg[4] ),
        .I3(\n_0_di_reg[12]_i_4__1 ),
        .I4(\n_0_index_reg[3] ),
        .O(\n_0_di_reg[12]_i_1__1 ));
LUT6 #(
    .INIT(64'hFFFF0000FDFF0D00)) 
     \di_reg[12]_i_2__1 
       (.I0(rate_reg2[1]),
        .I1(rate_reg2[0]),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_index_reg[2] ),
        .I4(do_reg2[12]),
        .I5(\n_0_index_reg[0] ),
        .O(\n_0_di_reg[12]_i_2__1 ));
LUT5 #(
    .INIT(32'h00404040)) 
     \di_reg[12]_i_3__1 
       (.I0(\n_0_index_reg[4] ),
        .I1(\n_0_index_reg[3] ),
        .I2(do_reg2[12]),
        .I3(\n_0_index_reg[2] ),
        .I4(\n_0_index_reg[1] ),
        .O(\n_0_di_reg[12]_i_3__1 ));
LUT6 #(
    .INIT(64'h0F00002000000020)) 
     \di_reg[12]_i_4__1 
       (.I0(rate_reg2[1]),
        .I1(rate_reg2[0]),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_index_reg[2] ),
        .I4(\n_0_index_reg[0] ),
        .I5(do_reg2[12]),
        .O(\n_0_di_reg[12]_i_4__1 ));
(* SOFT_HLUTNM = "soft_lutpair15" *) 
   LUT5 #(
    .INIT(32'hCCCCFECE)) 
     \di_reg[13]_i_1__1 
       (.I0(\n_0_di_reg[13]_i_2__1 ),
        .I1(\n_0_di_reg[13]_i_3__1 ),
        .I2(\n_0_index_reg[4] ),
        .I3(\n_0_di_reg[13]_i_4__1 ),
        .I4(\n_0_index_reg[3] ),
        .O(\n_0_di_reg[13]_i_1__1 ));
LUT6 #(
    .INIT(64'hFFFFFF5D00000008)) 
     \di_reg[13]_i_2__1 
       (.I0(\n_0_index_reg[2] ),
        .I1(rate_reg2[1]),
        .I2(rate_reg2[0]),
        .I3(\n_0_index_reg[1] ),
        .I4(\n_0_index_reg[0] ),
        .I5(do_reg2[13]),
        .O(\n_0_di_reg[13]_i_2__1 ));
LUT5 #(
    .INIT(32'h00404040)) 
     \di_reg[13]_i_3__1 
       (.I0(\n_0_index_reg[4] ),
        .I1(\n_0_index_reg[3] ),
        .I2(do_reg2[13]),
        .I3(\n_0_index_reg[2] ),
        .I4(\n_0_index_reg[1] ),
        .O(\n_0_di_reg[13]_i_3__1 ));
LUT6 #(
    .INIT(64'h0F0000D0000000D0)) 
     \di_reg[13]_i_4__1 
       (.I0(rate_reg2[1]),
        .I1(rate_reg2[0]),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_index_reg[2] ),
        .I4(\n_0_index_reg[0] ),
        .I5(do_reg2[13]),
        .O(\n_0_di_reg[13]_i_4__1 ));
LUT6 #(
    .INIT(64'h00CAA03AACAAAAAA)) 
     \di_reg[14]_i_2__1 
       (.I0(do_reg2[14]),
        .I1(data12),
        .I2(\n_0_index_reg[0] ),
        .I3(\n_0_index_reg[1] ),
        .I4(\n_0_index_reg[3] ),
        .I5(\n_0_index_reg[2] ),
        .O(\n_0_di_reg[14]_i_2__1 ));
LUT5 #(
    .INIT(32'h0000008C)) 
     \di_reg[14]_i_3__1 
       (.I0(do_reg2[14]),
        .I1(\n_0_index_reg[0] ),
        .I2(\n_0_index_reg[2] ),
        .I3(\n_0_index_reg[1] ),
        .I4(\n_0_index_reg[3] ),
        .O(\n_0_di_reg[14]_i_3__1 ));
LUT2 #(
    .INIT(4'hB)) 
     \di_reg[14]_i_4__1 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .O(data12));
LUT6 #(
    .INIT(64'h004444444444C4E4)) 
     \di_reg[15]_i_1__1 
       (.I0(\n_0_index_reg[4] ),
        .I1(do_reg2[15]),
        .I2(\n_0_index_reg[0] ),
        .I3(\n_0_index_reg[2] ),
        .I4(\n_0_index_reg[1] ),
        .I5(\n_0_index_reg[3] ),
        .O(\n_0_di_reg[15]_i_1__1 ));
LUT5 #(
    .INIT(32'hFFE400E4)) 
     \di_reg[1]_i_1__1 
       (.I0(\n_0_index_reg[3] ),
        .I1(\n_0_di_reg[1]_i_2__1 ),
        .I2(\n_0_di_reg[1]_i_3__1 ),
        .I3(\n_0_index_reg[4] ),
        .I4(\n_0_di_reg[1]_i_4__1 ),
        .O(\n_0_di_reg[1]_i_1__1 ));
LUT6 #(
    .INIT(64'hFFF0F000FFBF00B0)) 
     \di_reg[1]_i_2__1 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_index_reg[2] ),
        .I4(do_reg2[1]),
        .I5(\n_0_index_reg[0] ),
        .O(\n_0_di_reg[1]_i_2__1 ));
LUT6 #(
    .INIT(64'h05004444CCCCCCCC)) 
     \di_reg[1]_i_3__1 
       (.I0(\n_0_index_reg[2] ),
        .I1(do_reg2[1]),
        .I2(rate_reg2[0]),
        .I3(rate_reg2[1]),
        .I4(\n_0_index_reg[0] ),
        .I5(\n_0_index_reg[1] ),
        .O(\n_0_di_reg[1]_i_3__1 ));
LUT6 #(
    .INIT(64'h0000000000F04000)) 
     \di_reg[1]_i_4__1 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .I2(\n_0_index_reg[0] ),
        .I3(\n_0_index_reg[2] ),
        .I4(\n_0_index_reg[1] ),
        .I5(\n_0_index_reg[3] ),
        .O(\n_0_di_reg[1]_i_4__1 ));
LUT6 #(
    .INIT(64'hAAAAAAAAAEAAAAAA)) 
     \di_reg[2]_i_1__1 
       (.I0(\n_0_di_reg[2]_i_2__1 ),
        .I1(\n_0_index_reg[4] ),
        .I2(\n_0_index_reg[2] ),
        .I3(\n_0_index_reg[0] ),
        .I4(\n_0_index_reg[1] ),
        .I5(\n_0_index_reg[3] ),
        .O(\n_0_di_reg[2]_i_1__1 ));
LUT6 #(
    .INIT(64'hFFFFFFFF50700000)) 
     \di_reg[2]_i_2__1 
       (.I0(\n_0_index_reg[1] ),
        .I1(\n_0_index_reg[2] ),
        .I2(do_reg2[2]),
        .I3(\n_0_index_reg[0] ),
        .I4(\n_0_di_reg[2]_i_3__1 ),
        .I5(\n_0_di_reg[2]_i_4__1 ),
        .O(\n_0_di_reg[2]_i_2__1 ));
(* SOFT_HLUTNM = "soft_lutpair15" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \di_reg[2]_i_3__1 
       (.I0(\n_0_index_reg[3] ),
        .I1(\n_0_index_reg[4] ),
        .O(\n_0_di_reg[2]_i_3__1 ));
LUT6 #(
    .INIT(64'hA800A200A800AA08)) 
     \di_reg[2]_i_4__1 
       (.I0(\n_0_di_reg[2]_i_5__1 ),
        .I1(\n_0_index_reg[1] ),
        .I2(\n_0_index_reg[2] ),
        .I3(do_reg2[2]),
        .I4(\n_0_index_reg[0] ),
        .I5(data12),
        .O(\n_0_di_reg[2]_i_4__1 ));
(* SOFT_HLUTNM = "soft_lutpair12" *) 
   LUT2 #(
    .INIT(4'h1)) 
     \di_reg[2]_i_5__1 
       (.I0(\n_0_index_reg[4] ),
        .I1(\n_0_index_reg[3] ),
        .O(\n_0_di_reg[2]_i_5__1 ));
LUT6 #(
    .INIT(64'h0504444444E4C4EE)) 
     \di_reg[3]_i_1__1 
       (.I0(\n_0_index_reg[4] ),
        .I1(do_reg2[3]),
        .I2(\n_0_index_reg[0] ),
        .I3(\n_0_index_reg[2] ),
        .I4(\n_0_index_reg[1] ),
        .I5(\n_0_index_reg[3] ),
        .O(\n_0_di_reg[3]_i_1__1 ));
(* SOFT_HLUTNM = "soft_lutpair12" *) 
   LUT5 #(
    .INIT(32'hCCCCFECE)) 
     \di_reg[4]_i_1__1 
       (.I0(\n_0_di_reg[4]_i_2__1 ),
        .I1(\n_0_di_reg[4]_i_3__1 ),
        .I2(\n_0_index_reg[4] ),
        .I3(\n_0_di_reg[4]_i_4__1 ),
        .I4(\n_0_index_reg[3] ),
        .O(\n_0_di_reg[4]_i_1__1 ));
LUT6 #(
    .INIT(64'hFF3F0030FFFE0004)) 
     \di_reg[4]_i_2__1 
       (.I0(x16x20_mode_reg2),
        .I1(data12),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_index_reg[2] ),
        .I4(do_reg2[4]),
        .I5(\n_0_index_reg[0] ),
        .O(\n_0_di_reg[4]_i_2__1 ));
LUT6 #(
    .INIT(64'h0000040044004400)) 
     \di_reg[4]_i_3__1 
       (.I0(\n_0_index_reg[4] ),
        .I1(\n_0_index_reg[3] ),
        .I2(\n_0_index_reg[0] ),
        .I3(do_reg2[4]),
        .I4(\n_0_index_reg[2] ),
        .I5(\n_0_index_reg[1] ),
        .O(\n_0_di_reg[4]_i_3__1 ));
LUT6 #(
    .INIT(64'h00F0FF00004400FF)) 
     \di_reg[4]_i_4__1 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .I2(do_reg2[4]),
        .I3(\n_0_index_reg[1] ),
        .I4(\n_0_index_reg[2] ),
        .I5(\n_0_index_reg[0] ),
        .O(\n_0_di_reg[4]_i_4__1 ));
LUT5 #(
    .INIT(32'hCCCCFECE)) 
     \di_reg[5]_i_1__1 
       (.I0(\n_0_di_reg[5]_i_2__1 ),
        .I1(\n_0_di_reg[5]_i_3__1 ),
        .I2(\n_0_index_reg[4] ),
        .I3(\n_0_di_reg[5]_i_4__1 ),
        .I4(\n_0_index_reg[3] ),
        .O(\n_0_di_reg[5]_i_1__1 ));
LUT5 #(
    .INIT(32'hF0F0F0E0)) 
     \di_reg[5]_i_2__1 
       (.I0(\n_0_index_reg[1] ),
        .I1(\n_0_index_reg[2] ),
        .I2(do_reg2[5]),
        .I3(x16x20_mode_reg2),
        .I4(\n_0_index_reg[0] ),
        .O(\n_0_di_reg[5]_i_2__1 ));
LUT5 #(
    .INIT(32'h00404040)) 
     \di_reg[5]_i_3__1 
       (.I0(\n_0_index_reg[4] ),
        .I1(\n_0_index_reg[3] ),
        .I2(do_reg2[5]),
        .I3(\n_0_index_reg[2] ),
        .I4(\n_0_index_reg[1] ),
        .O(\n_0_di_reg[5]_i_3__1 ));
LUT6 #(
    .INIT(64'h6244620062446244)) 
     \di_reg[5]_i_4__1 
       (.I0(\n_0_index_reg[1] ),
        .I1(\n_0_index_reg[2] ),
        .I2(do_reg2[5]),
        .I3(\n_0_index_reg[0] ),
        .I4(rate_reg2[0]),
        .I5(rate_reg2[1]),
        .O(\n_0_di_reg[5]_i_4__1 ));
LUT5 #(
    .INIT(32'hCCCCFECE)) 
     \di_reg[6]_i_1__1 
       (.I0(\n_0_di_reg[6]_i_2__1 ),
        .I1(\n_0_di_reg[6]_i_3__1 ),
        .I2(\n_0_index_reg[4] ),
        .I3(\n_0_di_reg[6]_i_4__1 ),
        .I4(\n_0_index_reg[3] ),
        .O(\n_0_di_reg[6]_i_1__1 ));
LUT5 #(
    .INIT(32'hF0F0F0E0)) 
     \di_reg[6]_i_2__1 
       (.I0(\n_0_index_reg[1] ),
        .I1(\n_0_index_reg[2] ),
        .I2(do_reg2[6]),
        .I3(x16x20_mode_reg2),
        .I4(\n_0_index_reg[0] ),
        .O(\n_0_di_reg[6]_i_2__1 ));
LUT6 #(
    .INIT(64'h0000404040400040)) 
     \di_reg[6]_i_3__1 
       (.I0(\n_0_index_reg[4] ),
        .I1(\n_0_index_reg[3] ),
        .I2(do_reg2[6]),
        .I3(\n_0_index_reg[0] ),
        .I4(\n_0_index_reg[2] ),
        .I5(\n_0_index_reg[1] ),
        .O(\n_0_di_reg[6]_i_3__1 ));
LUT6 #(
    .INIT(64'h0FF4000000F40000)) 
     \di_reg[6]_i_4__1 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_index_reg[2] ),
        .I4(\n_0_index_reg[0] ),
        .I5(do_reg2[6]),
        .O(\n_0_di_reg[6]_i_4__1 ));
LUT6 #(
    .INIT(64'h0044444544E4C444)) 
     \di_reg[7]_i_1__1 
       (.I0(\n_0_index_reg[4] ),
        .I1(do_reg2[7]),
        .I2(\n_0_index_reg[0] ),
        .I3(\n_0_index_reg[2] ),
        .I4(\n_0_index_reg[1] ),
        .I5(\n_0_index_reg[3] ),
        .O(\n_0_di_reg[7]_i_1__1 ));
LUT6 #(
    .INIT(64'h0044444444E4C444)) 
     \di_reg[8]_i_1__1 
       (.I0(\n_0_index_reg[4] ),
        .I1(do_reg2[8]),
        .I2(\n_0_index_reg[0] ),
        .I3(\n_0_index_reg[2] ),
        .I4(\n_0_index_reg[1] ),
        .I5(\n_0_index_reg[3] ),
        .O(\n_0_di_reg[8]_i_1__1 ));
LUT6 #(
    .INIT(64'h0070FFF0007000F0)) 
     \di_reg[9]_i_1__1 
       (.I0(\n_0_index_reg[1] ),
        .I1(\n_0_index_reg[2] ),
        .I2(do_reg2[9]),
        .I3(\n_0_index_reg[4] ),
        .I4(\n_0_index_reg[3] ),
        .I5(\n_0_di_reg[9]_i_2__1 ),
        .O(\n_0_di_reg[9]_i_1__1 ));
LUT6 #(
    .INIT(64'h0FFB000000FB0000)) 
     \di_reg[9]_i_2__1 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_index_reg[2] ),
        .I4(\n_0_index_reg[0] ),
        .I5(do_reg2[9]),
        .O(\n_0_di_reg[9]_i_2__1 ));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[0] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_di_reg[0]_i_1__1 ),
        .Q(\n_0_di_reg_reg[0] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[10] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_di_reg[10]_i_1__1 ),
        .Q(\n_0_di_reg_reg[10] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[11] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_di_reg[11]_i_1__1 ),
        .Q(\n_0_di_reg_reg[11] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[12] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_di_reg[12]_i_1__1 ),
        .Q(\n_0_di_reg_reg[12] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[13] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_di_reg[13]_i_1__1 ),
        .Q(\n_0_di_reg_reg[13] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[14] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_di_reg_reg[14]_i_1__1 ),
        .Q(\n_0_di_reg_reg[14] ),
        .R(RST_DCLK_RESET));
MUXF7 \di_reg_reg[14]_i_1__1 
       (.I0(\n_0_di_reg[14]_i_2__1 ),
        .I1(\n_0_di_reg[14]_i_3__1 ),
        .O(\n_0_di_reg_reg[14]_i_1__1 ),
        .S(\n_0_index_reg[4] ));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[15] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_di_reg[15]_i_1__1 ),
        .Q(\n_0_di_reg_reg[15] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[1] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_di_reg[1]_i_1__1 ),
        .Q(\n_0_di_reg_reg[1] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[2] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_di_reg[2]_i_1__1 ),
        .Q(\n_0_di_reg_reg[2] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[3] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_di_reg[3]_i_1__1 ),
        .Q(\n_0_di_reg_reg[3] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[4] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_di_reg[4]_i_1__1 ),
        .Q(\n_0_di_reg_reg[4] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[5] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_di_reg[5]_i_1__1 ),
        .Q(\n_0_di_reg_reg[5] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[6] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_di_reg[6]_i_1__1 ),
        .Q(\n_0_di_reg_reg[6] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[7] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_di_reg[7]_i_1__1 ),
        .Q(\n_0_di_reg_reg[7] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[8] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_di_reg[8]_i_1__1 ),
        .Q(\n_0_di_reg_reg[8] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[9] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_di_reg[9]_i_1__1 ),
        .Q(\n_0_di_reg_reg[9] ),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE \do_reg1_reg[0] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(ext_ch_gt_drpdo[0]),
        .Q(do_reg1[0]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE \do_reg1_reg[10] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(ext_ch_gt_drpdo[10]),
        .Q(do_reg1[10]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE \do_reg1_reg[11] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(ext_ch_gt_drpdo[11]),
        .Q(do_reg1[11]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE \do_reg1_reg[12] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(ext_ch_gt_drpdo[12]),
        .Q(do_reg1[12]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE \do_reg1_reg[13] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(ext_ch_gt_drpdo[13]),
        .Q(do_reg1[13]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE \do_reg1_reg[14] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(ext_ch_gt_drpdo[14]),
        .Q(do_reg1[14]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE \do_reg1_reg[15] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(ext_ch_gt_drpdo[15]),
        .Q(do_reg1[15]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE \do_reg1_reg[1] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(ext_ch_gt_drpdo[1]),
        .Q(do_reg1[1]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE \do_reg1_reg[2] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(ext_ch_gt_drpdo[2]),
        .Q(do_reg1[2]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE \do_reg1_reg[3] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(ext_ch_gt_drpdo[3]),
        .Q(do_reg1[3]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE \do_reg1_reg[4] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(ext_ch_gt_drpdo[4]),
        .Q(do_reg1[4]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE \do_reg1_reg[5] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(ext_ch_gt_drpdo[5]),
        .Q(do_reg1[5]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE \do_reg1_reg[6] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(ext_ch_gt_drpdo[6]),
        .Q(do_reg1[6]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE \do_reg1_reg[7] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(ext_ch_gt_drpdo[7]),
        .Q(do_reg1[7]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE \do_reg1_reg[8] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(ext_ch_gt_drpdo[8]),
        .Q(do_reg1[8]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE \do_reg1_reg[9] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(ext_ch_gt_drpdo[9]),
        .Q(do_reg1[9]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE \do_reg2_reg[0] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(do_reg1[0]),
        .Q(do_reg2[0]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE \do_reg2_reg[10] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(do_reg1[10]),
        .Q(do_reg2[10]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE \do_reg2_reg[11] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(do_reg1[11]),
        .Q(do_reg2[11]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE \do_reg2_reg[12] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(do_reg1[12]),
        .Q(do_reg2[12]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE \do_reg2_reg[13] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(do_reg1[13]),
        .Q(do_reg2[13]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE \do_reg2_reg[14] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(do_reg1[14]),
        .Q(do_reg2[14]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE \do_reg2_reg[15] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(do_reg1[15]),
        .Q(do_reg2[15]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE \do_reg2_reg[1] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(do_reg1[1]),
        .Q(do_reg2[1]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE \do_reg2_reg[2] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(do_reg1[2]),
        .Q(do_reg2[2]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE \do_reg2_reg[3] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(do_reg1[3]),
        .Q(do_reg2[3]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE \do_reg2_reg[4] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(do_reg1[4]),
        .Q(do_reg2[4]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE \do_reg2_reg[5] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(do_reg1[5]),
        .Q(do_reg2[5]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE \do_reg2_reg[6] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(do_reg1[6]),
        .Q(do_reg2[6]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE \do_reg2_reg[7] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(do_reg1[7]),
        .Q(do_reg2[7]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE \do_reg2_reg[8] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(do_reg1[8]),
        .Q(do_reg2[8]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE \do_reg2_reg[9] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(do_reg1[9]),
        .Q(do_reg2[9]),
        .R(RST_DCLK_RESET));
LUT6 #(
    .INIT(64'h0000000000000100)) 
     done_i_1__2
       (.I0(DRP_FSM[3]),
        .I1(DRP_FSM[2]),
        .I2(DRP_FSM[6]),
        .I3(DRP_FSM[0]),
        .I4(start_reg2),
        .I5(\n_0_fsm[0]_i_4__5 ),
        .O(n_0_done_i_1__2));
FDRE #(
    .INIT(1'b0)) 
     done_reg
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(n_0_done_i_1__2),
        .Q(DRP_DONE),
        .R(RST_DCLK_RESET));
LUT6 #(
    .INIT(64'hEEEEEEEEEEEEEEEA)) 
     \fsm[0]_i_1__6 
       (.I0(\n_0_fsm[0]_i_2__5 ),
        .I1(DRP_FSM[6]),
        .I2(fsm1),
        .I3(DRP_FSM[2]),
        .I4(DRP_FSM[3]),
        .I5(\n_0_fsm[0]_i_4__5 ),
        .O(\n_0_fsm[0]_i_1__6 ));
LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFEEA)) 
     \fsm[0]_i_2__5 
       (.I0(\n_0_fsm[0]_i_5__5 ),
        .I1(DRP_FSM[2]),
        .I2(DRP_FSM[1]),
        .I3(DRP_FSM[4]),
        .I4(DRP_FSM[5]),
        .I5(DRP_FSM[3]),
        .O(\n_0_fsm[0]_i_2__5 ));
LUT6 #(
    .INIT(64'h0400000104000000)) 
     \fsm[0]_i_3__5 
       (.I0(\n_0_index_reg[1] ),
        .I1(\n_0_index_reg[4] ),
        .I2(\n_0_index_reg[3] ),
        .I3(\n_0_index_reg[0] ),
        .I4(\n_0_index_reg[2] ),
        .I5(x16x20_mode_reg2),
        .O(fsm1));
(* SOFT_HLUTNM = "soft_lutpair18" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     \fsm[0]_i_4__5 
       (.I0(DRP_FSM[5]),
        .I1(DRP_FSM[4]),
        .I2(DRP_FSM[1]),
        .O(\n_0_fsm[0]_i_4__5 ));
LUT6 #(
    .INIT(64'hCCCCCCCCCCCCCCC7)) 
     \fsm[0]_i_5__5 
       (.I0(start_reg2),
        .I1(DRP_FSM[0]),
        .I2(DRP_FSM[6]),
        .I3(DRP_FSM[2]),
        .I4(DRP_FSM[3]),
        .I5(\n_0_fsm[0]_i_4__5 ),
        .O(\n_0_fsm[0]_i_5__5 ));
LUT6 #(
    .INIT(64'h10100000FF000000)) 
     \fsm[1]_i_1__6 
       (.I0(DRP_FSM[6]),
        .I1(DRP_FSM[1]),
        .I2(start_reg2),
        .I3(\n_0_fsm[1]_i_2__5 ),
        .I4(\n_0_fsm[1]_i_3__5 ),
        .I5(DRP_FSM[0]),
        .O(\n_0_fsm[1]_i_1__6 ));
LUT5 #(
    .INIT(32'h0055CF00)) 
     \fsm[1]_i_2__5 
       (.I0(fsm1),
        .I1(load_cnt[1]),
        .I2(load_cnt[0]),
        .I3(DRP_FSM[1]),
        .I4(DRP_FSM[6]),
        .O(\n_0_fsm[1]_i_2__5 ));
(* SOFT_HLUTNM = "soft_lutpair19" *) 
   LUT4 #(
    .INIT(16'h0001)) 
     \fsm[1]_i_3__5 
       (.I0(DRP_FSM[3]),
        .I1(DRP_FSM[2]),
        .I2(DRP_FSM[5]),
        .I3(DRP_FSM[4]),
        .O(\n_0_fsm[1]_i_3__5 ));
LUT6 #(
    .INIT(64'h0000000000001000)) 
     \fsm[2]_i_1__6 
       (.I0(DRP_FSM[4]),
        .I1(DRP_FSM[5]),
        .I2(DRP_FSM[1]),
        .I3(load_cnt[0]),
        .I4(load_cnt[1]),
        .I5(\n_0_fsm[2]_i_2__4 ),
        .O(\n_0_fsm[2]_i_1__6 ));
(* SOFT_HLUTNM = "soft_lutpair16" *) 
   LUT4 #(
    .INIT(16'hFFFE)) 
     \fsm[2]_i_2__4 
       (.I0(DRP_FSM[6]),
        .I1(DRP_FSM[2]),
        .I2(DRP_FSM[3]),
        .I3(DRP_FSM[0]),
        .O(\n_0_fsm[2]_i_2__4 ));
LUT5 #(
    .INIT(32'h00010300)) 
     \fsm[3]_i_1__6 
       (.I0(rdy_reg2),
        .I1(\n_0_fsm[4]_i_2__5 ),
        .I2(DRP_FSM[6]),
        .I3(DRP_FSM[2]),
        .I4(DRP_FSM[3]),
        .O(\n_0_fsm[3]_i_1__6 ));
LUT5 #(
    .INIT(32'h00001000)) 
     \fsm[4]_i_1__6 
       (.I0(DRP_FSM[2]),
        .I1(DRP_FSM[6]),
        .I2(DRP_FSM[3]),
        .I3(rdy_reg2),
        .I4(\n_0_fsm[4]_i_2__5 ),
        .O(\n_0_fsm[4]_i_1__6 ));
(* SOFT_HLUTNM = "soft_lutpair18" *) 
   LUT4 #(
    .INIT(16'hFFFE)) 
     \fsm[4]_i_2__5 
       (.I0(DRP_FSM[1]),
        .I1(DRP_FSM[4]),
        .I2(DRP_FSM[5]),
        .I3(DRP_FSM[0]),
        .O(\n_0_fsm[4]_i_2__5 ));
LUT6 #(
    .INIT(64'h0000000100030000)) 
     \fsm[5]_i_1__3 
       (.I0(rdy_reg2),
        .I1(DRP_FSM[0]),
        .I2(\n_0_fsm[6]_i_2__2 ),
        .I3(DRP_FSM[1]),
        .I4(DRP_FSM[4]),
        .I5(DRP_FSM[5]),
        .O(\n_0_fsm[5]_i_1__3 ));
LUT6 #(
    .INIT(64'h0000000000000020)) 
     \fsm[6]_i_1__2 
       (.I0(DRP_FSM[5]),
        .I1(DRP_FSM[4]),
        .I2(rdy_reg2),
        .I3(DRP_FSM[1]),
        .I4(DRP_FSM[0]),
        .I5(\n_0_fsm[6]_i_2__2 ),
        .O(\n_0_fsm[6]_i_1__2 ));
(* SOFT_HLUTNM = "soft_lutpair17" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     \fsm[6]_i_2__2 
       (.I0(DRP_FSM[3]),
        .I1(DRP_FSM[2]),
        .I2(DRP_FSM[6]),
        .O(\n_0_fsm[6]_i_2__2 ));
FDSE #(
    .INIT(1'b1)) 
     \fsm_reg[0] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_fsm[0]_i_1__6 ),
        .Q(DRP_FSM[0]),
        .S(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[1] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_fsm[1]_i_1__6 ),
        .Q(DRP_FSM[1]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[2] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_fsm[2]_i_1__6 ),
        .Q(DRP_FSM[2]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[3] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_fsm[3]_i_1__6 ),
        .Q(DRP_FSM[3]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[4] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_fsm[4]_i_1__6 ),
        .Q(DRP_FSM[4]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[5] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_fsm[5]_i_1__3 ),
        .Q(DRP_FSM[5]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[6] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_fsm[6]_i_1__2 ),
        .Q(DRP_FSM[6]),
        .R(RST_DCLK_RESET));
(* SOFT_HLUTNM = "soft_lutpair22" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_10__4 
       (.I0(ext_ch_gt_drpdi[15]),
        .I1(\n_0_di_reg_reg[15] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[15]));
(* SOFT_HLUTNM = "soft_lutpair30" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_11__0 
       (.I0(ext_ch_gt_drpdi[14]),
        .I1(\n_0_di_reg_reg[14] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[14]));
(* SOFT_HLUTNM = "soft_lutpair20" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_12__1 
       (.I0(ext_ch_gt_drpdi[13]),
        .I1(\n_0_di_reg_reg[13] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[13]));
(* SOFT_HLUTNM = "soft_lutpair25" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_13__1 
       (.I0(ext_ch_gt_drpdi[12]),
        .I1(\n_0_di_reg_reg[12] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[12]));
(* SOFT_HLUTNM = "soft_lutpair28" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_14__1 
       (.I0(ext_ch_gt_drpdi[11]),
        .I1(\n_0_di_reg_reg[11] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[11]));
(* SOFT_HLUTNM = "soft_lutpair24" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_15__1 
       (.I0(ext_ch_gt_drpdi[10]),
        .I1(\n_0_di_reg_reg[10] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[10]));
(* SOFT_HLUTNM = "soft_lutpair31" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_16__1 
       (.I0(ext_ch_gt_drpdi[9]),
        .I1(\n_0_di_reg_reg[9] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[9]));
LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_17__1 
       (.I0(ext_ch_gt_drpdi[8]),
        .I1(\n_0_di_reg_reg[8] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[8]));
(* SOFT_HLUTNM = "soft_lutpair26" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_18__1 
       (.I0(ext_ch_gt_drpdi[7]),
        .I1(\n_0_di_reg_reg[7] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[7]));
(* SOFT_HLUTNM = "soft_lutpair27" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_19__1 
       (.I0(ext_ch_gt_drpdi[6]),
        .I1(\n_0_di_reg_reg[6] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[6]));
(* SOFT_HLUTNM = "soft_lutpair31" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_20__1 
       (.I0(ext_ch_gt_drpdi[5]),
        .I1(\n_0_di_reg_reg[5] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[5]));
(* SOFT_HLUTNM = "soft_lutpair29" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_21__1 
       (.I0(ext_ch_gt_drpdi[4]),
        .I1(\n_0_di_reg_reg[4] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[4]));
(* SOFT_HLUTNM = "soft_lutpair30" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_22__1 
       (.I0(ext_ch_gt_drpdi[3]),
        .I1(\n_0_di_reg_reg[3] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[3]));
(* SOFT_HLUTNM = "soft_lutpair29" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_23__1 
       (.I0(ext_ch_gt_drpdi[2]),
        .I1(\n_0_di_reg_reg[2] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[2]));
(* SOFT_HLUTNM = "soft_lutpair28" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_24__1 
       (.I0(ext_ch_gt_drpdi[1]),
        .I1(\n_0_di_reg_reg[1] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[1]));
(* SOFT_HLUTNM = "soft_lutpair21" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_25__1 
       (.I0(ext_ch_gt_drpdi[0]),
        .I1(\n_0_di_reg_reg[0] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[0]));
LUT6 #(
    .INIT(64'hAAAAAAAA00030300)) 
     \gth_channel.gthe2_channel_i_i_2__1 
       (.I0(ext_ch_gt_drpen),
        .I1(\n_0_gth_channel.gthe2_channel_i_i_52__0 ),
        .I2(DRP_FSM[1]),
        .I3(DRP_FSM[4]),
        .I4(DRP_FSM[2]),
        .I5(DRP_FSM[0]),
        .O(O1));
LUT6 #(
    .INIT(64'hAAAAAAAA00000030)) 
     \gth_channel.gthe2_channel_i_i_3__1 
       (.I0(ext_ch_gt_drpwe),
        .I1(DRP_FSM[2]),
        .I2(DRP_FSM[4]),
        .I3(DRP_FSM[1]),
        .I4(\n_0_gth_channel.gthe2_channel_i_i_52__0 ),
        .I5(DRP_FSM[0]),
        .O(O2));
(* SOFT_HLUTNM = "soft_lutpair20" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_43__4 
       (.I0(DRP_FSM[0]),
        .I1(ext_ch_gt_drpaddr[8]),
        .O(DRPADDR[8]));
(* SOFT_HLUTNM = "soft_lutpair23" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_44__4 
       (.I0(ext_ch_gt_drpaddr[7]),
        .I1(\n_0_addr_reg_reg[7] ),
        .I2(DRP_FSM[0]),
        .O(DRPADDR[7]));
(* SOFT_HLUTNM = "soft_lutpair27" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_45__0 
       (.I0(ext_ch_gt_drpaddr[6]),
        .I1(\n_0_addr_reg_reg[6] ),
        .I2(DRP_FSM[0]),
        .O(DRPADDR[6]));
(* SOFT_HLUTNM = "soft_lutpair26" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_46__1 
       (.I0(ext_ch_gt_drpaddr[5]),
        .I1(\n_0_addr_reg_reg[5] ),
        .I2(DRP_FSM[0]),
        .O(DRPADDR[5]));
(* SOFT_HLUTNM = "soft_lutpair25" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_47__1 
       (.I0(ext_ch_gt_drpaddr[4]),
        .I1(\n_0_addr_reg_reg[4] ),
        .I2(DRP_FSM[0]),
        .O(DRPADDR[4]));
(* SOFT_HLUTNM = "soft_lutpair24" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_48__1 
       (.I0(ext_ch_gt_drpaddr[3]),
        .I1(\n_0_addr_reg_reg[3] ),
        .I2(DRP_FSM[0]),
        .O(DRPADDR[3]));
(* SOFT_HLUTNM = "soft_lutpair23" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_49__1 
       (.I0(ext_ch_gt_drpaddr[2]),
        .I1(\n_0_addr_reg_reg[2] ),
        .I2(DRP_FSM[0]),
        .O(DRPADDR[2]));
(* SOFT_HLUTNM = "soft_lutpair22" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_50__1 
       (.I0(ext_ch_gt_drpaddr[1]),
        .I1(\n_0_addr_reg_reg[1] ),
        .I2(DRP_FSM[0]),
        .O(DRPADDR[1]));
(* SOFT_HLUTNM = "soft_lutpair21" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_51__1 
       (.I0(ext_ch_gt_drpaddr[0]),
        .I1(\n_0_addr_reg_reg[0] ),
        .I2(DRP_FSM[0]),
        .O(DRPADDR[0]));
(* SOFT_HLUTNM = "soft_lutpair16" *) 
   LUT4 #(
    .INIT(16'hFFFE)) 
     \gth_channel.gthe2_channel_i_i_52__0 
       (.I0(DRP_FSM[3]),
        .I1(DRP_FSM[6]),
        .I2(DRP_FSM[5]),
        .I3(DRP_FSM[0]),
        .O(\n_0_gth_channel.gthe2_channel_i_i_52__0 ));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE gtxreset_reg1_reg
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(DRP_GTXRESET),
        .Q(gtxreset_reg1),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE gtxreset_reg2_reg
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(gtxreset_reg1),
        .Q(gtxreset_reg2),
        .R(RST_DCLK_RESET));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     \index[0]_i_1__2 
       (.I0(\n_0_index_reg[0] ),
        .I1(DRP_FSM[1]),
        .I2(DRP_FSM[4]),
        .I3(DRP_FSM[5]),
        .I4(DRP_FSM[0]),
        .I5(\n_0_index[4]_i_4__1 ),
        .O(\n_0_index[0]_i_1__2 ));
LUT6 #(
    .INIT(64'h0000000000010100)) 
     \index[1]_i_1__2 
       (.I0(DRP_FSM[0]),
        .I1(\n_0_index[1]_i_2__1 ),
        .I2(DRP_FSM[1]),
        .I3(\n_0_index_reg[0] ),
        .I4(\n_0_index_reg[1] ),
        .I5(\n_0_index[4]_i_4__1 ),
        .O(\n_0_index[1]_i_1__2 ));
(* SOFT_HLUTNM = "soft_lutpair19" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \index[1]_i_2__1 
       (.I0(DRP_FSM[4]),
        .I1(DRP_FSM[5]),
        .O(\n_0_index[1]_i_2__1 ));
(* SOFT_HLUTNM = "soft_lutpair13" *) 
   LUT5 #(
    .INIT(32'h01111000)) 
     \index[2]_i_1__2 
       (.I0(\n_0_fsm[4]_i_2__5 ),
        .I1(\n_0_index[4]_i_4__1 ),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_index_reg[0] ),
        .I4(\n_0_index_reg[2] ),
        .O(\n_0_index[2]_i_1__2 ));
LUT6 #(
    .INIT(64'h0111111110000000)) 
     \index[3]_i_1__1 
       (.I0(\n_0_fsm[4]_i_2__5 ),
        .I1(\n_0_index[4]_i_4__1 ),
        .I2(\n_0_index_reg[0] ),
        .I3(\n_0_index_reg[1] ),
        .I4(\n_0_index_reg[2] ),
        .I5(\n_0_index_reg[3] ),
        .O(\n_0_index[3]_i_1__1 ));
LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFEFA)) 
     \index[4]_i_1__1 
       (.I0(\n_0_index[4]_i_3__1 ),
        .I1(DRP_FSM[2]),
        .I2(DRP_FSM[6]),
        .I3(DRP_FSM[3]),
        .I4(DRP_FSM[4]),
        .I5(DRP_FSM[5]),
        .O(\n_0_index[4]_i_1__1 ));
LUT6 #(
    .INIT(64'h0111111110000000)) 
     \index[4]_i_2__1 
       (.I0(\n_0_fsm[4]_i_2__5 ),
        .I1(\n_0_index[4]_i_4__1 ),
        .I2(\n_0_index_reg[2] ),
        .I3(\n_0_index[4]_i_5__1 ),
        .I4(\n_0_index_reg[3] ),
        .I5(\n_0_index_reg[4] ),
        .O(\n_0_index[4]_i_2__1 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFE0001)) 
     \index[4]_i_3__1 
       (.I0(DRP_FSM[3]),
        .I1(DRP_FSM[2]),
        .I2(DRP_FSM[5]),
        .I3(DRP_FSM[4]),
        .I4(DRP_FSM[1]),
        .I5(DRP_FSM[0]),
        .O(\n_0_index[4]_i_3__1 ));
(* SOFT_HLUTNM = "soft_lutpair17" *) 
   LUT4 #(
    .INIT(16'hFFFD)) 
     \index[4]_i_4__1 
       (.I0(DRP_FSM[6]),
        .I1(fsm1),
        .I2(DRP_FSM[3]),
        .I3(DRP_FSM[2]),
        .O(\n_0_index[4]_i_4__1 ));
(* SOFT_HLUTNM = "soft_lutpair13" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \index[4]_i_5__1 
       (.I0(\n_0_index_reg[0] ),
        .I1(\n_0_index_reg[1] ),
        .O(\n_0_index[4]_i_5__1 ));
FDRE #(
    .INIT(1'b0)) 
     \index_reg[0] 
       (.C(pipe_dclk_in),
        .CE(\n_0_index[4]_i_1__1 ),
        .D(\n_0_index[0]_i_1__2 ),
        .Q(\n_0_index_reg[0] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \index_reg[1] 
       (.C(pipe_dclk_in),
        .CE(\n_0_index[4]_i_1__1 ),
        .D(\n_0_index[1]_i_1__2 ),
        .Q(\n_0_index_reg[1] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \index_reg[2] 
       (.C(pipe_dclk_in),
        .CE(\n_0_index[4]_i_1__1 ),
        .D(\n_0_index[2]_i_1__2 ),
        .Q(\n_0_index_reg[2] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \index_reg[3] 
       (.C(pipe_dclk_in),
        .CE(\n_0_index[4]_i_1__1 ),
        .D(\n_0_index[3]_i_1__1 ),
        .Q(\n_0_index_reg[3] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \index_reg[4] 
       (.C(pipe_dclk_in),
        .CE(\n_0_index[4]_i_1__1 ),
        .D(\n_0_index[4]_i_2__1 ),
        .Q(\n_0_index_reg[4] ),
        .R(RST_DCLK_RESET));
LUT5 #(
    .INIT(32'h00000100)) 
     \load_cnt[0]_i_1__2 
       (.I0(load_cnt[1]),
        .I1(\n_0_gth_channel.gthe2_channel_i_i_52__0 ),
        .I2(DRP_FSM[4]),
        .I3(DRP_FSM[1]),
        .I4(DRP_FSM[2]),
        .O(\n_0_load_cnt[0]_i_1__2 ));
FDRE #(
    .INIT(1'b0)) 
     \load_cnt_reg[0] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_load_cnt[0]_i_1__2 ),
        .Q(load_cnt[0]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \load_cnt_reg[1] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(load_cnt[1]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE \rate_reg1_reg[0] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(DRP_RATE[0]),
        .Q(rate_reg1[0]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE \rate_reg1_reg[1] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(DRP_RATE[1]),
        .Q(rate_reg1[1]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE \rate_reg2_reg[0] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(rate_reg1[0]),
        .Q(rate_reg2[0]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE \rate_reg2_reg[1] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(rate_reg1[1]),
        .Q(rate_reg2[1]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE rdy_reg1_reg
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(ext_ch_gt_drprdy),
        .Q(rdy_reg1),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE rdy_reg2_reg
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(rdy_reg1),
        .Q(rdy_reg2),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE start_reg1_reg
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(DRP_START),
        .Q(start_reg1),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE start_reg2_reg
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(start_reg1),
        .Q(start_reg2),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE x16_reg1_reg
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(DRP_X16),
        .Q(x16_reg1),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE x16_reg2_reg
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(x16_reg1),
        .Q(x16_reg2),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE x16x20_mode_reg1_reg
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(DRP_X16X20_MODE),
        .Q(x16x20_mode_reg1),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE x16x20_mode_reg2_reg
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(x16x20_mode_reg1),
        .Q(x16x20_mode_reg2),
        .R(RST_DCLK_RESET));
endmodule

(* ORIG_REF_NAME = "vc709_pcie_x8_gen3_pipe_drp" *) 
module vc709_pcie_x8_gen3vc709_pcie_x8_gen3_pipe_drp_11
   (DRPADDR,
    DRP_FSM,
    O1,
    O2,
    DRPDI,
    DRP_DONE,
    ext_ch_gt_drpaddr,
    ext_ch_gt_drpen,
    ext_ch_gt_drpwe,
    ext_ch_gt_drpdi,
    RST_DCLK_RESET,
    DRP_X16X20_MODE,
    pipe_dclk_in,
    ext_ch_gt_drprdy,
    DRP_START,
    DRP_RATE,
    DRP_X16,
    ext_ch_gt_drpdo,
    rst_gtreset);
  output [8:0]DRPADDR;
  output [6:0]DRP_FSM;
  output O1;
  output O2;
  output [15:0]DRPDI;
  output DRP_DONE;
  input [8:0]ext_ch_gt_drpaddr;
  input [0:0]ext_ch_gt_drpen;
  input [0:0]ext_ch_gt_drpwe;
  input [15:0]ext_ch_gt_drpdi;
  input RST_DCLK_RESET;
  input DRP_X16X20_MODE;
  input pipe_dclk_in;
  input [0:0]ext_ch_gt_drprdy;
  input DRP_START;
  input [1:0]DRP_RATE;
  input DRP_X16;
  input [15:0]ext_ch_gt_drpdo;
  input rst_gtreset;

  wire \<const0> ;
  wire \<const1> ;
  wire [8:0]DRPADDR;
  wire [15:0]DRPDI;
  wire DRP_DONE;
  wire [6:0]DRP_FSM;
  wire [1:0]DRP_RATE;
  wire DRP_START;
  wire DRP_X16;
  wire DRP_X16X20_MODE;
  wire O1;
  wire O2;
  wire RST_DCLK_RESET;
  wire [14:14]data12;
  wire [15:0]do_reg1;
  wire [15:0]do_reg2;
  wire [8:0]ext_ch_gt_drpaddr;
  wire [15:0]ext_ch_gt_drpdi;
  wire [15:0]ext_ch_gt_drpdo;
  wire [0:0]ext_ch_gt_drpen;
  wire [0:0]ext_ch_gt_drprdy;
  wire [0:0]ext_ch_gt_drpwe;
  wire fsm1;
  wire gtxreset_reg1;
  wire gtxreset_reg2;
  wire [1:0]load_cnt;
  wire \n_0_addr_reg[0]_i_1__0 ;
  wire \n_0_addr_reg[1]_i_1__0 ;
  wire \n_0_addr_reg[2]_i_1__0 ;
  wire \n_0_addr_reg[3]_i_1__0 ;
  wire \n_0_addr_reg[4]_i_1__0 ;
  wire \n_0_addr_reg[5]_i_1__0 ;
  wire \n_0_addr_reg[6]_i_1__0 ;
  wire \n_0_addr_reg[7]_i_1__0 ;
  wire \n_0_addr_reg_reg[0] ;
  wire \n_0_addr_reg_reg[1] ;
  wire \n_0_addr_reg_reg[2] ;
  wire \n_0_addr_reg_reg[3] ;
  wire \n_0_addr_reg_reg[4] ;
  wire \n_0_addr_reg_reg[5] ;
  wire \n_0_addr_reg_reg[6] ;
  wire \n_0_addr_reg_reg[7] ;
  wire \n_0_di_reg[0]_i_1__0 ;
  wire \n_0_di_reg[0]_i_2__0 ;
  wire \n_0_di_reg[0]_i_3__0 ;
  wire \n_0_di_reg[10]_i_1__0 ;
  wire \n_0_di_reg[11]_i_1__0 ;
  wire \n_0_di_reg[11]_i_2__0 ;
  wire \n_0_di_reg[11]_i_3__0 ;
  wire \n_0_di_reg[11]_i_4__0 ;
  wire \n_0_di_reg[11]_i_5__0 ;
  wire \n_0_di_reg[12]_i_1__0 ;
  wire \n_0_di_reg[12]_i_2__0 ;
  wire \n_0_di_reg[12]_i_3__0 ;
  wire \n_0_di_reg[12]_i_4__0 ;
  wire \n_0_di_reg[13]_i_1__0 ;
  wire \n_0_di_reg[13]_i_2__0 ;
  wire \n_0_di_reg[13]_i_3__0 ;
  wire \n_0_di_reg[13]_i_4__0 ;
  wire \n_0_di_reg[14]_i_2__0 ;
  wire \n_0_di_reg[14]_i_3__0 ;
  wire \n_0_di_reg[15]_i_1__0 ;
  wire \n_0_di_reg[1]_i_1__0 ;
  wire \n_0_di_reg[1]_i_2__0 ;
  wire \n_0_di_reg[1]_i_3__0 ;
  wire \n_0_di_reg[1]_i_4__0 ;
  wire \n_0_di_reg[2]_i_1__0 ;
  wire \n_0_di_reg[2]_i_2__0 ;
  wire \n_0_di_reg[2]_i_3__0 ;
  wire \n_0_di_reg[2]_i_4__0 ;
  wire \n_0_di_reg[2]_i_5__0 ;
  wire \n_0_di_reg[3]_i_1__0 ;
  wire \n_0_di_reg[4]_i_1__0 ;
  wire \n_0_di_reg[4]_i_2__0 ;
  wire \n_0_di_reg[4]_i_3__0 ;
  wire \n_0_di_reg[4]_i_4__0 ;
  wire \n_0_di_reg[5]_i_1__0 ;
  wire \n_0_di_reg[5]_i_2__0 ;
  wire \n_0_di_reg[5]_i_3__0 ;
  wire \n_0_di_reg[5]_i_4__0 ;
  wire \n_0_di_reg[6]_i_1__0 ;
  wire \n_0_di_reg[6]_i_2__0 ;
  wire \n_0_di_reg[6]_i_3__0 ;
  wire \n_0_di_reg[6]_i_4__0 ;
  wire \n_0_di_reg[7]_i_1__0 ;
  wire \n_0_di_reg[8]_i_1__0 ;
  wire \n_0_di_reg[9]_i_1__0 ;
  wire \n_0_di_reg[9]_i_2__0 ;
  wire \n_0_di_reg_reg[0] ;
  wire \n_0_di_reg_reg[10] ;
  wire \n_0_di_reg_reg[11] ;
  wire \n_0_di_reg_reg[12] ;
  wire \n_0_di_reg_reg[13] ;
  wire \n_0_di_reg_reg[14] ;
  wire \n_0_di_reg_reg[14]_i_1__0 ;
  wire \n_0_di_reg_reg[15] ;
  wire \n_0_di_reg_reg[1] ;
  wire \n_0_di_reg_reg[2] ;
  wire \n_0_di_reg_reg[3] ;
  wire \n_0_di_reg_reg[4] ;
  wire \n_0_di_reg_reg[5] ;
  wire \n_0_di_reg_reg[6] ;
  wire \n_0_di_reg_reg[7] ;
  wire \n_0_di_reg_reg[8] ;
  wire \n_0_di_reg_reg[9] ;
  wire n_0_done_i_1__1;
  wire \n_0_fsm[0]_i_1__4 ;
  wire \n_0_fsm[0]_i_2__3 ;
  wire \n_0_fsm[0]_i_4__3 ;
  wire \n_0_fsm[0]_i_5__3 ;
  wire \n_0_fsm[1]_i_1__4 ;
  wire \n_0_fsm[1]_i_2__3 ;
  wire \n_0_fsm[1]_i_3__3 ;
  wire \n_0_fsm[2]_i_1__4 ;
  wire \n_0_fsm[2]_i_2__2 ;
  wire \n_0_fsm[3]_i_1__4 ;
  wire \n_0_fsm[4]_i_1__4 ;
  wire \n_0_fsm[4]_i_2__3 ;
  wire \n_0_fsm[5]_i_1__2 ;
  wire \n_0_fsm[6]_i_1__1 ;
  wire \n_0_fsm[6]_i_2__1 ;
  wire \n_0_gth_channel.gthe2_channel_i_i_54 ;
  wire \n_0_index[0]_i_1__1 ;
  wire \n_0_index[1]_i_1__1 ;
  wire \n_0_index[1]_i_2__0 ;
  wire \n_0_index[2]_i_1__1 ;
  wire \n_0_index[3]_i_1__0 ;
  wire \n_0_index[4]_i_1__0 ;
  wire \n_0_index[4]_i_2__0 ;
  wire \n_0_index[4]_i_3__0 ;
  wire \n_0_index[4]_i_4__0 ;
  wire \n_0_index[4]_i_5__0 ;
  wire \n_0_index_reg[0] ;
  wire \n_0_index_reg[1] ;
  wire \n_0_index_reg[2] ;
  wire \n_0_index_reg[3] ;
  wire \n_0_index_reg[4] ;
  wire \n_0_load_cnt[0]_i_1__1 ;
  wire pipe_dclk_in;
  wire [1:0]rate_reg1;
  wire [1:0]rate_reg2;
  wire rdy_reg1;
  wire rdy_reg2;
  wire rst_gtreset;
  wire start_reg1;
  wire start_reg2;
  wire x16_reg1;
  wire x16_reg2;
  wire x16x20_mode_reg1;
  wire x16x20_mode_reg2;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
LUT6 #(
    .INIT(64'h171741411E1E5554)) 
     \addr_reg[0]_i_1__0 
       (.I0(\n_0_index_reg[4] ),
        .I1(\n_0_index_reg[2] ),
        .I2(\n_0_index_reg[3] ),
        .I3(x16x20_mode_reg2),
        .I4(\n_0_index_reg[0] ),
        .I5(\n_0_index_reg[1] ),
        .O(\n_0_addr_reg[0]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair134" *) 
   LUT5 #(
    .INIT(32'h450000F0)) 
     \addr_reg[1]_i_1__0 
       (.I0(\n_0_index_reg[4] ),
        .I1(\n_0_index_reg[0] ),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_index_reg[3] ),
        .I4(\n_0_index_reg[2] ),
        .O(\n_0_addr_reg[1]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair137" *) 
   LUT5 #(
    .INIT(32'h05105A00)) 
     \addr_reg[2]_i_1__0 
       (.I0(\n_0_index_reg[4] ),
        .I1(\n_0_index_reg[0] ),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_index_reg[2] ),
        .I4(\n_0_index_reg[3] ),
        .O(\n_0_addr_reg[2]_i_1__0 ));
LUT6 #(
    .INIT(64'h574757475B1A5B1B)) 
     \addr_reg[3]_i_1__0 
       (.I0(\n_0_index_reg[4] ),
        .I1(\n_0_index_reg[2] ),
        .I2(\n_0_index_reg[3] ),
        .I3(\n_0_index_reg[0] ),
        .I4(x16x20_mode_reg2),
        .I5(\n_0_index_reg[1] ),
        .O(\n_0_addr_reg[3]_i_1__0 ));
LUT6 #(
    .INIT(64'h00000000FCFFCF02)) 
     \addr_reg[4]_i_1__0 
       (.I0(x16x20_mode_reg2),
        .I1(\n_0_index_reg[0] ),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_index_reg[3] ),
        .I4(\n_0_index_reg[2] ),
        .I5(\n_0_index_reg[4] ),
        .O(\n_0_addr_reg[4]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair137" *) 
   LUT5 #(
    .INIT(32'h010A00FA)) 
     \addr_reg[5]_i_1__0 
       (.I0(\n_0_index_reg[4] ),
        .I1(\n_0_index_reg[0] ),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_index_reg[3] ),
        .I4(\n_0_index_reg[2] ),
        .O(\n_0_addr_reg[5]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair134" *) 
   LUT5 #(
    .INIT(32'h00001454)) 
     \addr_reg[6]_i_1__0 
       (.I0(\n_0_index_reg[2] ),
        .I1(\n_0_index_reg[3] ),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_index_reg[0] ),
        .I4(\n_0_index_reg[4] ),
        .O(\n_0_addr_reg[6]_i_1__0 ));
LUT6 #(
    .INIT(64'h460B424A460B424B)) 
     \addr_reg[7]_i_1__0 
       (.I0(\n_0_index_reg[4] ),
        .I1(\n_0_index_reg[2] ),
        .I2(\n_0_index_reg[3] ),
        .I3(\n_0_index_reg[1] ),
        .I4(\n_0_index_reg[0] ),
        .I5(x16x20_mode_reg2),
        .O(\n_0_addr_reg[7]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[0] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_addr_reg[0]_i_1__0 ),
        .Q(\n_0_addr_reg_reg[0] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[1] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_addr_reg[1]_i_1__0 ),
        .Q(\n_0_addr_reg_reg[1] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[2] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_addr_reg[2]_i_1__0 ),
        .Q(\n_0_addr_reg_reg[2] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[3] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_addr_reg[3]_i_1__0 ),
        .Q(\n_0_addr_reg_reg[3] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[4] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_addr_reg[4]_i_1__0 ),
        .Q(\n_0_addr_reg_reg[4] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[5] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_addr_reg[5]_i_1__0 ),
        .Q(\n_0_addr_reg_reg[5] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[6] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_addr_reg[6]_i_1__0 ),
        .Q(\n_0_addr_reg_reg[6] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[7] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_addr_reg[7]_i_1__0 ),
        .Q(\n_0_addr_reg_reg[7] ),
        .R(RST_DCLK_RESET));
LUT4 #(
    .INIT(16'h0A0C)) 
     \di_reg[0]_i_1__0 
       (.I0(\n_0_di_reg[0]_i_2__0 ),
        .I1(\n_0_di_reg[0]_i_3__0 ),
        .I2(\n_0_index_reg[4] ),
        .I3(\n_0_index_reg[3] ),
        .O(\n_0_di_reg[0]_i_1__0 ));
LUT6 #(
    .INIT(64'h0FBF00B00FFF0000)) 
     \di_reg[0]_i_2__0 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_index_reg[2] ),
        .I4(do_reg2[0]),
        .I5(\n_0_index_reg[0] ),
        .O(\n_0_di_reg[0]_i_2__0 ));
LUT6 #(
    .INIT(64'hFF00FD0DFF00DFD0)) 
     \di_reg[0]_i_3__0 
       (.I0(rate_reg2[1]),
        .I1(rate_reg2[0]),
        .I2(\n_0_index_reg[0] ),
        .I3(do_reg2[0]),
        .I4(\n_0_index_reg[2] ),
        .I5(\n_0_index_reg[1] ),
        .O(\n_0_di_reg[0]_i_3__0 ));
LUT6 #(
    .INIT(64'h0044444444E4C444)) 
     \di_reg[10]_i_1__0 
       (.I0(\n_0_index_reg[4] ),
        .I1(do_reg2[10]),
        .I2(\n_0_index_reg[0] ),
        .I3(\n_0_index_reg[2] ),
        .I4(\n_0_index_reg[1] ),
        .I5(\n_0_index_reg[3] ),
        .O(\n_0_di_reg[10]_i_1__0 ));
LUT5 #(
    .INIT(32'h0C0CFA0A)) 
     \di_reg[11]_i_1__0 
       (.I0(\n_0_di_reg[11]_i_2__0 ),
        .I1(\n_0_di_reg[11]_i_3__0 ),
        .I2(\n_0_index_reg[4] ),
        .I3(\n_0_di_reg[11]_i_4__0 ),
        .I4(\n_0_index_reg[3] ),
        .O(\n_0_di_reg[11]_i_1__0 ));
LUT6 #(
    .INIT(64'hFFAAAAAAFEAEAAAA)) 
     \di_reg[11]_i_2__0 
       (.I0(\n_0_di_reg[11]_i_5__0 ),
        .I1(data12),
        .I2(\n_0_index_reg[0] ),
        .I3(do_reg2[11]),
        .I4(\n_0_index_reg[2] ),
        .I5(\n_0_index_reg[1] ),
        .O(\n_0_di_reg[11]_i_2__0 ));
LUT6 #(
    .INIT(64'h0FFF00000BFF0B00)) 
     \di_reg[11]_i_3__0 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_index_reg[2] ),
        .I4(do_reg2[11]),
        .I5(\n_0_index_reg[0] ),
        .O(\n_0_di_reg[11]_i_3__0 ));
LUT6 #(
    .INIT(64'h0F44000000440000)) 
     \di_reg[11]_i_4__0 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_index_reg[2] ),
        .I4(\n_0_index_reg[0] ),
        .I5(do_reg2[11]),
        .O(\n_0_di_reg[11]_i_4__0 ));
LUT6 #(
    .INIT(64'h00000000A8AAABAA)) 
     \di_reg[11]_i_5__0 
       (.I0(do_reg2[11]),
        .I1(\n_0_index_reg[0] ),
        .I2(\n_0_index_reg[1] ),
        .I3(x16x20_mode_reg2),
        .I4(x16_reg2),
        .I5(\n_0_index_reg[2] ),
        .O(\n_0_di_reg[11]_i_5__0 ));
LUT5 #(
    .INIT(32'hCCCCFECE)) 
     \di_reg[12]_i_1__0 
       (.I0(\n_0_di_reg[12]_i_2__0 ),
        .I1(\n_0_di_reg[12]_i_3__0 ),
        .I2(\n_0_index_reg[4] ),
        .I3(\n_0_di_reg[12]_i_4__0 ),
        .I4(\n_0_index_reg[3] ),
        .O(\n_0_di_reg[12]_i_1__0 ));
LUT6 #(
    .INIT(64'hFFFF0000FDFF0D00)) 
     \di_reg[12]_i_2__0 
       (.I0(rate_reg2[1]),
        .I1(rate_reg2[0]),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_index_reg[2] ),
        .I4(do_reg2[12]),
        .I5(\n_0_index_reg[0] ),
        .O(\n_0_di_reg[12]_i_2__0 ));
LUT5 #(
    .INIT(32'h00404040)) 
     \di_reg[12]_i_3__0 
       (.I0(\n_0_index_reg[4] ),
        .I1(\n_0_index_reg[3] ),
        .I2(do_reg2[12]),
        .I3(\n_0_index_reg[2] ),
        .I4(\n_0_index_reg[1] ),
        .O(\n_0_di_reg[12]_i_3__0 ));
LUT6 #(
    .INIT(64'h0F00002000000020)) 
     \di_reg[12]_i_4__0 
       (.I0(rate_reg2[1]),
        .I1(rate_reg2[0]),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_index_reg[2] ),
        .I4(\n_0_index_reg[0] ),
        .I5(do_reg2[12]),
        .O(\n_0_di_reg[12]_i_4__0 ));
(* SOFT_HLUTNM = "soft_lutpair138" *) 
   LUT5 #(
    .INIT(32'hCCCCFECE)) 
     \di_reg[13]_i_1__0 
       (.I0(\n_0_di_reg[13]_i_2__0 ),
        .I1(\n_0_di_reg[13]_i_3__0 ),
        .I2(\n_0_index_reg[4] ),
        .I3(\n_0_di_reg[13]_i_4__0 ),
        .I4(\n_0_index_reg[3] ),
        .O(\n_0_di_reg[13]_i_1__0 ));
LUT6 #(
    .INIT(64'hFFFFFF5D00000008)) 
     \di_reg[13]_i_2__0 
       (.I0(\n_0_index_reg[2] ),
        .I1(rate_reg2[1]),
        .I2(rate_reg2[0]),
        .I3(\n_0_index_reg[1] ),
        .I4(\n_0_index_reg[0] ),
        .I5(do_reg2[13]),
        .O(\n_0_di_reg[13]_i_2__0 ));
LUT5 #(
    .INIT(32'h00404040)) 
     \di_reg[13]_i_3__0 
       (.I0(\n_0_index_reg[4] ),
        .I1(\n_0_index_reg[3] ),
        .I2(do_reg2[13]),
        .I3(\n_0_index_reg[2] ),
        .I4(\n_0_index_reg[1] ),
        .O(\n_0_di_reg[13]_i_3__0 ));
LUT6 #(
    .INIT(64'h0F0000D0000000D0)) 
     \di_reg[13]_i_4__0 
       (.I0(rate_reg2[1]),
        .I1(rate_reg2[0]),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_index_reg[2] ),
        .I4(\n_0_index_reg[0] ),
        .I5(do_reg2[13]),
        .O(\n_0_di_reg[13]_i_4__0 ));
LUT6 #(
    .INIT(64'h00CAA03AACAAAAAA)) 
     \di_reg[14]_i_2__0 
       (.I0(do_reg2[14]),
        .I1(data12),
        .I2(\n_0_index_reg[0] ),
        .I3(\n_0_index_reg[1] ),
        .I4(\n_0_index_reg[3] ),
        .I5(\n_0_index_reg[2] ),
        .O(\n_0_di_reg[14]_i_2__0 ));
LUT5 #(
    .INIT(32'h0000008C)) 
     \di_reg[14]_i_3__0 
       (.I0(do_reg2[14]),
        .I1(\n_0_index_reg[0] ),
        .I2(\n_0_index_reg[2] ),
        .I3(\n_0_index_reg[1] ),
        .I4(\n_0_index_reg[3] ),
        .O(\n_0_di_reg[14]_i_3__0 ));
LUT2 #(
    .INIT(4'hB)) 
     \di_reg[14]_i_4__0 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .O(data12));
LUT6 #(
    .INIT(64'h004444444444C4E4)) 
     \di_reg[15]_i_1__0 
       (.I0(\n_0_index_reg[4] ),
        .I1(do_reg2[15]),
        .I2(\n_0_index_reg[0] ),
        .I3(\n_0_index_reg[2] ),
        .I4(\n_0_index_reg[1] ),
        .I5(\n_0_index_reg[3] ),
        .O(\n_0_di_reg[15]_i_1__0 ));
LUT5 #(
    .INIT(32'hFFE400E4)) 
     \di_reg[1]_i_1__0 
       (.I0(\n_0_index_reg[3] ),
        .I1(\n_0_di_reg[1]_i_2__0 ),
        .I2(\n_0_di_reg[1]_i_3__0 ),
        .I3(\n_0_index_reg[4] ),
        .I4(\n_0_di_reg[1]_i_4__0 ),
        .O(\n_0_di_reg[1]_i_1__0 ));
LUT6 #(
    .INIT(64'hFFF0F000FFBF00B0)) 
     \di_reg[1]_i_2__0 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_index_reg[2] ),
        .I4(do_reg2[1]),
        .I5(\n_0_index_reg[0] ),
        .O(\n_0_di_reg[1]_i_2__0 ));
LUT6 #(
    .INIT(64'h05004444CCCCCCCC)) 
     \di_reg[1]_i_3__0 
       (.I0(\n_0_index_reg[2] ),
        .I1(do_reg2[1]),
        .I2(rate_reg2[0]),
        .I3(rate_reg2[1]),
        .I4(\n_0_index_reg[0] ),
        .I5(\n_0_index_reg[1] ),
        .O(\n_0_di_reg[1]_i_3__0 ));
LUT6 #(
    .INIT(64'h0000000000F04000)) 
     \di_reg[1]_i_4__0 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .I2(\n_0_index_reg[0] ),
        .I3(\n_0_index_reg[2] ),
        .I4(\n_0_index_reg[1] ),
        .I5(\n_0_index_reg[3] ),
        .O(\n_0_di_reg[1]_i_4__0 ));
LUT6 #(
    .INIT(64'hAAAAAAAAAEAAAAAA)) 
     \di_reg[2]_i_1__0 
       (.I0(\n_0_di_reg[2]_i_2__0 ),
        .I1(\n_0_index_reg[4] ),
        .I2(\n_0_index_reg[2] ),
        .I3(\n_0_index_reg[0] ),
        .I4(\n_0_index_reg[1] ),
        .I5(\n_0_index_reg[3] ),
        .O(\n_0_di_reg[2]_i_1__0 ));
LUT6 #(
    .INIT(64'hFFFFFFFF50700000)) 
     \di_reg[2]_i_2__0 
       (.I0(\n_0_index_reg[1] ),
        .I1(\n_0_index_reg[2] ),
        .I2(do_reg2[2]),
        .I3(\n_0_index_reg[0] ),
        .I4(\n_0_di_reg[2]_i_3__0 ),
        .I5(\n_0_di_reg[2]_i_4__0 ),
        .O(\n_0_di_reg[2]_i_2__0 ));
(* SOFT_HLUTNM = "soft_lutpair138" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \di_reg[2]_i_3__0 
       (.I0(\n_0_index_reg[3] ),
        .I1(\n_0_index_reg[4] ),
        .O(\n_0_di_reg[2]_i_3__0 ));
LUT6 #(
    .INIT(64'hA800A200A800AA08)) 
     \di_reg[2]_i_4__0 
       (.I0(\n_0_di_reg[2]_i_5__0 ),
        .I1(\n_0_index_reg[1] ),
        .I2(\n_0_index_reg[2] ),
        .I3(do_reg2[2]),
        .I4(\n_0_index_reg[0] ),
        .I5(data12),
        .O(\n_0_di_reg[2]_i_4__0 ));
(* SOFT_HLUTNM = "soft_lutpair135" *) 
   LUT2 #(
    .INIT(4'h1)) 
     \di_reg[2]_i_5__0 
       (.I0(\n_0_index_reg[4] ),
        .I1(\n_0_index_reg[3] ),
        .O(\n_0_di_reg[2]_i_5__0 ));
LUT6 #(
    .INIT(64'h0504444444E4C4EE)) 
     \di_reg[3]_i_1__0 
       (.I0(\n_0_index_reg[4] ),
        .I1(do_reg2[3]),
        .I2(\n_0_index_reg[0] ),
        .I3(\n_0_index_reg[2] ),
        .I4(\n_0_index_reg[1] ),
        .I5(\n_0_index_reg[3] ),
        .O(\n_0_di_reg[3]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair135" *) 
   LUT5 #(
    .INIT(32'hCCCCFECE)) 
     \di_reg[4]_i_1__0 
       (.I0(\n_0_di_reg[4]_i_2__0 ),
        .I1(\n_0_di_reg[4]_i_3__0 ),
        .I2(\n_0_index_reg[4] ),
        .I3(\n_0_di_reg[4]_i_4__0 ),
        .I4(\n_0_index_reg[3] ),
        .O(\n_0_di_reg[4]_i_1__0 ));
LUT6 #(
    .INIT(64'hFF3F0030FFFE0004)) 
     \di_reg[4]_i_2__0 
       (.I0(x16x20_mode_reg2),
        .I1(data12),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_index_reg[2] ),
        .I4(do_reg2[4]),
        .I5(\n_0_index_reg[0] ),
        .O(\n_0_di_reg[4]_i_2__0 ));
LUT6 #(
    .INIT(64'h0000040044004400)) 
     \di_reg[4]_i_3__0 
       (.I0(\n_0_index_reg[4] ),
        .I1(\n_0_index_reg[3] ),
        .I2(\n_0_index_reg[0] ),
        .I3(do_reg2[4]),
        .I4(\n_0_index_reg[2] ),
        .I5(\n_0_index_reg[1] ),
        .O(\n_0_di_reg[4]_i_3__0 ));
LUT6 #(
    .INIT(64'h00F0FF00004400FF)) 
     \di_reg[4]_i_4__0 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .I2(do_reg2[4]),
        .I3(\n_0_index_reg[1] ),
        .I4(\n_0_index_reg[2] ),
        .I5(\n_0_index_reg[0] ),
        .O(\n_0_di_reg[4]_i_4__0 ));
LUT5 #(
    .INIT(32'hCCCCFECE)) 
     \di_reg[5]_i_1__0 
       (.I0(\n_0_di_reg[5]_i_2__0 ),
        .I1(\n_0_di_reg[5]_i_3__0 ),
        .I2(\n_0_index_reg[4] ),
        .I3(\n_0_di_reg[5]_i_4__0 ),
        .I4(\n_0_index_reg[3] ),
        .O(\n_0_di_reg[5]_i_1__0 ));
LUT5 #(
    .INIT(32'hF0F0F0E0)) 
     \di_reg[5]_i_2__0 
       (.I0(\n_0_index_reg[1] ),
        .I1(\n_0_index_reg[2] ),
        .I2(do_reg2[5]),
        .I3(x16x20_mode_reg2),
        .I4(\n_0_index_reg[0] ),
        .O(\n_0_di_reg[5]_i_2__0 ));
LUT5 #(
    .INIT(32'h00404040)) 
     \di_reg[5]_i_3__0 
       (.I0(\n_0_index_reg[4] ),
        .I1(\n_0_index_reg[3] ),
        .I2(do_reg2[5]),
        .I3(\n_0_index_reg[2] ),
        .I4(\n_0_index_reg[1] ),
        .O(\n_0_di_reg[5]_i_3__0 ));
LUT6 #(
    .INIT(64'h6244620062446244)) 
     \di_reg[5]_i_4__0 
       (.I0(\n_0_index_reg[1] ),
        .I1(\n_0_index_reg[2] ),
        .I2(do_reg2[5]),
        .I3(\n_0_index_reg[0] ),
        .I4(rate_reg2[0]),
        .I5(rate_reg2[1]),
        .O(\n_0_di_reg[5]_i_4__0 ));
LUT5 #(
    .INIT(32'hCCCCFECE)) 
     \di_reg[6]_i_1__0 
       (.I0(\n_0_di_reg[6]_i_2__0 ),
        .I1(\n_0_di_reg[6]_i_3__0 ),
        .I2(\n_0_index_reg[4] ),
        .I3(\n_0_di_reg[6]_i_4__0 ),
        .I4(\n_0_index_reg[3] ),
        .O(\n_0_di_reg[6]_i_1__0 ));
LUT5 #(
    .INIT(32'hF0F0F0E0)) 
     \di_reg[6]_i_2__0 
       (.I0(\n_0_index_reg[1] ),
        .I1(\n_0_index_reg[2] ),
        .I2(do_reg2[6]),
        .I3(x16x20_mode_reg2),
        .I4(\n_0_index_reg[0] ),
        .O(\n_0_di_reg[6]_i_2__0 ));
LUT6 #(
    .INIT(64'h0000404040400040)) 
     \di_reg[6]_i_3__0 
       (.I0(\n_0_index_reg[4] ),
        .I1(\n_0_index_reg[3] ),
        .I2(do_reg2[6]),
        .I3(\n_0_index_reg[0] ),
        .I4(\n_0_index_reg[2] ),
        .I5(\n_0_index_reg[1] ),
        .O(\n_0_di_reg[6]_i_3__0 ));
LUT6 #(
    .INIT(64'h0FF4000000F40000)) 
     \di_reg[6]_i_4__0 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_index_reg[2] ),
        .I4(\n_0_index_reg[0] ),
        .I5(do_reg2[6]),
        .O(\n_0_di_reg[6]_i_4__0 ));
LUT6 #(
    .INIT(64'h0044444544E4C444)) 
     \di_reg[7]_i_1__0 
       (.I0(\n_0_index_reg[4] ),
        .I1(do_reg2[7]),
        .I2(\n_0_index_reg[0] ),
        .I3(\n_0_index_reg[2] ),
        .I4(\n_0_index_reg[1] ),
        .I5(\n_0_index_reg[3] ),
        .O(\n_0_di_reg[7]_i_1__0 ));
LUT6 #(
    .INIT(64'h0044444444E4C444)) 
     \di_reg[8]_i_1__0 
       (.I0(\n_0_index_reg[4] ),
        .I1(do_reg2[8]),
        .I2(\n_0_index_reg[0] ),
        .I3(\n_0_index_reg[2] ),
        .I4(\n_0_index_reg[1] ),
        .I5(\n_0_index_reg[3] ),
        .O(\n_0_di_reg[8]_i_1__0 ));
LUT6 #(
    .INIT(64'h0070FFF0007000F0)) 
     \di_reg[9]_i_1__0 
       (.I0(\n_0_index_reg[1] ),
        .I1(\n_0_index_reg[2] ),
        .I2(do_reg2[9]),
        .I3(\n_0_index_reg[4] ),
        .I4(\n_0_index_reg[3] ),
        .I5(\n_0_di_reg[9]_i_2__0 ),
        .O(\n_0_di_reg[9]_i_1__0 ));
LUT6 #(
    .INIT(64'h0FFB000000FB0000)) 
     \di_reg[9]_i_2__0 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_index_reg[2] ),
        .I4(\n_0_index_reg[0] ),
        .I5(do_reg2[9]),
        .O(\n_0_di_reg[9]_i_2__0 ));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[0] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_di_reg[0]_i_1__0 ),
        .Q(\n_0_di_reg_reg[0] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[10] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_di_reg[10]_i_1__0 ),
        .Q(\n_0_di_reg_reg[10] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[11] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_di_reg[11]_i_1__0 ),
        .Q(\n_0_di_reg_reg[11] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[12] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_di_reg[12]_i_1__0 ),
        .Q(\n_0_di_reg_reg[12] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[13] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_di_reg[13]_i_1__0 ),
        .Q(\n_0_di_reg_reg[13] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[14] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_di_reg_reg[14]_i_1__0 ),
        .Q(\n_0_di_reg_reg[14] ),
        .R(RST_DCLK_RESET));
MUXF7 \di_reg_reg[14]_i_1__0 
       (.I0(\n_0_di_reg[14]_i_2__0 ),
        .I1(\n_0_di_reg[14]_i_3__0 ),
        .O(\n_0_di_reg_reg[14]_i_1__0 ),
        .S(\n_0_index_reg[4] ));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[15] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_di_reg[15]_i_1__0 ),
        .Q(\n_0_di_reg_reg[15] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[1] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_di_reg[1]_i_1__0 ),
        .Q(\n_0_di_reg_reg[1] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[2] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_di_reg[2]_i_1__0 ),
        .Q(\n_0_di_reg_reg[2] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[3] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_di_reg[3]_i_1__0 ),
        .Q(\n_0_di_reg_reg[3] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[4] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_di_reg[4]_i_1__0 ),
        .Q(\n_0_di_reg_reg[4] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[5] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_di_reg[5]_i_1__0 ),
        .Q(\n_0_di_reg_reg[5] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[6] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_di_reg[6]_i_1__0 ),
        .Q(\n_0_di_reg_reg[6] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[7] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_di_reg[7]_i_1__0 ),
        .Q(\n_0_di_reg_reg[7] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[8] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_di_reg[8]_i_1__0 ),
        .Q(\n_0_di_reg_reg[8] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[9] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_di_reg[9]_i_1__0 ),
        .Q(\n_0_di_reg_reg[9] ),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE \do_reg1_reg[0] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(ext_ch_gt_drpdo[0]),
        .Q(do_reg1[0]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE \do_reg1_reg[10] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(ext_ch_gt_drpdo[10]),
        .Q(do_reg1[10]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE \do_reg1_reg[11] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(ext_ch_gt_drpdo[11]),
        .Q(do_reg1[11]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE \do_reg1_reg[12] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(ext_ch_gt_drpdo[12]),
        .Q(do_reg1[12]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE \do_reg1_reg[13] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(ext_ch_gt_drpdo[13]),
        .Q(do_reg1[13]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE \do_reg1_reg[14] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(ext_ch_gt_drpdo[14]),
        .Q(do_reg1[14]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE \do_reg1_reg[15] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(ext_ch_gt_drpdo[15]),
        .Q(do_reg1[15]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE \do_reg1_reg[1] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(ext_ch_gt_drpdo[1]),
        .Q(do_reg1[1]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE \do_reg1_reg[2] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(ext_ch_gt_drpdo[2]),
        .Q(do_reg1[2]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE \do_reg1_reg[3] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(ext_ch_gt_drpdo[3]),
        .Q(do_reg1[3]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE \do_reg1_reg[4] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(ext_ch_gt_drpdo[4]),
        .Q(do_reg1[4]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE \do_reg1_reg[5] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(ext_ch_gt_drpdo[5]),
        .Q(do_reg1[5]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE \do_reg1_reg[6] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(ext_ch_gt_drpdo[6]),
        .Q(do_reg1[6]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE \do_reg1_reg[7] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(ext_ch_gt_drpdo[7]),
        .Q(do_reg1[7]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE \do_reg1_reg[8] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(ext_ch_gt_drpdo[8]),
        .Q(do_reg1[8]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE \do_reg1_reg[9] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(ext_ch_gt_drpdo[9]),
        .Q(do_reg1[9]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE \do_reg2_reg[0] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(do_reg1[0]),
        .Q(do_reg2[0]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE \do_reg2_reg[10] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(do_reg1[10]),
        .Q(do_reg2[10]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE \do_reg2_reg[11] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(do_reg1[11]),
        .Q(do_reg2[11]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE \do_reg2_reg[12] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(do_reg1[12]),
        .Q(do_reg2[12]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE \do_reg2_reg[13] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(do_reg1[13]),
        .Q(do_reg2[13]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE \do_reg2_reg[14] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(do_reg1[14]),
        .Q(do_reg2[14]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE \do_reg2_reg[15] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(do_reg1[15]),
        .Q(do_reg2[15]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE \do_reg2_reg[1] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(do_reg1[1]),
        .Q(do_reg2[1]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE \do_reg2_reg[2] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(do_reg1[2]),
        .Q(do_reg2[2]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE \do_reg2_reg[3] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(do_reg1[3]),
        .Q(do_reg2[3]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE \do_reg2_reg[4] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(do_reg1[4]),
        .Q(do_reg2[4]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE \do_reg2_reg[5] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(do_reg1[5]),
        .Q(do_reg2[5]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE \do_reg2_reg[6] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(do_reg1[6]),
        .Q(do_reg2[6]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE \do_reg2_reg[7] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(do_reg1[7]),
        .Q(do_reg2[7]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE \do_reg2_reg[8] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(do_reg1[8]),
        .Q(do_reg2[8]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE \do_reg2_reg[9] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(do_reg1[9]),
        .Q(do_reg2[9]),
        .R(RST_DCLK_RESET));
LUT6 #(
    .INIT(64'h0000000000000100)) 
     done_i_1__1
       (.I0(DRP_FSM[3]),
        .I1(DRP_FSM[2]),
        .I2(DRP_FSM[6]),
        .I3(DRP_FSM[0]),
        .I4(start_reg2),
        .I5(\n_0_fsm[0]_i_4__3 ),
        .O(n_0_done_i_1__1));
FDRE #(
    .INIT(1'b0)) 
     done_reg
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(n_0_done_i_1__1),
        .Q(DRP_DONE),
        .R(RST_DCLK_RESET));
LUT6 #(
    .INIT(64'hEEEEEEEEEEEEEEEA)) 
     \fsm[0]_i_1__4 
       (.I0(\n_0_fsm[0]_i_2__3 ),
        .I1(DRP_FSM[6]),
        .I2(fsm1),
        .I3(DRP_FSM[2]),
        .I4(DRP_FSM[3]),
        .I5(\n_0_fsm[0]_i_4__3 ),
        .O(\n_0_fsm[0]_i_1__4 ));
LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFEEA)) 
     \fsm[0]_i_2__3 
       (.I0(\n_0_fsm[0]_i_5__3 ),
        .I1(DRP_FSM[2]),
        .I2(DRP_FSM[1]),
        .I3(DRP_FSM[4]),
        .I4(DRP_FSM[5]),
        .I5(DRP_FSM[3]),
        .O(\n_0_fsm[0]_i_2__3 ));
LUT6 #(
    .INIT(64'h0400000104000000)) 
     \fsm[0]_i_3__3 
       (.I0(\n_0_index_reg[1] ),
        .I1(\n_0_index_reg[4] ),
        .I2(\n_0_index_reg[3] ),
        .I3(\n_0_index_reg[0] ),
        .I4(\n_0_index_reg[2] ),
        .I5(x16x20_mode_reg2),
        .O(fsm1));
(* SOFT_HLUTNM = "soft_lutpair141" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     \fsm[0]_i_4__3 
       (.I0(DRP_FSM[5]),
        .I1(DRP_FSM[4]),
        .I2(DRP_FSM[1]),
        .O(\n_0_fsm[0]_i_4__3 ));
LUT6 #(
    .INIT(64'hCCCCCCCCCCCCCCC7)) 
     \fsm[0]_i_5__3 
       (.I0(start_reg2),
        .I1(DRP_FSM[0]),
        .I2(DRP_FSM[6]),
        .I3(DRP_FSM[2]),
        .I4(DRP_FSM[3]),
        .I5(\n_0_fsm[0]_i_4__3 ),
        .O(\n_0_fsm[0]_i_5__3 ));
LUT6 #(
    .INIT(64'h10100000FF000000)) 
     \fsm[1]_i_1__4 
       (.I0(DRP_FSM[6]),
        .I1(DRP_FSM[1]),
        .I2(start_reg2),
        .I3(\n_0_fsm[1]_i_2__3 ),
        .I4(\n_0_fsm[1]_i_3__3 ),
        .I5(DRP_FSM[0]),
        .O(\n_0_fsm[1]_i_1__4 ));
LUT5 #(
    .INIT(32'h0055CF00)) 
     \fsm[1]_i_2__3 
       (.I0(fsm1),
        .I1(load_cnt[1]),
        .I2(load_cnt[0]),
        .I3(DRP_FSM[1]),
        .I4(DRP_FSM[6]),
        .O(\n_0_fsm[1]_i_2__3 ));
(* SOFT_HLUTNM = "soft_lutpair142" *) 
   LUT4 #(
    .INIT(16'h0001)) 
     \fsm[1]_i_3__3 
       (.I0(DRP_FSM[3]),
        .I1(DRP_FSM[2]),
        .I2(DRP_FSM[5]),
        .I3(DRP_FSM[4]),
        .O(\n_0_fsm[1]_i_3__3 ));
LUT6 #(
    .INIT(64'h0000000000001000)) 
     \fsm[2]_i_1__4 
       (.I0(DRP_FSM[4]),
        .I1(DRP_FSM[5]),
        .I2(DRP_FSM[1]),
        .I3(load_cnt[0]),
        .I4(load_cnt[1]),
        .I5(\n_0_fsm[2]_i_2__2 ),
        .O(\n_0_fsm[2]_i_1__4 ));
(* SOFT_HLUTNM = "soft_lutpair139" *) 
   LUT4 #(
    .INIT(16'hFFFE)) 
     \fsm[2]_i_2__2 
       (.I0(DRP_FSM[6]),
        .I1(DRP_FSM[2]),
        .I2(DRP_FSM[3]),
        .I3(DRP_FSM[0]),
        .O(\n_0_fsm[2]_i_2__2 ));
LUT5 #(
    .INIT(32'h00010300)) 
     \fsm[3]_i_1__4 
       (.I0(rdy_reg2),
        .I1(\n_0_fsm[4]_i_2__3 ),
        .I2(DRP_FSM[6]),
        .I3(DRP_FSM[2]),
        .I4(DRP_FSM[3]),
        .O(\n_0_fsm[3]_i_1__4 ));
LUT5 #(
    .INIT(32'h00001000)) 
     \fsm[4]_i_1__4 
       (.I0(DRP_FSM[2]),
        .I1(DRP_FSM[6]),
        .I2(DRP_FSM[3]),
        .I3(rdy_reg2),
        .I4(\n_0_fsm[4]_i_2__3 ),
        .O(\n_0_fsm[4]_i_1__4 ));
(* SOFT_HLUTNM = "soft_lutpair141" *) 
   LUT4 #(
    .INIT(16'hFFFE)) 
     \fsm[4]_i_2__3 
       (.I0(DRP_FSM[1]),
        .I1(DRP_FSM[4]),
        .I2(DRP_FSM[5]),
        .I3(DRP_FSM[0]),
        .O(\n_0_fsm[4]_i_2__3 ));
LUT6 #(
    .INIT(64'h0000000100030000)) 
     \fsm[5]_i_1__2 
       (.I0(rdy_reg2),
        .I1(DRP_FSM[0]),
        .I2(\n_0_fsm[6]_i_2__1 ),
        .I3(DRP_FSM[1]),
        .I4(DRP_FSM[4]),
        .I5(DRP_FSM[5]),
        .O(\n_0_fsm[5]_i_1__2 ));
LUT6 #(
    .INIT(64'h0000000000000020)) 
     \fsm[6]_i_1__1 
       (.I0(DRP_FSM[5]),
        .I1(DRP_FSM[4]),
        .I2(rdy_reg2),
        .I3(DRP_FSM[1]),
        .I4(DRP_FSM[0]),
        .I5(\n_0_fsm[6]_i_2__1 ),
        .O(\n_0_fsm[6]_i_1__1 ));
(* SOFT_HLUTNM = "soft_lutpair140" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     \fsm[6]_i_2__1 
       (.I0(DRP_FSM[3]),
        .I1(DRP_FSM[2]),
        .I2(DRP_FSM[6]),
        .O(\n_0_fsm[6]_i_2__1 ));
FDSE #(
    .INIT(1'b1)) 
     \fsm_reg[0] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_fsm[0]_i_1__4 ),
        .Q(DRP_FSM[0]),
        .S(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[1] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_fsm[1]_i_1__4 ),
        .Q(DRP_FSM[1]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[2] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_fsm[2]_i_1__4 ),
        .Q(DRP_FSM[2]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[3] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_fsm[3]_i_1__4 ),
        .Q(DRP_FSM[3]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[4] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_fsm[4]_i_1__4 ),
        .Q(DRP_FSM[4]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[5] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_fsm[5]_i_1__2 ),
        .Q(DRP_FSM[5]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[6] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_fsm[6]_i_1__1 ),
        .Q(DRP_FSM[6]),
        .R(RST_DCLK_RESET));
(* SOFT_HLUTNM = "soft_lutpair145" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_12__0 
       (.I0(ext_ch_gt_drpdi[15]),
        .I1(\n_0_di_reg_reg[15] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[15]));
(* SOFT_HLUTNM = "soft_lutpair153" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_13__0 
       (.I0(ext_ch_gt_drpdi[14]),
        .I1(\n_0_di_reg_reg[14] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[14]));
(* SOFT_HLUTNM = "soft_lutpair143" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_14__0 
       (.I0(ext_ch_gt_drpdi[13]),
        .I1(\n_0_di_reg_reg[13] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[13]));
(* SOFT_HLUTNM = "soft_lutpair148" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_15__0 
       (.I0(ext_ch_gt_drpdi[12]),
        .I1(\n_0_di_reg_reg[12] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[12]));
(* SOFT_HLUTNM = "soft_lutpair151" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_16__0 
       (.I0(ext_ch_gt_drpdi[11]),
        .I1(\n_0_di_reg_reg[11] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[11]));
(* SOFT_HLUTNM = "soft_lutpair147" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_17__0 
       (.I0(ext_ch_gt_drpdi[10]),
        .I1(\n_0_di_reg_reg[10] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[10]));
(* SOFT_HLUTNM = "soft_lutpair154" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_18__0 
       (.I0(ext_ch_gt_drpdi[9]),
        .I1(\n_0_di_reg_reg[9] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[9]));
LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_19__0 
       (.I0(ext_ch_gt_drpdi[8]),
        .I1(\n_0_di_reg_reg[8] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[8]));
(* SOFT_HLUTNM = "soft_lutpair149" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_20__0 
       (.I0(ext_ch_gt_drpdi[7]),
        .I1(\n_0_di_reg_reg[7] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[7]));
(* SOFT_HLUTNM = "soft_lutpair150" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_21__0 
       (.I0(ext_ch_gt_drpdi[6]),
        .I1(\n_0_di_reg_reg[6] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[6]));
(* SOFT_HLUTNM = "soft_lutpair154" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_22__0 
       (.I0(ext_ch_gt_drpdi[5]),
        .I1(\n_0_di_reg_reg[5] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[5]));
(* SOFT_HLUTNM = "soft_lutpair152" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_23__0 
       (.I0(ext_ch_gt_drpdi[4]),
        .I1(\n_0_di_reg_reg[4] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[4]));
(* SOFT_HLUTNM = "soft_lutpair153" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_24__0 
       (.I0(ext_ch_gt_drpdi[3]),
        .I1(\n_0_di_reg_reg[3] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[3]));
(* SOFT_HLUTNM = "soft_lutpair152" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_25__0 
       (.I0(ext_ch_gt_drpdi[2]),
        .I1(\n_0_di_reg_reg[2] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[2]));
(* SOFT_HLUTNM = "soft_lutpair151" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_26__3 
       (.I0(ext_ch_gt_drpdi[1]),
        .I1(\n_0_di_reg_reg[1] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[1]));
(* SOFT_HLUTNM = "soft_lutpair144" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_27__3 
       (.I0(ext_ch_gt_drpdi[0]),
        .I1(\n_0_di_reg_reg[0] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[0]));
LUT6 #(
    .INIT(64'hAAAAAAAA00030300)) 
     \gth_channel.gthe2_channel_i_i_2__0 
       (.I0(ext_ch_gt_drpen),
        .I1(\n_0_gth_channel.gthe2_channel_i_i_54 ),
        .I2(DRP_FSM[1]),
        .I3(DRP_FSM[4]),
        .I4(DRP_FSM[2]),
        .I5(DRP_FSM[0]),
        .O(O1));
LUT6 #(
    .INIT(64'hAAAAAAAA00000030)) 
     \gth_channel.gthe2_channel_i_i_3__0 
       (.I0(ext_ch_gt_drpwe),
        .I1(DRP_FSM[2]),
        .I2(DRP_FSM[4]),
        .I3(DRP_FSM[1]),
        .I4(\n_0_gth_channel.gthe2_channel_i_i_54 ),
        .I5(DRP_FSM[0]),
        .O(O2));
(* SOFT_HLUTNM = "soft_lutpair143" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_45__3 
       (.I0(DRP_FSM[0]),
        .I1(ext_ch_gt_drpaddr[8]),
        .O(DRPADDR[8]));
(* SOFT_HLUTNM = "soft_lutpair146" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_46__0 
       (.I0(ext_ch_gt_drpaddr[7]),
        .I1(\n_0_addr_reg_reg[7] ),
        .I2(DRP_FSM[0]),
        .O(DRPADDR[7]));
(* SOFT_HLUTNM = "soft_lutpair150" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_47__0 
       (.I0(ext_ch_gt_drpaddr[6]),
        .I1(\n_0_addr_reg_reg[6] ),
        .I2(DRP_FSM[0]),
        .O(DRPADDR[6]));
(* SOFT_HLUTNM = "soft_lutpair149" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_48__0 
       (.I0(ext_ch_gt_drpaddr[5]),
        .I1(\n_0_addr_reg_reg[5] ),
        .I2(DRP_FSM[0]),
        .O(DRPADDR[5]));
(* SOFT_HLUTNM = "soft_lutpair148" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_49__0 
       (.I0(ext_ch_gt_drpaddr[4]),
        .I1(\n_0_addr_reg_reg[4] ),
        .I2(DRP_FSM[0]),
        .O(DRPADDR[4]));
(* SOFT_HLUTNM = "soft_lutpair147" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_50__0 
       (.I0(ext_ch_gt_drpaddr[3]),
        .I1(\n_0_addr_reg_reg[3] ),
        .I2(DRP_FSM[0]),
        .O(DRPADDR[3]));
(* SOFT_HLUTNM = "soft_lutpair146" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_51__0 
       (.I0(ext_ch_gt_drpaddr[2]),
        .I1(\n_0_addr_reg_reg[2] ),
        .I2(DRP_FSM[0]),
        .O(DRPADDR[2]));
(* SOFT_HLUTNM = "soft_lutpair145" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_52__3 
       (.I0(ext_ch_gt_drpaddr[1]),
        .I1(\n_0_addr_reg_reg[1] ),
        .I2(DRP_FSM[0]),
        .O(DRPADDR[1]));
(* SOFT_HLUTNM = "soft_lutpair144" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_53 
       (.I0(ext_ch_gt_drpaddr[0]),
        .I1(\n_0_addr_reg_reg[0] ),
        .I2(DRP_FSM[0]),
        .O(DRPADDR[0]));
(* SOFT_HLUTNM = "soft_lutpair139" *) 
   LUT4 #(
    .INIT(16'hFFFE)) 
     \gth_channel.gthe2_channel_i_i_54 
       (.I0(DRP_FSM[3]),
        .I1(DRP_FSM[6]),
        .I2(DRP_FSM[5]),
        .I3(DRP_FSM[0]),
        .O(\n_0_gth_channel.gthe2_channel_i_i_54 ));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE gtxreset_reg1_reg
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(rst_gtreset),
        .Q(gtxreset_reg1),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE gtxreset_reg2_reg
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(gtxreset_reg1),
        .Q(gtxreset_reg2),
        .R(RST_DCLK_RESET));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     \index[0]_i_1__1 
       (.I0(\n_0_index_reg[0] ),
        .I1(DRP_FSM[1]),
        .I2(DRP_FSM[4]),
        .I3(DRP_FSM[5]),
        .I4(DRP_FSM[0]),
        .I5(\n_0_index[4]_i_4__0 ),
        .O(\n_0_index[0]_i_1__1 ));
LUT6 #(
    .INIT(64'h0000000000010100)) 
     \index[1]_i_1__1 
       (.I0(DRP_FSM[0]),
        .I1(\n_0_index[1]_i_2__0 ),
        .I2(DRP_FSM[1]),
        .I3(\n_0_index_reg[0] ),
        .I4(\n_0_index_reg[1] ),
        .I5(\n_0_index[4]_i_4__0 ),
        .O(\n_0_index[1]_i_1__1 ));
(* SOFT_HLUTNM = "soft_lutpair142" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \index[1]_i_2__0 
       (.I0(DRP_FSM[4]),
        .I1(DRP_FSM[5]),
        .O(\n_0_index[1]_i_2__0 ));
(* SOFT_HLUTNM = "soft_lutpair136" *) 
   LUT5 #(
    .INIT(32'h01111000)) 
     \index[2]_i_1__1 
       (.I0(\n_0_fsm[4]_i_2__3 ),
        .I1(\n_0_index[4]_i_4__0 ),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_index_reg[0] ),
        .I4(\n_0_index_reg[2] ),
        .O(\n_0_index[2]_i_1__1 ));
LUT6 #(
    .INIT(64'h0111111110000000)) 
     \index[3]_i_1__0 
       (.I0(\n_0_fsm[4]_i_2__3 ),
        .I1(\n_0_index[4]_i_4__0 ),
        .I2(\n_0_index_reg[0] ),
        .I3(\n_0_index_reg[1] ),
        .I4(\n_0_index_reg[2] ),
        .I5(\n_0_index_reg[3] ),
        .O(\n_0_index[3]_i_1__0 ));
LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFEFA)) 
     \index[4]_i_1__0 
       (.I0(\n_0_index[4]_i_3__0 ),
        .I1(DRP_FSM[2]),
        .I2(DRP_FSM[6]),
        .I3(DRP_FSM[3]),
        .I4(DRP_FSM[4]),
        .I5(DRP_FSM[5]),
        .O(\n_0_index[4]_i_1__0 ));
LUT6 #(
    .INIT(64'h0111111110000000)) 
     \index[4]_i_2__0 
       (.I0(\n_0_fsm[4]_i_2__3 ),
        .I1(\n_0_index[4]_i_4__0 ),
        .I2(\n_0_index_reg[2] ),
        .I3(\n_0_index[4]_i_5__0 ),
        .I4(\n_0_index_reg[3] ),
        .I5(\n_0_index_reg[4] ),
        .O(\n_0_index[4]_i_2__0 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFE0001)) 
     \index[4]_i_3__0 
       (.I0(DRP_FSM[3]),
        .I1(DRP_FSM[2]),
        .I2(DRP_FSM[5]),
        .I3(DRP_FSM[4]),
        .I4(DRP_FSM[1]),
        .I5(DRP_FSM[0]),
        .O(\n_0_index[4]_i_3__0 ));
(* SOFT_HLUTNM = "soft_lutpair140" *) 
   LUT4 #(
    .INIT(16'hFFFD)) 
     \index[4]_i_4__0 
       (.I0(DRP_FSM[6]),
        .I1(fsm1),
        .I2(DRP_FSM[3]),
        .I3(DRP_FSM[2]),
        .O(\n_0_index[4]_i_4__0 ));
(* SOFT_HLUTNM = "soft_lutpair136" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \index[4]_i_5__0 
       (.I0(\n_0_index_reg[0] ),
        .I1(\n_0_index_reg[1] ),
        .O(\n_0_index[4]_i_5__0 ));
FDRE #(
    .INIT(1'b0)) 
     \index_reg[0] 
       (.C(pipe_dclk_in),
        .CE(\n_0_index[4]_i_1__0 ),
        .D(\n_0_index[0]_i_1__1 ),
        .Q(\n_0_index_reg[0] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \index_reg[1] 
       (.C(pipe_dclk_in),
        .CE(\n_0_index[4]_i_1__0 ),
        .D(\n_0_index[1]_i_1__1 ),
        .Q(\n_0_index_reg[1] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \index_reg[2] 
       (.C(pipe_dclk_in),
        .CE(\n_0_index[4]_i_1__0 ),
        .D(\n_0_index[2]_i_1__1 ),
        .Q(\n_0_index_reg[2] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \index_reg[3] 
       (.C(pipe_dclk_in),
        .CE(\n_0_index[4]_i_1__0 ),
        .D(\n_0_index[3]_i_1__0 ),
        .Q(\n_0_index_reg[3] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \index_reg[4] 
       (.C(pipe_dclk_in),
        .CE(\n_0_index[4]_i_1__0 ),
        .D(\n_0_index[4]_i_2__0 ),
        .Q(\n_0_index_reg[4] ),
        .R(RST_DCLK_RESET));
LUT5 #(
    .INIT(32'h00000100)) 
     \load_cnt[0]_i_1__1 
       (.I0(load_cnt[1]),
        .I1(\n_0_gth_channel.gthe2_channel_i_i_54 ),
        .I2(DRP_FSM[4]),
        .I3(DRP_FSM[1]),
        .I4(DRP_FSM[2]),
        .O(\n_0_load_cnt[0]_i_1__1 ));
FDRE #(
    .INIT(1'b0)) 
     \load_cnt_reg[0] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_load_cnt[0]_i_1__1 ),
        .Q(load_cnt[0]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \load_cnt_reg[1] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(load_cnt[1]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE \rate_reg1_reg[0] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(DRP_RATE[0]),
        .Q(rate_reg1[0]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE \rate_reg1_reg[1] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(DRP_RATE[1]),
        .Q(rate_reg1[1]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE \rate_reg2_reg[0] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(rate_reg1[0]),
        .Q(rate_reg2[0]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE \rate_reg2_reg[1] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(rate_reg1[1]),
        .Q(rate_reg2[1]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE rdy_reg1_reg
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(ext_ch_gt_drprdy),
        .Q(rdy_reg1),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE rdy_reg2_reg
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(rdy_reg1),
        .Q(rdy_reg2),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE start_reg1_reg
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(DRP_START),
        .Q(start_reg1),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE start_reg2_reg
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(start_reg1),
        .Q(start_reg2),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE x16_reg1_reg
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(DRP_X16),
        .Q(x16_reg1),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE x16_reg2_reg
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(x16_reg1),
        .Q(x16_reg2),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE x16x20_mode_reg1_reg
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(DRP_X16X20_MODE),
        .Q(x16x20_mode_reg1),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE x16x20_mode_reg2_reg
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(x16x20_mode_reg1),
        .Q(x16x20_mode_reg2),
        .R(RST_DCLK_RESET));
endmodule

(* ORIG_REF_NAME = "vc709_pcie_x8_gen3_pipe_drp" *) 
module vc709_pcie_x8_gen3vc709_pcie_x8_gen3_pipe_drp_14
   (DRPADDR,
    DRP_FSM,
    O1,
    O2,
    DRPDI,
    DRP_DONE,
    ext_ch_gt_drpaddr,
    ext_ch_gt_drpen,
    ext_ch_gt_drpwe,
    ext_ch_gt_drpdi,
    rst_dclk_reset,
    DRP_X16X20_MODE,
    pipe_dclk_in,
    ext_ch_gt_drprdy,
    DRP_START,
    DRP_RATE,
    DRP_X16,
    ext_ch_gt_drpdo,
    rst_gtreset);
  output [8:0]DRPADDR;
  output [6:0]DRP_FSM;
  output O1;
  output O2;
  output [15:0]DRPDI;
  output DRP_DONE;
  input [8:0]ext_ch_gt_drpaddr;
  input [0:0]ext_ch_gt_drpen;
  input [0:0]ext_ch_gt_drpwe;
  input [15:0]ext_ch_gt_drpdi;
  input rst_dclk_reset;
  input DRP_X16X20_MODE;
  input pipe_dclk_in;
  input [0:0]ext_ch_gt_drprdy;
  input DRP_START;
  input [1:0]DRP_RATE;
  input DRP_X16;
  input [15:0]ext_ch_gt_drpdo;
  input rst_gtreset;

  wire \<const0> ;
  wire \<const1> ;
  wire [8:0]DRPADDR;
  wire [15:0]DRPDI;
  wire DRP_DONE;
  wire [6:0]DRP_FSM;
  wire [1:0]DRP_RATE;
  wire DRP_START;
  wire DRP_X16;
  wire DRP_X16X20_MODE;
  wire O1;
  wire O2;
  wire [14:14]data12;
  wire [15:0]do_reg1;
  wire [15:0]do_reg2;
  wire [8:0]ext_ch_gt_drpaddr;
  wire [15:0]ext_ch_gt_drpdi;
  wire [15:0]ext_ch_gt_drpdo;
  wire [0:0]ext_ch_gt_drpen;
  wire [0:0]ext_ch_gt_drprdy;
  wire [0:0]ext_ch_gt_drpwe;
  wire fsm1;
  wire gtxreset_reg1;
  wire gtxreset_reg2;
  wire [1:0]load_cnt;
  wire \n_0_addr_reg[0]_i_1 ;
  wire \n_0_addr_reg[1]_i_1 ;
  wire \n_0_addr_reg[2]_i_1 ;
  wire \n_0_addr_reg[3]_i_1 ;
  wire \n_0_addr_reg[4]_i_1 ;
  wire \n_0_addr_reg[5]_i_1 ;
  wire \n_0_addr_reg[6]_i_1 ;
  wire \n_0_addr_reg[7]_i_1 ;
  wire \n_0_di_reg[0]_i_1 ;
  wire \n_0_di_reg[0]_i_2 ;
  wire \n_0_di_reg[0]_i_3 ;
  wire \n_0_di_reg[10]_i_1 ;
  wire \n_0_di_reg[11]_i_1 ;
  wire \n_0_di_reg[11]_i_2 ;
  wire \n_0_di_reg[11]_i_3 ;
  wire \n_0_di_reg[11]_i_4 ;
  wire \n_0_di_reg[11]_i_5 ;
  wire \n_0_di_reg[12]_i_1 ;
  wire \n_0_di_reg[12]_i_2 ;
  wire \n_0_di_reg[12]_i_3 ;
  wire \n_0_di_reg[12]_i_4 ;
  wire \n_0_di_reg[13]_i_1 ;
  wire \n_0_di_reg[13]_i_2 ;
  wire \n_0_di_reg[13]_i_3 ;
  wire \n_0_di_reg[13]_i_4 ;
  wire \n_0_di_reg[14]_i_2 ;
  wire \n_0_di_reg[14]_i_3 ;
  wire \n_0_di_reg[15]_i_1 ;
  wire \n_0_di_reg[1]_i_1 ;
  wire \n_0_di_reg[1]_i_2 ;
  wire \n_0_di_reg[1]_i_3 ;
  wire \n_0_di_reg[1]_i_4 ;
  wire \n_0_di_reg[2]_i_1 ;
  wire \n_0_di_reg[2]_i_2 ;
  wire \n_0_di_reg[2]_i_3 ;
  wire \n_0_di_reg[2]_i_4 ;
  wire \n_0_di_reg[2]_i_5 ;
  wire \n_0_di_reg[3]_i_1 ;
  wire \n_0_di_reg[4]_i_1 ;
  wire \n_0_di_reg[4]_i_2 ;
  wire \n_0_di_reg[4]_i_3 ;
  wire \n_0_di_reg[4]_i_4 ;
  wire \n_0_di_reg[5]_i_1 ;
  wire \n_0_di_reg[5]_i_2 ;
  wire \n_0_di_reg[5]_i_3 ;
  wire \n_0_di_reg[5]_i_4 ;
  wire \n_0_di_reg[6]_i_1 ;
  wire \n_0_di_reg[6]_i_2 ;
  wire \n_0_di_reg[6]_i_3 ;
  wire \n_0_di_reg[6]_i_4 ;
  wire \n_0_di_reg[7]_i_1 ;
  wire \n_0_di_reg[8]_i_1 ;
  wire \n_0_di_reg[9]_i_1 ;
  wire \n_0_di_reg[9]_i_2 ;
  wire \n_0_di_reg_reg[0] ;
  wire \n_0_di_reg_reg[10] ;
  wire \n_0_di_reg_reg[11] ;
  wire \n_0_di_reg_reg[12] ;
  wire \n_0_di_reg_reg[13] ;
  wire \n_0_di_reg_reg[14] ;
  wire \n_0_di_reg_reg[14]_i_1 ;
  wire \n_0_di_reg_reg[15] ;
  wire \n_0_di_reg_reg[1] ;
  wire \n_0_di_reg_reg[2] ;
  wire \n_0_di_reg_reg[3] ;
  wire \n_0_di_reg_reg[4] ;
  wire \n_0_di_reg_reg[5] ;
  wire \n_0_di_reg_reg[6] ;
  wire \n_0_di_reg_reg[7] ;
  wire \n_0_di_reg_reg[8] ;
  wire \n_0_di_reg_reg[9] ;
  wire n_0_done_i_1;
  wire \n_0_fsm[0]_i_1__1 ;
  wire \n_0_fsm[0]_i_2__0 ;
  wire \n_0_fsm[0]_i_4__1 ;
  wire \n_0_fsm[0]_i_5__1 ;
  wire \n_0_fsm[1]_i_1__1 ;
  wire \n_0_fsm[1]_i_2__0 ;
  wire \n_0_fsm[1]_i_3__0 ;
  wire \n_0_fsm[2]_i_1__1 ;
  wire \n_0_fsm[2]_i_2__0 ;
  wire \n_0_fsm[3]_i_1__1 ;
  wire \n_0_fsm[4]_i_1__1 ;
  wire \n_0_fsm[4]_i_2__1 ;
  wire \n_0_fsm[5]_i_1__0 ;
  wire \n_0_fsm[6]_i_1 ;
  wire \n_0_fsm[6]_i_2 ;
  wire \n_0_gth_channel.gthe2_channel_i_i_52 ;
  wire \n_0_index[0]_i_1 ;
  wire \n_0_index[1]_i_1 ;
  wire \n_0_index[1]_i_2 ;
  wire \n_0_index[2]_i_1 ;
  wire \n_0_index[3]_i_1 ;
  wire \n_0_index[4]_i_1 ;
  wire \n_0_index[4]_i_2 ;
  wire \n_0_index[4]_i_3 ;
  wire \n_0_index[4]_i_4 ;
  wire \n_0_index[4]_i_5 ;
  wire \n_0_index_reg[0] ;
  wire \n_0_index_reg[1] ;
  wire \n_0_index_reg[2] ;
  wire \n_0_index_reg[3] ;
  wire \n_0_index_reg[4] ;
  wire \n_0_load_cnt[0]_i_1 ;
  wire [7:0]p_1_in;
  wire pipe_dclk_in;
  wire [1:0]rate_reg1;
  wire [1:0]rate_reg2;
  wire rdy_reg1;
  wire rdy_reg2;
  wire rst_dclk_reset;
  wire rst_gtreset;
  wire start_reg1;
  wire start_reg2;
  wire x16_reg1;
  wire x16_reg2;
  wire x16x20_mode_reg1;
  wire x16x20_mode_reg2;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
LUT6 #(
    .INIT(64'h171741411E1E5554)) 
     \addr_reg[0]_i_1 
       (.I0(\n_0_index_reg[4] ),
        .I1(\n_0_index_reg[2] ),
        .I2(\n_0_index_reg[3] ),
        .I3(x16x20_mode_reg2),
        .I4(\n_0_index_reg[0] ),
        .I5(\n_0_index_reg[1] ),
        .O(\n_0_addr_reg[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair205" *) 
   LUT5 #(
    .INIT(32'h450000F0)) 
     \addr_reg[1]_i_1 
       (.I0(\n_0_index_reg[4] ),
        .I1(\n_0_index_reg[0] ),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_index_reg[3] ),
        .I4(\n_0_index_reg[2] ),
        .O(\n_0_addr_reg[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair208" *) 
   LUT5 #(
    .INIT(32'h05105A00)) 
     \addr_reg[2]_i_1 
       (.I0(\n_0_index_reg[4] ),
        .I1(\n_0_index_reg[0] ),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_index_reg[2] ),
        .I4(\n_0_index_reg[3] ),
        .O(\n_0_addr_reg[2]_i_1 ));
LUT6 #(
    .INIT(64'h574757475B1A5B1B)) 
     \addr_reg[3]_i_1 
       (.I0(\n_0_index_reg[4] ),
        .I1(\n_0_index_reg[2] ),
        .I2(\n_0_index_reg[3] ),
        .I3(\n_0_index_reg[0] ),
        .I4(x16x20_mode_reg2),
        .I5(\n_0_index_reg[1] ),
        .O(\n_0_addr_reg[3]_i_1 ));
LUT6 #(
    .INIT(64'h00000000FCFFCF02)) 
     \addr_reg[4]_i_1 
       (.I0(x16x20_mode_reg2),
        .I1(\n_0_index_reg[0] ),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_index_reg[3] ),
        .I4(\n_0_index_reg[2] ),
        .I5(\n_0_index_reg[4] ),
        .O(\n_0_addr_reg[4]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair208" *) 
   LUT5 #(
    .INIT(32'h010A00FA)) 
     \addr_reg[5]_i_1 
       (.I0(\n_0_index_reg[4] ),
        .I1(\n_0_index_reg[0] ),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_index_reg[3] ),
        .I4(\n_0_index_reg[2] ),
        .O(\n_0_addr_reg[5]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair205" *) 
   LUT5 #(
    .INIT(32'h00001454)) 
     \addr_reg[6]_i_1 
       (.I0(\n_0_index_reg[2] ),
        .I1(\n_0_index_reg[3] ),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_index_reg[0] ),
        .I4(\n_0_index_reg[4] ),
        .O(\n_0_addr_reg[6]_i_1 ));
LUT6 #(
    .INIT(64'h460B424A460B424B)) 
     \addr_reg[7]_i_1 
       (.I0(\n_0_index_reg[4] ),
        .I1(\n_0_index_reg[2] ),
        .I2(\n_0_index_reg[3] ),
        .I3(\n_0_index_reg[1] ),
        .I4(\n_0_index_reg[0] ),
        .I5(x16x20_mode_reg2),
        .O(\n_0_addr_reg[7]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[0] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_addr_reg[0]_i_1 ),
        .Q(p_1_in[0]),
        .R(rst_dclk_reset));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[1] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_addr_reg[1]_i_1 ),
        .Q(p_1_in[1]),
        .R(rst_dclk_reset));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[2] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_addr_reg[2]_i_1 ),
        .Q(p_1_in[2]),
        .R(rst_dclk_reset));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[3] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_addr_reg[3]_i_1 ),
        .Q(p_1_in[3]),
        .R(rst_dclk_reset));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[4] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_addr_reg[4]_i_1 ),
        .Q(p_1_in[4]),
        .R(rst_dclk_reset));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[5] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_addr_reg[5]_i_1 ),
        .Q(p_1_in[5]),
        .R(rst_dclk_reset));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[6] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_addr_reg[6]_i_1 ),
        .Q(p_1_in[6]),
        .R(rst_dclk_reset));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[7] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_addr_reg[7]_i_1 ),
        .Q(p_1_in[7]),
        .R(rst_dclk_reset));
LUT4 #(
    .INIT(16'h0A0C)) 
     \di_reg[0]_i_1 
       (.I0(\n_0_di_reg[0]_i_2 ),
        .I1(\n_0_di_reg[0]_i_3 ),
        .I2(\n_0_index_reg[4] ),
        .I3(\n_0_index_reg[3] ),
        .O(\n_0_di_reg[0]_i_1 ));
LUT6 #(
    .INIT(64'h0FBF00B00FFF0000)) 
     \di_reg[0]_i_2 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_index_reg[2] ),
        .I4(do_reg2[0]),
        .I5(\n_0_index_reg[0] ),
        .O(\n_0_di_reg[0]_i_2 ));
LUT6 #(
    .INIT(64'hFF00FD0DFF00DFD0)) 
     \di_reg[0]_i_3 
       (.I0(rate_reg2[1]),
        .I1(rate_reg2[0]),
        .I2(\n_0_index_reg[0] ),
        .I3(do_reg2[0]),
        .I4(\n_0_index_reg[2] ),
        .I5(\n_0_index_reg[1] ),
        .O(\n_0_di_reg[0]_i_3 ));
LUT6 #(
    .INIT(64'h0044444444E4C444)) 
     \di_reg[10]_i_1 
       (.I0(\n_0_index_reg[4] ),
        .I1(do_reg2[10]),
        .I2(\n_0_index_reg[0] ),
        .I3(\n_0_index_reg[2] ),
        .I4(\n_0_index_reg[1] ),
        .I5(\n_0_index_reg[3] ),
        .O(\n_0_di_reg[10]_i_1 ));
LUT5 #(
    .INIT(32'h0C0CFA0A)) 
     \di_reg[11]_i_1 
       (.I0(\n_0_di_reg[11]_i_2 ),
        .I1(\n_0_di_reg[11]_i_3 ),
        .I2(\n_0_index_reg[4] ),
        .I3(\n_0_di_reg[11]_i_4 ),
        .I4(\n_0_index_reg[3] ),
        .O(\n_0_di_reg[11]_i_1 ));
LUT6 #(
    .INIT(64'hFFAAAAAAFEAEAAAA)) 
     \di_reg[11]_i_2 
       (.I0(\n_0_di_reg[11]_i_5 ),
        .I1(data12),
        .I2(\n_0_index_reg[0] ),
        .I3(do_reg2[11]),
        .I4(\n_0_index_reg[2] ),
        .I5(\n_0_index_reg[1] ),
        .O(\n_0_di_reg[11]_i_2 ));
LUT6 #(
    .INIT(64'h0FFF00000BFF0B00)) 
     \di_reg[11]_i_3 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_index_reg[2] ),
        .I4(do_reg2[11]),
        .I5(\n_0_index_reg[0] ),
        .O(\n_0_di_reg[11]_i_3 ));
LUT6 #(
    .INIT(64'h0F44000000440000)) 
     \di_reg[11]_i_4 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_index_reg[2] ),
        .I4(\n_0_index_reg[0] ),
        .I5(do_reg2[11]),
        .O(\n_0_di_reg[11]_i_4 ));
LUT6 #(
    .INIT(64'h00000000A8AAABAA)) 
     \di_reg[11]_i_5 
       (.I0(do_reg2[11]),
        .I1(\n_0_index_reg[0] ),
        .I2(\n_0_index_reg[1] ),
        .I3(x16x20_mode_reg2),
        .I4(x16_reg2),
        .I5(\n_0_index_reg[2] ),
        .O(\n_0_di_reg[11]_i_5 ));
LUT5 #(
    .INIT(32'hCCCCFECE)) 
     \di_reg[12]_i_1 
       (.I0(\n_0_di_reg[12]_i_2 ),
        .I1(\n_0_di_reg[12]_i_3 ),
        .I2(\n_0_index_reg[4] ),
        .I3(\n_0_di_reg[12]_i_4 ),
        .I4(\n_0_index_reg[3] ),
        .O(\n_0_di_reg[12]_i_1 ));
LUT6 #(
    .INIT(64'hFFFF0000FDFF0D00)) 
     \di_reg[12]_i_2 
       (.I0(rate_reg2[1]),
        .I1(rate_reg2[0]),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_index_reg[2] ),
        .I4(do_reg2[12]),
        .I5(\n_0_index_reg[0] ),
        .O(\n_0_di_reg[12]_i_2 ));
LUT5 #(
    .INIT(32'h00404040)) 
     \di_reg[12]_i_3 
       (.I0(\n_0_index_reg[4] ),
        .I1(\n_0_index_reg[3] ),
        .I2(do_reg2[12]),
        .I3(\n_0_index_reg[2] ),
        .I4(\n_0_index_reg[1] ),
        .O(\n_0_di_reg[12]_i_3 ));
LUT6 #(
    .INIT(64'h0F00002000000020)) 
     \di_reg[12]_i_4 
       (.I0(rate_reg2[1]),
        .I1(rate_reg2[0]),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_index_reg[2] ),
        .I4(\n_0_index_reg[0] ),
        .I5(do_reg2[12]),
        .O(\n_0_di_reg[12]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair209" *) 
   LUT5 #(
    .INIT(32'hCCCCFECE)) 
     \di_reg[13]_i_1 
       (.I0(\n_0_di_reg[13]_i_2 ),
        .I1(\n_0_di_reg[13]_i_3 ),
        .I2(\n_0_index_reg[4] ),
        .I3(\n_0_di_reg[13]_i_4 ),
        .I4(\n_0_index_reg[3] ),
        .O(\n_0_di_reg[13]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFF5D00000008)) 
     \di_reg[13]_i_2 
       (.I0(\n_0_index_reg[2] ),
        .I1(rate_reg2[1]),
        .I2(rate_reg2[0]),
        .I3(\n_0_index_reg[1] ),
        .I4(\n_0_index_reg[0] ),
        .I5(do_reg2[13]),
        .O(\n_0_di_reg[13]_i_2 ));
LUT5 #(
    .INIT(32'h00404040)) 
     \di_reg[13]_i_3 
       (.I0(\n_0_index_reg[4] ),
        .I1(\n_0_index_reg[3] ),
        .I2(do_reg2[13]),
        .I3(\n_0_index_reg[2] ),
        .I4(\n_0_index_reg[1] ),
        .O(\n_0_di_reg[13]_i_3 ));
LUT6 #(
    .INIT(64'h0F0000D0000000D0)) 
     \di_reg[13]_i_4 
       (.I0(rate_reg2[1]),
        .I1(rate_reg2[0]),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_index_reg[2] ),
        .I4(\n_0_index_reg[0] ),
        .I5(do_reg2[13]),
        .O(\n_0_di_reg[13]_i_4 ));
LUT6 #(
    .INIT(64'h00CAA03AACAAAAAA)) 
     \di_reg[14]_i_2 
       (.I0(do_reg2[14]),
        .I1(data12),
        .I2(\n_0_index_reg[0] ),
        .I3(\n_0_index_reg[1] ),
        .I4(\n_0_index_reg[3] ),
        .I5(\n_0_index_reg[2] ),
        .O(\n_0_di_reg[14]_i_2 ));
LUT5 #(
    .INIT(32'h0000008C)) 
     \di_reg[14]_i_3 
       (.I0(do_reg2[14]),
        .I1(\n_0_index_reg[0] ),
        .I2(\n_0_index_reg[2] ),
        .I3(\n_0_index_reg[1] ),
        .I4(\n_0_index_reg[3] ),
        .O(\n_0_di_reg[14]_i_3 ));
LUT2 #(
    .INIT(4'hB)) 
     \di_reg[14]_i_4 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .O(data12));
LUT6 #(
    .INIT(64'h004444444444C4E4)) 
     \di_reg[15]_i_1 
       (.I0(\n_0_index_reg[4] ),
        .I1(do_reg2[15]),
        .I2(\n_0_index_reg[0] ),
        .I3(\n_0_index_reg[2] ),
        .I4(\n_0_index_reg[1] ),
        .I5(\n_0_index_reg[3] ),
        .O(\n_0_di_reg[15]_i_1 ));
LUT5 #(
    .INIT(32'hFFE400E4)) 
     \di_reg[1]_i_1 
       (.I0(\n_0_index_reg[3] ),
        .I1(\n_0_di_reg[1]_i_2 ),
        .I2(\n_0_di_reg[1]_i_3 ),
        .I3(\n_0_index_reg[4] ),
        .I4(\n_0_di_reg[1]_i_4 ),
        .O(\n_0_di_reg[1]_i_1 ));
LUT6 #(
    .INIT(64'hFFF0F000FFBF00B0)) 
     \di_reg[1]_i_2 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_index_reg[2] ),
        .I4(do_reg2[1]),
        .I5(\n_0_index_reg[0] ),
        .O(\n_0_di_reg[1]_i_2 ));
LUT6 #(
    .INIT(64'h05004444CCCCCCCC)) 
     \di_reg[1]_i_3 
       (.I0(\n_0_index_reg[2] ),
        .I1(do_reg2[1]),
        .I2(rate_reg2[0]),
        .I3(rate_reg2[1]),
        .I4(\n_0_index_reg[0] ),
        .I5(\n_0_index_reg[1] ),
        .O(\n_0_di_reg[1]_i_3 ));
LUT6 #(
    .INIT(64'h0000000000F04000)) 
     \di_reg[1]_i_4 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .I2(\n_0_index_reg[0] ),
        .I3(\n_0_index_reg[2] ),
        .I4(\n_0_index_reg[1] ),
        .I5(\n_0_index_reg[3] ),
        .O(\n_0_di_reg[1]_i_4 ));
LUT6 #(
    .INIT(64'hAAAAAAAAAEAAAAAA)) 
     \di_reg[2]_i_1 
       (.I0(\n_0_di_reg[2]_i_2 ),
        .I1(\n_0_index_reg[4] ),
        .I2(\n_0_index_reg[2] ),
        .I3(\n_0_index_reg[0] ),
        .I4(\n_0_index_reg[1] ),
        .I5(\n_0_index_reg[3] ),
        .O(\n_0_di_reg[2]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFF50700000)) 
     \di_reg[2]_i_2 
       (.I0(\n_0_index_reg[1] ),
        .I1(\n_0_index_reg[2] ),
        .I2(do_reg2[2]),
        .I3(\n_0_index_reg[0] ),
        .I4(\n_0_di_reg[2]_i_3 ),
        .I5(\n_0_di_reg[2]_i_4 ),
        .O(\n_0_di_reg[2]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair209" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \di_reg[2]_i_3 
       (.I0(\n_0_index_reg[3] ),
        .I1(\n_0_index_reg[4] ),
        .O(\n_0_di_reg[2]_i_3 ));
LUT6 #(
    .INIT(64'hA800A200A800AA08)) 
     \di_reg[2]_i_4 
       (.I0(\n_0_di_reg[2]_i_5 ),
        .I1(\n_0_index_reg[1] ),
        .I2(\n_0_index_reg[2] ),
        .I3(do_reg2[2]),
        .I4(\n_0_index_reg[0] ),
        .I5(data12),
        .O(\n_0_di_reg[2]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair206" *) 
   LUT2 #(
    .INIT(4'h1)) 
     \di_reg[2]_i_5 
       (.I0(\n_0_index_reg[4] ),
        .I1(\n_0_index_reg[3] ),
        .O(\n_0_di_reg[2]_i_5 ));
LUT6 #(
    .INIT(64'h0504444444E4C4EE)) 
     \di_reg[3]_i_1 
       (.I0(\n_0_index_reg[4] ),
        .I1(do_reg2[3]),
        .I2(\n_0_index_reg[0] ),
        .I3(\n_0_index_reg[2] ),
        .I4(\n_0_index_reg[1] ),
        .I5(\n_0_index_reg[3] ),
        .O(\n_0_di_reg[3]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair206" *) 
   LUT5 #(
    .INIT(32'hCCCCFECE)) 
     \di_reg[4]_i_1 
       (.I0(\n_0_di_reg[4]_i_2 ),
        .I1(\n_0_di_reg[4]_i_3 ),
        .I2(\n_0_index_reg[4] ),
        .I3(\n_0_di_reg[4]_i_4 ),
        .I4(\n_0_index_reg[3] ),
        .O(\n_0_di_reg[4]_i_1 ));
LUT6 #(
    .INIT(64'hFF3F0030FFFE0004)) 
     \di_reg[4]_i_2 
       (.I0(x16x20_mode_reg2),
        .I1(data12),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_index_reg[2] ),
        .I4(do_reg2[4]),
        .I5(\n_0_index_reg[0] ),
        .O(\n_0_di_reg[4]_i_2 ));
LUT6 #(
    .INIT(64'h0000040044004400)) 
     \di_reg[4]_i_3 
       (.I0(\n_0_index_reg[4] ),
        .I1(\n_0_index_reg[3] ),
        .I2(\n_0_index_reg[0] ),
        .I3(do_reg2[4]),
        .I4(\n_0_index_reg[2] ),
        .I5(\n_0_index_reg[1] ),
        .O(\n_0_di_reg[4]_i_3 ));
LUT6 #(
    .INIT(64'h00F0FF00004400FF)) 
     \di_reg[4]_i_4 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .I2(do_reg2[4]),
        .I3(\n_0_index_reg[1] ),
        .I4(\n_0_index_reg[2] ),
        .I5(\n_0_index_reg[0] ),
        .O(\n_0_di_reg[4]_i_4 ));
LUT5 #(
    .INIT(32'hCCCCFECE)) 
     \di_reg[5]_i_1 
       (.I0(\n_0_di_reg[5]_i_2 ),
        .I1(\n_0_di_reg[5]_i_3 ),
        .I2(\n_0_index_reg[4] ),
        .I3(\n_0_di_reg[5]_i_4 ),
        .I4(\n_0_index_reg[3] ),
        .O(\n_0_di_reg[5]_i_1 ));
LUT5 #(
    .INIT(32'hF0F0F0E0)) 
     \di_reg[5]_i_2 
       (.I0(\n_0_index_reg[1] ),
        .I1(\n_0_index_reg[2] ),
        .I2(do_reg2[5]),
        .I3(x16x20_mode_reg2),
        .I4(\n_0_index_reg[0] ),
        .O(\n_0_di_reg[5]_i_2 ));
LUT5 #(
    .INIT(32'h00404040)) 
     \di_reg[5]_i_3 
       (.I0(\n_0_index_reg[4] ),
        .I1(\n_0_index_reg[3] ),
        .I2(do_reg2[5]),
        .I3(\n_0_index_reg[2] ),
        .I4(\n_0_index_reg[1] ),
        .O(\n_0_di_reg[5]_i_3 ));
LUT6 #(
    .INIT(64'h6244620062446244)) 
     \di_reg[5]_i_4 
       (.I0(\n_0_index_reg[1] ),
        .I1(\n_0_index_reg[2] ),
        .I2(do_reg2[5]),
        .I3(\n_0_index_reg[0] ),
        .I4(rate_reg2[0]),
        .I5(rate_reg2[1]),
        .O(\n_0_di_reg[5]_i_4 ));
LUT5 #(
    .INIT(32'hCCCCFECE)) 
     \di_reg[6]_i_1 
       (.I0(\n_0_di_reg[6]_i_2 ),
        .I1(\n_0_di_reg[6]_i_3 ),
        .I2(\n_0_index_reg[4] ),
        .I3(\n_0_di_reg[6]_i_4 ),
        .I4(\n_0_index_reg[3] ),
        .O(\n_0_di_reg[6]_i_1 ));
LUT5 #(
    .INIT(32'hF0F0F0E0)) 
     \di_reg[6]_i_2 
       (.I0(\n_0_index_reg[1] ),
        .I1(\n_0_index_reg[2] ),
        .I2(do_reg2[6]),
        .I3(x16x20_mode_reg2),
        .I4(\n_0_index_reg[0] ),
        .O(\n_0_di_reg[6]_i_2 ));
LUT6 #(
    .INIT(64'h0000404040400040)) 
     \di_reg[6]_i_3 
       (.I0(\n_0_index_reg[4] ),
        .I1(\n_0_index_reg[3] ),
        .I2(do_reg2[6]),
        .I3(\n_0_index_reg[0] ),
        .I4(\n_0_index_reg[2] ),
        .I5(\n_0_index_reg[1] ),
        .O(\n_0_di_reg[6]_i_3 ));
LUT6 #(
    .INIT(64'h0FF4000000F40000)) 
     \di_reg[6]_i_4 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_index_reg[2] ),
        .I4(\n_0_index_reg[0] ),
        .I5(do_reg2[6]),
        .O(\n_0_di_reg[6]_i_4 ));
LUT6 #(
    .INIT(64'h0044444544E4C444)) 
     \di_reg[7]_i_1 
       (.I0(\n_0_index_reg[4] ),
        .I1(do_reg2[7]),
        .I2(\n_0_index_reg[0] ),
        .I3(\n_0_index_reg[2] ),
        .I4(\n_0_index_reg[1] ),
        .I5(\n_0_index_reg[3] ),
        .O(\n_0_di_reg[7]_i_1 ));
LUT6 #(
    .INIT(64'h0044444444E4C444)) 
     \di_reg[8]_i_1 
       (.I0(\n_0_index_reg[4] ),
        .I1(do_reg2[8]),
        .I2(\n_0_index_reg[0] ),
        .I3(\n_0_index_reg[2] ),
        .I4(\n_0_index_reg[1] ),
        .I5(\n_0_index_reg[3] ),
        .O(\n_0_di_reg[8]_i_1 ));
LUT6 #(
    .INIT(64'h0070FFF0007000F0)) 
     \di_reg[9]_i_1 
       (.I0(\n_0_index_reg[1] ),
        .I1(\n_0_index_reg[2] ),
        .I2(do_reg2[9]),
        .I3(\n_0_index_reg[4] ),
        .I4(\n_0_index_reg[3] ),
        .I5(\n_0_di_reg[9]_i_2 ),
        .O(\n_0_di_reg[9]_i_1 ));
LUT6 #(
    .INIT(64'h0FFB000000FB0000)) 
     \di_reg[9]_i_2 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_index_reg[2] ),
        .I4(\n_0_index_reg[0] ),
        .I5(do_reg2[9]),
        .O(\n_0_di_reg[9]_i_2 ));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[0] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_di_reg[0]_i_1 ),
        .Q(\n_0_di_reg_reg[0] ),
        .R(rst_dclk_reset));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[10] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_di_reg[10]_i_1 ),
        .Q(\n_0_di_reg_reg[10] ),
        .R(rst_dclk_reset));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[11] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_di_reg[11]_i_1 ),
        .Q(\n_0_di_reg_reg[11] ),
        .R(rst_dclk_reset));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[12] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_di_reg[12]_i_1 ),
        .Q(\n_0_di_reg_reg[12] ),
        .R(rst_dclk_reset));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[13] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_di_reg[13]_i_1 ),
        .Q(\n_0_di_reg_reg[13] ),
        .R(rst_dclk_reset));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[14] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_di_reg_reg[14]_i_1 ),
        .Q(\n_0_di_reg_reg[14] ),
        .R(rst_dclk_reset));
MUXF7 \di_reg_reg[14]_i_1 
       (.I0(\n_0_di_reg[14]_i_2 ),
        .I1(\n_0_di_reg[14]_i_3 ),
        .O(\n_0_di_reg_reg[14]_i_1 ),
        .S(\n_0_index_reg[4] ));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[15] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_di_reg[15]_i_1 ),
        .Q(\n_0_di_reg_reg[15] ),
        .R(rst_dclk_reset));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[1] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_di_reg[1]_i_1 ),
        .Q(\n_0_di_reg_reg[1] ),
        .R(rst_dclk_reset));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[2] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_di_reg[2]_i_1 ),
        .Q(\n_0_di_reg_reg[2] ),
        .R(rst_dclk_reset));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[3] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_di_reg[3]_i_1 ),
        .Q(\n_0_di_reg_reg[3] ),
        .R(rst_dclk_reset));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[4] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_di_reg[4]_i_1 ),
        .Q(\n_0_di_reg_reg[4] ),
        .R(rst_dclk_reset));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[5] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_di_reg[5]_i_1 ),
        .Q(\n_0_di_reg_reg[5] ),
        .R(rst_dclk_reset));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[6] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_di_reg[6]_i_1 ),
        .Q(\n_0_di_reg_reg[6] ),
        .R(rst_dclk_reset));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[7] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_di_reg[7]_i_1 ),
        .Q(\n_0_di_reg_reg[7] ),
        .R(rst_dclk_reset));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[8] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_di_reg[8]_i_1 ),
        .Q(\n_0_di_reg_reg[8] ),
        .R(rst_dclk_reset));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[9] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_di_reg[9]_i_1 ),
        .Q(\n_0_di_reg_reg[9] ),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE \do_reg1_reg[0] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(ext_ch_gt_drpdo[0]),
        .Q(do_reg1[0]),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE \do_reg1_reg[10] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(ext_ch_gt_drpdo[10]),
        .Q(do_reg1[10]),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE \do_reg1_reg[11] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(ext_ch_gt_drpdo[11]),
        .Q(do_reg1[11]),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE \do_reg1_reg[12] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(ext_ch_gt_drpdo[12]),
        .Q(do_reg1[12]),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE \do_reg1_reg[13] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(ext_ch_gt_drpdo[13]),
        .Q(do_reg1[13]),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE \do_reg1_reg[14] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(ext_ch_gt_drpdo[14]),
        .Q(do_reg1[14]),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE \do_reg1_reg[15] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(ext_ch_gt_drpdo[15]),
        .Q(do_reg1[15]),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE \do_reg1_reg[1] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(ext_ch_gt_drpdo[1]),
        .Q(do_reg1[1]),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE \do_reg1_reg[2] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(ext_ch_gt_drpdo[2]),
        .Q(do_reg1[2]),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE \do_reg1_reg[3] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(ext_ch_gt_drpdo[3]),
        .Q(do_reg1[3]),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE \do_reg1_reg[4] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(ext_ch_gt_drpdo[4]),
        .Q(do_reg1[4]),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE \do_reg1_reg[5] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(ext_ch_gt_drpdo[5]),
        .Q(do_reg1[5]),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE \do_reg1_reg[6] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(ext_ch_gt_drpdo[6]),
        .Q(do_reg1[6]),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE \do_reg1_reg[7] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(ext_ch_gt_drpdo[7]),
        .Q(do_reg1[7]),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE \do_reg1_reg[8] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(ext_ch_gt_drpdo[8]),
        .Q(do_reg1[8]),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE \do_reg1_reg[9] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(ext_ch_gt_drpdo[9]),
        .Q(do_reg1[9]),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE \do_reg2_reg[0] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(do_reg1[0]),
        .Q(do_reg2[0]),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE \do_reg2_reg[10] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(do_reg1[10]),
        .Q(do_reg2[10]),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE \do_reg2_reg[11] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(do_reg1[11]),
        .Q(do_reg2[11]),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE \do_reg2_reg[12] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(do_reg1[12]),
        .Q(do_reg2[12]),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE \do_reg2_reg[13] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(do_reg1[13]),
        .Q(do_reg2[13]),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE \do_reg2_reg[14] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(do_reg1[14]),
        .Q(do_reg2[14]),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE \do_reg2_reg[15] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(do_reg1[15]),
        .Q(do_reg2[15]),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE \do_reg2_reg[1] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(do_reg1[1]),
        .Q(do_reg2[1]),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE \do_reg2_reg[2] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(do_reg1[2]),
        .Q(do_reg2[2]),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE \do_reg2_reg[3] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(do_reg1[3]),
        .Q(do_reg2[3]),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE \do_reg2_reg[4] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(do_reg1[4]),
        .Q(do_reg2[4]),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE \do_reg2_reg[5] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(do_reg1[5]),
        .Q(do_reg2[5]),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE \do_reg2_reg[6] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(do_reg1[6]),
        .Q(do_reg2[6]),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE \do_reg2_reg[7] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(do_reg1[7]),
        .Q(do_reg2[7]),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE \do_reg2_reg[8] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(do_reg1[8]),
        .Q(do_reg2[8]),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE \do_reg2_reg[9] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(do_reg1[9]),
        .Q(do_reg2[9]),
        .R(rst_dclk_reset));
LUT6 #(
    .INIT(64'h0000000000000100)) 
     done_i_1
       (.I0(DRP_FSM[3]),
        .I1(DRP_FSM[2]),
        .I2(DRP_FSM[6]),
        .I3(DRP_FSM[0]),
        .I4(start_reg2),
        .I5(\n_0_fsm[0]_i_4__1 ),
        .O(n_0_done_i_1));
FDRE #(
    .INIT(1'b0)) 
     done_reg
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(n_0_done_i_1),
        .Q(DRP_DONE),
        .R(rst_dclk_reset));
LUT6 #(
    .INIT(64'hEEEEEEEEEEEEEEEA)) 
     \fsm[0]_i_1__1 
       (.I0(\n_0_fsm[0]_i_2__0 ),
        .I1(DRP_FSM[6]),
        .I2(fsm1),
        .I3(DRP_FSM[2]),
        .I4(DRP_FSM[3]),
        .I5(\n_0_fsm[0]_i_4__1 ),
        .O(\n_0_fsm[0]_i_1__1 ));
LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFEEA)) 
     \fsm[0]_i_2__0 
       (.I0(\n_0_fsm[0]_i_5__1 ),
        .I1(DRP_FSM[2]),
        .I2(DRP_FSM[1]),
        .I3(DRP_FSM[4]),
        .I4(DRP_FSM[5]),
        .I5(DRP_FSM[3]),
        .O(\n_0_fsm[0]_i_2__0 ));
LUT6 #(
    .INIT(64'h0400000104000000)) 
     \fsm[0]_i_3__0 
       (.I0(\n_0_index_reg[1] ),
        .I1(\n_0_index_reg[4] ),
        .I2(\n_0_index_reg[3] ),
        .I3(\n_0_index_reg[0] ),
        .I4(\n_0_index_reg[2] ),
        .I5(x16x20_mode_reg2),
        .O(fsm1));
(* SOFT_HLUTNM = "soft_lutpair212" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     \fsm[0]_i_4__1 
       (.I0(DRP_FSM[5]),
        .I1(DRP_FSM[4]),
        .I2(DRP_FSM[1]),
        .O(\n_0_fsm[0]_i_4__1 ));
LUT6 #(
    .INIT(64'hCCCCCCCCCCCCCCC7)) 
     \fsm[0]_i_5__1 
       (.I0(start_reg2),
        .I1(DRP_FSM[0]),
        .I2(DRP_FSM[6]),
        .I3(DRP_FSM[2]),
        .I4(DRP_FSM[3]),
        .I5(\n_0_fsm[0]_i_4__1 ),
        .O(\n_0_fsm[0]_i_5__1 ));
LUT6 #(
    .INIT(64'h10100000FF000000)) 
     \fsm[1]_i_1__1 
       (.I0(DRP_FSM[6]),
        .I1(DRP_FSM[1]),
        .I2(start_reg2),
        .I3(\n_0_fsm[1]_i_2__0 ),
        .I4(\n_0_fsm[1]_i_3__0 ),
        .I5(DRP_FSM[0]),
        .O(\n_0_fsm[1]_i_1__1 ));
LUT5 #(
    .INIT(32'h0055CF00)) 
     \fsm[1]_i_2__0 
       (.I0(fsm1),
        .I1(load_cnt[1]),
        .I2(load_cnt[0]),
        .I3(DRP_FSM[1]),
        .I4(DRP_FSM[6]),
        .O(\n_0_fsm[1]_i_2__0 ));
(* SOFT_HLUTNM = "soft_lutpair213" *) 
   LUT4 #(
    .INIT(16'h0001)) 
     \fsm[1]_i_3__0 
       (.I0(DRP_FSM[3]),
        .I1(DRP_FSM[2]),
        .I2(DRP_FSM[5]),
        .I3(DRP_FSM[4]),
        .O(\n_0_fsm[1]_i_3__0 ));
LUT6 #(
    .INIT(64'h0000000000001000)) 
     \fsm[2]_i_1__1 
       (.I0(DRP_FSM[4]),
        .I1(DRP_FSM[5]),
        .I2(DRP_FSM[1]),
        .I3(load_cnt[0]),
        .I4(load_cnt[1]),
        .I5(\n_0_fsm[2]_i_2__0 ),
        .O(\n_0_fsm[2]_i_1__1 ));
(* SOFT_HLUTNM = "soft_lutpair210" *) 
   LUT4 #(
    .INIT(16'hFFFE)) 
     \fsm[2]_i_2__0 
       (.I0(DRP_FSM[6]),
        .I1(DRP_FSM[2]),
        .I2(DRP_FSM[3]),
        .I3(DRP_FSM[0]),
        .O(\n_0_fsm[2]_i_2__0 ));
LUT5 #(
    .INIT(32'h00010300)) 
     \fsm[3]_i_1__1 
       (.I0(rdy_reg2),
        .I1(\n_0_fsm[4]_i_2__1 ),
        .I2(DRP_FSM[6]),
        .I3(DRP_FSM[2]),
        .I4(DRP_FSM[3]),
        .O(\n_0_fsm[3]_i_1__1 ));
LUT5 #(
    .INIT(32'h00001000)) 
     \fsm[4]_i_1__1 
       (.I0(DRP_FSM[2]),
        .I1(DRP_FSM[6]),
        .I2(DRP_FSM[3]),
        .I3(rdy_reg2),
        .I4(\n_0_fsm[4]_i_2__1 ),
        .O(\n_0_fsm[4]_i_1__1 ));
(* SOFT_HLUTNM = "soft_lutpair212" *) 
   LUT4 #(
    .INIT(16'hFFFE)) 
     \fsm[4]_i_2__1 
       (.I0(DRP_FSM[1]),
        .I1(DRP_FSM[4]),
        .I2(DRP_FSM[5]),
        .I3(DRP_FSM[0]),
        .O(\n_0_fsm[4]_i_2__1 ));
LUT6 #(
    .INIT(64'h0000000100030000)) 
     \fsm[5]_i_1__0 
       (.I0(rdy_reg2),
        .I1(DRP_FSM[0]),
        .I2(\n_0_fsm[6]_i_2 ),
        .I3(DRP_FSM[1]),
        .I4(DRP_FSM[4]),
        .I5(DRP_FSM[5]),
        .O(\n_0_fsm[5]_i_1__0 ));
LUT6 #(
    .INIT(64'h0000000000000020)) 
     \fsm[6]_i_1 
       (.I0(DRP_FSM[5]),
        .I1(DRP_FSM[4]),
        .I2(rdy_reg2),
        .I3(DRP_FSM[1]),
        .I4(DRP_FSM[0]),
        .I5(\n_0_fsm[6]_i_2 ),
        .O(\n_0_fsm[6]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair211" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     \fsm[6]_i_2 
       (.I0(DRP_FSM[3]),
        .I1(DRP_FSM[2]),
        .I2(DRP_FSM[6]),
        .O(\n_0_fsm[6]_i_2 ));
FDSE #(
    .INIT(1'b1)) 
     \fsm_reg[0] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_fsm[0]_i_1__1 ),
        .Q(DRP_FSM[0]),
        .S(rst_dclk_reset));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[1] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_fsm[1]_i_1__1 ),
        .Q(DRP_FSM[1]),
        .R(rst_dclk_reset));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[2] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_fsm[2]_i_1__1 ),
        .Q(DRP_FSM[2]),
        .R(rst_dclk_reset));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[3] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_fsm[3]_i_1__1 ),
        .Q(DRP_FSM[3]),
        .R(rst_dclk_reset));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[4] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_fsm[4]_i_1__1 ),
        .Q(DRP_FSM[4]),
        .R(rst_dclk_reset));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[5] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_fsm[5]_i_1__0 ),
        .Q(DRP_FSM[5]),
        .R(rst_dclk_reset));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[6] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_fsm[6]_i_1 ),
        .Q(DRP_FSM[6]),
        .R(rst_dclk_reset));
(* SOFT_HLUTNM = "soft_lutpair216" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_10__3 
       (.I0(ext_ch_gt_drpdi[15]),
        .I1(\n_0_di_reg_reg[15] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[15]));
(* SOFT_HLUTNM = "soft_lutpair224" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_11 
       (.I0(ext_ch_gt_drpdi[14]),
        .I1(\n_0_di_reg_reg[14] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[14]));
(* SOFT_HLUTNM = "soft_lutpair214" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_12 
       (.I0(ext_ch_gt_drpdi[13]),
        .I1(\n_0_di_reg_reg[13] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[13]));
(* SOFT_HLUTNM = "soft_lutpair219" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_13 
       (.I0(ext_ch_gt_drpdi[12]),
        .I1(\n_0_di_reg_reg[12] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[12]));
(* SOFT_HLUTNM = "soft_lutpair222" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_14 
       (.I0(ext_ch_gt_drpdi[11]),
        .I1(\n_0_di_reg_reg[11] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[11]));
(* SOFT_HLUTNM = "soft_lutpair218" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_15 
       (.I0(ext_ch_gt_drpdi[10]),
        .I1(\n_0_di_reg_reg[10] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[10]));
(* SOFT_HLUTNM = "soft_lutpair225" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_16 
       (.I0(ext_ch_gt_drpdi[9]),
        .I1(\n_0_di_reg_reg[9] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[9]));
LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_17 
       (.I0(ext_ch_gt_drpdi[8]),
        .I1(\n_0_di_reg_reg[8] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[8]));
(* SOFT_HLUTNM = "soft_lutpair220" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_18 
       (.I0(ext_ch_gt_drpdi[7]),
        .I1(\n_0_di_reg_reg[7] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[7]));
(* SOFT_HLUTNM = "soft_lutpair221" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_19 
       (.I0(ext_ch_gt_drpdi[6]),
        .I1(\n_0_di_reg_reg[6] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[6]));
LUT6 #(
    .INIT(64'hAAAAAAAA00030300)) 
     \gth_channel.gthe2_channel_i_i_2 
       (.I0(ext_ch_gt_drpen),
        .I1(\n_0_gth_channel.gthe2_channel_i_i_52 ),
        .I2(DRP_FSM[1]),
        .I3(DRP_FSM[4]),
        .I4(DRP_FSM[2]),
        .I5(DRP_FSM[0]),
        .O(O1));
(* SOFT_HLUTNM = "soft_lutpair225" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_20 
       (.I0(ext_ch_gt_drpdi[5]),
        .I1(\n_0_di_reg_reg[5] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[5]));
(* SOFT_HLUTNM = "soft_lutpair223" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_21 
       (.I0(ext_ch_gt_drpdi[4]),
        .I1(\n_0_di_reg_reg[4] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[4]));
(* SOFT_HLUTNM = "soft_lutpair224" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_22 
       (.I0(ext_ch_gt_drpdi[3]),
        .I1(\n_0_di_reg_reg[3] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[3]));
(* SOFT_HLUTNM = "soft_lutpair223" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_23 
       (.I0(ext_ch_gt_drpdi[2]),
        .I1(\n_0_di_reg_reg[2] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[2]));
(* SOFT_HLUTNM = "soft_lutpair222" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_24 
       (.I0(ext_ch_gt_drpdi[1]),
        .I1(\n_0_di_reg_reg[1] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[1]));
(* SOFT_HLUTNM = "soft_lutpair215" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_25 
       (.I0(ext_ch_gt_drpdi[0]),
        .I1(\n_0_di_reg_reg[0] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[0]));
LUT6 #(
    .INIT(64'hAAAAAAAA00000030)) 
     \gth_channel.gthe2_channel_i_i_3 
       (.I0(ext_ch_gt_drpwe),
        .I1(DRP_FSM[2]),
        .I2(DRP_FSM[4]),
        .I3(DRP_FSM[1]),
        .I4(\n_0_gth_channel.gthe2_channel_i_i_52 ),
        .I5(DRP_FSM[0]),
        .O(O2));
(* SOFT_HLUTNM = "soft_lutpair214" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_43__3 
       (.I0(DRP_FSM[0]),
        .I1(ext_ch_gt_drpaddr[8]),
        .O(DRPADDR[8]));
(* SOFT_HLUTNM = "soft_lutpair217" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_44__3 
       (.I0(ext_ch_gt_drpaddr[7]),
        .I1(p_1_in[7]),
        .I2(DRP_FSM[0]),
        .O(DRPADDR[7]));
(* SOFT_HLUTNM = "soft_lutpair221" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_45 
       (.I0(ext_ch_gt_drpaddr[6]),
        .I1(p_1_in[6]),
        .I2(DRP_FSM[0]),
        .O(DRPADDR[6]));
(* SOFT_HLUTNM = "soft_lutpair220" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_46 
       (.I0(ext_ch_gt_drpaddr[5]),
        .I1(p_1_in[5]),
        .I2(DRP_FSM[0]),
        .O(DRPADDR[5]));
(* SOFT_HLUTNM = "soft_lutpair219" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_47 
       (.I0(ext_ch_gt_drpaddr[4]),
        .I1(p_1_in[4]),
        .I2(DRP_FSM[0]),
        .O(DRPADDR[4]));
(* SOFT_HLUTNM = "soft_lutpair218" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_48 
       (.I0(ext_ch_gt_drpaddr[3]),
        .I1(p_1_in[3]),
        .I2(DRP_FSM[0]),
        .O(DRPADDR[3]));
(* SOFT_HLUTNM = "soft_lutpair217" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_49 
       (.I0(ext_ch_gt_drpaddr[2]),
        .I1(p_1_in[2]),
        .I2(DRP_FSM[0]),
        .O(DRPADDR[2]));
(* SOFT_HLUTNM = "soft_lutpair216" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_50 
       (.I0(ext_ch_gt_drpaddr[1]),
        .I1(p_1_in[1]),
        .I2(DRP_FSM[0]),
        .O(DRPADDR[1]));
(* SOFT_HLUTNM = "soft_lutpair215" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_51 
       (.I0(ext_ch_gt_drpaddr[0]),
        .I1(p_1_in[0]),
        .I2(DRP_FSM[0]),
        .O(DRPADDR[0]));
(* SOFT_HLUTNM = "soft_lutpair210" *) 
   LUT4 #(
    .INIT(16'hFFFE)) 
     \gth_channel.gthe2_channel_i_i_52 
       (.I0(DRP_FSM[3]),
        .I1(DRP_FSM[6]),
        .I2(DRP_FSM[5]),
        .I3(DRP_FSM[0]),
        .O(\n_0_gth_channel.gthe2_channel_i_i_52 ));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE gtxreset_reg1_reg
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(rst_gtreset),
        .Q(gtxreset_reg1),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE gtxreset_reg2_reg
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(gtxreset_reg1),
        .Q(gtxreset_reg2),
        .R(rst_dclk_reset));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     \index[0]_i_1 
       (.I0(\n_0_index_reg[0] ),
        .I1(DRP_FSM[1]),
        .I2(DRP_FSM[4]),
        .I3(DRP_FSM[5]),
        .I4(DRP_FSM[0]),
        .I5(\n_0_index[4]_i_4 ),
        .O(\n_0_index[0]_i_1 ));
LUT6 #(
    .INIT(64'h0000000000010100)) 
     \index[1]_i_1 
       (.I0(DRP_FSM[0]),
        .I1(\n_0_index[1]_i_2 ),
        .I2(DRP_FSM[1]),
        .I3(\n_0_index_reg[0] ),
        .I4(\n_0_index_reg[1] ),
        .I5(\n_0_index[4]_i_4 ),
        .O(\n_0_index[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair213" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \index[1]_i_2 
       (.I0(DRP_FSM[4]),
        .I1(DRP_FSM[5]),
        .O(\n_0_index[1]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair207" *) 
   LUT5 #(
    .INIT(32'h01111000)) 
     \index[2]_i_1 
       (.I0(\n_0_fsm[4]_i_2__1 ),
        .I1(\n_0_index[4]_i_4 ),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_index_reg[0] ),
        .I4(\n_0_index_reg[2] ),
        .O(\n_0_index[2]_i_1 ));
LUT6 #(
    .INIT(64'h0111111110000000)) 
     \index[3]_i_1 
       (.I0(\n_0_fsm[4]_i_2__1 ),
        .I1(\n_0_index[4]_i_4 ),
        .I2(\n_0_index_reg[0] ),
        .I3(\n_0_index_reg[1] ),
        .I4(\n_0_index_reg[2] ),
        .I5(\n_0_index_reg[3] ),
        .O(\n_0_index[3]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFEFA)) 
     \index[4]_i_1 
       (.I0(\n_0_index[4]_i_3 ),
        .I1(DRP_FSM[2]),
        .I2(DRP_FSM[6]),
        .I3(DRP_FSM[3]),
        .I4(DRP_FSM[4]),
        .I5(DRP_FSM[5]),
        .O(\n_0_index[4]_i_1 ));
LUT6 #(
    .INIT(64'h0111111110000000)) 
     \index[4]_i_2 
       (.I0(\n_0_fsm[4]_i_2__1 ),
        .I1(\n_0_index[4]_i_4 ),
        .I2(\n_0_index_reg[2] ),
        .I3(\n_0_index[4]_i_5 ),
        .I4(\n_0_index_reg[3] ),
        .I5(\n_0_index_reg[4] ),
        .O(\n_0_index[4]_i_2 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFE0001)) 
     \index[4]_i_3 
       (.I0(DRP_FSM[3]),
        .I1(DRP_FSM[2]),
        .I2(DRP_FSM[5]),
        .I3(DRP_FSM[4]),
        .I4(DRP_FSM[1]),
        .I5(DRP_FSM[0]),
        .O(\n_0_index[4]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair211" *) 
   LUT4 #(
    .INIT(16'hFFFD)) 
     \index[4]_i_4 
       (.I0(DRP_FSM[6]),
        .I1(fsm1),
        .I2(DRP_FSM[3]),
        .I3(DRP_FSM[2]),
        .O(\n_0_index[4]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair207" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \index[4]_i_5 
       (.I0(\n_0_index_reg[0] ),
        .I1(\n_0_index_reg[1] ),
        .O(\n_0_index[4]_i_5 ));
FDRE #(
    .INIT(1'b0)) 
     \index_reg[0] 
       (.C(pipe_dclk_in),
        .CE(\n_0_index[4]_i_1 ),
        .D(\n_0_index[0]_i_1 ),
        .Q(\n_0_index_reg[0] ),
        .R(rst_dclk_reset));
FDRE #(
    .INIT(1'b0)) 
     \index_reg[1] 
       (.C(pipe_dclk_in),
        .CE(\n_0_index[4]_i_1 ),
        .D(\n_0_index[1]_i_1 ),
        .Q(\n_0_index_reg[1] ),
        .R(rst_dclk_reset));
FDRE #(
    .INIT(1'b0)) 
     \index_reg[2] 
       (.C(pipe_dclk_in),
        .CE(\n_0_index[4]_i_1 ),
        .D(\n_0_index[2]_i_1 ),
        .Q(\n_0_index_reg[2] ),
        .R(rst_dclk_reset));
FDRE #(
    .INIT(1'b0)) 
     \index_reg[3] 
       (.C(pipe_dclk_in),
        .CE(\n_0_index[4]_i_1 ),
        .D(\n_0_index[3]_i_1 ),
        .Q(\n_0_index_reg[3] ),
        .R(rst_dclk_reset));
FDRE #(
    .INIT(1'b0)) 
     \index_reg[4] 
       (.C(pipe_dclk_in),
        .CE(\n_0_index[4]_i_1 ),
        .D(\n_0_index[4]_i_2 ),
        .Q(\n_0_index_reg[4] ),
        .R(rst_dclk_reset));
LUT5 #(
    .INIT(32'h00000100)) 
     \load_cnt[0]_i_1 
       (.I0(load_cnt[1]),
        .I1(\n_0_gth_channel.gthe2_channel_i_i_52 ),
        .I2(DRP_FSM[4]),
        .I3(DRP_FSM[1]),
        .I4(DRP_FSM[2]),
        .O(\n_0_load_cnt[0]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \load_cnt_reg[0] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_load_cnt[0]_i_1 ),
        .Q(load_cnt[0]),
        .R(rst_dclk_reset));
FDRE #(
    .INIT(1'b0)) 
     \load_cnt_reg[1] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(load_cnt[1]),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE \rate_reg1_reg[0] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(DRP_RATE[0]),
        .Q(rate_reg1[0]),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE \rate_reg1_reg[1] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(DRP_RATE[1]),
        .Q(rate_reg1[1]),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE \rate_reg2_reg[0] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(rate_reg1[0]),
        .Q(rate_reg2[0]),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE \rate_reg2_reg[1] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(rate_reg1[1]),
        .Q(rate_reg2[1]),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE rdy_reg1_reg
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(ext_ch_gt_drprdy),
        .Q(rdy_reg1),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE rdy_reg2_reg
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(rdy_reg1),
        .Q(rdy_reg2),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE start_reg1_reg
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(DRP_START),
        .Q(start_reg1),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE start_reg2_reg
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(start_reg1),
        .Q(start_reg2),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE x16_reg1_reg
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(DRP_X16),
        .Q(x16_reg1),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE x16_reg2_reg
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(x16_reg1),
        .Q(x16_reg2),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE x16x20_mode_reg1_reg
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(DRP_X16X20_MODE),
        .Q(x16x20_mode_reg1),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE x16x20_mode_reg2_reg
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(x16x20_mode_reg1),
        .Q(x16x20_mode_reg2),
        .R(rst_dclk_reset));
endmodule

(* ORIG_REF_NAME = "vc709_pcie_x8_gen3_pipe_drp" *) 
module vc709_pcie_x8_gen3vc709_pcie_x8_gen3_pipe_drp_22
   (DRPADDR,
    DRP_FSM,
    O1,
    O2,
    DRPDI,
    DRP_DONE,
    ext_ch_gt_drpaddr,
    ext_ch_gt_drpen,
    ext_ch_gt_drpwe,
    ext_ch_gt_drpdi,
    rst_dclk_reset,
    DRP_X16X20_MODE,
    pipe_dclk_in,
    ext_ch_gt_drprdy,
    DRP_START,
    DRP_RATE,
    DRP_X16,
    ext_ch_gt_drpdo,
    rst_gtreset);
  output [8:0]DRPADDR;
  output [6:0]DRP_FSM;
  output O1;
  output O2;
  output [15:0]DRPDI;
  output DRP_DONE;
  input [8:0]ext_ch_gt_drpaddr;
  input [0:0]ext_ch_gt_drpen;
  input [0:0]ext_ch_gt_drpwe;
  input [15:0]ext_ch_gt_drpdi;
  input rst_dclk_reset;
  input DRP_X16X20_MODE;
  input pipe_dclk_in;
  input [0:0]ext_ch_gt_drprdy;
  input DRP_START;
  input [1:0]DRP_RATE;
  input DRP_X16;
  input [15:0]ext_ch_gt_drpdo;
  input rst_gtreset;

  wire \<const0> ;
  wire \<const1> ;
  wire [8:0]DRPADDR;
  wire [15:0]DRPDI;
  wire DRP_DONE;
  wire [6:0]DRP_FSM;
  wire [1:0]DRP_RATE;
  wire DRP_START;
  wire DRP_X16;
  wire DRP_X16X20_MODE;
  wire O1;
  wire O2;
  wire [14:14]data12;
  wire [15:0]do_reg1;
  wire [15:0]do_reg2;
  wire [8:0]ext_ch_gt_drpaddr;
  wire [15:0]ext_ch_gt_drpdi;
  wire [15:0]ext_ch_gt_drpdo;
  wire [0:0]ext_ch_gt_drpen;
  wire [0:0]ext_ch_gt_drprdy;
  wire [0:0]ext_ch_gt_drpwe;
  wire fsm1;
  wire gtxreset_reg1;
  wire gtxreset_reg2;
  wire [1:0]load_cnt;
  wire \n_0_addr_reg[0]_i_1__3 ;
  wire \n_0_addr_reg[1]_i_1__3 ;
  wire \n_0_addr_reg[2]_i_1__3 ;
  wire \n_0_addr_reg[3]_i_1__3 ;
  wire \n_0_addr_reg[4]_i_1__3 ;
  wire \n_0_addr_reg[5]_i_1__3 ;
  wire \n_0_addr_reg[6]_i_1__3 ;
  wire \n_0_addr_reg[7]_i_1__3 ;
  wire \n_0_addr_reg_reg[0] ;
  wire \n_0_addr_reg_reg[1] ;
  wire \n_0_addr_reg_reg[2] ;
  wire \n_0_addr_reg_reg[3] ;
  wire \n_0_addr_reg_reg[4] ;
  wire \n_0_addr_reg_reg[5] ;
  wire \n_0_addr_reg_reg[6] ;
  wire \n_0_addr_reg_reg[7] ;
  wire \n_0_di_reg[0]_i_1__3 ;
  wire \n_0_di_reg[0]_i_2__3 ;
  wire \n_0_di_reg[0]_i_3__3 ;
  wire \n_0_di_reg[10]_i_1__3 ;
  wire \n_0_di_reg[11]_i_1__3 ;
  wire \n_0_di_reg[11]_i_2__3 ;
  wire \n_0_di_reg[11]_i_3__3 ;
  wire \n_0_di_reg[11]_i_4__3 ;
  wire \n_0_di_reg[11]_i_5__3 ;
  wire \n_0_di_reg[12]_i_1__3 ;
  wire \n_0_di_reg[12]_i_2__3 ;
  wire \n_0_di_reg[12]_i_3__3 ;
  wire \n_0_di_reg[12]_i_4__3 ;
  wire \n_0_di_reg[13]_i_1__3 ;
  wire \n_0_di_reg[13]_i_2__3 ;
  wire \n_0_di_reg[13]_i_3__3 ;
  wire \n_0_di_reg[13]_i_4__3 ;
  wire \n_0_di_reg[14]_i_2__3 ;
  wire \n_0_di_reg[14]_i_3__3 ;
  wire \n_0_di_reg[15]_i_1__3 ;
  wire \n_0_di_reg[1]_i_1__3 ;
  wire \n_0_di_reg[1]_i_2__3 ;
  wire \n_0_di_reg[1]_i_3__3 ;
  wire \n_0_di_reg[1]_i_4__3 ;
  wire \n_0_di_reg[2]_i_1__3 ;
  wire \n_0_di_reg[2]_i_2__3 ;
  wire \n_0_di_reg[2]_i_3__3 ;
  wire \n_0_di_reg[2]_i_4__3 ;
  wire \n_0_di_reg[2]_i_5__3 ;
  wire \n_0_di_reg[3]_i_1__3 ;
  wire \n_0_di_reg[4]_i_1__3 ;
  wire \n_0_di_reg[4]_i_2__3 ;
  wire \n_0_di_reg[4]_i_3__3 ;
  wire \n_0_di_reg[4]_i_4__3 ;
  wire \n_0_di_reg[5]_i_1__3 ;
  wire \n_0_di_reg[5]_i_2__3 ;
  wire \n_0_di_reg[5]_i_3__3 ;
  wire \n_0_di_reg[5]_i_4__3 ;
  wire \n_0_di_reg[6]_i_1__3 ;
  wire \n_0_di_reg[6]_i_2__3 ;
  wire \n_0_di_reg[6]_i_3__3 ;
  wire \n_0_di_reg[6]_i_4__3 ;
  wire \n_0_di_reg[7]_i_1__3 ;
  wire \n_0_di_reg[8]_i_1__3 ;
  wire \n_0_di_reg[9]_i_1__3 ;
  wire \n_0_di_reg[9]_i_2__3 ;
  wire \n_0_di_reg_reg[0] ;
  wire \n_0_di_reg_reg[10] ;
  wire \n_0_di_reg_reg[11] ;
  wire \n_0_di_reg_reg[12] ;
  wire \n_0_di_reg_reg[13] ;
  wire \n_0_di_reg_reg[14] ;
  wire \n_0_di_reg_reg[14]_i_1__3 ;
  wire \n_0_di_reg_reg[15] ;
  wire \n_0_di_reg_reg[1] ;
  wire \n_0_di_reg_reg[2] ;
  wire \n_0_di_reg_reg[3] ;
  wire \n_0_di_reg_reg[4] ;
  wire \n_0_di_reg_reg[5] ;
  wire \n_0_di_reg_reg[6] ;
  wire \n_0_di_reg_reg[7] ;
  wire \n_0_di_reg_reg[8] ;
  wire \n_0_di_reg_reg[9] ;
  wire n_0_done_i_1__4;
  wire \n_0_fsm[0]_i_1__10 ;
  wire \n_0_fsm[0]_i_2__9 ;
  wire \n_0_fsm[0]_i_4__9 ;
  wire \n_0_fsm[0]_i_5__9 ;
  wire \n_0_fsm[1]_i_1__10 ;
  wire \n_0_fsm[1]_i_2__9 ;
  wire \n_0_fsm[1]_i_3__9 ;
  wire \n_0_fsm[2]_i_1__10 ;
  wire \n_0_fsm[2]_i_2__8 ;
  wire \n_0_fsm[3]_i_1__10 ;
  wire \n_0_fsm[4]_i_1__10 ;
  wire \n_0_fsm[4]_i_2__9 ;
  wire \n_0_fsm[5]_i_1__5 ;
  wire \n_0_fsm[6]_i_1__4 ;
  wire \n_0_fsm[6]_i_2__4 ;
  wire \n_0_gth_channel.gthe2_channel_i_i_52__1 ;
  wire \n_0_index[0]_i_1__4 ;
  wire \n_0_index[1]_i_1__4 ;
  wire \n_0_index[1]_i_2__3 ;
  wire \n_0_index[2]_i_1__4 ;
  wire \n_0_index[3]_i_1__3 ;
  wire \n_0_index[4]_i_1__3 ;
  wire \n_0_index[4]_i_2__3 ;
  wire \n_0_index[4]_i_3__3 ;
  wire \n_0_index[4]_i_4__3 ;
  wire \n_0_index[4]_i_5__3 ;
  wire \n_0_index_reg[0] ;
  wire \n_0_index_reg[1] ;
  wire \n_0_index_reg[2] ;
  wire \n_0_index_reg[3] ;
  wire \n_0_index_reg[4] ;
  wire \n_0_load_cnt[0]_i_1__4 ;
  wire pipe_dclk_in;
  wire [1:0]rate_reg1;
  wire [1:0]rate_reg2;
  wire rdy_reg1;
  wire rdy_reg2;
  wire rst_dclk_reset;
  wire rst_gtreset;
  wire start_reg1;
  wire start_reg2;
  wire x16_reg1;
  wire x16_reg2;
  wire x16x20_mode_reg1;
  wire x16x20_mode_reg2;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
LUT6 #(
    .INIT(64'h171741411E1E5554)) 
     \addr_reg[0]_i_1__3 
       (.I0(\n_0_index_reg[4] ),
        .I1(\n_0_index_reg[2] ),
        .I2(\n_0_index_reg[3] ),
        .I3(x16x20_mode_reg2),
        .I4(\n_0_index_reg[0] ),
        .I5(\n_0_index_reg[1] ),
        .O(\n_0_addr_reg[0]_i_1__3 ));
(* SOFT_HLUTNM = "soft_lutpair283" *) 
   LUT5 #(
    .INIT(32'h450000F0)) 
     \addr_reg[1]_i_1__3 
       (.I0(\n_0_index_reg[4] ),
        .I1(\n_0_index_reg[0] ),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_index_reg[3] ),
        .I4(\n_0_index_reg[2] ),
        .O(\n_0_addr_reg[1]_i_1__3 ));
(* SOFT_HLUTNM = "soft_lutpair286" *) 
   LUT5 #(
    .INIT(32'h05105A00)) 
     \addr_reg[2]_i_1__3 
       (.I0(\n_0_index_reg[4] ),
        .I1(\n_0_index_reg[0] ),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_index_reg[2] ),
        .I4(\n_0_index_reg[3] ),
        .O(\n_0_addr_reg[2]_i_1__3 ));
LUT6 #(
    .INIT(64'h574757475B1A5B1B)) 
     \addr_reg[3]_i_1__3 
       (.I0(\n_0_index_reg[4] ),
        .I1(\n_0_index_reg[2] ),
        .I2(\n_0_index_reg[3] ),
        .I3(\n_0_index_reg[0] ),
        .I4(x16x20_mode_reg2),
        .I5(\n_0_index_reg[1] ),
        .O(\n_0_addr_reg[3]_i_1__3 ));
LUT6 #(
    .INIT(64'h00000000FCFFCF02)) 
     \addr_reg[4]_i_1__3 
       (.I0(x16x20_mode_reg2),
        .I1(\n_0_index_reg[0] ),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_index_reg[3] ),
        .I4(\n_0_index_reg[2] ),
        .I5(\n_0_index_reg[4] ),
        .O(\n_0_addr_reg[4]_i_1__3 ));
(* SOFT_HLUTNM = "soft_lutpair286" *) 
   LUT5 #(
    .INIT(32'h010A00FA)) 
     \addr_reg[5]_i_1__3 
       (.I0(\n_0_index_reg[4] ),
        .I1(\n_0_index_reg[0] ),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_index_reg[3] ),
        .I4(\n_0_index_reg[2] ),
        .O(\n_0_addr_reg[5]_i_1__3 ));
(* SOFT_HLUTNM = "soft_lutpair283" *) 
   LUT5 #(
    .INIT(32'h00001454)) 
     \addr_reg[6]_i_1__3 
       (.I0(\n_0_index_reg[2] ),
        .I1(\n_0_index_reg[3] ),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_index_reg[0] ),
        .I4(\n_0_index_reg[4] ),
        .O(\n_0_addr_reg[6]_i_1__3 ));
LUT6 #(
    .INIT(64'h460B424A460B424B)) 
     \addr_reg[7]_i_1__3 
       (.I0(\n_0_index_reg[4] ),
        .I1(\n_0_index_reg[2] ),
        .I2(\n_0_index_reg[3] ),
        .I3(\n_0_index_reg[1] ),
        .I4(\n_0_index_reg[0] ),
        .I5(x16x20_mode_reg2),
        .O(\n_0_addr_reg[7]_i_1__3 ));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[0] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_addr_reg[0]_i_1__3 ),
        .Q(\n_0_addr_reg_reg[0] ),
        .R(rst_dclk_reset));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[1] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_addr_reg[1]_i_1__3 ),
        .Q(\n_0_addr_reg_reg[1] ),
        .R(rst_dclk_reset));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[2] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_addr_reg[2]_i_1__3 ),
        .Q(\n_0_addr_reg_reg[2] ),
        .R(rst_dclk_reset));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[3] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_addr_reg[3]_i_1__3 ),
        .Q(\n_0_addr_reg_reg[3] ),
        .R(rst_dclk_reset));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[4] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_addr_reg[4]_i_1__3 ),
        .Q(\n_0_addr_reg_reg[4] ),
        .R(rst_dclk_reset));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[5] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_addr_reg[5]_i_1__3 ),
        .Q(\n_0_addr_reg_reg[5] ),
        .R(rst_dclk_reset));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[6] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_addr_reg[6]_i_1__3 ),
        .Q(\n_0_addr_reg_reg[6] ),
        .R(rst_dclk_reset));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[7] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_addr_reg[7]_i_1__3 ),
        .Q(\n_0_addr_reg_reg[7] ),
        .R(rst_dclk_reset));
LUT4 #(
    .INIT(16'h0A0C)) 
     \di_reg[0]_i_1__3 
       (.I0(\n_0_di_reg[0]_i_2__3 ),
        .I1(\n_0_di_reg[0]_i_3__3 ),
        .I2(\n_0_index_reg[4] ),
        .I3(\n_0_index_reg[3] ),
        .O(\n_0_di_reg[0]_i_1__3 ));
LUT6 #(
    .INIT(64'h0FBF00B00FFF0000)) 
     \di_reg[0]_i_2__3 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_index_reg[2] ),
        .I4(do_reg2[0]),
        .I5(\n_0_index_reg[0] ),
        .O(\n_0_di_reg[0]_i_2__3 ));
LUT6 #(
    .INIT(64'hFF00FD0DFF00DFD0)) 
     \di_reg[0]_i_3__3 
       (.I0(rate_reg2[1]),
        .I1(rate_reg2[0]),
        .I2(\n_0_index_reg[0] ),
        .I3(do_reg2[0]),
        .I4(\n_0_index_reg[2] ),
        .I5(\n_0_index_reg[1] ),
        .O(\n_0_di_reg[0]_i_3__3 ));
LUT6 #(
    .INIT(64'h0044444444E4C444)) 
     \di_reg[10]_i_1__3 
       (.I0(\n_0_index_reg[4] ),
        .I1(do_reg2[10]),
        .I2(\n_0_index_reg[0] ),
        .I3(\n_0_index_reg[2] ),
        .I4(\n_0_index_reg[1] ),
        .I5(\n_0_index_reg[3] ),
        .O(\n_0_di_reg[10]_i_1__3 ));
LUT5 #(
    .INIT(32'h0C0CFA0A)) 
     \di_reg[11]_i_1__3 
       (.I0(\n_0_di_reg[11]_i_2__3 ),
        .I1(\n_0_di_reg[11]_i_3__3 ),
        .I2(\n_0_index_reg[4] ),
        .I3(\n_0_di_reg[11]_i_4__3 ),
        .I4(\n_0_index_reg[3] ),
        .O(\n_0_di_reg[11]_i_1__3 ));
LUT6 #(
    .INIT(64'hFFAAAAAAFEAEAAAA)) 
     \di_reg[11]_i_2__3 
       (.I0(\n_0_di_reg[11]_i_5__3 ),
        .I1(data12),
        .I2(\n_0_index_reg[0] ),
        .I3(do_reg2[11]),
        .I4(\n_0_index_reg[2] ),
        .I5(\n_0_index_reg[1] ),
        .O(\n_0_di_reg[11]_i_2__3 ));
LUT6 #(
    .INIT(64'h0FFF00000BFF0B00)) 
     \di_reg[11]_i_3__3 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_index_reg[2] ),
        .I4(do_reg2[11]),
        .I5(\n_0_index_reg[0] ),
        .O(\n_0_di_reg[11]_i_3__3 ));
LUT6 #(
    .INIT(64'h0F44000000440000)) 
     \di_reg[11]_i_4__3 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_index_reg[2] ),
        .I4(\n_0_index_reg[0] ),
        .I5(do_reg2[11]),
        .O(\n_0_di_reg[11]_i_4__3 ));
LUT6 #(
    .INIT(64'h00000000A8AAABAA)) 
     \di_reg[11]_i_5__3 
       (.I0(do_reg2[11]),
        .I1(\n_0_index_reg[0] ),
        .I2(\n_0_index_reg[1] ),
        .I3(x16x20_mode_reg2),
        .I4(x16_reg2),
        .I5(\n_0_index_reg[2] ),
        .O(\n_0_di_reg[11]_i_5__3 ));
LUT5 #(
    .INIT(32'hCCCCFECE)) 
     \di_reg[12]_i_1__3 
       (.I0(\n_0_di_reg[12]_i_2__3 ),
        .I1(\n_0_di_reg[12]_i_3__3 ),
        .I2(\n_0_index_reg[4] ),
        .I3(\n_0_di_reg[12]_i_4__3 ),
        .I4(\n_0_index_reg[3] ),
        .O(\n_0_di_reg[12]_i_1__3 ));
LUT6 #(
    .INIT(64'hFFFF0000FDFF0D00)) 
     \di_reg[12]_i_2__3 
       (.I0(rate_reg2[1]),
        .I1(rate_reg2[0]),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_index_reg[2] ),
        .I4(do_reg2[12]),
        .I5(\n_0_index_reg[0] ),
        .O(\n_0_di_reg[12]_i_2__3 ));
LUT5 #(
    .INIT(32'h00404040)) 
     \di_reg[12]_i_3__3 
       (.I0(\n_0_index_reg[4] ),
        .I1(\n_0_index_reg[3] ),
        .I2(do_reg2[12]),
        .I3(\n_0_index_reg[2] ),
        .I4(\n_0_index_reg[1] ),
        .O(\n_0_di_reg[12]_i_3__3 ));
LUT6 #(
    .INIT(64'h0F00002000000020)) 
     \di_reg[12]_i_4__3 
       (.I0(rate_reg2[1]),
        .I1(rate_reg2[0]),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_index_reg[2] ),
        .I4(\n_0_index_reg[0] ),
        .I5(do_reg2[12]),
        .O(\n_0_di_reg[12]_i_4__3 ));
(* SOFT_HLUTNM = "soft_lutpair287" *) 
   LUT5 #(
    .INIT(32'hCCCCFECE)) 
     \di_reg[13]_i_1__3 
       (.I0(\n_0_di_reg[13]_i_2__3 ),
        .I1(\n_0_di_reg[13]_i_3__3 ),
        .I2(\n_0_index_reg[4] ),
        .I3(\n_0_di_reg[13]_i_4__3 ),
        .I4(\n_0_index_reg[3] ),
        .O(\n_0_di_reg[13]_i_1__3 ));
LUT6 #(
    .INIT(64'hFFFFFF5D00000008)) 
     \di_reg[13]_i_2__3 
       (.I0(\n_0_index_reg[2] ),
        .I1(rate_reg2[1]),
        .I2(rate_reg2[0]),
        .I3(\n_0_index_reg[1] ),
        .I4(\n_0_index_reg[0] ),
        .I5(do_reg2[13]),
        .O(\n_0_di_reg[13]_i_2__3 ));
LUT5 #(
    .INIT(32'h00404040)) 
     \di_reg[13]_i_3__3 
       (.I0(\n_0_index_reg[4] ),
        .I1(\n_0_index_reg[3] ),
        .I2(do_reg2[13]),
        .I3(\n_0_index_reg[2] ),
        .I4(\n_0_index_reg[1] ),
        .O(\n_0_di_reg[13]_i_3__3 ));
LUT6 #(
    .INIT(64'h0F0000D0000000D0)) 
     \di_reg[13]_i_4__3 
       (.I0(rate_reg2[1]),
        .I1(rate_reg2[0]),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_index_reg[2] ),
        .I4(\n_0_index_reg[0] ),
        .I5(do_reg2[13]),
        .O(\n_0_di_reg[13]_i_4__3 ));
LUT6 #(
    .INIT(64'h00CAA03AACAAAAAA)) 
     \di_reg[14]_i_2__3 
       (.I0(do_reg2[14]),
        .I1(data12),
        .I2(\n_0_index_reg[0] ),
        .I3(\n_0_index_reg[1] ),
        .I4(\n_0_index_reg[3] ),
        .I5(\n_0_index_reg[2] ),
        .O(\n_0_di_reg[14]_i_2__3 ));
LUT5 #(
    .INIT(32'h0000008C)) 
     \di_reg[14]_i_3__3 
       (.I0(do_reg2[14]),
        .I1(\n_0_index_reg[0] ),
        .I2(\n_0_index_reg[2] ),
        .I3(\n_0_index_reg[1] ),
        .I4(\n_0_index_reg[3] ),
        .O(\n_0_di_reg[14]_i_3__3 ));
LUT2 #(
    .INIT(4'hB)) 
     \di_reg[14]_i_4__3 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .O(data12));
LUT6 #(
    .INIT(64'h004444444444C4E4)) 
     \di_reg[15]_i_1__3 
       (.I0(\n_0_index_reg[4] ),
        .I1(do_reg2[15]),
        .I2(\n_0_index_reg[0] ),
        .I3(\n_0_index_reg[2] ),
        .I4(\n_0_index_reg[1] ),
        .I5(\n_0_index_reg[3] ),
        .O(\n_0_di_reg[15]_i_1__3 ));
LUT5 #(
    .INIT(32'hFFE400E4)) 
     \di_reg[1]_i_1__3 
       (.I0(\n_0_index_reg[3] ),
        .I1(\n_0_di_reg[1]_i_2__3 ),
        .I2(\n_0_di_reg[1]_i_3__3 ),
        .I3(\n_0_index_reg[4] ),
        .I4(\n_0_di_reg[1]_i_4__3 ),
        .O(\n_0_di_reg[1]_i_1__3 ));
LUT6 #(
    .INIT(64'hFFF0F000FFBF00B0)) 
     \di_reg[1]_i_2__3 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_index_reg[2] ),
        .I4(do_reg2[1]),
        .I5(\n_0_index_reg[0] ),
        .O(\n_0_di_reg[1]_i_2__3 ));
LUT6 #(
    .INIT(64'h05004444CCCCCCCC)) 
     \di_reg[1]_i_3__3 
       (.I0(\n_0_index_reg[2] ),
        .I1(do_reg2[1]),
        .I2(rate_reg2[0]),
        .I3(rate_reg2[1]),
        .I4(\n_0_index_reg[0] ),
        .I5(\n_0_index_reg[1] ),
        .O(\n_0_di_reg[1]_i_3__3 ));
LUT6 #(
    .INIT(64'h0000000000F04000)) 
     \di_reg[1]_i_4__3 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .I2(\n_0_index_reg[0] ),
        .I3(\n_0_index_reg[2] ),
        .I4(\n_0_index_reg[1] ),
        .I5(\n_0_index_reg[3] ),
        .O(\n_0_di_reg[1]_i_4__3 ));
LUT6 #(
    .INIT(64'hAAAAAAAAAEAAAAAA)) 
     \di_reg[2]_i_1__3 
       (.I0(\n_0_di_reg[2]_i_2__3 ),
        .I1(\n_0_index_reg[4] ),
        .I2(\n_0_index_reg[2] ),
        .I3(\n_0_index_reg[0] ),
        .I4(\n_0_index_reg[1] ),
        .I5(\n_0_index_reg[3] ),
        .O(\n_0_di_reg[2]_i_1__3 ));
LUT6 #(
    .INIT(64'hFFFFFFFF50700000)) 
     \di_reg[2]_i_2__3 
       (.I0(\n_0_index_reg[1] ),
        .I1(\n_0_index_reg[2] ),
        .I2(do_reg2[2]),
        .I3(\n_0_index_reg[0] ),
        .I4(\n_0_di_reg[2]_i_3__3 ),
        .I5(\n_0_di_reg[2]_i_4__3 ),
        .O(\n_0_di_reg[2]_i_2__3 ));
(* SOFT_HLUTNM = "soft_lutpair287" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \di_reg[2]_i_3__3 
       (.I0(\n_0_index_reg[3] ),
        .I1(\n_0_index_reg[4] ),
        .O(\n_0_di_reg[2]_i_3__3 ));
LUT6 #(
    .INIT(64'hA800A200A800AA08)) 
     \di_reg[2]_i_4__3 
       (.I0(\n_0_di_reg[2]_i_5__3 ),
        .I1(\n_0_index_reg[1] ),
        .I2(\n_0_index_reg[2] ),
        .I3(do_reg2[2]),
        .I4(\n_0_index_reg[0] ),
        .I5(data12),
        .O(\n_0_di_reg[2]_i_4__3 ));
(* SOFT_HLUTNM = "soft_lutpair284" *) 
   LUT2 #(
    .INIT(4'h1)) 
     \di_reg[2]_i_5__3 
       (.I0(\n_0_index_reg[4] ),
        .I1(\n_0_index_reg[3] ),
        .O(\n_0_di_reg[2]_i_5__3 ));
LUT6 #(
    .INIT(64'h0504444444E4C4EE)) 
     \di_reg[3]_i_1__3 
       (.I0(\n_0_index_reg[4] ),
        .I1(do_reg2[3]),
        .I2(\n_0_index_reg[0] ),
        .I3(\n_0_index_reg[2] ),
        .I4(\n_0_index_reg[1] ),
        .I5(\n_0_index_reg[3] ),
        .O(\n_0_di_reg[3]_i_1__3 ));
(* SOFT_HLUTNM = "soft_lutpair284" *) 
   LUT5 #(
    .INIT(32'hCCCCFECE)) 
     \di_reg[4]_i_1__3 
       (.I0(\n_0_di_reg[4]_i_2__3 ),
        .I1(\n_0_di_reg[4]_i_3__3 ),
        .I2(\n_0_index_reg[4] ),
        .I3(\n_0_di_reg[4]_i_4__3 ),
        .I4(\n_0_index_reg[3] ),
        .O(\n_0_di_reg[4]_i_1__3 ));
LUT6 #(
    .INIT(64'hFF3F0030FFFE0004)) 
     \di_reg[4]_i_2__3 
       (.I0(x16x20_mode_reg2),
        .I1(data12),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_index_reg[2] ),
        .I4(do_reg2[4]),
        .I5(\n_0_index_reg[0] ),
        .O(\n_0_di_reg[4]_i_2__3 ));
LUT6 #(
    .INIT(64'h0000040044004400)) 
     \di_reg[4]_i_3__3 
       (.I0(\n_0_index_reg[4] ),
        .I1(\n_0_index_reg[3] ),
        .I2(\n_0_index_reg[0] ),
        .I3(do_reg2[4]),
        .I4(\n_0_index_reg[2] ),
        .I5(\n_0_index_reg[1] ),
        .O(\n_0_di_reg[4]_i_3__3 ));
LUT6 #(
    .INIT(64'h00F0FF00004400FF)) 
     \di_reg[4]_i_4__3 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .I2(do_reg2[4]),
        .I3(\n_0_index_reg[1] ),
        .I4(\n_0_index_reg[2] ),
        .I5(\n_0_index_reg[0] ),
        .O(\n_0_di_reg[4]_i_4__3 ));
LUT5 #(
    .INIT(32'hCCCCFECE)) 
     \di_reg[5]_i_1__3 
       (.I0(\n_0_di_reg[5]_i_2__3 ),
        .I1(\n_0_di_reg[5]_i_3__3 ),
        .I2(\n_0_index_reg[4] ),
        .I3(\n_0_di_reg[5]_i_4__3 ),
        .I4(\n_0_index_reg[3] ),
        .O(\n_0_di_reg[5]_i_1__3 ));
LUT5 #(
    .INIT(32'hF0F0F0E0)) 
     \di_reg[5]_i_2__3 
       (.I0(\n_0_index_reg[1] ),
        .I1(\n_0_index_reg[2] ),
        .I2(do_reg2[5]),
        .I3(x16x20_mode_reg2),
        .I4(\n_0_index_reg[0] ),
        .O(\n_0_di_reg[5]_i_2__3 ));
LUT5 #(
    .INIT(32'h00404040)) 
     \di_reg[5]_i_3__3 
       (.I0(\n_0_index_reg[4] ),
        .I1(\n_0_index_reg[3] ),
        .I2(do_reg2[5]),
        .I3(\n_0_index_reg[2] ),
        .I4(\n_0_index_reg[1] ),
        .O(\n_0_di_reg[5]_i_3__3 ));
LUT6 #(
    .INIT(64'h6244620062446244)) 
     \di_reg[5]_i_4__3 
       (.I0(\n_0_index_reg[1] ),
        .I1(\n_0_index_reg[2] ),
        .I2(do_reg2[5]),
        .I3(\n_0_index_reg[0] ),
        .I4(rate_reg2[0]),
        .I5(rate_reg2[1]),
        .O(\n_0_di_reg[5]_i_4__3 ));
LUT5 #(
    .INIT(32'hCCCCFECE)) 
     \di_reg[6]_i_1__3 
       (.I0(\n_0_di_reg[6]_i_2__3 ),
        .I1(\n_0_di_reg[6]_i_3__3 ),
        .I2(\n_0_index_reg[4] ),
        .I3(\n_0_di_reg[6]_i_4__3 ),
        .I4(\n_0_index_reg[3] ),
        .O(\n_0_di_reg[6]_i_1__3 ));
LUT5 #(
    .INIT(32'hF0F0F0E0)) 
     \di_reg[6]_i_2__3 
       (.I0(\n_0_index_reg[1] ),
        .I1(\n_0_index_reg[2] ),
        .I2(do_reg2[6]),
        .I3(x16x20_mode_reg2),
        .I4(\n_0_index_reg[0] ),
        .O(\n_0_di_reg[6]_i_2__3 ));
LUT6 #(
    .INIT(64'h0000404040400040)) 
     \di_reg[6]_i_3__3 
       (.I0(\n_0_index_reg[4] ),
        .I1(\n_0_index_reg[3] ),
        .I2(do_reg2[6]),
        .I3(\n_0_index_reg[0] ),
        .I4(\n_0_index_reg[2] ),
        .I5(\n_0_index_reg[1] ),
        .O(\n_0_di_reg[6]_i_3__3 ));
LUT6 #(
    .INIT(64'h0FF4000000F40000)) 
     \di_reg[6]_i_4__3 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_index_reg[2] ),
        .I4(\n_0_index_reg[0] ),
        .I5(do_reg2[6]),
        .O(\n_0_di_reg[6]_i_4__3 ));
LUT6 #(
    .INIT(64'h0044444544E4C444)) 
     \di_reg[7]_i_1__3 
       (.I0(\n_0_index_reg[4] ),
        .I1(do_reg2[7]),
        .I2(\n_0_index_reg[0] ),
        .I3(\n_0_index_reg[2] ),
        .I4(\n_0_index_reg[1] ),
        .I5(\n_0_index_reg[3] ),
        .O(\n_0_di_reg[7]_i_1__3 ));
LUT6 #(
    .INIT(64'h0044444444E4C444)) 
     \di_reg[8]_i_1__3 
       (.I0(\n_0_index_reg[4] ),
        .I1(do_reg2[8]),
        .I2(\n_0_index_reg[0] ),
        .I3(\n_0_index_reg[2] ),
        .I4(\n_0_index_reg[1] ),
        .I5(\n_0_index_reg[3] ),
        .O(\n_0_di_reg[8]_i_1__3 ));
LUT6 #(
    .INIT(64'h0070FFF0007000F0)) 
     \di_reg[9]_i_1__3 
       (.I0(\n_0_index_reg[1] ),
        .I1(\n_0_index_reg[2] ),
        .I2(do_reg2[9]),
        .I3(\n_0_index_reg[4] ),
        .I4(\n_0_index_reg[3] ),
        .I5(\n_0_di_reg[9]_i_2__3 ),
        .O(\n_0_di_reg[9]_i_1__3 ));
LUT6 #(
    .INIT(64'h0FFB000000FB0000)) 
     \di_reg[9]_i_2__3 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_index_reg[2] ),
        .I4(\n_0_index_reg[0] ),
        .I5(do_reg2[9]),
        .O(\n_0_di_reg[9]_i_2__3 ));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[0] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_di_reg[0]_i_1__3 ),
        .Q(\n_0_di_reg_reg[0] ),
        .R(rst_dclk_reset));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[10] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_di_reg[10]_i_1__3 ),
        .Q(\n_0_di_reg_reg[10] ),
        .R(rst_dclk_reset));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[11] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_di_reg[11]_i_1__3 ),
        .Q(\n_0_di_reg_reg[11] ),
        .R(rst_dclk_reset));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[12] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_di_reg[12]_i_1__3 ),
        .Q(\n_0_di_reg_reg[12] ),
        .R(rst_dclk_reset));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[13] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_di_reg[13]_i_1__3 ),
        .Q(\n_0_di_reg_reg[13] ),
        .R(rst_dclk_reset));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[14] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_di_reg_reg[14]_i_1__3 ),
        .Q(\n_0_di_reg_reg[14] ),
        .R(rst_dclk_reset));
MUXF7 \di_reg_reg[14]_i_1__3 
       (.I0(\n_0_di_reg[14]_i_2__3 ),
        .I1(\n_0_di_reg[14]_i_3__3 ),
        .O(\n_0_di_reg_reg[14]_i_1__3 ),
        .S(\n_0_index_reg[4] ));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[15] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_di_reg[15]_i_1__3 ),
        .Q(\n_0_di_reg_reg[15] ),
        .R(rst_dclk_reset));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[1] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_di_reg[1]_i_1__3 ),
        .Q(\n_0_di_reg_reg[1] ),
        .R(rst_dclk_reset));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[2] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_di_reg[2]_i_1__3 ),
        .Q(\n_0_di_reg_reg[2] ),
        .R(rst_dclk_reset));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[3] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_di_reg[3]_i_1__3 ),
        .Q(\n_0_di_reg_reg[3] ),
        .R(rst_dclk_reset));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[4] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_di_reg[4]_i_1__3 ),
        .Q(\n_0_di_reg_reg[4] ),
        .R(rst_dclk_reset));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[5] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_di_reg[5]_i_1__3 ),
        .Q(\n_0_di_reg_reg[5] ),
        .R(rst_dclk_reset));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[6] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_di_reg[6]_i_1__3 ),
        .Q(\n_0_di_reg_reg[6] ),
        .R(rst_dclk_reset));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[7] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_di_reg[7]_i_1__3 ),
        .Q(\n_0_di_reg_reg[7] ),
        .R(rst_dclk_reset));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[8] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_di_reg[8]_i_1__3 ),
        .Q(\n_0_di_reg_reg[8] ),
        .R(rst_dclk_reset));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[9] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_di_reg[9]_i_1__3 ),
        .Q(\n_0_di_reg_reg[9] ),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE \do_reg1_reg[0] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(ext_ch_gt_drpdo[0]),
        .Q(do_reg1[0]),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE \do_reg1_reg[10] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(ext_ch_gt_drpdo[10]),
        .Q(do_reg1[10]),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE \do_reg1_reg[11] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(ext_ch_gt_drpdo[11]),
        .Q(do_reg1[11]),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE \do_reg1_reg[12] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(ext_ch_gt_drpdo[12]),
        .Q(do_reg1[12]),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE \do_reg1_reg[13] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(ext_ch_gt_drpdo[13]),
        .Q(do_reg1[13]),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE \do_reg1_reg[14] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(ext_ch_gt_drpdo[14]),
        .Q(do_reg1[14]),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE \do_reg1_reg[15] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(ext_ch_gt_drpdo[15]),
        .Q(do_reg1[15]),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE \do_reg1_reg[1] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(ext_ch_gt_drpdo[1]),
        .Q(do_reg1[1]),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE \do_reg1_reg[2] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(ext_ch_gt_drpdo[2]),
        .Q(do_reg1[2]),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE \do_reg1_reg[3] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(ext_ch_gt_drpdo[3]),
        .Q(do_reg1[3]),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE \do_reg1_reg[4] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(ext_ch_gt_drpdo[4]),
        .Q(do_reg1[4]),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE \do_reg1_reg[5] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(ext_ch_gt_drpdo[5]),
        .Q(do_reg1[5]),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE \do_reg1_reg[6] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(ext_ch_gt_drpdo[6]),
        .Q(do_reg1[6]),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE \do_reg1_reg[7] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(ext_ch_gt_drpdo[7]),
        .Q(do_reg1[7]),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE \do_reg1_reg[8] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(ext_ch_gt_drpdo[8]),
        .Q(do_reg1[8]),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE \do_reg1_reg[9] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(ext_ch_gt_drpdo[9]),
        .Q(do_reg1[9]),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE \do_reg2_reg[0] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(do_reg1[0]),
        .Q(do_reg2[0]),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE \do_reg2_reg[10] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(do_reg1[10]),
        .Q(do_reg2[10]),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE \do_reg2_reg[11] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(do_reg1[11]),
        .Q(do_reg2[11]),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE \do_reg2_reg[12] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(do_reg1[12]),
        .Q(do_reg2[12]),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE \do_reg2_reg[13] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(do_reg1[13]),
        .Q(do_reg2[13]),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE \do_reg2_reg[14] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(do_reg1[14]),
        .Q(do_reg2[14]),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE \do_reg2_reg[15] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(do_reg1[15]),
        .Q(do_reg2[15]),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE \do_reg2_reg[1] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(do_reg1[1]),
        .Q(do_reg2[1]),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE \do_reg2_reg[2] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(do_reg1[2]),
        .Q(do_reg2[2]),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE \do_reg2_reg[3] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(do_reg1[3]),
        .Q(do_reg2[3]),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE \do_reg2_reg[4] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(do_reg1[4]),
        .Q(do_reg2[4]),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE \do_reg2_reg[5] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(do_reg1[5]),
        .Q(do_reg2[5]),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE \do_reg2_reg[6] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(do_reg1[6]),
        .Q(do_reg2[6]),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE \do_reg2_reg[7] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(do_reg1[7]),
        .Q(do_reg2[7]),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE \do_reg2_reg[8] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(do_reg1[8]),
        .Q(do_reg2[8]),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE \do_reg2_reg[9] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(do_reg1[9]),
        .Q(do_reg2[9]),
        .R(rst_dclk_reset));
LUT6 #(
    .INIT(64'h0000000000000100)) 
     done_i_1__4
       (.I0(DRP_FSM[3]),
        .I1(DRP_FSM[2]),
        .I2(DRP_FSM[6]),
        .I3(DRP_FSM[0]),
        .I4(start_reg2),
        .I5(\n_0_fsm[0]_i_4__9 ),
        .O(n_0_done_i_1__4));
FDRE #(
    .INIT(1'b0)) 
     done_reg
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(n_0_done_i_1__4),
        .Q(DRP_DONE),
        .R(rst_dclk_reset));
LUT6 #(
    .INIT(64'hEEEEEEEEEEEEEEEA)) 
     \fsm[0]_i_1__10 
       (.I0(\n_0_fsm[0]_i_2__9 ),
        .I1(DRP_FSM[6]),
        .I2(fsm1),
        .I3(DRP_FSM[2]),
        .I4(DRP_FSM[3]),
        .I5(\n_0_fsm[0]_i_4__9 ),
        .O(\n_0_fsm[0]_i_1__10 ));
LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFEEA)) 
     \fsm[0]_i_2__9 
       (.I0(\n_0_fsm[0]_i_5__9 ),
        .I1(DRP_FSM[2]),
        .I2(DRP_FSM[1]),
        .I3(DRP_FSM[4]),
        .I4(DRP_FSM[5]),
        .I5(DRP_FSM[3]),
        .O(\n_0_fsm[0]_i_2__9 ));
LUT6 #(
    .INIT(64'h0400000104000000)) 
     \fsm[0]_i_3__9 
       (.I0(\n_0_index_reg[1] ),
        .I1(\n_0_index_reg[4] ),
        .I2(\n_0_index_reg[3] ),
        .I3(\n_0_index_reg[0] ),
        .I4(\n_0_index_reg[2] ),
        .I5(x16x20_mode_reg2),
        .O(fsm1));
(* SOFT_HLUTNM = "soft_lutpair290" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     \fsm[0]_i_4__9 
       (.I0(DRP_FSM[5]),
        .I1(DRP_FSM[4]),
        .I2(DRP_FSM[1]),
        .O(\n_0_fsm[0]_i_4__9 ));
LUT6 #(
    .INIT(64'hCCCCCCCCCCCCCCC7)) 
     \fsm[0]_i_5__9 
       (.I0(start_reg2),
        .I1(DRP_FSM[0]),
        .I2(DRP_FSM[6]),
        .I3(DRP_FSM[2]),
        .I4(DRP_FSM[3]),
        .I5(\n_0_fsm[0]_i_4__9 ),
        .O(\n_0_fsm[0]_i_5__9 ));
LUT6 #(
    .INIT(64'h10100000FF000000)) 
     \fsm[1]_i_1__10 
       (.I0(DRP_FSM[6]),
        .I1(DRP_FSM[1]),
        .I2(start_reg2),
        .I3(\n_0_fsm[1]_i_2__9 ),
        .I4(\n_0_fsm[1]_i_3__9 ),
        .I5(DRP_FSM[0]),
        .O(\n_0_fsm[1]_i_1__10 ));
LUT5 #(
    .INIT(32'h0055CF00)) 
     \fsm[1]_i_2__9 
       (.I0(fsm1),
        .I1(load_cnt[1]),
        .I2(load_cnt[0]),
        .I3(DRP_FSM[1]),
        .I4(DRP_FSM[6]),
        .O(\n_0_fsm[1]_i_2__9 ));
(* SOFT_HLUTNM = "soft_lutpair291" *) 
   LUT4 #(
    .INIT(16'h0001)) 
     \fsm[1]_i_3__9 
       (.I0(DRP_FSM[3]),
        .I1(DRP_FSM[2]),
        .I2(DRP_FSM[5]),
        .I3(DRP_FSM[4]),
        .O(\n_0_fsm[1]_i_3__9 ));
LUT6 #(
    .INIT(64'h0000000000001000)) 
     \fsm[2]_i_1__10 
       (.I0(DRP_FSM[4]),
        .I1(DRP_FSM[5]),
        .I2(DRP_FSM[1]),
        .I3(load_cnt[0]),
        .I4(load_cnt[1]),
        .I5(\n_0_fsm[2]_i_2__8 ),
        .O(\n_0_fsm[2]_i_1__10 ));
(* SOFT_HLUTNM = "soft_lutpair288" *) 
   LUT4 #(
    .INIT(16'hFFFE)) 
     \fsm[2]_i_2__8 
       (.I0(DRP_FSM[6]),
        .I1(DRP_FSM[2]),
        .I2(DRP_FSM[3]),
        .I3(DRP_FSM[0]),
        .O(\n_0_fsm[2]_i_2__8 ));
LUT5 #(
    .INIT(32'h00010300)) 
     \fsm[3]_i_1__10 
       (.I0(rdy_reg2),
        .I1(\n_0_fsm[4]_i_2__9 ),
        .I2(DRP_FSM[6]),
        .I3(DRP_FSM[2]),
        .I4(DRP_FSM[3]),
        .O(\n_0_fsm[3]_i_1__10 ));
LUT5 #(
    .INIT(32'h00001000)) 
     \fsm[4]_i_1__10 
       (.I0(DRP_FSM[2]),
        .I1(DRP_FSM[6]),
        .I2(DRP_FSM[3]),
        .I3(rdy_reg2),
        .I4(\n_0_fsm[4]_i_2__9 ),
        .O(\n_0_fsm[4]_i_1__10 ));
(* SOFT_HLUTNM = "soft_lutpair290" *) 
   LUT4 #(
    .INIT(16'hFFFE)) 
     \fsm[4]_i_2__9 
       (.I0(DRP_FSM[1]),
        .I1(DRP_FSM[4]),
        .I2(DRP_FSM[5]),
        .I3(DRP_FSM[0]),
        .O(\n_0_fsm[4]_i_2__9 ));
LUT6 #(
    .INIT(64'h0000000100030000)) 
     \fsm[5]_i_1__5 
       (.I0(rdy_reg2),
        .I1(DRP_FSM[0]),
        .I2(\n_0_fsm[6]_i_2__4 ),
        .I3(DRP_FSM[1]),
        .I4(DRP_FSM[4]),
        .I5(DRP_FSM[5]),
        .O(\n_0_fsm[5]_i_1__5 ));
LUT6 #(
    .INIT(64'h0000000000000020)) 
     \fsm[6]_i_1__4 
       (.I0(DRP_FSM[5]),
        .I1(DRP_FSM[4]),
        .I2(rdy_reg2),
        .I3(DRP_FSM[1]),
        .I4(DRP_FSM[0]),
        .I5(\n_0_fsm[6]_i_2__4 ),
        .O(\n_0_fsm[6]_i_1__4 ));
(* SOFT_HLUTNM = "soft_lutpair289" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     \fsm[6]_i_2__4 
       (.I0(DRP_FSM[3]),
        .I1(DRP_FSM[2]),
        .I2(DRP_FSM[6]),
        .O(\n_0_fsm[6]_i_2__4 ));
FDSE #(
    .INIT(1'b1)) 
     \fsm_reg[0] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_fsm[0]_i_1__10 ),
        .Q(DRP_FSM[0]),
        .S(rst_dclk_reset));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[1] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_fsm[1]_i_1__10 ),
        .Q(DRP_FSM[1]),
        .R(rst_dclk_reset));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[2] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_fsm[2]_i_1__10 ),
        .Q(DRP_FSM[2]),
        .R(rst_dclk_reset));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[3] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_fsm[3]_i_1__10 ),
        .Q(DRP_FSM[3]),
        .R(rst_dclk_reset));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[4] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_fsm[4]_i_1__10 ),
        .Q(DRP_FSM[4]),
        .R(rst_dclk_reset));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[5] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_fsm[5]_i_1__5 ),
        .Q(DRP_FSM[5]),
        .R(rst_dclk_reset));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[6] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_fsm[6]_i_1__4 ),
        .Q(DRP_FSM[6]),
        .R(rst_dclk_reset));
(* SOFT_HLUTNM = "soft_lutpair294" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_10__5 
       (.I0(ext_ch_gt_drpdi[15]),
        .I1(\n_0_di_reg_reg[15] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[15]));
(* SOFT_HLUTNM = "soft_lutpair302" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_11__1 
       (.I0(ext_ch_gt_drpdi[14]),
        .I1(\n_0_di_reg_reg[14] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[14]));
(* SOFT_HLUTNM = "soft_lutpair292" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_12__3 
       (.I0(ext_ch_gt_drpdi[13]),
        .I1(\n_0_di_reg_reg[13] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[13]));
(* SOFT_HLUTNM = "soft_lutpair297" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_13__3 
       (.I0(ext_ch_gt_drpdi[12]),
        .I1(\n_0_di_reg_reg[12] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[12]));
(* SOFT_HLUTNM = "soft_lutpair300" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_14__3 
       (.I0(ext_ch_gt_drpdi[11]),
        .I1(\n_0_di_reg_reg[11] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[11]));
(* SOFT_HLUTNM = "soft_lutpair296" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_15__3 
       (.I0(ext_ch_gt_drpdi[10]),
        .I1(\n_0_di_reg_reg[10] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[10]));
(* SOFT_HLUTNM = "soft_lutpair303" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_16__3 
       (.I0(ext_ch_gt_drpdi[9]),
        .I1(\n_0_di_reg_reg[9] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[9]));
LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_17__3 
       (.I0(ext_ch_gt_drpdi[8]),
        .I1(\n_0_di_reg_reg[8] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[8]));
(* SOFT_HLUTNM = "soft_lutpair298" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_18__3 
       (.I0(ext_ch_gt_drpdi[7]),
        .I1(\n_0_di_reg_reg[7] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[7]));
(* SOFT_HLUTNM = "soft_lutpair299" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_19__3 
       (.I0(ext_ch_gt_drpdi[6]),
        .I1(\n_0_di_reg_reg[6] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[6]));
(* SOFT_HLUTNM = "soft_lutpair303" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_20__3 
       (.I0(ext_ch_gt_drpdi[5]),
        .I1(\n_0_di_reg_reg[5] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[5]));
(* SOFT_HLUTNM = "soft_lutpair301" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_21__3 
       (.I0(ext_ch_gt_drpdi[4]),
        .I1(\n_0_di_reg_reg[4] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[4]));
(* SOFT_HLUTNM = "soft_lutpair302" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_22__3 
       (.I0(ext_ch_gt_drpdi[3]),
        .I1(\n_0_di_reg_reg[3] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[3]));
(* SOFT_HLUTNM = "soft_lutpair301" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_23__3 
       (.I0(ext_ch_gt_drpdi[2]),
        .I1(\n_0_di_reg_reg[2] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[2]));
(* SOFT_HLUTNM = "soft_lutpair300" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_24__3 
       (.I0(ext_ch_gt_drpdi[1]),
        .I1(\n_0_di_reg_reg[1] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[1]));
(* SOFT_HLUTNM = "soft_lutpair293" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_25__3 
       (.I0(ext_ch_gt_drpdi[0]),
        .I1(\n_0_di_reg_reg[0] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[0]));
LUT6 #(
    .INIT(64'hAAAAAAAA00030300)) 
     \gth_channel.gthe2_channel_i_i_2__3 
       (.I0(ext_ch_gt_drpen),
        .I1(\n_0_gth_channel.gthe2_channel_i_i_52__1 ),
        .I2(DRP_FSM[1]),
        .I3(DRP_FSM[4]),
        .I4(DRP_FSM[2]),
        .I5(DRP_FSM[0]),
        .O(O1));
LUT6 #(
    .INIT(64'hAAAAAAAA00000030)) 
     \gth_channel.gthe2_channel_i_i_3__3 
       (.I0(ext_ch_gt_drpwe),
        .I1(DRP_FSM[2]),
        .I2(DRP_FSM[4]),
        .I3(DRP_FSM[1]),
        .I4(\n_0_gth_channel.gthe2_channel_i_i_52__1 ),
        .I5(DRP_FSM[0]),
        .O(O2));
(* SOFT_HLUTNM = "soft_lutpair292" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_43__5 
       (.I0(DRP_FSM[0]),
        .I1(ext_ch_gt_drpaddr[8]),
        .O(DRPADDR[8]));
(* SOFT_HLUTNM = "soft_lutpair295" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_44__5 
       (.I0(ext_ch_gt_drpaddr[7]),
        .I1(\n_0_addr_reg_reg[7] ),
        .I2(DRP_FSM[0]),
        .O(DRPADDR[7]));
(* SOFT_HLUTNM = "soft_lutpair299" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_45__1 
       (.I0(ext_ch_gt_drpaddr[6]),
        .I1(\n_0_addr_reg_reg[6] ),
        .I2(DRP_FSM[0]),
        .O(DRPADDR[6]));
(* SOFT_HLUTNM = "soft_lutpair298" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_46__3 
       (.I0(ext_ch_gt_drpaddr[5]),
        .I1(\n_0_addr_reg_reg[5] ),
        .I2(DRP_FSM[0]),
        .O(DRPADDR[5]));
(* SOFT_HLUTNM = "soft_lutpair297" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_47__3 
       (.I0(ext_ch_gt_drpaddr[4]),
        .I1(\n_0_addr_reg_reg[4] ),
        .I2(DRP_FSM[0]),
        .O(DRPADDR[4]));
(* SOFT_HLUTNM = "soft_lutpair296" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_48__3 
       (.I0(ext_ch_gt_drpaddr[3]),
        .I1(\n_0_addr_reg_reg[3] ),
        .I2(DRP_FSM[0]),
        .O(DRPADDR[3]));
(* SOFT_HLUTNM = "soft_lutpair295" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_49__3 
       (.I0(ext_ch_gt_drpaddr[2]),
        .I1(\n_0_addr_reg_reg[2] ),
        .I2(DRP_FSM[0]),
        .O(DRPADDR[2]));
(* SOFT_HLUTNM = "soft_lutpair294" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_50__3 
       (.I0(ext_ch_gt_drpaddr[1]),
        .I1(\n_0_addr_reg_reg[1] ),
        .I2(DRP_FSM[0]),
        .O(DRPADDR[1]));
(* SOFT_HLUTNM = "soft_lutpair293" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_51__3 
       (.I0(ext_ch_gt_drpaddr[0]),
        .I1(\n_0_addr_reg_reg[0] ),
        .I2(DRP_FSM[0]),
        .O(DRPADDR[0]));
(* SOFT_HLUTNM = "soft_lutpair288" *) 
   LUT4 #(
    .INIT(16'hFFFE)) 
     \gth_channel.gthe2_channel_i_i_52__1 
       (.I0(DRP_FSM[3]),
        .I1(DRP_FSM[6]),
        .I2(DRP_FSM[5]),
        .I3(DRP_FSM[0]),
        .O(\n_0_gth_channel.gthe2_channel_i_i_52__1 ));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE gtxreset_reg1_reg
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(rst_gtreset),
        .Q(gtxreset_reg1),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE gtxreset_reg2_reg
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(gtxreset_reg1),
        .Q(gtxreset_reg2),
        .R(rst_dclk_reset));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     \index[0]_i_1__4 
       (.I0(\n_0_index_reg[0] ),
        .I1(DRP_FSM[1]),
        .I2(DRP_FSM[4]),
        .I3(DRP_FSM[5]),
        .I4(DRP_FSM[0]),
        .I5(\n_0_index[4]_i_4__3 ),
        .O(\n_0_index[0]_i_1__4 ));
LUT6 #(
    .INIT(64'h0000000000010100)) 
     \index[1]_i_1__4 
       (.I0(DRP_FSM[0]),
        .I1(\n_0_index[1]_i_2__3 ),
        .I2(DRP_FSM[1]),
        .I3(\n_0_index_reg[0] ),
        .I4(\n_0_index_reg[1] ),
        .I5(\n_0_index[4]_i_4__3 ),
        .O(\n_0_index[1]_i_1__4 ));
(* SOFT_HLUTNM = "soft_lutpair291" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \index[1]_i_2__3 
       (.I0(DRP_FSM[4]),
        .I1(DRP_FSM[5]),
        .O(\n_0_index[1]_i_2__3 ));
(* SOFT_HLUTNM = "soft_lutpair285" *) 
   LUT5 #(
    .INIT(32'h01111000)) 
     \index[2]_i_1__4 
       (.I0(\n_0_fsm[4]_i_2__9 ),
        .I1(\n_0_index[4]_i_4__3 ),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_index_reg[0] ),
        .I4(\n_0_index_reg[2] ),
        .O(\n_0_index[2]_i_1__4 ));
LUT6 #(
    .INIT(64'h0111111110000000)) 
     \index[3]_i_1__3 
       (.I0(\n_0_fsm[4]_i_2__9 ),
        .I1(\n_0_index[4]_i_4__3 ),
        .I2(\n_0_index_reg[0] ),
        .I3(\n_0_index_reg[1] ),
        .I4(\n_0_index_reg[2] ),
        .I5(\n_0_index_reg[3] ),
        .O(\n_0_index[3]_i_1__3 ));
LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFEFA)) 
     \index[4]_i_1__3 
       (.I0(\n_0_index[4]_i_3__3 ),
        .I1(DRP_FSM[2]),
        .I2(DRP_FSM[6]),
        .I3(DRP_FSM[3]),
        .I4(DRP_FSM[4]),
        .I5(DRP_FSM[5]),
        .O(\n_0_index[4]_i_1__3 ));
LUT6 #(
    .INIT(64'h0111111110000000)) 
     \index[4]_i_2__3 
       (.I0(\n_0_fsm[4]_i_2__9 ),
        .I1(\n_0_index[4]_i_4__3 ),
        .I2(\n_0_index_reg[2] ),
        .I3(\n_0_index[4]_i_5__3 ),
        .I4(\n_0_index_reg[3] ),
        .I5(\n_0_index_reg[4] ),
        .O(\n_0_index[4]_i_2__3 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFE0001)) 
     \index[4]_i_3__3 
       (.I0(DRP_FSM[3]),
        .I1(DRP_FSM[2]),
        .I2(DRP_FSM[5]),
        .I3(DRP_FSM[4]),
        .I4(DRP_FSM[1]),
        .I5(DRP_FSM[0]),
        .O(\n_0_index[4]_i_3__3 ));
(* SOFT_HLUTNM = "soft_lutpair289" *) 
   LUT4 #(
    .INIT(16'hFFFD)) 
     \index[4]_i_4__3 
       (.I0(DRP_FSM[6]),
        .I1(fsm1),
        .I2(DRP_FSM[3]),
        .I3(DRP_FSM[2]),
        .O(\n_0_index[4]_i_4__3 ));
(* SOFT_HLUTNM = "soft_lutpair285" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \index[4]_i_5__3 
       (.I0(\n_0_index_reg[0] ),
        .I1(\n_0_index_reg[1] ),
        .O(\n_0_index[4]_i_5__3 ));
FDRE #(
    .INIT(1'b0)) 
     \index_reg[0] 
       (.C(pipe_dclk_in),
        .CE(\n_0_index[4]_i_1__3 ),
        .D(\n_0_index[0]_i_1__4 ),
        .Q(\n_0_index_reg[0] ),
        .R(rst_dclk_reset));
FDRE #(
    .INIT(1'b0)) 
     \index_reg[1] 
       (.C(pipe_dclk_in),
        .CE(\n_0_index[4]_i_1__3 ),
        .D(\n_0_index[1]_i_1__4 ),
        .Q(\n_0_index_reg[1] ),
        .R(rst_dclk_reset));
FDRE #(
    .INIT(1'b0)) 
     \index_reg[2] 
       (.C(pipe_dclk_in),
        .CE(\n_0_index[4]_i_1__3 ),
        .D(\n_0_index[2]_i_1__4 ),
        .Q(\n_0_index_reg[2] ),
        .R(rst_dclk_reset));
FDRE #(
    .INIT(1'b0)) 
     \index_reg[3] 
       (.C(pipe_dclk_in),
        .CE(\n_0_index[4]_i_1__3 ),
        .D(\n_0_index[3]_i_1__3 ),
        .Q(\n_0_index_reg[3] ),
        .R(rst_dclk_reset));
FDRE #(
    .INIT(1'b0)) 
     \index_reg[4] 
       (.C(pipe_dclk_in),
        .CE(\n_0_index[4]_i_1__3 ),
        .D(\n_0_index[4]_i_2__3 ),
        .Q(\n_0_index_reg[4] ),
        .R(rst_dclk_reset));
LUT5 #(
    .INIT(32'h00000100)) 
     \load_cnt[0]_i_1__4 
       (.I0(load_cnt[1]),
        .I1(\n_0_gth_channel.gthe2_channel_i_i_52__1 ),
        .I2(DRP_FSM[4]),
        .I3(DRP_FSM[1]),
        .I4(DRP_FSM[2]),
        .O(\n_0_load_cnt[0]_i_1__4 ));
FDRE #(
    .INIT(1'b0)) 
     \load_cnt_reg[0] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_load_cnt[0]_i_1__4 ),
        .Q(load_cnt[0]),
        .R(rst_dclk_reset));
FDRE #(
    .INIT(1'b0)) 
     \load_cnt_reg[1] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(load_cnt[1]),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE \rate_reg1_reg[0] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(DRP_RATE[0]),
        .Q(rate_reg1[0]),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE \rate_reg1_reg[1] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(DRP_RATE[1]),
        .Q(rate_reg1[1]),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE \rate_reg2_reg[0] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(rate_reg1[0]),
        .Q(rate_reg2[0]),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE \rate_reg2_reg[1] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(rate_reg1[1]),
        .Q(rate_reg2[1]),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE rdy_reg1_reg
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(ext_ch_gt_drprdy),
        .Q(rdy_reg1),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE rdy_reg2_reg
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(rdy_reg1),
        .Q(rdy_reg2),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE start_reg1_reg
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(DRP_START),
        .Q(start_reg1),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE start_reg2_reg
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(start_reg1),
        .Q(start_reg2),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE x16_reg1_reg
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(DRP_X16),
        .Q(x16_reg1),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE x16_reg2_reg
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(x16_reg1),
        .Q(x16_reg2),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE x16x20_mode_reg1_reg
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(DRP_X16X20_MODE),
        .Q(x16x20_mode_reg1),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE x16x20_mode_reg2_reg
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(x16x20_mode_reg1),
        .Q(x16x20_mode_reg2),
        .R(rst_dclk_reset));
endmodule

(* ORIG_REF_NAME = "vc709_pcie_x8_gen3_pipe_drp" *) 
module vc709_pcie_x8_gen3vc709_pcie_x8_gen3_pipe_drp_29
   (DRPADDR,
    DRP_FSM,
    O1,
    O2,
    DRPDI,
    DRP_DONE,
    ext_ch_gt_drpaddr,
    ext_ch_gt_drpen,
    ext_ch_gt_drpwe,
    ext_ch_gt_drpdi,
    rst_dclk_reset,
    DRP_X16X20_MODE,
    pipe_dclk_in,
    ext_ch_gt_drprdy,
    DRP_START,
    DRP_RATE,
    DRP_X16,
    ext_ch_gt_drpdo,
    rst_gtreset);
  output [8:0]DRPADDR;
  output [6:0]DRP_FSM;
  output O1;
  output O2;
  output [15:0]DRPDI;
  output DRP_DONE;
  input [8:0]ext_ch_gt_drpaddr;
  input [0:0]ext_ch_gt_drpen;
  input [0:0]ext_ch_gt_drpwe;
  input [15:0]ext_ch_gt_drpdi;
  input rst_dclk_reset;
  input DRP_X16X20_MODE;
  input pipe_dclk_in;
  input [0:0]ext_ch_gt_drprdy;
  input DRP_START;
  input [1:0]DRP_RATE;
  input DRP_X16;
  input [15:0]ext_ch_gt_drpdo;
  input rst_gtreset;

  wire \<const0> ;
  wire \<const1> ;
  wire [8:0]DRPADDR;
  wire [15:0]DRPDI;
  wire DRP_DONE;
  wire [6:0]DRP_FSM;
  wire [1:0]DRP_RATE;
  wire DRP_START;
  wire DRP_X16;
  wire DRP_X16X20_MODE;
  wire O1;
  wire O2;
  wire [14:14]data12;
  wire [15:0]do_reg1;
  wire [15:0]do_reg2;
  wire [8:0]ext_ch_gt_drpaddr;
  wire [15:0]ext_ch_gt_drpdi;
  wire [15:0]ext_ch_gt_drpdo;
  wire [0:0]ext_ch_gt_drpen;
  wire [0:0]ext_ch_gt_drprdy;
  wire [0:0]ext_ch_gt_drpwe;
  wire fsm1;
  wire gtxreset_reg1;
  wire gtxreset_reg2;
  wire [1:0]load_cnt;
  wire \n_0_addr_reg[0]_i_1__2 ;
  wire \n_0_addr_reg[1]_i_1__2 ;
  wire \n_0_addr_reg[2]_i_1__2 ;
  wire \n_0_addr_reg[3]_i_1__2 ;
  wire \n_0_addr_reg[4]_i_1__2 ;
  wire \n_0_addr_reg[5]_i_1__2 ;
  wire \n_0_addr_reg[6]_i_1__2 ;
  wire \n_0_addr_reg[7]_i_1__2 ;
  wire \n_0_addr_reg_reg[0] ;
  wire \n_0_addr_reg_reg[1] ;
  wire \n_0_addr_reg_reg[2] ;
  wire \n_0_addr_reg_reg[3] ;
  wire \n_0_addr_reg_reg[4] ;
  wire \n_0_addr_reg_reg[5] ;
  wire \n_0_addr_reg_reg[6] ;
  wire \n_0_addr_reg_reg[7] ;
  wire \n_0_di_reg[0]_i_1__2 ;
  wire \n_0_di_reg[0]_i_2__2 ;
  wire \n_0_di_reg[0]_i_3__2 ;
  wire \n_0_di_reg[10]_i_1__2 ;
  wire \n_0_di_reg[11]_i_1__2 ;
  wire \n_0_di_reg[11]_i_2__2 ;
  wire \n_0_di_reg[11]_i_3__2 ;
  wire \n_0_di_reg[11]_i_4__2 ;
  wire \n_0_di_reg[11]_i_5__2 ;
  wire \n_0_di_reg[12]_i_1__2 ;
  wire \n_0_di_reg[12]_i_2__2 ;
  wire \n_0_di_reg[12]_i_3__2 ;
  wire \n_0_di_reg[12]_i_4__2 ;
  wire \n_0_di_reg[13]_i_1__2 ;
  wire \n_0_di_reg[13]_i_2__2 ;
  wire \n_0_di_reg[13]_i_3__2 ;
  wire \n_0_di_reg[13]_i_4__2 ;
  wire \n_0_di_reg[14]_i_2__2 ;
  wire \n_0_di_reg[14]_i_3__2 ;
  wire \n_0_di_reg[15]_i_1__2 ;
  wire \n_0_di_reg[1]_i_1__2 ;
  wire \n_0_di_reg[1]_i_2__2 ;
  wire \n_0_di_reg[1]_i_3__2 ;
  wire \n_0_di_reg[1]_i_4__2 ;
  wire \n_0_di_reg[2]_i_1__2 ;
  wire \n_0_di_reg[2]_i_2__2 ;
  wire \n_0_di_reg[2]_i_3__2 ;
  wire \n_0_di_reg[2]_i_4__2 ;
  wire \n_0_di_reg[2]_i_5__2 ;
  wire \n_0_di_reg[3]_i_1__2 ;
  wire \n_0_di_reg[4]_i_1__2 ;
  wire \n_0_di_reg[4]_i_2__2 ;
  wire \n_0_di_reg[4]_i_3__2 ;
  wire \n_0_di_reg[4]_i_4__2 ;
  wire \n_0_di_reg[5]_i_1__2 ;
  wire \n_0_di_reg[5]_i_2__2 ;
  wire \n_0_di_reg[5]_i_3__2 ;
  wire \n_0_di_reg[5]_i_4__2 ;
  wire \n_0_di_reg[6]_i_1__2 ;
  wire \n_0_di_reg[6]_i_2__2 ;
  wire \n_0_di_reg[6]_i_3__2 ;
  wire \n_0_di_reg[6]_i_4__2 ;
  wire \n_0_di_reg[7]_i_1__2 ;
  wire \n_0_di_reg[8]_i_1__2 ;
  wire \n_0_di_reg[9]_i_1__2 ;
  wire \n_0_di_reg[9]_i_2__2 ;
  wire \n_0_di_reg_reg[0] ;
  wire \n_0_di_reg_reg[10] ;
  wire \n_0_di_reg_reg[11] ;
  wire \n_0_di_reg_reg[12] ;
  wire \n_0_di_reg_reg[13] ;
  wire \n_0_di_reg_reg[14] ;
  wire \n_0_di_reg_reg[14]_i_1__2 ;
  wire \n_0_di_reg_reg[15] ;
  wire \n_0_di_reg_reg[1] ;
  wire \n_0_di_reg_reg[2] ;
  wire \n_0_di_reg_reg[3] ;
  wire \n_0_di_reg_reg[4] ;
  wire \n_0_di_reg_reg[5] ;
  wire \n_0_di_reg_reg[6] ;
  wire \n_0_di_reg_reg[7] ;
  wire \n_0_di_reg_reg[8] ;
  wire \n_0_di_reg_reg[9] ;
  wire n_0_done_i_1__3;
  wire \n_0_fsm[0]_i_1__8 ;
  wire \n_0_fsm[0]_i_2__7 ;
  wire \n_0_fsm[0]_i_4__7 ;
  wire \n_0_fsm[0]_i_5__7 ;
  wire \n_0_fsm[1]_i_1__8 ;
  wire \n_0_fsm[1]_i_2__7 ;
  wire \n_0_fsm[1]_i_3__7 ;
  wire \n_0_fsm[2]_i_1__8 ;
  wire \n_0_fsm[2]_i_2__6 ;
  wire \n_0_fsm[3]_i_1__8 ;
  wire \n_0_fsm[4]_i_1__8 ;
  wire \n_0_fsm[4]_i_2__7 ;
  wire \n_0_fsm[5]_i_1__4 ;
  wire \n_0_fsm[6]_i_1__3 ;
  wire \n_0_fsm[6]_i_2__3 ;
  wire \n_0_gth_channel.gthe2_channel_i_i_54__0 ;
  wire \n_0_index[0]_i_1__3 ;
  wire \n_0_index[1]_i_1__3 ;
  wire \n_0_index[1]_i_2__2 ;
  wire \n_0_index[2]_i_1__3 ;
  wire \n_0_index[3]_i_1__2 ;
  wire \n_0_index[4]_i_1__2 ;
  wire \n_0_index[4]_i_2__2 ;
  wire \n_0_index[4]_i_3__2 ;
  wire \n_0_index[4]_i_4__2 ;
  wire \n_0_index[4]_i_5__2 ;
  wire \n_0_index_reg[0] ;
  wire \n_0_index_reg[1] ;
  wire \n_0_index_reg[2] ;
  wire \n_0_index_reg[3] ;
  wire \n_0_index_reg[4] ;
  wire \n_0_load_cnt[0]_i_1__3 ;
  wire pipe_dclk_in;
  wire [1:0]rate_reg1;
  wire [1:0]rate_reg2;
  wire rdy_reg1;
  wire rdy_reg2;
  wire rst_dclk_reset;
  wire rst_gtreset;
  wire start_reg1;
  wire start_reg2;
  wire x16_reg1;
  wire x16_reg2;
  wire x16x20_mode_reg1;
  wire x16x20_mode_reg2;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
LUT6 #(
    .INIT(64'h171741411E1E5554)) 
     \addr_reg[0]_i_1__2 
       (.I0(\n_0_index_reg[4] ),
        .I1(\n_0_index_reg[2] ),
        .I2(\n_0_index_reg[3] ),
        .I3(x16x20_mode_reg2),
        .I4(\n_0_index_reg[0] ),
        .I5(\n_0_index_reg[1] ),
        .O(\n_0_addr_reg[0]_i_1__2 ));
(* SOFT_HLUTNM = "soft_lutpair350" *) 
   LUT5 #(
    .INIT(32'h450000F0)) 
     \addr_reg[1]_i_1__2 
       (.I0(\n_0_index_reg[4] ),
        .I1(\n_0_index_reg[0] ),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_index_reg[3] ),
        .I4(\n_0_index_reg[2] ),
        .O(\n_0_addr_reg[1]_i_1__2 ));
(* SOFT_HLUTNM = "soft_lutpair353" *) 
   LUT5 #(
    .INIT(32'h05105A00)) 
     \addr_reg[2]_i_1__2 
       (.I0(\n_0_index_reg[4] ),
        .I1(\n_0_index_reg[0] ),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_index_reg[2] ),
        .I4(\n_0_index_reg[3] ),
        .O(\n_0_addr_reg[2]_i_1__2 ));
LUT6 #(
    .INIT(64'h574757475B1A5B1B)) 
     \addr_reg[3]_i_1__2 
       (.I0(\n_0_index_reg[4] ),
        .I1(\n_0_index_reg[2] ),
        .I2(\n_0_index_reg[3] ),
        .I3(\n_0_index_reg[0] ),
        .I4(x16x20_mode_reg2),
        .I5(\n_0_index_reg[1] ),
        .O(\n_0_addr_reg[3]_i_1__2 ));
LUT6 #(
    .INIT(64'h00000000FCFFCF02)) 
     \addr_reg[4]_i_1__2 
       (.I0(x16x20_mode_reg2),
        .I1(\n_0_index_reg[0] ),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_index_reg[3] ),
        .I4(\n_0_index_reg[2] ),
        .I5(\n_0_index_reg[4] ),
        .O(\n_0_addr_reg[4]_i_1__2 ));
(* SOFT_HLUTNM = "soft_lutpair353" *) 
   LUT5 #(
    .INIT(32'h010A00FA)) 
     \addr_reg[5]_i_1__2 
       (.I0(\n_0_index_reg[4] ),
        .I1(\n_0_index_reg[0] ),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_index_reg[3] ),
        .I4(\n_0_index_reg[2] ),
        .O(\n_0_addr_reg[5]_i_1__2 ));
(* SOFT_HLUTNM = "soft_lutpair350" *) 
   LUT5 #(
    .INIT(32'h00001454)) 
     \addr_reg[6]_i_1__2 
       (.I0(\n_0_index_reg[2] ),
        .I1(\n_0_index_reg[3] ),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_index_reg[0] ),
        .I4(\n_0_index_reg[4] ),
        .O(\n_0_addr_reg[6]_i_1__2 ));
LUT6 #(
    .INIT(64'h460B424A460B424B)) 
     \addr_reg[7]_i_1__2 
       (.I0(\n_0_index_reg[4] ),
        .I1(\n_0_index_reg[2] ),
        .I2(\n_0_index_reg[3] ),
        .I3(\n_0_index_reg[1] ),
        .I4(\n_0_index_reg[0] ),
        .I5(x16x20_mode_reg2),
        .O(\n_0_addr_reg[7]_i_1__2 ));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[0] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_addr_reg[0]_i_1__2 ),
        .Q(\n_0_addr_reg_reg[0] ),
        .R(rst_dclk_reset));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[1] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_addr_reg[1]_i_1__2 ),
        .Q(\n_0_addr_reg_reg[1] ),
        .R(rst_dclk_reset));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[2] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_addr_reg[2]_i_1__2 ),
        .Q(\n_0_addr_reg_reg[2] ),
        .R(rst_dclk_reset));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[3] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_addr_reg[3]_i_1__2 ),
        .Q(\n_0_addr_reg_reg[3] ),
        .R(rst_dclk_reset));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[4] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_addr_reg[4]_i_1__2 ),
        .Q(\n_0_addr_reg_reg[4] ),
        .R(rst_dclk_reset));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[5] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_addr_reg[5]_i_1__2 ),
        .Q(\n_0_addr_reg_reg[5] ),
        .R(rst_dclk_reset));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[6] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_addr_reg[6]_i_1__2 ),
        .Q(\n_0_addr_reg_reg[6] ),
        .R(rst_dclk_reset));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[7] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_addr_reg[7]_i_1__2 ),
        .Q(\n_0_addr_reg_reg[7] ),
        .R(rst_dclk_reset));
LUT4 #(
    .INIT(16'h0A0C)) 
     \di_reg[0]_i_1__2 
       (.I0(\n_0_di_reg[0]_i_2__2 ),
        .I1(\n_0_di_reg[0]_i_3__2 ),
        .I2(\n_0_index_reg[4] ),
        .I3(\n_0_index_reg[3] ),
        .O(\n_0_di_reg[0]_i_1__2 ));
LUT6 #(
    .INIT(64'h0FBF00B00FFF0000)) 
     \di_reg[0]_i_2__2 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_index_reg[2] ),
        .I4(do_reg2[0]),
        .I5(\n_0_index_reg[0] ),
        .O(\n_0_di_reg[0]_i_2__2 ));
LUT6 #(
    .INIT(64'hFF00FD0DFF00DFD0)) 
     \di_reg[0]_i_3__2 
       (.I0(rate_reg2[1]),
        .I1(rate_reg2[0]),
        .I2(\n_0_index_reg[0] ),
        .I3(do_reg2[0]),
        .I4(\n_0_index_reg[2] ),
        .I5(\n_0_index_reg[1] ),
        .O(\n_0_di_reg[0]_i_3__2 ));
LUT6 #(
    .INIT(64'h0044444444E4C444)) 
     \di_reg[10]_i_1__2 
       (.I0(\n_0_index_reg[4] ),
        .I1(do_reg2[10]),
        .I2(\n_0_index_reg[0] ),
        .I3(\n_0_index_reg[2] ),
        .I4(\n_0_index_reg[1] ),
        .I5(\n_0_index_reg[3] ),
        .O(\n_0_di_reg[10]_i_1__2 ));
LUT5 #(
    .INIT(32'h0C0CFA0A)) 
     \di_reg[11]_i_1__2 
       (.I0(\n_0_di_reg[11]_i_2__2 ),
        .I1(\n_0_di_reg[11]_i_3__2 ),
        .I2(\n_0_index_reg[4] ),
        .I3(\n_0_di_reg[11]_i_4__2 ),
        .I4(\n_0_index_reg[3] ),
        .O(\n_0_di_reg[11]_i_1__2 ));
LUT6 #(
    .INIT(64'hFFAAAAAAFEAEAAAA)) 
     \di_reg[11]_i_2__2 
       (.I0(\n_0_di_reg[11]_i_5__2 ),
        .I1(data12),
        .I2(\n_0_index_reg[0] ),
        .I3(do_reg2[11]),
        .I4(\n_0_index_reg[2] ),
        .I5(\n_0_index_reg[1] ),
        .O(\n_0_di_reg[11]_i_2__2 ));
LUT6 #(
    .INIT(64'h0FFF00000BFF0B00)) 
     \di_reg[11]_i_3__2 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_index_reg[2] ),
        .I4(do_reg2[11]),
        .I5(\n_0_index_reg[0] ),
        .O(\n_0_di_reg[11]_i_3__2 ));
LUT6 #(
    .INIT(64'h0F44000000440000)) 
     \di_reg[11]_i_4__2 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_index_reg[2] ),
        .I4(\n_0_index_reg[0] ),
        .I5(do_reg2[11]),
        .O(\n_0_di_reg[11]_i_4__2 ));
LUT6 #(
    .INIT(64'h00000000A8AAABAA)) 
     \di_reg[11]_i_5__2 
       (.I0(do_reg2[11]),
        .I1(\n_0_index_reg[0] ),
        .I2(\n_0_index_reg[1] ),
        .I3(x16x20_mode_reg2),
        .I4(x16_reg2),
        .I5(\n_0_index_reg[2] ),
        .O(\n_0_di_reg[11]_i_5__2 ));
LUT5 #(
    .INIT(32'hCCCCFECE)) 
     \di_reg[12]_i_1__2 
       (.I0(\n_0_di_reg[12]_i_2__2 ),
        .I1(\n_0_di_reg[12]_i_3__2 ),
        .I2(\n_0_index_reg[4] ),
        .I3(\n_0_di_reg[12]_i_4__2 ),
        .I4(\n_0_index_reg[3] ),
        .O(\n_0_di_reg[12]_i_1__2 ));
LUT6 #(
    .INIT(64'hFFFF0000FDFF0D00)) 
     \di_reg[12]_i_2__2 
       (.I0(rate_reg2[1]),
        .I1(rate_reg2[0]),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_index_reg[2] ),
        .I4(do_reg2[12]),
        .I5(\n_0_index_reg[0] ),
        .O(\n_0_di_reg[12]_i_2__2 ));
LUT5 #(
    .INIT(32'h00404040)) 
     \di_reg[12]_i_3__2 
       (.I0(\n_0_index_reg[4] ),
        .I1(\n_0_index_reg[3] ),
        .I2(do_reg2[12]),
        .I3(\n_0_index_reg[2] ),
        .I4(\n_0_index_reg[1] ),
        .O(\n_0_di_reg[12]_i_3__2 ));
LUT6 #(
    .INIT(64'h0F00002000000020)) 
     \di_reg[12]_i_4__2 
       (.I0(rate_reg2[1]),
        .I1(rate_reg2[0]),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_index_reg[2] ),
        .I4(\n_0_index_reg[0] ),
        .I5(do_reg2[12]),
        .O(\n_0_di_reg[12]_i_4__2 ));
(* SOFT_HLUTNM = "soft_lutpair354" *) 
   LUT5 #(
    .INIT(32'hCCCCFECE)) 
     \di_reg[13]_i_1__2 
       (.I0(\n_0_di_reg[13]_i_2__2 ),
        .I1(\n_0_di_reg[13]_i_3__2 ),
        .I2(\n_0_index_reg[4] ),
        .I3(\n_0_di_reg[13]_i_4__2 ),
        .I4(\n_0_index_reg[3] ),
        .O(\n_0_di_reg[13]_i_1__2 ));
LUT6 #(
    .INIT(64'hFFFFFF5D00000008)) 
     \di_reg[13]_i_2__2 
       (.I0(\n_0_index_reg[2] ),
        .I1(rate_reg2[1]),
        .I2(rate_reg2[0]),
        .I3(\n_0_index_reg[1] ),
        .I4(\n_0_index_reg[0] ),
        .I5(do_reg2[13]),
        .O(\n_0_di_reg[13]_i_2__2 ));
LUT5 #(
    .INIT(32'h00404040)) 
     \di_reg[13]_i_3__2 
       (.I0(\n_0_index_reg[4] ),
        .I1(\n_0_index_reg[3] ),
        .I2(do_reg2[13]),
        .I3(\n_0_index_reg[2] ),
        .I4(\n_0_index_reg[1] ),
        .O(\n_0_di_reg[13]_i_3__2 ));
LUT6 #(
    .INIT(64'h0F0000D0000000D0)) 
     \di_reg[13]_i_4__2 
       (.I0(rate_reg2[1]),
        .I1(rate_reg2[0]),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_index_reg[2] ),
        .I4(\n_0_index_reg[0] ),
        .I5(do_reg2[13]),
        .O(\n_0_di_reg[13]_i_4__2 ));
LUT6 #(
    .INIT(64'h00CAA03AACAAAAAA)) 
     \di_reg[14]_i_2__2 
       (.I0(do_reg2[14]),
        .I1(data12),
        .I2(\n_0_index_reg[0] ),
        .I3(\n_0_index_reg[1] ),
        .I4(\n_0_index_reg[3] ),
        .I5(\n_0_index_reg[2] ),
        .O(\n_0_di_reg[14]_i_2__2 ));
LUT5 #(
    .INIT(32'h0000008C)) 
     \di_reg[14]_i_3__2 
       (.I0(do_reg2[14]),
        .I1(\n_0_index_reg[0] ),
        .I2(\n_0_index_reg[2] ),
        .I3(\n_0_index_reg[1] ),
        .I4(\n_0_index_reg[3] ),
        .O(\n_0_di_reg[14]_i_3__2 ));
LUT2 #(
    .INIT(4'hB)) 
     \di_reg[14]_i_4__2 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .O(data12));
LUT6 #(
    .INIT(64'h004444444444C4E4)) 
     \di_reg[15]_i_1__2 
       (.I0(\n_0_index_reg[4] ),
        .I1(do_reg2[15]),
        .I2(\n_0_index_reg[0] ),
        .I3(\n_0_index_reg[2] ),
        .I4(\n_0_index_reg[1] ),
        .I5(\n_0_index_reg[3] ),
        .O(\n_0_di_reg[15]_i_1__2 ));
LUT5 #(
    .INIT(32'hFFE400E4)) 
     \di_reg[1]_i_1__2 
       (.I0(\n_0_index_reg[3] ),
        .I1(\n_0_di_reg[1]_i_2__2 ),
        .I2(\n_0_di_reg[1]_i_3__2 ),
        .I3(\n_0_index_reg[4] ),
        .I4(\n_0_di_reg[1]_i_4__2 ),
        .O(\n_0_di_reg[1]_i_1__2 ));
LUT6 #(
    .INIT(64'hFFF0F000FFBF00B0)) 
     \di_reg[1]_i_2__2 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_index_reg[2] ),
        .I4(do_reg2[1]),
        .I5(\n_0_index_reg[0] ),
        .O(\n_0_di_reg[1]_i_2__2 ));
LUT6 #(
    .INIT(64'h05004444CCCCCCCC)) 
     \di_reg[1]_i_3__2 
       (.I0(\n_0_index_reg[2] ),
        .I1(do_reg2[1]),
        .I2(rate_reg2[0]),
        .I3(rate_reg2[1]),
        .I4(\n_0_index_reg[0] ),
        .I5(\n_0_index_reg[1] ),
        .O(\n_0_di_reg[1]_i_3__2 ));
LUT6 #(
    .INIT(64'h0000000000F04000)) 
     \di_reg[1]_i_4__2 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .I2(\n_0_index_reg[0] ),
        .I3(\n_0_index_reg[2] ),
        .I4(\n_0_index_reg[1] ),
        .I5(\n_0_index_reg[3] ),
        .O(\n_0_di_reg[1]_i_4__2 ));
LUT6 #(
    .INIT(64'hAAAAAAAAAEAAAAAA)) 
     \di_reg[2]_i_1__2 
       (.I0(\n_0_di_reg[2]_i_2__2 ),
        .I1(\n_0_index_reg[4] ),
        .I2(\n_0_index_reg[2] ),
        .I3(\n_0_index_reg[0] ),
        .I4(\n_0_index_reg[1] ),
        .I5(\n_0_index_reg[3] ),
        .O(\n_0_di_reg[2]_i_1__2 ));
LUT6 #(
    .INIT(64'hFFFFFFFF50700000)) 
     \di_reg[2]_i_2__2 
       (.I0(\n_0_index_reg[1] ),
        .I1(\n_0_index_reg[2] ),
        .I2(do_reg2[2]),
        .I3(\n_0_index_reg[0] ),
        .I4(\n_0_di_reg[2]_i_3__2 ),
        .I5(\n_0_di_reg[2]_i_4__2 ),
        .O(\n_0_di_reg[2]_i_2__2 ));
(* SOFT_HLUTNM = "soft_lutpair354" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \di_reg[2]_i_3__2 
       (.I0(\n_0_index_reg[3] ),
        .I1(\n_0_index_reg[4] ),
        .O(\n_0_di_reg[2]_i_3__2 ));
LUT6 #(
    .INIT(64'hA800A200A800AA08)) 
     \di_reg[2]_i_4__2 
       (.I0(\n_0_di_reg[2]_i_5__2 ),
        .I1(\n_0_index_reg[1] ),
        .I2(\n_0_index_reg[2] ),
        .I3(do_reg2[2]),
        .I4(\n_0_index_reg[0] ),
        .I5(data12),
        .O(\n_0_di_reg[2]_i_4__2 ));
(* SOFT_HLUTNM = "soft_lutpair351" *) 
   LUT2 #(
    .INIT(4'h1)) 
     \di_reg[2]_i_5__2 
       (.I0(\n_0_index_reg[4] ),
        .I1(\n_0_index_reg[3] ),
        .O(\n_0_di_reg[2]_i_5__2 ));
LUT6 #(
    .INIT(64'h0504444444E4C4EE)) 
     \di_reg[3]_i_1__2 
       (.I0(\n_0_index_reg[4] ),
        .I1(do_reg2[3]),
        .I2(\n_0_index_reg[0] ),
        .I3(\n_0_index_reg[2] ),
        .I4(\n_0_index_reg[1] ),
        .I5(\n_0_index_reg[3] ),
        .O(\n_0_di_reg[3]_i_1__2 ));
(* SOFT_HLUTNM = "soft_lutpair351" *) 
   LUT5 #(
    .INIT(32'hCCCCFECE)) 
     \di_reg[4]_i_1__2 
       (.I0(\n_0_di_reg[4]_i_2__2 ),
        .I1(\n_0_di_reg[4]_i_3__2 ),
        .I2(\n_0_index_reg[4] ),
        .I3(\n_0_di_reg[4]_i_4__2 ),
        .I4(\n_0_index_reg[3] ),
        .O(\n_0_di_reg[4]_i_1__2 ));
LUT6 #(
    .INIT(64'hFF3F0030FFFE0004)) 
     \di_reg[4]_i_2__2 
       (.I0(x16x20_mode_reg2),
        .I1(data12),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_index_reg[2] ),
        .I4(do_reg2[4]),
        .I5(\n_0_index_reg[0] ),
        .O(\n_0_di_reg[4]_i_2__2 ));
LUT6 #(
    .INIT(64'h0000040044004400)) 
     \di_reg[4]_i_3__2 
       (.I0(\n_0_index_reg[4] ),
        .I1(\n_0_index_reg[3] ),
        .I2(\n_0_index_reg[0] ),
        .I3(do_reg2[4]),
        .I4(\n_0_index_reg[2] ),
        .I5(\n_0_index_reg[1] ),
        .O(\n_0_di_reg[4]_i_3__2 ));
LUT6 #(
    .INIT(64'h00F0FF00004400FF)) 
     \di_reg[4]_i_4__2 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .I2(do_reg2[4]),
        .I3(\n_0_index_reg[1] ),
        .I4(\n_0_index_reg[2] ),
        .I5(\n_0_index_reg[0] ),
        .O(\n_0_di_reg[4]_i_4__2 ));
LUT5 #(
    .INIT(32'hCCCCFECE)) 
     \di_reg[5]_i_1__2 
       (.I0(\n_0_di_reg[5]_i_2__2 ),
        .I1(\n_0_di_reg[5]_i_3__2 ),
        .I2(\n_0_index_reg[4] ),
        .I3(\n_0_di_reg[5]_i_4__2 ),
        .I4(\n_0_index_reg[3] ),
        .O(\n_0_di_reg[5]_i_1__2 ));
LUT5 #(
    .INIT(32'hF0F0F0E0)) 
     \di_reg[5]_i_2__2 
       (.I0(\n_0_index_reg[1] ),
        .I1(\n_0_index_reg[2] ),
        .I2(do_reg2[5]),
        .I3(x16x20_mode_reg2),
        .I4(\n_0_index_reg[0] ),
        .O(\n_0_di_reg[5]_i_2__2 ));
LUT5 #(
    .INIT(32'h00404040)) 
     \di_reg[5]_i_3__2 
       (.I0(\n_0_index_reg[4] ),
        .I1(\n_0_index_reg[3] ),
        .I2(do_reg2[5]),
        .I3(\n_0_index_reg[2] ),
        .I4(\n_0_index_reg[1] ),
        .O(\n_0_di_reg[5]_i_3__2 ));
LUT6 #(
    .INIT(64'h6244620062446244)) 
     \di_reg[5]_i_4__2 
       (.I0(\n_0_index_reg[1] ),
        .I1(\n_0_index_reg[2] ),
        .I2(do_reg2[5]),
        .I3(\n_0_index_reg[0] ),
        .I4(rate_reg2[0]),
        .I5(rate_reg2[1]),
        .O(\n_0_di_reg[5]_i_4__2 ));
LUT5 #(
    .INIT(32'hCCCCFECE)) 
     \di_reg[6]_i_1__2 
       (.I0(\n_0_di_reg[6]_i_2__2 ),
        .I1(\n_0_di_reg[6]_i_3__2 ),
        .I2(\n_0_index_reg[4] ),
        .I3(\n_0_di_reg[6]_i_4__2 ),
        .I4(\n_0_index_reg[3] ),
        .O(\n_0_di_reg[6]_i_1__2 ));
LUT5 #(
    .INIT(32'hF0F0F0E0)) 
     \di_reg[6]_i_2__2 
       (.I0(\n_0_index_reg[1] ),
        .I1(\n_0_index_reg[2] ),
        .I2(do_reg2[6]),
        .I3(x16x20_mode_reg2),
        .I4(\n_0_index_reg[0] ),
        .O(\n_0_di_reg[6]_i_2__2 ));
LUT6 #(
    .INIT(64'h0000404040400040)) 
     \di_reg[6]_i_3__2 
       (.I0(\n_0_index_reg[4] ),
        .I1(\n_0_index_reg[3] ),
        .I2(do_reg2[6]),
        .I3(\n_0_index_reg[0] ),
        .I4(\n_0_index_reg[2] ),
        .I5(\n_0_index_reg[1] ),
        .O(\n_0_di_reg[6]_i_3__2 ));
LUT6 #(
    .INIT(64'h0FF4000000F40000)) 
     \di_reg[6]_i_4__2 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_index_reg[2] ),
        .I4(\n_0_index_reg[0] ),
        .I5(do_reg2[6]),
        .O(\n_0_di_reg[6]_i_4__2 ));
LUT6 #(
    .INIT(64'h0044444544E4C444)) 
     \di_reg[7]_i_1__2 
       (.I0(\n_0_index_reg[4] ),
        .I1(do_reg2[7]),
        .I2(\n_0_index_reg[0] ),
        .I3(\n_0_index_reg[2] ),
        .I4(\n_0_index_reg[1] ),
        .I5(\n_0_index_reg[3] ),
        .O(\n_0_di_reg[7]_i_1__2 ));
LUT6 #(
    .INIT(64'h0044444444E4C444)) 
     \di_reg[8]_i_1__2 
       (.I0(\n_0_index_reg[4] ),
        .I1(do_reg2[8]),
        .I2(\n_0_index_reg[0] ),
        .I3(\n_0_index_reg[2] ),
        .I4(\n_0_index_reg[1] ),
        .I5(\n_0_index_reg[3] ),
        .O(\n_0_di_reg[8]_i_1__2 ));
LUT6 #(
    .INIT(64'h0070FFF0007000F0)) 
     \di_reg[9]_i_1__2 
       (.I0(\n_0_index_reg[1] ),
        .I1(\n_0_index_reg[2] ),
        .I2(do_reg2[9]),
        .I3(\n_0_index_reg[4] ),
        .I4(\n_0_index_reg[3] ),
        .I5(\n_0_di_reg[9]_i_2__2 ),
        .O(\n_0_di_reg[9]_i_1__2 ));
LUT6 #(
    .INIT(64'h0FFB000000FB0000)) 
     \di_reg[9]_i_2__2 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_index_reg[2] ),
        .I4(\n_0_index_reg[0] ),
        .I5(do_reg2[9]),
        .O(\n_0_di_reg[9]_i_2__2 ));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[0] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_di_reg[0]_i_1__2 ),
        .Q(\n_0_di_reg_reg[0] ),
        .R(rst_dclk_reset));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[10] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_di_reg[10]_i_1__2 ),
        .Q(\n_0_di_reg_reg[10] ),
        .R(rst_dclk_reset));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[11] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_di_reg[11]_i_1__2 ),
        .Q(\n_0_di_reg_reg[11] ),
        .R(rst_dclk_reset));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[12] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_di_reg[12]_i_1__2 ),
        .Q(\n_0_di_reg_reg[12] ),
        .R(rst_dclk_reset));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[13] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_di_reg[13]_i_1__2 ),
        .Q(\n_0_di_reg_reg[13] ),
        .R(rst_dclk_reset));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[14] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_di_reg_reg[14]_i_1__2 ),
        .Q(\n_0_di_reg_reg[14] ),
        .R(rst_dclk_reset));
MUXF7 \di_reg_reg[14]_i_1__2 
       (.I0(\n_0_di_reg[14]_i_2__2 ),
        .I1(\n_0_di_reg[14]_i_3__2 ),
        .O(\n_0_di_reg_reg[14]_i_1__2 ),
        .S(\n_0_index_reg[4] ));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[15] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_di_reg[15]_i_1__2 ),
        .Q(\n_0_di_reg_reg[15] ),
        .R(rst_dclk_reset));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[1] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_di_reg[1]_i_1__2 ),
        .Q(\n_0_di_reg_reg[1] ),
        .R(rst_dclk_reset));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[2] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_di_reg[2]_i_1__2 ),
        .Q(\n_0_di_reg_reg[2] ),
        .R(rst_dclk_reset));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[3] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_di_reg[3]_i_1__2 ),
        .Q(\n_0_di_reg_reg[3] ),
        .R(rst_dclk_reset));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[4] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_di_reg[4]_i_1__2 ),
        .Q(\n_0_di_reg_reg[4] ),
        .R(rst_dclk_reset));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[5] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_di_reg[5]_i_1__2 ),
        .Q(\n_0_di_reg_reg[5] ),
        .R(rst_dclk_reset));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[6] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_di_reg[6]_i_1__2 ),
        .Q(\n_0_di_reg_reg[6] ),
        .R(rst_dclk_reset));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[7] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_di_reg[7]_i_1__2 ),
        .Q(\n_0_di_reg_reg[7] ),
        .R(rst_dclk_reset));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[8] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_di_reg[8]_i_1__2 ),
        .Q(\n_0_di_reg_reg[8] ),
        .R(rst_dclk_reset));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[9] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_di_reg[9]_i_1__2 ),
        .Q(\n_0_di_reg_reg[9] ),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE \do_reg1_reg[0] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(ext_ch_gt_drpdo[0]),
        .Q(do_reg1[0]),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE \do_reg1_reg[10] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(ext_ch_gt_drpdo[10]),
        .Q(do_reg1[10]),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE \do_reg1_reg[11] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(ext_ch_gt_drpdo[11]),
        .Q(do_reg1[11]),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE \do_reg1_reg[12] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(ext_ch_gt_drpdo[12]),
        .Q(do_reg1[12]),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE \do_reg1_reg[13] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(ext_ch_gt_drpdo[13]),
        .Q(do_reg1[13]),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE \do_reg1_reg[14] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(ext_ch_gt_drpdo[14]),
        .Q(do_reg1[14]),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE \do_reg1_reg[15] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(ext_ch_gt_drpdo[15]),
        .Q(do_reg1[15]),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE \do_reg1_reg[1] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(ext_ch_gt_drpdo[1]),
        .Q(do_reg1[1]),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE \do_reg1_reg[2] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(ext_ch_gt_drpdo[2]),
        .Q(do_reg1[2]),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE \do_reg1_reg[3] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(ext_ch_gt_drpdo[3]),
        .Q(do_reg1[3]),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE \do_reg1_reg[4] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(ext_ch_gt_drpdo[4]),
        .Q(do_reg1[4]),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE \do_reg1_reg[5] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(ext_ch_gt_drpdo[5]),
        .Q(do_reg1[5]),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE \do_reg1_reg[6] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(ext_ch_gt_drpdo[6]),
        .Q(do_reg1[6]),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE \do_reg1_reg[7] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(ext_ch_gt_drpdo[7]),
        .Q(do_reg1[7]),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE \do_reg1_reg[8] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(ext_ch_gt_drpdo[8]),
        .Q(do_reg1[8]),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE \do_reg1_reg[9] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(ext_ch_gt_drpdo[9]),
        .Q(do_reg1[9]),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE \do_reg2_reg[0] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(do_reg1[0]),
        .Q(do_reg2[0]),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE \do_reg2_reg[10] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(do_reg1[10]),
        .Q(do_reg2[10]),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE \do_reg2_reg[11] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(do_reg1[11]),
        .Q(do_reg2[11]),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE \do_reg2_reg[12] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(do_reg1[12]),
        .Q(do_reg2[12]),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE \do_reg2_reg[13] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(do_reg1[13]),
        .Q(do_reg2[13]),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE \do_reg2_reg[14] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(do_reg1[14]),
        .Q(do_reg2[14]),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE \do_reg2_reg[15] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(do_reg1[15]),
        .Q(do_reg2[15]),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE \do_reg2_reg[1] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(do_reg1[1]),
        .Q(do_reg2[1]),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE \do_reg2_reg[2] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(do_reg1[2]),
        .Q(do_reg2[2]),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE \do_reg2_reg[3] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(do_reg1[3]),
        .Q(do_reg2[3]),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE \do_reg2_reg[4] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(do_reg1[4]),
        .Q(do_reg2[4]),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE \do_reg2_reg[5] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(do_reg1[5]),
        .Q(do_reg2[5]),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE \do_reg2_reg[6] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(do_reg1[6]),
        .Q(do_reg2[6]),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE \do_reg2_reg[7] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(do_reg1[7]),
        .Q(do_reg2[7]),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE \do_reg2_reg[8] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(do_reg1[8]),
        .Q(do_reg2[8]),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE \do_reg2_reg[9] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(do_reg1[9]),
        .Q(do_reg2[9]),
        .R(rst_dclk_reset));
LUT6 #(
    .INIT(64'h0000000000000100)) 
     done_i_1__3
       (.I0(DRP_FSM[3]),
        .I1(DRP_FSM[2]),
        .I2(DRP_FSM[6]),
        .I3(DRP_FSM[0]),
        .I4(start_reg2),
        .I5(\n_0_fsm[0]_i_4__7 ),
        .O(n_0_done_i_1__3));
FDRE #(
    .INIT(1'b0)) 
     done_reg
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(n_0_done_i_1__3),
        .Q(DRP_DONE),
        .R(rst_dclk_reset));
LUT6 #(
    .INIT(64'hEEEEEEEEEEEEEEEA)) 
     \fsm[0]_i_1__8 
       (.I0(\n_0_fsm[0]_i_2__7 ),
        .I1(DRP_FSM[6]),
        .I2(fsm1),
        .I3(DRP_FSM[2]),
        .I4(DRP_FSM[3]),
        .I5(\n_0_fsm[0]_i_4__7 ),
        .O(\n_0_fsm[0]_i_1__8 ));
LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFEEA)) 
     \fsm[0]_i_2__7 
       (.I0(\n_0_fsm[0]_i_5__7 ),
        .I1(DRP_FSM[2]),
        .I2(DRP_FSM[1]),
        .I3(DRP_FSM[4]),
        .I4(DRP_FSM[5]),
        .I5(DRP_FSM[3]),
        .O(\n_0_fsm[0]_i_2__7 ));
LUT6 #(
    .INIT(64'h0400000104000000)) 
     \fsm[0]_i_3__7 
       (.I0(\n_0_index_reg[1] ),
        .I1(\n_0_index_reg[4] ),
        .I2(\n_0_index_reg[3] ),
        .I3(\n_0_index_reg[0] ),
        .I4(\n_0_index_reg[2] ),
        .I5(x16x20_mode_reg2),
        .O(fsm1));
(* SOFT_HLUTNM = "soft_lutpair357" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     \fsm[0]_i_4__7 
       (.I0(DRP_FSM[5]),
        .I1(DRP_FSM[4]),
        .I2(DRP_FSM[1]),
        .O(\n_0_fsm[0]_i_4__7 ));
LUT6 #(
    .INIT(64'hCCCCCCCCCCCCCCC7)) 
     \fsm[0]_i_5__7 
       (.I0(start_reg2),
        .I1(DRP_FSM[0]),
        .I2(DRP_FSM[6]),
        .I3(DRP_FSM[2]),
        .I4(DRP_FSM[3]),
        .I5(\n_0_fsm[0]_i_4__7 ),
        .O(\n_0_fsm[0]_i_5__7 ));
LUT6 #(
    .INIT(64'h10100000FF000000)) 
     \fsm[1]_i_1__8 
       (.I0(DRP_FSM[6]),
        .I1(DRP_FSM[1]),
        .I2(start_reg2),
        .I3(\n_0_fsm[1]_i_2__7 ),
        .I4(\n_0_fsm[1]_i_3__7 ),
        .I5(DRP_FSM[0]),
        .O(\n_0_fsm[1]_i_1__8 ));
LUT5 #(
    .INIT(32'h0055CF00)) 
     \fsm[1]_i_2__7 
       (.I0(fsm1),
        .I1(load_cnt[1]),
        .I2(load_cnt[0]),
        .I3(DRP_FSM[1]),
        .I4(DRP_FSM[6]),
        .O(\n_0_fsm[1]_i_2__7 ));
(* SOFT_HLUTNM = "soft_lutpair358" *) 
   LUT4 #(
    .INIT(16'h0001)) 
     \fsm[1]_i_3__7 
       (.I0(DRP_FSM[3]),
        .I1(DRP_FSM[2]),
        .I2(DRP_FSM[5]),
        .I3(DRP_FSM[4]),
        .O(\n_0_fsm[1]_i_3__7 ));
LUT6 #(
    .INIT(64'h0000000000001000)) 
     \fsm[2]_i_1__8 
       (.I0(DRP_FSM[4]),
        .I1(DRP_FSM[5]),
        .I2(DRP_FSM[1]),
        .I3(load_cnt[0]),
        .I4(load_cnt[1]),
        .I5(\n_0_fsm[2]_i_2__6 ),
        .O(\n_0_fsm[2]_i_1__8 ));
(* SOFT_HLUTNM = "soft_lutpair355" *) 
   LUT4 #(
    .INIT(16'hFFFE)) 
     \fsm[2]_i_2__6 
       (.I0(DRP_FSM[6]),
        .I1(DRP_FSM[2]),
        .I2(DRP_FSM[3]),
        .I3(DRP_FSM[0]),
        .O(\n_0_fsm[2]_i_2__6 ));
LUT5 #(
    .INIT(32'h00010300)) 
     \fsm[3]_i_1__8 
       (.I0(rdy_reg2),
        .I1(\n_0_fsm[4]_i_2__7 ),
        .I2(DRP_FSM[6]),
        .I3(DRP_FSM[2]),
        .I4(DRP_FSM[3]),
        .O(\n_0_fsm[3]_i_1__8 ));
LUT5 #(
    .INIT(32'h00001000)) 
     \fsm[4]_i_1__8 
       (.I0(DRP_FSM[2]),
        .I1(DRP_FSM[6]),
        .I2(DRP_FSM[3]),
        .I3(rdy_reg2),
        .I4(\n_0_fsm[4]_i_2__7 ),
        .O(\n_0_fsm[4]_i_1__8 ));
(* SOFT_HLUTNM = "soft_lutpair357" *) 
   LUT4 #(
    .INIT(16'hFFFE)) 
     \fsm[4]_i_2__7 
       (.I0(DRP_FSM[1]),
        .I1(DRP_FSM[4]),
        .I2(DRP_FSM[5]),
        .I3(DRP_FSM[0]),
        .O(\n_0_fsm[4]_i_2__7 ));
LUT6 #(
    .INIT(64'h0000000100030000)) 
     \fsm[5]_i_1__4 
       (.I0(rdy_reg2),
        .I1(DRP_FSM[0]),
        .I2(\n_0_fsm[6]_i_2__3 ),
        .I3(DRP_FSM[1]),
        .I4(DRP_FSM[4]),
        .I5(DRP_FSM[5]),
        .O(\n_0_fsm[5]_i_1__4 ));
LUT6 #(
    .INIT(64'h0000000000000020)) 
     \fsm[6]_i_1__3 
       (.I0(DRP_FSM[5]),
        .I1(DRP_FSM[4]),
        .I2(rdy_reg2),
        .I3(DRP_FSM[1]),
        .I4(DRP_FSM[0]),
        .I5(\n_0_fsm[6]_i_2__3 ),
        .O(\n_0_fsm[6]_i_1__3 ));
(* SOFT_HLUTNM = "soft_lutpair356" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     \fsm[6]_i_2__3 
       (.I0(DRP_FSM[3]),
        .I1(DRP_FSM[2]),
        .I2(DRP_FSM[6]),
        .O(\n_0_fsm[6]_i_2__3 ));
FDSE #(
    .INIT(1'b1)) 
     \fsm_reg[0] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_fsm[0]_i_1__8 ),
        .Q(DRP_FSM[0]),
        .S(rst_dclk_reset));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[1] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_fsm[1]_i_1__8 ),
        .Q(DRP_FSM[1]),
        .R(rst_dclk_reset));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[2] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_fsm[2]_i_1__8 ),
        .Q(DRP_FSM[2]),
        .R(rst_dclk_reset));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[3] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_fsm[3]_i_1__8 ),
        .Q(DRP_FSM[3]),
        .R(rst_dclk_reset));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[4] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_fsm[4]_i_1__8 ),
        .Q(DRP_FSM[4]),
        .R(rst_dclk_reset));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[5] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_fsm[5]_i_1__4 ),
        .Q(DRP_FSM[5]),
        .R(rst_dclk_reset));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[6] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_fsm[6]_i_1__3 ),
        .Q(DRP_FSM[6]),
        .R(rst_dclk_reset));
(* SOFT_HLUTNM = "soft_lutpair361" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_12__2 
       (.I0(ext_ch_gt_drpdi[15]),
        .I1(\n_0_di_reg_reg[15] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[15]));
(* SOFT_HLUTNM = "soft_lutpair369" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_13__2 
       (.I0(ext_ch_gt_drpdi[14]),
        .I1(\n_0_di_reg_reg[14] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[14]));
(* SOFT_HLUTNM = "soft_lutpair359" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_14__2 
       (.I0(ext_ch_gt_drpdi[13]),
        .I1(\n_0_di_reg_reg[13] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[13]));
(* SOFT_HLUTNM = "soft_lutpair364" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_15__2 
       (.I0(ext_ch_gt_drpdi[12]),
        .I1(\n_0_di_reg_reg[12] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[12]));
(* SOFT_HLUTNM = "soft_lutpair367" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_16__2 
       (.I0(ext_ch_gt_drpdi[11]),
        .I1(\n_0_di_reg_reg[11] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[11]));
(* SOFT_HLUTNM = "soft_lutpair363" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_17__2 
       (.I0(ext_ch_gt_drpdi[10]),
        .I1(\n_0_di_reg_reg[10] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[10]));
(* SOFT_HLUTNM = "soft_lutpair370" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_18__2 
       (.I0(ext_ch_gt_drpdi[9]),
        .I1(\n_0_di_reg_reg[9] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[9]));
LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_19__2 
       (.I0(ext_ch_gt_drpdi[8]),
        .I1(\n_0_di_reg_reg[8] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[8]));
(* SOFT_HLUTNM = "soft_lutpair365" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_20__2 
       (.I0(ext_ch_gt_drpdi[7]),
        .I1(\n_0_di_reg_reg[7] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[7]));
(* SOFT_HLUTNM = "soft_lutpair366" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_21__2 
       (.I0(ext_ch_gt_drpdi[6]),
        .I1(\n_0_di_reg_reg[6] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[6]));
(* SOFT_HLUTNM = "soft_lutpair370" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_22__2 
       (.I0(ext_ch_gt_drpdi[5]),
        .I1(\n_0_di_reg_reg[5] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[5]));
(* SOFT_HLUTNM = "soft_lutpair368" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_23__2 
       (.I0(ext_ch_gt_drpdi[4]),
        .I1(\n_0_di_reg_reg[4] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[4]));
(* SOFT_HLUTNM = "soft_lutpair369" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_24__2 
       (.I0(ext_ch_gt_drpdi[3]),
        .I1(\n_0_di_reg_reg[3] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[3]));
(* SOFT_HLUTNM = "soft_lutpair368" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_25__2 
       (.I0(ext_ch_gt_drpdi[2]),
        .I1(\n_0_di_reg_reg[2] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[2]));
(* SOFT_HLUTNM = "soft_lutpair367" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_26__4 
       (.I0(ext_ch_gt_drpdi[1]),
        .I1(\n_0_di_reg_reg[1] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[1]));
(* SOFT_HLUTNM = "soft_lutpair360" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_27__4 
       (.I0(ext_ch_gt_drpdi[0]),
        .I1(\n_0_di_reg_reg[0] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[0]));
LUT6 #(
    .INIT(64'hAAAAAAAA00030300)) 
     \gth_channel.gthe2_channel_i_i_2__2 
       (.I0(ext_ch_gt_drpen),
        .I1(\n_0_gth_channel.gthe2_channel_i_i_54__0 ),
        .I2(DRP_FSM[1]),
        .I3(DRP_FSM[4]),
        .I4(DRP_FSM[2]),
        .I5(DRP_FSM[0]),
        .O(O1));
LUT6 #(
    .INIT(64'hAAAAAAAA00000030)) 
     \gth_channel.gthe2_channel_i_i_3__2 
       (.I0(ext_ch_gt_drpwe),
        .I1(DRP_FSM[2]),
        .I2(DRP_FSM[4]),
        .I3(DRP_FSM[1]),
        .I4(\n_0_gth_channel.gthe2_channel_i_i_54__0 ),
        .I5(DRP_FSM[0]),
        .O(O2));
(* SOFT_HLUTNM = "soft_lutpair359" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_45__4 
       (.I0(DRP_FSM[0]),
        .I1(ext_ch_gt_drpaddr[8]),
        .O(DRPADDR[8]));
(* SOFT_HLUTNM = "soft_lutpair362" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_46__2 
       (.I0(ext_ch_gt_drpaddr[7]),
        .I1(\n_0_addr_reg_reg[7] ),
        .I2(DRP_FSM[0]),
        .O(DRPADDR[7]));
(* SOFT_HLUTNM = "soft_lutpair366" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_47__2 
       (.I0(ext_ch_gt_drpaddr[6]),
        .I1(\n_0_addr_reg_reg[6] ),
        .I2(DRP_FSM[0]),
        .O(DRPADDR[6]));
(* SOFT_HLUTNM = "soft_lutpair365" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_48__2 
       (.I0(ext_ch_gt_drpaddr[5]),
        .I1(\n_0_addr_reg_reg[5] ),
        .I2(DRP_FSM[0]),
        .O(DRPADDR[5]));
(* SOFT_HLUTNM = "soft_lutpair364" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_49__2 
       (.I0(ext_ch_gt_drpaddr[4]),
        .I1(\n_0_addr_reg_reg[4] ),
        .I2(DRP_FSM[0]),
        .O(DRPADDR[4]));
(* SOFT_HLUTNM = "soft_lutpair363" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_50__2 
       (.I0(ext_ch_gt_drpaddr[3]),
        .I1(\n_0_addr_reg_reg[3] ),
        .I2(DRP_FSM[0]),
        .O(DRPADDR[3]));
(* SOFT_HLUTNM = "soft_lutpair362" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_51__2 
       (.I0(ext_ch_gt_drpaddr[2]),
        .I1(\n_0_addr_reg_reg[2] ),
        .I2(DRP_FSM[0]),
        .O(DRPADDR[2]));
(* SOFT_HLUTNM = "soft_lutpair361" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_52__4 
       (.I0(ext_ch_gt_drpaddr[1]),
        .I1(\n_0_addr_reg_reg[1] ),
        .I2(DRP_FSM[0]),
        .O(DRPADDR[1]));
(* SOFT_HLUTNM = "soft_lutpair360" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_53__0 
       (.I0(ext_ch_gt_drpaddr[0]),
        .I1(\n_0_addr_reg_reg[0] ),
        .I2(DRP_FSM[0]),
        .O(DRPADDR[0]));
(* SOFT_HLUTNM = "soft_lutpair355" *) 
   LUT4 #(
    .INIT(16'hFFFE)) 
     \gth_channel.gthe2_channel_i_i_54__0 
       (.I0(DRP_FSM[3]),
        .I1(DRP_FSM[6]),
        .I2(DRP_FSM[5]),
        .I3(DRP_FSM[0]),
        .O(\n_0_gth_channel.gthe2_channel_i_i_54__0 ));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE gtxreset_reg1_reg
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(rst_gtreset),
        .Q(gtxreset_reg1),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE gtxreset_reg2_reg
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(gtxreset_reg1),
        .Q(gtxreset_reg2),
        .R(rst_dclk_reset));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     \index[0]_i_1__3 
       (.I0(\n_0_index_reg[0] ),
        .I1(DRP_FSM[1]),
        .I2(DRP_FSM[4]),
        .I3(DRP_FSM[5]),
        .I4(DRP_FSM[0]),
        .I5(\n_0_index[4]_i_4__2 ),
        .O(\n_0_index[0]_i_1__3 ));
LUT6 #(
    .INIT(64'h0000000000010100)) 
     \index[1]_i_1__3 
       (.I0(DRP_FSM[0]),
        .I1(\n_0_index[1]_i_2__2 ),
        .I2(DRP_FSM[1]),
        .I3(\n_0_index_reg[0] ),
        .I4(\n_0_index_reg[1] ),
        .I5(\n_0_index[4]_i_4__2 ),
        .O(\n_0_index[1]_i_1__3 ));
(* SOFT_HLUTNM = "soft_lutpair358" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \index[1]_i_2__2 
       (.I0(DRP_FSM[4]),
        .I1(DRP_FSM[5]),
        .O(\n_0_index[1]_i_2__2 ));
(* SOFT_HLUTNM = "soft_lutpair352" *) 
   LUT5 #(
    .INIT(32'h01111000)) 
     \index[2]_i_1__3 
       (.I0(\n_0_fsm[4]_i_2__7 ),
        .I1(\n_0_index[4]_i_4__2 ),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_index_reg[0] ),
        .I4(\n_0_index_reg[2] ),
        .O(\n_0_index[2]_i_1__3 ));
LUT6 #(
    .INIT(64'h0111111110000000)) 
     \index[3]_i_1__2 
       (.I0(\n_0_fsm[4]_i_2__7 ),
        .I1(\n_0_index[4]_i_4__2 ),
        .I2(\n_0_index_reg[0] ),
        .I3(\n_0_index_reg[1] ),
        .I4(\n_0_index_reg[2] ),
        .I5(\n_0_index_reg[3] ),
        .O(\n_0_index[3]_i_1__2 ));
LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFEFA)) 
     \index[4]_i_1__2 
       (.I0(\n_0_index[4]_i_3__2 ),
        .I1(DRP_FSM[2]),
        .I2(DRP_FSM[6]),
        .I3(DRP_FSM[3]),
        .I4(DRP_FSM[4]),
        .I5(DRP_FSM[5]),
        .O(\n_0_index[4]_i_1__2 ));
LUT6 #(
    .INIT(64'h0111111110000000)) 
     \index[4]_i_2__2 
       (.I0(\n_0_fsm[4]_i_2__7 ),
        .I1(\n_0_index[4]_i_4__2 ),
        .I2(\n_0_index_reg[2] ),
        .I3(\n_0_index[4]_i_5__2 ),
        .I4(\n_0_index_reg[3] ),
        .I5(\n_0_index_reg[4] ),
        .O(\n_0_index[4]_i_2__2 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFE0001)) 
     \index[4]_i_3__2 
       (.I0(DRP_FSM[3]),
        .I1(DRP_FSM[2]),
        .I2(DRP_FSM[5]),
        .I3(DRP_FSM[4]),
        .I4(DRP_FSM[1]),
        .I5(DRP_FSM[0]),
        .O(\n_0_index[4]_i_3__2 ));
(* SOFT_HLUTNM = "soft_lutpair356" *) 
   LUT4 #(
    .INIT(16'hFFFD)) 
     \index[4]_i_4__2 
       (.I0(DRP_FSM[6]),
        .I1(fsm1),
        .I2(DRP_FSM[3]),
        .I3(DRP_FSM[2]),
        .O(\n_0_index[4]_i_4__2 ));
(* SOFT_HLUTNM = "soft_lutpair352" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \index[4]_i_5__2 
       (.I0(\n_0_index_reg[0] ),
        .I1(\n_0_index_reg[1] ),
        .O(\n_0_index[4]_i_5__2 ));
FDRE #(
    .INIT(1'b0)) 
     \index_reg[0] 
       (.C(pipe_dclk_in),
        .CE(\n_0_index[4]_i_1__2 ),
        .D(\n_0_index[0]_i_1__3 ),
        .Q(\n_0_index_reg[0] ),
        .R(rst_dclk_reset));
FDRE #(
    .INIT(1'b0)) 
     \index_reg[1] 
       (.C(pipe_dclk_in),
        .CE(\n_0_index[4]_i_1__2 ),
        .D(\n_0_index[1]_i_1__3 ),
        .Q(\n_0_index_reg[1] ),
        .R(rst_dclk_reset));
FDRE #(
    .INIT(1'b0)) 
     \index_reg[2] 
       (.C(pipe_dclk_in),
        .CE(\n_0_index[4]_i_1__2 ),
        .D(\n_0_index[2]_i_1__3 ),
        .Q(\n_0_index_reg[2] ),
        .R(rst_dclk_reset));
FDRE #(
    .INIT(1'b0)) 
     \index_reg[3] 
       (.C(pipe_dclk_in),
        .CE(\n_0_index[4]_i_1__2 ),
        .D(\n_0_index[3]_i_1__2 ),
        .Q(\n_0_index_reg[3] ),
        .R(rst_dclk_reset));
FDRE #(
    .INIT(1'b0)) 
     \index_reg[4] 
       (.C(pipe_dclk_in),
        .CE(\n_0_index[4]_i_1__2 ),
        .D(\n_0_index[4]_i_2__2 ),
        .Q(\n_0_index_reg[4] ),
        .R(rst_dclk_reset));
LUT5 #(
    .INIT(32'h00000100)) 
     \load_cnt[0]_i_1__3 
       (.I0(load_cnt[1]),
        .I1(\n_0_gth_channel.gthe2_channel_i_i_54__0 ),
        .I2(DRP_FSM[4]),
        .I3(DRP_FSM[1]),
        .I4(DRP_FSM[2]),
        .O(\n_0_load_cnt[0]_i_1__3 ));
FDRE #(
    .INIT(1'b0)) 
     \load_cnt_reg[0] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_load_cnt[0]_i_1__3 ),
        .Q(load_cnt[0]),
        .R(rst_dclk_reset));
FDRE #(
    .INIT(1'b0)) 
     \load_cnt_reg[1] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(load_cnt[1]),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE \rate_reg1_reg[0] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(DRP_RATE[0]),
        .Q(rate_reg1[0]),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE \rate_reg1_reg[1] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(DRP_RATE[1]),
        .Q(rate_reg1[1]),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE \rate_reg2_reg[0] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(rate_reg1[0]),
        .Q(rate_reg2[0]),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE \rate_reg2_reg[1] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(rate_reg1[1]),
        .Q(rate_reg2[1]),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE rdy_reg1_reg
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(ext_ch_gt_drprdy),
        .Q(rdy_reg1),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE rdy_reg2_reg
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(rdy_reg1),
        .Q(rdy_reg2),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE start_reg1_reg
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(DRP_START),
        .Q(start_reg1),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE start_reg2_reg
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(start_reg1),
        .Q(start_reg2),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE x16_reg1_reg
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(DRP_X16),
        .Q(x16_reg1),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE x16_reg2_reg
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(x16_reg1),
        .Q(x16_reg2),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE x16x20_mode_reg1_reg
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(DRP_X16X20_MODE),
        .Q(x16x20_mode_reg1),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE x16x20_mode_reg2_reg
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(x16x20_mode_reg1),
        .Q(x16x20_mode_reg2),
        .R(rst_dclk_reset));
endmodule

(* ORIG_REF_NAME = "vc709_pcie_x8_gen3_pipe_drp" *) 
module vc709_pcie_x8_gen3vc709_pcie_x8_gen3_pipe_drp_3
   (DRPADDR,
    DRP_FSM,
    O1,
    O2,
    DRPDI,
    DRP_DONE,
    ext_ch_gt_drpaddr,
    ext_ch_gt_drpen,
    ext_ch_gt_drpwe,
    ext_ch_gt_drpdi,
    RST_DCLK_RESET,
    DRP_X16X20_MODE,
    pipe_dclk_in,
    ext_ch_gt_drprdy,
    DRP_START,
    DRP_RATE,
    DRP_X16,
    ext_ch_gt_drpdo,
    rst_gtreset);
  output [8:0]DRPADDR;
  output [6:0]DRP_FSM;
  output O1;
  output O2;
  output [15:0]DRPDI;
  output DRP_DONE;
  input [8:0]ext_ch_gt_drpaddr;
  input [0:0]ext_ch_gt_drpen;
  input [0:0]ext_ch_gt_drpwe;
  input [15:0]ext_ch_gt_drpdi;
  input RST_DCLK_RESET;
  input DRP_X16X20_MODE;
  input pipe_dclk_in;
  input [0:0]ext_ch_gt_drprdy;
  input DRP_START;
  input [1:0]DRP_RATE;
  input DRP_X16;
  input [15:0]ext_ch_gt_drpdo;
  input rst_gtreset;

  wire \<const0> ;
  wire \<const1> ;
  wire [8:0]DRPADDR;
  wire [15:0]DRPDI;
  wire DRP_DONE;
  wire [6:0]DRP_FSM;
  wire [1:0]DRP_RATE;
  wire DRP_START;
  wire DRP_X16;
  wire DRP_X16X20_MODE;
  wire O1;
  wire O2;
  wire RST_DCLK_RESET;
  wire [14:14]data12;
  wire [15:0]do_reg1;
  wire [15:0]do_reg2;
  wire [8:0]ext_ch_gt_drpaddr;
  wire [15:0]ext_ch_gt_drpdi;
  wire [15:0]ext_ch_gt_drpdo;
  wire [0:0]ext_ch_gt_drpen;
  wire [0:0]ext_ch_gt_drprdy;
  wire [0:0]ext_ch_gt_drpwe;
  wire fsm1;
  wire gtxreset_reg1;
  wire gtxreset_reg2;
  wire [1:0]load_cnt;
  wire \n_0_addr_reg[0]_i_1__5 ;
  wire \n_0_addr_reg[1]_i_1__5 ;
  wire \n_0_addr_reg[2]_i_1__5 ;
  wire \n_0_addr_reg[3]_i_1__5 ;
  wire \n_0_addr_reg[4]_i_1__5 ;
  wire \n_0_addr_reg[5]_i_1__5 ;
  wire \n_0_addr_reg[6]_i_1__5 ;
  wire \n_0_addr_reg[7]_i_1__5 ;
  wire \n_0_addr_reg_reg[0] ;
  wire \n_0_addr_reg_reg[1] ;
  wire \n_0_addr_reg_reg[2] ;
  wire \n_0_addr_reg_reg[3] ;
  wire \n_0_addr_reg_reg[4] ;
  wire \n_0_addr_reg_reg[5] ;
  wire \n_0_addr_reg_reg[6] ;
  wire \n_0_addr_reg_reg[7] ;
  wire \n_0_di_reg[0]_i_1__5 ;
  wire \n_0_di_reg[0]_i_2__5 ;
  wire \n_0_di_reg[0]_i_3__5 ;
  wire \n_0_di_reg[10]_i_1__5 ;
  wire \n_0_di_reg[11]_i_1__5 ;
  wire \n_0_di_reg[11]_i_2__5 ;
  wire \n_0_di_reg[11]_i_3__5 ;
  wire \n_0_di_reg[11]_i_4__5 ;
  wire \n_0_di_reg[11]_i_5__5 ;
  wire \n_0_di_reg[12]_i_1__5 ;
  wire \n_0_di_reg[12]_i_2__5 ;
  wire \n_0_di_reg[12]_i_3__5 ;
  wire \n_0_di_reg[12]_i_4__5 ;
  wire \n_0_di_reg[13]_i_1__5 ;
  wire \n_0_di_reg[13]_i_2__5 ;
  wire \n_0_di_reg[13]_i_3__5 ;
  wire \n_0_di_reg[13]_i_4__5 ;
  wire \n_0_di_reg[14]_i_2__5 ;
  wire \n_0_di_reg[14]_i_3__5 ;
  wire \n_0_di_reg[15]_i_1__5 ;
  wire \n_0_di_reg[1]_i_1__5 ;
  wire \n_0_di_reg[1]_i_2__5 ;
  wire \n_0_di_reg[1]_i_3__5 ;
  wire \n_0_di_reg[1]_i_4__5 ;
  wire \n_0_di_reg[2]_i_1__5 ;
  wire \n_0_di_reg[2]_i_2__5 ;
  wire \n_0_di_reg[2]_i_3__5 ;
  wire \n_0_di_reg[2]_i_4__5 ;
  wire \n_0_di_reg[2]_i_5__5 ;
  wire \n_0_di_reg[3]_i_1__5 ;
  wire \n_0_di_reg[4]_i_1__5 ;
  wire \n_0_di_reg[4]_i_2__5 ;
  wire \n_0_di_reg[4]_i_3__5 ;
  wire \n_0_di_reg[4]_i_4__5 ;
  wire \n_0_di_reg[5]_i_1__5 ;
  wire \n_0_di_reg[5]_i_2__5 ;
  wire \n_0_di_reg[5]_i_3__5 ;
  wire \n_0_di_reg[5]_i_4__5 ;
  wire \n_0_di_reg[6]_i_1__5 ;
  wire \n_0_di_reg[6]_i_2__5 ;
  wire \n_0_di_reg[6]_i_3__5 ;
  wire \n_0_di_reg[6]_i_4__5 ;
  wire \n_0_di_reg[7]_i_1__5 ;
  wire \n_0_di_reg[8]_i_1__5 ;
  wire \n_0_di_reg[9]_i_1__5 ;
  wire \n_0_di_reg[9]_i_2__5 ;
  wire \n_0_di_reg_reg[0] ;
  wire \n_0_di_reg_reg[10] ;
  wire \n_0_di_reg_reg[11] ;
  wire \n_0_di_reg_reg[12] ;
  wire \n_0_di_reg_reg[13] ;
  wire \n_0_di_reg_reg[14] ;
  wire \n_0_di_reg_reg[14]_i_1__5 ;
  wire \n_0_di_reg_reg[15] ;
  wire \n_0_di_reg_reg[1] ;
  wire \n_0_di_reg_reg[2] ;
  wire \n_0_di_reg_reg[3] ;
  wire \n_0_di_reg_reg[4] ;
  wire \n_0_di_reg_reg[5] ;
  wire \n_0_di_reg_reg[6] ;
  wire \n_0_di_reg_reg[7] ;
  wire \n_0_di_reg_reg[8] ;
  wire \n_0_di_reg_reg[9] ;
  wire n_0_done_i_1__7;
  wire \n_0_fsm[0]_i_1__15 ;
  wire \n_0_fsm[0]_i_2__14 ;
  wire \n_0_fsm[0]_i_4__13 ;
  wire \n_0_fsm[0]_i_5__13 ;
  wire \n_0_fsm[1]_i_1__15 ;
  wire \n_0_fsm[1]_i_2__14 ;
  wire \n_0_fsm[1]_i_3__14 ;
  wire \n_0_fsm[2]_i_1__15 ;
  wire \n_0_fsm[2]_i_2__12 ;
  wire \n_0_fsm[3]_i_1__15 ;
  wire \n_0_fsm[4]_i_1__15 ;
  wire \n_0_fsm[4]_i_2__13 ;
  wire \n_0_fsm[5]_i_1__8 ;
  wire \n_0_fsm[6]_i_1__7 ;
  wire \n_0_fsm[6]_i_2__7 ;
  wire \n_0_gth_channel.gthe2_channel_i_i_52__2 ;
  wire \n_0_index[0]_i_1__7 ;
  wire \n_0_index[1]_i_1__7 ;
  wire \n_0_index[1]_i_2__5 ;
  wire \n_0_index[2]_i_1__7 ;
  wire \n_0_index[3]_i_1__5 ;
  wire \n_0_index[4]_i_1__5 ;
  wire \n_0_index[4]_i_2__5 ;
  wire \n_0_index[4]_i_3__5 ;
  wire \n_0_index[4]_i_4__5 ;
  wire \n_0_index[4]_i_5__5 ;
  wire \n_0_index_reg[0] ;
  wire \n_0_index_reg[1] ;
  wire \n_0_index_reg[2] ;
  wire \n_0_index_reg[3] ;
  wire \n_0_index_reg[4] ;
  wire \n_0_load_cnt[0]_i_1__7 ;
  wire pipe_dclk_in;
  wire [1:0]rate_reg1;
  wire [1:0]rate_reg2;
  wire rdy_reg1;
  wire rdy_reg2;
  wire rst_gtreset;
  wire start_reg1;
  wire start_reg2;
  wire x16_reg1;
  wire x16_reg2;
  wire x16x20_mode_reg1;
  wire x16x20_mode_reg2;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
LUT6 #(
    .INIT(64'h171741411E1E5554)) 
     \addr_reg[0]_i_1__5 
       (.I0(\n_0_index_reg[4] ),
        .I1(\n_0_index_reg[2] ),
        .I2(\n_0_index_reg[3] ),
        .I3(x16x20_mode_reg2),
        .I4(\n_0_index_reg[0] ),
        .I5(\n_0_index_reg[1] ),
        .O(\n_0_addr_reg[0]_i_1__5 ));
(* SOFT_HLUTNM = "soft_lutpair73" *) 
   LUT5 #(
    .INIT(32'h450000F0)) 
     \addr_reg[1]_i_1__5 
       (.I0(\n_0_index_reg[4] ),
        .I1(\n_0_index_reg[0] ),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_index_reg[3] ),
        .I4(\n_0_index_reg[2] ),
        .O(\n_0_addr_reg[1]_i_1__5 ));
(* SOFT_HLUTNM = "soft_lutpair76" *) 
   LUT5 #(
    .INIT(32'h05105A00)) 
     \addr_reg[2]_i_1__5 
       (.I0(\n_0_index_reg[4] ),
        .I1(\n_0_index_reg[0] ),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_index_reg[2] ),
        .I4(\n_0_index_reg[3] ),
        .O(\n_0_addr_reg[2]_i_1__5 ));
LUT6 #(
    .INIT(64'h574757475B1A5B1B)) 
     \addr_reg[3]_i_1__5 
       (.I0(\n_0_index_reg[4] ),
        .I1(\n_0_index_reg[2] ),
        .I2(\n_0_index_reg[3] ),
        .I3(\n_0_index_reg[0] ),
        .I4(x16x20_mode_reg2),
        .I5(\n_0_index_reg[1] ),
        .O(\n_0_addr_reg[3]_i_1__5 ));
LUT6 #(
    .INIT(64'h00000000FCFFCF02)) 
     \addr_reg[4]_i_1__5 
       (.I0(x16x20_mode_reg2),
        .I1(\n_0_index_reg[0] ),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_index_reg[3] ),
        .I4(\n_0_index_reg[2] ),
        .I5(\n_0_index_reg[4] ),
        .O(\n_0_addr_reg[4]_i_1__5 ));
(* SOFT_HLUTNM = "soft_lutpair76" *) 
   LUT5 #(
    .INIT(32'h010A00FA)) 
     \addr_reg[5]_i_1__5 
       (.I0(\n_0_index_reg[4] ),
        .I1(\n_0_index_reg[0] ),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_index_reg[3] ),
        .I4(\n_0_index_reg[2] ),
        .O(\n_0_addr_reg[5]_i_1__5 ));
(* SOFT_HLUTNM = "soft_lutpair73" *) 
   LUT5 #(
    .INIT(32'h00001454)) 
     \addr_reg[6]_i_1__5 
       (.I0(\n_0_index_reg[2] ),
        .I1(\n_0_index_reg[3] ),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_index_reg[0] ),
        .I4(\n_0_index_reg[4] ),
        .O(\n_0_addr_reg[6]_i_1__5 ));
LUT6 #(
    .INIT(64'h460B424A460B424B)) 
     \addr_reg[7]_i_1__5 
       (.I0(\n_0_index_reg[4] ),
        .I1(\n_0_index_reg[2] ),
        .I2(\n_0_index_reg[3] ),
        .I3(\n_0_index_reg[1] ),
        .I4(\n_0_index_reg[0] ),
        .I5(x16x20_mode_reg2),
        .O(\n_0_addr_reg[7]_i_1__5 ));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[0] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_addr_reg[0]_i_1__5 ),
        .Q(\n_0_addr_reg_reg[0] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[1] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_addr_reg[1]_i_1__5 ),
        .Q(\n_0_addr_reg_reg[1] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[2] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_addr_reg[2]_i_1__5 ),
        .Q(\n_0_addr_reg_reg[2] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[3] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_addr_reg[3]_i_1__5 ),
        .Q(\n_0_addr_reg_reg[3] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[4] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_addr_reg[4]_i_1__5 ),
        .Q(\n_0_addr_reg_reg[4] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[5] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_addr_reg[5]_i_1__5 ),
        .Q(\n_0_addr_reg_reg[5] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[6] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_addr_reg[6]_i_1__5 ),
        .Q(\n_0_addr_reg_reg[6] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[7] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_addr_reg[7]_i_1__5 ),
        .Q(\n_0_addr_reg_reg[7] ),
        .R(RST_DCLK_RESET));
LUT4 #(
    .INIT(16'h0A0C)) 
     \di_reg[0]_i_1__5 
       (.I0(\n_0_di_reg[0]_i_2__5 ),
        .I1(\n_0_di_reg[0]_i_3__5 ),
        .I2(\n_0_index_reg[4] ),
        .I3(\n_0_index_reg[3] ),
        .O(\n_0_di_reg[0]_i_1__5 ));
LUT6 #(
    .INIT(64'h0FBF00B00FFF0000)) 
     \di_reg[0]_i_2__5 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_index_reg[2] ),
        .I4(do_reg2[0]),
        .I5(\n_0_index_reg[0] ),
        .O(\n_0_di_reg[0]_i_2__5 ));
LUT6 #(
    .INIT(64'hFF00FD0DFF00DFD0)) 
     \di_reg[0]_i_3__5 
       (.I0(rate_reg2[1]),
        .I1(rate_reg2[0]),
        .I2(\n_0_index_reg[0] ),
        .I3(do_reg2[0]),
        .I4(\n_0_index_reg[2] ),
        .I5(\n_0_index_reg[1] ),
        .O(\n_0_di_reg[0]_i_3__5 ));
LUT6 #(
    .INIT(64'h0044444444E4C444)) 
     \di_reg[10]_i_1__5 
       (.I0(\n_0_index_reg[4] ),
        .I1(do_reg2[10]),
        .I2(\n_0_index_reg[0] ),
        .I3(\n_0_index_reg[2] ),
        .I4(\n_0_index_reg[1] ),
        .I5(\n_0_index_reg[3] ),
        .O(\n_0_di_reg[10]_i_1__5 ));
LUT5 #(
    .INIT(32'h0C0CFA0A)) 
     \di_reg[11]_i_1__5 
       (.I0(\n_0_di_reg[11]_i_2__5 ),
        .I1(\n_0_di_reg[11]_i_3__5 ),
        .I2(\n_0_index_reg[4] ),
        .I3(\n_0_di_reg[11]_i_4__5 ),
        .I4(\n_0_index_reg[3] ),
        .O(\n_0_di_reg[11]_i_1__5 ));
LUT6 #(
    .INIT(64'hFFAAAAAAFEAEAAAA)) 
     \di_reg[11]_i_2__5 
       (.I0(\n_0_di_reg[11]_i_5__5 ),
        .I1(data12),
        .I2(\n_0_index_reg[0] ),
        .I3(do_reg2[11]),
        .I4(\n_0_index_reg[2] ),
        .I5(\n_0_index_reg[1] ),
        .O(\n_0_di_reg[11]_i_2__5 ));
LUT6 #(
    .INIT(64'h0FFF00000BFF0B00)) 
     \di_reg[11]_i_3__5 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_index_reg[2] ),
        .I4(do_reg2[11]),
        .I5(\n_0_index_reg[0] ),
        .O(\n_0_di_reg[11]_i_3__5 ));
LUT6 #(
    .INIT(64'h0F44000000440000)) 
     \di_reg[11]_i_4__5 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_index_reg[2] ),
        .I4(\n_0_index_reg[0] ),
        .I5(do_reg2[11]),
        .O(\n_0_di_reg[11]_i_4__5 ));
LUT6 #(
    .INIT(64'h00000000A8AAABAA)) 
     \di_reg[11]_i_5__5 
       (.I0(do_reg2[11]),
        .I1(\n_0_index_reg[0] ),
        .I2(\n_0_index_reg[1] ),
        .I3(x16x20_mode_reg2),
        .I4(x16_reg2),
        .I5(\n_0_index_reg[2] ),
        .O(\n_0_di_reg[11]_i_5__5 ));
LUT5 #(
    .INIT(32'hCCCCFECE)) 
     \di_reg[12]_i_1__5 
       (.I0(\n_0_di_reg[12]_i_2__5 ),
        .I1(\n_0_di_reg[12]_i_3__5 ),
        .I2(\n_0_index_reg[4] ),
        .I3(\n_0_di_reg[12]_i_4__5 ),
        .I4(\n_0_index_reg[3] ),
        .O(\n_0_di_reg[12]_i_1__5 ));
LUT6 #(
    .INIT(64'hFFFF0000FDFF0D00)) 
     \di_reg[12]_i_2__5 
       (.I0(rate_reg2[1]),
        .I1(rate_reg2[0]),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_index_reg[2] ),
        .I4(do_reg2[12]),
        .I5(\n_0_index_reg[0] ),
        .O(\n_0_di_reg[12]_i_2__5 ));
LUT5 #(
    .INIT(32'h00404040)) 
     \di_reg[12]_i_3__5 
       (.I0(\n_0_index_reg[4] ),
        .I1(\n_0_index_reg[3] ),
        .I2(do_reg2[12]),
        .I3(\n_0_index_reg[2] ),
        .I4(\n_0_index_reg[1] ),
        .O(\n_0_di_reg[12]_i_3__5 ));
LUT6 #(
    .INIT(64'h0F00002000000020)) 
     \di_reg[12]_i_4__5 
       (.I0(rate_reg2[1]),
        .I1(rate_reg2[0]),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_index_reg[2] ),
        .I4(\n_0_index_reg[0] ),
        .I5(do_reg2[12]),
        .O(\n_0_di_reg[12]_i_4__5 ));
(* SOFT_HLUTNM = "soft_lutpair77" *) 
   LUT5 #(
    .INIT(32'hCCCCFECE)) 
     \di_reg[13]_i_1__5 
       (.I0(\n_0_di_reg[13]_i_2__5 ),
        .I1(\n_0_di_reg[13]_i_3__5 ),
        .I2(\n_0_index_reg[4] ),
        .I3(\n_0_di_reg[13]_i_4__5 ),
        .I4(\n_0_index_reg[3] ),
        .O(\n_0_di_reg[13]_i_1__5 ));
LUT6 #(
    .INIT(64'hFFFFFF5D00000008)) 
     \di_reg[13]_i_2__5 
       (.I0(\n_0_index_reg[2] ),
        .I1(rate_reg2[1]),
        .I2(rate_reg2[0]),
        .I3(\n_0_index_reg[1] ),
        .I4(\n_0_index_reg[0] ),
        .I5(do_reg2[13]),
        .O(\n_0_di_reg[13]_i_2__5 ));
LUT5 #(
    .INIT(32'h00404040)) 
     \di_reg[13]_i_3__5 
       (.I0(\n_0_index_reg[4] ),
        .I1(\n_0_index_reg[3] ),
        .I2(do_reg2[13]),
        .I3(\n_0_index_reg[2] ),
        .I4(\n_0_index_reg[1] ),
        .O(\n_0_di_reg[13]_i_3__5 ));
LUT6 #(
    .INIT(64'h0F0000D0000000D0)) 
     \di_reg[13]_i_4__5 
       (.I0(rate_reg2[1]),
        .I1(rate_reg2[0]),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_index_reg[2] ),
        .I4(\n_0_index_reg[0] ),
        .I5(do_reg2[13]),
        .O(\n_0_di_reg[13]_i_4__5 ));
LUT6 #(
    .INIT(64'h00CAA03AACAAAAAA)) 
     \di_reg[14]_i_2__5 
       (.I0(do_reg2[14]),
        .I1(data12),
        .I2(\n_0_index_reg[0] ),
        .I3(\n_0_index_reg[1] ),
        .I4(\n_0_index_reg[3] ),
        .I5(\n_0_index_reg[2] ),
        .O(\n_0_di_reg[14]_i_2__5 ));
LUT5 #(
    .INIT(32'h0000008C)) 
     \di_reg[14]_i_3__5 
       (.I0(do_reg2[14]),
        .I1(\n_0_index_reg[0] ),
        .I2(\n_0_index_reg[2] ),
        .I3(\n_0_index_reg[1] ),
        .I4(\n_0_index_reg[3] ),
        .O(\n_0_di_reg[14]_i_3__5 ));
LUT2 #(
    .INIT(4'hB)) 
     \di_reg[14]_i_4__5 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .O(data12));
LUT6 #(
    .INIT(64'h004444444444C4E4)) 
     \di_reg[15]_i_1__5 
       (.I0(\n_0_index_reg[4] ),
        .I1(do_reg2[15]),
        .I2(\n_0_index_reg[0] ),
        .I3(\n_0_index_reg[2] ),
        .I4(\n_0_index_reg[1] ),
        .I5(\n_0_index_reg[3] ),
        .O(\n_0_di_reg[15]_i_1__5 ));
LUT5 #(
    .INIT(32'hFFE400E4)) 
     \di_reg[1]_i_1__5 
       (.I0(\n_0_index_reg[3] ),
        .I1(\n_0_di_reg[1]_i_2__5 ),
        .I2(\n_0_di_reg[1]_i_3__5 ),
        .I3(\n_0_index_reg[4] ),
        .I4(\n_0_di_reg[1]_i_4__5 ),
        .O(\n_0_di_reg[1]_i_1__5 ));
LUT6 #(
    .INIT(64'hFFF0F000FFBF00B0)) 
     \di_reg[1]_i_2__5 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_index_reg[2] ),
        .I4(do_reg2[1]),
        .I5(\n_0_index_reg[0] ),
        .O(\n_0_di_reg[1]_i_2__5 ));
LUT6 #(
    .INIT(64'h05004444CCCCCCCC)) 
     \di_reg[1]_i_3__5 
       (.I0(\n_0_index_reg[2] ),
        .I1(do_reg2[1]),
        .I2(rate_reg2[0]),
        .I3(rate_reg2[1]),
        .I4(\n_0_index_reg[0] ),
        .I5(\n_0_index_reg[1] ),
        .O(\n_0_di_reg[1]_i_3__5 ));
LUT6 #(
    .INIT(64'h0000000000F04000)) 
     \di_reg[1]_i_4__5 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .I2(\n_0_index_reg[0] ),
        .I3(\n_0_index_reg[2] ),
        .I4(\n_0_index_reg[1] ),
        .I5(\n_0_index_reg[3] ),
        .O(\n_0_di_reg[1]_i_4__5 ));
LUT6 #(
    .INIT(64'hAAAAAAAAAEAAAAAA)) 
     \di_reg[2]_i_1__5 
       (.I0(\n_0_di_reg[2]_i_2__5 ),
        .I1(\n_0_index_reg[4] ),
        .I2(\n_0_index_reg[2] ),
        .I3(\n_0_index_reg[0] ),
        .I4(\n_0_index_reg[1] ),
        .I5(\n_0_index_reg[3] ),
        .O(\n_0_di_reg[2]_i_1__5 ));
LUT6 #(
    .INIT(64'hFFFFFFFF50700000)) 
     \di_reg[2]_i_2__5 
       (.I0(\n_0_index_reg[1] ),
        .I1(\n_0_index_reg[2] ),
        .I2(do_reg2[2]),
        .I3(\n_0_index_reg[0] ),
        .I4(\n_0_di_reg[2]_i_3__5 ),
        .I5(\n_0_di_reg[2]_i_4__5 ),
        .O(\n_0_di_reg[2]_i_2__5 ));
(* SOFT_HLUTNM = "soft_lutpair77" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \di_reg[2]_i_3__5 
       (.I0(\n_0_index_reg[3] ),
        .I1(\n_0_index_reg[4] ),
        .O(\n_0_di_reg[2]_i_3__5 ));
LUT6 #(
    .INIT(64'hA800A200A800AA08)) 
     \di_reg[2]_i_4__5 
       (.I0(\n_0_di_reg[2]_i_5__5 ),
        .I1(\n_0_index_reg[1] ),
        .I2(\n_0_index_reg[2] ),
        .I3(do_reg2[2]),
        .I4(\n_0_index_reg[0] ),
        .I5(data12),
        .O(\n_0_di_reg[2]_i_4__5 ));
(* SOFT_HLUTNM = "soft_lutpair74" *) 
   LUT2 #(
    .INIT(4'h1)) 
     \di_reg[2]_i_5__5 
       (.I0(\n_0_index_reg[4] ),
        .I1(\n_0_index_reg[3] ),
        .O(\n_0_di_reg[2]_i_5__5 ));
LUT6 #(
    .INIT(64'h0504444444E4C4EE)) 
     \di_reg[3]_i_1__5 
       (.I0(\n_0_index_reg[4] ),
        .I1(do_reg2[3]),
        .I2(\n_0_index_reg[0] ),
        .I3(\n_0_index_reg[2] ),
        .I4(\n_0_index_reg[1] ),
        .I5(\n_0_index_reg[3] ),
        .O(\n_0_di_reg[3]_i_1__5 ));
(* SOFT_HLUTNM = "soft_lutpair74" *) 
   LUT5 #(
    .INIT(32'hCCCCFECE)) 
     \di_reg[4]_i_1__5 
       (.I0(\n_0_di_reg[4]_i_2__5 ),
        .I1(\n_0_di_reg[4]_i_3__5 ),
        .I2(\n_0_index_reg[4] ),
        .I3(\n_0_di_reg[4]_i_4__5 ),
        .I4(\n_0_index_reg[3] ),
        .O(\n_0_di_reg[4]_i_1__5 ));
LUT6 #(
    .INIT(64'hFF3F0030FFFE0004)) 
     \di_reg[4]_i_2__5 
       (.I0(x16x20_mode_reg2),
        .I1(data12),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_index_reg[2] ),
        .I4(do_reg2[4]),
        .I5(\n_0_index_reg[0] ),
        .O(\n_0_di_reg[4]_i_2__5 ));
LUT6 #(
    .INIT(64'h0000040044004400)) 
     \di_reg[4]_i_3__5 
       (.I0(\n_0_index_reg[4] ),
        .I1(\n_0_index_reg[3] ),
        .I2(\n_0_index_reg[0] ),
        .I3(do_reg2[4]),
        .I4(\n_0_index_reg[2] ),
        .I5(\n_0_index_reg[1] ),
        .O(\n_0_di_reg[4]_i_3__5 ));
LUT6 #(
    .INIT(64'h00F0FF00004400FF)) 
     \di_reg[4]_i_4__5 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .I2(do_reg2[4]),
        .I3(\n_0_index_reg[1] ),
        .I4(\n_0_index_reg[2] ),
        .I5(\n_0_index_reg[0] ),
        .O(\n_0_di_reg[4]_i_4__5 ));
LUT5 #(
    .INIT(32'hCCCCFECE)) 
     \di_reg[5]_i_1__5 
       (.I0(\n_0_di_reg[5]_i_2__5 ),
        .I1(\n_0_di_reg[5]_i_3__5 ),
        .I2(\n_0_index_reg[4] ),
        .I3(\n_0_di_reg[5]_i_4__5 ),
        .I4(\n_0_index_reg[3] ),
        .O(\n_0_di_reg[5]_i_1__5 ));
LUT5 #(
    .INIT(32'hF0F0F0E0)) 
     \di_reg[5]_i_2__5 
       (.I0(\n_0_index_reg[1] ),
        .I1(\n_0_index_reg[2] ),
        .I2(do_reg2[5]),
        .I3(x16x20_mode_reg2),
        .I4(\n_0_index_reg[0] ),
        .O(\n_0_di_reg[5]_i_2__5 ));
LUT5 #(
    .INIT(32'h00404040)) 
     \di_reg[5]_i_3__5 
       (.I0(\n_0_index_reg[4] ),
        .I1(\n_0_index_reg[3] ),
        .I2(do_reg2[5]),
        .I3(\n_0_index_reg[2] ),
        .I4(\n_0_index_reg[1] ),
        .O(\n_0_di_reg[5]_i_3__5 ));
LUT6 #(
    .INIT(64'h6244620062446244)) 
     \di_reg[5]_i_4__5 
       (.I0(\n_0_index_reg[1] ),
        .I1(\n_0_index_reg[2] ),
        .I2(do_reg2[5]),
        .I3(\n_0_index_reg[0] ),
        .I4(rate_reg2[0]),
        .I5(rate_reg2[1]),
        .O(\n_0_di_reg[5]_i_4__5 ));
LUT5 #(
    .INIT(32'hCCCCFECE)) 
     \di_reg[6]_i_1__5 
       (.I0(\n_0_di_reg[6]_i_2__5 ),
        .I1(\n_0_di_reg[6]_i_3__5 ),
        .I2(\n_0_index_reg[4] ),
        .I3(\n_0_di_reg[6]_i_4__5 ),
        .I4(\n_0_index_reg[3] ),
        .O(\n_0_di_reg[6]_i_1__5 ));
LUT5 #(
    .INIT(32'hF0F0F0E0)) 
     \di_reg[6]_i_2__5 
       (.I0(\n_0_index_reg[1] ),
        .I1(\n_0_index_reg[2] ),
        .I2(do_reg2[6]),
        .I3(x16x20_mode_reg2),
        .I4(\n_0_index_reg[0] ),
        .O(\n_0_di_reg[6]_i_2__5 ));
LUT6 #(
    .INIT(64'h0000404040400040)) 
     \di_reg[6]_i_3__5 
       (.I0(\n_0_index_reg[4] ),
        .I1(\n_0_index_reg[3] ),
        .I2(do_reg2[6]),
        .I3(\n_0_index_reg[0] ),
        .I4(\n_0_index_reg[2] ),
        .I5(\n_0_index_reg[1] ),
        .O(\n_0_di_reg[6]_i_3__5 ));
LUT6 #(
    .INIT(64'h0FF4000000F40000)) 
     \di_reg[6]_i_4__5 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_index_reg[2] ),
        .I4(\n_0_index_reg[0] ),
        .I5(do_reg2[6]),
        .O(\n_0_di_reg[6]_i_4__5 ));
LUT6 #(
    .INIT(64'h0044444544E4C444)) 
     \di_reg[7]_i_1__5 
       (.I0(\n_0_index_reg[4] ),
        .I1(do_reg2[7]),
        .I2(\n_0_index_reg[0] ),
        .I3(\n_0_index_reg[2] ),
        .I4(\n_0_index_reg[1] ),
        .I5(\n_0_index_reg[3] ),
        .O(\n_0_di_reg[7]_i_1__5 ));
LUT6 #(
    .INIT(64'h0044444444E4C444)) 
     \di_reg[8]_i_1__5 
       (.I0(\n_0_index_reg[4] ),
        .I1(do_reg2[8]),
        .I2(\n_0_index_reg[0] ),
        .I3(\n_0_index_reg[2] ),
        .I4(\n_0_index_reg[1] ),
        .I5(\n_0_index_reg[3] ),
        .O(\n_0_di_reg[8]_i_1__5 ));
LUT6 #(
    .INIT(64'h0070FFF0007000F0)) 
     \di_reg[9]_i_1__5 
       (.I0(\n_0_index_reg[1] ),
        .I1(\n_0_index_reg[2] ),
        .I2(do_reg2[9]),
        .I3(\n_0_index_reg[4] ),
        .I4(\n_0_index_reg[3] ),
        .I5(\n_0_di_reg[9]_i_2__5 ),
        .O(\n_0_di_reg[9]_i_1__5 ));
LUT6 #(
    .INIT(64'h0FFB000000FB0000)) 
     \di_reg[9]_i_2__5 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_index_reg[2] ),
        .I4(\n_0_index_reg[0] ),
        .I5(do_reg2[9]),
        .O(\n_0_di_reg[9]_i_2__5 ));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[0] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_di_reg[0]_i_1__5 ),
        .Q(\n_0_di_reg_reg[0] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[10] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_di_reg[10]_i_1__5 ),
        .Q(\n_0_di_reg_reg[10] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[11] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_di_reg[11]_i_1__5 ),
        .Q(\n_0_di_reg_reg[11] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[12] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_di_reg[12]_i_1__5 ),
        .Q(\n_0_di_reg_reg[12] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[13] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_di_reg[13]_i_1__5 ),
        .Q(\n_0_di_reg_reg[13] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[14] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_di_reg_reg[14]_i_1__5 ),
        .Q(\n_0_di_reg_reg[14] ),
        .R(RST_DCLK_RESET));
MUXF7 \di_reg_reg[14]_i_1__5 
       (.I0(\n_0_di_reg[14]_i_2__5 ),
        .I1(\n_0_di_reg[14]_i_3__5 ),
        .O(\n_0_di_reg_reg[14]_i_1__5 ),
        .S(\n_0_index_reg[4] ));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[15] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_di_reg[15]_i_1__5 ),
        .Q(\n_0_di_reg_reg[15] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[1] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_di_reg[1]_i_1__5 ),
        .Q(\n_0_di_reg_reg[1] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[2] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_di_reg[2]_i_1__5 ),
        .Q(\n_0_di_reg_reg[2] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[3] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_di_reg[3]_i_1__5 ),
        .Q(\n_0_di_reg_reg[3] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[4] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_di_reg[4]_i_1__5 ),
        .Q(\n_0_di_reg_reg[4] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[5] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_di_reg[5]_i_1__5 ),
        .Q(\n_0_di_reg_reg[5] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[6] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_di_reg[6]_i_1__5 ),
        .Q(\n_0_di_reg_reg[6] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[7] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_di_reg[7]_i_1__5 ),
        .Q(\n_0_di_reg_reg[7] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[8] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_di_reg[8]_i_1__5 ),
        .Q(\n_0_di_reg_reg[8] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[9] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_di_reg[9]_i_1__5 ),
        .Q(\n_0_di_reg_reg[9] ),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE \do_reg1_reg[0] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(ext_ch_gt_drpdo[0]),
        .Q(do_reg1[0]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE \do_reg1_reg[10] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(ext_ch_gt_drpdo[10]),
        .Q(do_reg1[10]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE \do_reg1_reg[11] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(ext_ch_gt_drpdo[11]),
        .Q(do_reg1[11]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE \do_reg1_reg[12] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(ext_ch_gt_drpdo[12]),
        .Q(do_reg1[12]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE \do_reg1_reg[13] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(ext_ch_gt_drpdo[13]),
        .Q(do_reg1[13]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE \do_reg1_reg[14] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(ext_ch_gt_drpdo[14]),
        .Q(do_reg1[14]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE \do_reg1_reg[15] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(ext_ch_gt_drpdo[15]),
        .Q(do_reg1[15]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE \do_reg1_reg[1] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(ext_ch_gt_drpdo[1]),
        .Q(do_reg1[1]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE \do_reg1_reg[2] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(ext_ch_gt_drpdo[2]),
        .Q(do_reg1[2]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE \do_reg1_reg[3] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(ext_ch_gt_drpdo[3]),
        .Q(do_reg1[3]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE \do_reg1_reg[4] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(ext_ch_gt_drpdo[4]),
        .Q(do_reg1[4]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE \do_reg1_reg[5] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(ext_ch_gt_drpdo[5]),
        .Q(do_reg1[5]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE \do_reg1_reg[6] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(ext_ch_gt_drpdo[6]),
        .Q(do_reg1[6]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE \do_reg1_reg[7] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(ext_ch_gt_drpdo[7]),
        .Q(do_reg1[7]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE \do_reg1_reg[8] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(ext_ch_gt_drpdo[8]),
        .Q(do_reg1[8]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE \do_reg1_reg[9] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(ext_ch_gt_drpdo[9]),
        .Q(do_reg1[9]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE \do_reg2_reg[0] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(do_reg1[0]),
        .Q(do_reg2[0]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE \do_reg2_reg[10] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(do_reg1[10]),
        .Q(do_reg2[10]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE \do_reg2_reg[11] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(do_reg1[11]),
        .Q(do_reg2[11]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE \do_reg2_reg[12] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(do_reg1[12]),
        .Q(do_reg2[12]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE \do_reg2_reg[13] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(do_reg1[13]),
        .Q(do_reg2[13]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE \do_reg2_reg[14] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(do_reg1[14]),
        .Q(do_reg2[14]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE \do_reg2_reg[15] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(do_reg1[15]),
        .Q(do_reg2[15]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE \do_reg2_reg[1] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(do_reg1[1]),
        .Q(do_reg2[1]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE \do_reg2_reg[2] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(do_reg1[2]),
        .Q(do_reg2[2]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE \do_reg2_reg[3] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(do_reg1[3]),
        .Q(do_reg2[3]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE \do_reg2_reg[4] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(do_reg1[4]),
        .Q(do_reg2[4]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE \do_reg2_reg[5] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(do_reg1[5]),
        .Q(do_reg2[5]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE \do_reg2_reg[6] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(do_reg1[6]),
        .Q(do_reg2[6]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE \do_reg2_reg[7] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(do_reg1[7]),
        .Q(do_reg2[7]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE \do_reg2_reg[8] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(do_reg1[8]),
        .Q(do_reg2[8]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE \do_reg2_reg[9] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(do_reg1[9]),
        .Q(do_reg2[9]),
        .R(RST_DCLK_RESET));
LUT6 #(
    .INIT(64'h0000000000000100)) 
     done_i_1__7
       (.I0(DRP_FSM[3]),
        .I1(DRP_FSM[2]),
        .I2(DRP_FSM[6]),
        .I3(DRP_FSM[0]),
        .I4(start_reg2),
        .I5(\n_0_fsm[0]_i_4__13 ),
        .O(n_0_done_i_1__7));
FDRE #(
    .INIT(1'b0)) 
     done_reg
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(n_0_done_i_1__7),
        .Q(DRP_DONE),
        .R(RST_DCLK_RESET));
LUT6 #(
    .INIT(64'hEEEEEEEEEEEEEEEA)) 
     \fsm[0]_i_1__15 
       (.I0(\n_0_fsm[0]_i_2__14 ),
        .I1(DRP_FSM[6]),
        .I2(fsm1),
        .I3(DRP_FSM[2]),
        .I4(DRP_FSM[3]),
        .I5(\n_0_fsm[0]_i_4__13 ),
        .O(\n_0_fsm[0]_i_1__15 ));
LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFEEA)) 
     \fsm[0]_i_2__14 
       (.I0(\n_0_fsm[0]_i_5__13 ),
        .I1(DRP_FSM[2]),
        .I2(DRP_FSM[1]),
        .I3(DRP_FSM[4]),
        .I4(DRP_FSM[5]),
        .I5(DRP_FSM[3]),
        .O(\n_0_fsm[0]_i_2__14 ));
LUT6 #(
    .INIT(64'h0400000104000000)) 
     \fsm[0]_i_3__14 
       (.I0(\n_0_index_reg[1] ),
        .I1(\n_0_index_reg[4] ),
        .I2(\n_0_index_reg[3] ),
        .I3(\n_0_index_reg[0] ),
        .I4(\n_0_index_reg[2] ),
        .I5(x16x20_mode_reg2),
        .O(fsm1));
(* SOFT_HLUTNM = "soft_lutpair80" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     \fsm[0]_i_4__13 
       (.I0(DRP_FSM[5]),
        .I1(DRP_FSM[4]),
        .I2(DRP_FSM[1]),
        .O(\n_0_fsm[0]_i_4__13 ));
LUT6 #(
    .INIT(64'hCCCCCCCCCCCCCCC7)) 
     \fsm[0]_i_5__13 
       (.I0(start_reg2),
        .I1(DRP_FSM[0]),
        .I2(DRP_FSM[6]),
        .I3(DRP_FSM[2]),
        .I4(DRP_FSM[3]),
        .I5(\n_0_fsm[0]_i_4__13 ),
        .O(\n_0_fsm[0]_i_5__13 ));
LUT6 #(
    .INIT(64'h10100000FF000000)) 
     \fsm[1]_i_1__15 
       (.I0(DRP_FSM[6]),
        .I1(DRP_FSM[1]),
        .I2(start_reg2),
        .I3(\n_0_fsm[1]_i_2__14 ),
        .I4(\n_0_fsm[1]_i_3__14 ),
        .I5(DRP_FSM[0]),
        .O(\n_0_fsm[1]_i_1__15 ));
LUT5 #(
    .INIT(32'h0055CF00)) 
     \fsm[1]_i_2__14 
       (.I0(fsm1),
        .I1(load_cnt[1]),
        .I2(load_cnt[0]),
        .I3(DRP_FSM[1]),
        .I4(DRP_FSM[6]),
        .O(\n_0_fsm[1]_i_2__14 ));
(* SOFT_HLUTNM = "soft_lutpair81" *) 
   LUT4 #(
    .INIT(16'h0001)) 
     \fsm[1]_i_3__14 
       (.I0(DRP_FSM[3]),
        .I1(DRP_FSM[2]),
        .I2(DRP_FSM[5]),
        .I3(DRP_FSM[4]),
        .O(\n_0_fsm[1]_i_3__14 ));
LUT6 #(
    .INIT(64'h0000000000001000)) 
     \fsm[2]_i_1__15 
       (.I0(DRP_FSM[4]),
        .I1(DRP_FSM[5]),
        .I2(DRP_FSM[1]),
        .I3(load_cnt[0]),
        .I4(load_cnt[1]),
        .I5(\n_0_fsm[2]_i_2__12 ),
        .O(\n_0_fsm[2]_i_1__15 ));
(* SOFT_HLUTNM = "soft_lutpair78" *) 
   LUT4 #(
    .INIT(16'hFFFE)) 
     \fsm[2]_i_2__12 
       (.I0(DRP_FSM[6]),
        .I1(DRP_FSM[2]),
        .I2(DRP_FSM[3]),
        .I3(DRP_FSM[0]),
        .O(\n_0_fsm[2]_i_2__12 ));
LUT5 #(
    .INIT(32'h00010300)) 
     \fsm[3]_i_1__15 
       (.I0(rdy_reg2),
        .I1(\n_0_fsm[4]_i_2__13 ),
        .I2(DRP_FSM[6]),
        .I3(DRP_FSM[2]),
        .I4(DRP_FSM[3]),
        .O(\n_0_fsm[3]_i_1__15 ));
LUT5 #(
    .INIT(32'h00001000)) 
     \fsm[4]_i_1__15 
       (.I0(DRP_FSM[2]),
        .I1(DRP_FSM[6]),
        .I2(DRP_FSM[3]),
        .I3(rdy_reg2),
        .I4(\n_0_fsm[4]_i_2__13 ),
        .O(\n_0_fsm[4]_i_1__15 ));
(* SOFT_HLUTNM = "soft_lutpair80" *) 
   LUT4 #(
    .INIT(16'hFFFE)) 
     \fsm[4]_i_2__13 
       (.I0(DRP_FSM[1]),
        .I1(DRP_FSM[4]),
        .I2(DRP_FSM[5]),
        .I3(DRP_FSM[0]),
        .O(\n_0_fsm[4]_i_2__13 ));
LUT6 #(
    .INIT(64'h0000000100030000)) 
     \fsm[5]_i_1__8 
       (.I0(rdy_reg2),
        .I1(DRP_FSM[0]),
        .I2(\n_0_fsm[6]_i_2__7 ),
        .I3(DRP_FSM[1]),
        .I4(DRP_FSM[4]),
        .I5(DRP_FSM[5]),
        .O(\n_0_fsm[5]_i_1__8 ));
LUT6 #(
    .INIT(64'h0000000000000020)) 
     \fsm[6]_i_1__7 
       (.I0(DRP_FSM[5]),
        .I1(DRP_FSM[4]),
        .I2(rdy_reg2),
        .I3(DRP_FSM[1]),
        .I4(DRP_FSM[0]),
        .I5(\n_0_fsm[6]_i_2__7 ),
        .O(\n_0_fsm[6]_i_1__7 ));
(* SOFT_HLUTNM = "soft_lutpair79" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     \fsm[6]_i_2__7 
       (.I0(DRP_FSM[3]),
        .I1(DRP_FSM[2]),
        .I2(DRP_FSM[6]),
        .O(\n_0_fsm[6]_i_2__7 ));
FDSE #(
    .INIT(1'b1)) 
     \fsm_reg[0] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_fsm[0]_i_1__15 ),
        .Q(DRP_FSM[0]),
        .S(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[1] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_fsm[1]_i_1__15 ),
        .Q(DRP_FSM[1]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[2] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_fsm[2]_i_1__15 ),
        .Q(DRP_FSM[2]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[3] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_fsm[3]_i_1__15 ),
        .Q(DRP_FSM[3]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[4] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_fsm[4]_i_1__15 ),
        .Q(DRP_FSM[4]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[5] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_fsm[5]_i_1__8 ),
        .Q(DRP_FSM[5]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[6] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_fsm[6]_i_1__7 ),
        .Q(DRP_FSM[6]),
        .R(RST_DCLK_RESET));
(* SOFT_HLUTNM = "soft_lutpair84" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_10__6 
       (.I0(ext_ch_gt_drpdi[15]),
        .I1(\n_0_di_reg_reg[15] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[15]));
(* SOFT_HLUTNM = "soft_lutpair92" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_11__2 
       (.I0(ext_ch_gt_drpdi[14]),
        .I1(\n_0_di_reg_reg[14] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[14]));
(* SOFT_HLUTNM = "soft_lutpair82" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_12__5 
       (.I0(ext_ch_gt_drpdi[13]),
        .I1(\n_0_di_reg_reg[13] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[13]));
(* SOFT_HLUTNM = "soft_lutpair87" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_13__5 
       (.I0(ext_ch_gt_drpdi[12]),
        .I1(\n_0_di_reg_reg[12] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[12]));
(* SOFT_HLUTNM = "soft_lutpair90" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_14__5 
       (.I0(ext_ch_gt_drpdi[11]),
        .I1(\n_0_di_reg_reg[11] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[11]));
(* SOFT_HLUTNM = "soft_lutpair86" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_15__5 
       (.I0(ext_ch_gt_drpdi[10]),
        .I1(\n_0_di_reg_reg[10] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[10]));
(* SOFT_HLUTNM = "soft_lutpair93" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_16__5 
       (.I0(ext_ch_gt_drpdi[9]),
        .I1(\n_0_di_reg_reg[9] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[9]));
LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_17__5 
       (.I0(ext_ch_gt_drpdi[8]),
        .I1(\n_0_di_reg_reg[8] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[8]));
(* SOFT_HLUTNM = "soft_lutpair88" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_18__5 
       (.I0(ext_ch_gt_drpdi[7]),
        .I1(\n_0_di_reg_reg[7] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[7]));
(* SOFT_HLUTNM = "soft_lutpair89" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_19__5 
       (.I0(ext_ch_gt_drpdi[6]),
        .I1(\n_0_di_reg_reg[6] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[6]));
(* SOFT_HLUTNM = "soft_lutpair93" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_20__5 
       (.I0(ext_ch_gt_drpdi[5]),
        .I1(\n_0_di_reg_reg[5] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[5]));
(* SOFT_HLUTNM = "soft_lutpair91" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_21__5 
       (.I0(ext_ch_gt_drpdi[4]),
        .I1(\n_0_di_reg_reg[4] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[4]));
(* SOFT_HLUTNM = "soft_lutpair92" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_22__5 
       (.I0(ext_ch_gt_drpdi[3]),
        .I1(\n_0_di_reg_reg[3] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[3]));
(* SOFT_HLUTNM = "soft_lutpair91" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_23__5 
       (.I0(ext_ch_gt_drpdi[2]),
        .I1(\n_0_di_reg_reg[2] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[2]));
(* SOFT_HLUTNM = "soft_lutpair90" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_24__5 
       (.I0(ext_ch_gt_drpdi[1]),
        .I1(\n_0_di_reg_reg[1] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[1]));
(* SOFT_HLUTNM = "soft_lutpair83" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_25__5 
       (.I0(ext_ch_gt_drpdi[0]),
        .I1(\n_0_di_reg_reg[0] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[0]));
LUT6 #(
    .INIT(64'hAAAAAAAA00030300)) 
     \gth_channel.gthe2_channel_i_i_2__5 
       (.I0(ext_ch_gt_drpen),
        .I1(\n_0_gth_channel.gthe2_channel_i_i_52__2 ),
        .I2(DRP_FSM[1]),
        .I3(DRP_FSM[4]),
        .I4(DRP_FSM[2]),
        .I5(DRP_FSM[0]),
        .O(O1));
LUT6 #(
    .INIT(64'hAAAAAAAA00000030)) 
     \gth_channel.gthe2_channel_i_i_3__5 
       (.I0(ext_ch_gt_drpwe),
        .I1(DRP_FSM[2]),
        .I2(DRP_FSM[4]),
        .I3(DRP_FSM[1]),
        .I4(\n_0_gth_channel.gthe2_channel_i_i_52__2 ),
        .I5(DRP_FSM[0]),
        .O(O2));
(* SOFT_HLUTNM = "soft_lutpair82" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_43__6 
       (.I0(DRP_FSM[0]),
        .I1(ext_ch_gt_drpaddr[8]),
        .O(DRPADDR[8]));
(* SOFT_HLUTNM = "soft_lutpair85" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_44__6 
       (.I0(ext_ch_gt_drpaddr[7]),
        .I1(\n_0_addr_reg_reg[7] ),
        .I2(DRP_FSM[0]),
        .O(DRPADDR[7]));
(* SOFT_HLUTNM = "soft_lutpair89" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_45__2 
       (.I0(ext_ch_gt_drpaddr[6]),
        .I1(\n_0_addr_reg_reg[6] ),
        .I2(DRP_FSM[0]),
        .O(DRPADDR[6]));
(* SOFT_HLUTNM = "soft_lutpair88" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_46__5 
       (.I0(ext_ch_gt_drpaddr[5]),
        .I1(\n_0_addr_reg_reg[5] ),
        .I2(DRP_FSM[0]),
        .O(DRPADDR[5]));
(* SOFT_HLUTNM = "soft_lutpair87" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_47__5 
       (.I0(ext_ch_gt_drpaddr[4]),
        .I1(\n_0_addr_reg_reg[4] ),
        .I2(DRP_FSM[0]),
        .O(DRPADDR[4]));
(* SOFT_HLUTNM = "soft_lutpair86" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_48__5 
       (.I0(ext_ch_gt_drpaddr[3]),
        .I1(\n_0_addr_reg_reg[3] ),
        .I2(DRP_FSM[0]),
        .O(DRPADDR[3]));
(* SOFT_HLUTNM = "soft_lutpair85" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_49__5 
       (.I0(ext_ch_gt_drpaddr[2]),
        .I1(\n_0_addr_reg_reg[2] ),
        .I2(DRP_FSM[0]),
        .O(DRPADDR[2]));
(* SOFT_HLUTNM = "soft_lutpair84" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_50__5 
       (.I0(ext_ch_gt_drpaddr[1]),
        .I1(\n_0_addr_reg_reg[1] ),
        .I2(DRP_FSM[0]),
        .O(DRPADDR[1]));
(* SOFT_HLUTNM = "soft_lutpair83" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_51__5 
       (.I0(ext_ch_gt_drpaddr[0]),
        .I1(\n_0_addr_reg_reg[0] ),
        .I2(DRP_FSM[0]),
        .O(DRPADDR[0]));
(* SOFT_HLUTNM = "soft_lutpair78" *) 
   LUT4 #(
    .INIT(16'hFFFE)) 
     \gth_channel.gthe2_channel_i_i_52__2 
       (.I0(DRP_FSM[3]),
        .I1(DRP_FSM[6]),
        .I2(DRP_FSM[5]),
        .I3(DRP_FSM[0]),
        .O(\n_0_gth_channel.gthe2_channel_i_i_52__2 ));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE gtxreset_reg1_reg
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(rst_gtreset),
        .Q(gtxreset_reg1),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE gtxreset_reg2_reg
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(gtxreset_reg1),
        .Q(gtxreset_reg2),
        .R(RST_DCLK_RESET));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     \index[0]_i_1__7 
       (.I0(\n_0_index_reg[0] ),
        .I1(DRP_FSM[1]),
        .I2(DRP_FSM[4]),
        .I3(DRP_FSM[5]),
        .I4(DRP_FSM[0]),
        .I5(\n_0_index[4]_i_4__5 ),
        .O(\n_0_index[0]_i_1__7 ));
LUT6 #(
    .INIT(64'h0000000000010100)) 
     \index[1]_i_1__7 
       (.I0(DRP_FSM[0]),
        .I1(\n_0_index[1]_i_2__5 ),
        .I2(DRP_FSM[1]),
        .I3(\n_0_index_reg[0] ),
        .I4(\n_0_index_reg[1] ),
        .I5(\n_0_index[4]_i_4__5 ),
        .O(\n_0_index[1]_i_1__7 ));
(* SOFT_HLUTNM = "soft_lutpair81" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \index[1]_i_2__5 
       (.I0(DRP_FSM[4]),
        .I1(DRP_FSM[5]),
        .O(\n_0_index[1]_i_2__5 ));
(* SOFT_HLUTNM = "soft_lutpair75" *) 
   LUT5 #(
    .INIT(32'h01111000)) 
     \index[2]_i_1__7 
       (.I0(\n_0_fsm[4]_i_2__13 ),
        .I1(\n_0_index[4]_i_4__5 ),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_index_reg[0] ),
        .I4(\n_0_index_reg[2] ),
        .O(\n_0_index[2]_i_1__7 ));
LUT6 #(
    .INIT(64'h0111111110000000)) 
     \index[3]_i_1__5 
       (.I0(\n_0_fsm[4]_i_2__13 ),
        .I1(\n_0_index[4]_i_4__5 ),
        .I2(\n_0_index_reg[0] ),
        .I3(\n_0_index_reg[1] ),
        .I4(\n_0_index_reg[2] ),
        .I5(\n_0_index_reg[3] ),
        .O(\n_0_index[3]_i_1__5 ));
LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFEFA)) 
     \index[4]_i_1__5 
       (.I0(\n_0_index[4]_i_3__5 ),
        .I1(DRP_FSM[2]),
        .I2(DRP_FSM[6]),
        .I3(DRP_FSM[3]),
        .I4(DRP_FSM[4]),
        .I5(DRP_FSM[5]),
        .O(\n_0_index[4]_i_1__5 ));
LUT6 #(
    .INIT(64'h0111111110000000)) 
     \index[4]_i_2__5 
       (.I0(\n_0_fsm[4]_i_2__13 ),
        .I1(\n_0_index[4]_i_4__5 ),
        .I2(\n_0_index_reg[2] ),
        .I3(\n_0_index[4]_i_5__5 ),
        .I4(\n_0_index_reg[3] ),
        .I5(\n_0_index_reg[4] ),
        .O(\n_0_index[4]_i_2__5 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFE0001)) 
     \index[4]_i_3__5 
       (.I0(DRP_FSM[3]),
        .I1(DRP_FSM[2]),
        .I2(DRP_FSM[5]),
        .I3(DRP_FSM[4]),
        .I4(DRP_FSM[1]),
        .I5(DRP_FSM[0]),
        .O(\n_0_index[4]_i_3__5 ));
(* SOFT_HLUTNM = "soft_lutpair79" *) 
   LUT4 #(
    .INIT(16'hFFFD)) 
     \index[4]_i_4__5 
       (.I0(DRP_FSM[6]),
        .I1(fsm1),
        .I2(DRP_FSM[3]),
        .I3(DRP_FSM[2]),
        .O(\n_0_index[4]_i_4__5 ));
(* SOFT_HLUTNM = "soft_lutpair75" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \index[4]_i_5__5 
       (.I0(\n_0_index_reg[0] ),
        .I1(\n_0_index_reg[1] ),
        .O(\n_0_index[4]_i_5__5 ));
FDRE #(
    .INIT(1'b0)) 
     \index_reg[0] 
       (.C(pipe_dclk_in),
        .CE(\n_0_index[4]_i_1__5 ),
        .D(\n_0_index[0]_i_1__7 ),
        .Q(\n_0_index_reg[0] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \index_reg[1] 
       (.C(pipe_dclk_in),
        .CE(\n_0_index[4]_i_1__5 ),
        .D(\n_0_index[1]_i_1__7 ),
        .Q(\n_0_index_reg[1] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \index_reg[2] 
       (.C(pipe_dclk_in),
        .CE(\n_0_index[4]_i_1__5 ),
        .D(\n_0_index[2]_i_1__7 ),
        .Q(\n_0_index_reg[2] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \index_reg[3] 
       (.C(pipe_dclk_in),
        .CE(\n_0_index[4]_i_1__5 ),
        .D(\n_0_index[3]_i_1__5 ),
        .Q(\n_0_index_reg[3] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \index_reg[4] 
       (.C(pipe_dclk_in),
        .CE(\n_0_index[4]_i_1__5 ),
        .D(\n_0_index[4]_i_2__5 ),
        .Q(\n_0_index_reg[4] ),
        .R(RST_DCLK_RESET));
LUT5 #(
    .INIT(32'h00000100)) 
     \load_cnt[0]_i_1__7 
       (.I0(load_cnt[1]),
        .I1(\n_0_gth_channel.gthe2_channel_i_i_52__2 ),
        .I2(DRP_FSM[4]),
        .I3(DRP_FSM[1]),
        .I4(DRP_FSM[2]),
        .O(\n_0_load_cnt[0]_i_1__7 ));
FDRE #(
    .INIT(1'b0)) 
     \load_cnt_reg[0] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_load_cnt[0]_i_1__7 ),
        .Q(load_cnt[0]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \load_cnt_reg[1] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(load_cnt[1]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE \rate_reg1_reg[0] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(DRP_RATE[0]),
        .Q(rate_reg1[0]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE \rate_reg1_reg[1] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(DRP_RATE[1]),
        .Q(rate_reg1[1]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE \rate_reg2_reg[0] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(rate_reg1[0]),
        .Q(rate_reg2[0]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE \rate_reg2_reg[1] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(rate_reg1[1]),
        .Q(rate_reg2[1]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE rdy_reg1_reg
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(ext_ch_gt_drprdy),
        .Q(rdy_reg1),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE rdy_reg2_reg
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(rdy_reg1),
        .Q(rdy_reg2),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE start_reg1_reg
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(DRP_START),
        .Q(start_reg1),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE start_reg2_reg
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(start_reg1),
        .Q(start_reg2),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE x16_reg1_reg
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(DRP_X16),
        .Q(x16_reg1),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE x16_reg2_reg
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(x16_reg1),
        .Q(x16_reg2),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE x16x20_mode_reg1_reg
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(DRP_X16X20_MODE),
        .Q(x16x20_mode_reg1),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE x16x20_mode_reg2_reg
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(x16x20_mode_reg1),
        .Q(x16x20_mode_reg2),
        .R(RST_DCLK_RESET));
endmodule

(* ORIG_REF_NAME = "vc709_pcie_x8_gen3_pipe_drp" *) 
module vc709_pcie_x8_gen3vc709_pcie_x8_gen3_pipe_drp_35
   (DRPADDR,
    DRP_FSM,
    O1,
    O2,
    DRPDI,
    DRP_DONE,
    ext_ch_gt_drpaddr,
    ext_ch_gt_drpen,
    ext_ch_gt_drpwe,
    ext_ch_gt_drpdi,
    rst_dclk_reset,
    DRP_X16X20_MODE,
    pipe_dclk_in,
    ext_ch_gt_drprdy,
    DRP_START,
    DRP_RATE,
    DRP_X16,
    ext_ch_gt_drpdo,
    rst_gtreset);
  output [8:0]DRPADDR;
  output [6:0]DRP_FSM;
  output O1;
  output O2;
  output [15:0]DRPDI;
  output DRP_DONE;
  input [8:0]ext_ch_gt_drpaddr;
  input [0:0]ext_ch_gt_drpen;
  input [0:0]ext_ch_gt_drpwe;
  input [15:0]ext_ch_gt_drpdi;
  input rst_dclk_reset;
  input DRP_X16X20_MODE;
  input pipe_dclk_in;
  input [0:0]ext_ch_gt_drprdy;
  input DRP_START;
  input [1:0]DRP_RATE;
  input DRP_X16;
  input [15:0]ext_ch_gt_drpdo;
  input rst_gtreset;

  wire \<const0> ;
  wire \<const1> ;
  wire [8:0]DRPADDR;
  wire [15:0]DRPDI;
  wire DRP_DONE;
  wire [6:0]DRP_FSM;
  wire [1:0]DRP_RATE;
  wire DRP_START;
  wire DRP_X16;
  wire DRP_X16X20_MODE;
  wire O1;
  wire O2;
  wire [14:14]data12;
  wire [15:0]do_reg1;
  wire [15:0]do_reg2;
  wire [8:0]ext_ch_gt_drpaddr;
  wire [15:0]ext_ch_gt_drpdi;
  wire [15:0]ext_ch_gt_drpdo;
  wire [0:0]ext_ch_gt_drpen;
  wire [0:0]ext_ch_gt_drprdy;
  wire [0:0]ext_ch_gt_drpwe;
  wire fsm1;
  wire gtxreset_reg1;
  wire gtxreset_reg2;
  wire [1:0]load_cnt;
  wire \n_0_addr_reg[0]_i_1__6 ;
  wire \n_0_addr_reg[1]_i_1__6 ;
  wire \n_0_addr_reg[2]_i_1__6 ;
  wire \n_0_addr_reg[3]_i_1__6 ;
  wire \n_0_addr_reg[4]_i_1__6 ;
  wire \n_0_addr_reg[5]_i_1__6 ;
  wire \n_0_addr_reg[6]_i_1__6 ;
  wire \n_0_addr_reg[7]_i_1__6 ;
  wire \n_0_addr_reg_reg[0] ;
  wire \n_0_addr_reg_reg[1] ;
  wire \n_0_addr_reg_reg[2] ;
  wire \n_0_addr_reg_reg[3] ;
  wire \n_0_addr_reg_reg[4] ;
  wire \n_0_addr_reg_reg[5] ;
  wire \n_0_addr_reg_reg[6] ;
  wire \n_0_addr_reg_reg[7] ;
  wire \n_0_di_reg[0]_i_1__6 ;
  wire \n_0_di_reg[0]_i_2__6 ;
  wire \n_0_di_reg[0]_i_3__6 ;
  wire \n_0_di_reg[10]_i_1__6 ;
  wire \n_0_di_reg[11]_i_1__6 ;
  wire \n_0_di_reg[11]_i_2__6 ;
  wire \n_0_di_reg[11]_i_3__6 ;
  wire \n_0_di_reg[11]_i_4__6 ;
  wire \n_0_di_reg[11]_i_5__6 ;
  wire \n_0_di_reg[12]_i_1__6 ;
  wire \n_0_di_reg[12]_i_2__6 ;
  wire \n_0_di_reg[12]_i_3__6 ;
  wire \n_0_di_reg[12]_i_4__6 ;
  wire \n_0_di_reg[13]_i_1__6 ;
  wire \n_0_di_reg[13]_i_2__6 ;
  wire \n_0_di_reg[13]_i_3__6 ;
  wire \n_0_di_reg[13]_i_4__6 ;
  wire \n_0_di_reg[14]_i_2__6 ;
  wire \n_0_di_reg[14]_i_3__6 ;
  wire \n_0_di_reg[15]_i_1__6 ;
  wire \n_0_di_reg[1]_i_1__6 ;
  wire \n_0_di_reg[1]_i_2__6 ;
  wire \n_0_di_reg[1]_i_3__6 ;
  wire \n_0_di_reg[1]_i_4__6 ;
  wire \n_0_di_reg[2]_i_1__6 ;
  wire \n_0_di_reg[2]_i_2__6 ;
  wire \n_0_di_reg[2]_i_3__6 ;
  wire \n_0_di_reg[2]_i_4__6 ;
  wire \n_0_di_reg[2]_i_5__6 ;
  wire \n_0_di_reg[3]_i_1__6 ;
  wire \n_0_di_reg[4]_i_1__6 ;
  wire \n_0_di_reg[4]_i_2__6 ;
  wire \n_0_di_reg[4]_i_3__6 ;
  wire \n_0_di_reg[4]_i_4__6 ;
  wire \n_0_di_reg[5]_i_1__6 ;
  wire \n_0_di_reg[5]_i_2__6 ;
  wire \n_0_di_reg[5]_i_3__6 ;
  wire \n_0_di_reg[5]_i_4__6 ;
  wire \n_0_di_reg[6]_i_1__6 ;
  wire \n_0_di_reg[6]_i_2__6 ;
  wire \n_0_di_reg[6]_i_3__6 ;
  wire \n_0_di_reg[6]_i_4__6 ;
  wire \n_0_di_reg[7]_i_1__6 ;
  wire \n_0_di_reg[8]_i_1__6 ;
  wire \n_0_di_reg[9]_i_1__6 ;
  wire \n_0_di_reg[9]_i_2__6 ;
  wire \n_0_di_reg_reg[0] ;
  wire \n_0_di_reg_reg[10] ;
  wire \n_0_di_reg_reg[11] ;
  wire \n_0_di_reg_reg[12] ;
  wire \n_0_di_reg_reg[13] ;
  wire \n_0_di_reg_reg[14] ;
  wire \n_0_di_reg_reg[14]_i_1__6 ;
  wire \n_0_di_reg_reg[15] ;
  wire \n_0_di_reg_reg[1] ;
  wire \n_0_di_reg_reg[2] ;
  wire \n_0_di_reg_reg[3] ;
  wire \n_0_di_reg_reg[4] ;
  wire \n_0_di_reg_reg[5] ;
  wire \n_0_di_reg_reg[6] ;
  wire \n_0_di_reg_reg[7] ;
  wire \n_0_di_reg_reg[8] ;
  wire \n_0_di_reg_reg[9] ;
  wire n_0_done_i_1__8;
  wire \n_0_fsm[0]_i_1__17 ;
  wire \n_0_fsm[0]_i_2__16 ;
  wire \n_0_fsm[0]_i_4__15 ;
  wire \n_0_fsm[0]_i_5__15 ;
  wire \n_0_fsm[1]_i_1__17 ;
  wire \n_0_fsm[1]_i_2__16 ;
  wire \n_0_fsm[1]_i_3__16 ;
  wire \n_0_fsm[2]_i_1__17 ;
  wire \n_0_fsm[2]_i_2__14 ;
  wire \n_0_fsm[3]_i_1__17 ;
  wire \n_0_fsm[4]_i_1__17 ;
  wire \n_0_fsm[4]_i_2__15 ;
  wire \n_0_fsm[5]_i_1__9 ;
  wire \n_0_fsm[6]_i_1__8 ;
  wire \n_0_fsm[6]_i_2__8 ;
  wire \n_0_gth_channel.gthe2_channel_i_i_54__2 ;
  wire \n_0_index[0]_i_1__8 ;
  wire \n_0_index[1]_i_1__8 ;
  wire \n_0_index[1]_i_2__6 ;
  wire \n_0_index[2]_i_1__8 ;
  wire \n_0_index[3]_i_1__6 ;
  wire \n_0_index[4]_i_1__6 ;
  wire \n_0_index[4]_i_2__6 ;
  wire \n_0_index[4]_i_3__6 ;
  wire \n_0_index[4]_i_4__6 ;
  wire \n_0_index[4]_i_5__6 ;
  wire \n_0_index_reg[0] ;
  wire \n_0_index_reg[1] ;
  wire \n_0_index_reg[2] ;
  wire \n_0_index_reg[3] ;
  wire \n_0_index_reg[4] ;
  wire \n_0_load_cnt[0]_i_1__8 ;
  wire pipe_dclk_in;
  wire [1:0]rate_reg1;
  wire [1:0]rate_reg2;
  wire rdy_reg1;
  wire rdy_reg2;
  wire rst_dclk_reset;
  wire rst_gtreset;
  wire start_reg1;
  wire start_reg2;
  wire x16_reg1;
  wire x16_reg2;
  wire x16x20_mode_reg1;
  wire x16x20_mode_reg2;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
LUT6 #(
    .INIT(64'h171741411E1E5554)) 
     \addr_reg[0]_i_1__6 
       (.I0(\n_0_index_reg[4] ),
        .I1(\n_0_index_reg[2] ),
        .I2(\n_0_index_reg[3] ),
        .I3(x16x20_mode_reg2),
        .I4(\n_0_index_reg[0] ),
        .I5(\n_0_index_reg[1] ),
        .O(\n_0_addr_reg[0]_i_1__6 ));
(* SOFT_HLUTNM = "soft_lutpair431" *) 
   LUT5 #(
    .INIT(32'h450000F0)) 
     \addr_reg[1]_i_1__6 
       (.I0(\n_0_index_reg[4] ),
        .I1(\n_0_index_reg[0] ),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_index_reg[3] ),
        .I4(\n_0_index_reg[2] ),
        .O(\n_0_addr_reg[1]_i_1__6 ));
(* SOFT_HLUTNM = "soft_lutpair434" *) 
   LUT5 #(
    .INIT(32'h05105A00)) 
     \addr_reg[2]_i_1__6 
       (.I0(\n_0_index_reg[4] ),
        .I1(\n_0_index_reg[0] ),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_index_reg[2] ),
        .I4(\n_0_index_reg[3] ),
        .O(\n_0_addr_reg[2]_i_1__6 ));
LUT6 #(
    .INIT(64'h574757475B1A5B1B)) 
     \addr_reg[3]_i_1__6 
       (.I0(\n_0_index_reg[4] ),
        .I1(\n_0_index_reg[2] ),
        .I2(\n_0_index_reg[3] ),
        .I3(\n_0_index_reg[0] ),
        .I4(x16x20_mode_reg2),
        .I5(\n_0_index_reg[1] ),
        .O(\n_0_addr_reg[3]_i_1__6 ));
LUT6 #(
    .INIT(64'h00000000FCFFCF02)) 
     \addr_reg[4]_i_1__6 
       (.I0(x16x20_mode_reg2),
        .I1(\n_0_index_reg[0] ),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_index_reg[3] ),
        .I4(\n_0_index_reg[2] ),
        .I5(\n_0_index_reg[4] ),
        .O(\n_0_addr_reg[4]_i_1__6 ));
(* SOFT_HLUTNM = "soft_lutpair434" *) 
   LUT5 #(
    .INIT(32'h010A00FA)) 
     \addr_reg[5]_i_1__6 
       (.I0(\n_0_index_reg[4] ),
        .I1(\n_0_index_reg[0] ),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_index_reg[3] ),
        .I4(\n_0_index_reg[2] ),
        .O(\n_0_addr_reg[5]_i_1__6 ));
(* SOFT_HLUTNM = "soft_lutpair431" *) 
   LUT5 #(
    .INIT(32'h00001454)) 
     \addr_reg[6]_i_1__6 
       (.I0(\n_0_index_reg[2] ),
        .I1(\n_0_index_reg[3] ),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_index_reg[0] ),
        .I4(\n_0_index_reg[4] ),
        .O(\n_0_addr_reg[6]_i_1__6 ));
LUT6 #(
    .INIT(64'h460B424A460B424B)) 
     \addr_reg[7]_i_1__6 
       (.I0(\n_0_index_reg[4] ),
        .I1(\n_0_index_reg[2] ),
        .I2(\n_0_index_reg[3] ),
        .I3(\n_0_index_reg[1] ),
        .I4(\n_0_index_reg[0] ),
        .I5(x16x20_mode_reg2),
        .O(\n_0_addr_reg[7]_i_1__6 ));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[0] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_addr_reg[0]_i_1__6 ),
        .Q(\n_0_addr_reg_reg[0] ),
        .R(rst_dclk_reset));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[1] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_addr_reg[1]_i_1__6 ),
        .Q(\n_0_addr_reg_reg[1] ),
        .R(rst_dclk_reset));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[2] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_addr_reg[2]_i_1__6 ),
        .Q(\n_0_addr_reg_reg[2] ),
        .R(rst_dclk_reset));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[3] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_addr_reg[3]_i_1__6 ),
        .Q(\n_0_addr_reg_reg[3] ),
        .R(rst_dclk_reset));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[4] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_addr_reg[4]_i_1__6 ),
        .Q(\n_0_addr_reg_reg[4] ),
        .R(rst_dclk_reset));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[5] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_addr_reg[5]_i_1__6 ),
        .Q(\n_0_addr_reg_reg[5] ),
        .R(rst_dclk_reset));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[6] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_addr_reg[6]_i_1__6 ),
        .Q(\n_0_addr_reg_reg[6] ),
        .R(rst_dclk_reset));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[7] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_addr_reg[7]_i_1__6 ),
        .Q(\n_0_addr_reg_reg[7] ),
        .R(rst_dclk_reset));
LUT4 #(
    .INIT(16'h0A0C)) 
     \di_reg[0]_i_1__6 
       (.I0(\n_0_di_reg[0]_i_2__6 ),
        .I1(\n_0_di_reg[0]_i_3__6 ),
        .I2(\n_0_index_reg[4] ),
        .I3(\n_0_index_reg[3] ),
        .O(\n_0_di_reg[0]_i_1__6 ));
LUT6 #(
    .INIT(64'h0FBF00B00FFF0000)) 
     \di_reg[0]_i_2__6 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_index_reg[2] ),
        .I4(do_reg2[0]),
        .I5(\n_0_index_reg[0] ),
        .O(\n_0_di_reg[0]_i_2__6 ));
LUT6 #(
    .INIT(64'hFF00FD0DFF00DFD0)) 
     \di_reg[0]_i_3__6 
       (.I0(rate_reg2[1]),
        .I1(rate_reg2[0]),
        .I2(\n_0_index_reg[0] ),
        .I3(do_reg2[0]),
        .I4(\n_0_index_reg[2] ),
        .I5(\n_0_index_reg[1] ),
        .O(\n_0_di_reg[0]_i_3__6 ));
LUT6 #(
    .INIT(64'h0044444444E4C444)) 
     \di_reg[10]_i_1__6 
       (.I0(\n_0_index_reg[4] ),
        .I1(do_reg2[10]),
        .I2(\n_0_index_reg[0] ),
        .I3(\n_0_index_reg[2] ),
        .I4(\n_0_index_reg[1] ),
        .I5(\n_0_index_reg[3] ),
        .O(\n_0_di_reg[10]_i_1__6 ));
LUT5 #(
    .INIT(32'h0C0CFA0A)) 
     \di_reg[11]_i_1__6 
       (.I0(\n_0_di_reg[11]_i_2__6 ),
        .I1(\n_0_di_reg[11]_i_3__6 ),
        .I2(\n_0_index_reg[4] ),
        .I3(\n_0_di_reg[11]_i_4__6 ),
        .I4(\n_0_index_reg[3] ),
        .O(\n_0_di_reg[11]_i_1__6 ));
LUT6 #(
    .INIT(64'hFFAAAAAAFEAEAAAA)) 
     \di_reg[11]_i_2__6 
       (.I0(\n_0_di_reg[11]_i_5__6 ),
        .I1(data12),
        .I2(\n_0_index_reg[0] ),
        .I3(do_reg2[11]),
        .I4(\n_0_index_reg[2] ),
        .I5(\n_0_index_reg[1] ),
        .O(\n_0_di_reg[11]_i_2__6 ));
LUT6 #(
    .INIT(64'h0FFF00000BFF0B00)) 
     \di_reg[11]_i_3__6 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_index_reg[2] ),
        .I4(do_reg2[11]),
        .I5(\n_0_index_reg[0] ),
        .O(\n_0_di_reg[11]_i_3__6 ));
LUT6 #(
    .INIT(64'h0F44000000440000)) 
     \di_reg[11]_i_4__6 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_index_reg[2] ),
        .I4(\n_0_index_reg[0] ),
        .I5(do_reg2[11]),
        .O(\n_0_di_reg[11]_i_4__6 ));
LUT6 #(
    .INIT(64'h00000000A8AAABAA)) 
     \di_reg[11]_i_5__6 
       (.I0(do_reg2[11]),
        .I1(\n_0_index_reg[0] ),
        .I2(\n_0_index_reg[1] ),
        .I3(x16x20_mode_reg2),
        .I4(x16_reg2),
        .I5(\n_0_index_reg[2] ),
        .O(\n_0_di_reg[11]_i_5__6 ));
LUT5 #(
    .INIT(32'hCCCCFECE)) 
     \di_reg[12]_i_1__6 
       (.I0(\n_0_di_reg[12]_i_2__6 ),
        .I1(\n_0_di_reg[12]_i_3__6 ),
        .I2(\n_0_index_reg[4] ),
        .I3(\n_0_di_reg[12]_i_4__6 ),
        .I4(\n_0_index_reg[3] ),
        .O(\n_0_di_reg[12]_i_1__6 ));
LUT6 #(
    .INIT(64'hFFFF0000FDFF0D00)) 
     \di_reg[12]_i_2__6 
       (.I0(rate_reg2[1]),
        .I1(rate_reg2[0]),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_index_reg[2] ),
        .I4(do_reg2[12]),
        .I5(\n_0_index_reg[0] ),
        .O(\n_0_di_reg[12]_i_2__6 ));
LUT5 #(
    .INIT(32'h00404040)) 
     \di_reg[12]_i_3__6 
       (.I0(\n_0_index_reg[4] ),
        .I1(\n_0_index_reg[3] ),
        .I2(do_reg2[12]),
        .I3(\n_0_index_reg[2] ),
        .I4(\n_0_index_reg[1] ),
        .O(\n_0_di_reg[12]_i_3__6 ));
LUT6 #(
    .INIT(64'h0F00002000000020)) 
     \di_reg[12]_i_4__6 
       (.I0(rate_reg2[1]),
        .I1(rate_reg2[0]),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_index_reg[2] ),
        .I4(\n_0_index_reg[0] ),
        .I5(do_reg2[12]),
        .O(\n_0_di_reg[12]_i_4__6 ));
(* SOFT_HLUTNM = "soft_lutpair435" *) 
   LUT5 #(
    .INIT(32'hCCCCFECE)) 
     \di_reg[13]_i_1__6 
       (.I0(\n_0_di_reg[13]_i_2__6 ),
        .I1(\n_0_di_reg[13]_i_3__6 ),
        .I2(\n_0_index_reg[4] ),
        .I3(\n_0_di_reg[13]_i_4__6 ),
        .I4(\n_0_index_reg[3] ),
        .O(\n_0_di_reg[13]_i_1__6 ));
LUT6 #(
    .INIT(64'hFFFFFF5D00000008)) 
     \di_reg[13]_i_2__6 
       (.I0(\n_0_index_reg[2] ),
        .I1(rate_reg2[1]),
        .I2(rate_reg2[0]),
        .I3(\n_0_index_reg[1] ),
        .I4(\n_0_index_reg[0] ),
        .I5(do_reg2[13]),
        .O(\n_0_di_reg[13]_i_2__6 ));
LUT5 #(
    .INIT(32'h00404040)) 
     \di_reg[13]_i_3__6 
       (.I0(\n_0_index_reg[4] ),
        .I1(\n_0_index_reg[3] ),
        .I2(do_reg2[13]),
        .I3(\n_0_index_reg[2] ),
        .I4(\n_0_index_reg[1] ),
        .O(\n_0_di_reg[13]_i_3__6 ));
LUT6 #(
    .INIT(64'h0F0000D0000000D0)) 
     \di_reg[13]_i_4__6 
       (.I0(rate_reg2[1]),
        .I1(rate_reg2[0]),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_index_reg[2] ),
        .I4(\n_0_index_reg[0] ),
        .I5(do_reg2[13]),
        .O(\n_0_di_reg[13]_i_4__6 ));
LUT6 #(
    .INIT(64'h00CAA03AACAAAAAA)) 
     \di_reg[14]_i_2__6 
       (.I0(do_reg2[14]),
        .I1(data12),
        .I2(\n_0_index_reg[0] ),
        .I3(\n_0_index_reg[1] ),
        .I4(\n_0_index_reg[3] ),
        .I5(\n_0_index_reg[2] ),
        .O(\n_0_di_reg[14]_i_2__6 ));
LUT5 #(
    .INIT(32'h0000008C)) 
     \di_reg[14]_i_3__6 
       (.I0(do_reg2[14]),
        .I1(\n_0_index_reg[0] ),
        .I2(\n_0_index_reg[2] ),
        .I3(\n_0_index_reg[1] ),
        .I4(\n_0_index_reg[3] ),
        .O(\n_0_di_reg[14]_i_3__6 ));
LUT2 #(
    .INIT(4'hB)) 
     \di_reg[14]_i_4__6 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .O(data12));
LUT6 #(
    .INIT(64'h004444444444C4E4)) 
     \di_reg[15]_i_1__6 
       (.I0(\n_0_index_reg[4] ),
        .I1(do_reg2[15]),
        .I2(\n_0_index_reg[0] ),
        .I3(\n_0_index_reg[2] ),
        .I4(\n_0_index_reg[1] ),
        .I5(\n_0_index_reg[3] ),
        .O(\n_0_di_reg[15]_i_1__6 ));
LUT5 #(
    .INIT(32'hFFE400E4)) 
     \di_reg[1]_i_1__6 
       (.I0(\n_0_index_reg[3] ),
        .I1(\n_0_di_reg[1]_i_2__6 ),
        .I2(\n_0_di_reg[1]_i_3__6 ),
        .I3(\n_0_index_reg[4] ),
        .I4(\n_0_di_reg[1]_i_4__6 ),
        .O(\n_0_di_reg[1]_i_1__6 ));
LUT6 #(
    .INIT(64'hFFF0F000FFBF00B0)) 
     \di_reg[1]_i_2__6 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_index_reg[2] ),
        .I4(do_reg2[1]),
        .I5(\n_0_index_reg[0] ),
        .O(\n_0_di_reg[1]_i_2__6 ));
LUT6 #(
    .INIT(64'h05004444CCCCCCCC)) 
     \di_reg[1]_i_3__6 
       (.I0(\n_0_index_reg[2] ),
        .I1(do_reg2[1]),
        .I2(rate_reg2[0]),
        .I3(rate_reg2[1]),
        .I4(\n_0_index_reg[0] ),
        .I5(\n_0_index_reg[1] ),
        .O(\n_0_di_reg[1]_i_3__6 ));
LUT6 #(
    .INIT(64'h0000000000F04000)) 
     \di_reg[1]_i_4__6 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .I2(\n_0_index_reg[0] ),
        .I3(\n_0_index_reg[2] ),
        .I4(\n_0_index_reg[1] ),
        .I5(\n_0_index_reg[3] ),
        .O(\n_0_di_reg[1]_i_4__6 ));
LUT6 #(
    .INIT(64'hAAAAAAAAAEAAAAAA)) 
     \di_reg[2]_i_1__6 
       (.I0(\n_0_di_reg[2]_i_2__6 ),
        .I1(\n_0_index_reg[4] ),
        .I2(\n_0_index_reg[2] ),
        .I3(\n_0_index_reg[0] ),
        .I4(\n_0_index_reg[1] ),
        .I5(\n_0_index_reg[3] ),
        .O(\n_0_di_reg[2]_i_1__6 ));
LUT6 #(
    .INIT(64'hFFFFFFFF50700000)) 
     \di_reg[2]_i_2__6 
       (.I0(\n_0_index_reg[1] ),
        .I1(\n_0_index_reg[2] ),
        .I2(do_reg2[2]),
        .I3(\n_0_index_reg[0] ),
        .I4(\n_0_di_reg[2]_i_3__6 ),
        .I5(\n_0_di_reg[2]_i_4__6 ),
        .O(\n_0_di_reg[2]_i_2__6 ));
(* SOFT_HLUTNM = "soft_lutpair435" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \di_reg[2]_i_3__6 
       (.I0(\n_0_index_reg[3] ),
        .I1(\n_0_index_reg[4] ),
        .O(\n_0_di_reg[2]_i_3__6 ));
LUT6 #(
    .INIT(64'hA800A200A800AA08)) 
     \di_reg[2]_i_4__6 
       (.I0(\n_0_di_reg[2]_i_5__6 ),
        .I1(\n_0_index_reg[1] ),
        .I2(\n_0_index_reg[2] ),
        .I3(do_reg2[2]),
        .I4(\n_0_index_reg[0] ),
        .I5(data12),
        .O(\n_0_di_reg[2]_i_4__6 ));
(* SOFT_HLUTNM = "soft_lutpair432" *) 
   LUT2 #(
    .INIT(4'h1)) 
     \di_reg[2]_i_5__6 
       (.I0(\n_0_index_reg[4] ),
        .I1(\n_0_index_reg[3] ),
        .O(\n_0_di_reg[2]_i_5__6 ));
LUT6 #(
    .INIT(64'h0504444444E4C4EE)) 
     \di_reg[3]_i_1__6 
       (.I0(\n_0_index_reg[4] ),
        .I1(do_reg2[3]),
        .I2(\n_0_index_reg[0] ),
        .I3(\n_0_index_reg[2] ),
        .I4(\n_0_index_reg[1] ),
        .I5(\n_0_index_reg[3] ),
        .O(\n_0_di_reg[3]_i_1__6 ));
(* SOFT_HLUTNM = "soft_lutpair432" *) 
   LUT5 #(
    .INIT(32'hCCCCFECE)) 
     \di_reg[4]_i_1__6 
       (.I0(\n_0_di_reg[4]_i_2__6 ),
        .I1(\n_0_di_reg[4]_i_3__6 ),
        .I2(\n_0_index_reg[4] ),
        .I3(\n_0_di_reg[4]_i_4__6 ),
        .I4(\n_0_index_reg[3] ),
        .O(\n_0_di_reg[4]_i_1__6 ));
LUT6 #(
    .INIT(64'hFF3F0030FFFE0004)) 
     \di_reg[4]_i_2__6 
       (.I0(x16x20_mode_reg2),
        .I1(data12),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_index_reg[2] ),
        .I4(do_reg2[4]),
        .I5(\n_0_index_reg[0] ),
        .O(\n_0_di_reg[4]_i_2__6 ));
LUT6 #(
    .INIT(64'h0000040044004400)) 
     \di_reg[4]_i_3__6 
       (.I0(\n_0_index_reg[4] ),
        .I1(\n_0_index_reg[3] ),
        .I2(\n_0_index_reg[0] ),
        .I3(do_reg2[4]),
        .I4(\n_0_index_reg[2] ),
        .I5(\n_0_index_reg[1] ),
        .O(\n_0_di_reg[4]_i_3__6 ));
LUT6 #(
    .INIT(64'h00F0FF00004400FF)) 
     \di_reg[4]_i_4__6 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .I2(do_reg2[4]),
        .I3(\n_0_index_reg[1] ),
        .I4(\n_0_index_reg[2] ),
        .I5(\n_0_index_reg[0] ),
        .O(\n_0_di_reg[4]_i_4__6 ));
LUT5 #(
    .INIT(32'hCCCCFECE)) 
     \di_reg[5]_i_1__6 
       (.I0(\n_0_di_reg[5]_i_2__6 ),
        .I1(\n_0_di_reg[5]_i_3__6 ),
        .I2(\n_0_index_reg[4] ),
        .I3(\n_0_di_reg[5]_i_4__6 ),
        .I4(\n_0_index_reg[3] ),
        .O(\n_0_di_reg[5]_i_1__6 ));
LUT5 #(
    .INIT(32'hF0F0F0E0)) 
     \di_reg[5]_i_2__6 
       (.I0(\n_0_index_reg[1] ),
        .I1(\n_0_index_reg[2] ),
        .I2(do_reg2[5]),
        .I3(x16x20_mode_reg2),
        .I4(\n_0_index_reg[0] ),
        .O(\n_0_di_reg[5]_i_2__6 ));
LUT5 #(
    .INIT(32'h00404040)) 
     \di_reg[5]_i_3__6 
       (.I0(\n_0_index_reg[4] ),
        .I1(\n_0_index_reg[3] ),
        .I2(do_reg2[5]),
        .I3(\n_0_index_reg[2] ),
        .I4(\n_0_index_reg[1] ),
        .O(\n_0_di_reg[5]_i_3__6 ));
LUT6 #(
    .INIT(64'h6244620062446244)) 
     \di_reg[5]_i_4__6 
       (.I0(\n_0_index_reg[1] ),
        .I1(\n_0_index_reg[2] ),
        .I2(do_reg2[5]),
        .I3(\n_0_index_reg[0] ),
        .I4(rate_reg2[0]),
        .I5(rate_reg2[1]),
        .O(\n_0_di_reg[5]_i_4__6 ));
LUT5 #(
    .INIT(32'hCCCCFECE)) 
     \di_reg[6]_i_1__6 
       (.I0(\n_0_di_reg[6]_i_2__6 ),
        .I1(\n_0_di_reg[6]_i_3__6 ),
        .I2(\n_0_index_reg[4] ),
        .I3(\n_0_di_reg[6]_i_4__6 ),
        .I4(\n_0_index_reg[3] ),
        .O(\n_0_di_reg[6]_i_1__6 ));
LUT5 #(
    .INIT(32'hF0F0F0E0)) 
     \di_reg[6]_i_2__6 
       (.I0(\n_0_index_reg[1] ),
        .I1(\n_0_index_reg[2] ),
        .I2(do_reg2[6]),
        .I3(x16x20_mode_reg2),
        .I4(\n_0_index_reg[0] ),
        .O(\n_0_di_reg[6]_i_2__6 ));
LUT6 #(
    .INIT(64'h0000404040400040)) 
     \di_reg[6]_i_3__6 
       (.I0(\n_0_index_reg[4] ),
        .I1(\n_0_index_reg[3] ),
        .I2(do_reg2[6]),
        .I3(\n_0_index_reg[0] ),
        .I4(\n_0_index_reg[2] ),
        .I5(\n_0_index_reg[1] ),
        .O(\n_0_di_reg[6]_i_3__6 ));
LUT6 #(
    .INIT(64'h0FF4000000F40000)) 
     \di_reg[6]_i_4__6 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_index_reg[2] ),
        .I4(\n_0_index_reg[0] ),
        .I5(do_reg2[6]),
        .O(\n_0_di_reg[6]_i_4__6 ));
LUT6 #(
    .INIT(64'h0044444544E4C444)) 
     \di_reg[7]_i_1__6 
       (.I0(\n_0_index_reg[4] ),
        .I1(do_reg2[7]),
        .I2(\n_0_index_reg[0] ),
        .I3(\n_0_index_reg[2] ),
        .I4(\n_0_index_reg[1] ),
        .I5(\n_0_index_reg[3] ),
        .O(\n_0_di_reg[7]_i_1__6 ));
LUT6 #(
    .INIT(64'h0044444444E4C444)) 
     \di_reg[8]_i_1__6 
       (.I0(\n_0_index_reg[4] ),
        .I1(do_reg2[8]),
        .I2(\n_0_index_reg[0] ),
        .I3(\n_0_index_reg[2] ),
        .I4(\n_0_index_reg[1] ),
        .I5(\n_0_index_reg[3] ),
        .O(\n_0_di_reg[8]_i_1__6 ));
LUT6 #(
    .INIT(64'h0070FFF0007000F0)) 
     \di_reg[9]_i_1__6 
       (.I0(\n_0_index_reg[1] ),
        .I1(\n_0_index_reg[2] ),
        .I2(do_reg2[9]),
        .I3(\n_0_index_reg[4] ),
        .I4(\n_0_index_reg[3] ),
        .I5(\n_0_di_reg[9]_i_2__6 ),
        .O(\n_0_di_reg[9]_i_1__6 ));
LUT6 #(
    .INIT(64'h0FFB000000FB0000)) 
     \di_reg[9]_i_2__6 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_index_reg[2] ),
        .I4(\n_0_index_reg[0] ),
        .I5(do_reg2[9]),
        .O(\n_0_di_reg[9]_i_2__6 ));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[0] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_di_reg[0]_i_1__6 ),
        .Q(\n_0_di_reg_reg[0] ),
        .R(rst_dclk_reset));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[10] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_di_reg[10]_i_1__6 ),
        .Q(\n_0_di_reg_reg[10] ),
        .R(rst_dclk_reset));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[11] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_di_reg[11]_i_1__6 ),
        .Q(\n_0_di_reg_reg[11] ),
        .R(rst_dclk_reset));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[12] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_di_reg[12]_i_1__6 ),
        .Q(\n_0_di_reg_reg[12] ),
        .R(rst_dclk_reset));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[13] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_di_reg[13]_i_1__6 ),
        .Q(\n_0_di_reg_reg[13] ),
        .R(rst_dclk_reset));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[14] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_di_reg_reg[14]_i_1__6 ),
        .Q(\n_0_di_reg_reg[14] ),
        .R(rst_dclk_reset));
MUXF7 \di_reg_reg[14]_i_1__6 
       (.I0(\n_0_di_reg[14]_i_2__6 ),
        .I1(\n_0_di_reg[14]_i_3__6 ),
        .O(\n_0_di_reg_reg[14]_i_1__6 ),
        .S(\n_0_index_reg[4] ));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[15] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_di_reg[15]_i_1__6 ),
        .Q(\n_0_di_reg_reg[15] ),
        .R(rst_dclk_reset));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[1] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_di_reg[1]_i_1__6 ),
        .Q(\n_0_di_reg_reg[1] ),
        .R(rst_dclk_reset));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[2] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_di_reg[2]_i_1__6 ),
        .Q(\n_0_di_reg_reg[2] ),
        .R(rst_dclk_reset));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[3] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_di_reg[3]_i_1__6 ),
        .Q(\n_0_di_reg_reg[3] ),
        .R(rst_dclk_reset));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[4] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_di_reg[4]_i_1__6 ),
        .Q(\n_0_di_reg_reg[4] ),
        .R(rst_dclk_reset));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[5] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_di_reg[5]_i_1__6 ),
        .Q(\n_0_di_reg_reg[5] ),
        .R(rst_dclk_reset));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[6] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_di_reg[6]_i_1__6 ),
        .Q(\n_0_di_reg_reg[6] ),
        .R(rst_dclk_reset));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[7] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_di_reg[7]_i_1__6 ),
        .Q(\n_0_di_reg_reg[7] ),
        .R(rst_dclk_reset));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[8] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_di_reg[8]_i_1__6 ),
        .Q(\n_0_di_reg_reg[8] ),
        .R(rst_dclk_reset));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[9] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_di_reg[9]_i_1__6 ),
        .Q(\n_0_di_reg_reg[9] ),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE \do_reg1_reg[0] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(ext_ch_gt_drpdo[0]),
        .Q(do_reg1[0]),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE \do_reg1_reg[10] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(ext_ch_gt_drpdo[10]),
        .Q(do_reg1[10]),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE \do_reg1_reg[11] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(ext_ch_gt_drpdo[11]),
        .Q(do_reg1[11]),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE \do_reg1_reg[12] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(ext_ch_gt_drpdo[12]),
        .Q(do_reg1[12]),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE \do_reg1_reg[13] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(ext_ch_gt_drpdo[13]),
        .Q(do_reg1[13]),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE \do_reg1_reg[14] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(ext_ch_gt_drpdo[14]),
        .Q(do_reg1[14]),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE \do_reg1_reg[15] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(ext_ch_gt_drpdo[15]),
        .Q(do_reg1[15]),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE \do_reg1_reg[1] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(ext_ch_gt_drpdo[1]),
        .Q(do_reg1[1]),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE \do_reg1_reg[2] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(ext_ch_gt_drpdo[2]),
        .Q(do_reg1[2]),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE \do_reg1_reg[3] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(ext_ch_gt_drpdo[3]),
        .Q(do_reg1[3]),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE \do_reg1_reg[4] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(ext_ch_gt_drpdo[4]),
        .Q(do_reg1[4]),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE \do_reg1_reg[5] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(ext_ch_gt_drpdo[5]),
        .Q(do_reg1[5]),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE \do_reg1_reg[6] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(ext_ch_gt_drpdo[6]),
        .Q(do_reg1[6]),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE \do_reg1_reg[7] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(ext_ch_gt_drpdo[7]),
        .Q(do_reg1[7]),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE \do_reg1_reg[8] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(ext_ch_gt_drpdo[8]),
        .Q(do_reg1[8]),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE \do_reg1_reg[9] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(ext_ch_gt_drpdo[9]),
        .Q(do_reg1[9]),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE \do_reg2_reg[0] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(do_reg1[0]),
        .Q(do_reg2[0]),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE \do_reg2_reg[10] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(do_reg1[10]),
        .Q(do_reg2[10]),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE \do_reg2_reg[11] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(do_reg1[11]),
        .Q(do_reg2[11]),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE \do_reg2_reg[12] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(do_reg1[12]),
        .Q(do_reg2[12]),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE \do_reg2_reg[13] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(do_reg1[13]),
        .Q(do_reg2[13]),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE \do_reg2_reg[14] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(do_reg1[14]),
        .Q(do_reg2[14]),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE \do_reg2_reg[15] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(do_reg1[15]),
        .Q(do_reg2[15]),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE \do_reg2_reg[1] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(do_reg1[1]),
        .Q(do_reg2[1]),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE \do_reg2_reg[2] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(do_reg1[2]),
        .Q(do_reg2[2]),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE \do_reg2_reg[3] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(do_reg1[3]),
        .Q(do_reg2[3]),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE \do_reg2_reg[4] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(do_reg1[4]),
        .Q(do_reg2[4]),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE \do_reg2_reg[5] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(do_reg1[5]),
        .Q(do_reg2[5]),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE \do_reg2_reg[6] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(do_reg1[6]),
        .Q(do_reg2[6]),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE \do_reg2_reg[7] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(do_reg1[7]),
        .Q(do_reg2[7]),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE \do_reg2_reg[8] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(do_reg1[8]),
        .Q(do_reg2[8]),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE \do_reg2_reg[9] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(do_reg1[9]),
        .Q(do_reg2[9]),
        .R(rst_dclk_reset));
LUT6 #(
    .INIT(64'h0000000000000100)) 
     done_i_1__8
       (.I0(DRP_FSM[3]),
        .I1(DRP_FSM[2]),
        .I2(DRP_FSM[6]),
        .I3(DRP_FSM[0]),
        .I4(start_reg2),
        .I5(\n_0_fsm[0]_i_4__15 ),
        .O(n_0_done_i_1__8));
FDRE #(
    .INIT(1'b0)) 
     done_reg
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(n_0_done_i_1__8),
        .Q(DRP_DONE),
        .R(rst_dclk_reset));
LUT6 #(
    .INIT(64'hEEEEEEEEEEEEEEEA)) 
     \fsm[0]_i_1__17 
       (.I0(\n_0_fsm[0]_i_2__16 ),
        .I1(DRP_FSM[6]),
        .I2(fsm1),
        .I3(DRP_FSM[2]),
        .I4(DRP_FSM[3]),
        .I5(\n_0_fsm[0]_i_4__15 ),
        .O(\n_0_fsm[0]_i_1__17 ));
LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFEEA)) 
     \fsm[0]_i_2__16 
       (.I0(\n_0_fsm[0]_i_5__15 ),
        .I1(DRP_FSM[2]),
        .I2(DRP_FSM[1]),
        .I3(DRP_FSM[4]),
        .I4(DRP_FSM[5]),
        .I5(DRP_FSM[3]),
        .O(\n_0_fsm[0]_i_2__16 ));
LUT6 #(
    .INIT(64'h0400000104000000)) 
     \fsm[0]_i_3__16 
       (.I0(\n_0_index_reg[1] ),
        .I1(\n_0_index_reg[4] ),
        .I2(\n_0_index_reg[3] ),
        .I3(\n_0_index_reg[0] ),
        .I4(\n_0_index_reg[2] ),
        .I5(x16x20_mode_reg2),
        .O(fsm1));
(* SOFT_HLUTNM = "soft_lutpair438" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     \fsm[0]_i_4__15 
       (.I0(DRP_FSM[5]),
        .I1(DRP_FSM[4]),
        .I2(DRP_FSM[1]),
        .O(\n_0_fsm[0]_i_4__15 ));
LUT6 #(
    .INIT(64'hCCCCCCCCCCCCCCC7)) 
     \fsm[0]_i_5__15 
       (.I0(start_reg2),
        .I1(DRP_FSM[0]),
        .I2(DRP_FSM[6]),
        .I3(DRP_FSM[2]),
        .I4(DRP_FSM[3]),
        .I5(\n_0_fsm[0]_i_4__15 ),
        .O(\n_0_fsm[0]_i_5__15 ));
LUT6 #(
    .INIT(64'h10100000FF000000)) 
     \fsm[1]_i_1__17 
       (.I0(DRP_FSM[6]),
        .I1(DRP_FSM[1]),
        .I2(start_reg2),
        .I3(\n_0_fsm[1]_i_2__16 ),
        .I4(\n_0_fsm[1]_i_3__16 ),
        .I5(DRP_FSM[0]),
        .O(\n_0_fsm[1]_i_1__17 ));
LUT5 #(
    .INIT(32'h0055CF00)) 
     \fsm[1]_i_2__16 
       (.I0(fsm1),
        .I1(load_cnt[1]),
        .I2(load_cnt[0]),
        .I3(DRP_FSM[1]),
        .I4(DRP_FSM[6]),
        .O(\n_0_fsm[1]_i_2__16 ));
(* SOFT_HLUTNM = "soft_lutpair439" *) 
   LUT4 #(
    .INIT(16'h0001)) 
     \fsm[1]_i_3__16 
       (.I0(DRP_FSM[3]),
        .I1(DRP_FSM[2]),
        .I2(DRP_FSM[5]),
        .I3(DRP_FSM[4]),
        .O(\n_0_fsm[1]_i_3__16 ));
LUT6 #(
    .INIT(64'h0000000000001000)) 
     \fsm[2]_i_1__17 
       (.I0(DRP_FSM[4]),
        .I1(DRP_FSM[5]),
        .I2(DRP_FSM[1]),
        .I3(load_cnt[0]),
        .I4(load_cnt[1]),
        .I5(\n_0_fsm[2]_i_2__14 ),
        .O(\n_0_fsm[2]_i_1__17 ));
(* SOFT_HLUTNM = "soft_lutpair436" *) 
   LUT4 #(
    .INIT(16'hFFFE)) 
     \fsm[2]_i_2__14 
       (.I0(DRP_FSM[6]),
        .I1(DRP_FSM[2]),
        .I2(DRP_FSM[3]),
        .I3(DRP_FSM[0]),
        .O(\n_0_fsm[2]_i_2__14 ));
LUT5 #(
    .INIT(32'h00010300)) 
     \fsm[3]_i_1__17 
       (.I0(rdy_reg2),
        .I1(\n_0_fsm[4]_i_2__15 ),
        .I2(DRP_FSM[6]),
        .I3(DRP_FSM[2]),
        .I4(DRP_FSM[3]),
        .O(\n_0_fsm[3]_i_1__17 ));
LUT5 #(
    .INIT(32'h00001000)) 
     \fsm[4]_i_1__17 
       (.I0(DRP_FSM[2]),
        .I1(DRP_FSM[6]),
        .I2(DRP_FSM[3]),
        .I3(rdy_reg2),
        .I4(\n_0_fsm[4]_i_2__15 ),
        .O(\n_0_fsm[4]_i_1__17 ));
(* SOFT_HLUTNM = "soft_lutpair438" *) 
   LUT4 #(
    .INIT(16'hFFFE)) 
     \fsm[4]_i_2__15 
       (.I0(DRP_FSM[1]),
        .I1(DRP_FSM[4]),
        .I2(DRP_FSM[5]),
        .I3(DRP_FSM[0]),
        .O(\n_0_fsm[4]_i_2__15 ));
LUT6 #(
    .INIT(64'h0000000100030000)) 
     \fsm[5]_i_1__9 
       (.I0(rdy_reg2),
        .I1(DRP_FSM[0]),
        .I2(\n_0_fsm[6]_i_2__8 ),
        .I3(DRP_FSM[1]),
        .I4(DRP_FSM[4]),
        .I5(DRP_FSM[5]),
        .O(\n_0_fsm[5]_i_1__9 ));
LUT6 #(
    .INIT(64'h0000000000000020)) 
     \fsm[6]_i_1__8 
       (.I0(DRP_FSM[5]),
        .I1(DRP_FSM[4]),
        .I2(rdy_reg2),
        .I3(DRP_FSM[1]),
        .I4(DRP_FSM[0]),
        .I5(\n_0_fsm[6]_i_2__8 ),
        .O(\n_0_fsm[6]_i_1__8 ));
(* SOFT_HLUTNM = "soft_lutpair437" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     \fsm[6]_i_2__8 
       (.I0(DRP_FSM[3]),
        .I1(DRP_FSM[2]),
        .I2(DRP_FSM[6]),
        .O(\n_0_fsm[6]_i_2__8 ));
FDSE #(
    .INIT(1'b1)) 
     \fsm_reg[0] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_fsm[0]_i_1__17 ),
        .Q(DRP_FSM[0]),
        .S(rst_dclk_reset));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[1] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_fsm[1]_i_1__17 ),
        .Q(DRP_FSM[1]),
        .R(rst_dclk_reset));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[2] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_fsm[2]_i_1__17 ),
        .Q(DRP_FSM[2]),
        .R(rst_dclk_reset));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[3] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_fsm[3]_i_1__17 ),
        .Q(DRP_FSM[3]),
        .R(rst_dclk_reset));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[4] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_fsm[4]_i_1__17 ),
        .Q(DRP_FSM[4]),
        .R(rst_dclk_reset));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[5] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_fsm[5]_i_1__9 ),
        .Q(DRP_FSM[5]),
        .R(rst_dclk_reset));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[6] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_fsm[6]_i_1__8 ),
        .Q(DRP_FSM[6]),
        .R(rst_dclk_reset));
(* SOFT_HLUTNM = "soft_lutpair442" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_12__6 
       (.I0(ext_ch_gt_drpdi[15]),
        .I1(\n_0_di_reg_reg[15] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[15]));
(* SOFT_HLUTNM = "soft_lutpair450" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_13__6 
       (.I0(ext_ch_gt_drpdi[14]),
        .I1(\n_0_di_reg_reg[14] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[14]));
(* SOFT_HLUTNM = "soft_lutpair440" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_14__6 
       (.I0(ext_ch_gt_drpdi[13]),
        .I1(\n_0_di_reg_reg[13] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[13]));
(* SOFT_HLUTNM = "soft_lutpair445" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_15__6 
       (.I0(ext_ch_gt_drpdi[12]),
        .I1(\n_0_di_reg_reg[12] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[12]));
(* SOFT_HLUTNM = "soft_lutpair448" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_16__6 
       (.I0(ext_ch_gt_drpdi[11]),
        .I1(\n_0_di_reg_reg[11] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[11]));
(* SOFT_HLUTNM = "soft_lutpair444" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_17__6 
       (.I0(ext_ch_gt_drpdi[10]),
        .I1(\n_0_di_reg_reg[10] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[10]));
(* SOFT_HLUTNM = "soft_lutpair451" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_18__6 
       (.I0(ext_ch_gt_drpdi[9]),
        .I1(\n_0_di_reg_reg[9] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[9]));
LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_19__6 
       (.I0(ext_ch_gt_drpdi[8]),
        .I1(\n_0_di_reg_reg[8] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[8]));
(* SOFT_HLUTNM = "soft_lutpair446" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_20__6 
       (.I0(ext_ch_gt_drpdi[7]),
        .I1(\n_0_di_reg_reg[7] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[7]));
(* SOFT_HLUTNM = "soft_lutpair447" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_21__6 
       (.I0(ext_ch_gt_drpdi[6]),
        .I1(\n_0_di_reg_reg[6] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[6]));
(* SOFT_HLUTNM = "soft_lutpair451" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_22__6 
       (.I0(ext_ch_gt_drpdi[5]),
        .I1(\n_0_di_reg_reg[5] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[5]));
(* SOFT_HLUTNM = "soft_lutpair449" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_23__6 
       (.I0(ext_ch_gt_drpdi[4]),
        .I1(\n_0_di_reg_reg[4] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[4]));
(* SOFT_HLUTNM = "soft_lutpair450" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_24__6 
       (.I0(ext_ch_gt_drpdi[3]),
        .I1(\n_0_di_reg_reg[3] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[3]));
(* SOFT_HLUTNM = "soft_lutpair449" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_25__6 
       (.I0(ext_ch_gt_drpdi[2]),
        .I1(\n_0_di_reg_reg[2] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[2]));
(* SOFT_HLUTNM = "soft_lutpair448" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_26__6 
       (.I0(ext_ch_gt_drpdi[1]),
        .I1(\n_0_di_reg_reg[1] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[1]));
(* SOFT_HLUTNM = "soft_lutpair441" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_27__6 
       (.I0(ext_ch_gt_drpdi[0]),
        .I1(\n_0_di_reg_reg[0] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[0]));
LUT6 #(
    .INIT(64'hAAAAAAAA00030300)) 
     \gth_channel.gthe2_channel_i_i_2__6 
       (.I0(ext_ch_gt_drpen),
        .I1(\n_0_gth_channel.gthe2_channel_i_i_54__2 ),
        .I2(DRP_FSM[1]),
        .I3(DRP_FSM[4]),
        .I4(DRP_FSM[2]),
        .I5(DRP_FSM[0]),
        .O(O1));
LUT6 #(
    .INIT(64'hAAAAAAAA00000030)) 
     \gth_channel.gthe2_channel_i_i_3__6 
       (.I0(ext_ch_gt_drpwe),
        .I1(DRP_FSM[2]),
        .I2(DRP_FSM[4]),
        .I3(DRP_FSM[1]),
        .I4(\n_0_gth_channel.gthe2_channel_i_i_54__2 ),
        .I5(DRP_FSM[0]),
        .O(O2));
(* SOFT_HLUTNM = "soft_lutpair440" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_45__6 
       (.I0(DRP_FSM[0]),
        .I1(ext_ch_gt_drpaddr[8]),
        .O(DRPADDR[8]));
(* SOFT_HLUTNM = "soft_lutpair443" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_46__6 
       (.I0(ext_ch_gt_drpaddr[7]),
        .I1(\n_0_addr_reg_reg[7] ),
        .I2(DRP_FSM[0]),
        .O(DRPADDR[7]));
(* SOFT_HLUTNM = "soft_lutpair447" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_47__6 
       (.I0(ext_ch_gt_drpaddr[6]),
        .I1(\n_0_addr_reg_reg[6] ),
        .I2(DRP_FSM[0]),
        .O(DRPADDR[6]));
(* SOFT_HLUTNM = "soft_lutpair446" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_48__6 
       (.I0(ext_ch_gt_drpaddr[5]),
        .I1(\n_0_addr_reg_reg[5] ),
        .I2(DRP_FSM[0]),
        .O(DRPADDR[5]));
(* SOFT_HLUTNM = "soft_lutpair445" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_49__6 
       (.I0(ext_ch_gt_drpaddr[4]),
        .I1(\n_0_addr_reg_reg[4] ),
        .I2(DRP_FSM[0]),
        .O(DRPADDR[4]));
(* SOFT_HLUTNM = "soft_lutpair444" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_50__6 
       (.I0(ext_ch_gt_drpaddr[3]),
        .I1(\n_0_addr_reg_reg[3] ),
        .I2(DRP_FSM[0]),
        .O(DRPADDR[3]));
(* SOFT_HLUTNM = "soft_lutpair443" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_51__6 
       (.I0(ext_ch_gt_drpaddr[2]),
        .I1(\n_0_addr_reg_reg[2] ),
        .I2(DRP_FSM[0]),
        .O(DRPADDR[2]));
(* SOFT_HLUTNM = "soft_lutpair442" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_52__6 
       (.I0(ext_ch_gt_drpaddr[1]),
        .I1(\n_0_addr_reg_reg[1] ),
        .I2(DRP_FSM[0]),
        .O(DRPADDR[1]));
(* SOFT_HLUTNM = "soft_lutpair441" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_53__2 
       (.I0(ext_ch_gt_drpaddr[0]),
        .I1(\n_0_addr_reg_reg[0] ),
        .I2(DRP_FSM[0]),
        .O(DRPADDR[0]));
(* SOFT_HLUTNM = "soft_lutpair436" *) 
   LUT4 #(
    .INIT(16'hFFFE)) 
     \gth_channel.gthe2_channel_i_i_54__2 
       (.I0(DRP_FSM[3]),
        .I1(DRP_FSM[6]),
        .I2(DRP_FSM[5]),
        .I3(DRP_FSM[0]),
        .O(\n_0_gth_channel.gthe2_channel_i_i_54__2 ));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE gtxreset_reg1_reg
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(rst_gtreset),
        .Q(gtxreset_reg1),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE gtxreset_reg2_reg
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(gtxreset_reg1),
        .Q(gtxreset_reg2),
        .R(rst_dclk_reset));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     \index[0]_i_1__8 
       (.I0(\n_0_index_reg[0] ),
        .I1(DRP_FSM[1]),
        .I2(DRP_FSM[4]),
        .I3(DRP_FSM[5]),
        .I4(DRP_FSM[0]),
        .I5(\n_0_index[4]_i_4__6 ),
        .O(\n_0_index[0]_i_1__8 ));
LUT6 #(
    .INIT(64'h0000000000010100)) 
     \index[1]_i_1__8 
       (.I0(DRP_FSM[0]),
        .I1(\n_0_index[1]_i_2__6 ),
        .I2(DRP_FSM[1]),
        .I3(\n_0_index_reg[0] ),
        .I4(\n_0_index_reg[1] ),
        .I5(\n_0_index[4]_i_4__6 ),
        .O(\n_0_index[1]_i_1__8 ));
(* SOFT_HLUTNM = "soft_lutpair439" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \index[1]_i_2__6 
       (.I0(DRP_FSM[4]),
        .I1(DRP_FSM[5]),
        .O(\n_0_index[1]_i_2__6 ));
(* SOFT_HLUTNM = "soft_lutpair433" *) 
   LUT5 #(
    .INIT(32'h01111000)) 
     \index[2]_i_1__8 
       (.I0(\n_0_fsm[4]_i_2__15 ),
        .I1(\n_0_index[4]_i_4__6 ),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_index_reg[0] ),
        .I4(\n_0_index_reg[2] ),
        .O(\n_0_index[2]_i_1__8 ));
LUT6 #(
    .INIT(64'h0111111110000000)) 
     \index[3]_i_1__6 
       (.I0(\n_0_fsm[4]_i_2__15 ),
        .I1(\n_0_index[4]_i_4__6 ),
        .I2(\n_0_index_reg[0] ),
        .I3(\n_0_index_reg[1] ),
        .I4(\n_0_index_reg[2] ),
        .I5(\n_0_index_reg[3] ),
        .O(\n_0_index[3]_i_1__6 ));
LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFEFA)) 
     \index[4]_i_1__6 
       (.I0(\n_0_index[4]_i_3__6 ),
        .I1(DRP_FSM[2]),
        .I2(DRP_FSM[6]),
        .I3(DRP_FSM[3]),
        .I4(DRP_FSM[4]),
        .I5(DRP_FSM[5]),
        .O(\n_0_index[4]_i_1__6 ));
LUT6 #(
    .INIT(64'h0111111110000000)) 
     \index[4]_i_2__6 
       (.I0(\n_0_fsm[4]_i_2__15 ),
        .I1(\n_0_index[4]_i_4__6 ),
        .I2(\n_0_index_reg[2] ),
        .I3(\n_0_index[4]_i_5__6 ),
        .I4(\n_0_index_reg[3] ),
        .I5(\n_0_index_reg[4] ),
        .O(\n_0_index[4]_i_2__6 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFE0001)) 
     \index[4]_i_3__6 
       (.I0(DRP_FSM[3]),
        .I1(DRP_FSM[2]),
        .I2(DRP_FSM[5]),
        .I3(DRP_FSM[4]),
        .I4(DRP_FSM[1]),
        .I5(DRP_FSM[0]),
        .O(\n_0_index[4]_i_3__6 ));
(* SOFT_HLUTNM = "soft_lutpair437" *) 
   LUT4 #(
    .INIT(16'hFFFD)) 
     \index[4]_i_4__6 
       (.I0(DRP_FSM[6]),
        .I1(fsm1),
        .I2(DRP_FSM[3]),
        .I3(DRP_FSM[2]),
        .O(\n_0_index[4]_i_4__6 ));
(* SOFT_HLUTNM = "soft_lutpair433" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \index[4]_i_5__6 
       (.I0(\n_0_index_reg[0] ),
        .I1(\n_0_index_reg[1] ),
        .O(\n_0_index[4]_i_5__6 ));
FDRE #(
    .INIT(1'b0)) 
     \index_reg[0] 
       (.C(pipe_dclk_in),
        .CE(\n_0_index[4]_i_1__6 ),
        .D(\n_0_index[0]_i_1__8 ),
        .Q(\n_0_index_reg[0] ),
        .R(rst_dclk_reset));
FDRE #(
    .INIT(1'b0)) 
     \index_reg[1] 
       (.C(pipe_dclk_in),
        .CE(\n_0_index[4]_i_1__6 ),
        .D(\n_0_index[1]_i_1__8 ),
        .Q(\n_0_index_reg[1] ),
        .R(rst_dclk_reset));
FDRE #(
    .INIT(1'b0)) 
     \index_reg[2] 
       (.C(pipe_dclk_in),
        .CE(\n_0_index[4]_i_1__6 ),
        .D(\n_0_index[2]_i_1__8 ),
        .Q(\n_0_index_reg[2] ),
        .R(rst_dclk_reset));
FDRE #(
    .INIT(1'b0)) 
     \index_reg[3] 
       (.C(pipe_dclk_in),
        .CE(\n_0_index[4]_i_1__6 ),
        .D(\n_0_index[3]_i_1__6 ),
        .Q(\n_0_index_reg[3] ),
        .R(rst_dclk_reset));
FDRE #(
    .INIT(1'b0)) 
     \index_reg[4] 
       (.C(pipe_dclk_in),
        .CE(\n_0_index[4]_i_1__6 ),
        .D(\n_0_index[4]_i_2__6 ),
        .Q(\n_0_index_reg[4] ),
        .R(rst_dclk_reset));
LUT5 #(
    .INIT(32'h00000100)) 
     \load_cnt[0]_i_1__8 
       (.I0(load_cnt[1]),
        .I1(\n_0_gth_channel.gthe2_channel_i_i_54__2 ),
        .I2(DRP_FSM[4]),
        .I3(DRP_FSM[1]),
        .I4(DRP_FSM[2]),
        .O(\n_0_load_cnt[0]_i_1__8 ));
FDRE #(
    .INIT(1'b0)) 
     \load_cnt_reg[0] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_load_cnt[0]_i_1__8 ),
        .Q(load_cnt[0]),
        .R(rst_dclk_reset));
FDRE #(
    .INIT(1'b0)) 
     \load_cnt_reg[1] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(load_cnt[1]),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE \rate_reg1_reg[0] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(DRP_RATE[0]),
        .Q(rate_reg1[0]),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE \rate_reg1_reg[1] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(DRP_RATE[1]),
        .Q(rate_reg1[1]),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE \rate_reg2_reg[0] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(rate_reg1[0]),
        .Q(rate_reg2[0]),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE \rate_reg2_reg[1] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(rate_reg1[1]),
        .Q(rate_reg2[1]),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE rdy_reg1_reg
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(ext_ch_gt_drprdy),
        .Q(rdy_reg1),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE rdy_reg2_reg
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(rdy_reg1),
        .Q(rdy_reg2),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE start_reg1_reg
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(DRP_START),
        .Q(start_reg1),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE start_reg2_reg
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(start_reg1),
        .Q(start_reg2),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE x16_reg1_reg
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(DRP_X16),
        .Q(x16_reg1),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE x16_reg2_reg
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(x16_reg1),
        .Q(x16_reg2),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE x16x20_mode_reg1_reg
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(DRP_X16X20_MODE),
        .Q(x16x20_mode_reg1),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE x16x20_mode_reg2_reg
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(x16x20_mode_reg1),
        .Q(x16x20_mode_reg2),
        .R(rst_dclk_reset));
endmodule

(* ORIG_REF_NAME = "vc709_pcie_x8_gen3_pipe_drp" *) 
module vc709_pcie_x8_gen3vc709_pcie_x8_gen3_pipe_drp_8
   (DRPADDR,
    DRP_FSM,
    O1,
    O2,
    DRPDI,
    DRP_DONE,
    ext_ch_gt_drpaddr,
    ext_ch_gt_drpen,
    ext_ch_gt_drpwe,
    ext_ch_gt_drpdi,
    RST_DCLK_RESET,
    DRP_X16X20_MODE,
    pipe_dclk_in,
    ext_ch_gt_drprdy,
    DRP_START,
    DRP_RATE,
    DRP_X16,
    ext_ch_gt_drpdo,
    rst_gtreset);
  output [8:0]DRPADDR;
  output [6:0]DRP_FSM;
  output O1;
  output O2;
  output [15:0]DRPDI;
  output DRP_DONE;
  input [8:0]ext_ch_gt_drpaddr;
  input [0:0]ext_ch_gt_drpen;
  input [0:0]ext_ch_gt_drpwe;
  input [15:0]ext_ch_gt_drpdi;
  input RST_DCLK_RESET;
  input DRP_X16X20_MODE;
  input pipe_dclk_in;
  input [0:0]ext_ch_gt_drprdy;
  input DRP_START;
  input [1:0]DRP_RATE;
  input DRP_X16;
  input [15:0]ext_ch_gt_drpdo;
  input rst_gtreset;

  wire \<const0> ;
  wire \<const1> ;
  wire [8:0]DRPADDR;
  wire [15:0]DRPDI;
  wire DRP_DONE;
  wire [6:0]DRP_FSM;
  wire [1:0]DRP_RATE;
  wire DRP_START;
  wire DRP_X16;
  wire DRP_X16X20_MODE;
  wire O1;
  wire O2;
  wire RST_DCLK_RESET;
  wire [14:14]data12;
  wire [15:0]do_reg1;
  wire [15:0]do_reg2;
  wire [8:0]ext_ch_gt_drpaddr;
  wire [15:0]ext_ch_gt_drpdi;
  wire [15:0]ext_ch_gt_drpdo;
  wire [0:0]ext_ch_gt_drpen;
  wire [0:0]ext_ch_gt_drprdy;
  wire [0:0]ext_ch_gt_drpwe;
  wire fsm1;
  wire gtxreset_reg1;
  wire gtxreset_reg2;
  wire [1:0]load_cnt;
  wire \n_0_addr_reg[0]_i_1__4 ;
  wire \n_0_addr_reg[1]_i_1__4 ;
  wire \n_0_addr_reg[2]_i_1__4 ;
  wire \n_0_addr_reg[3]_i_1__4 ;
  wire \n_0_addr_reg[4]_i_1__4 ;
  wire \n_0_addr_reg[5]_i_1__4 ;
  wire \n_0_addr_reg[6]_i_1__4 ;
  wire \n_0_addr_reg[7]_i_1__4 ;
  wire \n_0_addr_reg_reg[0] ;
  wire \n_0_addr_reg_reg[1] ;
  wire \n_0_addr_reg_reg[2] ;
  wire \n_0_addr_reg_reg[3] ;
  wire \n_0_addr_reg_reg[4] ;
  wire \n_0_addr_reg_reg[5] ;
  wire \n_0_addr_reg_reg[6] ;
  wire \n_0_addr_reg_reg[7] ;
  wire \n_0_di_reg[0]_i_1__4 ;
  wire \n_0_di_reg[0]_i_2__4 ;
  wire \n_0_di_reg[0]_i_3__4 ;
  wire \n_0_di_reg[10]_i_1__4 ;
  wire \n_0_di_reg[11]_i_1__4 ;
  wire \n_0_di_reg[11]_i_2__4 ;
  wire \n_0_di_reg[11]_i_3__4 ;
  wire \n_0_di_reg[11]_i_4__4 ;
  wire \n_0_di_reg[11]_i_5__4 ;
  wire \n_0_di_reg[12]_i_1__4 ;
  wire \n_0_di_reg[12]_i_2__4 ;
  wire \n_0_di_reg[12]_i_3__4 ;
  wire \n_0_di_reg[12]_i_4__4 ;
  wire \n_0_di_reg[13]_i_1__4 ;
  wire \n_0_di_reg[13]_i_2__4 ;
  wire \n_0_di_reg[13]_i_3__4 ;
  wire \n_0_di_reg[13]_i_4__4 ;
  wire \n_0_di_reg[14]_i_2__4 ;
  wire \n_0_di_reg[14]_i_3__4 ;
  wire \n_0_di_reg[15]_i_1__4 ;
  wire \n_0_di_reg[1]_i_1__4 ;
  wire \n_0_di_reg[1]_i_2__4 ;
  wire \n_0_di_reg[1]_i_3__4 ;
  wire \n_0_di_reg[1]_i_4__4 ;
  wire \n_0_di_reg[2]_i_1__4 ;
  wire \n_0_di_reg[2]_i_2__4 ;
  wire \n_0_di_reg[2]_i_3__4 ;
  wire \n_0_di_reg[2]_i_4__4 ;
  wire \n_0_di_reg[2]_i_5__4 ;
  wire \n_0_di_reg[3]_i_1__4 ;
  wire \n_0_di_reg[4]_i_1__4 ;
  wire \n_0_di_reg[4]_i_2__4 ;
  wire \n_0_di_reg[4]_i_3__4 ;
  wire \n_0_di_reg[4]_i_4__4 ;
  wire \n_0_di_reg[5]_i_1__4 ;
  wire \n_0_di_reg[5]_i_2__4 ;
  wire \n_0_di_reg[5]_i_3__4 ;
  wire \n_0_di_reg[5]_i_4__4 ;
  wire \n_0_di_reg[6]_i_1__4 ;
  wire \n_0_di_reg[6]_i_2__4 ;
  wire \n_0_di_reg[6]_i_3__4 ;
  wire \n_0_di_reg[6]_i_4__4 ;
  wire \n_0_di_reg[7]_i_1__4 ;
  wire \n_0_di_reg[8]_i_1__4 ;
  wire \n_0_di_reg[9]_i_1__4 ;
  wire \n_0_di_reg[9]_i_2__4 ;
  wire \n_0_di_reg_reg[0] ;
  wire \n_0_di_reg_reg[10] ;
  wire \n_0_di_reg_reg[11] ;
  wire \n_0_di_reg_reg[12] ;
  wire \n_0_di_reg_reg[13] ;
  wire \n_0_di_reg_reg[14] ;
  wire \n_0_di_reg_reg[14]_i_1__4 ;
  wire \n_0_di_reg_reg[15] ;
  wire \n_0_di_reg_reg[1] ;
  wire \n_0_di_reg_reg[2] ;
  wire \n_0_di_reg_reg[3] ;
  wire \n_0_di_reg_reg[4] ;
  wire \n_0_di_reg_reg[5] ;
  wire \n_0_di_reg_reg[6] ;
  wire \n_0_di_reg_reg[7] ;
  wire \n_0_di_reg_reg[8] ;
  wire \n_0_di_reg_reg[9] ;
  wire n_0_done_i_1__6;
  wire \n_0_fsm[0]_i_1__13 ;
  wire \n_0_fsm[0]_i_2__12 ;
  wire \n_0_fsm[0]_i_4__11 ;
  wire \n_0_fsm[0]_i_5__11 ;
  wire \n_0_fsm[1]_i_1__13 ;
  wire \n_0_fsm[1]_i_2__12 ;
  wire \n_0_fsm[1]_i_3__12 ;
  wire \n_0_fsm[2]_i_1__13 ;
  wire \n_0_fsm[2]_i_2__10 ;
  wire \n_0_fsm[3]_i_1__13 ;
  wire \n_0_fsm[4]_i_1__13 ;
  wire \n_0_fsm[4]_i_2__11 ;
  wire \n_0_fsm[5]_i_1__7 ;
  wire \n_0_fsm[6]_i_1__6 ;
  wire \n_0_fsm[6]_i_2__6 ;
  wire \n_0_gth_channel.gthe2_channel_i_i_54__1 ;
  wire \n_0_index[0]_i_1__6 ;
  wire \n_0_index[1]_i_1__6 ;
  wire \n_0_index[1]_i_2__4 ;
  wire \n_0_index[2]_i_1__6 ;
  wire \n_0_index[3]_i_1__4 ;
  wire \n_0_index[4]_i_1__4 ;
  wire \n_0_index[4]_i_2__4 ;
  wire \n_0_index[4]_i_3__4 ;
  wire \n_0_index[4]_i_4__4 ;
  wire \n_0_index[4]_i_5__4 ;
  wire \n_0_index_reg[0] ;
  wire \n_0_index_reg[1] ;
  wire \n_0_index_reg[2] ;
  wire \n_0_index_reg[3] ;
  wire \n_0_index_reg[4] ;
  wire \n_0_load_cnt[0]_i_1__6 ;
  wire pipe_dclk_in;
  wire [1:0]rate_reg1;
  wire [1:0]rate_reg2;
  wire rdy_reg1;
  wire rdy_reg2;
  wire rst_gtreset;
  wire start_reg1;
  wire start_reg2;
  wire x16_reg1;
  wire x16_reg2;
  wire x16x20_mode_reg1;
  wire x16x20_mode_reg2;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
LUT6 #(
    .INIT(64'h171741411E1E5554)) 
     \addr_reg[0]_i_1__4 
       (.I0(\n_0_index_reg[4] ),
        .I1(\n_0_index_reg[2] ),
        .I2(\n_0_index_reg[3] ),
        .I3(x16x20_mode_reg2),
        .I4(\n_0_index_reg[0] ),
        .I5(\n_0_index_reg[1] ),
        .O(\n_0_addr_reg[0]_i_1__4 ));
(* SOFT_HLUTNM = "soft_lutpair102" *) 
   LUT5 #(
    .INIT(32'h450000F0)) 
     \addr_reg[1]_i_1__4 
       (.I0(\n_0_index_reg[4] ),
        .I1(\n_0_index_reg[0] ),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_index_reg[3] ),
        .I4(\n_0_index_reg[2] ),
        .O(\n_0_addr_reg[1]_i_1__4 ));
(* SOFT_HLUTNM = "soft_lutpair105" *) 
   LUT5 #(
    .INIT(32'h05105A00)) 
     \addr_reg[2]_i_1__4 
       (.I0(\n_0_index_reg[4] ),
        .I1(\n_0_index_reg[0] ),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_index_reg[2] ),
        .I4(\n_0_index_reg[3] ),
        .O(\n_0_addr_reg[2]_i_1__4 ));
LUT6 #(
    .INIT(64'h574757475B1A5B1B)) 
     \addr_reg[3]_i_1__4 
       (.I0(\n_0_index_reg[4] ),
        .I1(\n_0_index_reg[2] ),
        .I2(\n_0_index_reg[3] ),
        .I3(\n_0_index_reg[0] ),
        .I4(x16x20_mode_reg2),
        .I5(\n_0_index_reg[1] ),
        .O(\n_0_addr_reg[3]_i_1__4 ));
LUT6 #(
    .INIT(64'h00000000FCFFCF02)) 
     \addr_reg[4]_i_1__4 
       (.I0(x16x20_mode_reg2),
        .I1(\n_0_index_reg[0] ),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_index_reg[3] ),
        .I4(\n_0_index_reg[2] ),
        .I5(\n_0_index_reg[4] ),
        .O(\n_0_addr_reg[4]_i_1__4 ));
(* SOFT_HLUTNM = "soft_lutpair105" *) 
   LUT5 #(
    .INIT(32'h010A00FA)) 
     \addr_reg[5]_i_1__4 
       (.I0(\n_0_index_reg[4] ),
        .I1(\n_0_index_reg[0] ),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_index_reg[3] ),
        .I4(\n_0_index_reg[2] ),
        .O(\n_0_addr_reg[5]_i_1__4 ));
(* SOFT_HLUTNM = "soft_lutpair102" *) 
   LUT5 #(
    .INIT(32'h00001454)) 
     \addr_reg[6]_i_1__4 
       (.I0(\n_0_index_reg[2] ),
        .I1(\n_0_index_reg[3] ),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_index_reg[0] ),
        .I4(\n_0_index_reg[4] ),
        .O(\n_0_addr_reg[6]_i_1__4 ));
LUT6 #(
    .INIT(64'h460B424A460B424B)) 
     \addr_reg[7]_i_1__4 
       (.I0(\n_0_index_reg[4] ),
        .I1(\n_0_index_reg[2] ),
        .I2(\n_0_index_reg[3] ),
        .I3(\n_0_index_reg[1] ),
        .I4(\n_0_index_reg[0] ),
        .I5(x16x20_mode_reg2),
        .O(\n_0_addr_reg[7]_i_1__4 ));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[0] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_addr_reg[0]_i_1__4 ),
        .Q(\n_0_addr_reg_reg[0] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[1] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_addr_reg[1]_i_1__4 ),
        .Q(\n_0_addr_reg_reg[1] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[2] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_addr_reg[2]_i_1__4 ),
        .Q(\n_0_addr_reg_reg[2] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[3] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_addr_reg[3]_i_1__4 ),
        .Q(\n_0_addr_reg_reg[3] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[4] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_addr_reg[4]_i_1__4 ),
        .Q(\n_0_addr_reg_reg[4] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[5] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_addr_reg[5]_i_1__4 ),
        .Q(\n_0_addr_reg_reg[5] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[6] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_addr_reg[6]_i_1__4 ),
        .Q(\n_0_addr_reg_reg[6] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg_reg[7] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_addr_reg[7]_i_1__4 ),
        .Q(\n_0_addr_reg_reg[7] ),
        .R(RST_DCLK_RESET));
LUT4 #(
    .INIT(16'h0A0C)) 
     \di_reg[0]_i_1__4 
       (.I0(\n_0_di_reg[0]_i_2__4 ),
        .I1(\n_0_di_reg[0]_i_3__4 ),
        .I2(\n_0_index_reg[4] ),
        .I3(\n_0_index_reg[3] ),
        .O(\n_0_di_reg[0]_i_1__4 ));
LUT6 #(
    .INIT(64'h0FBF00B00FFF0000)) 
     \di_reg[0]_i_2__4 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_index_reg[2] ),
        .I4(do_reg2[0]),
        .I5(\n_0_index_reg[0] ),
        .O(\n_0_di_reg[0]_i_2__4 ));
LUT6 #(
    .INIT(64'hFF00FD0DFF00DFD0)) 
     \di_reg[0]_i_3__4 
       (.I0(rate_reg2[1]),
        .I1(rate_reg2[0]),
        .I2(\n_0_index_reg[0] ),
        .I3(do_reg2[0]),
        .I4(\n_0_index_reg[2] ),
        .I5(\n_0_index_reg[1] ),
        .O(\n_0_di_reg[0]_i_3__4 ));
LUT6 #(
    .INIT(64'h0044444444E4C444)) 
     \di_reg[10]_i_1__4 
       (.I0(\n_0_index_reg[4] ),
        .I1(do_reg2[10]),
        .I2(\n_0_index_reg[0] ),
        .I3(\n_0_index_reg[2] ),
        .I4(\n_0_index_reg[1] ),
        .I5(\n_0_index_reg[3] ),
        .O(\n_0_di_reg[10]_i_1__4 ));
LUT5 #(
    .INIT(32'h0C0CFA0A)) 
     \di_reg[11]_i_1__4 
       (.I0(\n_0_di_reg[11]_i_2__4 ),
        .I1(\n_0_di_reg[11]_i_3__4 ),
        .I2(\n_0_index_reg[4] ),
        .I3(\n_0_di_reg[11]_i_4__4 ),
        .I4(\n_0_index_reg[3] ),
        .O(\n_0_di_reg[11]_i_1__4 ));
LUT6 #(
    .INIT(64'hFFAAAAAAFEAEAAAA)) 
     \di_reg[11]_i_2__4 
       (.I0(\n_0_di_reg[11]_i_5__4 ),
        .I1(data12),
        .I2(\n_0_index_reg[0] ),
        .I3(do_reg2[11]),
        .I4(\n_0_index_reg[2] ),
        .I5(\n_0_index_reg[1] ),
        .O(\n_0_di_reg[11]_i_2__4 ));
LUT6 #(
    .INIT(64'h0FFF00000BFF0B00)) 
     \di_reg[11]_i_3__4 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_index_reg[2] ),
        .I4(do_reg2[11]),
        .I5(\n_0_index_reg[0] ),
        .O(\n_0_di_reg[11]_i_3__4 ));
LUT6 #(
    .INIT(64'h0F44000000440000)) 
     \di_reg[11]_i_4__4 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_index_reg[2] ),
        .I4(\n_0_index_reg[0] ),
        .I5(do_reg2[11]),
        .O(\n_0_di_reg[11]_i_4__4 ));
LUT6 #(
    .INIT(64'h00000000A8AAABAA)) 
     \di_reg[11]_i_5__4 
       (.I0(do_reg2[11]),
        .I1(\n_0_index_reg[0] ),
        .I2(\n_0_index_reg[1] ),
        .I3(x16x20_mode_reg2),
        .I4(x16_reg2),
        .I5(\n_0_index_reg[2] ),
        .O(\n_0_di_reg[11]_i_5__4 ));
LUT5 #(
    .INIT(32'hCCCCFECE)) 
     \di_reg[12]_i_1__4 
       (.I0(\n_0_di_reg[12]_i_2__4 ),
        .I1(\n_0_di_reg[12]_i_3__4 ),
        .I2(\n_0_index_reg[4] ),
        .I3(\n_0_di_reg[12]_i_4__4 ),
        .I4(\n_0_index_reg[3] ),
        .O(\n_0_di_reg[12]_i_1__4 ));
LUT6 #(
    .INIT(64'hFFFF0000FDFF0D00)) 
     \di_reg[12]_i_2__4 
       (.I0(rate_reg2[1]),
        .I1(rate_reg2[0]),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_index_reg[2] ),
        .I4(do_reg2[12]),
        .I5(\n_0_index_reg[0] ),
        .O(\n_0_di_reg[12]_i_2__4 ));
LUT5 #(
    .INIT(32'h00404040)) 
     \di_reg[12]_i_3__4 
       (.I0(\n_0_index_reg[4] ),
        .I1(\n_0_index_reg[3] ),
        .I2(do_reg2[12]),
        .I3(\n_0_index_reg[2] ),
        .I4(\n_0_index_reg[1] ),
        .O(\n_0_di_reg[12]_i_3__4 ));
LUT6 #(
    .INIT(64'h0F00002000000020)) 
     \di_reg[12]_i_4__4 
       (.I0(rate_reg2[1]),
        .I1(rate_reg2[0]),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_index_reg[2] ),
        .I4(\n_0_index_reg[0] ),
        .I5(do_reg2[12]),
        .O(\n_0_di_reg[12]_i_4__4 ));
(* SOFT_HLUTNM = "soft_lutpair106" *) 
   LUT5 #(
    .INIT(32'hCCCCFECE)) 
     \di_reg[13]_i_1__4 
       (.I0(\n_0_di_reg[13]_i_2__4 ),
        .I1(\n_0_di_reg[13]_i_3__4 ),
        .I2(\n_0_index_reg[4] ),
        .I3(\n_0_di_reg[13]_i_4__4 ),
        .I4(\n_0_index_reg[3] ),
        .O(\n_0_di_reg[13]_i_1__4 ));
LUT6 #(
    .INIT(64'hFFFFFF5D00000008)) 
     \di_reg[13]_i_2__4 
       (.I0(\n_0_index_reg[2] ),
        .I1(rate_reg2[1]),
        .I2(rate_reg2[0]),
        .I3(\n_0_index_reg[1] ),
        .I4(\n_0_index_reg[0] ),
        .I5(do_reg2[13]),
        .O(\n_0_di_reg[13]_i_2__4 ));
LUT5 #(
    .INIT(32'h00404040)) 
     \di_reg[13]_i_3__4 
       (.I0(\n_0_index_reg[4] ),
        .I1(\n_0_index_reg[3] ),
        .I2(do_reg2[13]),
        .I3(\n_0_index_reg[2] ),
        .I4(\n_0_index_reg[1] ),
        .O(\n_0_di_reg[13]_i_3__4 ));
LUT6 #(
    .INIT(64'h0F0000D0000000D0)) 
     \di_reg[13]_i_4__4 
       (.I0(rate_reg2[1]),
        .I1(rate_reg2[0]),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_index_reg[2] ),
        .I4(\n_0_index_reg[0] ),
        .I5(do_reg2[13]),
        .O(\n_0_di_reg[13]_i_4__4 ));
LUT6 #(
    .INIT(64'h00CAA03AACAAAAAA)) 
     \di_reg[14]_i_2__4 
       (.I0(do_reg2[14]),
        .I1(data12),
        .I2(\n_0_index_reg[0] ),
        .I3(\n_0_index_reg[1] ),
        .I4(\n_0_index_reg[3] ),
        .I5(\n_0_index_reg[2] ),
        .O(\n_0_di_reg[14]_i_2__4 ));
LUT5 #(
    .INIT(32'h0000008C)) 
     \di_reg[14]_i_3__4 
       (.I0(do_reg2[14]),
        .I1(\n_0_index_reg[0] ),
        .I2(\n_0_index_reg[2] ),
        .I3(\n_0_index_reg[1] ),
        .I4(\n_0_index_reg[3] ),
        .O(\n_0_di_reg[14]_i_3__4 ));
LUT2 #(
    .INIT(4'hB)) 
     \di_reg[14]_i_4__4 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .O(data12));
LUT6 #(
    .INIT(64'h004444444444C4E4)) 
     \di_reg[15]_i_1__4 
       (.I0(\n_0_index_reg[4] ),
        .I1(do_reg2[15]),
        .I2(\n_0_index_reg[0] ),
        .I3(\n_0_index_reg[2] ),
        .I4(\n_0_index_reg[1] ),
        .I5(\n_0_index_reg[3] ),
        .O(\n_0_di_reg[15]_i_1__4 ));
LUT5 #(
    .INIT(32'hFFE400E4)) 
     \di_reg[1]_i_1__4 
       (.I0(\n_0_index_reg[3] ),
        .I1(\n_0_di_reg[1]_i_2__4 ),
        .I2(\n_0_di_reg[1]_i_3__4 ),
        .I3(\n_0_index_reg[4] ),
        .I4(\n_0_di_reg[1]_i_4__4 ),
        .O(\n_0_di_reg[1]_i_1__4 ));
LUT6 #(
    .INIT(64'hFFF0F000FFBF00B0)) 
     \di_reg[1]_i_2__4 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_index_reg[2] ),
        .I4(do_reg2[1]),
        .I5(\n_0_index_reg[0] ),
        .O(\n_0_di_reg[1]_i_2__4 ));
LUT6 #(
    .INIT(64'h05004444CCCCCCCC)) 
     \di_reg[1]_i_3__4 
       (.I0(\n_0_index_reg[2] ),
        .I1(do_reg2[1]),
        .I2(rate_reg2[0]),
        .I3(rate_reg2[1]),
        .I4(\n_0_index_reg[0] ),
        .I5(\n_0_index_reg[1] ),
        .O(\n_0_di_reg[1]_i_3__4 ));
LUT6 #(
    .INIT(64'h0000000000F04000)) 
     \di_reg[1]_i_4__4 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .I2(\n_0_index_reg[0] ),
        .I3(\n_0_index_reg[2] ),
        .I4(\n_0_index_reg[1] ),
        .I5(\n_0_index_reg[3] ),
        .O(\n_0_di_reg[1]_i_4__4 ));
LUT6 #(
    .INIT(64'hAAAAAAAAAEAAAAAA)) 
     \di_reg[2]_i_1__4 
       (.I0(\n_0_di_reg[2]_i_2__4 ),
        .I1(\n_0_index_reg[4] ),
        .I2(\n_0_index_reg[2] ),
        .I3(\n_0_index_reg[0] ),
        .I4(\n_0_index_reg[1] ),
        .I5(\n_0_index_reg[3] ),
        .O(\n_0_di_reg[2]_i_1__4 ));
LUT6 #(
    .INIT(64'hFFFFFFFF50700000)) 
     \di_reg[2]_i_2__4 
       (.I0(\n_0_index_reg[1] ),
        .I1(\n_0_index_reg[2] ),
        .I2(do_reg2[2]),
        .I3(\n_0_index_reg[0] ),
        .I4(\n_0_di_reg[2]_i_3__4 ),
        .I5(\n_0_di_reg[2]_i_4__4 ),
        .O(\n_0_di_reg[2]_i_2__4 ));
(* SOFT_HLUTNM = "soft_lutpair106" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \di_reg[2]_i_3__4 
       (.I0(\n_0_index_reg[3] ),
        .I1(\n_0_index_reg[4] ),
        .O(\n_0_di_reg[2]_i_3__4 ));
LUT6 #(
    .INIT(64'hA800A200A800AA08)) 
     \di_reg[2]_i_4__4 
       (.I0(\n_0_di_reg[2]_i_5__4 ),
        .I1(\n_0_index_reg[1] ),
        .I2(\n_0_index_reg[2] ),
        .I3(do_reg2[2]),
        .I4(\n_0_index_reg[0] ),
        .I5(data12),
        .O(\n_0_di_reg[2]_i_4__4 ));
(* SOFT_HLUTNM = "soft_lutpair103" *) 
   LUT2 #(
    .INIT(4'h1)) 
     \di_reg[2]_i_5__4 
       (.I0(\n_0_index_reg[4] ),
        .I1(\n_0_index_reg[3] ),
        .O(\n_0_di_reg[2]_i_5__4 ));
LUT6 #(
    .INIT(64'h0504444444E4C4EE)) 
     \di_reg[3]_i_1__4 
       (.I0(\n_0_index_reg[4] ),
        .I1(do_reg2[3]),
        .I2(\n_0_index_reg[0] ),
        .I3(\n_0_index_reg[2] ),
        .I4(\n_0_index_reg[1] ),
        .I5(\n_0_index_reg[3] ),
        .O(\n_0_di_reg[3]_i_1__4 ));
(* SOFT_HLUTNM = "soft_lutpair103" *) 
   LUT5 #(
    .INIT(32'hCCCCFECE)) 
     \di_reg[4]_i_1__4 
       (.I0(\n_0_di_reg[4]_i_2__4 ),
        .I1(\n_0_di_reg[4]_i_3__4 ),
        .I2(\n_0_index_reg[4] ),
        .I3(\n_0_di_reg[4]_i_4__4 ),
        .I4(\n_0_index_reg[3] ),
        .O(\n_0_di_reg[4]_i_1__4 ));
LUT6 #(
    .INIT(64'hFF3F0030FFFE0004)) 
     \di_reg[4]_i_2__4 
       (.I0(x16x20_mode_reg2),
        .I1(data12),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_index_reg[2] ),
        .I4(do_reg2[4]),
        .I5(\n_0_index_reg[0] ),
        .O(\n_0_di_reg[4]_i_2__4 ));
LUT6 #(
    .INIT(64'h0000040044004400)) 
     \di_reg[4]_i_3__4 
       (.I0(\n_0_index_reg[4] ),
        .I1(\n_0_index_reg[3] ),
        .I2(\n_0_index_reg[0] ),
        .I3(do_reg2[4]),
        .I4(\n_0_index_reg[2] ),
        .I5(\n_0_index_reg[1] ),
        .O(\n_0_di_reg[4]_i_3__4 ));
LUT6 #(
    .INIT(64'h00F0FF00004400FF)) 
     \di_reg[4]_i_4__4 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .I2(do_reg2[4]),
        .I3(\n_0_index_reg[1] ),
        .I4(\n_0_index_reg[2] ),
        .I5(\n_0_index_reg[0] ),
        .O(\n_0_di_reg[4]_i_4__4 ));
LUT5 #(
    .INIT(32'hCCCCFECE)) 
     \di_reg[5]_i_1__4 
       (.I0(\n_0_di_reg[5]_i_2__4 ),
        .I1(\n_0_di_reg[5]_i_3__4 ),
        .I2(\n_0_index_reg[4] ),
        .I3(\n_0_di_reg[5]_i_4__4 ),
        .I4(\n_0_index_reg[3] ),
        .O(\n_0_di_reg[5]_i_1__4 ));
LUT5 #(
    .INIT(32'hF0F0F0E0)) 
     \di_reg[5]_i_2__4 
       (.I0(\n_0_index_reg[1] ),
        .I1(\n_0_index_reg[2] ),
        .I2(do_reg2[5]),
        .I3(x16x20_mode_reg2),
        .I4(\n_0_index_reg[0] ),
        .O(\n_0_di_reg[5]_i_2__4 ));
LUT5 #(
    .INIT(32'h00404040)) 
     \di_reg[5]_i_3__4 
       (.I0(\n_0_index_reg[4] ),
        .I1(\n_0_index_reg[3] ),
        .I2(do_reg2[5]),
        .I3(\n_0_index_reg[2] ),
        .I4(\n_0_index_reg[1] ),
        .O(\n_0_di_reg[5]_i_3__4 ));
LUT6 #(
    .INIT(64'h6244620062446244)) 
     \di_reg[5]_i_4__4 
       (.I0(\n_0_index_reg[1] ),
        .I1(\n_0_index_reg[2] ),
        .I2(do_reg2[5]),
        .I3(\n_0_index_reg[0] ),
        .I4(rate_reg2[0]),
        .I5(rate_reg2[1]),
        .O(\n_0_di_reg[5]_i_4__4 ));
LUT5 #(
    .INIT(32'hCCCCFECE)) 
     \di_reg[6]_i_1__4 
       (.I0(\n_0_di_reg[6]_i_2__4 ),
        .I1(\n_0_di_reg[6]_i_3__4 ),
        .I2(\n_0_index_reg[4] ),
        .I3(\n_0_di_reg[6]_i_4__4 ),
        .I4(\n_0_index_reg[3] ),
        .O(\n_0_di_reg[6]_i_1__4 ));
LUT5 #(
    .INIT(32'hF0F0F0E0)) 
     \di_reg[6]_i_2__4 
       (.I0(\n_0_index_reg[1] ),
        .I1(\n_0_index_reg[2] ),
        .I2(do_reg2[6]),
        .I3(x16x20_mode_reg2),
        .I4(\n_0_index_reg[0] ),
        .O(\n_0_di_reg[6]_i_2__4 ));
LUT6 #(
    .INIT(64'h0000404040400040)) 
     \di_reg[6]_i_3__4 
       (.I0(\n_0_index_reg[4] ),
        .I1(\n_0_index_reg[3] ),
        .I2(do_reg2[6]),
        .I3(\n_0_index_reg[0] ),
        .I4(\n_0_index_reg[2] ),
        .I5(\n_0_index_reg[1] ),
        .O(\n_0_di_reg[6]_i_3__4 ));
LUT6 #(
    .INIT(64'h0FF4000000F40000)) 
     \di_reg[6]_i_4__4 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_index_reg[2] ),
        .I4(\n_0_index_reg[0] ),
        .I5(do_reg2[6]),
        .O(\n_0_di_reg[6]_i_4__4 ));
LUT6 #(
    .INIT(64'h0044444544E4C444)) 
     \di_reg[7]_i_1__4 
       (.I0(\n_0_index_reg[4] ),
        .I1(do_reg2[7]),
        .I2(\n_0_index_reg[0] ),
        .I3(\n_0_index_reg[2] ),
        .I4(\n_0_index_reg[1] ),
        .I5(\n_0_index_reg[3] ),
        .O(\n_0_di_reg[7]_i_1__4 ));
LUT6 #(
    .INIT(64'h0044444444E4C444)) 
     \di_reg[8]_i_1__4 
       (.I0(\n_0_index_reg[4] ),
        .I1(do_reg2[8]),
        .I2(\n_0_index_reg[0] ),
        .I3(\n_0_index_reg[2] ),
        .I4(\n_0_index_reg[1] ),
        .I5(\n_0_index_reg[3] ),
        .O(\n_0_di_reg[8]_i_1__4 ));
LUT6 #(
    .INIT(64'h0070FFF0007000F0)) 
     \di_reg[9]_i_1__4 
       (.I0(\n_0_index_reg[1] ),
        .I1(\n_0_index_reg[2] ),
        .I2(do_reg2[9]),
        .I3(\n_0_index_reg[4] ),
        .I4(\n_0_index_reg[3] ),
        .I5(\n_0_di_reg[9]_i_2__4 ),
        .O(\n_0_di_reg[9]_i_1__4 ));
LUT6 #(
    .INIT(64'h0FFB000000FB0000)) 
     \di_reg[9]_i_2__4 
       (.I0(rate_reg2[0]),
        .I1(rate_reg2[1]),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_index_reg[2] ),
        .I4(\n_0_index_reg[0] ),
        .I5(do_reg2[9]),
        .O(\n_0_di_reg[9]_i_2__4 ));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[0] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_di_reg[0]_i_1__4 ),
        .Q(\n_0_di_reg_reg[0] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[10] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_di_reg[10]_i_1__4 ),
        .Q(\n_0_di_reg_reg[10] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[11] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_di_reg[11]_i_1__4 ),
        .Q(\n_0_di_reg_reg[11] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[12] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_di_reg[12]_i_1__4 ),
        .Q(\n_0_di_reg_reg[12] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[13] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_di_reg[13]_i_1__4 ),
        .Q(\n_0_di_reg_reg[13] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[14] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_di_reg_reg[14]_i_1__4 ),
        .Q(\n_0_di_reg_reg[14] ),
        .R(RST_DCLK_RESET));
MUXF7 \di_reg_reg[14]_i_1__4 
       (.I0(\n_0_di_reg[14]_i_2__4 ),
        .I1(\n_0_di_reg[14]_i_3__4 ),
        .O(\n_0_di_reg_reg[14]_i_1__4 ),
        .S(\n_0_index_reg[4] ));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[15] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_di_reg[15]_i_1__4 ),
        .Q(\n_0_di_reg_reg[15] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[1] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_di_reg[1]_i_1__4 ),
        .Q(\n_0_di_reg_reg[1] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[2] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_di_reg[2]_i_1__4 ),
        .Q(\n_0_di_reg_reg[2] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[3] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_di_reg[3]_i_1__4 ),
        .Q(\n_0_di_reg_reg[3] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[4] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_di_reg[4]_i_1__4 ),
        .Q(\n_0_di_reg_reg[4] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[5] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_di_reg[5]_i_1__4 ),
        .Q(\n_0_di_reg_reg[5] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[6] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_di_reg[6]_i_1__4 ),
        .Q(\n_0_di_reg_reg[6] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[7] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_di_reg[7]_i_1__4 ),
        .Q(\n_0_di_reg_reg[7] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[8] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_di_reg[8]_i_1__4 ),
        .Q(\n_0_di_reg_reg[8] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg_reg[9] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_di_reg[9]_i_1__4 ),
        .Q(\n_0_di_reg_reg[9] ),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE \do_reg1_reg[0] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(ext_ch_gt_drpdo[0]),
        .Q(do_reg1[0]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE \do_reg1_reg[10] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(ext_ch_gt_drpdo[10]),
        .Q(do_reg1[10]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE \do_reg1_reg[11] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(ext_ch_gt_drpdo[11]),
        .Q(do_reg1[11]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE \do_reg1_reg[12] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(ext_ch_gt_drpdo[12]),
        .Q(do_reg1[12]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE \do_reg1_reg[13] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(ext_ch_gt_drpdo[13]),
        .Q(do_reg1[13]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE \do_reg1_reg[14] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(ext_ch_gt_drpdo[14]),
        .Q(do_reg1[14]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE \do_reg1_reg[15] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(ext_ch_gt_drpdo[15]),
        .Q(do_reg1[15]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE \do_reg1_reg[1] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(ext_ch_gt_drpdo[1]),
        .Q(do_reg1[1]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE \do_reg1_reg[2] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(ext_ch_gt_drpdo[2]),
        .Q(do_reg1[2]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE \do_reg1_reg[3] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(ext_ch_gt_drpdo[3]),
        .Q(do_reg1[3]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE \do_reg1_reg[4] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(ext_ch_gt_drpdo[4]),
        .Q(do_reg1[4]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE \do_reg1_reg[5] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(ext_ch_gt_drpdo[5]),
        .Q(do_reg1[5]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE \do_reg1_reg[6] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(ext_ch_gt_drpdo[6]),
        .Q(do_reg1[6]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE \do_reg1_reg[7] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(ext_ch_gt_drpdo[7]),
        .Q(do_reg1[7]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE \do_reg1_reg[8] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(ext_ch_gt_drpdo[8]),
        .Q(do_reg1[8]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE \do_reg1_reg[9] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(ext_ch_gt_drpdo[9]),
        .Q(do_reg1[9]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE \do_reg2_reg[0] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(do_reg1[0]),
        .Q(do_reg2[0]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE \do_reg2_reg[10] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(do_reg1[10]),
        .Q(do_reg2[10]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE \do_reg2_reg[11] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(do_reg1[11]),
        .Q(do_reg2[11]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE \do_reg2_reg[12] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(do_reg1[12]),
        .Q(do_reg2[12]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE \do_reg2_reg[13] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(do_reg1[13]),
        .Q(do_reg2[13]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE \do_reg2_reg[14] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(do_reg1[14]),
        .Q(do_reg2[14]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE \do_reg2_reg[15] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(do_reg1[15]),
        .Q(do_reg2[15]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE \do_reg2_reg[1] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(do_reg1[1]),
        .Q(do_reg2[1]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE \do_reg2_reg[2] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(do_reg1[2]),
        .Q(do_reg2[2]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE \do_reg2_reg[3] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(do_reg1[3]),
        .Q(do_reg2[3]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE \do_reg2_reg[4] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(do_reg1[4]),
        .Q(do_reg2[4]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE \do_reg2_reg[5] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(do_reg1[5]),
        .Q(do_reg2[5]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE \do_reg2_reg[6] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(do_reg1[6]),
        .Q(do_reg2[6]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE \do_reg2_reg[7] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(do_reg1[7]),
        .Q(do_reg2[7]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE \do_reg2_reg[8] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(do_reg1[8]),
        .Q(do_reg2[8]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE \do_reg2_reg[9] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(do_reg1[9]),
        .Q(do_reg2[9]),
        .R(RST_DCLK_RESET));
LUT6 #(
    .INIT(64'h0000000000000100)) 
     done_i_1__6
       (.I0(DRP_FSM[3]),
        .I1(DRP_FSM[2]),
        .I2(DRP_FSM[6]),
        .I3(DRP_FSM[0]),
        .I4(start_reg2),
        .I5(\n_0_fsm[0]_i_4__11 ),
        .O(n_0_done_i_1__6));
FDRE #(
    .INIT(1'b0)) 
     done_reg
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(n_0_done_i_1__6),
        .Q(DRP_DONE),
        .R(RST_DCLK_RESET));
LUT6 #(
    .INIT(64'hEEEEEEEEEEEEEEEA)) 
     \fsm[0]_i_1__13 
       (.I0(\n_0_fsm[0]_i_2__12 ),
        .I1(DRP_FSM[6]),
        .I2(fsm1),
        .I3(DRP_FSM[2]),
        .I4(DRP_FSM[3]),
        .I5(\n_0_fsm[0]_i_4__11 ),
        .O(\n_0_fsm[0]_i_1__13 ));
LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFEEA)) 
     \fsm[0]_i_2__12 
       (.I0(\n_0_fsm[0]_i_5__11 ),
        .I1(DRP_FSM[2]),
        .I2(DRP_FSM[1]),
        .I3(DRP_FSM[4]),
        .I4(DRP_FSM[5]),
        .I5(DRP_FSM[3]),
        .O(\n_0_fsm[0]_i_2__12 ));
LUT6 #(
    .INIT(64'h0400000104000000)) 
     \fsm[0]_i_3__12 
       (.I0(\n_0_index_reg[1] ),
        .I1(\n_0_index_reg[4] ),
        .I2(\n_0_index_reg[3] ),
        .I3(\n_0_index_reg[0] ),
        .I4(\n_0_index_reg[2] ),
        .I5(x16x20_mode_reg2),
        .O(fsm1));
(* SOFT_HLUTNM = "soft_lutpair109" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     \fsm[0]_i_4__11 
       (.I0(DRP_FSM[5]),
        .I1(DRP_FSM[4]),
        .I2(DRP_FSM[1]),
        .O(\n_0_fsm[0]_i_4__11 ));
LUT6 #(
    .INIT(64'hCCCCCCCCCCCCCCC7)) 
     \fsm[0]_i_5__11 
       (.I0(start_reg2),
        .I1(DRP_FSM[0]),
        .I2(DRP_FSM[6]),
        .I3(DRP_FSM[2]),
        .I4(DRP_FSM[3]),
        .I5(\n_0_fsm[0]_i_4__11 ),
        .O(\n_0_fsm[0]_i_5__11 ));
LUT6 #(
    .INIT(64'h10100000FF000000)) 
     \fsm[1]_i_1__13 
       (.I0(DRP_FSM[6]),
        .I1(DRP_FSM[1]),
        .I2(start_reg2),
        .I3(\n_0_fsm[1]_i_2__12 ),
        .I4(\n_0_fsm[1]_i_3__12 ),
        .I5(DRP_FSM[0]),
        .O(\n_0_fsm[1]_i_1__13 ));
LUT5 #(
    .INIT(32'h0055CF00)) 
     \fsm[1]_i_2__12 
       (.I0(fsm1),
        .I1(load_cnt[1]),
        .I2(load_cnt[0]),
        .I3(DRP_FSM[1]),
        .I4(DRP_FSM[6]),
        .O(\n_0_fsm[1]_i_2__12 ));
(* SOFT_HLUTNM = "soft_lutpair110" *) 
   LUT4 #(
    .INIT(16'h0001)) 
     \fsm[1]_i_3__12 
       (.I0(DRP_FSM[3]),
        .I1(DRP_FSM[2]),
        .I2(DRP_FSM[5]),
        .I3(DRP_FSM[4]),
        .O(\n_0_fsm[1]_i_3__12 ));
LUT6 #(
    .INIT(64'h0000000000001000)) 
     \fsm[2]_i_1__13 
       (.I0(DRP_FSM[4]),
        .I1(DRP_FSM[5]),
        .I2(DRP_FSM[1]),
        .I3(load_cnt[0]),
        .I4(load_cnt[1]),
        .I5(\n_0_fsm[2]_i_2__10 ),
        .O(\n_0_fsm[2]_i_1__13 ));
(* SOFT_HLUTNM = "soft_lutpair107" *) 
   LUT4 #(
    .INIT(16'hFFFE)) 
     \fsm[2]_i_2__10 
       (.I0(DRP_FSM[6]),
        .I1(DRP_FSM[2]),
        .I2(DRP_FSM[3]),
        .I3(DRP_FSM[0]),
        .O(\n_0_fsm[2]_i_2__10 ));
LUT5 #(
    .INIT(32'h00010300)) 
     \fsm[3]_i_1__13 
       (.I0(rdy_reg2),
        .I1(\n_0_fsm[4]_i_2__11 ),
        .I2(DRP_FSM[6]),
        .I3(DRP_FSM[2]),
        .I4(DRP_FSM[3]),
        .O(\n_0_fsm[3]_i_1__13 ));
LUT5 #(
    .INIT(32'h00001000)) 
     \fsm[4]_i_1__13 
       (.I0(DRP_FSM[2]),
        .I1(DRP_FSM[6]),
        .I2(DRP_FSM[3]),
        .I3(rdy_reg2),
        .I4(\n_0_fsm[4]_i_2__11 ),
        .O(\n_0_fsm[4]_i_1__13 ));
(* SOFT_HLUTNM = "soft_lutpair109" *) 
   LUT4 #(
    .INIT(16'hFFFE)) 
     \fsm[4]_i_2__11 
       (.I0(DRP_FSM[1]),
        .I1(DRP_FSM[4]),
        .I2(DRP_FSM[5]),
        .I3(DRP_FSM[0]),
        .O(\n_0_fsm[4]_i_2__11 ));
LUT6 #(
    .INIT(64'h0000000100030000)) 
     \fsm[5]_i_1__7 
       (.I0(rdy_reg2),
        .I1(DRP_FSM[0]),
        .I2(\n_0_fsm[6]_i_2__6 ),
        .I3(DRP_FSM[1]),
        .I4(DRP_FSM[4]),
        .I5(DRP_FSM[5]),
        .O(\n_0_fsm[5]_i_1__7 ));
LUT6 #(
    .INIT(64'h0000000000000020)) 
     \fsm[6]_i_1__6 
       (.I0(DRP_FSM[5]),
        .I1(DRP_FSM[4]),
        .I2(rdy_reg2),
        .I3(DRP_FSM[1]),
        .I4(DRP_FSM[0]),
        .I5(\n_0_fsm[6]_i_2__6 ),
        .O(\n_0_fsm[6]_i_1__6 ));
(* SOFT_HLUTNM = "soft_lutpair108" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     \fsm[6]_i_2__6 
       (.I0(DRP_FSM[3]),
        .I1(DRP_FSM[2]),
        .I2(DRP_FSM[6]),
        .O(\n_0_fsm[6]_i_2__6 ));
FDSE #(
    .INIT(1'b1)) 
     \fsm_reg[0] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_fsm[0]_i_1__13 ),
        .Q(DRP_FSM[0]),
        .S(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[1] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_fsm[1]_i_1__13 ),
        .Q(DRP_FSM[1]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[2] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_fsm[2]_i_1__13 ),
        .Q(DRP_FSM[2]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[3] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_fsm[3]_i_1__13 ),
        .Q(DRP_FSM[3]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[4] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_fsm[4]_i_1__13 ),
        .Q(DRP_FSM[4]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[5] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_fsm[5]_i_1__7 ),
        .Q(DRP_FSM[5]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[6] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_fsm[6]_i_1__6 ),
        .Q(DRP_FSM[6]),
        .R(RST_DCLK_RESET));
(* SOFT_HLUTNM = "soft_lutpair113" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_12__4 
       (.I0(ext_ch_gt_drpdi[15]),
        .I1(\n_0_di_reg_reg[15] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[15]));
(* SOFT_HLUTNM = "soft_lutpair121" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_13__4 
       (.I0(ext_ch_gt_drpdi[14]),
        .I1(\n_0_di_reg_reg[14] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[14]));
(* SOFT_HLUTNM = "soft_lutpair111" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_14__4 
       (.I0(ext_ch_gt_drpdi[13]),
        .I1(\n_0_di_reg_reg[13] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[13]));
(* SOFT_HLUTNM = "soft_lutpair116" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_15__4 
       (.I0(ext_ch_gt_drpdi[12]),
        .I1(\n_0_di_reg_reg[12] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[12]));
(* SOFT_HLUTNM = "soft_lutpair119" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_16__4 
       (.I0(ext_ch_gt_drpdi[11]),
        .I1(\n_0_di_reg_reg[11] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[11]));
(* SOFT_HLUTNM = "soft_lutpair115" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_17__4 
       (.I0(ext_ch_gt_drpdi[10]),
        .I1(\n_0_di_reg_reg[10] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[10]));
(* SOFT_HLUTNM = "soft_lutpair122" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_18__4 
       (.I0(ext_ch_gt_drpdi[9]),
        .I1(\n_0_di_reg_reg[9] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[9]));
LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_19__4 
       (.I0(ext_ch_gt_drpdi[8]),
        .I1(\n_0_di_reg_reg[8] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[8]));
(* SOFT_HLUTNM = "soft_lutpair117" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_20__4 
       (.I0(ext_ch_gt_drpdi[7]),
        .I1(\n_0_di_reg_reg[7] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[7]));
(* SOFT_HLUTNM = "soft_lutpair118" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_21__4 
       (.I0(ext_ch_gt_drpdi[6]),
        .I1(\n_0_di_reg_reg[6] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[6]));
(* SOFT_HLUTNM = "soft_lutpair122" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_22__4 
       (.I0(ext_ch_gt_drpdi[5]),
        .I1(\n_0_di_reg_reg[5] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[5]));
(* SOFT_HLUTNM = "soft_lutpair120" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_23__4 
       (.I0(ext_ch_gt_drpdi[4]),
        .I1(\n_0_di_reg_reg[4] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[4]));
(* SOFT_HLUTNM = "soft_lutpair121" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_24__4 
       (.I0(ext_ch_gt_drpdi[3]),
        .I1(\n_0_di_reg_reg[3] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[3]));
(* SOFT_HLUTNM = "soft_lutpair120" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_25__4 
       (.I0(ext_ch_gt_drpdi[2]),
        .I1(\n_0_di_reg_reg[2] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[2]));
(* SOFT_HLUTNM = "soft_lutpair119" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_26__5 
       (.I0(ext_ch_gt_drpdi[1]),
        .I1(\n_0_di_reg_reg[1] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[1]));
(* SOFT_HLUTNM = "soft_lutpair112" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_27__5 
       (.I0(ext_ch_gt_drpdi[0]),
        .I1(\n_0_di_reg_reg[0] ),
        .I2(DRP_FSM[0]),
        .O(DRPDI[0]));
LUT6 #(
    .INIT(64'hAAAAAAAA00030300)) 
     \gth_channel.gthe2_channel_i_i_2__4 
       (.I0(ext_ch_gt_drpen),
        .I1(\n_0_gth_channel.gthe2_channel_i_i_54__1 ),
        .I2(DRP_FSM[1]),
        .I3(DRP_FSM[4]),
        .I4(DRP_FSM[2]),
        .I5(DRP_FSM[0]),
        .O(O1));
LUT6 #(
    .INIT(64'hAAAAAAAA00000030)) 
     \gth_channel.gthe2_channel_i_i_3__4 
       (.I0(ext_ch_gt_drpwe),
        .I1(DRP_FSM[2]),
        .I2(DRP_FSM[4]),
        .I3(DRP_FSM[1]),
        .I4(\n_0_gth_channel.gthe2_channel_i_i_54__1 ),
        .I5(DRP_FSM[0]),
        .O(O2));
(* SOFT_HLUTNM = "soft_lutpair111" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_45__5 
       (.I0(DRP_FSM[0]),
        .I1(ext_ch_gt_drpaddr[8]),
        .O(DRPADDR[8]));
(* SOFT_HLUTNM = "soft_lutpair114" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_46__4 
       (.I0(ext_ch_gt_drpaddr[7]),
        .I1(\n_0_addr_reg_reg[7] ),
        .I2(DRP_FSM[0]),
        .O(DRPADDR[7]));
(* SOFT_HLUTNM = "soft_lutpair118" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_47__4 
       (.I0(ext_ch_gt_drpaddr[6]),
        .I1(\n_0_addr_reg_reg[6] ),
        .I2(DRP_FSM[0]),
        .O(DRPADDR[6]));
(* SOFT_HLUTNM = "soft_lutpair117" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_48__4 
       (.I0(ext_ch_gt_drpaddr[5]),
        .I1(\n_0_addr_reg_reg[5] ),
        .I2(DRP_FSM[0]),
        .O(DRPADDR[5]));
(* SOFT_HLUTNM = "soft_lutpair116" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_49__4 
       (.I0(ext_ch_gt_drpaddr[4]),
        .I1(\n_0_addr_reg_reg[4] ),
        .I2(DRP_FSM[0]),
        .O(DRPADDR[4]));
(* SOFT_HLUTNM = "soft_lutpair115" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_50__4 
       (.I0(ext_ch_gt_drpaddr[3]),
        .I1(\n_0_addr_reg_reg[3] ),
        .I2(DRP_FSM[0]),
        .O(DRPADDR[3]));
(* SOFT_HLUTNM = "soft_lutpair114" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_51__4 
       (.I0(ext_ch_gt_drpaddr[2]),
        .I1(\n_0_addr_reg_reg[2] ),
        .I2(DRP_FSM[0]),
        .O(DRPADDR[2]));
(* SOFT_HLUTNM = "soft_lutpair113" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_52__5 
       (.I0(ext_ch_gt_drpaddr[1]),
        .I1(\n_0_addr_reg_reg[1] ),
        .I2(DRP_FSM[0]),
        .O(DRPADDR[1]));
(* SOFT_HLUTNM = "soft_lutpair112" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \gth_channel.gthe2_channel_i_i_53__1 
       (.I0(ext_ch_gt_drpaddr[0]),
        .I1(\n_0_addr_reg_reg[0] ),
        .I2(DRP_FSM[0]),
        .O(DRPADDR[0]));
(* SOFT_HLUTNM = "soft_lutpair107" *) 
   LUT4 #(
    .INIT(16'hFFFE)) 
     \gth_channel.gthe2_channel_i_i_54__1 
       (.I0(DRP_FSM[3]),
        .I1(DRP_FSM[6]),
        .I2(DRP_FSM[5]),
        .I3(DRP_FSM[0]),
        .O(\n_0_gth_channel.gthe2_channel_i_i_54__1 ));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE gtxreset_reg1_reg
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(rst_gtreset),
        .Q(gtxreset_reg1),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE gtxreset_reg2_reg
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(gtxreset_reg1),
        .Q(gtxreset_reg2),
        .R(RST_DCLK_RESET));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     \index[0]_i_1__6 
       (.I0(\n_0_index_reg[0] ),
        .I1(DRP_FSM[1]),
        .I2(DRP_FSM[4]),
        .I3(DRP_FSM[5]),
        .I4(DRP_FSM[0]),
        .I5(\n_0_index[4]_i_4__4 ),
        .O(\n_0_index[0]_i_1__6 ));
LUT6 #(
    .INIT(64'h0000000000010100)) 
     \index[1]_i_1__6 
       (.I0(DRP_FSM[0]),
        .I1(\n_0_index[1]_i_2__4 ),
        .I2(DRP_FSM[1]),
        .I3(\n_0_index_reg[0] ),
        .I4(\n_0_index_reg[1] ),
        .I5(\n_0_index[4]_i_4__4 ),
        .O(\n_0_index[1]_i_1__6 ));
(* SOFT_HLUTNM = "soft_lutpair110" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \index[1]_i_2__4 
       (.I0(DRP_FSM[4]),
        .I1(DRP_FSM[5]),
        .O(\n_0_index[1]_i_2__4 ));
(* SOFT_HLUTNM = "soft_lutpair104" *) 
   LUT5 #(
    .INIT(32'h01111000)) 
     \index[2]_i_1__6 
       (.I0(\n_0_fsm[4]_i_2__11 ),
        .I1(\n_0_index[4]_i_4__4 ),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_index_reg[0] ),
        .I4(\n_0_index_reg[2] ),
        .O(\n_0_index[2]_i_1__6 ));
LUT6 #(
    .INIT(64'h0111111110000000)) 
     \index[3]_i_1__4 
       (.I0(\n_0_fsm[4]_i_2__11 ),
        .I1(\n_0_index[4]_i_4__4 ),
        .I2(\n_0_index_reg[0] ),
        .I3(\n_0_index_reg[1] ),
        .I4(\n_0_index_reg[2] ),
        .I5(\n_0_index_reg[3] ),
        .O(\n_0_index[3]_i_1__4 ));
LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFEFA)) 
     \index[4]_i_1__4 
       (.I0(\n_0_index[4]_i_3__4 ),
        .I1(DRP_FSM[2]),
        .I2(DRP_FSM[6]),
        .I3(DRP_FSM[3]),
        .I4(DRP_FSM[4]),
        .I5(DRP_FSM[5]),
        .O(\n_0_index[4]_i_1__4 ));
LUT6 #(
    .INIT(64'h0111111110000000)) 
     \index[4]_i_2__4 
       (.I0(\n_0_fsm[4]_i_2__11 ),
        .I1(\n_0_index[4]_i_4__4 ),
        .I2(\n_0_index_reg[2] ),
        .I3(\n_0_index[4]_i_5__4 ),
        .I4(\n_0_index_reg[3] ),
        .I5(\n_0_index_reg[4] ),
        .O(\n_0_index[4]_i_2__4 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFE0001)) 
     \index[4]_i_3__4 
       (.I0(DRP_FSM[3]),
        .I1(DRP_FSM[2]),
        .I2(DRP_FSM[5]),
        .I3(DRP_FSM[4]),
        .I4(DRP_FSM[1]),
        .I5(DRP_FSM[0]),
        .O(\n_0_index[4]_i_3__4 ));
(* SOFT_HLUTNM = "soft_lutpair108" *) 
   LUT4 #(
    .INIT(16'hFFFD)) 
     \index[4]_i_4__4 
       (.I0(DRP_FSM[6]),
        .I1(fsm1),
        .I2(DRP_FSM[3]),
        .I3(DRP_FSM[2]),
        .O(\n_0_index[4]_i_4__4 ));
(* SOFT_HLUTNM = "soft_lutpair104" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \index[4]_i_5__4 
       (.I0(\n_0_index_reg[0] ),
        .I1(\n_0_index_reg[1] ),
        .O(\n_0_index[4]_i_5__4 ));
FDRE #(
    .INIT(1'b0)) 
     \index_reg[0] 
       (.C(pipe_dclk_in),
        .CE(\n_0_index[4]_i_1__4 ),
        .D(\n_0_index[0]_i_1__6 ),
        .Q(\n_0_index_reg[0] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \index_reg[1] 
       (.C(pipe_dclk_in),
        .CE(\n_0_index[4]_i_1__4 ),
        .D(\n_0_index[1]_i_1__6 ),
        .Q(\n_0_index_reg[1] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \index_reg[2] 
       (.C(pipe_dclk_in),
        .CE(\n_0_index[4]_i_1__4 ),
        .D(\n_0_index[2]_i_1__6 ),
        .Q(\n_0_index_reg[2] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \index_reg[3] 
       (.C(pipe_dclk_in),
        .CE(\n_0_index[4]_i_1__4 ),
        .D(\n_0_index[3]_i_1__4 ),
        .Q(\n_0_index_reg[3] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \index_reg[4] 
       (.C(pipe_dclk_in),
        .CE(\n_0_index[4]_i_1__4 ),
        .D(\n_0_index[4]_i_2__4 ),
        .Q(\n_0_index_reg[4] ),
        .R(RST_DCLK_RESET));
LUT5 #(
    .INIT(32'h00000100)) 
     \load_cnt[0]_i_1__6 
       (.I0(load_cnt[1]),
        .I1(\n_0_gth_channel.gthe2_channel_i_i_54__1 ),
        .I2(DRP_FSM[4]),
        .I3(DRP_FSM[1]),
        .I4(DRP_FSM[2]),
        .O(\n_0_load_cnt[0]_i_1__6 ));
FDRE #(
    .INIT(1'b0)) 
     \load_cnt_reg[0] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_load_cnt[0]_i_1__6 ),
        .Q(load_cnt[0]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \load_cnt_reg[1] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(load_cnt[1]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE \rate_reg1_reg[0] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(DRP_RATE[0]),
        .Q(rate_reg1[0]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE \rate_reg1_reg[1] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(DRP_RATE[1]),
        .Q(rate_reg1[1]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE \rate_reg2_reg[0] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(rate_reg1[0]),
        .Q(rate_reg2[0]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE \rate_reg2_reg[1] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(rate_reg1[1]),
        .Q(rate_reg2[1]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE rdy_reg1_reg
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(ext_ch_gt_drprdy),
        .Q(rdy_reg1),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE rdy_reg2_reg
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(rdy_reg1),
        .Q(rdy_reg2),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE start_reg1_reg
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(DRP_START),
        .Q(start_reg1),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE start_reg2_reg
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(start_reg1),
        .Q(start_reg2),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE x16_reg1_reg
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(DRP_X16),
        .Q(x16_reg1),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE x16_reg2_reg
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(x16_reg1),
        .Q(x16_reg2),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE x16x20_mode_reg1_reg
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(DRP_X16X20_MODE),
        .Q(x16x20_mode_reg1),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE x16x20_mode_reg2_reg
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(x16x20_mode_reg1),
        .Q(x16x20_mode_reg2),
        .R(RST_DCLK_RESET));
endmodule

module vc709_pcie_x8_gen3vc709_pcie_x8_gen3_pipe_eq
   (EQ_TXEQ_DEEMPH_OUT,
    PIPERX3EQLPNEWTXCOEFFORPRESET,
    PIPE_TXEQ_DONE,
    PIPE_RXEQ_DONE,
    TXPRECURSOR,
    TXMAINCURSOR,
    TXPOSTCURSOR,
    pipe_rx3_eq_lffs_sel,
    O40,
    I1,
    SR,
    pipe_pclk_in,
    PIPE_TXEQ_CONTROL,
    PIPE_TXEQ_DEEMPH,
    PIPE_TXEQ_PRESET,
    p_243_out,
    PIPE_RXEQ_CONTROL,
    PIPE_RXEQ_PRESET,
    PIPE_RXEQ_TXPRESET,
    PIPE_RXEQ_LFFS);
  output [15:0]EQ_TXEQ_DEEMPH_OUT;
  output [17:0]PIPERX3EQLPNEWTXCOEFFORPRESET;
  output [0:0]PIPE_TXEQ_DONE;
  output [0:0]PIPE_RXEQ_DONE;
  output [4:0]TXPRECURSOR;
  output [6:0]TXMAINCURSOR;
  output [4:0]TXPOSTCURSOR;
  output pipe_rx3_eq_lffs_sel;
  output O40;
  input I1;
  input [0:0]SR;
  input pipe_pclk_in;
  input [1:0]PIPE_TXEQ_CONTROL;
  input [5:0]PIPE_TXEQ_DEEMPH;
  input [3:0]PIPE_TXEQ_PRESET;
  input p_243_out;
  input [1:0]PIPE_RXEQ_CONTROL;
  input [2:0]PIPE_RXEQ_PRESET;
  input [3:0]PIPE_RXEQ_TXPRESET;
  input [5:0]PIPE_RXEQ_LFFS;

  wire \<const0> ;
  wire \<const1> ;
  wire [15:0]EQ_TXEQ_DEEMPH_OUT;
  wire I1;
  wire O40;
  wire [17:0]PIPERX3EQLPNEWTXCOEFFORPRESET;
  wire [1:0]PIPE_RXEQ_CONTROL;
  wire [0:0]PIPE_RXEQ_DONE;
  wire [5:0]PIPE_RXEQ_LFFS;
  wire [2:0]PIPE_RXEQ_PRESET;
  wire [3:0]PIPE_RXEQ_TXPRESET;
  wire [1:0]PIPE_TXEQ_CONTROL;
  wire [5:0]PIPE_TXEQ_DEEMPH;
  wire [0:0]PIPE_TXEQ_DONE;
  wire [3:0]PIPE_TXEQ_PRESET;
  wire [0:0]SR;
  wire [6:0]TXMAINCURSOR;
  wire [4:0]TXPOSTCURSOR;
  wire [4:0]TXPRECURSOR;
  wire [0:0]data2;
  wire gen3_reg1;
  wire gen3_reg2;
  wire \n_0_FSM_onehot_fsm[4]_i_8__2 ;
  wire \n_0_FSM_onehot_fsm_rx[1]_i_1__2 ;
  wire \n_0_FSM_onehot_fsm_rx[3]_i_1__2 ;
  wire \n_0_FSM_onehot_fsm_rx[3]_i_2__2 ;
  wire \n_0_FSM_onehot_fsm_rx[4]_i_1__2 ;
  wire \n_0_FSM_onehot_fsm_rx[5]_i_2__2 ;
  wire \n_0_FSM_onehot_fsm_rx[6]_i_2__2 ;
  wire \n_0_FSM_onehot_fsm_rx[6]_i_3__2 ;
  wire \n_0_FSM_onehot_fsm_rx[6]_i_4__2 ;
  wire \n_0_FSM_onehot_fsm_rx[6]_i_5__2 ;
  wire \n_0_FSM_onehot_fsm_rx[6]_i_6__2 ;
  wire \n_0_FSM_onehot_fsm_rx[6]_i_7__2 ;
  wire \n_0_FSM_onehot_fsm_rx_reg[0] ;
  wire \n_0_FSM_onehot_fsm_rx_reg[1] ;
  wire \n_0_FSM_onehot_fsm_rx_reg[2] ;
  wire \n_0_FSM_onehot_fsm_rx_reg[3] ;
  wire \n_0_FSM_onehot_fsm_rx_reg[4] ;
  wire \n_0_FSM_onehot_fsm_rx_reg[5] ;
  wire \n_0_FSM_onehot_fsm_rx_reg[6] ;
  wire \n_0_FSM_onehot_fsm_tx[1]_i_1__2 ;
  wire \n_0_FSM_onehot_fsm_tx[2]_i_1__2 ;
  wire \n_0_FSM_onehot_fsm_tx[3]_i_1__2 ;
  wire \n_0_FSM_onehot_fsm_tx[3]_i_2__2 ;
  wire \n_0_FSM_onehot_fsm_tx[4]_i_1__2 ;
  wire \n_0_FSM_onehot_fsm_tx[5]_i_1__2 ;
  wire \n_0_FSM_onehot_fsm_tx[5]_i_2__2 ;
  wire \n_0_FSM_onehot_fsm_tx[6]_i_1__2 ;
  wire \n_0_FSM_onehot_fsm_tx[6]_i_2__2 ;
  wire \n_0_FSM_onehot_fsm_tx[6]_i_3__2 ;
  wire \n_0_FSM_onehot_fsm_tx[6]_i_4__2 ;
  wire \n_0_FSM_onehot_fsm_tx[6]_i_5__2 ;
  wire \n_0_FSM_onehot_fsm_tx_reg[0] ;
  wire \n_0_FSM_onehot_fsm_tx_reg[1] ;
  wire \n_0_FSM_onehot_fsm_tx_reg[2] ;
  wire \n_0_FSM_onehot_fsm_tx_reg[3] ;
  wire \n_0_FSM_onehot_fsm_tx_reg[4] ;
  wire \n_0_FSM_onehot_fsm_tx_reg[5] ;
  wire \n_0_FSM_onehot_fsm_tx_reg[6] ;
  wire n_0_rxeq_adapt_done_reg_i_3__2;
  wire n_0_rxeq_adapt_done_reg_i_4__2;
  wire n_0_rxeq_adapt_done_reg_reg;
  wire \n_0_rxeq_cnt[0]_i_1__2 ;
  wire \n_0_rxeq_cnt[0]_i_2__2 ;
  wire \n_0_rxeq_cnt[1]_i_1__2 ;
  wire \n_0_rxeq_cnt[2]_i_1__2 ;
  wire \n_0_rxeq_cnt[2]_i_2__2 ;
  wire n_0_rxeq_done_i_2__2;
  wire \n_0_rxeq_fs[0]_i_1__2 ;
  wire \n_0_rxeq_fs[1]_i_1__2 ;
  wire \n_0_rxeq_fs[2]_i_1__2 ;
  wire \n_0_rxeq_fs[3]_i_1__2 ;
  wire \n_0_rxeq_fs[4]_i_1__2 ;
  wire \n_0_rxeq_fs[5]_i_1__2 ;
  wire \n_0_rxeq_fs[5]_i_2__2 ;
  wire \n_0_rxeq_fs[5]_i_3__2 ;
  wire \n_0_rxeq_fs[5]_i_4__2 ;
  wire \n_0_rxeq_fs[5]_i_5__2 ;
  wire \n_0_rxeq_fs_reg[0] ;
  wire \n_0_rxeq_fs_reg[1] ;
  wire \n_0_rxeq_fs_reg[2] ;
  wire \n_0_rxeq_fs_reg[3] ;
  wire \n_0_rxeq_fs_reg[4] ;
  wire \n_0_rxeq_fs_reg[5] ;
  wire \n_0_rxeq_lf[0]_i_1__2 ;
  wire \n_0_rxeq_lf[1]_i_1__2 ;
  wire \n_0_rxeq_lf[2]_i_1__2 ;
  wire \n_0_rxeq_lf[3]_i_1__2 ;
  wire \n_0_rxeq_lf[4]_i_1__2 ;
  wire \n_0_rxeq_lf[5]_i_1__2 ;
  wire \n_0_rxeq_lf[5]_i_2__2 ;
  wire \n_0_rxeq_lf[5]_i_3__2 ;
  wire \n_0_rxeq_lf[5]_i_4__2 ;
  wire n_0_rxeq_lffs_sel_i_3__2;
  wire n_0_rxeq_lffs_sel_reg;
  wire \n_0_rxeq_preset[0]_i_1__2 ;
  wire \n_0_rxeq_preset[1]_i_1__2 ;
  wire \n_0_rxeq_preset[2]_i_1__2 ;
  wire \n_0_rxeq_preset[2]_i_2__2 ;
  wire \n_0_rxeq_preset[2]_i_3__2 ;
  wire \n_0_rxeq_preset[2]_i_4__1 ;
  wire \n_0_rxeq_preset[2]_i_5__2 ;
  wire n_0_rxeq_preset_valid_i_1__2;
  wire n_0_rxeq_scan_i;
  wire \n_0_rxeq_txcoeff[0]_i_1__2 ;
  wire \n_0_rxeq_txcoeff[10]_i_1__2 ;
  wire \n_0_rxeq_txcoeff[11]_i_1__2 ;
  wire \n_0_rxeq_txcoeff[12]_i_1__2 ;
  wire \n_0_rxeq_txcoeff[13]_i_1__2 ;
  wire \n_0_rxeq_txcoeff[14]_i_1__2 ;
  wire \n_0_rxeq_txcoeff[15]_i_1__2 ;
  wire \n_0_rxeq_txcoeff[16]_i_1__2 ;
  wire \n_0_rxeq_txcoeff[17]_i_1__2 ;
  wire \n_0_rxeq_txcoeff[1]_i_1__2 ;
  wire \n_0_rxeq_txcoeff[2]_i_1__2 ;
  wire \n_0_rxeq_txcoeff[3]_i_1__2 ;
  wire \n_0_rxeq_txcoeff[4]_i_1__2 ;
  wire \n_0_rxeq_txcoeff[5]_i_1__2 ;
  wire \n_0_rxeq_txcoeff[6]_i_1__2 ;
  wire \n_0_rxeq_txcoeff[7]_i_1__2 ;
  wire \n_0_rxeq_txcoeff[8]_i_1__2 ;
  wire \n_0_rxeq_txcoeff[9]_i_1__2 ;
  wire \n_0_rxeq_txpreset[0]_i_1__2 ;
  wire \n_0_rxeq_txpreset[1]_i_1__2 ;
  wire \n_0_rxeq_txpreset[2]_i_1__2 ;
  wire \n_0_rxeq_txpreset[3]_i_1__2 ;
  wire \n_0_rxeq_txpreset[3]_i_2__2 ;
  wire \n_0_rxeq_txpreset[3]_i_3__2 ;
  wire \n_0_rxeq_txpreset[3]_i_4__2 ;
  wire n_0_txeq_done_i_1__2;
  wire \n_0_txeq_preset[0]_i_1__2 ;
  wire \n_0_txeq_preset[10]_i_1__2 ;
  wire \n_0_txeq_preset[11]_i_1__2 ;
  wire \n_0_txeq_preset[12]_i_1__2 ;
  wire \n_0_txeq_preset[13]_i_1__2 ;
  wire \n_0_txeq_preset[14]_i_1__2 ;
  wire \n_0_txeq_preset[15]_i_1__3 ;
  wire \n_0_txeq_preset[16]_i_1__2 ;
  wire \n_0_txeq_preset[17]_i_1__2 ;
  wire \n_0_txeq_preset[17]_i_2__2 ;
  wire \n_0_txeq_preset[1]_i_1__2 ;
  wire \n_0_txeq_preset[2]_i_1__2 ;
  wire \n_0_txeq_preset[3]_i_1__2 ;
  wire \n_0_txeq_preset[7]_i_1__2 ;
  wire \n_0_txeq_preset[8]_i_1__2 ;
  wire \n_0_txeq_preset[9]_i_1__2 ;
  wire n_0_txeq_preset_done_i_1__2;
  wire n_0_txeq_preset_done_i_2__2;
  wire \n_0_txeq_txcoeff[0]_i_1__2 ;
  wire \n_0_txeq_txcoeff[10]_i_1__2 ;
  wire \n_0_txeq_txcoeff[10]_i_2__2 ;
  wire \n_0_txeq_txcoeff[11]_i_1__2 ;
  wire \n_0_txeq_txcoeff[11]_i_2__2 ;
  wire \n_0_txeq_txcoeff[12]_i_1__2 ;
  wire \n_0_txeq_txcoeff[12]_i_2__2 ;
  wire \n_0_txeq_txcoeff[13]_i_1__2 ;
  wire \n_0_txeq_txcoeff[13]_i_2__2 ;
  wire \n_0_txeq_txcoeff[14]_i_1__2 ;
  wire \n_0_txeq_txcoeff[14]_i_2__2 ;
  wire \n_0_txeq_txcoeff[15]_i_1__2 ;
  wire \n_0_txeq_txcoeff[15]_i_2__2 ;
  wire \n_0_txeq_txcoeff[16]_i_1__2 ;
  wire \n_0_txeq_txcoeff[16]_i_2__2 ;
  wire \n_0_txeq_txcoeff[17]_i_1__2 ;
  wire \n_0_txeq_txcoeff[17]_i_2__2 ;
  wire \n_0_txeq_txcoeff[18]_i_1__2 ;
  wire \n_0_txeq_txcoeff[18]_i_2__2 ;
  wire \n_0_txeq_txcoeff[18]_i_3__2 ;
  wire \n_0_txeq_txcoeff[18]_i_4__2 ;
  wire \n_0_txeq_txcoeff[18]_i_5__2 ;
  wire \n_0_txeq_txcoeff[18]_i_6__2 ;
  wire \n_0_txeq_txcoeff[1]_i_1__2 ;
  wire \n_0_txeq_txcoeff[1]_i_2__2 ;
  wire \n_0_txeq_txcoeff[2]_i_1__2 ;
  wire \n_0_txeq_txcoeff[2]_i_2__2 ;
  wire \n_0_txeq_txcoeff[3]_i_1__2 ;
  wire \n_0_txeq_txcoeff[3]_i_2__2 ;
  wire \n_0_txeq_txcoeff[4]_i_1__2 ;
  wire \n_0_txeq_txcoeff[4]_i_2__2 ;
  wire \n_0_txeq_txcoeff[5]_i_1__2 ;
  wire \n_0_txeq_txcoeff[5]_i_2__2 ;
  wire \n_0_txeq_txcoeff[6]_i_1__2 ;
  wire \n_0_txeq_txcoeff[6]_i_2__2 ;
  wire \n_0_txeq_txcoeff[7]_i_1__2 ;
  wire \n_0_txeq_txcoeff[7]_i_2__2 ;
  wire \n_0_txeq_txcoeff[8]_i_1__2 ;
  wire \n_0_txeq_txcoeff[8]_i_2__2 ;
  wire \n_0_txeq_txcoeff[9]_i_1__2 ;
  wire \n_0_txeq_txcoeff[9]_i_2__2 ;
  wire \n_0_txeq_txcoeff_cnt[0]_i_1__2 ;
  wire \n_0_txeq_txcoeff_cnt[1]_i_1__2 ;
  wire \n_0_txeq_txcoeff_cnt[1]_i_2__2 ;
  wire \n_0_txeq_txcoeff_cnt_reg[0] ;
  wire \n_0_txeq_txcoeff_cnt_reg[1] ;
  wire \n_0_txeq_txcoeff_reg[0] ;
  wire n_1_rxeq_scan_i;
  wire n_2_rxeq_scan_i;
  wire n_3_rxeq_scan_i;
  wire n_4_rxeq_scan_i;
  wire n_5_rxeq_scan_i;
  wire n_6_rxeq_scan_i;
  wire n_7_rxeq_scan_i;
  wire n_8_rxeq_scan_i;
  wire p_243_out;
  wire pipe_pclk_in;
  wire pipe_rx3_eq_lffs_sel;
  wire rxeq_adapt_done;
  wire [2:0]rxeq_cnt;
  wire [1:0]rxeq_control_reg1;
  wire [1:0]rxeq_control_reg2;
  wire [5:0]rxeq_lf;
  wire [5:0]rxeq_lffs_reg1;
  wire [5:0]rxeq_lffs_reg2;
  wire [2:2]rxeq_new_txcoeff;
  wire rxeq_new_txcoeff_req;
  wire [2:0]rxeq_preset;
  wire [2:0]rxeq_preset_reg1;
  wire [2:0]rxeq_preset_reg2;
  wire rxeq_preset_valid;
  wire [17:0]rxeq_txcoeff;
  wire [3:0]rxeq_txpreset;
  wire [3:0]rxeq_txpreset_reg1;
  wire [3:0]rxeq_txpreset_reg2;
  wire rxeq_user_en_reg1;
  wire rxeq_user_en_reg2;
  wire rxeq_user_mode_reg1;
  wire rxeq_user_mode_reg2;
  wire [17:0]rxeq_user_txcoeff_reg1;
  wire [17:0]rxeq_user_txcoeff_reg2;
  wire [1:0]txeq_control_reg1;
  wire [1:0]txeq_control_reg2;
  wire [5:0]txeq_deemph_reg1;
  wire [5:0]txeq_deemph_reg2;
  wire [17:0]txeq_preset;
  wire txeq_preset_done;
  wire [3:0]txeq_preset_reg1;
  wire [3:0]txeq_preset_reg2;
  wire [13:6]txeq_txcoeff;

LUT2 #(
    .INIT(4'hB)) 
     \FSM_onehot_fsm[4]_i_8__2 
       (.I0(rxeq_control_reg2[0]),
        .I1(rxeq_control_reg2[1]),
        .O(\n_0_FSM_onehot_fsm[4]_i_8__2 ));
LUT5 #(
    .INIT(32'h22232226)) 
     \FSM_onehot_fsm_rx[1]_i_1__2 
       (.I0(\n_0_FSM_onehot_fsm_rx[6]_i_3__2 ),
        .I1(\n_0_FSM_onehot_fsm_rx[6]_i_4__2 ),
        .I2(rxeq_control_reg2[0]),
        .I3(rxeq_control_reg2[1]),
        .I4(\n_0_FSM_onehot_fsm_rx[6]_i_5__2 ),
        .O(\n_0_FSM_onehot_fsm_rx[1]_i_1__2 ));
LUT5 #(
    .INIT(32'h05000C00)) 
     \FSM_onehot_fsm_rx[3]_i_1__2 
       (.I0(\n_0_FSM_onehot_fsm_rx[3]_i_2__2 ),
        .I1(rxeq_control_reg2[1]),
        .I2(\n_0_FSM_onehot_fsm_rx[6]_i_5__2 ),
        .I3(\n_0_FSM_onehot_fsm_rx[6]_i_4__2 ),
        .I4(\n_0_FSM_onehot_fsm_rx[6]_i_3__2 ),
        .O(\n_0_FSM_onehot_fsm_rx[3]_i_1__2 ));
(* SOFT_HLUTNM = "soft_lutpair52" *) 
   LUT3 #(
    .INIT(8'h04)) 
     \FSM_onehot_fsm_rx[3]_i_2__2 
       (.I0(rxeq_cnt[2]),
        .I1(rxeq_cnt[1]),
        .I2(rxeq_cnt[0]),
        .O(\n_0_FSM_onehot_fsm_rx[3]_i_2__2 ));
LUT6 #(
    .INIT(64'h7F04000000000000)) 
     \FSM_onehot_fsm_rx[4]_i_1__2 
       (.I0(rxeq_cnt[2]),
        .I1(rxeq_cnt[1]),
        .I2(rxeq_cnt[0]),
        .I3(\n_0_FSM_onehot_fsm_rx[6]_i_5__2 ),
        .I4(\n_0_FSM_onehot_fsm_rx[6]_i_4__2 ),
        .I5(\n_0_FSM_onehot_fsm_rx[6]_i_3__2 ),
        .O(\n_0_FSM_onehot_fsm_rx[4]_i_1__2 ));
(* SOFT_HLUTNM = "soft_lutpair52" *) 
   LUT3 #(
    .INIT(8'h7F)) 
     \FSM_onehot_fsm_rx[5]_i_2__2 
       (.I0(rxeq_cnt[1]),
        .I1(rxeq_cnt[0]),
        .I2(rxeq_cnt[2]),
        .O(\n_0_FSM_onehot_fsm_rx[5]_i_2__2 ));
LUT2 #(
    .INIT(4'h1)) 
     \FSM_onehot_fsm_rx[6]_i_2__2 
       (.I0(rxeq_control_reg2[1]),
        .I1(rxeq_control_reg2[0]),
        .O(\n_0_FSM_onehot_fsm_rx[6]_i_2__2 ));
LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFEEF)) 
     \FSM_onehot_fsm_rx[6]_i_3__2 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I1(\n_0_FSM_onehot_fsm_rx[6]_i_6__2 ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .I4(\n_0_FSM_onehot_fsm_rx_reg[2] ),
        .I5(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .O(\n_0_FSM_onehot_fsm_rx[6]_i_3__2 ));
(* SOFT_HLUTNM = "soft_lutpair41" *) 
   LUT5 #(
    .INIT(32'h00000111)) 
     \FSM_onehot_fsm_rx[6]_i_4__2 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[0] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I4(\n_0_FSM_onehot_fsm_rx[6]_i_7__2 ),
        .O(\n_0_FSM_onehot_fsm_rx[6]_i_4__2 ));
LUT6 #(
    .INIT(64'h0000000000000016)) 
     \FSM_onehot_fsm_rx[6]_i_5__2 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[2] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I4(\n_0_FSM_onehot_fsm_rx[6]_i_6__2 ),
        .I5(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .O(\n_0_FSM_onehot_fsm_rx[6]_i_5__2 ));
(* SOFT_HLUTNM = "soft_lutpair41" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \FSM_onehot_fsm_rx[6]_i_6__2 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[0] ),
        .O(\n_0_FSM_onehot_fsm_rx[6]_i_6__2 ));
(* SOFT_HLUTNM = "soft_lutpair40" *) 
   LUT5 #(
    .INIT(32'hFFFEEEEB)) 
     \FSM_onehot_fsm_rx[6]_i_7__2 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[2] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I4(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .O(\n_0_FSM_onehot_fsm_rx[6]_i_7__2 ));
FDRE #(
    .INIT(1'b1)) 
     \FSM_onehot_fsm_rx_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(\n_0_FSM_onehot_fsm_rx_reg[0] ),
        .R(SR));
FDSE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_rx_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_FSM_onehot_fsm_rx[1]_i_1__2 ),
        .Q(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .S(SR));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_rx_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_3_rxeq_scan_i),
        .Q(\n_0_FSM_onehot_fsm_rx_reg[2] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_rx_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_FSM_onehot_fsm_rx[3]_i_1__2 ),
        .Q(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_rx_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_FSM_onehot_fsm_rx[4]_i_1__2 ),
        .Q(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_rx_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_2_rxeq_scan_i),
        .Q(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_rx_reg[6] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_1_rxeq_scan_i),
        .Q(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .R(SR));
LUT6 #(
    .INIT(64'h0E0E0E0F0E0E0E1E)) 
     \FSM_onehot_fsm_tx[1]_i_1__2 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[0] ),
        .I1(\n_0_FSM_onehot_fsm_tx[5]_i_2__2 ),
        .I2(\n_0_FSM_onehot_fsm_tx[6]_i_3__2 ),
        .I3(txeq_control_reg2[0]),
        .I4(txeq_control_reg2[1]),
        .I5(\n_0_FSM_onehot_fsm_tx[6]_i_4__2 ),
        .O(\n_0_FSM_onehot_fsm_tx[1]_i_1__2 ));
LUT6 #(
    .INIT(64'h10BA000000000000)) 
     \FSM_onehot_fsm_tx[2]_i_1__2 
       (.I0(\n_0_FSM_onehot_fsm_tx[6]_i_4__2 ),
        .I1(txeq_control_reg2[1]),
        .I2(txeq_control_reg2[0]),
        .I3(txeq_preset_done),
        .I4(\n_0_FSM_onehot_fsm_tx[6]_i_3__2 ),
        .I5(\n_0_FSM_onehot_fsm_tx[6]_i_2__2 ),
        .O(\n_0_FSM_onehot_fsm_tx[2]_i_1__2 ));
LUT6 #(
    .INIT(64'h2222000030330000)) 
     \FSM_onehot_fsm_tx[3]_i_1__2 
       (.I0(\n_0_FSM_onehot_fsm_tx[3]_i_2__2 ),
        .I1(\n_0_FSM_onehot_fsm_tx[6]_i_4__2 ),
        .I2(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I3(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I4(\n_0_FSM_onehot_fsm_tx[6]_i_3__2 ),
        .I5(\n_0_FSM_onehot_fsm_tx[6]_i_2__2 ),
        .O(\n_0_FSM_onehot_fsm_tx[3]_i_1__2 ));
LUT2 #(
    .INIT(4'h2)) 
     \FSM_onehot_fsm_tx[3]_i_2__2 
       (.I0(txeq_control_reg2[1]),
        .I1(txeq_control_reg2[0]),
        .O(\n_0_FSM_onehot_fsm_tx[3]_i_2__2 ));
LUT6 #(
    .INIT(64'h0400040004000000)) 
     \FSM_onehot_fsm_tx[4]_i_1__2 
       (.I0(\n_0_FSM_onehot_fsm_tx[6]_i_4__2 ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I2(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I3(\n_0_FSM_onehot_fsm_tx[6]_i_3__2 ),
        .I4(\n_0_FSM_onehot_fsm_tx[5]_i_2__2 ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[0] ),
        .O(\n_0_FSM_onehot_fsm_tx[4]_i_1__2 ));
LUT6 #(
    .INIT(64'h0000000000004000)) 
     \FSM_onehot_fsm_tx[5]_i_1__2 
       (.I0(\n_0_FSM_onehot_fsm_tx[6]_i_4__2 ),
        .I1(txeq_control_reg2[1]),
        .I2(txeq_control_reg2[0]),
        .I3(\n_0_FSM_onehot_fsm_tx[6]_i_3__2 ),
        .I4(\n_0_FSM_onehot_fsm_tx[5]_i_2__2 ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[0] ),
        .O(\n_0_FSM_onehot_fsm_tx[5]_i_1__2 ));
LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFE9)) 
     \FSM_onehot_fsm_tx[5]_i_2__2 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[5] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[6] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I4(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[2] ),
        .O(\n_0_FSM_onehot_fsm_tx[5]_i_2__2 ));
LUT6 #(
    .INIT(64'hFFE000F00FE000F0)) 
     \FSM_onehot_fsm_tx[6]_i_1__2 
       (.I0(txeq_control_reg2[0]),
        .I1(txeq_control_reg2[1]),
        .I2(\n_0_FSM_onehot_fsm_tx[6]_i_2__2 ),
        .I3(\n_0_FSM_onehot_fsm_tx[6]_i_3__2 ),
        .I4(\n_0_FSM_onehot_fsm_tx[6]_i_4__2 ),
        .I5(txeq_preset_done),
        .O(\n_0_FSM_onehot_fsm_tx[6]_i_1__2 ));
LUT2 #(
    .INIT(4'h1)) 
     \FSM_onehot_fsm_tx[6]_i_2__2 
       (.I0(\n_0_FSM_onehot_fsm_tx[5]_i_2__2 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[0] ),
        .O(\n_0_FSM_onehot_fsm_tx[6]_i_2__2 ));
LUT5 #(
    .INIT(32'h00000222)) 
     \FSM_onehot_fsm_tx[6]_i_3__2 
       (.I0(\n_0_FSM_onehot_fsm_tx[6]_i_5__2 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[0] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_FSM_onehot_fsm_tx_reg[5] ),
        .O(\n_0_FSM_onehot_fsm_tx[6]_i_3__2 ));
(* SOFT_HLUTNM = "soft_lutpair38" *) 
   LUT4 #(
    .INIT(16'h0016)) 
     \FSM_onehot_fsm_tx[6]_i_4__2 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[6] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[2] ),
        .I3(n_0_txeq_preset_done_i_2__2),
        .O(\n_0_FSM_onehot_fsm_tx[6]_i_4__2 ));
(* SOFT_HLUTNM = "soft_lutpair36" *) 
   LUT5 #(
    .INIT(32'h00010154)) 
     \FSM_onehot_fsm_tx[6]_i_5__2 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[6] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[2] ),
        .I4(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .O(\n_0_FSM_onehot_fsm_tx[6]_i_5__2 ));
FDRE #(
    .INIT(1'b1)) 
     \FSM_onehot_fsm_tx_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[0] ),
        .R(SR));
FDSE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_tx_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_FSM_onehot_fsm_tx[1]_i_1__2 ),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .S(SR));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_tx_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_FSM_onehot_fsm_tx[2]_i_1__2 ),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[2] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_tx_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_FSM_onehot_fsm_tx[3]_i_1__2 ),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_tx_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_FSM_onehot_fsm_tx[4]_i_1__2 ),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_tx_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_FSM_onehot_fsm_tx[5]_i_1__2 ),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[5] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_tx_reg[6] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_FSM_onehot_fsm_tx[6]_i_1__2 ),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[6] ),
        .R(SR));
GND GND
       (.G(\<const0> ));
LUT3 #(
    .INIT(8'hB8)) 
     PCIE_3_0_i_i_12
       (.I0(rxeq_user_mode_reg2),
        .I1(rxeq_user_en_reg2),
        .I2(n_0_rxeq_lffs_sel_reg),
        .O(pipe_rx3_eq_lffs_sel));
LUT2 #(
    .INIT(4'h8)) 
     PCIE_3_0_i_i_81
       (.I0(rxeq_user_en_reg2),
        .I1(rxeq_user_txcoeff_reg2[17]),
        .O(PIPERX3EQLPNEWTXCOEFFORPRESET[17]));
LUT2 #(
    .INIT(4'h8)) 
     PCIE_3_0_i_i_82
       (.I0(rxeq_user_en_reg2),
        .I1(rxeq_user_txcoeff_reg2[16]),
        .O(PIPERX3EQLPNEWTXCOEFFORPRESET[16]));
LUT2 #(
    .INIT(4'h8)) 
     PCIE_3_0_i_i_83
       (.I0(rxeq_user_en_reg2),
        .I1(rxeq_user_txcoeff_reg2[15]),
        .O(PIPERX3EQLPNEWTXCOEFFORPRESET[15]));
LUT2 #(
    .INIT(4'h8)) 
     PCIE_3_0_i_i_84
       (.I0(rxeq_user_en_reg2),
        .I1(rxeq_user_txcoeff_reg2[14]),
        .O(PIPERX3EQLPNEWTXCOEFFORPRESET[14]));
LUT2 #(
    .INIT(4'h8)) 
     PCIE_3_0_i_i_85
       (.I0(rxeq_user_en_reg2),
        .I1(rxeq_user_txcoeff_reg2[13]),
        .O(PIPERX3EQLPNEWTXCOEFFORPRESET[13]));
LUT2 #(
    .INIT(4'h8)) 
     PCIE_3_0_i_i_86
       (.I0(rxeq_user_en_reg2),
        .I1(rxeq_user_txcoeff_reg2[12]),
        .O(PIPERX3EQLPNEWTXCOEFFORPRESET[12]));
LUT2 #(
    .INIT(4'h8)) 
     PCIE_3_0_i_i_87
       (.I0(rxeq_user_en_reg2),
        .I1(rxeq_user_txcoeff_reg2[11]),
        .O(PIPERX3EQLPNEWTXCOEFFORPRESET[11]));
LUT2 #(
    .INIT(4'h8)) 
     PCIE_3_0_i_i_88
       (.I0(rxeq_user_en_reg2),
        .I1(rxeq_user_txcoeff_reg2[10]),
        .O(PIPERX3EQLPNEWTXCOEFFORPRESET[10]));
LUT2 #(
    .INIT(4'h8)) 
     PCIE_3_0_i_i_89
       (.I0(rxeq_user_en_reg2),
        .I1(rxeq_user_txcoeff_reg2[9]),
        .O(PIPERX3EQLPNEWTXCOEFFORPRESET[9]));
LUT2 #(
    .INIT(4'h8)) 
     PCIE_3_0_i_i_90
       (.I0(rxeq_user_en_reg2),
        .I1(rxeq_user_txcoeff_reg2[8]),
        .O(PIPERX3EQLPNEWTXCOEFFORPRESET[8]));
LUT2 #(
    .INIT(4'h8)) 
     PCIE_3_0_i_i_91
       (.I0(rxeq_user_en_reg2),
        .I1(rxeq_user_txcoeff_reg2[7]),
        .O(PIPERX3EQLPNEWTXCOEFFORPRESET[7]));
LUT2 #(
    .INIT(4'h8)) 
     PCIE_3_0_i_i_92
       (.I0(rxeq_user_en_reg2),
        .I1(rxeq_user_txcoeff_reg2[6]),
        .O(PIPERX3EQLPNEWTXCOEFFORPRESET[6]));
LUT2 #(
    .INIT(4'h8)) 
     PCIE_3_0_i_i_93
       (.I0(rxeq_user_en_reg2),
        .I1(rxeq_user_txcoeff_reg2[5]),
        .O(PIPERX3EQLPNEWTXCOEFFORPRESET[5]));
LUT2 #(
    .INIT(4'h8)) 
     PCIE_3_0_i_i_94
       (.I0(rxeq_user_en_reg2),
        .I1(rxeq_user_txcoeff_reg2[4]),
        .O(PIPERX3EQLPNEWTXCOEFFORPRESET[4]));
LUT2 #(
    .INIT(4'h8)) 
     PCIE_3_0_i_i_95
       (.I0(rxeq_user_en_reg2),
        .I1(rxeq_user_txcoeff_reg2[3]),
        .O(PIPERX3EQLPNEWTXCOEFFORPRESET[3]));
LUT3 #(
    .INIT(8'hAC)) 
     PCIE_3_0_i_i_96
       (.I0(rxeq_user_txcoeff_reg2[2]),
        .I1(rxeq_new_txcoeff),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX3EQLPNEWTXCOEFFORPRESET[2]));
LUT2 #(
    .INIT(4'h8)) 
     PCIE_3_0_i_i_97
       (.I0(rxeq_user_en_reg2),
        .I1(rxeq_user_txcoeff_reg2[1]),
        .O(PIPERX3EQLPNEWTXCOEFFORPRESET[1]));
LUT2 #(
    .INIT(4'h8)) 
     PCIE_3_0_i_i_98
       (.I0(rxeq_user_en_reg2),
        .I1(rxeq_user_txcoeff_reg2[0]),
        .O(PIPERX3EQLPNEWTXCOEFFORPRESET[0]));
VCC VCC
       (.P(\<const1> ));
(* ASYNC_REG *) 
   FDRE gen3_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_243_out),
        .Q(gen3_reg1),
        .R(SR));
(* ASYNC_REG *) 
   FDRE gen3_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(gen3_reg1),
        .Q(gen3_reg2),
        .R(SR));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_28__2 
       (.I0(EQ_TXEQ_DEEMPH_OUT[14]),
        .I1(gen3_reg2),
        .O(TXPOSTCURSOR[4]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_29__2 
       (.I0(EQ_TXEQ_DEEMPH_OUT[13]),
        .I1(gen3_reg2),
        .O(TXPOSTCURSOR[3]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_30__2 
       (.I0(EQ_TXEQ_DEEMPH_OUT[12]),
        .I1(gen3_reg2),
        .O(TXPOSTCURSOR[2]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_31__2 
       (.I0(EQ_TXEQ_DEEMPH_OUT[11]),
        .I1(gen3_reg2),
        .O(TXPOSTCURSOR[1]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_32__2 
       (.I0(txeq_txcoeff[13]),
        .I1(gen3_reg2),
        .O(TXPOSTCURSOR[0]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_33__2 
       (.I0(EQ_TXEQ_DEEMPH_OUT[3]),
        .I1(gen3_reg2),
        .O(TXPRECURSOR[4]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_34__2 
       (.I0(EQ_TXEQ_DEEMPH_OUT[2]),
        .I1(gen3_reg2),
        .O(TXPRECURSOR[3]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_35__2 
       (.I0(EQ_TXEQ_DEEMPH_OUT[1]),
        .I1(gen3_reg2),
        .O(TXPRECURSOR[2]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_36__2 
       (.I0(EQ_TXEQ_DEEMPH_OUT[0]),
        .I1(gen3_reg2),
        .O(TXPRECURSOR[1]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_37__2 
       (.I0(\n_0_txeq_txcoeff_reg[0] ),
        .I1(gen3_reg2),
        .O(TXPRECURSOR[0]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_38__2 
       (.I0(EQ_TXEQ_DEEMPH_OUT[10]),
        .I1(gen3_reg2),
        .O(TXMAINCURSOR[6]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_39__2 
       (.I0(EQ_TXEQ_DEEMPH_OUT[9]),
        .I1(gen3_reg2),
        .O(TXMAINCURSOR[5]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_40__2 
       (.I0(EQ_TXEQ_DEEMPH_OUT[8]),
        .I1(gen3_reg2),
        .O(TXMAINCURSOR[4]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_41__2 
       (.I0(EQ_TXEQ_DEEMPH_OUT[7]),
        .I1(gen3_reg2),
        .O(TXMAINCURSOR[3]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_42__2 
       (.I0(EQ_TXEQ_DEEMPH_OUT[6]),
        .I1(gen3_reg2),
        .O(TXMAINCURSOR[2]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_43__0 
       (.I0(EQ_TXEQ_DEEMPH_OUT[5]),
        .I1(gen3_reg2),
        .O(TXMAINCURSOR[1]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_44__0 
       (.I0(txeq_txcoeff[6]),
        .I1(gen3_reg2),
        .O(TXMAINCURSOR[0]));
FDRE #(
    .INIT(1'b0)) 
     rxeq_adapt_done_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_7_rxeq_scan_i),
        .Q(O40),
        .R(SR));
LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
     rxeq_adapt_done_reg_i_3__2
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[2] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I4(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I5(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .O(n_0_rxeq_adapt_done_reg_i_3__2));
LUT5 #(
    .INIT(32'h00404444)) 
     rxeq_adapt_done_reg_i_4__2
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[2] ),
        .I1(\n_0_rxeq_preset[2]_i_5__2 ),
        .I2(rxeq_control_reg2[0]),
        .I3(rxeq_control_reg2[1]),
        .I4(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .O(n_0_rxeq_adapt_done_reg_i_4__2));
FDRE #(
    .INIT(1'b0)) 
     rxeq_adapt_done_reg_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_rxeq_scan_i),
        .Q(n_0_rxeq_adapt_done_reg_reg),
        .R(\<const0> ));
LUT6 #(
    .INIT(64'h0202002800000028)) 
     \rxeq_cnt[0]_i_1__2 
       (.I0(\n_0_rxeq_cnt[0]_i_2__2 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I3(rxeq_cnt[0]),
        .I4(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I5(rxeq_control_reg2[1]),
        .O(\n_0_rxeq_cnt[0]_i_1__2 ));
LUT3 #(
    .INIT(8'h01)) 
     \rxeq_cnt[0]_i_2__2 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[2] ),
        .O(\n_0_rxeq_cnt[0]_i_2__2 ));
LUT3 #(
    .INIT(8'h28)) 
     \rxeq_cnt[1]_i_1__2 
       (.I0(\n_0_rxeq_cnt[2]_i_2__2 ),
        .I1(rxeq_cnt[1]),
        .I2(rxeq_cnt[0]),
        .O(\n_0_rxeq_cnt[1]_i_1__2 ));
LUT4 #(
    .INIT(16'h2A80)) 
     \rxeq_cnt[2]_i_1__2 
       (.I0(\n_0_rxeq_cnt[2]_i_2__2 ),
        .I1(rxeq_cnt[0]),
        .I2(rxeq_cnt[1]),
        .I3(rxeq_cnt[2]),
        .O(\n_0_rxeq_cnt[2]_i_1__2 ));
LUT6 #(
    .INIT(64'h0000000100010000)) 
     \rxeq_cnt[2]_i_2__2 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[2] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .I4(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I5(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .O(\n_0_rxeq_cnt[2]_i_2__2 ));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_cnt_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_rxeq_cnt[0]_i_1__2 ),
        .Q(rxeq_cnt[0]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_cnt_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_rxeq_cnt[1]_i_1__2 ),
        .Q(rxeq_cnt[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_cnt_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_rxeq_cnt[2]_i_1__2 ),
        .Q(rxeq_cnt[2]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \rxeq_control_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_RXEQ_CONTROL[0]),
        .Q(rxeq_control_reg1[0]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \rxeq_control_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_RXEQ_CONTROL[1]),
        .Q(rxeq_control_reg1[1]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \rxeq_control_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_control_reg1[0]),
        .Q(rxeq_control_reg2[0]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \rxeq_control_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_control_reg1[1]),
        .Q(rxeq_control_reg2[1]),
        .R(SR));
LUT2 #(
    .INIT(4'hE)) 
     rxeq_done_i_2__2
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .O(n_0_rxeq_done_i_2__2));
FDRE #(
    .INIT(1'b0)) 
     rxeq_done_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_5_rxeq_scan_i),
        .Q(PIPE_RXEQ_DONE),
        .R(SR));
LUT3 #(
    .INIT(8'h20)) 
     \rxeq_fs[0]_i_1__2 
       (.I0(\n_0_rxeq_fs[5]_i_5__2 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(rxeq_lffs_reg2[0]),
        .O(\n_0_rxeq_fs[0]_i_1__2 ));
LUT3 #(
    .INIT(8'h20)) 
     \rxeq_fs[1]_i_1__2 
       (.I0(\n_0_rxeq_fs[5]_i_5__2 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(rxeq_lffs_reg2[1]),
        .O(\n_0_rxeq_fs[1]_i_1__2 ));
LUT3 #(
    .INIT(8'h20)) 
     \rxeq_fs[2]_i_1__2 
       (.I0(\n_0_rxeq_fs[5]_i_5__2 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(rxeq_lffs_reg2[2]),
        .O(\n_0_rxeq_fs[2]_i_1__2 ));
LUT3 #(
    .INIT(8'h20)) 
     \rxeq_fs[3]_i_1__2 
       (.I0(\n_0_rxeq_fs[5]_i_5__2 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(rxeq_lffs_reg2[3]),
        .O(\n_0_rxeq_fs[3]_i_1__2 ));
LUT3 #(
    .INIT(8'h20)) 
     \rxeq_fs[4]_i_1__2 
       (.I0(\n_0_rxeq_fs[5]_i_5__2 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(rxeq_lffs_reg2[4]),
        .O(\n_0_rxeq_fs[4]_i_1__2 ));
LUT6 #(
    .INIT(64'hFFFFF4FF44FFFF44)) 
     \rxeq_fs[5]_i_1__2 
       (.I0(\n_0_rxeq_fs[5]_i_3__2 ),
        .I1(\n_0_rxeq_fs[5]_i_4__2 ),
        .I2(rxeq_control_reg2[1]),
        .I3(\n_0_rxeq_preset[2]_i_5__2 ),
        .I4(\n_0_FSM_onehot_fsm_rx_reg[2] ),
        .I5(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .O(\n_0_rxeq_fs[5]_i_1__2 ));
LUT3 #(
    .INIT(8'h40)) 
     \rxeq_fs[5]_i_2__2 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I1(rxeq_lffs_reg2[5]),
        .I2(\n_0_rxeq_fs[5]_i_5__2 ),
        .O(\n_0_rxeq_fs[5]_i_2__2 ));
(* SOFT_HLUTNM = "soft_lutpair43" *) 
   LUT4 #(
    .INIT(16'h0115)) 
     \rxeq_fs[5]_i_3__2 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .O(\n_0_rxeq_fs[5]_i_3__2 ));
(* SOFT_HLUTNM = "soft_lutpair46" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     \rxeq_fs[5]_i_4__2 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .O(\n_0_rxeq_fs[5]_i_4__2 ));
(* SOFT_HLUTNM = "soft_lutpair37" *) 
   LUT5 #(
    .INIT(32'h00000010)) 
     \rxeq_fs[5]_i_5__2 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[2] ),
        .I4(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .O(\n_0_rxeq_fs[5]_i_5__2 ));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_fs_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_fs[5]_i_1__2 ),
        .D(\n_0_rxeq_fs[0]_i_1__2 ),
        .Q(\n_0_rxeq_fs_reg[0] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_fs_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_fs[5]_i_1__2 ),
        .D(\n_0_rxeq_fs[1]_i_1__2 ),
        .Q(\n_0_rxeq_fs_reg[1] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_fs_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_fs[5]_i_1__2 ),
        .D(\n_0_rxeq_fs[2]_i_1__2 ),
        .Q(\n_0_rxeq_fs_reg[2] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_fs_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_fs[5]_i_1__2 ),
        .D(\n_0_rxeq_fs[3]_i_1__2 ),
        .Q(\n_0_rxeq_fs_reg[3] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_fs_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_fs[5]_i_1__2 ),
        .D(\n_0_rxeq_fs[4]_i_1__2 ),
        .Q(\n_0_rxeq_fs_reg[4] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_fs_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_fs[5]_i_1__2 ),
        .D(\n_0_rxeq_fs[5]_i_2__2 ),
        .Q(\n_0_rxeq_fs_reg[5] ),
        .R(SR));
LUT3 #(
    .INIT(8'h04)) 
     \rxeq_lf[0]_i_1__2 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I1(rxeq_lffs_reg2[0]),
        .I2(\n_0_rxeq_lf[5]_i_4__2 ),
        .O(\n_0_rxeq_lf[0]_i_1__2 ));
LUT3 #(
    .INIT(8'h04)) 
     \rxeq_lf[1]_i_1__2 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I1(rxeq_lffs_reg2[1]),
        .I2(\n_0_rxeq_lf[5]_i_4__2 ),
        .O(\n_0_rxeq_lf[1]_i_1__2 ));
LUT3 #(
    .INIT(8'h04)) 
     \rxeq_lf[2]_i_1__2 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I1(rxeq_lffs_reg2[2]),
        .I2(\n_0_rxeq_lf[5]_i_4__2 ),
        .O(\n_0_rxeq_lf[2]_i_1__2 ));
LUT3 #(
    .INIT(8'h04)) 
     \rxeq_lf[3]_i_1__2 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I1(rxeq_lffs_reg2[3]),
        .I2(\n_0_rxeq_lf[5]_i_4__2 ),
        .O(\n_0_rxeq_lf[3]_i_1__2 ));
LUT3 #(
    .INIT(8'h04)) 
     \rxeq_lf[4]_i_1__2 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I1(rxeq_lffs_reg2[4]),
        .I2(\n_0_rxeq_lf[5]_i_4__2 ),
        .O(\n_0_rxeq_lf[4]_i_1__2 ));
LUT4 #(
    .INIT(16'hFFD2)) 
     \rxeq_lf[5]_i_1__2 
       (.I0(\n_0_rxeq_preset[2]_i_5__2 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[2] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I3(\n_0_rxeq_lf[5]_i_3__2 ),
        .O(\n_0_rxeq_lf[5]_i_1__2 ));
LUT3 #(
    .INIT(8'h04)) 
     \rxeq_lf[5]_i_2__2 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I1(rxeq_lffs_reg2[5]),
        .I2(\n_0_rxeq_lf[5]_i_4__2 ),
        .O(\n_0_rxeq_lf[5]_i_2__2 ));
LUT6 #(
    .INIT(64'hFFFEFEE8FFFEFFE8)) 
     \rxeq_lf[5]_i_3__2 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I4(\n_0_FSM_onehot_fsm_rx_reg[2] ),
        .I5(\n_0_FSM_onehot_fsm_rx[5]_i_2__2 ),
        .O(\n_0_rxeq_lf[5]_i_3__2 ));
(* SOFT_HLUTNM = "soft_lutpair37" *) 
   LUT5 #(
    .INIT(32'hFFFEFFFF)) 
     \rxeq_lf[5]_i_4__2 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[2] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I4(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .O(\n_0_rxeq_lf[5]_i_4__2 ));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_lf_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_lf[5]_i_1__2 ),
        .D(\n_0_rxeq_lf[0]_i_1__2 ),
        .Q(rxeq_lf[0]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_lf_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_lf[5]_i_1__2 ),
        .D(\n_0_rxeq_lf[1]_i_1__2 ),
        .Q(rxeq_lf[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_lf_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_lf[5]_i_1__2 ),
        .D(\n_0_rxeq_lf[2]_i_1__2 ),
        .Q(rxeq_lf[2]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_lf_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_lf[5]_i_1__2 ),
        .D(\n_0_rxeq_lf[3]_i_1__2 ),
        .Q(rxeq_lf[3]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_lf_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_lf[5]_i_1__2 ),
        .D(\n_0_rxeq_lf[4]_i_1__2 ),
        .Q(rxeq_lf[4]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_lf_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_lf[5]_i_1__2 ),
        .D(\n_0_rxeq_lf[5]_i_2__2 ),
        .Q(rxeq_lf[5]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \rxeq_lffs_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_RXEQ_LFFS[0]),
        .Q(rxeq_lffs_reg1[0]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \rxeq_lffs_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_RXEQ_LFFS[1]),
        .Q(rxeq_lffs_reg1[1]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \rxeq_lffs_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_RXEQ_LFFS[2]),
        .Q(rxeq_lffs_reg1[2]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \rxeq_lffs_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_RXEQ_LFFS[3]),
        .Q(rxeq_lffs_reg1[3]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \rxeq_lffs_reg1_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_RXEQ_LFFS[4]),
        .Q(rxeq_lffs_reg1[4]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \rxeq_lffs_reg1_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_RXEQ_LFFS[5]),
        .Q(rxeq_lffs_reg1[5]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \rxeq_lffs_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_lffs_reg1[0]),
        .Q(rxeq_lffs_reg2[0]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \rxeq_lffs_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_lffs_reg1[1]),
        .Q(rxeq_lffs_reg2[1]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \rxeq_lffs_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_lffs_reg1[2]),
        .Q(rxeq_lffs_reg2[2]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \rxeq_lffs_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_lffs_reg1[3]),
        .Q(rxeq_lffs_reg2[3]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \rxeq_lffs_reg2_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_lffs_reg1[4]),
        .Q(rxeq_lffs_reg2[4]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \rxeq_lffs_reg2_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_lffs_reg1[5]),
        .Q(rxeq_lffs_reg2[5]),
        .R(SR));
(* SOFT_HLUTNM = "soft_lutpair40" *) 
   LUT2 #(
    .INIT(4'hE)) 
     rxeq_lffs_sel_i_3__2
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[2] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .O(n_0_rxeq_lffs_sel_i_3__2));
LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
     rxeq_lffs_sel_i_4__2
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[2] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I4(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .I5(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .O(rxeq_adapt_done));
FDRE #(
    .INIT(1'b0)) 
     rxeq_lffs_sel_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_8_rxeq_scan_i),
        .Q(n_0_rxeq_lffs_sel_reg),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_new_txcoeff_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_6_rxeq_scan_i),
        .Q(rxeq_new_txcoeff),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     rxeq_new_txcoeff_req_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_4_rxeq_scan_i),
        .Q(rxeq_new_txcoeff_req),
        .R(SR));
LUT4 #(
    .INIT(16'h2800)) 
     \rxeq_preset[0]_i_1__2 
       (.I0(\n_0_rxeq_preset[2]_i_5__2 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[2] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I3(rxeq_preset_reg2[0]),
        .O(\n_0_rxeq_preset[0]_i_1__2 ));
LUT4 #(
    .INIT(16'h2800)) 
     \rxeq_preset[1]_i_1__2 
       (.I0(\n_0_rxeq_preset[2]_i_5__2 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[2] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I3(rxeq_preset_reg2[1]),
        .O(\n_0_rxeq_preset[1]_i_1__2 ));
LUT6 #(
    .INIT(64'hFF44FFFFFFFFFFF0)) 
     \rxeq_preset[2]_i_1__2 
       (.I0(rxeq_control_reg2[1]),
        .I1(rxeq_control_reg2[0]),
        .I2(\n_0_rxeq_preset[2]_i_3__2 ),
        .I3(\n_0_rxeq_preset[2]_i_4__1 ),
        .I4(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I5(\n_0_rxeq_preset[2]_i_5__2 ),
        .O(\n_0_rxeq_preset[2]_i_1__2 ));
LUT4 #(
    .INIT(16'h2800)) 
     \rxeq_preset[2]_i_2__2 
       (.I0(\n_0_rxeq_preset[2]_i_5__2 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[2] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I3(rxeq_preset_reg2[2]),
        .O(\n_0_rxeq_preset[2]_i_2__2 ));
(* SOFT_HLUTNM = "soft_lutpair43" *) 
   LUT4 #(
    .INIT(16'hFE00)) 
     \rxeq_preset[2]_i_3__2 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .O(\n_0_rxeq_preset[2]_i_3__2 ));
(* SOFT_HLUTNM = "soft_lutpair45" *) 
   LUT4 #(
    .INIT(16'hFEEA)) 
     \rxeq_preset[2]_i_4__1 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[2] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .O(\n_0_rxeq_preset[2]_i_4__1 ));
(* SOFT_HLUTNM = "soft_lutpair45" *) 
   LUT4 #(
    .INIT(16'h0001)) 
     \rxeq_preset[2]_i_5__2 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .O(\n_0_rxeq_preset[2]_i_5__2 ));
(* ASYNC_REG *) 
   FDRE \rxeq_preset_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_RXEQ_PRESET[0]),
        .Q(rxeq_preset_reg1[0]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \rxeq_preset_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_RXEQ_PRESET[1]),
        .Q(rxeq_preset_reg1[1]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \rxeq_preset_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_RXEQ_PRESET[2]),
        .Q(rxeq_preset_reg1[2]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \rxeq_preset_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_preset_reg1[0]),
        .Q(rxeq_preset_reg2[0]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \rxeq_preset_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_preset_reg1[1]),
        .Q(rxeq_preset_reg2[1]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \rxeq_preset_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_preset_reg1[2]),
        .Q(rxeq_preset_reg2[2]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_preset_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_preset[2]_i_1__2 ),
        .D(\n_0_rxeq_preset[0]_i_1__2 ),
        .Q(rxeq_preset[0]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_preset_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_preset[2]_i_1__2 ),
        .D(\n_0_rxeq_preset[1]_i_1__2 ),
        .Q(rxeq_preset[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_preset_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_preset[2]_i_1__2 ),
        .D(\n_0_rxeq_preset[2]_i_2__2 ),
        .Q(rxeq_preset[2]),
        .R(SR));
LUT6 #(
    .INIT(64'h0000000000010000)) 
     rxeq_preset_valid_i_1__2
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .I4(\n_0_FSM_onehot_fsm_rx_reg[2] ),
        .I5(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .O(n_0_rxeq_preset_valid_i_1__2));
FDRE #(
    .INIT(1'b0)) 
     rxeq_preset_valid_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_rxeq_preset_valid_i_1__2),
        .Q(rxeq_preset_valid),
        .R(SR));
vc709_pcie_x8_gen3vc709_pcie_x8_gen3_rxeq_scan_51 rxeq_scan_i
       (.D({n_1_rxeq_scan_i,n_2_rxeq_scan_i,n_3_rxeq_scan_i}),
        .I1(I1),
        .I10(\n_0_FSM_onehot_fsm_rx[6]_i_2__2 ),
        .I11(\n_0_FSM_onehot_fsm_rx[5]_i_2__2 ),
        .I12(\n_0_rxeq_preset[2]_i_5__2 ),
        .I13(\n_0_rxeq_cnt[2]_i_2__2 ),
        .I14(n_0_rxeq_lffs_sel_i_3__2),
        .I15(n_0_rxeq_lffs_sel_reg),
        .I16(rxeq_preset),
        .I17(rxeq_txpreset),
        .I18(rxeq_txcoeff),
        .I19({\n_0_rxeq_fs_reg[5] ,\n_0_rxeq_fs_reg[4] ,\n_0_rxeq_fs_reg[3] ,\n_0_rxeq_fs_reg[2] ,\n_0_rxeq_fs_reg[1] ,\n_0_rxeq_fs_reg[0] }),
        .I2(n_0_rxeq_adapt_done_reg_reg),
        .I20(rxeq_lf),
        .I3(n_0_rxeq_adapt_done_reg_i_3__2),
        .I4(\n_0_FSM_onehot_fsm_rx[6]_i_5__2 ),
        .I5(\n_0_FSM_onehot_fsm_rx[6]_i_4__2 ),
        .I6(\n_0_FSM_onehot_fsm_rx[6]_i_3__2 ),
        .I7(n_0_rxeq_done_i_2__2),
        .I8(\n_0_FSM_onehot_fsm[4]_i_8__2 ),
        .I9(n_0_rxeq_adapt_done_reg_i_4__2),
        .O1(n_0_rxeq_scan_i),
        .O2(n_4_rxeq_scan_i),
        .O3(n_5_rxeq_scan_i),
        .O4(n_6_rxeq_scan_i),
        .O40(O40),
        .O5(n_7_rxeq_scan_i),
        .O6(n_8_rxeq_scan_i),
        .Q({\n_0_FSM_onehot_fsm_rx_reg[6] ,\n_0_FSM_onehot_fsm_rx_reg[5] ,\n_0_FSM_onehot_fsm_rx_reg[4] ,\n_0_FSM_onehot_fsm_rx_reg[3] ,\n_0_FSM_onehot_fsm_rx_reg[2] ,\n_0_FSM_onehot_fsm_rx_reg[1] }),
        .SR(SR),
        .out(rxeq_control_reg2),
        .pipe_pclk_in(pipe_pclk_in),
        .rxeq_adapt_done(rxeq_adapt_done),
        .rxeq_new_txcoeff(rxeq_new_txcoeff),
        .rxeq_new_txcoeff_req(rxeq_new_txcoeff_req),
        .rxeq_preset_valid(rxeq_preset_valid));
(* SOFT_HLUTNM = "soft_lutpair44" *) 
   LUT4 #(
    .INIT(16'h6000)) 
     \rxeq_txcoeff[0]_i_1__2 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_rxeq_txpreset[3]_i_4__2 ),
        .I3(rxeq_txcoeff[6]),
        .O(\n_0_rxeq_txcoeff[0]_i_1__2 ));
(* SOFT_HLUTNM = "soft_lutpair48" *) 
   LUT4 #(
    .INIT(16'h6000)) 
     \rxeq_txcoeff[10]_i_1__2 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_rxeq_txpreset[3]_i_4__2 ),
        .I3(rxeq_txcoeff[16]),
        .O(\n_0_rxeq_txcoeff[10]_i_1__2 ));
(* SOFT_HLUTNM = "soft_lutpair47" *) 
   LUT4 #(
    .INIT(16'h6000)) 
     \rxeq_txcoeff[11]_i_1__2 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_rxeq_txpreset[3]_i_4__2 ),
        .I3(rxeq_txcoeff[17]),
        .O(\n_0_rxeq_txcoeff[11]_i_1__2 ));
LUT4 #(
    .INIT(16'h6000)) 
     \rxeq_txcoeff[12]_i_1__2 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_rxeq_txpreset[3]_i_4__2 ),
        .I3(txeq_deemph_reg2[0]),
        .O(\n_0_rxeq_txcoeff[12]_i_1__2 ));
LUT4 #(
    .INIT(16'h6000)) 
     \rxeq_txcoeff[13]_i_1__2 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_rxeq_txpreset[3]_i_4__2 ),
        .I3(txeq_deemph_reg2[1]),
        .O(\n_0_rxeq_txcoeff[13]_i_1__2 ));
LUT4 #(
    .INIT(16'h6000)) 
     \rxeq_txcoeff[14]_i_1__2 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_rxeq_txpreset[3]_i_4__2 ),
        .I3(txeq_deemph_reg2[2]),
        .O(\n_0_rxeq_txcoeff[14]_i_1__2 ));
LUT4 #(
    .INIT(16'h6000)) 
     \rxeq_txcoeff[15]_i_1__2 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_rxeq_txpreset[3]_i_4__2 ),
        .I3(txeq_deemph_reg2[3]),
        .O(\n_0_rxeq_txcoeff[15]_i_1__2 ));
LUT4 #(
    .INIT(16'h6000)) 
     \rxeq_txcoeff[16]_i_1__2 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_rxeq_txpreset[3]_i_4__2 ),
        .I3(txeq_deemph_reg2[4]),
        .O(\n_0_rxeq_txcoeff[16]_i_1__2 ));
LUT4 #(
    .INIT(16'h6000)) 
     \rxeq_txcoeff[17]_i_1__2 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_rxeq_txpreset[3]_i_4__2 ),
        .I3(txeq_deemph_reg2[5]),
        .O(\n_0_rxeq_txcoeff[17]_i_1__2 ));
(* SOFT_HLUTNM = "soft_lutpair47" *) 
   LUT4 #(
    .INIT(16'h6000)) 
     \rxeq_txcoeff[1]_i_1__2 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_rxeq_txpreset[3]_i_4__2 ),
        .I3(rxeq_txcoeff[7]),
        .O(\n_0_rxeq_txcoeff[1]_i_1__2 ));
(* SOFT_HLUTNM = "soft_lutpair48" *) 
   LUT4 #(
    .INIT(16'h6000)) 
     \rxeq_txcoeff[2]_i_1__2 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_rxeq_txpreset[3]_i_4__2 ),
        .I3(rxeq_txcoeff[8]),
        .O(\n_0_rxeq_txcoeff[2]_i_1__2 ));
(* SOFT_HLUTNM = "soft_lutpair49" *) 
   LUT4 #(
    .INIT(16'h6000)) 
     \rxeq_txcoeff[3]_i_1__2 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_rxeq_txpreset[3]_i_4__2 ),
        .I3(rxeq_txcoeff[9]),
        .O(\n_0_rxeq_txcoeff[3]_i_1__2 ));
(* SOFT_HLUTNM = "soft_lutpair49" *) 
   LUT4 #(
    .INIT(16'h6000)) 
     \rxeq_txcoeff[4]_i_1__2 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_rxeq_txpreset[3]_i_4__2 ),
        .I3(rxeq_txcoeff[10]),
        .O(\n_0_rxeq_txcoeff[4]_i_1__2 ));
(* SOFT_HLUTNM = "soft_lutpair44" *) 
   LUT4 #(
    .INIT(16'h6000)) 
     \rxeq_txcoeff[5]_i_1__2 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_rxeq_txpreset[3]_i_4__2 ),
        .I3(rxeq_txcoeff[11]),
        .O(\n_0_rxeq_txcoeff[5]_i_1__2 ));
(* SOFT_HLUTNM = "soft_lutpair50" *) 
   LUT4 #(
    .INIT(16'h6000)) 
     \rxeq_txcoeff[6]_i_1__2 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_rxeq_txpreset[3]_i_4__2 ),
        .I3(rxeq_txcoeff[12]),
        .O(\n_0_rxeq_txcoeff[6]_i_1__2 ));
(* SOFT_HLUTNM = "soft_lutpair51" *) 
   LUT4 #(
    .INIT(16'h6000)) 
     \rxeq_txcoeff[7]_i_1__2 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_rxeq_txpreset[3]_i_4__2 ),
        .I3(rxeq_txcoeff[13]),
        .O(\n_0_rxeq_txcoeff[7]_i_1__2 ));
(* SOFT_HLUTNM = "soft_lutpair51" *) 
   LUT4 #(
    .INIT(16'h6000)) 
     \rxeq_txcoeff[8]_i_1__2 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_rxeq_txpreset[3]_i_4__2 ),
        .I3(rxeq_txcoeff[14]),
        .O(\n_0_rxeq_txcoeff[8]_i_1__2 ));
(* SOFT_HLUTNM = "soft_lutpair50" *) 
   LUT4 #(
    .INIT(16'h6000)) 
     \rxeq_txcoeff[9]_i_1__2 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_rxeq_txpreset[3]_i_4__2 ),
        .I3(rxeq_txcoeff[15]),
        .O(\n_0_rxeq_txcoeff[9]_i_1__2 ));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txpreset[3]_i_1__2 ),
        .D(\n_0_rxeq_txcoeff[0]_i_1__2 ),
        .Q(rxeq_txcoeff[0]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[10] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txpreset[3]_i_1__2 ),
        .D(\n_0_rxeq_txcoeff[10]_i_1__2 ),
        .Q(rxeq_txcoeff[10]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[11] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txpreset[3]_i_1__2 ),
        .D(\n_0_rxeq_txcoeff[11]_i_1__2 ),
        .Q(rxeq_txcoeff[11]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[12] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txpreset[3]_i_1__2 ),
        .D(\n_0_rxeq_txcoeff[12]_i_1__2 ),
        .Q(rxeq_txcoeff[12]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[13] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txpreset[3]_i_1__2 ),
        .D(\n_0_rxeq_txcoeff[13]_i_1__2 ),
        .Q(rxeq_txcoeff[13]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[14] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txpreset[3]_i_1__2 ),
        .D(\n_0_rxeq_txcoeff[14]_i_1__2 ),
        .Q(rxeq_txcoeff[14]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[15] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txpreset[3]_i_1__2 ),
        .D(\n_0_rxeq_txcoeff[15]_i_1__2 ),
        .Q(rxeq_txcoeff[15]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[16] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txpreset[3]_i_1__2 ),
        .D(\n_0_rxeq_txcoeff[16]_i_1__2 ),
        .Q(rxeq_txcoeff[16]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[17] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txpreset[3]_i_1__2 ),
        .D(\n_0_rxeq_txcoeff[17]_i_1__2 ),
        .Q(rxeq_txcoeff[17]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txpreset[3]_i_1__2 ),
        .D(\n_0_rxeq_txcoeff[1]_i_1__2 ),
        .Q(rxeq_txcoeff[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txpreset[3]_i_1__2 ),
        .D(\n_0_rxeq_txcoeff[2]_i_1__2 ),
        .Q(rxeq_txcoeff[2]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txpreset[3]_i_1__2 ),
        .D(\n_0_rxeq_txcoeff[3]_i_1__2 ),
        .Q(rxeq_txcoeff[3]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txpreset[3]_i_1__2 ),
        .D(\n_0_rxeq_txcoeff[4]_i_1__2 ),
        .Q(rxeq_txcoeff[4]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txpreset[3]_i_1__2 ),
        .D(\n_0_rxeq_txcoeff[5]_i_1__2 ),
        .Q(rxeq_txcoeff[5]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[6] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txpreset[3]_i_1__2 ),
        .D(\n_0_rxeq_txcoeff[6]_i_1__2 ),
        .Q(rxeq_txcoeff[6]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[7] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txpreset[3]_i_1__2 ),
        .D(\n_0_rxeq_txcoeff[7]_i_1__2 ),
        .Q(rxeq_txcoeff[7]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[8] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txpreset[3]_i_1__2 ),
        .D(\n_0_rxeq_txcoeff[8]_i_1__2 ),
        .Q(rxeq_txcoeff[8]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[9] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txpreset[3]_i_1__2 ),
        .D(\n_0_rxeq_txcoeff[9]_i_1__2 ),
        .Q(rxeq_txcoeff[9]),
        .R(SR));
LUT4 #(
    .INIT(16'h6000)) 
     \rxeq_txpreset[0]_i_1__2 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_rxeq_txpreset[3]_i_4__2 ),
        .I3(rxeq_txpreset_reg2[0]),
        .O(\n_0_rxeq_txpreset[0]_i_1__2 ));
LUT4 #(
    .INIT(16'h6000)) 
     \rxeq_txpreset[1]_i_1__2 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_rxeq_txpreset[3]_i_4__2 ),
        .I3(rxeq_txpreset_reg2[1]),
        .O(\n_0_rxeq_txpreset[1]_i_1__2 ));
LUT4 #(
    .INIT(16'h6000)) 
     \rxeq_txpreset[2]_i_1__2 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_rxeq_txpreset[3]_i_4__2 ),
        .I3(rxeq_txpreset_reg2[2]),
        .O(\n_0_rxeq_txpreset[2]_i_1__2 ));
LUT5 #(
    .INIT(32'hFFE8FFFF)) 
     \rxeq_txpreset[3]_i_1__2 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I4(\n_0_rxeq_txpreset[3]_i_3__2 ),
        .O(\n_0_rxeq_txpreset[3]_i_1__2 ));
LUT4 #(
    .INIT(16'h6000)) 
     \rxeq_txpreset[3]_i_2__2 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_rxeq_txpreset[3]_i_4__2 ),
        .I3(rxeq_txpreset_reg2[3]),
        .O(\n_0_rxeq_txpreset[3]_i_2__2 ));
LUT6 #(
    .INIT(64'h000000010003FFFC)) 
     \rxeq_txpreset[3]_i_3__2 
       (.I0(rxeq_control_reg2[1]),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I4(\n_0_FSM_onehot_fsm_rx_reg[2] ),
        .I5(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .O(\n_0_rxeq_txpreset[3]_i_3__2 ));
(* SOFT_HLUTNM = "soft_lutpair46" *) 
   LUT4 #(
    .INIT(16'h0001)) 
     \rxeq_txpreset[3]_i_4__2 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[2] ),
        .O(\n_0_rxeq_txpreset[3]_i_4__2 ));
(* ASYNC_REG *) 
   FDRE \rxeq_txpreset_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_RXEQ_TXPRESET[0]),
        .Q(rxeq_txpreset_reg1[0]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \rxeq_txpreset_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_RXEQ_TXPRESET[1]),
        .Q(rxeq_txpreset_reg1[1]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \rxeq_txpreset_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_RXEQ_TXPRESET[2]),
        .Q(rxeq_txpreset_reg1[2]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \rxeq_txpreset_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_RXEQ_TXPRESET[3]),
        .Q(rxeq_txpreset_reg1[3]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \rxeq_txpreset_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_txpreset_reg1[0]),
        .Q(rxeq_txpreset_reg2[0]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \rxeq_txpreset_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_txpreset_reg1[1]),
        .Q(rxeq_txpreset_reg2[1]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \rxeq_txpreset_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_txpreset_reg1[2]),
        .Q(rxeq_txpreset_reg2[2]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \rxeq_txpreset_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_txpreset_reg1[3]),
        .Q(rxeq_txpreset_reg2[3]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txpreset_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txpreset[3]_i_1__2 ),
        .D(\n_0_rxeq_txpreset[0]_i_1__2 ),
        .Q(rxeq_txpreset[0]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txpreset_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txpreset[3]_i_1__2 ),
        .D(\n_0_rxeq_txpreset[1]_i_1__2 ),
        .Q(rxeq_txpreset[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txpreset_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txpreset[3]_i_1__2 ),
        .D(\n_0_rxeq_txpreset[2]_i_1__2 ),
        .Q(rxeq_txpreset[2]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txpreset_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txpreset[3]_i_1__2 ),
        .D(\n_0_rxeq_txpreset[3]_i_2__2 ),
        .Q(rxeq_txpreset[3]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE rxeq_user_en_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(rxeq_user_en_reg1),
        .R(SR));
(* ASYNC_REG *) 
   FDRE rxeq_user_en_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_user_en_reg1),
        .Q(rxeq_user_en_reg2),
        .R(SR));
(* ASYNC_REG *) 
   FDRE rxeq_user_mode_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(rxeq_user_mode_reg1),
        .R(SR));
(* ASYNC_REG *) 
   FDRE rxeq_user_mode_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_user_mode_reg1),
        .Q(rxeq_user_mode_reg2),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(rxeq_user_txcoeff_reg1[0]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[10] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(rxeq_user_txcoeff_reg1[10]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[11] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(rxeq_user_txcoeff_reg1[11]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[12] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(rxeq_user_txcoeff_reg1[12]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[13] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(rxeq_user_txcoeff_reg1[13]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[14] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(rxeq_user_txcoeff_reg1[14]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[15] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(rxeq_user_txcoeff_reg1[15]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[16] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(rxeq_user_txcoeff_reg1[16]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[17] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(rxeq_user_txcoeff_reg1[17]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(rxeq_user_txcoeff_reg1[1]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(rxeq_user_txcoeff_reg1[2]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(rxeq_user_txcoeff_reg1[3]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(rxeq_user_txcoeff_reg1[4]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(rxeq_user_txcoeff_reg1[5]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[6] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(rxeq_user_txcoeff_reg1[6]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[7] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(rxeq_user_txcoeff_reg1[7]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[8] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(rxeq_user_txcoeff_reg1[8]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[9] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(rxeq_user_txcoeff_reg1[9]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_user_txcoeff_reg1[0]),
        .Q(rxeq_user_txcoeff_reg2[0]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[10] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_user_txcoeff_reg1[10]),
        .Q(rxeq_user_txcoeff_reg2[10]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[11] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_user_txcoeff_reg1[11]),
        .Q(rxeq_user_txcoeff_reg2[11]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[12] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_user_txcoeff_reg1[12]),
        .Q(rxeq_user_txcoeff_reg2[12]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[13] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_user_txcoeff_reg1[13]),
        .Q(rxeq_user_txcoeff_reg2[13]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[14] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_user_txcoeff_reg1[14]),
        .Q(rxeq_user_txcoeff_reg2[14]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[15] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_user_txcoeff_reg1[15]),
        .Q(rxeq_user_txcoeff_reg2[15]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[16] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_user_txcoeff_reg1[16]),
        .Q(rxeq_user_txcoeff_reg2[16]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[17] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_user_txcoeff_reg1[17]),
        .Q(rxeq_user_txcoeff_reg2[17]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_user_txcoeff_reg1[1]),
        .Q(rxeq_user_txcoeff_reg2[1]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_user_txcoeff_reg1[2]),
        .Q(rxeq_user_txcoeff_reg2[2]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_user_txcoeff_reg1[3]),
        .Q(rxeq_user_txcoeff_reg2[3]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_user_txcoeff_reg1[4]),
        .Q(rxeq_user_txcoeff_reg2[4]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_user_txcoeff_reg1[5]),
        .Q(rxeq_user_txcoeff_reg2[5]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[6] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_user_txcoeff_reg1[6]),
        .Q(rxeq_user_txcoeff_reg2[6]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[7] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_user_txcoeff_reg1[7]),
        .Q(rxeq_user_txcoeff_reg2[7]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[8] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_user_txcoeff_reg1[8]),
        .Q(rxeq_user_txcoeff_reg2[8]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[9] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_user_txcoeff_reg1[9]),
        .Q(rxeq_user_txcoeff_reg2[9]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \txeq_control_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_TXEQ_CONTROL[0]),
        .Q(txeq_control_reg1[0]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \txeq_control_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_TXEQ_CONTROL[1]),
        .Q(txeq_control_reg1[1]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \txeq_control_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txeq_control_reg1[0]),
        .Q(txeq_control_reg2[0]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \txeq_control_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txeq_control_reg1[1]),
        .Q(txeq_control_reg2[1]),
        .R(SR));
(* ASYNC_REG *) 
   FDSE \txeq_deemph_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_TXEQ_DEEMPH[0]),
        .Q(txeq_deemph_reg1[0]),
        .S(SR));
(* ASYNC_REG *) 
   FDRE \txeq_deemph_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_TXEQ_DEEMPH[1]),
        .Q(txeq_deemph_reg1[1]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \txeq_deemph_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_TXEQ_DEEMPH[2]),
        .Q(txeq_deemph_reg1[2]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \txeq_deemph_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_TXEQ_DEEMPH[3]),
        .Q(txeq_deemph_reg1[3]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \txeq_deemph_reg1_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_TXEQ_DEEMPH[4]),
        .Q(txeq_deemph_reg1[4]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \txeq_deemph_reg1_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_TXEQ_DEEMPH[5]),
        .Q(txeq_deemph_reg1[5]),
        .R(SR));
(* ASYNC_REG *) 
   FDSE \txeq_deemph_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txeq_deemph_reg1[0]),
        .Q(txeq_deemph_reg2[0]),
        .S(SR));
(* ASYNC_REG *) 
   FDRE \txeq_deemph_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txeq_deemph_reg1[1]),
        .Q(txeq_deemph_reg2[1]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \txeq_deemph_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txeq_deemph_reg1[2]),
        .Q(txeq_deemph_reg2[2]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \txeq_deemph_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txeq_deemph_reg1[3]),
        .Q(txeq_deemph_reg2[3]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \txeq_deemph_reg2_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txeq_deemph_reg1[4]),
        .Q(txeq_deemph_reg2[4]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \txeq_deemph_reg2_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txeq_deemph_reg1[5]),
        .Q(txeq_deemph_reg2[5]),
        .R(SR));
LUT6 #(
    .INIT(64'h0000000000000100)) 
     txeq_done_i_1__2
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[2] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[6] ),
        .I4(\n_0_FSM_onehot_fsm_tx_reg[5] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .O(n_0_txeq_done_i_1__2));
FDRE #(
    .INIT(1'b0)) 
     txeq_done_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_txeq_done_i_1__2),
        .Q(PIPE_TXEQ_DONE),
        .R(SR));
LUT5 #(
    .INIT(32'h00000400)) 
     \txeq_preset[0]_i_1__2 
       (.I0(txeq_preset_reg2[1]),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[2]),
        .I3(txeq_preset_reg2[3]),
        .I4(I1),
        .O(\n_0_txeq_preset[0]_i_1__2 ));
LUT5 #(
    .INIT(32'hAABBEBAB)) 
     \txeq_preset[10]_i_1__2 
       (.I0(I1),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[1]),
        .I3(txeq_preset_reg2[2]),
        .I4(txeq_preset_reg2[3]),
        .O(\n_0_txeq_preset[10]_i_1__2 ));
LUT5 #(
    .INIT(32'hAABBEAAB)) 
     \txeq_preset[11]_i_1__2 
       (.I0(I1),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[1]),
        .I3(txeq_preset_reg2[2]),
        .I4(txeq_preset_reg2[3]),
        .O(\n_0_txeq_preset[11]_i_1__2 ));
LUT5 #(
    .INIT(32'h0000027E)) 
     \txeq_preset[12]_i_1__2 
       (.I0(txeq_preset_reg2[0]),
        .I1(txeq_preset_reg2[1]),
        .I2(txeq_preset_reg2[2]),
        .I3(txeq_preset_reg2[3]),
        .I4(I1),
        .O(\n_0_txeq_preset[12]_i_1__2 ));
LUT5 #(
    .INIT(32'h00001004)) 
     \txeq_preset[13]_i_1__2 
       (.I0(txeq_preset_reg2[2]),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[1]),
        .I3(txeq_preset_reg2[3]),
        .I4(I1),
        .O(\n_0_txeq_preset[13]_i_1__2 ));
LUT5 #(
    .INIT(32'h00000140)) 
     \txeq_preset[14]_i_1__2 
       (.I0(txeq_preset_reg2[2]),
        .I1(txeq_preset_reg2[1]),
        .I2(txeq_preset_reg2[0]),
        .I3(txeq_preset_reg2[3]),
        .I4(I1),
        .O(\n_0_txeq_preset[14]_i_1__2 ));
LUT4 #(
    .INIT(16'hAAAB)) 
     \txeq_preset[15]_i_1__3 
       (.I0(I1),
        .I1(txeq_preset_reg2[3]),
        .I2(txeq_preset_reg2[2]),
        .I3(txeq_preset_reg2[1]),
        .O(\n_0_txeq_preset[15]_i_1__3 ));
LUT4 #(
    .INIT(16'h0014)) 
     \txeq_preset[16]_i_1__2 
       (.I0(txeq_preset_reg2[2]),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[3]),
        .I3(I1),
        .O(\n_0_txeq_preset[16]_i_1__2 ));
LUT5 #(
    .INIT(32'hAAABAAAA)) 
     \txeq_preset[17]_i_1__2 
       (.I0(I1),
        .I1(n_0_txeq_preset_done_i_2__2),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[6] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_FSM_onehot_fsm_tx_reg[2] ),
        .O(\n_0_txeq_preset[17]_i_1__2 ));
LUT5 #(
    .INIT(32'hAABAEABB)) 
     \txeq_preset[17]_i_2__2 
       (.I0(I1),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[1]),
        .I3(txeq_preset_reg2[2]),
        .I4(txeq_preset_reg2[3]),
        .O(\n_0_txeq_preset[17]_i_2__2 ));
LUT5 #(
    .INIT(32'h00000120)) 
     \txeq_preset[1]_i_1__2 
       (.I0(txeq_preset_reg2[1]),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[2]),
        .I3(txeq_preset_reg2[3]),
        .I4(I1),
        .O(\n_0_txeq_preset[1]_i_1__2 ));
LUT4 #(
    .INIT(16'h00E0)) 
     \txeq_preset[2]_i_1__2 
       (.I0(txeq_preset_reg2[2]),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[3]),
        .I3(I1),
        .O(\n_0_txeq_preset[2]_i_1__2 ));
LUT5 #(
    .INIT(32'h000005E0)) 
     \txeq_preset[3]_i_1__2 
       (.I0(txeq_preset_reg2[1]),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[2]),
        .I3(txeq_preset_reg2[3]),
        .I4(I1),
        .O(\n_0_txeq_preset[3]_i_1__2 ));
LUT5 #(
    .INIT(32'h00001040)) 
     \txeq_preset[7]_i_1__2 
       (.I0(txeq_preset_reg2[3]),
        .I1(txeq_preset_reg2[2]),
        .I2(txeq_preset_reg2[1]),
        .I3(txeq_preset_reg2[0]),
        .I4(I1),
        .O(\n_0_txeq_preset[7]_i_1__2 ));
LUT5 #(
    .INIT(32'hAABBAEFB)) 
     \txeq_preset[8]_i_1__2 
       (.I0(I1),
        .I1(txeq_preset_reg2[1]),
        .I2(txeq_preset_reg2[0]),
        .I3(txeq_preset_reg2[2]),
        .I4(txeq_preset_reg2[3]),
        .O(\n_0_txeq_preset[8]_i_1__2 ));
LUT5 #(
    .INIT(32'hAABBEEAB)) 
     \txeq_preset[9]_i_1__2 
       (.I0(I1),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[1]),
        .I3(txeq_preset_reg2[2]),
        .I4(txeq_preset_reg2[3]),
        .O(\n_0_txeq_preset[9]_i_1__2 ));
(* SOFT_HLUTNM = "soft_lutpair38" *) 
   LUT5 #(
    .INIT(32'h00000100)) 
     txeq_preset_done_i_1__2
       (.I0(n_0_txeq_preset_done_i_2__2),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[6] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[2] ),
        .I4(I1),
        .O(n_0_txeq_preset_done_i_1__2));
LUT4 #(
    .INIT(16'hFFFE)) 
     txeq_preset_done_i_2__2
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[0] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[5] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .O(n_0_txeq_preset_done_i_2__2));
FDRE #(
    .INIT(1'b0)) 
     txeq_preset_done_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_txeq_preset_done_i_1__2),
        .Q(txeq_preset_done),
        .R(\<const0> ));
(* ASYNC_REG *) 
   FDRE \txeq_preset_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_TXEQ_PRESET[0]),
        .Q(txeq_preset_reg1[0]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \txeq_preset_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_TXEQ_PRESET[1]),
        .Q(txeq_preset_reg1[1]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \txeq_preset_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_TXEQ_PRESET[2]),
        .Q(txeq_preset_reg1[2]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \txeq_preset_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_TXEQ_PRESET[3]),
        .Q(txeq_preset_reg1[3]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \txeq_preset_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txeq_preset_reg1[0]),
        .Q(txeq_preset_reg2[0]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \txeq_preset_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txeq_preset_reg1[1]),
        .Q(txeq_preset_reg2[1]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \txeq_preset_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txeq_preset_reg1[2]),
        .Q(txeq_preset_reg2[2]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \txeq_preset_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txeq_preset_reg1[3]),
        .Q(txeq_preset_reg2[3]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1__2 ),
        .D(\n_0_txeq_preset[0]_i_1__2 ),
        .Q(txeq_preset[0]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[10] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1__2 ),
        .D(\n_0_txeq_preset[10]_i_1__2 ),
        .Q(txeq_preset[10]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[11] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1__2 ),
        .D(\n_0_txeq_preset[11]_i_1__2 ),
        .Q(txeq_preset[11]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[12] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1__2 ),
        .D(\n_0_txeq_preset[12]_i_1__2 ),
        .Q(txeq_preset[12]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[13] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1__2 ),
        .D(\n_0_txeq_preset[13]_i_1__2 ),
        .Q(txeq_preset[13]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[14] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1__2 ),
        .D(\n_0_txeq_preset[14]_i_1__2 ),
        .Q(txeq_preset[14]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[15] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1__2 ),
        .D(\n_0_txeq_preset[15]_i_1__3 ),
        .Q(txeq_preset[15]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[16] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1__2 ),
        .D(\n_0_txeq_preset[16]_i_1__2 ),
        .Q(txeq_preset[16]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[17] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1__2 ),
        .D(\n_0_txeq_preset[17]_i_2__2 ),
        .Q(txeq_preset[17]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1__2 ),
        .D(\n_0_txeq_preset[1]_i_1__2 ),
        .Q(txeq_preset[1]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1__2 ),
        .D(\n_0_txeq_preset[2]_i_1__2 ),
        .Q(txeq_preset[2]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1__2 ),
        .D(\n_0_txeq_preset[3]_i_1__2 ),
        .Q(txeq_preset[3]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[7] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1__2 ),
        .D(\n_0_txeq_preset[7]_i_1__2 ),
        .Q(txeq_preset[7]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[8] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1__2 ),
        .D(\n_0_txeq_preset[8]_i_1__2 ),
        .Q(txeq_preset[8]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[9] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1__2 ),
        .D(\n_0_txeq_preset[9]_i_1__2 ),
        .Q(txeq_preset[9]),
        .R(\<const0> ));
LUT6 #(
    .INIT(64'h0000000033E200E2)) 
     \txeq_txcoeff[0]_i_1__2 
       (.I0(txeq_txcoeff[6]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__2 ),
        .I2(txeq_preset[0]),
        .I3(\n_0_FSM_onehot_fsm_tx[5]_i_2__2 ),
        .I4(data2),
        .I5(\n_0_txeq_txcoeff[18]_i_6__2 ),
        .O(\n_0_txeq_txcoeff[0]_i_1__2 ));
LUT4 #(
    .INIT(16'hFB08)) 
     \txeq_txcoeff[0]_i_2__2 
       (.I0(EQ_TXEQ_DEEMPH_OUT[5]),
        .I1(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I2(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I3(txeq_txcoeff[6]),
        .O(data2));
LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
     \txeq_txcoeff[10]_i_1__2 
       (.I0(EQ_TXEQ_DEEMPH_OUT[13]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__2 ),
        .I2(txeq_preset[10]),
        .I3(\n_0_FSM_onehot_fsm_tx[5]_i_2__2 ),
        .I4(\n_0_txeq_txcoeff[10]_i_2__2 ),
        .I5(\n_0_txeq_txcoeff[18]_i_6__2 ),
        .O(\n_0_txeq_txcoeff[10]_i_1__2 ));
LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
     \txeq_txcoeff[10]_i_2__2 
       (.I0(EQ_TXEQ_DEEMPH_OUT[7]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__2 ),
        .I2(EQ_TXEQ_DEEMPH_OUT[14]),
        .I3(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I4(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I5(EQ_TXEQ_DEEMPH_OUT[13]),
        .O(\n_0_txeq_txcoeff[10]_i_2__2 ));
LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
     \txeq_txcoeff[11]_i_1__2 
       (.I0(EQ_TXEQ_DEEMPH_OUT[14]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__2 ),
        .I2(txeq_preset[11]),
        .I3(\n_0_FSM_onehot_fsm_tx[5]_i_2__2 ),
        .I4(\n_0_txeq_txcoeff[11]_i_2__2 ),
        .I5(\n_0_txeq_txcoeff[18]_i_6__2 ),
        .O(\n_0_txeq_txcoeff[11]_i_1__2 ));
LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
     \txeq_txcoeff[11]_i_2__2 
       (.I0(EQ_TXEQ_DEEMPH_OUT[8]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__2 ),
        .I2(EQ_TXEQ_DEEMPH_OUT[15]),
        .I3(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I4(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I5(EQ_TXEQ_DEEMPH_OUT[14]),
        .O(\n_0_txeq_txcoeff[11]_i_2__2 ));
LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
     \txeq_txcoeff[12]_i_1__2 
       (.I0(EQ_TXEQ_DEEMPH_OUT[15]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__2 ),
        .I2(txeq_preset[12]),
        .I3(\n_0_FSM_onehot_fsm_tx[5]_i_2__2 ),
        .I4(\n_0_txeq_txcoeff[12]_i_2__2 ),
        .I5(\n_0_txeq_txcoeff[18]_i_6__2 ),
        .O(\n_0_txeq_txcoeff[12]_i_1__2 ));
LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
     \txeq_txcoeff[12]_i_2__2 
       (.I0(EQ_TXEQ_DEEMPH_OUT[9]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__2 ),
        .I2(txeq_deemph_reg2[0]),
        .I3(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I4(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I5(EQ_TXEQ_DEEMPH_OUT[15]),
        .O(\n_0_txeq_txcoeff[12]_i_2__2 ));
LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
     \txeq_txcoeff[13]_i_1__2 
       (.I0(txeq_deemph_reg2[0]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__2 ),
        .I2(txeq_preset[13]),
        .I3(\n_0_FSM_onehot_fsm_tx[5]_i_2__2 ),
        .I4(\n_0_txeq_txcoeff[13]_i_2__2 ),
        .I5(\n_0_txeq_txcoeff[18]_i_6__2 ),
        .O(\n_0_txeq_txcoeff[13]_i_1__2 ));
LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
     \txeq_txcoeff[13]_i_2__2 
       (.I0(EQ_TXEQ_DEEMPH_OUT[10]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__2 ),
        .I2(txeq_deemph_reg2[1]),
        .I3(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I4(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I5(txeq_deemph_reg2[0]),
        .O(\n_0_txeq_txcoeff[13]_i_2__2 ));
LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
     \txeq_txcoeff[14]_i_1__2 
       (.I0(txeq_deemph_reg2[1]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__2 ),
        .I2(txeq_preset[14]),
        .I3(\n_0_FSM_onehot_fsm_tx[5]_i_2__2 ),
        .I4(\n_0_txeq_txcoeff[14]_i_2__2 ),
        .I5(\n_0_txeq_txcoeff[18]_i_6__2 ),
        .O(\n_0_txeq_txcoeff[14]_i_1__2 ));
LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
     \txeq_txcoeff[14]_i_2__2 
       (.I0(txeq_txcoeff[13]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__2 ),
        .I2(txeq_deemph_reg2[2]),
        .I3(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I4(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I5(txeq_deemph_reg2[1]),
        .O(\n_0_txeq_txcoeff[14]_i_2__2 ));
LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
     \txeq_txcoeff[15]_i_1__2 
       (.I0(txeq_deemph_reg2[2]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__2 ),
        .I2(txeq_preset[15]),
        .I3(\n_0_FSM_onehot_fsm_tx[5]_i_2__2 ),
        .I4(\n_0_txeq_txcoeff[15]_i_2__2 ),
        .I5(\n_0_txeq_txcoeff[18]_i_6__2 ),
        .O(\n_0_txeq_txcoeff[15]_i_1__2 ));
LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
     \txeq_txcoeff[15]_i_2__2 
       (.I0(EQ_TXEQ_DEEMPH_OUT[11]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__2 ),
        .I2(txeq_deemph_reg2[3]),
        .I3(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I4(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I5(txeq_deemph_reg2[2]),
        .O(\n_0_txeq_txcoeff[15]_i_2__2 ));
LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
     \txeq_txcoeff[16]_i_1__2 
       (.I0(txeq_deemph_reg2[3]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__2 ),
        .I2(txeq_preset[16]),
        .I3(\n_0_FSM_onehot_fsm_tx[5]_i_2__2 ),
        .I4(\n_0_txeq_txcoeff[16]_i_2__2 ),
        .I5(\n_0_txeq_txcoeff[18]_i_6__2 ),
        .O(\n_0_txeq_txcoeff[16]_i_1__2 ));
LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
     \txeq_txcoeff[16]_i_2__2 
       (.I0(EQ_TXEQ_DEEMPH_OUT[12]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__2 ),
        .I2(txeq_deemph_reg2[4]),
        .I3(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I4(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I5(txeq_deemph_reg2[3]),
        .O(\n_0_txeq_txcoeff[16]_i_2__2 ));
LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
     \txeq_txcoeff[17]_i_1__2 
       (.I0(txeq_deemph_reg2[4]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__2 ),
        .I2(txeq_preset[17]),
        .I3(\n_0_FSM_onehot_fsm_tx[5]_i_2__2 ),
        .I4(\n_0_txeq_txcoeff[17]_i_2__2 ),
        .I5(\n_0_txeq_txcoeff[18]_i_6__2 ),
        .O(\n_0_txeq_txcoeff[17]_i_1__2 ));
LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
     \txeq_txcoeff[17]_i_2__2 
       (.I0(EQ_TXEQ_DEEMPH_OUT[13]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__2 ),
        .I2(txeq_deemph_reg2[5]),
        .I3(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I4(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I5(txeq_deemph_reg2[4]),
        .O(\n_0_txeq_txcoeff[17]_i_2__2 ));
LUT6 #(
    .INIT(64'hFDD7FDD7FDDFFDD7)) 
     \txeq_txcoeff[18]_i_1__2 
       (.I0(\n_0_txeq_txcoeff[18]_i_3__2 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[5] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[6] ),
        .I4(txeq_control_reg2[1]),
        .I5(txeq_control_reg2[0]),
        .O(\n_0_txeq_txcoeff[18]_i_1__2 ));
LUT6 #(
    .INIT(64'h00000000A4E40444)) 
     \txeq_txcoeff[18]_i_2__2 
       (.I0(\n_0_txeq_txcoeff[18]_i_4__2 ),
        .I1(txeq_deemph_reg2[5]),
        .I2(\n_0_FSM_onehot_fsm_tx[5]_i_2__2 ),
        .I3(\n_0_txeq_txcoeff[18]_i_5__2 ),
        .I4(EQ_TXEQ_DEEMPH_OUT[14]),
        .I5(\n_0_txeq_txcoeff[18]_i_6__2 ),
        .O(\n_0_txeq_txcoeff[18]_i_2__2 ));
(* SOFT_HLUTNM = "soft_lutpair36" *) 
   LUT3 #(
    .INIT(8'h01)) 
     \txeq_txcoeff[18]_i_3__2 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[2] ),
        .O(\n_0_txeq_txcoeff[18]_i_3__2 ));
LUT6 #(
    .INIT(64'h0000000000000016)) 
     \txeq_txcoeff[18]_i_4__2 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[6] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[2] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[5] ),
        .I4(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .O(\n_0_txeq_txcoeff[18]_i_4__2 ));
(* SOFT_HLUTNM = "soft_lutpair39" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[18]_i_5__2 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[18]_i_5__2 ));
LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFFF9)) 
     \txeq_txcoeff[18]_i_6__2 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[2] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[6] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[5] ),
        .I4(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .O(\n_0_txeq_txcoeff[18]_i_6__2 ));
LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
     \txeq_txcoeff[1]_i_1__2 
       (.I0(EQ_TXEQ_DEEMPH_OUT[5]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__2 ),
        .I2(txeq_preset[1]),
        .I3(\n_0_FSM_onehot_fsm_tx[5]_i_2__2 ),
        .I4(\n_0_txeq_txcoeff[1]_i_2__2 ),
        .I5(\n_0_txeq_txcoeff[18]_i_6__2 ),
        .O(\n_0_txeq_txcoeff[1]_i_1__2 ));
LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
     \txeq_txcoeff[1]_i_2__2 
       (.I0(\n_0_txeq_txcoeff_reg[0] ),
        .I1(\n_0_txeq_txcoeff[18]_i_4__2 ),
        .I2(EQ_TXEQ_DEEMPH_OUT[6]),
        .I3(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I4(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I5(EQ_TXEQ_DEEMPH_OUT[5]),
        .O(\n_0_txeq_txcoeff[1]_i_2__2 ));
LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
     \txeq_txcoeff[2]_i_1__2 
       (.I0(EQ_TXEQ_DEEMPH_OUT[6]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__2 ),
        .I2(txeq_preset[2]),
        .I3(\n_0_FSM_onehot_fsm_tx[5]_i_2__2 ),
        .I4(\n_0_txeq_txcoeff[2]_i_2__2 ),
        .I5(\n_0_txeq_txcoeff[18]_i_6__2 ),
        .O(\n_0_txeq_txcoeff[2]_i_1__2 ));
LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
     \txeq_txcoeff[2]_i_2__2 
       (.I0(EQ_TXEQ_DEEMPH_OUT[0]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__2 ),
        .I2(EQ_TXEQ_DEEMPH_OUT[7]),
        .I3(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I4(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I5(EQ_TXEQ_DEEMPH_OUT[6]),
        .O(\n_0_txeq_txcoeff[2]_i_2__2 ));
LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
     \txeq_txcoeff[3]_i_1__2 
       (.I0(EQ_TXEQ_DEEMPH_OUT[7]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__2 ),
        .I2(txeq_preset[3]),
        .I3(\n_0_FSM_onehot_fsm_tx[5]_i_2__2 ),
        .I4(\n_0_txeq_txcoeff[3]_i_2__2 ),
        .I5(\n_0_txeq_txcoeff[18]_i_6__2 ),
        .O(\n_0_txeq_txcoeff[3]_i_1__2 ));
LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
     \txeq_txcoeff[3]_i_2__2 
       (.I0(EQ_TXEQ_DEEMPH_OUT[1]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__2 ),
        .I2(EQ_TXEQ_DEEMPH_OUT[8]),
        .I3(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I4(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I5(EQ_TXEQ_DEEMPH_OUT[7]),
        .O(\n_0_txeq_txcoeff[3]_i_2__2 ));
LUT6 #(
    .INIT(64'h00000000F4A45404)) 
     \txeq_txcoeff[4]_i_1__2 
       (.I0(\n_0_txeq_txcoeff[18]_i_4__2 ),
        .I1(EQ_TXEQ_DEEMPH_OUT[8]),
        .I2(\n_0_FSM_onehot_fsm_tx[5]_i_2__2 ),
        .I3(\n_0_txeq_txcoeff[4]_i_2__2 ),
        .I4(EQ_TXEQ_DEEMPH_OUT[2]),
        .I5(\n_0_txeq_txcoeff[18]_i_6__2 ),
        .O(\n_0_txeq_txcoeff[4]_i_1__2 ));
LUT4 #(
    .INIT(16'hFB08)) 
     \txeq_txcoeff[4]_i_2__2 
       (.I0(EQ_TXEQ_DEEMPH_OUT[9]),
        .I1(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I2(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I3(EQ_TXEQ_DEEMPH_OUT[8]),
        .O(\n_0_txeq_txcoeff[4]_i_2__2 ));
LUT6 #(
    .INIT(64'h00000000F4A45404)) 
     \txeq_txcoeff[5]_i_1__2 
       (.I0(\n_0_txeq_txcoeff[18]_i_4__2 ),
        .I1(EQ_TXEQ_DEEMPH_OUT[9]),
        .I2(\n_0_FSM_onehot_fsm_tx[5]_i_2__2 ),
        .I3(\n_0_txeq_txcoeff[5]_i_2__2 ),
        .I4(EQ_TXEQ_DEEMPH_OUT[3]),
        .I5(\n_0_txeq_txcoeff[18]_i_6__2 ),
        .O(\n_0_txeq_txcoeff[5]_i_1__2 ));
(* SOFT_HLUTNM = "soft_lutpair42" *) 
   LUT4 #(
    .INIT(16'hFB08)) 
     \txeq_txcoeff[5]_i_2__2 
       (.I0(EQ_TXEQ_DEEMPH_OUT[10]),
        .I1(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I2(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I3(EQ_TXEQ_DEEMPH_OUT[9]),
        .O(\n_0_txeq_txcoeff[5]_i_2__2 ));
LUT6 #(
    .INIT(64'h00000000F4A45404)) 
     \txeq_txcoeff[6]_i_1__2 
       (.I0(\n_0_txeq_txcoeff[18]_i_4__2 ),
        .I1(EQ_TXEQ_DEEMPH_OUT[10]),
        .I2(\n_0_FSM_onehot_fsm_tx[5]_i_2__2 ),
        .I3(\n_0_txeq_txcoeff[6]_i_2__2 ),
        .I4(EQ_TXEQ_DEEMPH_OUT[4]),
        .I5(\n_0_txeq_txcoeff[18]_i_6__2 ),
        .O(\n_0_txeq_txcoeff[6]_i_1__2 ));
(* SOFT_HLUTNM = "soft_lutpair42" *) 
   LUT4 #(
    .INIT(16'hFB08)) 
     \txeq_txcoeff[6]_i_2__2 
       (.I0(txeq_txcoeff[13]),
        .I1(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I2(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I3(EQ_TXEQ_DEEMPH_OUT[10]),
        .O(\n_0_txeq_txcoeff[6]_i_2__2 ));
LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
     \txeq_txcoeff[7]_i_1__2 
       (.I0(txeq_txcoeff[13]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__2 ),
        .I2(txeq_preset[7]),
        .I3(\n_0_FSM_onehot_fsm_tx[5]_i_2__2 ),
        .I4(\n_0_txeq_txcoeff[7]_i_2__2 ),
        .I5(\n_0_txeq_txcoeff[18]_i_6__2 ),
        .O(\n_0_txeq_txcoeff[7]_i_1__2 ));
LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
     \txeq_txcoeff[7]_i_2__2 
       (.I0(txeq_txcoeff[6]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__2 ),
        .I2(EQ_TXEQ_DEEMPH_OUT[11]),
        .I3(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I4(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I5(txeq_txcoeff[13]),
        .O(\n_0_txeq_txcoeff[7]_i_2__2 ));
LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
     \txeq_txcoeff[8]_i_1__2 
       (.I0(EQ_TXEQ_DEEMPH_OUT[11]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__2 ),
        .I2(txeq_preset[8]),
        .I3(\n_0_FSM_onehot_fsm_tx[5]_i_2__2 ),
        .I4(\n_0_txeq_txcoeff[8]_i_2__2 ),
        .I5(\n_0_txeq_txcoeff[18]_i_6__2 ),
        .O(\n_0_txeq_txcoeff[8]_i_1__2 ));
LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
     \txeq_txcoeff[8]_i_2__2 
       (.I0(EQ_TXEQ_DEEMPH_OUT[5]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__2 ),
        .I2(EQ_TXEQ_DEEMPH_OUT[12]),
        .I3(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I4(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I5(EQ_TXEQ_DEEMPH_OUT[11]),
        .O(\n_0_txeq_txcoeff[8]_i_2__2 ));
LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
     \txeq_txcoeff[9]_i_1__2 
       (.I0(EQ_TXEQ_DEEMPH_OUT[12]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__2 ),
        .I2(txeq_preset[9]),
        .I3(\n_0_FSM_onehot_fsm_tx[5]_i_2__2 ),
        .I4(\n_0_txeq_txcoeff[9]_i_2__2 ),
        .I5(\n_0_txeq_txcoeff[18]_i_6__2 ),
        .O(\n_0_txeq_txcoeff[9]_i_1__2 ));
LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
     \txeq_txcoeff[9]_i_2__2 
       (.I0(EQ_TXEQ_DEEMPH_OUT[6]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__2 ),
        .I2(EQ_TXEQ_DEEMPH_OUT[13]),
        .I3(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I4(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I5(EQ_TXEQ_DEEMPH_OUT[12]),
        .O(\n_0_txeq_txcoeff[9]_i_2__2 ));
LUT6 #(
    .INIT(64'h0000200000AA2000)) 
     \txeq_txcoeff_cnt[0]_i_1__2 
       (.I0(\n_0_txeq_txcoeff_cnt[1]_i_2__2 ),
        .I1(txeq_control_reg2[0]),
        .I2(txeq_control_reg2[1]),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I5(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .O(\n_0_txeq_txcoeff_cnt[0]_i_1__2 ));
(* SOFT_HLUTNM = "soft_lutpair39" *) 
   LUT5 #(
    .INIT(32'h00002800)) 
     \txeq_txcoeff_cnt[1]_i_1__2 
       (.I0(\n_0_txeq_txcoeff_cnt[1]_i_2__2 ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I2(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I4(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .O(\n_0_txeq_txcoeff_cnt[1]_i_1__2 ));
LUT4 #(
    .INIT(16'h0001)) 
     \txeq_txcoeff_cnt[1]_i_2__2 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[5] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[6] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[2] ),
        .O(\n_0_txeq_txcoeff_cnt[1]_i_2__2 ));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_cnt_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_txeq_txcoeff_cnt[0]_i_1__2 ),
        .Q(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_cnt_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_txeq_txcoeff_cnt[1]_i_1__2 ),
        .Q(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__2 ),
        .D(\n_0_txeq_txcoeff[0]_i_1__2 ),
        .Q(\n_0_txeq_txcoeff_reg[0] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[10] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__2 ),
        .D(\n_0_txeq_txcoeff[10]_i_1__2 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[8]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[11] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__2 ),
        .D(\n_0_txeq_txcoeff[11]_i_1__2 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[9]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[12] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__2 ),
        .D(\n_0_txeq_txcoeff[12]_i_1__2 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[10]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[13] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__2 ),
        .D(\n_0_txeq_txcoeff[13]_i_1__2 ),
        .Q(txeq_txcoeff[13]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[14] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__2 ),
        .D(\n_0_txeq_txcoeff[14]_i_1__2 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[11]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[15] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__2 ),
        .D(\n_0_txeq_txcoeff[15]_i_1__2 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[12]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[16] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__2 ),
        .D(\n_0_txeq_txcoeff[16]_i_1__2 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[13]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[17] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__2 ),
        .D(\n_0_txeq_txcoeff[17]_i_1__2 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[14]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[18] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__2 ),
        .D(\n_0_txeq_txcoeff[18]_i_2__2 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[15]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__2 ),
        .D(\n_0_txeq_txcoeff[1]_i_1__2 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[0]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__2 ),
        .D(\n_0_txeq_txcoeff[2]_i_1__2 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__2 ),
        .D(\n_0_txeq_txcoeff[3]_i_1__2 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[2]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__2 ),
        .D(\n_0_txeq_txcoeff[4]_i_1__2 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[3]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__2 ),
        .D(\n_0_txeq_txcoeff[5]_i_1__2 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[4]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[6] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__2 ),
        .D(\n_0_txeq_txcoeff[6]_i_1__2 ),
        .Q(txeq_txcoeff[6]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[7] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__2 ),
        .D(\n_0_txeq_txcoeff[7]_i_1__2 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[5]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[8] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__2 ),
        .D(\n_0_txeq_txcoeff[8]_i_1__2 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[6]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[9] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__2 ),
        .D(\n_0_txeq_txcoeff[9]_i_1__2 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[7]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "vc709_pcie_x8_gen3_pipe_eq" *) 
module vc709_pcie_x8_gen3vc709_pcie_x8_gen3_pipe_eq_13
   (EQ_TXEQ_DEEMPH_OUT,
    PIPERX4EQLPNEWTXCOEFFORPRESET,
    PIPE_TXEQ_DONE,
    PIPE_RXEQ_DONE,
    TXPRECURSOR,
    TXMAINCURSOR,
    TXPOSTCURSOR,
    pipe_rx4_eq_lffs_sel,
    O41,
    I1,
    SR,
    pipe_pclk_in,
    PIPE_TXEQ_CONTROL,
    PIPE_TXEQ_DEEMPH,
    PIPE_TXEQ_PRESET,
    EQ_GEN3,
    PIPE_RXEQ_CONTROL,
    PIPE_RXEQ_PRESET,
    PIPE_RXEQ_TXPRESET,
    PIPE_RXEQ_LFFS);
  output [15:0]EQ_TXEQ_DEEMPH_OUT;
  output [17:0]PIPERX4EQLPNEWTXCOEFFORPRESET;
  output [0:0]PIPE_TXEQ_DONE;
  output [0:0]PIPE_RXEQ_DONE;
  output [4:0]TXPRECURSOR;
  output [6:0]TXMAINCURSOR;
  output [4:0]TXPOSTCURSOR;
  output pipe_rx4_eq_lffs_sel;
  output O41;
  input I1;
  input [0:0]SR;
  input pipe_pclk_in;
  input [1:0]PIPE_TXEQ_CONTROL;
  input [5:0]PIPE_TXEQ_DEEMPH;
  input [3:0]PIPE_TXEQ_PRESET;
  input EQ_GEN3;
  input [1:0]PIPE_RXEQ_CONTROL;
  input [2:0]PIPE_RXEQ_PRESET;
  input [3:0]PIPE_RXEQ_TXPRESET;
  input [5:0]PIPE_RXEQ_LFFS;

  wire \<const0> ;
  wire \<const1> ;
  wire EQ_GEN3;
  wire [15:0]EQ_TXEQ_DEEMPH_OUT;
  wire I1;
  wire O41;
  wire [17:0]PIPERX4EQLPNEWTXCOEFFORPRESET;
  wire [1:0]PIPE_RXEQ_CONTROL;
  wire [0:0]PIPE_RXEQ_DONE;
  wire [5:0]PIPE_RXEQ_LFFS;
  wire [2:0]PIPE_RXEQ_PRESET;
  wire [3:0]PIPE_RXEQ_TXPRESET;
  wire [1:0]PIPE_TXEQ_CONTROL;
  wire [5:0]PIPE_TXEQ_DEEMPH;
  wire [0:0]PIPE_TXEQ_DONE;
  wire [3:0]PIPE_TXEQ_PRESET;
  wire [0:0]SR;
  wire [6:0]TXMAINCURSOR;
  wire [4:0]TXPOSTCURSOR;
  wire [4:0]TXPRECURSOR;
  wire [0:0]data2;
  wire gen3_reg1;
  wire gen3_reg2;
  wire \n_0_FSM_onehot_fsm[4]_i_8__3 ;
  wire \n_0_FSM_onehot_fsm_rx[1]_i_1__3 ;
  wire \n_0_FSM_onehot_fsm_rx[3]_i_1__3 ;
  wire \n_0_FSM_onehot_fsm_rx[3]_i_2__3 ;
  wire \n_0_FSM_onehot_fsm_rx[4]_i_1__3 ;
  wire \n_0_FSM_onehot_fsm_rx[5]_i_2__3 ;
  wire \n_0_FSM_onehot_fsm_rx[6]_i_2__3 ;
  wire \n_0_FSM_onehot_fsm_rx[6]_i_3__3 ;
  wire \n_0_FSM_onehot_fsm_rx[6]_i_4__3 ;
  wire \n_0_FSM_onehot_fsm_rx[6]_i_5__3 ;
  wire \n_0_FSM_onehot_fsm_rx[6]_i_6__3 ;
  wire \n_0_FSM_onehot_fsm_rx[6]_i_7__3 ;
  wire \n_0_FSM_onehot_fsm_rx_reg[0] ;
  wire \n_0_FSM_onehot_fsm_rx_reg[1] ;
  wire \n_0_FSM_onehot_fsm_rx_reg[2] ;
  wire \n_0_FSM_onehot_fsm_rx_reg[3] ;
  wire \n_0_FSM_onehot_fsm_rx_reg[4] ;
  wire \n_0_FSM_onehot_fsm_rx_reg[5] ;
  wire \n_0_FSM_onehot_fsm_rx_reg[6] ;
  wire \n_0_FSM_onehot_fsm_tx[1]_i_1__3 ;
  wire \n_0_FSM_onehot_fsm_tx[2]_i_1__3 ;
  wire \n_0_FSM_onehot_fsm_tx[3]_i_1__3 ;
  wire \n_0_FSM_onehot_fsm_tx[3]_i_2__3 ;
  wire \n_0_FSM_onehot_fsm_tx[4]_i_1__3 ;
  wire \n_0_FSM_onehot_fsm_tx[5]_i_1__3 ;
  wire \n_0_FSM_onehot_fsm_tx[5]_i_2__3 ;
  wire \n_0_FSM_onehot_fsm_tx[6]_i_1__3 ;
  wire \n_0_FSM_onehot_fsm_tx[6]_i_2__3 ;
  wire \n_0_FSM_onehot_fsm_tx[6]_i_3__3 ;
  wire \n_0_FSM_onehot_fsm_tx[6]_i_4__3 ;
  wire \n_0_FSM_onehot_fsm_tx[6]_i_5__3 ;
  wire \n_0_FSM_onehot_fsm_tx_reg[0] ;
  wire \n_0_FSM_onehot_fsm_tx_reg[1] ;
  wire \n_0_FSM_onehot_fsm_tx_reg[2] ;
  wire \n_0_FSM_onehot_fsm_tx_reg[3] ;
  wire \n_0_FSM_onehot_fsm_tx_reg[4] ;
  wire \n_0_FSM_onehot_fsm_tx_reg[5] ;
  wire \n_0_FSM_onehot_fsm_tx_reg[6] ;
  wire n_0_rxeq_adapt_done_reg_i_3__3;
  wire n_0_rxeq_adapt_done_reg_i_4__3;
  wire n_0_rxeq_adapt_done_reg_reg;
  wire \n_0_rxeq_cnt[0]_i_1__3 ;
  wire \n_0_rxeq_cnt[0]_i_2__3 ;
  wire \n_0_rxeq_cnt[1]_i_1__3 ;
  wire \n_0_rxeq_cnt[2]_i_1__3 ;
  wire \n_0_rxeq_cnt[2]_i_2__3 ;
  wire n_0_rxeq_done_i_2__3;
  wire \n_0_rxeq_fs[0]_i_1__3 ;
  wire \n_0_rxeq_fs[1]_i_1__3 ;
  wire \n_0_rxeq_fs[2]_i_1__3 ;
  wire \n_0_rxeq_fs[3]_i_1__3 ;
  wire \n_0_rxeq_fs[4]_i_1__3 ;
  wire \n_0_rxeq_fs[5]_i_1__3 ;
  wire \n_0_rxeq_fs[5]_i_2__3 ;
  wire \n_0_rxeq_fs[5]_i_3__3 ;
  wire \n_0_rxeq_fs[5]_i_4__3 ;
  wire \n_0_rxeq_fs[5]_i_5__3 ;
  wire \n_0_rxeq_fs_reg[0] ;
  wire \n_0_rxeq_fs_reg[1] ;
  wire \n_0_rxeq_fs_reg[2] ;
  wire \n_0_rxeq_fs_reg[3] ;
  wire \n_0_rxeq_fs_reg[4] ;
  wire \n_0_rxeq_fs_reg[5] ;
  wire \n_0_rxeq_lf[0]_i_1__3 ;
  wire \n_0_rxeq_lf[1]_i_1__3 ;
  wire \n_0_rxeq_lf[2]_i_1__3 ;
  wire \n_0_rxeq_lf[3]_i_1__3 ;
  wire \n_0_rxeq_lf[4]_i_1__3 ;
  wire \n_0_rxeq_lf[5]_i_1__3 ;
  wire \n_0_rxeq_lf[5]_i_2__3 ;
  wire \n_0_rxeq_lf[5]_i_3__3 ;
  wire \n_0_rxeq_lf[5]_i_4__3 ;
  wire n_0_rxeq_lffs_sel_i_3__3;
  wire n_0_rxeq_lffs_sel_reg;
  wire \n_0_rxeq_preset[0]_i_1__3 ;
  wire \n_0_rxeq_preset[1]_i_1__3 ;
  wire \n_0_rxeq_preset[2]_i_1__3 ;
  wire \n_0_rxeq_preset[2]_i_2__3 ;
  wire \n_0_rxeq_preset[2]_i_3__3 ;
  wire \n_0_rxeq_preset[2]_i_4__2 ;
  wire \n_0_rxeq_preset[2]_i_5__3 ;
  wire n_0_rxeq_preset_valid_i_1__3;
  wire n_0_rxeq_scan_i;
  wire \n_0_rxeq_txcoeff[0]_i_1__3 ;
  wire \n_0_rxeq_txcoeff[10]_i_1__3 ;
  wire \n_0_rxeq_txcoeff[11]_i_1__3 ;
  wire \n_0_rxeq_txcoeff[12]_i_1__3 ;
  wire \n_0_rxeq_txcoeff[13]_i_1__3 ;
  wire \n_0_rxeq_txcoeff[14]_i_1__3 ;
  wire \n_0_rxeq_txcoeff[15]_i_1__3 ;
  wire \n_0_rxeq_txcoeff[16]_i_1__3 ;
  wire \n_0_rxeq_txcoeff[17]_i_1__3 ;
  wire \n_0_rxeq_txcoeff[1]_i_1__3 ;
  wire \n_0_rxeq_txcoeff[2]_i_1__3 ;
  wire \n_0_rxeq_txcoeff[3]_i_1__3 ;
  wire \n_0_rxeq_txcoeff[4]_i_1__3 ;
  wire \n_0_rxeq_txcoeff[5]_i_1__3 ;
  wire \n_0_rxeq_txcoeff[6]_i_1__3 ;
  wire \n_0_rxeq_txcoeff[7]_i_1__3 ;
  wire \n_0_rxeq_txcoeff[8]_i_1__3 ;
  wire \n_0_rxeq_txcoeff[9]_i_1__3 ;
  wire \n_0_rxeq_txpreset[0]_i_1__3 ;
  wire \n_0_rxeq_txpreset[1]_i_1__3 ;
  wire \n_0_rxeq_txpreset[2]_i_1__3 ;
  wire \n_0_rxeq_txpreset[3]_i_1__3 ;
  wire \n_0_rxeq_txpreset[3]_i_2__3 ;
  wire \n_0_rxeq_txpreset[3]_i_3__3 ;
  wire \n_0_rxeq_txpreset[3]_i_4__3 ;
  wire n_0_txeq_done_i_1__3;
  wire \n_0_txeq_preset[0]_i_1__3 ;
  wire \n_0_txeq_preset[10]_i_1__3 ;
  wire \n_0_txeq_preset[11]_i_1__3 ;
  wire \n_0_txeq_preset[12]_i_1__3 ;
  wire \n_0_txeq_preset[13]_i_1__3 ;
  wire \n_0_txeq_preset[14]_i_1__3 ;
  wire \n_0_txeq_preset[15]_i_1__2 ;
  wire \n_0_txeq_preset[16]_i_1__3 ;
  wire \n_0_txeq_preset[17]_i_1__3 ;
  wire \n_0_txeq_preset[17]_i_2__3 ;
  wire \n_0_txeq_preset[1]_i_1__3 ;
  wire \n_0_txeq_preset[2]_i_1__3 ;
  wire \n_0_txeq_preset[3]_i_1__3 ;
  wire \n_0_txeq_preset[7]_i_1__3 ;
  wire \n_0_txeq_preset[8]_i_1__3 ;
  wire \n_0_txeq_preset[9]_i_1__3 ;
  wire n_0_txeq_preset_done_i_1__3;
  wire n_0_txeq_preset_done_i_2__3;
  wire \n_0_txeq_txcoeff[0]_i_1__3 ;
  wire \n_0_txeq_txcoeff[10]_i_1__3 ;
  wire \n_0_txeq_txcoeff[10]_i_2__3 ;
  wire \n_0_txeq_txcoeff[11]_i_1__3 ;
  wire \n_0_txeq_txcoeff[11]_i_2__3 ;
  wire \n_0_txeq_txcoeff[12]_i_1__3 ;
  wire \n_0_txeq_txcoeff[12]_i_2__3 ;
  wire \n_0_txeq_txcoeff[13]_i_1__3 ;
  wire \n_0_txeq_txcoeff[13]_i_2__3 ;
  wire \n_0_txeq_txcoeff[14]_i_1__3 ;
  wire \n_0_txeq_txcoeff[14]_i_2__3 ;
  wire \n_0_txeq_txcoeff[15]_i_1__3 ;
  wire \n_0_txeq_txcoeff[15]_i_2__3 ;
  wire \n_0_txeq_txcoeff[16]_i_1__3 ;
  wire \n_0_txeq_txcoeff[16]_i_2__3 ;
  wire \n_0_txeq_txcoeff[17]_i_1__3 ;
  wire \n_0_txeq_txcoeff[17]_i_2__3 ;
  wire \n_0_txeq_txcoeff[18]_i_1__3 ;
  wire \n_0_txeq_txcoeff[18]_i_2__3 ;
  wire \n_0_txeq_txcoeff[18]_i_3__3 ;
  wire \n_0_txeq_txcoeff[18]_i_4__3 ;
  wire \n_0_txeq_txcoeff[18]_i_5__3 ;
  wire \n_0_txeq_txcoeff[18]_i_6__3 ;
  wire \n_0_txeq_txcoeff[1]_i_1__3 ;
  wire \n_0_txeq_txcoeff[1]_i_2__3 ;
  wire \n_0_txeq_txcoeff[2]_i_1__3 ;
  wire \n_0_txeq_txcoeff[2]_i_2__3 ;
  wire \n_0_txeq_txcoeff[3]_i_1__3 ;
  wire \n_0_txeq_txcoeff[3]_i_2__3 ;
  wire \n_0_txeq_txcoeff[4]_i_1__3 ;
  wire \n_0_txeq_txcoeff[4]_i_2__3 ;
  wire \n_0_txeq_txcoeff[5]_i_1__3 ;
  wire \n_0_txeq_txcoeff[5]_i_2__3 ;
  wire \n_0_txeq_txcoeff[6]_i_1__3 ;
  wire \n_0_txeq_txcoeff[6]_i_2__3 ;
  wire \n_0_txeq_txcoeff[7]_i_1__3 ;
  wire \n_0_txeq_txcoeff[7]_i_2__3 ;
  wire \n_0_txeq_txcoeff[8]_i_1__3 ;
  wire \n_0_txeq_txcoeff[8]_i_2__3 ;
  wire \n_0_txeq_txcoeff[9]_i_1__3 ;
  wire \n_0_txeq_txcoeff[9]_i_2__3 ;
  wire \n_0_txeq_txcoeff_cnt[0]_i_1__3 ;
  wire \n_0_txeq_txcoeff_cnt[1]_i_1__3 ;
  wire \n_0_txeq_txcoeff_cnt[1]_i_2__3 ;
  wire \n_0_txeq_txcoeff_cnt_reg[0] ;
  wire \n_0_txeq_txcoeff_cnt_reg[1] ;
  wire \n_0_txeq_txcoeff_reg[0] ;
  wire n_1_rxeq_scan_i;
  wire n_2_rxeq_scan_i;
  wire n_3_rxeq_scan_i;
  wire n_4_rxeq_scan_i;
  wire n_5_rxeq_scan_i;
  wire n_6_rxeq_scan_i;
  wire n_7_rxeq_scan_i;
  wire n_8_rxeq_scan_i;
  wire pipe_pclk_in;
  wire pipe_rx4_eq_lffs_sel;
  wire rxeq_adapt_done;
  wire [2:0]rxeq_cnt;
  wire [1:0]rxeq_control_reg1;
  wire [1:0]rxeq_control_reg2;
  wire [5:0]rxeq_lf;
  wire [5:0]rxeq_lffs_reg1;
  wire [5:0]rxeq_lffs_reg2;
  wire [2:2]rxeq_new_txcoeff;
  wire rxeq_new_txcoeff_req;
  wire [2:0]rxeq_preset;
  wire [2:0]rxeq_preset_reg1;
  wire [2:0]rxeq_preset_reg2;
  wire rxeq_preset_valid;
  wire [17:0]rxeq_txcoeff;
  wire [3:0]rxeq_txpreset;
  wire [3:0]rxeq_txpreset_reg1;
  wire [3:0]rxeq_txpreset_reg2;
  wire rxeq_user_en_reg1;
  wire rxeq_user_en_reg2;
  wire rxeq_user_mode_reg1;
  wire rxeq_user_mode_reg2;
  wire [17:0]rxeq_user_txcoeff_reg1;
  wire [17:0]rxeq_user_txcoeff_reg2;
  wire [1:0]txeq_control_reg1;
  wire [1:0]txeq_control_reg2;
  wire [5:0]txeq_deemph_reg1;
  wire [5:0]txeq_deemph_reg2;
  wire [17:0]txeq_preset;
  wire txeq_preset_done;
  wire [3:0]txeq_preset_reg1;
  wire [3:0]txeq_preset_reg2;
  wire [13:6]txeq_txcoeff;

LUT2 #(
    .INIT(4'hB)) 
     \FSM_onehot_fsm[4]_i_8__3 
       (.I0(rxeq_control_reg2[0]),
        .I1(rxeq_control_reg2[1]),
        .O(\n_0_FSM_onehot_fsm[4]_i_8__3 ));
LUT5 #(
    .INIT(32'h22232226)) 
     \FSM_onehot_fsm_rx[1]_i_1__3 
       (.I0(\n_0_FSM_onehot_fsm_rx[6]_i_3__3 ),
        .I1(\n_0_FSM_onehot_fsm_rx[6]_i_4__3 ),
        .I2(rxeq_control_reg2[0]),
        .I3(rxeq_control_reg2[1]),
        .I4(\n_0_FSM_onehot_fsm_rx[6]_i_5__3 ),
        .O(\n_0_FSM_onehot_fsm_rx[1]_i_1__3 ));
LUT5 #(
    .INIT(32'h05000C00)) 
     \FSM_onehot_fsm_rx[3]_i_1__3 
       (.I0(\n_0_FSM_onehot_fsm_rx[3]_i_2__3 ),
        .I1(rxeq_control_reg2[1]),
        .I2(\n_0_FSM_onehot_fsm_rx[6]_i_5__3 ),
        .I3(\n_0_FSM_onehot_fsm_rx[6]_i_4__3 ),
        .I4(\n_0_FSM_onehot_fsm_rx[6]_i_3__3 ),
        .O(\n_0_FSM_onehot_fsm_rx[3]_i_1__3 ));
(* SOFT_HLUTNM = "soft_lutpair177" *) 
   LUT3 #(
    .INIT(8'h04)) 
     \FSM_onehot_fsm_rx[3]_i_2__3 
       (.I0(rxeq_cnt[2]),
        .I1(rxeq_cnt[1]),
        .I2(rxeq_cnt[0]),
        .O(\n_0_FSM_onehot_fsm_rx[3]_i_2__3 ));
LUT6 #(
    .INIT(64'h7F04000000000000)) 
     \FSM_onehot_fsm_rx[4]_i_1__3 
       (.I0(rxeq_cnt[2]),
        .I1(rxeq_cnt[1]),
        .I2(rxeq_cnt[0]),
        .I3(\n_0_FSM_onehot_fsm_rx[6]_i_5__3 ),
        .I4(\n_0_FSM_onehot_fsm_rx[6]_i_4__3 ),
        .I5(\n_0_FSM_onehot_fsm_rx[6]_i_3__3 ),
        .O(\n_0_FSM_onehot_fsm_rx[4]_i_1__3 ));
(* SOFT_HLUTNM = "soft_lutpair177" *) 
   LUT3 #(
    .INIT(8'h7F)) 
     \FSM_onehot_fsm_rx[5]_i_2__3 
       (.I0(rxeq_cnt[1]),
        .I1(rxeq_cnt[0]),
        .I2(rxeq_cnt[2]),
        .O(\n_0_FSM_onehot_fsm_rx[5]_i_2__3 ));
LUT2 #(
    .INIT(4'h1)) 
     \FSM_onehot_fsm_rx[6]_i_2__3 
       (.I0(rxeq_control_reg2[1]),
        .I1(rxeq_control_reg2[0]),
        .O(\n_0_FSM_onehot_fsm_rx[6]_i_2__3 ));
LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFEEF)) 
     \FSM_onehot_fsm_rx[6]_i_3__3 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I1(\n_0_FSM_onehot_fsm_rx[6]_i_6__3 ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .I4(\n_0_FSM_onehot_fsm_rx_reg[2] ),
        .I5(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .O(\n_0_FSM_onehot_fsm_rx[6]_i_3__3 ));
(* SOFT_HLUTNM = "soft_lutpair166" *) 
   LUT5 #(
    .INIT(32'h00000111)) 
     \FSM_onehot_fsm_rx[6]_i_4__3 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[0] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I4(\n_0_FSM_onehot_fsm_rx[6]_i_7__3 ),
        .O(\n_0_FSM_onehot_fsm_rx[6]_i_4__3 ));
LUT6 #(
    .INIT(64'h0000000000000016)) 
     \FSM_onehot_fsm_rx[6]_i_5__3 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[2] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I4(\n_0_FSM_onehot_fsm_rx[6]_i_6__3 ),
        .I5(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .O(\n_0_FSM_onehot_fsm_rx[6]_i_5__3 ));
(* SOFT_HLUTNM = "soft_lutpair166" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \FSM_onehot_fsm_rx[6]_i_6__3 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[0] ),
        .O(\n_0_FSM_onehot_fsm_rx[6]_i_6__3 ));
(* SOFT_HLUTNM = "soft_lutpair165" *) 
   LUT5 #(
    .INIT(32'hFFFEEEEB)) 
     \FSM_onehot_fsm_rx[6]_i_7__3 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[2] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I4(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .O(\n_0_FSM_onehot_fsm_rx[6]_i_7__3 ));
FDRE #(
    .INIT(1'b1)) 
     \FSM_onehot_fsm_rx_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(\n_0_FSM_onehot_fsm_rx_reg[0] ),
        .R(SR));
FDSE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_rx_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_FSM_onehot_fsm_rx[1]_i_1__3 ),
        .Q(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .S(SR));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_rx_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_3_rxeq_scan_i),
        .Q(\n_0_FSM_onehot_fsm_rx_reg[2] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_rx_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_FSM_onehot_fsm_rx[3]_i_1__3 ),
        .Q(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_rx_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_FSM_onehot_fsm_rx[4]_i_1__3 ),
        .Q(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_rx_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_2_rxeq_scan_i),
        .Q(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_rx_reg[6] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_1_rxeq_scan_i),
        .Q(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .R(SR));
LUT6 #(
    .INIT(64'h0E0E0E0F0E0E0E1E)) 
     \FSM_onehot_fsm_tx[1]_i_1__3 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[0] ),
        .I1(\n_0_FSM_onehot_fsm_tx[5]_i_2__3 ),
        .I2(\n_0_FSM_onehot_fsm_tx[6]_i_3__3 ),
        .I3(txeq_control_reg2[0]),
        .I4(txeq_control_reg2[1]),
        .I5(\n_0_FSM_onehot_fsm_tx[6]_i_4__3 ),
        .O(\n_0_FSM_onehot_fsm_tx[1]_i_1__3 ));
LUT6 #(
    .INIT(64'h10BA000000000000)) 
     \FSM_onehot_fsm_tx[2]_i_1__3 
       (.I0(\n_0_FSM_onehot_fsm_tx[6]_i_4__3 ),
        .I1(txeq_control_reg2[1]),
        .I2(txeq_control_reg2[0]),
        .I3(txeq_preset_done),
        .I4(\n_0_FSM_onehot_fsm_tx[6]_i_3__3 ),
        .I5(\n_0_FSM_onehot_fsm_tx[6]_i_2__3 ),
        .O(\n_0_FSM_onehot_fsm_tx[2]_i_1__3 ));
LUT6 #(
    .INIT(64'h2222000030330000)) 
     \FSM_onehot_fsm_tx[3]_i_1__3 
       (.I0(\n_0_FSM_onehot_fsm_tx[3]_i_2__3 ),
        .I1(\n_0_FSM_onehot_fsm_tx[6]_i_4__3 ),
        .I2(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I3(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I4(\n_0_FSM_onehot_fsm_tx[6]_i_3__3 ),
        .I5(\n_0_FSM_onehot_fsm_tx[6]_i_2__3 ),
        .O(\n_0_FSM_onehot_fsm_tx[3]_i_1__3 ));
LUT2 #(
    .INIT(4'h2)) 
     \FSM_onehot_fsm_tx[3]_i_2__3 
       (.I0(txeq_control_reg2[1]),
        .I1(txeq_control_reg2[0]),
        .O(\n_0_FSM_onehot_fsm_tx[3]_i_2__3 ));
LUT6 #(
    .INIT(64'h0400040004000000)) 
     \FSM_onehot_fsm_tx[4]_i_1__3 
       (.I0(\n_0_FSM_onehot_fsm_tx[6]_i_4__3 ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I2(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I3(\n_0_FSM_onehot_fsm_tx[6]_i_3__3 ),
        .I4(\n_0_FSM_onehot_fsm_tx[5]_i_2__3 ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[0] ),
        .O(\n_0_FSM_onehot_fsm_tx[4]_i_1__3 ));
LUT6 #(
    .INIT(64'h0000000000004000)) 
     \FSM_onehot_fsm_tx[5]_i_1__3 
       (.I0(\n_0_FSM_onehot_fsm_tx[6]_i_4__3 ),
        .I1(txeq_control_reg2[1]),
        .I2(txeq_control_reg2[0]),
        .I3(\n_0_FSM_onehot_fsm_tx[6]_i_3__3 ),
        .I4(\n_0_FSM_onehot_fsm_tx[5]_i_2__3 ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[0] ),
        .O(\n_0_FSM_onehot_fsm_tx[5]_i_1__3 ));
LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFE9)) 
     \FSM_onehot_fsm_tx[5]_i_2__3 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[5] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[6] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I4(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[2] ),
        .O(\n_0_FSM_onehot_fsm_tx[5]_i_2__3 ));
LUT6 #(
    .INIT(64'hFFE000F00FE000F0)) 
     \FSM_onehot_fsm_tx[6]_i_1__3 
       (.I0(txeq_control_reg2[0]),
        .I1(txeq_control_reg2[1]),
        .I2(\n_0_FSM_onehot_fsm_tx[6]_i_2__3 ),
        .I3(\n_0_FSM_onehot_fsm_tx[6]_i_3__3 ),
        .I4(\n_0_FSM_onehot_fsm_tx[6]_i_4__3 ),
        .I5(txeq_preset_done),
        .O(\n_0_FSM_onehot_fsm_tx[6]_i_1__3 ));
LUT2 #(
    .INIT(4'h1)) 
     \FSM_onehot_fsm_tx[6]_i_2__3 
       (.I0(\n_0_FSM_onehot_fsm_tx[5]_i_2__3 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[0] ),
        .O(\n_0_FSM_onehot_fsm_tx[6]_i_2__3 ));
LUT5 #(
    .INIT(32'h00000222)) 
     \FSM_onehot_fsm_tx[6]_i_3__3 
       (.I0(\n_0_FSM_onehot_fsm_tx[6]_i_5__3 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[0] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_FSM_onehot_fsm_tx_reg[5] ),
        .O(\n_0_FSM_onehot_fsm_tx[6]_i_3__3 ));
(* SOFT_HLUTNM = "soft_lutpair163" *) 
   LUT4 #(
    .INIT(16'h0016)) 
     \FSM_onehot_fsm_tx[6]_i_4__3 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[6] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[2] ),
        .I3(n_0_txeq_preset_done_i_2__3),
        .O(\n_0_FSM_onehot_fsm_tx[6]_i_4__3 ));
(* SOFT_HLUTNM = "soft_lutpair161" *) 
   LUT5 #(
    .INIT(32'h00010154)) 
     \FSM_onehot_fsm_tx[6]_i_5__3 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[6] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[2] ),
        .I4(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .O(\n_0_FSM_onehot_fsm_tx[6]_i_5__3 ));
FDRE #(
    .INIT(1'b1)) 
     \FSM_onehot_fsm_tx_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[0] ),
        .R(SR));
FDSE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_tx_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_FSM_onehot_fsm_tx[1]_i_1__3 ),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .S(SR));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_tx_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_FSM_onehot_fsm_tx[2]_i_1__3 ),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[2] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_tx_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_FSM_onehot_fsm_tx[3]_i_1__3 ),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_tx_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_FSM_onehot_fsm_tx[4]_i_1__3 ),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_tx_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_FSM_onehot_fsm_tx[5]_i_1__3 ),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[5] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_tx_reg[6] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_FSM_onehot_fsm_tx[6]_i_1__3 ),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[6] ),
        .R(SR));
GND GND
       (.G(\<const0> ));
LUT2 #(
    .INIT(4'h8)) 
     PCIE_3_0_i_i_100
       (.I0(rxeq_user_en_reg2),
        .I1(rxeq_user_txcoeff_reg2[16]),
        .O(PIPERX4EQLPNEWTXCOEFFORPRESET[16]));
LUT2 #(
    .INIT(4'h8)) 
     PCIE_3_0_i_i_101
       (.I0(rxeq_user_en_reg2),
        .I1(rxeq_user_txcoeff_reg2[15]),
        .O(PIPERX4EQLPNEWTXCOEFFORPRESET[15]));
LUT2 #(
    .INIT(4'h8)) 
     PCIE_3_0_i_i_102
       (.I0(rxeq_user_en_reg2),
        .I1(rxeq_user_txcoeff_reg2[14]),
        .O(PIPERX4EQLPNEWTXCOEFFORPRESET[14]));
LUT2 #(
    .INIT(4'h8)) 
     PCIE_3_0_i_i_103
       (.I0(rxeq_user_en_reg2),
        .I1(rxeq_user_txcoeff_reg2[13]),
        .O(PIPERX4EQLPNEWTXCOEFFORPRESET[13]));
LUT2 #(
    .INIT(4'h8)) 
     PCIE_3_0_i_i_104
       (.I0(rxeq_user_en_reg2),
        .I1(rxeq_user_txcoeff_reg2[12]),
        .O(PIPERX4EQLPNEWTXCOEFFORPRESET[12]));
LUT2 #(
    .INIT(4'h8)) 
     PCIE_3_0_i_i_105
       (.I0(rxeq_user_en_reg2),
        .I1(rxeq_user_txcoeff_reg2[11]),
        .O(PIPERX4EQLPNEWTXCOEFFORPRESET[11]));
LUT2 #(
    .INIT(4'h8)) 
     PCIE_3_0_i_i_106
       (.I0(rxeq_user_en_reg2),
        .I1(rxeq_user_txcoeff_reg2[10]),
        .O(PIPERX4EQLPNEWTXCOEFFORPRESET[10]));
LUT2 #(
    .INIT(4'h8)) 
     PCIE_3_0_i_i_107
       (.I0(rxeq_user_en_reg2),
        .I1(rxeq_user_txcoeff_reg2[9]),
        .O(PIPERX4EQLPNEWTXCOEFFORPRESET[9]));
LUT2 #(
    .INIT(4'h8)) 
     PCIE_3_0_i_i_108
       (.I0(rxeq_user_en_reg2),
        .I1(rxeq_user_txcoeff_reg2[8]),
        .O(PIPERX4EQLPNEWTXCOEFFORPRESET[8]));
LUT2 #(
    .INIT(4'h8)) 
     PCIE_3_0_i_i_109
       (.I0(rxeq_user_en_reg2),
        .I1(rxeq_user_txcoeff_reg2[7]),
        .O(PIPERX4EQLPNEWTXCOEFFORPRESET[7]));
LUT2 #(
    .INIT(4'h8)) 
     PCIE_3_0_i_i_110
       (.I0(rxeq_user_en_reg2),
        .I1(rxeq_user_txcoeff_reg2[6]),
        .O(PIPERX4EQLPNEWTXCOEFFORPRESET[6]));
LUT2 #(
    .INIT(4'h8)) 
     PCIE_3_0_i_i_111
       (.I0(rxeq_user_en_reg2),
        .I1(rxeq_user_txcoeff_reg2[5]),
        .O(PIPERX4EQLPNEWTXCOEFFORPRESET[5]));
LUT2 #(
    .INIT(4'h8)) 
     PCIE_3_0_i_i_112
       (.I0(rxeq_user_en_reg2),
        .I1(rxeq_user_txcoeff_reg2[4]),
        .O(PIPERX4EQLPNEWTXCOEFFORPRESET[4]));
LUT2 #(
    .INIT(4'h8)) 
     PCIE_3_0_i_i_113
       (.I0(rxeq_user_en_reg2),
        .I1(rxeq_user_txcoeff_reg2[3]),
        .O(PIPERX4EQLPNEWTXCOEFFORPRESET[3]));
LUT3 #(
    .INIT(8'hAC)) 
     PCIE_3_0_i_i_114
       (.I0(rxeq_user_txcoeff_reg2[2]),
        .I1(rxeq_new_txcoeff),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX4EQLPNEWTXCOEFFORPRESET[2]));
LUT2 #(
    .INIT(4'h8)) 
     PCIE_3_0_i_i_115
       (.I0(rxeq_user_en_reg2),
        .I1(rxeq_user_txcoeff_reg2[1]),
        .O(PIPERX4EQLPNEWTXCOEFFORPRESET[1]));
LUT2 #(
    .INIT(4'h8)) 
     PCIE_3_0_i_i_116
       (.I0(rxeq_user_en_reg2),
        .I1(rxeq_user_txcoeff_reg2[0]),
        .O(PIPERX4EQLPNEWTXCOEFFORPRESET[0]));
LUT3 #(
    .INIT(8'hB8)) 
     PCIE_3_0_i_i_15
       (.I0(rxeq_user_mode_reg2),
        .I1(rxeq_user_en_reg2),
        .I2(n_0_rxeq_lffs_sel_reg),
        .O(pipe_rx4_eq_lffs_sel));
LUT2 #(
    .INIT(4'h8)) 
     PCIE_3_0_i_i_99
       (.I0(rxeq_user_en_reg2),
        .I1(rxeq_user_txcoeff_reg2[17]),
        .O(PIPERX4EQLPNEWTXCOEFFORPRESET[17]));
VCC VCC
       (.P(\<const1> ));
(* ASYNC_REG *) 
   FDRE gen3_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(EQ_GEN3),
        .Q(gen3_reg1),
        .R(SR));
(* ASYNC_REG *) 
   FDRE gen3_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(gen3_reg1),
        .Q(gen3_reg2),
        .R(SR));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_26__1 
       (.I0(EQ_TXEQ_DEEMPH_OUT[14]),
        .I1(gen3_reg2),
        .O(TXPOSTCURSOR[4]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_27__1 
       (.I0(EQ_TXEQ_DEEMPH_OUT[13]),
        .I1(gen3_reg2),
        .O(TXPOSTCURSOR[3]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_28__3 
       (.I0(EQ_TXEQ_DEEMPH_OUT[12]),
        .I1(gen3_reg2),
        .O(TXPOSTCURSOR[2]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_29__3 
       (.I0(EQ_TXEQ_DEEMPH_OUT[11]),
        .I1(gen3_reg2),
        .O(TXPOSTCURSOR[1]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_30__3 
       (.I0(txeq_txcoeff[13]),
        .I1(gen3_reg2),
        .O(TXPOSTCURSOR[0]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_31__3 
       (.I0(EQ_TXEQ_DEEMPH_OUT[3]),
        .I1(gen3_reg2),
        .O(TXPRECURSOR[4]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_32__3 
       (.I0(EQ_TXEQ_DEEMPH_OUT[2]),
        .I1(gen3_reg2),
        .O(TXPRECURSOR[3]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_33__3 
       (.I0(EQ_TXEQ_DEEMPH_OUT[1]),
        .I1(gen3_reg2),
        .O(TXPRECURSOR[2]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_34__3 
       (.I0(EQ_TXEQ_DEEMPH_OUT[0]),
        .I1(gen3_reg2),
        .O(TXPRECURSOR[1]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_35__3 
       (.I0(\n_0_txeq_txcoeff_reg[0] ),
        .I1(gen3_reg2),
        .O(TXPRECURSOR[0]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_36__3 
       (.I0(EQ_TXEQ_DEEMPH_OUT[10]),
        .I1(gen3_reg2),
        .O(TXMAINCURSOR[6]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_37__3 
       (.I0(EQ_TXEQ_DEEMPH_OUT[9]),
        .I1(gen3_reg2),
        .O(TXMAINCURSOR[5]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_38__3 
       (.I0(EQ_TXEQ_DEEMPH_OUT[8]),
        .I1(gen3_reg2),
        .O(TXMAINCURSOR[4]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_39__3 
       (.I0(EQ_TXEQ_DEEMPH_OUT[7]),
        .I1(gen3_reg2),
        .O(TXMAINCURSOR[3]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_40__3 
       (.I0(EQ_TXEQ_DEEMPH_OUT[6]),
        .I1(gen3_reg2),
        .O(TXMAINCURSOR[2]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_41__3 
       (.I0(EQ_TXEQ_DEEMPH_OUT[5]),
        .I1(gen3_reg2),
        .O(TXMAINCURSOR[1]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_42__3 
       (.I0(txeq_txcoeff[6]),
        .I1(gen3_reg2),
        .O(TXMAINCURSOR[0]));
FDRE #(
    .INIT(1'b0)) 
     rxeq_adapt_done_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_7_rxeq_scan_i),
        .Q(O41),
        .R(SR));
LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
     rxeq_adapt_done_reg_i_3__3
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[2] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I4(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I5(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .O(n_0_rxeq_adapt_done_reg_i_3__3));
LUT5 #(
    .INIT(32'h00404444)) 
     rxeq_adapt_done_reg_i_4__3
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[2] ),
        .I1(\n_0_rxeq_preset[2]_i_5__3 ),
        .I2(rxeq_control_reg2[0]),
        .I3(rxeq_control_reg2[1]),
        .I4(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .O(n_0_rxeq_adapt_done_reg_i_4__3));
FDRE #(
    .INIT(1'b0)) 
     rxeq_adapt_done_reg_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_rxeq_scan_i),
        .Q(n_0_rxeq_adapt_done_reg_reg),
        .R(\<const0> ));
LUT6 #(
    .INIT(64'h0202002800000028)) 
     \rxeq_cnt[0]_i_1__3 
       (.I0(\n_0_rxeq_cnt[0]_i_2__3 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I3(rxeq_cnt[0]),
        .I4(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I5(rxeq_control_reg2[1]),
        .O(\n_0_rxeq_cnt[0]_i_1__3 ));
LUT3 #(
    .INIT(8'h01)) 
     \rxeq_cnt[0]_i_2__3 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[2] ),
        .O(\n_0_rxeq_cnt[0]_i_2__3 ));
LUT3 #(
    .INIT(8'h28)) 
     \rxeq_cnt[1]_i_1__3 
       (.I0(\n_0_rxeq_cnt[2]_i_2__3 ),
        .I1(rxeq_cnt[1]),
        .I2(rxeq_cnt[0]),
        .O(\n_0_rxeq_cnt[1]_i_1__3 ));
LUT4 #(
    .INIT(16'h2A80)) 
     \rxeq_cnt[2]_i_1__3 
       (.I0(\n_0_rxeq_cnt[2]_i_2__3 ),
        .I1(rxeq_cnt[0]),
        .I2(rxeq_cnt[1]),
        .I3(rxeq_cnt[2]),
        .O(\n_0_rxeq_cnt[2]_i_1__3 ));
LUT6 #(
    .INIT(64'h0000000100010000)) 
     \rxeq_cnt[2]_i_2__3 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[2] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .I4(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I5(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .O(\n_0_rxeq_cnt[2]_i_2__3 ));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_cnt_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_rxeq_cnt[0]_i_1__3 ),
        .Q(rxeq_cnt[0]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_cnt_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_rxeq_cnt[1]_i_1__3 ),
        .Q(rxeq_cnt[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_cnt_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_rxeq_cnt[2]_i_1__3 ),
        .Q(rxeq_cnt[2]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \rxeq_control_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_RXEQ_CONTROL[0]),
        .Q(rxeq_control_reg1[0]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \rxeq_control_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_RXEQ_CONTROL[1]),
        .Q(rxeq_control_reg1[1]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \rxeq_control_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_control_reg1[0]),
        .Q(rxeq_control_reg2[0]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \rxeq_control_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_control_reg1[1]),
        .Q(rxeq_control_reg2[1]),
        .R(SR));
LUT2 #(
    .INIT(4'hE)) 
     rxeq_done_i_2__3
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .O(n_0_rxeq_done_i_2__3));
FDRE #(
    .INIT(1'b0)) 
     rxeq_done_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_5_rxeq_scan_i),
        .Q(PIPE_RXEQ_DONE),
        .R(SR));
LUT3 #(
    .INIT(8'h20)) 
     \rxeq_fs[0]_i_1__3 
       (.I0(\n_0_rxeq_fs[5]_i_5__3 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(rxeq_lffs_reg2[0]),
        .O(\n_0_rxeq_fs[0]_i_1__3 ));
LUT3 #(
    .INIT(8'h20)) 
     \rxeq_fs[1]_i_1__3 
       (.I0(\n_0_rxeq_fs[5]_i_5__3 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(rxeq_lffs_reg2[1]),
        .O(\n_0_rxeq_fs[1]_i_1__3 ));
LUT3 #(
    .INIT(8'h20)) 
     \rxeq_fs[2]_i_1__3 
       (.I0(\n_0_rxeq_fs[5]_i_5__3 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(rxeq_lffs_reg2[2]),
        .O(\n_0_rxeq_fs[2]_i_1__3 ));
LUT3 #(
    .INIT(8'h20)) 
     \rxeq_fs[3]_i_1__3 
       (.I0(\n_0_rxeq_fs[5]_i_5__3 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(rxeq_lffs_reg2[3]),
        .O(\n_0_rxeq_fs[3]_i_1__3 ));
LUT3 #(
    .INIT(8'h20)) 
     \rxeq_fs[4]_i_1__3 
       (.I0(\n_0_rxeq_fs[5]_i_5__3 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(rxeq_lffs_reg2[4]),
        .O(\n_0_rxeq_fs[4]_i_1__3 ));
LUT6 #(
    .INIT(64'hFFFFF4FF44FFFF44)) 
     \rxeq_fs[5]_i_1__3 
       (.I0(\n_0_rxeq_fs[5]_i_3__3 ),
        .I1(\n_0_rxeq_fs[5]_i_4__3 ),
        .I2(rxeq_control_reg2[1]),
        .I3(\n_0_rxeq_preset[2]_i_5__3 ),
        .I4(\n_0_FSM_onehot_fsm_rx_reg[2] ),
        .I5(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .O(\n_0_rxeq_fs[5]_i_1__3 ));
LUT3 #(
    .INIT(8'h40)) 
     \rxeq_fs[5]_i_2__3 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I1(rxeq_lffs_reg2[5]),
        .I2(\n_0_rxeq_fs[5]_i_5__3 ),
        .O(\n_0_rxeq_fs[5]_i_2__3 ));
(* SOFT_HLUTNM = "soft_lutpair168" *) 
   LUT4 #(
    .INIT(16'h0115)) 
     \rxeq_fs[5]_i_3__3 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .O(\n_0_rxeq_fs[5]_i_3__3 ));
(* SOFT_HLUTNM = "soft_lutpair171" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     \rxeq_fs[5]_i_4__3 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .O(\n_0_rxeq_fs[5]_i_4__3 ));
(* SOFT_HLUTNM = "soft_lutpair162" *) 
   LUT5 #(
    .INIT(32'h00000010)) 
     \rxeq_fs[5]_i_5__3 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[2] ),
        .I4(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .O(\n_0_rxeq_fs[5]_i_5__3 ));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_fs_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_fs[5]_i_1__3 ),
        .D(\n_0_rxeq_fs[0]_i_1__3 ),
        .Q(\n_0_rxeq_fs_reg[0] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_fs_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_fs[5]_i_1__3 ),
        .D(\n_0_rxeq_fs[1]_i_1__3 ),
        .Q(\n_0_rxeq_fs_reg[1] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_fs_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_fs[5]_i_1__3 ),
        .D(\n_0_rxeq_fs[2]_i_1__3 ),
        .Q(\n_0_rxeq_fs_reg[2] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_fs_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_fs[5]_i_1__3 ),
        .D(\n_0_rxeq_fs[3]_i_1__3 ),
        .Q(\n_0_rxeq_fs_reg[3] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_fs_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_fs[5]_i_1__3 ),
        .D(\n_0_rxeq_fs[4]_i_1__3 ),
        .Q(\n_0_rxeq_fs_reg[4] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_fs_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_fs[5]_i_1__3 ),
        .D(\n_0_rxeq_fs[5]_i_2__3 ),
        .Q(\n_0_rxeq_fs_reg[5] ),
        .R(SR));
LUT3 #(
    .INIT(8'h04)) 
     \rxeq_lf[0]_i_1__3 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I1(rxeq_lffs_reg2[0]),
        .I2(\n_0_rxeq_lf[5]_i_4__3 ),
        .O(\n_0_rxeq_lf[0]_i_1__3 ));
LUT3 #(
    .INIT(8'h04)) 
     \rxeq_lf[1]_i_1__3 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I1(rxeq_lffs_reg2[1]),
        .I2(\n_0_rxeq_lf[5]_i_4__3 ),
        .O(\n_0_rxeq_lf[1]_i_1__3 ));
LUT3 #(
    .INIT(8'h04)) 
     \rxeq_lf[2]_i_1__3 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I1(rxeq_lffs_reg2[2]),
        .I2(\n_0_rxeq_lf[5]_i_4__3 ),
        .O(\n_0_rxeq_lf[2]_i_1__3 ));
LUT3 #(
    .INIT(8'h04)) 
     \rxeq_lf[3]_i_1__3 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I1(rxeq_lffs_reg2[3]),
        .I2(\n_0_rxeq_lf[5]_i_4__3 ),
        .O(\n_0_rxeq_lf[3]_i_1__3 ));
LUT3 #(
    .INIT(8'h04)) 
     \rxeq_lf[4]_i_1__3 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I1(rxeq_lffs_reg2[4]),
        .I2(\n_0_rxeq_lf[5]_i_4__3 ),
        .O(\n_0_rxeq_lf[4]_i_1__3 ));
LUT4 #(
    .INIT(16'hFFD2)) 
     \rxeq_lf[5]_i_1__3 
       (.I0(\n_0_rxeq_preset[2]_i_5__3 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[2] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I3(\n_0_rxeq_lf[5]_i_3__3 ),
        .O(\n_0_rxeq_lf[5]_i_1__3 ));
LUT3 #(
    .INIT(8'h04)) 
     \rxeq_lf[5]_i_2__3 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I1(rxeq_lffs_reg2[5]),
        .I2(\n_0_rxeq_lf[5]_i_4__3 ),
        .O(\n_0_rxeq_lf[5]_i_2__3 ));
LUT6 #(
    .INIT(64'hFFFEFEE8FFFEFFE8)) 
     \rxeq_lf[5]_i_3__3 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I4(\n_0_FSM_onehot_fsm_rx_reg[2] ),
        .I5(\n_0_FSM_onehot_fsm_rx[5]_i_2__3 ),
        .O(\n_0_rxeq_lf[5]_i_3__3 ));
(* SOFT_HLUTNM = "soft_lutpair162" *) 
   LUT5 #(
    .INIT(32'hFFFEFFFF)) 
     \rxeq_lf[5]_i_4__3 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[2] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I4(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .O(\n_0_rxeq_lf[5]_i_4__3 ));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_lf_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_lf[5]_i_1__3 ),
        .D(\n_0_rxeq_lf[0]_i_1__3 ),
        .Q(rxeq_lf[0]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_lf_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_lf[5]_i_1__3 ),
        .D(\n_0_rxeq_lf[1]_i_1__3 ),
        .Q(rxeq_lf[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_lf_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_lf[5]_i_1__3 ),
        .D(\n_0_rxeq_lf[2]_i_1__3 ),
        .Q(rxeq_lf[2]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_lf_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_lf[5]_i_1__3 ),
        .D(\n_0_rxeq_lf[3]_i_1__3 ),
        .Q(rxeq_lf[3]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_lf_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_lf[5]_i_1__3 ),
        .D(\n_0_rxeq_lf[4]_i_1__3 ),
        .Q(rxeq_lf[4]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_lf_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_lf[5]_i_1__3 ),
        .D(\n_0_rxeq_lf[5]_i_2__3 ),
        .Q(rxeq_lf[5]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \rxeq_lffs_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_RXEQ_LFFS[0]),
        .Q(rxeq_lffs_reg1[0]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \rxeq_lffs_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_RXEQ_LFFS[1]),
        .Q(rxeq_lffs_reg1[1]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \rxeq_lffs_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_RXEQ_LFFS[2]),
        .Q(rxeq_lffs_reg1[2]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \rxeq_lffs_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_RXEQ_LFFS[3]),
        .Q(rxeq_lffs_reg1[3]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \rxeq_lffs_reg1_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_RXEQ_LFFS[4]),
        .Q(rxeq_lffs_reg1[4]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \rxeq_lffs_reg1_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_RXEQ_LFFS[5]),
        .Q(rxeq_lffs_reg1[5]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \rxeq_lffs_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_lffs_reg1[0]),
        .Q(rxeq_lffs_reg2[0]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \rxeq_lffs_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_lffs_reg1[1]),
        .Q(rxeq_lffs_reg2[1]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \rxeq_lffs_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_lffs_reg1[2]),
        .Q(rxeq_lffs_reg2[2]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \rxeq_lffs_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_lffs_reg1[3]),
        .Q(rxeq_lffs_reg2[3]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \rxeq_lffs_reg2_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_lffs_reg1[4]),
        .Q(rxeq_lffs_reg2[4]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \rxeq_lffs_reg2_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_lffs_reg1[5]),
        .Q(rxeq_lffs_reg2[5]),
        .R(SR));
(* SOFT_HLUTNM = "soft_lutpair165" *) 
   LUT2 #(
    .INIT(4'hE)) 
     rxeq_lffs_sel_i_3__3
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[2] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .O(n_0_rxeq_lffs_sel_i_3__3));
LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
     rxeq_lffs_sel_i_4__3
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[2] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I4(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .I5(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .O(rxeq_adapt_done));
FDRE #(
    .INIT(1'b0)) 
     rxeq_lffs_sel_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_8_rxeq_scan_i),
        .Q(n_0_rxeq_lffs_sel_reg),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_new_txcoeff_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_6_rxeq_scan_i),
        .Q(rxeq_new_txcoeff),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     rxeq_new_txcoeff_req_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_4_rxeq_scan_i),
        .Q(rxeq_new_txcoeff_req),
        .R(SR));
LUT4 #(
    .INIT(16'h2800)) 
     \rxeq_preset[0]_i_1__3 
       (.I0(\n_0_rxeq_preset[2]_i_5__3 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[2] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I3(rxeq_preset_reg2[0]),
        .O(\n_0_rxeq_preset[0]_i_1__3 ));
LUT4 #(
    .INIT(16'h2800)) 
     \rxeq_preset[1]_i_1__3 
       (.I0(\n_0_rxeq_preset[2]_i_5__3 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[2] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I3(rxeq_preset_reg2[1]),
        .O(\n_0_rxeq_preset[1]_i_1__3 ));
LUT6 #(
    .INIT(64'hFF44FFFFFFFFFFF0)) 
     \rxeq_preset[2]_i_1__3 
       (.I0(rxeq_control_reg2[1]),
        .I1(rxeq_control_reg2[0]),
        .I2(\n_0_rxeq_preset[2]_i_3__3 ),
        .I3(\n_0_rxeq_preset[2]_i_4__2 ),
        .I4(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I5(\n_0_rxeq_preset[2]_i_5__3 ),
        .O(\n_0_rxeq_preset[2]_i_1__3 ));
LUT4 #(
    .INIT(16'h2800)) 
     \rxeq_preset[2]_i_2__3 
       (.I0(\n_0_rxeq_preset[2]_i_5__3 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[2] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I3(rxeq_preset_reg2[2]),
        .O(\n_0_rxeq_preset[2]_i_2__3 ));
(* SOFT_HLUTNM = "soft_lutpair168" *) 
   LUT4 #(
    .INIT(16'hFE00)) 
     \rxeq_preset[2]_i_3__3 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .O(\n_0_rxeq_preset[2]_i_3__3 ));
(* SOFT_HLUTNM = "soft_lutpair170" *) 
   LUT4 #(
    .INIT(16'hFEEA)) 
     \rxeq_preset[2]_i_4__2 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[2] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .O(\n_0_rxeq_preset[2]_i_4__2 ));
(* SOFT_HLUTNM = "soft_lutpair170" *) 
   LUT4 #(
    .INIT(16'h0001)) 
     \rxeq_preset[2]_i_5__3 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .O(\n_0_rxeq_preset[2]_i_5__3 ));
(* ASYNC_REG *) 
   FDRE \rxeq_preset_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_RXEQ_PRESET[0]),
        .Q(rxeq_preset_reg1[0]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \rxeq_preset_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_RXEQ_PRESET[1]),
        .Q(rxeq_preset_reg1[1]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \rxeq_preset_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_RXEQ_PRESET[2]),
        .Q(rxeq_preset_reg1[2]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \rxeq_preset_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_preset_reg1[0]),
        .Q(rxeq_preset_reg2[0]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \rxeq_preset_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_preset_reg1[1]),
        .Q(rxeq_preset_reg2[1]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \rxeq_preset_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_preset_reg1[2]),
        .Q(rxeq_preset_reg2[2]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_preset_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_preset[2]_i_1__3 ),
        .D(\n_0_rxeq_preset[0]_i_1__3 ),
        .Q(rxeq_preset[0]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_preset_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_preset[2]_i_1__3 ),
        .D(\n_0_rxeq_preset[1]_i_1__3 ),
        .Q(rxeq_preset[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_preset_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_preset[2]_i_1__3 ),
        .D(\n_0_rxeq_preset[2]_i_2__3 ),
        .Q(rxeq_preset[2]),
        .R(SR));
LUT6 #(
    .INIT(64'h0000000000010000)) 
     rxeq_preset_valid_i_1__3
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .I4(\n_0_FSM_onehot_fsm_rx_reg[2] ),
        .I5(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .O(n_0_rxeq_preset_valid_i_1__3));
FDRE #(
    .INIT(1'b0)) 
     rxeq_preset_valid_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_rxeq_preset_valid_i_1__3),
        .Q(rxeq_preset_valid),
        .R(SR));
vc709_pcie_x8_gen3vc709_pcie_x8_gen3_rxeq_scan_50 rxeq_scan_i
       (.D({n_1_rxeq_scan_i,n_2_rxeq_scan_i,n_3_rxeq_scan_i}),
        .I1(I1),
        .I10(\n_0_FSM_onehot_fsm_rx[6]_i_2__3 ),
        .I11(\n_0_FSM_onehot_fsm_rx[5]_i_2__3 ),
        .I12(\n_0_rxeq_preset[2]_i_5__3 ),
        .I13(\n_0_rxeq_cnt[2]_i_2__3 ),
        .I14(n_0_rxeq_lffs_sel_i_3__3),
        .I15(n_0_rxeq_lffs_sel_reg),
        .I16(rxeq_preset),
        .I17(rxeq_txpreset),
        .I18(rxeq_txcoeff),
        .I19({\n_0_rxeq_fs_reg[5] ,\n_0_rxeq_fs_reg[4] ,\n_0_rxeq_fs_reg[3] ,\n_0_rxeq_fs_reg[2] ,\n_0_rxeq_fs_reg[1] ,\n_0_rxeq_fs_reg[0] }),
        .I2(n_0_rxeq_adapt_done_reg_reg),
        .I20(rxeq_lf),
        .I3(n_0_rxeq_adapt_done_reg_i_3__3),
        .I4(\n_0_FSM_onehot_fsm_rx[6]_i_5__3 ),
        .I5(\n_0_FSM_onehot_fsm_rx[6]_i_4__3 ),
        .I6(\n_0_FSM_onehot_fsm_rx[6]_i_3__3 ),
        .I7(n_0_rxeq_done_i_2__3),
        .I8(\n_0_FSM_onehot_fsm[4]_i_8__3 ),
        .I9(n_0_rxeq_adapt_done_reg_i_4__3),
        .O1(n_0_rxeq_scan_i),
        .O2(n_4_rxeq_scan_i),
        .O3(n_5_rxeq_scan_i),
        .O4(n_6_rxeq_scan_i),
        .O41(O41),
        .O5(n_7_rxeq_scan_i),
        .O6(n_8_rxeq_scan_i),
        .Q({\n_0_FSM_onehot_fsm_rx_reg[6] ,\n_0_FSM_onehot_fsm_rx_reg[5] ,\n_0_FSM_onehot_fsm_rx_reg[4] ,\n_0_FSM_onehot_fsm_rx_reg[3] ,\n_0_FSM_onehot_fsm_rx_reg[2] ,\n_0_FSM_onehot_fsm_rx_reg[1] }),
        .SR(SR),
        .out(rxeq_control_reg2),
        .pipe_pclk_in(pipe_pclk_in),
        .rxeq_adapt_done(rxeq_adapt_done),
        .rxeq_new_txcoeff(rxeq_new_txcoeff),
        .rxeq_new_txcoeff_req(rxeq_new_txcoeff_req),
        .rxeq_preset_valid(rxeq_preset_valid));
(* SOFT_HLUTNM = "soft_lutpair169" *) 
   LUT4 #(
    .INIT(16'h6000)) 
     \rxeq_txcoeff[0]_i_1__3 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_rxeq_txpreset[3]_i_4__3 ),
        .I3(rxeq_txcoeff[6]),
        .O(\n_0_rxeq_txcoeff[0]_i_1__3 ));
(* SOFT_HLUTNM = "soft_lutpair173" *) 
   LUT4 #(
    .INIT(16'h6000)) 
     \rxeq_txcoeff[10]_i_1__3 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_rxeq_txpreset[3]_i_4__3 ),
        .I3(rxeq_txcoeff[16]),
        .O(\n_0_rxeq_txcoeff[10]_i_1__3 ));
(* SOFT_HLUTNM = "soft_lutpair172" *) 
   LUT4 #(
    .INIT(16'h6000)) 
     \rxeq_txcoeff[11]_i_1__3 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_rxeq_txpreset[3]_i_4__3 ),
        .I3(rxeq_txcoeff[17]),
        .O(\n_0_rxeq_txcoeff[11]_i_1__3 ));
LUT4 #(
    .INIT(16'h6000)) 
     \rxeq_txcoeff[12]_i_1__3 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_rxeq_txpreset[3]_i_4__3 ),
        .I3(txeq_deemph_reg2[0]),
        .O(\n_0_rxeq_txcoeff[12]_i_1__3 ));
LUT4 #(
    .INIT(16'h6000)) 
     \rxeq_txcoeff[13]_i_1__3 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_rxeq_txpreset[3]_i_4__3 ),
        .I3(txeq_deemph_reg2[1]),
        .O(\n_0_rxeq_txcoeff[13]_i_1__3 ));
LUT4 #(
    .INIT(16'h6000)) 
     \rxeq_txcoeff[14]_i_1__3 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_rxeq_txpreset[3]_i_4__3 ),
        .I3(txeq_deemph_reg2[2]),
        .O(\n_0_rxeq_txcoeff[14]_i_1__3 ));
LUT4 #(
    .INIT(16'h6000)) 
     \rxeq_txcoeff[15]_i_1__3 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_rxeq_txpreset[3]_i_4__3 ),
        .I3(txeq_deemph_reg2[3]),
        .O(\n_0_rxeq_txcoeff[15]_i_1__3 ));
LUT4 #(
    .INIT(16'h6000)) 
     \rxeq_txcoeff[16]_i_1__3 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_rxeq_txpreset[3]_i_4__3 ),
        .I3(txeq_deemph_reg2[4]),
        .O(\n_0_rxeq_txcoeff[16]_i_1__3 ));
LUT4 #(
    .INIT(16'h6000)) 
     \rxeq_txcoeff[17]_i_1__3 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_rxeq_txpreset[3]_i_4__3 ),
        .I3(txeq_deemph_reg2[5]),
        .O(\n_0_rxeq_txcoeff[17]_i_1__3 ));
(* SOFT_HLUTNM = "soft_lutpair172" *) 
   LUT4 #(
    .INIT(16'h6000)) 
     \rxeq_txcoeff[1]_i_1__3 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_rxeq_txpreset[3]_i_4__3 ),
        .I3(rxeq_txcoeff[7]),
        .O(\n_0_rxeq_txcoeff[1]_i_1__3 ));
(* SOFT_HLUTNM = "soft_lutpair173" *) 
   LUT4 #(
    .INIT(16'h6000)) 
     \rxeq_txcoeff[2]_i_1__3 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_rxeq_txpreset[3]_i_4__3 ),
        .I3(rxeq_txcoeff[8]),
        .O(\n_0_rxeq_txcoeff[2]_i_1__3 ));
(* SOFT_HLUTNM = "soft_lutpair174" *) 
   LUT4 #(
    .INIT(16'h6000)) 
     \rxeq_txcoeff[3]_i_1__3 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_rxeq_txpreset[3]_i_4__3 ),
        .I3(rxeq_txcoeff[9]),
        .O(\n_0_rxeq_txcoeff[3]_i_1__3 ));
(* SOFT_HLUTNM = "soft_lutpair174" *) 
   LUT4 #(
    .INIT(16'h6000)) 
     \rxeq_txcoeff[4]_i_1__3 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_rxeq_txpreset[3]_i_4__3 ),
        .I3(rxeq_txcoeff[10]),
        .O(\n_0_rxeq_txcoeff[4]_i_1__3 ));
(* SOFT_HLUTNM = "soft_lutpair169" *) 
   LUT4 #(
    .INIT(16'h6000)) 
     \rxeq_txcoeff[5]_i_1__3 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_rxeq_txpreset[3]_i_4__3 ),
        .I3(rxeq_txcoeff[11]),
        .O(\n_0_rxeq_txcoeff[5]_i_1__3 ));
(* SOFT_HLUTNM = "soft_lutpair175" *) 
   LUT4 #(
    .INIT(16'h6000)) 
     \rxeq_txcoeff[6]_i_1__3 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_rxeq_txpreset[3]_i_4__3 ),
        .I3(rxeq_txcoeff[12]),
        .O(\n_0_rxeq_txcoeff[6]_i_1__3 ));
(* SOFT_HLUTNM = "soft_lutpair176" *) 
   LUT4 #(
    .INIT(16'h6000)) 
     \rxeq_txcoeff[7]_i_1__3 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_rxeq_txpreset[3]_i_4__3 ),
        .I3(rxeq_txcoeff[13]),
        .O(\n_0_rxeq_txcoeff[7]_i_1__3 ));
(* SOFT_HLUTNM = "soft_lutpair176" *) 
   LUT4 #(
    .INIT(16'h6000)) 
     \rxeq_txcoeff[8]_i_1__3 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_rxeq_txpreset[3]_i_4__3 ),
        .I3(rxeq_txcoeff[14]),
        .O(\n_0_rxeq_txcoeff[8]_i_1__3 ));
(* SOFT_HLUTNM = "soft_lutpair175" *) 
   LUT4 #(
    .INIT(16'h6000)) 
     \rxeq_txcoeff[9]_i_1__3 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_rxeq_txpreset[3]_i_4__3 ),
        .I3(rxeq_txcoeff[15]),
        .O(\n_0_rxeq_txcoeff[9]_i_1__3 ));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txpreset[3]_i_1__3 ),
        .D(\n_0_rxeq_txcoeff[0]_i_1__3 ),
        .Q(rxeq_txcoeff[0]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[10] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txpreset[3]_i_1__3 ),
        .D(\n_0_rxeq_txcoeff[10]_i_1__3 ),
        .Q(rxeq_txcoeff[10]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[11] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txpreset[3]_i_1__3 ),
        .D(\n_0_rxeq_txcoeff[11]_i_1__3 ),
        .Q(rxeq_txcoeff[11]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[12] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txpreset[3]_i_1__3 ),
        .D(\n_0_rxeq_txcoeff[12]_i_1__3 ),
        .Q(rxeq_txcoeff[12]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[13] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txpreset[3]_i_1__3 ),
        .D(\n_0_rxeq_txcoeff[13]_i_1__3 ),
        .Q(rxeq_txcoeff[13]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[14] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txpreset[3]_i_1__3 ),
        .D(\n_0_rxeq_txcoeff[14]_i_1__3 ),
        .Q(rxeq_txcoeff[14]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[15] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txpreset[3]_i_1__3 ),
        .D(\n_0_rxeq_txcoeff[15]_i_1__3 ),
        .Q(rxeq_txcoeff[15]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[16] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txpreset[3]_i_1__3 ),
        .D(\n_0_rxeq_txcoeff[16]_i_1__3 ),
        .Q(rxeq_txcoeff[16]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[17] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txpreset[3]_i_1__3 ),
        .D(\n_0_rxeq_txcoeff[17]_i_1__3 ),
        .Q(rxeq_txcoeff[17]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txpreset[3]_i_1__3 ),
        .D(\n_0_rxeq_txcoeff[1]_i_1__3 ),
        .Q(rxeq_txcoeff[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txpreset[3]_i_1__3 ),
        .D(\n_0_rxeq_txcoeff[2]_i_1__3 ),
        .Q(rxeq_txcoeff[2]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txpreset[3]_i_1__3 ),
        .D(\n_0_rxeq_txcoeff[3]_i_1__3 ),
        .Q(rxeq_txcoeff[3]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txpreset[3]_i_1__3 ),
        .D(\n_0_rxeq_txcoeff[4]_i_1__3 ),
        .Q(rxeq_txcoeff[4]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txpreset[3]_i_1__3 ),
        .D(\n_0_rxeq_txcoeff[5]_i_1__3 ),
        .Q(rxeq_txcoeff[5]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[6] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txpreset[3]_i_1__3 ),
        .D(\n_0_rxeq_txcoeff[6]_i_1__3 ),
        .Q(rxeq_txcoeff[6]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[7] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txpreset[3]_i_1__3 ),
        .D(\n_0_rxeq_txcoeff[7]_i_1__3 ),
        .Q(rxeq_txcoeff[7]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[8] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txpreset[3]_i_1__3 ),
        .D(\n_0_rxeq_txcoeff[8]_i_1__3 ),
        .Q(rxeq_txcoeff[8]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[9] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txpreset[3]_i_1__3 ),
        .D(\n_0_rxeq_txcoeff[9]_i_1__3 ),
        .Q(rxeq_txcoeff[9]),
        .R(SR));
LUT4 #(
    .INIT(16'h6000)) 
     \rxeq_txpreset[0]_i_1__3 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_rxeq_txpreset[3]_i_4__3 ),
        .I3(rxeq_txpreset_reg2[0]),
        .O(\n_0_rxeq_txpreset[0]_i_1__3 ));
LUT4 #(
    .INIT(16'h6000)) 
     \rxeq_txpreset[1]_i_1__3 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_rxeq_txpreset[3]_i_4__3 ),
        .I3(rxeq_txpreset_reg2[1]),
        .O(\n_0_rxeq_txpreset[1]_i_1__3 ));
LUT4 #(
    .INIT(16'h6000)) 
     \rxeq_txpreset[2]_i_1__3 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_rxeq_txpreset[3]_i_4__3 ),
        .I3(rxeq_txpreset_reg2[2]),
        .O(\n_0_rxeq_txpreset[2]_i_1__3 ));
LUT5 #(
    .INIT(32'hFFE8FFFF)) 
     \rxeq_txpreset[3]_i_1__3 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I4(\n_0_rxeq_txpreset[3]_i_3__3 ),
        .O(\n_0_rxeq_txpreset[3]_i_1__3 ));
LUT4 #(
    .INIT(16'h6000)) 
     \rxeq_txpreset[3]_i_2__3 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_rxeq_txpreset[3]_i_4__3 ),
        .I3(rxeq_txpreset_reg2[3]),
        .O(\n_0_rxeq_txpreset[3]_i_2__3 ));
LUT6 #(
    .INIT(64'h000000010003FFFC)) 
     \rxeq_txpreset[3]_i_3__3 
       (.I0(rxeq_control_reg2[1]),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I4(\n_0_FSM_onehot_fsm_rx_reg[2] ),
        .I5(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .O(\n_0_rxeq_txpreset[3]_i_3__3 ));
(* SOFT_HLUTNM = "soft_lutpair171" *) 
   LUT4 #(
    .INIT(16'h0001)) 
     \rxeq_txpreset[3]_i_4__3 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[2] ),
        .O(\n_0_rxeq_txpreset[3]_i_4__3 ));
(* ASYNC_REG *) 
   FDRE \rxeq_txpreset_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_RXEQ_TXPRESET[0]),
        .Q(rxeq_txpreset_reg1[0]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \rxeq_txpreset_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_RXEQ_TXPRESET[1]),
        .Q(rxeq_txpreset_reg1[1]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \rxeq_txpreset_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_RXEQ_TXPRESET[2]),
        .Q(rxeq_txpreset_reg1[2]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \rxeq_txpreset_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_RXEQ_TXPRESET[3]),
        .Q(rxeq_txpreset_reg1[3]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \rxeq_txpreset_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_txpreset_reg1[0]),
        .Q(rxeq_txpreset_reg2[0]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \rxeq_txpreset_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_txpreset_reg1[1]),
        .Q(rxeq_txpreset_reg2[1]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \rxeq_txpreset_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_txpreset_reg1[2]),
        .Q(rxeq_txpreset_reg2[2]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \rxeq_txpreset_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_txpreset_reg1[3]),
        .Q(rxeq_txpreset_reg2[3]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txpreset_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txpreset[3]_i_1__3 ),
        .D(\n_0_rxeq_txpreset[0]_i_1__3 ),
        .Q(rxeq_txpreset[0]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txpreset_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txpreset[3]_i_1__3 ),
        .D(\n_0_rxeq_txpreset[1]_i_1__3 ),
        .Q(rxeq_txpreset[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txpreset_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txpreset[3]_i_1__3 ),
        .D(\n_0_rxeq_txpreset[2]_i_1__3 ),
        .Q(rxeq_txpreset[2]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txpreset_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txpreset[3]_i_1__3 ),
        .D(\n_0_rxeq_txpreset[3]_i_2__3 ),
        .Q(rxeq_txpreset[3]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE rxeq_user_en_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(rxeq_user_en_reg1),
        .R(SR));
(* ASYNC_REG *) 
   FDRE rxeq_user_en_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_user_en_reg1),
        .Q(rxeq_user_en_reg2),
        .R(SR));
(* ASYNC_REG *) 
   FDRE rxeq_user_mode_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(rxeq_user_mode_reg1),
        .R(SR));
(* ASYNC_REG *) 
   FDRE rxeq_user_mode_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_user_mode_reg1),
        .Q(rxeq_user_mode_reg2),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(rxeq_user_txcoeff_reg1[0]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[10] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(rxeq_user_txcoeff_reg1[10]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[11] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(rxeq_user_txcoeff_reg1[11]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[12] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(rxeq_user_txcoeff_reg1[12]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[13] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(rxeq_user_txcoeff_reg1[13]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[14] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(rxeq_user_txcoeff_reg1[14]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[15] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(rxeq_user_txcoeff_reg1[15]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[16] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(rxeq_user_txcoeff_reg1[16]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[17] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(rxeq_user_txcoeff_reg1[17]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(rxeq_user_txcoeff_reg1[1]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(rxeq_user_txcoeff_reg1[2]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(rxeq_user_txcoeff_reg1[3]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(rxeq_user_txcoeff_reg1[4]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(rxeq_user_txcoeff_reg1[5]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[6] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(rxeq_user_txcoeff_reg1[6]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[7] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(rxeq_user_txcoeff_reg1[7]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[8] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(rxeq_user_txcoeff_reg1[8]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[9] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(rxeq_user_txcoeff_reg1[9]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_user_txcoeff_reg1[0]),
        .Q(rxeq_user_txcoeff_reg2[0]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[10] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_user_txcoeff_reg1[10]),
        .Q(rxeq_user_txcoeff_reg2[10]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[11] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_user_txcoeff_reg1[11]),
        .Q(rxeq_user_txcoeff_reg2[11]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[12] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_user_txcoeff_reg1[12]),
        .Q(rxeq_user_txcoeff_reg2[12]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[13] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_user_txcoeff_reg1[13]),
        .Q(rxeq_user_txcoeff_reg2[13]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[14] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_user_txcoeff_reg1[14]),
        .Q(rxeq_user_txcoeff_reg2[14]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[15] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_user_txcoeff_reg1[15]),
        .Q(rxeq_user_txcoeff_reg2[15]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[16] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_user_txcoeff_reg1[16]),
        .Q(rxeq_user_txcoeff_reg2[16]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[17] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_user_txcoeff_reg1[17]),
        .Q(rxeq_user_txcoeff_reg2[17]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_user_txcoeff_reg1[1]),
        .Q(rxeq_user_txcoeff_reg2[1]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_user_txcoeff_reg1[2]),
        .Q(rxeq_user_txcoeff_reg2[2]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_user_txcoeff_reg1[3]),
        .Q(rxeq_user_txcoeff_reg2[3]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_user_txcoeff_reg1[4]),
        .Q(rxeq_user_txcoeff_reg2[4]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_user_txcoeff_reg1[5]),
        .Q(rxeq_user_txcoeff_reg2[5]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[6] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_user_txcoeff_reg1[6]),
        .Q(rxeq_user_txcoeff_reg2[6]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[7] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_user_txcoeff_reg1[7]),
        .Q(rxeq_user_txcoeff_reg2[7]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[8] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_user_txcoeff_reg1[8]),
        .Q(rxeq_user_txcoeff_reg2[8]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[9] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_user_txcoeff_reg1[9]),
        .Q(rxeq_user_txcoeff_reg2[9]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \txeq_control_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_TXEQ_CONTROL[0]),
        .Q(txeq_control_reg1[0]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \txeq_control_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_TXEQ_CONTROL[1]),
        .Q(txeq_control_reg1[1]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \txeq_control_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txeq_control_reg1[0]),
        .Q(txeq_control_reg2[0]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \txeq_control_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txeq_control_reg1[1]),
        .Q(txeq_control_reg2[1]),
        .R(SR));
(* ASYNC_REG *) 
   FDSE \txeq_deemph_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_TXEQ_DEEMPH[0]),
        .Q(txeq_deemph_reg1[0]),
        .S(SR));
(* ASYNC_REG *) 
   FDRE \txeq_deemph_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_TXEQ_DEEMPH[1]),
        .Q(txeq_deemph_reg1[1]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \txeq_deemph_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_TXEQ_DEEMPH[2]),
        .Q(txeq_deemph_reg1[2]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \txeq_deemph_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_TXEQ_DEEMPH[3]),
        .Q(txeq_deemph_reg1[3]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \txeq_deemph_reg1_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_TXEQ_DEEMPH[4]),
        .Q(txeq_deemph_reg1[4]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \txeq_deemph_reg1_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_TXEQ_DEEMPH[5]),
        .Q(txeq_deemph_reg1[5]),
        .R(SR));
(* ASYNC_REG *) 
   FDSE \txeq_deemph_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txeq_deemph_reg1[0]),
        .Q(txeq_deemph_reg2[0]),
        .S(SR));
(* ASYNC_REG *) 
   FDRE \txeq_deemph_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txeq_deemph_reg1[1]),
        .Q(txeq_deemph_reg2[1]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \txeq_deemph_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txeq_deemph_reg1[2]),
        .Q(txeq_deemph_reg2[2]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \txeq_deemph_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txeq_deemph_reg1[3]),
        .Q(txeq_deemph_reg2[3]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \txeq_deemph_reg2_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txeq_deemph_reg1[4]),
        .Q(txeq_deemph_reg2[4]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \txeq_deemph_reg2_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txeq_deemph_reg1[5]),
        .Q(txeq_deemph_reg2[5]),
        .R(SR));
LUT6 #(
    .INIT(64'h0000000000000100)) 
     txeq_done_i_1__3
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[2] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[6] ),
        .I4(\n_0_FSM_onehot_fsm_tx_reg[5] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .O(n_0_txeq_done_i_1__3));
FDRE #(
    .INIT(1'b0)) 
     txeq_done_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_txeq_done_i_1__3),
        .Q(PIPE_TXEQ_DONE),
        .R(SR));
LUT5 #(
    .INIT(32'h00000400)) 
     \txeq_preset[0]_i_1__3 
       (.I0(txeq_preset_reg2[1]),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[2]),
        .I3(txeq_preset_reg2[3]),
        .I4(I1),
        .O(\n_0_txeq_preset[0]_i_1__3 ));
LUT5 #(
    .INIT(32'hAABBEBAB)) 
     \txeq_preset[10]_i_1__3 
       (.I0(I1),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[1]),
        .I3(txeq_preset_reg2[2]),
        .I4(txeq_preset_reg2[3]),
        .O(\n_0_txeq_preset[10]_i_1__3 ));
LUT5 #(
    .INIT(32'hAABBEAAB)) 
     \txeq_preset[11]_i_1__3 
       (.I0(I1),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[1]),
        .I3(txeq_preset_reg2[2]),
        .I4(txeq_preset_reg2[3]),
        .O(\n_0_txeq_preset[11]_i_1__3 ));
LUT5 #(
    .INIT(32'h0000027E)) 
     \txeq_preset[12]_i_1__3 
       (.I0(txeq_preset_reg2[0]),
        .I1(txeq_preset_reg2[1]),
        .I2(txeq_preset_reg2[2]),
        .I3(txeq_preset_reg2[3]),
        .I4(I1),
        .O(\n_0_txeq_preset[12]_i_1__3 ));
LUT5 #(
    .INIT(32'h00001004)) 
     \txeq_preset[13]_i_1__3 
       (.I0(txeq_preset_reg2[2]),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[1]),
        .I3(txeq_preset_reg2[3]),
        .I4(I1),
        .O(\n_0_txeq_preset[13]_i_1__3 ));
LUT5 #(
    .INIT(32'h00000140)) 
     \txeq_preset[14]_i_1__3 
       (.I0(txeq_preset_reg2[2]),
        .I1(txeq_preset_reg2[1]),
        .I2(txeq_preset_reg2[0]),
        .I3(txeq_preset_reg2[3]),
        .I4(I1),
        .O(\n_0_txeq_preset[14]_i_1__3 ));
LUT4 #(
    .INIT(16'hAAAB)) 
     \txeq_preset[15]_i_1__2 
       (.I0(I1),
        .I1(txeq_preset_reg2[3]),
        .I2(txeq_preset_reg2[2]),
        .I3(txeq_preset_reg2[1]),
        .O(\n_0_txeq_preset[15]_i_1__2 ));
LUT4 #(
    .INIT(16'h0014)) 
     \txeq_preset[16]_i_1__3 
       (.I0(txeq_preset_reg2[2]),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[3]),
        .I3(I1),
        .O(\n_0_txeq_preset[16]_i_1__3 ));
LUT5 #(
    .INIT(32'hAAABAAAA)) 
     \txeq_preset[17]_i_1__3 
       (.I0(I1),
        .I1(n_0_txeq_preset_done_i_2__3),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[6] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_FSM_onehot_fsm_tx_reg[2] ),
        .O(\n_0_txeq_preset[17]_i_1__3 ));
LUT5 #(
    .INIT(32'hAABAEABB)) 
     \txeq_preset[17]_i_2__3 
       (.I0(I1),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[1]),
        .I3(txeq_preset_reg2[2]),
        .I4(txeq_preset_reg2[3]),
        .O(\n_0_txeq_preset[17]_i_2__3 ));
LUT5 #(
    .INIT(32'h00000120)) 
     \txeq_preset[1]_i_1__3 
       (.I0(txeq_preset_reg2[1]),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[2]),
        .I3(txeq_preset_reg2[3]),
        .I4(I1),
        .O(\n_0_txeq_preset[1]_i_1__3 ));
LUT4 #(
    .INIT(16'h00E0)) 
     \txeq_preset[2]_i_1__3 
       (.I0(txeq_preset_reg2[2]),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[3]),
        .I3(I1),
        .O(\n_0_txeq_preset[2]_i_1__3 ));
LUT5 #(
    .INIT(32'h000005E0)) 
     \txeq_preset[3]_i_1__3 
       (.I0(txeq_preset_reg2[1]),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[2]),
        .I3(txeq_preset_reg2[3]),
        .I4(I1),
        .O(\n_0_txeq_preset[3]_i_1__3 ));
LUT5 #(
    .INIT(32'h00001040)) 
     \txeq_preset[7]_i_1__3 
       (.I0(txeq_preset_reg2[3]),
        .I1(txeq_preset_reg2[2]),
        .I2(txeq_preset_reg2[1]),
        .I3(txeq_preset_reg2[0]),
        .I4(I1),
        .O(\n_0_txeq_preset[7]_i_1__3 ));
LUT5 #(
    .INIT(32'hAABBAEFB)) 
     \txeq_preset[8]_i_1__3 
       (.I0(I1),
        .I1(txeq_preset_reg2[1]),
        .I2(txeq_preset_reg2[0]),
        .I3(txeq_preset_reg2[2]),
        .I4(txeq_preset_reg2[3]),
        .O(\n_0_txeq_preset[8]_i_1__3 ));
LUT5 #(
    .INIT(32'hAABBEEAB)) 
     \txeq_preset[9]_i_1__3 
       (.I0(I1),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[1]),
        .I3(txeq_preset_reg2[2]),
        .I4(txeq_preset_reg2[3]),
        .O(\n_0_txeq_preset[9]_i_1__3 ));
(* SOFT_HLUTNM = "soft_lutpair163" *) 
   LUT5 #(
    .INIT(32'h00000100)) 
     txeq_preset_done_i_1__3
       (.I0(n_0_txeq_preset_done_i_2__3),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[6] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[2] ),
        .I4(I1),
        .O(n_0_txeq_preset_done_i_1__3));
LUT4 #(
    .INIT(16'hFFFE)) 
     txeq_preset_done_i_2__3
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[0] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[5] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .O(n_0_txeq_preset_done_i_2__3));
FDRE #(
    .INIT(1'b0)) 
     txeq_preset_done_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_txeq_preset_done_i_1__3),
        .Q(txeq_preset_done),
        .R(\<const0> ));
(* ASYNC_REG *) 
   FDRE \txeq_preset_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_TXEQ_PRESET[0]),
        .Q(txeq_preset_reg1[0]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \txeq_preset_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_TXEQ_PRESET[1]),
        .Q(txeq_preset_reg1[1]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \txeq_preset_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_TXEQ_PRESET[2]),
        .Q(txeq_preset_reg1[2]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \txeq_preset_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_TXEQ_PRESET[3]),
        .Q(txeq_preset_reg1[3]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \txeq_preset_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txeq_preset_reg1[0]),
        .Q(txeq_preset_reg2[0]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \txeq_preset_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txeq_preset_reg1[1]),
        .Q(txeq_preset_reg2[1]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \txeq_preset_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txeq_preset_reg1[2]),
        .Q(txeq_preset_reg2[2]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \txeq_preset_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txeq_preset_reg1[3]),
        .Q(txeq_preset_reg2[3]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1__3 ),
        .D(\n_0_txeq_preset[0]_i_1__3 ),
        .Q(txeq_preset[0]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[10] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1__3 ),
        .D(\n_0_txeq_preset[10]_i_1__3 ),
        .Q(txeq_preset[10]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[11] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1__3 ),
        .D(\n_0_txeq_preset[11]_i_1__3 ),
        .Q(txeq_preset[11]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[12] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1__3 ),
        .D(\n_0_txeq_preset[12]_i_1__3 ),
        .Q(txeq_preset[12]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[13] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1__3 ),
        .D(\n_0_txeq_preset[13]_i_1__3 ),
        .Q(txeq_preset[13]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[14] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1__3 ),
        .D(\n_0_txeq_preset[14]_i_1__3 ),
        .Q(txeq_preset[14]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[15] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1__3 ),
        .D(\n_0_txeq_preset[15]_i_1__2 ),
        .Q(txeq_preset[15]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[16] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1__3 ),
        .D(\n_0_txeq_preset[16]_i_1__3 ),
        .Q(txeq_preset[16]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[17] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1__3 ),
        .D(\n_0_txeq_preset[17]_i_2__3 ),
        .Q(txeq_preset[17]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1__3 ),
        .D(\n_0_txeq_preset[1]_i_1__3 ),
        .Q(txeq_preset[1]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1__3 ),
        .D(\n_0_txeq_preset[2]_i_1__3 ),
        .Q(txeq_preset[2]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1__3 ),
        .D(\n_0_txeq_preset[3]_i_1__3 ),
        .Q(txeq_preset[3]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[7] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1__3 ),
        .D(\n_0_txeq_preset[7]_i_1__3 ),
        .Q(txeq_preset[7]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[8] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1__3 ),
        .D(\n_0_txeq_preset[8]_i_1__3 ),
        .Q(txeq_preset[8]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[9] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1__3 ),
        .D(\n_0_txeq_preset[9]_i_1__3 ),
        .Q(txeq_preset[9]),
        .R(\<const0> ));
LUT6 #(
    .INIT(64'h0000000033E200E2)) 
     \txeq_txcoeff[0]_i_1__3 
       (.I0(txeq_txcoeff[6]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__3 ),
        .I2(txeq_preset[0]),
        .I3(\n_0_FSM_onehot_fsm_tx[5]_i_2__3 ),
        .I4(data2),
        .I5(\n_0_txeq_txcoeff[18]_i_6__3 ),
        .O(\n_0_txeq_txcoeff[0]_i_1__3 ));
LUT4 #(
    .INIT(16'hFB08)) 
     \txeq_txcoeff[0]_i_2__3 
       (.I0(EQ_TXEQ_DEEMPH_OUT[5]),
        .I1(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I2(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I3(txeq_txcoeff[6]),
        .O(data2));
LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
     \txeq_txcoeff[10]_i_1__3 
       (.I0(EQ_TXEQ_DEEMPH_OUT[13]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__3 ),
        .I2(txeq_preset[10]),
        .I3(\n_0_FSM_onehot_fsm_tx[5]_i_2__3 ),
        .I4(\n_0_txeq_txcoeff[10]_i_2__3 ),
        .I5(\n_0_txeq_txcoeff[18]_i_6__3 ),
        .O(\n_0_txeq_txcoeff[10]_i_1__3 ));
LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
     \txeq_txcoeff[10]_i_2__3 
       (.I0(EQ_TXEQ_DEEMPH_OUT[7]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__3 ),
        .I2(EQ_TXEQ_DEEMPH_OUT[14]),
        .I3(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I4(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I5(EQ_TXEQ_DEEMPH_OUT[13]),
        .O(\n_0_txeq_txcoeff[10]_i_2__3 ));
LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
     \txeq_txcoeff[11]_i_1__3 
       (.I0(EQ_TXEQ_DEEMPH_OUT[14]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__3 ),
        .I2(txeq_preset[11]),
        .I3(\n_0_FSM_onehot_fsm_tx[5]_i_2__3 ),
        .I4(\n_0_txeq_txcoeff[11]_i_2__3 ),
        .I5(\n_0_txeq_txcoeff[18]_i_6__3 ),
        .O(\n_0_txeq_txcoeff[11]_i_1__3 ));
LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
     \txeq_txcoeff[11]_i_2__3 
       (.I0(EQ_TXEQ_DEEMPH_OUT[8]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__3 ),
        .I2(EQ_TXEQ_DEEMPH_OUT[15]),
        .I3(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I4(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I5(EQ_TXEQ_DEEMPH_OUT[14]),
        .O(\n_0_txeq_txcoeff[11]_i_2__3 ));
LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
     \txeq_txcoeff[12]_i_1__3 
       (.I0(EQ_TXEQ_DEEMPH_OUT[15]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__3 ),
        .I2(txeq_preset[12]),
        .I3(\n_0_FSM_onehot_fsm_tx[5]_i_2__3 ),
        .I4(\n_0_txeq_txcoeff[12]_i_2__3 ),
        .I5(\n_0_txeq_txcoeff[18]_i_6__3 ),
        .O(\n_0_txeq_txcoeff[12]_i_1__3 ));
LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
     \txeq_txcoeff[12]_i_2__3 
       (.I0(EQ_TXEQ_DEEMPH_OUT[9]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__3 ),
        .I2(txeq_deemph_reg2[0]),
        .I3(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I4(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I5(EQ_TXEQ_DEEMPH_OUT[15]),
        .O(\n_0_txeq_txcoeff[12]_i_2__3 ));
LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
     \txeq_txcoeff[13]_i_1__3 
       (.I0(txeq_deemph_reg2[0]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__3 ),
        .I2(txeq_preset[13]),
        .I3(\n_0_FSM_onehot_fsm_tx[5]_i_2__3 ),
        .I4(\n_0_txeq_txcoeff[13]_i_2__3 ),
        .I5(\n_0_txeq_txcoeff[18]_i_6__3 ),
        .O(\n_0_txeq_txcoeff[13]_i_1__3 ));
LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
     \txeq_txcoeff[13]_i_2__3 
       (.I0(EQ_TXEQ_DEEMPH_OUT[10]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__3 ),
        .I2(txeq_deemph_reg2[1]),
        .I3(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I4(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I5(txeq_deemph_reg2[0]),
        .O(\n_0_txeq_txcoeff[13]_i_2__3 ));
LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
     \txeq_txcoeff[14]_i_1__3 
       (.I0(txeq_deemph_reg2[1]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__3 ),
        .I2(txeq_preset[14]),
        .I3(\n_0_FSM_onehot_fsm_tx[5]_i_2__3 ),
        .I4(\n_0_txeq_txcoeff[14]_i_2__3 ),
        .I5(\n_0_txeq_txcoeff[18]_i_6__3 ),
        .O(\n_0_txeq_txcoeff[14]_i_1__3 ));
LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
     \txeq_txcoeff[14]_i_2__3 
       (.I0(txeq_txcoeff[13]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__3 ),
        .I2(txeq_deemph_reg2[2]),
        .I3(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I4(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I5(txeq_deemph_reg2[1]),
        .O(\n_0_txeq_txcoeff[14]_i_2__3 ));
LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
     \txeq_txcoeff[15]_i_1__3 
       (.I0(txeq_deemph_reg2[2]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__3 ),
        .I2(txeq_preset[15]),
        .I3(\n_0_FSM_onehot_fsm_tx[5]_i_2__3 ),
        .I4(\n_0_txeq_txcoeff[15]_i_2__3 ),
        .I5(\n_0_txeq_txcoeff[18]_i_6__3 ),
        .O(\n_0_txeq_txcoeff[15]_i_1__3 ));
LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
     \txeq_txcoeff[15]_i_2__3 
       (.I0(EQ_TXEQ_DEEMPH_OUT[11]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__3 ),
        .I2(txeq_deemph_reg2[3]),
        .I3(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I4(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I5(txeq_deemph_reg2[2]),
        .O(\n_0_txeq_txcoeff[15]_i_2__3 ));
LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
     \txeq_txcoeff[16]_i_1__3 
       (.I0(txeq_deemph_reg2[3]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__3 ),
        .I2(txeq_preset[16]),
        .I3(\n_0_FSM_onehot_fsm_tx[5]_i_2__3 ),
        .I4(\n_0_txeq_txcoeff[16]_i_2__3 ),
        .I5(\n_0_txeq_txcoeff[18]_i_6__3 ),
        .O(\n_0_txeq_txcoeff[16]_i_1__3 ));
LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
     \txeq_txcoeff[16]_i_2__3 
       (.I0(EQ_TXEQ_DEEMPH_OUT[12]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__3 ),
        .I2(txeq_deemph_reg2[4]),
        .I3(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I4(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I5(txeq_deemph_reg2[3]),
        .O(\n_0_txeq_txcoeff[16]_i_2__3 ));
LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
     \txeq_txcoeff[17]_i_1__3 
       (.I0(txeq_deemph_reg2[4]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__3 ),
        .I2(txeq_preset[17]),
        .I3(\n_0_FSM_onehot_fsm_tx[5]_i_2__3 ),
        .I4(\n_0_txeq_txcoeff[17]_i_2__3 ),
        .I5(\n_0_txeq_txcoeff[18]_i_6__3 ),
        .O(\n_0_txeq_txcoeff[17]_i_1__3 ));
LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
     \txeq_txcoeff[17]_i_2__3 
       (.I0(EQ_TXEQ_DEEMPH_OUT[13]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__3 ),
        .I2(txeq_deemph_reg2[5]),
        .I3(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I4(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I5(txeq_deemph_reg2[4]),
        .O(\n_0_txeq_txcoeff[17]_i_2__3 ));
LUT6 #(
    .INIT(64'hFDD7FDD7FDDFFDD7)) 
     \txeq_txcoeff[18]_i_1__3 
       (.I0(\n_0_txeq_txcoeff[18]_i_3__3 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[5] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[6] ),
        .I4(txeq_control_reg2[1]),
        .I5(txeq_control_reg2[0]),
        .O(\n_0_txeq_txcoeff[18]_i_1__3 ));
LUT6 #(
    .INIT(64'h00000000A4E40444)) 
     \txeq_txcoeff[18]_i_2__3 
       (.I0(\n_0_txeq_txcoeff[18]_i_4__3 ),
        .I1(txeq_deemph_reg2[5]),
        .I2(\n_0_FSM_onehot_fsm_tx[5]_i_2__3 ),
        .I3(\n_0_txeq_txcoeff[18]_i_5__3 ),
        .I4(EQ_TXEQ_DEEMPH_OUT[14]),
        .I5(\n_0_txeq_txcoeff[18]_i_6__3 ),
        .O(\n_0_txeq_txcoeff[18]_i_2__3 ));
(* SOFT_HLUTNM = "soft_lutpair161" *) 
   LUT3 #(
    .INIT(8'h01)) 
     \txeq_txcoeff[18]_i_3__3 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[2] ),
        .O(\n_0_txeq_txcoeff[18]_i_3__3 ));
LUT6 #(
    .INIT(64'h0000000000000016)) 
     \txeq_txcoeff[18]_i_4__3 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[6] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[2] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[5] ),
        .I4(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .O(\n_0_txeq_txcoeff[18]_i_4__3 ));
(* SOFT_HLUTNM = "soft_lutpair164" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[18]_i_5__3 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[18]_i_5__3 ));
LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFFF9)) 
     \txeq_txcoeff[18]_i_6__3 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[2] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[6] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[5] ),
        .I4(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .O(\n_0_txeq_txcoeff[18]_i_6__3 ));
LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
     \txeq_txcoeff[1]_i_1__3 
       (.I0(EQ_TXEQ_DEEMPH_OUT[5]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__3 ),
        .I2(txeq_preset[1]),
        .I3(\n_0_FSM_onehot_fsm_tx[5]_i_2__3 ),
        .I4(\n_0_txeq_txcoeff[1]_i_2__3 ),
        .I5(\n_0_txeq_txcoeff[18]_i_6__3 ),
        .O(\n_0_txeq_txcoeff[1]_i_1__3 ));
LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
     \txeq_txcoeff[1]_i_2__3 
       (.I0(\n_0_txeq_txcoeff_reg[0] ),
        .I1(\n_0_txeq_txcoeff[18]_i_4__3 ),
        .I2(EQ_TXEQ_DEEMPH_OUT[6]),
        .I3(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I4(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I5(EQ_TXEQ_DEEMPH_OUT[5]),
        .O(\n_0_txeq_txcoeff[1]_i_2__3 ));
LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
     \txeq_txcoeff[2]_i_1__3 
       (.I0(EQ_TXEQ_DEEMPH_OUT[6]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__3 ),
        .I2(txeq_preset[2]),
        .I3(\n_0_FSM_onehot_fsm_tx[5]_i_2__3 ),
        .I4(\n_0_txeq_txcoeff[2]_i_2__3 ),
        .I5(\n_0_txeq_txcoeff[18]_i_6__3 ),
        .O(\n_0_txeq_txcoeff[2]_i_1__3 ));
LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
     \txeq_txcoeff[2]_i_2__3 
       (.I0(EQ_TXEQ_DEEMPH_OUT[0]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__3 ),
        .I2(EQ_TXEQ_DEEMPH_OUT[7]),
        .I3(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I4(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I5(EQ_TXEQ_DEEMPH_OUT[6]),
        .O(\n_0_txeq_txcoeff[2]_i_2__3 ));
LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
     \txeq_txcoeff[3]_i_1__3 
       (.I0(EQ_TXEQ_DEEMPH_OUT[7]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__3 ),
        .I2(txeq_preset[3]),
        .I3(\n_0_FSM_onehot_fsm_tx[5]_i_2__3 ),
        .I4(\n_0_txeq_txcoeff[3]_i_2__3 ),
        .I5(\n_0_txeq_txcoeff[18]_i_6__3 ),
        .O(\n_0_txeq_txcoeff[3]_i_1__3 ));
LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
     \txeq_txcoeff[3]_i_2__3 
       (.I0(EQ_TXEQ_DEEMPH_OUT[1]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__3 ),
        .I2(EQ_TXEQ_DEEMPH_OUT[8]),
        .I3(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I4(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I5(EQ_TXEQ_DEEMPH_OUT[7]),
        .O(\n_0_txeq_txcoeff[3]_i_2__3 ));
LUT6 #(
    .INIT(64'h00000000F4A45404)) 
     \txeq_txcoeff[4]_i_1__3 
       (.I0(\n_0_txeq_txcoeff[18]_i_4__3 ),
        .I1(EQ_TXEQ_DEEMPH_OUT[8]),
        .I2(\n_0_FSM_onehot_fsm_tx[5]_i_2__3 ),
        .I3(\n_0_txeq_txcoeff[4]_i_2__3 ),
        .I4(EQ_TXEQ_DEEMPH_OUT[2]),
        .I5(\n_0_txeq_txcoeff[18]_i_6__3 ),
        .O(\n_0_txeq_txcoeff[4]_i_1__3 ));
LUT4 #(
    .INIT(16'hFB08)) 
     \txeq_txcoeff[4]_i_2__3 
       (.I0(EQ_TXEQ_DEEMPH_OUT[9]),
        .I1(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I2(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I3(EQ_TXEQ_DEEMPH_OUT[8]),
        .O(\n_0_txeq_txcoeff[4]_i_2__3 ));
LUT6 #(
    .INIT(64'h00000000F4A45404)) 
     \txeq_txcoeff[5]_i_1__3 
       (.I0(\n_0_txeq_txcoeff[18]_i_4__3 ),
        .I1(EQ_TXEQ_DEEMPH_OUT[9]),
        .I2(\n_0_FSM_onehot_fsm_tx[5]_i_2__3 ),
        .I3(\n_0_txeq_txcoeff[5]_i_2__3 ),
        .I4(EQ_TXEQ_DEEMPH_OUT[3]),
        .I5(\n_0_txeq_txcoeff[18]_i_6__3 ),
        .O(\n_0_txeq_txcoeff[5]_i_1__3 ));
(* SOFT_HLUTNM = "soft_lutpair167" *) 
   LUT4 #(
    .INIT(16'hFB08)) 
     \txeq_txcoeff[5]_i_2__3 
       (.I0(EQ_TXEQ_DEEMPH_OUT[10]),
        .I1(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I2(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I3(EQ_TXEQ_DEEMPH_OUT[9]),
        .O(\n_0_txeq_txcoeff[5]_i_2__3 ));
LUT6 #(
    .INIT(64'h00000000F4A45404)) 
     \txeq_txcoeff[6]_i_1__3 
       (.I0(\n_0_txeq_txcoeff[18]_i_4__3 ),
        .I1(EQ_TXEQ_DEEMPH_OUT[10]),
        .I2(\n_0_FSM_onehot_fsm_tx[5]_i_2__3 ),
        .I3(\n_0_txeq_txcoeff[6]_i_2__3 ),
        .I4(EQ_TXEQ_DEEMPH_OUT[4]),
        .I5(\n_0_txeq_txcoeff[18]_i_6__3 ),
        .O(\n_0_txeq_txcoeff[6]_i_1__3 ));
(* SOFT_HLUTNM = "soft_lutpair167" *) 
   LUT4 #(
    .INIT(16'hFB08)) 
     \txeq_txcoeff[6]_i_2__3 
       (.I0(txeq_txcoeff[13]),
        .I1(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I2(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I3(EQ_TXEQ_DEEMPH_OUT[10]),
        .O(\n_0_txeq_txcoeff[6]_i_2__3 ));
LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
     \txeq_txcoeff[7]_i_1__3 
       (.I0(txeq_txcoeff[13]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__3 ),
        .I2(txeq_preset[7]),
        .I3(\n_0_FSM_onehot_fsm_tx[5]_i_2__3 ),
        .I4(\n_0_txeq_txcoeff[7]_i_2__3 ),
        .I5(\n_0_txeq_txcoeff[18]_i_6__3 ),
        .O(\n_0_txeq_txcoeff[7]_i_1__3 ));
LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
     \txeq_txcoeff[7]_i_2__3 
       (.I0(txeq_txcoeff[6]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__3 ),
        .I2(EQ_TXEQ_DEEMPH_OUT[11]),
        .I3(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I4(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I5(txeq_txcoeff[13]),
        .O(\n_0_txeq_txcoeff[7]_i_2__3 ));
LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
     \txeq_txcoeff[8]_i_1__3 
       (.I0(EQ_TXEQ_DEEMPH_OUT[11]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__3 ),
        .I2(txeq_preset[8]),
        .I3(\n_0_FSM_onehot_fsm_tx[5]_i_2__3 ),
        .I4(\n_0_txeq_txcoeff[8]_i_2__3 ),
        .I5(\n_0_txeq_txcoeff[18]_i_6__3 ),
        .O(\n_0_txeq_txcoeff[8]_i_1__3 ));
LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
     \txeq_txcoeff[8]_i_2__3 
       (.I0(EQ_TXEQ_DEEMPH_OUT[5]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__3 ),
        .I2(EQ_TXEQ_DEEMPH_OUT[12]),
        .I3(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I4(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I5(EQ_TXEQ_DEEMPH_OUT[11]),
        .O(\n_0_txeq_txcoeff[8]_i_2__3 ));
LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
     \txeq_txcoeff[9]_i_1__3 
       (.I0(EQ_TXEQ_DEEMPH_OUT[12]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__3 ),
        .I2(txeq_preset[9]),
        .I3(\n_0_FSM_onehot_fsm_tx[5]_i_2__3 ),
        .I4(\n_0_txeq_txcoeff[9]_i_2__3 ),
        .I5(\n_0_txeq_txcoeff[18]_i_6__3 ),
        .O(\n_0_txeq_txcoeff[9]_i_1__3 ));
LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
     \txeq_txcoeff[9]_i_2__3 
       (.I0(EQ_TXEQ_DEEMPH_OUT[6]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__3 ),
        .I2(EQ_TXEQ_DEEMPH_OUT[13]),
        .I3(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I4(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I5(EQ_TXEQ_DEEMPH_OUT[12]),
        .O(\n_0_txeq_txcoeff[9]_i_2__3 ));
LUT6 #(
    .INIT(64'h0000200000AA2000)) 
     \txeq_txcoeff_cnt[0]_i_1__3 
       (.I0(\n_0_txeq_txcoeff_cnt[1]_i_2__3 ),
        .I1(txeq_control_reg2[0]),
        .I2(txeq_control_reg2[1]),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I5(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .O(\n_0_txeq_txcoeff_cnt[0]_i_1__3 ));
(* SOFT_HLUTNM = "soft_lutpair164" *) 
   LUT5 #(
    .INIT(32'h00002800)) 
     \txeq_txcoeff_cnt[1]_i_1__3 
       (.I0(\n_0_txeq_txcoeff_cnt[1]_i_2__3 ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I2(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I4(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .O(\n_0_txeq_txcoeff_cnt[1]_i_1__3 ));
LUT4 #(
    .INIT(16'h0001)) 
     \txeq_txcoeff_cnt[1]_i_2__3 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[5] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[6] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[2] ),
        .O(\n_0_txeq_txcoeff_cnt[1]_i_2__3 ));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_cnt_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_txeq_txcoeff_cnt[0]_i_1__3 ),
        .Q(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_cnt_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_txeq_txcoeff_cnt[1]_i_1__3 ),
        .Q(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__3 ),
        .D(\n_0_txeq_txcoeff[0]_i_1__3 ),
        .Q(\n_0_txeq_txcoeff_reg[0] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[10] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__3 ),
        .D(\n_0_txeq_txcoeff[10]_i_1__3 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[8]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[11] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__3 ),
        .D(\n_0_txeq_txcoeff[11]_i_1__3 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[9]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[12] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__3 ),
        .D(\n_0_txeq_txcoeff[12]_i_1__3 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[10]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[13] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__3 ),
        .D(\n_0_txeq_txcoeff[13]_i_1__3 ),
        .Q(txeq_txcoeff[13]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[14] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__3 ),
        .D(\n_0_txeq_txcoeff[14]_i_1__3 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[11]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[15] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__3 ),
        .D(\n_0_txeq_txcoeff[15]_i_1__3 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[12]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[16] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__3 ),
        .D(\n_0_txeq_txcoeff[16]_i_1__3 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[13]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[17] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__3 ),
        .D(\n_0_txeq_txcoeff[17]_i_1__3 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[14]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[18] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__3 ),
        .D(\n_0_txeq_txcoeff[18]_i_2__3 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[15]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__3 ),
        .D(\n_0_txeq_txcoeff[1]_i_1__3 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[0]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__3 ),
        .D(\n_0_txeq_txcoeff[2]_i_1__3 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__3 ),
        .D(\n_0_txeq_txcoeff[3]_i_1__3 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[2]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__3 ),
        .D(\n_0_txeq_txcoeff[4]_i_1__3 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[3]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__3 ),
        .D(\n_0_txeq_txcoeff[5]_i_1__3 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[4]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[6] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__3 ),
        .D(\n_0_txeq_txcoeff[6]_i_1__3 ),
        .Q(txeq_txcoeff[6]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[7] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__3 ),
        .D(\n_0_txeq_txcoeff[7]_i_1__3 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[5]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[8] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__3 ),
        .D(\n_0_txeq_txcoeff[8]_i_1__3 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[6]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[9] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__3 ),
        .D(\n_0_txeq_txcoeff[9]_i_1__3 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[7]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "vc709_pcie_x8_gen3_pipe_eq" *) 
module vc709_pcie_x8_gen3vc709_pcie_x8_gen3_pipe_eq_16
   (EQ_TXEQ_DEEMPH_OUT,
    PIPERX5EQLPNEWTXCOEFFORPRESET,
    PIPE_TXEQ_DONE,
    PIPE_RXEQ_DONE,
    TXPRECURSOR,
    TXMAINCURSOR,
    TXPOSTCURSOR,
    pipe_rx5_eq_lffs_sel,
    O42,
    I1,
    O7,
    pipe_pclk_in,
    PIPE_TXEQ_CONTROL,
    PIPE_TXEQ_DEEMPH,
    PIPE_TXEQ_PRESET,
    p_138_out,
    PIPE_RXEQ_CONTROL,
    PIPE_RXEQ_PRESET,
    PIPE_RXEQ_TXPRESET,
    PIPE_RXEQ_LFFS);
  output [15:0]EQ_TXEQ_DEEMPH_OUT;
  output [17:0]PIPERX5EQLPNEWTXCOEFFORPRESET;
  output [0:0]PIPE_TXEQ_DONE;
  output [0:0]PIPE_RXEQ_DONE;
  output [4:0]TXPRECURSOR;
  output [6:0]TXMAINCURSOR;
  output [4:0]TXPOSTCURSOR;
  output pipe_rx5_eq_lffs_sel;
  output O42;
  input I1;
  input [0:0]O7;
  input pipe_pclk_in;
  input [1:0]PIPE_TXEQ_CONTROL;
  input [5:0]PIPE_TXEQ_DEEMPH;
  input [3:0]PIPE_TXEQ_PRESET;
  input p_138_out;
  input [1:0]PIPE_RXEQ_CONTROL;
  input [2:0]PIPE_RXEQ_PRESET;
  input [3:0]PIPE_RXEQ_TXPRESET;
  input [5:0]PIPE_RXEQ_LFFS;

  wire \<const0> ;
  wire \<const1> ;
  wire [15:0]EQ_TXEQ_DEEMPH_OUT;
  wire I1;
  wire O42;
  wire [0:0]O7;
  wire [17:0]PIPERX5EQLPNEWTXCOEFFORPRESET;
  wire [1:0]PIPE_RXEQ_CONTROL;
  wire [0:0]PIPE_RXEQ_DONE;
  wire [5:0]PIPE_RXEQ_LFFS;
  wire [2:0]PIPE_RXEQ_PRESET;
  wire [3:0]PIPE_RXEQ_TXPRESET;
  wire [1:0]PIPE_TXEQ_CONTROL;
  wire [5:0]PIPE_TXEQ_DEEMPH;
  wire [0:0]PIPE_TXEQ_DONE;
  wire [3:0]PIPE_TXEQ_PRESET;
  wire [6:0]TXMAINCURSOR;
  wire [4:0]TXPOSTCURSOR;
  wire [4:0]TXPRECURSOR;
  wire [0:0]data2;
  wire gen3_reg1;
  wire gen3_reg2;
  wire \n_0_FSM_onehot_fsm[4]_i_8__4 ;
  wire \n_0_FSM_onehot_fsm_rx[1]_i_1__4 ;
  wire \n_0_FSM_onehot_fsm_rx[3]_i_1__4 ;
  wire \n_0_FSM_onehot_fsm_rx[3]_i_2__4 ;
  wire \n_0_FSM_onehot_fsm_rx[4]_i_1__4 ;
  wire \n_0_FSM_onehot_fsm_rx[5]_i_2__4 ;
  wire \n_0_FSM_onehot_fsm_rx[6]_i_2__4 ;
  wire \n_0_FSM_onehot_fsm_rx[6]_i_3__4 ;
  wire \n_0_FSM_onehot_fsm_rx[6]_i_4__4 ;
  wire \n_0_FSM_onehot_fsm_rx[6]_i_5__4 ;
  wire \n_0_FSM_onehot_fsm_rx[6]_i_6__4 ;
  wire \n_0_FSM_onehot_fsm_rx[6]_i_7__4 ;
  wire \n_0_FSM_onehot_fsm_rx_reg[0] ;
  wire \n_0_FSM_onehot_fsm_rx_reg[1] ;
  wire \n_0_FSM_onehot_fsm_rx_reg[2] ;
  wire \n_0_FSM_onehot_fsm_rx_reg[3] ;
  wire \n_0_FSM_onehot_fsm_rx_reg[4] ;
  wire \n_0_FSM_onehot_fsm_rx_reg[5] ;
  wire \n_0_FSM_onehot_fsm_rx_reg[6] ;
  wire \n_0_FSM_onehot_fsm_tx[1]_i_1__4 ;
  wire \n_0_FSM_onehot_fsm_tx[2]_i_1__4 ;
  wire \n_0_FSM_onehot_fsm_tx[3]_i_1__4 ;
  wire \n_0_FSM_onehot_fsm_tx[3]_i_2__4 ;
  wire \n_0_FSM_onehot_fsm_tx[4]_i_1__4 ;
  wire \n_0_FSM_onehot_fsm_tx[5]_i_1__4 ;
  wire \n_0_FSM_onehot_fsm_tx[5]_i_2__4 ;
  wire \n_0_FSM_onehot_fsm_tx[6]_i_1__4 ;
  wire \n_0_FSM_onehot_fsm_tx[6]_i_2__4 ;
  wire \n_0_FSM_onehot_fsm_tx[6]_i_3__4 ;
  wire \n_0_FSM_onehot_fsm_tx[6]_i_4__4 ;
  wire \n_0_FSM_onehot_fsm_tx[6]_i_5__4 ;
  wire \n_0_FSM_onehot_fsm_tx_reg[0] ;
  wire \n_0_FSM_onehot_fsm_tx_reg[1] ;
  wire \n_0_FSM_onehot_fsm_tx_reg[2] ;
  wire \n_0_FSM_onehot_fsm_tx_reg[3] ;
  wire \n_0_FSM_onehot_fsm_tx_reg[4] ;
  wire \n_0_FSM_onehot_fsm_tx_reg[5] ;
  wire \n_0_FSM_onehot_fsm_tx_reg[6] ;
  wire n_0_rxeq_adapt_done_reg_i_3__4;
  wire n_0_rxeq_adapt_done_reg_i_4__4;
  wire n_0_rxeq_adapt_done_reg_reg;
  wire \n_0_rxeq_cnt[0]_i_1__4 ;
  wire \n_0_rxeq_cnt[0]_i_2__4 ;
  wire \n_0_rxeq_cnt[1]_i_1__4 ;
  wire \n_0_rxeq_cnt[2]_i_1__4 ;
  wire \n_0_rxeq_cnt[2]_i_2__4 ;
  wire n_0_rxeq_done_i_2__4;
  wire \n_0_rxeq_fs[0]_i_1__4 ;
  wire \n_0_rxeq_fs[1]_i_1__4 ;
  wire \n_0_rxeq_fs[2]_i_1__4 ;
  wire \n_0_rxeq_fs[3]_i_1__4 ;
  wire \n_0_rxeq_fs[4]_i_1__4 ;
  wire \n_0_rxeq_fs[5]_i_1__4 ;
  wire \n_0_rxeq_fs[5]_i_2__4 ;
  wire \n_0_rxeq_fs[5]_i_3__4 ;
  wire \n_0_rxeq_fs[5]_i_4__4 ;
  wire \n_0_rxeq_fs[5]_i_5__4 ;
  wire \n_0_rxeq_fs_reg[0] ;
  wire \n_0_rxeq_fs_reg[1] ;
  wire \n_0_rxeq_fs_reg[2] ;
  wire \n_0_rxeq_fs_reg[3] ;
  wire \n_0_rxeq_fs_reg[4] ;
  wire \n_0_rxeq_fs_reg[5] ;
  wire \n_0_rxeq_lf[0]_i_1__4 ;
  wire \n_0_rxeq_lf[1]_i_1__4 ;
  wire \n_0_rxeq_lf[2]_i_1__4 ;
  wire \n_0_rxeq_lf[3]_i_1__4 ;
  wire \n_0_rxeq_lf[4]_i_1__4 ;
  wire \n_0_rxeq_lf[5]_i_1__4 ;
  wire \n_0_rxeq_lf[5]_i_2__4 ;
  wire \n_0_rxeq_lf[5]_i_3__4 ;
  wire \n_0_rxeq_lf[5]_i_4__4 ;
  wire n_0_rxeq_lffs_sel_i_3__4;
  wire n_0_rxeq_lffs_sel_reg;
  wire \n_0_rxeq_preset[0]_i_1__4 ;
  wire \n_0_rxeq_preset[1]_i_1__4 ;
  wire \n_0_rxeq_preset[2]_i_1__4 ;
  wire \n_0_rxeq_preset[2]_i_2__4 ;
  wire \n_0_rxeq_preset[2]_i_3__4 ;
  wire \n_0_rxeq_preset[2]_i_4__3 ;
  wire \n_0_rxeq_preset[2]_i_5__4 ;
  wire n_0_rxeq_preset_valid_i_1__4;
  wire n_0_rxeq_scan_i;
  wire \n_0_rxeq_txcoeff[0]_i_1__4 ;
  wire \n_0_rxeq_txcoeff[10]_i_1__4 ;
  wire \n_0_rxeq_txcoeff[11]_i_1__4 ;
  wire \n_0_rxeq_txcoeff[12]_i_1__4 ;
  wire \n_0_rxeq_txcoeff[13]_i_1__4 ;
  wire \n_0_rxeq_txcoeff[14]_i_1__4 ;
  wire \n_0_rxeq_txcoeff[15]_i_1__4 ;
  wire \n_0_rxeq_txcoeff[16]_i_1__4 ;
  wire \n_0_rxeq_txcoeff[17]_i_1__4 ;
  wire \n_0_rxeq_txcoeff[1]_i_1__4 ;
  wire \n_0_rxeq_txcoeff[2]_i_1__4 ;
  wire \n_0_rxeq_txcoeff[3]_i_1__4 ;
  wire \n_0_rxeq_txcoeff[4]_i_1__4 ;
  wire \n_0_rxeq_txcoeff[5]_i_1__4 ;
  wire \n_0_rxeq_txcoeff[6]_i_1__4 ;
  wire \n_0_rxeq_txcoeff[7]_i_1__4 ;
  wire \n_0_rxeq_txcoeff[8]_i_1__4 ;
  wire \n_0_rxeq_txcoeff[9]_i_1__4 ;
  wire \n_0_rxeq_txpreset[0]_i_1__4 ;
  wire \n_0_rxeq_txpreset[1]_i_1__4 ;
  wire \n_0_rxeq_txpreset[2]_i_1__4 ;
  wire \n_0_rxeq_txpreset[3]_i_1__4 ;
  wire \n_0_rxeq_txpreset[3]_i_2__4 ;
  wire \n_0_rxeq_txpreset[3]_i_3__4 ;
  wire \n_0_rxeq_txpreset[3]_i_4__4 ;
  wire n_0_txeq_done_i_1__4;
  wire \n_0_txeq_preset[0]_i_1__4 ;
  wire \n_0_txeq_preset[10]_i_1__4 ;
  wire \n_0_txeq_preset[11]_i_1__4 ;
  wire \n_0_txeq_preset[12]_i_1__4 ;
  wire \n_0_txeq_preset[13]_i_1__4 ;
  wire \n_0_txeq_preset[14]_i_1__4 ;
  wire \n_0_txeq_preset[15]_i_1__1 ;
  wire \n_0_txeq_preset[16]_i_1__4 ;
  wire \n_0_txeq_preset[17]_i_1__4 ;
  wire \n_0_txeq_preset[17]_i_2__4 ;
  wire \n_0_txeq_preset[1]_i_1__4 ;
  wire \n_0_txeq_preset[2]_i_1__4 ;
  wire \n_0_txeq_preset[3]_i_1__4 ;
  wire \n_0_txeq_preset[7]_i_1__4 ;
  wire \n_0_txeq_preset[8]_i_1__4 ;
  wire \n_0_txeq_preset[9]_i_1__4 ;
  wire n_0_txeq_preset_done_i_1__4;
  wire n_0_txeq_preset_done_i_2__4;
  wire \n_0_txeq_txcoeff[0]_i_1__4 ;
  wire \n_0_txeq_txcoeff[10]_i_1__4 ;
  wire \n_0_txeq_txcoeff[10]_i_2__4 ;
  wire \n_0_txeq_txcoeff[11]_i_1__4 ;
  wire \n_0_txeq_txcoeff[11]_i_2__4 ;
  wire \n_0_txeq_txcoeff[12]_i_1__4 ;
  wire \n_0_txeq_txcoeff[12]_i_2__4 ;
  wire \n_0_txeq_txcoeff[13]_i_1__4 ;
  wire \n_0_txeq_txcoeff[13]_i_2__4 ;
  wire \n_0_txeq_txcoeff[14]_i_1__4 ;
  wire \n_0_txeq_txcoeff[14]_i_2__4 ;
  wire \n_0_txeq_txcoeff[15]_i_1__4 ;
  wire \n_0_txeq_txcoeff[15]_i_2__4 ;
  wire \n_0_txeq_txcoeff[16]_i_1__4 ;
  wire \n_0_txeq_txcoeff[16]_i_2__4 ;
  wire \n_0_txeq_txcoeff[17]_i_1__4 ;
  wire \n_0_txeq_txcoeff[17]_i_2__4 ;
  wire \n_0_txeq_txcoeff[18]_i_1__4 ;
  wire \n_0_txeq_txcoeff[18]_i_2__4 ;
  wire \n_0_txeq_txcoeff[18]_i_3__4 ;
  wire \n_0_txeq_txcoeff[18]_i_4__4 ;
  wire \n_0_txeq_txcoeff[18]_i_5__4 ;
  wire \n_0_txeq_txcoeff[18]_i_6__4 ;
  wire \n_0_txeq_txcoeff[1]_i_1__4 ;
  wire \n_0_txeq_txcoeff[1]_i_2__4 ;
  wire \n_0_txeq_txcoeff[2]_i_1__4 ;
  wire \n_0_txeq_txcoeff[2]_i_2__4 ;
  wire \n_0_txeq_txcoeff[3]_i_1__4 ;
  wire \n_0_txeq_txcoeff[3]_i_2__4 ;
  wire \n_0_txeq_txcoeff[4]_i_1__4 ;
  wire \n_0_txeq_txcoeff[4]_i_2__4 ;
  wire \n_0_txeq_txcoeff[5]_i_1__4 ;
  wire \n_0_txeq_txcoeff[5]_i_2__4 ;
  wire \n_0_txeq_txcoeff[6]_i_1__4 ;
  wire \n_0_txeq_txcoeff[6]_i_2__4 ;
  wire \n_0_txeq_txcoeff[7]_i_1__4 ;
  wire \n_0_txeq_txcoeff[7]_i_2__4 ;
  wire \n_0_txeq_txcoeff[8]_i_1__4 ;
  wire \n_0_txeq_txcoeff[8]_i_2__4 ;
  wire \n_0_txeq_txcoeff[9]_i_1__4 ;
  wire \n_0_txeq_txcoeff[9]_i_2__4 ;
  wire \n_0_txeq_txcoeff_cnt[0]_i_1__4 ;
  wire \n_0_txeq_txcoeff_cnt[1]_i_1__4 ;
  wire \n_0_txeq_txcoeff_cnt[1]_i_2__4 ;
  wire \n_0_txeq_txcoeff_cnt_reg[0] ;
  wire \n_0_txeq_txcoeff_cnt_reg[1] ;
  wire \n_0_txeq_txcoeff_reg[0] ;
  wire n_1_rxeq_scan_i;
  wire n_2_rxeq_scan_i;
  wire n_3_rxeq_scan_i;
  wire n_4_rxeq_scan_i;
  wire n_5_rxeq_scan_i;
  wire n_6_rxeq_scan_i;
  wire n_7_rxeq_scan_i;
  wire n_8_rxeq_scan_i;
  wire p_138_out;
  wire pipe_pclk_in;
  wire pipe_rx5_eq_lffs_sel;
  wire rxeq_adapt_done;
  wire [2:0]rxeq_cnt;
  wire [1:0]rxeq_control_reg1;
  wire [1:0]rxeq_control_reg2;
  wire [5:0]rxeq_lf;
  wire [5:0]rxeq_lffs_reg1;
  wire [5:0]rxeq_lffs_reg2;
  wire [2:2]rxeq_new_txcoeff;
  wire rxeq_new_txcoeff_req;
  wire [2:0]rxeq_preset;
  wire [2:0]rxeq_preset_reg1;
  wire [2:0]rxeq_preset_reg2;
  wire rxeq_preset_valid;
  wire [17:0]rxeq_txcoeff;
  wire [3:0]rxeq_txpreset;
  wire [3:0]rxeq_txpreset_reg1;
  wire [3:0]rxeq_txpreset_reg2;
  wire rxeq_user_en_reg1;
  wire rxeq_user_en_reg2;
  wire rxeq_user_mode_reg1;
  wire rxeq_user_mode_reg2;
  wire [17:0]rxeq_user_txcoeff_reg1;
  wire [17:0]rxeq_user_txcoeff_reg2;
  wire [1:0]txeq_control_reg1;
  wire [1:0]txeq_control_reg2;
  wire [5:0]txeq_deemph_reg1;
  wire [5:0]txeq_deemph_reg2;
  wire [17:0]txeq_preset;
  wire txeq_preset_done;
  wire [3:0]txeq_preset_reg1;
  wire [3:0]txeq_preset_reg2;
  wire [13:6]txeq_txcoeff;

LUT2 #(
    .INIT(4'hB)) 
     \FSM_onehot_fsm[4]_i_8__4 
       (.I0(rxeq_control_reg2[0]),
        .I1(rxeq_control_reg2[1]),
        .O(\n_0_FSM_onehot_fsm[4]_i_8__4 ));
LUT5 #(
    .INIT(32'h22232226)) 
     \FSM_onehot_fsm_rx[1]_i_1__4 
       (.I0(\n_0_FSM_onehot_fsm_rx[6]_i_3__4 ),
        .I1(\n_0_FSM_onehot_fsm_rx[6]_i_4__4 ),
        .I2(rxeq_control_reg2[0]),
        .I3(rxeq_control_reg2[1]),
        .I4(\n_0_FSM_onehot_fsm_rx[6]_i_5__4 ),
        .O(\n_0_FSM_onehot_fsm_rx[1]_i_1__4 ));
LUT5 #(
    .INIT(32'h05000C00)) 
     \FSM_onehot_fsm_rx[3]_i_1__4 
       (.I0(\n_0_FSM_onehot_fsm_rx[3]_i_2__4 ),
        .I1(rxeq_control_reg2[1]),
        .I2(\n_0_FSM_onehot_fsm_rx[6]_i_5__4 ),
        .I3(\n_0_FSM_onehot_fsm_rx[6]_i_4__4 ),
        .I4(\n_0_FSM_onehot_fsm_rx[6]_i_3__4 ),
        .O(\n_0_FSM_onehot_fsm_rx[3]_i_1__4 ));
(* SOFT_HLUTNM = "soft_lutpair248" *) 
   LUT3 #(
    .INIT(8'h04)) 
     \FSM_onehot_fsm_rx[3]_i_2__4 
       (.I0(rxeq_cnt[2]),
        .I1(rxeq_cnt[1]),
        .I2(rxeq_cnt[0]),
        .O(\n_0_FSM_onehot_fsm_rx[3]_i_2__4 ));
LUT6 #(
    .INIT(64'h7F04000000000000)) 
     \FSM_onehot_fsm_rx[4]_i_1__4 
       (.I0(rxeq_cnt[2]),
        .I1(rxeq_cnt[1]),
        .I2(rxeq_cnt[0]),
        .I3(\n_0_FSM_onehot_fsm_rx[6]_i_5__4 ),
        .I4(\n_0_FSM_onehot_fsm_rx[6]_i_4__4 ),
        .I5(\n_0_FSM_onehot_fsm_rx[6]_i_3__4 ),
        .O(\n_0_FSM_onehot_fsm_rx[4]_i_1__4 ));
(* SOFT_HLUTNM = "soft_lutpair248" *) 
   LUT3 #(
    .INIT(8'h7F)) 
     \FSM_onehot_fsm_rx[5]_i_2__4 
       (.I0(rxeq_cnt[1]),
        .I1(rxeq_cnt[0]),
        .I2(rxeq_cnt[2]),
        .O(\n_0_FSM_onehot_fsm_rx[5]_i_2__4 ));
LUT2 #(
    .INIT(4'h1)) 
     \FSM_onehot_fsm_rx[6]_i_2__4 
       (.I0(rxeq_control_reg2[1]),
        .I1(rxeq_control_reg2[0]),
        .O(\n_0_FSM_onehot_fsm_rx[6]_i_2__4 ));
LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFEEF)) 
     \FSM_onehot_fsm_rx[6]_i_3__4 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I1(\n_0_FSM_onehot_fsm_rx[6]_i_6__4 ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .I4(\n_0_FSM_onehot_fsm_rx_reg[2] ),
        .I5(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .O(\n_0_FSM_onehot_fsm_rx[6]_i_3__4 ));
(* SOFT_HLUTNM = "soft_lutpair237" *) 
   LUT5 #(
    .INIT(32'h00000111)) 
     \FSM_onehot_fsm_rx[6]_i_4__4 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[0] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I4(\n_0_FSM_onehot_fsm_rx[6]_i_7__4 ),
        .O(\n_0_FSM_onehot_fsm_rx[6]_i_4__4 ));
LUT6 #(
    .INIT(64'h0000000000000016)) 
     \FSM_onehot_fsm_rx[6]_i_5__4 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[2] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I4(\n_0_FSM_onehot_fsm_rx[6]_i_6__4 ),
        .I5(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .O(\n_0_FSM_onehot_fsm_rx[6]_i_5__4 ));
(* SOFT_HLUTNM = "soft_lutpair237" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \FSM_onehot_fsm_rx[6]_i_6__4 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[0] ),
        .O(\n_0_FSM_onehot_fsm_rx[6]_i_6__4 ));
(* SOFT_HLUTNM = "soft_lutpair236" *) 
   LUT5 #(
    .INIT(32'hFFFEEEEB)) 
     \FSM_onehot_fsm_rx[6]_i_7__4 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[2] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I4(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .O(\n_0_FSM_onehot_fsm_rx[6]_i_7__4 ));
FDRE #(
    .INIT(1'b1)) 
     \FSM_onehot_fsm_rx_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(\n_0_FSM_onehot_fsm_rx_reg[0] ),
        .R(O7));
FDSE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_rx_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_FSM_onehot_fsm_rx[1]_i_1__4 ),
        .Q(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .S(O7));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_rx_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_3_rxeq_scan_i),
        .Q(\n_0_FSM_onehot_fsm_rx_reg[2] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_rx_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_FSM_onehot_fsm_rx[3]_i_1__4 ),
        .Q(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_rx_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_FSM_onehot_fsm_rx[4]_i_1__4 ),
        .Q(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_rx_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_2_rxeq_scan_i),
        .Q(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_rx_reg[6] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_1_rxeq_scan_i),
        .Q(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .R(O7));
LUT6 #(
    .INIT(64'h0E0E0E0F0E0E0E1E)) 
     \FSM_onehot_fsm_tx[1]_i_1__4 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[0] ),
        .I1(\n_0_FSM_onehot_fsm_tx[5]_i_2__4 ),
        .I2(\n_0_FSM_onehot_fsm_tx[6]_i_3__4 ),
        .I3(txeq_control_reg2[0]),
        .I4(txeq_control_reg2[1]),
        .I5(\n_0_FSM_onehot_fsm_tx[6]_i_4__4 ),
        .O(\n_0_FSM_onehot_fsm_tx[1]_i_1__4 ));
LUT6 #(
    .INIT(64'h10BA000000000000)) 
     \FSM_onehot_fsm_tx[2]_i_1__4 
       (.I0(\n_0_FSM_onehot_fsm_tx[6]_i_4__4 ),
        .I1(txeq_control_reg2[1]),
        .I2(txeq_control_reg2[0]),
        .I3(txeq_preset_done),
        .I4(\n_0_FSM_onehot_fsm_tx[6]_i_3__4 ),
        .I5(\n_0_FSM_onehot_fsm_tx[6]_i_2__4 ),
        .O(\n_0_FSM_onehot_fsm_tx[2]_i_1__4 ));
LUT6 #(
    .INIT(64'h2222000030330000)) 
     \FSM_onehot_fsm_tx[3]_i_1__4 
       (.I0(\n_0_FSM_onehot_fsm_tx[3]_i_2__4 ),
        .I1(\n_0_FSM_onehot_fsm_tx[6]_i_4__4 ),
        .I2(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I3(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I4(\n_0_FSM_onehot_fsm_tx[6]_i_3__4 ),
        .I5(\n_0_FSM_onehot_fsm_tx[6]_i_2__4 ),
        .O(\n_0_FSM_onehot_fsm_tx[3]_i_1__4 ));
LUT2 #(
    .INIT(4'h2)) 
     \FSM_onehot_fsm_tx[3]_i_2__4 
       (.I0(txeq_control_reg2[1]),
        .I1(txeq_control_reg2[0]),
        .O(\n_0_FSM_onehot_fsm_tx[3]_i_2__4 ));
LUT6 #(
    .INIT(64'h0400040004000000)) 
     \FSM_onehot_fsm_tx[4]_i_1__4 
       (.I0(\n_0_FSM_onehot_fsm_tx[6]_i_4__4 ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I2(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I3(\n_0_FSM_onehot_fsm_tx[6]_i_3__4 ),
        .I4(\n_0_FSM_onehot_fsm_tx[5]_i_2__4 ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[0] ),
        .O(\n_0_FSM_onehot_fsm_tx[4]_i_1__4 ));
LUT6 #(
    .INIT(64'h0000000000004000)) 
     \FSM_onehot_fsm_tx[5]_i_1__4 
       (.I0(\n_0_FSM_onehot_fsm_tx[6]_i_4__4 ),
        .I1(txeq_control_reg2[1]),
        .I2(txeq_control_reg2[0]),
        .I3(\n_0_FSM_onehot_fsm_tx[6]_i_3__4 ),
        .I4(\n_0_FSM_onehot_fsm_tx[5]_i_2__4 ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[0] ),
        .O(\n_0_FSM_onehot_fsm_tx[5]_i_1__4 ));
LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFE9)) 
     \FSM_onehot_fsm_tx[5]_i_2__4 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[5] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[6] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I4(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[2] ),
        .O(\n_0_FSM_onehot_fsm_tx[5]_i_2__4 ));
LUT6 #(
    .INIT(64'hFFE000F00FE000F0)) 
     \FSM_onehot_fsm_tx[6]_i_1__4 
       (.I0(txeq_control_reg2[0]),
        .I1(txeq_control_reg2[1]),
        .I2(\n_0_FSM_onehot_fsm_tx[6]_i_2__4 ),
        .I3(\n_0_FSM_onehot_fsm_tx[6]_i_3__4 ),
        .I4(\n_0_FSM_onehot_fsm_tx[6]_i_4__4 ),
        .I5(txeq_preset_done),
        .O(\n_0_FSM_onehot_fsm_tx[6]_i_1__4 ));
LUT2 #(
    .INIT(4'h1)) 
     \FSM_onehot_fsm_tx[6]_i_2__4 
       (.I0(\n_0_FSM_onehot_fsm_tx[5]_i_2__4 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[0] ),
        .O(\n_0_FSM_onehot_fsm_tx[6]_i_2__4 ));
LUT5 #(
    .INIT(32'h00000222)) 
     \FSM_onehot_fsm_tx[6]_i_3__4 
       (.I0(\n_0_FSM_onehot_fsm_tx[6]_i_5__4 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[0] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_FSM_onehot_fsm_tx_reg[5] ),
        .O(\n_0_FSM_onehot_fsm_tx[6]_i_3__4 ));
(* SOFT_HLUTNM = "soft_lutpair234" *) 
   LUT4 #(
    .INIT(16'h0016)) 
     \FSM_onehot_fsm_tx[6]_i_4__4 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[6] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[2] ),
        .I3(n_0_txeq_preset_done_i_2__4),
        .O(\n_0_FSM_onehot_fsm_tx[6]_i_4__4 ));
(* SOFT_HLUTNM = "soft_lutpair232" *) 
   LUT5 #(
    .INIT(32'h00010154)) 
     \FSM_onehot_fsm_tx[6]_i_5__4 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[6] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[2] ),
        .I4(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .O(\n_0_FSM_onehot_fsm_tx[6]_i_5__4 ));
FDRE #(
    .INIT(1'b1)) 
     \FSM_onehot_fsm_tx_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[0] ),
        .R(O7));
FDSE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_tx_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_FSM_onehot_fsm_tx[1]_i_1__4 ),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .S(O7));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_tx_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_FSM_onehot_fsm_tx[2]_i_1__4 ),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[2] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_tx_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_FSM_onehot_fsm_tx[3]_i_1__4 ),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_tx_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_FSM_onehot_fsm_tx[4]_i_1__4 ),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_tx_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_FSM_onehot_fsm_tx[5]_i_1__4 ),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[5] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_tx_reg[6] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_FSM_onehot_fsm_tx[6]_i_1__4 ),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[6] ),
        .R(O7));
GND GND
       (.G(\<const0> ));
LUT2 #(
    .INIT(4'h8)) 
     PCIE_3_0_i_i_117
       (.I0(rxeq_user_en_reg2),
        .I1(rxeq_user_txcoeff_reg2[17]),
        .O(PIPERX5EQLPNEWTXCOEFFORPRESET[17]));
LUT2 #(
    .INIT(4'h8)) 
     PCIE_3_0_i_i_118
       (.I0(rxeq_user_en_reg2),
        .I1(rxeq_user_txcoeff_reg2[16]),
        .O(PIPERX5EQLPNEWTXCOEFFORPRESET[16]));
LUT2 #(
    .INIT(4'h8)) 
     PCIE_3_0_i_i_119
       (.I0(rxeq_user_en_reg2),
        .I1(rxeq_user_txcoeff_reg2[15]),
        .O(PIPERX5EQLPNEWTXCOEFFORPRESET[15]));
LUT2 #(
    .INIT(4'h8)) 
     PCIE_3_0_i_i_120
       (.I0(rxeq_user_en_reg2),
        .I1(rxeq_user_txcoeff_reg2[14]),
        .O(PIPERX5EQLPNEWTXCOEFFORPRESET[14]));
LUT2 #(
    .INIT(4'h8)) 
     PCIE_3_0_i_i_121
       (.I0(rxeq_user_en_reg2),
        .I1(rxeq_user_txcoeff_reg2[13]),
        .O(PIPERX5EQLPNEWTXCOEFFORPRESET[13]));
LUT2 #(
    .INIT(4'h8)) 
     PCIE_3_0_i_i_122
       (.I0(rxeq_user_en_reg2),
        .I1(rxeq_user_txcoeff_reg2[12]),
        .O(PIPERX5EQLPNEWTXCOEFFORPRESET[12]));
LUT2 #(
    .INIT(4'h8)) 
     PCIE_3_0_i_i_123
       (.I0(rxeq_user_en_reg2),
        .I1(rxeq_user_txcoeff_reg2[11]),
        .O(PIPERX5EQLPNEWTXCOEFFORPRESET[11]));
LUT2 #(
    .INIT(4'h8)) 
     PCIE_3_0_i_i_124
       (.I0(rxeq_user_en_reg2),
        .I1(rxeq_user_txcoeff_reg2[10]),
        .O(PIPERX5EQLPNEWTXCOEFFORPRESET[10]));
LUT2 #(
    .INIT(4'h8)) 
     PCIE_3_0_i_i_125
       (.I0(rxeq_user_en_reg2),
        .I1(rxeq_user_txcoeff_reg2[9]),
        .O(PIPERX5EQLPNEWTXCOEFFORPRESET[9]));
LUT2 #(
    .INIT(4'h8)) 
     PCIE_3_0_i_i_126
       (.I0(rxeq_user_en_reg2),
        .I1(rxeq_user_txcoeff_reg2[8]),
        .O(PIPERX5EQLPNEWTXCOEFFORPRESET[8]));
LUT2 #(
    .INIT(4'h8)) 
     PCIE_3_0_i_i_127
       (.I0(rxeq_user_en_reg2),
        .I1(rxeq_user_txcoeff_reg2[7]),
        .O(PIPERX5EQLPNEWTXCOEFFORPRESET[7]));
LUT2 #(
    .INIT(4'h8)) 
     PCIE_3_0_i_i_128
       (.I0(rxeq_user_en_reg2),
        .I1(rxeq_user_txcoeff_reg2[6]),
        .O(PIPERX5EQLPNEWTXCOEFFORPRESET[6]));
LUT2 #(
    .INIT(4'h8)) 
     PCIE_3_0_i_i_129
       (.I0(rxeq_user_en_reg2),
        .I1(rxeq_user_txcoeff_reg2[5]),
        .O(PIPERX5EQLPNEWTXCOEFFORPRESET[5]));
LUT2 #(
    .INIT(4'h8)) 
     PCIE_3_0_i_i_130
       (.I0(rxeq_user_en_reg2),
        .I1(rxeq_user_txcoeff_reg2[4]),
        .O(PIPERX5EQLPNEWTXCOEFFORPRESET[4]));
LUT2 #(
    .INIT(4'h8)) 
     PCIE_3_0_i_i_131
       (.I0(rxeq_user_en_reg2),
        .I1(rxeq_user_txcoeff_reg2[3]),
        .O(PIPERX5EQLPNEWTXCOEFFORPRESET[3]));
LUT3 #(
    .INIT(8'hAC)) 
     PCIE_3_0_i_i_132
       (.I0(rxeq_user_txcoeff_reg2[2]),
        .I1(rxeq_new_txcoeff),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX5EQLPNEWTXCOEFFORPRESET[2]));
LUT2 #(
    .INIT(4'h8)) 
     PCIE_3_0_i_i_133
       (.I0(rxeq_user_en_reg2),
        .I1(rxeq_user_txcoeff_reg2[1]),
        .O(PIPERX5EQLPNEWTXCOEFFORPRESET[1]));
LUT2 #(
    .INIT(4'h8)) 
     PCIE_3_0_i_i_134
       (.I0(rxeq_user_en_reg2),
        .I1(rxeq_user_txcoeff_reg2[0]),
        .O(PIPERX5EQLPNEWTXCOEFFORPRESET[0]));
LUT3 #(
    .INIT(8'hB8)) 
     PCIE_3_0_i_i_18
       (.I0(rxeq_user_mode_reg2),
        .I1(rxeq_user_en_reg2),
        .I2(n_0_rxeq_lffs_sel_reg),
        .O(pipe_rx5_eq_lffs_sel));
VCC VCC
       (.P(\<const1> ));
(* ASYNC_REG *) 
   FDRE gen3_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_138_out),
        .Q(gen3_reg1),
        .R(O7));
(* ASYNC_REG *) 
   FDRE gen3_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(gen3_reg1),
        .Q(gen3_reg2),
        .R(O7));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_28__4 
       (.I0(EQ_TXEQ_DEEMPH_OUT[14]),
        .I1(gen3_reg2),
        .O(TXPOSTCURSOR[4]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_29__4 
       (.I0(EQ_TXEQ_DEEMPH_OUT[13]),
        .I1(gen3_reg2),
        .O(TXPOSTCURSOR[3]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_30__4 
       (.I0(EQ_TXEQ_DEEMPH_OUT[12]),
        .I1(gen3_reg2),
        .O(TXPOSTCURSOR[2]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_31__4 
       (.I0(EQ_TXEQ_DEEMPH_OUT[11]),
        .I1(gen3_reg2),
        .O(TXPOSTCURSOR[1]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_32__4 
       (.I0(txeq_txcoeff[13]),
        .I1(gen3_reg2),
        .O(TXPOSTCURSOR[0]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_33__4 
       (.I0(EQ_TXEQ_DEEMPH_OUT[3]),
        .I1(gen3_reg2),
        .O(TXPRECURSOR[4]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_34__4 
       (.I0(EQ_TXEQ_DEEMPH_OUT[2]),
        .I1(gen3_reg2),
        .O(TXPRECURSOR[3]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_35__4 
       (.I0(EQ_TXEQ_DEEMPH_OUT[1]),
        .I1(gen3_reg2),
        .O(TXPRECURSOR[2]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_36__4 
       (.I0(EQ_TXEQ_DEEMPH_OUT[0]),
        .I1(gen3_reg2),
        .O(TXPRECURSOR[1]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_37__4 
       (.I0(\n_0_txeq_txcoeff_reg[0] ),
        .I1(gen3_reg2),
        .O(TXPRECURSOR[0]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_38__4 
       (.I0(EQ_TXEQ_DEEMPH_OUT[10]),
        .I1(gen3_reg2),
        .O(TXMAINCURSOR[6]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_39__4 
       (.I0(EQ_TXEQ_DEEMPH_OUT[9]),
        .I1(gen3_reg2),
        .O(TXMAINCURSOR[5]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_40__4 
       (.I0(EQ_TXEQ_DEEMPH_OUT[8]),
        .I1(gen3_reg2),
        .O(TXMAINCURSOR[4]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_41__4 
       (.I0(EQ_TXEQ_DEEMPH_OUT[7]),
        .I1(gen3_reg2),
        .O(TXMAINCURSOR[3]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_42__4 
       (.I0(EQ_TXEQ_DEEMPH_OUT[6]),
        .I1(gen3_reg2),
        .O(TXMAINCURSOR[2]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_43__1 
       (.I0(EQ_TXEQ_DEEMPH_OUT[5]),
        .I1(gen3_reg2),
        .O(TXMAINCURSOR[1]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_44__1 
       (.I0(txeq_txcoeff[6]),
        .I1(gen3_reg2),
        .O(TXMAINCURSOR[0]));
FDRE #(
    .INIT(1'b0)) 
     rxeq_adapt_done_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_7_rxeq_scan_i),
        .Q(O42),
        .R(O7));
LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
     rxeq_adapt_done_reg_i_3__4
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[2] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I4(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I5(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .O(n_0_rxeq_adapt_done_reg_i_3__4));
LUT5 #(
    .INIT(32'h00404444)) 
     rxeq_adapt_done_reg_i_4__4
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[2] ),
        .I1(\n_0_rxeq_preset[2]_i_5__4 ),
        .I2(rxeq_control_reg2[0]),
        .I3(rxeq_control_reg2[1]),
        .I4(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .O(n_0_rxeq_adapt_done_reg_i_4__4));
FDRE #(
    .INIT(1'b0)) 
     rxeq_adapt_done_reg_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_rxeq_scan_i),
        .Q(n_0_rxeq_adapt_done_reg_reg),
        .R(\<const0> ));
LUT6 #(
    .INIT(64'h0202002800000028)) 
     \rxeq_cnt[0]_i_1__4 
       (.I0(\n_0_rxeq_cnt[0]_i_2__4 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I3(rxeq_cnt[0]),
        .I4(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I5(rxeq_control_reg2[1]),
        .O(\n_0_rxeq_cnt[0]_i_1__4 ));
LUT3 #(
    .INIT(8'h01)) 
     \rxeq_cnt[0]_i_2__4 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[2] ),
        .O(\n_0_rxeq_cnt[0]_i_2__4 ));
LUT3 #(
    .INIT(8'h28)) 
     \rxeq_cnt[1]_i_1__4 
       (.I0(\n_0_rxeq_cnt[2]_i_2__4 ),
        .I1(rxeq_cnt[1]),
        .I2(rxeq_cnt[0]),
        .O(\n_0_rxeq_cnt[1]_i_1__4 ));
LUT4 #(
    .INIT(16'h2A80)) 
     \rxeq_cnt[2]_i_1__4 
       (.I0(\n_0_rxeq_cnt[2]_i_2__4 ),
        .I1(rxeq_cnt[0]),
        .I2(rxeq_cnt[1]),
        .I3(rxeq_cnt[2]),
        .O(\n_0_rxeq_cnt[2]_i_1__4 ));
LUT6 #(
    .INIT(64'h0000000100010000)) 
     \rxeq_cnt[2]_i_2__4 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[2] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .I4(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I5(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .O(\n_0_rxeq_cnt[2]_i_2__4 ));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_cnt_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_rxeq_cnt[0]_i_1__4 ),
        .Q(rxeq_cnt[0]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_cnt_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_rxeq_cnt[1]_i_1__4 ),
        .Q(rxeq_cnt[1]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_cnt_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_rxeq_cnt[2]_i_1__4 ),
        .Q(rxeq_cnt[2]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_control_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_RXEQ_CONTROL[0]),
        .Q(rxeq_control_reg1[0]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_control_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_RXEQ_CONTROL[1]),
        .Q(rxeq_control_reg1[1]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_control_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_control_reg1[0]),
        .Q(rxeq_control_reg2[0]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_control_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_control_reg1[1]),
        .Q(rxeq_control_reg2[1]),
        .R(O7));
LUT2 #(
    .INIT(4'hE)) 
     rxeq_done_i_2__4
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .O(n_0_rxeq_done_i_2__4));
FDRE #(
    .INIT(1'b0)) 
     rxeq_done_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_5_rxeq_scan_i),
        .Q(PIPE_RXEQ_DONE),
        .R(O7));
LUT3 #(
    .INIT(8'h20)) 
     \rxeq_fs[0]_i_1__4 
       (.I0(\n_0_rxeq_fs[5]_i_5__4 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(rxeq_lffs_reg2[0]),
        .O(\n_0_rxeq_fs[0]_i_1__4 ));
LUT3 #(
    .INIT(8'h20)) 
     \rxeq_fs[1]_i_1__4 
       (.I0(\n_0_rxeq_fs[5]_i_5__4 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(rxeq_lffs_reg2[1]),
        .O(\n_0_rxeq_fs[1]_i_1__4 ));
LUT3 #(
    .INIT(8'h20)) 
     \rxeq_fs[2]_i_1__4 
       (.I0(\n_0_rxeq_fs[5]_i_5__4 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(rxeq_lffs_reg2[2]),
        .O(\n_0_rxeq_fs[2]_i_1__4 ));
LUT3 #(
    .INIT(8'h20)) 
     \rxeq_fs[3]_i_1__4 
       (.I0(\n_0_rxeq_fs[5]_i_5__4 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(rxeq_lffs_reg2[3]),
        .O(\n_0_rxeq_fs[3]_i_1__4 ));
LUT3 #(
    .INIT(8'h20)) 
     \rxeq_fs[4]_i_1__4 
       (.I0(\n_0_rxeq_fs[5]_i_5__4 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(rxeq_lffs_reg2[4]),
        .O(\n_0_rxeq_fs[4]_i_1__4 ));
LUT6 #(
    .INIT(64'hFFFFF4FF44FFFF44)) 
     \rxeq_fs[5]_i_1__4 
       (.I0(\n_0_rxeq_fs[5]_i_3__4 ),
        .I1(\n_0_rxeq_fs[5]_i_4__4 ),
        .I2(rxeq_control_reg2[1]),
        .I3(\n_0_rxeq_preset[2]_i_5__4 ),
        .I4(\n_0_FSM_onehot_fsm_rx_reg[2] ),
        .I5(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .O(\n_0_rxeq_fs[5]_i_1__4 ));
LUT3 #(
    .INIT(8'h40)) 
     \rxeq_fs[5]_i_2__4 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I1(rxeq_lffs_reg2[5]),
        .I2(\n_0_rxeq_fs[5]_i_5__4 ),
        .O(\n_0_rxeq_fs[5]_i_2__4 ));
(* SOFT_HLUTNM = "soft_lutpair239" *) 
   LUT4 #(
    .INIT(16'h0115)) 
     \rxeq_fs[5]_i_3__4 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .O(\n_0_rxeq_fs[5]_i_3__4 ));
(* SOFT_HLUTNM = "soft_lutpair242" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     \rxeq_fs[5]_i_4__4 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .O(\n_0_rxeq_fs[5]_i_4__4 ));
(* SOFT_HLUTNM = "soft_lutpair233" *) 
   LUT5 #(
    .INIT(32'h00000010)) 
     \rxeq_fs[5]_i_5__4 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[2] ),
        .I4(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .O(\n_0_rxeq_fs[5]_i_5__4 ));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_fs_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_fs[5]_i_1__4 ),
        .D(\n_0_rxeq_fs[0]_i_1__4 ),
        .Q(\n_0_rxeq_fs_reg[0] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_fs_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_fs[5]_i_1__4 ),
        .D(\n_0_rxeq_fs[1]_i_1__4 ),
        .Q(\n_0_rxeq_fs_reg[1] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_fs_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_fs[5]_i_1__4 ),
        .D(\n_0_rxeq_fs[2]_i_1__4 ),
        .Q(\n_0_rxeq_fs_reg[2] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_fs_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_fs[5]_i_1__4 ),
        .D(\n_0_rxeq_fs[3]_i_1__4 ),
        .Q(\n_0_rxeq_fs_reg[3] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_fs_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_fs[5]_i_1__4 ),
        .D(\n_0_rxeq_fs[4]_i_1__4 ),
        .Q(\n_0_rxeq_fs_reg[4] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_fs_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_fs[5]_i_1__4 ),
        .D(\n_0_rxeq_fs[5]_i_2__4 ),
        .Q(\n_0_rxeq_fs_reg[5] ),
        .R(O7));
LUT3 #(
    .INIT(8'h04)) 
     \rxeq_lf[0]_i_1__4 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I1(rxeq_lffs_reg2[0]),
        .I2(\n_0_rxeq_lf[5]_i_4__4 ),
        .O(\n_0_rxeq_lf[0]_i_1__4 ));
LUT3 #(
    .INIT(8'h04)) 
     \rxeq_lf[1]_i_1__4 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I1(rxeq_lffs_reg2[1]),
        .I2(\n_0_rxeq_lf[5]_i_4__4 ),
        .O(\n_0_rxeq_lf[1]_i_1__4 ));
LUT3 #(
    .INIT(8'h04)) 
     \rxeq_lf[2]_i_1__4 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I1(rxeq_lffs_reg2[2]),
        .I2(\n_0_rxeq_lf[5]_i_4__4 ),
        .O(\n_0_rxeq_lf[2]_i_1__4 ));
LUT3 #(
    .INIT(8'h04)) 
     \rxeq_lf[3]_i_1__4 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I1(rxeq_lffs_reg2[3]),
        .I2(\n_0_rxeq_lf[5]_i_4__4 ),
        .O(\n_0_rxeq_lf[3]_i_1__4 ));
LUT3 #(
    .INIT(8'h04)) 
     \rxeq_lf[4]_i_1__4 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I1(rxeq_lffs_reg2[4]),
        .I2(\n_0_rxeq_lf[5]_i_4__4 ),
        .O(\n_0_rxeq_lf[4]_i_1__4 ));
LUT4 #(
    .INIT(16'hFFD2)) 
     \rxeq_lf[5]_i_1__4 
       (.I0(\n_0_rxeq_preset[2]_i_5__4 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[2] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I3(\n_0_rxeq_lf[5]_i_3__4 ),
        .O(\n_0_rxeq_lf[5]_i_1__4 ));
LUT3 #(
    .INIT(8'h04)) 
     \rxeq_lf[5]_i_2__4 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I1(rxeq_lffs_reg2[5]),
        .I2(\n_0_rxeq_lf[5]_i_4__4 ),
        .O(\n_0_rxeq_lf[5]_i_2__4 ));
LUT6 #(
    .INIT(64'hFFFEFEE8FFFEFFE8)) 
     \rxeq_lf[5]_i_3__4 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I4(\n_0_FSM_onehot_fsm_rx_reg[2] ),
        .I5(\n_0_FSM_onehot_fsm_rx[5]_i_2__4 ),
        .O(\n_0_rxeq_lf[5]_i_3__4 ));
(* SOFT_HLUTNM = "soft_lutpair233" *) 
   LUT5 #(
    .INIT(32'hFFFEFFFF)) 
     \rxeq_lf[5]_i_4__4 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[2] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I4(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .O(\n_0_rxeq_lf[5]_i_4__4 ));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_lf_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_lf[5]_i_1__4 ),
        .D(\n_0_rxeq_lf[0]_i_1__4 ),
        .Q(rxeq_lf[0]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_lf_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_lf[5]_i_1__4 ),
        .D(\n_0_rxeq_lf[1]_i_1__4 ),
        .Q(rxeq_lf[1]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_lf_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_lf[5]_i_1__4 ),
        .D(\n_0_rxeq_lf[2]_i_1__4 ),
        .Q(rxeq_lf[2]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_lf_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_lf[5]_i_1__4 ),
        .D(\n_0_rxeq_lf[3]_i_1__4 ),
        .Q(rxeq_lf[3]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_lf_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_lf[5]_i_1__4 ),
        .D(\n_0_rxeq_lf[4]_i_1__4 ),
        .Q(rxeq_lf[4]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_lf_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_lf[5]_i_1__4 ),
        .D(\n_0_rxeq_lf[5]_i_2__4 ),
        .Q(rxeq_lf[5]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_lffs_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_RXEQ_LFFS[0]),
        .Q(rxeq_lffs_reg1[0]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_lffs_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_RXEQ_LFFS[1]),
        .Q(rxeq_lffs_reg1[1]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_lffs_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_RXEQ_LFFS[2]),
        .Q(rxeq_lffs_reg1[2]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_lffs_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_RXEQ_LFFS[3]),
        .Q(rxeq_lffs_reg1[3]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_lffs_reg1_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_RXEQ_LFFS[4]),
        .Q(rxeq_lffs_reg1[4]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_lffs_reg1_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_RXEQ_LFFS[5]),
        .Q(rxeq_lffs_reg1[5]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_lffs_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_lffs_reg1[0]),
        .Q(rxeq_lffs_reg2[0]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_lffs_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_lffs_reg1[1]),
        .Q(rxeq_lffs_reg2[1]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_lffs_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_lffs_reg1[2]),
        .Q(rxeq_lffs_reg2[2]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_lffs_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_lffs_reg1[3]),
        .Q(rxeq_lffs_reg2[3]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_lffs_reg2_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_lffs_reg1[4]),
        .Q(rxeq_lffs_reg2[4]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_lffs_reg2_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_lffs_reg1[5]),
        .Q(rxeq_lffs_reg2[5]),
        .R(O7));
(* SOFT_HLUTNM = "soft_lutpair236" *) 
   LUT2 #(
    .INIT(4'hE)) 
     rxeq_lffs_sel_i_3__4
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[2] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .O(n_0_rxeq_lffs_sel_i_3__4));
LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
     rxeq_lffs_sel_i_4__4
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[2] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I4(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .I5(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .O(rxeq_adapt_done));
FDRE #(
    .INIT(1'b0)) 
     rxeq_lffs_sel_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_8_rxeq_scan_i),
        .Q(n_0_rxeq_lffs_sel_reg),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_new_txcoeff_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_6_rxeq_scan_i),
        .Q(rxeq_new_txcoeff),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     rxeq_new_txcoeff_req_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_4_rxeq_scan_i),
        .Q(rxeq_new_txcoeff_req),
        .R(O7));
LUT4 #(
    .INIT(16'h2800)) 
     \rxeq_preset[0]_i_1__4 
       (.I0(\n_0_rxeq_preset[2]_i_5__4 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[2] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I3(rxeq_preset_reg2[0]),
        .O(\n_0_rxeq_preset[0]_i_1__4 ));
LUT4 #(
    .INIT(16'h2800)) 
     \rxeq_preset[1]_i_1__4 
       (.I0(\n_0_rxeq_preset[2]_i_5__4 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[2] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I3(rxeq_preset_reg2[1]),
        .O(\n_0_rxeq_preset[1]_i_1__4 ));
LUT6 #(
    .INIT(64'hFF44FFFFFFFFFFF0)) 
     \rxeq_preset[2]_i_1__4 
       (.I0(rxeq_control_reg2[1]),
        .I1(rxeq_control_reg2[0]),
        .I2(\n_0_rxeq_preset[2]_i_3__4 ),
        .I3(\n_0_rxeq_preset[2]_i_4__3 ),
        .I4(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I5(\n_0_rxeq_preset[2]_i_5__4 ),
        .O(\n_0_rxeq_preset[2]_i_1__4 ));
LUT4 #(
    .INIT(16'h2800)) 
     \rxeq_preset[2]_i_2__4 
       (.I0(\n_0_rxeq_preset[2]_i_5__4 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[2] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I3(rxeq_preset_reg2[2]),
        .O(\n_0_rxeq_preset[2]_i_2__4 ));
(* SOFT_HLUTNM = "soft_lutpair239" *) 
   LUT4 #(
    .INIT(16'hFE00)) 
     \rxeq_preset[2]_i_3__4 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .O(\n_0_rxeq_preset[2]_i_3__4 ));
(* SOFT_HLUTNM = "soft_lutpair241" *) 
   LUT4 #(
    .INIT(16'hFEEA)) 
     \rxeq_preset[2]_i_4__3 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[2] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .O(\n_0_rxeq_preset[2]_i_4__3 ));
(* SOFT_HLUTNM = "soft_lutpair241" *) 
   LUT4 #(
    .INIT(16'h0001)) 
     \rxeq_preset[2]_i_5__4 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .O(\n_0_rxeq_preset[2]_i_5__4 ));
(* ASYNC_REG *) 
   FDRE \rxeq_preset_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_RXEQ_PRESET[0]),
        .Q(rxeq_preset_reg1[0]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_preset_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_RXEQ_PRESET[1]),
        .Q(rxeq_preset_reg1[1]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_preset_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_RXEQ_PRESET[2]),
        .Q(rxeq_preset_reg1[2]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_preset_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_preset_reg1[0]),
        .Q(rxeq_preset_reg2[0]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_preset_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_preset_reg1[1]),
        .Q(rxeq_preset_reg2[1]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_preset_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_preset_reg1[2]),
        .Q(rxeq_preset_reg2[2]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_preset_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_preset[2]_i_1__4 ),
        .D(\n_0_rxeq_preset[0]_i_1__4 ),
        .Q(rxeq_preset[0]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_preset_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_preset[2]_i_1__4 ),
        .D(\n_0_rxeq_preset[1]_i_1__4 ),
        .Q(rxeq_preset[1]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_preset_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_preset[2]_i_1__4 ),
        .D(\n_0_rxeq_preset[2]_i_2__4 ),
        .Q(rxeq_preset[2]),
        .R(O7));
LUT6 #(
    .INIT(64'h0000000000010000)) 
     rxeq_preset_valid_i_1__4
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .I4(\n_0_FSM_onehot_fsm_rx_reg[2] ),
        .I5(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .O(n_0_rxeq_preset_valid_i_1__4));
FDRE #(
    .INIT(1'b0)) 
     rxeq_preset_valid_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_rxeq_preset_valid_i_1__4),
        .Q(rxeq_preset_valid),
        .R(O7));
vc709_pcie_x8_gen3vc709_pcie_x8_gen3_rxeq_scan_47 rxeq_scan_i
       (.D({n_1_rxeq_scan_i,n_2_rxeq_scan_i,n_3_rxeq_scan_i}),
        .I1(I1),
        .I10(\n_0_FSM_onehot_fsm_rx[6]_i_2__4 ),
        .I11(\n_0_FSM_onehot_fsm_rx[5]_i_2__4 ),
        .I12(\n_0_rxeq_preset[2]_i_5__4 ),
        .I13(\n_0_rxeq_cnt[2]_i_2__4 ),
        .I14(n_0_rxeq_lffs_sel_i_3__4),
        .I15(n_0_rxeq_lffs_sel_reg),
        .I16(rxeq_preset),
        .I17(rxeq_txpreset),
        .I18(rxeq_txcoeff),
        .I19({\n_0_rxeq_fs_reg[5] ,\n_0_rxeq_fs_reg[4] ,\n_0_rxeq_fs_reg[3] ,\n_0_rxeq_fs_reg[2] ,\n_0_rxeq_fs_reg[1] ,\n_0_rxeq_fs_reg[0] }),
        .I2(n_0_rxeq_adapt_done_reg_reg),
        .I20(rxeq_lf),
        .I3(n_0_rxeq_adapt_done_reg_i_3__4),
        .I4(\n_0_FSM_onehot_fsm_rx[6]_i_5__4 ),
        .I5(\n_0_FSM_onehot_fsm_rx[6]_i_4__4 ),
        .I6(\n_0_FSM_onehot_fsm_rx[6]_i_3__4 ),
        .I7(n_0_rxeq_done_i_2__4),
        .I8(\n_0_FSM_onehot_fsm[4]_i_8__4 ),
        .I9(n_0_rxeq_adapt_done_reg_i_4__4),
        .O1(n_0_rxeq_scan_i),
        .O2(n_4_rxeq_scan_i),
        .O3(n_5_rxeq_scan_i),
        .O4(n_6_rxeq_scan_i),
        .O42(O42),
        .O5(n_7_rxeq_scan_i),
        .O6(n_8_rxeq_scan_i),
        .O7(O7),
        .Q({\n_0_FSM_onehot_fsm_rx_reg[6] ,\n_0_FSM_onehot_fsm_rx_reg[5] ,\n_0_FSM_onehot_fsm_rx_reg[4] ,\n_0_FSM_onehot_fsm_rx_reg[3] ,\n_0_FSM_onehot_fsm_rx_reg[2] ,\n_0_FSM_onehot_fsm_rx_reg[1] }),
        .out(rxeq_control_reg2),
        .pipe_pclk_in(pipe_pclk_in),
        .rxeq_adapt_done(rxeq_adapt_done),
        .rxeq_new_txcoeff(rxeq_new_txcoeff),
        .rxeq_new_txcoeff_req(rxeq_new_txcoeff_req),
        .rxeq_preset_valid(rxeq_preset_valid));
(* SOFT_HLUTNM = "soft_lutpair240" *) 
   LUT4 #(
    .INIT(16'h6000)) 
     \rxeq_txcoeff[0]_i_1__4 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_rxeq_txpreset[3]_i_4__4 ),
        .I3(rxeq_txcoeff[6]),
        .O(\n_0_rxeq_txcoeff[0]_i_1__4 ));
(* SOFT_HLUTNM = "soft_lutpair244" *) 
   LUT4 #(
    .INIT(16'h6000)) 
     \rxeq_txcoeff[10]_i_1__4 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_rxeq_txpreset[3]_i_4__4 ),
        .I3(rxeq_txcoeff[16]),
        .O(\n_0_rxeq_txcoeff[10]_i_1__4 ));
(* SOFT_HLUTNM = "soft_lutpair243" *) 
   LUT4 #(
    .INIT(16'h6000)) 
     \rxeq_txcoeff[11]_i_1__4 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_rxeq_txpreset[3]_i_4__4 ),
        .I3(rxeq_txcoeff[17]),
        .O(\n_0_rxeq_txcoeff[11]_i_1__4 ));
LUT4 #(
    .INIT(16'h6000)) 
     \rxeq_txcoeff[12]_i_1__4 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_rxeq_txpreset[3]_i_4__4 ),
        .I3(txeq_deemph_reg2[0]),
        .O(\n_0_rxeq_txcoeff[12]_i_1__4 ));
LUT4 #(
    .INIT(16'h6000)) 
     \rxeq_txcoeff[13]_i_1__4 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_rxeq_txpreset[3]_i_4__4 ),
        .I3(txeq_deemph_reg2[1]),
        .O(\n_0_rxeq_txcoeff[13]_i_1__4 ));
LUT4 #(
    .INIT(16'h6000)) 
     \rxeq_txcoeff[14]_i_1__4 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_rxeq_txpreset[3]_i_4__4 ),
        .I3(txeq_deemph_reg2[2]),
        .O(\n_0_rxeq_txcoeff[14]_i_1__4 ));
LUT4 #(
    .INIT(16'h6000)) 
     \rxeq_txcoeff[15]_i_1__4 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_rxeq_txpreset[3]_i_4__4 ),
        .I3(txeq_deemph_reg2[3]),
        .O(\n_0_rxeq_txcoeff[15]_i_1__4 ));
LUT4 #(
    .INIT(16'h6000)) 
     \rxeq_txcoeff[16]_i_1__4 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_rxeq_txpreset[3]_i_4__4 ),
        .I3(txeq_deemph_reg2[4]),
        .O(\n_0_rxeq_txcoeff[16]_i_1__4 ));
LUT4 #(
    .INIT(16'h6000)) 
     \rxeq_txcoeff[17]_i_1__4 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_rxeq_txpreset[3]_i_4__4 ),
        .I3(txeq_deemph_reg2[5]),
        .O(\n_0_rxeq_txcoeff[17]_i_1__4 ));
(* SOFT_HLUTNM = "soft_lutpair243" *) 
   LUT4 #(
    .INIT(16'h6000)) 
     \rxeq_txcoeff[1]_i_1__4 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_rxeq_txpreset[3]_i_4__4 ),
        .I3(rxeq_txcoeff[7]),
        .O(\n_0_rxeq_txcoeff[1]_i_1__4 ));
(* SOFT_HLUTNM = "soft_lutpair244" *) 
   LUT4 #(
    .INIT(16'h6000)) 
     \rxeq_txcoeff[2]_i_1__4 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_rxeq_txpreset[3]_i_4__4 ),
        .I3(rxeq_txcoeff[8]),
        .O(\n_0_rxeq_txcoeff[2]_i_1__4 ));
(* SOFT_HLUTNM = "soft_lutpair245" *) 
   LUT4 #(
    .INIT(16'h6000)) 
     \rxeq_txcoeff[3]_i_1__4 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_rxeq_txpreset[3]_i_4__4 ),
        .I3(rxeq_txcoeff[9]),
        .O(\n_0_rxeq_txcoeff[3]_i_1__4 ));
(* SOFT_HLUTNM = "soft_lutpair245" *) 
   LUT4 #(
    .INIT(16'h6000)) 
     \rxeq_txcoeff[4]_i_1__4 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_rxeq_txpreset[3]_i_4__4 ),
        .I3(rxeq_txcoeff[10]),
        .O(\n_0_rxeq_txcoeff[4]_i_1__4 ));
(* SOFT_HLUTNM = "soft_lutpair240" *) 
   LUT4 #(
    .INIT(16'h6000)) 
     \rxeq_txcoeff[5]_i_1__4 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_rxeq_txpreset[3]_i_4__4 ),
        .I3(rxeq_txcoeff[11]),
        .O(\n_0_rxeq_txcoeff[5]_i_1__4 ));
(* SOFT_HLUTNM = "soft_lutpair246" *) 
   LUT4 #(
    .INIT(16'h6000)) 
     \rxeq_txcoeff[6]_i_1__4 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_rxeq_txpreset[3]_i_4__4 ),
        .I3(rxeq_txcoeff[12]),
        .O(\n_0_rxeq_txcoeff[6]_i_1__4 ));
(* SOFT_HLUTNM = "soft_lutpair247" *) 
   LUT4 #(
    .INIT(16'h6000)) 
     \rxeq_txcoeff[7]_i_1__4 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_rxeq_txpreset[3]_i_4__4 ),
        .I3(rxeq_txcoeff[13]),
        .O(\n_0_rxeq_txcoeff[7]_i_1__4 ));
(* SOFT_HLUTNM = "soft_lutpair247" *) 
   LUT4 #(
    .INIT(16'h6000)) 
     \rxeq_txcoeff[8]_i_1__4 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_rxeq_txpreset[3]_i_4__4 ),
        .I3(rxeq_txcoeff[14]),
        .O(\n_0_rxeq_txcoeff[8]_i_1__4 ));
(* SOFT_HLUTNM = "soft_lutpair246" *) 
   LUT4 #(
    .INIT(16'h6000)) 
     \rxeq_txcoeff[9]_i_1__4 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_rxeq_txpreset[3]_i_4__4 ),
        .I3(rxeq_txcoeff[15]),
        .O(\n_0_rxeq_txcoeff[9]_i_1__4 ));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txpreset[3]_i_1__4 ),
        .D(\n_0_rxeq_txcoeff[0]_i_1__4 ),
        .Q(rxeq_txcoeff[0]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[10] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txpreset[3]_i_1__4 ),
        .D(\n_0_rxeq_txcoeff[10]_i_1__4 ),
        .Q(rxeq_txcoeff[10]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[11] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txpreset[3]_i_1__4 ),
        .D(\n_0_rxeq_txcoeff[11]_i_1__4 ),
        .Q(rxeq_txcoeff[11]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[12] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txpreset[3]_i_1__4 ),
        .D(\n_0_rxeq_txcoeff[12]_i_1__4 ),
        .Q(rxeq_txcoeff[12]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[13] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txpreset[3]_i_1__4 ),
        .D(\n_0_rxeq_txcoeff[13]_i_1__4 ),
        .Q(rxeq_txcoeff[13]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[14] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txpreset[3]_i_1__4 ),
        .D(\n_0_rxeq_txcoeff[14]_i_1__4 ),
        .Q(rxeq_txcoeff[14]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[15] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txpreset[3]_i_1__4 ),
        .D(\n_0_rxeq_txcoeff[15]_i_1__4 ),
        .Q(rxeq_txcoeff[15]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[16] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txpreset[3]_i_1__4 ),
        .D(\n_0_rxeq_txcoeff[16]_i_1__4 ),
        .Q(rxeq_txcoeff[16]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[17] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txpreset[3]_i_1__4 ),
        .D(\n_0_rxeq_txcoeff[17]_i_1__4 ),
        .Q(rxeq_txcoeff[17]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txpreset[3]_i_1__4 ),
        .D(\n_0_rxeq_txcoeff[1]_i_1__4 ),
        .Q(rxeq_txcoeff[1]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txpreset[3]_i_1__4 ),
        .D(\n_0_rxeq_txcoeff[2]_i_1__4 ),
        .Q(rxeq_txcoeff[2]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txpreset[3]_i_1__4 ),
        .D(\n_0_rxeq_txcoeff[3]_i_1__4 ),
        .Q(rxeq_txcoeff[3]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txpreset[3]_i_1__4 ),
        .D(\n_0_rxeq_txcoeff[4]_i_1__4 ),
        .Q(rxeq_txcoeff[4]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txpreset[3]_i_1__4 ),
        .D(\n_0_rxeq_txcoeff[5]_i_1__4 ),
        .Q(rxeq_txcoeff[5]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[6] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txpreset[3]_i_1__4 ),
        .D(\n_0_rxeq_txcoeff[6]_i_1__4 ),
        .Q(rxeq_txcoeff[6]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[7] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txpreset[3]_i_1__4 ),
        .D(\n_0_rxeq_txcoeff[7]_i_1__4 ),
        .Q(rxeq_txcoeff[7]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[8] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txpreset[3]_i_1__4 ),
        .D(\n_0_rxeq_txcoeff[8]_i_1__4 ),
        .Q(rxeq_txcoeff[8]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[9] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txpreset[3]_i_1__4 ),
        .D(\n_0_rxeq_txcoeff[9]_i_1__4 ),
        .Q(rxeq_txcoeff[9]),
        .R(O7));
LUT4 #(
    .INIT(16'h6000)) 
     \rxeq_txpreset[0]_i_1__4 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_rxeq_txpreset[3]_i_4__4 ),
        .I3(rxeq_txpreset_reg2[0]),
        .O(\n_0_rxeq_txpreset[0]_i_1__4 ));
LUT4 #(
    .INIT(16'h6000)) 
     \rxeq_txpreset[1]_i_1__4 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_rxeq_txpreset[3]_i_4__4 ),
        .I3(rxeq_txpreset_reg2[1]),
        .O(\n_0_rxeq_txpreset[1]_i_1__4 ));
LUT4 #(
    .INIT(16'h6000)) 
     \rxeq_txpreset[2]_i_1__4 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_rxeq_txpreset[3]_i_4__4 ),
        .I3(rxeq_txpreset_reg2[2]),
        .O(\n_0_rxeq_txpreset[2]_i_1__4 ));
LUT5 #(
    .INIT(32'hFFE8FFFF)) 
     \rxeq_txpreset[3]_i_1__4 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I4(\n_0_rxeq_txpreset[3]_i_3__4 ),
        .O(\n_0_rxeq_txpreset[3]_i_1__4 ));
LUT4 #(
    .INIT(16'h6000)) 
     \rxeq_txpreset[3]_i_2__4 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_rxeq_txpreset[3]_i_4__4 ),
        .I3(rxeq_txpreset_reg2[3]),
        .O(\n_0_rxeq_txpreset[3]_i_2__4 ));
LUT6 #(
    .INIT(64'h000000010003FFFC)) 
     \rxeq_txpreset[3]_i_3__4 
       (.I0(rxeq_control_reg2[1]),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I4(\n_0_FSM_onehot_fsm_rx_reg[2] ),
        .I5(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .O(\n_0_rxeq_txpreset[3]_i_3__4 ));
(* SOFT_HLUTNM = "soft_lutpair242" *) 
   LUT4 #(
    .INIT(16'h0001)) 
     \rxeq_txpreset[3]_i_4__4 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[2] ),
        .O(\n_0_rxeq_txpreset[3]_i_4__4 ));
(* ASYNC_REG *) 
   FDRE \rxeq_txpreset_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_RXEQ_TXPRESET[0]),
        .Q(rxeq_txpreset_reg1[0]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_txpreset_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_RXEQ_TXPRESET[1]),
        .Q(rxeq_txpreset_reg1[1]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_txpreset_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_RXEQ_TXPRESET[2]),
        .Q(rxeq_txpreset_reg1[2]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_txpreset_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_RXEQ_TXPRESET[3]),
        .Q(rxeq_txpreset_reg1[3]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_txpreset_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_txpreset_reg1[0]),
        .Q(rxeq_txpreset_reg2[0]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_txpreset_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_txpreset_reg1[1]),
        .Q(rxeq_txpreset_reg2[1]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_txpreset_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_txpreset_reg1[2]),
        .Q(rxeq_txpreset_reg2[2]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_txpreset_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_txpreset_reg1[3]),
        .Q(rxeq_txpreset_reg2[3]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txpreset_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txpreset[3]_i_1__4 ),
        .D(\n_0_rxeq_txpreset[0]_i_1__4 ),
        .Q(rxeq_txpreset[0]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txpreset_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txpreset[3]_i_1__4 ),
        .D(\n_0_rxeq_txpreset[1]_i_1__4 ),
        .Q(rxeq_txpreset[1]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txpreset_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txpreset[3]_i_1__4 ),
        .D(\n_0_rxeq_txpreset[2]_i_1__4 ),
        .Q(rxeq_txpreset[2]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txpreset_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txpreset[3]_i_1__4 ),
        .D(\n_0_rxeq_txpreset[3]_i_2__4 ),
        .Q(rxeq_txpreset[3]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE rxeq_user_en_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(rxeq_user_en_reg1),
        .R(O7));
(* ASYNC_REG *) 
   FDRE rxeq_user_en_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_user_en_reg1),
        .Q(rxeq_user_en_reg2),
        .R(O7));
(* ASYNC_REG *) 
   FDRE rxeq_user_mode_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(rxeq_user_mode_reg1),
        .R(O7));
(* ASYNC_REG *) 
   FDRE rxeq_user_mode_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_user_mode_reg1),
        .Q(rxeq_user_mode_reg2),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(rxeq_user_txcoeff_reg1[0]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[10] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(rxeq_user_txcoeff_reg1[10]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[11] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(rxeq_user_txcoeff_reg1[11]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[12] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(rxeq_user_txcoeff_reg1[12]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[13] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(rxeq_user_txcoeff_reg1[13]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[14] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(rxeq_user_txcoeff_reg1[14]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[15] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(rxeq_user_txcoeff_reg1[15]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[16] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(rxeq_user_txcoeff_reg1[16]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[17] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(rxeq_user_txcoeff_reg1[17]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(rxeq_user_txcoeff_reg1[1]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(rxeq_user_txcoeff_reg1[2]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(rxeq_user_txcoeff_reg1[3]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(rxeq_user_txcoeff_reg1[4]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(rxeq_user_txcoeff_reg1[5]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[6] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(rxeq_user_txcoeff_reg1[6]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[7] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(rxeq_user_txcoeff_reg1[7]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[8] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(rxeq_user_txcoeff_reg1[8]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[9] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(rxeq_user_txcoeff_reg1[9]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_user_txcoeff_reg1[0]),
        .Q(rxeq_user_txcoeff_reg2[0]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[10] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_user_txcoeff_reg1[10]),
        .Q(rxeq_user_txcoeff_reg2[10]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[11] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_user_txcoeff_reg1[11]),
        .Q(rxeq_user_txcoeff_reg2[11]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[12] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_user_txcoeff_reg1[12]),
        .Q(rxeq_user_txcoeff_reg2[12]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[13] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_user_txcoeff_reg1[13]),
        .Q(rxeq_user_txcoeff_reg2[13]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[14] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_user_txcoeff_reg1[14]),
        .Q(rxeq_user_txcoeff_reg2[14]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[15] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_user_txcoeff_reg1[15]),
        .Q(rxeq_user_txcoeff_reg2[15]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[16] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_user_txcoeff_reg1[16]),
        .Q(rxeq_user_txcoeff_reg2[16]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[17] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_user_txcoeff_reg1[17]),
        .Q(rxeq_user_txcoeff_reg2[17]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_user_txcoeff_reg1[1]),
        .Q(rxeq_user_txcoeff_reg2[1]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_user_txcoeff_reg1[2]),
        .Q(rxeq_user_txcoeff_reg2[2]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_user_txcoeff_reg1[3]),
        .Q(rxeq_user_txcoeff_reg2[3]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_user_txcoeff_reg1[4]),
        .Q(rxeq_user_txcoeff_reg2[4]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_user_txcoeff_reg1[5]),
        .Q(rxeq_user_txcoeff_reg2[5]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[6] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_user_txcoeff_reg1[6]),
        .Q(rxeq_user_txcoeff_reg2[6]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[7] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_user_txcoeff_reg1[7]),
        .Q(rxeq_user_txcoeff_reg2[7]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[8] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_user_txcoeff_reg1[8]),
        .Q(rxeq_user_txcoeff_reg2[8]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[9] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_user_txcoeff_reg1[9]),
        .Q(rxeq_user_txcoeff_reg2[9]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \txeq_control_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_TXEQ_CONTROL[0]),
        .Q(txeq_control_reg1[0]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \txeq_control_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_TXEQ_CONTROL[1]),
        .Q(txeq_control_reg1[1]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \txeq_control_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txeq_control_reg1[0]),
        .Q(txeq_control_reg2[0]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \txeq_control_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txeq_control_reg1[1]),
        .Q(txeq_control_reg2[1]),
        .R(O7));
(* ASYNC_REG *) 
   FDSE \txeq_deemph_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_TXEQ_DEEMPH[0]),
        .Q(txeq_deemph_reg1[0]),
        .S(O7));
(* ASYNC_REG *) 
   FDRE \txeq_deemph_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_TXEQ_DEEMPH[1]),
        .Q(txeq_deemph_reg1[1]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \txeq_deemph_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_TXEQ_DEEMPH[2]),
        .Q(txeq_deemph_reg1[2]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \txeq_deemph_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_TXEQ_DEEMPH[3]),
        .Q(txeq_deemph_reg1[3]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \txeq_deemph_reg1_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_TXEQ_DEEMPH[4]),
        .Q(txeq_deemph_reg1[4]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \txeq_deemph_reg1_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_TXEQ_DEEMPH[5]),
        .Q(txeq_deemph_reg1[5]),
        .R(O7));
(* ASYNC_REG *) 
   FDSE \txeq_deemph_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txeq_deemph_reg1[0]),
        .Q(txeq_deemph_reg2[0]),
        .S(O7));
(* ASYNC_REG *) 
   FDRE \txeq_deemph_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txeq_deemph_reg1[1]),
        .Q(txeq_deemph_reg2[1]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \txeq_deemph_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txeq_deemph_reg1[2]),
        .Q(txeq_deemph_reg2[2]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \txeq_deemph_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txeq_deemph_reg1[3]),
        .Q(txeq_deemph_reg2[3]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \txeq_deemph_reg2_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txeq_deemph_reg1[4]),
        .Q(txeq_deemph_reg2[4]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \txeq_deemph_reg2_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txeq_deemph_reg1[5]),
        .Q(txeq_deemph_reg2[5]),
        .R(O7));
LUT6 #(
    .INIT(64'h0000000000000100)) 
     txeq_done_i_1__4
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[2] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[6] ),
        .I4(\n_0_FSM_onehot_fsm_tx_reg[5] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .O(n_0_txeq_done_i_1__4));
FDRE #(
    .INIT(1'b0)) 
     txeq_done_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_txeq_done_i_1__4),
        .Q(PIPE_TXEQ_DONE),
        .R(O7));
LUT5 #(
    .INIT(32'h00000400)) 
     \txeq_preset[0]_i_1__4 
       (.I0(txeq_preset_reg2[1]),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[2]),
        .I3(txeq_preset_reg2[3]),
        .I4(I1),
        .O(\n_0_txeq_preset[0]_i_1__4 ));
LUT5 #(
    .INIT(32'hAABBEBAB)) 
     \txeq_preset[10]_i_1__4 
       (.I0(I1),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[1]),
        .I3(txeq_preset_reg2[2]),
        .I4(txeq_preset_reg2[3]),
        .O(\n_0_txeq_preset[10]_i_1__4 ));
LUT5 #(
    .INIT(32'hAABBEAAB)) 
     \txeq_preset[11]_i_1__4 
       (.I0(I1),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[1]),
        .I3(txeq_preset_reg2[2]),
        .I4(txeq_preset_reg2[3]),
        .O(\n_0_txeq_preset[11]_i_1__4 ));
LUT5 #(
    .INIT(32'h0000027E)) 
     \txeq_preset[12]_i_1__4 
       (.I0(txeq_preset_reg2[0]),
        .I1(txeq_preset_reg2[1]),
        .I2(txeq_preset_reg2[2]),
        .I3(txeq_preset_reg2[3]),
        .I4(I1),
        .O(\n_0_txeq_preset[12]_i_1__4 ));
LUT5 #(
    .INIT(32'h00001004)) 
     \txeq_preset[13]_i_1__4 
       (.I0(txeq_preset_reg2[2]),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[1]),
        .I3(txeq_preset_reg2[3]),
        .I4(I1),
        .O(\n_0_txeq_preset[13]_i_1__4 ));
LUT5 #(
    .INIT(32'h00000140)) 
     \txeq_preset[14]_i_1__4 
       (.I0(txeq_preset_reg2[2]),
        .I1(txeq_preset_reg2[1]),
        .I2(txeq_preset_reg2[0]),
        .I3(txeq_preset_reg2[3]),
        .I4(I1),
        .O(\n_0_txeq_preset[14]_i_1__4 ));
LUT4 #(
    .INIT(16'hAAAB)) 
     \txeq_preset[15]_i_1__1 
       (.I0(I1),
        .I1(txeq_preset_reg2[3]),
        .I2(txeq_preset_reg2[2]),
        .I3(txeq_preset_reg2[1]),
        .O(\n_0_txeq_preset[15]_i_1__1 ));
LUT4 #(
    .INIT(16'h0014)) 
     \txeq_preset[16]_i_1__4 
       (.I0(txeq_preset_reg2[2]),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[3]),
        .I3(I1),
        .O(\n_0_txeq_preset[16]_i_1__4 ));
LUT5 #(
    .INIT(32'hAAABAAAA)) 
     \txeq_preset[17]_i_1__4 
       (.I0(I1),
        .I1(n_0_txeq_preset_done_i_2__4),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[6] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_FSM_onehot_fsm_tx_reg[2] ),
        .O(\n_0_txeq_preset[17]_i_1__4 ));
LUT5 #(
    .INIT(32'hAABAEABB)) 
     \txeq_preset[17]_i_2__4 
       (.I0(I1),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[1]),
        .I3(txeq_preset_reg2[2]),
        .I4(txeq_preset_reg2[3]),
        .O(\n_0_txeq_preset[17]_i_2__4 ));
LUT5 #(
    .INIT(32'h00000120)) 
     \txeq_preset[1]_i_1__4 
       (.I0(txeq_preset_reg2[1]),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[2]),
        .I3(txeq_preset_reg2[3]),
        .I4(I1),
        .O(\n_0_txeq_preset[1]_i_1__4 ));
LUT4 #(
    .INIT(16'h00E0)) 
     \txeq_preset[2]_i_1__4 
       (.I0(txeq_preset_reg2[2]),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[3]),
        .I3(I1),
        .O(\n_0_txeq_preset[2]_i_1__4 ));
LUT5 #(
    .INIT(32'h000005E0)) 
     \txeq_preset[3]_i_1__4 
       (.I0(txeq_preset_reg2[1]),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[2]),
        .I3(txeq_preset_reg2[3]),
        .I4(I1),
        .O(\n_0_txeq_preset[3]_i_1__4 ));
LUT5 #(
    .INIT(32'h00001040)) 
     \txeq_preset[7]_i_1__4 
       (.I0(txeq_preset_reg2[3]),
        .I1(txeq_preset_reg2[2]),
        .I2(txeq_preset_reg2[1]),
        .I3(txeq_preset_reg2[0]),
        .I4(I1),
        .O(\n_0_txeq_preset[7]_i_1__4 ));
LUT5 #(
    .INIT(32'hAABBAEFB)) 
     \txeq_preset[8]_i_1__4 
       (.I0(I1),
        .I1(txeq_preset_reg2[1]),
        .I2(txeq_preset_reg2[0]),
        .I3(txeq_preset_reg2[2]),
        .I4(txeq_preset_reg2[3]),
        .O(\n_0_txeq_preset[8]_i_1__4 ));
LUT5 #(
    .INIT(32'hAABBEEAB)) 
     \txeq_preset[9]_i_1__4 
       (.I0(I1),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[1]),
        .I3(txeq_preset_reg2[2]),
        .I4(txeq_preset_reg2[3]),
        .O(\n_0_txeq_preset[9]_i_1__4 ));
(* SOFT_HLUTNM = "soft_lutpair234" *) 
   LUT5 #(
    .INIT(32'h00000100)) 
     txeq_preset_done_i_1__4
       (.I0(n_0_txeq_preset_done_i_2__4),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[6] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[2] ),
        .I4(I1),
        .O(n_0_txeq_preset_done_i_1__4));
LUT4 #(
    .INIT(16'hFFFE)) 
     txeq_preset_done_i_2__4
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[0] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[5] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .O(n_0_txeq_preset_done_i_2__4));
FDRE #(
    .INIT(1'b0)) 
     txeq_preset_done_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_txeq_preset_done_i_1__4),
        .Q(txeq_preset_done),
        .R(\<const0> ));
(* ASYNC_REG *) 
   FDRE \txeq_preset_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_TXEQ_PRESET[0]),
        .Q(txeq_preset_reg1[0]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \txeq_preset_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_TXEQ_PRESET[1]),
        .Q(txeq_preset_reg1[1]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \txeq_preset_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_TXEQ_PRESET[2]),
        .Q(txeq_preset_reg1[2]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \txeq_preset_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_TXEQ_PRESET[3]),
        .Q(txeq_preset_reg1[3]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \txeq_preset_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txeq_preset_reg1[0]),
        .Q(txeq_preset_reg2[0]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \txeq_preset_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txeq_preset_reg1[1]),
        .Q(txeq_preset_reg2[1]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \txeq_preset_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txeq_preset_reg1[2]),
        .Q(txeq_preset_reg2[2]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \txeq_preset_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txeq_preset_reg1[3]),
        .Q(txeq_preset_reg2[3]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1__4 ),
        .D(\n_0_txeq_preset[0]_i_1__4 ),
        .Q(txeq_preset[0]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[10] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1__4 ),
        .D(\n_0_txeq_preset[10]_i_1__4 ),
        .Q(txeq_preset[10]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[11] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1__4 ),
        .D(\n_0_txeq_preset[11]_i_1__4 ),
        .Q(txeq_preset[11]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[12] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1__4 ),
        .D(\n_0_txeq_preset[12]_i_1__4 ),
        .Q(txeq_preset[12]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[13] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1__4 ),
        .D(\n_0_txeq_preset[13]_i_1__4 ),
        .Q(txeq_preset[13]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[14] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1__4 ),
        .D(\n_0_txeq_preset[14]_i_1__4 ),
        .Q(txeq_preset[14]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[15] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1__4 ),
        .D(\n_0_txeq_preset[15]_i_1__1 ),
        .Q(txeq_preset[15]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[16] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1__4 ),
        .D(\n_0_txeq_preset[16]_i_1__4 ),
        .Q(txeq_preset[16]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[17] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1__4 ),
        .D(\n_0_txeq_preset[17]_i_2__4 ),
        .Q(txeq_preset[17]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1__4 ),
        .D(\n_0_txeq_preset[1]_i_1__4 ),
        .Q(txeq_preset[1]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1__4 ),
        .D(\n_0_txeq_preset[2]_i_1__4 ),
        .Q(txeq_preset[2]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1__4 ),
        .D(\n_0_txeq_preset[3]_i_1__4 ),
        .Q(txeq_preset[3]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[7] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1__4 ),
        .D(\n_0_txeq_preset[7]_i_1__4 ),
        .Q(txeq_preset[7]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[8] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1__4 ),
        .D(\n_0_txeq_preset[8]_i_1__4 ),
        .Q(txeq_preset[8]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[9] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1__4 ),
        .D(\n_0_txeq_preset[9]_i_1__4 ),
        .Q(txeq_preset[9]),
        .R(\<const0> ));
LUT6 #(
    .INIT(64'h0000000033E200E2)) 
     \txeq_txcoeff[0]_i_1__4 
       (.I0(txeq_txcoeff[6]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__4 ),
        .I2(txeq_preset[0]),
        .I3(\n_0_FSM_onehot_fsm_tx[5]_i_2__4 ),
        .I4(data2),
        .I5(\n_0_txeq_txcoeff[18]_i_6__4 ),
        .O(\n_0_txeq_txcoeff[0]_i_1__4 ));
LUT4 #(
    .INIT(16'hFB08)) 
     \txeq_txcoeff[0]_i_2__4 
       (.I0(EQ_TXEQ_DEEMPH_OUT[5]),
        .I1(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I2(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I3(txeq_txcoeff[6]),
        .O(data2));
LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
     \txeq_txcoeff[10]_i_1__4 
       (.I0(EQ_TXEQ_DEEMPH_OUT[13]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__4 ),
        .I2(txeq_preset[10]),
        .I3(\n_0_FSM_onehot_fsm_tx[5]_i_2__4 ),
        .I4(\n_0_txeq_txcoeff[10]_i_2__4 ),
        .I5(\n_0_txeq_txcoeff[18]_i_6__4 ),
        .O(\n_0_txeq_txcoeff[10]_i_1__4 ));
LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
     \txeq_txcoeff[10]_i_2__4 
       (.I0(EQ_TXEQ_DEEMPH_OUT[7]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__4 ),
        .I2(EQ_TXEQ_DEEMPH_OUT[14]),
        .I3(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I4(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I5(EQ_TXEQ_DEEMPH_OUT[13]),
        .O(\n_0_txeq_txcoeff[10]_i_2__4 ));
LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
     \txeq_txcoeff[11]_i_1__4 
       (.I0(EQ_TXEQ_DEEMPH_OUT[14]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__4 ),
        .I2(txeq_preset[11]),
        .I3(\n_0_FSM_onehot_fsm_tx[5]_i_2__4 ),
        .I4(\n_0_txeq_txcoeff[11]_i_2__4 ),
        .I5(\n_0_txeq_txcoeff[18]_i_6__4 ),
        .O(\n_0_txeq_txcoeff[11]_i_1__4 ));
LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
     \txeq_txcoeff[11]_i_2__4 
       (.I0(EQ_TXEQ_DEEMPH_OUT[8]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__4 ),
        .I2(EQ_TXEQ_DEEMPH_OUT[15]),
        .I3(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I4(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I5(EQ_TXEQ_DEEMPH_OUT[14]),
        .O(\n_0_txeq_txcoeff[11]_i_2__4 ));
LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
     \txeq_txcoeff[12]_i_1__4 
       (.I0(EQ_TXEQ_DEEMPH_OUT[15]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__4 ),
        .I2(txeq_preset[12]),
        .I3(\n_0_FSM_onehot_fsm_tx[5]_i_2__4 ),
        .I4(\n_0_txeq_txcoeff[12]_i_2__4 ),
        .I5(\n_0_txeq_txcoeff[18]_i_6__4 ),
        .O(\n_0_txeq_txcoeff[12]_i_1__4 ));
LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
     \txeq_txcoeff[12]_i_2__4 
       (.I0(EQ_TXEQ_DEEMPH_OUT[9]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__4 ),
        .I2(txeq_deemph_reg2[0]),
        .I3(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I4(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I5(EQ_TXEQ_DEEMPH_OUT[15]),
        .O(\n_0_txeq_txcoeff[12]_i_2__4 ));
LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
     \txeq_txcoeff[13]_i_1__4 
       (.I0(txeq_deemph_reg2[0]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__4 ),
        .I2(txeq_preset[13]),
        .I3(\n_0_FSM_onehot_fsm_tx[5]_i_2__4 ),
        .I4(\n_0_txeq_txcoeff[13]_i_2__4 ),
        .I5(\n_0_txeq_txcoeff[18]_i_6__4 ),
        .O(\n_0_txeq_txcoeff[13]_i_1__4 ));
LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
     \txeq_txcoeff[13]_i_2__4 
       (.I0(EQ_TXEQ_DEEMPH_OUT[10]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__4 ),
        .I2(txeq_deemph_reg2[1]),
        .I3(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I4(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I5(txeq_deemph_reg2[0]),
        .O(\n_0_txeq_txcoeff[13]_i_2__4 ));
LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
     \txeq_txcoeff[14]_i_1__4 
       (.I0(txeq_deemph_reg2[1]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__4 ),
        .I2(txeq_preset[14]),
        .I3(\n_0_FSM_onehot_fsm_tx[5]_i_2__4 ),
        .I4(\n_0_txeq_txcoeff[14]_i_2__4 ),
        .I5(\n_0_txeq_txcoeff[18]_i_6__4 ),
        .O(\n_0_txeq_txcoeff[14]_i_1__4 ));
LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
     \txeq_txcoeff[14]_i_2__4 
       (.I0(txeq_txcoeff[13]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__4 ),
        .I2(txeq_deemph_reg2[2]),
        .I3(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I4(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I5(txeq_deemph_reg2[1]),
        .O(\n_0_txeq_txcoeff[14]_i_2__4 ));
LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
     \txeq_txcoeff[15]_i_1__4 
       (.I0(txeq_deemph_reg2[2]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__4 ),
        .I2(txeq_preset[15]),
        .I3(\n_0_FSM_onehot_fsm_tx[5]_i_2__4 ),
        .I4(\n_0_txeq_txcoeff[15]_i_2__4 ),
        .I5(\n_0_txeq_txcoeff[18]_i_6__4 ),
        .O(\n_0_txeq_txcoeff[15]_i_1__4 ));
LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
     \txeq_txcoeff[15]_i_2__4 
       (.I0(EQ_TXEQ_DEEMPH_OUT[11]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__4 ),
        .I2(txeq_deemph_reg2[3]),
        .I3(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I4(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I5(txeq_deemph_reg2[2]),
        .O(\n_0_txeq_txcoeff[15]_i_2__4 ));
LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
     \txeq_txcoeff[16]_i_1__4 
       (.I0(txeq_deemph_reg2[3]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__4 ),
        .I2(txeq_preset[16]),
        .I3(\n_0_FSM_onehot_fsm_tx[5]_i_2__4 ),
        .I4(\n_0_txeq_txcoeff[16]_i_2__4 ),
        .I5(\n_0_txeq_txcoeff[18]_i_6__4 ),
        .O(\n_0_txeq_txcoeff[16]_i_1__4 ));
LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
     \txeq_txcoeff[16]_i_2__4 
       (.I0(EQ_TXEQ_DEEMPH_OUT[12]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__4 ),
        .I2(txeq_deemph_reg2[4]),
        .I3(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I4(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I5(txeq_deemph_reg2[3]),
        .O(\n_0_txeq_txcoeff[16]_i_2__4 ));
LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
     \txeq_txcoeff[17]_i_1__4 
       (.I0(txeq_deemph_reg2[4]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__4 ),
        .I2(txeq_preset[17]),
        .I3(\n_0_FSM_onehot_fsm_tx[5]_i_2__4 ),
        .I4(\n_0_txeq_txcoeff[17]_i_2__4 ),
        .I5(\n_0_txeq_txcoeff[18]_i_6__4 ),
        .O(\n_0_txeq_txcoeff[17]_i_1__4 ));
LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
     \txeq_txcoeff[17]_i_2__4 
       (.I0(EQ_TXEQ_DEEMPH_OUT[13]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__4 ),
        .I2(txeq_deemph_reg2[5]),
        .I3(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I4(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I5(txeq_deemph_reg2[4]),
        .O(\n_0_txeq_txcoeff[17]_i_2__4 ));
LUT6 #(
    .INIT(64'hFDD7FDD7FDDFFDD7)) 
     \txeq_txcoeff[18]_i_1__4 
       (.I0(\n_0_txeq_txcoeff[18]_i_3__4 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[5] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[6] ),
        .I4(txeq_control_reg2[1]),
        .I5(txeq_control_reg2[0]),
        .O(\n_0_txeq_txcoeff[18]_i_1__4 ));
LUT6 #(
    .INIT(64'h00000000A4E40444)) 
     \txeq_txcoeff[18]_i_2__4 
       (.I0(\n_0_txeq_txcoeff[18]_i_4__4 ),
        .I1(txeq_deemph_reg2[5]),
        .I2(\n_0_FSM_onehot_fsm_tx[5]_i_2__4 ),
        .I3(\n_0_txeq_txcoeff[18]_i_5__4 ),
        .I4(EQ_TXEQ_DEEMPH_OUT[14]),
        .I5(\n_0_txeq_txcoeff[18]_i_6__4 ),
        .O(\n_0_txeq_txcoeff[18]_i_2__4 ));
(* SOFT_HLUTNM = "soft_lutpair232" *) 
   LUT3 #(
    .INIT(8'h01)) 
     \txeq_txcoeff[18]_i_3__4 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[2] ),
        .O(\n_0_txeq_txcoeff[18]_i_3__4 ));
LUT6 #(
    .INIT(64'h0000000000000016)) 
     \txeq_txcoeff[18]_i_4__4 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[6] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[2] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[5] ),
        .I4(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .O(\n_0_txeq_txcoeff[18]_i_4__4 ));
(* SOFT_HLUTNM = "soft_lutpair235" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[18]_i_5__4 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[18]_i_5__4 ));
LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFFF9)) 
     \txeq_txcoeff[18]_i_6__4 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[2] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[6] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[5] ),
        .I4(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .O(\n_0_txeq_txcoeff[18]_i_6__4 ));
LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
     \txeq_txcoeff[1]_i_1__4 
       (.I0(EQ_TXEQ_DEEMPH_OUT[5]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__4 ),
        .I2(txeq_preset[1]),
        .I3(\n_0_FSM_onehot_fsm_tx[5]_i_2__4 ),
        .I4(\n_0_txeq_txcoeff[1]_i_2__4 ),
        .I5(\n_0_txeq_txcoeff[18]_i_6__4 ),
        .O(\n_0_txeq_txcoeff[1]_i_1__4 ));
LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
     \txeq_txcoeff[1]_i_2__4 
       (.I0(\n_0_txeq_txcoeff_reg[0] ),
        .I1(\n_0_txeq_txcoeff[18]_i_4__4 ),
        .I2(EQ_TXEQ_DEEMPH_OUT[6]),
        .I3(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I4(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I5(EQ_TXEQ_DEEMPH_OUT[5]),
        .O(\n_0_txeq_txcoeff[1]_i_2__4 ));
LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
     \txeq_txcoeff[2]_i_1__4 
       (.I0(EQ_TXEQ_DEEMPH_OUT[6]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__4 ),
        .I2(txeq_preset[2]),
        .I3(\n_0_FSM_onehot_fsm_tx[5]_i_2__4 ),
        .I4(\n_0_txeq_txcoeff[2]_i_2__4 ),
        .I5(\n_0_txeq_txcoeff[18]_i_6__4 ),
        .O(\n_0_txeq_txcoeff[2]_i_1__4 ));
LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
     \txeq_txcoeff[2]_i_2__4 
       (.I0(EQ_TXEQ_DEEMPH_OUT[0]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__4 ),
        .I2(EQ_TXEQ_DEEMPH_OUT[7]),
        .I3(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I4(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I5(EQ_TXEQ_DEEMPH_OUT[6]),
        .O(\n_0_txeq_txcoeff[2]_i_2__4 ));
LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
     \txeq_txcoeff[3]_i_1__4 
       (.I0(EQ_TXEQ_DEEMPH_OUT[7]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__4 ),
        .I2(txeq_preset[3]),
        .I3(\n_0_FSM_onehot_fsm_tx[5]_i_2__4 ),
        .I4(\n_0_txeq_txcoeff[3]_i_2__4 ),
        .I5(\n_0_txeq_txcoeff[18]_i_6__4 ),
        .O(\n_0_txeq_txcoeff[3]_i_1__4 ));
LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
     \txeq_txcoeff[3]_i_2__4 
       (.I0(EQ_TXEQ_DEEMPH_OUT[1]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__4 ),
        .I2(EQ_TXEQ_DEEMPH_OUT[8]),
        .I3(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I4(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I5(EQ_TXEQ_DEEMPH_OUT[7]),
        .O(\n_0_txeq_txcoeff[3]_i_2__4 ));
LUT6 #(
    .INIT(64'h00000000F4A45404)) 
     \txeq_txcoeff[4]_i_1__4 
       (.I0(\n_0_txeq_txcoeff[18]_i_4__4 ),
        .I1(EQ_TXEQ_DEEMPH_OUT[8]),
        .I2(\n_0_FSM_onehot_fsm_tx[5]_i_2__4 ),
        .I3(\n_0_txeq_txcoeff[4]_i_2__4 ),
        .I4(EQ_TXEQ_DEEMPH_OUT[2]),
        .I5(\n_0_txeq_txcoeff[18]_i_6__4 ),
        .O(\n_0_txeq_txcoeff[4]_i_1__4 ));
LUT4 #(
    .INIT(16'hFB08)) 
     \txeq_txcoeff[4]_i_2__4 
       (.I0(EQ_TXEQ_DEEMPH_OUT[9]),
        .I1(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I2(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I3(EQ_TXEQ_DEEMPH_OUT[8]),
        .O(\n_0_txeq_txcoeff[4]_i_2__4 ));
LUT6 #(
    .INIT(64'h00000000F4A45404)) 
     \txeq_txcoeff[5]_i_1__4 
       (.I0(\n_0_txeq_txcoeff[18]_i_4__4 ),
        .I1(EQ_TXEQ_DEEMPH_OUT[9]),
        .I2(\n_0_FSM_onehot_fsm_tx[5]_i_2__4 ),
        .I3(\n_0_txeq_txcoeff[5]_i_2__4 ),
        .I4(EQ_TXEQ_DEEMPH_OUT[3]),
        .I5(\n_0_txeq_txcoeff[18]_i_6__4 ),
        .O(\n_0_txeq_txcoeff[5]_i_1__4 ));
(* SOFT_HLUTNM = "soft_lutpair238" *) 
   LUT4 #(
    .INIT(16'hFB08)) 
     \txeq_txcoeff[5]_i_2__4 
       (.I0(EQ_TXEQ_DEEMPH_OUT[10]),
        .I1(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I2(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I3(EQ_TXEQ_DEEMPH_OUT[9]),
        .O(\n_0_txeq_txcoeff[5]_i_2__4 ));
LUT6 #(
    .INIT(64'h00000000F4A45404)) 
     \txeq_txcoeff[6]_i_1__4 
       (.I0(\n_0_txeq_txcoeff[18]_i_4__4 ),
        .I1(EQ_TXEQ_DEEMPH_OUT[10]),
        .I2(\n_0_FSM_onehot_fsm_tx[5]_i_2__4 ),
        .I3(\n_0_txeq_txcoeff[6]_i_2__4 ),
        .I4(EQ_TXEQ_DEEMPH_OUT[4]),
        .I5(\n_0_txeq_txcoeff[18]_i_6__4 ),
        .O(\n_0_txeq_txcoeff[6]_i_1__4 ));
(* SOFT_HLUTNM = "soft_lutpair238" *) 
   LUT4 #(
    .INIT(16'hFB08)) 
     \txeq_txcoeff[6]_i_2__4 
       (.I0(txeq_txcoeff[13]),
        .I1(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I2(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I3(EQ_TXEQ_DEEMPH_OUT[10]),
        .O(\n_0_txeq_txcoeff[6]_i_2__4 ));
LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
     \txeq_txcoeff[7]_i_1__4 
       (.I0(txeq_txcoeff[13]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__4 ),
        .I2(txeq_preset[7]),
        .I3(\n_0_FSM_onehot_fsm_tx[5]_i_2__4 ),
        .I4(\n_0_txeq_txcoeff[7]_i_2__4 ),
        .I5(\n_0_txeq_txcoeff[18]_i_6__4 ),
        .O(\n_0_txeq_txcoeff[7]_i_1__4 ));
LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
     \txeq_txcoeff[7]_i_2__4 
       (.I0(txeq_txcoeff[6]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__4 ),
        .I2(EQ_TXEQ_DEEMPH_OUT[11]),
        .I3(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I4(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I5(txeq_txcoeff[13]),
        .O(\n_0_txeq_txcoeff[7]_i_2__4 ));
LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
     \txeq_txcoeff[8]_i_1__4 
       (.I0(EQ_TXEQ_DEEMPH_OUT[11]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__4 ),
        .I2(txeq_preset[8]),
        .I3(\n_0_FSM_onehot_fsm_tx[5]_i_2__4 ),
        .I4(\n_0_txeq_txcoeff[8]_i_2__4 ),
        .I5(\n_0_txeq_txcoeff[18]_i_6__4 ),
        .O(\n_0_txeq_txcoeff[8]_i_1__4 ));
LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
     \txeq_txcoeff[8]_i_2__4 
       (.I0(EQ_TXEQ_DEEMPH_OUT[5]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__4 ),
        .I2(EQ_TXEQ_DEEMPH_OUT[12]),
        .I3(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I4(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I5(EQ_TXEQ_DEEMPH_OUT[11]),
        .O(\n_0_txeq_txcoeff[8]_i_2__4 ));
LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
     \txeq_txcoeff[9]_i_1__4 
       (.I0(EQ_TXEQ_DEEMPH_OUT[12]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__4 ),
        .I2(txeq_preset[9]),
        .I3(\n_0_FSM_onehot_fsm_tx[5]_i_2__4 ),
        .I4(\n_0_txeq_txcoeff[9]_i_2__4 ),
        .I5(\n_0_txeq_txcoeff[18]_i_6__4 ),
        .O(\n_0_txeq_txcoeff[9]_i_1__4 ));
LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
     \txeq_txcoeff[9]_i_2__4 
       (.I0(EQ_TXEQ_DEEMPH_OUT[6]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__4 ),
        .I2(EQ_TXEQ_DEEMPH_OUT[13]),
        .I3(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I4(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I5(EQ_TXEQ_DEEMPH_OUT[12]),
        .O(\n_0_txeq_txcoeff[9]_i_2__4 ));
LUT6 #(
    .INIT(64'h0000200000AA2000)) 
     \txeq_txcoeff_cnt[0]_i_1__4 
       (.I0(\n_0_txeq_txcoeff_cnt[1]_i_2__4 ),
        .I1(txeq_control_reg2[0]),
        .I2(txeq_control_reg2[1]),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I5(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .O(\n_0_txeq_txcoeff_cnt[0]_i_1__4 ));
(* SOFT_HLUTNM = "soft_lutpair235" *) 
   LUT5 #(
    .INIT(32'h00002800)) 
     \txeq_txcoeff_cnt[1]_i_1__4 
       (.I0(\n_0_txeq_txcoeff_cnt[1]_i_2__4 ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I2(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I4(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .O(\n_0_txeq_txcoeff_cnt[1]_i_1__4 ));
LUT4 #(
    .INIT(16'h0001)) 
     \txeq_txcoeff_cnt[1]_i_2__4 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[5] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[6] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[2] ),
        .O(\n_0_txeq_txcoeff_cnt[1]_i_2__4 ));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_cnt_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_txeq_txcoeff_cnt[0]_i_1__4 ),
        .Q(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_cnt_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_txeq_txcoeff_cnt[1]_i_1__4 ),
        .Q(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__4 ),
        .D(\n_0_txeq_txcoeff[0]_i_1__4 ),
        .Q(\n_0_txeq_txcoeff_reg[0] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[10] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__4 ),
        .D(\n_0_txeq_txcoeff[10]_i_1__4 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[8]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[11] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__4 ),
        .D(\n_0_txeq_txcoeff[11]_i_1__4 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[9]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[12] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__4 ),
        .D(\n_0_txeq_txcoeff[12]_i_1__4 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[10]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[13] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__4 ),
        .D(\n_0_txeq_txcoeff[13]_i_1__4 ),
        .Q(txeq_txcoeff[13]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[14] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__4 ),
        .D(\n_0_txeq_txcoeff[14]_i_1__4 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[11]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[15] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__4 ),
        .D(\n_0_txeq_txcoeff[15]_i_1__4 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[12]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[16] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__4 ),
        .D(\n_0_txeq_txcoeff[16]_i_1__4 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[13]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[17] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__4 ),
        .D(\n_0_txeq_txcoeff[17]_i_1__4 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[14]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[18] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__4 ),
        .D(\n_0_txeq_txcoeff[18]_i_2__4 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[15]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__4 ),
        .D(\n_0_txeq_txcoeff[1]_i_1__4 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[0]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__4 ),
        .D(\n_0_txeq_txcoeff[2]_i_1__4 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[1]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__4 ),
        .D(\n_0_txeq_txcoeff[3]_i_1__4 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[2]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__4 ),
        .D(\n_0_txeq_txcoeff[4]_i_1__4 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[3]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__4 ),
        .D(\n_0_txeq_txcoeff[5]_i_1__4 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[4]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[6] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__4 ),
        .D(\n_0_txeq_txcoeff[6]_i_1__4 ),
        .Q(txeq_txcoeff[6]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[7] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__4 ),
        .D(\n_0_txeq_txcoeff[7]_i_1__4 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[5]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[8] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__4 ),
        .D(\n_0_txeq_txcoeff[8]_i_1__4 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[6]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[9] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__4 ),
        .D(\n_0_txeq_txcoeff[9]_i_1__4 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[7]),
        .R(O7));
endmodule

(* ORIG_REF_NAME = "vc709_pcie_x8_gen3_pipe_eq" *) 
module vc709_pcie_x8_gen3vc709_pcie_x8_gen3_pipe_eq_24
   (EQ_TXEQ_DEEMPH_OUT,
    PIPERX0EQLPNEWTXCOEFFORPRESET,
    PIPE_TXEQ_DONE,
    PIPE_RXEQ_DONE,
    TXPRECURSOR,
    TXMAINCURSOR,
    TXPOSTCURSOR,
    pipe_rx0_eq_lffs_sel,
    USER_RXEQ_ADAPT_DONE,
    I1,
    O7,
    pipe_pclk_in,
    PIPE_TXEQ_CONTROL,
    PIPE_TXEQ_DEEMPH,
    PIPE_TXEQ_PRESET,
    I2,
    PIPE_RXEQ_CONTROL,
    PIPE_RXEQ_PRESET,
    PIPE_RXEQ_TXPRESET,
    PIPE_RXEQ_LFFS);
  output [15:0]EQ_TXEQ_DEEMPH_OUT;
  output [17:0]PIPERX0EQLPNEWTXCOEFFORPRESET;
  output [0:0]PIPE_TXEQ_DONE;
  output [0:0]PIPE_RXEQ_DONE;
  output [4:0]TXPRECURSOR;
  output [6:0]TXMAINCURSOR;
  output [4:0]TXPOSTCURSOR;
  output pipe_rx0_eq_lffs_sel;
  output USER_RXEQ_ADAPT_DONE;
  input I1;
  input [0:0]O7;
  input pipe_pclk_in;
  input [1:0]PIPE_TXEQ_CONTROL;
  input [5:0]PIPE_TXEQ_DEEMPH;
  input [3:0]PIPE_TXEQ_PRESET;
  input I2;
  input [1:0]PIPE_RXEQ_CONTROL;
  input [2:0]PIPE_RXEQ_PRESET;
  input [3:0]PIPE_RXEQ_TXPRESET;
  input [5:0]PIPE_RXEQ_LFFS;

  wire \<const0> ;
  wire \<const1> ;
  wire [15:0]EQ_TXEQ_DEEMPH_OUT;
  wire I1;
  wire I2;
  wire [0:0]O7;
  wire [17:0]PIPERX0EQLPNEWTXCOEFFORPRESET;
  wire [1:0]PIPE_RXEQ_CONTROL;
  wire [0:0]PIPE_RXEQ_DONE;
  wire [5:0]PIPE_RXEQ_LFFS;
  wire [2:0]PIPE_RXEQ_PRESET;
  wire [3:0]PIPE_RXEQ_TXPRESET;
  wire [1:0]PIPE_TXEQ_CONTROL;
  wire [5:0]PIPE_TXEQ_DEEMPH;
  wire [0:0]PIPE_TXEQ_DONE;
  wire [3:0]PIPE_TXEQ_PRESET;
  wire [6:0]TXMAINCURSOR;
  wire [4:0]TXPOSTCURSOR;
  wire [4:0]TXPRECURSOR;
  wire USER_RXEQ_ADAPT_DONE;
  wire [0:0]data2;
  wire gen3_reg1;
  wire gen3_reg2;
  wire \n_0_FSM_onehot_fsm[4]_i_8 ;
  wire \n_0_FSM_onehot_fsm_rx[1]_i_1 ;
  wire \n_0_FSM_onehot_fsm_rx[3]_i_1 ;
  wire \n_0_FSM_onehot_fsm_rx[3]_i_2 ;
  wire \n_0_FSM_onehot_fsm_rx[4]_i_1 ;
  wire \n_0_FSM_onehot_fsm_rx[5]_i_2 ;
  wire \n_0_FSM_onehot_fsm_rx[6]_i_2 ;
  wire \n_0_FSM_onehot_fsm_rx[6]_i_3 ;
  wire \n_0_FSM_onehot_fsm_rx[6]_i_4 ;
  wire \n_0_FSM_onehot_fsm_rx[6]_i_5 ;
  wire \n_0_FSM_onehot_fsm_rx[6]_i_6 ;
  wire \n_0_FSM_onehot_fsm_rx[6]_i_7 ;
  wire \n_0_FSM_onehot_fsm_rx_reg[0] ;
  wire \n_0_FSM_onehot_fsm_rx_reg[1] ;
  wire \n_0_FSM_onehot_fsm_rx_reg[2] ;
  wire \n_0_FSM_onehot_fsm_rx_reg[3] ;
  wire \n_0_FSM_onehot_fsm_rx_reg[4] ;
  wire \n_0_FSM_onehot_fsm_rx_reg[5] ;
  wire \n_0_FSM_onehot_fsm_rx_reg[6] ;
  wire \n_0_FSM_onehot_fsm_tx[1]_i_1 ;
  wire \n_0_FSM_onehot_fsm_tx[2]_i_1 ;
  wire \n_0_FSM_onehot_fsm_tx[3]_i_1 ;
  wire \n_0_FSM_onehot_fsm_tx[3]_i_2 ;
  wire \n_0_FSM_onehot_fsm_tx[4]_i_1 ;
  wire \n_0_FSM_onehot_fsm_tx[5]_i_1 ;
  wire \n_0_FSM_onehot_fsm_tx[5]_i_2 ;
  wire \n_0_FSM_onehot_fsm_tx[6]_i_1 ;
  wire \n_0_FSM_onehot_fsm_tx[6]_i_2 ;
  wire \n_0_FSM_onehot_fsm_tx[6]_i_3 ;
  wire \n_0_FSM_onehot_fsm_tx[6]_i_4 ;
  wire \n_0_FSM_onehot_fsm_tx[6]_i_5 ;
  wire \n_0_FSM_onehot_fsm_tx_reg[0] ;
  wire \n_0_FSM_onehot_fsm_tx_reg[1] ;
  wire \n_0_FSM_onehot_fsm_tx_reg[2] ;
  wire \n_0_FSM_onehot_fsm_tx_reg[3] ;
  wire \n_0_FSM_onehot_fsm_tx_reg[4] ;
  wire \n_0_FSM_onehot_fsm_tx_reg[5] ;
  wire \n_0_FSM_onehot_fsm_tx_reg[6] ;
  wire n_0_rxeq_adapt_done_reg_i_3;
  wire n_0_rxeq_adapt_done_reg_i_4;
  wire n_0_rxeq_adapt_done_reg_reg;
  wire \n_0_rxeq_cnt[0]_i_1 ;
  wire \n_0_rxeq_cnt[0]_i_2 ;
  wire \n_0_rxeq_cnt[1]_i_1 ;
  wire \n_0_rxeq_cnt[2]_i_1 ;
  wire \n_0_rxeq_cnt[2]_i_2 ;
  wire n_0_rxeq_done_i_2;
  wire \n_0_rxeq_fs[0]_i_1 ;
  wire \n_0_rxeq_fs[1]_i_1 ;
  wire \n_0_rxeq_fs[2]_i_1 ;
  wire \n_0_rxeq_fs[3]_i_1 ;
  wire \n_0_rxeq_fs[4]_i_1 ;
  wire \n_0_rxeq_fs[5]_i_1 ;
  wire \n_0_rxeq_fs[5]_i_2 ;
  wire \n_0_rxeq_fs[5]_i_3 ;
  wire \n_0_rxeq_fs[5]_i_4 ;
  wire \n_0_rxeq_fs[5]_i_5 ;
  wire \n_0_rxeq_fs_reg[0] ;
  wire \n_0_rxeq_fs_reg[1] ;
  wire \n_0_rxeq_fs_reg[2] ;
  wire \n_0_rxeq_fs_reg[3] ;
  wire \n_0_rxeq_fs_reg[4] ;
  wire \n_0_rxeq_fs_reg[5] ;
  wire \n_0_rxeq_lf[0]_i_1 ;
  wire \n_0_rxeq_lf[1]_i_1 ;
  wire \n_0_rxeq_lf[2]_i_1 ;
  wire \n_0_rxeq_lf[3]_i_1 ;
  wire \n_0_rxeq_lf[4]_i_1 ;
  wire \n_0_rxeq_lf[5]_i_1 ;
  wire \n_0_rxeq_lf[5]_i_2 ;
  wire \n_0_rxeq_lf[5]_i_3 ;
  wire \n_0_rxeq_lf[5]_i_4 ;
  wire n_0_rxeq_lffs_sel_i_3;
  wire n_0_rxeq_lffs_sel_reg;
  wire \n_0_rxeq_preset[0]_i_1 ;
  wire \n_0_rxeq_preset[1]_i_1 ;
  wire \n_0_rxeq_preset[2]_i_1 ;
  wire \n_0_rxeq_preset[2]_i_2 ;
  wire \n_0_rxeq_preset[2]_i_3 ;
  wire \n_0_rxeq_preset[2]_i_4__6 ;
  wire \n_0_rxeq_preset[2]_i_5 ;
  wire n_0_rxeq_preset_valid_i_1;
  wire n_0_rxeq_scan_i;
  wire \n_0_rxeq_txcoeff[0]_i_1 ;
  wire \n_0_rxeq_txcoeff[10]_i_1 ;
  wire \n_0_rxeq_txcoeff[11]_i_1 ;
  wire \n_0_rxeq_txcoeff[12]_i_1 ;
  wire \n_0_rxeq_txcoeff[13]_i_1 ;
  wire \n_0_rxeq_txcoeff[14]_i_1 ;
  wire \n_0_rxeq_txcoeff[15]_i_1 ;
  wire \n_0_rxeq_txcoeff[16]_i_1 ;
  wire \n_0_rxeq_txcoeff[17]_i_1 ;
  wire \n_0_rxeq_txcoeff[1]_i_1 ;
  wire \n_0_rxeq_txcoeff[2]_i_1 ;
  wire \n_0_rxeq_txcoeff[3]_i_1 ;
  wire \n_0_rxeq_txcoeff[4]_i_1 ;
  wire \n_0_rxeq_txcoeff[5]_i_1 ;
  wire \n_0_rxeq_txcoeff[6]_i_1 ;
  wire \n_0_rxeq_txcoeff[7]_i_1 ;
  wire \n_0_rxeq_txcoeff[8]_i_1 ;
  wire \n_0_rxeq_txcoeff[9]_i_1 ;
  wire \n_0_rxeq_txpreset[0]_i_1 ;
  wire \n_0_rxeq_txpreset[1]_i_1 ;
  wire \n_0_rxeq_txpreset[2]_i_1 ;
  wire \n_0_rxeq_txpreset[3]_i_1 ;
  wire \n_0_rxeq_txpreset[3]_i_2 ;
  wire \n_0_rxeq_txpreset[3]_i_3 ;
  wire \n_0_rxeq_txpreset[3]_i_4 ;
  wire n_0_txeq_done_i_1;
  wire \n_0_txeq_preset[0]_i_1 ;
  wire \n_0_txeq_preset[10]_i_1 ;
  wire \n_0_txeq_preset[11]_i_1 ;
  wire \n_0_txeq_preset[12]_i_1 ;
  wire \n_0_txeq_preset[13]_i_1 ;
  wire \n_0_txeq_preset[14]_i_1 ;
  wire \n_0_txeq_preset[15]_i_1__6 ;
  wire \n_0_txeq_preset[16]_i_1 ;
  wire \n_0_txeq_preset[17]_i_1 ;
  wire \n_0_txeq_preset[17]_i_2 ;
  wire \n_0_txeq_preset[1]_i_1 ;
  wire \n_0_txeq_preset[2]_i_1 ;
  wire \n_0_txeq_preset[3]_i_1 ;
  wire \n_0_txeq_preset[7]_i_1 ;
  wire \n_0_txeq_preset[8]_i_1 ;
  wire \n_0_txeq_preset[9]_i_1 ;
  wire n_0_txeq_preset_done_i_1;
  wire n_0_txeq_preset_done_i_2;
  wire \n_0_txeq_txcoeff[0]_i_1 ;
  wire \n_0_txeq_txcoeff[10]_i_1 ;
  wire \n_0_txeq_txcoeff[10]_i_2 ;
  wire \n_0_txeq_txcoeff[11]_i_1 ;
  wire \n_0_txeq_txcoeff[11]_i_2 ;
  wire \n_0_txeq_txcoeff[12]_i_1 ;
  wire \n_0_txeq_txcoeff[12]_i_2 ;
  wire \n_0_txeq_txcoeff[13]_i_1 ;
  wire \n_0_txeq_txcoeff[13]_i_2 ;
  wire \n_0_txeq_txcoeff[14]_i_1 ;
  wire \n_0_txeq_txcoeff[14]_i_2 ;
  wire \n_0_txeq_txcoeff[15]_i_1 ;
  wire \n_0_txeq_txcoeff[15]_i_2 ;
  wire \n_0_txeq_txcoeff[16]_i_1 ;
  wire \n_0_txeq_txcoeff[16]_i_2 ;
  wire \n_0_txeq_txcoeff[17]_i_1 ;
  wire \n_0_txeq_txcoeff[17]_i_2 ;
  wire \n_0_txeq_txcoeff[18]_i_1 ;
  wire \n_0_txeq_txcoeff[18]_i_2 ;
  wire \n_0_txeq_txcoeff[18]_i_3 ;
  wire \n_0_txeq_txcoeff[18]_i_4 ;
  wire \n_0_txeq_txcoeff[18]_i_5 ;
  wire \n_0_txeq_txcoeff[18]_i_6 ;
  wire \n_0_txeq_txcoeff[1]_i_1 ;
  wire \n_0_txeq_txcoeff[1]_i_2 ;
  wire \n_0_txeq_txcoeff[2]_i_1 ;
  wire \n_0_txeq_txcoeff[2]_i_2 ;
  wire \n_0_txeq_txcoeff[3]_i_1 ;
  wire \n_0_txeq_txcoeff[3]_i_2 ;
  wire \n_0_txeq_txcoeff[4]_i_1 ;
  wire \n_0_txeq_txcoeff[4]_i_2 ;
  wire \n_0_txeq_txcoeff[5]_i_1 ;
  wire \n_0_txeq_txcoeff[5]_i_2 ;
  wire \n_0_txeq_txcoeff[6]_i_1 ;
  wire \n_0_txeq_txcoeff[6]_i_2 ;
  wire \n_0_txeq_txcoeff[7]_i_1 ;
  wire \n_0_txeq_txcoeff[7]_i_2 ;
  wire \n_0_txeq_txcoeff[8]_i_1 ;
  wire \n_0_txeq_txcoeff[8]_i_2 ;
  wire \n_0_txeq_txcoeff[9]_i_1 ;
  wire \n_0_txeq_txcoeff[9]_i_2 ;
  wire \n_0_txeq_txcoeff_cnt[0]_i_1 ;
  wire \n_0_txeq_txcoeff_cnt[1]_i_1 ;
  wire \n_0_txeq_txcoeff_cnt[1]_i_2 ;
  wire \n_0_txeq_txcoeff_cnt_reg[0] ;
  wire \n_0_txeq_txcoeff_cnt_reg[1] ;
  wire \n_0_txeq_txcoeff_reg[0] ;
  wire n_1_rxeq_scan_i;
  wire n_2_rxeq_scan_i;
  wire n_3_rxeq_scan_i;
  wire n_4_rxeq_scan_i;
  wire n_5_rxeq_scan_i;
  wire n_6_rxeq_scan_i;
  wire n_7_rxeq_scan_i;
  wire n_8_rxeq_scan_i;
  wire pipe_pclk_in;
  wire pipe_rx0_eq_lffs_sel;
  wire rxeq_adapt_done;
  wire [2:0]rxeq_cnt;
  wire [1:0]rxeq_control_reg1;
  wire [1:0]rxeq_control_reg2;
  wire [5:0]rxeq_lf;
  wire [5:0]rxeq_lffs_reg1;
  wire [5:0]rxeq_lffs_reg2;
  wire [2:2]rxeq_new_txcoeff;
  wire rxeq_new_txcoeff_req;
  wire [2:0]rxeq_preset;
  wire [2:0]rxeq_preset_reg1;
  wire [2:0]rxeq_preset_reg2;
  wire rxeq_preset_valid;
  wire [17:0]rxeq_txcoeff;
  wire [3:0]rxeq_txpreset;
  wire [3:0]rxeq_txpreset_reg1;
  wire [3:0]rxeq_txpreset_reg2;
  wire rxeq_user_en_reg1;
  wire rxeq_user_en_reg2;
  wire rxeq_user_mode_reg1;
  wire rxeq_user_mode_reg2;
  wire [17:0]rxeq_user_txcoeff_reg1;
  wire [17:0]rxeq_user_txcoeff_reg2;
  wire [1:0]txeq_control_reg1;
  wire [1:0]txeq_control_reg2;
  wire [5:0]txeq_deemph_reg1;
  wire [5:0]txeq_deemph_reg2;
  wire [17:0]txeq_preset;
  wire txeq_preset_done;
  wire [3:0]txeq_preset_reg1;
  wire [3:0]txeq_preset_reg2;
  wire [13:6]txeq_txcoeff;

LUT2 #(
    .INIT(4'hB)) 
     \FSM_onehot_fsm[4]_i_8 
       (.I0(rxeq_control_reg2[0]),
        .I1(rxeq_control_reg2[1]),
        .O(\n_0_FSM_onehot_fsm[4]_i_8 ));
LUT5 #(
    .INIT(32'h22232226)) 
     \FSM_onehot_fsm_rx[1]_i_1 
       (.I0(\n_0_FSM_onehot_fsm_rx[6]_i_3 ),
        .I1(\n_0_FSM_onehot_fsm_rx[6]_i_4 ),
        .I2(rxeq_control_reg2[0]),
        .I3(rxeq_control_reg2[1]),
        .I4(\n_0_FSM_onehot_fsm_rx[6]_i_5 ),
        .O(\n_0_FSM_onehot_fsm_rx[1]_i_1 ));
LUT5 #(
    .INIT(32'h05000C00)) 
     \FSM_onehot_fsm_rx[3]_i_1 
       (.I0(\n_0_FSM_onehot_fsm_rx[3]_i_2 ),
        .I1(rxeq_control_reg2[1]),
        .I2(\n_0_FSM_onehot_fsm_rx[6]_i_5 ),
        .I3(\n_0_FSM_onehot_fsm_rx[6]_i_4 ),
        .I4(\n_0_FSM_onehot_fsm_rx[6]_i_3 ),
        .O(\n_0_FSM_onehot_fsm_rx[3]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair326" *) 
   LUT3 #(
    .INIT(8'h04)) 
     \FSM_onehot_fsm_rx[3]_i_2 
       (.I0(rxeq_cnt[2]),
        .I1(rxeq_cnt[1]),
        .I2(rxeq_cnt[0]),
        .O(\n_0_FSM_onehot_fsm_rx[3]_i_2 ));
LUT6 #(
    .INIT(64'h7F04000000000000)) 
     \FSM_onehot_fsm_rx[4]_i_1 
       (.I0(rxeq_cnt[2]),
        .I1(rxeq_cnt[1]),
        .I2(rxeq_cnt[0]),
        .I3(\n_0_FSM_onehot_fsm_rx[6]_i_5 ),
        .I4(\n_0_FSM_onehot_fsm_rx[6]_i_4 ),
        .I5(\n_0_FSM_onehot_fsm_rx[6]_i_3 ),
        .O(\n_0_FSM_onehot_fsm_rx[4]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair326" *) 
   LUT3 #(
    .INIT(8'h7F)) 
     \FSM_onehot_fsm_rx[5]_i_2 
       (.I0(rxeq_cnt[1]),
        .I1(rxeq_cnt[0]),
        .I2(rxeq_cnt[2]),
        .O(\n_0_FSM_onehot_fsm_rx[5]_i_2 ));
LUT2 #(
    .INIT(4'h1)) 
     \FSM_onehot_fsm_rx[6]_i_2 
       (.I0(rxeq_control_reg2[1]),
        .I1(rxeq_control_reg2[0]),
        .O(\n_0_FSM_onehot_fsm_rx[6]_i_2 ));
LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFEEF)) 
     \FSM_onehot_fsm_rx[6]_i_3 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I1(\n_0_FSM_onehot_fsm_rx[6]_i_6 ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .I4(\n_0_FSM_onehot_fsm_rx_reg[2] ),
        .I5(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .O(\n_0_FSM_onehot_fsm_rx[6]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair315" *) 
   LUT5 #(
    .INIT(32'h00000111)) 
     \FSM_onehot_fsm_rx[6]_i_4 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[0] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I4(\n_0_FSM_onehot_fsm_rx[6]_i_7 ),
        .O(\n_0_FSM_onehot_fsm_rx[6]_i_4 ));
LUT6 #(
    .INIT(64'h0000000000000016)) 
     \FSM_onehot_fsm_rx[6]_i_5 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[2] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I4(\n_0_FSM_onehot_fsm_rx[6]_i_6 ),
        .I5(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .O(\n_0_FSM_onehot_fsm_rx[6]_i_5 ));
(* SOFT_HLUTNM = "soft_lutpair315" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \FSM_onehot_fsm_rx[6]_i_6 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[0] ),
        .O(\n_0_FSM_onehot_fsm_rx[6]_i_6 ));
(* SOFT_HLUTNM = "soft_lutpair314" *) 
   LUT5 #(
    .INIT(32'hFFFEEEEB)) 
     \FSM_onehot_fsm_rx[6]_i_7 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[2] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I4(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .O(\n_0_FSM_onehot_fsm_rx[6]_i_7 ));
FDRE #(
    .INIT(1'b1)) 
     \FSM_onehot_fsm_rx_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(\n_0_FSM_onehot_fsm_rx_reg[0] ),
        .R(O7));
FDSE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_rx_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_FSM_onehot_fsm_rx[1]_i_1 ),
        .Q(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .S(O7));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_rx_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_3_rxeq_scan_i),
        .Q(\n_0_FSM_onehot_fsm_rx_reg[2] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_rx_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_FSM_onehot_fsm_rx[3]_i_1 ),
        .Q(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_rx_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_FSM_onehot_fsm_rx[4]_i_1 ),
        .Q(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_rx_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_2_rxeq_scan_i),
        .Q(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_rx_reg[6] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_1_rxeq_scan_i),
        .Q(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .R(O7));
LUT6 #(
    .INIT(64'h0E0E0E0F0E0E0E1E)) 
     \FSM_onehot_fsm_tx[1]_i_1 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[0] ),
        .I1(\n_0_FSM_onehot_fsm_tx[5]_i_2 ),
        .I2(\n_0_FSM_onehot_fsm_tx[6]_i_3 ),
        .I3(txeq_control_reg2[0]),
        .I4(txeq_control_reg2[1]),
        .I5(\n_0_FSM_onehot_fsm_tx[6]_i_4 ),
        .O(\n_0_FSM_onehot_fsm_tx[1]_i_1 ));
LUT6 #(
    .INIT(64'h10BA000000000000)) 
     \FSM_onehot_fsm_tx[2]_i_1 
       (.I0(\n_0_FSM_onehot_fsm_tx[6]_i_4 ),
        .I1(txeq_control_reg2[1]),
        .I2(txeq_control_reg2[0]),
        .I3(txeq_preset_done),
        .I4(\n_0_FSM_onehot_fsm_tx[6]_i_3 ),
        .I5(\n_0_FSM_onehot_fsm_tx[6]_i_2 ),
        .O(\n_0_FSM_onehot_fsm_tx[2]_i_1 ));
LUT6 #(
    .INIT(64'h2222000030330000)) 
     \FSM_onehot_fsm_tx[3]_i_1 
       (.I0(\n_0_FSM_onehot_fsm_tx[3]_i_2 ),
        .I1(\n_0_FSM_onehot_fsm_tx[6]_i_4 ),
        .I2(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I3(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I4(\n_0_FSM_onehot_fsm_tx[6]_i_3 ),
        .I5(\n_0_FSM_onehot_fsm_tx[6]_i_2 ),
        .O(\n_0_FSM_onehot_fsm_tx[3]_i_1 ));
LUT2 #(
    .INIT(4'h2)) 
     \FSM_onehot_fsm_tx[3]_i_2 
       (.I0(txeq_control_reg2[1]),
        .I1(txeq_control_reg2[0]),
        .O(\n_0_FSM_onehot_fsm_tx[3]_i_2 ));
LUT6 #(
    .INIT(64'h0400040004000000)) 
     \FSM_onehot_fsm_tx[4]_i_1 
       (.I0(\n_0_FSM_onehot_fsm_tx[6]_i_4 ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I2(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I3(\n_0_FSM_onehot_fsm_tx[6]_i_3 ),
        .I4(\n_0_FSM_onehot_fsm_tx[5]_i_2 ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[0] ),
        .O(\n_0_FSM_onehot_fsm_tx[4]_i_1 ));
LUT6 #(
    .INIT(64'h0000000000004000)) 
     \FSM_onehot_fsm_tx[5]_i_1 
       (.I0(\n_0_FSM_onehot_fsm_tx[6]_i_4 ),
        .I1(txeq_control_reg2[1]),
        .I2(txeq_control_reg2[0]),
        .I3(\n_0_FSM_onehot_fsm_tx[6]_i_3 ),
        .I4(\n_0_FSM_onehot_fsm_tx[5]_i_2 ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[0] ),
        .O(\n_0_FSM_onehot_fsm_tx[5]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFE9)) 
     \FSM_onehot_fsm_tx[5]_i_2 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[5] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[6] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I4(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[2] ),
        .O(\n_0_FSM_onehot_fsm_tx[5]_i_2 ));
LUT6 #(
    .INIT(64'hFFE000F00FE000F0)) 
     \FSM_onehot_fsm_tx[6]_i_1 
       (.I0(txeq_control_reg2[0]),
        .I1(txeq_control_reg2[1]),
        .I2(\n_0_FSM_onehot_fsm_tx[6]_i_2 ),
        .I3(\n_0_FSM_onehot_fsm_tx[6]_i_3 ),
        .I4(\n_0_FSM_onehot_fsm_tx[6]_i_4 ),
        .I5(txeq_preset_done),
        .O(\n_0_FSM_onehot_fsm_tx[6]_i_1 ));
LUT2 #(
    .INIT(4'h1)) 
     \FSM_onehot_fsm_tx[6]_i_2 
       (.I0(\n_0_FSM_onehot_fsm_tx[5]_i_2 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[0] ),
        .O(\n_0_FSM_onehot_fsm_tx[6]_i_2 ));
LUT5 #(
    .INIT(32'h00000222)) 
     \FSM_onehot_fsm_tx[6]_i_3 
       (.I0(\n_0_FSM_onehot_fsm_tx[6]_i_5 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[0] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_FSM_onehot_fsm_tx_reg[5] ),
        .O(\n_0_FSM_onehot_fsm_tx[6]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair312" *) 
   LUT4 #(
    .INIT(16'h0016)) 
     \FSM_onehot_fsm_tx[6]_i_4 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[6] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[2] ),
        .I3(n_0_txeq_preset_done_i_2),
        .O(\n_0_FSM_onehot_fsm_tx[6]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair310" *) 
   LUT5 #(
    .INIT(32'h00010154)) 
     \FSM_onehot_fsm_tx[6]_i_5 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[6] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[2] ),
        .I4(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .O(\n_0_FSM_onehot_fsm_tx[6]_i_5 ));
FDRE #(
    .INIT(1'b1)) 
     \FSM_onehot_fsm_tx_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[0] ),
        .R(O7));
FDSE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_tx_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_FSM_onehot_fsm_tx[1]_i_1 ),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .S(O7));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_tx_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_FSM_onehot_fsm_tx[2]_i_1 ),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[2] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_tx_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_FSM_onehot_fsm_tx[3]_i_1 ),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_tx_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_FSM_onehot_fsm_tx[4]_i_1 ),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_tx_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_FSM_onehot_fsm_tx[5]_i_1 ),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[5] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_tx_reg[6] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_FSM_onehot_fsm_tx[6]_i_1 ),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[6] ),
        .R(O7));
GND GND
       (.G(\<const0> ));
LUT2 #(
    .INIT(4'h8)) 
     PCIE_3_0_i_i_27
       (.I0(rxeq_user_en_reg2),
        .I1(rxeq_user_txcoeff_reg2[17]),
        .O(PIPERX0EQLPNEWTXCOEFFORPRESET[17]));
LUT2 #(
    .INIT(4'h8)) 
     PCIE_3_0_i_i_28
       (.I0(rxeq_user_en_reg2),
        .I1(rxeq_user_txcoeff_reg2[16]),
        .O(PIPERX0EQLPNEWTXCOEFFORPRESET[16]));
LUT2 #(
    .INIT(4'h8)) 
     PCIE_3_0_i_i_29
       (.I0(rxeq_user_en_reg2),
        .I1(rxeq_user_txcoeff_reg2[15]),
        .O(PIPERX0EQLPNEWTXCOEFFORPRESET[15]));
LUT3 #(
    .INIT(8'hB8)) 
     PCIE_3_0_i_i_3
       (.I0(rxeq_user_mode_reg2),
        .I1(rxeq_user_en_reg2),
        .I2(n_0_rxeq_lffs_sel_reg),
        .O(pipe_rx0_eq_lffs_sel));
LUT2 #(
    .INIT(4'h8)) 
     PCIE_3_0_i_i_30
       (.I0(rxeq_user_en_reg2),
        .I1(rxeq_user_txcoeff_reg2[14]),
        .O(PIPERX0EQLPNEWTXCOEFFORPRESET[14]));
LUT2 #(
    .INIT(4'h8)) 
     PCIE_3_0_i_i_31
       (.I0(rxeq_user_en_reg2),
        .I1(rxeq_user_txcoeff_reg2[13]),
        .O(PIPERX0EQLPNEWTXCOEFFORPRESET[13]));
LUT2 #(
    .INIT(4'h8)) 
     PCIE_3_0_i_i_32
       (.I0(rxeq_user_en_reg2),
        .I1(rxeq_user_txcoeff_reg2[12]),
        .O(PIPERX0EQLPNEWTXCOEFFORPRESET[12]));
LUT2 #(
    .INIT(4'h8)) 
     PCIE_3_0_i_i_33
       (.I0(rxeq_user_en_reg2),
        .I1(rxeq_user_txcoeff_reg2[11]),
        .O(PIPERX0EQLPNEWTXCOEFFORPRESET[11]));
LUT2 #(
    .INIT(4'h8)) 
     PCIE_3_0_i_i_34
       (.I0(rxeq_user_en_reg2),
        .I1(rxeq_user_txcoeff_reg2[10]),
        .O(PIPERX0EQLPNEWTXCOEFFORPRESET[10]));
LUT2 #(
    .INIT(4'h8)) 
     PCIE_3_0_i_i_35
       (.I0(rxeq_user_en_reg2),
        .I1(rxeq_user_txcoeff_reg2[9]),
        .O(PIPERX0EQLPNEWTXCOEFFORPRESET[9]));
LUT2 #(
    .INIT(4'h8)) 
     PCIE_3_0_i_i_36
       (.I0(rxeq_user_en_reg2),
        .I1(rxeq_user_txcoeff_reg2[8]),
        .O(PIPERX0EQLPNEWTXCOEFFORPRESET[8]));
LUT2 #(
    .INIT(4'h8)) 
     PCIE_3_0_i_i_37
       (.I0(rxeq_user_en_reg2),
        .I1(rxeq_user_txcoeff_reg2[7]),
        .O(PIPERX0EQLPNEWTXCOEFFORPRESET[7]));
LUT2 #(
    .INIT(4'h8)) 
     PCIE_3_0_i_i_38
       (.I0(rxeq_user_en_reg2),
        .I1(rxeq_user_txcoeff_reg2[6]),
        .O(PIPERX0EQLPNEWTXCOEFFORPRESET[6]));
LUT2 #(
    .INIT(4'h8)) 
     PCIE_3_0_i_i_39
       (.I0(rxeq_user_en_reg2),
        .I1(rxeq_user_txcoeff_reg2[5]),
        .O(PIPERX0EQLPNEWTXCOEFFORPRESET[5]));
LUT2 #(
    .INIT(4'h8)) 
     PCIE_3_0_i_i_40
       (.I0(rxeq_user_en_reg2),
        .I1(rxeq_user_txcoeff_reg2[4]),
        .O(PIPERX0EQLPNEWTXCOEFFORPRESET[4]));
LUT2 #(
    .INIT(4'h8)) 
     PCIE_3_0_i_i_41
       (.I0(rxeq_user_en_reg2),
        .I1(rxeq_user_txcoeff_reg2[3]),
        .O(PIPERX0EQLPNEWTXCOEFFORPRESET[3]));
LUT3 #(
    .INIT(8'hAC)) 
     PCIE_3_0_i_i_42
       (.I0(rxeq_user_txcoeff_reg2[2]),
        .I1(rxeq_new_txcoeff),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX0EQLPNEWTXCOEFFORPRESET[2]));
LUT2 #(
    .INIT(4'h8)) 
     PCIE_3_0_i_i_43
       (.I0(rxeq_user_en_reg2),
        .I1(rxeq_user_txcoeff_reg2[1]),
        .O(PIPERX0EQLPNEWTXCOEFFORPRESET[1]));
LUT2 #(
    .INIT(4'h8)) 
     PCIE_3_0_i_i_44
       (.I0(rxeq_user_en_reg2),
        .I1(rxeq_user_txcoeff_reg2[0]),
        .O(PIPERX0EQLPNEWTXCOEFFORPRESET[0]));
VCC VCC
       (.P(\<const1> ));
(* ASYNC_REG *) 
   FDRE gen3_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I2),
        .Q(gen3_reg1),
        .R(O7));
(* ASYNC_REG *) 
   FDRE gen3_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(gen3_reg1),
        .Q(gen3_reg2),
        .R(O7));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_26 
       (.I0(EQ_TXEQ_DEEMPH_OUT[14]),
        .I1(gen3_reg2),
        .O(TXPOSTCURSOR[4]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_27 
       (.I0(EQ_TXEQ_DEEMPH_OUT[13]),
        .I1(gen3_reg2),
        .O(TXPOSTCURSOR[3]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_28 
       (.I0(EQ_TXEQ_DEEMPH_OUT[12]),
        .I1(gen3_reg2),
        .O(TXPOSTCURSOR[2]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_29 
       (.I0(EQ_TXEQ_DEEMPH_OUT[11]),
        .I1(gen3_reg2),
        .O(TXPOSTCURSOR[1]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_30 
       (.I0(txeq_txcoeff[13]),
        .I1(gen3_reg2),
        .O(TXPOSTCURSOR[0]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_31 
       (.I0(EQ_TXEQ_DEEMPH_OUT[3]),
        .I1(gen3_reg2),
        .O(TXPRECURSOR[4]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_32 
       (.I0(EQ_TXEQ_DEEMPH_OUT[2]),
        .I1(gen3_reg2),
        .O(TXPRECURSOR[3]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_33 
       (.I0(EQ_TXEQ_DEEMPH_OUT[1]),
        .I1(gen3_reg2),
        .O(TXPRECURSOR[2]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_34 
       (.I0(EQ_TXEQ_DEEMPH_OUT[0]),
        .I1(gen3_reg2),
        .O(TXPRECURSOR[1]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_35 
       (.I0(\n_0_txeq_txcoeff_reg[0] ),
        .I1(gen3_reg2),
        .O(TXPRECURSOR[0]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_36 
       (.I0(EQ_TXEQ_DEEMPH_OUT[10]),
        .I1(gen3_reg2),
        .O(TXMAINCURSOR[6]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_37 
       (.I0(EQ_TXEQ_DEEMPH_OUT[9]),
        .I1(gen3_reg2),
        .O(TXMAINCURSOR[5]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_38 
       (.I0(EQ_TXEQ_DEEMPH_OUT[8]),
        .I1(gen3_reg2),
        .O(TXMAINCURSOR[4]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_39 
       (.I0(EQ_TXEQ_DEEMPH_OUT[7]),
        .I1(gen3_reg2),
        .O(TXMAINCURSOR[3]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_40 
       (.I0(EQ_TXEQ_DEEMPH_OUT[6]),
        .I1(gen3_reg2),
        .O(TXMAINCURSOR[2]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_41 
       (.I0(EQ_TXEQ_DEEMPH_OUT[5]),
        .I1(gen3_reg2),
        .O(TXMAINCURSOR[1]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_42 
       (.I0(txeq_txcoeff[6]),
        .I1(gen3_reg2),
        .O(TXMAINCURSOR[0]));
FDRE #(
    .INIT(1'b0)) 
     rxeq_adapt_done_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_7_rxeq_scan_i),
        .Q(USER_RXEQ_ADAPT_DONE),
        .R(O7));
LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
     rxeq_adapt_done_reg_i_3
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[2] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I4(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I5(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .O(n_0_rxeq_adapt_done_reg_i_3));
LUT5 #(
    .INIT(32'h00404444)) 
     rxeq_adapt_done_reg_i_4
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[2] ),
        .I1(\n_0_rxeq_preset[2]_i_2 ),
        .I2(rxeq_control_reg2[0]),
        .I3(rxeq_control_reg2[1]),
        .I4(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .O(n_0_rxeq_adapt_done_reg_i_4));
FDRE #(
    .INIT(1'b0)) 
     rxeq_adapt_done_reg_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_rxeq_scan_i),
        .Q(n_0_rxeq_adapt_done_reg_reg),
        .R(\<const0> ));
LUT6 #(
    .INIT(64'h0202002800000028)) 
     \rxeq_cnt[0]_i_1 
       (.I0(\n_0_rxeq_cnt[0]_i_2 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I3(rxeq_cnt[0]),
        .I4(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I5(rxeq_control_reg2[1]),
        .O(\n_0_rxeq_cnt[0]_i_1 ));
LUT3 #(
    .INIT(8'h01)) 
     \rxeq_cnt[0]_i_2 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[2] ),
        .O(\n_0_rxeq_cnt[0]_i_2 ));
LUT3 #(
    .INIT(8'h28)) 
     \rxeq_cnt[1]_i_1 
       (.I0(\n_0_rxeq_cnt[2]_i_2 ),
        .I1(rxeq_cnt[1]),
        .I2(rxeq_cnt[0]),
        .O(\n_0_rxeq_cnt[1]_i_1 ));
LUT4 #(
    .INIT(16'h2A80)) 
     \rxeq_cnt[2]_i_1 
       (.I0(\n_0_rxeq_cnt[2]_i_2 ),
        .I1(rxeq_cnt[0]),
        .I2(rxeq_cnt[1]),
        .I3(rxeq_cnt[2]),
        .O(\n_0_rxeq_cnt[2]_i_1 ));
LUT6 #(
    .INIT(64'h0000000100010000)) 
     \rxeq_cnt[2]_i_2 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[2] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .I4(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I5(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .O(\n_0_rxeq_cnt[2]_i_2 ));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_cnt_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_rxeq_cnt[0]_i_1 ),
        .Q(rxeq_cnt[0]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_cnt_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_rxeq_cnt[1]_i_1 ),
        .Q(rxeq_cnt[1]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_cnt_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_rxeq_cnt[2]_i_1 ),
        .Q(rxeq_cnt[2]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_control_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_RXEQ_CONTROL[0]),
        .Q(rxeq_control_reg1[0]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_control_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_RXEQ_CONTROL[1]),
        .Q(rxeq_control_reg1[1]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_control_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_control_reg1[0]),
        .Q(rxeq_control_reg2[0]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_control_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_control_reg1[1]),
        .Q(rxeq_control_reg2[1]),
        .R(O7));
LUT2 #(
    .INIT(4'hE)) 
     rxeq_done_i_2
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .O(n_0_rxeq_done_i_2));
FDRE #(
    .INIT(1'b0)) 
     rxeq_done_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_5_rxeq_scan_i),
        .Q(PIPE_RXEQ_DONE),
        .R(O7));
LUT3 #(
    .INIT(8'h20)) 
     \rxeq_fs[0]_i_1 
       (.I0(\n_0_rxeq_fs[5]_i_5 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(rxeq_lffs_reg2[0]),
        .O(\n_0_rxeq_fs[0]_i_1 ));
LUT3 #(
    .INIT(8'h20)) 
     \rxeq_fs[1]_i_1 
       (.I0(\n_0_rxeq_fs[5]_i_5 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(rxeq_lffs_reg2[1]),
        .O(\n_0_rxeq_fs[1]_i_1 ));
LUT3 #(
    .INIT(8'h20)) 
     \rxeq_fs[2]_i_1 
       (.I0(\n_0_rxeq_fs[5]_i_5 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(rxeq_lffs_reg2[2]),
        .O(\n_0_rxeq_fs[2]_i_1 ));
LUT3 #(
    .INIT(8'h20)) 
     \rxeq_fs[3]_i_1 
       (.I0(\n_0_rxeq_fs[5]_i_5 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(rxeq_lffs_reg2[3]),
        .O(\n_0_rxeq_fs[3]_i_1 ));
LUT3 #(
    .INIT(8'h20)) 
     \rxeq_fs[4]_i_1 
       (.I0(\n_0_rxeq_fs[5]_i_5 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(rxeq_lffs_reg2[4]),
        .O(\n_0_rxeq_fs[4]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFF4FF44FFFF44)) 
     \rxeq_fs[5]_i_1 
       (.I0(\n_0_rxeq_fs[5]_i_3 ),
        .I1(\n_0_rxeq_fs[5]_i_4 ),
        .I2(rxeq_control_reg2[1]),
        .I3(\n_0_rxeq_preset[2]_i_2 ),
        .I4(\n_0_FSM_onehot_fsm_rx_reg[2] ),
        .I5(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .O(\n_0_rxeq_fs[5]_i_1 ));
LUT3 #(
    .INIT(8'h40)) 
     \rxeq_fs[5]_i_2 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I1(rxeq_lffs_reg2[5]),
        .I2(\n_0_rxeq_fs[5]_i_5 ),
        .O(\n_0_rxeq_fs[5]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair317" *) 
   LUT4 #(
    .INIT(16'h0115)) 
     \rxeq_fs[5]_i_3 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .O(\n_0_rxeq_fs[5]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair320" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     \rxeq_fs[5]_i_4 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .O(\n_0_rxeq_fs[5]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair311" *) 
   LUT5 #(
    .INIT(32'h00000010)) 
     \rxeq_fs[5]_i_5 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[2] ),
        .I4(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .O(\n_0_rxeq_fs[5]_i_5 ));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_fs_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_fs[5]_i_1 ),
        .D(\n_0_rxeq_fs[0]_i_1 ),
        .Q(\n_0_rxeq_fs_reg[0] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_fs_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_fs[5]_i_1 ),
        .D(\n_0_rxeq_fs[1]_i_1 ),
        .Q(\n_0_rxeq_fs_reg[1] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_fs_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_fs[5]_i_1 ),
        .D(\n_0_rxeq_fs[2]_i_1 ),
        .Q(\n_0_rxeq_fs_reg[2] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_fs_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_fs[5]_i_1 ),
        .D(\n_0_rxeq_fs[3]_i_1 ),
        .Q(\n_0_rxeq_fs_reg[3] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_fs_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_fs[5]_i_1 ),
        .D(\n_0_rxeq_fs[4]_i_1 ),
        .Q(\n_0_rxeq_fs_reg[4] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_fs_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_fs[5]_i_1 ),
        .D(\n_0_rxeq_fs[5]_i_2 ),
        .Q(\n_0_rxeq_fs_reg[5] ),
        .R(O7));
LUT3 #(
    .INIT(8'h04)) 
     \rxeq_lf[0]_i_1 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I1(rxeq_lffs_reg2[0]),
        .I2(\n_0_rxeq_lf[5]_i_4 ),
        .O(\n_0_rxeq_lf[0]_i_1 ));
LUT3 #(
    .INIT(8'h04)) 
     \rxeq_lf[1]_i_1 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I1(rxeq_lffs_reg2[1]),
        .I2(\n_0_rxeq_lf[5]_i_4 ),
        .O(\n_0_rxeq_lf[1]_i_1 ));
LUT3 #(
    .INIT(8'h04)) 
     \rxeq_lf[2]_i_1 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I1(rxeq_lffs_reg2[2]),
        .I2(\n_0_rxeq_lf[5]_i_4 ),
        .O(\n_0_rxeq_lf[2]_i_1 ));
LUT3 #(
    .INIT(8'h04)) 
     \rxeq_lf[3]_i_1 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I1(rxeq_lffs_reg2[3]),
        .I2(\n_0_rxeq_lf[5]_i_4 ),
        .O(\n_0_rxeq_lf[3]_i_1 ));
LUT3 #(
    .INIT(8'h04)) 
     \rxeq_lf[4]_i_1 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I1(rxeq_lffs_reg2[4]),
        .I2(\n_0_rxeq_lf[5]_i_4 ),
        .O(\n_0_rxeq_lf[4]_i_1 ));
LUT4 #(
    .INIT(16'hFFD2)) 
     \rxeq_lf[5]_i_1 
       (.I0(\n_0_rxeq_preset[2]_i_2 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[2] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I3(\n_0_rxeq_lf[5]_i_3 ),
        .O(\n_0_rxeq_lf[5]_i_1 ));
LUT3 #(
    .INIT(8'h04)) 
     \rxeq_lf[5]_i_2 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I1(rxeq_lffs_reg2[5]),
        .I2(\n_0_rxeq_lf[5]_i_4 ),
        .O(\n_0_rxeq_lf[5]_i_2 ));
LUT6 #(
    .INIT(64'hFFFEFEE8FFFEFFE8)) 
     \rxeq_lf[5]_i_3 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I4(\n_0_FSM_onehot_fsm_rx_reg[2] ),
        .I5(\n_0_FSM_onehot_fsm_rx[5]_i_2 ),
        .O(\n_0_rxeq_lf[5]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair311" *) 
   LUT5 #(
    .INIT(32'hFFFEFFFF)) 
     \rxeq_lf[5]_i_4 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[2] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I4(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .O(\n_0_rxeq_lf[5]_i_4 ));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_lf_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_lf[5]_i_1 ),
        .D(\n_0_rxeq_lf[0]_i_1 ),
        .Q(rxeq_lf[0]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_lf_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_lf[5]_i_1 ),
        .D(\n_0_rxeq_lf[1]_i_1 ),
        .Q(rxeq_lf[1]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_lf_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_lf[5]_i_1 ),
        .D(\n_0_rxeq_lf[2]_i_1 ),
        .Q(rxeq_lf[2]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_lf_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_lf[5]_i_1 ),
        .D(\n_0_rxeq_lf[3]_i_1 ),
        .Q(rxeq_lf[3]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_lf_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_lf[5]_i_1 ),
        .D(\n_0_rxeq_lf[4]_i_1 ),
        .Q(rxeq_lf[4]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_lf_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_lf[5]_i_1 ),
        .D(\n_0_rxeq_lf[5]_i_2 ),
        .Q(rxeq_lf[5]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_lffs_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_RXEQ_LFFS[0]),
        .Q(rxeq_lffs_reg1[0]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_lffs_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_RXEQ_LFFS[1]),
        .Q(rxeq_lffs_reg1[1]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_lffs_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_RXEQ_LFFS[2]),
        .Q(rxeq_lffs_reg1[2]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_lffs_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_RXEQ_LFFS[3]),
        .Q(rxeq_lffs_reg1[3]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_lffs_reg1_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_RXEQ_LFFS[4]),
        .Q(rxeq_lffs_reg1[4]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_lffs_reg1_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_RXEQ_LFFS[5]),
        .Q(rxeq_lffs_reg1[5]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_lffs_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_lffs_reg1[0]),
        .Q(rxeq_lffs_reg2[0]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_lffs_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_lffs_reg1[1]),
        .Q(rxeq_lffs_reg2[1]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_lffs_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_lffs_reg1[2]),
        .Q(rxeq_lffs_reg2[2]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_lffs_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_lffs_reg1[3]),
        .Q(rxeq_lffs_reg2[3]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_lffs_reg2_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_lffs_reg1[4]),
        .Q(rxeq_lffs_reg2[4]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_lffs_reg2_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_lffs_reg1[5]),
        .Q(rxeq_lffs_reg2[5]),
        .R(O7));
(* SOFT_HLUTNM = "soft_lutpair314" *) 
   LUT2 #(
    .INIT(4'hE)) 
     rxeq_lffs_sel_i_3
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[2] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .O(n_0_rxeq_lffs_sel_i_3));
LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
     rxeq_lffs_sel_i_4
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[2] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I4(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .I5(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .O(rxeq_adapt_done));
FDRE #(
    .INIT(1'b0)) 
     rxeq_lffs_sel_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_8_rxeq_scan_i),
        .Q(n_0_rxeq_lffs_sel_reg),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_new_txcoeff_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_6_rxeq_scan_i),
        .Q(rxeq_new_txcoeff),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     rxeq_new_txcoeff_req_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_4_rxeq_scan_i),
        .Q(rxeq_new_txcoeff_req),
        .R(O7));
LUT6 #(
    .INIT(64'h2800FFFF28000000)) 
     \rxeq_preset[0]_i_1 
       (.I0(\n_0_rxeq_preset[2]_i_2 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[2] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I3(rxeq_preset_reg2[0]),
        .I4(\n_0_rxeq_preset[2]_i_3 ),
        .I5(rxeq_preset[0]),
        .O(\n_0_rxeq_preset[0]_i_1 ));
LUT6 #(
    .INIT(64'h2800FFFF28000000)) 
     \rxeq_preset[1]_i_1 
       (.I0(\n_0_rxeq_preset[2]_i_2 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[2] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I3(rxeq_preset_reg2[1]),
        .I4(\n_0_rxeq_preset[2]_i_3 ),
        .I5(rxeq_preset[1]),
        .O(\n_0_rxeq_preset[1]_i_1 ));
LUT6 #(
    .INIT(64'h2800FFFF28000000)) 
     \rxeq_preset[2]_i_1 
       (.I0(\n_0_rxeq_preset[2]_i_2 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[2] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I3(rxeq_preset_reg2[2]),
        .I4(\n_0_rxeq_preset[2]_i_3 ),
        .I5(rxeq_preset[2]),
        .O(\n_0_rxeq_preset[2]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair319" *) 
   LUT4 #(
    .INIT(16'h0001)) 
     \rxeq_preset[2]_i_2 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .O(\n_0_rxeq_preset[2]_i_2 ));
LUT6 #(
    .INIT(64'hFF44FFFFFFFFFFF0)) 
     \rxeq_preset[2]_i_3 
       (.I0(rxeq_control_reg2[1]),
        .I1(rxeq_control_reg2[0]),
        .I2(\n_0_rxeq_preset[2]_i_4__6 ),
        .I3(\n_0_rxeq_preset[2]_i_5 ),
        .I4(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I5(\n_0_rxeq_preset[2]_i_2 ),
        .O(\n_0_rxeq_preset[2]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair317" *) 
   LUT4 #(
    .INIT(16'hFE00)) 
     \rxeq_preset[2]_i_4__6 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .O(\n_0_rxeq_preset[2]_i_4__6 ));
(* SOFT_HLUTNM = "soft_lutpair319" *) 
   LUT4 #(
    .INIT(16'hFEEA)) 
     \rxeq_preset[2]_i_5 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[2] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .O(\n_0_rxeq_preset[2]_i_5 ));
(* ASYNC_REG *) 
   FDRE \rxeq_preset_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_RXEQ_PRESET[0]),
        .Q(rxeq_preset_reg1[0]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_preset_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_RXEQ_PRESET[1]),
        .Q(rxeq_preset_reg1[1]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_preset_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_RXEQ_PRESET[2]),
        .Q(rxeq_preset_reg1[2]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_preset_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_preset_reg1[0]),
        .Q(rxeq_preset_reg2[0]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_preset_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_preset_reg1[1]),
        .Q(rxeq_preset_reg2[1]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_preset_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_preset_reg1[2]),
        .Q(rxeq_preset_reg2[2]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_preset_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_rxeq_preset[0]_i_1 ),
        .Q(rxeq_preset[0]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_preset_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_rxeq_preset[1]_i_1 ),
        .Q(rxeq_preset[1]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_preset_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_rxeq_preset[2]_i_1 ),
        .Q(rxeq_preset[2]),
        .R(O7));
LUT6 #(
    .INIT(64'h0000000000010000)) 
     rxeq_preset_valid_i_1
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .I4(\n_0_FSM_onehot_fsm_rx_reg[2] ),
        .I5(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .O(n_0_rxeq_preset_valid_i_1));
FDRE #(
    .INIT(1'b0)) 
     rxeq_preset_valid_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_rxeq_preset_valid_i_1),
        .Q(rxeq_preset_valid),
        .R(O7));
vc709_pcie_x8_gen3vc709_pcie_x8_gen3_rxeq_scan_46 rxeq_scan_i
       (.D({n_1_rxeq_scan_i,n_2_rxeq_scan_i,n_3_rxeq_scan_i}),
        .I1(I1),
        .I10(\n_0_FSM_onehot_fsm_rx[6]_i_2 ),
        .I11(\n_0_FSM_onehot_fsm_rx[5]_i_2 ),
        .I12(\n_0_rxeq_preset[2]_i_2 ),
        .I13(\n_0_rxeq_cnt[2]_i_2 ),
        .I14(n_0_rxeq_lffs_sel_i_3),
        .I15(n_0_rxeq_lffs_sel_reg),
        .I16(rxeq_preset),
        .I17(rxeq_txpreset),
        .I18(rxeq_txcoeff),
        .I19({\n_0_rxeq_fs_reg[5] ,\n_0_rxeq_fs_reg[4] ,\n_0_rxeq_fs_reg[3] ,\n_0_rxeq_fs_reg[2] ,\n_0_rxeq_fs_reg[1] ,\n_0_rxeq_fs_reg[0] }),
        .I2(n_0_rxeq_adapt_done_reg_reg),
        .I20(rxeq_lf),
        .I3(n_0_rxeq_adapt_done_reg_i_3),
        .I4(\n_0_FSM_onehot_fsm_rx[6]_i_5 ),
        .I5(\n_0_FSM_onehot_fsm_rx[6]_i_4 ),
        .I6(\n_0_FSM_onehot_fsm_rx[6]_i_3 ),
        .I7(n_0_rxeq_done_i_2),
        .I8(\n_0_FSM_onehot_fsm[4]_i_8 ),
        .I9(n_0_rxeq_adapt_done_reg_i_4),
        .O1(n_0_rxeq_scan_i),
        .O2(n_4_rxeq_scan_i),
        .O3(n_5_rxeq_scan_i),
        .O4(n_6_rxeq_scan_i),
        .O5(n_7_rxeq_scan_i),
        .O6(n_8_rxeq_scan_i),
        .O7(O7),
        .Q({\n_0_FSM_onehot_fsm_rx_reg[6] ,\n_0_FSM_onehot_fsm_rx_reg[5] ,\n_0_FSM_onehot_fsm_rx_reg[4] ,\n_0_FSM_onehot_fsm_rx_reg[3] ,\n_0_FSM_onehot_fsm_rx_reg[2] ,\n_0_FSM_onehot_fsm_rx_reg[1] }),
        .USER_RXEQ_ADAPT_DONE(USER_RXEQ_ADAPT_DONE),
        .out(rxeq_control_reg2),
        .pipe_pclk_in(pipe_pclk_in),
        .rxeq_adapt_done(rxeq_adapt_done),
        .rxeq_new_txcoeff(rxeq_new_txcoeff),
        .rxeq_new_txcoeff_req(rxeq_new_txcoeff_req),
        .rxeq_preset_valid(rxeq_preset_valid));
(* SOFT_HLUTNM = "soft_lutpair318" *) 
   LUT4 #(
    .INIT(16'h6000)) 
     \rxeq_txcoeff[0]_i_1 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_rxeq_txpreset[3]_i_4 ),
        .I3(rxeq_txcoeff[6]),
        .O(\n_0_rxeq_txcoeff[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair322" *) 
   LUT4 #(
    .INIT(16'h6000)) 
     \rxeq_txcoeff[10]_i_1 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_rxeq_txpreset[3]_i_4 ),
        .I3(rxeq_txcoeff[16]),
        .O(\n_0_rxeq_txcoeff[10]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair321" *) 
   LUT4 #(
    .INIT(16'h6000)) 
     \rxeq_txcoeff[11]_i_1 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_rxeq_txpreset[3]_i_4 ),
        .I3(rxeq_txcoeff[17]),
        .O(\n_0_rxeq_txcoeff[11]_i_1 ));
LUT4 #(
    .INIT(16'h6000)) 
     \rxeq_txcoeff[12]_i_1 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_rxeq_txpreset[3]_i_4 ),
        .I3(txeq_deemph_reg2[0]),
        .O(\n_0_rxeq_txcoeff[12]_i_1 ));
LUT4 #(
    .INIT(16'h6000)) 
     \rxeq_txcoeff[13]_i_1 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_rxeq_txpreset[3]_i_4 ),
        .I3(txeq_deemph_reg2[1]),
        .O(\n_0_rxeq_txcoeff[13]_i_1 ));
LUT4 #(
    .INIT(16'h6000)) 
     \rxeq_txcoeff[14]_i_1 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_rxeq_txpreset[3]_i_4 ),
        .I3(txeq_deemph_reg2[2]),
        .O(\n_0_rxeq_txcoeff[14]_i_1 ));
LUT4 #(
    .INIT(16'h6000)) 
     \rxeq_txcoeff[15]_i_1 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_rxeq_txpreset[3]_i_4 ),
        .I3(txeq_deemph_reg2[3]),
        .O(\n_0_rxeq_txcoeff[15]_i_1 ));
LUT4 #(
    .INIT(16'h6000)) 
     \rxeq_txcoeff[16]_i_1 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_rxeq_txpreset[3]_i_4 ),
        .I3(txeq_deemph_reg2[4]),
        .O(\n_0_rxeq_txcoeff[16]_i_1 ));
LUT4 #(
    .INIT(16'h6000)) 
     \rxeq_txcoeff[17]_i_1 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_rxeq_txpreset[3]_i_4 ),
        .I3(txeq_deemph_reg2[5]),
        .O(\n_0_rxeq_txcoeff[17]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair321" *) 
   LUT4 #(
    .INIT(16'h6000)) 
     \rxeq_txcoeff[1]_i_1 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_rxeq_txpreset[3]_i_4 ),
        .I3(rxeq_txcoeff[7]),
        .O(\n_0_rxeq_txcoeff[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair322" *) 
   LUT4 #(
    .INIT(16'h6000)) 
     \rxeq_txcoeff[2]_i_1 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_rxeq_txpreset[3]_i_4 ),
        .I3(rxeq_txcoeff[8]),
        .O(\n_0_rxeq_txcoeff[2]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair323" *) 
   LUT4 #(
    .INIT(16'h6000)) 
     \rxeq_txcoeff[3]_i_1 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_rxeq_txpreset[3]_i_4 ),
        .I3(rxeq_txcoeff[9]),
        .O(\n_0_rxeq_txcoeff[3]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair323" *) 
   LUT4 #(
    .INIT(16'h6000)) 
     \rxeq_txcoeff[4]_i_1 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_rxeq_txpreset[3]_i_4 ),
        .I3(rxeq_txcoeff[10]),
        .O(\n_0_rxeq_txcoeff[4]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair318" *) 
   LUT4 #(
    .INIT(16'h6000)) 
     \rxeq_txcoeff[5]_i_1 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_rxeq_txpreset[3]_i_4 ),
        .I3(rxeq_txcoeff[11]),
        .O(\n_0_rxeq_txcoeff[5]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair324" *) 
   LUT4 #(
    .INIT(16'h6000)) 
     \rxeq_txcoeff[6]_i_1 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_rxeq_txpreset[3]_i_4 ),
        .I3(rxeq_txcoeff[12]),
        .O(\n_0_rxeq_txcoeff[6]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair325" *) 
   LUT4 #(
    .INIT(16'h6000)) 
     \rxeq_txcoeff[7]_i_1 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_rxeq_txpreset[3]_i_4 ),
        .I3(rxeq_txcoeff[13]),
        .O(\n_0_rxeq_txcoeff[7]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair325" *) 
   LUT4 #(
    .INIT(16'h6000)) 
     \rxeq_txcoeff[8]_i_1 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_rxeq_txpreset[3]_i_4 ),
        .I3(rxeq_txcoeff[14]),
        .O(\n_0_rxeq_txcoeff[8]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair324" *) 
   LUT4 #(
    .INIT(16'h6000)) 
     \rxeq_txcoeff[9]_i_1 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_rxeq_txpreset[3]_i_4 ),
        .I3(rxeq_txcoeff[15]),
        .O(\n_0_rxeq_txcoeff[9]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txpreset[3]_i_1 ),
        .D(\n_0_rxeq_txcoeff[0]_i_1 ),
        .Q(rxeq_txcoeff[0]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[10] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txpreset[3]_i_1 ),
        .D(\n_0_rxeq_txcoeff[10]_i_1 ),
        .Q(rxeq_txcoeff[10]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[11] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txpreset[3]_i_1 ),
        .D(\n_0_rxeq_txcoeff[11]_i_1 ),
        .Q(rxeq_txcoeff[11]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[12] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txpreset[3]_i_1 ),
        .D(\n_0_rxeq_txcoeff[12]_i_1 ),
        .Q(rxeq_txcoeff[12]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[13] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txpreset[3]_i_1 ),
        .D(\n_0_rxeq_txcoeff[13]_i_1 ),
        .Q(rxeq_txcoeff[13]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[14] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txpreset[3]_i_1 ),
        .D(\n_0_rxeq_txcoeff[14]_i_1 ),
        .Q(rxeq_txcoeff[14]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[15] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txpreset[3]_i_1 ),
        .D(\n_0_rxeq_txcoeff[15]_i_1 ),
        .Q(rxeq_txcoeff[15]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[16] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txpreset[3]_i_1 ),
        .D(\n_0_rxeq_txcoeff[16]_i_1 ),
        .Q(rxeq_txcoeff[16]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[17] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txpreset[3]_i_1 ),
        .D(\n_0_rxeq_txcoeff[17]_i_1 ),
        .Q(rxeq_txcoeff[17]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txpreset[3]_i_1 ),
        .D(\n_0_rxeq_txcoeff[1]_i_1 ),
        .Q(rxeq_txcoeff[1]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txpreset[3]_i_1 ),
        .D(\n_0_rxeq_txcoeff[2]_i_1 ),
        .Q(rxeq_txcoeff[2]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txpreset[3]_i_1 ),
        .D(\n_0_rxeq_txcoeff[3]_i_1 ),
        .Q(rxeq_txcoeff[3]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txpreset[3]_i_1 ),
        .D(\n_0_rxeq_txcoeff[4]_i_1 ),
        .Q(rxeq_txcoeff[4]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txpreset[3]_i_1 ),
        .D(\n_0_rxeq_txcoeff[5]_i_1 ),
        .Q(rxeq_txcoeff[5]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[6] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txpreset[3]_i_1 ),
        .D(\n_0_rxeq_txcoeff[6]_i_1 ),
        .Q(rxeq_txcoeff[6]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[7] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txpreset[3]_i_1 ),
        .D(\n_0_rxeq_txcoeff[7]_i_1 ),
        .Q(rxeq_txcoeff[7]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[8] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txpreset[3]_i_1 ),
        .D(\n_0_rxeq_txcoeff[8]_i_1 ),
        .Q(rxeq_txcoeff[8]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[9] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txpreset[3]_i_1 ),
        .D(\n_0_rxeq_txcoeff[9]_i_1 ),
        .Q(rxeq_txcoeff[9]),
        .R(O7));
LUT4 #(
    .INIT(16'h6000)) 
     \rxeq_txpreset[0]_i_1 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_rxeq_txpreset[3]_i_4 ),
        .I3(rxeq_txpreset_reg2[0]),
        .O(\n_0_rxeq_txpreset[0]_i_1 ));
LUT4 #(
    .INIT(16'h6000)) 
     \rxeq_txpreset[1]_i_1 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_rxeq_txpreset[3]_i_4 ),
        .I3(rxeq_txpreset_reg2[1]),
        .O(\n_0_rxeq_txpreset[1]_i_1 ));
LUT4 #(
    .INIT(16'h6000)) 
     \rxeq_txpreset[2]_i_1 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_rxeq_txpreset[3]_i_4 ),
        .I3(rxeq_txpreset_reg2[2]),
        .O(\n_0_rxeq_txpreset[2]_i_1 ));
LUT5 #(
    .INIT(32'hFFE8FFFF)) 
     \rxeq_txpreset[3]_i_1 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I4(\n_0_rxeq_txpreset[3]_i_3 ),
        .O(\n_0_rxeq_txpreset[3]_i_1 ));
LUT4 #(
    .INIT(16'h6000)) 
     \rxeq_txpreset[3]_i_2 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_rxeq_txpreset[3]_i_4 ),
        .I3(rxeq_txpreset_reg2[3]),
        .O(\n_0_rxeq_txpreset[3]_i_2 ));
LUT6 #(
    .INIT(64'h000000010003FFFC)) 
     \rxeq_txpreset[3]_i_3 
       (.I0(rxeq_control_reg2[1]),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I4(\n_0_FSM_onehot_fsm_rx_reg[2] ),
        .I5(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .O(\n_0_rxeq_txpreset[3]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair320" *) 
   LUT4 #(
    .INIT(16'h0001)) 
     \rxeq_txpreset[3]_i_4 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[2] ),
        .O(\n_0_rxeq_txpreset[3]_i_4 ));
(* ASYNC_REG *) 
   FDRE \rxeq_txpreset_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_RXEQ_TXPRESET[0]),
        .Q(rxeq_txpreset_reg1[0]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_txpreset_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_RXEQ_TXPRESET[1]),
        .Q(rxeq_txpreset_reg1[1]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_txpreset_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_RXEQ_TXPRESET[2]),
        .Q(rxeq_txpreset_reg1[2]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_txpreset_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_RXEQ_TXPRESET[3]),
        .Q(rxeq_txpreset_reg1[3]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_txpreset_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_txpreset_reg1[0]),
        .Q(rxeq_txpreset_reg2[0]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_txpreset_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_txpreset_reg1[1]),
        .Q(rxeq_txpreset_reg2[1]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_txpreset_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_txpreset_reg1[2]),
        .Q(rxeq_txpreset_reg2[2]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_txpreset_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_txpreset_reg1[3]),
        .Q(rxeq_txpreset_reg2[3]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txpreset_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txpreset[3]_i_1 ),
        .D(\n_0_rxeq_txpreset[0]_i_1 ),
        .Q(rxeq_txpreset[0]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txpreset_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txpreset[3]_i_1 ),
        .D(\n_0_rxeq_txpreset[1]_i_1 ),
        .Q(rxeq_txpreset[1]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txpreset_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txpreset[3]_i_1 ),
        .D(\n_0_rxeq_txpreset[2]_i_1 ),
        .Q(rxeq_txpreset[2]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txpreset_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txpreset[3]_i_1 ),
        .D(\n_0_rxeq_txpreset[3]_i_2 ),
        .Q(rxeq_txpreset[3]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE rxeq_user_en_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(rxeq_user_en_reg1),
        .R(O7));
(* ASYNC_REG *) 
   FDRE rxeq_user_en_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_user_en_reg1),
        .Q(rxeq_user_en_reg2),
        .R(O7));
(* ASYNC_REG *) 
   FDRE rxeq_user_mode_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(rxeq_user_mode_reg1),
        .R(O7));
(* ASYNC_REG *) 
   FDRE rxeq_user_mode_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_user_mode_reg1),
        .Q(rxeq_user_mode_reg2),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(rxeq_user_txcoeff_reg1[0]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[10] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(rxeq_user_txcoeff_reg1[10]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[11] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(rxeq_user_txcoeff_reg1[11]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[12] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(rxeq_user_txcoeff_reg1[12]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[13] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(rxeq_user_txcoeff_reg1[13]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[14] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(rxeq_user_txcoeff_reg1[14]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[15] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(rxeq_user_txcoeff_reg1[15]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[16] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(rxeq_user_txcoeff_reg1[16]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[17] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(rxeq_user_txcoeff_reg1[17]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(rxeq_user_txcoeff_reg1[1]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(rxeq_user_txcoeff_reg1[2]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(rxeq_user_txcoeff_reg1[3]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(rxeq_user_txcoeff_reg1[4]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(rxeq_user_txcoeff_reg1[5]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[6] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(rxeq_user_txcoeff_reg1[6]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[7] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(rxeq_user_txcoeff_reg1[7]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[8] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(rxeq_user_txcoeff_reg1[8]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[9] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(rxeq_user_txcoeff_reg1[9]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_user_txcoeff_reg1[0]),
        .Q(rxeq_user_txcoeff_reg2[0]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[10] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_user_txcoeff_reg1[10]),
        .Q(rxeq_user_txcoeff_reg2[10]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[11] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_user_txcoeff_reg1[11]),
        .Q(rxeq_user_txcoeff_reg2[11]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[12] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_user_txcoeff_reg1[12]),
        .Q(rxeq_user_txcoeff_reg2[12]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[13] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_user_txcoeff_reg1[13]),
        .Q(rxeq_user_txcoeff_reg2[13]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[14] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_user_txcoeff_reg1[14]),
        .Q(rxeq_user_txcoeff_reg2[14]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[15] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_user_txcoeff_reg1[15]),
        .Q(rxeq_user_txcoeff_reg2[15]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[16] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_user_txcoeff_reg1[16]),
        .Q(rxeq_user_txcoeff_reg2[16]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[17] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_user_txcoeff_reg1[17]),
        .Q(rxeq_user_txcoeff_reg2[17]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_user_txcoeff_reg1[1]),
        .Q(rxeq_user_txcoeff_reg2[1]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_user_txcoeff_reg1[2]),
        .Q(rxeq_user_txcoeff_reg2[2]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_user_txcoeff_reg1[3]),
        .Q(rxeq_user_txcoeff_reg2[3]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_user_txcoeff_reg1[4]),
        .Q(rxeq_user_txcoeff_reg2[4]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_user_txcoeff_reg1[5]),
        .Q(rxeq_user_txcoeff_reg2[5]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[6] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_user_txcoeff_reg1[6]),
        .Q(rxeq_user_txcoeff_reg2[6]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[7] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_user_txcoeff_reg1[7]),
        .Q(rxeq_user_txcoeff_reg2[7]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[8] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_user_txcoeff_reg1[8]),
        .Q(rxeq_user_txcoeff_reg2[8]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[9] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_user_txcoeff_reg1[9]),
        .Q(rxeq_user_txcoeff_reg2[9]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \txeq_control_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_TXEQ_CONTROL[0]),
        .Q(txeq_control_reg1[0]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \txeq_control_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_TXEQ_CONTROL[1]),
        .Q(txeq_control_reg1[1]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \txeq_control_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txeq_control_reg1[0]),
        .Q(txeq_control_reg2[0]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \txeq_control_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txeq_control_reg1[1]),
        .Q(txeq_control_reg2[1]),
        .R(O7));
(* ASYNC_REG *) 
   FDSE \txeq_deemph_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_TXEQ_DEEMPH[0]),
        .Q(txeq_deemph_reg1[0]),
        .S(O7));
(* ASYNC_REG *) 
   FDRE \txeq_deemph_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_TXEQ_DEEMPH[1]),
        .Q(txeq_deemph_reg1[1]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \txeq_deemph_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_TXEQ_DEEMPH[2]),
        .Q(txeq_deemph_reg1[2]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \txeq_deemph_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_TXEQ_DEEMPH[3]),
        .Q(txeq_deemph_reg1[3]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \txeq_deemph_reg1_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_TXEQ_DEEMPH[4]),
        .Q(txeq_deemph_reg1[4]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \txeq_deemph_reg1_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_TXEQ_DEEMPH[5]),
        .Q(txeq_deemph_reg1[5]),
        .R(O7));
(* ASYNC_REG *) 
   FDSE \txeq_deemph_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txeq_deemph_reg1[0]),
        .Q(txeq_deemph_reg2[0]),
        .S(O7));
(* ASYNC_REG *) 
   FDRE \txeq_deemph_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txeq_deemph_reg1[1]),
        .Q(txeq_deemph_reg2[1]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \txeq_deemph_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txeq_deemph_reg1[2]),
        .Q(txeq_deemph_reg2[2]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \txeq_deemph_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txeq_deemph_reg1[3]),
        .Q(txeq_deemph_reg2[3]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \txeq_deemph_reg2_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txeq_deemph_reg1[4]),
        .Q(txeq_deemph_reg2[4]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \txeq_deemph_reg2_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txeq_deemph_reg1[5]),
        .Q(txeq_deemph_reg2[5]),
        .R(O7));
LUT6 #(
    .INIT(64'h0000000000000100)) 
     txeq_done_i_1
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[2] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[6] ),
        .I4(\n_0_FSM_onehot_fsm_tx_reg[5] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .O(n_0_txeq_done_i_1));
FDRE #(
    .INIT(1'b0)) 
     txeq_done_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_txeq_done_i_1),
        .Q(PIPE_TXEQ_DONE),
        .R(O7));
LUT5 #(
    .INIT(32'h00000400)) 
     \txeq_preset[0]_i_1 
       (.I0(txeq_preset_reg2[1]),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[2]),
        .I3(txeq_preset_reg2[3]),
        .I4(I1),
        .O(\n_0_txeq_preset[0]_i_1 ));
LUT5 #(
    .INIT(32'hAABBEBAB)) 
     \txeq_preset[10]_i_1 
       (.I0(I1),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[1]),
        .I3(txeq_preset_reg2[2]),
        .I4(txeq_preset_reg2[3]),
        .O(\n_0_txeq_preset[10]_i_1 ));
LUT5 #(
    .INIT(32'hAABBEAAB)) 
     \txeq_preset[11]_i_1 
       (.I0(I1),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[1]),
        .I3(txeq_preset_reg2[2]),
        .I4(txeq_preset_reg2[3]),
        .O(\n_0_txeq_preset[11]_i_1 ));
LUT5 #(
    .INIT(32'h0000027E)) 
     \txeq_preset[12]_i_1 
       (.I0(txeq_preset_reg2[0]),
        .I1(txeq_preset_reg2[1]),
        .I2(txeq_preset_reg2[2]),
        .I3(txeq_preset_reg2[3]),
        .I4(I1),
        .O(\n_0_txeq_preset[12]_i_1 ));
LUT5 #(
    .INIT(32'h00001004)) 
     \txeq_preset[13]_i_1 
       (.I0(txeq_preset_reg2[2]),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[1]),
        .I3(txeq_preset_reg2[3]),
        .I4(I1),
        .O(\n_0_txeq_preset[13]_i_1 ));
LUT5 #(
    .INIT(32'h00000140)) 
     \txeq_preset[14]_i_1 
       (.I0(txeq_preset_reg2[2]),
        .I1(txeq_preset_reg2[1]),
        .I2(txeq_preset_reg2[0]),
        .I3(txeq_preset_reg2[3]),
        .I4(I1),
        .O(\n_0_txeq_preset[14]_i_1 ));
LUT4 #(
    .INIT(16'hAAAB)) 
     \txeq_preset[15]_i_1__6 
       (.I0(I1),
        .I1(txeq_preset_reg2[3]),
        .I2(txeq_preset_reg2[2]),
        .I3(txeq_preset_reg2[1]),
        .O(\n_0_txeq_preset[15]_i_1__6 ));
LUT4 #(
    .INIT(16'h0014)) 
     \txeq_preset[16]_i_1 
       (.I0(txeq_preset_reg2[2]),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[3]),
        .I3(I1),
        .O(\n_0_txeq_preset[16]_i_1 ));
LUT5 #(
    .INIT(32'hAAABAAAA)) 
     \txeq_preset[17]_i_1 
       (.I0(I1),
        .I1(n_0_txeq_preset_done_i_2),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[6] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_FSM_onehot_fsm_tx_reg[2] ),
        .O(\n_0_txeq_preset[17]_i_1 ));
LUT5 #(
    .INIT(32'hAABAEABB)) 
     \txeq_preset[17]_i_2 
       (.I0(I1),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[1]),
        .I3(txeq_preset_reg2[2]),
        .I4(txeq_preset_reg2[3]),
        .O(\n_0_txeq_preset[17]_i_2 ));
LUT5 #(
    .INIT(32'h00000120)) 
     \txeq_preset[1]_i_1 
       (.I0(txeq_preset_reg2[1]),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[2]),
        .I3(txeq_preset_reg2[3]),
        .I4(I1),
        .O(\n_0_txeq_preset[1]_i_1 ));
LUT4 #(
    .INIT(16'h00E0)) 
     \txeq_preset[2]_i_1 
       (.I0(txeq_preset_reg2[2]),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[3]),
        .I3(I1),
        .O(\n_0_txeq_preset[2]_i_1 ));
LUT5 #(
    .INIT(32'h000005E0)) 
     \txeq_preset[3]_i_1 
       (.I0(txeq_preset_reg2[1]),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[2]),
        .I3(txeq_preset_reg2[3]),
        .I4(I1),
        .O(\n_0_txeq_preset[3]_i_1 ));
LUT5 #(
    .INIT(32'h00001040)) 
     \txeq_preset[7]_i_1 
       (.I0(txeq_preset_reg2[3]),
        .I1(txeq_preset_reg2[2]),
        .I2(txeq_preset_reg2[1]),
        .I3(txeq_preset_reg2[0]),
        .I4(I1),
        .O(\n_0_txeq_preset[7]_i_1 ));
LUT5 #(
    .INIT(32'hAABBAEFB)) 
     \txeq_preset[8]_i_1 
       (.I0(I1),
        .I1(txeq_preset_reg2[1]),
        .I2(txeq_preset_reg2[0]),
        .I3(txeq_preset_reg2[2]),
        .I4(txeq_preset_reg2[3]),
        .O(\n_0_txeq_preset[8]_i_1 ));
LUT5 #(
    .INIT(32'hAABBEEAB)) 
     \txeq_preset[9]_i_1 
       (.I0(I1),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[1]),
        .I3(txeq_preset_reg2[2]),
        .I4(txeq_preset_reg2[3]),
        .O(\n_0_txeq_preset[9]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair312" *) 
   LUT5 #(
    .INIT(32'h00000100)) 
     txeq_preset_done_i_1
       (.I0(n_0_txeq_preset_done_i_2),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[6] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[2] ),
        .I4(I1),
        .O(n_0_txeq_preset_done_i_1));
LUT4 #(
    .INIT(16'hFFFE)) 
     txeq_preset_done_i_2
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[0] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[5] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .O(n_0_txeq_preset_done_i_2));
FDRE #(
    .INIT(1'b0)) 
     txeq_preset_done_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_txeq_preset_done_i_1),
        .Q(txeq_preset_done),
        .R(\<const0> ));
(* ASYNC_REG *) 
   FDRE \txeq_preset_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_TXEQ_PRESET[0]),
        .Q(txeq_preset_reg1[0]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \txeq_preset_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_TXEQ_PRESET[1]),
        .Q(txeq_preset_reg1[1]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \txeq_preset_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_TXEQ_PRESET[2]),
        .Q(txeq_preset_reg1[2]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \txeq_preset_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_TXEQ_PRESET[3]),
        .Q(txeq_preset_reg1[3]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \txeq_preset_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txeq_preset_reg1[0]),
        .Q(txeq_preset_reg2[0]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \txeq_preset_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txeq_preset_reg1[1]),
        .Q(txeq_preset_reg2[1]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \txeq_preset_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txeq_preset_reg1[2]),
        .Q(txeq_preset_reg2[2]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \txeq_preset_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txeq_preset_reg1[3]),
        .Q(txeq_preset_reg2[3]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1 ),
        .D(\n_0_txeq_preset[0]_i_1 ),
        .Q(txeq_preset[0]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[10] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1 ),
        .D(\n_0_txeq_preset[10]_i_1 ),
        .Q(txeq_preset[10]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[11] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1 ),
        .D(\n_0_txeq_preset[11]_i_1 ),
        .Q(txeq_preset[11]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[12] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1 ),
        .D(\n_0_txeq_preset[12]_i_1 ),
        .Q(txeq_preset[12]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[13] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1 ),
        .D(\n_0_txeq_preset[13]_i_1 ),
        .Q(txeq_preset[13]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[14] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1 ),
        .D(\n_0_txeq_preset[14]_i_1 ),
        .Q(txeq_preset[14]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[15] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1 ),
        .D(\n_0_txeq_preset[15]_i_1__6 ),
        .Q(txeq_preset[15]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[16] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1 ),
        .D(\n_0_txeq_preset[16]_i_1 ),
        .Q(txeq_preset[16]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[17] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1 ),
        .D(\n_0_txeq_preset[17]_i_2 ),
        .Q(txeq_preset[17]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1 ),
        .D(\n_0_txeq_preset[1]_i_1 ),
        .Q(txeq_preset[1]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1 ),
        .D(\n_0_txeq_preset[2]_i_1 ),
        .Q(txeq_preset[2]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1 ),
        .D(\n_0_txeq_preset[3]_i_1 ),
        .Q(txeq_preset[3]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[7] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1 ),
        .D(\n_0_txeq_preset[7]_i_1 ),
        .Q(txeq_preset[7]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[8] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1 ),
        .D(\n_0_txeq_preset[8]_i_1 ),
        .Q(txeq_preset[8]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[9] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1 ),
        .D(\n_0_txeq_preset[9]_i_1 ),
        .Q(txeq_preset[9]),
        .R(\<const0> ));
LUT6 #(
    .INIT(64'h0000000033E200E2)) 
     \txeq_txcoeff[0]_i_1 
       (.I0(txeq_txcoeff[6]),
        .I1(\n_0_txeq_txcoeff[18]_i_4 ),
        .I2(txeq_preset[0]),
        .I3(\n_0_FSM_onehot_fsm_tx[5]_i_2 ),
        .I4(data2),
        .I5(\n_0_txeq_txcoeff[18]_i_6 ),
        .O(\n_0_txeq_txcoeff[0]_i_1 ));
LUT4 #(
    .INIT(16'hFB08)) 
     \txeq_txcoeff[0]_i_2 
       (.I0(EQ_TXEQ_DEEMPH_OUT[5]),
        .I1(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I2(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I3(txeq_txcoeff[6]),
        .O(data2));
LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
     \txeq_txcoeff[10]_i_1 
       (.I0(EQ_TXEQ_DEEMPH_OUT[13]),
        .I1(\n_0_txeq_txcoeff[18]_i_4 ),
        .I2(txeq_preset[10]),
        .I3(\n_0_FSM_onehot_fsm_tx[5]_i_2 ),
        .I4(\n_0_txeq_txcoeff[10]_i_2 ),
        .I5(\n_0_txeq_txcoeff[18]_i_6 ),
        .O(\n_0_txeq_txcoeff[10]_i_1 ));
LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
     \txeq_txcoeff[10]_i_2 
       (.I0(EQ_TXEQ_DEEMPH_OUT[7]),
        .I1(\n_0_txeq_txcoeff[18]_i_4 ),
        .I2(EQ_TXEQ_DEEMPH_OUT[14]),
        .I3(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I4(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I5(EQ_TXEQ_DEEMPH_OUT[13]),
        .O(\n_0_txeq_txcoeff[10]_i_2 ));
LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
     \txeq_txcoeff[11]_i_1 
       (.I0(EQ_TXEQ_DEEMPH_OUT[14]),
        .I1(\n_0_txeq_txcoeff[18]_i_4 ),
        .I2(txeq_preset[11]),
        .I3(\n_0_FSM_onehot_fsm_tx[5]_i_2 ),
        .I4(\n_0_txeq_txcoeff[11]_i_2 ),
        .I5(\n_0_txeq_txcoeff[18]_i_6 ),
        .O(\n_0_txeq_txcoeff[11]_i_1 ));
LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
     \txeq_txcoeff[11]_i_2 
       (.I0(EQ_TXEQ_DEEMPH_OUT[8]),
        .I1(\n_0_txeq_txcoeff[18]_i_4 ),
        .I2(EQ_TXEQ_DEEMPH_OUT[15]),
        .I3(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I4(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I5(EQ_TXEQ_DEEMPH_OUT[14]),
        .O(\n_0_txeq_txcoeff[11]_i_2 ));
LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
     \txeq_txcoeff[12]_i_1 
       (.I0(EQ_TXEQ_DEEMPH_OUT[15]),
        .I1(\n_0_txeq_txcoeff[18]_i_4 ),
        .I2(txeq_preset[12]),
        .I3(\n_0_FSM_onehot_fsm_tx[5]_i_2 ),
        .I4(\n_0_txeq_txcoeff[12]_i_2 ),
        .I5(\n_0_txeq_txcoeff[18]_i_6 ),
        .O(\n_0_txeq_txcoeff[12]_i_1 ));
LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
     \txeq_txcoeff[12]_i_2 
       (.I0(EQ_TXEQ_DEEMPH_OUT[9]),
        .I1(\n_0_txeq_txcoeff[18]_i_4 ),
        .I2(txeq_deemph_reg2[0]),
        .I3(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I4(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I5(EQ_TXEQ_DEEMPH_OUT[15]),
        .O(\n_0_txeq_txcoeff[12]_i_2 ));
LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
     \txeq_txcoeff[13]_i_1 
       (.I0(txeq_deemph_reg2[0]),
        .I1(\n_0_txeq_txcoeff[18]_i_4 ),
        .I2(txeq_preset[13]),
        .I3(\n_0_FSM_onehot_fsm_tx[5]_i_2 ),
        .I4(\n_0_txeq_txcoeff[13]_i_2 ),
        .I5(\n_0_txeq_txcoeff[18]_i_6 ),
        .O(\n_0_txeq_txcoeff[13]_i_1 ));
LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
     \txeq_txcoeff[13]_i_2 
       (.I0(EQ_TXEQ_DEEMPH_OUT[10]),
        .I1(\n_0_txeq_txcoeff[18]_i_4 ),
        .I2(txeq_deemph_reg2[1]),
        .I3(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I4(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I5(txeq_deemph_reg2[0]),
        .O(\n_0_txeq_txcoeff[13]_i_2 ));
LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
     \txeq_txcoeff[14]_i_1 
       (.I0(txeq_deemph_reg2[1]),
        .I1(\n_0_txeq_txcoeff[18]_i_4 ),
        .I2(txeq_preset[14]),
        .I3(\n_0_FSM_onehot_fsm_tx[5]_i_2 ),
        .I4(\n_0_txeq_txcoeff[14]_i_2 ),
        .I5(\n_0_txeq_txcoeff[18]_i_6 ),
        .O(\n_0_txeq_txcoeff[14]_i_1 ));
LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
     \txeq_txcoeff[14]_i_2 
       (.I0(txeq_txcoeff[13]),
        .I1(\n_0_txeq_txcoeff[18]_i_4 ),
        .I2(txeq_deemph_reg2[2]),
        .I3(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I4(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I5(txeq_deemph_reg2[1]),
        .O(\n_0_txeq_txcoeff[14]_i_2 ));
LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
     \txeq_txcoeff[15]_i_1 
       (.I0(txeq_deemph_reg2[2]),
        .I1(\n_0_txeq_txcoeff[18]_i_4 ),
        .I2(txeq_preset[15]),
        .I3(\n_0_FSM_onehot_fsm_tx[5]_i_2 ),
        .I4(\n_0_txeq_txcoeff[15]_i_2 ),
        .I5(\n_0_txeq_txcoeff[18]_i_6 ),
        .O(\n_0_txeq_txcoeff[15]_i_1 ));
LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
     \txeq_txcoeff[15]_i_2 
       (.I0(EQ_TXEQ_DEEMPH_OUT[11]),
        .I1(\n_0_txeq_txcoeff[18]_i_4 ),
        .I2(txeq_deemph_reg2[3]),
        .I3(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I4(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I5(txeq_deemph_reg2[2]),
        .O(\n_0_txeq_txcoeff[15]_i_2 ));
LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
     \txeq_txcoeff[16]_i_1 
       (.I0(txeq_deemph_reg2[3]),
        .I1(\n_0_txeq_txcoeff[18]_i_4 ),
        .I2(txeq_preset[16]),
        .I3(\n_0_FSM_onehot_fsm_tx[5]_i_2 ),
        .I4(\n_0_txeq_txcoeff[16]_i_2 ),
        .I5(\n_0_txeq_txcoeff[18]_i_6 ),
        .O(\n_0_txeq_txcoeff[16]_i_1 ));
LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
     \txeq_txcoeff[16]_i_2 
       (.I0(EQ_TXEQ_DEEMPH_OUT[12]),
        .I1(\n_0_txeq_txcoeff[18]_i_4 ),
        .I2(txeq_deemph_reg2[4]),
        .I3(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I4(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I5(txeq_deemph_reg2[3]),
        .O(\n_0_txeq_txcoeff[16]_i_2 ));
LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
     \txeq_txcoeff[17]_i_1 
       (.I0(txeq_deemph_reg2[4]),
        .I1(\n_0_txeq_txcoeff[18]_i_4 ),
        .I2(txeq_preset[17]),
        .I3(\n_0_FSM_onehot_fsm_tx[5]_i_2 ),
        .I4(\n_0_txeq_txcoeff[17]_i_2 ),
        .I5(\n_0_txeq_txcoeff[18]_i_6 ),
        .O(\n_0_txeq_txcoeff[17]_i_1 ));
LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
     \txeq_txcoeff[17]_i_2 
       (.I0(EQ_TXEQ_DEEMPH_OUT[13]),
        .I1(\n_0_txeq_txcoeff[18]_i_4 ),
        .I2(txeq_deemph_reg2[5]),
        .I3(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I4(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I5(txeq_deemph_reg2[4]),
        .O(\n_0_txeq_txcoeff[17]_i_2 ));
LUT6 #(
    .INIT(64'hFDD7FDD7FDDFFDD7)) 
     \txeq_txcoeff[18]_i_1 
       (.I0(\n_0_txeq_txcoeff[18]_i_3 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[5] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[6] ),
        .I4(txeq_control_reg2[1]),
        .I5(txeq_control_reg2[0]),
        .O(\n_0_txeq_txcoeff[18]_i_1 ));
LUT6 #(
    .INIT(64'h00000000A4E40444)) 
     \txeq_txcoeff[18]_i_2 
       (.I0(\n_0_txeq_txcoeff[18]_i_4 ),
        .I1(txeq_deemph_reg2[5]),
        .I2(\n_0_FSM_onehot_fsm_tx[5]_i_2 ),
        .I3(\n_0_txeq_txcoeff[18]_i_5 ),
        .I4(EQ_TXEQ_DEEMPH_OUT[14]),
        .I5(\n_0_txeq_txcoeff[18]_i_6 ),
        .O(\n_0_txeq_txcoeff[18]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair310" *) 
   LUT3 #(
    .INIT(8'h01)) 
     \txeq_txcoeff[18]_i_3 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[2] ),
        .O(\n_0_txeq_txcoeff[18]_i_3 ));
LUT6 #(
    .INIT(64'h0000000000000016)) 
     \txeq_txcoeff[18]_i_4 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[6] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[2] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[5] ),
        .I4(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .O(\n_0_txeq_txcoeff[18]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair313" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[18]_i_5 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[18]_i_5 ));
LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFFF9)) 
     \txeq_txcoeff[18]_i_6 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[2] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[6] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[5] ),
        .I4(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .O(\n_0_txeq_txcoeff[18]_i_6 ));
LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
     \txeq_txcoeff[1]_i_1 
       (.I0(EQ_TXEQ_DEEMPH_OUT[5]),
        .I1(\n_0_txeq_txcoeff[18]_i_4 ),
        .I2(txeq_preset[1]),
        .I3(\n_0_FSM_onehot_fsm_tx[5]_i_2 ),
        .I4(\n_0_txeq_txcoeff[1]_i_2 ),
        .I5(\n_0_txeq_txcoeff[18]_i_6 ),
        .O(\n_0_txeq_txcoeff[1]_i_1 ));
LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
     \txeq_txcoeff[1]_i_2 
       (.I0(\n_0_txeq_txcoeff_reg[0] ),
        .I1(\n_0_txeq_txcoeff[18]_i_4 ),
        .I2(EQ_TXEQ_DEEMPH_OUT[6]),
        .I3(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I4(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I5(EQ_TXEQ_DEEMPH_OUT[5]),
        .O(\n_0_txeq_txcoeff[1]_i_2 ));
LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
     \txeq_txcoeff[2]_i_1 
       (.I0(EQ_TXEQ_DEEMPH_OUT[6]),
        .I1(\n_0_txeq_txcoeff[18]_i_4 ),
        .I2(txeq_preset[2]),
        .I3(\n_0_FSM_onehot_fsm_tx[5]_i_2 ),
        .I4(\n_0_txeq_txcoeff[2]_i_2 ),
        .I5(\n_0_txeq_txcoeff[18]_i_6 ),
        .O(\n_0_txeq_txcoeff[2]_i_1 ));
LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
     \txeq_txcoeff[2]_i_2 
       (.I0(EQ_TXEQ_DEEMPH_OUT[0]),
        .I1(\n_0_txeq_txcoeff[18]_i_4 ),
        .I2(EQ_TXEQ_DEEMPH_OUT[7]),
        .I3(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I4(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I5(EQ_TXEQ_DEEMPH_OUT[6]),
        .O(\n_0_txeq_txcoeff[2]_i_2 ));
LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
     \txeq_txcoeff[3]_i_1 
       (.I0(EQ_TXEQ_DEEMPH_OUT[7]),
        .I1(\n_0_txeq_txcoeff[18]_i_4 ),
        .I2(txeq_preset[3]),
        .I3(\n_0_FSM_onehot_fsm_tx[5]_i_2 ),
        .I4(\n_0_txeq_txcoeff[3]_i_2 ),
        .I5(\n_0_txeq_txcoeff[18]_i_6 ),
        .O(\n_0_txeq_txcoeff[3]_i_1 ));
LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
     \txeq_txcoeff[3]_i_2 
       (.I0(EQ_TXEQ_DEEMPH_OUT[1]),
        .I1(\n_0_txeq_txcoeff[18]_i_4 ),
        .I2(EQ_TXEQ_DEEMPH_OUT[8]),
        .I3(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I4(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I5(EQ_TXEQ_DEEMPH_OUT[7]),
        .O(\n_0_txeq_txcoeff[3]_i_2 ));
LUT6 #(
    .INIT(64'h00000000F4A45404)) 
     \txeq_txcoeff[4]_i_1 
       (.I0(\n_0_txeq_txcoeff[18]_i_4 ),
        .I1(EQ_TXEQ_DEEMPH_OUT[8]),
        .I2(\n_0_FSM_onehot_fsm_tx[5]_i_2 ),
        .I3(\n_0_txeq_txcoeff[4]_i_2 ),
        .I4(EQ_TXEQ_DEEMPH_OUT[2]),
        .I5(\n_0_txeq_txcoeff[18]_i_6 ),
        .O(\n_0_txeq_txcoeff[4]_i_1 ));
LUT4 #(
    .INIT(16'hFB08)) 
     \txeq_txcoeff[4]_i_2 
       (.I0(EQ_TXEQ_DEEMPH_OUT[9]),
        .I1(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I2(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I3(EQ_TXEQ_DEEMPH_OUT[8]),
        .O(\n_0_txeq_txcoeff[4]_i_2 ));
LUT6 #(
    .INIT(64'h00000000F4A45404)) 
     \txeq_txcoeff[5]_i_1 
       (.I0(\n_0_txeq_txcoeff[18]_i_4 ),
        .I1(EQ_TXEQ_DEEMPH_OUT[9]),
        .I2(\n_0_FSM_onehot_fsm_tx[5]_i_2 ),
        .I3(\n_0_txeq_txcoeff[5]_i_2 ),
        .I4(EQ_TXEQ_DEEMPH_OUT[3]),
        .I5(\n_0_txeq_txcoeff[18]_i_6 ),
        .O(\n_0_txeq_txcoeff[5]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair316" *) 
   LUT4 #(
    .INIT(16'hFB08)) 
     \txeq_txcoeff[5]_i_2 
       (.I0(EQ_TXEQ_DEEMPH_OUT[10]),
        .I1(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I2(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I3(EQ_TXEQ_DEEMPH_OUT[9]),
        .O(\n_0_txeq_txcoeff[5]_i_2 ));
LUT6 #(
    .INIT(64'h00000000F4A45404)) 
     \txeq_txcoeff[6]_i_1 
       (.I0(\n_0_txeq_txcoeff[18]_i_4 ),
        .I1(EQ_TXEQ_DEEMPH_OUT[10]),
        .I2(\n_0_FSM_onehot_fsm_tx[5]_i_2 ),
        .I3(\n_0_txeq_txcoeff[6]_i_2 ),
        .I4(EQ_TXEQ_DEEMPH_OUT[4]),
        .I5(\n_0_txeq_txcoeff[18]_i_6 ),
        .O(\n_0_txeq_txcoeff[6]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair316" *) 
   LUT4 #(
    .INIT(16'hFB08)) 
     \txeq_txcoeff[6]_i_2 
       (.I0(txeq_txcoeff[13]),
        .I1(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I2(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I3(EQ_TXEQ_DEEMPH_OUT[10]),
        .O(\n_0_txeq_txcoeff[6]_i_2 ));
LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
     \txeq_txcoeff[7]_i_1 
       (.I0(txeq_txcoeff[13]),
        .I1(\n_0_txeq_txcoeff[18]_i_4 ),
        .I2(txeq_preset[7]),
        .I3(\n_0_FSM_onehot_fsm_tx[5]_i_2 ),
        .I4(\n_0_txeq_txcoeff[7]_i_2 ),
        .I5(\n_0_txeq_txcoeff[18]_i_6 ),
        .O(\n_0_txeq_txcoeff[7]_i_1 ));
LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
     \txeq_txcoeff[7]_i_2 
       (.I0(txeq_txcoeff[6]),
        .I1(\n_0_txeq_txcoeff[18]_i_4 ),
        .I2(EQ_TXEQ_DEEMPH_OUT[11]),
        .I3(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I4(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I5(txeq_txcoeff[13]),
        .O(\n_0_txeq_txcoeff[7]_i_2 ));
LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
     \txeq_txcoeff[8]_i_1 
       (.I0(EQ_TXEQ_DEEMPH_OUT[11]),
        .I1(\n_0_txeq_txcoeff[18]_i_4 ),
        .I2(txeq_preset[8]),
        .I3(\n_0_FSM_onehot_fsm_tx[5]_i_2 ),
        .I4(\n_0_txeq_txcoeff[8]_i_2 ),
        .I5(\n_0_txeq_txcoeff[18]_i_6 ),
        .O(\n_0_txeq_txcoeff[8]_i_1 ));
LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
     \txeq_txcoeff[8]_i_2 
       (.I0(EQ_TXEQ_DEEMPH_OUT[5]),
        .I1(\n_0_txeq_txcoeff[18]_i_4 ),
        .I2(EQ_TXEQ_DEEMPH_OUT[12]),
        .I3(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I4(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I5(EQ_TXEQ_DEEMPH_OUT[11]),
        .O(\n_0_txeq_txcoeff[8]_i_2 ));
LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
     \txeq_txcoeff[9]_i_1 
       (.I0(EQ_TXEQ_DEEMPH_OUT[12]),
        .I1(\n_0_txeq_txcoeff[18]_i_4 ),
        .I2(txeq_preset[9]),
        .I3(\n_0_FSM_onehot_fsm_tx[5]_i_2 ),
        .I4(\n_0_txeq_txcoeff[9]_i_2 ),
        .I5(\n_0_txeq_txcoeff[18]_i_6 ),
        .O(\n_0_txeq_txcoeff[9]_i_1 ));
LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
     \txeq_txcoeff[9]_i_2 
       (.I0(EQ_TXEQ_DEEMPH_OUT[6]),
        .I1(\n_0_txeq_txcoeff[18]_i_4 ),
        .I2(EQ_TXEQ_DEEMPH_OUT[13]),
        .I3(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I4(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I5(EQ_TXEQ_DEEMPH_OUT[12]),
        .O(\n_0_txeq_txcoeff[9]_i_2 ));
LUT6 #(
    .INIT(64'h0000200000AA2000)) 
     \txeq_txcoeff_cnt[0]_i_1 
       (.I0(\n_0_txeq_txcoeff_cnt[1]_i_2 ),
        .I1(txeq_control_reg2[0]),
        .I2(txeq_control_reg2[1]),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I5(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .O(\n_0_txeq_txcoeff_cnt[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair313" *) 
   LUT5 #(
    .INIT(32'h00002800)) 
     \txeq_txcoeff_cnt[1]_i_1 
       (.I0(\n_0_txeq_txcoeff_cnt[1]_i_2 ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I2(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I4(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .O(\n_0_txeq_txcoeff_cnt[1]_i_1 ));
LUT4 #(
    .INIT(16'h0001)) 
     \txeq_txcoeff_cnt[1]_i_2 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[5] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[6] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[2] ),
        .O(\n_0_txeq_txcoeff_cnt[1]_i_2 ));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_cnt_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_txeq_txcoeff_cnt[0]_i_1 ),
        .Q(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_cnt_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_txeq_txcoeff_cnt[1]_i_1 ),
        .Q(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1 ),
        .D(\n_0_txeq_txcoeff[0]_i_1 ),
        .Q(\n_0_txeq_txcoeff_reg[0] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[10] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1 ),
        .D(\n_0_txeq_txcoeff[10]_i_1 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[8]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[11] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1 ),
        .D(\n_0_txeq_txcoeff[11]_i_1 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[9]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[12] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1 ),
        .D(\n_0_txeq_txcoeff[12]_i_1 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[10]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[13] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1 ),
        .D(\n_0_txeq_txcoeff[13]_i_1 ),
        .Q(txeq_txcoeff[13]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[14] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1 ),
        .D(\n_0_txeq_txcoeff[14]_i_1 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[11]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[15] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1 ),
        .D(\n_0_txeq_txcoeff[15]_i_1 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[12]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[16] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1 ),
        .D(\n_0_txeq_txcoeff[16]_i_1 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[13]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[17] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1 ),
        .D(\n_0_txeq_txcoeff[17]_i_1 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[14]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[18] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1 ),
        .D(\n_0_txeq_txcoeff[18]_i_2 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[15]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1 ),
        .D(\n_0_txeq_txcoeff[1]_i_1 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[0]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1 ),
        .D(\n_0_txeq_txcoeff[2]_i_1 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[1]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1 ),
        .D(\n_0_txeq_txcoeff[3]_i_1 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[2]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1 ),
        .D(\n_0_txeq_txcoeff[4]_i_1 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[3]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1 ),
        .D(\n_0_txeq_txcoeff[5]_i_1 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[4]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[6] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1 ),
        .D(\n_0_txeq_txcoeff[6]_i_1 ),
        .Q(txeq_txcoeff[6]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[7] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1 ),
        .D(\n_0_txeq_txcoeff[7]_i_1 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[5]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[8] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1 ),
        .D(\n_0_txeq_txcoeff[8]_i_1 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[6]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[9] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1 ),
        .D(\n_0_txeq_txcoeff[9]_i_1 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[7]),
        .R(O7));
endmodule

(* ORIG_REF_NAME = "vc709_pcie_x8_gen3_pipe_eq" *) 
module vc709_pcie_x8_gen3vc709_pcie_x8_gen3_pipe_eq_25
   (EQ_TXEQ_DEEMPH_OUT,
    PIPERX6EQLPNEWTXCOEFFORPRESET,
    PIPE_TXEQ_DONE,
    PIPE_RXEQ_DONE,
    TXPRECURSOR,
    TXMAINCURSOR,
    TXPOSTCURSOR,
    pipe_rx6_eq_lffs_sel,
    O43,
    I1,
    O7,
    pipe_pclk_in,
    PIPE_TXEQ_CONTROL,
    PIPE_TXEQ_DEEMPH,
    PIPE_TXEQ_PRESET,
    EQ_GEN3,
    PIPE_RXEQ_CONTROL,
    PIPE_RXEQ_PRESET,
    PIPE_RXEQ_TXPRESET,
    PIPE_RXEQ_LFFS);
  output [15:0]EQ_TXEQ_DEEMPH_OUT;
  output [17:0]PIPERX6EQLPNEWTXCOEFFORPRESET;
  output [0:0]PIPE_TXEQ_DONE;
  output [0:0]PIPE_RXEQ_DONE;
  output [4:0]TXPRECURSOR;
  output [6:0]TXMAINCURSOR;
  output [4:0]TXPOSTCURSOR;
  output pipe_rx6_eq_lffs_sel;
  output O43;
  input I1;
  input [0:0]O7;
  input pipe_pclk_in;
  input [1:0]PIPE_TXEQ_CONTROL;
  input [5:0]PIPE_TXEQ_DEEMPH;
  input [3:0]PIPE_TXEQ_PRESET;
  input EQ_GEN3;
  input [1:0]PIPE_RXEQ_CONTROL;
  input [2:0]PIPE_RXEQ_PRESET;
  input [3:0]PIPE_RXEQ_TXPRESET;
  input [5:0]PIPE_RXEQ_LFFS;

  wire \<const0> ;
  wire \<const1> ;
  wire EQ_GEN3;
  wire [15:0]EQ_TXEQ_DEEMPH_OUT;
  wire I1;
  wire O43;
  wire [0:0]O7;
  wire [17:0]PIPERX6EQLPNEWTXCOEFFORPRESET;
  wire [1:0]PIPE_RXEQ_CONTROL;
  wire [0:0]PIPE_RXEQ_DONE;
  wire [5:0]PIPE_RXEQ_LFFS;
  wire [2:0]PIPE_RXEQ_PRESET;
  wire [3:0]PIPE_RXEQ_TXPRESET;
  wire [1:0]PIPE_TXEQ_CONTROL;
  wire [5:0]PIPE_TXEQ_DEEMPH;
  wire [0:0]PIPE_TXEQ_DONE;
  wire [3:0]PIPE_TXEQ_PRESET;
  wire [6:0]TXMAINCURSOR;
  wire [4:0]TXPOSTCURSOR;
  wire [4:0]TXPRECURSOR;
  wire [0:0]data2;
  wire gen3_reg1;
  wire gen3_reg2;
  wire \n_0_FSM_onehot_fsm[4]_i_8__5 ;
  wire \n_0_FSM_onehot_fsm_rx[1]_i_1__5 ;
  wire \n_0_FSM_onehot_fsm_rx[3]_i_1__5 ;
  wire \n_0_FSM_onehot_fsm_rx[3]_i_2__5 ;
  wire \n_0_FSM_onehot_fsm_rx[4]_i_1__5 ;
  wire \n_0_FSM_onehot_fsm_rx[5]_i_2__5 ;
  wire \n_0_FSM_onehot_fsm_rx[6]_i_2__5 ;
  wire \n_0_FSM_onehot_fsm_rx[6]_i_3__5 ;
  wire \n_0_FSM_onehot_fsm_rx[6]_i_4__5 ;
  wire \n_0_FSM_onehot_fsm_rx[6]_i_5__5 ;
  wire \n_0_FSM_onehot_fsm_rx[6]_i_6__5 ;
  wire \n_0_FSM_onehot_fsm_rx[6]_i_7__5 ;
  wire \n_0_FSM_onehot_fsm_rx_reg[0] ;
  wire \n_0_FSM_onehot_fsm_rx_reg[1] ;
  wire \n_0_FSM_onehot_fsm_rx_reg[2] ;
  wire \n_0_FSM_onehot_fsm_rx_reg[3] ;
  wire \n_0_FSM_onehot_fsm_rx_reg[4] ;
  wire \n_0_FSM_onehot_fsm_rx_reg[5] ;
  wire \n_0_FSM_onehot_fsm_rx_reg[6] ;
  wire \n_0_FSM_onehot_fsm_tx[1]_i_1__5 ;
  wire \n_0_FSM_onehot_fsm_tx[2]_i_1__5 ;
  wire \n_0_FSM_onehot_fsm_tx[3]_i_1__5 ;
  wire \n_0_FSM_onehot_fsm_tx[3]_i_2__5 ;
  wire \n_0_FSM_onehot_fsm_tx[4]_i_1__5 ;
  wire \n_0_FSM_onehot_fsm_tx[5]_i_1__5 ;
  wire \n_0_FSM_onehot_fsm_tx[5]_i_2__5 ;
  wire \n_0_FSM_onehot_fsm_tx[6]_i_1__5 ;
  wire \n_0_FSM_onehot_fsm_tx[6]_i_2__5 ;
  wire \n_0_FSM_onehot_fsm_tx[6]_i_3__5 ;
  wire \n_0_FSM_onehot_fsm_tx[6]_i_4__5 ;
  wire \n_0_FSM_onehot_fsm_tx[6]_i_5__5 ;
  wire \n_0_FSM_onehot_fsm_tx_reg[0] ;
  wire \n_0_FSM_onehot_fsm_tx_reg[1] ;
  wire \n_0_FSM_onehot_fsm_tx_reg[2] ;
  wire \n_0_FSM_onehot_fsm_tx_reg[3] ;
  wire \n_0_FSM_onehot_fsm_tx_reg[4] ;
  wire \n_0_FSM_onehot_fsm_tx_reg[5] ;
  wire \n_0_FSM_onehot_fsm_tx_reg[6] ;
  wire n_0_rxeq_adapt_done_reg_i_3__5;
  wire n_0_rxeq_adapt_done_reg_i_4__5;
  wire n_0_rxeq_adapt_done_reg_reg;
  wire \n_0_rxeq_cnt[0]_i_1__5 ;
  wire \n_0_rxeq_cnt[0]_i_2__5 ;
  wire \n_0_rxeq_cnt[1]_i_1__5 ;
  wire \n_0_rxeq_cnt[2]_i_1__5 ;
  wire \n_0_rxeq_cnt[2]_i_2__5 ;
  wire n_0_rxeq_done_i_2__5;
  wire \n_0_rxeq_fs[0]_i_1__5 ;
  wire \n_0_rxeq_fs[1]_i_1__5 ;
  wire \n_0_rxeq_fs[2]_i_1__5 ;
  wire \n_0_rxeq_fs[3]_i_1__5 ;
  wire \n_0_rxeq_fs[4]_i_1__5 ;
  wire \n_0_rxeq_fs[5]_i_1__5 ;
  wire \n_0_rxeq_fs[5]_i_2__5 ;
  wire \n_0_rxeq_fs[5]_i_3__5 ;
  wire \n_0_rxeq_fs[5]_i_4__5 ;
  wire \n_0_rxeq_fs[5]_i_5__5 ;
  wire \n_0_rxeq_fs_reg[0] ;
  wire \n_0_rxeq_fs_reg[1] ;
  wire \n_0_rxeq_fs_reg[2] ;
  wire \n_0_rxeq_fs_reg[3] ;
  wire \n_0_rxeq_fs_reg[4] ;
  wire \n_0_rxeq_fs_reg[5] ;
  wire \n_0_rxeq_lf[0]_i_1__5 ;
  wire \n_0_rxeq_lf[1]_i_1__5 ;
  wire \n_0_rxeq_lf[2]_i_1__5 ;
  wire \n_0_rxeq_lf[3]_i_1__5 ;
  wire \n_0_rxeq_lf[4]_i_1__5 ;
  wire \n_0_rxeq_lf[5]_i_1__5 ;
  wire \n_0_rxeq_lf[5]_i_2__5 ;
  wire \n_0_rxeq_lf[5]_i_3__5 ;
  wire \n_0_rxeq_lf[5]_i_4__5 ;
  wire n_0_rxeq_lffs_sel_i_3__5;
  wire n_0_rxeq_lffs_sel_reg;
  wire \n_0_rxeq_preset[0]_i_1__5 ;
  wire \n_0_rxeq_preset[1]_i_1__5 ;
  wire \n_0_rxeq_preset[2]_i_1__5 ;
  wire \n_0_rxeq_preset[2]_i_2__5 ;
  wire \n_0_rxeq_preset[2]_i_3__5 ;
  wire \n_0_rxeq_preset[2]_i_4__4 ;
  wire \n_0_rxeq_preset[2]_i_5__5 ;
  wire n_0_rxeq_preset_valid_i_1__5;
  wire n_0_rxeq_scan_i;
  wire \n_0_rxeq_txcoeff[0]_i_1__5 ;
  wire \n_0_rxeq_txcoeff[10]_i_1__5 ;
  wire \n_0_rxeq_txcoeff[11]_i_1__5 ;
  wire \n_0_rxeq_txcoeff[12]_i_1__5 ;
  wire \n_0_rxeq_txcoeff[13]_i_1__5 ;
  wire \n_0_rxeq_txcoeff[14]_i_1__5 ;
  wire \n_0_rxeq_txcoeff[15]_i_1__5 ;
  wire \n_0_rxeq_txcoeff[16]_i_1__5 ;
  wire \n_0_rxeq_txcoeff[17]_i_1__5 ;
  wire \n_0_rxeq_txcoeff[1]_i_1__5 ;
  wire \n_0_rxeq_txcoeff[2]_i_1__5 ;
  wire \n_0_rxeq_txcoeff[3]_i_1__5 ;
  wire \n_0_rxeq_txcoeff[4]_i_1__5 ;
  wire \n_0_rxeq_txcoeff[5]_i_1__5 ;
  wire \n_0_rxeq_txcoeff[6]_i_1__5 ;
  wire \n_0_rxeq_txcoeff[7]_i_1__5 ;
  wire \n_0_rxeq_txcoeff[8]_i_1__5 ;
  wire \n_0_rxeq_txcoeff[9]_i_1__5 ;
  wire \n_0_rxeq_txpreset[0]_i_1__5 ;
  wire \n_0_rxeq_txpreset[1]_i_1__5 ;
  wire \n_0_rxeq_txpreset[2]_i_1__5 ;
  wire \n_0_rxeq_txpreset[3]_i_1__5 ;
  wire \n_0_rxeq_txpreset[3]_i_2__5 ;
  wire \n_0_rxeq_txpreset[3]_i_3__5 ;
  wire \n_0_rxeq_txpreset[3]_i_4__5 ;
  wire n_0_txeq_done_i_1__5;
  wire \n_0_txeq_preset[0]_i_1__5 ;
  wire \n_0_txeq_preset[10]_i_1__5 ;
  wire \n_0_txeq_preset[11]_i_1__5 ;
  wire \n_0_txeq_preset[12]_i_1__5 ;
  wire \n_0_txeq_preset[13]_i_1__5 ;
  wire \n_0_txeq_preset[14]_i_1__5 ;
  wire \n_0_txeq_preset[15]_i_1__0 ;
  wire \n_0_txeq_preset[16]_i_1__5 ;
  wire \n_0_txeq_preset[17]_i_1__5 ;
  wire \n_0_txeq_preset[17]_i_2__5 ;
  wire \n_0_txeq_preset[1]_i_1__5 ;
  wire \n_0_txeq_preset[2]_i_1__5 ;
  wire \n_0_txeq_preset[3]_i_1__5 ;
  wire \n_0_txeq_preset[7]_i_1__5 ;
  wire \n_0_txeq_preset[8]_i_1__5 ;
  wire \n_0_txeq_preset[9]_i_1__5 ;
  wire n_0_txeq_preset_done_i_1__5;
  wire n_0_txeq_preset_done_i_2__5;
  wire \n_0_txeq_txcoeff[0]_i_1__5 ;
  wire \n_0_txeq_txcoeff[10]_i_1__5 ;
  wire \n_0_txeq_txcoeff[10]_i_2__5 ;
  wire \n_0_txeq_txcoeff[11]_i_1__5 ;
  wire \n_0_txeq_txcoeff[11]_i_2__5 ;
  wire \n_0_txeq_txcoeff[12]_i_1__5 ;
  wire \n_0_txeq_txcoeff[12]_i_2__5 ;
  wire \n_0_txeq_txcoeff[13]_i_1__5 ;
  wire \n_0_txeq_txcoeff[13]_i_2__5 ;
  wire \n_0_txeq_txcoeff[14]_i_1__5 ;
  wire \n_0_txeq_txcoeff[14]_i_2__5 ;
  wire \n_0_txeq_txcoeff[15]_i_1__5 ;
  wire \n_0_txeq_txcoeff[15]_i_2__5 ;
  wire \n_0_txeq_txcoeff[16]_i_1__5 ;
  wire \n_0_txeq_txcoeff[16]_i_2__5 ;
  wire \n_0_txeq_txcoeff[17]_i_1__5 ;
  wire \n_0_txeq_txcoeff[17]_i_2__5 ;
  wire \n_0_txeq_txcoeff[18]_i_1__5 ;
  wire \n_0_txeq_txcoeff[18]_i_2__5 ;
  wire \n_0_txeq_txcoeff[18]_i_3__5 ;
  wire \n_0_txeq_txcoeff[18]_i_4__5 ;
  wire \n_0_txeq_txcoeff[18]_i_5__5 ;
  wire \n_0_txeq_txcoeff[18]_i_6__5 ;
  wire \n_0_txeq_txcoeff[1]_i_1__5 ;
  wire \n_0_txeq_txcoeff[1]_i_2__5 ;
  wire \n_0_txeq_txcoeff[2]_i_1__5 ;
  wire \n_0_txeq_txcoeff[2]_i_2__5 ;
  wire \n_0_txeq_txcoeff[3]_i_1__5 ;
  wire \n_0_txeq_txcoeff[3]_i_2__5 ;
  wire \n_0_txeq_txcoeff[4]_i_1__5 ;
  wire \n_0_txeq_txcoeff[4]_i_2__5 ;
  wire \n_0_txeq_txcoeff[5]_i_1__5 ;
  wire \n_0_txeq_txcoeff[5]_i_2__5 ;
  wire \n_0_txeq_txcoeff[6]_i_1__5 ;
  wire \n_0_txeq_txcoeff[6]_i_2__5 ;
  wire \n_0_txeq_txcoeff[7]_i_1__5 ;
  wire \n_0_txeq_txcoeff[7]_i_2__5 ;
  wire \n_0_txeq_txcoeff[8]_i_1__5 ;
  wire \n_0_txeq_txcoeff[8]_i_2__5 ;
  wire \n_0_txeq_txcoeff[9]_i_1__5 ;
  wire \n_0_txeq_txcoeff[9]_i_2__5 ;
  wire \n_0_txeq_txcoeff_cnt[0]_i_1__5 ;
  wire \n_0_txeq_txcoeff_cnt[1]_i_1__5 ;
  wire \n_0_txeq_txcoeff_cnt[1]_i_2__5 ;
  wire \n_0_txeq_txcoeff_cnt_reg[0] ;
  wire \n_0_txeq_txcoeff_cnt_reg[1] ;
  wire \n_0_txeq_txcoeff_reg[0] ;
  wire n_1_rxeq_scan_i;
  wire n_2_rxeq_scan_i;
  wire n_3_rxeq_scan_i;
  wire n_4_rxeq_scan_i;
  wire n_5_rxeq_scan_i;
  wire n_6_rxeq_scan_i;
  wire n_7_rxeq_scan_i;
  wire n_8_rxeq_scan_i;
  wire pipe_pclk_in;
  wire pipe_rx6_eq_lffs_sel;
  wire rxeq_adapt_done;
  wire [2:0]rxeq_cnt;
  wire [1:0]rxeq_control_reg1;
  wire [1:0]rxeq_control_reg2;
  wire [5:0]rxeq_lf;
  wire [5:0]rxeq_lffs_reg1;
  wire [5:0]rxeq_lffs_reg2;
  wire [2:2]rxeq_new_txcoeff;
  wire rxeq_new_txcoeff_req;
  wire [2:0]rxeq_preset;
  wire [2:0]rxeq_preset_reg1;
  wire [2:0]rxeq_preset_reg2;
  wire rxeq_preset_valid;
  wire [17:0]rxeq_txcoeff;
  wire [3:0]rxeq_txpreset;
  wire [3:0]rxeq_txpreset_reg1;
  wire [3:0]rxeq_txpreset_reg2;
  wire rxeq_user_en_reg1;
  wire rxeq_user_en_reg2;
  wire rxeq_user_mode_reg1;
  wire rxeq_user_mode_reg2;
  wire [17:0]rxeq_user_txcoeff_reg1;
  wire [17:0]rxeq_user_txcoeff_reg2;
  wire [1:0]txeq_control_reg1;
  wire [1:0]txeq_control_reg2;
  wire [5:0]txeq_deemph_reg1;
  wire [5:0]txeq_deemph_reg2;
  wire [17:0]txeq_preset;
  wire txeq_preset_done;
  wire [3:0]txeq_preset_reg1;
  wire [3:0]txeq_preset_reg2;
  wire [13:6]txeq_txcoeff;

LUT2 #(
    .INIT(4'hB)) 
     \FSM_onehot_fsm[4]_i_8__5 
       (.I0(rxeq_control_reg2[0]),
        .I1(rxeq_control_reg2[1]),
        .O(\n_0_FSM_onehot_fsm[4]_i_8__5 ));
LUT5 #(
    .INIT(32'h22232226)) 
     \FSM_onehot_fsm_rx[1]_i_1__5 
       (.I0(\n_0_FSM_onehot_fsm_rx[6]_i_3__5 ),
        .I1(\n_0_FSM_onehot_fsm_rx[6]_i_4__5 ),
        .I2(rxeq_control_reg2[0]),
        .I3(rxeq_control_reg2[1]),
        .I4(\n_0_FSM_onehot_fsm_rx[6]_i_5__5 ),
        .O(\n_0_FSM_onehot_fsm_rx[1]_i_1__5 ));
LUT5 #(
    .INIT(32'h05000C00)) 
     \FSM_onehot_fsm_rx[3]_i_1__5 
       (.I0(\n_0_FSM_onehot_fsm_rx[3]_i_2__5 ),
        .I1(rxeq_control_reg2[1]),
        .I2(\n_0_FSM_onehot_fsm_rx[6]_i_5__5 ),
        .I3(\n_0_FSM_onehot_fsm_rx[6]_i_4__5 ),
        .I4(\n_0_FSM_onehot_fsm_rx[6]_i_3__5 ),
        .O(\n_0_FSM_onehot_fsm_rx[3]_i_1__5 ));
(* SOFT_HLUTNM = "soft_lutpair347" *) 
   LUT3 #(
    .INIT(8'h04)) 
     \FSM_onehot_fsm_rx[3]_i_2__5 
       (.I0(rxeq_cnt[2]),
        .I1(rxeq_cnt[1]),
        .I2(rxeq_cnt[0]),
        .O(\n_0_FSM_onehot_fsm_rx[3]_i_2__5 ));
LUT6 #(
    .INIT(64'h7F04000000000000)) 
     \FSM_onehot_fsm_rx[4]_i_1__5 
       (.I0(rxeq_cnt[2]),
        .I1(rxeq_cnt[1]),
        .I2(rxeq_cnt[0]),
        .I3(\n_0_FSM_onehot_fsm_rx[6]_i_5__5 ),
        .I4(\n_0_FSM_onehot_fsm_rx[6]_i_4__5 ),
        .I5(\n_0_FSM_onehot_fsm_rx[6]_i_3__5 ),
        .O(\n_0_FSM_onehot_fsm_rx[4]_i_1__5 ));
(* SOFT_HLUTNM = "soft_lutpair347" *) 
   LUT3 #(
    .INIT(8'h7F)) 
     \FSM_onehot_fsm_rx[5]_i_2__5 
       (.I0(rxeq_cnt[1]),
        .I1(rxeq_cnt[0]),
        .I2(rxeq_cnt[2]),
        .O(\n_0_FSM_onehot_fsm_rx[5]_i_2__5 ));
LUT2 #(
    .INIT(4'h1)) 
     \FSM_onehot_fsm_rx[6]_i_2__5 
       (.I0(rxeq_control_reg2[1]),
        .I1(rxeq_control_reg2[0]),
        .O(\n_0_FSM_onehot_fsm_rx[6]_i_2__5 ));
LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFEEF)) 
     \FSM_onehot_fsm_rx[6]_i_3__5 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I1(\n_0_FSM_onehot_fsm_rx[6]_i_6__5 ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .I4(\n_0_FSM_onehot_fsm_rx_reg[2] ),
        .I5(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .O(\n_0_FSM_onehot_fsm_rx[6]_i_3__5 ));
(* SOFT_HLUTNM = "soft_lutpair336" *) 
   LUT5 #(
    .INIT(32'h00000111)) 
     \FSM_onehot_fsm_rx[6]_i_4__5 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[0] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I4(\n_0_FSM_onehot_fsm_rx[6]_i_7__5 ),
        .O(\n_0_FSM_onehot_fsm_rx[6]_i_4__5 ));
LUT6 #(
    .INIT(64'h0000000000000016)) 
     \FSM_onehot_fsm_rx[6]_i_5__5 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[2] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I4(\n_0_FSM_onehot_fsm_rx[6]_i_6__5 ),
        .I5(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .O(\n_0_FSM_onehot_fsm_rx[6]_i_5__5 ));
(* SOFT_HLUTNM = "soft_lutpair336" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \FSM_onehot_fsm_rx[6]_i_6__5 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[0] ),
        .O(\n_0_FSM_onehot_fsm_rx[6]_i_6__5 ));
(* SOFT_HLUTNM = "soft_lutpair335" *) 
   LUT5 #(
    .INIT(32'hFFFEEEEB)) 
     \FSM_onehot_fsm_rx[6]_i_7__5 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[2] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I4(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .O(\n_0_FSM_onehot_fsm_rx[6]_i_7__5 ));
FDRE #(
    .INIT(1'b1)) 
     \FSM_onehot_fsm_rx_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(\n_0_FSM_onehot_fsm_rx_reg[0] ),
        .R(O7));
FDSE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_rx_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_FSM_onehot_fsm_rx[1]_i_1__5 ),
        .Q(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .S(O7));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_rx_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_3_rxeq_scan_i),
        .Q(\n_0_FSM_onehot_fsm_rx_reg[2] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_rx_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_FSM_onehot_fsm_rx[3]_i_1__5 ),
        .Q(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_rx_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_FSM_onehot_fsm_rx[4]_i_1__5 ),
        .Q(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_rx_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_2_rxeq_scan_i),
        .Q(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_rx_reg[6] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_1_rxeq_scan_i),
        .Q(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .R(O7));
LUT6 #(
    .INIT(64'h0E0E0E0F0E0E0E1E)) 
     \FSM_onehot_fsm_tx[1]_i_1__5 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[0] ),
        .I1(\n_0_FSM_onehot_fsm_tx[5]_i_2__5 ),
        .I2(\n_0_FSM_onehot_fsm_tx[6]_i_3__5 ),
        .I3(txeq_control_reg2[0]),
        .I4(txeq_control_reg2[1]),
        .I5(\n_0_FSM_onehot_fsm_tx[6]_i_4__5 ),
        .O(\n_0_FSM_onehot_fsm_tx[1]_i_1__5 ));
LUT6 #(
    .INIT(64'h10BA000000000000)) 
     \FSM_onehot_fsm_tx[2]_i_1__5 
       (.I0(\n_0_FSM_onehot_fsm_tx[6]_i_4__5 ),
        .I1(txeq_control_reg2[1]),
        .I2(txeq_control_reg2[0]),
        .I3(txeq_preset_done),
        .I4(\n_0_FSM_onehot_fsm_tx[6]_i_3__5 ),
        .I5(\n_0_FSM_onehot_fsm_tx[6]_i_2__5 ),
        .O(\n_0_FSM_onehot_fsm_tx[2]_i_1__5 ));
LUT6 #(
    .INIT(64'h2222000030330000)) 
     \FSM_onehot_fsm_tx[3]_i_1__5 
       (.I0(\n_0_FSM_onehot_fsm_tx[3]_i_2__5 ),
        .I1(\n_0_FSM_onehot_fsm_tx[6]_i_4__5 ),
        .I2(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I3(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I4(\n_0_FSM_onehot_fsm_tx[6]_i_3__5 ),
        .I5(\n_0_FSM_onehot_fsm_tx[6]_i_2__5 ),
        .O(\n_0_FSM_onehot_fsm_tx[3]_i_1__5 ));
LUT2 #(
    .INIT(4'h2)) 
     \FSM_onehot_fsm_tx[3]_i_2__5 
       (.I0(txeq_control_reg2[1]),
        .I1(txeq_control_reg2[0]),
        .O(\n_0_FSM_onehot_fsm_tx[3]_i_2__5 ));
LUT6 #(
    .INIT(64'h0400040004000000)) 
     \FSM_onehot_fsm_tx[4]_i_1__5 
       (.I0(\n_0_FSM_onehot_fsm_tx[6]_i_4__5 ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I2(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I3(\n_0_FSM_onehot_fsm_tx[6]_i_3__5 ),
        .I4(\n_0_FSM_onehot_fsm_tx[5]_i_2__5 ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[0] ),
        .O(\n_0_FSM_onehot_fsm_tx[4]_i_1__5 ));
LUT6 #(
    .INIT(64'h0000000000004000)) 
     \FSM_onehot_fsm_tx[5]_i_1__5 
       (.I0(\n_0_FSM_onehot_fsm_tx[6]_i_4__5 ),
        .I1(txeq_control_reg2[1]),
        .I2(txeq_control_reg2[0]),
        .I3(\n_0_FSM_onehot_fsm_tx[6]_i_3__5 ),
        .I4(\n_0_FSM_onehot_fsm_tx[5]_i_2__5 ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[0] ),
        .O(\n_0_FSM_onehot_fsm_tx[5]_i_1__5 ));
LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFE9)) 
     \FSM_onehot_fsm_tx[5]_i_2__5 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[5] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[6] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I4(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[2] ),
        .O(\n_0_FSM_onehot_fsm_tx[5]_i_2__5 ));
LUT6 #(
    .INIT(64'hFFE000F00FE000F0)) 
     \FSM_onehot_fsm_tx[6]_i_1__5 
       (.I0(txeq_control_reg2[0]),
        .I1(txeq_control_reg2[1]),
        .I2(\n_0_FSM_onehot_fsm_tx[6]_i_2__5 ),
        .I3(\n_0_FSM_onehot_fsm_tx[6]_i_3__5 ),
        .I4(\n_0_FSM_onehot_fsm_tx[6]_i_4__5 ),
        .I5(txeq_preset_done),
        .O(\n_0_FSM_onehot_fsm_tx[6]_i_1__5 ));
LUT2 #(
    .INIT(4'h1)) 
     \FSM_onehot_fsm_tx[6]_i_2__5 
       (.I0(\n_0_FSM_onehot_fsm_tx[5]_i_2__5 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[0] ),
        .O(\n_0_FSM_onehot_fsm_tx[6]_i_2__5 ));
LUT5 #(
    .INIT(32'h00000222)) 
     \FSM_onehot_fsm_tx[6]_i_3__5 
       (.I0(\n_0_FSM_onehot_fsm_tx[6]_i_5__5 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[0] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_FSM_onehot_fsm_tx_reg[5] ),
        .O(\n_0_FSM_onehot_fsm_tx[6]_i_3__5 ));
(* SOFT_HLUTNM = "soft_lutpair333" *) 
   LUT4 #(
    .INIT(16'h0016)) 
     \FSM_onehot_fsm_tx[6]_i_4__5 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[6] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[2] ),
        .I3(n_0_txeq_preset_done_i_2__5),
        .O(\n_0_FSM_onehot_fsm_tx[6]_i_4__5 ));
(* SOFT_HLUTNM = "soft_lutpair331" *) 
   LUT5 #(
    .INIT(32'h00010154)) 
     \FSM_onehot_fsm_tx[6]_i_5__5 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[6] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[2] ),
        .I4(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .O(\n_0_FSM_onehot_fsm_tx[6]_i_5__5 ));
FDRE #(
    .INIT(1'b1)) 
     \FSM_onehot_fsm_tx_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[0] ),
        .R(O7));
FDSE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_tx_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_FSM_onehot_fsm_tx[1]_i_1__5 ),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .S(O7));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_tx_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_FSM_onehot_fsm_tx[2]_i_1__5 ),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[2] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_tx_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_FSM_onehot_fsm_tx[3]_i_1__5 ),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_tx_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_FSM_onehot_fsm_tx[4]_i_1__5 ),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_tx_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_FSM_onehot_fsm_tx[5]_i_1__5 ),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[5] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_tx_reg[6] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_FSM_onehot_fsm_tx[6]_i_1__5 ),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[6] ),
        .R(O7));
GND GND
       (.G(\<const0> ));
LUT2 #(
    .INIT(4'h8)) 
     PCIE_3_0_i_i_135
       (.I0(rxeq_user_en_reg2),
        .I1(rxeq_user_txcoeff_reg2[17]),
        .O(PIPERX6EQLPNEWTXCOEFFORPRESET[17]));
LUT2 #(
    .INIT(4'h8)) 
     PCIE_3_0_i_i_136
       (.I0(rxeq_user_en_reg2),
        .I1(rxeq_user_txcoeff_reg2[16]),
        .O(PIPERX6EQLPNEWTXCOEFFORPRESET[16]));
LUT2 #(
    .INIT(4'h8)) 
     PCIE_3_0_i_i_137
       (.I0(rxeq_user_en_reg2),
        .I1(rxeq_user_txcoeff_reg2[15]),
        .O(PIPERX6EQLPNEWTXCOEFFORPRESET[15]));
LUT2 #(
    .INIT(4'h8)) 
     PCIE_3_0_i_i_138
       (.I0(rxeq_user_en_reg2),
        .I1(rxeq_user_txcoeff_reg2[14]),
        .O(PIPERX6EQLPNEWTXCOEFFORPRESET[14]));
LUT2 #(
    .INIT(4'h8)) 
     PCIE_3_0_i_i_139
       (.I0(rxeq_user_en_reg2),
        .I1(rxeq_user_txcoeff_reg2[13]),
        .O(PIPERX6EQLPNEWTXCOEFFORPRESET[13]));
LUT2 #(
    .INIT(4'h8)) 
     PCIE_3_0_i_i_140
       (.I0(rxeq_user_en_reg2),
        .I1(rxeq_user_txcoeff_reg2[12]),
        .O(PIPERX6EQLPNEWTXCOEFFORPRESET[12]));
LUT2 #(
    .INIT(4'h8)) 
     PCIE_3_0_i_i_141
       (.I0(rxeq_user_en_reg2),
        .I1(rxeq_user_txcoeff_reg2[11]),
        .O(PIPERX6EQLPNEWTXCOEFFORPRESET[11]));
LUT2 #(
    .INIT(4'h8)) 
     PCIE_3_0_i_i_142
       (.I0(rxeq_user_en_reg2),
        .I1(rxeq_user_txcoeff_reg2[10]),
        .O(PIPERX6EQLPNEWTXCOEFFORPRESET[10]));
LUT2 #(
    .INIT(4'h8)) 
     PCIE_3_0_i_i_143
       (.I0(rxeq_user_en_reg2),
        .I1(rxeq_user_txcoeff_reg2[9]),
        .O(PIPERX6EQLPNEWTXCOEFFORPRESET[9]));
LUT2 #(
    .INIT(4'h8)) 
     PCIE_3_0_i_i_144
       (.I0(rxeq_user_en_reg2),
        .I1(rxeq_user_txcoeff_reg2[8]),
        .O(PIPERX6EQLPNEWTXCOEFFORPRESET[8]));
LUT2 #(
    .INIT(4'h8)) 
     PCIE_3_0_i_i_145
       (.I0(rxeq_user_en_reg2),
        .I1(rxeq_user_txcoeff_reg2[7]),
        .O(PIPERX6EQLPNEWTXCOEFFORPRESET[7]));
LUT2 #(
    .INIT(4'h8)) 
     PCIE_3_0_i_i_146
       (.I0(rxeq_user_en_reg2),
        .I1(rxeq_user_txcoeff_reg2[6]),
        .O(PIPERX6EQLPNEWTXCOEFFORPRESET[6]));
LUT2 #(
    .INIT(4'h8)) 
     PCIE_3_0_i_i_147
       (.I0(rxeq_user_en_reg2),
        .I1(rxeq_user_txcoeff_reg2[5]),
        .O(PIPERX6EQLPNEWTXCOEFFORPRESET[5]));
LUT2 #(
    .INIT(4'h8)) 
     PCIE_3_0_i_i_148
       (.I0(rxeq_user_en_reg2),
        .I1(rxeq_user_txcoeff_reg2[4]),
        .O(PIPERX6EQLPNEWTXCOEFFORPRESET[4]));
LUT2 #(
    .INIT(4'h8)) 
     PCIE_3_0_i_i_149
       (.I0(rxeq_user_en_reg2),
        .I1(rxeq_user_txcoeff_reg2[3]),
        .O(PIPERX6EQLPNEWTXCOEFFORPRESET[3]));
LUT3 #(
    .INIT(8'hAC)) 
     PCIE_3_0_i_i_150
       (.I0(rxeq_user_txcoeff_reg2[2]),
        .I1(rxeq_new_txcoeff),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX6EQLPNEWTXCOEFFORPRESET[2]));
LUT2 #(
    .INIT(4'h8)) 
     PCIE_3_0_i_i_151
       (.I0(rxeq_user_en_reg2),
        .I1(rxeq_user_txcoeff_reg2[1]),
        .O(PIPERX6EQLPNEWTXCOEFFORPRESET[1]));
LUT2 #(
    .INIT(4'h8)) 
     PCIE_3_0_i_i_152
       (.I0(rxeq_user_en_reg2),
        .I1(rxeq_user_txcoeff_reg2[0]),
        .O(PIPERX6EQLPNEWTXCOEFFORPRESET[0]));
LUT3 #(
    .INIT(8'hB8)) 
     PCIE_3_0_i_i_21
       (.I0(rxeq_user_mode_reg2),
        .I1(rxeq_user_en_reg2),
        .I2(n_0_rxeq_lffs_sel_reg),
        .O(pipe_rx6_eq_lffs_sel));
VCC VCC
       (.P(\<const1> ));
(* ASYNC_REG *) 
   FDRE gen3_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(EQ_GEN3),
        .Q(gen3_reg1),
        .R(O7));
(* ASYNC_REG *) 
   FDRE gen3_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(gen3_reg1),
        .Q(gen3_reg2),
        .R(O7));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_26__2 
       (.I0(EQ_TXEQ_DEEMPH_OUT[14]),
        .I1(gen3_reg2),
        .O(TXPOSTCURSOR[4]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_27__2 
       (.I0(EQ_TXEQ_DEEMPH_OUT[13]),
        .I1(gen3_reg2),
        .O(TXPOSTCURSOR[3]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_28__5 
       (.I0(EQ_TXEQ_DEEMPH_OUT[12]),
        .I1(gen3_reg2),
        .O(TXPOSTCURSOR[2]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_29__5 
       (.I0(EQ_TXEQ_DEEMPH_OUT[11]),
        .I1(gen3_reg2),
        .O(TXPOSTCURSOR[1]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_30__5 
       (.I0(txeq_txcoeff[13]),
        .I1(gen3_reg2),
        .O(TXPOSTCURSOR[0]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_31__5 
       (.I0(EQ_TXEQ_DEEMPH_OUT[3]),
        .I1(gen3_reg2),
        .O(TXPRECURSOR[4]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_32__5 
       (.I0(EQ_TXEQ_DEEMPH_OUT[2]),
        .I1(gen3_reg2),
        .O(TXPRECURSOR[3]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_33__5 
       (.I0(EQ_TXEQ_DEEMPH_OUT[1]),
        .I1(gen3_reg2),
        .O(TXPRECURSOR[2]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_34__5 
       (.I0(EQ_TXEQ_DEEMPH_OUT[0]),
        .I1(gen3_reg2),
        .O(TXPRECURSOR[1]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_35__5 
       (.I0(\n_0_txeq_txcoeff_reg[0] ),
        .I1(gen3_reg2),
        .O(TXPRECURSOR[0]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_36__5 
       (.I0(EQ_TXEQ_DEEMPH_OUT[10]),
        .I1(gen3_reg2),
        .O(TXMAINCURSOR[6]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_37__5 
       (.I0(EQ_TXEQ_DEEMPH_OUT[9]),
        .I1(gen3_reg2),
        .O(TXMAINCURSOR[5]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_38__5 
       (.I0(EQ_TXEQ_DEEMPH_OUT[8]),
        .I1(gen3_reg2),
        .O(TXMAINCURSOR[4]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_39__5 
       (.I0(EQ_TXEQ_DEEMPH_OUT[7]),
        .I1(gen3_reg2),
        .O(TXMAINCURSOR[3]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_40__5 
       (.I0(EQ_TXEQ_DEEMPH_OUT[6]),
        .I1(gen3_reg2),
        .O(TXMAINCURSOR[2]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_41__5 
       (.I0(EQ_TXEQ_DEEMPH_OUT[5]),
        .I1(gen3_reg2),
        .O(TXMAINCURSOR[1]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_42__5 
       (.I0(txeq_txcoeff[6]),
        .I1(gen3_reg2),
        .O(TXMAINCURSOR[0]));
FDRE #(
    .INIT(1'b0)) 
     rxeq_adapt_done_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_7_rxeq_scan_i),
        .Q(O43),
        .R(O7));
LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
     rxeq_adapt_done_reg_i_3__5
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[2] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I4(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I5(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .O(n_0_rxeq_adapt_done_reg_i_3__5));
LUT5 #(
    .INIT(32'h00404444)) 
     rxeq_adapt_done_reg_i_4__5
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[2] ),
        .I1(\n_0_rxeq_preset[2]_i_5__5 ),
        .I2(rxeq_control_reg2[0]),
        .I3(rxeq_control_reg2[1]),
        .I4(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .O(n_0_rxeq_adapt_done_reg_i_4__5));
FDRE #(
    .INIT(1'b0)) 
     rxeq_adapt_done_reg_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_rxeq_scan_i),
        .Q(n_0_rxeq_adapt_done_reg_reg),
        .R(\<const0> ));
LUT6 #(
    .INIT(64'h0202002800000028)) 
     \rxeq_cnt[0]_i_1__5 
       (.I0(\n_0_rxeq_cnt[0]_i_2__5 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I3(rxeq_cnt[0]),
        .I4(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I5(rxeq_control_reg2[1]),
        .O(\n_0_rxeq_cnt[0]_i_1__5 ));
LUT3 #(
    .INIT(8'h01)) 
     \rxeq_cnt[0]_i_2__5 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[2] ),
        .O(\n_0_rxeq_cnt[0]_i_2__5 ));
LUT3 #(
    .INIT(8'h28)) 
     \rxeq_cnt[1]_i_1__5 
       (.I0(\n_0_rxeq_cnt[2]_i_2__5 ),
        .I1(rxeq_cnt[1]),
        .I2(rxeq_cnt[0]),
        .O(\n_0_rxeq_cnt[1]_i_1__5 ));
LUT4 #(
    .INIT(16'h2A80)) 
     \rxeq_cnt[2]_i_1__5 
       (.I0(\n_0_rxeq_cnt[2]_i_2__5 ),
        .I1(rxeq_cnt[0]),
        .I2(rxeq_cnt[1]),
        .I3(rxeq_cnt[2]),
        .O(\n_0_rxeq_cnt[2]_i_1__5 ));
LUT6 #(
    .INIT(64'h0000000100010000)) 
     \rxeq_cnt[2]_i_2__5 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[2] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .I4(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I5(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .O(\n_0_rxeq_cnt[2]_i_2__5 ));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_cnt_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_rxeq_cnt[0]_i_1__5 ),
        .Q(rxeq_cnt[0]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_cnt_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_rxeq_cnt[1]_i_1__5 ),
        .Q(rxeq_cnt[1]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_cnt_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_rxeq_cnt[2]_i_1__5 ),
        .Q(rxeq_cnt[2]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_control_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_RXEQ_CONTROL[0]),
        .Q(rxeq_control_reg1[0]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_control_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_RXEQ_CONTROL[1]),
        .Q(rxeq_control_reg1[1]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_control_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_control_reg1[0]),
        .Q(rxeq_control_reg2[0]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_control_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_control_reg1[1]),
        .Q(rxeq_control_reg2[1]),
        .R(O7));
LUT2 #(
    .INIT(4'hE)) 
     rxeq_done_i_2__5
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .O(n_0_rxeq_done_i_2__5));
FDRE #(
    .INIT(1'b0)) 
     rxeq_done_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_5_rxeq_scan_i),
        .Q(PIPE_RXEQ_DONE),
        .R(O7));
LUT3 #(
    .INIT(8'h20)) 
     \rxeq_fs[0]_i_1__5 
       (.I0(\n_0_rxeq_fs[5]_i_5__5 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(rxeq_lffs_reg2[0]),
        .O(\n_0_rxeq_fs[0]_i_1__5 ));
LUT3 #(
    .INIT(8'h20)) 
     \rxeq_fs[1]_i_1__5 
       (.I0(\n_0_rxeq_fs[5]_i_5__5 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(rxeq_lffs_reg2[1]),
        .O(\n_0_rxeq_fs[1]_i_1__5 ));
LUT3 #(
    .INIT(8'h20)) 
     \rxeq_fs[2]_i_1__5 
       (.I0(\n_0_rxeq_fs[5]_i_5__5 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(rxeq_lffs_reg2[2]),
        .O(\n_0_rxeq_fs[2]_i_1__5 ));
LUT3 #(
    .INIT(8'h20)) 
     \rxeq_fs[3]_i_1__5 
       (.I0(\n_0_rxeq_fs[5]_i_5__5 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(rxeq_lffs_reg2[3]),
        .O(\n_0_rxeq_fs[3]_i_1__5 ));
LUT3 #(
    .INIT(8'h20)) 
     \rxeq_fs[4]_i_1__5 
       (.I0(\n_0_rxeq_fs[5]_i_5__5 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(rxeq_lffs_reg2[4]),
        .O(\n_0_rxeq_fs[4]_i_1__5 ));
LUT6 #(
    .INIT(64'hFFFFF4FF44FFFF44)) 
     \rxeq_fs[5]_i_1__5 
       (.I0(\n_0_rxeq_fs[5]_i_3__5 ),
        .I1(\n_0_rxeq_fs[5]_i_4__5 ),
        .I2(rxeq_control_reg2[1]),
        .I3(\n_0_rxeq_preset[2]_i_5__5 ),
        .I4(\n_0_FSM_onehot_fsm_rx_reg[2] ),
        .I5(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .O(\n_0_rxeq_fs[5]_i_1__5 ));
LUT3 #(
    .INIT(8'h40)) 
     \rxeq_fs[5]_i_2__5 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I1(rxeq_lffs_reg2[5]),
        .I2(\n_0_rxeq_fs[5]_i_5__5 ),
        .O(\n_0_rxeq_fs[5]_i_2__5 ));
(* SOFT_HLUTNM = "soft_lutpair338" *) 
   LUT4 #(
    .INIT(16'h0115)) 
     \rxeq_fs[5]_i_3__5 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .O(\n_0_rxeq_fs[5]_i_3__5 ));
(* SOFT_HLUTNM = "soft_lutpair341" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     \rxeq_fs[5]_i_4__5 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .O(\n_0_rxeq_fs[5]_i_4__5 ));
(* SOFT_HLUTNM = "soft_lutpair332" *) 
   LUT5 #(
    .INIT(32'h00000010)) 
     \rxeq_fs[5]_i_5__5 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[2] ),
        .I4(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .O(\n_0_rxeq_fs[5]_i_5__5 ));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_fs_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_fs[5]_i_1__5 ),
        .D(\n_0_rxeq_fs[0]_i_1__5 ),
        .Q(\n_0_rxeq_fs_reg[0] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_fs_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_fs[5]_i_1__5 ),
        .D(\n_0_rxeq_fs[1]_i_1__5 ),
        .Q(\n_0_rxeq_fs_reg[1] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_fs_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_fs[5]_i_1__5 ),
        .D(\n_0_rxeq_fs[2]_i_1__5 ),
        .Q(\n_0_rxeq_fs_reg[2] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_fs_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_fs[5]_i_1__5 ),
        .D(\n_0_rxeq_fs[3]_i_1__5 ),
        .Q(\n_0_rxeq_fs_reg[3] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_fs_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_fs[5]_i_1__5 ),
        .D(\n_0_rxeq_fs[4]_i_1__5 ),
        .Q(\n_0_rxeq_fs_reg[4] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_fs_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_fs[5]_i_1__5 ),
        .D(\n_0_rxeq_fs[5]_i_2__5 ),
        .Q(\n_0_rxeq_fs_reg[5] ),
        .R(O7));
LUT3 #(
    .INIT(8'h04)) 
     \rxeq_lf[0]_i_1__5 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I1(rxeq_lffs_reg2[0]),
        .I2(\n_0_rxeq_lf[5]_i_4__5 ),
        .O(\n_0_rxeq_lf[0]_i_1__5 ));
LUT3 #(
    .INIT(8'h04)) 
     \rxeq_lf[1]_i_1__5 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I1(rxeq_lffs_reg2[1]),
        .I2(\n_0_rxeq_lf[5]_i_4__5 ),
        .O(\n_0_rxeq_lf[1]_i_1__5 ));
LUT3 #(
    .INIT(8'h04)) 
     \rxeq_lf[2]_i_1__5 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I1(rxeq_lffs_reg2[2]),
        .I2(\n_0_rxeq_lf[5]_i_4__5 ),
        .O(\n_0_rxeq_lf[2]_i_1__5 ));
LUT3 #(
    .INIT(8'h04)) 
     \rxeq_lf[3]_i_1__5 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I1(rxeq_lffs_reg2[3]),
        .I2(\n_0_rxeq_lf[5]_i_4__5 ),
        .O(\n_0_rxeq_lf[3]_i_1__5 ));
LUT3 #(
    .INIT(8'h04)) 
     \rxeq_lf[4]_i_1__5 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I1(rxeq_lffs_reg2[4]),
        .I2(\n_0_rxeq_lf[5]_i_4__5 ),
        .O(\n_0_rxeq_lf[4]_i_1__5 ));
LUT4 #(
    .INIT(16'hFFD2)) 
     \rxeq_lf[5]_i_1__5 
       (.I0(\n_0_rxeq_preset[2]_i_5__5 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[2] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I3(\n_0_rxeq_lf[5]_i_3__5 ),
        .O(\n_0_rxeq_lf[5]_i_1__5 ));
LUT3 #(
    .INIT(8'h04)) 
     \rxeq_lf[5]_i_2__5 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I1(rxeq_lffs_reg2[5]),
        .I2(\n_0_rxeq_lf[5]_i_4__5 ),
        .O(\n_0_rxeq_lf[5]_i_2__5 ));
LUT6 #(
    .INIT(64'hFFFEFEE8FFFEFFE8)) 
     \rxeq_lf[5]_i_3__5 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I4(\n_0_FSM_onehot_fsm_rx_reg[2] ),
        .I5(\n_0_FSM_onehot_fsm_rx[5]_i_2__5 ),
        .O(\n_0_rxeq_lf[5]_i_3__5 ));
(* SOFT_HLUTNM = "soft_lutpair332" *) 
   LUT5 #(
    .INIT(32'hFFFEFFFF)) 
     \rxeq_lf[5]_i_4__5 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[2] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I4(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .O(\n_0_rxeq_lf[5]_i_4__5 ));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_lf_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_lf[5]_i_1__5 ),
        .D(\n_0_rxeq_lf[0]_i_1__5 ),
        .Q(rxeq_lf[0]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_lf_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_lf[5]_i_1__5 ),
        .D(\n_0_rxeq_lf[1]_i_1__5 ),
        .Q(rxeq_lf[1]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_lf_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_lf[5]_i_1__5 ),
        .D(\n_0_rxeq_lf[2]_i_1__5 ),
        .Q(rxeq_lf[2]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_lf_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_lf[5]_i_1__5 ),
        .D(\n_0_rxeq_lf[3]_i_1__5 ),
        .Q(rxeq_lf[3]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_lf_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_lf[5]_i_1__5 ),
        .D(\n_0_rxeq_lf[4]_i_1__5 ),
        .Q(rxeq_lf[4]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_lf_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_lf[5]_i_1__5 ),
        .D(\n_0_rxeq_lf[5]_i_2__5 ),
        .Q(rxeq_lf[5]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_lffs_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_RXEQ_LFFS[0]),
        .Q(rxeq_lffs_reg1[0]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_lffs_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_RXEQ_LFFS[1]),
        .Q(rxeq_lffs_reg1[1]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_lffs_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_RXEQ_LFFS[2]),
        .Q(rxeq_lffs_reg1[2]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_lffs_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_RXEQ_LFFS[3]),
        .Q(rxeq_lffs_reg1[3]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_lffs_reg1_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_RXEQ_LFFS[4]),
        .Q(rxeq_lffs_reg1[4]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_lffs_reg1_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_RXEQ_LFFS[5]),
        .Q(rxeq_lffs_reg1[5]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_lffs_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_lffs_reg1[0]),
        .Q(rxeq_lffs_reg2[0]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_lffs_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_lffs_reg1[1]),
        .Q(rxeq_lffs_reg2[1]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_lffs_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_lffs_reg1[2]),
        .Q(rxeq_lffs_reg2[2]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_lffs_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_lffs_reg1[3]),
        .Q(rxeq_lffs_reg2[3]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_lffs_reg2_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_lffs_reg1[4]),
        .Q(rxeq_lffs_reg2[4]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_lffs_reg2_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_lffs_reg1[5]),
        .Q(rxeq_lffs_reg2[5]),
        .R(O7));
(* SOFT_HLUTNM = "soft_lutpair335" *) 
   LUT2 #(
    .INIT(4'hE)) 
     rxeq_lffs_sel_i_3__5
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[2] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .O(n_0_rxeq_lffs_sel_i_3__5));
LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
     rxeq_lffs_sel_i_4__5
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[2] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I4(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .I5(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .O(rxeq_adapt_done));
FDRE #(
    .INIT(1'b0)) 
     rxeq_lffs_sel_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_8_rxeq_scan_i),
        .Q(n_0_rxeq_lffs_sel_reg),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_new_txcoeff_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_6_rxeq_scan_i),
        .Q(rxeq_new_txcoeff),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     rxeq_new_txcoeff_req_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_4_rxeq_scan_i),
        .Q(rxeq_new_txcoeff_req),
        .R(O7));
LUT4 #(
    .INIT(16'h2800)) 
     \rxeq_preset[0]_i_1__5 
       (.I0(\n_0_rxeq_preset[2]_i_5__5 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[2] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I3(rxeq_preset_reg2[0]),
        .O(\n_0_rxeq_preset[0]_i_1__5 ));
LUT4 #(
    .INIT(16'h2800)) 
     \rxeq_preset[1]_i_1__5 
       (.I0(\n_0_rxeq_preset[2]_i_5__5 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[2] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I3(rxeq_preset_reg2[1]),
        .O(\n_0_rxeq_preset[1]_i_1__5 ));
LUT6 #(
    .INIT(64'hFF44FFFFFFFFFFF0)) 
     \rxeq_preset[2]_i_1__5 
       (.I0(rxeq_control_reg2[1]),
        .I1(rxeq_control_reg2[0]),
        .I2(\n_0_rxeq_preset[2]_i_3__5 ),
        .I3(\n_0_rxeq_preset[2]_i_4__4 ),
        .I4(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I5(\n_0_rxeq_preset[2]_i_5__5 ),
        .O(\n_0_rxeq_preset[2]_i_1__5 ));
LUT4 #(
    .INIT(16'h2800)) 
     \rxeq_preset[2]_i_2__5 
       (.I0(\n_0_rxeq_preset[2]_i_5__5 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[2] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I3(rxeq_preset_reg2[2]),
        .O(\n_0_rxeq_preset[2]_i_2__5 ));
(* SOFT_HLUTNM = "soft_lutpair338" *) 
   LUT4 #(
    .INIT(16'hFE00)) 
     \rxeq_preset[2]_i_3__5 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .O(\n_0_rxeq_preset[2]_i_3__5 ));
(* SOFT_HLUTNM = "soft_lutpair340" *) 
   LUT4 #(
    .INIT(16'hFEEA)) 
     \rxeq_preset[2]_i_4__4 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[2] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .O(\n_0_rxeq_preset[2]_i_4__4 ));
(* SOFT_HLUTNM = "soft_lutpair340" *) 
   LUT4 #(
    .INIT(16'h0001)) 
     \rxeq_preset[2]_i_5__5 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .O(\n_0_rxeq_preset[2]_i_5__5 ));
(* ASYNC_REG *) 
   FDRE \rxeq_preset_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_RXEQ_PRESET[0]),
        .Q(rxeq_preset_reg1[0]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_preset_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_RXEQ_PRESET[1]),
        .Q(rxeq_preset_reg1[1]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_preset_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_RXEQ_PRESET[2]),
        .Q(rxeq_preset_reg1[2]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_preset_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_preset_reg1[0]),
        .Q(rxeq_preset_reg2[0]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_preset_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_preset_reg1[1]),
        .Q(rxeq_preset_reg2[1]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_preset_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_preset_reg1[2]),
        .Q(rxeq_preset_reg2[2]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_preset_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_preset[2]_i_1__5 ),
        .D(\n_0_rxeq_preset[0]_i_1__5 ),
        .Q(rxeq_preset[0]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_preset_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_preset[2]_i_1__5 ),
        .D(\n_0_rxeq_preset[1]_i_1__5 ),
        .Q(rxeq_preset[1]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_preset_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_preset[2]_i_1__5 ),
        .D(\n_0_rxeq_preset[2]_i_2__5 ),
        .Q(rxeq_preset[2]),
        .R(O7));
LUT6 #(
    .INIT(64'h0000000000010000)) 
     rxeq_preset_valid_i_1__5
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .I4(\n_0_FSM_onehot_fsm_rx_reg[2] ),
        .I5(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .O(n_0_rxeq_preset_valid_i_1__5));
FDRE #(
    .INIT(1'b0)) 
     rxeq_preset_valid_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_rxeq_preset_valid_i_1__5),
        .Q(rxeq_preset_valid),
        .R(O7));
vc709_pcie_x8_gen3vc709_pcie_x8_gen3_rxeq_scan_45 rxeq_scan_i
       (.D({n_1_rxeq_scan_i,n_2_rxeq_scan_i,n_3_rxeq_scan_i}),
        .I1(I1),
        .I10(\n_0_FSM_onehot_fsm_rx[6]_i_2__5 ),
        .I11(\n_0_FSM_onehot_fsm_rx[5]_i_2__5 ),
        .I12(\n_0_rxeq_preset[2]_i_5__5 ),
        .I13(\n_0_rxeq_cnt[2]_i_2__5 ),
        .I14(n_0_rxeq_lffs_sel_i_3__5),
        .I15(n_0_rxeq_lffs_sel_reg),
        .I16(rxeq_preset),
        .I17(rxeq_txpreset),
        .I18(rxeq_txcoeff),
        .I19({\n_0_rxeq_fs_reg[5] ,\n_0_rxeq_fs_reg[4] ,\n_0_rxeq_fs_reg[3] ,\n_0_rxeq_fs_reg[2] ,\n_0_rxeq_fs_reg[1] ,\n_0_rxeq_fs_reg[0] }),
        .I2(n_0_rxeq_adapt_done_reg_reg),
        .I20(rxeq_lf),
        .I3(n_0_rxeq_adapt_done_reg_i_3__5),
        .I4(\n_0_FSM_onehot_fsm_rx[6]_i_5__5 ),
        .I5(\n_0_FSM_onehot_fsm_rx[6]_i_4__5 ),
        .I6(\n_0_FSM_onehot_fsm_rx[6]_i_3__5 ),
        .I7(n_0_rxeq_done_i_2__5),
        .I8(\n_0_FSM_onehot_fsm[4]_i_8__5 ),
        .I9(n_0_rxeq_adapt_done_reg_i_4__5),
        .O1(n_0_rxeq_scan_i),
        .O2(n_4_rxeq_scan_i),
        .O3(n_5_rxeq_scan_i),
        .O4(n_6_rxeq_scan_i),
        .O43(O43),
        .O5(n_7_rxeq_scan_i),
        .O6(n_8_rxeq_scan_i),
        .O7(O7),
        .Q({\n_0_FSM_onehot_fsm_rx_reg[6] ,\n_0_FSM_onehot_fsm_rx_reg[5] ,\n_0_FSM_onehot_fsm_rx_reg[4] ,\n_0_FSM_onehot_fsm_rx_reg[3] ,\n_0_FSM_onehot_fsm_rx_reg[2] ,\n_0_FSM_onehot_fsm_rx_reg[1] }),
        .out(rxeq_control_reg2),
        .pipe_pclk_in(pipe_pclk_in),
        .rxeq_adapt_done(rxeq_adapt_done),
        .rxeq_new_txcoeff(rxeq_new_txcoeff),
        .rxeq_new_txcoeff_req(rxeq_new_txcoeff_req),
        .rxeq_preset_valid(rxeq_preset_valid));
(* SOFT_HLUTNM = "soft_lutpair339" *) 
   LUT4 #(
    .INIT(16'h6000)) 
     \rxeq_txcoeff[0]_i_1__5 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_rxeq_txpreset[3]_i_4__5 ),
        .I3(rxeq_txcoeff[6]),
        .O(\n_0_rxeq_txcoeff[0]_i_1__5 ));
(* SOFT_HLUTNM = "soft_lutpair343" *) 
   LUT4 #(
    .INIT(16'h6000)) 
     \rxeq_txcoeff[10]_i_1__5 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_rxeq_txpreset[3]_i_4__5 ),
        .I3(rxeq_txcoeff[16]),
        .O(\n_0_rxeq_txcoeff[10]_i_1__5 ));
(* SOFT_HLUTNM = "soft_lutpair342" *) 
   LUT4 #(
    .INIT(16'h6000)) 
     \rxeq_txcoeff[11]_i_1__5 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_rxeq_txpreset[3]_i_4__5 ),
        .I3(rxeq_txcoeff[17]),
        .O(\n_0_rxeq_txcoeff[11]_i_1__5 ));
LUT4 #(
    .INIT(16'h6000)) 
     \rxeq_txcoeff[12]_i_1__5 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_rxeq_txpreset[3]_i_4__5 ),
        .I3(txeq_deemph_reg2[0]),
        .O(\n_0_rxeq_txcoeff[12]_i_1__5 ));
LUT4 #(
    .INIT(16'h6000)) 
     \rxeq_txcoeff[13]_i_1__5 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_rxeq_txpreset[3]_i_4__5 ),
        .I3(txeq_deemph_reg2[1]),
        .O(\n_0_rxeq_txcoeff[13]_i_1__5 ));
LUT4 #(
    .INIT(16'h6000)) 
     \rxeq_txcoeff[14]_i_1__5 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_rxeq_txpreset[3]_i_4__5 ),
        .I3(txeq_deemph_reg2[2]),
        .O(\n_0_rxeq_txcoeff[14]_i_1__5 ));
LUT4 #(
    .INIT(16'h6000)) 
     \rxeq_txcoeff[15]_i_1__5 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_rxeq_txpreset[3]_i_4__5 ),
        .I3(txeq_deemph_reg2[3]),
        .O(\n_0_rxeq_txcoeff[15]_i_1__5 ));
LUT4 #(
    .INIT(16'h6000)) 
     \rxeq_txcoeff[16]_i_1__5 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_rxeq_txpreset[3]_i_4__5 ),
        .I3(txeq_deemph_reg2[4]),
        .O(\n_0_rxeq_txcoeff[16]_i_1__5 ));
LUT4 #(
    .INIT(16'h6000)) 
     \rxeq_txcoeff[17]_i_1__5 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_rxeq_txpreset[3]_i_4__5 ),
        .I3(txeq_deemph_reg2[5]),
        .O(\n_0_rxeq_txcoeff[17]_i_1__5 ));
(* SOFT_HLUTNM = "soft_lutpair342" *) 
   LUT4 #(
    .INIT(16'h6000)) 
     \rxeq_txcoeff[1]_i_1__5 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_rxeq_txpreset[3]_i_4__5 ),
        .I3(rxeq_txcoeff[7]),
        .O(\n_0_rxeq_txcoeff[1]_i_1__5 ));
(* SOFT_HLUTNM = "soft_lutpair343" *) 
   LUT4 #(
    .INIT(16'h6000)) 
     \rxeq_txcoeff[2]_i_1__5 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_rxeq_txpreset[3]_i_4__5 ),
        .I3(rxeq_txcoeff[8]),
        .O(\n_0_rxeq_txcoeff[2]_i_1__5 ));
(* SOFT_HLUTNM = "soft_lutpair344" *) 
   LUT4 #(
    .INIT(16'h6000)) 
     \rxeq_txcoeff[3]_i_1__5 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_rxeq_txpreset[3]_i_4__5 ),
        .I3(rxeq_txcoeff[9]),
        .O(\n_0_rxeq_txcoeff[3]_i_1__5 ));
(* SOFT_HLUTNM = "soft_lutpair344" *) 
   LUT4 #(
    .INIT(16'h6000)) 
     \rxeq_txcoeff[4]_i_1__5 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_rxeq_txpreset[3]_i_4__5 ),
        .I3(rxeq_txcoeff[10]),
        .O(\n_0_rxeq_txcoeff[4]_i_1__5 ));
(* SOFT_HLUTNM = "soft_lutpair339" *) 
   LUT4 #(
    .INIT(16'h6000)) 
     \rxeq_txcoeff[5]_i_1__5 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_rxeq_txpreset[3]_i_4__5 ),
        .I3(rxeq_txcoeff[11]),
        .O(\n_0_rxeq_txcoeff[5]_i_1__5 ));
(* SOFT_HLUTNM = "soft_lutpair345" *) 
   LUT4 #(
    .INIT(16'h6000)) 
     \rxeq_txcoeff[6]_i_1__5 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_rxeq_txpreset[3]_i_4__5 ),
        .I3(rxeq_txcoeff[12]),
        .O(\n_0_rxeq_txcoeff[6]_i_1__5 ));
(* SOFT_HLUTNM = "soft_lutpair346" *) 
   LUT4 #(
    .INIT(16'h6000)) 
     \rxeq_txcoeff[7]_i_1__5 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_rxeq_txpreset[3]_i_4__5 ),
        .I3(rxeq_txcoeff[13]),
        .O(\n_0_rxeq_txcoeff[7]_i_1__5 ));
(* SOFT_HLUTNM = "soft_lutpair346" *) 
   LUT4 #(
    .INIT(16'h6000)) 
     \rxeq_txcoeff[8]_i_1__5 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_rxeq_txpreset[3]_i_4__5 ),
        .I3(rxeq_txcoeff[14]),
        .O(\n_0_rxeq_txcoeff[8]_i_1__5 ));
(* SOFT_HLUTNM = "soft_lutpair345" *) 
   LUT4 #(
    .INIT(16'h6000)) 
     \rxeq_txcoeff[9]_i_1__5 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_rxeq_txpreset[3]_i_4__5 ),
        .I3(rxeq_txcoeff[15]),
        .O(\n_0_rxeq_txcoeff[9]_i_1__5 ));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txpreset[3]_i_1__5 ),
        .D(\n_0_rxeq_txcoeff[0]_i_1__5 ),
        .Q(rxeq_txcoeff[0]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[10] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txpreset[3]_i_1__5 ),
        .D(\n_0_rxeq_txcoeff[10]_i_1__5 ),
        .Q(rxeq_txcoeff[10]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[11] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txpreset[3]_i_1__5 ),
        .D(\n_0_rxeq_txcoeff[11]_i_1__5 ),
        .Q(rxeq_txcoeff[11]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[12] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txpreset[3]_i_1__5 ),
        .D(\n_0_rxeq_txcoeff[12]_i_1__5 ),
        .Q(rxeq_txcoeff[12]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[13] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txpreset[3]_i_1__5 ),
        .D(\n_0_rxeq_txcoeff[13]_i_1__5 ),
        .Q(rxeq_txcoeff[13]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[14] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txpreset[3]_i_1__5 ),
        .D(\n_0_rxeq_txcoeff[14]_i_1__5 ),
        .Q(rxeq_txcoeff[14]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[15] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txpreset[3]_i_1__5 ),
        .D(\n_0_rxeq_txcoeff[15]_i_1__5 ),
        .Q(rxeq_txcoeff[15]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[16] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txpreset[3]_i_1__5 ),
        .D(\n_0_rxeq_txcoeff[16]_i_1__5 ),
        .Q(rxeq_txcoeff[16]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[17] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txpreset[3]_i_1__5 ),
        .D(\n_0_rxeq_txcoeff[17]_i_1__5 ),
        .Q(rxeq_txcoeff[17]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txpreset[3]_i_1__5 ),
        .D(\n_0_rxeq_txcoeff[1]_i_1__5 ),
        .Q(rxeq_txcoeff[1]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txpreset[3]_i_1__5 ),
        .D(\n_0_rxeq_txcoeff[2]_i_1__5 ),
        .Q(rxeq_txcoeff[2]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txpreset[3]_i_1__5 ),
        .D(\n_0_rxeq_txcoeff[3]_i_1__5 ),
        .Q(rxeq_txcoeff[3]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txpreset[3]_i_1__5 ),
        .D(\n_0_rxeq_txcoeff[4]_i_1__5 ),
        .Q(rxeq_txcoeff[4]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txpreset[3]_i_1__5 ),
        .D(\n_0_rxeq_txcoeff[5]_i_1__5 ),
        .Q(rxeq_txcoeff[5]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[6] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txpreset[3]_i_1__5 ),
        .D(\n_0_rxeq_txcoeff[6]_i_1__5 ),
        .Q(rxeq_txcoeff[6]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[7] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txpreset[3]_i_1__5 ),
        .D(\n_0_rxeq_txcoeff[7]_i_1__5 ),
        .Q(rxeq_txcoeff[7]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[8] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txpreset[3]_i_1__5 ),
        .D(\n_0_rxeq_txcoeff[8]_i_1__5 ),
        .Q(rxeq_txcoeff[8]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[9] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txpreset[3]_i_1__5 ),
        .D(\n_0_rxeq_txcoeff[9]_i_1__5 ),
        .Q(rxeq_txcoeff[9]),
        .R(O7));
LUT4 #(
    .INIT(16'h6000)) 
     \rxeq_txpreset[0]_i_1__5 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_rxeq_txpreset[3]_i_4__5 ),
        .I3(rxeq_txpreset_reg2[0]),
        .O(\n_0_rxeq_txpreset[0]_i_1__5 ));
LUT4 #(
    .INIT(16'h6000)) 
     \rxeq_txpreset[1]_i_1__5 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_rxeq_txpreset[3]_i_4__5 ),
        .I3(rxeq_txpreset_reg2[1]),
        .O(\n_0_rxeq_txpreset[1]_i_1__5 ));
LUT4 #(
    .INIT(16'h6000)) 
     \rxeq_txpreset[2]_i_1__5 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_rxeq_txpreset[3]_i_4__5 ),
        .I3(rxeq_txpreset_reg2[2]),
        .O(\n_0_rxeq_txpreset[2]_i_1__5 ));
LUT5 #(
    .INIT(32'hFFE8FFFF)) 
     \rxeq_txpreset[3]_i_1__5 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I4(\n_0_rxeq_txpreset[3]_i_3__5 ),
        .O(\n_0_rxeq_txpreset[3]_i_1__5 ));
LUT4 #(
    .INIT(16'h6000)) 
     \rxeq_txpreset[3]_i_2__5 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_rxeq_txpreset[3]_i_4__5 ),
        .I3(rxeq_txpreset_reg2[3]),
        .O(\n_0_rxeq_txpreset[3]_i_2__5 ));
LUT6 #(
    .INIT(64'h000000010003FFFC)) 
     \rxeq_txpreset[3]_i_3__5 
       (.I0(rxeq_control_reg2[1]),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I4(\n_0_FSM_onehot_fsm_rx_reg[2] ),
        .I5(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .O(\n_0_rxeq_txpreset[3]_i_3__5 ));
(* SOFT_HLUTNM = "soft_lutpair341" *) 
   LUT4 #(
    .INIT(16'h0001)) 
     \rxeq_txpreset[3]_i_4__5 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[2] ),
        .O(\n_0_rxeq_txpreset[3]_i_4__5 ));
(* ASYNC_REG *) 
   FDRE \rxeq_txpreset_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_RXEQ_TXPRESET[0]),
        .Q(rxeq_txpreset_reg1[0]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_txpreset_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_RXEQ_TXPRESET[1]),
        .Q(rxeq_txpreset_reg1[1]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_txpreset_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_RXEQ_TXPRESET[2]),
        .Q(rxeq_txpreset_reg1[2]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_txpreset_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_RXEQ_TXPRESET[3]),
        .Q(rxeq_txpreset_reg1[3]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_txpreset_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_txpreset_reg1[0]),
        .Q(rxeq_txpreset_reg2[0]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_txpreset_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_txpreset_reg1[1]),
        .Q(rxeq_txpreset_reg2[1]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_txpreset_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_txpreset_reg1[2]),
        .Q(rxeq_txpreset_reg2[2]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_txpreset_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_txpreset_reg1[3]),
        .Q(rxeq_txpreset_reg2[3]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txpreset_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txpreset[3]_i_1__5 ),
        .D(\n_0_rxeq_txpreset[0]_i_1__5 ),
        .Q(rxeq_txpreset[0]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txpreset_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txpreset[3]_i_1__5 ),
        .D(\n_0_rxeq_txpreset[1]_i_1__5 ),
        .Q(rxeq_txpreset[1]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txpreset_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txpreset[3]_i_1__5 ),
        .D(\n_0_rxeq_txpreset[2]_i_1__5 ),
        .Q(rxeq_txpreset[2]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txpreset_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txpreset[3]_i_1__5 ),
        .D(\n_0_rxeq_txpreset[3]_i_2__5 ),
        .Q(rxeq_txpreset[3]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE rxeq_user_en_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(rxeq_user_en_reg1),
        .R(O7));
(* ASYNC_REG *) 
   FDRE rxeq_user_en_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_user_en_reg1),
        .Q(rxeq_user_en_reg2),
        .R(O7));
(* ASYNC_REG *) 
   FDRE rxeq_user_mode_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(rxeq_user_mode_reg1),
        .R(O7));
(* ASYNC_REG *) 
   FDRE rxeq_user_mode_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_user_mode_reg1),
        .Q(rxeq_user_mode_reg2),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(rxeq_user_txcoeff_reg1[0]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[10] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(rxeq_user_txcoeff_reg1[10]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[11] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(rxeq_user_txcoeff_reg1[11]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[12] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(rxeq_user_txcoeff_reg1[12]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[13] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(rxeq_user_txcoeff_reg1[13]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[14] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(rxeq_user_txcoeff_reg1[14]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[15] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(rxeq_user_txcoeff_reg1[15]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[16] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(rxeq_user_txcoeff_reg1[16]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[17] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(rxeq_user_txcoeff_reg1[17]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(rxeq_user_txcoeff_reg1[1]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(rxeq_user_txcoeff_reg1[2]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(rxeq_user_txcoeff_reg1[3]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(rxeq_user_txcoeff_reg1[4]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(rxeq_user_txcoeff_reg1[5]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[6] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(rxeq_user_txcoeff_reg1[6]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[7] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(rxeq_user_txcoeff_reg1[7]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[8] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(rxeq_user_txcoeff_reg1[8]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[9] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(rxeq_user_txcoeff_reg1[9]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_user_txcoeff_reg1[0]),
        .Q(rxeq_user_txcoeff_reg2[0]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[10] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_user_txcoeff_reg1[10]),
        .Q(rxeq_user_txcoeff_reg2[10]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[11] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_user_txcoeff_reg1[11]),
        .Q(rxeq_user_txcoeff_reg2[11]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[12] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_user_txcoeff_reg1[12]),
        .Q(rxeq_user_txcoeff_reg2[12]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[13] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_user_txcoeff_reg1[13]),
        .Q(rxeq_user_txcoeff_reg2[13]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[14] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_user_txcoeff_reg1[14]),
        .Q(rxeq_user_txcoeff_reg2[14]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[15] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_user_txcoeff_reg1[15]),
        .Q(rxeq_user_txcoeff_reg2[15]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[16] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_user_txcoeff_reg1[16]),
        .Q(rxeq_user_txcoeff_reg2[16]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[17] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_user_txcoeff_reg1[17]),
        .Q(rxeq_user_txcoeff_reg2[17]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_user_txcoeff_reg1[1]),
        .Q(rxeq_user_txcoeff_reg2[1]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_user_txcoeff_reg1[2]),
        .Q(rxeq_user_txcoeff_reg2[2]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_user_txcoeff_reg1[3]),
        .Q(rxeq_user_txcoeff_reg2[3]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_user_txcoeff_reg1[4]),
        .Q(rxeq_user_txcoeff_reg2[4]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_user_txcoeff_reg1[5]),
        .Q(rxeq_user_txcoeff_reg2[5]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[6] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_user_txcoeff_reg1[6]),
        .Q(rxeq_user_txcoeff_reg2[6]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[7] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_user_txcoeff_reg1[7]),
        .Q(rxeq_user_txcoeff_reg2[7]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[8] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_user_txcoeff_reg1[8]),
        .Q(rxeq_user_txcoeff_reg2[8]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[9] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_user_txcoeff_reg1[9]),
        .Q(rxeq_user_txcoeff_reg2[9]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \txeq_control_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_TXEQ_CONTROL[0]),
        .Q(txeq_control_reg1[0]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \txeq_control_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_TXEQ_CONTROL[1]),
        .Q(txeq_control_reg1[1]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \txeq_control_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txeq_control_reg1[0]),
        .Q(txeq_control_reg2[0]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \txeq_control_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txeq_control_reg1[1]),
        .Q(txeq_control_reg2[1]),
        .R(O7));
(* ASYNC_REG *) 
   FDSE \txeq_deemph_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_TXEQ_DEEMPH[0]),
        .Q(txeq_deemph_reg1[0]),
        .S(O7));
(* ASYNC_REG *) 
   FDRE \txeq_deemph_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_TXEQ_DEEMPH[1]),
        .Q(txeq_deemph_reg1[1]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \txeq_deemph_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_TXEQ_DEEMPH[2]),
        .Q(txeq_deemph_reg1[2]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \txeq_deemph_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_TXEQ_DEEMPH[3]),
        .Q(txeq_deemph_reg1[3]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \txeq_deemph_reg1_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_TXEQ_DEEMPH[4]),
        .Q(txeq_deemph_reg1[4]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \txeq_deemph_reg1_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_TXEQ_DEEMPH[5]),
        .Q(txeq_deemph_reg1[5]),
        .R(O7));
(* ASYNC_REG *) 
   FDSE \txeq_deemph_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txeq_deemph_reg1[0]),
        .Q(txeq_deemph_reg2[0]),
        .S(O7));
(* ASYNC_REG *) 
   FDRE \txeq_deemph_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txeq_deemph_reg1[1]),
        .Q(txeq_deemph_reg2[1]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \txeq_deemph_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txeq_deemph_reg1[2]),
        .Q(txeq_deemph_reg2[2]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \txeq_deemph_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txeq_deemph_reg1[3]),
        .Q(txeq_deemph_reg2[3]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \txeq_deemph_reg2_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txeq_deemph_reg1[4]),
        .Q(txeq_deemph_reg2[4]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \txeq_deemph_reg2_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txeq_deemph_reg1[5]),
        .Q(txeq_deemph_reg2[5]),
        .R(O7));
LUT6 #(
    .INIT(64'h0000000000000100)) 
     txeq_done_i_1__5
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[2] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[6] ),
        .I4(\n_0_FSM_onehot_fsm_tx_reg[5] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .O(n_0_txeq_done_i_1__5));
FDRE #(
    .INIT(1'b0)) 
     txeq_done_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_txeq_done_i_1__5),
        .Q(PIPE_TXEQ_DONE),
        .R(O7));
LUT5 #(
    .INIT(32'h00000400)) 
     \txeq_preset[0]_i_1__5 
       (.I0(txeq_preset_reg2[1]),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[2]),
        .I3(txeq_preset_reg2[3]),
        .I4(I1),
        .O(\n_0_txeq_preset[0]_i_1__5 ));
LUT5 #(
    .INIT(32'hAABBEBAB)) 
     \txeq_preset[10]_i_1__5 
       (.I0(I1),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[1]),
        .I3(txeq_preset_reg2[2]),
        .I4(txeq_preset_reg2[3]),
        .O(\n_0_txeq_preset[10]_i_1__5 ));
LUT5 #(
    .INIT(32'hAABBEAAB)) 
     \txeq_preset[11]_i_1__5 
       (.I0(I1),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[1]),
        .I3(txeq_preset_reg2[2]),
        .I4(txeq_preset_reg2[3]),
        .O(\n_0_txeq_preset[11]_i_1__5 ));
LUT5 #(
    .INIT(32'h0000027E)) 
     \txeq_preset[12]_i_1__5 
       (.I0(txeq_preset_reg2[0]),
        .I1(txeq_preset_reg2[1]),
        .I2(txeq_preset_reg2[2]),
        .I3(txeq_preset_reg2[3]),
        .I4(I1),
        .O(\n_0_txeq_preset[12]_i_1__5 ));
LUT5 #(
    .INIT(32'h00001004)) 
     \txeq_preset[13]_i_1__5 
       (.I0(txeq_preset_reg2[2]),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[1]),
        .I3(txeq_preset_reg2[3]),
        .I4(I1),
        .O(\n_0_txeq_preset[13]_i_1__5 ));
LUT5 #(
    .INIT(32'h00000140)) 
     \txeq_preset[14]_i_1__5 
       (.I0(txeq_preset_reg2[2]),
        .I1(txeq_preset_reg2[1]),
        .I2(txeq_preset_reg2[0]),
        .I3(txeq_preset_reg2[3]),
        .I4(I1),
        .O(\n_0_txeq_preset[14]_i_1__5 ));
LUT4 #(
    .INIT(16'hAAAB)) 
     \txeq_preset[15]_i_1__0 
       (.I0(I1),
        .I1(txeq_preset_reg2[3]),
        .I2(txeq_preset_reg2[2]),
        .I3(txeq_preset_reg2[1]),
        .O(\n_0_txeq_preset[15]_i_1__0 ));
LUT4 #(
    .INIT(16'h0014)) 
     \txeq_preset[16]_i_1__5 
       (.I0(txeq_preset_reg2[2]),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[3]),
        .I3(I1),
        .O(\n_0_txeq_preset[16]_i_1__5 ));
LUT5 #(
    .INIT(32'hAAABAAAA)) 
     \txeq_preset[17]_i_1__5 
       (.I0(I1),
        .I1(n_0_txeq_preset_done_i_2__5),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[6] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_FSM_onehot_fsm_tx_reg[2] ),
        .O(\n_0_txeq_preset[17]_i_1__5 ));
LUT5 #(
    .INIT(32'hAABAEABB)) 
     \txeq_preset[17]_i_2__5 
       (.I0(I1),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[1]),
        .I3(txeq_preset_reg2[2]),
        .I4(txeq_preset_reg2[3]),
        .O(\n_0_txeq_preset[17]_i_2__5 ));
LUT5 #(
    .INIT(32'h00000120)) 
     \txeq_preset[1]_i_1__5 
       (.I0(txeq_preset_reg2[1]),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[2]),
        .I3(txeq_preset_reg2[3]),
        .I4(I1),
        .O(\n_0_txeq_preset[1]_i_1__5 ));
LUT4 #(
    .INIT(16'h00E0)) 
     \txeq_preset[2]_i_1__5 
       (.I0(txeq_preset_reg2[2]),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[3]),
        .I3(I1),
        .O(\n_0_txeq_preset[2]_i_1__5 ));
LUT5 #(
    .INIT(32'h000005E0)) 
     \txeq_preset[3]_i_1__5 
       (.I0(txeq_preset_reg2[1]),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[2]),
        .I3(txeq_preset_reg2[3]),
        .I4(I1),
        .O(\n_0_txeq_preset[3]_i_1__5 ));
LUT5 #(
    .INIT(32'h00001040)) 
     \txeq_preset[7]_i_1__5 
       (.I0(txeq_preset_reg2[3]),
        .I1(txeq_preset_reg2[2]),
        .I2(txeq_preset_reg2[1]),
        .I3(txeq_preset_reg2[0]),
        .I4(I1),
        .O(\n_0_txeq_preset[7]_i_1__5 ));
LUT5 #(
    .INIT(32'hAABBAEFB)) 
     \txeq_preset[8]_i_1__5 
       (.I0(I1),
        .I1(txeq_preset_reg2[1]),
        .I2(txeq_preset_reg2[0]),
        .I3(txeq_preset_reg2[2]),
        .I4(txeq_preset_reg2[3]),
        .O(\n_0_txeq_preset[8]_i_1__5 ));
LUT5 #(
    .INIT(32'hAABBEEAB)) 
     \txeq_preset[9]_i_1__5 
       (.I0(I1),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[1]),
        .I3(txeq_preset_reg2[2]),
        .I4(txeq_preset_reg2[3]),
        .O(\n_0_txeq_preset[9]_i_1__5 ));
(* SOFT_HLUTNM = "soft_lutpair333" *) 
   LUT5 #(
    .INIT(32'h00000100)) 
     txeq_preset_done_i_1__5
       (.I0(n_0_txeq_preset_done_i_2__5),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[6] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[2] ),
        .I4(I1),
        .O(n_0_txeq_preset_done_i_1__5));
LUT4 #(
    .INIT(16'hFFFE)) 
     txeq_preset_done_i_2__5
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[0] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[5] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .O(n_0_txeq_preset_done_i_2__5));
FDRE #(
    .INIT(1'b0)) 
     txeq_preset_done_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_txeq_preset_done_i_1__5),
        .Q(txeq_preset_done),
        .R(\<const0> ));
(* ASYNC_REG *) 
   FDRE \txeq_preset_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_TXEQ_PRESET[0]),
        .Q(txeq_preset_reg1[0]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \txeq_preset_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_TXEQ_PRESET[1]),
        .Q(txeq_preset_reg1[1]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \txeq_preset_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_TXEQ_PRESET[2]),
        .Q(txeq_preset_reg1[2]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \txeq_preset_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_TXEQ_PRESET[3]),
        .Q(txeq_preset_reg1[3]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \txeq_preset_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txeq_preset_reg1[0]),
        .Q(txeq_preset_reg2[0]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \txeq_preset_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txeq_preset_reg1[1]),
        .Q(txeq_preset_reg2[1]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \txeq_preset_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txeq_preset_reg1[2]),
        .Q(txeq_preset_reg2[2]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \txeq_preset_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txeq_preset_reg1[3]),
        .Q(txeq_preset_reg2[3]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1__5 ),
        .D(\n_0_txeq_preset[0]_i_1__5 ),
        .Q(txeq_preset[0]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[10] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1__5 ),
        .D(\n_0_txeq_preset[10]_i_1__5 ),
        .Q(txeq_preset[10]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[11] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1__5 ),
        .D(\n_0_txeq_preset[11]_i_1__5 ),
        .Q(txeq_preset[11]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[12] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1__5 ),
        .D(\n_0_txeq_preset[12]_i_1__5 ),
        .Q(txeq_preset[12]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[13] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1__5 ),
        .D(\n_0_txeq_preset[13]_i_1__5 ),
        .Q(txeq_preset[13]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[14] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1__5 ),
        .D(\n_0_txeq_preset[14]_i_1__5 ),
        .Q(txeq_preset[14]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[15] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1__5 ),
        .D(\n_0_txeq_preset[15]_i_1__0 ),
        .Q(txeq_preset[15]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[16] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1__5 ),
        .D(\n_0_txeq_preset[16]_i_1__5 ),
        .Q(txeq_preset[16]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[17] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1__5 ),
        .D(\n_0_txeq_preset[17]_i_2__5 ),
        .Q(txeq_preset[17]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1__5 ),
        .D(\n_0_txeq_preset[1]_i_1__5 ),
        .Q(txeq_preset[1]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1__5 ),
        .D(\n_0_txeq_preset[2]_i_1__5 ),
        .Q(txeq_preset[2]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1__5 ),
        .D(\n_0_txeq_preset[3]_i_1__5 ),
        .Q(txeq_preset[3]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[7] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1__5 ),
        .D(\n_0_txeq_preset[7]_i_1__5 ),
        .Q(txeq_preset[7]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[8] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1__5 ),
        .D(\n_0_txeq_preset[8]_i_1__5 ),
        .Q(txeq_preset[8]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[9] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1__5 ),
        .D(\n_0_txeq_preset[9]_i_1__5 ),
        .Q(txeq_preset[9]),
        .R(\<const0> ));
LUT6 #(
    .INIT(64'h0000000033E200E2)) 
     \txeq_txcoeff[0]_i_1__5 
       (.I0(txeq_txcoeff[6]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__5 ),
        .I2(txeq_preset[0]),
        .I3(\n_0_FSM_onehot_fsm_tx[5]_i_2__5 ),
        .I4(data2),
        .I5(\n_0_txeq_txcoeff[18]_i_6__5 ),
        .O(\n_0_txeq_txcoeff[0]_i_1__5 ));
LUT4 #(
    .INIT(16'hFB08)) 
     \txeq_txcoeff[0]_i_2__5 
       (.I0(EQ_TXEQ_DEEMPH_OUT[5]),
        .I1(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I2(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I3(txeq_txcoeff[6]),
        .O(data2));
LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
     \txeq_txcoeff[10]_i_1__5 
       (.I0(EQ_TXEQ_DEEMPH_OUT[13]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__5 ),
        .I2(txeq_preset[10]),
        .I3(\n_0_FSM_onehot_fsm_tx[5]_i_2__5 ),
        .I4(\n_0_txeq_txcoeff[10]_i_2__5 ),
        .I5(\n_0_txeq_txcoeff[18]_i_6__5 ),
        .O(\n_0_txeq_txcoeff[10]_i_1__5 ));
LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
     \txeq_txcoeff[10]_i_2__5 
       (.I0(EQ_TXEQ_DEEMPH_OUT[7]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__5 ),
        .I2(EQ_TXEQ_DEEMPH_OUT[14]),
        .I3(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I4(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I5(EQ_TXEQ_DEEMPH_OUT[13]),
        .O(\n_0_txeq_txcoeff[10]_i_2__5 ));
LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
     \txeq_txcoeff[11]_i_1__5 
       (.I0(EQ_TXEQ_DEEMPH_OUT[14]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__5 ),
        .I2(txeq_preset[11]),
        .I3(\n_0_FSM_onehot_fsm_tx[5]_i_2__5 ),
        .I4(\n_0_txeq_txcoeff[11]_i_2__5 ),
        .I5(\n_0_txeq_txcoeff[18]_i_6__5 ),
        .O(\n_0_txeq_txcoeff[11]_i_1__5 ));
LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
     \txeq_txcoeff[11]_i_2__5 
       (.I0(EQ_TXEQ_DEEMPH_OUT[8]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__5 ),
        .I2(EQ_TXEQ_DEEMPH_OUT[15]),
        .I3(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I4(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I5(EQ_TXEQ_DEEMPH_OUT[14]),
        .O(\n_0_txeq_txcoeff[11]_i_2__5 ));
LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
     \txeq_txcoeff[12]_i_1__5 
       (.I0(EQ_TXEQ_DEEMPH_OUT[15]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__5 ),
        .I2(txeq_preset[12]),
        .I3(\n_0_FSM_onehot_fsm_tx[5]_i_2__5 ),
        .I4(\n_0_txeq_txcoeff[12]_i_2__5 ),
        .I5(\n_0_txeq_txcoeff[18]_i_6__5 ),
        .O(\n_0_txeq_txcoeff[12]_i_1__5 ));
LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
     \txeq_txcoeff[12]_i_2__5 
       (.I0(EQ_TXEQ_DEEMPH_OUT[9]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__5 ),
        .I2(txeq_deemph_reg2[0]),
        .I3(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I4(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I5(EQ_TXEQ_DEEMPH_OUT[15]),
        .O(\n_0_txeq_txcoeff[12]_i_2__5 ));
LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
     \txeq_txcoeff[13]_i_1__5 
       (.I0(txeq_deemph_reg2[0]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__5 ),
        .I2(txeq_preset[13]),
        .I3(\n_0_FSM_onehot_fsm_tx[5]_i_2__5 ),
        .I4(\n_0_txeq_txcoeff[13]_i_2__5 ),
        .I5(\n_0_txeq_txcoeff[18]_i_6__5 ),
        .O(\n_0_txeq_txcoeff[13]_i_1__5 ));
LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
     \txeq_txcoeff[13]_i_2__5 
       (.I0(EQ_TXEQ_DEEMPH_OUT[10]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__5 ),
        .I2(txeq_deemph_reg2[1]),
        .I3(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I4(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I5(txeq_deemph_reg2[0]),
        .O(\n_0_txeq_txcoeff[13]_i_2__5 ));
LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
     \txeq_txcoeff[14]_i_1__5 
       (.I0(txeq_deemph_reg2[1]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__5 ),
        .I2(txeq_preset[14]),
        .I3(\n_0_FSM_onehot_fsm_tx[5]_i_2__5 ),
        .I4(\n_0_txeq_txcoeff[14]_i_2__5 ),
        .I5(\n_0_txeq_txcoeff[18]_i_6__5 ),
        .O(\n_0_txeq_txcoeff[14]_i_1__5 ));
LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
     \txeq_txcoeff[14]_i_2__5 
       (.I0(txeq_txcoeff[13]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__5 ),
        .I2(txeq_deemph_reg2[2]),
        .I3(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I4(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I5(txeq_deemph_reg2[1]),
        .O(\n_0_txeq_txcoeff[14]_i_2__5 ));
LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
     \txeq_txcoeff[15]_i_1__5 
       (.I0(txeq_deemph_reg2[2]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__5 ),
        .I2(txeq_preset[15]),
        .I3(\n_0_FSM_onehot_fsm_tx[5]_i_2__5 ),
        .I4(\n_0_txeq_txcoeff[15]_i_2__5 ),
        .I5(\n_0_txeq_txcoeff[18]_i_6__5 ),
        .O(\n_0_txeq_txcoeff[15]_i_1__5 ));
LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
     \txeq_txcoeff[15]_i_2__5 
       (.I0(EQ_TXEQ_DEEMPH_OUT[11]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__5 ),
        .I2(txeq_deemph_reg2[3]),
        .I3(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I4(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I5(txeq_deemph_reg2[2]),
        .O(\n_0_txeq_txcoeff[15]_i_2__5 ));
LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
     \txeq_txcoeff[16]_i_1__5 
       (.I0(txeq_deemph_reg2[3]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__5 ),
        .I2(txeq_preset[16]),
        .I3(\n_0_FSM_onehot_fsm_tx[5]_i_2__5 ),
        .I4(\n_0_txeq_txcoeff[16]_i_2__5 ),
        .I5(\n_0_txeq_txcoeff[18]_i_6__5 ),
        .O(\n_0_txeq_txcoeff[16]_i_1__5 ));
LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
     \txeq_txcoeff[16]_i_2__5 
       (.I0(EQ_TXEQ_DEEMPH_OUT[12]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__5 ),
        .I2(txeq_deemph_reg2[4]),
        .I3(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I4(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I5(txeq_deemph_reg2[3]),
        .O(\n_0_txeq_txcoeff[16]_i_2__5 ));
LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
     \txeq_txcoeff[17]_i_1__5 
       (.I0(txeq_deemph_reg2[4]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__5 ),
        .I2(txeq_preset[17]),
        .I3(\n_0_FSM_onehot_fsm_tx[5]_i_2__5 ),
        .I4(\n_0_txeq_txcoeff[17]_i_2__5 ),
        .I5(\n_0_txeq_txcoeff[18]_i_6__5 ),
        .O(\n_0_txeq_txcoeff[17]_i_1__5 ));
LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
     \txeq_txcoeff[17]_i_2__5 
       (.I0(EQ_TXEQ_DEEMPH_OUT[13]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__5 ),
        .I2(txeq_deemph_reg2[5]),
        .I3(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I4(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I5(txeq_deemph_reg2[4]),
        .O(\n_0_txeq_txcoeff[17]_i_2__5 ));
LUT6 #(
    .INIT(64'hFDD7FDD7FDDFFDD7)) 
     \txeq_txcoeff[18]_i_1__5 
       (.I0(\n_0_txeq_txcoeff[18]_i_3__5 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[5] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[6] ),
        .I4(txeq_control_reg2[1]),
        .I5(txeq_control_reg2[0]),
        .O(\n_0_txeq_txcoeff[18]_i_1__5 ));
LUT6 #(
    .INIT(64'h00000000A4E40444)) 
     \txeq_txcoeff[18]_i_2__5 
       (.I0(\n_0_txeq_txcoeff[18]_i_4__5 ),
        .I1(txeq_deemph_reg2[5]),
        .I2(\n_0_FSM_onehot_fsm_tx[5]_i_2__5 ),
        .I3(\n_0_txeq_txcoeff[18]_i_5__5 ),
        .I4(EQ_TXEQ_DEEMPH_OUT[14]),
        .I5(\n_0_txeq_txcoeff[18]_i_6__5 ),
        .O(\n_0_txeq_txcoeff[18]_i_2__5 ));
(* SOFT_HLUTNM = "soft_lutpair331" *) 
   LUT3 #(
    .INIT(8'h01)) 
     \txeq_txcoeff[18]_i_3__5 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[2] ),
        .O(\n_0_txeq_txcoeff[18]_i_3__5 ));
LUT6 #(
    .INIT(64'h0000000000000016)) 
     \txeq_txcoeff[18]_i_4__5 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[6] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[2] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[5] ),
        .I4(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .O(\n_0_txeq_txcoeff[18]_i_4__5 ));
(* SOFT_HLUTNM = "soft_lutpair334" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[18]_i_5__5 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[18]_i_5__5 ));
LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFFF9)) 
     \txeq_txcoeff[18]_i_6__5 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[2] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[6] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[5] ),
        .I4(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .O(\n_0_txeq_txcoeff[18]_i_6__5 ));
LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
     \txeq_txcoeff[1]_i_1__5 
       (.I0(EQ_TXEQ_DEEMPH_OUT[5]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__5 ),
        .I2(txeq_preset[1]),
        .I3(\n_0_FSM_onehot_fsm_tx[5]_i_2__5 ),
        .I4(\n_0_txeq_txcoeff[1]_i_2__5 ),
        .I5(\n_0_txeq_txcoeff[18]_i_6__5 ),
        .O(\n_0_txeq_txcoeff[1]_i_1__5 ));
LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
     \txeq_txcoeff[1]_i_2__5 
       (.I0(\n_0_txeq_txcoeff_reg[0] ),
        .I1(\n_0_txeq_txcoeff[18]_i_4__5 ),
        .I2(EQ_TXEQ_DEEMPH_OUT[6]),
        .I3(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I4(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I5(EQ_TXEQ_DEEMPH_OUT[5]),
        .O(\n_0_txeq_txcoeff[1]_i_2__5 ));
LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
     \txeq_txcoeff[2]_i_1__5 
       (.I0(EQ_TXEQ_DEEMPH_OUT[6]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__5 ),
        .I2(txeq_preset[2]),
        .I3(\n_0_FSM_onehot_fsm_tx[5]_i_2__5 ),
        .I4(\n_0_txeq_txcoeff[2]_i_2__5 ),
        .I5(\n_0_txeq_txcoeff[18]_i_6__5 ),
        .O(\n_0_txeq_txcoeff[2]_i_1__5 ));
LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
     \txeq_txcoeff[2]_i_2__5 
       (.I0(EQ_TXEQ_DEEMPH_OUT[0]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__5 ),
        .I2(EQ_TXEQ_DEEMPH_OUT[7]),
        .I3(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I4(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I5(EQ_TXEQ_DEEMPH_OUT[6]),
        .O(\n_0_txeq_txcoeff[2]_i_2__5 ));
LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
     \txeq_txcoeff[3]_i_1__5 
       (.I0(EQ_TXEQ_DEEMPH_OUT[7]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__5 ),
        .I2(txeq_preset[3]),
        .I3(\n_0_FSM_onehot_fsm_tx[5]_i_2__5 ),
        .I4(\n_0_txeq_txcoeff[3]_i_2__5 ),
        .I5(\n_0_txeq_txcoeff[18]_i_6__5 ),
        .O(\n_0_txeq_txcoeff[3]_i_1__5 ));
LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
     \txeq_txcoeff[3]_i_2__5 
       (.I0(EQ_TXEQ_DEEMPH_OUT[1]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__5 ),
        .I2(EQ_TXEQ_DEEMPH_OUT[8]),
        .I3(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I4(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I5(EQ_TXEQ_DEEMPH_OUT[7]),
        .O(\n_0_txeq_txcoeff[3]_i_2__5 ));
LUT6 #(
    .INIT(64'h00000000F4A45404)) 
     \txeq_txcoeff[4]_i_1__5 
       (.I0(\n_0_txeq_txcoeff[18]_i_4__5 ),
        .I1(EQ_TXEQ_DEEMPH_OUT[8]),
        .I2(\n_0_FSM_onehot_fsm_tx[5]_i_2__5 ),
        .I3(\n_0_txeq_txcoeff[4]_i_2__5 ),
        .I4(EQ_TXEQ_DEEMPH_OUT[2]),
        .I5(\n_0_txeq_txcoeff[18]_i_6__5 ),
        .O(\n_0_txeq_txcoeff[4]_i_1__5 ));
LUT4 #(
    .INIT(16'hFB08)) 
     \txeq_txcoeff[4]_i_2__5 
       (.I0(EQ_TXEQ_DEEMPH_OUT[9]),
        .I1(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I2(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I3(EQ_TXEQ_DEEMPH_OUT[8]),
        .O(\n_0_txeq_txcoeff[4]_i_2__5 ));
LUT6 #(
    .INIT(64'h00000000F4A45404)) 
     \txeq_txcoeff[5]_i_1__5 
       (.I0(\n_0_txeq_txcoeff[18]_i_4__5 ),
        .I1(EQ_TXEQ_DEEMPH_OUT[9]),
        .I2(\n_0_FSM_onehot_fsm_tx[5]_i_2__5 ),
        .I3(\n_0_txeq_txcoeff[5]_i_2__5 ),
        .I4(EQ_TXEQ_DEEMPH_OUT[3]),
        .I5(\n_0_txeq_txcoeff[18]_i_6__5 ),
        .O(\n_0_txeq_txcoeff[5]_i_1__5 ));
(* SOFT_HLUTNM = "soft_lutpair337" *) 
   LUT4 #(
    .INIT(16'hFB08)) 
     \txeq_txcoeff[5]_i_2__5 
       (.I0(EQ_TXEQ_DEEMPH_OUT[10]),
        .I1(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I2(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I3(EQ_TXEQ_DEEMPH_OUT[9]),
        .O(\n_0_txeq_txcoeff[5]_i_2__5 ));
LUT6 #(
    .INIT(64'h00000000F4A45404)) 
     \txeq_txcoeff[6]_i_1__5 
       (.I0(\n_0_txeq_txcoeff[18]_i_4__5 ),
        .I1(EQ_TXEQ_DEEMPH_OUT[10]),
        .I2(\n_0_FSM_onehot_fsm_tx[5]_i_2__5 ),
        .I3(\n_0_txeq_txcoeff[6]_i_2__5 ),
        .I4(EQ_TXEQ_DEEMPH_OUT[4]),
        .I5(\n_0_txeq_txcoeff[18]_i_6__5 ),
        .O(\n_0_txeq_txcoeff[6]_i_1__5 ));
(* SOFT_HLUTNM = "soft_lutpair337" *) 
   LUT4 #(
    .INIT(16'hFB08)) 
     \txeq_txcoeff[6]_i_2__5 
       (.I0(txeq_txcoeff[13]),
        .I1(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I2(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I3(EQ_TXEQ_DEEMPH_OUT[10]),
        .O(\n_0_txeq_txcoeff[6]_i_2__5 ));
LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
     \txeq_txcoeff[7]_i_1__5 
       (.I0(txeq_txcoeff[13]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__5 ),
        .I2(txeq_preset[7]),
        .I3(\n_0_FSM_onehot_fsm_tx[5]_i_2__5 ),
        .I4(\n_0_txeq_txcoeff[7]_i_2__5 ),
        .I5(\n_0_txeq_txcoeff[18]_i_6__5 ),
        .O(\n_0_txeq_txcoeff[7]_i_1__5 ));
LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
     \txeq_txcoeff[7]_i_2__5 
       (.I0(txeq_txcoeff[6]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__5 ),
        .I2(EQ_TXEQ_DEEMPH_OUT[11]),
        .I3(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I4(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I5(txeq_txcoeff[13]),
        .O(\n_0_txeq_txcoeff[7]_i_2__5 ));
LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
     \txeq_txcoeff[8]_i_1__5 
       (.I0(EQ_TXEQ_DEEMPH_OUT[11]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__5 ),
        .I2(txeq_preset[8]),
        .I3(\n_0_FSM_onehot_fsm_tx[5]_i_2__5 ),
        .I4(\n_0_txeq_txcoeff[8]_i_2__5 ),
        .I5(\n_0_txeq_txcoeff[18]_i_6__5 ),
        .O(\n_0_txeq_txcoeff[8]_i_1__5 ));
LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
     \txeq_txcoeff[8]_i_2__5 
       (.I0(EQ_TXEQ_DEEMPH_OUT[5]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__5 ),
        .I2(EQ_TXEQ_DEEMPH_OUT[12]),
        .I3(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I4(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I5(EQ_TXEQ_DEEMPH_OUT[11]),
        .O(\n_0_txeq_txcoeff[8]_i_2__5 ));
LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
     \txeq_txcoeff[9]_i_1__5 
       (.I0(EQ_TXEQ_DEEMPH_OUT[12]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__5 ),
        .I2(txeq_preset[9]),
        .I3(\n_0_FSM_onehot_fsm_tx[5]_i_2__5 ),
        .I4(\n_0_txeq_txcoeff[9]_i_2__5 ),
        .I5(\n_0_txeq_txcoeff[18]_i_6__5 ),
        .O(\n_0_txeq_txcoeff[9]_i_1__5 ));
LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
     \txeq_txcoeff[9]_i_2__5 
       (.I0(EQ_TXEQ_DEEMPH_OUT[6]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__5 ),
        .I2(EQ_TXEQ_DEEMPH_OUT[13]),
        .I3(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I4(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I5(EQ_TXEQ_DEEMPH_OUT[12]),
        .O(\n_0_txeq_txcoeff[9]_i_2__5 ));
LUT6 #(
    .INIT(64'h0000200000AA2000)) 
     \txeq_txcoeff_cnt[0]_i_1__5 
       (.I0(\n_0_txeq_txcoeff_cnt[1]_i_2__5 ),
        .I1(txeq_control_reg2[0]),
        .I2(txeq_control_reg2[1]),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I5(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .O(\n_0_txeq_txcoeff_cnt[0]_i_1__5 ));
(* SOFT_HLUTNM = "soft_lutpair334" *) 
   LUT5 #(
    .INIT(32'h00002800)) 
     \txeq_txcoeff_cnt[1]_i_1__5 
       (.I0(\n_0_txeq_txcoeff_cnt[1]_i_2__5 ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I2(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I4(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .O(\n_0_txeq_txcoeff_cnt[1]_i_1__5 ));
LUT4 #(
    .INIT(16'h0001)) 
     \txeq_txcoeff_cnt[1]_i_2__5 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[5] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[6] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[2] ),
        .O(\n_0_txeq_txcoeff_cnt[1]_i_2__5 ));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_cnt_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_txeq_txcoeff_cnt[0]_i_1__5 ),
        .Q(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_cnt_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_txeq_txcoeff_cnt[1]_i_1__5 ),
        .Q(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__5 ),
        .D(\n_0_txeq_txcoeff[0]_i_1__5 ),
        .Q(\n_0_txeq_txcoeff_reg[0] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[10] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__5 ),
        .D(\n_0_txeq_txcoeff[10]_i_1__5 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[8]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[11] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__5 ),
        .D(\n_0_txeq_txcoeff[11]_i_1__5 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[9]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[12] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__5 ),
        .D(\n_0_txeq_txcoeff[12]_i_1__5 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[10]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[13] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__5 ),
        .D(\n_0_txeq_txcoeff[13]_i_1__5 ),
        .Q(txeq_txcoeff[13]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[14] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__5 ),
        .D(\n_0_txeq_txcoeff[14]_i_1__5 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[11]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[15] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__5 ),
        .D(\n_0_txeq_txcoeff[15]_i_1__5 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[12]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[16] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__5 ),
        .D(\n_0_txeq_txcoeff[16]_i_1__5 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[13]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[17] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__5 ),
        .D(\n_0_txeq_txcoeff[17]_i_1__5 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[14]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[18] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__5 ),
        .D(\n_0_txeq_txcoeff[18]_i_2__5 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[15]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__5 ),
        .D(\n_0_txeq_txcoeff[1]_i_1__5 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[0]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__5 ),
        .D(\n_0_txeq_txcoeff[2]_i_1__5 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[1]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__5 ),
        .D(\n_0_txeq_txcoeff[3]_i_1__5 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[2]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__5 ),
        .D(\n_0_txeq_txcoeff[4]_i_1__5 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[3]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__5 ),
        .D(\n_0_txeq_txcoeff[5]_i_1__5 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[4]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[6] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__5 ),
        .D(\n_0_txeq_txcoeff[6]_i_1__5 ),
        .Q(txeq_txcoeff[6]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[7] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__5 ),
        .D(\n_0_txeq_txcoeff[7]_i_1__5 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[5]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[8] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__5 ),
        .D(\n_0_txeq_txcoeff[8]_i_1__5 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[6]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[9] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__5 ),
        .D(\n_0_txeq_txcoeff[9]_i_1__5 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[7]),
        .R(O7));
endmodule

(* ORIG_REF_NAME = "vc709_pcie_x8_gen3_pipe_eq" *) 
module vc709_pcie_x8_gen3vc709_pcie_x8_gen3_pipe_eq_30
   (EQ_TXEQ_DEEMPH_OUT,
    PIPERX1EQLPNEWTXCOEFFORPRESET,
    PIPE_TXEQ_DONE,
    PIPE_RXEQ_DONE,
    TXPRECURSOR,
    TXMAINCURSOR,
    TXPOSTCURSOR,
    pipe_rx1_eq_lffs_sel,
    O38,
    I1,
    O7,
    pipe_pclk_in,
    PIPE_TXEQ_CONTROL,
    PIPE_TXEQ_DEEMPH,
    PIPE_TXEQ_PRESET,
    EQ_GEN3,
    PIPE_RXEQ_CONTROL,
    PIPE_RXEQ_PRESET,
    PIPE_RXEQ_TXPRESET,
    PIPE_RXEQ_LFFS);
  output [15:0]EQ_TXEQ_DEEMPH_OUT;
  output [17:0]PIPERX1EQLPNEWTXCOEFFORPRESET;
  output [0:0]PIPE_TXEQ_DONE;
  output [0:0]PIPE_RXEQ_DONE;
  output [4:0]TXPRECURSOR;
  output [6:0]TXMAINCURSOR;
  output [4:0]TXPOSTCURSOR;
  output pipe_rx1_eq_lffs_sel;
  output O38;
  input I1;
  input [0:0]O7;
  input pipe_pclk_in;
  input [1:0]PIPE_TXEQ_CONTROL;
  input [5:0]PIPE_TXEQ_DEEMPH;
  input [3:0]PIPE_TXEQ_PRESET;
  input EQ_GEN3;
  input [1:0]PIPE_RXEQ_CONTROL;
  input [2:0]PIPE_RXEQ_PRESET;
  input [3:0]PIPE_RXEQ_TXPRESET;
  input [5:0]PIPE_RXEQ_LFFS;

  wire \<const0> ;
  wire \<const1> ;
  wire EQ_GEN3;
  wire [15:0]EQ_TXEQ_DEEMPH_OUT;
  wire I1;
  wire O38;
  wire [0:0]O7;
  wire [17:0]PIPERX1EQLPNEWTXCOEFFORPRESET;
  wire [1:0]PIPE_RXEQ_CONTROL;
  wire [0:0]PIPE_RXEQ_DONE;
  wire [5:0]PIPE_RXEQ_LFFS;
  wire [2:0]PIPE_RXEQ_PRESET;
  wire [3:0]PIPE_RXEQ_TXPRESET;
  wire [1:0]PIPE_TXEQ_CONTROL;
  wire [5:0]PIPE_TXEQ_DEEMPH;
  wire [0:0]PIPE_TXEQ_DONE;
  wire [3:0]PIPE_TXEQ_PRESET;
  wire [6:0]TXMAINCURSOR;
  wire [4:0]TXPOSTCURSOR;
  wire [4:0]TXPRECURSOR;
  wire [0:0]data2;
  wire gen3_reg1;
  wire gen3_reg2;
  wire \n_0_FSM_onehot_fsm[4]_i_8__0 ;
  wire \n_0_FSM_onehot_fsm_rx[1]_i_1__0 ;
  wire \n_0_FSM_onehot_fsm_rx[3]_i_1__0 ;
  wire \n_0_FSM_onehot_fsm_rx[3]_i_2__0 ;
  wire \n_0_FSM_onehot_fsm_rx[4]_i_1__0 ;
  wire \n_0_FSM_onehot_fsm_rx[5]_i_2__0 ;
  wire \n_0_FSM_onehot_fsm_rx[6]_i_2__0 ;
  wire \n_0_FSM_onehot_fsm_rx[6]_i_3__0 ;
  wire \n_0_FSM_onehot_fsm_rx[6]_i_4__0 ;
  wire \n_0_FSM_onehot_fsm_rx[6]_i_5__0 ;
  wire \n_0_FSM_onehot_fsm_rx[6]_i_6__0 ;
  wire \n_0_FSM_onehot_fsm_rx[6]_i_7__0 ;
  wire \n_0_FSM_onehot_fsm_rx_reg[0] ;
  wire \n_0_FSM_onehot_fsm_rx_reg[1] ;
  wire \n_0_FSM_onehot_fsm_rx_reg[2] ;
  wire \n_0_FSM_onehot_fsm_rx_reg[3] ;
  wire \n_0_FSM_onehot_fsm_rx_reg[4] ;
  wire \n_0_FSM_onehot_fsm_rx_reg[5] ;
  wire \n_0_FSM_onehot_fsm_rx_reg[6] ;
  wire \n_0_FSM_onehot_fsm_tx[1]_i_1__0 ;
  wire \n_0_FSM_onehot_fsm_tx[2]_i_1__0 ;
  wire \n_0_FSM_onehot_fsm_tx[3]_i_1__0 ;
  wire \n_0_FSM_onehot_fsm_tx[3]_i_2__0 ;
  wire \n_0_FSM_onehot_fsm_tx[4]_i_1__0 ;
  wire \n_0_FSM_onehot_fsm_tx[5]_i_1__0 ;
  wire \n_0_FSM_onehot_fsm_tx[5]_i_2__0 ;
  wire \n_0_FSM_onehot_fsm_tx[6]_i_1__0 ;
  wire \n_0_FSM_onehot_fsm_tx[6]_i_2__0 ;
  wire \n_0_FSM_onehot_fsm_tx[6]_i_3__0 ;
  wire \n_0_FSM_onehot_fsm_tx[6]_i_4__0 ;
  wire \n_0_FSM_onehot_fsm_tx[6]_i_5__0 ;
  wire \n_0_FSM_onehot_fsm_tx_reg[0] ;
  wire \n_0_FSM_onehot_fsm_tx_reg[1] ;
  wire \n_0_FSM_onehot_fsm_tx_reg[2] ;
  wire \n_0_FSM_onehot_fsm_tx_reg[3] ;
  wire \n_0_FSM_onehot_fsm_tx_reg[4] ;
  wire \n_0_FSM_onehot_fsm_tx_reg[5] ;
  wire \n_0_FSM_onehot_fsm_tx_reg[6] ;
  wire n_0_rxeq_adapt_done_reg_i_3__0;
  wire n_0_rxeq_adapt_done_reg_i_4__0;
  wire n_0_rxeq_adapt_done_reg_reg;
  wire \n_0_rxeq_cnt[0]_i_1__0 ;
  wire \n_0_rxeq_cnt[0]_i_2__0 ;
  wire \n_0_rxeq_cnt[1]_i_1__0 ;
  wire \n_0_rxeq_cnt[2]_i_1__0 ;
  wire \n_0_rxeq_cnt[2]_i_2__0 ;
  wire n_0_rxeq_done_i_2__0;
  wire \n_0_rxeq_fs[0]_i_1__0 ;
  wire \n_0_rxeq_fs[1]_i_1__0 ;
  wire \n_0_rxeq_fs[2]_i_1__0 ;
  wire \n_0_rxeq_fs[3]_i_1__0 ;
  wire \n_0_rxeq_fs[4]_i_1__0 ;
  wire \n_0_rxeq_fs[5]_i_1__0 ;
  wire \n_0_rxeq_fs[5]_i_2__0 ;
  wire \n_0_rxeq_fs[5]_i_3__0 ;
  wire \n_0_rxeq_fs[5]_i_4__0 ;
  wire \n_0_rxeq_fs[5]_i_5__0 ;
  wire \n_0_rxeq_fs_reg[0] ;
  wire \n_0_rxeq_fs_reg[1] ;
  wire \n_0_rxeq_fs_reg[2] ;
  wire \n_0_rxeq_fs_reg[3] ;
  wire \n_0_rxeq_fs_reg[4] ;
  wire \n_0_rxeq_fs_reg[5] ;
  wire \n_0_rxeq_lf[0]_i_1__0 ;
  wire \n_0_rxeq_lf[1]_i_1__0 ;
  wire \n_0_rxeq_lf[2]_i_1__0 ;
  wire \n_0_rxeq_lf[3]_i_1__0 ;
  wire \n_0_rxeq_lf[4]_i_1__0 ;
  wire \n_0_rxeq_lf[5]_i_1__0 ;
  wire \n_0_rxeq_lf[5]_i_2__0 ;
  wire \n_0_rxeq_lf[5]_i_3__0 ;
  wire \n_0_rxeq_lf[5]_i_4__0 ;
  wire n_0_rxeq_lffs_sel_i_3__0;
  wire n_0_rxeq_lffs_sel_reg;
  wire \n_0_rxeq_preset[0]_i_1__0 ;
  wire \n_0_rxeq_preset[1]_i_1__0 ;
  wire \n_0_rxeq_preset[2]_i_1__0 ;
  wire \n_0_rxeq_preset[2]_i_2__0 ;
  wire \n_0_rxeq_preset[2]_i_3__0 ;
  wire \n_0_rxeq_preset[2]_i_4 ;
  wire \n_0_rxeq_preset[2]_i_5__0 ;
  wire n_0_rxeq_preset_valid_i_1__0;
  wire n_0_rxeq_scan_i;
  wire \n_0_rxeq_txcoeff[0]_i_1__0 ;
  wire \n_0_rxeq_txcoeff[10]_i_1__0 ;
  wire \n_0_rxeq_txcoeff[11]_i_1__0 ;
  wire \n_0_rxeq_txcoeff[12]_i_1__0 ;
  wire \n_0_rxeq_txcoeff[13]_i_1__0 ;
  wire \n_0_rxeq_txcoeff[14]_i_1__0 ;
  wire \n_0_rxeq_txcoeff[15]_i_1__0 ;
  wire \n_0_rxeq_txcoeff[16]_i_1__0 ;
  wire \n_0_rxeq_txcoeff[17]_i_1__0 ;
  wire \n_0_rxeq_txcoeff[1]_i_1__0 ;
  wire \n_0_rxeq_txcoeff[2]_i_1__0 ;
  wire \n_0_rxeq_txcoeff[3]_i_1__0 ;
  wire \n_0_rxeq_txcoeff[4]_i_1__0 ;
  wire \n_0_rxeq_txcoeff[5]_i_1__0 ;
  wire \n_0_rxeq_txcoeff[6]_i_1__0 ;
  wire \n_0_rxeq_txcoeff[7]_i_1__0 ;
  wire \n_0_rxeq_txcoeff[8]_i_1__0 ;
  wire \n_0_rxeq_txcoeff[9]_i_1__0 ;
  wire \n_0_rxeq_txpreset[0]_i_1__0 ;
  wire \n_0_rxeq_txpreset[1]_i_1__0 ;
  wire \n_0_rxeq_txpreset[2]_i_1__0 ;
  wire \n_0_rxeq_txpreset[3]_i_1__0 ;
  wire \n_0_rxeq_txpreset[3]_i_2__0 ;
  wire \n_0_rxeq_txpreset[3]_i_3__0 ;
  wire \n_0_rxeq_txpreset[3]_i_4__0 ;
  wire n_0_txeq_done_i_1__0;
  wire \n_0_txeq_preset[0]_i_1__0 ;
  wire \n_0_txeq_preset[10]_i_1__0 ;
  wire \n_0_txeq_preset[11]_i_1__0 ;
  wire \n_0_txeq_preset[12]_i_1__0 ;
  wire \n_0_txeq_preset[13]_i_1__0 ;
  wire \n_0_txeq_preset[14]_i_1__0 ;
  wire \n_0_txeq_preset[15]_i_1__5 ;
  wire \n_0_txeq_preset[16]_i_1__0 ;
  wire \n_0_txeq_preset[17]_i_1__0 ;
  wire \n_0_txeq_preset[17]_i_2__0 ;
  wire \n_0_txeq_preset[1]_i_1__0 ;
  wire \n_0_txeq_preset[2]_i_1__0 ;
  wire \n_0_txeq_preset[3]_i_1__0 ;
  wire \n_0_txeq_preset[7]_i_1__0 ;
  wire \n_0_txeq_preset[8]_i_1__0 ;
  wire \n_0_txeq_preset[9]_i_1__0 ;
  wire n_0_txeq_preset_done_i_1__0;
  wire n_0_txeq_preset_done_i_2__0;
  wire \n_0_txeq_txcoeff[0]_i_1__0 ;
  wire \n_0_txeq_txcoeff[10]_i_1__0 ;
  wire \n_0_txeq_txcoeff[10]_i_2__0 ;
  wire \n_0_txeq_txcoeff[11]_i_1__0 ;
  wire \n_0_txeq_txcoeff[11]_i_2__0 ;
  wire \n_0_txeq_txcoeff[12]_i_1__0 ;
  wire \n_0_txeq_txcoeff[12]_i_2__0 ;
  wire \n_0_txeq_txcoeff[13]_i_1__0 ;
  wire \n_0_txeq_txcoeff[13]_i_2__0 ;
  wire \n_0_txeq_txcoeff[14]_i_1__0 ;
  wire \n_0_txeq_txcoeff[14]_i_2__0 ;
  wire \n_0_txeq_txcoeff[15]_i_1__0 ;
  wire \n_0_txeq_txcoeff[15]_i_2__0 ;
  wire \n_0_txeq_txcoeff[16]_i_1__0 ;
  wire \n_0_txeq_txcoeff[16]_i_2__0 ;
  wire \n_0_txeq_txcoeff[17]_i_1__0 ;
  wire \n_0_txeq_txcoeff[17]_i_2__0 ;
  wire \n_0_txeq_txcoeff[18]_i_1__0 ;
  wire \n_0_txeq_txcoeff[18]_i_2__0 ;
  wire \n_0_txeq_txcoeff[18]_i_3__0 ;
  wire \n_0_txeq_txcoeff[18]_i_4__0 ;
  wire \n_0_txeq_txcoeff[18]_i_5__0 ;
  wire \n_0_txeq_txcoeff[18]_i_6__0 ;
  wire \n_0_txeq_txcoeff[1]_i_1__0 ;
  wire \n_0_txeq_txcoeff[1]_i_2__0 ;
  wire \n_0_txeq_txcoeff[2]_i_1__0 ;
  wire \n_0_txeq_txcoeff[2]_i_2__0 ;
  wire \n_0_txeq_txcoeff[3]_i_1__0 ;
  wire \n_0_txeq_txcoeff[3]_i_2__0 ;
  wire \n_0_txeq_txcoeff[4]_i_1__0 ;
  wire \n_0_txeq_txcoeff[4]_i_2__0 ;
  wire \n_0_txeq_txcoeff[5]_i_1__0 ;
  wire \n_0_txeq_txcoeff[5]_i_2__0 ;
  wire \n_0_txeq_txcoeff[6]_i_1__0 ;
  wire \n_0_txeq_txcoeff[6]_i_2__0 ;
  wire \n_0_txeq_txcoeff[7]_i_1__0 ;
  wire \n_0_txeq_txcoeff[7]_i_2__0 ;
  wire \n_0_txeq_txcoeff[8]_i_1__0 ;
  wire \n_0_txeq_txcoeff[8]_i_2__0 ;
  wire \n_0_txeq_txcoeff[9]_i_1__0 ;
  wire \n_0_txeq_txcoeff[9]_i_2__0 ;
  wire \n_0_txeq_txcoeff_cnt[0]_i_1__0 ;
  wire \n_0_txeq_txcoeff_cnt[1]_i_1__0 ;
  wire \n_0_txeq_txcoeff_cnt[1]_i_2__0 ;
  wire \n_0_txeq_txcoeff_cnt_reg[0] ;
  wire \n_0_txeq_txcoeff_cnt_reg[1] ;
  wire \n_0_txeq_txcoeff_reg[0] ;
  wire n_1_rxeq_scan_i;
  wire n_2_rxeq_scan_i;
  wire n_3_rxeq_scan_i;
  wire n_4_rxeq_scan_i;
  wire n_5_rxeq_scan_i;
  wire n_6_rxeq_scan_i;
  wire n_7_rxeq_scan_i;
  wire n_8_rxeq_scan_i;
  wire pipe_pclk_in;
  wire pipe_rx1_eq_lffs_sel;
  wire rxeq_adapt_done;
  wire [2:0]rxeq_cnt;
  wire [1:0]rxeq_control_reg1;
  wire [1:0]rxeq_control_reg2;
  wire [5:0]rxeq_lf;
  wire [5:0]rxeq_lffs_reg1;
  wire [5:0]rxeq_lffs_reg2;
  wire [2:2]rxeq_new_txcoeff;
  wire rxeq_new_txcoeff_req;
  wire [2:0]rxeq_preset;
  wire [2:0]rxeq_preset_reg1;
  wire [2:0]rxeq_preset_reg2;
  wire rxeq_preset_valid;
  wire [17:0]rxeq_txcoeff;
  wire [3:0]rxeq_txpreset;
  wire [3:0]rxeq_txpreset_reg1;
  wire [3:0]rxeq_txpreset_reg2;
  wire rxeq_user_en_reg1;
  wire rxeq_user_en_reg2;
  wire rxeq_user_mode_reg1;
  wire rxeq_user_mode_reg2;
  wire [17:0]rxeq_user_txcoeff_reg1;
  wire [17:0]rxeq_user_txcoeff_reg2;
  wire [1:0]txeq_control_reg1;
  wire [1:0]txeq_control_reg2;
  wire [5:0]txeq_deemph_reg1;
  wire [5:0]txeq_deemph_reg2;
  wire [17:0]txeq_preset;
  wire txeq_preset_done;
  wire [3:0]txeq_preset_reg1;
  wire [3:0]txeq_preset_reg2;
  wire [13:6]txeq_txcoeff;

LUT2 #(
    .INIT(4'hB)) 
     \FSM_onehot_fsm[4]_i_8__0 
       (.I0(rxeq_control_reg2[0]),
        .I1(rxeq_control_reg2[1]),
        .O(\n_0_FSM_onehot_fsm[4]_i_8__0 ));
LUT5 #(
    .INIT(32'h22232226)) 
     \FSM_onehot_fsm_rx[1]_i_1__0 
       (.I0(\n_0_FSM_onehot_fsm_rx[6]_i_3__0 ),
        .I1(\n_0_FSM_onehot_fsm_rx[6]_i_4__0 ),
        .I2(rxeq_control_reg2[0]),
        .I3(rxeq_control_reg2[1]),
        .I4(\n_0_FSM_onehot_fsm_rx[6]_i_5__0 ),
        .O(\n_0_FSM_onehot_fsm_rx[1]_i_1__0 ));
LUT5 #(
    .INIT(32'h05000C00)) 
     \FSM_onehot_fsm_rx[3]_i_1__0 
       (.I0(\n_0_FSM_onehot_fsm_rx[3]_i_2__0 ),
        .I1(rxeq_control_reg2[1]),
        .I2(\n_0_FSM_onehot_fsm_rx[6]_i_5__0 ),
        .I3(\n_0_FSM_onehot_fsm_rx[6]_i_4__0 ),
        .I4(\n_0_FSM_onehot_fsm_rx[6]_i_3__0 ),
        .O(\n_0_FSM_onehot_fsm_rx[3]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair391" *) 
   LUT3 #(
    .INIT(8'h04)) 
     \FSM_onehot_fsm_rx[3]_i_2__0 
       (.I0(rxeq_cnt[2]),
        .I1(rxeq_cnt[1]),
        .I2(rxeq_cnt[0]),
        .O(\n_0_FSM_onehot_fsm_rx[3]_i_2__0 ));
LUT6 #(
    .INIT(64'h7F04000000000000)) 
     \FSM_onehot_fsm_rx[4]_i_1__0 
       (.I0(rxeq_cnt[2]),
        .I1(rxeq_cnt[1]),
        .I2(rxeq_cnt[0]),
        .I3(\n_0_FSM_onehot_fsm_rx[6]_i_5__0 ),
        .I4(\n_0_FSM_onehot_fsm_rx[6]_i_4__0 ),
        .I5(\n_0_FSM_onehot_fsm_rx[6]_i_3__0 ),
        .O(\n_0_FSM_onehot_fsm_rx[4]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair391" *) 
   LUT3 #(
    .INIT(8'h7F)) 
     \FSM_onehot_fsm_rx[5]_i_2__0 
       (.I0(rxeq_cnt[1]),
        .I1(rxeq_cnt[0]),
        .I2(rxeq_cnt[2]),
        .O(\n_0_FSM_onehot_fsm_rx[5]_i_2__0 ));
LUT2 #(
    .INIT(4'h1)) 
     \FSM_onehot_fsm_rx[6]_i_2__0 
       (.I0(rxeq_control_reg2[1]),
        .I1(rxeq_control_reg2[0]),
        .O(\n_0_FSM_onehot_fsm_rx[6]_i_2__0 ));
LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFEEF)) 
     \FSM_onehot_fsm_rx[6]_i_3__0 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I1(\n_0_FSM_onehot_fsm_rx[6]_i_6__0 ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .I4(\n_0_FSM_onehot_fsm_rx_reg[2] ),
        .I5(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .O(\n_0_FSM_onehot_fsm_rx[6]_i_3__0 ));
(* SOFT_HLUTNM = "soft_lutpair380" *) 
   LUT5 #(
    .INIT(32'h00000111)) 
     \FSM_onehot_fsm_rx[6]_i_4__0 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[0] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I4(\n_0_FSM_onehot_fsm_rx[6]_i_7__0 ),
        .O(\n_0_FSM_onehot_fsm_rx[6]_i_4__0 ));
LUT6 #(
    .INIT(64'h0000000000000016)) 
     \FSM_onehot_fsm_rx[6]_i_5__0 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[2] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I4(\n_0_FSM_onehot_fsm_rx[6]_i_6__0 ),
        .I5(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .O(\n_0_FSM_onehot_fsm_rx[6]_i_5__0 ));
(* SOFT_HLUTNM = "soft_lutpair380" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \FSM_onehot_fsm_rx[6]_i_6__0 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[0] ),
        .O(\n_0_FSM_onehot_fsm_rx[6]_i_6__0 ));
(* SOFT_HLUTNM = "soft_lutpair379" *) 
   LUT5 #(
    .INIT(32'hFFFEEEEB)) 
     \FSM_onehot_fsm_rx[6]_i_7__0 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[2] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I4(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .O(\n_0_FSM_onehot_fsm_rx[6]_i_7__0 ));
FDRE #(
    .INIT(1'b1)) 
     \FSM_onehot_fsm_rx_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(\n_0_FSM_onehot_fsm_rx_reg[0] ),
        .R(O7));
FDSE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_rx_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_FSM_onehot_fsm_rx[1]_i_1__0 ),
        .Q(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .S(O7));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_rx_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_3_rxeq_scan_i),
        .Q(\n_0_FSM_onehot_fsm_rx_reg[2] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_rx_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_FSM_onehot_fsm_rx[3]_i_1__0 ),
        .Q(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_rx_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_FSM_onehot_fsm_rx[4]_i_1__0 ),
        .Q(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_rx_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_2_rxeq_scan_i),
        .Q(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_rx_reg[6] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_1_rxeq_scan_i),
        .Q(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .R(O7));
LUT6 #(
    .INIT(64'h0E0E0E0F0E0E0E1E)) 
     \FSM_onehot_fsm_tx[1]_i_1__0 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[0] ),
        .I1(\n_0_FSM_onehot_fsm_tx[5]_i_2__0 ),
        .I2(\n_0_FSM_onehot_fsm_tx[6]_i_3__0 ),
        .I3(txeq_control_reg2[0]),
        .I4(txeq_control_reg2[1]),
        .I5(\n_0_FSM_onehot_fsm_tx[6]_i_4__0 ),
        .O(\n_0_FSM_onehot_fsm_tx[1]_i_1__0 ));
LUT6 #(
    .INIT(64'h10BA000000000000)) 
     \FSM_onehot_fsm_tx[2]_i_1__0 
       (.I0(\n_0_FSM_onehot_fsm_tx[6]_i_4__0 ),
        .I1(txeq_control_reg2[1]),
        .I2(txeq_control_reg2[0]),
        .I3(txeq_preset_done),
        .I4(\n_0_FSM_onehot_fsm_tx[6]_i_3__0 ),
        .I5(\n_0_FSM_onehot_fsm_tx[6]_i_2__0 ),
        .O(\n_0_FSM_onehot_fsm_tx[2]_i_1__0 ));
LUT6 #(
    .INIT(64'h2222000030330000)) 
     \FSM_onehot_fsm_tx[3]_i_1__0 
       (.I0(\n_0_FSM_onehot_fsm_tx[3]_i_2__0 ),
        .I1(\n_0_FSM_onehot_fsm_tx[6]_i_4__0 ),
        .I2(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I3(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I4(\n_0_FSM_onehot_fsm_tx[6]_i_3__0 ),
        .I5(\n_0_FSM_onehot_fsm_tx[6]_i_2__0 ),
        .O(\n_0_FSM_onehot_fsm_tx[3]_i_1__0 ));
LUT2 #(
    .INIT(4'h2)) 
     \FSM_onehot_fsm_tx[3]_i_2__0 
       (.I0(txeq_control_reg2[1]),
        .I1(txeq_control_reg2[0]),
        .O(\n_0_FSM_onehot_fsm_tx[3]_i_2__0 ));
LUT6 #(
    .INIT(64'h0400040004000000)) 
     \FSM_onehot_fsm_tx[4]_i_1__0 
       (.I0(\n_0_FSM_onehot_fsm_tx[6]_i_4__0 ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I2(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I3(\n_0_FSM_onehot_fsm_tx[6]_i_3__0 ),
        .I4(\n_0_FSM_onehot_fsm_tx[5]_i_2__0 ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[0] ),
        .O(\n_0_FSM_onehot_fsm_tx[4]_i_1__0 ));
LUT6 #(
    .INIT(64'h0000000000004000)) 
     \FSM_onehot_fsm_tx[5]_i_1__0 
       (.I0(\n_0_FSM_onehot_fsm_tx[6]_i_4__0 ),
        .I1(txeq_control_reg2[1]),
        .I2(txeq_control_reg2[0]),
        .I3(\n_0_FSM_onehot_fsm_tx[6]_i_3__0 ),
        .I4(\n_0_FSM_onehot_fsm_tx[5]_i_2__0 ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[0] ),
        .O(\n_0_FSM_onehot_fsm_tx[5]_i_1__0 ));
LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFE9)) 
     \FSM_onehot_fsm_tx[5]_i_2__0 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[5] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[6] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I4(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[2] ),
        .O(\n_0_FSM_onehot_fsm_tx[5]_i_2__0 ));
LUT6 #(
    .INIT(64'hFFE000F00FE000F0)) 
     \FSM_onehot_fsm_tx[6]_i_1__0 
       (.I0(txeq_control_reg2[0]),
        .I1(txeq_control_reg2[1]),
        .I2(\n_0_FSM_onehot_fsm_tx[6]_i_2__0 ),
        .I3(\n_0_FSM_onehot_fsm_tx[6]_i_3__0 ),
        .I4(\n_0_FSM_onehot_fsm_tx[6]_i_4__0 ),
        .I5(txeq_preset_done),
        .O(\n_0_FSM_onehot_fsm_tx[6]_i_1__0 ));
LUT2 #(
    .INIT(4'h1)) 
     \FSM_onehot_fsm_tx[6]_i_2__0 
       (.I0(\n_0_FSM_onehot_fsm_tx[5]_i_2__0 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[0] ),
        .O(\n_0_FSM_onehot_fsm_tx[6]_i_2__0 ));
LUT5 #(
    .INIT(32'h00000222)) 
     \FSM_onehot_fsm_tx[6]_i_3__0 
       (.I0(\n_0_FSM_onehot_fsm_tx[6]_i_5__0 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[0] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_FSM_onehot_fsm_tx_reg[5] ),
        .O(\n_0_FSM_onehot_fsm_tx[6]_i_3__0 ));
(* SOFT_HLUTNM = "soft_lutpair377" *) 
   LUT4 #(
    .INIT(16'h0016)) 
     \FSM_onehot_fsm_tx[6]_i_4__0 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[6] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[2] ),
        .I3(n_0_txeq_preset_done_i_2__0),
        .O(\n_0_FSM_onehot_fsm_tx[6]_i_4__0 ));
(* SOFT_HLUTNM = "soft_lutpair375" *) 
   LUT5 #(
    .INIT(32'h00010154)) 
     \FSM_onehot_fsm_tx[6]_i_5__0 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[6] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[2] ),
        .I4(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .O(\n_0_FSM_onehot_fsm_tx[6]_i_5__0 ));
FDRE #(
    .INIT(1'b1)) 
     \FSM_onehot_fsm_tx_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[0] ),
        .R(O7));
FDSE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_tx_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_FSM_onehot_fsm_tx[1]_i_1__0 ),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .S(O7));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_tx_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_FSM_onehot_fsm_tx[2]_i_1__0 ),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[2] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_tx_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_FSM_onehot_fsm_tx[3]_i_1__0 ),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_tx_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_FSM_onehot_fsm_tx[4]_i_1__0 ),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_tx_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_FSM_onehot_fsm_tx[5]_i_1__0 ),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[5] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_tx_reg[6] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_FSM_onehot_fsm_tx[6]_i_1__0 ),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[6] ),
        .R(O7));
GND GND
       (.G(\<const0> ));
LUT2 #(
    .INIT(4'h8)) 
     PCIE_3_0_i_i_45
       (.I0(rxeq_user_en_reg2),
        .I1(rxeq_user_txcoeff_reg2[17]),
        .O(PIPERX1EQLPNEWTXCOEFFORPRESET[17]));
LUT2 #(
    .INIT(4'h8)) 
     PCIE_3_0_i_i_46
       (.I0(rxeq_user_en_reg2),
        .I1(rxeq_user_txcoeff_reg2[16]),
        .O(PIPERX1EQLPNEWTXCOEFFORPRESET[16]));
LUT2 #(
    .INIT(4'h8)) 
     PCIE_3_0_i_i_47
       (.I0(rxeq_user_en_reg2),
        .I1(rxeq_user_txcoeff_reg2[15]),
        .O(PIPERX1EQLPNEWTXCOEFFORPRESET[15]));
LUT2 #(
    .INIT(4'h8)) 
     PCIE_3_0_i_i_48
       (.I0(rxeq_user_en_reg2),
        .I1(rxeq_user_txcoeff_reg2[14]),
        .O(PIPERX1EQLPNEWTXCOEFFORPRESET[14]));
LUT2 #(
    .INIT(4'h8)) 
     PCIE_3_0_i_i_49
       (.I0(rxeq_user_en_reg2),
        .I1(rxeq_user_txcoeff_reg2[13]),
        .O(PIPERX1EQLPNEWTXCOEFFORPRESET[13]));
LUT2 #(
    .INIT(4'h8)) 
     PCIE_3_0_i_i_50
       (.I0(rxeq_user_en_reg2),
        .I1(rxeq_user_txcoeff_reg2[12]),
        .O(PIPERX1EQLPNEWTXCOEFFORPRESET[12]));
LUT2 #(
    .INIT(4'h8)) 
     PCIE_3_0_i_i_51
       (.I0(rxeq_user_en_reg2),
        .I1(rxeq_user_txcoeff_reg2[11]),
        .O(PIPERX1EQLPNEWTXCOEFFORPRESET[11]));
LUT2 #(
    .INIT(4'h8)) 
     PCIE_3_0_i_i_52
       (.I0(rxeq_user_en_reg2),
        .I1(rxeq_user_txcoeff_reg2[10]),
        .O(PIPERX1EQLPNEWTXCOEFFORPRESET[10]));
LUT2 #(
    .INIT(4'h8)) 
     PCIE_3_0_i_i_53
       (.I0(rxeq_user_en_reg2),
        .I1(rxeq_user_txcoeff_reg2[9]),
        .O(PIPERX1EQLPNEWTXCOEFFORPRESET[9]));
LUT2 #(
    .INIT(4'h8)) 
     PCIE_3_0_i_i_54
       (.I0(rxeq_user_en_reg2),
        .I1(rxeq_user_txcoeff_reg2[8]),
        .O(PIPERX1EQLPNEWTXCOEFFORPRESET[8]));
LUT2 #(
    .INIT(4'h8)) 
     PCIE_3_0_i_i_55
       (.I0(rxeq_user_en_reg2),
        .I1(rxeq_user_txcoeff_reg2[7]),
        .O(PIPERX1EQLPNEWTXCOEFFORPRESET[7]));
LUT2 #(
    .INIT(4'h8)) 
     PCIE_3_0_i_i_56
       (.I0(rxeq_user_en_reg2),
        .I1(rxeq_user_txcoeff_reg2[6]),
        .O(PIPERX1EQLPNEWTXCOEFFORPRESET[6]));
LUT2 #(
    .INIT(4'h8)) 
     PCIE_3_0_i_i_57
       (.I0(rxeq_user_en_reg2),
        .I1(rxeq_user_txcoeff_reg2[5]),
        .O(PIPERX1EQLPNEWTXCOEFFORPRESET[5]));
LUT2 #(
    .INIT(4'h8)) 
     PCIE_3_0_i_i_58
       (.I0(rxeq_user_en_reg2),
        .I1(rxeq_user_txcoeff_reg2[4]),
        .O(PIPERX1EQLPNEWTXCOEFFORPRESET[4]));
LUT2 #(
    .INIT(4'h8)) 
     PCIE_3_0_i_i_59
       (.I0(rxeq_user_en_reg2),
        .I1(rxeq_user_txcoeff_reg2[3]),
        .O(PIPERX1EQLPNEWTXCOEFFORPRESET[3]));
LUT3 #(
    .INIT(8'hB8)) 
     PCIE_3_0_i_i_6
       (.I0(rxeq_user_mode_reg2),
        .I1(rxeq_user_en_reg2),
        .I2(n_0_rxeq_lffs_sel_reg),
        .O(pipe_rx1_eq_lffs_sel));
LUT3 #(
    .INIT(8'hAC)) 
     PCIE_3_0_i_i_60
       (.I0(rxeq_user_txcoeff_reg2[2]),
        .I1(rxeq_new_txcoeff),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX1EQLPNEWTXCOEFFORPRESET[2]));
LUT2 #(
    .INIT(4'h8)) 
     PCIE_3_0_i_i_61
       (.I0(rxeq_user_en_reg2),
        .I1(rxeq_user_txcoeff_reg2[1]),
        .O(PIPERX1EQLPNEWTXCOEFFORPRESET[1]));
LUT2 #(
    .INIT(4'h8)) 
     PCIE_3_0_i_i_62
       (.I0(rxeq_user_en_reg2),
        .I1(rxeq_user_txcoeff_reg2[0]),
        .O(PIPERX1EQLPNEWTXCOEFFORPRESET[0]));
VCC VCC
       (.P(\<const1> ));
(* ASYNC_REG *) 
   FDRE gen3_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(EQ_GEN3),
        .Q(gen3_reg1),
        .R(O7));
(* ASYNC_REG *) 
   FDRE gen3_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(gen3_reg1),
        .Q(gen3_reg2),
        .R(O7));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_28__0 
       (.I0(EQ_TXEQ_DEEMPH_OUT[14]),
        .I1(gen3_reg2),
        .O(TXPOSTCURSOR[4]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_29__0 
       (.I0(EQ_TXEQ_DEEMPH_OUT[13]),
        .I1(gen3_reg2),
        .O(TXPOSTCURSOR[3]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_30__0 
       (.I0(EQ_TXEQ_DEEMPH_OUT[12]),
        .I1(gen3_reg2),
        .O(TXPOSTCURSOR[2]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_31__0 
       (.I0(EQ_TXEQ_DEEMPH_OUT[11]),
        .I1(gen3_reg2),
        .O(TXPOSTCURSOR[1]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_32__0 
       (.I0(txeq_txcoeff[13]),
        .I1(gen3_reg2),
        .O(TXPOSTCURSOR[0]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_33__0 
       (.I0(EQ_TXEQ_DEEMPH_OUT[3]),
        .I1(gen3_reg2),
        .O(TXPRECURSOR[4]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_34__0 
       (.I0(EQ_TXEQ_DEEMPH_OUT[2]),
        .I1(gen3_reg2),
        .O(TXPRECURSOR[3]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_35__0 
       (.I0(EQ_TXEQ_DEEMPH_OUT[1]),
        .I1(gen3_reg2),
        .O(TXPRECURSOR[2]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_36__0 
       (.I0(EQ_TXEQ_DEEMPH_OUT[0]),
        .I1(gen3_reg2),
        .O(TXPRECURSOR[1]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_37__0 
       (.I0(\n_0_txeq_txcoeff_reg[0] ),
        .I1(gen3_reg2),
        .O(TXPRECURSOR[0]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_38__0 
       (.I0(EQ_TXEQ_DEEMPH_OUT[10]),
        .I1(gen3_reg2),
        .O(TXMAINCURSOR[6]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_39__0 
       (.I0(EQ_TXEQ_DEEMPH_OUT[9]),
        .I1(gen3_reg2),
        .O(TXMAINCURSOR[5]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_40__0 
       (.I0(EQ_TXEQ_DEEMPH_OUT[8]),
        .I1(gen3_reg2),
        .O(TXMAINCURSOR[4]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_41__0 
       (.I0(EQ_TXEQ_DEEMPH_OUT[7]),
        .I1(gen3_reg2),
        .O(TXMAINCURSOR[3]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_42__0 
       (.I0(EQ_TXEQ_DEEMPH_OUT[6]),
        .I1(gen3_reg2),
        .O(TXMAINCURSOR[2]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_43 
       (.I0(EQ_TXEQ_DEEMPH_OUT[5]),
        .I1(gen3_reg2),
        .O(TXMAINCURSOR[1]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_44 
       (.I0(txeq_txcoeff[6]),
        .I1(gen3_reg2),
        .O(TXMAINCURSOR[0]));
FDRE #(
    .INIT(1'b0)) 
     rxeq_adapt_done_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_7_rxeq_scan_i),
        .Q(O38),
        .R(O7));
LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
     rxeq_adapt_done_reg_i_3__0
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[2] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I4(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I5(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .O(n_0_rxeq_adapt_done_reg_i_3__0));
LUT5 #(
    .INIT(32'h00404444)) 
     rxeq_adapt_done_reg_i_4__0
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[2] ),
        .I1(\n_0_rxeq_preset[2]_i_5__0 ),
        .I2(rxeq_control_reg2[0]),
        .I3(rxeq_control_reg2[1]),
        .I4(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .O(n_0_rxeq_adapt_done_reg_i_4__0));
FDRE #(
    .INIT(1'b0)) 
     rxeq_adapt_done_reg_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_rxeq_scan_i),
        .Q(n_0_rxeq_adapt_done_reg_reg),
        .R(\<const0> ));
LUT6 #(
    .INIT(64'h0202002800000028)) 
     \rxeq_cnt[0]_i_1__0 
       (.I0(\n_0_rxeq_cnt[0]_i_2__0 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I3(rxeq_cnt[0]),
        .I4(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I5(rxeq_control_reg2[1]),
        .O(\n_0_rxeq_cnt[0]_i_1__0 ));
LUT3 #(
    .INIT(8'h01)) 
     \rxeq_cnt[0]_i_2__0 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[2] ),
        .O(\n_0_rxeq_cnt[0]_i_2__0 ));
LUT3 #(
    .INIT(8'h28)) 
     \rxeq_cnt[1]_i_1__0 
       (.I0(\n_0_rxeq_cnt[2]_i_2__0 ),
        .I1(rxeq_cnt[1]),
        .I2(rxeq_cnt[0]),
        .O(\n_0_rxeq_cnt[1]_i_1__0 ));
LUT4 #(
    .INIT(16'h2A80)) 
     \rxeq_cnt[2]_i_1__0 
       (.I0(\n_0_rxeq_cnt[2]_i_2__0 ),
        .I1(rxeq_cnt[0]),
        .I2(rxeq_cnt[1]),
        .I3(rxeq_cnt[2]),
        .O(\n_0_rxeq_cnt[2]_i_1__0 ));
LUT6 #(
    .INIT(64'h0000000100010000)) 
     \rxeq_cnt[2]_i_2__0 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[2] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .I4(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I5(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .O(\n_0_rxeq_cnt[2]_i_2__0 ));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_cnt_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_rxeq_cnt[0]_i_1__0 ),
        .Q(rxeq_cnt[0]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_cnt_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_rxeq_cnt[1]_i_1__0 ),
        .Q(rxeq_cnt[1]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_cnt_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_rxeq_cnt[2]_i_1__0 ),
        .Q(rxeq_cnt[2]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_control_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_RXEQ_CONTROL[0]),
        .Q(rxeq_control_reg1[0]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_control_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_RXEQ_CONTROL[1]),
        .Q(rxeq_control_reg1[1]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_control_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_control_reg1[0]),
        .Q(rxeq_control_reg2[0]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_control_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_control_reg1[1]),
        .Q(rxeq_control_reg2[1]),
        .R(O7));
LUT2 #(
    .INIT(4'hE)) 
     rxeq_done_i_2__0
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .O(n_0_rxeq_done_i_2__0));
FDRE #(
    .INIT(1'b0)) 
     rxeq_done_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_5_rxeq_scan_i),
        .Q(PIPE_RXEQ_DONE),
        .R(O7));
LUT3 #(
    .INIT(8'h20)) 
     \rxeq_fs[0]_i_1__0 
       (.I0(\n_0_rxeq_fs[5]_i_5__0 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(rxeq_lffs_reg2[0]),
        .O(\n_0_rxeq_fs[0]_i_1__0 ));
LUT3 #(
    .INIT(8'h20)) 
     \rxeq_fs[1]_i_1__0 
       (.I0(\n_0_rxeq_fs[5]_i_5__0 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(rxeq_lffs_reg2[1]),
        .O(\n_0_rxeq_fs[1]_i_1__0 ));
LUT3 #(
    .INIT(8'h20)) 
     \rxeq_fs[2]_i_1__0 
       (.I0(\n_0_rxeq_fs[5]_i_5__0 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(rxeq_lffs_reg2[2]),
        .O(\n_0_rxeq_fs[2]_i_1__0 ));
LUT3 #(
    .INIT(8'h20)) 
     \rxeq_fs[3]_i_1__0 
       (.I0(\n_0_rxeq_fs[5]_i_5__0 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(rxeq_lffs_reg2[3]),
        .O(\n_0_rxeq_fs[3]_i_1__0 ));
LUT3 #(
    .INIT(8'h20)) 
     \rxeq_fs[4]_i_1__0 
       (.I0(\n_0_rxeq_fs[5]_i_5__0 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(rxeq_lffs_reg2[4]),
        .O(\n_0_rxeq_fs[4]_i_1__0 ));
LUT6 #(
    .INIT(64'hFFFFF4FF44FFFF44)) 
     \rxeq_fs[5]_i_1__0 
       (.I0(\n_0_rxeq_fs[5]_i_3__0 ),
        .I1(\n_0_rxeq_fs[5]_i_4__0 ),
        .I2(rxeq_control_reg2[1]),
        .I3(\n_0_rxeq_preset[2]_i_5__0 ),
        .I4(\n_0_FSM_onehot_fsm_rx_reg[2] ),
        .I5(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .O(\n_0_rxeq_fs[5]_i_1__0 ));
LUT3 #(
    .INIT(8'h40)) 
     \rxeq_fs[5]_i_2__0 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I1(rxeq_lffs_reg2[5]),
        .I2(\n_0_rxeq_fs[5]_i_5__0 ),
        .O(\n_0_rxeq_fs[5]_i_2__0 ));
(* SOFT_HLUTNM = "soft_lutpair382" *) 
   LUT4 #(
    .INIT(16'h0115)) 
     \rxeq_fs[5]_i_3__0 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .O(\n_0_rxeq_fs[5]_i_3__0 ));
(* SOFT_HLUTNM = "soft_lutpair385" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     \rxeq_fs[5]_i_4__0 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .O(\n_0_rxeq_fs[5]_i_4__0 ));
(* SOFT_HLUTNM = "soft_lutpair376" *) 
   LUT5 #(
    .INIT(32'h00000010)) 
     \rxeq_fs[5]_i_5__0 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[2] ),
        .I4(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .O(\n_0_rxeq_fs[5]_i_5__0 ));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_fs_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_fs[5]_i_1__0 ),
        .D(\n_0_rxeq_fs[0]_i_1__0 ),
        .Q(\n_0_rxeq_fs_reg[0] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_fs_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_fs[5]_i_1__0 ),
        .D(\n_0_rxeq_fs[1]_i_1__0 ),
        .Q(\n_0_rxeq_fs_reg[1] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_fs_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_fs[5]_i_1__0 ),
        .D(\n_0_rxeq_fs[2]_i_1__0 ),
        .Q(\n_0_rxeq_fs_reg[2] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_fs_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_fs[5]_i_1__0 ),
        .D(\n_0_rxeq_fs[3]_i_1__0 ),
        .Q(\n_0_rxeq_fs_reg[3] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_fs_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_fs[5]_i_1__0 ),
        .D(\n_0_rxeq_fs[4]_i_1__0 ),
        .Q(\n_0_rxeq_fs_reg[4] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_fs_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_fs[5]_i_1__0 ),
        .D(\n_0_rxeq_fs[5]_i_2__0 ),
        .Q(\n_0_rxeq_fs_reg[5] ),
        .R(O7));
LUT3 #(
    .INIT(8'h04)) 
     \rxeq_lf[0]_i_1__0 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I1(rxeq_lffs_reg2[0]),
        .I2(\n_0_rxeq_lf[5]_i_4__0 ),
        .O(\n_0_rxeq_lf[0]_i_1__0 ));
LUT3 #(
    .INIT(8'h04)) 
     \rxeq_lf[1]_i_1__0 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I1(rxeq_lffs_reg2[1]),
        .I2(\n_0_rxeq_lf[5]_i_4__0 ),
        .O(\n_0_rxeq_lf[1]_i_1__0 ));
LUT3 #(
    .INIT(8'h04)) 
     \rxeq_lf[2]_i_1__0 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I1(rxeq_lffs_reg2[2]),
        .I2(\n_0_rxeq_lf[5]_i_4__0 ),
        .O(\n_0_rxeq_lf[2]_i_1__0 ));
LUT3 #(
    .INIT(8'h04)) 
     \rxeq_lf[3]_i_1__0 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I1(rxeq_lffs_reg2[3]),
        .I2(\n_0_rxeq_lf[5]_i_4__0 ),
        .O(\n_0_rxeq_lf[3]_i_1__0 ));
LUT3 #(
    .INIT(8'h04)) 
     \rxeq_lf[4]_i_1__0 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I1(rxeq_lffs_reg2[4]),
        .I2(\n_0_rxeq_lf[5]_i_4__0 ),
        .O(\n_0_rxeq_lf[4]_i_1__0 ));
LUT4 #(
    .INIT(16'hFFD2)) 
     \rxeq_lf[5]_i_1__0 
       (.I0(\n_0_rxeq_preset[2]_i_5__0 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[2] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I3(\n_0_rxeq_lf[5]_i_3__0 ),
        .O(\n_0_rxeq_lf[5]_i_1__0 ));
LUT3 #(
    .INIT(8'h04)) 
     \rxeq_lf[5]_i_2__0 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I1(rxeq_lffs_reg2[5]),
        .I2(\n_0_rxeq_lf[5]_i_4__0 ),
        .O(\n_0_rxeq_lf[5]_i_2__0 ));
LUT6 #(
    .INIT(64'hFFFEFEE8FFFEFFE8)) 
     \rxeq_lf[5]_i_3__0 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I4(\n_0_FSM_onehot_fsm_rx_reg[2] ),
        .I5(\n_0_FSM_onehot_fsm_rx[5]_i_2__0 ),
        .O(\n_0_rxeq_lf[5]_i_3__0 ));
(* SOFT_HLUTNM = "soft_lutpair376" *) 
   LUT5 #(
    .INIT(32'hFFFEFFFF)) 
     \rxeq_lf[5]_i_4__0 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[2] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I4(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .O(\n_0_rxeq_lf[5]_i_4__0 ));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_lf_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_lf[5]_i_1__0 ),
        .D(\n_0_rxeq_lf[0]_i_1__0 ),
        .Q(rxeq_lf[0]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_lf_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_lf[5]_i_1__0 ),
        .D(\n_0_rxeq_lf[1]_i_1__0 ),
        .Q(rxeq_lf[1]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_lf_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_lf[5]_i_1__0 ),
        .D(\n_0_rxeq_lf[2]_i_1__0 ),
        .Q(rxeq_lf[2]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_lf_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_lf[5]_i_1__0 ),
        .D(\n_0_rxeq_lf[3]_i_1__0 ),
        .Q(rxeq_lf[3]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_lf_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_lf[5]_i_1__0 ),
        .D(\n_0_rxeq_lf[4]_i_1__0 ),
        .Q(rxeq_lf[4]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_lf_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_lf[5]_i_1__0 ),
        .D(\n_0_rxeq_lf[5]_i_2__0 ),
        .Q(rxeq_lf[5]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_lffs_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_RXEQ_LFFS[0]),
        .Q(rxeq_lffs_reg1[0]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_lffs_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_RXEQ_LFFS[1]),
        .Q(rxeq_lffs_reg1[1]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_lffs_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_RXEQ_LFFS[2]),
        .Q(rxeq_lffs_reg1[2]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_lffs_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_RXEQ_LFFS[3]),
        .Q(rxeq_lffs_reg1[3]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_lffs_reg1_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_RXEQ_LFFS[4]),
        .Q(rxeq_lffs_reg1[4]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_lffs_reg1_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_RXEQ_LFFS[5]),
        .Q(rxeq_lffs_reg1[5]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_lffs_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_lffs_reg1[0]),
        .Q(rxeq_lffs_reg2[0]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_lffs_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_lffs_reg1[1]),
        .Q(rxeq_lffs_reg2[1]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_lffs_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_lffs_reg1[2]),
        .Q(rxeq_lffs_reg2[2]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_lffs_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_lffs_reg1[3]),
        .Q(rxeq_lffs_reg2[3]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_lffs_reg2_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_lffs_reg1[4]),
        .Q(rxeq_lffs_reg2[4]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_lffs_reg2_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_lffs_reg1[5]),
        .Q(rxeq_lffs_reg2[5]),
        .R(O7));
(* SOFT_HLUTNM = "soft_lutpair379" *) 
   LUT2 #(
    .INIT(4'hE)) 
     rxeq_lffs_sel_i_3__0
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[2] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .O(n_0_rxeq_lffs_sel_i_3__0));
LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
     rxeq_lffs_sel_i_4__0
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[2] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I4(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .I5(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .O(rxeq_adapt_done));
FDRE #(
    .INIT(1'b0)) 
     rxeq_lffs_sel_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_8_rxeq_scan_i),
        .Q(n_0_rxeq_lffs_sel_reg),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_new_txcoeff_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_6_rxeq_scan_i),
        .Q(rxeq_new_txcoeff),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     rxeq_new_txcoeff_req_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_4_rxeq_scan_i),
        .Q(rxeq_new_txcoeff_req),
        .R(O7));
LUT4 #(
    .INIT(16'h2800)) 
     \rxeq_preset[0]_i_1__0 
       (.I0(\n_0_rxeq_preset[2]_i_5__0 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[2] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I3(rxeq_preset_reg2[0]),
        .O(\n_0_rxeq_preset[0]_i_1__0 ));
LUT4 #(
    .INIT(16'h2800)) 
     \rxeq_preset[1]_i_1__0 
       (.I0(\n_0_rxeq_preset[2]_i_5__0 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[2] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I3(rxeq_preset_reg2[1]),
        .O(\n_0_rxeq_preset[1]_i_1__0 ));
LUT6 #(
    .INIT(64'hFF44FFFFFFFFFFF0)) 
     \rxeq_preset[2]_i_1__0 
       (.I0(rxeq_control_reg2[1]),
        .I1(rxeq_control_reg2[0]),
        .I2(\n_0_rxeq_preset[2]_i_3__0 ),
        .I3(\n_0_rxeq_preset[2]_i_4 ),
        .I4(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I5(\n_0_rxeq_preset[2]_i_5__0 ),
        .O(\n_0_rxeq_preset[2]_i_1__0 ));
LUT4 #(
    .INIT(16'h2800)) 
     \rxeq_preset[2]_i_2__0 
       (.I0(\n_0_rxeq_preset[2]_i_5__0 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[2] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I3(rxeq_preset_reg2[2]),
        .O(\n_0_rxeq_preset[2]_i_2__0 ));
(* SOFT_HLUTNM = "soft_lutpair382" *) 
   LUT4 #(
    .INIT(16'hFE00)) 
     \rxeq_preset[2]_i_3__0 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .O(\n_0_rxeq_preset[2]_i_3__0 ));
(* SOFT_HLUTNM = "soft_lutpair384" *) 
   LUT4 #(
    .INIT(16'hFEEA)) 
     \rxeq_preset[2]_i_4 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[2] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .O(\n_0_rxeq_preset[2]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair384" *) 
   LUT4 #(
    .INIT(16'h0001)) 
     \rxeq_preset[2]_i_5__0 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .O(\n_0_rxeq_preset[2]_i_5__0 ));
(* ASYNC_REG *) 
   FDRE \rxeq_preset_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_RXEQ_PRESET[0]),
        .Q(rxeq_preset_reg1[0]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_preset_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_RXEQ_PRESET[1]),
        .Q(rxeq_preset_reg1[1]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_preset_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_RXEQ_PRESET[2]),
        .Q(rxeq_preset_reg1[2]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_preset_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_preset_reg1[0]),
        .Q(rxeq_preset_reg2[0]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_preset_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_preset_reg1[1]),
        .Q(rxeq_preset_reg2[1]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_preset_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_preset_reg1[2]),
        .Q(rxeq_preset_reg2[2]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_preset_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_preset[2]_i_1__0 ),
        .D(\n_0_rxeq_preset[0]_i_1__0 ),
        .Q(rxeq_preset[0]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_preset_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_preset[2]_i_1__0 ),
        .D(\n_0_rxeq_preset[1]_i_1__0 ),
        .Q(rxeq_preset[1]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_preset_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_preset[2]_i_1__0 ),
        .D(\n_0_rxeq_preset[2]_i_2__0 ),
        .Q(rxeq_preset[2]),
        .R(O7));
LUT6 #(
    .INIT(64'h0000000000010000)) 
     rxeq_preset_valid_i_1__0
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .I4(\n_0_FSM_onehot_fsm_rx_reg[2] ),
        .I5(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .O(n_0_rxeq_preset_valid_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     rxeq_preset_valid_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_rxeq_preset_valid_i_1__0),
        .Q(rxeq_preset_valid),
        .R(O7));
vc709_pcie_x8_gen3vc709_pcie_x8_gen3_rxeq_scan_44 rxeq_scan_i
       (.D({n_1_rxeq_scan_i,n_2_rxeq_scan_i,n_3_rxeq_scan_i}),
        .I1(I1),
        .I10(\n_0_FSM_onehot_fsm_rx[6]_i_2__0 ),
        .I11(\n_0_FSM_onehot_fsm_rx[5]_i_2__0 ),
        .I12(\n_0_rxeq_preset[2]_i_5__0 ),
        .I13(\n_0_rxeq_cnt[2]_i_2__0 ),
        .I14(n_0_rxeq_lffs_sel_i_3__0),
        .I15(n_0_rxeq_lffs_sel_reg),
        .I16(rxeq_preset),
        .I17(rxeq_txpreset),
        .I18(rxeq_txcoeff),
        .I19({\n_0_rxeq_fs_reg[5] ,\n_0_rxeq_fs_reg[4] ,\n_0_rxeq_fs_reg[3] ,\n_0_rxeq_fs_reg[2] ,\n_0_rxeq_fs_reg[1] ,\n_0_rxeq_fs_reg[0] }),
        .I2(n_0_rxeq_adapt_done_reg_reg),
        .I20(rxeq_lf),
        .I3(n_0_rxeq_adapt_done_reg_i_3__0),
        .I4(\n_0_FSM_onehot_fsm_rx[6]_i_5__0 ),
        .I5(\n_0_FSM_onehot_fsm_rx[6]_i_4__0 ),
        .I6(\n_0_FSM_onehot_fsm_rx[6]_i_3__0 ),
        .I7(n_0_rxeq_done_i_2__0),
        .I8(\n_0_FSM_onehot_fsm[4]_i_8__0 ),
        .I9(n_0_rxeq_adapt_done_reg_i_4__0),
        .O1(n_0_rxeq_scan_i),
        .O2(n_4_rxeq_scan_i),
        .O3(n_5_rxeq_scan_i),
        .O38(O38),
        .O4(n_6_rxeq_scan_i),
        .O5(n_7_rxeq_scan_i),
        .O6(n_8_rxeq_scan_i),
        .O7(O7),
        .Q({\n_0_FSM_onehot_fsm_rx_reg[6] ,\n_0_FSM_onehot_fsm_rx_reg[5] ,\n_0_FSM_onehot_fsm_rx_reg[4] ,\n_0_FSM_onehot_fsm_rx_reg[3] ,\n_0_FSM_onehot_fsm_rx_reg[2] ,\n_0_FSM_onehot_fsm_rx_reg[1] }),
        .out(rxeq_control_reg2),
        .pipe_pclk_in(pipe_pclk_in),
        .rxeq_adapt_done(rxeq_adapt_done),
        .rxeq_new_txcoeff(rxeq_new_txcoeff),
        .rxeq_new_txcoeff_req(rxeq_new_txcoeff_req),
        .rxeq_preset_valid(rxeq_preset_valid));
(* SOFT_HLUTNM = "soft_lutpair383" *) 
   LUT4 #(
    .INIT(16'h6000)) 
     \rxeq_txcoeff[0]_i_1__0 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_rxeq_txpreset[3]_i_4__0 ),
        .I3(rxeq_txcoeff[6]),
        .O(\n_0_rxeq_txcoeff[0]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair387" *) 
   LUT4 #(
    .INIT(16'h6000)) 
     \rxeq_txcoeff[10]_i_1__0 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_rxeq_txpreset[3]_i_4__0 ),
        .I3(rxeq_txcoeff[16]),
        .O(\n_0_rxeq_txcoeff[10]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair386" *) 
   LUT4 #(
    .INIT(16'h6000)) 
     \rxeq_txcoeff[11]_i_1__0 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_rxeq_txpreset[3]_i_4__0 ),
        .I3(rxeq_txcoeff[17]),
        .O(\n_0_rxeq_txcoeff[11]_i_1__0 ));
LUT4 #(
    .INIT(16'h6000)) 
     \rxeq_txcoeff[12]_i_1__0 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_rxeq_txpreset[3]_i_4__0 ),
        .I3(txeq_deemph_reg2[0]),
        .O(\n_0_rxeq_txcoeff[12]_i_1__0 ));
LUT4 #(
    .INIT(16'h6000)) 
     \rxeq_txcoeff[13]_i_1__0 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_rxeq_txpreset[3]_i_4__0 ),
        .I3(txeq_deemph_reg2[1]),
        .O(\n_0_rxeq_txcoeff[13]_i_1__0 ));
LUT4 #(
    .INIT(16'h6000)) 
     \rxeq_txcoeff[14]_i_1__0 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_rxeq_txpreset[3]_i_4__0 ),
        .I3(txeq_deemph_reg2[2]),
        .O(\n_0_rxeq_txcoeff[14]_i_1__0 ));
LUT4 #(
    .INIT(16'h6000)) 
     \rxeq_txcoeff[15]_i_1__0 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_rxeq_txpreset[3]_i_4__0 ),
        .I3(txeq_deemph_reg2[3]),
        .O(\n_0_rxeq_txcoeff[15]_i_1__0 ));
LUT4 #(
    .INIT(16'h6000)) 
     \rxeq_txcoeff[16]_i_1__0 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_rxeq_txpreset[3]_i_4__0 ),
        .I3(txeq_deemph_reg2[4]),
        .O(\n_0_rxeq_txcoeff[16]_i_1__0 ));
LUT4 #(
    .INIT(16'h6000)) 
     \rxeq_txcoeff[17]_i_1__0 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_rxeq_txpreset[3]_i_4__0 ),
        .I3(txeq_deemph_reg2[5]),
        .O(\n_0_rxeq_txcoeff[17]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair386" *) 
   LUT4 #(
    .INIT(16'h6000)) 
     \rxeq_txcoeff[1]_i_1__0 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_rxeq_txpreset[3]_i_4__0 ),
        .I3(rxeq_txcoeff[7]),
        .O(\n_0_rxeq_txcoeff[1]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair387" *) 
   LUT4 #(
    .INIT(16'h6000)) 
     \rxeq_txcoeff[2]_i_1__0 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_rxeq_txpreset[3]_i_4__0 ),
        .I3(rxeq_txcoeff[8]),
        .O(\n_0_rxeq_txcoeff[2]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair388" *) 
   LUT4 #(
    .INIT(16'h6000)) 
     \rxeq_txcoeff[3]_i_1__0 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_rxeq_txpreset[3]_i_4__0 ),
        .I3(rxeq_txcoeff[9]),
        .O(\n_0_rxeq_txcoeff[3]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair388" *) 
   LUT4 #(
    .INIT(16'h6000)) 
     \rxeq_txcoeff[4]_i_1__0 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_rxeq_txpreset[3]_i_4__0 ),
        .I3(rxeq_txcoeff[10]),
        .O(\n_0_rxeq_txcoeff[4]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair383" *) 
   LUT4 #(
    .INIT(16'h6000)) 
     \rxeq_txcoeff[5]_i_1__0 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_rxeq_txpreset[3]_i_4__0 ),
        .I3(rxeq_txcoeff[11]),
        .O(\n_0_rxeq_txcoeff[5]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair389" *) 
   LUT4 #(
    .INIT(16'h6000)) 
     \rxeq_txcoeff[6]_i_1__0 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_rxeq_txpreset[3]_i_4__0 ),
        .I3(rxeq_txcoeff[12]),
        .O(\n_0_rxeq_txcoeff[6]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair390" *) 
   LUT4 #(
    .INIT(16'h6000)) 
     \rxeq_txcoeff[7]_i_1__0 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_rxeq_txpreset[3]_i_4__0 ),
        .I3(rxeq_txcoeff[13]),
        .O(\n_0_rxeq_txcoeff[7]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair390" *) 
   LUT4 #(
    .INIT(16'h6000)) 
     \rxeq_txcoeff[8]_i_1__0 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_rxeq_txpreset[3]_i_4__0 ),
        .I3(rxeq_txcoeff[14]),
        .O(\n_0_rxeq_txcoeff[8]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair389" *) 
   LUT4 #(
    .INIT(16'h6000)) 
     \rxeq_txcoeff[9]_i_1__0 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_rxeq_txpreset[3]_i_4__0 ),
        .I3(rxeq_txcoeff[15]),
        .O(\n_0_rxeq_txcoeff[9]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txpreset[3]_i_1__0 ),
        .D(\n_0_rxeq_txcoeff[0]_i_1__0 ),
        .Q(rxeq_txcoeff[0]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[10] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txpreset[3]_i_1__0 ),
        .D(\n_0_rxeq_txcoeff[10]_i_1__0 ),
        .Q(rxeq_txcoeff[10]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[11] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txpreset[3]_i_1__0 ),
        .D(\n_0_rxeq_txcoeff[11]_i_1__0 ),
        .Q(rxeq_txcoeff[11]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[12] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txpreset[3]_i_1__0 ),
        .D(\n_0_rxeq_txcoeff[12]_i_1__0 ),
        .Q(rxeq_txcoeff[12]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[13] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txpreset[3]_i_1__0 ),
        .D(\n_0_rxeq_txcoeff[13]_i_1__0 ),
        .Q(rxeq_txcoeff[13]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[14] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txpreset[3]_i_1__0 ),
        .D(\n_0_rxeq_txcoeff[14]_i_1__0 ),
        .Q(rxeq_txcoeff[14]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[15] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txpreset[3]_i_1__0 ),
        .D(\n_0_rxeq_txcoeff[15]_i_1__0 ),
        .Q(rxeq_txcoeff[15]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[16] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txpreset[3]_i_1__0 ),
        .D(\n_0_rxeq_txcoeff[16]_i_1__0 ),
        .Q(rxeq_txcoeff[16]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[17] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txpreset[3]_i_1__0 ),
        .D(\n_0_rxeq_txcoeff[17]_i_1__0 ),
        .Q(rxeq_txcoeff[17]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txpreset[3]_i_1__0 ),
        .D(\n_0_rxeq_txcoeff[1]_i_1__0 ),
        .Q(rxeq_txcoeff[1]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txpreset[3]_i_1__0 ),
        .D(\n_0_rxeq_txcoeff[2]_i_1__0 ),
        .Q(rxeq_txcoeff[2]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txpreset[3]_i_1__0 ),
        .D(\n_0_rxeq_txcoeff[3]_i_1__0 ),
        .Q(rxeq_txcoeff[3]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txpreset[3]_i_1__0 ),
        .D(\n_0_rxeq_txcoeff[4]_i_1__0 ),
        .Q(rxeq_txcoeff[4]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txpreset[3]_i_1__0 ),
        .D(\n_0_rxeq_txcoeff[5]_i_1__0 ),
        .Q(rxeq_txcoeff[5]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[6] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txpreset[3]_i_1__0 ),
        .D(\n_0_rxeq_txcoeff[6]_i_1__0 ),
        .Q(rxeq_txcoeff[6]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[7] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txpreset[3]_i_1__0 ),
        .D(\n_0_rxeq_txcoeff[7]_i_1__0 ),
        .Q(rxeq_txcoeff[7]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[8] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txpreset[3]_i_1__0 ),
        .D(\n_0_rxeq_txcoeff[8]_i_1__0 ),
        .Q(rxeq_txcoeff[8]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[9] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txpreset[3]_i_1__0 ),
        .D(\n_0_rxeq_txcoeff[9]_i_1__0 ),
        .Q(rxeq_txcoeff[9]),
        .R(O7));
LUT4 #(
    .INIT(16'h6000)) 
     \rxeq_txpreset[0]_i_1__0 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_rxeq_txpreset[3]_i_4__0 ),
        .I3(rxeq_txpreset_reg2[0]),
        .O(\n_0_rxeq_txpreset[0]_i_1__0 ));
LUT4 #(
    .INIT(16'h6000)) 
     \rxeq_txpreset[1]_i_1__0 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_rxeq_txpreset[3]_i_4__0 ),
        .I3(rxeq_txpreset_reg2[1]),
        .O(\n_0_rxeq_txpreset[1]_i_1__0 ));
LUT4 #(
    .INIT(16'h6000)) 
     \rxeq_txpreset[2]_i_1__0 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_rxeq_txpreset[3]_i_4__0 ),
        .I3(rxeq_txpreset_reg2[2]),
        .O(\n_0_rxeq_txpreset[2]_i_1__0 ));
LUT5 #(
    .INIT(32'hFFE8FFFF)) 
     \rxeq_txpreset[3]_i_1__0 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I4(\n_0_rxeq_txpreset[3]_i_3__0 ),
        .O(\n_0_rxeq_txpreset[3]_i_1__0 ));
LUT4 #(
    .INIT(16'h6000)) 
     \rxeq_txpreset[3]_i_2__0 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_rxeq_txpreset[3]_i_4__0 ),
        .I3(rxeq_txpreset_reg2[3]),
        .O(\n_0_rxeq_txpreset[3]_i_2__0 ));
LUT6 #(
    .INIT(64'h000000010003FFFC)) 
     \rxeq_txpreset[3]_i_3__0 
       (.I0(rxeq_control_reg2[1]),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I4(\n_0_FSM_onehot_fsm_rx_reg[2] ),
        .I5(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .O(\n_0_rxeq_txpreset[3]_i_3__0 ));
(* SOFT_HLUTNM = "soft_lutpair385" *) 
   LUT4 #(
    .INIT(16'h0001)) 
     \rxeq_txpreset[3]_i_4__0 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[2] ),
        .O(\n_0_rxeq_txpreset[3]_i_4__0 ));
(* ASYNC_REG *) 
   FDRE \rxeq_txpreset_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_RXEQ_TXPRESET[0]),
        .Q(rxeq_txpreset_reg1[0]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_txpreset_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_RXEQ_TXPRESET[1]),
        .Q(rxeq_txpreset_reg1[1]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_txpreset_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_RXEQ_TXPRESET[2]),
        .Q(rxeq_txpreset_reg1[2]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_txpreset_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_RXEQ_TXPRESET[3]),
        .Q(rxeq_txpreset_reg1[3]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_txpreset_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_txpreset_reg1[0]),
        .Q(rxeq_txpreset_reg2[0]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_txpreset_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_txpreset_reg1[1]),
        .Q(rxeq_txpreset_reg2[1]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_txpreset_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_txpreset_reg1[2]),
        .Q(rxeq_txpreset_reg2[2]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_txpreset_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_txpreset_reg1[3]),
        .Q(rxeq_txpreset_reg2[3]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txpreset_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txpreset[3]_i_1__0 ),
        .D(\n_0_rxeq_txpreset[0]_i_1__0 ),
        .Q(rxeq_txpreset[0]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txpreset_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txpreset[3]_i_1__0 ),
        .D(\n_0_rxeq_txpreset[1]_i_1__0 ),
        .Q(rxeq_txpreset[1]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txpreset_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txpreset[3]_i_1__0 ),
        .D(\n_0_rxeq_txpreset[2]_i_1__0 ),
        .Q(rxeq_txpreset[2]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txpreset_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txpreset[3]_i_1__0 ),
        .D(\n_0_rxeq_txpreset[3]_i_2__0 ),
        .Q(rxeq_txpreset[3]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE rxeq_user_en_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(rxeq_user_en_reg1),
        .R(O7));
(* ASYNC_REG *) 
   FDRE rxeq_user_en_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_user_en_reg1),
        .Q(rxeq_user_en_reg2),
        .R(O7));
(* ASYNC_REG *) 
   FDRE rxeq_user_mode_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(rxeq_user_mode_reg1),
        .R(O7));
(* ASYNC_REG *) 
   FDRE rxeq_user_mode_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_user_mode_reg1),
        .Q(rxeq_user_mode_reg2),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(rxeq_user_txcoeff_reg1[0]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[10] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(rxeq_user_txcoeff_reg1[10]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[11] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(rxeq_user_txcoeff_reg1[11]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[12] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(rxeq_user_txcoeff_reg1[12]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[13] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(rxeq_user_txcoeff_reg1[13]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[14] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(rxeq_user_txcoeff_reg1[14]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[15] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(rxeq_user_txcoeff_reg1[15]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[16] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(rxeq_user_txcoeff_reg1[16]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[17] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(rxeq_user_txcoeff_reg1[17]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(rxeq_user_txcoeff_reg1[1]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(rxeq_user_txcoeff_reg1[2]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(rxeq_user_txcoeff_reg1[3]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(rxeq_user_txcoeff_reg1[4]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(rxeq_user_txcoeff_reg1[5]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[6] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(rxeq_user_txcoeff_reg1[6]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[7] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(rxeq_user_txcoeff_reg1[7]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[8] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(rxeq_user_txcoeff_reg1[8]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[9] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(rxeq_user_txcoeff_reg1[9]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_user_txcoeff_reg1[0]),
        .Q(rxeq_user_txcoeff_reg2[0]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[10] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_user_txcoeff_reg1[10]),
        .Q(rxeq_user_txcoeff_reg2[10]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[11] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_user_txcoeff_reg1[11]),
        .Q(rxeq_user_txcoeff_reg2[11]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[12] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_user_txcoeff_reg1[12]),
        .Q(rxeq_user_txcoeff_reg2[12]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[13] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_user_txcoeff_reg1[13]),
        .Q(rxeq_user_txcoeff_reg2[13]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[14] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_user_txcoeff_reg1[14]),
        .Q(rxeq_user_txcoeff_reg2[14]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[15] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_user_txcoeff_reg1[15]),
        .Q(rxeq_user_txcoeff_reg2[15]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[16] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_user_txcoeff_reg1[16]),
        .Q(rxeq_user_txcoeff_reg2[16]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[17] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_user_txcoeff_reg1[17]),
        .Q(rxeq_user_txcoeff_reg2[17]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_user_txcoeff_reg1[1]),
        .Q(rxeq_user_txcoeff_reg2[1]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_user_txcoeff_reg1[2]),
        .Q(rxeq_user_txcoeff_reg2[2]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_user_txcoeff_reg1[3]),
        .Q(rxeq_user_txcoeff_reg2[3]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_user_txcoeff_reg1[4]),
        .Q(rxeq_user_txcoeff_reg2[4]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_user_txcoeff_reg1[5]),
        .Q(rxeq_user_txcoeff_reg2[5]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[6] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_user_txcoeff_reg1[6]),
        .Q(rxeq_user_txcoeff_reg2[6]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[7] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_user_txcoeff_reg1[7]),
        .Q(rxeq_user_txcoeff_reg2[7]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[8] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_user_txcoeff_reg1[8]),
        .Q(rxeq_user_txcoeff_reg2[8]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[9] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_user_txcoeff_reg1[9]),
        .Q(rxeq_user_txcoeff_reg2[9]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \txeq_control_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_TXEQ_CONTROL[0]),
        .Q(txeq_control_reg1[0]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \txeq_control_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_TXEQ_CONTROL[1]),
        .Q(txeq_control_reg1[1]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \txeq_control_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txeq_control_reg1[0]),
        .Q(txeq_control_reg2[0]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \txeq_control_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txeq_control_reg1[1]),
        .Q(txeq_control_reg2[1]),
        .R(O7));
(* ASYNC_REG *) 
   FDSE \txeq_deemph_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_TXEQ_DEEMPH[0]),
        .Q(txeq_deemph_reg1[0]),
        .S(O7));
(* ASYNC_REG *) 
   FDRE \txeq_deemph_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_TXEQ_DEEMPH[1]),
        .Q(txeq_deemph_reg1[1]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \txeq_deemph_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_TXEQ_DEEMPH[2]),
        .Q(txeq_deemph_reg1[2]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \txeq_deemph_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_TXEQ_DEEMPH[3]),
        .Q(txeq_deemph_reg1[3]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \txeq_deemph_reg1_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_TXEQ_DEEMPH[4]),
        .Q(txeq_deemph_reg1[4]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \txeq_deemph_reg1_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_TXEQ_DEEMPH[5]),
        .Q(txeq_deemph_reg1[5]),
        .R(O7));
(* ASYNC_REG *) 
   FDSE \txeq_deemph_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txeq_deemph_reg1[0]),
        .Q(txeq_deemph_reg2[0]),
        .S(O7));
(* ASYNC_REG *) 
   FDRE \txeq_deemph_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txeq_deemph_reg1[1]),
        .Q(txeq_deemph_reg2[1]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \txeq_deemph_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txeq_deemph_reg1[2]),
        .Q(txeq_deemph_reg2[2]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \txeq_deemph_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txeq_deemph_reg1[3]),
        .Q(txeq_deemph_reg2[3]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \txeq_deemph_reg2_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txeq_deemph_reg1[4]),
        .Q(txeq_deemph_reg2[4]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \txeq_deemph_reg2_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txeq_deemph_reg1[5]),
        .Q(txeq_deemph_reg2[5]),
        .R(O7));
LUT6 #(
    .INIT(64'h0000000000000100)) 
     txeq_done_i_1__0
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[2] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[6] ),
        .I4(\n_0_FSM_onehot_fsm_tx_reg[5] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .O(n_0_txeq_done_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     txeq_done_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_txeq_done_i_1__0),
        .Q(PIPE_TXEQ_DONE),
        .R(O7));
LUT5 #(
    .INIT(32'h00000400)) 
     \txeq_preset[0]_i_1__0 
       (.I0(txeq_preset_reg2[1]),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[2]),
        .I3(txeq_preset_reg2[3]),
        .I4(I1),
        .O(\n_0_txeq_preset[0]_i_1__0 ));
LUT5 #(
    .INIT(32'hAABBEBAB)) 
     \txeq_preset[10]_i_1__0 
       (.I0(I1),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[1]),
        .I3(txeq_preset_reg2[2]),
        .I4(txeq_preset_reg2[3]),
        .O(\n_0_txeq_preset[10]_i_1__0 ));
LUT5 #(
    .INIT(32'hAABBEAAB)) 
     \txeq_preset[11]_i_1__0 
       (.I0(I1),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[1]),
        .I3(txeq_preset_reg2[2]),
        .I4(txeq_preset_reg2[3]),
        .O(\n_0_txeq_preset[11]_i_1__0 ));
LUT5 #(
    .INIT(32'h0000027E)) 
     \txeq_preset[12]_i_1__0 
       (.I0(txeq_preset_reg2[0]),
        .I1(txeq_preset_reg2[1]),
        .I2(txeq_preset_reg2[2]),
        .I3(txeq_preset_reg2[3]),
        .I4(I1),
        .O(\n_0_txeq_preset[12]_i_1__0 ));
LUT5 #(
    .INIT(32'h00001004)) 
     \txeq_preset[13]_i_1__0 
       (.I0(txeq_preset_reg2[2]),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[1]),
        .I3(txeq_preset_reg2[3]),
        .I4(I1),
        .O(\n_0_txeq_preset[13]_i_1__0 ));
LUT5 #(
    .INIT(32'h00000140)) 
     \txeq_preset[14]_i_1__0 
       (.I0(txeq_preset_reg2[2]),
        .I1(txeq_preset_reg2[1]),
        .I2(txeq_preset_reg2[0]),
        .I3(txeq_preset_reg2[3]),
        .I4(I1),
        .O(\n_0_txeq_preset[14]_i_1__0 ));
LUT4 #(
    .INIT(16'hAAAB)) 
     \txeq_preset[15]_i_1__5 
       (.I0(I1),
        .I1(txeq_preset_reg2[3]),
        .I2(txeq_preset_reg2[2]),
        .I3(txeq_preset_reg2[1]),
        .O(\n_0_txeq_preset[15]_i_1__5 ));
LUT4 #(
    .INIT(16'h0014)) 
     \txeq_preset[16]_i_1__0 
       (.I0(txeq_preset_reg2[2]),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[3]),
        .I3(I1),
        .O(\n_0_txeq_preset[16]_i_1__0 ));
LUT5 #(
    .INIT(32'hAAABAAAA)) 
     \txeq_preset[17]_i_1__0 
       (.I0(I1),
        .I1(n_0_txeq_preset_done_i_2__0),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[6] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_FSM_onehot_fsm_tx_reg[2] ),
        .O(\n_0_txeq_preset[17]_i_1__0 ));
LUT5 #(
    .INIT(32'hAABAEABB)) 
     \txeq_preset[17]_i_2__0 
       (.I0(I1),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[1]),
        .I3(txeq_preset_reg2[2]),
        .I4(txeq_preset_reg2[3]),
        .O(\n_0_txeq_preset[17]_i_2__0 ));
LUT5 #(
    .INIT(32'h00000120)) 
     \txeq_preset[1]_i_1__0 
       (.I0(txeq_preset_reg2[1]),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[2]),
        .I3(txeq_preset_reg2[3]),
        .I4(I1),
        .O(\n_0_txeq_preset[1]_i_1__0 ));
LUT4 #(
    .INIT(16'h00E0)) 
     \txeq_preset[2]_i_1__0 
       (.I0(txeq_preset_reg2[2]),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[3]),
        .I3(I1),
        .O(\n_0_txeq_preset[2]_i_1__0 ));
LUT5 #(
    .INIT(32'h000005E0)) 
     \txeq_preset[3]_i_1__0 
       (.I0(txeq_preset_reg2[1]),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[2]),
        .I3(txeq_preset_reg2[3]),
        .I4(I1),
        .O(\n_0_txeq_preset[3]_i_1__0 ));
LUT5 #(
    .INIT(32'h00001040)) 
     \txeq_preset[7]_i_1__0 
       (.I0(txeq_preset_reg2[3]),
        .I1(txeq_preset_reg2[2]),
        .I2(txeq_preset_reg2[1]),
        .I3(txeq_preset_reg2[0]),
        .I4(I1),
        .O(\n_0_txeq_preset[7]_i_1__0 ));
LUT5 #(
    .INIT(32'hAABBAEFB)) 
     \txeq_preset[8]_i_1__0 
       (.I0(I1),
        .I1(txeq_preset_reg2[1]),
        .I2(txeq_preset_reg2[0]),
        .I3(txeq_preset_reg2[2]),
        .I4(txeq_preset_reg2[3]),
        .O(\n_0_txeq_preset[8]_i_1__0 ));
LUT5 #(
    .INIT(32'hAABBEEAB)) 
     \txeq_preset[9]_i_1__0 
       (.I0(I1),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[1]),
        .I3(txeq_preset_reg2[2]),
        .I4(txeq_preset_reg2[3]),
        .O(\n_0_txeq_preset[9]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair377" *) 
   LUT5 #(
    .INIT(32'h00000100)) 
     txeq_preset_done_i_1__0
       (.I0(n_0_txeq_preset_done_i_2__0),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[6] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[2] ),
        .I4(I1),
        .O(n_0_txeq_preset_done_i_1__0));
LUT4 #(
    .INIT(16'hFFFE)) 
     txeq_preset_done_i_2__0
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[0] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[5] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .O(n_0_txeq_preset_done_i_2__0));
FDRE #(
    .INIT(1'b0)) 
     txeq_preset_done_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_txeq_preset_done_i_1__0),
        .Q(txeq_preset_done),
        .R(\<const0> ));
(* ASYNC_REG *) 
   FDRE \txeq_preset_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_TXEQ_PRESET[0]),
        .Q(txeq_preset_reg1[0]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \txeq_preset_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_TXEQ_PRESET[1]),
        .Q(txeq_preset_reg1[1]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \txeq_preset_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_TXEQ_PRESET[2]),
        .Q(txeq_preset_reg1[2]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \txeq_preset_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_TXEQ_PRESET[3]),
        .Q(txeq_preset_reg1[3]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \txeq_preset_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txeq_preset_reg1[0]),
        .Q(txeq_preset_reg2[0]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \txeq_preset_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txeq_preset_reg1[1]),
        .Q(txeq_preset_reg2[1]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \txeq_preset_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txeq_preset_reg1[2]),
        .Q(txeq_preset_reg2[2]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \txeq_preset_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txeq_preset_reg1[3]),
        .Q(txeq_preset_reg2[3]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1__0 ),
        .D(\n_0_txeq_preset[0]_i_1__0 ),
        .Q(txeq_preset[0]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[10] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1__0 ),
        .D(\n_0_txeq_preset[10]_i_1__0 ),
        .Q(txeq_preset[10]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[11] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1__0 ),
        .D(\n_0_txeq_preset[11]_i_1__0 ),
        .Q(txeq_preset[11]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[12] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1__0 ),
        .D(\n_0_txeq_preset[12]_i_1__0 ),
        .Q(txeq_preset[12]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[13] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1__0 ),
        .D(\n_0_txeq_preset[13]_i_1__0 ),
        .Q(txeq_preset[13]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[14] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1__0 ),
        .D(\n_0_txeq_preset[14]_i_1__0 ),
        .Q(txeq_preset[14]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[15] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1__0 ),
        .D(\n_0_txeq_preset[15]_i_1__5 ),
        .Q(txeq_preset[15]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[16] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1__0 ),
        .D(\n_0_txeq_preset[16]_i_1__0 ),
        .Q(txeq_preset[16]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[17] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1__0 ),
        .D(\n_0_txeq_preset[17]_i_2__0 ),
        .Q(txeq_preset[17]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1__0 ),
        .D(\n_0_txeq_preset[1]_i_1__0 ),
        .Q(txeq_preset[1]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1__0 ),
        .D(\n_0_txeq_preset[2]_i_1__0 ),
        .Q(txeq_preset[2]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1__0 ),
        .D(\n_0_txeq_preset[3]_i_1__0 ),
        .Q(txeq_preset[3]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[7] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1__0 ),
        .D(\n_0_txeq_preset[7]_i_1__0 ),
        .Q(txeq_preset[7]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[8] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1__0 ),
        .D(\n_0_txeq_preset[8]_i_1__0 ),
        .Q(txeq_preset[8]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[9] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1__0 ),
        .D(\n_0_txeq_preset[9]_i_1__0 ),
        .Q(txeq_preset[9]),
        .R(\<const0> ));
LUT6 #(
    .INIT(64'h0000000033E200E2)) 
     \txeq_txcoeff[0]_i_1__0 
       (.I0(txeq_txcoeff[6]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__0 ),
        .I2(txeq_preset[0]),
        .I3(\n_0_FSM_onehot_fsm_tx[5]_i_2__0 ),
        .I4(data2),
        .I5(\n_0_txeq_txcoeff[18]_i_6__0 ),
        .O(\n_0_txeq_txcoeff[0]_i_1__0 ));
LUT4 #(
    .INIT(16'hFB08)) 
     \txeq_txcoeff[0]_i_2__0 
       (.I0(EQ_TXEQ_DEEMPH_OUT[5]),
        .I1(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I2(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I3(txeq_txcoeff[6]),
        .O(data2));
LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
     \txeq_txcoeff[10]_i_1__0 
       (.I0(EQ_TXEQ_DEEMPH_OUT[13]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__0 ),
        .I2(txeq_preset[10]),
        .I3(\n_0_FSM_onehot_fsm_tx[5]_i_2__0 ),
        .I4(\n_0_txeq_txcoeff[10]_i_2__0 ),
        .I5(\n_0_txeq_txcoeff[18]_i_6__0 ),
        .O(\n_0_txeq_txcoeff[10]_i_1__0 ));
LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
     \txeq_txcoeff[10]_i_2__0 
       (.I0(EQ_TXEQ_DEEMPH_OUT[7]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__0 ),
        .I2(EQ_TXEQ_DEEMPH_OUT[14]),
        .I3(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I4(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I5(EQ_TXEQ_DEEMPH_OUT[13]),
        .O(\n_0_txeq_txcoeff[10]_i_2__0 ));
LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
     \txeq_txcoeff[11]_i_1__0 
       (.I0(EQ_TXEQ_DEEMPH_OUT[14]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__0 ),
        .I2(txeq_preset[11]),
        .I3(\n_0_FSM_onehot_fsm_tx[5]_i_2__0 ),
        .I4(\n_0_txeq_txcoeff[11]_i_2__0 ),
        .I5(\n_0_txeq_txcoeff[18]_i_6__0 ),
        .O(\n_0_txeq_txcoeff[11]_i_1__0 ));
LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
     \txeq_txcoeff[11]_i_2__0 
       (.I0(EQ_TXEQ_DEEMPH_OUT[8]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__0 ),
        .I2(EQ_TXEQ_DEEMPH_OUT[15]),
        .I3(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I4(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I5(EQ_TXEQ_DEEMPH_OUT[14]),
        .O(\n_0_txeq_txcoeff[11]_i_2__0 ));
LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
     \txeq_txcoeff[12]_i_1__0 
       (.I0(EQ_TXEQ_DEEMPH_OUT[15]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__0 ),
        .I2(txeq_preset[12]),
        .I3(\n_0_FSM_onehot_fsm_tx[5]_i_2__0 ),
        .I4(\n_0_txeq_txcoeff[12]_i_2__0 ),
        .I5(\n_0_txeq_txcoeff[18]_i_6__0 ),
        .O(\n_0_txeq_txcoeff[12]_i_1__0 ));
LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
     \txeq_txcoeff[12]_i_2__0 
       (.I0(EQ_TXEQ_DEEMPH_OUT[9]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__0 ),
        .I2(txeq_deemph_reg2[0]),
        .I3(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I4(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I5(EQ_TXEQ_DEEMPH_OUT[15]),
        .O(\n_0_txeq_txcoeff[12]_i_2__0 ));
LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
     \txeq_txcoeff[13]_i_1__0 
       (.I0(txeq_deemph_reg2[0]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__0 ),
        .I2(txeq_preset[13]),
        .I3(\n_0_FSM_onehot_fsm_tx[5]_i_2__0 ),
        .I4(\n_0_txeq_txcoeff[13]_i_2__0 ),
        .I5(\n_0_txeq_txcoeff[18]_i_6__0 ),
        .O(\n_0_txeq_txcoeff[13]_i_1__0 ));
LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
     \txeq_txcoeff[13]_i_2__0 
       (.I0(EQ_TXEQ_DEEMPH_OUT[10]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__0 ),
        .I2(txeq_deemph_reg2[1]),
        .I3(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I4(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I5(txeq_deemph_reg2[0]),
        .O(\n_0_txeq_txcoeff[13]_i_2__0 ));
LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
     \txeq_txcoeff[14]_i_1__0 
       (.I0(txeq_deemph_reg2[1]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__0 ),
        .I2(txeq_preset[14]),
        .I3(\n_0_FSM_onehot_fsm_tx[5]_i_2__0 ),
        .I4(\n_0_txeq_txcoeff[14]_i_2__0 ),
        .I5(\n_0_txeq_txcoeff[18]_i_6__0 ),
        .O(\n_0_txeq_txcoeff[14]_i_1__0 ));
LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
     \txeq_txcoeff[14]_i_2__0 
       (.I0(txeq_txcoeff[13]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__0 ),
        .I2(txeq_deemph_reg2[2]),
        .I3(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I4(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I5(txeq_deemph_reg2[1]),
        .O(\n_0_txeq_txcoeff[14]_i_2__0 ));
LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
     \txeq_txcoeff[15]_i_1__0 
       (.I0(txeq_deemph_reg2[2]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__0 ),
        .I2(txeq_preset[15]),
        .I3(\n_0_FSM_onehot_fsm_tx[5]_i_2__0 ),
        .I4(\n_0_txeq_txcoeff[15]_i_2__0 ),
        .I5(\n_0_txeq_txcoeff[18]_i_6__0 ),
        .O(\n_0_txeq_txcoeff[15]_i_1__0 ));
LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
     \txeq_txcoeff[15]_i_2__0 
       (.I0(EQ_TXEQ_DEEMPH_OUT[11]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__0 ),
        .I2(txeq_deemph_reg2[3]),
        .I3(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I4(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I5(txeq_deemph_reg2[2]),
        .O(\n_0_txeq_txcoeff[15]_i_2__0 ));
LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
     \txeq_txcoeff[16]_i_1__0 
       (.I0(txeq_deemph_reg2[3]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__0 ),
        .I2(txeq_preset[16]),
        .I3(\n_0_FSM_onehot_fsm_tx[5]_i_2__0 ),
        .I4(\n_0_txeq_txcoeff[16]_i_2__0 ),
        .I5(\n_0_txeq_txcoeff[18]_i_6__0 ),
        .O(\n_0_txeq_txcoeff[16]_i_1__0 ));
LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
     \txeq_txcoeff[16]_i_2__0 
       (.I0(EQ_TXEQ_DEEMPH_OUT[12]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__0 ),
        .I2(txeq_deemph_reg2[4]),
        .I3(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I4(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I5(txeq_deemph_reg2[3]),
        .O(\n_0_txeq_txcoeff[16]_i_2__0 ));
LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
     \txeq_txcoeff[17]_i_1__0 
       (.I0(txeq_deemph_reg2[4]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__0 ),
        .I2(txeq_preset[17]),
        .I3(\n_0_FSM_onehot_fsm_tx[5]_i_2__0 ),
        .I4(\n_0_txeq_txcoeff[17]_i_2__0 ),
        .I5(\n_0_txeq_txcoeff[18]_i_6__0 ),
        .O(\n_0_txeq_txcoeff[17]_i_1__0 ));
LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
     \txeq_txcoeff[17]_i_2__0 
       (.I0(EQ_TXEQ_DEEMPH_OUT[13]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__0 ),
        .I2(txeq_deemph_reg2[5]),
        .I3(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I4(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I5(txeq_deemph_reg2[4]),
        .O(\n_0_txeq_txcoeff[17]_i_2__0 ));
LUT6 #(
    .INIT(64'hFDD7FDD7FDDFFDD7)) 
     \txeq_txcoeff[18]_i_1__0 
       (.I0(\n_0_txeq_txcoeff[18]_i_3__0 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[5] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[6] ),
        .I4(txeq_control_reg2[1]),
        .I5(txeq_control_reg2[0]),
        .O(\n_0_txeq_txcoeff[18]_i_1__0 ));
LUT6 #(
    .INIT(64'h00000000A4E40444)) 
     \txeq_txcoeff[18]_i_2__0 
       (.I0(\n_0_txeq_txcoeff[18]_i_4__0 ),
        .I1(txeq_deemph_reg2[5]),
        .I2(\n_0_FSM_onehot_fsm_tx[5]_i_2__0 ),
        .I3(\n_0_txeq_txcoeff[18]_i_5__0 ),
        .I4(EQ_TXEQ_DEEMPH_OUT[14]),
        .I5(\n_0_txeq_txcoeff[18]_i_6__0 ),
        .O(\n_0_txeq_txcoeff[18]_i_2__0 ));
(* SOFT_HLUTNM = "soft_lutpair375" *) 
   LUT3 #(
    .INIT(8'h01)) 
     \txeq_txcoeff[18]_i_3__0 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[2] ),
        .O(\n_0_txeq_txcoeff[18]_i_3__0 ));
LUT6 #(
    .INIT(64'h0000000000000016)) 
     \txeq_txcoeff[18]_i_4__0 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[6] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[2] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[5] ),
        .I4(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .O(\n_0_txeq_txcoeff[18]_i_4__0 ));
(* SOFT_HLUTNM = "soft_lutpair378" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[18]_i_5__0 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[18]_i_5__0 ));
LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFFF9)) 
     \txeq_txcoeff[18]_i_6__0 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[2] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[6] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[5] ),
        .I4(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .O(\n_0_txeq_txcoeff[18]_i_6__0 ));
LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
     \txeq_txcoeff[1]_i_1__0 
       (.I0(EQ_TXEQ_DEEMPH_OUT[5]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__0 ),
        .I2(txeq_preset[1]),
        .I3(\n_0_FSM_onehot_fsm_tx[5]_i_2__0 ),
        .I4(\n_0_txeq_txcoeff[1]_i_2__0 ),
        .I5(\n_0_txeq_txcoeff[18]_i_6__0 ),
        .O(\n_0_txeq_txcoeff[1]_i_1__0 ));
LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
     \txeq_txcoeff[1]_i_2__0 
       (.I0(\n_0_txeq_txcoeff_reg[0] ),
        .I1(\n_0_txeq_txcoeff[18]_i_4__0 ),
        .I2(EQ_TXEQ_DEEMPH_OUT[6]),
        .I3(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I4(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I5(EQ_TXEQ_DEEMPH_OUT[5]),
        .O(\n_0_txeq_txcoeff[1]_i_2__0 ));
LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
     \txeq_txcoeff[2]_i_1__0 
       (.I0(EQ_TXEQ_DEEMPH_OUT[6]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__0 ),
        .I2(txeq_preset[2]),
        .I3(\n_0_FSM_onehot_fsm_tx[5]_i_2__0 ),
        .I4(\n_0_txeq_txcoeff[2]_i_2__0 ),
        .I5(\n_0_txeq_txcoeff[18]_i_6__0 ),
        .O(\n_0_txeq_txcoeff[2]_i_1__0 ));
LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
     \txeq_txcoeff[2]_i_2__0 
       (.I0(EQ_TXEQ_DEEMPH_OUT[0]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__0 ),
        .I2(EQ_TXEQ_DEEMPH_OUT[7]),
        .I3(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I4(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I5(EQ_TXEQ_DEEMPH_OUT[6]),
        .O(\n_0_txeq_txcoeff[2]_i_2__0 ));
LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
     \txeq_txcoeff[3]_i_1__0 
       (.I0(EQ_TXEQ_DEEMPH_OUT[7]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__0 ),
        .I2(txeq_preset[3]),
        .I3(\n_0_FSM_onehot_fsm_tx[5]_i_2__0 ),
        .I4(\n_0_txeq_txcoeff[3]_i_2__0 ),
        .I5(\n_0_txeq_txcoeff[18]_i_6__0 ),
        .O(\n_0_txeq_txcoeff[3]_i_1__0 ));
LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
     \txeq_txcoeff[3]_i_2__0 
       (.I0(EQ_TXEQ_DEEMPH_OUT[1]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__0 ),
        .I2(EQ_TXEQ_DEEMPH_OUT[8]),
        .I3(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I4(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I5(EQ_TXEQ_DEEMPH_OUT[7]),
        .O(\n_0_txeq_txcoeff[3]_i_2__0 ));
LUT6 #(
    .INIT(64'h00000000F4A45404)) 
     \txeq_txcoeff[4]_i_1__0 
       (.I0(\n_0_txeq_txcoeff[18]_i_4__0 ),
        .I1(EQ_TXEQ_DEEMPH_OUT[8]),
        .I2(\n_0_FSM_onehot_fsm_tx[5]_i_2__0 ),
        .I3(\n_0_txeq_txcoeff[4]_i_2__0 ),
        .I4(EQ_TXEQ_DEEMPH_OUT[2]),
        .I5(\n_0_txeq_txcoeff[18]_i_6__0 ),
        .O(\n_0_txeq_txcoeff[4]_i_1__0 ));
LUT4 #(
    .INIT(16'hFB08)) 
     \txeq_txcoeff[4]_i_2__0 
       (.I0(EQ_TXEQ_DEEMPH_OUT[9]),
        .I1(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I2(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I3(EQ_TXEQ_DEEMPH_OUT[8]),
        .O(\n_0_txeq_txcoeff[4]_i_2__0 ));
LUT6 #(
    .INIT(64'h00000000F4A45404)) 
     \txeq_txcoeff[5]_i_1__0 
       (.I0(\n_0_txeq_txcoeff[18]_i_4__0 ),
        .I1(EQ_TXEQ_DEEMPH_OUT[9]),
        .I2(\n_0_FSM_onehot_fsm_tx[5]_i_2__0 ),
        .I3(\n_0_txeq_txcoeff[5]_i_2__0 ),
        .I4(EQ_TXEQ_DEEMPH_OUT[3]),
        .I5(\n_0_txeq_txcoeff[18]_i_6__0 ),
        .O(\n_0_txeq_txcoeff[5]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair381" *) 
   LUT4 #(
    .INIT(16'hFB08)) 
     \txeq_txcoeff[5]_i_2__0 
       (.I0(EQ_TXEQ_DEEMPH_OUT[10]),
        .I1(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I2(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I3(EQ_TXEQ_DEEMPH_OUT[9]),
        .O(\n_0_txeq_txcoeff[5]_i_2__0 ));
LUT6 #(
    .INIT(64'h00000000F4A45404)) 
     \txeq_txcoeff[6]_i_1__0 
       (.I0(\n_0_txeq_txcoeff[18]_i_4__0 ),
        .I1(EQ_TXEQ_DEEMPH_OUT[10]),
        .I2(\n_0_FSM_onehot_fsm_tx[5]_i_2__0 ),
        .I3(\n_0_txeq_txcoeff[6]_i_2__0 ),
        .I4(EQ_TXEQ_DEEMPH_OUT[4]),
        .I5(\n_0_txeq_txcoeff[18]_i_6__0 ),
        .O(\n_0_txeq_txcoeff[6]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair381" *) 
   LUT4 #(
    .INIT(16'hFB08)) 
     \txeq_txcoeff[6]_i_2__0 
       (.I0(txeq_txcoeff[13]),
        .I1(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I2(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I3(EQ_TXEQ_DEEMPH_OUT[10]),
        .O(\n_0_txeq_txcoeff[6]_i_2__0 ));
LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
     \txeq_txcoeff[7]_i_1__0 
       (.I0(txeq_txcoeff[13]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__0 ),
        .I2(txeq_preset[7]),
        .I3(\n_0_FSM_onehot_fsm_tx[5]_i_2__0 ),
        .I4(\n_0_txeq_txcoeff[7]_i_2__0 ),
        .I5(\n_0_txeq_txcoeff[18]_i_6__0 ),
        .O(\n_0_txeq_txcoeff[7]_i_1__0 ));
LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
     \txeq_txcoeff[7]_i_2__0 
       (.I0(txeq_txcoeff[6]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__0 ),
        .I2(EQ_TXEQ_DEEMPH_OUT[11]),
        .I3(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I4(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I5(txeq_txcoeff[13]),
        .O(\n_0_txeq_txcoeff[7]_i_2__0 ));
LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
     \txeq_txcoeff[8]_i_1__0 
       (.I0(EQ_TXEQ_DEEMPH_OUT[11]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__0 ),
        .I2(txeq_preset[8]),
        .I3(\n_0_FSM_onehot_fsm_tx[5]_i_2__0 ),
        .I4(\n_0_txeq_txcoeff[8]_i_2__0 ),
        .I5(\n_0_txeq_txcoeff[18]_i_6__0 ),
        .O(\n_0_txeq_txcoeff[8]_i_1__0 ));
LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
     \txeq_txcoeff[8]_i_2__0 
       (.I0(EQ_TXEQ_DEEMPH_OUT[5]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__0 ),
        .I2(EQ_TXEQ_DEEMPH_OUT[12]),
        .I3(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I4(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I5(EQ_TXEQ_DEEMPH_OUT[11]),
        .O(\n_0_txeq_txcoeff[8]_i_2__0 ));
LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
     \txeq_txcoeff[9]_i_1__0 
       (.I0(EQ_TXEQ_DEEMPH_OUT[12]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__0 ),
        .I2(txeq_preset[9]),
        .I3(\n_0_FSM_onehot_fsm_tx[5]_i_2__0 ),
        .I4(\n_0_txeq_txcoeff[9]_i_2__0 ),
        .I5(\n_0_txeq_txcoeff[18]_i_6__0 ),
        .O(\n_0_txeq_txcoeff[9]_i_1__0 ));
LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
     \txeq_txcoeff[9]_i_2__0 
       (.I0(EQ_TXEQ_DEEMPH_OUT[6]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__0 ),
        .I2(EQ_TXEQ_DEEMPH_OUT[13]),
        .I3(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I4(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I5(EQ_TXEQ_DEEMPH_OUT[12]),
        .O(\n_0_txeq_txcoeff[9]_i_2__0 ));
LUT6 #(
    .INIT(64'h0000200000AA2000)) 
     \txeq_txcoeff_cnt[0]_i_1__0 
       (.I0(\n_0_txeq_txcoeff_cnt[1]_i_2__0 ),
        .I1(txeq_control_reg2[0]),
        .I2(txeq_control_reg2[1]),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I5(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .O(\n_0_txeq_txcoeff_cnt[0]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair378" *) 
   LUT5 #(
    .INIT(32'h00002800)) 
     \txeq_txcoeff_cnt[1]_i_1__0 
       (.I0(\n_0_txeq_txcoeff_cnt[1]_i_2__0 ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I2(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I4(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .O(\n_0_txeq_txcoeff_cnt[1]_i_1__0 ));
LUT4 #(
    .INIT(16'h0001)) 
     \txeq_txcoeff_cnt[1]_i_2__0 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[5] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[6] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[2] ),
        .O(\n_0_txeq_txcoeff_cnt[1]_i_2__0 ));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_cnt_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_txeq_txcoeff_cnt[0]_i_1__0 ),
        .Q(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_cnt_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_txeq_txcoeff_cnt[1]_i_1__0 ),
        .Q(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__0 ),
        .D(\n_0_txeq_txcoeff[0]_i_1__0 ),
        .Q(\n_0_txeq_txcoeff_reg[0] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[10] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__0 ),
        .D(\n_0_txeq_txcoeff[10]_i_1__0 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[8]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[11] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__0 ),
        .D(\n_0_txeq_txcoeff[11]_i_1__0 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[9]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[12] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__0 ),
        .D(\n_0_txeq_txcoeff[12]_i_1__0 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[10]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[13] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__0 ),
        .D(\n_0_txeq_txcoeff[13]_i_1__0 ),
        .Q(txeq_txcoeff[13]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[14] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__0 ),
        .D(\n_0_txeq_txcoeff[14]_i_1__0 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[11]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[15] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__0 ),
        .D(\n_0_txeq_txcoeff[15]_i_1__0 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[12]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[16] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__0 ),
        .D(\n_0_txeq_txcoeff[16]_i_1__0 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[13]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[17] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__0 ),
        .D(\n_0_txeq_txcoeff[17]_i_1__0 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[14]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[18] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__0 ),
        .D(\n_0_txeq_txcoeff[18]_i_2__0 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[15]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__0 ),
        .D(\n_0_txeq_txcoeff[1]_i_1__0 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[0]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__0 ),
        .D(\n_0_txeq_txcoeff[2]_i_1__0 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[1]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__0 ),
        .D(\n_0_txeq_txcoeff[3]_i_1__0 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[2]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__0 ),
        .D(\n_0_txeq_txcoeff[4]_i_1__0 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[3]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__0 ),
        .D(\n_0_txeq_txcoeff[5]_i_1__0 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[4]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[6] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__0 ),
        .D(\n_0_txeq_txcoeff[6]_i_1__0 ),
        .Q(txeq_txcoeff[6]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[7] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__0 ),
        .D(\n_0_txeq_txcoeff[7]_i_1__0 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[5]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[8] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__0 ),
        .D(\n_0_txeq_txcoeff[8]_i_1__0 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[6]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[9] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__0 ),
        .D(\n_0_txeq_txcoeff[9]_i_1__0 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[7]),
        .R(O7));
endmodule

(* ORIG_REF_NAME = "vc709_pcie_x8_gen3_pipe_eq" *) 
module vc709_pcie_x8_gen3vc709_pcie_x8_gen3_pipe_eq_31
   (EQ_TXEQ_DEEMPH_OUT,
    PIPERX7EQLPNEWTXCOEFFORPRESET,
    PIPE_TXEQ_DONE,
    PIPE_RXEQ_DONE,
    TXPRECURSOR,
    TXMAINCURSOR,
    TXPOSTCURSOR,
    pipe_rx7_eq_lffs_sel,
    O44,
    I1,
    O7,
    pipe_pclk_in,
    PIPE_TXEQ_CONTROL,
    PIPE_TXEQ_DEEMPH,
    PIPE_TXEQ_PRESET,
    p_38_out,
    PIPE_RXEQ_CONTROL,
    PIPE_RXEQ_PRESET,
    PIPE_RXEQ_TXPRESET,
    PIPE_RXEQ_LFFS);
  output [15:0]EQ_TXEQ_DEEMPH_OUT;
  output [17:0]PIPERX7EQLPNEWTXCOEFFORPRESET;
  output [0:0]PIPE_TXEQ_DONE;
  output [0:0]PIPE_RXEQ_DONE;
  output [4:0]TXPRECURSOR;
  output [6:0]TXMAINCURSOR;
  output [4:0]TXPOSTCURSOR;
  output pipe_rx7_eq_lffs_sel;
  output O44;
  input I1;
  input [0:0]O7;
  input pipe_pclk_in;
  input [1:0]PIPE_TXEQ_CONTROL;
  input [5:0]PIPE_TXEQ_DEEMPH;
  input [3:0]PIPE_TXEQ_PRESET;
  input p_38_out;
  input [1:0]PIPE_RXEQ_CONTROL;
  input [2:0]PIPE_RXEQ_PRESET;
  input [3:0]PIPE_RXEQ_TXPRESET;
  input [5:0]PIPE_RXEQ_LFFS;

  wire \<const0> ;
  wire \<const1> ;
  wire [15:0]EQ_TXEQ_DEEMPH_OUT;
  wire I1;
  wire O44;
  wire [0:0]O7;
  wire [17:0]PIPERX7EQLPNEWTXCOEFFORPRESET;
  wire [1:0]PIPE_RXEQ_CONTROL;
  wire [0:0]PIPE_RXEQ_DONE;
  wire [5:0]PIPE_RXEQ_LFFS;
  wire [2:0]PIPE_RXEQ_PRESET;
  wire [3:0]PIPE_RXEQ_TXPRESET;
  wire [1:0]PIPE_TXEQ_CONTROL;
  wire [5:0]PIPE_TXEQ_DEEMPH;
  wire [0:0]PIPE_TXEQ_DONE;
  wire [3:0]PIPE_TXEQ_PRESET;
  wire [6:0]TXMAINCURSOR;
  wire [4:0]TXPOSTCURSOR;
  wire [4:0]TXPRECURSOR;
  wire [0:0]data2;
  wire gen3_reg1;
  wire gen3_reg2;
  wire \n_0_FSM_onehot_fsm[4]_i_8__6 ;
  wire \n_0_FSM_onehot_fsm_rx[1]_i_1__6 ;
  wire \n_0_FSM_onehot_fsm_rx[3]_i_1__6 ;
  wire \n_0_FSM_onehot_fsm_rx[3]_i_2__6 ;
  wire \n_0_FSM_onehot_fsm_rx[4]_i_1__6 ;
  wire \n_0_FSM_onehot_fsm_rx[5]_i_2__6 ;
  wire \n_0_FSM_onehot_fsm_rx[6]_i_2__6 ;
  wire \n_0_FSM_onehot_fsm_rx[6]_i_3__6 ;
  wire \n_0_FSM_onehot_fsm_rx[6]_i_4__6 ;
  wire \n_0_FSM_onehot_fsm_rx[6]_i_5__6 ;
  wire \n_0_FSM_onehot_fsm_rx[6]_i_6__6 ;
  wire \n_0_FSM_onehot_fsm_rx[6]_i_7__6 ;
  wire \n_0_FSM_onehot_fsm_rx_reg[0] ;
  wire \n_0_FSM_onehot_fsm_rx_reg[1] ;
  wire \n_0_FSM_onehot_fsm_rx_reg[2] ;
  wire \n_0_FSM_onehot_fsm_rx_reg[3] ;
  wire \n_0_FSM_onehot_fsm_rx_reg[4] ;
  wire \n_0_FSM_onehot_fsm_rx_reg[5] ;
  wire \n_0_FSM_onehot_fsm_rx_reg[6] ;
  wire \n_0_FSM_onehot_fsm_tx[1]_i_1__6 ;
  wire \n_0_FSM_onehot_fsm_tx[2]_i_1__6 ;
  wire \n_0_FSM_onehot_fsm_tx[3]_i_1__6 ;
  wire \n_0_FSM_onehot_fsm_tx[3]_i_2__6 ;
  wire \n_0_FSM_onehot_fsm_tx[4]_i_1__6 ;
  wire \n_0_FSM_onehot_fsm_tx[5]_i_1__6 ;
  wire \n_0_FSM_onehot_fsm_tx[5]_i_2__6 ;
  wire \n_0_FSM_onehot_fsm_tx[6]_i_1__6 ;
  wire \n_0_FSM_onehot_fsm_tx[6]_i_2__6 ;
  wire \n_0_FSM_onehot_fsm_tx[6]_i_3__6 ;
  wire \n_0_FSM_onehot_fsm_tx[6]_i_4__6 ;
  wire \n_0_FSM_onehot_fsm_tx[6]_i_5__6 ;
  wire \n_0_FSM_onehot_fsm_tx_reg[0] ;
  wire \n_0_FSM_onehot_fsm_tx_reg[1] ;
  wire \n_0_FSM_onehot_fsm_tx_reg[2] ;
  wire \n_0_FSM_onehot_fsm_tx_reg[3] ;
  wire \n_0_FSM_onehot_fsm_tx_reg[4] ;
  wire \n_0_FSM_onehot_fsm_tx_reg[5] ;
  wire \n_0_FSM_onehot_fsm_tx_reg[6] ;
  wire n_0_rxeq_adapt_done_reg_i_3__6;
  wire n_0_rxeq_adapt_done_reg_i_4__6;
  wire n_0_rxeq_adapt_done_reg_reg;
  wire \n_0_rxeq_cnt[0]_i_1__6 ;
  wire \n_0_rxeq_cnt[0]_i_2__6 ;
  wire \n_0_rxeq_cnt[1]_i_1__6 ;
  wire \n_0_rxeq_cnt[2]_i_1__6 ;
  wire \n_0_rxeq_cnt[2]_i_2__6 ;
  wire n_0_rxeq_done_i_2__6;
  wire \n_0_rxeq_fs[0]_i_1__6 ;
  wire \n_0_rxeq_fs[1]_i_1__6 ;
  wire \n_0_rxeq_fs[2]_i_1__6 ;
  wire \n_0_rxeq_fs[3]_i_1__6 ;
  wire \n_0_rxeq_fs[4]_i_1__6 ;
  wire \n_0_rxeq_fs[5]_i_1__6 ;
  wire \n_0_rxeq_fs[5]_i_2__6 ;
  wire \n_0_rxeq_fs[5]_i_3__6 ;
  wire \n_0_rxeq_fs[5]_i_4__6 ;
  wire \n_0_rxeq_fs[5]_i_5__6 ;
  wire \n_0_rxeq_fs_reg[0] ;
  wire \n_0_rxeq_fs_reg[1] ;
  wire \n_0_rxeq_fs_reg[2] ;
  wire \n_0_rxeq_fs_reg[3] ;
  wire \n_0_rxeq_fs_reg[4] ;
  wire \n_0_rxeq_fs_reg[5] ;
  wire \n_0_rxeq_lf[0]_i_1__6 ;
  wire \n_0_rxeq_lf[1]_i_1__6 ;
  wire \n_0_rxeq_lf[2]_i_1__6 ;
  wire \n_0_rxeq_lf[3]_i_1__6 ;
  wire \n_0_rxeq_lf[4]_i_1__6 ;
  wire \n_0_rxeq_lf[5]_i_1__6 ;
  wire \n_0_rxeq_lf[5]_i_2__6 ;
  wire \n_0_rxeq_lf[5]_i_3__6 ;
  wire \n_0_rxeq_lf[5]_i_4__6 ;
  wire n_0_rxeq_lffs_sel_i_3__6;
  wire n_0_rxeq_lffs_sel_reg;
  wire \n_0_rxeq_preset[0]_i_1__6 ;
  wire \n_0_rxeq_preset[1]_i_1__6 ;
  wire \n_0_rxeq_preset[2]_i_1__6 ;
  wire \n_0_rxeq_preset[2]_i_2__6 ;
  wire \n_0_rxeq_preset[2]_i_3__6 ;
  wire \n_0_rxeq_preset[2]_i_4__5 ;
  wire \n_0_rxeq_preset[2]_i_5__6 ;
  wire n_0_rxeq_preset_valid_i_1__6;
  wire n_0_rxeq_scan_i;
  wire \n_0_rxeq_txcoeff[0]_i_1__6 ;
  wire \n_0_rxeq_txcoeff[10]_i_1__6 ;
  wire \n_0_rxeq_txcoeff[11]_i_1__6 ;
  wire \n_0_rxeq_txcoeff[12]_i_1__6 ;
  wire \n_0_rxeq_txcoeff[13]_i_1__6 ;
  wire \n_0_rxeq_txcoeff[14]_i_1__6 ;
  wire \n_0_rxeq_txcoeff[15]_i_1__6 ;
  wire \n_0_rxeq_txcoeff[16]_i_1__6 ;
  wire \n_0_rxeq_txcoeff[17]_i_1__6 ;
  wire \n_0_rxeq_txcoeff[1]_i_1__6 ;
  wire \n_0_rxeq_txcoeff[2]_i_1__6 ;
  wire \n_0_rxeq_txcoeff[3]_i_1__6 ;
  wire \n_0_rxeq_txcoeff[4]_i_1__6 ;
  wire \n_0_rxeq_txcoeff[5]_i_1__6 ;
  wire \n_0_rxeq_txcoeff[6]_i_1__6 ;
  wire \n_0_rxeq_txcoeff[7]_i_1__6 ;
  wire \n_0_rxeq_txcoeff[8]_i_1__6 ;
  wire \n_0_rxeq_txcoeff[9]_i_1__6 ;
  wire \n_0_rxeq_txpreset[0]_i_1__6 ;
  wire \n_0_rxeq_txpreset[1]_i_1__6 ;
  wire \n_0_rxeq_txpreset[2]_i_1__6 ;
  wire \n_0_rxeq_txpreset[3]_i_1__6 ;
  wire \n_0_rxeq_txpreset[3]_i_2__6 ;
  wire \n_0_rxeq_txpreset[3]_i_3__6 ;
  wire \n_0_rxeq_txpreset[3]_i_4__6 ;
  wire n_0_txeq_done_i_1__6;
  wire \n_0_txeq_preset[0]_i_1__6 ;
  wire \n_0_txeq_preset[10]_i_1__6 ;
  wire \n_0_txeq_preset[11]_i_1__6 ;
  wire \n_0_txeq_preset[12]_i_1__6 ;
  wire \n_0_txeq_preset[13]_i_1__6 ;
  wire \n_0_txeq_preset[14]_i_1__6 ;
  wire \n_0_txeq_preset[15]_i_1 ;
  wire \n_0_txeq_preset[16]_i_1__6 ;
  wire \n_0_txeq_preset[17]_i_1__6 ;
  wire \n_0_txeq_preset[17]_i_2__6 ;
  wire \n_0_txeq_preset[1]_i_1__6 ;
  wire \n_0_txeq_preset[2]_i_1__6 ;
  wire \n_0_txeq_preset[3]_i_1__6 ;
  wire \n_0_txeq_preset[7]_i_1__6 ;
  wire \n_0_txeq_preset[8]_i_1__6 ;
  wire \n_0_txeq_preset[9]_i_1__6 ;
  wire n_0_txeq_preset_done_i_1__6;
  wire n_0_txeq_preset_done_i_2__6;
  wire \n_0_txeq_txcoeff[0]_i_1__6 ;
  wire \n_0_txeq_txcoeff[10]_i_1__6 ;
  wire \n_0_txeq_txcoeff[10]_i_2__6 ;
  wire \n_0_txeq_txcoeff[11]_i_1__6 ;
  wire \n_0_txeq_txcoeff[11]_i_2__6 ;
  wire \n_0_txeq_txcoeff[12]_i_1__6 ;
  wire \n_0_txeq_txcoeff[12]_i_2__6 ;
  wire \n_0_txeq_txcoeff[13]_i_1__6 ;
  wire \n_0_txeq_txcoeff[13]_i_2__6 ;
  wire \n_0_txeq_txcoeff[14]_i_1__6 ;
  wire \n_0_txeq_txcoeff[14]_i_2__6 ;
  wire \n_0_txeq_txcoeff[15]_i_1__6 ;
  wire \n_0_txeq_txcoeff[15]_i_2__6 ;
  wire \n_0_txeq_txcoeff[16]_i_1__6 ;
  wire \n_0_txeq_txcoeff[16]_i_2__6 ;
  wire \n_0_txeq_txcoeff[17]_i_1__6 ;
  wire \n_0_txeq_txcoeff[17]_i_2__6 ;
  wire \n_0_txeq_txcoeff[18]_i_1__6 ;
  wire \n_0_txeq_txcoeff[18]_i_2__6 ;
  wire \n_0_txeq_txcoeff[18]_i_3__6 ;
  wire \n_0_txeq_txcoeff[18]_i_4__6 ;
  wire \n_0_txeq_txcoeff[18]_i_5__6 ;
  wire \n_0_txeq_txcoeff[18]_i_6__6 ;
  wire \n_0_txeq_txcoeff[1]_i_1__6 ;
  wire \n_0_txeq_txcoeff[1]_i_2__6 ;
  wire \n_0_txeq_txcoeff[2]_i_1__6 ;
  wire \n_0_txeq_txcoeff[2]_i_2__6 ;
  wire \n_0_txeq_txcoeff[3]_i_1__6 ;
  wire \n_0_txeq_txcoeff[3]_i_2__6 ;
  wire \n_0_txeq_txcoeff[4]_i_1__6 ;
  wire \n_0_txeq_txcoeff[4]_i_2__6 ;
  wire \n_0_txeq_txcoeff[5]_i_1__6 ;
  wire \n_0_txeq_txcoeff[5]_i_2__6 ;
  wire \n_0_txeq_txcoeff[6]_i_1__6 ;
  wire \n_0_txeq_txcoeff[6]_i_2__6 ;
  wire \n_0_txeq_txcoeff[7]_i_1__6 ;
  wire \n_0_txeq_txcoeff[7]_i_2__6 ;
  wire \n_0_txeq_txcoeff[8]_i_1__6 ;
  wire \n_0_txeq_txcoeff[8]_i_2__6 ;
  wire \n_0_txeq_txcoeff[9]_i_1__6 ;
  wire \n_0_txeq_txcoeff[9]_i_2__6 ;
  wire \n_0_txeq_txcoeff_cnt[0]_i_1__6 ;
  wire \n_0_txeq_txcoeff_cnt[1]_i_1__6 ;
  wire \n_0_txeq_txcoeff_cnt[1]_i_2__6 ;
  wire \n_0_txeq_txcoeff_cnt_reg[0] ;
  wire \n_0_txeq_txcoeff_cnt_reg[1] ;
  wire \n_0_txeq_txcoeff_reg[0] ;
  wire n_1_rxeq_scan_i;
  wire n_2_rxeq_scan_i;
  wire n_3_rxeq_scan_i;
  wire n_4_rxeq_scan_i;
  wire n_5_rxeq_scan_i;
  wire n_6_rxeq_scan_i;
  wire n_7_rxeq_scan_i;
  wire n_8_rxeq_scan_i;
  wire p_38_out;
  wire pipe_pclk_in;
  wire pipe_rx7_eq_lffs_sel;
  wire rxeq_adapt_done;
  wire [2:0]rxeq_cnt;
  wire [1:0]rxeq_control_reg1;
  wire [1:0]rxeq_control_reg2;
  wire [5:0]rxeq_lf;
  wire [5:0]rxeq_lffs_reg1;
  wire [5:0]rxeq_lffs_reg2;
  wire [2:2]rxeq_new_txcoeff;
  wire rxeq_new_txcoeff_req;
  wire [2:0]rxeq_preset;
  wire [2:0]rxeq_preset_reg1;
  wire [2:0]rxeq_preset_reg2;
  wire rxeq_preset_valid;
  wire [17:0]rxeq_txcoeff;
  wire [3:0]rxeq_txpreset;
  wire [3:0]rxeq_txpreset_reg1;
  wire [3:0]rxeq_txpreset_reg2;
  wire rxeq_user_en_reg1;
  wire rxeq_user_en_reg2;
  wire rxeq_user_mode_reg1;
  wire rxeq_user_mode_reg2;
  wire [17:0]rxeq_user_txcoeff_reg1;
  wire [17:0]rxeq_user_txcoeff_reg2;
  wire [1:0]txeq_control_reg1;
  wire [1:0]txeq_control_reg2;
  wire [5:0]txeq_deemph_reg1;
  wire [5:0]txeq_deemph_reg2;
  wire [17:0]txeq_preset;
  wire txeq_preset_done;
  wire [3:0]txeq_preset_reg1;
  wire [3:0]txeq_preset_reg2;
  wire [13:6]txeq_txcoeff;

LUT2 #(
    .INIT(4'hB)) 
     \FSM_onehot_fsm[4]_i_8__6 
       (.I0(rxeq_control_reg2[0]),
        .I1(rxeq_control_reg2[1]),
        .O(\n_0_FSM_onehot_fsm[4]_i_8__6 ));
LUT5 #(
    .INIT(32'h22232226)) 
     \FSM_onehot_fsm_rx[1]_i_1__6 
       (.I0(\n_0_FSM_onehot_fsm_rx[6]_i_3__6 ),
        .I1(\n_0_FSM_onehot_fsm_rx[6]_i_4__6 ),
        .I2(rxeq_control_reg2[0]),
        .I3(rxeq_control_reg2[1]),
        .I4(\n_0_FSM_onehot_fsm_rx[6]_i_5__6 ),
        .O(\n_0_FSM_onehot_fsm_rx[1]_i_1__6 ));
LUT5 #(
    .INIT(32'h05000C00)) 
     \FSM_onehot_fsm_rx[3]_i_1__6 
       (.I0(\n_0_FSM_onehot_fsm_rx[3]_i_2__6 ),
        .I1(rxeq_control_reg2[1]),
        .I2(\n_0_FSM_onehot_fsm_rx[6]_i_5__6 ),
        .I3(\n_0_FSM_onehot_fsm_rx[6]_i_4__6 ),
        .I4(\n_0_FSM_onehot_fsm_rx[6]_i_3__6 ),
        .O(\n_0_FSM_onehot_fsm_rx[3]_i_1__6 ));
(* SOFT_HLUTNM = "soft_lutpair412" *) 
   LUT3 #(
    .INIT(8'h04)) 
     \FSM_onehot_fsm_rx[3]_i_2__6 
       (.I0(rxeq_cnt[2]),
        .I1(rxeq_cnt[1]),
        .I2(rxeq_cnt[0]),
        .O(\n_0_FSM_onehot_fsm_rx[3]_i_2__6 ));
LUT6 #(
    .INIT(64'h7F04000000000000)) 
     \FSM_onehot_fsm_rx[4]_i_1__6 
       (.I0(rxeq_cnt[2]),
        .I1(rxeq_cnt[1]),
        .I2(rxeq_cnt[0]),
        .I3(\n_0_FSM_onehot_fsm_rx[6]_i_5__6 ),
        .I4(\n_0_FSM_onehot_fsm_rx[6]_i_4__6 ),
        .I5(\n_0_FSM_onehot_fsm_rx[6]_i_3__6 ),
        .O(\n_0_FSM_onehot_fsm_rx[4]_i_1__6 ));
(* SOFT_HLUTNM = "soft_lutpair412" *) 
   LUT3 #(
    .INIT(8'h7F)) 
     \FSM_onehot_fsm_rx[5]_i_2__6 
       (.I0(rxeq_cnt[1]),
        .I1(rxeq_cnt[0]),
        .I2(rxeq_cnt[2]),
        .O(\n_0_FSM_onehot_fsm_rx[5]_i_2__6 ));
LUT2 #(
    .INIT(4'h1)) 
     \FSM_onehot_fsm_rx[6]_i_2__6 
       (.I0(rxeq_control_reg2[1]),
        .I1(rxeq_control_reg2[0]),
        .O(\n_0_FSM_onehot_fsm_rx[6]_i_2__6 ));
LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFEEF)) 
     \FSM_onehot_fsm_rx[6]_i_3__6 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I1(\n_0_FSM_onehot_fsm_rx[6]_i_6__6 ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .I4(\n_0_FSM_onehot_fsm_rx_reg[2] ),
        .I5(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .O(\n_0_FSM_onehot_fsm_rx[6]_i_3__6 ));
(* SOFT_HLUTNM = "soft_lutpair401" *) 
   LUT5 #(
    .INIT(32'h00000111)) 
     \FSM_onehot_fsm_rx[6]_i_4__6 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[0] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I4(\n_0_FSM_onehot_fsm_rx[6]_i_7__6 ),
        .O(\n_0_FSM_onehot_fsm_rx[6]_i_4__6 ));
LUT6 #(
    .INIT(64'h0000000000000016)) 
     \FSM_onehot_fsm_rx[6]_i_5__6 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[2] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I4(\n_0_FSM_onehot_fsm_rx[6]_i_6__6 ),
        .I5(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .O(\n_0_FSM_onehot_fsm_rx[6]_i_5__6 ));
(* SOFT_HLUTNM = "soft_lutpair401" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \FSM_onehot_fsm_rx[6]_i_6__6 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[0] ),
        .O(\n_0_FSM_onehot_fsm_rx[6]_i_6__6 ));
(* SOFT_HLUTNM = "soft_lutpair400" *) 
   LUT5 #(
    .INIT(32'hFFFEEEEB)) 
     \FSM_onehot_fsm_rx[6]_i_7__6 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[2] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I4(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .O(\n_0_FSM_onehot_fsm_rx[6]_i_7__6 ));
FDRE #(
    .INIT(1'b1)) 
     \FSM_onehot_fsm_rx_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(\n_0_FSM_onehot_fsm_rx_reg[0] ),
        .R(O7));
FDSE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_rx_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_FSM_onehot_fsm_rx[1]_i_1__6 ),
        .Q(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .S(O7));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_rx_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_3_rxeq_scan_i),
        .Q(\n_0_FSM_onehot_fsm_rx_reg[2] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_rx_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_FSM_onehot_fsm_rx[3]_i_1__6 ),
        .Q(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_rx_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_FSM_onehot_fsm_rx[4]_i_1__6 ),
        .Q(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_rx_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_2_rxeq_scan_i),
        .Q(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_rx_reg[6] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_1_rxeq_scan_i),
        .Q(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .R(O7));
LUT6 #(
    .INIT(64'h0E0E0E0F0E0E0E1E)) 
     \FSM_onehot_fsm_tx[1]_i_1__6 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[0] ),
        .I1(\n_0_FSM_onehot_fsm_tx[5]_i_2__6 ),
        .I2(\n_0_FSM_onehot_fsm_tx[6]_i_3__6 ),
        .I3(txeq_control_reg2[0]),
        .I4(txeq_control_reg2[1]),
        .I5(\n_0_FSM_onehot_fsm_tx[6]_i_4__6 ),
        .O(\n_0_FSM_onehot_fsm_tx[1]_i_1__6 ));
LUT6 #(
    .INIT(64'h10BA000000000000)) 
     \FSM_onehot_fsm_tx[2]_i_1__6 
       (.I0(\n_0_FSM_onehot_fsm_tx[6]_i_4__6 ),
        .I1(txeq_control_reg2[1]),
        .I2(txeq_control_reg2[0]),
        .I3(txeq_preset_done),
        .I4(\n_0_FSM_onehot_fsm_tx[6]_i_3__6 ),
        .I5(\n_0_FSM_onehot_fsm_tx[6]_i_2__6 ),
        .O(\n_0_FSM_onehot_fsm_tx[2]_i_1__6 ));
LUT6 #(
    .INIT(64'h2222000030330000)) 
     \FSM_onehot_fsm_tx[3]_i_1__6 
       (.I0(\n_0_FSM_onehot_fsm_tx[3]_i_2__6 ),
        .I1(\n_0_FSM_onehot_fsm_tx[6]_i_4__6 ),
        .I2(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I3(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I4(\n_0_FSM_onehot_fsm_tx[6]_i_3__6 ),
        .I5(\n_0_FSM_onehot_fsm_tx[6]_i_2__6 ),
        .O(\n_0_FSM_onehot_fsm_tx[3]_i_1__6 ));
LUT2 #(
    .INIT(4'h2)) 
     \FSM_onehot_fsm_tx[3]_i_2__6 
       (.I0(txeq_control_reg2[1]),
        .I1(txeq_control_reg2[0]),
        .O(\n_0_FSM_onehot_fsm_tx[3]_i_2__6 ));
LUT6 #(
    .INIT(64'h0400040004000000)) 
     \FSM_onehot_fsm_tx[4]_i_1__6 
       (.I0(\n_0_FSM_onehot_fsm_tx[6]_i_4__6 ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I2(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I3(\n_0_FSM_onehot_fsm_tx[6]_i_3__6 ),
        .I4(\n_0_FSM_onehot_fsm_tx[5]_i_2__6 ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[0] ),
        .O(\n_0_FSM_onehot_fsm_tx[4]_i_1__6 ));
LUT6 #(
    .INIT(64'h0000000000004000)) 
     \FSM_onehot_fsm_tx[5]_i_1__6 
       (.I0(\n_0_FSM_onehot_fsm_tx[6]_i_4__6 ),
        .I1(txeq_control_reg2[1]),
        .I2(txeq_control_reg2[0]),
        .I3(\n_0_FSM_onehot_fsm_tx[6]_i_3__6 ),
        .I4(\n_0_FSM_onehot_fsm_tx[5]_i_2__6 ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[0] ),
        .O(\n_0_FSM_onehot_fsm_tx[5]_i_1__6 ));
LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFE9)) 
     \FSM_onehot_fsm_tx[5]_i_2__6 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[5] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[6] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I4(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[2] ),
        .O(\n_0_FSM_onehot_fsm_tx[5]_i_2__6 ));
LUT6 #(
    .INIT(64'hFFE000F00FE000F0)) 
     \FSM_onehot_fsm_tx[6]_i_1__6 
       (.I0(txeq_control_reg2[0]),
        .I1(txeq_control_reg2[1]),
        .I2(\n_0_FSM_onehot_fsm_tx[6]_i_2__6 ),
        .I3(\n_0_FSM_onehot_fsm_tx[6]_i_3__6 ),
        .I4(\n_0_FSM_onehot_fsm_tx[6]_i_4__6 ),
        .I5(txeq_preset_done),
        .O(\n_0_FSM_onehot_fsm_tx[6]_i_1__6 ));
LUT2 #(
    .INIT(4'h1)) 
     \FSM_onehot_fsm_tx[6]_i_2__6 
       (.I0(\n_0_FSM_onehot_fsm_tx[5]_i_2__6 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[0] ),
        .O(\n_0_FSM_onehot_fsm_tx[6]_i_2__6 ));
LUT5 #(
    .INIT(32'h00000222)) 
     \FSM_onehot_fsm_tx[6]_i_3__6 
       (.I0(\n_0_FSM_onehot_fsm_tx[6]_i_5__6 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[0] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_FSM_onehot_fsm_tx_reg[5] ),
        .O(\n_0_FSM_onehot_fsm_tx[6]_i_3__6 ));
(* SOFT_HLUTNM = "soft_lutpair398" *) 
   LUT4 #(
    .INIT(16'h0016)) 
     \FSM_onehot_fsm_tx[6]_i_4__6 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[6] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[2] ),
        .I3(n_0_txeq_preset_done_i_2__6),
        .O(\n_0_FSM_onehot_fsm_tx[6]_i_4__6 ));
(* SOFT_HLUTNM = "soft_lutpair396" *) 
   LUT5 #(
    .INIT(32'h00010154)) 
     \FSM_onehot_fsm_tx[6]_i_5__6 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[6] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[2] ),
        .I4(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .O(\n_0_FSM_onehot_fsm_tx[6]_i_5__6 ));
FDRE #(
    .INIT(1'b1)) 
     \FSM_onehot_fsm_tx_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[0] ),
        .R(O7));
FDSE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_tx_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_FSM_onehot_fsm_tx[1]_i_1__6 ),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .S(O7));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_tx_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_FSM_onehot_fsm_tx[2]_i_1__6 ),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[2] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_tx_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_FSM_onehot_fsm_tx[3]_i_1__6 ),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_tx_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_FSM_onehot_fsm_tx[4]_i_1__6 ),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_tx_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_FSM_onehot_fsm_tx[5]_i_1__6 ),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[5] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_tx_reg[6] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_FSM_onehot_fsm_tx[6]_i_1__6 ),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[6] ),
        .R(O7));
GND GND
       (.G(\<const0> ));
LUT2 #(
    .INIT(4'h8)) 
     PCIE_3_0_i_i_153
       (.I0(rxeq_user_en_reg2),
        .I1(rxeq_user_txcoeff_reg2[17]),
        .O(PIPERX7EQLPNEWTXCOEFFORPRESET[17]));
LUT2 #(
    .INIT(4'h8)) 
     PCIE_3_0_i_i_154
       (.I0(rxeq_user_en_reg2),
        .I1(rxeq_user_txcoeff_reg2[16]),
        .O(PIPERX7EQLPNEWTXCOEFFORPRESET[16]));
LUT2 #(
    .INIT(4'h8)) 
     PCIE_3_0_i_i_155
       (.I0(rxeq_user_en_reg2),
        .I1(rxeq_user_txcoeff_reg2[15]),
        .O(PIPERX7EQLPNEWTXCOEFFORPRESET[15]));
LUT2 #(
    .INIT(4'h8)) 
     PCIE_3_0_i_i_156
       (.I0(rxeq_user_en_reg2),
        .I1(rxeq_user_txcoeff_reg2[14]),
        .O(PIPERX7EQLPNEWTXCOEFFORPRESET[14]));
LUT2 #(
    .INIT(4'h8)) 
     PCIE_3_0_i_i_157
       (.I0(rxeq_user_en_reg2),
        .I1(rxeq_user_txcoeff_reg2[13]),
        .O(PIPERX7EQLPNEWTXCOEFFORPRESET[13]));
LUT2 #(
    .INIT(4'h8)) 
     PCIE_3_0_i_i_158
       (.I0(rxeq_user_en_reg2),
        .I1(rxeq_user_txcoeff_reg2[12]),
        .O(PIPERX7EQLPNEWTXCOEFFORPRESET[12]));
LUT2 #(
    .INIT(4'h8)) 
     PCIE_3_0_i_i_159
       (.I0(rxeq_user_en_reg2),
        .I1(rxeq_user_txcoeff_reg2[11]),
        .O(PIPERX7EQLPNEWTXCOEFFORPRESET[11]));
LUT2 #(
    .INIT(4'h8)) 
     PCIE_3_0_i_i_160
       (.I0(rxeq_user_en_reg2),
        .I1(rxeq_user_txcoeff_reg2[10]),
        .O(PIPERX7EQLPNEWTXCOEFFORPRESET[10]));
LUT2 #(
    .INIT(4'h8)) 
     PCIE_3_0_i_i_161
       (.I0(rxeq_user_en_reg2),
        .I1(rxeq_user_txcoeff_reg2[9]),
        .O(PIPERX7EQLPNEWTXCOEFFORPRESET[9]));
LUT2 #(
    .INIT(4'h8)) 
     PCIE_3_0_i_i_162
       (.I0(rxeq_user_en_reg2),
        .I1(rxeq_user_txcoeff_reg2[8]),
        .O(PIPERX7EQLPNEWTXCOEFFORPRESET[8]));
LUT2 #(
    .INIT(4'h8)) 
     PCIE_3_0_i_i_163
       (.I0(rxeq_user_en_reg2),
        .I1(rxeq_user_txcoeff_reg2[7]),
        .O(PIPERX7EQLPNEWTXCOEFFORPRESET[7]));
LUT2 #(
    .INIT(4'h8)) 
     PCIE_3_0_i_i_164
       (.I0(rxeq_user_en_reg2),
        .I1(rxeq_user_txcoeff_reg2[6]),
        .O(PIPERX7EQLPNEWTXCOEFFORPRESET[6]));
LUT2 #(
    .INIT(4'h8)) 
     PCIE_3_0_i_i_165
       (.I0(rxeq_user_en_reg2),
        .I1(rxeq_user_txcoeff_reg2[5]),
        .O(PIPERX7EQLPNEWTXCOEFFORPRESET[5]));
LUT2 #(
    .INIT(4'h8)) 
     PCIE_3_0_i_i_166
       (.I0(rxeq_user_en_reg2),
        .I1(rxeq_user_txcoeff_reg2[4]),
        .O(PIPERX7EQLPNEWTXCOEFFORPRESET[4]));
LUT2 #(
    .INIT(4'h8)) 
     PCIE_3_0_i_i_167
       (.I0(rxeq_user_en_reg2),
        .I1(rxeq_user_txcoeff_reg2[3]),
        .O(PIPERX7EQLPNEWTXCOEFFORPRESET[3]));
LUT3 #(
    .INIT(8'hAC)) 
     PCIE_3_0_i_i_168
       (.I0(rxeq_user_txcoeff_reg2[2]),
        .I1(rxeq_new_txcoeff),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX7EQLPNEWTXCOEFFORPRESET[2]));
LUT2 #(
    .INIT(4'h8)) 
     PCIE_3_0_i_i_169
       (.I0(rxeq_user_en_reg2),
        .I1(rxeq_user_txcoeff_reg2[1]),
        .O(PIPERX7EQLPNEWTXCOEFFORPRESET[1]));
LUT2 #(
    .INIT(4'h8)) 
     PCIE_3_0_i_i_170
       (.I0(rxeq_user_en_reg2),
        .I1(rxeq_user_txcoeff_reg2[0]),
        .O(PIPERX7EQLPNEWTXCOEFFORPRESET[0]));
LUT3 #(
    .INIT(8'hB8)) 
     PCIE_3_0_i_i_24
       (.I0(rxeq_user_mode_reg2),
        .I1(rxeq_user_en_reg2),
        .I2(n_0_rxeq_lffs_sel_reg),
        .O(pipe_rx7_eq_lffs_sel));
VCC VCC
       (.P(\<const1> ));
(* ASYNC_REG *) 
   FDRE gen3_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_38_out),
        .Q(gen3_reg1),
        .R(O7));
(* ASYNC_REG *) 
   FDRE gen3_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(gen3_reg1),
        .Q(gen3_reg2),
        .R(O7));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_28__6 
       (.I0(EQ_TXEQ_DEEMPH_OUT[14]),
        .I1(gen3_reg2),
        .O(TXPOSTCURSOR[4]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_29__6 
       (.I0(EQ_TXEQ_DEEMPH_OUT[13]),
        .I1(gen3_reg2),
        .O(TXPOSTCURSOR[3]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_30__6 
       (.I0(EQ_TXEQ_DEEMPH_OUT[12]),
        .I1(gen3_reg2),
        .O(TXPOSTCURSOR[2]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_31__6 
       (.I0(EQ_TXEQ_DEEMPH_OUT[11]),
        .I1(gen3_reg2),
        .O(TXPOSTCURSOR[1]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_32__6 
       (.I0(txeq_txcoeff[13]),
        .I1(gen3_reg2),
        .O(TXPOSTCURSOR[0]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_33__6 
       (.I0(EQ_TXEQ_DEEMPH_OUT[3]),
        .I1(gen3_reg2),
        .O(TXPRECURSOR[4]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_34__6 
       (.I0(EQ_TXEQ_DEEMPH_OUT[2]),
        .I1(gen3_reg2),
        .O(TXPRECURSOR[3]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_35__6 
       (.I0(EQ_TXEQ_DEEMPH_OUT[1]),
        .I1(gen3_reg2),
        .O(TXPRECURSOR[2]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_36__6 
       (.I0(EQ_TXEQ_DEEMPH_OUT[0]),
        .I1(gen3_reg2),
        .O(TXPRECURSOR[1]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_37__6 
       (.I0(\n_0_txeq_txcoeff_reg[0] ),
        .I1(gen3_reg2),
        .O(TXPRECURSOR[0]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_38__6 
       (.I0(EQ_TXEQ_DEEMPH_OUT[10]),
        .I1(gen3_reg2),
        .O(TXMAINCURSOR[6]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_39__6 
       (.I0(EQ_TXEQ_DEEMPH_OUT[9]),
        .I1(gen3_reg2),
        .O(TXMAINCURSOR[5]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_40__6 
       (.I0(EQ_TXEQ_DEEMPH_OUT[8]),
        .I1(gen3_reg2),
        .O(TXMAINCURSOR[4]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_41__6 
       (.I0(EQ_TXEQ_DEEMPH_OUT[7]),
        .I1(gen3_reg2),
        .O(TXMAINCURSOR[3]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_42__6 
       (.I0(EQ_TXEQ_DEEMPH_OUT[6]),
        .I1(gen3_reg2),
        .O(TXMAINCURSOR[2]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_43__2 
       (.I0(EQ_TXEQ_DEEMPH_OUT[5]),
        .I1(gen3_reg2),
        .O(TXMAINCURSOR[1]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_44__2 
       (.I0(txeq_txcoeff[6]),
        .I1(gen3_reg2),
        .O(TXMAINCURSOR[0]));
FDRE #(
    .INIT(1'b0)) 
     rxeq_adapt_done_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_7_rxeq_scan_i),
        .Q(O44),
        .R(O7));
LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
     rxeq_adapt_done_reg_i_3__6
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[2] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I4(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I5(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .O(n_0_rxeq_adapt_done_reg_i_3__6));
LUT5 #(
    .INIT(32'h00404444)) 
     rxeq_adapt_done_reg_i_4__6
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[2] ),
        .I1(\n_0_rxeq_preset[2]_i_5__6 ),
        .I2(rxeq_control_reg2[0]),
        .I3(rxeq_control_reg2[1]),
        .I4(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .O(n_0_rxeq_adapt_done_reg_i_4__6));
FDRE #(
    .INIT(1'b0)) 
     rxeq_adapt_done_reg_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_rxeq_scan_i),
        .Q(n_0_rxeq_adapt_done_reg_reg),
        .R(\<const0> ));
LUT6 #(
    .INIT(64'h0202002800000028)) 
     \rxeq_cnt[0]_i_1__6 
       (.I0(\n_0_rxeq_cnt[0]_i_2__6 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I3(rxeq_cnt[0]),
        .I4(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I5(rxeq_control_reg2[1]),
        .O(\n_0_rxeq_cnt[0]_i_1__6 ));
LUT3 #(
    .INIT(8'h01)) 
     \rxeq_cnt[0]_i_2__6 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[2] ),
        .O(\n_0_rxeq_cnt[0]_i_2__6 ));
LUT3 #(
    .INIT(8'h28)) 
     \rxeq_cnt[1]_i_1__6 
       (.I0(\n_0_rxeq_cnt[2]_i_2__6 ),
        .I1(rxeq_cnt[1]),
        .I2(rxeq_cnt[0]),
        .O(\n_0_rxeq_cnt[1]_i_1__6 ));
LUT4 #(
    .INIT(16'h2A80)) 
     \rxeq_cnt[2]_i_1__6 
       (.I0(\n_0_rxeq_cnt[2]_i_2__6 ),
        .I1(rxeq_cnt[0]),
        .I2(rxeq_cnt[1]),
        .I3(rxeq_cnt[2]),
        .O(\n_0_rxeq_cnt[2]_i_1__6 ));
LUT6 #(
    .INIT(64'h0000000100010000)) 
     \rxeq_cnt[2]_i_2__6 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[2] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .I4(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I5(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .O(\n_0_rxeq_cnt[2]_i_2__6 ));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_cnt_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_rxeq_cnt[0]_i_1__6 ),
        .Q(rxeq_cnt[0]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_cnt_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_rxeq_cnt[1]_i_1__6 ),
        .Q(rxeq_cnt[1]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_cnt_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_rxeq_cnt[2]_i_1__6 ),
        .Q(rxeq_cnt[2]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_control_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_RXEQ_CONTROL[0]),
        .Q(rxeq_control_reg1[0]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_control_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_RXEQ_CONTROL[1]),
        .Q(rxeq_control_reg1[1]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_control_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_control_reg1[0]),
        .Q(rxeq_control_reg2[0]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_control_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_control_reg1[1]),
        .Q(rxeq_control_reg2[1]),
        .R(O7));
LUT2 #(
    .INIT(4'hE)) 
     rxeq_done_i_2__6
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .O(n_0_rxeq_done_i_2__6));
FDRE #(
    .INIT(1'b0)) 
     rxeq_done_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_5_rxeq_scan_i),
        .Q(PIPE_RXEQ_DONE),
        .R(O7));
LUT3 #(
    .INIT(8'h20)) 
     \rxeq_fs[0]_i_1__6 
       (.I0(\n_0_rxeq_fs[5]_i_5__6 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(rxeq_lffs_reg2[0]),
        .O(\n_0_rxeq_fs[0]_i_1__6 ));
LUT3 #(
    .INIT(8'h20)) 
     \rxeq_fs[1]_i_1__6 
       (.I0(\n_0_rxeq_fs[5]_i_5__6 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(rxeq_lffs_reg2[1]),
        .O(\n_0_rxeq_fs[1]_i_1__6 ));
LUT3 #(
    .INIT(8'h20)) 
     \rxeq_fs[2]_i_1__6 
       (.I0(\n_0_rxeq_fs[5]_i_5__6 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(rxeq_lffs_reg2[2]),
        .O(\n_0_rxeq_fs[2]_i_1__6 ));
LUT3 #(
    .INIT(8'h20)) 
     \rxeq_fs[3]_i_1__6 
       (.I0(\n_0_rxeq_fs[5]_i_5__6 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(rxeq_lffs_reg2[3]),
        .O(\n_0_rxeq_fs[3]_i_1__6 ));
LUT3 #(
    .INIT(8'h20)) 
     \rxeq_fs[4]_i_1__6 
       (.I0(\n_0_rxeq_fs[5]_i_5__6 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(rxeq_lffs_reg2[4]),
        .O(\n_0_rxeq_fs[4]_i_1__6 ));
LUT6 #(
    .INIT(64'hFFFFF4FF44FFFF44)) 
     \rxeq_fs[5]_i_1__6 
       (.I0(\n_0_rxeq_fs[5]_i_3__6 ),
        .I1(\n_0_rxeq_fs[5]_i_4__6 ),
        .I2(rxeq_control_reg2[1]),
        .I3(\n_0_rxeq_preset[2]_i_5__6 ),
        .I4(\n_0_FSM_onehot_fsm_rx_reg[2] ),
        .I5(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .O(\n_0_rxeq_fs[5]_i_1__6 ));
LUT3 #(
    .INIT(8'h40)) 
     \rxeq_fs[5]_i_2__6 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I1(rxeq_lffs_reg2[5]),
        .I2(\n_0_rxeq_fs[5]_i_5__6 ),
        .O(\n_0_rxeq_fs[5]_i_2__6 ));
(* SOFT_HLUTNM = "soft_lutpair403" *) 
   LUT4 #(
    .INIT(16'h0115)) 
     \rxeq_fs[5]_i_3__6 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .O(\n_0_rxeq_fs[5]_i_3__6 ));
(* SOFT_HLUTNM = "soft_lutpair406" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     \rxeq_fs[5]_i_4__6 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .O(\n_0_rxeq_fs[5]_i_4__6 ));
(* SOFT_HLUTNM = "soft_lutpair397" *) 
   LUT5 #(
    .INIT(32'h00000010)) 
     \rxeq_fs[5]_i_5__6 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[2] ),
        .I4(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .O(\n_0_rxeq_fs[5]_i_5__6 ));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_fs_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_fs[5]_i_1__6 ),
        .D(\n_0_rxeq_fs[0]_i_1__6 ),
        .Q(\n_0_rxeq_fs_reg[0] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_fs_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_fs[5]_i_1__6 ),
        .D(\n_0_rxeq_fs[1]_i_1__6 ),
        .Q(\n_0_rxeq_fs_reg[1] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_fs_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_fs[5]_i_1__6 ),
        .D(\n_0_rxeq_fs[2]_i_1__6 ),
        .Q(\n_0_rxeq_fs_reg[2] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_fs_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_fs[5]_i_1__6 ),
        .D(\n_0_rxeq_fs[3]_i_1__6 ),
        .Q(\n_0_rxeq_fs_reg[3] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_fs_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_fs[5]_i_1__6 ),
        .D(\n_0_rxeq_fs[4]_i_1__6 ),
        .Q(\n_0_rxeq_fs_reg[4] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_fs_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_fs[5]_i_1__6 ),
        .D(\n_0_rxeq_fs[5]_i_2__6 ),
        .Q(\n_0_rxeq_fs_reg[5] ),
        .R(O7));
LUT3 #(
    .INIT(8'h04)) 
     \rxeq_lf[0]_i_1__6 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I1(rxeq_lffs_reg2[0]),
        .I2(\n_0_rxeq_lf[5]_i_4__6 ),
        .O(\n_0_rxeq_lf[0]_i_1__6 ));
LUT3 #(
    .INIT(8'h04)) 
     \rxeq_lf[1]_i_1__6 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I1(rxeq_lffs_reg2[1]),
        .I2(\n_0_rxeq_lf[5]_i_4__6 ),
        .O(\n_0_rxeq_lf[1]_i_1__6 ));
LUT3 #(
    .INIT(8'h04)) 
     \rxeq_lf[2]_i_1__6 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I1(rxeq_lffs_reg2[2]),
        .I2(\n_0_rxeq_lf[5]_i_4__6 ),
        .O(\n_0_rxeq_lf[2]_i_1__6 ));
LUT3 #(
    .INIT(8'h04)) 
     \rxeq_lf[3]_i_1__6 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I1(rxeq_lffs_reg2[3]),
        .I2(\n_0_rxeq_lf[5]_i_4__6 ),
        .O(\n_0_rxeq_lf[3]_i_1__6 ));
LUT3 #(
    .INIT(8'h04)) 
     \rxeq_lf[4]_i_1__6 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I1(rxeq_lffs_reg2[4]),
        .I2(\n_0_rxeq_lf[5]_i_4__6 ),
        .O(\n_0_rxeq_lf[4]_i_1__6 ));
LUT4 #(
    .INIT(16'hFFD2)) 
     \rxeq_lf[5]_i_1__6 
       (.I0(\n_0_rxeq_preset[2]_i_5__6 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[2] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I3(\n_0_rxeq_lf[5]_i_3__6 ),
        .O(\n_0_rxeq_lf[5]_i_1__6 ));
LUT3 #(
    .INIT(8'h04)) 
     \rxeq_lf[5]_i_2__6 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I1(rxeq_lffs_reg2[5]),
        .I2(\n_0_rxeq_lf[5]_i_4__6 ),
        .O(\n_0_rxeq_lf[5]_i_2__6 ));
LUT6 #(
    .INIT(64'hFFFEFEE8FFFEFFE8)) 
     \rxeq_lf[5]_i_3__6 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I4(\n_0_FSM_onehot_fsm_rx_reg[2] ),
        .I5(\n_0_FSM_onehot_fsm_rx[5]_i_2__6 ),
        .O(\n_0_rxeq_lf[5]_i_3__6 ));
(* SOFT_HLUTNM = "soft_lutpair397" *) 
   LUT5 #(
    .INIT(32'hFFFEFFFF)) 
     \rxeq_lf[5]_i_4__6 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[2] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I4(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .O(\n_0_rxeq_lf[5]_i_4__6 ));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_lf_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_lf[5]_i_1__6 ),
        .D(\n_0_rxeq_lf[0]_i_1__6 ),
        .Q(rxeq_lf[0]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_lf_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_lf[5]_i_1__6 ),
        .D(\n_0_rxeq_lf[1]_i_1__6 ),
        .Q(rxeq_lf[1]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_lf_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_lf[5]_i_1__6 ),
        .D(\n_0_rxeq_lf[2]_i_1__6 ),
        .Q(rxeq_lf[2]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_lf_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_lf[5]_i_1__6 ),
        .D(\n_0_rxeq_lf[3]_i_1__6 ),
        .Q(rxeq_lf[3]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_lf_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_lf[5]_i_1__6 ),
        .D(\n_0_rxeq_lf[4]_i_1__6 ),
        .Q(rxeq_lf[4]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_lf_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_lf[5]_i_1__6 ),
        .D(\n_0_rxeq_lf[5]_i_2__6 ),
        .Q(rxeq_lf[5]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_lffs_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_RXEQ_LFFS[0]),
        .Q(rxeq_lffs_reg1[0]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_lffs_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_RXEQ_LFFS[1]),
        .Q(rxeq_lffs_reg1[1]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_lffs_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_RXEQ_LFFS[2]),
        .Q(rxeq_lffs_reg1[2]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_lffs_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_RXEQ_LFFS[3]),
        .Q(rxeq_lffs_reg1[3]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_lffs_reg1_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_RXEQ_LFFS[4]),
        .Q(rxeq_lffs_reg1[4]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_lffs_reg1_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_RXEQ_LFFS[5]),
        .Q(rxeq_lffs_reg1[5]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_lffs_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_lffs_reg1[0]),
        .Q(rxeq_lffs_reg2[0]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_lffs_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_lffs_reg1[1]),
        .Q(rxeq_lffs_reg2[1]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_lffs_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_lffs_reg1[2]),
        .Q(rxeq_lffs_reg2[2]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_lffs_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_lffs_reg1[3]),
        .Q(rxeq_lffs_reg2[3]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_lffs_reg2_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_lffs_reg1[4]),
        .Q(rxeq_lffs_reg2[4]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_lffs_reg2_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_lffs_reg1[5]),
        .Q(rxeq_lffs_reg2[5]),
        .R(O7));
(* SOFT_HLUTNM = "soft_lutpair400" *) 
   LUT2 #(
    .INIT(4'hE)) 
     rxeq_lffs_sel_i_3__6
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[2] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .O(n_0_rxeq_lffs_sel_i_3__6));
LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
     rxeq_lffs_sel_i_4__6
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[2] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I4(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .I5(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .O(rxeq_adapt_done));
FDRE #(
    .INIT(1'b0)) 
     rxeq_lffs_sel_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_8_rxeq_scan_i),
        .Q(n_0_rxeq_lffs_sel_reg),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_new_txcoeff_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_6_rxeq_scan_i),
        .Q(rxeq_new_txcoeff),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     rxeq_new_txcoeff_req_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_4_rxeq_scan_i),
        .Q(rxeq_new_txcoeff_req),
        .R(O7));
LUT4 #(
    .INIT(16'h2800)) 
     \rxeq_preset[0]_i_1__6 
       (.I0(\n_0_rxeq_preset[2]_i_5__6 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[2] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I3(rxeq_preset_reg2[0]),
        .O(\n_0_rxeq_preset[0]_i_1__6 ));
LUT4 #(
    .INIT(16'h2800)) 
     \rxeq_preset[1]_i_1__6 
       (.I0(\n_0_rxeq_preset[2]_i_5__6 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[2] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I3(rxeq_preset_reg2[1]),
        .O(\n_0_rxeq_preset[1]_i_1__6 ));
LUT6 #(
    .INIT(64'hFF44FFFFFFFFFFF0)) 
     \rxeq_preset[2]_i_1__6 
       (.I0(rxeq_control_reg2[1]),
        .I1(rxeq_control_reg2[0]),
        .I2(\n_0_rxeq_preset[2]_i_3__6 ),
        .I3(\n_0_rxeq_preset[2]_i_4__5 ),
        .I4(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I5(\n_0_rxeq_preset[2]_i_5__6 ),
        .O(\n_0_rxeq_preset[2]_i_1__6 ));
LUT4 #(
    .INIT(16'h2800)) 
     \rxeq_preset[2]_i_2__6 
       (.I0(\n_0_rxeq_preset[2]_i_5__6 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[2] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I3(rxeq_preset_reg2[2]),
        .O(\n_0_rxeq_preset[2]_i_2__6 ));
(* SOFT_HLUTNM = "soft_lutpair403" *) 
   LUT4 #(
    .INIT(16'hFE00)) 
     \rxeq_preset[2]_i_3__6 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .O(\n_0_rxeq_preset[2]_i_3__6 ));
(* SOFT_HLUTNM = "soft_lutpair405" *) 
   LUT4 #(
    .INIT(16'hFEEA)) 
     \rxeq_preset[2]_i_4__5 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[2] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .O(\n_0_rxeq_preset[2]_i_4__5 ));
(* SOFT_HLUTNM = "soft_lutpair405" *) 
   LUT4 #(
    .INIT(16'h0001)) 
     \rxeq_preset[2]_i_5__6 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .O(\n_0_rxeq_preset[2]_i_5__6 ));
(* ASYNC_REG *) 
   FDRE \rxeq_preset_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_RXEQ_PRESET[0]),
        .Q(rxeq_preset_reg1[0]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_preset_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_RXEQ_PRESET[1]),
        .Q(rxeq_preset_reg1[1]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_preset_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_RXEQ_PRESET[2]),
        .Q(rxeq_preset_reg1[2]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_preset_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_preset_reg1[0]),
        .Q(rxeq_preset_reg2[0]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_preset_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_preset_reg1[1]),
        .Q(rxeq_preset_reg2[1]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_preset_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_preset_reg1[2]),
        .Q(rxeq_preset_reg2[2]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_preset_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_preset[2]_i_1__6 ),
        .D(\n_0_rxeq_preset[0]_i_1__6 ),
        .Q(rxeq_preset[0]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_preset_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_preset[2]_i_1__6 ),
        .D(\n_0_rxeq_preset[1]_i_1__6 ),
        .Q(rxeq_preset[1]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_preset_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_preset[2]_i_1__6 ),
        .D(\n_0_rxeq_preset[2]_i_2__6 ),
        .Q(rxeq_preset[2]),
        .R(O7));
LUT6 #(
    .INIT(64'h0000000000010000)) 
     rxeq_preset_valid_i_1__6
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .I4(\n_0_FSM_onehot_fsm_rx_reg[2] ),
        .I5(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .O(n_0_rxeq_preset_valid_i_1__6));
FDRE #(
    .INIT(1'b0)) 
     rxeq_preset_valid_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_rxeq_preset_valid_i_1__6),
        .Q(rxeq_preset_valid),
        .R(O7));
vc709_pcie_x8_gen3vc709_pcie_x8_gen3_rxeq_scan_43 rxeq_scan_i
       (.D({n_1_rxeq_scan_i,n_2_rxeq_scan_i,n_3_rxeq_scan_i}),
        .I1(I1),
        .I10(\n_0_FSM_onehot_fsm_rx[6]_i_2__6 ),
        .I11(\n_0_FSM_onehot_fsm_rx[5]_i_2__6 ),
        .I12(\n_0_rxeq_preset[2]_i_5__6 ),
        .I13(\n_0_rxeq_cnt[2]_i_2__6 ),
        .I14(n_0_rxeq_lffs_sel_i_3__6),
        .I15(n_0_rxeq_lffs_sel_reg),
        .I16(rxeq_preset),
        .I17(rxeq_txpreset),
        .I18(rxeq_txcoeff),
        .I19({\n_0_rxeq_fs_reg[5] ,\n_0_rxeq_fs_reg[4] ,\n_0_rxeq_fs_reg[3] ,\n_0_rxeq_fs_reg[2] ,\n_0_rxeq_fs_reg[1] ,\n_0_rxeq_fs_reg[0] }),
        .I2(n_0_rxeq_adapt_done_reg_reg),
        .I20(rxeq_lf),
        .I3(n_0_rxeq_adapt_done_reg_i_3__6),
        .I4(\n_0_FSM_onehot_fsm_rx[6]_i_5__6 ),
        .I5(\n_0_FSM_onehot_fsm_rx[6]_i_4__6 ),
        .I6(\n_0_FSM_onehot_fsm_rx[6]_i_3__6 ),
        .I7(n_0_rxeq_done_i_2__6),
        .I8(\n_0_FSM_onehot_fsm[4]_i_8__6 ),
        .I9(n_0_rxeq_adapt_done_reg_i_4__6),
        .O1(n_0_rxeq_scan_i),
        .O2(n_4_rxeq_scan_i),
        .O3(n_5_rxeq_scan_i),
        .O4(n_6_rxeq_scan_i),
        .O44(O44),
        .O5(n_7_rxeq_scan_i),
        .O6(n_8_rxeq_scan_i),
        .O7(O7),
        .Q({\n_0_FSM_onehot_fsm_rx_reg[6] ,\n_0_FSM_onehot_fsm_rx_reg[5] ,\n_0_FSM_onehot_fsm_rx_reg[4] ,\n_0_FSM_onehot_fsm_rx_reg[3] ,\n_0_FSM_onehot_fsm_rx_reg[2] ,\n_0_FSM_onehot_fsm_rx_reg[1] }),
        .out(rxeq_control_reg2),
        .pipe_pclk_in(pipe_pclk_in),
        .rxeq_adapt_done(rxeq_adapt_done),
        .rxeq_new_txcoeff(rxeq_new_txcoeff),
        .rxeq_new_txcoeff_req(rxeq_new_txcoeff_req),
        .rxeq_preset_valid(rxeq_preset_valid));
(* SOFT_HLUTNM = "soft_lutpair404" *) 
   LUT4 #(
    .INIT(16'h6000)) 
     \rxeq_txcoeff[0]_i_1__6 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_rxeq_txpreset[3]_i_4__6 ),
        .I3(rxeq_txcoeff[6]),
        .O(\n_0_rxeq_txcoeff[0]_i_1__6 ));
(* SOFT_HLUTNM = "soft_lutpair408" *) 
   LUT4 #(
    .INIT(16'h6000)) 
     \rxeq_txcoeff[10]_i_1__6 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_rxeq_txpreset[3]_i_4__6 ),
        .I3(rxeq_txcoeff[16]),
        .O(\n_0_rxeq_txcoeff[10]_i_1__6 ));
(* SOFT_HLUTNM = "soft_lutpair407" *) 
   LUT4 #(
    .INIT(16'h6000)) 
     \rxeq_txcoeff[11]_i_1__6 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_rxeq_txpreset[3]_i_4__6 ),
        .I3(rxeq_txcoeff[17]),
        .O(\n_0_rxeq_txcoeff[11]_i_1__6 ));
LUT4 #(
    .INIT(16'h6000)) 
     \rxeq_txcoeff[12]_i_1__6 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_rxeq_txpreset[3]_i_4__6 ),
        .I3(txeq_deemph_reg2[0]),
        .O(\n_0_rxeq_txcoeff[12]_i_1__6 ));
LUT4 #(
    .INIT(16'h6000)) 
     \rxeq_txcoeff[13]_i_1__6 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_rxeq_txpreset[3]_i_4__6 ),
        .I3(txeq_deemph_reg2[1]),
        .O(\n_0_rxeq_txcoeff[13]_i_1__6 ));
LUT4 #(
    .INIT(16'h6000)) 
     \rxeq_txcoeff[14]_i_1__6 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_rxeq_txpreset[3]_i_4__6 ),
        .I3(txeq_deemph_reg2[2]),
        .O(\n_0_rxeq_txcoeff[14]_i_1__6 ));
LUT4 #(
    .INIT(16'h6000)) 
     \rxeq_txcoeff[15]_i_1__6 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_rxeq_txpreset[3]_i_4__6 ),
        .I3(txeq_deemph_reg2[3]),
        .O(\n_0_rxeq_txcoeff[15]_i_1__6 ));
LUT4 #(
    .INIT(16'h6000)) 
     \rxeq_txcoeff[16]_i_1__6 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_rxeq_txpreset[3]_i_4__6 ),
        .I3(txeq_deemph_reg2[4]),
        .O(\n_0_rxeq_txcoeff[16]_i_1__6 ));
LUT4 #(
    .INIT(16'h6000)) 
     \rxeq_txcoeff[17]_i_1__6 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_rxeq_txpreset[3]_i_4__6 ),
        .I3(txeq_deemph_reg2[5]),
        .O(\n_0_rxeq_txcoeff[17]_i_1__6 ));
(* SOFT_HLUTNM = "soft_lutpair407" *) 
   LUT4 #(
    .INIT(16'h6000)) 
     \rxeq_txcoeff[1]_i_1__6 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_rxeq_txpreset[3]_i_4__6 ),
        .I3(rxeq_txcoeff[7]),
        .O(\n_0_rxeq_txcoeff[1]_i_1__6 ));
(* SOFT_HLUTNM = "soft_lutpair408" *) 
   LUT4 #(
    .INIT(16'h6000)) 
     \rxeq_txcoeff[2]_i_1__6 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_rxeq_txpreset[3]_i_4__6 ),
        .I3(rxeq_txcoeff[8]),
        .O(\n_0_rxeq_txcoeff[2]_i_1__6 ));
(* SOFT_HLUTNM = "soft_lutpair409" *) 
   LUT4 #(
    .INIT(16'h6000)) 
     \rxeq_txcoeff[3]_i_1__6 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_rxeq_txpreset[3]_i_4__6 ),
        .I3(rxeq_txcoeff[9]),
        .O(\n_0_rxeq_txcoeff[3]_i_1__6 ));
(* SOFT_HLUTNM = "soft_lutpair409" *) 
   LUT4 #(
    .INIT(16'h6000)) 
     \rxeq_txcoeff[4]_i_1__6 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_rxeq_txpreset[3]_i_4__6 ),
        .I3(rxeq_txcoeff[10]),
        .O(\n_0_rxeq_txcoeff[4]_i_1__6 ));
(* SOFT_HLUTNM = "soft_lutpair404" *) 
   LUT4 #(
    .INIT(16'h6000)) 
     \rxeq_txcoeff[5]_i_1__6 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_rxeq_txpreset[3]_i_4__6 ),
        .I3(rxeq_txcoeff[11]),
        .O(\n_0_rxeq_txcoeff[5]_i_1__6 ));
(* SOFT_HLUTNM = "soft_lutpair410" *) 
   LUT4 #(
    .INIT(16'h6000)) 
     \rxeq_txcoeff[6]_i_1__6 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_rxeq_txpreset[3]_i_4__6 ),
        .I3(rxeq_txcoeff[12]),
        .O(\n_0_rxeq_txcoeff[6]_i_1__6 ));
(* SOFT_HLUTNM = "soft_lutpair411" *) 
   LUT4 #(
    .INIT(16'h6000)) 
     \rxeq_txcoeff[7]_i_1__6 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_rxeq_txpreset[3]_i_4__6 ),
        .I3(rxeq_txcoeff[13]),
        .O(\n_0_rxeq_txcoeff[7]_i_1__6 ));
(* SOFT_HLUTNM = "soft_lutpair411" *) 
   LUT4 #(
    .INIT(16'h6000)) 
     \rxeq_txcoeff[8]_i_1__6 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_rxeq_txpreset[3]_i_4__6 ),
        .I3(rxeq_txcoeff[14]),
        .O(\n_0_rxeq_txcoeff[8]_i_1__6 ));
(* SOFT_HLUTNM = "soft_lutpair410" *) 
   LUT4 #(
    .INIT(16'h6000)) 
     \rxeq_txcoeff[9]_i_1__6 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_rxeq_txpreset[3]_i_4__6 ),
        .I3(rxeq_txcoeff[15]),
        .O(\n_0_rxeq_txcoeff[9]_i_1__6 ));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txpreset[3]_i_1__6 ),
        .D(\n_0_rxeq_txcoeff[0]_i_1__6 ),
        .Q(rxeq_txcoeff[0]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[10] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txpreset[3]_i_1__6 ),
        .D(\n_0_rxeq_txcoeff[10]_i_1__6 ),
        .Q(rxeq_txcoeff[10]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[11] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txpreset[3]_i_1__6 ),
        .D(\n_0_rxeq_txcoeff[11]_i_1__6 ),
        .Q(rxeq_txcoeff[11]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[12] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txpreset[3]_i_1__6 ),
        .D(\n_0_rxeq_txcoeff[12]_i_1__6 ),
        .Q(rxeq_txcoeff[12]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[13] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txpreset[3]_i_1__6 ),
        .D(\n_0_rxeq_txcoeff[13]_i_1__6 ),
        .Q(rxeq_txcoeff[13]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[14] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txpreset[3]_i_1__6 ),
        .D(\n_0_rxeq_txcoeff[14]_i_1__6 ),
        .Q(rxeq_txcoeff[14]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[15] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txpreset[3]_i_1__6 ),
        .D(\n_0_rxeq_txcoeff[15]_i_1__6 ),
        .Q(rxeq_txcoeff[15]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[16] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txpreset[3]_i_1__6 ),
        .D(\n_0_rxeq_txcoeff[16]_i_1__6 ),
        .Q(rxeq_txcoeff[16]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[17] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txpreset[3]_i_1__6 ),
        .D(\n_0_rxeq_txcoeff[17]_i_1__6 ),
        .Q(rxeq_txcoeff[17]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txpreset[3]_i_1__6 ),
        .D(\n_0_rxeq_txcoeff[1]_i_1__6 ),
        .Q(rxeq_txcoeff[1]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txpreset[3]_i_1__6 ),
        .D(\n_0_rxeq_txcoeff[2]_i_1__6 ),
        .Q(rxeq_txcoeff[2]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txpreset[3]_i_1__6 ),
        .D(\n_0_rxeq_txcoeff[3]_i_1__6 ),
        .Q(rxeq_txcoeff[3]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txpreset[3]_i_1__6 ),
        .D(\n_0_rxeq_txcoeff[4]_i_1__6 ),
        .Q(rxeq_txcoeff[4]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txpreset[3]_i_1__6 ),
        .D(\n_0_rxeq_txcoeff[5]_i_1__6 ),
        .Q(rxeq_txcoeff[5]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[6] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txpreset[3]_i_1__6 ),
        .D(\n_0_rxeq_txcoeff[6]_i_1__6 ),
        .Q(rxeq_txcoeff[6]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[7] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txpreset[3]_i_1__6 ),
        .D(\n_0_rxeq_txcoeff[7]_i_1__6 ),
        .Q(rxeq_txcoeff[7]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[8] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txpreset[3]_i_1__6 ),
        .D(\n_0_rxeq_txcoeff[8]_i_1__6 ),
        .Q(rxeq_txcoeff[8]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[9] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txpreset[3]_i_1__6 ),
        .D(\n_0_rxeq_txcoeff[9]_i_1__6 ),
        .Q(rxeq_txcoeff[9]),
        .R(O7));
LUT4 #(
    .INIT(16'h6000)) 
     \rxeq_txpreset[0]_i_1__6 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_rxeq_txpreset[3]_i_4__6 ),
        .I3(rxeq_txpreset_reg2[0]),
        .O(\n_0_rxeq_txpreset[0]_i_1__6 ));
LUT4 #(
    .INIT(16'h6000)) 
     \rxeq_txpreset[1]_i_1__6 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_rxeq_txpreset[3]_i_4__6 ),
        .I3(rxeq_txpreset_reg2[1]),
        .O(\n_0_rxeq_txpreset[1]_i_1__6 ));
LUT4 #(
    .INIT(16'h6000)) 
     \rxeq_txpreset[2]_i_1__6 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_rxeq_txpreset[3]_i_4__6 ),
        .I3(rxeq_txpreset_reg2[2]),
        .O(\n_0_rxeq_txpreset[2]_i_1__6 ));
LUT5 #(
    .INIT(32'hFFE8FFFF)) 
     \rxeq_txpreset[3]_i_1__6 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I4(\n_0_rxeq_txpreset[3]_i_3__6 ),
        .O(\n_0_rxeq_txpreset[3]_i_1__6 ));
LUT4 #(
    .INIT(16'h6000)) 
     \rxeq_txpreset[3]_i_2__6 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_rxeq_txpreset[3]_i_4__6 ),
        .I3(rxeq_txpreset_reg2[3]),
        .O(\n_0_rxeq_txpreset[3]_i_2__6 ));
LUT6 #(
    .INIT(64'h000000010003FFFC)) 
     \rxeq_txpreset[3]_i_3__6 
       (.I0(rxeq_control_reg2[1]),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I4(\n_0_FSM_onehot_fsm_rx_reg[2] ),
        .I5(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .O(\n_0_rxeq_txpreset[3]_i_3__6 ));
(* SOFT_HLUTNM = "soft_lutpair406" *) 
   LUT4 #(
    .INIT(16'h0001)) 
     \rxeq_txpreset[3]_i_4__6 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[2] ),
        .O(\n_0_rxeq_txpreset[3]_i_4__6 ));
(* ASYNC_REG *) 
   FDRE \rxeq_txpreset_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_RXEQ_TXPRESET[0]),
        .Q(rxeq_txpreset_reg1[0]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_txpreset_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_RXEQ_TXPRESET[1]),
        .Q(rxeq_txpreset_reg1[1]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_txpreset_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_RXEQ_TXPRESET[2]),
        .Q(rxeq_txpreset_reg1[2]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_txpreset_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_RXEQ_TXPRESET[3]),
        .Q(rxeq_txpreset_reg1[3]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_txpreset_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_txpreset_reg1[0]),
        .Q(rxeq_txpreset_reg2[0]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_txpreset_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_txpreset_reg1[1]),
        .Q(rxeq_txpreset_reg2[1]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_txpreset_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_txpreset_reg1[2]),
        .Q(rxeq_txpreset_reg2[2]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_txpreset_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_txpreset_reg1[3]),
        .Q(rxeq_txpreset_reg2[3]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txpreset_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txpreset[3]_i_1__6 ),
        .D(\n_0_rxeq_txpreset[0]_i_1__6 ),
        .Q(rxeq_txpreset[0]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txpreset_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txpreset[3]_i_1__6 ),
        .D(\n_0_rxeq_txpreset[1]_i_1__6 ),
        .Q(rxeq_txpreset[1]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txpreset_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txpreset[3]_i_1__6 ),
        .D(\n_0_rxeq_txpreset[2]_i_1__6 ),
        .Q(rxeq_txpreset[2]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txpreset_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txpreset[3]_i_1__6 ),
        .D(\n_0_rxeq_txpreset[3]_i_2__6 ),
        .Q(rxeq_txpreset[3]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE rxeq_user_en_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(rxeq_user_en_reg1),
        .R(O7));
(* ASYNC_REG *) 
   FDRE rxeq_user_en_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_user_en_reg1),
        .Q(rxeq_user_en_reg2),
        .R(O7));
(* ASYNC_REG *) 
   FDRE rxeq_user_mode_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(rxeq_user_mode_reg1),
        .R(O7));
(* ASYNC_REG *) 
   FDRE rxeq_user_mode_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_user_mode_reg1),
        .Q(rxeq_user_mode_reg2),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(rxeq_user_txcoeff_reg1[0]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[10] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(rxeq_user_txcoeff_reg1[10]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[11] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(rxeq_user_txcoeff_reg1[11]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[12] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(rxeq_user_txcoeff_reg1[12]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[13] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(rxeq_user_txcoeff_reg1[13]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[14] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(rxeq_user_txcoeff_reg1[14]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[15] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(rxeq_user_txcoeff_reg1[15]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[16] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(rxeq_user_txcoeff_reg1[16]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[17] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(rxeq_user_txcoeff_reg1[17]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(rxeq_user_txcoeff_reg1[1]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(rxeq_user_txcoeff_reg1[2]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(rxeq_user_txcoeff_reg1[3]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(rxeq_user_txcoeff_reg1[4]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(rxeq_user_txcoeff_reg1[5]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[6] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(rxeq_user_txcoeff_reg1[6]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[7] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(rxeq_user_txcoeff_reg1[7]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[8] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(rxeq_user_txcoeff_reg1[8]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[9] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(rxeq_user_txcoeff_reg1[9]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_user_txcoeff_reg1[0]),
        .Q(rxeq_user_txcoeff_reg2[0]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[10] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_user_txcoeff_reg1[10]),
        .Q(rxeq_user_txcoeff_reg2[10]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[11] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_user_txcoeff_reg1[11]),
        .Q(rxeq_user_txcoeff_reg2[11]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[12] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_user_txcoeff_reg1[12]),
        .Q(rxeq_user_txcoeff_reg2[12]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[13] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_user_txcoeff_reg1[13]),
        .Q(rxeq_user_txcoeff_reg2[13]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[14] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_user_txcoeff_reg1[14]),
        .Q(rxeq_user_txcoeff_reg2[14]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[15] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_user_txcoeff_reg1[15]),
        .Q(rxeq_user_txcoeff_reg2[15]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[16] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_user_txcoeff_reg1[16]),
        .Q(rxeq_user_txcoeff_reg2[16]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[17] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_user_txcoeff_reg1[17]),
        .Q(rxeq_user_txcoeff_reg2[17]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_user_txcoeff_reg1[1]),
        .Q(rxeq_user_txcoeff_reg2[1]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_user_txcoeff_reg1[2]),
        .Q(rxeq_user_txcoeff_reg2[2]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_user_txcoeff_reg1[3]),
        .Q(rxeq_user_txcoeff_reg2[3]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_user_txcoeff_reg1[4]),
        .Q(rxeq_user_txcoeff_reg2[4]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_user_txcoeff_reg1[5]),
        .Q(rxeq_user_txcoeff_reg2[5]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[6] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_user_txcoeff_reg1[6]),
        .Q(rxeq_user_txcoeff_reg2[6]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[7] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_user_txcoeff_reg1[7]),
        .Q(rxeq_user_txcoeff_reg2[7]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[8] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_user_txcoeff_reg1[8]),
        .Q(rxeq_user_txcoeff_reg2[8]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[9] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_user_txcoeff_reg1[9]),
        .Q(rxeq_user_txcoeff_reg2[9]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \txeq_control_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_TXEQ_CONTROL[0]),
        .Q(txeq_control_reg1[0]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \txeq_control_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_TXEQ_CONTROL[1]),
        .Q(txeq_control_reg1[1]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \txeq_control_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txeq_control_reg1[0]),
        .Q(txeq_control_reg2[0]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \txeq_control_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txeq_control_reg1[1]),
        .Q(txeq_control_reg2[1]),
        .R(O7));
(* ASYNC_REG *) 
   FDSE \txeq_deemph_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_TXEQ_DEEMPH[0]),
        .Q(txeq_deemph_reg1[0]),
        .S(O7));
(* ASYNC_REG *) 
   FDRE \txeq_deemph_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_TXEQ_DEEMPH[1]),
        .Q(txeq_deemph_reg1[1]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \txeq_deemph_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_TXEQ_DEEMPH[2]),
        .Q(txeq_deemph_reg1[2]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \txeq_deemph_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_TXEQ_DEEMPH[3]),
        .Q(txeq_deemph_reg1[3]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \txeq_deemph_reg1_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_TXEQ_DEEMPH[4]),
        .Q(txeq_deemph_reg1[4]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \txeq_deemph_reg1_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_TXEQ_DEEMPH[5]),
        .Q(txeq_deemph_reg1[5]),
        .R(O7));
(* ASYNC_REG *) 
   FDSE \txeq_deemph_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txeq_deemph_reg1[0]),
        .Q(txeq_deemph_reg2[0]),
        .S(O7));
(* ASYNC_REG *) 
   FDRE \txeq_deemph_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txeq_deemph_reg1[1]),
        .Q(txeq_deemph_reg2[1]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \txeq_deemph_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txeq_deemph_reg1[2]),
        .Q(txeq_deemph_reg2[2]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \txeq_deemph_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txeq_deemph_reg1[3]),
        .Q(txeq_deemph_reg2[3]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \txeq_deemph_reg2_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txeq_deemph_reg1[4]),
        .Q(txeq_deemph_reg2[4]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \txeq_deemph_reg2_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txeq_deemph_reg1[5]),
        .Q(txeq_deemph_reg2[5]),
        .R(O7));
LUT6 #(
    .INIT(64'h0000000000000100)) 
     txeq_done_i_1__6
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[2] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[6] ),
        .I4(\n_0_FSM_onehot_fsm_tx_reg[5] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .O(n_0_txeq_done_i_1__6));
FDRE #(
    .INIT(1'b0)) 
     txeq_done_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_txeq_done_i_1__6),
        .Q(PIPE_TXEQ_DONE),
        .R(O7));
LUT5 #(
    .INIT(32'h00000400)) 
     \txeq_preset[0]_i_1__6 
       (.I0(txeq_preset_reg2[1]),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[2]),
        .I3(txeq_preset_reg2[3]),
        .I4(I1),
        .O(\n_0_txeq_preset[0]_i_1__6 ));
LUT5 #(
    .INIT(32'hAABBEBAB)) 
     \txeq_preset[10]_i_1__6 
       (.I0(I1),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[1]),
        .I3(txeq_preset_reg2[2]),
        .I4(txeq_preset_reg2[3]),
        .O(\n_0_txeq_preset[10]_i_1__6 ));
LUT5 #(
    .INIT(32'hAABBEAAB)) 
     \txeq_preset[11]_i_1__6 
       (.I0(I1),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[1]),
        .I3(txeq_preset_reg2[2]),
        .I4(txeq_preset_reg2[3]),
        .O(\n_0_txeq_preset[11]_i_1__6 ));
LUT5 #(
    .INIT(32'h0000027E)) 
     \txeq_preset[12]_i_1__6 
       (.I0(txeq_preset_reg2[0]),
        .I1(txeq_preset_reg2[1]),
        .I2(txeq_preset_reg2[2]),
        .I3(txeq_preset_reg2[3]),
        .I4(I1),
        .O(\n_0_txeq_preset[12]_i_1__6 ));
LUT5 #(
    .INIT(32'h00001004)) 
     \txeq_preset[13]_i_1__6 
       (.I0(txeq_preset_reg2[2]),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[1]),
        .I3(txeq_preset_reg2[3]),
        .I4(I1),
        .O(\n_0_txeq_preset[13]_i_1__6 ));
LUT5 #(
    .INIT(32'h00000140)) 
     \txeq_preset[14]_i_1__6 
       (.I0(txeq_preset_reg2[2]),
        .I1(txeq_preset_reg2[1]),
        .I2(txeq_preset_reg2[0]),
        .I3(txeq_preset_reg2[3]),
        .I4(I1),
        .O(\n_0_txeq_preset[14]_i_1__6 ));
LUT4 #(
    .INIT(16'hAAAB)) 
     \txeq_preset[15]_i_1 
       (.I0(I1),
        .I1(txeq_preset_reg2[3]),
        .I2(txeq_preset_reg2[2]),
        .I3(txeq_preset_reg2[1]),
        .O(\n_0_txeq_preset[15]_i_1 ));
LUT4 #(
    .INIT(16'h0014)) 
     \txeq_preset[16]_i_1__6 
       (.I0(txeq_preset_reg2[2]),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[3]),
        .I3(I1),
        .O(\n_0_txeq_preset[16]_i_1__6 ));
LUT5 #(
    .INIT(32'hAAABAAAA)) 
     \txeq_preset[17]_i_1__6 
       (.I0(I1),
        .I1(n_0_txeq_preset_done_i_2__6),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[6] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_FSM_onehot_fsm_tx_reg[2] ),
        .O(\n_0_txeq_preset[17]_i_1__6 ));
LUT5 #(
    .INIT(32'hAABAEABB)) 
     \txeq_preset[17]_i_2__6 
       (.I0(I1),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[1]),
        .I3(txeq_preset_reg2[2]),
        .I4(txeq_preset_reg2[3]),
        .O(\n_0_txeq_preset[17]_i_2__6 ));
LUT5 #(
    .INIT(32'h00000120)) 
     \txeq_preset[1]_i_1__6 
       (.I0(txeq_preset_reg2[1]),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[2]),
        .I3(txeq_preset_reg2[3]),
        .I4(I1),
        .O(\n_0_txeq_preset[1]_i_1__6 ));
LUT4 #(
    .INIT(16'h00E0)) 
     \txeq_preset[2]_i_1__6 
       (.I0(txeq_preset_reg2[2]),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[3]),
        .I3(I1),
        .O(\n_0_txeq_preset[2]_i_1__6 ));
LUT5 #(
    .INIT(32'h000005E0)) 
     \txeq_preset[3]_i_1__6 
       (.I0(txeq_preset_reg2[1]),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[2]),
        .I3(txeq_preset_reg2[3]),
        .I4(I1),
        .O(\n_0_txeq_preset[3]_i_1__6 ));
LUT5 #(
    .INIT(32'h00001040)) 
     \txeq_preset[7]_i_1__6 
       (.I0(txeq_preset_reg2[3]),
        .I1(txeq_preset_reg2[2]),
        .I2(txeq_preset_reg2[1]),
        .I3(txeq_preset_reg2[0]),
        .I4(I1),
        .O(\n_0_txeq_preset[7]_i_1__6 ));
LUT5 #(
    .INIT(32'hAABBAEFB)) 
     \txeq_preset[8]_i_1__6 
       (.I0(I1),
        .I1(txeq_preset_reg2[1]),
        .I2(txeq_preset_reg2[0]),
        .I3(txeq_preset_reg2[2]),
        .I4(txeq_preset_reg2[3]),
        .O(\n_0_txeq_preset[8]_i_1__6 ));
LUT5 #(
    .INIT(32'hAABBEEAB)) 
     \txeq_preset[9]_i_1__6 
       (.I0(I1),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[1]),
        .I3(txeq_preset_reg2[2]),
        .I4(txeq_preset_reg2[3]),
        .O(\n_0_txeq_preset[9]_i_1__6 ));
(* SOFT_HLUTNM = "soft_lutpair398" *) 
   LUT5 #(
    .INIT(32'h00000100)) 
     txeq_preset_done_i_1__6
       (.I0(n_0_txeq_preset_done_i_2__6),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[6] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[2] ),
        .I4(I1),
        .O(n_0_txeq_preset_done_i_1__6));
LUT4 #(
    .INIT(16'hFFFE)) 
     txeq_preset_done_i_2__6
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[0] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[5] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .O(n_0_txeq_preset_done_i_2__6));
FDRE #(
    .INIT(1'b0)) 
     txeq_preset_done_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_txeq_preset_done_i_1__6),
        .Q(txeq_preset_done),
        .R(\<const0> ));
(* ASYNC_REG *) 
   FDRE \txeq_preset_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_TXEQ_PRESET[0]),
        .Q(txeq_preset_reg1[0]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \txeq_preset_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_TXEQ_PRESET[1]),
        .Q(txeq_preset_reg1[1]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \txeq_preset_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_TXEQ_PRESET[2]),
        .Q(txeq_preset_reg1[2]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \txeq_preset_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_TXEQ_PRESET[3]),
        .Q(txeq_preset_reg1[3]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \txeq_preset_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txeq_preset_reg1[0]),
        .Q(txeq_preset_reg2[0]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \txeq_preset_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txeq_preset_reg1[1]),
        .Q(txeq_preset_reg2[1]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \txeq_preset_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txeq_preset_reg1[2]),
        .Q(txeq_preset_reg2[2]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \txeq_preset_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txeq_preset_reg1[3]),
        .Q(txeq_preset_reg2[3]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1__6 ),
        .D(\n_0_txeq_preset[0]_i_1__6 ),
        .Q(txeq_preset[0]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[10] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1__6 ),
        .D(\n_0_txeq_preset[10]_i_1__6 ),
        .Q(txeq_preset[10]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[11] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1__6 ),
        .D(\n_0_txeq_preset[11]_i_1__6 ),
        .Q(txeq_preset[11]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[12] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1__6 ),
        .D(\n_0_txeq_preset[12]_i_1__6 ),
        .Q(txeq_preset[12]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[13] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1__6 ),
        .D(\n_0_txeq_preset[13]_i_1__6 ),
        .Q(txeq_preset[13]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[14] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1__6 ),
        .D(\n_0_txeq_preset[14]_i_1__6 ),
        .Q(txeq_preset[14]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[15] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1__6 ),
        .D(\n_0_txeq_preset[15]_i_1 ),
        .Q(txeq_preset[15]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[16] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1__6 ),
        .D(\n_0_txeq_preset[16]_i_1__6 ),
        .Q(txeq_preset[16]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[17] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1__6 ),
        .D(\n_0_txeq_preset[17]_i_2__6 ),
        .Q(txeq_preset[17]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1__6 ),
        .D(\n_0_txeq_preset[1]_i_1__6 ),
        .Q(txeq_preset[1]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1__6 ),
        .D(\n_0_txeq_preset[2]_i_1__6 ),
        .Q(txeq_preset[2]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1__6 ),
        .D(\n_0_txeq_preset[3]_i_1__6 ),
        .Q(txeq_preset[3]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[7] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1__6 ),
        .D(\n_0_txeq_preset[7]_i_1__6 ),
        .Q(txeq_preset[7]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[8] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1__6 ),
        .D(\n_0_txeq_preset[8]_i_1__6 ),
        .Q(txeq_preset[8]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[9] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1__6 ),
        .D(\n_0_txeq_preset[9]_i_1__6 ),
        .Q(txeq_preset[9]),
        .R(\<const0> ));
LUT6 #(
    .INIT(64'h0000000033E200E2)) 
     \txeq_txcoeff[0]_i_1__6 
       (.I0(txeq_txcoeff[6]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__6 ),
        .I2(txeq_preset[0]),
        .I3(\n_0_FSM_onehot_fsm_tx[5]_i_2__6 ),
        .I4(data2),
        .I5(\n_0_txeq_txcoeff[18]_i_6__6 ),
        .O(\n_0_txeq_txcoeff[0]_i_1__6 ));
LUT4 #(
    .INIT(16'hFB08)) 
     \txeq_txcoeff[0]_i_2__6 
       (.I0(EQ_TXEQ_DEEMPH_OUT[5]),
        .I1(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I2(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I3(txeq_txcoeff[6]),
        .O(data2));
LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
     \txeq_txcoeff[10]_i_1__6 
       (.I0(EQ_TXEQ_DEEMPH_OUT[13]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__6 ),
        .I2(txeq_preset[10]),
        .I3(\n_0_FSM_onehot_fsm_tx[5]_i_2__6 ),
        .I4(\n_0_txeq_txcoeff[10]_i_2__6 ),
        .I5(\n_0_txeq_txcoeff[18]_i_6__6 ),
        .O(\n_0_txeq_txcoeff[10]_i_1__6 ));
LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
     \txeq_txcoeff[10]_i_2__6 
       (.I0(EQ_TXEQ_DEEMPH_OUT[7]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__6 ),
        .I2(EQ_TXEQ_DEEMPH_OUT[14]),
        .I3(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I4(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I5(EQ_TXEQ_DEEMPH_OUT[13]),
        .O(\n_0_txeq_txcoeff[10]_i_2__6 ));
LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
     \txeq_txcoeff[11]_i_1__6 
       (.I0(EQ_TXEQ_DEEMPH_OUT[14]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__6 ),
        .I2(txeq_preset[11]),
        .I3(\n_0_FSM_onehot_fsm_tx[5]_i_2__6 ),
        .I4(\n_0_txeq_txcoeff[11]_i_2__6 ),
        .I5(\n_0_txeq_txcoeff[18]_i_6__6 ),
        .O(\n_0_txeq_txcoeff[11]_i_1__6 ));
LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
     \txeq_txcoeff[11]_i_2__6 
       (.I0(EQ_TXEQ_DEEMPH_OUT[8]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__6 ),
        .I2(EQ_TXEQ_DEEMPH_OUT[15]),
        .I3(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I4(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I5(EQ_TXEQ_DEEMPH_OUT[14]),
        .O(\n_0_txeq_txcoeff[11]_i_2__6 ));
LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
     \txeq_txcoeff[12]_i_1__6 
       (.I0(EQ_TXEQ_DEEMPH_OUT[15]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__6 ),
        .I2(txeq_preset[12]),
        .I3(\n_0_FSM_onehot_fsm_tx[5]_i_2__6 ),
        .I4(\n_0_txeq_txcoeff[12]_i_2__6 ),
        .I5(\n_0_txeq_txcoeff[18]_i_6__6 ),
        .O(\n_0_txeq_txcoeff[12]_i_1__6 ));
LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
     \txeq_txcoeff[12]_i_2__6 
       (.I0(EQ_TXEQ_DEEMPH_OUT[9]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__6 ),
        .I2(txeq_deemph_reg2[0]),
        .I3(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I4(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I5(EQ_TXEQ_DEEMPH_OUT[15]),
        .O(\n_0_txeq_txcoeff[12]_i_2__6 ));
LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
     \txeq_txcoeff[13]_i_1__6 
       (.I0(txeq_deemph_reg2[0]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__6 ),
        .I2(txeq_preset[13]),
        .I3(\n_0_FSM_onehot_fsm_tx[5]_i_2__6 ),
        .I4(\n_0_txeq_txcoeff[13]_i_2__6 ),
        .I5(\n_0_txeq_txcoeff[18]_i_6__6 ),
        .O(\n_0_txeq_txcoeff[13]_i_1__6 ));
LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
     \txeq_txcoeff[13]_i_2__6 
       (.I0(EQ_TXEQ_DEEMPH_OUT[10]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__6 ),
        .I2(txeq_deemph_reg2[1]),
        .I3(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I4(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I5(txeq_deemph_reg2[0]),
        .O(\n_0_txeq_txcoeff[13]_i_2__6 ));
LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
     \txeq_txcoeff[14]_i_1__6 
       (.I0(txeq_deemph_reg2[1]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__6 ),
        .I2(txeq_preset[14]),
        .I3(\n_0_FSM_onehot_fsm_tx[5]_i_2__6 ),
        .I4(\n_0_txeq_txcoeff[14]_i_2__6 ),
        .I5(\n_0_txeq_txcoeff[18]_i_6__6 ),
        .O(\n_0_txeq_txcoeff[14]_i_1__6 ));
LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
     \txeq_txcoeff[14]_i_2__6 
       (.I0(txeq_txcoeff[13]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__6 ),
        .I2(txeq_deemph_reg2[2]),
        .I3(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I4(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I5(txeq_deemph_reg2[1]),
        .O(\n_0_txeq_txcoeff[14]_i_2__6 ));
LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
     \txeq_txcoeff[15]_i_1__6 
       (.I0(txeq_deemph_reg2[2]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__6 ),
        .I2(txeq_preset[15]),
        .I3(\n_0_FSM_onehot_fsm_tx[5]_i_2__6 ),
        .I4(\n_0_txeq_txcoeff[15]_i_2__6 ),
        .I5(\n_0_txeq_txcoeff[18]_i_6__6 ),
        .O(\n_0_txeq_txcoeff[15]_i_1__6 ));
LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
     \txeq_txcoeff[15]_i_2__6 
       (.I0(EQ_TXEQ_DEEMPH_OUT[11]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__6 ),
        .I2(txeq_deemph_reg2[3]),
        .I3(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I4(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I5(txeq_deemph_reg2[2]),
        .O(\n_0_txeq_txcoeff[15]_i_2__6 ));
LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
     \txeq_txcoeff[16]_i_1__6 
       (.I0(txeq_deemph_reg2[3]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__6 ),
        .I2(txeq_preset[16]),
        .I3(\n_0_FSM_onehot_fsm_tx[5]_i_2__6 ),
        .I4(\n_0_txeq_txcoeff[16]_i_2__6 ),
        .I5(\n_0_txeq_txcoeff[18]_i_6__6 ),
        .O(\n_0_txeq_txcoeff[16]_i_1__6 ));
LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
     \txeq_txcoeff[16]_i_2__6 
       (.I0(EQ_TXEQ_DEEMPH_OUT[12]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__6 ),
        .I2(txeq_deemph_reg2[4]),
        .I3(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I4(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I5(txeq_deemph_reg2[3]),
        .O(\n_0_txeq_txcoeff[16]_i_2__6 ));
LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
     \txeq_txcoeff[17]_i_1__6 
       (.I0(txeq_deemph_reg2[4]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__6 ),
        .I2(txeq_preset[17]),
        .I3(\n_0_FSM_onehot_fsm_tx[5]_i_2__6 ),
        .I4(\n_0_txeq_txcoeff[17]_i_2__6 ),
        .I5(\n_0_txeq_txcoeff[18]_i_6__6 ),
        .O(\n_0_txeq_txcoeff[17]_i_1__6 ));
LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
     \txeq_txcoeff[17]_i_2__6 
       (.I0(EQ_TXEQ_DEEMPH_OUT[13]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__6 ),
        .I2(txeq_deemph_reg2[5]),
        .I3(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I4(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I5(txeq_deemph_reg2[4]),
        .O(\n_0_txeq_txcoeff[17]_i_2__6 ));
LUT6 #(
    .INIT(64'hFDD7FDD7FDDFFDD7)) 
     \txeq_txcoeff[18]_i_1__6 
       (.I0(\n_0_txeq_txcoeff[18]_i_3__6 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[5] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[6] ),
        .I4(txeq_control_reg2[1]),
        .I5(txeq_control_reg2[0]),
        .O(\n_0_txeq_txcoeff[18]_i_1__6 ));
LUT6 #(
    .INIT(64'h00000000A4E40444)) 
     \txeq_txcoeff[18]_i_2__6 
       (.I0(\n_0_txeq_txcoeff[18]_i_4__6 ),
        .I1(txeq_deemph_reg2[5]),
        .I2(\n_0_FSM_onehot_fsm_tx[5]_i_2__6 ),
        .I3(\n_0_txeq_txcoeff[18]_i_5__6 ),
        .I4(EQ_TXEQ_DEEMPH_OUT[14]),
        .I5(\n_0_txeq_txcoeff[18]_i_6__6 ),
        .O(\n_0_txeq_txcoeff[18]_i_2__6 ));
(* SOFT_HLUTNM = "soft_lutpair396" *) 
   LUT3 #(
    .INIT(8'h01)) 
     \txeq_txcoeff[18]_i_3__6 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[2] ),
        .O(\n_0_txeq_txcoeff[18]_i_3__6 ));
LUT6 #(
    .INIT(64'h0000000000000016)) 
     \txeq_txcoeff[18]_i_4__6 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[6] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[2] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[5] ),
        .I4(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .O(\n_0_txeq_txcoeff[18]_i_4__6 ));
(* SOFT_HLUTNM = "soft_lutpair399" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[18]_i_5__6 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[18]_i_5__6 ));
LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFFF9)) 
     \txeq_txcoeff[18]_i_6__6 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[2] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[6] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[5] ),
        .I4(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .O(\n_0_txeq_txcoeff[18]_i_6__6 ));
LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
     \txeq_txcoeff[1]_i_1__6 
       (.I0(EQ_TXEQ_DEEMPH_OUT[5]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__6 ),
        .I2(txeq_preset[1]),
        .I3(\n_0_FSM_onehot_fsm_tx[5]_i_2__6 ),
        .I4(\n_0_txeq_txcoeff[1]_i_2__6 ),
        .I5(\n_0_txeq_txcoeff[18]_i_6__6 ),
        .O(\n_0_txeq_txcoeff[1]_i_1__6 ));
LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
     \txeq_txcoeff[1]_i_2__6 
       (.I0(\n_0_txeq_txcoeff_reg[0] ),
        .I1(\n_0_txeq_txcoeff[18]_i_4__6 ),
        .I2(EQ_TXEQ_DEEMPH_OUT[6]),
        .I3(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I4(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I5(EQ_TXEQ_DEEMPH_OUT[5]),
        .O(\n_0_txeq_txcoeff[1]_i_2__6 ));
LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
     \txeq_txcoeff[2]_i_1__6 
       (.I0(EQ_TXEQ_DEEMPH_OUT[6]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__6 ),
        .I2(txeq_preset[2]),
        .I3(\n_0_FSM_onehot_fsm_tx[5]_i_2__6 ),
        .I4(\n_0_txeq_txcoeff[2]_i_2__6 ),
        .I5(\n_0_txeq_txcoeff[18]_i_6__6 ),
        .O(\n_0_txeq_txcoeff[2]_i_1__6 ));
LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
     \txeq_txcoeff[2]_i_2__6 
       (.I0(EQ_TXEQ_DEEMPH_OUT[0]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__6 ),
        .I2(EQ_TXEQ_DEEMPH_OUT[7]),
        .I3(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I4(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I5(EQ_TXEQ_DEEMPH_OUT[6]),
        .O(\n_0_txeq_txcoeff[2]_i_2__6 ));
LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
     \txeq_txcoeff[3]_i_1__6 
       (.I0(EQ_TXEQ_DEEMPH_OUT[7]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__6 ),
        .I2(txeq_preset[3]),
        .I3(\n_0_FSM_onehot_fsm_tx[5]_i_2__6 ),
        .I4(\n_0_txeq_txcoeff[3]_i_2__6 ),
        .I5(\n_0_txeq_txcoeff[18]_i_6__6 ),
        .O(\n_0_txeq_txcoeff[3]_i_1__6 ));
LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
     \txeq_txcoeff[3]_i_2__6 
       (.I0(EQ_TXEQ_DEEMPH_OUT[1]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__6 ),
        .I2(EQ_TXEQ_DEEMPH_OUT[8]),
        .I3(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I4(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I5(EQ_TXEQ_DEEMPH_OUT[7]),
        .O(\n_0_txeq_txcoeff[3]_i_2__6 ));
LUT6 #(
    .INIT(64'h00000000F4A45404)) 
     \txeq_txcoeff[4]_i_1__6 
       (.I0(\n_0_txeq_txcoeff[18]_i_4__6 ),
        .I1(EQ_TXEQ_DEEMPH_OUT[8]),
        .I2(\n_0_FSM_onehot_fsm_tx[5]_i_2__6 ),
        .I3(\n_0_txeq_txcoeff[4]_i_2__6 ),
        .I4(EQ_TXEQ_DEEMPH_OUT[2]),
        .I5(\n_0_txeq_txcoeff[18]_i_6__6 ),
        .O(\n_0_txeq_txcoeff[4]_i_1__6 ));
LUT4 #(
    .INIT(16'hFB08)) 
     \txeq_txcoeff[4]_i_2__6 
       (.I0(EQ_TXEQ_DEEMPH_OUT[9]),
        .I1(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I2(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I3(EQ_TXEQ_DEEMPH_OUT[8]),
        .O(\n_0_txeq_txcoeff[4]_i_2__6 ));
LUT6 #(
    .INIT(64'h00000000F4A45404)) 
     \txeq_txcoeff[5]_i_1__6 
       (.I0(\n_0_txeq_txcoeff[18]_i_4__6 ),
        .I1(EQ_TXEQ_DEEMPH_OUT[9]),
        .I2(\n_0_FSM_onehot_fsm_tx[5]_i_2__6 ),
        .I3(\n_0_txeq_txcoeff[5]_i_2__6 ),
        .I4(EQ_TXEQ_DEEMPH_OUT[3]),
        .I5(\n_0_txeq_txcoeff[18]_i_6__6 ),
        .O(\n_0_txeq_txcoeff[5]_i_1__6 ));
(* SOFT_HLUTNM = "soft_lutpair402" *) 
   LUT4 #(
    .INIT(16'hFB08)) 
     \txeq_txcoeff[5]_i_2__6 
       (.I0(EQ_TXEQ_DEEMPH_OUT[10]),
        .I1(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I2(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I3(EQ_TXEQ_DEEMPH_OUT[9]),
        .O(\n_0_txeq_txcoeff[5]_i_2__6 ));
LUT6 #(
    .INIT(64'h00000000F4A45404)) 
     \txeq_txcoeff[6]_i_1__6 
       (.I0(\n_0_txeq_txcoeff[18]_i_4__6 ),
        .I1(EQ_TXEQ_DEEMPH_OUT[10]),
        .I2(\n_0_FSM_onehot_fsm_tx[5]_i_2__6 ),
        .I3(\n_0_txeq_txcoeff[6]_i_2__6 ),
        .I4(EQ_TXEQ_DEEMPH_OUT[4]),
        .I5(\n_0_txeq_txcoeff[18]_i_6__6 ),
        .O(\n_0_txeq_txcoeff[6]_i_1__6 ));
(* SOFT_HLUTNM = "soft_lutpair402" *) 
   LUT4 #(
    .INIT(16'hFB08)) 
     \txeq_txcoeff[6]_i_2__6 
       (.I0(txeq_txcoeff[13]),
        .I1(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I2(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I3(EQ_TXEQ_DEEMPH_OUT[10]),
        .O(\n_0_txeq_txcoeff[6]_i_2__6 ));
LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
     \txeq_txcoeff[7]_i_1__6 
       (.I0(txeq_txcoeff[13]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__6 ),
        .I2(txeq_preset[7]),
        .I3(\n_0_FSM_onehot_fsm_tx[5]_i_2__6 ),
        .I4(\n_0_txeq_txcoeff[7]_i_2__6 ),
        .I5(\n_0_txeq_txcoeff[18]_i_6__6 ),
        .O(\n_0_txeq_txcoeff[7]_i_1__6 ));
LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
     \txeq_txcoeff[7]_i_2__6 
       (.I0(txeq_txcoeff[6]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__6 ),
        .I2(EQ_TXEQ_DEEMPH_OUT[11]),
        .I3(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I4(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I5(txeq_txcoeff[13]),
        .O(\n_0_txeq_txcoeff[7]_i_2__6 ));
LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
     \txeq_txcoeff[8]_i_1__6 
       (.I0(EQ_TXEQ_DEEMPH_OUT[11]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__6 ),
        .I2(txeq_preset[8]),
        .I3(\n_0_FSM_onehot_fsm_tx[5]_i_2__6 ),
        .I4(\n_0_txeq_txcoeff[8]_i_2__6 ),
        .I5(\n_0_txeq_txcoeff[18]_i_6__6 ),
        .O(\n_0_txeq_txcoeff[8]_i_1__6 ));
LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
     \txeq_txcoeff[8]_i_2__6 
       (.I0(EQ_TXEQ_DEEMPH_OUT[5]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__6 ),
        .I2(EQ_TXEQ_DEEMPH_OUT[12]),
        .I3(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I4(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I5(EQ_TXEQ_DEEMPH_OUT[11]),
        .O(\n_0_txeq_txcoeff[8]_i_2__6 ));
LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
     \txeq_txcoeff[9]_i_1__6 
       (.I0(EQ_TXEQ_DEEMPH_OUT[12]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__6 ),
        .I2(txeq_preset[9]),
        .I3(\n_0_FSM_onehot_fsm_tx[5]_i_2__6 ),
        .I4(\n_0_txeq_txcoeff[9]_i_2__6 ),
        .I5(\n_0_txeq_txcoeff[18]_i_6__6 ),
        .O(\n_0_txeq_txcoeff[9]_i_1__6 ));
LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
     \txeq_txcoeff[9]_i_2__6 
       (.I0(EQ_TXEQ_DEEMPH_OUT[6]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__6 ),
        .I2(EQ_TXEQ_DEEMPH_OUT[13]),
        .I3(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I4(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I5(EQ_TXEQ_DEEMPH_OUT[12]),
        .O(\n_0_txeq_txcoeff[9]_i_2__6 ));
LUT6 #(
    .INIT(64'h0000200000AA2000)) 
     \txeq_txcoeff_cnt[0]_i_1__6 
       (.I0(\n_0_txeq_txcoeff_cnt[1]_i_2__6 ),
        .I1(txeq_control_reg2[0]),
        .I2(txeq_control_reg2[1]),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I5(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .O(\n_0_txeq_txcoeff_cnt[0]_i_1__6 ));
(* SOFT_HLUTNM = "soft_lutpair399" *) 
   LUT5 #(
    .INIT(32'h00002800)) 
     \txeq_txcoeff_cnt[1]_i_1__6 
       (.I0(\n_0_txeq_txcoeff_cnt[1]_i_2__6 ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I2(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I4(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .O(\n_0_txeq_txcoeff_cnt[1]_i_1__6 ));
LUT4 #(
    .INIT(16'h0001)) 
     \txeq_txcoeff_cnt[1]_i_2__6 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[5] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[6] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[2] ),
        .O(\n_0_txeq_txcoeff_cnt[1]_i_2__6 ));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_cnt_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_txeq_txcoeff_cnt[0]_i_1__6 ),
        .Q(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_cnt_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_txeq_txcoeff_cnt[1]_i_1__6 ),
        .Q(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__6 ),
        .D(\n_0_txeq_txcoeff[0]_i_1__6 ),
        .Q(\n_0_txeq_txcoeff_reg[0] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[10] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__6 ),
        .D(\n_0_txeq_txcoeff[10]_i_1__6 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[8]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[11] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__6 ),
        .D(\n_0_txeq_txcoeff[11]_i_1__6 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[9]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[12] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__6 ),
        .D(\n_0_txeq_txcoeff[12]_i_1__6 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[10]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[13] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__6 ),
        .D(\n_0_txeq_txcoeff[13]_i_1__6 ),
        .Q(txeq_txcoeff[13]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[14] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__6 ),
        .D(\n_0_txeq_txcoeff[14]_i_1__6 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[11]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[15] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__6 ),
        .D(\n_0_txeq_txcoeff[15]_i_1__6 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[12]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[16] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__6 ),
        .D(\n_0_txeq_txcoeff[16]_i_1__6 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[13]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[17] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__6 ),
        .D(\n_0_txeq_txcoeff[17]_i_1__6 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[14]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[18] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__6 ),
        .D(\n_0_txeq_txcoeff[18]_i_2__6 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[15]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__6 ),
        .D(\n_0_txeq_txcoeff[1]_i_1__6 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[0]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__6 ),
        .D(\n_0_txeq_txcoeff[2]_i_1__6 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[1]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__6 ),
        .D(\n_0_txeq_txcoeff[3]_i_1__6 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[2]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__6 ),
        .D(\n_0_txeq_txcoeff[4]_i_1__6 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[3]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__6 ),
        .D(\n_0_txeq_txcoeff[5]_i_1__6 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[4]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[6] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__6 ),
        .D(\n_0_txeq_txcoeff[6]_i_1__6 ),
        .Q(txeq_txcoeff[6]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[7] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__6 ),
        .D(\n_0_txeq_txcoeff[7]_i_1__6 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[5]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[8] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__6 ),
        .D(\n_0_txeq_txcoeff[8]_i_1__6 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[6]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[9] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__6 ),
        .D(\n_0_txeq_txcoeff[9]_i_1__6 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[7]),
        .R(O7));
endmodule

(* ORIG_REF_NAME = "vc709_pcie_x8_gen3_pipe_eq" *) 
module vc709_pcie_x8_gen3vc709_pcie_x8_gen3_pipe_eq_37
   (EQ_TXEQ_DEEMPH_OUT,
    PIPERX2EQLPNEWTXCOEFFORPRESET,
    PIPE_TXEQ_DONE,
    PIPE_RXEQ_DONE,
    TXPRECURSOR,
    TXMAINCURSOR,
    TXPOSTCURSOR,
    pipe_rx2_eq_lffs_sel,
    O39,
    I1,
    O7,
    pipe_pclk_in,
    PIPE_TXEQ_CONTROL,
    PIPE_TXEQ_DEEMPH,
    PIPE_TXEQ_PRESET,
    p_293_out,
    PIPE_RXEQ_CONTROL,
    PIPE_RXEQ_PRESET,
    PIPE_RXEQ_TXPRESET,
    PIPE_RXEQ_LFFS);
  output [15:0]EQ_TXEQ_DEEMPH_OUT;
  output [17:0]PIPERX2EQLPNEWTXCOEFFORPRESET;
  output [0:0]PIPE_TXEQ_DONE;
  output [0:0]PIPE_RXEQ_DONE;
  output [4:0]TXPRECURSOR;
  output [6:0]TXMAINCURSOR;
  output [4:0]TXPOSTCURSOR;
  output pipe_rx2_eq_lffs_sel;
  output O39;
  input I1;
  input [0:0]O7;
  input pipe_pclk_in;
  input [1:0]PIPE_TXEQ_CONTROL;
  input [5:0]PIPE_TXEQ_DEEMPH;
  input [3:0]PIPE_TXEQ_PRESET;
  input p_293_out;
  input [1:0]PIPE_RXEQ_CONTROL;
  input [2:0]PIPE_RXEQ_PRESET;
  input [3:0]PIPE_RXEQ_TXPRESET;
  input [5:0]PIPE_RXEQ_LFFS;

  wire \<const0> ;
  wire \<const1> ;
  wire [15:0]EQ_TXEQ_DEEMPH_OUT;
  wire I1;
  wire O39;
  wire [0:0]O7;
  wire [17:0]PIPERX2EQLPNEWTXCOEFFORPRESET;
  wire [1:0]PIPE_RXEQ_CONTROL;
  wire [0:0]PIPE_RXEQ_DONE;
  wire [5:0]PIPE_RXEQ_LFFS;
  wire [2:0]PIPE_RXEQ_PRESET;
  wire [3:0]PIPE_RXEQ_TXPRESET;
  wire [1:0]PIPE_TXEQ_CONTROL;
  wire [5:0]PIPE_TXEQ_DEEMPH;
  wire [0:0]PIPE_TXEQ_DONE;
  wire [3:0]PIPE_TXEQ_PRESET;
  wire [6:0]TXMAINCURSOR;
  wire [4:0]TXPOSTCURSOR;
  wire [4:0]TXPRECURSOR;
  wire [0:0]data2;
  wire gen3_reg1;
  wire gen3_reg2;
  wire \n_0_FSM_onehot_fsm[4]_i_8__1 ;
  wire \n_0_FSM_onehot_fsm_rx[1]_i_1__1 ;
  wire \n_0_FSM_onehot_fsm_rx[3]_i_1__1 ;
  wire \n_0_FSM_onehot_fsm_rx[3]_i_2__1 ;
  wire \n_0_FSM_onehot_fsm_rx[4]_i_1__1 ;
  wire \n_0_FSM_onehot_fsm_rx[5]_i_2__1 ;
  wire \n_0_FSM_onehot_fsm_rx[6]_i_2__1 ;
  wire \n_0_FSM_onehot_fsm_rx[6]_i_3__1 ;
  wire \n_0_FSM_onehot_fsm_rx[6]_i_4__1 ;
  wire \n_0_FSM_onehot_fsm_rx[6]_i_5__1 ;
  wire \n_0_FSM_onehot_fsm_rx[6]_i_6__1 ;
  wire \n_0_FSM_onehot_fsm_rx[6]_i_7__1 ;
  wire \n_0_FSM_onehot_fsm_rx_reg[0] ;
  wire \n_0_FSM_onehot_fsm_rx_reg[1] ;
  wire \n_0_FSM_onehot_fsm_rx_reg[2] ;
  wire \n_0_FSM_onehot_fsm_rx_reg[3] ;
  wire \n_0_FSM_onehot_fsm_rx_reg[4] ;
  wire \n_0_FSM_onehot_fsm_rx_reg[5] ;
  wire \n_0_FSM_onehot_fsm_rx_reg[6] ;
  wire \n_0_FSM_onehot_fsm_tx[1]_i_1__1 ;
  wire \n_0_FSM_onehot_fsm_tx[2]_i_1__1 ;
  wire \n_0_FSM_onehot_fsm_tx[3]_i_1__1 ;
  wire \n_0_FSM_onehot_fsm_tx[3]_i_2__1 ;
  wire \n_0_FSM_onehot_fsm_tx[4]_i_1__1 ;
  wire \n_0_FSM_onehot_fsm_tx[5]_i_1__1 ;
  wire \n_0_FSM_onehot_fsm_tx[5]_i_2__1 ;
  wire \n_0_FSM_onehot_fsm_tx[6]_i_1__1 ;
  wire \n_0_FSM_onehot_fsm_tx[6]_i_2__1 ;
  wire \n_0_FSM_onehot_fsm_tx[6]_i_3__1 ;
  wire \n_0_FSM_onehot_fsm_tx[6]_i_4__1 ;
  wire \n_0_FSM_onehot_fsm_tx[6]_i_5__1 ;
  wire \n_0_FSM_onehot_fsm_tx_reg[0] ;
  wire \n_0_FSM_onehot_fsm_tx_reg[1] ;
  wire \n_0_FSM_onehot_fsm_tx_reg[2] ;
  wire \n_0_FSM_onehot_fsm_tx_reg[3] ;
  wire \n_0_FSM_onehot_fsm_tx_reg[4] ;
  wire \n_0_FSM_onehot_fsm_tx_reg[5] ;
  wire \n_0_FSM_onehot_fsm_tx_reg[6] ;
  wire n_0_rxeq_adapt_done_reg_i_3__1;
  wire n_0_rxeq_adapt_done_reg_i_4__1;
  wire n_0_rxeq_adapt_done_reg_reg;
  wire \n_0_rxeq_cnt[0]_i_1__1 ;
  wire \n_0_rxeq_cnt[0]_i_2__1 ;
  wire \n_0_rxeq_cnt[1]_i_1__1 ;
  wire \n_0_rxeq_cnt[2]_i_1__1 ;
  wire \n_0_rxeq_cnt[2]_i_2__1 ;
  wire n_0_rxeq_done_i_2__1;
  wire \n_0_rxeq_fs[0]_i_1__1 ;
  wire \n_0_rxeq_fs[1]_i_1__1 ;
  wire \n_0_rxeq_fs[2]_i_1__1 ;
  wire \n_0_rxeq_fs[3]_i_1__1 ;
  wire \n_0_rxeq_fs[4]_i_1__1 ;
  wire \n_0_rxeq_fs[5]_i_1__1 ;
  wire \n_0_rxeq_fs[5]_i_2__1 ;
  wire \n_0_rxeq_fs[5]_i_3__1 ;
  wire \n_0_rxeq_fs[5]_i_4__1 ;
  wire \n_0_rxeq_fs[5]_i_5__1 ;
  wire \n_0_rxeq_fs_reg[0] ;
  wire \n_0_rxeq_fs_reg[1] ;
  wire \n_0_rxeq_fs_reg[2] ;
  wire \n_0_rxeq_fs_reg[3] ;
  wire \n_0_rxeq_fs_reg[4] ;
  wire \n_0_rxeq_fs_reg[5] ;
  wire \n_0_rxeq_lf[0]_i_1__1 ;
  wire \n_0_rxeq_lf[1]_i_1__1 ;
  wire \n_0_rxeq_lf[2]_i_1__1 ;
  wire \n_0_rxeq_lf[3]_i_1__1 ;
  wire \n_0_rxeq_lf[4]_i_1__1 ;
  wire \n_0_rxeq_lf[5]_i_1__1 ;
  wire \n_0_rxeq_lf[5]_i_2__1 ;
  wire \n_0_rxeq_lf[5]_i_3__1 ;
  wire \n_0_rxeq_lf[5]_i_4__1 ;
  wire n_0_rxeq_lffs_sel_i_3__1;
  wire n_0_rxeq_lffs_sel_reg;
  wire \n_0_rxeq_preset[0]_i_1__1 ;
  wire \n_0_rxeq_preset[1]_i_1__1 ;
  wire \n_0_rxeq_preset[2]_i_1__1 ;
  wire \n_0_rxeq_preset[2]_i_2__1 ;
  wire \n_0_rxeq_preset[2]_i_3__1 ;
  wire \n_0_rxeq_preset[2]_i_4__0 ;
  wire \n_0_rxeq_preset[2]_i_5__1 ;
  wire n_0_rxeq_preset_valid_i_1__1;
  wire n_0_rxeq_scan_i;
  wire \n_0_rxeq_txcoeff[0]_i_1__1 ;
  wire \n_0_rxeq_txcoeff[10]_i_1__1 ;
  wire \n_0_rxeq_txcoeff[11]_i_1__1 ;
  wire \n_0_rxeq_txcoeff[12]_i_1__1 ;
  wire \n_0_rxeq_txcoeff[13]_i_1__1 ;
  wire \n_0_rxeq_txcoeff[14]_i_1__1 ;
  wire \n_0_rxeq_txcoeff[15]_i_1__1 ;
  wire \n_0_rxeq_txcoeff[16]_i_1__1 ;
  wire \n_0_rxeq_txcoeff[17]_i_1__1 ;
  wire \n_0_rxeq_txcoeff[1]_i_1__1 ;
  wire \n_0_rxeq_txcoeff[2]_i_1__1 ;
  wire \n_0_rxeq_txcoeff[3]_i_1__1 ;
  wire \n_0_rxeq_txcoeff[4]_i_1__1 ;
  wire \n_0_rxeq_txcoeff[5]_i_1__1 ;
  wire \n_0_rxeq_txcoeff[6]_i_1__1 ;
  wire \n_0_rxeq_txcoeff[7]_i_1__1 ;
  wire \n_0_rxeq_txcoeff[8]_i_1__1 ;
  wire \n_0_rxeq_txcoeff[9]_i_1__1 ;
  wire \n_0_rxeq_txpreset[0]_i_1__1 ;
  wire \n_0_rxeq_txpreset[1]_i_1__1 ;
  wire \n_0_rxeq_txpreset[2]_i_1__1 ;
  wire \n_0_rxeq_txpreset[3]_i_1__1 ;
  wire \n_0_rxeq_txpreset[3]_i_2__1 ;
  wire \n_0_rxeq_txpreset[3]_i_3__1 ;
  wire \n_0_rxeq_txpreset[3]_i_4__1 ;
  wire n_0_txeq_done_i_1__1;
  wire \n_0_txeq_preset[0]_i_1__1 ;
  wire \n_0_txeq_preset[10]_i_1__1 ;
  wire \n_0_txeq_preset[11]_i_1__1 ;
  wire \n_0_txeq_preset[12]_i_1__1 ;
  wire \n_0_txeq_preset[13]_i_1__1 ;
  wire \n_0_txeq_preset[14]_i_1__1 ;
  wire \n_0_txeq_preset[15]_i_1__4 ;
  wire \n_0_txeq_preset[16]_i_1__1 ;
  wire \n_0_txeq_preset[17]_i_1__1 ;
  wire \n_0_txeq_preset[17]_i_2__1 ;
  wire \n_0_txeq_preset[1]_i_1__1 ;
  wire \n_0_txeq_preset[2]_i_1__1 ;
  wire \n_0_txeq_preset[3]_i_1__1 ;
  wire \n_0_txeq_preset[7]_i_1__1 ;
  wire \n_0_txeq_preset[8]_i_1__1 ;
  wire \n_0_txeq_preset[9]_i_1__1 ;
  wire n_0_txeq_preset_done_i_1__1;
  wire n_0_txeq_preset_done_i_2__1;
  wire \n_0_txeq_txcoeff[0]_i_1__1 ;
  wire \n_0_txeq_txcoeff[10]_i_1__1 ;
  wire \n_0_txeq_txcoeff[10]_i_2__1 ;
  wire \n_0_txeq_txcoeff[11]_i_1__1 ;
  wire \n_0_txeq_txcoeff[11]_i_2__1 ;
  wire \n_0_txeq_txcoeff[12]_i_1__1 ;
  wire \n_0_txeq_txcoeff[12]_i_2__1 ;
  wire \n_0_txeq_txcoeff[13]_i_1__1 ;
  wire \n_0_txeq_txcoeff[13]_i_2__1 ;
  wire \n_0_txeq_txcoeff[14]_i_1__1 ;
  wire \n_0_txeq_txcoeff[14]_i_2__1 ;
  wire \n_0_txeq_txcoeff[15]_i_1__1 ;
  wire \n_0_txeq_txcoeff[15]_i_2__1 ;
  wire \n_0_txeq_txcoeff[16]_i_1__1 ;
  wire \n_0_txeq_txcoeff[16]_i_2__1 ;
  wire \n_0_txeq_txcoeff[17]_i_1__1 ;
  wire \n_0_txeq_txcoeff[17]_i_2__1 ;
  wire \n_0_txeq_txcoeff[18]_i_1__1 ;
  wire \n_0_txeq_txcoeff[18]_i_2__1 ;
  wire \n_0_txeq_txcoeff[18]_i_3__1 ;
  wire \n_0_txeq_txcoeff[18]_i_4__1 ;
  wire \n_0_txeq_txcoeff[18]_i_5__1 ;
  wire \n_0_txeq_txcoeff[18]_i_6__1 ;
  wire \n_0_txeq_txcoeff[1]_i_1__1 ;
  wire \n_0_txeq_txcoeff[1]_i_2__1 ;
  wire \n_0_txeq_txcoeff[2]_i_1__1 ;
  wire \n_0_txeq_txcoeff[2]_i_2__1 ;
  wire \n_0_txeq_txcoeff[3]_i_1__1 ;
  wire \n_0_txeq_txcoeff[3]_i_2__1 ;
  wire \n_0_txeq_txcoeff[4]_i_1__1 ;
  wire \n_0_txeq_txcoeff[4]_i_2__1 ;
  wire \n_0_txeq_txcoeff[5]_i_1__1 ;
  wire \n_0_txeq_txcoeff[5]_i_2__1 ;
  wire \n_0_txeq_txcoeff[6]_i_1__1 ;
  wire \n_0_txeq_txcoeff[6]_i_2__1 ;
  wire \n_0_txeq_txcoeff[7]_i_1__1 ;
  wire \n_0_txeq_txcoeff[7]_i_2__1 ;
  wire \n_0_txeq_txcoeff[8]_i_1__1 ;
  wire \n_0_txeq_txcoeff[8]_i_2__1 ;
  wire \n_0_txeq_txcoeff[9]_i_1__1 ;
  wire \n_0_txeq_txcoeff[9]_i_2__1 ;
  wire \n_0_txeq_txcoeff_cnt[0]_i_1__1 ;
  wire \n_0_txeq_txcoeff_cnt[1]_i_1__1 ;
  wire \n_0_txeq_txcoeff_cnt[1]_i_2__1 ;
  wire \n_0_txeq_txcoeff_cnt_reg[0] ;
  wire \n_0_txeq_txcoeff_cnt_reg[1] ;
  wire \n_0_txeq_txcoeff_reg[0] ;
  wire n_1_rxeq_scan_i;
  wire n_2_rxeq_scan_i;
  wire n_3_rxeq_scan_i;
  wire n_4_rxeq_scan_i;
  wire n_5_rxeq_scan_i;
  wire n_6_rxeq_scan_i;
  wire n_7_rxeq_scan_i;
  wire n_8_rxeq_scan_i;
  wire p_293_out;
  wire pipe_pclk_in;
  wire pipe_rx2_eq_lffs_sel;
  wire rxeq_adapt_done;
  wire [2:0]rxeq_cnt;
  wire [1:0]rxeq_control_reg1;
  wire [1:0]rxeq_control_reg2;
  wire [5:0]rxeq_lf;
  wire [5:0]rxeq_lffs_reg1;
  wire [5:0]rxeq_lffs_reg2;
  wire [2:2]rxeq_new_txcoeff;
  wire rxeq_new_txcoeff_req;
  wire [2:0]rxeq_preset;
  wire [2:0]rxeq_preset_reg1;
  wire [2:0]rxeq_preset_reg2;
  wire rxeq_preset_valid;
  wire [17:0]rxeq_txcoeff;
  wire [3:0]rxeq_txpreset;
  wire [3:0]rxeq_txpreset_reg1;
  wire [3:0]rxeq_txpreset_reg2;
  wire rxeq_user_en_reg1;
  wire rxeq_user_en_reg2;
  wire rxeq_user_mode_reg1;
  wire rxeq_user_mode_reg2;
  wire [17:0]rxeq_user_txcoeff_reg1;
  wire [17:0]rxeq_user_txcoeff_reg2;
  wire [1:0]txeq_control_reg1;
  wire [1:0]txeq_control_reg2;
  wire [5:0]txeq_deemph_reg1;
  wire [5:0]txeq_deemph_reg2;
  wire [17:0]txeq_preset;
  wire txeq_preset_done;
  wire [3:0]txeq_preset_reg1;
  wire [3:0]txeq_preset_reg2;
  wire [13:6]txeq_txcoeff;

LUT2 #(
    .INIT(4'hB)) 
     \FSM_onehot_fsm[4]_i_8__1 
       (.I0(rxeq_control_reg2[0]),
        .I1(rxeq_control_reg2[1]),
        .O(\n_0_FSM_onehot_fsm[4]_i_8__1 ));
LUT5 #(
    .INIT(32'h22232226)) 
     \FSM_onehot_fsm_rx[1]_i_1__1 
       (.I0(\n_0_FSM_onehot_fsm_rx[6]_i_3__1 ),
        .I1(\n_0_FSM_onehot_fsm_rx[6]_i_4__1 ),
        .I2(rxeq_control_reg2[0]),
        .I3(rxeq_control_reg2[1]),
        .I4(\n_0_FSM_onehot_fsm_rx[6]_i_5__1 ),
        .O(\n_0_FSM_onehot_fsm_rx[1]_i_1__1 ));
LUT5 #(
    .INIT(32'h05000C00)) 
     \FSM_onehot_fsm_rx[3]_i_1__1 
       (.I0(\n_0_FSM_onehot_fsm_rx[3]_i_2__1 ),
        .I1(rxeq_control_reg2[1]),
        .I2(\n_0_FSM_onehot_fsm_rx[6]_i_5__1 ),
        .I3(\n_0_FSM_onehot_fsm_rx[6]_i_4__1 ),
        .I4(\n_0_FSM_onehot_fsm_rx[6]_i_3__1 ),
        .O(\n_0_FSM_onehot_fsm_rx[3]_i_1__1 ));
(* SOFT_HLUTNM = "soft_lutpair481" *) 
   LUT3 #(
    .INIT(8'h04)) 
     \FSM_onehot_fsm_rx[3]_i_2__1 
       (.I0(rxeq_cnt[2]),
        .I1(rxeq_cnt[1]),
        .I2(rxeq_cnt[0]),
        .O(\n_0_FSM_onehot_fsm_rx[3]_i_2__1 ));
LUT6 #(
    .INIT(64'h7F04000000000000)) 
     \FSM_onehot_fsm_rx[4]_i_1__1 
       (.I0(rxeq_cnt[2]),
        .I1(rxeq_cnt[1]),
        .I2(rxeq_cnt[0]),
        .I3(\n_0_FSM_onehot_fsm_rx[6]_i_5__1 ),
        .I4(\n_0_FSM_onehot_fsm_rx[6]_i_4__1 ),
        .I5(\n_0_FSM_onehot_fsm_rx[6]_i_3__1 ),
        .O(\n_0_FSM_onehot_fsm_rx[4]_i_1__1 ));
(* SOFT_HLUTNM = "soft_lutpair481" *) 
   LUT3 #(
    .INIT(8'h7F)) 
     \FSM_onehot_fsm_rx[5]_i_2__1 
       (.I0(rxeq_cnt[1]),
        .I1(rxeq_cnt[0]),
        .I2(rxeq_cnt[2]),
        .O(\n_0_FSM_onehot_fsm_rx[5]_i_2__1 ));
LUT2 #(
    .INIT(4'h1)) 
     \FSM_onehot_fsm_rx[6]_i_2__1 
       (.I0(rxeq_control_reg2[1]),
        .I1(rxeq_control_reg2[0]),
        .O(\n_0_FSM_onehot_fsm_rx[6]_i_2__1 ));
LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFEEF)) 
     \FSM_onehot_fsm_rx[6]_i_3__1 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I1(\n_0_FSM_onehot_fsm_rx[6]_i_6__1 ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .I4(\n_0_FSM_onehot_fsm_rx_reg[2] ),
        .I5(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .O(\n_0_FSM_onehot_fsm_rx[6]_i_3__1 ));
(* SOFT_HLUTNM = "soft_lutpair470" *) 
   LUT5 #(
    .INIT(32'h00000111)) 
     \FSM_onehot_fsm_rx[6]_i_4__1 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[0] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I4(\n_0_FSM_onehot_fsm_rx[6]_i_7__1 ),
        .O(\n_0_FSM_onehot_fsm_rx[6]_i_4__1 ));
LUT6 #(
    .INIT(64'h0000000000000016)) 
     \FSM_onehot_fsm_rx[6]_i_5__1 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[2] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I4(\n_0_FSM_onehot_fsm_rx[6]_i_6__1 ),
        .I5(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .O(\n_0_FSM_onehot_fsm_rx[6]_i_5__1 ));
(* SOFT_HLUTNM = "soft_lutpair470" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \FSM_onehot_fsm_rx[6]_i_6__1 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[0] ),
        .O(\n_0_FSM_onehot_fsm_rx[6]_i_6__1 ));
(* SOFT_HLUTNM = "soft_lutpair469" *) 
   LUT5 #(
    .INIT(32'hFFFEEEEB)) 
     \FSM_onehot_fsm_rx[6]_i_7__1 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[2] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I4(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .O(\n_0_FSM_onehot_fsm_rx[6]_i_7__1 ));
FDRE #(
    .INIT(1'b1)) 
     \FSM_onehot_fsm_rx_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(\n_0_FSM_onehot_fsm_rx_reg[0] ),
        .R(O7));
FDSE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_rx_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_FSM_onehot_fsm_rx[1]_i_1__1 ),
        .Q(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .S(O7));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_rx_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_3_rxeq_scan_i),
        .Q(\n_0_FSM_onehot_fsm_rx_reg[2] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_rx_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_FSM_onehot_fsm_rx[3]_i_1__1 ),
        .Q(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_rx_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_FSM_onehot_fsm_rx[4]_i_1__1 ),
        .Q(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_rx_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_2_rxeq_scan_i),
        .Q(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_rx_reg[6] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_1_rxeq_scan_i),
        .Q(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .R(O7));
LUT6 #(
    .INIT(64'h0E0E0E0F0E0E0E1E)) 
     \FSM_onehot_fsm_tx[1]_i_1__1 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[0] ),
        .I1(\n_0_FSM_onehot_fsm_tx[5]_i_2__1 ),
        .I2(\n_0_FSM_onehot_fsm_tx[6]_i_3__1 ),
        .I3(txeq_control_reg2[0]),
        .I4(txeq_control_reg2[1]),
        .I5(\n_0_FSM_onehot_fsm_tx[6]_i_4__1 ),
        .O(\n_0_FSM_onehot_fsm_tx[1]_i_1__1 ));
LUT6 #(
    .INIT(64'h10BA000000000000)) 
     \FSM_onehot_fsm_tx[2]_i_1__1 
       (.I0(\n_0_FSM_onehot_fsm_tx[6]_i_4__1 ),
        .I1(txeq_control_reg2[1]),
        .I2(txeq_control_reg2[0]),
        .I3(txeq_preset_done),
        .I4(\n_0_FSM_onehot_fsm_tx[6]_i_3__1 ),
        .I5(\n_0_FSM_onehot_fsm_tx[6]_i_2__1 ),
        .O(\n_0_FSM_onehot_fsm_tx[2]_i_1__1 ));
LUT6 #(
    .INIT(64'h2222000030330000)) 
     \FSM_onehot_fsm_tx[3]_i_1__1 
       (.I0(\n_0_FSM_onehot_fsm_tx[3]_i_2__1 ),
        .I1(\n_0_FSM_onehot_fsm_tx[6]_i_4__1 ),
        .I2(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I3(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I4(\n_0_FSM_onehot_fsm_tx[6]_i_3__1 ),
        .I5(\n_0_FSM_onehot_fsm_tx[6]_i_2__1 ),
        .O(\n_0_FSM_onehot_fsm_tx[3]_i_1__1 ));
LUT2 #(
    .INIT(4'h2)) 
     \FSM_onehot_fsm_tx[3]_i_2__1 
       (.I0(txeq_control_reg2[1]),
        .I1(txeq_control_reg2[0]),
        .O(\n_0_FSM_onehot_fsm_tx[3]_i_2__1 ));
LUT6 #(
    .INIT(64'h0400040004000000)) 
     \FSM_onehot_fsm_tx[4]_i_1__1 
       (.I0(\n_0_FSM_onehot_fsm_tx[6]_i_4__1 ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I2(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I3(\n_0_FSM_onehot_fsm_tx[6]_i_3__1 ),
        .I4(\n_0_FSM_onehot_fsm_tx[5]_i_2__1 ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[0] ),
        .O(\n_0_FSM_onehot_fsm_tx[4]_i_1__1 ));
LUT6 #(
    .INIT(64'h0000000000004000)) 
     \FSM_onehot_fsm_tx[5]_i_1__1 
       (.I0(\n_0_FSM_onehot_fsm_tx[6]_i_4__1 ),
        .I1(txeq_control_reg2[1]),
        .I2(txeq_control_reg2[0]),
        .I3(\n_0_FSM_onehot_fsm_tx[6]_i_3__1 ),
        .I4(\n_0_FSM_onehot_fsm_tx[5]_i_2__1 ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[0] ),
        .O(\n_0_FSM_onehot_fsm_tx[5]_i_1__1 ));
LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFE9)) 
     \FSM_onehot_fsm_tx[5]_i_2__1 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[5] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[6] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I4(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[2] ),
        .O(\n_0_FSM_onehot_fsm_tx[5]_i_2__1 ));
LUT6 #(
    .INIT(64'hFFE000F00FE000F0)) 
     \FSM_onehot_fsm_tx[6]_i_1__1 
       (.I0(txeq_control_reg2[0]),
        .I1(txeq_control_reg2[1]),
        .I2(\n_0_FSM_onehot_fsm_tx[6]_i_2__1 ),
        .I3(\n_0_FSM_onehot_fsm_tx[6]_i_3__1 ),
        .I4(\n_0_FSM_onehot_fsm_tx[6]_i_4__1 ),
        .I5(txeq_preset_done),
        .O(\n_0_FSM_onehot_fsm_tx[6]_i_1__1 ));
LUT2 #(
    .INIT(4'h1)) 
     \FSM_onehot_fsm_tx[6]_i_2__1 
       (.I0(\n_0_FSM_onehot_fsm_tx[5]_i_2__1 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[0] ),
        .O(\n_0_FSM_onehot_fsm_tx[6]_i_2__1 ));
LUT5 #(
    .INIT(32'h00000222)) 
     \FSM_onehot_fsm_tx[6]_i_3__1 
       (.I0(\n_0_FSM_onehot_fsm_tx[6]_i_5__1 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[0] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_FSM_onehot_fsm_tx_reg[5] ),
        .O(\n_0_FSM_onehot_fsm_tx[6]_i_3__1 ));
(* SOFT_HLUTNM = "soft_lutpair467" *) 
   LUT4 #(
    .INIT(16'h0016)) 
     \FSM_onehot_fsm_tx[6]_i_4__1 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[6] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[2] ),
        .I3(n_0_txeq_preset_done_i_2__1),
        .O(\n_0_FSM_onehot_fsm_tx[6]_i_4__1 ));
(* SOFT_HLUTNM = "soft_lutpair465" *) 
   LUT5 #(
    .INIT(32'h00010154)) 
     \FSM_onehot_fsm_tx[6]_i_5__1 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[6] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[2] ),
        .I4(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .O(\n_0_FSM_onehot_fsm_tx[6]_i_5__1 ));
FDRE #(
    .INIT(1'b1)) 
     \FSM_onehot_fsm_tx_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[0] ),
        .R(O7));
FDSE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_tx_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_FSM_onehot_fsm_tx[1]_i_1__1 ),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .S(O7));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_tx_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_FSM_onehot_fsm_tx[2]_i_1__1 ),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[2] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_tx_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_FSM_onehot_fsm_tx[3]_i_1__1 ),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_tx_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_FSM_onehot_fsm_tx[4]_i_1__1 ),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_tx_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_FSM_onehot_fsm_tx[5]_i_1__1 ),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[5] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_tx_reg[6] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_FSM_onehot_fsm_tx[6]_i_1__1 ),
        .Q(\n_0_FSM_onehot_fsm_tx_reg[6] ),
        .R(O7));
GND GND
       (.G(\<const0> ));
LUT2 #(
    .INIT(4'h8)) 
     PCIE_3_0_i_i_63
       (.I0(rxeq_user_en_reg2),
        .I1(rxeq_user_txcoeff_reg2[17]),
        .O(PIPERX2EQLPNEWTXCOEFFORPRESET[17]));
LUT2 #(
    .INIT(4'h8)) 
     PCIE_3_0_i_i_64
       (.I0(rxeq_user_en_reg2),
        .I1(rxeq_user_txcoeff_reg2[16]),
        .O(PIPERX2EQLPNEWTXCOEFFORPRESET[16]));
LUT2 #(
    .INIT(4'h8)) 
     PCIE_3_0_i_i_65
       (.I0(rxeq_user_en_reg2),
        .I1(rxeq_user_txcoeff_reg2[15]),
        .O(PIPERX2EQLPNEWTXCOEFFORPRESET[15]));
LUT2 #(
    .INIT(4'h8)) 
     PCIE_3_0_i_i_66
       (.I0(rxeq_user_en_reg2),
        .I1(rxeq_user_txcoeff_reg2[14]),
        .O(PIPERX2EQLPNEWTXCOEFFORPRESET[14]));
LUT2 #(
    .INIT(4'h8)) 
     PCIE_3_0_i_i_67
       (.I0(rxeq_user_en_reg2),
        .I1(rxeq_user_txcoeff_reg2[13]),
        .O(PIPERX2EQLPNEWTXCOEFFORPRESET[13]));
LUT2 #(
    .INIT(4'h8)) 
     PCIE_3_0_i_i_68
       (.I0(rxeq_user_en_reg2),
        .I1(rxeq_user_txcoeff_reg2[12]),
        .O(PIPERX2EQLPNEWTXCOEFFORPRESET[12]));
LUT2 #(
    .INIT(4'h8)) 
     PCIE_3_0_i_i_69
       (.I0(rxeq_user_en_reg2),
        .I1(rxeq_user_txcoeff_reg2[11]),
        .O(PIPERX2EQLPNEWTXCOEFFORPRESET[11]));
LUT2 #(
    .INIT(4'h8)) 
     PCIE_3_0_i_i_70
       (.I0(rxeq_user_en_reg2),
        .I1(rxeq_user_txcoeff_reg2[10]),
        .O(PIPERX2EQLPNEWTXCOEFFORPRESET[10]));
LUT2 #(
    .INIT(4'h8)) 
     PCIE_3_0_i_i_71
       (.I0(rxeq_user_en_reg2),
        .I1(rxeq_user_txcoeff_reg2[9]),
        .O(PIPERX2EQLPNEWTXCOEFFORPRESET[9]));
LUT2 #(
    .INIT(4'h8)) 
     PCIE_3_0_i_i_72
       (.I0(rxeq_user_en_reg2),
        .I1(rxeq_user_txcoeff_reg2[8]),
        .O(PIPERX2EQLPNEWTXCOEFFORPRESET[8]));
LUT2 #(
    .INIT(4'h8)) 
     PCIE_3_0_i_i_73
       (.I0(rxeq_user_en_reg2),
        .I1(rxeq_user_txcoeff_reg2[7]),
        .O(PIPERX2EQLPNEWTXCOEFFORPRESET[7]));
LUT2 #(
    .INIT(4'h8)) 
     PCIE_3_0_i_i_74
       (.I0(rxeq_user_en_reg2),
        .I1(rxeq_user_txcoeff_reg2[6]),
        .O(PIPERX2EQLPNEWTXCOEFFORPRESET[6]));
LUT2 #(
    .INIT(4'h8)) 
     PCIE_3_0_i_i_75
       (.I0(rxeq_user_en_reg2),
        .I1(rxeq_user_txcoeff_reg2[5]),
        .O(PIPERX2EQLPNEWTXCOEFFORPRESET[5]));
LUT2 #(
    .INIT(4'h8)) 
     PCIE_3_0_i_i_76
       (.I0(rxeq_user_en_reg2),
        .I1(rxeq_user_txcoeff_reg2[4]),
        .O(PIPERX2EQLPNEWTXCOEFFORPRESET[4]));
LUT2 #(
    .INIT(4'h8)) 
     PCIE_3_0_i_i_77
       (.I0(rxeq_user_en_reg2),
        .I1(rxeq_user_txcoeff_reg2[3]),
        .O(PIPERX2EQLPNEWTXCOEFFORPRESET[3]));
LUT3 #(
    .INIT(8'hAC)) 
     PCIE_3_0_i_i_78
       (.I0(rxeq_user_txcoeff_reg2[2]),
        .I1(rxeq_new_txcoeff),
        .I2(rxeq_user_en_reg2),
        .O(PIPERX2EQLPNEWTXCOEFFORPRESET[2]));
LUT2 #(
    .INIT(4'h8)) 
     PCIE_3_0_i_i_79
       (.I0(rxeq_user_en_reg2),
        .I1(rxeq_user_txcoeff_reg2[1]),
        .O(PIPERX2EQLPNEWTXCOEFFORPRESET[1]));
LUT2 #(
    .INIT(4'h8)) 
     PCIE_3_0_i_i_80
       (.I0(rxeq_user_en_reg2),
        .I1(rxeq_user_txcoeff_reg2[0]),
        .O(PIPERX2EQLPNEWTXCOEFFORPRESET[0]));
LUT3 #(
    .INIT(8'hB8)) 
     PCIE_3_0_i_i_9
       (.I0(rxeq_user_mode_reg2),
        .I1(rxeq_user_en_reg2),
        .I2(n_0_rxeq_lffs_sel_reg),
        .O(pipe_rx2_eq_lffs_sel));
VCC VCC
       (.P(\<const1> ));
(* ASYNC_REG *) 
   FDRE gen3_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_293_out),
        .Q(gen3_reg1),
        .R(O7));
(* ASYNC_REG *) 
   FDRE gen3_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(gen3_reg1),
        .Q(gen3_reg2),
        .R(O7));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_26__0 
       (.I0(EQ_TXEQ_DEEMPH_OUT[14]),
        .I1(gen3_reg2),
        .O(TXPOSTCURSOR[4]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_27__0 
       (.I0(EQ_TXEQ_DEEMPH_OUT[13]),
        .I1(gen3_reg2),
        .O(TXPOSTCURSOR[3]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_28__1 
       (.I0(EQ_TXEQ_DEEMPH_OUT[12]),
        .I1(gen3_reg2),
        .O(TXPOSTCURSOR[2]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_29__1 
       (.I0(EQ_TXEQ_DEEMPH_OUT[11]),
        .I1(gen3_reg2),
        .O(TXPOSTCURSOR[1]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_30__1 
       (.I0(txeq_txcoeff[13]),
        .I1(gen3_reg2),
        .O(TXPOSTCURSOR[0]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_31__1 
       (.I0(EQ_TXEQ_DEEMPH_OUT[3]),
        .I1(gen3_reg2),
        .O(TXPRECURSOR[4]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_32__1 
       (.I0(EQ_TXEQ_DEEMPH_OUT[2]),
        .I1(gen3_reg2),
        .O(TXPRECURSOR[3]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_33__1 
       (.I0(EQ_TXEQ_DEEMPH_OUT[1]),
        .I1(gen3_reg2),
        .O(TXPRECURSOR[2]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_34__1 
       (.I0(EQ_TXEQ_DEEMPH_OUT[0]),
        .I1(gen3_reg2),
        .O(TXPRECURSOR[1]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_35__1 
       (.I0(\n_0_txeq_txcoeff_reg[0] ),
        .I1(gen3_reg2),
        .O(TXPRECURSOR[0]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_36__1 
       (.I0(EQ_TXEQ_DEEMPH_OUT[10]),
        .I1(gen3_reg2),
        .O(TXMAINCURSOR[6]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_37__1 
       (.I0(EQ_TXEQ_DEEMPH_OUT[9]),
        .I1(gen3_reg2),
        .O(TXMAINCURSOR[5]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_38__1 
       (.I0(EQ_TXEQ_DEEMPH_OUT[8]),
        .I1(gen3_reg2),
        .O(TXMAINCURSOR[4]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_39__1 
       (.I0(EQ_TXEQ_DEEMPH_OUT[7]),
        .I1(gen3_reg2),
        .O(TXMAINCURSOR[3]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_40__1 
       (.I0(EQ_TXEQ_DEEMPH_OUT[6]),
        .I1(gen3_reg2),
        .O(TXMAINCURSOR[2]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_41__1 
       (.I0(EQ_TXEQ_DEEMPH_OUT[5]),
        .I1(gen3_reg2),
        .O(TXMAINCURSOR[1]));
LUT2 #(
    .INIT(4'h8)) 
     \gth_channel.gthe2_channel_i_i_42__1 
       (.I0(txeq_txcoeff[6]),
        .I1(gen3_reg2),
        .O(TXMAINCURSOR[0]));
FDRE #(
    .INIT(1'b0)) 
     rxeq_adapt_done_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_7_rxeq_scan_i),
        .Q(O39),
        .R(O7));
LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
     rxeq_adapt_done_reg_i_3__1
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[2] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I4(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I5(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .O(n_0_rxeq_adapt_done_reg_i_3__1));
LUT5 #(
    .INIT(32'h00404444)) 
     rxeq_adapt_done_reg_i_4__1
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[2] ),
        .I1(\n_0_rxeq_preset[2]_i_5__1 ),
        .I2(rxeq_control_reg2[0]),
        .I3(rxeq_control_reg2[1]),
        .I4(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .O(n_0_rxeq_adapt_done_reg_i_4__1));
FDRE #(
    .INIT(1'b0)) 
     rxeq_adapt_done_reg_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_rxeq_scan_i),
        .Q(n_0_rxeq_adapt_done_reg_reg),
        .R(\<const0> ));
LUT6 #(
    .INIT(64'h0202002800000028)) 
     \rxeq_cnt[0]_i_1__1 
       (.I0(\n_0_rxeq_cnt[0]_i_2__1 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I3(rxeq_cnt[0]),
        .I4(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I5(rxeq_control_reg2[1]),
        .O(\n_0_rxeq_cnt[0]_i_1__1 ));
LUT3 #(
    .INIT(8'h01)) 
     \rxeq_cnt[0]_i_2__1 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[2] ),
        .O(\n_0_rxeq_cnt[0]_i_2__1 ));
LUT3 #(
    .INIT(8'h28)) 
     \rxeq_cnt[1]_i_1__1 
       (.I0(\n_0_rxeq_cnt[2]_i_2__1 ),
        .I1(rxeq_cnt[1]),
        .I2(rxeq_cnt[0]),
        .O(\n_0_rxeq_cnt[1]_i_1__1 ));
LUT4 #(
    .INIT(16'h2A80)) 
     \rxeq_cnt[2]_i_1__1 
       (.I0(\n_0_rxeq_cnt[2]_i_2__1 ),
        .I1(rxeq_cnt[0]),
        .I2(rxeq_cnt[1]),
        .I3(rxeq_cnt[2]),
        .O(\n_0_rxeq_cnt[2]_i_1__1 ));
LUT6 #(
    .INIT(64'h0000000100010000)) 
     \rxeq_cnt[2]_i_2__1 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[2] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .I4(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I5(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .O(\n_0_rxeq_cnt[2]_i_2__1 ));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_cnt_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_rxeq_cnt[0]_i_1__1 ),
        .Q(rxeq_cnt[0]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_cnt_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_rxeq_cnt[1]_i_1__1 ),
        .Q(rxeq_cnt[1]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_cnt_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_rxeq_cnt[2]_i_1__1 ),
        .Q(rxeq_cnt[2]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_control_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_RXEQ_CONTROL[0]),
        .Q(rxeq_control_reg1[0]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_control_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_RXEQ_CONTROL[1]),
        .Q(rxeq_control_reg1[1]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_control_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_control_reg1[0]),
        .Q(rxeq_control_reg2[0]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_control_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_control_reg1[1]),
        .Q(rxeq_control_reg2[1]),
        .R(O7));
LUT2 #(
    .INIT(4'hE)) 
     rxeq_done_i_2__1
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .O(n_0_rxeq_done_i_2__1));
FDRE #(
    .INIT(1'b0)) 
     rxeq_done_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_5_rxeq_scan_i),
        .Q(PIPE_RXEQ_DONE),
        .R(O7));
LUT3 #(
    .INIT(8'h20)) 
     \rxeq_fs[0]_i_1__1 
       (.I0(\n_0_rxeq_fs[5]_i_5__1 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(rxeq_lffs_reg2[0]),
        .O(\n_0_rxeq_fs[0]_i_1__1 ));
LUT3 #(
    .INIT(8'h20)) 
     \rxeq_fs[1]_i_1__1 
       (.I0(\n_0_rxeq_fs[5]_i_5__1 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(rxeq_lffs_reg2[1]),
        .O(\n_0_rxeq_fs[1]_i_1__1 ));
LUT3 #(
    .INIT(8'h20)) 
     \rxeq_fs[2]_i_1__1 
       (.I0(\n_0_rxeq_fs[5]_i_5__1 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(rxeq_lffs_reg2[2]),
        .O(\n_0_rxeq_fs[2]_i_1__1 ));
LUT3 #(
    .INIT(8'h20)) 
     \rxeq_fs[3]_i_1__1 
       (.I0(\n_0_rxeq_fs[5]_i_5__1 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(rxeq_lffs_reg2[3]),
        .O(\n_0_rxeq_fs[3]_i_1__1 ));
LUT3 #(
    .INIT(8'h20)) 
     \rxeq_fs[4]_i_1__1 
       (.I0(\n_0_rxeq_fs[5]_i_5__1 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(rxeq_lffs_reg2[4]),
        .O(\n_0_rxeq_fs[4]_i_1__1 ));
LUT6 #(
    .INIT(64'hFFFFF4FF44FFFF44)) 
     \rxeq_fs[5]_i_1__1 
       (.I0(\n_0_rxeq_fs[5]_i_3__1 ),
        .I1(\n_0_rxeq_fs[5]_i_4__1 ),
        .I2(rxeq_control_reg2[1]),
        .I3(\n_0_rxeq_preset[2]_i_5__1 ),
        .I4(\n_0_FSM_onehot_fsm_rx_reg[2] ),
        .I5(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .O(\n_0_rxeq_fs[5]_i_1__1 ));
LUT3 #(
    .INIT(8'h40)) 
     \rxeq_fs[5]_i_2__1 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I1(rxeq_lffs_reg2[5]),
        .I2(\n_0_rxeq_fs[5]_i_5__1 ),
        .O(\n_0_rxeq_fs[5]_i_2__1 ));
(* SOFT_HLUTNM = "soft_lutpair472" *) 
   LUT4 #(
    .INIT(16'h0115)) 
     \rxeq_fs[5]_i_3__1 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .O(\n_0_rxeq_fs[5]_i_3__1 ));
(* SOFT_HLUTNM = "soft_lutpair475" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     \rxeq_fs[5]_i_4__1 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .O(\n_0_rxeq_fs[5]_i_4__1 ));
(* SOFT_HLUTNM = "soft_lutpair466" *) 
   LUT5 #(
    .INIT(32'h00000010)) 
     \rxeq_fs[5]_i_5__1 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[2] ),
        .I4(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .O(\n_0_rxeq_fs[5]_i_5__1 ));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_fs_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_fs[5]_i_1__1 ),
        .D(\n_0_rxeq_fs[0]_i_1__1 ),
        .Q(\n_0_rxeq_fs_reg[0] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_fs_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_fs[5]_i_1__1 ),
        .D(\n_0_rxeq_fs[1]_i_1__1 ),
        .Q(\n_0_rxeq_fs_reg[1] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_fs_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_fs[5]_i_1__1 ),
        .D(\n_0_rxeq_fs[2]_i_1__1 ),
        .Q(\n_0_rxeq_fs_reg[2] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_fs_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_fs[5]_i_1__1 ),
        .D(\n_0_rxeq_fs[3]_i_1__1 ),
        .Q(\n_0_rxeq_fs_reg[3] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_fs_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_fs[5]_i_1__1 ),
        .D(\n_0_rxeq_fs[4]_i_1__1 ),
        .Q(\n_0_rxeq_fs_reg[4] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_fs_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_fs[5]_i_1__1 ),
        .D(\n_0_rxeq_fs[5]_i_2__1 ),
        .Q(\n_0_rxeq_fs_reg[5] ),
        .R(O7));
LUT3 #(
    .INIT(8'h04)) 
     \rxeq_lf[0]_i_1__1 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I1(rxeq_lffs_reg2[0]),
        .I2(\n_0_rxeq_lf[5]_i_4__1 ),
        .O(\n_0_rxeq_lf[0]_i_1__1 ));
LUT3 #(
    .INIT(8'h04)) 
     \rxeq_lf[1]_i_1__1 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I1(rxeq_lffs_reg2[1]),
        .I2(\n_0_rxeq_lf[5]_i_4__1 ),
        .O(\n_0_rxeq_lf[1]_i_1__1 ));
LUT3 #(
    .INIT(8'h04)) 
     \rxeq_lf[2]_i_1__1 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I1(rxeq_lffs_reg2[2]),
        .I2(\n_0_rxeq_lf[5]_i_4__1 ),
        .O(\n_0_rxeq_lf[2]_i_1__1 ));
LUT3 #(
    .INIT(8'h04)) 
     \rxeq_lf[3]_i_1__1 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I1(rxeq_lffs_reg2[3]),
        .I2(\n_0_rxeq_lf[5]_i_4__1 ),
        .O(\n_0_rxeq_lf[3]_i_1__1 ));
LUT3 #(
    .INIT(8'h04)) 
     \rxeq_lf[4]_i_1__1 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I1(rxeq_lffs_reg2[4]),
        .I2(\n_0_rxeq_lf[5]_i_4__1 ),
        .O(\n_0_rxeq_lf[4]_i_1__1 ));
LUT4 #(
    .INIT(16'hFFD2)) 
     \rxeq_lf[5]_i_1__1 
       (.I0(\n_0_rxeq_preset[2]_i_5__1 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[2] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I3(\n_0_rxeq_lf[5]_i_3__1 ),
        .O(\n_0_rxeq_lf[5]_i_1__1 ));
LUT3 #(
    .INIT(8'h04)) 
     \rxeq_lf[5]_i_2__1 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I1(rxeq_lffs_reg2[5]),
        .I2(\n_0_rxeq_lf[5]_i_4__1 ),
        .O(\n_0_rxeq_lf[5]_i_2__1 ));
LUT6 #(
    .INIT(64'hFFFEFEE8FFFEFFE8)) 
     \rxeq_lf[5]_i_3__1 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I4(\n_0_FSM_onehot_fsm_rx_reg[2] ),
        .I5(\n_0_FSM_onehot_fsm_rx[5]_i_2__1 ),
        .O(\n_0_rxeq_lf[5]_i_3__1 ));
(* SOFT_HLUTNM = "soft_lutpair466" *) 
   LUT5 #(
    .INIT(32'hFFFEFFFF)) 
     \rxeq_lf[5]_i_4__1 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[2] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I4(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .O(\n_0_rxeq_lf[5]_i_4__1 ));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_lf_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_lf[5]_i_1__1 ),
        .D(\n_0_rxeq_lf[0]_i_1__1 ),
        .Q(rxeq_lf[0]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_lf_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_lf[5]_i_1__1 ),
        .D(\n_0_rxeq_lf[1]_i_1__1 ),
        .Q(rxeq_lf[1]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_lf_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_lf[5]_i_1__1 ),
        .D(\n_0_rxeq_lf[2]_i_1__1 ),
        .Q(rxeq_lf[2]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_lf_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_lf[5]_i_1__1 ),
        .D(\n_0_rxeq_lf[3]_i_1__1 ),
        .Q(rxeq_lf[3]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_lf_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_lf[5]_i_1__1 ),
        .D(\n_0_rxeq_lf[4]_i_1__1 ),
        .Q(rxeq_lf[4]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_lf_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_lf[5]_i_1__1 ),
        .D(\n_0_rxeq_lf[5]_i_2__1 ),
        .Q(rxeq_lf[5]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_lffs_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_RXEQ_LFFS[0]),
        .Q(rxeq_lffs_reg1[0]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_lffs_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_RXEQ_LFFS[1]),
        .Q(rxeq_lffs_reg1[1]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_lffs_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_RXEQ_LFFS[2]),
        .Q(rxeq_lffs_reg1[2]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_lffs_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_RXEQ_LFFS[3]),
        .Q(rxeq_lffs_reg1[3]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_lffs_reg1_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_RXEQ_LFFS[4]),
        .Q(rxeq_lffs_reg1[4]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_lffs_reg1_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_RXEQ_LFFS[5]),
        .Q(rxeq_lffs_reg1[5]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_lffs_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_lffs_reg1[0]),
        .Q(rxeq_lffs_reg2[0]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_lffs_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_lffs_reg1[1]),
        .Q(rxeq_lffs_reg2[1]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_lffs_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_lffs_reg1[2]),
        .Q(rxeq_lffs_reg2[2]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_lffs_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_lffs_reg1[3]),
        .Q(rxeq_lffs_reg2[3]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_lffs_reg2_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_lffs_reg1[4]),
        .Q(rxeq_lffs_reg2[4]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_lffs_reg2_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_lffs_reg1[5]),
        .Q(rxeq_lffs_reg2[5]),
        .R(O7));
(* SOFT_HLUTNM = "soft_lutpair469" *) 
   LUT2 #(
    .INIT(4'hE)) 
     rxeq_lffs_sel_i_3__1
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[2] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .O(n_0_rxeq_lffs_sel_i_3__1));
LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
     rxeq_lffs_sel_i_4__1
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[2] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I4(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .I5(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .O(rxeq_adapt_done));
FDRE #(
    .INIT(1'b0)) 
     rxeq_lffs_sel_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_8_rxeq_scan_i),
        .Q(n_0_rxeq_lffs_sel_reg),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_new_txcoeff_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_6_rxeq_scan_i),
        .Q(rxeq_new_txcoeff),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     rxeq_new_txcoeff_req_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_4_rxeq_scan_i),
        .Q(rxeq_new_txcoeff_req),
        .R(O7));
LUT4 #(
    .INIT(16'h2800)) 
     \rxeq_preset[0]_i_1__1 
       (.I0(\n_0_rxeq_preset[2]_i_5__1 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[2] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I3(rxeq_preset_reg2[0]),
        .O(\n_0_rxeq_preset[0]_i_1__1 ));
LUT4 #(
    .INIT(16'h2800)) 
     \rxeq_preset[1]_i_1__1 
       (.I0(\n_0_rxeq_preset[2]_i_5__1 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[2] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I3(rxeq_preset_reg2[1]),
        .O(\n_0_rxeq_preset[1]_i_1__1 ));
LUT6 #(
    .INIT(64'hFF44FFFFFFFFFFF0)) 
     \rxeq_preset[2]_i_1__1 
       (.I0(rxeq_control_reg2[1]),
        .I1(rxeq_control_reg2[0]),
        .I2(\n_0_rxeq_preset[2]_i_3__1 ),
        .I3(\n_0_rxeq_preset[2]_i_4__0 ),
        .I4(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I5(\n_0_rxeq_preset[2]_i_5__1 ),
        .O(\n_0_rxeq_preset[2]_i_1__1 ));
LUT4 #(
    .INIT(16'h2800)) 
     \rxeq_preset[2]_i_2__1 
       (.I0(\n_0_rxeq_preset[2]_i_5__1 ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[2] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I3(rxeq_preset_reg2[2]),
        .O(\n_0_rxeq_preset[2]_i_2__1 ));
(* SOFT_HLUTNM = "soft_lutpair472" *) 
   LUT4 #(
    .INIT(16'hFE00)) 
     \rxeq_preset[2]_i_3__1 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .O(\n_0_rxeq_preset[2]_i_3__1 ));
(* SOFT_HLUTNM = "soft_lutpair474" *) 
   LUT4 #(
    .INIT(16'hFEEA)) 
     \rxeq_preset[2]_i_4__0 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[2] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .O(\n_0_rxeq_preset[2]_i_4__0 ));
(* SOFT_HLUTNM = "soft_lutpair474" *) 
   LUT4 #(
    .INIT(16'h0001)) 
     \rxeq_preset[2]_i_5__1 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .O(\n_0_rxeq_preset[2]_i_5__1 ));
(* ASYNC_REG *) 
   FDRE \rxeq_preset_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_RXEQ_PRESET[0]),
        .Q(rxeq_preset_reg1[0]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_preset_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_RXEQ_PRESET[1]),
        .Q(rxeq_preset_reg1[1]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_preset_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_RXEQ_PRESET[2]),
        .Q(rxeq_preset_reg1[2]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_preset_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_preset_reg1[0]),
        .Q(rxeq_preset_reg2[0]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_preset_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_preset_reg1[1]),
        .Q(rxeq_preset_reg2[1]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_preset_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_preset_reg1[2]),
        .Q(rxeq_preset_reg2[2]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_preset_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_preset[2]_i_1__1 ),
        .D(\n_0_rxeq_preset[0]_i_1__1 ),
        .Q(rxeq_preset[0]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_preset_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_preset[2]_i_1__1 ),
        .D(\n_0_rxeq_preset[1]_i_1__1 ),
        .Q(rxeq_preset[1]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_preset_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_preset[2]_i_1__1 ),
        .D(\n_0_rxeq_preset[2]_i_2__1 ),
        .Q(rxeq_preset[2]),
        .R(O7));
LUT6 #(
    .INIT(64'h0000000000010000)) 
     rxeq_preset_valid_i_1__1
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .I4(\n_0_FSM_onehot_fsm_rx_reg[2] ),
        .I5(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .O(n_0_rxeq_preset_valid_i_1__1));
FDRE #(
    .INIT(1'b0)) 
     rxeq_preset_valid_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_rxeq_preset_valid_i_1__1),
        .Q(rxeq_preset_valid),
        .R(O7));
vc709_pcie_x8_gen3vc709_pcie_x8_gen3_rxeq_scan rxeq_scan_i
       (.D({n_1_rxeq_scan_i,n_2_rxeq_scan_i,n_3_rxeq_scan_i}),
        .I1(I1),
        .I10(\n_0_FSM_onehot_fsm_rx[6]_i_2__1 ),
        .I11(\n_0_FSM_onehot_fsm_rx[5]_i_2__1 ),
        .I12(\n_0_rxeq_preset[2]_i_5__1 ),
        .I13(\n_0_rxeq_cnt[2]_i_2__1 ),
        .I14(n_0_rxeq_lffs_sel_i_3__1),
        .I15(n_0_rxeq_lffs_sel_reg),
        .I16(rxeq_preset),
        .I17(rxeq_txpreset),
        .I18(rxeq_txcoeff),
        .I19({\n_0_rxeq_fs_reg[5] ,\n_0_rxeq_fs_reg[4] ,\n_0_rxeq_fs_reg[3] ,\n_0_rxeq_fs_reg[2] ,\n_0_rxeq_fs_reg[1] ,\n_0_rxeq_fs_reg[0] }),
        .I2(n_0_rxeq_adapt_done_reg_reg),
        .I20(rxeq_lf),
        .I3(n_0_rxeq_adapt_done_reg_i_3__1),
        .I4(\n_0_FSM_onehot_fsm_rx[6]_i_5__1 ),
        .I5(\n_0_FSM_onehot_fsm_rx[6]_i_4__1 ),
        .I6(\n_0_FSM_onehot_fsm_rx[6]_i_3__1 ),
        .I7(n_0_rxeq_done_i_2__1),
        .I8(\n_0_FSM_onehot_fsm[4]_i_8__1 ),
        .I9(n_0_rxeq_adapt_done_reg_i_4__1),
        .O1(n_0_rxeq_scan_i),
        .O2(n_4_rxeq_scan_i),
        .O3(n_5_rxeq_scan_i),
        .O39(O39),
        .O4(n_6_rxeq_scan_i),
        .O5(n_7_rxeq_scan_i),
        .O6(n_8_rxeq_scan_i),
        .O7(O7),
        .Q({\n_0_FSM_onehot_fsm_rx_reg[6] ,\n_0_FSM_onehot_fsm_rx_reg[5] ,\n_0_FSM_onehot_fsm_rx_reg[4] ,\n_0_FSM_onehot_fsm_rx_reg[3] ,\n_0_FSM_onehot_fsm_rx_reg[2] ,\n_0_FSM_onehot_fsm_rx_reg[1] }),
        .out(rxeq_control_reg2),
        .pipe_pclk_in(pipe_pclk_in),
        .rxeq_adapt_done(rxeq_adapt_done),
        .rxeq_new_txcoeff(rxeq_new_txcoeff),
        .rxeq_new_txcoeff_req(rxeq_new_txcoeff_req),
        .rxeq_preset_valid(rxeq_preset_valid));
(* SOFT_HLUTNM = "soft_lutpair473" *) 
   LUT4 #(
    .INIT(16'h6000)) 
     \rxeq_txcoeff[0]_i_1__1 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_rxeq_txpreset[3]_i_4__1 ),
        .I3(rxeq_txcoeff[6]),
        .O(\n_0_rxeq_txcoeff[0]_i_1__1 ));
(* SOFT_HLUTNM = "soft_lutpair477" *) 
   LUT4 #(
    .INIT(16'h6000)) 
     \rxeq_txcoeff[10]_i_1__1 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_rxeq_txpreset[3]_i_4__1 ),
        .I3(rxeq_txcoeff[16]),
        .O(\n_0_rxeq_txcoeff[10]_i_1__1 ));
(* SOFT_HLUTNM = "soft_lutpair476" *) 
   LUT4 #(
    .INIT(16'h6000)) 
     \rxeq_txcoeff[11]_i_1__1 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_rxeq_txpreset[3]_i_4__1 ),
        .I3(rxeq_txcoeff[17]),
        .O(\n_0_rxeq_txcoeff[11]_i_1__1 ));
LUT4 #(
    .INIT(16'h6000)) 
     \rxeq_txcoeff[12]_i_1__1 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_rxeq_txpreset[3]_i_4__1 ),
        .I3(txeq_deemph_reg2[0]),
        .O(\n_0_rxeq_txcoeff[12]_i_1__1 ));
LUT4 #(
    .INIT(16'h6000)) 
     \rxeq_txcoeff[13]_i_1__1 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_rxeq_txpreset[3]_i_4__1 ),
        .I3(txeq_deemph_reg2[1]),
        .O(\n_0_rxeq_txcoeff[13]_i_1__1 ));
LUT4 #(
    .INIT(16'h6000)) 
     \rxeq_txcoeff[14]_i_1__1 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_rxeq_txpreset[3]_i_4__1 ),
        .I3(txeq_deemph_reg2[2]),
        .O(\n_0_rxeq_txcoeff[14]_i_1__1 ));
LUT4 #(
    .INIT(16'h6000)) 
     \rxeq_txcoeff[15]_i_1__1 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_rxeq_txpreset[3]_i_4__1 ),
        .I3(txeq_deemph_reg2[3]),
        .O(\n_0_rxeq_txcoeff[15]_i_1__1 ));
LUT4 #(
    .INIT(16'h6000)) 
     \rxeq_txcoeff[16]_i_1__1 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_rxeq_txpreset[3]_i_4__1 ),
        .I3(txeq_deemph_reg2[4]),
        .O(\n_0_rxeq_txcoeff[16]_i_1__1 ));
LUT4 #(
    .INIT(16'h6000)) 
     \rxeq_txcoeff[17]_i_1__1 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_rxeq_txpreset[3]_i_4__1 ),
        .I3(txeq_deemph_reg2[5]),
        .O(\n_0_rxeq_txcoeff[17]_i_1__1 ));
(* SOFT_HLUTNM = "soft_lutpair476" *) 
   LUT4 #(
    .INIT(16'h6000)) 
     \rxeq_txcoeff[1]_i_1__1 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_rxeq_txpreset[3]_i_4__1 ),
        .I3(rxeq_txcoeff[7]),
        .O(\n_0_rxeq_txcoeff[1]_i_1__1 ));
(* SOFT_HLUTNM = "soft_lutpair477" *) 
   LUT4 #(
    .INIT(16'h6000)) 
     \rxeq_txcoeff[2]_i_1__1 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_rxeq_txpreset[3]_i_4__1 ),
        .I3(rxeq_txcoeff[8]),
        .O(\n_0_rxeq_txcoeff[2]_i_1__1 ));
(* SOFT_HLUTNM = "soft_lutpair478" *) 
   LUT4 #(
    .INIT(16'h6000)) 
     \rxeq_txcoeff[3]_i_1__1 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_rxeq_txpreset[3]_i_4__1 ),
        .I3(rxeq_txcoeff[9]),
        .O(\n_0_rxeq_txcoeff[3]_i_1__1 ));
(* SOFT_HLUTNM = "soft_lutpair478" *) 
   LUT4 #(
    .INIT(16'h6000)) 
     \rxeq_txcoeff[4]_i_1__1 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_rxeq_txpreset[3]_i_4__1 ),
        .I3(rxeq_txcoeff[10]),
        .O(\n_0_rxeq_txcoeff[4]_i_1__1 ));
(* SOFT_HLUTNM = "soft_lutpair473" *) 
   LUT4 #(
    .INIT(16'h6000)) 
     \rxeq_txcoeff[5]_i_1__1 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_rxeq_txpreset[3]_i_4__1 ),
        .I3(rxeq_txcoeff[11]),
        .O(\n_0_rxeq_txcoeff[5]_i_1__1 ));
(* SOFT_HLUTNM = "soft_lutpair479" *) 
   LUT4 #(
    .INIT(16'h6000)) 
     \rxeq_txcoeff[6]_i_1__1 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_rxeq_txpreset[3]_i_4__1 ),
        .I3(rxeq_txcoeff[12]),
        .O(\n_0_rxeq_txcoeff[6]_i_1__1 ));
(* SOFT_HLUTNM = "soft_lutpair480" *) 
   LUT4 #(
    .INIT(16'h6000)) 
     \rxeq_txcoeff[7]_i_1__1 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_rxeq_txpreset[3]_i_4__1 ),
        .I3(rxeq_txcoeff[13]),
        .O(\n_0_rxeq_txcoeff[7]_i_1__1 ));
(* SOFT_HLUTNM = "soft_lutpair480" *) 
   LUT4 #(
    .INIT(16'h6000)) 
     \rxeq_txcoeff[8]_i_1__1 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_rxeq_txpreset[3]_i_4__1 ),
        .I3(rxeq_txcoeff[14]),
        .O(\n_0_rxeq_txcoeff[8]_i_1__1 ));
(* SOFT_HLUTNM = "soft_lutpair479" *) 
   LUT4 #(
    .INIT(16'h6000)) 
     \rxeq_txcoeff[9]_i_1__1 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_rxeq_txpreset[3]_i_4__1 ),
        .I3(rxeq_txcoeff[15]),
        .O(\n_0_rxeq_txcoeff[9]_i_1__1 ));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txpreset[3]_i_1__1 ),
        .D(\n_0_rxeq_txcoeff[0]_i_1__1 ),
        .Q(rxeq_txcoeff[0]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[10] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txpreset[3]_i_1__1 ),
        .D(\n_0_rxeq_txcoeff[10]_i_1__1 ),
        .Q(rxeq_txcoeff[10]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[11] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txpreset[3]_i_1__1 ),
        .D(\n_0_rxeq_txcoeff[11]_i_1__1 ),
        .Q(rxeq_txcoeff[11]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[12] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txpreset[3]_i_1__1 ),
        .D(\n_0_rxeq_txcoeff[12]_i_1__1 ),
        .Q(rxeq_txcoeff[12]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[13] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txpreset[3]_i_1__1 ),
        .D(\n_0_rxeq_txcoeff[13]_i_1__1 ),
        .Q(rxeq_txcoeff[13]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[14] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txpreset[3]_i_1__1 ),
        .D(\n_0_rxeq_txcoeff[14]_i_1__1 ),
        .Q(rxeq_txcoeff[14]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[15] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txpreset[3]_i_1__1 ),
        .D(\n_0_rxeq_txcoeff[15]_i_1__1 ),
        .Q(rxeq_txcoeff[15]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[16] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txpreset[3]_i_1__1 ),
        .D(\n_0_rxeq_txcoeff[16]_i_1__1 ),
        .Q(rxeq_txcoeff[16]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[17] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txpreset[3]_i_1__1 ),
        .D(\n_0_rxeq_txcoeff[17]_i_1__1 ),
        .Q(rxeq_txcoeff[17]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txpreset[3]_i_1__1 ),
        .D(\n_0_rxeq_txcoeff[1]_i_1__1 ),
        .Q(rxeq_txcoeff[1]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txpreset[3]_i_1__1 ),
        .D(\n_0_rxeq_txcoeff[2]_i_1__1 ),
        .Q(rxeq_txcoeff[2]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txpreset[3]_i_1__1 ),
        .D(\n_0_rxeq_txcoeff[3]_i_1__1 ),
        .Q(rxeq_txcoeff[3]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txpreset[3]_i_1__1 ),
        .D(\n_0_rxeq_txcoeff[4]_i_1__1 ),
        .Q(rxeq_txcoeff[4]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txpreset[3]_i_1__1 ),
        .D(\n_0_rxeq_txcoeff[5]_i_1__1 ),
        .Q(rxeq_txcoeff[5]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[6] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txpreset[3]_i_1__1 ),
        .D(\n_0_rxeq_txcoeff[6]_i_1__1 ),
        .Q(rxeq_txcoeff[6]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[7] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txpreset[3]_i_1__1 ),
        .D(\n_0_rxeq_txcoeff[7]_i_1__1 ),
        .Q(rxeq_txcoeff[7]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[8] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txpreset[3]_i_1__1 ),
        .D(\n_0_rxeq_txcoeff[8]_i_1__1 ),
        .Q(rxeq_txcoeff[8]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txcoeff_reg[9] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txpreset[3]_i_1__1 ),
        .D(\n_0_rxeq_txcoeff[9]_i_1__1 ),
        .Q(rxeq_txcoeff[9]),
        .R(O7));
LUT4 #(
    .INIT(16'h6000)) 
     \rxeq_txpreset[0]_i_1__1 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_rxeq_txpreset[3]_i_4__1 ),
        .I3(rxeq_txpreset_reg2[0]),
        .O(\n_0_rxeq_txpreset[0]_i_1__1 ));
LUT4 #(
    .INIT(16'h6000)) 
     \rxeq_txpreset[1]_i_1__1 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_rxeq_txpreset[3]_i_4__1 ),
        .I3(rxeq_txpreset_reg2[1]),
        .O(\n_0_rxeq_txpreset[1]_i_1__1 ));
LUT4 #(
    .INIT(16'h6000)) 
     \rxeq_txpreset[2]_i_1__1 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_rxeq_txpreset[3]_i_4__1 ),
        .I3(rxeq_txpreset_reg2[2]),
        .O(\n_0_rxeq_txpreset[2]_i_1__1 ));
LUT5 #(
    .INIT(32'hFFE8FFFF)) 
     \rxeq_txpreset[3]_i_1__1 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I4(\n_0_rxeq_txpreset[3]_i_3__1 ),
        .O(\n_0_rxeq_txpreset[3]_i_1__1 ));
LUT4 #(
    .INIT(16'h6000)) 
     \rxeq_txpreset[3]_i_2__1 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[3] ),
        .I2(\n_0_rxeq_txpreset[3]_i_4__1 ),
        .I3(rxeq_txpreset_reg2[3]),
        .O(\n_0_rxeq_txpreset[3]_i_2__1 ));
LUT6 #(
    .INIT(64'h000000010003FFFC)) 
     \rxeq_txpreset[3]_i_3__1 
       (.I0(rxeq_control_reg2[1]),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I4(\n_0_FSM_onehot_fsm_rx_reg[2] ),
        .I5(\n_0_FSM_onehot_fsm_rx_reg[1] ),
        .O(\n_0_rxeq_txpreset[3]_i_3__1 ));
(* SOFT_HLUTNM = "soft_lutpair475" *) 
   LUT4 #(
    .INIT(16'h0001)) 
     \rxeq_txpreset[3]_i_4__1 
       (.I0(\n_0_FSM_onehot_fsm_rx_reg[5] ),
        .I1(\n_0_FSM_onehot_fsm_rx_reg[6] ),
        .I2(\n_0_FSM_onehot_fsm_rx_reg[4] ),
        .I3(\n_0_FSM_onehot_fsm_rx_reg[2] ),
        .O(\n_0_rxeq_txpreset[3]_i_4__1 ));
(* ASYNC_REG *) 
   FDRE \rxeq_txpreset_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_RXEQ_TXPRESET[0]),
        .Q(rxeq_txpreset_reg1[0]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_txpreset_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_RXEQ_TXPRESET[1]),
        .Q(rxeq_txpreset_reg1[1]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_txpreset_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_RXEQ_TXPRESET[2]),
        .Q(rxeq_txpreset_reg1[2]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_txpreset_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_RXEQ_TXPRESET[3]),
        .Q(rxeq_txpreset_reg1[3]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_txpreset_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_txpreset_reg1[0]),
        .Q(rxeq_txpreset_reg2[0]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_txpreset_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_txpreset_reg1[1]),
        .Q(rxeq_txpreset_reg2[1]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_txpreset_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_txpreset_reg1[2]),
        .Q(rxeq_txpreset_reg2[2]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_txpreset_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_txpreset_reg1[3]),
        .Q(rxeq_txpreset_reg2[3]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txpreset_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txpreset[3]_i_1__1 ),
        .D(\n_0_rxeq_txpreset[0]_i_1__1 ),
        .Q(rxeq_txpreset[0]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txpreset_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txpreset[3]_i_1__1 ),
        .D(\n_0_rxeq_txpreset[1]_i_1__1 ),
        .Q(rxeq_txpreset[1]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txpreset_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txpreset[3]_i_1__1 ),
        .D(\n_0_rxeq_txpreset[2]_i_1__1 ),
        .Q(rxeq_txpreset[2]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \rxeq_txpreset_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\n_0_rxeq_txpreset[3]_i_1__1 ),
        .D(\n_0_rxeq_txpreset[3]_i_2__1 ),
        .Q(rxeq_txpreset[3]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE rxeq_user_en_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(rxeq_user_en_reg1),
        .R(O7));
(* ASYNC_REG *) 
   FDRE rxeq_user_en_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_user_en_reg1),
        .Q(rxeq_user_en_reg2),
        .R(O7));
(* ASYNC_REG *) 
   FDRE rxeq_user_mode_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(rxeq_user_mode_reg1),
        .R(O7));
(* ASYNC_REG *) 
   FDRE rxeq_user_mode_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_user_mode_reg1),
        .Q(rxeq_user_mode_reg2),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(rxeq_user_txcoeff_reg1[0]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[10] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(rxeq_user_txcoeff_reg1[10]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[11] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(rxeq_user_txcoeff_reg1[11]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[12] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(rxeq_user_txcoeff_reg1[12]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[13] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(rxeq_user_txcoeff_reg1[13]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[14] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(rxeq_user_txcoeff_reg1[14]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[15] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(rxeq_user_txcoeff_reg1[15]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[16] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(rxeq_user_txcoeff_reg1[16]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[17] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(rxeq_user_txcoeff_reg1[17]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(rxeq_user_txcoeff_reg1[1]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(rxeq_user_txcoeff_reg1[2]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(rxeq_user_txcoeff_reg1[3]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(rxeq_user_txcoeff_reg1[4]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(rxeq_user_txcoeff_reg1[5]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[6] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(rxeq_user_txcoeff_reg1[6]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[7] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(rxeq_user_txcoeff_reg1[7]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[8] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(rxeq_user_txcoeff_reg1[8]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg1_reg[9] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(rxeq_user_txcoeff_reg1[9]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_user_txcoeff_reg1[0]),
        .Q(rxeq_user_txcoeff_reg2[0]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[10] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_user_txcoeff_reg1[10]),
        .Q(rxeq_user_txcoeff_reg2[10]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[11] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_user_txcoeff_reg1[11]),
        .Q(rxeq_user_txcoeff_reg2[11]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[12] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_user_txcoeff_reg1[12]),
        .Q(rxeq_user_txcoeff_reg2[12]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[13] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_user_txcoeff_reg1[13]),
        .Q(rxeq_user_txcoeff_reg2[13]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[14] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_user_txcoeff_reg1[14]),
        .Q(rxeq_user_txcoeff_reg2[14]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[15] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_user_txcoeff_reg1[15]),
        .Q(rxeq_user_txcoeff_reg2[15]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[16] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_user_txcoeff_reg1[16]),
        .Q(rxeq_user_txcoeff_reg2[16]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[17] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_user_txcoeff_reg1[17]),
        .Q(rxeq_user_txcoeff_reg2[17]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_user_txcoeff_reg1[1]),
        .Q(rxeq_user_txcoeff_reg2[1]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_user_txcoeff_reg1[2]),
        .Q(rxeq_user_txcoeff_reg2[2]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_user_txcoeff_reg1[3]),
        .Q(rxeq_user_txcoeff_reg2[3]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_user_txcoeff_reg1[4]),
        .Q(rxeq_user_txcoeff_reg2[4]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_user_txcoeff_reg1[5]),
        .Q(rxeq_user_txcoeff_reg2[5]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[6] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_user_txcoeff_reg1[6]),
        .Q(rxeq_user_txcoeff_reg2[6]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[7] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_user_txcoeff_reg1[7]),
        .Q(rxeq_user_txcoeff_reg2[7]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[8] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_user_txcoeff_reg1[8]),
        .Q(rxeq_user_txcoeff_reg2[8]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rxeq_user_txcoeff_reg2_reg[9] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_user_txcoeff_reg1[9]),
        .Q(rxeq_user_txcoeff_reg2[9]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \txeq_control_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_TXEQ_CONTROL[0]),
        .Q(txeq_control_reg1[0]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \txeq_control_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_TXEQ_CONTROL[1]),
        .Q(txeq_control_reg1[1]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \txeq_control_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txeq_control_reg1[0]),
        .Q(txeq_control_reg2[0]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \txeq_control_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txeq_control_reg1[1]),
        .Q(txeq_control_reg2[1]),
        .R(O7));
(* ASYNC_REG *) 
   FDSE \txeq_deemph_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_TXEQ_DEEMPH[0]),
        .Q(txeq_deemph_reg1[0]),
        .S(O7));
(* ASYNC_REG *) 
   FDRE \txeq_deemph_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_TXEQ_DEEMPH[1]),
        .Q(txeq_deemph_reg1[1]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \txeq_deemph_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_TXEQ_DEEMPH[2]),
        .Q(txeq_deemph_reg1[2]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \txeq_deemph_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_TXEQ_DEEMPH[3]),
        .Q(txeq_deemph_reg1[3]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \txeq_deemph_reg1_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_TXEQ_DEEMPH[4]),
        .Q(txeq_deemph_reg1[4]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \txeq_deemph_reg1_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_TXEQ_DEEMPH[5]),
        .Q(txeq_deemph_reg1[5]),
        .R(O7));
(* ASYNC_REG *) 
   FDSE \txeq_deemph_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txeq_deemph_reg1[0]),
        .Q(txeq_deemph_reg2[0]),
        .S(O7));
(* ASYNC_REG *) 
   FDRE \txeq_deemph_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txeq_deemph_reg1[1]),
        .Q(txeq_deemph_reg2[1]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \txeq_deemph_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txeq_deemph_reg1[2]),
        .Q(txeq_deemph_reg2[2]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \txeq_deemph_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txeq_deemph_reg1[3]),
        .Q(txeq_deemph_reg2[3]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \txeq_deemph_reg2_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txeq_deemph_reg1[4]),
        .Q(txeq_deemph_reg2[4]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \txeq_deemph_reg2_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txeq_deemph_reg1[5]),
        .Q(txeq_deemph_reg2[5]),
        .R(O7));
LUT6 #(
    .INIT(64'h0000000000000100)) 
     txeq_done_i_1__1
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[2] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[6] ),
        .I4(\n_0_FSM_onehot_fsm_tx_reg[5] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .O(n_0_txeq_done_i_1__1));
FDRE #(
    .INIT(1'b0)) 
     txeq_done_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_txeq_done_i_1__1),
        .Q(PIPE_TXEQ_DONE),
        .R(O7));
LUT5 #(
    .INIT(32'h00000400)) 
     \txeq_preset[0]_i_1__1 
       (.I0(txeq_preset_reg2[1]),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[2]),
        .I3(txeq_preset_reg2[3]),
        .I4(I1),
        .O(\n_0_txeq_preset[0]_i_1__1 ));
LUT5 #(
    .INIT(32'hAABBEBAB)) 
     \txeq_preset[10]_i_1__1 
       (.I0(I1),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[1]),
        .I3(txeq_preset_reg2[2]),
        .I4(txeq_preset_reg2[3]),
        .O(\n_0_txeq_preset[10]_i_1__1 ));
LUT5 #(
    .INIT(32'hAABBEAAB)) 
     \txeq_preset[11]_i_1__1 
       (.I0(I1),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[1]),
        .I3(txeq_preset_reg2[2]),
        .I4(txeq_preset_reg2[3]),
        .O(\n_0_txeq_preset[11]_i_1__1 ));
LUT5 #(
    .INIT(32'h0000027E)) 
     \txeq_preset[12]_i_1__1 
       (.I0(txeq_preset_reg2[0]),
        .I1(txeq_preset_reg2[1]),
        .I2(txeq_preset_reg2[2]),
        .I3(txeq_preset_reg2[3]),
        .I4(I1),
        .O(\n_0_txeq_preset[12]_i_1__1 ));
LUT5 #(
    .INIT(32'h00001004)) 
     \txeq_preset[13]_i_1__1 
       (.I0(txeq_preset_reg2[2]),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[1]),
        .I3(txeq_preset_reg2[3]),
        .I4(I1),
        .O(\n_0_txeq_preset[13]_i_1__1 ));
LUT5 #(
    .INIT(32'h00000140)) 
     \txeq_preset[14]_i_1__1 
       (.I0(txeq_preset_reg2[2]),
        .I1(txeq_preset_reg2[1]),
        .I2(txeq_preset_reg2[0]),
        .I3(txeq_preset_reg2[3]),
        .I4(I1),
        .O(\n_0_txeq_preset[14]_i_1__1 ));
LUT4 #(
    .INIT(16'hAAAB)) 
     \txeq_preset[15]_i_1__4 
       (.I0(I1),
        .I1(txeq_preset_reg2[3]),
        .I2(txeq_preset_reg2[2]),
        .I3(txeq_preset_reg2[1]),
        .O(\n_0_txeq_preset[15]_i_1__4 ));
LUT4 #(
    .INIT(16'h0014)) 
     \txeq_preset[16]_i_1__1 
       (.I0(txeq_preset_reg2[2]),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[3]),
        .I3(I1),
        .O(\n_0_txeq_preset[16]_i_1__1 ));
LUT5 #(
    .INIT(32'hAAABAAAA)) 
     \txeq_preset[17]_i_1__1 
       (.I0(I1),
        .I1(n_0_txeq_preset_done_i_2__1),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[6] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I4(\n_0_FSM_onehot_fsm_tx_reg[2] ),
        .O(\n_0_txeq_preset[17]_i_1__1 ));
LUT5 #(
    .INIT(32'hAABAEABB)) 
     \txeq_preset[17]_i_2__1 
       (.I0(I1),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[1]),
        .I3(txeq_preset_reg2[2]),
        .I4(txeq_preset_reg2[3]),
        .O(\n_0_txeq_preset[17]_i_2__1 ));
LUT5 #(
    .INIT(32'h00000120)) 
     \txeq_preset[1]_i_1__1 
       (.I0(txeq_preset_reg2[1]),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[2]),
        .I3(txeq_preset_reg2[3]),
        .I4(I1),
        .O(\n_0_txeq_preset[1]_i_1__1 ));
LUT4 #(
    .INIT(16'h00E0)) 
     \txeq_preset[2]_i_1__1 
       (.I0(txeq_preset_reg2[2]),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[3]),
        .I3(I1),
        .O(\n_0_txeq_preset[2]_i_1__1 ));
LUT5 #(
    .INIT(32'h000005E0)) 
     \txeq_preset[3]_i_1__1 
       (.I0(txeq_preset_reg2[1]),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[2]),
        .I3(txeq_preset_reg2[3]),
        .I4(I1),
        .O(\n_0_txeq_preset[3]_i_1__1 ));
LUT5 #(
    .INIT(32'h00001040)) 
     \txeq_preset[7]_i_1__1 
       (.I0(txeq_preset_reg2[3]),
        .I1(txeq_preset_reg2[2]),
        .I2(txeq_preset_reg2[1]),
        .I3(txeq_preset_reg2[0]),
        .I4(I1),
        .O(\n_0_txeq_preset[7]_i_1__1 ));
LUT5 #(
    .INIT(32'hAABBAEFB)) 
     \txeq_preset[8]_i_1__1 
       (.I0(I1),
        .I1(txeq_preset_reg2[1]),
        .I2(txeq_preset_reg2[0]),
        .I3(txeq_preset_reg2[2]),
        .I4(txeq_preset_reg2[3]),
        .O(\n_0_txeq_preset[8]_i_1__1 ));
LUT5 #(
    .INIT(32'hAABBEEAB)) 
     \txeq_preset[9]_i_1__1 
       (.I0(I1),
        .I1(txeq_preset_reg2[0]),
        .I2(txeq_preset_reg2[1]),
        .I3(txeq_preset_reg2[2]),
        .I4(txeq_preset_reg2[3]),
        .O(\n_0_txeq_preset[9]_i_1__1 ));
(* SOFT_HLUTNM = "soft_lutpair467" *) 
   LUT5 #(
    .INIT(32'h00000100)) 
     txeq_preset_done_i_1__1
       (.I0(n_0_txeq_preset_done_i_2__1),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[6] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[2] ),
        .I4(I1),
        .O(n_0_txeq_preset_done_i_1__1));
LUT4 #(
    .INIT(16'hFFFE)) 
     txeq_preset_done_i_2__1
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[0] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[5] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .O(n_0_txeq_preset_done_i_2__1));
FDRE #(
    .INIT(1'b0)) 
     txeq_preset_done_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_txeq_preset_done_i_1__1),
        .Q(txeq_preset_done),
        .R(\<const0> ));
(* ASYNC_REG *) 
   FDRE \txeq_preset_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_TXEQ_PRESET[0]),
        .Q(txeq_preset_reg1[0]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \txeq_preset_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_TXEQ_PRESET[1]),
        .Q(txeq_preset_reg1[1]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \txeq_preset_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_TXEQ_PRESET[2]),
        .Q(txeq_preset_reg1[2]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \txeq_preset_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_TXEQ_PRESET[3]),
        .Q(txeq_preset_reg1[3]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \txeq_preset_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txeq_preset_reg1[0]),
        .Q(txeq_preset_reg2[0]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \txeq_preset_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txeq_preset_reg1[1]),
        .Q(txeq_preset_reg2[1]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \txeq_preset_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txeq_preset_reg1[2]),
        .Q(txeq_preset_reg2[2]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \txeq_preset_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txeq_preset_reg1[3]),
        .Q(txeq_preset_reg2[3]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1__1 ),
        .D(\n_0_txeq_preset[0]_i_1__1 ),
        .Q(txeq_preset[0]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[10] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1__1 ),
        .D(\n_0_txeq_preset[10]_i_1__1 ),
        .Q(txeq_preset[10]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[11] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1__1 ),
        .D(\n_0_txeq_preset[11]_i_1__1 ),
        .Q(txeq_preset[11]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[12] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1__1 ),
        .D(\n_0_txeq_preset[12]_i_1__1 ),
        .Q(txeq_preset[12]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[13] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1__1 ),
        .D(\n_0_txeq_preset[13]_i_1__1 ),
        .Q(txeq_preset[13]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[14] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1__1 ),
        .D(\n_0_txeq_preset[14]_i_1__1 ),
        .Q(txeq_preset[14]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[15] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1__1 ),
        .D(\n_0_txeq_preset[15]_i_1__4 ),
        .Q(txeq_preset[15]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[16] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1__1 ),
        .D(\n_0_txeq_preset[16]_i_1__1 ),
        .Q(txeq_preset[16]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[17] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1__1 ),
        .D(\n_0_txeq_preset[17]_i_2__1 ),
        .Q(txeq_preset[17]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1__1 ),
        .D(\n_0_txeq_preset[1]_i_1__1 ),
        .Q(txeq_preset[1]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1__1 ),
        .D(\n_0_txeq_preset[2]_i_1__1 ),
        .Q(txeq_preset[2]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1__1 ),
        .D(\n_0_txeq_preset[3]_i_1__1 ),
        .Q(txeq_preset[3]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[7] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1__1 ),
        .D(\n_0_txeq_preset[7]_i_1__1 ),
        .Q(txeq_preset[7]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[8] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1__1 ),
        .D(\n_0_txeq_preset[8]_i_1__1 ),
        .Q(txeq_preset[8]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \txeq_preset_reg[9] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_preset[17]_i_1__1 ),
        .D(\n_0_txeq_preset[9]_i_1__1 ),
        .Q(txeq_preset[9]),
        .R(\<const0> ));
LUT6 #(
    .INIT(64'h0000000033E200E2)) 
     \txeq_txcoeff[0]_i_1__1 
       (.I0(txeq_txcoeff[6]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__1 ),
        .I2(txeq_preset[0]),
        .I3(\n_0_FSM_onehot_fsm_tx[5]_i_2__1 ),
        .I4(data2),
        .I5(\n_0_txeq_txcoeff[18]_i_6__1 ),
        .O(\n_0_txeq_txcoeff[0]_i_1__1 ));
LUT4 #(
    .INIT(16'hFB08)) 
     \txeq_txcoeff[0]_i_2__1 
       (.I0(EQ_TXEQ_DEEMPH_OUT[5]),
        .I1(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I2(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I3(txeq_txcoeff[6]),
        .O(data2));
LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
     \txeq_txcoeff[10]_i_1__1 
       (.I0(EQ_TXEQ_DEEMPH_OUT[13]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__1 ),
        .I2(txeq_preset[10]),
        .I3(\n_0_FSM_onehot_fsm_tx[5]_i_2__1 ),
        .I4(\n_0_txeq_txcoeff[10]_i_2__1 ),
        .I5(\n_0_txeq_txcoeff[18]_i_6__1 ),
        .O(\n_0_txeq_txcoeff[10]_i_1__1 ));
LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
     \txeq_txcoeff[10]_i_2__1 
       (.I0(EQ_TXEQ_DEEMPH_OUT[7]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__1 ),
        .I2(EQ_TXEQ_DEEMPH_OUT[14]),
        .I3(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I4(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I5(EQ_TXEQ_DEEMPH_OUT[13]),
        .O(\n_0_txeq_txcoeff[10]_i_2__1 ));
LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
     \txeq_txcoeff[11]_i_1__1 
       (.I0(EQ_TXEQ_DEEMPH_OUT[14]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__1 ),
        .I2(txeq_preset[11]),
        .I3(\n_0_FSM_onehot_fsm_tx[5]_i_2__1 ),
        .I4(\n_0_txeq_txcoeff[11]_i_2__1 ),
        .I5(\n_0_txeq_txcoeff[18]_i_6__1 ),
        .O(\n_0_txeq_txcoeff[11]_i_1__1 ));
LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
     \txeq_txcoeff[11]_i_2__1 
       (.I0(EQ_TXEQ_DEEMPH_OUT[8]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__1 ),
        .I2(EQ_TXEQ_DEEMPH_OUT[15]),
        .I3(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I4(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I5(EQ_TXEQ_DEEMPH_OUT[14]),
        .O(\n_0_txeq_txcoeff[11]_i_2__1 ));
LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
     \txeq_txcoeff[12]_i_1__1 
       (.I0(EQ_TXEQ_DEEMPH_OUT[15]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__1 ),
        .I2(txeq_preset[12]),
        .I3(\n_0_FSM_onehot_fsm_tx[5]_i_2__1 ),
        .I4(\n_0_txeq_txcoeff[12]_i_2__1 ),
        .I5(\n_0_txeq_txcoeff[18]_i_6__1 ),
        .O(\n_0_txeq_txcoeff[12]_i_1__1 ));
LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
     \txeq_txcoeff[12]_i_2__1 
       (.I0(EQ_TXEQ_DEEMPH_OUT[9]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__1 ),
        .I2(txeq_deemph_reg2[0]),
        .I3(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I4(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I5(EQ_TXEQ_DEEMPH_OUT[15]),
        .O(\n_0_txeq_txcoeff[12]_i_2__1 ));
LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
     \txeq_txcoeff[13]_i_1__1 
       (.I0(txeq_deemph_reg2[0]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__1 ),
        .I2(txeq_preset[13]),
        .I3(\n_0_FSM_onehot_fsm_tx[5]_i_2__1 ),
        .I4(\n_0_txeq_txcoeff[13]_i_2__1 ),
        .I5(\n_0_txeq_txcoeff[18]_i_6__1 ),
        .O(\n_0_txeq_txcoeff[13]_i_1__1 ));
LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
     \txeq_txcoeff[13]_i_2__1 
       (.I0(EQ_TXEQ_DEEMPH_OUT[10]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__1 ),
        .I2(txeq_deemph_reg2[1]),
        .I3(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I4(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I5(txeq_deemph_reg2[0]),
        .O(\n_0_txeq_txcoeff[13]_i_2__1 ));
LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
     \txeq_txcoeff[14]_i_1__1 
       (.I0(txeq_deemph_reg2[1]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__1 ),
        .I2(txeq_preset[14]),
        .I3(\n_0_FSM_onehot_fsm_tx[5]_i_2__1 ),
        .I4(\n_0_txeq_txcoeff[14]_i_2__1 ),
        .I5(\n_0_txeq_txcoeff[18]_i_6__1 ),
        .O(\n_0_txeq_txcoeff[14]_i_1__1 ));
LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
     \txeq_txcoeff[14]_i_2__1 
       (.I0(txeq_txcoeff[13]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__1 ),
        .I2(txeq_deemph_reg2[2]),
        .I3(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I4(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I5(txeq_deemph_reg2[1]),
        .O(\n_0_txeq_txcoeff[14]_i_2__1 ));
LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
     \txeq_txcoeff[15]_i_1__1 
       (.I0(txeq_deemph_reg2[2]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__1 ),
        .I2(txeq_preset[15]),
        .I3(\n_0_FSM_onehot_fsm_tx[5]_i_2__1 ),
        .I4(\n_0_txeq_txcoeff[15]_i_2__1 ),
        .I5(\n_0_txeq_txcoeff[18]_i_6__1 ),
        .O(\n_0_txeq_txcoeff[15]_i_1__1 ));
LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
     \txeq_txcoeff[15]_i_2__1 
       (.I0(EQ_TXEQ_DEEMPH_OUT[11]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__1 ),
        .I2(txeq_deemph_reg2[3]),
        .I3(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I4(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I5(txeq_deemph_reg2[2]),
        .O(\n_0_txeq_txcoeff[15]_i_2__1 ));
LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
     \txeq_txcoeff[16]_i_1__1 
       (.I0(txeq_deemph_reg2[3]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__1 ),
        .I2(txeq_preset[16]),
        .I3(\n_0_FSM_onehot_fsm_tx[5]_i_2__1 ),
        .I4(\n_0_txeq_txcoeff[16]_i_2__1 ),
        .I5(\n_0_txeq_txcoeff[18]_i_6__1 ),
        .O(\n_0_txeq_txcoeff[16]_i_1__1 ));
LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
     \txeq_txcoeff[16]_i_2__1 
       (.I0(EQ_TXEQ_DEEMPH_OUT[12]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__1 ),
        .I2(txeq_deemph_reg2[4]),
        .I3(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I4(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I5(txeq_deemph_reg2[3]),
        .O(\n_0_txeq_txcoeff[16]_i_2__1 ));
LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
     \txeq_txcoeff[17]_i_1__1 
       (.I0(txeq_deemph_reg2[4]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__1 ),
        .I2(txeq_preset[17]),
        .I3(\n_0_FSM_onehot_fsm_tx[5]_i_2__1 ),
        .I4(\n_0_txeq_txcoeff[17]_i_2__1 ),
        .I5(\n_0_txeq_txcoeff[18]_i_6__1 ),
        .O(\n_0_txeq_txcoeff[17]_i_1__1 ));
LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
     \txeq_txcoeff[17]_i_2__1 
       (.I0(EQ_TXEQ_DEEMPH_OUT[13]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__1 ),
        .I2(txeq_deemph_reg2[5]),
        .I3(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I4(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I5(txeq_deemph_reg2[4]),
        .O(\n_0_txeq_txcoeff[17]_i_2__1 ));
LUT6 #(
    .INIT(64'hFDD7FDD7FDDFFDD7)) 
     \txeq_txcoeff[18]_i_1__1 
       (.I0(\n_0_txeq_txcoeff[18]_i_3__1 ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[5] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[6] ),
        .I4(txeq_control_reg2[1]),
        .I5(txeq_control_reg2[0]),
        .O(\n_0_txeq_txcoeff[18]_i_1__1 ));
LUT6 #(
    .INIT(64'h00000000A4E40444)) 
     \txeq_txcoeff[18]_i_2__1 
       (.I0(\n_0_txeq_txcoeff[18]_i_4__1 ),
        .I1(txeq_deemph_reg2[5]),
        .I2(\n_0_FSM_onehot_fsm_tx[5]_i_2__1 ),
        .I3(\n_0_txeq_txcoeff[18]_i_5__1 ),
        .I4(EQ_TXEQ_DEEMPH_OUT[14]),
        .I5(\n_0_txeq_txcoeff[18]_i_6__1 ),
        .O(\n_0_txeq_txcoeff[18]_i_2__1 ));
(* SOFT_HLUTNM = "soft_lutpair465" *) 
   LUT3 #(
    .INIT(8'h01)) 
     \txeq_txcoeff[18]_i_3__1 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[2] ),
        .O(\n_0_txeq_txcoeff[18]_i_3__1 ));
LUT6 #(
    .INIT(64'h0000000000000016)) 
     \txeq_txcoeff[18]_i_4__1 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[6] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[2] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[5] ),
        .I4(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .O(\n_0_txeq_txcoeff[18]_i_4__1 ));
(* SOFT_HLUTNM = "soft_lutpair468" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \txeq_txcoeff[18]_i_5__1 
       (.I0(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .O(\n_0_txeq_txcoeff[18]_i_5__1 ));
LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFFF9)) 
     \txeq_txcoeff[18]_i_6__1 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[2] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[6] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[5] ),
        .I4(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I5(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .O(\n_0_txeq_txcoeff[18]_i_6__1 ));
LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
     \txeq_txcoeff[1]_i_1__1 
       (.I0(EQ_TXEQ_DEEMPH_OUT[5]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__1 ),
        .I2(txeq_preset[1]),
        .I3(\n_0_FSM_onehot_fsm_tx[5]_i_2__1 ),
        .I4(\n_0_txeq_txcoeff[1]_i_2__1 ),
        .I5(\n_0_txeq_txcoeff[18]_i_6__1 ),
        .O(\n_0_txeq_txcoeff[1]_i_1__1 ));
LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
     \txeq_txcoeff[1]_i_2__1 
       (.I0(\n_0_txeq_txcoeff_reg[0] ),
        .I1(\n_0_txeq_txcoeff[18]_i_4__1 ),
        .I2(EQ_TXEQ_DEEMPH_OUT[6]),
        .I3(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I4(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I5(EQ_TXEQ_DEEMPH_OUT[5]),
        .O(\n_0_txeq_txcoeff[1]_i_2__1 ));
LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
     \txeq_txcoeff[2]_i_1__1 
       (.I0(EQ_TXEQ_DEEMPH_OUT[6]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__1 ),
        .I2(txeq_preset[2]),
        .I3(\n_0_FSM_onehot_fsm_tx[5]_i_2__1 ),
        .I4(\n_0_txeq_txcoeff[2]_i_2__1 ),
        .I5(\n_0_txeq_txcoeff[18]_i_6__1 ),
        .O(\n_0_txeq_txcoeff[2]_i_1__1 ));
LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
     \txeq_txcoeff[2]_i_2__1 
       (.I0(EQ_TXEQ_DEEMPH_OUT[0]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__1 ),
        .I2(EQ_TXEQ_DEEMPH_OUT[7]),
        .I3(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I4(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I5(EQ_TXEQ_DEEMPH_OUT[6]),
        .O(\n_0_txeq_txcoeff[2]_i_2__1 ));
LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
     \txeq_txcoeff[3]_i_1__1 
       (.I0(EQ_TXEQ_DEEMPH_OUT[7]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__1 ),
        .I2(txeq_preset[3]),
        .I3(\n_0_FSM_onehot_fsm_tx[5]_i_2__1 ),
        .I4(\n_0_txeq_txcoeff[3]_i_2__1 ),
        .I5(\n_0_txeq_txcoeff[18]_i_6__1 ),
        .O(\n_0_txeq_txcoeff[3]_i_1__1 ));
LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
     \txeq_txcoeff[3]_i_2__1 
       (.I0(EQ_TXEQ_DEEMPH_OUT[1]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__1 ),
        .I2(EQ_TXEQ_DEEMPH_OUT[8]),
        .I3(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I4(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I5(EQ_TXEQ_DEEMPH_OUT[7]),
        .O(\n_0_txeq_txcoeff[3]_i_2__1 ));
LUT6 #(
    .INIT(64'h00000000F4A45404)) 
     \txeq_txcoeff[4]_i_1__1 
       (.I0(\n_0_txeq_txcoeff[18]_i_4__1 ),
        .I1(EQ_TXEQ_DEEMPH_OUT[8]),
        .I2(\n_0_FSM_onehot_fsm_tx[5]_i_2__1 ),
        .I3(\n_0_txeq_txcoeff[4]_i_2__1 ),
        .I4(EQ_TXEQ_DEEMPH_OUT[2]),
        .I5(\n_0_txeq_txcoeff[18]_i_6__1 ),
        .O(\n_0_txeq_txcoeff[4]_i_1__1 ));
LUT4 #(
    .INIT(16'hFB08)) 
     \txeq_txcoeff[4]_i_2__1 
       (.I0(EQ_TXEQ_DEEMPH_OUT[9]),
        .I1(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I2(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I3(EQ_TXEQ_DEEMPH_OUT[8]),
        .O(\n_0_txeq_txcoeff[4]_i_2__1 ));
LUT6 #(
    .INIT(64'h00000000F4A45404)) 
     \txeq_txcoeff[5]_i_1__1 
       (.I0(\n_0_txeq_txcoeff[18]_i_4__1 ),
        .I1(EQ_TXEQ_DEEMPH_OUT[9]),
        .I2(\n_0_FSM_onehot_fsm_tx[5]_i_2__1 ),
        .I3(\n_0_txeq_txcoeff[5]_i_2__1 ),
        .I4(EQ_TXEQ_DEEMPH_OUT[3]),
        .I5(\n_0_txeq_txcoeff[18]_i_6__1 ),
        .O(\n_0_txeq_txcoeff[5]_i_1__1 ));
(* SOFT_HLUTNM = "soft_lutpair471" *) 
   LUT4 #(
    .INIT(16'hFB08)) 
     \txeq_txcoeff[5]_i_2__1 
       (.I0(EQ_TXEQ_DEEMPH_OUT[10]),
        .I1(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I2(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I3(EQ_TXEQ_DEEMPH_OUT[9]),
        .O(\n_0_txeq_txcoeff[5]_i_2__1 ));
LUT6 #(
    .INIT(64'h00000000F4A45404)) 
     \txeq_txcoeff[6]_i_1__1 
       (.I0(\n_0_txeq_txcoeff[18]_i_4__1 ),
        .I1(EQ_TXEQ_DEEMPH_OUT[10]),
        .I2(\n_0_FSM_onehot_fsm_tx[5]_i_2__1 ),
        .I3(\n_0_txeq_txcoeff[6]_i_2__1 ),
        .I4(EQ_TXEQ_DEEMPH_OUT[4]),
        .I5(\n_0_txeq_txcoeff[18]_i_6__1 ),
        .O(\n_0_txeq_txcoeff[6]_i_1__1 ));
(* SOFT_HLUTNM = "soft_lutpair471" *) 
   LUT4 #(
    .INIT(16'hFB08)) 
     \txeq_txcoeff[6]_i_2__1 
       (.I0(txeq_txcoeff[13]),
        .I1(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I2(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I3(EQ_TXEQ_DEEMPH_OUT[10]),
        .O(\n_0_txeq_txcoeff[6]_i_2__1 ));
LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
     \txeq_txcoeff[7]_i_1__1 
       (.I0(txeq_txcoeff[13]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__1 ),
        .I2(txeq_preset[7]),
        .I3(\n_0_FSM_onehot_fsm_tx[5]_i_2__1 ),
        .I4(\n_0_txeq_txcoeff[7]_i_2__1 ),
        .I5(\n_0_txeq_txcoeff[18]_i_6__1 ),
        .O(\n_0_txeq_txcoeff[7]_i_1__1 ));
LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
     \txeq_txcoeff[7]_i_2__1 
       (.I0(txeq_txcoeff[6]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__1 ),
        .I2(EQ_TXEQ_DEEMPH_OUT[11]),
        .I3(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I4(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I5(txeq_txcoeff[13]),
        .O(\n_0_txeq_txcoeff[7]_i_2__1 ));
LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
     \txeq_txcoeff[8]_i_1__1 
       (.I0(EQ_TXEQ_DEEMPH_OUT[11]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__1 ),
        .I2(txeq_preset[8]),
        .I3(\n_0_FSM_onehot_fsm_tx[5]_i_2__1 ),
        .I4(\n_0_txeq_txcoeff[8]_i_2__1 ),
        .I5(\n_0_txeq_txcoeff[18]_i_6__1 ),
        .O(\n_0_txeq_txcoeff[8]_i_1__1 ));
LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
     \txeq_txcoeff[8]_i_2__1 
       (.I0(EQ_TXEQ_DEEMPH_OUT[5]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__1 ),
        .I2(EQ_TXEQ_DEEMPH_OUT[12]),
        .I3(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I4(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I5(EQ_TXEQ_DEEMPH_OUT[11]),
        .O(\n_0_txeq_txcoeff[8]_i_2__1 ));
LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
     \txeq_txcoeff[9]_i_1__1 
       (.I0(EQ_TXEQ_DEEMPH_OUT[12]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__1 ),
        .I2(txeq_preset[9]),
        .I3(\n_0_FSM_onehot_fsm_tx[5]_i_2__1 ),
        .I4(\n_0_txeq_txcoeff[9]_i_2__1 ),
        .I5(\n_0_txeq_txcoeff[18]_i_6__1 ),
        .O(\n_0_txeq_txcoeff[9]_i_1__1 ));
LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
     \txeq_txcoeff[9]_i_2__1 
       (.I0(EQ_TXEQ_DEEMPH_OUT[6]),
        .I1(\n_0_txeq_txcoeff[18]_i_4__1 ),
        .I2(EQ_TXEQ_DEEMPH_OUT[13]),
        .I3(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I4(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I5(EQ_TXEQ_DEEMPH_OUT[12]),
        .O(\n_0_txeq_txcoeff[9]_i_2__1 ));
LUT6 #(
    .INIT(64'h0000200000AA2000)) 
     \txeq_txcoeff_cnt[0]_i_1__1 
       (.I0(\n_0_txeq_txcoeff_cnt[1]_i_2__1 ),
        .I1(txeq_control_reg2[0]),
        .I2(txeq_control_reg2[1]),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .I4(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I5(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .O(\n_0_txeq_txcoeff_cnt[0]_i_1__1 ));
(* SOFT_HLUTNM = "soft_lutpair468" *) 
   LUT5 #(
    .INIT(32'h00002800)) 
     \txeq_txcoeff_cnt[1]_i_1__1 
       (.I0(\n_0_txeq_txcoeff_cnt[1]_i_2__1 ),
        .I1(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .I2(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[3] ),
        .I4(\n_0_FSM_onehot_fsm_tx_reg[1] ),
        .O(\n_0_txeq_txcoeff_cnt[1]_i_1__1 ));
LUT4 #(
    .INIT(16'h0001)) 
     \txeq_txcoeff_cnt[1]_i_2__1 
       (.I0(\n_0_FSM_onehot_fsm_tx_reg[5] ),
        .I1(\n_0_FSM_onehot_fsm_tx_reg[6] ),
        .I2(\n_0_FSM_onehot_fsm_tx_reg[4] ),
        .I3(\n_0_FSM_onehot_fsm_tx_reg[2] ),
        .O(\n_0_txeq_txcoeff_cnt[1]_i_2__1 ));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_cnt_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_txeq_txcoeff_cnt[0]_i_1__1 ),
        .Q(\n_0_txeq_txcoeff_cnt_reg[0] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_cnt_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_txeq_txcoeff_cnt[1]_i_1__1 ),
        .Q(\n_0_txeq_txcoeff_cnt_reg[1] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__1 ),
        .D(\n_0_txeq_txcoeff[0]_i_1__1 ),
        .Q(\n_0_txeq_txcoeff_reg[0] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[10] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__1 ),
        .D(\n_0_txeq_txcoeff[10]_i_1__1 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[8]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[11] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__1 ),
        .D(\n_0_txeq_txcoeff[11]_i_1__1 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[9]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[12] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__1 ),
        .D(\n_0_txeq_txcoeff[12]_i_1__1 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[10]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[13] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__1 ),
        .D(\n_0_txeq_txcoeff[13]_i_1__1 ),
        .Q(txeq_txcoeff[13]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[14] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__1 ),
        .D(\n_0_txeq_txcoeff[14]_i_1__1 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[11]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[15] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__1 ),
        .D(\n_0_txeq_txcoeff[15]_i_1__1 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[12]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[16] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__1 ),
        .D(\n_0_txeq_txcoeff[16]_i_1__1 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[13]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[17] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__1 ),
        .D(\n_0_txeq_txcoeff[17]_i_1__1 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[14]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[18] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__1 ),
        .D(\n_0_txeq_txcoeff[18]_i_2__1 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[15]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__1 ),
        .D(\n_0_txeq_txcoeff[1]_i_1__1 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[0]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__1 ),
        .D(\n_0_txeq_txcoeff[2]_i_1__1 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[1]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__1 ),
        .D(\n_0_txeq_txcoeff[3]_i_1__1 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[2]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__1 ),
        .D(\n_0_txeq_txcoeff[4]_i_1__1 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[3]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__1 ),
        .D(\n_0_txeq_txcoeff[5]_i_1__1 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[4]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[6] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__1 ),
        .D(\n_0_txeq_txcoeff[6]_i_1__1 ),
        .Q(txeq_txcoeff[6]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[7] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__1 ),
        .D(\n_0_txeq_txcoeff[7]_i_1__1 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[5]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[8] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__1 ),
        .D(\n_0_txeq_txcoeff[8]_i_1__1 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[6]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \txeq_txcoeff_reg[9] 
       (.C(pipe_pclk_in),
        .CE(\n_0_txeq_txcoeff[18]_i_1__1 ),
        .D(\n_0_txeq_txcoeff[9]_i_1__1 ),
        .Q(EQ_TXEQ_DEEMPH_OUT[7]),
        .R(O7));
endmodule

module vc709_pcie_x8_gen3vc709_pcie_x8_gen3_pipe_rate
   (RATE_FSM,
    GT_RXPMARESET0,
    pipe_pclk_sel_out,
    p_38_out,
    SYNC_RXSYNC_START,
    GT_CPLLRESET0,
    SYNC_TXSYNC_START,
    DRP_X16X20_MODE,
    DRP_X16,
    DRP_START,
    O1,
    O2,
    O3,
    O4,
    O5,
    RST_RATE_IDLE,
    GT_CPLLPD0,
    RXRATE,
    O6,
    O7,
    RXSYSCLKSEL,
    I1,
    rst_txsync_start,
    RST_DRP_X16X20_MODE,
    RST_DRP_X16,
    RST_DRP_START,
    SR,
    DRP_RATE,
    pipe_pclk_in,
    RATE_RST_IDLE,
    D,
    RATE_QPLLLOCK,
    DRP_DONE,
    RATE_RXPMARESETDONE,
    pipe_mmcm_lock_in,
    RATE_PHYSTATUS,
    RATE_TXRESETDONE,
    RATE_RXRESETDONE,
    RATE_TXRATEDONE,
    RATE_RXRATEDONE,
    RATE_TXSYNC_DONE,
    I2,
    p_1_in8_in,
    p_0_in7_in);
  output [4:0]RATE_FSM;
  output GT_RXPMARESET0;
  output [0:0]pipe_pclk_sel_out;
  output p_38_out;
  output SYNC_RXSYNC_START;
  output GT_CPLLRESET0;
  output SYNC_TXSYNC_START;
  output DRP_X16X20_MODE;
  output DRP_X16;
  output DRP_START;
  output O1;
  output O2;
  output O3;
  output O4;
  output O5;
  output [0:0]RST_RATE_IDLE;
  output GT_CPLLPD0;
  output [0:0]RXRATE;
  output [0:0]O6;
  output [0:0]O7;
  output [0:0]RXSYSCLKSEL;
  input I1;
  input rst_txsync_start;
  input RST_DRP_X16X20_MODE;
  input RST_DRP_X16;
  input RST_DRP_START;
  input [0:0]SR;
  input [1:0]DRP_RATE;
  input pipe_pclk_in;
  input RATE_RST_IDLE;
  input [0:0]D;
  input RATE_QPLLLOCK;
  input DRP_DONE;
  input RATE_RXPMARESETDONE;
  input pipe_mmcm_lock_in;
  input RATE_PHYSTATUS;
  input RATE_TXRESETDONE;
  input RATE_RXRESETDONE;
  input RATE_TXRATEDONE;
  input RATE_RXRATEDONE;
  input RATE_TXSYNC_DONE;
  input I2;
  input p_1_in8_in;
  input p_0_in7_in;

  wire \<const0> ;
  wire \<const1> ;
  wire [0:0]D;
  wire DRP_DONE;
  wire [1:0]DRP_RATE;
  wire DRP_START;
  wire DRP_X16;
  wire DRP_X16X20_MODE;
  wire GT_CPLLPD0;
  wire GT_CPLLRESET0;
  wire GT_RXPMARESET0;
  wire I1;
  wire I2;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire [0:0]O6;
  wire [0:0]O7;
  wire [4:0]RATE_FSM;
  wire RATE_PHYSTATUS;
  wire RATE_QPLLLOCK;
  wire RATE_RST_IDLE;
  wire RATE_RXPMARESETDONE;
  wire RATE_RXRATEDONE;
  wire RATE_RXRESETDONE;
  wire RATE_TXRATEDONE;
  wire RATE_TXRESETDONE;
  wire RATE_TXSYNC_DONE;
  wire RST_DRP_START;
  wire RST_DRP_X16;
  wire RST_DRP_X16X20_MODE;
  wire [0:0]RST_RATE_IDLE;
  wire [0:0]RXRATE;
  wire [0:0]RXSYSCLKSEL;
  wire [0:0]SR;
  wire SYNC_RXSYNC_START;
  wire SYNC_TXSYNC_START;
  wire cplllock_reg1;
  wire cplllock_reg2;
  wire drp_done_reg1;
  wire drp_done_reg2;
  wire fsm1__0;
  wire gen3_exit;
  wire mmcm_lock_reg1;
  wire mmcm_lock_reg2;
  wire n_0_cpllpd_i_1__6;
  wire n_0_cpllreset_i_1__6;
  wire n_0_drp_start_i_1__6;
  wire n_0_drp_x16_i_1__6;
  wire n_0_drp_x16x20_mode_i_1__6;
  wire \n_0_fsm[0]_i_10__6 ;
  wire \n_0_fsm[0]_i_12__6 ;
  wire \n_0_fsm[0]_i_13 ;
  wire \n_0_fsm[0]_i_1__16 ;
  wire \n_0_fsm[0]_i_2__15 ;
  wire \n_0_fsm[0]_i_3__15 ;
  wire \n_0_fsm[0]_i_4__14 ;
  wire \n_0_fsm[0]_i_5__14 ;
  wire \n_0_fsm[0]_i_6__7 ;
  wire \n_0_fsm[0]_i_7__6 ;
  wire \n_0_fsm[0]_i_8__6 ;
  wire \n_0_fsm[0]_i_9__6 ;
  wire \n_0_fsm[1]_i_1__16 ;
  wire \n_0_fsm[1]_i_2__15 ;
  wire \n_0_fsm[1]_i_3__15 ;
  wire \n_0_fsm[1]_i_4__6 ;
  wire \n_0_fsm[1]_i_5__6 ;
  wire \n_0_fsm[1]_i_6__6 ;
  wire \n_0_fsm[1]_i_7__6 ;
  wire \n_0_fsm[2]_i_10__6 ;
  wire \n_0_fsm[2]_i_1__16 ;
  wire \n_0_fsm[2]_i_2__13 ;
  wire \n_0_fsm[2]_i_3__7 ;
  wire \n_0_fsm[2]_i_4__6 ;
  wire \n_0_fsm[2]_i_5__6 ;
  wire \n_0_fsm[2]_i_7__6 ;
  wire \n_0_fsm[2]_i_8__6 ;
  wire \n_0_fsm[2]_i_9__6 ;
  wire \n_0_fsm[3]_i_11__6 ;
  wire \n_0_fsm[3]_i_12__6 ;
  wire \n_0_fsm[3]_i_1__16 ;
  wire \n_0_fsm[3]_i_2__6 ;
  wire \n_0_fsm[3]_i_3__6 ;
  wire \n_0_fsm[3]_i_4__6 ;
  wire \n_0_fsm[3]_i_5__6 ;
  wire \n_0_fsm[3]_i_6__6 ;
  wire \n_0_fsm[3]_i_7__6 ;
  wire \n_0_fsm[3]_i_8__6 ;
  wire \n_0_fsm[3]_i_9__6 ;
  wire \n_0_fsm[4]_i_1__16 ;
  wire \n_0_fsm[4]_i_2__14 ;
  wire \n_0_fsm[4]_i_3__6 ;
  wire n_0_gen3_exit_i_1__6;
  wire n_0_gen3_exit_i_2__6;
  wire n_0_gen3_i_1__6;
  wire n_0_gen3_i_2__6;
  wire n_0_pclk_sel_i_1__6;
  wire n_0_pclk_sel_i_2__6;
  wire n_0_phystatus_i_1__6;
  wire n_0_phystatus_reg;
  wire n_0_qpllpd_i_1__6;
  wire n_0_qpllreset_i_1__6;
  wire \n_0_rate_out[0]_i_1__6 ;
  wire \n_0_rate_out[0]_i_2__6 ;
  wire n_0_ratedone_i_1__6;
  wire n_0_ratedone_reg;
  wire n_0_rxratedone_i_1__6;
  wire n_0_rxratedone_reg;
  wire \n_0_sysclksel[0]_i_1__6 ;
  wire \n_0_sysclksel[0]_i_2__6 ;
  wire \n_0_txdata_wait_cnt[1]_i_2__6 ;
  wire \n_0_txdata_wait_cnt[3]_i_2__6 ;
  wire \n_0_txdata_wait_cnt[3]_i_3__6 ;
  wire \n_0_txdata_wait_cnt[3]_i_4__6 ;
  wire n_0_txpmareset_i_1__6;
  wire n_0_txpmareset_i_2__6;
  wire n_0_txpmareset_i_3__6;
  wire n_0_txratedone_i_1__6;
  wire n_0_txratedone_i_2__6;
  wire n_0_txratedone_reg;
  wire p_0_in131_in;
  wire p_0_in133_in;
  wire p_0_in135_in;
  wire p_0_in2_in;
  wire p_0_in7_in;
  wire [3:0]p_0_in__0;
  wire p_1_in8_in;
  wire p_38_out;
  wire phystatus_reg1;
  wire phystatus_reg2;
  wire pipe_mmcm_lock_in;
  wire pipe_pclk_in;
  wire [0:0]pipe_pclk_sel_out;
  wire pll_lock;
  wire qplllock_reg1;
  wire qplllock_reg2;
  wire qpllpd;
  wire qpllreset;
  wire [1:0]rate_in_reg1;
  wire [1:0]rate_in_reg2;
  wire resetovrd_done_reg1;
  wire resetovrd_done_reg2;
  wire rst_idle_reg1;
  wire rst_idle_reg2;
  wire rst_txsync_start;
  wire rxpmaresetdone_reg1;
  wire rxpmaresetdone_reg2;
  wire rxratedone_reg1;
  wire rxratedone_reg2;
  wire rxresetdone_reg1;
  wire rxresetdone_reg2;
  wire rxsync_done_reg1;
  wire rxsync_done_reg2;
  wire [3:0]txdata_wait_cnt_reg__0;
  wire txratedone_reg1;
  wire txratedone_reg2;
  wire txresetdone_reg1;
  wire txresetdone_reg2;
  wire txsync_done_reg1;
  wire txsync_done_reg2;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
(* ASYNC_REG *) 
   FDRE cplllock_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(D),
        .Q(cplllock_reg1),
        .R(SR));
(* ASYNC_REG *) 
   FDRE cplllock_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(cplllock_reg1),
        .Q(cplllock_reg2),
        .R(SR));
LUT6 #(
    .INIT(64'h0040FFFF00400000)) 
     cpllpd_i_1__6
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[4]),
        .I2(rate_in_reg2[1]),
        .I3(rate_in_reg2[0]),
        .I4(qpllpd),
        .I5(GT_CPLLPD0),
        .O(n_0_cpllpd_i_1__6));
(* SOFT_HLUTNM = "soft_lutpair58" *) 
   LUT5 #(
    .INIT(32'h80000090)) 
     cpllpd_i_2__6
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[4]),
        .I2(RATE_FSM[0]),
        .I3(RATE_FSM[2]),
        .I4(RATE_FSM[1]),
        .O(qpllpd));
FDRE #(
    .INIT(1'b0)) 
     cpllpd_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_cpllpd_i_1__6),
        .Q(GT_CPLLPD0),
        .R(SR));
LUT6 #(
    .INIT(64'h0040FFFF00400000)) 
     cpllreset_i_1__6
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[4]),
        .I2(rate_in_reg2[1]),
        .I3(rate_in_reg2[0]),
        .I4(qpllreset),
        .I5(p_0_in2_in),
        .O(n_0_cpllreset_i_1__6));
(* SOFT_HLUTNM = "soft_lutpair59" *) 
   LUT5 #(
    .INIT(32'h80000108)) 
     cpllreset_i_2__7
       (.I0(RATE_FSM[4]),
        .I1(RATE_FSM[3]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[0]),
        .O(qpllreset));
FDRE #(
    .INIT(1'b0)) 
     cpllreset_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_cpllreset_i_1__6),
        .Q(p_0_in2_in),
        .R(SR));
(* ASYNC_REG *) 
   FDRE drp_done_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(DRP_DONE),
        .Q(drp_done_reg1),
        .R(SR));
(* ASYNC_REG *) 
   FDRE drp_done_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(drp_done_reg1),
        .Q(drp_done_reg2),
        .R(SR));
(* SOFT_HLUTNM = "soft_lutpair56" *) 
   LUT5 #(
    .INIT(32'h42040010)) 
     drp_start_i_1__6
       (.I0(RATE_FSM[4]),
        .I1(RATE_FSM[3]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[0]),
        .O(n_0_drp_start_i_1__6));
FDRE #(
    .INIT(1'b0)) 
     drp_start_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_drp_start_i_1__6),
        .Q(p_0_in131_in),
        .R(SR));
(* SOFT_HLUTNM = "soft_lutpair55" *) 
   LUT5 #(
    .INIT(32'h21000104)) 
     drp_x16_i_1__6
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[4]),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[2]),
        .I4(RATE_FSM[0]),
        .O(n_0_drp_x16_i_1__6));
FDRE #(
    .INIT(1'b0)) 
     drp_x16_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_drp_x16_i_1__6),
        .Q(p_0_in133_in),
        .R(SR));
(* SOFT_HLUTNM = "soft_lutpair57" *) 
   LUT5 #(
    .INIT(32'h20000874)) 
     drp_x16x20_mode_i_1__6
       (.I0(RATE_FSM[0]),
        .I1(RATE_FSM[4]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[3]),
        .O(n_0_drp_x16x20_mode_i_1__6));
FDRE #(
    .INIT(1'b0)) 
     drp_x16x20_mode_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_drp_x16x20_mode_i_1__6),
        .Q(p_0_in135_in),
        .R(SR));
LUT5 #(
    .INIT(32'h08080B08)) 
     \fsm[0]_i_10__6 
       (.I0(drp_done_reg2),
        .I1(RATE_FSM[0]),
        .I2(RATE_FSM[1]),
        .I3(mmcm_lock_reg2),
        .I4(rxpmaresetdone_reg2),
        .O(\n_0_fsm[0]_i_10__6 ));
LUT2 #(
    .INIT(4'h2)) 
     \fsm[0]_i_12__6 
       (.I0(rate_in_reg2[0]),
        .I1(rate_in_reg2[1]),
        .O(\n_0_fsm[0]_i_12__6 ));
LUT3 #(
    .INIT(8'h01)) 
     \fsm[0]_i_13 
       (.I0(rate_in_reg2[0]),
        .I1(rate_in_reg2[1]),
        .I2(gen3_exit),
        .O(\n_0_fsm[0]_i_13 ));
LUT5 #(
    .INIT(32'hFFFF3210)) 
     \fsm[0]_i_1__16 
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[4]),
        .I2(\n_0_fsm[0]_i_2__15 ),
        .I3(\n_0_fsm[0]_i_3__15 ),
        .I4(\n_0_fsm[0]_i_4__14 ),
        .O(\n_0_fsm[0]_i_1__16 ));
LUT6 #(
    .INIT(64'h04CF04CC34FF34FC)) 
     \fsm[0]_i_2__15 
       (.I0(pll_lock),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[0]),
        .I4(\n_0_fsm[2]_i_8__6 ),
        .I5(drp_done_reg2),
        .O(\n_0_fsm[0]_i_2__15 ));
LUT6 #(
    .INIT(64'hF3FFAAAAF300AAAA)) 
     \fsm[0]_i_3__15 
       (.I0(\n_0_fsm[0]_i_5__14 ),
        .I1(RATE_FSM[0]),
        .I2(drp_done_reg2),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[2]),
        .I5(\n_0_fsm[0]_i_6__7 ),
        .O(\n_0_fsm[0]_i_3__15 ));
LUT6 #(
    .INIT(64'hAAEEAAFA00000000)) 
     \fsm[0]_i_4__14 
       (.I0(\n_0_fsm[0]_i_7__6 ),
        .I1(\n_0_fsm[0]_i_8__6 ),
        .I2(\n_0_fsm[0]_i_9__6 ),
        .I3(RATE_FSM[3]),
        .I4(RATE_FSM[2]),
        .I5(RATE_FSM[4]),
        .O(\n_0_fsm[0]_i_4__14 ));
LUT6 #(
    .INIT(64'hAAAAEAAAAAAAAAAA)) 
     \fsm[0]_i_5__14 
       (.I0(\n_0_fsm[0]_i_10__6 ),
        .I1(rst_idle_reg2),
        .I2(drp_done_reg2),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[0]),
        .I5(pll_lock),
        .O(\n_0_fsm[0]_i_5__14 ));
LUT6 #(
    .INIT(64'hFFFF5D5500005D55)) 
     \fsm[0]_i_6__7 
       (.I0(I2),
        .I1(txresetdone_reg2),
        .I2(phystatus_reg2),
        .I3(rxresetdone_reg2),
        .I4(RATE_FSM[0]),
        .I5(\n_0_txdata_wait_cnt[1]_i_2__6 ),
        .O(\n_0_fsm[0]_i_6__7 ));
LUT6 #(
    .INIT(64'h00830F8300000000)) 
     \fsm[0]_i_7__6 
       (.I0(rxsync_done_reg2),
        .I1(RATE_FSM[0]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[1]),
        .I4(txsync_done_reg2),
        .I5(RATE_FSM[3]),
        .O(\n_0_fsm[0]_i_7__6 ));
LUT5 #(
    .INIT(32'h33330FAA)) 
     \fsm[0]_i_8__6 
       (.I0(drp_done_reg2),
        .I1(resetovrd_done_reg2),
        .I2(fsm1__0),
        .I3(RATE_FSM[0]),
        .I4(RATE_FSM[1]),
        .O(\n_0_fsm[0]_i_8__6 ));
LUT6 #(
    .INIT(64'hF10F0100F1FF01F0)) 
     \fsm[0]_i_9__6 
       (.I0(\n_0_fsm[0]_i_12__6 ),
        .I1(\n_0_fsm[0]_i_13 ),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[0]),
        .I4(drp_done_reg2),
        .I5(rxpmaresetdone_reg2),
        .O(\n_0_fsm[0]_i_9__6 ));
LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
     \fsm[1]_i_1__16 
       (.I0(\n_0_fsm[1]_i_2__15 ),
        .I1(\n_0_fsm[1]_i_3__15 ),
        .I2(RATE_FSM[3]),
        .I3(RATE_FSM[4]),
        .I4(\n_0_fsm[1]_i_4__6 ),
        .I5(\n_0_fsm[1]_i_5__6 ),
        .O(\n_0_fsm[1]_i_1__16 ));
LUT6 #(
    .INIT(64'hAEAAAEAAAEEEAEAA)) 
     \fsm[1]_i_2__15 
       (.I0(\n_0_fsm[1]_i_6__6 ),
        .I1(RATE_FSM[2]),
        .I2(\n_0_fsm[4]_i_2__14 ),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[0]),
        .I5(\n_0_txdata_wait_cnt[1]_i_2__6 ),
        .O(\n_0_fsm[1]_i_2__15 ));
LUT5 #(
    .INIT(32'h070C37CC)) 
     \fsm[1]_i_3__15 
       (.I0(txsync_done_reg2),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[0]),
        .I4(rxsync_done_reg2),
        .O(\n_0_fsm[1]_i_3__15 ));
LUT5 #(
    .INIT(32'h3BC80BC8)) 
     \fsm[1]_i_4__6 
       (.I0(\n_0_fsm[1]_i_7__6 ),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[0]),
        .I4(drp_done_reg2),
        .O(\n_0_fsm[1]_i_4__6 ));
LUT6 #(
    .INIT(64'h3F3FAFAF0000F000)) 
     \fsm[1]_i_5__6 
       (.I0(drp_done_reg2),
        .I1(resetovrd_done_reg2),
        .I2(RATE_FSM[0]),
        .I3(\n_0_fsm[2]_i_10__6 ),
        .I4(RATE_FSM[2]),
        .I5(RATE_FSM[1]),
        .O(\n_0_fsm[1]_i_5__6 ));
LUT6 #(
    .INIT(64'h00000B0F000000F0)) 
     \fsm[1]_i_6__6 
       (.I0(rst_idle_reg2),
        .I1(pll_lock),
        .I2(RATE_FSM[0]),
        .I3(drp_done_reg2),
        .I4(RATE_FSM[2]),
        .I5(RATE_FSM[1]),
        .O(\n_0_fsm[1]_i_6__6 ));
LUT6 #(
    .INIT(64'h75F77DFFFFFFFFFF)) 
     \fsm[1]_i_7__6 
       (.I0(rst_idle_reg2),
        .I1(rate_in_reg2[1]),
        .I2(rate_in_reg2[0]),
        .I3(cplllock_reg2),
        .I4(qplllock_reg2),
        .I5(RATE_FSM[0]),
        .O(\n_0_fsm[1]_i_7__6 ));
LUT3 #(
    .INIT(8'h31)) 
     \fsm[2]_i_10__6 
       (.I0(gen3_exit),
        .I1(rate_in_reg2[1]),
        .I2(rate_in_reg2[0]),
        .O(\n_0_fsm[2]_i_10__6 ));
LUT6 #(
    .INIT(64'hEFAFEFAAEAAFEAAA)) 
     \fsm[2]_i_1__16 
       (.I0(\n_0_fsm[2]_i_2__13 ),
        .I1(\n_0_fsm[2]_i_3__7 ),
        .I2(RATE_FSM[3]),
        .I3(RATE_FSM[4]),
        .I4(\n_0_fsm[2]_i_4__6 ),
        .I5(\n_0_fsm[2]_i_5__6 ),
        .O(\n_0_fsm[2]_i_1__16 ));
LUT6 #(
    .INIT(64'h0444440004440000)) 
     \fsm[2]_i_2__13 
       (.I0(RATE_FSM[4]),
        .I1(RATE_FSM[3]),
        .I2(\n_0_fsm[4]_i_2__14 ),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[2]),
        .I5(RATE_FSM[0]),
        .O(\n_0_fsm[2]_i_2__13 ));
LUT5 #(
    .INIT(32'h0FA03000)) 
     \fsm[2]_i_3__7 
       (.I0(txsync_done_reg2),
        .I1(rxsync_done_reg2),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[2]),
        .I4(RATE_FSM[0]),
        .O(\n_0_fsm[2]_i_3__7 ));
LUT6 #(
    .INIT(64'h38F338F038F038F0)) 
     \fsm[2]_i_4__6 
       (.I0(pll_lock),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[0]),
        .I4(\n_0_fsm[2]_i_7__6 ),
        .I5(\n_0_fsm[2]_i_8__6 ),
        .O(\n_0_fsm[2]_i_4__6 ));
LUT6 #(
    .INIT(64'hAAABBABABABBBABA)) 
     \fsm[2]_i_5__6 
       (.I0(\n_0_fsm[2]_i_9__6 ),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[2]),
        .I3(\n_0_fsm[2]_i_10__6 ),
        .I4(RATE_FSM[0]),
        .I5(fsm1__0),
        .O(\n_0_fsm[2]_i_5__6 ));
LUT4 #(
    .INIT(16'hBA8A)) 
     \fsm[2]_i_6__6 
       (.I0(cplllock_reg2),
        .I1(rate_in_reg2[0]),
        .I2(rate_in_reg2[1]),
        .I3(qplllock_reg2),
        .O(pll_lock));
LUT4 #(
    .INIT(16'hD0DD)) 
     \fsm[2]_i_7__6 
       (.I0(rate_in_reg2[1]),
        .I1(rate_in_reg2[0]),
        .I2(rate_in_reg1[0]),
        .I3(rate_in_reg1[1]),
        .O(\n_0_fsm[2]_i_7__6 ));
LUT4 #(
    .INIT(16'h6FF6)) 
     \fsm[2]_i_8__6 
       (.I0(rate_in_reg2[1]),
        .I1(rate_in_reg1[1]),
        .I2(rate_in_reg2[0]),
        .I3(rate_in_reg1[0]),
        .O(\n_0_fsm[2]_i_8__6 ));
LUT5 #(
    .INIT(32'h77000C00)) 
     \fsm[2]_i_9__6 
       (.I0(resetovrd_done_reg2),
        .I1(RATE_FSM[0]),
        .I2(drp_done_reg2),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[2]),
        .O(\n_0_fsm[2]_i_9__6 ));
LUT6 #(
    .INIT(64'hFFFFFFFFF8FFF8F8)) 
     \fsm[3]_i_10__6 
       (.I0(p_1_in8_in),
        .I1(p_0_in7_in),
        .I2(n_0_ratedone_reg),
        .I3(rate_in_reg2[0]),
        .I4(rate_in_reg2[1]),
        .I5(gen3_exit),
        .O(fsm1__0));
(* SOFT_HLUTNM = "soft_lutpair62" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \fsm[3]_i_11__6 
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[4]),
        .O(\n_0_fsm[3]_i_11__6 ));
LUT6 #(
    .INIT(64'hFFFF04F7FFFFFFFF)) 
     \fsm[3]_i_12__6 
       (.I0(qplllock_reg2),
        .I1(rate_in_reg2[1]),
        .I2(rate_in_reg2[0]),
        .I3(cplllock_reg2),
        .I4(rst_idle_reg2),
        .I5(drp_done_reg2),
        .O(\n_0_fsm[3]_i_12__6 ));
LUT6 #(
    .INIT(64'hFFFFFFFFEEEAEAEA)) 
     \fsm[3]_i_1__16 
       (.I0(\n_0_fsm[3]_i_2__6 ),
        .I1(\n_0_fsm[3]_i_3__6 ),
        .I2(\n_0_fsm[3]_i_4__6 ),
        .I3(\n_0_fsm[3]_i_5__6 ),
        .I4(RATE_FSM[0]),
        .I5(\n_0_fsm[3]_i_6__6 ),
        .O(\n_0_fsm[3]_i_1__16 ));
LUT6 #(
    .INIT(64'hFFFFFFFF3F730000)) 
     \fsm[3]_i_2__6 
       (.I0(rxsync_done_reg2),
        .I1(RATE_FSM[2]),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[0]),
        .I4(\n_0_fsm[3]_i_7__6 ),
        .I5(\n_0_fsm[3]_i_8__6 ),
        .O(\n_0_fsm[3]_i_2__6 ));
LUT2 #(
    .INIT(4'h1)) 
     \fsm[3]_i_3__6 
       (.I0(RATE_FSM[4]),
        .I1(RATE_FSM[3]),
        .O(\n_0_fsm[3]_i_3__6 ));
LUT6 #(
    .INIT(64'h0000220020200220)) 
     \fsm[3]_i_4__6 
       (.I0(\n_0_fsm[3]_i_9__6 ),
        .I1(RATE_FSM[0]),
        .I2(rate_in_reg1[0]),
        .I3(rate_in_reg2[0]),
        .I4(rate_in_reg1[1]),
        .I5(rate_in_reg2[1]),
        .O(\n_0_fsm[3]_i_4__6 ));
(* SOFT_HLUTNM = "soft_lutpair63" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \fsm[3]_i_5__6 
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[1]),
        .O(\n_0_fsm[3]_i_5__6 ));
LUT6 #(
    .INIT(64'h00000000C0800080)) 
     \fsm[3]_i_6__6 
       (.I0(fsm1__0),
        .I1(RATE_FSM[0]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[1]),
        .I4(resetovrd_done_reg2),
        .I5(\n_0_fsm[3]_i_11__6 ),
        .O(\n_0_fsm[3]_i_6__6 ));
(* SOFT_HLUTNM = "soft_lutpair62" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \fsm[3]_i_7__6 
       (.I0(RATE_FSM[4]),
        .I1(RATE_FSM[3]),
        .O(\n_0_fsm[3]_i_7__6 ));
LUT6 #(
    .INIT(64'h2AAA2AAA2AAA2A0A)) 
     \fsm[3]_i_8__6 
       (.I0(\n_0_txdata_wait_cnt[3]_i_4__6 ),
        .I1(\n_0_fsm[4]_i_2__14 ),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[2]),
        .I4(RATE_FSM[0]),
        .I5(\n_0_fsm[3]_i_12__6 ),
        .O(\n_0_fsm[3]_i_8__6 ));
LUT2 #(
    .INIT(4'h1)) 
     \fsm[3]_i_9__6 
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[1]),
        .O(\n_0_fsm[3]_i_9__6 ));
LUT6 #(
    .INIT(64'hCFECCFCCCFCCCFCC)) 
     \fsm[4]_i_1__16 
       (.I0(\n_0_fsm[4]_i_2__14 ),
        .I1(\n_0_fsm[4]_i_3__6 ),
        .I2(RATE_FSM[3]),
        .I3(RATE_FSM[4]),
        .I4(RATE_FSM[1]),
        .I5(RATE_FSM[2]),
        .O(\n_0_fsm[4]_i_1__16 ));
LUT5 #(
    .INIT(32'h77477744)) 
     \fsm[4]_i_2__14 
       (.I0(drp_done_reg2),
        .I1(RATE_FSM[0]),
        .I2(rate_in_reg2[0]),
        .I3(rate_in_reg2[1]),
        .I4(gen3_exit),
        .O(\n_0_fsm[4]_i_2__14 ));
LUT6 #(
    .INIT(64'h0080888808808888)) 
     \fsm[4]_i_3__6 
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[4]),
        .I2(RATE_FSM[0]),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[2]),
        .I5(rxsync_done_reg2),
        .O(\n_0_fsm[4]_i_3__6 ));
FDSE #(
    .INIT(1'b0)) 
     \fsm_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_fsm[0]_i_1__16 ),
        .Q(RATE_FSM[0]),
        .S(SR));
FDSE #(
    .INIT(1'b0)) 
     \fsm_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_fsm[1]_i_1__16 ),
        .Q(RATE_FSM[1]),
        .S(SR));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_fsm[2]_i_1__16 ),
        .Q(RATE_FSM[2]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_fsm[3]_i_1__16 ),
        .Q(RATE_FSM[3]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_fsm[4]_i_1__16 ),
        .Q(RATE_FSM[4]),
        .R(SR));
LUT6 #(
    .INIT(64'h00000000222E2222)) 
     gen3_exit_i_1__6
       (.I0(gen3_exit),
        .I1(n_0_gen3_exit_i_2__6),
        .I2(RATE_FSM[4]),
        .I3(rate_in_reg2[0]),
        .I4(rate_in_reg2[1]),
        .I5(I1),
        .O(n_0_gen3_exit_i_1__6));
LUT6 #(
    .INIT(64'h8000000180000000)) 
     gen3_exit_i_2__6
       (.I0(RATE_FSM[0]),
        .I1(RATE_FSM[2]),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[4]),
        .I4(RATE_FSM[3]),
        .I5(\n_0_fsm[2]_i_8__6 ),
        .O(n_0_gen3_exit_i_2__6));
FDRE #(
    .INIT(1'b0)) 
     gen3_exit_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_gen3_exit_i_1__6),
        .Q(gen3_exit),
        .R(\<const0> ));
LUT6 #(
    .INIT(64'h00000000222E2222)) 
     gen3_i_1__6
       (.I0(p_38_out),
        .I1(n_0_gen3_i_2__6),
        .I2(RATE_FSM[4]),
        .I3(rate_in_reg2[0]),
        .I4(rate_in_reg2[1]),
        .I5(I1),
        .O(n_0_gen3_i_1__6));
(* SOFT_HLUTNM = "soft_lutpair60" *) 
   LUT5 #(
    .INIT(32'h80020000)) 
     gen3_i_2__6
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[4]),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[2]),
        .I4(RATE_FSM[0]),
        .O(n_0_gen3_i_2__6));
FDRE #(
    .INIT(1'b0)) 
     gen3_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_gen3_i_1__6),
        .Q(p_38_out),
        .R(\<const0> ));
LUT2 #(
    .INIT(4'hE)) 
     \gth_channel.gthe2_channel_i_i_1__6 
       (.I0(p_0_in2_in),
        .I1(I1),
        .O(GT_CPLLRESET0));
LUT1 #(
    .INIT(2'h1)) 
     \gth_channel.gthe2_channel_i_i_4 
       (.I0(p_38_out),
        .O(O2));
LUT1 #(
    .INIT(2'h1)) 
     \gth_channel.gthe2_channel_i_i_6__6 
       (.I0(p_38_out),
        .O(O1));
(* ASYNC_REG *) 
   FDRE mmcm_lock_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(pipe_mmcm_lock_in),
        .Q(mmcm_lock_reg1),
        .R(SR));
(* ASYNC_REG *) 
   FDRE mmcm_lock_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(mmcm_lock_reg1),
        .Q(mmcm_lock_reg2),
        .R(SR));
LUT6 #(
    .INIT(64'h0000000022222EE2)) 
     pclk_sel_i_1__6
       (.I0(pipe_pclk_sel_out),
        .I1(n_0_pclk_sel_i_2__6),
        .I2(rate_in_reg2[1]),
        .I3(rate_in_reg2[0]),
        .I4(RATE_FSM[4]),
        .I5(I1),
        .O(n_0_pclk_sel_i_1__6));
(* SOFT_HLUTNM = "soft_lutpair61" *) 
   LUT5 #(
    .INIT(32'h80002008)) 
     pclk_sel_i_2__6
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[0]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[4]),
        .O(n_0_pclk_sel_i_2__6));
FDRE #(
    .INIT(1'b0)) 
     pclk_sel_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_pclk_sel_i_1__6),
        .Q(pipe_pclk_sel_out),
        .R(\<const0> ));
LUT3 #(
    .INIT(8'h54)) 
     phystatus_i_1__6
       (.I0(n_0_txratedone_i_2__6),
        .I1(phystatus_reg2),
        .I2(n_0_phystatus_reg),
        .O(n_0_phystatus_i_1__6));
FDRE #(
    .INIT(1'b0)) 
     phystatus_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_phystatus_i_1__6),
        .Q(n_0_phystatus_reg),
        .R(\<const0> ));
(* ASYNC_REG *) 
   FDRE phystatus_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(RATE_PHYSTATUS),
        .Q(phystatus_reg1),
        .R(SR));
(* ASYNC_REG *) 
   FDRE phystatus_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(phystatus_reg1),
        .Q(phystatus_reg2),
        .R(SR));
(* ASYNC_REG *) 
   FDRE qplllock_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(RATE_QPLLLOCK),
        .Q(qplllock_reg1),
        .R(SR));
(* ASYNC_REG *) 
   FDRE qplllock_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(qplllock_reg1),
        .Q(qplllock_reg2),
        .R(SR));
LUT6 #(
    .INIT(64'h4044FFFF40440000)) 
     qpllpd_i_1__6
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[4]),
        .I2(rate_in_reg2[0]),
        .I3(rate_in_reg2[1]),
        .I4(qpllpd),
        .I5(O6),
        .O(n_0_qpllpd_i_1__6));
FDRE #(
    .INIT(1'b0)) 
     qpllpd_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_qpllpd_i_1__6),
        .Q(O6),
        .R(SR));
LUT6 #(
    .INIT(64'h4044FFFF40440000)) 
     qpllreset_i_1__6
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[4]),
        .I2(rate_in_reg2[0]),
        .I3(rate_in_reg2[1]),
        .I4(qpllreset),
        .I5(O7),
        .O(n_0_qpllreset_i_1__6));
FDRE #(
    .INIT(1'b0)) 
     qpllreset_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_qpllreset_i_1__6),
        .Q(O7),
        .R(SR));
(* SOFT_HLUTNM = "soft_lutpair56" *) 
   LUT5 #(
    .INIT(32'h10000000)) 
     rate_done_reg1_i_1__6
       (.I0(RATE_FSM[0]),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[3]),
        .I4(RATE_FSM[4]),
        .O(O3));
(* SOFT_HLUTNM = "soft_lutpair58" *) 
   LUT5 #(
    .INIT(32'h00000001)) 
     \rate_idle_reg1[7]_i_1 
       (.I0(RATE_FSM[0]),
        .I1(RATE_FSM[2]),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[3]),
        .I4(RATE_FSM[4]),
        .O(RST_RATE_IDLE));
(* ASYNC_REG *) 
   FDRE \rate_in_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(DRP_RATE[0]),
        .Q(rate_in_reg1[0]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \rate_in_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(DRP_RATE[1]),
        .Q(rate_in_reg1[1]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \rate_in_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rate_in_reg1[0]),
        .Q(rate_in_reg2[0]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \rate_in_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rate_in_reg1[1]),
        .Q(rate_in_reg2[1]),
        .R(SR));
LUT6 #(
    .INIT(64'h04FFFFFF04000000)) 
     \rate_out[0]_i_1__6 
       (.I0(RATE_FSM[1]),
        .I1(rate_in_reg2[0]),
        .I2(rate_in_reg2[1]),
        .I3(RATE_FSM[0]),
        .I4(\n_0_rate_out[0]_i_2__6 ),
        .I5(RXRATE),
        .O(\n_0_rate_out[0]_i_1__6 ));
LUT6 #(
    .INIT(64'hF000000D000F0000)) 
     \rate_out[0]_i_2__6 
       (.I0(n_0_txpmareset_i_3__6),
        .I1(gen3_exit),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[4]),
        .I5(RATE_FSM[3]),
        .O(\n_0_rate_out[0]_i_2__6 ));
FDRE #(
    .INIT(1'b0)) 
     \rate_out_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_rate_out[0]_i_1__6 ),
        .Q(RXRATE),
        .R(SR));
(* SOFT_HLUTNM = "soft_lutpair57" *) 
   LUT5 #(
    .INIT(32'h28000000)) 
     rate_rxsync_reg1_i_1__6
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[0]),
        .I3(RATE_FSM[4]),
        .I4(RATE_FSM[3]),
        .O(O4));
LUT5 #(
    .INIT(32'h55554000)) 
     ratedone_i_1__6
       (.I0(n_0_txratedone_i_2__6),
        .I1(n_0_rxratedone_reg),
        .I2(n_0_txratedone_reg),
        .I3(n_0_phystatus_reg),
        .I4(n_0_ratedone_reg),
        .O(n_0_ratedone_i_1__6));
FDRE #(
    .INIT(1'b0)) 
     ratedone_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_ratedone_i_1__6),
        .Q(n_0_ratedone_reg),
        .R(\<const0> ));
(* ASYNC_REG *) 
   FDRE resetovrd_done_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const1> ),
        .Q(resetovrd_done_reg1),
        .R(SR));
(* ASYNC_REG *) 
   FDRE resetovrd_done_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(resetovrd_done_reg1),
        .Q(resetovrd_done_reg2),
        .R(SR));
(* SOFT_HLUTNM = "soft_lutpair60" *) 
   LUT5 #(
    .INIT(32'h00000080)) 
     resetovrd_start_reg1_i_1__6
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[4]),
        .I3(RATE_FSM[0]),
        .I4(RATE_FSM[3]),
        .O(O5));
(* ASYNC_REG *) 
   FDRE rst_idle_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(RATE_RST_IDLE),
        .Q(rst_idle_reg1),
        .R(SR));
(* ASYNC_REG *) 
   FDRE rst_idle_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rst_idle_reg1),
        .Q(rst_idle_reg2),
        .R(SR));
(* ASYNC_REG *) 
   FDRE rxpmaresetdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(RATE_RXPMARESETDONE),
        .Q(rxpmaresetdone_reg1),
        .R(SR));
(* ASYNC_REG *) 
   FDRE rxpmaresetdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxpmaresetdone_reg1),
        .Q(rxpmaresetdone_reg2),
        .R(SR));
LUT3 #(
    .INIT(8'h54)) 
     rxratedone_i_1__6
       (.I0(n_0_txratedone_i_2__6),
        .I1(rxratedone_reg2),
        .I2(n_0_rxratedone_reg),
        .O(n_0_rxratedone_i_1__6));
FDRE #(
    .INIT(1'b0)) 
     rxratedone_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_rxratedone_i_1__6),
        .Q(n_0_rxratedone_reg),
        .R(\<const0> ));
(* ASYNC_REG *) 
   FDRE rxratedone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(RATE_RXRATEDONE),
        .Q(rxratedone_reg1),
        .R(SR));
(* ASYNC_REG *) 
   FDRE rxratedone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxratedone_reg1),
        .Q(rxratedone_reg2),
        .R(SR));
(* ASYNC_REG *) 
   FDRE rxresetdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(RATE_RXRESETDONE),
        .Q(rxresetdone_reg1),
        .R(SR));
(* ASYNC_REG *) 
   FDRE rxresetdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxresetdone_reg1),
        .Q(rxresetdone_reg2),
        .R(SR));
(* ASYNC_REG *) 
   FDRE rxsync_done_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(rxsync_done_reg1),
        .R(SR));
(* ASYNC_REG *) 
   FDRE rxsync_done_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxsync_done_reg1),
        .Q(rxsync_done_reg2),
        .R(SR));
(* SOFT_HLUTNM = "soft_lutpair55" *) 
   LUT5 #(
    .INIT(32'h00800000)) 
     rxsync_start_reg1_i_1__6
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[4]),
        .I2(RATE_FSM[0]),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[2]),
        .O(SYNC_RXSYNC_START));
LUT2 #(
    .INIT(4'hE)) 
     start_reg1_i_1__7
       (.I0(p_0_in131_in),
        .I1(RST_DRP_START),
        .O(DRP_START));
LUT5 #(
    .INIT(32'h02FF0200)) 
     \sysclksel[0]_i_1__6 
       (.I0(rate_in_reg2[1]),
        .I1(rate_in_reg2[0]),
        .I2(RATE_FSM[4]),
        .I3(\n_0_sysclksel[0]_i_2__6 ),
        .I4(RXSYSCLKSEL),
        .O(\n_0_sysclksel[0]_i_1__6 ));
(* SOFT_HLUTNM = "soft_lutpair59" *) 
   LUT5 #(
    .INIT(32'h80000080)) 
     \sysclksel[0]_i_2__6 
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[0]),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[4]),
        .I4(RATE_FSM[3]),
        .O(\n_0_sysclksel[0]_i_2__6 ));
FDRE #(
    .INIT(1'b0)) 
     \sysclksel_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_sysclksel[0]_i_1__6 ),
        .Q(RXSYSCLKSEL),
        .R(SR));
LUT6 #(
    .INIT(64'h0000000007000000)) 
     \txdata_wait_cnt[0]_i_1__6 
       (.I0(txdata_wait_cnt_reg__0[0]),
        .I1(\n_0_txdata_wait_cnt[1]_i_2__6 ),
        .I2(\n_0_txdata_wait_cnt[3]_i_3__6 ),
        .I3(RATE_FSM[0]),
        .I4(RATE_FSM[3]),
        .I5(RATE_FSM[4]),
        .O(p_0_in__0[0]));
LUT6 #(
    .INIT(64'h1000300030001000)) 
     \txdata_wait_cnt[1]_i_1__6 
       (.I0(\n_0_txdata_wait_cnt[1]_i_2__6 ),
        .I1(\n_0_txdata_wait_cnt[3]_i_3__6 ),
        .I2(RATE_FSM[0]),
        .I3(\n_0_txdata_wait_cnt[3]_i_4__6 ),
        .I4(txdata_wait_cnt_reg__0[1]),
        .I5(txdata_wait_cnt_reg__0[0]),
        .O(p_0_in__0[1]));
LUT4 #(
    .INIT(16'h7FFF)) 
     \txdata_wait_cnt[1]_i_2__6 
       (.I0(txdata_wait_cnt_reg__0[2]),
        .I1(txdata_wait_cnt_reg__0[3]),
        .I2(txdata_wait_cnt_reg__0[0]),
        .I3(txdata_wait_cnt_reg__0[1]),
        .O(\n_0_txdata_wait_cnt[1]_i_2__6 ));
LUT6 #(
    .INIT(64'h00E5000000000000)) 
     \txdata_wait_cnt[2]_i_1__6 
       (.I0(\n_0_txdata_wait_cnt[3]_i_2__6 ),
        .I1(txdata_wait_cnt_reg__0[3]),
        .I2(txdata_wait_cnt_reg__0[2]),
        .I3(\n_0_txdata_wait_cnt[3]_i_3__6 ),
        .I4(RATE_FSM[0]),
        .I5(\n_0_txdata_wait_cnt[3]_i_4__6 ),
        .O(p_0_in__0[2]));
LUT6 #(
    .INIT(64'h00DC000000000000)) 
     \txdata_wait_cnt[3]_i_1__6 
       (.I0(\n_0_txdata_wait_cnt[3]_i_2__6 ),
        .I1(txdata_wait_cnt_reg__0[3]),
        .I2(txdata_wait_cnt_reg__0[2]),
        .I3(\n_0_txdata_wait_cnt[3]_i_3__6 ),
        .I4(RATE_FSM[0]),
        .I5(\n_0_txdata_wait_cnt[3]_i_4__6 ),
        .O(p_0_in__0[3]));
LUT2 #(
    .INIT(4'h7)) 
     \txdata_wait_cnt[3]_i_2__6 
       (.I0(txdata_wait_cnt_reg__0[1]),
        .I1(txdata_wait_cnt_reg__0[0]),
        .O(\n_0_txdata_wait_cnt[3]_i_2__6 ));
(* SOFT_HLUTNM = "soft_lutpair63" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \txdata_wait_cnt[3]_i_3__6 
       (.I0(RATE_FSM[1]),
        .I1(RATE_FSM[2]),
        .O(\n_0_txdata_wait_cnt[3]_i_3__6 ));
LUT2 #(
    .INIT(4'h2)) 
     \txdata_wait_cnt[3]_i_4__6 
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[4]),
        .O(\n_0_txdata_wait_cnt[3]_i_4__6 ));
(* counter = "39" *) 
   FDRE #(
    .INIT(1'b0)) 
     \txdata_wait_cnt_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_0_in__0[0]),
        .Q(txdata_wait_cnt_reg__0[0]),
        .R(SR));
(* counter = "39" *) 
   FDRE #(
    .INIT(1'b0)) 
     \txdata_wait_cnt_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_0_in__0[1]),
        .Q(txdata_wait_cnt_reg__0[1]),
        .R(SR));
(* counter = "39" *) 
   FDRE #(
    .INIT(1'b0)) 
     \txdata_wait_cnt_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_0_in__0[2]),
        .Q(txdata_wait_cnt_reg__0[2]),
        .R(SR));
(* counter = "39" *) 
   FDRE #(
    .INIT(1'b0)) 
     \txdata_wait_cnt_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_0_in__0[3]),
        .Q(txdata_wait_cnt_reg__0[3]),
        .R(SR));
LUT6 #(
    .INIT(64'h000000002E222E2E)) 
     txpmareset_i_1__6
       (.I0(GT_RXPMARESET0),
        .I1(n_0_txpmareset_i_2__6),
        .I2(RATE_FSM[3]),
        .I3(gen3_exit),
        .I4(n_0_txpmareset_i_3__6),
        .I5(I1),
        .O(n_0_txpmareset_i_1__6));
(* SOFT_HLUTNM = "soft_lutpair61" *) 
   LUT5 #(
    .INIT(32'h90020000)) 
     txpmareset_i_2__6
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[4]),
        .I2(RATE_FSM[3]),
        .I3(RATE_FSM[0]),
        .I4(RATE_FSM[1]),
        .O(n_0_txpmareset_i_2__6));
LUT2 #(
    .INIT(4'hB)) 
     txpmareset_i_3__6
       (.I0(rate_in_reg2[0]),
        .I1(rate_in_reg2[1]),
        .O(n_0_txpmareset_i_3__6));
FDRE #(
    .INIT(1'b0)) 
     txpmareset_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_txpmareset_i_1__6),
        .Q(GT_RXPMARESET0),
        .R(\<const0> ));
LUT3 #(
    .INIT(8'h54)) 
     txratedone_i_1__6
       (.I0(n_0_txratedone_i_2__6),
        .I1(txratedone_reg2),
        .I2(n_0_txratedone_reg),
        .O(n_0_txratedone_i_1__6));
LUT6 #(
    .INIT(64'hFFFFEFFFFFFFFFFF)) 
     txratedone_i_2__6
       (.I0(I1),
        .I1(RATE_FSM[3]),
        .I2(RATE_FSM[4]),
        .I3(RATE_FSM[0]),
        .I4(RATE_FSM[1]),
        .I5(RATE_FSM[2]),
        .O(n_0_txratedone_i_2__6));
FDRE #(
    .INIT(1'b0)) 
     txratedone_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_txratedone_i_1__6),
        .Q(n_0_txratedone_reg),
        .R(\<const0> ));
(* ASYNC_REG *) 
   FDRE txratedone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(RATE_TXRATEDONE),
        .Q(txratedone_reg1),
        .R(SR));
(* ASYNC_REG *) 
   FDRE txratedone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txratedone_reg1),
        .Q(txratedone_reg2),
        .R(SR));
(* ASYNC_REG *) 
   FDRE txresetdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(RATE_TXRESETDONE),
        .Q(txresetdone_reg1),
        .R(SR));
(* ASYNC_REG *) 
   FDRE txresetdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txresetdone_reg1),
        .Q(txresetdone_reg2),
        .R(SR));
(* ASYNC_REG *) 
   FDRE txsync_done_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(RATE_TXSYNC_DONE),
        .Q(txsync_done_reg1),
        .R(SR));
(* ASYNC_REG *) 
   FDRE txsync_done_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txsync_done_reg1),
        .Q(txsync_done_reg2),
        .R(SR));
LUT6 #(
    .INIT(64'hAAAAAAAAAAEAAAAA)) 
     txsync_start_reg1_i_1__6
       (.I0(rst_txsync_start),
        .I1(RATE_FSM[4]),
        .I2(RATE_FSM[3]),
        .I3(RATE_FSM[2]),
        .I4(RATE_FSM[1]),
        .I5(RATE_FSM[0]),
        .O(SYNC_TXSYNC_START));
LUT2 #(
    .INIT(4'hE)) 
     x16_reg1_i_1__6
       (.I0(p_0_in133_in),
        .I1(RST_DRP_X16),
        .O(DRP_X16));
LUT2 #(
    .INIT(4'hE)) 
     x16x20_mode_reg1_i_1__6
       (.I0(p_0_in135_in),
        .I1(RST_DRP_X16X20_MODE),
        .O(DRP_X16X20_MODE));
endmodule

(* ORIG_REF_NAME = "vc709_pcie_x8_gen3_pipe_rate" *) 
module vc709_pcie_x8_gen3vc709_pcie_x8_gen3_pipe_rate_1
   (RATE_FSM,
    GT_RXPMARESET0111_out,
    pipe_pclk_sel_out,
    p_293_out,
    SYNC_RXSYNC_START,
    GT_CPLLRESET0116_out,
    SYNC_TXSYNC_START,
    DRP_X16X20_MODE096_out,
    DRP_X16094_out,
    DRP_START092_out,
    O1,
    O2,
    USER_RATE_DONE,
    USER_RATE_RXSYNC,
    USER_RESETOVRD_START,
    RST_RATE_IDLE,
    GT_CPLLPD0118_out,
    RXRATE,
    O3,
    O4,
    RXSYSCLKSEL,
    I1,
    rst_txsync_start,
    RST_DRP_X16X20_MODE,
    RST_DRP_X16,
    RST_DRP_START,
    SR,
    DRP_RATE,
    pipe_pclk_in,
    RATE_RST_IDLE,
    D,
    RATE_QPLLLOCK,
    RATE_DRP_DONE,
    RATE_RXPMARESETDONE,
    pipe_mmcm_lock_in,
    RATE_PHYSTATUS,
    USER_TXRESETDONE,
    USER_RXRESETDONE,
    RATE_TXRATEDONE,
    RATE_RXRATEDONE,
    RATE_TXSYNC_DONE,
    I2,
    p_1_in8_in,
    p_0_in7_in);
  output [4:0]RATE_FSM;
  output GT_RXPMARESET0111_out;
  output [0:0]pipe_pclk_sel_out;
  output p_293_out;
  output SYNC_RXSYNC_START;
  output GT_CPLLRESET0116_out;
  output SYNC_TXSYNC_START;
  output DRP_X16X20_MODE096_out;
  output DRP_X16094_out;
  output DRP_START092_out;
  output O1;
  output O2;
  output USER_RATE_DONE;
  output USER_RATE_RXSYNC;
  output USER_RESETOVRD_START;
  output [0:0]RST_RATE_IDLE;
  output GT_CPLLPD0118_out;
  output [0:0]RXRATE;
  output [0:0]O3;
  output [0:0]O4;
  output [0:0]RXSYSCLKSEL;
  input I1;
  input rst_txsync_start;
  input RST_DRP_X16X20_MODE;
  input RST_DRP_X16;
  input RST_DRP_START;
  input [0:0]SR;
  input [1:0]DRP_RATE;
  input pipe_pclk_in;
  input RATE_RST_IDLE;
  input [0:0]D;
  input RATE_QPLLLOCK;
  input RATE_DRP_DONE;
  input RATE_RXPMARESETDONE;
  input pipe_mmcm_lock_in;
  input RATE_PHYSTATUS;
  input USER_TXRESETDONE;
  input USER_RXRESETDONE;
  input RATE_TXRATEDONE;
  input RATE_RXRATEDONE;
  input RATE_TXSYNC_DONE;
  input I2;
  input p_1_in8_in;
  input p_0_in7_in;

  wire \<const0> ;
  wire \<const1> ;
  wire [0:0]D;
  wire [1:0]DRP_RATE;
  wire DRP_START092_out;
  wire DRP_X16094_out;
  wire DRP_X16X20_MODE096_out;
  wire GT_CPLLPD0118_out;
  wire GT_CPLLRESET0116_out;
  wire GT_RXPMARESET0111_out;
  wire I1;
  wire I2;
  wire O1;
  wire O2;
  wire [0:0]O3;
  wire [0:0]O4;
  wire RATE_DRP_DONE;
  wire [4:0]RATE_FSM;
  wire RATE_PHYSTATUS;
  wire RATE_QPLLLOCK;
  wire RATE_RST_IDLE;
  wire RATE_RXPMARESETDONE;
  wire RATE_RXRATEDONE;
  wire RATE_TXRATEDONE;
  wire RATE_TXSYNC_DONE;
  wire RST_DRP_START;
  wire RST_DRP_X16;
  wire RST_DRP_X16X20_MODE;
  wire [0:0]RST_RATE_IDLE;
  wire [0:0]RXRATE;
  wire [0:0]RXSYSCLKSEL;
  wire [0:0]SR;
  wire SYNC_RXSYNC_START;
  wire SYNC_TXSYNC_START;
  wire USER_RATE_DONE;
  wire USER_RATE_RXSYNC;
  wire USER_RESETOVRD_START;
  wire USER_RXRESETDONE;
  wire USER_TXRESETDONE;
  wire cplllock_reg1;
  wire cplllock_reg2;
  wire drp_done_reg1;
  wire drp_done_reg2;
  wire fsm1__0;
  wire gen3_exit;
  wire mmcm_lock_reg1;
  wire mmcm_lock_reg2;
  wire n_0_cpllpd_i_1__1;
  wire n_0_cpllreset_i_1__1;
  wire n_0_drp_start_i_1__1;
  wire n_0_drp_x16_i_1__1;
  wire n_0_drp_x16x20_mode_i_1__1;
  wire \n_0_fsm[0]_i_10__1 ;
  wire \n_0_fsm[0]_i_11__1 ;
  wire \n_0_fsm[0]_i_12__1 ;
  wire \n_0_fsm[0]_i_1__5 ;
  wire \n_0_fsm[0]_i_2__4 ;
  wire \n_0_fsm[0]_i_3__4 ;
  wire \n_0_fsm[0]_i_4__4 ;
  wire \n_0_fsm[0]_i_5__4 ;
  wire \n_0_fsm[0]_i_6__2 ;
  wire \n_0_fsm[0]_i_7__1 ;
  wire \n_0_fsm[0]_i_8__1 ;
  wire \n_0_fsm[0]_i_9__1 ;
  wire \n_0_fsm[1]_i_1__5 ;
  wire \n_0_fsm[1]_i_2__4 ;
  wire \n_0_fsm[1]_i_3__4 ;
  wire \n_0_fsm[1]_i_4__1 ;
  wire \n_0_fsm[1]_i_5__1 ;
  wire \n_0_fsm[1]_i_6__1 ;
  wire \n_0_fsm[1]_i_7__1 ;
  wire \n_0_fsm[2]_i_10__1 ;
  wire \n_0_fsm[2]_i_1__5 ;
  wire \n_0_fsm[2]_i_2__3 ;
  wire \n_0_fsm[2]_i_3__2 ;
  wire \n_0_fsm[2]_i_4__1 ;
  wire \n_0_fsm[2]_i_5__1 ;
  wire \n_0_fsm[2]_i_7__1 ;
  wire \n_0_fsm[2]_i_8__1 ;
  wire \n_0_fsm[2]_i_9__1 ;
  wire \n_0_fsm[3]_i_11__1 ;
  wire \n_0_fsm[3]_i_12__1 ;
  wire \n_0_fsm[3]_i_1__5 ;
  wire \n_0_fsm[3]_i_2__1 ;
  wire \n_0_fsm[3]_i_3__1 ;
  wire \n_0_fsm[3]_i_4__1 ;
  wire \n_0_fsm[3]_i_5__1 ;
  wire \n_0_fsm[3]_i_6__1 ;
  wire \n_0_fsm[3]_i_7__1 ;
  wire \n_0_fsm[3]_i_8__1 ;
  wire \n_0_fsm[3]_i_9__1 ;
  wire \n_0_fsm[4]_i_1__5 ;
  wire \n_0_fsm[4]_i_2__4 ;
  wire \n_0_fsm[4]_i_3__1 ;
  wire n_0_gen3_exit_i_1__1;
  wire n_0_gen3_exit_i_2__1;
  wire n_0_gen3_i_1__1;
  wire n_0_gen3_i_2__1;
  wire n_0_pclk_sel_i_1__1;
  wire n_0_pclk_sel_i_2__1;
  wire n_0_phystatus_i_1__1;
  wire n_0_phystatus_reg;
  wire n_0_qpllpd_i_1__1;
  wire n_0_qpllreset_i_1__1;
  wire \n_0_rate_out[0]_i_1__1 ;
  wire \n_0_rate_out[0]_i_2__1 ;
  wire n_0_ratedone_i_1__1;
  wire n_0_ratedone_reg;
  wire n_0_rxratedone_i_1__1;
  wire n_0_rxratedone_reg;
  wire \n_0_sysclksel[0]_i_1__1 ;
  wire \n_0_sysclksel[0]_i_2__1 ;
  wire \n_0_txdata_wait_cnt[1]_i_2__1 ;
  wire \n_0_txdata_wait_cnt[3]_i_2__1 ;
  wire \n_0_txdata_wait_cnt[3]_i_3__1 ;
  wire \n_0_txdata_wait_cnt[3]_i_4__1 ;
  wire n_0_txpmareset_i_1__1;
  wire n_0_txpmareset_i_2__1;
  wire n_0_txpmareset_i_3__1;
  wire n_0_txratedone_i_1__1;
  wire n_0_txratedone_i_2__1;
  wire n_0_txratedone_reg;
  wire p_0_in115_in;
  wire p_0_in7_in;
  wire p_0_in91_in;
  wire p_0_in93_in;
  wire p_0_in95_in;
  wire [3:0]p_0_in__0;
  wire p_1_in8_in;
  wire p_293_out;
  wire phystatus_reg1;
  wire phystatus_reg2;
  wire pipe_mmcm_lock_in;
  wire pipe_pclk_in;
  wire [0:0]pipe_pclk_sel_out;
  wire pll_lock;
  wire qplllock_reg1;
  wire qplllock_reg2;
  wire qpllpd;
  wire qpllreset;
  wire [1:0]rate_in_reg1;
  wire [1:0]rate_in_reg2;
  wire resetovrd_done_reg1;
  wire resetovrd_done_reg2;
  wire rst_idle_reg1;
  wire rst_idle_reg2;
  wire rst_txsync_start;
  wire rxpmaresetdone_reg1;
  wire rxpmaresetdone_reg2;
  wire rxratedone_reg1;
  wire rxratedone_reg2;
  wire rxresetdone_reg1;
  wire rxresetdone_reg2;
  wire rxsync_done_reg1;
  wire rxsync_done_reg2;
  wire [3:0]txdata_wait_cnt_reg__0;
  wire txratedone_reg1;
  wire txratedone_reg2;
  wire txresetdone_reg1;
  wire txresetdone_reg2;
  wire txsync_done_reg1;
  wire txsync_done_reg2;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
(* ASYNC_REG *) 
   FDRE cplllock_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(D),
        .Q(cplllock_reg1),
        .R(SR));
(* ASYNC_REG *) 
   FDRE cplllock_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(cplllock_reg1),
        .Q(cplllock_reg2),
        .R(SR));
LUT6 #(
    .INIT(64'h0040FFFF00400000)) 
     cpllpd_i_1__1
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[4]),
        .I2(rate_in_reg2[1]),
        .I3(rate_in_reg2[0]),
        .I4(qpllpd),
        .I5(GT_CPLLPD0118_out),
        .O(n_0_cpllpd_i_1__1));
(* SOFT_HLUTNM = "soft_lutpair67" *) 
   LUT5 #(
    .INIT(32'h80000090)) 
     cpllpd_i_2__1
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[4]),
        .I2(RATE_FSM[0]),
        .I3(RATE_FSM[2]),
        .I4(RATE_FSM[1]),
        .O(qpllpd));
FDRE #(
    .INIT(1'b0)) 
     cpllpd_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_cpllpd_i_1__1),
        .Q(GT_CPLLPD0118_out),
        .R(SR));
LUT6 #(
    .INIT(64'h0040FFFF00400000)) 
     cpllreset_i_1__1
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[4]),
        .I2(rate_in_reg2[1]),
        .I3(rate_in_reg2[0]),
        .I4(qpllreset),
        .I5(p_0_in115_in),
        .O(n_0_cpllreset_i_1__1));
(* SOFT_HLUTNM = "soft_lutpair68" *) 
   LUT5 #(
    .INIT(32'h80000108)) 
     cpllreset_i_2__2
       (.I0(RATE_FSM[4]),
        .I1(RATE_FSM[3]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[0]),
        .O(qpllreset));
FDRE #(
    .INIT(1'b0)) 
     cpllreset_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_cpllreset_i_1__1),
        .Q(p_0_in115_in),
        .R(SR));
(* ASYNC_REG *) 
   FDRE drp_done_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(RATE_DRP_DONE),
        .Q(drp_done_reg1),
        .R(SR));
(* ASYNC_REG *) 
   FDRE drp_done_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(drp_done_reg1),
        .Q(drp_done_reg2),
        .R(SR));
(* SOFT_HLUTNM = "soft_lutpair65" *) 
   LUT5 #(
    .INIT(32'h42040010)) 
     drp_start_i_1__1
       (.I0(RATE_FSM[4]),
        .I1(RATE_FSM[3]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[0]),
        .O(n_0_drp_start_i_1__1));
FDRE #(
    .INIT(1'b0)) 
     drp_start_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_drp_start_i_1__1),
        .Q(p_0_in91_in),
        .R(SR));
(* SOFT_HLUTNM = "soft_lutpair64" *) 
   LUT5 #(
    .INIT(32'h21000104)) 
     drp_x16_i_1__1
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[4]),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[2]),
        .I4(RATE_FSM[0]),
        .O(n_0_drp_x16_i_1__1));
FDRE #(
    .INIT(1'b0)) 
     drp_x16_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_drp_x16_i_1__1),
        .Q(p_0_in93_in),
        .R(SR));
(* SOFT_HLUTNM = "soft_lutpair66" *) 
   LUT5 #(
    .INIT(32'h20000874)) 
     drp_x16x20_mode_i_1__1
       (.I0(RATE_FSM[0]),
        .I1(RATE_FSM[4]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[3]),
        .O(n_0_drp_x16x20_mode_i_1__1));
FDRE #(
    .INIT(1'b0)) 
     drp_x16x20_mode_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_drp_x16x20_mode_i_1__1),
        .Q(p_0_in95_in),
        .R(SR));
LUT5 #(
    .INIT(32'h08080B08)) 
     \fsm[0]_i_10__1 
       (.I0(drp_done_reg2),
        .I1(RATE_FSM[0]),
        .I2(RATE_FSM[1]),
        .I3(mmcm_lock_reg2),
        .I4(rxpmaresetdone_reg2),
        .O(\n_0_fsm[0]_i_10__1 ));
LUT2 #(
    .INIT(4'h2)) 
     \fsm[0]_i_11__1 
       (.I0(rate_in_reg2[0]),
        .I1(rate_in_reg2[1]),
        .O(\n_0_fsm[0]_i_11__1 ));
LUT3 #(
    .INIT(8'h01)) 
     \fsm[0]_i_12__1 
       (.I0(rate_in_reg2[0]),
        .I1(rate_in_reg2[1]),
        .I2(gen3_exit),
        .O(\n_0_fsm[0]_i_12__1 ));
LUT5 #(
    .INIT(32'hFFFF3210)) 
     \fsm[0]_i_1__5 
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[4]),
        .I2(\n_0_fsm[0]_i_2__4 ),
        .I3(\n_0_fsm[0]_i_3__4 ),
        .I4(\n_0_fsm[0]_i_4__4 ),
        .O(\n_0_fsm[0]_i_1__5 ));
LUT6 #(
    .INIT(64'h04CF04CC34FF34FC)) 
     \fsm[0]_i_2__4 
       (.I0(pll_lock),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[0]),
        .I4(\n_0_fsm[2]_i_8__1 ),
        .I5(drp_done_reg2),
        .O(\n_0_fsm[0]_i_2__4 ));
LUT6 #(
    .INIT(64'hF3FFAAAAF300AAAA)) 
     \fsm[0]_i_3__4 
       (.I0(\n_0_fsm[0]_i_5__4 ),
        .I1(RATE_FSM[0]),
        .I2(drp_done_reg2),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[2]),
        .I5(\n_0_fsm[0]_i_6__2 ),
        .O(\n_0_fsm[0]_i_3__4 ));
LUT6 #(
    .INIT(64'hAAEEAAFA00000000)) 
     \fsm[0]_i_4__4 
       (.I0(\n_0_fsm[0]_i_7__1 ),
        .I1(\n_0_fsm[0]_i_8__1 ),
        .I2(\n_0_fsm[0]_i_9__1 ),
        .I3(RATE_FSM[3]),
        .I4(RATE_FSM[2]),
        .I5(RATE_FSM[4]),
        .O(\n_0_fsm[0]_i_4__4 ));
LUT6 #(
    .INIT(64'hAAAAEAAAAAAAAAAA)) 
     \fsm[0]_i_5__4 
       (.I0(\n_0_fsm[0]_i_10__1 ),
        .I1(rst_idle_reg2),
        .I2(drp_done_reg2),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[0]),
        .I5(pll_lock),
        .O(\n_0_fsm[0]_i_5__4 ));
LUT6 #(
    .INIT(64'hFFFF5D5500005D55)) 
     \fsm[0]_i_6__2 
       (.I0(I2),
        .I1(txresetdone_reg2),
        .I2(phystatus_reg2),
        .I3(rxresetdone_reg2),
        .I4(RATE_FSM[0]),
        .I5(\n_0_txdata_wait_cnt[1]_i_2__1 ),
        .O(\n_0_fsm[0]_i_6__2 ));
LUT6 #(
    .INIT(64'h00830F8300000000)) 
     \fsm[0]_i_7__1 
       (.I0(rxsync_done_reg2),
        .I1(RATE_FSM[0]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[1]),
        .I4(txsync_done_reg2),
        .I5(RATE_FSM[3]),
        .O(\n_0_fsm[0]_i_7__1 ));
LUT5 #(
    .INIT(32'h33330FAA)) 
     \fsm[0]_i_8__1 
       (.I0(drp_done_reg2),
        .I1(resetovrd_done_reg2),
        .I2(fsm1__0),
        .I3(RATE_FSM[0]),
        .I4(RATE_FSM[1]),
        .O(\n_0_fsm[0]_i_8__1 ));
LUT6 #(
    .INIT(64'hF10F0100F1FF01F0)) 
     \fsm[0]_i_9__1 
       (.I0(\n_0_fsm[0]_i_11__1 ),
        .I1(\n_0_fsm[0]_i_12__1 ),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[0]),
        .I4(drp_done_reg2),
        .I5(rxpmaresetdone_reg2),
        .O(\n_0_fsm[0]_i_9__1 ));
LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
     \fsm[1]_i_1__5 
       (.I0(\n_0_fsm[1]_i_2__4 ),
        .I1(\n_0_fsm[1]_i_3__4 ),
        .I2(RATE_FSM[3]),
        .I3(RATE_FSM[4]),
        .I4(\n_0_fsm[1]_i_4__1 ),
        .I5(\n_0_fsm[1]_i_5__1 ),
        .O(\n_0_fsm[1]_i_1__5 ));
LUT6 #(
    .INIT(64'hAEAAAEAAAEEEAEAA)) 
     \fsm[1]_i_2__4 
       (.I0(\n_0_fsm[1]_i_6__1 ),
        .I1(RATE_FSM[2]),
        .I2(\n_0_fsm[4]_i_2__4 ),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[0]),
        .I5(\n_0_txdata_wait_cnt[1]_i_2__1 ),
        .O(\n_0_fsm[1]_i_2__4 ));
LUT5 #(
    .INIT(32'h070C37CC)) 
     \fsm[1]_i_3__4 
       (.I0(txsync_done_reg2),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[0]),
        .I4(rxsync_done_reg2),
        .O(\n_0_fsm[1]_i_3__4 ));
LUT5 #(
    .INIT(32'h3BC80BC8)) 
     \fsm[1]_i_4__1 
       (.I0(\n_0_fsm[1]_i_7__1 ),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[0]),
        .I4(drp_done_reg2),
        .O(\n_0_fsm[1]_i_4__1 ));
LUT6 #(
    .INIT(64'h3F3FAFAF0000F000)) 
     \fsm[1]_i_5__1 
       (.I0(drp_done_reg2),
        .I1(resetovrd_done_reg2),
        .I2(RATE_FSM[0]),
        .I3(\n_0_fsm[2]_i_10__1 ),
        .I4(RATE_FSM[2]),
        .I5(RATE_FSM[1]),
        .O(\n_0_fsm[1]_i_5__1 ));
LUT6 #(
    .INIT(64'h00000B0F000000F0)) 
     \fsm[1]_i_6__1 
       (.I0(rst_idle_reg2),
        .I1(pll_lock),
        .I2(RATE_FSM[0]),
        .I3(drp_done_reg2),
        .I4(RATE_FSM[2]),
        .I5(RATE_FSM[1]),
        .O(\n_0_fsm[1]_i_6__1 ));
LUT6 #(
    .INIT(64'h75F77DFFFFFFFFFF)) 
     \fsm[1]_i_7__1 
       (.I0(rst_idle_reg2),
        .I1(rate_in_reg2[1]),
        .I2(rate_in_reg2[0]),
        .I3(cplllock_reg2),
        .I4(qplllock_reg2),
        .I5(RATE_FSM[0]),
        .O(\n_0_fsm[1]_i_7__1 ));
LUT3 #(
    .INIT(8'h31)) 
     \fsm[2]_i_10__1 
       (.I0(gen3_exit),
        .I1(rate_in_reg2[1]),
        .I2(rate_in_reg2[0]),
        .O(\n_0_fsm[2]_i_10__1 ));
LUT6 #(
    .INIT(64'hEFAFEFAAEAAFEAAA)) 
     \fsm[2]_i_1__5 
       (.I0(\n_0_fsm[2]_i_2__3 ),
        .I1(\n_0_fsm[2]_i_3__2 ),
        .I2(RATE_FSM[3]),
        .I3(RATE_FSM[4]),
        .I4(\n_0_fsm[2]_i_4__1 ),
        .I5(\n_0_fsm[2]_i_5__1 ),
        .O(\n_0_fsm[2]_i_1__5 ));
LUT6 #(
    .INIT(64'h0444440004440000)) 
     \fsm[2]_i_2__3 
       (.I0(RATE_FSM[4]),
        .I1(RATE_FSM[3]),
        .I2(\n_0_fsm[4]_i_2__4 ),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[2]),
        .I5(RATE_FSM[0]),
        .O(\n_0_fsm[2]_i_2__3 ));
LUT5 #(
    .INIT(32'h0FA03000)) 
     \fsm[2]_i_3__2 
       (.I0(txsync_done_reg2),
        .I1(rxsync_done_reg2),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[2]),
        .I4(RATE_FSM[0]),
        .O(\n_0_fsm[2]_i_3__2 ));
LUT6 #(
    .INIT(64'h38F338F038F038F0)) 
     \fsm[2]_i_4__1 
       (.I0(pll_lock),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[0]),
        .I4(\n_0_fsm[2]_i_7__1 ),
        .I5(\n_0_fsm[2]_i_8__1 ),
        .O(\n_0_fsm[2]_i_4__1 ));
LUT6 #(
    .INIT(64'hAAABBABABABBBABA)) 
     \fsm[2]_i_5__1 
       (.I0(\n_0_fsm[2]_i_9__1 ),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[2]),
        .I3(\n_0_fsm[2]_i_10__1 ),
        .I4(RATE_FSM[0]),
        .I5(fsm1__0),
        .O(\n_0_fsm[2]_i_5__1 ));
LUT4 #(
    .INIT(16'hBA8A)) 
     \fsm[2]_i_6__1 
       (.I0(cplllock_reg2),
        .I1(rate_in_reg2[0]),
        .I2(rate_in_reg2[1]),
        .I3(qplllock_reg2),
        .O(pll_lock));
LUT4 #(
    .INIT(16'hD0DD)) 
     \fsm[2]_i_7__1 
       (.I0(rate_in_reg2[1]),
        .I1(rate_in_reg2[0]),
        .I2(rate_in_reg1[0]),
        .I3(rate_in_reg1[1]),
        .O(\n_0_fsm[2]_i_7__1 ));
LUT4 #(
    .INIT(16'h6FF6)) 
     \fsm[2]_i_8__1 
       (.I0(rate_in_reg2[1]),
        .I1(rate_in_reg1[1]),
        .I2(rate_in_reg2[0]),
        .I3(rate_in_reg1[0]),
        .O(\n_0_fsm[2]_i_8__1 ));
LUT5 #(
    .INIT(32'h77000C00)) 
     \fsm[2]_i_9__1 
       (.I0(resetovrd_done_reg2),
        .I1(RATE_FSM[0]),
        .I2(drp_done_reg2),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[2]),
        .O(\n_0_fsm[2]_i_9__1 ));
LUT6 #(
    .INIT(64'hFFFFFFFFF8FFF8F8)) 
     \fsm[3]_i_10__1 
       (.I0(p_1_in8_in),
        .I1(p_0_in7_in),
        .I2(n_0_ratedone_reg),
        .I3(rate_in_reg2[0]),
        .I4(rate_in_reg2[1]),
        .I5(gen3_exit),
        .O(fsm1__0));
(* SOFT_HLUTNM = "soft_lutpair71" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \fsm[3]_i_11__1 
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[4]),
        .O(\n_0_fsm[3]_i_11__1 ));
LUT6 #(
    .INIT(64'hFFFF04F7FFFFFFFF)) 
     \fsm[3]_i_12__1 
       (.I0(qplllock_reg2),
        .I1(rate_in_reg2[1]),
        .I2(rate_in_reg2[0]),
        .I3(cplllock_reg2),
        .I4(rst_idle_reg2),
        .I5(drp_done_reg2),
        .O(\n_0_fsm[3]_i_12__1 ));
LUT6 #(
    .INIT(64'hFFFFFFFFEEEAEAEA)) 
     \fsm[3]_i_1__5 
       (.I0(\n_0_fsm[3]_i_2__1 ),
        .I1(\n_0_fsm[3]_i_3__1 ),
        .I2(\n_0_fsm[3]_i_4__1 ),
        .I3(\n_0_fsm[3]_i_5__1 ),
        .I4(RATE_FSM[0]),
        .I5(\n_0_fsm[3]_i_6__1 ),
        .O(\n_0_fsm[3]_i_1__5 ));
LUT6 #(
    .INIT(64'hFFFFFFFF3F730000)) 
     \fsm[3]_i_2__1 
       (.I0(rxsync_done_reg2),
        .I1(RATE_FSM[2]),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[0]),
        .I4(\n_0_fsm[3]_i_7__1 ),
        .I5(\n_0_fsm[3]_i_8__1 ),
        .O(\n_0_fsm[3]_i_2__1 ));
LUT2 #(
    .INIT(4'h1)) 
     \fsm[3]_i_3__1 
       (.I0(RATE_FSM[4]),
        .I1(RATE_FSM[3]),
        .O(\n_0_fsm[3]_i_3__1 ));
LUT6 #(
    .INIT(64'h0000220020200220)) 
     \fsm[3]_i_4__1 
       (.I0(\n_0_fsm[3]_i_9__1 ),
        .I1(RATE_FSM[0]),
        .I2(rate_in_reg1[0]),
        .I3(rate_in_reg2[0]),
        .I4(rate_in_reg1[1]),
        .I5(rate_in_reg2[1]),
        .O(\n_0_fsm[3]_i_4__1 ));
(* SOFT_HLUTNM = "soft_lutpair72" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \fsm[3]_i_5__1 
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[1]),
        .O(\n_0_fsm[3]_i_5__1 ));
LUT6 #(
    .INIT(64'h00000000C0800080)) 
     \fsm[3]_i_6__1 
       (.I0(fsm1__0),
        .I1(RATE_FSM[0]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[1]),
        .I4(resetovrd_done_reg2),
        .I5(\n_0_fsm[3]_i_11__1 ),
        .O(\n_0_fsm[3]_i_6__1 ));
(* SOFT_HLUTNM = "soft_lutpair71" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \fsm[3]_i_7__1 
       (.I0(RATE_FSM[4]),
        .I1(RATE_FSM[3]),
        .O(\n_0_fsm[3]_i_7__1 ));
LUT6 #(
    .INIT(64'h2AAA2AAA2AAA2A0A)) 
     \fsm[3]_i_8__1 
       (.I0(\n_0_txdata_wait_cnt[3]_i_4__1 ),
        .I1(\n_0_fsm[4]_i_2__4 ),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[2]),
        .I4(RATE_FSM[0]),
        .I5(\n_0_fsm[3]_i_12__1 ),
        .O(\n_0_fsm[3]_i_8__1 ));
LUT2 #(
    .INIT(4'h1)) 
     \fsm[3]_i_9__1 
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[1]),
        .O(\n_0_fsm[3]_i_9__1 ));
LUT6 #(
    .INIT(64'hCFECCFCCCFCCCFCC)) 
     \fsm[4]_i_1__5 
       (.I0(\n_0_fsm[4]_i_2__4 ),
        .I1(\n_0_fsm[4]_i_3__1 ),
        .I2(RATE_FSM[3]),
        .I3(RATE_FSM[4]),
        .I4(RATE_FSM[1]),
        .I5(RATE_FSM[2]),
        .O(\n_0_fsm[4]_i_1__5 ));
LUT5 #(
    .INIT(32'h77477744)) 
     \fsm[4]_i_2__4 
       (.I0(drp_done_reg2),
        .I1(RATE_FSM[0]),
        .I2(rate_in_reg2[0]),
        .I3(rate_in_reg2[1]),
        .I4(gen3_exit),
        .O(\n_0_fsm[4]_i_2__4 ));
LUT6 #(
    .INIT(64'h0080888808808888)) 
     \fsm[4]_i_3__1 
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[4]),
        .I2(RATE_FSM[0]),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[2]),
        .I5(rxsync_done_reg2),
        .O(\n_0_fsm[4]_i_3__1 ));
FDSE #(
    .INIT(1'b0)) 
     \fsm_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_fsm[0]_i_1__5 ),
        .Q(RATE_FSM[0]),
        .S(SR));
FDSE #(
    .INIT(1'b0)) 
     \fsm_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_fsm[1]_i_1__5 ),
        .Q(RATE_FSM[1]),
        .S(SR));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_fsm[2]_i_1__5 ),
        .Q(RATE_FSM[2]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_fsm[3]_i_1__5 ),
        .Q(RATE_FSM[3]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_fsm[4]_i_1__5 ),
        .Q(RATE_FSM[4]),
        .R(SR));
LUT6 #(
    .INIT(64'h00000000222E2222)) 
     gen3_exit_i_1__1
       (.I0(gen3_exit),
        .I1(n_0_gen3_exit_i_2__1),
        .I2(RATE_FSM[4]),
        .I3(rate_in_reg2[0]),
        .I4(rate_in_reg2[1]),
        .I5(I1),
        .O(n_0_gen3_exit_i_1__1));
LUT6 #(
    .INIT(64'h8000000180000000)) 
     gen3_exit_i_2__1
       (.I0(RATE_FSM[0]),
        .I1(RATE_FSM[2]),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[4]),
        .I4(RATE_FSM[3]),
        .I5(\n_0_fsm[2]_i_8__1 ),
        .O(n_0_gen3_exit_i_2__1));
FDRE #(
    .INIT(1'b0)) 
     gen3_exit_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_gen3_exit_i_1__1),
        .Q(gen3_exit),
        .R(\<const0> ));
LUT6 #(
    .INIT(64'h00000000222E2222)) 
     gen3_i_1__1
       (.I0(p_293_out),
        .I1(n_0_gen3_i_2__1),
        .I2(RATE_FSM[4]),
        .I3(rate_in_reg2[0]),
        .I4(rate_in_reg2[1]),
        .I5(I1),
        .O(n_0_gen3_i_1__1));
(* SOFT_HLUTNM = "soft_lutpair69" *) 
   LUT5 #(
    .INIT(32'h80020000)) 
     gen3_i_2__1
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[4]),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[2]),
        .I4(RATE_FSM[0]),
        .O(n_0_gen3_i_2__1));
FDRE #(
    .INIT(1'b0)) 
     gen3_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_gen3_i_1__1),
        .Q(p_293_out),
        .R(\<const0> ));
LUT2 #(
    .INIT(4'hE)) 
     \gth_channel.gthe2_channel_i_i_1__1 
       (.I0(p_0_in115_in),
        .I1(I1),
        .O(GT_CPLLRESET0116_out));
LUT1 #(
    .INIT(2'h1)) 
     \gth_channel.gthe2_channel_i_i_4__4 
       (.I0(p_293_out),
        .O(O2));
LUT1 #(
    .INIT(2'h1)) 
     \gth_channel.gthe2_channel_i_i_6__1 
       (.I0(p_293_out),
        .O(O1));
(* ASYNC_REG *) 
   FDRE mmcm_lock_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(pipe_mmcm_lock_in),
        .Q(mmcm_lock_reg1),
        .R(SR));
(* ASYNC_REG *) 
   FDRE mmcm_lock_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(mmcm_lock_reg1),
        .Q(mmcm_lock_reg2),
        .R(SR));
LUT6 #(
    .INIT(64'h0000000022222EE2)) 
     pclk_sel_i_1__1
       (.I0(pipe_pclk_sel_out),
        .I1(n_0_pclk_sel_i_2__1),
        .I2(rate_in_reg2[1]),
        .I3(rate_in_reg2[0]),
        .I4(RATE_FSM[4]),
        .I5(I1),
        .O(n_0_pclk_sel_i_1__1));
(* SOFT_HLUTNM = "soft_lutpair70" *) 
   LUT5 #(
    .INIT(32'h80002008)) 
     pclk_sel_i_2__1
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[0]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[4]),
        .O(n_0_pclk_sel_i_2__1));
FDRE #(
    .INIT(1'b0)) 
     pclk_sel_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_pclk_sel_i_1__1),
        .Q(pipe_pclk_sel_out),
        .R(\<const0> ));
LUT3 #(
    .INIT(8'h54)) 
     phystatus_i_1__1
       (.I0(n_0_txratedone_i_2__1),
        .I1(phystatus_reg2),
        .I2(n_0_phystatus_reg),
        .O(n_0_phystatus_i_1__1));
FDRE #(
    .INIT(1'b0)) 
     phystatus_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_phystatus_i_1__1),
        .Q(n_0_phystatus_reg),
        .R(\<const0> ));
(* ASYNC_REG *) 
   FDRE phystatus_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(RATE_PHYSTATUS),
        .Q(phystatus_reg1),
        .R(SR));
(* ASYNC_REG *) 
   FDRE phystatus_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(phystatus_reg1),
        .Q(phystatus_reg2),
        .R(SR));
(* ASYNC_REG *) 
   FDRE qplllock_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(RATE_QPLLLOCK),
        .Q(qplllock_reg1),
        .R(SR));
(* ASYNC_REG *) 
   FDRE qplllock_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(qplllock_reg1),
        .Q(qplllock_reg2),
        .R(SR));
LUT6 #(
    .INIT(64'h4044FFFF40440000)) 
     qpllpd_i_1__1
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[4]),
        .I2(rate_in_reg2[0]),
        .I3(rate_in_reg2[1]),
        .I4(qpllpd),
        .I5(O3),
        .O(n_0_qpllpd_i_1__1));
FDRE #(
    .INIT(1'b0)) 
     qpllpd_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_qpllpd_i_1__1),
        .Q(O3),
        .R(SR));
LUT6 #(
    .INIT(64'h4044FFFF40440000)) 
     qpllreset_i_1__1
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[4]),
        .I2(rate_in_reg2[0]),
        .I3(rate_in_reg2[1]),
        .I4(qpllreset),
        .I5(O4),
        .O(n_0_qpllreset_i_1__1));
FDRE #(
    .INIT(1'b0)) 
     qpllreset_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_qpllreset_i_1__1),
        .Q(O4),
        .R(SR));
(* SOFT_HLUTNM = "soft_lutpair65" *) 
   LUT5 #(
    .INIT(32'h10000000)) 
     rate_done_reg1_i_1__1
       (.I0(RATE_FSM[0]),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[3]),
        .I4(RATE_FSM[4]),
        .O(USER_RATE_DONE));
(* SOFT_HLUTNM = "soft_lutpair67" *) 
   LUT5 #(
    .INIT(32'h00000001)) 
     \rate_idle_reg1[2]_i_1 
       (.I0(RATE_FSM[0]),
        .I1(RATE_FSM[2]),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[3]),
        .I4(RATE_FSM[4]),
        .O(RST_RATE_IDLE));
(* ASYNC_REG *) 
   FDRE \rate_in_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(DRP_RATE[0]),
        .Q(rate_in_reg1[0]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \rate_in_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(DRP_RATE[1]),
        .Q(rate_in_reg1[1]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \rate_in_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rate_in_reg1[0]),
        .Q(rate_in_reg2[0]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \rate_in_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rate_in_reg1[1]),
        .Q(rate_in_reg2[1]),
        .R(SR));
LUT6 #(
    .INIT(64'h04FFFFFF04000000)) 
     \rate_out[0]_i_1__1 
       (.I0(RATE_FSM[1]),
        .I1(rate_in_reg2[0]),
        .I2(rate_in_reg2[1]),
        .I3(RATE_FSM[0]),
        .I4(\n_0_rate_out[0]_i_2__1 ),
        .I5(RXRATE),
        .O(\n_0_rate_out[0]_i_1__1 ));
LUT6 #(
    .INIT(64'hF000000D000F0000)) 
     \rate_out[0]_i_2__1 
       (.I0(n_0_txpmareset_i_3__1),
        .I1(gen3_exit),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[4]),
        .I5(RATE_FSM[3]),
        .O(\n_0_rate_out[0]_i_2__1 ));
FDRE #(
    .INIT(1'b0)) 
     \rate_out_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_rate_out[0]_i_1__1 ),
        .Q(RXRATE),
        .R(SR));
(* SOFT_HLUTNM = "soft_lutpair66" *) 
   LUT5 #(
    .INIT(32'h28000000)) 
     rate_rxsync_reg1_i_1__1
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[0]),
        .I3(RATE_FSM[4]),
        .I4(RATE_FSM[3]),
        .O(USER_RATE_RXSYNC));
LUT5 #(
    .INIT(32'h55554000)) 
     ratedone_i_1__1
       (.I0(n_0_txratedone_i_2__1),
        .I1(n_0_rxratedone_reg),
        .I2(n_0_txratedone_reg),
        .I3(n_0_phystatus_reg),
        .I4(n_0_ratedone_reg),
        .O(n_0_ratedone_i_1__1));
FDRE #(
    .INIT(1'b0)) 
     ratedone_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_ratedone_i_1__1),
        .Q(n_0_ratedone_reg),
        .R(\<const0> ));
(* ASYNC_REG *) 
   FDRE resetovrd_done_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const1> ),
        .Q(resetovrd_done_reg1),
        .R(SR));
(* ASYNC_REG *) 
   FDRE resetovrd_done_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(resetovrd_done_reg1),
        .Q(resetovrd_done_reg2),
        .R(SR));
(* SOFT_HLUTNM = "soft_lutpair69" *) 
   LUT5 #(
    .INIT(32'h00000080)) 
     resetovrd_start_reg1_i_1__1
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[4]),
        .I3(RATE_FSM[0]),
        .I4(RATE_FSM[3]),
        .O(USER_RESETOVRD_START));
(* ASYNC_REG *) 
   FDRE rst_idle_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(RATE_RST_IDLE),
        .Q(rst_idle_reg1),
        .R(SR));
(* ASYNC_REG *) 
   FDRE rst_idle_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rst_idle_reg1),
        .Q(rst_idle_reg2),
        .R(SR));
(* ASYNC_REG *) 
   FDRE rxpmaresetdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(RATE_RXPMARESETDONE),
        .Q(rxpmaresetdone_reg1),
        .R(SR));
(* ASYNC_REG *) 
   FDRE rxpmaresetdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxpmaresetdone_reg1),
        .Q(rxpmaresetdone_reg2),
        .R(SR));
LUT3 #(
    .INIT(8'h54)) 
     rxratedone_i_1__1
       (.I0(n_0_txratedone_i_2__1),
        .I1(rxratedone_reg2),
        .I2(n_0_rxratedone_reg),
        .O(n_0_rxratedone_i_1__1));
FDRE #(
    .INIT(1'b0)) 
     rxratedone_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_rxratedone_i_1__1),
        .Q(n_0_rxratedone_reg),
        .R(\<const0> ));
(* ASYNC_REG *) 
   FDRE rxratedone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(RATE_RXRATEDONE),
        .Q(rxratedone_reg1),
        .R(SR));
(* ASYNC_REG *) 
   FDRE rxratedone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxratedone_reg1),
        .Q(rxratedone_reg2),
        .R(SR));
(* ASYNC_REG *) 
   FDRE rxresetdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(USER_RXRESETDONE),
        .Q(rxresetdone_reg1),
        .R(SR));
(* ASYNC_REG *) 
   FDRE rxresetdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxresetdone_reg1),
        .Q(rxresetdone_reg2),
        .R(SR));
(* ASYNC_REG *) 
   FDRE rxsync_done_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(rxsync_done_reg1),
        .R(SR));
(* ASYNC_REG *) 
   FDRE rxsync_done_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxsync_done_reg1),
        .Q(rxsync_done_reg2),
        .R(SR));
(* SOFT_HLUTNM = "soft_lutpair64" *) 
   LUT5 #(
    .INIT(32'h00800000)) 
     rxsync_start_reg1_i_1__1
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[4]),
        .I2(RATE_FSM[0]),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[2]),
        .O(SYNC_RXSYNC_START));
LUT2 #(
    .INIT(4'hE)) 
     start_reg1_i_1__2
       (.I0(p_0_in91_in),
        .I1(RST_DRP_START),
        .O(DRP_START092_out));
LUT5 #(
    .INIT(32'h02FF0200)) 
     \sysclksel[0]_i_1__1 
       (.I0(rate_in_reg2[1]),
        .I1(rate_in_reg2[0]),
        .I2(RATE_FSM[4]),
        .I3(\n_0_sysclksel[0]_i_2__1 ),
        .I4(RXSYSCLKSEL),
        .O(\n_0_sysclksel[0]_i_1__1 ));
(* SOFT_HLUTNM = "soft_lutpair68" *) 
   LUT5 #(
    .INIT(32'h80000080)) 
     \sysclksel[0]_i_2__1 
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[0]),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[4]),
        .I4(RATE_FSM[3]),
        .O(\n_0_sysclksel[0]_i_2__1 ));
FDRE #(
    .INIT(1'b0)) 
     \sysclksel_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_sysclksel[0]_i_1__1 ),
        .Q(RXSYSCLKSEL),
        .R(SR));
LUT6 #(
    .INIT(64'h0000000007000000)) 
     \txdata_wait_cnt[0]_i_1__1 
       (.I0(txdata_wait_cnt_reg__0[0]),
        .I1(\n_0_txdata_wait_cnt[1]_i_2__1 ),
        .I2(\n_0_txdata_wait_cnt[3]_i_3__1 ),
        .I3(RATE_FSM[0]),
        .I4(RATE_FSM[3]),
        .I5(RATE_FSM[4]),
        .O(p_0_in__0[0]));
LUT6 #(
    .INIT(64'h1000300030001000)) 
     \txdata_wait_cnt[1]_i_1__1 
       (.I0(\n_0_txdata_wait_cnt[1]_i_2__1 ),
        .I1(\n_0_txdata_wait_cnt[3]_i_3__1 ),
        .I2(RATE_FSM[0]),
        .I3(\n_0_txdata_wait_cnt[3]_i_4__1 ),
        .I4(txdata_wait_cnt_reg__0[1]),
        .I5(txdata_wait_cnt_reg__0[0]),
        .O(p_0_in__0[1]));
LUT4 #(
    .INIT(16'h7FFF)) 
     \txdata_wait_cnt[1]_i_2__1 
       (.I0(txdata_wait_cnt_reg__0[2]),
        .I1(txdata_wait_cnt_reg__0[3]),
        .I2(txdata_wait_cnt_reg__0[0]),
        .I3(txdata_wait_cnt_reg__0[1]),
        .O(\n_0_txdata_wait_cnt[1]_i_2__1 ));
LUT6 #(
    .INIT(64'h00E5000000000000)) 
     \txdata_wait_cnt[2]_i_1__1 
       (.I0(\n_0_txdata_wait_cnt[3]_i_2__1 ),
        .I1(txdata_wait_cnt_reg__0[3]),
        .I2(txdata_wait_cnt_reg__0[2]),
        .I3(\n_0_txdata_wait_cnt[3]_i_3__1 ),
        .I4(RATE_FSM[0]),
        .I5(\n_0_txdata_wait_cnt[3]_i_4__1 ),
        .O(p_0_in__0[2]));
LUT6 #(
    .INIT(64'h00DC000000000000)) 
     \txdata_wait_cnt[3]_i_1__1 
       (.I0(\n_0_txdata_wait_cnt[3]_i_2__1 ),
        .I1(txdata_wait_cnt_reg__0[3]),
        .I2(txdata_wait_cnt_reg__0[2]),
        .I3(\n_0_txdata_wait_cnt[3]_i_3__1 ),
        .I4(RATE_FSM[0]),
        .I5(\n_0_txdata_wait_cnt[3]_i_4__1 ),
        .O(p_0_in__0[3]));
LUT2 #(
    .INIT(4'h7)) 
     \txdata_wait_cnt[3]_i_2__1 
       (.I0(txdata_wait_cnt_reg__0[1]),
        .I1(txdata_wait_cnt_reg__0[0]),
        .O(\n_0_txdata_wait_cnt[3]_i_2__1 ));
(* SOFT_HLUTNM = "soft_lutpair72" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \txdata_wait_cnt[3]_i_3__1 
       (.I0(RATE_FSM[1]),
        .I1(RATE_FSM[2]),
        .O(\n_0_txdata_wait_cnt[3]_i_3__1 ));
LUT2 #(
    .INIT(4'h2)) 
     \txdata_wait_cnt[3]_i_4__1 
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[4]),
        .O(\n_0_txdata_wait_cnt[3]_i_4__1 ));
(* counter = "39" *) 
   FDRE #(
    .INIT(1'b0)) 
     \txdata_wait_cnt_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_0_in__0[0]),
        .Q(txdata_wait_cnt_reg__0[0]),
        .R(SR));
(* counter = "39" *) 
   FDRE #(
    .INIT(1'b0)) 
     \txdata_wait_cnt_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_0_in__0[1]),
        .Q(txdata_wait_cnt_reg__0[1]),
        .R(SR));
(* counter = "39" *) 
   FDRE #(
    .INIT(1'b0)) 
     \txdata_wait_cnt_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_0_in__0[2]),
        .Q(txdata_wait_cnt_reg__0[2]),
        .R(SR));
(* counter = "39" *) 
   FDRE #(
    .INIT(1'b0)) 
     \txdata_wait_cnt_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_0_in__0[3]),
        .Q(txdata_wait_cnt_reg__0[3]),
        .R(SR));
LUT6 #(
    .INIT(64'h000000002E222E2E)) 
     txpmareset_i_1__1
       (.I0(GT_RXPMARESET0111_out),
        .I1(n_0_txpmareset_i_2__1),
        .I2(RATE_FSM[3]),
        .I3(gen3_exit),
        .I4(n_0_txpmareset_i_3__1),
        .I5(I1),
        .O(n_0_txpmareset_i_1__1));
(* SOFT_HLUTNM = "soft_lutpair70" *) 
   LUT5 #(
    .INIT(32'h90020000)) 
     txpmareset_i_2__1
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[4]),
        .I2(RATE_FSM[3]),
        .I3(RATE_FSM[0]),
        .I4(RATE_FSM[1]),
        .O(n_0_txpmareset_i_2__1));
LUT2 #(
    .INIT(4'hB)) 
     txpmareset_i_3__1
       (.I0(rate_in_reg2[0]),
        .I1(rate_in_reg2[1]),
        .O(n_0_txpmareset_i_3__1));
FDRE #(
    .INIT(1'b0)) 
     txpmareset_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_txpmareset_i_1__1),
        .Q(GT_RXPMARESET0111_out),
        .R(\<const0> ));
LUT3 #(
    .INIT(8'h54)) 
     txratedone_i_1__1
       (.I0(n_0_txratedone_i_2__1),
        .I1(txratedone_reg2),
        .I2(n_0_txratedone_reg),
        .O(n_0_txratedone_i_1__1));
LUT6 #(
    .INIT(64'hFFFFEFFFFFFFFFFF)) 
     txratedone_i_2__1
       (.I0(I1),
        .I1(RATE_FSM[3]),
        .I2(RATE_FSM[4]),
        .I3(RATE_FSM[0]),
        .I4(RATE_FSM[1]),
        .I5(RATE_FSM[2]),
        .O(n_0_txratedone_i_2__1));
FDRE #(
    .INIT(1'b0)) 
     txratedone_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_txratedone_i_1__1),
        .Q(n_0_txratedone_reg),
        .R(\<const0> ));
(* ASYNC_REG *) 
   FDRE txratedone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(RATE_TXRATEDONE),
        .Q(txratedone_reg1),
        .R(SR));
(* ASYNC_REG *) 
   FDRE txratedone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txratedone_reg1),
        .Q(txratedone_reg2),
        .R(SR));
(* ASYNC_REG *) 
   FDRE txresetdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(USER_TXRESETDONE),
        .Q(txresetdone_reg1),
        .R(SR));
(* ASYNC_REG *) 
   FDRE txresetdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txresetdone_reg1),
        .Q(txresetdone_reg2),
        .R(SR));
(* ASYNC_REG *) 
   FDRE txsync_done_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(RATE_TXSYNC_DONE),
        .Q(txsync_done_reg1),
        .R(SR));
(* ASYNC_REG *) 
   FDRE txsync_done_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txsync_done_reg1),
        .Q(txsync_done_reg2),
        .R(SR));
LUT6 #(
    .INIT(64'hAAAAAAAAAAEAAAAA)) 
     txsync_start_reg1_i_1__1
       (.I0(rst_txsync_start),
        .I1(RATE_FSM[4]),
        .I2(RATE_FSM[3]),
        .I3(RATE_FSM[2]),
        .I4(RATE_FSM[1]),
        .I5(RATE_FSM[0]),
        .O(SYNC_TXSYNC_START));
LUT2 #(
    .INIT(4'hE)) 
     x16_reg1_i_1__1
       (.I0(p_0_in93_in),
        .I1(RST_DRP_X16),
        .O(DRP_X16094_out));
LUT2 #(
    .INIT(4'hE)) 
     x16x20_mode_reg1_i_1__1
       (.I0(p_0_in95_in),
        .I1(RST_DRP_X16X20_MODE),
        .O(DRP_X16X20_MODE096_out));
endmodule

(* ORIG_REF_NAME = "vc709_pcie_x8_gen3_pipe_rate" *) 
module vc709_pcie_x8_gen3vc709_pcie_x8_gen3_pipe_rate_10
   (RATE_FSM,
    GT_RXPMARESET034_out,
    pipe_pclk_sel_out,
    p_193_out,
    SYNC_RXSYNC_START,
    GT_CPLLRESET039_out,
    SYNC_TXSYNC_START,
    DRP_X16X20_MODE,
    DRP_X16,
    DRP_START,
    O1,
    O2,
    USER_RATE_DONE,
    USER_RATE_RXSYNC,
    USER_RESETOVRD_START,
    RST_RATE_IDLE,
    GT_CPLLPD041_out,
    RXRATE,
    O3,
    O4,
    RXSYSCLKSEL,
    I1,
    rst_txsync_start,
    RST_DRP_X16X20_MODE,
    RST_DRP_X16,
    RST_DRP_START,
    SR,
    DRP_RATE,
    pipe_pclk_in,
    I2,
    D,
    RATE_QPLLLOCK,
    DRP_DONE,
    RATE_RXPMARESETDONE,
    pipe_mmcm_lock_in,
    RATE_PHYSTATUS,
    USER_TXRESETDONE,
    USER_RXRESETDONE,
    RATE_TXRATEDONE,
    RATE_RXRATEDONE,
    RATE_TXSYNC_DONE,
    I3,
    p_1_in8_in,
    p_0_in7_in);
  output [4:0]RATE_FSM;
  output GT_RXPMARESET034_out;
  output [0:0]pipe_pclk_sel_out;
  output p_193_out;
  output SYNC_RXSYNC_START;
  output GT_CPLLRESET039_out;
  output SYNC_TXSYNC_START;
  output DRP_X16X20_MODE;
  output DRP_X16;
  output DRP_START;
  output O1;
  output O2;
  output USER_RATE_DONE;
  output USER_RATE_RXSYNC;
  output USER_RESETOVRD_START;
  output [0:0]RST_RATE_IDLE;
  output GT_CPLLPD041_out;
  output [0:0]RXRATE;
  output [0:0]O3;
  output [0:0]O4;
  output [0:0]RXSYSCLKSEL;
  input I1;
  input rst_txsync_start;
  input RST_DRP_X16X20_MODE;
  input RST_DRP_X16;
  input RST_DRP_START;
  input [0:0]SR;
  input [1:0]DRP_RATE;
  input pipe_pclk_in;
  input I2;
  input [0:0]D;
  input RATE_QPLLLOCK;
  input DRP_DONE;
  input RATE_RXPMARESETDONE;
  input pipe_mmcm_lock_in;
  input RATE_PHYSTATUS;
  input USER_TXRESETDONE;
  input USER_RXRESETDONE;
  input RATE_TXRATEDONE;
  input RATE_RXRATEDONE;
  input RATE_TXSYNC_DONE;
  input I3;
  input p_1_in8_in;
  input p_0_in7_in;

  wire \<const0> ;
  wire \<const1> ;
  wire [0:0]D;
  wire DRP_DONE;
  wire [1:0]DRP_RATE;
  wire DRP_START;
  wire DRP_X16;
  wire DRP_X16X20_MODE;
  wire GT_CPLLPD041_out;
  wire GT_CPLLRESET039_out;
  wire GT_RXPMARESET034_out;
  wire I1;
  wire I2;
  wire I3;
  wire O1;
  wire O2;
  wire [0:0]O3;
  wire [0:0]O4;
  wire [4:0]RATE_FSM;
  wire RATE_PHYSTATUS;
  wire RATE_QPLLLOCK;
  wire RATE_RXPMARESETDONE;
  wire RATE_RXRATEDONE;
  wire RATE_TXRATEDONE;
  wire RATE_TXSYNC_DONE;
  wire RST_DRP_START;
  wire RST_DRP_X16;
  wire RST_DRP_X16X20_MODE;
  wire [0:0]RST_RATE_IDLE;
  wire [0:0]RXRATE;
  wire [0:0]RXSYSCLKSEL;
  wire [0:0]SR;
  wire SYNC_RXSYNC_START;
  wire SYNC_TXSYNC_START;
  wire USER_RATE_DONE;
  wire USER_RATE_RXSYNC;
  wire USER_RESETOVRD_START;
  wire USER_RXRESETDONE;
  wire USER_TXRESETDONE;
  wire cplllock_reg1;
  wire cplllock_reg2;
  wire drp_done_reg1;
  wire drp_done_reg2;
  wire fsm1__0;
  wire gen3_exit;
  wire mmcm_lock_reg1;
  wire mmcm_lock_reg2;
  wire n_0_cpllpd_i_1__3;
  wire n_0_cpllreset_i_1__3;
  wire n_0_drp_start_i_1__3;
  wire n_0_drp_x16_i_1__3;
  wire n_0_drp_x16x20_mode_i_1__3;
  wire \n_0_fsm[0]_i_10__3 ;
  wire \n_0_fsm[0]_i_11__3 ;
  wire \n_0_fsm[0]_i_12__3 ;
  wire \n_0_fsm[0]_i_1__9 ;
  wire \n_0_fsm[0]_i_2__8 ;
  wire \n_0_fsm[0]_i_3__8 ;
  wire \n_0_fsm[0]_i_4__8 ;
  wire \n_0_fsm[0]_i_5__8 ;
  wire \n_0_fsm[0]_i_6__4 ;
  wire \n_0_fsm[0]_i_7__3 ;
  wire \n_0_fsm[0]_i_8__3 ;
  wire \n_0_fsm[0]_i_9__3 ;
  wire \n_0_fsm[1]_i_1__9 ;
  wire \n_0_fsm[1]_i_2__8 ;
  wire \n_0_fsm[1]_i_3__8 ;
  wire \n_0_fsm[1]_i_4__3 ;
  wire \n_0_fsm[1]_i_5__3 ;
  wire \n_0_fsm[1]_i_6__3 ;
  wire \n_0_fsm[1]_i_7__3 ;
  wire \n_0_fsm[2]_i_10__3 ;
  wire \n_0_fsm[2]_i_1__9 ;
  wire \n_0_fsm[2]_i_2__7 ;
  wire \n_0_fsm[2]_i_3__4 ;
  wire \n_0_fsm[2]_i_4__3 ;
  wire \n_0_fsm[2]_i_5__3 ;
  wire \n_0_fsm[2]_i_7__3 ;
  wire \n_0_fsm[2]_i_8__3 ;
  wire \n_0_fsm[2]_i_9__3 ;
  wire \n_0_fsm[3]_i_11__3 ;
  wire \n_0_fsm[3]_i_12__3 ;
  wire \n_0_fsm[3]_i_1__9 ;
  wire \n_0_fsm[3]_i_2__3 ;
  wire \n_0_fsm[3]_i_3__3 ;
  wire \n_0_fsm[3]_i_4__3 ;
  wire \n_0_fsm[3]_i_5__3 ;
  wire \n_0_fsm[3]_i_6__3 ;
  wire \n_0_fsm[3]_i_7__3 ;
  wire \n_0_fsm[3]_i_8__3 ;
  wire \n_0_fsm[3]_i_9__3 ;
  wire \n_0_fsm[4]_i_1__9 ;
  wire \n_0_fsm[4]_i_2__8 ;
  wire \n_0_fsm[4]_i_3__3 ;
  wire n_0_gen3_exit_i_1__3;
  wire n_0_gen3_exit_i_2__3;
  wire n_0_gen3_i_1__3;
  wire n_0_gen3_i_2__3;
  wire n_0_pclk_sel_i_1__3;
  wire n_0_pclk_sel_i_2__3;
  wire n_0_phystatus_i_1__3;
  wire n_0_phystatus_reg;
  wire n_0_qpllpd_i_1__3;
  wire n_0_qpllreset_i_1__3;
  wire \n_0_rate_out[0]_i_1__3 ;
  wire \n_0_rate_out[0]_i_2__3 ;
  wire n_0_ratedone_i_1__3;
  wire n_0_ratedone_reg;
  wire n_0_rxratedone_i_1__3;
  wire n_0_rxratedone_reg;
  wire \n_0_sysclksel[0]_i_1__3 ;
  wire \n_0_sysclksel[0]_i_2__3 ;
  wire \n_0_txdata_wait_cnt[1]_i_2__3 ;
  wire \n_0_txdata_wait_cnt[3]_i_2__3 ;
  wire \n_0_txdata_wait_cnt[3]_i_3__3 ;
  wire \n_0_txdata_wait_cnt[3]_i_4__3 ;
  wire n_0_txpmareset_i_1__3;
  wire n_0_txpmareset_i_2__3;
  wire n_0_txpmareset_i_3__3;
  wire n_0_txratedone_i_1__3;
  wire n_0_txratedone_i_2__3;
  wire n_0_txratedone_reg;
  wire p_0_in123_in;
  wire p_0_in125_in;
  wire p_0_in127_in;
  wire p_0_in38_in;
  wire p_0_in7_in;
  wire [3:0]p_0_in__0;
  wire p_193_out;
  wire p_1_in8_in;
  wire phystatus_reg1;
  wire phystatus_reg2;
  wire pipe_mmcm_lock_in;
  wire pipe_pclk_in;
  wire [0:0]pipe_pclk_sel_out;
  wire pll_lock;
  wire qplllock_reg1;
  wire qplllock_reg2;
  wire qpllpd;
  wire qpllreset;
  wire [1:0]rate_in_reg1;
  wire [1:0]rate_in_reg2;
  wire resetovrd_done_reg1;
  wire resetovrd_done_reg2;
  wire rst_idle_reg1;
  wire rst_idle_reg2;
  wire rst_txsync_start;
  wire rxpmaresetdone_reg1;
  wire rxpmaresetdone_reg2;
  wire rxratedone_reg1;
  wire rxratedone_reg2;
  wire rxresetdone_reg1;
  wire rxresetdone_reg2;
  wire rxsync_done_reg1;
  wire rxsync_done_reg2;
  wire [3:0]txdata_wait_cnt_reg__0;
  wire txratedone_reg1;
  wire txratedone_reg2;
  wire txresetdone_reg1;
  wire txresetdone_reg2;
  wire txsync_done_reg1;
  wire txsync_done_reg2;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
(* ASYNC_REG *) 
   FDRE cplllock_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(D),
        .Q(cplllock_reg1),
        .R(SR));
(* ASYNC_REG *) 
   FDRE cplllock_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(cplllock_reg1),
        .Q(cplllock_reg2),
        .R(SR));
LUT6 #(
    .INIT(64'h0040FFFF00400000)) 
     cpllpd_i_1__3
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[4]),
        .I2(rate_in_reg2[1]),
        .I3(rate_in_reg2[0]),
        .I4(qpllpd),
        .I5(GT_CPLLPD041_out),
        .O(n_0_cpllpd_i_1__3));
(* SOFT_HLUTNM = "soft_lutpair128" *) 
   LUT5 #(
    .INIT(32'h80000090)) 
     cpllpd_i_2__3
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[4]),
        .I2(RATE_FSM[0]),
        .I3(RATE_FSM[2]),
        .I4(RATE_FSM[1]),
        .O(qpllpd));
FDRE #(
    .INIT(1'b0)) 
     cpllpd_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_cpllpd_i_1__3),
        .Q(GT_CPLLPD041_out),
        .R(SR));
LUT6 #(
    .INIT(64'h0040FFFF00400000)) 
     cpllreset_i_1__3
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[4]),
        .I2(rate_in_reg2[1]),
        .I3(rate_in_reg2[0]),
        .I4(qpllreset),
        .I5(p_0_in38_in),
        .O(n_0_cpllreset_i_1__3));
(* SOFT_HLUTNM = "soft_lutpair129" *) 
   LUT5 #(
    .INIT(32'h80000108)) 
     cpllreset_i_2__4
       (.I0(RATE_FSM[4]),
        .I1(RATE_FSM[3]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[0]),
        .O(qpllreset));
FDRE #(
    .INIT(1'b0)) 
     cpllreset_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_cpllreset_i_1__3),
        .Q(p_0_in38_in),
        .R(SR));
(* ASYNC_REG *) 
   FDRE drp_done_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(DRP_DONE),
        .Q(drp_done_reg1),
        .R(SR));
(* ASYNC_REG *) 
   FDRE drp_done_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(drp_done_reg1),
        .Q(drp_done_reg2),
        .R(SR));
(* SOFT_HLUTNM = "soft_lutpair126" *) 
   LUT5 #(
    .INIT(32'h42040010)) 
     drp_start_i_1__3
       (.I0(RATE_FSM[4]),
        .I1(RATE_FSM[3]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[0]),
        .O(n_0_drp_start_i_1__3));
FDRE #(
    .INIT(1'b0)) 
     drp_start_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_drp_start_i_1__3),
        .Q(p_0_in123_in),
        .R(SR));
(* SOFT_HLUTNM = "soft_lutpair125" *) 
   LUT5 #(
    .INIT(32'h21000104)) 
     drp_x16_i_1__3
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[4]),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[2]),
        .I4(RATE_FSM[0]),
        .O(n_0_drp_x16_i_1__3));
FDRE #(
    .INIT(1'b0)) 
     drp_x16_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_drp_x16_i_1__3),
        .Q(p_0_in125_in),
        .R(SR));
(* SOFT_HLUTNM = "soft_lutpair127" *) 
   LUT5 #(
    .INIT(32'h20000874)) 
     drp_x16x20_mode_i_1__3
       (.I0(RATE_FSM[0]),
        .I1(RATE_FSM[4]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[3]),
        .O(n_0_drp_x16x20_mode_i_1__3));
FDRE #(
    .INIT(1'b0)) 
     drp_x16x20_mode_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_drp_x16x20_mode_i_1__3),
        .Q(p_0_in127_in),
        .R(SR));
LUT5 #(
    .INIT(32'h08080B08)) 
     \fsm[0]_i_10__3 
       (.I0(drp_done_reg2),
        .I1(RATE_FSM[0]),
        .I2(RATE_FSM[1]),
        .I3(mmcm_lock_reg2),
        .I4(rxpmaresetdone_reg2),
        .O(\n_0_fsm[0]_i_10__3 ));
LUT2 #(
    .INIT(4'h2)) 
     \fsm[0]_i_11__3 
       (.I0(rate_in_reg2[0]),
        .I1(rate_in_reg2[1]),
        .O(\n_0_fsm[0]_i_11__3 ));
LUT3 #(
    .INIT(8'h01)) 
     \fsm[0]_i_12__3 
       (.I0(rate_in_reg2[0]),
        .I1(rate_in_reg2[1]),
        .I2(gen3_exit),
        .O(\n_0_fsm[0]_i_12__3 ));
LUT5 #(
    .INIT(32'hFFFF3210)) 
     \fsm[0]_i_1__9 
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[4]),
        .I2(\n_0_fsm[0]_i_2__8 ),
        .I3(\n_0_fsm[0]_i_3__8 ),
        .I4(\n_0_fsm[0]_i_4__8 ),
        .O(\n_0_fsm[0]_i_1__9 ));
LUT6 #(
    .INIT(64'h04CF04CC34FF34FC)) 
     \fsm[0]_i_2__8 
       (.I0(pll_lock),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[0]),
        .I4(\n_0_fsm[2]_i_8__3 ),
        .I5(drp_done_reg2),
        .O(\n_0_fsm[0]_i_2__8 ));
LUT6 #(
    .INIT(64'hF3FFAAAAF300AAAA)) 
     \fsm[0]_i_3__8 
       (.I0(\n_0_fsm[0]_i_5__8 ),
        .I1(RATE_FSM[0]),
        .I2(drp_done_reg2),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[2]),
        .I5(\n_0_fsm[0]_i_6__4 ),
        .O(\n_0_fsm[0]_i_3__8 ));
LUT6 #(
    .INIT(64'hAAEEAAFA00000000)) 
     \fsm[0]_i_4__8 
       (.I0(\n_0_fsm[0]_i_7__3 ),
        .I1(\n_0_fsm[0]_i_8__3 ),
        .I2(\n_0_fsm[0]_i_9__3 ),
        .I3(RATE_FSM[3]),
        .I4(RATE_FSM[2]),
        .I5(RATE_FSM[4]),
        .O(\n_0_fsm[0]_i_4__8 ));
LUT6 #(
    .INIT(64'hAAAAEAAAAAAAAAAA)) 
     \fsm[0]_i_5__8 
       (.I0(\n_0_fsm[0]_i_10__3 ),
        .I1(rst_idle_reg2),
        .I2(drp_done_reg2),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[0]),
        .I5(pll_lock),
        .O(\n_0_fsm[0]_i_5__8 ));
LUT6 #(
    .INIT(64'hFFFF5D5500005D55)) 
     \fsm[0]_i_6__4 
       (.I0(I3),
        .I1(txresetdone_reg2),
        .I2(phystatus_reg2),
        .I3(rxresetdone_reg2),
        .I4(RATE_FSM[0]),
        .I5(\n_0_txdata_wait_cnt[1]_i_2__3 ),
        .O(\n_0_fsm[0]_i_6__4 ));
LUT6 #(
    .INIT(64'h00830F8300000000)) 
     \fsm[0]_i_7__3 
       (.I0(rxsync_done_reg2),
        .I1(RATE_FSM[0]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[1]),
        .I4(txsync_done_reg2),
        .I5(RATE_FSM[3]),
        .O(\n_0_fsm[0]_i_7__3 ));
LUT5 #(
    .INIT(32'h33330FAA)) 
     \fsm[0]_i_8__3 
       (.I0(drp_done_reg2),
        .I1(resetovrd_done_reg2),
        .I2(fsm1__0),
        .I3(RATE_FSM[0]),
        .I4(RATE_FSM[1]),
        .O(\n_0_fsm[0]_i_8__3 ));
LUT6 #(
    .INIT(64'hF10F0100F1FF01F0)) 
     \fsm[0]_i_9__3 
       (.I0(\n_0_fsm[0]_i_11__3 ),
        .I1(\n_0_fsm[0]_i_12__3 ),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[0]),
        .I4(drp_done_reg2),
        .I5(rxpmaresetdone_reg2),
        .O(\n_0_fsm[0]_i_9__3 ));
LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
     \fsm[1]_i_1__9 
       (.I0(\n_0_fsm[1]_i_2__8 ),
        .I1(\n_0_fsm[1]_i_3__8 ),
        .I2(RATE_FSM[3]),
        .I3(RATE_FSM[4]),
        .I4(\n_0_fsm[1]_i_4__3 ),
        .I5(\n_0_fsm[1]_i_5__3 ),
        .O(\n_0_fsm[1]_i_1__9 ));
LUT6 #(
    .INIT(64'hAEAAAEAAAEEEAEAA)) 
     \fsm[1]_i_2__8 
       (.I0(\n_0_fsm[1]_i_6__3 ),
        .I1(RATE_FSM[2]),
        .I2(\n_0_fsm[4]_i_2__8 ),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[0]),
        .I5(\n_0_txdata_wait_cnt[1]_i_2__3 ),
        .O(\n_0_fsm[1]_i_2__8 ));
LUT5 #(
    .INIT(32'h070C37CC)) 
     \fsm[1]_i_3__8 
       (.I0(txsync_done_reg2),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[0]),
        .I4(rxsync_done_reg2),
        .O(\n_0_fsm[1]_i_3__8 ));
LUT5 #(
    .INIT(32'h3BC80BC8)) 
     \fsm[1]_i_4__3 
       (.I0(\n_0_fsm[1]_i_7__3 ),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[0]),
        .I4(drp_done_reg2),
        .O(\n_0_fsm[1]_i_4__3 ));
LUT6 #(
    .INIT(64'h3F3FAFAF0000F000)) 
     \fsm[1]_i_5__3 
       (.I0(drp_done_reg2),
        .I1(resetovrd_done_reg2),
        .I2(RATE_FSM[0]),
        .I3(\n_0_fsm[2]_i_10__3 ),
        .I4(RATE_FSM[2]),
        .I5(RATE_FSM[1]),
        .O(\n_0_fsm[1]_i_5__3 ));
LUT6 #(
    .INIT(64'h00000B0F000000F0)) 
     \fsm[1]_i_6__3 
       (.I0(rst_idle_reg2),
        .I1(pll_lock),
        .I2(RATE_FSM[0]),
        .I3(drp_done_reg2),
        .I4(RATE_FSM[2]),
        .I5(RATE_FSM[1]),
        .O(\n_0_fsm[1]_i_6__3 ));
LUT6 #(
    .INIT(64'h75F77DFFFFFFFFFF)) 
     \fsm[1]_i_7__3 
       (.I0(rst_idle_reg2),
        .I1(rate_in_reg2[1]),
        .I2(rate_in_reg2[0]),
        .I3(cplllock_reg2),
        .I4(qplllock_reg2),
        .I5(RATE_FSM[0]),
        .O(\n_0_fsm[1]_i_7__3 ));
LUT3 #(
    .INIT(8'h31)) 
     \fsm[2]_i_10__3 
       (.I0(gen3_exit),
        .I1(rate_in_reg2[1]),
        .I2(rate_in_reg2[0]),
        .O(\n_0_fsm[2]_i_10__3 ));
LUT6 #(
    .INIT(64'hEFAFEFAAEAAFEAAA)) 
     \fsm[2]_i_1__9 
       (.I0(\n_0_fsm[2]_i_2__7 ),
        .I1(\n_0_fsm[2]_i_3__4 ),
        .I2(RATE_FSM[3]),
        .I3(RATE_FSM[4]),
        .I4(\n_0_fsm[2]_i_4__3 ),
        .I5(\n_0_fsm[2]_i_5__3 ),
        .O(\n_0_fsm[2]_i_1__9 ));
LUT6 #(
    .INIT(64'h0444440004440000)) 
     \fsm[2]_i_2__7 
       (.I0(RATE_FSM[4]),
        .I1(RATE_FSM[3]),
        .I2(\n_0_fsm[4]_i_2__8 ),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[2]),
        .I5(RATE_FSM[0]),
        .O(\n_0_fsm[2]_i_2__7 ));
LUT5 #(
    .INIT(32'h0FA03000)) 
     \fsm[2]_i_3__4 
       (.I0(txsync_done_reg2),
        .I1(rxsync_done_reg2),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[2]),
        .I4(RATE_FSM[0]),
        .O(\n_0_fsm[2]_i_3__4 ));
LUT6 #(
    .INIT(64'h38F338F038F038F0)) 
     \fsm[2]_i_4__3 
       (.I0(pll_lock),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[0]),
        .I4(\n_0_fsm[2]_i_7__3 ),
        .I5(\n_0_fsm[2]_i_8__3 ),
        .O(\n_0_fsm[2]_i_4__3 ));
LUT6 #(
    .INIT(64'hAAABBABABABBBABA)) 
     \fsm[2]_i_5__3 
       (.I0(\n_0_fsm[2]_i_9__3 ),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[2]),
        .I3(\n_0_fsm[2]_i_10__3 ),
        .I4(RATE_FSM[0]),
        .I5(fsm1__0),
        .O(\n_0_fsm[2]_i_5__3 ));
LUT4 #(
    .INIT(16'hBA8A)) 
     \fsm[2]_i_6__3 
       (.I0(cplllock_reg2),
        .I1(rate_in_reg2[0]),
        .I2(rate_in_reg2[1]),
        .I3(qplllock_reg2),
        .O(pll_lock));
LUT4 #(
    .INIT(16'hD0DD)) 
     \fsm[2]_i_7__3 
       (.I0(rate_in_reg2[1]),
        .I1(rate_in_reg2[0]),
        .I2(rate_in_reg1[0]),
        .I3(rate_in_reg1[1]),
        .O(\n_0_fsm[2]_i_7__3 ));
LUT4 #(
    .INIT(16'h6FF6)) 
     \fsm[2]_i_8__3 
       (.I0(rate_in_reg2[1]),
        .I1(rate_in_reg1[1]),
        .I2(rate_in_reg2[0]),
        .I3(rate_in_reg1[0]),
        .O(\n_0_fsm[2]_i_8__3 ));
LUT5 #(
    .INIT(32'h77000C00)) 
     \fsm[2]_i_9__3 
       (.I0(resetovrd_done_reg2),
        .I1(RATE_FSM[0]),
        .I2(drp_done_reg2),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[2]),
        .O(\n_0_fsm[2]_i_9__3 ));
LUT6 #(
    .INIT(64'hFFFFFFFFF8FFF8F8)) 
     \fsm[3]_i_10__3 
       (.I0(p_1_in8_in),
        .I1(p_0_in7_in),
        .I2(n_0_ratedone_reg),
        .I3(rate_in_reg2[0]),
        .I4(rate_in_reg2[1]),
        .I5(gen3_exit),
        .O(fsm1__0));
(* SOFT_HLUTNM = "soft_lutpair132" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \fsm[3]_i_11__3 
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[4]),
        .O(\n_0_fsm[3]_i_11__3 ));
LUT6 #(
    .INIT(64'hFFFF04F7FFFFFFFF)) 
     \fsm[3]_i_12__3 
       (.I0(qplllock_reg2),
        .I1(rate_in_reg2[1]),
        .I2(rate_in_reg2[0]),
        .I3(cplllock_reg2),
        .I4(rst_idle_reg2),
        .I5(drp_done_reg2),
        .O(\n_0_fsm[3]_i_12__3 ));
LUT6 #(
    .INIT(64'hFFFFFFFFEEEAEAEA)) 
     \fsm[3]_i_1__9 
       (.I0(\n_0_fsm[3]_i_2__3 ),
        .I1(\n_0_fsm[3]_i_3__3 ),
        .I2(\n_0_fsm[3]_i_4__3 ),
        .I3(\n_0_fsm[3]_i_5__3 ),
        .I4(RATE_FSM[0]),
        .I5(\n_0_fsm[3]_i_6__3 ),
        .O(\n_0_fsm[3]_i_1__9 ));
LUT6 #(
    .INIT(64'hFFFFFFFF3F730000)) 
     \fsm[3]_i_2__3 
       (.I0(rxsync_done_reg2),
        .I1(RATE_FSM[2]),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[0]),
        .I4(\n_0_fsm[3]_i_7__3 ),
        .I5(\n_0_fsm[3]_i_8__3 ),
        .O(\n_0_fsm[3]_i_2__3 ));
LUT2 #(
    .INIT(4'h1)) 
     \fsm[3]_i_3__3 
       (.I0(RATE_FSM[4]),
        .I1(RATE_FSM[3]),
        .O(\n_0_fsm[3]_i_3__3 ));
LUT6 #(
    .INIT(64'h0000220020200220)) 
     \fsm[3]_i_4__3 
       (.I0(\n_0_fsm[3]_i_9__3 ),
        .I1(RATE_FSM[0]),
        .I2(rate_in_reg1[0]),
        .I3(rate_in_reg2[0]),
        .I4(rate_in_reg1[1]),
        .I5(rate_in_reg2[1]),
        .O(\n_0_fsm[3]_i_4__3 ));
(* SOFT_HLUTNM = "soft_lutpair133" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \fsm[3]_i_5__3 
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[1]),
        .O(\n_0_fsm[3]_i_5__3 ));
LUT6 #(
    .INIT(64'h00000000C0800080)) 
     \fsm[3]_i_6__3 
       (.I0(fsm1__0),
        .I1(RATE_FSM[0]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[1]),
        .I4(resetovrd_done_reg2),
        .I5(\n_0_fsm[3]_i_11__3 ),
        .O(\n_0_fsm[3]_i_6__3 ));
(* SOFT_HLUTNM = "soft_lutpair132" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \fsm[3]_i_7__3 
       (.I0(RATE_FSM[4]),
        .I1(RATE_FSM[3]),
        .O(\n_0_fsm[3]_i_7__3 ));
LUT6 #(
    .INIT(64'h2AAA2AAA2AAA2A0A)) 
     \fsm[3]_i_8__3 
       (.I0(\n_0_txdata_wait_cnt[3]_i_4__3 ),
        .I1(\n_0_fsm[4]_i_2__8 ),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[2]),
        .I4(RATE_FSM[0]),
        .I5(\n_0_fsm[3]_i_12__3 ),
        .O(\n_0_fsm[3]_i_8__3 ));
LUT2 #(
    .INIT(4'h1)) 
     \fsm[3]_i_9__3 
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[1]),
        .O(\n_0_fsm[3]_i_9__3 ));
LUT6 #(
    .INIT(64'hCFECCFCCCFCCCFCC)) 
     \fsm[4]_i_1__9 
       (.I0(\n_0_fsm[4]_i_2__8 ),
        .I1(\n_0_fsm[4]_i_3__3 ),
        .I2(RATE_FSM[3]),
        .I3(RATE_FSM[4]),
        .I4(RATE_FSM[1]),
        .I5(RATE_FSM[2]),
        .O(\n_0_fsm[4]_i_1__9 ));
LUT5 #(
    .INIT(32'h77477744)) 
     \fsm[4]_i_2__8 
       (.I0(drp_done_reg2),
        .I1(RATE_FSM[0]),
        .I2(rate_in_reg2[0]),
        .I3(rate_in_reg2[1]),
        .I4(gen3_exit),
        .O(\n_0_fsm[4]_i_2__8 ));
LUT6 #(
    .INIT(64'h0080888808808888)) 
     \fsm[4]_i_3__3 
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[4]),
        .I2(RATE_FSM[0]),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[2]),
        .I5(rxsync_done_reg2),
        .O(\n_0_fsm[4]_i_3__3 ));
FDSE #(
    .INIT(1'b0)) 
     \fsm_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_fsm[0]_i_1__9 ),
        .Q(RATE_FSM[0]),
        .S(SR));
FDSE #(
    .INIT(1'b0)) 
     \fsm_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_fsm[1]_i_1__9 ),
        .Q(RATE_FSM[1]),
        .S(SR));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_fsm[2]_i_1__9 ),
        .Q(RATE_FSM[2]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_fsm[3]_i_1__9 ),
        .Q(RATE_FSM[3]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_fsm[4]_i_1__9 ),
        .Q(RATE_FSM[4]),
        .R(SR));
LUT6 #(
    .INIT(64'h00000000222E2222)) 
     gen3_exit_i_1__3
       (.I0(gen3_exit),
        .I1(n_0_gen3_exit_i_2__3),
        .I2(RATE_FSM[4]),
        .I3(rate_in_reg2[0]),
        .I4(rate_in_reg2[1]),
        .I5(I1),
        .O(n_0_gen3_exit_i_1__3));
LUT6 #(
    .INIT(64'h8000000180000000)) 
     gen3_exit_i_2__3
       (.I0(RATE_FSM[0]),
        .I1(RATE_FSM[2]),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[4]),
        .I4(RATE_FSM[3]),
        .I5(\n_0_fsm[2]_i_8__3 ),
        .O(n_0_gen3_exit_i_2__3));
FDRE #(
    .INIT(1'b0)) 
     gen3_exit_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_gen3_exit_i_1__3),
        .Q(gen3_exit),
        .R(\<const0> ));
LUT6 #(
    .INIT(64'h00000000222E2222)) 
     gen3_i_1__3
       (.I0(p_193_out),
        .I1(n_0_gen3_i_2__3),
        .I2(RATE_FSM[4]),
        .I3(rate_in_reg2[0]),
        .I4(rate_in_reg2[1]),
        .I5(I1),
        .O(n_0_gen3_i_1__3));
(* SOFT_HLUTNM = "soft_lutpair130" *) 
   LUT5 #(
    .INIT(32'h80020000)) 
     gen3_i_2__3
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[4]),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[2]),
        .I4(RATE_FSM[0]),
        .O(n_0_gen3_i_2__3));
FDRE #(
    .INIT(1'b0)) 
     gen3_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_gen3_i_1__3),
        .Q(p_193_out),
        .R(\<const0> ));
LUT2 #(
    .INIT(4'hE)) 
     \gth_channel.gthe2_channel_i_i_1__3 
       (.I0(p_0_in38_in),
        .I1(I1),
        .O(GT_CPLLRESET039_out));
LUT1 #(
    .INIT(2'h1)) 
     \gth_channel.gthe2_channel_i_i_4__2 
       (.I0(p_193_out),
        .O(O2));
LUT1 #(
    .INIT(2'h1)) 
     \gth_channel.gthe2_channel_i_i_6__3 
       (.I0(p_193_out),
        .O(O1));
(* ASYNC_REG *) 
   FDRE mmcm_lock_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(pipe_mmcm_lock_in),
        .Q(mmcm_lock_reg1),
        .R(SR));
(* ASYNC_REG *) 
   FDRE mmcm_lock_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(mmcm_lock_reg1),
        .Q(mmcm_lock_reg2),
        .R(SR));
LUT6 #(
    .INIT(64'h0000000022222EE2)) 
     pclk_sel_i_1__3
       (.I0(pipe_pclk_sel_out),
        .I1(n_0_pclk_sel_i_2__3),
        .I2(rate_in_reg2[1]),
        .I3(rate_in_reg2[0]),
        .I4(RATE_FSM[4]),
        .I5(I1),
        .O(n_0_pclk_sel_i_1__3));
(* SOFT_HLUTNM = "soft_lutpair131" *) 
   LUT5 #(
    .INIT(32'h80002008)) 
     pclk_sel_i_2__3
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[0]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[4]),
        .O(n_0_pclk_sel_i_2__3));
FDRE #(
    .INIT(1'b0)) 
     pclk_sel_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_pclk_sel_i_1__3),
        .Q(pipe_pclk_sel_out),
        .R(\<const0> ));
LUT3 #(
    .INIT(8'h54)) 
     phystatus_i_1__3
       (.I0(n_0_txratedone_i_2__3),
        .I1(phystatus_reg2),
        .I2(n_0_phystatus_reg),
        .O(n_0_phystatus_i_1__3));
FDRE #(
    .INIT(1'b0)) 
     phystatus_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_phystatus_i_1__3),
        .Q(n_0_phystatus_reg),
        .R(\<const0> ));
(* ASYNC_REG *) 
   FDRE phystatus_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(RATE_PHYSTATUS),
        .Q(phystatus_reg1),
        .R(SR));
(* ASYNC_REG *) 
   FDRE phystatus_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(phystatus_reg1),
        .Q(phystatus_reg2),
        .R(SR));
(* SOFT_HLUTNM = "soft_lutpair128" *) 
   LUT5 #(
    .INIT(32'h00000001)) 
     pipe_rate_idle_INST_0_i_2
       (.I0(RATE_FSM[0]),
        .I1(RATE_FSM[2]),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[3]),
        .I4(RATE_FSM[4]),
        .O(RST_RATE_IDLE));
(* ASYNC_REG *) 
   FDRE qplllock_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(RATE_QPLLLOCK),
        .Q(qplllock_reg1),
        .R(SR));
(* ASYNC_REG *) 
   FDRE qplllock_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(qplllock_reg1),
        .Q(qplllock_reg2),
        .R(SR));
LUT6 #(
    .INIT(64'h4044FFFF40440000)) 
     qpllpd_i_1__3
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[4]),
        .I2(rate_in_reg2[0]),
        .I3(rate_in_reg2[1]),
        .I4(qpllpd),
        .I5(O3),
        .O(n_0_qpllpd_i_1__3));
FDRE #(
    .INIT(1'b0)) 
     qpllpd_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_qpllpd_i_1__3),
        .Q(O3),
        .R(SR));
LUT6 #(
    .INIT(64'h4044FFFF40440000)) 
     qpllreset_i_1__3
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[4]),
        .I2(rate_in_reg2[0]),
        .I3(rate_in_reg2[1]),
        .I4(qpllreset),
        .I5(O4),
        .O(n_0_qpllreset_i_1__3));
FDRE #(
    .INIT(1'b0)) 
     qpllreset_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_qpllreset_i_1__3),
        .Q(O4),
        .R(SR));
(* SOFT_HLUTNM = "soft_lutpair126" *) 
   LUT5 #(
    .INIT(32'h10000000)) 
     rate_done_reg1_i_1__3
       (.I0(RATE_FSM[0]),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[3]),
        .I4(RATE_FSM[4]),
        .O(USER_RATE_DONE));
(* ASYNC_REG *) 
   FDRE \rate_in_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(DRP_RATE[0]),
        .Q(rate_in_reg1[0]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \rate_in_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(DRP_RATE[1]),
        .Q(rate_in_reg1[1]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \rate_in_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rate_in_reg1[0]),
        .Q(rate_in_reg2[0]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \rate_in_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rate_in_reg1[1]),
        .Q(rate_in_reg2[1]),
        .R(SR));
LUT6 #(
    .INIT(64'h04FFFFFF04000000)) 
     \rate_out[0]_i_1__3 
       (.I0(RATE_FSM[1]),
        .I1(rate_in_reg2[0]),
        .I2(rate_in_reg2[1]),
        .I3(RATE_FSM[0]),
        .I4(\n_0_rate_out[0]_i_2__3 ),
        .I5(RXRATE),
        .O(\n_0_rate_out[0]_i_1__3 ));
LUT6 #(
    .INIT(64'hF000000D000F0000)) 
     \rate_out[0]_i_2__3 
       (.I0(n_0_txpmareset_i_3__3),
        .I1(gen3_exit),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[4]),
        .I5(RATE_FSM[3]),
        .O(\n_0_rate_out[0]_i_2__3 ));
FDRE #(
    .INIT(1'b0)) 
     \rate_out_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_rate_out[0]_i_1__3 ),
        .Q(RXRATE),
        .R(SR));
(* SOFT_HLUTNM = "soft_lutpair127" *) 
   LUT5 #(
    .INIT(32'h28000000)) 
     rate_rxsync_reg1_i_1__3
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[0]),
        .I3(RATE_FSM[4]),
        .I4(RATE_FSM[3]),
        .O(USER_RATE_RXSYNC));
LUT5 #(
    .INIT(32'h55554000)) 
     ratedone_i_1__3
       (.I0(n_0_txratedone_i_2__3),
        .I1(n_0_rxratedone_reg),
        .I2(n_0_txratedone_reg),
        .I3(n_0_phystatus_reg),
        .I4(n_0_ratedone_reg),
        .O(n_0_ratedone_i_1__3));
FDRE #(
    .INIT(1'b0)) 
     ratedone_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_ratedone_i_1__3),
        .Q(n_0_ratedone_reg),
        .R(\<const0> ));
(* ASYNC_REG *) 
   FDRE resetovrd_done_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const1> ),
        .Q(resetovrd_done_reg1),
        .R(SR));
(* ASYNC_REG *) 
   FDRE resetovrd_done_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(resetovrd_done_reg1),
        .Q(resetovrd_done_reg2),
        .R(SR));
(* SOFT_HLUTNM = "soft_lutpair130" *) 
   LUT5 #(
    .INIT(32'h00000080)) 
     resetovrd_start_reg1_i_1__3
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[4]),
        .I3(RATE_FSM[0]),
        .I4(RATE_FSM[3]),
        .O(USER_RESETOVRD_START));
(* ASYNC_REG *) 
   FDRE rst_idle_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I2),
        .Q(rst_idle_reg1),
        .R(SR));
(* ASYNC_REG *) 
   FDRE rst_idle_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rst_idle_reg1),
        .Q(rst_idle_reg2),
        .R(SR));
(* ASYNC_REG *) 
   FDRE rxpmaresetdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(RATE_RXPMARESETDONE),
        .Q(rxpmaresetdone_reg1),
        .R(SR));
(* ASYNC_REG *) 
   FDRE rxpmaresetdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxpmaresetdone_reg1),
        .Q(rxpmaresetdone_reg2),
        .R(SR));
LUT3 #(
    .INIT(8'h54)) 
     rxratedone_i_1__3
       (.I0(n_0_txratedone_i_2__3),
        .I1(rxratedone_reg2),
        .I2(n_0_rxratedone_reg),
        .O(n_0_rxratedone_i_1__3));
FDRE #(
    .INIT(1'b0)) 
     rxratedone_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_rxratedone_i_1__3),
        .Q(n_0_rxratedone_reg),
        .R(\<const0> ));
(* ASYNC_REG *) 
   FDRE rxratedone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(RATE_RXRATEDONE),
        .Q(rxratedone_reg1),
        .R(SR));
(* ASYNC_REG *) 
   FDRE rxratedone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxratedone_reg1),
        .Q(rxratedone_reg2),
        .R(SR));
(* ASYNC_REG *) 
   FDRE rxresetdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(USER_RXRESETDONE),
        .Q(rxresetdone_reg1),
        .R(SR));
(* ASYNC_REG *) 
   FDRE rxresetdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxresetdone_reg1),
        .Q(rxresetdone_reg2),
        .R(SR));
(* ASYNC_REG *) 
   FDRE rxsync_done_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(rxsync_done_reg1),
        .R(SR));
(* ASYNC_REG *) 
   FDRE rxsync_done_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxsync_done_reg1),
        .Q(rxsync_done_reg2),
        .R(SR));
(* SOFT_HLUTNM = "soft_lutpair125" *) 
   LUT5 #(
    .INIT(32'h00800000)) 
     rxsync_start_reg1_i_1__3
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[4]),
        .I2(RATE_FSM[0]),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[2]),
        .O(SYNC_RXSYNC_START));
LUT2 #(
    .INIT(4'hE)) 
     start_reg1_i_1__4
       (.I0(p_0_in123_in),
        .I1(RST_DRP_START),
        .O(DRP_START));
LUT5 #(
    .INIT(32'h02FF0200)) 
     \sysclksel[0]_i_1__3 
       (.I0(rate_in_reg2[1]),
        .I1(rate_in_reg2[0]),
        .I2(RATE_FSM[4]),
        .I3(\n_0_sysclksel[0]_i_2__3 ),
        .I4(RXSYSCLKSEL),
        .O(\n_0_sysclksel[0]_i_1__3 ));
(* SOFT_HLUTNM = "soft_lutpair129" *) 
   LUT5 #(
    .INIT(32'h80000080)) 
     \sysclksel[0]_i_2__3 
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[0]),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[4]),
        .I4(RATE_FSM[3]),
        .O(\n_0_sysclksel[0]_i_2__3 ));
FDRE #(
    .INIT(1'b0)) 
     \sysclksel_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_sysclksel[0]_i_1__3 ),
        .Q(RXSYSCLKSEL),
        .R(SR));
LUT6 #(
    .INIT(64'h0000000007000000)) 
     \txdata_wait_cnt[0]_i_1__3 
       (.I0(txdata_wait_cnt_reg__0[0]),
        .I1(\n_0_txdata_wait_cnt[1]_i_2__3 ),
        .I2(\n_0_txdata_wait_cnt[3]_i_3__3 ),
        .I3(RATE_FSM[0]),
        .I4(RATE_FSM[3]),
        .I5(RATE_FSM[4]),
        .O(p_0_in__0[0]));
LUT6 #(
    .INIT(64'h1000300030001000)) 
     \txdata_wait_cnt[1]_i_1__3 
       (.I0(\n_0_txdata_wait_cnt[1]_i_2__3 ),
        .I1(\n_0_txdata_wait_cnt[3]_i_3__3 ),
        .I2(RATE_FSM[0]),
        .I3(\n_0_txdata_wait_cnt[3]_i_4__3 ),
        .I4(txdata_wait_cnt_reg__0[1]),
        .I5(txdata_wait_cnt_reg__0[0]),
        .O(p_0_in__0[1]));
LUT4 #(
    .INIT(16'h7FFF)) 
     \txdata_wait_cnt[1]_i_2__3 
       (.I0(txdata_wait_cnt_reg__0[2]),
        .I1(txdata_wait_cnt_reg__0[3]),
        .I2(txdata_wait_cnt_reg__0[0]),
        .I3(txdata_wait_cnt_reg__0[1]),
        .O(\n_0_txdata_wait_cnt[1]_i_2__3 ));
LUT6 #(
    .INIT(64'h00E5000000000000)) 
     \txdata_wait_cnt[2]_i_1__3 
       (.I0(\n_0_txdata_wait_cnt[3]_i_2__3 ),
        .I1(txdata_wait_cnt_reg__0[3]),
        .I2(txdata_wait_cnt_reg__0[2]),
        .I3(\n_0_txdata_wait_cnt[3]_i_3__3 ),
        .I4(RATE_FSM[0]),
        .I5(\n_0_txdata_wait_cnt[3]_i_4__3 ),
        .O(p_0_in__0[2]));
LUT6 #(
    .INIT(64'h00DC000000000000)) 
     \txdata_wait_cnt[3]_i_1__3 
       (.I0(\n_0_txdata_wait_cnt[3]_i_2__3 ),
        .I1(txdata_wait_cnt_reg__0[3]),
        .I2(txdata_wait_cnt_reg__0[2]),
        .I3(\n_0_txdata_wait_cnt[3]_i_3__3 ),
        .I4(RATE_FSM[0]),
        .I5(\n_0_txdata_wait_cnt[3]_i_4__3 ),
        .O(p_0_in__0[3]));
LUT2 #(
    .INIT(4'h7)) 
     \txdata_wait_cnt[3]_i_2__3 
       (.I0(txdata_wait_cnt_reg__0[1]),
        .I1(txdata_wait_cnt_reg__0[0]),
        .O(\n_0_txdata_wait_cnt[3]_i_2__3 ));
(* SOFT_HLUTNM = "soft_lutpair133" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \txdata_wait_cnt[3]_i_3__3 
       (.I0(RATE_FSM[1]),
        .I1(RATE_FSM[2]),
        .O(\n_0_txdata_wait_cnt[3]_i_3__3 ));
LUT2 #(
    .INIT(4'h2)) 
     \txdata_wait_cnt[3]_i_4__3 
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[4]),
        .O(\n_0_txdata_wait_cnt[3]_i_4__3 ));
(* counter = "39" *) 
   FDRE #(
    .INIT(1'b0)) 
     \txdata_wait_cnt_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_0_in__0[0]),
        .Q(txdata_wait_cnt_reg__0[0]),
        .R(SR));
(* counter = "39" *) 
   FDRE #(
    .INIT(1'b0)) 
     \txdata_wait_cnt_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_0_in__0[1]),
        .Q(txdata_wait_cnt_reg__0[1]),
        .R(SR));
(* counter = "39" *) 
   FDRE #(
    .INIT(1'b0)) 
     \txdata_wait_cnt_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_0_in__0[2]),
        .Q(txdata_wait_cnt_reg__0[2]),
        .R(SR));
(* counter = "39" *) 
   FDRE #(
    .INIT(1'b0)) 
     \txdata_wait_cnt_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_0_in__0[3]),
        .Q(txdata_wait_cnt_reg__0[3]),
        .R(SR));
LUT6 #(
    .INIT(64'h000000002E222E2E)) 
     txpmareset_i_1__3
       (.I0(GT_RXPMARESET034_out),
        .I1(n_0_txpmareset_i_2__3),
        .I2(RATE_FSM[3]),
        .I3(gen3_exit),
        .I4(n_0_txpmareset_i_3__3),
        .I5(I1),
        .O(n_0_txpmareset_i_1__3));
(* SOFT_HLUTNM = "soft_lutpair131" *) 
   LUT5 #(
    .INIT(32'h90020000)) 
     txpmareset_i_2__3
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[4]),
        .I2(RATE_FSM[3]),
        .I3(RATE_FSM[0]),
        .I4(RATE_FSM[1]),
        .O(n_0_txpmareset_i_2__3));
LUT2 #(
    .INIT(4'hB)) 
     txpmareset_i_3__3
       (.I0(rate_in_reg2[0]),
        .I1(rate_in_reg2[1]),
        .O(n_0_txpmareset_i_3__3));
FDRE #(
    .INIT(1'b0)) 
     txpmareset_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_txpmareset_i_1__3),
        .Q(GT_RXPMARESET034_out),
        .R(\<const0> ));
LUT3 #(
    .INIT(8'h54)) 
     txratedone_i_1__3
       (.I0(n_0_txratedone_i_2__3),
        .I1(txratedone_reg2),
        .I2(n_0_txratedone_reg),
        .O(n_0_txratedone_i_1__3));
LUT6 #(
    .INIT(64'hFFFFEFFFFFFFFFFF)) 
     txratedone_i_2__3
       (.I0(I1),
        .I1(RATE_FSM[3]),
        .I2(RATE_FSM[4]),
        .I3(RATE_FSM[0]),
        .I4(RATE_FSM[1]),
        .I5(RATE_FSM[2]),
        .O(n_0_txratedone_i_2__3));
FDRE #(
    .INIT(1'b0)) 
     txratedone_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_txratedone_i_1__3),
        .Q(n_0_txratedone_reg),
        .R(\<const0> ));
(* ASYNC_REG *) 
   FDRE txratedone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(RATE_TXRATEDONE),
        .Q(txratedone_reg1),
        .R(SR));
(* ASYNC_REG *) 
   FDRE txratedone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txratedone_reg1),
        .Q(txratedone_reg2),
        .R(SR));
(* ASYNC_REG *) 
   FDRE txresetdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(USER_TXRESETDONE),
        .Q(txresetdone_reg1),
        .R(SR));
(* ASYNC_REG *) 
   FDRE txresetdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txresetdone_reg1),
        .Q(txresetdone_reg2),
        .R(SR));
(* ASYNC_REG *) 
   FDRE txsync_done_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(RATE_TXSYNC_DONE),
        .Q(txsync_done_reg1),
        .R(SR));
(* ASYNC_REG *) 
   FDRE txsync_done_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txsync_done_reg1),
        .Q(txsync_done_reg2),
        .R(SR));
LUT6 #(
    .INIT(64'hAAAAAAAAAAEAAAAA)) 
     txsync_start_reg1_i_1__0
       (.I0(rst_txsync_start),
        .I1(RATE_FSM[4]),
        .I2(RATE_FSM[3]),
        .I3(RATE_FSM[2]),
        .I4(RATE_FSM[1]),
        .I5(RATE_FSM[0]),
        .O(SYNC_TXSYNC_START));
LUT2 #(
    .INIT(4'hE)) 
     x16_reg1_i_1__3
       (.I0(p_0_in125_in),
        .I1(RST_DRP_X16),
        .O(DRP_X16));
LUT2 #(
    .INIT(4'hE)) 
     x16x20_mode_reg1_i_1__3
       (.I0(p_0_in127_in),
        .I1(RST_DRP_X16X20_MODE),
        .O(DRP_X16X20_MODE));
endmodule

(* ORIG_REF_NAME = "vc709_pcie_x8_gen3_pipe_rate" *) 
module vc709_pcie_x8_gen3vc709_pcie_x8_gen3_pipe_rate_20
   (RATE_FSM,
    GT_RXPMARESET011_out,
    pipe_pclk_sel_out,
    p_88_out,
    O1,
    GT_CPLLRESET016_out,
    SYNC_TXSYNC_START08_out,
    DRP_X16X20_MODE0130_out,
    DRP_X160,
    DRP_START0,
    O2,
    O3,
    O4,
    pipe_rate_idle,
    O5,
    O6,
    O8,
    O9,
    GT_CPLLPD018_out,
    RXRATE,
    QRST_QPLLPD_IN,
    QRST_QPLLRESET_IN,
    RXSYSCLKSEL,
    I1,
    rst_txsync_start,
    rst_drp_x16x20_mode,
    rst_drp_x16,
    rst_drp_start,
    p_193_out,
    p_138_out,
    p_38_out,
    p_343_out,
    EQ_GEN3,
    p_243_out,
    I2,
    RST_RATE_IDLE,
    O7,
    DRP_RATE,
    pipe_pclk_in,
    I3,
    RATE_CPLLLOCK,
    I4,
    RATE_DRP_DONE,
    RATE_RXPMARESETDONE,
    pipe_mmcm_lock_in,
    RATE_PHYSTATUS,
    RATE_TXRESETDONE,
    RATE_RXRESETDONE,
    RATE_TXRATEDONE,
    RATE_RXRATEDONE,
    RATE_TXSYNC_DONE,
    I5,
    p_1_in8_in,
    p_0_in7_in);
  output [4:0]RATE_FSM;
  output GT_RXPMARESET011_out;
  output [0:0]pipe_pclk_sel_out;
  output p_88_out;
  output O1;
  output GT_CPLLRESET016_out;
  output SYNC_TXSYNC_START08_out;
  output DRP_X16X20_MODE0130_out;
  output DRP_X160;
  output DRP_START0;
  output O2;
  output O3;
  output O4;
  output pipe_rate_idle;
  output [0:0]O5;
  output O6;
  output O8;
  output O9;
  output GT_CPLLPD018_out;
  output [0:0]RXRATE;
  output [0:0]QRST_QPLLPD_IN;
  output [0:0]QRST_QPLLRESET_IN;
  output [0:0]RXSYSCLKSEL;
  input I1;
  input rst_txsync_start;
  input rst_drp_x16x20_mode;
  input rst_drp_x16;
  input rst_drp_start;
  input p_193_out;
  input p_138_out;
  input p_38_out;
  input p_343_out;
  input EQ_GEN3;
  input p_243_out;
  input I2;
  input [6:0]RST_RATE_IDLE;
  input [0:0]O7;
  input [1:0]DRP_RATE;
  input pipe_pclk_in;
  input I3;
  input RATE_CPLLLOCK;
  input I4;
  input RATE_DRP_DONE;
  input RATE_RXPMARESETDONE;
  input pipe_mmcm_lock_in;
  input RATE_PHYSTATUS;
  input RATE_TXRESETDONE;
  input RATE_RXRESETDONE;
  input RATE_TXRATEDONE;
  input RATE_RXRATEDONE;
  input RATE_TXSYNC_DONE;
  input I5;
  input p_1_in8_in;
  input p_0_in7_in;

  wire \<const0> ;
  wire \<const1> ;
  wire [1:0]DRP_RATE;
  wire DRP_START0;
  wire DRP_X160;
  wire DRP_X16X20_MODE0130_out;
  wire EQ_GEN3;
  wire GT_CPLLPD018_out;
  wire GT_CPLLRESET016_out;
  wire GT_RXPMARESET011_out;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire [0:0]O5;
  wire O6;
  wire [0:0]O7;
  wire O8;
  wire O9;
  wire [0:0]QRST_QPLLPD_IN;
  wire [0:0]QRST_QPLLRESET_IN;
  wire RATE_CPLLLOCK;
  wire RATE_DRP_DONE;
  wire [4:0]RATE_FSM;
  wire RATE_PHYSTATUS;
  wire RATE_RXPMARESETDONE;
  wire RATE_RXRATEDONE;
  wire RATE_RXRESETDONE;
  wire RATE_TXRATEDONE;
  wire RATE_TXRESETDONE;
  wire RATE_TXSYNC_DONE;
  wire [6:0]RST_RATE_IDLE;
  wire [0:0]RXRATE;
  wire [0:0]RXSYSCLKSEL;
  wire SYNC_TXSYNC_START08_out;
  wire cplllock_reg1;
  wire cplllock_reg2;
  wire drp_done_reg1;
  wire drp_done_reg2;
  wire fsm1__0;
  wire gen3_exit;
  wire mmcm_lock_reg1;
  wire mmcm_lock_reg2;
  wire n_0_cpllpd_i_1__5;
  wire n_0_cpllreset_i_1__5;
  wire n_0_drp_start_i_1__5;
  wire n_0_drp_x16_i_1__5;
  wire n_0_drp_x16x20_mode_i_1__5;
  wire \n_0_fsm[0]_i_10__5 ;
  wire \n_0_fsm[0]_i_11__5 ;
  wire \n_0_fsm[0]_i_12__5 ;
  wire \n_0_fsm[0]_i_1__14 ;
  wire \n_0_fsm[0]_i_2__13 ;
  wire \n_0_fsm[0]_i_3__13 ;
  wire \n_0_fsm[0]_i_4__12 ;
  wire \n_0_fsm[0]_i_5__12 ;
  wire \n_0_fsm[0]_i_6__6 ;
  wire \n_0_fsm[0]_i_7__5 ;
  wire \n_0_fsm[0]_i_8__5 ;
  wire \n_0_fsm[0]_i_9__5 ;
  wire \n_0_fsm[1]_i_1__14 ;
  wire \n_0_fsm[1]_i_2__13 ;
  wire \n_0_fsm[1]_i_3__13 ;
  wire \n_0_fsm[1]_i_4__5 ;
  wire \n_0_fsm[1]_i_5__5 ;
  wire \n_0_fsm[1]_i_6__5 ;
  wire \n_0_fsm[1]_i_7__5 ;
  wire \n_0_fsm[2]_i_10__5 ;
  wire \n_0_fsm[2]_i_1__14 ;
  wire \n_0_fsm[2]_i_2__11 ;
  wire \n_0_fsm[2]_i_3__6 ;
  wire \n_0_fsm[2]_i_4__5 ;
  wire \n_0_fsm[2]_i_5__5 ;
  wire \n_0_fsm[2]_i_7__5 ;
  wire \n_0_fsm[2]_i_8__5 ;
  wire \n_0_fsm[2]_i_9__5 ;
  wire \n_0_fsm[3]_i_11__5 ;
  wire \n_0_fsm[3]_i_12__5 ;
  wire \n_0_fsm[3]_i_1__14 ;
  wire \n_0_fsm[3]_i_2__5 ;
  wire \n_0_fsm[3]_i_3__5 ;
  wire \n_0_fsm[3]_i_4__5 ;
  wire \n_0_fsm[3]_i_5__5 ;
  wire \n_0_fsm[3]_i_6__5 ;
  wire \n_0_fsm[3]_i_7__5 ;
  wire \n_0_fsm[3]_i_8__5 ;
  wire \n_0_fsm[3]_i_9__5 ;
  wire \n_0_fsm[4]_i_1__14 ;
  wire \n_0_fsm[4]_i_2__12 ;
  wire \n_0_fsm[4]_i_3__5 ;
  wire n_0_gen3_exit_i_1__5;
  wire n_0_gen3_exit_i_2__5;
  wire n_0_gen3_i_1__5;
  wire n_0_gen3_i_2__5;
  wire n_0_gen3_reg1_i_2;
  wire n_0_pclk_sel_i_1__5;
  wire n_0_pclk_sel_i_2__5;
  wire n_0_phystatus_i_1__5;
  wire n_0_phystatus_reg;
  wire n_0_pipe_rate_idle_INST_0_i_1;
  wire n_0_qpllpd_i_1__5;
  wire n_0_qpllreset_i_1__5;
  wire \n_0_rate_out[0]_i_1__5 ;
  wire \n_0_rate_out[0]_i_2__5 ;
  wire n_0_ratedone_i_1__5;
  wire n_0_ratedone_reg;
  wire n_0_rxratedone_i_1__5;
  wire n_0_rxratedone_reg;
  wire \n_0_sysclksel[0]_i_1__5 ;
  wire \n_0_sysclksel[0]_i_2__5 ;
  wire \n_0_txdata_wait_cnt[1]_i_2__5 ;
  wire \n_0_txdata_wait_cnt[3]_i_2__5 ;
  wire \n_0_txdata_wait_cnt[3]_i_3__5 ;
  wire \n_0_txdata_wait_cnt[3]_i_4__5 ;
  wire n_0_txpmareset_i_1__5;
  wire n_0_txpmareset_i_2__5;
  wire n_0_txpmareset_i_3__5;
  wire n_0_txratedone_i_1__5;
  wire n_0_txratedone_i_2__5;
  wire n_0_txratedone_reg;
  wire p_0_in129_in;
  wire p_0_in15_in;
  wire p_0_in5_in;
  wire p_0_in6_in;
  wire p_0_in7_in;
  wire [3:0]p_0_in__0;
  wire p_138_out;
  wire p_193_out;
  wire p_1_in8_in;
  wire p_243_out;
  wire p_343_out;
  wire p_38_out;
  wire p_88_out;
  wire phystatus_reg1;
  wire phystatus_reg2;
  wire pipe_mmcm_lock_in;
  wire pipe_pclk_in;
  wire [0:0]pipe_pclk_sel_out;
  wire pipe_rate_idle;
  wire pll_lock;
  wire qplllock_reg1;
  wire qplllock_reg2;
  wire qpllpd;
  wire qpllreset;
  wire [1:0]rate_in_reg1;
  wire [1:0]rate_in_reg2;
  wire resetovrd_done_reg1;
  wire resetovrd_done_reg2;
  wire rst_drp_start;
  wire rst_drp_x16;
  wire rst_drp_x16x20_mode;
  wire rst_idle_reg1;
  wire rst_idle_reg2;
  wire rst_txsync_start;
  wire rxpmaresetdone_reg1;
  wire rxpmaresetdone_reg2;
  wire rxratedone_reg1;
  wire rxratedone_reg2;
  wire rxresetdone_reg1;
  wire rxresetdone_reg2;
  wire rxsync_done_reg1;
  wire rxsync_done_reg2;
  wire [3:0]txdata_wait_cnt_reg__0;
  wire txratedone_reg1;
  wire txratedone_reg2;
  wire txresetdone_reg1;
  wire txresetdone_reg2;
  wire txsync_done_reg1;
  wire txsync_done_reg2;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
(* ASYNC_REG *) 
   FDRE cplllock_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(RATE_CPLLLOCK),
        .Q(cplllock_reg1),
        .R(O7));
(* ASYNC_REG *) 
   FDRE cplllock_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(cplllock_reg1),
        .Q(cplllock_reg2),
        .R(O7));
LUT6 #(
    .INIT(64'h0040FFFF00400000)) 
     cpllpd_i_1__5
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[4]),
        .I2(rate_in_reg2[1]),
        .I3(rate_in_reg2[0]),
        .I4(qpllpd),
        .I5(GT_CPLLPD018_out),
        .O(n_0_cpllpd_i_1__5));
(* SOFT_HLUTNM = "soft_lutpair269" *) 
   LUT5 #(
    .INIT(32'h80000090)) 
     cpllpd_i_2__5
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[4]),
        .I2(RATE_FSM[0]),
        .I3(RATE_FSM[2]),
        .I4(RATE_FSM[1]),
        .O(qpllpd));
FDRE #(
    .INIT(1'b0)) 
     cpllpd_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_cpllpd_i_1__5),
        .Q(GT_CPLLPD018_out),
        .R(O7));
LUT6 #(
    .INIT(64'h0040FFFF00400000)) 
     cpllreset_i_1__5
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[4]),
        .I2(rate_in_reg2[1]),
        .I3(rate_in_reg2[0]),
        .I4(qpllreset),
        .I5(p_0_in15_in),
        .O(n_0_cpllreset_i_1__5));
(* SOFT_HLUTNM = "soft_lutpair271" *) 
   LUT5 #(
    .INIT(32'h80000108)) 
     cpllreset_i_2__6
       (.I0(RATE_FSM[4]),
        .I1(RATE_FSM[3]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[0]),
        .O(qpllreset));
FDRE #(
    .INIT(1'b0)) 
     cpllreset_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_cpllreset_i_1__5),
        .Q(p_0_in15_in),
        .R(O7));
(* ASYNC_REG *) 
   FDRE drp_done_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(RATE_DRP_DONE),
        .Q(drp_done_reg1),
        .R(O7));
(* ASYNC_REG *) 
   FDRE drp_done_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(drp_done_reg1),
        .Q(drp_done_reg2),
        .R(O7));
(* SOFT_HLUTNM = "soft_lutpair266" *) 
   LUT5 #(
    .INIT(32'h42040010)) 
     drp_start_i_1__5
       (.I0(RATE_FSM[4]),
        .I1(RATE_FSM[3]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[0]),
        .O(n_0_drp_start_i_1__5));
FDRE #(
    .INIT(1'b0)) 
     drp_start_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_drp_start_i_1__5),
        .Q(p_0_in5_in),
        .R(O7));
(* SOFT_HLUTNM = "soft_lutpair265" *) 
   LUT5 #(
    .INIT(32'h21000104)) 
     drp_x16_i_1__5
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[4]),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[2]),
        .I4(RATE_FSM[0]),
        .O(n_0_drp_x16_i_1__5));
FDRE #(
    .INIT(1'b0)) 
     drp_x16_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_drp_x16_i_1__5),
        .Q(p_0_in6_in),
        .R(O7));
(* SOFT_HLUTNM = "soft_lutpair268" *) 
   LUT5 #(
    .INIT(32'h20000874)) 
     drp_x16x20_mode_i_1__5
       (.I0(RATE_FSM[0]),
        .I1(RATE_FSM[4]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[3]),
        .O(n_0_drp_x16x20_mode_i_1__5));
FDRE #(
    .INIT(1'b0)) 
     drp_x16x20_mode_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_drp_x16x20_mode_i_1__5),
        .Q(p_0_in129_in),
        .R(O7));
LUT5 #(
    .INIT(32'h08080B08)) 
     \fsm[0]_i_10__5 
       (.I0(drp_done_reg2),
        .I1(RATE_FSM[0]),
        .I2(RATE_FSM[1]),
        .I3(mmcm_lock_reg2),
        .I4(rxpmaresetdone_reg2),
        .O(\n_0_fsm[0]_i_10__5 ));
LUT2 #(
    .INIT(4'h2)) 
     \fsm[0]_i_11__5 
       (.I0(rate_in_reg2[0]),
        .I1(rate_in_reg2[1]),
        .O(\n_0_fsm[0]_i_11__5 ));
LUT3 #(
    .INIT(8'h01)) 
     \fsm[0]_i_12__5 
       (.I0(rate_in_reg2[0]),
        .I1(rate_in_reg2[1]),
        .I2(gen3_exit),
        .O(\n_0_fsm[0]_i_12__5 ));
LUT5 #(
    .INIT(32'hFFFF3210)) 
     \fsm[0]_i_1__14 
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[4]),
        .I2(\n_0_fsm[0]_i_2__13 ),
        .I3(\n_0_fsm[0]_i_3__13 ),
        .I4(\n_0_fsm[0]_i_4__12 ),
        .O(\n_0_fsm[0]_i_1__14 ));
LUT6 #(
    .INIT(64'h04CF04CC34FF34FC)) 
     \fsm[0]_i_2__13 
       (.I0(pll_lock),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[0]),
        .I4(\n_0_fsm[2]_i_8__5 ),
        .I5(drp_done_reg2),
        .O(\n_0_fsm[0]_i_2__13 ));
LUT6 #(
    .INIT(64'hF3FFAAAAF300AAAA)) 
     \fsm[0]_i_3__13 
       (.I0(\n_0_fsm[0]_i_5__12 ),
        .I1(RATE_FSM[0]),
        .I2(drp_done_reg2),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[2]),
        .I5(\n_0_fsm[0]_i_6__6 ),
        .O(\n_0_fsm[0]_i_3__13 ));
LUT6 #(
    .INIT(64'hAAEEAAFA00000000)) 
     \fsm[0]_i_4__12 
       (.I0(\n_0_fsm[0]_i_7__5 ),
        .I1(\n_0_fsm[0]_i_8__5 ),
        .I2(\n_0_fsm[0]_i_9__5 ),
        .I3(RATE_FSM[3]),
        .I4(RATE_FSM[2]),
        .I5(RATE_FSM[4]),
        .O(\n_0_fsm[0]_i_4__12 ));
LUT6 #(
    .INIT(64'hAAAAEAAAAAAAAAAA)) 
     \fsm[0]_i_5__12 
       (.I0(\n_0_fsm[0]_i_10__5 ),
        .I1(rst_idle_reg2),
        .I2(drp_done_reg2),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[0]),
        .I5(pll_lock),
        .O(\n_0_fsm[0]_i_5__12 ));
LUT6 #(
    .INIT(64'hFFFF5D5500005D55)) 
     \fsm[0]_i_6__6 
       (.I0(I5),
        .I1(txresetdone_reg2),
        .I2(phystatus_reg2),
        .I3(rxresetdone_reg2),
        .I4(RATE_FSM[0]),
        .I5(\n_0_txdata_wait_cnt[1]_i_2__5 ),
        .O(\n_0_fsm[0]_i_6__6 ));
LUT6 #(
    .INIT(64'h00830F8300000000)) 
     \fsm[0]_i_7__5 
       (.I0(rxsync_done_reg2),
        .I1(RATE_FSM[0]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[1]),
        .I4(txsync_done_reg2),
        .I5(RATE_FSM[3]),
        .O(\n_0_fsm[0]_i_7__5 ));
LUT5 #(
    .INIT(32'h33330FAA)) 
     \fsm[0]_i_8__5 
       (.I0(drp_done_reg2),
        .I1(resetovrd_done_reg2),
        .I2(fsm1__0),
        .I3(RATE_FSM[0]),
        .I4(RATE_FSM[1]),
        .O(\n_0_fsm[0]_i_8__5 ));
LUT6 #(
    .INIT(64'hF10F0100F1FF01F0)) 
     \fsm[0]_i_9__5 
       (.I0(\n_0_fsm[0]_i_11__5 ),
        .I1(\n_0_fsm[0]_i_12__5 ),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[0]),
        .I4(drp_done_reg2),
        .I5(rxpmaresetdone_reg2),
        .O(\n_0_fsm[0]_i_9__5 ));
LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
     \fsm[1]_i_1__14 
       (.I0(\n_0_fsm[1]_i_2__13 ),
        .I1(\n_0_fsm[1]_i_3__13 ),
        .I2(RATE_FSM[3]),
        .I3(RATE_FSM[4]),
        .I4(\n_0_fsm[1]_i_4__5 ),
        .I5(\n_0_fsm[1]_i_5__5 ),
        .O(\n_0_fsm[1]_i_1__14 ));
LUT6 #(
    .INIT(64'hAEAAAEAAAEEEAEAA)) 
     \fsm[1]_i_2__13 
       (.I0(\n_0_fsm[1]_i_6__5 ),
        .I1(RATE_FSM[2]),
        .I2(\n_0_fsm[4]_i_2__12 ),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[0]),
        .I5(\n_0_txdata_wait_cnt[1]_i_2__5 ),
        .O(\n_0_fsm[1]_i_2__13 ));
LUT5 #(
    .INIT(32'h070C37CC)) 
     \fsm[1]_i_3__13 
       (.I0(txsync_done_reg2),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[0]),
        .I4(rxsync_done_reg2),
        .O(\n_0_fsm[1]_i_3__13 ));
LUT5 #(
    .INIT(32'h3BC80BC8)) 
     \fsm[1]_i_4__5 
       (.I0(\n_0_fsm[1]_i_7__5 ),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[0]),
        .I4(drp_done_reg2),
        .O(\n_0_fsm[1]_i_4__5 ));
LUT6 #(
    .INIT(64'h3F3FAFAF0000F000)) 
     \fsm[1]_i_5__5 
       (.I0(drp_done_reg2),
        .I1(resetovrd_done_reg2),
        .I2(RATE_FSM[0]),
        .I3(\n_0_fsm[2]_i_10__5 ),
        .I4(RATE_FSM[2]),
        .I5(RATE_FSM[1]),
        .O(\n_0_fsm[1]_i_5__5 ));
LUT6 #(
    .INIT(64'h00000B0F000000F0)) 
     \fsm[1]_i_6__5 
       (.I0(rst_idle_reg2),
        .I1(pll_lock),
        .I2(RATE_FSM[0]),
        .I3(drp_done_reg2),
        .I4(RATE_FSM[2]),
        .I5(RATE_FSM[1]),
        .O(\n_0_fsm[1]_i_6__5 ));
LUT6 #(
    .INIT(64'h75F77DFFFFFFFFFF)) 
     \fsm[1]_i_7__5 
       (.I0(rst_idle_reg2),
        .I1(rate_in_reg2[1]),
        .I2(rate_in_reg2[0]),
        .I3(cplllock_reg2),
        .I4(qplllock_reg2),
        .I5(RATE_FSM[0]),
        .O(\n_0_fsm[1]_i_7__5 ));
LUT3 #(
    .INIT(8'h31)) 
     \fsm[2]_i_10__5 
       (.I0(gen3_exit),
        .I1(rate_in_reg2[1]),
        .I2(rate_in_reg2[0]),
        .O(\n_0_fsm[2]_i_10__5 ));
LUT6 #(
    .INIT(64'hEFAFEFAAEAAFEAAA)) 
     \fsm[2]_i_1__14 
       (.I0(\n_0_fsm[2]_i_2__11 ),
        .I1(\n_0_fsm[2]_i_3__6 ),
        .I2(RATE_FSM[3]),
        .I3(RATE_FSM[4]),
        .I4(\n_0_fsm[2]_i_4__5 ),
        .I5(\n_0_fsm[2]_i_5__5 ),
        .O(\n_0_fsm[2]_i_1__14 ));
LUT6 #(
    .INIT(64'h0444440004440000)) 
     \fsm[2]_i_2__11 
       (.I0(RATE_FSM[4]),
        .I1(RATE_FSM[3]),
        .I2(\n_0_fsm[4]_i_2__12 ),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[2]),
        .I5(RATE_FSM[0]),
        .O(\n_0_fsm[2]_i_2__11 ));
LUT5 #(
    .INIT(32'h0FA03000)) 
     \fsm[2]_i_3__6 
       (.I0(txsync_done_reg2),
        .I1(rxsync_done_reg2),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[2]),
        .I4(RATE_FSM[0]),
        .O(\n_0_fsm[2]_i_3__6 ));
LUT6 #(
    .INIT(64'h38F338F038F038F0)) 
     \fsm[2]_i_4__5 
       (.I0(pll_lock),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[0]),
        .I4(\n_0_fsm[2]_i_7__5 ),
        .I5(\n_0_fsm[2]_i_8__5 ),
        .O(\n_0_fsm[2]_i_4__5 ));
LUT6 #(
    .INIT(64'hAAABBABABABBBABA)) 
     \fsm[2]_i_5__5 
       (.I0(\n_0_fsm[2]_i_9__5 ),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[2]),
        .I3(\n_0_fsm[2]_i_10__5 ),
        .I4(RATE_FSM[0]),
        .I5(fsm1__0),
        .O(\n_0_fsm[2]_i_5__5 ));
LUT4 #(
    .INIT(16'hBA8A)) 
     \fsm[2]_i_6__5 
       (.I0(cplllock_reg2),
        .I1(rate_in_reg2[0]),
        .I2(rate_in_reg2[1]),
        .I3(qplllock_reg2),
        .O(pll_lock));
LUT4 #(
    .INIT(16'hD0DD)) 
     \fsm[2]_i_7__5 
       (.I0(rate_in_reg2[1]),
        .I1(rate_in_reg2[0]),
        .I2(rate_in_reg1[0]),
        .I3(rate_in_reg1[1]),
        .O(\n_0_fsm[2]_i_7__5 ));
LUT4 #(
    .INIT(16'h6FF6)) 
     \fsm[2]_i_8__5 
       (.I0(rate_in_reg2[1]),
        .I1(rate_in_reg1[1]),
        .I2(rate_in_reg2[0]),
        .I3(rate_in_reg1[0]),
        .O(\n_0_fsm[2]_i_8__5 ));
LUT5 #(
    .INIT(32'h77000C00)) 
     \fsm[2]_i_9__5 
       (.I0(resetovrd_done_reg2),
        .I1(RATE_FSM[0]),
        .I2(drp_done_reg2),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[2]),
        .O(\n_0_fsm[2]_i_9__5 ));
LUT6 #(
    .INIT(64'hFFFFFFFFF8FFF8F8)) 
     \fsm[3]_i_10__5 
       (.I0(p_1_in8_in),
        .I1(p_0_in7_in),
        .I2(n_0_ratedone_reg),
        .I3(rate_in_reg2[0]),
        .I4(rate_in_reg2[1]),
        .I5(gen3_exit),
        .O(fsm1__0));
(* SOFT_HLUTNM = "soft_lutpair273" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \fsm[3]_i_11__5 
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[4]),
        .O(\n_0_fsm[3]_i_11__5 ));
LUT6 #(
    .INIT(64'hFFFF04F7FFFFFFFF)) 
     \fsm[3]_i_12__5 
       (.I0(qplllock_reg2),
        .I1(rate_in_reg2[1]),
        .I2(rate_in_reg2[0]),
        .I3(cplllock_reg2),
        .I4(rst_idle_reg2),
        .I5(drp_done_reg2),
        .O(\n_0_fsm[3]_i_12__5 ));
LUT6 #(
    .INIT(64'hFFFFFFFFEEEAEAEA)) 
     \fsm[3]_i_1__14 
       (.I0(\n_0_fsm[3]_i_2__5 ),
        .I1(\n_0_fsm[3]_i_3__5 ),
        .I2(\n_0_fsm[3]_i_4__5 ),
        .I3(\n_0_fsm[3]_i_5__5 ),
        .I4(RATE_FSM[0]),
        .I5(\n_0_fsm[3]_i_6__5 ),
        .O(\n_0_fsm[3]_i_1__14 ));
LUT6 #(
    .INIT(64'hFFFFFFFF3F730000)) 
     \fsm[3]_i_2__5 
       (.I0(rxsync_done_reg2),
        .I1(RATE_FSM[2]),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[0]),
        .I4(\n_0_fsm[3]_i_7__5 ),
        .I5(\n_0_fsm[3]_i_8__5 ),
        .O(\n_0_fsm[3]_i_2__5 ));
LUT2 #(
    .INIT(4'h1)) 
     \fsm[3]_i_3__5 
       (.I0(RATE_FSM[4]),
        .I1(RATE_FSM[3]),
        .O(\n_0_fsm[3]_i_3__5 ));
LUT6 #(
    .INIT(64'h0000220020200220)) 
     \fsm[3]_i_4__5 
       (.I0(\n_0_fsm[3]_i_9__5 ),
        .I1(RATE_FSM[0]),
        .I2(rate_in_reg1[0]),
        .I3(rate_in_reg2[0]),
        .I4(rate_in_reg1[1]),
        .I5(rate_in_reg2[1]),
        .O(\n_0_fsm[3]_i_4__5 ));
(* SOFT_HLUTNM = "soft_lutpair272" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \fsm[3]_i_5__5 
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[1]),
        .O(\n_0_fsm[3]_i_5__5 ));
LUT6 #(
    .INIT(64'h00000000C0800080)) 
     \fsm[3]_i_6__5 
       (.I0(fsm1__0),
        .I1(RATE_FSM[0]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[1]),
        .I4(resetovrd_done_reg2),
        .I5(\n_0_fsm[3]_i_11__5 ),
        .O(\n_0_fsm[3]_i_6__5 ));
(* SOFT_HLUTNM = "soft_lutpair273" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \fsm[3]_i_7__5 
       (.I0(RATE_FSM[4]),
        .I1(RATE_FSM[3]),
        .O(\n_0_fsm[3]_i_7__5 ));
LUT6 #(
    .INIT(64'h2AAA2AAA2AAA2A0A)) 
     \fsm[3]_i_8__5 
       (.I0(\n_0_txdata_wait_cnt[3]_i_4__5 ),
        .I1(\n_0_fsm[4]_i_2__12 ),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[2]),
        .I4(RATE_FSM[0]),
        .I5(\n_0_fsm[3]_i_12__5 ),
        .O(\n_0_fsm[3]_i_8__5 ));
LUT2 #(
    .INIT(4'h1)) 
     \fsm[3]_i_9__5 
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[1]),
        .O(\n_0_fsm[3]_i_9__5 ));
LUT6 #(
    .INIT(64'hCFECCFCCCFCCCFCC)) 
     \fsm[4]_i_1__14 
       (.I0(\n_0_fsm[4]_i_2__12 ),
        .I1(\n_0_fsm[4]_i_3__5 ),
        .I2(RATE_FSM[3]),
        .I3(RATE_FSM[4]),
        .I4(RATE_FSM[1]),
        .I5(RATE_FSM[2]),
        .O(\n_0_fsm[4]_i_1__14 ));
LUT5 #(
    .INIT(32'h77477744)) 
     \fsm[4]_i_2__12 
       (.I0(drp_done_reg2),
        .I1(RATE_FSM[0]),
        .I2(rate_in_reg2[0]),
        .I3(rate_in_reg2[1]),
        .I4(gen3_exit),
        .O(\n_0_fsm[4]_i_2__12 ));
LUT6 #(
    .INIT(64'h0080888808808888)) 
     \fsm[4]_i_3__5 
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[4]),
        .I2(RATE_FSM[0]),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[2]),
        .I5(rxsync_done_reg2),
        .O(\n_0_fsm[4]_i_3__5 ));
FDSE #(
    .INIT(1'b0)) 
     \fsm_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_fsm[0]_i_1__14 ),
        .Q(RATE_FSM[0]),
        .S(O7));
FDSE #(
    .INIT(1'b0)) 
     \fsm_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_fsm[1]_i_1__14 ),
        .Q(RATE_FSM[1]),
        .S(O7));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_fsm[2]_i_1__14 ),
        .Q(RATE_FSM[2]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_fsm[3]_i_1__14 ),
        .Q(RATE_FSM[3]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_fsm[4]_i_1__14 ),
        .Q(RATE_FSM[4]),
        .R(O7));
LUT6 #(
    .INIT(64'h00000000222E2222)) 
     gen3_exit_i_1__5
       (.I0(gen3_exit),
        .I1(n_0_gen3_exit_i_2__5),
        .I2(RATE_FSM[4]),
        .I3(rate_in_reg2[0]),
        .I4(rate_in_reg2[1]),
        .I5(I1),
        .O(n_0_gen3_exit_i_1__5));
LUT6 #(
    .INIT(64'h8000000180000000)) 
     gen3_exit_i_2__5
       (.I0(RATE_FSM[0]),
        .I1(RATE_FSM[2]),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[4]),
        .I4(RATE_FSM[3]),
        .I5(\n_0_fsm[2]_i_8__5 ),
        .O(n_0_gen3_exit_i_2__5));
FDRE #(
    .INIT(1'b0)) 
     gen3_exit_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_gen3_exit_i_1__5),
        .Q(gen3_exit),
        .R(\<const0> ));
LUT6 #(
    .INIT(64'h00000000222E2222)) 
     gen3_i_1__5
       (.I0(p_88_out),
        .I1(n_0_gen3_i_2__5),
        .I2(RATE_FSM[4]),
        .I3(rate_in_reg2[0]),
        .I4(rate_in_reg2[1]),
        .I5(I1),
        .O(n_0_gen3_i_1__5));
(* SOFT_HLUTNM = "soft_lutpair270" *) 
   LUT5 #(
    .INIT(32'h80020000)) 
     gen3_i_2__5
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[4]),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[2]),
        .I4(RATE_FSM[0]),
        .O(n_0_gen3_i_2__5));
FDRE #(
    .INIT(1'b0)) 
     gen3_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_gen3_i_1__5),
        .Q(p_88_out),
        .R(\<const0> ));
LUT3 #(
    .INIT(8'h80)) 
     gen3_reg1_i_1
       (.I0(n_0_gen3_reg1_i_2),
        .I1(p_193_out),
        .I2(p_138_out),
        .O(O3));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     gen3_reg1_i_2
       (.I0(p_88_out),
        .I1(p_38_out),
        .I2(p_343_out),
        .I3(EQ_GEN3),
        .I4(p_243_out),
        .I5(I2),
        .O(n_0_gen3_reg1_i_2));
LUT2 #(
    .INIT(4'hE)) 
     \gth_channel.gthe2_channel_i_i_1__5 
       (.I0(p_0_in15_in),
        .I1(I1),
        .O(GT_CPLLRESET016_out));
LUT1 #(
    .INIT(2'h1)) 
     \gth_channel.gthe2_channel_i_i_4__0 
       (.I0(p_88_out),
        .O(O4));
LUT1 #(
    .INIT(2'h1)) 
     \gth_channel.gthe2_channel_i_i_6__5 
       (.I0(p_88_out),
        .O(O2));
(* ASYNC_REG *) 
   FDRE mmcm_lock_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(pipe_mmcm_lock_in),
        .Q(mmcm_lock_reg1),
        .R(O7));
(* ASYNC_REG *) 
   FDRE mmcm_lock_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(mmcm_lock_reg1),
        .Q(mmcm_lock_reg2),
        .R(O7));
LUT6 #(
    .INIT(64'h0000000022222EE2)) 
     pclk_sel_i_1__5
       (.I0(pipe_pclk_sel_out),
        .I1(n_0_pclk_sel_i_2__5),
        .I2(rate_in_reg2[1]),
        .I3(rate_in_reg2[0]),
        .I4(RATE_FSM[4]),
        .I5(I1),
        .O(n_0_pclk_sel_i_1__5));
(* SOFT_HLUTNM = "soft_lutpair271" *) 
   LUT5 #(
    .INIT(32'h80002008)) 
     pclk_sel_i_2__5
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[0]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[4]),
        .O(n_0_pclk_sel_i_2__5));
FDRE #(
    .INIT(1'b0)) 
     pclk_sel_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_pclk_sel_i_1__5),
        .Q(pipe_pclk_sel_out),
        .R(\<const0> ));
LUT3 #(
    .INIT(8'h54)) 
     phystatus_i_1__5
       (.I0(n_0_txratedone_i_2__5),
        .I1(phystatus_reg2),
        .I2(n_0_phystatus_reg),
        .O(n_0_phystatus_i_1__5));
FDRE #(
    .INIT(1'b0)) 
     phystatus_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_phystatus_i_1__5),
        .Q(n_0_phystatus_reg),
        .R(\<const0> ));
(* ASYNC_REG *) 
   FDRE phystatus_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(RATE_PHYSTATUS),
        .Q(phystatus_reg1),
        .R(O7));
(* ASYNC_REG *) 
   FDRE phystatus_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(phystatus_reg1),
        .Q(phystatus_reg2),
        .R(O7));
LUT3 #(
    .INIT(8'h80)) 
     pipe_rate_idle_INST_0
       (.I0(n_0_pipe_rate_idle_INST_0_i_1),
        .I1(RST_RATE_IDLE[4]),
        .I2(RST_RATE_IDLE[5]),
        .O(pipe_rate_idle));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     pipe_rate_idle_INST_0_i_1
       (.I0(O5),
        .I1(RST_RATE_IDLE[6]),
        .I2(RST_RATE_IDLE[1]),
        .I3(RST_RATE_IDLE[0]),
        .I4(RST_RATE_IDLE[3]),
        .I5(RST_RATE_IDLE[2]),
        .O(n_0_pipe_rate_idle_INST_0_i_1));
(* ASYNC_REG *) 
   FDRE qplllock_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I4),
        .Q(qplllock_reg1),
        .R(O7));
(* ASYNC_REG *) 
   FDRE qplllock_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(qplllock_reg1),
        .Q(qplllock_reg2),
        .R(O7));
LUT6 #(
    .INIT(64'h4044FFFF40440000)) 
     qpllpd_i_1__5
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[4]),
        .I2(rate_in_reg2[0]),
        .I3(rate_in_reg2[1]),
        .I4(qpllpd),
        .I5(QRST_QPLLPD_IN),
        .O(n_0_qpllpd_i_1__5));
FDRE #(
    .INIT(1'b0)) 
     qpllpd_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_qpllpd_i_1__5),
        .Q(QRST_QPLLPD_IN),
        .R(O7));
LUT6 #(
    .INIT(64'h4044FFFF40440000)) 
     qpllreset_i_1__5
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[4]),
        .I2(rate_in_reg2[0]),
        .I3(rate_in_reg2[1]),
        .I4(qpllreset),
        .I5(QRST_QPLLRESET_IN),
        .O(n_0_qpllreset_i_1__5));
FDRE #(
    .INIT(1'b0)) 
     qpllreset_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_qpllreset_i_1__5),
        .Q(QRST_QPLLRESET_IN),
        .R(O7));
(* SOFT_HLUTNM = "soft_lutpair266" *) 
   LUT5 #(
    .INIT(32'h10000000)) 
     rate_done_reg1_i_1__5
       (.I0(RATE_FSM[0]),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[3]),
        .I4(RATE_FSM[4]),
        .O(O6));
(* SOFT_HLUTNM = "soft_lutpair269" *) 
   LUT5 #(
    .INIT(32'h00000001)) 
     \rate_idle_reg1[6]_i_1 
       (.I0(RATE_FSM[0]),
        .I1(RATE_FSM[2]),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[3]),
        .I4(RATE_FSM[4]),
        .O(O5));
(* ASYNC_REG *) 
   FDRE \rate_in_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(DRP_RATE[0]),
        .Q(rate_in_reg1[0]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rate_in_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(DRP_RATE[1]),
        .Q(rate_in_reg1[1]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rate_in_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rate_in_reg1[0]),
        .Q(rate_in_reg2[0]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rate_in_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rate_in_reg1[1]),
        .Q(rate_in_reg2[1]),
        .R(O7));
LUT6 #(
    .INIT(64'h04FFFFFF04000000)) 
     \rate_out[0]_i_1__5 
       (.I0(RATE_FSM[1]),
        .I1(rate_in_reg2[0]),
        .I2(rate_in_reg2[1]),
        .I3(RATE_FSM[0]),
        .I4(\n_0_rate_out[0]_i_2__5 ),
        .I5(RXRATE),
        .O(\n_0_rate_out[0]_i_1__5 ));
LUT6 #(
    .INIT(64'hF000000D000F0000)) 
     \rate_out[0]_i_2__5 
       (.I0(n_0_txpmareset_i_3__5),
        .I1(gen3_exit),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[4]),
        .I5(RATE_FSM[3]),
        .O(\n_0_rate_out[0]_i_2__5 ));
FDRE #(
    .INIT(1'b0)) 
     \rate_out_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_rate_out[0]_i_1__5 ),
        .Q(RXRATE),
        .R(O7));
(* SOFT_HLUTNM = "soft_lutpair267" *) 
   LUT5 #(
    .INIT(32'h28000000)) 
     rate_rxsync_reg1_i_1__5
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[0]),
        .I3(RATE_FSM[4]),
        .I4(RATE_FSM[3]),
        .O(O8));
LUT5 #(
    .INIT(32'h55554000)) 
     ratedone_i_1__5
       (.I0(n_0_txratedone_i_2__5),
        .I1(n_0_rxratedone_reg),
        .I2(n_0_txratedone_reg),
        .I3(n_0_phystatus_reg),
        .I4(n_0_ratedone_reg),
        .O(n_0_ratedone_i_1__5));
FDRE #(
    .INIT(1'b0)) 
     ratedone_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_ratedone_i_1__5),
        .Q(n_0_ratedone_reg),
        .R(\<const0> ));
(* ASYNC_REG *) 
   FDRE resetovrd_done_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const1> ),
        .Q(resetovrd_done_reg1),
        .R(O7));
(* ASYNC_REG *) 
   FDRE resetovrd_done_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(resetovrd_done_reg1),
        .Q(resetovrd_done_reg2),
        .R(O7));
(* SOFT_HLUTNM = "soft_lutpair267" *) 
   LUT5 #(
    .INIT(32'h00000080)) 
     resetovrd_start_reg1_i_1__5
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[4]),
        .I3(RATE_FSM[0]),
        .I4(RATE_FSM[3]),
        .O(O9));
(* ASYNC_REG *) 
   FDRE rst_idle_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I3),
        .Q(rst_idle_reg1),
        .R(O7));
(* ASYNC_REG *) 
   FDRE rst_idle_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rst_idle_reg1),
        .Q(rst_idle_reg2),
        .R(O7));
(* ASYNC_REG *) 
   FDRE rxpmaresetdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(RATE_RXPMARESETDONE),
        .Q(rxpmaresetdone_reg1),
        .R(O7));
(* ASYNC_REG *) 
   FDRE rxpmaresetdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxpmaresetdone_reg1),
        .Q(rxpmaresetdone_reg2),
        .R(O7));
LUT3 #(
    .INIT(8'h54)) 
     rxratedone_i_1__5
       (.I0(n_0_txratedone_i_2__5),
        .I1(rxratedone_reg2),
        .I2(n_0_rxratedone_reg),
        .O(n_0_rxratedone_i_1__5));
FDRE #(
    .INIT(1'b0)) 
     rxratedone_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_rxratedone_i_1__5),
        .Q(n_0_rxratedone_reg),
        .R(\<const0> ));
(* ASYNC_REG *) 
   FDRE rxratedone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(RATE_RXRATEDONE),
        .Q(rxratedone_reg1),
        .R(O7));
(* ASYNC_REG *) 
   FDRE rxratedone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxratedone_reg1),
        .Q(rxratedone_reg2),
        .R(O7));
(* ASYNC_REG *) 
   FDRE rxresetdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(RATE_RXRESETDONE),
        .Q(rxresetdone_reg1),
        .R(O7));
(* ASYNC_REG *) 
   FDRE rxresetdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxresetdone_reg1),
        .Q(rxresetdone_reg2),
        .R(O7));
(* ASYNC_REG *) 
   FDRE rxsync_done_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(rxsync_done_reg1),
        .R(O7));
(* ASYNC_REG *) 
   FDRE rxsync_done_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxsync_done_reg1),
        .Q(rxsync_done_reg2),
        .R(O7));
(* SOFT_HLUTNM = "soft_lutpair265" *) 
   LUT5 #(
    .INIT(32'h00800000)) 
     rxsync_start_reg1_i_1__5
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[4]),
        .I2(RATE_FSM[0]),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[2]),
        .O(O1));
LUT2 #(
    .INIT(4'hE)) 
     start_reg1_i_1__6
       (.I0(p_0_in5_in),
        .I1(rst_drp_start),
        .O(DRP_START0));
LUT5 #(
    .INIT(32'h02FF0200)) 
     \sysclksel[0]_i_1__5 
       (.I0(rate_in_reg2[1]),
        .I1(rate_in_reg2[0]),
        .I2(RATE_FSM[4]),
        .I3(\n_0_sysclksel[0]_i_2__5 ),
        .I4(RXSYSCLKSEL),
        .O(\n_0_sysclksel[0]_i_1__5 ));
(* SOFT_HLUTNM = "soft_lutpair270" *) 
   LUT5 #(
    .INIT(32'h80000080)) 
     \sysclksel[0]_i_2__5 
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[0]),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[4]),
        .I4(RATE_FSM[3]),
        .O(\n_0_sysclksel[0]_i_2__5 ));
FDRE #(
    .INIT(1'b0)) 
     \sysclksel_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_sysclksel[0]_i_1__5 ),
        .Q(RXSYSCLKSEL),
        .R(O7));
LUT6 #(
    .INIT(64'h0000000007000000)) 
     \txdata_wait_cnt[0]_i_1__5 
       (.I0(txdata_wait_cnt_reg__0[0]),
        .I1(\n_0_txdata_wait_cnt[1]_i_2__5 ),
        .I2(\n_0_txdata_wait_cnt[3]_i_3__5 ),
        .I3(RATE_FSM[0]),
        .I4(RATE_FSM[3]),
        .I5(RATE_FSM[4]),
        .O(p_0_in__0[0]));
LUT6 #(
    .INIT(64'h1000300030001000)) 
     \txdata_wait_cnt[1]_i_1__5 
       (.I0(\n_0_txdata_wait_cnt[1]_i_2__5 ),
        .I1(\n_0_txdata_wait_cnt[3]_i_3__5 ),
        .I2(RATE_FSM[0]),
        .I3(\n_0_txdata_wait_cnt[3]_i_4__5 ),
        .I4(txdata_wait_cnt_reg__0[1]),
        .I5(txdata_wait_cnt_reg__0[0]),
        .O(p_0_in__0[1]));
LUT4 #(
    .INIT(16'h7FFF)) 
     \txdata_wait_cnt[1]_i_2__5 
       (.I0(txdata_wait_cnt_reg__0[2]),
        .I1(txdata_wait_cnt_reg__0[3]),
        .I2(txdata_wait_cnt_reg__0[0]),
        .I3(txdata_wait_cnt_reg__0[1]),
        .O(\n_0_txdata_wait_cnt[1]_i_2__5 ));
LUT6 #(
    .INIT(64'h00E5000000000000)) 
     \txdata_wait_cnt[2]_i_1__5 
       (.I0(\n_0_txdata_wait_cnt[3]_i_2__5 ),
        .I1(txdata_wait_cnt_reg__0[3]),
        .I2(txdata_wait_cnt_reg__0[2]),
        .I3(\n_0_txdata_wait_cnt[3]_i_3__5 ),
        .I4(RATE_FSM[0]),
        .I5(\n_0_txdata_wait_cnt[3]_i_4__5 ),
        .O(p_0_in__0[2]));
LUT6 #(
    .INIT(64'h00DC000000000000)) 
     \txdata_wait_cnt[3]_i_1__5 
       (.I0(\n_0_txdata_wait_cnt[3]_i_2__5 ),
        .I1(txdata_wait_cnt_reg__0[3]),
        .I2(txdata_wait_cnt_reg__0[2]),
        .I3(\n_0_txdata_wait_cnt[3]_i_3__5 ),
        .I4(RATE_FSM[0]),
        .I5(\n_0_txdata_wait_cnt[3]_i_4__5 ),
        .O(p_0_in__0[3]));
LUT2 #(
    .INIT(4'h7)) 
     \txdata_wait_cnt[3]_i_2__5 
       (.I0(txdata_wait_cnt_reg__0[1]),
        .I1(txdata_wait_cnt_reg__0[0]),
        .O(\n_0_txdata_wait_cnt[3]_i_2__5 ));
(* SOFT_HLUTNM = "soft_lutpair272" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \txdata_wait_cnt[3]_i_3__5 
       (.I0(RATE_FSM[1]),
        .I1(RATE_FSM[2]),
        .O(\n_0_txdata_wait_cnt[3]_i_3__5 ));
LUT2 #(
    .INIT(4'h2)) 
     \txdata_wait_cnt[3]_i_4__5 
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[4]),
        .O(\n_0_txdata_wait_cnt[3]_i_4__5 ));
(* counter = "39" *) 
   FDRE #(
    .INIT(1'b0)) 
     \txdata_wait_cnt_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_0_in__0[0]),
        .Q(txdata_wait_cnt_reg__0[0]),
        .R(O7));
(* counter = "39" *) 
   FDRE #(
    .INIT(1'b0)) 
     \txdata_wait_cnt_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_0_in__0[1]),
        .Q(txdata_wait_cnt_reg__0[1]),
        .R(O7));
(* counter = "39" *) 
   FDRE #(
    .INIT(1'b0)) 
     \txdata_wait_cnt_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_0_in__0[2]),
        .Q(txdata_wait_cnt_reg__0[2]),
        .R(O7));
(* counter = "39" *) 
   FDRE #(
    .INIT(1'b0)) 
     \txdata_wait_cnt_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_0_in__0[3]),
        .Q(txdata_wait_cnt_reg__0[3]),
        .R(O7));
LUT6 #(
    .INIT(64'h000000002E222E2E)) 
     txpmareset_i_1__5
       (.I0(GT_RXPMARESET011_out),
        .I1(n_0_txpmareset_i_2__5),
        .I2(RATE_FSM[3]),
        .I3(gen3_exit),
        .I4(n_0_txpmareset_i_3__5),
        .I5(I1),
        .O(n_0_txpmareset_i_1__5));
(* SOFT_HLUTNM = "soft_lutpair268" *) 
   LUT5 #(
    .INIT(32'h90020000)) 
     txpmareset_i_2__5
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[4]),
        .I2(RATE_FSM[3]),
        .I3(RATE_FSM[0]),
        .I4(RATE_FSM[1]),
        .O(n_0_txpmareset_i_2__5));
LUT2 #(
    .INIT(4'hB)) 
     txpmareset_i_3__5
       (.I0(rate_in_reg2[0]),
        .I1(rate_in_reg2[1]),
        .O(n_0_txpmareset_i_3__5));
FDRE #(
    .INIT(1'b0)) 
     txpmareset_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_txpmareset_i_1__5),
        .Q(GT_RXPMARESET011_out),
        .R(\<const0> ));
LUT3 #(
    .INIT(8'h54)) 
     txratedone_i_1__5
       (.I0(n_0_txratedone_i_2__5),
        .I1(txratedone_reg2),
        .I2(n_0_txratedone_reg),
        .O(n_0_txratedone_i_1__5));
LUT6 #(
    .INIT(64'hFFFFEFFFFFFFFFFF)) 
     txratedone_i_2__5
       (.I0(I1),
        .I1(RATE_FSM[3]),
        .I2(RATE_FSM[4]),
        .I3(RATE_FSM[0]),
        .I4(RATE_FSM[1]),
        .I5(RATE_FSM[2]),
        .O(n_0_txratedone_i_2__5));
FDRE #(
    .INIT(1'b0)) 
     txratedone_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_txratedone_i_1__5),
        .Q(n_0_txratedone_reg),
        .R(\<const0> ));
(* ASYNC_REG *) 
   FDRE txratedone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(RATE_TXRATEDONE),
        .Q(txratedone_reg1),
        .R(O7));
(* ASYNC_REG *) 
   FDRE txratedone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txratedone_reg1),
        .Q(txratedone_reg2),
        .R(O7));
(* ASYNC_REG *) 
   FDRE txresetdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(RATE_TXRESETDONE),
        .Q(txresetdone_reg1),
        .R(O7));
(* ASYNC_REG *) 
   FDRE txresetdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txresetdone_reg1),
        .Q(txresetdone_reg2),
        .R(O7));
(* ASYNC_REG *) 
   FDRE txsync_done_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(RATE_TXSYNC_DONE),
        .Q(txsync_done_reg1),
        .R(O7));
(* ASYNC_REG *) 
   FDRE txsync_done_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txsync_done_reg1),
        .Q(txsync_done_reg2),
        .R(O7));
LUT6 #(
    .INIT(64'hAAAAAAAAAAEAAAAA)) 
     txsync_start_reg1_i_1
       (.I0(rst_txsync_start),
        .I1(RATE_FSM[4]),
        .I2(RATE_FSM[3]),
        .I3(RATE_FSM[2]),
        .I4(RATE_FSM[1]),
        .I5(RATE_FSM[0]),
        .O(SYNC_TXSYNC_START08_out));
LUT2 #(
    .INIT(4'hE)) 
     x16_reg1_i_1__5
       (.I0(p_0_in6_in),
        .I1(rst_drp_x16),
        .O(DRP_X160));
LUT2 #(
    .INIT(4'hE)) 
     x16x20_mode_reg1_i_1__5
       (.I0(p_0_in129_in),
        .I1(rst_drp_x16x20_mode),
        .O(DRP_X16X20_MODE0130_out));
endmodule

(* ORIG_REF_NAME = "vc709_pcie_x8_gen3_pipe_rate" *) 
module vc709_pcie_x8_gen3vc709_pcie_x8_gen3_pipe_rate_21
   (RATE_FSM,
    GT_RXPMARESET081_out,
    pipe_pclk_sel_out,
    p_343_out,
    SYNC_RXSYNC_START,
    GT_CPLLRESET086_out,
    SYNC_TXSYNC_START,
    DRP_X16X20_MODE090_out,
    DRP_X16059_out,
    DRP_START057_out,
    O1,
    O2,
    USER_RATE_DONE,
    USER_RATE_RXSYNC,
    USER_RESETOVRD_START,
    SYNC_RATE_IDLE,
    GT_CPLLPD088_out,
    RXRATE,
    QRST_QPLLPD_IN,
    QRST_QPLLRESET_IN,
    RXSYSCLKSEL,
    I1,
    rst_txsync_start,
    rst_drp_x16x20_mode,
    rst_drp_x16,
    rst_drp_start,
    O7,
    DRP_RATE,
    pipe_pclk_in,
    I2,
    RATE_CPLLLOCK,
    RATE_QPLLLOCK,
    RATE_DRP_DONE,
    RATE_RXPMARESETDONE,
    pipe_mmcm_lock_in,
    RATE_PHYSTATUS,
    USER_TXRESETDONE,
    USER_RXRESETDONE,
    RATE_TXRATEDONE,
    RATE_RXRATEDONE,
    RATE_TXSYNC_DONE,
    I3,
    p_1_in8_in,
    p_0_in7_in);
  output [4:0]RATE_FSM;
  output GT_RXPMARESET081_out;
  output [0:0]pipe_pclk_sel_out;
  output p_343_out;
  output SYNC_RXSYNC_START;
  output GT_CPLLRESET086_out;
  output SYNC_TXSYNC_START;
  output DRP_X16X20_MODE090_out;
  output DRP_X16059_out;
  output DRP_START057_out;
  output O1;
  output O2;
  output USER_RATE_DONE;
  output USER_RATE_RXSYNC;
  output USER_RESETOVRD_START;
  output SYNC_RATE_IDLE;
  output GT_CPLLPD088_out;
  output [0:0]RXRATE;
  output [0:0]QRST_QPLLPD_IN;
  output [0:0]QRST_QPLLRESET_IN;
  output [0:0]RXSYSCLKSEL;
  input I1;
  input rst_txsync_start;
  input rst_drp_x16x20_mode;
  input rst_drp_x16;
  input rst_drp_start;
  input [0:0]O7;
  input [1:0]DRP_RATE;
  input pipe_pclk_in;
  input I2;
  input RATE_CPLLLOCK;
  input RATE_QPLLLOCK;
  input RATE_DRP_DONE;
  input RATE_RXPMARESETDONE;
  input pipe_mmcm_lock_in;
  input RATE_PHYSTATUS;
  input USER_TXRESETDONE;
  input USER_RXRESETDONE;
  input RATE_TXRATEDONE;
  input RATE_RXRATEDONE;
  input RATE_TXSYNC_DONE;
  input I3;
  input p_1_in8_in;
  input p_0_in7_in;

  wire \<const0> ;
  wire \<const1> ;
  wire [1:0]DRP_RATE;
  wire DRP_START057_out;
  wire DRP_X16059_out;
  wire DRP_X16X20_MODE090_out;
  wire GT_CPLLPD088_out;
  wire GT_CPLLRESET086_out;
  wire GT_RXPMARESET081_out;
  wire I1;
  wire I2;
  wire I3;
  wire O1;
  wire O2;
  wire [0:0]O7;
  wire [0:0]QRST_QPLLPD_IN;
  wire [0:0]QRST_QPLLRESET_IN;
  wire RATE_CPLLLOCK;
  wire RATE_DRP_DONE;
  wire [4:0]RATE_FSM;
  wire RATE_PHYSTATUS;
  wire RATE_QPLLLOCK;
  wire RATE_RXPMARESETDONE;
  wire RATE_RXRATEDONE;
  wire RATE_TXRATEDONE;
  wire RATE_TXSYNC_DONE;
  wire [0:0]RXRATE;
  wire [0:0]RXSYSCLKSEL;
  wire SYNC_RATE_IDLE;
  wire SYNC_RXSYNC_START;
  wire SYNC_TXSYNC_START;
  wire USER_RATE_DONE;
  wire USER_RATE_RXSYNC;
  wire USER_RESETOVRD_START;
  wire USER_RXRESETDONE;
  wire USER_TXRESETDONE;
  wire cplllock_reg1;
  wire cplllock_reg2;
  wire drp_done_reg1;
  wire drp_done_reg2;
  wire fsm1__0;
  wire gen3_exit;
  wire mmcm_lock_reg1;
  wire mmcm_lock_reg2;
  wire n_0_cpllpd_i_1__0;
  wire n_0_cpllreset_i_1__0;
  wire n_0_drp_start_i_1__0;
  wire n_0_drp_x16_i_1__0;
  wire n_0_drp_x16x20_mode_i_1__0;
  wire \n_0_fsm[0]_i_10__0 ;
  wire \n_0_fsm[0]_i_11__0 ;
  wire \n_0_fsm[0]_i_12__0 ;
  wire \n_0_fsm[0]_i_1__3 ;
  wire \n_0_fsm[0]_i_2__2 ;
  wire \n_0_fsm[0]_i_3__2 ;
  wire \n_0_fsm[0]_i_4__2 ;
  wire \n_0_fsm[0]_i_5__2 ;
  wire \n_0_fsm[0]_i_6__1 ;
  wire \n_0_fsm[0]_i_7__0 ;
  wire \n_0_fsm[0]_i_8__0 ;
  wire \n_0_fsm[0]_i_9__0 ;
  wire \n_0_fsm[1]_i_1__3 ;
  wire \n_0_fsm[1]_i_2__2 ;
  wire \n_0_fsm[1]_i_3__2 ;
  wire \n_0_fsm[1]_i_4__0 ;
  wire \n_0_fsm[1]_i_5__0 ;
  wire \n_0_fsm[1]_i_6__0 ;
  wire \n_0_fsm[1]_i_7__0 ;
  wire \n_0_fsm[2]_i_10__0 ;
  wire \n_0_fsm[2]_i_1__3 ;
  wire \n_0_fsm[2]_i_2__1 ;
  wire \n_0_fsm[2]_i_3__1 ;
  wire \n_0_fsm[2]_i_4__0 ;
  wire \n_0_fsm[2]_i_5__0 ;
  wire \n_0_fsm[2]_i_7__0 ;
  wire \n_0_fsm[2]_i_8__0 ;
  wire \n_0_fsm[2]_i_9__0 ;
  wire \n_0_fsm[3]_i_11__0 ;
  wire \n_0_fsm[3]_i_12__0 ;
  wire \n_0_fsm[3]_i_1__3 ;
  wire \n_0_fsm[3]_i_2__0 ;
  wire \n_0_fsm[3]_i_3__0 ;
  wire \n_0_fsm[3]_i_4__0 ;
  wire \n_0_fsm[3]_i_5__0 ;
  wire \n_0_fsm[3]_i_6__0 ;
  wire \n_0_fsm[3]_i_7__0 ;
  wire \n_0_fsm[3]_i_8__0 ;
  wire \n_0_fsm[3]_i_9__0 ;
  wire \n_0_fsm[4]_i_1__3 ;
  wire \n_0_fsm[4]_i_2__2 ;
  wire \n_0_fsm[4]_i_3__0 ;
  wire n_0_gen3_exit_i_1__0;
  wire n_0_gen3_exit_i_2__0;
  wire n_0_gen3_i_1__0;
  wire n_0_gen3_i_2__0;
  wire n_0_pclk_sel_i_1__0;
  wire n_0_pclk_sel_i_2__0;
  wire n_0_phystatus_i_1__0;
  wire n_0_phystatus_reg;
  wire n_0_qpllpd_i_1__0;
  wire n_0_qpllreset_i_1__0;
  wire \n_0_rate_out[0]_i_1__0 ;
  wire \n_0_rate_out[0]_i_2__0 ;
  wire n_0_ratedone_i_1__0;
  wire n_0_ratedone_reg;
  wire n_0_rxratedone_i_1__0;
  wire n_0_rxratedone_reg;
  wire \n_0_sysclksel[0]_i_1__0 ;
  wire \n_0_sysclksel[0]_i_2__0 ;
  wire \n_0_txdata_wait_cnt[1]_i_2__0 ;
  wire \n_0_txdata_wait_cnt[3]_i_2__0 ;
  wire \n_0_txdata_wait_cnt[3]_i_3__0 ;
  wire \n_0_txdata_wait_cnt[3]_i_4__0 ;
  wire n_0_txpmareset_i_1__0;
  wire n_0_txpmareset_i_2__0;
  wire n_0_txpmareset_i_3__0;
  wire n_0_txratedone_i_1__0;
  wire n_0_txratedone_i_2__0;
  wire n_0_txratedone_reg;
  wire p_0_in56_in;
  wire p_0_in58_in;
  wire p_0_in7_in;
  wire p_0_in85_in;
  wire p_0_in89_in;
  wire [3:0]p_0_in__0;
  wire p_1_in8_in;
  wire p_343_out;
  wire phystatus_reg1;
  wire phystatus_reg2;
  wire pipe_mmcm_lock_in;
  wire pipe_pclk_in;
  wire [0:0]pipe_pclk_sel_out;
  wire pll_lock;
  wire qplllock_reg1;
  wire qplllock_reg2;
  wire qpllpd;
  wire qpllreset;
  wire [1:0]rate_in_reg1;
  wire [1:0]rate_in_reg2;
  wire resetovrd_done_reg1;
  wire resetovrd_done_reg2;
  wire rst_drp_start;
  wire rst_drp_x16;
  wire rst_drp_x16x20_mode;
  wire rst_idle_reg1;
  wire rst_idle_reg2;
  wire rst_txsync_start;
  wire rxpmaresetdone_reg1;
  wire rxpmaresetdone_reg2;
  wire rxratedone_reg1;
  wire rxratedone_reg2;
  wire rxresetdone_reg1;
  wire rxresetdone_reg2;
  wire rxsync_done_reg1;
  wire rxsync_done_reg2;
  wire [3:0]txdata_wait_cnt_reg__0__0;
  wire txratedone_reg1;
  wire txratedone_reg2;
  wire txresetdone_reg1;
  wire txresetdone_reg2;
  wire txsync_done_reg1;
  wire txsync_done_reg2;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
(* ASYNC_REG *) 
   FDRE cplllock_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(RATE_CPLLLOCK),
        .Q(cplllock_reg1),
        .R(O7));
(* ASYNC_REG *) 
   FDRE cplllock_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(cplllock_reg1),
        .Q(cplllock_reg2),
        .R(O7));
LUT6 #(
    .INIT(64'h0040FFFF00400000)) 
     cpllpd_i_1__0
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[4]),
        .I2(rate_in_reg2[1]),
        .I3(rate_in_reg2[0]),
        .I4(qpllpd),
        .I5(GT_CPLLPD088_out),
        .O(n_0_cpllpd_i_1__0));
(* SOFT_HLUTNM = "soft_lutpair277" *) 
   LUT5 #(
    .INIT(32'h80000090)) 
     cpllpd_i_2__0
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[4]),
        .I2(RATE_FSM[0]),
        .I3(RATE_FSM[2]),
        .I4(RATE_FSM[1]),
        .O(qpllpd));
FDRE #(
    .INIT(1'b0)) 
     cpllpd_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_cpllpd_i_1__0),
        .Q(GT_CPLLPD088_out),
        .R(O7));
LUT6 #(
    .INIT(64'h0040FFFF00400000)) 
     cpllreset_i_1__0
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[4]),
        .I2(rate_in_reg2[1]),
        .I3(rate_in_reg2[0]),
        .I4(qpllreset),
        .I5(p_0_in85_in),
        .O(n_0_cpllreset_i_1__0));
(* SOFT_HLUTNM = "soft_lutpair278" *) 
   LUT5 #(
    .INIT(32'h80000108)) 
     cpllreset_i_2__1
       (.I0(RATE_FSM[4]),
        .I1(RATE_FSM[3]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[0]),
        .O(qpllreset));
FDRE #(
    .INIT(1'b0)) 
     cpllreset_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_cpllreset_i_1__0),
        .Q(p_0_in85_in),
        .R(O7));
(* ASYNC_REG *) 
   FDRE drp_done_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(RATE_DRP_DONE),
        .Q(drp_done_reg1),
        .R(O7));
(* ASYNC_REG *) 
   FDRE drp_done_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(drp_done_reg1),
        .Q(drp_done_reg2),
        .R(O7));
(* SOFT_HLUTNM = "soft_lutpair275" *) 
   LUT5 #(
    .INIT(32'h42040010)) 
     drp_start_i_1__0
       (.I0(RATE_FSM[4]),
        .I1(RATE_FSM[3]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[0]),
        .O(n_0_drp_start_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     drp_start_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_drp_start_i_1__0),
        .Q(p_0_in56_in),
        .R(O7));
(* SOFT_HLUTNM = "soft_lutpair274" *) 
   LUT5 #(
    .INIT(32'h21000104)) 
     drp_x16_i_1__0
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[4]),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[2]),
        .I4(RATE_FSM[0]),
        .O(n_0_drp_x16_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     drp_x16_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_drp_x16_i_1__0),
        .Q(p_0_in58_in),
        .R(O7));
(* SOFT_HLUTNM = "soft_lutpair276" *) 
   LUT5 #(
    .INIT(32'h20000874)) 
     drp_x16x20_mode_i_1__0
       (.I0(RATE_FSM[0]),
        .I1(RATE_FSM[4]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[3]),
        .O(n_0_drp_x16x20_mode_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     drp_x16x20_mode_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_drp_x16x20_mode_i_1__0),
        .Q(p_0_in89_in),
        .R(O7));
LUT5 #(
    .INIT(32'h08080B08)) 
     \fsm[0]_i_10__0 
       (.I0(drp_done_reg2),
        .I1(RATE_FSM[0]),
        .I2(RATE_FSM[1]),
        .I3(mmcm_lock_reg2),
        .I4(rxpmaresetdone_reg2),
        .O(\n_0_fsm[0]_i_10__0 ));
LUT2 #(
    .INIT(4'h2)) 
     \fsm[0]_i_11__0 
       (.I0(rate_in_reg2[0]),
        .I1(rate_in_reg2[1]),
        .O(\n_0_fsm[0]_i_11__0 ));
LUT3 #(
    .INIT(8'h01)) 
     \fsm[0]_i_12__0 
       (.I0(rate_in_reg2[0]),
        .I1(rate_in_reg2[1]),
        .I2(gen3_exit),
        .O(\n_0_fsm[0]_i_12__0 ));
LUT5 #(
    .INIT(32'hFFFF3210)) 
     \fsm[0]_i_1__3 
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[4]),
        .I2(\n_0_fsm[0]_i_2__2 ),
        .I3(\n_0_fsm[0]_i_3__2 ),
        .I4(\n_0_fsm[0]_i_4__2 ),
        .O(\n_0_fsm[0]_i_1__3 ));
LUT6 #(
    .INIT(64'h04CF04CC34FF34FC)) 
     \fsm[0]_i_2__2 
       (.I0(pll_lock),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[0]),
        .I4(\n_0_fsm[2]_i_8__0 ),
        .I5(drp_done_reg2),
        .O(\n_0_fsm[0]_i_2__2 ));
LUT6 #(
    .INIT(64'hF3FFAAAAF300AAAA)) 
     \fsm[0]_i_3__2 
       (.I0(\n_0_fsm[0]_i_5__2 ),
        .I1(RATE_FSM[0]),
        .I2(drp_done_reg2),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[2]),
        .I5(\n_0_fsm[0]_i_6__1 ),
        .O(\n_0_fsm[0]_i_3__2 ));
LUT6 #(
    .INIT(64'hAAEEAAFA00000000)) 
     \fsm[0]_i_4__2 
       (.I0(\n_0_fsm[0]_i_7__0 ),
        .I1(\n_0_fsm[0]_i_8__0 ),
        .I2(\n_0_fsm[0]_i_9__0 ),
        .I3(RATE_FSM[3]),
        .I4(RATE_FSM[2]),
        .I5(RATE_FSM[4]),
        .O(\n_0_fsm[0]_i_4__2 ));
LUT6 #(
    .INIT(64'hAAAAEAAAAAAAAAAA)) 
     \fsm[0]_i_5__2 
       (.I0(\n_0_fsm[0]_i_10__0 ),
        .I1(rst_idle_reg2),
        .I2(drp_done_reg2),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[0]),
        .I5(pll_lock),
        .O(\n_0_fsm[0]_i_5__2 ));
LUT6 #(
    .INIT(64'hFFFF5D5500005D55)) 
     \fsm[0]_i_6__1 
       (.I0(I3),
        .I1(txresetdone_reg2),
        .I2(phystatus_reg2),
        .I3(rxresetdone_reg2),
        .I4(RATE_FSM[0]),
        .I5(\n_0_txdata_wait_cnt[1]_i_2__0 ),
        .O(\n_0_fsm[0]_i_6__1 ));
LUT6 #(
    .INIT(64'h00830F8300000000)) 
     \fsm[0]_i_7__0 
       (.I0(rxsync_done_reg2),
        .I1(RATE_FSM[0]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[1]),
        .I4(txsync_done_reg2),
        .I5(RATE_FSM[3]),
        .O(\n_0_fsm[0]_i_7__0 ));
LUT5 #(
    .INIT(32'h33330FAA)) 
     \fsm[0]_i_8__0 
       (.I0(drp_done_reg2),
        .I1(resetovrd_done_reg2),
        .I2(fsm1__0),
        .I3(RATE_FSM[0]),
        .I4(RATE_FSM[1]),
        .O(\n_0_fsm[0]_i_8__0 ));
LUT6 #(
    .INIT(64'hF10F0100F1FF01F0)) 
     \fsm[0]_i_9__0 
       (.I0(\n_0_fsm[0]_i_11__0 ),
        .I1(\n_0_fsm[0]_i_12__0 ),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[0]),
        .I4(drp_done_reg2),
        .I5(rxpmaresetdone_reg2),
        .O(\n_0_fsm[0]_i_9__0 ));
LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
     \fsm[1]_i_1__3 
       (.I0(\n_0_fsm[1]_i_2__2 ),
        .I1(\n_0_fsm[1]_i_3__2 ),
        .I2(RATE_FSM[3]),
        .I3(RATE_FSM[4]),
        .I4(\n_0_fsm[1]_i_4__0 ),
        .I5(\n_0_fsm[1]_i_5__0 ),
        .O(\n_0_fsm[1]_i_1__3 ));
LUT6 #(
    .INIT(64'hAEAAAEAAAEEEAEAA)) 
     \fsm[1]_i_2__2 
       (.I0(\n_0_fsm[1]_i_6__0 ),
        .I1(RATE_FSM[2]),
        .I2(\n_0_fsm[4]_i_2__2 ),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[0]),
        .I5(\n_0_txdata_wait_cnt[1]_i_2__0 ),
        .O(\n_0_fsm[1]_i_2__2 ));
LUT5 #(
    .INIT(32'h070C37CC)) 
     \fsm[1]_i_3__2 
       (.I0(txsync_done_reg2),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[0]),
        .I4(rxsync_done_reg2),
        .O(\n_0_fsm[1]_i_3__2 ));
LUT5 #(
    .INIT(32'h3BC80BC8)) 
     \fsm[1]_i_4__0 
       (.I0(\n_0_fsm[1]_i_7__0 ),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[0]),
        .I4(drp_done_reg2),
        .O(\n_0_fsm[1]_i_4__0 ));
LUT6 #(
    .INIT(64'h3F3FAFAF0000F000)) 
     \fsm[1]_i_5__0 
       (.I0(drp_done_reg2),
        .I1(resetovrd_done_reg2),
        .I2(RATE_FSM[0]),
        .I3(\n_0_fsm[2]_i_10__0 ),
        .I4(RATE_FSM[2]),
        .I5(RATE_FSM[1]),
        .O(\n_0_fsm[1]_i_5__0 ));
LUT6 #(
    .INIT(64'h00000B0F000000F0)) 
     \fsm[1]_i_6__0 
       (.I0(rst_idle_reg2),
        .I1(pll_lock),
        .I2(RATE_FSM[0]),
        .I3(drp_done_reg2),
        .I4(RATE_FSM[2]),
        .I5(RATE_FSM[1]),
        .O(\n_0_fsm[1]_i_6__0 ));
LUT6 #(
    .INIT(64'h75F77DFFFFFFFFFF)) 
     \fsm[1]_i_7__0 
       (.I0(rst_idle_reg2),
        .I1(rate_in_reg2[1]),
        .I2(rate_in_reg2[0]),
        .I3(cplllock_reg2),
        .I4(qplllock_reg2),
        .I5(RATE_FSM[0]),
        .O(\n_0_fsm[1]_i_7__0 ));
LUT3 #(
    .INIT(8'h31)) 
     \fsm[2]_i_10__0 
       (.I0(gen3_exit),
        .I1(rate_in_reg2[1]),
        .I2(rate_in_reg2[0]),
        .O(\n_0_fsm[2]_i_10__0 ));
LUT6 #(
    .INIT(64'hEFAFEFAAEAAFEAAA)) 
     \fsm[2]_i_1__3 
       (.I0(\n_0_fsm[2]_i_2__1 ),
        .I1(\n_0_fsm[2]_i_3__1 ),
        .I2(RATE_FSM[3]),
        .I3(RATE_FSM[4]),
        .I4(\n_0_fsm[2]_i_4__0 ),
        .I5(\n_0_fsm[2]_i_5__0 ),
        .O(\n_0_fsm[2]_i_1__3 ));
LUT6 #(
    .INIT(64'h0444440004440000)) 
     \fsm[2]_i_2__1 
       (.I0(RATE_FSM[4]),
        .I1(RATE_FSM[3]),
        .I2(\n_0_fsm[4]_i_2__2 ),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[2]),
        .I5(RATE_FSM[0]),
        .O(\n_0_fsm[2]_i_2__1 ));
LUT5 #(
    .INIT(32'h0FA03000)) 
     \fsm[2]_i_3__1 
       (.I0(txsync_done_reg2),
        .I1(rxsync_done_reg2),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[2]),
        .I4(RATE_FSM[0]),
        .O(\n_0_fsm[2]_i_3__1 ));
LUT6 #(
    .INIT(64'h38F338F038F038F0)) 
     \fsm[2]_i_4__0 
       (.I0(pll_lock),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[0]),
        .I4(\n_0_fsm[2]_i_7__0 ),
        .I5(\n_0_fsm[2]_i_8__0 ),
        .O(\n_0_fsm[2]_i_4__0 ));
LUT6 #(
    .INIT(64'hAAABBABABABBBABA)) 
     \fsm[2]_i_5__0 
       (.I0(\n_0_fsm[2]_i_9__0 ),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[2]),
        .I3(\n_0_fsm[2]_i_10__0 ),
        .I4(RATE_FSM[0]),
        .I5(fsm1__0),
        .O(\n_0_fsm[2]_i_5__0 ));
LUT4 #(
    .INIT(16'hBA8A)) 
     \fsm[2]_i_6__0 
       (.I0(cplllock_reg2),
        .I1(rate_in_reg2[0]),
        .I2(rate_in_reg2[1]),
        .I3(qplllock_reg2),
        .O(pll_lock));
LUT4 #(
    .INIT(16'hD0DD)) 
     \fsm[2]_i_7__0 
       (.I0(rate_in_reg2[1]),
        .I1(rate_in_reg2[0]),
        .I2(rate_in_reg1[0]),
        .I3(rate_in_reg1[1]),
        .O(\n_0_fsm[2]_i_7__0 ));
LUT4 #(
    .INIT(16'h6FF6)) 
     \fsm[2]_i_8__0 
       (.I0(rate_in_reg2[1]),
        .I1(rate_in_reg1[1]),
        .I2(rate_in_reg2[0]),
        .I3(rate_in_reg1[0]),
        .O(\n_0_fsm[2]_i_8__0 ));
LUT5 #(
    .INIT(32'h77000C00)) 
     \fsm[2]_i_9__0 
       (.I0(resetovrd_done_reg2),
        .I1(RATE_FSM[0]),
        .I2(drp_done_reg2),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[2]),
        .O(\n_0_fsm[2]_i_9__0 ));
LUT6 #(
    .INIT(64'hFFFFFFFFF8FFF8F8)) 
     \fsm[3]_i_10__0 
       (.I0(p_1_in8_in),
        .I1(p_0_in7_in),
        .I2(n_0_ratedone_reg),
        .I3(rate_in_reg2[0]),
        .I4(rate_in_reg2[1]),
        .I5(gen3_exit),
        .O(fsm1__0));
(* SOFT_HLUTNM = "soft_lutpair281" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \fsm[3]_i_11__0 
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[4]),
        .O(\n_0_fsm[3]_i_11__0 ));
LUT6 #(
    .INIT(64'hFFFF04F7FFFFFFFF)) 
     \fsm[3]_i_12__0 
       (.I0(qplllock_reg2),
        .I1(rate_in_reg2[1]),
        .I2(rate_in_reg2[0]),
        .I3(cplllock_reg2),
        .I4(rst_idle_reg2),
        .I5(drp_done_reg2),
        .O(\n_0_fsm[3]_i_12__0 ));
LUT6 #(
    .INIT(64'hFFFFFFFFEEEAEAEA)) 
     \fsm[3]_i_1__3 
       (.I0(\n_0_fsm[3]_i_2__0 ),
        .I1(\n_0_fsm[3]_i_3__0 ),
        .I2(\n_0_fsm[3]_i_4__0 ),
        .I3(\n_0_fsm[3]_i_5__0 ),
        .I4(RATE_FSM[0]),
        .I5(\n_0_fsm[3]_i_6__0 ),
        .O(\n_0_fsm[3]_i_1__3 ));
LUT6 #(
    .INIT(64'hFFFFFFFF3F730000)) 
     \fsm[3]_i_2__0 
       (.I0(rxsync_done_reg2),
        .I1(RATE_FSM[2]),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[0]),
        .I4(\n_0_fsm[3]_i_7__0 ),
        .I5(\n_0_fsm[3]_i_8__0 ),
        .O(\n_0_fsm[3]_i_2__0 ));
LUT2 #(
    .INIT(4'h1)) 
     \fsm[3]_i_3__0 
       (.I0(RATE_FSM[4]),
        .I1(RATE_FSM[3]),
        .O(\n_0_fsm[3]_i_3__0 ));
LUT6 #(
    .INIT(64'h0000220020200220)) 
     \fsm[3]_i_4__0 
       (.I0(\n_0_fsm[3]_i_9__0 ),
        .I1(RATE_FSM[0]),
        .I2(rate_in_reg1[0]),
        .I3(rate_in_reg2[0]),
        .I4(rate_in_reg1[1]),
        .I5(rate_in_reg2[1]),
        .O(\n_0_fsm[3]_i_4__0 ));
(* SOFT_HLUTNM = "soft_lutpair282" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \fsm[3]_i_5__0 
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[1]),
        .O(\n_0_fsm[3]_i_5__0 ));
LUT6 #(
    .INIT(64'h00000000C0800080)) 
     \fsm[3]_i_6__0 
       (.I0(fsm1__0),
        .I1(RATE_FSM[0]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[1]),
        .I4(resetovrd_done_reg2),
        .I5(\n_0_fsm[3]_i_11__0 ),
        .O(\n_0_fsm[3]_i_6__0 ));
(* SOFT_HLUTNM = "soft_lutpair281" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \fsm[3]_i_7__0 
       (.I0(RATE_FSM[4]),
        .I1(RATE_FSM[3]),
        .O(\n_0_fsm[3]_i_7__0 ));
LUT6 #(
    .INIT(64'h2AAA2AAA2AAA2A0A)) 
     \fsm[3]_i_8__0 
       (.I0(\n_0_txdata_wait_cnt[3]_i_4__0 ),
        .I1(\n_0_fsm[4]_i_2__2 ),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[2]),
        .I4(RATE_FSM[0]),
        .I5(\n_0_fsm[3]_i_12__0 ),
        .O(\n_0_fsm[3]_i_8__0 ));
LUT2 #(
    .INIT(4'h1)) 
     \fsm[3]_i_9__0 
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[1]),
        .O(\n_0_fsm[3]_i_9__0 ));
LUT6 #(
    .INIT(64'hCFECCFCCCFCCCFCC)) 
     \fsm[4]_i_1__3 
       (.I0(\n_0_fsm[4]_i_2__2 ),
        .I1(\n_0_fsm[4]_i_3__0 ),
        .I2(RATE_FSM[3]),
        .I3(RATE_FSM[4]),
        .I4(RATE_FSM[1]),
        .I5(RATE_FSM[2]),
        .O(\n_0_fsm[4]_i_1__3 ));
LUT5 #(
    .INIT(32'h77477744)) 
     \fsm[4]_i_2__2 
       (.I0(drp_done_reg2),
        .I1(RATE_FSM[0]),
        .I2(rate_in_reg2[0]),
        .I3(rate_in_reg2[1]),
        .I4(gen3_exit),
        .O(\n_0_fsm[4]_i_2__2 ));
LUT6 #(
    .INIT(64'h0080888808808888)) 
     \fsm[4]_i_3__0 
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[4]),
        .I2(RATE_FSM[0]),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[2]),
        .I5(rxsync_done_reg2),
        .O(\n_0_fsm[4]_i_3__0 ));
FDSE #(
    .INIT(1'b0)) 
     \fsm_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_fsm[0]_i_1__3 ),
        .Q(RATE_FSM[0]),
        .S(O7));
FDSE #(
    .INIT(1'b0)) 
     \fsm_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_fsm[1]_i_1__3 ),
        .Q(RATE_FSM[1]),
        .S(O7));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_fsm[2]_i_1__3 ),
        .Q(RATE_FSM[2]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_fsm[3]_i_1__3 ),
        .Q(RATE_FSM[3]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_fsm[4]_i_1__3 ),
        .Q(RATE_FSM[4]),
        .R(O7));
LUT6 #(
    .INIT(64'h00000000222E2222)) 
     gen3_exit_i_1__0
       (.I0(gen3_exit),
        .I1(n_0_gen3_exit_i_2__0),
        .I2(RATE_FSM[4]),
        .I3(rate_in_reg2[0]),
        .I4(rate_in_reg2[1]),
        .I5(I1),
        .O(n_0_gen3_exit_i_1__0));
LUT6 #(
    .INIT(64'h8000000180000000)) 
     gen3_exit_i_2__0
       (.I0(RATE_FSM[0]),
        .I1(RATE_FSM[2]),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[4]),
        .I4(RATE_FSM[3]),
        .I5(\n_0_fsm[2]_i_8__0 ),
        .O(n_0_gen3_exit_i_2__0));
FDRE #(
    .INIT(1'b0)) 
     gen3_exit_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_gen3_exit_i_1__0),
        .Q(gen3_exit),
        .R(\<const0> ));
LUT6 #(
    .INIT(64'h00000000222E2222)) 
     gen3_i_1__0
       (.I0(p_343_out),
        .I1(n_0_gen3_i_2__0),
        .I2(RATE_FSM[4]),
        .I3(rate_in_reg2[0]),
        .I4(rate_in_reg2[1]),
        .I5(I1),
        .O(n_0_gen3_i_1__0));
(* SOFT_HLUTNM = "soft_lutpair279" *) 
   LUT5 #(
    .INIT(32'h80020000)) 
     gen3_i_2__0
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[4]),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[2]),
        .I4(RATE_FSM[0]),
        .O(n_0_gen3_i_2__0));
FDRE #(
    .INIT(1'b0)) 
     gen3_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_gen3_i_1__0),
        .Q(p_343_out),
        .R(\<const0> ));
LUT2 #(
    .INIT(4'hE)) 
     \gth_channel.gthe2_channel_i_i_1__0 
       (.I0(p_0_in85_in),
        .I1(I1),
        .O(GT_CPLLRESET086_out));
LUT1 #(
    .INIT(2'h1)) 
     \gth_channel.gthe2_channel_i_i_4__5 
       (.I0(p_343_out),
        .O(O2));
LUT1 #(
    .INIT(2'h1)) 
     \gth_channel.gthe2_channel_i_i_6__0 
       (.I0(p_343_out),
        .O(O1));
(* ASYNC_REG *) 
   FDRE mmcm_lock_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(pipe_mmcm_lock_in),
        .Q(mmcm_lock_reg1),
        .R(O7));
(* ASYNC_REG *) 
   FDRE mmcm_lock_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(mmcm_lock_reg1),
        .Q(mmcm_lock_reg2),
        .R(O7));
LUT6 #(
    .INIT(64'h0000000022222EE2)) 
     pclk_sel_i_1__0
       (.I0(pipe_pclk_sel_out),
        .I1(n_0_pclk_sel_i_2__0),
        .I2(rate_in_reg2[1]),
        .I3(rate_in_reg2[0]),
        .I4(RATE_FSM[4]),
        .I5(I1),
        .O(n_0_pclk_sel_i_1__0));
(* SOFT_HLUTNM = "soft_lutpair280" *) 
   LUT5 #(
    .INIT(32'h80002008)) 
     pclk_sel_i_2__0
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[0]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[4]),
        .O(n_0_pclk_sel_i_2__0));
FDRE #(
    .INIT(1'b0)) 
     pclk_sel_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_pclk_sel_i_1__0),
        .Q(pipe_pclk_sel_out),
        .R(\<const0> ));
LUT3 #(
    .INIT(8'h54)) 
     phystatus_i_1__0
       (.I0(n_0_txratedone_i_2__0),
        .I1(phystatus_reg2),
        .I2(n_0_phystatus_reg),
        .O(n_0_phystatus_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     phystatus_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_phystatus_i_1__0),
        .Q(n_0_phystatus_reg),
        .R(\<const0> ));
(* ASYNC_REG *) 
   FDRE phystatus_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(RATE_PHYSTATUS),
        .Q(phystatus_reg1),
        .R(O7));
(* ASYNC_REG *) 
   FDRE phystatus_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(phystatus_reg1),
        .Q(phystatus_reg2),
        .R(O7));
(* ASYNC_REG *) 
   FDRE qplllock_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(RATE_QPLLLOCK),
        .Q(qplllock_reg1),
        .R(O7));
(* ASYNC_REG *) 
   FDRE qplllock_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(qplllock_reg1),
        .Q(qplllock_reg2),
        .R(O7));
LUT6 #(
    .INIT(64'h4044FFFF40440000)) 
     qpllpd_i_1__0
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[4]),
        .I2(rate_in_reg2[0]),
        .I3(rate_in_reg2[1]),
        .I4(qpllpd),
        .I5(QRST_QPLLPD_IN),
        .O(n_0_qpllpd_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     qpllpd_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_qpllpd_i_1__0),
        .Q(QRST_QPLLPD_IN),
        .R(O7));
LUT6 #(
    .INIT(64'h4044FFFF40440000)) 
     qpllreset_i_1__0
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[4]),
        .I2(rate_in_reg2[0]),
        .I3(rate_in_reg2[1]),
        .I4(qpllreset),
        .I5(QRST_QPLLRESET_IN),
        .O(n_0_qpllreset_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     qpllreset_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_qpllreset_i_1__0),
        .Q(QRST_QPLLRESET_IN),
        .R(O7));
(* SOFT_HLUTNM = "soft_lutpair275" *) 
   LUT5 #(
    .INIT(32'h10000000)) 
     rate_done_reg1_i_1__0
       (.I0(RATE_FSM[0]),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[3]),
        .I4(RATE_FSM[4]),
        .O(USER_RATE_DONE));
(* SOFT_HLUTNM = "soft_lutpair277" *) 
   LUT5 #(
    .INIT(32'h00000001)) 
     \rate_idle_reg1[1]_i_1 
       (.I0(RATE_FSM[0]),
        .I1(RATE_FSM[2]),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[3]),
        .I4(RATE_FSM[4]),
        .O(SYNC_RATE_IDLE));
(* ASYNC_REG *) 
   FDRE \rate_in_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(DRP_RATE[0]),
        .Q(rate_in_reg1[0]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rate_in_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(DRP_RATE[1]),
        .Q(rate_in_reg1[1]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rate_in_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rate_in_reg1[0]),
        .Q(rate_in_reg2[0]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rate_in_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rate_in_reg1[1]),
        .Q(rate_in_reg2[1]),
        .R(O7));
LUT6 #(
    .INIT(64'h04FFFFFF04000000)) 
     \rate_out[0]_i_1__0 
       (.I0(RATE_FSM[1]),
        .I1(rate_in_reg2[0]),
        .I2(rate_in_reg2[1]),
        .I3(RATE_FSM[0]),
        .I4(\n_0_rate_out[0]_i_2__0 ),
        .I5(RXRATE),
        .O(\n_0_rate_out[0]_i_1__0 ));
LUT6 #(
    .INIT(64'hF000000D000F0000)) 
     \rate_out[0]_i_2__0 
       (.I0(n_0_txpmareset_i_3__0),
        .I1(gen3_exit),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[4]),
        .I5(RATE_FSM[3]),
        .O(\n_0_rate_out[0]_i_2__0 ));
FDRE #(
    .INIT(1'b0)) 
     \rate_out_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_rate_out[0]_i_1__0 ),
        .Q(RXRATE),
        .R(O7));
(* SOFT_HLUTNM = "soft_lutpair276" *) 
   LUT5 #(
    .INIT(32'h28000000)) 
     rate_rxsync_reg1_i_1__0
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[0]),
        .I3(RATE_FSM[4]),
        .I4(RATE_FSM[3]),
        .O(USER_RATE_RXSYNC));
LUT5 #(
    .INIT(32'h55554000)) 
     ratedone_i_1__0
       (.I0(n_0_txratedone_i_2__0),
        .I1(n_0_rxratedone_reg),
        .I2(n_0_txratedone_reg),
        .I3(n_0_phystatus_reg),
        .I4(n_0_ratedone_reg),
        .O(n_0_ratedone_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     ratedone_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_ratedone_i_1__0),
        .Q(n_0_ratedone_reg),
        .R(\<const0> ));
(* ASYNC_REG *) 
   FDRE resetovrd_done_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const1> ),
        .Q(resetovrd_done_reg1),
        .R(O7));
(* ASYNC_REG *) 
   FDRE resetovrd_done_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(resetovrd_done_reg1),
        .Q(resetovrd_done_reg2),
        .R(O7));
(* SOFT_HLUTNM = "soft_lutpair279" *) 
   LUT5 #(
    .INIT(32'h00000080)) 
     resetovrd_start_reg1_i_1__0
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[4]),
        .I3(RATE_FSM[0]),
        .I4(RATE_FSM[3]),
        .O(USER_RESETOVRD_START));
(* ASYNC_REG *) 
   FDRE rst_idle_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I2),
        .Q(rst_idle_reg1),
        .R(O7));
(* ASYNC_REG *) 
   FDRE rst_idle_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rst_idle_reg1),
        .Q(rst_idle_reg2),
        .R(O7));
(* ASYNC_REG *) 
   FDRE rxpmaresetdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(RATE_RXPMARESETDONE),
        .Q(rxpmaresetdone_reg1),
        .R(O7));
(* ASYNC_REG *) 
   FDRE rxpmaresetdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxpmaresetdone_reg1),
        .Q(rxpmaresetdone_reg2),
        .R(O7));
LUT3 #(
    .INIT(8'h54)) 
     rxratedone_i_1__0
       (.I0(n_0_txratedone_i_2__0),
        .I1(rxratedone_reg2),
        .I2(n_0_rxratedone_reg),
        .O(n_0_rxratedone_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     rxratedone_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_rxratedone_i_1__0),
        .Q(n_0_rxratedone_reg),
        .R(\<const0> ));
(* ASYNC_REG *) 
   FDRE rxratedone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(RATE_RXRATEDONE),
        .Q(rxratedone_reg1),
        .R(O7));
(* ASYNC_REG *) 
   FDRE rxratedone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxratedone_reg1),
        .Q(rxratedone_reg2),
        .R(O7));
(* ASYNC_REG *) 
   FDRE rxresetdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(USER_RXRESETDONE),
        .Q(rxresetdone_reg1),
        .R(O7));
(* ASYNC_REG *) 
   FDRE rxresetdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxresetdone_reg1),
        .Q(rxresetdone_reg2),
        .R(O7));
(* ASYNC_REG *) 
   FDRE rxsync_done_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(rxsync_done_reg1),
        .R(O7));
(* ASYNC_REG *) 
   FDRE rxsync_done_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxsync_done_reg1),
        .Q(rxsync_done_reg2),
        .R(O7));
(* SOFT_HLUTNM = "soft_lutpair274" *) 
   LUT5 #(
    .INIT(32'h00800000)) 
     rxsync_start_reg1_i_1__0
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[4]),
        .I2(RATE_FSM[0]),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[2]),
        .O(SYNC_RXSYNC_START));
LUT2 #(
    .INIT(4'hE)) 
     start_reg1_i_1__1
       (.I0(p_0_in56_in),
        .I1(rst_drp_start),
        .O(DRP_START057_out));
LUT5 #(
    .INIT(32'h02FF0200)) 
     \sysclksel[0]_i_1__0 
       (.I0(rate_in_reg2[1]),
        .I1(rate_in_reg2[0]),
        .I2(RATE_FSM[4]),
        .I3(\n_0_sysclksel[0]_i_2__0 ),
        .I4(RXSYSCLKSEL),
        .O(\n_0_sysclksel[0]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair278" *) 
   LUT5 #(
    .INIT(32'h80000080)) 
     \sysclksel[0]_i_2__0 
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[0]),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[4]),
        .I4(RATE_FSM[3]),
        .O(\n_0_sysclksel[0]_i_2__0 ));
FDRE #(
    .INIT(1'b0)) 
     \sysclksel_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_sysclksel[0]_i_1__0 ),
        .Q(RXSYSCLKSEL),
        .R(O7));
LUT6 #(
    .INIT(64'h0000000007000000)) 
     \txdata_wait_cnt[0]_i_1__0 
       (.I0(txdata_wait_cnt_reg__0__0[0]),
        .I1(\n_0_txdata_wait_cnt[1]_i_2__0 ),
        .I2(\n_0_txdata_wait_cnt[3]_i_3__0 ),
        .I3(RATE_FSM[0]),
        .I4(RATE_FSM[3]),
        .I5(RATE_FSM[4]),
        .O(p_0_in__0[0]));
LUT6 #(
    .INIT(64'h1000300030001000)) 
     \txdata_wait_cnt[1]_i_1__0 
       (.I0(\n_0_txdata_wait_cnt[1]_i_2__0 ),
        .I1(\n_0_txdata_wait_cnt[3]_i_3__0 ),
        .I2(RATE_FSM[0]),
        .I3(\n_0_txdata_wait_cnt[3]_i_4__0 ),
        .I4(txdata_wait_cnt_reg__0__0[1]),
        .I5(txdata_wait_cnt_reg__0__0[0]),
        .O(p_0_in__0[1]));
LUT4 #(
    .INIT(16'h7FFF)) 
     \txdata_wait_cnt[1]_i_2__0 
       (.I0(txdata_wait_cnt_reg__0__0[2]),
        .I1(txdata_wait_cnt_reg__0__0[3]),
        .I2(txdata_wait_cnt_reg__0__0[0]),
        .I3(txdata_wait_cnt_reg__0__0[1]),
        .O(\n_0_txdata_wait_cnt[1]_i_2__0 ));
LUT6 #(
    .INIT(64'h00E5000000000000)) 
     \txdata_wait_cnt[2]_i_1__0 
       (.I0(\n_0_txdata_wait_cnt[3]_i_2__0 ),
        .I1(txdata_wait_cnt_reg__0__0[3]),
        .I2(txdata_wait_cnt_reg__0__0[2]),
        .I3(\n_0_txdata_wait_cnt[3]_i_3__0 ),
        .I4(RATE_FSM[0]),
        .I5(\n_0_txdata_wait_cnt[3]_i_4__0 ),
        .O(p_0_in__0[2]));
LUT6 #(
    .INIT(64'h00DC000000000000)) 
     \txdata_wait_cnt[3]_i_1__0 
       (.I0(\n_0_txdata_wait_cnt[3]_i_2__0 ),
        .I1(txdata_wait_cnt_reg__0__0[3]),
        .I2(txdata_wait_cnt_reg__0__0[2]),
        .I3(\n_0_txdata_wait_cnt[3]_i_3__0 ),
        .I4(RATE_FSM[0]),
        .I5(\n_0_txdata_wait_cnt[3]_i_4__0 ),
        .O(p_0_in__0[3]));
LUT2 #(
    .INIT(4'h7)) 
     \txdata_wait_cnt[3]_i_2__0 
       (.I0(txdata_wait_cnt_reg__0__0[1]),
        .I1(txdata_wait_cnt_reg__0__0[0]),
        .O(\n_0_txdata_wait_cnt[3]_i_2__0 ));
(* SOFT_HLUTNM = "soft_lutpair282" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \txdata_wait_cnt[3]_i_3__0 
       (.I0(RATE_FSM[1]),
        .I1(RATE_FSM[2]),
        .O(\n_0_txdata_wait_cnt[3]_i_3__0 ));
LUT2 #(
    .INIT(4'h2)) 
     \txdata_wait_cnt[3]_i_4__0 
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[4]),
        .O(\n_0_txdata_wait_cnt[3]_i_4__0 ));
(* counter = "39" *) 
   FDRE #(
    .INIT(1'b0)) 
     \txdata_wait_cnt_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_0_in__0[0]),
        .Q(txdata_wait_cnt_reg__0__0[0]),
        .R(O7));
(* counter = "39" *) 
   FDRE #(
    .INIT(1'b0)) 
     \txdata_wait_cnt_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_0_in__0[1]),
        .Q(txdata_wait_cnt_reg__0__0[1]),
        .R(O7));
(* counter = "39" *) 
   FDRE #(
    .INIT(1'b0)) 
     \txdata_wait_cnt_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_0_in__0[2]),
        .Q(txdata_wait_cnt_reg__0__0[2]),
        .R(O7));
(* counter = "39" *) 
   FDRE #(
    .INIT(1'b0)) 
     \txdata_wait_cnt_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_0_in__0[3]),
        .Q(txdata_wait_cnt_reg__0__0[3]),
        .R(O7));
LUT6 #(
    .INIT(64'h000000002E222E2E)) 
     txpmareset_i_1__0
       (.I0(GT_RXPMARESET081_out),
        .I1(n_0_txpmareset_i_2__0),
        .I2(RATE_FSM[3]),
        .I3(gen3_exit),
        .I4(n_0_txpmareset_i_3__0),
        .I5(I1),
        .O(n_0_txpmareset_i_1__0));
(* SOFT_HLUTNM = "soft_lutpair280" *) 
   LUT5 #(
    .INIT(32'h90020000)) 
     txpmareset_i_2__0
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[4]),
        .I2(RATE_FSM[3]),
        .I3(RATE_FSM[0]),
        .I4(RATE_FSM[1]),
        .O(n_0_txpmareset_i_2__0));
LUT2 #(
    .INIT(4'hB)) 
     txpmareset_i_3__0
       (.I0(rate_in_reg2[0]),
        .I1(rate_in_reg2[1]),
        .O(n_0_txpmareset_i_3__0));
FDRE #(
    .INIT(1'b0)) 
     txpmareset_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_txpmareset_i_1__0),
        .Q(GT_RXPMARESET081_out),
        .R(\<const0> ));
LUT3 #(
    .INIT(8'h54)) 
     txratedone_i_1__0
       (.I0(n_0_txratedone_i_2__0),
        .I1(txratedone_reg2),
        .I2(n_0_txratedone_reg),
        .O(n_0_txratedone_i_1__0));
LUT6 #(
    .INIT(64'hFFFFEFFFFFFFFFFF)) 
     txratedone_i_2__0
       (.I0(I1),
        .I1(RATE_FSM[3]),
        .I2(RATE_FSM[4]),
        .I3(RATE_FSM[0]),
        .I4(RATE_FSM[1]),
        .I5(RATE_FSM[2]),
        .O(n_0_txratedone_i_2__0));
FDRE #(
    .INIT(1'b0)) 
     txratedone_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_txratedone_i_1__0),
        .Q(n_0_txratedone_reg),
        .R(\<const0> ));
(* ASYNC_REG *) 
   FDRE txratedone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(RATE_TXRATEDONE),
        .Q(txratedone_reg1),
        .R(O7));
(* ASYNC_REG *) 
   FDRE txratedone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txratedone_reg1),
        .Q(txratedone_reg2),
        .R(O7));
(* ASYNC_REG *) 
   FDRE txresetdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(USER_TXRESETDONE),
        .Q(txresetdone_reg1),
        .R(O7));
(* ASYNC_REG *) 
   FDRE txresetdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txresetdone_reg1),
        .Q(txresetdone_reg2),
        .R(O7));
(* ASYNC_REG *) 
   FDRE txsync_done_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(RATE_TXSYNC_DONE),
        .Q(txsync_done_reg1),
        .R(O7));
(* ASYNC_REG *) 
   FDRE txsync_done_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txsync_done_reg1),
        .Q(txsync_done_reg2),
        .R(O7));
LUT6 #(
    .INIT(64'hAAAAAAAAAAEAAAAA)) 
     txsync_start_reg1_i_1__3
       (.I0(rst_txsync_start),
        .I1(RATE_FSM[4]),
        .I2(RATE_FSM[3]),
        .I3(RATE_FSM[2]),
        .I4(RATE_FSM[1]),
        .I5(RATE_FSM[0]),
        .O(SYNC_TXSYNC_START));
LUT2 #(
    .INIT(4'hE)) 
     x16_reg1_i_1__0
       (.I0(p_0_in58_in),
        .I1(rst_drp_x16),
        .O(DRP_X16059_out));
LUT2 #(
    .INIT(4'hE)) 
     x16x20_mode_reg1_i_1__0
       (.I0(p_0_in89_in),
        .I1(rst_drp_x16x20_mode),
        .O(DRP_X16X20_MODE090_out));
endmodule

(* ORIG_REF_NAME = "vc709_pcie_x8_gen3_pipe_rate" *) 
module vc709_pcie_x8_gen3vc709_pcie_x8_gen3_pipe_rate_33
   (RATE_FSM,
    GT_RXPMARESET044_out,
    pipe_pclk_sel_out,
    p_243_out,
    O1,
    GT_CPLLRESET049_out,
    SYNC_TXSYNC_START053_out,
    DRP_X16X20_MODE0102_out,
    DRP_X160100_out,
    DRP_START098_out,
    O2,
    O3,
    O4,
    O5,
    O6,
    RST_RATE_IDLE,
    GT_CPLLPD051_out,
    RXRATE,
    QRST_QPLLPD_IN,
    QRST_QPLLRESET_IN,
    RXSYSCLKSEL,
    I1,
    rst_txsync_start,
    rst_drp_x16x20_mode,
    rst_drp_x16,
    rst_drp_start,
    O7,
    DRP_RATE,
    pipe_pclk_in,
    I2,
    RATE_CPLLLOCK,
    QRST_QPLLLOCK,
    RATE_DRP_DONE,
    RATE_RXPMARESETDONE,
    pipe_mmcm_lock_in,
    RATE_PHYSTATUS,
    RATE_TXRESETDONE,
    RATE_RXRESETDONE,
    RATE_TXRATEDONE,
    RATE_RXRATEDONE,
    RATE_TXSYNC_DONE,
    I3,
    p_1_in8_in,
    p_0_in7_in);
  output [4:0]RATE_FSM;
  output GT_RXPMARESET044_out;
  output [0:0]pipe_pclk_sel_out;
  output p_243_out;
  output O1;
  output GT_CPLLRESET049_out;
  output SYNC_TXSYNC_START053_out;
  output DRP_X16X20_MODE0102_out;
  output DRP_X160100_out;
  output DRP_START098_out;
  output O2;
  output O3;
  output O4;
  output O5;
  output O6;
  output [0:0]RST_RATE_IDLE;
  output GT_CPLLPD051_out;
  output [0:0]RXRATE;
  output [0:0]QRST_QPLLPD_IN;
  output [0:0]QRST_QPLLRESET_IN;
  output [0:0]RXSYSCLKSEL;
  input I1;
  input rst_txsync_start;
  input rst_drp_x16x20_mode;
  input rst_drp_x16;
  input rst_drp_start;
  input [0:0]O7;
  input [1:0]DRP_RATE;
  input pipe_pclk_in;
  input I2;
  input RATE_CPLLLOCK;
  input [0:0]QRST_QPLLLOCK;
  input RATE_DRP_DONE;
  input RATE_RXPMARESETDONE;
  input pipe_mmcm_lock_in;
  input RATE_PHYSTATUS;
  input RATE_TXRESETDONE;
  input RATE_RXRESETDONE;
  input RATE_TXRATEDONE;
  input RATE_RXRATEDONE;
  input RATE_TXSYNC_DONE;
  input I3;
  input p_1_in8_in;
  input p_0_in7_in;

  wire \<const0> ;
  wire \<const1> ;
  wire [1:0]DRP_RATE;
  wire DRP_START098_out;
  wire DRP_X160100_out;
  wire DRP_X16X20_MODE0102_out;
  wire GT_CPLLPD051_out;
  wire GT_CPLLRESET049_out;
  wire GT_RXPMARESET044_out;
  wire I1;
  wire I2;
  wire I3;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire [0:0]O7;
  wire [0:0]QRST_QPLLLOCK;
  wire [0:0]QRST_QPLLPD_IN;
  wire [0:0]QRST_QPLLRESET_IN;
  wire RATE_CPLLLOCK;
  wire RATE_DRP_DONE;
  wire [4:0]RATE_FSM;
  wire RATE_PHYSTATUS;
  wire RATE_RXPMARESETDONE;
  wire RATE_RXRATEDONE;
  wire RATE_RXRESETDONE;
  wire RATE_TXRATEDONE;
  wire RATE_TXRESETDONE;
  wire RATE_TXSYNC_DONE;
  wire [0:0]RST_RATE_IDLE;
  wire [0:0]RXRATE;
  wire [0:0]RXSYSCLKSEL;
  wire SYNC_TXSYNC_START053_out;
  wire cplllock_reg1;
  wire cplllock_reg2;
  wire drp_done_reg1;
  wire drp_done_reg2;
  wire fsm1__0;
  wire gen3_exit;
  wire mmcm_lock_reg1;
  wire mmcm_lock_reg2;
  wire n_0_cpllpd_i_1__2;
  wire n_0_cpllreset_i_1__2;
  wire n_0_drp_start_i_1__2;
  wire n_0_drp_x16_i_1__2;
  wire n_0_drp_x16x20_mode_i_1__2;
  wire \n_0_fsm[0]_i_10__2 ;
  wire \n_0_fsm[0]_i_11__2 ;
  wire \n_0_fsm[0]_i_12__2 ;
  wire \n_0_fsm[0]_i_1__7 ;
  wire \n_0_fsm[0]_i_2__6 ;
  wire \n_0_fsm[0]_i_3__6 ;
  wire \n_0_fsm[0]_i_4__6 ;
  wire \n_0_fsm[0]_i_5__6 ;
  wire \n_0_fsm[0]_i_6__3 ;
  wire \n_0_fsm[0]_i_7__2 ;
  wire \n_0_fsm[0]_i_8__2 ;
  wire \n_0_fsm[0]_i_9__2 ;
  wire \n_0_fsm[1]_i_1__7 ;
  wire \n_0_fsm[1]_i_2__6 ;
  wire \n_0_fsm[1]_i_3__6 ;
  wire \n_0_fsm[1]_i_4__2 ;
  wire \n_0_fsm[1]_i_5__2 ;
  wire \n_0_fsm[1]_i_6__2 ;
  wire \n_0_fsm[1]_i_7__2 ;
  wire \n_0_fsm[2]_i_10__2 ;
  wire \n_0_fsm[2]_i_1__7 ;
  wire \n_0_fsm[2]_i_2__5 ;
  wire \n_0_fsm[2]_i_3__3 ;
  wire \n_0_fsm[2]_i_4__2 ;
  wire \n_0_fsm[2]_i_5__2 ;
  wire \n_0_fsm[2]_i_7__2 ;
  wire \n_0_fsm[2]_i_8__2 ;
  wire \n_0_fsm[2]_i_9__2 ;
  wire \n_0_fsm[3]_i_11__2 ;
  wire \n_0_fsm[3]_i_12__2 ;
  wire \n_0_fsm[3]_i_1__7 ;
  wire \n_0_fsm[3]_i_2__2 ;
  wire \n_0_fsm[3]_i_3__2 ;
  wire \n_0_fsm[3]_i_4__2 ;
  wire \n_0_fsm[3]_i_5__2 ;
  wire \n_0_fsm[3]_i_6__2 ;
  wire \n_0_fsm[3]_i_7__2 ;
  wire \n_0_fsm[3]_i_8__2 ;
  wire \n_0_fsm[3]_i_9__2 ;
  wire \n_0_fsm[4]_i_1__7 ;
  wire \n_0_fsm[4]_i_2__6 ;
  wire \n_0_fsm[4]_i_3__2 ;
  wire n_0_gen3_exit_i_1__2;
  wire n_0_gen3_exit_i_2__2;
  wire n_0_gen3_i_1__2;
  wire n_0_gen3_i_2__2;
  wire n_0_pclk_sel_i_1__2;
  wire n_0_pclk_sel_i_2__2;
  wire n_0_phystatus_i_1__2;
  wire n_0_phystatus_reg;
  wire n_0_qpllpd_i_1__2;
  wire n_0_qpllreset_i_1__2;
  wire \n_0_rate_out[0]_i_1__2 ;
  wire \n_0_rate_out[0]_i_2__2 ;
  wire n_0_ratedone_i_1__2;
  wire n_0_ratedone_reg;
  wire n_0_rxratedone_i_1__2;
  wire n_0_rxratedone_reg;
  wire \n_0_sysclksel[0]_i_1__2 ;
  wire \n_0_sysclksel[0]_i_2__2 ;
  wire \n_0_txdata_wait_cnt[1]_i_2__2 ;
  wire \n_0_txdata_wait_cnt[3]_i_2__2 ;
  wire \n_0_txdata_wait_cnt[3]_i_3__2 ;
  wire \n_0_txdata_wait_cnt[3]_i_4__2 ;
  wire n_0_txpmareset_i_1__2;
  wire n_0_txpmareset_i_2__2;
  wire n_0_txpmareset_i_3__2;
  wire n_0_txratedone_i_1__2;
  wire n_0_txratedone_i_2__2;
  wire n_0_txratedone_reg;
  wire p_0_in101_in;
  wire p_0_in48_in;
  wire p_0_in7_in;
  wire p_0_in97_in;
  wire p_0_in99_in;
  wire [3:0]p_0_in__0;
  wire p_1_in8_in;
  wire p_243_out;
  wire phystatus_reg1;
  wire phystatus_reg2;
  wire pipe_mmcm_lock_in;
  wire pipe_pclk_in;
  wire [0:0]pipe_pclk_sel_out;
  wire pll_lock;
  wire qplllock_reg1;
  wire qplllock_reg2;
  wire qpllpd;
  wire qpllreset;
  wire [1:0]rate_in_reg1;
  wire [1:0]rate_in_reg2;
  wire resetovrd_done_reg1;
  wire resetovrd_done_reg2;
  wire rst_drp_start;
  wire rst_drp_x16;
  wire rst_drp_x16x20_mode;
  wire rst_idle_reg1;
  wire rst_idle_reg2;
  wire rst_txsync_start;
  wire rxpmaresetdone_reg1;
  wire rxpmaresetdone_reg2;
  wire rxratedone_reg1;
  wire rxratedone_reg2;
  wire rxresetdone_reg1;
  wire rxresetdone_reg2;
  wire rxsync_done_reg1;
  wire rxsync_done_reg2;
  wire [3:0]txdata_wait_cnt_reg__0;
  wire txratedone_reg1;
  wire txratedone_reg2;
  wire txresetdone_reg1;
  wire txresetdone_reg2;
  wire txsync_done_reg1;
  wire txsync_done_reg2;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
(* ASYNC_REG *) 
   FDRE cplllock_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(RATE_CPLLLOCK),
        .Q(cplllock_reg1),
        .R(O7));
(* ASYNC_REG *) 
   FDRE cplllock_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(cplllock_reg1),
        .Q(cplllock_reg2),
        .R(O7));
LUT6 #(
    .INIT(64'h0040FFFF00400000)) 
     cpllpd_i_1__2
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[4]),
        .I2(rate_in_reg2[1]),
        .I3(rate_in_reg2[0]),
        .I4(qpllpd),
        .I5(GT_CPLLPD051_out),
        .O(n_0_cpllpd_i_1__2));
(* SOFT_HLUTNM = "soft_lutpair416" *) 
   LUT5 #(
    .INIT(32'h80000090)) 
     cpllpd_i_2__2
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[4]),
        .I2(RATE_FSM[0]),
        .I3(RATE_FSM[2]),
        .I4(RATE_FSM[1]),
        .O(qpllpd));
FDRE #(
    .INIT(1'b0)) 
     cpllpd_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_cpllpd_i_1__2),
        .Q(GT_CPLLPD051_out),
        .R(O7));
LUT6 #(
    .INIT(64'h0040FFFF00400000)) 
     cpllreset_i_1__2
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[4]),
        .I2(rate_in_reg2[1]),
        .I3(rate_in_reg2[0]),
        .I4(qpllreset),
        .I5(p_0_in48_in),
        .O(n_0_cpllreset_i_1__2));
(* SOFT_HLUTNM = "soft_lutpair417" *) 
   LUT5 #(
    .INIT(32'h80000108)) 
     cpllreset_i_2__3
       (.I0(RATE_FSM[4]),
        .I1(RATE_FSM[3]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[0]),
        .O(qpllreset));
FDRE #(
    .INIT(1'b0)) 
     cpllreset_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_cpllreset_i_1__2),
        .Q(p_0_in48_in),
        .R(O7));
(* ASYNC_REG *) 
   FDRE drp_done_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(RATE_DRP_DONE),
        .Q(drp_done_reg1),
        .R(O7));
(* ASYNC_REG *) 
   FDRE drp_done_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(drp_done_reg1),
        .Q(drp_done_reg2),
        .R(O7));
(* SOFT_HLUTNM = "soft_lutpair414" *) 
   LUT5 #(
    .INIT(32'h42040010)) 
     drp_start_i_1__2
       (.I0(RATE_FSM[4]),
        .I1(RATE_FSM[3]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[0]),
        .O(n_0_drp_start_i_1__2));
FDRE #(
    .INIT(1'b0)) 
     drp_start_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_drp_start_i_1__2),
        .Q(p_0_in97_in),
        .R(O7));
(* SOFT_HLUTNM = "soft_lutpair413" *) 
   LUT5 #(
    .INIT(32'h21000104)) 
     drp_x16_i_1__2
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[4]),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[2]),
        .I4(RATE_FSM[0]),
        .O(n_0_drp_x16_i_1__2));
FDRE #(
    .INIT(1'b0)) 
     drp_x16_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_drp_x16_i_1__2),
        .Q(p_0_in99_in),
        .R(O7));
(* SOFT_HLUTNM = "soft_lutpair415" *) 
   LUT5 #(
    .INIT(32'h20000874)) 
     drp_x16x20_mode_i_1__2
       (.I0(RATE_FSM[0]),
        .I1(RATE_FSM[4]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[3]),
        .O(n_0_drp_x16x20_mode_i_1__2));
FDRE #(
    .INIT(1'b0)) 
     drp_x16x20_mode_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_drp_x16x20_mode_i_1__2),
        .Q(p_0_in101_in),
        .R(O7));
LUT5 #(
    .INIT(32'h08080B08)) 
     \fsm[0]_i_10__2 
       (.I0(drp_done_reg2),
        .I1(RATE_FSM[0]),
        .I2(RATE_FSM[1]),
        .I3(mmcm_lock_reg2),
        .I4(rxpmaresetdone_reg2),
        .O(\n_0_fsm[0]_i_10__2 ));
LUT2 #(
    .INIT(4'h2)) 
     \fsm[0]_i_11__2 
       (.I0(rate_in_reg2[0]),
        .I1(rate_in_reg2[1]),
        .O(\n_0_fsm[0]_i_11__2 ));
LUT3 #(
    .INIT(8'h01)) 
     \fsm[0]_i_12__2 
       (.I0(rate_in_reg2[0]),
        .I1(rate_in_reg2[1]),
        .I2(gen3_exit),
        .O(\n_0_fsm[0]_i_12__2 ));
LUT5 #(
    .INIT(32'hFFFF3210)) 
     \fsm[0]_i_1__7 
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[4]),
        .I2(\n_0_fsm[0]_i_2__6 ),
        .I3(\n_0_fsm[0]_i_3__6 ),
        .I4(\n_0_fsm[0]_i_4__6 ),
        .O(\n_0_fsm[0]_i_1__7 ));
LUT6 #(
    .INIT(64'h04CF04CC34FF34FC)) 
     \fsm[0]_i_2__6 
       (.I0(pll_lock),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[0]),
        .I4(\n_0_fsm[2]_i_8__2 ),
        .I5(drp_done_reg2),
        .O(\n_0_fsm[0]_i_2__6 ));
LUT6 #(
    .INIT(64'hF3FFAAAAF300AAAA)) 
     \fsm[0]_i_3__6 
       (.I0(\n_0_fsm[0]_i_5__6 ),
        .I1(RATE_FSM[0]),
        .I2(drp_done_reg2),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[2]),
        .I5(\n_0_fsm[0]_i_6__3 ),
        .O(\n_0_fsm[0]_i_3__6 ));
LUT6 #(
    .INIT(64'hAAEEAAFA00000000)) 
     \fsm[0]_i_4__6 
       (.I0(\n_0_fsm[0]_i_7__2 ),
        .I1(\n_0_fsm[0]_i_8__2 ),
        .I2(\n_0_fsm[0]_i_9__2 ),
        .I3(RATE_FSM[3]),
        .I4(RATE_FSM[2]),
        .I5(RATE_FSM[4]),
        .O(\n_0_fsm[0]_i_4__6 ));
LUT6 #(
    .INIT(64'hAAAAEAAAAAAAAAAA)) 
     \fsm[0]_i_5__6 
       (.I0(\n_0_fsm[0]_i_10__2 ),
        .I1(rst_idle_reg2),
        .I2(drp_done_reg2),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[0]),
        .I5(pll_lock),
        .O(\n_0_fsm[0]_i_5__6 ));
LUT6 #(
    .INIT(64'hFFFF5D5500005D55)) 
     \fsm[0]_i_6__3 
       (.I0(I3),
        .I1(txresetdone_reg2),
        .I2(phystatus_reg2),
        .I3(rxresetdone_reg2),
        .I4(RATE_FSM[0]),
        .I5(\n_0_txdata_wait_cnt[1]_i_2__2 ),
        .O(\n_0_fsm[0]_i_6__3 ));
LUT6 #(
    .INIT(64'h00830F8300000000)) 
     \fsm[0]_i_7__2 
       (.I0(rxsync_done_reg2),
        .I1(RATE_FSM[0]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[1]),
        .I4(txsync_done_reg2),
        .I5(RATE_FSM[3]),
        .O(\n_0_fsm[0]_i_7__2 ));
LUT5 #(
    .INIT(32'h33330FAA)) 
     \fsm[0]_i_8__2 
       (.I0(drp_done_reg2),
        .I1(resetovrd_done_reg2),
        .I2(fsm1__0),
        .I3(RATE_FSM[0]),
        .I4(RATE_FSM[1]),
        .O(\n_0_fsm[0]_i_8__2 ));
LUT6 #(
    .INIT(64'hF10F0100F1FF01F0)) 
     \fsm[0]_i_9__2 
       (.I0(\n_0_fsm[0]_i_11__2 ),
        .I1(\n_0_fsm[0]_i_12__2 ),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[0]),
        .I4(drp_done_reg2),
        .I5(rxpmaresetdone_reg2),
        .O(\n_0_fsm[0]_i_9__2 ));
LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
     \fsm[1]_i_1__7 
       (.I0(\n_0_fsm[1]_i_2__6 ),
        .I1(\n_0_fsm[1]_i_3__6 ),
        .I2(RATE_FSM[3]),
        .I3(RATE_FSM[4]),
        .I4(\n_0_fsm[1]_i_4__2 ),
        .I5(\n_0_fsm[1]_i_5__2 ),
        .O(\n_0_fsm[1]_i_1__7 ));
LUT6 #(
    .INIT(64'hAEAAAEAAAEEEAEAA)) 
     \fsm[1]_i_2__6 
       (.I0(\n_0_fsm[1]_i_6__2 ),
        .I1(RATE_FSM[2]),
        .I2(\n_0_fsm[4]_i_2__6 ),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[0]),
        .I5(\n_0_txdata_wait_cnt[1]_i_2__2 ),
        .O(\n_0_fsm[1]_i_2__6 ));
LUT5 #(
    .INIT(32'h070C37CC)) 
     \fsm[1]_i_3__6 
       (.I0(txsync_done_reg2),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[0]),
        .I4(rxsync_done_reg2),
        .O(\n_0_fsm[1]_i_3__6 ));
LUT5 #(
    .INIT(32'h3BC80BC8)) 
     \fsm[1]_i_4__2 
       (.I0(\n_0_fsm[1]_i_7__2 ),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[0]),
        .I4(drp_done_reg2),
        .O(\n_0_fsm[1]_i_4__2 ));
LUT6 #(
    .INIT(64'h3F3FAFAF0000F000)) 
     \fsm[1]_i_5__2 
       (.I0(drp_done_reg2),
        .I1(resetovrd_done_reg2),
        .I2(RATE_FSM[0]),
        .I3(\n_0_fsm[2]_i_10__2 ),
        .I4(RATE_FSM[2]),
        .I5(RATE_FSM[1]),
        .O(\n_0_fsm[1]_i_5__2 ));
LUT6 #(
    .INIT(64'h00000B0F000000F0)) 
     \fsm[1]_i_6__2 
       (.I0(rst_idle_reg2),
        .I1(pll_lock),
        .I2(RATE_FSM[0]),
        .I3(drp_done_reg2),
        .I4(RATE_FSM[2]),
        .I5(RATE_FSM[1]),
        .O(\n_0_fsm[1]_i_6__2 ));
LUT6 #(
    .INIT(64'h75F77DFFFFFFFFFF)) 
     \fsm[1]_i_7__2 
       (.I0(rst_idle_reg2),
        .I1(rate_in_reg2[1]),
        .I2(rate_in_reg2[0]),
        .I3(cplllock_reg2),
        .I4(qplllock_reg2),
        .I5(RATE_FSM[0]),
        .O(\n_0_fsm[1]_i_7__2 ));
LUT3 #(
    .INIT(8'h31)) 
     \fsm[2]_i_10__2 
       (.I0(gen3_exit),
        .I1(rate_in_reg2[1]),
        .I2(rate_in_reg2[0]),
        .O(\n_0_fsm[2]_i_10__2 ));
LUT6 #(
    .INIT(64'hEFAFEFAAEAAFEAAA)) 
     \fsm[2]_i_1__7 
       (.I0(\n_0_fsm[2]_i_2__5 ),
        .I1(\n_0_fsm[2]_i_3__3 ),
        .I2(RATE_FSM[3]),
        .I3(RATE_FSM[4]),
        .I4(\n_0_fsm[2]_i_4__2 ),
        .I5(\n_0_fsm[2]_i_5__2 ),
        .O(\n_0_fsm[2]_i_1__7 ));
LUT6 #(
    .INIT(64'h0444440004440000)) 
     \fsm[2]_i_2__5 
       (.I0(RATE_FSM[4]),
        .I1(RATE_FSM[3]),
        .I2(\n_0_fsm[4]_i_2__6 ),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[2]),
        .I5(RATE_FSM[0]),
        .O(\n_0_fsm[2]_i_2__5 ));
LUT5 #(
    .INIT(32'h0FA03000)) 
     \fsm[2]_i_3__3 
       (.I0(txsync_done_reg2),
        .I1(rxsync_done_reg2),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[2]),
        .I4(RATE_FSM[0]),
        .O(\n_0_fsm[2]_i_3__3 ));
LUT6 #(
    .INIT(64'h38F338F038F038F0)) 
     \fsm[2]_i_4__2 
       (.I0(pll_lock),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[0]),
        .I4(\n_0_fsm[2]_i_7__2 ),
        .I5(\n_0_fsm[2]_i_8__2 ),
        .O(\n_0_fsm[2]_i_4__2 ));
LUT6 #(
    .INIT(64'hAAABBABABABBBABA)) 
     \fsm[2]_i_5__2 
       (.I0(\n_0_fsm[2]_i_9__2 ),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[2]),
        .I3(\n_0_fsm[2]_i_10__2 ),
        .I4(RATE_FSM[0]),
        .I5(fsm1__0),
        .O(\n_0_fsm[2]_i_5__2 ));
LUT4 #(
    .INIT(16'hBA8A)) 
     \fsm[2]_i_6__2 
       (.I0(cplllock_reg2),
        .I1(rate_in_reg2[0]),
        .I2(rate_in_reg2[1]),
        .I3(qplllock_reg2),
        .O(pll_lock));
LUT4 #(
    .INIT(16'hD0DD)) 
     \fsm[2]_i_7__2 
       (.I0(rate_in_reg2[1]),
        .I1(rate_in_reg2[0]),
        .I2(rate_in_reg1[0]),
        .I3(rate_in_reg1[1]),
        .O(\n_0_fsm[2]_i_7__2 ));
LUT4 #(
    .INIT(16'h6FF6)) 
     \fsm[2]_i_8__2 
       (.I0(rate_in_reg2[1]),
        .I1(rate_in_reg1[1]),
        .I2(rate_in_reg2[0]),
        .I3(rate_in_reg1[0]),
        .O(\n_0_fsm[2]_i_8__2 ));
LUT5 #(
    .INIT(32'h77000C00)) 
     \fsm[2]_i_9__2 
       (.I0(resetovrd_done_reg2),
        .I1(RATE_FSM[0]),
        .I2(drp_done_reg2),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[2]),
        .O(\n_0_fsm[2]_i_9__2 ));
LUT6 #(
    .INIT(64'hFFFFFFFFF8FFF8F8)) 
     \fsm[3]_i_10__2 
       (.I0(p_1_in8_in),
        .I1(p_0_in7_in),
        .I2(n_0_ratedone_reg),
        .I3(rate_in_reg2[0]),
        .I4(rate_in_reg2[1]),
        .I5(gen3_exit),
        .O(fsm1__0));
(* SOFT_HLUTNM = "soft_lutpair420" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \fsm[3]_i_11__2 
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[4]),
        .O(\n_0_fsm[3]_i_11__2 ));
LUT6 #(
    .INIT(64'hFFFF04F7FFFFFFFF)) 
     \fsm[3]_i_12__2 
       (.I0(qplllock_reg2),
        .I1(rate_in_reg2[1]),
        .I2(rate_in_reg2[0]),
        .I3(cplllock_reg2),
        .I4(rst_idle_reg2),
        .I5(drp_done_reg2),
        .O(\n_0_fsm[3]_i_12__2 ));
LUT6 #(
    .INIT(64'hFFFFFFFFEEEAEAEA)) 
     \fsm[3]_i_1__7 
       (.I0(\n_0_fsm[3]_i_2__2 ),
        .I1(\n_0_fsm[3]_i_3__2 ),
        .I2(\n_0_fsm[3]_i_4__2 ),
        .I3(\n_0_fsm[3]_i_5__2 ),
        .I4(RATE_FSM[0]),
        .I5(\n_0_fsm[3]_i_6__2 ),
        .O(\n_0_fsm[3]_i_1__7 ));
LUT6 #(
    .INIT(64'hFFFFFFFF3F730000)) 
     \fsm[3]_i_2__2 
       (.I0(rxsync_done_reg2),
        .I1(RATE_FSM[2]),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[0]),
        .I4(\n_0_fsm[3]_i_7__2 ),
        .I5(\n_0_fsm[3]_i_8__2 ),
        .O(\n_0_fsm[3]_i_2__2 ));
LUT2 #(
    .INIT(4'h1)) 
     \fsm[3]_i_3__2 
       (.I0(RATE_FSM[4]),
        .I1(RATE_FSM[3]),
        .O(\n_0_fsm[3]_i_3__2 ));
LUT6 #(
    .INIT(64'h0000220020200220)) 
     \fsm[3]_i_4__2 
       (.I0(\n_0_fsm[3]_i_9__2 ),
        .I1(RATE_FSM[0]),
        .I2(rate_in_reg1[0]),
        .I3(rate_in_reg2[0]),
        .I4(rate_in_reg1[1]),
        .I5(rate_in_reg2[1]),
        .O(\n_0_fsm[3]_i_4__2 ));
(* SOFT_HLUTNM = "soft_lutpair421" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \fsm[3]_i_5__2 
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[1]),
        .O(\n_0_fsm[3]_i_5__2 ));
LUT6 #(
    .INIT(64'h00000000C0800080)) 
     \fsm[3]_i_6__2 
       (.I0(fsm1__0),
        .I1(RATE_FSM[0]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[1]),
        .I4(resetovrd_done_reg2),
        .I5(\n_0_fsm[3]_i_11__2 ),
        .O(\n_0_fsm[3]_i_6__2 ));
(* SOFT_HLUTNM = "soft_lutpair420" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \fsm[3]_i_7__2 
       (.I0(RATE_FSM[4]),
        .I1(RATE_FSM[3]),
        .O(\n_0_fsm[3]_i_7__2 ));
LUT6 #(
    .INIT(64'h2AAA2AAA2AAA2A0A)) 
     \fsm[3]_i_8__2 
       (.I0(\n_0_txdata_wait_cnt[3]_i_4__2 ),
        .I1(\n_0_fsm[4]_i_2__6 ),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[2]),
        .I4(RATE_FSM[0]),
        .I5(\n_0_fsm[3]_i_12__2 ),
        .O(\n_0_fsm[3]_i_8__2 ));
LUT2 #(
    .INIT(4'h1)) 
     \fsm[3]_i_9__2 
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[1]),
        .O(\n_0_fsm[3]_i_9__2 ));
LUT6 #(
    .INIT(64'hCFECCFCCCFCCCFCC)) 
     \fsm[4]_i_1__7 
       (.I0(\n_0_fsm[4]_i_2__6 ),
        .I1(\n_0_fsm[4]_i_3__2 ),
        .I2(RATE_FSM[3]),
        .I3(RATE_FSM[4]),
        .I4(RATE_FSM[1]),
        .I5(RATE_FSM[2]),
        .O(\n_0_fsm[4]_i_1__7 ));
LUT5 #(
    .INIT(32'h77477744)) 
     \fsm[4]_i_2__6 
       (.I0(drp_done_reg2),
        .I1(RATE_FSM[0]),
        .I2(rate_in_reg2[0]),
        .I3(rate_in_reg2[1]),
        .I4(gen3_exit),
        .O(\n_0_fsm[4]_i_2__6 ));
LUT6 #(
    .INIT(64'h0080888808808888)) 
     \fsm[4]_i_3__2 
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[4]),
        .I2(RATE_FSM[0]),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[2]),
        .I5(rxsync_done_reg2),
        .O(\n_0_fsm[4]_i_3__2 ));
FDSE #(
    .INIT(1'b0)) 
     \fsm_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_fsm[0]_i_1__7 ),
        .Q(RATE_FSM[0]),
        .S(O7));
FDSE #(
    .INIT(1'b0)) 
     \fsm_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_fsm[1]_i_1__7 ),
        .Q(RATE_FSM[1]),
        .S(O7));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_fsm[2]_i_1__7 ),
        .Q(RATE_FSM[2]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_fsm[3]_i_1__7 ),
        .Q(RATE_FSM[3]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_fsm[4]_i_1__7 ),
        .Q(RATE_FSM[4]),
        .R(O7));
LUT6 #(
    .INIT(64'h00000000222E2222)) 
     gen3_exit_i_1__2
       (.I0(gen3_exit),
        .I1(n_0_gen3_exit_i_2__2),
        .I2(RATE_FSM[4]),
        .I3(rate_in_reg2[0]),
        .I4(rate_in_reg2[1]),
        .I5(I1),
        .O(n_0_gen3_exit_i_1__2));
LUT6 #(
    .INIT(64'h8000000180000000)) 
     gen3_exit_i_2__2
       (.I0(RATE_FSM[0]),
        .I1(RATE_FSM[2]),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[4]),
        .I4(RATE_FSM[3]),
        .I5(\n_0_fsm[2]_i_8__2 ),
        .O(n_0_gen3_exit_i_2__2));
FDRE #(
    .INIT(1'b0)) 
     gen3_exit_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_gen3_exit_i_1__2),
        .Q(gen3_exit),
        .R(\<const0> ));
LUT6 #(
    .INIT(64'h00000000222E2222)) 
     gen3_i_1__2
       (.I0(p_243_out),
        .I1(n_0_gen3_i_2__2),
        .I2(RATE_FSM[4]),
        .I3(rate_in_reg2[0]),
        .I4(rate_in_reg2[1]),
        .I5(I1),
        .O(n_0_gen3_i_1__2));
(* SOFT_HLUTNM = "soft_lutpair418" *) 
   LUT5 #(
    .INIT(32'h80020000)) 
     gen3_i_2__2
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[4]),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[2]),
        .I4(RATE_FSM[0]),
        .O(n_0_gen3_i_2__2));
FDRE #(
    .INIT(1'b0)) 
     gen3_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_gen3_i_1__2),
        .Q(p_243_out),
        .R(\<const0> ));
LUT2 #(
    .INIT(4'hE)) 
     \gth_channel.gthe2_channel_i_i_1__2 
       (.I0(p_0_in48_in),
        .I1(I1),
        .O(GT_CPLLRESET049_out));
LUT1 #(
    .INIT(2'h1)) 
     \gth_channel.gthe2_channel_i_i_4__3 
       (.I0(p_243_out),
        .O(O3));
LUT1 #(
    .INIT(2'h1)) 
     \gth_channel.gthe2_channel_i_i_6__2 
       (.I0(p_243_out),
        .O(O2));
(* ASYNC_REG *) 
   FDRE mmcm_lock_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(pipe_mmcm_lock_in),
        .Q(mmcm_lock_reg1),
        .R(O7));
(* ASYNC_REG *) 
   FDRE mmcm_lock_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(mmcm_lock_reg1),
        .Q(mmcm_lock_reg2),
        .R(O7));
LUT6 #(
    .INIT(64'h0000000022222EE2)) 
     pclk_sel_i_1__2
       (.I0(pipe_pclk_sel_out),
        .I1(n_0_pclk_sel_i_2__2),
        .I2(rate_in_reg2[1]),
        .I3(rate_in_reg2[0]),
        .I4(RATE_FSM[4]),
        .I5(I1),
        .O(n_0_pclk_sel_i_1__2));
(* SOFT_HLUTNM = "soft_lutpair419" *) 
   LUT5 #(
    .INIT(32'h80002008)) 
     pclk_sel_i_2__2
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[0]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[4]),
        .O(n_0_pclk_sel_i_2__2));
FDRE #(
    .INIT(1'b0)) 
     pclk_sel_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_pclk_sel_i_1__2),
        .Q(pipe_pclk_sel_out),
        .R(\<const0> ));
LUT3 #(
    .INIT(8'h54)) 
     phystatus_i_1__2
       (.I0(n_0_txratedone_i_2__2),
        .I1(phystatus_reg2),
        .I2(n_0_phystatus_reg),
        .O(n_0_phystatus_i_1__2));
FDRE #(
    .INIT(1'b0)) 
     phystatus_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_phystatus_i_1__2),
        .Q(n_0_phystatus_reg),
        .R(\<const0> ));
(* ASYNC_REG *) 
   FDRE phystatus_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(RATE_PHYSTATUS),
        .Q(phystatus_reg1),
        .R(O7));
(* ASYNC_REG *) 
   FDRE phystatus_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(phystatus_reg1),
        .Q(phystatus_reg2),
        .R(O7));
(* ASYNC_REG *) 
   FDRE qplllock_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(QRST_QPLLLOCK),
        .Q(qplllock_reg1),
        .R(O7));
(* ASYNC_REG *) 
   FDRE qplllock_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(qplllock_reg1),
        .Q(qplllock_reg2),
        .R(O7));
LUT6 #(
    .INIT(64'h4044FFFF40440000)) 
     qpllpd_i_1__2
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[4]),
        .I2(rate_in_reg2[0]),
        .I3(rate_in_reg2[1]),
        .I4(qpllpd),
        .I5(QRST_QPLLPD_IN),
        .O(n_0_qpllpd_i_1__2));
FDRE #(
    .INIT(1'b0)) 
     qpllpd_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_qpllpd_i_1__2),
        .Q(QRST_QPLLPD_IN),
        .R(O7));
LUT6 #(
    .INIT(64'h4044FFFF40440000)) 
     qpllreset_i_1__2
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[4]),
        .I2(rate_in_reg2[0]),
        .I3(rate_in_reg2[1]),
        .I4(qpllreset),
        .I5(QRST_QPLLRESET_IN),
        .O(n_0_qpllreset_i_1__2));
FDRE #(
    .INIT(1'b0)) 
     qpllreset_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_qpllreset_i_1__2),
        .Q(QRST_QPLLRESET_IN),
        .R(O7));
(* SOFT_HLUTNM = "soft_lutpair414" *) 
   LUT5 #(
    .INIT(32'h10000000)) 
     rate_done_reg1_i_1__2
       (.I0(RATE_FSM[0]),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[3]),
        .I4(RATE_FSM[4]),
        .O(O4));
(* SOFT_HLUTNM = "soft_lutpair416" *) 
   LUT5 #(
    .INIT(32'h00000001)) 
     \rate_idle_reg1[3]_i_1 
       (.I0(RATE_FSM[0]),
        .I1(RATE_FSM[2]),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[3]),
        .I4(RATE_FSM[4]),
        .O(RST_RATE_IDLE));
(* ASYNC_REG *) 
   FDRE \rate_in_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(DRP_RATE[0]),
        .Q(rate_in_reg1[0]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rate_in_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(DRP_RATE[1]),
        .Q(rate_in_reg1[1]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rate_in_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rate_in_reg1[0]),
        .Q(rate_in_reg2[0]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rate_in_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rate_in_reg1[1]),
        .Q(rate_in_reg2[1]),
        .R(O7));
LUT6 #(
    .INIT(64'h04FFFFFF04000000)) 
     \rate_out[0]_i_1__2 
       (.I0(RATE_FSM[1]),
        .I1(rate_in_reg2[0]),
        .I2(rate_in_reg2[1]),
        .I3(RATE_FSM[0]),
        .I4(\n_0_rate_out[0]_i_2__2 ),
        .I5(RXRATE),
        .O(\n_0_rate_out[0]_i_1__2 ));
LUT6 #(
    .INIT(64'hF000000D000F0000)) 
     \rate_out[0]_i_2__2 
       (.I0(n_0_txpmareset_i_3__2),
        .I1(gen3_exit),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[4]),
        .I5(RATE_FSM[3]),
        .O(\n_0_rate_out[0]_i_2__2 ));
FDRE #(
    .INIT(1'b0)) 
     \rate_out_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_rate_out[0]_i_1__2 ),
        .Q(RXRATE),
        .R(O7));
(* SOFT_HLUTNM = "soft_lutpair415" *) 
   LUT5 #(
    .INIT(32'h28000000)) 
     rate_rxsync_reg1_i_1__2
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[0]),
        .I3(RATE_FSM[4]),
        .I4(RATE_FSM[3]),
        .O(O5));
LUT5 #(
    .INIT(32'h55554000)) 
     ratedone_i_1__2
       (.I0(n_0_txratedone_i_2__2),
        .I1(n_0_rxratedone_reg),
        .I2(n_0_txratedone_reg),
        .I3(n_0_phystatus_reg),
        .I4(n_0_ratedone_reg),
        .O(n_0_ratedone_i_1__2));
FDRE #(
    .INIT(1'b0)) 
     ratedone_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_ratedone_i_1__2),
        .Q(n_0_ratedone_reg),
        .R(\<const0> ));
(* ASYNC_REG *) 
   FDRE resetovrd_done_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const1> ),
        .Q(resetovrd_done_reg1),
        .R(O7));
(* ASYNC_REG *) 
   FDRE resetovrd_done_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(resetovrd_done_reg1),
        .Q(resetovrd_done_reg2),
        .R(O7));
(* SOFT_HLUTNM = "soft_lutpair418" *) 
   LUT5 #(
    .INIT(32'h00000080)) 
     resetovrd_start_reg1_i_1__2
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[4]),
        .I3(RATE_FSM[0]),
        .I4(RATE_FSM[3]),
        .O(O6));
(* ASYNC_REG *) 
   FDRE rst_idle_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I2),
        .Q(rst_idle_reg1),
        .R(O7));
(* ASYNC_REG *) 
   FDRE rst_idle_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rst_idle_reg1),
        .Q(rst_idle_reg2),
        .R(O7));
(* ASYNC_REG *) 
   FDRE rxpmaresetdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(RATE_RXPMARESETDONE),
        .Q(rxpmaresetdone_reg1),
        .R(O7));
(* ASYNC_REG *) 
   FDRE rxpmaresetdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxpmaresetdone_reg1),
        .Q(rxpmaresetdone_reg2),
        .R(O7));
LUT3 #(
    .INIT(8'h54)) 
     rxratedone_i_1__2
       (.I0(n_0_txratedone_i_2__2),
        .I1(rxratedone_reg2),
        .I2(n_0_rxratedone_reg),
        .O(n_0_rxratedone_i_1__2));
FDRE #(
    .INIT(1'b0)) 
     rxratedone_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_rxratedone_i_1__2),
        .Q(n_0_rxratedone_reg),
        .R(\<const0> ));
(* ASYNC_REG *) 
   FDRE rxratedone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(RATE_RXRATEDONE),
        .Q(rxratedone_reg1),
        .R(O7));
(* ASYNC_REG *) 
   FDRE rxratedone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxratedone_reg1),
        .Q(rxratedone_reg2),
        .R(O7));
(* ASYNC_REG *) 
   FDRE rxresetdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(RATE_RXRESETDONE),
        .Q(rxresetdone_reg1),
        .R(O7));
(* ASYNC_REG *) 
   FDRE rxresetdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxresetdone_reg1),
        .Q(rxresetdone_reg2),
        .R(O7));
(* ASYNC_REG *) 
   FDRE rxsync_done_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(rxsync_done_reg1),
        .R(O7));
(* ASYNC_REG *) 
   FDRE rxsync_done_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxsync_done_reg1),
        .Q(rxsync_done_reg2),
        .R(O7));
(* SOFT_HLUTNM = "soft_lutpair413" *) 
   LUT5 #(
    .INIT(32'h00800000)) 
     rxsync_start_reg1_i_1__2
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[4]),
        .I2(RATE_FSM[0]),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[2]),
        .O(O1));
LUT2 #(
    .INIT(4'hE)) 
     start_reg1_i_1__3
       (.I0(p_0_in97_in),
        .I1(rst_drp_start),
        .O(DRP_START098_out));
LUT5 #(
    .INIT(32'h02FF0200)) 
     \sysclksel[0]_i_1__2 
       (.I0(rate_in_reg2[1]),
        .I1(rate_in_reg2[0]),
        .I2(RATE_FSM[4]),
        .I3(\n_0_sysclksel[0]_i_2__2 ),
        .I4(RXSYSCLKSEL),
        .O(\n_0_sysclksel[0]_i_1__2 ));
(* SOFT_HLUTNM = "soft_lutpair417" *) 
   LUT5 #(
    .INIT(32'h80000080)) 
     \sysclksel[0]_i_2__2 
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[0]),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[4]),
        .I4(RATE_FSM[3]),
        .O(\n_0_sysclksel[0]_i_2__2 ));
FDRE #(
    .INIT(1'b0)) 
     \sysclksel_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_sysclksel[0]_i_1__2 ),
        .Q(RXSYSCLKSEL),
        .R(O7));
LUT6 #(
    .INIT(64'h0000000007000000)) 
     \txdata_wait_cnt[0]_i_1__2 
       (.I0(txdata_wait_cnt_reg__0[0]),
        .I1(\n_0_txdata_wait_cnt[1]_i_2__2 ),
        .I2(\n_0_txdata_wait_cnt[3]_i_3__2 ),
        .I3(RATE_FSM[0]),
        .I4(RATE_FSM[3]),
        .I5(RATE_FSM[4]),
        .O(p_0_in__0[0]));
LUT6 #(
    .INIT(64'h1000300030001000)) 
     \txdata_wait_cnt[1]_i_1__2 
       (.I0(\n_0_txdata_wait_cnt[1]_i_2__2 ),
        .I1(\n_0_txdata_wait_cnt[3]_i_3__2 ),
        .I2(RATE_FSM[0]),
        .I3(\n_0_txdata_wait_cnt[3]_i_4__2 ),
        .I4(txdata_wait_cnt_reg__0[1]),
        .I5(txdata_wait_cnt_reg__0[0]),
        .O(p_0_in__0[1]));
LUT4 #(
    .INIT(16'h7FFF)) 
     \txdata_wait_cnt[1]_i_2__2 
       (.I0(txdata_wait_cnt_reg__0[2]),
        .I1(txdata_wait_cnt_reg__0[3]),
        .I2(txdata_wait_cnt_reg__0[0]),
        .I3(txdata_wait_cnt_reg__0[1]),
        .O(\n_0_txdata_wait_cnt[1]_i_2__2 ));
LUT6 #(
    .INIT(64'h00E5000000000000)) 
     \txdata_wait_cnt[2]_i_1__2 
       (.I0(\n_0_txdata_wait_cnt[3]_i_2__2 ),
        .I1(txdata_wait_cnt_reg__0[3]),
        .I2(txdata_wait_cnt_reg__0[2]),
        .I3(\n_0_txdata_wait_cnt[3]_i_3__2 ),
        .I4(RATE_FSM[0]),
        .I5(\n_0_txdata_wait_cnt[3]_i_4__2 ),
        .O(p_0_in__0[2]));
LUT6 #(
    .INIT(64'h00DC000000000000)) 
     \txdata_wait_cnt[3]_i_1__2 
       (.I0(\n_0_txdata_wait_cnt[3]_i_2__2 ),
        .I1(txdata_wait_cnt_reg__0[3]),
        .I2(txdata_wait_cnt_reg__0[2]),
        .I3(\n_0_txdata_wait_cnt[3]_i_3__2 ),
        .I4(RATE_FSM[0]),
        .I5(\n_0_txdata_wait_cnt[3]_i_4__2 ),
        .O(p_0_in__0[3]));
LUT2 #(
    .INIT(4'h7)) 
     \txdata_wait_cnt[3]_i_2__2 
       (.I0(txdata_wait_cnt_reg__0[1]),
        .I1(txdata_wait_cnt_reg__0[0]),
        .O(\n_0_txdata_wait_cnt[3]_i_2__2 ));
(* SOFT_HLUTNM = "soft_lutpair421" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \txdata_wait_cnt[3]_i_3__2 
       (.I0(RATE_FSM[1]),
        .I1(RATE_FSM[2]),
        .O(\n_0_txdata_wait_cnt[3]_i_3__2 ));
LUT2 #(
    .INIT(4'h2)) 
     \txdata_wait_cnt[3]_i_4__2 
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[4]),
        .O(\n_0_txdata_wait_cnt[3]_i_4__2 ));
(* counter = "39" *) 
   FDRE #(
    .INIT(1'b0)) 
     \txdata_wait_cnt_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_0_in__0[0]),
        .Q(txdata_wait_cnt_reg__0[0]),
        .R(O7));
(* counter = "39" *) 
   FDRE #(
    .INIT(1'b0)) 
     \txdata_wait_cnt_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_0_in__0[1]),
        .Q(txdata_wait_cnt_reg__0[1]),
        .R(O7));
(* counter = "39" *) 
   FDRE #(
    .INIT(1'b0)) 
     \txdata_wait_cnt_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_0_in__0[2]),
        .Q(txdata_wait_cnt_reg__0[2]),
        .R(O7));
(* counter = "39" *) 
   FDRE #(
    .INIT(1'b0)) 
     \txdata_wait_cnt_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_0_in__0[3]),
        .Q(txdata_wait_cnt_reg__0[3]),
        .R(O7));
LUT6 #(
    .INIT(64'h000000002E222E2E)) 
     txpmareset_i_1__2
       (.I0(GT_RXPMARESET044_out),
        .I1(n_0_txpmareset_i_2__2),
        .I2(RATE_FSM[3]),
        .I3(gen3_exit),
        .I4(n_0_txpmareset_i_3__2),
        .I5(I1),
        .O(n_0_txpmareset_i_1__2));
(* SOFT_HLUTNM = "soft_lutpair419" *) 
   LUT5 #(
    .INIT(32'h90020000)) 
     txpmareset_i_2__2
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[4]),
        .I2(RATE_FSM[3]),
        .I3(RATE_FSM[0]),
        .I4(RATE_FSM[1]),
        .O(n_0_txpmareset_i_2__2));
LUT2 #(
    .INIT(4'hB)) 
     txpmareset_i_3__2
       (.I0(rate_in_reg2[0]),
        .I1(rate_in_reg2[1]),
        .O(n_0_txpmareset_i_3__2));
FDRE #(
    .INIT(1'b0)) 
     txpmareset_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_txpmareset_i_1__2),
        .Q(GT_RXPMARESET044_out),
        .R(\<const0> ));
LUT3 #(
    .INIT(8'h54)) 
     txratedone_i_1__2
       (.I0(n_0_txratedone_i_2__2),
        .I1(txratedone_reg2),
        .I2(n_0_txratedone_reg),
        .O(n_0_txratedone_i_1__2));
LUT6 #(
    .INIT(64'hFFFFEFFFFFFFFFFF)) 
     txratedone_i_2__2
       (.I0(I1),
        .I1(RATE_FSM[3]),
        .I2(RATE_FSM[4]),
        .I3(RATE_FSM[0]),
        .I4(RATE_FSM[1]),
        .I5(RATE_FSM[2]),
        .O(n_0_txratedone_i_2__2));
FDRE #(
    .INIT(1'b0)) 
     txratedone_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_txratedone_i_1__2),
        .Q(n_0_txratedone_reg),
        .R(\<const0> ));
(* ASYNC_REG *) 
   FDRE txratedone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(RATE_TXRATEDONE),
        .Q(txratedone_reg1),
        .R(O7));
(* ASYNC_REG *) 
   FDRE txratedone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txratedone_reg1),
        .Q(txratedone_reg2),
        .R(O7));
(* ASYNC_REG *) 
   FDRE txresetdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(RATE_TXRESETDONE),
        .Q(txresetdone_reg1),
        .R(O7));
(* ASYNC_REG *) 
   FDRE txresetdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txresetdone_reg1),
        .Q(txresetdone_reg2),
        .R(O7));
(* ASYNC_REG *) 
   FDRE txsync_done_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(RATE_TXSYNC_DONE),
        .Q(txsync_done_reg1),
        .R(O7));
(* ASYNC_REG *) 
   FDRE txsync_done_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txsync_done_reg1),
        .Q(txsync_done_reg2),
        .R(O7));
LUT6 #(
    .INIT(64'hAAAAAAAAAAEAAAAA)) 
     txsync_start_reg1_i_1__4
       (.I0(rst_txsync_start),
        .I1(RATE_FSM[4]),
        .I2(RATE_FSM[3]),
        .I3(RATE_FSM[2]),
        .I4(RATE_FSM[1]),
        .I5(RATE_FSM[0]),
        .O(SYNC_TXSYNC_START053_out));
LUT2 #(
    .INIT(4'hE)) 
     x16_reg1_i_1__2
       (.I0(p_0_in99_in),
        .I1(rst_drp_x16),
        .O(DRP_X160100_out));
LUT2 #(
    .INIT(4'hE)) 
     x16x20_mode_reg1_i_1__2
       (.I0(p_0_in101_in),
        .I1(rst_drp_x16x20_mode),
        .O(DRP_X16X20_MODE0102_out));
endmodule

(* ORIG_REF_NAME = "vc709_pcie_x8_gen3_pipe_rate" *) 
module vc709_pcie_x8_gen3vc709_pcie_x8_gen3_pipe_rate_34
   (RATE_FSM,
    GT_RXPMARESET021_out,
    pipe_pclk_sel_out,
    p_138_out,
    O1,
    GT_CPLLRESET026_out,
    SYNC_TXSYNC_START030_out,
    DRP_X16X20_MODE0108_out,
    DRP_X160106_out,
    DRP_START0104_out,
    O2,
    O3,
    O4,
    O5,
    O6,
    RST_RATE_IDLE,
    GT_CPLLPD028_out,
    RXRATE,
    QRST_QPLLPD_IN,
    QRST_QPLLRESET_IN,
    RXSYSCLKSEL,
    I1,
    rst_txsync_start,
    rst_drp_x16x20_mode,
    rst_drp_x16,
    rst_drp_start,
    O7,
    DRP_RATE,
    pipe_pclk_in,
    I2,
    RATE_CPLLLOCK,
    I3,
    RATE_DRP_DONE,
    RATE_RXPMARESETDONE,
    pipe_mmcm_lock_in,
    RATE_PHYSTATUS,
    RATE_TXRESETDONE,
    RATE_RXRESETDONE,
    RATE_TXRATEDONE,
    RATE_RXRATEDONE,
    RATE_TXSYNC_DONE,
    I4,
    p_1_in8_in,
    p_0_in7_in);
  output [4:0]RATE_FSM;
  output GT_RXPMARESET021_out;
  output [0:0]pipe_pclk_sel_out;
  output p_138_out;
  output O1;
  output GT_CPLLRESET026_out;
  output SYNC_TXSYNC_START030_out;
  output DRP_X16X20_MODE0108_out;
  output DRP_X160106_out;
  output DRP_START0104_out;
  output O2;
  output O3;
  output O4;
  output O5;
  output O6;
  output [0:0]RST_RATE_IDLE;
  output GT_CPLLPD028_out;
  output [0:0]RXRATE;
  output [0:0]QRST_QPLLPD_IN;
  output [0:0]QRST_QPLLRESET_IN;
  output [0:0]RXSYSCLKSEL;
  input I1;
  input rst_txsync_start;
  input rst_drp_x16x20_mode;
  input rst_drp_x16;
  input rst_drp_start;
  input [0:0]O7;
  input [1:0]DRP_RATE;
  input pipe_pclk_in;
  input I2;
  input RATE_CPLLLOCK;
  input I3;
  input RATE_DRP_DONE;
  input RATE_RXPMARESETDONE;
  input pipe_mmcm_lock_in;
  input RATE_PHYSTATUS;
  input RATE_TXRESETDONE;
  input RATE_RXRESETDONE;
  input RATE_TXRATEDONE;
  input RATE_RXRATEDONE;
  input RATE_TXSYNC_DONE;
  input I4;
  input p_1_in8_in;
  input p_0_in7_in;

  wire \<const0> ;
  wire \<const1> ;
  wire [1:0]DRP_RATE;
  wire DRP_START0104_out;
  wire DRP_X160106_out;
  wire DRP_X16X20_MODE0108_out;
  wire GT_CPLLPD028_out;
  wire GT_CPLLRESET026_out;
  wire GT_RXPMARESET021_out;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire [0:0]O7;
  wire [0:0]QRST_QPLLPD_IN;
  wire [0:0]QRST_QPLLRESET_IN;
  wire RATE_CPLLLOCK;
  wire RATE_DRP_DONE;
  wire [4:0]RATE_FSM;
  wire RATE_PHYSTATUS;
  wire RATE_RXPMARESETDONE;
  wire RATE_RXRATEDONE;
  wire RATE_RXRESETDONE;
  wire RATE_TXRATEDONE;
  wire RATE_TXRESETDONE;
  wire RATE_TXSYNC_DONE;
  wire [0:0]RST_RATE_IDLE;
  wire [0:0]RXRATE;
  wire [0:0]RXSYSCLKSEL;
  wire SYNC_TXSYNC_START030_out;
  wire cplllock_reg1;
  wire cplllock_reg2;
  wire drp_done_reg1;
  wire drp_done_reg2;
  wire fsm1__0;
  wire gen3_exit;
  wire mmcm_lock_reg1;
  wire mmcm_lock_reg2;
  wire n_0_cpllpd_i_1__4;
  wire n_0_cpllreset_i_1__4;
  wire n_0_drp_start_i_1__4;
  wire n_0_drp_x16_i_1__4;
  wire n_0_drp_x16x20_mode_i_1__4;
  wire \n_0_fsm[0]_i_10__4 ;
  wire \n_0_fsm[0]_i_11__4 ;
  wire \n_0_fsm[0]_i_12__4 ;
  wire \n_0_fsm[0]_i_1__12 ;
  wire \n_0_fsm[0]_i_2__11 ;
  wire \n_0_fsm[0]_i_3__11 ;
  wire \n_0_fsm[0]_i_4__10 ;
  wire \n_0_fsm[0]_i_5__10 ;
  wire \n_0_fsm[0]_i_6__5 ;
  wire \n_0_fsm[0]_i_7__4 ;
  wire \n_0_fsm[0]_i_8__4 ;
  wire \n_0_fsm[0]_i_9__4 ;
  wire \n_0_fsm[1]_i_1__12 ;
  wire \n_0_fsm[1]_i_2__11 ;
  wire \n_0_fsm[1]_i_3__11 ;
  wire \n_0_fsm[1]_i_4__4 ;
  wire \n_0_fsm[1]_i_5__4 ;
  wire \n_0_fsm[1]_i_6__4 ;
  wire \n_0_fsm[1]_i_7__4 ;
  wire \n_0_fsm[2]_i_10__4 ;
  wire \n_0_fsm[2]_i_1__12 ;
  wire \n_0_fsm[2]_i_2__9 ;
  wire \n_0_fsm[2]_i_3__5 ;
  wire \n_0_fsm[2]_i_4__4 ;
  wire \n_0_fsm[2]_i_5__4 ;
  wire \n_0_fsm[2]_i_7__4 ;
  wire \n_0_fsm[2]_i_8__4 ;
  wire \n_0_fsm[2]_i_9__4 ;
  wire \n_0_fsm[3]_i_11__4 ;
  wire \n_0_fsm[3]_i_12__4 ;
  wire \n_0_fsm[3]_i_1__12 ;
  wire \n_0_fsm[3]_i_2__4 ;
  wire \n_0_fsm[3]_i_3__4 ;
  wire \n_0_fsm[3]_i_4__4 ;
  wire \n_0_fsm[3]_i_5__4 ;
  wire \n_0_fsm[3]_i_6__4 ;
  wire \n_0_fsm[3]_i_7__4 ;
  wire \n_0_fsm[3]_i_8__4 ;
  wire \n_0_fsm[3]_i_9__4 ;
  wire \n_0_fsm[4]_i_1__12 ;
  wire \n_0_fsm[4]_i_2__10 ;
  wire \n_0_fsm[4]_i_3__4 ;
  wire n_0_gen3_exit_i_1__4;
  wire n_0_gen3_exit_i_2__4;
  wire n_0_gen3_i_1__4;
  wire n_0_gen3_i_2__4;
  wire n_0_pclk_sel_i_1__4;
  wire n_0_pclk_sel_i_2__4;
  wire n_0_phystatus_i_1__4;
  wire n_0_phystatus_reg;
  wire n_0_qpllpd_i_1__4;
  wire n_0_qpllreset_i_1__4;
  wire \n_0_rate_out[0]_i_1__4 ;
  wire \n_0_rate_out[0]_i_2__4 ;
  wire n_0_ratedone_i_1__4;
  wire n_0_ratedone_reg;
  wire n_0_rxratedone_i_1__4;
  wire n_0_rxratedone_reg;
  wire \n_0_sysclksel[0]_i_1__4 ;
  wire \n_0_sysclksel[0]_i_2__4 ;
  wire \n_0_txdata_wait_cnt[1]_i_2__4 ;
  wire \n_0_txdata_wait_cnt[3]_i_2__4 ;
  wire \n_0_txdata_wait_cnt[3]_i_3__4 ;
  wire \n_0_txdata_wait_cnt[3]_i_4__4 ;
  wire n_0_txpmareset_i_1__4;
  wire n_0_txpmareset_i_2__4;
  wire n_0_txpmareset_i_3__4;
  wire n_0_txratedone_i_1__4;
  wire n_0_txratedone_i_2__4;
  wire n_0_txratedone_reg;
  wire p_0_in103_in;
  wire p_0_in105_in;
  wire p_0_in107_in;
  wire p_0_in25_in;
  wire p_0_in7_in;
  wire [3:0]p_0_in__0;
  wire p_138_out;
  wire p_1_in8_in;
  wire phystatus_reg1;
  wire phystatus_reg2;
  wire pipe_mmcm_lock_in;
  wire pipe_pclk_in;
  wire [0:0]pipe_pclk_sel_out;
  wire pll_lock;
  wire qplllock_reg1;
  wire qplllock_reg2;
  wire qpllpd;
  wire qpllreset;
  wire [1:0]rate_in_reg1;
  wire [1:0]rate_in_reg2;
  wire resetovrd_done_reg1;
  wire resetovrd_done_reg2;
  wire rst_drp_start;
  wire rst_drp_x16;
  wire rst_drp_x16x20_mode;
  wire rst_idle_reg1;
  wire rst_idle_reg2;
  wire rst_txsync_start;
  wire rxpmaresetdone_reg1;
  wire rxpmaresetdone_reg2;
  wire rxratedone_reg1;
  wire rxratedone_reg2;
  wire rxresetdone_reg1;
  wire rxresetdone_reg2;
  wire rxsync_done_reg1;
  wire rxsync_done_reg2;
  wire [3:0]txdata_wait_cnt_reg__0;
  wire txratedone_reg1;
  wire txratedone_reg2;
  wire txresetdone_reg1;
  wire txresetdone_reg2;
  wire txsync_done_reg1;
  wire txsync_done_reg2;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
(* ASYNC_REG *) 
   FDRE cplllock_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(RATE_CPLLLOCK),
        .Q(cplllock_reg1),
        .R(O7));
(* ASYNC_REG *) 
   FDRE cplllock_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(cplllock_reg1),
        .Q(cplllock_reg2),
        .R(O7));
LUT6 #(
    .INIT(64'h0040FFFF00400000)) 
     cpllpd_i_1__4
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[4]),
        .I2(rate_in_reg2[1]),
        .I3(rate_in_reg2[0]),
        .I4(qpllpd),
        .I5(GT_CPLLPD028_out),
        .O(n_0_cpllpd_i_1__4));
(* SOFT_HLUTNM = "soft_lutpair425" *) 
   LUT5 #(
    .INIT(32'h80000090)) 
     cpllpd_i_2__4
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[4]),
        .I2(RATE_FSM[0]),
        .I3(RATE_FSM[2]),
        .I4(RATE_FSM[1]),
        .O(qpllpd));
FDRE #(
    .INIT(1'b0)) 
     cpllpd_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_cpllpd_i_1__4),
        .Q(GT_CPLLPD028_out),
        .R(O7));
LUT6 #(
    .INIT(64'h0040FFFF00400000)) 
     cpllreset_i_1__4
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[4]),
        .I2(rate_in_reg2[1]),
        .I3(rate_in_reg2[0]),
        .I4(qpllreset),
        .I5(p_0_in25_in),
        .O(n_0_cpllreset_i_1__4));
(* SOFT_HLUTNM = "soft_lutpair426" *) 
   LUT5 #(
    .INIT(32'h80000108)) 
     cpllreset_i_2__5
       (.I0(RATE_FSM[4]),
        .I1(RATE_FSM[3]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[0]),
        .O(qpllreset));
FDRE #(
    .INIT(1'b0)) 
     cpllreset_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_cpllreset_i_1__4),
        .Q(p_0_in25_in),
        .R(O7));
(* ASYNC_REG *) 
   FDRE drp_done_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(RATE_DRP_DONE),
        .Q(drp_done_reg1),
        .R(O7));
(* ASYNC_REG *) 
   FDRE drp_done_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(drp_done_reg1),
        .Q(drp_done_reg2),
        .R(O7));
(* SOFT_HLUTNM = "soft_lutpair423" *) 
   LUT5 #(
    .INIT(32'h42040010)) 
     drp_start_i_1__4
       (.I0(RATE_FSM[4]),
        .I1(RATE_FSM[3]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[0]),
        .O(n_0_drp_start_i_1__4));
FDRE #(
    .INIT(1'b0)) 
     drp_start_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_drp_start_i_1__4),
        .Q(p_0_in103_in),
        .R(O7));
(* SOFT_HLUTNM = "soft_lutpair422" *) 
   LUT5 #(
    .INIT(32'h21000104)) 
     drp_x16_i_1__4
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[4]),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[2]),
        .I4(RATE_FSM[0]),
        .O(n_0_drp_x16_i_1__4));
FDRE #(
    .INIT(1'b0)) 
     drp_x16_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_drp_x16_i_1__4),
        .Q(p_0_in105_in),
        .R(O7));
(* SOFT_HLUTNM = "soft_lutpair424" *) 
   LUT5 #(
    .INIT(32'h20000874)) 
     drp_x16x20_mode_i_1__4
       (.I0(RATE_FSM[0]),
        .I1(RATE_FSM[4]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[3]),
        .O(n_0_drp_x16x20_mode_i_1__4));
FDRE #(
    .INIT(1'b0)) 
     drp_x16x20_mode_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_drp_x16x20_mode_i_1__4),
        .Q(p_0_in107_in),
        .R(O7));
LUT5 #(
    .INIT(32'h08080B08)) 
     \fsm[0]_i_10__4 
       (.I0(drp_done_reg2),
        .I1(RATE_FSM[0]),
        .I2(RATE_FSM[1]),
        .I3(mmcm_lock_reg2),
        .I4(rxpmaresetdone_reg2),
        .O(\n_0_fsm[0]_i_10__4 ));
LUT2 #(
    .INIT(4'h2)) 
     \fsm[0]_i_11__4 
       (.I0(rate_in_reg2[0]),
        .I1(rate_in_reg2[1]),
        .O(\n_0_fsm[0]_i_11__4 ));
LUT3 #(
    .INIT(8'h01)) 
     \fsm[0]_i_12__4 
       (.I0(rate_in_reg2[0]),
        .I1(rate_in_reg2[1]),
        .I2(gen3_exit),
        .O(\n_0_fsm[0]_i_12__4 ));
LUT5 #(
    .INIT(32'hFFFF3210)) 
     \fsm[0]_i_1__12 
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[4]),
        .I2(\n_0_fsm[0]_i_2__11 ),
        .I3(\n_0_fsm[0]_i_3__11 ),
        .I4(\n_0_fsm[0]_i_4__10 ),
        .O(\n_0_fsm[0]_i_1__12 ));
LUT6 #(
    .INIT(64'h04CF04CC34FF34FC)) 
     \fsm[0]_i_2__11 
       (.I0(pll_lock),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[0]),
        .I4(\n_0_fsm[2]_i_8__4 ),
        .I5(drp_done_reg2),
        .O(\n_0_fsm[0]_i_2__11 ));
LUT6 #(
    .INIT(64'hF3FFAAAAF300AAAA)) 
     \fsm[0]_i_3__11 
       (.I0(\n_0_fsm[0]_i_5__10 ),
        .I1(RATE_FSM[0]),
        .I2(drp_done_reg2),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[2]),
        .I5(\n_0_fsm[0]_i_6__5 ),
        .O(\n_0_fsm[0]_i_3__11 ));
LUT6 #(
    .INIT(64'hAAEEAAFA00000000)) 
     \fsm[0]_i_4__10 
       (.I0(\n_0_fsm[0]_i_7__4 ),
        .I1(\n_0_fsm[0]_i_8__4 ),
        .I2(\n_0_fsm[0]_i_9__4 ),
        .I3(RATE_FSM[3]),
        .I4(RATE_FSM[2]),
        .I5(RATE_FSM[4]),
        .O(\n_0_fsm[0]_i_4__10 ));
LUT6 #(
    .INIT(64'hAAAAEAAAAAAAAAAA)) 
     \fsm[0]_i_5__10 
       (.I0(\n_0_fsm[0]_i_10__4 ),
        .I1(rst_idle_reg2),
        .I2(drp_done_reg2),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[0]),
        .I5(pll_lock),
        .O(\n_0_fsm[0]_i_5__10 ));
LUT6 #(
    .INIT(64'hFFFF5D5500005D55)) 
     \fsm[0]_i_6__5 
       (.I0(I4),
        .I1(txresetdone_reg2),
        .I2(phystatus_reg2),
        .I3(rxresetdone_reg2),
        .I4(RATE_FSM[0]),
        .I5(\n_0_txdata_wait_cnt[1]_i_2__4 ),
        .O(\n_0_fsm[0]_i_6__5 ));
LUT6 #(
    .INIT(64'h00830F8300000000)) 
     \fsm[0]_i_7__4 
       (.I0(rxsync_done_reg2),
        .I1(RATE_FSM[0]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[1]),
        .I4(txsync_done_reg2),
        .I5(RATE_FSM[3]),
        .O(\n_0_fsm[0]_i_7__4 ));
LUT5 #(
    .INIT(32'h33330FAA)) 
     \fsm[0]_i_8__4 
       (.I0(drp_done_reg2),
        .I1(resetovrd_done_reg2),
        .I2(fsm1__0),
        .I3(RATE_FSM[0]),
        .I4(RATE_FSM[1]),
        .O(\n_0_fsm[0]_i_8__4 ));
LUT6 #(
    .INIT(64'hF10F0100F1FF01F0)) 
     \fsm[0]_i_9__4 
       (.I0(\n_0_fsm[0]_i_11__4 ),
        .I1(\n_0_fsm[0]_i_12__4 ),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[0]),
        .I4(drp_done_reg2),
        .I5(rxpmaresetdone_reg2),
        .O(\n_0_fsm[0]_i_9__4 ));
LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
     \fsm[1]_i_1__12 
       (.I0(\n_0_fsm[1]_i_2__11 ),
        .I1(\n_0_fsm[1]_i_3__11 ),
        .I2(RATE_FSM[3]),
        .I3(RATE_FSM[4]),
        .I4(\n_0_fsm[1]_i_4__4 ),
        .I5(\n_0_fsm[1]_i_5__4 ),
        .O(\n_0_fsm[1]_i_1__12 ));
LUT6 #(
    .INIT(64'hAEAAAEAAAEEEAEAA)) 
     \fsm[1]_i_2__11 
       (.I0(\n_0_fsm[1]_i_6__4 ),
        .I1(RATE_FSM[2]),
        .I2(\n_0_fsm[4]_i_2__10 ),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[0]),
        .I5(\n_0_txdata_wait_cnt[1]_i_2__4 ),
        .O(\n_0_fsm[1]_i_2__11 ));
LUT5 #(
    .INIT(32'h070C37CC)) 
     \fsm[1]_i_3__11 
       (.I0(txsync_done_reg2),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[0]),
        .I4(rxsync_done_reg2),
        .O(\n_0_fsm[1]_i_3__11 ));
LUT5 #(
    .INIT(32'h3BC80BC8)) 
     \fsm[1]_i_4__4 
       (.I0(\n_0_fsm[1]_i_7__4 ),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[0]),
        .I4(drp_done_reg2),
        .O(\n_0_fsm[1]_i_4__4 ));
LUT6 #(
    .INIT(64'h3F3FAFAF0000F000)) 
     \fsm[1]_i_5__4 
       (.I0(drp_done_reg2),
        .I1(resetovrd_done_reg2),
        .I2(RATE_FSM[0]),
        .I3(\n_0_fsm[2]_i_10__4 ),
        .I4(RATE_FSM[2]),
        .I5(RATE_FSM[1]),
        .O(\n_0_fsm[1]_i_5__4 ));
LUT6 #(
    .INIT(64'h00000B0F000000F0)) 
     \fsm[1]_i_6__4 
       (.I0(rst_idle_reg2),
        .I1(pll_lock),
        .I2(RATE_FSM[0]),
        .I3(drp_done_reg2),
        .I4(RATE_FSM[2]),
        .I5(RATE_FSM[1]),
        .O(\n_0_fsm[1]_i_6__4 ));
LUT6 #(
    .INIT(64'h75F77DFFFFFFFFFF)) 
     \fsm[1]_i_7__4 
       (.I0(rst_idle_reg2),
        .I1(rate_in_reg2[1]),
        .I2(rate_in_reg2[0]),
        .I3(cplllock_reg2),
        .I4(qplllock_reg2),
        .I5(RATE_FSM[0]),
        .O(\n_0_fsm[1]_i_7__4 ));
LUT3 #(
    .INIT(8'h31)) 
     \fsm[2]_i_10__4 
       (.I0(gen3_exit),
        .I1(rate_in_reg2[1]),
        .I2(rate_in_reg2[0]),
        .O(\n_0_fsm[2]_i_10__4 ));
LUT6 #(
    .INIT(64'hEFAFEFAAEAAFEAAA)) 
     \fsm[2]_i_1__12 
       (.I0(\n_0_fsm[2]_i_2__9 ),
        .I1(\n_0_fsm[2]_i_3__5 ),
        .I2(RATE_FSM[3]),
        .I3(RATE_FSM[4]),
        .I4(\n_0_fsm[2]_i_4__4 ),
        .I5(\n_0_fsm[2]_i_5__4 ),
        .O(\n_0_fsm[2]_i_1__12 ));
LUT6 #(
    .INIT(64'h0444440004440000)) 
     \fsm[2]_i_2__9 
       (.I0(RATE_FSM[4]),
        .I1(RATE_FSM[3]),
        .I2(\n_0_fsm[4]_i_2__10 ),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[2]),
        .I5(RATE_FSM[0]),
        .O(\n_0_fsm[2]_i_2__9 ));
LUT5 #(
    .INIT(32'h0FA03000)) 
     \fsm[2]_i_3__5 
       (.I0(txsync_done_reg2),
        .I1(rxsync_done_reg2),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[2]),
        .I4(RATE_FSM[0]),
        .O(\n_0_fsm[2]_i_3__5 ));
LUT6 #(
    .INIT(64'h38F338F038F038F0)) 
     \fsm[2]_i_4__4 
       (.I0(pll_lock),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[0]),
        .I4(\n_0_fsm[2]_i_7__4 ),
        .I5(\n_0_fsm[2]_i_8__4 ),
        .O(\n_0_fsm[2]_i_4__4 ));
LUT6 #(
    .INIT(64'hAAABBABABABBBABA)) 
     \fsm[2]_i_5__4 
       (.I0(\n_0_fsm[2]_i_9__4 ),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[2]),
        .I3(\n_0_fsm[2]_i_10__4 ),
        .I4(RATE_FSM[0]),
        .I5(fsm1__0),
        .O(\n_0_fsm[2]_i_5__4 ));
LUT4 #(
    .INIT(16'hBA8A)) 
     \fsm[2]_i_6__4 
       (.I0(cplllock_reg2),
        .I1(rate_in_reg2[0]),
        .I2(rate_in_reg2[1]),
        .I3(qplllock_reg2),
        .O(pll_lock));
LUT4 #(
    .INIT(16'hD0DD)) 
     \fsm[2]_i_7__4 
       (.I0(rate_in_reg2[1]),
        .I1(rate_in_reg2[0]),
        .I2(rate_in_reg1[0]),
        .I3(rate_in_reg1[1]),
        .O(\n_0_fsm[2]_i_7__4 ));
LUT4 #(
    .INIT(16'h6FF6)) 
     \fsm[2]_i_8__4 
       (.I0(rate_in_reg2[1]),
        .I1(rate_in_reg1[1]),
        .I2(rate_in_reg2[0]),
        .I3(rate_in_reg1[0]),
        .O(\n_0_fsm[2]_i_8__4 ));
LUT5 #(
    .INIT(32'h77000C00)) 
     \fsm[2]_i_9__4 
       (.I0(resetovrd_done_reg2),
        .I1(RATE_FSM[0]),
        .I2(drp_done_reg2),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[2]),
        .O(\n_0_fsm[2]_i_9__4 ));
LUT6 #(
    .INIT(64'hFFFFFFFFF8FFF8F8)) 
     \fsm[3]_i_10__4 
       (.I0(p_1_in8_in),
        .I1(p_0_in7_in),
        .I2(n_0_ratedone_reg),
        .I3(rate_in_reg2[0]),
        .I4(rate_in_reg2[1]),
        .I5(gen3_exit),
        .O(fsm1__0));
(* SOFT_HLUTNM = "soft_lutpair429" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \fsm[3]_i_11__4 
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[4]),
        .O(\n_0_fsm[3]_i_11__4 ));
LUT6 #(
    .INIT(64'hFFFF04F7FFFFFFFF)) 
     \fsm[3]_i_12__4 
       (.I0(qplllock_reg2),
        .I1(rate_in_reg2[1]),
        .I2(rate_in_reg2[0]),
        .I3(cplllock_reg2),
        .I4(rst_idle_reg2),
        .I5(drp_done_reg2),
        .O(\n_0_fsm[3]_i_12__4 ));
LUT6 #(
    .INIT(64'hFFFFFFFFEEEAEAEA)) 
     \fsm[3]_i_1__12 
       (.I0(\n_0_fsm[3]_i_2__4 ),
        .I1(\n_0_fsm[3]_i_3__4 ),
        .I2(\n_0_fsm[3]_i_4__4 ),
        .I3(\n_0_fsm[3]_i_5__4 ),
        .I4(RATE_FSM[0]),
        .I5(\n_0_fsm[3]_i_6__4 ),
        .O(\n_0_fsm[3]_i_1__12 ));
LUT6 #(
    .INIT(64'hFFFFFFFF3F730000)) 
     \fsm[3]_i_2__4 
       (.I0(rxsync_done_reg2),
        .I1(RATE_FSM[2]),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[0]),
        .I4(\n_0_fsm[3]_i_7__4 ),
        .I5(\n_0_fsm[3]_i_8__4 ),
        .O(\n_0_fsm[3]_i_2__4 ));
LUT2 #(
    .INIT(4'h1)) 
     \fsm[3]_i_3__4 
       (.I0(RATE_FSM[4]),
        .I1(RATE_FSM[3]),
        .O(\n_0_fsm[3]_i_3__4 ));
LUT6 #(
    .INIT(64'h0000220020200220)) 
     \fsm[3]_i_4__4 
       (.I0(\n_0_fsm[3]_i_9__4 ),
        .I1(RATE_FSM[0]),
        .I2(rate_in_reg1[0]),
        .I3(rate_in_reg2[0]),
        .I4(rate_in_reg1[1]),
        .I5(rate_in_reg2[1]),
        .O(\n_0_fsm[3]_i_4__4 ));
(* SOFT_HLUTNM = "soft_lutpair430" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \fsm[3]_i_5__4 
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[1]),
        .O(\n_0_fsm[3]_i_5__4 ));
LUT6 #(
    .INIT(64'h00000000C0800080)) 
     \fsm[3]_i_6__4 
       (.I0(fsm1__0),
        .I1(RATE_FSM[0]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[1]),
        .I4(resetovrd_done_reg2),
        .I5(\n_0_fsm[3]_i_11__4 ),
        .O(\n_0_fsm[3]_i_6__4 ));
(* SOFT_HLUTNM = "soft_lutpair429" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \fsm[3]_i_7__4 
       (.I0(RATE_FSM[4]),
        .I1(RATE_FSM[3]),
        .O(\n_0_fsm[3]_i_7__4 ));
LUT6 #(
    .INIT(64'h2AAA2AAA2AAA2A0A)) 
     \fsm[3]_i_8__4 
       (.I0(\n_0_txdata_wait_cnt[3]_i_4__4 ),
        .I1(\n_0_fsm[4]_i_2__10 ),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[2]),
        .I4(RATE_FSM[0]),
        .I5(\n_0_fsm[3]_i_12__4 ),
        .O(\n_0_fsm[3]_i_8__4 ));
LUT2 #(
    .INIT(4'h1)) 
     \fsm[3]_i_9__4 
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[1]),
        .O(\n_0_fsm[3]_i_9__4 ));
LUT6 #(
    .INIT(64'hCFECCFCCCFCCCFCC)) 
     \fsm[4]_i_1__12 
       (.I0(\n_0_fsm[4]_i_2__10 ),
        .I1(\n_0_fsm[4]_i_3__4 ),
        .I2(RATE_FSM[3]),
        .I3(RATE_FSM[4]),
        .I4(RATE_FSM[1]),
        .I5(RATE_FSM[2]),
        .O(\n_0_fsm[4]_i_1__12 ));
LUT5 #(
    .INIT(32'h77477744)) 
     \fsm[4]_i_2__10 
       (.I0(drp_done_reg2),
        .I1(RATE_FSM[0]),
        .I2(rate_in_reg2[0]),
        .I3(rate_in_reg2[1]),
        .I4(gen3_exit),
        .O(\n_0_fsm[4]_i_2__10 ));
LUT6 #(
    .INIT(64'h0080888808808888)) 
     \fsm[4]_i_3__4 
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[4]),
        .I2(RATE_FSM[0]),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[2]),
        .I5(rxsync_done_reg2),
        .O(\n_0_fsm[4]_i_3__4 ));
FDSE #(
    .INIT(1'b0)) 
     \fsm_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_fsm[0]_i_1__12 ),
        .Q(RATE_FSM[0]),
        .S(O7));
FDSE #(
    .INIT(1'b0)) 
     \fsm_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_fsm[1]_i_1__12 ),
        .Q(RATE_FSM[1]),
        .S(O7));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_fsm[2]_i_1__12 ),
        .Q(RATE_FSM[2]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_fsm[3]_i_1__12 ),
        .Q(RATE_FSM[3]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_fsm[4]_i_1__12 ),
        .Q(RATE_FSM[4]),
        .R(O7));
LUT6 #(
    .INIT(64'h00000000222E2222)) 
     gen3_exit_i_1__4
       (.I0(gen3_exit),
        .I1(n_0_gen3_exit_i_2__4),
        .I2(RATE_FSM[4]),
        .I3(rate_in_reg2[0]),
        .I4(rate_in_reg2[1]),
        .I5(I1),
        .O(n_0_gen3_exit_i_1__4));
LUT6 #(
    .INIT(64'h8000000180000000)) 
     gen3_exit_i_2__4
       (.I0(RATE_FSM[0]),
        .I1(RATE_FSM[2]),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[4]),
        .I4(RATE_FSM[3]),
        .I5(\n_0_fsm[2]_i_8__4 ),
        .O(n_0_gen3_exit_i_2__4));
FDRE #(
    .INIT(1'b0)) 
     gen3_exit_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_gen3_exit_i_1__4),
        .Q(gen3_exit),
        .R(\<const0> ));
LUT6 #(
    .INIT(64'h00000000222E2222)) 
     gen3_i_1__4
       (.I0(p_138_out),
        .I1(n_0_gen3_i_2__4),
        .I2(RATE_FSM[4]),
        .I3(rate_in_reg2[0]),
        .I4(rate_in_reg2[1]),
        .I5(I1),
        .O(n_0_gen3_i_1__4));
(* SOFT_HLUTNM = "soft_lutpair427" *) 
   LUT5 #(
    .INIT(32'h80020000)) 
     gen3_i_2__4
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[4]),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[2]),
        .I4(RATE_FSM[0]),
        .O(n_0_gen3_i_2__4));
FDRE #(
    .INIT(1'b0)) 
     gen3_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_gen3_i_1__4),
        .Q(p_138_out),
        .R(\<const0> ));
LUT2 #(
    .INIT(4'hE)) 
     \gth_channel.gthe2_channel_i_i_1__4 
       (.I0(p_0_in25_in),
        .I1(I1),
        .O(GT_CPLLRESET026_out));
LUT1 #(
    .INIT(2'h1)) 
     \gth_channel.gthe2_channel_i_i_4__1 
       (.I0(p_138_out),
        .O(O3));
LUT1 #(
    .INIT(2'h1)) 
     \gth_channel.gthe2_channel_i_i_6__4 
       (.I0(p_138_out),
        .O(O2));
(* ASYNC_REG *) 
   FDRE mmcm_lock_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(pipe_mmcm_lock_in),
        .Q(mmcm_lock_reg1),
        .R(O7));
(* ASYNC_REG *) 
   FDRE mmcm_lock_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(mmcm_lock_reg1),
        .Q(mmcm_lock_reg2),
        .R(O7));
LUT6 #(
    .INIT(64'h0000000022222EE2)) 
     pclk_sel_i_1__4
       (.I0(pipe_pclk_sel_out),
        .I1(n_0_pclk_sel_i_2__4),
        .I2(rate_in_reg2[1]),
        .I3(rate_in_reg2[0]),
        .I4(RATE_FSM[4]),
        .I5(I1),
        .O(n_0_pclk_sel_i_1__4));
(* SOFT_HLUTNM = "soft_lutpair428" *) 
   LUT5 #(
    .INIT(32'h80002008)) 
     pclk_sel_i_2__4
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[0]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[4]),
        .O(n_0_pclk_sel_i_2__4));
FDRE #(
    .INIT(1'b0)) 
     pclk_sel_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_pclk_sel_i_1__4),
        .Q(pipe_pclk_sel_out),
        .R(\<const0> ));
LUT3 #(
    .INIT(8'h54)) 
     phystatus_i_1__4
       (.I0(n_0_txratedone_i_2__4),
        .I1(phystatus_reg2),
        .I2(n_0_phystatus_reg),
        .O(n_0_phystatus_i_1__4));
FDRE #(
    .INIT(1'b0)) 
     phystatus_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_phystatus_i_1__4),
        .Q(n_0_phystatus_reg),
        .R(\<const0> ));
(* ASYNC_REG *) 
   FDRE phystatus_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(RATE_PHYSTATUS),
        .Q(phystatus_reg1),
        .R(O7));
(* ASYNC_REG *) 
   FDRE phystatus_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(phystatus_reg1),
        .Q(phystatus_reg2),
        .R(O7));
(* SOFT_HLUTNM = "soft_lutpair425" *) 
   LUT5 #(
    .INIT(32'h00000001)) 
     pipe_rate_idle_INST_0_i_3
       (.I0(RATE_FSM[0]),
        .I1(RATE_FSM[2]),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[3]),
        .I4(RATE_FSM[4]),
        .O(RST_RATE_IDLE));
(* ASYNC_REG *) 
   FDRE qplllock_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I3),
        .Q(qplllock_reg1),
        .R(O7));
(* ASYNC_REG *) 
   FDRE qplllock_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(qplllock_reg1),
        .Q(qplllock_reg2),
        .R(O7));
LUT6 #(
    .INIT(64'h4044FFFF40440000)) 
     qpllpd_i_1__4
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[4]),
        .I2(rate_in_reg2[0]),
        .I3(rate_in_reg2[1]),
        .I4(qpllpd),
        .I5(QRST_QPLLPD_IN),
        .O(n_0_qpllpd_i_1__4));
FDRE #(
    .INIT(1'b0)) 
     qpllpd_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_qpllpd_i_1__4),
        .Q(QRST_QPLLPD_IN),
        .R(O7));
LUT6 #(
    .INIT(64'h4044FFFF40440000)) 
     qpllreset_i_1__4
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[4]),
        .I2(rate_in_reg2[0]),
        .I3(rate_in_reg2[1]),
        .I4(qpllreset),
        .I5(QRST_QPLLRESET_IN),
        .O(n_0_qpllreset_i_1__4));
FDRE #(
    .INIT(1'b0)) 
     qpllreset_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_qpllreset_i_1__4),
        .Q(QRST_QPLLRESET_IN),
        .R(O7));
(* SOFT_HLUTNM = "soft_lutpair423" *) 
   LUT5 #(
    .INIT(32'h10000000)) 
     rate_done_reg1_i_1__4
       (.I0(RATE_FSM[0]),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[3]),
        .I4(RATE_FSM[4]),
        .O(O4));
(* ASYNC_REG *) 
   FDRE \rate_in_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(DRP_RATE[0]),
        .Q(rate_in_reg1[0]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rate_in_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(DRP_RATE[1]),
        .Q(rate_in_reg1[1]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rate_in_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rate_in_reg1[0]),
        .Q(rate_in_reg2[0]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rate_in_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rate_in_reg1[1]),
        .Q(rate_in_reg2[1]),
        .R(O7));
LUT6 #(
    .INIT(64'h04FFFFFF04000000)) 
     \rate_out[0]_i_1__4 
       (.I0(RATE_FSM[1]),
        .I1(rate_in_reg2[0]),
        .I2(rate_in_reg2[1]),
        .I3(RATE_FSM[0]),
        .I4(\n_0_rate_out[0]_i_2__4 ),
        .I5(RXRATE),
        .O(\n_0_rate_out[0]_i_1__4 ));
LUT6 #(
    .INIT(64'hF000000D000F0000)) 
     \rate_out[0]_i_2__4 
       (.I0(n_0_txpmareset_i_3__4),
        .I1(gen3_exit),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[4]),
        .I5(RATE_FSM[3]),
        .O(\n_0_rate_out[0]_i_2__4 ));
FDRE #(
    .INIT(1'b0)) 
     \rate_out_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_rate_out[0]_i_1__4 ),
        .Q(RXRATE),
        .R(O7));
(* SOFT_HLUTNM = "soft_lutpair424" *) 
   LUT5 #(
    .INIT(32'h28000000)) 
     rate_rxsync_reg1_i_1__4
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[0]),
        .I3(RATE_FSM[4]),
        .I4(RATE_FSM[3]),
        .O(O5));
LUT5 #(
    .INIT(32'h55554000)) 
     ratedone_i_1__4
       (.I0(n_0_txratedone_i_2__4),
        .I1(n_0_rxratedone_reg),
        .I2(n_0_txratedone_reg),
        .I3(n_0_phystatus_reg),
        .I4(n_0_ratedone_reg),
        .O(n_0_ratedone_i_1__4));
FDRE #(
    .INIT(1'b0)) 
     ratedone_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_ratedone_i_1__4),
        .Q(n_0_ratedone_reg),
        .R(\<const0> ));
(* ASYNC_REG *) 
   FDRE resetovrd_done_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const1> ),
        .Q(resetovrd_done_reg1),
        .R(O7));
(* ASYNC_REG *) 
   FDRE resetovrd_done_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(resetovrd_done_reg1),
        .Q(resetovrd_done_reg2),
        .R(O7));
(* SOFT_HLUTNM = "soft_lutpair427" *) 
   LUT5 #(
    .INIT(32'h00000080)) 
     resetovrd_start_reg1_i_1__4
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[4]),
        .I3(RATE_FSM[0]),
        .I4(RATE_FSM[3]),
        .O(O6));
(* ASYNC_REG *) 
   FDRE rst_idle_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I2),
        .Q(rst_idle_reg1),
        .R(O7));
(* ASYNC_REG *) 
   FDRE rst_idle_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rst_idle_reg1),
        .Q(rst_idle_reg2),
        .R(O7));
(* ASYNC_REG *) 
   FDRE rxpmaresetdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(RATE_RXPMARESETDONE),
        .Q(rxpmaresetdone_reg1),
        .R(O7));
(* ASYNC_REG *) 
   FDRE rxpmaresetdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxpmaresetdone_reg1),
        .Q(rxpmaresetdone_reg2),
        .R(O7));
LUT3 #(
    .INIT(8'h54)) 
     rxratedone_i_1__4
       (.I0(n_0_txratedone_i_2__4),
        .I1(rxratedone_reg2),
        .I2(n_0_rxratedone_reg),
        .O(n_0_rxratedone_i_1__4));
FDRE #(
    .INIT(1'b0)) 
     rxratedone_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_rxratedone_i_1__4),
        .Q(n_0_rxratedone_reg),
        .R(\<const0> ));
(* ASYNC_REG *) 
   FDRE rxratedone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(RATE_RXRATEDONE),
        .Q(rxratedone_reg1),
        .R(O7));
(* ASYNC_REG *) 
   FDRE rxratedone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxratedone_reg1),
        .Q(rxratedone_reg2),
        .R(O7));
(* ASYNC_REG *) 
   FDRE rxresetdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(RATE_RXRESETDONE),
        .Q(rxresetdone_reg1),
        .R(O7));
(* ASYNC_REG *) 
   FDRE rxresetdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxresetdone_reg1),
        .Q(rxresetdone_reg2),
        .R(O7));
(* ASYNC_REG *) 
   FDRE rxsync_done_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(rxsync_done_reg1),
        .R(O7));
(* ASYNC_REG *) 
   FDRE rxsync_done_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxsync_done_reg1),
        .Q(rxsync_done_reg2),
        .R(O7));
(* SOFT_HLUTNM = "soft_lutpair422" *) 
   LUT5 #(
    .INIT(32'h00800000)) 
     rxsync_start_reg1_i_1__4
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[4]),
        .I2(RATE_FSM[0]),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[2]),
        .O(O1));
LUT2 #(
    .INIT(4'hE)) 
     start_reg1_i_1__5
       (.I0(p_0_in103_in),
        .I1(rst_drp_start),
        .O(DRP_START0104_out));
LUT5 #(
    .INIT(32'h02FF0200)) 
     \sysclksel[0]_i_1__4 
       (.I0(rate_in_reg2[1]),
        .I1(rate_in_reg2[0]),
        .I2(RATE_FSM[4]),
        .I3(\n_0_sysclksel[0]_i_2__4 ),
        .I4(RXSYSCLKSEL),
        .O(\n_0_sysclksel[0]_i_1__4 ));
(* SOFT_HLUTNM = "soft_lutpair426" *) 
   LUT5 #(
    .INIT(32'h80000080)) 
     \sysclksel[0]_i_2__4 
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[0]),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[4]),
        .I4(RATE_FSM[3]),
        .O(\n_0_sysclksel[0]_i_2__4 ));
FDRE #(
    .INIT(1'b0)) 
     \sysclksel_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_sysclksel[0]_i_1__4 ),
        .Q(RXSYSCLKSEL),
        .R(O7));
LUT6 #(
    .INIT(64'h0000000007000000)) 
     \txdata_wait_cnt[0]_i_1__4 
       (.I0(txdata_wait_cnt_reg__0[0]),
        .I1(\n_0_txdata_wait_cnt[1]_i_2__4 ),
        .I2(\n_0_txdata_wait_cnt[3]_i_3__4 ),
        .I3(RATE_FSM[0]),
        .I4(RATE_FSM[3]),
        .I5(RATE_FSM[4]),
        .O(p_0_in__0[0]));
LUT6 #(
    .INIT(64'h1000300030001000)) 
     \txdata_wait_cnt[1]_i_1__4 
       (.I0(\n_0_txdata_wait_cnt[1]_i_2__4 ),
        .I1(\n_0_txdata_wait_cnt[3]_i_3__4 ),
        .I2(RATE_FSM[0]),
        .I3(\n_0_txdata_wait_cnt[3]_i_4__4 ),
        .I4(txdata_wait_cnt_reg__0[1]),
        .I5(txdata_wait_cnt_reg__0[0]),
        .O(p_0_in__0[1]));
LUT4 #(
    .INIT(16'h7FFF)) 
     \txdata_wait_cnt[1]_i_2__4 
       (.I0(txdata_wait_cnt_reg__0[2]),
        .I1(txdata_wait_cnt_reg__0[3]),
        .I2(txdata_wait_cnt_reg__0[0]),
        .I3(txdata_wait_cnt_reg__0[1]),
        .O(\n_0_txdata_wait_cnt[1]_i_2__4 ));
LUT6 #(
    .INIT(64'h00E5000000000000)) 
     \txdata_wait_cnt[2]_i_1__4 
       (.I0(\n_0_txdata_wait_cnt[3]_i_2__4 ),
        .I1(txdata_wait_cnt_reg__0[3]),
        .I2(txdata_wait_cnt_reg__0[2]),
        .I3(\n_0_txdata_wait_cnt[3]_i_3__4 ),
        .I4(RATE_FSM[0]),
        .I5(\n_0_txdata_wait_cnt[3]_i_4__4 ),
        .O(p_0_in__0[2]));
LUT6 #(
    .INIT(64'h00DC000000000000)) 
     \txdata_wait_cnt[3]_i_1__4 
       (.I0(\n_0_txdata_wait_cnt[3]_i_2__4 ),
        .I1(txdata_wait_cnt_reg__0[3]),
        .I2(txdata_wait_cnt_reg__0[2]),
        .I3(\n_0_txdata_wait_cnt[3]_i_3__4 ),
        .I4(RATE_FSM[0]),
        .I5(\n_0_txdata_wait_cnt[3]_i_4__4 ),
        .O(p_0_in__0[3]));
LUT2 #(
    .INIT(4'h7)) 
     \txdata_wait_cnt[3]_i_2__4 
       (.I0(txdata_wait_cnt_reg__0[1]),
        .I1(txdata_wait_cnt_reg__0[0]),
        .O(\n_0_txdata_wait_cnt[3]_i_2__4 ));
(* SOFT_HLUTNM = "soft_lutpair430" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \txdata_wait_cnt[3]_i_3__4 
       (.I0(RATE_FSM[1]),
        .I1(RATE_FSM[2]),
        .O(\n_0_txdata_wait_cnt[3]_i_3__4 ));
LUT2 #(
    .INIT(4'h2)) 
     \txdata_wait_cnt[3]_i_4__4 
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[4]),
        .O(\n_0_txdata_wait_cnt[3]_i_4__4 ));
(* counter = "39" *) 
   FDRE #(
    .INIT(1'b0)) 
     \txdata_wait_cnt_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_0_in__0[0]),
        .Q(txdata_wait_cnt_reg__0[0]),
        .R(O7));
(* counter = "39" *) 
   FDRE #(
    .INIT(1'b0)) 
     \txdata_wait_cnt_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_0_in__0[1]),
        .Q(txdata_wait_cnt_reg__0[1]),
        .R(O7));
(* counter = "39" *) 
   FDRE #(
    .INIT(1'b0)) 
     \txdata_wait_cnt_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_0_in__0[2]),
        .Q(txdata_wait_cnt_reg__0[2]),
        .R(O7));
(* counter = "39" *) 
   FDRE #(
    .INIT(1'b0)) 
     \txdata_wait_cnt_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_0_in__0[3]),
        .Q(txdata_wait_cnt_reg__0[3]),
        .R(O7));
LUT6 #(
    .INIT(64'h000000002E222E2E)) 
     txpmareset_i_1__4
       (.I0(GT_RXPMARESET021_out),
        .I1(n_0_txpmareset_i_2__4),
        .I2(RATE_FSM[3]),
        .I3(gen3_exit),
        .I4(n_0_txpmareset_i_3__4),
        .I5(I1),
        .O(n_0_txpmareset_i_1__4));
(* SOFT_HLUTNM = "soft_lutpair428" *) 
   LUT5 #(
    .INIT(32'h90020000)) 
     txpmareset_i_2__4
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[4]),
        .I2(RATE_FSM[3]),
        .I3(RATE_FSM[0]),
        .I4(RATE_FSM[1]),
        .O(n_0_txpmareset_i_2__4));
LUT2 #(
    .INIT(4'hB)) 
     txpmareset_i_3__4
       (.I0(rate_in_reg2[0]),
        .I1(rate_in_reg2[1]),
        .O(n_0_txpmareset_i_3__4));
FDRE #(
    .INIT(1'b0)) 
     txpmareset_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_txpmareset_i_1__4),
        .Q(GT_RXPMARESET021_out),
        .R(\<const0> ));
LUT3 #(
    .INIT(8'h54)) 
     txratedone_i_1__4
       (.I0(n_0_txratedone_i_2__4),
        .I1(txratedone_reg2),
        .I2(n_0_txratedone_reg),
        .O(n_0_txratedone_i_1__4));
LUT6 #(
    .INIT(64'hFFFFEFFFFFFFFFFF)) 
     txratedone_i_2__4
       (.I0(I1),
        .I1(RATE_FSM[3]),
        .I2(RATE_FSM[4]),
        .I3(RATE_FSM[0]),
        .I4(RATE_FSM[1]),
        .I5(RATE_FSM[2]),
        .O(n_0_txratedone_i_2__4));
FDRE #(
    .INIT(1'b0)) 
     txratedone_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_txratedone_i_1__4),
        .Q(n_0_txratedone_reg),
        .R(\<const0> ));
(* ASYNC_REG *) 
   FDRE txratedone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(RATE_TXRATEDONE),
        .Q(txratedone_reg1),
        .R(O7));
(* ASYNC_REG *) 
   FDRE txratedone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txratedone_reg1),
        .Q(txratedone_reg2),
        .R(O7));
(* ASYNC_REG *) 
   FDRE txresetdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(RATE_TXRESETDONE),
        .Q(txresetdone_reg1),
        .R(O7));
(* ASYNC_REG *) 
   FDRE txresetdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txresetdone_reg1),
        .Q(txresetdone_reg2),
        .R(O7));
(* ASYNC_REG *) 
   FDRE txsync_done_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(RATE_TXSYNC_DONE),
        .Q(txsync_done_reg1),
        .R(O7));
(* ASYNC_REG *) 
   FDRE txsync_done_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txsync_done_reg1),
        .Q(txsync_done_reg2),
        .R(O7));
LUT6 #(
    .INIT(64'hAAAAAAAAAAEAAAAA)) 
     txsync_start_reg1_i_1__5
       (.I0(rst_txsync_start),
        .I1(RATE_FSM[4]),
        .I2(RATE_FSM[3]),
        .I3(RATE_FSM[2]),
        .I4(RATE_FSM[1]),
        .I5(RATE_FSM[0]),
        .O(SYNC_TXSYNC_START030_out));
LUT2 #(
    .INIT(4'hE)) 
     x16_reg1_i_1__4
       (.I0(p_0_in105_in),
        .I1(rst_drp_x16),
        .O(DRP_X160106_out));
LUT2 #(
    .INIT(4'hE)) 
     x16x20_mode_reg1_i_1__4
       (.I0(p_0_in107_in),
        .I1(rst_drp_x16x20_mode),
        .O(DRP_X16X20_MODE0108_out));
endmodule

(* ORIG_REF_NAME = "vc709_pcie_x8_gen3_pipe_rate" *) 
module vc709_pcie_x8_gen3vc709_pcie_x8_gen3_pipe_rate_36
   (RATE_FSM,
    GT_RXPMARESET062_out,
    pipe_pclk_sel_out,
    O1,
    SYNC_RXSYNC_START,
    GT_CPLLRESET067_out,
    SYNC_TXSYNC_START,
    DRP_X16X20_MODE0,
    DRP_X16075_out,
    DRP_START073_out,
    O2,
    O3,
    O4,
    O5,
    O6,
    RST_RATE_IDLE,
    GT_CPLLPD069_out,
    RXRATE,
    QRST_QPLLPD_IN,
    QRST_QPLLRESET_IN,
    RXSYSCLKSEL,
    I1,
    rst_txsync_start,
    rst_drp_x16x20_mode,
    rst_drp_x16,
    rst_drp_start,
    O7,
    DRP_RATE,
    pipe_pclk_in,
    I2,
    RATE_CPLLLOCK,
    QRST_QPLLLOCK,
    RATE_DRP_DONE,
    RATE_RXPMARESETDONE,
    pipe_mmcm_lock_in,
    RATE_PHYSTATUS,
    RATE_TXRESETDONE,
    RATE_RXRESETDONE,
    RATE_TXRATEDONE,
    RATE_RXRATEDONE,
    RATE_TXSYNC_DONE,
    I3,
    p_1_in8_in,
    p_0_in7_in);
  output [4:0]RATE_FSM;
  output GT_RXPMARESET062_out;
  output [0:0]pipe_pclk_sel_out;
  output O1;
  output SYNC_RXSYNC_START;
  output GT_CPLLRESET067_out;
  output SYNC_TXSYNC_START;
  output DRP_X16X20_MODE0;
  output DRP_X16075_out;
  output DRP_START073_out;
  output O2;
  output O3;
  output O4;
  output O5;
  output O6;
  output [0:0]RST_RATE_IDLE;
  output GT_CPLLPD069_out;
  output [0:0]RXRATE;
  output [0:0]QRST_QPLLPD_IN;
  output [0:0]QRST_QPLLRESET_IN;
  output [0:0]RXSYSCLKSEL;
  input I1;
  input rst_txsync_start;
  input rst_drp_x16x20_mode;
  input rst_drp_x16;
  input rst_drp_start;
  input [0:0]O7;
  input [1:0]DRP_RATE;
  input pipe_pclk_in;
  input I2;
  input RATE_CPLLLOCK;
  input [0:0]QRST_QPLLLOCK;
  input RATE_DRP_DONE;
  input RATE_RXPMARESETDONE;
  input pipe_mmcm_lock_in;
  input RATE_PHYSTATUS;
  input RATE_TXRESETDONE;
  input RATE_RXRESETDONE;
  input RATE_TXRATEDONE;
  input RATE_RXRATEDONE;
  input RATE_TXSYNC_DONE;
  input I3;
  input p_1_in8_in;
  input p_0_in7_in;

  wire \<const0> ;
  wire \<const1> ;
  wire [1:0]DRP_RATE;
  wire DRP_START073_out;
  wire DRP_X16075_out;
  wire DRP_X16X20_MODE0;
  wire GT_CPLLPD069_out;
  wire GT_CPLLRESET067_out;
  wire GT_RXPMARESET062_out;
  wire I1;
  wire I2;
  wire I3;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire [0:0]O7;
  wire [0:0]QRST_QPLLLOCK;
  wire [0:0]QRST_QPLLPD_IN;
  wire [0:0]QRST_QPLLRESET_IN;
  wire RATE_CPLLLOCK;
  wire RATE_DRP_DONE;
  wire [4:0]RATE_FSM;
  wire RATE_PHYSTATUS;
  wire RATE_RXPMARESETDONE;
  wire RATE_RXRATEDONE;
  wire RATE_RXRESETDONE;
  wire RATE_TXRATEDONE;
  wire RATE_TXRESETDONE;
  wire RATE_TXSYNC_DONE;
  wire [0:0]RST_RATE_IDLE;
  wire [0:0]RXRATE;
  wire [0:0]RXSYSCLKSEL;
  wire SYNC_RXSYNC_START;
  wire SYNC_TXSYNC_START;
  wire cplllock_reg1;
  wire cplllock_reg2;
  wire drp_done_reg1;
  wire drp_done_reg2;
  wire fsm1__0;
  wire gen3_exit;
  wire mmcm_lock_reg1;
  wire mmcm_lock_reg2;
  wire n_0_cpllpd_i_1;
  wire n_0_cpllreset_i_1;
  wire n_0_drp_start_i_1;
  wire n_0_drp_x16_i_1;
  wire n_0_drp_x16x20_mode_i_1;
  wire \n_0_fsm[0]_i_10 ;
  wire \n_0_fsm[0]_i_11 ;
  wire \n_0_fsm[0]_i_12 ;
  wire \n_0_fsm[0]_i_1__0 ;
  wire \n_0_fsm[0]_i_2 ;
  wire \n_0_fsm[0]_i_3 ;
  wire \n_0_fsm[0]_i_4__0 ;
  wire \n_0_fsm[0]_i_5__0 ;
  wire \n_0_fsm[0]_i_6__0 ;
  wire \n_0_fsm[0]_i_7 ;
  wire \n_0_fsm[0]_i_8 ;
  wire \n_0_fsm[0]_i_9 ;
  wire \n_0_fsm[1]_i_1__0 ;
  wire \n_0_fsm[1]_i_2 ;
  wire \n_0_fsm[1]_i_3 ;
  wire \n_0_fsm[1]_i_4 ;
  wire \n_0_fsm[1]_i_5 ;
  wire \n_0_fsm[1]_i_6 ;
  wire \n_0_fsm[1]_i_7 ;
  wire \n_0_fsm[2]_i_10 ;
  wire \n_0_fsm[2]_i_1__0 ;
  wire \n_0_fsm[2]_i_2 ;
  wire \n_0_fsm[2]_i_3__0 ;
  wire \n_0_fsm[2]_i_4 ;
  wire \n_0_fsm[2]_i_5 ;
  wire \n_0_fsm[2]_i_7 ;
  wire \n_0_fsm[2]_i_8 ;
  wire \n_0_fsm[2]_i_9 ;
  wire \n_0_fsm[3]_i_11 ;
  wire \n_0_fsm[3]_i_12 ;
  wire \n_0_fsm[3]_i_1__0 ;
  wire \n_0_fsm[3]_i_2 ;
  wire \n_0_fsm[3]_i_3 ;
  wire \n_0_fsm[3]_i_4 ;
  wire \n_0_fsm[3]_i_5 ;
  wire \n_0_fsm[3]_i_6 ;
  wire \n_0_fsm[3]_i_7 ;
  wire \n_0_fsm[3]_i_8 ;
  wire \n_0_fsm[3]_i_9 ;
  wire \n_0_fsm[4]_i_1__0 ;
  wire \n_0_fsm[4]_i_2__0 ;
  wire \n_0_fsm[4]_i_3 ;
  wire n_0_gen3_exit_i_1;
  wire n_0_gen3_exit_i_2;
  wire n_0_gen3_i_1;
  wire n_0_gen3_i_2;
  wire n_0_pclk_sel_i_1;
  wire n_0_pclk_sel_i_2;
  wire n_0_phystatus_i_1;
  wire n_0_phystatus_reg;
  wire n_0_qpllpd_i_1;
  wire n_0_qpllreset_i_1;
  wire \n_0_rate_out[0]_i_1 ;
  wire \n_0_rate_out[0]_i_2 ;
  wire n_0_ratedone_i_1;
  wire n_0_ratedone_reg;
  wire n_0_rxratedone_i_1;
  wire n_0_rxratedone_reg;
  wire \n_0_sysclksel[0]_i_1 ;
  wire \n_0_sysclksel[0]_i_2 ;
  wire \n_0_txdata_wait_cnt[1]_i_2 ;
  wire \n_0_txdata_wait_cnt[3]_i_2 ;
  wire \n_0_txdata_wait_cnt[3]_i_3 ;
  wire \n_0_txdata_wait_cnt[3]_i_4 ;
  wire n_0_txpmareset_i_1;
  wire n_0_txpmareset_i_2;
  wire n_0_txpmareset_i_3;
  wire n_0_txratedone_i_1;
  wire n_0_txratedone_i_2;
  wire n_0_txratedone_reg;
  wire p_0_in66_in;
  wire p_0_in72_in;
  wire p_0_in74_in;
  wire p_0_in76_in;
  wire p_0_in7_in;
  wire [3:0]p_0_in__0;
  wire p_1_in8_in;
  wire phystatus_reg1;
  wire phystatus_reg2;
  wire pipe_mmcm_lock_in;
  wire pipe_pclk_in;
  wire [0:0]pipe_pclk_sel_out;
  wire pll_lock;
  wire qplllock_reg1;
  wire qplllock_reg2;
  wire qpllpd;
  wire qpllreset;
  wire [1:0]rate_in_reg1;
  wire [1:0]rate_in_reg2;
  wire resetovrd_done_reg1;
  wire resetovrd_done_reg2;
  wire rst_drp_start;
  wire rst_drp_x16;
  wire rst_drp_x16x20_mode;
  wire rst_idle_reg1;
  wire rst_idle_reg2;
  wire rst_txsync_start;
  wire rxpmaresetdone_reg1;
  wire rxpmaresetdone_reg2;
  wire rxratedone_reg1;
  wire rxratedone_reg2;
  wire rxresetdone_reg1;
  wire rxresetdone_reg2;
  wire rxsync_done_reg1;
  wire rxsync_done_reg2;
  wire [3:0]txdata_wait_cnt_reg__0;
  wire txratedone_reg1;
  wire txratedone_reg2;
  wire txresetdone_reg1;
  wire txresetdone_reg2;
  wire txsync_done_reg1;
  wire txsync_done_reg2;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
(* ASYNC_REG *) 
   FDRE cplllock_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(RATE_CPLLLOCK),
        .Q(cplllock_reg1),
        .R(O7));
(* ASYNC_REG *) 
   FDRE cplllock_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(cplllock_reg1),
        .Q(cplllock_reg2),
        .R(O7));
LUT6 #(
    .INIT(64'h0040FFFF00400000)) 
     cpllpd_i_1
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[4]),
        .I2(rate_in_reg2[1]),
        .I3(rate_in_reg2[0]),
        .I4(qpllpd),
        .I5(GT_CPLLPD069_out),
        .O(n_0_cpllpd_i_1));
(* SOFT_HLUTNM = "soft_lutpair455" *) 
   LUT5 #(
    .INIT(32'h80000090)) 
     cpllpd_i_2
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[4]),
        .I2(RATE_FSM[0]),
        .I3(RATE_FSM[2]),
        .I4(RATE_FSM[1]),
        .O(qpllpd));
FDRE #(
    .INIT(1'b0)) 
     cpllpd_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_cpllpd_i_1),
        .Q(GT_CPLLPD069_out),
        .R(O7));
LUT6 #(
    .INIT(64'h0040FFFF00400000)) 
     cpllreset_i_1
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[4]),
        .I2(rate_in_reg2[1]),
        .I3(rate_in_reg2[0]),
        .I4(qpllreset),
        .I5(p_0_in66_in),
        .O(n_0_cpllreset_i_1));
(* SOFT_HLUTNM = "soft_lutpair456" *) 
   LUT5 #(
    .INIT(32'h80000108)) 
     cpllreset_i_2__0
       (.I0(RATE_FSM[4]),
        .I1(RATE_FSM[3]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[0]),
        .O(qpllreset));
FDRE #(
    .INIT(1'b0)) 
     cpllreset_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_cpllreset_i_1),
        .Q(p_0_in66_in),
        .R(O7));
(* ASYNC_REG *) 
   FDRE drp_done_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(RATE_DRP_DONE),
        .Q(drp_done_reg1),
        .R(O7));
(* ASYNC_REG *) 
   FDRE drp_done_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(drp_done_reg1),
        .Q(drp_done_reg2),
        .R(O7));
(* SOFT_HLUTNM = "soft_lutpair453" *) 
   LUT5 #(
    .INIT(32'h42040010)) 
     drp_start_i_1
       (.I0(RATE_FSM[4]),
        .I1(RATE_FSM[3]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[0]),
        .O(n_0_drp_start_i_1));
FDRE #(
    .INIT(1'b0)) 
     drp_start_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_drp_start_i_1),
        .Q(p_0_in72_in),
        .R(O7));
(* SOFT_HLUTNM = "soft_lutpair452" *) 
   LUT5 #(
    .INIT(32'h21000104)) 
     drp_x16_i_1
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[4]),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[2]),
        .I4(RATE_FSM[0]),
        .O(n_0_drp_x16_i_1));
FDRE #(
    .INIT(1'b0)) 
     drp_x16_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_drp_x16_i_1),
        .Q(p_0_in74_in),
        .R(O7));
(* SOFT_HLUTNM = "soft_lutpair454" *) 
   LUT5 #(
    .INIT(32'h20000874)) 
     drp_x16x20_mode_i_1
       (.I0(RATE_FSM[0]),
        .I1(RATE_FSM[4]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[3]),
        .O(n_0_drp_x16x20_mode_i_1));
FDRE #(
    .INIT(1'b0)) 
     drp_x16x20_mode_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_drp_x16x20_mode_i_1),
        .Q(p_0_in76_in),
        .R(O7));
LUT5 #(
    .INIT(32'h08080B08)) 
     \fsm[0]_i_10 
       (.I0(drp_done_reg2),
        .I1(RATE_FSM[0]),
        .I2(RATE_FSM[1]),
        .I3(mmcm_lock_reg2),
        .I4(rxpmaresetdone_reg2),
        .O(\n_0_fsm[0]_i_10 ));
LUT2 #(
    .INIT(4'h2)) 
     \fsm[0]_i_11 
       (.I0(rate_in_reg2[0]),
        .I1(rate_in_reg2[1]),
        .O(\n_0_fsm[0]_i_11 ));
LUT3 #(
    .INIT(8'h01)) 
     \fsm[0]_i_12 
       (.I0(rate_in_reg2[0]),
        .I1(rate_in_reg2[1]),
        .I2(gen3_exit),
        .O(\n_0_fsm[0]_i_12 ));
LUT5 #(
    .INIT(32'hFFFF3210)) 
     \fsm[0]_i_1__0 
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[4]),
        .I2(\n_0_fsm[0]_i_2 ),
        .I3(\n_0_fsm[0]_i_3 ),
        .I4(\n_0_fsm[0]_i_4__0 ),
        .O(\n_0_fsm[0]_i_1__0 ));
LUT6 #(
    .INIT(64'h04CF04CC34FF34FC)) 
     \fsm[0]_i_2 
       (.I0(pll_lock),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[0]),
        .I4(\n_0_fsm[2]_i_8 ),
        .I5(drp_done_reg2),
        .O(\n_0_fsm[0]_i_2 ));
LUT6 #(
    .INIT(64'hF3FFAAAAF300AAAA)) 
     \fsm[0]_i_3 
       (.I0(\n_0_fsm[0]_i_5__0 ),
        .I1(RATE_FSM[0]),
        .I2(drp_done_reg2),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[2]),
        .I5(\n_0_fsm[0]_i_6__0 ),
        .O(\n_0_fsm[0]_i_3 ));
LUT6 #(
    .INIT(64'hAAEEAAFA00000000)) 
     \fsm[0]_i_4__0 
       (.I0(\n_0_fsm[0]_i_7 ),
        .I1(\n_0_fsm[0]_i_8 ),
        .I2(\n_0_fsm[0]_i_9 ),
        .I3(RATE_FSM[3]),
        .I4(RATE_FSM[2]),
        .I5(RATE_FSM[4]),
        .O(\n_0_fsm[0]_i_4__0 ));
LUT6 #(
    .INIT(64'hAAAAEAAAAAAAAAAA)) 
     \fsm[0]_i_5__0 
       (.I0(\n_0_fsm[0]_i_10 ),
        .I1(rst_idle_reg2),
        .I2(drp_done_reg2),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[0]),
        .I5(pll_lock),
        .O(\n_0_fsm[0]_i_5__0 ));
LUT6 #(
    .INIT(64'hFFFF5D5500005D55)) 
     \fsm[0]_i_6__0 
       (.I0(I3),
        .I1(txresetdone_reg2),
        .I2(phystatus_reg2),
        .I3(rxresetdone_reg2),
        .I4(RATE_FSM[0]),
        .I5(\n_0_txdata_wait_cnt[1]_i_2 ),
        .O(\n_0_fsm[0]_i_6__0 ));
LUT6 #(
    .INIT(64'h00830F8300000000)) 
     \fsm[0]_i_7 
       (.I0(rxsync_done_reg2),
        .I1(RATE_FSM[0]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[1]),
        .I4(txsync_done_reg2),
        .I5(RATE_FSM[3]),
        .O(\n_0_fsm[0]_i_7 ));
LUT5 #(
    .INIT(32'h33330FAA)) 
     \fsm[0]_i_8 
       (.I0(drp_done_reg2),
        .I1(resetovrd_done_reg2),
        .I2(fsm1__0),
        .I3(RATE_FSM[0]),
        .I4(RATE_FSM[1]),
        .O(\n_0_fsm[0]_i_8 ));
LUT6 #(
    .INIT(64'hF10F0100F1FF01F0)) 
     \fsm[0]_i_9 
       (.I0(\n_0_fsm[0]_i_11 ),
        .I1(\n_0_fsm[0]_i_12 ),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[0]),
        .I4(drp_done_reg2),
        .I5(rxpmaresetdone_reg2),
        .O(\n_0_fsm[0]_i_9 ));
LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
     \fsm[1]_i_1__0 
       (.I0(\n_0_fsm[1]_i_2 ),
        .I1(\n_0_fsm[1]_i_3 ),
        .I2(RATE_FSM[3]),
        .I3(RATE_FSM[4]),
        .I4(\n_0_fsm[1]_i_4 ),
        .I5(\n_0_fsm[1]_i_5 ),
        .O(\n_0_fsm[1]_i_1__0 ));
LUT6 #(
    .INIT(64'hAEAAAEAAAEEEAEAA)) 
     \fsm[1]_i_2 
       (.I0(\n_0_fsm[1]_i_6 ),
        .I1(RATE_FSM[2]),
        .I2(\n_0_fsm[4]_i_2__0 ),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[0]),
        .I5(\n_0_txdata_wait_cnt[1]_i_2 ),
        .O(\n_0_fsm[1]_i_2 ));
LUT5 #(
    .INIT(32'h070C37CC)) 
     \fsm[1]_i_3 
       (.I0(txsync_done_reg2),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[0]),
        .I4(rxsync_done_reg2),
        .O(\n_0_fsm[1]_i_3 ));
LUT5 #(
    .INIT(32'h3BC80BC8)) 
     \fsm[1]_i_4 
       (.I0(\n_0_fsm[1]_i_7 ),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[0]),
        .I4(drp_done_reg2),
        .O(\n_0_fsm[1]_i_4 ));
LUT6 #(
    .INIT(64'h3F3FAFAF0000F000)) 
     \fsm[1]_i_5 
       (.I0(drp_done_reg2),
        .I1(resetovrd_done_reg2),
        .I2(RATE_FSM[0]),
        .I3(\n_0_fsm[2]_i_10 ),
        .I4(RATE_FSM[2]),
        .I5(RATE_FSM[1]),
        .O(\n_0_fsm[1]_i_5 ));
LUT6 #(
    .INIT(64'h00000B0F000000F0)) 
     \fsm[1]_i_6 
       (.I0(rst_idle_reg2),
        .I1(pll_lock),
        .I2(RATE_FSM[0]),
        .I3(drp_done_reg2),
        .I4(RATE_FSM[2]),
        .I5(RATE_FSM[1]),
        .O(\n_0_fsm[1]_i_6 ));
LUT6 #(
    .INIT(64'h75F77DFFFFFFFFFF)) 
     \fsm[1]_i_7 
       (.I0(rst_idle_reg2),
        .I1(rate_in_reg2[1]),
        .I2(rate_in_reg2[0]),
        .I3(cplllock_reg2),
        .I4(qplllock_reg2),
        .I5(RATE_FSM[0]),
        .O(\n_0_fsm[1]_i_7 ));
LUT3 #(
    .INIT(8'h31)) 
     \fsm[2]_i_10 
       (.I0(gen3_exit),
        .I1(rate_in_reg2[1]),
        .I2(rate_in_reg2[0]),
        .O(\n_0_fsm[2]_i_10 ));
LUT6 #(
    .INIT(64'hEFAFEFAAEAAFEAAA)) 
     \fsm[2]_i_1__0 
       (.I0(\n_0_fsm[2]_i_2 ),
        .I1(\n_0_fsm[2]_i_3__0 ),
        .I2(RATE_FSM[3]),
        .I3(RATE_FSM[4]),
        .I4(\n_0_fsm[2]_i_4 ),
        .I5(\n_0_fsm[2]_i_5 ),
        .O(\n_0_fsm[2]_i_1__0 ));
LUT6 #(
    .INIT(64'h0444440004440000)) 
     \fsm[2]_i_2 
       (.I0(RATE_FSM[4]),
        .I1(RATE_FSM[3]),
        .I2(\n_0_fsm[4]_i_2__0 ),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[2]),
        .I5(RATE_FSM[0]),
        .O(\n_0_fsm[2]_i_2 ));
LUT5 #(
    .INIT(32'h0FA03000)) 
     \fsm[2]_i_3__0 
       (.I0(txsync_done_reg2),
        .I1(rxsync_done_reg2),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[2]),
        .I4(RATE_FSM[0]),
        .O(\n_0_fsm[2]_i_3__0 ));
LUT6 #(
    .INIT(64'h38F338F038F038F0)) 
     \fsm[2]_i_4 
       (.I0(pll_lock),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[0]),
        .I4(\n_0_fsm[2]_i_7 ),
        .I5(\n_0_fsm[2]_i_8 ),
        .O(\n_0_fsm[2]_i_4 ));
LUT6 #(
    .INIT(64'hAAABBABABABBBABA)) 
     \fsm[2]_i_5 
       (.I0(\n_0_fsm[2]_i_9 ),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[2]),
        .I3(\n_0_fsm[2]_i_10 ),
        .I4(RATE_FSM[0]),
        .I5(fsm1__0),
        .O(\n_0_fsm[2]_i_5 ));
LUT4 #(
    .INIT(16'hBA8A)) 
     \fsm[2]_i_6 
       (.I0(cplllock_reg2),
        .I1(rate_in_reg2[0]),
        .I2(rate_in_reg2[1]),
        .I3(qplllock_reg2),
        .O(pll_lock));
LUT4 #(
    .INIT(16'hD0DD)) 
     \fsm[2]_i_7 
       (.I0(rate_in_reg2[1]),
        .I1(rate_in_reg2[0]),
        .I2(rate_in_reg1[0]),
        .I3(rate_in_reg1[1]),
        .O(\n_0_fsm[2]_i_7 ));
LUT4 #(
    .INIT(16'h6FF6)) 
     \fsm[2]_i_8 
       (.I0(rate_in_reg2[1]),
        .I1(rate_in_reg1[1]),
        .I2(rate_in_reg2[0]),
        .I3(rate_in_reg1[0]),
        .O(\n_0_fsm[2]_i_8 ));
LUT5 #(
    .INIT(32'h77000C00)) 
     \fsm[2]_i_9 
       (.I0(resetovrd_done_reg2),
        .I1(RATE_FSM[0]),
        .I2(drp_done_reg2),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[2]),
        .O(\n_0_fsm[2]_i_9 ));
LUT6 #(
    .INIT(64'hFFFFFFFFF8FFF8F8)) 
     \fsm[3]_i_10 
       (.I0(p_1_in8_in),
        .I1(p_0_in7_in),
        .I2(n_0_ratedone_reg),
        .I3(rate_in_reg2[0]),
        .I4(rate_in_reg2[1]),
        .I5(gen3_exit),
        .O(fsm1__0));
(* SOFT_HLUTNM = "soft_lutpair459" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \fsm[3]_i_11 
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[4]),
        .O(\n_0_fsm[3]_i_11 ));
LUT6 #(
    .INIT(64'hFFFF04F7FFFFFFFF)) 
     \fsm[3]_i_12 
       (.I0(qplllock_reg2),
        .I1(rate_in_reg2[1]),
        .I2(rate_in_reg2[0]),
        .I3(cplllock_reg2),
        .I4(rst_idle_reg2),
        .I5(drp_done_reg2),
        .O(\n_0_fsm[3]_i_12 ));
LUT6 #(
    .INIT(64'hFFFFFFFFEEEAEAEA)) 
     \fsm[3]_i_1__0 
       (.I0(\n_0_fsm[3]_i_2 ),
        .I1(\n_0_fsm[3]_i_3 ),
        .I2(\n_0_fsm[3]_i_4 ),
        .I3(\n_0_fsm[3]_i_5 ),
        .I4(RATE_FSM[0]),
        .I5(\n_0_fsm[3]_i_6 ),
        .O(\n_0_fsm[3]_i_1__0 ));
LUT6 #(
    .INIT(64'hFFFFFFFF3F730000)) 
     \fsm[3]_i_2 
       (.I0(rxsync_done_reg2),
        .I1(RATE_FSM[2]),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[0]),
        .I4(\n_0_fsm[3]_i_7 ),
        .I5(\n_0_fsm[3]_i_8 ),
        .O(\n_0_fsm[3]_i_2 ));
LUT2 #(
    .INIT(4'h1)) 
     \fsm[3]_i_3 
       (.I0(RATE_FSM[4]),
        .I1(RATE_FSM[3]),
        .O(\n_0_fsm[3]_i_3 ));
LUT6 #(
    .INIT(64'h0000220020200220)) 
     \fsm[3]_i_4 
       (.I0(\n_0_fsm[3]_i_9 ),
        .I1(RATE_FSM[0]),
        .I2(rate_in_reg1[0]),
        .I3(rate_in_reg2[0]),
        .I4(rate_in_reg1[1]),
        .I5(rate_in_reg2[1]),
        .O(\n_0_fsm[3]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair460" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \fsm[3]_i_5 
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[1]),
        .O(\n_0_fsm[3]_i_5 ));
LUT6 #(
    .INIT(64'h00000000C0800080)) 
     \fsm[3]_i_6 
       (.I0(fsm1__0),
        .I1(RATE_FSM[0]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[1]),
        .I4(resetovrd_done_reg2),
        .I5(\n_0_fsm[3]_i_11 ),
        .O(\n_0_fsm[3]_i_6 ));
(* SOFT_HLUTNM = "soft_lutpair459" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \fsm[3]_i_7 
       (.I0(RATE_FSM[4]),
        .I1(RATE_FSM[3]),
        .O(\n_0_fsm[3]_i_7 ));
LUT6 #(
    .INIT(64'h2AAA2AAA2AAA2A0A)) 
     \fsm[3]_i_8 
       (.I0(\n_0_txdata_wait_cnt[3]_i_4 ),
        .I1(\n_0_fsm[4]_i_2__0 ),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[2]),
        .I4(RATE_FSM[0]),
        .I5(\n_0_fsm[3]_i_12 ),
        .O(\n_0_fsm[3]_i_8 ));
LUT2 #(
    .INIT(4'h1)) 
     \fsm[3]_i_9 
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[1]),
        .O(\n_0_fsm[3]_i_9 ));
LUT6 #(
    .INIT(64'hCFECCFCCCFCCCFCC)) 
     \fsm[4]_i_1__0 
       (.I0(\n_0_fsm[4]_i_2__0 ),
        .I1(\n_0_fsm[4]_i_3 ),
        .I2(RATE_FSM[3]),
        .I3(RATE_FSM[4]),
        .I4(RATE_FSM[1]),
        .I5(RATE_FSM[2]),
        .O(\n_0_fsm[4]_i_1__0 ));
LUT5 #(
    .INIT(32'h77477744)) 
     \fsm[4]_i_2__0 
       (.I0(drp_done_reg2),
        .I1(RATE_FSM[0]),
        .I2(rate_in_reg2[0]),
        .I3(rate_in_reg2[1]),
        .I4(gen3_exit),
        .O(\n_0_fsm[4]_i_2__0 ));
LUT6 #(
    .INIT(64'h0080888808808888)) 
     \fsm[4]_i_3 
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[4]),
        .I2(RATE_FSM[0]),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[2]),
        .I5(rxsync_done_reg2),
        .O(\n_0_fsm[4]_i_3 ));
FDSE #(
    .INIT(1'b0)) 
     \fsm_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_fsm[0]_i_1__0 ),
        .Q(RATE_FSM[0]),
        .S(O7));
FDSE #(
    .INIT(1'b0)) 
     \fsm_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_fsm[1]_i_1__0 ),
        .Q(RATE_FSM[1]),
        .S(O7));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_fsm[2]_i_1__0 ),
        .Q(RATE_FSM[2]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_fsm[3]_i_1__0 ),
        .Q(RATE_FSM[3]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_fsm[4]_i_1__0 ),
        .Q(RATE_FSM[4]),
        .R(O7));
LUT6 #(
    .INIT(64'h00000000222E2222)) 
     gen3_exit_i_1
       (.I0(gen3_exit),
        .I1(n_0_gen3_exit_i_2),
        .I2(RATE_FSM[4]),
        .I3(rate_in_reg2[0]),
        .I4(rate_in_reg2[1]),
        .I5(I1),
        .O(n_0_gen3_exit_i_1));
LUT6 #(
    .INIT(64'h8000000180000000)) 
     gen3_exit_i_2
       (.I0(RATE_FSM[0]),
        .I1(RATE_FSM[2]),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[4]),
        .I4(RATE_FSM[3]),
        .I5(\n_0_fsm[2]_i_8 ),
        .O(n_0_gen3_exit_i_2));
FDRE #(
    .INIT(1'b0)) 
     gen3_exit_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_gen3_exit_i_1),
        .Q(gen3_exit),
        .R(\<const0> ));
LUT6 #(
    .INIT(64'h00000000222E2222)) 
     gen3_i_1
       (.I0(O1),
        .I1(n_0_gen3_i_2),
        .I2(RATE_FSM[4]),
        .I3(rate_in_reg2[0]),
        .I4(rate_in_reg2[1]),
        .I5(I1),
        .O(n_0_gen3_i_1));
(* SOFT_HLUTNM = "soft_lutpair457" *) 
   LUT5 #(
    .INIT(32'h80020000)) 
     gen3_i_2
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[4]),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[2]),
        .I4(RATE_FSM[0]),
        .O(n_0_gen3_i_2));
FDRE #(
    .INIT(1'b0)) 
     gen3_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_gen3_i_1),
        .Q(O1),
        .R(\<const0> ));
LUT2 #(
    .INIT(4'hE)) 
     \gth_channel.gthe2_channel_i_i_1 
       (.I0(p_0_in66_in),
        .I1(I1),
        .O(GT_CPLLRESET067_out));
LUT1 #(
    .INIT(2'h1)) 
     \gth_channel.gthe2_channel_i_i_4__6 
       (.I0(O1),
        .O(O3));
LUT1 #(
    .INIT(2'h1)) 
     \gth_channel.gthe2_channel_i_i_6 
       (.I0(O1),
        .O(O2));
(* ASYNC_REG *) 
   FDRE mmcm_lock_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(pipe_mmcm_lock_in),
        .Q(mmcm_lock_reg1),
        .R(O7));
(* ASYNC_REG *) 
   FDRE mmcm_lock_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(mmcm_lock_reg1),
        .Q(mmcm_lock_reg2),
        .R(O7));
LUT6 #(
    .INIT(64'h0000000022222EE2)) 
     pclk_sel_i_1
       (.I0(pipe_pclk_sel_out),
        .I1(n_0_pclk_sel_i_2),
        .I2(rate_in_reg2[1]),
        .I3(rate_in_reg2[0]),
        .I4(RATE_FSM[4]),
        .I5(I1),
        .O(n_0_pclk_sel_i_1));
(* SOFT_HLUTNM = "soft_lutpair458" *) 
   LUT5 #(
    .INIT(32'h80002008)) 
     pclk_sel_i_2
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[0]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[4]),
        .O(n_0_pclk_sel_i_2));
FDRE #(
    .INIT(1'b0)) 
     pclk_sel_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_pclk_sel_i_1),
        .Q(pipe_pclk_sel_out),
        .R(\<const0> ));
LUT3 #(
    .INIT(8'h54)) 
     phystatus_i_1
       (.I0(n_0_txratedone_i_2),
        .I1(phystatus_reg2),
        .I2(n_0_phystatus_reg),
        .O(n_0_phystatus_i_1));
FDRE #(
    .INIT(1'b0)) 
     phystatus_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_phystatus_i_1),
        .Q(n_0_phystatus_reg),
        .R(\<const0> ));
(* ASYNC_REG *) 
   FDRE phystatus_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(RATE_PHYSTATUS),
        .Q(phystatus_reg1),
        .R(O7));
(* ASYNC_REG *) 
   FDRE phystatus_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(phystatus_reg1),
        .Q(phystatus_reg2),
        .R(O7));
(* ASYNC_REG *) 
   FDRE qplllock_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(QRST_QPLLLOCK),
        .Q(qplllock_reg1),
        .R(O7));
(* ASYNC_REG *) 
   FDRE qplllock_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(qplllock_reg1),
        .Q(qplllock_reg2),
        .R(O7));
LUT6 #(
    .INIT(64'h4044FFFF40440000)) 
     qpllpd_i_1
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[4]),
        .I2(rate_in_reg2[0]),
        .I3(rate_in_reg2[1]),
        .I4(qpllpd),
        .I5(QRST_QPLLPD_IN),
        .O(n_0_qpllpd_i_1));
FDRE #(
    .INIT(1'b0)) 
     qpllpd_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_qpllpd_i_1),
        .Q(QRST_QPLLPD_IN),
        .R(O7));
LUT6 #(
    .INIT(64'h4044FFFF40440000)) 
     qpllreset_i_1
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[4]),
        .I2(rate_in_reg2[0]),
        .I3(rate_in_reg2[1]),
        .I4(qpllreset),
        .I5(QRST_QPLLRESET_IN),
        .O(n_0_qpllreset_i_1));
FDRE #(
    .INIT(1'b0)) 
     qpllreset_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_qpllreset_i_1),
        .Q(QRST_QPLLRESET_IN),
        .R(O7));
(* SOFT_HLUTNM = "soft_lutpair453" *) 
   LUT5 #(
    .INIT(32'h10000000)) 
     rate_done_reg1_i_1
       (.I0(RATE_FSM[0]),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[3]),
        .I4(RATE_FSM[4]),
        .O(O4));
(* SOFT_HLUTNM = "soft_lutpair455" *) 
   LUT5 #(
    .INIT(32'h00000001)) 
     \rate_idle_reg1[0]_i_1 
       (.I0(RATE_FSM[0]),
        .I1(RATE_FSM[2]),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[3]),
        .I4(RATE_FSM[4]),
        .O(RST_RATE_IDLE));
(* ASYNC_REG *) 
   FDRE \rate_in_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(DRP_RATE[0]),
        .Q(rate_in_reg1[0]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rate_in_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(DRP_RATE[1]),
        .Q(rate_in_reg1[1]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rate_in_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rate_in_reg1[0]),
        .Q(rate_in_reg2[0]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE \rate_in_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rate_in_reg1[1]),
        .Q(rate_in_reg2[1]),
        .R(O7));
LUT6 #(
    .INIT(64'h04FFFFFF04000000)) 
     \rate_out[0]_i_1 
       (.I0(RATE_FSM[1]),
        .I1(rate_in_reg2[0]),
        .I2(rate_in_reg2[1]),
        .I3(RATE_FSM[0]),
        .I4(\n_0_rate_out[0]_i_2 ),
        .I5(RXRATE),
        .O(\n_0_rate_out[0]_i_1 ));
LUT6 #(
    .INIT(64'hF000000D000F0000)) 
     \rate_out[0]_i_2 
       (.I0(n_0_txpmareset_i_3),
        .I1(gen3_exit),
        .I2(RATE_FSM[2]),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[4]),
        .I5(RATE_FSM[3]),
        .O(\n_0_rate_out[0]_i_2 ));
FDRE #(
    .INIT(1'b0)) 
     \rate_out_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_rate_out[0]_i_1 ),
        .Q(RXRATE),
        .R(O7));
(* SOFT_HLUTNM = "soft_lutpair454" *) 
   LUT5 #(
    .INIT(32'h28000000)) 
     rate_rxsync_reg1_i_1
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[0]),
        .I3(RATE_FSM[4]),
        .I4(RATE_FSM[3]),
        .O(O5));
LUT5 #(
    .INIT(32'h55554000)) 
     ratedone_i_1
       (.I0(n_0_txratedone_i_2),
        .I1(n_0_rxratedone_reg),
        .I2(n_0_txratedone_reg),
        .I3(n_0_phystatus_reg),
        .I4(n_0_ratedone_reg),
        .O(n_0_ratedone_i_1));
FDRE #(
    .INIT(1'b0)) 
     ratedone_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_ratedone_i_1),
        .Q(n_0_ratedone_reg),
        .R(\<const0> ));
(* ASYNC_REG *) 
   FDRE resetovrd_done_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const1> ),
        .Q(resetovrd_done_reg1),
        .R(O7));
(* ASYNC_REG *) 
   FDRE resetovrd_done_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(resetovrd_done_reg1),
        .Q(resetovrd_done_reg2),
        .R(O7));
(* SOFT_HLUTNM = "soft_lutpair457" *) 
   LUT5 #(
    .INIT(32'h00000080)) 
     resetovrd_start_reg1_i_1
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[1]),
        .I2(RATE_FSM[4]),
        .I3(RATE_FSM[0]),
        .I4(RATE_FSM[3]),
        .O(O6));
(* ASYNC_REG *) 
   FDRE rst_idle_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I2),
        .Q(rst_idle_reg1),
        .R(O7));
(* ASYNC_REG *) 
   FDRE rst_idle_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rst_idle_reg1),
        .Q(rst_idle_reg2),
        .R(O7));
(* ASYNC_REG *) 
   FDRE rxpmaresetdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(RATE_RXPMARESETDONE),
        .Q(rxpmaresetdone_reg1),
        .R(O7));
(* ASYNC_REG *) 
   FDRE rxpmaresetdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxpmaresetdone_reg1),
        .Q(rxpmaresetdone_reg2),
        .R(O7));
LUT3 #(
    .INIT(8'h54)) 
     rxratedone_i_1
       (.I0(n_0_txratedone_i_2),
        .I1(rxratedone_reg2),
        .I2(n_0_rxratedone_reg),
        .O(n_0_rxratedone_i_1));
FDRE #(
    .INIT(1'b0)) 
     rxratedone_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_rxratedone_i_1),
        .Q(n_0_rxratedone_reg),
        .R(\<const0> ));
(* ASYNC_REG *) 
   FDRE rxratedone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(RATE_RXRATEDONE),
        .Q(rxratedone_reg1),
        .R(O7));
(* ASYNC_REG *) 
   FDRE rxratedone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxratedone_reg1),
        .Q(rxratedone_reg2),
        .R(O7));
(* ASYNC_REG *) 
   FDRE rxresetdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(RATE_RXRESETDONE),
        .Q(rxresetdone_reg1),
        .R(O7));
(* ASYNC_REG *) 
   FDRE rxresetdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxresetdone_reg1),
        .Q(rxresetdone_reg2),
        .R(O7));
(* ASYNC_REG *) 
   FDRE rxsync_done_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(rxsync_done_reg1),
        .R(O7));
(* ASYNC_REG *) 
   FDRE rxsync_done_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxsync_done_reg1),
        .Q(rxsync_done_reg2),
        .R(O7));
(* SOFT_HLUTNM = "soft_lutpair452" *) 
   LUT5 #(
    .INIT(32'h00800000)) 
     rxsync_start_reg1_i_1
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[4]),
        .I2(RATE_FSM[0]),
        .I3(RATE_FSM[1]),
        .I4(RATE_FSM[2]),
        .O(SYNC_RXSYNC_START));
LUT2 #(
    .INIT(4'hE)) 
     start_reg1_i_1__0
       (.I0(p_0_in72_in),
        .I1(rst_drp_start),
        .O(DRP_START073_out));
LUT5 #(
    .INIT(32'h02FF0200)) 
     \sysclksel[0]_i_1 
       (.I0(rate_in_reg2[1]),
        .I1(rate_in_reg2[0]),
        .I2(RATE_FSM[4]),
        .I3(\n_0_sysclksel[0]_i_2 ),
        .I4(RXSYSCLKSEL),
        .O(\n_0_sysclksel[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair456" *) 
   LUT5 #(
    .INIT(32'h80000080)) 
     \sysclksel[0]_i_2 
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[0]),
        .I2(RATE_FSM[1]),
        .I3(RATE_FSM[4]),
        .I4(RATE_FSM[3]),
        .O(\n_0_sysclksel[0]_i_2 ));
FDRE #(
    .INIT(1'b0)) 
     \sysclksel_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_sysclksel[0]_i_1 ),
        .Q(RXSYSCLKSEL),
        .R(O7));
LUT6 #(
    .INIT(64'h0000000007000000)) 
     \txdata_wait_cnt[0]_i_1 
       (.I0(txdata_wait_cnt_reg__0[0]),
        .I1(\n_0_txdata_wait_cnt[1]_i_2 ),
        .I2(\n_0_txdata_wait_cnt[3]_i_3 ),
        .I3(RATE_FSM[0]),
        .I4(RATE_FSM[3]),
        .I5(RATE_FSM[4]),
        .O(p_0_in__0[0]));
LUT6 #(
    .INIT(64'h1000300030001000)) 
     \txdata_wait_cnt[1]_i_1 
       (.I0(\n_0_txdata_wait_cnt[1]_i_2 ),
        .I1(\n_0_txdata_wait_cnt[3]_i_3 ),
        .I2(RATE_FSM[0]),
        .I3(\n_0_txdata_wait_cnt[3]_i_4 ),
        .I4(txdata_wait_cnt_reg__0[1]),
        .I5(txdata_wait_cnt_reg__0[0]),
        .O(p_0_in__0[1]));
LUT4 #(
    .INIT(16'h7FFF)) 
     \txdata_wait_cnt[1]_i_2 
       (.I0(txdata_wait_cnt_reg__0[2]),
        .I1(txdata_wait_cnt_reg__0[3]),
        .I2(txdata_wait_cnt_reg__0[0]),
        .I3(txdata_wait_cnt_reg__0[1]),
        .O(\n_0_txdata_wait_cnt[1]_i_2 ));
LUT6 #(
    .INIT(64'h00E5000000000000)) 
     \txdata_wait_cnt[2]_i_1 
       (.I0(\n_0_txdata_wait_cnt[3]_i_2 ),
        .I1(txdata_wait_cnt_reg__0[3]),
        .I2(txdata_wait_cnt_reg__0[2]),
        .I3(\n_0_txdata_wait_cnt[3]_i_3 ),
        .I4(RATE_FSM[0]),
        .I5(\n_0_txdata_wait_cnt[3]_i_4 ),
        .O(p_0_in__0[2]));
LUT6 #(
    .INIT(64'h00DC000000000000)) 
     \txdata_wait_cnt[3]_i_1 
       (.I0(\n_0_txdata_wait_cnt[3]_i_2 ),
        .I1(txdata_wait_cnt_reg__0[3]),
        .I2(txdata_wait_cnt_reg__0[2]),
        .I3(\n_0_txdata_wait_cnt[3]_i_3 ),
        .I4(RATE_FSM[0]),
        .I5(\n_0_txdata_wait_cnt[3]_i_4 ),
        .O(p_0_in__0[3]));
LUT2 #(
    .INIT(4'h7)) 
     \txdata_wait_cnt[3]_i_2 
       (.I0(txdata_wait_cnt_reg__0[1]),
        .I1(txdata_wait_cnt_reg__0[0]),
        .O(\n_0_txdata_wait_cnt[3]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair460" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \txdata_wait_cnt[3]_i_3 
       (.I0(RATE_FSM[1]),
        .I1(RATE_FSM[2]),
        .O(\n_0_txdata_wait_cnt[3]_i_3 ));
LUT2 #(
    .INIT(4'h2)) 
     \txdata_wait_cnt[3]_i_4 
       (.I0(RATE_FSM[3]),
        .I1(RATE_FSM[4]),
        .O(\n_0_txdata_wait_cnt[3]_i_4 ));
(* counter = "39" *) 
   FDRE #(
    .INIT(1'b0)) 
     \txdata_wait_cnt_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_0_in__0[0]),
        .Q(txdata_wait_cnt_reg__0[0]),
        .R(O7));
(* counter = "39" *) 
   FDRE #(
    .INIT(1'b0)) 
     \txdata_wait_cnt_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_0_in__0[1]),
        .Q(txdata_wait_cnt_reg__0[1]),
        .R(O7));
(* counter = "39" *) 
   FDRE #(
    .INIT(1'b0)) 
     \txdata_wait_cnt_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_0_in__0[2]),
        .Q(txdata_wait_cnt_reg__0[2]),
        .R(O7));
(* counter = "39" *) 
   FDRE #(
    .INIT(1'b0)) 
     \txdata_wait_cnt_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_0_in__0[3]),
        .Q(txdata_wait_cnt_reg__0[3]),
        .R(O7));
LUT6 #(
    .INIT(64'h000000002E222E2E)) 
     txpmareset_i_1
       (.I0(GT_RXPMARESET062_out),
        .I1(n_0_txpmareset_i_2),
        .I2(RATE_FSM[3]),
        .I3(gen3_exit),
        .I4(n_0_txpmareset_i_3),
        .I5(I1),
        .O(n_0_txpmareset_i_1));
(* SOFT_HLUTNM = "soft_lutpair458" *) 
   LUT5 #(
    .INIT(32'h90020000)) 
     txpmareset_i_2
       (.I0(RATE_FSM[2]),
        .I1(RATE_FSM[4]),
        .I2(RATE_FSM[3]),
        .I3(RATE_FSM[0]),
        .I4(RATE_FSM[1]),
        .O(n_0_txpmareset_i_2));
LUT2 #(
    .INIT(4'hB)) 
     txpmareset_i_3
       (.I0(rate_in_reg2[0]),
        .I1(rate_in_reg2[1]),
        .O(n_0_txpmareset_i_3));
FDRE #(
    .INIT(1'b0)) 
     txpmareset_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_txpmareset_i_1),
        .Q(GT_RXPMARESET062_out),
        .R(\<const0> ));
LUT3 #(
    .INIT(8'h54)) 
     txratedone_i_1
       (.I0(n_0_txratedone_i_2),
        .I1(txratedone_reg2),
        .I2(n_0_txratedone_reg),
        .O(n_0_txratedone_i_1));
LUT6 #(
    .INIT(64'hFFFFEFFFFFFFFFFF)) 
     txratedone_i_2
       (.I0(I1),
        .I1(RATE_FSM[3]),
        .I2(RATE_FSM[4]),
        .I3(RATE_FSM[0]),
        .I4(RATE_FSM[1]),
        .I5(RATE_FSM[2]),
        .O(n_0_txratedone_i_2));
FDRE #(
    .INIT(1'b0)) 
     txratedone_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_txratedone_i_1),
        .Q(n_0_txratedone_reg),
        .R(\<const0> ));
(* ASYNC_REG *) 
   FDRE txratedone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(RATE_TXRATEDONE),
        .Q(txratedone_reg1),
        .R(O7));
(* ASYNC_REG *) 
   FDRE txratedone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txratedone_reg1),
        .Q(txratedone_reg2),
        .R(O7));
(* ASYNC_REG *) 
   FDRE txresetdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(RATE_TXRESETDONE),
        .Q(txresetdone_reg1),
        .R(O7));
(* ASYNC_REG *) 
   FDRE txresetdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txresetdone_reg1),
        .Q(txresetdone_reg2),
        .R(O7));
(* ASYNC_REG *) 
   FDRE txsync_done_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(RATE_TXSYNC_DONE),
        .Q(txsync_done_reg1),
        .R(O7));
(* ASYNC_REG *) 
   FDRE txsync_done_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txsync_done_reg1),
        .Q(txsync_done_reg2),
        .R(O7));
LUT6 #(
    .INIT(64'hAAAAAAAAAAEAAAAA)) 
     txsync_start_reg1_i_1__2
       (.I0(rst_txsync_start),
        .I1(RATE_FSM[4]),
        .I2(RATE_FSM[3]),
        .I3(RATE_FSM[2]),
        .I4(RATE_FSM[1]),
        .I5(RATE_FSM[0]),
        .O(SYNC_TXSYNC_START));
LUT2 #(
    .INIT(4'hE)) 
     x16_reg1_i_1
       (.I0(p_0_in74_in),
        .I1(rst_drp_x16),
        .O(DRP_X16075_out));
LUT2 #(
    .INIT(4'hE)) 
     x16x20_mode_reg1_i_1
       (.I0(p_0_in76_in),
        .I1(rst_drp_x16x20_mode),
        .O(DRP_X16X20_MODE0));
endmodule

module vc709_pcie_x8_gen3vc709_pcie_x8_gen3_pipe_reset
   (Q,
    O1,
    SR,
    RST_RXUSRCLK_RESET,
    RST_DCLK_RESET,
    RST_DRP_START,
    RST_DRP_X16X20_MODE,
    RST_DRP_X16,
    O2,
    O3,
    O4,
    O5,
    O6,
    rst_txsync_start,
    rst_gtreset,
    O7,
    O8,
    O9,
    O10,
    O11,
    I1,
    pipe_pclk_in,
    RST_RESETDONE,
    D,
    RST_RATE_IDLE,
    RST_DRP_DONE,
    RST_RXPMARESETDONE,
    pipe_mmcm_lock_in,
    RST_PHYSTATUS,
    RST_TXSYNC_DONE,
    pipe_rxusrclk_in,
    pipe_dclk_in,
    I2,
    RST_RXCDRLOCK);
  output [0:0]Q;
  output O1;
  output [0:0]SR;
  output RST_RXUSRCLK_RESET;
  output RST_DCLK_RESET;
  output RST_DRP_START;
  output RST_DRP_X16X20_MODE;
  output RST_DRP_X16;
  output O2;
  output O3;
  output O4;
  output O5;
  output O6;
  output rst_txsync_start;
  output rst_gtreset;
  output [0:0]O7;
  output O8;
  output O9;
  output O10;
  output O11;
  input I1;
  input pipe_pclk_in;
  input [7:0]RST_RESETDONE;
  input [7:0]D;
  input [7:0]RST_RATE_IDLE;
  input [7:0]RST_DRP_DONE;
  input [7:0]RST_RXPMARESETDONE;
  input pipe_mmcm_lock_in;
  input [7:0]RST_PHYSTATUS;
  input [7:0]RST_TXSYNC_DONE;
  input pipe_rxusrclk_in;
  input pipe_dclk_in;
  input I2;
  input [7:0]RST_RXCDRLOCK;

  wire \<const0> ;
  wire \<const1> ;
  wire [7:0]D;
  wire I1;
  wire I2;
  wire O1;
  wire O10;
  wire O11;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire [0:0]O7;
  wire O8;
  wire O9;
  wire [0:0]Q;
  wire RST_DCLK_RESET;
  wire [7:0]RST_DRP_DONE;
  wire RST_DRP_START;
  wire RST_DRP_START0;
  wire RST_DRP_X16;
  wire RST_DRP_X16X20_MODE;
  wire RST_DRP_X16X20_MODE0;
  wire [7:0]RST_PHYSTATUS;
  wire [7:0]RST_RATE_IDLE;
  wire [7:0]RST_RESETDONE;
  wire [7:0]RST_RXCDRLOCK;
  wire [7:0]RST_RXPMARESETDONE;
  wire RST_RXUSRCLK_RESET;
  wire [7:0]RST_TXSYNC_DONE;
  wire [0:0]SR;
  wire [5:0]cfg_wait_cnt_reg__0;
  wire [7:0]cplllock_reg1;
  wire [7:0]cplllock_reg2;
  wire dclk_rst_reg1;
  wire dclk_rst_reg2;
  wire [7:0]drp_done_reg1;
  wire [7:0]drp_done_reg2;
  wire fsm2;
  wire fsm23_out;
  wire mmcm_lock_reg1;
  wire mmcm_lock_reg2;
  wire \n_0_FSM_onehot_fsm[0]_i_1 ;
  wire \n_0_FSM_onehot_fsm[0]_i_2 ;
  wire \n_0_FSM_onehot_fsm[10]_i_1 ;
  wire \n_0_FSM_onehot_fsm[10]_i_2 ;
  wire \n_0_FSM_onehot_fsm[10]_i_3 ;
  wire \n_0_FSM_onehot_fsm[10]_i_4 ;
  wire \n_0_FSM_onehot_fsm[10]_i_5 ;
  wire \n_0_FSM_onehot_fsm[10]_i_6 ;
  wire \n_0_FSM_onehot_fsm[11]_i_1 ;
  wire \n_0_FSM_onehot_fsm[11]_i_2 ;
  wire \n_0_FSM_onehot_fsm[11]_i_3 ;
  wire \n_0_FSM_onehot_fsm[12]_i_1 ;
  wire \n_0_FSM_onehot_fsm[12]_i_2 ;
  wire \n_0_FSM_onehot_fsm[12]_i_4 ;
  wire \n_0_FSM_onehot_fsm[12]_i_5 ;
  wire \n_0_FSM_onehot_fsm[13]_i_1 ;
  wire \n_0_FSM_onehot_fsm[13]_i_2 ;
  wire \n_0_FSM_onehot_fsm[14]_i_1 ;
  wire \n_0_FSM_onehot_fsm[14]_i_2 ;
  wire \n_0_FSM_onehot_fsm[15]_i_10 ;
  wire \n_0_FSM_onehot_fsm[15]_i_11 ;
  wire \n_0_FSM_onehot_fsm[15]_i_12 ;
  wire \n_0_FSM_onehot_fsm[15]_i_13 ;
  wire \n_0_FSM_onehot_fsm[15]_i_14 ;
  wire \n_0_FSM_onehot_fsm[15]_i_15 ;
  wire \n_0_FSM_onehot_fsm[15]_i_16 ;
  wire \n_0_FSM_onehot_fsm[15]_i_17 ;
  wire \n_0_FSM_onehot_fsm[15]_i_18 ;
  wire \n_0_FSM_onehot_fsm[15]_i_19 ;
  wire \n_0_FSM_onehot_fsm[15]_i_2 ;
  wire \n_0_FSM_onehot_fsm[15]_i_20 ;
  wire \n_0_FSM_onehot_fsm[15]_i_21 ;
  wire \n_0_FSM_onehot_fsm[15]_i_22 ;
  wire \n_0_FSM_onehot_fsm[15]_i_23 ;
  wire \n_0_FSM_onehot_fsm[15]_i_24 ;
  wire \n_0_FSM_onehot_fsm[15]_i_25 ;
  wire \n_0_FSM_onehot_fsm[15]_i_26 ;
  wire \n_0_FSM_onehot_fsm[15]_i_27 ;
  wire \n_0_FSM_onehot_fsm[15]_i_28 ;
  wire \n_0_FSM_onehot_fsm[15]_i_29 ;
  wire \n_0_FSM_onehot_fsm[15]_i_3 ;
  wire \n_0_FSM_onehot_fsm[15]_i_30 ;
  wire \n_0_FSM_onehot_fsm[15]_i_4 ;
  wire \n_0_FSM_onehot_fsm[15]_i_5 ;
  wire \n_0_FSM_onehot_fsm[15]_i_6 ;
  wire \n_0_FSM_onehot_fsm[15]_i_7 ;
  wire \n_0_FSM_onehot_fsm[15]_i_8 ;
  wire \n_0_FSM_onehot_fsm[15]_i_9 ;
  wire \n_0_FSM_onehot_fsm[16]_i_1 ;
  wire \n_0_FSM_onehot_fsm[16]_i_2 ;
  wire \n_0_FSM_onehot_fsm[16]_i_3 ;
  wire \n_0_FSM_onehot_fsm[16]_i_4 ;
  wire \n_0_FSM_onehot_fsm[16]_i_5 ;
  wire \n_0_FSM_onehot_fsm[1]_i_1__7 ;
  wire \n_0_FSM_onehot_fsm[1]_i_2__7 ;
  wire \n_0_FSM_onehot_fsm[1]_i_3 ;
  wire \n_0_FSM_onehot_fsm[2]_i_1__7 ;
  wire \n_0_FSM_onehot_fsm[2]_i_2 ;
  wire \n_0_FSM_onehot_fsm[2]_i_3 ;
  wire \n_0_FSM_onehot_fsm[2]_i_4 ;
  wire \n_0_FSM_onehot_fsm[2]_i_6 ;
  wire \n_0_FSM_onehot_fsm[2]_i_7 ;
  wire \n_0_FSM_onehot_fsm[3]_i_1__7 ;
  wire \n_0_FSM_onehot_fsm[3]_i_2__7 ;
  wire \n_0_FSM_onehot_fsm[3]_i_3__7 ;
  wire \n_0_FSM_onehot_fsm[3]_i_4__7 ;
  wire \n_0_FSM_onehot_fsm[4]_i_1__7 ;
  wire \n_0_FSM_onehot_fsm[4]_i_2__7 ;
  wire \n_0_FSM_onehot_fsm[4]_i_3__7 ;
  wire \n_0_FSM_onehot_fsm[4]_i_4__7 ;
  wire \n_0_FSM_onehot_fsm[5]_i_1 ;
  wire \n_0_FSM_onehot_fsm[5]_i_2 ;
  wire \n_0_FSM_onehot_fsm[5]_i_3 ;
  wire \n_0_FSM_onehot_fsm[5]_i_4 ;
  wire \n_0_FSM_onehot_fsm[6]_i_1 ;
  wire \n_0_FSM_onehot_fsm[6]_i_2 ;
  wire \n_0_FSM_onehot_fsm[6]_i_3 ;
  wire \n_0_FSM_onehot_fsm[7]_i_1 ;
  wire \n_0_FSM_onehot_fsm[7]_i_2 ;
  wire \n_0_FSM_onehot_fsm[8]_i_1 ;
  wire \n_0_FSM_onehot_fsm[8]_i_2 ;
  wire \n_0_FSM_onehot_fsm[8]_i_3 ;
  wire \n_0_FSM_onehot_fsm[8]_i_4 ;
  wire \n_0_FSM_onehot_fsm[8]_i_5 ;
  wire \n_0_FSM_onehot_fsm[8]_i_6 ;
  wire \n_0_FSM_onehot_fsm[9]_i_1 ;
  wire \n_0_FSM_onehot_fsm[9]_i_2 ;
  wire \n_0_FSM_onehot_fsm[9]_i_3 ;
  wire \n_0_FSM_onehot_fsm_reg[0] ;
  wire \n_0_FSM_onehot_fsm_reg[10] ;
  wire \n_0_FSM_onehot_fsm_reg[11] ;
  wire \n_0_FSM_onehot_fsm_reg[12] ;
  wire \n_0_FSM_onehot_fsm_reg[13] ;
  wire \n_0_FSM_onehot_fsm_reg[14] ;
  wire \n_0_FSM_onehot_fsm_reg[16] ;
  wire \n_0_FSM_onehot_fsm_reg[1] ;
  wire \n_0_FSM_onehot_fsm_reg[2] ;
  wire \n_0_FSM_onehot_fsm_reg[3] ;
  wire \n_0_FSM_onehot_fsm_reg[4] ;
  wire \n_0_FSM_onehot_fsm_reg[5] ;
  wire \n_0_FSM_onehot_fsm_reg[6] ;
  wire \n_0_FSM_onehot_fsm_reg[7] ;
  wire \n_0_FSM_onehot_fsm_reg[8] ;
  wire \n_0_FSM_onehot_fsm_reg[9] ;
  wire \n_0_cfg_wait_cnt[2]_i_2 ;
  wire \n_0_cfg_wait_cnt[2]_i_3 ;
  wire \n_0_cfg_wait_cnt[3]_i_2 ;
  wire \n_0_cfg_wait_cnt[5]_i_2 ;
  wire \n_0_cfg_wait_cnt[5]_i_3 ;
  wire n_0_cpllreset_i_1__7;
  wire n_0_cpllreset_i_2;
  wire n_0_cpllreset_rep_i_1;
  wire n_0_dclk_rst_reg1_i_1;
  wire n_0_dclk_rst_reg1_i_2;
  wire n_0_dclk_rst_reg1_i_3;
  wire n_0_gtreset_i_1;
  wire n_0_gtreset_i_2;
  wire \n_0_pipe_rst_fsm[0]_INST_0_i_1 ;
  wire \n_0_pipe_rst_fsm[1]_INST_0_i_1 ;
  wire \n_0_pipe_rst_fsm[1]_INST_0_i_2 ;
  wire \n_0_pipe_rst_fsm[2]_INST_0_i_1 ;
  wire \n_0_pipe_rst_fsm[3]_INST_0_i_1 ;
  wire n_0_pipe_rst_idle_INST_0_i_1;
  wire n_0_rxusrclk_rst_reg2_i_1;
  wire n_0_userrdy_i_1;
  wire n_0_userrdy_i_2;
  wire n_0_userrdy_i_3;
  wire n_0_userrdy_rep__0_i_1;
  wire n_0_userrdy_rep__1_i_1;
  wire n_0_userrdy_rep__2_i_1;
  wire n_0_userrdy_rep_i_1;
  wire [5:0]p_0_in__0;
  wire p_2_in;
  wire [7:0]phystatus_reg1;
  wire [7:0]phystatus_reg2;
  wire pipe_dclk_in;
  wire pipe_mmcm_lock_in;
  wire pipe_pclk_in;
  wire pipe_rxusrclk_in;
  wire qpll_idle_reg1;
  wire qpll_idle_reg2;
  wire [7:0]rate_idle_reg1;
  wire [7:0]rate_idle_reg2;
  wire [7:0]resetdone_reg1;
  wire [7:0]resetdone_reg2;
  wire rst_gtreset;
  wire rst_txsync_start;
  wire rst_userrdy;
  wire [7:0]rxcdrlock_reg1;
  wire [7:0]rxcdrlock_reg2;
  wire [7:0]rxpmaresetdone_reg1;
  wire [7:0]rxpmaresetdone_reg2;
  wire rxusrclk_rst_reg1;
  wire rxusrclk_rst_reg2;
  wire [7:0]txsync_done_reg1;
  wire [7:0]txsync_done_reg2;

LUT4 #(
    .INIT(16'h0001)) 
     \FSM_onehot_fsm[0]_i_1 
       (.I0(\n_0_FSM_onehot_fsm[16]_i_2 ),
        .I1(\n_0_FSM_onehot_fsm[16]_i_3 ),
        .I2(\n_0_FSM_onehot_fsm[0]_i_2 ),
        .I3(\n_0_FSM_onehot_fsm[16]_i_5 ),
        .O(\n_0_FSM_onehot_fsm[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair196" *) 
   LUT5 #(
    .INIT(32'hBFBFBFFF)) 
     \FSM_onehot_fsm[0]_i_2 
       (.I0(\n_0_FSM_onehot_fsm[15]_i_7 ),
        .I1(\n_0_FSM_onehot_fsm[15]_i_14 ),
        .I2(\n_0_cfg_wait_cnt[3]_i_2 ),
        .I3(\n_0_FSM_onehot_fsm[15]_i_11 ),
        .I4(\n_0_FSM_onehot_fsm[15]_i_10 ),
        .O(\n_0_FSM_onehot_fsm[0]_i_2 ));
LUT6 #(
    .INIT(64'h0000000040444000)) 
     \FSM_onehot_fsm[10]_i_1 
       (.I0(\n_0_FSM_onehot_fsm[16]_i_3 ),
        .I1(\n_0_FSM_onehot_fsm[16]_i_5 ),
        .I2(\n_0_FSM_onehot_fsm[10]_i_2 ),
        .I3(\n_0_FSM_onehot_fsm[10]_i_3 ),
        .I4(\n_0_FSM_onehot_fsm[10]_i_4 ),
        .I5(\n_0_FSM_onehot_fsm[15]_i_7 ),
        .O(\n_0_FSM_onehot_fsm[10]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair199" *) 
   LUT4 #(
    .INIT(16'h00D0)) 
     \FSM_onehot_fsm[10]_i_2 
       (.I0(\n_0_FSM_onehot_fsm[15]_i_23 ),
        .I1(\n_0_FSM_onehot_fsm[15]_i_24 ),
        .I2(\n_0_FSM_onehot_fsm[15]_i_21 ),
        .I3(\n_0_FSM_onehot_fsm[6]_i_2 ),
        .O(\n_0_FSM_onehot_fsm[10]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair195" *) 
   LUT3 #(
    .INIT(8'hE0)) 
     \FSM_onehot_fsm[10]_i_3 
       (.I0(\n_0_FSM_onehot_fsm[15]_i_11 ),
        .I1(\n_0_FSM_onehot_fsm[15]_i_10 ),
        .I2(\n_0_FSM_onehot_fsm[15]_i_14 ),
        .O(\n_0_FSM_onehot_fsm[10]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair200" *) 
   LUT4 #(
    .INIT(16'hD000)) 
     \FSM_onehot_fsm[10]_i_4 
       (.I0(\n_0_FSM_onehot_fsm[15]_i_23 ),
        .I1(\n_0_FSM_onehot_fsm[15]_i_24 ),
        .I2(\n_0_FSM_onehot_fsm[10]_i_5 ),
        .I3(\n_0_FSM_onehot_fsm[15]_i_21 ),
        .O(\n_0_FSM_onehot_fsm[10]_i_4 ));
LUT3 #(
    .INIT(8'h10)) 
     \FSM_onehot_fsm[10]_i_5 
       (.I0(drp_done_reg2[4]),
        .I1(drp_done_reg2[2]),
        .I2(\n_0_FSM_onehot_fsm[10]_i_6 ),
        .O(\n_0_FSM_onehot_fsm[10]_i_5 ));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     \FSM_onehot_fsm[10]_i_6 
       (.I0(drp_done_reg2[5]),
        .I1(drp_done_reg2[0]),
        .I2(drp_done_reg2[6]),
        .I3(drp_done_reg2[3]),
        .I4(drp_done_reg2[1]),
        .I5(drp_done_reg2[7]),
        .O(\n_0_FSM_onehot_fsm[10]_i_6 ));
LUT6 #(
    .INIT(64'h0000000062400000)) 
     \FSM_onehot_fsm[11]_i_1 
       (.I0(\n_0_FSM_onehot_fsm[16]_i_3 ),
        .I1(\n_0_FSM_onehot_fsm[16]_i_2 ),
        .I2(\n_0_FSM_onehot_fsm[11]_i_2 ),
        .I3(\n_0_FSM_onehot_fsm[11]_i_3 ),
        .I4(\n_0_FSM_onehot_fsm[16]_i_5 ),
        .I5(\n_0_FSM_onehot_fsm[15]_i_7 ),
        .O(\n_0_FSM_onehot_fsm[11]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair202" *) 
   LUT4 #(
    .INIT(16'hE000)) 
     \FSM_onehot_fsm[11]_i_2 
       (.I0(\n_0_FSM_onehot_fsm[15]_i_10 ),
        .I1(\n_0_FSM_onehot_fsm[15]_i_11 ),
        .I2(\n_0_FSM_onehot_fsm[6]_i_2 ),
        .I3(\n_0_FSM_onehot_fsm[15]_i_14 ),
        .O(\n_0_FSM_onehot_fsm[11]_i_2 ));
LUT4 #(
    .INIT(16'h001F)) 
     \FSM_onehot_fsm[11]_i_3 
       (.I0(\n_0_FSM_onehot_fsm[15]_i_10 ),
        .I1(\n_0_FSM_onehot_fsm[15]_i_11 ),
        .I2(\n_0_FSM_onehot_fsm[15]_i_14 ),
        .I3(mmcm_lock_reg2),
        .O(\n_0_FSM_onehot_fsm[11]_i_3 ));
LUT6 #(
    .INIT(64'h0000080008080800)) 
     \FSM_onehot_fsm[12]_i_1 
       (.I0(\n_0_FSM_onehot_fsm[12]_i_2 ),
        .I1(\n_0_FSM_onehot_fsm[16]_i_3 ),
        .I2(\n_0_FSM_onehot_fsm[16]_i_2 ),
        .I3(mmcm_lock_reg2),
        .I4(\n_0_FSM_onehot_fsm[16]_i_4 ),
        .I5(fsm2),
        .O(\n_0_FSM_onehot_fsm[12]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair197" *) 
   LUT4 #(
    .INIT(16'h00E0)) 
     \FSM_onehot_fsm[12]_i_2 
       (.I0(\n_0_FSM_onehot_fsm[15]_i_12 ),
        .I1(\n_0_FSM_onehot_fsm[15]_i_13 ),
        .I2(\n_0_FSM_onehot_fsm[15]_i_6 ),
        .I3(\n_0_FSM_onehot_fsm[15]_i_7 ),
        .O(\n_0_FSM_onehot_fsm[12]_i_2 ));
LUT6 #(
    .INIT(64'h1000000000000000)) 
     \FSM_onehot_fsm[12]_i_3 
       (.I0(phystatus_reg2[4]),
        .I1(phystatus_reg2[5]),
        .I2(resetdone_reg2[4]),
        .I3(resetdone_reg2[1]),
        .I4(\n_0_FSM_onehot_fsm[12]_i_4 ),
        .I5(\n_0_FSM_onehot_fsm[12]_i_5 ),
        .O(fsm2));
LUT6 #(
    .INIT(64'h0000000000400000)) 
     \FSM_onehot_fsm[12]_i_4 
       (.I0(phystatus_reg2[3]),
        .I1(resetdone_reg2[7]),
        .I2(resetdone_reg2[3]),
        .I3(phystatus_reg2[2]),
        .I4(resetdone_reg2[2]),
        .I5(phystatus_reg2[1]),
        .O(\n_0_FSM_onehot_fsm[12]_i_4 ));
LUT6 #(
    .INIT(64'h0000000000000080)) 
     \FSM_onehot_fsm[12]_i_5 
       (.I0(resetdone_reg2[6]),
        .I1(resetdone_reg2[5]),
        .I2(resetdone_reg2[0]),
        .I3(phystatus_reg2[0]),
        .I4(phystatus_reg2[7]),
        .I5(phystatus_reg2[6]),
        .O(\n_0_FSM_onehot_fsm[12]_i_5 ));
LUT4 #(
    .INIT(16'h4000)) 
     \FSM_onehot_fsm[13]_i_1 
       (.I0(\n_0_FSM_onehot_fsm[16]_i_2 ),
        .I1(\n_0_FSM_onehot_fsm[16]_i_3 ),
        .I2(\n_0_FSM_onehot_fsm[13]_i_2 ),
        .I3(\n_0_FSM_onehot_fsm[16]_i_5 ),
        .O(\n_0_FSM_onehot_fsm[13]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair193" *) 
   LUT5 #(
    .INIT(32'h00008880)) 
     \FSM_onehot_fsm[13]_i_2 
       (.I0(\n_0_FSM_onehot_fsm[15]_i_14 ),
        .I1(fsm2),
        .I2(\n_0_FSM_onehot_fsm[15]_i_11 ),
        .I3(\n_0_FSM_onehot_fsm[15]_i_10 ),
        .I4(\n_0_FSM_onehot_fsm[15]_i_7 ),
        .O(\n_0_FSM_onehot_fsm[13]_i_2 ));
LUT3 #(
    .INIT(8'h80)) 
     \FSM_onehot_fsm[14]_i_1 
       (.I0(\n_0_FSM_onehot_fsm[15]_i_8 ),
        .I1(\n_0_FSM_onehot_fsm[14]_i_2 ),
        .I2(\n_0_FSM_onehot_fsm[16]_i_5 ),
        .O(\n_0_FSM_onehot_fsm[14]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair195" *) 
   LUT5 #(
    .INIT(32'h0000777F)) 
     \FSM_onehot_fsm[14]_i_2 
       (.I0(\n_0_FSM_onehot_fsm[15]_i_14 ),
        .I1(\n_0_FSM_onehot_fsm[15]_i_15 ),
        .I2(\n_0_FSM_onehot_fsm[15]_i_11 ),
        .I3(\n_0_FSM_onehot_fsm[15]_i_10 ),
        .I4(\n_0_FSM_onehot_fsm[15]_i_7 ),
        .O(\n_0_FSM_onehot_fsm[14]_i_2 ));
LUT1 #(
    .INIT(2'h1)) 
     \FSM_onehot_fsm[15]_i_1 
       (.I0(I1),
        .O(SR));
LUT6 #(
    .INIT(64'h0000000100010114)) 
     \FSM_onehot_fsm[15]_i_10 
       (.I0(\n_0_pipe_rst_fsm[0]_INST_0_i_1 ),
        .I1(\n_0_FSM_onehot_fsm_reg[14] ),
        .I2(\n_0_FSM_onehot_fsm_reg[12] ),
        .I3(\n_0_FSM_onehot_fsm_reg[10] ),
        .I4(\n_0_FSM_onehot_fsm_reg[6] ),
        .I5(\n_0_FSM_onehot_fsm_reg[8] ),
        .O(\n_0_FSM_onehot_fsm[15]_i_10 ));
LUT6 #(
    .INIT(64'h0000000000001600)) 
     \FSM_onehot_fsm[15]_i_11 
       (.I0(\n_0_FSM_onehot_fsm_reg[0] ),
        .I1(\n_0_FSM_onehot_fsm_reg[2] ),
        .I2(\n_0_FSM_onehot_fsm_reg[4] ),
        .I3(\n_0_FSM_onehot_fsm[15]_i_25 ),
        .I4(\n_0_FSM_onehot_fsm_reg[8] ),
        .I5(\n_0_FSM_onehot_fsm_reg[6] ),
        .O(\n_0_FSM_onehot_fsm[15]_i_11 ));
LUT6 #(
    .INIT(64'h0000000100010114)) 
     \FSM_onehot_fsm[15]_i_12 
       (.I0(\n_0_pipe_rst_fsm[3]_INST_0_i_1 ),
        .I1(\n_0_FSM_onehot_fsm_reg[11] ),
        .I2(\n_0_FSM_onehot_fsm_reg[10] ),
        .I3(\n_0_FSM_onehot_fsm_reg[14] ),
        .I4(\n_0_FSM_onehot_fsm_reg[13] ),
        .I5(\n_0_FSM_onehot_fsm_reg[12] ),
        .O(\n_0_FSM_onehot_fsm[15]_i_12 ));
LUT6 #(
    .INIT(64'h0000000100010100)) 
     \FSM_onehot_fsm[15]_i_13 
       (.I0(\n_0_FSM_onehot_fsm_reg[11] ),
        .I1(\n_0_FSM_onehot_fsm_reg[10] ),
        .I2(\n_0_pipe_rst_fsm[2]_INST_0_i_1 ),
        .I3(\n_0_FSM_onehot_fsm_reg[8] ),
        .I4(\n_0_FSM_onehot_fsm_reg[9] ),
        .I5(\n_0_FSM_onehot_fsm_reg[7] ),
        .O(\n_0_FSM_onehot_fsm[15]_i_13 ));
LUT6 #(
    .INIT(64'h0000000100000000)) 
     \FSM_onehot_fsm[15]_i_14 
       (.I0(\n_0_FSM_onehot_fsm_reg[13] ),
        .I1(\n_0_FSM_onehot_fsm_reg[11] ),
        .I2(\n_0_FSM_onehot_fsm[15]_i_16 ),
        .I3(\n_0_FSM_onehot_fsm_reg[9] ),
        .I4(\n_0_FSM_onehot_fsm_reg[7] ),
        .I5(n_0_dclk_rst_reg1_i_2),
        .O(\n_0_FSM_onehot_fsm[15]_i_14 ));
LUT3 #(
    .INIT(8'h10)) 
     \FSM_onehot_fsm[15]_i_15 
       (.I0(txsync_done_reg2[4]),
        .I1(txsync_done_reg2[2]),
        .I2(\n_0_FSM_onehot_fsm[15]_i_26 ),
        .O(\n_0_FSM_onehot_fsm[15]_i_15 ));
LUT2 #(
    .INIT(4'hE)) 
     \FSM_onehot_fsm[15]_i_16 
       (.I0(\n_0_FSM_onehot_fsm_reg[3] ),
        .I1(\n_0_FSM_onehot_fsm_reg[5] ),
        .O(\n_0_FSM_onehot_fsm[15]_i_16 ));
(* SOFT_HLUTNM = "soft_lutpair201" *) 
   LUT4 #(
    .INIT(16'hFFFE)) 
     \FSM_onehot_fsm[15]_i_17 
       (.I0(\n_0_FSM_onehot_fsm_reg[12] ),
        .I1(\n_0_FSM_onehot_fsm_reg[10] ),
        .I2(\n_0_FSM_onehot_fsm_reg[14] ),
        .I3(\n_0_FSM_onehot_fsm_reg[13] ),
        .O(\n_0_FSM_onehot_fsm[15]_i_17 ));
LUT2 #(
    .INIT(4'h1)) 
     \FSM_onehot_fsm[15]_i_18 
       (.I0(\n_0_FSM_onehot_fsm_reg[16] ),
        .I1(\n_0_FSM_onehot_fsm_reg[1] ),
        .O(\n_0_FSM_onehot_fsm[15]_i_18 ));
LUT6 #(
    .INIT(64'h000000000000033A)) 
     \FSM_onehot_fsm[15]_i_19 
       (.I0(\n_0_FSM_onehot_fsm[15]_i_27 ),
        .I1(\n_0_pipe_rst_fsm[2]_INST_0_i_1 ),
        .I2(\n_0_FSM_onehot_fsm_reg[6] ),
        .I3(\n_0_FSM_onehot_fsm_reg[11] ),
        .I4(\n_0_FSM_onehot_fsm[15]_i_16 ),
        .I5(\n_0_FSM_onehot_fsm_reg[4] ),
        .O(\n_0_FSM_onehot_fsm[15]_i_19 ));
LUT6 #(
    .INIT(64'h5555C00055550000)) 
     \FSM_onehot_fsm[15]_i_2 
       (.I0(\n_0_FSM_onehot_fsm[15]_i_3 ),
        .I1(\n_0_FSM_onehot_fsm[15]_i_4 ),
        .I2(\n_0_FSM_onehot_fsm[15]_i_5 ),
        .I3(\n_0_FSM_onehot_fsm[15]_i_6 ),
        .I4(\n_0_FSM_onehot_fsm[15]_i_7 ),
        .I5(\n_0_FSM_onehot_fsm[15]_i_8 ),
        .O(\n_0_FSM_onehot_fsm[15]_i_2 ));
LUT6 #(
    .INIT(64'h0000000100010100)) 
     \FSM_onehot_fsm[15]_i_20 
       (.I0(\n_0_pipe_rst_fsm[2]_INST_0_i_1 ),
        .I1(\n_0_FSM_onehot_fsm_reg[11] ),
        .I2(\n_0_FSM_onehot_fsm_reg[6] ),
        .I3(\n_0_FSM_onehot_fsm_reg[4] ),
        .I4(\n_0_FSM_onehot_fsm_reg[3] ),
        .I5(\n_0_FSM_onehot_fsm_reg[5] ),
        .O(\n_0_FSM_onehot_fsm[15]_i_20 ));
LUT4 #(
    .INIT(16'h0100)) 
     \FSM_onehot_fsm[15]_i_21 
       (.I0(\n_0_FSM_onehot_fsm_reg[16] ),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_reg[3] ),
        .I3(\n_0_FSM_onehot_fsm[15]_i_28 ),
        .O(\n_0_FSM_onehot_fsm[15]_i_21 ));
LUT5 #(
    .INIT(32'h00010000)) 
     \FSM_onehot_fsm[15]_i_22 
       (.I0(\n_0_pipe_rst_fsm[3]_INST_0_i_1 ),
        .I1(\n_0_FSM_onehot_fsm_reg[0] ),
        .I2(\n_0_FSM_onehot_fsm_reg[2] ),
        .I3(\n_0_FSM_onehot_fsm_reg[10] ),
        .I4(n_0_dclk_rst_reg1_i_2),
        .O(\n_0_FSM_onehot_fsm[15]_i_22 ));
LUT6 #(
    .INIT(64'hFFFFFEEEFFFFFFFF)) 
     \FSM_onehot_fsm[15]_i_23 
       (.I0(\n_0_FSM_onehot_fsm_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_reg[2] ),
        .I2(\n_0_FSM_onehot_fsm_reg[6] ),
        .I3(\n_0_FSM_onehot_fsm_reg[9] ),
        .I4(\n_0_FSM_onehot_fsm_reg[5] ),
        .I5(\n_0_FSM_onehot_fsm[15]_i_29 ),
        .O(\n_0_FSM_onehot_fsm[15]_i_23 ));
LUT6 #(
    .INIT(64'h0000000000001600)) 
     \FSM_onehot_fsm[15]_i_24 
       (.I0(\n_0_FSM_onehot_fsm_reg[2] ),
        .I1(\n_0_FSM_onehot_fsm_reg[5] ),
        .I2(\n_0_FSM_onehot_fsm_reg[1] ),
        .I3(\n_0_FSM_onehot_fsm[15]_i_30 ),
        .I4(\n_0_FSM_onehot_fsm_reg[9] ),
        .I5(\n_0_FSM_onehot_fsm_reg[6] ),
        .O(\n_0_FSM_onehot_fsm[15]_i_24 ));
(* SOFT_HLUTNM = "soft_lutpair201" *) 
   LUT3 #(
    .INIT(8'h01)) 
     \FSM_onehot_fsm[15]_i_25 
       (.I0(\n_0_FSM_onehot_fsm_reg[12] ),
        .I1(\n_0_FSM_onehot_fsm_reg[10] ),
        .I2(\n_0_FSM_onehot_fsm_reg[14] ),
        .O(\n_0_FSM_onehot_fsm[15]_i_25 ));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     \FSM_onehot_fsm[15]_i_26 
       (.I0(txsync_done_reg2[5]),
        .I1(txsync_done_reg2[0]),
        .I2(txsync_done_reg2[6]),
        .I3(txsync_done_reg2[3]),
        .I4(txsync_done_reg2[1]),
        .I5(txsync_done_reg2[7]),
        .O(\n_0_FSM_onehot_fsm[15]_i_26 ));
(* SOFT_HLUTNM = "soft_lutpair204" *) 
   LUT3 #(
    .INIT(8'h16)) 
     \FSM_onehot_fsm[15]_i_27 
       (.I0(\n_0_FSM_onehot_fsm_reg[12] ),
        .I1(\n_0_FSM_onehot_fsm_reg[13] ),
        .I2(\n_0_FSM_onehot_fsm_reg[14] ),
        .O(\n_0_FSM_onehot_fsm[15]_i_27 ));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     \FSM_onehot_fsm[15]_i_28 
       (.I0(\n_0_FSM_onehot_fsm_reg[12] ),
        .I1(\n_0_FSM_onehot_fsm_reg[0] ),
        .I2(\n_0_FSM_onehot_fsm_reg[11] ),
        .I3(Q),
        .I4(\n_0_FSM_onehot_fsm_reg[7] ),
        .I5(\n_0_FSM_onehot_fsm_reg[8] ),
        .O(\n_0_FSM_onehot_fsm[15]_i_28 ));
(* SOFT_HLUTNM = "soft_lutpair192" *) 
   LUT5 #(
    .INIT(32'h0001011E)) 
     \FSM_onehot_fsm[15]_i_29 
       (.I0(\n_0_FSM_onehot_fsm_reg[9] ),
        .I1(\n_0_FSM_onehot_fsm_reg[6] ),
        .I2(\n_0_FSM_onehot_fsm_reg[10] ),
        .I3(\n_0_FSM_onehot_fsm_reg[13] ),
        .I4(\n_0_FSM_onehot_fsm_reg[14] ),
        .O(\n_0_FSM_onehot_fsm[15]_i_29 ));
LUT3 #(
    .INIT(8'h80)) 
     \FSM_onehot_fsm[15]_i_3 
       (.I0(txsync_done_reg2[4]),
        .I1(txsync_done_reg2[2]),
        .I2(\n_0_FSM_onehot_fsm[15]_i_9 ),
        .O(\n_0_FSM_onehot_fsm[15]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair192" *) 
   LUT3 #(
    .INIT(8'h01)) 
     \FSM_onehot_fsm[15]_i_30 
       (.I0(\n_0_FSM_onehot_fsm_reg[14] ),
        .I1(\n_0_FSM_onehot_fsm_reg[13] ),
        .I2(\n_0_FSM_onehot_fsm_reg[10] ),
        .O(\n_0_FSM_onehot_fsm[15]_i_30 ));
LUT4 #(
    .INIT(16'hEEE0)) 
     \FSM_onehot_fsm[15]_i_4 
       (.I0(\n_0_FSM_onehot_fsm[15]_i_10 ),
        .I1(\n_0_FSM_onehot_fsm[15]_i_11 ),
        .I2(\n_0_FSM_onehot_fsm[15]_i_12 ),
        .I3(\n_0_FSM_onehot_fsm[15]_i_13 ),
        .O(\n_0_FSM_onehot_fsm[15]_i_4 ));
LUT2 #(
    .INIT(4'h8)) 
     \FSM_onehot_fsm[15]_i_5 
       (.I0(\n_0_FSM_onehot_fsm[15]_i_14 ),
        .I1(\n_0_FSM_onehot_fsm[15]_i_15 ),
        .O(\n_0_FSM_onehot_fsm[15]_i_5 ));
LUT6 #(
    .INIT(64'h0000000100000000)) 
     \FSM_onehot_fsm[15]_i_6 
       (.I0(\n_0_FSM_onehot_fsm_reg[2] ),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_reg[0] ),
        .I3(\n_0_FSM_onehot_fsm[15]_i_16 ),
        .I4(\n_0_FSM_onehot_fsm_reg[6] ),
        .I5(n_0_dclk_rst_reg1_i_2),
        .O(\n_0_FSM_onehot_fsm[15]_i_6 ));
LUT6 #(
    .INIT(64'h0000001000000000)) 
     \FSM_onehot_fsm[15]_i_7 
       (.I0(\n_0_FSM_onehot_fsm[15]_i_17 ),
        .I1(\n_0_pipe_rst_fsm[3]_INST_0_i_1 ),
        .I2(Q),
        .I3(\n_0_pipe_rst_fsm[0]_INST_0_i_1 ),
        .I4(n_0_dclk_rst_reg1_i_3),
        .I5(\n_0_FSM_onehot_fsm[15]_i_18 ),
        .O(\n_0_FSM_onehot_fsm[15]_i_7 ));
LUT6 #(
    .INIT(64'hE000E0000000E000)) 
     \FSM_onehot_fsm[15]_i_8 
       (.I0(\n_0_FSM_onehot_fsm[15]_i_19 ),
        .I1(\n_0_FSM_onehot_fsm[15]_i_20 ),
        .I2(\n_0_FSM_onehot_fsm[15]_i_21 ),
        .I3(\n_0_FSM_onehot_fsm[15]_i_22 ),
        .I4(\n_0_FSM_onehot_fsm[15]_i_23 ),
        .I5(\n_0_FSM_onehot_fsm[15]_i_24 ),
        .O(\n_0_FSM_onehot_fsm[15]_i_8 ));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \FSM_onehot_fsm[15]_i_9 
       (.I0(txsync_done_reg2[5]),
        .I1(txsync_done_reg2[0]),
        .I2(txsync_done_reg2[6]),
        .I3(txsync_done_reg2[3]),
        .I4(txsync_done_reg2[1]),
        .I5(txsync_done_reg2[7]),
        .O(\n_0_FSM_onehot_fsm[15]_i_9 ));
LUT6 #(
    .INIT(64'hFFFF000100000001)) 
     \FSM_onehot_fsm[16]_i_1 
       (.I0(\n_0_FSM_onehot_fsm[16]_i_2 ),
        .I1(\n_0_FSM_onehot_fsm[16]_i_3 ),
        .I2(\n_0_FSM_onehot_fsm[16]_i_4 ),
        .I3(\n_0_FSM_onehot_fsm[16]_i_5 ),
        .I4(\n_0_FSM_onehot_fsm[15]_i_7 ),
        .I5(\n_0_FSM_onehot_fsm[15]_i_3 ),
        .O(\n_0_FSM_onehot_fsm[16]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair200" *) 
   LUT3 #(
    .INIT(8'h8A)) 
     \FSM_onehot_fsm[16]_i_2 
       (.I0(\n_0_FSM_onehot_fsm[15]_i_21 ),
        .I1(\n_0_FSM_onehot_fsm[15]_i_24 ),
        .I2(\n_0_FSM_onehot_fsm[15]_i_23 ),
        .O(\n_0_FSM_onehot_fsm[16]_i_2 ));
LUT3 #(
    .INIT(8'hA8)) 
     \FSM_onehot_fsm[16]_i_3 
       (.I0(\n_0_FSM_onehot_fsm[15]_i_22 ),
        .I1(\n_0_FSM_onehot_fsm[15]_i_20 ),
        .I2(\n_0_FSM_onehot_fsm[15]_i_19 ),
        .O(\n_0_FSM_onehot_fsm[16]_i_3 ));
LUT3 #(
    .INIT(8'hA8)) 
     \FSM_onehot_fsm[16]_i_4 
       (.I0(\n_0_FSM_onehot_fsm[15]_i_14 ),
        .I1(\n_0_FSM_onehot_fsm[15]_i_11 ),
        .I2(\n_0_FSM_onehot_fsm[15]_i_10 ),
        .O(\n_0_FSM_onehot_fsm[16]_i_4 ));
LUT3 #(
    .INIT(8'hA8)) 
     \FSM_onehot_fsm[16]_i_5 
       (.I0(\n_0_FSM_onehot_fsm[15]_i_6 ),
        .I1(\n_0_FSM_onehot_fsm[15]_i_13 ),
        .I2(\n_0_FSM_onehot_fsm[15]_i_12 ),
        .O(\n_0_FSM_onehot_fsm[16]_i_5 ));
LUT6 #(
    .INIT(64'h0000000000005140)) 
     \FSM_onehot_fsm[1]_i_1__7 
       (.I0(\n_0_FSM_onehot_fsm[16]_i_3 ),
        .I1(\n_0_FSM_onehot_fsm[16]_i_2 ),
        .I2(\n_0_FSM_onehot_fsm[1]_i_2__7 ),
        .I3(\n_0_FSM_onehot_fsm[1]_i_3 ),
        .I4(\n_0_FSM_onehot_fsm[15]_i_7 ),
        .I5(\n_0_FSM_onehot_fsm[16]_i_5 ),
        .O(\n_0_FSM_onehot_fsm[1]_i_1__7 ));
(* SOFT_HLUTNM = "soft_lutpair203" *) 
   LUT4 #(
    .INIT(16'h001F)) 
     \FSM_onehot_fsm[1]_i_2__7 
       (.I0(\n_0_FSM_onehot_fsm[15]_i_10 ),
        .I1(\n_0_FSM_onehot_fsm[15]_i_11 ),
        .I2(\n_0_FSM_onehot_fsm[15]_i_14 ),
        .I3(fsm23_out),
        .O(\n_0_FSM_onehot_fsm[1]_i_2__7 ));
(* SOFT_HLUTNM = "soft_lutpair196" *) 
   LUT4 #(
    .INIT(16'h00E0)) 
     \FSM_onehot_fsm[1]_i_3 
       (.I0(\n_0_FSM_onehot_fsm[15]_i_10 ),
        .I1(\n_0_FSM_onehot_fsm[15]_i_11 ),
        .I2(\n_0_FSM_onehot_fsm[15]_i_14 ),
        .I3(\n_0_cfg_wait_cnt[3]_i_2 ),
        .O(\n_0_FSM_onehot_fsm[1]_i_3 ));
LUT6 #(
    .INIT(64'h0000000010111000)) 
     \FSM_onehot_fsm[2]_i_1__7 
       (.I0(\n_0_FSM_onehot_fsm[16]_i_3 ),
        .I1(\n_0_FSM_onehot_fsm[16]_i_5 ),
        .I2(\n_0_FSM_onehot_fsm[2]_i_2 ),
        .I3(\n_0_FSM_onehot_fsm[2]_i_3 ),
        .I4(\n_0_FSM_onehot_fsm[2]_i_4 ),
        .I5(\n_0_FSM_onehot_fsm[15]_i_7 ),
        .O(\n_0_FSM_onehot_fsm[2]_i_1__7 ));
LUT6 #(
    .INIT(64'h7F7F007F00000000)) 
     \FSM_onehot_fsm[2]_i_2 
       (.I0(cplllock_reg2[4]),
        .I1(cplllock_reg2[2]),
        .I2(\n_0_FSM_onehot_fsm[3]_i_4__7 ),
        .I3(\n_0_FSM_onehot_fsm[15]_i_23 ),
        .I4(\n_0_FSM_onehot_fsm[15]_i_24 ),
        .I5(\n_0_FSM_onehot_fsm[15]_i_21 ),
        .O(\n_0_FSM_onehot_fsm[2]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair193" *) 
   LUT3 #(
    .INIT(8'hE0)) 
     \FSM_onehot_fsm[2]_i_3 
       (.I0(\n_0_FSM_onehot_fsm[15]_i_11 ),
        .I1(\n_0_FSM_onehot_fsm[15]_i_10 ),
        .I2(\n_0_FSM_onehot_fsm[15]_i_14 ),
        .O(\n_0_FSM_onehot_fsm[2]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair199" *) 
   LUT4 #(
    .INIT(16'hD000)) 
     \FSM_onehot_fsm[2]_i_4 
       (.I0(\n_0_FSM_onehot_fsm[15]_i_23 ),
        .I1(\n_0_FSM_onehot_fsm[15]_i_24 ),
        .I2(fsm23_out),
        .I3(\n_0_FSM_onehot_fsm[15]_i_21 ),
        .O(\n_0_FSM_onehot_fsm[2]_i_4 ));
LUT6 #(
    .INIT(64'h0001000000000000)) 
     \FSM_onehot_fsm[2]_i_5 
       (.I0(cplllock_reg2[0]),
        .I1(cplllock_reg2[5]),
        .I2(cplllock_reg2[2]),
        .I3(cplllock_reg2[4]),
        .I4(\n_0_FSM_onehot_fsm[2]_i_6 ),
        .I5(\n_0_FSM_onehot_fsm[2]_i_7 ),
        .O(fsm23_out));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     \FSM_onehot_fsm[2]_i_6 
       (.I0(resetdone_reg2[6]),
        .I1(resetdone_reg2[5]),
        .I2(resetdone_reg2[2]),
        .I3(resetdone_reg2[3]),
        .I4(resetdone_reg2[0]),
        .I5(resetdone_reg2[7]),
        .O(\n_0_FSM_onehot_fsm[2]_i_6 ));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     \FSM_onehot_fsm[2]_i_7 
       (.I0(cplllock_reg2[7]),
        .I1(cplllock_reg2[1]),
        .I2(resetdone_reg2[4]),
        .I3(resetdone_reg2[1]),
        .I4(cplllock_reg2[6]),
        .I5(cplllock_reg2[3]),
        .O(\n_0_FSM_onehot_fsm[2]_i_7 ));
LUT6 #(
    .INIT(64'h0000000000006240)) 
     \FSM_onehot_fsm[3]_i_1__7 
       (.I0(\n_0_FSM_onehot_fsm[16]_i_3 ),
        .I1(\n_0_FSM_onehot_fsm[16]_i_2 ),
        .I2(\n_0_FSM_onehot_fsm[3]_i_2__7 ),
        .I3(\n_0_FSM_onehot_fsm[3]_i_3__7 ),
        .I4(\n_0_FSM_onehot_fsm[15]_i_7 ),
        .I5(\n_0_FSM_onehot_fsm[16]_i_5 ),
        .O(\n_0_FSM_onehot_fsm[3]_i_1__7 ));
LUT6 #(
    .INIT(64'h8080800000000000)) 
     \FSM_onehot_fsm[3]_i_2__7 
       (.I0(cplllock_reg2[4]),
        .I1(cplllock_reg2[2]),
        .I2(\n_0_FSM_onehot_fsm[3]_i_4__7 ),
        .I3(\n_0_FSM_onehot_fsm[15]_i_10 ),
        .I4(\n_0_FSM_onehot_fsm[15]_i_11 ),
        .I5(\n_0_FSM_onehot_fsm[15]_i_14 ),
        .O(\n_0_FSM_onehot_fsm[3]_i_2__7 ));
(* SOFT_HLUTNM = "soft_lutpair203" *) 
   LUT4 #(
    .INIT(16'h001F)) 
     \FSM_onehot_fsm[3]_i_3__7 
       (.I0(\n_0_FSM_onehot_fsm[15]_i_10 ),
        .I1(\n_0_FSM_onehot_fsm[15]_i_11 ),
        .I2(\n_0_FSM_onehot_fsm[15]_i_14 ),
        .I3(\n_0_FSM_onehot_fsm[4]_i_3__7 ),
        .O(\n_0_FSM_onehot_fsm[3]_i_3__7 ));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \FSM_onehot_fsm[3]_i_4__7 
       (.I0(cplllock_reg2[5]),
        .I1(cplllock_reg2[0]),
        .I2(cplllock_reg2[6]),
        .I3(cplllock_reg2[3]),
        .I4(cplllock_reg2[1]),
        .I5(cplllock_reg2[7]),
        .O(\n_0_FSM_onehot_fsm[3]_i_4__7 ));
LUT5 #(
    .INIT(32'h00000010)) 
     \FSM_onehot_fsm[4]_i_1__7 
       (.I0(\n_0_FSM_onehot_fsm[16]_i_5 ),
        .I1(\n_0_FSM_onehot_fsm[15]_i_7 ),
        .I2(\n_0_FSM_onehot_fsm[16]_i_3 ),
        .I3(\n_0_FSM_onehot_fsm[16]_i_2 ),
        .I4(\n_0_FSM_onehot_fsm[4]_i_2__7 ),
        .O(\n_0_FSM_onehot_fsm[4]_i_1__7 ));
(* SOFT_HLUTNM = "soft_lutpair194" *) 
   LUT5 #(
    .INIT(32'h8880BBBF)) 
     \FSM_onehot_fsm[4]_i_2__7 
       (.I0(\n_0_FSM_onehot_fsm[10]_i_5 ),
        .I1(\n_0_FSM_onehot_fsm[15]_i_14 ),
        .I2(\n_0_FSM_onehot_fsm[15]_i_11 ),
        .I3(\n_0_FSM_onehot_fsm[15]_i_10 ),
        .I4(\n_0_FSM_onehot_fsm[4]_i_3__7 ),
        .O(\n_0_FSM_onehot_fsm[4]_i_2__7 ));
LUT3 #(
    .INIT(8'h80)) 
     \FSM_onehot_fsm[4]_i_3__7 
       (.I0(rate_idle_reg2[4]),
        .I1(rate_idle_reg2[2]),
        .I2(\n_0_FSM_onehot_fsm[4]_i_4__7 ),
        .O(\n_0_FSM_onehot_fsm[4]_i_3__7 ));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \FSM_onehot_fsm[4]_i_4__7 
       (.I0(rate_idle_reg2[5]),
        .I1(rate_idle_reg2[0]),
        .I2(rate_idle_reg2[6]),
        .I3(rate_idle_reg2[3]),
        .I4(rate_idle_reg2[1]),
        .I5(rate_idle_reg2[7]),
        .O(\n_0_FSM_onehot_fsm[4]_i_4__7 ));
LUT6 #(
    .INIT(64'h000000000000F888)) 
     \FSM_onehot_fsm[5]_i_1 
       (.I0(\n_0_FSM_onehot_fsm[15]_i_8 ),
        .I1(\n_0_FSM_onehot_fsm[5]_i_2 ),
        .I2(\n_0_FSM_onehot_fsm[5]_i_3 ),
        .I3(\n_0_FSM_onehot_fsm[5]_i_4 ),
        .I4(\n_0_FSM_onehot_fsm[15]_i_7 ),
        .I5(\n_0_FSM_onehot_fsm[16]_i_5 ),
        .O(\n_0_FSM_onehot_fsm[5]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair202" *) 
   LUT4 #(
    .INIT(16'h001F)) 
     \FSM_onehot_fsm[5]_i_2 
       (.I0(\n_0_FSM_onehot_fsm[15]_i_10 ),
        .I1(\n_0_FSM_onehot_fsm[15]_i_11 ),
        .I2(\n_0_FSM_onehot_fsm[15]_i_14 ),
        .I3(\n_0_FSM_onehot_fsm[6]_i_2 ),
        .O(\n_0_FSM_onehot_fsm[5]_i_2 ));
LUT6 #(
    .INIT(64'h0000E000E0E0E0E0)) 
     \FSM_onehot_fsm[5]_i_3 
       (.I0(\n_0_FSM_onehot_fsm[15]_i_19 ),
        .I1(\n_0_FSM_onehot_fsm[15]_i_20 ),
        .I2(\n_0_FSM_onehot_fsm[15]_i_22 ),
        .I3(\n_0_FSM_onehot_fsm[15]_i_23 ),
        .I4(\n_0_FSM_onehot_fsm[15]_i_24 ),
        .I5(\n_0_FSM_onehot_fsm[15]_i_21 ),
        .O(\n_0_FSM_onehot_fsm[5]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair194" *) 
   LUT4 #(
    .INIT(16'hE000)) 
     \FSM_onehot_fsm[5]_i_4 
       (.I0(\n_0_FSM_onehot_fsm[15]_i_10 ),
        .I1(\n_0_FSM_onehot_fsm[15]_i_11 ),
        .I2(\n_0_FSM_onehot_fsm[10]_i_5 ),
        .I3(\n_0_FSM_onehot_fsm[15]_i_14 ),
        .O(\n_0_FSM_onehot_fsm[5]_i_4 ));
LUT5 #(
    .INIT(32'h00000200)) 
     \FSM_onehot_fsm[6]_i_1 
       (.I0(\n_0_FSM_onehot_fsm[15]_i_8 ),
        .I1(\n_0_FSM_onehot_fsm[16]_i_5 ),
        .I2(\n_0_FSM_onehot_fsm[15]_i_7 ),
        .I3(\n_0_FSM_onehot_fsm[6]_i_2 ),
        .I4(\n_0_FSM_onehot_fsm[16]_i_4 ),
        .O(\n_0_FSM_onehot_fsm[6]_i_1 ));
LUT3 #(
    .INIT(8'h80)) 
     \FSM_onehot_fsm[6]_i_2 
       (.I0(drp_done_reg2[4]),
        .I1(drp_done_reg2[2]),
        .I2(\n_0_FSM_onehot_fsm[6]_i_3 ),
        .O(\n_0_FSM_onehot_fsm[6]_i_2 ));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \FSM_onehot_fsm[6]_i_3 
       (.I0(drp_done_reg2[5]),
        .I1(drp_done_reg2[0]),
        .I2(drp_done_reg2[6]),
        .I3(drp_done_reg2[3]),
        .I4(drp_done_reg2[1]),
        .I5(drp_done_reg2[7]),
        .O(\n_0_FSM_onehot_fsm[6]_i_3 ));
LUT6 #(
    .INIT(64'h0000000008580808)) 
     \FSM_onehot_fsm[7]_i_1 
       (.I0(\n_0_FSM_onehot_fsm[16]_i_4 ),
        .I1(\n_0_FSM_onehot_fsm[15]_i_8 ),
        .I2(\n_0_FSM_onehot_fsm[16]_i_5 ),
        .I3(\n_0_FSM_onehot_fsm[8]_i_3 ),
        .I4(\n_0_FSM_onehot_fsm[7]_i_2 ),
        .I5(\n_0_FSM_onehot_fsm[15]_i_7 ),
        .O(\n_0_FSM_onehot_fsm[7]_i_1 ));
LUT6 #(
    .INIT(64'h00001F001F1F1F1F)) 
     \FSM_onehot_fsm[7]_i_2 
       (.I0(\n_0_FSM_onehot_fsm[15]_i_19 ),
        .I1(\n_0_FSM_onehot_fsm[15]_i_20 ),
        .I2(\n_0_FSM_onehot_fsm[15]_i_22 ),
        .I3(\n_0_FSM_onehot_fsm[15]_i_23 ),
        .I4(\n_0_FSM_onehot_fsm[15]_i_24 ),
        .I5(\n_0_FSM_onehot_fsm[15]_i_21 ),
        .O(\n_0_FSM_onehot_fsm[7]_i_2 ));
LUT6 #(
    .INIT(64'h0000020002020200)) 
     \FSM_onehot_fsm[8]_i_1 
       (.I0(\n_0_FSM_onehot_fsm[8]_i_2 ),
        .I1(\n_0_FSM_onehot_fsm[16]_i_2 ),
        .I2(\n_0_FSM_onehot_fsm[16]_i_3 ),
        .I3(\n_0_FSM_onehot_fsm[8]_i_3 ),
        .I4(\n_0_FSM_onehot_fsm[16]_i_4 ),
        .I5(\n_0_FSM_onehot_fsm[8]_i_4 ),
        .O(\n_0_FSM_onehot_fsm[8]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair197" *) 
   LUT4 #(
    .INIT(16'h00E0)) 
     \FSM_onehot_fsm[8]_i_2 
       (.I0(\n_0_FSM_onehot_fsm[15]_i_12 ),
        .I1(\n_0_FSM_onehot_fsm[15]_i_13 ),
        .I2(\n_0_FSM_onehot_fsm[15]_i_6 ),
        .I3(\n_0_FSM_onehot_fsm[15]_i_7 ),
        .O(\n_0_FSM_onehot_fsm[8]_i_2 ));
LUT3 #(
    .INIT(8'h80)) 
     \FSM_onehot_fsm[8]_i_3 
       (.I0(rxpmaresetdone_reg2[5]),
        .I1(rxpmaresetdone_reg2[3]),
        .I2(\n_0_FSM_onehot_fsm[8]_i_5 ),
        .O(\n_0_FSM_onehot_fsm[8]_i_3 ));
LUT3 #(
    .INIT(8'h10)) 
     \FSM_onehot_fsm[8]_i_4 
       (.I0(rxpmaresetdone_reg2[5]),
        .I1(rxpmaresetdone_reg2[3]),
        .I2(\n_0_FSM_onehot_fsm[8]_i_6 ),
        .O(\n_0_FSM_onehot_fsm[8]_i_4 ));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \FSM_onehot_fsm[8]_i_5 
       (.I0(rxpmaresetdone_reg2[4]),
        .I1(rxpmaresetdone_reg2[1]),
        .I2(rxpmaresetdone_reg2[7]),
        .I3(rxpmaresetdone_reg2[2]),
        .I4(rxpmaresetdone_reg2[0]),
        .I5(rxpmaresetdone_reg2[6]),
        .O(\n_0_FSM_onehot_fsm[8]_i_5 ));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     \FSM_onehot_fsm[8]_i_6 
       (.I0(rxpmaresetdone_reg2[4]),
        .I1(rxpmaresetdone_reg2[1]),
        .I2(rxpmaresetdone_reg2[7]),
        .I3(rxpmaresetdone_reg2[2]),
        .I4(rxpmaresetdone_reg2[0]),
        .I5(rxpmaresetdone_reg2[6]),
        .O(\n_0_FSM_onehot_fsm[8]_i_6 ));
LUT6 #(
    .INIT(64'h0000000051400000)) 
     \FSM_onehot_fsm[9]_i_1 
       (.I0(\n_0_FSM_onehot_fsm[16]_i_3 ),
        .I1(\n_0_FSM_onehot_fsm[16]_i_2 ),
        .I2(\n_0_FSM_onehot_fsm[9]_i_2 ),
        .I3(\n_0_FSM_onehot_fsm[9]_i_3 ),
        .I4(\n_0_FSM_onehot_fsm[16]_i_5 ),
        .I5(\n_0_FSM_onehot_fsm[15]_i_7 ),
        .O(\n_0_FSM_onehot_fsm[9]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair198" *) 
   LUT4 #(
    .INIT(16'h001F)) 
     \FSM_onehot_fsm[9]_i_2 
       (.I0(\n_0_FSM_onehot_fsm[15]_i_10 ),
        .I1(\n_0_FSM_onehot_fsm[15]_i_11 ),
        .I2(\n_0_FSM_onehot_fsm[15]_i_14 ),
        .I3(\n_0_FSM_onehot_fsm[10]_i_5 ),
        .O(\n_0_FSM_onehot_fsm[9]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair198" *) 
   LUT4 #(
    .INIT(16'hE000)) 
     \FSM_onehot_fsm[9]_i_3 
       (.I0(\n_0_FSM_onehot_fsm[15]_i_10 ),
        .I1(\n_0_FSM_onehot_fsm[15]_i_11 ),
        .I2(\n_0_FSM_onehot_fsm[8]_i_4 ),
        .I3(\n_0_FSM_onehot_fsm[15]_i_14 ),
        .O(\n_0_FSM_onehot_fsm[9]_i_3 ));
FDSE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_FSM_onehot_fsm[0]_i_1 ),
        .Q(\n_0_FSM_onehot_fsm_reg[0] ),
        .S(SR));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_reg[10] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_FSM_onehot_fsm[10]_i_1 ),
        .Q(\n_0_FSM_onehot_fsm_reg[10] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_reg[11] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_FSM_onehot_fsm[11]_i_1 ),
        .Q(\n_0_FSM_onehot_fsm_reg[11] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_reg[12] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_FSM_onehot_fsm[12]_i_1 ),
        .Q(\n_0_FSM_onehot_fsm_reg[12] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_reg[13] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_FSM_onehot_fsm[13]_i_1 ),
        .Q(\n_0_FSM_onehot_fsm_reg[13] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_reg[14] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_FSM_onehot_fsm[14]_i_1 ),
        .Q(\n_0_FSM_onehot_fsm_reg[14] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_reg[15] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_FSM_onehot_fsm[15]_i_2 ),
        .Q(Q),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_reg[16] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_FSM_onehot_fsm[16]_i_1 ),
        .Q(\n_0_FSM_onehot_fsm_reg[16] ),
        .R(SR));
FDRE #(
    .INIT(1'b1)) 
     \FSM_onehot_fsm_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_FSM_onehot_fsm[1]_i_1__7 ),
        .Q(\n_0_FSM_onehot_fsm_reg[1] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_FSM_onehot_fsm[2]_i_1__7 ),
        .Q(\n_0_FSM_onehot_fsm_reg[2] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_FSM_onehot_fsm[3]_i_1__7 ),
        .Q(\n_0_FSM_onehot_fsm_reg[3] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_FSM_onehot_fsm[4]_i_1__7 ),
        .Q(\n_0_FSM_onehot_fsm_reg[4] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_FSM_onehot_fsm[5]_i_1 ),
        .Q(\n_0_FSM_onehot_fsm_reg[5] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_reg[6] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_FSM_onehot_fsm[6]_i_1 ),
        .Q(\n_0_FSM_onehot_fsm_reg[6] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_reg[7] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_FSM_onehot_fsm[7]_i_1 ),
        .Q(\n_0_FSM_onehot_fsm_reg[7] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_reg[8] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_FSM_onehot_fsm[8]_i_1 ),
        .Q(\n_0_FSM_onehot_fsm_reg[8] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_reg[9] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_FSM_onehot_fsm[9]_i_1 ),
        .Q(\n_0_FSM_onehot_fsm_reg[9] ),
        .R(SR));
GND GND
       (.G(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair191" *) 
   LUT5 #(
    .INIT(32'h01000200)) 
     RST_DRP_START_i_1
       (.I0(O5),
        .I1(O4),
        .I2(Q),
        .I3(O1),
        .I4(O6),
        .O(RST_DRP_START0));
FDRE RST_DRP_START_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(RST_DRP_START0),
        .Q(RST_DRP_START),
        .R(SR));
LUT6 #(
    .INIT(64'h0000000144444440)) 
     RST_DRP_X16X20_MODE_i_1
       (.I0(Q),
        .I1(O1),
        .I2(\n_0_FSM_onehot_fsm_reg[11] ),
        .I3(n_0_pipe_rst_idle_INST_0_i_1),
        .I4(O5),
        .I5(O4),
        .O(RST_DRP_X16X20_MODE0));
FDRE RST_DRP_X16X20_MODE_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(RST_DRP_X16X20_MODE0),
        .Q(RST_DRP_X16X20_MODE),
        .R(SR));
LUT6 #(
    .INIT(64'h0000000000000210)) 
     RST_DRP_X16_i_1
       (.I0(O1),
        .I1(Q),
        .I2(O4),
        .I3(O5),
        .I4(\n_0_FSM_onehot_fsm_reg[11] ),
        .I5(n_0_pipe_rst_idle_INST_0_i_1),
        .O(p_2_in));
FDRE RST_DRP_X16_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_2_in),
        .Q(RST_DRP_X16),
        .R(SR));
VCC VCC
       (.P(\<const1> ));
LUT5 #(
    .INIT(32'h00007000)) 
     \cfg_wait_cnt[0]_i_1 
       (.I0(cfg_wait_cnt_reg__0[0]),
        .I1(\n_0_cfg_wait_cnt[3]_i_2 ),
        .I2(\n_0_cfg_wait_cnt[2]_i_2 ),
        .I3(O5),
        .I4(O4),
        .O(p_0_in__0[0]));
LUT6 #(
    .INIT(64'h004000C000C00040)) 
     \cfg_wait_cnt[1]_i_1 
       (.I0(\n_0_cfg_wait_cnt[3]_i_2 ),
        .I1(\n_0_cfg_wait_cnt[2]_i_2 ),
        .I2(O5),
        .I3(O4),
        .I4(cfg_wait_cnt_reg__0[1]),
        .I5(cfg_wait_cnt_reg__0[0]),
        .O(p_0_in__0[1]));
LUT6 #(
    .INIT(64'h40C0C0C0C0404040)) 
     \cfg_wait_cnt[2]_i_1 
       (.I0(\n_0_cfg_wait_cnt[3]_i_2 ),
        .I1(\n_0_cfg_wait_cnt[2]_i_2 ),
        .I2(\n_0_cfg_wait_cnt[2]_i_3 ),
        .I3(cfg_wait_cnt_reg__0[0]),
        .I4(cfg_wait_cnt_reg__0[1]),
        .I5(cfg_wait_cnt_reg__0[2]),
        .O(p_0_in__0[2]));
LUT4 #(
    .INIT(16'h0001)) 
     \cfg_wait_cnt[2]_i_2 
       (.I0(\n_0_FSM_onehot_fsm_reg[11] ),
        .I1(Q),
        .I2(O1),
        .I3(n_0_pipe_rst_idle_INST_0_i_1),
        .O(\n_0_cfg_wait_cnt[2]_i_2 ));
LUT2 #(
    .INIT(4'h2)) 
     \cfg_wait_cnt[2]_i_3 
       (.I0(O5),
        .I1(O4),
        .O(\n_0_cfg_wait_cnt[2]_i_3 ));
LUT6 #(
    .INIT(64'h4CC4C4C4C4C4C4C4)) 
     \cfg_wait_cnt[3]_i_1 
       (.I0(\n_0_cfg_wait_cnt[3]_i_2 ),
        .I1(\n_0_cfg_wait_cnt[5]_i_3 ),
        .I2(cfg_wait_cnt_reg__0[3]),
        .I3(cfg_wait_cnt_reg__0[1]),
        .I4(cfg_wait_cnt_reg__0[0]),
        .I5(cfg_wait_cnt_reg__0[2]),
        .O(p_0_in__0[3]));
LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
     \cfg_wait_cnt[3]_i_2 
       (.I0(cfg_wait_cnt_reg__0[1]),
        .I1(cfg_wait_cnt_reg__0[0]),
        .I2(cfg_wait_cnt_reg__0[3]),
        .I3(cfg_wait_cnt_reg__0[2]),
        .I4(cfg_wait_cnt_reg__0[4]),
        .I5(cfg_wait_cnt_reg__0[5]),
        .O(\n_0_cfg_wait_cnt[3]_i_2 ));
LUT6 #(
    .INIT(64'hCCCCBCCC00000000)) 
     \cfg_wait_cnt[4]_i_1 
       (.I0(cfg_wait_cnt_reg__0[5]),
        .I1(cfg_wait_cnt_reg__0[4]),
        .I2(cfg_wait_cnt_reg__0[2]),
        .I3(cfg_wait_cnt_reg__0[3]),
        .I4(\n_0_cfg_wait_cnt[5]_i_2 ),
        .I5(\n_0_cfg_wait_cnt[5]_i_3 ),
        .O(p_0_in__0[4]));
LUT6 #(
    .INIT(64'hAAAAEAAA00000000)) 
     \cfg_wait_cnt[5]_i_1 
       (.I0(cfg_wait_cnt_reg__0[5]),
        .I1(cfg_wait_cnt_reg__0[4]),
        .I2(cfg_wait_cnt_reg__0[2]),
        .I3(cfg_wait_cnt_reg__0[3]),
        .I4(\n_0_cfg_wait_cnt[5]_i_2 ),
        .I5(\n_0_cfg_wait_cnt[5]_i_3 ),
        .O(p_0_in__0[5]));
LUT2 #(
    .INIT(4'h7)) 
     \cfg_wait_cnt[5]_i_2 
       (.I0(cfg_wait_cnt_reg__0[1]),
        .I1(cfg_wait_cnt_reg__0[0]),
        .O(\n_0_cfg_wait_cnt[5]_i_2 ));
LUT6 #(
    .INIT(64'h0000000000000004)) 
     \cfg_wait_cnt[5]_i_3 
       (.I0(O4),
        .I1(O5),
        .I2(n_0_pipe_rst_idle_INST_0_i_1),
        .I3(O1),
        .I4(Q),
        .I5(\n_0_FSM_onehot_fsm_reg[11] ),
        .O(\n_0_cfg_wait_cnt[5]_i_3 ));
(* counter = "7" *) 
   FDRE #(
    .INIT(1'b0)) 
     \cfg_wait_cnt_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_0_in__0[0]),
        .Q(cfg_wait_cnt_reg__0[0]),
        .R(SR));
(* counter = "7" *) 
   FDRE #(
    .INIT(1'b0)) 
     \cfg_wait_cnt_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_0_in__0[1]),
        .Q(cfg_wait_cnt_reg__0[1]),
        .R(SR));
(* counter = "7" *) 
   FDRE #(
    .INIT(1'b0)) 
     \cfg_wait_cnt_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_0_in__0[2]),
        .Q(cfg_wait_cnt_reg__0[2]),
        .R(SR));
(* counter = "7" *) 
   FDRE #(
    .INIT(1'b0)) 
     \cfg_wait_cnt_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_0_in__0[3]),
        .Q(cfg_wait_cnt_reg__0[3]),
        .R(SR));
(* counter = "7" *) 
   FDRE #(
    .INIT(1'b0)) 
     \cfg_wait_cnt_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_0_in__0[4]),
        .Q(cfg_wait_cnt_reg__0[4]),
        .R(SR));
(* counter = "7" *) 
   FDRE #(
    .INIT(1'b0)) 
     \cfg_wait_cnt_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_0_in__0[5]),
        .Q(cfg_wait_cnt_reg__0[5]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \cplllock_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(D[0]),
        .Q(cplllock_reg1[0]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \cplllock_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(D[1]),
        .Q(cplllock_reg1[1]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \cplllock_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(D[2]),
        .Q(cplllock_reg1[2]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \cplllock_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(D[3]),
        .Q(cplllock_reg1[3]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \cplllock_reg1_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(D[4]),
        .Q(cplllock_reg1[4]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \cplllock_reg1_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(D[5]),
        .Q(cplllock_reg1[5]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \cplllock_reg1_reg[6] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(D[6]),
        .Q(cplllock_reg1[6]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \cplllock_reg1_reg[7] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(D[7]),
        .Q(cplllock_reg1[7]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \cplllock_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(cplllock_reg1[0]),
        .Q(cplllock_reg2[0]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \cplllock_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(cplllock_reg1[1]),
        .Q(cplllock_reg2[1]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \cplllock_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(cplllock_reg1[2]),
        .Q(cplllock_reg2[2]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \cplllock_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(cplllock_reg1[3]),
        .Q(cplllock_reg2[3]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \cplllock_reg2_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(cplllock_reg1[4]),
        .Q(cplllock_reg2[4]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \cplllock_reg2_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(cplllock_reg1[5]),
        .Q(cplllock_reg2[5]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \cplllock_reg2_reg[6] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(cplllock_reg1[6]),
        .Q(cplllock_reg2[6]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \cplllock_reg2_reg[7] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(cplllock_reg1[7]),
        .Q(cplllock_reg2[7]),
        .R(SR));
LUT2 #(
    .INIT(4'h8)) 
     cpllreset_i_1__7
       (.I0(I1),
        .I1(n_0_cpllreset_i_2),
        .O(n_0_cpllreset_i_1__7));
LUT6 #(
    .INIT(64'h5455555700000010)) 
     cpllreset_i_2
       (.I0(Q),
        .I1(O6),
        .I2(O1),
        .I3(O5),
        .I4(O4),
        .I5(O2),
        .O(n_0_cpllreset_i_2));
FDRE #(
    .INIT(1'b0)) 
     cpllreset_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_cpllreset_i_1__7),
        .Q(O7),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     cpllreset_reg_rep
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_cpllreset_rep_i_1),
        .Q(O2),
        .R(\<const0> ));
LUT2 #(
    .INIT(4'h8)) 
     cpllreset_rep_i_1
       (.I0(I1),
        .I1(n_0_cpllreset_i_2),
        .O(n_0_cpllreset_rep_i_1));
LUT6 #(
    .INIT(64'h0000000000000400)) 
     dclk_rst_reg1_i_1
       (.I0(n_0_pipe_rst_idle_INST_0_i_1),
        .I1(n_0_dclk_rst_reg1_i_2),
        .I2(n_0_dclk_rst_reg1_i_3),
        .I3(\n_0_FSM_onehot_fsm_reg[0] ),
        .I4(\n_0_FSM_onehot_fsm_reg[2] ),
        .I5(\n_0_FSM_onehot_fsm_reg[4] ),
        .O(n_0_dclk_rst_reg1_i_1));
LUT3 #(
    .INIT(8'h01)) 
     dclk_rst_reg1_i_2
       (.I0(\n_0_FSM_onehot_fsm_reg[1] ),
        .I1(\n_0_FSM_onehot_fsm_reg[16] ),
        .I2(Q),
        .O(n_0_dclk_rst_reg1_i_2));
LUT4 #(
    .INIT(16'hFFFE)) 
     dclk_rst_reg1_i_3
       (.I0(\n_0_FSM_onehot_fsm_reg[5] ),
        .I1(\n_0_FSM_onehot_fsm_reg[3] ),
        .I2(\n_0_FSM_onehot_fsm_reg[11] ),
        .I3(\n_0_FSM_onehot_fsm_reg[6] ),
        .O(n_0_dclk_rst_reg1_i_3));
(* ASYNC_REG *) 
   FDRE #(
    .INIT(1'b0)) 
     dclk_rst_reg1_reg
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(n_0_dclk_rst_reg1_i_1),
        .Q(dclk_rst_reg1),
        .R(\<const0> ));
(* ASYNC_REG *) 
   FDRE #(
    .INIT(1'b0)) 
     dclk_rst_reg2_reg
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(dclk_rst_reg1),
        .Q(dclk_rst_reg2),
        .R(\<const0> ));
(* ASYNC_REG *) 
   FDRE \drp_done_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(RST_DRP_DONE[0]),
        .Q(drp_done_reg1[0]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \drp_done_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(RST_DRP_DONE[1]),
        .Q(drp_done_reg1[1]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \drp_done_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(RST_DRP_DONE[2]),
        .Q(drp_done_reg1[2]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \drp_done_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(RST_DRP_DONE[3]),
        .Q(drp_done_reg1[3]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \drp_done_reg1_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(RST_DRP_DONE[4]),
        .Q(drp_done_reg1[4]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \drp_done_reg1_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(RST_DRP_DONE[5]),
        .Q(drp_done_reg1[5]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \drp_done_reg1_reg[6] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(RST_DRP_DONE[6]),
        .Q(drp_done_reg1[6]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \drp_done_reg1_reg[7] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(RST_DRP_DONE[7]),
        .Q(drp_done_reg1[7]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \drp_done_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(drp_done_reg1[0]),
        .Q(drp_done_reg2[0]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \drp_done_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(drp_done_reg1[1]),
        .Q(drp_done_reg2[1]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \drp_done_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(drp_done_reg1[2]),
        .Q(drp_done_reg2[2]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \drp_done_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(drp_done_reg1[3]),
        .Q(drp_done_reg2[3]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \drp_done_reg2_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(drp_done_reg1[4]),
        .Q(drp_done_reg2[4]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \drp_done_reg2_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(drp_done_reg1[5]),
        .Q(drp_done_reg2[5]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \drp_done_reg2_reg[6] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(drp_done_reg1[6]),
        .Q(drp_done_reg2[6]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \drp_done_reg2_reg[7] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(drp_done_reg1[7]),
        .Q(drp_done_reg2[7]),
        .R(SR));
LUT2 #(
    .INIT(4'h8)) 
     gtreset_i_1
       (.I0(I1),
        .I1(n_0_gtreset_i_2),
        .O(n_0_gtreset_i_1));
LUT6 #(
    .INIT(64'h0001FF7F00000002)) 
     gtreset_i_2
       (.I0(O1),
        .I1(O4),
        .I2(O5),
        .I3(O6),
        .I4(Q),
        .I5(rst_gtreset),
        .O(n_0_gtreset_i_2));
FDRE #(
    .INIT(1'b0)) 
     gtreset_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_gtreset_i_1),
        .Q(rst_gtreset),
        .R(\<const0> ));
(* ASYNC_REG *) 
   FDRE mmcm_lock_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(pipe_mmcm_lock_in),
        .Q(mmcm_lock_reg1),
        .R(SR));
(* ASYNC_REG *) 
   FDRE mmcm_lock_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(mmcm_lock_reg1),
        .Q(mmcm_lock_reg2),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \phystatus_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(RST_PHYSTATUS[0]),
        .Q(phystatus_reg1[0]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \phystatus_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(RST_PHYSTATUS[1]),
        .Q(phystatus_reg1[1]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \phystatus_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(RST_PHYSTATUS[2]),
        .Q(phystatus_reg1[2]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \phystatus_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(RST_PHYSTATUS[3]),
        .Q(phystatus_reg1[3]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \phystatus_reg1_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(RST_PHYSTATUS[4]),
        .Q(phystatus_reg1[4]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \phystatus_reg1_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(RST_PHYSTATUS[5]),
        .Q(phystatus_reg1[5]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \phystatus_reg1_reg[6] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(RST_PHYSTATUS[6]),
        .Q(phystatus_reg1[6]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \phystatus_reg1_reg[7] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(RST_PHYSTATUS[7]),
        .Q(phystatus_reg1[7]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \phystatus_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(phystatus_reg1[0]),
        .Q(phystatus_reg2[0]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \phystatus_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(phystatus_reg1[1]),
        .Q(phystatus_reg2[1]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \phystatus_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(phystatus_reg1[2]),
        .Q(phystatus_reg2[2]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \phystatus_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(phystatus_reg1[3]),
        .Q(phystatus_reg2[3]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \phystatus_reg2_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(phystatus_reg1[4]),
        .Q(phystatus_reg2[4]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \phystatus_reg2_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(phystatus_reg1[5]),
        .Q(phystatus_reg2[5]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \phystatus_reg2_reg[6] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(phystatus_reg1[6]),
        .Q(phystatus_reg2[6]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \phystatus_reg2_reg[7] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(phystatus_reg1[7]),
        .Q(phystatus_reg2[7]),
        .R(SR));
LUT1 #(
    .INIT(2'h2)) 
     \pipe_reset.pipe_reset_ii_0 
       (.I0(rxusrclk_rst_reg2),
        .O(RST_RXUSRCLK_RESET));
LUT1 #(
    .INIT(2'h2)) 
     \pipe_reset.pipe_reset_ii_1 
       (.I0(dclk_rst_reg2),
        .O(RST_DCLK_RESET));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     \pipe_rst_fsm[0]_INST_0 
       (.I0(\n_0_FSM_onehot_fsm_reg[8] ),
        .I1(\n_0_FSM_onehot_fsm_reg[6] ),
        .I2(\n_0_pipe_rst_fsm[0]_INST_0_i_1 ),
        .I3(\n_0_FSM_onehot_fsm_reg[14] ),
        .I4(\n_0_FSM_onehot_fsm_reg[10] ),
        .I5(\n_0_FSM_onehot_fsm_reg[12] ),
        .O(O5));
LUT3 #(
    .INIT(8'hFE)) 
     \pipe_rst_fsm[0]_INST_0_i_1 
       (.I0(\n_0_FSM_onehot_fsm_reg[2] ),
        .I1(\n_0_FSM_onehot_fsm_reg[4] ),
        .I2(\n_0_FSM_onehot_fsm_reg[0] ),
        .O(\n_0_pipe_rst_fsm[0]_INST_0_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     \pipe_rst_fsm[1]_INST_0 
       (.I0(\n_0_FSM_onehot_fsm_reg[4] ),
        .I1(\n_0_FSM_onehot_fsm_reg[3] ),
        .I2(\n_0_FSM_onehot_fsm_reg[1] ),
        .I3(\n_0_FSM_onehot_fsm_reg[10] ),
        .I4(\n_0_pipe_rst_fsm[1]_INST_0_i_1 ),
        .I5(\n_0_pipe_rst_fsm[1]_INST_0_i_2 ),
        .O(O1));
LUT2 #(
    .INIT(4'hE)) 
     \pipe_rst_fsm[1]_INST_0_i_1 
       (.I0(\n_0_FSM_onehot_fsm_reg[13] ),
        .I1(\n_0_FSM_onehot_fsm_reg[14] ),
        .O(\n_0_pipe_rst_fsm[1]_INST_0_i_1 ));
LUT2 #(
    .INIT(4'hE)) 
     \pipe_rst_fsm[1]_INST_0_i_2 
       (.I0(\n_0_FSM_onehot_fsm_reg[9] ),
        .I1(\n_0_FSM_onehot_fsm_reg[6] ),
        .O(\n_0_pipe_rst_fsm[1]_INST_0_i_2 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     \pipe_rst_fsm[2]_INST_0 
       (.I0(\n_0_FSM_onehot_fsm_reg[5] ),
        .I1(\n_0_FSM_onehot_fsm_reg[3] ),
        .I2(\n_0_FSM_onehot_fsm_reg[11] ),
        .I3(\n_0_FSM_onehot_fsm_reg[6] ),
        .I4(\n_0_pipe_rst_fsm[2]_INST_0_i_1 ),
        .I5(\n_0_FSM_onehot_fsm_reg[2] ),
        .O(O4));
(* SOFT_HLUTNM = "soft_lutpair204" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     \pipe_rst_fsm[2]_INST_0_i_1 
       (.I0(\n_0_FSM_onehot_fsm_reg[14] ),
        .I1(\n_0_FSM_onehot_fsm_reg[13] ),
        .I2(\n_0_FSM_onehot_fsm_reg[12] ),
        .O(\n_0_pipe_rst_fsm[2]_INST_0_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     \pipe_rst_fsm[3]_INST_0 
       (.I0(\n_0_pipe_rst_fsm[3]_INST_0_i_1 ),
        .I1(\n_0_FSM_onehot_fsm_reg[12] ),
        .I2(\n_0_FSM_onehot_fsm_reg[10] ),
        .I3(\n_0_FSM_onehot_fsm_reg[14] ),
        .I4(\n_0_FSM_onehot_fsm_reg[13] ),
        .I5(\n_0_FSM_onehot_fsm_reg[11] ),
        .O(O6));
LUT3 #(
    .INIT(8'hFE)) 
     \pipe_rst_fsm[3]_INST_0_i_1 
       (.I0(\n_0_FSM_onehot_fsm_reg[9] ),
        .I1(\n_0_FSM_onehot_fsm_reg[7] ),
        .I2(\n_0_FSM_onehot_fsm_reg[8] ),
        .O(\n_0_pipe_rst_fsm[3]_INST_0_i_1 ));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     pipe_rst_idle_INST_0
       (.I0(n_0_pipe_rst_idle_INST_0_i_1),
        .I1(O1),
        .I2(Q),
        .I3(\n_0_FSM_onehot_fsm_reg[11] ),
        .I4(O4),
        .I5(O5),
        .O(O3));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     pipe_rst_idle_INST_0_i_1
       (.I0(\n_0_pipe_rst_fsm[1]_INST_0_i_1 ),
        .I1(\n_0_FSM_onehot_fsm_reg[10] ),
        .I2(\n_0_FSM_onehot_fsm_reg[12] ),
        .I3(\n_0_FSM_onehot_fsm_reg[8] ),
        .I4(\n_0_FSM_onehot_fsm_reg[7] ),
        .I5(\n_0_FSM_onehot_fsm_reg[9] ),
        .O(n_0_pipe_rst_idle_INST_0_i_1));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE qpll_idle_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I2),
        .Q(qpll_idle_reg1),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE qpll_idle_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(qpll_idle_reg1),
        .Q(qpll_idle_reg2),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \rate_idle_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(RST_RATE_IDLE[0]),
        .Q(rate_idle_reg1[0]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \rate_idle_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(RST_RATE_IDLE[1]),
        .Q(rate_idle_reg1[1]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \rate_idle_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(RST_RATE_IDLE[2]),
        .Q(rate_idle_reg1[2]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \rate_idle_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(RST_RATE_IDLE[3]),
        .Q(rate_idle_reg1[3]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \rate_idle_reg1_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(RST_RATE_IDLE[4]),
        .Q(rate_idle_reg1[4]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \rate_idle_reg1_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(RST_RATE_IDLE[5]),
        .Q(rate_idle_reg1[5]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \rate_idle_reg1_reg[6] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(RST_RATE_IDLE[6]),
        .Q(rate_idle_reg1[6]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \rate_idle_reg1_reg[7] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(RST_RATE_IDLE[7]),
        .Q(rate_idle_reg1[7]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \rate_idle_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rate_idle_reg1[0]),
        .Q(rate_idle_reg2[0]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \rate_idle_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rate_idle_reg1[1]),
        .Q(rate_idle_reg2[1]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \rate_idle_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rate_idle_reg1[2]),
        .Q(rate_idle_reg2[2]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \rate_idle_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rate_idle_reg1[3]),
        .Q(rate_idle_reg2[3]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \rate_idle_reg2_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rate_idle_reg1[4]),
        .Q(rate_idle_reg2[4]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \rate_idle_reg2_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rate_idle_reg1[5]),
        .Q(rate_idle_reg2[5]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \rate_idle_reg2_reg[6] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rate_idle_reg1[6]),
        .Q(rate_idle_reg2[6]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \rate_idle_reg2_reg[7] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rate_idle_reg1[7]),
        .Q(rate_idle_reg2[7]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \resetdone_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(RST_RESETDONE[0]),
        .Q(resetdone_reg1[0]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \resetdone_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(RST_RESETDONE[1]),
        .Q(resetdone_reg1[1]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \resetdone_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(RST_RESETDONE[2]),
        .Q(resetdone_reg1[2]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \resetdone_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(RST_RESETDONE[3]),
        .Q(resetdone_reg1[3]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \resetdone_reg1_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(RST_RESETDONE[4]),
        .Q(resetdone_reg1[4]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \resetdone_reg1_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(RST_RESETDONE[5]),
        .Q(resetdone_reg1[5]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \resetdone_reg1_reg[6] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(RST_RESETDONE[6]),
        .Q(resetdone_reg1[6]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \resetdone_reg1_reg[7] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(RST_RESETDONE[7]),
        .Q(resetdone_reg1[7]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \resetdone_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(resetdone_reg1[0]),
        .Q(resetdone_reg2[0]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \resetdone_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(resetdone_reg1[1]),
        .Q(resetdone_reg2[1]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \resetdone_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(resetdone_reg1[2]),
        .Q(resetdone_reg2[2]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \resetdone_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(resetdone_reg1[3]),
        .Q(resetdone_reg2[3]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \resetdone_reg2_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(resetdone_reg1[4]),
        .Q(resetdone_reg2[4]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \resetdone_reg2_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(resetdone_reg1[5]),
        .Q(resetdone_reg2[5]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \resetdone_reg2_reg[6] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(resetdone_reg1[6]),
        .Q(resetdone_reg2[6]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \resetdone_reg2_reg[7] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(resetdone_reg1[7]),
        .Q(resetdone_reg2[7]),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \rxcdrlock_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(RST_RXCDRLOCK[0]),
        .Q(rxcdrlock_reg1[0]),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \rxcdrlock_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(RST_RXCDRLOCK[1]),
        .Q(rxcdrlock_reg1[1]),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \rxcdrlock_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(RST_RXCDRLOCK[2]),
        .Q(rxcdrlock_reg1[2]),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \rxcdrlock_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(RST_RXCDRLOCK[3]),
        .Q(rxcdrlock_reg1[3]),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \rxcdrlock_reg1_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(RST_RXCDRLOCK[4]),
        .Q(rxcdrlock_reg1[4]),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \rxcdrlock_reg1_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(RST_RXCDRLOCK[5]),
        .Q(rxcdrlock_reg1[5]),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \rxcdrlock_reg1_reg[6] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(RST_RXCDRLOCK[6]),
        .Q(rxcdrlock_reg1[6]),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \rxcdrlock_reg1_reg[7] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(RST_RXCDRLOCK[7]),
        .Q(rxcdrlock_reg1[7]),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \rxcdrlock_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxcdrlock_reg1[0]),
        .Q(rxcdrlock_reg2[0]),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \rxcdrlock_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxcdrlock_reg1[1]),
        .Q(rxcdrlock_reg2[1]),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \rxcdrlock_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxcdrlock_reg1[2]),
        .Q(rxcdrlock_reg2[2]),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \rxcdrlock_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxcdrlock_reg1[3]),
        .Q(rxcdrlock_reg2[3]),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \rxcdrlock_reg2_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxcdrlock_reg1[4]),
        .Q(rxcdrlock_reg2[4]),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \rxcdrlock_reg2_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxcdrlock_reg1[5]),
        .Q(rxcdrlock_reg2[5]),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \rxcdrlock_reg2_reg[6] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxcdrlock_reg1[6]),
        .Q(rxcdrlock_reg2[6]),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \rxcdrlock_reg2_reg[7] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxcdrlock_reg1[7]),
        .Q(rxcdrlock_reg2[7]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \rxpmaresetdone_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(RST_RXPMARESETDONE[0]),
        .Q(rxpmaresetdone_reg1[0]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \rxpmaresetdone_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(RST_RXPMARESETDONE[1]),
        .Q(rxpmaresetdone_reg1[1]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \rxpmaresetdone_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(RST_RXPMARESETDONE[2]),
        .Q(rxpmaresetdone_reg1[2]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \rxpmaresetdone_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(RST_RXPMARESETDONE[3]),
        .Q(rxpmaresetdone_reg1[3]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \rxpmaresetdone_reg1_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(RST_RXPMARESETDONE[4]),
        .Q(rxpmaresetdone_reg1[4]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \rxpmaresetdone_reg1_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(RST_RXPMARESETDONE[5]),
        .Q(rxpmaresetdone_reg1[5]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \rxpmaresetdone_reg1_reg[6] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(RST_RXPMARESETDONE[6]),
        .Q(rxpmaresetdone_reg1[6]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \rxpmaresetdone_reg1_reg[7] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(RST_RXPMARESETDONE[7]),
        .Q(rxpmaresetdone_reg1[7]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \rxpmaresetdone_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxpmaresetdone_reg1[0]),
        .Q(rxpmaresetdone_reg2[0]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \rxpmaresetdone_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxpmaresetdone_reg1[1]),
        .Q(rxpmaresetdone_reg2[1]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \rxpmaresetdone_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxpmaresetdone_reg1[2]),
        .Q(rxpmaresetdone_reg2[2]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \rxpmaresetdone_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxpmaresetdone_reg1[3]),
        .Q(rxpmaresetdone_reg2[3]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \rxpmaresetdone_reg2_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxpmaresetdone_reg1[4]),
        .Q(rxpmaresetdone_reg2[4]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \rxpmaresetdone_reg2_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxpmaresetdone_reg1[5]),
        .Q(rxpmaresetdone_reg2[5]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \rxpmaresetdone_reg2_reg[6] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxpmaresetdone_reg1[6]),
        .Q(rxpmaresetdone_reg2[6]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \rxpmaresetdone_reg2_reg[7] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxpmaresetdone_reg1[7]),
        .Q(rxpmaresetdone_reg2[7]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE #(
    .INIT(1'b0)) 
     rxusrclk_rst_reg1_reg
       (.C(pipe_rxusrclk_in),
        .CE(\<const1> ),
        .D(O2),
        .Q(rxusrclk_rst_reg1),
        .R(\<const0> ));
LUT2 #(
    .INIT(4'hE)) 
     rxusrclk_rst_reg2_i_1
       (.I0(rxusrclk_rst_reg1),
        .I1(O2),
        .O(n_0_rxusrclk_rst_reg2_i_1));
(* ASYNC_REG *) 
   FDRE #(
    .INIT(1'b0)) 
     rxusrclk_rst_reg2_reg
       (.C(pipe_rxusrclk_in),
        .CE(\<const1> ),
        .D(n_0_rxusrclk_rst_reg2_i_1),
        .Q(rxusrclk_rst_reg2),
        .R(\<const0> ));
(* ASYNC_REG *) 
   FDRE \txsync_done_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(RST_TXSYNC_DONE[0]),
        .Q(txsync_done_reg1[0]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \txsync_done_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(RST_TXSYNC_DONE[1]),
        .Q(txsync_done_reg1[1]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \txsync_done_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(RST_TXSYNC_DONE[2]),
        .Q(txsync_done_reg1[2]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \txsync_done_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(RST_TXSYNC_DONE[3]),
        .Q(txsync_done_reg1[3]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \txsync_done_reg1_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(RST_TXSYNC_DONE[4]),
        .Q(txsync_done_reg1[4]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \txsync_done_reg1_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(RST_TXSYNC_DONE[5]),
        .Q(txsync_done_reg1[5]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \txsync_done_reg1_reg[6] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(RST_TXSYNC_DONE[6]),
        .Q(txsync_done_reg1[6]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \txsync_done_reg1_reg[7] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(RST_TXSYNC_DONE[7]),
        .Q(txsync_done_reg1[7]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \txsync_done_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txsync_done_reg1[0]),
        .Q(txsync_done_reg2[0]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \txsync_done_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txsync_done_reg1[1]),
        .Q(txsync_done_reg2[1]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \txsync_done_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txsync_done_reg1[2]),
        .Q(txsync_done_reg2[2]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \txsync_done_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txsync_done_reg1[3]),
        .Q(txsync_done_reg2[3]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \txsync_done_reg2_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txsync_done_reg1[4]),
        .Q(txsync_done_reg2[4]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \txsync_done_reg2_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txsync_done_reg1[5]),
        .Q(txsync_done_reg2[5]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \txsync_done_reg2_reg[6] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txsync_done_reg1[6]),
        .Q(txsync_done_reg2[6]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \txsync_done_reg2_reg[7] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txsync_done_reg1[7]),
        .Q(txsync_done_reg2[7]),
        .R(SR));
(* SOFT_HLUTNM = "soft_lutpair191" *) 
   LUT5 #(
    .INIT(32'h00008000)) 
     txsync_start_reg1_i_2
       (.I0(O5),
        .I1(O4),
        .I2(O6),
        .I3(O1),
        .I4(Q),
        .O(rst_txsync_start));
LUT5 #(
    .INIT(32'h08A80808)) 
     userrdy_i_1
       (.I0(I1),
        .I1(rst_userrdy),
        .I2(n_0_userrdy_i_2),
        .I3(Q),
        .I4(mmcm_lock_reg2),
        .O(n_0_userrdy_i_1));
LUT6 #(
    .INIT(64'hFFFFFFF400000404)) 
     userrdy_i_2
       (.I0(n_0_userrdy_i_3),
        .I1(O4),
        .I2(O1),
        .I3(O6),
        .I4(O5),
        .I5(Q),
        .O(n_0_userrdy_i_2));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     userrdy_i_3
       (.I0(\n_0_FSM_onehot_fsm_reg[11] ),
        .I1(Q),
        .I2(\n_0_FSM_onehot_fsm_reg[12] ),
        .I3(\n_0_FSM_onehot_fsm_reg[10] ),
        .I4(\n_0_pipe_rst_fsm[1]_INST_0_i_1 ),
        .I5(\n_0_pipe_rst_fsm[3]_INST_0_i_1 ),
        .O(n_0_userrdy_i_3));
FDRE #(
    .INIT(1'b0)) 
     userrdy_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_userrdy_i_1),
        .Q(rst_userrdy),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     userrdy_reg_rep
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_userrdy_rep_i_1),
        .Q(O8),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     userrdy_reg_rep__0
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_userrdy_rep__0_i_1),
        .Q(O9),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     userrdy_reg_rep__1
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_userrdy_rep__1_i_1),
        .Q(O10),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     userrdy_reg_rep__2
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_userrdy_rep__2_i_1),
        .Q(O11),
        .R(\<const0> ));
LUT5 #(
    .INIT(32'h08A80808)) 
     userrdy_rep__0_i_1
       (.I0(I1),
        .I1(rst_userrdy),
        .I2(n_0_userrdy_i_2),
        .I3(Q),
        .I4(mmcm_lock_reg2),
        .O(n_0_userrdy_rep__0_i_1));
LUT5 #(
    .INIT(32'h08A80808)) 
     userrdy_rep__1_i_1
       (.I0(I1),
        .I1(rst_userrdy),
        .I2(n_0_userrdy_i_2),
        .I3(Q),
        .I4(mmcm_lock_reg2),
        .O(n_0_userrdy_rep__1_i_1));
LUT5 #(
    .INIT(32'h08A80808)) 
     userrdy_rep__2_i_1
       (.I0(I1),
        .I1(rst_userrdy),
        .I2(n_0_userrdy_i_2),
        .I3(Q),
        .I4(mmcm_lock_reg2),
        .O(n_0_userrdy_rep__2_i_1));
LUT5 #(
    .INIT(32'h08A80808)) 
     userrdy_rep_i_1
       (.I0(I1),
        .I1(rst_userrdy),
        .I2(n_0_userrdy_i_2),
        .I3(Q),
        .I4(mmcm_lock_reg2),
        .O(n_0_userrdy_rep_i_1));
endmodule

module vc709_pcie_x8_gen3vc709_pcie_x8_gen3_pipe_sync
   (SYNC_FSM_TX,
    O1,
    O2,
    O3,
    D,
    SR,
    SYNC_TXPHALIGNDONE,
    pipe_pclk_in,
    SYNC_TXPHINITDONE,
    SYNC_TXDLYSRESETDONE,
    pipe_mmcm_lock_in,
    SYNC_TXSYNC_START,
    EQ_GEN3,
    RST_RATE_IDLE,
    PIPE_RXELECIDLE,
    SYNC_RXCDRLOCK,
    SYNC_TXSYNCDONE,
    SYNC_RXSYNC_START,
    SYNC_RXDLYSRESETDONE,
    SYNC_RXPHALIGNDONE_M,
    SYNC_RXPHALIGNDONE_S,
    SYNC_RXSYNCDONE,
    p_1_in8_in,
    p_0_in7_in);
  output [5:0]SYNC_FSM_TX;
  output O1;
  output O2;
  output O3;
  output [0:0]D;
  input [0:0]SR;
  input SYNC_TXPHALIGNDONE;
  input pipe_pclk_in;
  input SYNC_TXPHINITDONE;
  input SYNC_TXDLYSRESETDONE;
  input pipe_mmcm_lock_in;
  input SYNC_TXSYNC_START;
  input EQ_GEN3;
  input [0:0]RST_RATE_IDLE;
  input [0:0]PIPE_RXELECIDLE;
  input SYNC_RXCDRLOCK;
  input SYNC_TXSYNCDONE;
  input SYNC_RXSYNC_START;
  input SYNC_RXDLYSRESETDONE;
  input SYNC_RXPHALIGNDONE_M;
  input SYNC_RXPHALIGNDONE_S;
  input SYNC_RXSYNCDONE;
  input p_1_in8_in;
  input p_0_in7_in;

  wire \<const0> ;
  wire \<const1> ;
  wire [0:0]D;
  wire EQ_GEN3;
  wire O1;
  wire O2;
  wire O3;
  wire [0:0]PIPE_RXELECIDLE;
  wire [0:0]RST_RATE_IDLE;
  wire [0:0]SR;
  wire [5:0]SYNC_FSM_TX;
  wire SYNC_RXCDRLOCK;
  wire SYNC_RXDLYSRESETDONE;
  wire SYNC_RXPHALIGNDONE_M;
  wire SYNC_RXPHALIGNDONE_S;
  wire SYNC_RXSYNCDONE;
  wire SYNC_RXSYNC_START;
  wire SYNC_TXDLYSRESETDONE;
  wire SYNC_TXPHALIGNDONE;
  wire SYNC_TXPHINITDONE;
  wire SYNC_TXSYNCDONE;
  wire SYNC_TXSYNC_START;
  wire gen3_reg1;
  wire gen3_reg2;
  wire mmcm_lock_reg1;
  wire mmcm_lock_reg2;
  wire \n_0_txsync_fsm.fsm_tx[0]_i_2__6 ;
  wire \n_0_txsync_fsm.fsm_tx[0]_i_3__6 ;
  wire \n_0_txsync_fsm.fsm_tx[1]_i_2__6 ;
  wire \n_0_txsync_fsm.fsm_tx[1]_i_3__6 ;
  wire \n_0_txsync_fsm.fsm_tx[2]_i_1__6 ;
  wire \n_0_txsync_fsm.fsm_tx[2]_i_2__6 ;
  wire \n_0_txsync_fsm.fsm_tx[3]_i_1__6 ;
  wire \n_0_txsync_fsm.fsm_tx[3]_i_2__6 ;
  wire \n_0_txsync_fsm.fsm_tx[3]_i_3__6 ;
  wire \n_0_txsync_fsm.fsm_tx[4]_i_1__6 ;
  wire \n_0_txsync_fsm.fsm_tx[4]_i_2__6 ;
  wire \n_0_txsync_fsm.fsm_tx[4]_i_3__5 ;
  wire \n_0_txsync_fsm.fsm_tx[5]_i_1__6 ;
  wire \n_0_txsync_fsm.fsm_tx[5]_i_2__6 ;
  wire \n_0_txsync_fsm.fsm_tx_reg[0]_i_1__6 ;
  wire \n_0_txsync_fsm.fsm_tx_reg[1]_i_1__6 ;
  wire \n_0_txsync_fsm.txsync_done_i_1__5 ;
  wire \n_0_txsync_fsm.txsync_done_i_2__5 ;
  wire \n_0_txsync_fsm.txsync_done_i_3__5 ;
  wire p_0_in7_in;
  wire p_1_in8_in;
  wire pipe_mmcm_lock_in;
  wire pipe_pclk_in;
  wire rate_idle_reg1;
  wire rate_idle_reg2;
  wire rxcdrlock_reg1;
  wire rxcdrlock_reg2;
  wire rxdlysresetdone_reg1;
  wire rxdlysresetdone_reg2;
  wire rxelecidle_reg1;
  wire rxelecidle_reg2;
  wire rxphaligndone_m_reg1;
  wire rxphaligndone_m_reg2;
  wire rxphaligndone_s_reg1;
  wire rxphaligndone_s_reg2;
  wire rxsync_donem_reg1;
  wire rxsync_donem_reg2;
  wire rxsync_start_reg1;
  wire rxsync_start_reg2;
  wire rxsyncdone_reg1;
  wire rxsyncdone_reg2;
  wire txdlysresetdone_reg1;
  wire txdlysresetdone_reg2;
  wire txdlysresetdone_reg3;
  wire txphaligndone_reg1;
  wire txphaligndone_reg2;
  wire txphaligndone_reg3;
  wire txphinitdone_reg1;
  wire txphinitdone_reg2;
  wire txphinitdone_reg3;
  wire txsync_start_reg1;
  wire txsync_start_reg2;
  wire txsync_start_reg3;
  wire txsyncdone_reg1;
  wire txsyncdone_reg2;
  wire txsyncdone_reg3;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE gen3_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(EQ_GEN3),
        .Q(gen3_reg1),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE gen3_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(gen3_reg1),
        .Q(gen3_reg2),
        .R(SR));
LUT6 #(
    .INIT(64'h0000000000000004)) 
     \gth_channel.gthe2_channel_i_i_10__2 
       (.I0(SYNC_FSM_TX[5]),
        .I1(SYNC_FSM_TX[3]),
        .I2(SYNC_FSM_TX[1]),
        .I3(SYNC_FSM_TX[2]),
        .I4(SYNC_FSM_TX[4]),
        .I5(SYNC_FSM_TX[0]),
        .O(O2));
LUT6 #(
    .INIT(64'h0000000000000010)) 
     \gth_channel.gthe2_channel_i_i_8__6 
       (.I0(SYNC_FSM_TX[5]),
        .I1(SYNC_FSM_TX[3]),
        .I2(SYNC_FSM_TX[2]),
        .I3(SYNC_FSM_TX[1]),
        .I4(SYNC_FSM_TX[4]),
        .I5(SYNC_FSM_TX[0]),
        .O(O3));
LUT6 #(
    .INIT(64'h0000000000010000)) 
     \gth_channel.gthe2_channel_i_i_9__6 
       (.I0(SYNC_FSM_TX[5]),
        .I1(SYNC_FSM_TX[3]),
        .I2(SYNC_FSM_TX[1]),
        .I3(SYNC_FSM_TX[2]),
        .I4(SYNC_FSM_TX[4]),
        .I5(SYNC_FSM_TX[0]),
        .O(O1));
(* ASYNC_REG *) 
   FDRE mmcm_lock_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(pipe_mmcm_lock_in),
        .Q(mmcm_lock_reg1),
        .R(SR));
(* ASYNC_REG *) 
   FDRE mmcm_lock_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(mmcm_lock_reg1),
        .Q(mmcm_lock_reg2),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE rate_idle_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(RST_RATE_IDLE),
        .Q(rate_idle_reg1),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE rate_idle_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rate_idle_reg1),
        .Q(rate_idle_reg2),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE rxcdrlock_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(SYNC_RXCDRLOCK),
        .Q(rxcdrlock_reg1),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE rxcdrlock_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxcdrlock_reg1),
        .Q(rxcdrlock_reg2),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE rxdlysresetdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(SYNC_RXDLYSRESETDONE),
        .Q(rxdlysresetdone_reg1),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE rxdlysresetdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxdlysresetdone_reg1),
        .Q(rxdlysresetdone_reg2),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE rxelecidle_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_RXELECIDLE),
        .Q(rxelecidle_reg1),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE rxelecidle_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxelecidle_reg1),
        .Q(rxelecidle_reg2),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE rxphaligndone_m_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(SYNC_RXPHALIGNDONE_M),
        .Q(rxphaligndone_m_reg1),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE rxphaligndone_m_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxphaligndone_m_reg1),
        .Q(rxphaligndone_m_reg2),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE rxphaligndone_s_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(SYNC_RXPHALIGNDONE_S),
        .Q(rxphaligndone_s_reg1),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE rxphaligndone_s_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxphaligndone_s_reg1),
        .Q(rxphaligndone_s_reg2),
        .R(SR));
(* ASYNC_REG *) 
   FDRE rxsync_donem_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(rxsync_donem_reg1),
        .R(SR));
(* ASYNC_REG *) 
   FDRE rxsync_donem_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxsync_donem_reg1),
        .Q(rxsync_donem_reg2),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE rxsync_start_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(SYNC_RXSYNC_START),
        .Q(rxsync_start_reg1),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE rxsync_start_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxsync_start_reg1),
        .Q(rxsync_start_reg2),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE rxsyncdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(SYNC_RXSYNCDONE),
        .Q(rxsyncdone_reg1),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE rxsyncdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxsyncdone_reg1),
        .Q(rxsyncdone_reg2),
        .R(SR));
(* ASYNC_REG *) 
   FDRE txdlysresetdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(SYNC_TXDLYSRESETDONE),
        .Q(txdlysresetdone_reg1),
        .R(SR));
(* ASYNC_REG *) 
   FDRE txdlysresetdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txdlysresetdone_reg1),
        .Q(txdlysresetdone_reg2),
        .R(SR));
(* ASYNC_REG *) 
   FDRE txdlysresetdone_reg3_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txdlysresetdone_reg2),
        .Q(txdlysresetdone_reg3),
        .R(SR));
(* ASYNC_REG *) 
   FDRE txphaligndone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(SYNC_TXPHALIGNDONE),
        .Q(txphaligndone_reg1),
        .R(SR));
(* ASYNC_REG *) 
   FDRE txphaligndone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txphaligndone_reg1),
        .Q(txphaligndone_reg2),
        .R(SR));
(* ASYNC_REG *) 
   FDRE txphaligndone_reg3_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txphaligndone_reg2),
        .Q(txphaligndone_reg3),
        .R(SR));
(* ASYNC_REG *) 
   FDRE txphinitdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(SYNC_TXPHINITDONE),
        .Q(txphinitdone_reg1),
        .R(SR));
(* ASYNC_REG *) 
   FDRE txphinitdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txphinitdone_reg1),
        .Q(txphinitdone_reg2),
        .R(SR));
(* ASYNC_REG *) 
   FDRE txphinitdone_reg3_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txphinitdone_reg2),
        .Q(txphinitdone_reg3),
        .R(SR));
LUT5 #(
    .INIT(32'hFFFEFEEB)) 
     \txsync_fsm.fsm_tx[0]_i_2__6 
       (.I0(SYNC_FSM_TX[5]),
        .I1(SYNC_FSM_TX[1]),
        .I2(SYNC_FSM_TX[2]),
        .I3(SYNC_FSM_TX[3]),
        .I4(SYNC_FSM_TX[4]),
        .O(\n_0_txsync_fsm.fsm_tx[0]_i_2__6 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
     \txsync_fsm.fsm_tx[0]_i_3__6 
       (.I0(SYNC_FSM_TX[4]),
        .I1(SYNC_FSM_TX[2]),
        .I2(SYNC_FSM_TX[1]),
        .I3(txsync_start_reg2),
        .I4(SYNC_FSM_TX[3]),
        .I5(SYNC_FSM_TX[5]),
        .O(\n_0_txsync_fsm.fsm_tx[0]_i_3__6 ));
LUT6 #(
    .INIT(64'h0000000000000010)) 
     \txsync_fsm.fsm_tx[1]_i_2__6 
       (.I0(SYNC_FSM_TX[4]),
        .I1(SYNC_FSM_TX[2]),
        .I2(SYNC_FSM_TX[1]),
        .I3(mmcm_lock_reg2),
        .I4(SYNC_FSM_TX[3]),
        .I5(SYNC_FSM_TX[5]),
        .O(\n_0_txsync_fsm.fsm_tx[1]_i_2__6 ));
LUT6 #(
    .INIT(64'h0000000000000010)) 
     \txsync_fsm.fsm_tx[1]_i_3__6 
       (.I0(SYNC_FSM_TX[4]),
        .I1(SYNC_FSM_TX[2]),
        .I2(txsync_start_reg2),
        .I3(SYNC_FSM_TX[1]),
        .I4(SYNC_FSM_TX[3]),
        .I5(SYNC_FSM_TX[5]),
        .O(\n_0_txsync_fsm.fsm_tx[1]_i_3__6 ));
LUT4 #(
    .INIT(16'h0004)) 
     \txsync_fsm.fsm_tx[2]_i_1__6 
       (.I0(SYNC_FSM_TX[5]),
        .I1(\n_0_txsync_fsm.fsm_tx[2]_i_2__6 ),
        .I2(SYNC_FSM_TX[4]),
        .I3(SYNC_FSM_TX[0]),
        .O(\n_0_txsync_fsm.fsm_tx[2]_i_1__6 ));
LUT6 #(
    .INIT(64'h0000000038380838)) 
     \txsync_fsm.fsm_tx[2]_i_2__6 
       (.I0(mmcm_lock_reg2),
        .I1(SYNC_FSM_TX[1]),
        .I2(SYNC_FSM_TX[2]),
        .I3(txdlysresetdone_reg2),
        .I4(txdlysresetdone_reg3),
        .I5(SYNC_FSM_TX[3]),
        .O(\n_0_txsync_fsm.fsm_tx[2]_i_2__6 ));
LUT6 #(
    .INIT(64'h0000000000005404)) 
     \txsync_fsm.fsm_tx[3]_i_1__6 
       (.I0(SYNC_FSM_TX[5]),
        .I1(\n_0_txsync_fsm.fsm_tx[3]_i_2__6 ),
        .I2(SYNC_FSM_TX[3]),
        .I3(\n_0_txsync_fsm.fsm_tx[3]_i_3__6 ),
        .I4(SYNC_FSM_TX[4]),
        .I5(SYNC_FSM_TX[0]),
        .O(\n_0_txsync_fsm.fsm_tx[3]_i_1__6 ));
LUT4 #(
    .INIT(16'h0200)) 
     \txsync_fsm.fsm_tx[3]_i_2__6 
       (.I0(txdlysresetdone_reg2),
        .I1(SYNC_FSM_TX[1]),
        .I2(txdlysresetdone_reg3),
        .I3(SYNC_FSM_TX[2]),
        .O(\n_0_txsync_fsm.fsm_tx[3]_i_2__6 ));
LUT6 #(
    .INIT(64'h0000000000007077)) 
     \txsync_fsm.fsm_tx[3]_i_3__6 
       (.I0(p_1_in8_in),
        .I1(p_0_in7_in),
        .I2(txphinitdone_reg3),
        .I3(txphinitdone_reg2),
        .I4(SYNC_FSM_TX[1]),
        .I5(SYNC_FSM_TX[2]),
        .O(\n_0_txsync_fsm.fsm_tx[3]_i_3__6 ));
LUT6 #(
    .INIT(64'h0000000005004040)) 
     \txsync_fsm.fsm_tx[4]_i_1__6 
       (.I0(SYNC_FSM_TX[5]),
        .I1(\n_0_txsync_fsm.fsm_tx[4]_i_2__6 ),
        .I2(SYNC_FSM_TX[4]),
        .I3(\n_0_txsync_fsm.fsm_tx[4]_i_3__5 ),
        .I4(SYNC_FSM_TX[3]),
        .I5(SYNC_FSM_TX[0]),
        .O(\n_0_txsync_fsm.fsm_tx[4]_i_1__6 ));
LUT6 #(
    .INIT(64'h0000000000007077)) 
     \txsync_fsm.fsm_tx[4]_i_2__6 
       (.I0(p_1_in8_in),
        .I1(p_0_in7_in),
        .I2(txphaligndone_reg3),
        .I3(txphaligndone_reg2),
        .I4(SYNC_FSM_TX[1]),
        .I5(SYNC_FSM_TX[2]),
        .O(\n_0_txsync_fsm.fsm_tx[4]_i_2__6 ));
LUT6 #(
    .INIT(64'h0000000040405540)) 
     \txsync_fsm.fsm_tx[4]_i_3__5 
       (.I0(SYNC_FSM_TX[1]),
        .I1(p_0_in7_in),
        .I2(p_1_in8_in),
        .I3(txphinitdone_reg2),
        .I4(txphinitdone_reg3),
        .I5(SYNC_FSM_TX[2]),
        .O(\n_0_txsync_fsm.fsm_tx[4]_i_3__5 ));
LUT5 #(
    .INIT(32'h00001000)) 
     \txsync_fsm.fsm_tx[5]_i_1__6 
       (.I0(SYNC_FSM_TX[5]),
        .I1(SYNC_FSM_TX[3]),
        .I2(\n_0_txsync_fsm.fsm_tx[5]_i_2__6 ),
        .I3(SYNC_FSM_TX[4]),
        .I4(SYNC_FSM_TX[0]),
        .O(\n_0_txsync_fsm.fsm_tx[5]_i_1__6 ));
LUT6 #(
    .INIT(64'h0000000040405540)) 
     \txsync_fsm.fsm_tx[5]_i_2__6 
       (.I0(SYNC_FSM_TX[1]),
        .I1(p_0_in7_in),
        .I2(p_1_in8_in),
        .I3(txphaligndone_reg2),
        .I4(txphaligndone_reg3),
        .I5(SYNC_FSM_TX[2]),
        .O(\n_0_txsync_fsm.fsm_tx[5]_i_2__6 ));
FDSE \txsync_fsm.fsm_tx_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_txsync_fsm.fsm_tx_reg[0]_i_1__6 ),
        .Q(SYNC_FSM_TX[0]),
        .S(SR));
MUXF7 \txsync_fsm.fsm_tx_reg[0]_i_1__6 
       (.I0(\n_0_txsync_fsm.fsm_tx[0]_i_2__6 ),
        .I1(\n_0_txsync_fsm.fsm_tx[0]_i_3__6 ),
        .O(\n_0_txsync_fsm.fsm_tx_reg[0]_i_1__6 ),
        .S(SYNC_FSM_TX[0]));
FDRE \txsync_fsm.fsm_tx_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_txsync_fsm.fsm_tx_reg[1]_i_1__6 ),
        .Q(SYNC_FSM_TX[1]),
        .R(SR));
MUXF7 \txsync_fsm.fsm_tx_reg[1]_i_1__6 
       (.I0(\n_0_txsync_fsm.fsm_tx[1]_i_2__6 ),
        .I1(\n_0_txsync_fsm.fsm_tx[1]_i_3__6 ),
        .O(\n_0_txsync_fsm.fsm_tx_reg[1]_i_1__6 ),
        .S(SYNC_FSM_TX[0]));
FDRE \txsync_fsm.fsm_tx_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_txsync_fsm.fsm_tx[2]_i_1__6 ),
        .Q(SYNC_FSM_TX[2]),
        .R(SR));
FDRE \txsync_fsm.fsm_tx_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_txsync_fsm.fsm_tx[3]_i_1__6 ),
        .Q(SYNC_FSM_TX[3]),
        .R(SR));
FDRE \txsync_fsm.fsm_tx_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_txsync_fsm.fsm_tx[4]_i_1__6 ),
        .Q(SYNC_FSM_TX[4]),
        .R(SR));
FDRE \txsync_fsm.fsm_tx_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_txsync_fsm.fsm_tx[5]_i_1__6 ),
        .Q(SYNC_FSM_TX[5]),
        .R(SR));
LUT6 #(
    .INIT(64'h020200FF02020000)) 
     \txsync_fsm.txsync_done_i_1__5 
       (.I0(\n_0_txsync_fsm.txsync_done_i_2__5 ),
        .I1(SYNC_FSM_TX[4]),
        .I2(SYNC_FSM_TX[0]),
        .I3(\n_0_txsync_fsm.txsync_done_i_3__5 ),
        .I4(SYNC_FSM_TX[5]),
        .I5(D),
        .O(\n_0_txsync_fsm.txsync_done_i_1__5 ));
LUT3 #(
    .INIT(8'h01)) 
     \txsync_fsm.txsync_done_i_2__5 
       (.I0(SYNC_FSM_TX[2]),
        .I1(SYNC_FSM_TX[1]),
        .I2(SYNC_FSM_TX[3]),
        .O(\n_0_txsync_fsm.txsync_done_i_2__5 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
     \txsync_fsm.txsync_done_i_3__5 
       (.I0(SYNC_FSM_TX[0]),
        .I1(SYNC_FSM_TX[1]),
        .I2(SYNC_FSM_TX[4]),
        .I3(txsync_start_reg2),
        .I4(SYNC_FSM_TX[2]),
        .I5(SYNC_FSM_TX[3]),
        .O(\n_0_txsync_fsm.txsync_done_i_3__5 ));
FDRE \txsync_fsm.txsync_done_reg 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_txsync_fsm.txsync_done_i_1__5 ),
        .Q(D),
        .R(SR));
(* ASYNC_REG *) 
   FDRE txsync_start_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(SYNC_TXSYNC_START),
        .Q(txsync_start_reg1),
        .R(SR));
(* ASYNC_REG *) 
   FDRE txsync_start_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txsync_start_reg1),
        .Q(txsync_start_reg2),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE txsync_start_reg3_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txsync_start_reg2),
        .Q(txsync_start_reg3),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE txsyncdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(SYNC_TXSYNCDONE),
        .Q(txsyncdone_reg1),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE txsyncdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txsyncdone_reg1),
        .Q(txsyncdone_reg2),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE txsyncdone_reg3_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txsyncdone_reg2),
        .Q(txsyncdone_reg3),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "vc709_pcie_x8_gen3_pipe_sync" *) 
module vc709_pcie_x8_gen3vc709_pcie_x8_gen3_pipe_sync_17
   (SYNC_FSM_TX,
    O1,
    O2,
    O3,
    RATE_TXSYNC_DONE,
    O7,
    SYNC_TXPHALIGNDONE,
    pipe_pclk_in,
    SYNC_TXPHINITDONE,
    SYNC_TXDLYSRESETDONE,
    pipe_mmcm_lock_in,
    SYNC_TXSYNC_START,
    p_138_out,
    RST_RATE_IDLE,
    PIPE_RXELECIDLE,
    SYNC_RXCDRLOCK,
    SYNC_TXSYNCDONE,
    SYNC_RXSYNC_START,
    SYNC_RXDLYSRESETDONE,
    p_359_out,
    SYNC_RXPHALIGNDONE_S,
    SYNC_RXSYNCDONE,
    p_1_in8_in,
    p_0_in7_in);
  output [5:0]SYNC_FSM_TX;
  output O1;
  output O2;
  output O3;
  output RATE_TXSYNC_DONE;
  input [0:0]O7;
  input SYNC_TXPHALIGNDONE;
  input pipe_pclk_in;
  input SYNC_TXPHINITDONE;
  input SYNC_TXDLYSRESETDONE;
  input pipe_mmcm_lock_in;
  input SYNC_TXSYNC_START;
  input p_138_out;
  input [0:0]RST_RATE_IDLE;
  input [0:0]PIPE_RXELECIDLE;
  input SYNC_RXCDRLOCK;
  input SYNC_TXSYNCDONE;
  input SYNC_RXSYNC_START;
  input SYNC_RXDLYSRESETDONE;
  input p_359_out;
  input SYNC_RXPHALIGNDONE_S;
  input SYNC_RXSYNCDONE;
  input p_1_in8_in;
  input p_0_in7_in;

  wire \<const0> ;
  wire \<const1> ;
  wire O1;
  wire O2;
  wire O3;
  wire [0:0]O7;
  wire [0:0]PIPE_RXELECIDLE;
  wire RATE_TXSYNC_DONE;
  wire [0:0]RST_RATE_IDLE;
  wire [5:0]SYNC_FSM_TX;
  wire SYNC_RXCDRLOCK;
  wire SYNC_RXDLYSRESETDONE;
  wire SYNC_RXPHALIGNDONE_S;
  wire SYNC_RXSYNCDONE;
  wire SYNC_RXSYNC_START;
  wire SYNC_TXDLYSRESETDONE;
  wire SYNC_TXPHALIGNDONE;
  wire SYNC_TXPHINITDONE;
  wire SYNC_TXSYNCDONE;
  wire SYNC_TXSYNC_START;
  wire gen3_reg1;
  wire gen3_reg2;
  wire mmcm_lock_reg1;
  wire mmcm_lock_reg2;
  wire \n_0_txsync_fsm.fsm_tx[0]_i_2__4 ;
  wire \n_0_txsync_fsm.fsm_tx[0]_i_3__4 ;
  wire \n_0_txsync_fsm.fsm_tx[1]_i_2__4 ;
  wire \n_0_txsync_fsm.fsm_tx[1]_i_3__4 ;
  wire \n_0_txsync_fsm.fsm_tx[2]_i_1__4 ;
  wire \n_0_txsync_fsm.fsm_tx[2]_i_2__4 ;
  wire \n_0_txsync_fsm.fsm_tx[3]_i_1__4 ;
  wire \n_0_txsync_fsm.fsm_tx[3]_i_2__4 ;
  wire \n_0_txsync_fsm.fsm_tx[3]_i_3__4 ;
  wire \n_0_txsync_fsm.fsm_tx[4]_i_1__4 ;
  wire \n_0_txsync_fsm.fsm_tx[4]_i_2__4 ;
  wire \n_0_txsync_fsm.fsm_tx[4]_i_3__3 ;
  wire \n_0_txsync_fsm.fsm_tx[5]_i_1__4 ;
  wire \n_0_txsync_fsm.fsm_tx[5]_i_2__4 ;
  wire \n_0_txsync_fsm.fsm_tx_reg[0]_i_1__4 ;
  wire \n_0_txsync_fsm.fsm_tx_reg[1]_i_1__4 ;
  wire \n_0_txsync_fsm.txsync_done_i_1__3 ;
  wire \n_0_txsync_fsm.txsync_done_i_2__3 ;
  wire \n_0_txsync_fsm.txsync_done_i_3__3 ;
  wire p_0_in7_in;
  wire p_138_out;
  wire p_1_in8_in;
  wire p_359_out;
  wire pipe_mmcm_lock_in;
  wire pipe_pclk_in;
  wire rate_idle_reg1;
  wire rate_idle_reg2;
  wire rxcdrlock_reg1;
  wire rxcdrlock_reg2;
  wire rxdlysresetdone_reg1;
  wire rxdlysresetdone_reg2;
  wire rxelecidle_reg1;
  wire rxelecidle_reg2;
  wire rxphaligndone_m_reg1;
  wire rxphaligndone_m_reg2;
  wire rxphaligndone_s_reg1;
  wire rxphaligndone_s_reg2;
  wire rxsync_donem_reg1;
  wire rxsync_donem_reg2;
  wire rxsync_start_reg1;
  wire rxsync_start_reg2;
  wire rxsyncdone_reg1;
  wire rxsyncdone_reg2;
  wire txdlysresetdone_reg1;
  wire txdlysresetdone_reg2;
  wire txdlysresetdone_reg3;
  wire txphaligndone_reg1;
  wire txphaligndone_reg2;
  wire txphaligndone_reg3;
  wire txphinitdone_reg1;
  wire txphinitdone_reg2;
  wire txphinitdone_reg3;
  wire txsync_start_reg1;
  wire txsync_start_reg2;
  wire txsync_start_reg3;
  wire txsyncdone_reg1;
  wire txsyncdone_reg2;
  wire txsyncdone_reg3;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE gen3_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_138_out),
        .Q(gen3_reg1),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE gen3_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(gen3_reg1),
        .Q(gen3_reg2),
        .R(O7));
LUT6 #(
    .INIT(64'h0000000000000004)) 
     \gth_channel.gthe2_channel_i_i_10__1 
       (.I0(SYNC_FSM_TX[5]),
        .I1(SYNC_FSM_TX[3]),
        .I2(SYNC_FSM_TX[1]),
        .I3(SYNC_FSM_TX[2]),
        .I4(SYNC_FSM_TX[4]),
        .I5(SYNC_FSM_TX[0]),
        .O(O2));
LUT6 #(
    .INIT(64'h0000000000000010)) 
     \gth_channel.gthe2_channel_i_i_8__4 
       (.I0(SYNC_FSM_TX[5]),
        .I1(SYNC_FSM_TX[3]),
        .I2(SYNC_FSM_TX[2]),
        .I3(SYNC_FSM_TX[1]),
        .I4(SYNC_FSM_TX[4]),
        .I5(SYNC_FSM_TX[0]),
        .O(O3));
LUT6 #(
    .INIT(64'h0000000000010000)) 
     \gth_channel.gthe2_channel_i_i_9__4 
       (.I0(SYNC_FSM_TX[5]),
        .I1(SYNC_FSM_TX[3]),
        .I2(SYNC_FSM_TX[1]),
        .I3(SYNC_FSM_TX[2]),
        .I4(SYNC_FSM_TX[4]),
        .I5(SYNC_FSM_TX[0]),
        .O(O1));
(* ASYNC_REG *) 
   FDRE mmcm_lock_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(pipe_mmcm_lock_in),
        .Q(mmcm_lock_reg1),
        .R(O7));
(* ASYNC_REG *) 
   FDRE mmcm_lock_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(mmcm_lock_reg1),
        .Q(mmcm_lock_reg2),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE rate_idle_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(RST_RATE_IDLE),
        .Q(rate_idle_reg1),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE rate_idle_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rate_idle_reg1),
        .Q(rate_idle_reg2),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE rxcdrlock_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(SYNC_RXCDRLOCK),
        .Q(rxcdrlock_reg1),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE rxcdrlock_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxcdrlock_reg1),
        .Q(rxcdrlock_reg2),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE rxdlysresetdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(SYNC_RXDLYSRESETDONE),
        .Q(rxdlysresetdone_reg1),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE rxdlysresetdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxdlysresetdone_reg1),
        .Q(rxdlysresetdone_reg2),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE rxelecidle_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_RXELECIDLE),
        .Q(rxelecidle_reg1),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE rxelecidle_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxelecidle_reg1),
        .Q(rxelecidle_reg2),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE rxphaligndone_m_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_359_out),
        .Q(rxphaligndone_m_reg1),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE rxphaligndone_m_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxphaligndone_m_reg1),
        .Q(rxphaligndone_m_reg2),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE rxphaligndone_s_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(SYNC_RXPHALIGNDONE_S),
        .Q(rxphaligndone_s_reg1),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE rxphaligndone_s_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxphaligndone_s_reg1),
        .Q(rxphaligndone_s_reg2),
        .R(O7));
(* ASYNC_REG *) 
   FDRE rxsync_donem_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(rxsync_donem_reg1),
        .R(O7));
(* ASYNC_REG *) 
   FDRE rxsync_donem_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxsync_donem_reg1),
        .Q(rxsync_donem_reg2),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE rxsync_start_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(SYNC_RXSYNC_START),
        .Q(rxsync_start_reg1),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE rxsync_start_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxsync_start_reg1),
        .Q(rxsync_start_reg2),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE rxsyncdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(SYNC_RXSYNCDONE),
        .Q(rxsyncdone_reg1),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE rxsyncdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxsyncdone_reg1),
        .Q(rxsyncdone_reg2),
        .R(O7));
(* ASYNC_REG *) 
   FDRE txdlysresetdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(SYNC_TXDLYSRESETDONE),
        .Q(txdlysresetdone_reg1),
        .R(O7));
(* ASYNC_REG *) 
   FDRE txdlysresetdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txdlysresetdone_reg1),
        .Q(txdlysresetdone_reg2),
        .R(O7));
(* ASYNC_REG *) 
   FDRE txdlysresetdone_reg3_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txdlysresetdone_reg2),
        .Q(txdlysresetdone_reg3),
        .R(O7));
(* ASYNC_REG *) 
   FDRE txphaligndone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(SYNC_TXPHALIGNDONE),
        .Q(txphaligndone_reg1),
        .R(O7));
(* ASYNC_REG *) 
   FDRE txphaligndone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txphaligndone_reg1),
        .Q(txphaligndone_reg2),
        .R(O7));
(* ASYNC_REG *) 
   FDRE txphaligndone_reg3_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txphaligndone_reg2),
        .Q(txphaligndone_reg3),
        .R(O7));
(* ASYNC_REG *) 
   FDRE txphinitdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(SYNC_TXPHINITDONE),
        .Q(txphinitdone_reg1),
        .R(O7));
(* ASYNC_REG *) 
   FDRE txphinitdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txphinitdone_reg1),
        .Q(txphinitdone_reg2),
        .R(O7));
(* ASYNC_REG *) 
   FDRE txphinitdone_reg3_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txphinitdone_reg2),
        .Q(txphinitdone_reg3),
        .R(O7));
LUT5 #(
    .INIT(32'hFFFEFEEB)) 
     \txsync_fsm.fsm_tx[0]_i_2__4 
       (.I0(SYNC_FSM_TX[5]),
        .I1(SYNC_FSM_TX[1]),
        .I2(SYNC_FSM_TX[2]),
        .I3(SYNC_FSM_TX[3]),
        .I4(SYNC_FSM_TX[4]),
        .O(\n_0_txsync_fsm.fsm_tx[0]_i_2__4 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
     \txsync_fsm.fsm_tx[0]_i_3__4 
       (.I0(SYNC_FSM_TX[4]),
        .I1(SYNC_FSM_TX[2]),
        .I2(SYNC_FSM_TX[1]),
        .I3(txsync_start_reg2),
        .I4(SYNC_FSM_TX[3]),
        .I5(SYNC_FSM_TX[5]),
        .O(\n_0_txsync_fsm.fsm_tx[0]_i_3__4 ));
LUT6 #(
    .INIT(64'h0000000000000010)) 
     \txsync_fsm.fsm_tx[1]_i_2__4 
       (.I0(SYNC_FSM_TX[4]),
        .I1(SYNC_FSM_TX[2]),
        .I2(SYNC_FSM_TX[1]),
        .I3(mmcm_lock_reg2),
        .I4(SYNC_FSM_TX[3]),
        .I5(SYNC_FSM_TX[5]),
        .O(\n_0_txsync_fsm.fsm_tx[1]_i_2__4 ));
LUT6 #(
    .INIT(64'h0000000000000010)) 
     \txsync_fsm.fsm_tx[1]_i_3__4 
       (.I0(SYNC_FSM_TX[4]),
        .I1(SYNC_FSM_TX[2]),
        .I2(txsync_start_reg2),
        .I3(SYNC_FSM_TX[1]),
        .I4(SYNC_FSM_TX[3]),
        .I5(SYNC_FSM_TX[5]),
        .O(\n_0_txsync_fsm.fsm_tx[1]_i_3__4 ));
LUT4 #(
    .INIT(16'h0004)) 
     \txsync_fsm.fsm_tx[2]_i_1__4 
       (.I0(SYNC_FSM_TX[5]),
        .I1(\n_0_txsync_fsm.fsm_tx[2]_i_2__4 ),
        .I2(SYNC_FSM_TX[4]),
        .I3(SYNC_FSM_TX[0]),
        .O(\n_0_txsync_fsm.fsm_tx[2]_i_1__4 ));
LUT6 #(
    .INIT(64'h0000000038380838)) 
     \txsync_fsm.fsm_tx[2]_i_2__4 
       (.I0(mmcm_lock_reg2),
        .I1(SYNC_FSM_TX[1]),
        .I2(SYNC_FSM_TX[2]),
        .I3(txdlysresetdone_reg2),
        .I4(txdlysresetdone_reg3),
        .I5(SYNC_FSM_TX[3]),
        .O(\n_0_txsync_fsm.fsm_tx[2]_i_2__4 ));
LUT6 #(
    .INIT(64'h0000000000005404)) 
     \txsync_fsm.fsm_tx[3]_i_1__4 
       (.I0(SYNC_FSM_TX[5]),
        .I1(\n_0_txsync_fsm.fsm_tx[3]_i_2__4 ),
        .I2(SYNC_FSM_TX[3]),
        .I3(\n_0_txsync_fsm.fsm_tx[3]_i_3__4 ),
        .I4(SYNC_FSM_TX[4]),
        .I5(SYNC_FSM_TX[0]),
        .O(\n_0_txsync_fsm.fsm_tx[3]_i_1__4 ));
LUT4 #(
    .INIT(16'h0200)) 
     \txsync_fsm.fsm_tx[3]_i_2__4 
       (.I0(txdlysresetdone_reg2),
        .I1(SYNC_FSM_TX[1]),
        .I2(txdlysresetdone_reg3),
        .I3(SYNC_FSM_TX[2]),
        .O(\n_0_txsync_fsm.fsm_tx[3]_i_2__4 ));
LUT6 #(
    .INIT(64'h0000000000007077)) 
     \txsync_fsm.fsm_tx[3]_i_3__4 
       (.I0(p_1_in8_in),
        .I1(p_0_in7_in),
        .I2(txphinitdone_reg3),
        .I3(txphinitdone_reg2),
        .I4(SYNC_FSM_TX[1]),
        .I5(SYNC_FSM_TX[2]),
        .O(\n_0_txsync_fsm.fsm_tx[3]_i_3__4 ));
LUT6 #(
    .INIT(64'h0000000005004040)) 
     \txsync_fsm.fsm_tx[4]_i_1__4 
       (.I0(SYNC_FSM_TX[5]),
        .I1(\n_0_txsync_fsm.fsm_tx[4]_i_2__4 ),
        .I2(SYNC_FSM_TX[4]),
        .I3(\n_0_txsync_fsm.fsm_tx[4]_i_3__3 ),
        .I4(SYNC_FSM_TX[3]),
        .I5(SYNC_FSM_TX[0]),
        .O(\n_0_txsync_fsm.fsm_tx[4]_i_1__4 ));
LUT6 #(
    .INIT(64'h0000000000007077)) 
     \txsync_fsm.fsm_tx[4]_i_2__4 
       (.I0(p_1_in8_in),
        .I1(p_0_in7_in),
        .I2(txphaligndone_reg3),
        .I3(txphaligndone_reg2),
        .I4(SYNC_FSM_TX[1]),
        .I5(SYNC_FSM_TX[2]),
        .O(\n_0_txsync_fsm.fsm_tx[4]_i_2__4 ));
LUT6 #(
    .INIT(64'h0000000040405540)) 
     \txsync_fsm.fsm_tx[4]_i_3__3 
       (.I0(SYNC_FSM_TX[1]),
        .I1(p_0_in7_in),
        .I2(p_1_in8_in),
        .I3(txphinitdone_reg2),
        .I4(txphinitdone_reg3),
        .I5(SYNC_FSM_TX[2]),
        .O(\n_0_txsync_fsm.fsm_tx[4]_i_3__3 ));
LUT5 #(
    .INIT(32'h00001000)) 
     \txsync_fsm.fsm_tx[5]_i_1__4 
       (.I0(SYNC_FSM_TX[5]),
        .I1(SYNC_FSM_TX[3]),
        .I2(\n_0_txsync_fsm.fsm_tx[5]_i_2__4 ),
        .I3(SYNC_FSM_TX[4]),
        .I4(SYNC_FSM_TX[0]),
        .O(\n_0_txsync_fsm.fsm_tx[5]_i_1__4 ));
LUT6 #(
    .INIT(64'h0000000040405540)) 
     \txsync_fsm.fsm_tx[5]_i_2__4 
       (.I0(SYNC_FSM_TX[1]),
        .I1(p_0_in7_in),
        .I2(p_1_in8_in),
        .I3(txphaligndone_reg2),
        .I4(txphaligndone_reg3),
        .I5(SYNC_FSM_TX[2]),
        .O(\n_0_txsync_fsm.fsm_tx[5]_i_2__4 ));
FDSE \txsync_fsm.fsm_tx_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_txsync_fsm.fsm_tx_reg[0]_i_1__4 ),
        .Q(SYNC_FSM_TX[0]),
        .S(O7));
MUXF7 \txsync_fsm.fsm_tx_reg[0]_i_1__4 
       (.I0(\n_0_txsync_fsm.fsm_tx[0]_i_2__4 ),
        .I1(\n_0_txsync_fsm.fsm_tx[0]_i_3__4 ),
        .O(\n_0_txsync_fsm.fsm_tx_reg[0]_i_1__4 ),
        .S(SYNC_FSM_TX[0]));
FDRE \txsync_fsm.fsm_tx_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_txsync_fsm.fsm_tx_reg[1]_i_1__4 ),
        .Q(SYNC_FSM_TX[1]),
        .R(O7));
MUXF7 \txsync_fsm.fsm_tx_reg[1]_i_1__4 
       (.I0(\n_0_txsync_fsm.fsm_tx[1]_i_2__4 ),
        .I1(\n_0_txsync_fsm.fsm_tx[1]_i_3__4 ),
        .O(\n_0_txsync_fsm.fsm_tx_reg[1]_i_1__4 ),
        .S(SYNC_FSM_TX[0]));
FDRE \txsync_fsm.fsm_tx_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_txsync_fsm.fsm_tx[2]_i_1__4 ),
        .Q(SYNC_FSM_TX[2]),
        .R(O7));
FDRE \txsync_fsm.fsm_tx_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_txsync_fsm.fsm_tx[3]_i_1__4 ),
        .Q(SYNC_FSM_TX[3]),
        .R(O7));
FDRE \txsync_fsm.fsm_tx_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_txsync_fsm.fsm_tx[4]_i_1__4 ),
        .Q(SYNC_FSM_TX[4]),
        .R(O7));
FDRE \txsync_fsm.fsm_tx_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_txsync_fsm.fsm_tx[5]_i_1__4 ),
        .Q(SYNC_FSM_TX[5]),
        .R(O7));
LUT6 #(
    .INIT(64'h020200FF02020000)) 
     \txsync_fsm.txsync_done_i_1__3 
       (.I0(\n_0_txsync_fsm.txsync_done_i_2__3 ),
        .I1(SYNC_FSM_TX[4]),
        .I2(SYNC_FSM_TX[0]),
        .I3(\n_0_txsync_fsm.txsync_done_i_3__3 ),
        .I4(SYNC_FSM_TX[5]),
        .I5(RATE_TXSYNC_DONE),
        .O(\n_0_txsync_fsm.txsync_done_i_1__3 ));
LUT3 #(
    .INIT(8'h01)) 
     \txsync_fsm.txsync_done_i_2__3 
       (.I0(SYNC_FSM_TX[2]),
        .I1(SYNC_FSM_TX[1]),
        .I2(SYNC_FSM_TX[3]),
        .O(\n_0_txsync_fsm.txsync_done_i_2__3 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
     \txsync_fsm.txsync_done_i_3__3 
       (.I0(SYNC_FSM_TX[0]),
        .I1(SYNC_FSM_TX[1]),
        .I2(SYNC_FSM_TX[4]),
        .I3(txsync_start_reg2),
        .I4(SYNC_FSM_TX[2]),
        .I5(SYNC_FSM_TX[3]),
        .O(\n_0_txsync_fsm.txsync_done_i_3__3 ));
FDRE \txsync_fsm.txsync_done_reg 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_txsync_fsm.txsync_done_i_1__3 ),
        .Q(RATE_TXSYNC_DONE),
        .R(O7));
(* ASYNC_REG *) 
   FDRE txsync_start_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(SYNC_TXSYNC_START),
        .Q(txsync_start_reg1),
        .R(O7));
(* ASYNC_REG *) 
   FDRE txsync_start_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txsync_start_reg1),
        .Q(txsync_start_reg2),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE txsync_start_reg3_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txsync_start_reg2),
        .Q(txsync_start_reg3),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE txsyncdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(SYNC_TXSYNCDONE),
        .Q(txsyncdone_reg1),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE txsyncdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txsyncdone_reg1),
        .Q(txsyncdone_reg2),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE txsyncdone_reg3_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txsyncdone_reg2),
        .Q(txsyncdone_reg3),
        .R(O7));
endmodule

(* ORIG_REF_NAME = "vc709_pcie_x8_gen3_pipe_sync" *) 
module vc709_pcie_x8_gen3vc709_pcie_x8_gen3_pipe_sync_19
   (SYNC_FSM_TX,
    O1,
    O2,
    O3,
    RATE_TXSYNC_DONE,
    O7,
    SYNC_TXPHALIGNDONE,
    pipe_pclk_in,
    SYNC_TXPHINITDONE,
    SYNC_TXDLYSRESETDONE,
    pipe_mmcm_lock_in,
    SYNC_TXSYNC_START,
    p_88_out,
    RST_RATE_IDLE,
    PIPE_RXELECIDLE,
    SYNC_RXCDRLOCK,
    SYNC_TXSYNCDONE,
    SYNC_RXSYNC_START,
    SYNC_RXDLYSRESETDONE,
    p_359_out,
    SYNC_RXPHALIGNDONE_S,
    SYNC_RXSYNCDONE,
    p_1_in8_in,
    p_0_in7_in);
  output [5:0]SYNC_FSM_TX;
  output O1;
  output O2;
  output O3;
  output RATE_TXSYNC_DONE;
  input [0:0]O7;
  input SYNC_TXPHALIGNDONE;
  input pipe_pclk_in;
  input SYNC_TXPHINITDONE;
  input SYNC_TXDLYSRESETDONE;
  input pipe_mmcm_lock_in;
  input SYNC_TXSYNC_START;
  input p_88_out;
  input [0:0]RST_RATE_IDLE;
  input [0:0]PIPE_RXELECIDLE;
  input SYNC_RXCDRLOCK;
  input SYNC_TXSYNCDONE;
  input SYNC_RXSYNC_START;
  input SYNC_RXDLYSRESETDONE;
  input p_359_out;
  input SYNC_RXPHALIGNDONE_S;
  input SYNC_RXSYNCDONE;
  input p_1_in8_in;
  input p_0_in7_in;

  wire \<const0> ;
  wire \<const1> ;
  wire O1;
  wire O2;
  wire O3;
  wire [0:0]O7;
  wire [0:0]PIPE_RXELECIDLE;
  wire RATE_TXSYNC_DONE;
  wire [0:0]RST_RATE_IDLE;
  wire [5:0]SYNC_FSM_TX;
  wire SYNC_RXCDRLOCK;
  wire SYNC_RXDLYSRESETDONE;
  wire SYNC_RXPHALIGNDONE_S;
  wire SYNC_RXSYNCDONE;
  wire SYNC_RXSYNC_START;
  wire SYNC_TXDLYSRESETDONE;
  wire SYNC_TXPHALIGNDONE;
  wire SYNC_TXPHINITDONE;
  wire SYNC_TXSYNCDONE;
  wire SYNC_TXSYNC_START;
  wire gen3_reg1;
  wire gen3_reg2;
  wire mmcm_lock_reg1;
  wire mmcm_lock_reg2;
  wire \n_0_txsync_fsm.fsm_tx[0]_i_2__5 ;
  wire \n_0_txsync_fsm.fsm_tx[0]_i_3__5 ;
  wire \n_0_txsync_fsm.fsm_tx[1]_i_2__5 ;
  wire \n_0_txsync_fsm.fsm_tx[1]_i_3__5 ;
  wire \n_0_txsync_fsm.fsm_tx[2]_i_1__5 ;
  wire \n_0_txsync_fsm.fsm_tx[2]_i_2__5 ;
  wire \n_0_txsync_fsm.fsm_tx[3]_i_1__5 ;
  wire \n_0_txsync_fsm.fsm_tx[3]_i_2__5 ;
  wire \n_0_txsync_fsm.fsm_tx[3]_i_3__5 ;
  wire \n_0_txsync_fsm.fsm_tx[4]_i_1__5 ;
  wire \n_0_txsync_fsm.fsm_tx[4]_i_2__5 ;
  wire \n_0_txsync_fsm.fsm_tx[4]_i_3__4 ;
  wire \n_0_txsync_fsm.fsm_tx[5]_i_1__5 ;
  wire \n_0_txsync_fsm.fsm_tx[5]_i_2__5 ;
  wire \n_0_txsync_fsm.fsm_tx_reg[0]_i_1__5 ;
  wire \n_0_txsync_fsm.fsm_tx_reg[1]_i_1__5 ;
  wire \n_0_txsync_fsm.txsync_done_i_1__4 ;
  wire \n_0_txsync_fsm.txsync_done_i_2__4 ;
  wire \n_0_txsync_fsm.txsync_done_i_3__4 ;
  wire p_0_in7_in;
  wire p_1_in8_in;
  wire p_359_out;
  wire p_88_out;
  wire pipe_mmcm_lock_in;
  wire pipe_pclk_in;
  wire rate_idle_reg1;
  wire rate_idle_reg2;
  wire rxcdrlock_reg1;
  wire rxcdrlock_reg2;
  wire rxdlysresetdone_reg1;
  wire rxdlysresetdone_reg2;
  wire rxelecidle_reg1;
  wire rxelecidle_reg2;
  wire rxphaligndone_m_reg1;
  wire rxphaligndone_m_reg2;
  wire rxphaligndone_s_reg1;
  wire rxphaligndone_s_reg2;
  wire rxsync_donem_reg1;
  wire rxsync_donem_reg2;
  wire rxsync_start_reg1;
  wire rxsync_start_reg2;
  wire rxsyncdone_reg1;
  wire rxsyncdone_reg2;
  wire txdlysresetdone_reg1;
  wire txdlysresetdone_reg2;
  wire txdlysresetdone_reg3;
  wire txphaligndone_reg1;
  wire txphaligndone_reg2;
  wire txphaligndone_reg3;
  wire txphinitdone_reg1;
  wire txphinitdone_reg2;
  wire txphinitdone_reg3;
  wire txsync_start_reg1;
  wire txsync_start_reg2;
  wire txsync_start_reg3;
  wire txsyncdone_reg1;
  wire txsyncdone_reg2;
  wire txsyncdone_reg3;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE gen3_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_88_out),
        .Q(gen3_reg1),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE gen3_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(gen3_reg1),
        .Q(gen3_reg2),
        .R(O7));
LUT6 #(
    .INIT(64'h0000000000000010)) 
     \gth_channel.gthe2_channel_i_i_7__2 
       (.I0(SYNC_FSM_TX[5]),
        .I1(SYNC_FSM_TX[3]),
        .I2(SYNC_FSM_TX[2]),
        .I3(SYNC_FSM_TX[1]),
        .I4(SYNC_FSM_TX[4]),
        .I5(SYNC_FSM_TX[0]),
        .O(O3));
LUT6 #(
    .INIT(64'h0000000000010000)) 
     \gth_channel.gthe2_channel_i_i_8__5 
       (.I0(SYNC_FSM_TX[5]),
        .I1(SYNC_FSM_TX[3]),
        .I2(SYNC_FSM_TX[1]),
        .I3(SYNC_FSM_TX[2]),
        .I4(SYNC_FSM_TX[4]),
        .I5(SYNC_FSM_TX[0]),
        .O(O1));
LUT6 #(
    .INIT(64'h0000000000000004)) 
     \gth_channel.gthe2_channel_i_i_9__5 
       (.I0(SYNC_FSM_TX[5]),
        .I1(SYNC_FSM_TX[3]),
        .I2(SYNC_FSM_TX[1]),
        .I3(SYNC_FSM_TX[2]),
        .I4(SYNC_FSM_TX[4]),
        .I5(SYNC_FSM_TX[0]),
        .O(O2));
(* ASYNC_REG *) 
   FDRE mmcm_lock_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(pipe_mmcm_lock_in),
        .Q(mmcm_lock_reg1),
        .R(O7));
(* ASYNC_REG *) 
   FDRE mmcm_lock_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(mmcm_lock_reg1),
        .Q(mmcm_lock_reg2),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE rate_idle_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(RST_RATE_IDLE),
        .Q(rate_idle_reg1),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE rate_idle_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rate_idle_reg1),
        .Q(rate_idle_reg2),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE rxcdrlock_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(SYNC_RXCDRLOCK),
        .Q(rxcdrlock_reg1),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE rxcdrlock_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxcdrlock_reg1),
        .Q(rxcdrlock_reg2),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE rxdlysresetdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(SYNC_RXDLYSRESETDONE),
        .Q(rxdlysresetdone_reg1),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE rxdlysresetdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxdlysresetdone_reg1),
        .Q(rxdlysresetdone_reg2),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE rxelecidle_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_RXELECIDLE),
        .Q(rxelecidle_reg1),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE rxelecidle_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxelecidle_reg1),
        .Q(rxelecidle_reg2),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE rxphaligndone_m_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_359_out),
        .Q(rxphaligndone_m_reg1),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE rxphaligndone_m_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxphaligndone_m_reg1),
        .Q(rxphaligndone_m_reg2),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE rxphaligndone_s_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(SYNC_RXPHALIGNDONE_S),
        .Q(rxphaligndone_s_reg1),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE rxphaligndone_s_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxphaligndone_s_reg1),
        .Q(rxphaligndone_s_reg2),
        .R(O7));
(* ASYNC_REG *) 
   FDRE rxsync_donem_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(rxsync_donem_reg1),
        .R(O7));
(* ASYNC_REG *) 
   FDRE rxsync_donem_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxsync_donem_reg1),
        .Q(rxsync_donem_reg2),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE rxsync_start_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(SYNC_RXSYNC_START),
        .Q(rxsync_start_reg1),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE rxsync_start_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxsync_start_reg1),
        .Q(rxsync_start_reg2),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE rxsyncdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(SYNC_RXSYNCDONE),
        .Q(rxsyncdone_reg1),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE rxsyncdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxsyncdone_reg1),
        .Q(rxsyncdone_reg2),
        .R(O7));
(* ASYNC_REG *) 
   FDRE txdlysresetdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(SYNC_TXDLYSRESETDONE),
        .Q(txdlysresetdone_reg1),
        .R(O7));
(* ASYNC_REG *) 
   FDRE txdlysresetdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txdlysresetdone_reg1),
        .Q(txdlysresetdone_reg2),
        .R(O7));
(* ASYNC_REG *) 
   FDRE txdlysresetdone_reg3_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txdlysresetdone_reg2),
        .Q(txdlysresetdone_reg3),
        .R(O7));
(* ASYNC_REG *) 
   FDRE txphaligndone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(SYNC_TXPHALIGNDONE),
        .Q(txphaligndone_reg1),
        .R(O7));
(* ASYNC_REG *) 
   FDRE txphaligndone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txphaligndone_reg1),
        .Q(txphaligndone_reg2),
        .R(O7));
(* ASYNC_REG *) 
   FDRE txphaligndone_reg3_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txphaligndone_reg2),
        .Q(txphaligndone_reg3),
        .R(O7));
(* ASYNC_REG *) 
   FDRE txphinitdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(SYNC_TXPHINITDONE),
        .Q(txphinitdone_reg1),
        .R(O7));
(* ASYNC_REG *) 
   FDRE txphinitdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txphinitdone_reg1),
        .Q(txphinitdone_reg2),
        .R(O7));
(* ASYNC_REG *) 
   FDRE txphinitdone_reg3_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txphinitdone_reg2),
        .Q(txphinitdone_reg3),
        .R(O7));
LUT5 #(
    .INIT(32'hFFFEFEEB)) 
     \txsync_fsm.fsm_tx[0]_i_2__5 
       (.I0(SYNC_FSM_TX[5]),
        .I1(SYNC_FSM_TX[1]),
        .I2(SYNC_FSM_TX[2]),
        .I3(SYNC_FSM_TX[3]),
        .I4(SYNC_FSM_TX[4]),
        .O(\n_0_txsync_fsm.fsm_tx[0]_i_2__5 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
     \txsync_fsm.fsm_tx[0]_i_3__5 
       (.I0(SYNC_FSM_TX[4]),
        .I1(SYNC_FSM_TX[2]),
        .I2(SYNC_FSM_TX[1]),
        .I3(txsync_start_reg2),
        .I4(SYNC_FSM_TX[3]),
        .I5(SYNC_FSM_TX[5]),
        .O(\n_0_txsync_fsm.fsm_tx[0]_i_3__5 ));
LUT6 #(
    .INIT(64'h0000000000000010)) 
     \txsync_fsm.fsm_tx[1]_i_2__5 
       (.I0(SYNC_FSM_TX[4]),
        .I1(SYNC_FSM_TX[2]),
        .I2(SYNC_FSM_TX[1]),
        .I3(mmcm_lock_reg2),
        .I4(SYNC_FSM_TX[3]),
        .I5(SYNC_FSM_TX[5]),
        .O(\n_0_txsync_fsm.fsm_tx[1]_i_2__5 ));
LUT6 #(
    .INIT(64'h0000000000000010)) 
     \txsync_fsm.fsm_tx[1]_i_3__5 
       (.I0(SYNC_FSM_TX[4]),
        .I1(SYNC_FSM_TX[2]),
        .I2(txsync_start_reg2),
        .I3(SYNC_FSM_TX[1]),
        .I4(SYNC_FSM_TX[3]),
        .I5(SYNC_FSM_TX[5]),
        .O(\n_0_txsync_fsm.fsm_tx[1]_i_3__5 ));
LUT4 #(
    .INIT(16'h0004)) 
     \txsync_fsm.fsm_tx[2]_i_1__5 
       (.I0(SYNC_FSM_TX[5]),
        .I1(\n_0_txsync_fsm.fsm_tx[2]_i_2__5 ),
        .I2(SYNC_FSM_TX[4]),
        .I3(SYNC_FSM_TX[0]),
        .O(\n_0_txsync_fsm.fsm_tx[2]_i_1__5 ));
LUT6 #(
    .INIT(64'h0000000038380838)) 
     \txsync_fsm.fsm_tx[2]_i_2__5 
       (.I0(mmcm_lock_reg2),
        .I1(SYNC_FSM_TX[1]),
        .I2(SYNC_FSM_TX[2]),
        .I3(txdlysresetdone_reg2),
        .I4(txdlysresetdone_reg3),
        .I5(SYNC_FSM_TX[3]),
        .O(\n_0_txsync_fsm.fsm_tx[2]_i_2__5 ));
LUT6 #(
    .INIT(64'h0000000000005404)) 
     \txsync_fsm.fsm_tx[3]_i_1__5 
       (.I0(SYNC_FSM_TX[5]),
        .I1(\n_0_txsync_fsm.fsm_tx[3]_i_2__5 ),
        .I2(SYNC_FSM_TX[3]),
        .I3(\n_0_txsync_fsm.fsm_tx[3]_i_3__5 ),
        .I4(SYNC_FSM_TX[4]),
        .I5(SYNC_FSM_TX[0]),
        .O(\n_0_txsync_fsm.fsm_tx[3]_i_1__5 ));
LUT4 #(
    .INIT(16'h0200)) 
     \txsync_fsm.fsm_tx[3]_i_2__5 
       (.I0(txdlysresetdone_reg2),
        .I1(SYNC_FSM_TX[1]),
        .I2(txdlysresetdone_reg3),
        .I3(SYNC_FSM_TX[2]),
        .O(\n_0_txsync_fsm.fsm_tx[3]_i_2__5 ));
LUT6 #(
    .INIT(64'h0000000000007077)) 
     \txsync_fsm.fsm_tx[3]_i_3__5 
       (.I0(p_1_in8_in),
        .I1(p_0_in7_in),
        .I2(txphinitdone_reg3),
        .I3(txphinitdone_reg2),
        .I4(SYNC_FSM_TX[1]),
        .I5(SYNC_FSM_TX[2]),
        .O(\n_0_txsync_fsm.fsm_tx[3]_i_3__5 ));
LUT6 #(
    .INIT(64'h0000000005004040)) 
     \txsync_fsm.fsm_tx[4]_i_1__5 
       (.I0(SYNC_FSM_TX[5]),
        .I1(\n_0_txsync_fsm.fsm_tx[4]_i_2__5 ),
        .I2(SYNC_FSM_TX[4]),
        .I3(\n_0_txsync_fsm.fsm_tx[4]_i_3__4 ),
        .I4(SYNC_FSM_TX[3]),
        .I5(SYNC_FSM_TX[0]),
        .O(\n_0_txsync_fsm.fsm_tx[4]_i_1__5 ));
LUT6 #(
    .INIT(64'h0000000000007077)) 
     \txsync_fsm.fsm_tx[4]_i_2__5 
       (.I0(p_1_in8_in),
        .I1(p_0_in7_in),
        .I2(txphaligndone_reg3),
        .I3(txphaligndone_reg2),
        .I4(SYNC_FSM_TX[1]),
        .I5(SYNC_FSM_TX[2]),
        .O(\n_0_txsync_fsm.fsm_tx[4]_i_2__5 ));
LUT6 #(
    .INIT(64'h0000000040405540)) 
     \txsync_fsm.fsm_tx[4]_i_3__4 
       (.I0(SYNC_FSM_TX[1]),
        .I1(p_0_in7_in),
        .I2(p_1_in8_in),
        .I3(txphinitdone_reg2),
        .I4(txphinitdone_reg3),
        .I5(SYNC_FSM_TX[2]),
        .O(\n_0_txsync_fsm.fsm_tx[4]_i_3__4 ));
LUT5 #(
    .INIT(32'h00001000)) 
     \txsync_fsm.fsm_tx[5]_i_1__5 
       (.I0(SYNC_FSM_TX[5]),
        .I1(SYNC_FSM_TX[3]),
        .I2(\n_0_txsync_fsm.fsm_tx[5]_i_2__5 ),
        .I3(SYNC_FSM_TX[4]),
        .I4(SYNC_FSM_TX[0]),
        .O(\n_0_txsync_fsm.fsm_tx[5]_i_1__5 ));
LUT6 #(
    .INIT(64'h0000000040405540)) 
     \txsync_fsm.fsm_tx[5]_i_2__5 
       (.I0(SYNC_FSM_TX[1]),
        .I1(p_0_in7_in),
        .I2(p_1_in8_in),
        .I3(txphaligndone_reg2),
        .I4(txphaligndone_reg3),
        .I5(SYNC_FSM_TX[2]),
        .O(\n_0_txsync_fsm.fsm_tx[5]_i_2__5 ));
FDSE \txsync_fsm.fsm_tx_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_txsync_fsm.fsm_tx_reg[0]_i_1__5 ),
        .Q(SYNC_FSM_TX[0]),
        .S(O7));
MUXF7 \txsync_fsm.fsm_tx_reg[0]_i_1__5 
       (.I0(\n_0_txsync_fsm.fsm_tx[0]_i_2__5 ),
        .I1(\n_0_txsync_fsm.fsm_tx[0]_i_3__5 ),
        .O(\n_0_txsync_fsm.fsm_tx_reg[0]_i_1__5 ),
        .S(SYNC_FSM_TX[0]));
FDRE \txsync_fsm.fsm_tx_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_txsync_fsm.fsm_tx_reg[1]_i_1__5 ),
        .Q(SYNC_FSM_TX[1]),
        .R(O7));
MUXF7 \txsync_fsm.fsm_tx_reg[1]_i_1__5 
       (.I0(\n_0_txsync_fsm.fsm_tx[1]_i_2__5 ),
        .I1(\n_0_txsync_fsm.fsm_tx[1]_i_3__5 ),
        .O(\n_0_txsync_fsm.fsm_tx_reg[1]_i_1__5 ),
        .S(SYNC_FSM_TX[0]));
FDRE \txsync_fsm.fsm_tx_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_txsync_fsm.fsm_tx[2]_i_1__5 ),
        .Q(SYNC_FSM_TX[2]),
        .R(O7));
FDRE \txsync_fsm.fsm_tx_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_txsync_fsm.fsm_tx[3]_i_1__5 ),
        .Q(SYNC_FSM_TX[3]),
        .R(O7));
FDRE \txsync_fsm.fsm_tx_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_txsync_fsm.fsm_tx[4]_i_1__5 ),
        .Q(SYNC_FSM_TX[4]),
        .R(O7));
FDRE \txsync_fsm.fsm_tx_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_txsync_fsm.fsm_tx[5]_i_1__5 ),
        .Q(SYNC_FSM_TX[5]),
        .R(O7));
LUT6 #(
    .INIT(64'h020200FF02020000)) 
     \txsync_fsm.txsync_done_i_1__4 
       (.I0(\n_0_txsync_fsm.txsync_done_i_2__4 ),
        .I1(SYNC_FSM_TX[4]),
        .I2(SYNC_FSM_TX[0]),
        .I3(\n_0_txsync_fsm.txsync_done_i_3__4 ),
        .I4(SYNC_FSM_TX[5]),
        .I5(RATE_TXSYNC_DONE),
        .O(\n_0_txsync_fsm.txsync_done_i_1__4 ));
LUT3 #(
    .INIT(8'h01)) 
     \txsync_fsm.txsync_done_i_2__4 
       (.I0(SYNC_FSM_TX[2]),
        .I1(SYNC_FSM_TX[1]),
        .I2(SYNC_FSM_TX[3]),
        .O(\n_0_txsync_fsm.txsync_done_i_2__4 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
     \txsync_fsm.txsync_done_i_3__4 
       (.I0(SYNC_FSM_TX[0]),
        .I1(SYNC_FSM_TX[1]),
        .I2(SYNC_FSM_TX[4]),
        .I3(txsync_start_reg2),
        .I4(SYNC_FSM_TX[2]),
        .I5(SYNC_FSM_TX[3]),
        .O(\n_0_txsync_fsm.txsync_done_i_3__4 ));
FDRE \txsync_fsm.txsync_done_reg 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_txsync_fsm.txsync_done_i_1__4 ),
        .Q(RATE_TXSYNC_DONE),
        .R(O7));
(* ASYNC_REG *) 
   FDRE txsync_start_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(SYNC_TXSYNC_START),
        .Q(txsync_start_reg1),
        .R(O7));
(* ASYNC_REG *) 
   FDRE txsync_start_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txsync_start_reg1),
        .Q(txsync_start_reg2),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE txsync_start_reg3_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txsync_start_reg2),
        .Q(txsync_start_reg3),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE txsyncdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(SYNC_TXSYNCDONE),
        .Q(txsyncdone_reg1),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE txsyncdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txsyncdone_reg1),
        .Q(txsyncdone_reg2),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE txsyncdone_reg3_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txsyncdone_reg2),
        .Q(txsyncdone_reg3),
        .R(O7));
endmodule

(* ORIG_REF_NAME = "vc709_pcie_x8_gen3_pipe_sync" *) 
module vc709_pcie_x8_gen3vc709_pcie_x8_gen3_pipe_sync_27
   (SYNC_FSM_TX,
    O1,
    O2,
    O3,
    RATE_TXSYNC_DONE,
    O7,
    SYNC_TXPHALIGNDONE,
    pipe_pclk_in,
    I1,
    I2,
    pipe_mmcm_lock_in,
    SYNC_TXSYNC_START,
    p_243_out,
    RST_RATE_IDLE,
    PIPE_RXELECIDLE,
    SYNC_RXCDRLOCK,
    SYNC_TXSYNCDONE,
    SYNC_RXSYNC_START,
    I3,
    p_359_out,
    I4,
    SYNC_RXSYNCDONE,
    p_1_in8_in,
    p_0_in7_in);
  output [5:0]SYNC_FSM_TX;
  output O1;
  output O2;
  output O3;
  output RATE_TXSYNC_DONE;
  input [0:0]O7;
  input SYNC_TXPHALIGNDONE;
  input pipe_pclk_in;
  input I1;
  input I2;
  input pipe_mmcm_lock_in;
  input SYNC_TXSYNC_START;
  input p_243_out;
  input [0:0]RST_RATE_IDLE;
  input [0:0]PIPE_RXELECIDLE;
  input SYNC_RXCDRLOCK;
  input SYNC_TXSYNCDONE;
  input SYNC_RXSYNC_START;
  input I3;
  input p_359_out;
  input I4;
  input SYNC_RXSYNCDONE;
  input p_1_in8_in;
  input p_0_in7_in;

  wire \<const0> ;
  wire \<const1> ;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire O1;
  wire O2;
  wire O3;
  wire [0:0]O7;
  wire [0:0]PIPE_RXELECIDLE;
  wire RATE_TXSYNC_DONE;
  wire [0:0]RST_RATE_IDLE;
  wire [5:0]SYNC_FSM_TX;
  wire SYNC_RXCDRLOCK;
  wire SYNC_RXSYNCDONE;
  wire SYNC_RXSYNC_START;
  wire SYNC_TXPHALIGNDONE;
  wire SYNC_TXSYNCDONE;
  wire SYNC_TXSYNC_START;
  wire gen3_reg1;
  wire gen3_reg2;
  wire mmcm_lock_reg1;
  wire mmcm_lock_reg2;
  wire \n_0_txsync_fsm.fsm_tx[0]_i_2__2 ;
  wire \n_0_txsync_fsm.fsm_tx[0]_i_3__2 ;
  wire \n_0_txsync_fsm.fsm_tx[1]_i_2__2 ;
  wire \n_0_txsync_fsm.fsm_tx[1]_i_3__2 ;
  wire \n_0_txsync_fsm.fsm_tx[2]_i_1__2 ;
  wire \n_0_txsync_fsm.fsm_tx[2]_i_2__2 ;
  wire \n_0_txsync_fsm.fsm_tx[3]_i_1__2 ;
  wire \n_0_txsync_fsm.fsm_tx[3]_i_2__2 ;
  wire \n_0_txsync_fsm.fsm_tx[3]_i_3__2 ;
  wire \n_0_txsync_fsm.fsm_tx[4]_i_1__2 ;
  wire \n_0_txsync_fsm.fsm_tx[4]_i_2__2 ;
  wire \n_0_txsync_fsm.fsm_tx[4]_i_3__1 ;
  wire \n_0_txsync_fsm.fsm_tx[5]_i_1__2 ;
  wire \n_0_txsync_fsm.fsm_tx[5]_i_2__2 ;
  wire \n_0_txsync_fsm.fsm_tx_reg[0]_i_1__2 ;
  wire \n_0_txsync_fsm.fsm_tx_reg[1]_i_1__2 ;
  wire \n_0_txsync_fsm.txsync_done_i_1__1 ;
  wire \n_0_txsync_fsm.txsync_done_i_2__1 ;
  wire \n_0_txsync_fsm.txsync_done_i_3__1 ;
  wire p_0_in7_in;
  wire p_1_in8_in;
  wire p_243_out;
  wire p_359_out;
  wire pipe_mmcm_lock_in;
  wire pipe_pclk_in;
  wire rate_idle_reg1;
  wire rate_idle_reg2;
  wire rxcdrlock_reg1;
  wire rxcdrlock_reg2;
  wire rxdlysresetdone_reg1;
  wire rxdlysresetdone_reg2;
  wire rxelecidle_reg1;
  wire rxelecidle_reg2;
  wire rxphaligndone_m_reg1;
  wire rxphaligndone_m_reg2;
  wire rxphaligndone_s_reg1;
  wire rxphaligndone_s_reg2;
  wire rxsync_donem_reg1;
  wire rxsync_donem_reg2;
  wire rxsync_start_reg1;
  wire rxsync_start_reg2;
  wire rxsyncdone_reg1;
  wire rxsyncdone_reg2;
  wire txdlysresetdone_reg1;
  wire txdlysresetdone_reg2;
  wire txdlysresetdone_reg3;
  wire txphaligndone_reg1;
  wire txphaligndone_reg2;
  wire txphaligndone_reg3;
  wire txphinitdone_reg1;
  wire txphinitdone_reg2;
  wire txphinitdone_reg3;
  wire txsync_start_reg1;
  wire txsync_start_reg2;
  wire txsync_start_reg3;
  wire txsyncdone_reg1;
  wire txsyncdone_reg2;
  wire txsyncdone_reg3;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE gen3_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_243_out),
        .Q(gen3_reg1),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE gen3_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(gen3_reg1),
        .Q(gen3_reg2),
        .R(O7));
LUT6 #(
    .INIT(64'h0000000000000004)) 
     \gth_channel.gthe2_channel_i_i_10__0 
       (.I0(SYNC_FSM_TX[5]),
        .I1(SYNC_FSM_TX[3]),
        .I2(SYNC_FSM_TX[1]),
        .I3(SYNC_FSM_TX[2]),
        .I4(SYNC_FSM_TX[4]),
        .I5(SYNC_FSM_TX[0]),
        .O(O2));
LUT6 #(
    .INIT(64'h0000000000000010)) 
     \gth_channel.gthe2_channel_i_i_8__2 
       (.I0(SYNC_FSM_TX[5]),
        .I1(SYNC_FSM_TX[3]),
        .I2(SYNC_FSM_TX[2]),
        .I3(SYNC_FSM_TX[1]),
        .I4(SYNC_FSM_TX[4]),
        .I5(SYNC_FSM_TX[0]),
        .O(O3));
LUT6 #(
    .INIT(64'h0000000000010000)) 
     \gth_channel.gthe2_channel_i_i_9__2 
       (.I0(SYNC_FSM_TX[5]),
        .I1(SYNC_FSM_TX[3]),
        .I2(SYNC_FSM_TX[1]),
        .I3(SYNC_FSM_TX[2]),
        .I4(SYNC_FSM_TX[4]),
        .I5(SYNC_FSM_TX[0]),
        .O(O1));
(* ASYNC_REG *) 
   FDRE mmcm_lock_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(pipe_mmcm_lock_in),
        .Q(mmcm_lock_reg1),
        .R(O7));
(* ASYNC_REG *) 
   FDRE mmcm_lock_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(mmcm_lock_reg1),
        .Q(mmcm_lock_reg2),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE rate_idle_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(RST_RATE_IDLE),
        .Q(rate_idle_reg1),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE rate_idle_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rate_idle_reg1),
        .Q(rate_idle_reg2),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE rxcdrlock_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(SYNC_RXCDRLOCK),
        .Q(rxcdrlock_reg1),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE rxcdrlock_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxcdrlock_reg1),
        .Q(rxcdrlock_reg2),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE rxdlysresetdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I3),
        .Q(rxdlysresetdone_reg1),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE rxdlysresetdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxdlysresetdone_reg1),
        .Q(rxdlysresetdone_reg2),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE rxelecidle_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_RXELECIDLE),
        .Q(rxelecidle_reg1),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE rxelecidle_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxelecidle_reg1),
        .Q(rxelecidle_reg2),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE rxphaligndone_m_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_359_out),
        .Q(rxphaligndone_m_reg1),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE rxphaligndone_m_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxphaligndone_m_reg1),
        .Q(rxphaligndone_m_reg2),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE rxphaligndone_s_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I4),
        .Q(rxphaligndone_s_reg1),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE rxphaligndone_s_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxphaligndone_s_reg1),
        .Q(rxphaligndone_s_reg2),
        .R(O7));
(* ASYNC_REG *) 
   FDRE rxsync_donem_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(rxsync_donem_reg1),
        .R(O7));
(* ASYNC_REG *) 
   FDRE rxsync_donem_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxsync_donem_reg1),
        .Q(rxsync_donem_reg2),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE rxsync_start_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(SYNC_RXSYNC_START),
        .Q(rxsync_start_reg1),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE rxsync_start_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxsync_start_reg1),
        .Q(rxsync_start_reg2),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE rxsyncdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(SYNC_RXSYNCDONE),
        .Q(rxsyncdone_reg1),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE rxsyncdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxsyncdone_reg1),
        .Q(rxsyncdone_reg2),
        .R(O7));
(* ASYNC_REG *) 
   FDRE txdlysresetdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I2),
        .Q(txdlysresetdone_reg1),
        .R(O7));
(* ASYNC_REG *) 
   FDRE txdlysresetdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txdlysresetdone_reg1),
        .Q(txdlysresetdone_reg2),
        .R(O7));
(* ASYNC_REG *) 
   FDRE txdlysresetdone_reg3_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txdlysresetdone_reg2),
        .Q(txdlysresetdone_reg3),
        .R(O7));
(* ASYNC_REG *) 
   FDRE txphaligndone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(SYNC_TXPHALIGNDONE),
        .Q(txphaligndone_reg1),
        .R(O7));
(* ASYNC_REG *) 
   FDRE txphaligndone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txphaligndone_reg1),
        .Q(txphaligndone_reg2),
        .R(O7));
(* ASYNC_REG *) 
   FDRE txphaligndone_reg3_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txphaligndone_reg2),
        .Q(txphaligndone_reg3),
        .R(O7));
(* ASYNC_REG *) 
   FDRE txphinitdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I1),
        .Q(txphinitdone_reg1),
        .R(O7));
(* ASYNC_REG *) 
   FDRE txphinitdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txphinitdone_reg1),
        .Q(txphinitdone_reg2),
        .R(O7));
(* ASYNC_REG *) 
   FDRE txphinitdone_reg3_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txphinitdone_reg2),
        .Q(txphinitdone_reg3),
        .R(O7));
LUT5 #(
    .INIT(32'hFFFEFEEB)) 
     \txsync_fsm.fsm_tx[0]_i_2__2 
       (.I0(SYNC_FSM_TX[5]),
        .I1(SYNC_FSM_TX[1]),
        .I2(SYNC_FSM_TX[2]),
        .I3(SYNC_FSM_TX[3]),
        .I4(SYNC_FSM_TX[4]),
        .O(\n_0_txsync_fsm.fsm_tx[0]_i_2__2 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
     \txsync_fsm.fsm_tx[0]_i_3__2 
       (.I0(SYNC_FSM_TX[4]),
        .I1(SYNC_FSM_TX[2]),
        .I2(SYNC_FSM_TX[1]),
        .I3(txsync_start_reg2),
        .I4(SYNC_FSM_TX[3]),
        .I5(SYNC_FSM_TX[5]),
        .O(\n_0_txsync_fsm.fsm_tx[0]_i_3__2 ));
LUT6 #(
    .INIT(64'h0000000000000010)) 
     \txsync_fsm.fsm_tx[1]_i_2__2 
       (.I0(SYNC_FSM_TX[4]),
        .I1(SYNC_FSM_TX[2]),
        .I2(SYNC_FSM_TX[1]),
        .I3(mmcm_lock_reg2),
        .I4(SYNC_FSM_TX[3]),
        .I5(SYNC_FSM_TX[5]),
        .O(\n_0_txsync_fsm.fsm_tx[1]_i_2__2 ));
LUT6 #(
    .INIT(64'h0000000000000010)) 
     \txsync_fsm.fsm_tx[1]_i_3__2 
       (.I0(SYNC_FSM_TX[4]),
        .I1(SYNC_FSM_TX[2]),
        .I2(txsync_start_reg2),
        .I3(SYNC_FSM_TX[1]),
        .I4(SYNC_FSM_TX[3]),
        .I5(SYNC_FSM_TX[5]),
        .O(\n_0_txsync_fsm.fsm_tx[1]_i_3__2 ));
LUT4 #(
    .INIT(16'h0004)) 
     \txsync_fsm.fsm_tx[2]_i_1__2 
       (.I0(SYNC_FSM_TX[5]),
        .I1(\n_0_txsync_fsm.fsm_tx[2]_i_2__2 ),
        .I2(SYNC_FSM_TX[4]),
        .I3(SYNC_FSM_TX[0]),
        .O(\n_0_txsync_fsm.fsm_tx[2]_i_1__2 ));
LUT6 #(
    .INIT(64'h0000000038380838)) 
     \txsync_fsm.fsm_tx[2]_i_2__2 
       (.I0(mmcm_lock_reg2),
        .I1(SYNC_FSM_TX[1]),
        .I2(SYNC_FSM_TX[2]),
        .I3(txdlysresetdone_reg2),
        .I4(txdlysresetdone_reg3),
        .I5(SYNC_FSM_TX[3]),
        .O(\n_0_txsync_fsm.fsm_tx[2]_i_2__2 ));
LUT6 #(
    .INIT(64'h0000000000005404)) 
     \txsync_fsm.fsm_tx[3]_i_1__2 
       (.I0(SYNC_FSM_TX[5]),
        .I1(\n_0_txsync_fsm.fsm_tx[3]_i_2__2 ),
        .I2(SYNC_FSM_TX[3]),
        .I3(\n_0_txsync_fsm.fsm_tx[3]_i_3__2 ),
        .I4(SYNC_FSM_TX[4]),
        .I5(SYNC_FSM_TX[0]),
        .O(\n_0_txsync_fsm.fsm_tx[3]_i_1__2 ));
LUT4 #(
    .INIT(16'h0200)) 
     \txsync_fsm.fsm_tx[3]_i_2__2 
       (.I0(txdlysresetdone_reg2),
        .I1(SYNC_FSM_TX[1]),
        .I2(txdlysresetdone_reg3),
        .I3(SYNC_FSM_TX[2]),
        .O(\n_0_txsync_fsm.fsm_tx[3]_i_2__2 ));
LUT6 #(
    .INIT(64'h0000000000007077)) 
     \txsync_fsm.fsm_tx[3]_i_3__2 
       (.I0(p_1_in8_in),
        .I1(p_0_in7_in),
        .I2(txphinitdone_reg3),
        .I3(txphinitdone_reg2),
        .I4(SYNC_FSM_TX[1]),
        .I5(SYNC_FSM_TX[2]),
        .O(\n_0_txsync_fsm.fsm_tx[3]_i_3__2 ));
LUT6 #(
    .INIT(64'h0000000005004040)) 
     \txsync_fsm.fsm_tx[4]_i_1__2 
       (.I0(SYNC_FSM_TX[5]),
        .I1(\n_0_txsync_fsm.fsm_tx[4]_i_2__2 ),
        .I2(SYNC_FSM_TX[4]),
        .I3(\n_0_txsync_fsm.fsm_tx[4]_i_3__1 ),
        .I4(SYNC_FSM_TX[3]),
        .I5(SYNC_FSM_TX[0]),
        .O(\n_0_txsync_fsm.fsm_tx[4]_i_1__2 ));
LUT6 #(
    .INIT(64'h0000000000007077)) 
     \txsync_fsm.fsm_tx[4]_i_2__2 
       (.I0(p_1_in8_in),
        .I1(p_0_in7_in),
        .I2(txphaligndone_reg3),
        .I3(txphaligndone_reg2),
        .I4(SYNC_FSM_TX[1]),
        .I5(SYNC_FSM_TX[2]),
        .O(\n_0_txsync_fsm.fsm_tx[4]_i_2__2 ));
LUT6 #(
    .INIT(64'h0000000040405540)) 
     \txsync_fsm.fsm_tx[4]_i_3__1 
       (.I0(SYNC_FSM_TX[1]),
        .I1(p_0_in7_in),
        .I2(p_1_in8_in),
        .I3(txphinitdone_reg2),
        .I4(txphinitdone_reg3),
        .I5(SYNC_FSM_TX[2]),
        .O(\n_0_txsync_fsm.fsm_tx[4]_i_3__1 ));
LUT5 #(
    .INIT(32'h00001000)) 
     \txsync_fsm.fsm_tx[5]_i_1__2 
       (.I0(SYNC_FSM_TX[5]),
        .I1(SYNC_FSM_TX[3]),
        .I2(\n_0_txsync_fsm.fsm_tx[5]_i_2__2 ),
        .I3(SYNC_FSM_TX[4]),
        .I4(SYNC_FSM_TX[0]),
        .O(\n_0_txsync_fsm.fsm_tx[5]_i_1__2 ));
LUT6 #(
    .INIT(64'h0000000040405540)) 
     \txsync_fsm.fsm_tx[5]_i_2__2 
       (.I0(SYNC_FSM_TX[1]),
        .I1(p_0_in7_in),
        .I2(p_1_in8_in),
        .I3(txphaligndone_reg2),
        .I4(txphaligndone_reg3),
        .I5(SYNC_FSM_TX[2]),
        .O(\n_0_txsync_fsm.fsm_tx[5]_i_2__2 ));
FDSE \txsync_fsm.fsm_tx_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_txsync_fsm.fsm_tx_reg[0]_i_1__2 ),
        .Q(SYNC_FSM_TX[0]),
        .S(O7));
MUXF7 \txsync_fsm.fsm_tx_reg[0]_i_1__2 
       (.I0(\n_0_txsync_fsm.fsm_tx[0]_i_2__2 ),
        .I1(\n_0_txsync_fsm.fsm_tx[0]_i_3__2 ),
        .O(\n_0_txsync_fsm.fsm_tx_reg[0]_i_1__2 ),
        .S(SYNC_FSM_TX[0]));
FDRE \txsync_fsm.fsm_tx_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_txsync_fsm.fsm_tx_reg[1]_i_1__2 ),
        .Q(SYNC_FSM_TX[1]),
        .R(O7));
MUXF7 \txsync_fsm.fsm_tx_reg[1]_i_1__2 
       (.I0(\n_0_txsync_fsm.fsm_tx[1]_i_2__2 ),
        .I1(\n_0_txsync_fsm.fsm_tx[1]_i_3__2 ),
        .O(\n_0_txsync_fsm.fsm_tx_reg[1]_i_1__2 ),
        .S(SYNC_FSM_TX[0]));
FDRE \txsync_fsm.fsm_tx_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_txsync_fsm.fsm_tx[2]_i_1__2 ),
        .Q(SYNC_FSM_TX[2]),
        .R(O7));
FDRE \txsync_fsm.fsm_tx_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_txsync_fsm.fsm_tx[3]_i_1__2 ),
        .Q(SYNC_FSM_TX[3]),
        .R(O7));
FDRE \txsync_fsm.fsm_tx_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_txsync_fsm.fsm_tx[4]_i_1__2 ),
        .Q(SYNC_FSM_TX[4]),
        .R(O7));
FDRE \txsync_fsm.fsm_tx_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_txsync_fsm.fsm_tx[5]_i_1__2 ),
        .Q(SYNC_FSM_TX[5]),
        .R(O7));
LUT6 #(
    .INIT(64'h020200FF02020000)) 
     \txsync_fsm.txsync_done_i_1__1 
       (.I0(\n_0_txsync_fsm.txsync_done_i_2__1 ),
        .I1(SYNC_FSM_TX[4]),
        .I2(SYNC_FSM_TX[0]),
        .I3(\n_0_txsync_fsm.txsync_done_i_3__1 ),
        .I4(SYNC_FSM_TX[5]),
        .I5(RATE_TXSYNC_DONE),
        .O(\n_0_txsync_fsm.txsync_done_i_1__1 ));
LUT3 #(
    .INIT(8'h01)) 
     \txsync_fsm.txsync_done_i_2__1 
       (.I0(SYNC_FSM_TX[2]),
        .I1(SYNC_FSM_TX[1]),
        .I2(SYNC_FSM_TX[3]),
        .O(\n_0_txsync_fsm.txsync_done_i_2__1 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
     \txsync_fsm.txsync_done_i_3__1 
       (.I0(SYNC_FSM_TX[0]),
        .I1(SYNC_FSM_TX[1]),
        .I2(SYNC_FSM_TX[4]),
        .I3(txsync_start_reg2),
        .I4(SYNC_FSM_TX[2]),
        .I5(SYNC_FSM_TX[3]),
        .O(\n_0_txsync_fsm.txsync_done_i_3__1 ));
FDRE \txsync_fsm.txsync_done_reg 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_txsync_fsm.txsync_done_i_1__1 ),
        .Q(RATE_TXSYNC_DONE),
        .R(O7));
(* ASYNC_REG *) 
   FDRE txsync_start_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(SYNC_TXSYNC_START),
        .Q(txsync_start_reg1),
        .R(O7));
(* ASYNC_REG *) 
   FDRE txsync_start_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txsync_start_reg1),
        .Q(txsync_start_reg2),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE txsync_start_reg3_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txsync_start_reg2),
        .Q(txsync_start_reg3),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE txsyncdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(SYNC_TXSYNCDONE),
        .Q(txsyncdone_reg1),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE txsyncdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txsyncdone_reg1),
        .Q(txsyncdone_reg2),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE txsyncdone_reg3_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txsyncdone_reg2),
        .Q(txsyncdone_reg3),
        .R(O7));
endmodule

(* ORIG_REF_NAME = "vc709_pcie_x8_gen3_pipe_sync" *) 
module vc709_pcie_x8_gen3vc709_pcie_x8_gen3_pipe_sync_28
   (SYNC_FSM_TX,
    O1,
    O2,
    O3,
    RST_TXSYNC_DONE,
    O7,
    SYNC_TXPHALIGNDONE,
    pipe_pclk_in,
    I1,
    I2,
    pipe_mmcm_lock_in,
    SYNC_TXSYNC_START,
    p_193_out,
    RST_RATE_IDLE,
    PIPE_RXELECIDLE,
    SYNC_RXCDRLOCK,
    SYNC_TXSYNCDONE,
    SYNC_RXSYNC_START,
    I3,
    p_359_out,
    I4,
    SYNC_RXSYNCDONE,
    p_1_in8_in,
    p_0_in7_in);
  output [5:0]SYNC_FSM_TX;
  output O1;
  output O2;
  output O3;
  output [0:0]RST_TXSYNC_DONE;
  input [0:0]O7;
  input SYNC_TXPHALIGNDONE;
  input pipe_pclk_in;
  input I1;
  input I2;
  input pipe_mmcm_lock_in;
  input SYNC_TXSYNC_START;
  input p_193_out;
  input [0:0]RST_RATE_IDLE;
  input [0:0]PIPE_RXELECIDLE;
  input SYNC_RXCDRLOCK;
  input SYNC_TXSYNCDONE;
  input SYNC_RXSYNC_START;
  input I3;
  input p_359_out;
  input I4;
  input SYNC_RXSYNCDONE;
  input p_1_in8_in;
  input p_0_in7_in;

  wire \<const0> ;
  wire \<const1> ;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire O1;
  wire O2;
  wire O3;
  wire [0:0]O7;
  wire [0:0]PIPE_RXELECIDLE;
  wire [0:0]RST_RATE_IDLE;
  wire [0:0]RST_TXSYNC_DONE;
  wire [5:0]SYNC_FSM_TX;
  wire SYNC_RXCDRLOCK;
  wire SYNC_RXSYNCDONE;
  wire SYNC_RXSYNC_START;
  wire SYNC_TXPHALIGNDONE;
  wire SYNC_TXSYNCDONE;
  wire SYNC_TXSYNC_START;
  wire gen3_reg1;
  wire gen3_reg2;
  wire mmcm_lock_reg1;
  wire mmcm_lock_reg2;
  wire \n_0_txsync_fsm.fsm_tx[0]_i_2__3 ;
  wire \n_0_txsync_fsm.fsm_tx[0]_i_3__3 ;
  wire \n_0_txsync_fsm.fsm_tx[1]_i_2__3 ;
  wire \n_0_txsync_fsm.fsm_tx[1]_i_3__3 ;
  wire \n_0_txsync_fsm.fsm_tx[2]_i_1__3 ;
  wire \n_0_txsync_fsm.fsm_tx[2]_i_2__3 ;
  wire \n_0_txsync_fsm.fsm_tx[3]_i_1__3 ;
  wire \n_0_txsync_fsm.fsm_tx[3]_i_2__3 ;
  wire \n_0_txsync_fsm.fsm_tx[3]_i_3__3 ;
  wire \n_0_txsync_fsm.fsm_tx[4]_i_1__3 ;
  wire \n_0_txsync_fsm.fsm_tx[4]_i_2__3 ;
  wire \n_0_txsync_fsm.fsm_tx[4]_i_3__2 ;
  wire \n_0_txsync_fsm.fsm_tx[5]_i_1__3 ;
  wire \n_0_txsync_fsm.fsm_tx[5]_i_2__3 ;
  wire \n_0_txsync_fsm.fsm_tx_reg[0]_i_1__3 ;
  wire \n_0_txsync_fsm.fsm_tx_reg[1]_i_1__3 ;
  wire \n_0_txsync_fsm.txsync_done_i_1__2 ;
  wire \n_0_txsync_fsm.txsync_done_i_2__2 ;
  wire \n_0_txsync_fsm.txsync_done_i_3__2 ;
  wire p_0_in7_in;
  wire p_193_out;
  wire p_1_in8_in;
  wire p_359_out;
  wire pipe_mmcm_lock_in;
  wire pipe_pclk_in;
  wire rate_idle_reg1;
  wire rate_idle_reg2;
  wire rxcdrlock_reg1;
  wire rxcdrlock_reg2;
  wire rxdlysresetdone_reg1;
  wire rxdlysresetdone_reg2;
  wire rxelecidle_reg1;
  wire rxelecidle_reg2;
  wire rxphaligndone_m_reg1;
  wire rxphaligndone_m_reg2;
  wire rxphaligndone_s_reg1;
  wire rxphaligndone_s_reg2;
  wire rxsync_donem_reg1;
  wire rxsync_donem_reg2;
  wire rxsync_start_reg1;
  wire rxsync_start_reg2;
  wire rxsyncdone_reg1;
  wire rxsyncdone_reg2;
  wire txdlysresetdone_reg1;
  wire txdlysresetdone_reg2;
  wire txdlysresetdone_reg3;
  wire txphaligndone_reg1;
  wire txphaligndone_reg2;
  wire txphaligndone_reg3;
  wire txphinitdone_reg1;
  wire txphinitdone_reg2;
  wire txphinitdone_reg3;
  wire txsync_start_reg1;
  wire txsync_start_reg2;
  wire txsync_start_reg3;
  wire txsyncdone_reg1;
  wire txsyncdone_reg2;
  wire txsyncdone_reg3;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE gen3_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_193_out),
        .Q(gen3_reg1),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE gen3_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(gen3_reg1),
        .Q(gen3_reg2),
        .R(O7));
LUT6 #(
    .INIT(64'h0000000000000010)) 
     \gth_channel.gthe2_channel_i_i_7__1 
       (.I0(SYNC_FSM_TX[5]),
        .I1(SYNC_FSM_TX[3]),
        .I2(SYNC_FSM_TX[2]),
        .I3(SYNC_FSM_TX[1]),
        .I4(SYNC_FSM_TX[4]),
        .I5(SYNC_FSM_TX[0]),
        .O(O3));
LUT6 #(
    .INIT(64'h0000000000010000)) 
     \gth_channel.gthe2_channel_i_i_8__3 
       (.I0(SYNC_FSM_TX[5]),
        .I1(SYNC_FSM_TX[3]),
        .I2(SYNC_FSM_TX[1]),
        .I3(SYNC_FSM_TX[2]),
        .I4(SYNC_FSM_TX[4]),
        .I5(SYNC_FSM_TX[0]),
        .O(O1));
LUT6 #(
    .INIT(64'h0000000000000004)) 
     \gth_channel.gthe2_channel_i_i_9__3 
       (.I0(SYNC_FSM_TX[5]),
        .I1(SYNC_FSM_TX[3]),
        .I2(SYNC_FSM_TX[1]),
        .I3(SYNC_FSM_TX[2]),
        .I4(SYNC_FSM_TX[4]),
        .I5(SYNC_FSM_TX[0]),
        .O(O2));
(* ASYNC_REG *) 
   FDRE mmcm_lock_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(pipe_mmcm_lock_in),
        .Q(mmcm_lock_reg1),
        .R(O7));
(* ASYNC_REG *) 
   FDRE mmcm_lock_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(mmcm_lock_reg1),
        .Q(mmcm_lock_reg2),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE rate_idle_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(RST_RATE_IDLE),
        .Q(rate_idle_reg1),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE rate_idle_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rate_idle_reg1),
        .Q(rate_idle_reg2),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE rxcdrlock_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(SYNC_RXCDRLOCK),
        .Q(rxcdrlock_reg1),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE rxcdrlock_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxcdrlock_reg1),
        .Q(rxcdrlock_reg2),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE rxdlysresetdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I3),
        .Q(rxdlysresetdone_reg1),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE rxdlysresetdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxdlysresetdone_reg1),
        .Q(rxdlysresetdone_reg2),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE rxelecidle_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_RXELECIDLE),
        .Q(rxelecidle_reg1),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE rxelecidle_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxelecidle_reg1),
        .Q(rxelecidle_reg2),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE rxphaligndone_m_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_359_out),
        .Q(rxphaligndone_m_reg1),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE rxphaligndone_m_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxphaligndone_m_reg1),
        .Q(rxphaligndone_m_reg2),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE rxphaligndone_s_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I4),
        .Q(rxphaligndone_s_reg1),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE rxphaligndone_s_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxphaligndone_s_reg1),
        .Q(rxphaligndone_s_reg2),
        .R(O7));
(* ASYNC_REG *) 
   FDRE rxsync_donem_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(rxsync_donem_reg1),
        .R(O7));
(* ASYNC_REG *) 
   FDRE rxsync_donem_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxsync_donem_reg1),
        .Q(rxsync_donem_reg2),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE rxsync_start_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(SYNC_RXSYNC_START),
        .Q(rxsync_start_reg1),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE rxsync_start_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxsync_start_reg1),
        .Q(rxsync_start_reg2),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE rxsyncdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(SYNC_RXSYNCDONE),
        .Q(rxsyncdone_reg1),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE rxsyncdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxsyncdone_reg1),
        .Q(rxsyncdone_reg2),
        .R(O7));
(* ASYNC_REG *) 
   FDRE txdlysresetdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I2),
        .Q(txdlysresetdone_reg1),
        .R(O7));
(* ASYNC_REG *) 
   FDRE txdlysresetdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txdlysresetdone_reg1),
        .Q(txdlysresetdone_reg2),
        .R(O7));
(* ASYNC_REG *) 
   FDRE txdlysresetdone_reg3_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txdlysresetdone_reg2),
        .Q(txdlysresetdone_reg3),
        .R(O7));
(* ASYNC_REG *) 
   FDRE txphaligndone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(SYNC_TXPHALIGNDONE),
        .Q(txphaligndone_reg1),
        .R(O7));
(* ASYNC_REG *) 
   FDRE txphaligndone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txphaligndone_reg1),
        .Q(txphaligndone_reg2),
        .R(O7));
(* ASYNC_REG *) 
   FDRE txphaligndone_reg3_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txphaligndone_reg2),
        .Q(txphaligndone_reg3),
        .R(O7));
(* ASYNC_REG *) 
   FDRE txphinitdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I1),
        .Q(txphinitdone_reg1),
        .R(O7));
(* ASYNC_REG *) 
   FDRE txphinitdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txphinitdone_reg1),
        .Q(txphinitdone_reg2),
        .R(O7));
(* ASYNC_REG *) 
   FDRE txphinitdone_reg3_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txphinitdone_reg2),
        .Q(txphinitdone_reg3),
        .R(O7));
LUT5 #(
    .INIT(32'hFFFEFEEB)) 
     \txsync_fsm.fsm_tx[0]_i_2__3 
       (.I0(SYNC_FSM_TX[5]),
        .I1(SYNC_FSM_TX[1]),
        .I2(SYNC_FSM_TX[2]),
        .I3(SYNC_FSM_TX[3]),
        .I4(SYNC_FSM_TX[4]),
        .O(\n_0_txsync_fsm.fsm_tx[0]_i_2__3 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
     \txsync_fsm.fsm_tx[0]_i_3__3 
       (.I0(SYNC_FSM_TX[4]),
        .I1(SYNC_FSM_TX[2]),
        .I2(SYNC_FSM_TX[1]),
        .I3(txsync_start_reg2),
        .I4(SYNC_FSM_TX[3]),
        .I5(SYNC_FSM_TX[5]),
        .O(\n_0_txsync_fsm.fsm_tx[0]_i_3__3 ));
LUT6 #(
    .INIT(64'h0000000000000010)) 
     \txsync_fsm.fsm_tx[1]_i_2__3 
       (.I0(SYNC_FSM_TX[4]),
        .I1(SYNC_FSM_TX[2]),
        .I2(SYNC_FSM_TX[1]),
        .I3(mmcm_lock_reg2),
        .I4(SYNC_FSM_TX[3]),
        .I5(SYNC_FSM_TX[5]),
        .O(\n_0_txsync_fsm.fsm_tx[1]_i_2__3 ));
LUT6 #(
    .INIT(64'h0000000000000010)) 
     \txsync_fsm.fsm_tx[1]_i_3__3 
       (.I0(SYNC_FSM_TX[4]),
        .I1(SYNC_FSM_TX[2]),
        .I2(txsync_start_reg2),
        .I3(SYNC_FSM_TX[1]),
        .I4(SYNC_FSM_TX[3]),
        .I5(SYNC_FSM_TX[5]),
        .O(\n_0_txsync_fsm.fsm_tx[1]_i_3__3 ));
LUT4 #(
    .INIT(16'h0004)) 
     \txsync_fsm.fsm_tx[2]_i_1__3 
       (.I0(SYNC_FSM_TX[5]),
        .I1(\n_0_txsync_fsm.fsm_tx[2]_i_2__3 ),
        .I2(SYNC_FSM_TX[4]),
        .I3(SYNC_FSM_TX[0]),
        .O(\n_0_txsync_fsm.fsm_tx[2]_i_1__3 ));
LUT6 #(
    .INIT(64'h0000000038380838)) 
     \txsync_fsm.fsm_tx[2]_i_2__3 
       (.I0(mmcm_lock_reg2),
        .I1(SYNC_FSM_TX[1]),
        .I2(SYNC_FSM_TX[2]),
        .I3(txdlysresetdone_reg2),
        .I4(txdlysresetdone_reg3),
        .I5(SYNC_FSM_TX[3]),
        .O(\n_0_txsync_fsm.fsm_tx[2]_i_2__3 ));
LUT6 #(
    .INIT(64'h0000000000005404)) 
     \txsync_fsm.fsm_tx[3]_i_1__3 
       (.I0(SYNC_FSM_TX[5]),
        .I1(\n_0_txsync_fsm.fsm_tx[3]_i_2__3 ),
        .I2(SYNC_FSM_TX[3]),
        .I3(\n_0_txsync_fsm.fsm_tx[3]_i_3__3 ),
        .I4(SYNC_FSM_TX[4]),
        .I5(SYNC_FSM_TX[0]),
        .O(\n_0_txsync_fsm.fsm_tx[3]_i_1__3 ));
LUT4 #(
    .INIT(16'h0200)) 
     \txsync_fsm.fsm_tx[3]_i_2__3 
       (.I0(txdlysresetdone_reg2),
        .I1(SYNC_FSM_TX[1]),
        .I2(txdlysresetdone_reg3),
        .I3(SYNC_FSM_TX[2]),
        .O(\n_0_txsync_fsm.fsm_tx[3]_i_2__3 ));
LUT6 #(
    .INIT(64'h0000000000007077)) 
     \txsync_fsm.fsm_tx[3]_i_3__3 
       (.I0(p_1_in8_in),
        .I1(p_0_in7_in),
        .I2(txphinitdone_reg3),
        .I3(txphinitdone_reg2),
        .I4(SYNC_FSM_TX[1]),
        .I5(SYNC_FSM_TX[2]),
        .O(\n_0_txsync_fsm.fsm_tx[3]_i_3__3 ));
LUT6 #(
    .INIT(64'h0000000005004040)) 
     \txsync_fsm.fsm_tx[4]_i_1__3 
       (.I0(SYNC_FSM_TX[5]),
        .I1(\n_0_txsync_fsm.fsm_tx[4]_i_2__3 ),
        .I2(SYNC_FSM_TX[4]),
        .I3(\n_0_txsync_fsm.fsm_tx[4]_i_3__2 ),
        .I4(SYNC_FSM_TX[3]),
        .I5(SYNC_FSM_TX[0]),
        .O(\n_0_txsync_fsm.fsm_tx[4]_i_1__3 ));
LUT6 #(
    .INIT(64'h0000000000007077)) 
     \txsync_fsm.fsm_tx[4]_i_2__3 
       (.I0(p_1_in8_in),
        .I1(p_0_in7_in),
        .I2(txphaligndone_reg3),
        .I3(txphaligndone_reg2),
        .I4(SYNC_FSM_TX[1]),
        .I5(SYNC_FSM_TX[2]),
        .O(\n_0_txsync_fsm.fsm_tx[4]_i_2__3 ));
LUT6 #(
    .INIT(64'h0000000040405540)) 
     \txsync_fsm.fsm_tx[4]_i_3__2 
       (.I0(SYNC_FSM_TX[1]),
        .I1(p_0_in7_in),
        .I2(p_1_in8_in),
        .I3(txphinitdone_reg2),
        .I4(txphinitdone_reg3),
        .I5(SYNC_FSM_TX[2]),
        .O(\n_0_txsync_fsm.fsm_tx[4]_i_3__2 ));
LUT5 #(
    .INIT(32'h00001000)) 
     \txsync_fsm.fsm_tx[5]_i_1__3 
       (.I0(SYNC_FSM_TX[5]),
        .I1(SYNC_FSM_TX[3]),
        .I2(\n_0_txsync_fsm.fsm_tx[5]_i_2__3 ),
        .I3(SYNC_FSM_TX[4]),
        .I4(SYNC_FSM_TX[0]),
        .O(\n_0_txsync_fsm.fsm_tx[5]_i_1__3 ));
LUT6 #(
    .INIT(64'h0000000040405540)) 
     \txsync_fsm.fsm_tx[5]_i_2__3 
       (.I0(SYNC_FSM_TX[1]),
        .I1(p_0_in7_in),
        .I2(p_1_in8_in),
        .I3(txphaligndone_reg2),
        .I4(txphaligndone_reg3),
        .I5(SYNC_FSM_TX[2]),
        .O(\n_0_txsync_fsm.fsm_tx[5]_i_2__3 ));
FDSE \txsync_fsm.fsm_tx_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_txsync_fsm.fsm_tx_reg[0]_i_1__3 ),
        .Q(SYNC_FSM_TX[0]),
        .S(O7));
MUXF7 \txsync_fsm.fsm_tx_reg[0]_i_1__3 
       (.I0(\n_0_txsync_fsm.fsm_tx[0]_i_2__3 ),
        .I1(\n_0_txsync_fsm.fsm_tx[0]_i_3__3 ),
        .O(\n_0_txsync_fsm.fsm_tx_reg[0]_i_1__3 ),
        .S(SYNC_FSM_TX[0]));
FDRE \txsync_fsm.fsm_tx_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_txsync_fsm.fsm_tx_reg[1]_i_1__3 ),
        .Q(SYNC_FSM_TX[1]),
        .R(O7));
MUXF7 \txsync_fsm.fsm_tx_reg[1]_i_1__3 
       (.I0(\n_0_txsync_fsm.fsm_tx[1]_i_2__3 ),
        .I1(\n_0_txsync_fsm.fsm_tx[1]_i_3__3 ),
        .O(\n_0_txsync_fsm.fsm_tx_reg[1]_i_1__3 ),
        .S(SYNC_FSM_TX[0]));
FDRE \txsync_fsm.fsm_tx_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_txsync_fsm.fsm_tx[2]_i_1__3 ),
        .Q(SYNC_FSM_TX[2]),
        .R(O7));
FDRE \txsync_fsm.fsm_tx_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_txsync_fsm.fsm_tx[3]_i_1__3 ),
        .Q(SYNC_FSM_TX[3]),
        .R(O7));
FDRE \txsync_fsm.fsm_tx_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_txsync_fsm.fsm_tx[4]_i_1__3 ),
        .Q(SYNC_FSM_TX[4]),
        .R(O7));
FDRE \txsync_fsm.fsm_tx_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_txsync_fsm.fsm_tx[5]_i_1__3 ),
        .Q(SYNC_FSM_TX[5]),
        .R(O7));
LUT6 #(
    .INIT(64'h020200FF02020000)) 
     \txsync_fsm.txsync_done_i_1__2 
       (.I0(\n_0_txsync_fsm.txsync_done_i_2__2 ),
        .I1(SYNC_FSM_TX[4]),
        .I2(SYNC_FSM_TX[0]),
        .I3(\n_0_txsync_fsm.txsync_done_i_3__2 ),
        .I4(SYNC_FSM_TX[5]),
        .I5(RST_TXSYNC_DONE),
        .O(\n_0_txsync_fsm.txsync_done_i_1__2 ));
LUT3 #(
    .INIT(8'h01)) 
     \txsync_fsm.txsync_done_i_2__2 
       (.I0(SYNC_FSM_TX[2]),
        .I1(SYNC_FSM_TX[1]),
        .I2(SYNC_FSM_TX[3]),
        .O(\n_0_txsync_fsm.txsync_done_i_2__2 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
     \txsync_fsm.txsync_done_i_3__2 
       (.I0(SYNC_FSM_TX[0]),
        .I1(SYNC_FSM_TX[1]),
        .I2(SYNC_FSM_TX[4]),
        .I3(txsync_start_reg2),
        .I4(SYNC_FSM_TX[2]),
        .I5(SYNC_FSM_TX[3]),
        .O(\n_0_txsync_fsm.txsync_done_i_3__2 ));
FDRE \txsync_fsm.txsync_done_reg 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_txsync_fsm.txsync_done_i_1__2 ),
        .Q(RST_TXSYNC_DONE),
        .R(O7));
(* ASYNC_REG *) 
   FDRE txsync_start_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(SYNC_TXSYNC_START),
        .Q(txsync_start_reg1),
        .R(O7));
(* ASYNC_REG *) 
   FDRE txsync_start_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txsync_start_reg1),
        .Q(txsync_start_reg2),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE txsync_start_reg3_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txsync_start_reg2),
        .Q(txsync_start_reg3),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE txsyncdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(SYNC_TXSYNCDONE),
        .Q(txsyncdone_reg1),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE txsyncdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txsyncdone_reg1),
        .Q(txsyncdone_reg2),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE txsyncdone_reg3_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txsyncdone_reg2),
        .Q(txsyncdone_reg3),
        .R(O7));
endmodule

(* ORIG_REF_NAME = "vc709_pcie_x8_gen3_pipe_sync" *) 
module vc709_pcie_x8_gen3vc709_pcie_x8_gen3_pipe_sync_32
   (SYNC_FSM_TX,
    O1,
    O2,
    O3,
    RST_TXSYNC_DONE,
    O7,
    SYNC_TXPHALIGNDONE,
    pipe_pclk_in,
    I1,
    I2,
    pipe_mmcm_lock_in,
    SYNC_TXSYNC_START,
    EQ_GEN3,
    RST_RATE_IDLE,
    PIPE_RXELECIDLE,
    SYNC_RXCDRLOCK,
    SYNC_TXSYNCDONE,
    SYNC_RXSYNC_START,
    I3,
    p_359_out,
    I4,
    SYNC_RXSYNCDONE,
    p_1_in8_in,
    p_0_in7_in);
  output [5:0]SYNC_FSM_TX;
  output O1;
  output O2;
  output O3;
  output [0:0]RST_TXSYNC_DONE;
  input [0:0]O7;
  input SYNC_TXPHALIGNDONE;
  input pipe_pclk_in;
  input I1;
  input I2;
  input pipe_mmcm_lock_in;
  input SYNC_TXSYNC_START;
  input EQ_GEN3;
  input [0:0]RST_RATE_IDLE;
  input [0:0]PIPE_RXELECIDLE;
  input SYNC_RXCDRLOCK;
  input SYNC_TXSYNCDONE;
  input SYNC_RXSYNC_START;
  input I3;
  input p_359_out;
  input I4;
  input SYNC_RXSYNCDONE;
  input p_1_in8_in;
  input p_0_in7_in;

  wire \<const0> ;
  wire \<const1> ;
  wire EQ_GEN3;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire O1;
  wire O2;
  wire O3;
  wire [0:0]O7;
  wire [0:0]PIPE_RXELECIDLE;
  wire [0:0]RST_RATE_IDLE;
  wire [0:0]RST_TXSYNC_DONE;
  wire [5:0]SYNC_FSM_TX;
  wire SYNC_RXCDRLOCK;
  wire SYNC_RXSYNCDONE;
  wire SYNC_RXSYNC_START;
  wire SYNC_TXPHALIGNDONE;
  wire SYNC_TXSYNCDONE;
  wire SYNC_TXSYNC_START;
  wire gen3_reg1;
  wire gen3_reg2;
  wire mmcm_lock_reg1;
  wire mmcm_lock_reg2;
  wire \n_0_txsync_fsm.fsm_tx[0]_i_2__1 ;
  wire \n_0_txsync_fsm.fsm_tx[0]_i_3__1 ;
  wire \n_0_txsync_fsm.fsm_tx[1]_i_2__1 ;
  wire \n_0_txsync_fsm.fsm_tx[1]_i_3__1 ;
  wire \n_0_txsync_fsm.fsm_tx[2]_i_1__1 ;
  wire \n_0_txsync_fsm.fsm_tx[2]_i_2__1 ;
  wire \n_0_txsync_fsm.fsm_tx[3]_i_1__1 ;
  wire \n_0_txsync_fsm.fsm_tx[3]_i_2__1 ;
  wire \n_0_txsync_fsm.fsm_tx[3]_i_3__1 ;
  wire \n_0_txsync_fsm.fsm_tx[4]_i_1__1 ;
  wire \n_0_txsync_fsm.fsm_tx[4]_i_2__1 ;
  wire \n_0_txsync_fsm.fsm_tx[4]_i_3__0 ;
  wire \n_0_txsync_fsm.fsm_tx[5]_i_1__1 ;
  wire \n_0_txsync_fsm.fsm_tx[5]_i_2__1 ;
  wire \n_0_txsync_fsm.fsm_tx_reg[0]_i_1__1 ;
  wire \n_0_txsync_fsm.fsm_tx_reg[1]_i_1__1 ;
  wire \n_0_txsync_fsm.txsync_done_i_1__0 ;
  wire \n_0_txsync_fsm.txsync_done_i_2__0 ;
  wire \n_0_txsync_fsm.txsync_done_i_3__0 ;
  wire p_0_in7_in;
  wire p_1_in8_in;
  wire p_359_out;
  wire pipe_mmcm_lock_in;
  wire pipe_pclk_in;
  wire rate_idle_reg1;
  wire rate_idle_reg2;
  wire rxcdrlock_reg1;
  wire rxcdrlock_reg2;
  wire rxdlysresetdone_reg1;
  wire rxdlysresetdone_reg2;
  wire rxelecidle_reg1;
  wire rxelecidle_reg2;
  wire rxphaligndone_m_reg1;
  wire rxphaligndone_m_reg2;
  wire rxphaligndone_s_reg1;
  wire rxphaligndone_s_reg2;
  wire rxsync_donem_reg1;
  wire rxsync_donem_reg2;
  wire rxsync_start_reg1;
  wire rxsync_start_reg2;
  wire rxsyncdone_reg1;
  wire rxsyncdone_reg2;
  wire txdlysresetdone_reg1;
  wire txdlysresetdone_reg2;
  wire txdlysresetdone_reg3;
  wire txphaligndone_reg1;
  wire txphaligndone_reg2;
  wire txphaligndone_reg3;
  wire txphinitdone_reg1;
  wire txphinitdone_reg2;
  wire txphinitdone_reg3;
  wire txsync_start_reg1;
  wire txsync_start_reg2;
  wire txsync_start_reg3;
  wire txsyncdone_reg1;
  wire txsyncdone_reg2;
  wire txsyncdone_reg3;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE gen3_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(EQ_GEN3),
        .Q(gen3_reg1),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE gen3_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(gen3_reg1),
        .Q(gen3_reg2),
        .R(O7));
LUT6 #(
    .INIT(64'h0000000000000010)) 
     \gth_channel.gthe2_channel_i_i_7__0 
       (.I0(SYNC_FSM_TX[5]),
        .I1(SYNC_FSM_TX[3]),
        .I2(SYNC_FSM_TX[2]),
        .I3(SYNC_FSM_TX[1]),
        .I4(SYNC_FSM_TX[4]),
        .I5(SYNC_FSM_TX[0]),
        .O(O3));
LUT6 #(
    .INIT(64'h0000000000010000)) 
     \gth_channel.gthe2_channel_i_i_8__1 
       (.I0(SYNC_FSM_TX[5]),
        .I1(SYNC_FSM_TX[3]),
        .I2(SYNC_FSM_TX[1]),
        .I3(SYNC_FSM_TX[2]),
        .I4(SYNC_FSM_TX[4]),
        .I5(SYNC_FSM_TX[0]),
        .O(O1));
LUT6 #(
    .INIT(64'h0000000000000004)) 
     \gth_channel.gthe2_channel_i_i_9__1 
       (.I0(SYNC_FSM_TX[5]),
        .I1(SYNC_FSM_TX[3]),
        .I2(SYNC_FSM_TX[1]),
        .I3(SYNC_FSM_TX[2]),
        .I4(SYNC_FSM_TX[4]),
        .I5(SYNC_FSM_TX[0]),
        .O(O2));
(* ASYNC_REG *) 
   FDRE mmcm_lock_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(pipe_mmcm_lock_in),
        .Q(mmcm_lock_reg1),
        .R(O7));
(* ASYNC_REG *) 
   FDRE mmcm_lock_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(mmcm_lock_reg1),
        .Q(mmcm_lock_reg2),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE rate_idle_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(RST_RATE_IDLE),
        .Q(rate_idle_reg1),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE rate_idle_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rate_idle_reg1),
        .Q(rate_idle_reg2),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE rxcdrlock_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(SYNC_RXCDRLOCK),
        .Q(rxcdrlock_reg1),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE rxcdrlock_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxcdrlock_reg1),
        .Q(rxcdrlock_reg2),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE rxdlysresetdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I3),
        .Q(rxdlysresetdone_reg1),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE rxdlysresetdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxdlysresetdone_reg1),
        .Q(rxdlysresetdone_reg2),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE rxelecidle_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_RXELECIDLE),
        .Q(rxelecidle_reg1),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE rxelecidle_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxelecidle_reg1),
        .Q(rxelecidle_reg2),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE rxphaligndone_m_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_359_out),
        .Q(rxphaligndone_m_reg1),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE rxphaligndone_m_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxphaligndone_m_reg1),
        .Q(rxphaligndone_m_reg2),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE rxphaligndone_s_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I4),
        .Q(rxphaligndone_s_reg1),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE rxphaligndone_s_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxphaligndone_s_reg1),
        .Q(rxphaligndone_s_reg2),
        .R(O7));
(* ASYNC_REG *) 
   FDRE rxsync_donem_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(rxsync_donem_reg1),
        .R(O7));
(* ASYNC_REG *) 
   FDRE rxsync_donem_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxsync_donem_reg1),
        .Q(rxsync_donem_reg2),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE rxsync_start_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(SYNC_RXSYNC_START),
        .Q(rxsync_start_reg1),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE rxsync_start_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxsync_start_reg1),
        .Q(rxsync_start_reg2),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE rxsyncdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(SYNC_RXSYNCDONE),
        .Q(rxsyncdone_reg1),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE rxsyncdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxsyncdone_reg1),
        .Q(rxsyncdone_reg2),
        .R(O7));
(* ASYNC_REG *) 
   FDRE txdlysresetdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I2),
        .Q(txdlysresetdone_reg1),
        .R(O7));
(* ASYNC_REG *) 
   FDRE txdlysresetdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txdlysresetdone_reg1),
        .Q(txdlysresetdone_reg2),
        .R(O7));
(* ASYNC_REG *) 
   FDRE txdlysresetdone_reg3_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txdlysresetdone_reg2),
        .Q(txdlysresetdone_reg3),
        .R(O7));
(* ASYNC_REG *) 
   FDRE txphaligndone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(SYNC_TXPHALIGNDONE),
        .Q(txphaligndone_reg1),
        .R(O7));
(* ASYNC_REG *) 
   FDRE txphaligndone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txphaligndone_reg1),
        .Q(txphaligndone_reg2),
        .R(O7));
(* ASYNC_REG *) 
   FDRE txphaligndone_reg3_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txphaligndone_reg2),
        .Q(txphaligndone_reg3),
        .R(O7));
(* ASYNC_REG *) 
   FDRE txphinitdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I1),
        .Q(txphinitdone_reg1),
        .R(O7));
(* ASYNC_REG *) 
   FDRE txphinitdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txphinitdone_reg1),
        .Q(txphinitdone_reg2),
        .R(O7));
(* ASYNC_REG *) 
   FDRE txphinitdone_reg3_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txphinitdone_reg2),
        .Q(txphinitdone_reg3),
        .R(O7));
LUT5 #(
    .INIT(32'hFFFEFEEB)) 
     \txsync_fsm.fsm_tx[0]_i_2__1 
       (.I0(SYNC_FSM_TX[5]),
        .I1(SYNC_FSM_TX[1]),
        .I2(SYNC_FSM_TX[2]),
        .I3(SYNC_FSM_TX[3]),
        .I4(SYNC_FSM_TX[4]),
        .O(\n_0_txsync_fsm.fsm_tx[0]_i_2__1 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
     \txsync_fsm.fsm_tx[0]_i_3__1 
       (.I0(SYNC_FSM_TX[4]),
        .I1(SYNC_FSM_TX[2]),
        .I2(SYNC_FSM_TX[1]),
        .I3(txsync_start_reg2),
        .I4(SYNC_FSM_TX[3]),
        .I5(SYNC_FSM_TX[5]),
        .O(\n_0_txsync_fsm.fsm_tx[0]_i_3__1 ));
LUT6 #(
    .INIT(64'h0000000000000010)) 
     \txsync_fsm.fsm_tx[1]_i_2__1 
       (.I0(SYNC_FSM_TX[4]),
        .I1(SYNC_FSM_TX[2]),
        .I2(SYNC_FSM_TX[1]),
        .I3(mmcm_lock_reg2),
        .I4(SYNC_FSM_TX[3]),
        .I5(SYNC_FSM_TX[5]),
        .O(\n_0_txsync_fsm.fsm_tx[1]_i_2__1 ));
LUT6 #(
    .INIT(64'h0000000000000010)) 
     \txsync_fsm.fsm_tx[1]_i_3__1 
       (.I0(SYNC_FSM_TX[4]),
        .I1(SYNC_FSM_TX[2]),
        .I2(txsync_start_reg2),
        .I3(SYNC_FSM_TX[1]),
        .I4(SYNC_FSM_TX[3]),
        .I5(SYNC_FSM_TX[5]),
        .O(\n_0_txsync_fsm.fsm_tx[1]_i_3__1 ));
LUT4 #(
    .INIT(16'h0004)) 
     \txsync_fsm.fsm_tx[2]_i_1__1 
       (.I0(SYNC_FSM_TX[5]),
        .I1(\n_0_txsync_fsm.fsm_tx[2]_i_2__1 ),
        .I2(SYNC_FSM_TX[4]),
        .I3(SYNC_FSM_TX[0]),
        .O(\n_0_txsync_fsm.fsm_tx[2]_i_1__1 ));
LUT6 #(
    .INIT(64'h0000000038380838)) 
     \txsync_fsm.fsm_tx[2]_i_2__1 
       (.I0(mmcm_lock_reg2),
        .I1(SYNC_FSM_TX[1]),
        .I2(SYNC_FSM_TX[2]),
        .I3(txdlysresetdone_reg2),
        .I4(txdlysresetdone_reg3),
        .I5(SYNC_FSM_TX[3]),
        .O(\n_0_txsync_fsm.fsm_tx[2]_i_2__1 ));
LUT6 #(
    .INIT(64'h0000000000005404)) 
     \txsync_fsm.fsm_tx[3]_i_1__1 
       (.I0(SYNC_FSM_TX[5]),
        .I1(\n_0_txsync_fsm.fsm_tx[3]_i_2__1 ),
        .I2(SYNC_FSM_TX[3]),
        .I3(\n_0_txsync_fsm.fsm_tx[3]_i_3__1 ),
        .I4(SYNC_FSM_TX[4]),
        .I5(SYNC_FSM_TX[0]),
        .O(\n_0_txsync_fsm.fsm_tx[3]_i_1__1 ));
LUT4 #(
    .INIT(16'h0200)) 
     \txsync_fsm.fsm_tx[3]_i_2__1 
       (.I0(txdlysresetdone_reg2),
        .I1(SYNC_FSM_TX[1]),
        .I2(txdlysresetdone_reg3),
        .I3(SYNC_FSM_TX[2]),
        .O(\n_0_txsync_fsm.fsm_tx[3]_i_2__1 ));
LUT6 #(
    .INIT(64'h0000000000007077)) 
     \txsync_fsm.fsm_tx[3]_i_3__1 
       (.I0(p_1_in8_in),
        .I1(p_0_in7_in),
        .I2(txphinitdone_reg3),
        .I3(txphinitdone_reg2),
        .I4(SYNC_FSM_TX[1]),
        .I5(SYNC_FSM_TX[2]),
        .O(\n_0_txsync_fsm.fsm_tx[3]_i_3__1 ));
LUT6 #(
    .INIT(64'h0000000005004040)) 
     \txsync_fsm.fsm_tx[4]_i_1__1 
       (.I0(SYNC_FSM_TX[5]),
        .I1(\n_0_txsync_fsm.fsm_tx[4]_i_2__1 ),
        .I2(SYNC_FSM_TX[4]),
        .I3(\n_0_txsync_fsm.fsm_tx[4]_i_3__0 ),
        .I4(SYNC_FSM_TX[3]),
        .I5(SYNC_FSM_TX[0]),
        .O(\n_0_txsync_fsm.fsm_tx[4]_i_1__1 ));
LUT6 #(
    .INIT(64'h0000000000007077)) 
     \txsync_fsm.fsm_tx[4]_i_2__1 
       (.I0(p_1_in8_in),
        .I1(p_0_in7_in),
        .I2(txphaligndone_reg3),
        .I3(txphaligndone_reg2),
        .I4(SYNC_FSM_TX[1]),
        .I5(SYNC_FSM_TX[2]),
        .O(\n_0_txsync_fsm.fsm_tx[4]_i_2__1 ));
LUT6 #(
    .INIT(64'h0000000040405540)) 
     \txsync_fsm.fsm_tx[4]_i_3__0 
       (.I0(SYNC_FSM_TX[1]),
        .I1(p_0_in7_in),
        .I2(p_1_in8_in),
        .I3(txphinitdone_reg2),
        .I4(txphinitdone_reg3),
        .I5(SYNC_FSM_TX[2]),
        .O(\n_0_txsync_fsm.fsm_tx[4]_i_3__0 ));
LUT5 #(
    .INIT(32'h00001000)) 
     \txsync_fsm.fsm_tx[5]_i_1__1 
       (.I0(SYNC_FSM_TX[5]),
        .I1(SYNC_FSM_TX[3]),
        .I2(\n_0_txsync_fsm.fsm_tx[5]_i_2__1 ),
        .I3(SYNC_FSM_TX[4]),
        .I4(SYNC_FSM_TX[0]),
        .O(\n_0_txsync_fsm.fsm_tx[5]_i_1__1 ));
LUT6 #(
    .INIT(64'h0000000040405540)) 
     \txsync_fsm.fsm_tx[5]_i_2__1 
       (.I0(SYNC_FSM_TX[1]),
        .I1(p_0_in7_in),
        .I2(p_1_in8_in),
        .I3(txphaligndone_reg2),
        .I4(txphaligndone_reg3),
        .I5(SYNC_FSM_TX[2]),
        .O(\n_0_txsync_fsm.fsm_tx[5]_i_2__1 ));
FDSE \txsync_fsm.fsm_tx_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_txsync_fsm.fsm_tx_reg[0]_i_1__1 ),
        .Q(SYNC_FSM_TX[0]),
        .S(O7));
MUXF7 \txsync_fsm.fsm_tx_reg[0]_i_1__1 
       (.I0(\n_0_txsync_fsm.fsm_tx[0]_i_2__1 ),
        .I1(\n_0_txsync_fsm.fsm_tx[0]_i_3__1 ),
        .O(\n_0_txsync_fsm.fsm_tx_reg[0]_i_1__1 ),
        .S(SYNC_FSM_TX[0]));
FDRE \txsync_fsm.fsm_tx_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_txsync_fsm.fsm_tx_reg[1]_i_1__1 ),
        .Q(SYNC_FSM_TX[1]),
        .R(O7));
MUXF7 \txsync_fsm.fsm_tx_reg[1]_i_1__1 
       (.I0(\n_0_txsync_fsm.fsm_tx[1]_i_2__1 ),
        .I1(\n_0_txsync_fsm.fsm_tx[1]_i_3__1 ),
        .O(\n_0_txsync_fsm.fsm_tx_reg[1]_i_1__1 ),
        .S(SYNC_FSM_TX[0]));
FDRE \txsync_fsm.fsm_tx_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_txsync_fsm.fsm_tx[2]_i_1__1 ),
        .Q(SYNC_FSM_TX[2]),
        .R(O7));
FDRE \txsync_fsm.fsm_tx_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_txsync_fsm.fsm_tx[3]_i_1__1 ),
        .Q(SYNC_FSM_TX[3]),
        .R(O7));
FDRE \txsync_fsm.fsm_tx_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_txsync_fsm.fsm_tx[4]_i_1__1 ),
        .Q(SYNC_FSM_TX[4]),
        .R(O7));
FDRE \txsync_fsm.fsm_tx_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_txsync_fsm.fsm_tx[5]_i_1__1 ),
        .Q(SYNC_FSM_TX[5]),
        .R(O7));
LUT6 #(
    .INIT(64'h020200FF02020000)) 
     \txsync_fsm.txsync_done_i_1__0 
       (.I0(\n_0_txsync_fsm.txsync_done_i_2__0 ),
        .I1(SYNC_FSM_TX[4]),
        .I2(SYNC_FSM_TX[0]),
        .I3(\n_0_txsync_fsm.txsync_done_i_3__0 ),
        .I4(SYNC_FSM_TX[5]),
        .I5(RST_TXSYNC_DONE),
        .O(\n_0_txsync_fsm.txsync_done_i_1__0 ));
LUT3 #(
    .INIT(8'h01)) 
     \txsync_fsm.txsync_done_i_2__0 
       (.I0(SYNC_FSM_TX[2]),
        .I1(SYNC_FSM_TX[1]),
        .I2(SYNC_FSM_TX[3]),
        .O(\n_0_txsync_fsm.txsync_done_i_2__0 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
     \txsync_fsm.txsync_done_i_3__0 
       (.I0(SYNC_FSM_TX[0]),
        .I1(SYNC_FSM_TX[1]),
        .I2(SYNC_FSM_TX[4]),
        .I3(txsync_start_reg2),
        .I4(SYNC_FSM_TX[2]),
        .I5(SYNC_FSM_TX[3]),
        .O(\n_0_txsync_fsm.txsync_done_i_3__0 ));
FDRE \txsync_fsm.txsync_done_reg 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_txsync_fsm.txsync_done_i_1__0 ),
        .Q(RST_TXSYNC_DONE),
        .R(O7));
(* ASYNC_REG *) 
   FDRE txsync_start_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(SYNC_TXSYNC_START),
        .Q(txsync_start_reg1),
        .R(O7));
(* ASYNC_REG *) 
   FDRE txsync_start_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txsync_start_reg1),
        .Q(txsync_start_reg2),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE txsync_start_reg3_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txsync_start_reg2),
        .Q(txsync_start_reg3),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE txsyncdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(SYNC_TXSYNCDONE),
        .Q(txsyncdone_reg1),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE txsyncdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txsyncdone_reg1),
        .Q(txsyncdone_reg2),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE txsyncdone_reg3_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txsyncdone_reg2),
        .Q(txsyncdone_reg3),
        .R(O7));
endmodule

(* ORIG_REF_NAME = "vc709_pcie_x8_gen3_pipe_sync" *) 
module vc709_pcie_x8_gen3vc709_pcie_x8_gen3_pipe_sync_40
   (SYNC_FSM_TX,
    RST_TXSYNC_DONE,
    O1,
    O2,
    O3,
    O4,
    O7,
    SYNC_TXPHALIGNDONE,
    pipe_pclk_in,
    I1,
    I2,
    pipe_mmcm_lock_in,
    SYNC_TXSYNC_START,
    I3,
    RST_RATE_IDLE,
    PIPE_RXELECIDLE,
    SYNC_RXCDRLOCK,
    SYNC_TXSYNCDONE,
    SYNC_RXSYNC_START,
    I4,
    p_359_out,
    I5,
    SYNC_RXSYNCDONE,
    I6,
    p_0_in7_in,
    p_1_in8_in);
  output [5:0]SYNC_FSM_TX;
  output [0:0]RST_TXSYNC_DONE;
  output O1;
  output O2;
  output O3;
  output O4;
  input [0:0]O7;
  input SYNC_TXPHALIGNDONE;
  input pipe_pclk_in;
  input I1;
  input I2;
  input pipe_mmcm_lock_in;
  input SYNC_TXSYNC_START;
  input I3;
  input [0:0]RST_RATE_IDLE;
  input [0:0]PIPE_RXELECIDLE;
  input SYNC_RXCDRLOCK;
  input SYNC_TXSYNCDONE;
  input SYNC_RXSYNC_START;
  input I4;
  input p_359_out;
  input I5;
  input SYNC_RXSYNCDONE;
  input I6;
  input p_0_in7_in;
  input p_1_in8_in;

  wire \<const0> ;
  wire \<const1> ;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire [0:0]O7;
  wire [0:0]PIPE_RXELECIDLE;
  wire [0:0]RST_RATE_IDLE;
  wire [0:0]RST_TXSYNC_DONE;
  wire [5:0]SYNC_FSM_TX;
  wire SYNC_RXCDRLOCK;
  wire SYNC_RXSYNCDONE;
  wire SYNC_RXSYNC_START;
  wire SYNC_TXPHALIGNDONE;
  wire SYNC_TXSYNCDONE;
  wire SYNC_TXSYNC_START;
  wire gen3_reg1;
  wire gen3_reg2;
  wire mmcm_lock_reg1;
  wire mmcm_lock_reg2;
  wire \n_0_txsync_fsm.fsm_tx[0]_i_2 ;
  wire \n_0_txsync_fsm.fsm_tx[0]_i_3 ;
  wire \n_0_txsync_fsm.fsm_tx[0]_i_4 ;
  wire \n_0_txsync_fsm.fsm_tx[1]_i_2 ;
  wire \n_0_txsync_fsm.fsm_tx[1]_i_3 ;
  wire \n_0_txsync_fsm.fsm_tx[2]_i_1 ;
  wire \n_0_txsync_fsm.fsm_tx[2]_i_2 ;
  wire \n_0_txsync_fsm.fsm_tx[3]_i_1 ;
  wire \n_0_txsync_fsm.fsm_tx[3]_i_2 ;
  wire \n_0_txsync_fsm.fsm_tx[3]_i_3 ;
  wire \n_0_txsync_fsm.fsm_tx[4]_i_1 ;
  wire \n_0_txsync_fsm.fsm_tx[4]_i_2 ;
  wire \n_0_txsync_fsm.fsm_tx[5]_i_1 ;
  wire \n_0_txsync_fsm.fsm_tx[5]_i_2 ;
  wire \n_0_txsync_fsm.fsm_tx[5]_i_3 ;
  wire \n_0_txsync_fsm.fsm_tx_reg[0]_i_1 ;
  wire \n_0_txsync_fsm.fsm_tx_reg[1]_i_1 ;
  wire \n_0_txsync_fsm.txdlyen_i_1 ;
  wire \n_0_txsync_fsm.txdlyen_i_2 ;
  wire \n_0_txsync_fsm.txdlyen_i_3 ;
  wire \n_0_txsync_fsm.txsync_done_i_1__6 ;
  wire p_0_in7_in;
  wire p_1_in8_in;
  wire p_359_out;
  wire pipe_mmcm_lock_in;
  wire pipe_pclk_in;
  wire rate_idle_reg1;
  wire rate_idle_reg2;
  wire rxcdrlock_reg1;
  wire rxcdrlock_reg2;
  wire rxdlysresetdone_reg1;
  wire rxdlysresetdone_reg2;
  wire rxelecidle_reg1;
  wire rxelecidle_reg2;
  wire rxphaligndone_m_reg1;
  wire rxphaligndone_m_reg2;
  wire rxphaligndone_s_reg1;
  wire rxphaligndone_s_reg2;
  wire rxsync_donem_reg1;
  wire rxsync_donem_reg2;
  wire rxsync_start_reg1;
  wire rxsync_start_reg2;
  wire rxsyncdone_reg1;
  wire rxsyncdone_reg2;
  wire txdlysresetdone_reg1;
  wire txdlysresetdone_reg2;
  wire txdlysresetdone_reg3;
  wire txphaligndone_reg1;
  wire txphaligndone_reg2;
  wire txphaligndone_reg3;
  wire txphinitdone_reg1;
  wire txphinitdone_reg2;
  wire txphinitdone_reg3;
  wire txsync_start_reg1;
  wire txsync_start_reg2;
  wire txsync_start_reg3;
  wire txsyncdone_reg1;
  wire txsyncdone_reg2;
  wire txsyncdone_reg3;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE gen3_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I3),
        .Q(gen3_reg1),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE gen3_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(gen3_reg1),
        .Q(gen3_reg2),
        .R(O7));
LUT6 #(
    .INIT(64'h0000000000000010)) 
     \gth_channel.gthe2_channel_i_i_7 
       (.I0(SYNC_FSM_TX[5]),
        .I1(SYNC_FSM_TX[3]),
        .I2(SYNC_FSM_TX[2]),
        .I3(SYNC_FSM_TX[1]),
        .I4(SYNC_FSM_TX[4]),
        .I5(SYNC_FSM_TX[0]),
        .O(O3));
LUT6 #(
    .INIT(64'h0000000000010000)) 
     \gth_channel.gthe2_channel_i_i_8 
       (.I0(SYNC_FSM_TX[5]),
        .I1(SYNC_FSM_TX[3]),
        .I2(SYNC_FSM_TX[1]),
        .I3(SYNC_FSM_TX[2]),
        .I4(SYNC_FSM_TX[4]),
        .I5(SYNC_FSM_TX[0]),
        .O(O1));
LUT6 #(
    .INIT(64'h0000000000000004)) 
     \gth_channel.gthe2_channel_i_i_9 
       (.I0(SYNC_FSM_TX[5]),
        .I1(SYNC_FSM_TX[3]),
        .I2(SYNC_FSM_TX[1]),
        .I3(SYNC_FSM_TX[2]),
        .I4(SYNC_FSM_TX[4]),
        .I5(SYNC_FSM_TX[0]),
        .O(O2));
(* ASYNC_REG *) 
   FDRE mmcm_lock_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(pipe_mmcm_lock_in),
        .Q(mmcm_lock_reg1),
        .R(O7));
(* ASYNC_REG *) 
   FDRE mmcm_lock_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(mmcm_lock_reg1),
        .Q(mmcm_lock_reg2),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE rate_idle_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(RST_RATE_IDLE),
        .Q(rate_idle_reg1),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE rate_idle_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rate_idle_reg1),
        .Q(rate_idle_reg2),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE rxcdrlock_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(SYNC_RXCDRLOCK),
        .Q(rxcdrlock_reg1),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE rxcdrlock_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxcdrlock_reg1),
        .Q(rxcdrlock_reg2),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE rxdlysresetdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I4),
        .Q(rxdlysresetdone_reg1),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE rxdlysresetdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxdlysresetdone_reg1),
        .Q(rxdlysresetdone_reg2),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE rxelecidle_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_RXELECIDLE),
        .Q(rxelecidle_reg1),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE rxelecidle_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxelecidle_reg1),
        .Q(rxelecidle_reg2),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE rxphaligndone_m_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_359_out),
        .Q(rxphaligndone_m_reg1),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE rxphaligndone_m_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxphaligndone_m_reg1),
        .Q(rxphaligndone_m_reg2),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE rxphaligndone_s_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I5),
        .Q(rxphaligndone_s_reg1),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE rxphaligndone_s_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxphaligndone_s_reg1),
        .Q(rxphaligndone_s_reg2),
        .R(O7));
(* ASYNC_REG *) 
   FDRE rxsync_donem_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(rxsync_donem_reg1),
        .R(O7));
(* ASYNC_REG *) 
   FDRE rxsync_donem_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxsync_donem_reg1),
        .Q(rxsync_donem_reg2),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE rxsync_start_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(SYNC_RXSYNC_START),
        .Q(rxsync_start_reg1),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE rxsync_start_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxsync_start_reg1),
        .Q(rxsync_start_reg2),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE rxsyncdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(SYNC_RXSYNCDONE),
        .Q(rxsyncdone_reg1),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE rxsyncdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxsyncdone_reg1),
        .Q(rxsyncdone_reg2),
        .R(O7));
(* ASYNC_REG *) 
   FDRE txdlysresetdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I2),
        .Q(txdlysresetdone_reg1),
        .R(O7));
(* ASYNC_REG *) 
   FDRE txdlysresetdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txdlysresetdone_reg1),
        .Q(txdlysresetdone_reg2),
        .R(O7));
(* ASYNC_REG *) 
   FDRE txdlysresetdone_reg3_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txdlysresetdone_reg2),
        .Q(txdlysresetdone_reg3),
        .R(O7));
(* ASYNC_REG *) 
   FDRE txphaligndone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(SYNC_TXPHALIGNDONE),
        .Q(txphaligndone_reg1),
        .R(O7));
(* ASYNC_REG *) 
   FDRE txphaligndone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txphaligndone_reg1),
        .Q(txphaligndone_reg2),
        .R(O7));
(* ASYNC_REG *) 
   FDRE txphaligndone_reg3_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txphaligndone_reg2),
        .Q(txphaligndone_reg3),
        .R(O7));
(* ASYNC_REG *) 
   FDRE txphinitdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I1),
        .Q(txphinitdone_reg1),
        .R(O7));
(* ASYNC_REG *) 
   FDRE txphinitdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txphinitdone_reg1),
        .Q(txphinitdone_reg2),
        .R(O7));
(* ASYNC_REG *) 
   FDRE txphinitdone_reg3_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txphinitdone_reg2),
        .Q(txphinitdone_reg3),
        .R(O7));
LUT6 #(
    .INIT(64'hFFFBFFF8FFF8FCCB)) 
     \txsync_fsm.fsm_tx[0]_i_2 
       (.I0(\n_0_txsync_fsm.fsm_tx[0]_i_4 ),
        .I1(SYNC_FSM_TX[5]),
        .I2(SYNC_FSM_TX[4]),
        .I3(SYNC_FSM_TX[3]),
        .I4(SYNC_FSM_TX[2]),
        .I5(SYNC_FSM_TX[1]),
        .O(\n_0_txsync_fsm.fsm_tx[0]_i_2 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
     \txsync_fsm.fsm_tx[0]_i_3 
       (.I0(SYNC_FSM_TX[4]),
        .I1(SYNC_FSM_TX[2]),
        .I2(SYNC_FSM_TX[1]),
        .I3(txsync_start_reg2),
        .I4(SYNC_FSM_TX[3]),
        .I5(SYNC_FSM_TX[5]),
        .O(\n_0_txsync_fsm.fsm_tx[0]_i_3 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8F88)) 
     \txsync_fsm.fsm_tx[0]_i_4 
       (.I0(p_1_in8_in),
        .I1(p_0_in7_in),
        .I2(txphaligndone_reg3),
        .I3(txphaligndone_reg2),
        .I4(SYNC_FSM_TX[1]),
        .I5(SYNC_FSM_TX[2]),
        .O(\n_0_txsync_fsm.fsm_tx[0]_i_4 ));
LUT6 #(
    .INIT(64'h0000000000000010)) 
     \txsync_fsm.fsm_tx[1]_i_2 
       (.I0(SYNC_FSM_TX[4]),
        .I1(SYNC_FSM_TX[2]),
        .I2(SYNC_FSM_TX[1]),
        .I3(mmcm_lock_reg2),
        .I4(SYNC_FSM_TX[3]),
        .I5(SYNC_FSM_TX[5]),
        .O(\n_0_txsync_fsm.fsm_tx[1]_i_2 ));
LUT6 #(
    .INIT(64'h0000000000000010)) 
     \txsync_fsm.fsm_tx[1]_i_3 
       (.I0(SYNC_FSM_TX[4]),
        .I1(SYNC_FSM_TX[2]),
        .I2(txsync_start_reg2),
        .I3(SYNC_FSM_TX[1]),
        .I4(SYNC_FSM_TX[3]),
        .I5(SYNC_FSM_TX[5]),
        .O(\n_0_txsync_fsm.fsm_tx[1]_i_3 ));
LUT4 #(
    .INIT(16'h0004)) 
     \txsync_fsm.fsm_tx[2]_i_1 
       (.I0(SYNC_FSM_TX[5]),
        .I1(\n_0_txsync_fsm.fsm_tx[2]_i_2 ),
        .I2(SYNC_FSM_TX[4]),
        .I3(SYNC_FSM_TX[0]),
        .O(\n_0_txsync_fsm.fsm_tx[2]_i_1 ));
LUT6 #(
    .INIT(64'h0000000038380838)) 
     \txsync_fsm.fsm_tx[2]_i_2 
       (.I0(mmcm_lock_reg2),
        .I1(SYNC_FSM_TX[1]),
        .I2(SYNC_FSM_TX[2]),
        .I3(txdlysresetdone_reg2),
        .I4(txdlysresetdone_reg3),
        .I5(SYNC_FSM_TX[3]),
        .O(\n_0_txsync_fsm.fsm_tx[2]_i_2 ));
LUT6 #(
    .INIT(64'h0000000000005404)) 
     \txsync_fsm.fsm_tx[3]_i_1 
       (.I0(SYNC_FSM_TX[5]),
        .I1(\n_0_txsync_fsm.fsm_tx[3]_i_2 ),
        .I2(SYNC_FSM_TX[3]),
        .I3(\n_0_txsync_fsm.fsm_tx[3]_i_3 ),
        .I4(SYNC_FSM_TX[4]),
        .I5(SYNC_FSM_TX[0]),
        .O(\n_0_txsync_fsm.fsm_tx[3]_i_1 ));
LUT4 #(
    .INIT(16'h0200)) 
     \txsync_fsm.fsm_tx[3]_i_2 
       (.I0(txdlysresetdone_reg2),
        .I1(SYNC_FSM_TX[1]),
        .I2(txdlysresetdone_reg3),
        .I3(SYNC_FSM_TX[2]),
        .O(\n_0_txsync_fsm.fsm_tx[3]_i_2 ));
LUT6 #(
    .INIT(64'h0000000000007077)) 
     \txsync_fsm.fsm_tx[3]_i_3 
       (.I0(p_1_in8_in),
        .I1(p_0_in7_in),
        .I2(txphinitdone_reg3),
        .I3(txphinitdone_reg2),
        .I4(SYNC_FSM_TX[1]),
        .I5(SYNC_FSM_TX[2]),
        .O(\n_0_txsync_fsm.fsm_tx[3]_i_3 ));
LUT6 #(
    .INIT(64'h0000000045404040)) 
     \txsync_fsm.fsm_tx[4]_i_1 
       (.I0(SYNC_FSM_TX[5]),
        .I1(\n_0_txsync_fsm.fsm_tx[5]_i_3 ),
        .I2(SYNC_FSM_TX[4]),
        .I3(\n_0_txsync_fsm.fsm_tx[4]_i_2 ),
        .I4(SYNC_FSM_TX[3]),
        .I5(SYNC_FSM_TX[0]),
        .O(\n_0_txsync_fsm.fsm_tx[4]_i_1 ));
LUT6 #(
    .INIT(64'h0000000040405540)) 
     \txsync_fsm.fsm_tx[4]_i_2 
       (.I0(SYNC_FSM_TX[1]),
        .I1(p_0_in7_in),
        .I2(p_1_in8_in),
        .I3(txphinitdone_reg2),
        .I4(txphinitdone_reg3),
        .I5(SYNC_FSM_TX[2]),
        .O(\n_0_txsync_fsm.fsm_tx[4]_i_2 ));
LUT5 #(
    .INIT(32'h00005808)) 
     \txsync_fsm.fsm_tx[5]_i_1 
       (.I0(SYNC_FSM_TX[4]),
        .I1(\n_0_txsync_fsm.fsm_tx[5]_i_2 ),
        .I2(SYNC_FSM_TX[5]),
        .I3(\n_0_txsync_fsm.fsm_tx[5]_i_3 ),
        .I4(SYNC_FSM_TX[0]),
        .O(\n_0_txsync_fsm.fsm_tx[5]_i_1 ));
LUT6 #(
    .INIT(64'h0000000000001055)) 
     \txsync_fsm.fsm_tx[5]_i_2 
       (.I0(SYNC_FSM_TX[2]),
        .I1(txphaligndone_reg3),
        .I2(txphaligndone_reg2),
        .I3(I6),
        .I4(SYNC_FSM_TX[1]),
        .I5(SYNC_FSM_TX[3]),
        .O(\n_0_txsync_fsm.fsm_tx[5]_i_2 ));
LUT6 #(
    .INIT(64'h0000000011010000)) 
     \txsync_fsm.fsm_tx[5]_i_3 
       (.I0(SYNC_FSM_TX[2]),
        .I1(SYNC_FSM_TX[1]),
        .I2(txphaligndone_reg2),
        .I3(txphaligndone_reg3),
        .I4(I6),
        .I5(SYNC_FSM_TX[3]),
        .O(\n_0_txsync_fsm.fsm_tx[5]_i_3 ));
FDSE \txsync_fsm.fsm_tx_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_txsync_fsm.fsm_tx_reg[0]_i_1 ),
        .Q(SYNC_FSM_TX[0]),
        .S(O7));
MUXF7 \txsync_fsm.fsm_tx_reg[0]_i_1 
       (.I0(\n_0_txsync_fsm.fsm_tx[0]_i_2 ),
        .I1(\n_0_txsync_fsm.fsm_tx[0]_i_3 ),
        .O(\n_0_txsync_fsm.fsm_tx_reg[0]_i_1 ),
        .S(SYNC_FSM_TX[0]));
FDRE \txsync_fsm.fsm_tx_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_txsync_fsm.fsm_tx_reg[1]_i_1 ),
        .Q(SYNC_FSM_TX[1]),
        .R(O7));
MUXF7 \txsync_fsm.fsm_tx_reg[1]_i_1 
       (.I0(\n_0_txsync_fsm.fsm_tx[1]_i_2 ),
        .I1(\n_0_txsync_fsm.fsm_tx[1]_i_3 ),
        .O(\n_0_txsync_fsm.fsm_tx_reg[1]_i_1 ),
        .S(SYNC_FSM_TX[0]));
FDRE \txsync_fsm.fsm_tx_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_txsync_fsm.fsm_tx[2]_i_1 ),
        .Q(SYNC_FSM_TX[2]),
        .R(O7));
FDRE \txsync_fsm.fsm_tx_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_txsync_fsm.fsm_tx[3]_i_1 ),
        .Q(SYNC_FSM_TX[3]),
        .R(O7));
FDRE \txsync_fsm.fsm_tx_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_txsync_fsm.fsm_tx[4]_i_1 ),
        .Q(SYNC_FSM_TX[4]),
        .R(O7));
FDRE \txsync_fsm.fsm_tx_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_txsync_fsm.fsm_tx[5]_i_1 ),
        .Q(SYNC_FSM_TX[5]),
        .R(O7));
LUT6 #(
    .INIT(64'h020200FF02020000)) 
     \txsync_fsm.txdlyen_i_1 
       (.I0(\n_0_txsync_fsm.txdlyen_i_2 ),
        .I1(SYNC_FSM_TX[4]),
        .I2(SYNC_FSM_TX[0]),
        .I3(\n_0_txsync_fsm.txdlyen_i_3 ),
        .I4(SYNC_FSM_TX[5]),
        .I5(O4),
        .O(\n_0_txsync_fsm.txdlyen_i_1 ));
LUT3 #(
    .INIT(8'h01)) 
     \txsync_fsm.txdlyen_i_2 
       (.I0(SYNC_FSM_TX[2]),
        .I1(SYNC_FSM_TX[1]),
        .I2(SYNC_FSM_TX[3]),
        .O(\n_0_txsync_fsm.txdlyen_i_2 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
     \txsync_fsm.txdlyen_i_3 
       (.I0(SYNC_FSM_TX[0]),
        .I1(SYNC_FSM_TX[1]),
        .I2(SYNC_FSM_TX[4]),
        .I3(txsync_start_reg2),
        .I4(SYNC_FSM_TX[2]),
        .I5(SYNC_FSM_TX[3]),
        .O(\n_0_txsync_fsm.txdlyen_i_3 ));
FDRE \txsync_fsm.txdlyen_reg 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_txsync_fsm.txdlyen_i_1 ),
        .Q(O4),
        .R(O7));
LUT6 #(
    .INIT(64'h111111D1000000C0)) 
     \txsync_fsm.txsync_done_i_1__6 
       (.I0(\n_0_txsync_fsm.txdlyen_i_3 ),
        .I1(SYNC_FSM_TX[5]),
        .I2(\n_0_txsync_fsm.fsm_tx[5]_i_2 ),
        .I3(SYNC_FSM_TX[4]),
        .I4(SYNC_FSM_TX[0]),
        .I5(RST_TXSYNC_DONE),
        .O(\n_0_txsync_fsm.txsync_done_i_1__6 ));
FDRE \txsync_fsm.txsync_done_reg 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_txsync_fsm.txsync_done_i_1__6 ),
        .Q(RST_TXSYNC_DONE),
        .R(O7));
(* ASYNC_REG *) 
   FDRE txsync_start_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(SYNC_TXSYNC_START),
        .Q(txsync_start_reg1),
        .R(O7));
(* ASYNC_REG *) 
   FDRE txsync_start_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txsync_start_reg1),
        .Q(txsync_start_reg2),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE txsync_start_reg3_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txsync_start_reg2),
        .Q(txsync_start_reg3),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE txsyncdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(SYNC_TXSYNCDONE),
        .Q(txsyncdone_reg1),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE txsyncdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txsyncdone_reg1),
        .Q(txsyncdone_reg2),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE txsyncdone_reg3_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txsyncdone_reg2),
        .Q(txsyncdone_reg3),
        .R(O7));
endmodule

(* ORIG_REF_NAME = "vc709_pcie_x8_gen3_pipe_sync" *) 
module vc709_pcie_x8_gen3vc709_pcie_x8_gen3_pipe_sync_42
   (SYNC_FSM_TX,
    O1,
    O2,
    O3,
    RST_TXSYNC_DONE,
    O7,
    SYNC_TXPHALIGNDONE,
    pipe_pclk_in,
    I1,
    I2,
    pipe_mmcm_lock_in,
    SYNC_TXSYNC_START,
    p_343_out,
    RST_RATE_IDLE,
    PIPE_RXELECIDLE,
    SYNC_RXCDRLOCK,
    SYNC_TXSYNCDONE,
    SYNC_RXSYNC_START,
    I3,
    p_359_out,
    I4,
    SYNC_RXSYNCDONE,
    p_1_in8_in,
    p_0_in7_in);
  output [5:0]SYNC_FSM_TX;
  output O1;
  output O2;
  output O3;
  output [0:0]RST_TXSYNC_DONE;
  input [0:0]O7;
  input SYNC_TXPHALIGNDONE;
  input pipe_pclk_in;
  input I1;
  input I2;
  input pipe_mmcm_lock_in;
  input SYNC_TXSYNC_START;
  input p_343_out;
  input [0:0]RST_RATE_IDLE;
  input [0:0]PIPE_RXELECIDLE;
  input SYNC_RXCDRLOCK;
  input SYNC_TXSYNCDONE;
  input SYNC_RXSYNC_START;
  input I3;
  input p_359_out;
  input I4;
  input SYNC_RXSYNCDONE;
  input p_1_in8_in;
  input p_0_in7_in;

  wire \<const0> ;
  wire \<const1> ;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire O1;
  wire O2;
  wire O3;
  wire [0:0]O7;
  wire [0:0]PIPE_RXELECIDLE;
  wire [0:0]RST_RATE_IDLE;
  wire [0:0]RST_TXSYNC_DONE;
  wire [5:0]SYNC_FSM_TX;
  wire SYNC_RXCDRLOCK;
  wire SYNC_RXSYNCDONE;
  wire SYNC_RXSYNC_START;
  wire SYNC_TXPHALIGNDONE;
  wire SYNC_TXSYNCDONE;
  wire SYNC_TXSYNC_START;
  wire gen3_reg1;
  wire gen3_reg2;
  wire mmcm_lock_reg1;
  wire mmcm_lock_reg2;
  wire \n_0_txsync_fsm.fsm_tx[0]_i_2__0 ;
  wire \n_0_txsync_fsm.fsm_tx[0]_i_3__0 ;
  wire \n_0_txsync_fsm.fsm_tx[1]_i_2__0 ;
  wire \n_0_txsync_fsm.fsm_tx[1]_i_3__0 ;
  wire \n_0_txsync_fsm.fsm_tx[2]_i_1__0 ;
  wire \n_0_txsync_fsm.fsm_tx[2]_i_2__0 ;
  wire \n_0_txsync_fsm.fsm_tx[3]_i_1__0 ;
  wire \n_0_txsync_fsm.fsm_tx[3]_i_2__0 ;
  wire \n_0_txsync_fsm.fsm_tx[3]_i_3__0 ;
  wire \n_0_txsync_fsm.fsm_tx[4]_i_1__0 ;
  wire \n_0_txsync_fsm.fsm_tx[4]_i_2__0 ;
  wire \n_0_txsync_fsm.fsm_tx[4]_i_3 ;
  wire \n_0_txsync_fsm.fsm_tx[5]_i_1__0 ;
  wire \n_0_txsync_fsm.fsm_tx[5]_i_2__0 ;
  wire \n_0_txsync_fsm.fsm_tx_reg[0]_i_1__0 ;
  wire \n_0_txsync_fsm.fsm_tx_reg[1]_i_1__0 ;
  wire \n_0_txsync_fsm.txsync_done_i_1 ;
  wire \n_0_txsync_fsm.txsync_done_i_2 ;
  wire \n_0_txsync_fsm.txsync_done_i_3 ;
  wire p_0_in7_in;
  wire p_1_in8_in;
  wire p_343_out;
  wire p_359_out;
  wire pipe_mmcm_lock_in;
  wire pipe_pclk_in;
  wire rate_idle_reg1;
  wire rate_idle_reg2;
  wire rxcdrlock_reg1;
  wire rxcdrlock_reg2;
  wire rxdlysresetdone_reg1;
  wire rxdlysresetdone_reg2;
  wire rxelecidle_reg1;
  wire rxelecidle_reg2;
  wire rxphaligndone_m_reg1;
  wire rxphaligndone_m_reg2;
  wire rxphaligndone_s_reg1;
  wire rxphaligndone_s_reg2;
  wire rxsync_donem_reg1;
  wire rxsync_donem_reg2;
  wire rxsync_start_reg1;
  wire rxsync_start_reg2;
  wire rxsyncdone_reg1;
  wire rxsyncdone_reg2;
  wire txdlysresetdone_reg1;
  wire txdlysresetdone_reg2;
  wire txdlysresetdone_reg3;
  wire txphaligndone_reg1;
  wire txphaligndone_reg2;
  wire txphaligndone_reg3;
  wire txphinitdone_reg1;
  wire txphinitdone_reg2;
  wire txphinitdone_reg3;
  wire txsync_start_reg1;
  wire txsync_start_reg2;
  wire txsync_start_reg3;
  wire txsyncdone_reg1;
  wire txsyncdone_reg2;
  wire txsyncdone_reg3;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE gen3_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_343_out),
        .Q(gen3_reg1),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE gen3_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(gen3_reg1),
        .Q(gen3_reg2),
        .R(O7));
LUT6 #(
    .INIT(64'h0000000000000004)) 
     \gth_channel.gthe2_channel_i_i_10 
       (.I0(SYNC_FSM_TX[5]),
        .I1(SYNC_FSM_TX[3]),
        .I2(SYNC_FSM_TX[1]),
        .I3(SYNC_FSM_TX[2]),
        .I4(SYNC_FSM_TX[4]),
        .I5(SYNC_FSM_TX[0]),
        .O(O2));
LUT6 #(
    .INIT(64'h0000000000000010)) 
     \gth_channel.gthe2_channel_i_i_8__0 
       (.I0(SYNC_FSM_TX[5]),
        .I1(SYNC_FSM_TX[3]),
        .I2(SYNC_FSM_TX[2]),
        .I3(SYNC_FSM_TX[1]),
        .I4(SYNC_FSM_TX[4]),
        .I5(SYNC_FSM_TX[0]),
        .O(O3));
LUT6 #(
    .INIT(64'h0000000000010000)) 
     \gth_channel.gthe2_channel_i_i_9__0 
       (.I0(SYNC_FSM_TX[5]),
        .I1(SYNC_FSM_TX[3]),
        .I2(SYNC_FSM_TX[1]),
        .I3(SYNC_FSM_TX[2]),
        .I4(SYNC_FSM_TX[4]),
        .I5(SYNC_FSM_TX[0]),
        .O(O1));
(* ASYNC_REG *) 
   FDRE mmcm_lock_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(pipe_mmcm_lock_in),
        .Q(mmcm_lock_reg1),
        .R(O7));
(* ASYNC_REG *) 
   FDRE mmcm_lock_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(mmcm_lock_reg1),
        .Q(mmcm_lock_reg2),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE rate_idle_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(RST_RATE_IDLE),
        .Q(rate_idle_reg1),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE rate_idle_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rate_idle_reg1),
        .Q(rate_idle_reg2),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE rxcdrlock_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(SYNC_RXCDRLOCK),
        .Q(rxcdrlock_reg1),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE rxcdrlock_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxcdrlock_reg1),
        .Q(rxcdrlock_reg2),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE rxdlysresetdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I3),
        .Q(rxdlysresetdone_reg1),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE rxdlysresetdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxdlysresetdone_reg1),
        .Q(rxdlysresetdone_reg2),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE rxelecidle_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_RXELECIDLE),
        .Q(rxelecidle_reg1),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE rxelecidle_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxelecidle_reg1),
        .Q(rxelecidle_reg2),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE rxphaligndone_m_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_359_out),
        .Q(rxphaligndone_m_reg1),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE rxphaligndone_m_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxphaligndone_m_reg1),
        .Q(rxphaligndone_m_reg2),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE rxphaligndone_s_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I4),
        .Q(rxphaligndone_s_reg1),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE rxphaligndone_s_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxphaligndone_s_reg1),
        .Q(rxphaligndone_s_reg2),
        .R(O7));
(* ASYNC_REG *) 
   FDRE rxsync_donem_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(rxsync_donem_reg1),
        .R(O7));
(* ASYNC_REG *) 
   FDRE rxsync_donem_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxsync_donem_reg1),
        .Q(rxsync_donem_reg2),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE rxsync_start_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(SYNC_RXSYNC_START),
        .Q(rxsync_start_reg1),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE rxsync_start_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxsync_start_reg1),
        .Q(rxsync_start_reg2),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE rxsyncdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(SYNC_RXSYNCDONE),
        .Q(rxsyncdone_reg1),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE rxsyncdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxsyncdone_reg1),
        .Q(rxsyncdone_reg2),
        .R(O7));
(* ASYNC_REG *) 
   FDRE txdlysresetdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I2),
        .Q(txdlysresetdone_reg1),
        .R(O7));
(* ASYNC_REG *) 
   FDRE txdlysresetdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txdlysresetdone_reg1),
        .Q(txdlysresetdone_reg2),
        .R(O7));
(* ASYNC_REG *) 
   FDRE txdlysresetdone_reg3_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txdlysresetdone_reg2),
        .Q(txdlysresetdone_reg3),
        .R(O7));
(* ASYNC_REG *) 
   FDRE txphaligndone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(SYNC_TXPHALIGNDONE),
        .Q(txphaligndone_reg1),
        .R(O7));
(* ASYNC_REG *) 
   FDRE txphaligndone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txphaligndone_reg1),
        .Q(txphaligndone_reg2),
        .R(O7));
(* ASYNC_REG *) 
   FDRE txphaligndone_reg3_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txphaligndone_reg2),
        .Q(txphaligndone_reg3),
        .R(O7));
(* ASYNC_REG *) 
   FDRE txphinitdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I1),
        .Q(txphinitdone_reg1),
        .R(O7));
(* ASYNC_REG *) 
   FDRE txphinitdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txphinitdone_reg1),
        .Q(txphinitdone_reg2),
        .R(O7));
(* ASYNC_REG *) 
   FDRE txphinitdone_reg3_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txphinitdone_reg2),
        .Q(txphinitdone_reg3),
        .R(O7));
LUT5 #(
    .INIT(32'hFFFEFEEB)) 
     \txsync_fsm.fsm_tx[0]_i_2__0 
       (.I0(SYNC_FSM_TX[5]),
        .I1(SYNC_FSM_TX[1]),
        .I2(SYNC_FSM_TX[2]),
        .I3(SYNC_FSM_TX[3]),
        .I4(SYNC_FSM_TX[4]),
        .O(\n_0_txsync_fsm.fsm_tx[0]_i_2__0 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
     \txsync_fsm.fsm_tx[0]_i_3__0 
       (.I0(SYNC_FSM_TX[4]),
        .I1(SYNC_FSM_TX[2]),
        .I2(SYNC_FSM_TX[1]),
        .I3(txsync_start_reg2),
        .I4(SYNC_FSM_TX[3]),
        .I5(SYNC_FSM_TX[5]),
        .O(\n_0_txsync_fsm.fsm_tx[0]_i_3__0 ));
LUT6 #(
    .INIT(64'h0000000000000010)) 
     \txsync_fsm.fsm_tx[1]_i_2__0 
       (.I0(SYNC_FSM_TX[4]),
        .I1(SYNC_FSM_TX[2]),
        .I2(SYNC_FSM_TX[1]),
        .I3(mmcm_lock_reg2),
        .I4(SYNC_FSM_TX[3]),
        .I5(SYNC_FSM_TX[5]),
        .O(\n_0_txsync_fsm.fsm_tx[1]_i_2__0 ));
LUT6 #(
    .INIT(64'h0000000000000010)) 
     \txsync_fsm.fsm_tx[1]_i_3__0 
       (.I0(SYNC_FSM_TX[4]),
        .I1(SYNC_FSM_TX[2]),
        .I2(txsync_start_reg2),
        .I3(SYNC_FSM_TX[1]),
        .I4(SYNC_FSM_TX[3]),
        .I5(SYNC_FSM_TX[5]),
        .O(\n_0_txsync_fsm.fsm_tx[1]_i_3__0 ));
LUT4 #(
    .INIT(16'h0004)) 
     \txsync_fsm.fsm_tx[2]_i_1__0 
       (.I0(SYNC_FSM_TX[5]),
        .I1(\n_0_txsync_fsm.fsm_tx[2]_i_2__0 ),
        .I2(SYNC_FSM_TX[4]),
        .I3(SYNC_FSM_TX[0]),
        .O(\n_0_txsync_fsm.fsm_tx[2]_i_1__0 ));
LUT6 #(
    .INIT(64'h0000000038380838)) 
     \txsync_fsm.fsm_tx[2]_i_2__0 
       (.I0(mmcm_lock_reg2),
        .I1(SYNC_FSM_TX[1]),
        .I2(SYNC_FSM_TX[2]),
        .I3(txdlysresetdone_reg2),
        .I4(txdlysresetdone_reg3),
        .I5(SYNC_FSM_TX[3]),
        .O(\n_0_txsync_fsm.fsm_tx[2]_i_2__0 ));
LUT6 #(
    .INIT(64'h0000000000005404)) 
     \txsync_fsm.fsm_tx[3]_i_1__0 
       (.I0(SYNC_FSM_TX[5]),
        .I1(\n_0_txsync_fsm.fsm_tx[3]_i_2__0 ),
        .I2(SYNC_FSM_TX[3]),
        .I3(\n_0_txsync_fsm.fsm_tx[3]_i_3__0 ),
        .I4(SYNC_FSM_TX[4]),
        .I5(SYNC_FSM_TX[0]),
        .O(\n_0_txsync_fsm.fsm_tx[3]_i_1__0 ));
LUT4 #(
    .INIT(16'h0200)) 
     \txsync_fsm.fsm_tx[3]_i_2__0 
       (.I0(txdlysresetdone_reg2),
        .I1(SYNC_FSM_TX[1]),
        .I2(txdlysresetdone_reg3),
        .I3(SYNC_FSM_TX[2]),
        .O(\n_0_txsync_fsm.fsm_tx[3]_i_2__0 ));
LUT6 #(
    .INIT(64'h0000000000007077)) 
     \txsync_fsm.fsm_tx[3]_i_3__0 
       (.I0(p_1_in8_in),
        .I1(p_0_in7_in),
        .I2(txphinitdone_reg3),
        .I3(txphinitdone_reg2),
        .I4(SYNC_FSM_TX[1]),
        .I5(SYNC_FSM_TX[2]),
        .O(\n_0_txsync_fsm.fsm_tx[3]_i_3__0 ));
LUT6 #(
    .INIT(64'h0000000005004040)) 
     \txsync_fsm.fsm_tx[4]_i_1__0 
       (.I0(SYNC_FSM_TX[5]),
        .I1(\n_0_txsync_fsm.fsm_tx[4]_i_2__0 ),
        .I2(SYNC_FSM_TX[4]),
        .I3(\n_0_txsync_fsm.fsm_tx[4]_i_3 ),
        .I4(SYNC_FSM_TX[3]),
        .I5(SYNC_FSM_TX[0]),
        .O(\n_0_txsync_fsm.fsm_tx[4]_i_1__0 ));
LUT6 #(
    .INIT(64'h0000000000007077)) 
     \txsync_fsm.fsm_tx[4]_i_2__0 
       (.I0(p_1_in8_in),
        .I1(p_0_in7_in),
        .I2(txphaligndone_reg3),
        .I3(txphaligndone_reg2),
        .I4(SYNC_FSM_TX[1]),
        .I5(SYNC_FSM_TX[2]),
        .O(\n_0_txsync_fsm.fsm_tx[4]_i_2__0 ));
LUT6 #(
    .INIT(64'h0000000040405540)) 
     \txsync_fsm.fsm_tx[4]_i_3 
       (.I0(SYNC_FSM_TX[1]),
        .I1(p_0_in7_in),
        .I2(p_1_in8_in),
        .I3(txphinitdone_reg2),
        .I4(txphinitdone_reg3),
        .I5(SYNC_FSM_TX[2]),
        .O(\n_0_txsync_fsm.fsm_tx[4]_i_3 ));
LUT5 #(
    .INIT(32'h00001000)) 
     \txsync_fsm.fsm_tx[5]_i_1__0 
       (.I0(SYNC_FSM_TX[5]),
        .I1(SYNC_FSM_TX[3]),
        .I2(\n_0_txsync_fsm.fsm_tx[5]_i_2__0 ),
        .I3(SYNC_FSM_TX[4]),
        .I4(SYNC_FSM_TX[0]),
        .O(\n_0_txsync_fsm.fsm_tx[5]_i_1__0 ));
LUT6 #(
    .INIT(64'h0000000040405540)) 
     \txsync_fsm.fsm_tx[5]_i_2__0 
       (.I0(SYNC_FSM_TX[1]),
        .I1(p_0_in7_in),
        .I2(p_1_in8_in),
        .I3(txphaligndone_reg2),
        .I4(txphaligndone_reg3),
        .I5(SYNC_FSM_TX[2]),
        .O(\n_0_txsync_fsm.fsm_tx[5]_i_2__0 ));
FDSE \txsync_fsm.fsm_tx_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_txsync_fsm.fsm_tx_reg[0]_i_1__0 ),
        .Q(SYNC_FSM_TX[0]),
        .S(O7));
MUXF7 \txsync_fsm.fsm_tx_reg[0]_i_1__0 
       (.I0(\n_0_txsync_fsm.fsm_tx[0]_i_2__0 ),
        .I1(\n_0_txsync_fsm.fsm_tx[0]_i_3__0 ),
        .O(\n_0_txsync_fsm.fsm_tx_reg[0]_i_1__0 ),
        .S(SYNC_FSM_TX[0]));
FDRE \txsync_fsm.fsm_tx_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_txsync_fsm.fsm_tx_reg[1]_i_1__0 ),
        .Q(SYNC_FSM_TX[1]),
        .R(O7));
MUXF7 \txsync_fsm.fsm_tx_reg[1]_i_1__0 
       (.I0(\n_0_txsync_fsm.fsm_tx[1]_i_2__0 ),
        .I1(\n_0_txsync_fsm.fsm_tx[1]_i_3__0 ),
        .O(\n_0_txsync_fsm.fsm_tx_reg[1]_i_1__0 ),
        .S(SYNC_FSM_TX[0]));
FDRE \txsync_fsm.fsm_tx_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_txsync_fsm.fsm_tx[2]_i_1__0 ),
        .Q(SYNC_FSM_TX[2]),
        .R(O7));
FDRE \txsync_fsm.fsm_tx_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_txsync_fsm.fsm_tx[3]_i_1__0 ),
        .Q(SYNC_FSM_TX[3]),
        .R(O7));
FDRE \txsync_fsm.fsm_tx_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_txsync_fsm.fsm_tx[4]_i_1__0 ),
        .Q(SYNC_FSM_TX[4]),
        .R(O7));
FDRE \txsync_fsm.fsm_tx_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_txsync_fsm.fsm_tx[5]_i_1__0 ),
        .Q(SYNC_FSM_TX[5]),
        .R(O7));
LUT6 #(
    .INIT(64'h020200FF02020000)) 
     \txsync_fsm.txsync_done_i_1 
       (.I0(\n_0_txsync_fsm.txsync_done_i_2 ),
        .I1(SYNC_FSM_TX[4]),
        .I2(SYNC_FSM_TX[0]),
        .I3(\n_0_txsync_fsm.txsync_done_i_3 ),
        .I4(SYNC_FSM_TX[5]),
        .I5(RST_TXSYNC_DONE),
        .O(\n_0_txsync_fsm.txsync_done_i_1 ));
LUT3 #(
    .INIT(8'h01)) 
     \txsync_fsm.txsync_done_i_2 
       (.I0(SYNC_FSM_TX[2]),
        .I1(SYNC_FSM_TX[1]),
        .I2(SYNC_FSM_TX[3]),
        .O(\n_0_txsync_fsm.txsync_done_i_2 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
     \txsync_fsm.txsync_done_i_3 
       (.I0(SYNC_FSM_TX[0]),
        .I1(SYNC_FSM_TX[1]),
        .I2(SYNC_FSM_TX[4]),
        .I3(txsync_start_reg2),
        .I4(SYNC_FSM_TX[2]),
        .I5(SYNC_FSM_TX[3]),
        .O(\n_0_txsync_fsm.txsync_done_i_3 ));
FDRE \txsync_fsm.txsync_done_reg 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_txsync_fsm.txsync_done_i_1 ),
        .Q(RST_TXSYNC_DONE),
        .R(O7));
(* ASYNC_REG *) 
   FDRE txsync_start_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(SYNC_TXSYNC_START),
        .Q(txsync_start_reg1),
        .R(O7));
(* ASYNC_REG *) 
   FDRE txsync_start_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txsync_start_reg1),
        .Q(txsync_start_reg2),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE txsync_start_reg3_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txsync_start_reg2),
        .Q(txsync_start_reg3),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE txsyncdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(SYNC_TXSYNCDONE),
        .Q(txsyncdone_reg1),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE txsyncdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txsyncdone_reg1),
        .Q(txsyncdone_reg2),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE txsyncdone_reg3_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txsyncdone_reg2),
        .Q(txsyncdone_reg3),
        .R(O7));
endmodule

module vc709_pcie_x8_gen3vc709_pcie_x8_gen3_pipe_user
   (O1,
    p_0_in7_in,
    p_1_in8_in,
    O2,
    phy_rdy_int,
    rxsyncallin,
    O3,
    O4,
    O5,
    USER_OOBCLK,
    PIPE_GEN3_RDY,
    SYNC_RXCDRLOCK,
    pipe_rx7_valid,
    pipe_rx7_phy_status,
    PIPE_RXEQ_CONVERGE,
    D,
    O6,
    gt_txphinitdone,
    p_6_out,
    p_2_in,
    I1,
    p_4_out,
    I2,
    SR,
    pipe_oobclk_in,
    pipe_pclk_sel_out,
    pipe_pclk_in,
    USER_RXRESETDONE,
    USER_TXRESETDONE,
    PIPE_TXCOMPLIANCE,
    PIPE_TXELECIDLE,
    I3,
    RST_RXUSRCLK_RESET,
    I4,
    pipe_rxusrclk_in,
    PIPE_RXSTATUS,
    RATE_RST_IDLE,
    RST_RATE_IDLE,
    USER_RATE_RXSYNC,
    USER_RATE_DONE,
    p_38_out,
    O44,
    USER_RESETOVRD_START,
    RATE_PHYSTATUS,
    I5);
  output O1;
  output p_0_in7_in;
  output p_1_in8_in;
  output O2;
  output phy_rdy_int;
  output rxsyncallin;
  output O3;
  output O4;
  output O5;
  output USER_OOBCLK;
  output [0:0]PIPE_GEN3_RDY;
  output SYNC_RXCDRLOCK;
  output pipe_rx7_valid;
  output pipe_rx7_phy_status;
  output [0:0]PIPE_RXEQ_CONVERGE;
  output [0:0]D;
  output O6;
  input [0:0]gt_txphinitdone;
  input p_6_out;
  input p_2_in;
  input I1;
  input p_4_out;
  input I2;
  input [0:0]SR;
  input pipe_oobclk_in;
  input [0:0]pipe_pclk_sel_out;
  input pipe_pclk_in;
  input USER_RXRESETDONE;
  input USER_TXRESETDONE;
  input [0:0]PIPE_TXCOMPLIANCE;
  input [0:0]PIPE_TXELECIDLE;
  input I3;
  input RST_RXUSRCLK_RESET;
  input I4;
  input pipe_rxusrclk_in;
  input [0:0]PIPE_RXSTATUS;
  input RATE_RST_IDLE;
  input [0:0]RST_RATE_IDLE;
  input USER_RATE_RXSYNC;
  input USER_RATE_DONE;
  input p_38_out;
  input O44;
  input USER_RESETOVRD_START;
  input RATE_PHYSTATUS;
  input I5;

  wire \<const0> ;
  wire \<const1> ;
  wire [0:0]D;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire O44;
  wire O5;
  wire O6;
  wire [0:0]PIPE_GEN3_RDY;
  wire [0:0]PIPE_RXEQ_CONVERGE;
  wire [0:0]PIPE_RXSTATUS;
  wire [0:0]PIPE_TXCOMPLIANCE;
  wire [0:0]PIPE_TXELECIDLE;
  wire RATE_PHYSTATUS;
  wire RATE_RST_IDLE;
  wire [0:0]RST_RATE_IDLE;
  wire RST_RXUSRCLK_RESET;
  wire [0:0]SR;
  wire SYNC_RXCDRLOCK;
  wire USER_OOBCLK;
  wire USER_RATE_DONE;
  wire USER_RATE_RXSYNC;
  wire USER_RESETOVRD_START;
  wire USER_RXRESETDONE;
  wire USER_TXRESETDONE;
  wire [21:0]converge_cnt_reg;
  wire gen3_rdy0;
  wire [0:0]gt_txphinitdone;
  wire n_0_PCIE_3_0_i_i_180;
  wire \n_0_converge_cnt[0]_i_10__4 ;
  wire \n_0_converge_cnt[0]_i_11__4 ;
  wire \n_0_converge_cnt[0]_i_1__13 ;
  wire \n_0_converge_cnt[0]_i_4__6 ;
  wire \n_0_converge_cnt[0]_i_5__6 ;
  wire \n_0_converge_cnt[0]_i_6__6 ;
  wire \n_0_converge_cnt[0]_i_7__6 ;
  wire \n_0_converge_cnt[0]_i_8__6 ;
  wire \n_0_converge_cnt[0]_i_9__6 ;
  wire \n_0_converge_cnt[12]_i_2__6 ;
  wire \n_0_converge_cnt[12]_i_3__6 ;
  wire \n_0_converge_cnt[12]_i_4__6 ;
  wire \n_0_converge_cnt[12]_i_5__6 ;
  wire \n_0_converge_cnt[16]_i_2__6 ;
  wire \n_0_converge_cnt[16]_i_3__6 ;
  wire \n_0_converge_cnt[16]_i_4__6 ;
  wire \n_0_converge_cnt[16]_i_5__6 ;
  wire \n_0_converge_cnt[20]_i_2__6 ;
  wire \n_0_converge_cnt[20]_i_3__6 ;
  wire \n_0_converge_cnt[4]_i_2__6 ;
  wire \n_0_converge_cnt[4]_i_3__6 ;
  wire \n_0_converge_cnt[4]_i_4__6 ;
  wire \n_0_converge_cnt[4]_i_5__6 ;
  wire \n_0_converge_cnt[8]_i_2__6 ;
  wire \n_0_converge_cnt[8]_i_3__6 ;
  wire \n_0_converge_cnt[8]_i_4__6 ;
  wire \n_0_converge_cnt[8]_i_5__6 ;
  wire \n_0_converge_cnt_reg[0]_i_3__6 ;
  wire \n_0_converge_cnt_reg[12]_i_1__6 ;
  wire \n_0_converge_cnt_reg[16]_i_1__6 ;
  wire \n_0_converge_cnt_reg[4]_i_1__6 ;
  wire \n_0_converge_cnt_reg[8]_i_1__6 ;
  wire n_0_converge_gen3_i_1__6;
  wire n_0_converge_gen3_reg;
  wire \n_0_gth_channel.gthe2_channel_i_i_91 ;
  wire \n_0_gth_channel.gthe2_channel_i_i_92 ;
  wire \n_0_gth_channel.gthe2_channel_i_i_93 ;
  wire \n_0_oobclk_div.oobclk_i_1__6 ;
  wire \n_1_converge_cnt_reg[0]_i_3__6 ;
  wire \n_1_converge_cnt_reg[12]_i_1__6 ;
  wire \n_1_converge_cnt_reg[16]_i_1__6 ;
  wire \n_1_converge_cnt_reg[4]_i_1__6 ;
  wire \n_1_converge_cnt_reg[8]_i_1__6 ;
  wire \n_2_converge_cnt_reg[0]_i_3__6 ;
  wire \n_2_converge_cnt_reg[12]_i_1__6 ;
  wire \n_2_converge_cnt_reg[16]_i_1__6 ;
  wire \n_2_converge_cnt_reg[4]_i_1__6 ;
  wire \n_2_converge_cnt_reg[8]_i_1__6 ;
  wire \n_3_converge_cnt_reg[0]_i_3__6 ;
  wire \n_3_converge_cnt_reg[12]_i_1__6 ;
  wire \n_3_converge_cnt_reg[16]_i_1__6 ;
  wire \n_3_converge_cnt_reg[20]_i_1__6 ;
  wire \n_3_converge_cnt_reg[4]_i_1__6 ;
  wire \n_3_converge_cnt_reg[8]_i_1__6 ;
  wire \n_4_converge_cnt_reg[0]_i_3__6 ;
  wire \n_4_converge_cnt_reg[12]_i_1__6 ;
  wire \n_4_converge_cnt_reg[16]_i_1__6 ;
  wire \n_4_converge_cnt_reg[4]_i_1__6 ;
  wire \n_4_converge_cnt_reg[8]_i_1__6 ;
  wire \n_5_converge_cnt_reg[0]_i_3__6 ;
  wire \n_5_converge_cnt_reg[12]_i_1__6 ;
  wire \n_5_converge_cnt_reg[16]_i_1__6 ;
  wire \n_5_converge_cnt_reg[4]_i_1__6 ;
  wire \n_5_converge_cnt_reg[8]_i_1__6 ;
  wire \n_6_converge_cnt_reg[0]_i_3__6 ;
  wire \n_6_converge_cnt_reg[12]_i_1__6 ;
  wire \n_6_converge_cnt_reg[16]_i_1__6 ;
  wire \n_6_converge_cnt_reg[20]_i_1__6 ;
  wire \n_6_converge_cnt_reg[4]_i_1__6 ;
  wire \n_6_converge_cnt_reg[8]_i_1__6 ;
  wire \n_7_converge_cnt_reg[0]_i_3__6 ;
  wire \n_7_converge_cnt_reg[12]_i_1__6 ;
  wire \n_7_converge_cnt_reg[16]_i_1__6 ;
  wire \n_7_converge_cnt_reg[20]_i_1__6 ;
  wire \n_7_converge_cnt_reg[4]_i_1__6 ;
  wire \n_7_converge_cnt_reg[8]_i_1__6 ;
  wire [1:0]oobclk_cnt;
  wire p_0_in7_in;
  wire [3:0]p_0_in__0;
  wire [3:0]p_0_in__0__0;
  wire p_1_in8_in;
  wire [1:0]p_1_in__0;
  wire p_2_in;
  wire p_38_out;
  wire p_4_out;
  wire p_6_out;
  wire pclk_sel_reg1;
  wire pclk_sel_reg2;
  wire phy_rdy_int;
  wire pipe_oobclk_in;
  wire pipe_pclk_in;
  wire [0:0]pipe_pclk_sel_out;
  wire pipe_rx7_phy_status;
  wire pipe_rx7_valid;
  wire pipe_rxusrclk_in;
  wire rate_done_reg1;
  wire rate_done_reg2;
  wire rate_gen3_reg1;
  wire rate_gen3_reg2;
  wire rate_idle_reg1;
  wire rate_idle_reg2;
  wire rate_rxsync_reg1;
  wire rate_rxsync_reg2;
  wire resetovrd_start_reg1;
  wire resetovrd_start_reg2;
  wire rst_idle_reg1;
  wire rst_idle_reg2;
  wire [3:0]rxcdrlock_cnt_reg__0;
  wire rxcdrlock_reg1;
  wire rxcdrlock_reg2;
  wire rxeq_adapt_done_reg1;
  wire rxeq_adapt_done_reg2;
  wire rxresetdone_reg1;
  wire rxresetdone_reg2;
  wire rxstatus_reg1;
  wire rxstatus_reg2;
  wire rxsyncallin;
  wire [3:0]rxvalid_cnt_reg__0;
  wire rxvalid_reg1;
  wire rxvalid_reg2;
  wire sel;
  wire txcompliance_reg1;
  wire txcompliance_reg2;
  wire txelecidle_reg1;
  wire txelecidle_reg2;
  wire txresetdone_reg1;
  wire txresetdone_reg2;
  wire [3:1]\NLW_converge_cnt_reg[20]_i_1__6_CO_UNCONNECTED ;
  wire [3:2]\NLW_converge_cnt_reg[20]_i_1__6_O_UNCONNECTED ;

GND GND
       (.G(\<const0> ));
LUT2 #(
    .INIT(4'h7)) 
     PCIE_3_0_i_i_180
       (.I0(rxvalid_cnt_reg__0[0]),
        .I1(rxvalid_cnt_reg__0[1]),
        .O(n_0_PCIE_3_0_i_i_180));
LUT5 #(
    .INIT(32'hFFFFA8FF)) 
     PCIE_3_0_i_i_25
       (.I0(RATE_PHYSTATUS),
        .I1(rate_idle_reg2),
        .I2(rate_rxsync_reg2),
        .I3(rst_idle_reg2),
        .I4(rate_done_reg2),
        .O(pipe_rx7_phy_status));
LUT6 #(
    .INIT(64'h0000000080000000)) 
     PCIE_3_0_i_i_26
       (.I0(rst_idle_reg2),
        .I1(rate_idle_reg2),
        .I2(I4),
        .I3(rxvalid_cnt_reg__0[3]),
        .I4(rxvalid_cnt_reg__0[2]),
        .I5(n_0_PCIE_3_0_i_i_180),
        .O(pipe_rx7_valid));
VCC VCC
       (.P(\<const1> ));
LUT5 #(
    .INIT(32'h7FFFFFFF)) 
     \converge_cnt[0]_i_10__4 
       (.I0(converge_cnt_reg[15]),
        .I1(converge_cnt_reg[18]),
        .I2(converge_cnt_reg[19]),
        .I3(converge_cnt_reg[17]),
        .I4(converge_cnt_reg[16]),
        .O(\n_0_converge_cnt[0]_i_10__4 ));
LUT4 #(
    .INIT(16'h7FFF)) 
     \converge_cnt[0]_i_11__4 
       (.I0(converge_cnt_reg[9]),
        .I1(converge_cnt_reg[8]),
        .I2(converge_cnt_reg[11]),
        .I3(converge_cnt_reg[10]),
        .O(\n_0_converge_cnt[0]_i_11__4 ));
LUT4 #(
    .INIT(16'hFFDF)) 
     \converge_cnt[0]_i_1__13 
       (.I0(rst_idle_reg2),
        .I1(I5),
        .I2(rate_idle_reg2),
        .I3(rate_gen3_reg2),
        .O(\n_0_converge_cnt[0]_i_1__13 ));
LUT6 #(
    .INIT(64'hFFFFFFFF5555555D)) 
     \converge_cnt[0]_i_2__6 
       (.I0(converge_cnt_reg[21]),
        .I1(\n_0_converge_cnt[0]_i_4__6 ),
        .I2(converge_cnt_reg[6]),
        .I3(converge_cnt_reg[7]),
        .I4(converge_cnt_reg[5]),
        .I5(\n_0_converge_cnt[0]_i_5__6 ),
        .O(sel));
(* SOFT_HLUTNM = "soft_lutpair53" *) 
   LUT5 #(
    .INIT(32'h00000001)) 
     \converge_cnt[0]_i_4__6 
       (.I0(converge_cnt_reg[12]),
        .I1(converge_cnt_reg[14]),
        .I2(converge_cnt_reg[20]),
        .I3(converge_cnt_reg[3]),
        .I4(converge_cnt_reg[4]),
        .O(\n_0_converge_cnt[0]_i_4__6 ));
LUT6 #(
    .INIT(64'h0A0B0A0F0A0B0A0B)) 
     \converge_cnt[0]_i_5__6 
       (.I0(\n_0_converge_cnt[0]_i_10__4 ),
        .I1(converge_cnt_reg[13]),
        .I2(converge_cnt_reg[20]),
        .I3(converge_cnt_reg[14]),
        .I4(converge_cnt_reg[12]),
        .I5(\n_0_converge_cnt[0]_i_11__4 ),
        .O(\n_0_converge_cnt[0]_i_5__6 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[0]_i_6__6 
       (.I0(converge_cnt_reg[3]),
        .O(\n_0_converge_cnt[0]_i_6__6 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[0]_i_7__6 
       (.I0(converge_cnt_reg[2]),
        .O(\n_0_converge_cnt[0]_i_7__6 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[0]_i_8__6 
       (.I0(converge_cnt_reg[1]),
        .O(\n_0_converge_cnt[0]_i_8__6 ));
LUT1 #(
    .INIT(2'h1)) 
     \converge_cnt[0]_i_9__6 
       (.I0(converge_cnt_reg[0]),
        .O(\n_0_converge_cnt[0]_i_9__6 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[12]_i_2__6 
       (.I0(converge_cnt_reg[15]),
        .O(\n_0_converge_cnt[12]_i_2__6 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[12]_i_3__6 
       (.I0(converge_cnt_reg[14]),
        .O(\n_0_converge_cnt[12]_i_3__6 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[12]_i_4__6 
       (.I0(converge_cnt_reg[13]),
        .O(\n_0_converge_cnt[12]_i_4__6 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[12]_i_5__6 
       (.I0(converge_cnt_reg[12]),
        .O(\n_0_converge_cnt[12]_i_5__6 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[16]_i_2__6 
       (.I0(converge_cnt_reg[19]),
        .O(\n_0_converge_cnt[16]_i_2__6 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[16]_i_3__6 
       (.I0(converge_cnt_reg[18]),
        .O(\n_0_converge_cnt[16]_i_3__6 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[16]_i_4__6 
       (.I0(converge_cnt_reg[17]),
        .O(\n_0_converge_cnt[16]_i_4__6 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[16]_i_5__6 
       (.I0(converge_cnt_reg[16]),
        .O(\n_0_converge_cnt[16]_i_5__6 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[20]_i_2__6 
       (.I0(converge_cnt_reg[21]),
        .O(\n_0_converge_cnt[20]_i_2__6 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[20]_i_3__6 
       (.I0(converge_cnt_reg[20]),
        .O(\n_0_converge_cnt[20]_i_3__6 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[4]_i_2__6 
       (.I0(converge_cnt_reg[7]),
        .O(\n_0_converge_cnt[4]_i_2__6 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[4]_i_3__6 
       (.I0(converge_cnt_reg[6]),
        .O(\n_0_converge_cnt[4]_i_3__6 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[4]_i_4__6 
       (.I0(converge_cnt_reg[5]),
        .O(\n_0_converge_cnt[4]_i_4__6 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[4]_i_5__6 
       (.I0(converge_cnt_reg[4]),
        .O(\n_0_converge_cnt[4]_i_5__6 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[8]_i_2__6 
       (.I0(converge_cnt_reg[11]),
        .O(\n_0_converge_cnt[8]_i_2__6 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[8]_i_3__6 
       (.I0(converge_cnt_reg[10]),
        .O(\n_0_converge_cnt[8]_i_3__6 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[8]_i_4__6 
       (.I0(converge_cnt_reg[9]),
        .O(\n_0_converge_cnt[8]_i_4__6 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[8]_i_5__6 
       (.I0(converge_cnt_reg[8]),
        .O(\n_0_converge_cnt[8]_i_5__6 ));
(* counter = "38" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[0] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_7_converge_cnt_reg[0]_i_3__6 ),
        .Q(converge_cnt_reg[0]),
        .R(\n_0_converge_cnt[0]_i_1__13 ));
CARRY4 \converge_cnt_reg[0]_i_3__6 
       (.CI(\<const0> ),
        .CO({\n_0_converge_cnt_reg[0]_i_3__6 ,\n_1_converge_cnt_reg[0]_i_3__6 ,\n_2_converge_cnt_reg[0]_i_3__6 ,\n_3_converge_cnt_reg[0]_i_3__6 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const1> }),
        .O({\n_4_converge_cnt_reg[0]_i_3__6 ,\n_5_converge_cnt_reg[0]_i_3__6 ,\n_6_converge_cnt_reg[0]_i_3__6 ,\n_7_converge_cnt_reg[0]_i_3__6 }),
        .S({\n_0_converge_cnt[0]_i_6__6 ,\n_0_converge_cnt[0]_i_7__6 ,\n_0_converge_cnt[0]_i_8__6 ,\n_0_converge_cnt[0]_i_9__6 }));
(* counter = "38" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[10] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_5_converge_cnt_reg[8]_i_1__6 ),
        .Q(converge_cnt_reg[10]),
        .R(\n_0_converge_cnt[0]_i_1__13 ));
(* counter = "38" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[11] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_4_converge_cnt_reg[8]_i_1__6 ),
        .Q(converge_cnt_reg[11]),
        .R(\n_0_converge_cnt[0]_i_1__13 ));
(* counter = "38" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[12] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_7_converge_cnt_reg[12]_i_1__6 ),
        .Q(converge_cnt_reg[12]),
        .R(\n_0_converge_cnt[0]_i_1__13 ));
CARRY4 \converge_cnt_reg[12]_i_1__6 
       (.CI(\n_0_converge_cnt_reg[8]_i_1__6 ),
        .CO({\n_0_converge_cnt_reg[12]_i_1__6 ,\n_1_converge_cnt_reg[12]_i_1__6 ,\n_2_converge_cnt_reg[12]_i_1__6 ,\n_3_converge_cnt_reg[12]_i_1__6 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\n_4_converge_cnt_reg[12]_i_1__6 ,\n_5_converge_cnt_reg[12]_i_1__6 ,\n_6_converge_cnt_reg[12]_i_1__6 ,\n_7_converge_cnt_reg[12]_i_1__6 }),
        .S({\n_0_converge_cnt[12]_i_2__6 ,\n_0_converge_cnt[12]_i_3__6 ,\n_0_converge_cnt[12]_i_4__6 ,\n_0_converge_cnt[12]_i_5__6 }));
(* counter = "38" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[13] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_6_converge_cnt_reg[12]_i_1__6 ),
        .Q(converge_cnt_reg[13]),
        .R(\n_0_converge_cnt[0]_i_1__13 ));
(* counter = "38" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[14] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_5_converge_cnt_reg[12]_i_1__6 ),
        .Q(converge_cnt_reg[14]),
        .R(\n_0_converge_cnt[0]_i_1__13 ));
(* counter = "38" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[15] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_4_converge_cnt_reg[12]_i_1__6 ),
        .Q(converge_cnt_reg[15]),
        .R(\n_0_converge_cnt[0]_i_1__13 ));
(* counter = "38" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[16] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_7_converge_cnt_reg[16]_i_1__6 ),
        .Q(converge_cnt_reg[16]),
        .R(\n_0_converge_cnt[0]_i_1__13 ));
CARRY4 \converge_cnt_reg[16]_i_1__6 
       (.CI(\n_0_converge_cnt_reg[12]_i_1__6 ),
        .CO({\n_0_converge_cnt_reg[16]_i_1__6 ,\n_1_converge_cnt_reg[16]_i_1__6 ,\n_2_converge_cnt_reg[16]_i_1__6 ,\n_3_converge_cnt_reg[16]_i_1__6 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\n_4_converge_cnt_reg[16]_i_1__6 ,\n_5_converge_cnt_reg[16]_i_1__6 ,\n_6_converge_cnt_reg[16]_i_1__6 ,\n_7_converge_cnt_reg[16]_i_1__6 }),
        .S({\n_0_converge_cnt[16]_i_2__6 ,\n_0_converge_cnt[16]_i_3__6 ,\n_0_converge_cnt[16]_i_4__6 ,\n_0_converge_cnt[16]_i_5__6 }));
(* counter = "38" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[17] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_6_converge_cnt_reg[16]_i_1__6 ),
        .Q(converge_cnt_reg[17]),
        .R(\n_0_converge_cnt[0]_i_1__13 ));
(* counter = "38" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[18] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_5_converge_cnt_reg[16]_i_1__6 ),
        .Q(converge_cnt_reg[18]),
        .R(\n_0_converge_cnt[0]_i_1__13 ));
(* counter = "38" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[19] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_4_converge_cnt_reg[16]_i_1__6 ),
        .Q(converge_cnt_reg[19]),
        .R(\n_0_converge_cnt[0]_i_1__13 ));
(* counter = "38" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[1] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_6_converge_cnt_reg[0]_i_3__6 ),
        .Q(converge_cnt_reg[1]),
        .R(\n_0_converge_cnt[0]_i_1__13 ));
(* counter = "38" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[20] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_7_converge_cnt_reg[20]_i_1__6 ),
        .Q(converge_cnt_reg[20]),
        .R(\n_0_converge_cnt[0]_i_1__13 ));
CARRY4 \converge_cnt_reg[20]_i_1__6 
       (.CI(\n_0_converge_cnt_reg[16]_i_1__6 ),
        .CO({\NLW_converge_cnt_reg[20]_i_1__6_CO_UNCONNECTED [3:1],\n_3_converge_cnt_reg[20]_i_1__6 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\NLW_converge_cnt_reg[20]_i_1__6_O_UNCONNECTED [3:2],\n_6_converge_cnt_reg[20]_i_1__6 ,\n_7_converge_cnt_reg[20]_i_1__6 }),
        .S({\<const0> ,\<const0> ,\n_0_converge_cnt[20]_i_2__6 ,\n_0_converge_cnt[20]_i_3__6 }));
(* counter = "38" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[21] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_6_converge_cnt_reg[20]_i_1__6 ),
        .Q(converge_cnt_reg[21]),
        .R(\n_0_converge_cnt[0]_i_1__13 ));
(* counter = "38" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[2] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_5_converge_cnt_reg[0]_i_3__6 ),
        .Q(converge_cnt_reg[2]),
        .R(\n_0_converge_cnt[0]_i_1__13 ));
(* counter = "38" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[3] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_4_converge_cnt_reg[0]_i_3__6 ),
        .Q(converge_cnt_reg[3]),
        .R(\n_0_converge_cnt[0]_i_1__13 ));
(* counter = "38" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[4] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_7_converge_cnt_reg[4]_i_1__6 ),
        .Q(converge_cnt_reg[4]),
        .R(\n_0_converge_cnt[0]_i_1__13 ));
CARRY4 \converge_cnt_reg[4]_i_1__6 
       (.CI(\n_0_converge_cnt_reg[0]_i_3__6 ),
        .CO({\n_0_converge_cnt_reg[4]_i_1__6 ,\n_1_converge_cnt_reg[4]_i_1__6 ,\n_2_converge_cnt_reg[4]_i_1__6 ,\n_3_converge_cnt_reg[4]_i_1__6 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\n_4_converge_cnt_reg[4]_i_1__6 ,\n_5_converge_cnt_reg[4]_i_1__6 ,\n_6_converge_cnt_reg[4]_i_1__6 ,\n_7_converge_cnt_reg[4]_i_1__6 }),
        .S({\n_0_converge_cnt[4]_i_2__6 ,\n_0_converge_cnt[4]_i_3__6 ,\n_0_converge_cnt[4]_i_4__6 ,\n_0_converge_cnt[4]_i_5__6 }));
(* counter = "38" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[5] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_6_converge_cnt_reg[4]_i_1__6 ),
        .Q(converge_cnt_reg[5]),
        .R(\n_0_converge_cnt[0]_i_1__13 ));
(* counter = "38" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[6] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_5_converge_cnt_reg[4]_i_1__6 ),
        .Q(converge_cnt_reg[6]),
        .R(\n_0_converge_cnt[0]_i_1__13 ));
(* counter = "38" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[7] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_4_converge_cnt_reg[4]_i_1__6 ),
        .Q(converge_cnt_reg[7]),
        .R(\n_0_converge_cnt[0]_i_1__13 ));
(* counter = "38" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[8] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_7_converge_cnt_reg[8]_i_1__6 ),
        .Q(converge_cnt_reg[8]),
        .R(\n_0_converge_cnt[0]_i_1__13 ));
CARRY4 \converge_cnt_reg[8]_i_1__6 
       (.CI(\n_0_converge_cnt_reg[4]_i_1__6 ),
        .CO({\n_0_converge_cnt_reg[8]_i_1__6 ,\n_1_converge_cnt_reg[8]_i_1__6 ,\n_2_converge_cnt_reg[8]_i_1__6 ,\n_3_converge_cnt_reg[8]_i_1__6 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\n_4_converge_cnt_reg[8]_i_1__6 ,\n_5_converge_cnt_reg[8]_i_1__6 ,\n_6_converge_cnt_reg[8]_i_1__6 ,\n_7_converge_cnt_reg[8]_i_1__6 }),
        .S({\n_0_converge_cnt[8]_i_2__6 ,\n_0_converge_cnt[8]_i_3__6 ,\n_0_converge_cnt[8]_i_4__6 ,\n_0_converge_cnt[8]_i_5__6 }));
(* counter = "38" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[9] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_6_converge_cnt_reg[8]_i_1__6 ),
        .Q(converge_cnt_reg[9]),
        .R(\n_0_converge_cnt[0]_i_1__13 ));
LUT4 #(
    .INIT(16'h2220)) 
     converge_gen3_i_1__6
       (.I0(rate_gen3_reg2),
        .I1(I5),
        .I2(rxeq_adapt_done_reg2),
        .I3(n_0_converge_gen3_reg),
        .O(n_0_converge_gen3_i_1__6));
FDRE #(
    .INIT(1'b0)) 
     converge_gen3_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_converge_gen3_i_1__6),
        .Q(n_0_converge_gen3_reg),
        .R(\<const0> ));
LUT2 #(
    .INIT(4'h7)) 
     \fsm[0]_i_11__6 
       (.I0(txelecidle_reg2),
        .I1(txcompliance_reg2),
        .O(O6));
LUT2 #(
    .INIT(4'h8)) 
     gen3_rdy_i_1__6
       (.I0(rate_idle_reg2),
        .I1(rate_gen3_reg2),
        .O(gen3_rdy0));
FDRE #(
    .INIT(1'b0)) 
     gen3_rdy_reg
       (.C(pipe_rxusrclk_in),
        .CE(\<const1> ),
        .D(gen3_rdy0),
        .Q(PIPE_GEN3_RDY),
        .R(RST_RXUSRCLK_RESET));
LUT3 #(
    .INIT(8'h07)) 
     \gth_channel.gthe2_channel_i_i_63 
       (.I0(txcompliance_reg2),
        .I1(txelecidle_reg2),
        .I2(p_6_out),
        .O(O2));
LUT6 #(
    .INIT(64'hFFFFFFFF10000000)) 
     \gth_channel.gthe2_channel_i_i_65 
       (.I0(\n_0_converge_cnt[0]_i_11__4 ),
        .I1(\n_0_converge_cnt[0]_i_10__4 ),
        .I2(\n_0_gth_channel.gthe2_channel_i_i_91 ),
        .I3(\n_0_gth_channel.gthe2_channel_i_i_92 ),
        .I4(\n_0_gth_channel.gthe2_channel_i_i_93 ),
        .I5(n_0_converge_gen3_reg),
        .O(PIPE_RXEQ_CONVERGE));
LUT4 #(
    .INIT(16'hEA00)) 
     \gth_channel.gthe2_channel_i_i_7__3 
       (.I0(p_4_out),
        .I1(txelecidle_reg2),
        .I2(txcompliance_reg2),
        .I3(I2),
        .O(rxsyncallin));
LUT4 #(
    .INIT(16'hEA00)) 
     \gth_channel.gthe2_channel_i_i_7__4 
       (.I0(p_4_out),
        .I1(txelecidle_reg2),
        .I2(txcompliance_reg2),
        .I3(I2),
        .O(O3));
LUT4 #(
    .INIT(16'hEA00)) 
     \gth_channel.gthe2_channel_i_i_7__5 
       (.I0(p_4_out),
        .I1(txelecidle_reg2),
        .I2(txcompliance_reg2),
        .I3(I2),
        .O(O4));
LUT4 #(
    .INIT(16'hEA00)) 
     \gth_channel.gthe2_channel_i_i_7__6 
       (.I0(p_4_out),
        .I1(txelecidle_reg2),
        .I2(txcompliance_reg2),
        .I3(I2),
        .O(O5));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     \gth_channel.gthe2_channel_i_i_91 
       (.I0(converge_cnt_reg[0]),
        .I1(converge_cnt_reg[6]),
        .I2(converge_cnt_reg[7]),
        .I3(converge_cnt_reg[5]),
        .I4(converge_cnt_reg[2]),
        .I5(converge_cnt_reg[1]),
        .O(\n_0_gth_channel.gthe2_channel_i_i_91 ));
LUT4 #(
    .INIT(16'h4000)) 
     \gth_channel.gthe2_channel_i_i_92 
       (.I0(converge_cnt_reg[4]),
        .I1(converge_cnt_reg[3]),
        .I2(converge_cnt_reg[13]),
        .I3(converge_cnt_reg[21]),
        .O(\n_0_gth_channel.gthe2_channel_i_i_92 ));
(* SOFT_HLUTNM = "soft_lutpair53" *) 
   LUT3 #(
    .INIT(8'h01)) 
     \gth_channel.gthe2_channel_i_i_93 
       (.I0(converge_cnt_reg[20]),
        .I1(converge_cnt_reg[14]),
        .I2(converge_cnt_reg[12]),
        .O(\n_0_gth_channel.gthe2_channel_i_i_93 ));
(* RETAIN_INVERTER *) 
   (* SOFT_HLUTNM = "soft_lutpair54" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \oobclk_div.oobclk_cnt[0]_i_1__6 
       (.I0(oobclk_cnt[0]),
        .O(p_1_in__0[0]));
(* SOFT_HLUTNM = "soft_lutpair54" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \oobclk_div.oobclk_cnt[1]_i_1__6 
       (.I0(oobclk_cnt[0]),
        .I1(oobclk_cnt[1]),
        .O(p_1_in__0[1]));
FDRE \oobclk_div.oobclk_cnt_reg[0] 
       (.C(pipe_oobclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[0]),
        .Q(oobclk_cnt[0]),
        .R(SR));
FDRE \oobclk_div.oobclk_cnt_reg[1] 
       (.C(pipe_oobclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[1]),
        .Q(oobclk_cnt[1]),
        .R(SR));
LUT3 #(
    .INIT(8'hB8)) 
     \oobclk_div.oobclk_i_1__6 
       (.I0(oobclk_cnt[1]),
        .I1(pclk_sel_reg2),
        .I2(oobclk_cnt[0]),
        .O(\n_0_oobclk_div.oobclk_i_1__6 ));
FDRE \oobclk_div.oobclk_reg 
       (.C(pipe_oobclk_in),
        .CE(\<const1> ),
        .D(\n_0_oobclk_div.oobclk_i_1__6 ),
        .Q(USER_OOBCLK),
        .R(SR));
(* ASYNC_REG *) 
   FDRE pclk_sel_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(pipe_pclk_sel_out),
        .Q(pclk_sel_reg1),
        .R(SR));
(* ASYNC_REG *) 
   FDRE pclk_sel_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(pclk_sel_reg1),
        .Q(pclk_sel_reg2),
        .R(SR));
LUT1 #(
    .INIT(2'h2)) 
     \pipe_lane[7].pipe_user_ii_0 
       (.I0(txcompliance_reg2),
        .O(p_0_in7_in));
LUT1 #(
    .INIT(2'h2)) 
     \pipe_lane[7].pipe_user_ii_1 
       (.I0(txelecidle_reg2),
        .O(p_1_in8_in));
(* ASYNC_REG *) 
   FDRE rate_done_reg1_reg
       (.C(pipe_rxusrclk_in),
        .CE(\<const1> ),
        .D(USER_RATE_DONE),
        .Q(rate_done_reg1),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   FDRE rate_done_reg2_reg
       (.C(pipe_rxusrclk_in),
        .CE(\<const1> ),
        .D(rate_done_reg1),
        .Q(rate_done_reg2),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   FDRE rate_gen3_reg1_reg
       (.C(pipe_rxusrclk_in),
        .CE(\<const1> ),
        .D(p_38_out),
        .Q(rate_gen3_reg1),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   FDRE rate_gen3_reg2_reg
       (.C(pipe_rxusrclk_in),
        .CE(\<const1> ),
        .D(rate_gen3_reg1),
        .Q(rate_gen3_reg2),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   FDRE rate_idle_reg1_reg
       (.C(pipe_rxusrclk_in),
        .CE(\<const1> ),
        .D(RST_RATE_IDLE),
        .Q(rate_idle_reg1),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   FDRE rate_idle_reg2_reg
       (.C(pipe_rxusrclk_in),
        .CE(\<const1> ),
        .D(rate_idle_reg1),
        .Q(rate_idle_reg2),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   FDRE rate_rxsync_reg1_reg
       (.C(pipe_rxusrclk_in),
        .CE(\<const1> ),
        .D(USER_RATE_RXSYNC),
        .Q(rate_rxsync_reg1),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   FDRE rate_rxsync_reg2_reg
       (.C(pipe_rxusrclk_in),
        .CE(\<const1> ),
        .D(rate_rxsync_reg1),
        .Q(rate_rxsync_reg2),
        .R(RST_RXUSRCLK_RESET));
LUT3 #(
    .INIT(8'h7F)) 
     \reg_phy_rdy[1]_i_1 
       (.I0(rst_idle_reg2),
        .I1(p_2_in),
        .I2(I1),
        .O(phy_rdy_int));
LUT2 #(
    .INIT(4'h8)) 
     \resetdone_reg1[7]_i_1 
       (.I0(txresetdone_reg2),
        .I1(rxresetdone_reg2),
        .O(D));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE resetovrd_start_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(USER_RESETOVRD_START),
        .Q(resetovrd_start_reg1),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE resetovrd_start_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(resetovrd_start_reg1),
        .Q(resetovrd_start_reg2),
        .R(SR));
(* ASYNC_REG *) 
   FDRE rst_idle_reg1_reg
       (.C(pipe_rxusrclk_in),
        .CE(\<const1> ),
        .D(RATE_RST_IDLE),
        .Q(rst_idle_reg1),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   FDRE rst_idle_reg2_reg
       (.C(pipe_rxusrclk_in),
        .CE(\<const1> ),
        .D(rst_idle_reg1),
        .Q(rst_idle_reg2),
        .R(RST_RXUSRCLK_RESET));
LUT5 #(
    .INIT(32'hD0505050)) 
     \rxcdrlock_cnt[0]_i_1__6 
       (.I0(rxcdrlock_cnt_reg__0[0]),
        .I1(rxcdrlock_cnt_reg__0[2]),
        .I2(rxcdrlock_reg2),
        .I3(rxcdrlock_cnt_reg__0[3]),
        .I4(rxcdrlock_cnt_reg__0[1]),
        .O(p_0_in__0[0]));
LUT5 #(
    .INIT(32'h8F00F000)) 
     \rxcdrlock_cnt[1]_i_1__6 
       (.I0(rxcdrlock_cnt_reg__0[3]),
        .I1(rxcdrlock_cnt_reg__0[2]),
        .I2(rxcdrlock_cnt_reg__0[0]),
        .I3(rxcdrlock_reg2),
        .I4(rxcdrlock_cnt_reg__0[1]),
        .O(p_0_in__0[1]));
LUT5 #(
    .INIT(32'hF8780000)) 
     \rxcdrlock_cnt[2]_i_1__6 
       (.I0(rxcdrlock_cnt_reg__0[0]),
        .I1(rxcdrlock_cnt_reg__0[1]),
        .I2(rxcdrlock_cnt_reg__0[2]),
        .I3(rxcdrlock_cnt_reg__0[3]),
        .I4(rxcdrlock_reg2),
        .O(p_0_in__0[2]));
LUT5 #(
    .INIT(32'hFF008000)) 
     \rxcdrlock_cnt[3]_i_1__6 
       (.I0(rxcdrlock_cnt_reg__0[0]),
        .I1(rxcdrlock_cnt_reg__0[1]),
        .I2(rxcdrlock_cnt_reg__0[2]),
        .I3(rxcdrlock_reg2),
        .I4(rxcdrlock_cnt_reg__0[3]),
        .O(p_0_in__0[3]));
(* counter = "36" *) 
   FDRE #(
    .INIT(1'b0)) 
     \rxcdrlock_cnt_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_0_in__0[0]),
        .Q(rxcdrlock_cnt_reg__0[0]),
        .R(SR));
(* counter = "36" *) 
   FDRE #(
    .INIT(1'b0)) 
     \rxcdrlock_cnt_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_0_in__0[1]),
        .Q(rxcdrlock_cnt_reg__0[1]),
        .R(SR));
(* counter = "36" *) 
   FDRE #(
    .INIT(1'b0)) 
     \rxcdrlock_cnt_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_0_in__0[2]),
        .Q(rxcdrlock_cnt_reg__0[2]),
        .R(SR));
(* counter = "36" *) 
   FDRE #(
    .INIT(1'b0)) 
     \rxcdrlock_cnt_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_0_in__0[3]),
        .Q(rxcdrlock_cnt_reg__0[3]),
        .R(SR));
LUT5 #(
    .INIT(32'h80000000)) 
     \rxcdrlock_reg1[7]_i_1 
       (.I0(rxcdrlock_cnt_reg__0[0]),
        .I1(rxcdrlock_cnt_reg__0[1]),
        .I2(rxcdrlock_cnt_reg__0[3]),
        .I3(rxcdrlock_cnt_reg__0[2]),
        .I4(I3),
        .O(SYNC_RXCDRLOCK));
(* ASYNC_REG *) 
   FDRE rxcdrlock_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I3),
        .Q(rxcdrlock_reg1),
        .R(SR));
(* ASYNC_REG *) 
   FDRE rxcdrlock_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxcdrlock_reg1),
        .Q(rxcdrlock_reg2),
        .R(SR));
(* ASYNC_REG *) 
   FDRE rxeq_adapt_done_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(O44),
        .Q(rxeq_adapt_done_reg1),
        .R(SR));
(* ASYNC_REG *) 
   FDRE rxeq_adapt_done_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_adapt_done_reg1),
        .Q(rxeq_adapt_done_reg2),
        .R(SR));
(* ASYNC_REG *) 
   FDRE rxresetdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(USER_RXRESETDONE),
        .Q(rxresetdone_reg1),
        .R(SR));
(* ASYNC_REG *) 
   FDRE rxresetdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxresetdone_reg1),
        .Q(rxresetdone_reg2),
        .R(SR));
(* ASYNC_REG *) 
   FDRE rxstatus_reg1_reg
       (.C(pipe_rxusrclk_in),
        .CE(\<const1> ),
        .D(PIPE_RXSTATUS),
        .Q(rxstatus_reg1),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   FDRE rxstatus_reg2_reg
       (.C(pipe_rxusrclk_in),
        .CE(\<const1> ),
        .D(rxstatus_reg1),
        .Q(rxstatus_reg2),
        .R(RST_RXUSRCLK_RESET));
LUT6 #(
    .INIT(64'hC404040404040404)) 
     \rxvalid_cnt[0]_i_1__6 
       (.I0(rxstatus_reg2),
        .I1(rxvalid_reg2),
        .I2(rxvalid_cnt_reg__0[0]),
        .I3(rxvalid_cnt_reg__0[1]),
        .I4(rxvalid_cnt_reg__0[2]),
        .I5(rxvalid_cnt_reg__0[3]),
        .O(p_0_in__0__0[0]));
LUT6 #(
    .INIT(64'h808000F000F00000)) 
     \rxvalid_cnt[1]_i_1__6 
       (.I0(rxvalid_cnt_reg__0[3]),
        .I1(rxvalid_cnt_reg__0[2]),
        .I2(rxvalid_reg2),
        .I3(rxstatus_reg2),
        .I4(rxvalid_cnt_reg__0[1]),
        .I5(rxvalid_cnt_reg__0[0]),
        .O(p_0_in__0__0[1]));
LUT6 #(
    .INIT(64'h880C0C0C0C000000)) 
     \rxvalid_cnt[2]_i_1__6 
       (.I0(rxvalid_cnt_reg__0[3]),
        .I1(rxvalid_reg2),
        .I2(rxstatus_reg2),
        .I3(rxvalid_cnt_reg__0[1]),
        .I4(rxvalid_cnt_reg__0[0]),
        .I5(rxvalid_cnt_reg__0[2]),
        .O(p_0_in__0__0[2]));
LUT6 #(
    .INIT(64'h8C08080808080808)) 
     \rxvalid_cnt[3]_i_1__6 
       (.I0(rxvalid_cnt_reg__0[3]),
        .I1(rxvalid_reg2),
        .I2(rxstatus_reg2),
        .I3(rxvalid_cnt_reg__0[2]),
        .I4(rxvalid_cnt_reg__0[1]),
        .I5(rxvalid_cnt_reg__0[0]),
        .O(p_0_in__0__0[3]));
(* counter = "37" *) 
   FDRE #(
    .INIT(1'b0)) 
     \rxvalid_cnt_reg[0] 
       (.C(pipe_rxusrclk_in),
        .CE(\<const1> ),
        .D(p_0_in__0__0[0]),
        .Q(rxvalid_cnt_reg__0[0]),
        .R(RST_RXUSRCLK_RESET));
(* counter = "37" *) 
   FDRE #(
    .INIT(1'b0)) 
     \rxvalid_cnt_reg[1] 
       (.C(pipe_rxusrclk_in),
        .CE(\<const1> ),
        .D(p_0_in__0__0[1]),
        .Q(rxvalid_cnt_reg__0[1]),
        .R(RST_RXUSRCLK_RESET));
(* counter = "37" *) 
   FDRE #(
    .INIT(1'b0)) 
     \rxvalid_cnt_reg[2] 
       (.C(pipe_rxusrclk_in),
        .CE(\<const1> ),
        .D(p_0_in__0__0[2]),
        .Q(rxvalid_cnt_reg__0[2]),
        .R(RST_RXUSRCLK_RESET));
(* counter = "37" *) 
   FDRE #(
    .INIT(1'b0)) 
     \rxvalid_cnt_reg[3] 
       (.C(pipe_rxusrclk_in),
        .CE(\<const1> ),
        .D(p_0_in__0__0[3]),
        .Q(rxvalid_cnt_reg__0[3]),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   FDRE rxvalid_reg1_reg
       (.C(pipe_rxusrclk_in),
        .CE(\<const1> ),
        .D(I4),
        .Q(rxvalid_reg1),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   FDRE rxvalid_reg2_reg
       (.C(pipe_rxusrclk_in),
        .CE(\<const1> ),
        .D(rxvalid_reg1),
        .Q(rxvalid_reg2),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   FDRE txcompliance_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_TXCOMPLIANCE),
        .Q(txcompliance_reg1),
        .R(SR));
(* ASYNC_REG *) 
   FDRE txcompliance_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txcompliance_reg1),
        .Q(txcompliance_reg2),
        .R(SR));
(* ASYNC_REG *) 
   FDRE txelecidle_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_TXELECIDLE),
        .Q(txelecidle_reg1),
        .R(SR));
(* ASYNC_REG *) 
   FDRE txelecidle_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txelecidle_reg1),
        .Q(txelecidle_reg2),
        .R(SR));
LUT3 #(
    .INIT(8'h07)) 
     txphinitdone_reg1_i_5
       (.I0(txcompliance_reg2),
        .I1(txelecidle_reg2),
        .I2(gt_txphinitdone),
        .O(O1));
(* ASYNC_REG *) 
   FDRE txresetdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(USER_TXRESETDONE),
        .Q(txresetdone_reg1),
        .R(SR));
(* ASYNC_REG *) 
   FDRE txresetdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txresetdone_reg1),
        .Q(txresetdone_reg2),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "vc709_pcie_x8_gen3_pipe_user" *) 
module vc709_pcie_x8_gen3vc709_pcie_x8_gen3_pipe_user_12
   (SYNC_TXPHINITDONE,
    p_0_in7_in,
    p_1_in8_in,
    p_2_in,
    USER_OOBCLK,
    PIPE_GEN3_RDY,
    SYNC_RXCDRLOCK,
    pipe_rx4_valid,
    pipe_rx4_phy_status,
    O1,
    O2,
    O3,
    I1,
    I2,
    gt_txphinitdone,
    I3,
    I4,
    I5,
    I6,
    SR,
    pipe_oobclk_in,
    pipe_pclk_sel_out,
    pipe_pclk_in,
    USER_RXRESETDONE,
    USER_TXRESETDONE,
    PIPE_TXCOMPLIANCE,
    PIPE_TXELECIDLE,
    I7,
    RST_RXUSRCLK_RESET,
    I8,
    pipe_rxusrclk_in,
    PIPE_RXSTATUS,
    I9,
    RST_RATE_IDLE,
    USER_RATE_RXSYNC,
    USER_RATE_DONE,
    EQ_GEN3,
    O41,
    USER_RESETOVRD_START,
    D,
    I10);
  output SYNC_TXPHINITDONE;
  output p_0_in7_in;
  output p_1_in8_in;
  output p_2_in;
  output USER_OOBCLK;
  output [0:0]PIPE_GEN3_RDY;
  output SYNC_RXCDRLOCK;
  output pipe_rx4_valid;
  output pipe_rx4_phy_status;
  output O1;
  output [0:0]O2;
  output O3;
  input I1;
  input I2;
  input [2:0]gt_txphinitdone;
  input I3;
  input I4;
  input I5;
  input I6;
  input [0:0]SR;
  input pipe_oobclk_in;
  input [0:0]pipe_pclk_sel_out;
  input pipe_pclk_in;
  input USER_RXRESETDONE;
  input USER_TXRESETDONE;
  input [0:0]PIPE_TXCOMPLIANCE;
  input [0:0]PIPE_TXELECIDLE;
  input I7;
  input RST_RXUSRCLK_RESET;
  input I8;
  input pipe_rxusrclk_in;
  input [0:0]PIPE_RXSTATUS;
  input I9;
  input [0:0]RST_RATE_IDLE;
  input USER_RATE_RXSYNC;
  input USER_RATE_DONE;
  input EQ_GEN3;
  input O41;
  input USER_RESETOVRD_START;
  input [0:0]D;
  input I10;

  wire \<const0> ;
  wire \<const1> ;
  wire [0:0]D;
  wire EQ_GEN3;
  wire I1;
  wire I10;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire [0:0]O2;
  wire O3;
  wire O41;
  wire [0:0]PIPE_GEN3_RDY;
  wire [0:0]PIPE_RXSTATUS;
  wire [0:0]PIPE_TXCOMPLIANCE;
  wire [0:0]PIPE_TXELECIDLE;
  wire [0:0]RST_RATE_IDLE;
  wire RST_RXUSRCLK_RESET;
  wire [0:0]SR;
  wire SYNC_RXCDRLOCK;
  wire SYNC_TXPHINITDONE;
  wire USER_OOBCLK;
  wire USER_RATE_DONE;
  wire USER_RATE_RXSYNC;
  wire USER_RESETOVRD_START;
  wire USER_RXRESETDONE;
  wire USER_TXRESETDONE;
  wire [21:0]converge_cnt_reg;
  wire gen3_rdy0;
  wire [2:0]gt_txphinitdone;
  wire n_0_PCIE_3_0_i_i_177;
  wire \n_0_converge_cnt[0]_i_1__7 ;
  wire \n_0_converge_cnt[0]_i_4__3 ;
  wire \n_0_converge_cnt[0]_i_5__3 ;
  wire \n_0_converge_cnt[0]_i_6__3 ;
  wire \n_0_converge_cnt[0]_i_7__3 ;
  wire \n_0_converge_cnt[0]_i_8__3 ;
  wire \n_0_converge_cnt[0]_i_9__3 ;
  wire \n_0_converge_cnt[12]_i_2__3 ;
  wire \n_0_converge_cnt[12]_i_3__3 ;
  wire \n_0_converge_cnt[12]_i_4__3 ;
  wire \n_0_converge_cnt[12]_i_5__3 ;
  wire \n_0_converge_cnt[16]_i_2__3 ;
  wire \n_0_converge_cnt[16]_i_3__3 ;
  wire \n_0_converge_cnt[16]_i_4__3 ;
  wire \n_0_converge_cnt[16]_i_5__3 ;
  wire \n_0_converge_cnt[20]_i_2__3 ;
  wire \n_0_converge_cnt[20]_i_3__3 ;
  wire \n_0_converge_cnt[4]_i_2__3 ;
  wire \n_0_converge_cnt[4]_i_3__3 ;
  wire \n_0_converge_cnt[4]_i_4__3 ;
  wire \n_0_converge_cnt[4]_i_5__3 ;
  wire \n_0_converge_cnt[8]_i_2__3 ;
  wire \n_0_converge_cnt[8]_i_3__3 ;
  wire \n_0_converge_cnt[8]_i_4__3 ;
  wire \n_0_converge_cnt[8]_i_5__3 ;
  wire \n_0_converge_cnt_reg[0]_i_3__3 ;
  wire \n_0_converge_cnt_reg[12]_i_1__3 ;
  wire \n_0_converge_cnt_reg[16]_i_1__3 ;
  wire \n_0_converge_cnt_reg[4]_i_1__3 ;
  wire \n_0_converge_cnt_reg[8]_i_1__3 ;
  wire n_0_converge_gen3_i_1__3;
  wire n_0_converge_gen3_reg;
  wire \n_0_gth_channel.gthe2_channel_i_i_70 ;
  wire \n_0_gth_channel.gthe2_channel_i_i_71 ;
  wire \n_0_gth_channel.gthe2_channel_i_i_72 ;
  wire \n_0_gth_channel.gthe2_channel_i_i_73 ;
  wire \n_0_gth_channel.gthe2_channel_i_i_74 ;
  wire \n_0_oobclk_div.oobclk_i_1__3 ;
  wire n_0_txphinitdone_reg1_i_2;
  wire \n_1_converge_cnt_reg[0]_i_3__3 ;
  wire \n_1_converge_cnt_reg[12]_i_1__3 ;
  wire \n_1_converge_cnt_reg[16]_i_1__3 ;
  wire \n_1_converge_cnt_reg[4]_i_1__3 ;
  wire \n_1_converge_cnt_reg[8]_i_1__3 ;
  wire \n_2_converge_cnt_reg[0]_i_3__3 ;
  wire \n_2_converge_cnt_reg[12]_i_1__3 ;
  wire \n_2_converge_cnt_reg[16]_i_1__3 ;
  wire \n_2_converge_cnt_reg[4]_i_1__3 ;
  wire \n_2_converge_cnt_reg[8]_i_1__3 ;
  wire \n_3_converge_cnt_reg[0]_i_3__3 ;
  wire \n_3_converge_cnt_reg[12]_i_1__3 ;
  wire \n_3_converge_cnt_reg[16]_i_1__3 ;
  wire \n_3_converge_cnt_reg[20]_i_1__3 ;
  wire \n_3_converge_cnt_reg[4]_i_1__3 ;
  wire \n_3_converge_cnt_reg[8]_i_1__3 ;
  wire \n_4_converge_cnt_reg[0]_i_3__3 ;
  wire \n_4_converge_cnt_reg[12]_i_1__3 ;
  wire \n_4_converge_cnt_reg[16]_i_1__3 ;
  wire \n_4_converge_cnt_reg[4]_i_1__3 ;
  wire \n_4_converge_cnt_reg[8]_i_1__3 ;
  wire \n_5_converge_cnt_reg[0]_i_3__3 ;
  wire \n_5_converge_cnt_reg[12]_i_1__3 ;
  wire \n_5_converge_cnt_reg[16]_i_1__3 ;
  wire \n_5_converge_cnt_reg[4]_i_1__3 ;
  wire \n_5_converge_cnt_reg[8]_i_1__3 ;
  wire \n_6_converge_cnt_reg[0]_i_3__3 ;
  wire \n_6_converge_cnt_reg[12]_i_1__3 ;
  wire \n_6_converge_cnt_reg[16]_i_1__3 ;
  wire \n_6_converge_cnt_reg[20]_i_1__3 ;
  wire \n_6_converge_cnt_reg[4]_i_1__3 ;
  wire \n_6_converge_cnt_reg[8]_i_1__3 ;
  wire \n_7_converge_cnt_reg[0]_i_3__3 ;
  wire \n_7_converge_cnt_reg[12]_i_1__3 ;
  wire \n_7_converge_cnt_reg[16]_i_1__3 ;
  wire \n_7_converge_cnt_reg[20]_i_1__3 ;
  wire \n_7_converge_cnt_reg[4]_i_1__3 ;
  wire \n_7_converge_cnt_reg[8]_i_1__3 ;
  wire [1:0]oobclk_cnt;
  wire p_0_in7_in;
  wire [3:0]p_0_in__0;
  wire [3:0]p_0_in__0__0;
  wire p_1_in8_in;
  wire [1:0]p_1_in__0;
  wire p_2_in;
  wire pclk_sel_reg1;
  wire pclk_sel_reg2;
  wire pipe_oobclk_in;
  wire pipe_pclk_in;
  wire [0:0]pipe_pclk_sel_out;
  wire pipe_rx4_phy_status;
  wire pipe_rx4_valid;
  wire pipe_rxusrclk_in;
  wire rate_done_reg1;
  wire rate_done_reg2;
  wire rate_gen3_reg1;
  wire rate_gen3_reg2;
  wire rate_idle_reg1;
  wire rate_idle_reg2;
  wire rate_rxsync_reg1;
  wire rate_rxsync_reg2;
  wire resetovrd_start_reg1;
  wire resetovrd_start_reg2;
  wire rst_idle_reg1;
  wire rst_idle_reg2;
  wire [3:0]rxcdrlock_cnt_reg__0;
  wire rxcdrlock_reg1;
  wire rxcdrlock_reg2;
  wire rxeq_adapt_done_reg1;
  wire rxeq_adapt_done_reg2;
  wire rxresetdone_reg1;
  wire rxresetdone_reg2;
  wire rxstatus_reg1;
  wire rxstatus_reg2;
  wire [3:0]rxvalid_cnt_reg__0;
  wire rxvalid_reg1;
  wire rxvalid_reg2;
  wire sel;
  wire txcompliance_reg1;
  wire txcompliance_reg2;
  wire txelecidle_reg1;
  wire txelecidle_reg2;
  wire txresetdone_reg1;
  wire txresetdone_reg2;
  wire [3:1]\NLW_converge_cnt_reg[20]_i_1__3_CO_UNCONNECTED ;
  wire [3:2]\NLW_converge_cnt_reg[20]_i_1__3_O_UNCONNECTED ;

GND GND
       (.G(\<const0> ));
LUT5 #(
    .INIT(32'hFFFFA8FF)) 
     PCIE_3_0_i_i_16
       (.I0(D),
        .I1(rate_idle_reg2),
        .I2(rate_rxsync_reg2),
        .I3(rst_idle_reg2),
        .I4(rate_done_reg2),
        .O(pipe_rx4_phy_status));
LUT6 #(
    .INIT(64'h0000000080000000)) 
     PCIE_3_0_i_i_17
       (.I0(rst_idle_reg2),
        .I1(rate_idle_reg2),
        .I2(I8),
        .I3(rxvalid_cnt_reg__0[3]),
        .I4(rxvalid_cnt_reg__0[2]),
        .I5(n_0_PCIE_3_0_i_i_177),
        .O(pipe_rx4_valid));
LUT2 #(
    .INIT(4'h7)) 
     PCIE_3_0_i_i_177
       (.I0(rxvalid_cnt_reg__0[0]),
        .I1(rxvalid_cnt_reg__0[1]),
        .O(n_0_PCIE_3_0_i_i_177));
VCC VCC
       (.P(\<const1> ));
LUT4 #(
    .INIT(16'hFFDF)) 
     \converge_cnt[0]_i_1__7 
       (.I0(rst_idle_reg2),
        .I1(I10),
        .I2(rate_idle_reg2),
        .I3(rate_gen3_reg2),
        .O(\n_0_converge_cnt[0]_i_1__7 ));
LUT6 #(
    .INIT(64'hFFFFFFFF5555555D)) 
     \converge_cnt[0]_i_2__3 
       (.I0(converge_cnt_reg[21]),
        .I1(\n_0_converge_cnt[0]_i_4__3 ),
        .I2(converge_cnt_reg[6]),
        .I3(converge_cnt_reg[7]),
        .I4(converge_cnt_reg[5]),
        .I5(\n_0_converge_cnt[0]_i_5__3 ),
        .O(sel));
(* SOFT_HLUTNM = "soft_lutpair155" *) 
   LUT5 #(
    .INIT(32'h00000001)) 
     \converge_cnt[0]_i_4__3 
       (.I0(converge_cnt_reg[12]),
        .I1(converge_cnt_reg[14]),
        .I2(converge_cnt_reg[20]),
        .I3(converge_cnt_reg[3]),
        .I4(converge_cnt_reg[4]),
        .O(\n_0_converge_cnt[0]_i_4__3 ));
LUT6 #(
    .INIT(64'h0A0B0A0F0A0B0A0B)) 
     \converge_cnt[0]_i_5__3 
       (.I0(\n_0_gth_channel.gthe2_channel_i_i_71 ),
        .I1(converge_cnt_reg[13]),
        .I2(converge_cnt_reg[20]),
        .I3(converge_cnt_reg[14]),
        .I4(converge_cnt_reg[12]),
        .I5(\n_0_gth_channel.gthe2_channel_i_i_70 ),
        .O(\n_0_converge_cnt[0]_i_5__3 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[0]_i_6__3 
       (.I0(converge_cnt_reg[3]),
        .O(\n_0_converge_cnt[0]_i_6__3 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[0]_i_7__3 
       (.I0(converge_cnt_reg[2]),
        .O(\n_0_converge_cnt[0]_i_7__3 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[0]_i_8__3 
       (.I0(converge_cnt_reg[1]),
        .O(\n_0_converge_cnt[0]_i_8__3 ));
LUT1 #(
    .INIT(2'h1)) 
     \converge_cnt[0]_i_9__3 
       (.I0(converge_cnt_reg[0]),
        .O(\n_0_converge_cnt[0]_i_9__3 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[12]_i_2__3 
       (.I0(converge_cnt_reg[15]),
        .O(\n_0_converge_cnt[12]_i_2__3 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[12]_i_3__3 
       (.I0(converge_cnt_reg[14]),
        .O(\n_0_converge_cnt[12]_i_3__3 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[12]_i_4__3 
       (.I0(converge_cnt_reg[13]),
        .O(\n_0_converge_cnt[12]_i_4__3 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[12]_i_5__3 
       (.I0(converge_cnt_reg[12]),
        .O(\n_0_converge_cnt[12]_i_5__3 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[16]_i_2__3 
       (.I0(converge_cnt_reg[19]),
        .O(\n_0_converge_cnt[16]_i_2__3 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[16]_i_3__3 
       (.I0(converge_cnt_reg[18]),
        .O(\n_0_converge_cnt[16]_i_3__3 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[16]_i_4__3 
       (.I0(converge_cnt_reg[17]),
        .O(\n_0_converge_cnt[16]_i_4__3 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[16]_i_5__3 
       (.I0(converge_cnt_reg[16]),
        .O(\n_0_converge_cnt[16]_i_5__3 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[20]_i_2__3 
       (.I0(converge_cnt_reg[21]),
        .O(\n_0_converge_cnt[20]_i_2__3 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[20]_i_3__3 
       (.I0(converge_cnt_reg[20]),
        .O(\n_0_converge_cnt[20]_i_3__3 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[4]_i_2__3 
       (.I0(converge_cnt_reg[7]),
        .O(\n_0_converge_cnt[4]_i_2__3 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[4]_i_3__3 
       (.I0(converge_cnt_reg[6]),
        .O(\n_0_converge_cnt[4]_i_3__3 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[4]_i_4__3 
       (.I0(converge_cnt_reg[5]),
        .O(\n_0_converge_cnt[4]_i_4__3 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[4]_i_5__3 
       (.I0(converge_cnt_reg[4]),
        .O(\n_0_converge_cnt[4]_i_5__3 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[8]_i_2__3 
       (.I0(converge_cnt_reg[11]),
        .O(\n_0_converge_cnt[8]_i_2__3 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[8]_i_3__3 
       (.I0(converge_cnt_reg[10]),
        .O(\n_0_converge_cnt[8]_i_3__3 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[8]_i_4__3 
       (.I0(converge_cnt_reg[9]),
        .O(\n_0_converge_cnt[8]_i_4__3 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[8]_i_5__3 
       (.I0(converge_cnt_reg[8]),
        .O(\n_0_converge_cnt[8]_i_5__3 ));
(* counter = "38" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[0] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_7_converge_cnt_reg[0]_i_3__3 ),
        .Q(converge_cnt_reg[0]),
        .R(\n_0_converge_cnt[0]_i_1__7 ));
CARRY4 \converge_cnt_reg[0]_i_3__3 
       (.CI(\<const0> ),
        .CO({\n_0_converge_cnt_reg[0]_i_3__3 ,\n_1_converge_cnt_reg[0]_i_3__3 ,\n_2_converge_cnt_reg[0]_i_3__3 ,\n_3_converge_cnt_reg[0]_i_3__3 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const1> }),
        .O({\n_4_converge_cnt_reg[0]_i_3__3 ,\n_5_converge_cnt_reg[0]_i_3__3 ,\n_6_converge_cnt_reg[0]_i_3__3 ,\n_7_converge_cnt_reg[0]_i_3__3 }),
        .S({\n_0_converge_cnt[0]_i_6__3 ,\n_0_converge_cnt[0]_i_7__3 ,\n_0_converge_cnt[0]_i_8__3 ,\n_0_converge_cnt[0]_i_9__3 }));
(* counter = "38" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[10] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_5_converge_cnt_reg[8]_i_1__3 ),
        .Q(converge_cnt_reg[10]),
        .R(\n_0_converge_cnt[0]_i_1__7 ));
(* counter = "38" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[11] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_4_converge_cnt_reg[8]_i_1__3 ),
        .Q(converge_cnt_reg[11]),
        .R(\n_0_converge_cnt[0]_i_1__7 ));
(* counter = "38" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[12] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_7_converge_cnt_reg[12]_i_1__3 ),
        .Q(converge_cnt_reg[12]),
        .R(\n_0_converge_cnt[0]_i_1__7 ));
CARRY4 \converge_cnt_reg[12]_i_1__3 
       (.CI(\n_0_converge_cnt_reg[8]_i_1__3 ),
        .CO({\n_0_converge_cnt_reg[12]_i_1__3 ,\n_1_converge_cnt_reg[12]_i_1__3 ,\n_2_converge_cnt_reg[12]_i_1__3 ,\n_3_converge_cnt_reg[12]_i_1__3 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\n_4_converge_cnt_reg[12]_i_1__3 ,\n_5_converge_cnt_reg[12]_i_1__3 ,\n_6_converge_cnt_reg[12]_i_1__3 ,\n_7_converge_cnt_reg[12]_i_1__3 }),
        .S({\n_0_converge_cnt[12]_i_2__3 ,\n_0_converge_cnt[12]_i_3__3 ,\n_0_converge_cnt[12]_i_4__3 ,\n_0_converge_cnt[12]_i_5__3 }));
(* counter = "38" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[13] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_6_converge_cnt_reg[12]_i_1__3 ),
        .Q(converge_cnt_reg[13]),
        .R(\n_0_converge_cnt[0]_i_1__7 ));
(* counter = "38" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[14] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_5_converge_cnt_reg[12]_i_1__3 ),
        .Q(converge_cnt_reg[14]),
        .R(\n_0_converge_cnt[0]_i_1__7 ));
(* counter = "38" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[15] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_4_converge_cnt_reg[12]_i_1__3 ),
        .Q(converge_cnt_reg[15]),
        .R(\n_0_converge_cnt[0]_i_1__7 ));
(* counter = "38" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[16] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_7_converge_cnt_reg[16]_i_1__3 ),
        .Q(converge_cnt_reg[16]),
        .R(\n_0_converge_cnt[0]_i_1__7 ));
CARRY4 \converge_cnt_reg[16]_i_1__3 
       (.CI(\n_0_converge_cnt_reg[12]_i_1__3 ),
        .CO({\n_0_converge_cnt_reg[16]_i_1__3 ,\n_1_converge_cnt_reg[16]_i_1__3 ,\n_2_converge_cnt_reg[16]_i_1__3 ,\n_3_converge_cnt_reg[16]_i_1__3 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\n_4_converge_cnt_reg[16]_i_1__3 ,\n_5_converge_cnt_reg[16]_i_1__3 ,\n_6_converge_cnt_reg[16]_i_1__3 ,\n_7_converge_cnt_reg[16]_i_1__3 }),
        .S({\n_0_converge_cnt[16]_i_2__3 ,\n_0_converge_cnt[16]_i_3__3 ,\n_0_converge_cnt[16]_i_4__3 ,\n_0_converge_cnt[16]_i_5__3 }));
(* counter = "38" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[17] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_6_converge_cnt_reg[16]_i_1__3 ),
        .Q(converge_cnt_reg[17]),
        .R(\n_0_converge_cnt[0]_i_1__7 ));
(* counter = "38" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[18] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_5_converge_cnt_reg[16]_i_1__3 ),
        .Q(converge_cnt_reg[18]),
        .R(\n_0_converge_cnt[0]_i_1__7 ));
(* counter = "38" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[19] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_4_converge_cnt_reg[16]_i_1__3 ),
        .Q(converge_cnt_reg[19]),
        .R(\n_0_converge_cnt[0]_i_1__7 ));
(* counter = "38" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[1] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_6_converge_cnt_reg[0]_i_3__3 ),
        .Q(converge_cnt_reg[1]),
        .R(\n_0_converge_cnt[0]_i_1__7 ));
(* counter = "38" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[20] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_7_converge_cnt_reg[20]_i_1__3 ),
        .Q(converge_cnt_reg[20]),
        .R(\n_0_converge_cnt[0]_i_1__7 ));
CARRY4 \converge_cnt_reg[20]_i_1__3 
       (.CI(\n_0_converge_cnt_reg[16]_i_1__3 ),
        .CO({\NLW_converge_cnt_reg[20]_i_1__3_CO_UNCONNECTED [3:1],\n_3_converge_cnt_reg[20]_i_1__3 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\NLW_converge_cnt_reg[20]_i_1__3_O_UNCONNECTED [3:2],\n_6_converge_cnt_reg[20]_i_1__3 ,\n_7_converge_cnt_reg[20]_i_1__3 }),
        .S({\<const0> ,\<const0> ,\n_0_converge_cnt[20]_i_2__3 ,\n_0_converge_cnt[20]_i_3__3 }));
(* counter = "38" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[21] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_6_converge_cnt_reg[20]_i_1__3 ),
        .Q(converge_cnt_reg[21]),
        .R(\n_0_converge_cnt[0]_i_1__7 ));
(* counter = "38" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[2] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_5_converge_cnt_reg[0]_i_3__3 ),
        .Q(converge_cnt_reg[2]),
        .R(\n_0_converge_cnt[0]_i_1__7 ));
(* counter = "38" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[3] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_4_converge_cnt_reg[0]_i_3__3 ),
        .Q(converge_cnt_reg[3]),
        .R(\n_0_converge_cnt[0]_i_1__7 ));
(* counter = "38" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[4] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_7_converge_cnt_reg[4]_i_1__3 ),
        .Q(converge_cnt_reg[4]),
        .R(\n_0_converge_cnt[0]_i_1__7 ));
CARRY4 \converge_cnt_reg[4]_i_1__3 
       (.CI(\n_0_converge_cnt_reg[0]_i_3__3 ),
        .CO({\n_0_converge_cnt_reg[4]_i_1__3 ,\n_1_converge_cnt_reg[4]_i_1__3 ,\n_2_converge_cnt_reg[4]_i_1__3 ,\n_3_converge_cnt_reg[4]_i_1__3 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\n_4_converge_cnt_reg[4]_i_1__3 ,\n_5_converge_cnt_reg[4]_i_1__3 ,\n_6_converge_cnt_reg[4]_i_1__3 ,\n_7_converge_cnt_reg[4]_i_1__3 }),
        .S({\n_0_converge_cnt[4]_i_2__3 ,\n_0_converge_cnt[4]_i_3__3 ,\n_0_converge_cnt[4]_i_4__3 ,\n_0_converge_cnt[4]_i_5__3 }));
(* counter = "38" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[5] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_6_converge_cnt_reg[4]_i_1__3 ),
        .Q(converge_cnt_reg[5]),
        .R(\n_0_converge_cnt[0]_i_1__7 ));
(* counter = "38" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[6] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_5_converge_cnt_reg[4]_i_1__3 ),
        .Q(converge_cnt_reg[6]),
        .R(\n_0_converge_cnt[0]_i_1__7 ));
(* counter = "38" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[7] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_4_converge_cnt_reg[4]_i_1__3 ),
        .Q(converge_cnt_reg[7]),
        .R(\n_0_converge_cnt[0]_i_1__7 ));
(* counter = "38" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[8] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_7_converge_cnt_reg[8]_i_1__3 ),
        .Q(converge_cnt_reg[8]),
        .R(\n_0_converge_cnt[0]_i_1__7 ));
CARRY4 \converge_cnt_reg[8]_i_1__3 
       (.CI(\n_0_converge_cnt_reg[4]_i_1__3 ),
        .CO({\n_0_converge_cnt_reg[8]_i_1__3 ,\n_1_converge_cnt_reg[8]_i_1__3 ,\n_2_converge_cnt_reg[8]_i_1__3 ,\n_3_converge_cnt_reg[8]_i_1__3 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\n_4_converge_cnt_reg[8]_i_1__3 ,\n_5_converge_cnt_reg[8]_i_1__3 ,\n_6_converge_cnt_reg[8]_i_1__3 ,\n_7_converge_cnt_reg[8]_i_1__3 }),
        .S({\n_0_converge_cnt[8]_i_2__3 ,\n_0_converge_cnt[8]_i_3__3 ,\n_0_converge_cnt[8]_i_4__3 ,\n_0_converge_cnt[8]_i_5__3 }));
(* counter = "38" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[9] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_6_converge_cnt_reg[8]_i_1__3 ),
        .Q(converge_cnt_reg[9]),
        .R(\n_0_converge_cnt[0]_i_1__7 ));
LUT4 #(
    .INIT(16'h2220)) 
     converge_gen3_i_1__3
       (.I0(rate_gen3_reg2),
        .I1(I10),
        .I2(rxeq_adapt_done_reg2),
        .I3(n_0_converge_gen3_reg),
        .O(n_0_converge_gen3_i_1__3));
FDRE #(
    .INIT(1'b0)) 
     converge_gen3_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_converge_gen3_i_1__3),
        .Q(n_0_converge_gen3_reg),
        .R(\<const0> ));
LUT2 #(
    .INIT(4'h8)) 
     gen3_rdy_i_1__3
       (.I0(rate_idle_reg2),
        .I1(rate_gen3_reg2),
        .O(gen3_rdy0));
FDRE #(
    .INIT(1'b0)) 
     gen3_rdy_reg
       (.C(pipe_rxusrclk_in),
        .CE(\<const1> ),
        .D(gen3_rdy0),
        .Q(PIPE_GEN3_RDY),
        .R(RST_RXUSRCLK_RESET));
LUT6 #(
    .INIT(64'hFFFFFFFF10000000)) 
     \gth_channel.gthe2_channel_i_i_56 
       (.I0(\n_0_gth_channel.gthe2_channel_i_i_70 ),
        .I1(\n_0_gth_channel.gthe2_channel_i_i_71 ),
        .I2(\n_0_gth_channel.gthe2_channel_i_i_72 ),
        .I3(\n_0_gth_channel.gthe2_channel_i_i_73 ),
        .I4(\n_0_gth_channel.gthe2_channel_i_i_74 ),
        .I5(n_0_converge_gen3_reg),
        .O(O1));
LUT4 #(
    .INIT(16'h7FFF)) 
     \gth_channel.gthe2_channel_i_i_70 
       (.I0(converge_cnt_reg[9]),
        .I1(converge_cnt_reg[8]),
        .I2(converge_cnt_reg[11]),
        .I3(converge_cnt_reg[10]),
        .O(\n_0_gth_channel.gthe2_channel_i_i_70 ));
LUT5 #(
    .INIT(32'h7FFFFFFF)) 
     \gth_channel.gthe2_channel_i_i_71 
       (.I0(converge_cnt_reg[15]),
        .I1(converge_cnt_reg[18]),
        .I2(converge_cnt_reg[19]),
        .I3(converge_cnt_reg[17]),
        .I4(converge_cnt_reg[16]),
        .O(\n_0_gth_channel.gthe2_channel_i_i_71 ));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     \gth_channel.gthe2_channel_i_i_72 
       (.I0(converge_cnt_reg[0]),
        .I1(converge_cnt_reg[6]),
        .I2(converge_cnt_reg[7]),
        .I3(converge_cnt_reg[5]),
        .I4(converge_cnt_reg[2]),
        .I5(converge_cnt_reg[1]),
        .O(\n_0_gth_channel.gthe2_channel_i_i_72 ));
LUT4 #(
    .INIT(16'h4000)) 
     \gth_channel.gthe2_channel_i_i_73 
       (.I0(converge_cnt_reg[4]),
        .I1(converge_cnt_reg[3]),
        .I2(converge_cnt_reg[13]),
        .I3(converge_cnt_reg[21]),
        .O(\n_0_gth_channel.gthe2_channel_i_i_73 ));
(* SOFT_HLUTNM = "soft_lutpair155" *) 
   LUT3 #(
    .INIT(8'h01)) 
     \gth_channel.gthe2_channel_i_i_74 
       (.I0(converge_cnt_reg[20]),
        .I1(converge_cnt_reg[14]),
        .I2(converge_cnt_reg[12]),
        .O(\n_0_gth_channel.gthe2_channel_i_i_74 ));
(* RETAIN_INVERTER *) 
   (* SOFT_HLUTNM = "soft_lutpair156" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \oobclk_div.oobclk_cnt[0]_i_1__3 
       (.I0(oobclk_cnt[0]),
        .O(p_1_in__0[0]));
(* SOFT_HLUTNM = "soft_lutpair156" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \oobclk_div.oobclk_cnt[1]_i_1__3 
       (.I0(oobclk_cnt[0]),
        .I1(oobclk_cnt[1]),
        .O(p_1_in__0[1]));
FDRE \oobclk_div.oobclk_cnt_reg[0] 
       (.C(pipe_oobclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[0]),
        .Q(oobclk_cnt[0]),
        .R(SR));
FDRE \oobclk_div.oobclk_cnt_reg[1] 
       (.C(pipe_oobclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[1]),
        .Q(oobclk_cnt[1]),
        .R(SR));
LUT3 #(
    .INIT(8'hB8)) 
     \oobclk_div.oobclk_i_1__3 
       (.I0(oobclk_cnt[1]),
        .I1(pclk_sel_reg2),
        .I2(oobclk_cnt[0]),
        .O(\n_0_oobclk_div.oobclk_i_1__3 ));
FDRE \oobclk_div.oobclk_reg 
       (.C(pipe_oobclk_in),
        .CE(\<const1> ),
        .D(\n_0_oobclk_div.oobclk_i_1__3 ),
        .Q(USER_OOBCLK),
        .R(SR));
(* ASYNC_REG *) 
   FDRE pclk_sel_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(pipe_pclk_sel_out),
        .Q(pclk_sel_reg1),
        .R(SR));
(* ASYNC_REG *) 
   FDRE pclk_sel_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(pclk_sel_reg1),
        .Q(pclk_sel_reg2),
        .R(SR));
LUT1 #(
    .INIT(2'h2)) 
     \pipe_lane[4].pipe_user_ii_0 
       (.I0(txcompliance_reg2),
        .O(p_0_in7_in));
LUT1 #(
    .INIT(2'h2)) 
     \pipe_lane[4].pipe_user_ii_1 
       (.I0(txelecidle_reg2),
        .O(p_1_in8_in));
LUT1 #(
    .INIT(2'h2)) 
     \pipe_lane[4].pipe_user_ii_2 
       (.I0(rst_idle_reg2),
        .O(p_2_in));
(* ASYNC_REG *) 
   FDRE rate_done_reg1_reg
       (.C(pipe_rxusrclk_in),
        .CE(\<const1> ),
        .D(USER_RATE_DONE),
        .Q(rate_done_reg1),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   FDRE rate_done_reg2_reg
       (.C(pipe_rxusrclk_in),
        .CE(\<const1> ),
        .D(rate_done_reg1),
        .Q(rate_done_reg2),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   FDRE rate_gen3_reg1_reg
       (.C(pipe_rxusrclk_in),
        .CE(\<const1> ),
        .D(EQ_GEN3),
        .Q(rate_gen3_reg1),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   FDRE rate_gen3_reg2_reg
       (.C(pipe_rxusrclk_in),
        .CE(\<const1> ),
        .D(rate_gen3_reg1),
        .Q(rate_gen3_reg2),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   FDRE rate_idle_reg1_reg
       (.C(pipe_rxusrclk_in),
        .CE(\<const1> ),
        .D(RST_RATE_IDLE),
        .Q(rate_idle_reg1),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   FDRE rate_idle_reg2_reg
       (.C(pipe_rxusrclk_in),
        .CE(\<const1> ),
        .D(rate_idle_reg1),
        .Q(rate_idle_reg2),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   FDRE rate_rxsync_reg1_reg
       (.C(pipe_rxusrclk_in),
        .CE(\<const1> ),
        .D(USER_RATE_RXSYNC),
        .Q(rate_rxsync_reg1),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   FDRE rate_rxsync_reg2_reg
       (.C(pipe_rxusrclk_in),
        .CE(\<const1> ),
        .D(rate_rxsync_reg1),
        .Q(rate_rxsync_reg2),
        .R(RST_RXUSRCLK_RESET));
LUT2 #(
    .INIT(4'h8)) 
     \resetdone_reg1[4]_i_1 
       (.I0(txresetdone_reg2),
        .I1(rxresetdone_reg2),
        .O(O2));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE resetovrd_start_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(USER_RESETOVRD_START),
        .Q(resetovrd_start_reg1),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE resetovrd_start_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(resetovrd_start_reg1),
        .Q(resetovrd_start_reg2),
        .R(SR));
(* ASYNC_REG *) 
   FDRE rst_idle_reg1_reg
       (.C(pipe_rxusrclk_in),
        .CE(\<const1> ),
        .D(I9),
        .Q(rst_idle_reg1),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   FDRE rst_idle_reg2_reg
       (.C(pipe_rxusrclk_in),
        .CE(\<const1> ),
        .D(rst_idle_reg1),
        .Q(rst_idle_reg2),
        .R(RST_RXUSRCLK_RESET));
LUT5 #(
    .INIT(32'hD0505050)) 
     \rxcdrlock_cnt[0]_i_1__3 
       (.I0(rxcdrlock_cnt_reg__0[0]),
        .I1(rxcdrlock_cnt_reg__0[2]),
        .I2(rxcdrlock_reg2),
        .I3(rxcdrlock_cnt_reg__0[3]),
        .I4(rxcdrlock_cnt_reg__0[1]),
        .O(p_0_in__0[0]));
LUT5 #(
    .INIT(32'h8F00F000)) 
     \rxcdrlock_cnt[1]_i_1__3 
       (.I0(rxcdrlock_cnt_reg__0[3]),
        .I1(rxcdrlock_cnt_reg__0[2]),
        .I2(rxcdrlock_cnt_reg__0[0]),
        .I3(rxcdrlock_reg2),
        .I4(rxcdrlock_cnt_reg__0[1]),
        .O(p_0_in__0[1]));
LUT5 #(
    .INIT(32'hF8780000)) 
     \rxcdrlock_cnt[2]_i_1__3 
       (.I0(rxcdrlock_cnt_reg__0[0]),
        .I1(rxcdrlock_cnt_reg__0[1]),
        .I2(rxcdrlock_cnt_reg__0[2]),
        .I3(rxcdrlock_cnt_reg__0[3]),
        .I4(rxcdrlock_reg2),
        .O(p_0_in__0[2]));
LUT5 #(
    .INIT(32'hFF008000)) 
     \rxcdrlock_cnt[3]_i_1__3 
       (.I0(rxcdrlock_cnt_reg__0[0]),
        .I1(rxcdrlock_cnt_reg__0[1]),
        .I2(rxcdrlock_cnt_reg__0[2]),
        .I3(rxcdrlock_reg2),
        .I4(rxcdrlock_cnt_reg__0[3]),
        .O(p_0_in__0[3]));
(* counter = "36" *) 
   FDRE #(
    .INIT(1'b0)) 
     \rxcdrlock_cnt_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_0_in__0[0]),
        .Q(rxcdrlock_cnt_reg__0[0]),
        .R(SR));
(* counter = "36" *) 
   FDRE #(
    .INIT(1'b0)) 
     \rxcdrlock_cnt_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_0_in__0[1]),
        .Q(rxcdrlock_cnt_reg__0[1]),
        .R(SR));
(* counter = "36" *) 
   FDRE #(
    .INIT(1'b0)) 
     \rxcdrlock_cnt_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_0_in__0[2]),
        .Q(rxcdrlock_cnt_reg__0[2]),
        .R(SR));
(* counter = "36" *) 
   FDRE #(
    .INIT(1'b0)) 
     \rxcdrlock_cnt_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_0_in__0[3]),
        .Q(rxcdrlock_cnt_reg__0[3]),
        .R(SR));
LUT5 #(
    .INIT(32'h80000000)) 
     \rxcdrlock_reg1[4]_i_1 
       (.I0(rxcdrlock_cnt_reg__0[0]),
        .I1(rxcdrlock_cnt_reg__0[1]),
        .I2(rxcdrlock_cnt_reg__0[3]),
        .I3(rxcdrlock_cnt_reg__0[2]),
        .I4(I7),
        .O(SYNC_RXCDRLOCK));
(* ASYNC_REG *) 
   FDRE rxcdrlock_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I7),
        .Q(rxcdrlock_reg1),
        .R(SR));
(* ASYNC_REG *) 
   FDRE rxcdrlock_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxcdrlock_reg1),
        .Q(rxcdrlock_reg2),
        .R(SR));
(* ASYNC_REG *) 
   FDRE rxeq_adapt_done_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(O41),
        .Q(rxeq_adapt_done_reg1),
        .R(SR));
(* ASYNC_REG *) 
   FDRE rxeq_adapt_done_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_adapt_done_reg1),
        .Q(rxeq_adapt_done_reg2),
        .R(SR));
(* ASYNC_REG *) 
   FDRE rxresetdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(USER_RXRESETDONE),
        .Q(rxresetdone_reg1),
        .R(SR));
(* ASYNC_REG *) 
   FDRE rxresetdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxresetdone_reg1),
        .Q(rxresetdone_reg2),
        .R(SR));
(* ASYNC_REG *) 
   FDRE rxstatus_reg1_reg
       (.C(pipe_rxusrclk_in),
        .CE(\<const1> ),
        .D(PIPE_RXSTATUS),
        .Q(rxstatus_reg1),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   FDRE rxstatus_reg2_reg
       (.C(pipe_rxusrclk_in),
        .CE(\<const1> ),
        .D(rxstatus_reg1),
        .Q(rxstatus_reg2),
        .R(RST_RXUSRCLK_RESET));
LUT6 #(
    .INIT(64'hC404040404040404)) 
     \rxvalid_cnt[0]_i_1__3 
       (.I0(rxstatus_reg2),
        .I1(rxvalid_reg2),
        .I2(rxvalid_cnt_reg__0[0]),
        .I3(rxvalid_cnt_reg__0[1]),
        .I4(rxvalid_cnt_reg__0[2]),
        .I5(rxvalid_cnt_reg__0[3]),
        .O(p_0_in__0__0[0]));
LUT6 #(
    .INIT(64'h808000F000F00000)) 
     \rxvalid_cnt[1]_i_1__3 
       (.I0(rxvalid_cnt_reg__0[3]),
        .I1(rxvalid_cnt_reg__0[2]),
        .I2(rxvalid_reg2),
        .I3(rxstatus_reg2),
        .I4(rxvalid_cnt_reg__0[1]),
        .I5(rxvalid_cnt_reg__0[0]),
        .O(p_0_in__0__0[1]));
LUT6 #(
    .INIT(64'h880C0C0C0C000000)) 
     \rxvalid_cnt[2]_i_1__3 
       (.I0(rxvalid_cnt_reg__0[3]),
        .I1(rxvalid_reg2),
        .I2(rxstatus_reg2),
        .I3(rxvalid_cnt_reg__0[1]),
        .I4(rxvalid_cnt_reg__0[0]),
        .I5(rxvalid_cnt_reg__0[2]),
        .O(p_0_in__0__0[2]));
LUT6 #(
    .INIT(64'h8C08080808080808)) 
     \rxvalid_cnt[3]_i_1__3 
       (.I0(rxvalid_cnt_reg__0[3]),
        .I1(rxvalid_reg2),
        .I2(rxstatus_reg2),
        .I3(rxvalid_cnt_reg__0[2]),
        .I4(rxvalid_cnt_reg__0[1]),
        .I5(rxvalid_cnt_reg__0[0]),
        .O(p_0_in__0__0[3]));
(* counter = "37" *) 
   FDRE #(
    .INIT(1'b0)) 
     \rxvalid_cnt_reg[0] 
       (.C(pipe_rxusrclk_in),
        .CE(\<const1> ),
        .D(p_0_in__0__0[0]),
        .Q(rxvalid_cnt_reg__0[0]),
        .R(RST_RXUSRCLK_RESET));
(* counter = "37" *) 
   FDRE #(
    .INIT(1'b0)) 
     \rxvalid_cnt_reg[1] 
       (.C(pipe_rxusrclk_in),
        .CE(\<const1> ),
        .D(p_0_in__0__0[1]),
        .Q(rxvalid_cnt_reg__0[1]),
        .R(RST_RXUSRCLK_RESET));
(* counter = "37" *) 
   FDRE #(
    .INIT(1'b0)) 
     \rxvalid_cnt_reg[2] 
       (.C(pipe_rxusrclk_in),
        .CE(\<const1> ),
        .D(p_0_in__0__0[2]),
        .Q(rxvalid_cnt_reg__0[2]),
        .R(RST_RXUSRCLK_RESET));
(* counter = "37" *) 
   FDRE #(
    .INIT(1'b0)) 
     \rxvalid_cnt_reg[3] 
       (.C(pipe_rxusrclk_in),
        .CE(\<const1> ),
        .D(p_0_in__0__0[3]),
        .Q(rxvalid_cnt_reg__0[3]),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   FDRE rxvalid_reg1_reg
       (.C(pipe_rxusrclk_in),
        .CE(\<const1> ),
        .D(I8),
        .Q(rxvalid_reg1),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   FDRE rxvalid_reg2_reg
       (.C(pipe_rxusrclk_in),
        .CE(\<const1> ),
        .D(rxvalid_reg1),
        .Q(rxvalid_reg2),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   FDRE txcompliance_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_TXCOMPLIANCE),
        .Q(txcompliance_reg1),
        .R(SR));
(* ASYNC_REG *) 
   FDRE txcompliance_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txcompliance_reg1),
        .Q(txcompliance_reg2),
        .R(SR));
(* ASYNC_REG *) 
   FDRE txelecidle_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_TXELECIDLE),
        .Q(txelecidle_reg1),
        .R(SR));
(* ASYNC_REG *) 
   FDRE txelecidle_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txelecidle_reg1),
        .Q(txelecidle_reg2),
        .R(SR));
LUT6 #(
    .INIT(64'h000000001D1D1D00)) 
     txphinitdone_reg1_i_1
       (.I0(n_0_txphinitdone_reg1_i_2),
        .I1(I1),
        .I2(I2),
        .I3(gt_txphinitdone[0]),
        .I4(I3),
        .I5(I4),
        .O(SYNC_TXPHINITDONE));
LUT6 #(
    .INIT(64'hAEAEAEAEAEFFFFFF)) 
     txphinitdone_reg1_i_2
       (.I0(I5),
        .I1(I6),
        .I2(gt_txphinitdone[2]),
        .I3(txcompliance_reg2),
        .I4(txelecidle_reg2),
        .I5(gt_txphinitdone[1]),
        .O(n_0_txphinitdone_reg1_i_2));
LUT2 #(
    .INIT(4'h7)) 
     txphinitdone_reg1_i_8
       (.I0(txelecidle_reg2),
        .I1(txcompliance_reg2),
        .O(O3));
(* ASYNC_REG *) 
   FDRE txresetdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(USER_TXRESETDONE),
        .Q(txresetdone_reg1),
        .R(SR));
(* ASYNC_REG *) 
   FDRE txresetdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txresetdone_reg1),
        .Q(txresetdone_reg2),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "vc709_pcie_x8_gen3_pipe_user" *) 
module vc709_pcie_x8_gen3vc709_pcie_x8_gen3_pipe_user_15
   (O1,
    p_1_in8_in,
    p_0_in7_in,
    O2,
    O3,
    O4,
    O5,
    p_2_in,
    USER_OOBCLK,
    PIPE_GEN3_RDY,
    SYNC_RXCDRLOCK,
    pipe_rx2_valid,
    pipe_rx2_phy_status,
    PIPE_RXEQ_CONVERGE,
    RST_RESETDONE,
    O6,
    p_259_out,
    p_1_in8_in_0,
    p_0_in7_in_1,
    p_359_out,
    p_261_out,
    p_361_out,
    gt_txphinitdone,
    I1,
    I2,
    I3,
    O7,
    pipe_oobclk_in,
    pipe_pclk_sel_out,
    pipe_pclk_in,
    USER_RXRESETDONE,
    USER_TXRESETDONE,
    PIPE_TXCOMPLIANCE,
    PIPE_TXELECIDLE,
    I4,
    rst_rxusrclk_reset,
    I5,
    pipe_rxusrclk_in,
    PIPE_RXSTATUS,
    I6,
    RST_RATE_IDLE,
    USER_RATE_RXSYNC,
    USER_RATE_DONE,
    EQ_GEN3,
    O39,
    USER_RESETOVRD_START,
    RST_PHYSTATUS,
    I7);
  output O1;
  output p_1_in8_in;
  output p_0_in7_in;
  output O2;
  output O3;
  output O4;
  output O5;
  output p_2_in;
  output USER_OOBCLK;
  output [0:0]PIPE_GEN3_RDY;
  output SYNC_RXCDRLOCK;
  output pipe_rx2_valid;
  output pipe_rx2_phy_status;
  output [0:0]PIPE_RXEQ_CONVERGE;
  output [0:0]RST_RESETDONE;
  output O6;
  input p_259_out;
  input p_1_in8_in_0;
  input p_0_in7_in_1;
  input p_359_out;
  input p_261_out;
  input p_361_out;
  input [4:0]gt_txphinitdone;
  input I1;
  input I2;
  input I3;
  input [0:0]O7;
  input pipe_oobclk_in;
  input [0:0]pipe_pclk_sel_out;
  input pipe_pclk_in;
  input USER_RXRESETDONE;
  input USER_TXRESETDONE;
  input [0:0]PIPE_TXCOMPLIANCE;
  input [0:0]PIPE_TXELECIDLE;
  input I4;
  input rst_rxusrclk_reset;
  input I5;
  input pipe_rxusrclk_in;
  input [0:0]PIPE_RXSTATUS;
  input I6;
  input [0:0]RST_RATE_IDLE;
  input USER_RATE_RXSYNC;
  input USER_RATE_DONE;
  input EQ_GEN3;
  input O39;
  input USER_RESETOVRD_START;
  input [0:0]RST_PHYSTATUS;
  input I7;

  wire \<const0> ;
  wire \<const1> ;
  wire EQ_GEN3;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire O1;
  wire O2;
  wire O3;
  wire O39;
  wire O4;
  wire O5;
  wire O6;
  wire [0:0]O7;
  wire [0:0]PIPE_GEN3_RDY;
  wire [0:0]PIPE_RXEQ_CONVERGE;
  wire [0:0]PIPE_RXSTATUS;
  wire [0:0]PIPE_TXCOMPLIANCE;
  wire [0:0]PIPE_TXELECIDLE;
  wire [0:0]RST_PHYSTATUS;
  wire [0:0]RST_RATE_IDLE;
  wire [0:0]RST_RESETDONE;
  wire SYNC_RXCDRLOCK;
  wire USER_OOBCLK;
  wire USER_RATE_DONE;
  wire USER_RATE_RXSYNC;
  wire USER_RESETOVRD_START;
  wire USER_RXRESETDONE;
  wire USER_TXRESETDONE;
  wire [21:0]converge_cnt_reg;
  wire gen3_rdy0;
  wire [4:0]gt_txphinitdone;
  wire n_0_PCIE_3_0_i_i_175;
  wire \n_0_converge_cnt[0]_i_10__1 ;
  wire \n_0_converge_cnt[0]_i_11__1 ;
  wire \n_0_converge_cnt[0]_i_1__3 ;
  wire \n_0_converge_cnt[0]_i_4__1 ;
  wire \n_0_converge_cnt[0]_i_5__1 ;
  wire \n_0_converge_cnt[0]_i_6__1 ;
  wire \n_0_converge_cnt[0]_i_7__1 ;
  wire \n_0_converge_cnt[0]_i_8__1 ;
  wire \n_0_converge_cnt[0]_i_9__1 ;
  wire \n_0_converge_cnt[12]_i_2__1 ;
  wire \n_0_converge_cnt[12]_i_3__1 ;
  wire \n_0_converge_cnt[12]_i_4__1 ;
  wire \n_0_converge_cnt[12]_i_5__1 ;
  wire \n_0_converge_cnt[16]_i_2__1 ;
  wire \n_0_converge_cnt[16]_i_3__1 ;
  wire \n_0_converge_cnt[16]_i_4__1 ;
  wire \n_0_converge_cnt[16]_i_5__1 ;
  wire \n_0_converge_cnt[20]_i_2__1 ;
  wire \n_0_converge_cnt[20]_i_3__1 ;
  wire \n_0_converge_cnt[4]_i_2__1 ;
  wire \n_0_converge_cnt[4]_i_3__1 ;
  wire \n_0_converge_cnt[4]_i_4__1 ;
  wire \n_0_converge_cnt[4]_i_5__1 ;
  wire \n_0_converge_cnt[8]_i_2__1 ;
  wire \n_0_converge_cnt[8]_i_3__1 ;
  wire \n_0_converge_cnt[8]_i_4__1 ;
  wire \n_0_converge_cnt[8]_i_5__1 ;
  wire \n_0_converge_cnt_reg[0]_i_3__1 ;
  wire \n_0_converge_cnt_reg[12]_i_1__1 ;
  wire \n_0_converge_cnt_reg[16]_i_1__1 ;
  wire \n_0_converge_cnt_reg[4]_i_1__1 ;
  wire \n_0_converge_cnt_reg[8]_i_1__1 ;
  wire n_0_converge_gen3_i_1__1;
  wire n_0_converge_gen3_reg;
  wire \n_0_gth_channel.gthe2_channel_i_i_103 ;
  wire \n_0_gth_channel.gthe2_channel_i_i_104 ;
  wire \n_0_gth_channel.gthe2_channel_i_i_105 ;
  wire \n_0_oobclk_div.oobclk_i_1__1 ;
  wire \n_1_converge_cnt_reg[0]_i_3__1 ;
  wire \n_1_converge_cnt_reg[12]_i_1__1 ;
  wire \n_1_converge_cnt_reg[16]_i_1__1 ;
  wire \n_1_converge_cnt_reg[4]_i_1__1 ;
  wire \n_1_converge_cnt_reg[8]_i_1__1 ;
  wire \n_2_converge_cnt_reg[0]_i_3__1 ;
  wire \n_2_converge_cnt_reg[12]_i_1__1 ;
  wire \n_2_converge_cnt_reg[16]_i_1__1 ;
  wire \n_2_converge_cnt_reg[4]_i_1__1 ;
  wire \n_2_converge_cnt_reg[8]_i_1__1 ;
  wire \n_3_converge_cnt_reg[0]_i_3__1 ;
  wire \n_3_converge_cnt_reg[12]_i_1__1 ;
  wire \n_3_converge_cnt_reg[16]_i_1__1 ;
  wire \n_3_converge_cnt_reg[20]_i_1__1 ;
  wire \n_3_converge_cnt_reg[4]_i_1__1 ;
  wire \n_3_converge_cnt_reg[8]_i_1__1 ;
  wire \n_4_converge_cnt_reg[0]_i_3__1 ;
  wire \n_4_converge_cnt_reg[12]_i_1__1 ;
  wire \n_4_converge_cnt_reg[16]_i_1__1 ;
  wire \n_4_converge_cnt_reg[4]_i_1__1 ;
  wire \n_4_converge_cnt_reg[8]_i_1__1 ;
  wire \n_5_converge_cnt_reg[0]_i_3__1 ;
  wire \n_5_converge_cnt_reg[12]_i_1__1 ;
  wire \n_5_converge_cnt_reg[16]_i_1__1 ;
  wire \n_5_converge_cnt_reg[4]_i_1__1 ;
  wire \n_5_converge_cnt_reg[8]_i_1__1 ;
  wire \n_6_converge_cnt_reg[0]_i_3__1 ;
  wire \n_6_converge_cnt_reg[12]_i_1__1 ;
  wire \n_6_converge_cnt_reg[16]_i_1__1 ;
  wire \n_6_converge_cnt_reg[20]_i_1__1 ;
  wire \n_6_converge_cnt_reg[4]_i_1__1 ;
  wire \n_6_converge_cnt_reg[8]_i_1__1 ;
  wire \n_7_converge_cnt_reg[0]_i_3__1 ;
  wire \n_7_converge_cnt_reg[12]_i_1__1 ;
  wire \n_7_converge_cnt_reg[16]_i_1__1 ;
  wire \n_7_converge_cnt_reg[20]_i_1__1 ;
  wire \n_7_converge_cnt_reg[4]_i_1__1 ;
  wire \n_7_converge_cnt_reg[8]_i_1__1 ;
  wire [1:0]oobclk_cnt;
  wire p_0_in7_in;
  wire p_0_in7_in_1;
  wire [3:0]p_0_in__0;
  wire [3:0]p_0_in__0__0;
  wire p_1_in8_in;
  wire p_1_in8_in_0;
  wire [1:0]p_1_in__0;
  wire p_259_out;
  wire p_261_out;
  wire p_2_in;
  wire p_359_out;
  wire p_361_out;
  wire pclk_sel_reg1;
  wire pclk_sel_reg2;
  wire pipe_oobclk_in;
  wire pipe_pclk_in;
  wire [0:0]pipe_pclk_sel_out;
  wire pipe_rx2_phy_status;
  wire pipe_rx2_valid;
  wire pipe_rxusrclk_in;
  wire rate_done_reg1;
  wire rate_done_reg2;
  wire rate_gen3_reg1;
  wire rate_gen3_reg2;
  wire rate_idle_reg1;
  wire rate_idle_reg2;
  wire rate_rxsync_reg1;
  wire rate_rxsync_reg2;
  wire resetovrd_start_reg1;
  wire resetovrd_start_reg2;
  wire rst_idle_reg1;
  wire rst_idle_reg2;
  wire rst_rxusrclk_reset;
  wire [3:0]rxcdrlock_cnt_reg__0;
  wire rxcdrlock_reg1;
  wire rxcdrlock_reg2;
  wire rxeq_adapt_done_reg1;
  wire rxeq_adapt_done_reg2;
  wire rxresetdone_reg1;
  wire rxresetdone_reg2;
  wire rxstatus_reg1;
  wire rxstatus_reg2;
  wire [3:0]rxvalid_cnt_reg__0;
  wire rxvalid_reg1;
  wire rxvalid_reg2;
  wire sel;
  wire txcompliance_reg1;
  wire txcompliance_reg2;
  wire txelecidle_reg1;
  wire txelecidle_reg2;
  wire txresetdone_reg1;
  wire txresetdone_reg2;
  wire [3:1]\NLW_converge_cnt_reg[20]_i_1__1_CO_UNCONNECTED ;
  wire [3:2]\NLW_converge_cnt_reg[20]_i_1__1_O_UNCONNECTED ;

GND GND
       (.G(\<const0> ));
LUT5 #(
    .INIT(32'hFFFFA8FF)) 
     PCIE_3_0_i_i_10
       (.I0(RST_PHYSTATUS),
        .I1(rate_idle_reg2),
        .I2(rate_rxsync_reg2),
        .I3(rst_idle_reg2),
        .I4(rate_done_reg2),
        .O(pipe_rx2_phy_status));
LUT6 #(
    .INIT(64'h0000000080000000)) 
     PCIE_3_0_i_i_11
       (.I0(rst_idle_reg2),
        .I1(rate_idle_reg2),
        .I2(I5),
        .I3(rxvalid_cnt_reg__0[3]),
        .I4(rxvalid_cnt_reg__0[2]),
        .I5(n_0_PCIE_3_0_i_i_175),
        .O(pipe_rx2_valid));
LUT2 #(
    .INIT(4'h7)) 
     PCIE_3_0_i_i_175
       (.I0(rxvalid_cnt_reg__0[0]),
        .I1(rxvalid_cnt_reg__0[1]),
        .O(n_0_PCIE_3_0_i_i_175));
VCC VCC
       (.P(\<const1> ));
LUT5 #(
    .INIT(32'h7FFFFFFF)) 
     \converge_cnt[0]_i_10__1 
       (.I0(converge_cnt_reg[15]),
        .I1(converge_cnt_reg[18]),
        .I2(converge_cnt_reg[19]),
        .I3(converge_cnt_reg[17]),
        .I4(converge_cnt_reg[16]),
        .O(\n_0_converge_cnt[0]_i_10__1 ));
LUT4 #(
    .INIT(16'h7FFF)) 
     \converge_cnt[0]_i_11__1 
       (.I0(converge_cnt_reg[9]),
        .I1(converge_cnt_reg[8]),
        .I2(converge_cnt_reg[11]),
        .I3(converge_cnt_reg[10]),
        .O(\n_0_converge_cnt[0]_i_11__1 ));
LUT4 #(
    .INIT(16'hFFDF)) 
     \converge_cnt[0]_i_1__3 
       (.I0(rst_idle_reg2),
        .I1(I7),
        .I2(rate_idle_reg2),
        .I3(rate_gen3_reg2),
        .O(\n_0_converge_cnt[0]_i_1__3 ));
LUT6 #(
    .INIT(64'hFFFFFFFF5555555D)) 
     \converge_cnt[0]_i_2__1 
       (.I0(converge_cnt_reg[21]),
        .I1(\n_0_converge_cnt[0]_i_4__1 ),
        .I2(converge_cnt_reg[6]),
        .I3(converge_cnt_reg[7]),
        .I4(converge_cnt_reg[5]),
        .I5(\n_0_converge_cnt[0]_i_5__1 ),
        .O(sel));
(* SOFT_HLUTNM = "soft_lutpair226" *) 
   LUT5 #(
    .INIT(32'h00000001)) 
     \converge_cnt[0]_i_4__1 
       (.I0(converge_cnt_reg[12]),
        .I1(converge_cnt_reg[14]),
        .I2(converge_cnt_reg[20]),
        .I3(converge_cnt_reg[3]),
        .I4(converge_cnt_reg[4]),
        .O(\n_0_converge_cnt[0]_i_4__1 ));
LUT6 #(
    .INIT(64'h0A0B0A0F0A0B0A0B)) 
     \converge_cnt[0]_i_5__1 
       (.I0(\n_0_converge_cnt[0]_i_10__1 ),
        .I1(converge_cnt_reg[13]),
        .I2(converge_cnt_reg[20]),
        .I3(converge_cnt_reg[14]),
        .I4(converge_cnt_reg[12]),
        .I5(\n_0_converge_cnt[0]_i_11__1 ),
        .O(\n_0_converge_cnt[0]_i_5__1 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[0]_i_6__1 
       (.I0(converge_cnt_reg[3]),
        .O(\n_0_converge_cnt[0]_i_6__1 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[0]_i_7__1 
       (.I0(converge_cnt_reg[2]),
        .O(\n_0_converge_cnt[0]_i_7__1 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[0]_i_8__1 
       (.I0(converge_cnt_reg[1]),
        .O(\n_0_converge_cnt[0]_i_8__1 ));
LUT1 #(
    .INIT(2'h1)) 
     \converge_cnt[0]_i_9__1 
       (.I0(converge_cnt_reg[0]),
        .O(\n_0_converge_cnt[0]_i_9__1 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[12]_i_2__1 
       (.I0(converge_cnt_reg[15]),
        .O(\n_0_converge_cnt[12]_i_2__1 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[12]_i_3__1 
       (.I0(converge_cnt_reg[14]),
        .O(\n_0_converge_cnt[12]_i_3__1 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[12]_i_4__1 
       (.I0(converge_cnt_reg[13]),
        .O(\n_0_converge_cnt[12]_i_4__1 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[12]_i_5__1 
       (.I0(converge_cnt_reg[12]),
        .O(\n_0_converge_cnt[12]_i_5__1 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[16]_i_2__1 
       (.I0(converge_cnt_reg[19]),
        .O(\n_0_converge_cnt[16]_i_2__1 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[16]_i_3__1 
       (.I0(converge_cnt_reg[18]),
        .O(\n_0_converge_cnt[16]_i_3__1 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[16]_i_4__1 
       (.I0(converge_cnt_reg[17]),
        .O(\n_0_converge_cnt[16]_i_4__1 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[16]_i_5__1 
       (.I0(converge_cnt_reg[16]),
        .O(\n_0_converge_cnt[16]_i_5__1 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[20]_i_2__1 
       (.I0(converge_cnt_reg[21]),
        .O(\n_0_converge_cnt[20]_i_2__1 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[20]_i_3__1 
       (.I0(converge_cnt_reg[20]),
        .O(\n_0_converge_cnt[20]_i_3__1 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[4]_i_2__1 
       (.I0(converge_cnt_reg[7]),
        .O(\n_0_converge_cnt[4]_i_2__1 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[4]_i_3__1 
       (.I0(converge_cnt_reg[6]),
        .O(\n_0_converge_cnt[4]_i_3__1 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[4]_i_4__1 
       (.I0(converge_cnt_reg[5]),
        .O(\n_0_converge_cnt[4]_i_4__1 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[4]_i_5__1 
       (.I0(converge_cnt_reg[4]),
        .O(\n_0_converge_cnt[4]_i_5__1 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[8]_i_2__1 
       (.I0(converge_cnt_reg[11]),
        .O(\n_0_converge_cnt[8]_i_2__1 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[8]_i_3__1 
       (.I0(converge_cnt_reg[10]),
        .O(\n_0_converge_cnt[8]_i_3__1 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[8]_i_4__1 
       (.I0(converge_cnt_reg[9]),
        .O(\n_0_converge_cnt[8]_i_4__1 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[8]_i_5__1 
       (.I0(converge_cnt_reg[8]),
        .O(\n_0_converge_cnt[8]_i_5__1 ));
(* counter = "38" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[0] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_7_converge_cnt_reg[0]_i_3__1 ),
        .Q(converge_cnt_reg[0]),
        .R(\n_0_converge_cnt[0]_i_1__3 ));
CARRY4 \converge_cnt_reg[0]_i_3__1 
       (.CI(\<const0> ),
        .CO({\n_0_converge_cnt_reg[0]_i_3__1 ,\n_1_converge_cnt_reg[0]_i_3__1 ,\n_2_converge_cnt_reg[0]_i_3__1 ,\n_3_converge_cnt_reg[0]_i_3__1 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const1> }),
        .O({\n_4_converge_cnt_reg[0]_i_3__1 ,\n_5_converge_cnt_reg[0]_i_3__1 ,\n_6_converge_cnt_reg[0]_i_3__1 ,\n_7_converge_cnt_reg[0]_i_3__1 }),
        .S({\n_0_converge_cnt[0]_i_6__1 ,\n_0_converge_cnt[0]_i_7__1 ,\n_0_converge_cnt[0]_i_8__1 ,\n_0_converge_cnt[0]_i_9__1 }));
(* counter = "38" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[10] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_5_converge_cnt_reg[8]_i_1__1 ),
        .Q(converge_cnt_reg[10]),
        .R(\n_0_converge_cnt[0]_i_1__3 ));
(* counter = "38" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[11] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_4_converge_cnt_reg[8]_i_1__1 ),
        .Q(converge_cnt_reg[11]),
        .R(\n_0_converge_cnt[0]_i_1__3 ));
(* counter = "38" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[12] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_7_converge_cnt_reg[12]_i_1__1 ),
        .Q(converge_cnt_reg[12]),
        .R(\n_0_converge_cnt[0]_i_1__3 ));
CARRY4 \converge_cnt_reg[12]_i_1__1 
       (.CI(\n_0_converge_cnt_reg[8]_i_1__1 ),
        .CO({\n_0_converge_cnt_reg[12]_i_1__1 ,\n_1_converge_cnt_reg[12]_i_1__1 ,\n_2_converge_cnt_reg[12]_i_1__1 ,\n_3_converge_cnt_reg[12]_i_1__1 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\n_4_converge_cnt_reg[12]_i_1__1 ,\n_5_converge_cnt_reg[12]_i_1__1 ,\n_6_converge_cnt_reg[12]_i_1__1 ,\n_7_converge_cnt_reg[12]_i_1__1 }),
        .S({\n_0_converge_cnt[12]_i_2__1 ,\n_0_converge_cnt[12]_i_3__1 ,\n_0_converge_cnt[12]_i_4__1 ,\n_0_converge_cnt[12]_i_5__1 }));
(* counter = "38" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[13] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_6_converge_cnt_reg[12]_i_1__1 ),
        .Q(converge_cnt_reg[13]),
        .R(\n_0_converge_cnt[0]_i_1__3 ));
(* counter = "38" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[14] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_5_converge_cnt_reg[12]_i_1__1 ),
        .Q(converge_cnt_reg[14]),
        .R(\n_0_converge_cnt[0]_i_1__3 ));
(* counter = "38" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[15] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_4_converge_cnt_reg[12]_i_1__1 ),
        .Q(converge_cnt_reg[15]),
        .R(\n_0_converge_cnt[0]_i_1__3 ));
(* counter = "38" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[16] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_7_converge_cnt_reg[16]_i_1__1 ),
        .Q(converge_cnt_reg[16]),
        .R(\n_0_converge_cnt[0]_i_1__3 ));
CARRY4 \converge_cnt_reg[16]_i_1__1 
       (.CI(\n_0_converge_cnt_reg[12]_i_1__1 ),
        .CO({\n_0_converge_cnt_reg[16]_i_1__1 ,\n_1_converge_cnt_reg[16]_i_1__1 ,\n_2_converge_cnt_reg[16]_i_1__1 ,\n_3_converge_cnt_reg[16]_i_1__1 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\n_4_converge_cnt_reg[16]_i_1__1 ,\n_5_converge_cnt_reg[16]_i_1__1 ,\n_6_converge_cnt_reg[16]_i_1__1 ,\n_7_converge_cnt_reg[16]_i_1__1 }),
        .S({\n_0_converge_cnt[16]_i_2__1 ,\n_0_converge_cnt[16]_i_3__1 ,\n_0_converge_cnt[16]_i_4__1 ,\n_0_converge_cnt[16]_i_5__1 }));
(* counter = "38" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[17] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_6_converge_cnt_reg[16]_i_1__1 ),
        .Q(converge_cnt_reg[17]),
        .R(\n_0_converge_cnt[0]_i_1__3 ));
(* counter = "38" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[18] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_5_converge_cnt_reg[16]_i_1__1 ),
        .Q(converge_cnt_reg[18]),
        .R(\n_0_converge_cnt[0]_i_1__3 ));
(* counter = "38" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[19] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_4_converge_cnt_reg[16]_i_1__1 ),
        .Q(converge_cnt_reg[19]),
        .R(\n_0_converge_cnt[0]_i_1__3 ));
(* counter = "38" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[1] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_6_converge_cnt_reg[0]_i_3__1 ),
        .Q(converge_cnt_reg[1]),
        .R(\n_0_converge_cnt[0]_i_1__3 ));
(* counter = "38" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[20] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_7_converge_cnt_reg[20]_i_1__1 ),
        .Q(converge_cnt_reg[20]),
        .R(\n_0_converge_cnt[0]_i_1__3 ));
CARRY4 \converge_cnt_reg[20]_i_1__1 
       (.CI(\n_0_converge_cnt_reg[16]_i_1__1 ),
        .CO({\NLW_converge_cnt_reg[20]_i_1__1_CO_UNCONNECTED [3:1],\n_3_converge_cnt_reg[20]_i_1__1 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\NLW_converge_cnt_reg[20]_i_1__1_O_UNCONNECTED [3:2],\n_6_converge_cnt_reg[20]_i_1__1 ,\n_7_converge_cnt_reg[20]_i_1__1 }),
        .S({\<const0> ,\<const0> ,\n_0_converge_cnt[20]_i_2__1 ,\n_0_converge_cnt[20]_i_3__1 }));
(* counter = "38" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[21] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_6_converge_cnt_reg[20]_i_1__1 ),
        .Q(converge_cnt_reg[21]),
        .R(\n_0_converge_cnt[0]_i_1__3 ));
(* counter = "38" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[2] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_5_converge_cnt_reg[0]_i_3__1 ),
        .Q(converge_cnt_reg[2]),
        .R(\n_0_converge_cnt[0]_i_1__3 ));
(* counter = "38" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[3] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_4_converge_cnt_reg[0]_i_3__1 ),
        .Q(converge_cnt_reg[3]),
        .R(\n_0_converge_cnt[0]_i_1__3 ));
(* counter = "38" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[4] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_7_converge_cnt_reg[4]_i_1__1 ),
        .Q(converge_cnt_reg[4]),
        .R(\n_0_converge_cnt[0]_i_1__3 ));
CARRY4 \converge_cnt_reg[4]_i_1__1 
       (.CI(\n_0_converge_cnt_reg[0]_i_3__1 ),
        .CO({\n_0_converge_cnt_reg[4]_i_1__1 ,\n_1_converge_cnt_reg[4]_i_1__1 ,\n_2_converge_cnt_reg[4]_i_1__1 ,\n_3_converge_cnt_reg[4]_i_1__1 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\n_4_converge_cnt_reg[4]_i_1__1 ,\n_5_converge_cnt_reg[4]_i_1__1 ,\n_6_converge_cnt_reg[4]_i_1__1 ,\n_7_converge_cnt_reg[4]_i_1__1 }),
        .S({\n_0_converge_cnt[4]_i_2__1 ,\n_0_converge_cnt[4]_i_3__1 ,\n_0_converge_cnt[4]_i_4__1 ,\n_0_converge_cnt[4]_i_5__1 }));
(* counter = "38" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[5] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_6_converge_cnt_reg[4]_i_1__1 ),
        .Q(converge_cnt_reg[5]),
        .R(\n_0_converge_cnt[0]_i_1__3 ));
(* counter = "38" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[6] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_5_converge_cnt_reg[4]_i_1__1 ),
        .Q(converge_cnt_reg[6]),
        .R(\n_0_converge_cnt[0]_i_1__3 ));
(* counter = "38" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[7] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_4_converge_cnt_reg[4]_i_1__1 ),
        .Q(converge_cnt_reg[7]),
        .R(\n_0_converge_cnt[0]_i_1__3 ));
(* counter = "38" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[8] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_7_converge_cnt_reg[8]_i_1__1 ),
        .Q(converge_cnt_reg[8]),
        .R(\n_0_converge_cnt[0]_i_1__3 ));
CARRY4 \converge_cnt_reg[8]_i_1__1 
       (.CI(\n_0_converge_cnt_reg[4]_i_1__1 ),
        .CO({\n_0_converge_cnt_reg[8]_i_1__1 ,\n_1_converge_cnt_reg[8]_i_1__1 ,\n_2_converge_cnt_reg[8]_i_1__1 ,\n_3_converge_cnt_reg[8]_i_1__1 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\n_4_converge_cnt_reg[8]_i_1__1 ,\n_5_converge_cnt_reg[8]_i_1__1 ,\n_6_converge_cnt_reg[8]_i_1__1 ,\n_7_converge_cnt_reg[8]_i_1__1 }),
        .S({\n_0_converge_cnt[8]_i_2__1 ,\n_0_converge_cnt[8]_i_3__1 ,\n_0_converge_cnt[8]_i_4__1 ,\n_0_converge_cnt[8]_i_5__1 }));
(* counter = "38" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[9] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_6_converge_cnt_reg[8]_i_1__1 ),
        .Q(converge_cnt_reg[9]),
        .R(\n_0_converge_cnt[0]_i_1__3 ));
LUT4 #(
    .INIT(16'h2220)) 
     converge_gen3_i_1__1
       (.I0(rate_gen3_reg2),
        .I1(I7),
        .I2(rxeq_adapt_done_reg2),
        .I3(n_0_converge_gen3_reg),
        .O(n_0_converge_gen3_i_1__1));
FDRE #(
    .INIT(1'b0)) 
     converge_gen3_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_converge_gen3_i_1__1),
        .Q(n_0_converge_gen3_reg),
        .R(\<const0> ));
LUT2 #(
    .INIT(4'h8)) 
     gen3_rdy_i_1__1
       (.I0(rate_idle_reg2),
        .I1(rate_gen3_reg2),
        .O(gen3_rdy0));
FDRE #(
    .INIT(1'b0)) 
     gen3_rdy_reg
       (.C(pipe_rxusrclk_in),
        .CE(\<const1> ),
        .D(gen3_rdy0),
        .Q(PIPE_GEN3_RDY),
        .R(rst_rxusrclk_reset));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     \gth_channel.gthe2_channel_i_i_103 
       (.I0(converge_cnt_reg[0]),
        .I1(converge_cnt_reg[6]),
        .I2(converge_cnt_reg[7]),
        .I3(converge_cnt_reg[5]),
        .I4(converge_cnt_reg[2]),
        .I5(converge_cnt_reg[1]),
        .O(\n_0_gth_channel.gthe2_channel_i_i_103 ));
LUT4 #(
    .INIT(16'h4000)) 
     \gth_channel.gthe2_channel_i_i_104 
       (.I0(converge_cnt_reg[4]),
        .I1(converge_cnt_reg[3]),
        .I2(converge_cnt_reg[13]),
        .I3(converge_cnt_reg[21]),
        .O(\n_0_gth_channel.gthe2_channel_i_i_104 ));
(* SOFT_HLUTNM = "soft_lutpair226" *) 
   LUT3 #(
    .INIT(8'h01)) 
     \gth_channel.gthe2_channel_i_i_105 
       (.I0(converge_cnt_reg[20]),
        .I1(converge_cnt_reg[14]),
        .I2(converge_cnt_reg[12]),
        .O(\n_0_gth_channel.gthe2_channel_i_i_105 ));
LUT6 #(
    .INIT(64'h0707070707FFFFFF)) 
     \gth_channel.gthe2_channel_i_i_107 
       (.I0(txelecidle_reg2),
        .I1(txcompliance_reg2),
        .I2(p_259_out),
        .I3(p_1_in8_in_0),
        .I4(p_0_in7_in_1),
        .I5(p_359_out),
        .O(O1));
LUT6 #(
    .INIT(64'hFFFFFFFF10000000)) 
     \gth_channel.gthe2_channel_i_i_69 
       (.I0(\n_0_converge_cnt[0]_i_11__1 ),
        .I1(\n_0_converge_cnt[0]_i_10__1 ),
        .I2(\n_0_gth_channel.gthe2_channel_i_i_103 ),
        .I3(\n_0_gth_channel.gthe2_channel_i_i_104 ),
        .I4(\n_0_gth_channel.gthe2_channel_i_i_105 ),
        .I5(n_0_converge_gen3_reg),
        .O(PIPE_RXEQ_CONVERGE));
LUT2 #(
    .INIT(4'h7)) 
     \gth_channel.gthe2_channel_i_i_86 
       (.I0(txelecidle_reg2),
        .I1(txcompliance_reg2),
        .O(O6));
LUT6 #(
    .INIT(64'h0707070707FFFFFF)) 
     \gth_channel.gthe2_channel_i_i_87 
       (.I0(txelecidle_reg2),
        .I1(txcompliance_reg2),
        .I2(p_261_out),
        .I3(p_1_in8_in_0),
        .I4(p_0_in7_in_1),
        .I5(p_361_out),
        .O(O2));
(* RETAIN_INVERTER *) 
   (* SOFT_HLUTNM = "soft_lutpair227" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \oobclk_div.oobclk_cnt[0]_i_1__1 
       (.I0(oobclk_cnt[0]),
        .O(p_1_in__0[0]));
(* SOFT_HLUTNM = "soft_lutpair227" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \oobclk_div.oobclk_cnt[1]_i_1__1 
       (.I0(oobclk_cnt[0]),
        .I1(oobclk_cnt[1]),
        .O(p_1_in__0[1]));
FDRE \oobclk_div.oobclk_cnt_reg[0] 
       (.C(pipe_oobclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[0]),
        .Q(oobclk_cnt[0]),
        .R(O7));
FDRE \oobclk_div.oobclk_cnt_reg[1] 
       (.C(pipe_oobclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[1]),
        .Q(oobclk_cnt[1]),
        .R(O7));
LUT3 #(
    .INIT(8'hB8)) 
     \oobclk_div.oobclk_i_1__1 
       (.I0(oobclk_cnt[1]),
        .I1(pclk_sel_reg2),
        .I2(oobclk_cnt[0]),
        .O(\n_0_oobclk_div.oobclk_i_1__1 ));
FDRE \oobclk_div.oobclk_reg 
       (.C(pipe_oobclk_in),
        .CE(\<const1> ),
        .D(\n_0_oobclk_div.oobclk_i_1__1 ),
        .Q(USER_OOBCLK),
        .R(O7));
(* ASYNC_REG *) 
   FDRE pclk_sel_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(pipe_pclk_sel_out),
        .Q(pclk_sel_reg1),
        .R(O7));
(* ASYNC_REG *) 
   FDRE pclk_sel_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(pclk_sel_reg1),
        .Q(pclk_sel_reg2),
        .R(O7));
LUT1 #(
    .INIT(2'h2)) 
     \pipe_lane[2].pipe_user_ii_0 
       (.I0(txcompliance_reg2),
        .O(p_0_in7_in));
LUT1 #(
    .INIT(2'h2)) 
     \pipe_lane[2].pipe_user_ii_1 
       (.I0(txelecidle_reg2),
        .O(p_1_in8_in));
LUT1 #(
    .INIT(2'h2)) 
     \pipe_lane[2].pipe_user_ii_2 
       (.I0(rst_idle_reg2),
        .O(p_2_in));
(* ASYNC_REG *) 
   FDRE rate_done_reg1_reg
       (.C(pipe_rxusrclk_in),
        .CE(\<const1> ),
        .D(USER_RATE_DONE),
        .Q(rate_done_reg1),
        .R(rst_rxusrclk_reset));
(* ASYNC_REG *) 
   FDRE rate_done_reg2_reg
       (.C(pipe_rxusrclk_in),
        .CE(\<const1> ),
        .D(rate_done_reg1),
        .Q(rate_done_reg2),
        .R(rst_rxusrclk_reset));
(* ASYNC_REG *) 
   FDRE rate_gen3_reg1_reg
       (.C(pipe_rxusrclk_in),
        .CE(\<const1> ),
        .D(EQ_GEN3),
        .Q(rate_gen3_reg1),
        .R(rst_rxusrclk_reset));
(* ASYNC_REG *) 
   FDRE rate_gen3_reg2_reg
       (.C(pipe_rxusrclk_in),
        .CE(\<const1> ),
        .D(rate_gen3_reg1),
        .Q(rate_gen3_reg2),
        .R(rst_rxusrclk_reset));
(* ASYNC_REG *) 
   FDRE rate_idle_reg1_reg
       (.C(pipe_rxusrclk_in),
        .CE(\<const1> ),
        .D(RST_RATE_IDLE),
        .Q(rate_idle_reg1),
        .R(rst_rxusrclk_reset));
(* ASYNC_REG *) 
   FDRE rate_idle_reg2_reg
       (.C(pipe_rxusrclk_in),
        .CE(\<const1> ),
        .D(rate_idle_reg1),
        .Q(rate_idle_reg2),
        .R(rst_rxusrclk_reset));
(* ASYNC_REG *) 
   FDRE rate_rxsync_reg1_reg
       (.C(pipe_rxusrclk_in),
        .CE(\<const1> ),
        .D(USER_RATE_RXSYNC),
        .Q(rate_rxsync_reg1),
        .R(rst_rxusrclk_reset));
(* ASYNC_REG *) 
   FDRE rate_rxsync_reg2_reg
       (.C(pipe_rxusrclk_in),
        .CE(\<const1> ),
        .D(rate_rxsync_reg1),
        .Q(rate_rxsync_reg2),
        .R(rst_rxusrclk_reset));
LUT2 #(
    .INIT(4'h8)) 
     \resetdone_reg1[2]_i_1 
       (.I0(txresetdone_reg2),
        .I1(rxresetdone_reg2),
        .O(RST_RESETDONE));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE resetovrd_start_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(USER_RESETOVRD_START),
        .Q(resetovrd_start_reg1),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE resetovrd_start_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(resetovrd_start_reg1),
        .Q(resetovrd_start_reg2),
        .R(O7));
(* ASYNC_REG *) 
   FDRE rst_idle_reg1_reg
       (.C(pipe_rxusrclk_in),
        .CE(\<const1> ),
        .D(I6),
        .Q(rst_idle_reg1),
        .R(rst_rxusrclk_reset));
(* ASYNC_REG *) 
   FDRE rst_idle_reg2_reg
       (.C(pipe_rxusrclk_in),
        .CE(\<const1> ),
        .D(rst_idle_reg1),
        .Q(rst_idle_reg2),
        .R(rst_rxusrclk_reset));
LUT5 #(
    .INIT(32'hD0505050)) 
     \rxcdrlock_cnt[0]_i_1__1 
       (.I0(rxcdrlock_cnt_reg__0[0]),
        .I1(rxcdrlock_cnt_reg__0[2]),
        .I2(rxcdrlock_reg2),
        .I3(rxcdrlock_cnt_reg__0[3]),
        .I4(rxcdrlock_cnt_reg__0[1]),
        .O(p_0_in__0[0]));
LUT5 #(
    .INIT(32'h8F00F000)) 
     \rxcdrlock_cnt[1]_i_1__1 
       (.I0(rxcdrlock_cnt_reg__0[3]),
        .I1(rxcdrlock_cnt_reg__0[2]),
        .I2(rxcdrlock_cnt_reg__0[0]),
        .I3(rxcdrlock_reg2),
        .I4(rxcdrlock_cnt_reg__0[1]),
        .O(p_0_in__0[1]));
LUT5 #(
    .INIT(32'hF8780000)) 
     \rxcdrlock_cnt[2]_i_1__1 
       (.I0(rxcdrlock_cnt_reg__0[0]),
        .I1(rxcdrlock_cnt_reg__0[1]),
        .I2(rxcdrlock_cnt_reg__0[2]),
        .I3(rxcdrlock_cnt_reg__0[3]),
        .I4(rxcdrlock_reg2),
        .O(p_0_in__0[2]));
LUT5 #(
    .INIT(32'hFF008000)) 
     \rxcdrlock_cnt[3]_i_1__1 
       (.I0(rxcdrlock_cnt_reg__0[0]),
        .I1(rxcdrlock_cnt_reg__0[1]),
        .I2(rxcdrlock_cnt_reg__0[2]),
        .I3(rxcdrlock_reg2),
        .I4(rxcdrlock_cnt_reg__0[3]),
        .O(p_0_in__0[3]));
(* counter = "36" *) 
   FDRE #(
    .INIT(1'b0)) 
     \rxcdrlock_cnt_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_0_in__0[0]),
        .Q(rxcdrlock_cnt_reg__0[0]),
        .R(O7));
(* counter = "36" *) 
   FDRE #(
    .INIT(1'b0)) 
     \rxcdrlock_cnt_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_0_in__0[1]),
        .Q(rxcdrlock_cnt_reg__0[1]),
        .R(O7));
(* counter = "36" *) 
   FDRE #(
    .INIT(1'b0)) 
     \rxcdrlock_cnt_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_0_in__0[2]),
        .Q(rxcdrlock_cnt_reg__0[2]),
        .R(O7));
(* counter = "36" *) 
   FDRE #(
    .INIT(1'b0)) 
     \rxcdrlock_cnt_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_0_in__0[3]),
        .Q(rxcdrlock_cnt_reg__0[3]),
        .R(O7));
LUT5 #(
    .INIT(32'h80000000)) 
     \rxcdrlock_reg1[2]_i_1 
       (.I0(rxcdrlock_cnt_reg__0[0]),
        .I1(rxcdrlock_cnt_reg__0[1]),
        .I2(rxcdrlock_cnt_reg__0[3]),
        .I3(rxcdrlock_cnt_reg__0[2]),
        .I4(I4),
        .O(SYNC_RXCDRLOCK));
(* ASYNC_REG *) 
   FDRE rxcdrlock_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I4),
        .Q(rxcdrlock_reg1),
        .R(O7));
(* ASYNC_REG *) 
   FDRE rxcdrlock_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxcdrlock_reg1),
        .Q(rxcdrlock_reg2),
        .R(O7));
(* ASYNC_REG *) 
   FDRE rxeq_adapt_done_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(O39),
        .Q(rxeq_adapt_done_reg1),
        .R(O7));
(* ASYNC_REG *) 
   FDRE rxeq_adapt_done_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_adapt_done_reg1),
        .Q(rxeq_adapt_done_reg2),
        .R(O7));
(* ASYNC_REG *) 
   FDRE rxresetdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(USER_RXRESETDONE),
        .Q(rxresetdone_reg1),
        .R(O7));
(* ASYNC_REG *) 
   FDRE rxresetdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxresetdone_reg1),
        .Q(rxresetdone_reg2),
        .R(O7));
(* ASYNC_REG *) 
   FDRE rxstatus_reg1_reg
       (.C(pipe_rxusrclk_in),
        .CE(\<const1> ),
        .D(PIPE_RXSTATUS),
        .Q(rxstatus_reg1),
        .R(rst_rxusrclk_reset));
(* ASYNC_REG *) 
   FDRE rxstatus_reg2_reg
       (.C(pipe_rxusrclk_in),
        .CE(\<const1> ),
        .D(rxstatus_reg1),
        .Q(rxstatus_reg2),
        .R(rst_rxusrclk_reset));
LUT6 #(
    .INIT(64'hC404040404040404)) 
     \rxvalid_cnt[0]_i_1__1 
       (.I0(rxstatus_reg2),
        .I1(rxvalid_reg2),
        .I2(rxvalid_cnt_reg__0[0]),
        .I3(rxvalid_cnt_reg__0[1]),
        .I4(rxvalid_cnt_reg__0[2]),
        .I5(rxvalid_cnt_reg__0[3]),
        .O(p_0_in__0__0[0]));
LUT6 #(
    .INIT(64'h808000F000F00000)) 
     \rxvalid_cnt[1]_i_1__1 
       (.I0(rxvalid_cnt_reg__0[3]),
        .I1(rxvalid_cnt_reg__0[2]),
        .I2(rxvalid_reg2),
        .I3(rxstatus_reg2),
        .I4(rxvalid_cnt_reg__0[1]),
        .I5(rxvalid_cnt_reg__0[0]),
        .O(p_0_in__0__0[1]));
LUT6 #(
    .INIT(64'h880C0C0C0C000000)) 
     \rxvalid_cnt[2]_i_1__1 
       (.I0(rxvalid_cnt_reg__0[3]),
        .I1(rxvalid_reg2),
        .I2(rxstatus_reg2),
        .I3(rxvalid_cnt_reg__0[1]),
        .I4(rxvalid_cnt_reg__0[0]),
        .I5(rxvalid_cnt_reg__0[2]),
        .O(p_0_in__0__0[2]));
LUT6 #(
    .INIT(64'h8C08080808080808)) 
     \rxvalid_cnt[3]_i_1__1 
       (.I0(rxvalid_cnt_reg__0[3]),
        .I1(rxvalid_reg2),
        .I2(rxstatus_reg2),
        .I3(rxvalid_cnt_reg__0[2]),
        .I4(rxvalid_cnt_reg__0[1]),
        .I5(rxvalid_cnt_reg__0[0]),
        .O(p_0_in__0__0[3]));
(* counter = "37" *) 
   FDRE #(
    .INIT(1'b0)) 
     \rxvalid_cnt_reg[0] 
       (.C(pipe_rxusrclk_in),
        .CE(\<const1> ),
        .D(p_0_in__0__0[0]),
        .Q(rxvalid_cnt_reg__0[0]),
        .R(rst_rxusrclk_reset));
(* counter = "37" *) 
   FDRE #(
    .INIT(1'b0)) 
     \rxvalid_cnt_reg[1] 
       (.C(pipe_rxusrclk_in),
        .CE(\<const1> ),
        .D(p_0_in__0__0[1]),
        .Q(rxvalid_cnt_reg__0[1]),
        .R(rst_rxusrclk_reset));
(* counter = "37" *) 
   FDRE #(
    .INIT(1'b0)) 
     \rxvalid_cnt_reg[2] 
       (.C(pipe_rxusrclk_in),
        .CE(\<const1> ),
        .D(p_0_in__0__0[2]),
        .Q(rxvalid_cnt_reg__0[2]),
        .R(rst_rxusrclk_reset));
(* counter = "37" *) 
   FDRE #(
    .INIT(1'b0)) 
     \rxvalid_cnt_reg[3] 
       (.C(pipe_rxusrclk_in),
        .CE(\<const1> ),
        .D(p_0_in__0__0[3]),
        .Q(rxvalid_cnt_reg__0[3]),
        .R(rst_rxusrclk_reset));
(* ASYNC_REG *) 
   FDRE rxvalid_reg1_reg
       (.C(pipe_rxusrclk_in),
        .CE(\<const1> ),
        .D(I5),
        .Q(rxvalid_reg1),
        .R(rst_rxusrclk_reset));
(* ASYNC_REG *) 
   FDRE rxvalid_reg2_reg
       (.C(pipe_rxusrclk_in),
        .CE(\<const1> ),
        .D(rxvalid_reg1),
        .Q(rxvalid_reg2),
        .R(rst_rxusrclk_reset));
(* ASYNC_REG *) 
   FDRE txcompliance_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_TXCOMPLIANCE),
        .Q(txcompliance_reg1),
        .R(O7));
(* ASYNC_REG *) 
   FDRE txcompliance_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txcompliance_reg1),
        .Q(txcompliance_reg2),
        .R(O7));
(* ASYNC_REG *) 
   FDRE txelecidle_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_TXELECIDLE),
        .Q(txelecidle_reg1),
        .R(O7));
(* ASYNC_REG *) 
   FDRE txelecidle_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txelecidle_reg1),
        .Q(txelecidle_reg2),
        .R(O7));
LUT3 #(
    .INIT(8'h07)) 
     txphinitdone_reg1_i_10
       (.I0(txcompliance_reg2),
        .I1(txelecidle_reg2),
        .I2(gt_txphinitdone[1]),
        .O(O5));
LUT6 #(
    .INIT(64'hBFBBFFFFBFBBBFBB)) 
     txphinitdone_reg1_i_3
       (.I0(O4),
        .I1(gt_txphinitdone[4]),
        .I2(gt_txphinitdone[2]),
        .I3(I1),
        .I4(gt_txphinitdone[3]),
        .I5(I2),
        .O(O3));
LUT5 #(
    .INIT(32'h002AAAAA)) 
     txphinitdone_reg1_i_6
       (.I0(gt_txphinitdone[0]),
        .I1(txcompliance_reg2),
        .I2(txelecidle_reg2),
        .I3(gt_txphinitdone[1]),
        .I4(I3),
        .O(O4));
(* ASYNC_REG *) 
   FDRE txresetdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(USER_TXRESETDONE),
        .Q(txresetdone_reg1),
        .R(O7));
(* ASYNC_REG *) 
   FDRE txresetdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txresetdone_reg1),
        .Q(txresetdone_reg2),
        .R(O7));
endmodule

(* ORIG_REF_NAME = "vc709_pcie_x8_gen3_pipe_user" *) 
module vc709_pcie_x8_gen3vc709_pcie_x8_gen3_pipe_user_23
   (p_0_in7_in,
    p_1_in8_in,
    p_2_in,
    USER_OOBCLK,
    PIPE_GEN3_RDY,
    SYNC_RXCDRLOCK,
    pipe_rx0_valid,
    pipe_rx0_phy_status,
    PIPE_RXEQ_CONVERGE,
    RST_RESETDONE,
    O1,
    O7,
    pipe_oobclk_in,
    pipe_pclk_sel_out,
    pipe_pclk_in,
    USER_RXRESETDONE,
    USER_TXRESETDONE,
    PIPE_TXCOMPLIANCE,
    PIPE_TXELECIDLE,
    I1,
    rst_rxusrclk_reset,
    I2,
    pipe_rxusrclk_in,
    PIPE_RXSTATUS,
    I3,
    SYNC_RATE_IDLE,
    USER_RATE_RXSYNC,
    USER_RATE_DONE,
    I4,
    USER_RXEQ_ADAPT_DONE,
    USER_RESETOVRD_START,
    RATE_PHYSTATUS,
    I5);
  output p_0_in7_in;
  output p_1_in8_in;
  output p_2_in;
  output USER_OOBCLK;
  output [0:0]PIPE_GEN3_RDY;
  output SYNC_RXCDRLOCK;
  output pipe_rx0_valid;
  output pipe_rx0_phy_status;
  output [0:0]PIPE_RXEQ_CONVERGE;
  output [0:0]RST_RESETDONE;
  output O1;
  input [0:0]O7;
  input pipe_oobclk_in;
  input [0:0]pipe_pclk_sel_out;
  input pipe_pclk_in;
  input USER_RXRESETDONE;
  input USER_TXRESETDONE;
  input [0:0]PIPE_TXCOMPLIANCE;
  input [0:0]PIPE_TXELECIDLE;
  input I1;
  input rst_rxusrclk_reset;
  input I2;
  input pipe_rxusrclk_in;
  input [0:0]PIPE_RXSTATUS;
  input I3;
  input SYNC_RATE_IDLE;
  input USER_RATE_RXSYNC;
  input USER_RATE_DONE;
  input I4;
  input USER_RXEQ_ADAPT_DONE;
  input USER_RESETOVRD_START;
  input RATE_PHYSTATUS;
  input I5;

  wire \<const0> ;
  wire \<const1> ;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire O1;
  wire [0:0]O7;
  wire [0:0]PIPE_GEN3_RDY;
  wire [0:0]PIPE_RXEQ_CONVERGE;
  wire [0:0]PIPE_RXSTATUS;
  wire [0:0]PIPE_TXCOMPLIANCE;
  wire [0:0]PIPE_TXELECIDLE;
  wire RATE_PHYSTATUS;
  wire [0:0]RST_RESETDONE;
  wire SYNC_RATE_IDLE;
  wire SYNC_RXCDRLOCK;
  wire USER_OOBCLK;
  wire USER_RATE_DONE;
  wire USER_RATE_RXSYNC;
  wire USER_RESETOVRD_START;
  wire USER_RXEQ_ADAPT_DONE;
  wire USER_RXRESETDONE;
  wire USER_TXRESETDONE;
  wire [21:0]converge_cnt_reg;
  wire gen3_rdy0;
  wire n_0_PCIE_3_0_i_i_173;
  wire \n_0_converge_cnt[0]_i_1 ;
  wire \n_0_converge_cnt[0]_i_10 ;
  wire \n_0_converge_cnt[0]_i_11 ;
  wire \n_0_converge_cnt[0]_i_4 ;
  wire \n_0_converge_cnt[0]_i_5 ;
  wire \n_0_converge_cnt[0]_i_6 ;
  wire \n_0_converge_cnt[0]_i_7 ;
  wire \n_0_converge_cnt[0]_i_8 ;
  wire \n_0_converge_cnt[0]_i_9 ;
  wire \n_0_converge_cnt[12]_i_2 ;
  wire \n_0_converge_cnt[12]_i_3 ;
  wire \n_0_converge_cnt[12]_i_4 ;
  wire \n_0_converge_cnt[12]_i_5 ;
  wire \n_0_converge_cnt[16]_i_2 ;
  wire \n_0_converge_cnt[16]_i_3 ;
  wire \n_0_converge_cnt[16]_i_4 ;
  wire \n_0_converge_cnt[16]_i_5 ;
  wire \n_0_converge_cnt[20]_i_2 ;
  wire \n_0_converge_cnt[20]_i_3 ;
  wire \n_0_converge_cnt[4]_i_2 ;
  wire \n_0_converge_cnt[4]_i_3 ;
  wire \n_0_converge_cnt[4]_i_4 ;
  wire \n_0_converge_cnt[4]_i_5 ;
  wire \n_0_converge_cnt[8]_i_2 ;
  wire \n_0_converge_cnt[8]_i_3 ;
  wire \n_0_converge_cnt[8]_i_4 ;
  wire \n_0_converge_cnt[8]_i_5 ;
  wire \n_0_converge_cnt_reg[0]_i_3 ;
  wire \n_0_converge_cnt_reg[12]_i_1 ;
  wire \n_0_converge_cnt_reg[16]_i_1 ;
  wire \n_0_converge_cnt_reg[4]_i_1 ;
  wire \n_0_converge_cnt_reg[8]_i_1 ;
  wire n_0_converge_gen3_i_1;
  wire n_0_converge_gen3_reg;
  wire \n_0_gth_channel.gthe2_channel_i_i_97 ;
  wire \n_0_gth_channel.gthe2_channel_i_i_98 ;
  wire \n_0_gth_channel.gthe2_channel_i_i_99 ;
  wire \n_0_oobclk_div.oobclk_i_1 ;
  wire \n_1_converge_cnt_reg[0]_i_3 ;
  wire \n_1_converge_cnt_reg[12]_i_1 ;
  wire \n_1_converge_cnt_reg[16]_i_1 ;
  wire \n_1_converge_cnt_reg[4]_i_1 ;
  wire \n_1_converge_cnt_reg[8]_i_1 ;
  wire \n_2_converge_cnt_reg[0]_i_3 ;
  wire \n_2_converge_cnt_reg[12]_i_1 ;
  wire \n_2_converge_cnt_reg[16]_i_1 ;
  wire \n_2_converge_cnt_reg[4]_i_1 ;
  wire \n_2_converge_cnt_reg[8]_i_1 ;
  wire \n_3_converge_cnt_reg[0]_i_3 ;
  wire \n_3_converge_cnt_reg[12]_i_1 ;
  wire \n_3_converge_cnt_reg[16]_i_1 ;
  wire \n_3_converge_cnt_reg[20]_i_1 ;
  wire \n_3_converge_cnt_reg[4]_i_1 ;
  wire \n_3_converge_cnt_reg[8]_i_1 ;
  wire \n_4_converge_cnt_reg[0]_i_3 ;
  wire \n_4_converge_cnt_reg[12]_i_1 ;
  wire \n_4_converge_cnt_reg[16]_i_1 ;
  wire \n_4_converge_cnt_reg[4]_i_1 ;
  wire \n_4_converge_cnt_reg[8]_i_1 ;
  wire \n_5_converge_cnt_reg[0]_i_3 ;
  wire \n_5_converge_cnt_reg[12]_i_1 ;
  wire \n_5_converge_cnt_reg[16]_i_1 ;
  wire \n_5_converge_cnt_reg[4]_i_1 ;
  wire \n_5_converge_cnt_reg[8]_i_1 ;
  wire \n_6_converge_cnt_reg[0]_i_3 ;
  wire \n_6_converge_cnt_reg[12]_i_1 ;
  wire \n_6_converge_cnt_reg[16]_i_1 ;
  wire \n_6_converge_cnt_reg[20]_i_1 ;
  wire \n_6_converge_cnt_reg[4]_i_1 ;
  wire \n_6_converge_cnt_reg[8]_i_1 ;
  wire \n_7_converge_cnt_reg[0]_i_3 ;
  wire \n_7_converge_cnt_reg[12]_i_1 ;
  wire \n_7_converge_cnt_reg[16]_i_1 ;
  wire \n_7_converge_cnt_reg[20]_i_1 ;
  wire \n_7_converge_cnt_reg[4]_i_1 ;
  wire \n_7_converge_cnt_reg[8]_i_1 ;
  wire [1:0]oobclk_cnt;
  wire p_0_in7_in;
  wire [3:0]p_0_in__0;
  wire [3:0]p_0_in__0__0;
  wire p_1_in8_in;
  wire [1:0]p_1_in__0;
  wire p_2_in;
  wire pclk_sel_reg1;
  wire pclk_sel_reg2;
  wire pipe_oobclk_in;
  wire pipe_pclk_in;
  wire [0:0]pipe_pclk_sel_out;
  wire pipe_rx0_phy_status;
  wire pipe_rx0_valid;
  wire pipe_rxusrclk_in;
  wire rate_done_reg1;
  wire rate_done_reg2;
  wire rate_gen3_reg1;
  wire rate_gen3_reg2;
  wire rate_idle_reg1;
  wire rate_idle_reg2;
  wire rate_rxsync_reg1;
  wire rate_rxsync_reg2;
  wire resetovrd_start_reg1;
  wire resetovrd_start_reg2;
  wire rst_idle_reg1;
  wire rst_idle_reg2;
  wire rst_rxusrclk_reset;
  wire [3:0]rxcdrlock_cnt_reg__0;
  wire rxcdrlock_reg1;
  wire rxcdrlock_reg2;
  wire rxeq_adapt_done_reg1;
  wire rxeq_adapt_done_reg2;
  wire rxresetdone_reg1;
  wire rxresetdone_reg2;
  wire rxstatus_reg1;
  wire rxstatus_reg2;
  wire [3:0]rxvalid_cnt_reg__0;
  wire rxvalid_reg1;
  wire rxvalid_reg2;
  wire sel;
  wire txcompliance_reg1;
  wire txcompliance_reg2;
  wire txelecidle_reg1;
  wire txelecidle_reg2;
  wire txresetdone_reg1;
  wire txresetdone_reg2;
  wire [3:1]\NLW_converge_cnt_reg[20]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_converge_cnt_reg[20]_i_1_O_UNCONNECTED ;

GND GND
       (.G(\<const0> ));
LUT2 #(
    .INIT(4'h7)) 
     PCIE_3_0_i_i_173
       (.I0(rxvalid_cnt_reg__0[0]),
        .I1(rxvalid_cnt_reg__0[1]),
        .O(n_0_PCIE_3_0_i_i_173));
LUT5 #(
    .INIT(32'hFFFFA8FF)) 
     PCIE_3_0_i_i_4
       (.I0(RATE_PHYSTATUS),
        .I1(rate_idle_reg2),
        .I2(rate_rxsync_reg2),
        .I3(rst_idle_reg2),
        .I4(rate_done_reg2),
        .O(pipe_rx0_phy_status));
LUT6 #(
    .INIT(64'h0000000080000000)) 
     PCIE_3_0_i_i_5
       (.I0(rst_idle_reg2),
        .I1(rate_idle_reg2),
        .I2(I2),
        .I3(rxvalid_cnt_reg__0[3]),
        .I4(rxvalid_cnt_reg__0[2]),
        .I5(n_0_PCIE_3_0_i_i_173),
        .O(pipe_rx0_valid));
VCC VCC
       (.P(\<const1> ));
LUT4 #(
    .INIT(16'hFFDF)) 
     \converge_cnt[0]_i_1 
       (.I0(rst_idle_reg2),
        .I1(I5),
        .I2(rate_idle_reg2),
        .I3(rate_gen3_reg2),
        .O(\n_0_converge_cnt[0]_i_1 ));
LUT5 #(
    .INIT(32'h7FFFFFFF)) 
     \converge_cnt[0]_i_10 
       (.I0(converge_cnt_reg[15]),
        .I1(converge_cnt_reg[18]),
        .I2(converge_cnt_reg[19]),
        .I3(converge_cnt_reg[17]),
        .I4(converge_cnt_reg[16]),
        .O(\n_0_converge_cnt[0]_i_10 ));
LUT4 #(
    .INIT(16'h7FFF)) 
     \converge_cnt[0]_i_11 
       (.I0(converge_cnt_reg[9]),
        .I1(converge_cnt_reg[8]),
        .I2(converge_cnt_reg[11]),
        .I3(converge_cnt_reg[10]),
        .O(\n_0_converge_cnt[0]_i_11 ));
LUT6 #(
    .INIT(64'hFFFFFFFF5555555D)) 
     \converge_cnt[0]_i_2 
       (.I0(converge_cnt_reg[21]),
        .I1(\n_0_converge_cnt[0]_i_4 ),
        .I2(converge_cnt_reg[6]),
        .I3(converge_cnt_reg[7]),
        .I4(converge_cnt_reg[5]),
        .I5(\n_0_converge_cnt[0]_i_5 ),
        .O(sel));
(* SOFT_HLUTNM = "soft_lutpair304" *) 
   LUT5 #(
    .INIT(32'h00000001)) 
     \converge_cnt[0]_i_4 
       (.I0(converge_cnt_reg[12]),
        .I1(converge_cnt_reg[14]),
        .I2(converge_cnt_reg[20]),
        .I3(converge_cnt_reg[3]),
        .I4(converge_cnt_reg[4]),
        .O(\n_0_converge_cnt[0]_i_4 ));
LUT6 #(
    .INIT(64'h0A0B0A0F0A0B0A0B)) 
     \converge_cnt[0]_i_5 
       (.I0(\n_0_converge_cnt[0]_i_10 ),
        .I1(converge_cnt_reg[13]),
        .I2(converge_cnt_reg[20]),
        .I3(converge_cnt_reg[14]),
        .I4(converge_cnt_reg[12]),
        .I5(\n_0_converge_cnt[0]_i_11 ),
        .O(\n_0_converge_cnt[0]_i_5 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[0]_i_6 
       (.I0(converge_cnt_reg[3]),
        .O(\n_0_converge_cnt[0]_i_6 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[0]_i_7 
       (.I0(converge_cnt_reg[2]),
        .O(\n_0_converge_cnt[0]_i_7 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[0]_i_8 
       (.I0(converge_cnt_reg[1]),
        .O(\n_0_converge_cnt[0]_i_8 ));
LUT1 #(
    .INIT(2'h1)) 
     \converge_cnt[0]_i_9 
       (.I0(converge_cnt_reg[0]),
        .O(\n_0_converge_cnt[0]_i_9 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[12]_i_2 
       (.I0(converge_cnt_reg[15]),
        .O(\n_0_converge_cnt[12]_i_2 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[12]_i_3 
       (.I0(converge_cnt_reg[14]),
        .O(\n_0_converge_cnt[12]_i_3 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[12]_i_4 
       (.I0(converge_cnt_reg[13]),
        .O(\n_0_converge_cnt[12]_i_4 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[12]_i_5 
       (.I0(converge_cnt_reg[12]),
        .O(\n_0_converge_cnt[12]_i_5 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[16]_i_2 
       (.I0(converge_cnt_reg[19]),
        .O(\n_0_converge_cnt[16]_i_2 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[16]_i_3 
       (.I0(converge_cnt_reg[18]),
        .O(\n_0_converge_cnt[16]_i_3 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[16]_i_4 
       (.I0(converge_cnt_reg[17]),
        .O(\n_0_converge_cnt[16]_i_4 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[16]_i_5 
       (.I0(converge_cnt_reg[16]),
        .O(\n_0_converge_cnt[16]_i_5 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[20]_i_2 
       (.I0(converge_cnt_reg[21]),
        .O(\n_0_converge_cnt[20]_i_2 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[20]_i_3 
       (.I0(converge_cnt_reg[20]),
        .O(\n_0_converge_cnt[20]_i_3 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[4]_i_2 
       (.I0(converge_cnt_reg[7]),
        .O(\n_0_converge_cnt[4]_i_2 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[4]_i_3 
       (.I0(converge_cnt_reg[6]),
        .O(\n_0_converge_cnt[4]_i_3 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[4]_i_4 
       (.I0(converge_cnt_reg[5]),
        .O(\n_0_converge_cnt[4]_i_4 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[4]_i_5 
       (.I0(converge_cnt_reg[4]),
        .O(\n_0_converge_cnt[4]_i_5 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[8]_i_2 
       (.I0(converge_cnt_reg[11]),
        .O(\n_0_converge_cnt[8]_i_2 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[8]_i_3 
       (.I0(converge_cnt_reg[10]),
        .O(\n_0_converge_cnt[8]_i_3 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[8]_i_4 
       (.I0(converge_cnt_reg[9]),
        .O(\n_0_converge_cnt[8]_i_4 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[8]_i_5 
       (.I0(converge_cnt_reg[8]),
        .O(\n_0_converge_cnt[8]_i_5 ));
(* counter = "38" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[0] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_7_converge_cnt_reg[0]_i_3 ),
        .Q(converge_cnt_reg[0]),
        .R(\n_0_converge_cnt[0]_i_1 ));
CARRY4 \converge_cnt_reg[0]_i_3 
       (.CI(\<const0> ),
        .CO({\n_0_converge_cnt_reg[0]_i_3 ,\n_1_converge_cnt_reg[0]_i_3 ,\n_2_converge_cnt_reg[0]_i_3 ,\n_3_converge_cnt_reg[0]_i_3 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const1> }),
        .O({\n_4_converge_cnt_reg[0]_i_3 ,\n_5_converge_cnt_reg[0]_i_3 ,\n_6_converge_cnt_reg[0]_i_3 ,\n_7_converge_cnt_reg[0]_i_3 }),
        .S({\n_0_converge_cnt[0]_i_6 ,\n_0_converge_cnt[0]_i_7 ,\n_0_converge_cnt[0]_i_8 ,\n_0_converge_cnt[0]_i_9 }));
(* counter = "38" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[10] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_5_converge_cnt_reg[8]_i_1 ),
        .Q(converge_cnt_reg[10]),
        .R(\n_0_converge_cnt[0]_i_1 ));
(* counter = "38" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[11] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_4_converge_cnt_reg[8]_i_1 ),
        .Q(converge_cnt_reg[11]),
        .R(\n_0_converge_cnt[0]_i_1 ));
(* counter = "38" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[12] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_7_converge_cnt_reg[12]_i_1 ),
        .Q(converge_cnt_reg[12]),
        .R(\n_0_converge_cnt[0]_i_1 ));
CARRY4 \converge_cnt_reg[12]_i_1 
       (.CI(\n_0_converge_cnt_reg[8]_i_1 ),
        .CO({\n_0_converge_cnt_reg[12]_i_1 ,\n_1_converge_cnt_reg[12]_i_1 ,\n_2_converge_cnt_reg[12]_i_1 ,\n_3_converge_cnt_reg[12]_i_1 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\n_4_converge_cnt_reg[12]_i_1 ,\n_5_converge_cnt_reg[12]_i_1 ,\n_6_converge_cnt_reg[12]_i_1 ,\n_7_converge_cnt_reg[12]_i_1 }),
        .S({\n_0_converge_cnt[12]_i_2 ,\n_0_converge_cnt[12]_i_3 ,\n_0_converge_cnt[12]_i_4 ,\n_0_converge_cnt[12]_i_5 }));
(* counter = "38" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[13] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_6_converge_cnt_reg[12]_i_1 ),
        .Q(converge_cnt_reg[13]),
        .R(\n_0_converge_cnt[0]_i_1 ));
(* counter = "38" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[14] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_5_converge_cnt_reg[12]_i_1 ),
        .Q(converge_cnt_reg[14]),
        .R(\n_0_converge_cnt[0]_i_1 ));
(* counter = "38" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[15] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_4_converge_cnt_reg[12]_i_1 ),
        .Q(converge_cnt_reg[15]),
        .R(\n_0_converge_cnt[0]_i_1 ));
(* counter = "38" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[16] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_7_converge_cnt_reg[16]_i_1 ),
        .Q(converge_cnt_reg[16]),
        .R(\n_0_converge_cnt[0]_i_1 ));
CARRY4 \converge_cnt_reg[16]_i_1 
       (.CI(\n_0_converge_cnt_reg[12]_i_1 ),
        .CO({\n_0_converge_cnt_reg[16]_i_1 ,\n_1_converge_cnt_reg[16]_i_1 ,\n_2_converge_cnt_reg[16]_i_1 ,\n_3_converge_cnt_reg[16]_i_1 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\n_4_converge_cnt_reg[16]_i_1 ,\n_5_converge_cnt_reg[16]_i_1 ,\n_6_converge_cnt_reg[16]_i_1 ,\n_7_converge_cnt_reg[16]_i_1 }),
        .S({\n_0_converge_cnt[16]_i_2 ,\n_0_converge_cnt[16]_i_3 ,\n_0_converge_cnt[16]_i_4 ,\n_0_converge_cnt[16]_i_5 }));
(* counter = "38" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[17] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_6_converge_cnt_reg[16]_i_1 ),
        .Q(converge_cnt_reg[17]),
        .R(\n_0_converge_cnt[0]_i_1 ));
(* counter = "38" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[18] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_5_converge_cnt_reg[16]_i_1 ),
        .Q(converge_cnt_reg[18]),
        .R(\n_0_converge_cnt[0]_i_1 ));
(* counter = "38" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[19] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_4_converge_cnt_reg[16]_i_1 ),
        .Q(converge_cnt_reg[19]),
        .R(\n_0_converge_cnt[0]_i_1 ));
(* counter = "38" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[1] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_6_converge_cnt_reg[0]_i_3 ),
        .Q(converge_cnt_reg[1]),
        .R(\n_0_converge_cnt[0]_i_1 ));
(* counter = "38" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[20] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_7_converge_cnt_reg[20]_i_1 ),
        .Q(converge_cnt_reg[20]),
        .R(\n_0_converge_cnt[0]_i_1 ));
CARRY4 \converge_cnt_reg[20]_i_1 
       (.CI(\n_0_converge_cnt_reg[16]_i_1 ),
        .CO({\NLW_converge_cnt_reg[20]_i_1_CO_UNCONNECTED [3:1],\n_3_converge_cnt_reg[20]_i_1 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\NLW_converge_cnt_reg[20]_i_1_O_UNCONNECTED [3:2],\n_6_converge_cnt_reg[20]_i_1 ,\n_7_converge_cnt_reg[20]_i_1 }),
        .S({\<const0> ,\<const0> ,\n_0_converge_cnt[20]_i_2 ,\n_0_converge_cnt[20]_i_3 }));
(* counter = "38" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[21] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_6_converge_cnt_reg[20]_i_1 ),
        .Q(converge_cnt_reg[21]),
        .R(\n_0_converge_cnt[0]_i_1 ));
(* counter = "38" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[2] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_5_converge_cnt_reg[0]_i_3 ),
        .Q(converge_cnt_reg[2]),
        .R(\n_0_converge_cnt[0]_i_1 ));
(* counter = "38" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[3] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_4_converge_cnt_reg[0]_i_3 ),
        .Q(converge_cnt_reg[3]),
        .R(\n_0_converge_cnt[0]_i_1 ));
(* counter = "38" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[4] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_7_converge_cnt_reg[4]_i_1 ),
        .Q(converge_cnt_reg[4]),
        .R(\n_0_converge_cnt[0]_i_1 ));
CARRY4 \converge_cnt_reg[4]_i_1 
       (.CI(\n_0_converge_cnt_reg[0]_i_3 ),
        .CO({\n_0_converge_cnt_reg[4]_i_1 ,\n_1_converge_cnt_reg[4]_i_1 ,\n_2_converge_cnt_reg[4]_i_1 ,\n_3_converge_cnt_reg[4]_i_1 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\n_4_converge_cnt_reg[4]_i_1 ,\n_5_converge_cnt_reg[4]_i_1 ,\n_6_converge_cnt_reg[4]_i_1 ,\n_7_converge_cnt_reg[4]_i_1 }),
        .S({\n_0_converge_cnt[4]_i_2 ,\n_0_converge_cnt[4]_i_3 ,\n_0_converge_cnt[4]_i_4 ,\n_0_converge_cnt[4]_i_5 }));
(* counter = "38" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[5] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_6_converge_cnt_reg[4]_i_1 ),
        .Q(converge_cnt_reg[5]),
        .R(\n_0_converge_cnt[0]_i_1 ));
(* counter = "38" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[6] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_5_converge_cnt_reg[4]_i_1 ),
        .Q(converge_cnt_reg[6]),
        .R(\n_0_converge_cnt[0]_i_1 ));
(* counter = "38" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[7] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_4_converge_cnt_reg[4]_i_1 ),
        .Q(converge_cnt_reg[7]),
        .R(\n_0_converge_cnt[0]_i_1 ));
(* counter = "38" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[8] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_7_converge_cnt_reg[8]_i_1 ),
        .Q(converge_cnt_reg[8]),
        .R(\n_0_converge_cnt[0]_i_1 ));
CARRY4 \converge_cnt_reg[8]_i_1 
       (.CI(\n_0_converge_cnt_reg[4]_i_1 ),
        .CO({\n_0_converge_cnt_reg[8]_i_1 ,\n_1_converge_cnt_reg[8]_i_1 ,\n_2_converge_cnt_reg[8]_i_1 ,\n_3_converge_cnt_reg[8]_i_1 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\n_4_converge_cnt_reg[8]_i_1 ,\n_5_converge_cnt_reg[8]_i_1 ,\n_6_converge_cnt_reg[8]_i_1 ,\n_7_converge_cnt_reg[8]_i_1 }),
        .S({\n_0_converge_cnt[8]_i_2 ,\n_0_converge_cnt[8]_i_3 ,\n_0_converge_cnt[8]_i_4 ,\n_0_converge_cnt[8]_i_5 }));
(* counter = "38" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[9] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_6_converge_cnt_reg[8]_i_1 ),
        .Q(converge_cnt_reg[9]),
        .R(\n_0_converge_cnt[0]_i_1 ));
LUT4 #(
    .INIT(16'h2220)) 
     converge_gen3_i_1
       (.I0(rate_gen3_reg2),
        .I1(I5),
        .I2(rxeq_adapt_done_reg2),
        .I3(n_0_converge_gen3_reg),
        .O(n_0_converge_gen3_i_1));
FDRE #(
    .INIT(1'b0)) 
     converge_gen3_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_converge_gen3_i_1),
        .Q(n_0_converge_gen3_reg),
        .R(\<const0> ));
LUT2 #(
    .INIT(4'h8)) 
     gen3_rdy_i_1
       (.I0(rate_idle_reg2),
        .I1(rate_gen3_reg2),
        .O(gen3_rdy0));
FDRE #(
    .INIT(1'b0)) 
     gen3_rdy_reg
       (.C(pipe_rxusrclk_in),
        .CE(\<const1> ),
        .D(gen3_rdy0),
        .Q(PIPE_GEN3_RDY),
        .R(rst_rxusrclk_reset));
LUT6 #(
    .INIT(64'hFFFFFFFF10000000)) 
     \gth_channel.gthe2_channel_i_i_67 
       (.I0(\n_0_converge_cnt[0]_i_10 ),
        .I1(\n_0_converge_cnt[0]_i_11 ),
        .I2(\n_0_gth_channel.gthe2_channel_i_i_97 ),
        .I3(\n_0_gth_channel.gthe2_channel_i_i_98 ),
        .I4(\n_0_gth_channel.gthe2_channel_i_i_99 ),
        .I5(n_0_converge_gen3_reg),
        .O(PIPE_RXEQ_CONVERGE));
LUT2 #(
    .INIT(4'h7)) 
     \gth_channel.gthe2_channel_i_i_85 
       (.I0(txelecidle_reg2),
        .I1(txcompliance_reg2),
        .O(O1));
(* SOFT_HLUTNM = "soft_lutpair304" *) 
   LUT3 #(
    .INIT(8'h01)) 
     \gth_channel.gthe2_channel_i_i_97 
       (.I0(converge_cnt_reg[20]),
        .I1(converge_cnt_reg[14]),
        .I2(converge_cnt_reg[12]),
        .O(\n_0_gth_channel.gthe2_channel_i_i_97 ));
LUT6 #(
    .INIT(64'h0000000000040000)) 
     \gth_channel.gthe2_channel_i_i_98 
       (.I0(converge_cnt_reg[6]),
        .I1(converge_cnt_reg[21]),
        .I2(converge_cnt_reg[7]),
        .I3(converge_cnt_reg[5]),
        .I4(converge_cnt_reg[13]),
        .I5(converge_cnt_reg[0]),
        .O(\n_0_gth_channel.gthe2_channel_i_i_98 ));
LUT4 #(
    .INIT(16'h0100)) 
     \gth_channel.gthe2_channel_i_i_99 
       (.I0(converge_cnt_reg[2]),
        .I1(converge_cnt_reg[1]),
        .I2(converge_cnt_reg[4]),
        .I3(converge_cnt_reg[3]),
        .O(\n_0_gth_channel.gthe2_channel_i_i_99 ));
(* RETAIN_INVERTER *) 
   (* SOFT_HLUTNM = "soft_lutpair305" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \oobclk_div.oobclk_cnt[0]_i_1 
       (.I0(oobclk_cnt[0]),
        .O(p_1_in__0[0]));
(* SOFT_HLUTNM = "soft_lutpair305" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \oobclk_div.oobclk_cnt[1]_i_1 
       (.I0(oobclk_cnt[0]),
        .I1(oobclk_cnt[1]),
        .O(p_1_in__0[1]));
FDRE \oobclk_div.oobclk_cnt_reg[0] 
       (.C(pipe_oobclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[0]),
        .Q(oobclk_cnt[0]),
        .R(O7));
FDRE \oobclk_div.oobclk_cnt_reg[1] 
       (.C(pipe_oobclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[1]),
        .Q(oobclk_cnt[1]),
        .R(O7));
LUT3 #(
    .INIT(8'hB8)) 
     \oobclk_div.oobclk_i_1 
       (.I0(oobclk_cnt[1]),
        .I1(pclk_sel_reg2),
        .I2(oobclk_cnt[0]),
        .O(\n_0_oobclk_div.oobclk_i_1 ));
FDRE \oobclk_div.oobclk_reg 
       (.C(pipe_oobclk_in),
        .CE(\<const1> ),
        .D(\n_0_oobclk_div.oobclk_i_1 ),
        .Q(USER_OOBCLK),
        .R(O7));
(* ASYNC_REG *) 
   FDRE pclk_sel_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(pipe_pclk_sel_out),
        .Q(pclk_sel_reg1),
        .R(O7));
(* ASYNC_REG *) 
   FDRE pclk_sel_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(pclk_sel_reg1),
        .Q(pclk_sel_reg2),
        .R(O7));
LUT1 #(
    .INIT(2'h2)) 
     \pipe_lane[0].pipe_user_ii_0 
       (.I0(txcompliance_reg2),
        .O(p_0_in7_in));
LUT1 #(
    .INIT(2'h2)) 
     \pipe_lane[0].pipe_user_ii_1 
       (.I0(txelecidle_reg2),
        .O(p_1_in8_in));
LUT1 #(
    .INIT(2'h2)) 
     \pipe_lane[0].pipe_user_ii_2 
       (.I0(rst_idle_reg2),
        .O(p_2_in));
(* ASYNC_REG *) 
   FDRE rate_done_reg1_reg
       (.C(pipe_rxusrclk_in),
        .CE(\<const1> ),
        .D(USER_RATE_DONE),
        .Q(rate_done_reg1),
        .R(rst_rxusrclk_reset));
(* ASYNC_REG *) 
   FDRE rate_done_reg2_reg
       (.C(pipe_rxusrclk_in),
        .CE(\<const1> ),
        .D(rate_done_reg1),
        .Q(rate_done_reg2),
        .R(rst_rxusrclk_reset));
(* ASYNC_REG *) 
   FDRE rate_gen3_reg1_reg
       (.C(pipe_rxusrclk_in),
        .CE(\<const1> ),
        .D(I4),
        .Q(rate_gen3_reg1),
        .R(rst_rxusrclk_reset));
(* ASYNC_REG *) 
   FDRE rate_gen3_reg2_reg
       (.C(pipe_rxusrclk_in),
        .CE(\<const1> ),
        .D(rate_gen3_reg1),
        .Q(rate_gen3_reg2),
        .R(rst_rxusrclk_reset));
(* ASYNC_REG *) 
   FDRE rate_idle_reg1_reg
       (.C(pipe_rxusrclk_in),
        .CE(\<const1> ),
        .D(SYNC_RATE_IDLE),
        .Q(rate_idle_reg1),
        .R(rst_rxusrclk_reset));
(* ASYNC_REG *) 
   FDRE rate_idle_reg2_reg
       (.C(pipe_rxusrclk_in),
        .CE(\<const1> ),
        .D(rate_idle_reg1),
        .Q(rate_idle_reg2),
        .R(rst_rxusrclk_reset));
(* ASYNC_REG *) 
   FDRE rate_rxsync_reg1_reg
       (.C(pipe_rxusrclk_in),
        .CE(\<const1> ),
        .D(USER_RATE_RXSYNC),
        .Q(rate_rxsync_reg1),
        .R(rst_rxusrclk_reset));
(* ASYNC_REG *) 
   FDRE rate_rxsync_reg2_reg
       (.C(pipe_rxusrclk_in),
        .CE(\<const1> ),
        .D(rate_rxsync_reg1),
        .Q(rate_rxsync_reg2),
        .R(rst_rxusrclk_reset));
LUT2 #(
    .INIT(4'h8)) 
     \resetdone_reg1[0]_i_1 
       (.I0(txresetdone_reg2),
        .I1(rxresetdone_reg2),
        .O(RST_RESETDONE));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE resetovrd_start_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(USER_RESETOVRD_START),
        .Q(resetovrd_start_reg1),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE resetovrd_start_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(resetovrd_start_reg1),
        .Q(resetovrd_start_reg2),
        .R(O7));
(* ASYNC_REG *) 
   FDRE rst_idle_reg1_reg
       (.C(pipe_rxusrclk_in),
        .CE(\<const1> ),
        .D(I3),
        .Q(rst_idle_reg1),
        .R(rst_rxusrclk_reset));
(* ASYNC_REG *) 
   FDRE rst_idle_reg2_reg
       (.C(pipe_rxusrclk_in),
        .CE(\<const1> ),
        .D(rst_idle_reg1),
        .Q(rst_idle_reg2),
        .R(rst_rxusrclk_reset));
LUT5 #(
    .INIT(32'hD0505050)) 
     \rxcdrlock_cnt[0]_i_1 
       (.I0(rxcdrlock_cnt_reg__0[0]),
        .I1(rxcdrlock_cnt_reg__0[2]),
        .I2(rxcdrlock_reg2),
        .I3(rxcdrlock_cnt_reg__0[3]),
        .I4(rxcdrlock_cnt_reg__0[1]),
        .O(p_0_in__0[0]));
LUT5 #(
    .INIT(32'h8F00F000)) 
     \rxcdrlock_cnt[1]_i_1 
       (.I0(rxcdrlock_cnt_reg__0[3]),
        .I1(rxcdrlock_cnt_reg__0[2]),
        .I2(rxcdrlock_cnt_reg__0[0]),
        .I3(rxcdrlock_reg2),
        .I4(rxcdrlock_cnt_reg__0[1]),
        .O(p_0_in__0[1]));
LUT5 #(
    .INIT(32'hF8780000)) 
     \rxcdrlock_cnt[2]_i_1 
       (.I0(rxcdrlock_cnt_reg__0[0]),
        .I1(rxcdrlock_cnt_reg__0[1]),
        .I2(rxcdrlock_cnt_reg__0[2]),
        .I3(rxcdrlock_cnt_reg__0[3]),
        .I4(rxcdrlock_reg2),
        .O(p_0_in__0[2]));
LUT5 #(
    .INIT(32'hFF008000)) 
     \rxcdrlock_cnt[3]_i_1 
       (.I0(rxcdrlock_cnt_reg__0[0]),
        .I1(rxcdrlock_cnt_reg__0[1]),
        .I2(rxcdrlock_cnt_reg__0[2]),
        .I3(rxcdrlock_reg2),
        .I4(rxcdrlock_cnt_reg__0[3]),
        .O(p_0_in__0[3]));
(* counter = "36" *) 
   FDRE #(
    .INIT(1'b0)) 
     \rxcdrlock_cnt_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_0_in__0[0]),
        .Q(rxcdrlock_cnt_reg__0[0]),
        .R(O7));
(* counter = "36" *) 
   FDRE #(
    .INIT(1'b0)) 
     \rxcdrlock_cnt_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_0_in__0[1]),
        .Q(rxcdrlock_cnt_reg__0[1]),
        .R(O7));
(* counter = "36" *) 
   FDRE #(
    .INIT(1'b0)) 
     \rxcdrlock_cnt_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_0_in__0[2]),
        .Q(rxcdrlock_cnt_reg__0[2]),
        .R(O7));
(* counter = "36" *) 
   FDRE #(
    .INIT(1'b0)) 
     \rxcdrlock_cnt_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_0_in__0[3]),
        .Q(rxcdrlock_cnt_reg__0[3]),
        .R(O7));
LUT5 #(
    .INIT(32'h80000000)) 
     \rxcdrlock_reg1[0]_i_1 
       (.I0(rxcdrlock_cnt_reg__0[0]),
        .I1(rxcdrlock_cnt_reg__0[1]),
        .I2(rxcdrlock_cnt_reg__0[3]),
        .I3(rxcdrlock_cnt_reg__0[2]),
        .I4(I1),
        .O(SYNC_RXCDRLOCK));
(* ASYNC_REG *) 
   FDRE rxcdrlock_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I1),
        .Q(rxcdrlock_reg1),
        .R(O7));
(* ASYNC_REG *) 
   FDRE rxcdrlock_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxcdrlock_reg1),
        .Q(rxcdrlock_reg2),
        .R(O7));
(* ASYNC_REG *) 
   FDRE rxeq_adapt_done_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(USER_RXEQ_ADAPT_DONE),
        .Q(rxeq_adapt_done_reg1),
        .R(O7));
(* ASYNC_REG *) 
   FDRE rxeq_adapt_done_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_adapt_done_reg1),
        .Q(rxeq_adapt_done_reg2),
        .R(O7));
(* ASYNC_REG *) 
   FDRE rxresetdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(USER_RXRESETDONE),
        .Q(rxresetdone_reg1),
        .R(O7));
(* ASYNC_REG *) 
   FDRE rxresetdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxresetdone_reg1),
        .Q(rxresetdone_reg2),
        .R(O7));
(* ASYNC_REG *) 
   FDRE rxstatus_reg1_reg
       (.C(pipe_rxusrclk_in),
        .CE(\<const1> ),
        .D(PIPE_RXSTATUS),
        .Q(rxstatus_reg1),
        .R(rst_rxusrclk_reset));
(* ASYNC_REG *) 
   FDRE rxstatus_reg2_reg
       (.C(pipe_rxusrclk_in),
        .CE(\<const1> ),
        .D(rxstatus_reg1),
        .Q(rxstatus_reg2),
        .R(rst_rxusrclk_reset));
LUT6 #(
    .INIT(64'hC404040404040404)) 
     \rxvalid_cnt[0]_i_1 
       (.I0(rxstatus_reg2),
        .I1(rxvalid_reg2),
        .I2(rxvalid_cnt_reg__0[0]),
        .I3(rxvalid_cnt_reg__0[1]),
        .I4(rxvalid_cnt_reg__0[2]),
        .I5(rxvalid_cnt_reg__0[3]),
        .O(p_0_in__0__0[0]));
LUT6 #(
    .INIT(64'h808000F000F00000)) 
     \rxvalid_cnt[1]_i_1 
       (.I0(rxvalid_cnt_reg__0[3]),
        .I1(rxvalid_cnt_reg__0[2]),
        .I2(rxvalid_reg2),
        .I3(rxstatus_reg2),
        .I4(rxvalid_cnt_reg__0[1]),
        .I5(rxvalid_cnt_reg__0[0]),
        .O(p_0_in__0__0[1]));
LUT6 #(
    .INIT(64'h880C0C0C0C000000)) 
     \rxvalid_cnt[2]_i_1 
       (.I0(rxvalid_cnt_reg__0[3]),
        .I1(rxvalid_reg2),
        .I2(rxstatus_reg2),
        .I3(rxvalid_cnt_reg__0[1]),
        .I4(rxvalid_cnt_reg__0[0]),
        .I5(rxvalid_cnt_reg__0[2]),
        .O(p_0_in__0__0[2]));
LUT6 #(
    .INIT(64'h8C08080808080808)) 
     \rxvalid_cnt[3]_i_1 
       (.I0(rxvalid_cnt_reg__0[3]),
        .I1(rxvalid_reg2),
        .I2(rxstatus_reg2),
        .I3(rxvalid_cnt_reg__0[2]),
        .I4(rxvalid_cnt_reg__0[1]),
        .I5(rxvalid_cnt_reg__0[0]),
        .O(p_0_in__0__0[3]));
(* counter = "37" *) 
   FDRE #(
    .INIT(1'b0)) 
     \rxvalid_cnt_reg[0] 
       (.C(pipe_rxusrclk_in),
        .CE(\<const1> ),
        .D(p_0_in__0__0[0]),
        .Q(rxvalid_cnt_reg__0[0]),
        .R(rst_rxusrclk_reset));
(* counter = "37" *) 
   FDRE #(
    .INIT(1'b0)) 
     \rxvalid_cnt_reg[1] 
       (.C(pipe_rxusrclk_in),
        .CE(\<const1> ),
        .D(p_0_in__0__0[1]),
        .Q(rxvalid_cnt_reg__0[1]),
        .R(rst_rxusrclk_reset));
(* counter = "37" *) 
   FDRE #(
    .INIT(1'b0)) 
     \rxvalid_cnt_reg[2] 
       (.C(pipe_rxusrclk_in),
        .CE(\<const1> ),
        .D(p_0_in__0__0[2]),
        .Q(rxvalid_cnt_reg__0[2]),
        .R(rst_rxusrclk_reset));
(* counter = "37" *) 
   FDRE #(
    .INIT(1'b0)) 
     \rxvalid_cnt_reg[3] 
       (.C(pipe_rxusrclk_in),
        .CE(\<const1> ),
        .D(p_0_in__0__0[3]),
        .Q(rxvalid_cnt_reg__0[3]),
        .R(rst_rxusrclk_reset));
(* ASYNC_REG *) 
   FDRE rxvalid_reg1_reg
       (.C(pipe_rxusrclk_in),
        .CE(\<const1> ),
        .D(I2),
        .Q(rxvalid_reg1),
        .R(rst_rxusrclk_reset));
(* ASYNC_REG *) 
   FDRE rxvalid_reg2_reg
       (.C(pipe_rxusrclk_in),
        .CE(\<const1> ),
        .D(rxvalid_reg1),
        .Q(rxvalid_reg2),
        .R(rst_rxusrclk_reset));
(* ASYNC_REG *) 
   FDRE txcompliance_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_TXCOMPLIANCE),
        .Q(txcompliance_reg1),
        .R(O7));
(* ASYNC_REG *) 
   FDRE txcompliance_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txcompliance_reg1),
        .Q(txcompliance_reg2),
        .R(O7));
(* ASYNC_REG *) 
   FDRE txelecidle_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_TXELECIDLE),
        .Q(txelecidle_reg1),
        .R(O7));
(* ASYNC_REG *) 
   FDRE txelecidle_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txelecidle_reg1),
        .Q(txelecidle_reg2),
        .R(O7));
(* ASYNC_REG *) 
   FDRE txresetdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(USER_TXRESETDONE),
        .Q(txresetdone_reg1),
        .R(O7));
(* ASYNC_REG *) 
   FDRE txresetdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txresetdone_reg1),
        .Q(txresetdone_reg2),
        .R(O7));
endmodule

(* ORIG_REF_NAME = "vc709_pcie_x8_gen3_pipe_user" *) 
module vc709_pcie_x8_gen3vc709_pcie_x8_gen3_pipe_user_26
   (O1,
    p_1_in8_in,
    p_0_in7_in,
    O2,
    O3,
    O4,
    O5,
    p_2_in,
    USER_OOBCLK,
    PIPE_GEN3_RDY,
    SYNC_RXCDRLOCK,
    pipe_rx1_valid,
    pipe_rx1_phy_status,
    PIPE_RXEQ_CONVERGE,
    RST_RESETDONE,
    O6,
    I1,
    I2,
    p_209_out,
    p_309_out,
    I3,
    p_211_out,
    p_311_out,
    gt_txphinitdone,
    p_1_in8_in_0,
    p_0_in7_in_1,
    O7,
    pipe_oobclk_in,
    pipe_pclk_sel_out,
    pipe_pclk_in,
    USER_RXRESETDONE,
    USER_TXRESETDONE,
    PIPE_TXCOMPLIANCE,
    PIPE_TXELECIDLE,
    I4,
    rst_rxusrclk_reset,
    I5,
    pipe_rxusrclk_in,
    PIPE_RXSTATUS,
    I6,
    SYNC_RATE_IDLE,
    USER_RATE_RXSYNC,
    USER_RATE_DONE,
    EQ_GEN3,
    O38,
    USER_RESETOVRD_START,
    RST_PHYSTATUS,
    I7);
  output O1;
  output p_1_in8_in;
  output p_0_in7_in;
  output O2;
  output O3;
  output O4;
  output O5;
  output p_2_in;
  output USER_OOBCLK;
  output [0:0]PIPE_GEN3_RDY;
  output SYNC_RXCDRLOCK;
  output pipe_rx1_valid;
  output pipe_rx1_phy_status;
  output [0:0]PIPE_RXEQ_CONVERGE;
  output [0:0]RST_RESETDONE;
  output O6;
  input I1;
  input I2;
  input p_209_out;
  input p_309_out;
  input I3;
  input p_211_out;
  input p_311_out;
  input [1:0]gt_txphinitdone;
  input p_1_in8_in_0;
  input p_0_in7_in_1;
  input [0:0]O7;
  input pipe_oobclk_in;
  input [0:0]pipe_pclk_sel_out;
  input pipe_pclk_in;
  input USER_RXRESETDONE;
  input USER_TXRESETDONE;
  input [0:0]PIPE_TXCOMPLIANCE;
  input [0:0]PIPE_TXELECIDLE;
  input I4;
  input rst_rxusrclk_reset;
  input I5;
  input pipe_rxusrclk_in;
  input [0:0]PIPE_RXSTATUS;
  input I6;
  input SYNC_RATE_IDLE;
  input USER_RATE_RXSYNC;
  input USER_RATE_DONE;
  input EQ_GEN3;
  input O38;
  input USER_RESETOVRD_START;
  input [0:0]RST_PHYSTATUS;
  input I7;

  wire \<const0> ;
  wire \<const1> ;
  wire EQ_GEN3;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire O1;
  wire O2;
  wire O3;
  wire O38;
  wire O4;
  wire O5;
  wire O6;
  wire [0:0]O7;
  wire [0:0]PIPE_GEN3_RDY;
  wire [0:0]PIPE_RXEQ_CONVERGE;
  wire [0:0]PIPE_RXSTATUS;
  wire [0:0]PIPE_TXCOMPLIANCE;
  wire [0:0]PIPE_TXELECIDLE;
  wire [0:0]RST_PHYSTATUS;
  wire [0:0]RST_RESETDONE;
  wire SYNC_RATE_IDLE;
  wire SYNC_RXCDRLOCK;
  wire USER_OOBCLK;
  wire USER_RATE_DONE;
  wire USER_RATE_RXSYNC;
  wire USER_RESETOVRD_START;
  wire USER_RXRESETDONE;
  wire USER_TXRESETDONE;
  wire [21:0]converge_cnt_reg;
  wire gen3_rdy0;
  wire [1:0]gt_txphinitdone;
  wire n_0_PCIE_3_0_i_i_174;
  wire \n_0_converge_cnt[0]_i_10__0 ;
  wire \n_0_converge_cnt[0]_i_11__0 ;
  wire \n_0_converge_cnt[0]_i_1__1 ;
  wire \n_0_converge_cnt[0]_i_4__0 ;
  wire \n_0_converge_cnt[0]_i_5__0 ;
  wire \n_0_converge_cnt[0]_i_6__0 ;
  wire \n_0_converge_cnt[0]_i_7__0 ;
  wire \n_0_converge_cnt[0]_i_8__0 ;
  wire \n_0_converge_cnt[0]_i_9__0 ;
  wire \n_0_converge_cnt[12]_i_2__0 ;
  wire \n_0_converge_cnt[12]_i_3__0 ;
  wire \n_0_converge_cnt[12]_i_4__0 ;
  wire \n_0_converge_cnt[12]_i_5__0 ;
  wire \n_0_converge_cnt[16]_i_2__0 ;
  wire \n_0_converge_cnt[16]_i_3__0 ;
  wire \n_0_converge_cnt[16]_i_4__0 ;
  wire \n_0_converge_cnt[16]_i_5__0 ;
  wire \n_0_converge_cnt[20]_i_2__0 ;
  wire \n_0_converge_cnt[20]_i_3__0 ;
  wire \n_0_converge_cnt[4]_i_2__0 ;
  wire \n_0_converge_cnt[4]_i_3__0 ;
  wire \n_0_converge_cnt[4]_i_4__0 ;
  wire \n_0_converge_cnt[4]_i_5__0 ;
  wire \n_0_converge_cnt[8]_i_2__0 ;
  wire \n_0_converge_cnt[8]_i_3__0 ;
  wire \n_0_converge_cnt[8]_i_4__0 ;
  wire \n_0_converge_cnt[8]_i_5__0 ;
  wire \n_0_converge_cnt_reg[0]_i_3__0 ;
  wire \n_0_converge_cnt_reg[12]_i_1__0 ;
  wire \n_0_converge_cnt_reg[16]_i_1__0 ;
  wire \n_0_converge_cnt_reg[4]_i_1__0 ;
  wire \n_0_converge_cnt_reg[8]_i_1__0 ;
  wire n_0_converge_gen3_i_1__0;
  wire n_0_converge_gen3_reg;
  wire \n_0_gth_channel.gthe2_channel_i_i_94 ;
  wire \n_0_gth_channel.gthe2_channel_i_i_95 ;
  wire \n_0_gth_channel.gthe2_channel_i_i_96 ;
  wire \n_0_oobclk_div.oobclk_i_1__0 ;
  wire \n_1_converge_cnt_reg[0]_i_3__0 ;
  wire \n_1_converge_cnt_reg[12]_i_1__0 ;
  wire \n_1_converge_cnt_reg[16]_i_1__0 ;
  wire \n_1_converge_cnt_reg[4]_i_1__0 ;
  wire \n_1_converge_cnt_reg[8]_i_1__0 ;
  wire \n_2_converge_cnt_reg[0]_i_3__0 ;
  wire \n_2_converge_cnt_reg[12]_i_1__0 ;
  wire \n_2_converge_cnt_reg[16]_i_1__0 ;
  wire \n_2_converge_cnt_reg[4]_i_1__0 ;
  wire \n_2_converge_cnt_reg[8]_i_1__0 ;
  wire \n_3_converge_cnt_reg[0]_i_3__0 ;
  wire \n_3_converge_cnt_reg[12]_i_1__0 ;
  wire \n_3_converge_cnt_reg[16]_i_1__0 ;
  wire \n_3_converge_cnt_reg[20]_i_1__0 ;
  wire \n_3_converge_cnt_reg[4]_i_1__0 ;
  wire \n_3_converge_cnt_reg[8]_i_1__0 ;
  wire \n_4_converge_cnt_reg[0]_i_3__0 ;
  wire \n_4_converge_cnt_reg[12]_i_1__0 ;
  wire \n_4_converge_cnt_reg[16]_i_1__0 ;
  wire \n_4_converge_cnt_reg[4]_i_1__0 ;
  wire \n_4_converge_cnt_reg[8]_i_1__0 ;
  wire \n_5_converge_cnt_reg[0]_i_3__0 ;
  wire \n_5_converge_cnt_reg[12]_i_1__0 ;
  wire \n_5_converge_cnt_reg[16]_i_1__0 ;
  wire \n_5_converge_cnt_reg[4]_i_1__0 ;
  wire \n_5_converge_cnt_reg[8]_i_1__0 ;
  wire \n_6_converge_cnt_reg[0]_i_3__0 ;
  wire \n_6_converge_cnt_reg[12]_i_1__0 ;
  wire \n_6_converge_cnt_reg[16]_i_1__0 ;
  wire \n_6_converge_cnt_reg[20]_i_1__0 ;
  wire \n_6_converge_cnt_reg[4]_i_1__0 ;
  wire \n_6_converge_cnt_reg[8]_i_1__0 ;
  wire \n_7_converge_cnt_reg[0]_i_3__0 ;
  wire \n_7_converge_cnt_reg[12]_i_1__0 ;
  wire \n_7_converge_cnt_reg[16]_i_1__0 ;
  wire \n_7_converge_cnt_reg[20]_i_1__0 ;
  wire \n_7_converge_cnt_reg[4]_i_1__0 ;
  wire \n_7_converge_cnt_reg[8]_i_1__0 ;
  wire [1:0]oobclk_cnt;
  wire p_0_in7_in;
  wire p_0_in7_in_1;
  wire [3:0]p_0_in__0;
  wire [3:0]p_0_in__0__0;
  wire p_1_in8_in;
  wire p_1_in8_in_0;
  wire [1:0]p_1_in__0;
  wire p_209_out;
  wire p_211_out;
  wire p_2_in;
  wire p_309_out;
  wire p_311_out;
  wire pclk_sel_reg1;
  wire pclk_sel_reg2;
  wire pipe_oobclk_in;
  wire pipe_pclk_in;
  wire [0:0]pipe_pclk_sel_out;
  wire pipe_rx1_phy_status;
  wire pipe_rx1_valid;
  wire pipe_rxusrclk_in;
  wire rate_done_reg1;
  wire rate_done_reg2;
  wire rate_gen3_reg1;
  wire rate_gen3_reg2;
  wire rate_idle_reg1;
  wire rate_idle_reg2;
  wire rate_rxsync_reg1;
  wire rate_rxsync_reg2;
  wire resetovrd_start_reg1;
  wire resetovrd_start_reg2;
  wire rst_idle_reg1;
  wire rst_idle_reg2;
  wire rst_rxusrclk_reset;
  wire [3:0]rxcdrlock_cnt_reg__0__0;
  wire rxcdrlock_reg1;
  wire rxcdrlock_reg2;
  wire rxeq_adapt_done_reg1;
  wire rxeq_adapt_done_reg2;
  wire rxresetdone_reg1;
  wire rxresetdone_reg2;
  wire rxstatus_reg1;
  wire rxstatus_reg2;
  wire [3:0]rxvalid_cnt_reg__0__0;
  wire rxvalid_reg1;
  wire rxvalid_reg2;
  wire sel;
  wire txcompliance_reg1;
  wire txcompliance_reg2;
  wire txelecidle_reg1;
  wire txelecidle_reg2;
  wire txresetdone_reg1;
  wire txresetdone_reg2;
  wire [3:1]\NLW_converge_cnt_reg[20]_i_1__0_CO_UNCONNECTED ;
  wire [3:2]\NLW_converge_cnt_reg[20]_i_1__0_O_UNCONNECTED ;

GND GND
       (.G(\<const0> ));
LUT2 #(
    .INIT(4'h7)) 
     PCIE_3_0_i_i_174
       (.I0(rxvalid_cnt_reg__0__0[0]),
        .I1(rxvalid_cnt_reg__0__0[1]),
        .O(n_0_PCIE_3_0_i_i_174));
LUT5 #(
    .INIT(32'hFFFFA8FF)) 
     PCIE_3_0_i_i_7
       (.I0(RST_PHYSTATUS),
        .I1(rate_idle_reg2),
        .I2(rate_rxsync_reg2),
        .I3(rst_idle_reg2),
        .I4(rate_done_reg2),
        .O(pipe_rx1_phy_status));
LUT6 #(
    .INIT(64'h0000000080000000)) 
     PCIE_3_0_i_i_8
       (.I0(rst_idle_reg2),
        .I1(rate_idle_reg2),
        .I2(I5),
        .I3(rxvalid_cnt_reg__0__0[3]),
        .I4(rxvalid_cnt_reg__0__0[2]),
        .I5(n_0_PCIE_3_0_i_i_174),
        .O(pipe_rx1_valid));
VCC VCC
       (.P(\<const1> ));
LUT5 #(
    .INIT(32'h7FFFFFFF)) 
     \converge_cnt[0]_i_10__0 
       (.I0(converge_cnt_reg[15]),
        .I1(converge_cnt_reg[18]),
        .I2(converge_cnt_reg[19]),
        .I3(converge_cnt_reg[17]),
        .I4(converge_cnt_reg[16]),
        .O(\n_0_converge_cnt[0]_i_10__0 ));
LUT4 #(
    .INIT(16'h7FFF)) 
     \converge_cnt[0]_i_11__0 
       (.I0(converge_cnt_reg[9]),
        .I1(converge_cnt_reg[8]),
        .I2(converge_cnt_reg[11]),
        .I3(converge_cnt_reg[10]),
        .O(\n_0_converge_cnt[0]_i_11__0 ));
LUT4 #(
    .INIT(16'hFFDF)) 
     \converge_cnt[0]_i_1__1 
       (.I0(rst_idle_reg2),
        .I1(I7),
        .I2(rate_idle_reg2),
        .I3(rate_gen3_reg2),
        .O(\n_0_converge_cnt[0]_i_1__1 ));
LUT6 #(
    .INIT(64'hFFFFFFFF5555555D)) 
     \converge_cnt[0]_i_2__0 
       (.I0(converge_cnt_reg[21]),
        .I1(\n_0_converge_cnt[0]_i_4__0 ),
        .I2(converge_cnt_reg[6]),
        .I3(converge_cnt_reg[7]),
        .I4(converge_cnt_reg[5]),
        .I5(\n_0_converge_cnt[0]_i_5__0 ),
        .O(sel));
(* SOFT_HLUTNM = "soft_lutpair348" *) 
   LUT5 #(
    .INIT(32'h00000001)) 
     \converge_cnt[0]_i_4__0 
       (.I0(converge_cnt_reg[12]),
        .I1(converge_cnt_reg[14]),
        .I2(converge_cnt_reg[20]),
        .I3(converge_cnt_reg[3]),
        .I4(converge_cnt_reg[4]),
        .O(\n_0_converge_cnt[0]_i_4__0 ));
LUT6 #(
    .INIT(64'h0A0B0A0F0A0B0A0B)) 
     \converge_cnt[0]_i_5__0 
       (.I0(\n_0_converge_cnt[0]_i_10__0 ),
        .I1(converge_cnt_reg[13]),
        .I2(converge_cnt_reg[20]),
        .I3(converge_cnt_reg[14]),
        .I4(converge_cnt_reg[12]),
        .I5(\n_0_converge_cnt[0]_i_11__0 ),
        .O(\n_0_converge_cnt[0]_i_5__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[0]_i_6__0 
       (.I0(converge_cnt_reg[3]),
        .O(\n_0_converge_cnt[0]_i_6__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[0]_i_7__0 
       (.I0(converge_cnt_reg[2]),
        .O(\n_0_converge_cnt[0]_i_7__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[0]_i_8__0 
       (.I0(converge_cnt_reg[1]),
        .O(\n_0_converge_cnt[0]_i_8__0 ));
LUT1 #(
    .INIT(2'h1)) 
     \converge_cnt[0]_i_9__0 
       (.I0(converge_cnt_reg[0]),
        .O(\n_0_converge_cnt[0]_i_9__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[12]_i_2__0 
       (.I0(converge_cnt_reg[15]),
        .O(\n_0_converge_cnt[12]_i_2__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[12]_i_3__0 
       (.I0(converge_cnt_reg[14]),
        .O(\n_0_converge_cnt[12]_i_3__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[12]_i_4__0 
       (.I0(converge_cnt_reg[13]),
        .O(\n_0_converge_cnt[12]_i_4__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[12]_i_5__0 
       (.I0(converge_cnt_reg[12]),
        .O(\n_0_converge_cnt[12]_i_5__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[16]_i_2__0 
       (.I0(converge_cnt_reg[19]),
        .O(\n_0_converge_cnt[16]_i_2__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[16]_i_3__0 
       (.I0(converge_cnt_reg[18]),
        .O(\n_0_converge_cnt[16]_i_3__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[16]_i_4__0 
       (.I0(converge_cnt_reg[17]),
        .O(\n_0_converge_cnt[16]_i_4__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[16]_i_5__0 
       (.I0(converge_cnt_reg[16]),
        .O(\n_0_converge_cnt[16]_i_5__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[20]_i_2__0 
       (.I0(converge_cnt_reg[21]),
        .O(\n_0_converge_cnt[20]_i_2__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[20]_i_3__0 
       (.I0(converge_cnt_reg[20]),
        .O(\n_0_converge_cnt[20]_i_3__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[4]_i_2__0 
       (.I0(converge_cnt_reg[7]),
        .O(\n_0_converge_cnt[4]_i_2__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[4]_i_3__0 
       (.I0(converge_cnt_reg[6]),
        .O(\n_0_converge_cnt[4]_i_3__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[4]_i_4__0 
       (.I0(converge_cnt_reg[5]),
        .O(\n_0_converge_cnt[4]_i_4__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[4]_i_5__0 
       (.I0(converge_cnt_reg[4]),
        .O(\n_0_converge_cnt[4]_i_5__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[8]_i_2__0 
       (.I0(converge_cnt_reg[11]),
        .O(\n_0_converge_cnt[8]_i_2__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[8]_i_3__0 
       (.I0(converge_cnt_reg[10]),
        .O(\n_0_converge_cnt[8]_i_3__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[8]_i_4__0 
       (.I0(converge_cnt_reg[9]),
        .O(\n_0_converge_cnt[8]_i_4__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[8]_i_5__0 
       (.I0(converge_cnt_reg[8]),
        .O(\n_0_converge_cnt[8]_i_5__0 ));
(* counter = "38" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[0] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_7_converge_cnt_reg[0]_i_3__0 ),
        .Q(converge_cnt_reg[0]),
        .R(\n_0_converge_cnt[0]_i_1__1 ));
CARRY4 \converge_cnt_reg[0]_i_3__0 
       (.CI(\<const0> ),
        .CO({\n_0_converge_cnt_reg[0]_i_3__0 ,\n_1_converge_cnt_reg[0]_i_3__0 ,\n_2_converge_cnt_reg[0]_i_3__0 ,\n_3_converge_cnt_reg[0]_i_3__0 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const1> }),
        .O({\n_4_converge_cnt_reg[0]_i_3__0 ,\n_5_converge_cnt_reg[0]_i_3__0 ,\n_6_converge_cnt_reg[0]_i_3__0 ,\n_7_converge_cnt_reg[0]_i_3__0 }),
        .S({\n_0_converge_cnt[0]_i_6__0 ,\n_0_converge_cnt[0]_i_7__0 ,\n_0_converge_cnt[0]_i_8__0 ,\n_0_converge_cnt[0]_i_9__0 }));
(* counter = "38" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[10] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_5_converge_cnt_reg[8]_i_1__0 ),
        .Q(converge_cnt_reg[10]),
        .R(\n_0_converge_cnt[0]_i_1__1 ));
(* counter = "38" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[11] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_4_converge_cnt_reg[8]_i_1__0 ),
        .Q(converge_cnt_reg[11]),
        .R(\n_0_converge_cnt[0]_i_1__1 ));
(* counter = "38" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[12] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_7_converge_cnt_reg[12]_i_1__0 ),
        .Q(converge_cnt_reg[12]),
        .R(\n_0_converge_cnt[0]_i_1__1 ));
CARRY4 \converge_cnt_reg[12]_i_1__0 
       (.CI(\n_0_converge_cnt_reg[8]_i_1__0 ),
        .CO({\n_0_converge_cnt_reg[12]_i_1__0 ,\n_1_converge_cnt_reg[12]_i_1__0 ,\n_2_converge_cnt_reg[12]_i_1__0 ,\n_3_converge_cnt_reg[12]_i_1__0 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\n_4_converge_cnt_reg[12]_i_1__0 ,\n_5_converge_cnt_reg[12]_i_1__0 ,\n_6_converge_cnt_reg[12]_i_1__0 ,\n_7_converge_cnt_reg[12]_i_1__0 }),
        .S({\n_0_converge_cnt[12]_i_2__0 ,\n_0_converge_cnt[12]_i_3__0 ,\n_0_converge_cnt[12]_i_4__0 ,\n_0_converge_cnt[12]_i_5__0 }));
(* counter = "38" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[13] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_6_converge_cnt_reg[12]_i_1__0 ),
        .Q(converge_cnt_reg[13]),
        .R(\n_0_converge_cnt[0]_i_1__1 ));
(* counter = "38" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[14] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_5_converge_cnt_reg[12]_i_1__0 ),
        .Q(converge_cnt_reg[14]),
        .R(\n_0_converge_cnt[0]_i_1__1 ));
(* counter = "38" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[15] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_4_converge_cnt_reg[12]_i_1__0 ),
        .Q(converge_cnt_reg[15]),
        .R(\n_0_converge_cnt[0]_i_1__1 ));
(* counter = "38" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[16] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_7_converge_cnt_reg[16]_i_1__0 ),
        .Q(converge_cnt_reg[16]),
        .R(\n_0_converge_cnt[0]_i_1__1 ));
CARRY4 \converge_cnt_reg[16]_i_1__0 
       (.CI(\n_0_converge_cnt_reg[12]_i_1__0 ),
        .CO({\n_0_converge_cnt_reg[16]_i_1__0 ,\n_1_converge_cnt_reg[16]_i_1__0 ,\n_2_converge_cnt_reg[16]_i_1__0 ,\n_3_converge_cnt_reg[16]_i_1__0 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\n_4_converge_cnt_reg[16]_i_1__0 ,\n_5_converge_cnt_reg[16]_i_1__0 ,\n_6_converge_cnt_reg[16]_i_1__0 ,\n_7_converge_cnt_reg[16]_i_1__0 }),
        .S({\n_0_converge_cnt[16]_i_2__0 ,\n_0_converge_cnt[16]_i_3__0 ,\n_0_converge_cnt[16]_i_4__0 ,\n_0_converge_cnt[16]_i_5__0 }));
(* counter = "38" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[17] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_6_converge_cnt_reg[16]_i_1__0 ),
        .Q(converge_cnt_reg[17]),
        .R(\n_0_converge_cnt[0]_i_1__1 ));
(* counter = "38" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[18] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_5_converge_cnt_reg[16]_i_1__0 ),
        .Q(converge_cnt_reg[18]),
        .R(\n_0_converge_cnt[0]_i_1__1 ));
(* counter = "38" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[19] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_4_converge_cnt_reg[16]_i_1__0 ),
        .Q(converge_cnt_reg[19]),
        .R(\n_0_converge_cnt[0]_i_1__1 ));
(* counter = "38" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[1] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_6_converge_cnt_reg[0]_i_3__0 ),
        .Q(converge_cnt_reg[1]),
        .R(\n_0_converge_cnt[0]_i_1__1 ));
(* counter = "38" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[20] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_7_converge_cnt_reg[20]_i_1__0 ),
        .Q(converge_cnt_reg[20]),
        .R(\n_0_converge_cnt[0]_i_1__1 ));
CARRY4 \converge_cnt_reg[20]_i_1__0 
       (.CI(\n_0_converge_cnt_reg[16]_i_1__0 ),
        .CO({\NLW_converge_cnt_reg[20]_i_1__0_CO_UNCONNECTED [3:1],\n_3_converge_cnt_reg[20]_i_1__0 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\NLW_converge_cnt_reg[20]_i_1__0_O_UNCONNECTED [3:2],\n_6_converge_cnt_reg[20]_i_1__0 ,\n_7_converge_cnt_reg[20]_i_1__0 }),
        .S({\<const0> ,\<const0> ,\n_0_converge_cnt[20]_i_2__0 ,\n_0_converge_cnt[20]_i_3__0 }));
(* counter = "38" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[21] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_6_converge_cnt_reg[20]_i_1__0 ),
        .Q(converge_cnt_reg[21]),
        .R(\n_0_converge_cnt[0]_i_1__1 ));
(* counter = "38" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[2] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_5_converge_cnt_reg[0]_i_3__0 ),
        .Q(converge_cnt_reg[2]),
        .R(\n_0_converge_cnt[0]_i_1__1 ));
(* counter = "38" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[3] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_4_converge_cnt_reg[0]_i_3__0 ),
        .Q(converge_cnt_reg[3]),
        .R(\n_0_converge_cnt[0]_i_1__1 ));
(* counter = "38" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[4] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_7_converge_cnt_reg[4]_i_1__0 ),
        .Q(converge_cnt_reg[4]),
        .R(\n_0_converge_cnt[0]_i_1__1 ));
CARRY4 \converge_cnt_reg[4]_i_1__0 
       (.CI(\n_0_converge_cnt_reg[0]_i_3__0 ),
        .CO({\n_0_converge_cnt_reg[4]_i_1__0 ,\n_1_converge_cnt_reg[4]_i_1__0 ,\n_2_converge_cnt_reg[4]_i_1__0 ,\n_3_converge_cnt_reg[4]_i_1__0 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\n_4_converge_cnt_reg[4]_i_1__0 ,\n_5_converge_cnt_reg[4]_i_1__0 ,\n_6_converge_cnt_reg[4]_i_1__0 ,\n_7_converge_cnt_reg[4]_i_1__0 }),
        .S({\n_0_converge_cnt[4]_i_2__0 ,\n_0_converge_cnt[4]_i_3__0 ,\n_0_converge_cnt[4]_i_4__0 ,\n_0_converge_cnt[4]_i_5__0 }));
(* counter = "38" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[5] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_6_converge_cnt_reg[4]_i_1__0 ),
        .Q(converge_cnt_reg[5]),
        .R(\n_0_converge_cnt[0]_i_1__1 ));
(* counter = "38" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[6] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_5_converge_cnt_reg[4]_i_1__0 ),
        .Q(converge_cnt_reg[6]),
        .R(\n_0_converge_cnt[0]_i_1__1 ));
(* counter = "38" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[7] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_4_converge_cnt_reg[4]_i_1__0 ),
        .Q(converge_cnt_reg[7]),
        .R(\n_0_converge_cnt[0]_i_1__1 ));
(* counter = "38" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[8] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_7_converge_cnt_reg[8]_i_1__0 ),
        .Q(converge_cnt_reg[8]),
        .R(\n_0_converge_cnt[0]_i_1__1 ));
CARRY4 \converge_cnt_reg[8]_i_1__0 
       (.CI(\n_0_converge_cnt_reg[4]_i_1__0 ),
        .CO({\n_0_converge_cnt_reg[8]_i_1__0 ,\n_1_converge_cnt_reg[8]_i_1__0 ,\n_2_converge_cnt_reg[8]_i_1__0 ,\n_3_converge_cnt_reg[8]_i_1__0 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\n_4_converge_cnt_reg[8]_i_1__0 ,\n_5_converge_cnt_reg[8]_i_1__0 ,\n_6_converge_cnt_reg[8]_i_1__0 ,\n_7_converge_cnt_reg[8]_i_1__0 }),
        .S({\n_0_converge_cnt[8]_i_2__0 ,\n_0_converge_cnt[8]_i_3__0 ,\n_0_converge_cnt[8]_i_4__0 ,\n_0_converge_cnt[8]_i_5__0 }));
(* counter = "38" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[9] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_6_converge_cnt_reg[8]_i_1__0 ),
        .Q(converge_cnt_reg[9]),
        .R(\n_0_converge_cnt[0]_i_1__1 ));
LUT4 #(
    .INIT(16'h2220)) 
     converge_gen3_i_1__0
       (.I0(rate_gen3_reg2),
        .I1(I7),
        .I2(rxeq_adapt_done_reg2),
        .I3(n_0_converge_gen3_reg),
        .O(n_0_converge_gen3_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     converge_gen3_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_converge_gen3_i_1__0),
        .Q(n_0_converge_gen3_reg),
        .R(\<const0> ));
LUT2 #(
    .INIT(4'h8)) 
     gen3_rdy_i_1__0
       (.I0(rate_idle_reg2),
        .I1(rate_gen3_reg2),
        .O(gen3_rdy0));
FDRE #(
    .INIT(1'b0)) 
     gen3_rdy_reg
       (.C(pipe_rxusrclk_in),
        .CE(\<const1> ),
        .D(gen3_rdy0),
        .Q(PIPE_GEN3_RDY),
        .R(rst_rxusrclk_reset));
LUT3 #(
    .INIT(8'h07)) 
     \gth_channel.gthe2_channel_i_i_106 
       (.I0(txcompliance_reg2),
        .I1(txelecidle_reg2),
        .I2(p_309_out),
        .O(O3));
LUT6 #(
    .INIT(64'h8A8A8AAA8AAA8AAA)) 
     \gth_channel.gthe2_channel_i_i_62 
       (.I0(I1),
        .I1(I3),
        .I2(p_211_out),
        .I3(p_311_out),
        .I4(txelecidle_reg2),
        .I5(txcompliance_reg2),
        .O(O2));
LUT6 #(
    .INIT(64'hFFFFFFFF10000000)) 
     \gth_channel.gthe2_channel_i_i_66 
       (.I0(\n_0_converge_cnt[0]_i_11__0 ),
        .I1(\n_0_converge_cnt[0]_i_10__0 ),
        .I2(\n_0_gth_channel.gthe2_channel_i_i_94 ),
        .I3(\n_0_gth_channel.gthe2_channel_i_i_95 ),
        .I4(\n_0_gth_channel.gthe2_channel_i_i_96 ),
        .I5(n_0_converge_gen3_reg),
        .O(PIPE_RXEQ_CONVERGE));
LUT6 #(
    .INIT(64'h8A8A8AAA8AAA8AAA)) 
     \gth_channel.gthe2_channel_i_i_82 
       (.I0(I1),
        .I1(I2),
        .I2(p_209_out),
        .I3(p_309_out),
        .I4(txelecidle_reg2),
        .I5(txcompliance_reg2),
        .O(O1));
LUT3 #(
    .INIT(8'h07)) 
     \gth_channel.gthe2_channel_i_i_84 
       (.I0(txcompliance_reg2),
        .I1(txelecidle_reg2),
        .I2(p_311_out),
        .O(O5));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     \gth_channel.gthe2_channel_i_i_94 
       (.I0(converge_cnt_reg[0]),
        .I1(converge_cnt_reg[6]),
        .I2(converge_cnt_reg[7]),
        .I3(converge_cnt_reg[5]),
        .I4(converge_cnt_reg[2]),
        .I5(converge_cnt_reg[1]),
        .O(\n_0_gth_channel.gthe2_channel_i_i_94 ));
LUT4 #(
    .INIT(16'h4000)) 
     \gth_channel.gthe2_channel_i_i_95 
       (.I0(converge_cnt_reg[4]),
        .I1(converge_cnt_reg[3]),
        .I2(converge_cnt_reg[13]),
        .I3(converge_cnt_reg[21]),
        .O(\n_0_gth_channel.gthe2_channel_i_i_95 ));
(* SOFT_HLUTNM = "soft_lutpair348" *) 
   LUT3 #(
    .INIT(8'h01)) 
     \gth_channel.gthe2_channel_i_i_96 
       (.I0(converge_cnt_reg[20]),
        .I1(converge_cnt_reg[14]),
        .I2(converge_cnt_reg[12]),
        .O(\n_0_gth_channel.gthe2_channel_i_i_96 ));
(* RETAIN_INVERTER *) 
   (* SOFT_HLUTNM = "soft_lutpair349" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \oobclk_div.oobclk_cnt[0]_i_1__0 
       (.I0(oobclk_cnt[0]),
        .O(p_1_in__0[0]));
(* SOFT_HLUTNM = "soft_lutpair349" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \oobclk_div.oobclk_cnt[1]_i_1__0 
       (.I0(oobclk_cnt[0]),
        .I1(oobclk_cnt[1]),
        .O(p_1_in__0[1]));
FDRE \oobclk_div.oobclk_cnt_reg[0] 
       (.C(pipe_oobclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[0]),
        .Q(oobclk_cnt[0]),
        .R(O7));
FDRE \oobclk_div.oobclk_cnt_reg[1] 
       (.C(pipe_oobclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[1]),
        .Q(oobclk_cnt[1]),
        .R(O7));
LUT3 #(
    .INIT(8'hB8)) 
     \oobclk_div.oobclk_i_1__0 
       (.I0(oobclk_cnt[1]),
        .I1(pclk_sel_reg2),
        .I2(oobclk_cnt[0]),
        .O(\n_0_oobclk_div.oobclk_i_1__0 ));
FDRE \oobclk_div.oobclk_reg 
       (.C(pipe_oobclk_in),
        .CE(\<const1> ),
        .D(\n_0_oobclk_div.oobclk_i_1__0 ),
        .Q(USER_OOBCLK),
        .R(O7));
(* ASYNC_REG *) 
   FDRE pclk_sel_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(pipe_pclk_sel_out),
        .Q(pclk_sel_reg1),
        .R(O7));
(* ASYNC_REG *) 
   FDRE pclk_sel_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(pclk_sel_reg1),
        .Q(pclk_sel_reg2),
        .R(O7));
LUT1 #(
    .INIT(2'h2)) 
     \pipe_lane[1].pipe_user_ii_0 
       (.I0(txcompliance_reg2),
        .O(p_0_in7_in));
LUT1 #(
    .INIT(2'h2)) 
     \pipe_lane[1].pipe_user_ii_1 
       (.I0(txelecidle_reg2),
        .O(p_1_in8_in));
LUT1 #(
    .INIT(2'h2)) 
     \pipe_lane[1].pipe_user_ii_2 
       (.I0(rst_idle_reg2),
        .O(p_2_in));
(* ASYNC_REG *) 
   FDRE rate_done_reg1_reg
       (.C(pipe_rxusrclk_in),
        .CE(\<const1> ),
        .D(USER_RATE_DONE),
        .Q(rate_done_reg1),
        .R(rst_rxusrclk_reset));
(* ASYNC_REG *) 
   FDRE rate_done_reg2_reg
       (.C(pipe_rxusrclk_in),
        .CE(\<const1> ),
        .D(rate_done_reg1),
        .Q(rate_done_reg2),
        .R(rst_rxusrclk_reset));
(* ASYNC_REG *) 
   FDRE rate_gen3_reg1_reg
       (.C(pipe_rxusrclk_in),
        .CE(\<const1> ),
        .D(EQ_GEN3),
        .Q(rate_gen3_reg1),
        .R(rst_rxusrclk_reset));
(* ASYNC_REG *) 
   FDRE rate_gen3_reg2_reg
       (.C(pipe_rxusrclk_in),
        .CE(\<const1> ),
        .D(rate_gen3_reg1),
        .Q(rate_gen3_reg2),
        .R(rst_rxusrclk_reset));
(* ASYNC_REG *) 
   FDRE rate_idle_reg1_reg
       (.C(pipe_rxusrclk_in),
        .CE(\<const1> ),
        .D(SYNC_RATE_IDLE),
        .Q(rate_idle_reg1),
        .R(rst_rxusrclk_reset));
(* ASYNC_REG *) 
   FDRE rate_idle_reg2_reg
       (.C(pipe_rxusrclk_in),
        .CE(\<const1> ),
        .D(rate_idle_reg1),
        .Q(rate_idle_reg2),
        .R(rst_rxusrclk_reset));
(* ASYNC_REG *) 
   FDRE rate_rxsync_reg1_reg
       (.C(pipe_rxusrclk_in),
        .CE(\<const1> ),
        .D(USER_RATE_RXSYNC),
        .Q(rate_rxsync_reg1),
        .R(rst_rxusrclk_reset));
(* ASYNC_REG *) 
   FDRE rate_rxsync_reg2_reg
       (.C(pipe_rxusrclk_in),
        .CE(\<const1> ),
        .D(rate_rxsync_reg1),
        .Q(rate_rxsync_reg2),
        .R(rst_rxusrclk_reset));
LUT2 #(
    .INIT(4'h8)) 
     \resetdone_reg1[1]_i_1 
       (.I0(txresetdone_reg2),
        .I1(rxresetdone_reg2),
        .O(RST_RESETDONE));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE resetovrd_start_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(USER_RESETOVRD_START),
        .Q(resetovrd_start_reg1),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE resetovrd_start_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(resetovrd_start_reg1),
        .Q(resetovrd_start_reg2),
        .R(O7));
(* ASYNC_REG *) 
   FDRE rst_idle_reg1_reg
       (.C(pipe_rxusrclk_in),
        .CE(\<const1> ),
        .D(I6),
        .Q(rst_idle_reg1),
        .R(rst_rxusrclk_reset));
(* ASYNC_REG *) 
   FDRE rst_idle_reg2_reg
       (.C(pipe_rxusrclk_in),
        .CE(\<const1> ),
        .D(rst_idle_reg1),
        .Q(rst_idle_reg2),
        .R(rst_rxusrclk_reset));
LUT5 #(
    .INIT(32'hD0505050)) 
     \rxcdrlock_cnt[0]_i_1__0 
       (.I0(rxcdrlock_cnt_reg__0__0[0]),
        .I1(rxcdrlock_cnt_reg__0__0[2]),
        .I2(rxcdrlock_reg2),
        .I3(rxcdrlock_cnt_reg__0__0[3]),
        .I4(rxcdrlock_cnt_reg__0__0[1]),
        .O(p_0_in__0[0]));
LUT5 #(
    .INIT(32'h8F00F000)) 
     \rxcdrlock_cnt[1]_i_1__0 
       (.I0(rxcdrlock_cnt_reg__0__0[3]),
        .I1(rxcdrlock_cnt_reg__0__0[2]),
        .I2(rxcdrlock_cnt_reg__0__0[0]),
        .I3(rxcdrlock_reg2),
        .I4(rxcdrlock_cnt_reg__0__0[1]),
        .O(p_0_in__0[1]));
LUT5 #(
    .INIT(32'hF8780000)) 
     \rxcdrlock_cnt[2]_i_1__0 
       (.I0(rxcdrlock_cnt_reg__0__0[0]),
        .I1(rxcdrlock_cnt_reg__0__0[1]),
        .I2(rxcdrlock_cnt_reg__0__0[2]),
        .I3(rxcdrlock_cnt_reg__0__0[3]),
        .I4(rxcdrlock_reg2),
        .O(p_0_in__0[2]));
LUT5 #(
    .INIT(32'hFF008000)) 
     \rxcdrlock_cnt[3]_i_1__0 
       (.I0(rxcdrlock_cnt_reg__0__0[0]),
        .I1(rxcdrlock_cnt_reg__0__0[1]),
        .I2(rxcdrlock_cnt_reg__0__0[2]),
        .I3(rxcdrlock_reg2),
        .I4(rxcdrlock_cnt_reg__0__0[3]),
        .O(p_0_in__0[3]));
(* counter = "36" *) 
   FDRE #(
    .INIT(1'b0)) 
     \rxcdrlock_cnt_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_0_in__0[0]),
        .Q(rxcdrlock_cnt_reg__0__0[0]),
        .R(O7));
(* counter = "36" *) 
   FDRE #(
    .INIT(1'b0)) 
     \rxcdrlock_cnt_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_0_in__0[1]),
        .Q(rxcdrlock_cnt_reg__0__0[1]),
        .R(O7));
(* counter = "36" *) 
   FDRE #(
    .INIT(1'b0)) 
     \rxcdrlock_cnt_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_0_in__0[2]),
        .Q(rxcdrlock_cnt_reg__0__0[2]),
        .R(O7));
(* counter = "36" *) 
   FDRE #(
    .INIT(1'b0)) 
     \rxcdrlock_cnt_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_0_in__0[3]),
        .Q(rxcdrlock_cnt_reg__0__0[3]),
        .R(O7));
LUT5 #(
    .INIT(32'h80000000)) 
     \rxcdrlock_reg1[1]_i_1 
       (.I0(rxcdrlock_cnt_reg__0__0[0]),
        .I1(rxcdrlock_cnt_reg__0__0[1]),
        .I2(rxcdrlock_cnt_reg__0__0[3]),
        .I3(rxcdrlock_cnt_reg__0__0[2]),
        .I4(I4),
        .O(SYNC_RXCDRLOCK));
(* ASYNC_REG *) 
   FDRE rxcdrlock_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I4),
        .Q(rxcdrlock_reg1),
        .R(O7));
(* ASYNC_REG *) 
   FDRE rxcdrlock_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxcdrlock_reg1),
        .Q(rxcdrlock_reg2),
        .R(O7));
(* ASYNC_REG *) 
   FDRE rxeq_adapt_done_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(O38),
        .Q(rxeq_adapt_done_reg1),
        .R(O7));
(* ASYNC_REG *) 
   FDRE rxeq_adapt_done_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_adapt_done_reg1),
        .Q(rxeq_adapt_done_reg2),
        .R(O7));
(* ASYNC_REG *) 
   FDRE rxresetdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(USER_RXRESETDONE),
        .Q(rxresetdone_reg1),
        .R(O7));
(* ASYNC_REG *) 
   FDRE rxresetdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxresetdone_reg1),
        .Q(rxresetdone_reg2),
        .R(O7));
(* ASYNC_REG *) 
   FDRE rxstatus_reg1_reg
       (.C(pipe_rxusrclk_in),
        .CE(\<const1> ),
        .D(PIPE_RXSTATUS),
        .Q(rxstatus_reg1),
        .R(rst_rxusrclk_reset));
(* ASYNC_REG *) 
   FDRE rxstatus_reg2_reg
       (.C(pipe_rxusrclk_in),
        .CE(\<const1> ),
        .D(rxstatus_reg1),
        .Q(rxstatus_reg2),
        .R(rst_rxusrclk_reset));
LUT6 #(
    .INIT(64'hC404040404040404)) 
     \rxvalid_cnt[0]_i_1__0 
       (.I0(rxstatus_reg2),
        .I1(rxvalid_reg2),
        .I2(rxvalid_cnt_reg__0__0[0]),
        .I3(rxvalid_cnt_reg__0__0[1]),
        .I4(rxvalid_cnt_reg__0__0[2]),
        .I5(rxvalid_cnt_reg__0__0[3]),
        .O(p_0_in__0__0[0]));
LUT6 #(
    .INIT(64'h808000F000F00000)) 
     \rxvalid_cnt[1]_i_1__0 
       (.I0(rxvalid_cnt_reg__0__0[3]),
        .I1(rxvalid_cnt_reg__0__0[2]),
        .I2(rxvalid_reg2),
        .I3(rxstatus_reg2),
        .I4(rxvalid_cnt_reg__0__0[1]),
        .I5(rxvalid_cnt_reg__0__0[0]),
        .O(p_0_in__0__0[1]));
LUT6 #(
    .INIT(64'h880C0C0C0C000000)) 
     \rxvalid_cnt[2]_i_1__0 
       (.I0(rxvalid_cnt_reg__0__0[3]),
        .I1(rxvalid_reg2),
        .I2(rxstatus_reg2),
        .I3(rxvalid_cnt_reg__0__0[1]),
        .I4(rxvalid_cnt_reg__0__0[0]),
        .I5(rxvalid_cnt_reg__0__0[2]),
        .O(p_0_in__0__0[2]));
LUT6 #(
    .INIT(64'h8C08080808080808)) 
     \rxvalid_cnt[3]_i_1__0 
       (.I0(rxvalid_cnt_reg__0__0[3]),
        .I1(rxvalid_reg2),
        .I2(rxstatus_reg2),
        .I3(rxvalid_cnt_reg__0__0[2]),
        .I4(rxvalid_cnt_reg__0__0[1]),
        .I5(rxvalid_cnt_reg__0__0[0]),
        .O(p_0_in__0__0[3]));
(* counter = "37" *) 
   FDRE #(
    .INIT(1'b0)) 
     \rxvalid_cnt_reg[0] 
       (.C(pipe_rxusrclk_in),
        .CE(\<const1> ),
        .D(p_0_in__0__0[0]),
        .Q(rxvalid_cnt_reg__0__0[0]),
        .R(rst_rxusrclk_reset));
(* counter = "37" *) 
   FDRE #(
    .INIT(1'b0)) 
     \rxvalid_cnt_reg[1] 
       (.C(pipe_rxusrclk_in),
        .CE(\<const1> ),
        .D(p_0_in__0__0[1]),
        .Q(rxvalid_cnt_reg__0__0[1]),
        .R(rst_rxusrclk_reset));
(* counter = "37" *) 
   FDRE #(
    .INIT(1'b0)) 
     \rxvalid_cnt_reg[2] 
       (.C(pipe_rxusrclk_in),
        .CE(\<const1> ),
        .D(p_0_in__0__0[2]),
        .Q(rxvalid_cnt_reg__0__0[2]),
        .R(rst_rxusrclk_reset));
(* counter = "37" *) 
   FDRE #(
    .INIT(1'b0)) 
     \rxvalid_cnt_reg[3] 
       (.C(pipe_rxusrclk_in),
        .CE(\<const1> ),
        .D(p_0_in__0__0[3]),
        .Q(rxvalid_cnt_reg__0__0[3]),
        .R(rst_rxusrclk_reset));
(* ASYNC_REG *) 
   FDRE rxvalid_reg1_reg
       (.C(pipe_rxusrclk_in),
        .CE(\<const1> ),
        .D(I5),
        .Q(rxvalid_reg1),
        .R(rst_rxusrclk_reset));
(* ASYNC_REG *) 
   FDRE rxvalid_reg2_reg
       (.C(pipe_rxusrclk_in),
        .CE(\<const1> ),
        .D(rxvalid_reg1),
        .Q(rxvalid_reg2),
        .R(rst_rxusrclk_reset));
(* ASYNC_REG *) 
   FDRE txcompliance_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_TXCOMPLIANCE),
        .Q(txcompliance_reg1),
        .R(O7));
(* ASYNC_REG *) 
   FDRE txcompliance_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txcompliance_reg1),
        .Q(txcompliance_reg2),
        .R(O7));
(* ASYNC_REG *) 
   FDRE txelecidle_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_TXELECIDLE),
        .Q(txelecidle_reg1),
        .R(O7));
(* ASYNC_REG *) 
   FDRE txelecidle_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txelecidle_reg1),
        .Q(txelecidle_reg2),
        .R(O7));
LUT6 #(
    .INIT(64'hF8F8F8F8F8000000)) 
     txphinitdone_reg1_i_11
       (.I0(txelecidle_reg2),
        .I1(txcompliance_reg2),
        .I2(gt_txphinitdone[0]),
        .I3(p_1_in8_in_0),
        .I4(p_0_in7_in_1),
        .I5(gt_txphinitdone[1]),
        .O(O4));
LUT2 #(
    .INIT(4'h7)) 
     txphinitdone_reg1_i_9
       (.I0(txelecidle_reg2),
        .I1(txcompliance_reg2),
        .O(O6));
(* ASYNC_REG *) 
   FDRE txresetdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(USER_TXRESETDONE),
        .Q(txresetdone_reg1),
        .R(O7));
(* ASYNC_REG *) 
   FDRE txresetdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txresetdone_reg1),
        .Q(txresetdone_reg2),
        .R(O7));
endmodule

(* ORIG_REF_NAME = "vc709_pcie_x8_gen3_pipe_user" *) 
module vc709_pcie_x8_gen3vc709_pcie_x8_gen3_pipe_user_4
   (O1,
    p_1_in8_in,
    p_0_in7_in,
    O2,
    O3,
    USER_OOBCLK,
    PIPE_GEN3_RDY,
    SYNC_RXCDRLOCK,
    pipe_rx5_valid,
    pipe_rx5_phy_status,
    O4,
    D,
    O5,
    p_104_out,
    p_0_in7_in_0,
    p_1_in8_in_1,
    p_154_out,
    p_106_out,
    p_156_out,
    p_2_in,
    p_2_in_2,
    p_2_in_3,
    p_2_in_4,
    p_2_in_5,
    SR,
    pipe_oobclk_in,
    pipe_pclk_sel_out,
    pipe_pclk_in,
    USER_RXRESETDONE,
    USER_TXRESETDONE,
    PIPE_TXCOMPLIANCE,
    PIPE_TXELECIDLE,
    I1,
    RST_RXUSRCLK_RESET,
    I2,
    pipe_rxusrclk_in,
    PIPE_RXSTATUS,
    I3,
    RST_RATE_IDLE,
    USER_RATE_RXSYNC,
    USER_RATE_DONE,
    p_138_out,
    O42,
    USER_RESETOVRD_START,
    RATE_PHYSTATUS,
    I4);
  output O1;
  output p_1_in8_in;
  output p_0_in7_in;
  output O2;
  output O3;
  output USER_OOBCLK;
  output [0:0]PIPE_GEN3_RDY;
  output SYNC_RXCDRLOCK;
  output pipe_rx5_valid;
  output pipe_rx5_phy_status;
  output O4;
  output [0:0]D;
  output O5;
  input p_104_out;
  input p_0_in7_in_0;
  input p_1_in8_in_1;
  input p_154_out;
  input p_106_out;
  input p_156_out;
  input p_2_in;
  input p_2_in_2;
  input p_2_in_3;
  input p_2_in_4;
  input p_2_in_5;
  input [0:0]SR;
  input pipe_oobclk_in;
  input [0:0]pipe_pclk_sel_out;
  input pipe_pclk_in;
  input USER_RXRESETDONE;
  input USER_TXRESETDONE;
  input [0:0]PIPE_TXCOMPLIANCE;
  input [0:0]PIPE_TXELECIDLE;
  input I1;
  input RST_RXUSRCLK_RESET;
  input I2;
  input pipe_rxusrclk_in;
  input [0:0]PIPE_RXSTATUS;
  input I3;
  input [0:0]RST_RATE_IDLE;
  input USER_RATE_RXSYNC;
  input USER_RATE_DONE;
  input p_138_out;
  input O42;
  input USER_RESETOVRD_START;
  input RATE_PHYSTATUS;
  input I4;

  wire \<const0> ;
  wire \<const1> ;
  wire [0:0]D;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire O42;
  wire O5;
  wire [0:0]PIPE_GEN3_RDY;
  wire [0:0]PIPE_RXSTATUS;
  wire [0:0]PIPE_TXCOMPLIANCE;
  wire [0:0]PIPE_TXELECIDLE;
  wire RATE_PHYSTATUS;
  wire [0:0]RST_RATE_IDLE;
  wire RST_RXUSRCLK_RESET;
  wire [0:0]SR;
  wire SYNC_RXCDRLOCK;
  wire USER_OOBCLK;
  wire USER_RATE_DONE;
  wire USER_RATE_RXSYNC;
  wire USER_RESETOVRD_START;
  wire USER_RXRESETDONE;
  wire USER_TXRESETDONE;
  wire [21:0]converge_cnt_reg;
  wire gen3_rdy0;
  wire n_0_PCIE_3_0_i_i_178;
  wire \n_0_converge_cnt[0]_i_1__9 ;
  wire \n_0_converge_cnt[0]_i_4__4 ;
  wire \n_0_converge_cnt[0]_i_5__4 ;
  wire \n_0_converge_cnt[0]_i_6__4 ;
  wire \n_0_converge_cnt[0]_i_7__4 ;
  wire \n_0_converge_cnt[0]_i_8__4 ;
  wire \n_0_converge_cnt[0]_i_9__4 ;
  wire \n_0_converge_cnt[12]_i_2__4 ;
  wire \n_0_converge_cnt[12]_i_3__4 ;
  wire \n_0_converge_cnt[12]_i_4__4 ;
  wire \n_0_converge_cnt[12]_i_5__4 ;
  wire \n_0_converge_cnt[16]_i_2__4 ;
  wire \n_0_converge_cnt[16]_i_3__4 ;
  wire \n_0_converge_cnt[16]_i_4__4 ;
  wire \n_0_converge_cnt[16]_i_5__4 ;
  wire \n_0_converge_cnt[20]_i_2__4 ;
  wire \n_0_converge_cnt[20]_i_3__4 ;
  wire \n_0_converge_cnt[4]_i_2__4 ;
  wire \n_0_converge_cnt[4]_i_3__4 ;
  wire \n_0_converge_cnt[4]_i_4__4 ;
  wire \n_0_converge_cnt[4]_i_5__4 ;
  wire \n_0_converge_cnt[8]_i_2__4 ;
  wire \n_0_converge_cnt[8]_i_3__4 ;
  wire \n_0_converge_cnt[8]_i_4__4 ;
  wire \n_0_converge_cnt[8]_i_5__4 ;
  wire \n_0_converge_cnt_reg[0]_i_3__4 ;
  wire \n_0_converge_cnt_reg[12]_i_1__4 ;
  wire \n_0_converge_cnt_reg[16]_i_1__4 ;
  wire \n_0_converge_cnt_reg[4]_i_1__4 ;
  wire \n_0_converge_cnt_reg[8]_i_1__4 ;
  wire n_0_converge_gen3_i_1__4;
  wire n_0_converge_gen3_reg;
  wire \n_0_gth_channel.gthe2_channel_i_i_75 ;
  wire \n_0_gth_channel.gthe2_channel_i_i_76 ;
  wire \n_0_gth_channel.gthe2_channel_i_i_77 ;
  wire \n_0_gth_channel.gthe2_channel_i_i_78 ;
  wire \n_0_gth_channel.gthe2_channel_i_i_79 ;
  wire \n_0_oobclk_div.oobclk_i_1__4 ;
  wire \n_1_converge_cnt_reg[0]_i_3__4 ;
  wire \n_1_converge_cnt_reg[12]_i_1__4 ;
  wire \n_1_converge_cnt_reg[16]_i_1__4 ;
  wire \n_1_converge_cnt_reg[4]_i_1__4 ;
  wire \n_1_converge_cnt_reg[8]_i_1__4 ;
  wire \n_2_converge_cnt_reg[0]_i_3__4 ;
  wire \n_2_converge_cnt_reg[12]_i_1__4 ;
  wire \n_2_converge_cnt_reg[16]_i_1__4 ;
  wire \n_2_converge_cnt_reg[4]_i_1__4 ;
  wire \n_2_converge_cnt_reg[8]_i_1__4 ;
  wire \n_3_converge_cnt_reg[0]_i_3__4 ;
  wire \n_3_converge_cnt_reg[12]_i_1__4 ;
  wire \n_3_converge_cnt_reg[16]_i_1__4 ;
  wire \n_3_converge_cnt_reg[20]_i_1__4 ;
  wire \n_3_converge_cnt_reg[4]_i_1__4 ;
  wire \n_3_converge_cnt_reg[8]_i_1__4 ;
  wire \n_4_converge_cnt_reg[0]_i_3__4 ;
  wire \n_4_converge_cnt_reg[12]_i_1__4 ;
  wire \n_4_converge_cnt_reg[16]_i_1__4 ;
  wire \n_4_converge_cnt_reg[4]_i_1__4 ;
  wire \n_4_converge_cnt_reg[8]_i_1__4 ;
  wire \n_5_converge_cnt_reg[0]_i_3__4 ;
  wire \n_5_converge_cnt_reg[12]_i_1__4 ;
  wire \n_5_converge_cnt_reg[16]_i_1__4 ;
  wire \n_5_converge_cnt_reg[4]_i_1__4 ;
  wire \n_5_converge_cnt_reg[8]_i_1__4 ;
  wire \n_6_converge_cnt_reg[0]_i_3__4 ;
  wire \n_6_converge_cnt_reg[12]_i_1__4 ;
  wire \n_6_converge_cnt_reg[16]_i_1__4 ;
  wire \n_6_converge_cnt_reg[20]_i_1__4 ;
  wire \n_6_converge_cnt_reg[4]_i_1__4 ;
  wire \n_6_converge_cnt_reg[8]_i_1__4 ;
  wire \n_7_converge_cnt_reg[0]_i_3__4 ;
  wire \n_7_converge_cnt_reg[12]_i_1__4 ;
  wire \n_7_converge_cnt_reg[16]_i_1__4 ;
  wire \n_7_converge_cnt_reg[20]_i_1__4 ;
  wire \n_7_converge_cnt_reg[4]_i_1__4 ;
  wire \n_7_converge_cnt_reg[8]_i_1__4 ;
  wire [1:0]oobclk_cnt;
  wire p_0_in7_in;
  wire p_0_in7_in_0;
  wire [3:0]p_0_in__0;
  wire [3:0]p_0_in__0__0;
  wire p_104_out;
  wire p_106_out;
  wire p_138_out;
  wire p_154_out;
  wire p_156_out;
  wire p_1_in8_in;
  wire p_1_in8_in_1;
  wire [1:0]p_1_in__0;
  wire p_2_in;
  wire p_2_in_2;
  wire p_2_in_3;
  wire p_2_in_4;
  wire p_2_in_5;
  wire pclk_sel_reg1;
  wire pclk_sel_reg2;
  wire pipe_oobclk_in;
  wire pipe_pclk_in;
  wire [0:0]pipe_pclk_sel_out;
  wire pipe_rx5_phy_status;
  wire pipe_rx5_valid;
  wire pipe_rxusrclk_in;
  wire rate_done_reg1;
  wire rate_done_reg2;
  wire rate_gen3_reg1;
  wire rate_gen3_reg2;
  wire rate_idle_reg1;
  wire rate_idle_reg2;
  wire rate_rxsync_reg1;
  wire rate_rxsync_reg2;
  wire resetovrd_start_reg1;
  wire resetovrd_start_reg2;
  wire rst_idle_reg1;
  wire rst_idle_reg2;
  wire [3:0]rxcdrlock_cnt_reg__0;
  wire rxcdrlock_reg1;
  wire rxcdrlock_reg2;
  wire rxeq_adapt_done_reg1;
  wire rxeq_adapt_done_reg2;
  wire rxresetdone_reg1;
  wire rxresetdone_reg2;
  wire rxstatus_reg1;
  wire rxstatus_reg2;
  wire [3:0]rxvalid_cnt_reg__0;
  wire rxvalid_reg1;
  wire rxvalid_reg2;
  wire sel;
  wire txcompliance_reg1;
  wire txcompliance_reg2;
  wire txelecidle_reg1;
  wire txelecidle_reg2;
  wire txresetdone_reg1;
  wire txresetdone_reg2;
  wire [3:1]\NLW_converge_cnt_reg[20]_i_1__4_CO_UNCONNECTED ;
  wire [3:2]\NLW_converge_cnt_reg[20]_i_1__4_O_UNCONNECTED ;

GND GND
       (.G(\<const0> ));
LUT2 #(
    .INIT(4'h7)) 
     PCIE_3_0_i_i_178
       (.I0(rxvalid_cnt_reg__0[0]),
        .I1(rxvalid_cnt_reg__0[1]),
        .O(n_0_PCIE_3_0_i_i_178));
LUT5 #(
    .INIT(32'hFFFFA8FF)) 
     PCIE_3_0_i_i_19
       (.I0(RATE_PHYSTATUS),
        .I1(rate_idle_reg2),
        .I2(rate_rxsync_reg2),
        .I3(rst_idle_reg2),
        .I4(rate_done_reg2),
        .O(pipe_rx5_phy_status));
LUT6 #(
    .INIT(64'h0000000080000000)) 
     PCIE_3_0_i_i_20
       (.I0(rst_idle_reg2),
        .I1(rate_idle_reg2),
        .I2(I2),
        .I3(rxvalid_cnt_reg__0[3]),
        .I4(rxvalid_cnt_reg__0[2]),
        .I5(n_0_PCIE_3_0_i_i_178),
        .O(pipe_rx5_valid));
VCC VCC
       (.P(\<const1> ));
LUT4 #(
    .INIT(16'hFFDF)) 
     \converge_cnt[0]_i_1__9 
       (.I0(rst_idle_reg2),
        .I1(I4),
        .I2(rate_idle_reg2),
        .I3(rate_gen3_reg2),
        .O(\n_0_converge_cnt[0]_i_1__9 ));
LUT6 #(
    .INIT(64'hFFFFFFFF5555555D)) 
     \converge_cnt[0]_i_2__4 
       (.I0(converge_cnt_reg[21]),
        .I1(\n_0_converge_cnt[0]_i_4__4 ),
        .I2(converge_cnt_reg[6]),
        .I3(converge_cnt_reg[7]),
        .I4(converge_cnt_reg[5]),
        .I5(\n_0_converge_cnt[0]_i_5__4 ),
        .O(sel));
(* SOFT_HLUTNM = "soft_lutpair94" *) 
   LUT5 #(
    .INIT(32'h00000001)) 
     \converge_cnt[0]_i_4__4 
       (.I0(converge_cnt_reg[12]),
        .I1(converge_cnt_reg[14]),
        .I2(converge_cnt_reg[20]),
        .I3(converge_cnt_reg[3]),
        .I4(converge_cnt_reg[4]),
        .O(\n_0_converge_cnt[0]_i_4__4 ));
LUT6 #(
    .INIT(64'h0A0B0A0F0A0B0A0B)) 
     \converge_cnt[0]_i_5__4 
       (.I0(\n_0_gth_channel.gthe2_channel_i_i_76 ),
        .I1(converge_cnt_reg[13]),
        .I2(converge_cnt_reg[20]),
        .I3(converge_cnt_reg[14]),
        .I4(converge_cnt_reg[12]),
        .I5(\n_0_gth_channel.gthe2_channel_i_i_75 ),
        .O(\n_0_converge_cnt[0]_i_5__4 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[0]_i_6__4 
       (.I0(converge_cnt_reg[3]),
        .O(\n_0_converge_cnt[0]_i_6__4 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[0]_i_7__4 
       (.I0(converge_cnt_reg[2]),
        .O(\n_0_converge_cnt[0]_i_7__4 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[0]_i_8__4 
       (.I0(converge_cnt_reg[1]),
        .O(\n_0_converge_cnt[0]_i_8__4 ));
LUT1 #(
    .INIT(2'h1)) 
     \converge_cnt[0]_i_9__4 
       (.I0(converge_cnt_reg[0]),
        .O(\n_0_converge_cnt[0]_i_9__4 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[12]_i_2__4 
       (.I0(converge_cnt_reg[15]),
        .O(\n_0_converge_cnt[12]_i_2__4 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[12]_i_3__4 
       (.I0(converge_cnt_reg[14]),
        .O(\n_0_converge_cnt[12]_i_3__4 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[12]_i_4__4 
       (.I0(converge_cnt_reg[13]),
        .O(\n_0_converge_cnt[12]_i_4__4 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[12]_i_5__4 
       (.I0(converge_cnt_reg[12]),
        .O(\n_0_converge_cnt[12]_i_5__4 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[16]_i_2__4 
       (.I0(converge_cnt_reg[19]),
        .O(\n_0_converge_cnt[16]_i_2__4 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[16]_i_3__4 
       (.I0(converge_cnt_reg[18]),
        .O(\n_0_converge_cnt[16]_i_3__4 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[16]_i_4__4 
       (.I0(converge_cnt_reg[17]),
        .O(\n_0_converge_cnt[16]_i_4__4 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[16]_i_5__4 
       (.I0(converge_cnt_reg[16]),
        .O(\n_0_converge_cnt[16]_i_5__4 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[20]_i_2__4 
       (.I0(converge_cnt_reg[21]),
        .O(\n_0_converge_cnt[20]_i_2__4 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[20]_i_3__4 
       (.I0(converge_cnt_reg[20]),
        .O(\n_0_converge_cnt[20]_i_3__4 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[4]_i_2__4 
       (.I0(converge_cnt_reg[7]),
        .O(\n_0_converge_cnt[4]_i_2__4 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[4]_i_3__4 
       (.I0(converge_cnt_reg[6]),
        .O(\n_0_converge_cnt[4]_i_3__4 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[4]_i_4__4 
       (.I0(converge_cnt_reg[5]),
        .O(\n_0_converge_cnt[4]_i_4__4 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[4]_i_5__4 
       (.I0(converge_cnt_reg[4]),
        .O(\n_0_converge_cnt[4]_i_5__4 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[8]_i_2__4 
       (.I0(converge_cnt_reg[11]),
        .O(\n_0_converge_cnt[8]_i_2__4 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[8]_i_3__4 
       (.I0(converge_cnt_reg[10]),
        .O(\n_0_converge_cnt[8]_i_3__4 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[8]_i_4__4 
       (.I0(converge_cnt_reg[9]),
        .O(\n_0_converge_cnt[8]_i_4__4 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[8]_i_5__4 
       (.I0(converge_cnt_reg[8]),
        .O(\n_0_converge_cnt[8]_i_5__4 ));
(* counter = "38" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[0] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_7_converge_cnt_reg[0]_i_3__4 ),
        .Q(converge_cnt_reg[0]),
        .R(\n_0_converge_cnt[0]_i_1__9 ));
CARRY4 \converge_cnt_reg[0]_i_3__4 
       (.CI(\<const0> ),
        .CO({\n_0_converge_cnt_reg[0]_i_3__4 ,\n_1_converge_cnt_reg[0]_i_3__4 ,\n_2_converge_cnt_reg[0]_i_3__4 ,\n_3_converge_cnt_reg[0]_i_3__4 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const1> }),
        .O({\n_4_converge_cnt_reg[0]_i_3__4 ,\n_5_converge_cnt_reg[0]_i_3__4 ,\n_6_converge_cnt_reg[0]_i_3__4 ,\n_7_converge_cnt_reg[0]_i_3__4 }),
        .S({\n_0_converge_cnt[0]_i_6__4 ,\n_0_converge_cnt[0]_i_7__4 ,\n_0_converge_cnt[0]_i_8__4 ,\n_0_converge_cnt[0]_i_9__4 }));
(* counter = "38" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[10] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_5_converge_cnt_reg[8]_i_1__4 ),
        .Q(converge_cnt_reg[10]),
        .R(\n_0_converge_cnt[0]_i_1__9 ));
(* counter = "38" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[11] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_4_converge_cnt_reg[8]_i_1__4 ),
        .Q(converge_cnt_reg[11]),
        .R(\n_0_converge_cnt[0]_i_1__9 ));
(* counter = "38" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[12] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_7_converge_cnt_reg[12]_i_1__4 ),
        .Q(converge_cnt_reg[12]),
        .R(\n_0_converge_cnt[0]_i_1__9 ));
CARRY4 \converge_cnt_reg[12]_i_1__4 
       (.CI(\n_0_converge_cnt_reg[8]_i_1__4 ),
        .CO({\n_0_converge_cnt_reg[12]_i_1__4 ,\n_1_converge_cnt_reg[12]_i_1__4 ,\n_2_converge_cnt_reg[12]_i_1__4 ,\n_3_converge_cnt_reg[12]_i_1__4 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\n_4_converge_cnt_reg[12]_i_1__4 ,\n_5_converge_cnt_reg[12]_i_1__4 ,\n_6_converge_cnt_reg[12]_i_1__4 ,\n_7_converge_cnt_reg[12]_i_1__4 }),
        .S({\n_0_converge_cnt[12]_i_2__4 ,\n_0_converge_cnt[12]_i_3__4 ,\n_0_converge_cnt[12]_i_4__4 ,\n_0_converge_cnt[12]_i_5__4 }));
(* counter = "38" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[13] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_6_converge_cnt_reg[12]_i_1__4 ),
        .Q(converge_cnt_reg[13]),
        .R(\n_0_converge_cnt[0]_i_1__9 ));
(* counter = "38" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[14] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_5_converge_cnt_reg[12]_i_1__4 ),
        .Q(converge_cnt_reg[14]),
        .R(\n_0_converge_cnt[0]_i_1__9 ));
(* counter = "38" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[15] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_4_converge_cnt_reg[12]_i_1__4 ),
        .Q(converge_cnt_reg[15]),
        .R(\n_0_converge_cnt[0]_i_1__9 ));
(* counter = "38" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[16] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_7_converge_cnt_reg[16]_i_1__4 ),
        .Q(converge_cnt_reg[16]),
        .R(\n_0_converge_cnt[0]_i_1__9 ));
CARRY4 \converge_cnt_reg[16]_i_1__4 
       (.CI(\n_0_converge_cnt_reg[12]_i_1__4 ),
        .CO({\n_0_converge_cnt_reg[16]_i_1__4 ,\n_1_converge_cnt_reg[16]_i_1__4 ,\n_2_converge_cnt_reg[16]_i_1__4 ,\n_3_converge_cnt_reg[16]_i_1__4 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\n_4_converge_cnt_reg[16]_i_1__4 ,\n_5_converge_cnt_reg[16]_i_1__4 ,\n_6_converge_cnt_reg[16]_i_1__4 ,\n_7_converge_cnt_reg[16]_i_1__4 }),
        .S({\n_0_converge_cnt[16]_i_2__4 ,\n_0_converge_cnt[16]_i_3__4 ,\n_0_converge_cnt[16]_i_4__4 ,\n_0_converge_cnt[16]_i_5__4 }));
(* counter = "38" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[17] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_6_converge_cnt_reg[16]_i_1__4 ),
        .Q(converge_cnt_reg[17]),
        .R(\n_0_converge_cnt[0]_i_1__9 ));
(* counter = "38" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[18] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_5_converge_cnt_reg[16]_i_1__4 ),
        .Q(converge_cnt_reg[18]),
        .R(\n_0_converge_cnt[0]_i_1__9 ));
(* counter = "38" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[19] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_4_converge_cnt_reg[16]_i_1__4 ),
        .Q(converge_cnt_reg[19]),
        .R(\n_0_converge_cnt[0]_i_1__9 ));
(* counter = "38" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[1] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_6_converge_cnt_reg[0]_i_3__4 ),
        .Q(converge_cnt_reg[1]),
        .R(\n_0_converge_cnt[0]_i_1__9 ));
(* counter = "38" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[20] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_7_converge_cnt_reg[20]_i_1__4 ),
        .Q(converge_cnt_reg[20]),
        .R(\n_0_converge_cnt[0]_i_1__9 ));
CARRY4 \converge_cnt_reg[20]_i_1__4 
       (.CI(\n_0_converge_cnt_reg[16]_i_1__4 ),
        .CO({\NLW_converge_cnt_reg[20]_i_1__4_CO_UNCONNECTED [3:1],\n_3_converge_cnt_reg[20]_i_1__4 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\NLW_converge_cnt_reg[20]_i_1__4_O_UNCONNECTED [3:2],\n_6_converge_cnt_reg[20]_i_1__4 ,\n_7_converge_cnt_reg[20]_i_1__4 }),
        .S({\<const0> ,\<const0> ,\n_0_converge_cnt[20]_i_2__4 ,\n_0_converge_cnt[20]_i_3__4 }));
(* counter = "38" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[21] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_6_converge_cnt_reg[20]_i_1__4 ),
        .Q(converge_cnt_reg[21]),
        .R(\n_0_converge_cnt[0]_i_1__9 ));
(* counter = "38" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[2] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_5_converge_cnt_reg[0]_i_3__4 ),
        .Q(converge_cnt_reg[2]),
        .R(\n_0_converge_cnt[0]_i_1__9 ));
(* counter = "38" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[3] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_4_converge_cnt_reg[0]_i_3__4 ),
        .Q(converge_cnt_reg[3]),
        .R(\n_0_converge_cnt[0]_i_1__9 ));
(* counter = "38" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[4] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_7_converge_cnt_reg[4]_i_1__4 ),
        .Q(converge_cnt_reg[4]),
        .R(\n_0_converge_cnt[0]_i_1__9 ));
CARRY4 \converge_cnt_reg[4]_i_1__4 
       (.CI(\n_0_converge_cnt_reg[0]_i_3__4 ),
        .CO({\n_0_converge_cnt_reg[4]_i_1__4 ,\n_1_converge_cnt_reg[4]_i_1__4 ,\n_2_converge_cnt_reg[4]_i_1__4 ,\n_3_converge_cnt_reg[4]_i_1__4 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\n_4_converge_cnt_reg[4]_i_1__4 ,\n_5_converge_cnt_reg[4]_i_1__4 ,\n_6_converge_cnt_reg[4]_i_1__4 ,\n_7_converge_cnt_reg[4]_i_1__4 }),
        .S({\n_0_converge_cnt[4]_i_2__4 ,\n_0_converge_cnt[4]_i_3__4 ,\n_0_converge_cnt[4]_i_4__4 ,\n_0_converge_cnt[4]_i_5__4 }));
(* counter = "38" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[5] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_6_converge_cnt_reg[4]_i_1__4 ),
        .Q(converge_cnt_reg[5]),
        .R(\n_0_converge_cnt[0]_i_1__9 ));
(* counter = "38" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[6] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_5_converge_cnt_reg[4]_i_1__4 ),
        .Q(converge_cnt_reg[6]),
        .R(\n_0_converge_cnt[0]_i_1__9 ));
(* counter = "38" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[7] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_4_converge_cnt_reg[4]_i_1__4 ),
        .Q(converge_cnt_reg[7]),
        .R(\n_0_converge_cnt[0]_i_1__9 ));
(* counter = "38" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[8] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_7_converge_cnt_reg[8]_i_1__4 ),
        .Q(converge_cnt_reg[8]),
        .R(\n_0_converge_cnt[0]_i_1__9 ));
CARRY4 \converge_cnt_reg[8]_i_1__4 
       (.CI(\n_0_converge_cnt_reg[4]_i_1__4 ),
        .CO({\n_0_converge_cnt_reg[8]_i_1__4 ,\n_1_converge_cnt_reg[8]_i_1__4 ,\n_2_converge_cnt_reg[8]_i_1__4 ,\n_3_converge_cnt_reg[8]_i_1__4 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\n_4_converge_cnt_reg[8]_i_1__4 ,\n_5_converge_cnt_reg[8]_i_1__4 ,\n_6_converge_cnt_reg[8]_i_1__4 ,\n_7_converge_cnt_reg[8]_i_1__4 }),
        .S({\n_0_converge_cnt[8]_i_2__4 ,\n_0_converge_cnt[8]_i_3__4 ,\n_0_converge_cnt[8]_i_4__4 ,\n_0_converge_cnt[8]_i_5__4 }));
(* counter = "38" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[9] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_6_converge_cnt_reg[8]_i_1__4 ),
        .Q(converge_cnt_reg[9]),
        .R(\n_0_converge_cnt[0]_i_1__9 ));
LUT4 #(
    .INIT(16'h2220)) 
     converge_gen3_i_1__4
       (.I0(rate_gen3_reg2),
        .I1(I4),
        .I2(rxeq_adapt_done_reg2),
        .I3(n_0_converge_gen3_reg),
        .O(n_0_converge_gen3_i_1__4));
FDRE #(
    .INIT(1'b0)) 
     converge_gen3_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_converge_gen3_i_1__4),
        .Q(n_0_converge_gen3_reg),
        .R(\<const0> ));
LUT2 #(
    .INIT(4'h8)) 
     gen3_rdy_i_1__4
       (.I0(rate_idle_reg2),
        .I1(rate_gen3_reg2),
        .O(gen3_rdy0));
FDRE #(
    .INIT(1'b0)) 
     gen3_rdy_reg
       (.C(pipe_rxusrclk_in),
        .CE(\<const1> ),
        .D(gen3_rdy0),
        .Q(PIPE_GEN3_RDY),
        .R(RST_RXUSRCLK_RESET));
LUT6 #(
    .INIT(64'hFFFFFFFF10000000)) 
     \gth_channel.gthe2_channel_i_i_57 
       (.I0(\n_0_gth_channel.gthe2_channel_i_i_75 ),
        .I1(\n_0_gth_channel.gthe2_channel_i_i_76 ),
        .I2(\n_0_gth_channel.gthe2_channel_i_i_77 ),
        .I3(\n_0_gth_channel.gthe2_channel_i_i_78 ),
        .I4(\n_0_gth_channel.gthe2_channel_i_i_79 ),
        .I5(n_0_converge_gen3_reg),
        .O(O4));
LUT6 #(
    .INIT(64'hEAEAEAEAEA000000)) 
     \gth_channel.gthe2_channel_i_i_60 
       (.I0(p_106_out),
        .I1(txelecidle_reg2),
        .I2(txcompliance_reg2),
        .I3(p_0_in7_in_0),
        .I4(p_1_in8_in_1),
        .I5(p_156_out),
        .O(O2));
LUT4 #(
    .INIT(16'h7FFF)) 
     \gth_channel.gthe2_channel_i_i_75 
       (.I0(converge_cnt_reg[9]),
        .I1(converge_cnt_reg[8]),
        .I2(converge_cnt_reg[11]),
        .I3(converge_cnt_reg[10]),
        .O(\n_0_gth_channel.gthe2_channel_i_i_75 ));
LUT5 #(
    .INIT(32'h7FFFFFFF)) 
     \gth_channel.gthe2_channel_i_i_76 
       (.I0(converge_cnt_reg[15]),
        .I1(converge_cnt_reg[18]),
        .I2(converge_cnt_reg[19]),
        .I3(converge_cnt_reg[17]),
        .I4(converge_cnt_reg[16]),
        .O(\n_0_gth_channel.gthe2_channel_i_i_76 ));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     \gth_channel.gthe2_channel_i_i_77 
       (.I0(converge_cnt_reg[0]),
        .I1(converge_cnt_reg[6]),
        .I2(converge_cnt_reg[7]),
        .I3(converge_cnt_reg[5]),
        .I4(converge_cnt_reg[2]),
        .I5(converge_cnt_reg[1]),
        .O(\n_0_gth_channel.gthe2_channel_i_i_77 ));
LUT4 #(
    .INIT(16'h4000)) 
     \gth_channel.gthe2_channel_i_i_78 
       (.I0(converge_cnt_reg[4]),
        .I1(converge_cnt_reg[3]),
        .I2(converge_cnt_reg[13]),
        .I3(converge_cnt_reg[21]),
        .O(\n_0_gth_channel.gthe2_channel_i_i_78 ));
(* SOFT_HLUTNM = "soft_lutpair94" *) 
   LUT3 #(
    .INIT(8'h01)) 
     \gth_channel.gthe2_channel_i_i_79 
       (.I0(converge_cnt_reg[20]),
        .I1(converge_cnt_reg[14]),
        .I2(converge_cnt_reg[12]),
        .O(\n_0_gth_channel.gthe2_channel_i_i_79 ));
LUT6 #(
    .INIT(64'hEAEAEAEAEA000000)) 
     \gth_channel.gthe2_channel_i_i_80 
       (.I0(p_104_out),
        .I1(txelecidle_reg2),
        .I2(txcompliance_reg2),
        .I3(p_0_in7_in_0),
        .I4(p_1_in8_in_1),
        .I5(p_154_out),
        .O(O1));
(* RETAIN_INVERTER *) 
   (* SOFT_HLUTNM = "soft_lutpair95" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \oobclk_div.oobclk_cnt[0]_i_1__4 
       (.I0(oobclk_cnt[0]),
        .O(p_1_in__0[0]));
(* SOFT_HLUTNM = "soft_lutpair95" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \oobclk_div.oobclk_cnt[1]_i_1__4 
       (.I0(oobclk_cnt[0]),
        .I1(oobclk_cnt[1]),
        .O(p_1_in__0[1]));
FDRE \oobclk_div.oobclk_cnt_reg[0] 
       (.C(pipe_oobclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[0]),
        .Q(oobclk_cnt[0]),
        .R(SR));
FDRE \oobclk_div.oobclk_cnt_reg[1] 
       (.C(pipe_oobclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[1]),
        .Q(oobclk_cnt[1]),
        .R(SR));
LUT3 #(
    .INIT(8'hB8)) 
     \oobclk_div.oobclk_i_1__4 
       (.I0(oobclk_cnt[1]),
        .I1(pclk_sel_reg2),
        .I2(oobclk_cnt[0]),
        .O(\n_0_oobclk_div.oobclk_i_1__4 ));
FDRE \oobclk_div.oobclk_reg 
       (.C(pipe_oobclk_in),
        .CE(\<const1> ),
        .D(\n_0_oobclk_div.oobclk_i_1__4 ),
        .Q(USER_OOBCLK),
        .R(SR));
(* ASYNC_REG *) 
   FDRE pclk_sel_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(pipe_pclk_sel_out),
        .Q(pclk_sel_reg1),
        .R(SR));
(* ASYNC_REG *) 
   FDRE pclk_sel_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(pclk_sel_reg1),
        .Q(pclk_sel_reg2),
        .R(SR));
LUT1 #(
    .INIT(2'h2)) 
     \pipe_lane[5].pipe_user_ii_0 
       (.I0(txcompliance_reg2),
        .O(p_0_in7_in));
LUT1 #(
    .INIT(2'h2)) 
     \pipe_lane[5].pipe_user_ii_1 
       (.I0(txelecidle_reg2),
        .O(p_1_in8_in));
(* ASYNC_REG *) 
   FDRE rate_done_reg1_reg
       (.C(pipe_rxusrclk_in),
        .CE(\<const1> ),
        .D(USER_RATE_DONE),
        .Q(rate_done_reg1),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   FDRE rate_done_reg2_reg
       (.C(pipe_rxusrclk_in),
        .CE(\<const1> ),
        .D(rate_done_reg1),
        .Q(rate_done_reg2),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   FDRE rate_gen3_reg1_reg
       (.C(pipe_rxusrclk_in),
        .CE(\<const1> ),
        .D(p_138_out),
        .Q(rate_gen3_reg1),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   FDRE rate_gen3_reg2_reg
       (.C(pipe_rxusrclk_in),
        .CE(\<const1> ),
        .D(rate_gen3_reg1),
        .Q(rate_gen3_reg2),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   FDRE rate_idle_reg1_reg
       (.C(pipe_rxusrclk_in),
        .CE(\<const1> ),
        .D(RST_RATE_IDLE),
        .Q(rate_idle_reg1),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   FDRE rate_idle_reg2_reg
       (.C(pipe_rxusrclk_in),
        .CE(\<const1> ),
        .D(rate_idle_reg1),
        .Q(rate_idle_reg2),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   FDRE rate_rxsync_reg1_reg
       (.C(pipe_rxusrclk_in),
        .CE(\<const1> ),
        .D(USER_RATE_RXSYNC),
        .Q(rate_rxsync_reg1),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   FDRE rate_rxsync_reg2_reg
       (.C(pipe_rxusrclk_in),
        .CE(\<const1> ),
        .D(rate_rxsync_reg1),
        .Q(rate_rxsync_reg2),
        .R(RST_RXUSRCLK_RESET));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \reg_phy_rdy[1]_i_2 
       (.I0(rst_idle_reg2),
        .I1(p_2_in),
        .I2(p_2_in_2),
        .I3(p_2_in_3),
        .I4(p_2_in_4),
        .I5(p_2_in_5),
        .O(O3));
LUT2 #(
    .INIT(4'h8)) 
     \resetdone_reg1[5]_i_1 
       (.I0(txresetdone_reg2),
        .I1(rxresetdone_reg2),
        .O(D));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE resetovrd_start_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(USER_RESETOVRD_START),
        .Q(resetovrd_start_reg1),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE resetovrd_start_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(resetovrd_start_reg1),
        .Q(resetovrd_start_reg2),
        .R(SR));
(* ASYNC_REG *) 
   FDRE rst_idle_reg1_reg
       (.C(pipe_rxusrclk_in),
        .CE(\<const1> ),
        .D(I3),
        .Q(rst_idle_reg1),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   FDRE rst_idle_reg2_reg
       (.C(pipe_rxusrclk_in),
        .CE(\<const1> ),
        .D(rst_idle_reg1),
        .Q(rst_idle_reg2),
        .R(RST_RXUSRCLK_RESET));
LUT5 #(
    .INIT(32'hD0505050)) 
     \rxcdrlock_cnt[0]_i_1__4 
       (.I0(rxcdrlock_cnt_reg__0[0]),
        .I1(rxcdrlock_cnt_reg__0[2]),
        .I2(rxcdrlock_reg2),
        .I3(rxcdrlock_cnt_reg__0[3]),
        .I4(rxcdrlock_cnt_reg__0[1]),
        .O(p_0_in__0[0]));
LUT5 #(
    .INIT(32'h8F00F000)) 
     \rxcdrlock_cnt[1]_i_1__4 
       (.I0(rxcdrlock_cnt_reg__0[3]),
        .I1(rxcdrlock_cnt_reg__0[2]),
        .I2(rxcdrlock_cnt_reg__0[0]),
        .I3(rxcdrlock_reg2),
        .I4(rxcdrlock_cnt_reg__0[1]),
        .O(p_0_in__0[1]));
LUT5 #(
    .INIT(32'hF8780000)) 
     \rxcdrlock_cnt[2]_i_1__4 
       (.I0(rxcdrlock_cnt_reg__0[0]),
        .I1(rxcdrlock_cnt_reg__0[1]),
        .I2(rxcdrlock_cnt_reg__0[2]),
        .I3(rxcdrlock_cnt_reg__0[3]),
        .I4(rxcdrlock_reg2),
        .O(p_0_in__0[2]));
LUT5 #(
    .INIT(32'hFF008000)) 
     \rxcdrlock_cnt[3]_i_1__4 
       (.I0(rxcdrlock_cnt_reg__0[0]),
        .I1(rxcdrlock_cnt_reg__0[1]),
        .I2(rxcdrlock_cnt_reg__0[2]),
        .I3(rxcdrlock_reg2),
        .I4(rxcdrlock_cnt_reg__0[3]),
        .O(p_0_in__0[3]));
(* counter = "36" *) 
   FDRE #(
    .INIT(1'b0)) 
     \rxcdrlock_cnt_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_0_in__0[0]),
        .Q(rxcdrlock_cnt_reg__0[0]),
        .R(SR));
(* counter = "36" *) 
   FDRE #(
    .INIT(1'b0)) 
     \rxcdrlock_cnt_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_0_in__0[1]),
        .Q(rxcdrlock_cnt_reg__0[1]),
        .R(SR));
(* counter = "36" *) 
   FDRE #(
    .INIT(1'b0)) 
     \rxcdrlock_cnt_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_0_in__0[2]),
        .Q(rxcdrlock_cnt_reg__0[2]),
        .R(SR));
(* counter = "36" *) 
   FDRE #(
    .INIT(1'b0)) 
     \rxcdrlock_cnt_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_0_in__0[3]),
        .Q(rxcdrlock_cnt_reg__0[3]),
        .R(SR));
LUT5 #(
    .INIT(32'h80000000)) 
     \rxcdrlock_reg1[5]_i_1 
       (.I0(rxcdrlock_cnt_reg__0[0]),
        .I1(rxcdrlock_cnt_reg__0[1]),
        .I2(rxcdrlock_cnt_reg__0[3]),
        .I3(rxcdrlock_cnt_reg__0[2]),
        .I4(I1),
        .O(SYNC_RXCDRLOCK));
(* ASYNC_REG *) 
   FDRE rxcdrlock_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I1),
        .Q(rxcdrlock_reg1),
        .R(SR));
(* ASYNC_REG *) 
   FDRE rxcdrlock_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxcdrlock_reg1),
        .Q(rxcdrlock_reg2),
        .R(SR));
(* ASYNC_REG *) 
   FDRE rxeq_adapt_done_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(O42),
        .Q(rxeq_adapt_done_reg1),
        .R(SR));
(* ASYNC_REG *) 
   FDRE rxeq_adapt_done_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_adapt_done_reg1),
        .Q(rxeq_adapt_done_reg2),
        .R(SR));
(* ASYNC_REG *) 
   FDRE rxresetdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(USER_RXRESETDONE),
        .Q(rxresetdone_reg1),
        .R(SR));
(* ASYNC_REG *) 
   FDRE rxresetdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxresetdone_reg1),
        .Q(rxresetdone_reg2),
        .R(SR));
(* ASYNC_REG *) 
   FDRE rxstatus_reg1_reg
       (.C(pipe_rxusrclk_in),
        .CE(\<const1> ),
        .D(PIPE_RXSTATUS),
        .Q(rxstatus_reg1),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   FDRE rxstatus_reg2_reg
       (.C(pipe_rxusrclk_in),
        .CE(\<const1> ),
        .D(rxstatus_reg1),
        .Q(rxstatus_reg2),
        .R(RST_RXUSRCLK_RESET));
LUT6 #(
    .INIT(64'hC404040404040404)) 
     \rxvalid_cnt[0]_i_1__4 
       (.I0(rxstatus_reg2),
        .I1(rxvalid_reg2),
        .I2(rxvalid_cnt_reg__0[0]),
        .I3(rxvalid_cnt_reg__0[1]),
        .I4(rxvalid_cnt_reg__0[2]),
        .I5(rxvalid_cnt_reg__0[3]),
        .O(p_0_in__0__0[0]));
LUT6 #(
    .INIT(64'h808000F000F00000)) 
     \rxvalid_cnt[1]_i_1__4 
       (.I0(rxvalid_cnt_reg__0[3]),
        .I1(rxvalid_cnt_reg__0[2]),
        .I2(rxvalid_reg2),
        .I3(rxstatus_reg2),
        .I4(rxvalid_cnt_reg__0[1]),
        .I5(rxvalid_cnt_reg__0[0]),
        .O(p_0_in__0__0[1]));
LUT6 #(
    .INIT(64'h880C0C0C0C000000)) 
     \rxvalid_cnt[2]_i_1__4 
       (.I0(rxvalid_cnt_reg__0[3]),
        .I1(rxvalid_reg2),
        .I2(rxstatus_reg2),
        .I3(rxvalid_cnt_reg__0[1]),
        .I4(rxvalid_cnt_reg__0[0]),
        .I5(rxvalid_cnt_reg__0[2]),
        .O(p_0_in__0__0[2]));
LUT6 #(
    .INIT(64'h8C08080808080808)) 
     \rxvalid_cnt[3]_i_1__4 
       (.I0(rxvalid_cnt_reg__0[3]),
        .I1(rxvalid_reg2),
        .I2(rxstatus_reg2),
        .I3(rxvalid_cnt_reg__0[2]),
        .I4(rxvalid_cnt_reg__0[1]),
        .I5(rxvalid_cnt_reg__0[0]),
        .O(p_0_in__0__0[3]));
(* counter = "37" *) 
   FDRE #(
    .INIT(1'b0)) 
     \rxvalid_cnt_reg[0] 
       (.C(pipe_rxusrclk_in),
        .CE(\<const1> ),
        .D(p_0_in__0__0[0]),
        .Q(rxvalid_cnt_reg__0[0]),
        .R(RST_RXUSRCLK_RESET));
(* counter = "37" *) 
   FDRE #(
    .INIT(1'b0)) 
     \rxvalid_cnt_reg[1] 
       (.C(pipe_rxusrclk_in),
        .CE(\<const1> ),
        .D(p_0_in__0__0[1]),
        .Q(rxvalid_cnt_reg__0[1]),
        .R(RST_RXUSRCLK_RESET));
(* counter = "37" *) 
   FDRE #(
    .INIT(1'b0)) 
     \rxvalid_cnt_reg[2] 
       (.C(pipe_rxusrclk_in),
        .CE(\<const1> ),
        .D(p_0_in__0__0[2]),
        .Q(rxvalid_cnt_reg__0[2]),
        .R(RST_RXUSRCLK_RESET));
(* counter = "37" *) 
   FDRE #(
    .INIT(1'b0)) 
     \rxvalid_cnt_reg[3] 
       (.C(pipe_rxusrclk_in),
        .CE(\<const1> ),
        .D(p_0_in__0__0[3]),
        .Q(rxvalid_cnt_reg__0[3]),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   FDRE rxvalid_reg1_reg
       (.C(pipe_rxusrclk_in),
        .CE(\<const1> ),
        .D(I2),
        .Q(rxvalid_reg1),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   FDRE rxvalid_reg2_reg
       (.C(pipe_rxusrclk_in),
        .CE(\<const1> ),
        .D(rxvalid_reg1),
        .Q(rxvalid_reg2),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   FDRE txcompliance_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_TXCOMPLIANCE),
        .Q(txcompliance_reg1),
        .R(SR));
(* ASYNC_REG *) 
   FDRE txcompliance_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txcompliance_reg1),
        .Q(txcompliance_reg2),
        .R(SR));
(* ASYNC_REG *) 
   FDRE txelecidle_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_TXELECIDLE),
        .Q(txelecidle_reg1),
        .R(SR));
(* ASYNC_REG *) 
   FDRE txelecidle_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txelecidle_reg1),
        .Q(txelecidle_reg2),
        .R(SR));
LUT2 #(
    .INIT(4'h7)) 
     txphinitdone_reg1_i_7
       (.I0(txelecidle_reg2),
        .I1(txcompliance_reg2),
        .O(O5));
(* ASYNC_REG *) 
   FDRE txresetdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(USER_TXRESETDONE),
        .Q(txresetdone_reg1),
        .R(SR));
(* ASYNC_REG *) 
   FDRE txresetdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txresetdone_reg1),
        .Q(txresetdone_reg2),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "vc709_pcie_x8_gen3_pipe_user" *) 
module vc709_pcie_x8_gen3vc709_pcie_x8_gen3_pipe_user_5
   (SYNC_TXPHALIGNDONE,
    O1,
    O2,
    O3,
    O4,
    O5,
    O6,
    O7,
    O8,
    O9,
    p_1_in8_in,
    p_0_in7_in,
    GT_RX_CONVERGE0,
    O10,
    O11,
    O12,
    O13,
    O14,
    O15,
    O16,
    p_2_in,
    USER_OOBCLK,
    PIPE_GEN3_RDY,
    SYNC_RXCDRLOCK,
    pipe_rx6_valid,
    pipe_rx6_phy_status,
    D,
    I1,
    I2,
    p_56_out,
    I3,
    I4,
    p_54_out,
    I5,
    I6,
    I7,
    I8,
    I9,
    PIPE_RXEQ_CONVERGE,
    SR,
    pipe_oobclk_in,
    pipe_pclk_sel_out,
    pipe_pclk_in,
    USER_RXRESETDONE,
    USER_TXRESETDONE,
    PIPE_TXCOMPLIANCE,
    PIPE_TXELECIDLE,
    I10,
    RST_RXUSRCLK_RESET,
    I11,
    pipe_rxusrclk_in,
    PIPE_RXSTATUS,
    I12,
    RST_RATE_IDLE,
    USER_RATE_RXSYNC,
    USER_RATE_DONE,
    p_88_out,
    O43,
    USER_RESETOVRD_START,
    RATE_PHYSTATUS,
    I13);
  output SYNC_TXPHALIGNDONE;
  output O1;
  output O2;
  output O3;
  output O4;
  output O5;
  output O6;
  output O7;
  output O8;
  output O9;
  output p_1_in8_in;
  output p_0_in7_in;
  output GT_RX_CONVERGE0;
  output O10;
  output O11;
  output O12;
  output O13;
  output O14;
  output O15;
  output O16;
  output p_2_in;
  output USER_OOBCLK;
  output [0:0]PIPE_GEN3_RDY;
  output SYNC_RXCDRLOCK;
  output pipe_rx6_valid;
  output pipe_rx6_phy_status;
  output [0:0]D;
  input I1;
  input I2;
  input p_56_out;
  input I3;
  input I4;
  input p_54_out;
  input I5;
  input I6;
  input I7;
  input I8;
  input I9;
  input [4:0]PIPE_RXEQ_CONVERGE;
  input [0:0]SR;
  input pipe_oobclk_in;
  input [0:0]pipe_pclk_sel_out;
  input pipe_pclk_in;
  input USER_RXRESETDONE;
  input USER_TXRESETDONE;
  input [0:0]PIPE_TXCOMPLIANCE;
  input [0:0]PIPE_TXELECIDLE;
  input I10;
  input RST_RXUSRCLK_RESET;
  input I11;
  input pipe_rxusrclk_in;
  input [0:0]PIPE_RXSTATUS;
  input I12;
  input [0:0]RST_RATE_IDLE;
  input USER_RATE_RXSYNC;
  input USER_RATE_DONE;
  input p_88_out;
  input O43;
  input USER_RESETOVRD_START;
  input RATE_PHYSTATUS;
  input I13;

  wire \<const0> ;
  wire \<const1> ;
  wire [0:0]D;
  wire GT_RX_CONVERGE0;
  wire I1;
  wire I10;
  wire I11;
  wire I12;
  wire I13;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire O10;
  wire O11;
  wire O12;
  wire O13;
  wire O14;
  wire O15;
  wire O16;
  wire O2;
  wire O3;
  wire O4;
  wire O43;
  wire O5;
  wire O6;
  wire O7;
  wire O8;
  wire O9;
  wire [0:0]PIPE_GEN3_RDY;
  wire [4:0]PIPE_RXEQ_CONVERGE;
  wire [0:0]PIPE_RXSTATUS;
  wire [0:0]PIPE_TXCOMPLIANCE;
  wire [0:0]PIPE_TXELECIDLE;
  wire RATE_PHYSTATUS;
  wire [0:0]RST_RATE_IDLE;
  wire RST_RXUSRCLK_RESET;
  wire [0:0]SR;
  wire SYNC_RXCDRLOCK;
  wire SYNC_TXPHALIGNDONE;
  wire USER_OOBCLK;
  wire USER_RATE_DONE;
  wire USER_RATE_RXSYNC;
  wire USER_RESETOVRD_START;
  wire USER_RXRESETDONE;
  wire USER_TXRESETDONE;
  wire [21:0]converge_cnt_reg;
  wire gen3_rdy0;
  wire n_0_PCIE_3_0_i_i_179;
  wire \n_0_converge_cnt[0]_i_10__3 ;
  wire \n_0_converge_cnt[0]_i_11__3 ;
  wire \n_0_converge_cnt[0]_i_1__11 ;
  wire \n_0_converge_cnt[0]_i_4__5 ;
  wire \n_0_converge_cnt[0]_i_5__5 ;
  wire \n_0_converge_cnt[0]_i_6__5 ;
  wire \n_0_converge_cnt[0]_i_7__5 ;
  wire \n_0_converge_cnt[0]_i_8__5 ;
  wire \n_0_converge_cnt[0]_i_9__5 ;
  wire \n_0_converge_cnt[12]_i_2__5 ;
  wire \n_0_converge_cnt[12]_i_3__5 ;
  wire \n_0_converge_cnt[12]_i_4__5 ;
  wire \n_0_converge_cnt[12]_i_5__5 ;
  wire \n_0_converge_cnt[16]_i_2__5 ;
  wire \n_0_converge_cnt[16]_i_3__5 ;
  wire \n_0_converge_cnt[16]_i_4__5 ;
  wire \n_0_converge_cnt[16]_i_5__5 ;
  wire \n_0_converge_cnt[20]_i_2__5 ;
  wire \n_0_converge_cnt[20]_i_3__5 ;
  wire \n_0_converge_cnt[4]_i_2__5 ;
  wire \n_0_converge_cnt[4]_i_3__5 ;
  wire \n_0_converge_cnt[4]_i_4__5 ;
  wire \n_0_converge_cnt[4]_i_5__5 ;
  wire \n_0_converge_cnt[8]_i_2__5 ;
  wire \n_0_converge_cnt[8]_i_3__5 ;
  wire \n_0_converge_cnt[8]_i_4__5 ;
  wire \n_0_converge_cnt[8]_i_5__5 ;
  wire \n_0_converge_cnt_reg[0]_i_3__5 ;
  wire \n_0_converge_cnt_reg[12]_i_1__5 ;
  wire \n_0_converge_cnt_reg[16]_i_1__5 ;
  wire \n_0_converge_cnt_reg[4]_i_1__5 ;
  wire \n_0_converge_cnt_reg[8]_i_1__5 ;
  wire n_0_converge_gen3_i_1__5;
  wire n_0_converge_gen3_reg;
  wire \n_0_gth_channel.gthe2_channel_i_i_55 ;
  wire \n_0_gth_channel.gthe2_channel_i_i_64 ;
  wire \n_0_gth_channel.gthe2_channel_i_i_88 ;
  wire \n_0_gth_channel.gthe2_channel_i_i_89 ;
  wire \n_0_gth_channel.gthe2_channel_i_i_90 ;
  wire \n_0_oobclk_div.oobclk_i_1__5 ;
  wire \n_1_converge_cnt_reg[0]_i_3__5 ;
  wire \n_1_converge_cnt_reg[12]_i_1__5 ;
  wire \n_1_converge_cnt_reg[16]_i_1__5 ;
  wire \n_1_converge_cnt_reg[4]_i_1__5 ;
  wire \n_1_converge_cnt_reg[8]_i_1__5 ;
  wire \n_2_converge_cnt_reg[0]_i_3__5 ;
  wire \n_2_converge_cnt_reg[12]_i_1__5 ;
  wire \n_2_converge_cnt_reg[16]_i_1__5 ;
  wire \n_2_converge_cnt_reg[4]_i_1__5 ;
  wire \n_2_converge_cnt_reg[8]_i_1__5 ;
  wire \n_3_converge_cnt_reg[0]_i_3__5 ;
  wire \n_3_converge_cnt_reg[12]_i_1__5 ;
  wire \n_3_converge_cnt_reg[16]_i_1__5 ;
  wire \n_3_converge_cnt_reg[20]_i_1__5 ;
  wire \n_3_converge_cnt_reg[4]_i_1__5 ;
  wire \n_3_converge_cnt_reg[8]_i_1__5 ;
  wire \n_4_converge_cnt_reg[0]_i_3__5 ;
  wire \n_4_converge_cnt_reg[12]_i_1__5 ;
  wire \n_4_converge_cnt_reg[16]_i_1__5 ;
  wire \n_4_converge_cnt_reg[4]_i_1__5 ;
  wire \n_4_converge_cnt_reg[8]_i_1__5 ;
  wire \n_5_converge_cnt_reg[0]_i_3__5 ;
  wire \n_5_converge_cnt_reg[12]_i_1__5 ;
  wire \n_5_converge_cnt_reg[16]_i_1__5 ;
  wire \n_5_converge_cnt_reg[4]_i_1__5 ;
  wire \n_5_converge_cnt_reg[8]_i_1__5 ;
  wire \n_6_converge_cnt_reg[0]_i_3__5 ;
  wire \n_6_converge_cnt_reg[12]_i_1__5 ;
  wire \n_6_converge_cnt_reg[16]_i_1__5 ;
  wire \n_6_converge_cnt_reg[20]_i_1__5 ;
  wire \n_6_converge_cnt_reg[4]_i_1__5 ;
  wire \n_6_converge_cnt_reg[8]_i_1__5 ;
  wire \n_7_converge_cnt_reg[0]_i_3__5 ;
  wire \n_7_converge_cnt_reg[12]_i_1__5 ;
  wire \n_7_converge_cnt_reg[16]_i_1__5 ;
  wire \n_7_converge_cnt_reg[20]_i_1__5 ;
  wire \n_7_converge_cnt_reg[4]_i_1__5 ;
  wire \n_7_converge_cnt_reg[8]_i_1__5 ;
  wire [1:0]oobclk_cnt;
  wire p_0_in7_in;
  wire [3:0]p_0_in__0;
  wire [3:0]p_0_in__0__0;
  wire p_1_in8_in;
  wire [1:0]p_1_in__0;
  wire p_2_in;
  wire p_54_out;
  wire p_56_out;
  wire p_88_out;
  wire pclk_sel_reg1;
  wire pclk_sel_reg2;
  wire pipe_oobclk_in;
  wire pipe_pclk_in;
  wire [0:0]pipe_pclk_sel_out;
  wire pipe_rx6_phy_status;
  wire pipe_rx6_valid;
  wire pipe_rxusrclk_in;
  wire rate_done_reg1;
  wire rate_done_reg2;
  wire rate_gen3_reg1;
  wire rate_gen3_reg2;
  wire rate_idle_reg1;
  wire rate_idle_reg2;
  wire rate_rxsync_reg1;
  wire rate_rxsync_reg2;
  wire resetovrd_start_reg1;
  wire resetovrd_start_reg2;
  wire rst_idle_reg1;
  wire rst_idle_reg2;
  wire [3:0]rxcdrlock_cnt_reg__0;
  wire rxcdrlock_reg1;
  wire rxcdrlock_reg2;
  wire rxeq_adapt_done_reg1;
  wire rxeq_adapt_done_reg2;
  wire rxresetdone_reg1;
  wire rxresetdone_reg2;
  wire rxstatus_reg1;
  wire rxstatus_reg2;
  wire [3:0]rxvalid_cnt_reg__0;
  wire rxvalid_reg1;
  wire rxvalid_reg2;
  wire sel;
  wire txcompliance_reg1;
  wire txcompliance_reg2;
  wire txelecidle_reg1;
  wire txelecidle_reg2;
  wire txresetdone_reg1;
  wire txresetdone_reg2;
  wire [3:1]\NLW_converge_cnt_reg[20]_i_1__5_CO_UNCONNECTED ;
  wire [3:2]\NLW_converge_cnt_reg[20]_i_1__5_O_UNCONNECTED ;

GND GND
       (.G(\<const0> ));
LUT2 #(
    .INIT(4'h7)) 
     PCIE_3_0_i_i_179
       (.I0(rxvalid_cnt_reg__0[0]),
        .I1(rxvalid_cnt_reg__0[1]),
        .O(n_0_PCIE_3_0_i_i_179));
LUT5 #(
    .INIT(32'hFFFFA8FF)) 
     PCIE_3_0_i_i_22
       (.I0(RATE_PHYSTATUS),
        .I1(rate_idle_reg2),
        .I2(rate_rxsync_reg2),
        .I3(rst_idle_reg2),
        .I4(rate_done_reg2),
        .O(pipe_rx6_phy_status));
LUT6 #(
    .INIT(64'h0000000080000000)) 
     PCIE_3_0_i_i_23
       (.I0(rst_idle_reg2),
        .I1(rate_idle_reg2),
        .I2(I11),
        .I3(rxvalid_cnt_reg__0[3]),
        .I4(rxvalid_cnt_reg__0[2]),
        .I5(n_0_PCIE_3_0_i_i_179),
        .O(pipe_rx6_valid));
VCC VCC
       (.P(\<const1> ));
LUT5 #(
    .INIT(32'h7FFFFFFF)) 
     \converge_cnt[0]_i_10__3 
       (.I0(converge_cnt_reg[15]),
        .I1(converge_cnt_reg[18]),
        .I2(converge_cnt_reg[19]),
        .I3(converge_cnt_reg[17]),
        .I4(converge_cnt_reg[16]),
        .O(\n_0_converge_cnt[0]_i_10__3 ));
LUT4 #(
    .INIT(16'h7FFF)) 
     \converge_cnt[0]_i_11__3 
       (.I0(converge_cnt_reg[9]),
        .I1(converge_cnt_reg[8]),
        .I2(converge_cnt_reg[11]),
        .I3(converge_cnt_reg[10]),
        .O(\n_0_converge_cnt[0]_i_11__3 ));
LUT4 #(
    .INIT(16'hFFDF)) 
     \converge_cnt[0]_i_1__11 
       (.I0(rst_idle_reg2),
        .I1(I13),
        .I2(rate_idle_reg2),
        .I3(rate_gen3_reg2),
        .O(\n_0_converge_cnt[0]_i_1__11 ));
LUT6 #(
    .INIT(64'hFFFFFFFF5555555D)) 
     \converge_cnt[0]_i_2__5 
       (.I0(converge_cnt_reg[21]),
        .I1(\n_0_converge_cnt[0]_i_4__5 ),
        .I2(converge_cnt_reg[6]),
        .I3(converge_cnt_reg[7]),
        .I4(converge_cnt_reg[5]),
        .I5(\n_0_converge_cnt[0]_i_5__5 ),
        .O(sel));
(* SOFT_HLUTNM = "soft_lutpair96" *) 
   LUT5 #(
    .INIT(32'h00000001)) 
     \converge_cnt[0]_i_4__5 
       (.I0(converge_cnt_reg[12]),
        .I1(converge_cnt_reg[14]),
        .I2(converge_cnt_reg[20]),
        .I3(converge_cnt_reg[3]),
        .I4(converge_cnt_reg[4]),
        .O(\n_0_converge_cnt[0]_i_4__5 ));
LUT6 #(
    .INIT(64'h0A0B0A0F0A0B0A0B)) 
     \converge_cnt[0]_i_5__5 
       (.I0(\n_0_converge_cnt[0]_i_10__3 ),
        .I1(converge_cnt_reg[13]),
        .I2(converge_cnt_reg[20]),
        .I3(converge_cnt_reg[14]),
        .I4(converge_cnt_reg[12]),
        .I5(\n_0_converge_cnt[0]_i_11__3 ),
        .O(\n_0_converge_cnt[0]_i_5__5 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[0]_i_6__5 
       (.I0(converge_cnt_reg[3]),
        .O(\n_0_converge_cnt[0]_i_6__5 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[0]_i_7__5 
       (.I0(converge_cnt_reg[2]),
        .O(\n_0_converge_cnt[0]_i_7__5 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[0]_i_8__5 
       (.I0(converge_cnt_reg[1]),
        .O(\n_0_converge_cnt[0]_i_8__5 ));
LUT1 #(
    .INIT(2'h1)) 
     \converge_cnt[0]_i_9__5 
       (.I0(converge_cnt_reg[0]),
        .O(\n_0_converge_cnt[0]_i_9__5 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[12]_i_2__5 
       (.I0(converge_cnt_reg[15]),
        .O(\n_0_converge_cnt[12]_i_2__5 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[12]_i_3__5 
       (.I0(converge_cnt_reg[14]),
        .O(\n_0_converge_cnt[12]_i_3__5 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[12]_i_4__5 
       (.I0(converge_cnt_reg[13]),
        .O(\n_0_converge_cnt[12]_i_4__5 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[12]_i_5__5 
       (.I0(converge_cnt_reg[12]),
        .O(\n_0_converge_cnt[12]_i_5__5 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[16]_i_2__5 
       (.I0(converge_cnt_reg[19]),
        .O(\n_0_converge_cnt[16]_i_2__5 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[16]_i_3__5 
       (.I0(converge_cnt_reg[18]),
        .O(\n_0_converge_cnt[16]_i_3__5 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[16]_i_4__5 
       (.I0(converge_cnt_reg[17]),
        .O(\n_0_converge_cnt[16]_i_4__5 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[16]_i_5__5 
       (.I0(converge_cnt_reg[16]),
        .O(\n_0_converge_cnt[16]_i_5__5 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[20]_i_2__5 
       (.I0(converge_cnt_reg[21]),
        .O(\n_0_converge_cnt[20]_i_2__5 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[20]_i_3__5 
       (.I0(converge_cnt_reg[20]),
        .O(\n_0_converge_cnt[20]_i_3__5 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[4]_i_2__5 
       (.I0(converge_cnt_reg[7]),
        .O(\n_0_converge_cnt[4]_i_2__5 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[4]_i_3__5 
       (.I0(converge_cnt_reg[6]),
        .O(\n_0_converge_cnt[4]_i_3__5 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[4]_i_4__5 
       (.I0(converge_cnt_reg[5]),
        .O(\n_0_converge_cnt[4]_i_4__5 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[4]_i_5__5 
       (.I0(converge_cnt_reg[4]),
        .O(\n_0_converge_cnt[4]_i_5__5 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[8]_i_2__5 
       (.I0(converge_cnt_reg[11]),
        .O(\n_0_converge_cnt[8]_i_2__5 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[8]_i_3__5 
       (.I0(converge_cnt_reg[10]),
        .O(\n_0_converge_cnt[8]_i_3__5 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[8]_i_4__5 
       (.I0(converge_cnt_reg[9]),
        .O(\n_0_converge_cnt[8]_i_4__5 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[8]_i_5__5 
       (.I0(converge_cnt_reg[8]),
        .O(\n_0_converge_cnt[8]_i_5__5 ));
(* counter = "38" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[0] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_7_converge_cnt_reg[0]_i_3__5 ),
        .Q(converge_cnt_reg[0]),
        .R(\n_0_converge_cnt[0]_i_1__11 ));
CARRY4 \converge_cnt_reg[0]_i_3__5 
       (.CI(\<const0> ),
        .CO({\n_0_converge_cnt_reg[0]_i_3__5 ,\n_1_converge_cnt_reg[0]_i_3__5 ,\n_2_converge_cnt_reg[0]_i_3__5 ,\n_3_converge_cnt_reg[0]_i_3__5 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const1> }),
        .O({\n_4_converge_cnt_reg[0]_i_3__5 ,\n_5_converge_cnt_reg[0]_i_3__5 ,\n_6_converge_cnt_reg[0]_i_3__5 ,\n_7_converge_cnt_reg[0]_i_3__5 }),
        .S({\n_0_converge_cnt[0]_i_6__5 ,\n_0_converge_cnt[0]_i_7__5 ,\n_0_converge_cnt[0]_i_8__5 ,\n_0_converge_cnt[0]_i_9__5 }));
(* counter = "38" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[10] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_5_converge_cnt_reg[8]_i_1__5 ),
        .Q(converge_cnt_reg[10]),
        .R(\n_0_converge_cnt[0]_i_1__11 ));
(* counter = "38" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[11] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_4_converge_cnt_reg[8]_i_1__5 ),
        .Q(converge_cnt_reg[11]),
        .R(\n_0_converge_cnt[0]_i_1__11 ));
(* counter = "38" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[12] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_7_converge_cnt_reg[12]_i_1__5 ),
        .Q(converge_cnt_reg[12]),
        .R(\n_0_converge_cnt[0]_i_1__11 ));
CARRY4 \converge_cnt_reg[12]_i_1__5 
       (.CI(\n_0_converge_cnt_reg[8]_i_1__5 ),
        .CO({\n_0_converge_cnt_reg[12]_i_1__5 ,\n_1_converge_cnt_reg[12]_i_1__5 ,\n_2_converge_cnt_reg[12]_i_1__5 ,\n_3_converge_cnt_reg[12]_i_1__5 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\n_4_converge_cnt_reg[12]_i_1__5 ,\n_5_converge_cnt_reg[12]_i_1__5 ,\n_6_converge_cnt_reg[12]_i_1__5 ,\n_7_converge_cnt_reg[12]_i_1__5 }),
        .S({\n_0_converge_cnt[12]_i_2__5 ,\n_0_converge_cnt[12]_i_3__5 ,\n_0_converge_cnt[12]_i_4__5 ,\n_0_converge_cnt[12]_i_5__5 }));
(* counter = "38" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[13] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_6_converge_cnt_reg[12]_i_1__5 ),
        .Q(converge_cnt_reg[13]),
        .R(\n_0_converge_cnt[0]_i_1__11 ));
(* counter = "38" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[14] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_5_converge_cnt_reg[12]_i_1__5 ),
        .Q(converge_cnt_reg[14]),
        .R(\n_0_converge_cnt[0]_i_1__11 ));
(* counter = "38" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[15] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_4_converge_cnt_reg[12]_i_1__5 ),
        .Q(converge_cnt_reg[15]),
        .R(\n_0_converge_cnt[0]_i_1__11 ));
(* counter = "38" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[16] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_7_converge_cnt_reg[16]_i_1__5 ),
        .Q(converge_cnt_reg[16]),
        .R(\n_0_converge_cnt[0]_i_1__11 ));
CARRY4 \converge_cnt_reg[16]_i_1__5 
       (.CI(\n_0_converge_cnt_reg[12]_i_1__5 ),
        .CO({\n_0_converge_cnt_reg[16]_i_1__5 ,\n_1_converge_cnt_reg[16]_i_1__5 ,\n_2_converge_cnt_reg[16]_i_1__5 ,\n_3_converge_cnt_reg[16]_i_1__5 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\n_4_converge_cnt_reg[16]_i_1__5 ,\n_5_converge_cnt_reg[16]_i_1__5 ,\n_6_converge_cnt_reg[16]_i_1__5 ,\n_7_converge_cnt_reg[16]_i_1__5 }),
        .S({\n_0_converge_cnt[16]_i_2__5 ,\n_0_converge_cnt[16]_i_3__5 ,\n_0_converge_cnt[16]_i_4__5 ,\n_0_converge_cnt[16]_i_5__5 }));
(* counter = "38" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[17] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_6_converge_cnt_reg[16]_i_1__5 ),
        .Q(converge_cnt_reg[17]),
        .R(\n_0_converge_cnt[0]_i_1__11 ));
(* counter = "38" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[18] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_5_converge_cnt_reg[16]_i_1__5 ),
        .Q(converge_cnt_reg[18]),
        .R(\n_0_converge_cnt[0]_i_1__11 ));
(* counter = "38" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[19] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_4_converge_cnt_reg[16]_i_1__5 ),
        .Q(converge_cnt_reg[19]),
        .R(\n_0_converge_cnt[0]_i_1__11 ));
(* counter = "38" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[1] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_6_converge_cnt_reg[0]_i_3__5 ),
        .Q(converge_cnt_reg[1]),
        .R(\n_0_converge_cnt[0]_i_1__11 ));
(* counter = "38" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[20] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_7_converge_cnt_reg[20]_i_1__5 ),
        .Q(converge_cnt_reg[20]),
        .R(\n_0_converge_cnt[0]_i_1__11 ));
CARRY4 \converge_cnt_reg[20]_i_1__5 
       (.CI(\n_0_converge_cnt_reg[16]_i_1__5 ),
        .CO({\NLW_converge_cnt_reg[20]_i_1__5_CO_UNCONNECTED [3:1],\n_3_converge_cnt_reg[20]_i_1__5 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\NLW_converge_cnt_reg[20]_i_1__5_O_UNCONNECTED [3:2],\n_6_converge_cnt_reg[20]_i_1__5 ,\n_7_converge_cnt_reg[20]_i_1__5 }),
        .S({\<const0> ,\<const0> ,\n_0_converge_cnt[20]_i_2__5 ,\n_0_converge_cnt[20]_i_3__5 }));
(* counter = "38" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[21] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_6_converge_cnt_reg[20]_i_1__5 ),
        .Q(converge_cnt_reg[21]),
        .R(\n_0_converge_cnt[0]_i_1__11 ));
(* counter = "38" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[2] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_5_converge_cnt_reg[0]_i_3__5 ),
        .Q(converge_cnt_reg[2]),
        .R(\n_0_converge_cnt[0]_i_1__11 ));
(* counter = "38" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[3] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_4_converge_cnt_reg[0]_i_3__5 ),
        .Q(converge_cnt_reg[3]),
        .R(\n_0_converge_cnt[0]_i_1__11 ));
(* counter = "38" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[4] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_7_converge_cnt_reg[4]_i_1__5 ),
        .Q(converge_cnt_reg[4]),
        .R(\n_0_converge_cnt[0]_i_1__11 ));
CARRY4 \converge_cnt_reg[4]_i_1__5 
       (.CI(\n_0_converge_cnt_reg[0]_i_3__5 ),
        .CO({\n_0_converge_cnt_reg[4]_i_1__5 ,\n_1_converge_cnt_reg[4]_i_1__5 ,\n_2_converge_cnt_reg[4]_i_1__5 ,\n_3_converge_cnt_reg[4]_i_1__5 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\n_4_converge_cnt_reg[4]_i_1__5 ,\n_5_converge_cnt_reg[4]_i_1__5 ,\n_6_converge_cnt_reg[4]_i_1__5 ,\n_7_converge_cnt_reg[4]_i_1__5 }),
        .S({\n_0_converge_cnt[4]_i_2__5 ,\n_0_converge_cnt[4]_i_3__5 ,\n_0_converge_cnt[4]_i_4__5 ,\n_0_converge_cnt[4]_i_5__5 }));
(* counter = "38" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[5] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_6_converge_cnt_reg[4]_i_1__5 ),
        .Q(converge_cnt_reg[5]),
        .R(\n_0_converge_cnt[0]_i_1__11 ));
(* counter = "38" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[6] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_5_converge_cnt_reg[4]_i_1__5 ),
        .Q(converge_cnt_reg[6]),
        .R(\n_0_converge_cnt[0]_i_1__11 ));
(* counter = "38" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[7] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_4_converge_cnt_reg[4]_i_1__5 ),
        .Q(converge_cnt_reg[7]),
        .R(\n_0_converge_cnt[0]_i_1__11 ));
(* counter = "38" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[8] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_7_converge_cnt_reg[8]_i_1__5 ),
        .Q(converge_cnt_reg[8]),
        .R(\n_0_converge_cnt[0]_i_1__11 ));
CARRY4 \converge_cnt_reg[8]_i_1__5 
       (.CI(\n_0_converge_cnt_reg[4]_i_1__5 ),
        .CO({\n_0_converge_cnt_reg[8]_i_1__5 ,\n_1_converge_cnt_reg[8]_i_1__5 ,\n_2_converge_cnt_reg[8]_i_1__5 ,\n_3_converge_cnt_reg[8]_i_1__5 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\n_4_converge_cnt_reg[8]_i_1__5 ,\n_5_converge_cnt_reg[8]_i_1__5 ,\n_6_converge_cnt_reg[8]_i_1__5 ,\n_7_converge_cnt_reg[8]_i_1__5 }),
        .S({\n_0_converge_cnt[8]_i_2__5 ,\n_0_converge_cnt[8]_i_3__5 ,\n_0_converge_cnt[8]_i_4__5 ,\n_0_converge_cnt[8]_i_5__5 }));
(* counter = "38" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[9] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_6_converge_cnt_reg[8]_i_1__5 ),
        .Q(converge_cnt_reg[9]),
        .R(\n_0_converge_cnt[0]_i_1__11 ));
LUT4 #(
    .INIT(16'h2220)) 
     converge_gen3_i_1__5
       (.I0(rate_gen3_reg2),
        .I1(I13),
        .I2(rxeq_adapt_done_reg2),
        .I3(n_0_converge_gen3_reg),
        .O(n_0_converge_gen3_i_1__5));
FDRE #(
    .INIT(1'b0)) 
     converge_gen3_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_converge_gen3_i_1__5),
        .Q(n_0_converge_gen3_reg),
        .R(\<const0> ));
LUT2 #(
    .INIT(4'h8)) 
     gen3_rdy_i_1__5
       (.I0(rate_idle_reg2),
        .I1(rate_gen3_reg2),
        .O(gen3_rdy0));
FDRE #(
    .INIT(1'b0)) 
     gen3_rdy_reg
       (.C(pipe_rxusrclk_in),
        .CE(\<const1> ),
        .D(gen3_rdy0),
        .Q(PIPE_GEN3_RDY),
        .R(RST_RXUSRCLK_RESET));
LUT6 #(
    .INIT(64'h000000000000C040)) 
     \gth_channel.gthe2_channel_i_i_11__3 
       (.I0(O1),
        .I1(I1),
        .I2(I2),
        .I3(p_56_out),
        .I4(I3),
        .I5(I4),
        .O(O2));
LUT6 #(
    .INIT(64'h000000000000C040)) 
     \gth_channel.gthe2_channel_i_i_11__4 
       (.I0(O1),
        .I1(I1),
        .I2(I2),
        .I3(p_56_out),
        .I4(I3),
        .I5(I4),
        .O(O3));
LUT6 #(
    .INIT(64'h000000000000C040)) 
     \gth_channel.gthe2_channel_i_i_11__5 
       (.I0(O1),
        .I1(I1),
        .I2(I2),
        .I3(p_56_out),
        .I4(I3),
        .I5(I4),
        .O(O4));
LUT6 #(
    .INIT(64'h000000000000C040)) 
     \gth_channel.gthe2_channel_i_i_11__6 
       (.I0(O1),
        .I1(I1),
        .I2(I2),
        .I3(p_56_out),
        .I4(I3),
        .I5(I4),
        .O(O5));
(* SOFT_HLUTNM = "soft_lutpair97" *) 
   LUT3 #(
    .INIT(8'h80)) 
     \gth_channel.gthe2_channel_i_i_5 
       (.I0(\n_0_gth_channel.gthe2_channel_i_i_55 ),
        .I1(I8),
        .I2(I9),
        .O(GT_RX_CONVERGE0));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \gth_channel.gthe2_channel_i_i_55 
       (.I0(\n_0_gth_channel.gthe2_channel_i_i_64 ),
        .I1(PIPE_RXEQ_CONVERGE[4]),
        .I2(PIPE_RXEQ_CONVERGE[1]),
        .I3(PIPE_RXEQ_CONVERGE[0]),
        .I4(PIPE_RXEQ_CONVERGE[3]),
        .I5(PIPE_RXEQ_CONVERGE[2]),
        .O(\n_0_gth_channel.gthe2_channel_i_i_55 ));
LUT6 #(
    .INIT(64'h00000000EA000000)) 
     \gth_channel.gthe2_channel_i_i_58 
       (.I0(p_54_out),
        .I1(txelecidle_reg2),
        .I2(txcompliance_reg2),
        .I3(I5),
        .I4(I6),
        .I5(I7),
        .O(O9));
LUT2 #(
    .INIT(4'h7)) 
     \gth_channel.gthe2_channel_i_i_59 
       (.I0(txelecidle_reg2),
        .I1(txcompliance_reg2),
        .O(O1));
(* SOFT_HLUTNM = "soft_lutpair98" *) 
   LUT3 #(
    .INIT(8'h80)) 
     \gth_channel.gthe2_channel_i_i_5__0 
       (.I0(\n_0_gth_channel.gthe2_channel_i_i_55 ),
        .I1(I8),
        .I2(I9),
        .O(O10));
(* SOFT_HLUTNM = "soft_lutpair99" *) 
   LUT3 #(
    .INIT(8'h80)) 
     \gth_channel.gthe2_channel_i_i_5__1 
       (.I0(\n_0_gth_channel.gthe2_channel_i_i_55 ),
        .I1(I8),
        .I2(I9),
        .O(O11));
(* SOFT_HLUTNM = "soft_lutpair100" *) 
   LUT3 #(
    .INIT(8'h80)) 
     \gth_channel.gthe2_channel_i_i_5__2 
       (.I0(\n_0_gth_channel.gthe2_channel_i_i_55 ),
        .I1(I8),
        .I2(I9),
        .O(O12));
(* SOFT_HLUTNM = "soft_lutpair99" *) 
   LUT3 #(
    .INIT(8'h80)) 
     \gth_channel.gthe2_channel_i_i_5__3 
       (.I0(\n_0_gth_channel.gthe2_channel_i_i_55 ),
        .I1(I8),
        .I2(I9),
        .O(O13));
(* SOFT_HLUTNM = "soft_lutpair100" *) 
   LUT3 #(
    .INIT(8'h80)) 
     \gth_channel.gthe2_channel_i_i_5__4 
       (.I0(\n_0_gth_channel.gthe2_channel_i_i_55 ),
        .I1(I8),
        .I2(I9),
        .O(O14));
(* SOFT_HLUTNM = "soft_lutpair97" *) 
   LUT3 #(
    .INIT(8'h80)) 
     \gth_channel.gthe2_channel_i_i_5__5 
       (.I0(\n_0_gth_channel.gthe2_channel_i_i_55 ),
        .I1(I8),
        .I2(I9),
        .O(O15));
(* SOFT_HLUTNM = "soft_lutpair98" *) 
   LUT3 #(
    .INIT(8'h80)) 
     \gth_channel.gthe2_channel_i_i_5__6 
       (.I0(\n_0_gth_channel.gthe2_channel_i_i_55 ),
        .I1(I8),
        .I2(I9),
        .O(O16));
LUT6 #(
    .INIT(64'hFFFFFFFF10000000)) 
     \gth_channel.gthe2_channel_i_i_64 
       (.I0(\n_0_converge_cnt[0]_i_11__3 ),
        .I1(\n_0_converge_cnt[0]_i_10__3 ),
        .I2(\n_0_gth_channel.gthe2_channel_i_i_88 ),
        .I3(\n_0_gth_channel.gthe2_channel_i_i_89 ),
        .I4(\n_0_gth_channel.gthe2_channel_i_i_90 ),
        .I5(n_0_converge_gen3_reg),
        .O(\n_0_gth_channel.gthe2_channel_i_i_64 ));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     \gth_channel.gthe2_channel_i_i_88 
       (.I0(converge_cnt_reg[0]),
        .I1(converge_cnt_reg[6]),
        .I2(converge_cnt_reg[7]),
        .I3(converge_cnt_reg[5]),
        .I4(converge_cnt_reg[2]),
        .I5(converge_cnt_reg[1]),
        .O(\n_0_gth_channel.gthe2_channel_i_i_88 ));
LUT4 #(
    .INIT(16'h4000)) 
     \gth_channel.gthe2_channel_i_i_89 
       (.I0(converge_cnt_reg[4]),
        .I1(converge_cnt_reg[3]),
        .I2(converge_cnt_reg[13]),
        .I3(converge_cnt_reg[21]),
        .O(\n_0_gth_channel.gthe2_channel_i_i_89 ));
(* SOFT_HLUTNM = "soft_lutpair96" *) 
   LUT3 #(
    .INIT(8'h01)) 
     \gth_channel.gthe2_channel_i_i_90 
       (.I0(converge_cnt_reg[20]),
        .I1(converge_cnt_reg[14]),
        .I2(converge_cnt_reg[12]),
        .O(\n_0_gth_channel.gthe2_channel_i_i_90 ));
(* RETAIN_INVERTER *) 
   (* SOFT_HLUTNM = "soft_lutpair101" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \oobclk_div.oobclk_cnt[0]_i_1__5 
       (.I0(oobclk_cnt[0]),
        .O(p_1_in__0[0]));
(* SOFT_HLUTNM = "soft_lutpair101" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \oobclk_div.oobclk_cnt[1]_i_1__5 
       (.I0(oobclk_cnt[0]),
        .I1(oobclk_cnt[1]),
        .O(p_1_in__0[1]));
FDRE \oobclk_div.oobclk_cnt_reg[0] 
       (.C(pipe_oobclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[0]),
        .Q(oobclk_cnt[0]),
        .R(SR));
FDRE \oobclk_div.oobclk_cnt_reg[1] 
       (.C(pipe_oobclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[1]),
        .Q(oobclk_cnt[1]),
        .R(SR));
LUT3 #(
    .INIT(8'hB8)) 
     \oobclk_div.oobclk_i_1__5 
       (.I0(oobclk_cnt[1]),
        .I1(pclk_sel_reg2),
        .I2(oobclk_cnt[0]),
        .O(\n_0_oobclk_div.oobclk_i_1__5 ));
FDRE \oobclk_div.oobclk_reg 
       (.C(pipe_oobclk_in),
        .CE(\<const1> ),
        .D(\n_0_oobclk_div.oobclk_i_1__5 ),
        .Q(USER_OOBCLK),
        .R(SR));
(* ASYNC_REG *) 
   FDRE pclk_sel_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(pipe_pclk_sel_out),
        .Q(pclk_sel_reg1),
        .R(SR));
(* ASYNC_REG *) 
   FDRE pclk_sel_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(pclk_sel_reg1),
        .Q(pclk_sel_reg2),
        .R(SR));
LUT1 #(
    .INIT(2'h2)) 
     \pipe_lane[6].pipe_user_ii_0 
       (.I0(txcompliance_reg2),
        .O(p_0_in7_in));
LUT1 #(
    .INIT(2'h2)) 
     \pipe_lane[6].pipe_user_ii_1 
       (.I0(txelecidle_reg2),
        .O(p_1_in8_in));
LUT1 #(
    .INIT(2'h2)) 
     \pipe_lane[6].pipe_user_ii_2 
       (.I0(rst_idle_reg2),
        .O(p_2_in));
(* ASYNC_REG *) 
   FDRE rate_done_reg1_reg
       (.C(pipe_rxusrclk_in),
        .CE(\<const1> ),
        .D(USER_RATE_DONE),
        .Q(rate_done_reg1),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   FDRE rate_done_reg2_reg
       (.C(pipe_rxusrclk_in),
        .CE(\<const1> ),
        .D(rate_done_reg1),
        .Q(rate_done_reg2),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   FDRE rate_gen3_reg1_reg
       (.C(pipe_rxusrclk_in),
        .CE(\<const1> ),
        .D(p_88_out),
        .Q(rate_gen3_reg1),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   FDRE rate_gen3_reg2_reg
       (.C(pipe_rxusrclk_in),
        .CE(\<const1> ),
        .D(rate_gen3_reg1),
        .Q(rate_gen3_reg2),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   FDRE rate_idle_reg1_reg
       (.C(pipe_rxusrclk_in),
        .CE(\<const1> ),
        .D(RST_RATE_IDLE),
        .Q(rate_idle_reg1),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   FDRE rate_idle_reg2_reg
       (.C(pipe_rxusrclk_in),
        .CE(\<const1> ),
        .D(rate_idle_reg1),
        .Q(rate_idle_reg2),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   FDRE rate_rxsync_reg1_reg
       (.C(pipe_rxusrclk_in),
        .CE(\<const1> ),
        .D(USER_RATE_RXSYNC),
        .Q(rate_rxsync_reg1),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   FDRE rate_rxsync_reg2_reg
       (.C(pipe_rxusrclk_in),
        .CE(\<const1> ),
        .D(rate_rxsync_reg1),
        .Q(rate_rxsync_reg2),
        .R(RST_RXUSRCLK_RESET));
LUT2 #(
    .INIT(4'h8)) 
     \resetdone_reg1[6]_i_1 
       (.I0(txresetdone_reg2),
        .I1(rxresetdone_reg2),
        .O(D));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE resetovrd_start_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(USER_RESETOVRD_START),
        .Q(resetovrd_start_reg1),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE resetovrd_start_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(resetovrd_start_reg1),
        .Q(resetovrd_start_reg2),
        .R(SR));
(* ASYNC_REG *) 
   FDRE rst_idle_reg1_reg
       (.C(pipe_rxusrclk_in),
        .CE(\<const1> ),
        .D(I12),
        .Q(rst_idle_reg1),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   FDRE rst_idle_reg2_reg
       (.C(pipe_rxusrclk_in),
        .CE(\<const1> ),
        .D(rst_idle_reg1),
        .Q(rst_idle_reg2),
        .R(RST_RXUSRCLK_RESET));
LUT5 #(
    .INIT(32'hD0505050)) 
     \rxcdrlock_cnt[0]_i_1__5 
       (.I0(rxcdrlock_cnt_reg__0[0]),
        .I1(rxcdrlock_cnt_reg__0[2]),
        .I2(rxcdrlock_reg2),
        .I3(rxcdrlock_cnt_reg__0[3]),
        .I4(rxcdrlock_cnt_reg__0[1]),
        .O(p_0_in__0[0]));
LUT5 #(
    .INIT(32'h8F00F000)) 
     \rxcdrlock_cnt[1]_i_1__5 
       (.I0(rxcdrlock_cnt_reg__0[3]),
        .I1(rxcdrlock_cnt_reg__0[2]),
        .I2(rxcdrlock_cnt_reg__0[0]),
        .I3(rxcdrlock_reg2),
        .I4(rxcdrlock_cnt_reg__0[1]),
        .O(p_0_in__0[1]));
LUT5 #(
    .INIT(32'hF8780000)) 
     \rxcdrlock_cnt[2]_i_1__5 
       (.I0(rxcdrlock_cnt_reg__0[0]),
        .I1(rxcdrlock_cnt_reg__0[1]),
        .I2(rxcdrlock_cnt_reg__0[2]),
        .I3(rxcdrlock_cnt_reg__0[3]),
        .I4(rxcdrlock_reg2),
        .O(p_0_in__0[2]));
LUT5 #(
    .INIT(32'hFF008000)) 
     \rxcdrlock_cnt[3]_i_1__5 
       (.I0(rxcdrlock_cnt_reg__0[0]),
        .I1(rxcdrlock_cnt_reg__0[1]),
        .I2(rxcdrlock_cnt_reg__0[2]),
        .I3(rxcdrlock_reg2),
        .I4(rxcdrlock_cnt_reg__0[3]),
        .O(p_0_in__0[3]));
(* counter = "36" *) 
   FDRE #(
    .INIT(1'b0)) 
     \rxcdrlock_cnt_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_0_in__0[0]),
        .Q(rxcdrlock_cnt_reg__0[0]),
        .R(SR));
(* counter = "36" *) 
   FDRE #(
    .INIT(1'b0)) 
     \rxcdrlock_cnt_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_0_in__0[1]),
        .Q(rxcdrlock_cnt_reg__0[1]),
        .R(SR));
(* counter = "36" *) 
   FDRE #(
    .INIT(1'b0)) 
     \rxcdrlock_cnt_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_0_in__0[2]),
        .Q(rxcdrlock_cnt_reg__0[2]),
        .R(SR));
(* counter = "36" *) 
   FDRE #(
    .INIT(1'b0)) 
     \rxcdrlock_cnt_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_0_in__0[3]),
        .Q(rxcdrlock_cnt_reg__0[3]),
        .R(SR));
LUT5 #(
    .INIT(32'h80000000)) 
     \rxcdrlock_reg1[6]_i_1 
       (.I0(rxcdrlock_cnt_reg__0[0]),
        .I1(rxcdrlock_cnt_reg__0[1]),
        .I2(rxcdrlock_cnt_reg__0[3]),
        .I3(rxcdrlock_cnt_reg__0[2]),
        .I4(I10),
        .O(SYNC_RXCDRLOCK));
(* ASYNC_REG *) 
   FDRE rxcdrlock_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I10),
        .Q(rxcdrlock_reg1),
        .R(SR));
(* ASYNC_REG *) 
   FDRE rxcdrlock_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxcdrlock_reg1),
        .Q(rxcdrlock_reg2),
        .R(SR));
(* ASYNC_REG *) 
   FDRE rxeq_adapt_done_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(O43),
        .Q(rxeq_adapt_done_reg1),
        .R(SR));
(* ASYNC_REG *) 
   FDRE rxeq_adapt_done_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_adapt_done_reg1),
        .Q(rxeq_adapt_done_reg2),
        .R(SR));
(* ASYNC_REG *) 
   FDRE rxresetdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(USER_RXRESETDONE),
        .Q(rxresetdone_reg1),
        .R(SR));
(* ASYNC_REG *) 
   FDRE rxresetdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxresetdone_reg1),
        .Q(rxresetdone_reg2),
        .R(SR));
(* ASYNC_REG *) 
   FDRE rxstatus_reg1_reg
       (.C(pipe_rxusrclk_in),
        .CE(\<const1> ),
        .D(PIPE_RXSTATUS),
        .Q(rxstatus_reg1),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   FDRE rxstatus_reg2_reg
       (.C(pipe_rxusrclk_in),
        .CE(\<const1> ),
        .D(rxstatus_reg1),
        .Q(rxstatus_reg2),
        .R(RST_RXUSRCLK_RESET));
LUT6 #(
    .INIT(64'hC404040404040404)) 
     \rxvalid_cnt[0]_i_1__5 
       (.I0(rxstatus_reg2),
        .I1(rxvalid_reg2),
        .I2(rxvalid_cnt_reg__0[0]),
        .I3(rxvalid_cnt_reg__0[1]),
        .I4(rxvalid_cnt_reg__0[2]),
        .I5(rxvalid_cnt_reg__0[3]),
        .O(p_0_in__0__0[0]));
LUT6 #(
    .INIT(64'h808000F000F00000)) 
     \rxvalid_cnt[1]_i_1__5 
       (.I0(rxvalid_cnt_reg__0[3]),
        .I1(rxvalid_cnt_reg__0[2]),
        .I2(rxvalid_reg2),
        .I3(rxstatus_reg2),
        .I4(rxvalid_cnt_reg__0[1]),
        .I5(rxvalid_cnt_reg__0[0]),
        .O(p_0_in__0__0[1]));
LUT6 #(
    .INIT(64'h880C0C0C0C000000)) 
     \rxvalid_cnt[2]_i_1__5 
       (.I0(rxvalid_cnt_reg__0[3]),
        .I1(rxvalid_reg2),
        .I2(rxstatus_reg2),
        .I3(rxvalid_cnt_reg__0[1]),
        .I4(rxvalid_cnt_reg__0[0]),
        .I5(rxvalid_cnt_reg__0[2]),
        .O(p_0_in__0__0[2]));
LUT6 #(
    .INIT(64'h8C08080808080808)) 
     \rxvalid_cnt[3]_i_1__5 
       (.I0(rxvalid_cnt_reg__0[3]),
        .I1(rxvalid_reg2),
        .I2(rxstatus_reg2),
        .I3(rxvalid_cnt_reg__0[2]),
        .I4(rxvalid_cnt_reg__0[1]),
        .I5(rxvalid_cnt_reg__0[0]),
        .O(p_0_in__0__0[3]));
(* counter = "37" *) 
   FDRE #(
    .INIT(1'b0)) 
     \rxvalid_cnt_reg[0] 
       (.C(pipe_rxusrclk_in),
        .CE(\<const1> ),
        .D(p_0_in__0__0[0]),
        .Q(rxvalid_cnt_reg__0[0]),
        .R(RST_RXUSRCLK_RESET));
(* counter = "37" *) 
   FDRE #(
    .INIT(1'b0)) 
     \rxvalid_cnt_reg[1] 
       (.C(pipe_rxusrclk_in),
        .CE(\<const1> ),
        .D(p_0_in__0__0[1]),
        .Q(rxvalid_cnt_reg__0[1]),
        .R(RST_RXUSRCLK_RESET));
(* counter = "37" *) 
   FDRE #(
    .INIT(1'b0)) 
     \rxvalid_cnt_reg[2] 
       (.C(pipe_rxusrclk_in),
        .CE(\<const1> ),
        .D(p_0_in__0__0[2]),
        .Q(rxvalid_cnt_reg__0[2]),
        .R(RST_RXUSRCLK_RESET));
(* counter = "37" *) 
   FDRE #(
    .INIT(1'b0)) 
     \rxvalid_cnt_reg[3] 
       (.C(pipe_rxusrclk_in),
        .CE(\<const1> ),
        .D(p_0_in__0__0[3]),
        .Q(rxvalid_cnt_reg__0[3]),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   FDRE rxvalid_reg1_reg
       (.C(pipe_rxusrclk_in),
        .CE(\<const1> ),
        .D(I11),
        .Q(rxvalid_reg1),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   FDRE rxvalid_reg2_reg
       (.C(pipe_rxusrclk_in),
        .CE(\<const1> ),
        .D(rxvalid_reg1),
        .Q(rxvalid_reg2),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   FDRE txcompliance_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_TXCOMPLIANCE),
        .Q(txcompliance_reg1),
        .R(SR));
(* ASYNC_REG *) 
   FDRE txcompliance_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txcompliance_reg1),
        .Q(txcompliance_reg2),
        .R(SR));
(* ASYNC_REG *) 
   FDRE txelecidle_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_TXELECIDLE),
        .Q(txelecidle_reg1),
        .R(SR));
(* ASYNC_REG *) 
   FDRE txelecidle_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txelecidle_reg1),
        .Q(txelecidle_reg2),
        .R(SR));
LUT6 #(
    .INIT(64'h000000000000C040)) 
     txphaligndone_reg1_i_1
       (.I0(O1),
        .I1(I1),
        .I2(I2),
        .I3(p_56_out),
        .I4(I3),
        .I5(I4),
        .O(SYNC_TXPHALIGNDONE));
LUT6 #(
    .INIT(64'h000000000000C040)) 
     txphaligndone_reg1_i_1__0
       (.I0(O1),
        .I1(I1),
        .I2(I2),
        .I3(p_56_out),
        .I4(I3),
        .I5(I4),
        .O(O6));
LUT6 #(
    .INIT(64'h000000000000C040)) 
     txphaligndone_reg1_i_1__1
       (.I0(O1),
        .I1(I1),
        .I2(I2),
        .I3(p_56_out),
        .I4(I3),
        .I5(I4),
        .O(O7));
LUT6 #(
    .INIT(64'h000000000000C040)) 
     txphaligndone_reg1_i_1__2
       (.I0(O1),
        .I1(I1),
        .I2(I2),
        .I3(p_56_out),
        .I4(I3),
        .I5(I4),
        .O(O8));
(* ASYNC_REG *) 
   FDRE txresetdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(USER_TXRESETDONE),
        .Q(txresetdone_reg1),
        .R(SR));
(* ASYNC_REG *) 
   FDRE txresetdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txresetdone_reg1),
        .Q(txresetdone_reg2),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "vc709_pcie_x8_gen3_pipe_user" *) 
module vc709_pcie_x8_gen3vc709_pcie_x8_gen3_pipe_user_9
   (O1,
    O2,
    O3,
    p_0_in7_in,
    p_1_in8_in,
    p_2_in,
    USER_OOBCLK,
    PIPE_GEN3_RDY,
    SYNC_RXCDRLOCK,
    pipe_rx3_valid,
    pipe_rx3_phy_status,
    PIPE_RXEQ_CONVERGE,
    D,
    I1,
    I2,
    SYNC_RXPHALIGNDONE_M,
    I3,
    p_259_out,
    I4,
    p_361_out,
    p_261_out,
    SR,
    pipe_oobclk_in,
    pipe_pclk_sel_out,
    pipe_pclk_in,
    USER_RXRESETDONE,
    USER_TXRESETDONE,
    PIPE_TXCOMPLIANCE,
    PIPE_TXELECIDLE,
    I5,
    RST_RXUSRCLK_RESET,
    I6,
    pipe_rxusrclk_in,
    PIPE_RXSTATUS,
    I7,
    RST_RATE_IDLE,
    USER_RATE_RXSYNC,
    USER_RATE_DONE,
    p_243_out,
    O40,
    USER_RESETOVRD_START,
    RATE_PHYSTATUS,
    I8);
  output O1;
  output O2;
  output O3;
  output p_0_in7_in;
  output p_1_in8_in;
  output p_2_in;
  output USER_OOBCLK;
  output [0:0]PIPE_GEN3_RDY;
  output SYNC_RXCDRLOCK;
  output pipe_rx3_valid;
  output pipe_rx3_phy_status;
  output [0:0]PIPE_RXEQ_CONVERGE;
  output [0:0]D;
  input I1;
  input I2;
  input SYNC_RXPHALIGNDONE_M;
  input I3;
  input p_259_out;
  input I4;
  input p_361_out;
  input p_261_out;
  input [0:0]SR;
  input pipe_oobclk_in;
  input [0:0]pipe_pclk_sel_out;
  input pipe_pclk_in;
  input USER_RXRESETDONE;
  input USER_TXRESETDONE;
  input [0:0]PIPE_TXCOMPLIANCE;
  input [0:0]PIPE_TXELECIDLE;
  input I5;
  input RST_RXUSRCLK_RESET;
  input I6;
  input pipe_rxusrclk_in;
  input [0:0]PIPE_RXSTATUS;
  input I7;
  input [0:0]RST_RATE_IDLE;
  input USER_RATE_RXSYNC;
  input USER_RATE_DONE;
  input p_243_out;
  input O40;
  input USER_RESETOVRD_START;
  input RATE_PHYSTATUS;
  input I8;

  wire \<const0> ;
  wire \<const1> ;
  wire [0:0]D;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire O1;
  wire O2;
  wire O3;
  wire O40;
  wire [0:0]PIPE_GEN3_RDY;
  wire [0:0]PIPE_RXEQ_CONVERGE;
  wire [0:0]PIPE_RXSTATUS;
  wire [0:0]PIPE_TXCOMPLIANCE;
  wire [0:0]PIPE_TXELECIDLE;
  wire RATE_PHYSTATUS;
  wire [0:0]RST_RATE_IDLE;
  wire RST_RXUSRCLK_RESET;
  wire [0:0]SR;
  wire SYNC_RXCDRLOCK;
  wire SYNC_RXPHALIGNDONE_M;
  wire USER_OOBCLK;
  wire USER_RATE_DONE;
  wire USER_RATE_RXSYNC;
  wire USER_RESETOVRD_START;
  wire USER_RXRESETDONE;
  wire USER_TXRESETDONE;
  wire [21:0]converge_cnt_reg;
  wire gen3_rdy0;
  wire n_0_PCIE_3_0_i_i_176;
  wire \n_0_converge_cnt[0]_i_10__2 ;
  wire \n_0_converge_cnt[0]_i_11__2 ;
  wire \n_0_converge_cnt[0]_i_1__5 ;
  wire \n_0_converge_cnt[0]_i_4__2 ;
  wire \n_0_converge_cnt[0]_i_5__2 ;
  wire \n_0_converge_cnt[0]_i_6__2 ;
  wire \n_0_converge_cnt[0]_i_7__2 ;
  wire \n_0_converge_cnt[0]_i_8__2 ;
  wire \n_0_converge_cnt[0]_i_9__2 ;
  wire \n_0_converge_cnt[12]_i_2__2 ;
  wire \n_0_converge_cnt[12]_i_3__2 ;
  wire \n_0_converge_cnt[12]_i_4__2 ;
  wire \n_0_converge_cnt[12]_i_5__2 ;
  wire \n_0_converge_cnt[16]_i_2__2 ;
  wire \n_0_converge_cnt[16]_i_3__2 ;
  wire \n_0_converge_cnt[16]_i_4__2 ;
  wire \n_0_converge_cnt[16]_i_5__2 ;
  wire \n_0_converge_cnt[20]_i_2__2 ;
  wire \n_0_converge_cnt[20]_i_3__2 ;
  wire \n_0_converge_cnt[4]_i_2__2 ;
  wire \n_0_converge_cnt[4]_i_3__2 ;
  wire \n_0_converge_cnt[4]_i_4__2 ;
  wire \n_0_converge_cnt[4]_i_5__2 ;
  wire \n_0_converge_cnt[8]_i_2__2 ;
  wire \n_0_converge_cnt[8]_i_3__2 ;
  wire \n_0_converge_cnt[8]_i_4__2 ;
  wire \n_0_converge_cnt[8]_i_5__2 ;
  wire \n_0_converge_cnt_reg[0]_i_3__2 ;
  wire \n_0_converge_cnt_reg[12]_i_1__2 ;
  wire \n_0_converge_cnt_reg[16]_i_1__2 ;
  wire \n_0_converge_cnt_reg[4]_i_1__2 ;
  wire \n_0_converge_cnt_reg[8]_i_1__2 ;
  wire n_0_converge_gen3_i_1__2;
  wire n_0_converge_gen3_reg;
  wire \n_0_gth_channel.gthe2_channel_i_i_100 ;
  wire \n_0_gth_channel.gthe2_channel_i_i_101 ;
  wire \n_0_gth_channel.gthe2_channel_i_i_102 ;
  wire \n_0_oobclk_div.oobclk_i_1__2 ;
  wire \n_1_converge_cnt_reg[0]_i_3__2 ;
  wire \n_1_converge_cnt_reg[12]_i_1__2 ;
  wire \n_1_converge_cnt_reg[16]_i_1__2 ;
  wire \n_1_converge_cnt_reg[4]_i_1__2 ;
  wire \n_1_converge_cnt_reg[8]_i_1__2 ;
  wire \n_2_converge_cnt_reg[0]_i_3__2 ;
  wire \n_2_converge_cnt_reg[12]_i_1__2 ;
  wire \n_2_converge_cnt_reg[16]_i_1__2 ;
  wire \n_2_converge_cnt_reg[4]_i_1__2 ;
  wire \n_2_converge_cnt_reg[8]_i_1__2 ;
  wire \n_3_converge_cnt_reg[0]_i_3__2 ;
  wire \n_3_converge_cnt_reg[12]_i_1__2 ;
  wire \n_3_converge_cnt_reg[16]_i_1__2 ;
  wire \n_3_converge_cnt_reg[20]_i_1__2 ;
  wire \n_3_converge_cnt_reg[4]_i_1__2 ;
  wire \n_3_converge_cnt_reg[8]_i_1__2 ;
  wire \n_4_converge_cnt_reg[0]_i_3__2 ;
  wire \n_4_converge_cnt_reg[12]_i_1__2 ;
  wire \n_4_converge_cnt_reg[16]_i_1__2 ;
  wire \n_4_converge_cnt_reg[4]_i_1__2 ;
  wire \n_4_converge_cnt_reg[8]_i_1__2 ;
  wire \n_5_converge_cnt_reg[0]_i_3__2 ;
  wire \n_5_converge_cnt_reg[12]_i_1__2 ;
  wire \n_5_converge_cnt_reg[16]_i_1__2 ;
  wire \n_5_converge_cnt_reg[4]_i_1__2 ;
  wire \n_5_converge_cnt_reg[8]_i_1__2 ;
  wire \n_6_converge_cnt_reg[0]_i_3__2 ;
  wire \n_6_converge_cnt_reg[12]_i_1__2 ;
  wire \n_6_converge_cnt_reg[16]_i_1__2 ;
  wire \n_6_converge_cnt_reg[20]_i_1__2 ;
  wire \n_6_converge_cnt_reg[4]_i_1__2 ;
  wire \n_6_converge_cnt_reg[8]_i_1__2 ;
  wire \n_7_converge_cnt_reg[0]_i_3__2 ;
  wire \n_7_converge_cnt_reg[12]_i_1__2 ;
  wire \n_7_converge_cnt_reg[16]_i_1__2 ;
  wire \n_7_converge_cnt_reg[20]_i_1__2 ;
  wire \n_7_converge_cnt_reg[4]_i_1__2 ;
  wire \n_7_converge_cnt_reg[8]_i_1__2 ;
  wire [1:0]oobclk_cnt;
  wire p_0_in7_in;
  wire [3:0]p_0_in__0;
  wire [3:0]p_0_in__0__0;
  wire p_1_in8_in;
  wire [1:0]p_1_in__0;
  wire p_243_out;
  wire p_259_out;
  wire p_261_out;
  wire p_2_in;
  wire p_361_out;
  wire pclk_sel_reg1;
  wire pclk_sel_reg2;
  wire pipe_oobclk_in;
  wire pipe_pclk_in;
  wire [0:0]pipe_pclk_sel_out;
  wire pipe_rx3_phy_status;
  wire pipe_rx3_valid;
  wire pipe_rxusrclk_in;
  wire rate_done_reg1;
  wire rate_done_reg2;
  wire rate_gen3_reg1;
  wire rate_gen3_reg2;
  wire rate_idle_reg1;
  wire rate_idle_reg2;
  wire rate_rxsync_reg1;
  wire rate_rxsync_reg2;
  wire resetovrd_start_reg1;
  wire resetovrd_start_reg2;
  wire rst_idle_reg1;
  wire rst_idle_reg2;
  wire [3:0]rxcdrlock_cnt_reg__0;
  wire rxcdrlock_reg1;
  wire rxcdrlock_reg2;
  wire rxeq_adapt_done_reg1;
  wire rxeq_adapt_done_reg2;
  wire rxresetdone_reg1;
  wire rxresetdone_reg2;
  wire rxstatus_reg1;
  wire rxstatus_reg2;
  wire [3:0]rxvalid_cnt_reg__0;
  wire rxvalid_reg1;
  wire rxvalid_reg2;
  wire sel;
  wire txcompliance_reg1;
  wire txcompliance_reg2;
  wire txelecidle_reg1;
  wire txelecidle_reg2;
  wire txresetdone_reg1;
  wire txresetdone_reg2;
  wire [3:1]\NLW_converge_cnt_reg[20]_i_1__2_CO_UNCONNECTED ;
  wire [3:2]\NLW_converge_cnt_reg[20]_i_1__2_O_UNCONNECTED ;

GND GND
       (.G(\<const0> ));
LUT5 #(
    .INIT(32'hFFFFA8FF)) 
     PCIE_3_0_i_i_13
       (.I0(RATE_PHYSTATUS),
        .I1(rate_idle_reg2),
        .I2(rate_rxsync_reg2),
        .I3(rst_idle_reg2),
        .I4(rate_done_reg2),
        .O(pipe_rx3_phy_status));
LUT6 #(
    .INIT(64'h0000000080000000)) 
     PCIE_3_0_i_i_14
       (.I0(rst_idle_reg2),
        .I1(rate_idle_reg2),
        .I2(I6),
        .I3(rxvalid_cnt_reg__0[3]),
        .I4(rxvalid_cnt_reg__0[2]),
        .I5(n_0_PCIE_3_0_i_i_176),
        .O(pipe_rx3_valid));
LUT2 #(
    .INIT(4'h7)) 
     PCIE_3_0_i_i_176
       (.I0(rxvalid_cnt_reg__0[0]),
        .I1(rxvalid_cnt_reg__0[1]),
        .O(n_0_PCIE_3_0_i_i_176));
VCC VCC
       (.P(\<const1> ));
LUT5 #(
    .INIT(32'h7FFFFFFF)) 
     \converge_cnt[0]_i_10__2 
       (.I0(converge_cnt_reg[15]),
        .I1(converge_cnt_reg[18]),
        .I2(converge_cnt_reg[19]),
        .I3(converge_cnt_reg[17]),
        .I4(converge_cnt_reg[16]),
        .O(\n_0_converge_cnt[0]_i_10__2 ));
LUT4 #(
    .INIT(16'h7FFF)) 
     \converge_cnt[0]_i_11__2 
       (.I0(converge_cnt_reg[9]),
        .I1(converge_cnt_reg[8]),
        .I2(converge_cnt_reg[11]),
        .I3(converge_cnt_reg[10]),
        .O(\n_0_converge_cnt[0]_i_11__2 ));
LUT4 #(
    .INIT(16'hFFDF)) 
     \converge_cnt[0]_i_1__5 
       (.I0(rst_idle_reg2),
        .I1(I8),
        .I2(rate_idle_reg2),
        .I3(rate_gen3_reg2),
        .O(\n_0_converge_cnt[0]_i_1__5 ));
LUT6 #(
    .INIT(64'hFFFFFFFF5555555D)) 
     \converge_cnt[0]_i_2__2 
       (.I0(converge_cnt_reg[21]),
        .I1(\n_0_converge_cnt[0]_i_4__2 ),
        .I2(converge_cnt_reg[6]),
        .I3(converge_cnt_reg[7]),
        .I4(converge_cnt_reg[5]),
        .I5(\n_0_converge_cnt[0]_i_5__2 ),
        .O(sel));
(* SOFT_HLUTNM = "soft_lutpair123" *) 
   LUT5 #(
    .INIT(32'h00000001)) 
     \converge_cnt[0]_i_4__2 
       (.I0(converge_cnt_reg[12]),
        .I1(converge_cnt_reg[14]),
        .I2(converge_cnt_reg[20]),
        .I3(converge_cnt_reg[3]),
        .I4(converge_cnt_reg[4]),
        .O(\n_0_converge_cnt[0]_i_4__2 ));
LUT6 #(
    .INIT(64'h0A0B0A0F0A0B0A0B)) 
     \converge_cnt[0]_i_5__2 
       (.I0(\n_0_converge_cnt[0]_i_10__2 ),
        .I1(converge_cnt_reg[13]),
        .I2(converge_cnt_reg[20]),
        .I3(converge_cnt_reg[14]),
        .I4(converge_cnt_reg[12]),
        .I5(\n_0_converge_cnt[0]_i_11__2 ),
        .O(\n_0_converge_cnt[0]_i_5__2 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[0]_i_6__2 
       (.I0(converge_cnt_reg[3]),
        .O(\n_0_converge_cnt[0]_i_6__2 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[0]_i_7__2 
       (.I0(converge_cnt_reg[2]),
        .O(\n_0_converge_cnt[0]_i_7__2 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[0]_i_8__2 
       (.I0(converge_cnt_reg[1]),
        .O(\n_0_converge_cnt[0]_i_8__2 ));
LUT1 #(
    .INIT(2'h1)) 
     \converge_cnt[0]_i_9__2 
       (.I0(converge_cnt_reg[0]),
        .O(\n_0_converge_cnt[0]_i_9__2 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[12]_i_2__2 
       (.I0(converge_cnt_reg[15]),
        .O(\n_0_converge_cnt[12]_i_2__2 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[12]_i_3__2 
       (.I0(converge_cnt_reg[14]),
        .O(\n_0_converge_cnt[12]_i_3__2 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[12]_i_4__2 
       (.I0(converge_cnt_reg[13]),
        .O(\n_0_converge_cnt[12]_i_4__2 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[12]_i_5__2 
       (.I0(converge_cnt_reg[12]),
        .O(\n_0_converge_cnt[12]_i_5__2 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[16]_i_2__2 
       (.I0(converge_cnt_reg[19]),
        .O(\n_0_converge_cnt[16]_i_2__2 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[16]_i_3__2 
       (.I0(converge_cnt_reg[18]),
        .O(\n_0_converge_cnt[16]_i_3__2 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[16]_i_4__2 
       (.I0(converge_cnt_reg[17]),
        .O(\n_0_converge_cnt[16]_i_4__2 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[16]_i_5__2 
       (.I0(converge_cnt_reg[16]),
        .O(\n_0_converge_cnt[16]_i_5__2 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[20]_i_2__2 
       (.I0(converge_cnt_reg[21]),
        .O(\n_0_converge_cnt[20]_i_2__2 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[20]_i_3__2 
       (.I0(converge_cnt_reg[20]),
        .O(\n_0_converge_cnt[20]_i_3__2 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[4]_i_2__2 
       (.I0(converge_cnt_reg[7]),
        .O(\n_0_converge_cnt[4]_i_2__2 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[4]_i_3__2 
       (.I0(converge_cnt_reg[6]),
        .O(\n_0_converge_cnt[4]_i_3__2 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[4]_i_4__2 
       (.I0(converge_cnt_reg[5]),
        .O(\n_0_converge_cnt[4]_i_4__2 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[4]_i_5__2 
       (.I0(converge_cnt_reg[4]),
        .O(\n_0_converge_cnt[4]_i_5__2 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[8]_i_2__2 
       (.I0(converge_cnt_reg[11]),
        .O(\n_0_converge_cnt[8]_i_2__2 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[8]_i_3__2 
       (.I0(converge_cnt_reg[10]),
        .O(\n_0_converge_cnt[8]_i_3__2 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[8]_i_4__2 
       (.I0(converge_cnt_reg[9]),
        .O(\n_0_converge_cnt[8]_i_4__2 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[8]_i_5__2 
       (.I0(converge_cnt_reg[8]),
        .O(\n_0_converge_cnt[8]_i_5__2 ));
(* counter = "38" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[0] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_7_converge_cnt_reg[0]_i_3__2 ),
        .Q(converge_cnt_reg[0]),
        .R(\n_0_converge_cnt[0]_i_1__5 ));
CARRY4 \converge_cnt_reg[0]_i_3__2 
       (.CI(\<const0> ),
        .CO({\n_0_converge_cnt_reg[0]_i_3__2 ,\n_1_converge_cnt_reg[0]_i_3__2 ,\n_2_converge_cnt_reg[0]_i_3__2 ,\n_3_converge_cnt_reg[0]_i_3__2 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const1> }),
        .O({\n_4_converge_cnt_reg[0]_i_3__2 ,\n_5_converge_cnt_reg[0]_i_3__2 ,\n_6_converge_cnt_reg[0]_i_3__2 ,\n_7_converge_cnt_reg[0]_i_3__2 }),
        .S({\n_0_converge_cnt[0]_i_6__2 ,\n_0_converge_cnt[0]_i_7__2 ,\n_0_converge_cnt[0]_i_8__2 ,\n_0_converge_cnt[0]_i_9__2 }));
(* counter = "38" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[10] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_5_converge_cnt_reg[8]_i_1__2 ),
        .Q(converge_cnt_reg[10]),
        .R(\n_0_converge_cnt[0]_i_1__5 ));
(* counter = "38" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[11] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_4_converge_cnt_reg[8]_i_1__2 ),
        .Q(converge_cnt_reg[11]),
        .R(\n_0_converge_cnt[0]_i_1__5 ));
(* counter = "38" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[12] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_7_converge_cnt_reg[12]_i_1__2 ),
        .Q(converge_cnt_reg[12]),
        .R(\n_0_converge_cnt[0]_i_1__5 ));
CARRY4 \converge_cnt_reg[12]_i_1__2 
       (.CI(\n_0_converge_cnt_reg[8]_i_1__2 ),
        .CO({\n_0_converge_cnt_reg[12]_i_1__2 ,\n_1_converge_cnt_reg[12]_i_1__2 ,\n_2_converge_cnt_reg[12]_i_1__2 ,\n_3_converge_cnt_reg[12]_i_1__2 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\n_4_converge_cnt_reg[12]_i_1__2 ,\n_5_converge_cnt_reg[12]_i_1__2 ,\n_6_converge_cnt_reg[12]_i_1__2 ,\n_7_converge_cnt_reg[12]_i_1__2 }),
        .S({\n_0_converge_cnt[12]_i_2__2 ,\n_0_converge_cnt[12]_i_3__2 ,\n_0_converge_cnt[12]_i_4__2 ,\n_0_converge_cnt[12]_i_5__2 }));
(* counter = "38" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[13] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_6_converge_cnt_reg[12]_i_1__2 ),
        .Q(converge_cnt_reg[13]),
        .R(\n_0_converge_cnt[0]_i_1__5 ));
(* counter = "38" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[14] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_5_converge_cnt_reg[12]_i_1__2 ),
        .Q(converge_cnt_reg[14]),
        .R(\n_0_converge_cnt[0]_i_1__5 ));
(* counter = "38" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[15] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_4_converge_cnt_reg[12]_i_1__2 ),
        .Q(converge_cnt_reg[15]),
        .R(\n_0_converge_cnt[0]_i_1__5 ));
(* counter = "38" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[16] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_7_converge_cnt_reg[16]_i_1__2 ),
        .Q(converge_cnt_reg[16]),
        .R(\n_0_converge_cnt[0]_i_1__5 ));
CARRY4 \converge_cnt_reg[16]_i_1__2 
       (.CI(\n_0_converge_cnt_reg[12]_i_1__2 ),
        .CO({\n_0_converge_cnt_reg[16]_i_1__2 ,\n_1_converge_cnt_reg[16]_i_1__2 ,\n_2_converge_cnt_reg[16]_i_1__2 ,\n_3_converge_cnt_reg[16]_i_1__2 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\n_4_converge_cnt_reg[16]_i_1__2 ,\n_5_converge_cnt_reg[16]_i_1__2 ,\n_6_converge_cnt_reg[16]_i_1__2 ,\n_7_converge_cnt_reg[16]_i_1__2 }),
        .S({\n_0_converge_cnt[16]_i_2__2 ,\n_0_converge_cnt[16]_i_3__2 ,\n_0_converge_cnt[16]_i_4__2 ,\n_0_converge_cnt[16]_i_5__2 }));
(* counter = "38" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[17] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_6_converge_cnt_reg[16]_i_1__2 ),
        .Q(converge_cnt_reg[17]),
        .R(\n_0_converge_cnt[0]_i_1__5 ));
(* counter = "38" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[18] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_5_converge_cnt_reg[16]_i_1__2 ),
        .Q(converge_cnt_reg[18]),
        .R(\n_0_converge_cnt[0]_i_1__5 ));
(* counter = "38" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[19] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_4_converge_cnt_reg[16]_i_1__2 ),
        .Q(converge_cnt_reg[19]),
        .R(\n_0_converge_cnt[0]_i_1__5 ));
(* counter = "38" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[1] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_6_converge_cnt_reg[0]_i_3__2 ),
        .Q(converge_cnt_reg[1]),
        .R(\n_0_converge_cnt[0]_i_1__5 ));
(* counter = "38" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[20] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_7_converge_cnt_reg[20]_i_1__2 ),
        .Q(converge_cnt_reg[20]),
        .R(\n_0_converge_cnt[0]_i_1__5 ));
CARRY4 \converge_cnt_reg[20]_i_1__2 
       (.CI(\n_0_converge_cnt_reg[16]_i_1__2 ),
        .CO({\NLW_converge_cnt_reg[20]_i_1__2_CO_UNCONNECTED [3:1],\n_3_converge_cnt_reg[20]_i_1__2 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\NLW_converge_cnt_reg[20]_i_1__2_O_UNCONNECTED [3:2],\n_6_converge_cnt_reg[20]_i_1__2 ,\n_7_converge_cnt_reg[20]_i_1__2 }),
        .S({\<const0> ,\<const0> ,\n_0_converge_cnt[20]_i_2__2 ,\n_0_converge_cnt[20]_i_3__2 }));
(* counter = "38" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[21] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_6_converge_cnt_reg[20]_i_1__2 ),
        .Q(converge_cnt_reg[21]),
        .R(\n_0_converge_cnt[0]_i_1__5 ));
(* counter = "38" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[2] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_5_converge_cnt_reg[0]_i_3__2 ),
        .Q(converge_cnt_reg[2]),
        .R(\n_0_converge_cnt[0]_i_1__5 ));
(* counter = "38" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[3] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_4_converge_cnt_reg[0]_i_3__2 ),
        .Q(converge_cnt_reg[3]),
        .R(\n_0_converge_cnt[0]_i_1__5 ));
(* counter = "38" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[4] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_7_converge_cnt_reg[4]_i_1__2 ),
        .Q(converge_cnt_reg[4]),
        .R(\n_0_converge_cnt[0]_i_1__5 ));
CARRY4 \converge_cnt_reg[4]_i_1__2 
       (.CI(\n_0_converge_cnt_reg[0]_i_3__2 ),
        .CO({\n_0_converge_cnt_reg[4]_i_1__2 ,\n_1_converge_cnt_reg[4]_i_1__2 ,\n_2_converge_cnt_reg[4]_i_1__2 ,\n_3_converge_cnt_reg[4]_i_1__2 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\n_4_converge_cnt_reg[4]_i_1__2 ,\n_5_converge_cnt_reg[4]_i_1__2 ,\n_6_converge_cnt_reg[4]_i_1__2 ,\n_7_converge_cnt_reg[4]_i_1__2 }),
        .S({\n_0_converge_cnt[4]_i_2__2 ,\n_0_converge_cnt[4]_i_3__2 ,\n_0_converge_cnt[4]_i_4__2 ,\n_0_converge_cnt[4]_i_5__2 }));
(* counter = "38" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[5] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_6_converge_cnt_reg[4]_i_1__2 ),
        .Q(converge_cnt_reg[5]),
        .R(\n_0_converge_cnt[0]_i_1__5 ));
(* counter = "38" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[6] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_5_converge_cnt_reg[4]_i_1__2 ),
        .Q(converge_cnt_reg[6]),
        .R(\n_0_converge_cnt[0]_i_1__5 ));
(* counter = "38" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[7] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_4_converge_cnt_reg[4]_i_1__2 ),
        .Q(converge_cnt_reg[7]),
        .R(\n_0_converge_cnt[0]_i_1__5 ));
(* counter = "38" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[8] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_7_converge_cnt_reg[8]_i_1__2 ),
        .Q(converge_cnt_reg[8]),
        .R(\n_0_converge_cnt[0]_i_1__5 ));
CARRY4 \converge_cnt_reg[8]_i_1__2 
       (.CI(\n_0_converge_cnt_reg[4]_i_1__2 ),
        .CO({\n_0_converge_cnt_reg[8]_i_1__2 ,\n_1_converge_cnt_reg[8]_i_1__2 ,\n_2_converge_cnt_reg[8]_i_1__2 ,\n_3_converge_cnt_reg[8]_i_1__2 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\n_4_converge_cnt_reg[8]_i_1__2 ,\n_5_converge_cnt_reg[8]_i_1__2 ,\n_6_converge_cnt_reg[8]_i_1__2 ,\n_7_converge_cnt_reg[8]_i_1__2 }),
        .S({\n_0_converge_cnt[8]_i_2__2 ,\n_0_converge_cnt[8]_i_3__2 ,\n_0_converge_cnt[8]_i_4__2 ,\n_0_converge_cnt[8]_i_5__2 }));
(* counter = "38" *) 
   FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[9] 
       (.C(pipe_pclk_in),
        .CE(sel),
        .D(\n_6_converge_cnt_reg[8]_i_1__2 ),
        .Q(converge_cnt_reg[9]),
        .R(\n_0_converge_cnt[0]_i_1__5 ));
LUT4 #(
    .INIT(16'h2220)) 
     converge_gen3_i_1__2
       (.I0(rate_gen3_reg2),
        .I1(I8),
        .I2(rxeq_adapt_done_reg2),
        .I3(n_0_converge_gen3_reg),
        .O(n_0_converge_gen3_i_1__2));
FDRE #(
    .INIT(1'b0)) 
     converge_gen3_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_converge_gen3_i_1__2),
        .Q(n_0_converge_gen3_reg),
        .R(\<const0> ));
LUT2 #(
    .INIT(4'h8)) 
     gen3_rdy_i_1__2
       (.I0(rate_idle_reg2),
        .I1(rate_gen3_reg2),
        .O(gen3_rdy0));
FDRE #(
    .INIT(1'b0)) 
     gen3_rdy_reg
       (.C(pipe_rxusrclk_in),
        .CE(\<const1> ),
        .D(gen3_rdy0),
        .Q(PIPE_GEN3_RDY),
        .R(RST_RXUSRCLK_RESET));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     \gth_channel.gthe2_channel_i_i_100 
       (.I0(converge_cnt_reg[0]),
        .I1(converge_cnt_reg[6]),
        .I2(converge_cnt_reg[7]),
        .I3(converge_cnt_reg[5]),
        .I4(converge_cnt_reg[2]),
        .I5(converge_cnt_reg[1]),
        .O(\n_0_gth_channel.gthe2_channel_i_i_100 ));
LUT4 #(
    .INIT(16'h4000)) 
     \gth_channel.gthe2_channel_i_i_101 
       (.I0(converge_cnt_reg[4]),
        .I1(converge_cnt_reg[3]),
        .I2(converge_cnt_reg[13]),
        .I3(converge_cnt_reg[21]),
        .O(\n_0_gth_channel.gthe2_channel_i_i_101 ));
(* SOFT_HLUTNM = "soft_lutpair123" *) 
   LUT3 #(
    .INIT(8'h01)) 
     \gth_channel.gthe2_channel_i_i_102 
       (.I0(converge_cnt_reg[20]),
        .I1(converge_cnt_reg[14]),
        .I2(converge_cnt_reg[12]),
        .O(\n_0_gth_channel.gthe2_channel_i_i_102 ));
LUT6 #(
    .INIT(64'hBBABBBABAAAABBAB)) 
     \gth_channel.gthe2_channel_i_i_61 
       (.I0(O2),
        .I1(I4),
        .I2(I2),
        .I3(p_361_out),
        .I4(I3),
        .I5(p_261_out),
        .O(O3));
LUT6 #(
    .INIT(64'hFFFFFFFF10000000)) 
     \gth_channel.gthe2_channel_i_i_68 
       (.I0(\n_0_converge_cnt[0]_i_11__2 ),
        .I1(\n_0_converge_cnt[0]_i_10__2 ),
        .I2(\n_0_gth_channel.gthe2_channel_i_i_100 ),
        .I3(\n_0_gth_channel.gthe2_channel_i_i_101 ),
        .I4(\n_0_gth_channel.gthe2_channel_i_i_102 ),
        .I5(n_0_converge_gen3_reg),
        .O(PIPE_RXEQ_CONVERGE));
LUT6 #(
    .INIT(64'hBBABBBABAAAABBAB)) 
     \gth_channel.gthe2_channel_i_i_81 
       (.I0(O2),
        .I1(I1),
        .I2(I2),
        .I3(SYNC_RXPHALIGNDONE_M),
        .I4(I3),
        .I5(p_259_out),
        .O(O1));
LUT2 #(
    .INIT(4'h7)) 
     \gth_channel.gthe2_channel_i_i_83 
       (.I0(txelecidle_reg2),
        .I1(txcompliance_reg2),
        .O(O2));
(* RETAIN_INVERTER *) 
   (* SOFT_HLUTNM = "soft_lutpair124" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \oobclk_div.oobclk_cnt[0]_i_1__2 
       (.I0(oobclk_cnt[0]),
        .O(p_1_in__0[0]));
(* SOFT_HLUTNM = "soft_lutpair124" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \oobclk_div.oobclk_cnt[1]_i_1__2 
       (.I0(oobclk_cnt[0]),
        .I1(oobclk_cnt[1]),
        .O(p_1_in__0[1]));
FDRE \oobclk_div.oobclk_cnt_reg[0] 
       (.C(pipe_oobclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[0]),
        .Q(oobclk_cnt[0]),
        .R(SR));
FDRE \oobclk_div.oobclk_cnt_reg[1] 
       (.C(pipe_oobclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[1]),
        .Q(oobclk_cnt[1]),
        .R(SR));
LUT3 #(
    .INIT(8'hB8)) 
     \oobclk_div.oobclk_i_1__2 
       (.I0(oobclk_cnt[1]),
        .I1(pclk_sel_reg2),
        .I2(oobclk_cnt[0]),
        .O(\n_0_oobclk_div.oobclk_i_1__2 ));
FDRE \oobclk_div.oobclk_reg 
       (.C(pipe_oobclk_in),
        .CE(\<const1> ),
        .D(\n_0_oobclk_div.oobclk_i_1__2 ),
        .Q(USER_OOBCLK),
        .R(SR));
(* ASYNC_REG *) 
   FDRE pclk_sel_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(pipe_pclk_sel_out),
        .Q(pclk_sel_reg1),
        .R(SR));
(* ASYNC_REG *) 
   FDRE pclk_sel_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(pclk_sel_reg1),
        .Q(pclk_sel_reg2),
        .R(SR));
LUT1 #(
    .INIT(2'h2)) 
     \pipe_lane[3].pipe_user_ii_0 
       (.I0(txcompliance_reg2),
        .O(p_0_in7_in));
LUT1 #(
    .INIT(2'h2)) 
     \pipe_lane[3].pipe_user_ii_1 
       (.I0(txelecidle_reg2),
        .O(p_1_in8_in));
LUT1 #(
    .INIT(2'h2)) 
     \pipe_lane[3].pipe_user_ii_2 
       (.I0(rst_idle_reg2),
        .O(p_2_in));
(* ASYNC_REG *) 
   FDRE rate_done_reg1_reg
       (.C(pipe_rxusrclk_in),
        .CE(\<const1> ),
        .D(USER_RATE_DONE),
        .Q(rate_done_reg1),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   FDRE rate_done_reg2_reg
       (.C(pipe_rxusrclk_in),
        .CE(\<const1> ),
        .D(rate_done_reg1),
        .Q(rate_done_reg2),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   FDRE rate_gen3_reg1_reg
       (.C(pipe_rxusrclk_in),
        .CE(\<const1> ),
        .D(p_243_out),
        .Q(rate_gen3_reg1),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   FDRE rate_gen3_reg2_reg
       (.C(pipe_rxusrclk_in),
        .CE(\<const1> ),
        .D(rate_gen3_reg1),
        .Q(rate_gen3_reg2),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   FDRE rate_idle_reg1_reg
       (.C(pipe_rxusrclk_in),
        .CE(\<const1> ),
        .D(RST_RATE_IDLE),
        .Q(rate_idle_reg1),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   FDRE rate_idle_reg2_reg
       (.C(pipe_rxusrclk_in),
        .CE(\<const1> ),
        .D(rate_idle_reg1),
        .Q(rate_idle_reg2),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   FDRE rate_rxsync_reg1_reg
       (.C(pipe_rxusrclk_in),
        .CE(\<const1> ),
        .D(USER_RATE_RXSYNC),
        .Q(rate_rxsync_reg1),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   FDRE rate_rxsync_reg2_reg
       (.C(pipe_rxusrclk_in),
        .CE(\<const1> ),
        .D(rate_rxsync_reg1),
        .Q(rate_rxsync_reg2),
        .R(RST_RXUSRCLK_RESET));
LUT2 #(
    .INIT(4'h8)) 
     \resetdone_reg1[3]_i_1 
       (.I0(txresetdone_reg2),
        .I1(rxresetdone_reg2),
        .O(D));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE resetovrd_start_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(USER_RESETOVRD_START),
        .Q(resetovrd_start_reg1),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE resetovrd_start_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(resetovrd_start_reg1),
        .Q(resetovrd_start_reg2),
        .R(SR));
(* ASYNC_REG *) 
   FDRE rst_idle_reg1_reg
       (.C(pipe_rxusrclk_in),
        .CE(\<const1> ),
        .D(I7),
        .Q(rst_idle_reg1),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   FDRE rst_idle_reg2_reg
       (.C(pipe_rxusrclk_in),
        .CE(\<const1> ),
        .D(rst_idle_reg1),
        .Q(rst_idle_reg2),
        .R(RST_RXUSRCLK_RESET));
LUT5 #(
    .INIT(32'hD0505050)) 
     \rxcdrlock_cnt[0]_i_1__2 
       (.I0(rxcdrlock_cnt_reg__0[0]),
        .I1(rxcdrlock_cnt_reg__0[2]),
        .I2(rxcdrlock_reg2),
        .I3(rxcdrlock_cnt_reg__0[3]),
        .I4(rxcdrlock_cnt_reg__0[1]),
        .O(p_0_in__0[0]));
LUT5 #(
    .INIT(32'h8F00F000)) 
     \rxcdrlock_cnt[1]_i_1__2 
       (.I0(rxcdrlock_cnt_reg__0[3]),
        .I1(rxcdrlock_cnt_reg__0[2]),
        .I2(rxcdrlock_cnt_reg__0[0]),
        .I3(rxcdrlock_reg2),
        .I4(rxcdrlock_cnt_reg__0[1]),
        .O(p_0_in__0[1]));
LUT5 #(
    .INIT(32'hF8780000)) 
     \rxcdrlock_cnt[2]_i_1__2 
       (.I0(rxcdrlock_cnt_reg__0[0]),
        .I1(rxcdrlock_cnt_reg__0[1]),
        .I2(rxcdrlock_cnt_reg__0[2]),
        .I3(rxcdrlock_cnt_reg__0[3]),
        .I4(rxcdrlock_reg2),
        .O(p_0_in__0[2]));
LUT5 #(
    .INIT(32'hFF008000)) 
     \rxcdrlock_cnt[3]_i_1__2 
       (.I0(rxcdrlock_cnt_reg__0[0]),
        .I1(rxcdrlock_cnt_reg__0[1]),
        .I2(rxcdrlock_cnt_reg__0[2]),
        .I3(rxcdrlock_reg2),
        .I4(rxcdrlock_cnt_reg__0[3]),
        .O(p_0_in__0[3]));
(* counter = "36" *) 
   FDRE #(
    .INIT(1'b0)) 
     \rxcdrlock_cnt_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_0_in__0[0]),
        .Q(rxcdrlock_cnt_reg__0[0]),
        .R(SR));
(* counter = "36" *) 
   FDRE #(
    .INIT(1'b0)) 
     \rxcdrlock_cnt_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_0_in__0[1]),
        .Q(rxcdrlock_cnt_reg__0[1]),
        .R(SR));
(* counter = "36" *) 
   FDRE #(
    .INIT(1'b0)) 
     \rxcdrlock_cnt_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_0_in__0[2]),
        .Q(rxcdrlock_cnt_reg__0[2]),
        .R(SR));
(* counter = "36" *) 
   FDRE #(
    .INIT(1'b0)) 
     \rxcdrlock_cnt_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_0_in__0[3]),
        .Q(rxcdrlock_cnt_reg__0[3]),
        .R(SR));
LUT5 #(
    .INIT(32'h80000000)) 
     \rxcdrlock_reg1[3]_i_1 
       (.I0(rxcdrlock_cnt_reg__0[0]),
        .I1(rxcdrlock_cnt_reg__0[1]),
        .I2(rxcdrlock_cnt_reg__0[3]),
        .I3(rxcdrlock_cnt_reg__0[2]),
        .I4(I5),
        .O(SYNC_RXCDRLOCK));
(* ASYNC_REG *) 
   FDRE rxcdrlock_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I5),
        .Q(rxcdrlock_reg1),
        .R(SR));
(* ASYNC_REG *) 
   FDRE rxcdrlock_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxcdrlock_reg1),
        .Q(rxcdrlock_reg2),
        .R(SR));
(* ASYNC_REG *) 
   FDRE rxeq_adapt_done_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(O40),
        .Q(rxeq_adapt_done_reg1),
        .R(SR));
(* ASYNC_REG *) 
   FDRE rxeq_adapt_done_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_adapt_done_reg1),
        .Q(rxeq_adapt_done_reg2),
        .R(SR));
(* ASYNC_REG *) 
   FDRE rxresetdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(USER_RXRESETDONE),
        .Q(rxresetdone_reg1),
        .R(SR));
(* ASYNC_REG *) 
   FDRE rxresetdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxresetdone_reg1),
        .Q(rxresetdone_reg2),
        .R(SR));
(* ASYNC_REG *) 
   FDRE rxstatus_reg1_reg
       (.C(pipe_rxusrclk_in),
        .CE(\<const1> ),
        .D(PIPE_RXSTATUS),
        .Q(rxstatus_reg1),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   FDRE rxstatus_reg2_reg
       (.C(pipe_rxusrclk_in),
        .CE(\<const1> ),
        .D(rxstatus_reg1),
        .Q(rxstatus_reg2),
        .R(RST_RXUSRCLK_RESET));
LUT6 #(
    .INIT(64'hC404040404040404)) 
     \rxvalid_cnt[0]_i_1__2 
       (.I0(rxstatus_reg2),
        .I1(rxvalid_reg2),
        .I2(rxvalid_cnt_reg__0[0]),
        .I3(rxvalid_cnt_reg__0[1]),
        .I4(rxvalid_cnt_reg__0[2]),
        .I5(rxvalid_cnt_reg__0[3]),
        .O(p_0_in__0__0[0]));
LUT6 #(
    .INIT(64'h808000F000F00000)) 
     \rxvalid_cnt[1]_i_1__2 
       (.I0(rxvalid_cnt_reg__0[3]),
        .I1(rxvalid_cnt_reg__0[2]),
        .I2(rxvalid_reg2),
        .I3(rxstatus_reg2),
        .I4(rxvalid_cnt_reg__0[1]),
        .I5(rxvalid_cnt_reg__0[0]),
        .O(p_0_in__0__0[1]));
LUT6 #(
    .INIT(64'h880C0C0C0C000000)) 
     \rxvalid_cnt[2]_i_1__2 
       (.I0(rxvalid_cnt_reg__0[3]),
        .I1(rxvalid_reg2),
        .I2(rxstatus_reg2),
        .I3(rxvalid_cnt_reg__0[1]),
        .I4(rxvalid_cnt_reg__0[0]),
        .I5(rxvalid_cnt_reg__0[2]),
        .O(p_0_in__0__0[2]));
LUT6 #(
    .INIT(64'h8C08080808080808)) 
     \rxvalid_cnt[3]_i_1__2 
       (.I0(rxvalid_cnt_reg__0[3]),
        .I1(rxvalid_reg2),
        .I2(rxstatus_reg2),
        .I3(rxvalid_cnt_reg__0[2]),
        .I4(rxvalid_cnt_reg__0[1]),
        .I5(rxvalid_cnt_reg__0[0]),
        .O(p_0_in__0__0[3]));
(* counter = "37" *) 
   FDRE #(
    .INIT(1'b0)) 
     \rxvalid_cnt_reg[0] 
       (.C(pipe_rxusrclk_in),
        .CE(\<const1> ),
        .D(p_0_in__0__0[0]),
        .Q(rxvalid_cnt_reg__0[0]),
        .R(RST_RXUSRCLK_RESET));
(* counter = "37" *) 
   FDRE #(
    .INIT(1'b0)) 
     \rxvalid_cnt_reg[1] 
       (.C(pipe_rxusrclk_in),
        .CE(\<const1> ),
        .D(p_0_in__0__0[1]),
        .Q(rxvalid_cnt_reg__0[1]),
        .R(RST_RXUSRCLK_RESET));
(* counter = "37" *) 
   FDRE #(
    .INIT(1'b0)) 
     \rxvalid_cnt_reg[2] 
       (.C(pipe_rxusrclk_in),
        .CE(\<const1> ),
        .D(p_0_in__0__0[2]),
        .Q(rxvalid_cnt_reg__0[2]),
        .R(RST_RXUSRCLK_RESET));
(* counter = "37" *) 
   FDRE #(
    .INIT(1'b0)) 
     \rxvalid_cnt_reg[3] 
       (.C(pipe_rxusrclk_in),
        .CE(\<const1> ),
        .D(p_0_in__0__0[3]),
        .Q(rxvalid_cnt_reg__0[3]),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   FDRE rxvalid_reg1_reg
       (.C(pipe_rxusrclk_in),
        .CE(\<const1> ),
        .D(I6),
        .Q(rxvalid_reg1),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   FDRE rxvalid_reg2_reg
       (.C(pipe_rxusrclk_in),
        .CE(\<const1> ),
        .D(rxvalid_reg1),
        .Q(rxvalid_reg2),
        .R(RST_RXUSRCLK_RESET));
(* ASYNC_REG *) 
   FDRE txcompliance_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_TXCOMPLIANCE),
        .Q(txcompliance_reg1),
        .R(SR));
(* ASYNC_REG *) 
   FDRE txcompliance_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txcompliance_reg1),
        .Q(txcompliance_reg2),
        .R(SR));
(* ASYNC_REG *) 
   FDRE txelecidle_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(PIPE_TXELECIDLE),
        .Q(txelecidle_reg1),
        .R(SR));
(* ASYNC_REG *) 
   FDRE txelecidle_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txelecidle_reg1),
        .Q(txelecidle_reg2),
        .R(SR));
(* ASYNC_REG *) 
   FDRE txresetdone_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(USER_TXRESETDONE),
        .Q(txresetdone_reg1),
        .R(SR));
(* ASYNC_REG *) 
   FDRE txresetdone_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txresetdone_reg1),
        .Q(txresetdone_reg2),
        .R(SR));
endmodule

module vc709_pcie_x8_gen3vc709_pcie_x8_gen3_pipe_wrapper
   (Q,
    O1,
    O2,
    RST_QPLL_IDLE,
    O3,
    pipe_pclk_sel_out,
    O4,
    PIPERX0EQLPNEWTXCOEFFORPRESET,
    O5,
    O6,
    O7,
    PIPERX1EQLPNEWTXCOEFFORPRESET,
    O8,
    O9,
    O10,
    PIPERX2EQLPNEWTXCOEFFORPRESET,
    O11,
    O12,
    O13,
    PIPERX3EQLPNEWTXCOEFFORPRESET,
    O14,
    O15,
    O16,
    PIPERX4EQLPNEWTXCOEFFORPRESET,
    O17,
    O18,
    O19,
    PIPERX5EQLPNEWTXCOEFFORPRESET,
    O20,
    O21,
    O22,
    PIPERX6EQLPNEWTXCOEFFORPRESET,
    O23,
    O24,
    O25,
    PIPERX7EQLPNEWTXCOEFFORPRESET,
    O26,
    O27,
    O28,
    O29,
    O30,
    O31,
    O32,
    O33,
    O34,
    phy_rdy_int,
    USER_RST_IDLE,
    O35,
    O36,
    O37,
    INT_QPLLLOCK_OUT,
    PIPE_RXSTATUS,
    PIPE_GEN3_RDY,
    USER_RXEQ_ADAPT_DONE,
    pipe_rx0_valid,
    pipe_rx0_phy_status,
    PIPE_RXELECIDLE,
    ext_ch_gt_drprdy,
    ext_ch_gt_drpdo,
    PIPE_TXEQ_DONE,
    PIPE_RXEQ_DONE,
    pipe_rx0_eq_lffs_sel,
    INT_QPLLOUTCLK_OUT,
    INT_QPLLOUTREFCLK_OUT,
    pci_exp_txn,
    pci_exp_txp,
    pipe_rxoutclk_out,
    pipe_rxprbserr,
    pipe_txoutclk_out,
    PIPE_RXDATA,
    PIPE_RXDATAK,
    O38,
    pipe_rx1_valid,
    pipe_rx1_phy_status,
    pipe_rx1_eq_lffs_sel,
    O39,
    pipe_rx2_valid,
    pipe_rx2_phy_status,
    pipe_rx2_eq_lffs_sel,
    O40,
    pipe_rx3_valid,
    pipe_rx3_phy_status,
    pipe_rx3_eq_lffs_sel,
    O41,
    pipe_rx4_valid,
    pipe_rx4_phy_status,
    pipe_rx4_eq_lffs_sel,
    O42,
    pipe_rx5_valid,
    pipe_rx5_phy_status,
    pipe_rx5_eq_lffs_sel,
    O43,
    pipe_rx6_valid,
    pipe_rx6_phy_status,
    pipe_rx6_eq_lffs_sel,
    O44,
    pipe_rx7_valid,
    pipe_rx7_phy_status,
    pipe_rx7_eq_lffs_sel,
    pipe_rate_idle,
    ext_ch_gt_drpaddr,
    pipe_pclk_in,
    pipe_mmcm_lock_in,
    pipe_rxusrclk_in,
    pipe_dclk_in,
    DRP_RATE,
    pipe_oobclk_in,
    PIPE_TXCOMPLIANCE,
    PIPE_TXELECIDLE,
    PIPE_TXEQ_CONTROL,
    PIPE_TXEQ_DEEMPH,
    PIPE_TXEQ_PRESET,
    PIPE_RXEQ_CONTROL,
    PIPE_RXEQ_PRESET,
    PIPE_RXEQ_TXPRESET,
    PIPE_RXEQ_LFFS,
    sys_clk,
    pci_exp_rxn,
    pci_exp_rxp,
    PIPE_RXPOLARITY,
    pipe_rxprbscntreset,
    PIPE_RXSLIDE,
    PIPE_TXDEEMPH,
    pipe_tx_rcvr_det,
    pipe_txprbsforceerr,
    pipe_tx_swing,
    PIPE_POWERDOWN,
    pipe_loopback,
    pipe_rxprbssel,
    PIPETXMARGIN,
    pipe_txprbssel,
    PIPE_TXDATA,
    PIPE_TXDATAK,
    sys_reset,
    ext_ch_gt_drpen,
    ext_ch_gt_drpwe,
    ext_ch_gt_drpdi);
  output [0:0]Q;
  output O1;
  output [9:0]O2;
  output RST_QPLL_IDLE;
  output [4:0]O3;
  output [7:0]pipe_pclk_sel_out;
  output [15:0]O4;
  output [17:0]PIPERX0EQLPNEWTXCOEFFORPRESET;
  output [4:0]O5;
  output [5:0]O6;
  output [15:0]O7;
  output [17:0]PIPERX1EQLPNEWTXCOEFFORPRESET;
  output [4:0]O8;
  output [5:0]O9;
  output [15:0]O10;
  output [17:0]PIPERX2EQLPNEWTXCOEFFORPRESET;
  output [4:0]O11;
  output [5:0]O12;
  output [15:0]O13;
  output [17:0]PIPERX3EQLPNEWTXCOEFFORPRESET;
  output [4:0]O14;
  output [5:0]O15;
  output [15:0]O16;
  output [17:0]PIPERX4EQLPNEWTXCOEFFORPRESET;
  output [4:0]O17;
  output [5:0]O18;
  output [15:0]O19;
  output [17:0]PIPERX5EQLPNEWTXCOEFFORPRESET;
  output [4:0]O20;
  output [5:0]O21;
  output [15:0]O22;
  output [17:0]PIPERX6EQLPNEWTXCOEFFORPRESET;
  output [4:0]O23;
  output [5:0]O24;
  output [15:0]O25;
  output [17:0]PIPERX7EQLPNEWTXCOEFFORPRESET;
  output [6:0]O26;
  output [6:0]O27;
  output [6:0]O28;
  output [6:0]O29;
  output [6:0]O30;
  output [6:0]O31;
  output [6:0]O32;
  output [6:0]O33;
  output [5:0]O34;
  output phy_rdy_int;
  output USER_RST_IDLE;
  output O35;
  output O36;
  output O37;
  output [1:0]INT_QPLLLOCK_OUT;
  output [23:0]PIPE_RXSTATUS;
  output [7:0]PIPE_GEN3_RDY;
  output USER_RXEQ_ADAPT_DONE;
  output pipe_rx0_valid;
  output pipe_rx0_phy_status;
  output [7:0]PIPE_RXELECIDLE;
  output [7:0]ext_ch_gt_drprdy;
  output [127:0]ext_ch_gt_drpdo;
  output [7:0]PIPE_TXEQ_DONE;
  output [7:0]PIPE_RXEQ_DONE;
  output pipe_rx0_eq_lffs_sel;
  output [1:0]INT_QPLLOUTCLK_OUT;
  output [1:0]INT_QPLLOUTREFCLK_OUT;
  output [7:0]pci_exp_txn;
  output [7:0]pci_exp_txp;
  output [7:0]pipe_rxoutclk_out;
  output [7:0]pipe_rxprbserr;
  output pipe_txoutclk_out;
  output [255:0]PIPE_RXDATA;
  output [15:0]PIPE_RXDATAK;
  output O38;
  output pipe_rx1_valid;
  output pipe_rx1_phy_status;
  output pipe_rx1_eq_lffs_sel;
  output O39;
  output pipe_rx2_valid;
  output pipe_rx2_phy_status;
  output pipe_rx2_eq_lffs_sel;
  output O40;
  output pipe_rx3_valid;
  output pipe_rx3_phy_status;
  output pipe_rx3_eq_lffs_sel;
  output O41;
  output pipe_rx4_valid;
  output pipe_rx4_phy_status;
  output pipe_rx4_eq_lffs_sel;
  output O42;
  output pipe_rx5_valid;
  output pipe_rx5_phy_status;
  output pipe_rx5_eq_lffs_sel;
  output O43;
  output pipe_rx6_valid;
  output pipe_rx6_phy_status;
  output pipe_rx6_eq_lffs_sel;
  output O44;
  output pipe_rx7_valid;
  output pipe_rx7_phy_status;
  output pipe_rx7_eq_lffs_sel;
  output pipe_rate_idle;
  input [71:0]ext_ch_gt_drpaddr;
  input pipe_pclk_in;
  input pipe_mmcm_lock_in;
  input pipe_rxusrclk_in;
  input pipe_dclk_in;
  input [1:0]DRP_RATE;
  input pipe_oobclk_in;
  input [7:0]PIPE_TXCOMPLIANCE;
  input [7:0]PIPE_TXELECIDLE;
  input [15:0]PIPE_TXEQ_CONTROL;
  input [47:0]PIPE_TXEQ_DEEMPH;
  input [31:0]PIPE_TXEQ_PRESET;
  input [15:0]PIPE_RXEQ_CONTROL;
  input [23:0]PIPE_RXEQ_PRESET;
  input [31:0]PIPE_RXEQ_TXPRESET;
  input [47:0]PIPE_RXEQ_LFFS;
  input sys_clk;
  input [7:0]pci_exp_rxn;
  input [7:0]pci_exp_rxp;
  input [7:0]PIPE_RXPOLARITY;
  input pipe_rxprbscntreset;
  input [7:0]PIPE_RXSLIDE;
  input [0:0]PIPE_TXDEEMPH;
  input pipe_tx_rcvr_det;
  input pipe_txprbsforceerr;
  input pipe_tx_swing;
  input [15:0]PIPE_POWERDOWN;
  input [2:0]pipe_loopback;
  input [2:0]pipe_rxprbssel;
  input [2:0]PIPETXMARGIN;
  input [2:0]pipe_txprbssel;
  input [255:0]PIPE_TXDATA;
  input [15:0]PIPE_TXDATAK;
  input sys_reset;
  input [7:0]ext_ch_gt_drpen;
  input [7:0]ext_ch_gt_drpwe;
  input [127:0]ext_ch_gt_drpdi;

  wire \<const1> ;
  wire [1:0]DRP_RATE;
  wire DRP_START0;
  wire DRP_START0104_out;
  wire DRP_START0124_out;
  wire DRP_START0132_out;
  wire DRP_START057_out;
  wire DRP_START073_out;
  wire DRP_START092_out;
  wire DRP_START098_out;
  wire DRP_X160;
  wire DRP_X160100_out;
  wire DRP_X160106_out;
  wire DRP_X160126_out;
  wire DRP_X160134_out;
  wire DRP_X16059_out;
  wire DRP_X16075_out;
  wire DRP_X16094_out;
  wire DRP_X16X20_MODE0;
  wire DRP_X16X20_MODE0102_out;
  wire DRP_X16X20_MODE0108_out;
  wire DRP_X16X20_MODE0128_out;
  wire DRP_X16X20_MODE0130_out;
  wire DRP_X16X20_MODE0136_out;
  wire DRP_X16X20_MODE090_out;
  wire DRP_X16X20_MODE096_out;
  wire GT_CPLLPD0;
  wire GT_CPLLPD0118_out;
  wire GT_CPLLPD018_out;
  wire GT_CPLLPD028_out;
  wire GT_CPLLPD041_out;
  wire GT_CPLLPD051_out;
  wire GT_CPLLPD069_out;
  wire GT_CPLLPD088_out;
  wire GT_CPLLRESET0;
  wire GT_CPLLRESET0116_out;
  wire GT_CPLLRESET016_out;
  wire GT_CPLLRESET026_out;
  wire GT_CPLLRESET039_out;
  wire GT_CPLLRESET049_out;
  wire GT_CPLLRESET067_out;
  wire GT_CPLLRESET086_out;
  wire GT_RXPMARESET0;
  wire GT_RXPMARESET0111_out;
  wire GT_RXPMARESET011_out;
  wire GT_RXPMARESET021_out;
  wire GT_RXPMARESET034_out;
  wire GT_RXPMARESET044_out;
  wire GT_RXPMARESET062_out;
  wire GT_RXPMARESET081_out;
  wire [1:0]INT_QPLLLOCK_OUT;
  wire [1:0]INT_QPLLOUTCLK_OUT;
  wire [1:0]INT_QPLLOUTREFCLK_OUT;
  wire O1;
  wire [15:0]O10;
  wire [4:0]O11;
  wire [5:0]O12;
  wire [15:0]O13;
  wire [4:0]O14;
  wire [5:0]O15;
  wire [15:0]O16;
  wire [4:0]O17;
  wire [5:0]O18;
  wire [15:0]O19;
  wire [9:0]O2;
  wire [4:0]O20;
  wire [5:0]O21;
  wire [15:0]O22;
  wire [4:0]O23;
  wire [5:0]O24;
  wire [15:0]O25;
  wire [6:0]O26;
  wire [6:0]O27;
  wire [6:0]O28;
  wire [6:0]O29;
  wire [4:0]O3;
  wire [6:0]O30;
  wire [6:0]O31;
  wire [6:0]O32;
  wire [6:0]O33;
  wire [5:0]O34;
  wire O35;
  wire O36;
  wire O37;
  wire O38;
  wire O39;
  wire [15:0]O4;
  wire O40;
  wire O41;
  wire O42;
  wire O43;
  wire O44;
  wire [4:0]O5;
  wire [5:0]O6;
  wire [15:0]O7;
  wire [4:0]O8;
  wire [5:0]O9;
  wire [17:0]PIPERX0EQLPNEWTXCOEFFORPRESET;
  wire [17:0]PIPERX1EQLPNEWTXCOEFFORPRESET;
  wire [17:0]PIPERX2EQLPNEWTXCOEFFORPRESET;
  wire [17:0]PIPERX3EQLPNEWTXCOEFFORPRESET;
  wire [17:0]PIPERX4EQLPNEWTXCOEFFORPRESET;
  wire [17:0]PIPERX5EQLPNEWTXCOEFFORPRESET;
  wire [17:0]PIPERX6EQLPNEWTXCOEFFORPRESET;
  wire [17:0]PIPERX7EQLPNEWTXCOEFFORPRESET;
  wire [2:0]PIPETXMARGIN;
  wire [7:0]PIPE_GEN3_RDY;
  wire [15:0]PIPE_POWERDOWN;
  wire [255:0]PIPE_RXDATA;
  wire [15:0]PIPE_RXDATAK;
  wire [7:0]PIPE_RXELECIDLE;
  wire [15:0]PIPE_RXEQ_CONTROL;
  wire [7:0]PIPE_RXEQ_DONE;
  wire [47:0]PIPE_RXEQ_LFFS;
  wire [23:0]PIPE_RXEQ_PRESET;
  wire [31:0]PIPE_RXEQ_TXPRESET;
  wire [7:0]PIPE_RXPOLARITY;
  wire [7:0]PIPE_RXSLIDE;
  wire [23:0]PIPE_RXSTATUS;
  wire [7:0]PIPE_TXCOMPLIANCE;
  wire [255:0]PIPE_TXDATA;
  wire [15:0]PIPE_TXDATAK;
  wire [0:0]PIPE_TXDEEMPH;
  wire [7:0]PIPE_TXELECIDLE;
  wire [15:0]PIPE_TXEQ_CONTROL;
  wire [47:0]PIPE_TXEQ_DEEMPH;
  wire [7:0]PIPE_TXEQ_DONE;
  wire [31:0]PIPE_TXEQ_PRESET;
  wire [0:0]Q;
  wire QPLL_QPLLRESET0;
  wire RST_QPLL_IDLE;
  wire SYNC_TXSYNC_START0;
  wire SYNC_TXSYNC_START0122_out;
  wire SYNC_TXSYNC_START030_out;
  wire SYNC_TXSYNC_START053_out;
  wire SYNC_TXSYNC_START055_out;
  wire SYNC_TXSYNC_START071_out;
  wire SYNC_TXSYNC_START078_out;
  wire SYNC_TXSYNC_START08_out;
  wire USER_RST_IDLE;
  wire USER_RXEQ_ADAPT_DONE;
  wire clear;
  wire [71:0]ext_ch_gt_drpaddr;
  wire [127:0]ext_ch_gt_drpdi;
  wire [127:0]ext_ch_gt_drpdo;
  wire [7:0]ext_ch_gt_drpen;
  wire [7:0]ext_ch_gt_drprdy;
  wire [7:0]ext_ch_gt_drpwe;
  wire [7:0]gt_txphinitdone;
  wire \n_0_pipe_lane[0].gt_pipe_drp.pipe_drp_i ;
  wire \n_0_pipe_lane[0].gt_wrapper_i ;
  wire \n_0_pipe_lane[1].gt_pipe_drp.pipe_drp_i ;
  wire \n_0_pipe_lane[1].gt_wrapper_i ;
  wire \n_0_pipe_lane[1].pipe_user_i ;
  wire \n_0_pipe_lane[2].gt_pipe_drp.pipe_drp_i ;
  wire \n_0_pipe_lane[2].gt_wrapper_i ;
  wire \n_0_pipe_lane[2].pipe_user_i ;
  wire \n_0_pipe_lane[3].gt_pipe_drp.pipe_drp_i ;
  wire \n_0_pipe_lane[3].gt_wrapper_i ;
  wire \n_0_pipe_lane[3].pipe_user_i ;
  wire \n_0_pipe_lane[4].gt_pipe_drp.pipe_drp_i ;
  wire \n_0_pipe_lane[4].gt_wrapper_i ;
  wire \n_0_pipe_lane[4].pipe_user_i ;
  wire \n_0_pipe_lane[5].gt_pipe_drp.pipe_drp_i ;
  wire \n_0_pipe_lane[5].gt_wrapper_i ;
  wire \n_0_pipe_lane[5].pipe_user_i ;
  wire \n_0_pipe_lane[6].gt_pipe_drp.pipe_drp_i ;
  wire \n_0_pipe_lane[6].gt_wrapper_i ;
  wire \n_0_pipe_lane[7].gt_pipe_drp.pipe_drp_i ;
  wire \n_0_pipe_lane[7].gt_wrapper_i ;
  wire \n_0_pipe_lane[7].pipe_user_i ;
  wire \n_10_pipe_lane[0].pipe_sync_i ;
  wire \n_10_pipe_lane[0].pipe_user_i ;
  wire \n_10_pipe_lane[1].pipe_user_i ;
  wire \n_10_pipe_lane[2].pipe_user_i ;
  wire \n_10_pipe_lane[5].pipe_user_i ;
  wire \n_11_pipe_lane[3].pipe_user_i ;
  wire \n_11_pipe_lane[4].pipe_user_i ;
  wire \n_11_pipe_lane[6].gt_wrapper_i ;
  wire \n_11_pipe_lane[7].pipe_user_i ;
  wire \n_12_pipe_lane[0].gt_wrapper_i ;
  wire \n_12_pipe_lane[1].gt_wrapper_i ;
  wire \n_12_pipe_lane[2].gt_wrapper_i ;
  wire \n_12_pipe_lane[3].gt_wrapper_i ;
  wire \n_12_pipe_lane[4].gt_wrapper_i ;
  wire \n_12_pipe_lane[5].gt_wrapper_i ;
  wire \n_12_pipe_lane[5].pipe_user_i ;
  wire \n_12_pipe_lane[6].gt_wrapper_i ;
  wire \n_12_pipe_lane[6].pipe_user_i ;
  wire \n_12_pipe_lane[7].gt_wrapper_i ;
  wire \n_13_pipe_lane[0].gt_wrapper_i ;
  wire \n_13_pipe_lane[1].gt_wrapper_i ;
  wire \n_13_pipe_lane[1].pipe_user_i ;
  wire \n_13_pipe_lane[2].gt_wrapper_i ;
  wire \n_13_pipe_lane[2].pipe_user_i ;
  wire \n_13_pipe_lane[3].gt_wrapper_i ;
  wire \n_13_pipe_lane[4].gt_wrapper_i ;
  wire \n_13_pipe_lane[5].gt_wrapper_i ;
  wire \n_13_pipe_lane[6].gt_wrapper_i ;
  wire \n_13_pipe_lane[6].pipe_user_i ;
  wire \n_13_pipe_lane[7].gt_wrapper_i ;
  wire \n_14_pipe_lane[0].gt_pipe_rate.pipe_rate_i ;
  wire \n_14_pipe_lane[0].gt_wrapper_i ;
  wire \n_14_pipe_lane[1].gt_pipe_rate.pipe_rate_i ;
  wire \n_14_pipe_lane[1].gt_wrapper_i ;
  wire \n_14_pipe_lane[2].gt_pipe_rate.pipe_rate_i ;
  wire \n_14_pipe_lane[2].gt_wrapper_i ;
  wire \n_14_pipe_lane[3].gt_pipe_rate.pipe_rate_i ;
  wire \n_14_pipe_lane[3].gt_wrapper_i ;
  wire \n_14_pipe_lane[4].gt_pipe_rate.pipe_rate_i ;
  wire \n_14_pipe_lane[4].gt_wrapper_i ;
  wire \n_14_pipe_lane[5].gt_pipe_rate.pipe_rate_i ;
  wire \n_14_pipe_lane[5].gt_wrapper_i ;
  wire \n_14_pipe_lane[6].gt_pipe_rate.pipe_rate_i ;
  wire \n_14_pipe_lane[6].gt_wrapper_i ;
  wire \n_14_pipe_lane[6].pipe_user_i ;
  wire \n_14_pipe_lane[7].gt_pipe_rate.pipe_rate_i ;
  wire \n_14_pipe_lane[7].gt_wrapper_i ;
  wire \n_14_pipe_lane[7].pipe_user_i ;
  wire \n_15_pipe_lane[0].gt_pipe_rate.pipe_rate_i ;
  wire \n_15_pipe_lane[0].gt_wrapper_i ;
  wire \n_15_pipe_lane[1].gt_pipe_rate.pipe_rate_i ;
  wire \n_15_pipe_lane[1].gt_wrapper_i ;
  wire \n_15_pipe_lane[1].pipe_user_i ;
  wire \n_15_pipe_lane[2].gt_pipe_rate.pipe_rate_i ;
  wire \n_15_pipe_lane[2].gt_wrapper_i ;
  wire \n_15_pipe_lane[2].pipe_user_i ;
  wire \n_15_pipe_lane[3].gt_pipe_rate.pipe_rate_i ;
  wire \n_15_pipe_lane[3].gt_wrapper_i ;
  wire \n_15_pipe_lane[4].gt_pipe_rate.pipe_rate_i ;
  wire \n_15_pipe_lane[4].gt_wrapper_i ;
  wire \n_15_pipe_lane[5].gt_pipe_rate.pipe_rate_i ;
  wire \n_15_pipe_lane[5].gt_wrapper_i ;
  wire \n_15_pipe_lane[6].gt_pipe_rate.pipe_rate_i ;
  wire \n_15_pipe_lane[6].pipe_user_i ;
  wire \n_15_pipe_lane[7].gt_pipe_rate.pipe_rate_i ;
  wire \n_15_pipe_lane[7].gt_wrapper_i ;
  wire \n_16_pipe_lane[0].gt_pipe_drp.pipe_drp_i ;
  wire \n_16_pipe_lane[0].gt_pipe_rate.pipe_rate_i ;
  wire \n_16_pipe_lane[0].gt_wrapper_i ;
  wire \n_16_pipe_lane[1].gt_pipe_drp.pipe_drp_i ;
  wire \n_16_pipe_lane[1].gt_pipe_rate.pipe_rate_i ;
  wire \n_16_pipe_lane[2].gt_pipe_drp.pipe_drp_i ;
  wire \n_16_pipe_lane[2].gt_pipe_rate.pipe_rate_i ;
  wire \n_16_pipe_lane[3].gt_pipe_drp.pipe_drp_i ;
  wire \n_16_pipe_lane[3].gt_pipe_rate.pipe_rate_i ;
  wire \n_16_pipe_lane[4].gt_pipe_drp.pipe_drp_i ;
  wire \n_16_pipe_lane[4].gt_pipe_rate.pipe_rate_i ;
  wire \n_16_pipe_lane[5].gt_pipe_drp.pipe_drp_i ;
  wire \n_16_pipe_lane[5].gt_pipe_rate.pipe_rate_i ;
  wire \n_16_pipe_lane[6].gt_pipe_drp.pipe_drp_i ;
  wire \n_16_pipe_lane[6].gt_pipe_rate.pipe_rate_i ;
  wire \n_16_pipe_lane[6].pipe_user_i ;
  wire \n_16_pipe_lane[7].gt_pipe_drp.pipe_drp_i ;
  wire \n_16_pipe_lane[7].gt_pipe_rate.pipe_rate_i ;
  wire \n_16_pipe_lane[7].pipe_user_i ;
  wire \n_16_pipe_reset.pipe_reset_i ;
  wire \n_17_pipe_lane[0].gt_pipe_drp.pipe_drp_i ;
  wire \n_17_pipe_lane[0].gt_pipe_rate.pipe_rate_i ;
  wire \n_17_pipe_lane[1].gt_pipe_drp.pipe_drp_i ;
  wire \n_17_pipe_lane[1].gt_pipe_rate.pipe_rate_i ;
  wire \n_17_pipe_lane[2].gt_pipe_drp.pipe_drp_i ;
  wire \n_17_pipe_lane[2].gt_pipe_rate.pipe_rate_i ;
  wire \n_17_pipe_lane[3].gt_pipe_drp.pipe_drp_i ;
  wire \n_17_pipe_lane[3].gt_pipe_rate.pipe_rate_i ;
  wire \n_17_pipe_lane[4].gt_pipe_drp.pipe_drp_i ;
  wire \n_17_pipe_lane[4].gt_pipe_rate.pipe_rate_i ;
  wire \n_17_pipe_lane[5].gt_pipe_drp.pipe_drp_i ;
  wire \n_17_pipe_lane[5].gt_pipe_rate.pipe_rate_i ;
  wire \n_17_pipe_lane[6].gt_pipe_drp.pipe_drp_i ;
  wire \n_17_pipe_lane[6].gt_wrapper_i ;
  wire \n_17_pipe_lane[6].pipe_user_i ;
  wire \n_17_pipe_lane[7].gt_pipe_drp.pipe_drp_i ;
  wire \n_17_pipe_lane[7].gt_pipe_rate.pipe_rate_i ;
  wire \n_17_pipe_reset.pipe_reset_i ;
  wire \n_18_pipe_lane[0].gt_pipe_drp.pipe_drp_i ;
  wire \n_18_pipe_lane[0].gt_pipe_rate.pipe_rate_i ;
  wire \n_18_pipe_lane[1].gt_pipe_drp.pipe_drp_i ;
  wire \n_18_pipe_lane[1].gt_pipe_rate.pipe_rate_i ;
  wire \n_18_pipe_lane[2].gt_pipe_drp.pipe_drp_i ;
  wire \n_18_pipe_lane[2].gt_pipe_rate.pipe_rate_i ;
  wire \n_18_pipe_lane[3].gt_pipe_drp.pipe_drp_i ;
  wire \n_18_pipe_lane[3].gt_pipe_rate.pipe_rate_i ;
  wire \n_18_pipe_lane[4].gt_pipe_drp.pipe_drp_i ;
  wire \n_18_pipe_lane[4].gt_pipe_rate.pipe_rate_i ;
  wire \n_18_pipe_lane[5].gt_pipe_drp.pipe_drp_i ;
  wire \n_18_pipe_lane[5].gt_pipe_rate.pipe_rate_i ;
  wire \n_18_pipe_lane[6].gt_pipe_drp.pipe_drp_i ;
  wire \n_18_pipe_lane[6].gt_wrapper_i ;
  wire \n_18_pipe_lane[6].pipe_user_i ;
  wire \n_18_pipe_lane[7].gt_pipe_drp.pipe_drp_i ;
  wire \n_18_pipe_lane[7].gt_pipe_rate.pipe_rate_i ;
  wire \n_18_pipe_reset.pipe_reset_i ;
  wire \n_19_pipe_lane[0].gt_pipe_drp.pipe_drp_i ;
  wire \n_19_pipe_lane[1].gt_pipe_drp.pipe_drp_i ;
  wire \n_19_pipe_lane[1].gt_wrapper_i ;
  wire \n_19_pipe_lane[2].gt_pipe_drp.pipe_drp_i ;
  wire \n_19_pipe_lane[2].gt_wrapper_i ;
  wire \n_19_pipe_lane[3].gt_pipe_drp.pipe_drp_i ;
  wire \n_19_pipe_lane[3].gt_wrapper_i ;
  wire \n_19_pipe_lane[4].gt_pipe_drp.pipe_drp_i ;
  wire \n_19_pipe_lane[4].gt_wrapper_i ;
  wire \n_19_pipe_lane[5].gt_pipe_drp.pipe_drp_i ;
  wire \n_19_pipe_lane[5].gt_wrapper_i ;
  wire \n_19_pipe_lane[6].gt_pipe_drp.pipe_drp_i ;
  wire \n_19_pipe_lane[6].gt_pipe_rate.pipe_rate_i ;
  wire \n_19_pipe_lane[6].gt_wrapper_i ;
  wire \n_19_pipe_lane[6].pipe_user_i ;
  wire \n_19_pipe_lane[7].gt_pipe_drp.pipe_drp_i ;
  wire \n_19_pipe_lane[7].gt_wrapper_i ;
  wire \n_19_pipe_reset.pipe_reset_i ;
  wire \n_1_pipe_lane[0].gt_pipe_drp.pipe_drp_i ;
  wire \n_1_pipe_lane[1].gt_pipe_drp.pipe_drp_i ;
  wire \n_1_pipe_lane[2].gt_pipe_drp.pipe_drp_i ;
  wire \n_1_pipe_lane[3].gt_pipe_drp.pipe_drp_i ;
  wire \n_1_pipe_lane[3].pipe_user_i ;
  wire \n_1_pipe_lane[4].gt_pipe_drp.pipe_drp_i ;
  wire \n_1_pipe_lane[5].gt_pipe_drp.pipe_drp_i ;
  wire \n_1_pipe_lane[6].gt_pipe_drp.pipe_drp_i ;
  wire \n_1_pipe_lane[6].pipe_user_i ;
  wire \n_1_pipe_lane[7].gt_pipe_drp.pipe_drp_i ;
  wire \n_20_pipe_lane[0].gt_pipe_drp.pipe_drp_i ;
  wire \n_20_pipe_lane[1].gt_pipe_drp.pipe_drp_i ;
  wire \n_20_pipe_lane[1].gt_wrapper_i ;
  wire \n_20_pipe_lane[2].gt_pipe_drp.pipe_drp_i ;
  wire \n_20_pipe_lane[2].gt_wrapper_i ;
  wire \n_20_pipe_lane[3].gt_pipe_drp.pipe_drp_i ;
  wire \n_20_pipe_lane[3].gt_wrapper_i ;
  wire \n_20_pipe_lane[4].gt_pipe_drp.pipe_drp_i ;
  wire \n_20_pipe_lane[4].gt_wrapper_i ;
  wire \n_20_pipe_lane[5].gt_pipe_drp.pipe_drp_i ;
  wire \n_20_pipe_lane[5].gt_wrapper_i ;
  wire \n_20_pipe_lane[6].gt_pipe_drp.pipe_drp_i ;
  wire \n_20_pipe_lane[6].gt_pipe_rate.pipe_rate_i ;
  wire \n_20_pipe_lane[7].gt_pipe_drp.pipe_drp_i ;
  wire \n_20_pipe_lane[7].gt_wrapper_i ;
  wire \n_21_pipe_lane[0].gt_pipe_drp.pipe_drp_i ;
  wire \n_21_pipe_lane[0].gt_pipe_rate.pipe_rate_i ;
  wire \n_21_pipe_lane[0].gt_wrapper_i ;
  wire \n_21_pipe_lane[1].gt_pipe_drp.pipe_drp_i ;
  wire \n_21_pipe_lane[1].gt_pipe_rate.pipe_rate_i ;
  wire \n_21_pipe_lane[1].gt_wrapper_i ;
  wire \n_21_pipe_lane[2].gt_pipe_drp.pipe_drp_i ;
  wire \n_21_pipe_lane[2].gt_pipe_rate.pipe_rate_i ;
  wire \n_21_pipe_lane[2].gt_wrapper_i ;
  wire \n_21_pipe_lane[3].gt_pipe_drp.pipe_drp_i ;
  wire \n_21_pipe_lane[3].gt_pipe_rate.pipe_rate_i ;
  wire \n_21_pipe_lane[3].gt_wrapper_i ;
  wire \n_21_pipe_lane[4].gt_pipe_drp.pipe_drp_i ;
  wire \n_21_pipe_lane[4].gt_pipe_rate.pipe_rate_i ;
  wire \n_21_pipe_lane[4].gt_wrapper_i ;
  wire \n_21_pipe_lane[5].gt_pipe_drp.pipe_drp_i ;
  wire \n_21_pipe_lane[5].gt_pipe_rate.pipe_rate_i ;
  wire \n_21_pipe_lane[5].gt_wrapper_i ;
  wire \n_21_pipe_lane[6].gt_pipe_drp.pipe_drp_i ;
  wire \n_21_pipe_lane[6].gt_pipe_rate.pipe_rate_i ;
  wire \n_21_pipe_lane[6].pipe_user_i ;
  wire \n_21_pipe_lane[7].gt_pipe_drp.pipe_drp_i ;
  wire \n_21_pipe_lane[7].gt_pipe_rate.pipe_rate_i ;
  wire \n_21_pipe_lane[7].gt_wrapper_i ;
  wire \n_22_pipe_lane[0].gt_pipe_drp.pipe_drp_i ;
  wire \n_22_pipe_lane[0].gt_wrapper_i ;
  wire \n_22_pipe_lane[1].gt_pipe_drp.pipe_drp_i ;
  wire \n_22_pipe_lane[2].gt_pipe_drp.pipe_drp_i ;
  wire \n_22_pipe_lane[3].gt_pipe_drp.pipe_drp_i ;
  wire \n_22_pipe_lane[4].gt_pipe_drp.pipe_drp_i ;
  wire \n_22_pipe_lane[5].gt_pipe_drp.pipe_drp_i ;
  wire \n_22_pipe_lane[6].gt_pipe_drp.pipe_drp_i ;
  wire \n_22_pipe_lane[7].gt_pipe_drp.pipe_drp_i ;
  wire \n_23_pipe_lane[0].gt_pipe_drp.pipe_drp_i ;
  wire \n_23_pipe_lane[0].gt_wrapper_i ;
  wire \n_23_pipe_lane[1].gt_pipe_drp.pipe_drp_i ;
  wire \n_23_pipe_lane[2].gt_pipe_drp.pipe_drp_i ;
  wire \n_23_pipe_lane[3].gt_pipe_drp.pipe_drp_i ;
  wire \n_23_pipe_lane[4].gt_pipe_drp.pipe_drp_i ;
  wire \n_23_pipe_lane[5].gt_pipe_drp.pipe_drp_i ;
  wire \n_23_pipe_lane[6].gt_pipe_drp.pipe_drp_i ;
  wire \n_23_pipe_lane[6].gt_pipe_rate.pipe_rate_i ;
  wire \n_23_pipe_lane[6].pipe_user_i ;
  wire \n_23_pipe_lane[7].gt_pipe_drp.pipe_drp_i ;
  wire \n_24_pipe_lane[0].gt_pipe_drp.pipe_drp_i ;
  wire \n_24_pipe_lane[0].gt_pipe_rate.pipe_rate_i ;
  wire \n_24_pipe_lane[0].gt_wrapper_i ;
  wire \n_24_pipe_lane[1].gt_pipe_drp.pipe_drp_i ;
  wire \n_24_pipe_lane[1].gt_pipe_rate.pipe_rate_i ;
  wire \n_24_pipe_lane[2].gt_pipe_drp.pipe_drp_i ;
  wire \n_24_pipe_lane[2].gt_pipe_rate.pipe_rate_i ;
  wire \n_24_pipe_lane[3].gt_pipe_drp.pipe_drp_i ;
  wire \n_24_pipe_lane[3].gt_pipe_rate.pipe_rate_i ;
  wire \n_24_pipe_lane[4].gt_pipe_drp.pipe_drp_i ;
  wire \n_24_pipe_lane[4].gt_pipe_rate.pipe_rate_i ;
  wire \n_24_pipe_lane[5].gt_pipe_drp.pipe_drp_i ;
  wire \n_24_pipe_lane[5].gt_pipe_rate.pipe_rate_i ;
  wire \n_24_pipe_lane[6].gt_pipe_drp.pipe_drp_i ;
  wire \n_24_pipe_lane[7].gt_pipe_drp.pipe_drp_i ;
  wire \n_24_pipe_lane[7].gt_pipe_rate.pipe_rate_i ;
  wire \n_25_pipe_lane[0].gt_pipe_drp.pipe_drp_i ;
  wire \n_25_pipe_lane[1].gt_pipe_drp.pipe_drp_i ;
  wire \n_25_pipe_lane[2].gt_pipe_drp.pipe_drp_i ;
  wire \n_25_pipe_lane[3].gt_pipe_drp.pipe_drp_i ;
  wire \n_25_pipe_lane[4].gt_pipe_drp.pipe_drp_i ;
  wire \n_25_pipe_lane[5].gt_pipe_drp.pipe_drp_i ;
  wire \n_25_pipe_lane[6].gt_pipe_drp.pipe_drp_i ;
  wire \n_25_pipe_lane[7].gt_pipe_drp.pipe_drp_i ;
  wire \n_26_pipe_lane[0].gt_pipe_drp.pipe_drp_i ;
  wire \n_26_pipe_lane[1].gt_pipe_drp.pipe_drp_i ;
  wire \n_26_pipe_lane[2].gt_pipe_drp.pipe_drp_i ;
  wire \n_26_pipe_lane[3].gt_pipe_drp.pipe_drp_i ;
  wire \n_26_pipe_lane[4].gt_pipe_drp.pipe_drp_i ;
  wire \n_26_pipe_lane[5].gt_pipe_drp.pipe_drp_i ;
  wire \n_26_pipe_lane[6].gt_pipe_drp.pipe_drp_i ;
  wire \n_26_pipe_lane[6].gt_pipe_rate.pipe_rate_i ;
  wire \n_26_pipe_lane[7].gt_pipe_drp.pipe_drp_i ;
  wire \n_27_pipe_lane[0].gt_pipe_drp.pipe_drp_i ;
  wire \n_27_pipe_lane[1].gt_pipe_drp.pipe_drp_i ;
  wire \n_27_pipe_lane[2].gt_pipe_drp.pipe_drp_i ;
  wire \n_27_pipe_lane[3].gt_pipe_drp.pipe_drp_i ;
  wire \n_27_pipe_lane[4].gt_pipe_drp.pipe_drp_i ;
  wire \n_27_pipe_lane[5].gt_pipe_drp.pipe_drp_i ;
  wire \n_27_pipe_lane[6].gt_pipe_drp.pipe_drp_i ;
  wire \n_27_pipe_lane[7].gt_pipe_drp.pipe_drp_i ;
  wire \n_28_pipe_lane[0].gt_pipe_drp.pipe_drp_i ;
  wire \n_28_pipe_lane[1].gt_pipe_drp.pipe_drp_i ;
  wire \n_28_pipe_lane[2].gt_pipe_drp.pipe_drp_i ;
  wire \n_28_pipe_lane[3].gt_pipe_drp.pipe_drp_i ;
  wire \n_28_pipe_lane[4].gt_pipe_drp.pipe_drp_i ;
  wire \n_28_pipe_lane[5].gt_pipe_drp.pipe_drp_i ;
  wire \n_28_pipe_lane[6].gt_pipe_drp.pipe_drp_i ;
  wire \n_28_pipe_lane[7].gt_pipe_drp.pipe_drp_i ;
  wire \n_29_pipe_lane[0].gt_pipe_drp.pipe_drp_i ;
  wire \n_29_pipe_lane[1].gt_pipe_drp.pipe_drp_i ;
  wire \n_29_pipe_lane[2].gt_pipe_drp.pipe_drp_i ;
  wire \n_29_pipe_lane[3].gt_pipe_drp.pipe_drp_i ;
  wire \n_29_pipe_lane[4].gt_pipe_drp.pipe_drp_i ;
  wire \n_29_pipe_lane[5].gt_pipe_drp.pipe_drp_i ;
  wire \n_29_pipe_lane[6].gt_pipe_drp.pipe_drp_i ;
  wire \n_29_pipe_lane[7].gt_pipe_drp.pipe_drp_i ;
  wire \n_2_pipe_lane[0].gt_pipe_drp.pipe_drp_i ;
  wire \n_2_pipe_lane[1].gt_pipe_drp.pipe_drp_i ;
  wire \n_2_pipe_lane[2].gt_pipe_drp.pipe_drp_i ;
  wire \n_2_pipe_lane[3].gt_pipe_drp.pipe_drp_i ;
  wire \n_2_pipe_lane[3].pipe_user_i ;
  wire \n_2_pipe_lane[4].gt_pipe_drp.pipe_drp_i ;
  wire \n_2_pipe_lane[5].gt_pipe_drp.pipe_drp_i ;
  wire \n_2_pipe_lane[6].gt_pipe_drp.pipe_drp_i ;
  wire \n_2_pipe_lane[6].pipe_user_i ;
  wire \n_2_pipe_lane[7].gt_pipe_drp.pipe_drp_i ;
  wire \n_30_pipe_lane[0].gt_pipe_drp.pipe_drp_i ;
  wire \n_30_pipe_lane[1].gt_pipe_drp.pipe_drp_i ;
  wire \n_30_pipe_lane[2].gt_pipe_drp.pipe_drp_i ;
  wire \n_30_pipe_lane[3].gt_pipe_drp.pipe_drp_i ;
  wire \n_30_pipe_lane[4].gt_pipe_drp.pipe_drp_i ;
  wire \n_30_pipe_lane[5].gt_pipe_drp.pipe_drp_i ;
  wire \n_30_pipe_lane[6].gt_pipe_drp.pipe_drp_i ;
  wire \n_30_pipe_lane[7].gt_pipe_drp.pipe_drp_i ;
  wire \n_31_pipe_lane[0].gt_pipe_drp.pipe_drp_i ;
  wire \n_31_pipe_lane[1].gt_pipe_drp.pipe_drp_i ;
  wire \n_31_pipe_lane[2].gt_pipe_drp.pipe_drp_i ;
  wire \n_31_pipe_lane[3].gt_pipe_drp.pipe_drp_i ;
  wire \n_31_pipe_lane[4].gt_pipe_drp.pipe_drp_i ;
  wire \n_31_pipe_lane[5].gt_pipe_drp.pipe_drp_i ;
  wire \n_31_pipe_lane[6].gt_pipe_drp.pipe_drp_i ;
  wire \n_31_pipe_lane[7].gt_pipe_drp.pipe_drp_i ;
  wire \n_32_pipe_lane[0].gt_pipe_drp.pipe_drp_i ;
  wire \n_32_pipe_lane[1].gt_pipe_drp.pipe_drp_i ;
  wire \n_32_pipe_lane[2].gt_pipe_drp.pipe_drp_i ;
  wire \n_32_pipe_lane[3].gt_pipe_drp.pipe_drp_i ;
  wire \n_32_pipe_lane[4].gt_pipe_drp.pipe_drp_i ;
  wire \n_32_pipe_lane[5].gt_pipe_drp.pipe_drp_i ;
  wire \n_32_pipe_lane[6].gt_pipe_drp.pipe_drp_i ;
  wire \n_32_pipe_lane[7].gt_pipe_drp.pipe_drp_i ;
  wire \n_33_pipe_lane[0].gt_pipe_drp.pipe_drp_i ;
  wire \n_33_pipe_lane[1].gt_pipe_drp.pipe_drp_i ;
  wire \n_33_pipe_lane[2].gt_pipe_drp.pipe_drp_i ;
  wire \n_33_pipe_lane[3].gt_pipe_drp.pipe_drp_i ;
  wire \n_33_pipe_lane[4].gt_pipe_drp.pipe_drp_i ;
  wire \n_33_pipe_lane[5].gt_pipe_drp.pipe_drp_i ;
  wire \n_33_pipe_lane[6].gt_pipe_drp.pipe_drp_i ;
  wire \n_33_pipe_lane[7].gt_pipe_drp.pipe_drp_i ;
  wire \n_36_pipe_lane[0].pipe_eq.pipe_eq_i ;
  wire \n_36_pipe_lane[1].pipe_eq.pipe_eq_i ;
  wire \n_36_pipe_lane[2].pipe_eq.pipe_eq_i ;
  wire \n_36_pipe_lane[3].pipe_eq.pipe_eq_i ;
  wire \n_36_pipe_lane[4].pipe_eq.pipe_eq_i ;
  wire \n_36_pipe_lane[5].pipe_eq.pipe_eq_i ;
  wire \n_36_pipe_lane[6].pipe_eq.pipe_eq_i ;
  wire \n_36_pipe_lane[7].pipe_eq.pipe_eq_i ;
  wire \n_37_pipe_lane[0].pipe_eq.pipe_eq_i ;
  wire \n_37_pipe_lane[1].pipe_eq.pipe_eq_i ;
  wire \n_37_pipe_lane[2].pipe_eq.pipe_eq_i ;
  wire \n_37_pipe_lane[3].pipe_eq.pipe_eq_i ;
  wire \n_37_pipe_lane[4].pipe_eq.pipe_eq_i ;
  wire \n_37_pipe_lane[5].pipe_eq.pipe_eq_i ;
  wire \n_37_pipe_lane[6].pipe_eq.pipe_eq_i ;
  wire \n_37_pipe_lane[7].pipe_eq.pipe_eq_i ;
  wire \n_38_pipe_lane[0].pipe_eq.pipe_eq_i ;
  wire \n_38_pipe_lane[1].pipe_eq.pipe_eq_i ;
  wire \n_38_pipe_lane[2].pipe_eq.pipe_eq_i ;
  wire \n_38_pipe_lane[3].pipe_eq.pipe_eq_i ;
  wire \n_38_pipe_lane[4].pipe_eq.pipe_eq_i ;
  wire \n_38_pipe_lane[5].pipe_eq.pipe_eq_i ;
  wire \n_38_pipe_lane[6].pipe_eq.pipe_eq_i ;
  wire \n_38_pipe_lane[7].pipe_eq.pipe_eq_i ;
  wire \n_39_pipe_lane[0].pipe_eq.pipe_eq_i ;
  wire \n_39_pipe_lane[1].pipe_eq.pipe_eq_i ;
  wire \n_39_pipe_lane[2].pipe_eq.pipe_eq_i ;
  wire \n_39_pipe_lane[3].pipe_eq.pipe_eq_i ;
  wire \n_39_pipe_lane[4].pipe_eq.pipe_eq_i ;
  wire \n_39_pipe_lane[5].pipe_eq.pipe_eq_i ;
  wire \n_39_pipe_lane[6].pipe_eq.pipe_eq_i ;
  wire \n_39_pipe_lane[7].pipe_eq.pipe_eq_i ;
  wire \n_3_pipe_lane[0].gt_pipe_drp.pipe_drp_i ;
  wire \n_3_pipe_lane[0].pipe_user_i ;
  wire \n_3_pipe_lane[1].gt_pipe_drp.pipe_drp_i ;
  wire \n_3_pipe_lane[1].pipe_user_i ;
  wire \n_3_pipe_lane[2].gt_pipe_drp.pipe_drp_i ;
  wire \n_3_pipe_lane[2].pipe_user_i ;
  wire \n_3_pipe_lane[3].gt_pipe_drp.pipe_drp_i ;
  wire \n_3_pipe_lane[4].gt_pipe_drp.pipe_drp_i ;
  wire \n_3_pipe_lane[5].gt_pipe_drp.pipe_drp_i ;
  wire \n_3_pipe_lane[5].pipe_user_i ;
  wire \n_3_pipe_lane[6].gt_pipe_drp.pipe_drp_i ;
  wire \n_3_pipe_lane[6].pipe_user_i ;
  wire \n_3_pipe_lane[7].gt_pipe_drp.pipe_drp_i ;
  wire \n_3_pipe_lane[7].pipe_user_i ;
  wire \n_40_pipe_lane[0].pipe_eq.pipe_eq_i ;
  wire \n_40_pipe_lane[1].pipe_eq.pipe_eq_i ;
  wire \n_40_pipe_lane[2].pipe_eq.pipe_eq_i ;
  wire \n_40_pipe_lane[3].pipe_eq.pipe_eq_i ;
  wire \n_40_pipe_lane[4].pipe_eq.pipe_eq_i ;
  wire \n_40_pipe_lane[5].pipe_eq.pipe_eq_i ;
  wire \n_40_pipe_lane[6].pipe_eq.pipe_eq_i ;
  wire \n_40_pipe_lane[7].pipe_eq.pipe_eq_i ;
  wire \n_41_pipe_lane[0].pipe_eq.pipe_eq_i ;
  wire \n_41_pipe_lane[1].pipe_eq.pipe_eq_i ;
  wire \n_41_pipe_lane[2].pipe_eq.pipe_eq_i ;
  wire \n_41_pipe_lane[3].pipe_eq.pipe_eq_i ;
  wire \n_41_pipe_lane[4].pipe_eq.pipe_eq_i ;
  wire \n_41_pipe_lane[5].pipe_eq.pipe_eq_i ;
  wire \n_41_pipe_lane[6].pipe_eq.pipe_eq_i ;
  wire \n_41_pipe_lane[7].pipe_eq.pipe_eq_i ;
  wire \n_42_pipe_lane[0].pipe_eq.pipe_eq_i ;
  wire \n_42_pipe_lane[1].pipe_eq.pipe_eq_i ;
  wire \n_42_pipe_lane[2].pipe_eq.pipe_eq_i ;
  wire \n_42_pipe_lane[3].pipe_eq.pipe_eq_i ;
  wire \n_42_pipe_lane[4].pipe_eq.pipe_eq_i ;
  wire \n_42_pipe_lane[5].pipe_eq.pipe_eq_i ;
  wire \n_42_pipe_lane[6].pipe_eq.pipe_eq_i ;
  wire \n_42_pipe_lane[7].pipe_eq.pipe_eq_i ;
  wire \n_43_pipe_lane[0].pipe_eq.pipe_eq_i ;
  wire \n_43_pipe_lane[1].pipe_eq.pipe_eq_i ;
  wire \n_43_pipe_lane[2].pipe_eq.pipe_eq_i ;
  wire \n_43_pipe_lane[3].pipe_eq.pipe_eq_i ;
  wire \n_43_pipe_lane[4].pipe_eq.pipe_eq_i ;
  wire \n_43_pipe_lane[5].pipe_eq.pipe_eq_i ;
  wire \n_43_pipe_lane[6].pipe_eq.pipe_eq_i ;
  wire \n_43_pipe_lane[7].pipe_eq.pipe_eq_i ;
  wire \n_44_pipe_lane[0].pipe_eq.pipe_eq_i ;
  wire \n_44_pipe_lane[1].pipe_eq.pipe_eq_i ;
  wire \n_44_pipe_lane[2].pipe_eq.pipe_eq_i ;
  wire \n_44_pipe_lane[3].pipe_eq.pipe_eq_i ;
  wire \n_44_pipe_lane[4].pipe_eq.pipe_eq_i ;
  wire \n_44_pipe_lane[5].pipe_eq.pipe_eq_i ;
  wire \n_44_pipe_lane[6].pipe_eq.pipe_eq_i ;
  wire \n_44_pipe_lane[7].pipe_eq.pipe_eq_i ;
  wire \n_45_pipe_lane[0].pipe_eq.pipe_eq_i ;
  wire \n_45_pipe_lane[1].pipe_eq.pipe_eq_i ;
  wire \n_45_pipe_lane[2].pipe_eq.pipe_eq_i ;
  wire \n_45_pipe_lane[3].pipe_eq.pipe_eq_i ;
  wire \n_45_pipe_lane[4].pipe_eq.pipe_eq_i ;
  wire \n_45_pipe_lane[5].pipe_eq.pipe_eq_i ;
  wire \n_45_pipe_lane[6].pipe_eq.pipe_eq_i ;
  wire \n_45_pipe_lane[7].pipe_eq.pipe_eq_i ;
  wire \n_46_pipe_lane[0].pipe_eq.pipe_eq_i ;
  wire \n_46_pipe_lane[1].pipe_eq.pipe_eq_i ;
  wire \n_46_pipe_lane[2].pipe_eq.pipe_eq_i ;
  wire \n_46_pipe_lane[3].pipe_eq.pipe_eq_i ;
  wire \n_46_pipe_lane[4].pipe_eq.pipe_eq_i ;
  wire \n_46_pipe_lane[5].pipe_eq.pipe_eq_i ;
  wire \n_46_pipe_lane[6].pipe_eq.pipe_eq_i ;
  wire \n_46_pipe_lane[7].pipe_eq.pipe_eq_i ;
  wire \n_47_pipe_lane[0].pipe_eq.pipe_eq_i ;
  wire \n_47_pipe_lane[1].pipe_eq.pipe_eq_i ;
  wire \n_47_pipe_lane[2].pipe_eq.pipe_eq_i ;
  wire \n_47_pipe_lane[3].pipe_eq.pipe_eq_i ;
  wire \n_47_pipe_lane[4].pipe_eq.pipe_eq_i ;
  wire \n_47_pipe_lane[5].pipe_eq.pipe_eq_i ;
  wire \n_47_pipe_lane[6].pipe_eq.pipe_eq_i ;
  wire \n_47_pipe_lane[7].pipe_eq.pipe_eq_i ;
  wire \n_48_pipe_lane[0].pipe_eq.pipe_eq_i ;
  wire \n_48_pipe_lane[1].pipe_eq.pipe_eq_i ;
  wire \n_48_pipe_lane[2].pipe_eq.pipe_eq_i ;
  wire \n_48_pipe_lane[3].pipe_eq.pipe_eq_i ;
  wire \n_48_pipe_lane[4].pipe_eq.pipe_eq_i ;
  wire \n_48_pipe_lane[5].pipe_eq.pipe_eq_i ;
  wire \n_48_pipe_lane[6].pipe_eq.pipe_eq_i ;
  wire \n_48_pipe_lane[7].pipe_eq.pipe_eq_i ;
  wire \n_49_pipe_lane[0].pipe_eq.pipe_eq_i ;
  wire \n_49_pipe_lane[1].pipe_eq.pipe_eq_i ;
  wire \n_49_pipe_lane[2].pipe_eq.pipe_eq_i ;
  wire \n_49_pipe_lane[3].pipe_eq.pipe_eq_i ;
  wire \n_49_pipe_lane[4].pipe_eq.pipe_eq_i ;
  wire \n_49_pipe_lane[5].pipe_eq.pipe_eq_i ;
  wire \n_49_pipe_lane[6].pipe_eq.pipe_eq_i ;
  wire \n_49_pipe_lane[7].pipe_eq.pipe_eq_i ;
  wire \n_4_pipe_lane[0].gt_pipe_drp.pipe_drp_i ;
  wire \n_4_pipe_lane[1].gt_pipe_drp.pipe_drp_i ;
  wire \n_4_pipe_lane[1].pipe_user_i ;
  wire \n_4_pipe_lane[2].gt_pipe_drp.pipe_drp_i ;
  wire \n_4_pipe_lane[2].pipe_user_i ;
  wire \n_4_pipe_lane[3].gt_pipe_drp.pipe_drp_i ;
  wire \n_4_pipe_lane[4].gt_pipe_drp.pipe_drp_i ;
  wire \n_4_pipe_lane[4].pipe_user_i ;
  wire \n_4_pipe_lane[5].gt_pipe_drp.pipe_drp_i ;
  wire \n_4_pipe_lane[5].pipe_user_i ;
  wire \n_4_pipe_lane[6].gt_pipe_drp.pipe_drp_i ;
  wire \n_4_pipe_lane[6].pipe_user_i ;
  wire \n_4_pipe_lane[7].gt_pipe_drp.pipe_drp_i ;
  wire \n_50_pipe_lane[0].pipe_eq.pipe_eq_i ;
  wire \n_50_pipe_lane[1].pipe_eq.pipe_eq_i ;
  wire \n_50_pipe_lane[2].pipe_eq.pipe_eq_i ;
  wire \n_50_pipe_lane[3].pipe_eq.pipe_eq_i ;
  wire \n_50_pipe_lane[4].pipe_eq.pipe_eq_i ;
  wire \n_50_pipe_lane[5].pipe_eq.pipe_eq_i ;
  wire \n_50_pipe_lane[6].pipe_eq.pipe_eq_i ;
  wire \n_50_pipe_lane[7].pipe_eq.pipe_eq_i ;
  wire \n_51_pipe_lane[0].pipe_eq.pipe_eq_i ;
  wire \n_51_pipe_lane[1].pipe_eq.pipe_eq_i ;
  wire \n_51_pipe_lane[2].pipe_eq.pipe_eq_i ;
  wire \n_51_pipe_lane[3].pipe_eq.pipe_eq_i ;
  wire \n_51_pipe_lane[4].pipe_eq.pipe_eq_i ;
  wire \n_51_pipe_lane[5].pipe_eq.pipe_eq_i ;
  wire \n_51_pipe_lane[6].pipe_eq.pipe_eq_i ;
  wire \n_51_pipe_lane[7].pipe_eq.pipe_eq_i ;
  wire \n_52_pipe_lane[0].pipe_eq.pipe_eq_i ;
  wire \n_52_pipe_lane[1].pipe_eq.pipe_eq_i ;
  wire \n_52_pipe_lane[2].pipe_eq.pipe_eq_i ;
  wire \n_52_pipe_lane[3].pipe_eq.pipe_eq_i ;
  wire \n_52_pipe_lane[4].pipe_eq.pipe_eq_i ;
  wire \n_52_pipe_lane[5].pipe_eq.pipe_eq_i ;
  wire \n_52_pipe_lane[6].pipe_eq.pipe_eq_i ;
  wire \n_52_pipe_lane[7].pipe_eq.pipe_eq_i ;
  wire \n_5_pipe_lane[0].gt_pipe_drp.pipe_drp_i ;
  wire \n_5_pipe_lane[0].gt_wrapper_i ;
  wire \n_5_pipe_lane[0].pipe_user_i ;
  wire \n_5_pipe_lane[1].gt_pipe_drp.pipe_drp_i ;
  wire \n_5_pipe_lane[1].gt_wrapper_i ;
  wire \n_5_pipe_lane[1].pipe_user_i ;
  wire \n_5_pipe_lane[2].gt_pipe_drp.pipe_drp_i ;
  wire \n_5_pipe_lane[2].gt_wrapper_i ;
  wire \n_5_pipe_lane[2].pipe_user_i ;
  wire \n_5_pipe_lane[3].gt_pipe_drp.pipe_drp_i ;
  wire \n_5_pipe_lane[3].gt_wrapper_i ;
  wire \n_5_pipe_lane[4].gt_pipe_drp.pipe_drp_i ;
  wire \n_5_pipe_lane[4].gt_wrapper_i ;
  wire \n_5_pipe_lane[5].gt_pipe_drp.pipe_drp_i ;
  wire \n_5_pipe_lane[5].gt_wrapper_i ;
  wire \n_5_pipe_lane[5].pipe_user_i ;
  wire \n_5_pipe_lane[6].gt_pipe_drp.pipe_drp_i ;
  wire \n_5_pipe_lane[6].gt_wrapper_i ;
  wire \n_5_pipe_lane[6].pipe_user_i ;
  wire \n_5_pipe_lane[7].gt_pipe_drp.pipe_drp_i ;
  wire \n_5_pipe_lane[7].gt_wrapper_i ;
  wire \n_6_pipe_lane[0].gt_pipe_drp.pipe_drp_i ;
  wire \n_6_pipe_lane[0].pipe_sync_i ;
  wire \n_6_pipe_lane[1].gt_pipe_drp.pipe_drp_i ;
  wire \n_6_pipe_lane[1].pipe_sync_i ;
  wire \n_6_pipe_lane[1].pipe_user_i ;
  wire \n_6_pipe_lane[2].gt_pipe_drp.pipe_drp_i ;
  wire \n_6_pipe_lane[2].pipe_sync_i ;
  wire \n_6_pipe_lane[2].pipe_user_i ;
  wire \n_6_pipe_lane[3].gt_pipe_drp.pipe_drp_i ;
  wire \n_6_pipe_lane[3].pipe_sync_i ;
  wire \n_6_pipe_lane[3].pipe_user_i ;
  wire \n_6_pipe_lane[4].gt_pipe_drp.pipe_drp_i ;
  wire \n_6_pipe_lane[4].pipe_sync_i ;
  wire \n_6_pipe_lane[4].pipe_user_i ;
  wire \n_6_pipe_lane[5].gt_pipe_drp.pipe_drp_i ;
  wire \n_6_pipe_lane[5].pipe_sync_i ;
  wire \n_6_pipe_lane[6].gt_pipe_drp.pipe_drp_i ;
  wire \n_6_pipe_lane[6].pipe_sync_i ;
  wire \n_6_pipe_lane[6].pipe_user_i ;
  wire \n_6_pipe_lane[7].gt_pipe_drp.pipe_drp_i ;
  wire \n_6_pipe_lane[7].pipe_sync_i ;
  wire \n_6_pipe_lane[7].pipe_user_i ;
  wire \n_73_pipe_lane[6].gt_wrapper_i ;
  wire \n_74_pipe_lane[6].gt_wrapper_i ;
  wire \n_75_pipe_lane[3].gt_wrapper_i ;
  wire \n_76_pipe_lane[3].gt_wrapper_i ;
  wire \n_7_pipe_lane[0].gt_pipe_drp.pipe_drp_i ;
  wire \n_7_pipe_lane[0].gt_pipe_rate.pipe_rate_i ;
  wire \n_7_pipe_lane[0].pipe_sync_i ;
  wire \n_7_pipe_lane[1].gt_pipe_drp.pipe_drp_i ;
  wire \n_7_pipe_lane[1].pipe_sync_i ;
  wire \n_7_pipe_lane[2].gt_pipe_drp.pipe_drp_i ;
  wire \n_7_pipe_lane[2].pipe_sync_i ;
  wire \n_7_pipe_lane[3].gt_pipe_drp.pipe_drp_i ;
  wire \n_7_pipe_lane[3].pipe_sync_i ;
  wire \n_7_pipe_lane[4].gt_pipe_drp.pipe_drp_i ;
  wire \n_7_pipe_lane[4].pipe_sync_i ;
  wire \n_7_pipe_lane[5].gt_pipe_drp.pipe_drp_i ;
  wire \n_7_pipe_lane[5].pipe_sync_i ;
  wire \n_7_pipe_lane[5].pipe_user_i ;
  wire \n_7_pipe_lane[6].gt_pipe_drp.pipe_drp_i ;
  wire \n_7_pipe_lane[6].pipe_sync_i ;
  wire \n_7_pipe_lane[6].pipe_user_i ;
  wire \n_7_pipe_lane[7].gt_pipe_drp.pipe_drp_i ;
  wire \n_7_pipe_lane[7].pipe_sync_i ;
  wire \n_7_pipe_lane[7].pipe_user_i ;
  wire \n_8_pipe_lane[0].gt_pipe_drp.pipe_drp_i ;
  wire \n_8_pipe_lane[0].gt_pipe_rate.pipe_rate_i ;
  wire \n_8_pipe_lane[0].pipe_sync_i ;
  wire \n_8_pipe_lane[0].pipe_user_i ;
  wire \n_8_pipe_lane[1].gt_pipe_drp.pipe_drp_i ;
  wire \n_8_pipe_lane[1].gt_pipe_rate.pipe_rate_i ;
  wire \n_8_pipe_lane[1].pipe_sync_i ;
  wire \n_8_pipe_lane[1].pipe_user_i ;
  wire \n_8_pipe_lane[2].gt_pipe_drp.pipe_drp_i ;
  wire \n_8_pipe_lane[2].gt_pipe_rate.pipe_rate_i ;
  wire \n_8_pipe_lane[2].pipe_sync_i ;
  wire \n_8_pipe_lane[2].pipe_user_i ;
  wire \n_8_pipe_lane[3].gt_pipe_drp.pipe_drp_i ;
  wire \n_8_pipe_lane[3].gt_pipe_rate.pipe_rate_i ;
  wire \n_8_pipe_lane[3].pipe_sync_i ;
  wire \n_8_pipe_lane[3].pipe_user_i ;
  wire \n_8_pipe_lane[4].gt_pipe_drp.pipe_drp_i ;
  wire \n_8_pipe_lane[4].gt_pipe_rate.pipe_rate_i ;
  wire \n_8_pipe_lane[4].pipe_sync_i ;
  wire \n_8_pipe_lane[5].gt_pipe_drp.pipe_drp_i ;
  wire \n_8_pipe_lane[5].gt_pipe_rate.pipe_rate_i ;
  wire \n_8_pipe_lane[5].pipe_sync_i ;
  wire \n_8_pipe_lane[6].gt_pipe_drp.pipe_drp_i ;
  wire \n_8_pipe_lane[6].gt_pipe_rate.pipe_rate_i ;
  wire \n_8_pipe_lane[6].pipe_sync_i ;
  wire \n_8_pipe_lane[6].pipe_user_i ;
  wire \n_8_pipe_lane[7].gt_pipe_drp.pipe_drp_i ;
  wire \n_8_pipe_lane[7].gt_pipe_rate.pipe_rate_i ;
  wire \n_8_pipe_lane[7].pipe_sync_i ;
  wire \n_8_pipe_lane[7].pipe_user_i ;
  wire \n_8_pipe_reset.pipe_reset_i ;
  wire \n_9_pipe_lane[0].pipe_sync_i ;
  wire \n_9_pipe_lane[1].pipe_sync_i ;
  wire \n_9_pipe_lane[2].pipe_sync_i ;
  wire \n_9_pipe_lane[3].pipe_sync_i ;
  wire \n_9_pipe_lane[4].pipe_sync_i ;
  wire \n_9_pipe_lane[4].pipe_user_i ;
  wire \n_9_pipe_lane[5].pipe_sync_i ;
  wire \n_9_pipe_lane[6].pipe_sync_i ;
  wire \n_9_pipe_lane[6].pipe_user_i ;
  wire \n_9_pipe_lane[7].pipe_sync_i ;
  wire \n_9_pipe_lane[7].pipe_user_i ;
  wire p_0_in7_in;
  wire p_0_in7_in_0;
  wire p_0_in7_in_11;
  wire p_0_in7_in_15;
  wire p_0_in7_in_17;
  wire p_0_in7_in_2;
  wire p_0_in7_in_6;
  wire p_0_in7_in_9;
  wire p_0_in__0;
  wire p_104_out;
  wire p_105_out;
  wire p_106_out;
  wire p_107_out;
  wire p_113_out;
  wire p_118_out;
  wire p_131_out;
  wire p_138_out;
  wire p_13_out;
  wire p_140_out;
  wire p_141_out;
  wire p_149_out;
  wire p_154_out;
  wire p_155_out;
  wire p_156_out;
  wire p_157_out;
  wire p_163_out;
  wire p_168_out;
  wire p_175_out;
  wire p_186_out;
  wire p_18_out;
  wire p_193_out;
  wire p_195_out;
  wire p_196_out;
  wire p_1_in8_in;
  wire p_1_in8_in_1;
  wire p_1_in8_in_12;
  wire p_1_in8_in_14;
  wire p_1_in8_in_18;
  wire p_1_in8_in_3;
  wire p_1_in8_in_5;
  wire p_1_in8_in_8;
  wire p_204_out;
  wire p_209_out;
  wire p_210_out;
  wire p_211_out;
  wire p_212_out;
  wire p_218_out;
  wire p_223_out;
  wire p_236_out;
  wire p_243_out;
  wire p_245_out;
  wire p_246_out;
  wire p_254_out;
  wire p_259_out;
  wire p_260_out;
  wire p_261_out;
  wire p_262_out;
  wire p_268_out;
  wire p_273_out;
  wire p_286_out;
  wire p_293_out;
  wire p_295_out;
  wire p_296_out;
  wire p_2_in;
  wire p_2_in_10;
  wire p_2_in_13;
  wire p_2_in_16;
  wire p_2_in_4;
  wire p_2_in_7;
  wire p_304_out;
  wire p_309_out;
  wire p_310_out;
  wire p_311_out;
  wire p_312_out;
  wire p_318_out;
  wire p_31_out;
  wire p_323_out;
  wire p_336_out;
  wire p_343_out;
  wire p_345_out;
  wire p_346_out;
  wire p_354_out;
  wire p_359_out;
  wire p_360_out;
  wire p_361_out;
  wire p_362_out;
  wire p_368_out;
  wire p_373_out;
  wire p_380_out;
  wire p_38_out;
  wire p_391_out;
  wire p_399_out;
  wire p_400_out;
  wire p_408_out;
  wire p_40_out;
  wire p_41_out;
  wire p_49_out;
  wire p_4_out;
  wire p_54_out;
  wire p_56_out;
  wire p_5_out;
  wire p_63_out;
  wire p_68_out;
  wire p_6_out;
  wire p_7_out;
  wire p_81_out;
  wire p_88_out;
  wire p_90_out;
  wire p_91_out;
  wire p_99_out;
  wire [7:0]pci_exp_rxn;
  wire [7:0]pci_exp_rxp;
  wire [7:0]pci_exp_txn;
  wire [7:0]pci_exp_txp;
  wire phy_rdy_int;
  wire pipe_dclk_in;
  wire [2:0]pipe_loopback;
  wire pipe_mmcm_lock_in;
  wire pipe_oobclk_in;
  wire pipe_pclk_in;
  wire [7:0]pipe_pclk_sel_out;
  wire pipe_rate_idle;
  wire pipe_rx0_eq_lffs_sel;
  wire pipe_rx0_phy_status;
  wire pipe_rx0_valid;
  wire pipe_rx1_eq_lffs_sel;
  wire pipe_rx1_phy_status;
  wire pipe_rx1_valid;
  wire pipe_rx2_eq_lffs_sel;
  wire pipe_rx2_phy_status;
  wire pipe_rx2_valid;
  wire pipe_rx3_eq_lffs_sel;
  wire pipe_rx3_phy_status;
  wire pipe_rx3_valid;
  wire pipe_rx4_eq_lffs_sel;
  wire pipe_rx4_phy_status;
  wire pipe_rx4_valid;
  wire pipe_rx5_eq_lffs_sel;
  wire pipe_rx5_phy_status;
  wire pipe_rx5_valid;
  wire pipe_rx6_eq_lffs_sel;
  wire pipe_rx6_phy_status;
  wire pipe_rx6_valid;
  wire pipe_rx7_eq_lffs_sel;
  wire pipe_rx7_phy_status;
  wire pipe_rx7_valid;
  wire [7:0]pipe_rxoutclk_out;
  wire pipe_rxprbscntreset;
  wire [7:0]pipe_rxprbserr;
  wire [2:0]pipe_rxprbssel;
  wire pipe_rxusrclk_in;
  wire pipe_tx_rcvr_det;
  wire pipe_tx_swing;
  wire pipe_txoutclk_out;
  wire pipe_txprbsforceerr;
  wire [2:0]pipe_txprbssel;
  wire qpllpd;
  wire qrst_drp_start;
  wire [7:0]rate_idle;
  wire reset_n_reg1;
  wire reset_n_reg2;
  wire rst_dclk_reset;
  wire rst_drp_start;
  wire rst_drp_x16;
  wire rst_drp_x16x20_mode;
  wire rst_gtreset;
  wire rst_rxusrclk_reset;
  wire rst_txsync_start;
  wire rxsyncallin;
  wire sys_clk;
  wire sys_reset;
  wire txsyncallin;

VCC VCC
       (.P(\<const1> ));
vc709_pcie_x8_gen3vc709_pcie_x8_gen3_pipe_drp_14 \pipe_lane[0].gt_pipe_drp.pipe_drp_i 
       (.DRPADDR({\n_0_pipe_lane[0].gt_pipe_drp.pipe_drp_i ,\n_1_pipe_lane[0].gt_pipe_drp.pipe_drp_i ,\n_2_pipe_lane[0].gt_pipe_drp.pipe_drp_i ,\n_3_pipe_lane[0].gt_pipe_drp.pipe_drp_i ,\n_4_pipe_lane[0].gt_pipe_drp.pipe_drp_i ,\n_5_pipe_lane[0].gt_pipe_drp.pipe_drp_i ,\n_6_pipe_lane[0].gt_pipe_drp.pipe_drp_i ,\n_7_pipe_lane[0].gt_pipe_drp.pipe_drp_i ,\n_8_pipe_lane[0].gt_pipe_drp.pipe_drp_i }),
        .DRPDI({\n_18_pipe_lane[0].gt_pipe_drp.pipe_drp_i ,\n_19_pipe_lane[0].gt_pipe_drp.pipe_drp_i ,\n_20_pipe_lane[0].gt_pipe_drp.pipe_drp_i ,\n_21_pipe_lane[0].gt_pipe_drp.pipe_drp_i ,\n_22_pipe_lane[0].gt_pipe_drp.pipe_drp_i ,\n_23_pipe_lane[0].gt_pipe_drp.pipe_drp_i ,\n_24_pipe_lane[0].gt_pipe_drp.pipe_drp_i ,\n_25_pipe_lane[0].gt_pipe_drp.pipe_drp_i ,\n_26_pipe_lane[0].gt_pipe_drp.pipe_drp_i ,\n_27_pipe_lane[0].gt_pipe_drp.pipe_drp_i ,\n_28_pipe_lane[0].gt_pipe_drp.pipe_drp_i ,\n_29_pipe_lane[0].gt_pipe_drp.pipe_drp_i ,\n_30_pipe_lane[0].gt_pipe_drp.pipe_drp_i ,\n_31_pipe_lane[0].gt_pipe_drp.pipe_drp_i ,\n_32_pipe_lane[0].gt_pipe_drp.pipe_drp_i ,\n_33_pipe_lane[0].gt_pipe_drp.pipe_drp_i }),
        .DRP_DONE(p_391_out),
        .DRP_FSM(O26),
        .DRP_RATE(DRP_RATE),
        .DRP_START(DRP_START073_out),
        .DRP_X16(DRP_X16075_out),
        .DRP_X16X20_MODE(DRP_X16X20_MODE0),
        .O1(\n_16_pipe_lane[0].gt_pipe_drp.pipe_drp_i ),
        .O2(\n_17_pipe_lane[0].gt_pipe_drp.pipe_drp_i ),
        .ext_ch_gt_drpaddr(ext_ch_gt_drpaddr[8:0]),
        .ext_ch_gt_drpdi(ext_ch_gt_drpdi[15:0]),
        .ext_ch_gt_drpdo(ext_ch_gt_drpdo[15:0]),
        .ext_ch_gt_drpen(ext_ch_gt_drpen[0]),
        .ext_ch_gt_drprdy(ext_ch_gt_drprdy[0]),
        .ext_ch_gt_drpwe(ext_ch_gt_drpwe[0]),
        .pipe_dclk_in(pipe_dclk_in),
        .rst_dclk_reset(rst_dclk_reset),
        .rst_gtreset(rst_gtreset));
vc709_pcie_x8_gen3vc709_pcie_x8_gen3_pipe_rate_36 \pipe_lane[0].gt_pipe_rate.pipe_rate_i 
       (.DRP_RATE(DRP_RATE),
        .DRP_START073_out(DRP_START073_out),
        .DRP_X16075_out(DRP_X16075_out),
        .DRP_X16X20_MODE0(DRP_X16X20_MODE0),
        .GT_CPLLPD069_out(GT_CPLLPD069_out),
        .GT_CPLLRESET067_out(GT_CPLLRESET067_out),
        .GT_RXPMARESET062_out(GT_RXPMARESET062_out),
        .I1(\n_8_pipe_reset.pipe_reset_i ),
        .I2(USER_RST_IDLE),
        .I3(\n_10_pipe_lane[0].pipe_user_i ),
        .O1(\n_7_pipe_lane[0].gt_pipe_rate.pipe_rate_i ),
        .O2(\n_14_pipe_lane[0].gt_pipe_rate.pipe_rate_i ),
        .O3(\n_15_pipe_lane[0].gt_pipe_rate.pipe_rate_i ),
        .O4(\n_16_pipe_lane[0].gt_pipe_rate.pipe_rate_i ),
        .O5(\n_17_pipe_lane[0].gt_pipe_rate.pipe_rate_i ),
        .O6(\n_18_pipe_lane[0].gt_pipe_rate.pipe_rate_i ),
        .O7(clear),
        .QRST_QPLLLOCK(INT_QPLLLOCK_OUT[0]),
        .QRST_QPLLPD_IN(p_400_out),
        .QRST_QPLLRESET_IN(p_399_out),
        .RATE_CPLLLOCK(\n_0_pipe_lane[0].gt_wrapper_i ),
        .RATE_DRP_DONE(p_391_out),
        .RATE_FSM(O3),
        .RATE_PHYSTATUS(p_368_out),
        .RATE_RXPMARESETDONE(p_373_out),
        .RATE_RXRATEDONE(\n_12_pipe_lane[0].gt_wrapper_i ),
        .RATE_RXRESETDONE(\n_13_pipe_lane[0].gt_wrapper_i ),
        .RATE_TXRATEDONE(\n_21_pipe_lane[0].gt_wrapper_i ),
        .RATE_TXRESETDONE(\n_22_pipe_lane[0].gt_wrapper_i ),
        .RATE_TXSYNC_DONE(\n_6_pipe_lane[0].pipe_sync_i ),
        .RST_RATE_IDLE(rate_idle[0]),
        .RXRATE(\n_21_pipe_lane[0].gt_pipe_rate.pipe_rate_i ),
        .RXSYSCLKSEL(\n_24_pipe_lane[0].gt_pipe_rate.pipe_rate_i ),
        .SYNC_RXSYNC_START(\n_8_pipe_lane[0].gt_pipe_rate.pipe_rate_i ),
        .SYNC_TXSYNC_START(SYNC_TXSYNC_START071_out),
        .p_0_in7_in(p_0_in7_in_15),
        .p_1_in8_in(p_1_in8_in_14),
        .pipe_mmcm_lock_in(pipe_mmcm_lock_in),
        .pipe_pclk_in(pipe_pclk_in),
        .pipe_pclk_sel_out(pipe_pclk_sel_out[0]),
        .rst_drp_start(rst_drp_start),
        .rst_drp_x16(rst_drp_x16),
        .rst_drp_x16x20_mode(rst_drp_x16x20_mode),
        .rst_txsync_start(rst_txsync_start));
vc709_pcie_x8_gen3vc709_pcie_x8_gen3_gt_wrapper_41 \pipe_lane[0].gt_wrapper_i 
       (.DRPADDR({\n_0_pipe_lane[0].gt_pipe_drp.pipe_drp_i ,\n_1_pipe_lane[0].gt_pipe_drp.pipe_drp_i ,\n_2_pipe_lane[0].gt_pipe_drp.pipe_drp_i ,\n_3_pipe_lane[0].gt_pipe_drp.pipe_drp_i ,\n_4_pipe_lane[0].gt_pipe_drp.pipe_drp_i ,\n_5_pipe_lane[0].gt_pipe_drp.pipe_drp_i ,\n_6_pipe_lane[0].gt_pipe_drp.pipe_drp_i ,\n_7_pipe_lane[0].gt_pipe_drp.pipe_drp_i ,\n_8_pipe_lane[0].gt_pipe_drp.pipe_drp_i }),
        .DRPDI({\n_18_pipe_lane[0].gt_pipe_drp.pipe_drp_i ,\n_19_pipe_lane[0].gt_pipe_drp.pipe_drp_i ,\n_20_pipe_lane[0].gt_pipe_drp.pipe_drp_i ,\n_21_pipe_lane[0].gt_pipe_drp.pipe_drp_i ,\n_22_pipe_lane[0].gt_pipe_drp.pipe_drp_i ,\n_23_pipe_lane[0].gt_pipe_drp.pipe_drp_i ,\n_24_pipe_lane[0].gt_pipe_drp.pipe_drp_i ,\n_25_pipe_lane[0].gt_pipe_drp.pipe_drp_i ,\n_26_pipe_lane[0].gt_pipe_drp.pipe_drp_i ,\n_27_pipe_lane[0].gt_pipe_drp.pipe_drp_i ,\n_28_pipe_lane[0].gt_pipe_drp.pipe_drp_i ,\n_29_pipe_lane[0].gt_pipe_drp.pipe_drp_i ,\n_30_pipe_lane[0].gt_pipe_drp.pipe_drp_i ,\n_31_pipe_lane[0].gt_pipe_drp.pipe_drp_i ,\n_32_pipe_lane[0].gt_pipe_drp.pipe_drp_i ,\n_33_pipe_lane[0].gt_pipe_drp.pipe_drp_i }),
        .GT_CPLLPD069_out(GT_CPLLPD069_out),
        .GT_CPLLRESET067_out(GT_CPLLRESET067_out),
        .GT_RXPMARESET062_out(GT_RXPMARESET062_out),
        .I1(\n_16_pipe_lane[0].gt_pipe_drp.pipe_drp_i ),
        .I10(\n_3_pipe_lane[0].pipe_user_i ),
        .I11(\n_10_pipe_lane[0].pipe_sync_i ),
        .I12(\n_9_pipe_lane[0].pipe_sync_i ),
        .I13(\n_7_pipe_lane[0].pipe_sync_i ),
        .I14(\n_8_pipe_lane[0].pipe_sync_i ),
        .I15(\n_5_pipe_lane[6].pipe_user_i ),
        .I2(\n_17_pipe_lane[0].gt_pipe_drp.pipe_drp_i ),
        .I3(INT_QPLLOUTCLK_OUT[0]),
        .I4(INT_QPLLOUTREFCLK_OUT[0]),
        .I5(\n_15_pipe_lane[0].gt_pipe_rate.pipe_rate_i ),
        .I6(\n_15_pipe_lane[6].pipe_user_i ),
        .I7(\n_14_pipe_lane[0].gt_pipe_rate.pipe_rate_i ),
        .I8(\n_8_pipe_lane[7].pipe_user_i ),
        .I9(\n_19_pipe_reset.pipe_reset_i ),
        .O1(\n_5_pipe_lane[0].gt_wrapper_i ),
        .O10(\n_24_pipe_lane[0].gt_wrapper_i ),
        .O2(\n_12_pipe_lane[0].gt_wrapper_i ),
        .O3(\n_13_pipe_lane[0].gt_wrapper_i ),
        .O4(\n_14_pipe_lane[0].gt_wrapper_i ),
        .O5(\n_15_pipe_lane[0].gt_wrapper_i ),
        .O6(\n_16_pipe_lane[0].gt_wrapper_i ),
        .O7(\n_21_pipe_lane[0].gt_wrapper_i ),
        .O8(\n_22_pipe_lane[0].gt_wrapper_i ),
        .O9(\n_23_pipe_lane[0].gt_wrapper_i ),
        .PIPETXMARGIN(PIPETXMARGIN),
        .PIPE_POWERDOWN(PIPE_POWERDOWN[1:0]),
        .PIPE_RXDATA(PIPE_RXDATA[31:0]),
        .PIPE_RXDATAK(PIPE_RXDATAK[1:0]),
        .PIPE_RXELECIDLE(PIPE_RXELECIDLE[0]),
        .PIPE_RXPOLARITY(PIPE_RXPOLARITY[0]),
        .PIPE_RXSLIDE(PIPE_RXSLIDE[0]),
        .PIPE_RXSTATUS(PIPE_RXSTATUS[2:0]),
        .PIPE_TXCOMPLIANCE(PIPE_TXCOMPLIANCE[0]),
        .PIPE_TXDATA(PIPE_TXDATA[31:0]),
        .PIPE_TXDATAK(PIPE_TXDATAK[1:0]),
        .PIPE_TXDEEMPH(PIPE_TXDEEMPH),
        .PIPE_TXELECIDLE(PIPE_TXELECIDLE[0]),
        .QRST_CPLLLOCK(\n_0_pipe_lane[0].gt_wrapper_i ),
        .RST_PHYSTATUS(p_368_out),
        .RST_RXPMARESETDONE(p_373_out),
        .RXRATE(\n_21_pipe_lane[0].gt_pipe_rate.pipe_rate_i ),
        .RXSYSCLKSEL(\n_24_pipe_lane[0].gt_pipe_rate.pipe_rate_i ),
        .TXMAINCURSOR({\n_41_pipe_lane[0].pipe_eq.pipe_eq_i ,\n_42_pipe_lane[0].pipe_eq.pipe_eq_i ,\n_43_pipe_lane[0].pipe_eq.pipe_eq_i ,\n_44_pipe_lane[0].pipe_eq.pipe_eq_i ,\n_45_pipe_lane[0].pipe_eq.pipe_eq_i ,\n_46_pipe_lane[0].pipe_eq.pipe_eq_i ,\n_47_pipe_lane[0].pipe_eq.pipe_eq_i }),
        .TXPOSTCURSOR({\n_48_pipe_lane[0].pipe_eq.pipe_eq_i ,\n_49_pipe_lane[0].pipe_eq.pipe_eq_i ,\n_50_pipe_lane[0].pipe_eq.pipe_eq_i ,\n_51_pipe_lane[0].pipe_eq.pipe_eq_i ,\n_52_pipe_lane[0].pipe_eq.pipe_eq_i }),
        .TXPRECURSOR({\n_36_pipe_lane[0].pipe_eq.pipe_eq_i ,\n_37_pipe_lane[0].pipe_eq.pipe_eq_i ,\n_38_pipe_lane[0].pipe_eq.pipe_eq_i ,\n_39_pipe_lane[0].pipe_eq.pipe_eq_i ,\n_40_pipe_lane[0].pipe_eq.pipe_eq_i }),
        .ext_ch_gt_drpdo(ext_ch_gt_drpdo[15:0]),
        .ext_ch_gt_drprdy(ext_ch_gt_drprdy[0]),
        .gt_rxdlysresetdone(p_360_out),
        .gt_txdlysresetdone(p_362_out),
        .gt_txphinitdone(gt_txphinitdone[0]),
        .p_359_out(p_359_out),
        .p_361_out(p_361_out),
        .pci_exp_rxn(pci_exp_rxn[0]),
        .pci_exp_rxp(pci_exp_rxp[0]),
        .pci_exp_txn(pci_exp_txn[0]),
        .pci_exp_txp(pci_exp_txp[0]),
        .pipe_dclk_in(pipe_dclk_in),
        .pipe_loopback(pipe_loopback),
        .pipe_pclk_in(pipe_pclk_in),
        .pipe_rxoutclk_out(pipe_rxoutclk_out[0]),
        .pipe_rxprbscntreset(pipe_rxprbscntreset),
        .pipe_rxprbserr(pipe_rxprbserr[0]),
        .pipe_rxprbssel(pipe_rxprbssel),
        .pipe_rxusrclk_in(pipe_rxusrclk_in),
        .pipe_tx_rcvr_det(pipe_tx_rcvr_det),
        .pipe_tx_swing(pipe_tx_swing),
        .pipe_txoutclk_out(pipe_txoutclk_out),
        .pipe_txprbsforceerr(pipe_txprbsforceerr),
        .pipe_txprbssel(pipe_txprbssel),
        .rst_gtreset(rst_gtreset),
        .sys_clk(sys_clk));
vc709_pcie_x8_gen3vc709_pcie_x8_gen3_pipe_eq_24 \pipe_lane[0].pipe_eq.pipe_eq_i 
       (.EQ_TXEQ_DEEMPH_OUT(O4),
        .I1(\n_8_pipe_reset.pipe_reset_i ),
        .I2(\n_7_pipe_lane[0].gt_pipe_rate.pipe_rate_i ),
        .O7(clear),
        .PIPERX0EQLPNEWTXCOEFFORPRESET(PIPERX0EQLPNEWTXCOEFFORPRESET),
        .PIPE_RXEQ_CONTROL(PIPE_RXEQ_CONTROL[1:0]),
        .PIPE_RXEQ_DONE(PIPE_RXEQ_DONE[0]),
        .PIPE_RXEQ_LFFS(PIPE_RXEQ_LFFS[5:0]),
        .PIPE_RXEQ_PRESET(PIPE_RXEQ_PRESET[2:0]),
        .PIPE_RXEQ_TXPRESET(PIPE_RXEQ_TXPRESET[3:0]),
        .PIPE_TXEQ_CONTROL(PIPE_TXEQ_CONTROL[1:0]),
        .PIPE_TXEQ_DEEMPH(PIPE_TXEQ_DEEMPH[5:0]),
        .PIPE_TXEQ_DONE(PIPE_TXEQ_DONE[0]),
        .PIPE_TXEQ_PRESET(PIPE_TXEQ_PRESET[3:0]),
        .TXMAINCURSOR({\n_41_pipe_lane[0].pipe_eq.pipe_eq_i ,\n_42_pipe_lane[0].pipe_eq.pipe_eq_i ,\n_43_pipe_lane[0].pipe_eq.pipe_eq_i ,\n_44_pipe_lane[0].pipe_eq.pipe_eq_i ,\n_45_pipe_lane[0].pipe_eq.pipe_eq_i ,\n_46_pipe_lane[0].pipe_eq.pipe_eq_i ,\n_47_pipe_lane[0].pipe_eq.pipe_eq_i }),
        .TXPOSTCURSOR({\n_48_pipe_lane[0].pipe_eq.pipe_eq_i ,\n_49_pipe_lane[0].pipe_eq.pipe_eq_i ,\n_50_pipe_lane[0].pipe_eq.pipe_eq_i ,\n_51_pipe_lane[0].pipe_eq.pipe_eq_i ,\n_52_pipe_lane[0].pipe_eq.pipe_eq_i }),
        .TXPRECURSOR({\n_36_pipe_lane[0].pipe_eq.pipe_eq_i ,\n_37_pipe_lane[0].pipe_eq.pipe_eq_i ,\n_38_pipe_lane[0].pipe_eq.pipe_eq_i ,\n_39_pipe_lane[0].pipe_eq.pipe_eq_i ,\n_40_pipe_lane[0].pipe_eq.pipe_eq_i }),
        .USER_RXEQ_ADAPT_DONE(USER_RXEQ_ADAPT_DONE),
        .pipe_pclk_in(pipe_pclk_in),
        .pipe_rx0_eq_lffs_sel(pipe_rx0_eq_lffs_sel));
vc709_pcie_x8_gen3vc709_pcie_x8_gen3_gt_common_18 \pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i 
       (.DRP_DONE(p_380_out),
        .DRP_GEN3(\n_15_pipe_lane[6].gt_pipe_rate.pipe_rate_i ),
        .DRP_QPLLLOCK(INT_QPLLLOCK_OUT[0]),
        .DRP_START(qrst_drp_start),
        .O1(INT_QPLLOUTCLK_OUT[0]),
        .O2(INT_QPLLOUTREFCLK_OUT[0]),
        .QPLL_QPLLRESET0(QPLL_QPLLRESET0),
        .pipe_dclk_in(pipe_dclk_in),
        .qpllpd(qpllpd),
        .rst_dclk_reset(rst_dclk_reset),
        .sys_clk(sys_clk));
vc709_pcie_x8_gen3vc709_pcie_x8_gen3_pipe_sync_40 \pipe_lane[0].pipe_sync_i 
       (.I1(\n_0_pipe_lane[4].pipe_user_i ),
        .I2(\n_73_pipe_lane[6].gt_wrapper_i ),
        .I3(\n_7_pipe_lane[0].gt_pipe_rate.pipe_rate_i ),
        .I4(\n_74_pipe_lane[6].gt_wrapper_i ),
        .I5(\n_75_pipe_lane[3].gt_wrapper_i ),
        .I6(\n_10_pipe_lane[0].pipe_user_i ),
        .O1(\n_7_pipe_lane[0].pipe_sync_i ),
        .O2(\n_8_pipe_lane[0].pipe_sync_i ),
        .O3(\n_9_pipe_lane[0].pipe_sync_i ),
        .O4(\n_10_pipe_lane[0].pipe_sync_i ),
        .O7(clear),
        .PIPE_RXELECIDLE(PIPE_RXELECIDLE[0]),
        .RST_RATE_IDLE(rate_idle[0]),
        .RST_TXSYNC_DONE(\n_6_pipe_lane[0].pipe_sync_i ),
        .SYNC_FSM_TX(O34),
        .SYNC_RXCDRLOCK(\n_5_pipe_lane[0].pipe_user_i ),
        .SYNC_RXSYNCDONE(\n_14_pipe_lane[0].gt_wrapper_i ),
        .SYNC_RXSYNC_START(\n_8_pipe_lane[0].gt_pipe_rate.pipe_rate_i ),
        .SYNC_TXPHALIGNDONE(\n_8_pipe_lane[6].pipe_user_i ),
        .SYNC_TXSYNCDONE(\n_23_pipe_lane[0].gt_wrapper_i ),
        .SYNC_TXSYNC_START(SYNC_TXSYNC_START071_out),
        .p_0_in7_in(p_0_in7_in_15),
        .p_1_in8_in(p_1_in8_in_14),
        .p_359_out(p_359_out),
        .pipe_mmcm_lock_in(pipe_mmcm_lock_in),
        .pipe_pclk_in(pipe_pclk_in));
vc709_pcie_x8_gen3vc709_pcie_x8_gen3_pipe_user_23 \pipe_lane[0].pipe_user_i 
       (.I1(\n_5_pipe_lane[0].gt_wrapper_i ),
        .I2(\n_16_pipe_lane[0].gt_wrapper_i ),
        .I3(USER_RST_IDLE),
        .I4(\n_7_pipe_lane[0].gt_pipe_rate.pipe_rate_i ),
        .I5(\n_8_pipe_reset.pipe_reset_i ),
        .O1(\n_10_pipe_lane[0].pipe_user_i ),
        .O7(clear),
        .PIPE_GEN3_RDY(PIPE_GEN3_RDY[0]),
        .PIPE_RXEQ_CONVERGE(\n_8_pipe_lane[0].pipe_user_i ),
        .PIPE_RXSTATUS(PIPE_RXSTATUS[2]),
        .PIPE_TXCOMPLIANCE(PIPE_TXCOMPLIANCE[0]),
        .PIPE_TXELECIDLE(PIPE_TXELECIDLE[0]),
        .RATE_PHYSTATUS(p_368_out),
        .RST_RESETDONE(p_408_out),
        .SYNC_RATE_IDLE(rate_idle[0]),
        .SYNC_RXCDRLOCK(\n_5_pipe_lane[0].pipe_user_i ),
        .USER_OOBCLK(\n_3_pipe_lane[0].pipe_user_i ),
        .USER_RATE_DONE(\n_16_pipe_lane[0].gt_pipe_rate.pipe_rate_i ),
        .USER_RATE_RXSYNC(\n_17_pipe_lane[0].gt_pipe_rate.pipe_rate_i ),
        .USER_RESETOVRD_START(\n_18_pipe_lane[0].gt_pipe_rate.pipe_rate_i ),
        .USER_RXEQ_ADAPT_DONE(USER_RXEQ_ADAPT_DONE),
        .USER_RXRESETDONE(\n_13_pipe_lane[0].gt_wrapper_i ),
        .USER_TXRESETDONE(\n_22_pipe_lane[0].gt_wrapper_i ),
        .p_0_in7_in(p_0_in7_in_15),
        .p_1_in8_in(p_1_in8_in_14),
        .p_2_in(p_2_in_13),
        .pipe_oobclk_in(pipe_oobclk_in),
        .pipe_pclk_in(pipe_pclk_in),
        .pipe_pclk_sel_out(pipe_pclk_sel_out[0]),
        .pipe_rx0_phy_status(pipe_rx0_phy_status),
        .pipe_rx0_valid(pipe_rx0_valid),
        .pipe_rxusrclk_in(pipe_rxusrclk_in),
        .rst_rxusrclk_reset(rst_rxusrclk_reset));
vc709_pcie_x8_gen3vc709_pcie_x8_gen3_pipe_drp_11 \pipe_lane[1].gt_pipe_drp.pipe_drp_i 
       (.DRPADDR({\n_0_pipe_lane[1].gt_pipe_drp.pipe_drp_i ,\n_1_pipe_lane[1].gt_pipe_drp.pipe_drp_i ,\n_2_pipe_lane[1].gt_pipe_drp.pipe_drp_i ,\n_3_pipe_lane[1].gt_pipe_drp.pipe_drp_i ,\n_4_pipe_lane[1].gt_pipe_drp.pipe_drp_i ,\n_5_pipe_lane[1].gt_pipe_drp.pipe_drp_i ,\n_6_pipe_lane[1].gt_pipe_drp.pipe_drp_i ,\n_7_pipe_lane[1].gt_pipe_drp.pipe_drp_i ,\n_8_pipe_lane[1].gt_pipe_drp.pipe_drp_i }),
        .DRPDI({\n_18_pipe_lane[1].gt_pipe_drp.pipe_drp_i ,\n_19_pipe_lane[1].gt_pipe_drp.pipe_drp_i ,\n_20_pipe_lane[1].gt_pipe_drp.pipe_drp_i ,\n_21_pipe_lane[1].gt_pipe_drp.pipe_drp_i ,\n_22_pipe_lane[1].gt_pipe_drp.pipe_drp_i ,\n_23_pipe_lane[1].gt_pipe_drp.pipe_drp_i ,\n_24_pipe_lane[1].gt_pipe_drp.pipe_drp_i ,\n_25_pipe_lane[1].gt_pipe_drp.pipe_drp_i ,\n_26_pipe_lane[1].gt_pipe_drp.pipe_drp_i ,\n_27_pipe_lane[1].gt_pipe_drp.pipe_drp_i ,\n_28_pipe_lane[1].gt_pipe_drp.pipe_drp_i ,\n_29_pipe_lane[1].gt_pipe_drp.pipe_drp_i ,\n_30_pipe_lane[1].gt_pipe_drp.pipe_drp_i ,\n_31_pipe_lane[1].gt_pipe_drp.pipe_drp_i ,\n_32_pipe_lane[1].gt_pipe_drp.pipe_drp_i ,\n_33_pipe_lane[1].gt_pipe_drp.pipe_drp_i }),
        .DRP_DONE(p_336_out),
        .DRP_FSM(O27),
        .DRP_RATE(DRP_RATE),
        .DRP_START(DRP_START057_out),
        .DRP_X16(DRP_X16059_out),
        .DRP_X16X20_MODE(DRP_X16X20_MODE090_out),
        .O1(\n_16_pipe_lane[1].gt_pipe_drp.pipe_drp_i ),
        .O2(\n_17_pipe_lane[1].gt_pipe_drp.pipe_drp_i ),
        .RST_DCLK_RESET(rst_dclk_reset),
        .ext_ch_gt_drpaddr(ext_ch_gt_drpaddr[17:9]),
        .ext_ch_gt_drpdi(ext_ch_gt_drpdi[31:16]),
        .ext_ch_gt_drpdo(ext_ch_gt_drpdo[31:16]),
        .ext_ch_gt_drpen(ext_ch_gt_drpen[1]),
        .ext_ch_gt_drprdy(ext_ch_gt_drprdy[1]),
        .ext_ch_gt_drpwe(ext_ch_gt_drpwe[1]),
        .pipe_dclk_in(pipe_dclk_in),
        .rst_gtreset(rst_gtreset));
vc709_pcie_x8_gen3vc709_pcie_x8_gen3_pipe_rate_21 \pipe_lane[1].gt_pipe_rate.pipe_rate_i 
       (.DRP_RATE(DRP_RATE),
        .DRP_START057_out(DRP_START057_out),
        .DRP_X16059_out(DRP_X16059_out),
        .DRP_X16X20_MODE090_out(DRP_X16X20_MODE090_out),
        .GT_CPLLPD088_out(GT_CPLLPD088_out),
        .GT_CPLLRESET086_out(GT_CPLLRESET086_out),
        .GT_RXPMARESET081_out(GT_RXPMARESET081_out),
        .I1(\n_8_pipe_reset.pipe_reset_i ),
        .I2(USER_RST_IDLE),
        .I3(\n_15_pipe_lane[1].pipe_user_i ),
        .O1(\n_14_pipe_lane[1].gt_pipe_rate.pipe_rate_i ),
        .O2(\n_15_pipe_lane[1].gt_pipe_rate.pipe_rate_i ),
        .O7(clear),
        .QRST_QPLLPD_IN(p_346_out),
        .QRST_QPLLRESET_IN(p_345_out),
        .RATE_CPLLLOCK(\n_0_pipe_lane[1].gt_wrapper_i ),
        .RATE_DRP_DONE(p_336_out),
        .RATE_FSM(O5),
        .RATE_PHYSTATUS(p_318_out),
        .RATE_QPLLLOCK(INT_QPLLLOCK_OUT[0]),
        .RATE_RXPMARESETDONE(p_323_out),
        .RATE_RXRATEDONE(\n_12_pipe_lane[1].gt_wrapper_i ),
        .RATE_TXRATEDONE(\n_19_pipe_lane[1].gt_wrapper_i ),
        .RATE_TXSYNC_DONE(\n_9_pipe_lane[1].pipe_sync_i ),
        .RXRATE(\n_21_pipe_lane[1].gt_pipe_rate.pipe_rate_i ),
        .RXSYSCLKSEL(\n_24_pipe_lane[1].gt_pipe_rate.pipe_rate_i ),
        .SYNC_RATE_IDLE(rate_idle[1]),
        .SYNC_RXSYNC_START(\n_8_pipe_lane[1].gt_pipe_rate.pipe_rate_i ),
        .SYNC_TXSYNC_START(SYNC_TXSYNC_START078_out),
        .USER_RATE_DONE(\n_16_pipe_lane[1].gt_pipe_rate.pipe_rate_i ),
        .USER_RATE_RXSYNC(\n_17_pipe_lane[1].gt_pipe_rate.pipe_rate_i ),
        .USER_RESETOVRD_START(\n_18_pipe_lane[1].gt_pipe_rate.pipe_rate_i ),
        .USER_RXRESETDONE(\n_13_pipe_lane[1].gt_wrapper_i ),
        .USER_TXRESETDONE(\n_20_pipe_lane[1].gt_wrapper_i ),
        .p_0_in7_in(p_0_in7_in_17),
        .p_1_in8_in(p_1_in8_in_18),
        .p_343_out(p_343_out),
        .pipe_mmcm_lock_in(pipe_mmcm_lock_in),
        .pipe_pclk_in(pipe_pclk_in),
        .pipe_pclk_sel_out(pipe_pclk_sel_out[1]),
        .rst_drp_start(rst_drp_start),
        .rst_drp_x16(rst_drp_x16),
        .rst_drp_x16x20_mode(rst_drp_x16x20_mode),
        .rst_txsync_start(rst_txsync_start));
vc709_pcie_x8_gen3vc709_pcie_x8_gen3_gt_wrapper_39 \pipe_lane[1].gt_wrapper_i 
       (.DRPADDR({\n_0_pipe_lane[1].gt_pipe_drp.pipe_drp_i ,\n_1_pipe_lane[1].gt_pipe_drp.pipe_drp_i ,\n_2_pipe_lane[1].gt_pipe_drp.pipe_drp_i ,\n_3_pipe_lane[1].gt_pipe_drp.pipe_drp_i ,\n_4_pipe_lane[1].gt_pipe_drp.pipe_drp_i ,\n_5_pipe_lane[1].gt_pipe_drp.pipe_drp_i ,\n_6_pipe_lane[1].gt_pipe_drp.pipe_drp_i ,\n_7_pipe_lane[1].gt_pipe_drp.pipe_drp_i ,\n_8_pipe_lane[1].gt_pipe_drp.pipe_drp_i }),
        .DRPDI({\n_18_pipe_lane[1].gt_pipe_drp.pipe_drp_i ,\n_19_pipe_lane[1].gt_pipe_drp.pipe_drp_i ,\n_20_pipe_lane[1].gt_pipe_drp.pipe_drp_i ,\n_21_pipe_lane[1].gt_pipe_drp.pipe_drp_i ,\n_22_pipe_lane[1].gt_pipe_drp.pipe_drp_i ,\n_23_pipe_lane[1].gt_pipe_drp.pipe_drp_i ,\n_24_pipe_lane[1].gt_pipe_drp.pipe_drp_i ,\n_25_pipe_lane[1].gt_pipe_drp.pipe_drp_i ,\n_26_pipe_lane[1].gt_pipe_drp.pipe_drp_i ,\n_27_pipe_lane[1].gt_pipe_drp.pipe_drp_i ,\n_28_pipe_lane[1].gt_pipe_drp.pipe_drp_i ,\n_29_pipe_lane[1].gt_pipe_drp.pipe_drp_i ,\n_30_pipe_lane[1].gt_pipe_drp.pipe_drp_i ,\n_31_pipe_lane[1].gt_pipe_drp.pipe_drp_i ,\n_32_pipe_lane[1].gt_pipe_drp.pipe_drp_i ,\n_33_pipe_lane[1].gt_pipe_drp.pipe_drp_i }),
        .GT_CPLLPD088_out(GT_CPLLPD088_out),
        .GT_CPLLRESET086_out(GT_CPLLRESET086_out),
        .GT_RXPMARESET081_out(GT_RXPMARESET081_out),
        .I1(\n_16_pipe_lane[1].gt_pipe_drp.pipe_drp_i ),
        .I10(\n_19_pipe_reset.pipe_reset_i ),
        .I11(\n_8_pipe_lane[1].pipe_user_i ),
        .I12(\n_8_pipe_lane[1].pipe_sync_i ),
        .I13(\n_6_pipe_lane[1].pipe_sync_i ),
        .I14(\n_7_pipe_lane[1].pipe_sync_i ),
        .I15(\n_5_pipe_lane[6].pipe_user_i ),
        .I16(\n_24_pipe_lane[0].gt_wrapper_i ),
        .I2(\n_17_pipe_lane[1].gt_pipe_drp.pipe_drp_i ),
        .I3(INT_QPLLOUTCLK_OUT[0]),
        .I4(INT_QPLLOUTREFCLK_OUT[0]),
        .I5(\n_15_pipe_lane[1].gt_pipe_rate.pipe_rate_i ),
        .I6(\n_16_pipe_lane[6].pipe_user_i ),
        .I7(\n_14_pipe_lane[1].gt_pipe_rate.pipe_rate_i ),
        .I8(\n_8_pipe_lane[7].pipe_user_i ),
        .I9(\n_15_pipe_lane[0].gt_wrapper_i ),
        .O1(\n_5_pipe_lane[1].gt_wrapper_i ),
        .O2(\n_12_pipe_lane[1].gt_wrapper_i ),
        .O3(\n_13_pipe_lane[1].gt_wrapper_i ),
        .O4(\n_15_pipe_lane[1].gt_wrapper_i ),
        .O5(\n_19_pipe_lane[1].gt_wrapper_i ),
        .O6(\n_20_pipe_lane[1].gt_wrapper_i ),
        .PIPETXMARGIN(PIPETXMARGIN),
        .PIPE_POWERDOWN(PIPE_POWERDOWN[3:2]),
        .PIPE_RXDATA(PIPE_RXDATA[63:32]),
        .PIPE_RXDATAK(PIPE_RXDATAK[3:2]),
        .PIPE_RXELECIDLE(PIPE_RXELECIDLE[1]),
        .PIPE_RXPOLARITY(PIPE_RXPOLARITY[1]),
        .PIPE_RXSLIDE(PIPE_RXSLIDE[1]),
        .PIPE_RXSTATUS(PIPE_RXSTATUS[5:3]),
        .PIPE_TXCOMPLIANCE(PIPE_TXCOMPLIANCE[1]),
        .PIPE_TXDATA(PIPE_TXDATA[63:32]),
        .PIPE_TXDATAK(PIPE_TXDATAK[3:2]),
        .PIPE_TXDEEMPH(PIPE_TXDEEMPH),
        .PIPE_TXELECIDLE(PIPE_TXELECIDLE[1]),
        .QRST_CPLLLOCK(\n_0_pipe_lane[1].gt_wrapper_i ),
        .RST_PHYSTATUS(p_318_out),
        .RST_RXPMARESETDONE(p_323_out),
        .RXRATE(\n_21_pipe_lane[1].gt_pipe_rate.pipe_rate_i ),
        .RXSYSCLKSEL(\n_24_pipe_lane[1].gt_pipe_rate.pipe_rate_i ),
        .SYNC_RXSYNCDONE(\n_14_pipe_lane[1].gt_wrapper_i ),
        .SYNC_TXSYNCDONE(\n_21_pipe_lane[1].gt_wrapper_i ),
        .TXMAINCURSOR({\n_41_pipe_lane[1].pipe_eq.pipe_eq_i ,\n_42_pipe_lane[1].pipe_eq.pipe_eq_i ,\n_43_pipe_lane[1].pipe_eq.pipe_eq_i ,\n_44_pipe_lane[1].pipe_eq.pipe_eq_i ,\n_45_pipe_lane[1].pipe_eq.pipe_eq_i ,\n_46_pipe_lane[1].pipe_eq.pipe_eq_i ,\n_47_pipe_lane[1].pipe_eq.pipe_eq_i }),
        .TXPOSTCURSOR({\n_48_pipe_lane[1].pipe_eq.pipe_eq_i ,\n_49_pipe_lane[1].pipe_eq.pipe_eq_i ,\n_50_pipe_lane[1].pipe_eq.pipe_eq_i ,\n_51_pipe_lane[1].pipe_eq.pipe_eq_i ,\n_52_pipe_lane[1].pipe_eq.pipe_eq_i }),
        .TXPRECURSOR({\n_36_pipe_lane[1].pipe_eq.pipe_eq_i ,\n_37_pipe_lane[1].pipe_eq.pipe_eq_i ,\n_38_pipe_lane[1].pipe_eq.pipe_eq_i ,\n_39_pipe_lane[1].pipe_eq.pipe_eq_i ,\n_40_pipe_lane[1].pipe_eq.pipe_eq_i }),
        .ext_ch_gt_drpdo(ext_ch_gt_drpdo[31:16]),
        .ext_ch_gt_drprdy(ext_ch_gt_drprdy[1]),
        .gt_rxdlysresetdone(p_310_out),
        .gt_txdlysresetdone(p_312_out),
        .gt_txphinitdone(gt_txphinitdone[1]),
        .p_309_out(p_309_out),
        .p_311_out(p_311_out),
        .pci_exp_rxn(pci_exp_rxn[1]),
        .pci_exp_rxp(pci_exp_rxp[1]),
        .pci_exp_txn(pci_exp_txn[1]),
        .pci_exp_txp(pci_exp_txp[1]),
        .pipe_dclk_in(pipe_dclk_in),
        .pipe_loopback(pipe_loopback),
        .pipe_pclk_in(pipe_pclk_in),
        .pipe_rxoutclk_out(pipe_rxoutclk_out[1]),
        .pipe_rxprbscntreset(pipe_rxprbscntreset),
        .pipe_rxprbserr(pipe_rxprbserr[1]),
        .pipe_rxprbssel(pipe_rxprbssel),
        .pipe_rxusrclk_in(pipe_rxusrclk_in),
        .pipe_tx_rcvr_det(pipe_tx_rcvr_det),
        .pipe_tx_swing(pipe_tx_swing),
        .pipe_txprbsforceerr(pipe_txprbsforceerr),
        .pipe_txprbssel(pipe_txprbssel),
        .rst_gtreset(rst_gtreset),
        .sys_clk(sys_clk));
vc709_pcie_x8_gen3vc709_pcie_x8_gen3_pipe_eq_30 \pipe_lane[1].pipe_eq.pipe_eq_i 
       (.EQ_GEN3(p_343_out),
        .EQ_TXEQ_DEEMPH_OUT(O7),
        .I1(\n_8_pipe_reset.pipe_reset_i ),
        .O38(O38),
        .O7(clear),
        .PIPERX1EQLPNEWTXCOEFFORPRESET(PIPERX1EQLPNEWTXCOEFFORPRESET),
        .PIPE_RXEQ_CONTROL(PIPE_RXEQ_CONTROL[3:2]),
        .PIPE_RXEQ_DONE(PIPE_RXEQ_DONE[1]),
        .PIPE_RXEQ_LFFS(PIPE_RXEQ_LFFS[11:6]),
        .PIPE_RXEQ_PRESET(PIPE_RXEQ_PRESET[5:3]),
        .PIPE_RXEQ_TXPRESET(PIPE_RXEQ_TXPRESET[7:4]),
        .PIPE_TXEQ_CONTROL(PIPE_TXEQ_CONTROL[3:2]),
        .PIPE_TXEQ_DEEMPH(PIPE_TXEQ_DEEMPH[11:6]),
        .PIPE_TXEQ_DONE(PIPE_TXEQ_DONE[1]),
        .PIPE_TXEQ_PRESET(PIPE_TXEQ_PRESET[7:4]),
        .TXMAINCURSOR({\n_41_pipe_lane[1].pipe_eq.pipe_eq_i ,\n_42_pipe_lane[1].pipe_eq.pipe_eq_i ,\n_43_pipe_lane[1].pipe_eq.pipe_eq_i ,\n_44_pipe_lane[1].pipe_eq.pipe_eq_i ,\n_45_pipe_lane[1].pipe_eq.pipe_eq_i ,\n_46_pipe_lane[1].pipe_eq.pipe_eq_i ,\n_47_pipe_lane[1].pipe_eq.pipe_eq_i }),
        .TXPOSTCURSOR({\n_48_pipe_lane[1].pipe_eq.pipe_eq_i ,\n_49_pipe_lane[1].pipe_eq.pipe_eq_i ,\n_50_pipe_lane[1].pipe_eq.pipe_eq_i ,\n_51_pipe_lane[1].pipe_eq.pipe_eq_i ,\n_52_pipe_lane[1].pipe_eq.pipe_eq_i }),
        .TXPRECURSOR({\n_36_pipe_lane[1].pipe_eq.pipe_eq_i ,\n_37_pipe_lane[1].pipe_eq.pipe_eq_i ,\n_38_pipe_lane[1].pipe_eq.pipe_eq_i ,\n_39_pipe_lane[1].pipe_eq.pipe_eq_i ,\n_40_pipe_lane[1].pipe_eq.pipe_eq_i }),
        .pipe_pclk_in(pipe_pclk_in),
        .pipe_rx1_eq_lffs_sel(pipe_rx1_eq_lffs_sel));
vc709_pcie_x8_gen3vc709_pcie_x8_gen3_pipe_sync_42 \pipe_lane[1].pipe_sync_i 
       (.I1(\n_0_pipe_lane[4].pipe_user_i ),
        .I2(\n_73_pipe_lane[6].gt_wrapper_i ),
        .I3(\n_74_pipe_lane[6].gt_wrapper_i ),
        .I4(\n_75_pipe_lane[3].gt_wrapper_i ),
        .O1(\n_6_pipe_lane[1].pipe_sync_i ),
        .O2(\n_7_pipe_lane[1].pipe_sync_i ),
        .O3(\n_8_pipe_lane[1].pipe_sync_i ),
        .O7(clear),
        .PIPE_RXELECIDLE(PIPE_RXELECIDLE[1]),
        .RST_RATE_IDLE(rate_idle[1]),
        .RST_TXSYNC_DONE(\n_9_pipe_lane[1].pipe_sync_i ),
        .SYNC_FSM_TX(O6),
        .SYNC_RXCDRLOCK(\n_10_pipe_lane[1].pipe_user_i ),
        .SYNC_RXSYNCDONE(\n_14_pipe_lane[1].gt_wrapper_i ),
        .SYNC_RXSYNC_START(\n_8_pipe_lane[1].gt_pipe_rate.pipe_rate_i ),
        .SYNC_TXPHALIGNDONE(\n_8_pipe_lane[6].pipe_user_i ),
        .SYNC_TXSYNCDONE(\n_21_pipe_lane[1].gt_wrapper_i ),
        .SYNC_TXSYNC_START(SYNC_TXSYNC_START078_out),
        .p_0_in7_in(p_0_in7_in_17),
        .p_1_in8_in(p_1_in8_in_18),
        .p_343_out(p_343_out),
        .p_359_out(p_359_out),
        .pipe_mmcm_lock_in(pipe_mmcm_lock_in),
        .pipe_pclk_in(pipe_pclk_in));
vc709_pcie_x8_gen3vc709_pcie_x8_gen3_pipe_user_26 \pipe_lane[1].pipe_user_i 
       (.EQ_GEN3(p_343_out),
        .I1(\n_1_pipe_lane[3].pipe_user_i ),
        .I2(\n_0_pipe_lane[2].pipe_user_i ),
        .I3(\n_3_pipe_lane[2].pipe_user_i ),
        .I4(\n_5_pipe_lane[1].gt_wrapper_i ),
        .I5(\n_15_pipe_lane[1].gt_wrapper_i ),
        .I6(USER_RST_IDLE),
        .I7(\n_8_pipe_reset.pipe_reset_i ),
        .O1(\n_0_pipe_lane[1].pipe_user_i ),
        .O2(\n_3_pipe_lane[1].pipe_user_i ),
        .O3(\n_4_pipe_lane[1].pipe_user_i ),
        .O38(O38),
        .O4(\n_5_pipe_lane[1].pipe_user_i ),
        .O5(\n_6_pipe_lane[1].pipe_user_i ),
        .O6(\n_15_pipe_lane[1].pipe_user_i ),
        .O7(clear),
        .PIPE_GEN3_RDY(PIPE_GEN3_RDY[1]),
        .PIPE_RXEQ_CONVERGE(\n_13_pipe_lane[1].pipe_user_i ),
        .PIPE_RXSTATUS(PIPE_RXSTATUS[5]),
        .PIPE_TXCOMPLIANCE(PIPE_TXCOMPLIANCE[1]),
        .PIPE_TXELECIDLE(PIPE_TXELECIDLE[1]),
        .RST_PHYSTATUS(p_318_out),
        .RST_RESETDONE(p_354_out),
        .SYNC_RATE_IDLE(rate_idle[1]),
        .SYNC_RXCDRLOCK(\n_10_pipe_lane[1].pipe_user_i ),
        .USER_OOBCLK(\n_8_pipe_lane[1].pipe_user_i ),
        .USER_RATE_DONE(\n_16_pipe_lane[1].gt_pipe_rate.pipe_rate_i ),
        .USER_RATE_RXSYNC(\n_17_pipe_lane[1].gt_pipe_rate.pipe_rate_i ),
        .USER_RESETOVRD_START(\n_18_pipe_lane[1].gt_pipe_rate.pipe_rate_i ),
        .USER_RXRESETDONE(\n_13_pipe_lane[1].gt_wrapper_i ),
        .USER_TXRESETDONE(\n_20_pipe_lane[1].gt_wrapper_i ),
        .gt_txphinitdone({gt_txphinitdone[3],gt_txphinitdone[1]}),
        .p_0_in7_in(p_0_in7_in_17),
        .p_0_in7_in_1(p_0_in7_in_6),
        .p_1_in8_in(p_1_in8_in_18),
        .p_1_in8_in_0(p_1_in8_in_5),
        .p_209_out(p_209_out),
        .p_211_out(p_211_out),
        .p_2_in(p_2_in_16),
        .p_309_out(p_309_out),
        .p_311_out(p_311_out),
        .pipe_oobclk_in(pipe_oobclk_in),
        .pipe_pclk_in(pipe_pclk_in),
        .pipe_pclk_sel_out(pipe_pclk_sel_out[1]),
        .pipe_rx1_phy_status(pipe_rx1_phy_status),
        .pipe_rx1_valid(pipe_rx1_valid),
        .pipe_rxusrclk_in(pipe_rxusrclk_in),
        .rst_rxusrclk_reset(rst_rxusrclk_reset));
vc709_pcie_x8_gen3vc709_pcie_x8_gen3_pipe_drp \pipe_lane[2].gt_pipe_drp.pipe_drp_i 
       (.DRPADDR({\n_0_pipe_lane[2].gt_pipe_drp.pipe_drp_i ,\n_1_pipe_lane[2].gt_pipe_drp.pipe_drp_i ,\n_2_pipe_lane[2].gt_pipe_drp.pipe_drp_i ,\n_3_pipe_lane[2].gt_pipe_drp.pipe_drp_i ,\n_4_pipe_lane[2].gt_pipe_drp.pipe_drp_i ,\n_5_pipe_lane[2].gt_pipe_drp.pipe_drp_i ,\n_6_pipe_lane[2].gt_pipe_drp.pipe_drp_i ,\n_7_pipe_lane[2].gt_pipe_drp.pipe_drp_i ,\n_8_pipe_lane[2].gt_pipe_drp.pipe_drp_i }),
        .DRPDI({\n_18_pipe_lane[2].gt_pipe_drp.pipe_drp_i ,\n_19_pipe_lane[2].gt_pipe_drp.pipe_drp_i ,\n_20_pipe_lane[2].gt_pipe_drp.pipe_drp_i ,\n_21_pipe_lane[2].gt_pipe_drp.pipe_drp_i ,\n_22_pipe_lane[2].gt_pipe_drp.pipe_drp_i ,\n_23_pipe_lane[2].gt_pipe_drp.pipe_drp_i ,\n_24_pipe_lane[2].gt_pipe_drp.pipe_drp_i ,\n_25_pipe_lane[2].gt_pipe_drp.pipe_drp_i ,\n_26_pipe_lane[2].gt_pipe_drp.pipe_drp_i ,\n_27_pipe_lane[2].gt_pipe_drp.pipe_drp_i ,\n_28_pipe_lane[2].gt_pipe_drp.pipe_drp_i ,\n_29_pipe_lane[2].gt_pipe_drp.pipe_drp_i ,\n_30_pipe_lane[2].gt_pipe_drp.pipe_drp_i ,\n_31_pipe_lane[2].gt_pipe_drp.pipe_drp_i ,\n_32_pipe_lane[2].gt_pipe_drp.pipe_drp_i ,\n_33_pipe_lane[2].gt_pipe_drp.pipe_drp_i }),
        .DRP_DONE(p_286_out),
        .DRP_FSM(O28),
        .DRP_GTXRESET(rst_gtreset),
        .DRP_RATE(DRP_RATE),
        .DRP_START(DRP_START092_out),
        .DRP_X16(DRP_X16094_out),
        .DRP_X16X20_MODE(DRP_X16X20_MODE096_out),
        .O1(\n_16_pipe_lane[2].gt_pipe_drp.pipe_drp_i ),
        .O2(\n_17_pipe_lane[2].gt_pipe_drp.pipe_drp_i ),
        .RST_DCLK_RESET(rst_dclk_reset),
        .ext_ch_gt_drpaddr(ext_ch_gt_drpaddr[26:18]),
        .ext_ch_gt_drpdi(ext_ch_gt_drpdi[47:32]),
        .ext_ch_gt_drpdo(ext_ch_gt_drpdo[47:32]),
        .ext_ch_gt_drpen(ext_ch_gt_drpen[2]),
        .ext_ch_gt_drprdy(ext_ch_gt_drprdy[2]),
        .ext_ch_gt_drpwe(ext_ch_gt_drpwe[2]),
        .pipe_dclk_in(pipe_dclk_in));
vc709_pcie_x8_gen3vc709_pcie_x8_gen3_pipe_rate_1 \pipe_lane[2].gt_pipe_rate.pipe_rate_i 
       (.D(\n_0_pipe_lane[2].gt_wrapper_i ),
        .DRP_RATE(DRP_RATE),
        .DRP_START092_out(DRP_START092_out),
        .DRP_X16094_out(DRP_X16094_out),
        .DRP_X16X20_MODE096_out(DRP_X16X20_MODE096_out),
        .GT_CPLLPD0118_out(GT_CPLLPD0118_out),
        .GT_CPLLRESET0116_out(GT_CPLLRESET0116_out),
        .GT_RXPMARESET0111_out(GT_RXPMARESET0111_out),
        .I1(\n_8_pipe_reset.pipe_reset_i ),
        .I2(\n_15_pipe_lane[2].pipe_user_i ),
        .O1(\n_14_pipe_lane[2].gt_pipe_rate.pipe_rate_i ),
        .O2(\n_15_pipe_lane[2].gt_pipe_rate.pipe_rate_i ),
        .O3(p_296_out),
        .O4(p_295_out),
        .RATE_DRP_DONE(p_286_out),
        .RATE_FSM(O8),
        .RATE_PHYSTATUS(p_268_out),
        .RATE_QPLLLOCK(INT_QPLLLOCK_OUT[0]),
        .RATE_RST_IDLE(USER_RST_IDLE),
        .RATE_RXPMARESETDONE(p_273_out),
        .RATE_RXRATEDONE(\n_12_pipe_lane[2].gt_wrapper_i ),
        .RATE_TXRATEDONE(\n_19_pipe_lane[2].gt_wrapper_i ),
        .RATE_TXSYNC_DONE(\n_9_pipe_lane[2].pipe_sync_i ),
        .RST_DRP_START(rst_drp_start),
        .RST_DRP_X16(rst_drp_x16),
        .RST_DRP_X16X20_MODE(rst_drp_x16x20_mode),
        .RST_RATE_IDLE(rate_idle[2]),
        .RXRATE(\n_21_pipe_lane[2].gt_pipe_rate.pipe_rate_i ),
        .RXSYSCLKSEL(\n_24_pipe_lane[2].gt_pipe_rate.pipe_rate_i ),
        .SR(clear),
        .SYNC_RXSYNC_START(\n_8_pipe_lane[2].gt_pipe_rate.pipe_rate_i ),
        .SYNC_TXSYNC_START(SYNC_TXSYNC_START055_out),
        .USER_RATE_DONE(\n_16_pipe_lane[2].gt_pipe_rate.pipe_rate_i ),
        .USER_RATE_RXSYNC(\n_17_pipe_lane[2].gt_pipe_rate.pipe_rate_i ),
        .USER_RESETOVRD_START(\n_18_pipe_lane[2].gt_pipe_rate.pipe_rate_i ),
        .USER_RXRESETDONE(\n_13_pipe_lane[2].gt_wrapper_i ),
        .USER_TXRESETDONE(\n_20_pipe_lane[2].gt_wrapper_i ),
        .p_0_in7_in(p_0_in7_in_11),
        .p_1_in8_in(p_1_in8_in_12),
        .p_293_out(p_293_out),
        .pipe_mmcm_lock_in(pipe_mmcm_lock_in),
        .pipe_pclk_in(pipe_pclk_in),
        .pipe_pclk_sel_out(pipe_pclk_sel_out[2]),
        .rst_txsync_start(rst_txsync_start));
vc709_pcie_x8_gen3vc709_pcie_x8_gen3_gt_wrapper_38 \pipe_lane[2].gt_wrapper_i 
       (.DRPADDR({\n_0_pipe_lane[2].gt_pipe_drp.pipe_drp_i ,\n_1_pipe_lane[2].gt_pipe_drp.pipe_drp_i ,\n_2_pipe_lane[2].gt_pipe_drp.pipe_drp_i ,\n_3_pipe_lane[2].gt_pipe_drp.pipe_drp_i ,\n_4_pipe_lane[2].gt_pipe_drp.pipe_drp_i ,\n_5_pipe_lane[2].gt_pipe_drp.pipe_drp_i ,\n_6_pipe_lane[2].gt_pipe_drp.pipe_drp_i ,\n_7_pipe_lane[2].gt_pipe_drp.pipe_drp_i ,\n_8_pipe_lane[2].gt_pipe_drp.pipe_drp_i }),
        .DRPDI({\n_18_pipe_lane[2].gt_pipe_drp.pipe_drp_i ,\n_19_pipe_lane[2].gt_pipe_drp.pipe_drp_i ,\n_20_pipe_lane[2].gt_pipe_drp.pipe_drp_i ,\n_21_pipe_lane[2].gt_pipe_drp.pipe_drp_i ,\n_22_pipe_lane[2].gt_pipe_drp.pipe_drp_i ,\n_23_pipe_lane[2].gt_pipe_drp.pipe_drp_i ,\n_24_pipe_lane[2].gt_pipe_drp.pipe_drp_i ,\n_25_pipe_lane[2].gt_pipe_drp.pipe_drp_i ,\n_26_pipe_lane[2].gt_pipe_drp.pipe_drp_i ,\n_27_pipe_lane[2].gt_pipe_drp.pipe_drp_i ,\n_28_pipe_lane[2].gt_pipe_drp.pipe_drp_i ,\n_29_pipe_lane[2].gt_pipe_drp.pipe_drp_i ,\n_30_pipe_lane[2].gt_pipe_drp.pipe_drp_i ,\n_31_pipe_lane[2].gt_pipe_drp.pipe_drp_i ,\n_32_pipe_lane[2].gt_pipe_drp.pipe_drp_i ,\n_33_pipe_lane[2].gt_pipe_drp.pipe_drp_i }),
        .GT_CPLLPD0118_out(GT_CPLLPD0118_out),
        .GT_CPLLRESET0116_out(GT_CPLLRESET0116_out),
        .GT_RXPMARESET0111_out(GT_RXPMARESET0111_out),
        .I1(\n_16_pipe_lane[2].gt_pipe_drp.pipe_drp_i ),
        .I10(\n_18_pipe_reset.pipe_reset_i ),
        .I11(\n_8_pipe_lane[2].pipe_user_i ),
        .I12(\n_8_pipe_lane[2].pipe_sync_i ),
        .I13(\n_6_pipe_lane[2].pipe_sync_i ),
        .I14(\n_7_pipe_lane[2].pipe_sync_i ),
        .I15(\n_4_pipe_lane[6].pipe_user_i ),
        .I16(\n_24_pipe_lane[0].gt_wrapper_i ),
        .I2(\n_17_pipe_lane[2].gt_pipe_drp.pipe_drp_i ),
        .I3(INT_QPLLOUTCLK_OUT[0]),
        .I4(INT_QPLLOUTREFCLK_OUT[0]),
        .I5(\n_15_pipe_lane[2].gt_pipe_rate.pipe_rate_i ),
        .I6(\n_14_pipe_lane[6].pipe_user_i ),
        .I7(\n_14_pipe_lane[2].gt_pipe_rate.pipe_rate_i ),
        .I8(\n_7_pipe_lane[7].pipe_user_i ),
        .I9(\n_15_pipe_lane[0].gt_wrapper_i ),
        .O1(\n_5_pipe_lane[2].gt_wrapper_i ),
        .O2(\n_12_pipe_lane[2].gt_wrapper_i ),
        .O3(\n_13_pipe_lane[2].gt_wrapper_i ),
        .O4(\n_14_pipe_lane[2].gt_wrapper_i ),
        .O5(\n_15_pipe_lane[2].gt_wrapper_i ),
        .O6(\n_19_pipe_lane[2].gt_wrapper_i ),
        .O7(\n_20_pipe_lane[2].gt_wrapper_i ),
        .O8(\n_21_pipe_lane[2].gt_wrapper_i ),
        .PIPETXMARGIN(PIPETXMARGIN),
        .PIPE_POWERDOWN(PIPE_POWERDOWN[5:4]),
        .PIPE_RXDATA(PIPE_RXDATA[95:64]),
        .PIPE_RXDATAK(PIPE_RXDATAK[5:4]),
        .PIPE_RXELECIDLE(PIPE_RXELECIDLE[2]),
        .PIPE_RXPOLARITY(PIPE_RXPOLARITY[2]),
        .PIPE_RXSLIDE(PIPE_RXSLIDE[2]),
        .PIPE_RXSTATUS(PIPE_RXSTATUS[8:6]),
        .PIPE_TXCOMPLIANCE(PIPE_TXCOMPLIANCE[2]),
        .PIPE_TXDATA(PIPE_TXDATA[95:64]),
        .PIPE_TXDATAK(PIPE_TXDATAK[5:4]),
        .PIPE_TXDEEMPH(PIPE_TXDEEMPH),
        .PIPE_TXELECIDLE(PIPE_TXELECIDLE[2]),
        .QRST_CPLLLOCK(\n_0_pipe_lane[2].gt_wrapper_i ),
        .RST_PHYSTATUS(p_268_out),
        .RST_RXPMARESETDONE(p_273_out),
        .RXRATE(\n_21_pipe_lane[2].gt_pipe_rate.pipe_rate_i ),
        .RXSYSCLKSEL(\n_24_pipe_lane[2].gt_pipe_rate.pipe_rate_i ),
        .TXMAINCURSOR({\n_41_pipe_lane[2].pipe_eq.pipe_eq_i ,\n_42_pipe_lane[2].pipe_eq.pipe_eq_i ,\n_43_pipe_lane[2].pipe_eq.pipe_eq_i ,\n_44_pipe_lane[2].pipe_eq.pipe_eq_i ,\n_45_pipe_lane[2].pipe_eq.pipe_eq_i ,\n_46_pipe_lane[2].pipe_eq.pipe_eq_i ,\n_47_pipe_lane[2].pipe_eq.pipe_eq_i }),
        .TXPOSTCURSOR({\n_48_pipe_lane[2].pipe_eq.pipe_eq_i ,\n_49_pipe_lane[2].pipe_eq.pipe_eq_i ,\n_50_pipe_lane[2].pipe_eq.pipe_eq_i ,\n_51_pipe_lane[2].pipe_eq.pipe_eq_i ,\n_52_pipe_lane[2].pipe_eq.pipe_eq_i }),
        .TXPRECURSOR({\n_36_pipe_lane[2].pipe_eq.pipe_eq_i ,\n_37_pipe_lane[2].pipe_eq.pipe_eq_i ,\n_38_pipe_lane[2].pipe_eq.pipe_eq_i ,\n_39_pipe_lane[2].pipe_eq.pipe_eq_i ,\n_40_pipe_lane[2].pipe_eq.pipe_eq_i }),
        .ext_ch_gt_drpdo(ext_ch_gt_drpdo[47:32]),
        .ext_ch_gt_drprdy(ext_ch_gt_drprdy[2]),
        .gt_rxdlysresetdone(p_260_out),
        .gt_txdlysresetdone(p_262_out),
        .gt_txphinitdone(gt_txphinitdone[2]),
        .p_259_out(p_259_out),
        .p_261_out(p_261_out),
        .pci_exp_rxn(pci_exp_rxn[2]),
        .pci_exp_rxp(pci_exp_rxp[2]),
        .pci_exp_txn(pci_exp_txn[2]),
        .pci_exp_txp(pci_exp_txp[2]),
        .pipe_dclk_in(pipe_dclk_in),
        .pipe_loopback(pipe_loopback),
        .pipe_pclk_in(pipe_pclk_in),
        .pipe_rxoutclk_out(pipe_rxoutclk_out[2]),
        .pipe_rxprbscntreset(pipe_rxprbscntreset),
        .pipe_rxprbserr(pipe_rxprbserr[2]),
        .pipe_rxprbssel(pipe_rxprbssel),
        .pipe_rxusrclk_in(pipe_rxusrclk_in),
        .pipe_tx_rcvr_det(pipe_tx_rcvr_det),
        .pipe_tx_swing(pipe_tx_swing),
        .pipe_txprbsforceerr(pipe_txprbsforceerr),
        .pipe_txprbssel(pipe_txprbssel),
        .rst_gtreset(rst_gtreset),
        .sys_clk(sys_clk));
vc709_pcie_x8_gen3vc709_pcie_x8_gen3_pipe_eq_37 \pipe_lane[2].pipe_eq.pipe_eq_i 
       (.EQ_TXEQ_DEEMPH_OUT(O10),
        .I1(\n_8_pipe_reset.pipe_reset_i ),
        .O39(O39),
        .O7(clear),
        .PIPERX2EQLPNEWTXCOEFFORPRESET(PIPERX2EQLPNEWTXCOEFFORPRESET),
        .PIPE_RXEQ_CONTROL(PIPE_RXEQ_CONTROL[5:4]),
        .PIPE_RXEQ_DONE(PIPE_RXEQ_DONE[2]),
        .PIPE_RXEQ_LFFS(PIPE_RXEQ_LFFS[17:12]),
        .PIPE_RXEQ_PRESET(PIPE_RXEQ_PRESET[8:6]),
        .PIPE_RXEQ_TXPRESET(PIPE_RXEQ_TXPRESET[11:8]),
        .PIPE_TXEQ_CONTROL(PIPE_TXEQ_CONTROL[5:4]),
        .PIPE_TXEQ_DEEMPH(PIPE_TXEQ_DEEMPH[17:12]),
        .PIPE_TXEQ_DONE(PIPE_TXEQ_DONE[2]),
        .PIPE_TXEQ_PRESET(PIPE_TXEQ_PRESET[11:8]),
        .TXMAINCURSOR({\n_41_pipe_lane[2].pipe_eq.pipe_eq_i ,\n_42_pipe_lane[2].pipe_eq.pipe_eq_i ,\n_43_pipe_lane[2].pipe_eq.pipe_eq_i ,\n_44_pipe_lane[2].pipe_eq.pipe_eq_i ,\n_45_pipe_lane[2].pipe_eq.pipe_eq_i ,\n_46_pipe_lane[2].pipe_eq.pipe_eq_i ,\n_47_pipe_lane[2].pipe_eq.pipe_eq_i }),
        .TXPOSTCURSOR({\n_48_pipe_lane[2].pipe_eq.pipe_eq_i ,\n_49_pipe_lane[2].pipe_eq.pipe_eq_i ,\n_50_pipe_lane[2].pipe_eq.pipe_eq_i ,\n_51_pipe_lane[2].pipe_eq.pipe_eq_i ,\n_52_pipe_lane[2].pipe_eq.pipe_eq_i }),
        .TXPRECURSOR({\n_36_pipe_lane[2].pipe_eq.pipe_eq_i ,\n_37_pipe_lane[2].pipe_eq.pipe_eq_i ,\n_38_pipe_lane[2].pipe_eq.pipe_eq_i ,\n_39_pipe_lane[2].pipe_eq.pipe_eq_i ,\n_40_pipe_lane[2].pipe_eq.pipe_eq_i }),
        .p_293_out(p_293_out),
        .pipe_pclk_in(pipe_pclk_in),
        .pipe_rx2_eq_lffs_sel(pipe_rx2_eq_lffs_sel));
vc709_pcie_x8_gen3vc709_pcie_x8_gen3_pipe_sync_32 \pipe_lane[2].pipe_sync_i 
       (.EQ_GEN3(p_293_out),
        .I1(\n_0_pipe_lane[4].pipe_user_i ),
        .I2(\n_73_pipe_lane[6].gt_wrapper_i ),
        .I3(\n_74_pipe_lane[6].gt_wrapper_i ),
        .I4(\n_75_pipe_lane[3].gt_wrapper_i ),
        .O1(\n_6_pipe_lane[2].pipe_sync_i ),
        .O2(\n_7_pipe_lane[2].pipe_sync_i ),
        .O3(\n_8_pipe_lane[2].pipe_sync_i ),
        .O7(clear),
        .PIPE_RXELECIDLE(PIPE_RXELECIDLE[2]),
        .RST_RATE_IDLE(rate_idle[2]),
        .RST_TXSYNC_DONE(\n_9_pipe_lane[2].pipe_sync_i ),
        .SYNC_FSM_TX(O9),
        .SYNC_RXCDRLOCK(\n_10_pipe_lane[2].pipe_user_i ),
        .SYNC_RXSYNCDONE(\n_14_pipe_lane[2].gt_wrapper_i ),
        .SYNC_RXSYNC_START(\n_8_pipe_lane[2].gt_pipe_rate.pipe_rate_i ),
        .SYNC_TXPHALIGNDONE(\n_7_pipe_lane[6].pipe_user_i ),
        .SYNC_TXSYNCDONE(\n_21_pipe_lane[2].gt_wrapper_i ),
        .SYNC_TXSYNC_START(SYNC_TXSYNC_START055_out),
        .p_0_in7_in(p_0_in7_in_11),
        .p_1_in8_in(p_1_in8_in_12),
        .p_359_out(p_359_out),
        .pipe_mmcm_lock_in(pipe_mmcm_lock_in),
        .pipe_pclk_in(pipe_pclk_in));
vc709_pcie_x8_gen3vc709_pcie_x8_gen3_pipe_user_15 \pipe_lane[2].pipe_user_i 
       (.EQ_GEN3(p_293_out),
        .I1(\n_11_pipe_lane[4].pipe_user_i ),
        .I2(\n_12_pipe_lane[5].pipe_user_i ),
        .I3(\n_5_pipe_lane[1].pipe_user_i ),
        .I4(\n_5_pipe_lane[2].gt_wrapper_i ),
        .I5(\n_15_pipe_lane[2].gt_wrapper_i ),
        .I6(USER_RST_IDLE),
        .I7(\n_8_pipe_reset.pipe_reset_i ),
        .O1(\n_0_pipe_lane[2].pipe_user_i ),
        .O2(\n_3_pipe_lane[2].pipe_user_i ),
        .O3(\n_4_pipe_lane[2].pipe_user_i ),
        .O39(O39),
        .O4(\n_5_pipe_lane[2].pipe_user_i ),
        .O5(\n_6_pipe_lane[2].pipe_user_i ),
        .O6(\n_15_pipe_lane[2].pipe_user_i ),
        .O7(clear),
        .PIPE_GEN3_RDY(PIPE_GEN3_RDY[2]),
        .PIPE_RXEQ_CONVERGE(\n_13_pipe_lane[2].pipe_user_i ),
        .PIPE_RXSTATUS(PIPE_RXSTATUS[8]),
        .PIPE_TXCOMPLIANCE(PIPE_TXCOMPLIANCE[2]),
        .PIPE_TXELECIDLE(PIPE_TXELECIDLE[2]),
        .RST_PHYSTATUS(p_268_out),
        .RST_RATE_IDLE(rate_idle[2]),
        .RST_RESETDONE(p_304_out),
        .SYNC_RXCDRLOCK(\n_10_pipe_lane[2].pipe_user_i ),
        .USER_OOBCLK(\n_8_pipe_lane[2].pipe_user_i ),
        .USER_RATE_DONE(\n_16_pipe_lane[2].gt_pipe_rate.pipe_rate_i ),
        .USER_RATE_RXSYNC(\n_17_pipe_lane[2].gt_pipe_rate.pipe_rate_i ),
        .USER_RESETOVRD_START(\n_18_pipe_lane[2].gt_pipe_rate.pipe_rate_i ),
        .USER_RXRESETDONE(\n_13_pipe_lane[2].gt_wrapper_i ),
        .USER_TXRESETDONE(\n_20_pipe_lane[2].gt_wrapper_i ),
        .gt_txphinitdone({gt_txphinitdone[6:4],gt_txphinitdone[2],gt_txphinitdone[0]}),
        .p_0_in7_in(p_0_in7_in_11),
        .p_0_in7_in_1(p_0_in7_in_15),
        .p_1_in8_in(p_1_in8_in_12),
        .p_1_in8_in_0(p_1_in8_in_14),
        .p_259_out(p_259_out),
        .p_261_out(p_261_out),
        .p_2_in(p_2_in_10),
        .p_359_out(p_359_out),
        .p_361_out(p_361_out),
        .pipe_oobclk_in(pipe_oobclk_in),
        .pipe_pclk_in(pipe_pclk_in),
        .pipe_pclk_sel_out(pipe_pclk_sel_out[2]),
        .pipe_rx2_phy_status(pipe_rx2_phy_status),
        .pipe_rx2_valid(pipe_rx2_valid),
        .pipe_rxusrclk_in(pipe_rxusrclk_in),
        .rst_rxusrclk_reset(rst_rxusrclk_reset));
vc709_pcie_x8_gen3vc709_pcie_x8_gen3_pipe_drp_29 \pipe_lane[3].gt_pipe_drp.pipe_drp_i 
       (.DRPADDR({\n_0_pipe_lane[3].gt_pipe_drp.pipe_drp_i ,\n_1_pipe_lane[3].gt_pipe_drp.pipe_drp_i ,\n_2_pipe_lane[3].gt_pipe_drp.pipe_drp_i ,\n_3_pipe_lane[3].gt_pipe_drp.pipe_drp_i ,\n_4_pipe_lane[3].gt_pipe_drp.pipe_drp_i ,\n_5_pipe_lane[3].gt_pipe_drp.pipe_drp_i ,\n_6_pipe_lane[3].gt_pipe_drp.pipe_drp_i ,\n_7_pipe_lane[3].gt_pipe_drp.pipe_drp_i ,\n_8_pipe_lane[3].gt_pipe_drp.pipe_drp_i }),
        .DRPDI({\n_18_pipe_lane[3].gt_pipe_drp.pipe_drp_i ,\n_19_pipe_lane[3].gt_pipe_drp.pipe_drp_i ,\n_20_pipe_lane[3].gt_pipe_drp.pipe_drp_i ,\n_21_pipe_lane[3].gt_pipe_drp.pipe_drp_i ,\n_22_pipe_lane[3].gt_pipe_drp.pipe_drp_i ,\n_23_pipe_lane[3].gt_pipe_drp.pipe_drp_i ,\n_24_pipe_lane[3].gt_pipe_drp.pipe_drp_i ,\n_25_pipe_lane[3].gt_pipe_drp.pipe_drp_i ,\n_26_pipe_lane[3].gt_pipe_drp.pipe_drp_i ,\n_27_pipe_lane[3].gt_pipe_drp.pipe_drp_i ,\n_28_pipe_lane[3].gt_pipe_drp.pipe_drp_i ,\n_29_pipe_lane[3].gt_pipe_drp.pipe_drp_i ,\n_30_pipe_lane[3].gt_pipe_drp.pipe_drp_i ,\n_31_pipe_lane[3].gt_pipe_drp.pipe_drp_i ,\n_32_pipe_lane[3].gt_pipe_drp.pipe_drp_i ,\n_33_pipe_lane[3].gt_pipe_drp.pipe_drp_i }),
        .DRP_DONE(p_236_out),
        .DRP_FSM(O29),
        .DRP_RATE(DRP_RATE),
        .DRP_START(DRP_START098_out),
        .DRP_X16(DRP_X160100_out),
        .DRP_X16X20_MODE(DRP_X16X20_MODE0102_out),
        .O1(\n_16_pipe_lane[3].gt_pipe_drp.pipe_drp_i ),
        .O2(\n_17_pipe_lane[3].gt_pipe_drp.pipe_drp_i ),
        .ext_ch_gt_drpaddr(ext_ch_gt_drpaddr[35:27]),
        .ext_ch_gt_drpdi(ext_ch_gt_drpdi[63:48]),
        .ext_ch_gt_drpdo(ext_ch_gt_drpdo[63:48]),
        .ext_ch_gt_drpen(ext_ch_gt_drpen[3]),
        .ext_ch_gt_drprdy(ext_ch_gt_drprdy[3]),
        .ext_ch_gt_drpwe(ext_ch_gt_drpwe[3]),
        .pipe_dclk_in(pipe_dclk_in),
        .rst_dclk_reset(rst_dclk_reset),
        .rst_gtreset(rst_gtreset));
vc709_pcie_x8_gen3vc709_pcie_x8_gen3_pipe_rate_33 \pipe_lane[3].gt_pipe_rate.pipe_rate_i 
       (.DRP_RATE(DRP_RATE),
        .DRP_START098_out(DRP_START098_out),
        .DRP_X160100_out(DRP_X160100_out),
        .DRP_X16X20_MODE0102_out(DRP_X16X20_MODE0102_out),
        .GT_CPLLPD051_out(GT_CPLLPD051_out),
        .GT_CPLLRESET049_out(GT_CPLLRESET049_out),
        .GT_RXPMARESET044_out(GT_RXPMARESET044_out),
        .I1(\n_8_pipe_reset.pipe_reset_i ),
        .I2(USER_RST_IDLE),
        .I3(\n_1_pipe_lane[3].pipe_user_i ),
        .O1(\n_8_pipe_lane[3].gt_pipe_rate.pipe_rate_i ),
        .O2(\n_14_pipe_lane[3].gt_pipe_rate.pipe_rate_i ),
        .O3(\n_15_pipe_lane[3].gt_pipe_rate.pipe_rate_i ),
        .O4(\n_16_pipe_lane[3].gt_pipe_rate.pipe_rate_i ),
        .O5(\n_17_pipe_lane[3].gt_pipe_rate.pipe_rate_i ),
        .O6(\n_18_pipe_lane[3].gt_pipe_rate.pipe_rate_i ),
        .O7(clear),
        .QRST_QPLLLOCK(INT_QPLLLOCK_OUT[0]),
        .QRST_QPLLPD_IN(p_246_out),
        .QRST_QPLLRESET_IN(p_245_out),
        .RATE_CPLLLOCK(\n_0_pipe_lane[3].gt_wrapper_i ),
        .RATE_DRP_DONE(p_236_out),
        .RATE_FSM(O11),
        .RATE_PHYSTATUS(p_218_out),
        .RATE_RXPMARESETDONE(p_223_out),
        .RATE_RXRATEDONE(\n_12_pipe_lane[3].gt_wrapper_i ),
        .RATE_RXRESETDONE(\n_13_pipe_lane[3].gt_wrapper_i ),
        .RATE_TXRATEDONE(\n_19_pipe_lane[3].gt_wrapper_i ),
        .RATE_TXRESETDONE(\n_20_pipe_lane[3].gt_wrapper_i ),
        .RATE_TXSYNC_DONE(\n_9_pipe_lane[3].pipe_sync_i ),
        .RST_RATE_IDLE(rate_idle[3]),
        .RXRATE(\n_21_pipe_lane[3].gt_pipe_rate.pipe_rate_i ),
        .RXSYSCLKSEL(\n_24_pipe_lane[3].gt_pipe_rate.pipe_rate_i ),
        .SYNC_TXSYNC_START053_out(SYNC_TXSYNC_START053_out),
        .p_0_in7_in(p_0_in7_in_6),
        .p_1_in8_in(p_1_in8_in_5),
        .p_243_out(p_243_out),
        .pipe_mmcm_lock_in(pipe_mmcm_lock_in),
        .pipe_pclk_in(pipe_pclk_in),
        .pipe_pclk_sel_out(pipe_pclk_sel_out[3]),
        .rst_drp_start(rst_drp_start),
        .rst_drp_x16(rst_drp_x16),
        .rst_drp_x16x20_mode(rst_drp_x16x20_mode),
        .rst_txsync_start(rst_txsync_start));
vc709_pcie_x8_gen3vc709_pcie_x8_gen3_gt_wrapper_2 \pipe_lane[3].gt_wrapper_i 
       (.D(\n_0_pipe_lane[3].gt_wrapper_i ),
        .DRPADDR({\n_0_pipe_lane[3].gt_pipe_drp.pipe_drp_i ,\n_1_pipe_lane[3].gt_pipe_drp.pipe_drp_i ,\n_2_pipe_lane[3].gt_pipe_drp.pipe_drp_i ,\n_3_pipe_lane[3].gt_pipe_drp.pipe_drp_i ,\n_4_pipe_lane[3].gt_pipe_drp.pipe_drp_i ,\n_5_pipe_lane[3].gt_pipe_drp.pipe_drp_i ,\n_6_pipe_lane[3].gt_pipe_drp.pipe_drp_i ,\n_7_pipe_lane[3].gt_pipe_drp.pipe_drp_i ,\n_8_pipe_lane[3].gt_pipe_drp.pipe_drp_i }),
        .DRPDI({\n_18_pipe_lane[3].gt_pipe_drp.pipe_drp_i ,\n_19_pipe_lane[3].gt_pipe_drp.pipe_drp_i ,\n_20_pipe_lane[3].gt_pipe_drp.pipe_drp_i ,\n_21_pipe_lane[3].gt_pipe_drp.pipe_drp_i ,\n_22_pipe_lane[3].gt_pipe_drp.pipe_drp_i ,\n_23_pipe_lane[3].gt_pipe_drp.pipe_drp_i ,\n_24_pipe_lane[3].gt_pipe_drp.pipe_drp_i ,\n_25_pipe_lane[3].gt_pipe_drp.pipe_drp_i ,\n_26_pipe_lane[3].gt_pipe_drp.pipe_drp_i ,\n_27_pipe_lane[3].gt_pipe_drp.pipe_drp_i ,\n_28_pipe_lane[3].gt_pipe_drp.pipe_drp_i ,\n_29_pipe_lane[3].gt_pipe_drp.pipe_drp_i ,\n_30_pipe_lane[3].gt_pipe_drp.pipe_drp_i ,\n_31_pipe_lane[3].gt_pipe_drp.pipe_drp_i ,\n_32_pipe_lane[3].gt_pipe_drp.pipe_drp_i ,\n_33_pipe_lane[3].gt_pipe_drp.pipe_drp_i }),
        .GT_CPLLPD051_out(GT_CPLLPD051_out),
        .GT_CPLLRESET049_out(GT_CPLLRESET049_out),
        .GT_RXPMARESET044_out(GT_RXPMARESET044_out),
        .I1(\n_16_pipe_lane[3].gt_pipe_drp.pipe_drp_i ),
        .I10(\n_18_pipe_reset.pipe_reset_i ),
        .I11(\n_8_pipe_lane[3].pipe_sync_i ),
        .I12(\n_6_pipe_lane[3].pipe_sync_i ),
        .I13(\n_7_pipe_lane[3].pipe_sync_i ),
        .I14(\n_4_pipe_lane[6].pipe_user_i ),
        .I15(\n_24_pipe_lane[0].gt_wrapper_i ),
        .I16(\n_1_pipe_lane[3].pipe_user_i ),
        .I17(\n_15_pipe_lane[1].pipe_user_i ),
        .I18(gt_txphinitdone[1]),
        .I19(\n_10_pipe_lane[0].pipe_user_i ),
        .I2(\n_17_pipe_lane[3].gt_pipe_drp.pipe_drp_i ),
        .I20(\n_6_pipe_lane[2].pipe_user_i ),
        .I3(INT_QPLLOUTCLK_OUT[0]),
        .I4(INT_QPLLOUTREFCLK_OUT[0]),
        .I5(\n_15_pipe_lane[3].gt_pipe_rate.pipe_rate_i ),
        .I6(\n_17_pipe_lane[6].pipe_user_i ),
        .I7(\n_14_pipe_lane[3].gt_pipe_rate.pipe_rate_i ),
        .I8(\n_7_pipe_lane[7].pipe_user_i ),
        .I9(\n_15_pipe_lane[0].gt_wrapper_i ),
        .O1(\n_5_pipe_lane[3].gt_wrapper_i ),
        .O2(\n_15_pipe_lane[3].gt_wrapper_i ),
        .O3(\n_76_pipe_lane[3].gt_wrapper_i ),
        .PIPETXMARGIN(PIPETXMARGIN),
        .PIPE_POWERDOWN(PIPE_POWERDOWN[7:6]),
        .PIPE_RXDATA(PIPE_RXDATA[127:96]),
        .PIPE_RXDATAK(PIPE_RXDATAK[7:6]),
        .PIPE_RXELECIDLE(PIPE_RXELECIDLE[3]),
        .PIPE_RXPOLARITY(PIPE_RXPOLARITY[3]),
        .PIPE_RXSLIDE(PIPE_RXSLIDE[3]),
        .PIPE_RXSTATUS(PIPE_RXSTATUS[11:9]),
        .PIPE_TXCOMPLIANCE(PIPE_TXCOMPLIANCE[3]),
        .PIPE_TXDATA(PIPE_TXDATA[127:96]),
        .PIPE_TXDATAK(PIPE_TXDATAK[7:6]),
        .PIPE_TXDEEMPH(PIPE_TXDEEMPH),
        .PIPE_TXELECIDLE(PIPE_TXELECIDLE[3]),
        .RATE_PHYSTATUS(p_218_out),
        .RATE_RXPMARESETDONE(p_223_out),
        .RATE_RXRATEDONE(\n_12_pipe_lane[3].gt_wrapper_i ),
        .RATE_TXRATEDONE(\n_19_pipe_lane[3].gt_wrapper_i ),
        .RXRATE(\n_21_pipe_lane[3].gt_pipe_rate.pipe_rate_i ),
        .RXSYSCLKSEL(\n_24_pipe_lane[3].gt_pipe_rate.pipe_rate_i ),
        .SYNC_RXPHALIGNDONE_S(\n_75_pipe_lane[3].gt_wrapper_i ),
        .SYNC_RXSYNCDONE(\n_14_pipe_lane[3].gt_wrapper_i ),
        .SYNC_TXSYNCDONE(\n_21_pipe_lane[3].gt_wrapper_i ),
        .TXMAINCURSOR({\n_41_pipe_lane[3].pipe_eq.pipe_eq_i ,\n_42_pipe_lane[3].pipe_eq.pipe_eq_i ,\n_43_pipe_lane[3].pipe_eq.pipe_eq_i ,\n_44_pipe_lane[3].pipe_eq.pipe_eq_i ,\n_45_pipe_lane[3].pipe_eq.pipe_eq_i ,\n_46_pipe_lane[3].pipe_eq.pipe_eq_i ,\n_47_pipe_lane[3].pipe_eq.pipe_eq_i }),
        .TXPOSTCURSOR({\n_48_pipe_lane[3].pipe_eq.pipe_eq_i ,\n_49_pipe_lane[3].pipe_eq.pipe_eq_i ,\n_50_pipe_lane[3].pipe_eq.pipe_eq_i ,\n_51_pipe_lane[3].pipe_eq.pipe_eq_i ,\n_52_pipe_lane[3].pipe_eq.pipe_eq_i }),
        .TXPRECURSOR({\n_36_pipe_lane[3].pipe_eq.pipe_eq_i ,\n_37_pipe_lane[3].pipe_eq.pipe_eq_i ,\n_38_pipe_lane[3].pipe_eq.pipe_eq_i ,\n_39_pipe_lane[3].pipe_eq.pipe_eq_i ,\n_40_pipe_lane[3].pipe_eq.pipe_eq_i }),
        .USER_OOBCLK(\n_6_pipe_lane[3].pipe_user_i ),
        .USER_RXRESETDONE(\n_13_pipe_lane[3].gt_wrapper_i ),
        .USER_TXRESETDONE(\n_20_pipe_lane[3].gt_wrapper_i ),
        .ext_ch_gt_drpdo(ext_ch_gt_drpdo[63:48]),
        .ext_ch_gt_drprdy(ext_ch_gt_drprdy[3]),
        .gt_rxdlysresetdone(p_210_out),
        .gt_txdlysresetdone(p_212_out),
        .gt_txphinitdone(gt_txphinitdone[3]),
        .p_104_out(p_104_out),
        .p_154_out(p_154_out),
        .p_209_out(p_209_out),
        .p_211_out(p_211_out),
        .p_259_out(p_259_out),
        .p_309_out(p_309_out),
        .p_4_out(p_4_out),
        .p_54_out(p_54_out),
        .pci_exp_rxn(pci_exp_rxn[3]),
        .pci_exp_rxp(pci_exp_rxp[3]),
        .pci_exp_txn(pci_exp_txn[3]),
        .pci_exp_txp(pci_exp_txp[3]),
        .pipe_dclk_in(pipe_dclk_in),
        .pipe_loopback(pipe_loopback),
        .pipe_pclk_in(pipe_pclk_in),
        .pipe_rxoutclk_out(pipe_rxoutclk_out[3]),
        .pipe_rxprbscntreset(pipe_rxprbscntreset),
        .pipe_rxprbserr(pipe_rxprbserr[3]),
        .pipe_rxprbssel(pipe_rxprbssel),
        .pipe_rxusrclk_in(pipe_rxusrclk_in),
        .pipe_tx_rcvr_det(pipe_tx_rcvr_det),
        .pipe_tx_swing(pipe_tx_swing),
        .pipe_txprbsforceerr(pipe_txprbsforceerr),
        .pipe_txprbssel(pipe_txprbssel),
        .rst_gtreset(rst_gtreset),
        .sys_clk(sys_clk));
vc709_pcie_x8_gen3vc709_pcie_x8_gen3_pipe_eq \pipe_lane[3].pipe_eq.pipe_eq_i 
       (.EQ_TXEQ_DEEMPH_OUT(O13),
        .I1(\n_8_pipe_reset.pipe_reset_i ),
        .O40(O40),
        .PIPERX3EQLPNEWTXCOEFFORPRESET(PIPERX3EQLPNEWTXCOEFFORPRESET),
        .PIPE_RXEQ_CONTROL(PIPE_RXEQ_CONTROL[7:6]),
        .PIPE_RXEQ_DONE(PIPE_RXEQ_DONE[3]),
        .PIPE_RXEQ_LFFS(PIPE_RXEQ_LFFS[23:18]),
        .PIPE_RXEQ_PRESET(PIPE_RXEQ_PRESET[11:9]),
        .PIPE_RXEQ_TXPRESET(PIPE_RXEQ_TXPRESET[15:12]),
        .PIPE_TXEQ_CONTROL(PIPE_TXEQ_CONTROL[7:6]),
        .PIPE_TXEQ_DEEMPH(PIPE_TXEQ_DEEMPH[23:18]),
        .PIPE_TXEQ_DONE(PIPE_TXEQ_DONE[3]),
        .PIPE_TXEQ_PRESET(PIPE_TXEQ_PRESET[15:12]),
        .SR(clear),
        .TXMAINCURSOR({\n_41_pipe_lane[3].pipe_eq.pipe_eq_i ,\n_42_pipe_lane[3].pipe_eq.pipe_eq_i ,\n_43_pipe_lane[3].pipe_eq.pipe_eq_i ,\n_44_pipe_lane[3].pipe_eq.pipe_eq_i ,\n_45_pipe_lane[3].pipe_eq.pipe_eq_i ,\n_46_pipe_lane[3].pipe_eq.pipe_eq_i ,\n_47_pipe_lane[3].pipe_eq.pipe_eq_i }),
        .TXPOSTCURSOR({\n_48_pipe_lane[3].pipe_eq.pipe_eq_i ,\n_49_pipe_lane[3].pipe_eq.pipe_eq_i ,\n_50_pipe_lane[3].pipe_eq.pipe_eq_i ,\n_51_pipe_lane[3].pipe_eq.pipe_eq_i ,\n_52_pipe_lane[3].pipe_eq.pipe_eq_i }),
        .TXPRECURSOR({\n_36_pipe_lane[3].pipe_eq.pipe_eq_i ,\n_37_pipe_lane[3].pipe_eq.pipe_eq_i ,\n_38_pipe_lane[3].pipe_eq.pipe_eq_i ,\n_39_pipe_lane[3].pipe_eq.pipe_eq_i ,\n_40_pipe_lane[3].pipe_eq.pipe_eq_i }),
        .p_243_out(p_243_out),
        .pipe_pclk_in(pipe_pclk_in),
        .pipe_rx3_eq_lffs_sel(pipe_rx3_eq_lffs_sel));
vc709_pcie_x8_gen3vc709_pcie_x8_gen3_pipe_sync_27 \pipe_lane[3].pipe_sync_i 
       (.I1(\n_0_pipe_lane[4].pipe_user_i ),
        .I2(\n_73_pipe_lane[6].gt_wrapper_i ),
        .I3(\n_74_pipe_lane[6].gt_wrapper_i ),
        .I4(\n_75_pipe_lane[3].gt_wrapper_i ),
        .O1(\n_6_pipe_lane[3].pipe_sync_i ),
        .O2(\n_7_pipe_lane[3].pipe_sync_i ),
        .O3(\n_8_pipe_lane[3].pipe_sync_i ),
        .O7(clear),
        .PIPE_RXELECIDLE(PIPE_RXELECIDLE[3]),
        .RATE_TXSYNC_DONE(\n_9_pipe_lane[3].pipe_sync_i ),
        .RST_RATE_IDLE(rate_idle[3]),
        .SYNC_FSM_TX(O12),
        .SYNC_RXCDRLOCK(\n_8_pipe_lane[3].pipe_user_i ),
        .SYNC_RXSYNCDONE(\n_14_pipe_lane[3].gt_wrapper_i ),
        .SYNC_RXSYNC_START(\n_8_pipe_lane[3].gt_pipe_rate.pipe_rate_i ),
        .SYNC_TXPHALIGNDONE(\n_7_pipe_lane[6].pipe_user_i ),
        .SYNC_TXSYNCDONE(\n_21_pipe_lane[3].gt_wrapper_i ),
        .SYNC_TXSYNC_START(SYNC_TXSYNC_START053_out),
        .p_0_in7_in(p_0_in7_in_6),
        .p_1_in8_in(p_1_in8_in_5),
        .p_243_out(p_243_out),
        .p_359_out(p_359_out),
        .pipe_mmcm_lock_in(pipe_mmcm_lock_in),
        .pipe_pclk_in(pipe_pclk_in));
vc709_pcie_x8_gen3vc709_pcie_x8_gen3_pipe_user_9 \pipe_lane[3].pipe_user_i 
       (.D(p_254_out),
        .I1(\n_4_pipe_lane[1].pipe_user_i ),
        .I2(\n_10_pipe_lane[0].pipe_user_i ),
        .I3(\n_15_pipe_lane[2].pipe_user_i ),
        .I4(\n_6_pipe_lane[1].pipe_user_i ),
        .I5(\n_5_pipe_lane[3].gt_wrapper_i ),
        .I6(\n_15_pipe_lane[3].gt_wrapper_i ),
        .I7(USER_RST_IDLE),
        .I8(\n_8_pipe_reset.pipe_reset_i ),
        .O1(\n_0_pipe_lane[3].pipe_user_i ),
        .O2(\n_1_pipe_lane[3].pipe_user_i ),
        .O3(\n_2_pipe_lane[3].pipe_user_i ),
        .O40(O40),
        .PIPE_GEN3_RDY(PIPE_GEN3_RDY[3]),
        .PIPE_RXEQ_CONVERGE(\n_11_pipe_lane[3].pipe_user_i ),
        .PIPE_RXSTATUS(PIPE_RXSTATUS[11]),
        .PIPE_TXCOMPLIANCE(PIPE_TXCOMPLIANCE[3]),
        .PIPE_TXELECIDLE(PIPE_TXELECIDLE[3]),
        .RATE_PHYSTATUS(p_218_out),
        .RST_RATE_IDLE(rate_idle[3]),
        .RST_RXUSRCLK_RESET(rst_rxusrclk_reset),
        .SR(clear),
        .SYNC_RXCDRLOCK(\n_8_pipe_lane[3].pipe_user_i ),
        .SYNC_RXPHALIGNDONE_M(p_359_out),
        .USER_OOBCLK(\n_6_pipe_lane[3].pipe_user_i ),
        .USER_RATE_DONE(\n_16_pipe_lane[3].gt_pipe_rate.pipe_rate_i ),
        .USER_RATE_RXSYNC(\n_17_pipe_lane[3].gt_pipe_rate.pipe_rate_i ),
        .USER_RESETOVRD_START(\n_18_pipe_lane[3].gt_pipe_rate.pipe_rate_i ),
        .USER_RXRESETDONE(\n_13_pipe_lane[3].gt_wrapper_i ),
        .USER_TXRESETDONE(\n_20_pipe_lane[3].gt_wrapper_i ),
        .p_0_in7_in(p_0_in7_in_6),
        .p_1_in8_in(p_1_in8_in_5),
        .p_243_out(p_243_out),
        .p_259_out(p_259_out),
        .p_261_out(p_261_out),
        .p_2_in(p_2_in_4),
        .p_361_out(p_361_out),
        .pipe_oobclk_in(pipe_oobclk_in),
        .pipe_pclk_in(pipe_pclk_in),
        .pipe_pclk_sel_out(pipe_pclk_sel_out[3]),
        .pipe_rx3_phy_status(pipe_rx3_phy_status),
        .pipe_rx3_valid(pipe_rx3_valid),
        .pipe_rxusrclk_in(pipe_rxusrclk_in));
vc709_pcie_x8_gen3vc709_pcie_x8_gen3_pipe_drp_22 \pipe_lane[4].gt_pipe_drp.pipe_drp_i 
       (.DRPADDR({\n_0_pipe_lane[4].gt_pipe_drp.pipe_drp_i ,\n_1_pipe_lane[4].gt_pipe_drp.pipe_drp_i ,\n_2_pipe_lane[4].gt_pipe_drp.pipe_drp_i ,\n_3_pipe_lane[4].gt_pipe_drp.pipe_drp_i ,\n_4_pipe_lane[4].gt_pipe_drp.pipe_drp_i ,\n_5_pipe_lane[4].gt_pipe_drp.pipe_drp_i ,\n_6_pipe_lane[4].gt_pipe_drp.pipe_drp_i ,\n_7_pipe_lane[4].gt_pipe_drp.pipe_drp_i ,\n_8_pipe_lane[4].gt_pipe_drp.pipe_drp_i }),
        .DRPDI({\n_18_pipe_lane[4].gt_pipe_drp.pipe_drp_i ,\n_19_pipe_lane[4].gt_pipe_drp.pipe_drp_i ,\n_20_pipe_lane[4].gt_pipe_drp.pipe_drp_i ,\n_21_pipe_lane[4].gt_pipe_drp.pipe_drp_i ,\n_22_pipe_lane[4].gt_pipe_drp.pipe_drp_i ,\n_23_pipe_lane[4].gt_pipe_drp.pipe_drp_i ,\n_24_pipe_lane[4].gt_pipe_drp.pipe_drp_i ,\n_25_pipe_lane[4].gt_pipe_drp.pipe_drp_i ,\n_26_pipe_lane[4].gt_pipe_drp.pipe_drp_i ,\n_27_pipe_lane[4].gt_pipe_drp.pipe_drp_i ,\n_28_pipe_lane[4].gt_pipe_drp.pipe_drp_i ,\n_29_pipe_lane[4].gt_pipe_drp.pipe_drp_i ,\n_30_pipe_lane[4].gt_pipe_drp.pipe_drp_i ,\n_31_pipe_lane[4].gt_pipe_drp.pipe_drp_i ,\n_32_pipe_lane[4].gt_pipe_drp.pipe_drp_i ,\n_33_pipe_lane[4].gt_pipe_drp.pipe_drp_i }),
        .DRP_DONE(p_186_out),
        .DRP_FSM(O30),
        .DRP_RATE(DRP_RATE),
        .DRP_START(DRP_START0124_out),
        .DRP_X16(DRP_X160126_out),
        .DRP_X16X20_MODE(DRP_X16X20_MODE0128_out),
        .O1(\n_16_pipe_lane[4].gt_pipe_drp.pipe_drp_i ),
        .O2(\n_17_pipe_lane[4].gt_pipe_drp.pipe_drp_i ),
        .ext_ch_gt_drpaddr(ext_ch_gt_drpaddr[44:36]),
        .ext_ch_gt_drpdi(ext_ch_gt_drpdi[79:64]),
        .ext_ch_gt_drpdo(ext_ch_gt_drpdo[79:64]),
        .ext_ch_gt_drpen(ext_ch_gt_drpen[4]),
        .ext_ch_gt_drprdy(ext_ch_gt_drprdy[4]),
        .ext_ch_gt_drpwe(ext_ch_gt_drpwe[4]),
        .pipe_dclk_in(pipe_dclk_in),
        .rst_dclk_reset(rst_dclk_reset),
        .rst_gtreset(rst_gtreset));
vc709_pcie_x8_gen3vc709_pcie_x8_gen3_pipe_rate_10 \pipe_lane[4].gt_pipe_rate.pipe_rate_i 
       (.D(\n_0_pipe_lane[4].gt_wrapper_i ),
        .DRP_DONE(p_186_out),
        .DRP_RATE(DRP_RATE),
        .DRP_START(DRP_START0124_out),
        .DRP_X16(DRP_X160126_out),
        .DRP_X16X20_MODE(DRP_X16X20_MODE0128_out),
        .GT_CPLLPD041_out(GT_CPLLPD041_out),
        .GT_CPLLRESET039_out(GT_CPLLRESET039_out),
        .GT_RXPMARESET034_out(GT_RXPMARESET034_out),
        .I1(\n_8_pipe_reset.pipe_reset_i ),
        .I2(USER_RST_IDLE),
        .I3(\n_11_pipe_lane[4].pipe_user_i ),
        .O1(\n_14_pipe_lane[4].gt_pipe_rate.pipe_rate_i ),
        .O2(\n_15_pipe_lane[4].gt_pipe_rate.pipe_rate_i ),
        .O3(p_196_out),
        .O4(p_195_out),
        .RATE_FSM(O14),
        .RATE_PHYSTATUS(p_163_out),
        .RATE_QPLLLOCK(INT_QPLLLOCK_OUT[1]),
        .RATE_RXPMARESETDONE(p_168_out),
        .RATE_RXRATEDONE(\n_12_pipe_lane[4].gt_wrapper_i ),
        .RATE_TXRATEDONE(\n_19_pipe_lane[4].gt_wrapper_i ),
        .RATE_TXSYNC_DONE(\n_9_pipe_lane[4].pipe_sync_i ),
        .RST_DRP_START(rst_drp_start),
        .RST_DRP_X16(rst_drp_x16),
        .RST_DRP_X16X20_MODE(rst_drp_x16x20_mode),
        .RST_RATE_IDLE(rate_idle[4]),
        .RXRATE(\n_21_pipe_lane[4].gt_pipe_rate.pipe_rate_i ),
        .RXSYSCLKSEL(\n_24_pipe_lane[4].gt_pipe_rate.pipe_rate_i ),
        .SR(clear),
        .SYNC_RXSYNC_START(\n_8_pipe_lane[4].gt_pipe_rate.pipe_rate_i ),
        .SYNC_TXSYNC_START(SYNC_TXSYNC_START0122_out),
        .USER_RATE_DONE(\n_16_pipe_lane[4].gt_pipe_rate.pipe_rate_i ),
        .USER_RATE_RXSYNC(\n_17_pipe_lane[4].gt_pipe_rate.pipe_rate_i ),
        .USER_RESETOVRD_START(\n_18_pipe_lane[4].gt_pipe_rate.pipe_rate_i ),
        .USER_RXRESETDONE(\n_13_pipe_lane[4].gt_wrapper_i ),
        .USER_TXRESETDONE(\n_20_pipe_lane[4].gt_wrapper_i ),
        .p_0_in7_in(p_0_in7_in_9),
        .p_193_out(p_193_out),
        .p_1_in8_in(p_1_in8_in_8),
        .pipe_mmcm_lock_in(pipe_mmcm_lock_in),
        .pipe_pclk_in(pipe_pclk_in),
        .pipe_pclk_sel_out(pipe_pclk_sel_out[4]),
        .rst_txsync_start(rst_txsync_start));
vc709_pcie_x8_gen3vc709_pcie_x8_gen3_gt_wrapper_0 \pipe_lane[4].gt_wrapper_i 
       (.D(\n_0_pipe_lane[4].gt_wrapper_i ),
        .DRPADDR({\n_0_pipe_lane[4].gt_pipe_drp.pipe_drp_i ,\n_1_pipe_lane[4].gt_pipe_drp.pipe_drp_i ,\n_2_pipe_lane[4].gt_pipe_drp.pipe_drp_i ,\n_3_pipe_lane[4].gt_pipe_drp.pipe_drp_i ,\n_4_pipe_lane[4].gt_pipe_drp.pipe_drp_i ,\n_5_pipe_lane[4].gt_pipe_drp.pipe_drp_i ,\n_6_pipe_lane[4].gt_pipe_drp.pipe_drp_i ,\n_7_pipe_lane[4].gt_pipe_drp.pipe_drp_i ,\n_8_pipe_lane[4].gt_pipe_drp.pipe_drp_i }),
        .DRPDI({\n_18_pipe_lane[4].gt_pipe_drp.pipe_drp_i ,\n_19_pipe_lane[4].gt_pipe_drp.pipe_drp_i ,\n_20_pipe_lane[4].gt_pipe_drp.pipe_drp_i ,\n_21_pipe_lane[4].gt_pipe_drp.pipe_drp_i ,\n_22_pipe_lane[4].gt_pipe_drp.pipe_drp_i ,\n_23_pipe_lane[4].gt_pipe_drp.pipe_drp_i ,\n_24_pipe_lane[4].gt_pipe_drp.pipe_drp_i ,\n_25_pipe_lane[4].gt_pipe_drp.pipe_drp_i ,\n_26_pipe_lane[4].gt_pipe_drp.pipe_drp_i ,\n_27_pipe_lane[4].gt_pipe_drp.pipe_drp_i ,\n_28_pipe_lane[4].gt_pipe_drp.pipe_drp_i ,\n_29_pipe_lane[4].gt_pipe_drp.pipe_drp_i ,\n_30_pipe_lane[4].gt_pipe_drp.pipe_drp_i ,\n_31_pipe_lane[4].gt_pipe_drp.pipe_drp_i ,\n_32_pipe_lane[4].gt_pipe_drp.pipe_drp_i ,\n_33_pipe_lane[4].gt_pipe_drp.pipe_drp_i }),
        .GT_CPLLPD041_out(GT_CPLLPD041_out),
        .GT_CPLLRESET039_out(GT_CPLLRESET039_out),
        .GT_RXPMARESET034_out(GT_RXPMARESET034_out),
        .I1(\n_16_pipe_lane[4].gt_pipe_drp.pipe_drp_i ),
        .I10(\n_17_pipe_reset.pipe_reset_i ),
        .I11(\n_8_pipe_lane[4].pipe_sync_i ),
        .I12(\n_6_pipe_lane[4].pipe_sync_i ),
        .I13(\n_7_pipe_lane[4].pipe_sync_i ),
        .I14(\n_3_pipe_lane[6].pipe_user_i ),
        .I15(\n_24_pipe_lane[0].gt_wrapper_i ),
        .I2(\n_17_pipe_lane[4].gt_pipe_drp.pipe_drp_i ),
        .I3(INT_QPLLOUTCLK_OUT[1]),
        .I4(INT_QPLLOUTREFCLK_OUT[1]),
        .I5(\n_15_pipe_lane[4].gt_pipe_rate.pipe_rate_i ),
        .I6(\n_13_pipe_lane[6].pipe_user_i ),
        .I7(\n_14_pipe_lane[4].gt_pipe_rate.pipe_rate_i ),
        .I8(\n_6_pipe_lane[7].pipe_user_i ),
        .I9(\n_15_pipe_lane[0].gt_wrapper_i ),
        .O1(\n_5_pipe_lane[4].gt_wrapper_i ),
        .O2(\n_15_pipe_lane[4].gt_wrapper_i ),
        .PIPETXMARGIN(PIPETXMARGIN),
        .PIPE_POWERDOWN(PIPE_POWERDOWN[9:8]),
        .PIPE_RXDATA(PIPE_RXDATA[159:128]),
        .PIPE_RXDATAK(PIPE_RXDATAK[9:8]),
        .PIPE_RXELECIDLE(PIPE_RXELECIDLE[4]),
        .PIPE_RXPOLARITY(PIPE_RXPOLARITY[4]),
        .PIPE_RXSLIDE(PIPE_RXSLIDE[4]),
        .PIPE_RXSTATUS(PIPE_RXSTATUS[14:12]),
        .PIPE_TXCOMPLIANCE(PIPE_TXCOMPLIANCE[4]),
        .PIPE_TXDATA(PIPE_TXDATA[159:128]),
        .PIPE_TXDATAK(PIPE_TXDATAK[9:8]),
        .PIPE_TXDEEMPH(PIPE_TXDEEMPH),
        .PIPE_TXELECIDLE(PIPE_TXELECIDLE[4]),
        .RATE_PHYSTATUS(p_163_out),
        .RATE_RXPMARESETDONE(p_168_out),
        .RATE_RXRATEDONE(\n_12_pipe_lane[4].gt_wrapper_i ),
        .RATE_TXRATEDONE(\n_19_pipe_lane[4].gt_wrapper_i ),
        .RXRATE(\n_21_pipe_lane[4].gt_pipe_rate.pipe_rate_i ),
        .RXSYSCLKSEL(\n_24_pipe_lane[4].gt_pipe_rate.pipe_rate_i ),
        .SYNC_RXSYNCDONE(\n_14_pipe_lane[4].gt_wrapper_i ),
        .SYNC_TXSYNCDONE(\n_21_pipe_lane[4].gt_wrapper_i ),
        .TXMAINCURSOR({\n_41_pipe_lane[4].pipe_eq.pipe_eq_i ,\n_42_pipe_lane[4].pipe_eq.pipe_eq_i ,\n_43_pipe_lane[4].pipe_eq.pipe_eq_i ,\n_44_pipe_lane[4].pipe_eq.pipe_eq_i ,\n_45_pipe_lane[4].pipe_eq.pipe_eq_i ,\n_46_pipe_lane[4].pipe_eq.pipe_eq_i ,\n_47_pipe_lane[4].pipe_eq.pipe_eq_i }),
        .TXPOSTCURSOR({\n_48_pipe_lane[4].pipe_eq.pipe_eq_i ,\n_49_pipe_lane[4].pipe_eq.pipe_eq_i ,\n_50_pipe_lane[4].pipe_eq.pipe_eq_i ,\n_51_pipe_lane[4].pipe_eq.pipe_eq_i ,\n_52_pipe_lane[4].pipe_eq.pipe_eq_i }),
        .TXPRECURSOR({\n_36_pipe_lane[4].pipe_eq.pipe_eq_i ,\n_37_pipe_lane[4].pipe_eq.pipe_eq_i ,\n_38_pipe_lane[4].pipe_eq.pipe_eq_i ,\n_39_pipe_lane[4].pipe_eq.pipe_eq_i ,\n_40_pipe_lane[4].pipe_eq.pipe_eq_i }),
        .USER_OOBCLK(\n_4_pipe_lane[4].pipe_user_i ),
        .USER_RXRESETDONE(\n_13_pipe_lane[4].gt_wrapper_i ),
        .USER_TXRESETDONE(\n_20_pipe_lane[4].gt_wrapper_i ),
        .ext_ch_gt_drpdo(ext_ch_gt_drpdo[79:64]),
        .ext_ch_gt_drprdy(ext_ch_gt_drprdy[4]),
        .gt_rxdlysresetdone(p_155_out),
        .gt_txdlysresetdone(p_157_out),
        .gt_txphinitdone(gt_txphinitdone[4]),
        .p_154_out(p_154_out),
        .p_156_out(p_156_out),
        .pci_exp_rxn(pci_exp_rxn[4]),
        .pci_exp_rxp(pci_exp_rxp[4]),
        .pci_exp_txn(pci_exp_txn[4]),
        .pci_exp_txp(pci_exp_txp[4]),
        .pipe_dclk_in(pipe_dclk_in),
        .pipe_loopback(pipe_loopback),
        .pipe_pclk_in(pipe_pclk_in),
        .pipe_rxoutclk_out(pipe_rxoutclk_out[4]),
        .pipe_rxprbscntreset(pipe_rxprbscntreset),
        .pipe_rxprbserr(pipe_rxprbserr[4]),
        .pipe_rxprbssel(pipe_rxprbssel),
        .pipe_rxusrclk_in(pipe_rxusrclk_in),
        .pipe_tx_rcvr_det(pipe_tx_rcvr_det),
        .pipe_tx_swing(pipe_tx_swing),
        .pipe_txprbsforceerr(pipe_txprbsforceerr),
        .pipe_txprbssel(pipe_txprbssel),
        .rst_gtreset(rst_gtreset),
        .sys_clk(sys_clk));
vc709_pcie_x8_gen3vc709_pcie_x8_gen3_pipe_eq_13 \pipe_lane[4].pipe_eq.pipe_eq_i 
       (.EQ_GEN3(p_193_out),
        .EQ_TXEQ_DEEMPH_OUT(O16),
        .I1(\n_8_pipe_reset.pipe_reset_i ),
        .O41(O41),
        .PIPERX4EQLPNEWTXCOEFFORPRESET(PIPERX4EQLPNEWTXCOEFFORPRESET),
        .PIPE_RXEQ_CONTROL(PIPE_RXEQ_CONTROL[9:8]),
        .PIPE_RXEQ_DONE(PIPE_RXEQ_DONE[4]),
        .PIPE_RXEQ_LFFS(PIPE_RXEQ_LFFS[29:24]),
        .PIPE_RXEQ_PRESET(PIPE_RXEQ_PRESET[14:12]),
        .PIPE_RXEQ_TXPRESET(PIPE_RXEQ_TXPRESET[19:16]),
        .PIPE_TXEQ_CONTROL(PIPE_TXEQ_CONTROL[9:8]),
        .PIPE_TXEQ_DEEMPH(PIPE_TXEQ_DEEMPH[29:24]),
        .PIPE_TXEQ_DONE(PIPE_TXEQ_DONE[4]),
        .PIPE_TXEQ_PRESET(PIPE_TXEQ_PRESET[19:16]),
        .SR(clear),
        .TXMAINCURSOR({\n_41_pipe_lane[4].pipe_eq.pipe_eq_i ,\n_42_pipe_lane[4].pipe_eq.pipe_eq_i ,\n_43_pipe_lane[4].pipe_eq.pipe_eq_i ,\n_44_pipe_lane[4].pipe_eq.pipe_eq_i ,\n_45_pipe_lane[4].pipe_eq.pipe_eq_i ,\n_46_pipe_lane[4].pipe_eq.pipe_eq_i ,\n_47_pipe_lane[4].pipe_eq.pipe_eq_i }),
        .TXPOSTCURSOR({\n_48_pipe_lane[4].pipe_eq.pipe_eq_i ,\n_49_pipe_lane[4].pipe_eq.pipe_eq_i ,\n_50_pipe_lane[4].pipe_eq.pipe_eq_i ,\n_51_pipe_lane[4].pipe_eq.pipe_eq_i ,\n_52_pipe_lane[4].pipe_eq.pipe_eq_i }),
        .TXPRECURSOR({\n_36_pipe_lane[4].pipe_eq.pipe_eq_i ,\n_37_pipe_lane[4].pipe_eq.pipe_eq_i ,\n_38_pipe_lane[4].pipe_eq.pipe_eq_i ,\n_39_pipe_lane[4].pipe_eq.pipe_eq_i ,\n_40_pipe_lane[4].pipe_eq.pipe_eq_i }),
        .pipe_pclk_in(pipe_pclk_in),
        .pipe_rx4_eq_lffs_sel(pipe_rx4_eq_lffs_sel));
vc709_pcie_x8_gen3vc709_pcie_x8_gen3_gt_common \pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i 
       (.DRP_DONE(p_175_out),
        .DRP_GEN3(\n_15_pipe_lane[6].gt_pipe_rate.pipe_rate_i ),
        .DRP_START(qrst_drp_start),
        .O1(INT_QPLLOUTCLK_OUT[1]),
        .O2(INT_QPLLOUTREFCLK_OUT[1]),
        .QPLL_QPLLRESET0(QPLL_QPLLRESET0),
        .RATE_QPLLLOCK(INT_QPLLLOCK_OUT[1]),
        .RST_DCLK_RESET(rst_dclk_reset),
        .pipe_dclk_in(pipe_dclk_in),
        .qpllpd(qpllpd),
        .sys_clk(sys_clk));
vc709_pcie_x8_gen3vc709_pcie_x8_gen3_pipe_sync_28 \pipe_lane[4].pipe_sync_i 
       (.I1(\n_0_pipe_lane[4].pipe_user_i ),
        .I2(\n_73_pipe_lane[6].gt_wrapper_i ),
        .I3(\n_74_pipe_lane[6].gt_wrapper_i ),
        .I4(\n_75_pipe_lane[3].gt_wrapper_i ),
        .O1(\n_6_pipe_lane[4].pipe_sync_i ),
        .O2(\n_7_pipe_lane[4].pipe_sync_i ),
        .O3(\n_8_pipe_lane[4].pipe_sync_i ),
        .O7(clear),
        .PIPE_RXELECIDLE(PIPE_RXELECIDLE[4]),
        .RST_RATE_IDLE(rate_idle[4]),
        .RST_TXSYNC_DONE(\n_9_pipe_lane[4].pipe_sync_i ),
        .SYNC_FSM_TX(O15),
        .SYNC_RXCDRLOCK(\n_6_pipe_lane[4].pipe_user_i ),
        .SYNC_RXSYNCDONE(\n_14_pipe_lane[4].gt_wrapper_i ),
        .SYNC_RXSYNC_START(\n_8_pipe_lane[4].gt_pipe_rate.pipe_rate_i ),
        .SYNC_TXPHALIGNDONE(\n_6_pipe_lane[6].pipe_user_i ),
        .SYNC_TXSYNCDONE(\n_21_pipe_lane[4].gt_wrapper_i ),
        .SYNC_TXSYNC_START(SYNC_TXSYNC_START0122_out),
        .p_0_in7_in(p_0_in7_in_9),
        .p_193_out(p_193_out),
        .p_1_in8_in(p_1_in8_in_8),
        .p_359_out(p_359_out),
        .pipe_mmcm_lock_in(pipe_mmcm_lock_in),
        .pipe_pclk_in(pipe_pclk_in));
vc709_pcie_x8_gen3vc709_pcie_x8_gen3_pipe_user_12 \pipe_lane[4].pipe_user_i 
       (.D(p_163_out),
        .EQ_GEN3(p_193_out),
        .I1(\n_1_pipe_lane[6].pipe_user_i ),
        .I10(\n_8_pipe_reset.pipe_reset_i ),
        .I2(\n_4_pipe_lane[2].pipe_user_i ),
        .I3(\n_76_pipe_lane[3].gt_wrapper_i ),
        .I4(\n_0_pipe_lane[7].pipe_user_i ),
        .I5(\n_5_pipe_lane[2].pipe_user_i ),
        .I6(\n_12_pipe_lane[5].pipe_user_i ),
        .I7(\n_5_pipe_lane[4].gt_wrapper_i ),
        .I8(\n_15_pipe_lane[4].gt_wrapper_i ),
        .I9(USER_RST_IDLE),
        .O1(\n_9_pipe_lane[4].pipe_user_i ),
        .O2(p_204_out),
        .O3(\n_11_pipe_lane[4].pipe_user_i ),
        .O41(O41),
        .PIPE_GEN3_RDY(PIPE_GEN3_RDY[4]),
        .PIPE_RXSTATUS(PIPE_RXSTATUS[14]),
        .PIPE_TXCOMPLIANCE(PIPE_TXCOMPLIANCE[4]),
        .PIPE_TXELECIDLE(PIPE_TXELECIDLE[4]),
        .RST_RATE_IDLE(rate_idle[4]),
        .RST_RXUSRCLK_RESET(rst_rxusrclk_reset),
        .SR(clear),
        .SYNC_RXCDRLOCK(\n_6_pipe_lane[4].pipe_user_i ),
        .SYNC_TXPHINITDONE(\n_0_pipe_lane[4].pipe_user_i ),
        .USER_OOBCLK(\n_4_pipe_lane[4].pipe_user_i ),
        .USER_RATE_DONE(\n_16_pipe_lane[4].gt_pipe_rate.pipe_rate_i ),
        .USER_RATE_RXSYNC(\n_17_pipe_lane[4].gt_pipe_rate.pipe_rate_i ),
        .USER_RESETOVRD_START(\n_18_pipe_lane[4].gt_pipe_rate.pipe_rate_i ),
        .USER_RXRESETDONE(\n_13_pipe_lane[4].gt_wrapper_i ),
        .USER_TXRESETDONE(\n_20_pipe_lane[4].gt_wrapper_i ),
        .gt_txphinitdone({gt_txphinitdone[5:4],gt_txphinitdone[0]}),
        .p_0_in7_in(p_0_in7_in_9),
        .p_1_in8_in(p_1_in8_in_8),
        .p_2_in(p_2_in_7),
        .pipe_oobclk_in(pipe_oobclk_in),
        .pipe_pclk_in(pipe_pclk_in),
        .pipe_pclk_sel_out(pipe_pclk_sel_out[4]),
        .pipe_rx4_phy_status(pipe_rx4_phy_status),
        .pipe_rx4_valid(pipe_rx4_valid),
        .pipe_rxusrclk_in(pipe_rxusrclk_in));
vc709_pcie_x8_gen3vc709_pcie_x8_gen3_pipe_drp_8 \pipe_lane[5].gt_pipe_drp.pipe_drp_i 
       (.DRPADDR({\n_0_pipe_lane[5].gt_pipe_drp.pipe_drp_i ,\n_1_pipe_lane[5].gt_pipe_drp.pipe_drp_i ,\n_2_pipe_lane[5].gt_pipe_drp.pipe_drp_i ,\n_3_pipe_lane[5].gt_pipe_drp.pipe_drp_i ,\n_4_pipe_lane[5].gt_pipe_drp.pipe_drp_i ,\n_5_pipe_lane[5].gt_pipe_drp.pipe_drp_i ,\n_6_pipe_lane[5].gt_pipe_drp.pipe_drp_i ,\n_7_pipe_lane[5].gt_pipe_drp.pipe_drp_i ,\n_8_pipe_lane[5].gt_pipe_drp.pipe_drp_i }),
        .DRPDI({\n_18_pipe_lane[5].gt_pipe_drp.pipe_drp_i ,\n_19_pipe_lane[5].gt_pipe_drp.pipe_drp_i ,\n_20_pipe_lane[5].gt_pipe_drp.pipe_drp_i ,\n_21_pipe_lane[5].gt_pipe_drp.pipe_drp_i ,\n_22_pipe_lane[5].gt_pipe_drp.pipe_drp_i ,\n_23_pipe_lane[5].gt_pipe_drp.pipe_drp_i ,\n_24_pipe_lane[5].gt_pipe_drp.pipe_drp_i ,\n_25_pipe_lane[5].gt_pipe_drp.pipe_drp_i ,\n_26_pipe_lane[5].gt_pipe_drp.pipe_drp_i ,\n_27_pipe_lane[5].gt_pipe_drp.pipe_drp_i ,\n_28_pipe_lane[5].gt_pipe_drp.pipe_drp_i ,\n_29_pipe_lane[5].gt_pipe_drp.pipe_drp_i ,\n_30_pipe_lane[5].gt_pipe_drp.pipe_drp_i ,\n_31_pipe_lane[5].gt_pipe_drp.pipe_drp_i ,\n_32_pipe_lane[5].gt_pipe_drp.pipe_drp_i ,\n_33_pipe_lane[5].gt_pipe_drp.pipe_drp_i }),
        .DRP_DONE(p_131_out),
        .DRP_FSM(O31),
        .DRP_RATE(DRP_RATE),
        .DRP_START(DRP_START0104_out),
        .DRP_X16(DRP_X160106_out),
        .DRP_X16X20_MODE(DRP_X16X20_MODE0108_out),
        .O1(\n_16_pipe_lane[5].gt_pipe_drp.pipe_drp_i ),
        .O2(\n_17_pipe_lane[5].gt_pipe_drp.pipe_drp_i ),
        .RST_DCLK_RESET(rst_dclk_reset),
        .ext_ch_gt_drpaddr(ext_ch_gt_drpaddr[53:45]),
        .ext_ch_gt_drpdi(ext_ch_gt_drpdi[95:80]),
        .ext_ch_gt_drpdo(ext_ch_gt_drpdo[95:80]),
        .ext_ch_gt_drpen(ext_ch_gt_drpen[5]),
        .ext_ch_gt_drprdy(ext_ch_gt_drprdy[5]),
        .ext_ch_gt_drpwe(ext_ch_gt_drpwe[5]),
        .pipe_dclk_in(pipe_dclk_in),
        .rst_gtreset(rst_gtreset));
vc709_pcie_x8_gen3vc709_pcie_x8_gen3_pipe_rate_34 \pipe_lane[5].gt_pipe_rate.pipe_rate_i 
       (.DRP_RATE(DRP_RATE),
        .DRP_START0104_out(DRP_START0104_out),
        .DRP_X160106_out(DRP_X160106_out),
        .DRP_X16X20_MODE0108_out(DRP_X16X20_MODE0108_out),
        .GT_CPLLPD028_out(GT_CPLLPD028_out),
        .GT_CPLLRESET026_out(GT_CPLLRESET026_out),
        .GT_RXPMARESET021_out(GT_RXPMARESET021_out),
        .I1(\n_8_pipe_reset.pipe_reset_i ),
        .I2(USER_RST_IDLE),
        .I3(INT_QPLLLOCK_OUT[1]),
        .I4(\n_12_pipe_lane[5].pipe_user_i ),
        .O1(\n_8_pipe_lane[5].gt_pipe_rate.pipe_rate_i ),
        .O2(\n_14_pipe_lane[5].gt_pipe_rate.pipe_rate_i ),
        .O3(\n_15_pipe_lane[5].gt_pipe_rate.pipe_rate_i ),
        .O4(\n_16_pipe_lane[5].gt_pipe_rate.pipe_rate_i ),
        .O5(\n_17_pipe_lane[5].gt_pipe_rate.pipe_rate_i ),
        .O6(\n_18_pipe_lane[5].gt_pipe_rate.pipe_rate_i ),
        .O7(clear),
        .QRST_QPLLPD_IN(p_141_out),
        .QRST_QPLLRESET_IN(p_140_out),
        .RATE_CPLLLOCK(\n_0_pipe_lane[5].gt_wrapper_i ),
        .RATE_DRP_DONE(p_131_out),
        .RATE_FSM(O17),
        .RATE_PHYSTATUS(p_113_out),
        .RATE_RXPMARESETDONE(p_118_out),
        .RATE_RXRATEDONE(\n_12_pipe_lane[5].gt_wrapper_i ),
        .RATE_RXRESETDONE(\n_13_pipe_lane[5].gt_wrapper_i ),
        .RATE_TXRATEDONE(\n_19_pipe_lane[5].gt_wrapper_i ),
        .RATE_TXRESETDONE(\n_20_pipe_lane[5].gt_wrapper_i ),
        .RATE_TXSYNC_DONE(\n_9_pipe_lane[5].pipe_sync_i ),
        .RST_RATE_IDLE(rate_idle[5]),
        .RXRATE(\n_21_pipe_lane[5].gt_pipe_rate.pipe_rate_i ),
        .RXSYSCLKSEL(\n_24_pipe_lane[5].gt_pipe_rate.pipe_rate_i ),
        .SYNC_TXSYNC_START030_out(SYNC_TXSYNC_START030_out),
        .p_0_in7_in(p_0_in7_in_0),
        .p_138_out(p_138_out),
        .p_1_in8_in(p_1_in8_in_1),
        .pipe_mmcm_lock_in(pipe_mmcm_lock_in),
        .pipe_pclk_in(pipe_pclk_in),
        .pipe_pclk_sel_out(pipe_pclk_sel_out[5]),
        .rst_drp_start(rst_drp_start),
        .rst_drp_x16(rst_drp_x16),
        .rst_drp_x16x20_mode(rst_drp_x16x20_mode),
        .rst_txsync_start(rst_txsync_start));
vc709_pcie_x8_gen3vc709_pcie_x8_gen3_gt_wrapper \pipe_lane[5].gt_wrapper_i 
       (.D(\n_0_pipe_lane[5].gt_wrapper_i ),
        .DRPADDR({\n_0_pipe_lane[5].gt_pipe_drp.pipe_drp_i ,\n_1_pipe_lane[5].gt_pipe_drp.pipe_drp_i ,\n_2_pipe_lane[5].gt_pipe_drp.pipe_drp_i ,\n_3_pipe_lane[5].gt_pipe_drp.pipe_drp_i ,\n_4_pipe_lane[5].gt_pipe_drp.pipe_drp_i ,\n_5_pipe_lane[5].gt_pipe_drp.pipe_drp_i ,\n_6_pipe_lane[5].gt_pipe_drp.pipe_drp_i ,\n_7_pipe_lane[5].gt_pipe_drp.pipe_drp_i ,\n_8_pipe_lane[5].gt_pipe_drp.pipe_drp_i }),
        .DRPDI({\n_18_pipe_lane[5].gt_pipe_drp.pipe_drp_i ,\n_19_pipe_lane[5].gt_pipe_drp.pipe_drp_i ,\n_20_pipe_lane[5].gt_pipe_drp.pipe_drp_i ,\n_21_pipe_lane[5].gt_pipe_drp.pipe_drp_i ,\n_22_pipe_lane[5].gt_pipe_drp.pipe_drp_i ,\n_23_pipe_lane[5].gt_pipe_drp.pipe_drp_i ,\n_24_pipe_lane[5].gt_pipe_drp.pipe_drp_i ,\n_25_pipe_lane[5].gt_pipe_drp.pipe_drp_i ,\n_26_pipe_lane[5].gt_pipe_drp.pipe_drp_i ,\n_27_pipe_lane[5].gt_pipe_drp.pipe_drp_i ,\n_28_pipe_lane[5].gt_pipe_drp.pipe_drp_i ,\n_29_pipe_lane[5].gt_pipe_drp.pipe_drp_i ,\n_30_pipe_lane[5].gt_pipe_drp.pipe_drp_i ,\n_31_pipe_lane[5].gt_pipe_drp.pipe_drp_i ,\n_32_pipe_lane[5].gt_pipe_drp.pipe_drp_i ,\n_33_pipe_lane[5].gt_pipe_drp.pipe_drp_i }),
        .DRP_GTXRESET(rst_gtreset),
        .GT_CPLLPD028_out(GT_CPLLPD028_out),
        .GT_CPLLRESET026_out(GT_CPLLRESET026_out),
        .GT_RXPMARESET021_out(GT_RXPMARESET021_out),
        .I1(\n_16_pipe_lane[5].gt_pipe_drp.pipe_drp_i ),
        .I10(\n_8_pipe_lane[5].pipe_sync_i ),
        .I11(\n_6_pipe_lane[5].pipe_sync_i ),
        .I12(\n_7_pipe_lane[5].pipe_sync_i ),
        .I13(\n_3_pipe_lane[6].pipe_user_i ),
        .I14(\n_24_pipe_lane[0].gt_wrapper_i ),
        .I2(\n_17_pipe_lane[5].gt_pipe_drp.pipe_drp_i ),
        .I3(INT_QPLLOUTCLK_OUT[1]),
        .I4(INT_QPLLOUTREFCLK_OUT[1]),
        .I5(\n_15_pipe_lane[5].gt_pipe_rate.pipe_rate_i ),
        .I6(\n_18_pipe_lane[6].pipe_user_i ),
        .I7(\n_6_pipe_lane[7].pipe_user_i ),
        .I8(\n_15_pipe_lane[0].gt_wrapper_i ),
        .I9(\n_17_pipe_reset.pipe_reset_i ),
        .O1(\n_5_pipe_lane[5].gt_wrapper_i ),
        .O11(\n_14_pipe_lane[5].gt_pipe_rate.pipe_rate_i ),
        .O2(\n_15_pipe_lane[5].gt_wrapper_i ),
        .PIPETXMARGIN(PIPETXMARGIN),
        .PIPE_POWERDOWN(PIPE_POWERDOWN[11:10]),
        .PIPE_RXDATA(PIPE_RXDATA[191:160]),
        .PIPE_RXDATAK(PIPE_RXDATAK[11:10]),
        .PIPE_RXELECIDLE(PIPE_RXELECIDLE[5]),
        .PIPE_RXPOLARITY(PIPE_RXPOLARITY[5]),
        .PIPE_RXSLIDE(PIPE_RXSLIDE[5]),
        .PIPE_RXSTATUS(PIPE_RXSTATUS[17:15]),
        .PIPE_TXCOMPLIANCE(PIPE_TXCOMPLIANCE[5]),
        .PIPE_TXDATA(PIPE_TXDATA[191:160]),
        .PIPE_TXDATAK(PIPE_TXDATAK[11:10]),
        .PIPE_TXDEEMPH(PIPE_TXDEEMPH),
        .PIPE_TXELECIDLE(PIPE_TXELECIDLE[5]),
        .RATE_PHYSTATUS(p_113_out),
        .RATE_RXPMARESETDONE(p_118_out),
        .RATE_RXRATEDONE(\n_12_pipe_lane[5].gt_wrapper_i ),
        .RATE_TXRATEDONE(\n_19_pipe_lane[5].gt_wrapper_i ),
        .RXRATE(\n_21_pipe_lane[5].gt_pipe_rate.pipe_rate_i ),
        .RXSYSCLKSEL(\n_24_pipe_lane[5].gt_pipe_rate.pipe_rate_i ),
        .SYNC_RXSYNCDONE(\n_14_pipe_lane[5].gt_wrapper_i ),
        .SYNC_TXSYNCDONE(\n_21_pipe_lane[5].gt_wrapper_i ),
        .TXMAINCURSOR({\n_41_pipe_lane[5].pipe_eq.pipe_eq_i ,\n_42_pipe_lane[5].pipe_eq.pipe_eq_i ,\n_43_pipe_lane[5].pipe_eq.pipe_eq_i ,\n_44_pipe_lane[5].pipe_eq.pipe_eq_i ,\n_45_pipe_lane[5].pipe_eq.pipe_eq_i ,\n_46_pipe_lane[5].pipe_eq.pipe_eq_i ,\n_47_pipe_lane[5].pipe_eq.pipe_eq_i }),
        .TXPOSTCURSOR({\n_48_pipe_lane[5].pipe_eq.pipe_eq_i ,\n_49_pipe_lane[5].pipe_eq.pipe_eq_i ,\n_50_pipe_lane[5].pipe_eq.pipe_eq_i ,\n_51_pipe_lane[5].pipe_eq.pipe_eq_i ,\n_52_pipe_lane[5].pipe_eq.pipe_eq_i }),
        .TXPRECURSOR({\n_36_pipe_lane[5].pipe_eq.pipe_eq_i ,\n_37_pipe_lane[5].pipe_eq.pipe_eq_i ,\n_38_pipe_lane[5].pipe_eq.pipe_eq_i ,\n_39_pipe_lane[5].pipe_eq.pipe_eq_i ,\n_40_pipe_lane[5].pipe_eq.pipe_eq_i }),
        .USER_OOBCLK(\n_5_pipe_lane[5].pipe_user_i ),
        .USER_RXRESETDONE(\n_13_pipe_lane[5].gt_wrapper_i ),
        .USER_TXRESETDONE(\n_20_pipe_lane[5].gt_wrapper_i ),
        .ext_ch_gt_drpdo(ext_ch_gt_drpdo[95:80]),
        .ext_ch_gt_drprdy(ext_ch_gt_drprdy[5]),
        .gt_rxdlysresetdone(p_105_out),
        .gt_txdlysresetdone(p_107_out),
        .gt_txphinitdone(gt_txphinitdone[5]),
        .p_104_out(p_104_out),
        .p_106_out(p_106_out),
        .pci_exp_rxn(pci_exp_rxn[5]),
        .pci_exp_rxp(pci_exp_rxp[5]),
        .pci_exp_txn(pci_exp_txn[5]),
        .pci_exp_txp(pci_exp_txp[5]),
        .pipe_dclk_in(pipe_dclk_in),
        .pipe_loopback(pipe_loopback),
        .pipe_pclk_in(pipe_pclk_in),
        .pipe_rxoutclk_out(pipe_rxoutclk_out[5]),
        .pipe_rxprbscntreset(pipe_rxprbscntreset),
        .pipe_rxprbserr(pipe_rxprbserr[5]),
        .pipe_rxprbssel(pipe_rxprbssel),
        .pipe_rxusrclk_in(pipe_rxusrclk_in),
        .pipe_tx_rcvr_det(pipe_tx_rcvr_det),
        .pipe_tx_swing(pipe_tx_swing),
        .pipe_txprbsforceerr(pipe_txprbsforceerr),
        .pipe_txprbssel(pipe_txprbssel),
        .sys_clk(sys_clk));
vc709_pcie_x8_gen3vc709_pcie_x8_gen3_pipe_eq_16 \pipe_lane[5].pipe_eq.pipe_eq_i 
       (.EQ_TXEQ_DEEMPH_OUT(O19),
        .I1(\n_8_pipe_reset.pipe_reset_i ),
        .O42(O42),
        .O7(clear),
        .PIPERX5EQLPNEWTXCOEFFORPRESET(PIPERX5EQLPNEWTXCOEFFORPRESET),
        .PIPE_RXEQ_CONTROL(PIPE_RXEQ_CONTROL[11:10]),
        .PIPE_RXEQ_DONE(PIPE_RXEQ_DONE[5]),
        .PIPE_RXEQ_LFFS(PIPE_RXEQ_LFFS[35:30]),
        .PIPE_RXEQ_PRESET(PIPE_RXEQ_PRESET[17:15]),
        .PIPE_RXEQ_TXPRESET(PIPE_RXEQ_TXPRESET[23:20]),
        .PIPE_TXEQ_CONTROL(PIPE_TXEQ_CONTROL[11:10]),
        .PIPE_TXEQ_DEEMPH(PIPE_TXEQ_DEEMPH[35:30]),
        .PIPE_TXEQ_DONE(PIPE_TXEQ_DONE[5]),
        .PIPE_TXEQ_PRESET(PIPE_TXEQ_PRESET[23:20]),
        .TXMAINCURSOR({\n_41_pipe_lane[5].pipe_eq.pipe_eq_i ,\n_42_pipe_lane[5].pipe_eq.pipe_eq_i ,\n_43_pipe_lane[5].pipe_eq.pipe_eq_i ,\n_44_pipe_lane[5].pipe_eq.pipe_eq_i ,\n_45_pipe_lane[5].pipe_eq.pipe_eq_i ,\n_46_pipe_lane[5].pipe_eq.pipe_eq_i ,\n_47_pipe_lane[5].pipe_eq.pipe_eq_i }),
        .TXPOSTCURSOR({\n_48_pipe_lane[5].pipe_eq.pipe_eq_i ,\n_49_pipe_lane[5].pipe_eq.pipe_eq_i ,\n_50_pipe_lane[5].pipe_eq.pipe_eq_i ,\n_51_pipe_lane[5].pipe_eq.pipe_eq_i ,\n_52_pipe_lane[5].pipe_eq.pipe_eq_i }),
        .TXPRECURSOR({\n_36_pipe_lane[5].pipe_eq.pipe_eq_i ,\n_37_pipe_lane[5].pipe_eq.pipe_eq_i ,\n_38_pipe_lane[5].pipe_eq.pipe_eq_i ,\n_39_pipe_lane[5].pipe_eq.pipe_eq_i ,\n_40_pipe_lane[5].pipe_eq.pipe_eq_i }),
        .p_138_out(p_138_out),
        .pipe_pclk_in(pipe_pclk_in),
        .pipe_rx5_eq_lffs_sel(pipe_rx5_eq_lffs_sel));
vc709_pcie_x8_gen3vc709_pcie_x8_gen3_pipe_sync_17 \pipe_lane[5].pipe_sync_i 
       (.O1(\n_6_pipe_lane[5].pipe_sync_i ),
        .O2(\n_7_pipe_lane[5].pipe_sync_i ),
        .O3(\n_8_pipe_lane[5].pipe_sync_i ),
        .O7(clear),
        .PIPE_RXELECIDLE(PIPE_RXELECIDLE[5]),
        .RATE_TXSYNC_DONE(\n_9_pipe_lane[5].pipe_sync_i ),
        .RST_RATE_IDLE(rate_idle[5]),
        .SYNC_FSM_TX(O18),
        .SYNC_RXCDRLOCK(\n_7_pipe_lane[5].pipe_user_i ),
        .SYNC_RXDLYSRESETDONE(\n_74_pipe_lane[6].gt_wrapper_i ),
        .SYNC_RXPHALIGNDONE_S(\n_75_pipe_lane[3].gt_wrapper_i ),
        .SYNC_RXSYNCDONE(\n_14_pipe_lane[5].gt_wrapper_i ),
        .SYNC_RXSYNC_START(\n_8_pipe_lane[5].gt_pipe_rate.pipe_rate_i ),
        .SYNC_TXDLYSRESETDONE(\n_73_pipe_lane[6].gt_wrapper_i ),
        .SYNC_TXPHALIGNDONE(\n_6_pipe_lane[6].pipe_user_i ),
        .SYNC_TXPHINITDONE(\n_0_pipe_lane[4].pipe_user_i ),
        .SYNC_TXSYNCDONE(\n_21_pipe_lane[5].gt_wrapper_i ),
        .SYNC_TXSYNC_START(SYNC_TXSYNC_START030_out),
        .p_0_in7_in(p_0_in7_in_0),
        .p_138_out(p_138_out),
        .p_1_in8_in(p_1_in8_in_1),
        .p_359_out(p_359_out),
        .pipe_mmcm_lock_in(pipe_mmcm_lock_in),
        .pipe_pclk_in(pipe_pclk_in));
vc709_pcie_x8_gen3vc709_pcie_x8_gen3_pipe_user_4 \pipe_lane[5].pipe_user_i 
       (.D(p_149_out),
        .I1(\n_5_pipe_lane[5].gt_wrapper_i ),
        .I2(\n_15_pipe_lane[5].gt_wrapper_i ),
        .I3(USER_RST_IDLE),
        .I4(\n_8_pipe_reset.pipe_reset_i ),
        .O1(\n_0_pipe_lane[5].pipe_user_i ),
        .O2(\n_3_pipe_lane[5].pipe_user_i ),
        .O3(\n_4_pipe_lane[5].pipe_user_i ),
        .O4(\n_10_pipe_lane[5].pipe_user_i ),
        .O42(O42),
        .O5(\n_12_pipe_lane[5].pipe_user_i ),
        .PIPE_GEN3_RDY(PIPE_GEN3_RDY[5]),
        .PIPE_RXSTATUS(PIPE_RXSTATUS[17]),
        .PIPE_TXCOMPLIANCE(PIPE_TXCOMPLIANCE[5]),
        .PIPE_TXELECIDLE(PIPE_TXELECIDLE[5]),
        .RATE_PHYSTATUS(p_113_out),
        .RST_RATE_IDLE(rate_idle[5]),
        .RST_RXUSRCLK_RESET(rst_rxusrclk_reset),
        .SR(clear),
        .SYNC_RXCDRLOCK(\n_7_pipe_lane[5].pipe_user_i ),
        .USER_OOBCLK(\n_5_pipe_lane[5].pipe_user_i ),
        .USER_RATE_DONE(\n_16_pipe_lane[5].gt_pipe_rate.pipe_rate_i ),
        .USER_RATE_RXSYNC(\n_17_pipe_lane[5].gt_pipe_rate.pipe_rate_i ),
        .USER_RESETOVRD_START(\n_18_pipe_lane[5].gt_pipe_rate.pipe_rate_i ),
        .USER_RXRESETDONE(\n_13_pipe_lane[5].gt_wrapper_i ),
        .USER_TXRESETDONE(\n_20_pipe_lane[5].gt_wrapper_i ),
        .p_0_in7_in(p_0_in7_in_0),
        .p_0_in7_in_0(p_0_in7_in_9),
        .p_104_out(p_104_out),
        .p_106_out(p_106_out),
        .p_138_out(p_138_out),
        .p_154_out(p_154_out),
        .p_156_out(p_156_out),
        .p_1_in8_in(p_1_in8_in_1),
        .p_1_in8_in_1(p_1_in8_in_8),
        .p_2_in(p_2_in_7),
        .p_2_in_2(p_2_in_4),
        .p_2_in_3(p_2_in_10),
        .p_2_in_4(p_2_in_16),
        .p_2_in_5(p_2_in_13),
        .pipe_oobclk_in(pipe_oobclk_in),
        .pipe_pclk_in(pipe_pclk_in),
        .pipe_pclk_sel_out(pipe_pclk_sel_out[5]),
        .pipe_rx5_phy_status(pipe_rx5_phy_status),
        .pipe_rx5_valid(pipe_rx5_valid),
        .pipe_rxusrclk_in(pipe_rxusrclk_in));
vc709_pcie_x8_gen3vc709_pcie_x8_gen3_pipe_drp_3 \pipe_lane[6].gt_pipe_drp.pipe_drp_i 
       (.DRPADDR({\n_0_pipe_lane[6].gt_pipe_drp.pipe_drp_i ,\n_1_pipe_lane[6].gt_pipe_drp.pipe_drp_i ,\n_2_pipe_lane[6].gt_pipe_drp.pipe_drp_i ,\n_3_pipe_lane[6].gt_pipe_drp.pipe_drp_i ,\n_4_pipe_lane[6].gt_pipe_drp.pipe_drp_i ,\n_5_pipe_lane[6].gt_pipe_drp.pipe_drp_i ,\n_6_pipe_lane[6].gt_pipe_drp.pipe_drp_i ,\n_7_pipe_lane[6].gt_pipe_drp.pipe_drp_i ,\n_8_pipe_lane[6].gt_pipe_drp.pipe_drp_i }),
        .DRPDI({\n_18_pipe_lane[6].gt_pipe_drp.pipe_drp_i ,\n_19_pipe_lane[6].gt_pipe_drp.pipe_drp_i ,\n_20_pipe_lane[6].gt_pipe_drp.pipe_drp_i ,\n_21_pipe_lane[6].gt_pipe_drp.pipe_drp_i ,\n_22_pipe_lane[6].gt_pipe_drp.pipe_drp_i ,\n_23_pipe_lane[6].gt_pipe_drp.pipe_drp_i ,\n_24_pipe_lane[6].gt_pipe_drp.pipe_drp_i ,\n_25_pipe_lane[6].gt_pipe_drp.pipe_drp_i ,\n_26_pipe_lane[6].gt_pipe_drp.pipe_drp_i ,\n_27_pipe_lane[6].gt_pipe_drp.pipe_drp_i ,\n_28_pipe_lane[6].gt_pipe_drp.pipe_drp_i ,\n_29_pipe_lane[6].gt_pipe_drp.pipe_drp_i ,\n_30_pipe_lane[6].gt_pipe_drp.pipe_drp_i ,\n_31_pipe_lane[6].gt_pipe_drp.pipe_drp_i ,\n_32_pipe_lane[6].gt_pipe_drp.pipe_drp_i ,\n_33_pipe_lane[6].gt_pipe_drp.pipe_drp_i }),
        .DRP_DONE(p_81_out),
        .DRP_FSM(O32),
        .DRP_RATE(DRP_RATE),
        .DRP_START(DRP_START0),
        .DRP_X16(DRP_X160),
        .DRP_X16X20_MODE(DRP_X16X20_MODE0130_out),
        .O1(\n_16_pipe_lane[6].gt_pipe_drp.pipe_drp_i ),
        .O2(\n_17_pipe_lane[6].gt_pipe_drp.pipe_drp_i ),
        .RST_DCLK_RESET(rst_dclk_reset),
        .ext_ch_gt_drpaddr(ext_ch_gt_drpaddr[62:54]),
        .ext_ch_gt_drpdi(ext_ch_gt_drpdi[111:96]),
        .ext_ch_gt_drpdo(ext_ch_gt_drpdo[111:96]),
        .ext_ch_gt_drpen(ext_ch_gt_drpen[6]),
        .ext_ch_gt_drprdy(ext_ch_gt_drprdy[6]),
        .ext_ch_gt_drpwe(ext_ch_gt_drpwe[6]),
        .pipe_dclk_in(pipe_dclk_in),
        .rst_gtreset(rst_gtreset));
vc709_pcie_x8_gen3vc709_pcie_x8_gen3_pipe_rate_20 \pipe_lane[6].gt_pipe_rate.pipe_rate_i 
       (.DRP_RATE(DRP_RATE),
        .DRP_START0(DRP_START0),
        .DRP_X160(DRP_X160),
        .DRP_X16X20_MODE0130_out(DRP_X16X20_MODE0130_out),
        .EQ_GEN3(\n_7_pipe_lane[0].gt_pipe_rate.pipe_rate_i ),
        .GT_CPLLPD018_out(GT_CPLLPD018_out),
        .GT_CPLLRESET016_out(GT_CPLLRESET016_out),
        .GT_RXPMARESET011_out(GT_RXPMARESET011_out),
        .I1(\n_8_pipe_reset.pipe_reset_i ),
        .I2(p_293_out),
        .I3(USER_RST_IDLE),
        .I4(INT_QPLLLOCK_OUT[1]),
        .I5(\n_1_pipe_lane[6].pipe_user_i ),
        .O1(\n_8_pipe_lane[6].gt_pipe_rate.pipe_rate_i ),
        .O2(\n_14_pipe_lane[6].gt_pipe_rate.pipe_rate_i ),
        .O3(\n_15_pipe_lane[6].gt_pipe_rate.pipe_rate_i ),
        .O4(\n_16_pipe_lane[6].gt_pipe_rate.pipe_rate_i ),
        .O5(rate_idle[6]),
        .O6(\n_19_pipe_lane[6].gt_pipe_rate.pipe_rate_i ),
        .O7(clear),
        .O8(\n_20_pipe_lane[6].gt_pipe_rate.pipe_rate_i ),
        .O9(\n_21_pipe_lane[6].gt_pipe_rate.pipe_rate_i ),
        .QRST_QPLLPD_IN(p_91_out),
        .QRST_QPLLRESET_IN(p_90_out),
        .RATE_CPLLLOCK(\n_0_pipe_lane[6].gt_wrapper_i ),
        .RATE_DRP_DONE(p_81_out),
        .RATE_FSM(O20),
        .RATE_PHYSTATUS(p_63_out),
        .RATE_RXPMARESETDONE(p_68_out),
        .RATE_RXRATEDONE(\n_11_pipe_lane[6].gt_wrapper_i ),
        .RATE_RXRESETDONE(\n_12_pipe_lane[6].gt_wrapper_i ),
        .RATE_TXRATEDONE(\n_17_pipe_lane[6].gt_wrapper_i ),
        .RATE_TXRESETDONE(\n_18_pipe_lane[6].gt_wrapper_i ),
        .RATE_TXSYNC_DONE(\n_9_pipe_lane[6].pipe_sync_i ),
        .RST_RATE_IDLE({rate_idle[7],rate_idle[5:0]}),
        .RXRATE(\n_23_pipe_lane[6].gt_pipe_rate.pipe_rate_i ),
        .RXSYSCLKSEL(\n_26_pipe_lane[6].gt_pipe_rate.pipe_rate_i ),
        .SYNC_TXSYNC_START08_out(SYNC_TXSYNC_START08_out),
        .p_0_in7_in(p_0_in7_in_2),
        .p_138_out(p_138_out),
        .p_193_out(p_193_out),
        .p_1_in8_in(p_1_in8_in_3),
        .p_243_out(p_243_out),
        .p_343_out(p_343_out),
        .p_38_out(p_38_out),
        .p_88_out(p_88_out),
        .pipe_mmcm_lock_in(pipe_mmcm_lock_in),
        .pipe_pclk_in(pipe_pclk_in),
        .pipe_pclk_sel_out(pipe_pclk_sel_out[6]),
        .pipe_rate_idle(pipe_rate_idle),
        .rst_drp_start(rst_drp_start),
        .rst_drp_x16(rst_drp_x16),
        .rst_drp_x16x20_mode(rst_drp_x16x20_mode),
        .rst_txsync_start(rst_txsync_start));
vc709_pcie_x8_gen3vc709_pcie_x8_gen3_gt_wrapper_7 \pipe_lane[6].gt_wrapper_i 
       (.D(\n_0_pipe_lane[6].gt_wrapper_i ),
        .DRPADDR({\n_0_pipe_lane[6].gt_pipe_drp.pipe_drp_i ,\n_1_pipe_lane[6].gt_pipe_drp.pipe_drp_i ,\n_2_pipe_lane[6].gt_pipe_drp.pipe_drp_i ,\n_3_pipe_lane[6].gt_pipe_drp.pipe_drp_i ,\n_4_pipe_lane[6].gt_pipe_drp.pipe_drp_i ,\n_5_pipe_lane[6].gt_pipe_drp.pipe_drp_i ,\n_6_pipe_lane[6].gt_pipe_drp.pipe_drp_i ,\n_7_pipe_lane[6].gt_pipe_drp.pipe_drp_i ,\n_8_pipe_lane[6].gt_pipe_drp.pipe_drp_i }),
        .DRPDI({\n_18_pipe_lane[6].gt_pipe_drp.pipe_drp_i ,\n_19_pipe_lane[6].gt_pipe_drp.pipe_drp_i ,\n_20_pipe_lane[6].gt_pipe_drp.pipe_drp_i ,\n_21_pipe_lane[6].gt_pipe_drp.pipe_drp_i ,\n_22_pipe_lane[6].gt_pipe_drp.pipe_drp_i ,\n_23_pipe_lane[6].gt_pipe_drp.pipe_drp_i ,\n_24_pipe_lane[6].gt_pipe_drp.pipe_drp_i ,\n_25_pipe_lane[6].gt_pipe_drp.pipe_drp_i ,\n_26_pipe_lane[6].gt_pipe_drp.pipe_drp_i ,\n_27_pipe_lane[6].gt_pipe_drp.pipe_drp_i ,\n_28_pipe_lane[6].gt_pipe_drp.pipe_drp_i ,\n_29_pipe_lane[6].gt_pipe_drp.pipe_drp_i ,\n_30_pipe_lane[6].gt_pipe_drp.pipe_drp_i ,\n_31_pipe_lane[6].gt_pipe_drp.pipe_drp_i ,\n_32_pipe_lane[6].gt_pipe_drp.pipe_drp_i ,\n_33_pipe_lane[6].gt_pipe_drp.pipe_drp_i }),
        .GT_CPLLPD018_out(GT_CPLLPD018_out),
        .GT_CPLLRESET016_out(GT_CPLLRESET016_out),
        .GT_RXPMARESET011_out(GT_RXPMARESET011_out),
        .I1(\n_16_pipe_lane[6].gt_pipe_drp.pipe_drp_i ),
        .I10(\n_21_pipe_lane[6].pipe_user_i ),
        .I11(\n_8_pipe_lane[6].pipe_sync_i ),
        .I12(\n_6_pipe_lane[6].pipe_sync_i ),
        .I13(\n_7_pipe_lane[6].pipe_sync_i ),
        .I14(\n_2_pipe_lane[6].pipe_user_i ),
        .I15(\n_24_pipe_lane[0].gt_wrapper_i ),
        .I2(\n_17_pipe_lane[6].gt_pipe_drp.pipe_drp_i ),
        .I3(INT_QPLLOUTCLK_OUT[1]),
        .I4(INT_QPLLOUTREFCLK_OUT[1]),
        .I5(\n_16_pipe_lane[6].gt_pipe_rate.pipe_rate_i ),
        .I6(\n_12_pipe_lane[6].pipe_user_i ),
        .I7(\n_14_pipe_lane[6].gt_pipe_rate.pipe_rate_i ),
        .I8(\n_15_pipe_lane[0].gt_wrapper_i ),
        .I9(\n_16_pipe_reset.pipe_reset_i ),
        .O1(\n_5_pipe_lane[6].gt_wrapper_i ),
        .O2(\n_14_pipe_lane[6].gt_wrapper_i ),
        .PIPETXMARGIN(PIPETXMARGIN),
        .PIPE_POWERDOWN(PIPE_POWERDOWN[13:12]),
        .PIPE_RXDATA(PIPE_RXDATA[223:192]),
        .PIPE_RXDATAK(PIPE_RXDATAK[13:12]),
        .PIPE_RXELECIDLE(PIPE_RXELECIDLE[6]),
        .PIPE_RXPOLARITY(PIPE_RXPOLARITY[6]),
        .PIPE_RXSLIDE(PIPE_RXSLIDE[6]),
        .PIPE_RXSTATUS(PIPE_RXSTATUS[20:18]),
        .PIPE_TXCOMPLIANCE(PIPE_TXCOMPLIANCE[6]),
        .PIPE_TXDATA(PIPE_TXDATA[223:192]),
        .PIPE_TXDATAK(PIPE_TXDATAK[13:12]),
        .PIPE_TXDEEMPH(PIPE_TXDEEMPH),
        .PIPE_TXELECIDLE(PIPE_TXELECIDLE[6]),
        .RATE_PHYSTATUS(p_63_out),
        .RATE_RXPMARESETDONE(p_68_out),
        .RATE_RXRATEDONE(\n_11_pipe_lane[6].gt_wrapper_i ),
        .RATE_RXRESETDONE(\n_12_pipe_lane[6].gt_wrapper_i ),
        .RATE_TXRATEDONE(\n_17_pipe_lane[6].gt_wrapper_i ),
        .RATE_TXRESETDONE(\n_18_pipe_lane[6].gt_wrapper_i ),
        .RXRATE(\n_23_pipe_lane[6].gt_pipe_rate.pipe_rate_i ),
        .RXSYSCLKSEL(\n_26_pipe_lane[6].gt_pipe_rate.pipe_rate_i ),
        .SYNC_RXDLYSRESETDONE0(\n_74_pipe_lane[6].gt_wrapper_i ),
        .SYNC_RXSYNCDONE(\n_13_pipe_lane[6].gt_wrapper_i ),
        .SYNC_TXDLYSRESETDONE0(\n_73_pipe_lane[6].gt_wrapper_i ),
        .SYNC_TXSYNCDONE(\n_19_pipe_lane[6].gt_wrapper_i ),
        .TXMAINCURSOR({\n_41_pipe_lane[6].pipe_eq.pipe_eq_i ,\n_42_pipe_lane[6].pipe_eq.pipe_eq_i ,\n_43_pipe_lane[6].pipe_eq.pipe_eq_i ,\n_44_pipe_lane[6].pipe_eq.pipe_eq_i ,\n_45_pipe_lane[6].pipe_eq.pipe_eq_i ,\n_46_pipe_lane[6].pipe_eq.pipe_eq_i ,\n_47_pipe_lane[6].pipe_eq.pipe_eq_i }),
        .TXPOSTCURSOR({\n_48_pipe_lane[6].pipe_eq.pipe_eq_i ,\n_49_pipe_lane[6].pipe_eq.pipe_eq_i ,\n_50_pipe_lane[6].pipe_eq.pipe_eq_i ,\n_51_pipe_lane[6].pipe_eq.pipe_eq_i ,\n_52_pipe_lane[6].pipe_eq.pipe_eq_i }),
        .TXPRECURSOR({\n_36_pipe_lane[6].pipe_eq.pipe_eq_i ,\n_37_pipe_lane[6].pipe_eq.pipe_eq_i ,\n_38_pipe_lane[6].pipe_eq.pipe_eq_i ,\n_39_pipe_lane[6].pipe_eq.pipe_eq_i ,\n_40_pipe_lane[6].pipe_eq.pipe_eq_i }),
        .ext_ch_gt_drpdo(ext_ch_gt_drpdo[111:96]),
        .ext_ch_gt_drprdy(ext_ch_gt_drprdy[6]),
        .gt_rxdlysresetdone({p_5_out,p_105_out,p_155_out,p_210_out,p_260_out,p_310_out,p_360_out}),
        .gt_txdlysresetdone({p_7_out,p_107_out,p_157_out,p_212_out,p_262_out,p_312_out,p_362_out}),
        .gt_txphinitdone(gt_txphinitdone[6]),
        .p_54_out(p_54_out),
        .p_56_out(p_56_out),
        .pci_exp_rxn(pci_exp_rxn[6]),
        .pci_exp_rxp(pci_exp_rxp[6]),
        .pci_exp_txn(pci_exp_txn[6]),
        .pci_exp_txp(pci_exp_txp[6]),
        .pipe_dclk_in(pipe_dclk_in),
        .pipe_loopback(pipe_loopback),
        .pipe_pclk_in(pipe_pclk_in),
        .pipe_rxoutclk_out(pipe_rxoutclk_out[6]),
        .pipe_rxprbscntreset(pipe_rxprbscntreset),
        .pipe_rxprbserr(pipe_rxprbserr[6]),
        .pipe_rxprbssel(pipe_rxprbssel),
        .pipe_rxusrclk_in(pipe_rxusrclk_in),
        .pipe_tx_rcvr_det(pipe_tx_rcvr_det),
        .pipe_tx_swing(pipe_tx_swing),
        .pipe_txprbsforceerr(pipe_txprbsforceerr),
        .pipe_txprbssel(pipe_txprbssel),
        .rst_gtreset(rst_gtreset),
        .rxsyncallin(rxsyncallin),
        .sys_clk(sys_clk));
vc709_pcie_x8_gen3vc709_pcie_x8_gen3_pipe_eq_25 \pipe_lane[6].pipe_eq.pipe_eq_i 
       (.EQ_GEN3(p_88_out),
        .EQ_TXEQ_DEEMPH_OUT(O22),
        .I1(\n_8_pipe_reset.pipe_reset_i ),
        .O43(O43),
        .O7(clear),
        .PIPERX6EQLPNEWTXCOEFFORPRESET(PIPERX6EQLPNEWTXCOEFFORPRESET),
        .PIPE_RXEQ_CONTROL(PIPE_RXEQ_CONTROL[13:12]),
        .PIPE_RXEQ_DONE(PIPE_RXEQ_DONE[6]),
        .PIPE_RXEQ_LFFS(PIPE_RXEQ_LFFS[41:36]),
        .PIPE_RXEQ_PRESET(PIPE_RXEQ_PRESET[20:18]),
        .PIPE_RXEQ_TXPRESET(PIPE_RXEQ_TXPRESET[27:24]),
        .PIPE_TXEQ_CONTROL(PIPE_TXEQ_CONTROL[13:12]),
        .PIPE_TXEQ_DEEMPH(PIPE_TXEQ_DEEMPH[41:36]),
        .PIPE_TXEQ_DONE(PIPE_TXEQ_DONE[6]),
        .PIPE_TXEQ_PRESET(PIPE_TXEQ_PRESET[27:24]),
        .TXMAINCURSOR({\n_41_pipe_lane[6].pipe_eq.pipe_eq_i ,\n_42_pipe_lane[6].pipe_eq.pipe_eq_i ,\n_43_pipe_lane[6].pipe_eq.pipe_eq_i ,\n_44_pipe_lane[6].pipe_eq.pipe_eq_i ,\n_45_pipe_lane[6].pipe_eq.pipe_eq_i ,\n_46_pipe_lane[6].pipe_eq.pipe_eq_i ,\n_47_pipe_lane[6].pipe_eq.pipe_eq_i }),
        .TXPOSTCURSOR({\n_48_pipe_lane[6].pipe_eq.pipe_eq_i ,\n_49_pipe_lane[6].pipe_eq.pipe_eq_i ,\n_50_pipe_lane[6].pipe_eq.pipe_eq_i ,\n_51_pipe_lane[6].pipe_eq.pipe_eq_i ,\n_52_pipe_lane[6].pipe_eq.pipe_eq_i }),
        .TXPRECURSOR({\n_36_pipe_lane[6].pipe_eq.pipe_eq_i ,\n_37_pipe_lane[6].pipe_eq.pipe_eq_i ,\n_38_pipe_lane[6].pipe_eq.pipe_eq_i ,\n_39_pipe_lane[6].pipe_eq.pipe_eq_i ,\n_40_pipe_lane[6].pipe_eq.pipe_eq_i }),
        .pipe_pclk_in(pipe_pclk_in),
        .pipe_rx6_eq_lffs_sel(pipe_rx6_eq_lffs_sel));
vc709_pcie_x8_gen3vc709_pcie_x8_gen3_pipe_sync_19 \pipe_lane[6].pipe_sync_i 
       (.O1(\n_6_pipe_lane[6].pipe_sync_i ),
        .O2(\n_7_pipe_lane[6].pipe_sync_i ),
        .O3(\n_8_pipe_lane[6].pipe_sync_i ),
        .O7(clear),
        .PIPE_RXELECIDLE(PIPE_RXELECIDLE[6]),
        .RATE_TXSYNC_DONE(\n_9_pipe_lane[6].pipe_sync_i ),
        .RST_RATE_IDLE(rate_idle[6]),
        .SYNC_FSM_TX(O21),
        .SYNC_RXCDRLOCK(\n_23_pipe_lane[6].pipe_user_i ),
        .SYNC_RXDLYSRESETDONE(\n_74_pipe_lane[6].gt_wrapper_i ),
        .SYNC_RXPHALIGNDONE_S(\n_75_pipe_lane[3].gt_wrapper_i ),
        .SYNC_RXSYNCDONE(\n_13_pipe_lane[6].gt_wrapper_i ),
        .SYNC_RXSYNC_START(\n_8_pipe_lane[6].gt_pipe_rate.pipe_rate_i ),
        .SYNC_TXDLYSRESETDONE(\n_73_pipe_lane[6].gt_wrapper_i ),
        .SYNC_TXPHALIGNDONE(txsyncallin),
        .SYNC_TXPHINITDONE(\n_0_pipe_lane[4].pipe_user_i ),
        .SYNC_TXSYNCDONE(\n_19_pipe_lane[6].gt_wrapper_i ),
        .SYNC_TXSYNC_START(SYNC_TXSYNC_START08_out),
        .p_0_in7_in(p_0_in7_in_2),
        .p_1_in8_in(p_1_in8_in_3),
        .p_359_out(p_359_out),
        .p_88_out(p_88_out),
        .pipe_mmcm_lock_in(pipe_mmcm_lock_in),
        .pipe_pclk_in(pipe_pclk_in));
vc709_pcie_x8_gen3vc709_pcie_x8_gen3_pipe_user_5 \pipe_lane[6].pipe_user_i 
       (.D(p_99_out),
        .GT_RX_CONVERGE0(\n_12_pipe_lane[6].pipe_user_i ),
        .I1(\n_3_pipe_lane[5].pipe_user_i ),
        .I10(\n_5_pipe_lane[6].gt_wrapper_i ),
        .I11(\n_14_pipe_lane[6].gt_wrapper_i ),
        .I12(USER_RST_IDLE),
        .I13(\n_8_pipe_reset.pipe_reset_i ),
        .I2(\n_2_pipe_lane[3].pipe_user_i ),
        .I3(\n_3_pipe_lane[1].pipe_user_i ),
        .I4(\n_3_pipe_lane[7].pipe_user_i ),
        .I5(\n_0_pipe_lane[5].pipe_user_i ),
        .I6(\n_0_pipe_lane[3].pipe_user_i ),
        .I7(\n_0_pipe_lane[1].pipe_user_i ),
        .I8(\n_9_pipe_lane[4].pipe_user_i ),
        .I9(\n_10_pipe_lane[5].pipe_user_i ),
        .O1(\n_1_pipe_lane[6].pipe_user_i ),
        .O10(\n_13_pipe_lane[6].pipe_user_i ),
        .O11(\n_14_pipe_lane[6].pipe_user_i ),
        .O12(\n_15_pipe_lane[6].pipe_user_i ),
        .O13(\n_16_pipe_lane[6].pipe_user_i ),
        .O14(\n_17_pipe_lane[6].pipe_user_i ),
        .O15(\n_18_pipe_lane[6].pipe_user_i ),
        .O16(\n_19_pipe_lane[6].pipe_user_i ),
        .O2(\n_2_pipe_lane[6].pipe_user_i ),
        .O3(\n_3_pipe_lane[6].pipe_user_i ),
        .O4(\n_4_pipe_lane[6].pipe_user_i ),
        .O43(O43),
        .O5(\n_5_pipe_lane[6].pipe_user_i ),
        .O6(\n_6_pipe_lane[6].pipe_user_i ),
        .O7(\n_7_pipe_lane[6].pipe_user_i ),
        .O8(\n_8_pipe_lane[6].pipe_user_i ),
        .O9(\n_9_pipe_lane[6].pipe_user_i ),
        .PIPE_GEN3_RDY(PIPE_GEN3_RDY[6]),
        .PIPE_RXEQ_CONVERGE({\n_14_pipe_lane[7].pipe_user_i ,\n_11_pipe_lane[3].pipe_user_i ,\n_13_pipe_lane[2].pipe_user_i ,\n_13_pipe_lane[1].pipe_user_i ,\n_8_pipe_lane[0].pipe_user_i }),
        .PIPE_RXSTATUS(PIPE_RXSTATUS[20]),
        .PIPE_TXCOMPLIANCE(PIPE_TXCOMPLIANCE[6]),
        .PIPE_TXELECIDLE(PIPE_TXELECIDLE[6]),
        .RATE_PHYSTATUS(p_63_out),
        .RST_RATE_IDLE(rate_idle[6]),
        .RST_RXUSRCLK_RESET(rst_rxusrclk_reset),
        .SR(clear),
        .SYNC_RXCDRLOCK(\n_23_pipe_lane[6].pipe_user_i ),
        .SYNC_TXPHALIGNDONE(txsyncallin),
        .USER_OOBCLK(\n_21_pipe_lane[6].pipe_user_i ),
        .USER_RATE_DONE(\n_19_pipe_lane[6].gt_pipe_rate.pipe_rate_i ),
        .USER_RATE_RXSYNC(\n_20_pipe_lane[6].gt_pipe_rate.pipe_rate_i ),
        .USER_RESETOVRD_START(\n_21_pipe_lane[6].gt_pipe_rate.pipe_rate_i ),
        .USER_RXRESETDONE(\n_12_pipe_lane[6].gt_wrapper_i ),
        .USER_TXRESETDONE(\n_18_pipe_lane[6].gt_wrapper_i ),
        .p_0_in7_in(p_0_in7_in_2),
        .p_1_in8_in(p_1_in8_in_3),
        .p_2_in(p_2_in),
        .p_54_out(p_54_out),
        .p_56_out(p_56_out),
        .p_88_out(p_88_out),
        .pipe_oobclk_in(pipe_oobclk_in),
        .pipe_pclk_in(pipe_pclk_in),
        .pipe_pclk_sel_out(pipe_pclk_sel_out[6]),
        .pipe_rx6_phy_status(pipe_rx6_phy_status),
        .pipe_rx6_valid(pipe_rx6_valid),
        .pipe_rxusrclk_in(pipe_rxusrclk_in));
vc709_pcie_x8_gen3vc709_pcie_x8_gen3_pipe_drp_35 \pipe_lane[7].gt_pipe_drp.pipe_drp_i 
       (.DRPADDR({\n_0_pipe_lane[7].gt_pipe_drp.pipe_drp_i ,\n_1_pipe_lane[7].gt_pipe_drp.pipe_drp_i ,\n_2_pipe_lane[7].gt_pipe_drp.pipe_drp_i ,\n_3_pipe_lane[7].gt_pipe_drp.pipe_drp_i ,\n_4_pipe_lane[7].gt_pipe_drp.pipe_drp_i ,\n_5_pipe_lane[7].gt_pipe_drp.pipe_drp_i ,\n_6_pipe_lane[7].gt_pipe_drp.pipe_drp_i ,\n_7_pipe_lane[7].gt_pipe_drp.pipe_drp_i ,\n_8_pipe_lane[7].gt_pipe_drp.pipe_drp_i }),
        .DRPDI({\n_18_pipe_lane[7].gt_pipe_drp.pipe_drp_i ,\n_19_pipe_lane[7].gt_pipe_drp.pipe_drp_i ,\n_20_pipe_lane[7].gt_pipe_drp.pipe_drp_i ,\n_21_pipe_lane[7].gt_pipe_drp.pipe_drp_i ,\n_22_pipe_lane[7].gt_pipe_drp.pipe_drp_i ,\n_23_pipe_lane[7].gt_pipe_drp.pipe_drp_i ,\n_24_pipe_lane[7].gt_pipe_drp.pipe_drp_i ,\n_25_pipe_lane[7].gt_pipe_drp.pipe_drp_i ,\n_26_pipe_lane[7].gt_pipe_drp.pipe_drp_i ,\n_27_pipe_lane[7].gt_pipe_drp.pipe_drp_i ,\n_28_pipe_lane[7].gt_pipe_drp.pipe_drp_i ,\n_29_pipe_lane[7].gt_pipe_drp.pipe_drp_i ,\n_30_pipe_lane[7].gt_pipe_drp.pipe_drp_i ,\n_31_pipe_lane[7].gt_pipe_drp.pipe_drp_i ,\n_32_pipe_lane[7].gt_pipe_drp.pipe_drp_i ,\n_33_pipe_lane[7].gt_pipe_drp.pipe_drp_i }),
        .DRP_DONE(p_31_out),
        .DRP_FSM(O33),
        .DRP_RATE(DRP_RATE),
        .DRP_START(DRP_START0132_out),
        .DRP_X16(DRP_X160134_out),
        .DRP_X16X20_MODE(DRP_X16X20_MODE0136_out),
        .O1(\n_16_pipe_lane[7].gt_pipe_drp.pipe_drp_i ),
        .O2(\n_17_pipe_lane[7].gt_pipe_drp.pipe_drp_i ),
        .ext_ch_gt_drpaddr(ext_ch_gt_drpaddr[71:63]),
        .ext_ch_gt_drpdi(ext_ch_gt_drpdi[127:112]),
        .ext_ch_gt_drpdo(ext_ch_gt_drpdo[127:112]),
        .ext_ch_gt_drpen(ext_ch_gt_drpen[7]),
        .ext_ch_gt_drprdy(ext_ch_gt_drprdy[7]),
        .ext_ch_gt_drpwe(ext_ch_gt_drpwe[7]),
        .pipe_dclk_in(pipe_dclk_in),
        .rst_dclk_reset(rst_dclk_reset),
        .rst_gtreset(rst_gtreset));
vc709_pcie_x8_gen3vc709_pcie_x8_gen3_pipe_rate \pipe_lane[7].gt_pipe_rate.pipe_rate_i 
       (.D(\n_0_pipe_lane[7].gt_wrapper_i ),
        .DRP_DONE(p_31_out),
        .DRP_RATE(DRP_RATE),
        .DRP_START(DRP_START0132_out),
        .DRP_X16(DRP_X160134_out),
        .DRP_X16X20_MODE(DRP_X16X20_MODE0136_out),
        .GT_CPLLPD0(GT_CPLLPD0),
        .GT_CPLLRESET0(GT_CPLLRESET0),
        .GT_RXPMARESET0(GT_RXPMARESET0),
        .I1(\n_8_pipe_reset.pipe_reset_i ),
        .I2(\n_16_pipe_lane[7].pipe_user_i ),
        .O1(\n_14_pipe_lane[7].gt_pipe_rate.pipe_rate_i ),
        .O2(\n_15_pipe_lane[7].gt_pipe_rate.pipe_rate_i ),
        .O3(\n_16_pipe_lane[7].gt_pipe_rate.pipe_rate_i ),
        .O4(\n_17_pipe_lane[7].gt_pipe_rate.pipe_rate_i ),
        .O5(\n_18_pipe_lane[7].gt_pipe_rate.pipe_rate_i ),
        .O6(p_41_out),
        .O7(p_40_out),
        .RATE_FSM(O23),
        .RATE_PHYSTATUS(p_13_out),
        .RATE_QPLLLOCK(INT_QPLLLOCK_OUT[1]),
        .RATE_RST_IDLE(USER_RST_IDLE),
        .RATE_RXPMARESETDONE(p_18_out),
        .RATE_RXRATEDONE(\n_12_pipe_lane[7].gt_wrapper_i ),
        .RATE_RXRESETDONE(\n_13_pipe_lane[7].gt_wrapper_i ),
        .RATE_TXRATEDONE(\n_19_pipe_lane[7].gt_wrapper_i ),
        .RATE_TXRESETDONE(\n_20_pipe_lane[7].gt_wrapper_i ),
        .RATE_TXSYNC_DONE(\n_9_pipe_lane[7].pipe_sync_i ),
        .RST_DRP_START(rst_drp_start),
        .RST_DRP_X16(rst_drp_x16),
        .RST_DRP_X16X20_MODE(rst_drp_x16x20_mode),
        .RST_RATE_IDLE(rate_idle[7]),
        .RXRATE(\n_21_pipe_lane[7].gt_pipe_rate.pipe_rate_i ),
        .RXSYSCLKSEL(\n_24_pipe_lane[7].gt_pipe_rate.pipe_rate_i ),
        .SR(clear),
        .SYNC_RXSYNC_START(\n_8_pipe_lane[7].gt_pipe_rate.pipe_rate_i ),
        .SYNC_TXSYNC_START(SYNC_TXSYNC_START0),
        .p_0_in7_in(p_0_in7_in),
        .p_1_in8_in(p_1_in8_in),
        .p_38_out(p_38_out),
        .pipe_mmcm_lock_in(pipe_mmcm_lock_in),
        .pipe_pclk_in(pipe_pclk_in),
        .pipe_pclk_sel_out(pipe_pclk_sel_out[7]),
        .rst_txsync_start(rst_txsync_start));
vc709_pcie_x8_gen3vc709_pcie_x8_gen3_gt_wrapper_6 \pipe_lane[7].gt_wrapper_i 
       (.D(\n_0_pipe_lane[7].gt_wrapper_i ),
        .DRPADDR({\n_0_pipe_lane[7].gt_pipe_drp.pipe_drp_i ,\n_1_pipe_lane[7].gt_pipe_drp.pipe_drp_i ,\n_2_pipe_lane[7].gt_pipe_drp.pipe_drp_i ,\n_3_pipe_lane[7].gt_pipe_drp.pipe_drp_i ,\n_4_pipe_lane[7].gt_pipe_drp.pipe_drp_i ,\n_5_pipe_lane[7].gt_pipe_drp.pipe_drp_i ,\n_6_pipe_lane[7].gt_pipe_drp.pipe_drp_i ,\n_7_pipe_lane[7].gt_pipe_drp.pipe_drp_i ,\n_8_pipe_lane[7].gt_pipe_drp.pipe_drp_i }),
        .DRPDI({\n_18_pipe_lane[7].gt_pipe_drp.pipe_drp_i ,\n_19_pipe_lane[7].gt_pipe_drp.pipe_drp_i ,\n_20_pipe_lane[7].gt_pipe_drp.pipe_drp_i ,\n_21_pipe_lane[7].gt_pipe_drp.pipe_drp_i ,\n_22_pipe_lane[7].gt_pipe_drp.pipe_drp_i ,\n_23_pipe_lane[7].gt_pipe_drp.pipe_drp_i ,\n_24_pipe_lane[7].gt_pipe_drp.pipe_drp_i ,\n_25_pipe_lane[7].gt_pipe_drp.pipe_drp_i ,\n_26_pipe_lane[7].gt_pipe_drp.pipe_drp_i ,\n_27_pipe_lane[7].gt_pipe_drp.pipe_drp_i ,\n_28_pipe_lane[7].gt_pipe_drp.pipe_drp_i ,\n_29_pipe_lane[7].gt_pipe_drp.pipe_drp_i ,\n_30_pipe_lane[7].gt_pipe_drp.pipe_drp_i ,\n_31_pipe_lane[7].gt_pipe_drp.pipe_drp_i ,\n_32_pipe_lane[7].gt_pipe_drp.pipe_drp_i ,\n_33_pipe_lane[7].gt_pipe_drp.pipe_drp_i }),
        .GT_CPLLPD0(GT_CPLLPD0),
        .GT_CPLLRESET0(GT_CPLLRESET0),
        .GT_RXPMARESET0(GT_RXPMARESET0),
        .I1(\n_16_pipe_lane[7].gt_pipe_drp.pipe_drp_i ),
        .I10(\n_9_pipe_lane[7].pipe_user_i ),
        .I11(\n_8_pipe_lane[7].pipe_sync_i ),
        .I12(\n_6_pipe_lane[7].pipe_sync_i ),
        .I13(\n_7_pipe_lane[7].pipe_sync_i ),
        .I14(\n_2_pipe_lane[6].pipe_user_i ),
        .I15(\n_24_pipe_lane[0].gt_wrapper_i ),
        .I2(\n_17_pipe_lane[7].gt_pipe_drp.pipe_drp_i ),
        .I3(INT_QPLLOUTCLK_OUT[1]),
        .I4(INT_QPLLOUTREFCLK_OUT[1]),
        .I5(\n_15_pipe_lane[7].gt_pipe_rate.pipe_rate_i ),
        .I6(\n_19_pipe_lane[6].pipe_user_i ),
        .I7(\n_14_pipe_lane[7].gt_pipe_rate.pipe_rate_i ),
        .I8(\n_15_pipe_lane[0].gt_wrapper_i ),
        .I9(\n_16_pipe_reset.pipe_reset_i ),
        .O1(p_13_out),
        .O2(\n_5_pipe_lane[7].gt_wrapper_i ),
        .O3(p_18_out),
        .O4(\n_12_pipe_lane[7].gt_wrapper_i ),
        .O5(\n_13_pipe_lane[7].gt_wrapper_i ),
        .O6(\n_15_pipe_lane[7].gt_wrapper_i ),
        .O7(\n_19_pipe_lane[7].gt_wrapper_i ),
        .O8(\n_20_pipe_lane[7].gt_wrapper_i ),
        .PIPETXMARGIN(PIPETXMARGIN),
        .PIPE_POWERDOWN(PIPE_POWERDOWN[15:14]),
        .PIPE_RXDATA(PIPE_RXDATA[255:224]),
        .PIPE_RXDATAK(PIPE_RXDATAK[15:14]),
        .PIPE_RXELECIDLE(PIPE_RXELECIDLE[7]),
        .PIPE_RXPOLARITY(PIPE_RXPOLARITY[7]),
        .PIPE_RXSLIDE(PIPE_RXSLIDE[7]),
        .PIPE_RXSTATUS(PIPE_RXSTATUS[23:21]),
        .PIPE_TXCOMPLIANCE(PIPE_TXCOMPLIANCE[7]),
        .PIPE_TXDATA(PIPE_TXDATA[255:224]),
        .PIPE_TXDATAK(PIPE_TXDATAK[15:14]),
        .PIPE_TXDEEMPH(PIPE_TXDEEMPH),
        .PIPE_TXELECIDLE(PIPE_TXELECIDLE[7]),
        .RXRATE(\n_21_pipe_lane[7].gt_pipe_rate.pipe_rate_i ),
        .RXSYSCLKSEL(\n_24_pipe_lane[7].gt_pipe_rate.pipe_rate_i ),
        .SYNC_RXSYNCDONE(\n_14_pipe_lane[7].gt_wrapper_i ),
        .SYNC_TXSYNCDONE(\n_21_pipe_lane[7].gt_wrapper_i ),
        .TXMAINCURSOR({\n_41_pipe_lane[7].pipe_eq.pipe_eq_i ,\n_42_pipe_lane[7].pipe_eq.pipe_eq_i ,\n_43_pipe_lane[7].pipe_eq.pipe_eq_i ,\n_44_pipe_lane[7].pipe_eq.pipe_eq_i ,\n_45_pipe_lane[7].pipe_eq.pipe_eq_i ,\n_46_pipe_lane[7].pipe_eq.pipe_eq_i ,\n_47_pipe_lane[7].pipe_eq.pipe_eq_i }),
        .TXPOSTCURSOR({\n_48_pipe_lane[7].pipe_eq.pipe_eq_i ,\n_49_pipe_lane[7].pipe_eq.pipe_eq_i ,\n_50_pipe_lane[7].pipe_eq.pipe_eq_i ,\n_51_pipe_lane[7].pipe_eq.pipe_eq_i ,\n_52_pipe_lane[7].pipe_eq.pipe_eq_i }),
        .TXPRECURSOR({\n_36_pipe_lane[7].pipe_eq.pipe_eq_i ,\n_37_pipe_lane[7].pipe_eq.pipe_eq_i ,\n_38_pipe_lane[7].pipe_eq.pipe_eq_i ,\n_39_pipe_lane[7].pipe_eq.pipe_eq_i ,\n_40_pipe_lane[7].pipe_eq.pipe_eq_i }),
        .ext_ch_gt_drpdo(ext_ch_gt_drpdo[127:112]),
        .ext_ch_gt_drprdy(ext_ch_gt_drprdy[7]),
        .gt_rxdlysresetdone(p_5_out),
        .gt_txdlysresetdone(p_7_out),
        .gt_txphinitdone(gt_txphinitdone[7]),
        .p_4_out(p_4_out),
        .p_6_out(p_6_out),
        .pci_exp_rxn(pci_exp_rxn[7]),
        .pci_exp_rxp(pci_exp_rxp[7]),
        .pci_exp_txn(pci_exp_txn[7]),
        .pci_exp_txp(pci_exp_txp[7]),
        .pipe_dclk_in(pipe_dclk_in),
        .pipe_loopback(pipe_loopback),
        .pipe_pclk_in(pipe_pclk_in),
        .pipe_rxoutclk_out(pipe_rxoutclk_out[7]),
        .pipe_rxprbscntreset(pipe_rxprbscntreset),
        .pipe_rxprbserr(pipe_rxprbserr[7]),
        .pipe_rxprbssel(pipe_rxprbssel),
        .pipe_rxusrclk_in(pipe_rxusrclk_in),
        .pipe_tx_rcvr_det(pipe_tx_rcvr_det),
        .pipe_tx_swing(pipe_tx_swing),
        .pipe_txprbsforceerr(pipe_txprbsforceerr),
        .pipe_txprbssel(pipe_txprbssel),
        .rst_gtreset(rst_gtreset),
        .rxsyncallin(rxsyncallin),
        .sys_clk(sys_clk));
vc709_pcie_x8_gen3vc709_pcie_x8_gen3_pipe_eq_31 \pipe_lane[7].pipe_eq.pipe_eq_i 
       (.EQ_TXEQ_DEEMPH_OUT(O25),
        .I1(\n_8_pipe_reset.pipe_reset_i ),
        .O44(O44),
        .O7(clear),
        .PIPERX7EQLPNEWTXCOEFFORPRESET(PIPERX7EQLPNEWTXCOEFFORPRESET),
        .PIPE_RXEQ_CONTROL(PIPE_RXEQ_CONTROL[15:14]),
        .PIPE_RXEQ_DONE(PIPE_RXEQ_DONE[7]),
        .PIPE_RXEQ_LFFS(PIPE_RXEQ_LFFS[47:42]),
        .PIPE_RXEQ_PRESET(PIPE_RXEQ_PRESET[23:21]),
        .PIPE_RXEQ_TXPRESET(PIPE_RXEQ_TXPRESET[31:28]),
        .PIPE_TXEQ_CONTROL(PIPE_TXEQ_CONTROL[15:14]),
        .PIPE_TXEQ_DEEMPH(PIPE_TXEQ_DEEMPH[47:42]),
        .PIPE_TXEQ_DONE(PIPE_TXEQ_DONE[7]),
        .PIPE_TXEQ_PRESET(PIPE_TXEQ_PRESET[31:28]),
        .TXMAINCURSOR({\n_41_pipe_lane[7].pipe_eq.pipe_eq_i ,\n_42_pipe_lane[7].pipe_eq.pipe_eq_i ,\n_43_pipe_lane[7].pipe_eq.pipe_eq_i ,\n_44_pipe_lane[7].pipe_eq.pipe_eq_i ,\n_45_pipe_lane[7].pipe_eq.pipe_eq_i ,\n_46_pipe_lane[7].pipe_eq.pipe_eq_i ,\n_47_pipe_lane[7].pipe_eq.pipe_eq_i }),
        .TXPOSTCURSOR({\n_48_pipe_lane[7].pipe_eq.pipe_eq_i ,\n_49_pipe_lane[7].pipe_eq.pipe_eq_i ,\n_50_pipe_lane[7].pipe_eq.pipe_eq_i ,\n_51_pipe_lane[7].pipe_eq.pipe_eq_i ,\n_52_pipe_lane[7].pipe_eq.pipe_eq_i }),
        .TXPRECURSOR({\n_36_pipe_lane[7].pipe_eq.pipe_eq_i ,\n_37_pipe_lane[7].pipe_eq.pipe_eq_i ,\n_38_pipe_lane[7].pipe_eq.pipe_eq_i ,\n_39_pipe_lane[7].pipe_eq.pipe_eq_i ,\n_40_pipe_lane[7].pipe_eq.pipe_eq_i }),
        .p_38_out(p_38_out),
        .pipe_pclk_in(pipe_pclk_in),
        .pipe_rx7_eq_lffs_sel(pipe_rx7_eq_lffs_sel));
vc709_pcie_x8_gen3vc709_pcie_x8_gen3_pipe_sync \pipe_lane[7].pipe_sync_i 
       (.D(\n_9_pipe_lane[7].pipe_sync_i ),
        .EQ_GEN3(p_38_out),
        .O1(\n_6_pipe_lane[7].pipe_sync_i ),
        .O2(\n_7_pipe_lane[7].pipe_sync_i ),
        .O3(\n_8_pipe_lane[7].pipe_sync_i ),
        .PIPE_RXELECIDLE(PIPE_RXELECIDLE[7]),
        .RST_RATE_IDLE(rate_idle[7]),
        .SR(clear),
        .SYNC_FSM_TX(O24),
        .SYNC_RXCDRLOCK(\n_11_pipe_lane[7].pipe_user_i ),
        .SYNC_RXDLYSRESETDONE(\n_74_pipe_lane[6].gt_wrapper_i ),
        .SYNC_RXPHALIGNDONE_M(p_359_out),
        .SYNC_RXPHALIGNDONE_S(\n_75_pipe_lane[3].gt_wrapper_i ),
        .SYNC_RXSYNCDONE(\n_14_pipe_lane[7].gt_wrapper_i ),
        .SYNC_RXSYNC_START(\n_8_pipe_lane[7].gt_pipe_rate.pipe_rate_i ),
        .SYNC_TXDLYSRESETDONE(\n_73_pipe_lane[6].gt_wrapper_i ),
        .SYNC_TXPHALIGNDONE(txsyncallin),
        .SYNC_TXPHINITDONE(\n_0_pipe_lane[4].pipe_user_i ),
        .SYNC_TXSYNCDONE(\n_21_pipe_lane[7].gt_wrapper_i ),
        .SYNC_TXSYNC_START(SYNC_TXSYNC_START0),
        .p_0_in7_in(p_0_in7_in),
        .p_1_in8_in(p_1_in8_in),
        .pipe_mmcm_lock_in(pipe_mmcm_lock_in),
        .pipe_pclk_in(pipe_pclk_in));
vc709_pcie_x8_gen3vc709_pcie_x8_gen3_pipe_user \pipe_lane[7].pipe_user_i 
       (.D(p_49_out),
        .I1(\n_4_pipe_lane[5].pipe_user_i ),
        .I2(\n_9_pipe_lane[6].pipe_user_i ),
        .I3(\n_5_pipe_lane[7].gt_wrapper_i ),
        .I4(\n_15_pipe_lane[7].gt_wrapper_i ),
        .I5(\n_8_pipe_reset.pipe_reset_i ),
        .O1(\n_0_pipe_lane[7].pipe_user_i ),
        .O2(\n_3_pipe_lane[7].pipe_user_i ),
        .O3(\n_6_pipe_lane[7].pipe_user_i ),
        .O4(\n_7_pipe_lane[7].pipe_user_i ),
        .O44(O44),
        .O5(\n_8_pipe_lane[7].pipe_user_i ),
        .O6(\n_16_pipe_lane[7].pipe_user_i ),
        .PIPE_GEN3_RDY(PIPE_GEN3_RDY[7]),
        .PIPE_RXEQ_CONVERGE(\n_14_pipe_lane[7].pipe_user_i ),
        .PIPE_RXSTATUS(PIPE_RXSTATUS[23]),
        .PIPE_TXCOMPLIANCE(PIPE_TXCOMPLIANCE[7]),
        .PIPE_TXELECIDLE(PIPE_TXELECIDLE[7]),
        .RATE_PHYSTATUS(p_13_out),
        .RATE_RST_IDLE(USER_RST_IDLE),
        .RST_RATE_IDLE(rate_idle[7]),
        .RST_RXUSRCLK_RESET(rst_rxusrclk_reset),
        .SR(clear),
        .SYNC_RXCDRLOCK(\n_11_pipe_lane[7].pipe_user_i ),
        .USER_OOBCLK(\n_9_pipe_lane[7].pipe_user_i ),
        .USER_RATE_DONE(\n_16_pipe_lane[7].gt_pipe_rate.pipe_rate_i ),
        .USER_RATE_RXSYNC(\n_17_pipe_lane[7].gt_pipe_rate.pipe_rate_i ),
        .USER_RESETOVRD_START(\n_18_pipe_lane[7].gt_pipe_rate.pipe_rate_i ),
        .USER_RXRESETDONE(\n_13_pipe_lane[7].gt_wrapper_i ),
        .USER_TXRESETDONE(\n_20_pipe_lane[7].gt_wrapper_i ),
        .gt_txphinitdone(gt_txphinitdone[7]),
        .p_0_in7_in(p_0_in7_in),
        .p_1_in8_in(p_1_in8_in),
        .p_2_in(p_2_in),
        .p_38_out(p_38_out),
        .p_4_out(p_4_out),
        .p_6_out(p_6_out),
        .phy_rdy_int(phy_rdy_int),
        .pipe_oobclk_in(pipe_oobclk_in),
        .pipe_pclk_in(pipe_pclk_in),
        .pipe_pclk_sel_out(pipe_pclk_sel_out[7]),
        .pipe_rx7_phy_status(pipe_rx7_phy_status),
        .pipe_rx7_valid(pipe_rx7_valid),
        .pipe_rxusrclk_in(pipe_rxusrclk_in),
        .rxsyncallin(rxsyncallin));
vc709_pcie_x8_gen3vc709_pcie_x8_gen3_pipe_reset \pipe_reset.pipe_reset_i 
       (.D({\n_0_pipe_lane[7].gt_wrapper_i ,\n_0_pipe_lane[6].gt_wrapper_i ,\n_0_pipe_lane[5].gt_wrapper_i ,\n_0_pipe_lane[4].gt_wrapper_i ,\n_0_pipe_lane[3].gt_wrapper_i ,\n_0_pipe_lane[2].gt_wrapper_i ,\n_0_pipe_lane[1].gt_wrapper_i ,\n_0_pipe_lane[0].gt_wrapper_i }),
        .I1(reset_n_reg2),
        .I2(RST_QPLL_IDLE),
        .O1(O1),
        .O10(\n_18_pipe_reset.pipe_reset_i ),
        .O11(\n_19_pipe_reset.pipe_reset_i ),
        .O2(\n_8_pipe_reset.pipe_reset_i ),
        .O3(USER_RST_IDLE),
        .O4(O35),
        .O5(O36),
        .O6(O37),
        .O7(clear),
        .O8(\n_16_pipe_reset.pipe_reset_i ),
        .O9(\n_17_pipe_reset.pipe_reset_i ),
        .Q(Q),
        .RST_DCLK_RESET(rst_dclk_reset),
        .RST_DRP_DONE({p_31_out,p_81_out,p_131_out,p_186_out,p_236_out,p_286_out,p_336_out,p_391_out}),
        .RST_DRP_START(rst_drp_start),
        .RST_DRP_X16(rst_drp_x16),
        .RST_DRP_X16X20_MODE(rst_drp_x16x20_mode),
        .RST_PHYSTATUS({p_13_out,p_63_out,p_113_out,p_163_out,p_218_out,p_268_out,p_318_out,p_368_out}),
        .RST_RATE_IDLE(rate_idle),
        .RST_RESETDONE({p_49_out,p_99_out,p_149_out,p_204_out,p_254_out,p_304_out,p_354_out,p_408_out}),
        .RST_RXCDRLOCK({\n_11_pipe_lane[7].pipe_user_i ,\n_23_pipe_lane[6].pipe_user_i ,\n_7_pipe_lane[5].pipe_user_i ,\n_6_pipe_lane[4].pipe_user_i ,\n_8_pipe_lane[3].pipe_user_i ,\n_10_pipe_lane[2].pipe_user_i ,\n_10_pipe_lane[1].pipe_user_i ,\n_5_pipe_lane[0].pipe_user_i }),
        .RST_RXPMARESETDONE({p_18_out,p_68_out,p_118_out,p_168_out,p_223_out,p_273_out,p_323_out,p_373_out}),
        .RST_RXUSRCLK_RESET(rst_rxusrclk_reset),
        .RST_TXSYNC_DONE({\n_9_pipe_lane[7].pipe_sync_i ,\n_9_pipe_lane[6].pipe_sync_i ,\n_9_pipe_lane[5].pipe_sync_i ,\n_9_pipe_lane[4].pipe_sync_i ,\n_9_pipe_lane[3].pipe_sync_i ,\n_9_pipe_lane[2].pipe_sync_i ,\n_9_pipe_lane[1].pipe_sync_i ,\n_6_pipe_lane[0].pipe_sync_i }),
        .SR(p_0_in__0),
        .pipe_dclk_in(pipe_dclk_in),
        .pipe_mmcm_lock_in(pipe_mmcm_lock_in),
        .pipe_pclk_in(pipe_pclk_in),
        .pipe_rxusrclk_in(pipe_rxusrclk_in),
        .rst_gtreset(rst_gtreset),
        .rst_txsync_start(rst_txsync_start));
vc709_pcie_x8_gen3vc709_pcie_x8_gen3_qpll_reset \qpll_reset.qpll_reset_i 
       (.DRP_RATE(DRP_RATE),
        .I1(reset_n_reg2),
        .O1(RST_QPLL_IDLE),
        .QPLL_QPLLRESET0(QPLL_QPLLRESET0),
        .QRST_CPLLLOCK({\n_0_pipe_lane[7].gt_wrapper_i ,\n_0_pipe_lane[6].gt_wrapper_i ,\n_0_pipe_lane[5].gt_wrapper_i ,\n_0_pipe_lane[4].gt_wrapper_i ,\n_0_pipe_lane[3].gt_wrapper_i ,\n_0_pipe_lane[2].gt_wrapper_i ,\n_0_pipe_lane[1].gt_wrapper_i ,\n_0_pipe_lane[0].gt_wrapper_i }),
        .QRST_DRP_DONE({p_175_out,p_380_out}),
        .QRST_FSM(O2),
        .QRST_QPLLLOCK(INT_QPLLLOCK_OUT[0]),
        .QRST_QPLLPD_IN({p_41_out,p_91_out,p_141_out,p_196_out,p_246_out,p_296_out,p_346_out,p_400_out}),
        .QRST_QPLLRESET_IN({p_40_out,p_90_out,p_140_out,p_195_out,p_245_out,p_295_out,p_345_out,p_399_out}),
        .RATE_QPLLLOCK(INT_QPLLLOCK_OUT[1]),
        .SR(p_0_in__0),
        .pipe_mmcm_lock_in(pipe_mmcm_lock_in),
        .pipe_pclk_in(pipe_pclk_in),
        .qpllpd(qpllpd),
        .qrst_drp_start(qrst_drp_start));
(* ASYNC_REG *) 
   FDCE reset_n_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .CLR(sys_reset),
        .D(\<const1> ),
        .Q(reset_n_reg1));
(* ASYNC_REG *) 
   FDCE reset_n_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .CLR(sys_reset),
        .D(reset_n_reg1),
        .Q(reset_n_reg2));
endmodule

module vc709_pcie_x8_gen3vc709_pcie_x8_gen3_qpll_drp
   (Q,
    O1,
    DRP_DONE,
    qpll_drp_we,
    qpll_drp_en,
    rst_dclk_reset,
    D,
    pipe_dclk_in,
    DRP_GEN3,
    DRP_QPLLLOCK,
    DRP_RDY,
    DRP_START);
  output [6:0]Q;
  output [15:0]O1;
  output DRP_DONE;
  output qpll_drp_we;
  output qpll_drp_en;
  input rst_dclk_reset;
  input [15:0]D;
  input pipe_dclk_in;
  input DRP_GEN3;
  input DRP_QPLLLOCK;
  input DRP_RDY;
  input DRP_START;

  wire \<const0> ;
  wire \<const1> ;
  wire [15:0]D;
  wire DRP_DONE;
  wire DRP_GEN3;
  wire DRP_QPLLLOCK;
  wire DRP_RDY;
  wire DRP_START;
  wire [15:0]O1;
  wire [6:0]Q;
  wire [15:0]do_reg1;
  wire [15:0]do_reg2;
  wire gen3_reg1;
  wire gen3_reg2;
  wire [1:0]load_cnt;
  wire \n_0_addr[0]_i_1 ;
  wire \n_0_addr[1]_i_1 ;
  wire \n_0_addr[2]_i_1 ;
  wire \n_0_addr[3]_i_1 ;
  wire \n_0_addr[4]_i_1 ;
  wire \n_0_addr[5]_i_1 ;
  wire \n_0_addr[7]_i_1 ;
  wire \n_0_crscode[0]_i_1 ;
  wire \n_0_crscode[1]_i_1 ;
  wire \n_0_crscode[2]_i_1 ;
  wire \n_0_crscode[3]_i_1 ;
  wire \n_0_crscode[4]_i_1 ;
  wire \n_0_crscode[5]_i_1 ;
  wire \n_0_crscode[5]_i_2 ;
  wire \n_0_crscode_reg[0] ;
  wire \n_0_crscode_reg[1] ;
  wire \n_0_crscode_reg[2] ;
  wire \n_0_crscode_reg[3] ;
  wire \n_0_crscode_reg[4] ;
  wire \n_0_crscode_reg[5] ;
  wire \n_0_di[0]_i_1 ;
  wire \n_0_di[10]_i_1 ;
  wire \n_0_di[11]_i_1 ;
  wire \n_0_di[11]_i_2 ;
  wire \n_0_di[12]_i_1 ;
  wire \n_0_di[12]_i_2 ;
  wire \n_0_di[13]_i_1 ;
  wire \n_0_di[13]_i_2 ;
  wire \n_0_di[14]_i_1 ;
  wire \n_0_di[14]_i_2 ;
  wire \n_0_di[15]_i_1 ;
  wire \n_0_di[15]_i_2 ;
  wire \n_0_di[1]_i_1 ;
  wire \n_0_di[2]_i_1 ;
  wire \n_0_di[3]_i_1 ;
  wire \n_0_di[4]_i_1 ;
  wire \n_0_di[5]_i_1 ;
  wire \n_0_di[6]_i_1 ;
  wire \n_0_di[7]_i_1 ;
  wire \n_0_di[8]_i_1 ;
  wire \n_0_di[9]_i_1 ;
  wire n_0_done_i_1__0;
  wire n_0_done_i_2;
  wire \n_0_fsm[0]_i_1__2 ;
  wire \n_0_fsm[0]_i_2__1 ;
  wire \n_0_fsm[0]_i_3__1 ;
  wire \n_0_fsm[1]_i_1__2 ;
  wire \n_0_fsm[1]_i_2__1 ;
  wire \n_0_fsm[1]_i_3__1 ;
  wire \n_0_fsm[2]_i_1__2 ;
  wire \n_0_fsm[3]_i_1__2 ;
  wire \n_0_fsm[4]_i_1__2 ;
  wire \n_0_fsm[5]_i_1__1 ;
  wire \n_0_fsm[5]_i_2__0 ;
  wire \n_0_fsm[6]_i_1__0 ;
  wire \n_0_fsm[6]_i_2__0 ;
  wire \n_0_fsm_reg[0] ;
  wire \n_0_fsm_reg[1] ;
  wire \n_0_fsm_reg[2] ;
  wire \n_0_fsm_reg[3] ;
  wire \n_0_fsm_reg[4] ;
  wire \n_0_fsm_reg[5] ;
  wire \n_0_fsm_reg[6] ;
  wire \n_0_gth_common.gthe2_common_i_i_3 ;
  wire \n_0_index[0]_i_1__0 ;
  wire \n_0_index[1]_i_1__0 ;
  wire \n_0_index[2]_i_1__0 ;
  wire \n_0_index[2]_i_2 ;
  wire \n_0_index[2]_i_3 ;
  wire \n_0_index[2]_i_4 ;
  wire \n_0_index_reg[0] ;
  wire \n_0_index_reg[1] ;
  wire \n_0_index_reg[2] ;
  wire \n_0_load_cnt[0]_i_1__0 ;
  wire \n_0_load_cnt[1]_i_1 ;
  wire \n_0_load_cnt[1]_i_2 ;
  wire ovrd_reg1;
  wire ovrd_reg2;
  wire pipe_dclk_in;
  wire qpll_drp_en;
  wire qpll_drp_we;
  wire qplllock_reg1;
  wire qplllock_reg2;
  wire rdy_reg1;
  wire rdy_reg2;
  wire rst_dclk_reset;
  wire start_reg1;
  wire start_reg2;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
(* SOFT_HLUTNM = "soft_lutpair250" *) 
   LUT3 #(
    .INIT(8'h14)) 
     \addr[0]_i_1 
       (.I0(\n_0_index_reg[0] ),
        .I1(\n_0_index_reg[2] ),
        .I2(\n_0_index_reg[1] ),
        .O(\n_0_addr[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair258" *) 
   LUT3 #(
    .INIT(8'h0B)) 
     \addr[1]_i_1 
       (.I0(\n_0_index_reg[0] ),
        .I1(\n_0_index_reg[2] ),
        .I2(\n_0_index_reg[1] ),
        .O(\n_0_addr[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair258" *) 
   LUT3 #(
    .INIT(8'h2B)) 
     \addr[2]_i_1 
       (.I0(\n_0_index_reg[2] ),
        .I1(\n_0_index_reg[1] ),
        .I2(\n_0_index_reg[0] ),
        .O(\n_0_addr[2]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair259" *) 
   LUT3 #(
    .INIT(8'h40)) 
     \addr[3]_i_1 
       (.I0(\n_0_index_reg[2] ),
        .I1(\n_0_index_reg[1] ),
        .I2(\n_0_index_reg[0] ),
        .O(\n_0_addr[3]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair261" *) 
   LUT2 #(
    .INIT(4'h7)) 
     \addr[4]_i_1 
       (.I0(\n_0_index_reg[1] ),
        .I1(\n_0_index_reg[0] ),
        .O(\n_0_addr[4]_i_1 ));
LUT2 #(
    .INIT(4'h7)) 
     \addr[5]_i_1 
       (.I0(\n_0_index_reg[1] ),
        .I1(\n_0_index_reg[0] ),
        .O(\n_0_addr[5]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair259" *) 
   LUT3 #(
    .INIT(8'h40)) 
     \addr[7]_i_1 
       (.I0(\n_0_index_reg[2] ),
        .I1(\n_0_index_reg[1] ),
        .I2(\n_0_index_reg[0] ),
        .O(\n_0_addr[7]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg[0] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_addr[0]_i_1 ),
        .Q(Q[0]),
        .R(rst_dclk_reset));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg[1] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_addr[1]_i_1 ),
        .Q(Q[1]),
        .R(rst_dclk_reset));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg[2] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_addr[2]_i_1 ),
        .Q(Q[2]),
        .R(rst_dclk_reset));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg[3] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_addr[3]_i_1 ),
        .Q(Q[3]),
        .R(rst_dclk_reset));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg[4] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_addr[4]_i_1 ),
        .Q(Q[4]),
        .R(rst_dclk_reset));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg[5] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_addr[5]_i_1 ),
        .Q(Q[5]),
        .R(rst_dclk_reset));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg[7] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_addr[7]_i_1 ),
        .Q(Q[6]),
        .R(rst_dclk_reset));
LUT2 #(
    .INIT(4'h2)) 
     \crscode[0]_i_1 
       (.I0(do_reg2[1]),
        .I1(\n_0_index_reg[2] ),
        .O(\n_0_crscode[0]_i_1 ));
LUT2 #(
    .INIT(4'h2)) 
     \crscode[1]_i_1 
       (.I0(do_reg2[2]),
        .I1(\n_0_index_reg[2] ),
        .O(\n_0_crscode[1]_i_1 ));
LUT2 #(
    .INIT(4'h2)) 
     \crscode[2]_i_1 
       (.I0(do_reg2[3]),
        .I1(\n_0_index_reg[2] ),
        .O(\n_0_crscode[2]_i_1 ));
LUT2 #(
    .INIT(4'h2)) 
     \crscode[3]_i_1 
       (.I0(do_reg2[4]),
        .I1(\n_0_index_reg[2] ),
        .O(\n_0_crscode[3]_i_1 ));
LUT2 #(
    .INIT(4'h2)) 
     \crscode[4]_i_1 
       (.I0(do_reg2[5]),
        .I1(\n_0_index_reg[2] ),
        .O(\n_0_crscode[4]_i_1 ));
LUT4 #(
    .INIT(16'hC080)) 
     \crscode[5]_i_1 
       (.I0(ovrd_reg2),
        .I1(\n_0_index_reg[0] ),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_index_reg[2] ),
        .O(\n_0_crscode[5]_i_1 ));
LUT2 #(
    .INIT(4'h2)) 
     \crscode[5]_i_2 
       (.I0(do_reg2[6]),
        .I1(\n_0_index_reg[2] ),
        .O(\n_0_crscode[5]_i_2 ));
FDRE #(
    .INIT(1'b0)) 
     \crscode_reg[0] 
       (.C(pipe_dclk_in),
        .CE(\n_0_crscode[5]_i_1 ),
        .D(\n_0_crscode[0]_i_1 ),
        .Q(\n_0_crscode_reg[0] ),
        .R(rst_dclk_reset));
FDRE #(
    .INIT(1'b0)) 
     \crscode_reg[1] 
       (.C(pipe_dclk_in),
        .CE(\n_0_crscode[5]_i_1 ),
        .D(\n_0_crscode[1]_i_1 ),
        .Q(\n_0_crscode_reg[1] ),
        .R(rst_dclk_reset));
FDRE #(
    .INIT(1'b0)) 
     \crscode_reg[2] 
       (.C(pipe_dclk_in),
        .CE(\n_0_crscode[5]_i_1 ),
        .D(\n_0_crscode[2]_i_1 ),
        .Q(\n_0_crscode_reg[2] ),
        .R(rst_dclk_reset));
FDRE #(
    .INIT(1'b0)) 
     \crscode_reg[3] 
       (.C(pipe_dclk_in),
        .CE(\n_0_crscode[5]_i_1 ),
        .D(\n_0_crscode[3]_i_1 ),
        .Q(\n_0_crscode_reg[3] ),
        .R(rst_dclk_reset));
FDRE #(
    .INIT(1'b0)) 
     \crscode_reg[4] 
       (.C(pipe_dclk_in),
        .CE(\n_0_crscode[5]_i_1 ),
        .D(\n_0_crscode[4]_i_1 ),
        .Q(\n_0_crscode_reg[4] ),
        .R(rst_dclk_reset));
FDRE #(
    .INIT(1'b0)) 
     \crscode_reg[5] 
       (.C(pipe_dclk_in),
        .CE(\n_0_crscode[5]_i_1 ),
        .D(\n_0_crscode[5]_i_2 ),
        .Q(\n_0_crscode_reg[5] ),
        .R(rst_dclk_reset));
LUT4 #(
    .INIT(16'h70E0)) 
     \di[0]_i_1 
       (.I0(\n_0_index_reg[1] ),
        .I1(\n_0_index_reg[2] ),
        .I2(do_reg2[0]),
        .I3(\n_0_index_reg[0] ),
        .O(\n_0_di[0]_i_1 ));
LUT5 #(
    .INIT(32'h0CC5CCCC)) 
     \di[10]_i_1 
       (.I0(\n_0_crscode_reg[0] ),
        .I1(do_reg2[10]),
        .I2(\n_0_index_reg[0] ),
        .I3(\n_0_index_reg[1] ),
        .I4(\n_0_index_reg[2] ),
        .O(\n_0_di[10]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFF38301810)) 
     \di[11]_i_1 
       (.I0(\n_0_index_reg[0] ),
        .I1(\n_0_index_reg[2] ),
        .I2(\n_0_index_reg[1] ),
        .I3(ovrd_reg2),
        .I4(do_reg2[11]),
        .I5(\n_0_di[11]_i_2 ),
        .O(\n_0_di[11]_i_1 ));
LUT6 #(
    .INIT(64'h000000AA00C300AA)) 
     \di[11]_i_2 
       (.I0(do_reg2[11]),
        .I1(\n_0_crscode_reg[0] ),
        .I2(\n_0_crscode_reg[1] ),
        .I3(\n_0_index_reg[1] ),
        .I4(\n_0_index_reg[2] ),
        .I5(\n_0_index_reg[0] ),
        .O(\n_0_di[11]_i_2 ));
LUT6 #(
    .INIT(64'h3F3B3B3F04000004)) 
     \di[12]_i_1 
       (.I0(\n_0_index_reg[0] ),
        .I1(\n_0_index_reg[2] ),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_crscode_reg[2] ),
        .I4(\n_0_di[12]_i_2 ),
        .I5(do_reg2[12]),
        .O(\n_0_di[12]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair260" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \di[12]_i_2 
       (.I0(\n_0_crscode_reg[0] ),
        .I1(\n_0_crscode_reg[1] ),
        .O(\n_0_di[12]_i_2 ));
LUT6 #(
    .INIT(64'h7F7B7B7F14101014)) 
     \di[13]_i_1 
       (.I0(\n_0_index_reg[0] ),
        .I1(\n_0_index_reg[2] ),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_crscode_reg[3] ),
        .I4(\n_0_di[13]_i_2 ),
        .I5(do_reg2[13]),
        .O(\n_0_di[13]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair260" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     \di[13]_i_2 
       (.I0(\n_0_crscode_reg[1] ),
        .I1(\n_0_crscode_reg[0] ),
        .I2(\n_0_crscode_reg[2] ),
        .O(\n_0_di[13]_i_2 ));
LUT6 #(
    .INIT(64'h7F7B7B7F14101014)) 
     \di[14]_i_1 
       (.I0(\n_0_index_reg[0] ),
        .I1(\n_0_index_reg[2] ),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_crscode_reg[4] ),
        .I4(\n_0_di[14]_i_2 ),
        .I5(do_reg2[14]),
        .O(\n_0_di[14]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair253" *) 
   LUT4 #(
    .INIT(16'hFFFE)) 
     \di[14]_i_2 
       (.I0(\n_0_crscode_reg[2] ),
        .I1(\n_0_crscode_reg[0] ),
        .I2(\n_0_crscode_reg[1] ),
        .I3(\n_0_crscode_reg[3] ),
        .O(\n_0_di[14]_i_2 ));
LUT6 #(
    .INIT(64'h70F270D070D070F2)) 
     \di[15]_i_1 
       (.I0(\n_0_index_reg[2] ),
        .I1(\n_0_index_reg[1] ),
        .I2(do_reg2[15]),
        .I3(\n_0_index_reg[0] ),
        .I4(\n_0_di[15]_i_2 ),
        .I5(\n_0_crscode_reg[5] ),
        .O(\n_0_di[15]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair253" *) 
   LUT5 #(
    .INIT(32'hFFFFFFFE)) 
     \di[15]_i_2 
       (.I0(\n_0_crscode_reg[3] ),
        .I1(\n_0_crscode_reg[1] ),
        .I2(\n_0_crscode_reg[0] ),
        .I3(\n_0_crscode_reg[2] ),
        .I4(\n_0_crscode_reg[4] ),
        .O(\n_0_di[15]_i_2 ));
LUT4 #(
    .INIT(16'h70E0)) 
     \di[1]_i_1 
       (.I0(\n_0_index_reg[1] ),
        .I1(\n_0_index_reg[2] ),
        .I2(do_reg2[1]),
        .I3(\n_0_index_reg[0] ),
        .O(\n_0_di[1]_i_1 ));
LUT4 #(
    .INIT(16'h70E0)) 
     \di[2]_i_1 
       (.I0(\n_0_index_reg[1] ),
        .I1(\n_0_index_reg[2] ),
        .I2(do_reg2[2]),
        .I3(\n_0_index_reg[0] ),
        .O(\n_0_di[2]_i_1 ));
LUT4 #(
    .INIT(16'h70E0)) 
     \di[3]_i_1 
       (.I0(\n_0_index_reg[1] ),
        .I1(\n_0_index_reg[2] ),
        .I2(do_reg2[3]),
        .I3(\n_0_index_reg[0] ),
        .O(\n_0_di[3]_i_1 ));
LUT4 #(
    .INIT(16'h7E00)) 
     \di[4]_i_1 
       (.I0(\n_0_index_reg[1] ),
        .I1(\n_0_index_reg[2] ),
        .I2(\n_0_index_reg[0] ),
        .I3(do_reg2[4]),
        .O(\n_0_di[4]_i_1 ));
LUT4 #(
    .INIT(16'h70F1)) 
     \di[5]_i_1 
       (.I0(\n_0_index_reg[1] ),
        .I1(\n_0_index_reg[2] ),
        .I2(do_reg2[5]),
        .I3(\n_0_index_reg[0] ),
        .O(\n_0_di[5]_i_1 ));
LUT4 #(
    .INIT(16'h71E0)) 
     \di[6]_i_1 
       (.I0(\n_0_index_reg[1] ),
        .I1(\n_0_index_reg[2] ),
        .I2(do_reg2[6]),
        .I3(\n_0_index_reg[0] ),
        .O(\n_0_di[6]_i_1 ));
LUT4 #(
    .INIT(16'h70E0)) 
     \di[7]_i_1 
       (.I0(\n_0_index_reg[1] ),
        .I1(\n_0_index_reg[2] ),
        .I2(do_reg2[7]),
        .I3(\n_0_index_reg[0] ),
        .O(\n_0_di[7]_i_1 ));
LUT4 #(
    .INIT(16'h70F1)) 
     \di[8]_i_1 
       (.I0(\n_0_index_reg[1] ),
        .I1(\n_0_index_reg[2] ),
        .I2(do_reg2[8]),
        .I3(\n_0_index_reg[0] ),
        .O(\n_0_di[8]_i_1 ));
LUT4 #(
    .INIT(16'h70E0)) 
     \di[9]_i_1 
       (.I0(\n_0_index_reg[1] ),
        .I1(\n_0_index_reg[2] ),
        .I2(do_reg2[9]),
        .I3(\n_0_index_reg[0] ),
        .O(\n_0_di[9]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \di_reg[0] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_di[0]_i_1 ),
        .Q(O1[0]),
        .R(rst_dclk_reset));
FDRE #(
    .INIT(1'b0)) 
     \di_reg[10] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_di[10]_i_1 ),
        .Q(O1[10]),
        .R(rst_dclk_reset));
FDRE #(
    .INIT(1'b0)) 
     \di_reg[11] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_di[11]_i_1 ),
        .Q(O1[11]),
        .R(rst_dclk_reset));
FDRE #(
    .INIT(1'b0)) 
     \di_reg[12] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_di[12]_i_1 ),
        .Q(O1[12]),
        .R(rst_dclk_reset));
FDRE #(
    .INIT(1'b0)) 
     \di_reg[13] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_di[13]_i_1 ),
        .Q(O1[13]),
        .R(rst_dclk_reset));
FDRE #(
    .INIT(1'b0)) 
     \di_reg[14] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_di[14]_i_1 ),
        .Q(O1[14]),
        .R(rst_dclk_reset));
FDRE #(
    .INIT(1'b0)) 
     \di_reg[15] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_di[15]_i_1 ),
        .Q(O1[15]),
        .R(rst_dclk_reset));
FDRE #(
    .INIT(1'b0)) 
     \di_reg[1] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_di[1]_i_1 ),
        .Q(O1[1]),
        .R(rst_dclk_reset));
FDRE #(
    .INIT(1'b0)) 
     \di_reg[2] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_di[2]_i_1 ),
        .Q(O1[2]),
        .R(rst_dclk_reset));
FDRE #(
    .INIT(1'b0)) 
     \di_reg[3] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_di[3]_i_1 ),
        .Q(O1[3]),
        .R(rst_dclk_reset));
FDRE #(
    .INIT(1'b0)) 
     \di_reg[4] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_di[4]_i_1 ),
        .Q(O1[4]),
        .R(rst_dclk_reset));
FDRE #(
    .INIT(1'b0)) 
     \di_reg[5] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_di[5]_i_1 ),
        .Q(O1[5]),
        .R(rst_dclk_reset));
FDRE #(
    .INIT(1'b0)) 
     \di_reg[6] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_di[6]_i_1 ),
        .Q(O1[6]),
        .R(rst_dclk_reset));
FDRE #(
    .INIT(1'b0)) 
     \di_reg[7] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_di[7]_i_1 ),
        .Q(O1[7]),
        .R(rst_dclk_reset));
FDRE #(
    .INIT(1'b0)) 
     \di_reg[8] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_di[8]_i_1 ),
        .Q(O1[8]),
        .R(rst_dclk_reset));
FDRE #(
    .INIT(1'b0)) 
     \di_reg[9] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_di[9]_i_1 ),
        .Q(O1[9]),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE \do_reg1_reg[0] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(D[0]),
        .Q(do_reg1[0]),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE \do_reg1_reg[10] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(D[10]),
        .Q(do_reg1[10]),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE \do_reg1_reg[11] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(D[11]),
        .Q(do_reg1[11]),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE \do_reg1_reg[12] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(D[12]),
        .Q(do_reg1[12]),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE \do_reg1_reg[13] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(D[13]),
        .Q(do_reg1[13]),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE \do_reg1_reg[14] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(D[14]),
        .Q(do_reg1[14]),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE \do_reg1_reg[15] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(D[15]),
        .Q(do_reg1[15]),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE \do_reg1_reg[1] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(D[1]),
        .Q(do_reg1[1]),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE \do_reg1_reg[2] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(D[2]),
        .Q(do_reg1[2]),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE \do_reg1_reg[3] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(D[3]),
        .Q(do_reg1[3]),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE \do_reg1_reg[4] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(D[4]),
        .Q(do_reg1[4]),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE \do_reg1_reg[5] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(D[5]),
        .Q(do_reg1[5]),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE \do_reg1_reg[6] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(D[6]),
        .Q(do_reg1[6]),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE \do_reg1_reg[7] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(D[7]),
        .Q(do_reg1[7]),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE \do_reg1_reg[8] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(D[8]),
        .Q(do_reg1[8]),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE \do_reg1_reg[9] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(D[9]),
        .Q(do_reg1[9]),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE \do_reg2_reg[0] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(do_reg1[0]),
        .Q(do_reg2[0]),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE \do_reg2_reg[10] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(do_reg1[10]),
        .Q(do_reg2[10]),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE \do_reg2_reg[11] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(do_reg1[11]),
        .Q(do_reg2[11]),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE \do_reg2_reg[12] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(do_reg1[12]),
        .Q(do_reg2[12]),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE \do_reg2_reg[13] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(do_reg1[13]),
        .Q(do_reg2[13]),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE \do_reg2_reg[14] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(do_reg1[14]),
        .Q(do_reg2[14]),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE \do_reg2_reg[15] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(do_reg1[15]),
        .Q(do_reg2[15]),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE \do_reg2_reg[1] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(do_reg1[1]),
        .Q(do_reg2[1]),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE \do_reg2_reg[2] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(do_reg1[2]),
        .Q(do_reg2[2]),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE \do_reg2_reg[3] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(do_reg1[3]),
        .Q(do_reg2[3]),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE \do_reg2_reg[4] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(do_reg1[4]),
        .Q(do_reg2[4]),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE \do_reg2_reg[5] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(do_reg1[5]),
        .Q(do_reg2[5]),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE \do_reg2_reg[6] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(do_reg1[6]),
        .Q(do_reg2[6]),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE \do_reg2_reg[7] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(do_reg1[7]),
        .Q(do_reg2[7]),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE \do_reg2_reg[8] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(do_reg1[8]),
        .Q(do_reg2[8]),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE \do_reg2_reg[9] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(do_reg1[9]),
        .Q(do_reg2[9]),
        .R(rst_dclk_reset));
LUT5 #(
    .INIT(32'h00000004)) 
     done_i_1__0
       (.I0(start_reg2),
        .I1(\n_0_fsm_reg[0] ),
        .I2(\n_0_fsm_reg[6] ),
        .I3(\n_0_fsm_reg[1] ),
        .I4(n_0_done_i_2),
        .O(n_0_done_i_1__0));
(* SOFT_HLUTNM = "soft_lutpair252" *) 
   LUT4 #(
    .INIT(16'hFFFE)) 
     done_i_2
       (.I0(\n_0_fsm_reg[4] ),
        .I1(\n_0_fsm_reg[2] ),
        .I2(\n_0_fsm_reg[5] ),
        .I3(\n_0_fsm_reg[3] ),
        .O(n_0_done_i_2));
FDRE #(
    .INIT(1'b0)) 
     done_reg
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(n_0_done_i_1__0),
        .Q(DRP_DONE),
        .R(rst_dclk_reset));
LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFEEA)) 
     \fsm[0]_i_1__2 
       (.I0(\n_0_fsm[0]_i_2__1 ),
        .I1(\n_0_fsm_reg[3] ),
        .I2(\n_0_fsm_reg[5] ),
        .I3(\n_0_fsm_reg[2] ),
        .I4(\n_0_fsm_reg[4] ),
        .I5(\n_0_fsm_reg[1] ),
        .O(\n_0_fsm[0]_i_1__2 ));
LUT6 #(
    .INIT(64'hEEEE99D9EEEEBBFB)) 
     \fsm[0]_i_2__1 
       (.I0(\n_0_fsm_reg[0] ),
        .I1(\n_0_fsm_reg[6] ),
        .I2(\n_0_fsm[0]_i_3__1 ),
        .I3(\n_0_index_reg[0] ),
        .I4(\n_0_fsm[1]_i_3__1 ),
        .I5(start_reg2),
        .O(\n_0_fsm[0]_i_2__1 ));
(* SOFT_HLUTNM = "soft_lutpair261" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \fsm[0]_i_3__1 
       (.I0(\n_0_index_reg[1] ),
        .I1(\n_0_index_reg[2] ),
        .O(\n_0_fsm[0]_i_3__1 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFF2A2A2A)) 
     \fsm[1]_i_1__2 
       (.I0(\n_0_load_cnt[1]_i_2 ),
        .I1(load_cnt[0]),
        .I2(load_cnt[1]),
        .I3(\n_0_index_reg[0] ),
        .I4(\n_0_index[2]_i_2 ),
        .I5(\n_0_fsm[1]_i_2__1 ),
        .O(\n_0_fsm[1]_i_1__2 ));
LUT6 #(
    .INIT(64'h000F000007000700)) 
     \fsm[1]_i_2__1 
       (.I0(\n_0_index_reg[2] ),
        .I1(\n_0_index_reg[1] ),
        .I2(\n_0_fsm[1]_i_3__1 ),
        .I3(\n_0_fsm_reg[6] ),
        .I4(start_reg2),
        .I5(\n_0_fsm_reg[0] ),
        .O(\n_0_fsm[1]_i_2__1 ));
(* SOFT_HLUTNM = "soft_lutpair252" *) 
   LUT5 #(
    .INIT(32'hFFFFFFFE)) 
     \fsm[1]_i_3__1 
       (.I0(\n_0_fsm_reg[1] ),
        .I1(\n_0_fsm_reg[3] ),
        .I2(\n_0_fsm_reg[5] ),
        .I3(\n_0_fsm_reg[2] ),
        .I4(\n_0_fsm_reg[4] ),
        .O(\n_0_fsm[1]_i_3__1 ));
(* SOFT_HLUTNM = "soft_lutpair257" *) 
   LUT3 #(
    .INIT(8'h80)) 
     \fsm[2]_i_1__2 
       (.I0(\n_0_load_cnt[1]_i_2 ),
        .I1(load_cnt[1]),
        .I2(load_cnt[0]),
        .O(\n_0_fsm[2]_i_1__2 ));
LUT6 #(
    .INIT(64'h0000000200002020)) 
     \fsm[3]_i_1__2 
       (.I0(\n_0_fsm[5]_i_2__0 ),
        .I1(\n_0_fsm_reg[4] ),
        .I2(\n_0_fsm_reg[2] ),
        .I3(rdy_reg2),
        .I4(\n_0_fsm_reg[5] ),
        .I5(\n_0_fsm_reg[3] ),
        .O(\n_0_fsm[3]_i_1__2 ));
LUT4 #(
    .INIT(16'h0800)) 
     \fsm[4]_i_1__2 
       (.I0(\n_0_fsm_reg[3] ),
        .I1(rdy_reg2),
        .I2(\n_0_fsm_reg[5] ),
        .I3(\n_0_fsm[6]_i_2__0 ),
        .O(\n_0_fsm[4]_i_1__2 ));
LUT6 #(
    .INIT(64'h0000000000020808)) 
     \fsm[5]_i_1__1 
       (.I0(\n_0_fsm[5]_i_2__0 ),
        .I1(\n_0_fsm_reg[4] ),
        .I2(\n_0_fsm_reg[2] ),
        .I3(rdy_reg2),
        .I4(\n_0_fsm_reg[5] ),
        .I5(\n_0_fsm_reg[3] ),
        .O(\n_0_fsm[5]_i_1__1 ));
(* SOFT_HLUTNM = "soft_lutpair251" *) 
   LUT3 #(
    .INIT(8'h01)) 
     \fsm[5]_i_2__0 
       (.I0(\n_0_fsm_reg[6] ),
        .I1(\n_0_fsm_reg[0] ),
        .I2(\n_0_fsm_reg[1] ),
        .O(\n_0_fsm[5]_i_2__0 ));
LUT4 #(
    .INIT(16'h4000)) 
     \fsm[6]_i_1__0 
       (.I0(\n_0_fsm_reg[3] ),
        .I1(\n_0_fsm_reg[5] ),
        .I2(rdy_reg2),
        .I3(\n_0_fsm[6]_i_2__0 ),
        .O(\n_0_fsm[6]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair254" *) 
   LUT5 #(
    .INIT(32'h00000001)) 
     \fsm[6]_i_2__0 
       (.I0(\n_0_fsm_reg[1] ),
        .I1(\n_0_fsm_reg[0] ),
        .I2(\n_0_fsm_reg[6] ),
        .I3(\n_0_fsm_reg[4] ),
        .I4(\n_0_fsm_reg[2] ),
        .O(\n_0_fsm[6]_i_2__0 ));
FDSE #(
    .INIT(1'b1)) 
     \fsm_reg[0] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_fsm[0]_i_1__2 ),
        .Q(\n_0_fsm_reg[0] ),
        .S(rst_dclk_reset));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[1] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_fsm[1]_i_1__2 ),
        .Q(\n_0_fsm_reg[1] ),
        .R(rst_dclk_reset));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[2] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_fsm[2]_i_1__2 ),
        .Q(\n_0_fsm_reg[2] ),
        .R(rst_dclk_reset));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[3] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_fsm[3]_i_1__2 ),
        .Q(\n_0_fsm_reg[3] ),
        .R(rst_dclk_reset));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[4] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_fsm[4]_i_1__2 ),
        .Q(\n_0_fsm_reg[4] ),
        .R(rst_dclk_reset));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[5] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_fsm[5]_i_1__1 ),
        .Q(\n_0_fsm_reg[5] ),
        .R(rst_dclk_reset));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[6] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_fsm[6]_i_1__0 ),
        .Q(\n_0_fsm_reg[6] ),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE gen3_reg1_reg
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(DRP_GEN3),
        .Q(gen3_reg1),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE gen3_reg2_reg
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(gen3_reg1),
        .Q(gen3_reg2),
        .R(rst_dclk_reset));
(* SOFT_HLUTNM = "soft_lutpair256" *) 
   LUT3 #(
    .INIT(8'h28)) 
     \gth_common.gthe2_common_i_i_1 
       (.I0(\n_0_gth_common.gthe2_common_i_i_3 ),
        .I1(\n_0_fsm_reg[2] ),
        .I2(\n_0_fsm_reg[4] ),
        .O(qpll_drp_en));
(* SOFT_HLUTNM = "soft_lutpair256" *) 
   LUT3 #(
    .INIT(8'h40)) 
     \gth_common.gthe2_common_i_i_2 
       (.I0(\n_0_fsm_reg[2] ),
        .I1(\n_0_fsm_reg[4] ),
        .I2(\n_0_gth_common.gthe2_common_i_i_3 ),
        .O(qpll_drp_we));
(* SOFT_HLUTNM = "soft_lutpair251" *) 
   LUT5 #(
    .INIT(32'h00000001)) 
     \gth_common.gthe2_common_i_i_3 
       (.I0(\n_0_fsm_reg[1] ),
        .I1(\n_0_fsm_reg[0] ),
        .I2(\n_0_fsm_reg[6] ),
        .I3(\n_0_fsm_reg[5] ),
        .I4(\n_0_fsm_reg[3] ),
        .O(\n_0_gth_common.gthe2_common_i_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair249" *) 
   LUT5 #(
    .INIT(32'h00FF7000)) 
     \index[0]_i_1__0 
       (.I0(\n_0_index_reg[2] ),
        .I1(\n_0_index_reg[1] ),
        .I2(\n_0_index[2]_i_2 ),
        .I3(\n_0_index[2]_i_3 ),
        .I4(\n_0_index_reg[0] ),
        .O(\n_0_index[0]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair250" *) 
   LUT5 #(
    .INIT(32'h02FF8800)) 
     \index[1]_i_1__0 
       (.I0(\n_0_index[2]_i_2 ),
        .I1(\n_0_index_reg[0] ),
        .I2(\n_0_index_reg[2] ),
        .I3(\n_0_index[2]_i_3 ),
        .I4(\n_0_index_reg[1] ),
        .O(\n_0_index[1]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair249" *) 
   LUT5 #(
    .INIT(32'h22FF8000)) 
     \index[2]_i_1__0 
       (.I0(\n_0_index[2]_i_2 ),
        .I1(\n_0_index_reg[1] ),
        .I2(\n_0_index_reg[0] ),
        .I3(\n_0_index[2]_i_3 ),
        .I4(\n_0_index_reg[2] ),
        .O(\n_0_index[2]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair255" *) 
   LUT4 #(
    .INIT(16'h0004)) 
     \index[2]_i_2 
       (.I0(\n_0_fsm_reg[0] ),
        .I1(\n_0_fsm_reg[6] ),
        .I2(n_0_done_i_2),
        .I3(\n_0_fsm_reg[1] ),
        .O(\n_0_index[2]_i_2 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFEE9)) 
     \index[2]_i_3 
       (.I0(\n_0_fsm_reg[3] ),
        .I1(\n_0_fsm_reg[5] ),
        .I2(\n_0_fsm_reg[2] ),
        .I3(\n_0_fsm_reg[4] ),
        .I4(\n_0_fsm_reg[1] ),
        .I5(\n_0_index[2]_i_4 ),
        .O(\n_0_index[2]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair254" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \index[2]_i_4 
       (.I0(\n_0_fsm_reg[0] ),
        .I1(\n_0_fsm_reg[6] ),
        .O(\n_0_index[2]_i_4 ));
FDRE #(
    .INIT(1'b0)) 
     \index_reg[0] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_index[0]_i_1__0 ),
        .Q(\n_0_index_reg[0] ),
        .R(rst_dclk_reset));
FDRE #(
    .INIT(1'b0)) 
     \index_reg[1] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_index[1]_i_1__0 ),
        .Q(\n_0_index_reg[1] ),
        .R(rst_dclk_reset));
FDRE #(
    .INIT(1'b0)) 
     \index_reg[2] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_index[2]_i_1__0 ),
        .Q(\n_0_index_reg[2] ),
        .R(rst_dclk_reset));
(* SOFT_HLUTNM = "soft_lutpair257" *) 
   LUT3 #(
    .INIT(8'hD0)) 
     \load_cnt[0]_i_1__0 
       (.I0(load_cnt[0]),
        .I1(load_cnt[1]),
        .I2(\n_0_load_cnt[1]_i_2 ),
        .O(\n_0_load_cnt[0]_i_1__0 ));
LUT3 #(
    .INIT(8'hE0)) 
     \load_cnt[1]_i_1 
       (.I0(load_cnt[0]),
        .I1(load_cnt[1]),
        .I2(\n_0_load_cnt[1]_i_2 ),
        .O(\n_0_load_cnt[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair255" *) 
   LUT4 #(
    .INIT(16'h0002)) 
     \load_cnt[1]_i_2 
       (.I0(\n_0_fsm_reg[1] ),
        .I1(n_0_done_i_2),
        .I2(\n_0_fsm_reg[0] ),
        .I3(\n_0_fsm_reg[6] ),
        .O(\n_0_load_cnt[1]_i_2 ));
FDRE #(
    .INIT(1'b0)) 
     \load_cnt_reg[0] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_load_cnt[0]_i_1__0 ),
        .Q(load_cnt[0]),
        .R(rst_dclk_reset));
FDRE #(
    .INIT(1'b0)) 
     \load_cnt_reg[1] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_load_cnt[1]_i_1 ),
        .Q(load_cnt[1]),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE ovrd_reg1_reg
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(ovrd_reg1),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE ovrd_reg2_reg
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(ovrd_reg1),
        .Q(ovrd_reg2),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE qplllock_reg1_reg
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(DRP_QPLLLOCK),
        .Q(qplllock_reg1),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE qplllock_reg2_reg
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(qplllock_reg1),
        .Q(qplllock_reg2),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE rdy_reg1_reg
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(DRP_RDY),
        .Q(rdy_reg1),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE rdy_reg2_reg
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(rdy_reg1),
        .Q(rdy_reg2),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE start_reg1_reg
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(DRP_START),
        .Q(start_reg1),
        .R(rst_dclk_reset));
(* ASYNC_REG *) 
   FDRE start_reg2_reg
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(start_reg1),
        .Q(start_reg2),
        .R(rst_dclk_reset));
endmodule

(* ORIG_REF_NAME = "vc709_pcie_x8_gen3_qpll_drp" *) 
module vc709_pcie_x8_gen3vc709_pcie_x8_gen3_qpll_drp_49
   (Q,
    O1,
    DRP_DONE,
    qpll_drp_we,
    qpll_drp_en,
    RST_DCLK_RESET,
    D,
    pipe_dclk_in,
    DRP_GEN3,
    RATE_QPLLLOCK,
    DRP_RDY,
    DRP_START);
  output [6:0]Q;
  output [15:0]O1;
  output DRP_DONE;
  output qpll_drp_we;
  output qpll_drp_en;
  input RST_DCLK_RESET;
  input [15:0]D;
  input pipe_dclk_in;
  input DRP_GEN3;
  input RATE_QPLLLOCK;
  input DRP_RDY;
  input DRP_START;

  wire \<const0> ;
  wire \<const1> ;
  wire [15:0]D;
  wire DRP_DONE;
  wire DRP_GEN3;
  wire DRP_RDY;
  wire DRP_START;
  wire [15:0]O1;
  wire [6:0]Q;
  wire RATE_QPLLLOCK;
  wire RST_DCLK_RESET;
  wire [15:0]do_reg1;
  wire [15:0]do_reg2;
  wire gen3_reg1;
  wire gen3_reg2;
  wire [1:0]load_cnt;
  wire \n_0_addr[0]_i_1__0 ;
  wire \n_0_addr[1]_i_1__0 ;
  wire \n_0_addr[2]_i_1__0 ;
  wire \n_0_addr[3]_i_1__0 ;
  wire \n_0_addr[4]_i_1__0 ;
  wire \n_0_addr[5]_i_1__0 ;
  wire \n_0_addr[7]_i_1__0 ;
  wire \n_0_crscode[0]_i_1__0 ;
  wire \n_0_crscode[1]_i_1__0 ;
  wire \n_0_crscode[2]_i_1__0 ;
  wire \n_0_crscode[3]_i_1__0 ;
  wire \n_0_crscode[4]_i_1__0 ;
  wire \n_0_crscode[5]_i_1__0 ;
  wire \n_0_crscode[5]_i_2__0 ;
  wire \n_0_crscode_reg[0] ;
  wire \n_0_crscode_reg[1] ;
  wire \n_0_crscode_reg[2] ;
  wire \n_0_crscode_reg[3] ;
  wire \n_0_crscode_reg[4] ;
  wire \n_0_crscode_reg[5] ;
  wire \n_0_di[0]_i_1__0 ;
  wire \n_0_di[10]_i_1__0 ;
  wire \n_0_di[11]_i_1__0 ;
  wire \n_0_di[11]_i_2__0 ;
  wire \n_0_di[12]_i_1__0 ;
  wire \n_0_di[12]_i_2__0 ;
  wire \n_0_di[13]_i_1__0 ;
  wire \n_0_di[13]_i_2__0 ;
  wire \n_0_di[14]_i_1__0 ;
  wire \n_0_di[14]_i_2__0 ;
  wire \n_0_di[15]_i_1__0 ;
  wire \n_0_di[15]_i_2__0 ;
  wire \n_0_di[1]_i_1__0 ;
  wire \n_0_di[2]_i_1__0 ;
  wire \n_0_di[3]_i_1__0 ;
  wire \n_0_di[4]_i_1__0 ;
  wire \n_0_di[5]_i_1__0 ;
  wire \n_0_di[6]_i_1__0 ;
  wire \n_0_di[7]_i_1__0 ;
  wire \n_0_di[8]_i_1__0 ;
  wire \n_0_di[9]_i_1__0 ;
  wire n_0_done_i_1__5;
  wire n_0_done_i_2__0;
  wire \n_0_fsm[0]_i_1__11 ;
  wire \n_0_fsm[0]_i_2__10 ;
  wire \n_0_fsm[0]_i_3__10 ;
  wire \n_0_fsm[1]_i_1__11 ;
  wire \n_0_fsm[1]_i_2__10 ;
  wire \n_0_fsm[1]_i_3__10 ;
  wire \n_0_fsm[2]_i_1__11 ;
  wire \n_0_fsm[3]_i_1__11 ;
  wire \n_0_fsm[4]_i_1__11 ;
  wire \n_0_fsm[5]_i_1__6 ;
  wire \n_0_fsm[5]_i_2__1 ;
  wire \n_0_fsm[6]_i_1__5 ;
  wire \n_0_fsm[6]_i_2__5 ;
  wire \n_0_fsm_reg[0] ;
  wire \n_0_fsm_reg[1] ;
  wire \n_0_fsm_reg[2] ;
  wire \n_0_fsm_reg[3] ;
  wire \n_0_fsm_reg[4] ;
  wire \n_0_fsm_reg[5] ;
  wire \n_0_fsm_reg[6] ;
  wire \n_0_gth_common.gthe2_common_i_i_3__0 ;
  wire \n_0_index[0]_i_1__5 ;
  wire \n_0_index[1]_i_1__5 ;
  wire \n_0_index[2]_i_1__5 ;
  wire \n_0_index[2]_i_2__0 ;
  wire \n_0_index[2]_i_3__0 ;
  wire \n_0_index[2]_i_4__0 ;
  wire \n_0_index_reg[0] ;
  wire \n_0_index_reg[1] ;
  wire \n_0_index_reg[2] ;
  wire \n_0_load_cnt[0]_i_1__5 ;
  wire \n_0_load_cnt[1]_i_1__0 ;
  wire \n_0_load_cnt[1]_i_2__0 ;
  wire ovrd_reg1;
  wire ovrd_reg2;
  wire pipe_dclk_in;
  wire qpll_drp_en;
  wire qpll_drp_we;
  wire qplllock_reg1;
  wire qplllock_reg2;
  wire rdy_reg1;
  wire rdy_reg2;
  wire start_reg1;
  wire start_reg2;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
(* SOFT_HLUTNM = "soft_lutpair187" *) 
   LUT3 #(
    .INIT(8'h14)) 
     \addr[0]_i_1__0 
       (.I0(\n_0_index_reg[0] ),
        .I1(\n_0_index_reg[2] ),
        .I2(\n_0_index_reg[1] ),
        .O(\n_0_addr[0]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair188" *) 
   LUT3 #(
    .INIT(8'h0B)) 
     \addr[1]_i_1__0 
       (.I0(\n_0_index_reg[0] ),
        .I1(\n_0_index_reg[2] ),
        .I2(\n_0_index_reg[1] ),
        .O(\n_0_addr[1]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair187" *) 
   LUT3 #(
    .INIT(8'h2B)) 
     \addr[2]_i_1__0 
       (.I0(\n_0_index_reg[2] ),
        .I1(\n_0_index_reg[1] ),
        .I2(\n_0_index_reg[0] ),
        .O(\n_0_addr[2]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair188" *) 
   LUT3 #(
    .INIT(8'h40)) 
     \addr[3]_i_1__0 
       (.I0(\n_0_index_reg[2] ),
        .I1(\n_0_index_reg[1] ),
        .I2(\n_0_index_reg[0] ),
        .O(\n_0_addr[3]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair189" *) 
   LUT2 #(
    .INIT(4'h7)) 
     \addr[4]_i_1__0 
       (.I0(\n_0_index_reg[1] ),
        .I1(\n_0_index_reg[0] ),
        .O(\n_0_addr[4]_i_1__0 ));
LUT2 #(
    .INIT(4'h7)) 
     \addr[5]_i_1__0 
       (.I0(\n_0_index_reg[1] ),
        .I1(\n_0_index_reg[0] ),
        .O(\n_0_addr[5]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair189" *) 
   LUT3 #(
    .INIT(8'h40)) 
     \addr[7]_i_1__0 
       (.I0(\n_0_index_reg[2] ),
        .I1(\n_0_index_reg[1] ),
        .I2(\n_0_index_reg[0] ),
        .O(\n_0_addr[7]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg[0] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_addr[0]_i_1__0 ),
        .Q(Q[0]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg[1] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_addr[1]_i_1__0 ),
        .Q(Q[1]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg[2] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_addr[2]_i_1__0 ),
        .Q(Q[2]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg[3] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_addr[3]_i_1__0 ),
        .Q(Q[3]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg[4] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_addr[4]_i_1__0 ),
        .Q(Q[4]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg[5] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_addr[5]_i_1__0 ),
        .Q(Q[5]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \addr_reg[7] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_addr[7]_i_1__0 ),
        .Q(Q[6]),
        .R(RST_DCLK_RESET));
LUT2 #(
    .INIT(4'h2)) 
     \crscode[0]_i_1__0 
       (.I0(do_reg2[1]),
        .I1(\n_0_index_reg[2] ),
        .O(\n_0_crscode[0]_i_1__0 ));
LUT2 #(
    .INIT(4'h2)) 
     \crscode[1]_i_1__0 
       (.I0(do_reg2[2]),
        .I1(\n_0_index_reg[2] ),
        .O(\n_0_crscode[1]_i_1__0 ));
LUT2 #(
    .INIT(4'h2)) 
     \crscode[2]_i_1__0 
       (.I0(do_reg2[3]),
        .I1(\n_0_index_reg[2] ),
        .O(\n_0_crscode[2]_i_1__0 ));
LUT2 #(
    .INIT(4'h2)) 
     \crscode[3]_i_1__0 
       (.I0(do_reg2[4]),
        .I1(\n_0_index_reg[2] ),
        .O(\n_0_crscode[3]_i_1__0 ));
LUT2 #(
    .INIT(4'h2)) 
     \crscode[4]_i_1__0 
       (.I0(do_reg2[5]),
        .I1(\n_0_index_reg[2] ),
        .O(\n_0_crscode[4]_i_1__0 ));
LUT4 #(
    .INIT(16'hC080)) 
     \crscode[5]_i_1__0 
       (.I0(ovrd_reg2),
        .I1(\n_0_index_reg[0] ),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_index_reg[2] ),
        .O(\n_0_crscode[5]_i_1__0 ));
LUT2 #(
    .INIT(4'h2)) 
     \crscode[5]_i_2__0 
       (.I0(do_reg2[6]),
        .I1(\n_0_index_reg[2] ),
        .O(\n_0_crscode[5]_i_2__0 ));
FDRE #(
    .INIT(1'b0)) 
     \crscode_reg[0] 
       (.C(pipe_dclk_in),
        .CE(\n_0_crscode[5]_i_1__0 ),
        .D(\n_0_crscode[0]_i_1__0 ),
        .Q(\n_0_crscode_reg[0] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \crscode_reg[1] 
       (.C(pipe_dclk_in),
        .CE(\n_0_crscode[5]_i_1__0 ),
        .D(\n_0_crscode[1]_i_1__0 ),
        .Q(\n_0_crscode_reg[1] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \crscode_reg[2] 
       (.C(pipe_dclk_in),
        .CE(\n_0_crscode[5]_i_1__0 ),
        .D(\n_0_crscode[2]_i_1__0 ),
        .Q(\n_0_crscode_reg[2] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \crscode_reg[3] 
       (.C(pipe_dclk_in),
        .CE(\n_0_crscode[5]_i_1__0 ),
        .D(\n_0_crscode[3]_i_1__0 ),
        .Q(\n_0_crscode_reg[3] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \crscode_reg[4] 
       (.C(pipe_dclk_in),
        .CE(\n_0_crscode[5]_i_1__0 ),
        .D(\n_0_crscode[4]_i_1__0 ),
        .Q(\n_0_crscode_reg[4] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \crscode_reg[5] 
       (.C(pipe_dclk_in),
        .CE(\n_0_crscode[5]_i_1__0 ),
        .D(\n_0_crscode[5]_i_2__0 ),
        .Q(\n_0_crscode_reg[5] ),
        .R(RST_DCLK_RESET));
LUT4 #(
    .INIT(16'h70E0)) 
     \di[0]_i_1__0 
       (.I0(\n_0_index_reg[1] ),
        .I1(\n_0_index_reg[2] ),
        .I2(do_reg2[0]),
        .I3(\n_0_index_reg[0] ),
        .O(\n_0_di[0]_i_1__0 ));
LUT5 #(
    .INIT(32'h0CC5CCCC)) 
     \di[10]_i_1__0 
       (.I0(\n_0_crscode_reg[0] ),
        .I1(do_reg2[10]),
        .I2(\n_0_index_reg[0] ),
        .I3(\n_0_index_reg[1] ),
        .I4(\n_0_index_reg[2] ),
        .O(\n_0_di[10]_i_1__0 ));
LUT6 #(
    .INIT(64'hFFFFFFFF38301810)) 
     \di[11]_i_1__0 
       (.I0(\n_0_index_reg[0] ),
        .I1(\n_0_index_reg[2] ),
        .I2(\n_0_index_reg[1] ),
        .I3(ovrd_reg2),
        .I4(do_reg2[11]),
        .I5(\n_0_di[11]_i_2__0 ),
        .O(\n_0_di[11]_i_1__0 ));
LUT6 #(
    .INIT(64'h000000AA00C300AA)) 
     \di[11]_i_2__0 
       (.I0(do_reg2[11]),
        .I1(\n_0_crscode_reg[0] ),
        .I2(\n_0_crscode_reg[1] ),
        .I3(\n_0_index_reg[1] ),
        .I4(\n_0_index_reg[2] ),
        .I5(\n_0_index_reg[0] ),
        .O(\n_0_di[11]_i_2__0 ));
LUT6 #(
    .INIT(64'h3F3B3B3F04000004)) 
     \di[12]_i_1__0 
       (.I0(\n_0_index_reg[0] ),
        .I1(\n_0_index_reg[2] ),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_crscode_reg[2] ),
        .I4(\n_0_di[12]_i_2__0 ),
        .I5(do_reg2[12]),
        .O(\n_0_di[12]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair190" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \di[12]_i_2__0 
       (.I0(\n_0_crscode_reg[0] ),
        .I1(\n_0_crscode_reg[1] ),
        .O(\n_0_di[12]_i_2__0 ));
LUT6 #(
    .INIT(64'h7F7B7B7F14101014)) 
     \di[13]_i_1__0 
       (.I0(\n_0_index_reg[0] ),
        .I1(\n_0_index_reg[2] ),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_crscode_reg[3] ),
        .I4(\n_0_di[13]_i_2__0 ),
        .I5(do_reg2[13]),
        .O(\n_0_di[13]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair190" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     \di[13]_i_2__0 
       (.I0(\n_0_crscode_reg[1] ),
        .I1(\n_0_crscode_reg[0] ),
        .I2(\n_0_crscode_reg[2] ),
        .O(\n_0_di[13]_i_2__0 ));
LUT6 #(
    .INIT(64'h7F7B7B7F14101014)) 
     \di[14]_i_1__0 
       (.I0(\n_0_index_reg[0] ),
        .I1(\n_0_index_reg[2] ),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_crscode_reg[4] ),
        .I4(\n_0_di[14]_i_2__0 ),
        .I5(do_reg2[14]),
        .O(\n_0_di[14]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair180" *) 
   LUT4 #(
    .INIT(16'hFFFE)) 
     \di[14]_i_2__0 
       (.I0(\n_0_crscode_reg[2] ),
        .I1(\n_0_crscode_reg[0] ),
        .I2(\n_0_crscode_reg[1] ),
        .I3(\n_0_crscode_reg[3] ),
        .O(\n_0_di[14]_i_2__0 ));
LUT6 #(
    .INIT(64'h70F270D070D070F2)) 
     \di[15]_i_1__0 
       (.I0(\n_0_index_reg[2] ),
        .I1(\n_0_index_reg[1] ),
        .I2(do_reg2[15]),
        .I3(\n_0_index_reg[0] ),
        .I4(\n_0_di[15]_i_2__0 ),
        .I5(\n_0_crscode_reg[5] ),
        .O(\n_0_di[15]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair180" *) 
   LUT5 #(
    .INIT(32'hFFFFFFFE)) 
     \di[15]_i_2__0 
       (.I0(\n_0_crscode_reg[3] ),
        .I1(\n_0_crscode_reg[1] ),
        .I2(\n_0_crscode_reg[0] ),
        .I3(\n_0_crscode_reg[2] ),
        .I4(\n_0_crscode_reg[4] ),
        .O(\n_0_di[15]_i_2__0 ));
LUT4 #(
    .INIT(16'h70E0)) 
     \di[1]_i_1__0 
       (.I0(\n_0_index_reg[1] ),
        .I1(\n_0_index_reg[2] ),
        .I2(do_reg2[1]),
        .I3(\n_0_index_reg[0] ),
        .O(\n_0_di[1]_i_1__0 ));
LUT4 #(
    .INIT(16'h70E0)) 
     \di[2]_i_1__0 
       (.I0(\n_0_index_reg[1] ),
        .I1(\n_0_index_reg[2] ),
        .I2(do_reg2[2]),
        .I3(\n_0_index_reg[0] ),
        .O(\n_0_di[2]_i_1__0 ));
LUT4 #(
    .INIT(16'h70E0)) 
     \di[3]_i_1__0 
       (.I0(\n_0_index_reg[1] ),
        .I1(\n_0_index_reg[2] ),
        .I2(do_reg2[3]),
        .I3(\n_0_index_reg[0] ),
        .O(\n_0_di[3]_i_1__0 ));
LUT4 #(
    .INIT(16'h7E00)) 
     \di[4]_i_1__0 
       (.I0(\n_0_index_reg[1] ),
        .I1(\n_0_index_reg[2] ),
        .I2(\n_0_index_reg[0] ),
        .I3(do_reg2[4]),
        .O(\n_0_di[4]_i_1__0 ));
LUT4 #(
    .INIT(16'h70F1)) 
     \di[5]_i_1__0 
       (.I0(\n_0_index_reg[1] ),
        .I1(\n_0_index_reg[2] ),
        .I2(do_reg2[5]),
        .I3(\n_0_index_reg[0] ),
        .O(\n_0_di[5]_i_1__0 ));
LUT4 #(
    .INIT(16'h71E0)) 
     \di[6]_i_1__0 
       (.I0(\n_0_index_reg[1] ),
        .I1(\n_0_index_reg[2] ),
        .I2(do_reg2[6]),
        .I3(\n_0_index_reg[0] ),
        .O(\n_0_di[6]_i_1__0 ));
LUT4 #(
    .INIT(16'h70E0)) 
     \di[7]_i_1__0 
       (.I0(\n_0_index_reg[1] ),
        .I1(\n_0_index_reg[2] ),
        .I2(do_reg2[7]),
        .I3(\n_0_index_reg[0] ),
        .O(\n_0_di[7]_i_1__0 ));
LUT4 #(
    .INIT(16'h70F1)) 
     \di[8]_i_1__0 
       (.I0(\n_0_index_reg[1] ),
        .I1(\n_0_index_reg[2] ),
        .I2(do_reg2[8]),
        .I3(\n_0_index_reg[0] ),
        .O(\n_0_di[8]_i_1__0 ));
LUT4 #(
    .INIT(16'h70E0)) 
     \di[9]_i_1__0 
       (.I0(\n_0_index_reg[1] ),
        .I1(\n_0_index_reg[2] ),
        .I2(do_reg2[9]),
        .I3(\n_0_index_reg[0] ),
        .O(\n_0_di[9]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \di_reg[0] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_di[0]_i_1__0 ),
        .Q(O1[0]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg[10] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_di[10]_i_1__0 ),
        .Q(O1[10]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg[11] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_di[11]_i_1__0 ),
        .Q(O1[11]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg[12] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_di[12]_i_1__0 ),
        .Q(O1[12]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg[13] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_di[13]_i_1__0 ),
        .Q(O1[13]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg[14] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_di[14]_i_1__0 ),
        .Q(O1[14]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg[15] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_di[15]_i_1__0 ),
        .Q(O1[15]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg[1] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_di[1]_i_1__0 ),
        .Q(O1[1]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg[2] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_di[2]_i_1__0 ),
        .Q(O1[2]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg[3] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_di[3]_i_1__0 ),
        .Q(O1[3]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg[4] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_di[4]_i_1__0 ),
        .Q(O1[4]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg[5] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_di[5]_i_1__0 ),
        .Q(O1[5]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg[6] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_di[6]_i_1__0 ),
        .Q(O1[6]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg[7] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_di[7]_i_1__0 ),
        .Q(O1[7]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg[8] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_di[8]_i_1__0 ),
        .Q(O1[8]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \di_reg[9] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_di[9]_i_1__0 ),
        .Q(O1[9]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE \do_reg1_reg[0] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(D[0]),
        .Q(do_reg1[0]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE \do_reg1_reg[10] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(D[10]),
        .Q(do_reg1[10]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE \do_reg1_reg[11] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(D[11]),
        .Q(do_reg1[11]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE \do_reg1_reg[12] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(D[12]),
        .Q(do_reg1[12]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE \do_reg1_reg[13] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(D[13]),
        .Q(do_reg1[13]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE \do_reg1_reg[14] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(D[14]),
        .Q(do_reg1[14]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE \do_reg1_reg[15] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(D[15]),
        .Q(do_reg1[15]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE \do_reg1_reg[1] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(D[1]),
        .Q(do_reg1[1]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE \do_reg1_reg[2] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(D[2]),
        .Q(do_reg1[2]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE \do_reg1_reg[3] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(D[3]),
        .Q(do_reg1[3]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE \do_reg1_reg[4] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(D[4]),
        .Q(do_reg1[4]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE \do_reg1_reg[5] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(D[5]),
        .Q(do_reg1[5]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE \do_reg1_reg[6] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(D[6]),
        .Q(do_reg1[6]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE \do_reg1_reg[7] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(D[7]),
        .Q(do_reg1[7]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE \do_reg1_reg[8] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(D[8]),
        .Q(do_reg1[8]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE \do_reg1_reg[9] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(D[9]),
        .Q(do_reg1[9]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE \do_reg2_reg[0] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(do_reg1[0]),
        .Q(do_reg2[0]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE \do_reg2_reg[10] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(do_reg1[10]),
        .Q(do_reg2[10]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE \do_reg2_reg[11] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(do_reg1[11]),
        .Q(do_reg2[11]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE \do_reg2_reg[12] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(do_reg1[12]),
        .Q(do_reg2[12]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE \do_reg2_reg[13] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(do_reg1[13]),
        .Q(do_reg2[13]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE \do_reg2_reg[14] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(do_reg1[14]),
        .Q(do_reg2[14]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE \do_reg2_reg[15] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(do_reg1[15]),
        .Q(do_reg2[15]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE \do_reg2_reg[1] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(do_reg1[1]),
        .Q(do_reg2[1]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE \do_reg2_reg[2] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(do_reg1[2]),
        .Q(do_reg2[2]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE \do_reg2_reg[3] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(do_reg1[3]),
        .Q(do_reg2[3]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE \do_reg2_reg[4] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(do_reg1[4]),
        .Q(do_reg2[4]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE \do_reg2_reg[5] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(do_reg1[5]),
        .Q(do_reg2[5]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE \do_reg2_reg[6] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(do_reg1[6]),
        .Q(do_reg2[6]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE \do_reg2_reg[7] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(do_reg1[7]),
        .Q(do_reg2[7]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE \do_reg2_reg[8] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(do_reg1[8]),
        .Q(do_reg2[8]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE \do_reg2_reg[9] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(do_reg1[9]),
        .Q(do_reg2[9]),
        .R(RST_DCLK_RESET));
LUT5 #(
    .INIT(32'h00000004)) 
     done_i_1__5
       (.I0(start_reg2),
        .I1(\n_0_fsm_reg[0] ),
        .I2(\n_0_fsm_reg[6] ),
        .I3(\n_0_fsm_reg[1] ),
        .I4(n_0_done_i_2__0),
        .O(n_0_done_i_1__5));
(* SOFT_HLUTNM = "soft_lutpair179" *) 
   LUT4 #(
    .INIT(16'hFFFE)) 
     done_i_2__0
       (.I0(\n_0_fsm_reg[4] ),
        .I1(\n_0_fsm_reg[2] ),
        .I2(\n_0_fsm_reg[5] ),
        .I3(\n_0_fsm_reg[3] ),
        .O(n_0_done_i_2__0));
FDRE #(
    .INIT(1'b0)) 
     done_reg
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(n_0_done_i_1__5),
        .Q(DRP_DONE),
        .R(RST_DCLK_RESET));
LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFEEA)) 
     \fsm[0]_i_1__11 
       (.I0(\n_0_fsm[0]_i_2__10 ),
        .I1(\n_0_fsm_reg[3] ),
        .I2(\n_0_fsm_reg[5] ),
        .I3(\n_0_fsm_reg[2] ),
        .I4(\n_0_fsm_reg[4] ),
        .I5(\n_0_fsm_reg[1] ),
        .O(\n_0_fsm[0]_i_1__11 ));
LUT6 #(
    .INIT(64'hEEEE99D9EEEEBBFB)) 
     \fsm[0]_i_2__10 
       (.I0(\n_0_fsm_reg[0] ),
        .I1(\n_0_fsm_reg[6] ),
        .I2(\n_0_fsm[0]_i_3__10 ),
        .I3(\n_0_index_reg[0] ),
        .I4(\n_0_fsm[1]_i_3__10 ),
        .I5(start_reg2),
        .O(\n_0_fsm[0]_i_2__10 ));
(* SOFT_HLUTNM = "soft_lutpair184" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \fsm[0]_i_3__10 
       (.I0(\n_0_index_reg[1] ),
        .I1(\n_0_index_reg[2] ),
        .O(\n_0_fsm[0]_i_3__10 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFF2A2A2A)) 
     \fsm[1]_i_1__11 
       (.I0(\n_0_load_cnt[1]_i_2__0 ),
        .I1(load_cnt[0]),
        .I2(load_cnt[1]),
        .I3(\n_0_index_reg[0] ),
        .I4(\n_0_index[2]_i_4__0 ),
        .I5(\n_0_fsm[1]_i_2__10 ),
        .O(\n_0_fsm[1]_i_1__11 ));
LUT6 #(
    .INIT(64'h000F000007000700)) 
     \fsm[1]_i_2__10 
       (.I0(\n_0_index_reg[2] ),
        .I1(\n_0_index_reg[1] ),
        .I2(\n_0_fsm[1]_i_3__10 ),
        .I3(\n_0_fsm_reg[6] ),
        .I4(start_reg2),
        .I5(\n_0_fsm_reg[0] ),
        .O(\n_0_fsm[1]_i_2__10 ));
(* SOFT_HLUTNM = "soft_lutpair179" *) 
   LUT5 #(
    .INIT(32'hFFFFFFFE)) 
     \fsm[1]_i_3__10 
       (.I0(\n_0_fsm_reg[1] ),
        .I1(\n_0_fsm_reg[3] ),
        .I2(\n_0_fsm_reg[5] ),
        .I3(\n_0_fsm_reg[2] ),
        .I4(\n_0_fsm_reg[4] ),
        .O(\n_0_fsm[1]_i_3__10 ));
(* SOFT_HLUTNM = "soft_lutpair186" *) 
   LUT3 #(
    .INIT(8'h80)) 
     \fsm[2]_i_1__11 
       (.I0(\n_0_load_cnt[1]_i_2__0 ),
        .I1(load_cnt[1]),
        .I2(load_cnt[0]),
        .O(\n_0_fsm[2]_i_1__11 ));
LUT6 #(
    .INIT(64'h0000000200002020)) 
     \fsm[3]_i_1__11 
       (.I0(\n_0_fsm[5]_i_2__1 ),
        .I1(\n_0_fsm_reg[4] ),
        .I2(\n_0_fsm_reg[2] ),
        .I3(rdy_reg2),
        .I4(\n_0_fsm_reg[5] ),
        .I5(\n_0_fsm_reg[3] ),
        .O(\n_0_fsm[3]_i_1__11 ));
LUT4 #(
    .INIT(16'h0800)) 
     \fsm[4]_i_1__11 
       (.I0(\n_0_fsm_reg[3] ),
        .I1(rdy_reg2),
        .I2(\n_0_fsm_reg[5] ),
        .I3(\n_0_fsm[6]_i_2__5 ),
        .O(\n_0_fsm[4]_i_1__11 ));
LUT6 #(
    .INIT(64'h0000000000020808)) 
     \fsm[5]_i_1__6 
       (.I0(\n_0_fsm[5]_i_2__1 ),
        .I1(\n_0_fsm_reg[4] ),
        .I2(\n_0_fsm_reg[2] ),
        .I3(rdy_reg2),
        .I4(\n_0_fsm_reg[5] ),
        .I5(\n_0_fsm_reg[3] ),
        .O(\n_0_fsm[5]_i_1__6 ));
(* SOFT_HLUTNM = "soft_lutpair178" *) 
   LUT3 #(
    .INIT(8'h01)) 
     \fsm[5]_i_2__1 
       (.I0(\n_0_fsm_reg[6] ),
        .I1(\n_0_fsm_reg[0] ),
        .I2(\n_0_fsm_reg[1] ),
        .O(\n_0_fsm[5]_i_2__1 ));
LUT4 #(
    .INIT(16'h4000)) 
     \fsm[6]_i_1__5 
       (.I0(\n_0_fsm_reg[3] ),
        .I1(\n_0_fsm_reg[5] ),
        .I2(rdy_reg2),
        .I3(\n_0_fsm[6]_i_2__5 ),
        .O(\n_0_fsm[6]_i_1__5 ));
(* SOFT_HLUTNM = "soft_lutpair178" *) 
   LUT5 #(
    .INIT(32'h00000001)) 
     \fsm[6]_i_2__5 
       (.I0(\n_0_fsm_reg[1] ),
        .I1(\n_0_fsm_reg[0] ),
        .I2(\n_0_fsm_reg[6] ),
        .I3(\n_0_fsm_reg[4] ),
        .I4(\n_0_fsm_reg[2] ),
        .O(\n_0_fsm[6]_i_2__5 ));
FDSE #(
    .INIT(1'b1)) 
     \fsm_reg[0] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_fsm[0]_i_1__11 ),
        .Q(\n_0_fsm_reg[0] ),
        .S(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[1] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_fsm[1]_i_1__11 ),
        .Q(\n_0_fsm_reg[1] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[2] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_fsm[2]_i_1__11 ),
        .Q(\n_0_fsm_reg[2] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[3] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_fsm[3]_i_1__11 ),
        .Q(\n_0_fsm_reg[3] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[4] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_fsm[4]_i_1__11 ),
        .Q(\n_0_fsm_reg[4] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[5] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_fsm[5]_i_1__6 ),
        .Q(\n_0_fsm_reg[5] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[6] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_fsm[6]_i_1__5 ),
        .Q(\n_0_fsm_reg[6] ),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE gen3_reg1_reg
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(DRP_GEN3),
        .Q(gen3_reg1),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE gen3_reg2_reg
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(gen3_reg1),
        .Q(gen3_reg2),
        .R(RST_DCLK_RESET));
(* SOFT_HLUTNM = "soft_lutpair185" *) 
   LUT3 #(
    .INIT(8'h28)) 
     \gth_common.gthe2_common_i_i_1__0 
       (.I0(\n_0_gth_common.gthe2_common_i_i_3__0 ),
        .I1(\n_0_fsm_reg[2] ),
        .I2(\n_0_fsm_reg[4] ),
        .O(qpll_drp_en));
(* SOFT_HLUTNM = "soft_lutpair185" *) 
   LUT3 #(
    .INIT(8'h40)) 
     \gth_common.gthe2_common_i_i_2__0 
       (.I0(\n_0_fsm_reg[2] ),
        .I1(\n_0_fsm_reg[4] ),
        .I2(\n_0_gth_common.gthe2_common_i_i_3__0 ),
        .O(qpll_drp_we));
(* SOFT_HLUTNM = "soft_lutpair181" *) 
   LUT5 #(
    .INIT(32'h00000001)) 
     \gth_common.gthe2_common_i_i_3__0 
       (.I0(\n_0_fsm_reg[1] ),
        .I1(\n_0_fsm_reg[0] ),
        .I2(\n_0_fsm_reg[6] ),
        .I3(\n_0_fsm_reg[5] ),
        .I4(\n_0_fsm_reg[3] ),
        .O(\n_0_gth_common.gthe2_common_i_i_3__0 ));
(* SOFT_HLUTNM = "soft_lutpair183" *) 
   LUT4 #(
    .INIT(16'h1500)) 
     \index[0]_i_1__5 
       (.I0(\n_0_index_reg[0] ),
        .I1(\n_0_index_reg[2] ),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_index[2]_i_4__0 ),
        .O(\n_0_index[0]_i_1__5 ));
(* SOFT_HLUTNM = "soft_lutpair184" *) 
   LUT4 #(
    .INIT(16'h0288)) 
     \index[1]_i_1__5 
       (.I0(\n_0_index[2]_i_4__0 ),
        .I1(\n_0_index_reg[0] ),
        .I2(\n_0_index_reg[2] ),
        .I3(\n_0_index_reg[1] ),
        .O(\n_0_index[1]_i_1__5 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFEE9)) 
     \index[2]_i_1__5 
       (.I0(\n_0_fsm_reg[3] ),
        .I1(\n_0_fsm_reg[5] ),
        .I2(\n_0_fsm_reg[2] ),
        .I3(\n_0_fsm_reg[4] ),
        .I4(\n_0_fsm_reg[1] ),
        .I5(\n_0_index[2]_i_3__0 ),
        .O(\n_0_index[2]_i_1__5 ));
(* SOFT_HLUTNM = "soft_lutpair183" *) 
   LUT4 #(
    .INIT(16'h2808)) 
     \index[2]_i_2__0 
       (.I0(\n_0_index[2]_i_4__0 ),
        .I1(\n_0_index_reg[2] ),
        .I2(\n_0_index_reg[1] ),
        .I3(\n_0_index_reg[0] ),
        .O(\n_0_index[2]_i_2__0 ));
(* SOFT_HLUTNM = "soft_lutpair181" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \index[2]_i_3__0 
       (.I0(\n_0_fsm_reg[0] ),
        .I1(\n_0_fsm_reg[6] ),
        .O(\n_0_index[2]_i_3__0 ));
(* SOFT_HLUTNM = "soft_lutpair182" *) 
   LUT4 #(
    .INIT(16'h0004)) 
     \index[2]_i_4__0 
       (.I0(\n_0_fsm_reg[0] ),
        .I1(\n_0_fsm_reg[6] ),
        .I2(n_0_done_i_2__0),
        .I3(\n_0_fsm_reg[1] ),
        .O(\n_0_index[2]_i_4__0 ));
FDRE #(
    .INIT(1'b0)) 
     \index_reg[0] 
       (.C(pipe_dclk_in),
        .CE(\n_0_index[2]_i_1__5 ),
        .D(\n_0_index[0]_i_1__5 ),
        .Q(\n_0_index_reg[0] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \index_reg[1] 
       (.C(pipe_dclk_in),
        .CE(\n_0_index[2]_i_1__5 ),
        .D(\n_0_index[1]_i_1__5 ),
        .Q(\n_0_index_reg[1] ),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \index_reg[2] 
       (.C(pipe_dclk_in),
        .CE(\n_0_index[2]_i_1__5 ),
        .D(\n_0_index[2]_i_2__0 ),
        .Q(\n_0_index_reg[2] ),
        .R(RST_DCLK_RESET));
(* SOFT_HLUTNM = "soft_lutpair186" *) 
   LUT3 #(
    .INIT(8'hD0)) 
     \load_cnt[0]_i_1__5 
       (.I0(load_cnt[0]),
        .I1(load_cnt[1]),
        .I2(\n_0_load_cnt[1]_i_2__0 ),
        .O(\n_0_load_cnt[0]_i_1__5 ));
LUT3 #(
    .INIT(8'hE0)) 
     \load_cnt[1]_i_1__0 
       (.I0(load_cnt[0]),
        .I1(load_cnt[1]),
        .I2(\n_0_load_cnt[1]_i_2__0 ),
        .O(\n_0_load_cnt[1]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair182" *) 
   LUT4 #(
    .INIT(16'h0002)) 
     \load_cnt[1]_i_2__0 
       (.I0(\n_0_fsm_reg[1] ),
        .I1(n_0_done_i_2__0),
        .I2(\n_0_fsm_reg[0] ),
        .I3(\n_0_fsm_reg[6] ),
        .O(\n_0_load_cnt[1]_i_2__0 ));
FDRE #(
    .INIT(1'b0)) 
     \load_cnt_reg[0] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_load_cnt[0]_i_1__5 ),
        .Q(load_cnt[0]),
        .R(RST_DCLK_RESET));
FDRE #(
    .INIT(1'b0)) 
     \load_cnt_reg[1] 
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\n_0_load_cnt[1]_i_1__0 ),
        .Q(load_cnt[1]),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE ovrd_reg1_reg
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(ovrd_reg1),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE ovrd_reg2_reg
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(ovrd_reg1),
        .Q(ovrd_reg2),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE qplllock_reg1_reg
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(RATE_QPLLLOCK),
        .Q(qplllock_reg1),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE qplllock_reg2_reg
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(qplllock_reg1),
        .Q(qplllock_reg2),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE rdy_reg1_reg
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(DRP_RDY),
        .Q(rdy_reg1),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE rdy_reg2_reg
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(rdy_reg1),
        .Q(rdy_reg2),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE start_reg1_reg
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(DRP_START),
        .Q(start_reg1),
        .R(RST_DCLK_RESET));
(* ASYNC_REG *) 
   FDRE start_reg2_reg
       (.C(pipe_dclk_in),
        .CE(\<const1> ),
        .D(start_reg1),
        .Q(start_reg2),
        .R(RST_DCLK_RESET));
endmodule

module vc709_pcie_x8_gen3vc709_pcie_x8_gen3_qpll_reset
   (QPLL_QPLLRESET0,
    qpllpd,
    QRST_FSM,
    O1,
    qrst_drp_start,
    I1,
    SR,
    RATE_QPLLLOCK,
    pipe_pclk_in,
    QRST_QPLLLOCK,
    QRST_DRP_DONE,
    QRST_CPLLLOCK,
    pipe_mmcm_lock_in,
    DRP_RATE,
    QRST_QPLLRESET_IN,
    QRST_QPLLPD_IN);
  output QPLL_QPLLRESET0;
  output qpllpd;
  output [9:0]QRST_FSM;
  output O1;
  output qrst_drp_start;
  input I1;
  input [0:0]SR;
  input RATE_QPLLLOCK;
  input pipe_pclk_in;
  input [0:0]QRST_QPLLLOCK;
  input [1:0]QRST_DRP_DONE;
  input [7:0]QRST_CPLLLOCK;
  input pipe_mmcm_lock_in;
  input [1:0]DRP_RATE;
  input [7:0]QRST_QPLLRESET_IN;
  input [7:0]QRST_QPLLPD_IN;

  wire \<const0> ;
  wire \<const1> ;
  wire [1:0]DRP_RATE;
  wire I1;
  wire O1;
  wire QPLL_QPLLRESET0;
  wire [7:0]QRST_CPLLLOCK;
  wire [1:0]QRST_DRP_DONE;
  wire [9:0]QRST_FSM;
  wire [0:0]QRST_QPLLLOCK;
  wire [7:0]QRST_QPLLPD_IN;
  wire [7:0]QRST_QPLLRESET_IN;
  wire RATE_QPLLLOCK;
  wire [0:0]SR;
  wire [7:0]cplllock_reg1;
  wire [7:0]cplllock_reg2;
  wire [1:0]drp_done_reg1;
  wire [1:0]drp_done_reg2;
  wire mmcm_lock_reg1;
  wire mmcm_lock_reg2;
  wire \n_0_fsm[0]_i_1 ;
  wire \n_0_fsm[0]_i_2__17 ;
  wire \n_0_fsm[0]_i_3__17 ;
  wire \n_0_fsm[0]_i_4 ;
  wire \n_0_fsm[0]_i_5 ;
  wire \n_0_fsm[0]_i_6 ;
  wire \n_0_fsm[10]_i_1 ;
  wire \n_0_fsm[10]_i_2 ;
  wire \n_0_fsm[10]_i_3 ;
  wire \n_0_fsm[11]_i_1 ;
  wire \n_0_fsm[11]_i_10 ;
  wire \n_0_fsm[11]_i_11 ;
  wire \n_0_fsm[11]_i_12 ;
  wire \n_0_fsm[11]_i_2 ;
  wire \n_0_fsm[11]_i_3 ;
  wire \n_0_fsm[11]_i_4 ;
  wire \n_0_fsm[11]_i_5 ;
  wire \n_0_fsm[11]_i_6 ;
  wire \n_0_fsm[11]_i_7 ;
  wire \n_0_fsm[11]_i_8 ;
  wire \n_0_fsm[11]_i_9 ;
  wire \n_0_fsm[1]_i_1 ;
  wire \n_0_fsm[1]_i_2__17 ;
  wire \n_0_fsm[1]_i_3__17 ;
  wire \n_0_fsm[2]_i_1 ;
  wire \n_0_fsm[2]_i_2__15 ;
  wire \n_0_fsm[2]_i_3 ;
  wire \n_0_fsm[2]_i_4__7 ;
  wire \n_0_fsm[2]_i_5__7 ;
  wire \n_0_fsm[2]_i_6__7 ;
  wire \n_0_fsm[3]_i_1 ;
  wire \n_0_fsm[3]_i_2__7 ;
  wire \n_0_fsm[3]_i_3__7 ;
  wire \n_0_fsm[3]_i_4__7 ;
  wire \n_0_fsm[4]_i_1 ;
  wire \n_0_fsm[4]_i_2 ;
  wire \n_0_fsm[5]_i_1 ;
  wire \n_0_fsm[5]_i_2 ;
  wire \n_0_fsm[5]_i_3 ;
  wire \n_0_fsm[5]_i_4 ;
  wire \n_0_fsm[8]_i_1 ;
  wire \n_0_fsm[8]_i_2 ;
  wire \n_0_fsm[8]_i_3 ;
  wire \n_0_fsm[8]_i_4 ;
  wire \n_0_fsm[8]_i_5 ;
  wire \n_0_fsm[8]_i_6 ;
  wire \n_0_fsm[9]_i_1 ;
  wire \n_0_fsm[9]_i_2 ;
  wire \n_0_fsm[9]_i_3 ;
  wire n_0_pipe_qrst_idle_INST_0_i_1;
  wire n_0_pipe_qrst_idle_INST_0_i_2;
  wire n_0_pipe_qrst_idle_INST_0_i_3;
  wire n_0_pipe_qrst_idle_INST_0_i_4;
  wire n_0_qpllpd_i_1__7;
  wire n_0_qpllpd_i_2;
  wire n_0_qpllpd_i_3;
  wire n_0_qpllpd_i_4;
  wire n_0_qpllpd_i_5;
  wire n_0_qpllpd_i_6;
  wire n_0_qpllpd_i_7;
  wire n_0_qpllreset_i_1__7;
  wire n_0_qpllreset_i_2;
  wire n_0_qpllreset_i_3;
  wire n_0_qpllreset_i_4;
  wire n_0_qpllreset_i_5;
  wire n_0_qpllreset_i_6;
  wire n_0_qpllreset_i_7;
  wire pipe_mmcm_lock_in;
  wire pipe_pclk_in;
  wire [1:0]qplllock_reg1;
  wire [1:0]qplllock_reg2;
  wire qpllpd;
  wire [7:0]qpllpd_in_reg1;
  wire [7:0]qpllpd_in_reg2;
  wire [7:0]qpllreset_in_reg1;
  wire [7:0]qpllreset_in_reg2;
  wire qrst_drp_start;
  wire [1:0]rate_reg1;
  wire [1:0]rate_reg2;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
(* ASYNC_REG *) 
   FDSE \cplllock_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(QRST_CPLLLOCK[0]),
        .Q(cplllock_reg1[0]),
        .S(SR));
(* ASYNC_REG *) 
   FDSE \cplllock_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(QRST_CPLLLOCK[1]),
        .Q(cplllock_reg1[1]),
        .S(SR));
(* ASYNC_REG *) 
   FDSE \cplllock_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(QRST_CPLLLOCK[2]),
        .Q(cplllock_reg1[2]),
        .S(SR));
(* ASYNC_REG *) 
   FDSE \cplllock_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(QRST_CPLLLOCK[3]),
        .Q(cplllock_reg1[3]),
        .S(SR));
(* ASYNC_REG *) 
   FDSE \cplllock_reg1_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(QRST_CPLLLOCK[4]),
        .Q(cplllock_reg1[4]),
        .S(SR));
(* ASYNC_REG *) 
   FDSE \cplllock_reg1_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(QRST_CPLLLOCK[5]),
        .Q(cplllock_reg1[5]),
        .S(SR));
(* ASYNC_REG *) 
   FDSE \cplllock_reg1_reg[6] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(QRST_CPLLLOCK[6]),
        .Q(cplllock_reg1[6]),
        .S(SR));
(* ASYNC_REG *) 
   FDSE \cplllock_reg1_reg[7] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(QRST_CPLLLOCK[7]),
        .Q(cplllock_reg1[7]),
        .S(SR));
(* ASYNC_REG *) 
   FDSE \cplllock_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(cplllock_reg1[0]),
        .Q(cplllock_reg2[0]),
        .S(SR));
(* ASYNC_REG *) 
   FDSE \cplllock_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(cplllock_reg1[1]),
        .Q(cplllock_reg2[1]),
        .S(SR));
(* ASYNC_REG *) 
   FDSE \cplllock_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(cplllock_reg1[2]),
        .Q(cplllock_reg2[2]),
        .S(SR));
(* ASYNC_REG *) 
   FDSE \cplllock_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(cplllock_reg1[3]),
        .Q(cplllock_reg2[3]),
        .S(SR));
(* ASYNC_REG *) 
   FDSE \cplllock_reg2_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(cplllock_reg1[4]),
        .Q(cplllock_reg2[4]),
        .S(SR));
(* ASYNC_REG *) 
   FDSE \cplllock_reg2_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(cplllock_reg1[5]),
        .Q(cplllock_reg2[5]),
        .S(SR));
(* ASYNC_REG *) 
   FDSE \cplllock_reg2_reg[6] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(cplllock_reg1[6]),
        .Q(cplllock_reg2[6]),
        .S(SR));
(* ASYNC_REG *) 
   FDSE \cplllock_reg2_reg[7] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(cplllock_reg1[7]),
        .Q(cplllock_reg2[7]),
        .S(SR));
(* ASYNC_REG *) 
   FDRE \drp_done_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(QRST_DRP_DONE[0]),
        .Q(drp_done_reg1[0]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \drp_done_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(QRST_DRP_DONE[1]),
        .Q(drp_done_reg1[1]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \drp_done_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(drp_done_reg1[0]),
        .Q(drp_done_reg2[0]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \drp_done_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(drp_done_reg1[1]),
        .Q(drp_done_reg2[1]),
        .R(SR));
LUT6 #(
    .INIT(64'h101010FF10101000)) 
     \fsm[0]_i_1 
       (.I0(\n_0_fsm[0]_i_2__17 ),
        .I1(\n_0_fsm[11]_i_3 ),
        .I2(\n_0_fsm[11]_i_2 ),
        .I3(\n_0_fsm[0]_i_3__17 ),
        .I4(\n_0_fsm[0]_i_4 ),
        .I5(\n_0_fsm[2]_i_3 ),
        .O(\n_0_fsm[0]_i_1 ));
LUT6 #(
    .INIT(64'h0D0D000D000D0D0D)) 
     \fsm[0]_i_2__17 
       (.I0(\n_0_fsm[8]_i_2 ),
        .I1(\n_0_fsm[0]_i_5 ),
        .I2(\n_0_fsm[0]_i_6 ),
        .I3(\n_0_fsm[11]_i_9 ),
        .I4(QRST_FSM[9]),
        .I5(QRST_FSM[8]),
        .O(\n_0_fsm[0]_i_2__17 ));
LUT3 #(
    .INIT(8'hFE)) 
     \fsm[0]_i_3__17 
       (.I0(\n_0_fsm[8]_i_4 ),
        .I1(\n_0_fsm[5]_i_3 ),
        .I2(\n_0_fsm[11]_i_11 ),
        .O(\n_0_fsm[0]_i_3__17 ));
LUT3 #(
    .INIT(8'h40)) 
     \fsm[0]_i_4 
       (.I0(QRST_FSM[8]),
        .I1(QRST_FSM[9]),
        .I2(\n_0_fsm[11]_i_9 ),
        .O(\n_0_fsm[0]_i_4 ));
LUT2 #(
    .INIT(4'h7)) 
     \fsm[0]_i_5 
       (.I0(qplllock_reg2[0]),
        .I1(qplllock_reg2[1]),
        .O(\n_0_fsm[0]_i_5 ));
LUT6 #(
    .INIT(64'h0000000000000006)) 
     \fsm[0]_i_6 
       (.I0(QRST_FSM[3]),
        .I1(QRST_FSM[2]),
        .I2(\n_0_fsm[8]_i_6 ),
        .I3(QRST_FSM[7]),
        .I4(QRST_FSM[6]),
        .I5(n_0_pipe_qrst_idle_INST_0_i_1),
        .O(\n_0_fsm[0]_i_6 ));
LUT4 #(
    .INIT(16'h8000)) 
     \fsm[10]_i_1 
       (.I0(\n_0_fsm[10]_i_2 ),
        .I1(qplllock_reg2[0]),
        .I2(qplllock_reg2[1]),
        .I3(\n_0_fsm[11]_i_5 ),
        .O(\n_0_fsm[10]_i_1 ));
LUT4 #(
    .INIT(16'hFF08)) 
     \fsm[10]_i_2 
       (.I0(\n_0_fsm[10]_i_3 ),
        .I1(QRST_FSM[4]),
        .I2(QRST_FSM[1]),
        .I3(\n_0_fsm[5]_i_3 ),
        .O(\n_0_fsm[10]_i_2 ));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     \fsm[10]_i_3 
       (.I0(QRST_FSM[0]),
        .I1(QRST_FSM[5]),
        .I2(n_0_pipe_qrst_idle_INST_0_i_3),
        .I3(n_0_pipe_qrst_idle_INST_0_i_2),
        .I4(QRST_FSM[8]),
        .I5(QRST_FSM[9]),
        .O(\n_0_fsm[10]_i_3 ));
LUT4 #(
    .INIT(16'h0020)) 
     \fsm[11]_i_1 
       (.I0(\n_0_fsm[11]_i_2 ),
        .I1(\n_0_fsm[11]_i_3 ),
        .I2(\n_0_fsm[11]_i_4 ),
        .I3(\n_0_fsm[11]_i_5 ),
        .O(\n_0_fsm[11]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair262" *) 
   LUT5 #(
    .INIT(32'hFFFFFFFE)) 
     \fsm[11]_i_10 
       (.I0(QRST_FSM[8]),
        .I1(QRST_FSM[9]),
        .I2(QRST_FSM[6]),
        .I3(QRST_FSM[7]),
        .I4(\n_0_fsm[8]_i_6 ),
        .O(\n_0_fsm[11]_i_10 ));
LUT6 #(
    .INIT(64'h0000000000000004)) 
     \fsm[11]_i_11 
       (.I0(QRST_FSM[4]),
        .I1(QRST_FSM[1]),
        .I2(n_0_pipe_qrst_idle_INST_0_i_1),
        .I3(n_0_pipe_qrst_idle_INST_0_i_2),
        .I4(n_0_pipe_qrst_idle_INST_0_i_3),
        .I5(\n_0_fsm[5]_i_4 ),
        .O(\n_0_fsm[11]_i_11 ));
(* SOFT_HLUTNM = "soft_lutpair263" *) 
   LUT4 #(
    .INIT(16'hFFF8)) 
     \fsm[11]_i_12 
       (.I0(QRST_FSM[3]),
        .I1(QRST_FSM[2]),
        .I2(QRST_FSM[5]),
        .I3(QRST_FSM[4]),
        .O(\n_0_fsm[11]_i_12 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFEE9)) 
     \fsm[11]_i_2 
       (.I0(n_0_pipe_qrst_idle_INST_0_i_3),
        .I1(QRST_FSM[1]),
        .I2(QRST_FSM[4]),
        .I3(QRST_FSM[0]),
        .I4(QRST_FSM[5]),
        .I5(\n_0_fsm[11]_i_6 ),
        .O(\n_0_fsm[11]_i_2 ));
LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
     \fsm[11]_i_3 
       (.I0(\n_0_fsm[11]_i_7 ),
        .I1(\n_0_fsm[11]_i_8 ),
        .I2(QRST_FSM[1]),
        .I3(QRST_FSM[0]),
        .I4(QRST_FSM[7]),
        .I5(QRST_FSM[6]),
        .O(\n_0_fsm[11]_i_3 ));
LUT6 #(
    .INIT(64'h606060FF60FF6060)) 
     \fsm[11]_i_4 
       (.I0(QRST_FSM[8]),
        .I1(QRST_FSM[9]),
        .I2(\n_0_fsm[11]_i_9 ),
        .I3(\n_0_fsm[11]_i_10 ),
        .I4(QRST_FSM[2]),
        .I5(QRST_FSM[3]),
        .O(\n_0_fsm[11]_i_4 ));
LUT6 #(
    .INIT(64'hFEFEFEFEFFFEFEFE)) 
     \fsm[11]_i_5 
       (.I0(\n_0_fsm[11]_i_11 ),
        .I1(\n_0_fsm[5]_i_3 ),
        .I2(\n_0_fsm[8]_i_4 ),
        .I3(\n_0_fsm[11]_i_9 ),
        .I4(QRST_FSM[9]),
        .I5(QRST_FSM[8]),
        .O(\n_0_fsm[11]_i_5 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF8)) 
     \fsm[11]_i_6 
       (.I0(QRST_FSM[3]),
        .I1(QRST_FSM[2]),
        .I2(QRST_FSM[8]),
        .I3(QRST_FSM[9]),
        .I4(QRST_FSM[6]),
        .I5(QRST_FSM[7]),
        .O(\n_0_fsm[11]_i_6 ));
LUT6 #(
    .INIT(64'hFEFEFEFEFEFEFEE1)) 
     \fsm[11]_i_7 
       (.I0(QRST_FSM[1]),
        .I1(QRST_FSM[0]),
        .I2(n_0_pipe_qrst_idle_INST_0_i_3),
        .I3(QRST_FSM[7]),
        .I4(QRST_FSM[6]),
        .I5(n_0_pipe_qrst_idle_INST_0_i_1),
        .O(\n_0_fsm[11]_i_7 ));
LUT5 #(
    .INIT(32'hFFFFFEE0)) 
     \fsm[11]_i_8 
       (.I0(QRST_FSM[7]),
        .I1(QRST_FSM[6]),
        .I2(QRST_FSM[9]),
        .I3(QRST_FSM[8]),
        .I4(\n_0_fsm[11]_i_12 ),
        .O(\n_0_fsm[11]_i_8 ));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     \fsm[11]_i_9 
       (.I0(n_0_pipe_qrst_idle_INST_0_i_3),
        .I1(n_0_pipe_qrst_idle_INST_0_i_2),
        .I2(QRST_FSM[0]),
        .I3(QRST_FSM[5]),
        .I4(QRST_FSM[1]),
        .I5(QRST_FSM[4]),
        .O(\n_0_fsm[11]_i_9 ));
LUT5 #(
    .INIT(32'hF8888888)) 
     \fsm[1]_i_1 
       (.I0(\n_0_fsm[11]_i_3 ),
        .I1(\n_0_fsm[11]_i_2 ),
        .I2(\n_0_fsm[11]_i_5 ),
        .I3(\n_0_fsm[1]_i_2__17 ),
        .I4(\n_0_fsm[2]_i_3 ),
        .O(\n_0_fsm[1]_i_1 ));
LUT5 #(
    .INIT(32'hFFFFFFFE)) 
     \fsm[1]_i_2__17 
       (.I0(qplllock_reg2[1]),
        .I1(qplllock_reg2[0]),
        .I2(\n_0_fsm[1]_i_3__17 ),
        .I3(cplllock_reg2[2]),
        .I4(cplllock_reg2[7]),
        .O(\n_0_fsm[1]_i_2__17 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     \fsm[1]_i_3__17 
       (.I0(cplllock_reg2[1]),
        .I1(cplllock_reg2[3]),
        .I2(cplllock_reg2[6]),
        .I3(cplllock_reg2[5]),
        .I4(cplllock_reg2[4]),
        .I5(cplllock_reg2[0]),
        .O(\n_0_fsm[1]_i_3__17 ));
LUT5 #(
    .INIT(32'hF0008888)) 
     \fsm[2]_i_1 
       (.I0(\n_0_fsm[2]_i_2__15 ),
        .I1(\n_0_fsm[4]_i_2 ),
        .I2(\n_0_fsm[2]_i_3 ),
        .I3(\n_0_fsm[2]_i_4__7 ),
        .I4(\n_0_fsm[11]_i_5 ),
        .O(\n_0_fsm[2]_i_1 ));
LUT4 #(
    .INIT(16'hFF7F)) 
     \fsm[2]_i_2__15 
       (.I0(cplllock_reg2[2]),
        .I1(cplllock_reg2[3]),
        .I2(cplllock_reg2[7]),
        .I3(\n_0_fsm[2]_i_5__7 ),
        .O(\n_0_fsm[2]_i_2__15 ));
LUT2 #(
    .INIT(4'hE)) 
     \fsm[2]_i_3 
       (.I0(\n_0_fsm[11]_i_11 ),
        .I1(O1),
        .O(\n_0_fsm[2]_i_3 ));
LUT5 #(
    .INIT(32'h00000002)) 
     \fsm[2]_i_4__7 
       (.I0(\n_0_fsm[2]_i_6__7 ),
        .I1(cplllock_reg2[3]),
        .I2(cplllock_reg2[1]),
        .I3(qplllock_reg2[1]),
        .I4(qplllock_reg2[0]),
        .O(\n_0_fsm[2]_i_4__7 ));
LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
     \fsm[2]_i_5__7 
       (.I0(cplllock_reg2[1]),
        .I1(mmcm_lock_reg2),
        .I2(cplllock_reg2[0]),
        .I3(cplllock_reg2[6]),
        .I4(cplllock_reg2[5]),
        .I5(cplllock_reg2[4]),
        .O(\n_0_fsm[2]_i_5__7 ));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     \fsm[2]_i_6__7 
       (.I0(cplllock_reg2[2]),
        .I1(cplllock_reg2[7]),
        .I2(cplllock_reg2[4]),
        .I3(cplllock_reg2[5]),
        .I4(cplllock_reg2[0]),
        .I5(cplllock_reg2[6]),
        .O(\n_0_fsm[2]_i_6__7 ));
LUT6 #(
    .INIT(64'hFFFF444000000000)) 
     \fsm[3]_i_1 
       (.I0(QRST_FSM[2]),
        .I1(QRST_FSM[3]),
        .I2(drp_done_reg2[1]),
        .I3(drp_done_reg2[0]),
        .I4(\n_0_fsm[3]_i_2__7 ),
        .I5(\n_0_fsm[3]_i_3__7 ),
        .O(\n_0_fsm[3]_i_1 ));
LUT6 #(
    .INIT(64'h4000000000000000)) 
     \fsm[3]_i_2__7 
       (.I0(QRST_FSM[3]),
        .I1(cplllock_reg2[7]),
        .I2(mmcm_lock_reg2),
        .I3(cplllock_reg2[1]),
        .I4(QRST_FSM[2]),
        .I5(\n_0_fsm[3]_i_4__7 ),
        .O(\n_0_fsm[3]_i_2__7 ));
(* SOFT_HLUTNM = "soft_lutpair262" *) 
   LUT5 #(
    .INIT(32'h00000001)) 
     \fsm[3]_i_3__7 
       (.I0(\n_0_fsm[8]_i_6 ),
        .I1(QRST_FSM[7]),
        .I2(QRST_FSM[6]),
        .I3(QRST_FSM[9]),
        .I4(QRST_FSM[8]),
        .O(\n_0_fsm[3]_i_3__7 ));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \fsm[3]_i_4__7 
       (.I0(cplllock_reg2[0]),
        .I1(cplllock_reg2[3]),
        .I2(cplllock_reg2[4]),
        .I3(cplllock_reg2[5]),
        .I4(cplllock_reg2[6]),
        .I5(cplllock_reg2[2]),
        .O(\n_0_fsm[3]_i_4__7 ));
LUT5 #(
    .INIT(32'h022E0222)) 
     \fsm[4]_i_1 
       (.I0(\n_0_fsm[10]_i_2 ),
        .I1(\n_0_fsm[11]_i_5 ),
        .I2(drp_done_reg2[1]),
        .I3(drp_done_reg2[0]),
        .I4(\n_0_fsm[4]_i_2 ),
        .O(\n_0_fsm[4]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair264" *) 
   LUT3 #(
    .INIT(8'h28)) 
     \fsm[4]_i_2 
       (.I0(\n_0_fsm[3]_i_3__7 ),
        .I1(QRST_FSM[3]),
        .I2(QRST_FSM[2]),
        .O(\n_0_fsm[4]_i_2 ));
LUT6 #(
    .INIT(64'h80FFFFFF80808080)) 
     \fsm[5]_i_1 
       (.I0(drp_done_reg2[0]),
        .I1(drp_done_reg2[1]),
        .I2(\n_0_fsm[5]_i_2 ),
        .I3(qplllock_reg2[0]),
        .I4(qplllock_reg2[1]),
        .I5(\n_0_fsm[5]_i_3 ),
        .O(\n_0_fsm[5]_i_1 ));
LUT6 #(
    .INIT(64'h0000000000000004)) 
     \fsm[5]_i_2 
       (.I0(QRST_FSM[1]),
        .I1(QRST_FSM[4]),
        .I2(n_0_pipe_qrst_idle_INST_0_i_1),
        .I3(n_0_pipe_qrst_idle_INST_0_i_2),
        .I4(n_0_pipe_qrst_idle_INST_0_i_3),
        .I5(\n_0_fsm[5]_i_4 ),
        .O(\n_0_fsm[5]_i_2 ));
LUT6 #(
    .INIT(64'h0000000000000004)) 
     \fsm[5]_i_3 
       (.I0(QRST_FSM[0]),
        .I1(QRST_FSM[5]),
        .I2(n_0_pipe_qrst_idle_INST_0_i_1),
        .I3(n_0_pipe_qrst_idle_INST_0_i_2),
        .I4(n_0_pipe_qrst_idle_INST_0_i_3),
        .I5(n_0_pipe_qrst_idle_INST_0_i_4),
        .O(\n_0_fsm[5]_i_3 ));
LUT2 #(
    .INIT(4'hE)) 
     \fsm[5]_i_4 
       (.I0(QRST_FSM[0]),
        .I1(QRST_FSM[5]),
        .O(\n_0_fsm[5]_i_4 ));
LUT6 #(
    .INIT(64'h0000000000080000)) 
     \fsm[8]_i_1 
       (.I0(\n_0_fsm[8]_i_2 ),
        .I1(\n_0_fsm[11]_i_2 ),
        .I2(\n_0_fsm[8]_i_3 ),
        .I3(\n_0_fsm[8]_i_4 ),
        .I4(\n_0_fsm[8]_i_5 ),
        .I5(\n_0_fsm[11]_i_3 ),
        .O(\n_0_fsm[8]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFEEF)) 
     \fsm[8]_i_2 
       (.I0(\n_0_fsm[8]_i_6 ),
        .I1(n_0_pipe_qrst_idle_INST_0_i_2),
        .I2(QRST_FSM[2]),
        .I3(QRST_FSM[3]),
        .I4(QRST_FSM[8]),
        .I5(QRST_FSM[9]),
        .O(\n_0_fsm[8]_i_2 ));
LUT2 #(
    .INIT(4'hE)) 
     \fsm[8]_i_3 
       (.I0(\n_0_fsm[11]_i_11 ),
        .I1(\n_0_fsm[5]_i_3 ),
        .O(\n_0_fsm[8]_i_3 ));
LUT6 #(
    .INIT(64'h0000000000010004)) 
     \fsm[8]_i_4 
       (.I0(\n_0_fsm[8]_i_6 ),
        .I1(QRST_FSM[7]),
        .I2(QRST_FSM[6]),
        .I3(n_0_pipe_qrst_idle_INST_0_i_1),
        .I4(QRST_FSM[3]),
        .I5(QRST_FSM[2]),
        .O(\n_0_fsm[8]_i_4 ));
LUT5 #(
    .INIT(32'hEEEE0EEE)) 
     \fsm[8]_i_5 
       (.I0(qplllock_reg2[1]),
        .I1(qplllock_reg2[0]),
        .I2(\n_0_fsm[11]_i_9 ),
        .I3(QRST_FSM[9]),
        .I4(QRST_FSM[8]),
        .O(\n_0_fsm[8]_i_5 ));
LUT4 #(
    .INIT(16'hFFFE)) 
     \fsm[8]_i_6 
       (.I0(QRST_FSM[5]),
        .I1(QRST_FSM[0]),
        .I2(QRST_FSM[4]),
        .I3(QRST_FSM[1]),
        .O(\n_0_fsm[8]_i_6 ));
LUT3 #(
    .INIT(8'h20)) 
     \fsm[9]_i_1 
       (.I0(\n_0_fsm[11]_i_2 ),
        .I1(\n_0_fsm[11]_i_3 ),
        .I2(\n_0_fsm[9]_i_2 ),
        .O(\n_0_fsm[9]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFF3F3F3F02)) 
     \fsm[9]_i_2 
       (.I0(\n_0_fsm[8]_i_2 ),
        .I1(qplllock_reg2[1]),
        .I2(qplllock_reg2[0]),
        .I3(\n_0_fsm[11]_i_11 ),
        .I4(\n_0_fsm[5]_i_3 ),
        .I5(\n_0_fsm[9]_i_3 ),
        .O(\n_0_fsm[9]_i_2 ));
LUT6 #(
    .INIT(64'h0000000000040000)) 
     \fsm[9]_i_3 
       (.I0(\n_0_fsm[8]_i_6 ),
        .I1(\n_0_fsm[0]_i_5 ),
        .I2(n_0_pipe_qrst_idle_INST_0_i_1),
        .I3(n_0_pipe_qrst_idle_INST_0_i_3),
        .I4(QRST_FSM[7]),
        .I5(QRST_FSM[6]),
        .O(\n_0_fsm[9]_i_3 ));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_fsm[0]_i_1 ),
        .Q(QRST_FSM[0]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[10] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_fsm[10]_i_1 ),
        .Q(QRST_FSM[8]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[11] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_fsm[11]_i_1 ),
        .Q(QRST_FSM[9]),
        .R(SR));
FDSE #(
    .INIT(1'b1)) 
     \fsm_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_fsm[1]_i_1 ),
        .Q(QRST_FSM[1]),
        .S(SR));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_fsm[2]_i_1 ),
        .Q(QRST_FSM[2]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_fsm[3]_i_1 ),
        .Q(QRST_FSM[3]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_fsm[4]_i_1 ),
        .Q(QRST_FSM[4]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_fsm[5]_i_1 ),
        .Q(QRST_FSM[5]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[8] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_fsm[8]_i_1 ),
        .Q(QRST_FSM[6]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \fsm_reg[9] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_fsm[9]_i_1 ),
        .Q(QRST_FSM[7]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE mmcm_lock_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(pipe_mmcm_lock_in),
        .Q(mmcm_lock_reg1),
        .R(SR));
(* ASYNC_REG *) 
   FDRE mmcm_lock_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(mmcm_lock_reg1),
        .Q(mmcm_lock_reg2),
        .R(SR));
LUT6 #(
    .INIT(64'h0000000000000004)) 
     pipe_qrst_idle_INST_0
       (.I0(QRST_FSM[5]),
        .I1(QRST_FSM[0]),
        .I2(n_0_pipe_qrst_idle_INST_0_i_1),
        .I3(n_0_pipe_qrst_idle_INST_0_i_2),
        .I4(n_0_pipe_qrst_idle_INST_0_i_3),
        .I5(n_0_pipe_qrst_idle_INST_0_i_4),
        .O(O1));
LUT2 #(
    .INIT(4'hE)) 
     pipe_qrst_idle_INST_0_i_1
       (.I0(QRST_FSM[8]),
        .I1(QRST_FSM[9]),
        .O(n_0_pipe_qrst_idle_INST_0_i_1));
LUT2 #(
    .INIT(4'hE)) 
     pipe_qrst_idle_INST_0_i_2
       (.I0(QRST_FSM[6]),
        .I1(QRST_FSM[7]),
        .O(n_0_pipe_qrst_idle_INST_0_i_2));
LUT2 #(
    .INIT(4'hE)) 
     pipe_qrst_idle_INST_0_i_3
       (.I0(QRST_FSM[2]),
        .I1(QRST_FSM[3]),
        .O(n_0_pipe_qrst_idle_INST_0_i_3));
LUT2 #(
    .INIT(4'hE)) 
     pipe_qrst_idle_INST_0_i_4
       (.I0(QRST_FSM[1]),
        .I1(QRST_FSM[4]),
        .O(n_0_pipe_qrst_idle_INST_0_i_4));
(* ASYNC_REG *) 
   FDRE \qplllock_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(QRST_QPLLLOCK),
        .Q(qplllock_reg1[0]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \qplllock_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(RATE_QPLLLOCK),
        .Q(qplllock_reg1[1]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \qplllock_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(qplllock_reg1[0]),
        .Q(qplllock_reg2[0]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \qplllock_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(qplllock_reg1[1]),
        .Q(qplllock_reg2[1]),
        .R(SR));
LUT5 #(
    .INIT(32'hAAA80008)) 
     qpllpd_i_1__7
       (.I0(I1),
        .I1(qpllpd),
        .I2(n_0_qpllpd_i_2),
        .I3(n_0_qpllpd_i_3),
        .I4(n_0_qpllpd_i_4),
        .O(n_0_qpllpd_i_1__7));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF8)) 
     qpllpd_i_2
       (.I0(QRST_FSM[2]),
        .I1(QRST_FSM[3]),
        .I2(n_0_qpllpd_i_5),
        .I3(QRST_FSM[0]),
        .I4(QRST_FSM[9]),
        .I5(n_0_pipe_qrst_idle_INST_0_i_2),
        .O(n_0_qpllpd_i_2));
LUT6 #(
    .INIT(64'hFFFFFFFEFFFE0001)) 
     qpllpd_i_3
       (.I0(QRST_FSM[3]),
        .I1(QRST_FSM[2]),
        .I2(QRST_FSM[4]),
        .I3(QRST_FSM[1]),
        .I4(QRST_FSM[5]),
        .I5(QRST_FSM[8]),
        .O(n_0_qpllpd_i_3));
LUT6 #(
    .INIT(64'hFFFF800080008000)) 
     qpllpd_i_4
       (.I0(qpllpd_in_reg2[7]),
        .I1(qpllpd_in_reg2[6]),
        .I2(n_0_qpllpd_i_6),
        .I3(O1),
        .I4(\n_0_fsm[11]_i_9 ),
        .I5(n_0_qpllpd_i_7),
        .O(n_0_qpllpd_i_4));
(* SOFT_HLUTNM = "soft_lutpair263" *) 
   LUT4 #(
    .INIT(16'hFEE0)) 
     qpllpd_i_5
       (.I0(QRST_FSM[2]),
        .I1(QRST_FSM[3]),
        .I2(QRST_FSM[4]),
        .I3(QRST_FSM[1]),
        .O(n_0_qpllpd_i_5));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     qpllpd_i_6
       (.I0(qpllpd_in_reg2[0]),
        .I1(qpllpd_in_reg2[3]),
        .I2(qpllpd_in_reg2[2]),
        .I3(qpllpd_in_reg2[5]),
        .I4(qpllpd_in_reg2[1]),
        .I5(qpllpd_in_reg2[4]),
        .O(n_0_qpllpd_i_6));
LUT4 #(
    .INIT(16'h4404)) 
     qpllpd_i_7
       (.I0(QRST_FSM[8]),
        .I1(QRST_FSM[9]),
        .I2(rate_reg2[1]),
        .I3(rate_reg2[0]),
        .O(n_0_qpllpd_i_7));
(* ASYNC_REG *) 
   FDRE \qpllpd_in_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(QRST_QPLLPD_IN[0]),
        .Q(qpllpd_in_reg1[0]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \qpllpd_in_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(QRST_QPLLPD_IN[1]),
        .Q(qpllpd_in_reg1[1]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \qpllpd_in_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(QRST_QPLLPD_IN[2]),
        .Q(qpllpd_in_reg1[2]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \qpllpd_in_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(QRST_QPLLPD_IN[3]),
        .Q(qpllpd_in_reg1[3]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \qpllpd_in_reg1_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(QRST_QPLLPD_IN[4]),
        .Q(qpllpd_in_reg1[4]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \qpllpd_in_reg1_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(QRST_QPLLPD_IN[5]),
        .Q(qpllpd_in_reg1[5]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \qpllpd_in_reg1_reg[6] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(QRST_QPLLPD_IN[6]),
        .Q(qpllpd_in_reg1[6]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \qpllpd_in_reg1_reg[7] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(QRST_QPLLPD_IN[7]),
        .Q(qpllpd_in_reg1[7]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \qpllpd_in_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(qpllpd_in_reg1[0]),
        .Q(qpllpd_in_reg2[0]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \qpllpd_in_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(qpllpd_in_reg1[1]),
        .Q(qpllpd_in_reg2[1]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \qpllpd_in_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(qpllpd_in_reg1[2]),
        .Q(qpllpd_in_reg2[2]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \qpllpd_in_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(qpllpd_in_reg1[3]),
        .Q(qpllpd_in_reg2[3]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \qpllpd_in_reg2_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(qpllpd_in_reg1[4]),
        .Q(qpllpd_in_reg2[4]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \qpllpd_in_reg2_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(qpllpd_in_reg1[5]),
        .Q(qpllpd_in_reg2[5]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \qpllpd_in_reg2_reg[6] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(qpllpd_in_reg1[6]),
        .Q(qpllpd_in_reg2[6]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \qpllpd_in_reg2_reg[7] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(qpllpd_in_reg1[7]),
        .Q(qpllpd_in_reg2[7]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     qpllpd_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_qpllpd_i_1__7),
        .Q(qpllpd),
        .R(\<const0> ));
LUT6 #(
    .INIT(64'hFEFEFE02FFFFFFFF)) 
     qpllreset_i_1__7
       (.I0(QPLL_QPLLRESET0),
        .I1(n_0_qpllreset_i_2),
        .I2(n_0_qpllreset_i_3),
        .I3(n_0_qpllreset_i_4),
        .I4(n_0_qpllreset_i_5),
        .I5(I1),
        .O(n_0_qpllreset_i_1__7));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFAAA9)) 
     qpllreset_i_2
       (.I0(QRST_FSM[9]),
        .I1(n_0_pipe_qrst_idle_INST_0_i_3),
        .I2(QRST_FSM[4]),
        .I3(QRST_FSM[1]),
        .I4(QRST_FSM[8]),
        .I5(n_0_pipe_qrst_idle_INST_0_i_2),
        .O(n_0_qpllreset_i_2));
LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFEEE)) 
     qpllreset_i_3
       (.I0(QRST_FSM[0]),
        .I1(QRST_FSM[5]),
        .I2(QRST_FSM[1]),
        .I3(QRST_FSM[4]),
        .I4(QRST_FSM[3]),
        .I5(QRST_FSM[2]),
        .O(n_0_qpllreset_i_3));
LUT6 #(
    .INIT(64'hFFFFFFFF20200020)) 
     qpllreset_i_4
       (.I0(\n_0_fsm[11]_i_9 ),
        .I1(QRST_FSM[9]),
        .I2(QRST_FSM[8]),
        .I3(rate_reg2[1]),
        .I4(rate_reg2[0]),
        .I5(n_0_qpllreset_i_6),
        .O(n_0_qpllreset_i_4));
LUT4 #(
    .INIT(16'h8000)) 
     qpllreset_i_5
       (.I0(O1),
        .I1(n_0_qpllreset_i_7),
        .I2(qpllreset_in_reg2[6]),
        .I3(qpllreset_in_reg2[7]),
        .O(n_0_qpllreset_i_5));
LUT6 #(
    .INIT(64'h0000000000010000)) 
     qpllreset_i_6
       (.I0(\n_0_fsm[8]_i_6 ),
        .I1(n_0_pipe_qrst_idle_INST_0_i_3),
        .I2(QRST_FSM[8]),
        .I3(QRST_FSM[9]),
        .I4(QRST_FSM[6]),
        .I5(QRST_FSM[7]),
        .O(n_0_qpllreset_i_6));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     qpllreset_i_7
       (.I0(qpllreset_in_reg2[0]),
        .I1(qpllreset_in_reg2[3]),
        .I2(qpllreset_in_reg2[2]),
        .I3(qpllreset_in_reg2[5]),
        .I4(qpllreset_in_reg2[1]),
        .I5(qpllreset_in_reg2[4]),
        .O(n_0_qpllreset_i_7));
(* ASYNC_REG *) 
   FDSE \qpllreset_in_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(QRST_QPLLRESET_IN[0]),
        .Q(qpllreset_in_reg1[0]),
        .S(SR));
(* ASYNC_REG *) 
   FDSE \qpllreset_in_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(QRST_QPLLRESET_IN[1]),
        .Q(qpllreset_in_reg1[1]),
        .S(SR));
(* ASYNC_REG *) 
   FDSE \qpllreset_in_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(QRST_QPLLRESET_IN[2]),
        .Q(qpllreset_in_reg1[2]),
        .S(SR));
(* ASYNC_REG *) 
   FDSE \qpllreset_in_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(QRST_QPLLRESET_IN[3]),
        .Q(qpllreset_in_reg1[3]),
        .S(SR));
(* ASYNC_REG *) 
   FDSE \qpllreset_in_reg1_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(QRST_QPLLRESET_IN[4]),
        .Q(qpllreset_in_reg1[4]),
        .S(SR));
(* ASYNC_REG *) 
   FDSE \qpllreset_in_reg1_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(QRST_QPLLRESET_IN[5]),
        .Q(qpllreset_in_reg1[5]),
        .S(SR));
(* ASYNC_REG *) 
   FDSE \qpllreset_in_reg1_reg[6] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(QRST_QPLLRESET_IN[6]),
        .Q(qpllreset_in_reg1[6]),
        .S(SR));
(* ASYNC_REG *) 
   FDSE \qpllreset_in_reg1_reg[7] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(QRST_QPLLRESET_IN[7]),
        .Q(qpllreset_in_reg1[7]),
        .S(SR));
(* ASYNC_REG *) 
   FDSE \qpllreset_in_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(qpllreset_in_reg1[0]),
        .Q(qpllreset_in_reg2[0]),
        .S(SR));
(* ASYNC_REG *) 
   FDSE \qpllreset_in_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(qpllreset_in_reg1[1]),
        .Q(qpllreset_in_reg2[1]),
        .S(SR));
(* ASYNC_REG *) 
   FDSE \qpllreset_in_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(qpllreset_in_reg1[2]),
        .Q(qpllreset_in_reg2[2]),
        .S(SR));
(* ASYNC_REG *) 
   FDSE \qpllreset_in_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(qpllreset_in_reg1[3]),
        .Q(qpllreset_in_reg2[3]),
        .S(SR));
(* ASYNC_REG *) 
   FDSE \qpllreset_in_reg2_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(qpllreset_in_reg1[4]),
        .Q(qpllreset_in_reg2[4]),
        .S(SR));
(* ASYNC_REG *) 
   FDSE \qpllreset_in_reg2_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(qpllreset_in_reg1[5]),
        .Q(qpllreset_in_reg2[5]),
        .S(SR));
(* ASYNC_REG *) 
   FDSE \qpllreset_in_reg2_reg[6] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(qpllreset_in_reg1[6]),
        .Q(qpllreset_in_reg2[6]),
        .S(SR));
(* ASYNC_REG *) 
   FDSE \qpllreset_in_reg2_reg[7] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(qpllreset_in_reg1[7]),
        .Q(qpllreset_in_reg2[7]),
        .S(SR));
FDRE #(
    .INIT(1'b1)) 
     qpllreset_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_qpllreset_i_1__7),
        .Q(QPLL_QPLLRESET0),
        .R(\<const0> ));
(* ASYNC_REG *) 
   FDRE \rate_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(DRP_RATE[0]),
        .Q(rate_reg1[0]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \rate_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(DRP_RATE[1]),
        .Q(rate_reg1[1]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \rate_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rate_reg1[0]),
        .Q(rate_reg2[0]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE \rate_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rate_reg1[1]),
        .Q(rate_reg2[1]),
        .R(SR));
(* SOFT_HLUTNM = "soft_lutpair264" *) 
   LUT3 #(
    .INIT(8'h40)) 
     start_reg1_i_1
       (.I0(QRST_FSM[2]),
        .I1(QRST_FSM[3]),
        .I2(\n_0_fsm[3]_i_3__7 ),
        .O(qrst_drp_start));
endmodule

module vc709_pcie_x8_gen3vc709_pcie_x8_gen3_qpll_wrapper
   (DRP_RDY,
    DRP_QPLLLOCK,
    O1,
    O2,
    DRP_DO,
    pipe_dclk_in,
    qpll_drp_en,
    qpll_drp_we,
    sys_clk,
    qpllpd,
    QPLL_QPLLRESET0,
    DRP_DI,
    DRP_ADDR);
  output DRP_RDY;
  output DRP_QPLLLOCK;
  output O1;
  output O2;
  output [15:0]DRP_DO;
  input pipe_dclk_in;
  input qpll_drp_en;
  input qpll_drp_we;
  input sys_clk;
  input qpllpd;
  input QPLL_QPLLRESET0;
  input [15:0]DRP_DI;
  input [6:0]DRP_ADDR;

  wire \<const0> ;
  wire \<const1> ;
  wire [6:0]DRP_ADDR;
  wire [15:0]DRP_DI;
  wire [15:0]DRP_DO;
  wire DRP_QPLLLOCK;
  wire DRP_RDY;
  wire O1;
  wire O2;
  wire QPLL_QPLLRESET0;
  wire pipe_dclk_in;
  wire qpll_drp_en;
  wire qpll_drp_we;
  wire qpllpd;
  wire sys_clk;
  wire \NLW_gth_common.gthe2_common_i_QPLLFBCLKLOST_UNCONNECTED ;
  wire \NLW_gth_common.gthe2_common_i_QPLLREFCLKLOST_UNCONNECTED ;
  wire \NLW_gth_common.gthe2_common_i_REFCLKOUTMONITOR_UNCONNECTED ;
  wire [15:0]\NLW_gth_common.gthe2_common_i_PMARSVDOUT_UNCONNECTED ;
  wire [7:0]\NLW_gth_common.gthe2_common_i_QPLLDMONITOR_UNCONNECTED ;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
(* BOX_TYPE = "PRIMITIVE" *) 
   GTHE2_COMMON #(
    .BIAS_CFG(64'h0000040000001050),
    .COMMON_CFG(32'h0000001C),
    .IS_DRPCLK_INVERTED(1'b0),
    .IS_GTGREFCLK_INVERTED(1'b0),
    .IS_QPLLLOCKDETCLK_INVERTED(1'b0),
    .QPLL_CFG(27'h04801C7),
    .QPLL_CLKOUT_CFG(4'b1111),
    .QPLL_COARSE_FREQ_OVRD(6'b010000),
    .QPLL_COARSE_FREQ_OVRD_EN(1'b0),
    .QPLL_CP(10'b0011111111),
    .QPLL_CP_MONITOR_EN(1'b0),
    .QPLL_DMONITOR_SEL(1'b0),
    .QPLL_FBDIV(10'b0100100000),
    .QPLL_FBDIV_MONITOR_EN(1'b0),
    .QPLL_FBDIV_RATIO(1'b1),
    .QPLL_INIT_CFG(24'h000006),
    .QPLL_LOCK_CFG(16'h05E8),
    .QPLL_LPF(4'b1101),
    .QPLL_REFCLK_DIV(1),
    .QPLL_RP_COMP(1'b0),
    .QPLL_VTRL_RESET(2'b00),
    .RCAL_CFG(2'b00),
    .RSVD_ATTR0(16'h0000),
    .RSVD_ATTR1(16'h0000),
    .SIM_QPLLREFCLK_SEL(3'b001),
    .SIM_RESET_SPEEDUP("FALSE"),
    .SIM_VERSION("2.0")) 
     \gth_common.gthe2_common_i 
       (.BGBYPASSB(\<const1> ),
        .BGMONITORENB(\<const1> ),
        .BGPDB(\<const1> ),
        .BGRCALOVRD({\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .BGRCALOVRDENB(\<const1> ),
        .DRPADDR({DRP_ADDR[6],\<const0> ,DRP_ADDR[5:0]}),
        .DRPCLK(pipe_dclk_in),
        .DRPDI(DRP_DI),
        .DRPDO(DRP_DO),
        .DRPEN(qpll_drp_en),
        .DRPRDY(DRP_RDY),
        .DRPWE(qpll_drp_we),
        .GTGREFCLK(\<const0> ),
        .GTNORTHREFCLK0(\<const0> ),
        .GTNORTHREFCLK1(\<const0> ),
        .GTREFCLK0(sys_clk),
        .GTREFCLK1(\<const0> ),
        .GTSOUTHREFCLK0(\<const0> ),
        .GTSOUTHREFCLK1(\<const0> ),
        .PMARSVD({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .PMARSVDOUT(\NLW_gth_common.gthe2_common_i_PMARSVDOUT_UNCONNECTED [15:0]),
        .QPLLDMONITOR(\NLW_gth_common.gthe2_common_i_QPLLDMONITOR_UNCONNECTED [7:0]),
        .QPLLFBCLKLOST(\NLW_gth_common.gthe2_common_i_QPLLFBCLKLOST_UNCONNECTED ),
        .QPLLLOCK(DRP_QPLLLOCK),
        .QPLLLOCKDETCLK(\<const0> ),
        .QPLLLOCKEN(\<const1> ),
        .QPLLOUTCLK(O1),
        .QPLLOUTREFCLK(O2),
        .QPLLOUTRESET(\<const0> ),
        .QPLLPD(qpllpd),
        .QPLLREFCLKLOST(\NLW_gth_common.gthe2_common_i_QPLLREFCLKLOST_UNCONNECTED ),
        .QPLLREFCLKSEL({\<const0> ,\<const0> ,\<const1> }),
        .QPLLRESET(QPLL_QPLLRESET0),
        .QPLLRSVD1({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .QPLLRSVD2({\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .RCALENB(\<const1> ),
        .REFCLKOUTMONITOR(\NLW_gth_common.gthe2_common_i_REFCLKOUTMONITOR_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "vc709_pcie_x8_gen3_qpll_wrapper" *) 
module vc709_pcie_x8_gen3vc709_pcie_x8_gen3_qpll_wrapper_48
   (DRP_RDY,
    RATE_QPLLLOCK,
    O1,
    O2,
    DRP_DO,
    pipe_dclk_in,
    qpll_drp_en,
    qpll_drp_we,
    sys_clk,
    qpllpd,
    QPLL_QPLLRESET0,
    DRP_DI,
    DRP_ADDR);
  output DRP_RDY;
  output RATE_QPLLLOCK;
  output O1;
  output O2;
  output [15:0]DRP_DO;
  input pipe_dclk_in;
  input qpll_drp_en;
  input qpll_drp_we;
  input sys_clk;
  input qpllpd;
  input QPLL_QPLLRESET0;
  input [15:0]DRP_DI;
  input [6:0]DRP_ADDR;

  wire \<const0> ;
  wire \<const1> ;
  wire [6:0]DRP_ADDR;
  wire [15:0]DRP_DI;
  wire [15:0]DRP_DO;
  wire DRP_RDY;
  wire O1;
  wire O2;
  wire QPLL_QPLLRESET0;
  wire RATE_QPLLLOCK;
  wire pipe_dclk_in;
  wire qpll_drp_en;
  wire qpll_drp_we;
  wire qpllpd;
  wire sys_clk;
  wire \NLW_gth_common.gthe2_common_i_QPLLFBCLKLOST_UNCONNECTED ;
  wire \NLW_gth_common.gthe2_common_i_QPLLREFCLKLOST_UNCONNECTED ;
  wire \NLW_gth_common.gthe2_common_i_REFCLKOUTMONITOR_UNCONNECTED ;
  wire [15:0]\NLW_gth_common.gthe2_common_i_PMARSVDOUT_UNCONNECTED ;
  wire [7:0]\NLW_gth_common.gthe2_common_i_QPLLDMONITOR_UNCONNECTED ;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
(* BOX_TYPE = "PRIMITIVE" *) 
   GTHE2_COMMON #(
    .BIAS_CFG(64'h0000040000001050),
    .COMMON_CFG(32'h0000001C),
    .IS_DRPCLK_INVERTED(1'b0),
    .IS_GTGREFCLK_INVERTED(1'b0),
    .IS_QPLLLOCKDETCLK_INVERTED(1'b0),
    .QPLL_CFG(27'h04801C7),
    .QPLL_CLKOUT_CFG(4'b1111),
    .QPLL_COARSE_FREQ_OVRD(6'b010000),
    .QPLL_COARSE_FREQ_OVRD_EN(1'b0),
    .QPLL_CP(10'b0011111111),
    .QPLL_CP_MONITOR_EN(1'b0),
    .QPLL_DMONITOR_SEL(1'b0),
    .QPLL_FBDIV(10'b0100100000),
    .QPLL_FBDIV_MONITOR_EN(1'b0),
    .QPLL_FBDIV_RATIO(1'b1),
    .QPLL_INIT_CFG(24'h000006),
    .QPLL_LOCK_CFG(16'h05E8),
    .QPLL_LPF(4'b1101),
    .QPLL_REFCLK_DIV(1),
    .QPLL_RP_COMP(1'b0),
    .QPLL_VTRL_RESET(2'b00),
    .RCAL_CFG(2'b00),
    .RSVD_ATTR0(16'h0000),
    .RSVD_ATTR1(16'h0000),
    .SIM_QPLLREFCLK_SEL(3'b001),
    .SIM_RESET_SPEEDUP("FALSE"),
    .SIM_VERSION("2.0")) 
     \gth_common.gthe2_common_i 
       (.BGBYPASSB(\<const1> ),
        .BGMONITORENB(\<const1> ),
        .BGPDB(\<const1> ),
        .BGRCALOVRD({\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .BGRCALOVRDENB(\<const1> ),
        .DRPADDR({DRP_ADDR[6],\<const0> ,DRP_ADDR[5:0]}),
        .DRPCLK(pipe_dclk_in),
        .DRPDI(DRP_DI),
        .DRPDO(DRP_DO),
        .DRPEN(qpll_drp_en),
        .DRPRDY(DRP_RDY),
        .DRPWE(qpll_drp_we),
        .GTGREFCLK(\<const0> ),
        .GTNORTHREFCLK0(\<const0> ),
        .GTNORTHREFCLK1(\<const0> ),
        .GTREFCLK0(sys_clk),
        .GTREFCLK1(\<const0> ),
        .GTSOUTHREFCLK0(\<const0> ),
        .GTSOUTHREFCLK1(\<const0> ),
        .PMARSVD({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .PMARSVDOUT(\NLW_gth_common.gthe2_common_i_PMARSVDOUT_UNCONNECTED [15:0]),
        .QPLLDMONITOR(\NLW_gth_common.gthe2_common_i_QPLLDMONITOR_UNCONNECTED [7:0]),
        .QPLLFBCLKLOST(\NLW_gth_common.gthe2_common_i_QPLLFBCLKLOST_UNCONNECTED ),
        .QPLLLOCK(RATE_QPLLLOCK),
        .QPLLLOCKDETCLK(\<const0> ),
        .QPLLLOCKEN(\<const1> ),
        .QPLLOUTCLK(O1),
        .QPLLOUTREFCLK(O2),
        .QPLLOUTRESET(\<const0> ),
        .QPLLPD(qpllpd),
        .QPLLREFCLKLOST(\NLW_gth_common.gthe2_common_i_QPLLREFCLKLOST_UNCONNECTED ),
        .QPLLREFCLKSEL({\<const0> ,\<const0> ,\<const1> }),
        .QPLLRESET(QPLL_QPLLRESET0),
        .QPLLRSVD1({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .QPLLRSVD2({\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .RCALENB(\<const1> ),
        .REFCLKOUTMONITOR(\NLW_gth_common.gthe2_common_i_REFCLKOUTMONITOR_UNCONNECTED ));
endmodule

module vc709_pcie_x8_gen3vc709_pcie_x8_gen3_rxeq_scan
   (O1,
    D,
    O2,
    O3,
    O4,
    O5,
    O6,
    O7,
    rxeq_preset_valid,
    pipe_pclk_in,
    rxeq_new_txcoeff_req,
    out,
    I1,
    I2,
    I3,
    I4,
    I5,
    I6,
    Q,
    I7,
    I8,
    I9,
    I10,
    I11,
    I12,
    rxeq_new_txcoeff,
    rxeq_adapt_done,
    O39,
    I13,
    I14,
    I15,
    I16,
    I17,
    I18,
    I19,
    I20);
  output O1;
  output [2:0]D;
  output O2;
  output O3;
  output O4;
  output O5;
  output O6;
  input [0:0]O7;
  input rxeq_preset_valid;
  input pipe_pclk_in;
  input rxeq_new_txcoeff_req;
  input [1:0]out;
  input I1;
  input I2;
  input I3;
  input I4;
  input I5;
  input I6;
  input [5:0]Q;
  input I7;
  input I8;
  input I9;
  input I10;
  input I11;
  input I12;
  input [0:0]rxeq_new_txcoeff;
  input rxeq_adapt_done;
  input O39;
  input I13;
  input I14;
  input I15;
  input [2:0]I16;
  input [3:0]I17;
  input [17:0]I18;
  input [5:0]I19;
  input [5:0]I20;

  wire \<const0> ;
  wire \<const1> ;
  wire [2:0]D;
  wire I1;
  wire I10;
  wire I11;
  wire I12;
  wire I13;
  wire I14;
  wire I15;
  wire [2:0]I16;
  wire [3:0]I17;
  wire [17:0]I18;
  wire [5:0]I19;
  wire I2;
  wire [5:0]I20;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire O2;
  wire O3;
  wire O39;
  wire O4;
  wire O5;
  wire O6;
  wire [0:0]O7;
  wire [5:0]Q;
  wire adapt_done_cnt;
  wire [5:0]fs_reg1;
  wire [5:0]fs_reg2;
  wire [3:0]fsm_reg;
  wire [5:0]lf_reg1;
  wire [5:0]lf_reg2;
  wire \n_0_FSM_onehot_fsm[1]_i_1__1 ;
  wire \n_0_FSM_onehot_fsm[1]_i_2__1 ;
  wire \n_0_FSM_onehot_fsm[2]_i_1__1 ;
  wire \n_0_FSM_onehot_fsm[3]_i_1__1 ;
  wire \n_0_FSM_onehot_fsm[3]_i_2__1 ;
  wire \n_0_FSM_onehot_fsm[3]_i_3__1 ;
  wire \n_0_FSM_onehot_fsm[3]_i_4__1 ;
  wire \n_0_FSM_onehot_fsm[3]_i_5__1 ;
  wire \n_0_FSM_onehot_fsm[3]_i_6__1 ;
  wire \n_0_FSM_onehot_fsm[3]_i_7__1 ;
  wire \n_0_FSM_onehot_fsm[3]_i_8__1 ;
  wire \n_0_FSM_onehot_fsm[4]_i_10__1 ;
  wire \n_0_FSM_onehot_fsm[4]_i_11__1 ;
  wire \n_0_FSM_onehot_fsm[4]_i_12__1 ;
  wire \n_0_FSM_onehot_fsm[4]_i_1__1 ;
  wire \n_0_FSM_onehot_fsm[4]_i_2__1 ;
  wire \n_0_FSM_onehot_fsm[4]_i_3__1 ;
  wire \n_0_FSM_onehot_fsm[4]_i_4__1 ;
  wire \n_0_FSM_onehot_fsm[4]_i_5__1 ;
  wire \n_0_FSM_onehot_fsm[4]_i_6__1 ;
  wire \n_0_FSM_onehot_fsm[4]_i_7__1 ;
  wire \n_0_FSM_onehot_fsm[4]_i_9__1 ;
  wire \n_0_FSM_onehot_fsm_reg[0] ;
  wire n_0_adapt_done_cnt_i_1__1;
  wire n_0_adapt_done_cnt_i_2__1;
  wire n_0_adapt_done_cnt_i_3__1;
  wire n_0_adapt_done_i_1__1;
  wire \n_0_converge_cnt[11]_i_3__1 ;
  wire \n_0_converge_cnt[11]_i_4__1 ;
  wire \n_0_converge_cnt[11]_i_5__1 ;
  wire \n_0_converge_cnt[11]_i_6__1 ;
  wire \n_0_converge_cnt[15]_i_3__1 ;
  wire \n_0_converge_cnt[15]_i_4__1 ;
  wire \n_0_converge_cnt[15]_i_5__1 ;
  wire \n_0_converge_cnt[15]_i_6__1 ;
  wire \n_0_converge_cnt[19]_i_3__1 ;
  wire \n_0_converge_cnt[19]_i_4__1 ;
  wire \n_0_converge_cnt[19]_i_5__1 ;
  wire \n_0_converge_cnt[19]_i_6__1 ;
  wire \n_0_converge_cnt[21]_i_3__1 ;
  wire \n_0_converge_cnt[21]_i_4__1 ;
  wire \n_0_converge_cnt[21]_i_5__1 ;
  wire \n_0_converge_cnt[3]_i_3__1 ;
  wire \n_0_converge_cnt[3]_i_4__1 ;
  wire \n_0_converge_cnt[3]_i_5__1 ;
  wire \n_0_converge_cnt[3]_i_6__1 ;
  wire \n_0_converge_cnt[7]_i_3__1 ;
  wire \n_0_converge_cnt[7]_i_4__1 ;
  wire \n_0_converge_cnt[7]_i_5__1 ;
  wire \n_0_converge_cnt[7]_i_6__1 ;
  wire \n_0_converge_cnt_reg[0] ;
  wire \n_0_converge_cnt_reg[10] ;
  wire \n_0_converge_cnt_reg[11] ;
  wire \n_0_converge_cnt_reg[11]_i_2__1 ;
  wire \n_0_converge_cnt_reg[12] ;
  wire \n_0_converge_cnt_reg[13] ;
  wire \n_0_converge_cnt_reg[14] ;
  wire \n_0_converge_cnt_reg[15] ;
  wire \n_0_converge_cnt_reg[15]_i_2__1 ;
  wire \n_0_converge_cnt_reg[16] ;
  wire \n_0_converge_cnt_reg[17] ;
  wire \n_0_converge_cnt_reg[18] ;
  wire \n_0_converge_cnt_reg[19] ;
  wire \n_0_converge_cnt_reg[19]_i_2__1 ;
  wire \n_0_converge_cnt_reg[1] ;
  wire \n_0_converge_cnt_reg[20] ;
  wire \n_0_converge_cnt_reg[21] ;
  wire \n_0_converge_cnt_reg[2] ;
  wire \n_0_converge_cnt_reg[3] ;
  wire \n_0_converge_cnt_reg[3]_i_2__1 ;
  wire \n_0_converge_cnt_reg[4] ;
  wire \n_0_converge_cnt_reg[5] ;
  wire \n_0_converge_cnt_reg[6] ;
  wire \n_0_converge_cnt_reg[7] ;
  wire \n_0_converge_cnt_reg[7]_i_2__1 ;
  wire \n_0_converge_cnt_reg[8] ;
  wire \n_0_converge_cnt_reg[9] ;
  wire n_0_lffs_sel_i_1__1;
  wire n_0_lffs_sel_i_2__1;
  wire n_0_lffs_sel_i_3__1;
  wire \n_0_new_txcoeff[2]_i_1__1 ;
  wire \n_0_new_txcoeff[2]_i_2__1 ;
  wire n_0_new_txcoeff_done_i_1__1;
  wire n_0_preset_done_i_1__1;
  wire n_0_rxeq_adapt_done_reg_i_2__1;
  wire n_0_rxeq_adapt_done_reg_i_5__1;
  wire n_0_rxeq_lffs_sel_i_2__1;
  wire \n_0_rxeq_new_txcoeff[2]_i_2__1 ;
  wire \n_0_rxeq_new_txcoeff[2]_i_3__1 ;
  wire \n_1_converge_cnt_reg[11]_i_2__1 ;
  wire \n_1_converge_cnt_reg[15]_i_2__1 ;
  wire \n_1_converge_cnt_reg[19]_i_2__1 ;
  wire \n_1_converge_cnt_reg[3]_i_2__1 ;
  wire \n_1_converge_cnt_reg[7]_i_2__1 ;
  wire \n_2_converge_cnt_reg[11]_i_2__1 ;
  wire \n_2_converge_cnt_reg[15]_i_2__1 ;
  wire \n_2_converge_cnt_reg[19]_i_2__1 ;
  wire \n_2_converge_cnt_reg[3]_i_2__1 ;
  wire \n_2_converge_cnt_reg[7]_i_2__1 ;
  wire \n_3_converge_cnt_reg[11]_i_2__1 ;
  wire \n_3_converge_cnt_reg[15]_i_2__1 ;
  wire \n_3_converge_cnt_reg[19]_i_2__1 ;
  wire \n_3_converge_cnt_reg[21]_i_2__1 ;
  wire \n_3_converge_cnt_reg[3]_i_2__1 ;
  wire \n_3_converge_cnt_reg[7]_i_2__1 ;
  wire \n_4_converge_cnt_reg[11]_i_2__1 ;
  wire \n_4_converge_cnt_reg[15]_i_2__1 ;
  wire \n_4_converge_cnt_reg[19]_i_2__1 ;
  wire \n_4_converge_cnt_reg[3]_i_2__1 ;
  wire \n_4_converge_cnt_reg[7]_i_2__1 ;
  wire \n_5_converge_cnt_reg[11]_i_2__1 ;
  wire \n_5_converge_cnt_reg[15]_i_2__1 ;
  wire \n_5_converge_cnt_reg[19]_i_2__1 ;
  wire \n_5_converge_cnt_reg[3]_i_2__1 ;
  wire \n_5_converge_cnt_reg[7]_i_2__1 ;
  wire \n_6_converge_cnt_reg[11]_i_2__1 ;
  wire \n_6_converge_cnt_reg[15]_i_2__1 ;
  wire \n_6_converge_cnt_reg[19]_i_2__1 ;
  wire \n_6_converge_cnt_reg[21]_i_2__1 ;
  wire \n_6_converge_cnt_reg[3]_i_2__1 ;
  wire \n_6_converge_cnt_reg[7]_i_2__1 ;
  wire \n_7_converge_cnt_reg[11]_i_2__1 ;
  wire \n_7_converge_cnt_reg[15]_i_2__1 ;
  wire \n_7_converge_cnt_reg[19]_i_2__1 ;
  wire \n_7_converge_cnt_reg[21]_i_2__1 ;
  wire \n_7_converge_cnt_reg[3]_i_2__1 ;
  wire \n_7_converge_cnt_reg[7]_i_2__1 ;
  wire [2:2]new_txcoeff;
  wire new_txcoeff_req_reg1;
  wire new_txcoeff_req_reg2;
  wire [1:0]out;
  wire [21:0]p_1_in__0;
  wire pipe_pclk_in;
  wire [2:0]preset_reg1;
  wire [2:0]preset_reg2;
  wire preset_valid_reg1;
  wire preset_valid_reg2;
  wire rxeq_adapt_done;
  wire [0:0]rxeq_new_txcoeff;
  wire rxeq_new_txcoeff_req;
  wire rxeq_preset_valid;
  wire rxeqscan_adapt_done;
  wire rxeqscan_lffs_sel;
  wire rxeqscan_new_txcoeff_done;
  wire rxeqscan_preset_done;
  wire [17:0]txcoeff_reg1;
  wire [17:0]txcoeff_reg2;
  wire [3:0]txpreset_reg1;
  wire [3:0]txpreset_reg2;
  wire [3:1]\NLW_converge_cnt_reg[21]_i_2__1_CO_UNCONNECTED ;
  wire [3:2]\NLW_converge_cnt_reg[21]_i_2__1_O_UNCONNECTED ;

LUT6 #(
    .INIT(64'hFFFFFFFFEE8CFF8D)) 
     \FSM_onehot_fsm[1]_i_1__1 
       (.I0(fsm_reg[2]),
        .I1(fsm_reg[3]),
        .I2(new_txcoeff_req_reg2),
        .I3(fsm_reg[1]),
        .I4(preset_valid_reg2),
        .I5(\n_0_FSM_onehot_fsm[1]_i_2__1 ),
        .O(\n_0_FSM_onehot_fsm[1]_i_1__1 ));
(* SOFT_HLUTNM = "soft_lutpair461" *) 
   LUT5 #(
    .INIT(32'hFFFEAAAB)) 
     \FSM_onehot_fsm[1]_i_2__1 
       (.I0(\n_0_FSM_onehot_fsm_reg[0] ),
        .I1(fsm_reg[3]),
        .I2(fsm_reg[1]),
        .I3(fsm_reg[2]),
        .I4(fsm_reg[0]),
        .O(\n_0_FSM_onehot_fsm[1]_i_2__1 ));
LUT6 #(
    .INIT(64'h0000000000060000)) 
     \FSM_onehot_fsm[2]_i_1__1 
       (.I0(fsm_reg[0]),
        .I1(fsm_reg[1]),
        .I2(fsm_reg[2]),
        .I3(fsm_reg[3]),
        .I4(preset_valid_reg2),
        .I5(\n_0_FSM_onehot_fsm_reg[0] ),
        .O(\n_0_FSM_onehot_fsm[2]_i_1__1 ));
LUT5 #(
    .INIT(32'h0000D5DD)) 
     \FSM_onehot_fsm[3]_i_1__1 
       (.I0(\n_0_FSM_onehot_fsm[3]_i_2__1 ),
        .I1(\n_0_FSM_onehot_fsm[3]_i_3__1 ),
        .I2(\n_0_FSM_onehot_fsm[4]_i_5__1 ),
        .I3(\n_0_FSM_onehot_fsm[3]_i_4__1 ),
        .I4(\n_0_FSM_onehot_fsm_reg[0] ),
        .O(\n_0_FSM_onehot_fsm[3]_i_1__1 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFDFFFF)) 
     \FSM_onehot_fsm[3]_i_2__1 
       (.I0(fsm_reg[0]),
        .I1(fsm_reg[2]),
        .I2(fsm_reg[1]),
        .I3(fsm_reg[3]),
        .I4(new_txcoeff_req_reg2),
        .I5(preset_valid_reg2),
        .O(\n_0_FSM_onehot_fsm[3]_i_2__1 ));
LUT6 #(
    .INIT(64'h00000000000E0000)) 
     \FSM_onehot_fsm[3]_i_3__1 
       (.I0(adapt_done_cnt),
        .I1(I8),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[0]),
        .I4(fsm_reg[2]),
        .I5(fsm_reg[1]),
        .O(\n_0_FSM_onehot_fsm[3]_i_3__1 ));
LUT6 #(
    .INIT(64'h2028000000000000)) 
     \FSM_onehot_fsm[3]_i_4__1 
       (.I0(\n_0_FSM_onehot_fsm[3]_i_5__1 ),
        .I1(\n_0_converge_cnt_reg[14] ),
        .I2(\n_0_converge_cnt_reg[13] ),
        .I3(\n_0_converge_cnt_reg[10] ),
        .I4(\n_0_FSM_onehot_fsm[3]_i_6__1 ),
        .I5(\n_0_FSM_onehot_fsm[3]_i_7__1 ),
        .O(\n_0_FSM_onehot_fsm[3]_i_4__1 ));
LUT6 #(
    .INIT(64'h0000000060600660)) 
     \FSM_onehot_fsm[3]_i_5__1 
       (.I0(\n_0_converge_cnt_reg[20] ),
        .I1(\n_0_converge_cnt_reg[21] ),
        .I2(\n_0_converge_cnt_reg[0] ),
        .I3(out[1]),
        .I4(out[0]),
        .I5(\n_0_FSM_onehot_fsm[4]_i_12__1 ),
        .O(\n_0_FSM_onehot_fsm[3]_i_5__1 ));
LUT6 #(
    .INIT(64'h0900000000000900)) 
     \FSM_onehot_fsm[3]_i_6__1 
       (.I0(\n_0_converge_cnt_reg[20] ),
        .I1(\n_0_converge_cnt_reg[14] ),
        .I2(\n_0_FSM_onehot_fsm[3]_i_8__1 ),
        .I3(\n_0_converge_cnt_reg[18] ),
        .I4(\n_0_converge_cnt_reg[2] ),
        .I5(\n_0_converge_cnt_reg[0] ),
        .O(\n_0_FSM_onehot_fsm[3]_i_6__1 ));
LUT4 #(
    .INIT(16'h400A)) 
     \FSM_onehot_fsm[3]_i_7__1 
       (.I0(\n_0_converge_cnt_reg[2] ),
        .I1(\n_0_converge_cnt_reg[10] ),
        .I2(\n_0_converge_cnt_reg[3] ),
        .I3(\n_0_converge_cnt_reg[8] ),
        .O(\n_0_FSM_onehot_fsm[3]_i_7__1 ));
LUT2 #(
    .INIT(4'h7)) 
     \FSM_onehot_fsm[3]_i_8__1 
       (.I0(\n_0_converge_cnt_reg[15] ),
        .I1(\n_0_converge_cnt_reg[9] ),
        .O(\n_0_FSM_onehot_fsm[3]_i_8__1 ));
LUT2 #(
    .INIT(4'h9)) 
     \FSM_onehot_fsm[4]_i_10__1 
       (.I0(\n_0_converge_cnt_reg[20] ),
        .I1(\n_0_converge_cnt_reg[21] ),
        .O(\n_0_FSM_onehot_fsm[4]_i_10__1 ));
LUT4 #(
    .INIT(16'h7FFF)) 
     \FSM_onehot_fsm[4]_i_11__1 
       (.I0(\n_0_converge_cnt_reg[16] ),
        .I1(\n_0_converge_cnt_reg[17] ),
        .I2(\n_0_converge_cnt_reg[11] ),
        .I3(\n_0_converge_cnt_reg[19] ),
        .O(\n_0_FSM_onehot_fsm[4]_i_11__1 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     \FSM_onehot_fsm[4]_i_12__1 
       (.I0(\n_0_converge_cnt_reg[1] ),
        .I1(\n_0_converge_cnt_reg[12] ),
        .I2(\n_0_converge_cnt_reg[6] ),
        .I3(\n_0_converge_cnt_reg[7] ),
        .I4(\n_0_converge_cnt_reg[5] ),
        .I5(\n_0_converge_cnt_reg[4] ),
        .O(\n_0_FSM_onehot_fsm[4]_i_12__1 ));
LUT6 #(
    .INIT(64'hAAAAAAAA0080AAAA)) 
     \FSM_onehot_fsm[4]_i_1__1 
       (.I0(\n_0_FSM_onehot_fsm[4]_i_2__1 ),
        .I1(\n_0_FSM_onehot_fsm[4]_i_3__1 ),
        .I2(\n_0_FSM_onehot_fsm[4]_i_4__1 ),
        .I3(\n_0_FSM_onehot_fsm[4]_i_5__1 ),
        .I4(\n_0_FSM_onehot_fsm[4]_i_6__1 ),
        .I5(\n_0_FSM_onehot_fsm[4]_i_7__1 ),
        .O(\n_0_FSM_onehot_fsm[4]_i_1__1 ));
LUT6 #(
    .INIT(64'h0000000000000450)) 
     \FSM_onehot_fsm[4]_i_2__1 
       (.I0(\n_0_FSM_onehot_fsm_reg[0] ),
        .I1(new_txcoeff_req_reg2),
        .I2(fsm_reg[2]),
        .I3(fsm_reg[3]),
        .I4(fsm_reg[1]),
        .I5(fsm_reg[0]),
        .O(\n_0_FSM_onehot_fsm[4]_i_2__1 ));
LUT6 #(
    .INIT(64'h8000000000004000)) 
     \FSM_onehot_fsm[4]_i_3__1 
       (.I0(I8),
        .I1(\n_0_converge_cnt_reg[15] ),
        .I2(\n_0_converge_cnt_reg[9] ),
        .I3(\n_0_converge_cnt_reg[18] ),
        .I4(\n_0_converge_cnt_reg[2] ),
        .I5(\n_0_converge_cnt_reg[0] ),
        .O(\n_0_FSM_onehot_fsm[4]_i_3__1 ));
LUT6 #(
    .INIT(64'h00000000000C8000)) 
     \FSM_onehot_fsm[4]_i_4__1 
       (.I0(\n_0_converge_cnt_reg[13] ),
        .I1(\n_0_FSM_onehot_fsm[4]_i_9__1 ),
        .I2(\n_0_converge_cnt_reg[8] ),
        .I3(\n_0_converge_cnt_reg[3] ),
        .I4(\n_0_converge_cnt_reg[2] ),
        .I5(\n_0_FSM_onehot_fsm[4]_i_10__1 ),
        .O(\n_0_FSM_onehot_fsm[4]_i_4__1 ));
LUT4 #(
    .INIT(16'hAEFE)) 
     \FSM_onehot_fsm[4]_i_5__1 
       (.I0(\n_0_FSM_onehot_fsm[4]_i_11__1 ),
        .I1(\n_0_converge_cnt_reg[13] ),
        .I2(\n_0_converge_cnt_reg[10] ),
        .I3(\n_0_converge_cnt_reg[8] ),
        .O(\n_0_FSM_onehot_fsm[4]_i_5__1 ));
LUT3 #(
    .INIT(8'hDF)) 
     \FSM_onehot_fsm[4]_i_6__1 
       (.I0(fsm_reg[3]),
        .I1(fsm_reg[2]),
        .I2(new_txcoeff_req_reg2),
        .O(\n_0_FSM_onehot_fsm[4]_i_6__1 ));
(* SOFT_HLUTNM = "soft_lutpair462" *) 
   LUT3 #(
    .INIT(8'h04)) 
     \FSM_onehot_fsm[4]_i_7__1 
       (.I0(adapt_done_cnt),
        .I1(out[1]),
        .I2(out[0]),
        .O(\n_0_FSM_onehot_fsm[4]_i_7__1 ));
LUT4 #(
    .INIT(16'h1004)) 
     \FSM_onehot_fsm[4]_i_9__1 
       (.I0(\n_0_FSM_onehot_fsm[4]_i_12__1 ),
        .I1(\n_0_converge_cnt_reg[13] ),
        .I2(\n_0_converge_cnt_reg[14] ),
        .I3(\n_0_converge_cnt_reg[20] ),
        .O(\n_0_FSM_onehot_fsm[4]_i_9__1 ));
FDRE #(
    .INIT(1'b1)) 
     \FSM_onehot_fsm_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(\n_0_FSM_onehot_fsm_reg[0] ),
        .R(O7));
FDSE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_FSM_onehot_fsm[1]_i_1__1 ),
        .Q(fsm_reg[0]),
        .S(O7));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_FSM_onehot_fsm[2]_i_1__1 ),
        .Q(fsm_reg[1]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_FSM_onehot_fsm[3]_i_1__1 ),
        .Q(fsm_reg[2]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_FSM_onehot_fsm[4]_i_1__1 ),
        .Q(fsm_reg[3]),
        .R(O7));
LUT6 #(
    .INIT(64'h0000000010BA0000)) 
     \FSM_onehot_fsm_rx[2]_i_1__1 
       (.I0(I4),
        .I1(out[1]),
        .I2(out[0]),
        .I3(rxeqscan_preset_done),
        .I4(I5),
        .I5(I6),
        .O(D[0]));
LUT5 #(
    .INIT(32'h0001C001)) 
     \FSM_onehot_fsm_rx[5]_i_1__1 
       (.I0(rxeqscan_new_txcoeff_done),
        .I1(I6),
        .I2(I5),
        .I3(I4),
        .I4(I11),
        .O(D[1]));
LUT6 #(
    .INIT(64'h0F05000C0005000C)) 
     \FSM_onehot_fsm_rx[6]_i_1__1 
       (.I0(I10),
        .I1(rxeqscan_new_txcoeff_done),
        .I2(I6),
        .I3(I5),
        .I4(I4),
        .I5(rxeqscan_preset_done),
        .O(D[2]));
GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
LUT6 #(
    .INIT(64'h0000000022262626)) 
     adapt_done_cnt_i_1__1
       (.I0(adapt_done_cnt),
        .I1(n_0_adapt_done_cnt_i_2__1),
        .I2(n_0_adapt_done_cnt_i_3__1),
        .I3(out[0]),
        .I4(out[1]),
        .I5(I1),
        .O(n_0_adapt_done_cnt_i_1__1));
LUT6 #(
    .INIT(64'hFFFEE9E9FFFEF9F9)) 
     adapt_done_cnt_i_2__1
       (.I0(fsm_reg[1]),
        .I1(fsm_reg[0]),
        .I2(fsm_reg[3]),
        .I3(\n_0_FSM_onehot_fsm[4]_i_7__1 ),
        .I4(fsm_reg[2]),
        .I5(new_txcoeff_req_reg2),
        .O(n_0_adapt_done_cnt_i_2__1));
(* SOFT_HLUTNM = "soft_lutpair461" *) 
   LUT4 #(
    .INIT(16'hFFFD)) 
     adapt_done_cnt_i_3__1
       (.I0(fsm_reg[3]),
        .I1(fsm_reg[2]),
        .I2(fsm_reg[0]),
        .I3(fsm_reg[1]),
        .O(n_0_adapt_done_cnt_i_3__1));
FDRE #(
    .INIT(1'b0)) 
     adapt_done_cnt_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_adapt_done_cnt_i_1__1),
        .Q(adapt_done_cnt),
        .R(\<const0> ));
LUT4 #(
    .INIT(16'hAA80)) 
     adapt_done_i_1__1
       (.I0(n_0_new_txcoeff_done_i_1__1),
        .I1(out[1]),
        .I2(out[0]),
        .I3(adapt_done_cnt),
        .O(n_0_adapt_done_i_1__1));
FDRE #(
    .INIT(1'b0)) 
     adapt_done_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_adapt_done_i_1__1),
        .Q(rxeqscan_adapt_done),
        .R(O7));
LUT4 #(
    .INIT(16'h0008)) 
     \converge_cnt[0]_i_1__4 
       (.I0(\n_0_converge_cnt[21]_i_3__1 ),
        .I1(\n_7_converge_cnt_reg[3]_i_2__1 ),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[1]),
        .O(p_1_in__0[0]));
LUT4 #(
    .INIT(16'h0008)) 
     \converge_cnt[10]_i_1__1 
       (.I0(\n_5_converge_cnt_reg[11]_i_2__1 ),
        .I1(\n_0_converge_cnt[21]_i_3__1 ),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[1]),
        .O(p_1_in__0[10]));
LUT4 #(
    .INIT(16'h0008)) 
     \converge_cnt[11]_i_1__1 
       (.I0(\n_4_converge_cnt_reg[11]_i_2__1 ),
        .I1(\n_0_converge_cnt[21]_i_3__1 ),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[1]),
        .O(p_1_in__0[11]));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[11]_i_3__1 
       (.I0(\n_0_converge_cnt_reg[11] ),
        .O(\n_0_converge_cnt[11]_i_3__1 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[11]_i_4__1 
       (.I0(\n_0_converge_cnt_reg[10] ),
        .O(\n_0_converge_cnt[11]_i_4__1 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[11]_i_5__1 
       (.I0(\n_0_converge_cnt_reg[9] ),
        .O(\n_0_converge_cnt[11]_i_5__1 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[11]_i_6__1 
       (.I0(\n_0_converge_cnt_reg[8] ),
        .O(\n_0_converge_cnt[11]_i_6__1 ));
LUT4 #(
    .INIT(16'h0008)) 
     \converge_cnt[12]_i_1__1 
       (.I0(\n_7_converge_cnt_reg[15]_i_2__1 ),
        .I1(\n_0_converge_cnt[21]_i_3__1 ),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[1]),
        .O(p_1_in__0[12]));
LUT4 #(
    .INIT(16'h0008)) 
     \converge_cnt[13]_i_1__1 
       (.I0(\n_6_converge_cnt_reg[15]_i_2__1 ),
        .I1(\n_0_converge_cnt[21]_i_3__1 ),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[1]),
        .O(p_1_in__0[13]));
LUT4 #(
    .INIT(16'h0008)) 
     \converge_cnt[14]_i_1__1 
       (.I0(\n_5_converge_cnt_reg[15]_i_2__1 ),
        .I1(\n_0_converge_cnt[21]_i_3__1 ),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[1]),
        .O(p_1_in__0[14]));
LUT4 #(
    .INIT(16'h0008)) 
     \converge_cnt[15]_i_1__1 
       (.I0(\n_4_converge_cnt_reg[15]_i_2__1 ),
        .I1(\n_0_converge_cnt[21]_i_3__1 ),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[1]),
        .O(p_1_in__0[15]));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[15]_i_3__1 
       (.I0(\n_0_converge_cnt_reg[15] ),
        .O(\n_0_converge_cnt[15]_i_3__1 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[15]_i_4__1 
       (.I0(\n_0_converge_cnt_reg[14] ),
        .O(\n_0_converge_cnt[15]_i_4__1 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[15]_i_5__1 
       (.I0(\n_0_converge_cnt_reg[13] ),
        .O(\n_0_converge_cnt[15]_i_5__1 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[15]_i_6__1 
       (.I0(\n_0_converge_cnt_reg[12] ),
        .O(\n_0_converge_cnt[15]_i_6__1 ));
LUT4 #(
    .INIT(16'h0008)) 
     \converge_cnt[16]_i_1__1 
       (.I0(\n_7_converge_cnt_reg[19]_i_2__1 ),
        .I1(\n_0_converge_cnt[21]_i_3__1 ),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[1]),
        .O(p_1_in__0[16]));
LUT4 #(
    .INIT(16'h0008)) 
     \converge_cnt[17]_i_1__1 
       (.I0(\n_6_converge_cnt_reg[19]_i_2__1 ),
        .I1(\n_0_converge_cnt[21]_i_3__1 ),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[1]),
        .O(p_1_in__0[17]));
(* SOFT_HLUTNM = "soft_lutpair463" *) 
   LUT4 #(
    .INIT(16'h0008)) 
     \converge_cnt[18]_i_1__1 
       (.I0(\n_5_converge_cnt_reg[19]_i_2__1 ),
        .I1(\n_0_converge_cnt[21]_i_3__1 ),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[1]),
        .O(p_1_in__0[18]));
(* SOFT_HLUTNM = "soft_lutpair463" *) 
   LUT4 #(
    .INIT(16'h0008)) 
     \converge_cnt[19]_i_1__1 
       (.I0(\n_4_converge_cnt_reg[19]_i_2__1 ),
        .I1(\n_0_converge_cnt[21]_i_3__1 ),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[1]),
        .O(p_1_in__0[19]));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[19]_i_3__1 
       (.I0(\n_0_converge_cnt_reg[19] ),
        .O(\n_0_converge_cnt[19]_i_3__1 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[19]_i_4__1 
       (.I0(\n_0_converge_cnt_reg[18] ),
        .O(\n_0_converge_cnt[19]_i_4__1 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[19]_i_5__1 
       (.I0(\n_0_converge_cnt_reg[17] ),
        .O(\n_0_converge_cnt[19]_i_5__1 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[19]_i_6__1 
       (.I0(\n_0_converge_cnt_reg[16] ),
        .O(\n_0_converge_cnt[19]_i_6__1 ));
LUT4 #(
    .INIT(16'h0008)) 
     \converge_cnt[1]_i_1__1 
       (.I0(\n_0_converge_cnt[21]_i_3__1 ),
        .I1(\n_6_converge_cnt_reg[3]_i_2__1 ),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[1]),
        .O(p_1_in__0[1]));
(* SOFT_HLUTNM = "soft_lutpair464" *) 
   LUT4 #(
    .INIT(16'h0008)) 
     \converge_cnt[20]_i_1__1 
       (.I0(\n_7_converge_cnt_reg[21]_i_2__1 ),
        .I1(\n_0_converge_cnt[21]_i_3__1 ),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[1]),
        .O(p_1_in__0[20]));
(* SOFT_HLUTNM = "soft_lutpair464" *) 
   LUT4 #(
    .INIT(16'h0008)) 
     \converge_cnt[21]_i_1__1 
       (.I0(\n_6_converge_cnt_reg[21]_i_2__1 ),
        .I1(\n_0_converge_cnt[21]_i_3__1 ),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[1]),
        .O(p_1_in__0[21]));
(* SOFT_HLUTNM = "soft_lutpair462" *) 
   LUT5 #(
    .INIT(32'h0000FB00)) 
     \converge_cnt[21]_i_3__1 
       (.I0(out[0]),
        .I1(out[1]),
        .I2(adapt_done_cnt),
        .I3(fsm_reg[2]),
        .I4(fsm_reg[0]),
        .O(\n_0_converge_cnt[21]_i_3__1 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[21]_i_4__1 
       (.I0(\n_0_converge_cnt_reg[21] ),
        .O(\n_0_converge_cnt[21]_i_4__1 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[21]_i_5__1 
       (.I0(\n_0_converge_cnt_reg[20] ),
        .O(\n_0_converge_cnt[21]_i_5__1 ));
LUT4 #(
    .INIT(16'h0008)) 
     \converge_cnt[2]_i_1__1 
       (.I0(\n_0_converge_cnt[21]_i_3__1 ),
        .I1(\n_5_converge_cnt_reg[3]_i_2__1 ),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[1]),
        .O(p_1_in__0[2]));
LUT4 #(
    .INIT(16'h0008)) 
     \converge_cnt[3]_i_1__1 
       (.I0(\n_0_converge_cnt[21]_i_3__1 ),
        .I1(\n_4_converge_cnt_reg[3]_i_2__1 ),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[1]),
        .O(p_1_in__0[3]));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[3]_i_3__1 
       (.I0(\n_0_converge_cnt_reg[3] ),
        .O(\n_0_converge_cnt[3]_i_3__1 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[3]_i_4__1 
       (.I0(\n_0_converge_cnt_reg[2] ),
        .O(\n_0_converge_cnt[3]_i_4__1 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[3]_i_5__1 
       (.I0(\n_0_converge_cnt_reg[1] ),
        .O(\n_0_converge_cnt[3]_i_5__1 ));
LUT1 #(
    .INIT(2'h1)) 
     \converge_cnt[3]_i_6__1 
       (.I0(\n_0_converge_cnt_reg[0] ),
        .O(\n_0_converge_cnt[3]_i_6__1 ));
LUT4 #(
    .INIT(16'h0008)) 
     \converge_cnt[4]_i_1__1 
       (.I0(\n_7_converge_cnt_reg[7]_i_2__1 ),
        .I1(\n_0_converge_cnt[21]_i_3__1 ),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[1]),
        .O(p_1_in__0[4]));
LUT4 #(
    .INIT(16'h0008)) 
     \converge_cnt[5]_i_1__1 
       (.I0(\n_6_converge_cnt_reg[7]_i_2__1 ),
        .I1(\n_0_converge_cnt[21]_i_3__1 ),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[1]),
        .O(p_1_in__0[5]));
LUT4 #(
    .INIT(16'h0008)) 
     \converge_cnt[6]_i_1__1 
       (.I0(\n_5_converge_cnt_reg[7]_i_2__1 ),
        .I1(\n_0_converge_cnt[21]_i_3__1 ),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[1]),
        .O(p_1_in__0[6]));
LUT4 #(
    .INIT(16'h0008)) 
     \converge_cnt[7]_i_1__1 
       (.I0(\n_4_converge_cnt_reg[7]_i_2__1 ),
        .I1(\n_0_converge_cnt[21]_i_3__1 ),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[1]),
        .O(p_1_in__0[7]));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[7]_i_3__1 
       (.I0(\n_0_converge_cnt_reg[7] ),
        .O(\n_0_converge_cnt[7]_i_3__1 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[7]_i_4__1 
       (.I0(\n_0_converge_cnt_reg[6] ),
        .O(\n_0_converge_cnt[7]_i_4__1 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[7]_i_5__1 
       (.I0(\n_0_converge_cnt_reg[5] ),
        .O(\n_0_converge_cnt[7]_i_5__1 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[7]_i_6__1 
       (.I0(\n_0_converge_cnt_reg[4] ),
        .O(\n_0_converge_cnt[7]_i_6__1 ));
LUT4 #(
    .INIT(16'h0008)) 
     \converge_cnt[8]_i_1__1 
       (.I0(\n_7_converge_cnt_reg[11]_i_2__1 ),
        .I1(\n_0_converge_cnt[21]_i_3__1 ),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[1]),
        .O(p_1_in__0[8]));
LUT4 #(
    .INIT(16'h0008)) 
     \converge_cnt[9]_i_1__1 
       (.I0(\n_6_converge_cnt_reg[11]_i_2__1 ),
        .I1(\n_0_converge_cnt[21]_i_3__1 ),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[1]),
        .O(p_1_in__0[9]));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[0]),
        .Q(\n_0_converge_cnt_reg[0] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[10] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[10]),
        .Q(\n_0_converge_cnt_reg[10] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[11] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[11]),
        .Q(\n_0_converge_cnt_reg[11] ),
        .R(O7));
CARRY4 \converge_cnt_reg[11]_i_2__1 
       (.CI(\n_0_converge_cnt_reg[7]_i_2__1 ),
        .CO({\n_0_converge_cnt_reg[11]_i_2__1 ,\n_1_converge_cnt_reg[11]_i_2__1 ,\n_2_converge_cnt_reg[11]_i_2__1 ,\n_3_converge_cnt_reg[11]_i_2__1 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\n_4_converge_cnt_reg[11]_i_2__1 ,\n_5_converge_cnt_reg[11]_i_2__1 ,\n_6_converge_cnt_reg[11]_i_2__1 ,\n_7_converge_cnt_reg[11]_i_2__1 }),
        .S({\n_0_converge_cnt[11]_i_3__1 ,\n_0_converge_cnt[11]_i_4__1 ,\n_0_converge_cnt[11]_i_5__1 ,\n_0_converge_cnt[11]_i_6__1 }));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[12] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[12]),
        .Q(\n_0_converge_cnt_reg[12] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[13] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[13]),
        .Q(\n_0_converge_cnt_reg[13] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[14] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[14]),
        .Q(\n_0_converge_cnt_reg[14] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[15] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[15]),
        .Q(\n_0_converge_cnt_reg[15] ),
        .R(O7));
CARRY4 \converge_cnt_reg[15]_i_2__1 
       (.CI(\n_0_converge_cnt_reg[11]_i_2__1 ),
        .CO({\n_0_converge_cnt_reg[15]_i_2__1 ,\n_1_converge_cnt_reg[15]_i_2__1 ,\n_2_converge_cnt_reg[15]_i_2__1 ,\n_3_converge_cnt_reg[15]_i_2__1 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\n_4_converge_cnt_reg[15]_i_2__1 ,\n_5_converge_cnt_reg[15]_i_2__1 ,\n_6_converge_cnt_reg[15]_i_2__1 ,\n_7_converge_cnt_reg[15]_i_2__1 }),
        .S({\n_0_converge_cnt[15]_i_3__1 ,\n_0_converge_cnt[15]_i_4__1 ,\n_0_converge_cnt[15]_i_5__1 ,\n_0_converge_cnt[15]_i_6__1 }));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[16] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[16]),
        .Q(\n_0_converge_cnt_reg[16] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[17] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[17]),
        .Q(\n_0_converge_cnt_reg[17] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[18] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[18]),
        .Q(\n_0_converge_cnt_reg[18] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[19] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[19]),
        .Q(\n_0_converge_cnt_reg[19] ),
        .R(O7));
CARRY4 \converge_cnt_reg[19]_i_2__1 
       (.CI(\n_0_converge_cnt_reg[15]_i_2__1 ),
        .CO({\n_0_converge_cnt_reg[19]_i_2__1 ,\n_1_converge_cnt_reg[19]_i_2__1 ,\n_2_converge_cnt_reg[19]_i_2__1 ,\n_3_converge_cnt_reg[19]_i_2__1 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\n_4_converge_cnt_reg[19]_i_2__1 ,\n_5_converge_cnt_reg[19]_i_2__1 ,\n_6_converge_cnt_reg[19]_i_2__1 ,\n_7_converge_cnt_reg[19]_i_2__1 }),
        .S({\n_0_converge_cnt[19]_i_3__1 ,\n_0_converge_cnt[19]_i_4__1 ,\n_0_converge_cnt[19]_i_5__1 ,\n_0_converge_cnt[19]_i_6__1 }));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[1]),
        .Q(\n_0_converge_cnt_reg[1] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[20] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[20]),
        .Q(\n_0_converge_cnt_reg[20] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[21] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[21]),
        .Q(\n_0_converge_cnt_reg[21] ),
        .R(O7));
CARRY4 \converge_cnt_reg[21]_i_2__1 
       (.CI(\n_0_converge_cnt_reg[19]_i_2__1 ),
        .CO({\NLW_converge_cnt_reg[21]_i_2__1_CO_UNCONNECTED [3:1],\n_3_converge_cnt_reg[21]_i_2__1 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\NLW_converge_cnt_reg[21]_i_2__1_O_UNCONNECTED [3:2],\n_6_converge_cnt_reg[21]_i_2__1 ,\n_7_converge_cnt_reg[21]_i_2__1 }),
        .S({\<const0> ,\<const0> ,\n_0_converge_cnt[21]_i_4__1 ,\n_0_converge_cnt[21]_i_5__1 }));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[2]),
        .Q(\n_0_converge_cnt_reg[2] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[3]),
        .Q(\n_0_converge_cnt_reg[3] ),
        .R(O7));
CARRY4 \converge_cnt_reg[3]_i_2__1 
       (.CI(\<const0> ),
        .CO({\n_0_converge_cnt_reg[3]_i_2__1 ,\n_1_converge_cnt_reg[3]_i_2__1 ,\n_2_converge_cnt_reg[3]_i_2__1 ,\n_3_converge_cnt_reg[3]_i_2__1 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\n_0_converge_cnt_reg[0] }),
        .O({\n_4_converge_cnt_reg[3]_i_2__1 ,\n_5_converge_cnt_reg[3]_i_2__1 ,\n_6_converge_cnt_reg[3]_i_2__1 ,\n_7_converge_cnt_reg[3]_i_2__1 }),
        .S({\n_0_converge_cnt[3]_i_3__1 ,\n_0_converge_cnt[3]_i_4__1 ,\n_0_converge_cnt[3]_i_5__1 ,\n_0_converge_cnt[3]_i_6__1 }));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[4]),
        .Q(\n_0_converge_cnt_reg[4] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[5]),
        .Q(\n_0_converge_cnt_reg[5] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[6] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[6]),
        .Q(\n_0_converge_cnt_reg[6] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[7] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[7]),
        .Q(\n_0_converge_cnt_reg[7] ),
        .R(O7));
CARRY4 \converge_cnt_reg[7]_i_2__1 
       (.CI(\n_0_converge_cnt_reg[3]_i_2__1 ),
        .CO({\n_0_converge_cnt_reg[7]_i_2__1 ,\n_1_converge_cnt_reg[7]_i_2__1 ,\n_2_converge_cnt_reg[7]_i_2__1 ,\n_3_converge_cnt_reg[7]_i_2__1 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\n_4_converge_cnt_reg[7]_i_2__1 ,\n_5_converge_cnt_reg[7]_i_2__1 ,\n_6_converge_cnt_reg[7]_i_2__1 ,\n_7_converge_cnt_reg[7]_i_2__1 }),
        .S({\n_0_converge_cnt[7]_i_3__1 ,\n_0_converge_cnt[7]_i_4__1 ,\n_0_converge_cnt[7]_i_5__1 ,\n_0_converge_cnt[7]_i_6__1 }));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[8] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[8]),
        .Q(\n_0_converge_cnt_reg[8] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[9] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[9]),
        .Q(\n_0_converge_cnt_reg[9] ),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \fs_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I19[0]),
        .Q(fs_reg1[0]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \fs_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I19[1]),
        .Q(fs_reg1[1]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \fs_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I19[2]),
        .Q(fs_reg1[2]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \fs_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I19[3]),
        .Q(fs_reg1[3]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \fs_reg1_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I19[4]),
        .Q(fs_reg1[4]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \fs_reg1_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I19[5]),
        .Q(fs_reg1[5]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \fs_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(fs_reg1[0]),
        .Q(fs_reg2[0]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \fs_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(fs_reg1[1]),
        .Q(fs_reg2[1]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \fs_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(fs_reg1[2]),
        .Q(fs_reg2[2]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \fs_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(fs_reg1[3]),
        .Q(fs_reg2[3]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \fs_reg2_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(fs_reg1[4]),
        .Q(fs_reg2[4]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \fs_reg2_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(fs_reg1[5]),
        .Q(fs_reg2[5]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \lf_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I20[0]),
        .Q(lf_reg1[0]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \lf_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I20[1]),
        .Q(lf_reg1[1]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \lf_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I20[2]),
        .Q(lf_reg1[2]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \lf_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I20[3]),
        .Q(lf_reg1[3]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \lf_reg1_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I20[4]),
        .Q(lf_reg1[4]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \lf_reg1_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I20[5]),
        .Q(lf_reg1[5]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \lf_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(lf_reg1[0]),
        .Q(lf_reg2[0]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \lf_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(lf_reg1[1]),
        .Q(lf_reg2[1]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \lf_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(lf_reg1[2]),
        .Q(lf_reg2[2]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \lf_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(lf_reg1[3]),
        .Q(lf_reg2[3]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \lf_reg2_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(lf_reg1[4]),
        .Q(lf_reg2[4]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \lf_reg2_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(lf_reg1[5]),
        .Q(lf_reg2[5]),
        .R(O7));
LUT6 #(
    .INIT(64'h00000000EBFF2800)) 
     lffs_sel_i_1__1
       (.I0(rxeqscan_lffs_sel),
        .I1(fsm_reg[3]),
        .I2(fsm_reg[2]),
        .I3(n_0_lffs_sel_i_2__1),
        .I4(n_0_lffs_sel_i_3__1),
        .I5(I1),
        .O(n_0_lffs_sel_i_1__1));
LUT2 #(
    .INIT(4'h1)) 
     lffs_sel_i_2__1
       (.I0(fsm_reg[1]),
        .I1(fsm_reg[0]),
        .O(n_0_lffs_sel_i_2__1));
LUT6 #(
    .INIT(64'h0000000000000020)) 
     lffs_sel_i_3__1
       (.I0(fsm_reg[0]),
        .I1(preset_valid_reg2),
        .I2(new_txcoeff_req_reg2),
        .I3(fsm_reg[2]),
        .I4(fsm_reg[1]),
        .I5(fsm_reg[3]),
        .O(n_0_lffs_sel_i_3__1));
FDRE #(
    .INIT(1'b0)) 
     lffs_sel_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_lffs_sel_i_1__1),
        .Q(rxeqscan_lffs_sel),
        .R(\<const0> ));
LUT6 #(
    .INIT(64'h0001014600000040)) 
     \new_txcoeff[2]_i_1__1 
       (.I0(fsm_reg[1]),
        .I1(fsm_reg[0]),
        .I2(\n_0_new_txcoeff[2]_i_2__1 ),
        .I3(fsm_reg[3]),
        .I4(fsm_reg[2]),
        .I5(new_txcoeff),
        .O(\n_0_new_txcoeff[2]_i_1__1 ));
LUT5 #(
    .INIT(32'h00000100)) 
     \new_txcoeff[2]_i_2__1 
       (.I0(fsm_reg[3]),
        .I1(fsm_reg[1]),
        .I2(fsm_reg[2]),
        .I3(new_txcoeff_req_reg2),
        .I4(preset_valid_reg2),
        .O(\n_0_new_txcoeff[2]_i_2__1 ));
LUT5 #(
    .INIT(32'h00020000)) 
     new_txcoeff_done_i_1__1
       (.I0(new_txcoeff_req_reg2),
        .I1(fsm_reg[1]),
        .I2(fsm_reg[0]),
        .I3(fsm_reg[2]),
        .I4(fsm_reg[3]),
        .O(n_0_new_txcoeff_done_i_1__1));
FDRE #(
    .INIT(1'b0)) 
     new_txcoeff_done_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_new_txcoeff_done_i_1__1),
        .Q(rxeqscan_new_txcoeff_done),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \new_txcoeff_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_new_txcoeff[2]_i_1__1 ),
        .Q(new_txcoeff),
        .R(O7));
(* ASYNC_REG *) 
   FDRE new_txcoeff_req_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_new_txcoeff_req),
        .Q(new_txcoeff_req_reg1),
        .R(O7));
(* ASYNC_REG *) 
   FDRE new_txcoeff_req_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(new_txcoeff_req_reg1),
        .Q(new_txcoeff_req_reg2),
        .R(O7));
LUT5 #(
    .INIT(32'h0000004A)) 
     preset_done_i_1__1
       (.I0(fsm_reg[1]),
        .I1(preset_valid_reg2),
        .I2(fsm_reg[0]),
        .I3(fsm_reg[3]),
        .I4(fsm_reg[2]),
        .O(n_0_preset_done_i_1__1));
FDRE #(
    .INIT(1'b0)) 
     preset_done_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_preset_done_i_1__1),
        .Q(rxeqscan_preset_done),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \preset_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I16[0]),
        .Q(preset_reg1[0]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \preset_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I16[1]),
        .Q(preset_reg1[1]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \preset_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I16[2]),
        .Q(preset_reg1[2]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \preset_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(preset_reg1[0]),
        .Q(preset_reg2[0]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \preset_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(preset_reg1[1]),
        .Q(preset_reg2[1]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \preset_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(preset_reg1[2]),
        .Q(preset_reg2[2]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE preset_valid_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_preset_valid),
        .Q(preset_valid_reg1),
        .R(O7));
(* ASYNC_REG *) 
   FDRE preset_valid_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(preset_valid_reg1),
        .Q(preset_valid_reg2),
        .R(O7));
LUT6 #(
    .INIT(64'h5400FFFF54000000)) 
     rxeq_adapt_done_i_1__1
       (.I0(I3),
        .I1(I2),
        .I2(rxeqscan_adapt_done),
        .I3(rxeqscan_new_txcoeff_done),
        .I4(rxeq_adapt_done),
        .I5(O39),
        .O(O5));
LUT5 #(
    .INIT(32'h00002E2A)) 
     rxeq_adapt_done_reg_i_1__1
       (.I0(I2),
        .I1(n_0_rxeq_adapt_done_reg_i_2__1),
        .I2(I3),
        .I3(rxeqscan_adapt_done),
        .I4(I1),
        .O(O1));
LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFEEE)) 
     rxeq_adapt_done_reg_i_2__1
       (.I0(I9),
        .I1(n_0_rxeq_adapt_done_reg_i_5__1),
        .I2(Q[5]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(Q[1]),
        .O(n_0_rxeq_adapt_done_reg_i_2__1));
LUT6 #(
    .INIT(64'hFFFFFFFEAAAAA8A8)) 
     rxeq_adapt_done_reg_i_5__1
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[5]),
        .I3(rxeqscan_new_txcoeff_done),
        .I4(I7),
        .I5(Q[4]),
        .O(n_0_rxeq_adapt_done_reg_i_5__1));
LUT6 #(
    .INIT(64'h0001010000010000)) 
     rxeq_done_i_1__1
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(I7),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(rxeqscan_new_txcoeff_done),
        .O(O3));
LUT6 #(
    .INIT(64'hAAABFFFFAAAB0000)) 
     rxeq_lffs_sel_i_1__1
       (.I0(I13),
        .I1(n_0_rxeq_lffs_sel_i_2__1),
        .I2(Q[5]),
        .I3(I14),
        .I4(rxeq_adapt_done),
        .I5(I15),
        .O(O6));
LUT5 #(
    .INIT(32'hEFFFFFFF)) 
     rxeq_lffs_sel_i_2__1
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(rxeqscan_new_txcoeff_done),
        .I3(Q[4]),
        .I4(rxeqscan_lffs_sel),
        .O(n_0_rxeq_lffs_sel_i_2__1));
LUT6 #(
    .INIT(64'hAAAAAEFBAAAAA208)) 
     \rxeq_new_txcoeff[2]_i_1__1 
       (.I0(\n_0_rxeq_new_txcoeff[2]_i_2__1 ),
        .I1(I12),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\n_0_rxeq_new_txcoeff[2]_i_3__1 ),
        .I5(rxeq_new_txcoeff),
        .O(O4));
LUT6 #(
    .INIT(64'h0000001000000000)) 
     \rxeq_new_txcoeff[2]_i_2__1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(I7),
        .I5(new_txcoeff),
        .O(\n_0_rxeq_new_txcoeff[2]_i_2__1 ));
LUT6 #(
    .INIT(64'hFFFEFEEAFFFEFEE8)) 
     \rxeq_new_txcoeff[2]_i_3__1 
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(rxeqscan_new_txcoeff_done),
        .O(\n_0_rxeq_new_txcoeff[2]_i_3__1 ));
LUT6 #(
    .INIT(64'h0000000000000004)) 
     rxeq_new_txcoeff_req_i_1__1
       (.I0(rxeqscan_new_txcoeff_done),
        .I1(Q[4]),
        .I2(I7),
        .I3(Q[5]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(O2));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I18[0]),
        .Q(txcoeff_reg1[0]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg1_reg[10] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I18[10]),
        .Q(txcoeff_reg1[10]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg1_reg[11] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I18[11]),
        .Q(txcoeff_reg1[11]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg1_reg[12] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I18[12]),
        .Q(txcoeff_reg1[12]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg1_reg[13] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I18[13]),
        .Q(txcoeff_reg1[13]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg1_reg[14] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I18[14]),
        .Q(txcoeff_reg1[14]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg1_reg[15] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I18[15]),
        .Q(txcoeff_reg1[15]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg1_reg[16] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I18[16]),
        .Q(txcoeff_reg1[16]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg1_reg[17] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I18[17]),
        .Q(txcoeff_reg1[17]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I18[1]),
        .Q(txcoeff_reg1[1]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I18[2]),
        .Q(txcoeff_reg1[2]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I18[3]),
        .Q(txcoeff_reg1[3]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg1_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I18[4]),
        .Q(txcoeff_reg1[4]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg1_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I18[5]),
        .Q(txcoeff_reg1[5]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg1_reg[6] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I18[6]),
        .Q(txcoeff_reg1[6]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg1_reg[7] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I18[7]),
        .Q(txcoeff_reg1[7]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg1_reg[8] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I18[8]),
        .Q(txcoeff_reg1[8]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg1_reg[9] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I18[9]),
        .Q(txcoeff_reg1[9]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txcoeff_reg1[0]),
        .Q(txcoeff_reg2[0]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg2_reg[10] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txcoeff_reg1[10]),
        .Q(txcoeff_reg2[10]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg2_reg[11] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txcoeff_reg1[11]),
        .Q(txcoeff_reg2[11]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg2_reg[12] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txcoeff_reg1[12]),
        .Q(txcoeff_reg2[12]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg2_reg[13] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txcoeff_reg1[13]),
        .Q(txcoeff_reg2[13]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg2_reg[14] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txcoeff_reg1[14]),
        .Q(txcoeff_reg2[14]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg2_reg[15] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txcoeff_reg1[15]),
        .Q(txcoeff_reg2[15]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg2_reg[16] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txcoeff_reg1[16]),
        .Q(txcoeff_reg2[16]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg2_reg[17] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txcoeff_reg1[17]),
        .Q(txcoeff_reg2[17]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txcoeff_reg1[1]),
        .Q(txcoeff_reg2[1]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txcoeff_reg1[2]),
        .Q(txcoeff_reg2[2]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txcoeff_reg1[3]),
        .Q(txcoeff_reg2[3]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg2_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txcoeff_reg1[4]),
        .Q(txcoeff_reg2[4]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg2_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txcoeff_reg1[5]),
        .Q(txcoeff_reg2[5]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg2_reg[6] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txcoeff_reg1[6]),
        .Q(txcoeff_reg2[6]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg2_reg[7] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txcoeff_reg1[7]),
        .Q(txcoeff_reg2[7]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg2_reg[8] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txcoeff_reg1[8]),
        .Q(txcoeff_reg2[8]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg2_reg[9] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txcoeff_reg1[9]),
        .Q(txcoeff_reg2[9]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txpreset_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I17[0]),
        .Q(txpreset_reg1[0]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txpreset_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I17[1]),
        .Q(txpreset_reg1[1]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txpreset_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I17[2]),
        .Q(txpreset_reg1[2]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txpreset_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I17[3]),
        .Q(txpreset_reg1[3]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txpreset_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txpreset_reg1[0]),
        .Q(txpreset_reg2[0]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txpreset_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txpreset_reg1[1]),
        .Q(txpreset_reg2[1]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txpreset_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txpreset_reg1[2]),
        .Q(txpreset_reg2[2]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txpreset_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txpreset_reg1[3]),
        .Q(txpreset_reg2[3]),
        .R(O7));
endmodule

(* ORIG_REF_NAME = "vc709_pcie_x8_gen3_rxeq_scan" *) 
module vc709_pcie_x8_gen3vc709_pcie_x8_gen3_rxeq_scan_43
   (O1,
    D,
    O2,
    O3,
    O4,
    O5,
    O6,
    O7,
    rxeq_preset_valid,
    pipe_pclk_in,
    rxeq_new_txcoeff_req,
    out,
    I1,
    I2,
    I3,
    I4,
    I5,
    I6,
    Q,
    I7,
    I8,
    I9,
    I10,
    I11,
    I12,
    rxeq_new_txcoeff,
    rxeq_adapt_done,
    O44,
    I13,
    I14,
    I15,
    I16,
    I17,
    I18,
    I19,
    I20);
  output O1;
  output [2:0]D;
  output O2;
  output O3;
  output O4;
  output O5;
  output O6;
  input [0:0]O7;
  input rxeq_preset_valid;
  input pipe_pclk_in;
  input rxeq_new_txcoeff_req;
  input [1:0]out;
  input I1;
  input I2;
  input I3;
  input I4;
  input I5;
  input I6;
  input [5:0]Q;
  input I7;
  input I8;
  input I9;
  input I10;
  input I11;
  input I12;
  input [0:0]rxeq_new_txcoeff;
  input rxeq_adapt_done;
  input O44;
  input I13;
  input I14;
  input I15;
  input [2:0]I16;
  input [3:0]I17;
  input [17:0]I18;
  input [5:0]I19;
  input [5:0]I20;

  wire \<const0> ;
  wire \<const1> ;
  wire [2:0]D;
  wire I1;
  wire I10;
  wire I11;
  wire I12;
  wire I13;
  wire I14;
  wire I15;
  wire [2:0]I16;
  wire [3:0]I17;
  wire [17:0]I18;
  wire [5:0]I19;
  wire I2;
  wire [5:0]I20;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire O44;
  wire O5;
  wire O6;
  wire [0:0]O7;
  wire [5:0]Q;
  wire adapt_done_cnt;
  wire [5:0]fs_reg1;
  wire [5:0]fs_reg2;
  wire [3:0]fsm_reg;
  wire [5:0]lf_reg1;
  wire [5:0]lf_reg2;
  wire \n_0_FSM_onehot_fsm[1]_i_1__6 ;
  wire \n_0_FSM_onehot_fsm[1]_i_2__6 ;
  wire \n_0_FSM_onehot_fsm[2]_i_1__6 ;
  wire \n_0_FSM_onehot_fsm[3]_i_1__6 ;
  wire \n_0_FSM_onehot_fsm[3]_i_2__6 ;
  wire \n_0_FSM_onehot_fsm[3]_i_3__6 ;
  wire \n_0_FSM_onehot_fsm[3]_i_4__6 ;
  wire \n_0_FSM_onehot_fsm[3]_i_5__6 ;
  wire \n_0_FSM_onehot_fsm[3]_i_6__6 ;
  wire \n_0_FSM_onehot_fsm[3]_i_7__6 ;
  wire \n_0_FSM_onehot_fsm[3]_i_8__6 ;
  wire \n_0_FSM_onehot_fsm[4]_i_10__6 ;
  wire \n_0_FSM_onehot_fsm[4]_i_11__6 ;
  wire \n_0_FSM_onehot_fsm[4]_i_12__6 ;
  wire \n_0_FSM_onehot_fsm[4]_i_1__6 ;
  wire \n_0_FSM_onehot_fsm[4]_i_2__6 ;
  wire \n_0_FSM_onehot_fsm[4]_i_3__6 ;
  wire \n_0_FSM_onehot_fsm[4]_i_4__6 ;
  wire \n_0_FSM_onehot_fsm[4]_i_5__6 ;
  wire \n_0_FSM_onehot_fsm[4]_i_6__6 ;
  wire \n_0_FSM_onehot_fsm[4]_i_7__6 ;
  wire \n_0_FSM_onehot_fsm[4]_i_9__6 ;
  wire \n_0_FSM_onehot_fsm_reg[0] ;
  wire n_0_adapt_done_cnt_i_1__6;
  wire n_0_adapt_done_cnt_i_2__6;
  wire n_0_adapt_done_cnt_i_3__6;
  wire n_0_adapt_done_i_1__6;
  wire \n_0_converge_cnt[11]_i_3__6 ;
  wire \n_0_converge_cnt[11]_i_4__6 ;
  wire \n_0_converge_cnt[11]_i_5__6 ;
  wire \n_0_converge_cnt[11]_i_6__6 ;
  wire \n_0_converge_cnt[15]_i_3__6 ;
  wire \n_0_converge_cnt[15]_i_4__6 ;
  wire \n_0_converge_cnt[15]_i_5__6 ;
  wire \n_0_converge_cnt[15]_i_6__6 ;
  wire \n_0_converge_cnt[19]_i_3__6 ;
  wire \n_0_converge_cnt[19]_i_4__6 ;
  wire \n_0_converge_cnt[19]_i_5__6 ;
  wire \n_0_converge_cnt[19]_i_6__6 ;
  wire \n_0_converge_cnt[21]_i_3__6 ;
  wire \n_0_converge_cnt[21]_i_4__6 ;
  wire \n_0_converge_cnt[21]_i_5__6 ;
  wire \n_0_converge_cnt[3]_i_3__6 ;
  wire \n_0_converge_cnt[3]_i_4__6 ;
  wire \n_0_converge_cnt[3]_i_5__6 ;
  wire \n_0_converge_cnt[3]_i_6__6 ;
  wire \n_0_converge_cnt[7]_i_3__6 ;
  wire \n_0_converge_cnt[7]_i_4__6 ;
  wire \n_0_converge_cnt[7]_i_5__6 ;
  wire \n_0_converge_cnt[7]_i_6__6 ;
  wire \n_0_converge_cnt_reg[0] ;
  wire \n_0_converge_cnt_reg[10] ;
  wire \n_0_converge_cnt_reg[11] ;
  wire \n_0_converge_cnt_reg[11]_i_2__6 ;
  wire \n_0_converge_cnt_reg[12] ;
  wire \n_0_converge_cnt_reg[13] ;
  wire \n_0_converge_cnt_reg[14] ;
  wire \n_0_converge_cnt_reg[15] ;
  wire \n_0_converge_cnt_reg[15]_i_2__6 ;
  wire \n_0_converge_cnt_reg[16] ;
  wire \n_0_converge_cnt_reg[17] ;
  wire \n_0_converge_cnt_reg[18] ;
  wire \n_0_converge_cnt_reg[19] ;
  wire \n_0_converge_cnt_reg[19]_i_2__6 ;
  wire \n_0_converge_cnt_reg[1] ;
  wire \n_0_converge_cnt_reg[20] ;
  wire \n_0_converge_cnt_reg[21] ;
  wire \n_0_converge_cnt_reg[2] ;
  wire \n_0_converge_cnt_reg[3] ;
  wire \n_0_converge_cnt_reg[3]_i_2__6 ;
  wire \n_0_converge_cnt_reg[4] ;
  wire \n_0_converge_cnt_reg[5] ;
  wire \n_0_converge_cnt_reg[6] ;
  wire \n_0_converge_cnt_reg[7] ;
  wire \n_0_converge_cnt_reg[7]_i_2__6 ;
  wire \n_0_converge_cnt_reg[8] ;
  wire \n_0_converge_cnt_reg[9] ;
  wire n_0_lffs_sel_i_1__6;
  wire n_0_lffs_sel_i_2__6;
  wire n_0_lffs_sel_i_3__6;
  wire \n_0_new_txcoeff[2]_i_1__6 ;
  wire \n_0_new_txcoeff[2]_i_2__6 ;
  wire n_0_new_txcoeff_done_i_1__6;
  wire n_0_preset_done_i_1__6;
  wire n_0_rxeq_adapt_done_reg_i_2__6;
  wire n_0_rxeq_adapt_done_reg_i_5__6;
  wire n_0_rxeq_lffs_sel_i_2__6;
  wire \n_0_rxeq_new_txcoeff[2]_i_2__6 ;
  wire \n_0_rxeq_new_txcoeff[2]_i_3__6 ;
  wire \n_1_converge_cnt_reg[11]_i_2__6 ;
  wire \n_1_converge_cnt_reg[15]_i_2__6 ;
  wire \n_1_converge_cnt_reg[19]_i_2__6 ;
  wire \n_1_converge_cnt_reg[3]_i_2__6 ;
  wire \n_1_converge_cnt_reg[7]_i_2__6 ;
  wire \n_2_converge_cnt_reg[11]_i_2__6 ;
  wire \n_2_converge_cnt_reg[15]_i_2__6 ;
  wire \n_2_converge_cnt_reg[19]_i_2__6 ;
  wire \n_2_converge_cnt_reg[3]_i_2__6 ;
  wire \n_2_converge_cnt_reg[7]_i_2__6 ;
  wire \n_3_converge_cnt_reg[11]_i_2__6 ;
  wire \n_3_converge_cnt_reg[15]_i_2__6 ;
  wire \n_3_converge_cnt_reg[19]_i_2__6 ;
  wire \n_3_converge_cnt_reg[21]_i_2__6 ;
  wire \n_3_converge_cnt_reg[3]_i_2__6 ;
  wire \n_3_converge_cnt_reg[7]_i_2__6 ;
  wire \n_4_converge_cnt_reg[11]_i_2__6 ;
  wire \n_4_converge_cnt_reg[15]_i_2__6 ;
  wire \n_4_converge_cnt_reg[19]_i_2__6 ;
  wire \n_4_converge_cnt_reg[3]_i_2__6 ;
  wire \n_4_converge_cnt_reg[7]_i_2__6 ;
  wire \n_5_converge_cnt_reg[11]_i_2__6 ;
  wire \n_5_converge_cnt_reg[15]_i_2__6 ;
  wire \n_5_converge_cnt_reg[19]_i_2__6 ;
  wire \n_5_converge_cnt_reg[3]_i_2__6 ;
  wire \n_5_converge_cnt_reg[7]_i_2__6 ;
  wire \n_6_converge_cnt_reg[11]_i_2__6 ;
  wire \n_6_converge_cnt_reg[15]_i_2__6 ;
  wire \n_6_converge_cnt_reg[19]_i_2__6 ;
  wire \n_6_converge_cnt_reg[21]_i_2__6 ;
  wire \n_6_converge_cnt_reg[3]_i_2__6 ;
  wire \n_6_converge_cnt_reg[7]_i_2__6 ;
  wire \n_7_converge_cnt_reg[11]_i_2__6 ;
  wire \n_7_converge_cnt_reg[15]_i_2__6 ;
  wire \n_7_converge_cnt_reg[19]_i_2__6 ;
  wire \n_7_converge_cnt_reg[21]_i_2__6 ;
  wire \n_7_converge_cnt_reg[3]_i_2__6 ;
  wire \n_7_converge_cnt_reg[7]_i_2__6 ;
  wire [2:2]new_txcoeff;
  wire new_txcoeff_req_reg1;
  wire new_txcoeff_req_reg2;
  wire [1:0]out;
  wire [21:0]p_1_in__0;
  wire pipe_pclk_in;
  wire [2:0]preset_reg1;
  wire [2:0]preset_reg2;
  wire preset_valid_reg1;
  wire preset_valid_reg2;
  wire rxeq_adapt_done;
  wire [0:0]rxeq_new_txcoeff;
  wire rxeq_new_txcoeff_req;
  wire rxeq_preset_valid;
  wire rxeqscan_adapt_done;
  wire rxeqscan_lffs_sel;
  wire rxeqscan_new_txcoeff_done;
  wire rxeqscan_preset_done;
  wire [17:0]txcoeff_reg1;
  wire [17:0]txcoeff_reg2;
  wire [3:0]txpreset_reg1;
  wire [3:0]txpreset_reg2;
  wire [3:1]\NLW_converge_cnt_reg[21]_i_2__6_CO_UNCONNECTED ;
  wire [3:2]\NLW_converge_cnt_reg[21]_i_2__6_O_UNCONNECTED ;

LUT6 #(
    .INIT(64'hFFFFFFFFEE8CFF8D)) 
     \FSM_onehot_fsm[1]_i_1__6 
       (.I0(fsm_reg[2]),
        .I1(fsm_reg[3]),
        .I2(new_txcoeff_req_reg2),
        .I3(fsm_reg[1]),
        .I4(preset_valid_reg2),
        .I5(\n_0_FSM_onehot_fsm[1]_i_2__6 ),
        .O(\n_0_FSM_onehot_fsm[1]_i_1__6 ));
(* SOFT_HLUTNM = "soft_lutpair392" *) 
   LUT5 #(
    .INIT(32'hFFFEAAAB)) 
     \FSM_onehot_fsm[1]_i_2__6 
       (.I0(\n_0_FSM_onehot_fsm_reg[0] ),
        .I1(fsm_reg[3]),
        .I2(fsm_reg[1]),
        .I3(fsm_reg[2]),
        .I4(fsm_reg[0]),
        .O(\n_0_FSM_onehot_fsm[1]_i_2__6 ));
LUT6 #(
    .INIT(64'h0000000000060000)) 
     \FSM_onehot_fsm[2]_i_1__6 
       (.I0(fsm_reg[0]),
        .I1(fsm_reg[1]),
        .I2(fsm_reg[2]),
        .I3(fsm_reg[3]),
        .I4(preset_valid_reg2),
        .I5(\n_0_FSM_onehot_fsm_reg[0] ),
        .O(\n_0_FSM_onehot_fsm[2]_i_1__6 ));
LUT5 #(
    .INIT(32'h0000D5DD)) 
     \FSM_onehot_fsm[3]_i_1__6 
       (.I0(\n_0_FSM_onehot_fsm[3]_i_2__6 ),
        .I1(\n_0_FSM_onehot_fsm[3]_i_3__6 ),
        .I2(\n_0_FSM_onehot_fsm[4]_i_5__6 ),
        .I3(\n_0_FSM_onehot_fsm[3]_i_4__6 ),
        .I4(\n_0_FSM_onehot_fsm_reg[0] ),
        .O(\n_0_FSM_onehot_fsm[3]_i_1__6 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFDFFFF)) 
     \FSM_onehot_fsm[3]_i_2__6 
       (.I0(fsm_reg[0]),
        .I1(fsm_reg[2]),
        .I2(fsm_reg[1]),
        .I3(fsm_reg[3]),
        .I4(new_txcoeff_req_reg2),
        .I5(preset_valid_reg2),
        .O(\n_0_FSM_onehot_fsm[3]_i_2__6 ));
LUT6 #(
    .INIT(64'h00000000000E0000)) 
     \FSM_onehot_fsm[3]_i_3__6 
       (.I0(adapt_done_cnt),
        .I1(I8),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[0]),
        .I4(fsm_reg[2]),
        .I5(fsm_reg[1]),
        .O(\n_0_FSM_onehot_fsm[3]_i_3__6 ));
LUT6 #(
    .INIT(64'h2028000000000000)) 
     \FSM_onehot_fsm[3]_i_4__6 
       (.I0(\n_0_FSM_onehot_fsm[3]_i_5__6 ),
        .I1(\n_0_converge_cnt_reg[14] ),
        .I2(\n_0_converge_cnt_reg[13] ),
        .I3(\n_0_converge_cnt_reg[10] ),
        .I4(\n_0_FSM_onehot_fsm[3]_i_6__6 ),
        .I5(\n_0_FSM_onehot_fsm[3]_i_7__6 ),
        .O(\n_0_FSM_onehot_fsm[3]_i_4__6 ));
LUT6 #(
    .INIT(64'h0000000060600660)) 
     \FSM_onehot_fsm[3]_i_5__6 
       (.I0(\n_0_converge_cnt_reg[20] ),
        .I1(\n_0_converge_cnt_reg[21] ),
        .I2(\n_0_converge_cnt_reg[0] ),
        .I3(out[1]),
        .I4(out[0]),
        .I5(\n_0_FSM_onehot_fsm[4]_i_12__6 ),
        .O(\n_0_FSM_onehot_fsm[3]_i_5__6 ));
LUT6 #(
    .INIT(64'h0900000000000900)) 
     \FSM_onehot_fsm[3]_i_6__6 
       (.I0(\n_0_converge_cnt_reg[20] ),
        .I1(\n_0_converge_cnt_reg[14] ),
        .I2(\n_0_FSM_onehot_fsm[3]_i_8__6 ),
        .I3(\n_0_converge_cnt_reg[18] ),
        .I4(\n_0_converge_cnt_reg[2] ),
        .I5(\n_0_converge_cnt_reg[0] ),
        .O(\n_0_FSM_onehot_fsm[3]_i_6__6 ));
LUT4 #(
    .INIT(16'h400A)) 
     \FSM_onehot_fsm[3]_i_7__6 
       (.I0(\n_0_converge_cnt_reg[2] ),
        .I1(\n_0_converge_cnt_reg[10] ),
        .I2(\n_0_converge_cnt_reg[3] ),
        .I3(\n_0_converge_cnt_reg[8] ),
        .O(\n_0_FSM_onehot_fsm[3]_i_7__6 ));
LUT2 #(
    .INIT(4'h7)) 
     \FSM_onehot_fsm[3]_i_8__6 
       (.I0(\n_0_converge_cnt_reg[15] ),
        .I1(\n_0_converge_cnt_reg[9] ),
        .O(\n_0_FSM_onehot_fsm[3]_i_8__6 ));
LUT2 #(
    .INIT(4'h9)) 
     \FSM_onehot_fsm[4]_i_10__6 
       (.I0(\n_0_converge_cnt_reg[20] ),
        .I1(\n_0_converge_cnt_reg[21] ),
        .O(\n_0_FSM_onehot_fsm[4]_i_10__6 ));
LUT4 #(
    .INIT(16'h7FFF)) 
     \FSM_onehot_fsm[4]_i_11__6 
       (.I0(\n_0_converge_cnt_reg[16] ),
        .I1(\n_0_converge_cnt_reg[17] ),
        .I2(\n_0_converge_cnt_reg[11] ),
        .I3(\n_0_converge_cnt_reg[19] ),
        .O(\n_0_FSM_onehot_fsm[4]_i_11__6 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     \FSM_onehot_fsm[4]_i_12__6 
       (.I0(\n_0_converge_cnt_reg[1] ),
        .I1(\n_0_converge_cnt_reg[12] ),
        .I2(\n_0_converge_cnt_reg[6] ),
        .I3(\n_0_converge_cnt_reg[7] ),
        .I4(\n_0_converge_cnt_reg[5] ),
        .I5(\n_0_converge_cnt_reg[4] ),
        .O(\n_0_FSM_onehot_fsm[4]_i_12__6 ));
LUT6 #(
    .INIT(64'hAAAAAAAA0080AAAA)) 
     \FSM_onehot_fsm[4]_i_1__6 
       (.I0(\n_0_FSM_onehot_fsm[4]_i_2__6 ),
        .I1(\n_0_FSM_onehot_fsm[4]_i_3__6 ),
        .I2(\n_0_FSM_onehot_fsm[4]_i_4__6 ),
        .I3(\n_0_FSM_onehot_fsm[4]_i_5__6 ),
        .I4(\n_0_FSM_onehot_fsm[4]_i_6__6 ),
        .I5(\n_0_FSM_onehot_fsm[4]_i_7__6 ),
        .O(\n_0_FSM_onehot_fsm[4]_i_1__6 ));
LUT6 #(
    .INIT(64'h0000000000000450)) 
     \FSM_onehot_fsm[4]_i_2__6 
       (.I0(\n_0_FSM_onehot_fsm_reg[0] ),
        .I1(new_txcoeff_req_reg2),
        .I2(fsm_reg[2]),
        .I3(fsm_reg[3]),
        .I4(fsm_reg[1]),
        .I5(fsm_reg[0]),
        .O(\n_0_FSM_onehot_fsm[4]_i_2__6 ));
LUT6 #(
    .INIT(64'h8000000000004000)) 
     \FSM_onehot_fsm[4]_i_3__6 
       (.I0(I8),
        .I1(\n_0_converge_cnt_reg[15] ),
        .I2(\n_0_converge_cnt_reg[9] ),
        .I3(\n_0_converge_cnt_reg[18] ),
        .I4(\n_0_converge_cnt_reg[2] ),
        .I5(\n_0_converge_cnt_reg[0] ),
        .O(\n_0_FSM_onehot_fsm[4]_i_3__6 ));
LUT6 #(
    .INIT(64'h00000000000C8000)) 
     \FSM_onehot_fsm[4]_i_4__6 
       (.I0(\n_0_converge_cnt_reg[13] ),
        .I1(\n_0_FSM_onehot_fsm[4]_i_9__6 ),
        .I2(\n_0_converge_cnt_reg[8] ),
        .I3(\n_0_converge_cnt_reg[3] ),
        .I4(\n_0_converge_cnt_reg[2] ),
        .I5(\n_0_FSM_onehot_fsm[4]_i_10__6 ),
        .O(\n_0_FSM_onehot_fsm[4]_i_4__6 ));
LUT4 #(
    .INIT(16'hAEFE)) 
     \FSM_onehot_fsm[4]_i_5__6 
       (.I0(\n_0_FSM_onehot_fsm[4]_i_11__6 ),
        .I1(\n_0_converge_cnt_reg[13] ),
        .I2(\n_0_converge_cnt_reg[10] ),
        .I3(\n_0_converge_cnt_reg[8] ),
        .O(\n_0_FSM_onehot_fsm[4]_i_5__6 ));
LUT3 #(
    .INIT(8'hDF)) 
     \FSM_onehot_fsm[4]_i_6__6 
       (.I0(fsm_reg[3]),
        .I1(fsm_reg[2]),
        .I2(new_txcoeff_req_reg2),
        .O(\n_0_FSM_onehot_fsm[4]_i_6__6 ));
(* SOFT_HLUTNM = "soft_lutpair393" *) 
   LUT3 #(
    .INIT(8'h04)) 
     \FSM_onehot_fsm[4]_i_7__6 
       (.I0(adapt_done_cnt),
        .I1(out[1]),
        .I2(out[0]),
        .O(\n_0_FSM_onehot_fsm[4]_i_7__6 ));
LUT4 #(
    .INIT(16'h1004)) 
     \FSM_onehot_fsm[4]_i_9__6 
       (.I0(\n_0_FSM_onehot_fsm[4]_i_12__6 ),
        .I1(\n_0_converge_cnt_reg[13] ),
        .I2(\n_0_converge_cnt_reg[14] ),
        .I3(\n_0_converge_cnt_reg[20] ),
        .O(\n_0_FSM_onehot_fsm[4]_i_9__6 ));
FDRE #(
    .INIT(1'b1)) 
     \FSM_onehot_fsm_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(\n_0_FSM_onehot_fsm_reg[0] ),
        .R(O7));
FDSE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_FSM_onehot_fsm[1]_i_1__6 ),
        .Q(fsm_reg[0]),
        .S(O7));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_FSM_onehot_fsm[2]_i_1__6 ),
        .Q(fsm_reg[1]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_FSM_onehot_fsm[3]_i_1__6 ),
        .Q(fsm_reg[2]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_FSM_onehot_fsm[4]_i_1__6 ),
        .Q(fsm_reg[3]),
        .R(O7));
LUT6 #(
    .INIT(64'h0000000010BA0000)) 
     \FSM_onehot_fsm_rx[2]_i_1__6 
       (.I0(I4),
        .I1(out[1]),
        .I2(out[0]),
        .I3(rxeqscan_preset_done),
        .I4(I5),
        .I5(I6),
        .O(D[0]));
LUT5 #(
    .INIT(32'h0001C001)) 
     \FSM_onehot_fsm_rx[5]_i_1__6 
       (.I0(rxeqscan_new_txcoeff_done),
        .I1(I6),
        .I2(I5),
        .I3(I4),
        .I4(I11),
        .O(D[1]));
LUT6 #(
    .INIT(64'h0F05000C0005000C)) 
     \FSM_onehot_fsm_rx[6]_i_1__6 
       (.I0(I10),
        .I1(rxeqscan_new_txcoeff_done),
        .I2(I6),
        .I3(I5),
        .I4(I4),
        .I5(rxeqscan_preset_done),
        .O(D[2]));
GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
LUT6 #(
    .INIT(64'h0000000022262626)) 
     adapt_done_cnt_i_1__6
       (.I0(adapt_done_cnt),
        .I1(n_0_adapt_done_cnt_i_2__6),
        .I2(n_0_adapt_done_cnt_i_3__6),
        .I3(out[0]),
        .I4(out[1]),
        .I5(I1),
        .O(n_0_adapt_done_cnt_i_1__6));
LUT6 #(
    .INIT(64'hFFFEE9E9FFFEF9F9)) 
     adapt_done_cnt_i_2__6
       (.I0(fsm_reg[1]),
        .I1(fsm_reg[0]),
        .I2(fsm_reg[3]),
        .I3(\n_0_FSM_onehot_fsm[4]_i_7__6 ),
        .I4(fsm_reg[2]),
        .I5(new_txcoeff_req_reg2),
        .O(n_0_adapt_done_cnt_i_2__6));
(* SOFT_HLUTNM = "soft_lutpair392" *) 
   LUT4 #(
    .INIT(16'hFFFD)) 
     adapt_done_cnt_i_3__6
       (.I0(fsm_reg[3]),
        .I1(fsm_reg[2]),
        .I2(fsm_reg[0]),
        .I3(fsm_reg[1]),
        .O(n_0_adapt_done_cnt_i_3__6));
FDRE #(
    .INIT(1'b0)) 
     adapt_done_cnt_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_adapt_done_cnt_i_1__6),
        .Q(adapt_done_cnt),
        .R(\<const0> ));
LUT4 #(
    .INIT(16'hAA80)) 
     adapt_done_i_1__6
       (.I0(n_0_new_txcoeff_done_i_1__6),
        .I1(out[1]),
        .I2(out[0]),
        .I3(adapt_done_cnt),
        .O(n_0_adapt_done_i_1__6));
FDRE #(
    .INIT(1'b0)) 
     adapt_done_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_adapt_done_i_1__6),
        .Q(rxeqscan_adapt_done),
        .R(O7));
LUT4 #(
    .INIT(16'h0008)) 
     \converge_cnt[0]_i_1__14 
       (.I0(\n_0_converge_cnt[21]_i_3__6 ),
        .I1(\n_7_converge_cnt_reg[3]_i_2__6 ),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[1]),
        .O(p_1_in__0[0]));
LUT4 #(
    .INIT(16'h0008)) 
     \converge_cnt[10]_i_1__6 
       (.I0(\n_5_converge_cnt_reg[11]_i_2__6 ),
        .I1(\n_0_converge_cnt[21]_i_3__6 ),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[1]),
        .O(p_1_in__0[10]));
LUT4 #(
    .INIT(16'h0008)) 
     \converge_cnt[11]_i_1__6 
       (.I0(\n_4_converge_cnt_reg[11]_i_2__6 ),
        .I1(\n_0_converge_cnt[21]_i_3__6 ),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[1]),
        .O(p_1_in__0[11]));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[11]_i_3__6 
       (.I0(\n_0_converge_cnt_reg[11] ),
        .O(\n_0_converge_cnt[11]_i_3__6 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[11]_i_4__6 
       (.I0(\n_0_converge_cnt_reg[10] ),
        .O(\n_0_converge_cnt[11]_i_4__6 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[11]_i_5__6 
       (.I0(\n_0_converge_cnt_reg[9] ),
        .O(\n_0_converge_cnt[11]_i_5__6 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[11]_i_6__6 
       (.I0(\n_0_converge_cnt_reg[8] ),
        .O(\n_0_converge_cnt[11]_i_6__6 ));
LUT4 #(
    .INIT(16'h0008)) 
     \converge_cnt[12]_i_1__6 
       (.I0(\n_7_converge_cnt_reg[15]_i_2__6 ),
        .I1(\n_0_converge_cnt[21]_i_3__6 ),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[1]),
        .O(p_1_in__0[12]));
LUT4 #(
    .INIT(16'h0008)) 
     \converge_cnt[13]_i_1__6 
       (.I0(\n_6_converge_cnt_reg[15]_i_2__6 ),
        .I1(\n_0_converge_cnt[21]_i_3__6 ),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[1]),
        .O(p_1_in__0[13]));
LUT4 #(
    .INIT(16'h0008)) 
     \converge_cnt[14]_i_1__6 
       (.I0(\n_5_converge_cnt_reg[15]_i_2__6 ),
        .I1(\n_0_converge_cnt[21]_i_3__6 ),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[1]),
        .O(p_1_in__0[14]));
LUT4 #(
    .INIT(16'h0008)) 
     \converge_cnt[15]_i_1__6 
       (.I0(\n_4_converge_cnt_reg[15]_i_2__6 ),
        .I1(\n_0_converge_cnt[21]_i_3__6 ),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[1]),
        .O(p_1_in__0[15]));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[15]_i_3__6 
       (.I0(\n_0_converge_cnt_reg[15] ),
        .O(\n_0_converge_cnt[15]_i_3__6 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[15]_i_4__6 
       (.I0(\n_0_converge_cnt_reg[14] ),
        .O(\n_0_converge_cnt[15]_i_4__6 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[15]_i_5__6 
       (.I0(\n_0_converge_cnt_reg[13] ),
        .O(\n_0_converge_cnt[15]_i_5__6 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[15]_i_6__6 
       (.I0(\n_0_converge_cnt_reg[12] ),
        .O(\n_0_converge_cnt[15]_i_6__6 ));
LUT4 #(
    .INIT(16'h0008)) 
     \converge_cnt[16]_i_1__6 
       (.I0(\n_7_converge_cnt_reg[19]_i_2__6 ),
        .I1(\n_0_converge_cnt[21]_i_3__6 ),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[1]),
        .O(p_1_in__0[16]));
LUT4 #(
    .INIT(16'h0008)) 
     \converge_cnt[17]_i_1__6 
       (.I0(\n_6_converge_cnt_reg[19]_i_2__6 ),
        .I1(\n_0_converge_cnt[21]_i_3__6 ),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[1]),
        .O(p_1_in__0[17]));
(* SOFT_HLUTNM = "soft_lutpair394" *) 
   LUT4 #(
    .INIT(16'h0008)) 
     \converge_cnt[18]_i_1__6 
       (.I0(\n_5_converge_cnt_reg[19]_i_2__6 ),
        .I1(\n_0_converge_cnt[21]_i_3__6 ),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[1]),
        .O(p_1_in__0[18]));
(* SOFT_HLUTNM = "soft_lutpair394" *) 
   LUT4 #(
    .INIT(16'h0008)) 
     \converge_cnt[19]_i_1__6 
       (.I0(\n_4_converge_cnt_reg[19]_i_2__6 ),
        .I1(\n_0_converge_cnt[21]_i_3__6 ),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[1]),
        .O(p_1_in__0[19]));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[19]_i_3__6 
       (.I0(\n_0_converge_cnt_reg[19] ),
        .O(\n_0_converge_cnt[19]_i_3__6 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[19]_i_4__6 
       (.I0(\n_0_converge_cnt_reg[18] ),
        .O(\n_0_converge_cnt[19]_i_4__6 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[19]_i_5__6 
       (.I0(\n_0_converge_cnt_reg[17] ),
        .O(\n_0_converge_cnt[19]_i_5__6 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[19]_i_6__6 
       (.I0(\n_0_converge_cnt_reg[16] ),
        .O(\n_0_converge_cnt[19]_i_6__6 ));
LUT4 #(
    .INIT(16'h0008)) 
     \converge_cnt[1]_i_1__6 
       (.I0(\n_0_converge_cnt[21]_i_3__6 ),
        .I1(\n_6_converge_cnt_reg[3]_i_2__6 ),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[1]),
        .O(p_1_in__0[1]));
(* SOFT_HLUTNM = "soft_lutpair395" *) 
   LUT4 #(
    .INIT(16'h0008)) 
     \converge_cnt[20]_i_1__6 
       (.I0(\n_7_converge_cnt_reg[21]_i_2__6 ),
        .I1(\n_0_converge_cnt[21]_i_3__6 ),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[1]),
        .O(p_1_in__0[20]));
(* SOFT_HLUTNM = "soft_lutpair395" *) 
   LUT4 #(
    .INIT(16'h0008)) 
     \converge_cnt[21]_i_1__6 
       (.I0(\n_6_converge_cnt_reg[21]_i_2__6 ),
        .I1(\n_0_converge_cnt[21]_i_3__6 ),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[1]),
        .O(p_1_in__0[21]));
(* SOFT_HLUTNM = "soft_lutpair393" *) 
   LUT5 #(
    .INIT(32'h0000FB00)) 
     \converge_cnt[21]_i_3__6 
       (.I0(out[0]),
        .I1(out[1]),
        .I2(adapt_done_cnt),
        .I3(fsm_reg[2]),
        .I4(fsm_reg[0]),
        .O(\n_0_converge_cnt[21]_i_3__6 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[21]_i_4__6 
       (.I0(\n_0_converge_cnt_reg[21] ),
        .O(\n_0_converge_cnt[21]_i_4__6 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[21]_i_5__6 
       (.I0(\n_0_converge_cnt_reg[20] ),
        .O(\n_0_converge_cnt[21]_i_5__6 ));
LUT4 #(
    .INIT(16'h0008)) 
     \converge_cnt[2]_i_1__6 
       (.I0(\n_0_converge_cnt[21]_i_3__6 ),
        .I1(\n_5_converge_cnt_reg[3]_i_2__6 ),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[1]),
        .O(p_1_in__0[2]));
LUT4 #(
    .INIT(16'h0008)) 
     \converge_cnt[3]_i_1__6 
       (.I0(\n_0_converge_cnt[21]_i_3__6 ),
        .I1(\n_4_converge_cnt_reg[3]_i_2__6 ),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[1]),
        .O(p_1_in__0[3]));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[3]_i_3__6 
       (.I0(\n_0_converge_cnt_reg[3] ),
        .O(\n_0_converge_cnt[3]_i_3__6 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[3]_i_4__6 
       (.I0(\n_0_converge_cnt_reg[2] ),
        .O(\n_0_converge_cnt[3]_i_4__6 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[3]_i_5__6 
       (.I0(\n_0_converge_cnt_reg[1] ),
        .O(\n_0_converge_cnt[3]_i_5__6 ));
LUT1 #(
    .INIT(2'h1)) 
     \converge_cnt[3]_i_6__6 
       (.I0(\n_0_converge_cnt_reg[0] ),
        .O(\n_0_converge_cnt[3]_i_6__6 ));
LUT4 #(
    .INIT(16'h0008)) 
     \converge_cnt[4]_i_1__6 
       (.I0(\n_7_converge_cnt_reg[7]_i_2__6 ),
        .I1(\n_0_converge_cnt[21]_i_3__6 ),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[1]),
        .O(p_1_in__0[4]));
LUT4 #(
    .INIT(16'h0008)) 
     \converge_cnt[5]_i_1__6 
       (.I0(\n_6_converge_cnt_reg[7]_i_2__6 ),
        .I1(\n_0_converge_cnt[21]_i_3__6 ),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[1]),
        .O(p_1_in__0[5]));
LUT4 #(
    .INIT(16'h0008)) 
     \converge_cnt[6]_i_1__6 
       (.I0(\n_5_converge_cnt_reg[7]_i_2__6 ),
        .I1(\n_0_converge_cnt[21]_i_3__6 ),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[1]),
        .O(p_1_in__0[6]));
LUT4 #(
    .INIT(16'h0008)) 
     \converge_cnt[7]_i_1__6 
       (.I0(\n_4_converge_cnt_reg[7]_i_2__6 ),
        .I1(\n_0_converge_cnt[21]_i_3__6 ),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[1]),
        .O(p_1_in__0[7]));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[7]_i_3__6 
       (.I0(\n_0_converge_cnt_reg[7] ),
        .O(\n_0_converge_cnt[7]_i_3__6 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[7]_i_4__6 
       (.I0(\n_0_converge_cnt_reg[6] ),
        .O(\n_0_converge_cnt[7]_i_4__6 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[7]_i_5__6 
       (.I0(\n_0_converge_cnt_reg[5] ),
        .O(\n_0_converge_cnt[7]_i_5__6 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[7]_i_6__6 
       (.I0(\n_0_converge_cnt_reg[4] ),
        .O(\n_0_converge_cnt[7]_i_6__6 ));
LUT4 #(
    .INIT(16'h0008)) 
     \converge_cnt[8]_i_1__6 
       (.I0(\n_7_converge_cnt_reg[11]_i_2__6 ),
        .I1(\n_0_converge_cnt[21]_i_3__6 ),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[1]),
        .O(p_1_in__0[8]));
LUT4 #(
    .INIT(16'h0008)) 
     \converge_cnt[9]_i_1__6 
       (.I0(\n_6_converge_cnt_reg[11]_i_2__6 ),
        .I1(\n_0_converge_cnt[21]_i_3__6 ),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[1]),
        .O(p_1_in__0[9]));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[0]),
        .Q(\n_0_converge_cnt_reg[0] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[10] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[10]),
        .Q(\n_0_converge_cnt_reg[10] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[11] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[11]),
        .Q(\n_0_converge_cnt_reg[11] ),
        .R(O7));
CARRY4 \converge_cnt_reg[11]_i_2__6 
       (.CI(\n_0_converge_cnt_reg[7]_i_2__6 ),
        .CO({\n_0_converge_cnt_reg[11]_i_2__6 ,\n_1_converge_cnt_reg[11]_i_2__6 ,\n_2_converge_cnt_reg[11]_i_2__6 ,\n_3_converge_cnt_reg[11]_i_2__6 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\n_4_converge_cnt_reg[11]_i_2__6 ,\n_5_converge_cnt_reg[11]_i_2__6 ,\n_6_converge_cnt_reg[11]_i_2__6 ,\n_7_converge_cnt_reg[11]_i_2__6 }),
        .S({\n_0_converge_cnt[11]_i_3__6 ,\n_0_converge_cnt[11]_i_4__6 ,\n_0_converge_cnt[11]_i_5__6 ,\n_0_converge_cnt[11]_i_6__6 }));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[12] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[12]),
        .Q(\n_0_converge_cnt_reg[12] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[13] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[13]),
        .Q(\n_0_converge_cnt_reg[13] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[14] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[14]),
        .Q(\n_0_converge_cnt_reg[14] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[15] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[15]),
        .Q(\n_0_converge_cnt_reg[15] ),
        .R(O7));
CARRY4 \converge_cnt_reg[15]_i_2__6 
       (.CI(\n_0_converge_cnt_reg[11]_i_2__6 ),
        .CO({\n_0_converge_cnt_reg[15]_i_2__6 ,\n_1_converge_cnt_reg[15]_i_2__6 ,\n_2_converge_cnt_reg[15]_i_2__6 ,\n_3_converge_cnt_reg[15]_i_2__6 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\n_4_converge_cnt_reg[15]_i_2__6 ,\n_5_converge_cnt_reg[15]_i_2__6 ,\n_6_converge_cnt_reg[15]_i_2__6 ,\n_7_converge_cnt_reg[15]_i_2__6 }),
        .S({\n_0_converge_cnt[15]_i_3__6 ,\n_0_converge_cnt[15]_i_4__6 ,\n_0_converge_cnt[15]_i_5__6 ,\n_0_converge_cnt[15]_i_6__6 }));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[16] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[16]),
        .Q(\n_0_converge_cnt_reg[16] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[17] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[17]),
        .Q(\n_0_converge_cnt_reg[17] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[18] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[18]),
        .Q(\n_0_converge_cnt_reg[18] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[19] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[19]),
        .Q(\n_0_converge_cnt_reg[19] ),
        .R(O7));
CARRY4 \converge_cnt_reg[19]_i_2__6 
       (.CI(\n_0_converge_cnt_reg[15]_i_2__6 ),
        .CO({\n_0_converge_cnt_reg[19]_i_2__6 ,\n_1_converge_cnt_reg[19]_i_2__6 ,\n_2_converge_cnt_reg[19]_i_2__6 ,\n_3_converge_cnt_reg[19]_i_2__6 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\n_4_converge_cnt_reg[19]_i_2__6 ,\n_5_converge_cnt_reg[19]_i_2__6 ,\n_6_converge_cnt_reg[19]_i_2__6 ,\n_7_converge_cnt_reg[19]_i_2__6 }),
        .S({\n_0_converge_cnt[19]_i_3__6 ,\n_0_converge_cnt[19]_i_4__6 ,\n_0_converge_cnt[19]_i_5__6 ,\n_0_converge_cnt[19]_i_6__6 }));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[1]),
        .Q(\n_0_converge_cnt_reg[1] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[20] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[20]),
        .Q(\n_0_converge_cnt_reg[20] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[21] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[21]),
        .Q(\n_0_converge_cnt_reg[21] ),
        .R(O7));
CARRY4 \converge_cnt_reg[21]_i_2__6 
       (.CI(\n_0_converge_cnt_reg[19]_i_2__6 ),
        .CO({\NLW_converge_cnt_reg[21]_i_2__6_CO_UNCONNECTED [3:1],\n_3_converge_cnt_reg[21]_i_2__6 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\NLW_converge_cnt_reg[21]_i_2__6_O_UNCONNECTED [3:2],\n_6_converge_cnt_reg[21]_i_2__6 ,\n_7_converge_cnt_reg[21]_i_2__6 }),
        .S({\<const0> ,\<const0> ,\n_0_converge_cnt[21]_i_4__6 ,\n_0_converge_cnt[21]_i_5__6 }));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[2]),
        .Q(\n_0_converge_cnt_reg[2] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[3]),
        .Q(\n_0_converge_cnt_reg[3] ),
        .R(O7));
CARRY4 \converge_cnt_reg[3]_i_2__6 
       (.CI(\<const0> ),
        .CO({\n_0_converge_cnt_reg[3]_i_2__6 ,\n_1_converge_cnt_reg[3]_i_2__6 ,\n_2_converge_cnt_reg[3]_i_2__6 ,\n_3_converge_cnt_reg[3]_i_2__6 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\n_0_converge_cnt_reg[0] }),
        .O({\n_4_converge_cnt_reg[3]_i_2__6 ,\n_5_converge_cnt_reg[3]_i_2__6 ,\n_6_converge_cnt_reg[3]_i_2__6 ,\n_7_converge_cnt_reg[3]_i_2__6 }),
        .S({\n_0_converge_cnt[3]_i_3__6 ,\n_0_converge_cnt[3]_i_4__6 ,\n_0_converge_cnt[3]_i_5__6 ,\n_0_converge_cnt[3]_i_6__6 }));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[4]),
        .Q(\n_0_converge_cnt_reg[4] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[5]),
        .Q(\n_0_converge_cnt_reg[5] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[6] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[6]),
        .Q(\n_0_converge_cnt_reg[6] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[7] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[7]),
        .Q(\n_0_converge_cnt_reg[7] ),
        .R(O7));
CARRY4 \converge_cnt_reg[7]_i_2__6 
       (.CI(\n_0_converge_cnt_reg[3]_i_2__6 ),
        .CO({\n_0_converge_cnt_reg[7]_i_2__6 ,\n_1_converge_cnt_reg[7]_i_2__6 ,\n_2_converge_cnt_reg[7]_i_2__6 ,\n_3_converge_cnt_reg[7]_i_2__6 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\n_4_converge_cnt_reg[7]_i_2__6 ,\n_5_converge_cnt_reg[7]_i_2__6 ,\n_6_converge_cnt_reg[7]_i_2__6 ,\n_7_converge_cnt_reg[7]_i_2__6 }),
        .S({\n_0_converge_cnt[7]_i_3__6 ,\n_0_converge_cnt[7]_i_4__6 ,\n_0_converge_cnt[7]_i_5__6 ,\n_0_converge_cnt[7]_i_6__6 }));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[8] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[8]),
        .Q(\n_0_converge_cnt_reg[8] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[9] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[9]),
        .Q(\n_0_converge_cnt_reg[9] ),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \fs_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I19[0]),
        .Q(fs_reg1[0]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \fs_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I19[1]),
        .Q(fs_reg1[1]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \fs_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I19[2]),
        .Q(fs_reg1[2]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \fs_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I19[3]),
        .Q(fs_reg1[3]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \fs_reg1_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I19[4]),
        .Q(fs_reg1[4]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \fs_reg1_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I19[5]),
        .Q(fs_reg1[5]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \fs_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(fs_reg1[0]),
        .Q(fs_reg2[0]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \fs_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(fs_reg1[1]),
        .Q(fs_reg2[1]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \fs_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(fs_reg1[2]),
        .Q(fs_reg2[2]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \fs_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(fs_reg1[3]),
        .Q(fs_reg2[3]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \fs_reg2_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(fs_reg1[4]),
        .Q(fs_reg2[4]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \fs_reg2_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(fs_reg1[5]),
        .Q(fs_reg2[5]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \lf_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I20[0]),
        .Q(lf_reg1[0]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \lf_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I20[1]),
        .Q(lf_reg1[1]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \lf_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I20[2]),
        .Q(lf_reg1[2]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \lf_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I20[3]),
        .Q(lf_reg1[3]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \lf_reg1_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I20[4]),
        .Q(lf_reg1[4]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \lf_reg1_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I20[5]),
        .Q(lf_reg1[5]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \lf_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(lf_reg1[0]),
        .Q(lf_reg2[0]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \lf_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(lf_reg1[1]),
        .Q(lf_reg2[1]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \lf_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(lf_reg1[2]),
        .Q(lf_reg2[2]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \lf_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(lf_reg1[3]),
        .Q(lf_reg2[3]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \lf_reg2_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(lf_reg1[4]),
        .Q(lf_reg2[4]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \lf_reg2_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(lf_reg1[5]),
        .Q(lf_reg2[5]),
        .R(O7));
LUT6 #(
    .INIT(64'h00000000EBFF2800)) 
     lffs_sel_i_1__6
       (.I0(rxeqscan_lffs_sel),
        .I1(fsm_reg[3]),
        .I2(fsm_reg[2]),
        .I3(n_0_lffs_sel_i_2__6),
        .I4(n_0_lffs_sel_i_3__6),
        .I5(I1),
        .O(n_0_lffs_sel_i_1__6));
LUT2 #(
    .INIT(4'h1)) 
     lffs_sel_i_2__6
       (.I0(fsm_reg[1]),
        .I1(fsm_reg[0]),
        .O(n_0_lffs_sel_i_2__6));
LUT6 #(
    .INIT(64'h0000000000000020)) 
     lffs_sel_i_3__6
       (.I0(fsm_reg[0]),
        .I1(preset_valid_reg2),
        .I2(new_txcoeff_req_reg2),
        .I3(fsm_reg[2]),
        .I4(fsm_reg[1]),
        .I5(fsm_reg[3]),
        .O(n_0_lffs_sel_i_3__6));
FDRE #(
    .INIT(1'b0)) 
     lffs_sel_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_lffs_sel_i_1__6),
        .Q(rxeqscan_lffs_sel),
        .R(\<const0> ));
LUT6 #(
    .INIT(64'h0001014600000040)) 
     \new_txcoeff[2]_i_1__6 
       (.I0(fsm_reg[1]),
        .I1(fsm_reg[0]),
        .I2(\n_0_new_txcoeff[2]_i_2__6 ),
        .I3(fsm_reg[3]),
        .I4(fsm_reg[2]),
        .I5(new_txcoeff),
        .O(\n_0_new_txcoeff[2]_i_1__6 ));
LUT5 #(
    .INIT(32'h00000100)) 
     \new_txcoeff[2]_i_2__6 
       (.I0(fsm_reg[3]),
        .I1(fsm_reg[1]),
        .I2(fsm_reg[2]),
        .I3(new_txcoeff_req_reg2),
        .I4(preset_valid_reg2),
        .O(\n_0_new_txcoeff[2]_i_2__6 ));
LUT5 #(
    .INIT(32'h00020000)) 
     new_txcoeff_done_i_1__6
       (.I0(new_txcoeff_req_reg2),
        .I1(fsm_reg[1]),
        .I2(fsm_reg[0]),
        .I3(fsm_reg[2]),
        .I4(fsm_reg[3]),
        .O(n_0_new_txcoeff_done_i_1__6));
FDRE #(
    .INIT(1'b0)) 
     new_txcoeff_done_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_new_txcoeff_done_i_1__6),
        .Q(rxeqscan_new_txcoeff_done),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \new_txcoeff_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_new_txcoeff[2]_i_1__6 ),
        .Q(new_txcoeff),
        .R(O7));
(* ASYNC_REG *) 
   FDRE new_txcoeff_req_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_new_txcoeff_req),
        .Q(new_txcoeff_req_reg1),
        .R(O7));
(* ASYNC_REG *) 
   FDRE new_txcoeff_req_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(new_txcoeff_req_reg1),
        .Q(new_txcoeff_req_reg2),
        .R(O7));
LUT5 #(
    .INIT(32'h0000004A)) 
     preset_done_i_1__6
       (.I0(fsm_reg[1]),
        .I1(preset_valid_reg2),
        .I2(fsm_reg[0]),
        .I3(fsm_reg[3]),
        .I4(fsm_reg[2]),
        .O(n_0_preset_done_i_1__6));
FDRE #(
    .INIT(1'b0)) 
     preset_done_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_preset_done_i_1__6),
        .Q(rxeqscan_preset_done),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \preset_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I16[0]),
        .Q(preset_reg1[0]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \preset_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I16[1]),
        .Q(preset_reg1[1]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \preset_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I16[2]),
        .Q(preset_reg1[2]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \preset_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(preset_reg1[0]),
        .Q(preset_reg2[0]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \preset_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(preset_reg1[1]),
        .Q(preset_reg2[1]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \preset_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(preset_reg1[2]),
        .Q(preset_reg2[2]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE preset_valid_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_preset_valid),
        .Q(preset_valid_reg1),
        .R(O7));
(* ASYNC_REG *) 
   FDRE preset_valid_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(preset_valid_reg1),
        .Q(preset_valid_reg2),
        .R(O7));
LUT6 #(
    .INIT(64'h5400FFFF54000000)) 
     rxeq_adapt_done_i_1__6
       (.I0(I3),
        .I1(I2),
        .I2(rxeqscan_adapt_done),
        .I3(rxeqscan_new_txcoeff_done),
        .I4(rxeq_adapt_done),
        .I5(O44),
        .O(O5));
LUT5 #(
    .INIT(32'h00002E2A)) 
     rxeq_adapt_done_reg_i_1__6
       (.I0(I2),
        .I1(n_0_rxeq_adapt_done_reg_i_2__6),
        .I2(I3),
        .I3(rxeqscan_adapt_done),
        .I4(I1),
        .O(O1));
LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFEEE)) 
     rxeq_adapt_done_reg_i_2__6
       (.I0(I9),
        .I1(n_0_rxeq_adapt_done_reg_i_5__6),
        .I2(Q[5]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(Q[1]),
        .O(n_0_rxeq_adapt_done_reg_i_2__6));
LUT6 #(
    .INIT(64'hFFFFFFFEAAAAA8A8)) 
     rxeq_adapt_done_reg_i_5__6
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[5]),
        .I3(rxeqscan_new_txcoeff_done),
        .I4(I7),
        .I5(Q[4]),
        .O(n_0_rxeq_adapt_done_reg_i_5__6));
LUT6 #(
    .INIT(64'h0001010000010000)) 
     rxeq_done_i_1__6
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(I7),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(rxeqscan_new_txcoeff_done),
        .O(O3));
LUT6 #(
    .INIT(64'hAAABFFFFAAAB0000)) 
     rxeq_lffs_sel_i_1__6
       (.I0(I13),
        .I1(n_0_rxeq_lffs_sel_i_2__6),
        .I2(Q[5]),
        .I3(I14),
        .I4(rxeq_adapt_done),
        .I5(I15),
        .O(O6));
LUT5 #(
    .INIT(32'hEFFFFFFF)) 
     rxeq_lffs_sel_i_2__6
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(rxeqscan_new_txcoeff_done),
        .I3(Q[4]),
        .I4(rxeqscan_lffs_sel),
        .O(n_0_rxeq_lffs_sel_i_2__6));
LUT6 #(
    .INIT(64'hAAAAAEFBAAAAA208)) 
     \rxeq_new_txcoeff[2]_i_1__6 
       (.I0(\n_0_rxeq_new_txcoeff[2]_i_2__6 ),
        .I1(I12),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\n_0_rxeq_new_txcoeff[2]_i_3__6 ),
        .I5(rxeq_new_txcoeff),
        .O(O4));
LUT6 #(
    .INIT(64'h0000001000000000)) 
     \rxeq_new_txcoeff[2]_i_2__6 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(I7),
        .I5(new_txcoeff),
        .O(\n_0_rxeq_new_txcoeff[2]_i_2__6 ));
LUT6 #(
    .INIT(64'hFFFEFEEAFFFEFEE8)) 
     \rxeq_new_txcoeff[2]_i_3__6 
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(rxeqscan_new_txcoeff_done),
        .O(\n_0_rxeq_new_txcoeff[2]_i_3__6 ));
LUT6 #(
    .INIT(64'h0000000000000004)) 
     rxeq_new_txcoeff_req_i_1__6
       (.I0(rxeqscan_new_txcoeff_done),
        .I1(Q[4]),
        .I2(I7),
        .I3(Q[5]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(O2));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I18[0]),
        .Q(txcoeff_reg1[0]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg1_reg[10] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I18[10]),
        .Q(txcoeff_reg1[10]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg1_reg[11] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I18[11]),
        .Q(txcoeff_reg1[11]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg1_reg[12] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I18[12]),
        .Q(txcoeff_reg1[12]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg1_reg[13] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I18[13]),
        .Q(txcoeff_reg1[13]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg1_reg[14] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I18[14]),
        .Q(txcoeff_reg1[14]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg1_reg[15] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I18[15]),
        .Q(txcoeff_reg1[15]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg1_reg[16] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I18[16]),
        .Q(txcoeff_reg1[16]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg1_reg[17] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I18[17]),
        .Q(txcoeff_reg1[17]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I18[1]),
        .Q(txcoeff_reg1[1]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I18[2]),
        .Q(txcoeff_reg1[2]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I18[3]),
        .Q(txcoeff_reg1[3]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg1_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I18[4]),
        .Q(txcoeff_reg1[4]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg1_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I18[5]),
        .Q(txcoeff_reg1[5]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg1_reg[6] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I18[6]),
        .Q(txcoeff_reg1[6]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg1_reg[7] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I18[7]),
        .Q(txcoeff_reg1[7]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg1_reg[8] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I18[8]),
        .Q(txcoeff_reg1[8]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg1_reg[9] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I18[9]),
        .Q(txcoeff_reg1[9]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txcoeff_reg1[0]),
        .Q(txcoeff_reg2[0]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg2_reg[10] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txcoeff_reg1[10]),
        .Q(txcoeff_reg2[10]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg2_reg[11] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txcoeff_reg1[11]),
        .Q(txcoeff_reg2[11]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg2_reg[12] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txcoeff_reg1[12]),
        .Q(txcoeff_reg2[12]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg2_reg[13] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txcoeff_reg1[13]),
        .Q(txcoeff_reg2[13]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg2_reg[14] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txcoeff_reg1[14]),
        .Q(txcoeff_reg2[14]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg2_reg[15] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txcoeff_reg1[15]),
        .Q(txcoeff_reg2[15]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg2_reg[16] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txcoeff_reg1[16]),
        .Q(txcoeff_reg2[16]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg2_reg[17] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txcoeff_reg1[17]),
        .Q(txcoeff_reg2[17]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txcoeff_reg1[1]),
        .Q(txcoeff_reg2[1]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txcoeff_reg1[2]),
        .Q(txcoeff_reg2[2]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txcoeff_reg1[3]),
        .Q(txcoeff_reg2[3]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg2_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txcoeff_reg1[4]),
        .Q(txcoeff_reg2[4]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg2_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txcoeff_reg1[5]),
        .Q(txcoeff_reg2[5]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg2_reg[6] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txcoeff_reg1[6]),
        .Q(txcoeff_reg2[6]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg2_reg[7] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txcoeff_reg1[7]),
        .Q(txcoeff_reg2[7]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg2_reg[8] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txcoeff_reg1[8]),
        .Q(txcoeff_reg2[8]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg2_reg[9] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txcoeff_reg1[9]),
        .Q(txcoeff_reg2[9]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txpreset_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I17[0]),
        .Q(txpreset_reg1[0]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txpreset_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I17[1]),
        .Q(txpreset_reg1[1]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txpreset_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I17[2]),
        .Q(txpreset_reg1[2]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txpreset_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I17[3]),
        .Q(txpreset_reg1[3]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txpreset_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txpreset_reg1[0]),
        .Q(txpreset_reg2[0]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txpreset_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txpreset_reg1[1]),
        .Q(txpreset_reg2[1]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txpreset_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txpreset_reg1[2]),
        .Q(txpreset_reg2[2]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txpreset_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txpreset_reg1[3]),
        .Q(txpreset_reg2[3]),
        .R(O7));
endmodule

(* ORIG_REF_NAME = "vc709_pcie_x8_gen3_rxeq_scan" *) 
module vc709_pcie_x8_gen3vc709_pcie_x8_gen3_rxeq_scan_44
   (O1,
    D,
    O2,
    O3,
    O4,
    O5,
    O6,
    O7,
    rxeq_preset_valid,
    pipe_pclk_in,
    rxeq_new_txcoeff_req,
    out,
    I1,
    I2,
    I3,
    I4,
    I5,
    I6,
    Q,
    I7,
    I8,
    I9,
    I10,
    I11,
    I12,
    rxeq_new_txcoeff,
    rxeq_adapt_done,
    O38,
    I13,
    I14,
    I15,
    I16,
    I17,
    I18,
    I19,
    I20);
  output O1;
  output [2:0]D;
  output O2;
  output O3;
  output O4;
  output O5;
  output O6;
  input [0:0]O7;
  input rxeq_preset_valid;
  input pipe_pclk_in;
  input rxeq_new_txcoeff_req;
  input [1:0]out;
  input I1;
  input I2;
  input I3;
  input I4;
  input I5;
  input I6;
  input [5:0]Q;
  input I7;
  input I8;
  input I9;
  input I10;
  input I11;
  input I12;
  input [0:0]rxeq_new_txcoeff;
  input rxeq_adapt_done;
  input O38;
  input I13;
  input I14;
  input I15;
  input [2:0]I16;
  input [3:0]I17;
  input [17:0]I18;
  input [5:0]I19;
  input [5:0]I20;

  wire \<const0> ;
  wire \<const1> ;
  wire [2:0]D;
  wire I1;
  wire I10;
  wire I11;
  wire I12;
  wire I13;
  wire I14;
  wire I15;
  wire [2:0]I16;
  wire [3:0]I17;
  wire [17:0]I18;
  wire [5:0]I19;
  wire I2;
  wire [5:0]I20;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire O2;
  wire O3;
  wire O38;
  wire O4;
  wire O5;
  wire O6;
  wire [0:0]O7;
  wire [5:0]Q;
  wire adapt_done_cnt;
  wire [5:0]fs_reg1;
  wire [5:0]fs_reg2;
  wire [3:0]fsm_reg;
  wire [5:0]lf_reg1;
  wire [5:0]lf_reg2;
  wire \n_0_FSM_onehot_fsm[1]_i_1__0 ;
  wire \n_0_FSM_onehot_fsm[1]_i_2__0 ;
  wire \n_0_FSM_onehot_fsm[2]_i_1__0 ;
  wire \n_0_FSM_onehot_fsm[3]_i_1__0 ;
  wire \n_0_FSM_onehot_fsm[3]_i_2__0 ;
  wire \n_0_FSM_onehot_fsm[3]_i_3__0 ;
  wire \n_0_FSM_onehot_fsm[3]_i_4__0 ;
  wire \n_0_FSM_onehot_fsm[3]_i_5__0 ;
  wire \n_0_FSM_onehot_fsm[3]_i_6__0 ;
  wire \n_0_FSM_onehot_fsm[3]_i_7__0 ;
  wire \n_0_FSM_onehot_fsm[3]_i_8__0 ;
  wire \n_0_FSM_onehot_fsm[4]_i_10__0 ;
  wire \n_0_FSM_onehot_fsm[4]_i_11__0 ;
  wire \n_0_FSM_onehot_fsm[4]_i_12__0 ;
  wire \n_0_FSM_onehot_fsm[4]_i_1__0 ;
  wire \n_0_FSM_onehot_fsm[4]_i_2__0 ;
  wire \n_0_FSM_onehot_fsm[4]_i_3__0 ;
  wire \n_0_FSM_onehot_fsm[4]_i_4__0 ;
  wire \n_0_FSM_onehot_fsm[4]_i_5__0 ;
  wire \n_0_FSM_onehot_fsm[4]_i_6__0 ;
  wire \n_0_FSM_onehot_fsm[4]_i_7__0 ;
  wire \n_0_FSM_onehot_fsm[4]_i_9__0 ;
  wire \n_0_FSM_onehot_fsm_reg[0] ;
  wire n_0_adapt_done_cnt_i_1__0;
  wire n_0_adapt_done_cnt_i_2__0;
  wire n_0_adapt_done_cnt_i_3__0;
  wire n_0_adapt_done_i_1__0;
  wire \n_0_converge_cnt[11]_i_3__0 ;
  wire \n_0_converge_cnt[11]_i_4__0 ;
  wire \n_0_converge_cnt[11]_i_5__0 ;
  wire \n_0_converge_cnt[11]_i_6__0 ;
  wire \n_0_converge_cnt[15]_i_3__0 ;
  wire \n_0_converge_cnt[15]_i_4__0 ;
  wire \n_0_converge_cnt[15]_i_5__0 ;
  wire \n_0_converge_cnt[15]_i_6__0 ;
  wire \n_0_converge_cnt[19]_i_3__0 ;
  wire \n_0_converge_cnt[19]_i_4__0 ;
  wire \n_0_converge_cnt[19]_i_5__0 ;
  wire \n_0_converge_cnt[19]_i_6__0 ;
  wire \n_0_converge_cnt[21]_i_3__0 ;
  wire \n_0_converge_cnt[21]_i_4__0 ;
  wire \n_0_converge_cnt[21]_i_5__0 ;
  wire \n_0_converge_cnt[3]_i_3__0 ;
  wire \n_0_converge_cnt[3]_i_4__0 ;
  wire \n_0_converge_cnt[3]_i_5__0 ;
  wire \n_0_converge_cnt[3]_i_6__0 ;
  wire \n_0_converge_cnt[7]_i_3__0 ;
  wire \n_0_converge_cnt[7]_i_4__0 ;
  wire \n_0_converge_cnt[7]_i_5__0 ;
  wire \n_0_converge_cnt[7]_i_6__0 ;
  wire \n_0_converge_cnt_reg[0] ;
  wire \n_0_converge_cnt_reg[10] ;
  wire \n_0_converge_cnt_reg[11] ;
  wire \n_0_converge_cnt_reg[11]_i_2__0 ;
  wire \n_0_converge_cnt_reg[12] ;
  wire \n_0_converge_cnt_reg[13] ;
  wire \n_0_converge_cnt_reg[14] ;
  wire \n_0_converge_cnt_reg[15] ;
  wire \n_0_converge_cnt_reg[15]_i_2__0 ;
  wire \n_0_converge_cnt_reg[16] ;
  wire \n_0_converge_cnt_reg[17] ;
  wire \n_0_converge_cnt_reg[18] ;
  wire \n_0_converge_cnt_reg[19] ;
  wire \n_0_converge_cnt_reg[19]_i_2__0 ;
  wire \n_0_converge_cnt_reg[1] ;
  wire \n_0_converge_cnt_reg[20] ;
  wire \n_0_converge_cnt_reg[21] ;
  wire \n_0_converge_cnt_reg[2] ;
  wire \n_0_converge_cnt_reg[3] ;
  wire \n_0_converge_cnt_reg[3]_i_2__0 ;
  wire \n_0_converge_cnt_reg[4] ;
  wire \n_0_converge_cnt_reg[5] ;
  wire \n_0_converge_cnt_reg[6] ;
  wire \n_0_converge_cnt_reg[7] ;
  wire \n_0_converge_cnt_reg[7]_i_2__0 ;
  wire \n_0_converge_cnt_reg[8] ;
  wire \n_0_converge_cnt_reg[9] ;
  wire n_0_lffs_sel_i_1__0;
  wire n_0_lffs_sel_i_2__0;
  wire n_0_lffs_sel_i_3__0;
  wire \n_0_new_txcoeff[2]_i_1__0 ;
  wire \n_0_new_txcoeff[2]_i_2__0 ;
  wire n_0_new_txcoeff_done_i_1__0;
  wire n_0_preset_done_i_1__0;
  wire n_0_rxeq_adapt_done_reg_i_2__0;
  wire n_0_rxeq_adapt_done_reg_i_5__0;
  wire n_0_rxeq_lffs_sel_i_2__0;
  wire \n_0_rxeq_new_txcoeff[2]_i_2__0 ;
  wire \n_0_rxeq_new_txcoeff[2]_i_3__0 ;
  wire \n_1_converge_cnt_reg[11]_i_2__0 ;
  wire \n_1_converge_cnt_reg[15]_i_2__0 ;
  wire \n_1_converge_cnt_reg[19]_i_2__0 ;
  wire \n_1_converge_cnt_reg[3]_i_2__0 ;
  wire \n_1_converge_cnt_reg[7]_i_2__0 ;
  wire \n_2_converge_cnt_reg[11]_i_2__0 ;
  wire \n_2_converge_cnt_reg[15]_i_2__0 ;
  wire \n_2_converge_cnt_reg[19]_i_2__0 ;
  wire \n_2_converge_cnt_reg[3]_i_2__0 ;
  wire \n_2_converge_cnt_reg[7]_i_2__0 ;
  wire \n_3_converge_cnt_reg[11]_i_2__0 ;
  wire \n_3_converge_cnt_reg[15]_i_2__0 ;
  wire \n_3_converge_cnt_reg[19]_i_2__0 ;
  wire \n_3_converge_cnt_reg[21]_i_2__0 ;
  wire \n_3_converge_cnt_reg[3]_i_2__0 ;
  wire \n_3_converge_cnt_reg[7]_i_2__0 ;
  wire \n_4_converge_cnt_reg[11]_i_2__0 ;
  wire \n_4_converge_cnt_reg[15]_i_2__0 ;
  wire \n_4_converge_cnt_reg[19]_i_2__0 ;
  wire \n_4_converge_cnt_reg[3]_i_2__0 ;
  wire \n_4_converge_cnt_reg[7]_i_2__0 ;
  wire \n_5_converge_cnt_reg[11]_i_2__0 ;
  wire \n_5_converge_cnt_reg[15]_i_2__0 ;
  wire \n_5_converge_cnt_reg[19]_i_2__0 ;
  wire \n_5_converge_cnt_reg[3]_i_2__0 ;
  wire \n_5_converge_cnt_reg[7]_i_2__0 ;
  wire \n_6_converge_cnt_reg[11]_i_2__0 ;
  wire \n_6_converge_cnt_reg[15]_i_2__0 ;
  wire \n_6_converge_cnt_reg[19]_i_2__0 ;
  wire \n_6_converge_cnt_reg[21]_i_2__0 ;
  wire \n_6_converge_cnt_reg[3]_i_2__0 ;
  wire \n_6_converge_cnt_reg[7]_i_2__0 ;
  wire \n_7_converge_cnt_reg[11]_i_2__0 ;
  wire \n_7_converge_cnt_reg[15]_i_2__0 ;
  wire \n_7_converge_cnt_reg[19]_i_2__0 ;
  wire \n_7_converge_cnt_reg[21]_i_2__0 ;
  wire \n_7_converge_cnt_reg[3]_i_2__0 ;
  wire \n_7_converge_cnt_reg[7]_i_2__0 ;
  wire [2:2]new_txcoeff;
  wire new_txcoeff_req_reg1;
  wire new_txcoeff_req_reg2;
  wire [1:0]out;
  wire [21:0]p_1_in__0;
  wire pipe_pclk_in;
  wire [2:0]preset_reg1;
  wire [2:0]preset_reg2;
  wire preset_valid_reg1;
  wire preset_valid_reg2;
  wire rxeq_adapt_done;
  wire [0:0]rxeq_new_txcoeff;
  wire rxeq_new_txcoeff_req;
  wire rxeq_preset_valid;
  wire rxeqscan_adapt_done;
  wire rxeqscan_lffs_sel;
  wire rxeqscan_new_txcoeff_done;
  wire rxeqscan_preset_done;
  wire [17:0]txcoeff_reg1;
  wire [17:0]txcoeff_reg2;
  wire [3:0]txpreset_reg1;
  wire [3:0]txpreset_reg2;
  wire [3:1]\NLW_converge_cnt_reg[21]_i_2__0_CO_UNCONNECTED ;
  wire [3:2]\NLW_converge_cnt_reg[21]_i_2__0_O_UNCONNECTED ;

LUT6 #(
    .INIT(64'hFFFFFFFFEE8CFF8D)) 
     \FSM_onehot_fsm[1]_i_1__0 
       (.I0(fsm_reg[2]),
        .I1(fsm_reg[3]),
        .I2(new_txcoeff_req_reg2),
        .I3(fsm_reg[1]),
        .I4(preset_valid_reg2),
        .I5(\n_0_FSM_onehot_fsm[1]_i_2__0 ),
        .O(\n_0_FSM_onehot_fsm[1]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair371" *) 
   LUT5 #(
    .INIT(32'hFFFEAAAB)) 
     \FSM_onehot_fsm[1]_i_2__0 
       (.I0(\n_0_FSM_onehot_fsm_reg[0] ),
        .I1(fsm_reg[3]),
        .I2(fsm_reg[1]),
        .I3(fsm_reg[2]),
        .I4(fsm_reg[0]),
        .O(\n_0_FSM_onehot_fsm[1]_i_2__0 ));
LUT6 #(
    .INIT(64'h0000000000060000)) 
     \FSM_onehot_fsm[2]_i_1__0 
       (.I0(fsm_reg[0]),
        .I1(fsm_reg[1]),
        .I2(fsm_reg[2]),
        .I3(fsm_reg[3]),
        .I4(preset_valid_reg2),
        .I5(\n_0_FSM_onehot_fsm_reg[0] ),
        .O(\n_0_FSM_onehot_fsm[2]_i_1__0 ));
LUT5 #(
    .INIT(32'h0000D5DD)) 
     \FSM_onehot_fsm[3]_i_1__0 
       (.I0(\n_0_FSM_onehot_fsm[3]_i_2__0 ),
        .I1(\n_0_FSM_onehot_fsm[3]_i_3__0 ),
        .I2(\n_0_FSM_onehot_fsm[4]_i_5__0 ),
        .I3(\n_0_FSM_onehot_fsm[3]_i_4__0 ),
        .I4(\n_0_FSM_onehot_fsm_reg[0] ),
        .O(\n_0_FSM_onehot_fsm[3]_i_1__0 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFDFFFF)) 
     \FSM_onehot_fsm[3]_i_2__0 
       (.I0(fsm_reg[0]),
        .I1(fsm_reg[2]),
        .I2(fsm_reg[1]),
        .I3(fsm_reg[3]),
        .I4(new_txcoeff_req_reg2),
        .I5(preset_valid_reg2),
        .O(\n_0_FSM_onehot_fsm[3]_i_2__0 ));
LUT6 #(
    .INIT(64'h00000000000E0000)) 
     \FSM_onehot_fsm[3]_i_3__0 
       (.I0(adapt_done_cnt),
        .I1(I8),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[0]),
        .I4(fsm_reg[2]),
        .I5(fsm_reg[1]),
        .O(\n_0_FSM_onehot_fsm[3]_i_3__0 ));
LUT6 #(
    .INIT(64'h2028000000000000)) 
     \FSM_onehot_fsm[3]_i_4__0 
       (.I0(\n_0_FSM_onehot_fsm[3]_i_5__0 ),
        .I1(\n_0_converge_cnt_reg[14] ),
        .I2(\n_0_converge_cnt_reg[13] ),
        .I3(\n_0_converge_cnt_reg[10] ),
        .I4(\n_0_FSM_onehot_fsm[3]_i_6__0 ),
        .I5(\n_0_FSM_onehot_fsm[3]_i_7__0 ),
        .O(\n_0_FSM_onehot_fsm[3]_i_4__0 ));
LUT6 #(
    .INIT(64'h0000000060600660)) 
     \FSM_onehot_fsm[3]_i_5__0 
       (.I0(\n_0_converge_cnt_reg[20] ),
        .I1(\n_0_converge_cnt_reg[21] ),
        .I2(\n_0_converge_cnt_reg[0] ),
        .I3(out[1]),
        .I4(out[0]),
        .I5(\n_0_FSM_onehot_fsm[4]_i_12__0 ),
        .O(\n_0_FSM_onehot_fsm[3]_i_5__0 ));
LUT6 #(
    .INIT(64'h0900000000000900)) 
     \FSM_onehot_fsm[3]_i_6__0 
       (.I0(\n_0_converge_cnt_reg[20] ),
        .I1(\n_0_converge_cnt_reg[14] ),
        .I2(\n_0_FSM_onehot_fsm[3]_i_8__0 ),
        .I3(\n_0_converge_cnt_reg[18] ),
        .I4(\n_0_converge_cnt_reg[2] ),
        .I5(\n_0_converge_cnt_reg[0] ),
        .O(\n_0_FSM_onehot_fsm[3]_i_6__0 ));
LUT4 #(
    .INIT(16'h400A)) 
     \FSM_onehot_fsm[3]_i_7__0 
       (.I0(\n_0_converge_cnt_reg[2] ),
        .I1(\n_0_converge_cnt_reg[10] ),
        .I2(\n_0_converge_cnt_reg[3] ),
        .I3(\n_0_converge_cnt_reg[8] ),
        .O(\n_0_FSM_onehot_fsm[3]_i_7__0 ));
LUT2 #(
    .INIT(4'h7)) 
     \FSM_onehot_fsm[3]_i_8__0 
       (.I0(\n_0_converge_cnt_reg[15] ),
        .I1(\n_0_converge_cnt_reg[9] ),
        .O(\n_0_FSM_onehot_fsm[3]_i_8__0 ));
LUT2 #(
    .INIT(4'h9)) 
     \FSM_onehot_fsm[4]_i_10__0 
       (.I0(\n_0_converge_cnt_reg[20] ),
        .I1(\n_0_converge_cnt_reg[21] ),
        .O(\n_0_FSM_onehot_fsm[4]_i_10__0 ));
LUT4 #(
    .INIT(16'h7FFF)) 
     \FSM_onehot_fsm[4]_i_11__0 
       (.I0(\n_0_converge_cnt_reg[16] ),
        .I1(\n_0_converge_cnt_reg[17] ),
        .I2(\n_0_converge_cnt_reg[11] ),
        .I3(\n_0_converge_cnt_reg[19] ),
        .O(\n_0_FSM_onehot_fsm[4]_i_11__0 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     \FSM_onehot_fsm[4]_i_12__0 
       (.I0(\n_0_converge_cnt_reg[1] ),
        .I1(\n_0_converge_cnt_reg[12] ),
        .I2(\n_0_converge_cnt_reg[6] ),
        .I3(\n_0_converge_cnt_reg[7] ),
        .I4(\n_0_converge_cnt_reg[5] ),
        .I5(\n_0_converge_cnt_reg[4] ),
        .O(\n_0_FSM_onehot_fsm[4]_i_12__0 ));
LUT6 #(
    .INIT(64'hAAAAAAAA0080AAAA)) 
     \FSM_onehot_fsm[4]_i_1__0 
       (.I0(\n_0_FSM_onehot_fsm[4]_i_2__0 ),
        .I1(\n_0_FSM_onehot_fsm[4]_i_3__0 ),
        .I2(\n_0_FSM_onehot_fsm[4]_i_4__0 ),
        .I3(\n_0_FSM_onehot_fsm[4]_i_5__0 ),
        .I4(\n_0_FSM_onehot_fsm[4]_i_6__0 ),
        .I5(\n_0_FSM_onehot_fsm[4]_i_7__0 ),
        .O(\n_0_FSM_onehot_fsm[4]_i_1__0 ));
LUT6 #(
    .INIT(64'h0000000000000450)) 
     \FSM_onehot_fsm[4]_i_2__0 
       (.I0(\n_0_FSM_onehot_fsm_reg[0] ),
        .I1(new_txcoeff_req_reg2),
        .I2(fsm_reg[2]),
        .I3(fsm_reg[3]),
        .I4(fsm_reg[1]),
        .I5(fsm_reg[0]),
        .O(\n_0_FSM_onehot_fsm[4]_i_2__0 ));
LUT6 #(
    .INIT(64'h8000000000004000)) 
     \FSM_onehot_fsm[4]_i_3__0 
       (.I0(I8),
        .I1(\n_0_converge_cnt_reg[15] ),
        .I2(\n_0_converge_cnt_reg[9] ),
        .I3(\n_0_converge_cnt_reg[18] ),
        .I4(\n_0_converge_cnt_reg[2] ),
        .I5(\n_0_converge_cnt_reg[0] ),
        .O(\n_0_FSM_onehot_fsm[4]_i_3__0 ));
LUT6 #(
    .INIT(64'h00000000000C8000)) 
     \FSM_onehot_fsm[4]_i_4__0 
       (.I0(\n_0_converge_cnt_reg[13] ),
        .I1(\n_0_FSM_onehot_fsm[4]_i_9__0 ),
        .I2(\n_0_converge_cnt_reg[8] ),
        .I3(\n_0_converge_cnt_reg[3] ),
        .I4(\n_0_converge_cnt_reg[2] ),
        .I5(\n_0_FSM_onehot_fsm[4]_i_10__0 ),
        .O(\n_0_FSM_onehot_fsm[4]_i_4__0 ));
LUT4 #(
    .INIT(16'hAEFE)) 
     \FSM_onehot_fsm[4]_i_5__0 
       (.I0(\n_0_FSM_onehot_fsm[4]_i_11__0 ),
        .I1(\n_0_converge_cnt_reg[13] ),
        .I2(\n_0_converge_cnt_reg[10] ),
        .I3(\n_0_converge_cnt_reg[8] ),
        .O(\n_0_FSM_onehot_fsm[4]_i_5__0 ));
LUT3 #(
    .INIT(8'hDF)) 
     \FSM_onehot_fsm[4]_i_6__0 
       (.I0(fsm_reg[3]),
        .I1(fsm_reg[2]),
        .I2(new_txcoeff_req_reg2),
        .O(\n_0_FSM_onehot_fsm[4]_i_6__0 ));
(* SOFT_HLUTNM = "soft_lutpair372" *) 
   LUT3 #(
    .INIT(8'h04)) 
     \FSM_onehot_fsm[4]_i_7__0 
       (.I0(adapt_done_cnt),
        .I1(out[1]),
        .I2(out[0]),
        .O(\n_0_FSM_onehot_fsm[4]_i_7__0 ));
LUT4 #(
    .INIT(16'h1004)) 
     \FSM_onehot_fsm[4]_i_9__0 
       (.I0(\n_0_FSM_onehot_fsm[4]_i_12__0 ),
        .I1(\n_0_converge_cnt_reg[13] ),
        .I2(\n_0_converge_cnt_reg[14] ),
        .I3(\n_0_converge_cnt_reg[20] ),
        .O(\n_0_FSM_onehot_fsm[4]_i_9__0 ));
FDRE #(
    .INIT(1'b1)) 
     \FSM_onehot_fsm_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(\n_0_FSM_onehot_fsm_reg[0] ),
        .R(O7));
FDSE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_FSM_onehot_fsm[1]_i_1__0 ),
        .Q(fsm_reg[0]),
        .S(O7));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_FSM_onehot_fsm[2]_i_1__0 ),
        .Q(fsm_reg[1]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_FSM_onehot_fsm[3]_i_1__0 ),
        .Q(fsm_reg[2]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_FSM_onehot_fsm[4]_i_1__0 ),
        .Q(fsm_reg[3]),
        .R(O7));
LUT6 #(
    .INIT(64'h0000000010BA0000)) 
     \FSM_onehot_fsm_rx[2]_i_1__0 
       (.I0(I4),
        .I1(out[1]),
        .I2(out[0]),
        .I3(rxeqscan_preset_done),
        .I4(I5),
        .I5(I6),
        .O(D[0]));
LUT5 #(
    .INIT(32'h0001C001)) 
     \FSM_onehot_fsm_rx[5]_i_1__0 
       (.I0(rxeqscan_new_txcoeff_done),
        .I1(I6),
        .I2(I5),
        .I3(I4),
        .I4(I11),
        .O(D[1]));
LUT6 #(
    .INIT(64'h0F05000C0005000C)) 
     \FSM_onehot_fsm_rx[6]_i_1__0 
       (.I0(I10),
        .I1(rxeqscan_new_txcoeff_done),
        .I2(I6),
        .I3(I5),
        .I4(I4),
        .I5(rxeqscan_preset_done),
        .O(D[2]));
GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
LUT6 #(
    .INIT(64'h0000000022262626)) 
     adapt_done_cnt_i_1__0
       (.I0(adapt_done_cnt),
        .I1(n_0_adapt_done_cnt_i_2__0),
        .I2(n_0_adapt_done_cnt_i_3__0),
        .I3(out[0]),
        .I4(out[1]),
        .I5(I1),
        .O(n_0_adapt_done_cnt_i_1__0));
LUT6 #(
    .INIT(64'hFFFEE9E9FFFEF9F9)) 
     adapt_done_cnt_i_2__0
       (.I0(fsm_reg[1]),
        .I1(fsm_reg[0]),
        .I2(fsm_reg[3]),
        .I3(\n_0_FSM_onehot_fsm[4]_i_7__0 ),
        .I4(fsm_reg[2]),
        .I5(new_txcoeff_req_reg2),
        .O(n_0_adapt_done_cnt_i_2__0));
(* SOFT_HLUTNM = "soft_lutpair371" *) 
   LUT4 #(
    .INIT(16'hFFFD)) 
     adapt_done_cnt_i_3__0
       (.I0(fsm_reg[3]),
        .I1(fsm_reg[2]),
        .I2(fsm_reg[0]),
        .I3(fsm_reg[1]),
        .O(n_0_adapt_done_cnt_i_3__0));
FDRE #(
    .INIT(1'b0)) 
     adapt_done_cnt_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_adapt_done_cnt_i_1__0),
        .Q(adapt_done_cnt),
        .R(\<const0> ));
LUT4 #(
    .INIT(16'hAA80)) 
     adapt_done_i_1__0
       (.I0(n_0_new_txcoeff_done_i_1__0),
        .I1(out[1]),
        .I2(out[0]),
        .I3(adapt_done_cnt),
        .O(n_0_adapt_done_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     adapt_done_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_adapt_done_i_1__0),
        .Q(rxeqscan_adapt_done),
        .R(O7));
LUT4 #(
    .INIT(16'h0008)) 
     \converge_cnt[0]_i_1__2 
       (.I0(\n_0_converge_cnt[21]_i_3__0 ),
        .I1(\n_7_converge_cnt_reg[3]_i_2__0 ),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[1]),
        .O(p_1_in__0[0]));
LUT4 #(
    .INIT(16'h0008)) 
     \converge_cnt[10]_i_1__0 
       (.I0(\n_5_converge_cnt_reg[11]_i_2__0 ),
        .I1(\n_0_converge_cnt[21]_i_3__0 ),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[1]),
        .O(p_1_in__0[10]));
LUT4 #(
    .INIT(16'h0008)) 
     \converge_cnt[11]_i_1__0 
       (.I0(\n_4_converge_cnt_reg[11]_i_2__0 ),
        .I1(\n_0_converge_cnt[21]_i_3__0 ),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[1]),
        .O(p_1_in__0[11]));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[11]_i_3__0 
       (.I0(\n_0_converge_cnt_reg[11] ),
        .O(\n_0_converge_cnt[11]_i_3__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[11]_i_4__0 
       (.I0(\n_0_converge_cnt_reg[10] ),
        .O(\n_0_converge_cnt[11]_i_4__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[11]_i_5__0 
       (.I0(\n_0_converge_cnt_reg[9] ),
        .O(\n_0_converge_cnt[11]_i_5__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[11]_i_6__0 
       (.I0(\n_0_converge_cnt_reg[8] ),
        .O(\n_0_converge_cnt[11]_i_6__0 ));
LUT4 #(
    .INIT(16'h0008)) 
     \converge_cnt[12]_i_1__0 
       (.I0(\n_7_converge_cnt_reg[15]_i_2__0 ),
        .I1(\n_0_converge_cnt[21]_i_3__0 ),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[1]),
        .O(p_1_in__0[12]));
LUT4 #(
    .INIT(16'h0008)) 
     \converge_cnt[13]_i_1__0 
       (.I0(\n_6_converge_cnt_reg[15]_i_2__0 ),
        .I1(\n_0_converge_cnt[21]_i_3__0 ),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[1]),
        .O(p_1_in__0[13]));
LUT4 #(
    .INIT(16'h0008)) 
     \converge_cnt[14]_i_1__0 
       (.I0(\n_5_converge_cnt_reg[15]_i_2__0 ),
        .I1(\n_0_converge_cnt[21]_i_3__0 ),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[1]),
        .O(p_1_in__0[14]));
LUT4 #(
    .INIT(16'h0008)) 
     \converge_cnt[15]_i_1__0 
       (.I0(\n_4_converge_cnt_reg[15]_i_2__0 ),
        .I1(\n_0_converge_cnt[21]_i_3__0 ),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[1]),
        .O(p_1_in__0[15]));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[15]_i_3__0 
       (.I0(\n_0_converge_cnt_reg[15] ),
        .O(\n_0_converge_cnt[15]_i_3__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[15]_i_4__0 
       (.I0(\n_0_converge_cnt_reg[14] ),
        .O(\n_0_converge_cnt[15]_i_4__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[15]_i_5__0 
       (.I0(\n_0_converge_cnt_reg[13] ),
        .O(\n_0_converge_cnt[15]_i_5__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[15]_i_6__0 
       (.I0(\n_0_converge_cnt_reg[12] ),
        .O(\n_0_converge_cnt[15]_i_6__0 ));
LUT4 #(
    .INIT(16'h0008)) 
     \converge_cnt[16]_i_1__0 
       (.I0(\n_7_converge_cnt_reg[19]_i_2__0 ),
        .I1(\n_0_converge_cnt[21]_i_3__0 ),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[1]),
        .O(p_1_in__0[16]));
LUT4 #(
    .INIT(16'h0008)) 
     \converge_cnt[17]_i_1__0 
       (.I0(\n_6_converge_cnt_reg[19]_i_2__0 ),
        .I1(\n_0_converge_cnt[21]_i_3__0 ),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[1]),
        .O(p_1_in__0[17]));
(* SOFT_HLUTNM = "soft_lutpair373" *) 
   LUT4 #(
    .INIT(16'h0008)) 
     \converge_cnt[18]_i_1__0 
       (.I0(\n_5_converge_cnt_reg[19]_i_2__0 ),
        .I1(\n_0_converge_cnt[21]_i_3__0 ),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[1]),
        .O(p_1_in__0[18]));
(* SOFT_HLUTNM = "soft_lutpair373" *) 
   LUT4 #(
    .INIT(16'h0008)) 
     \converge_cnt[19]_i_1__0 
       (.I0(\n_4_converge_cnt_reg[19]_i_2__0 ),
        .I1(\n_0_converge_cnt[21]_i_3__0 ),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[1]),
        .O(p_1_in__0[19]));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[19]_i_3__0 
       (.I0(\n_0_converge_cnt_reg[19] ),
        .O(\n_0_converge_cnt[19]_i_3__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[19]_i_4__0 
       (.I0(\n_0_converge_cnt_reg[18] ),
        .O(\n_0_converge_cnt[19]_i_4__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[19]_i_5__0 
       (.I0(\n_0_converge_cnt_reg[17] ),
        .O(\n_0_converge_cnt[19]_i_5__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[19]_i_6__0 
       (.I0(\n_0_converge_cnt_reg[16] ),
        .O(\n_0_converge_cnt[19]_i_6__0 ));
LUT4 #(
    .INIT(16'h0008)) 
     \converge_cnt[1]_i_1__0 
       (.I0(\n_0_converge_cnt[21]_i_3__0 ),
        .I1(\n_6_converge_cnt_reg[3]_i_2__0 ),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[1]),
        .O(p_1_in__0[1]));
(* SOFT_HLUTNM = "soft_lutpair374" *) 
   LUT4 #(
    .INIT(16'h0008)) 
     \converge_cnt[20]_i_1__0 
       (.I0(\n_7_converge_cnt_reg[21]_i_2__0 ),
        .I1(\n_0_converge_cnt[21]_i_3__0 ),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[1]),
        .O(p_1_in__0[20]));
(* SOFT_HLUTNM = "soft_lutpair374" *) 
   LUT4 #(
    .INIT(16'h0008)) 
     \converge_cnt[21]_i_1__0 
       (.I0(\n_6_converge_cnt_reg[21]_i_2__0 ),
        .I1(\n_0_converge_cnt[21]_i_3__0 ),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[1]),
        .O(p_1_in__0[21]));
(* SOFT_HLUTNM = "soft_lutpair372" *) 
   LUT5 #(
    .INIT(32'h0000FB00)) 
     \converge_cnt[21]_i_3__0 
       (.I0(out[0]),
        .I1(out[1]),
        .I2(adapt_done_cnt),
        .I3(fsm_reg[2]),
        .I4(fsm_reg[0]),
        .O(\n_0_converge_cnt[21]_i_3__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[21]_i_4__0 
       (.I0(\n_0_converge_cnt_reg[21] ),
        .O(\n_0_converge_cnt[21]_i_4__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[21]_i_5__0 
       (.I0(\n_0_converge_cnt_reg[20] ),
        .O(\n_0_converge_cnt[21]_i_5__0 ));
LUT4 #(
    .INIT(16'h0008)) 
     \converge_cnt[2]_i_1__0 
       (.I0(\n_0_converge_cnt[21]_i_3__0 ),
        .I1(\n_5_converge_cnt_reg[3]_i_2__0 ),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[1]),
        .O(p_1_in__0[2]));
LUT4 #(
    .INIT(16'h0008)) 
     \converge_cnt[3]_i_1__0 
       (.I0(\n_0_converge_cnt[21]_i_3__0 ),
        .I1(\n_4_converge_cnt_reg[3]_i_2__0 ),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[1]),
        .O(p_1_in__0[3]));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[3]_i_3__0 
       (.I0(\n_0_converge_cnt_reg[3] ),
        .O(\n_0_converge_cnt[3]_i_3__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[3]_i_4__0 
       (.I0(\n_0_converge_cnt_reg[2] ),
        .O(\n_0_converge_cnt[3]_i_4__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[3]_i_5__0 
       (.I0(\n_0_converge_cnt_reg[1] ),
        .O(\n_0_converge_cnt[3]_i_5__0 ));
LUT1 #(
    .INIT(2'h1)) 
     \converge_cnt[3]_i_6__0 
       (.I0(\n_0_converge_cnt_reg[0] ),
        .O(\n_0_converge_cnt[3]_i_6__0 ));
LUT4 #(
    .INIT(16'h0008)) 
     \converge_cnt[4]_i_1__0 
       (.I0(\n_7_converge_cnt_reg[7]_i_2__0 ),
        .I1(\n_0_converge_cnt[21]_i_3__0 ),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[1]),
        .O(p_1_in__0[4]));
LUT4 #(
    .INIT(16'h0008)) 
     \converge_cnt[5]_i_1__0 
       (.I0(\n_6_converge_cnt_reg[7]_i_2__0 ),
        .I1(\n_0_converge_cnt[21]_i_3__0 ),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[1]),
        .O(p_1_in__0[5]));
LUT4 #(
    .INIT(16'h0008)) 
     \converge_cnt[6]_i_1__0 
       (.I0(\n_5_converge_cnt_reg[7]_i_2__0 ),
        .I1(\n_0_converge_cnt[21]_i_3__0 ),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[1]),
        .O(p_1_in__0[6]));
LUT4 #(
    .INIT(16'h0008)) 
     \converge_cnt[7]_i_1__0 
       (.I0(\n_4_converge_cnt_reg[7]_i_2__0 ),
        .I1(\n_0_converge_cnt[21]_i_3__0 ),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[1]),
        .O(p_1_in__0[7]));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[7]_i_3__0 
       (.I0(\n_0_converge_cnt_reg[7] ),
        .O(\n_0_converge_cnt[7]_i_3__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[7]_i_4__0 
       (.I0(\n_0_converge_cnt_reg[6] ),
        .O(\n_0_converge_cnt[7]_i_4__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[7]_i_5__0 
       (.I0(\n_0_converge_cnt_reg[5] ),
        .O(\n_0_converge_cnt[7]_i_5__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[7]_i_6__0 
       (.I0(\n_0_converge_cnt_reg[4] ),
        .O(\n_0_converge_cnt[7]_i_6__0 ));
LUT4 #(
    .INIT(16'h0008)) 
     \converge_cnt[8]_i_1__0 
       (.I0(\n_7_converge_cnt_reg[11]_i_2__0 ),
        .I1(\n_0_converge_cnt[21]_i_3__0 ),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[1]),
        .O(p_1_in__0[8]));
LUT4 #(
    .INIT(16'h0008)) 
     \converge_cnt[9]_i_1__0 
       (.I0(\n_6_converge_cnt_reg[11]_i_2__0 ),
        .I1(\n_0_converge_cnt[21]_i_3__0 ),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[1]),
        .O(p_1_in__0[9]));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[0]),
        .Q(\n_0_converge_cnt_reg[0] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[10] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[10]),
        .Q(\n_0_converge_cnt_reg[10] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[11] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[11]),
        .Q(\n_0_converge_cnt_reg[11] ),
        .R(O7));
CARRY4 \converge_cnt_reg[11]_i_2__0 
       (.CI(\n_0_converge_cnt_reg[7]_i_2__0 ),
        .CO({\n_0_converge_cnt_reg[11]_i_2__0 ,\n_1_converge_cnt_reg[11]_i_2__0 ,\n_2_converge_cnt_reg[11]_i_2__0 ,\n_3_converge_cnt_reg[11]_i_2__0 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\n_4_converge_cnt_reg[11]_i_2__0 ,\n_5_converge_cnt_reg[11]_i_2__0 ,\n_6_converge_cnt_reg[11]_i_2__0 ,\n_7_converge_cnt_reg[11]_i_2__0 }),
        .S({\n_0_converge_cnt[11]_i_3__0 ,\n_0_converge_cnt[11]_i_4__0 ,\n_0_converge_cnt[11]_i_5__0 ,\n_0_converge_cnt[11]_i_6__0 }));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[12] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[12]),
        .Q(\n_0_converge_cnt_reg[12] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[13] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[13]),
        .Q(\n_0_converge_cnt_reg[13] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[14] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[14]),
        .Q(\n_0_converge_cnt_reg[14] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[15] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[15]),
        .Q(\n_0_converge_cnt_reg[15] ),
        .R(O7));
CARRY4 \converge_cnt_reg[15]_i_2__0 
       (.CI(\n_0_converge_cnt_reg[11]_i_2__0 ),
        .CO({\n_0_converge_cnt_reg[15]_i_2__0 ,\n_1_converge_cnt_reg[15]_i_2__0 ,\n_2_converge_cnt_reg[15]_i_2__0 ,\n_3_converge_cnt_reg[15]_i_2__0 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\n_4_converge_cnt_reg[15]_i_2__0 ,\n_5_converge_cnt_reg[15]_i_2__0 ,\n_6_converge_cnt_reg[15]_i_2__0 ,\n_7_converge_cnt_reg[15]_i_2__0 }),
        .S({\n_0_converge_cnt[15]_i_3__0 ,\n_0_converge_cnt[15]_i_4__0 ,\n_0_converge_cnt[15]_i_5__0 ,\n_0_converge_cnt[15]_i_6__0 }));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[16] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[16]),
        .Q(\n_0_converge_cnt_reg[16] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[17] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[17]),
        .Q(\n_0_converge_cnt_reg[17] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[18] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[18]),
        .Q(\n_0_converge_cnt_reg[18] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[19] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[19]),
        .Q(\n_0_converge_cnt_reg[19] ),
        .R(O7));
CARRY4 \converge_cnt_reg[19]_i_2__0 
       (.CI(\n_0_converge_cnt_reg[15]_i_2__0 ),
        .CO({\n_0_converge_cnt_reg[19]_i_2__0 ,\n_1_converge_cnt_reg[19]_i_2__0 ,\n_2_converge_cnt_reg[19]_i_2__0 ,\n_3_converge_cnt_reg[19]_i_2__0 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\n_4_converge_cnt_reg[19]_i_2__0 ,\n_5_converge_cnt_reg[19]_i_2__0 ,\n_6_converge_cnt_reg[19]_i_2__0 ,\n_7_converge_cnt_reg[19]_i_2__0 }),
        .S({\n_0_converge_cnt[19]_i_3__0 ,\n_0_converge_cnt[19]_i_4__0 ,\n_0_converge_cnt[19]_i_5__0 ,\n_0_converge_cnt[19]_i_6__0 }));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[1]),
        .Q(\n_0_converge_cnt_reg[1] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[20] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[20]),
        .Q(\n_0_converge_cnt_reg[20] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[21] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[21]),
        .Q(\n_0_converge_cnt_reg[21] ),
        .R(O7));
CARRY4 \converge_cnt_reg[21]_i_2__0 
       (.CI(\n_0_converge_cnt_reg[19]_i_2__0 ),
        .CO({\NLW_converge_cnt_reg[21]_i_2__0_CO_UNCONNECTED [3:1],\n_3_converge_cnt_reg[21]_i_2__0 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\NLW_converge_cnt_reg[21]_i_2__0_O_UNCONNECTED [3:2],\n_6_converge_cnt_reg[21]_i_2__0 ,\n_7_converge_cnt_reg[21]_i_2__0 }),
        .S({\<const0> ,\<const0> ,\n_0_converge_cnt[21]_i_4__0 ,\n_0_converge_cnt[21]_i_5__0 }));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[2]),
        .Q(\n_0_converge_cnt_reg[2] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[3]),
        .Q(\n_0_converge_cnt_reg[3] ),
        .R(O7));
CARRY4 \converge_cnt_reg[3]_i_2__0 
       (.CI(\<const0> ),
        .CO({\n_0_converge_cnt_reg[3]_i_2__0 ,\n_1_converge_cnt_reg[3]_i_2__0 ,\n_2_converge_cnt_reg[3]_i_2__0 ,\n_3_converge_cnt_reg[3]_i_2__0 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\n_0_converge_cnt_reg[0] }),
        .O({\n_4_converge_cnt_reg[3]_i_2__0 ,\n_5_converge_cnt_reg[3]_i_2__0 ,\n_6_converge_cnt_reg[3]_i_2__0 ,\n_7_converge_cnt_reg[3]_i_2__0 }),
        .S({\n_0_converge_cnt[3]_i_3__0 ,\n_0_converge_cnt[3]_i_4__0 ,\n_0_converge_cnt[3]_i_5__0 ,\n_0_converge_cnt[3]_i_6__0 }));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[4]),
        .Q(\n_0_converge_cnt_reg[4] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[5]),
        .Q(\n_0_converge_cnt_reg[5] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[6] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[6]),
        .Q(\n_0_converge_cnt_reg[6] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[7] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[7]),
        .Q(\n_0_converge_cnt_reg[7] ),
        .R(O7));
CARRY4 \converge_cnt_reg[7]_i_2__0 
       (.CI(\n_0_converge_cnt_reg[3]_i_2__0 ),
        .CO({\n_0_converge_cnt_reg[7]_i_2__0 ,\n_1_converge_cnt_reg[7]_i_2__0 ,\n_2_converge_cnt_reg[7]_i_2__0 ,\n_3_converge_cnt_reg[7]_i_2__0 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\n_4_converge_cnt_reg[7]_i_2__0 ,\n_5_converge_cnt_reg[7]_i_2__0 ,\n_6_converge_cnt_reg[7]_i_2__0 ,\n_7_converge_cnt_reg[7]_i_2__0 }),
        .S({\n_0_converge_cnt[7]_i_3__0 ,\n_0_converge_cnt[7]_i_4__0 ,\n_0_converge_cnt[7]_i_5__0 ,\n_0_converge_cnt[7]_i_6__0 }));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[8] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[8]),
        .Q(\n_0_converge_cnt_reg[8] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[9] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[9]),
        .Q(\n_0_converge_cnt_reg[9] ),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \fs_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I19[0]),
        .Q(fs_reg1[0]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \fs_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I19[1]),
        .Q(fs_reg1[1]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \fs_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I19[2]),
        .Q(fs_reg1[2]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \fs_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I19[3]),
        .Q(fs_reg1[3]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \fs_reg1_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I19[4]),
        .Q(fs_reg1[4]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \fs_reg1_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I19[5]),
        .Q(fs_reg1[5]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \fs_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(fs_reg1[0]),
        .Q(fs_reg2[0]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \fs_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(fs_reg1[1]),
        .Q(fs_reg2[1]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \fs_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(fs_reg1[2]),
        .Q(fs_reg2[2]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \fs_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(fs_reg1[3]),
        .Q(fs_reg2[3]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \fs_reg2_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(fs_reg1[4]),
        .Q(fs_reg2[4]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \fs_reg2_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(fs_reg1[5]),
        .Q(fs_reg2[5]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \lf_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I20[0]),
        .Q(lf_reg1[0]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \lf_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I20[1]),
        .Q(lf_reg1[1]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \lf_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I20[2]),
        .Q(lf_reg1[2]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \lf_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I20[3]),
        .Q(lf_reg1[3]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \lf_reg1_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I20[4]),
        .Q(lf_reg1[4]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \lf_reg1_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I20[5]),
        .Q(lf_reg1[5]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \lf_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(lf_reg1[0]),
        .Q(lf_reg2[0]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \lf_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(lf_reg1[1]),
        .Q(lf_reg2[1]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \lf_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(lf_reg1[2]),
        .Q(lf_reg2[2]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \lf_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(lf_reg1[3]),
        .Q(lf_reg2[3]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \lf_reg2_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(lf_reg1[4]),
        .Q(lf_reg2[4]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \lf_reg2_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(lf_reg1[5]),
        .Q(lf_reg2[5]),
        .R(O7));
LUT6 #(
    .INIT(64'h00000000EBFF2800)) 
     lffs_sel_i_1__0
       (.I0(rxeqscan_lffs_sel),
        .I1(fsm_reg[3]),
        .I2(fsm_reg[2]),
        .I3(n_0_lffs_sel_i_2__0),
        .I4(n_0_lffs_sel_i_3__0),
        .I5(I1),
        .O(n_0_lffs_sel_i_1__0));
LUT2 #(
    .INIT(4'h1)) 
     lffs_sel_i_2__0
       (.I0(fsm_reg[1]),
        .I1(fsm_reg[0]),
        .O(n_0_lffs_sel_i_2__0));
LUT6 #(
    .INIT(64'h0000000000000020)) 
     lffs_sel_i_3__0
       (.I0(fsm_reg[0]),
        .I1(preset_valid_reg2),
        .I2(new_txcoeff_req_reg2),
        .I3(fsm_reg[2]),
        .I4(fsm_reg[1]),
        .I5(fsm_reg[3]),
        .O(n_0_lffs_sel_i_3__0));
FDRE #(
    .INIT(1'b0)) 
     lffs_sel_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_lffs_sel_i_1__0),
        .Q(rxeqscan_lffs_sel),
        .R(\<const0> ));
LUT6 #(
    .INIT(64'h0001014600000040)) 
     \new_txcoeff[2]_i_1__0 
       (.I0(fsm_reg[1]),
        .I1(fsm_reg[0]),
        .I2(\n_0_new_txcoeff[2]_i_2__0 ),
        .I3(fsm_reg[3]),
        .I4(fsm_reg[2]),
        .I5(new_txcoeff),
        .O(\n_0_new_txcoeff[2]_i_1__0 ));
LUT5 #(
    .INIT(32'h00000100)) 
     \new_txcoeff[2]_i_2__0 
       (.I0(fsm_reg[3]),
        .I1(fsm_reg[1]),
        .I2(fsm_reg[2]),
        .I3(new_txcoeff_req_reg2),
        .I4(preset_valid_reg2),
        .O(\n_0_new_txcoeff[2]_i_2__0 ));
LUT5 #(
    .INIT(32'h00020000)) 
     new_txcoeff_done_i_1__0
       (.I0(new_txcoeff_req_reg2),
        .I1(fsm_reg[1]),
        .I2(fsm_reg[0]),
        .I3(fsm_reg[2]),
        .I4(fsm_reg[3]),
        .O(n_0_new_txcoeff_done_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     new_txcoeff_done_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_new_txcoeff_done_i_1__0),
        .Q(rxeqscan_new_txcoeff_done),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \new_txcoeff_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_new_txcoeff[2]_i_1__0 ),
        .Q(new_txcoeff),
        .R(O7));
(* ASYNC_REG *) 
   FDRE new_txcoeff_req_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_new_txcoeff_req),
        .Q(new_txcoeff_req_reg1),
        .R(O7));
(* ASYNC_REG *) 
   FDRE new_txcoeff_req_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(new_txcoeff_req_reg1),
        .Q(new_txcoeff_req_reg2),
        .R(O7));
LUT5 #(
    .INIT(32'h0000004A)) 
     preset_done_i_1__0
       (.I0(fsm_reg[1]),
        .I1(preset_valid_reg2),
        .I2(fsm_reg[0]),
        .I3(fsm_reg[3]),
        .I4(fsm_reg[2]),
        .O(n_0_preset_done_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     preset_done_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_preset_done_i_1__0),
        .Q(rxeqscan_preset_done),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \preset_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I16[0]),
        .Q(preset_reg1[0]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \preset_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I16[1]),
        .Q(preset_reg1[1]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \preset_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I16[2]),
        .Q(preset_reg1[2]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \preset_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(preset_reg1[0]),
        .Q(preset_reg2[0]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \preset_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(preset_reg1[1]),
        .Q(preset_reg2[1]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \preset_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(preset_reg1[2]),
        .Q(preset_reg2[2]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE preset_valid_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_preset_valid),
        .Q(preset_valid_reg1),
        .R(O7));
(* ASYNC_REG *) 
   FDRE preset_valid_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(preset_valid_reg1),
        .Q(preset_valid_reg2),
        .R(O7));
LUT6 #(
    .INIT(64'h5400FFFF54000000)) 
     rxeq_adapt_done_i_1__0
       (.I0(I3),
        .I1(I2),
        .I2(rxeqscan_adapt_done),
        .I3(rxeqscan_new_txcoeff_done),
        .I4(rxeq_adapt_done),
        .I5(O38),
        .O(O5));
LUT5 #(
    .INIT(32'h00002E2A)) 
     rxeq_adapt_done_reg_i_1__0
       (.I0(I2),
        .I1(n_0_rxeq_adapt_done_reg_i_2__0),
        .I2(I3),
        .I3(rxeqscan_adapt_done),
        .I4(I1),
        .O(O1));
LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFEEE)) 
     rxeq_adapt_done_reg_i_2__0
       (.I0(I9),
        .I1(n_0_rxeq_adapt_done_reg_i_5__0),
        .I2(Q[5]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(Q[1]),
        .O(n_0_rxeq_adapt_done_reg_i_2__0));
LUT6 #(
    .INIT(64'hFFFFFFFEAAAAA8A8)) 
     rxeq_adapt_done_reg_i_5__0
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[5]),
        .I3(rxeqscan_new_txcoeff_done),
        .I4(I7),
        .I5(Q[4]),
        .O(n_0_rxeq_adapt_done_reg_i_5__0));
LUT6 #(
    .INIT(64'h0001010000010000)) 
     rxeq_done_i_1__0
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(I7),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(rxeqscan_new_txcoeff_done),
        .O(O3));
LUT6 #(
    .INIT(64'hAAABFFFFAAAB0000)) 
     rxeq_lffs_sel_i_1__0
       (.I0(I13),
        .I1(n_0_rxeq_lffs_sel_i_2__0),
        .I2(Q[5]),
        .I3(I14),
        .I4(rxeq_adapt_done),
        .I5(I15),
        .O(O6));
LUT5 #(
    .INIT(32'hEFFFFFFF)) 
     rxeq_lffs_sel_i_2__0
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(rxeqscan_new_txcoeff_done),
        .I3(Q[4]),
        .I4(rxeqscan_lffs_sel),
        .O(n_0_rxeq_lffs_sel_i_2__0));
LUT6 #(
    .INIT(64'hAAAAAEFBAAAAA208)) 
     \rxeq_new_txcoeff[2]_i_1__0 
       (.I0(\n_0_rxeq_new_txcoeff[2]_i_2__0 ),
        .I1(I12),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\n_0_rxeq_new_txcoeff[2]_i_3__0 ),
        .I5(rxeq_new_txcoeff),
        .O(O4));
LUT6 #(
    .INIT(64'h0000001000000000)) 
     \rxeq_new_txcoeff[2]_i_2__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(I7),
        .I5(new_txcoeff),
        .O(\n_0_rxeq_new_txcoeff[2]_i_2__0 ));
LUT6 #(
    .INIT(64'hFFFEFEEAFFFEFEE8)) 
     \rxeq_new_txcoeff[2]_i_3__0 
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(rxeqscan_new_txcoeff_done),
        .O(\n_0_rxeq_new_txcoeff[2]_i_3__0 ));
LUT6 #(
    .INIT(64'h0000000000000004)) 
     rxeq_new_txcoeff_req_i_1__0
       (.I0(rxeqscan_new_txcoeff_done),
        .I1(Q[4]),
        .I2(I7),
        .I3(Q[5]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(O2));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I18[0]),
        .Q(txcoeff_reg1[0]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg1_reg[10] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I18[10]),
        .Q(txcoeff_reg1[10]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg1_reg[11] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I18[11]),
        .Q(txcoeff_reg1[11]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg1_reg[12] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I18[12]),
        .Q(txcoeff_reg1[12]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg1_reg[13] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I18[13]),
        .Q(txcoeff_reg1[13]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg1_reg[14] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I18[14]),
        .Q(txcoeff_reg1[14]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg1_reg[15] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I18[15]),
        .Q(txcoeff_reg1[15]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg1_reg[16] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I18[16]),
        .Q(txcoeff_reg1[16]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg1_reg[17] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I18[17]),
        .Q(txcoeff_reg1[17]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I18[1]),
        .Q(txcoeff_reg1[1]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I18[2]),
        .Q(txcoeff_reg1[2]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I18[3]),
        .Q(txcoeff_reg1[3]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg1_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I18[4]),
        .Q(txcoeff_reg1[4]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg1_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I18[5]),
        .Q(txcoeff_reg1[5]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg1_reg[6] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I18[6]),
        .Q(txcoeff_reg1[6]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg1_reg[7] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I18[7]),
        .Q(txcoeff_reg1[7]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg1_reg[8] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I18[8]),
        .Q(txcoeff_reg1[8]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg1_reg[9] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I18[9]),
        .Q(txcoeff_reg1[9]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txcoeff_reg1[0]),
        .Q(txcoeff_reg2[0]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg2_reg[10] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txcoeff_reg1[10]),
        .Q(txcoeff_reg2[10]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg2_reg[11] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txcoeff_reg1[11]),
        .Q(txcoeff_reg2[11]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg2_reg[12] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txcoeff_reg1[12]),
        .Q(txcoeff_reg2[12]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg2_reg[13] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txcoeff_reg1[13]),
        .Q(txcoeff_reg2[13]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg2_reg[14] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txcoeff_reg1[14]),
        .Q(txcoeff_reg2[14]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg2_reg[15] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txcoeff_reg1[15]),
        .Q(txcoeff_reg2[15]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg2_reg[16] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txcoeff_reg1[16]),
        .Q(txcoeff_reg2[16]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg2_reg[17] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txcoeff_reg1[17]),
        .Q(txcoeff_reg2[17]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txcoeff_reg1[1]),
        .Q(txcoeff_reg2[1]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txcoeff_reg1[2]),
        .Q(txcoeff_reg2[2]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txcoeff_reg1[3]),
        .Q(txcoeff_reg2[3]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg2_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txcoeff_reg1[4]),
        .Q(txcoeff_reg2[4]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg2_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txcoeff_reg1[5]),
        .Q(txcoeff_reg2[5]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg2_reg[6] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txcoeff_reg1[6]),
        .Q(txcoeff_reg2[6]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg2_reg[7] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txcoeff_reg1[7]),
        .Q(txcoeff_reg2[7]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg2_reg[8] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txcoeff_reg1[8]),
        .Q(txcoeff_reg2[8]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg2_reg[9] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txcoeff_reg1[9]),
        .Q(txcoeff_reg2[9]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txpreset_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I17[0]),
        .Q(txpreset_reg1[0]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txpreset_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I17[1]),
        .Q(txpreset_reg1[1]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txpreset_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I17[2]),
        .Q(txpreset_reg1[2]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txpreset_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I17[3]),
        .Q(txpreset_reg1[3]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txpreset_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txpreset_reg1[0]),
        .Q(txpreset_reg2[0]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txpreset_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txpreset_reg1[1]),
        .Q(txpreset_reg2[1]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txpreset_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txpreset_reg1[2]),
        .Q(txpreset_reg2[2]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txpreset_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txpreset_reg1[3]),
        .Q(txpreset_reg2[3]),
        .R(O7));
endmodule

(* ORIG_REF_NAME = "vc709_pcie_x8_gen3_rxeq_scan" *) 
module vc709_pcie_x8_gen3vc709_pcie_x8_gen3_rxeq_scan_45
   (O1,
    D,
    O2,
    O3,
    O4,
    O5,
    O6,
    O7,
    rxeq_preset_valid,
    pipe_pclk_in,
    rxeq_new_txcoeff_req,
    out,
    I1,
    I2,
    I3,
    I4,
    I5,
    I6,
    Q,
    I7,
    I8,
    I9,
    I10,
    I11,
    I12,
    rxeq_new_txcoeff,
    rxeq_adapt_done,
    O43,
    I13,
    I14,
    I15,
    I16,
    I17,
    I18,
    I19,
    I20);
  output O1;
  output [2:0]D;
  output O2;
  output O3;
  output O4;
  output O5;
  output O6;
  input [0:0]O7;
  input rxeq_preset_valid;
  input pipe_pclk_in;
  input rxeq_new_txcoeff_req;
  input [1:0]out;
  input I1;
  input I2;
  input I3;
  input I4;
  input I5;
  input I6;
  input [5:0]Q;
  input I7;
  input I8;
  input I9;
  input I10;
  input I11;
  input I12;
  input [0:0]rxeq_new_txcoeff;
  input rxeq_adapt_done;
  input O43;
  input I13;
  input I14;
  input I15;
  input [2:0]I16;
  input [3:0]I17;
  input [17:0]I18;
  input [5:0]I19;
  input [5:0]I20;

  wire \<const0> ;
  wire \<const1> ;
  wire [2:0]D;
  wire I1;
  wire I10;
  wire I11;
  wire I12;
  wire I13;
  wire I14;
  wire I15;
  wire [2:0]I16;
  wire [3:0]I17;
  wire [17:0]I18;
  wire [5:0]I19;
  wire I2;
  wire [5:0]I20;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire O43;
  wire O5;
  wire O6;
  wire [0:0]O7;
  wire [5:0]Q;
  wire adapt_done_cnt;
  wire [5:0]fs_reg1;
  wire [5:0]fs_reg2;
  wire [3:0]fsm_reg;
  wire [5:0]lf_reg1;
  wire [5:0]lf_reg2;
  wire \n_0_FSM_onehot_fsm[1]_i_1__5 ;
  wire \n_0_FSM_onehot_fsm[1]_i_2__5 ;
  wire \n_0_FSM_onehot_fsm[2]_i_1__5 ;
  wire \n_0_FSM_onehot_fsm[3]_i_1__5 ;
  wire \n_0_FSM_onehot_fsm[3]_i_2__5 ;
  wire \n_0_FSM_onehot_fsm[3]_i_3__5 ;
  wire \n_0_FSM_onehot_fsm[3]_i_4__5 ;
  wire \n_0_FSM_onehot_fsm[3]_i_5__5 ;
  wire \n_0_FSM_onehot_fsm[3]_i_6__5 ;
  wire \n_0_FSM_onehot_fsm[3]_i_7__5 ;
  wire \n_0_FSM_onehot_fsm[3]_i_8__5 ;
  wire \n_0_FSM_onehot_fsm[4]_i_10__5 ;
  wire \n_0_FSM_onehot_fsm[4]_i_11__5 ;
  wire \n_0_FSM_onehot_fsm[4]_i_12__5 ;
  wire \n_0_FSM_onehot_fsm[4]_i_1__5 ;
  wire \n_0_FSM_onehot_fsm[4]_i_2__5 ;
  wire \n_0_FSM_onehot_fsm[4]_i_3__5 ;
  wire \n_0_FSM_onehot_fsm[4]_i_4__5 ;
  wire \n_0_FSM_onehot_fsm[4]_i_5__5 ;
  wire \n_0_FSM_onehot_fsm[4]_i_6__5 ;
  wire \n_0_FSM_onehot_fsm[4]_i_7__5 ;
  wire \n_0_FSM_onehot_fsm[4]_i_9__5 ;
  wire \n_0_FSM_onehot_fsm_reg[0] ;
  wire n_0_adapt_done_cnt_i_1__5;
  wire n_0_adapt_done_cnt_i_2__5;
  wire n_0_adapt_done_cnt_i_3__5;
  wire n_0_adapt_done_i_1__5;
  wire \n_0_converge_cnt[11]_i_3__5 ;
  wire \n_0_converge_cnt[11]_i_4__5 ;
  wire \n_0_converge_cnt[11]_i_5__5 ;
  wire \n_0_converge_cnt[11]_i_6__5 ;
  wire \n_0_converge_cnt[15]_i_3__5 ;
  wire \n_0_converge_cnt[15]_i_4__5 ;
  wire \n_0_converge_cnt[15]_i_5__5 ;
  wire \n_0_converge_cnt[15]_i_6__5 ;
  wire \n_0_converge_cnt[19]_i_3__5 ;
  wire \n_0_converge_cnt[19]_i_4__5 ;
  wire \n_0_converge_cnt[19]_i_5__5 ;
  wire \n_0_converge_cnt[19]_i_6__5 ;
  wire \n_0_converge_cnt[21]_i_3__5 ;
  wire \n_0_converge_cnt[21]_i_4__5 ;
  wire \n_0_converge_cnt[21]_i_5__5 ;
  wire \n_0_converge_cnt[3]_i_3__5 ;
  wire \n_0_converge_cnt[3]_i_4__5 ;
  wire \n_0_converge_cnt[3]_i_5__5 ;
  wire \n_0_converge_cnt[3]_i_6__5 ;
  wire \n_0_converge_cnt[7]_i_3__5 ;
  wire \n_0_converge_cnt[7]_i_4__5 ;
  wire \n_0_converge_cnt[7]_i_5__5 ;
  wire \n_0_converge_cnt[7]_i_6__5 ;
  wire \n_0_converge_cnt_reg[0] ;
  wire \n_0_converge_cnt_reg[10] ;
  wire \n_0_converge_cnt_reg[11] ;
  wire \n_0_converge_cnt_reg[11]_i_2__5 ;
  wire \n_0_converge_cnt_reg[12] ;
  wire \n_0_converge_cnt_reg[13] ;
  wire \n_0_converge_cnt_reg[14] ;
  wire \n_0_converge_cnt_reg[15] ;
  wire \n_0_converge_cnt_reg[15]_i_2__5 ;
  wire \n_0_converge_cnt_reg[16] ;
  wire \n_0_converge_cnt_reg[17] ;
  wire \n_0_converge_cnt_reg[18] ;
  wire \n_0_converge_cnt_reg[19] ;
  wire \n_0_converge_cnt_reg[19]_i_2__5 ;
  wire \n_0_converge_cnt_reg[1] ;
  wire \n_0_converge_cnt_reg[20] ;
  wire \n_0_converge_cnt_reg[21] ;
  wire \n_0_converge_cnt_reg[2] ;
  wire \n_0_converge_cnt_reg[3] ;
  wire \n_0_converge_cnt_reg[3]_i_2__5 ;
  wire \n_0_converge_cnt_reg[4] ;
  wire \n_0_converge_cnt_reg[5] ;
  wire \n_0_converge_cnt_reg[6] ;
  wire \n_0_converge_cnt_reg[7] ;
  wire \n_0_converge_cnt_reg[7]_i_2__5 ;
  wire \n_0_converge_cnt_reg[8] ;
  wire \n_0_converge_cnt_reg[9] ;
  wire n_0_lffs_sel_i_1__5;
  wire n_0_lffs_sel_i_2__5;
  wire n_0_lffs_sel_i_3__5;
  wire \n_0_new_txcoeff[2]_i_1__5 ;
  wire \n_0_new_txcoeff[2]_i_2__5 ;
  wire n_0_new_txcoeff_done_i_1__5;
  wire n_0_preset_done_i_1__5;
  wire n_0_rxeq_adapt_done_reg_i_2__5;
  wire n_0_rxeq_adapt_done_reg_i_5__5;
  wire n_0_rxeq_lffs_sel_i_2__5;
  wire \n_0_rxeq_new_txcoeff[2]_i_2__5 ;
  wire \n_0_rxeq_new_txcoeff[2]_i_3__5 ;
  wire \n_1_converge_cnt_reg[11]_i_2__5 ;
  wire \n_1_converge_cnt_reg[15]_i_2__5 ;
  wire \n_1_converge_cnt_reg[19]_i_2__5 ;
  wire \n_1_converge_cnt_reg[3]_i_2__5 ;
  wire \n_1_converge_cnt_reg[7]_i_2__5 ;
  wire \n_2_converge_cnt_reg[11]_i_2__5 ;
  wire \n_2_converge_cnt_reg[15]_i_2__5 ;
  wire \n_2_converge_cnt_reg[19]_i_2__5 ;
  wire \n_2_converge_cnt_reg[3]_i_2__5 ;
  wire \n_2_converge_cnt_reg[7]_i_2__5 ;
  wire \n_3_converge_cnt_reg[11]_i_2__5 ;
  wire \n_3_converge_cnt_reg[15]_i_2__5 ;
  wire \n_3_converge_cnt_reg[19]_i_2__5 ;
  wire \n_3_converge_cnt_reg[21]_i_2__5 ;
  wire \n_3_converge_cnt_reg[3]_i_2__5 ;
  wire \n_3_converge_cnt_reg[7]_i_2__5 ;
  wire \n_4_converge_cnt_reg[11]_i_2__5 ;
  wire \n_4_converge_cnt_reg[15]_i_2__5 ;
  wire \n_4_converge_cnt_reg[19]_i_2__5 ;
  wire \n_4_converge_cnt_reg[3]_i_2__5 ;
  wire \n_4_converge_cnt_reg[7]_i_2__5 ;
  wire \n_5_converge_cnt_reg[11]_i_2__5 ;
  wire \n_5_converge_cnt_reg[15]_i_2__5 ;
  wire \n_5_converge_cnt_reg[19]_i_2__5 ;
  wire \n_5_converge_cnt_reg[3]_i_2__5 ;
  wire \n_5_converge_cnt_reg[7]_i_2__5 ;
  wire \n_6_converge_cnt_reg[11]_i_2__5 ;
  wire \n_6_converge_cnt_reg[15]_i_2__5 ;
  wire \n_6_converge_cnt_reg[19]_i_2__5 ;
  wire \n_6_converge_cnt_reg[21]_i_2__5 ;
  wire \n_6_converge_cnt_reg[3]_i_2__5 ;
  wire \n_6_converge_cnt_reg[7]_i_2__5 ;
  wire \n_7_converge_cnt_reg[11]_i_2__5 ;
  wire \n_7_converge_cnt_reg[15]_i_2__5 ;
  wire \n_7_converge_cnt_reg[19]_i_2__5 ;
  wire \n_7_converge_cnt_reg[21]_i_2__5 ;
  wire \n_7_converge_cnt_reg[3]_i_2__5 ;
  wire \n_7_converge_cnt_reg[7]_i_2__5 ;
  wire [2:2]new_txcoeff;
  wire new_txcoeff_req_reg1;
  wire new_txcoeff_req_reg2;
  wire [1:0]out;
  wire [21:0]p_1_in__0;
  wire pipe_pclk_in;
  wire [2:0]preset_reg1;
  wire [2:0]preset_reg2;
  wire preset_valid_reg1;
  wire preset_valid_reg2;
  wire rxeq_adapt_done;
  wire [0:0]rxeq_new_txcoeff;
  wire rxeq_new_txcoeff_req;
  wire rxeq_preset_valid;
  wire rxeqscan_adapt_done;
  wire rxeqscan_lffs_sel;
  wire rxeqscan_new_txcoeff_done;
  wire rxeqscan_preset_done;
  wire [17:0]txcoeff_reg1;
  wire [17:0]txcoeff_reg2;
  wire [3:0]txpreset_reg1;
  wire [3:0]txpreset_reg2;
  wire [3:1]\NLW_converge_cnt_reg[21]_i_2__5_CO_UNCONNECTED ;
  wire [3:2]\NLW_converge_cnt_reg[21]_i_2__5_O_UNCONNECTED ;

LUT6 #(
    .INIT(64'hFFFFFFFFEE8CFF8D)) 
     \FSM_onehot_fsm[1]_i_1__5 
       (.I0(fsm_reg[2]),
        .I1(fsm_reg[3]),
        .I2(new_txcoeff_req_reg2),
        .I3(fsm_reg[1]),
        .I4(preset_valid_reg2),
        .I5(\n_0_FSM_onehot_fsm[1]_i_2__5 ),
        .O(\n_0_FSM_onehot_fsm[1]_i_1__5 ));
(* SOFT_HLUTNM = "soft_lutpair327" *) 
   LUT5 #(
    .INIT(32'hFFFEAAAB)) 
     \FSM_onehot_fsm[1]_i_2__5 
       (.I0(\n_0_FSM_onehot_fsm_reg[0] ),
        .I1(fsm_reg[3]),
        .I2(fsm_reg[1]),
        .I3(fsm_reg[2]),
        .I4(fsm_reg[0]),
        .O(\n_0_FSM_onehot_fsm[1]_i_2__5 ));
LUT6 #(
    .INIT(64'h0000000000060000)) 
     \FSM_onehot_fsm[2]_i_1__5 
       (.I0(fsm_reg[0]),
        .I1(fsm_reg[1]),
        .I2(fsm_reg[2]),
        .I3(fsm_reg[3]),
        .I4(preset_valid_reg2),
        .I5(\n_0_FSM_onehot_fsm_reg[0] ),
        .O(\n_0_FSM_onehot_fsm[2]_i_1__5 ));
LUT5 #(
    .INIT(32'h0000D5DD)) 
     \FSM_onehot_fsm[3]_i_1__5 
       (.I0(\n_0_FSM_onehot_fsm[3]_i_2__5 ),
        .I1(\n_0_FSM_onehot_fsm[3]_i_3__5 ),
        .I2(\n_0_FSM_onehot_fsm[4]_i_5__5 ),
        .I3(\n_0_FSM_onehot_fsm[3]_i_4__5 ),
        .I4(\n_0_FSM_onehot_fsm_reg[0] ),
        .O(\n_0_FSM_onehot_fsm[3]_i_1__5 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFDFFFF)) 
     \FSM_onehot_fsm[3]_i_2__5 
       (.I0(fsm_reg[0]),
        .I1(fsm_reg[2]),
        .I2(fsm_reg[1]),
        .I3(fsm_reg[3]),
        .I4(new_txcoeff_req_reg2),
        .I5(preset_valid_reg2),
        .O(\n_0_FSM_onehot_fsm[3]_i_2__5 ));
LUT6 #(
    .INIT(64'h00000000000E0000)) 
     \FSM_onehot_fsm[3]_i_3__5 
       (.I0(adapt_done_cnt),
        .I1(I8),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[0]),
        .I4(fsm_reg[2]),
        .I5(fsm_reg[1]),
        .O(\n_0_FSM_onehot_fsm[3]_i_3__5 ));
LUT6 #(
    .INIT(64'h2028000000000000)) 
     \FSM_onehot_fsm[3]_i_4__5 
       (.I0(\n_0_FSM_onehot_fsm[3]_i_5__5 ),
        .I1(\n_0_converge_cnt_reg[14] ),
        .I2(\n_0_converge_cnt_reg[13] ),
        .I3(\n_0_converge_cnt_reg[10] ),
        .I4(\n_0_FSM_onehot_fsm[3]_i_6__5 ),
        .I5(\n_0_FSM_onehot_fsm[3]_i_7__5 ),
        .O(\n_0_FSM_onehot_fsm[3]_i_4__5 ));
LUT6 #(
    .INIT(64'h0000000060600660)) 
     \FSM_onehot_fsm[3]_i_5__5 
       (.I0(\n_0_converge_cnt_reg[20] ),
        .I1(\n_0_converge_cnt_reg[21] ),
        .I2(\n_0_converge_cnt_reg[0] ),
        .I3(out[1]),
        .I4(out[0]),
        .I5(\n_0_FSM_onehot_fsm[4]_i_12__5 ),
        .O(\n_0_FSM_onehot_fsm[3]_i_5__5 ));
LUT6 #(
    .INIT(64'h0900000000000900)) 
     \FSM_onehot_fsm[3]_i_6__5 
       (.I0(\n_0_converge_cnt_reg[20] ),
        .I1(\n_0_converge_cnt_reg[14] ),
        .I2(\n_0_FSM_onehot_fsm[3]_i_8__5 ),
        .I3(\n_0_converge_cnt_reg[18] ),
        .I4(\n_0_converge_cnt_reg[2] ),
        .I5(\n_0_converge_cnt_reg[0] ),
        .O(\n_0_FSM_onehot_fsm[3]_i_6__5 ));
LUT4 #(
    .INIT(16'h400A)) 
     \FSM_onehot_fsm[3]_i_7__5 
       (.I0(\n_0_converge_cnt_reg[2] ),
        .I1(\n_0_converge_cnt_reg[10] ),
        .I2(\n_0_converge_cnt_reg[3] ),
        .I3(\n_0_converge_cnt_reg[8] ),
        .O(\n_0_FSM_onehot_fsm[3]_i_7__5 ));
LUT2 #(
    .INIT(4'h7)) 
     \FSM_onehot_fsm[3]_i_8__5 
       (.I0(\n_0_converge_cnt_reg[15] ),
        .I1(\n_0_converge_cnt_reg[9] ),
        .O(\n_0_FSM_onehot_fsm[3]_i_8__5 ));
LUT2 #(
    .INIT(4'h9)) 
     \FSM_onehot_fsm[4]_i_10__5 
       (.I0(\n_0_converge_cnt_reg[20] ),
        .I1(\n_0_converge_cnt_reg[21] ),
        .O(\n_0_FSM_onehot_fsm[4]_i_10__5 ));
LUT4 #(
    .INIT(16'h7FFF)) 
     \FSM_onehot_fsm[4]_i_11__5 
       (.I0(\n_0_converge_cnt_reg[16] ),
        .I1(\n_0_converge_cnt_reg[17] ),
        .I2(\n_0_converge_cnt_reg[11] ),
        .I3(\n_0_converge_cnt_reg[19] ),
        .O(\n_0_FSM_onehot_fsm[4]_i_11__5 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     \FSM_onehot_fsm[4]_i_12__5 
       (.I0(\n_0_converge_cnt_reg[1] ),
        .I1(\n_0_converge_cnt_reg[12] ),
        .I2(\n_0_converge_cnt_reg[6] ),
        .I3(\n_0_converge_cnt_reg[7] ),
        .I4(\n_0_converge_cnt_reg[5] ),
        .I5(\n_0_converge_cnt_reg[4] ),
        .O(\n_0_FSM_onehot_fsm[4]_i_12__5 ));
LUT6 #(
    .INIT(64'hAAAAAAAA0080AAAA)) 
     \FSM_onehot_fsm[4]_i_1__5 
       (.I0(\n_0_FSM_onehot_fsm[4]_i_2__5 ),
        .I1(\n_0_FSM_onehot_fsm[4]_i_3__5 ),
        .I2(\n_0_FSM_onehot_fsm[4]_i_4__5 ),
        .I3(\n_0_FSM_onehot_fsm[4]_i_5__5 ),
        .I4(\n_0_FSM_onehot_fsm[4]_i_6__5 ),
        .I5(\n_0_FSM_onehot_fsm[4]_i_7__5 ),
        .O(\n_0_FSM_onehot_fsm[4]_i_1__5 ));
LUT6 #(
    .INIT(64'h0000000000000450)) 
     \FSM_onehot_fsm[4]_i_2__5 
       (.I0(\n_0_FSM_onehot_fsm_reg[0] ),
        .I1(new_txcoeff_req_reg2),
        .I2(fsm_reg[2]),
        .I3(fsm_reg[3]),
        .I4(fsm_reg[1]),
        .I5(fsm_reg[0]),
        .O(\n_0_FSM_onehot_fsm[4]_i_2__5 ));
LUT6 #(
    .INIT(64'h8000000000004000)) 
     \FSM_onehot_fsm[4]_i_3__5 
       (.I0(I8),
        .I1(\n_0_converge_cnt_reg[15] ),
        .I2(\n_0_converge_cnt_reg[9] ),
        .I3(\n_0_converge_cnt_reg[18] ),
        .I4(\n_0_converge_cnt_reg[2] ),
        .I5(\n_0_converge_cnt_reg[0] ),
        .O(\n_0_FSM_onehot_fsm[4]_i_3__5 ));
LUT6 #(
    .INIT(64'h00000000000C8000)) 
     \FSM_onehot_fsm[4]_i_4__5 
       (.I0(\n_0_converge_cnt_reg[13] ),
        .I1(\n_0_FSM_onehot_fsm[4]_i_9__5 ),
        .I2(\n_0_converge_cnt_reg[8] ),
        .I3(\n_0_converge_cnt_reg[3] ),
        .I4(\n_0_converge_cnt_reg[2] ),
        .I5(\n_0_FSM_onehot_fsm[4]_i_10__5 ),
        .O(\n_0_FSM_onehot_fsm[4]_i_4__5 ));
LUT4 #(
    .INIT(16'hAEFE)) 
     \FSM_onehot_fsm[4]_i_5__5 
       (.I0(\n_0_FSM_onehot_fsm[4]_i_11__5 ),
        .I1(\n_0_converge_cnt_reg[13] ),
        .I2(\n_0_converge_cnt_reg[10] ),
        .I3(\n_0_converge_cnt_reg[8] ),
        .O(\n_0_FSM_onehot_fsm[4]_i_5__5 ));
LUT3 #(
    .INIT(8'hDF)) 
     \FSM_onehot_fsm[4]_i_6__5 
       (.I0(fsm_reg[3]),
        .I1(fsm_reg[2]),
        .I2(new_txcoeff_req_reg2),
        .O(\n_0_FSM_onehot_fsm[4]_i_6__5 ));
(* SOFT_HLUTNM = "soft_lutpair328" *) 
   LUT3 #(
    .INIT(8'h04)) 
     \FSM_onehot_fsm[4]_i_7__5 
       (.I0(adapt_done_cnt),
        .I1(out[1]),
        .I2(out[0]),
        .O(\n_0_FSM_onehot_fsm[4]_i_7__5 ));
LUT4 #(
    .INIT(16'h1004)) 
     \FSM_onehot_fsm[4]_i_9__5 
       (.I0(\n_0_FSM_onehot_fsm[4]_i_12__5 ),
        .I1(\n_0_converge_cnt_reg[13] ),
        .I2(\n_0_converge_cnt_reg[14] ),
        .I3(\n_0_converge_cnt_reg[20] ),
        .O(\n_0_FSM_onehot_fsm[4]_i_9__5 ));
FDRE #(
    .INIT(1'b1)) 
     \FSM_onehot_fsm_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(\n_0_FSM_onehot_fsm_reg[0] ),
        .R(O7));
FDSE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_FSM_onehot_fsm[1]_i_1__5 ),
        .Q(fsm_reg[0]),
        .S(O7));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_FSM_onehot_fsm[2]_i_1__5 ),
        .Q(fsm_reg[1]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_FSM_onehot_fsm[3]_i_1__5 ),
        .Q(fsm_reg[2]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_FSM_onehot_fsm[4]_i_1__5 ),
        .Q(fsm_reg[3]),
        .R(O7));
LUT6 #(
    .INIT(64'h0000000010BA0000)) 
     \FSM_onehot_fsm_rx[2]_i_1__5 
       (.I0(I4),
        .I1(out[1]),
        .I2(out[0]),
        .I3(rxeqscan_preset_done),
        .I4(I5),
        .I5(I6),
        .O(D[0]));
LUT5 #(
    .INIT(32'h0001C001)) 
     \FSM_onehot_fsm_rx[5]_i_1__5 
       (.I0(rxeqscan_new_txcoeff_done),
        .I1(I6),
        .I2(I5),
        .I3(I4),
        .I4(I11),
        .O(D[1]));
LUT6 #(
    .INIT(64'h0F05000C0005000C)) 
     \FSM_onehot_fsm_rx[6]_i_1__5 
       (.I0(I10),
        .I1(rxeqscan_new_txcoeff_done),
        .I2(I6),
        .I3(I5),
        .I4(I4),
        .I5(rxeqscan_preset_done),
        .O(D[2]));
GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
LUT6 #(
    .INIT(64'h0000000022262626)) 
     adapt_done_cnt_i_1__5
       (.I0(adapt_done_cnt),
        .I1(n_0_adapt_done_cnt_i_2__5),
        .I2(n_0_adapt_done_cnt_i_3__5),
        .I3(out[0]),
        .I4(out[1]),
        .I5(I1),
        .O(n_0_adapt_done_cnt_i_1__5));
LUT6 #(
    .INIT(64'hFFFEE9E9FFFEF9F9)) 
     adapt_done_cnt_i_2__5
       (.I0(fsm_reg[1]),
        .I1(fsm_reg[0]),
        .I2(fsm_reg[3]),
        .I3(\n_0_FSM_onehot_fsm[4]_i_7__5 ),
        .I4(fsm_reg[2]),
        .I5(new_txcoeff_req_reg2),
        .O(n_0_adapt_done_cnt_i_2__5));
(* SOFT_HLUTNM = "soft_lutpair327" *) 
   LUT4 #(
    .INIT(16'hFFFD)) 
     adapt_done_cnt_i_3__5
       (.I0(fsm_reg[3]),
        .I1(fsm_reg[2]),
        .I2(fsm_reg[0]),
        .I3(fsm_reg[1]),
        .O(n_0_adapt_done_cnt_i_3__5));
FDRE #(
    .INIT(1'b0)) 
     adapt_done_cnt_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_adapt_done_cnt_i_1__5),
        .Q(adapt_done_cnt),
        .R(\<const0> ));
LUT4 #(
    .INIT(16'hAA80)) 
     adapt_done_i_1__5
       (.I0(n_0_new_txcoeff_done_i_1__5),
        .I1(out[1]),
        .I2(out[0]),
        .I3(adapt_done_cnt),
        .O(n_0_adapt_done_i_1__5));
FDRE #(
    .INIT(1'b0)) 
     adapt_done_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_adapt_done_i_1__5),
        .Q(rxeqscan_adapt_done),
        .R(O7));
LUT4 #(
    .INIT(16'h0008)) 
     \converge_cnt[0]_i_1__12 
       (.I0(\n_0_converge_cnt[21]_i_3__5 ),
        .I1(\n_7_converge_cnt_reg[3]_i_2__5 ),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[1]),
        .O(p_1_in__0[0]));
LUT4 #(
    .INIT(16'h0008)) 
     \converge_cnt[10]_i_1__5 
       (.I0(\n_5_converge_cnt_reg[11]_i_2__5 ),
        .I1(\n_0_converge_cnt[21]_i_3__5 ),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[1]),
        .O(p_1_in__0[10]));
LUT4 #(
    .INIT(16'h0008)) 
     \converge_cnt[11]_i_1__5 
       (.I0(\n_4_converge_cnt_reg[11]_i_2__5 ),
        .I1(\n_0_converge_cnt[21]_i_3__5 ),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[1]),
        .O(p_1_in__0[11]));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[11]_i_3__5 
       (.I0(\n_0_converge_cnt_reg[11] ),
        .O(\n_0_converge_cnt[11]_i_3__5 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[11]_i_4__5 
       (.I0(\n_0_converge_cnt_reg[10] ),
        .O(\n_0_converge_cnt[11]_i_4__5 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[11]_i_5__5 
       (.I0(\n_0_converge_cnt_reg[9] ),
        .O(\n_0_converge_cnt[11]_i_5__5 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[11]_i_6__5 
       (.I0(\n_0_converge_cnt_reg[8] ),
        .O(\n_0_converge_cnt[11]_i_6__5 ));
LUT4 #(
    .INIT(16'h0008)) 
     \converge_cnt[12]_i_1__5 
       (.I0(\n_7_converge_cnt_reg[15]_i_2__5 ),
        .I1(\n_0_converge_cnt[21]_i_3__5 ),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[1]),
        .O(p_1_in__0[12]));
LUT4 #(
    .INIT(16'h0008)) 
     \converge_cnt[13]_i_1__5 
       (.I0(\n_6_converge_cnt_reg[15]_i_2__5 ),
        .I1(\n_0_converge_cnt[21]_i_3__5 ),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[1]),
        .O(p_1_in__0[13]));
LUT4 #(
    .INIT(16'h0008)) 
     \converge_cnt[14]_i_1__5 
       (.I0(\n_5_converge_cnt_reg[15]_i_2__5 ),
        .I1(\n_0_converge_cnt[21]_i_3__5 ),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[1]),
        .O(p_1_in__0[14]));
LUT4 #(
    .INIT(16'h0008)) 
     \converge_cnt[15]_i_1__5 
       (.I0(\n_4_converge_cnt_reg[15]_i_2__5 ),
        .I1(\n_0_converge_cnt[21]_i_3__5 ),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[1]),
        .O(p_1_in__0[15]));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[15]_i_3__5 
       (.I0(\n_0_converge_cnt_reg[15] ),
        .O(\n_0_converge_cnt[15]_i_3__5 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[15]_i_4__5 
       (.I0(\n_0_converge_cnt_reg[14] ),
        .O(\n_0_converge_cnt[15]_i_4__5 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[15]_i_5__5 
       (.I0(\n_0_converge_cnt_reg[13] ),
        .O(\n_0_converge_cnt[15]_i_5__5 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[15]_i_6__5 
       (.I0(\n_0_converge_cnt_reg[12] ),
        .O(\n_0_converge_cnt[15]_i_6__5 ));
LUT4 #(
    .INIT(16'h0008)) 
     \converge_cnt[16]_i_1__5 
       (.I0(\n_7_converge_cnt_reg[19]_i_2__5 ),
        .I1(\n_0_converge_cnt[21]_i_3__5 ),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[1]),
        .O(p_1_in__0[16]));
LUT4 #(
    .INIT(16'h0008)) 
     \converge_cnt[17]_i_1__5 
       (.I0(\n_6_converge_cnt_reg[19]_i_2__5 ),
        .I1(\n_0_converge_cnt[21]_i_3__5 ),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[1]),
        .O(p_1_in__0[17]));
(* SOFT_HLUTNM = "soft_lutpair329" *) 
   LUT4 #(
    .INIT(16'h0008)) 
     \converge_cnt[18]_i_1__5 
       (.I0(\n_5_converge_cnt_reg[19]_i_2__5 ),
        .I1(\n_0_converge_cnt[21]_i_3__5 ),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[1]),
        .O(p_1_in__0[18]));
(* SOFT_HLUTNM = "soft_lutpair329" *) 
   LUT4 #(
    .INIT(16'h0008)) 
     \converge_cnt[19]_i_1__5 
       (.I0(\n_4_converge_cnt_reg[19]_i_2__5 ),
        .I1(\n_0_converge_cnt[21]_i_3__5 ),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[1]),
        .O(p_1_in__0[19]));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[19]_i_3__5 
       (.I0(\n_0_converge_cnt_reg[19] ),
        .O(\n_0_converge_cnt[19]_i_3__5 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[19]_i_4__5 
       (.I0(\n_0_converge_cnt_reg[18] ),
        .O(\n_0_converge_cnt[19]_i_4__5 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[19]_i_5__5 
       (.I0(\n_0_converge_cnt_reg[17] ),
        .O(\n_0_converge_cnt[19]_i_5__5 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[19]_i_6__5 
       (.I0(\n_0_converge_cnt_reg[16] ),
        .O(\n_0_converge_cnt[19]_i_6__5 ));
LUT4 #(
    .INIT(16'h0008)) 
     \converge_cnt[1]_i_1__5 
       (.I0(\n_0_converge_cnt[21]_i_3__5 ),
        .I1(\n_6_converge_cnt_reg[3]_i_2__5 ),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[1]),
        .O(p_1_in__0[1]));
(* SOFT_HLUTNM = "soft_lutpair330" *) 
   LUT4 #(
    .INIT(16'h0008)) 
     \converge_cnt[20]_i_1__5 
       (.I0(\n_7_converge_cnt_reg[21]_i_2__5 ),
        .I1(\n_0_converge_cnt[21]_i_3__5 ),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[1]),
        .O(p_1_in__0[20]));
(* SOFT_HLUTNM = "soft_lutpair330" *) 
   LUT4 #(
    .INIT(16'h0008)) 
     \converge_cnt[21]_i_1__5 
       (.I0(\n_6_converge_cnt_reg[21]_i_2__5 ),
        .I1(\n_0_converge_cnt[21]_i_3__5 ),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[1]),
        .O(p_1_in__0[21]));
(* SOFT_HLUTNM = "soft_lutpair328" *) 
   LUT5 #(
    .INIT(32'h0000FB00)) 
     \converge_cnt[21]_i_3__5 
       (.I0(out[0]),
        .I1(out[1]),
        .I2(adapt_done_cnt),
        .I3(fsm_reg[2]),
        .I4(fsm_reg[0]),
        .O(\n_0_converge_cnt[21]_i_3__5 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[21]_i_4__5 
       (.I0(\n_0_converge_cnt_reg[21] ),
        .O(\n_0_converge_cnt[21]_i_4__5 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[21]_i_5__5 
       (.I0(\n_0_converge_cnt_reg[20] ),
        .O(\n_0_converge_cnt[21]_i_5__5 ));
LUT4 #(
    .INIT(16'h0008)) 
     \converge_cnt[2]_i_1__5 
       (.I0(\n_0_converge_cnt[21]_i_3__5 ),
        .I1(\n_5_converge_cnt_reg[3]_i_2__5 ),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[1]),
        .O(p_1_in__0[2]));
LUT4 #(
    .INIT(16'h0008)) 
     \converge_cnt[3]_i_1__5 
       (.I0(\n_0_converge_cnt[21]_i_3__5 ),
        .I1(\n_4_converge_cnt_reg[3]_i_2__5 ),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[1]),
        .O(p_1_in__0[3]));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[3]_i_3__5 
       (.I0(\n_0_converge_cnt_reg[3] ),
        .O(\n_0_converge_cnt[3]_i_3__5 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[3]_i_4__5 
       (.I0(\n_0_converge_cnt_reg[2] ),
        .O(\n_0_converge_cnt[3]_i_4__5 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[3]_i_5__5 
       (.I0(\n_0_converge_cnt_reg[1] ),
        .O(\n_0_converge_cnt[3]_i_5__5 ));
LUT1 #(
    .INIT(2'h1)) 
     \converge_cnt[3]_i_6__5 
       (.I0(\n_0_converge_cnt_reg[0] ),
        .O(\n_0_converge_cnt[3]_i_6__5 ));
LUT4 #(
    .INIT(16'h0008)) 
     \converge_cnt[4]_i_1__5 
       (.I0(\n_7_converge_cnt_reg[7]_i_2__5 ),
        .I1(\n_0_converge_cnt[21]_i_3__5 ),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[1]),
        .O(p_1_in__0[4]));
LUT4 #(
    .INIT(16'h0008)) 
     \converge_cnt[5]_i_1__5 
       (.I0(\n_6_converge_cnt_reg[7]_i_2__5 ),
        .I1(\n_0_converge_cnt[21]_i_3__5 ),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[1]),
        .O(p_1_in__0[5]));
LUT4 #(
    .INIT(16'h0008)) 
     \converge_cnt[6]_i_1__5 
       (.I0(\n_5_converge_cnt_reg[7]_i_2__5 ),
        .I1(\n_0_converge_cnt[21]_i_3__5 ),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[1]),
        .O(p_1_in__0[6]));
LUT4 #(
    .INIT(16'h0008)) 
     \converge_cnt[7]_i_1__5 
       (.I0(\n_4_converge_cnt_reg[7]_i_2__5 ),
        .I1(\n_0_converge_cnt[21]_i_3__5 ),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[1]),
        .O(p_1_in__0[7]));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[7]_i_3__5 
       (.I0(\n_0_converge_cnt_reg[7] ),
        .O(\n_0_converge_cnt[7]_i_3__5 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[7]_i_4__5 
       (.I0(\n_0_converge_cnt_reg[6] ),
        .O(\n_0_converge_cnt[7]_i_4__5 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[7]_i_5__5 
       (.I0(\n_0_converge_cnt_reg[5] ),
        .O(\n_0_converge_cnt[7]_i_5__5 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[7]_i_6__5 
       (.I0(\n_0_converge_cnt_reg[4] ),
        .O(\n_0_converge_cnt[7]_i_6__5 ));
LUT4 #(
    .INIT(16'h0008)) 
     \converge_cnt[8]_i_1__5 
       (.I0(\n_7_converge_cnt_reg[11]_i_2__5 ),
        .I1(\n_0_converge_cnt[21]_i_3__5 ),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[1]),
        .O(p_1_in__0[8]));
LUT4 #(
    .INIT(16'h0008)) 
     \converge_cnt[9]_i_1__5 
       (.I0(\n_6_converge_cnt_reg[11]_i_2__5 ),
        .I1(\n_0_converge_cnt[21]_i_3__5 ),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[1]),
        .O(p_1_in__0[9]));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[0]),
        .Q(\n_0_converge_cnt_reg[0] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[10] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[10]),
        .Q(\n_0_converge_cnt_reg[10] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[11] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[11]),
        .Q(\n_0_converge_cnt_reg[11] ),
        .R(O7));
CARRY4 \converge_cnt_reg[11]_i_2__5 
       (.CI(\n_0_converge_cnt_reg[7]_i_2__5 ),
        .CO({\n_0_converge_cnt_reg[11]_i_2__5 ,\n_1_converge_cnt_reg[11]_i_2__5 ,\n_2_converge_cnt_reg[11]_i_2__5 ,\n_3_converge_cnt_reg[11]_i_2__5 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\n_4_converge_cnt_reg[11]_i_2__5 ,\n_5_converge_cnt_reg[11]_i_2__5 ,\n_6_converge_cnt_reg[11]_i_2__5 ,\n_7_converge_cnt_reg[11]_i_2__5 }),
        .S({\n_0_converge_cnt[11]_i_3__5 ,\n_0_converge_cnt[11]_i_4__5 ,\n_0_converge_cnt[11]_i_5__5 ,\n_0_converge_cnt[11]_i_6__5 }));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[12] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[12]),
        .Q(\n_0_converge_cnt_reg[12] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[13] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[13]),
        .Q(\n_0_converge_cnt_reg[13] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[14] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[14]),
        .Q(\n_0_converge_cnt_reg[14] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[15] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[15]),
        .Q(\n_0_converge_cnt_reg[15] ),
        .R(O7));
CARRY4 \converge_cnt_reg[15]_i_2__5 
       (.CI(\n_0_converge_cnt_reg[11]_i_2__5 ),
        .CO({\n_0_converge_cnt_reg[15]_i_2__5 ,\n_1_converge_cnt_reg[15]_i_2__5 ,\n_2_converge_cnt_reg[15]_i_2__5 ,\n_3_converge_cnt_reg[15]_i_2__5 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\n_4_converge_cnt_reg[15]_i_2__5 ,\n_5_converge_cnt_reg[15]_i_2__5 ,\n_6_converge_cnt_reg[15]_i_2__5 ,\n_7_converge_cnt_reg[15]_i_2__5 }),
        .S({\n_0_converge_cnt[15]_i_3__5 ,\n_0_converge_cnt[15]_i_4__5 ,\n_0_converge_cnt[15]_i_5__5 ,\n_0_converge_cnt[15]_i_6__5 }));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[16] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[16]),
        .Q(\n_0_converge_cnt_reg[16] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[17] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[17]),
        .Q(\n_0_converge_cnt_reg[17] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[18] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[18]),
        .Q(\n_0_converge_cnt_reg[18] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[19] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[19]),
        .Q(\n_0_converge_cnt_reg[19] ),
        .R(O7));
CARRY4 \converge_cnt_reg[19]_i_2__5 
       (.CI(\n_0_converge_cnt_reg[15]_i_2__5 ),
        .CO({\n_0_converge_cnt_reg[19]_i_2__5 ,\n_1_converge_cnt_reg[19]_i_2__5 ,\n_2_converge_cnt_reg[19]_i_2__5 ,\n_3_converge_cnt_reg[19]_i_2__5 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\n_4_converge_cnt_reg[19]_i_2__5 ,\n_5_converge_cnt_reg[19]_i_2__5 ,\n_6_converge_cnt_reg[19]_i_2__5 ,\n_7_converge_cnt_reg[19]_i_2__5 }),
        .S({\n_0_converge_cnt[19]_i_3__5 ,\n_0_converge_cnt[19]_i_4__5 ,\n_0_converge_cnt[19]_i_5__5 ,\n_0_converge_cnt[19]_i_6__5 }));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[1]),
        .Q(\n_0_converge_cnt_reg[1] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[20] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[20]),
        .Q(\n_0_converge_cnt_reg[20] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[21] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[21]),
        .Q(\n_0_converge_cnt_reg[21] ),
        .R(O7));
CARRY4 \converge_cnt_reg[21]_i_2__5 
       (.CI(\n_0_converge_cnt_reg[19]_i_2__5 ),
        .CO({\NLW_converge_cnt_reg[21]_i_2__5_CO_UNCONNECTED [3:1],\n_3_converge_cnt_reg[21]_i_2__5 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\NLW_converge_cnt_reg[21]_i_2__5_O_UNCONNECTED [3:2],\n_6_converge_cnt_reg[21]_i_2__5 ,\n_7_converge_cnt_reg[21]_i_2__5 }),
        .S({\<const0> ,\<const0> ,\n_0_converge_cnt[21]_i_4__5 ,\n_0_converge_cnt[21]_i_5__5 }));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[2]),
        .Q(\n_0_converge_cnt_reg[2] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[3]),
        .Q(\n_0_converge_cnt_reg[3] ),
        .R(O7));
CARRY4 \converge_cnt_reg[3]_i_2__5 
       (.CI(\<const0> ),
        .CO({\n_0_converge_cnt_reg[3]_i_2__5 ,\n_1_converge_cnt_reg[3]_i_2__5 ,\n_2_converge_cnt_reg[3]_i_2__5 ,\n_3_converge_cnt_reg[3]_i_2__5 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\n_0_converge_cnt_reg[0] }),
        .O({\n_4_converge_cnt_reg[3]_i_2__5 ,\n_5_converge_cnt_reg[3]_i_2__5 ,\n_6_converge_cnt_reg[3]_i_2__5 ,\n_7_converge_cnt_reg[3]_i_2__5 }),
        .S({\n_0_converge_cnt[3]_i_3__5 ,\n_0_converge_cnt[3]_i_4__5 ,\n_0_converge_cnt[3]_i_5__5 ,\n_0_converge_cnt[3]_i_6__5 }));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[4]),
        .Q(\n_0_converge_cnt_reg[4] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[5]),
        .Q(\n_0_converge_cnt_reg[5] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[6] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[6]),
        .Q(\n_0_converge_cnt_reg[6] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[7] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[7]),
        .Q(\n_0_converge_cnt_reg[7] ),
        .R(O7));
CARRY4 \converge_cnt_reg[7]_i_2__5 
       (.CI(\n_0_converge_cnt_reg[3]_i_2__5 ),
        .CO({\n_0_converge_cnt_reg[7]_i_2__5 ,\n_1_converge_cnt_reg[7]_i_2__5 ,\n_2_converge_cnt_reg[7]_i_2__5 ,\n_3_converge_cnt_reg[7]_i_2__5 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\n_4_converge_cnt_reg[7]_i_2__5 ,\n_5_converge_cnt_reg[7]_i_2__5 ,\n_6_converge_cnt_reg[7]_i_2__5 ,\n_7_converge_cnt_reg[7]_i_2__5 }),
        .S({\n_0_converge_cnt[7]_i_3__5 ,\n_0_converge_cnt[7]_i_4__5 ,\n_0_converge_cnt[7]_i_5__5 ,\n_0_converge_cnt[7]_i_6__5 }));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[8] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[8]),
        .Q(\n_0_converge_cnt_reg[8] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[9] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[9]),
        .Q(\n_0_converge_cnt_reg[9] ),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \fs_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I19[0]),
        .Q(fs_reg1[0]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \fs_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I19[1]),
        .Q(fs_reg1[1]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \fs_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I19[2]),
        .Q(fs_reg1[2]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \fs_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I19[3]),
        .Q(fs_reg1[3]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \fs_reg1_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I19[4]),
        .Q(fs_reg1[4]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \fs_reg1_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I19[5]),
        .Q(fs_reg1[5]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \fs_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(fs_reg1[0]),
        .Q(fs_reg2[0]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \fs_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(fs_reg1[1]),
        .Q(fs_reg2[1]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \fs_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(fs_reg1[2]),
        .Q(fs_reg2[2]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \fs_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(fs_reg1[3]),
        .Q(fs_reg2[3]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \fs_reg2_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(fs_reg1[4]),
        .Q(fs_reg2[4]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \fs_reg2_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(fs_reg1[5]),
        .Q(fs_reg2[5]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \lf_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I20[0]),
        .Q(lf_reg1[0]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \lf_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I20[1]),
        .Q(lf_reg1[1]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \lf_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I20[2]),
        .Q(lf_reg1[2]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \lf_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I20[3]),
        .Q(lf_reg1[3]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \lf_reg1_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I20[4]),
        .Q(lf_reg1[4]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \lf_reg1_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I20[5]),
        .Q(lf_reg1[5]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \lf_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(lf_reg1[0]),
        .Q(lf_reg2[0]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \lf_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(lf_reg1[1]),
        .Q(lf_reg2[1]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \lf_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(lf_reg1[2]),
        .Q(lf_reg2[2]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \lf_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(lf_reg1[3]),
        .Q(lf_reg2[3]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \lf_reg2_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(lf_reg1[4]),
        .Q(lf_reg2[4]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \lf_reg2_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(lf_reg1[5]),
        .Q(lf_reg2[5]),
        .R(O7));
LUT6 #(
    .INIT(64'h00000000EBFF2800)) 
     lffs_sel_i_1__5
       (.I0(rxeqscan_lffs_sel),
        .I1(fsm_reg[3]),
        .I2(fsm_reg[2]),
        .I3(n_0_lffs_sel_i_2__5),
        .I4(n_0_lffs_sel_i_3__5),
        .I5(I1),
        .O(n_0_lffs_sel_i_1__5));
LUT2 #(
    .INIT(4'h1)) 
     lffs_sel_i_2__5
       (.I0(fsm_reg[1]),
        .I1(fsm_reg[0]),
        .O(n_0_lffs_sel_i_2__5));
LUT6 #(
    .INIT(64'h0000000000000020)) 
     lffs_sel_i_3__5
       (.I0(fsm_reg[0]),
        .I1(preset_valid_reg2),
        .I2(new_txcoeff_req_reg2),
        .I3(fsm_reg[2]),
        .I4(fsm_reg[1]),
        .I5(fsm_reg[3]),
        .O(n_0_lffs_sel_i_3__5));
FDRE #(
    .INIT(1'b0)) 
     lffs_sel_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_lffs_sel_i_1__5),
        .Q(rxeqscan_lffs_sel),
        .R(\<const0> ));
LUT6 #(
    .INIT(64'h0001014600000040)) 
     \new_txcoeff[2]_i_1__5 
       (.I0(fsm_reg[1]),
        .I1(fsm_reg[0]),
        .I2(\n_0_new_txcoeff[2]_i_2__5 ),
        .I3(fsm_reg[3]),
        .I4(fsm_reg[2]),
        .I5(new_txcoeff),
        .O(\n_0_new_txcoeff[2]_i_1__5 ));
LUT5 #(
    .INIT(32'h00000100)) 
     \new_txcoeff[2]_i_2__5 
       (.I0(fsm_reg[3]),
        .I1(fsm_reg[1]),
        .I2(fsm_reg[2]),
        .I3(new_txcoeff_req_reg2),
        .I4(preset_valid_reg2),
        .O(\n_0_new_txcoeff[2]_i_2__5 ));
LUT5 #(
    .INIT(32'h00020000)) 
     new_txcoeff_done_i_1__5
       (.I0(new_txcoeff_req_reg2),
        .I1(fsm_reg[1]),
        .I2(fsm_reg[0]),
        .I3(fsm_reg[2]),
        .I4(fsm_reg[3]),
        .O(n_0_new_txcoeff_done_i_1__5));
FDRE #(
    .INIT(1'b0)) 
     new_txcoeff_done_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_new_txcoeff_done_i_1__5),
        .Q(rxeqscan_new_txcoeff_done),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \new_txcoeff_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_new_txcoeff[2]_i_1__5 ),
        .Q(new_txcoeff),
        .R(O7));
(* ASYNC_REG *) 
   FDRE new_txcoeff_req_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_new_txcoeff_req),
        .Q(new_txcoeff_req_reg1),
        .R(O7));
(* ASYNC_REG *) 
   FDRE new_txcoeff_req_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(new_txcoeff_req_reg1),
        .Q(new_txcoeff_req_reg2),
        .R(O7));
LUT5 #(
    .INIT(32'h0000004A)) 
     preset_done_i_1__5
       (.I0(fsm_reg[1]),
        .I1(preset_valid_reg2),
        .I2(fsm_reg[0]),
        .I3(fsm_reg[3]),
        .I4(fsm_reg[2]),
        .O(n_0_preset_done_i_1__5));
FDRE #(
    .INIT(1'b0)) 
     preset_done_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_preset_done_i_1__5),
        .Q(rxeqscan_preset_done),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \preset_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I16[0]),
        .Q(preset_reg1[0]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \preset_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I16[1]),
        .Q(preset_reg1[1]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \preset_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I16[2]),
        .Q(preset_reg1[2]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \preset_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(preset_reg1[0]),
        .Q(preset_reg2[0]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \preset_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(preset_reg1[1]),
        .Q(preset_reg2[1]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \preset_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(preset_reg1[2]),
        .Q(preset_reg2[2]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE preset_valid_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_preset_valid),
        .Q(preset_valid_reg1),
        .R(O7));
(* ASYNC_REG *) 
   FDRE preset_valid_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(preset_valid_reg1),
        .Q(preset_valid_reg2),
        .R(O7));
LUT6 #(
    .INIT(64'h5400FFFF54000000)) 
     rxeq_adapt_done_i_1__5
       (.I0(I3),
        .I1(I2),
        .I2(rxeqscan_adapt_done),
        .I3(rxeqscan_new_txcoeff_done),
        .I4(rxeq_adapt_done),
        .I5(O43),
        .O(O5));
LUT5 #(
    .INIT(32'h00002E2A)) 
     rxeq_adapt_done_reg_i_1__5
       (.I0(I2),
        .I1(n_0_rxeq_adapt_done_reg_i_2__5),
        .I2(I3),
        .I3(rxeqscan_adapt_done),
        .I4(I1),
        .O(O1));
LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFEEE)) 
     rxeq_adapt_done_reg_i_2__5
       (.I0(I9),
        .I1(n_0_rxeq_adapt_done_reg_i_5__5),
        .I2(Q[5]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(Q[1]),
        .O(n_0_rxeq_adapt_done_reg_i_2__5));
LUT6 #(
    .INIT(64'hFFFFFFFEAAAAA8A8)) 
     rxeq_adapt_done_reg_i_5__5
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[5]),
        .I3(rxeqscan_new_txcoeff_done),
        .I4(I7),
        .I5(Q[4]),
        .O(n_0_rxeq_adapt_done_reg_i_5__5));
LUT6 #(
    .INIT(64'h0001010000010000)) 
     rxeq_done_i_1__5
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(I7),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(rxeqscan_new_txcoeff_done),
        .O(O3));
LUT6 #(
    .INIT(64'hAAABFFFFAAAB0000)) 
     rxeq_lffs_sel_i_1__5
       (.I0(I13),
        .I1(n_0_rxeq_lffs_sel_i_2__5),
        .I2(Q[5]),
        .I3(I14),
        .I4(rxeq_adapt_done),
        .I5(I15),
        .O(O6));
LUT5 #(
    .INIT(32'hEFFFFFFF)) 
     rxeq_lffs_sel_i_2__5
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(rxeqscan_new_txcoeff_done),
        .I3(Q[4]),
        .I4(rxeqscan_lffs_sel),
        .O(n_0_rxeq_lffs_sel_i_2__5));
LUT6 #(
    .INIT(64'hAAAAAEFBAAAAA208)) 
     \rxeq_new_txcoeff[2]_i_1__5 
       (.I0(\n_0_rxeq_new_txcoeff[2]_i_2__5 ),
        .I1(I12),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\n_0_rxeq_new_txcoeff[2]_i_3__5 ),
        .I5(rxeq_new_txcoeff),
        .O(O4));
LUT6 #(
    .INIT(64'h0000001000000000)) 
     \rxeq_new_txcoeff[2]_i_2__5 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(I7),
        .I5(new_txcoeff),
        .O(\n_0_rxeq_new_txcoeff[2]_i_2__5 ));
LUT6 #(
    .INIT(64'hFFFEFEEAFFFEFEE8)) 
     \rxeq_new_txcoeff[2]_i_3__5 
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(rxeqscan_new_txcoeff_done),
        .O(\n_0_rxeq_new_txcoeff[2]_i_3__5 ));
LUT6 #(
    .INIT(64'h0000000000000004)) 
     rxeq_new_txcoeff_req_i_1__5
       (.I0(rxeqscan_new_txcoeff_done),
        .I1(Q[4]),
        .I2(I7),
        .I3(Q[5]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(O2));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I18[0]),
        .Q(txcoeff_reg1[0]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg1_reg[10] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I18[10]),
        .Q(txcoeff_reg1[10]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg1_reg[11] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I18[11]),
        .Q(txcoeff_reg1[11]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg1_reg[12] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I18[12]),
        .Q(txcoeff_reg1[12]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg1_reg[13] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I18[13]),
        .Q(txcoeff_reg1[13]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg1_reg[14] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I18[14]),
        .Q(txcoeff_reg1[14]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg1_reg[15] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I18[15]),
        .Q(txcoeff_reg1[15]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg1_reg[16] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I18[16]),
        .Q(txcoeff_reg1[16]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg1_reg[17] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I18[17]),
        .Q(txcoeff_reg1[17]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I18[1]),
        .Q(txcoeff_reg1[1]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I18[2]),
        .Q(txcoeff_reg1[2]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I18[3]),
        .Q(txcoeff_reg1[3]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg1_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I18[4]),
        .Q(txcoeff_reg1[4]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg1_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I18[5]),
        .Q(txcoeff_reg1[5]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg1_reg[6] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I18[6]),
        .Q(txcoeff_reg1[6]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg1_reg[7] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I18[7]),
        .Q(txcoeff_reg1[7]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg1_reg[8] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I18[8]),
        .Q(txcoeff_reg1[8]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg1_reg[9] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I18[9]),
        .Q(txcoeff_reg1[9]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txcoeff_reg1[0]),
        .Q(txcoeff_reg2[0]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg2_reg[10] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txcoeff_reg1[10]),
        .Q(txcoeff_reg2[10]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg2_reg[11] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txcoeff_reg1[11]),
        .Q(txcoeff_reg2[11]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg2_reg[12] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txcoeff_reg1[12]),
        .Q(txcoeff_reg2[12]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg2_reg[13] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txcoeff_reg1[13]),
        .Q(txcoeff_reg2[13]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg2_reg[14] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txcoeff_reg1[14]),
        .Q(txcoeff_reg2[14]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg2_reg[15] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txcoeff_reg1[15]),
        .Q(txcoeff_reg2[15]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg2_reg[16] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txcoeff_reg1[16]),
        .Q(txcoeff_reg2[16]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg2_reg[17] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txcoeff_reg1[17]),
        .Q(txcoeff_reg2[17]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txcoeff_reg1[1]),
        .Q(txcoeff_reg2[1]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txcoeff_reg1[2]),
        .Q(txcoeff_reg2[2]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txcoeff_reg1[3]),
        .Q(txcoeff_reg2[3]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg2_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txcoeff_reg1[4]),
        .Q(txcoeff_reg2[4]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg2_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txcoeff_reg1[5]),
        .Q(txcoeff_reg2[5]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg2_reg[6] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txcoeff_reg1[6]),
        .Q(txcoeff_reg2[6]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg2_reg[7] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txcoeff_reg1[7]),
        .Q(txcoeff_reg2[7]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg2_reg[8] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txcoeff_reg1[8]),
        .Q(txcoeff_reg2[8]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg2_reg[9] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txcoeff_reg1[9]),
        .Q(txcoeff_reg2[9]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txpreset_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I17[0]),
        .Q(txpreset_reg1[0]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txpreset_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I17[1]),
        .Q(txpreset_reg1[1]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txpreset_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I17[2]),
        .Q(txpreset_reg1[2]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txpreset_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I17[3]),
        .Q(txpreset_reg1[3]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txpreset_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txpreset_reg1[0]),
        .Q(txpreset_reg2[0]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txpreset_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txpreset_reg1[1]),
        .Q(txpreset_reg2[1]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txpreset_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txpreset_reg1[2]),
        .Q(txpreset_reg2[2]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txpreset_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txpreset_reg1[3]),
        .Q(txpreset_reg2[3]),
        .R(O7));
endmodule

(* ORIG_REF_NAME = "vc709_pcie_x8_gen3_rxeq_scan" *) 
module vc709_pcie_x8_gen3vc709_pcie_x8_gen3_rxeq_scan_46
   (O1,
    D,
    O2,
    O3,
    O4,
    O5,
    O6,
    O7,
    rxeq_preset_valid,
    pipe_pclk_in,
    rxeq_new_txcoeff_req,
    out,
    I1,
    I2,
    I3,
    I4,
    I5,
    I6,
    Q,
    I7,
    I8,
    I9,
    I10,
    I11,
    I12,
    rxeq_new_txcoeff,
    rxeq_adapt_done,
    USER_RXEQ_ADAPT_DONE,
    I13,
    I14,
    I15,
    I16,
    I17,
    I18,
    I19,
    I20);
  output O1;
  output [2:0]D;
  output O2;
  output O3;
  output O4;
  output O5;
  output O6;
  input [0:0]O7;
  input rxeq_preset_valid;
  input pipe_pclk_in;
  input rxeq_new_txcoeff_req;
  input [1:0]out;
  input I1;
  input I2;
  input I3;
  input I4;
  input I5;
  input I6;
  input [5:0]Q;
  input I7;
  input I8;
  input I9;
  input I10;
  input I11;
  input I12;
  input [0:0]rxeq_new_txcoeff;
  input rxeq_adapt_done;
  input USER_RXEQ_ADAPT_DONE;
  input I13;
  input I14;
  input I15;
  input [2:0]I16;
  input [3:0]I17;
  input [17:0]I18;
  input [5:0]I19;
  input [5:0]I20;

  wire \<const0> ;
  wire \<const1> ;
  wire [2:0]D;
  wire I1;
  wire I10;
  wire I11;
  wire I12;
  wire I13;
  wire I14;
  wire I15;
  wire [2:0]I16;
  wire [3:0]I17;
  wire [17:0]I18;
  wire [5:0]I19;
  wire I2;
  wire [5:0]I20;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire [0:0]O7;
  wire [5:0]Q;
  wire USER_RXEQ_ADAPT_DONE;
  wire adapt_done_cnt;
  wire [5:0]fs_reg1;
  wire [5:0]fs_reg2;
  wire [3:0]fsm_reg;
  wire [5:0]lf_reg1;
  wire [5:0]lf_reg2;
  wire \n_0_FSM_onehot_fsm[1]_i_1 ;
  wire \n_0_FSM_onehot_fsm[1]_i_2 ;
  wire \n_0_FSM_onehot_fsm[2]_i_1 ;
  wire \n_0_FSM_onehot_fsm[3]_i_1 ;
  wire \n_0_FSM_onehot_fsm[3]_i_2 ;
  wire \n_0_FSM_onehot_fsm[3]_i_3 ;
  wire \n_0_FSM_onehot_fsm[3]_i_4 ;
  wire \n_0_FSM_onehot_fsm[3]_i_5 ;
  wire \n_0_FSM_onehot_fsm[3]_i_6 ;
  wire \n_0_FSM_onehot_fsm[3]_i_7 ;
  wire \n_0_FSM_onehot_fsm[3]_i_8 ;
  wire \n_0_FSM_onehot_fsm[4]_i_1 ;
  wire \n_0_FSM_onehot_fsm[4]_i_10 ;
  wire \n_0_FSM_onehot_fsm[4]_i_11 ;
  wire \n_0_FSM_onehot_fsm[4]_i_12 ;
  wire \n_0_FSM_onehot_fsm[4]_i_2 ;
  wire \n_0_FSM_onehot_fsm[4]_i_3 ;
  wire \n_0_FSM_onehot_fsm[4]_i_4 ;
  wire \n_0_FSM_onehot_fsm[4]_i_5 ;
  wire \n_0_FSM_onehot_fsm[4]_i_6 ;
  wire \n_0_FSM_onehot_fsm[4]_i_7 ;
  wire \n_0_FSM_onehot_fsm[4]_i_9 ;
  wire \n_0_FSM_onehot_fsm_reg[0] ;
  wire n_0_adapt_done_cnt_i_1;
  wire n_0_adapt_done_cnt_i_2;
  wire n_0_adapt_done_cnt_i_3;
  wire n_0_adapt_done_i_1;
  wire \n_0_converge_cnt[11]_i_3 ;
  wire \n_0_converge_cnt[11]_i_4 ;
  wire \n_0_converge_cnt[11]_i_5 ;
  wire \n_0_converge_cnt[11]_i_6 ;
  wire \n_0_converge_cnt[15]_i_3 ;
  wire \n_0_converge_cnt[15]_i_4 ;
  wire \n_0_converge_cnt[15]_i_5 ;
  wire \n_0_converge_cnt[15]_i_6 ;
  wire \n_0_converge_cnt[19]_i_3 ;
  wire \n_0_converge_cnt[19]_i_4 ;
  wire \n_0_converge_cnt[19]_i_5 ;
  wire \n_0_converge_cnt[19]_i_6 ;
  wire \n_0_converge_cnt[21]_i_3 ;
  wire \n_0_converge_cnt[21]_i_4 ;
  wire \n_0_converge_cnt[21]_i_5 ;
  wire \n_0_converge_cnt[3]_i_3 ;
  wire \n_0_converge_cnt[3]_i_4 ;
  wire \n_0_converge_cnt[3]_i_5 ;
  wire \n_0_converge_cnt[3]_i_6 ;
  wire \n_0_converge_cnt[7]_i_3 ;
  wire \n_0_converge_cnt[7]_i_4 ;
  wire \n_0_converge_cnt[7]_i_5 ;
  wire \n_0_converge_cnt[7]_i_6 ;
  wire \n_0_converge_cnt_reg[0] ;
  wire \n_0_converge_cnt_reg[10] ;
  wire \n_0_converge_cnt_reg[11] ;
  wire \n_0_converge_cnt_reg[11]_i_2 ;
  wire \n_0_converge_cnt_reg[12] ;
  wire \n_0_converge_cnt_reg[13] ;
  wire \n_0_converge_cnt_reg[14] ;
  wire \n_0_converge_cnt_reg[15] ;
  wire \n_0_converge_cnt_reg[15]_i_2 ;
  wire \n_0_converge_cnt_reg[16] ;
  wire \n_0_converge_cnt_reg[17] ;
  wire \n_0_converge_cnt_reg[18] ;
  wire \n_0_converge_cnt_reg[19] ;
  wire \n_0_converge_cnt_reg[19]_i_2 ;
  wire \n_0_converge_cnt_reg[1] ;
  wire \n_0_converge_cnt_reg[20] ;
  wire \n_0_converge_cnt_reg[21] ;
  wire \n_0_converge_cnt_reg[2] ;
  wire \n_0_converge_cnt_reg[3] ;
  wire \n_0_converge_cnt_reg[3]_i_2 ;
  wire \n_0_converge_cnt_reg[4] ;
  wire \n_0_converge_cnt_reg[5] ;
  wire \n_0_converge_cnt_reg[6] ;
  wire \n_0_converge_cnt_reg[7] ;
  wire \n_0_converge_cnt_reg[7]_i_2 ;
  wire \n_0_converge_cnt_reg[8] ;
  wire \n_0_converge_cnt_reg[9] ;
  wire n_0_lffs_sel_i_1;
  wire n_0_lffs_sel_i_2;
  wire n_0_lffs_sel_i_3;
  wire \n_0_new_txcoeff[2]_i_1 ;
  wire \n_0_new_txcoeff[2]_i_2 ;
  wire n_0_new_txcoeff_done_i_1;
  wire n_0_preset_done_i_1;
  wire n_0_rxeq_adapt_done_reg_i_2;
  wire n_0_rxeq_adapt_done_reg_i_5;
  wire n_0_rxeq_lffs_sel_i_2;
  wire \n_0_rxeq_new_txcoeff[2]_i_2 ;
  wire \n_0_rxeq_new_txcoeff[2]_i_3 ;
  wire \n_1_converge_cnt_reg[11]_i_2 ;
  wire \n_1_converge_cnt_reg[15]_i_2 ;
  wire \n_1_converge_cnt_reg[19]_i_2 ;
  wire \n_1_converge_cnt_reg[3]_i_2 ;
  wire \n_1_converge_cnt_reg[7]_i_2 ;
  wire \n_2_converge_cnt_reg[11]_i_2 ;
  wire \n_2_converge_cnt_reg[15]_i_2 ;
  wire \n_2_converge_cnt_reg[19]_i_2 ;
  wire \n_2_converge_cnt_reg[3]_i_2 ;
  wire \n_2_converge_cnt_reg[7]_i_2 ;
  wire \n_3_converge_cnt_reg[11]_i_2 ;
  wire \n_3_converge_cnt_reg[15]_i_2 ;
  wire \n_3_converge_cnt_reg[19]_i_2 ;
  wire \n_3_converge_cnt_reg[21]_i_2 ;
  wire \n_3_converge_cnt_reg[3]_i_2 ;
  wire \n_3_converge_cnt_reg[7]_i_2 ;
  wire \n_4_converge_cnt_reg[11]_i_2 ;
  wire \n_4_converge_cnt_reg[15]_i_2 ;
  wire \n_4_converge_cnt_reg[19]_i_2 ;
  wire \n_4_converge_cnt_reg[3]_i_2 ;
  wire \n_4_converge_cnt_reg[7]_i_2 ;
  wire \n_5_converge_cnt_reg[11]_i_2 ;
  wire \n_5_converge_cnt_reg[15]_i_2 ;
  wire \n_5_converge_cnt_reg[19]_i_2 ;
  wire \n_5_converge_cnt_reg[3]_i_2 ;
  wire \n_5_converge_cnt_reg[7]_i_2 ;
  wire \n_6_converge_cnt_reg[11]_i_2 ;
  wire \n_6_converge_cnt_reg[15]_i_2 ;
  wire \n_6_converge_cnt_reg[19]_i_2 ;
  wire \n_6_converge_cnt_reg[21]_i_2 ;
  wire \n_6_converge_cnt_reg[3]_i_2 ;
  wire \n_6_converge_cnt_reg[7]_i_2 ;
  wire \n_7_converge_cnt_reg[11]_i_2 ;
  wire \n_7_converge_cnt_reg[15]_i_2 ;
  wire \n_7_converge_cnt_reg[19]_i_2 ;
  wire \n_7_converge_cnt_reg[21]_i_2 ;
  wire \n_7_converge_cnt_reg[3]_i_2 ;
  wire \n_7_converge_cnt_reg[7]_i_2 ;
  wire [2:2]new_txcoeff;
  wire new_txcoeff_req_reg1;
  wire new_txcoeff_req_reg2;
  wire [1:0]out;
  wire [21:0]p_1_in__0;
  wire pipe_pclk_in;
  wire [2:0]preset_reg1;
  wire [2:0]preset_reg2;
  wire preset_valid_reg1;
  wire preset_valid_reg2;
  wire rxeq_adapt_done;
  wire [0:0]rxeq_new_txcoeff;
  wire rxeq_new_txcoeff_req;
  wire rxeq_preset_valid;
  wire rxeqscan_adapt_done;
  wire rxeqscan_lffs_sel;
  wire rxeqscan_new_txcoeff_done;
  wire rxeqscan_preset_done;
  wire [17:0]txcoeff_reg1;
  wire [17:0]txcoeff_reg2;
  wire [3:0]txpreset_reg1;
  wire [3:0]txpreset_reg2;
  wire [3:1]\NLW_converge_cnt_reg[21]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_converge_cnt_reg[21]_i_2_O_UNCONNECTED ;

LUT6 #(
    .INIT(64'hFFFFFFFFEE8CFF8D)) 
     \FSM_onehot_fsm[1]_i_1 
       (.I0(fsm_reg[2]),
        .I1(fsm_reg[3]),
        .I2(new_txcoeff_req_reg2),
        .I3(fsm_reg[1]),
        .I4(preset_valid_reg2),
        .I5(\n_0_FSM_onehot_fsm[1]_i_2 ),
        .O(\n_0_FSM_onehot_fsm[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair306" *) 
   LUT5 #(
    .INIT(32'hFFFEAAAB)) 
     \FSM_onehot_fsm[1]_i_2 
       (.I0(\n_0_FSM_onehot_fsm_reg[0] ),
        .I1(fsm_reg[3]),
        .I2(fsm_reg[1]),
        .I3(fsm_reg[2]),
        .I4(fsm_reg[0]),
        .O(\n_0_FSM_onehot_fsm[1]_i_2 ));
LUT6 #(
    .INIT(64'h0000000000060000)) 
     \FSM_onehot_fsm[2]_i_1 
       (.I0(fsm_reg[0]),
        .I1(fsm_reg[1]),
        .I2(fsm_reg[2]),
        .I3(fsm_reg[3]),
        .I4(preset_valid_reg2),
        .I5(\n_0_FSM_onehot_fsm_reg[0] ),
        .O(\n_0_FSM_onehot_fsm[2]_i_1 ));
LUT5 #(
    .INIT(32'h0000D5DD)) 
     \FSM_onehot_fsm[3]_i_1 
       (.I0(\n_0_FSM_onehot_fsm[3]_i_2 ),
        .I1(\n_0_FSM_onehot_fsm[3]_i_3 ),
        .I2(\n_0_FSM_onehot_fsm[4]_i_5 ),
        .I3(\n_0_FSM_onehot_fsm[3]_i_4 ),
        .I4(\n_0_FSM_onehot_fsm_reg[0] ),
        .O(\n_0_FSM_onehot_fsm[3]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFDFFFF)) 
     \FSM_onehot_fsm[3]_i_2 
       (.I0(fsm_reg[0]),
        .I1(fsm_reg[2]),
        .I2(fsm_reg[1]),
        .I3(fsm_reg[3]),
        .I4(new_txcoeff_req_reg2),
        .I5(preset_valid_reg2),
        .O(\n_0_FSM_onehot_fsm[3]_i_2 ));
LUT6 #(
    .INIT(64'h00000000000E0000)) 
     \FSM_onehot_fsm[3]_i_3 
       (.I0(adapt_done_cnt),
        .I1(I8),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[0]),
        .I4(fsm_reg[2]),
        .I5(fsm_reg[1]),
        .O(\n_0_FSM_onehot_fsm[3]_i_3 ));
LUT6 #(
    .INIT(64'h2028000000000000)) 
     \FSM_onehot_fsm[3]_i_4 
       (.I0(\n_0_FSM_onehot_fsm[3]_i_5 ),
        .I1(\n_0_converge_cnt_reg[14] ),
        .I2(\n_0_converge_cnt_reg[13] ),
        .I3(\n_0_converge_cnt_reg[10] ),
        .I4(\n_0_FSM_onehot_fsm[3]_i_6 ),
        .I5(\n_0_FSM_onehot_fsm[3]_i_7 ),
        .O(\n_0_FSM_onehot_fsm[3]_i_4 ));
LUT6 #(
    .INIT(64'h0000000060600660)) 
     \FSM_onehot_fsm[3]_i_5 
       (.I0(\n_0_converge_cnt_reg[20] ),
        .I1(\n_0_converge_cnt_reg[21] ),
        .I2(\n_0_converge_cnt_reg[0] ),
        .I3(out[1]),
        .I4(out[0]),
        .I5(\n_0_FSM_onehot_fsm[4]_i_12 ),
        .O(\n_0_FSM_onehot_fsm[3]_i_5 ));
LUT6 #(
    .INIT(64'h0900000000000900)) 
     \FSM_onehot_fsm[3]_i_6 
       (.I0(\n_0_converge_cnt_reg[20] ),
        .I1(\n_0_converge_cnt_reg[14] ),
        .I2(\n_0_FSM_onehot_fsm[3]_i_8 ),
        .I3(\n_0_converge_cnt_reg[18] ),
        .I4(\n_0_converge_cnt_reg[2] ),
        .I5(\n_0_converge_cnt_reg[0] ),
        .O(\n_0_FSM_onehot_fsm[3]_i_6 ));
LUT4 #(
    .INIT(16'h400A)) 
     \FSM_onehot_fsm[3]_i_7 
       (.I0(\n_0_converge_cnt_reg[2] ),
        .I1(\n_0_converge_cnt_reg[10] ),
        .I2(\n_0_converge_cnt_reg[3] ),
        .I3(\n_0_converge_cnt_reg[8] ),
        .O(\n_0_FSM_onehot_fsm[3]_i_7 ));
LUT2 #(
    .INIT(4'h7)) 
     \FSM_onehot_fsm[3]_i_8 
       (.I0(\n_0_converge_cnt_reg[15] ),
        .I1(\n_0_converge_cnt_reg[9] ),
        .O(\n_0_FSM_onehot_fsm[3]_i_8 ));
LUT6 #(
    .INIT(64'hAAAAAAAA0080AAAA)) 
     \FSM_onehot_fsm[4]_i_1 
       (.I0(\n_0_FSM_onehot_fsm[4]_i_2 ),
        .I1(\n_0_FSM_onehot_fsm[4]_i_3 ),
        .I2(\n_0_FSM_onehot_fsm[4]_i_4 ),
        .I3(\n_0_FSM_onehot_fsm[4]_i_5 ),
        .I4(\n_0_FSM_onehot_fsm[4]_i_6 ),
        .I5(\n_0_FSM_onehot_fsm[4]_i_7 ),
        .O(\n_0_FSM_onehot_fsm[4]_i_1 ));
LUT2 #(
    .INIT(4'h9)) 
     \FSM_onehot_fsm[4]_i_10 
       (.I0(\n_0_converge_cnt_reg[20] ),
        .I1(\n_0_converge_cnt_reg[21] ),
        .O(\n_0_FSM_onehot_fsm[4]_i_10 ));
LUT4 #(
    .INIT(16'h7FFF)) 
     \FSM_onehot_fsm[4]_i_11 
       (.I0(\n_0_converge_cnt_reg[16] ),
        .I1(\n_0_converge_cnt_reg[17] ),
        .I2(\n_0_converge_cnt_reg[11] ),
        .I3(\n_0_converge_cnt_reg[19] ),
        .O(\n_0_FSM_onehot_fsm[4]_i_11 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     \FSM_onehot_fsm[4]_i_12 
       (.I0(\n_0_converge_cnt_reg[1] ),
        .I1(\n_0_converge_cnt_reg[12] ),
        .I2(\n_0_converge_cnt_reg[6] ),
        .I3(\n_0_converge_cnt_reg[7] ),
        .I4(\n_0_converge_cnt_reg[5] ),
        .I5(\n_0_converge_cnt_reg[4] ),
        .O(\n_0_FSM_onehot_fsm[4]_i_12 ));
LUT6 #(
    .INIT(64'h0000000000000450)) 
     \FSM_onehot_fsm[4]_i_2 
       (.I0(\n_0_FSM_onehot_fsm_reg[0] ),
        .I1(new_txcoeff_req_reg2),
        .I2(fsm_reg[2]),
        .I3(fsm_reg[3]),
        .I4(fsm_reg[1]),
        .I5(fsm_reg[0]),
        .O(\n_0_FSM_onehot_fsm[4]_i_2 ));
LUT6 #(
    .INIT(64'h8000000000004000)) 
     \FSM_onehot_fsm[4]_i_3 
       (.I0(I8),
        .I1(\n_0_converge_cnt_reg[15] ),
        .I2(\n_0_converge_cnt_reg[9] ),
        .I3(\n_0_converge_cnt_reg[18] ),
        .I4(\n_0_converge_cnt_reg[2] ),
        .I5(\n_0_converge_cnt_reg[0] ),
        .O(\n_0_FSM_onehot_fsm[4]_i_3 ));
LUT6 #(
    .INIT(64'h00000000000C8000)) 
     \FSM_onehot_fsm[4]_i_4 
       (.I0(\n_0_converge_cnt_reg[13] ),
        .I1(\n_0_FSM_onehot_fsm[4]_i_9 ),
        .I2(\n_0_converge_cnt_reg[8] ),
        .I3(\n_0_converge_cnt_reg[3] ),
        .I4(\n_0_converge_cnt_reg[2] ),
        .I5(\n_0_FSM_onehot_fsm[4]_i_10 ),
        .O(\n_0_FSM_onehot_fsm[4]_i_4 ));
LUT4 #(
    .INIT(16'hAEFE)) 
     \FSM_onehot_fsm[4]_i_5 
       (.I0(\n_0_FSM_onehot_fsm[4]_i_11 ),
        .I1(\n_0_converge_cnt_reg[13] ),
        .I2(\n_0_converge_cnt_reg[10] ),
        .I3(\n_0_converge_cnt_reg[8] ),
        .O(\n_0_FSM_onehot_fsm[4]_i_5 ));
LUT3 #(
    .INIT(8'hDF)) 
     \FSM_onehot_fsm[4]_i_6 
       (.I0(fsm_reg[3]),
        .I1(fsm_reg[2]),
        .I2(new_txcoeff_req_reg2),
        .O(\n_0_FSM_onehot_fsm[4]_i_6 ));
(* SOFT_HLUTNM = "soft_lutpair307" *) 
   LUT3 #(
    .INIT(8'h04)) 
     \FSM_onehot_fsm[4]_i_7 
       (.I0(adapt_done_cnt),
        .I1(out[1]),
        .I2(out[0]),
        .O(\n_0_FSM_onehot_fsm[4]_i_7 ));
LUT4 #(
    .INIT(16'h1004)) 
     \FSM_onehot_fsm[4]_i_9 
       (.I0(\n_0_FSM_onehot_fsm[4]_i_12 ),
        .I1(\n_0_converge_cnt_reg[13] ),
        .I2(\n_0_converge_cnt_reg[14] ),
        .I3(\n_0_converge_cnt_reg[20] ),
        .O(\n_0_FSM_onehot_fsm[4]_i_9 ));
FDRE #(
    .INIT(1'b1)) 
     \FSM_onehot_fsm_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(\n_0_FSM_onehot_fsm_reg[0] ),
        .R(O7));
FDSE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_FSM_onehot_fsm[1]_i_1 ),
        .Q(fsm_reg[0]),
        .S(O7));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_FSM_onehot_fsm[2]_i_1 ),
        .Q(fsm_reg[1]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_FSM_onehot_fsm[3]_i_1 ),
        .Q(fsm_reg[2]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_FSM_onehot_fsm[4]_i_1 ),
        .Q(fsm_reg[3]),
        .R(O7));
LUT6 #(
    .INIT(64'h0000000010BA0000)) 
     \FSM_onehot_fsm_rx[2]_i_1 
       (.I0(I4),
        .I1(out[1]),
        .I2(out[0]),
        .I3(rxeqscan_preset_done),
        .I4(I5),
        .I5(I6),
        .O(D[0]));
LUT5 #(
    .INIT(32'h0001C001)) 
     \FSM_onehot_fsm_rx[5]_i_1 
       (.I0(rxeqscan_new_txcoeff_done),
        .I1(I6),
        .I2(I5),
        .I3(I4),
        .I4(I11),
        .O(D[1]));
LUT6 #(
    .INIT(64'h0F05000C0005000C)) 
     \FSM_onehot_fsm_rx[6]_i_1 
       (.I0(I10),
        .I1(rxeqscan_new_txcoeff_done),
        .I2(I6),
        .I3(I5),
        .I4(I4),
        .I5(rxeqscan_preset_done),
        .O(D[2]));
GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
LUT6 #(
    .INIT(64'h0000000022262626)) 
     adapt_done_cnt_i_1
       (.I0(adapt_done_cnt),
        .I1(n_0_adapt_done_cnt_i_2),
        .I2(n_0_adapt_done_cnt_i_3),
        .I3(out[0]),
        .I4(out[1]),
        .I5(I1),
        .O(n_0_adapt_done_cnt_i_1));
LUT6 #(
    .INIT(64'hFFFEE9E9FFFEF9F9)) 
     adapt_done_cnt_i_2
       (.I0(fsm_reg[1]),
        .I1(fsm_reg[0]),
        .I2(fsm_reg[3]),
        .I3(\n_0_FSM_onehot_fsm[4]_i_7 ),
        .I4(fsm_reg[2]),
        .I5(new_txcoeff_req_reg2),
        .O(n_0_adapt_done_cnt_i_2));
(* SOFT_HLUTNM = "soft_lutpair306" *) 
   LUT4 #(
    .INIT(16'hFFFD)) 
     adapt_done_cnt_i_3
       (.I0(fsm_reg[3]),
        .I1(fsm_reg[2]),
        .I2(fsm_reg[0]),
        .I3(fsm_reg[1]),
        .O(n_0_adapt_done_cnt_i_3));
FDRE #(
    .INIT(1'b0)) 
     adapt_done_cnt_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_adapt_done_cnt_i_1),
        .Q(adapt_done_cnt),
        .R(\<const0> ));
LUT4 #(
    .INIT(16'hAA80)) 
     adapt_done_i_1
       (.I0(n_0_new_txcoeff_done_i_1),
        .I1(out[1]),
        .I2(out[0]),
        .I3(adapt_done_cnt),
        .O(n_0_adapt_done_i_1));
FDRE #(
    .INIT(1'b0)) 
     adapt_done_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_adapt_done_i_1),
        .Q(rxeqscan_adapt_done),
        .R(O7));
LUT4 #(
    .INIT(16'h0008)) 
     \converge_cnt[0]_i_1__0 
       (.I0(\n_0_converge_cnt[21]_i_3 ),
        .I1(\n_7_converge_cnt_reg[3]_i_2 ),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[1]),
        .O(p_1_in__0[0]));
LUT4 #(
    .INIT(16'h0008)) 
     \converge_cnt[10]_i_1 
       (.I0(\n_5_converge_cnt_reg[11]_i_2 ),
        .I1(\n_0_converge_cnt[21]_i_3 ),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[1]),
        .O(p_1_in__0[10]));
LUT4 #(
    .INIT(16'h0008)) 
     \converge_cnt[11]_i_1 
       (.I0(\n_4_converge_cnt_reg[11]_i_2 ),
        .I1(\n_0_converge_cnt[21]_i_3 ),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[1]),
        .O(p_1_in__0[11]));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[11]_i_3 
       (.I0(\n_0_converge_cnt_reg[11] ),
        .O(\n_0_converge_cnt[11]_i_3 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[11]_i_4 
       (.I0(\n_0_converge_cnt_reg[10] ),
        .O(\n_0_converge_cnt[11]_i_4 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[11]_i_5 
       (.I0(\n_0_converge_cnt_reg[9] ),
        .O(\n_0_converge_cnt[11]_i_5 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[11]_i_6 
       (.I0(\n_0_converge_cnt_reg[8] ),
        .O(\n_0_converge_cnt[11]_i_6 ));
LUT4 #(
    .INIT(16'h0008)) 
     \converge_cnt[12]_i_1 
       (.I0(\n_7_converge_cnt_reg[15]_i_2 ),
        .I1(\n_0_converge_cnt[21]_i_3 ),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[1]),
        .O(p_1_in__0[12]));
LUT4 #(
    .INIT(16'h0008)) 
     \converge_cnt[13]_i_1 
       (.I0(\n_6_converge_cnt_reg[15]_i_2 ),
        .I1(\n_0_converge_cnt[21]_i_3 ),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[1]),
        .O(p_1_in__0[13]));
LUT4 #(
    .INIT(16'h0008)) 
     \converge_cnt[14]_i_1 
       (.I0(\n_5_converge_cnt_reg[15]_i_2 ),
        .I1(\n_0_converge_cnt[21]_i_3 ),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[1]),
        .O(p_1_in__0[14]));
LUT4 #(
    .INIT(16'h0008)) 
     \converge_cnt[15]_i_1 
       (.I0(\n_4_converge_cnt_reg[15]_i_2 ),
        .I1(\n_0_converge_cnt[21]_i_3 ),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[1]),
        .O(p_1_in__0[15]));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[15]_i_3 
       (.I0(\n_0_converge_cnt_reg[15] ),
        .O(\n_0_converge_cnt[15]_i_3 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[15]_i_4 
       (.I0(\n_0_converge_cnt_reg[14] ),
        .O(\n_0_converge_cnt[15]_i_4 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[15]_i_5 
       (.I0(\n_0_converge_cnt_reg[13] ),
        .O(\n_0_converge_cnt[15]_i_5 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[15]_i_6 
       (.I0(\n_0_converge_cnt_reg[12] ),
        .O(\n_0_converge_cnt[15]_i_6 ));
LUT4 #(
    .INIT(16'h0008)) 
     \converge_cnt[16]_i_1 
       (.I0(\n_7_converge_cnt_reg[19]_i_2 ),
        .I1(\n_0_converge_cnt[21]_i_3 ),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[1]),
        .O(p_1_in__0[16]));
LUT4 #(
    .INIT(16'h0008)) 
     \converge_cnt[17]_i_1 
       (.I0(\n_6_converge_cnt_reg[19]_i_2 ),
        .I1(\n_0_converge_cnt[21]_i_3 ),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[1]),
        .O(p_1_in__0[17]));
(* SOFT_HLUTNM = "soft_lutpair308" *) 
   LUT4 #(
    .INIT(16'h0008)) 
     \converge_cnt[18]_i_1 
       (.I0(\n_5_converge_cnt_reg[19]_i_2 ),
        .I1(\n_0_converge_cnt[21]_i_3 ),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[1]),
        .O(p_1_in__0[18]));
(* SOFT_HLUTNM = "soft_lutpair308" *) 
   LUT4 #(
    .INIT(16'h0008)) 
     \converge_cnt[19]_i_1 
       (.I0(\n_4_converge_cnt_reg[19]_i_2 ),
        .I1(\n_0_converge_cnt[21]_i_3 ),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[1]),
        .O(p_1_in__0[19]));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[19]_i_3 
       (.I0(\n_0_converge_cnt_reg[19] ),
        .O(\n_0_converge_cnt[19]_i_3 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[19]_i_4 
       (.I0(\n_0_converge_cnt_reg[18] ),
        .O(\n_0_converge_cnt[19]_i_4 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[19]_i_5 
       (.I0(\n_0_converge_cnt_reg[17] ),
        .O(\n_0_converge_cnt[19]_i_5 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[19]_i_6 
       (.I0(\n_0_converge_cnt_reg[16] ),
        .O(\n_0_converge_cnt[19]_i_6 ));
LUT4 #(
    .INIT(16'h0008)) 
     \converge_cnt[1]_i_1 
       (.I0(\n_0_converge_cnt[21]_i_3 ),
        .I1(\n_6_converge_cnt_reg[3]_i_2 ),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[1]),
        .O(p_1_in__0[1]));
(* SOFT_HLUTNM = "soft_lutpair309" *) 
   LUT4 #(
    .INIT(16'h0008)) 
     \converge_cnt[20]_i_1 
       (.I0(\n_7_converge_cnt_reg[21]_i_2 ),
        .I1(\n_0_converge_cnt[21]_i_3 ),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[1]),
        .O(p_1_in__0[20]));
(* SOFT_HLUTNM = "soft_lutpair309" *) 
   LUT4 #(
    .INIT(16'h0008)) 
     \converge_cnt[21]_i_1 
       (.I0(\n_6_converge_cnt_reg[21]_i_2 ),
        .I1(\n_0_converge_cnt[21]_i_3 ),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[1]),
        .O(p_1_in__0[21]));
(* SOFT_HLUTNM = "soft_lutpair307" *) 
   LUT5 #(
    .INIT(32'h0000FB00)) 
     \converge_cnt[21]_i_3 
       (.I0(out[0]),
        .I1(out[1]),
        .I2(adapt_done_cnt),
        .I3(fsm_reg[2]),
        .I4(fsm_reg[0]),
        .O(\n_0_converge_cnt[21]_i_3 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[21]_i_4 
       (.I0(\n_0_converge_cnt_reg[21] ),
        .O(\n_0_converge_cnt[21]_i_4 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[21]_i_5 
       (.I0(\n_0_converge_cnt_reg[20] ),
        .O(\n_0_converge_cnt[21]_i_5 ));
LUT4 #(
    .INIT(16'h0008)) 
     \converge_cnt[2]_i_1 
       (.I0(\n_0_converge_cnt[21]_i_3 ),
        .I1(\n_5_converge_cnt_reg[3]_i_2 ),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[1]),
        .O(p_1_in__0[2]));
LUT4 #(
    .INIT(16'h0008)) 
     \converge_cnt[3]_i_1 
       (.I0(\n_0_converge_cnt[21]_i_3 ),
        .I1(\n_4_converge_cnt_reg[3]_i_2 ),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[1]),
        .O(p_1_in__0[3]));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[3]_i_3 
       (.I0(\n_0_converge_cnt_reg[3] ),
        .O(\n_0_converge_cnt[3]_i_3 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[3]_i_4 
       (.I0(\n_0_converge_cnt_reg[2] ),
        .O(\n_0_converge_cnt[3]_i_4 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[3]_i_5 
       (.I0(\n_0_converge_cnt_reg[1] ),
        .O(\n_0_converge_cnt[3]_i_5 ));
LUT1 #(
    .INIT(2'h1)) 
     \converge_cnt[3]_i_6 
       (.I0(\n_0_converge_cnt_reg[0] ),
        .O(\n_0_converge_cnt[3]_i_6 ));
LUT4 #(
    .INIT(16'h0008)) 
     \converge_cnt[4]_i_1 
       (.I0(\n_7_converge_cnt_reg[7]_i_2 ),
        .I1(\n_0_converge_cnt[21]_i_3 ),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[1]),
        .O(p_1_in__0[4]));
LUT4 #(
    .INIT(16'h0008)) 
     \converge_cnt[5]_i_1 
       (.I0(\n_6_converge_cnt_reg[7]_i_2 ),
        .I1(\n_0_converge_cnt[21]_i_3 ),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[1]),
        .O(p_1_in__0[5]));
LUT4 #(
    .INIT(16'h0008)) 
     \converge_cnt[6]_i_1 
       (.I0(\n_5_converge_cnt_reg[7]_i_2 ),
        .I1(\n_0_converge_cnt[21]_i_3 ),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[1]),
        .O(p_1_in__0[6]));
LUT4 #(
    .INIT(16'h0008)) 
     \converge_cnt[7]_i_1 
       (.I0(\n_4_converge_cnt_reg[7]_i_2 ),
        .I1(\n_0_converge_cnt[21]_i_3 ),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[1]),
        .O(p_1_in__0[7]));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[7]_i_3 
       (.I0(\n_0_converge_cnt_reg[7] ),
        .O(\n_0_converge_cnt[7]_i_3 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[7]_i_4 
       (.I0(\n_0_converge_cnt_reg[6] ),
        .O(\n_0_converge_cnt[7]_i_4 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[7]_i_5 
       (.I0(\n_0_converge_cnt_reg[5] ),
        .O(\n_0_converge_cnt[7]_i_5 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[7]_i_6 
       (.I0(\n_0_converge_cnt_reg[4] ),
        .O(\n_0_converge_cnt[7]_i_6 ));
LUT4 #(
    .INIT(16'h0008)) 
     \converge_cnt[8]_i_1 
       (.I0(\n_7_converge_cnt_reg[11]_i_2 ),
        .I1(\n_0_converge_cnt[21]_i_3 ),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[1]),
        .O(p_1_in__0[8]));
LUT4 #(
    .INIT(16'h0008)) 
     \converge_cnt[9]_i_1 
       (.I0(\n_6_converge_cnt_reg[11]_i_2 ),
        .I1(\n_0_converge_cnt[21]_i_3 ),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[1]),
        .O(p_1_in__0[9]));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[0]),
        .Q(\n_0_converge_cnt_reg[0] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[10] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[10]),
        .Q(\n_0_converge_cnt_reg[10] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[11] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[11]),
        .Q(\n_0_converge_cnt_reg[11] ),
        .R(O7));
CARRY4 \converge_cnt_reg[11]_i_2 
       (.CI(\n_0_converge_cnt_reg[7]_i_2 ),
        .CO({\n_0_converge_cnt_reg[11]_i_2 ,\n_1_converge_cnt_reg[11]_i_2 ,\n_2_converge_cnt_reg[11]_i_2 ,\n_3_converge_cnt_reg[11]_i_2 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\n_4_converge_cnt_reg[11]_i_2 ,\n_5_converge_cnt_reg[11]_i_2 ,\n_6_converge_cnt_reg[11]_i_2 ,\n_7_converge_cnt_reg[11]_i_2 }),
        .S({\n_0_converge_cnt[11]_i_3 ,\n_0_converge_cnt[11]_i_4 ,\n_0_converge_cnt[11]_i_5 ,\n_0_converge_cnt[11]_i_6 }));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[12] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[12]),
        .Q(\n_0_converge_cnt_reg[12] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[13] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[13]),
        .Q(\n_0_converge_cnt_reg[13] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[14] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[14]),
        .Q(\n_0_converge_cnt_reg[14] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[15] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[15]),
        .Q(\n_0_converge_cnt_reg[15] ),
        .R(O7));
CARRY4 \converge_cnt_reg[15]_i_2 
       (.CI(\n_0_converge_cnt_reg[11]_i_2 ),
        .CO({\n_0_converge_cnt_reg[15]_i_2 ,\n_1_converge_cnt_reg[15]_i_2 ,\n_2_converge_cnt_reg[15]_i_2 ,\n_3_converge_cnt_reg[15]_i_2 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\n_4_converge_cnt_reg[15]_i_2 ,\n_5_converge_cnt_reg[15]_i_2 ,\n_6_converge_cnt_reg[15]_i_2 ,\n_7_converge_cnt_reg[15]_i_2 }),
        .S({\n_0_converge_cnt[15]_i_3 ,\n_0_converge_cnt[15]_i_4 ,\n_0_converge_cnt[15]_i_5 ,\n_0_converge_cnt[15]_i_6 }));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[16] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[16]),
        .Q(\n_0_converge_cnt_reg[16] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[17] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[17]),
        .Q(\n_0_converge_cnt_reg[17] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[18] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[18]),
        .Q(\n_0_converge_cnt_reg[18] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[19] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[19]),
        .Q(\n_0_converge_cnt_reg[19] ),
        .R(O7));
CARRY4 \converge_cnt_reg[19]_i_2 
       (.CI(\n_0_converge_cnt_reg[15]_i_2 ),
        .CO({\n_0_converge_cnt_reg[19]_i_2 ,\n_1_converge_cnt_reg[19]_i_2 ,\n_2_converge_cnt_reg[19]_i_2 ,\n_3_converge_cnt_reg[19]_i_2 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\n_4_converge_cnt_reg[19]_i_2 ,\n_5_converge_cnt_reg[19]_i_2 ,\n_6_converge_cnt_reg[19]_i_2 ,\n_7_converge_cnt_reg[19]_i_2 }),
        .S({\n_0_converge_cnt[19]_i_3 ,\n_0_converge_cnt[19]_i_4 ,\n_0_converge_cnt[19]_i_5 ,\n_0_converge_cnt[19]_i_6 }));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[1]),
        .Q(\n_0_converge_cnt_reg[1] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[20] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[20]),
        .Q(\n_0_converge_cnt_reg[20] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[21] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[21]),
        .Q(\n_0_converge_cnt_reg[21] ),
        .R(O7));
CARRY4 \converge_cnt_reg[21]_i_2 
       (.CI(\n_0_converge_cnt_reg[19]_i_2 ),
        .CO({\NLW_converge_cnt_reg[21]_i_2_CO_UNCONNECTED [3:1],\n_3_converge_cnt_reg[21]_i_2 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\NLW_converge_cnt_reg[21]_i_2_O_UNCONNECTED [3:2],\n_6_converge_cnt_reg[21]_i_2 ,\n_7_converge_cnt_reg[21]_i_2 }),
        .S({\<const0> ,\<const0> ,\n_0_converge_cnt[21]_i_4 ,\n_0_converge_cnt[21]_i_5 }));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[2]),
        .Q(\n_0_converge_cnt_reg[2] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[3]),
        .Q(\n_0_converge_cnt_reg[3] ),
        .R(O7));
CARRY4 \converge_cnt_reg[3]_i_2 
       (.CI(\<const0> ),
        .CO({\n_0_converge_cnt_reg[3]_i_2 ,\n_1_converge_cnt_reg[3]_i_2 ,\n_2_converge_cnt_reg[3]_i_2 ,\n_3_converge_cnt_reg[3]_i_2 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\n_0_converge_cnt_reg[0] }),
        .O({\n_4_converge_cnt_reg[3]_i_2 ,\n_5_converge_cnt_reg[3]_i_2 ,\n_6_converge_cnt_reg[3]_i_2 ,\n_7_converge_cnt_reg[3]_i_2 }),
        .S({\n_0_converge_cnt[3]_i_3 ,\n_0_converge_cnt[3]_i_4 ,\n_0_converge_cnt[3]_i_5 ,\n_0_converge_cnt[3]_i_6 }));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[4]),
        .Q(\n_0_converge_cnt_reg[4] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[5]),
        .Q(\n_0_converge_cnt_reg[5] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[6] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[6]),
        .Q(\n_0_converge_cnt_reg[6] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[7] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[7]),
        .Q(\n_0_converge_cnt_reg[7] ),
        .R(O7));
CARRY4 \converge_cnt_reg[7]_i_2 
       (.CI(\n_0_converge_cnt_reg[3]_i_2 ),
        .CO({\n_0_converge_cnt_reg[7]_i_2 ,\n_1_converge_cnt_reg[7]_i_2 ,\n_2_converge_cnt_reg[7]_i_2 ,\n_3_converge_cnt_reg[7]_i_2 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\n_4_converge_cnt_reg[7]_i_2 ,\n_5_converge_cnt_reg[7]_i_2 ,\n_6_converge_cnt_reg[7]_i_2 ,\n_7_converge_cnt_reg[7]_i_2 }),
        .S({\n_0_converge_cnt[7]_i_3 ,\n_0_converge_cnt[7]_i_4 ,\n_0_converge_cnt[7]_i_5 ,\n_0_converge_cnt[7]_i_6 }));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[8] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[8]),
        .Q(\n_0_converge_cnt_reg[8] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[9] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[9]),
        .Q(\n_0_converge_cnt_reg[9] ),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \fs_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I19[0]),
        .Q(fs_reg1[0]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \fs_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I19[1]),
        .Q(fs_reg1[1]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \fs_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I19[2]),
        .Q(fs_reg1[2]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \fs_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I19[3]),
        .Q(fs_reg1[3]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \fs_reg1_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I19[4]),
        .Q(fs_reg1[4]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \fs_reg1_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I19[5]),
        .Q(fs_reg1[5]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \fs_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(fs_reg1[0]),
        .Q(fs_reg2[0]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \fs_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(fs_reg1[1]),
        .Q(fs_reg2[1]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \fs_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(fs_reg1[2]),
        .Q(fs_reg2[2]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \fs_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(fs_reg1[3]),
        .Q(fs_reg2[3]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \fs_reg2_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(fs_reg1[4]),
        .Q(fs_reg2[4]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \fs_reg2_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(fs_reg1[5]),
        .Q(fs_reg2[5]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \lf_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I20[0]),
        .Q(lf_reg1[0]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \lf_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I20[1]),
        .Q(lf_reg1[1]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \lf_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I20[2]),
        .Q(lf_reg1[2]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \lf_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I20[3]),
        .Q(lf_reg1[3]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \lf_reg1_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I20[4]),
        .Q(lf_reg1[4]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \lf_reg1_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I20[5]),
        .Q(lf_reg1[5]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \lf_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(lf_reg1[0]),
        .Q(lf_reg2[0]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \lf_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(lf_reg1[1]),
        .Q(lf_reg2[1]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \lf_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(lf_reg1[2]),
        .Q(lf_reg2[2]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \lf_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(lf_reg1[3]),
        .Q(lf_reg2[3]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \lf_reg2_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(lf_reg1[4]),
        .Q(lf_reg2[4]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \lf_reg2_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(lf_reg1[5]),
        .Q(lf_reg2[5]),
        .R(O7));
LUT6 #(
    .INIT(64'h00000000EBFF2800)) 
     lffs_sel_i_1
       (.I0(rxeqscan_lffs_sel),
        .I1(fsm_reg[3]),
        .I2(fsm_reg[2]),
        .I3(n_0_lffs_sel_i_2),
        .I4(n_0_lffs_sel_i_3),
        .I5(I1),
        .O(n_0_lffs_sel_i_1));
LUT2 #(
    .INIT(4'h1)) 
     lffs_sel_i_2
       (.I0(fsm_reg[1]),
        .I1(fsm_reg[0]),
        .O(n_0_lffs_sel_i_2));
LUT6 #(
    .INIT(64'h0000000000000020)) 
     lffs_sel_i_3
       (.I0(fsm_reg[0]),
        .I1(preset_valid_reg2),
        .I2(new_txcoeff_req_reg2),
        .I3(fsm_reg[2]),
        .I4(fsm_reg[1]),
        .I5(fsm_reg[3]),
        .O(n_0_lffs_sel_i_3));
FDRE #(
    .INIT(1'b0)) 
     lffs_sel_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_lffs_sel_i_1),
        .Q(rxeqscan_lffs_sel),
        .R(\<const0> ));
LUT6 #(
    .INIT(64'h0001014600000040)) 
     \new_txcoeff[2]_i_1 
       (.I0(fsm_reg[1]),
        .I1(fsm_reg[0]),
        .I2(\n_0_new_txcoeff[2]_i_2 ),
        .I3(fsm_reg[3]),
        .I4(fsm_reg[2]),
        .I5(new_txcoeff),
        .O(\n_0_new_txcoeff[2]_i_1 ));
LUT5 #(
    .INIT(32'h00000100)) 
     \new_txcoeff[2]_i_2 
       (.I0(fsm_reg[3]),
        .I1(fsm_reg[1]),
        .I2(fsm_reg[2]),
        .I3(new_txcoeff_req_reg2),
        .I4(preset_valid_reg2),
        .O(\n_0_new_txcoeff[2]_i_2 ));
LUT5 #(
    .INIT(32'h00020000)) 
     new_txcoeff_done_i_1
       (.I0(new_txcoeff_req_reg2),
        .I1(fsm_reg[1]),
        .I2(fsm_reg[0]),
        .I3(fsm_reg[2]),
        .I4(fsm_reg[3]),
        .O(n_0_new_txcoeff_done_i_1));
FDRE #(
    .INIT(1'b0)) 
     new_txcoeff_done_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_new_txcoeff_done_i_1),
        .Q(rxeqscan_new_txcoeff_done),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \new_txcoeff_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_new_txcoeff[2]_i_1 ),
        .Q(new_txcoeff),
        .R(O7));
(* ASYNC_REG *) 
   FDRE new_txcoeff_req_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_new_txcoeff_req),
        .Q(new_txcoeff_req_reg1),
        .R(O7));
(* ASYNC_REG *) 
   FDRE new_txcoeff_req_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(new_txcoeff_req_reg1),
        .Q(new_txcoeff_req_reg2),
        .R(O7));
LUT5 #(
    .INIT(32'h0000004A)) 
     preset_done_i_1
       (.I0(fsm_reg[1]),
        .I1(preset_valid_reg2),
        .I2(fsm_reg[0]),
        .I3(fsm_reg[3]),
        .I4(fsm_reg[2]),
        .O(n_0_preset_done_i_1));
FDRE #(
    .INIT(1'b0)) 
     preset_done_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_preset_done_i_1),
        .Q(rxeqscan_preset_done),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \preset_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I16[0]),
        .Q(preset_reg1[0]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \preset_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I16[1]),
        .Q(preset_reg1[1]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \preset_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I16[2]),
        .Q(preset_reg1[2]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \preset_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(preset_reg1[0]),
        .Q(preset_reg2[0]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \preset_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(preset_reg1[1]),
        .Q(preset_reg2[1]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \preset_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(preset_reg1[2]),
        .Q(preset_reg2[2]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE preset_valid_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_preset_valid),
        .Q(preset_valid_reg1),
        .R(O7));
(* ASYNC_REG *) 
   FDRE preset_valid_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(preset_valid_reg1),
        .Q(preset_valid_reg2),
        .R(O7));
LUT6 #(
    .INIT(64'h5400FFFF54000000)) 
     rxeq_adapt_done_i_1
       (.I0(I3),
        .I1(I2),
        .I2(rxeqscan_adapt_done),
        .I3(rxeqscan_new_txcoeff_done),
        .I4(rxeq_adapt_done),
        .I5(USER_RXEQ_ADAPT_DONE),
        .O(O5));
LUT5 #(
    .INIT(32'h00002E2A)) 
     rxeq_adapt_done_reg_i_1
       (.I0(I2),
        .I1(n_0_rxeq_adapt_done_reg_i_2),
        .I2(I3),
        .I3(rxeqscan_adapt_done),
        .I4(I1),
        .O(O1));
LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFEEE)) 
     rxeq_adapt_done_reg_i_2
       (.I0(I9),
        .I1(n_0_rxeq_adapt_done_reg_i_5),
        .I2(Q[5]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(Q[1]),
        .O(n_0_rxeq_adapt_done_reg_i_2));
LUT6 #(
    .INIT(64'hFFFFFFFEAAAAA8A8)) 
     rxeq_adapt_done_reg_i_5
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[5]),
        .I3(rxeqscan_new_txcoeff_done),
        .I4(I7),
        .I5(Q[4]),
        .O(n_0_rxeq_adapt_done_reg_i_5));
LUT6 #(
    .INIT(64'h0001010000010000)) 
     rxeq_done_i_1
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(I7),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(rxeqscan_new_txcoeff_done),
        .O(O3));
LUT6 #(
    .INIT(64'hAAABFFFFAAAB0000)) 
     rxeq_lffs_sel_i_1
       (.I0(I13),
        .I1(n_0_rxeq_lffs_sel_i_2),
        .I2(Q[5]),
        .I3(I14),
        .I4(rxeq_adapt_done),
        .I5(I15),
        .O(O6));
LUT5 #(
    .INIT(32'hEFFFFFFF)) 
     rxeq_lffs_sel_i_2
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(rxeqscan_new_txcoeff_done),
        .I3(Q[4]),
        .I4(rxeqscan_lffs_sel),
        .O(n_0_rxeq_lffs_sel_i_2));
LUT6 #(
    .INIT(64'hAAAAAEFBAAAAA208)) 
     \rxeq_new_txcoeff[2]_i_1 
       (.I0(\n_0_rxeq_new_txcoeff[2]_i_2 ),
        .I1(I12),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\n_0_rxeq_new_txcoeff[2]_i_3 ),
        .I5(rxeq_new_txcoeff),
        .O(O4));
LUT6 #(
    .INIT(64'h0000001000000000)) 
     \rxeq_new_txcoeff[2]_i_2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(I7),
        .I5(new_txcoeff),
        .O(\n_0_rxeq_new_txcoeff[2]_i_2 ));
LUT6 #(
    .INIT(64'hFFFEFEEAFFFEFEE8)) 
     \rxeq_new_txcoeff[2]_i_3 
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(rxeqscan_new_txcoeff_done),
        .O(\n_0_rxeq_new_txcoeff[2]_i_3 ));
LUT6 #(
    .INIT(64'h0000000000000004)) 
     rxeq_new_txcoeff_req_i_1
       (.I0(rxeqscan_new_txcoeff_done),
        .I1(Q[4]),
        .I2(I7),
        .I3(Q[5]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(O2));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I18[0]),
        .Q(txcoeff_reg1[0]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg1_reg[10] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I18[10]),
        .Q(txcoeff_reg1[10]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg1_reg[11] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I18[11]),
        .Q(txcoeff_reg1[11]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg1_reg[12] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I18[12]),
        .Q(txcoeff_reg1[12]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg1_reg[13] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I18[13]),
        .Q(txcoeff_reg1[13]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg1_reg[14] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I18[14]),
        .Q(txcoeff_reg1[14]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg1_reg[15] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I18[15]),
        .Q(txcoeff_reg1[15]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg1_reg[16] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I18[16]),
        .Q(txcoeff_reg1[16]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg1_reg[17] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I18[17]),
        .Q(txcoeff_reg1[17]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I18[1]),
        .Q(txcoeff_reg1[1]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I18[2]),
        .Q(txcoeff_reg1[2]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I18[3]),
        .Q(txcoeff_reg1[3]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg1_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I18[4]),
        .Q(txcoeff_reg1[4]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg1_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I18[5]),
        .Q(txcoeff_reg1[5]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg1_reg[6] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I18[6]),
        .Q(txcoeff_reg1[6]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg1_reg[7] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I18[7]),
        .Q(txcoeff_reg1[7]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg1_reg[8] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I18[8]),
        .Q(txcoeff_reg1[8]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg1_reg[9] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I18[9]),
        .Q(txcoeff_reg1[9]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txcoeff_reg1[0]),
        .Q(txcoeff_reg2[0]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg2_reg[10] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txcoeff_reg1[10]),
        .Q(txcoeff_reg2[10]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg2_reg[11] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txcoeff_reg1[11]),
        .Q(txcoeff_reg2[11]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg2_reg[12] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txcoeff_reg1[12]),
        .Q(txcoeff_reg2[12]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg2_reg[13] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txcoeff_reg1[13]),
        .Q(txcoeff_reg2[13]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg2_reg[14] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txcoeff_reg1[14]),
        .Q(txcoeff_reg2[14]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg2_reg[15] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txcoeff_reg1[15]),
        .Q(txcoeff_reg2[15]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg2_reg[16] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txcoeff_reg1[16]),
        .Q(txcoeff_reg2[16]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg2_reg[17] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txcoeff_reg1[17]),
        .Q(txcoeff_reg2[17]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txcoeff_reg1[1]),
        .Q(txcoeff_reg2[1]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txcoeff_reg1[2]),
        .Q(txcoeff_reg2[2]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txcoeff_reg1[3]),
        .Q(txcoeff_reg2[3]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg2_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txcoeff_reg1[4]),
        .Q(txcoeff_reg2[4]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg2_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txcoeff_reg1[5]),
        .Q(txcoeff_reg2[5]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg2_reg[6] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txcoeff_reg1[6]),
        .Q(txcoeff_reg2[6]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg2_reg[7] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txcoeff_reg1[7]),
        .Q(txcoeff_reg2[7]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg2_reg[8] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txcoeff_reg1[8]),
        .Q(txcoeff_reg2[8]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg2_reg[9] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txcoeff_reg1[9]),
        .Q(txcoeff_reg2[9]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txpreset_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I17[0]),
        .Q(txpreset_reg1[0]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txpreset_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I17[1]),
        .Q(txpreset_reg1[1]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txpreset_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I17[2]),
        .Q(txpreset_reg1[2]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txpreset_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I17[3]),
        .Q(txpreset_reg1[3]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txpreset_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txpreset_reg1[0]),
        .Q(txpreset_reg2[0]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txpreset_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txpreset_reg1[1]),
        .Q(txpreset_reg2[1]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txpreset_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txpreset_reg1[2]),
        .Q(txpreset_reg2[2]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txpreset_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txpreset_reg1[3]),
        .Q(txpreset_reg2[3]),
        .R(O7));
endmodule

(* ORIG_REF_NAME = "vc709_pcie_x8_gen3_rxeq_scan" *) 
module vc709_pcie_x8_gen3vc709_pcie_x8_gen3_rxeq_scan_47
   (O1,
    D,
    O2,
    O3,
    O4,
    O5,
    O6,
    O7,
    rxeq_preset_valid,
    pipe_pclk_in,
    rxeq_new_txcoeff_req,
    out,
    I1,
    I2,
    I3,
    I4,
    I5,
    I6,
    Q,
    I7,
    I8,
    I9,
    I10,
    I11,
    I12,
    rxeq_new_txcoeff,
    rxeq_adapt_done,
    O42,
    I13,
    I14,
    I15,
    I16,
    I17,
    I18,
    I19,
    I20);
  output O1;
  output [2:0]D;
  output O2;
  output O3;
  output O4;
  output O5;
  output O6;
  input [0:0]O7;
  input rxeq_preset_valid;
  input pipe_pclk_in;
  input rxeq_new_txcoeff_req;
  input [1:0]out;
  input I1;
  input I2;
  input I3;
  input I4;
  input I5;
  input I6;
  input [5:0]Q;
  input I7;
  input I8;
  input I9;
  input I10;
  input I11;
  input I12;
  input [0:0]rxeq_new_txcoeff;
  input rxeq_adapt_done;
  input O42;
  input I13;
  input I14;
  input I15;
  input [2:0]I16;
  input [3:0]I17;
  input [17:0]I18;
  input [5:0]I19;
  input [5:0]I20;

  wire \<const0> ;
  wire \<const1> ;
  wire [2:0]D;
  wire I1;
  wire I10;
  wire I11;
  wire I12;
  wire I13;
  wire I14;
  wire I15;
  wire [2:0]I16;
  wire [3:0]I17;
  wire [17:0]I18;
  wire [5:0]I19;
  wire I2;
  wire [5:0]I20;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire O42;
  wire O5;
  wire O6;
  wire [0:0]O7;
  wire [5:0]Q;
  wire adapt_done_cnt;
  wire [5:0]fs_reg1;
  wire [5:0]fs_reg2;
  wire [3:0]fsm_reg;
  wire [5:0]lf_reg1;
  wire [5:0]lf_reg2;
  wire \n_0_FSM_onehot_fsm[1]_i_1__4 ;
  wire \n_0_FSM_onehot_fsm[1]_i_2__4 ;
  wire \n_0_FSM_onehot_fsm[2]_i_1__4 ;
  wire \n_0_FSM_onehot_fsm[3]_i_1__4 ;
  wire \n_0_FSM_onehot_fsm[3]_i_2__4 ;
  wire \n_0_FSM_onehot_fsm[3]_i_3__4 ;
  wire \n_0_FSM_onehot_fsm[3]_i_4__4 ;
  wire \n_0_FSM_onehot_fsm[3]_i_5__4 ;
  wire \n_0_FSM_onehot_fsm[3]_i_6__4 ;
  wire \n_0_FSM_onehot_fsm[3]_i_7__4 ;
  wire \n_0_FSM_onehot_fsm[3]_i_8__4 ;
  wire \n_0_FSM_onehot_fsm[4]_i_10__4 ;
  wire \n_0_FSM_onehot_fsm[4]_i_11__4 ;
  wire \n_0_FSM_onehot_fsm[4]_i_12__4 ;
  wire \n_0_FSM_onehot_fsm[4]_i_1__4 ;
  wire \n_0_FSM_onehot_fsm[4]_i_2__4 ;
  wire \n_0_FSM_onehot_fsm[4]_i_3__4 ;
  wire \n_0_FSM_onehot_fsm[4]_i_4__4 ;
  wire \n_0_FSM_onehot_fsm[4]_i_5__4 ;
  wire \n_0_FSM_onehot_fsm[4]_i_6__4 ;
  wire \n_0_FSM_onehot_fsm[4]_i_7__4 ;
  wire \n_0_FSM_onehot_fsm[4]_i_9__4 ;
  wire \n_0_FSM_onehot_fsm_reg[0] ;
  wire n_0_adapt_done_cnt_i_1__4;
  wire n_0_adapt_done_cnt_i_2__4;
  wire n_0_adapt_done_cnt_i_3__4;
  wire n_0_adapt_done_i_1__4;
  wire \n_0_converge_cnt[11]_i_3__4 ;
  wire \n_0_converge_cnt[11]_i_4__4 ;
  wire \n_0_converge_cnt[11]_i_5__4 ;
  wire \n_0_converge_cnt[11]_i_6__4 ;
  wire \n_0_converge_cnt[15]_i_3__4 ;
  wire \n_0_converge_cnt[15]_i_4__4 ;
  wire \n_0_converge_cnt[15]_i_5__4 ;
  wire \n_0_converge_cnt[15]_i_6__4 ;
  wire \n_0_converge_cnt[19]_i_3__4 ;
  wire \n_0_converge_cnt[19]_i_4__4 ;
  wire \n_0_converge_cnt[19]_i_5__4 ;
  wire \n_0_converge_cnt[19]_i_6__4 ;
  wire \n_0_converge_cnt[21]_i_3__4 ;
  wire \n_0_converge_cnt[21]_i_4__4 ;
  wire \n_0_converge_cnt[21]_i_5__4 ;
  wire \n_0_converge_cnt[3]_i_3__4 ;
  wire \n_0_converge_cnt[3]_i_4__4 ;
  wire \n_0_converge_cnt[3]_i_5__4 ;
  wire \n_0_converge_cnt[3]_i_6__4 ;
  wire \n_0_converge_cnt[7]_i_3__4 ;
  wire \n_0_converge_cnt[7]_i_4__4 ;
  wire \n_0_converge_cnt[7]_i_5__4 ;
  wire \n_0_converge_cnt[7]_i_6__4 ;
  wire \n_0_converge_cnt_reg[0] ;
  wire \n_0_converge_cnt_reg[10] ;
  wire \n_0_converge_cnt_reg[11] ;
  wire \n_0_converge_cnt_reg[11]_i_2__4 ;
  wire \n_0_converge_cnt_reg[12] ;
  wire \n_0_converge_cnt_reg[13] ;
  wire \n_0_converge_cnt_reg[14] ;
  wire \n_0_converge_cnt_reg[15] ;
  wire \n_0_converge_cnt_reg[15]_i_2__4 ;
  wire \n_0_converge_cnt_reg[16] ;
  wire \n_0_converge_cnt_reg[17] ;
  wire \n_0_converge_cnt_reg[18] ;
  wire \n_0_converge_cnt_reg[19] ;
  wire \n_0_converge_cnt_reg[19]_i_2__4 ;
  wire \n_0_converge_cnt_reg[1] ;
  wire \n_0_converge_cnt_reg[20] ;
  wire \n_0_converge_cnt_reg[21] ;
  wire \n_0_converge_cnt_reg[2] ;
  wire \n_0_converge_cnt_reg[3] ;
  wire \n_0_converge_cnt_reg[3]_i_2__4 ;
  wire \n_0_converge_cnt_reg[4] ;
  wire \n_0_converge_cnt_reg[5] ;
  wire \n_0_converge_cnt_reg[6] ;
  wire \n_0_converge_cnt_reg[7] ;
  wire \n_0_converge_cnt_reg[7]_i_2__4 ;
  wire \n_0_converge_cnt_reg[8] ;
  wire \n_0_converge_cnt_reg[9] ;
  wire n_0_lffs_sel_i_1__4;
  wire n_0_lffs_sel_i_2__4;
  wire n_0_lffs_sel_i_3__4;
  wire \n_0_new_txcoeff[2]_i_1__4 ;
  wire \n_0_new_txcoeff[2]_i_2__4 ;
  wire n_0_new_txcoeff_done_i_1__4;
  wire n_0_preset_done_i_1__4;
  wire n_0_rxeq_adapt_done_reg_i_2__4;
  wire n_0_rxeq_adapt_done_reg_i_5__4;
  wire n_0_rxeq_lffs_sel_i_2__4;
  wire \n_0_rxeq_new_txcoeff[2]_i_2__4 ;
  wire \n_0_rxeq_new_txcoeff[2]_i_3__4 ;
  wire \n_1_converge_cnt_reg[11]_i_2__4 ;
  wire \n_1_converge_cnt_reg[15]_i_2__4 ;
  wire \n_1_converge_cnt_reg[19]_i_2__4 ;
  wire \n_1_converge_cnt_reg[3]_i_2__4 ;
  wire \n_1_converge_cnt_reg[7]_i_2__4 ;
  wire \n_2_converge_cnt_reg[11]_i_2__4 ;
  wire \n_2_converge_cnt_reg[15]_i_2__4 ;
  wire \n_2_converge_cnt_reg[19]_i_2__4 ;
  wire \n_2_converge_cnt_reg[3]_i_2__4 ;
  wire \n_2_converge_cnt_reg[7]_i_2__4 ;
  wire \n_3_converge_cnt_reg[11]_i_2__4 ;
  wire \n_3_converge_cnt_reg[15]_i_2__4 ;
  wire \n_3_converge_cnt_reg[19]_i_2__4 ;
  wire \n_3_converge_cnt_reg[21]_i_2__4 ;
  wire \n_3_converge_cnt_reg[3]_i_2__4 ;
  wire \n_3_converge_cnt_reg[7]_i_2__4 ;
  wire \n_4_converge_cnt_reg[11]_i_2__4 ;
  wire \n_4_converge_cnt_reg[15]_i_2__4 ;
  wire \n_4_converge_cnt_reg[19]_i_2__4 ;
  wire \n_4_converge_cnt_reg[3]_i_2__4 ;
  wire \n_4_converge_cnt_reg[7]_i_2__4 ;
  wire \n_5_converge_cnt_reg[11]_i_2__4 ;
  wire \n_5_converge_cnt_reg[15]_i_2__4 ;
  wire \n_5_converge_cnt_reg[19]_i_2__4 ;
  wire \n_5_converge_cnt_reg[3]_i_2__4 ;
  wire \n_5_converge_cnt_reg[7]_i_2__4 ;
  wire \n_6_converge_cnt_reg[11]_i_2__4 ;
  wire \n_6_converge_cnt_reg[15]_i_2__4 ;
  wire \n_6_converge_cnt_reg[19]_i_2__4 ;
  wire \n_6_converge_cnt_reg[21]_i_2__4 ;
  wire \n_6_converge_cnt_reg[3]_i_2__4 ;
  wire \n_6_converge_cnt_reg[7]_i_2__4 ;
  wire \n_7_converge_cnt_reg[11]_i_2__4 ;
  wire \n_7_converge_cnt_reg[15]_i_2__4 ;
  wire \n_7_converge_cnt_reg[19]_i_2__4 ;
  wire \n_7_converge_cnt_reg[21]_i_2__4 ;
  wire \n_7_converge_cnt_reg[3]_i_2__4 ;
  wire \n_7_converge_cnt_reg[7]_i_2__4 ;
  wire [2:2]new_txcoeff;
  wire new_txcoeff_req_reg1;
  wire new_txcoeff_req_reg2;
  wire [1:0]out;
  wire [21:0]p_1_in__0;
  wire pipe_pclk_in;
  wire [2:0]preset_reg1;
  wire [2:0]preset_reg2;
  wire preset_valid_reg1;
  wire preset_valid_reg2;
  wire rxeq_adapt_done;
  wire [0:0]rxeq_new_txcoeff;
  wire rxeq_new_txcoeff_req;
  wire rxeq_preset_valid;
  wire rxeqscan_adapt_done;
  wire rxeqscan_lffs_sel;
  wire rxeqscan_new_txcoeff_done;
  wire rxeqscan_preset_done;
  wire [17:0]txcoeff_reg1;
  wire [17:0]txcoeff_reg2;
  wire [3:0]txpreset_reg1;
  wire [3:0]txpreset_reg2;
  wire [3:1]\NLW_converge_cnt_reg[21]_i_2__4_CO_UNCONNECTED ;
  wire [3:2]\NLW_converge_cnt_reg[21]_i_2__4_O_UNCONNECTED ;

LUT6 #(
    .INIT(64'hFFFFFFFFEE8CFF8D)) 
     \FSM_onehot_fsm[1]_i_1__4 
       (.I0(fsm_reg[2]),
        .I1(fsm_reg[3]),
        .I2(new_txcoeff_req_reg2),
        .I3(fsm_reg[1]),
        .I4(preset_valid_reg2),
        .I5(\n_0_FSM_onehot_fsm[1]_i_2__4 ),
        .O(\n_0_FSM_onehot_fsm[1]_i_1__4 ));
(* SOFT_HLUTNM = "soft_lutpair228" *) 
   LUT5 #(
    .INIT(32'hFFFEAAAB)) 
     \FSM_onehot_fsm[1]_i_2__4 
       (.I0(\n_0_FSM_onehot_fsm_reg[0] ),
        .I1(fsm_reg[3]),
        .I2(fsm_reg[1]),
        .I3(fsm_reg[2]),
        .I4(fsm_reg[0]),
        .O(\n_0_FSM_onehot_fsm[1]_i_2__4 ));
LUT6 #(
    .INIT(64'h0000000000060000)) 
     \FSM_onehot_fsm[2]_i_1__4 
       (.I0(fsm_reg[0]),
        .I1(fsm_reg[1]),
        .I2(fsm_reg[2]),
        .I3(fsm_reg[3]),
        .I4(preset_valid_reg2),
        .I5(\n_0_FSM_onehot_fsm_reg[0] ),
        .O(\n_0_FSM_onehot_fsm[2]_i_1__4 ));
LUT5 #(
    .INIT(32'h0000D5DD)) 
     \FSM_onehot_fsm[3]_i_1__4 
       (.I0(\n_0_FSM_onehot_fsm[3]_i_2__4 ),
        .I1(\n_0_FSM_onehot_fsm[3]_i_3__4 ),
        .I2(\n_0_FSM_onehot_fsm[4]_i_5__4 ),
        .I3(\n_0_FSM_onehot_fsm[3]_i_4__4 ),
        .I4(\n_0_FSM_onehot_fsm_reg[0] ),
        .O(\n_0_FSM_onehot_fsm[3]_i_1__4 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFDFFFF)) 
     \FSM_onehot_fsm[3]_i_2__4 
       (.I0(fsm_reg[0]),
        .I1(fsm_reg[2]),
        .I2(fsm_reg[1]),
        .I3(fsm_reg[3]),
        .I4(new_txcoeff_req_reg2),
        .I5(preset_valid_reg2),
        .O(\n_0_FSM_onehot_fsm[3]_i_2__4 ));
LUT6 #(
    .INIT(64'h00000000000E0000)) 
     \FSM_onehot_fsm[3]_i_3__4 
       (.I0(adapt_done_cnt),
        .I1(I8),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[0]),
        .I4(fsm_reg[2]),
        .I5(fsm_reg[1]),
        .O(\n_0_FSM_onehot_fsm[3]_i_3__4 ));
LUT6 #(
    .INIT(64'h2028000000000000)) 
     \FSM_onehot_fsm[3]_i_4__4 
       (.I0(\n_0_FSM_onehot_fsm[3]_i_5__4 ),
        .I1(\n_0_converge_cnt_reg[14] ),
        .I2(\n_0_converge_cnt_reg[13] ),
        .I3(\n_0_converge_cnt_reg[10] ),
        .I4(\n_0_FSM_onehot_fsm[3]_i_6__4 ),
        .I5(\n_0_FSM_onehot_fsm[3]_i_7__4 ),
        .O(\n_0_FSM_onehot_fsm[3]_i_4__4 ));
LUT6 #(
    .INIT(64'h0000000060600660)) 
     \FSM_onehot_fsm[3]_i_5__4 
       (.I0(\n_0_converge_cnt_reg[20] ),
        .I1(\n_0_converge_cnt_reg[21] ),
        .I2(\n_0_converge_cnt_reg[0] ),
        .I3(out[1]),
        .I4(out[0]),
        .I5(\n_0_FSM_onehot_fsm[4]_i_12__4 ),
        .O(\n_0_FSM_onehot_fsm[3]_i_5__4 ));
LUT6 #(
    .INIT(64'h0900000000000900)) 
     \FSM_onehot_fsm[3]_i_6__4 
       (.I0(\n_0_converge_cnt_reg[20] ),
        .I1(\n_0_converge_cnt_reg[14] ),
        .I2(\n_0_FSM_onehot_fsm[3]_i_8__4 ),
        .I3(\n_0_converge_cnt_reg[18] ),
        .I4(\n_0_converge_cnt_reg[2] ),
        .I5(\n_0_converge_cnt_reg[0] ),
        .O(\n_0_FSM_onehot_fsm[3]_i_6__4 ));
LUT4 #(
    .INIT(16'h400A)) 
     \FSM_onehot_fsm[3]_i_7__4 
       (.I0(\n_0_converge_cnt_reg[2] ),
        .I1(\n_0_converge_cnt_reg[10] ),
        .I2(\n_0_converge_cnt_reg[3] ),
        .I3(\n_0_converge_cnt_reg[8] ),
        .O(\n_0_FSM_onehot_fsm[3]_i_7__4 ));
LUT2 #(
    .INIT(4'h7)) 
     \FSM_onehot_fsm[3]_i_8__4 
       (.I0(\n_0_converge_cnt_reg[15] ),
        .I1(\n_0_converge_cnt_reg[9] ),
        .O(\n_0_FSM_onehot_fsm[3]_i_8__4 ));
LUT2 #(
    .INIT(4'h9)) 
     \FSM_onehot_fsm[4]_i_10__4 
       (.I0(\n_0_converge_cnt_reg[20] ),
        .I1(\n_0_converge_cnt_reg[21] ),
        .O(\n_0_FSM_onehot_fsm[4]_i_10__4 ));
LUT4 #(
    .INIT(16'h7FFF)) 
     \FSM_onehot_fsm[4]_i_11__4 
       (.I0(\n_0_converge_cnt_reg[16] ),
        .I1(\n_0_converge_cnt_reg[17] ),
        .I2(\n_0_converge_cnt_reg[11] ),
        .I3(\n_0_converge_cnt_reg[19] ),
        .O(\n_0_FSM_onehot_fsm[4]_i_11__4 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     \FSM_onehot_fsm[4]_i_12__4 
       (.I0(\n_0_converge_cnt_reg[1] ),
        .I1(\n_0_converge_cnt_reg[12] ),
        .I2(\n_0_converge_cnt_reg[6] ),
        .I3(\n_0_converge_cnt_reg[7] ),
        .I4(\n_0_converge_cnt_reg[5] ),
        .I5(\n_0_converge_cnt_reg[4] ),
        .O(\n_0_FSM_onehot_fsm[4]_i_12__4 ));
LUT6 #(
    .INIT(64'hAAAAAAAA0080AAAA)) 
     \FSM_onehot_fsm[4]_i_1__4 
       (.I0(\n_0_FSM_onehot_fsm[4]_i_2__4 ),
        .I1(\n_0_FSM_onehot_fsm[4]_i_3__4 ),
        .I2(\n_0_FSM_onehot_fsm[4]_i_4__4 ),
        .I3(\n_0_FSM_onehot_fsm[4]_i_5__4 ),
        .I4(\n_0_FSM_onehot_fsm[4]_i_6__4 ),
        .I5(\n_0_FSM_onehot_fsm[4]_i_7__4 ),
        .O(\n_0_FSM_onehot_fsm[4]_i_1__4 ));
LUT6 #(
    .INIT(64'h0000000000000450)) 
     \FSM_onehot_fsm[4]_i_2__4 
       (.I0(\n_0_FSM_onehot_fsm_reg[0] ),
        .I1(new_txcoeff_req_reg2),
        .I2(fsm_reg[2]),
        .I3(fsm_reg[3]),
        .I4(fsm_reg[1]),
        .I5(fsm_reg[0]),
        .O(\n_0_FSM_onehot_fsm[4]_i_2__4 ));
LUT6 #(
    .INIT(64'h8000000000004000)) 
     \FSM_onehot_fsm[4]_i_3__4 
       (.I0(I8),
        .I1(\n_0_converge_cnt_reg[15] ),
        .I2(\n_0_converge_cnt_reg[9] ),
        .I3(\n_0_converge_cnt_reg[18] ),
        .I4(\n_0_converge_cnt_reg[2] ),
        .I5(\n_0_converge_cnt_reg[0] ),
        .O(\n_0_FSM_onehot_fsm[4]_i_3__4 ));
LUT6 #(
    .INIT(64'h00000000000C8000)) 
     \FSM_onehot_fsm[4]_i_4__4 
       (.I0(\n_0_converge_cnt_reg[13] ),
        .I1(\n_0_FSM_onehot_fsm[4]_i_9__4 ),
        .I2(\n_0_converge_cnt_reg[8] ),
        .I3(\n_0_converge_cnt_reg[3] ),
        .I4(\n_0_converge_cnt_reg[2] ),
        .I5(\n_0_FSM_onehot_fsm[4]_i_10__4 ),
        .O(\n_0_FSM_onehot_fsm[4]_i_4__4 ));
LUT4 #(
    .INIT(16'hAEFE)) 
     \FSM_onehot_fsm[4]_i_5__4 
       (.I0(\n_0_FSM_onehot_fsm[4]_i_11__4 ),
        .I1(\n_0_converge_cnt_reg[13] ),
        .I2(\n_0_converge_cnt_reg[10] ),
        .I3(\n_0_converge_cnt_reg[8] ),
        .O(\n_0_FSM_onehot_fsm[4]_i_5__4 ));
LUT3 #(
    .INIT(8'hDF)) 
     \FSM_onehot_fsm[4]_i_6__4 
       (.I0(fsm_reg[3]),
        .I1(fsm_reg[2]),
        .I2(new_txcoeff_req_reg2),
        .O(\n_0_FSM_onehot_fsm[4]_i_6__4 ));
(* SOFT_HLUTNM = "soft_lutpair229" *) 
   LUT3 #(
    .INIT(8'h04)) 
     \FSM_onehot_fsm[4]_i_7__4 
       (.I0(adapt_done_cnt),
        .I1(out[1]),
        .I2(out[0]),
        .O(\n_0_FSM_onehot_fsm[4]_i_7__4 ));
LUT4 #(
    .INIT(16'h1004)) 
     \FSM_onehot_fsm[4]_i_9__4 
       (.I0(\n_0_FSM_onehot_fsm[4]_i_12__4 ),
        .I1(\n_0_converge_cnt_reg[13] ),
        .I2(\n_0_converge_cnt_reg[14] ),
        .I3(\n_0_converge_cnt_reg[20] ),
        .O(\n_0_FSM_onehot_fsm[4]_i_9__4 ));
FDRE #(
    .INIT(1'b1)) 
     \FSM_onehot_fsm_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(\n_0_FSM_onehot_fsm_reg[0] ),
        .R(O7));
FDSE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_FSM_onehot_fsm[1]_i_1__4 ),
        .Q(fsm_reg[0]),
        .S(O7));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_FSM_onehot_fsm[2]_i_1__4 ),
        .Q(fsm_reg[1]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_FSM_onehot_fsm[3]_i_1__4 ),
        .Q(fsm_reg[2]),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_FSM_onehot_fsm[4]_i_1__4 ),
        .Q(fsm_reg[3]),
        .R(O7));
LUT6 #(
    .INIT(64'h0000000010BA0000)) 
     \FSM_onehot_fsm_rx[2]_i_1__4 
       (.I0(I4),
        .I1(out[1]),
        .I2(out[0]),
        .I3(rxeqscan_preset_done),
        .I4(I5),
        .I5(I6),
        .O(D[0]));
LUT5 #(
    .INIT(32'h0001C001)) 
     \FSM_onehot_fsm_rx[5]_i_1__4 
       (.I0(rxeqscan_new_txcoeff_done),
        .I1(I6),
        .I2(I5),
        .I3(I4),
        .I4(I11),
        .O(D[1]));
LUT6 #(
    .INIT(64'h0F05000C0005000C)) 
     \FSM_onehot_fsm_rx[6]_i_1__4 
       (.I0(I10),
        .I1(rxeqscan_new_txcoeff_done),
        .I2(I6),
        .I3(I5),
        .I4(I4),
        .I5(rxeqscan_preset_done),
        .O(D[2]));
GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
LUT6 #(
    .INIT(64'h0000000022262626)) 
     adapt_done_cnt_i_1__4
       (.I0(adapt_done_cnt),
        .I1(n_0_adapt_done_cnt_i_2__4),
        .I2(n_0_adapt_done_cnt_i_3__4),
        .I3(out[0]),
        .I4(out[1]),
        .I5(I1),
        .O(n_0_adapt_done_cnt_i_1__4));
LUT6 #(
    .INIT(64'hFFFEE9E9FFFEF9F9)) 
     adapt_done_cnt_i_2__4
       (.I0(fsm_reg[1]),
        .I1(fsm_reg[0]),
        .I2(fsm_reg[3]),
        .I3(\n_0_FSM_onehot_fsm[4]_i_7__4 ),
        .I4(fsm_reg[2]),
        .I5(new_txcoeff_req_reg2),
        .O(n_0_adapt_done_cnt_i_2__4));
(* SOFT_HLUTNM = "soft_lutpair228" *) 
   LUT4 #(
    .INIT(16'hFFFD)) 
     adapt_done_cnt_i_3__4
       (.I0(fsm_reg[3]),
        .I1(fsm_reg[2]),
        .I2(fsm_reg[0]),
        .I3(fsm_reg[1]),
        .O(n_0_adapt_done_cnt_i_3__4));
FDRE #(
    .INIT(1'b0)) 
     adapt_done_cnt_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_adapt_done_cnt_i_1__4),
        .Q(adapt_done_cnt),
        .R(\<const0> ));
LUT4 #(
    .INIT(16'hAA80)) 
     adapt_done_i_1__4
       (.I0(n_0_new_txcoeff_done_i_1__4),
        .I1(out[1]),
        .I2(out[0]),
        .I3(adapt_done_cnt),
        .O(n_0_adapt_done_i_1__4));
FDRE #(
    .INIT(1'b0)) 
     adapt_done_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_adapt_done_i_1__4),
        .Q(rxeqscan_adapt_done),
        .R(O7));
LUT4 #(
    .INIT(16'h0008)) 
     \converge_cnt[0]_i_1__10 
       (.I0(\n_0_converge_cnt[21]_i_3__4 ),
        .I1(\n_7_converge_cnt_reg[3]_i_2__4 ),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[1]),
        .O(p_1_in__0[0]));
LUT4 #(
    .INIT(16'h0008)) 
     \converge_cnt[10]_i_1__4 
       (.I0(\n_5_converge_cnt_reg[11]_i_2__4 ),
        .I1(\n_0_converge_cnt[21]_i_3__4 ),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[1]),
        .O(p_1_in__0[10]));
LUT4 #(
    .INIT(16'h0008)) 
     \converge_cnt[11]_i_1__4 
       (.I0(\n_4_converge_cnt_reg[11]_i_2__4 ),
        .I1(\n_0_converge_cnt[21]_i_3__4 ),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[1]),
        .O(p_1_in__0[11]));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[11]_i_3__4 
       (.I0(\n_0_converge_cnt_reg[11] ),
        .O(\n_0_converge_cnt[11]_i_3__4 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[11]_i_4__4 
       (.I0(\n_0_converge_cnt_reg[10] ),
        .O(\n_0_converge_cnt[11]_i_4__4 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[11]_i_5__4 
       (.I0(\n_0_converge_cnt_reg[9] ),
        .O(\n_0_converge_cnt[11]_i_5__4 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[11]_i_6__4 
       (.I0(\n_0_converge_cnt_reg[8] ),
        .O(\n_0_converge_cnt[11]_i_6__4 ));
LUT4 #(
    .INIT(16'h0008)) 
     \converge_cnt[12]_i_1__4 
       (.I0(\n_7_converge_cnt_reg[15]_i_2__4 ),
        .I1(\n_0_converge_cnt[21]_i_3__4 ),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[1]),
        .O(p_1_in__0[12]));
LUT4 #(
    .INIT(16'h0008)) 
     \converge_cnt[13]_i_1__4 
       (.I0(\n_6_converge_cnt_reg[15]_i_2__4 ),
        .I1(\n_0_converge_cnt[21]_i_3__4 ),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[1]),
        .O(p_1_in__0[13]));
LUT4 #(
    .INIT(16'h0008)) 
     \converge_cnt[14]_i_1__4 
       (.I0(\n_5_converge_cnt_reg[15]_i_2__4 ),
        .I1(\n_0_converge_cnt[21]_i_3__4 ),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[1]),
        .O(p_1_in__0[14]));
LUT4 #(
    .INIT(16'h0008)) 
     \converge_cnt[15]_i_1__4 
       (.I0(\n_4_converge_cnt_reg[15]_i_2__4 ),
        .I1(\n_0_converge_cnt[21]_i_3__4 ),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[1]),
        .O(p_1_in__0[15]));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[15]_i_3__4 
       (.I0(\n_0_converge_cnt_reg[15] ),
        .O(\n_0_converge_cnt[15]_i_3__4 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[15]_i_4__4 
       (.I0(\n_0_converge_cnt_reg[14] ),
        .O(\n_0_converge_cnt[15]_i_4__4 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[15]_i_5__4 
       (.I0(\n_0_converge_cnt_reg[13] ),
        .O(\n_0_converge_cnt[15]_i_5__4 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[15]_i_6__4 
       (.I0(\n_0_converge_cnt_reg[12] ),
        .O(\n_0_converge_cnt[15]_i_6__4 ));
LUT4 #(
    .INIT(16'h0008)) 
     \converge_cnt[16]_i_1__4 
       (.I0(\n_7_converge_cnt_reg[19]_i_2__4 ),
        .I1(\n_0_converge_cnt[21]_i_3__4 ),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[1]),
        .O(p_1_in__0[16]));
LUT4 #(
    .INIT(16'h0008)) 
     \converge_cnt[17]_i_1__4 
       (.I0(\n_6_converge_cnt_reg[19]_i_2__4 ),
        .I1(\n_0_converge_cnt[21]_i_3__4 ),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[1]),
        .O(p_1_in__0[17]));
(* SOFT_HLUTNM = "soft_lutpair230" *) 
   LUT4 #(
    .INIT(16'h0008)) 
     \converge_cnt[18]_i_1__4 
       (.I0(\n_5_converge_cnt_reg[19]_i_2__4 ),
        .I1(\n_0_converge_cnt[21]_i_3__4 ),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[1]),
        .O(p_1_in__0[18]));
(* SOFT_HLUTNM = "soft_lutpair230" *) 
   LUT4 #(
    .INIT(16'h0008)) 
     \converge_cnt[19]_i_1__4 
       (.I0(\n_4_converge_cnt_reg[19]_i_2__4 ),
        .I1(\n_0_converge_cnt[21]_i_3__4 ),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[1]),
        .O(p_1_in__0[19]));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[19]_i_3__4 
       (.I0(\n_0_converge_cnt_reg[19] ),
        .O(\n_0_converge_cnt[19]_i_3__4 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[19]_i_4__4 
       (.I0(\n_0_converge_cnt_reg[18] ),
        .O(\n_0_converge_cnt[19]_i_4__4 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[19]_i_5__4 
       (.I0(\n_0_converge_cnt_reg[17] ),
        .O(\n_0_converge_cnt[19]_i_5__4 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[19]_i_6__4 
       (.I0(\n_0_converge_cnt_reg[16] ),
        .O(\n_0_converge_cnt[19]_i_6__4 ));
LUT4 #(
    .INIT(16'h0008)) 
     \converge_cnt[1]_i_1__4 
       (.I0(\n_0_converge_cnt[21]_i_3__4 ),
        .I1(\n_6_converge_cnt_reg[3]_i_2__4 ),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[1]),
        .O(p_1_in__0[1]));
(* SOFT_HLUTNM = "soft_lutpair231" *) 
   LUT4 #(
    .INIT(16'h0008)) 
     \converge_cnt[20]_i_1__4 
       (.I0(\n_7_converge_cnt_reg[21]_i_2__4 ),
        .I1(\n_0_converge_cnt[21]_i_3__4 ),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[1]),
        .O(p_1_in__0[20]));
(* SOFT_HLUTNM = "soft_lutpair231" *) 
   LUT4 #(
    .INIT(16'h0008)) 
     \converge_cnt[21]_i_1__4 
       (.I0(\n_6_converge_cnt_reg[21]_i_2__4 ),
        .I1(\n_0_converge_cnt[21]_i_3__4 ),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[1]),
        .O(p_1_in__0[21]));
(* SOFT_HLUTNM = "soft_lutpair229" *) 
   LUT5 #(
    .INIT(32'h0000FB00)) 
     \converge_cnt[21]_i_3__4 
       (.I0(out[0]),
        .I1(out[1]),
        .I2(adapt_done_cnt),
        .I3(fsm_reg[2]),
        .I4(fsm_reg[0]),
        .O(\n_0_converge_cnt[21]_i_3__4 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[21]_i_4__4 
       (.I0(\n_0_converge_cnt_reg[21] ),
        .O(\n_0_converge_cnt[21]_i_4__4 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[21]_i_5__4 
       (.I0(\n_0_converge_cnt_reg[20] ),
        .O(\n_0_converge_cnt[21]_i_5__4 ));
LUT4 #(
    .INIT(16'h0008)) 
     \converge_cnt[2]_i_1__4 
       (.I0(\n_0_converge_cnt[21]_i_3__4 ),
        .I1(\n_5_converge_cnt_reg[3]_i_2__4 ),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[1]),
        .O(p_1_in__0[2]));
LUT4 #(
    .INIT(16'h0008)) 
     \converge_cnt[3]_i_1__4 
       (.I0(\n_0_converge_cnt[21]_i_3__4 ),
        .I1(\n_4_converge_cnt_reg[3]_i_2__4 ),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[1]),
        .O(p_1_in__0[3]));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[3]_i_3__4 
       (.I0(\n_0_converge_cnt_reg[3] ),
        .O(\n_0_converge_cnt[3]_i_3__4 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[3]_i_4__4 
       (.I0(\n_0_converge_cnt_reg[2] ),
        .O(\n_0_converge_cnt[3]_i_4__4 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[3]_i_5__4 
       (.I0(\n_0_converge_cnt_reg[1] ),
        .O(\n_0_converge_cnt[3]_i_5__4 ));
LUT1 #(
    .INIT(2'h1)) 
     \converge_cnt[3]_i_6__4 
       (.I0(\n_0_converge_cnt_reg[0] ),
        .O(\n_0_converge_cnt[3]_i_6__4 ));
LUT4 #(
    .INIT(16'h0008)) 
     \converge_cnt[4]_i_1__4 
       (.I0(\n_7_converge_cnt_reg[7]_i_2__4 ),
        .I1(\n_0_converge_cnt[21]_i_3__4 ),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[1]),
        .O(p_1_in__0[4]));
LUT4 #(
    .INIT(16'h0008)) 
     \converge_cnt[5]_i_1__4 
       (.I0(\n_6_converge_cnt_reg[7]_i_2__4 ),
        .I1(\n_0_converge_cnt[21]_i_3__4 ),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[1]),
        .O(p_1_in__0[5]));
LUT4 #(
    .INIT(16'h0008)) 
     \converge_cnt[6]_i_1__4 
       (.I0(\n_5_converge_cnt_reg[7]_i_2__4 ),
        .I1(\n_0_converge_cnt[21]_i_3__4 ),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[1]),
        .O(p_1_in__0[6]));
LUT4 #(
    .INIT(16'h0008)) 
     \converge_cnt[7]_i_1__4 
       (.I0(\n_4_converge_cnt_reg[7]_i_2__4 ),
        .I1(\n_0_converge_cnt[21]_i_3__4 ),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[1]),
        .O(p_1_in__0[7]));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[7]_i_3__4 
       (.I0(\n_0_converge_cnt_reg[7] ),
        .O(\n_0_converge_cnt[7]_i_3__4 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[7]_i_4__4 
       (.I0(\n_0_converge_cnt_reg[6] ),
        .O(\n_0_converge_cnt[7]_i_4__4 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[7]_i_5__4 
       (.I0(\n_0_converge_cnt_reg[5] ),
        .O(\n_0_converge_cnt[7]_i_5__4 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[7]_i_6__4 
       (.I0(\n_0_converge_cnt_reg[4] ),
        .O(\n_0_converge_cnt[7]_i_6__4 ));
LUT4 #(
    .INIT(16'h0008)) 
     \converge_cnt[8]_i_1__4 
       (.I0(\n_7_converge_cnt_reg[11]_i_2__4 ),
        .I1(\n_0_converge_cnt[21]_i_3__4 ),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[1]),
        .O(p_1_in__0[8]));
LUT4 #(
    .INIT(16'h0008)) 
     \converge_cnt[9]_i_1__4 
       (.I0(\n_6_converge_cnt_reg[11]_i_2__4 ),
        .I1(\n_0_converge_cnt[21]_i_3__4 ),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[1]),
        .O(p_1_in__0[9]));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[0]),
        .Q(\n_0_converge_cnt_reg[0] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[10] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[10]),
        .Q(\n_0_converge_cnt_reg[10] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[11] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[11]),
        .Q(\n_0_converge_cnt_reg[11] ),
        .R(O7));
CARRY4 \converge_cnt_reg[11]_i_2__4 
       (.CI(\n_0_converge_cnt_reg[7]_i_2__4 ),
        .CO({\n_0_converge_cnt_reg[11]_i_2__4 ,\n_1_converge_cnt_reg[11]_i_2__4 ,\n_2_converge_cnt_reg[11]_i_2__4 ,\n_3_converge_cnt_reg[11]_i_2__4 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\n_4_converge_cnt_reg[11]_i_2__4 ,\n_5_converge_cnt_reg[11]_i_2__4 ,\n_6_converge_cnt_reg[11]_i_2__4 ,\n_7_converge_cnt_reg[11]_i_2__4 }),
        .S({\n_0_converge_cnt[11]_i_3__4 ,\n_0_converge_cnt[11]_i_4__4 ,\n_0_converge_cnt[11]_i_5__4 ,\n_0_converge_cnt[11]_i_6__4 }));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[12] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[12]),
        .Q(\n_0_converge_cnt_reg[12] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[13] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[13]),
        .Q(\n_0_converge_cnt_reg[13] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[14] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[14]),
        .Q(\n_0_converge_cnt_reg[14] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[15] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[15]),
        .Q(\n_0_converge_cnt_reg[15] ),
        .R(O7));
CARRY4 \converge_cnt_reg[15]_i_2__4 
       (.CI(\n_0_converge_cnt_reg[11]_i_2__4 ),
        .CO({\n_0_converge_cnt_reg[15]_i_2__4 ,\n_1_converge_cnt_reg[15]_i_2__4 ,\n_2_converge_cnt_reg[15]_i_2__4 ,\n_3_converge_cnt_reg[15]_i_2__4 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\n_4_converge_cnt_reg[15]_i_2__4 ,\n_5_converge_cnt_reg[15]_i_2__4 ,\n_6_converge_cnt_reg[15]_i_2__4 ,\n_7_converge_cnt_reg[15]_i_2__4 }),
        .S({\n_0_converge_cnt[15]_i_3__4 ,\n_0_converge_cnt[15]_i_4__4 ,\n_0_converge_cnt[15]_i_5__4 ,\n_0_converge_cnt[15]_i_6__4 }));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[16] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[16]),
        .Q(\n_0_converge_cnt_reg[16] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[17] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[17]),
        .Q(\n_0_converge_cnt_reg[17] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[18] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[18]),
        .Q(\n_0_converge_cnt_reg[18] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[19] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[19]),
        .Q(\n_0_converge_cnt_reg[19] ),
        .R(O7));
CARRY4 \converge_cnt_reg[19]_i_2__4 
       (.CI(\n_0_converge_cnt_reg[15]_i_2__4 ),
        .CO({\n_0_converge_cnt_reg[19]_i_2__4 ,\n_1_converge_cnt_reg[19]_i_2__4 ,\n_2_converge_cnt_reg[19]_i_2__4 ,\n_3_converge_cnt_reg[19]_i_2__4 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\n_4_converge_cnt_reg[19]_i_2__4 ,\n_5_converge_cnt_reg[19]_i_2__4 ,\n_6_converge_cnt_reg[19]_i_2__4 ,\n_7_converge_cnt_reg[19]_i_2__4 }),
        .S({\n_0_converge_cnt[19]_i_3__4 ,\n_0_converge_cnt[19]_i_4__4 ,\n_0_converge_cnt[19]_i_5__4 ,\n_0_converge_cnt[19]_i_6__4 }));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[1]),
        .Q(\n_0_converge_cnt_reg[1] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[20] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[20]),
        .Q(\n_0_converge_cnt_reg[20] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[21] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[21]),
        .Q(\n_0_converge_cnt_reg[21] ),
        .R(O7));
CARRY4 \converge_cnt_reg[21]_i_2__4 
       (.CI(\n_0_converge_cnt_reg[19]_i_2__4 ),
        .CO({\NLW_converge_cnt_reg[21]_i_2__4_CO_UNCONNECTED [3:1],\n_3_converge_cnt_reg[21]_i_2__4 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\NLW_converge_cnt_reg[21]_i_2__4_O_UNCONNECTED [3:2],\n_6_converge_cnt_reg[21]_i_2__4 ,\n_7_converge_cnt_reg[21]_i_2__4 }),
        .S({\<const0> ,\<const0> ,\n_0_converge_cnt[21]_i_4__4 ,\n_0_converge_cnt[21]_i_5__4 }));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[2]),
        .Q(\n_0_converge_cnt_reg[2] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[3]),
        .Q(\n_0_converge_cnt_reg[3] ),
        .R(O7));
CARRY4 \converge_cnt_reg[3]_i_2__4 
       (.CI(\<const0> ),
        .CO({\n_0_converge_cnt_reg[3]_i_2__4 ,\n_1_converge_cnt_reg[3]_i_2__4 ,\n_2_converge_cnt_reg[3]_i_2__4 ,\n_3_converge_cnt_reg[3]_i_2__4 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\n_0_converge_cnt_reg[0] }),
        .O({\n_4_converge_cnt_reg[3]_i_2__4 ,\n_5_converge_cnt_reg[3]_i_2__4 ,\n_6_converge_cnt_reg[3]_i_2__4 ,\n_7_converge_cnt_reg[3]_i_2__4 }),
        .S({\n_0_converge_cnt[3]_i_3__4 ,\n_0_converge_cnt[3]_i_4__4 ,\n_0_converge_cnt[3]_i_5__4 ,\n_0_converge_cnt[3]_i_6__4 }));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[4]),
        .Q(\n_0_converge_cnt_reg[4] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[5]),
        .Q(\n_0_converge_cnt_reg[5] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[6] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[6]),
        .Q(\n_0_converge_cnt_reg[6] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[7] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[7]),
        .Q(\n_0_converge_cnt_reg[7] ),
        .R(O7));
CARRY4 \converge_cnt_reg[7]_i_2__4 
       (.CI(\n_0_converge_cnt_reg[3]_i_2__4 ),
        .CO({\n_0_converge_cnt_reg[7]_i_2__4 ,\n_1_converge_cnt_reg[7]_i_2__4 ,\n_2_converge_cnt_reg[7]_i_2__4 ,\n_3_converge_cnt_reg[7]_i_2__4 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\n_4_converge_cnt_reg[7]_i_2__4 ,\n_5_converge_cnt_reg[7]_i_2__4 ,\n_6_converge_cnt_reg[7]_i_2__4 ,\n_7_converge_cnt_reg[7]_i_2__4 }),
        .S({\n_0_converge_cnt[7]_i_3__4 ,\n_0_converge_cnt[7]_i_4__4 ,\n_0_converge_cnt[7]_i_5__4 ,\n_0_converge_cnt[7]_i_6__4 }));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[8] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[8]),
        .Q(\n_0_converge_cnt_reg[8] ),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[9] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[9]),
        .Q(\n_0_converge_cnt_reg[9] ),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \fs_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I19[0]),
        .Q(fs_reg1[0]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \fs_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I19[1]),
        .Q(fs_reg1[1]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \fs_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I19[2]),
        .Q(fs_reg1[2]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \fs_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I19[3]),
        .Q(fs_reg1[3]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \fs_reg1_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I19[4]),
        .Q(fs_reg1[4]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \fs_reg1_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I19[5]),
        .Q(fs_reg1[5]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \fs_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(fs_reg1[0]),
        .Q(fs_reg2[0]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \fs_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(fs_reg1[1]),
        .Q(fs_reg2[1]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \fs_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(fs_reg1[2]),
        .Q(fs_reg2[2]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \fs_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(fs_reg1[3]),
        .Q(fs_reg2[3]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \fs_reg2_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(fs_reg1[4]),
        .Q(fs_reg2[4]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \fs_reg2_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(fs_reg1[5]),
        .Q(fs_reg2[5]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \lf_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I20[0]),
        .Q(lf_reg1[0]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \lf_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I20[1]),
        .Q(lf_reg1[1]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \lf_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I20[2]),
        .Q(lf_reg1[2]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \lf_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I20[3]),
        .Q(lf_reg1[3]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \lf_reg1_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I20[4]),
        .Q(lf_reg1[4]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \lf_reg1_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I20[5]),
        .Q(lf_reg1[5]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \lf_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(lf_reg1[0]),
        .Q(lf_reg2[0]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \lf_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(lf_reg1[1]),
        .Q(lf_reg2[1]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \lf_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(lf_reg1[2]),
        .Q(lf_reg2[2]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \lf_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(lf_reg1[3]),
        .Q(lf_reg2[3]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \lf_reg2_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(lf_reg1[4]),
        .Q(lf_reg2[4]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \lf_reg2_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(lf_reg1[5]),
        .Q(lf_reg2[5]),
        .R(O7));
LUT6 #(
    .INIT(64'h00000000EBFF2800)) 
     lffs_sel_i_1__4
       (.I0(rxeqscan_lffs_sel),
        .I1(fsm_reg[3]),
        .I2(fsm_reg[2]),
        .I3(n_0_lffs_sel_i_2__4),
        .I4(n_0_lffs_sel_i_3__4),
        .I5(I1),
        .O(n_0_lffs_sel_i_1__4));
LUT2 #(
    .INIT(4'h1)) 
     lffs_sel_i_2__4
       (.I0(fsm_reg[1]),
        .I1(fsm_reg[0]),
        .O(n_0_lffs_sel_i_2__4));
LUT6 #(
    .INIT(64'h0000000000000020)) 
     lffs_sel_i_3__4
       (.I0(fsm_reg[0]),
        .I1(preset_valid_reg2),
        .I2(new_txcoeff_req_reg2),
        .I3(fsm_reg[2]),
        .I4(fsm_reg[1]),
        .I5(fsm_reg[3]),
        .O(n_0_lffs_sel_i_3__4));
FDRE #(
    .INIT(1'b0)) 
     lffs_sel_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_lffs_sel_i_1__4),
        .Q(rxeqscan_lffs_sel),
        .R(\<const0> ));
LUT6 #(
    .INIT(64'h0001014600000040)) 
     \new_txcoeff[2]_i_1__4 
       (.I0(fsm_reg[1]),
        .I1(fsm_reg[0]),
        .I2(\n_0_new_txcoeff[2]_i_2__4 ),
        .I3(fsm_reg[3]),
        .I4(fsm_reg[2]),
        .I5(new_txcoeff),
        .O(\n_0_new_txcoeff[2]_i_1__4 ));
LUT5 #(
    .INIT(32'h00000100)) 
     \new_txcoeff[2]_i_2__4 
       (.I0(fsm_reg[3]),
        .I1(fsm_reg[1]),
        .I2(fsm_reg[2]),
        .I3(new_txcoeff_req_reg2),
        .I4(preset_valid_reg2),
        .O(\n_0_new_txcoeff[2]_i_2__4 ));
LUT5 #(
    .INIT(32'h00020000)) 
     new_txcoeff_done_i_1__4
       (.I0(new_txcoeff_req_reg2),
        .I1(fsm_reg[1]),
        .I2(fsm_reg[0]),
        .I3(fsm_reg[2]),
        .I4(fsm_reg[3]),
        .O(n_0_new_txcoeff_done_i_1__4));
FDRE #(
    .INIT(1'b0)) 
     new_txcoeff_done_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_new_txcoeff_done_i_1__4),
        .Q(rxeqscan_new_txcoeff_done),
        .R(O7));
FDRE #(
    .INIT(1'b0)) 
     \new_txcoeff_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_new_txcoeff[2]_i_1__4 ),
        .Q(new_txcoeff),
        .R(O7));
(* ASYNC_REG *) 
   FDRE new_txcoeff_req_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_new_txcoeff_req),
        .Q(new_txcoeff_req_reg1),
        .R(O7));
(* ASYNC_REG *) 
   FDRE new_txcoeff_req_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(new_txcoeff_req_reg1),
        .Q(new_txcoeff_req_reg2),
        .R(O7));
LUT5 #(
    .INIT(32'h0000004A)) 
     preset_done_i_1__4
       (.I0(fsm_reg[1]),
        .I1(preset_valid_reg2),
        .I2(fsm_reg[0]),
        .I3(fsm_reg[3]),
        .I4(fsm_reg[2]),
        .O(n_0_preset_done_i_1__4));
FDRE #(
    .INIT(1'b0)) 
     preset_done_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_preset_done_i_1__4),
        .Q(rxeqscan_preset_done),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \preset_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I16[0]),
        .Q(preset_reg1[0]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \preset_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I16[1]),
        .Q(preset_reg1[1]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \preset_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I16[2]),
        .Q(preset_reg1[2]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \preset_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(preset_reg1[0]),
        .Q(preset_reg2[0]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \preset_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(preset_reg1[1]),
        .Q(preset_reg2[1]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \preset_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(preset_reg1[2]),
        .Q(preset_reg2[2]),
        .R(O7));
(* ASYNC_REG *) 
   FDRE preset_valid_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_preset_valid),
        .Q(preset_valid_reg1),
        .R(O7));
(* ASYNC_REG *) 
   FDRE preset_valid_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(preset_valid_reg1),
        .Q(preset_valid_reg2),
        .R(O7));
LUT6 #(
    .INIT(64'h5400FFFF54000000)) 
     rxeq_adapt_done_i_1__4
       (.I0(I3),
        .I1(I2),
        .I2(rxeqscan_adapt_done),
        .I3(rxeqscan_new_txcoeff_done),
        .I4(rxeq_adapt_done),
        .I5(O42),
        .O(O5));
LUT5 #(
    .INIT(32'h00002E2A)) 
     rxeq_adapt_done_reg_i_1__4
       (.I0(I2),
        .I1(n_0_rxeq_adapt_done_reg_i_2__4),
        .I2(I3),
        .I3(rxeqscan_adapt_done),
        .I4(I1),
        .O(O1));
LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFEEE)) 
     rxeq_adapt_done_reg_i_2__4
       (.I0(I9),
        .I1(n_0_rxeq_adapt_done_reg_i_5__4),
        .I2(Q[5]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(Q[1]),
        .O(n_0_rxeq_adapt_done_reg_i_2__4));
LUT6 #(
    .INIT(64'hFFFFFFFEAAAAA8A8)) 
     rxeq_adapt_done_reg_i_5__4
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[5]),
        .I3(rxeqscan_new_txcoeff_done),
        .I4(I7),
        .I5(Q[4]),
        .O(n_0_rxeq_adapt_done_reg_i_5__4));
LUT6 #(
    .INIT(64'h0001010000010000)) 
     rxeq_done_i_1__4
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(I7),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(rxeqscan_new_txcoeff_done),
        .O(O3));
LUT6 #(
    .INIT(64'hAAABFFFFAAAB0000)) 
     rxeq_lffs_sel_i_1__4
       (.I0(I13),
        .I1(n_0_rxeq_lffs_sel_i_2__4),
        .I2(Q[5]),
        .I3(I14),
        .I4(rxeq_adapt_done),
        .I5(I15),
        .O(O6));
LUT5 #(
    .INIT(32'hEFFFFFFF)) 
     rxeq_lffs_sel_i_2__4
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(rxeqscan_new_txcoeff_done),
        .I3(Q[4]),
        .I4(rxeqscan_lffs_sel),
        .O(n_0_rxeq_lffs_sel_i_2__4));
LUT6 #(
    .INIT(64'hAAAAAEFBAAAAA208)) 
     \rxeq_new_txcoeff[2]_i_1__4 
       (.I0(\n_0_rxeq_new_txcoeff[2]_i_2__4 ),
        .I1(I12),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\n_0_rxeq_new_txcoeff[2]_i_3__4 ),
        .I5(rxeq_new_txcoeff),
        .O(O4));
LUT6 #(
    .INIT(64'h0000001000000000)) 
     \rxeq_new_txcoeff[2]_i_2__4 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(I7),
        .I5(new_txcoeff),
        .O(\n_0_rxeq_new_txcoeff[2]_i_2__4 ));
LUT6 #(
    .INIT(64'hFFFEFEEAFFFEFEE8)) 
     \rxeq_new_txcoeff[2]_i_3__4 
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(rxeqscan_new_txcoeff_done),
        .O(\n_0_rxeq_new_txcoeff[2]_i_3__4 ));
LUT6 #(
    .INIT(64'h0000000000000004)) 
     rxeq_new_txcoeff_req_i_1__4
       (.I0(rxeqscan_new_txcoeff_done),
        .I1(Q[4]),
        .I2(I7),
        .I3(Q[5]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(O2));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I18[0]),
        .Q(txcoeff_reg1[0]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg1_reg[10] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I18[10]),
        .Q(txcoeff_reg1[10]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg1_reg[11] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I18[11]),
        .Q(txcoeff_reg1[11]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg1_reg[12] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I18[12]),
        .Q(txcoeff_reg1[12]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg1_reg[13] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I18[13]),
        .Q(txcoeff_reg1[13]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg1_reg[14] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I18[14]),
        .Q(txcoeff_reg1[14]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg1_reg[15] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I18[15]),
        .Q(txcoeff_reg1[15]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg1_reg[16] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I18[16]),
        .Q(txcoeff_reg1[16]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg1_reg[17] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I18[17]),
        .Q(txcoeff_reg1[17]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I18[1]),
        .Q(txcoeff_reg1[1]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I18[2]),
        .Q(txcoeff_reg1[2]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I18[3]),
        .Q(txcoeff_reg1[3]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg1_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I18[4]),
        .Q(txcoeff_reg1[4]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg1_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I18[5]),
        .Q(txcoeff_reg1[5]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg1_reg[6] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I18[6]),
        .Q(txcoeff_reg1[6]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg1_reg[7] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I18[7]),
        .Q(txcoeff_reg1[7]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg1_reg[8] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I18[8]),
        .Q(txcoeff_reg1[8]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg1_reg[9] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I18[9]),
        .Q(txcoeff_reg1[9]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txcoeff_reg1[0]),
        .Q(txcoeff_reg2[0]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg2_reg[10] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txcoeff_reg1[10]),
        .Q(txcoeff_reg2[10]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg2_reg[11] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txcoeff_reg1[11]),
        .Q(txcoeff_reg2[11]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg2_reg[12] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txcoeff_reg1[12]),
        .Q(txcoeff_reg2[12]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg2_reg[13] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txcoeff_reg1[13]),
        .Q(txcoeff_reg2[13]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg2_reg[14] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txcoeff_reg1[14]),
        .Q(txcoeff_reg2[14]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg2_reg[15] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txcoeff_reg1[15]),
        .Q(txcoeff_reg2[15]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg2_reg[16] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txcoeff_reg1[16]),
        .Q(txcoeff_reg2[16]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg2_reg[17] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txcoeff_reg1[17]),
        .Q(txcoeff_reg2[17]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txcoeff_reg1[1]),
        .Q(txcoeff_reg2[1]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txcoeff_reg1[2]),
        .Q(txcoeff_reg2[2]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txcoeff_reg1[3]),
        .Q(txcoeff_reg2[3]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg2_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txcoeff_reg1[4]),
        .Q(txcoeff_reg2[4]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg2_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txcoeff_reg1[5]),
        .Q(txcoeff_reg2[5]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg2_reg[6] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txcoeff_reg1[6]),
        .Q(txcoeff_reg2[6]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg2_reg[7] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txcoeff_reg1[7]),
        .Q(txcoeff_reg2[7]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg2_reg[8] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txcoeff_reg1[8]),
        .Q(txcoeff_reg2[8]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg2_reg[9] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txcoeff_reg1[9]),
        .Q(txcoeff_reg2[9]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txpreset_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I17[0]),
        .Q(txpreset_reg1[0]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txpreset_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I17[1]),
        .Q(txpreset_reg1[1]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txpreset_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I17[2]),
        .Q(txpreset_reg1[2]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txpreset_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I17[3]),
        .Q(txpreset_reg1[3]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txpreset_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txpreset_reg1[0]),
        .Q(txpreset_reg2[0]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txpreset_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txpreset_reg1[1]),
        .Q(txpreset_reg2[1]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txpreset_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txpreset_reg1[2]),
        .Q(txpreset_reg2[2]),
        .R(O7));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txpreset_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txpreset_reg1[3]),
        .Q(txpreset_reg2[3]),
        .R(O7));
endmodule

(* ORIG_REF_NAME = "vc709_pcie_x8_gen3_rxeq_scan" *) 
module vc709_pcie_x8_gen3vc709_pcie_x8_gen3_rxeq_scan_50
   (O1,
    D,
    O2,
    O3,
    O4,
    O5,
    O6,
    SR,
    rxeq_preset_valid,
    pipe_pclk_in,
    rxeq_new_txcoeff_req,
    out,
    I1,
    I2,
    I3,
    I4,
    I5,
    I6,
    Q,
    I7,
    I8,
    I9,
    I10,
    I11,
    I12,
    rxeq_new_txcoeff,
    rxeq_adapt_done,
    O41,
    I13,
    I14,
    I15,
    I16,
    I17,
    I18,
    I19,
    I20);
  output O1;
  output [2:0]D;
  output O2;
  output O3;
  output O4;
  output O5;
  output O6;
  input [0:0]SR;
  input rxeq_preset_valid;
  input pipe_pclk_in;
  input rxeq_new_txcoeff_req;
  input [1:0]out;
  input I1;
  input I2;
  input I3;
  input I4;
  input I5;
  input I6;
  input [5:0]Q;
  input I7;
  input I8;
  input I9;
  input I10;
  input I11;
  input I12;
  input [0:0]rxeq_new_txcoeff;
  input rxeq_adapt_done;
  input O41;
  input I13;
  input I14;
  input I15;
  input [2:0]I16;
  input [3:0]I17;
  input [17:0]I18;
  input [5:0]I19;
  input [5:0]I20;

  wire \<const0> ;
  wire \<const1> ;
  wire [2:0]D;
  wire I1;
  wire I10;
  wire I11;
  wire I12;
  wire I13;
  wire I14;
  wire I15;
  wire [2:0]I16;
  wire [3:0]I17;
  wire [17:0]I18;
  wire [5:0]I19;
  wire I2;
  wire [5:0]I20;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire O41;
  wire O5;
  wire O6;
  wire [5:0]Q;
  wire [0:0]SR;
  wire adapt_done_cnt;
  wire [5:0]fs_reg1;
  wire [5:0]fs_reg2;
  wire [3:0]fsm_reg;
  wire [5:0]lf_reg1;
  wire [5:0]lf_reg2;
  wire \n_0_FSM_onehot_fsm[1]_i_1__3 ;
  wire \n_0_FSM_onehot_fsm[1]_i_2__3 ;
  wire \n_0_FSM_onehot_fsm[2]_i_1__3 ;
  wire \n_0_FSM_onehot_fsm[3]_i_1__3 ;
  wire \n_0_FSM_onehot_fsm[3]_i_2__3 ;
  wire \n_0_FSM_onehot_fsm[3]_i_3__3 ;
  wire \n_0_FSM_onehot_fsm[3]_i_4__3 ;
  wire \n_0_FSM_onehot_fsm[3]_i_5__3 ;
  wire \n_0_FSM_onehot_fsm[3]_i_6__3 ;
  wire \n_0_FSM_onehot_fsm[3]_i_7__3 ;
  wire \n_0_FSM_onehot_fsm[3]_i_8__3 ;
  wire \n_0_FSM_onehot_fsm[4]_i_10__3 ;
  wire \n_0_FSM_onehot_fsm[4]_i_11__3 ;
  wire \n_0_FSM_onehot_fsm[4]_i_12__3 ;
  wire \n_0_FSM_onehot_fsm[4]_i_1__3 ;
  wire \n_0_FSM_onehot_fsm[4]_i_2__3 ;
  wire \n_0_FSM_onehot_fsm[4]_i_3__3 ;
  wire \n_0_FSM_onehot_fsm[4]_i_4__3 ;
  wire \n_0_FSM_onehot_fsm[4]_i_5__3 ;
  wire \n_0_FSM_onehot_fsm[4]_i_6__3 ;
  wire \n_0_FSM_onehot_fsm[4]_i_7__3 ;
  wire \n_0_FSM_onehot_fsm[4]_i_9__3 ;
  wire \n_0_FSM_onehot_fsm_reg[0] ;
  wire n_0_adapt_done_cnt_i_1__3;
  wire n_0_adapt_done_cnt_i_2__3;
  wire n_0_adapt_done_cnt_i_3__3;
  wire n_0_adapt_done_i_1__3;
  wire \n_0_converge_cnt[11]_i_3__3 ;
  wire \n_0_converge_cnt[11]_i_4__3 ;
  wire \n_0_converge_cnt[11]_i_5__3 ;
  wire \n_0_converge_cnt[11]_i_6__3 ;
  wire \n_0_converge_cnt[15]_i_3__3 ;
  wire \n_0_converge_cnt[15]_i_4__3 ;
  wire \n_0_converge_cnt[15]_i_5__3 ;
  wire \n_0_converge_cnt[15]_i_6__3 ;
  wire \n_0_converge_cnt[19]_i_3__3 ;
  wire \n_0_converge_cnt[19]_i_4__3 ;
  wire \n_0_converge_cnt[19]_i_5__3 ;
  wire \n_0_converge_cnt[19]_i_6__3 ;
  wire \n_0_converge_cnt[21]_i_3__3 ;
  wire \n_0_converge_cnt[21]_i_4__3 ;
  wire \n_0_converge_cnt[21]_i_5__3 ;
  wire \n_0_converge_cnt[3]_i_3__3 ;
  wire \n_0_converge_cnt[3]_i_4__3 ;
  wire \n_0_converge_cnt[3]_i_5__3 ;
  wire \n_0_converge_cnt[3]_i_6__3 ;
  wire \n_0_converge_cnt[7]_i_3__3 ;
  wire \n_0_converge_cnt[7]_i_4__3 ;
  wire \n_0_converge_cnt[7]_i_5__3 ;
  wire \n_0_converge_cnt[7]_i_6__3 ;
  wire \n_0_converge_cnt_reg[0] ;
  wire \n_0_converge_cnt_reg[10] ;
  wire \n_0_converge_cnt_reg[11] ;
  wire \n_0_converge_cnt_reg[11]_i_2__3 ;
  wire \n_0_converge_cnt_reg[12] ;
  wire \n_0_converge_cnt_reg[13] ;
  wire \n_0_converge_cnt_reg[14] ;
  wire \n_0_converge_cnt_reg[15] ;
  wire \n_0_converge_cnt_reg[15]_i_2__3 ;
  wire \n_0_converge_cnt_reg[16] ;
  wire \n_0_converge_cnt_reg[17] ;
  wire \n_0_converge_cnt_reg[18] ;
  wire \n_0_converge_cnt_reg[19] ;
  wire \n_0_converge_cnt_reg[19]_i_2__3 ;
  wire \n_0_converge_cnt_reg[1] ;
  wire \n_0_converge_cnt_reg[20] ;
  wire \n_0_converge_cnt_reg[21] ;
  wire \n_0_converge_cnt_reg[2] ;
  wire \n_0_converge_cnt_reg[3] ;
  wire \n_0_converge_cnt_reg[3]_i_2__3 ;
  wire \n_0_converge_cnt_reg[4] ;
  wire \n_0_converge_cnt_reg[5] ;
  wire \n_0_converge_cnt_reg[6] ;
  wire \n_0_converge_cnt_reg[7] ;
  wire \n_0_converge_cnt_reg[7]_i_2__3 ;
  wire \n_0_converge_cnt_reg[8] ;
  wire \n_0_converge_cnt_reg[9] ;
  wire n_0_lffs_sel_i_1__3;
  wire n_0_lffs_sel_i_2__3;
  wire n_0_lffs_sel_i_3__3;
  wire \n_0_new_txcoeff[2]_i_1__3 ;
  wire \n_0_new_txcoeff[2]_i_2__3 ;
  wire n_0_new_txcoeff_done_i_1__3;
  wire n_0_preset_done_i_1__3;
  wire n_0_rxeq_adapt_done_reg_i_2__3;
  wire n_0_rxeq_adapt_done_reg_i_5__3;
  wire n_0_rxeq_lffs_sel_i_2__3;
  wire \n_0_rxeq_new_txcoeff[2]_i_2__3 ;
  wire \n_0_rxeq_new_txcoeff[2]_i_3__3 ;
  wire \n_1_converge_cnt_reg[11]_i_2__3 ;
  wire \n_1_converge_cnt_reg[15]_i_2__3 ;
  wire \n_1_converge_cnt_reg[19]_i_2__3 ;
  wire \n_1_converge_cnt_reg[3]_i_2__3 ;
  wire \n_1_converge_cnt_reg[7]_i_2__3 ;
  wire \n_2_converge_cnt_reg[11]_i_2__3 ;
  wire \n_2_converge_cnt_reg[15]_i_2__3 ;
  wire \n_2_converge_cnt_reg[19]_i_2__3 ;
  wire \n_2_converge_cnt_reg[3]_i_2__3 ;
  wire \n_2_converge_cnt_reg[7]_i_2__3 ;
  wire \n_3_converge_cnt_reg[11]_i_2__3 ;
  wire \n_3_converge_cnt_reg[15]_i_2__3 ;
  wire \n_3_converge_cnt_reg[19]_i_2__3 ;
  wire \n_3_converge_cnt_reg[21]_i_2__3 ;
  wire \n_3_converge_cnt_reg[3]_i_2__3 ;
  wire \n_3_converge_cnt_reg[7]_i_2__3 ;
  wire \n_4_converge_cnt_reg[11]_i_2__3 ;
  wire \n_4_converge_cnt_reg[15]_i_2__3 ;
  wire \n_4_converge_cnt_reg[19]_i_2__3 ;
  wire \n_4_converge_cnt_reg[3]_i_2__3 ;
  wire \n_4_converge_cnt_reg[7]_i_2__3 ;
  wire \n_5_converge_cnt_reg[11]_i_2__3 ;
  wire \n_5_converge_cnt_reg[15]_i_2__3 ;
  wire \n_5_converge_cnt_reg[19]_i_2__3 ;
  wire \n_5_converge_cnt_reg[3]_i_2__3 ;
  wire \n_5_converge_cnt_reg[7]_i_2__3 ;
  wire \n_6_converge_cnt_reg[11]_i_2__3 ;
  wire \n_6_converge_cnt_reg[15]_i_2__3 ;
  wire \n_6_converge_cnt_reg[19]_i_2__3 ;
  wire \n_6_converge_cnt_reg[21]_i_2__3 ;
  wire \n_6_converge_cnt_reg[3]_i_2__3 ;
  wire \n_6_converge_cnt_reg[7]_i_2__3 ;
  wire \n_7_converge_cnt_reg[11]_i_2__3 ;
  wire \n_7_converge_cnt_reg[15]_i_2__3 ;
  wire \n_7_converge_cnt_reg[19]_i_2__3 ;
  wire \n_7_converge_cnt_reg[21]_i_2__3 ;
  wire \n_7_converge_cnt_reg[3]_i_2__3 ;
  wire \n_7_converge_cnt_reg[7]_i_2__3 ;
  wire [2:2]new_txcoeff;
  wire new_txcoeff_req_reg1;
  wire new_txcoeff_req_reg2;
  wire [1:0]out;
  wire [21:0]p_1_in__0;
  wire pipe_pclk_in;
  wire [2:0]preset_reg1;
  wire [2:0]preset_reg2;
  wire preset_valid_reg1;
  wire preset_valid_reg2;
  wire rxeq_adapt_done;
  wire [0:0]rxeq_new_txcoeff;
  wire rxeq_new_txcoeff_req;
  wire rxeq_preset_valid;
  wire rxeqscan_adapt_done;
  wire rxeqscan_lffs_sel;
  wire rxeqscan_new_txcoeff_done;
  wire rxeqscan_preset_done;
  wire [17:0]txcoeff_reg1;
  wire [17:0]txcoeff_reg2;
  wire [3:0]txpreset_reg1;
  wire [3:0]txpreset_reg2;
  wire [3:1]\NLW_converge_cnt_reg[21]_i_2__3_CO_UNCONNECTED ;
  wire [3:2]\NLW_converge_cnt_reg[21]_i_2__3_O_UNCONNECTED ;

LUT6 #(
    .INIT(64'hFFFFFFFFEE8CFF8D)) 
     \FSM_onehot_fsm[1]_i_1__3 
       (.I0(fsm_reg[2]),
        .I1(fsm_reg[3]),
        .I2(new_txcoeff_req_reg2),
        .I3(fsm_reg[1]),
        .I4(preset_valid_reg2),
        .I5(\n_0_FSM_onehot_fsm[1]_i_2__3 ),
        .O(\n_0_FSM_onehot_fsm[1]_i_1__3 ));
(* SOFT_HLUTNM = "soft_lutpair157" *) 
   LUT5 #(
    .INIT(32'hFFFEAAAB)) 
     \FSM_onehot_fsm[1]_i_2__3 
       (.I0(\n_0_FSM_onehot_fsm_reg[0] ),
        .I1(fsm_reg[3]),
        .I2(fsm_reg[1]),
        .I3(fsm_reg[2]),
        .I4(fsm_reg[0]),
        .O(\n_0_FSM_onehot_fsm[1]_i_2__3 ));
LUT6 #(
    .INIT(64'h0000000000060000)) 
     \FSM_onehot_fsm[2]_i_1__3 
       (.I0(fsm_reg[0]),
        .I1(fsm_reg[1]),
        .I2(fsm_reg[2]),
        .I3(fsm_reg[3]),
        .I4(preset_valid_reg2),
        .I5(\n_0_FSM_onehot_fsm_reg[0] ),
        .O(\n_0_FSM_onehot_fsm[2]_i_1__3 ));
LUT5 #(
    .INIT(32'h0000D5DD)) 
     \FSM_onehot_fsm[3]_i_1__3 
       (.I0(\n_0_FSM_onehot_fsm[3]_i_2__3 ),
        .I1(\n_0_FSM_onehot_fsm[3]_i_3__3 ),
        .I2(\n_0_FSM_onehot_fsm[4]_i_5__3 ),
        .I3(\n_0_FSM_onehot_fsm[3]_i_4__3 ),
        .I4(\n_0_FSM_onehot_fsm_reg[0] ),
        .O(\n_0_FSM_onehot_fsm[3]_i_1__3 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFDFFFF)) 
     \FSM_onehot_fsm[3]_i_2__3 
       (.I0(fsm_reg[0]),
        .I1(fsm_reg[2]),
        .I2(fsm_reg[1]),
        .I3(fsm_reg[3]),
        .I4(new_txcoeff_req_reg2),
        .I5(preset_valid_reg2),
        .O(\n_0_FSM_onehot_fsm[3]_i_2__3 ));
LUT6 #(
    .INIT(64'h00000000000E0000)) 
     \FSM_onehot_fsm[3]_i_3__3 
       (.I0(adapt_done_cnt),
        .I1(I8),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[0]),
        .I4(fsm_reg[2]),
        .I5(fsm_reg[1]),
        .O(\n_0_FSM_onehot_fsm[3]_i_3__3 ));
LUT6 #(
    .INIT(64'h2028000000000000)) 
     \FSM_onehot_fsm[3]_i_4__3 
       (.I0(\n_0_FSM_onehot_fsm[3]_i_5__3 ),
        .I1(\n_0_converge_cnt_reg[14] ),
        .I2(\n_0_converge_cnt_reg[13] ),
        .I3(\n_0_converge_cnt_reg[10] ),
        .I4(\n_0_FSM_onehot_fsm[3]_i_6__3 ),
        .I5(\n_0_FSM_onehot_fsm[3]_i_7__3 ),
        .O(\n_0_FSM_onehot_fsm[3]_i_4__3 ));
LUT6 #(
    .INIT(64'h0000000060600660)) 
     \FSM_onehot_fsm[3]_i_5__3 
       (.I0(\n_0_converge_cnt_reg[20] ),
        .I1(\n_0_converge_cnt_reg[21] ),
        .I2(\n_0_converge_cnt_reg[0] ),
        .I3(out[1]),
        .I4(out[0]),
        .I5(\n_0_FSM_onehot_fsm[4]_i_12__3 ),
        .O(\n_0_FSM_onehot_fsm[3]_i_5__3 ));
LUT6 #(
    .INIT(64'h0900000000000900)) 
     \FSM_onehot_fsm[3]_i_6__3 
       (.I0(\n_0_converge_cnt_reg[20] ),
        .I1(\n_0_converge_cnt_reg[14] ),
        .I2(\n_0_FSM_onehot_fsm[3]_i_8__3 ),
        .I3(\n_0_converge_cnt_reg[18] ),
        .I4(\n_0_converge_cnt_reg[2] ),
        .I5(\n_0_converge_cnt_reg[0] ),
        .O(\n_0_FSM_onehot_fsm[3]_i_6__3 ));
LUT4 #(
    .INIT(16'h400A)) 
     \FSM_onehot_fsm[3]_i_7__3 
       (.I0(\n_0_converge_cnt_reg[2] ),
        .I1(\n_0_converge_cnt_reg[10] ),
        .I2(\n_0_converge_cnt_reg[3] ),
        .I3(\n_0_converge_cnt_reg[8] ),
        .O(\n_0_FSM_onehot_fsm[3]_i_7__3 ));
LUT2 #(
    .INIT(4'h7)) 
     \FSM_onehot_fsm[3]_i_8__3 
       (.I0(\n_0_converge_cnt_reg[15] ),
        .I1(\n_0_converge_cnt_reg[9] ),
        .O(\n_0_FSM_onehot_fsm[3]_i_8__3 ));
LUT2 #(
    .INIT(4'h9)) 
     \FSM_onehot_fsm[4]_i_10__3 
       (.I0(\n_0_converge_cnt_reg[20] ),
        .I1(\n_0_converge_cnt_reg[21] ),
        .O(\n_0_FSM_onehot_fsm[4]_i_10__3 ));
LUT4 #(
    .INIT(16'h7FFF)) 
     \FSM_onehot_fsm[4]_i_11__3 
       (.I0(\n_0_converge_cnt_reg[16] ),
        .I1(\n_0_converge_cnt_reg[17] ),
        .I2(\n_0_converge_cnt_reg[11] ),
        .I3(\n_0_converge_cnt_reg[19] ),
        .O(\n_0_FSM_onehot_fsm[4]_i_11__3 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     \FSM_onehot_fsm[4]_i_12__3 
       (.I0(\n_0_converge_cnt_reg[1] ),
        .I1(\n_0_converge_cnt_reg[12] ),
        .I2(\n_0_converge_cnt_reg[6] ),
        .I3(\n_0_converge_cnt_reg[7] ),
        .I4(\n_0_converge_cnt_reg[5] ),
        .I5(\n_0_converge_cnt_reg[4] ),
        .O(\n_0_FSM_onehot_fsm[4]_i_12__3 ));
LUT6 #(
    .INIT(64'hAAAAAAAA0080AAAA)) 
     \FSM_onehot_fsm[4]_i_1__3 
       (.I0(\n_0_FSM_onehot_fsm[4]_i_2__3 ),
        .I1(\n_0_FSM_onehot_fsm[4]_i_3__3 ),
        .I2(\n_0_FSM_onehot_fsm[4]_i_4__3 ),
        .I3(\n_0_FSM_onehot_fsm[4]_i_5__3 ),
        .I4(\n_0_FSM_onehot_fsm[4]_i_6__3 ),
        .I5(\n_0_FSM_onehot_fsm[4]_i_7__3 ),
        .O(\n_0_FSM_onehot_fsm[4]_i_1__3 ));
LUT6 #(
    .INIT(64'h0000000000000450)) 
     \FSM_onehot_fsm[4]_i_2__3 
       (.I0(\n_0_FSM_onehot_fsm_reg[0] ),
        .I1(new_txcoeff_req_reg2),
        .I2(fsm_reg[2]),
        .I3(fsm_reg[3]),
        .I4(fsm_reg[1]),
        .I5(fsm_reg[0]),
        .O(\n_0_FSM_onehot_fsm[4]_i_2__3 ));
LUT6 #(
    .INIT(64'h8000000000004000)) 
     \FSM_onehot_fsm[4]_i_3__3 
       (.I0(I8),
        .I1(\n_0_converge_cnt_reg[15] ),
        .I2(\n_0_converge_cnt_reg[9] ),
        .I3(\n_0_converge_cnt_reg[18] ),
        .I4(\n_0_converge_cnt_reg[2] ),
        .I5(\n_0_converge_cnt_reg[0] ),
        .O(\n_0_FSM_onehot_fsm[4]_i_3__3 ));
LUT6 #(
    .INIT(64'h00000000000C8000)) 
     \FSM_onehot_fsm[4]_i_4__3 
       (.I0(\n_0_converge_cnt_reg[13] ),
        .I1(\n_0_FSM_onehot_fsm[4]_i_9__3 ),
        .I2(\n_0_converge_cnt_reg[8] ),
        .I3(\n_0_converge_cnt_reg[3] ),
        .I4(\n_0_converge_cnt_reg[2] ),
        .I5(\n_0_FSM_onehot_fsm[4]_i_10__3 ),
        .O(\n_0_FSM_onehot_fsm[4]_i_4__3 ));
LUT4 #(
    .INIT(16'hAEFE)) 
     \FSM_onehot_fsm[4]_i_5__3 
       (.I0(\n_0_FSM_onehot_fsm[4]_i_11__3 ),
        .I1(\n_0_converge_cnt_reg[13] ),
        .I2(\n_0_converge_cnt_reg[10] ),
        .I3(\n_0_converge_cnt_reg[8] ),
        .O(\n_0_FSM_onehot_fsm[4]_i_5__3 ));
LUT3 #(
    .INIT(8'hDF)) 
     \FSM_onehot_fsm[4]_i_6__3 
       (.I0(fsm_reg[3]),
        .I1(fsm_reg[2]),
        .I2(new_txcoeff_req_reg2),
        .O(\n_0_FSM_onehot_fsm[4]_i_6__3 ));
(* SOFT_HLUTNM = "soft_lutpair158" *) 
   LUT3 #(
    .INIT(8'h04)) 
     \FSM_onehot_fsm[4]_i_7__3 
       (.I0(adapt_done_cnt),
        .I1(out[1]),
        .I2(out[0]),
        .O(\n_0_FSM_onehot_fsm[4]_i_7__3 ));
LUT4 #(
    .INIT(16'h1004)) 
     \FSM_onehot_fsm[4]_i_9__3 
       (.I0(\n_0_FSM_onehot_fsm[4]_i_12__3 ),
        .I1(\n_0_converge_cnt_reg[13] ),
        .I2(\n_0_converge_cnt_reg[14] ),
        .I3(\n_0_converge_cnt_reg[20] ),
        .O(\n_0_FSM_onehot_fsm[4]_i_9__3 ));
FDRE #(
    .INIT(1'b1)) 
     \FSM_onehot_fsm_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(\n_0_FSM_onehot_fsm_reg[0] ),
        .R(SR));
FDSE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_FSM_onehot_fsm[1]_i_1__3 ),
        .Q(fsm_reg[0]),
        .S(SR));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_FSM_onehot_fsm[2]_i_1__3 ),
        .Q(fsm_reg[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_FSM_onehot_fsm[3]_i_1__3 ),
        .Q(fsm_reg[2]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_FSM_onehot_fsm[4]_i_1__3 ),
        .Q(fsm_reg[3]),
        .R(SR));
LUT6 #(
    .INIT(64'h0000000010BA0000)) 
     \FSM_onehot_fsm_rx[2]_i_1__3 
       (.I0(I4),
        .I1(out[1]),
        .I2(out[0]),
        .I3(rxeqscan_preset_done),
        .I4(I5),
        .I5(I6),
        .O(D[0]));
LUT5 #(
    .INIT(32'h0001C001)) 
     \FSM_onehot_fsm_rx[5]_i_1__3 
       (.I0(rxeqscan_new_txcoeff_done),
        .I1(I6),
        .I2(I5),
        .I3(I4),
        .I4(I11),
        .O(D[1]));
LUT6 #(
    .INIT(64'h0F05000C0005000C)) 
     \FSM_onehot_fsm_rx[6]_i_1__3 
       (.I0(I10),
        .I1(rxeqscan_new_txcoeff_done),
        .I2(I6),
        .I3(I5),
        .I4(I4),
        .I5(rxeqscan_preset_done),
        .O(D[2]));
GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
LUT6 #(
    .INIT(64'h0000000022262626)) 
     adapt_done_cnt_i_1__3
       (.I0(adapt_done_cnt),
        .I1(n_0_adapt_done_cnt_i_2__3),
        .I2(n_0_adapt_done_cnt_i_3__3),
        .I3(out[0]),
        .I4(out[1]),
        .I5(I1),
        .O(n_0_adapt_done_cnt_i_1__3));
LUT6 #(
    .INIT(64'hFFFEE9E9FFFEF9F9)) 
     adapt_done_cnt_i_2__3
       (.I0(fsm_reg[1]),
        .I1(fsm_reg[0]),
        .I2(fsm_reg[3]),
        .I3(\n_0_FSM_onehot_fsm[4]_i_7__3 ),
        .I4(fsm_reg[2]),
        .I5(new_txcoeff_req_reg2),
        .O(n_0_adapt_done_cnt_i_2__3));
(* SOFT_HLUTNM = "soft_lutpair157" *) 
   LUT4 #(
    .INIT(16'hFFFD)) 
     adapt_done_cnt_i_3__3
       (.I0(fsm_reg[3]),
        .I1(fsm_reg[2]),
        .I2(fsm_reg[0]),
        .I3(fsm_reg[1]),
        .O(n_0_adapt_done_cnt_i_3__3));
FDRE #(
    .INIT(1'b0)) 
     adapt_done_cnt_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_adapt_done_cnt_i_1__3),
        .Q(adapt_done_cnt),
        .R(\<const0> ));
LUT4 #(
    .INIT(16'hAA80)) 
     adapt_done_i_1__3
       (.I0(n_0_new_txcoeff_done_i_1__3),
        .I1(out[1]),
        .I2(out[0]),
        .I3(adapt_done_cnt),
        .O(n_0_adapt_done_i_1__3));
FDRE #(
    .INIT(1'b0)) 
     adapt_done_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_adapt_done_i_1__3),
        .Q(rxeqscan_adapt_done),
        .R(SR));
LUT4 #(
    .INIT(16'h0008)) 
     \converge_cnt[0]_i_1__8 
       (.I0(\n_0_converge_cnt[21]_i_3__3 ),
        .I1(\n_7_converge_cnt_reg[3]_i_2__3 ),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[1]),
        .O(p_1_in__0[0]));
LUT4 #(
    .INIT(16'h0008)) 
     \converge_cnt[10]_i_1__3 
       (.I0(\n_5_converge_cnt_reg[11]_i_2__3 ),
        .I1(\n_0_converge_cnt[21]_i_3__3 ),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[1]),
        .O(p_1_in__0[10]));
LUT4 #(
    .INIT(16'h0008)) 
     \converge_cnt[11]_i_1__3 
       (.I0(\n_4_converge_cnt_reg[11]_i_2__3 ),
        .I1(\n_0_converge_cnt[21]_i_3__3 ),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[1]),
        .O(p_1_in__0[11]));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[11]_i_3__3 
       (.I0(\n_0_converge_cnt_reg[11] ),
        .O(\n_0_converge_cnt[11]_i_3__3 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[11]_i_4__3 
       (.I0(\n_0_converge_cnt_reg[10] ),
        .O(\n_0_converge_cnt[11]_i_4__3 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[11]_i_5__3 
       (.I0(\n_0_converge_cnt_reg[9] ),
        .O(\n_0_converge_cnt[11]_i_5__3 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[11]_i_6__3 
       (.I0(\n_0_converge_cnt_reg[8] ),
        .O(\n_0_converge_cnt[11]_i_6__3 ));
LUT4 #(
    .INIT(16'h0008)) 
     \converge_cnt[12]_i_1__3 
       (.I0(\n_7_converge_cnt_reg[15]_i_2__3 ),
        .I1(\n_0_converge_cnt[21]_i_3__3 ),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[1]),
        .O(p_1_in__0[12]));
LUT4 #(
    .INIT(16'h0008)) 
     \converge_cnt[13]_i_1__3 
       (.I0(\n_6_converge_cnt_reg[15]_i_2__3 ),
        .I1(\n_0_converge_cnt[21]_i_3__3 ),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[1]),
        .O(p_1_in__0[13]));
LUT4 #(
    .INIT(16'h0008)) 
     \converge_cnt[14]_i_1__3 
       (.I0(\n_5_converge_cnt_reg[15]_i_2__3 ),
        .I1(\n_0_converge_cnt[21]_i_3__3 ),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[1]),
        .O(p_1_in__0[14]));
LUT4 #(
    .INIT(16'h0008)) 
     \converge_cnt[15]_i_1__3 
       (.I0(\n_4_converge_cnt_reg[15]_i_2__3 ),
        .I1(\n_0_converge_cnt[21]_i_3__3 ),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[1]),
        .O(p_1_in__0[15]));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[15]_i_3__3 
       (.I0(\n_0_converge_cnt_reg[15] ),
        .O(\n_0_converge_cnt[15]_i_3__3 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[15]_i_4__3 
       (.I0(\n_0_converge_cnt_reg[14] ),
        .O(\n_0_converge_cnt[15]_i_4__3 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[15]_i_5__3 
       (.I0(\n_0_converge_cnt_reg[13] ),
        .O(\n_0_converge_cnt[15]_i_5__3 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[15]_i_6__3 
       (.I0(\n_0_converge_cnt_reg[12] ),
        .O(\n_0_converge_cnt[15]_i_6__3 ));
LUT4 #(
    .INIT(16'h0008)) 
     \converge_cnt[16]_i_1__3 
       (.I0(\n_7_converge_cnt_reg[19]_i_2__3 ),
        .I1(\n_0_converge_cnt[21]_i_3__3 ),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[1]),
        .O(p_1_in__0[16]));
LUT4 #(
    .INIT(16'h0008)) 
     \converge_cnt[17]_i_1__3 
       (.I0(\n_6_converge_cnt_reg[19]_i_2__3 ),
        .I1(\n_0_converge_cnt[21]_i_3__3 ),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[1]),
        .O(p_1_in__0[17]));
(* SOFT_HLUTNM = "soft_lutpair159" *) 
   LUT4 #(
    .INIT(16'h0008)) 
     \converge_cnt[18]_i_1__3 
       (.I0(\n_5_converge_cnt_reg[19]_i_2__3 ),
        .I1(\n_0_converge_cnt[21]_i_3__3 ),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[1]),
        .O(p_1_in__0[18]));
(* SOFT_HLUTNM = "soft_lutpair159" *) 
   LUT4 #(
    .INIT(16'h0008)) 
     \converge_cnt[19]_i_1__3 
       (.I0(\n_4_converge_cnt_reg[19]_i_2__3 ),
        .I1(\n_0_converge_cnt[21]_i_3__3 ),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[1]),
        .O(p_1_in__0[19]));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[19]_i_3__3 
       (.I0(\n_0_converge_cnt_reg[19] ),
        .O(\n_0_converge_cnt[19]_i_3__3 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[19]_i_4__3 
       (.I0(\n_0_converge_cnt_reg[18] ),
        .O(\n_0_converge_cnt[19]_i_4__3 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[19]_i_5__3 
       (.I0(\n_0_converge_cnt_reg[17] ),
        .O(\n_0_converge_cnt[19]_i_5__3 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[19]_i_6__3 
       (.I0(\n_0_converge_cnt_reg[16] ),
        .O(\n_0_converge_cnt[19]_i_6__3 ));
LUT4 #(
    .INIT(16'h0008)) 
     \converge_cnt[1]_i_1__3 
       (.I0(\n_0_converge_cnt[21]_i_3__3 ),
        .I1(\n_6_converge_cnt_reg[3]_i_2__3 ),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[1]),
        .O(p_1_in__0[1]));
(* SOFT_HLUTNM = "soft_lutpair160" *) 
   LUT4 #(
    .INIT(16'h0008)) 
     \converge_cnt[20]_i_1__3 
       (.I0(\n_7_converge_cnt_reg[21]_i_2__3 ),
        .I1(\n_0_converge_cnt[21]_i_3__3 ),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[1]),
        .O(p_1_in__0[20]));
(* SOFT_HLUTNM = "soft_lutpair160" *) 
   LUT4 #(
    .INIT(16'h0008)) 
     \converge_cnt[21]_i_1__3 
       (.I0(\n_6_converge_cnt_reg[21]_i_2__3 ),
        .I1(\n_0_converge_cnt[21]_i_3__3 ),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[1]),
        .O(p_1_in__0[21]));
(* SOFT_HLUTNM = "soft_lutpair158" *) 
   LUT5 #(
    .INIT(32'h0000FB00)) 
     \converge_cnt[21]_i_3__3 
       (.I0(out[0]),
        .I1(out[1]),
        .I2(adapt_done_cnt),
        .I3(fsm_reg[2]),
        .I4(fsm_reg[0]),
        .O(\n_0_converge_cnt[21]_i_3__3 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[21]_i_4__3 
       (.I0(\n_0_converge_cnt_reg[21] ),
        .O(\n_0_converge_cnt[21]_i_4__3 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[21]_i_5__3 
       (.I0(\n_0_converge_cnt_reg[20] ),
        .O(\n_0_converge_cnt[21]_i_5__3 ));
LUT4 #(
    .INIT(16'h0008)) 
     \converge_cnt[2]_i_1__3 
       (.I0(\n_0_converge_cnt[21]_i_3__3 ),
        .I1(\n_5_converge_cnt_reg[3]_i_2__3 ),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[1]),
        .O(p_1_in__0[2]));
LUT4 #(
    .INIT(16'h0008)) 
     \converge_cnt[3]_i_1__3 
       (.I0(\n_0_converge_cnt[21]_i_3__3 ),
        .I1(\n_4_converge_cnt_reg[3]_i_2__3 ),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[1]),
        .O(p_1_in__0[3]));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[3]_i_3__3 
       (.I0(\n_0_converge_cnt_reg[3] ),
        .O(\n_0_converge_cnt[3]_i_3__3 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[3]_i_4__3 
       (.I0(\n_0_converge_cnt_reg[2] ),
        .O(\n_0_converge_cnt[3]_i_4__3 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[3]_i_5__3 
       (.I0(\n_0_converge_cnt_reg[1] ),
        .O(\n_0_converge_cnt[3]_i_5__3 ));
LUT1 #(
    .INIT(2'h1)) 
     \converge_cnt[3]_i_6__3 
       (.I0(\n_0_converge_cnt_reg[0] ),
        .O(\n_0_converge_cnt[3]_i_6__3 ));
LUT4 #(
    .INIT(16'h0008)) 
     \converge_cnt[4]_i_1__3 
       (.I0(\n_7_converge_cnt_reg[7]_i_2__3 ),
        .I1(\n_0_converge_cnt[21]_i_3__3 ),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[1]),
        .O(p_1_in__0[4]));
LUT4 #(
    .INIT(16'h0008)) 
     \converge_cnt[5]_i_1__3 
       (.I0(\n_6_converge_cnt_reg[7]_i_2__3 ),
        .I1(\n_0_converge_cnt[21]_i_3__3 ),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[1]),
        .O(p_1_in__0[5]));
LUT4 #(
    .INIT(16'h0008)) 
     \converge_cnt[6]_i_1__3 
       (.I0(\n_5_converge_cnt_reg[7]_i_2__3 ),
        .I1(\n_0_converge_cnt[21]_i_3__3 ),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[1]),
        .O(p_1_in__0[6]));
LUT4 #(
    .INIT(16'h0008)) 
     \converge_cnt[7]_i_1__3 
       (.I0(\n_4_converge_cnt_reg[7]_i_2__3 ),
        .I1(\n_0_converge_cnt[21]_i_3__3 ),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[1]),
        .O(p_1_in__0[7]));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[7]_i_3__3 
       (.I0(\n_0_converge_cnt_reg[7] ),
        .O(\n_0_converge_cnt[7]_i_3__3 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[7]_i_4__3 
       (.I0(\n_0_converge_cnt_reg[6] ),
        .O(\n_0_converge_cnt[7]_i_4__3 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[7]_i_5__3 
       (.I0(\n_0_converge_cnt_reg[5] ),
        .O(\n_0_converge_cnt[7]_i_5__3 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[7]_i_6__3 
       (.I0(\n_0_converge_cnt_reg[4] ),
        .O(\n_0_converge_cnt[7]_i_6__3 ));
LUT4 #(
    .INIT(16'h0008)) 
     \converge_cnt[8]_i_1__3 
       (.I0(\n_7_converge_cnt_reg[11]_i_2__3 ),
        .I1(\n_0_converge_cnt[21]_i_3__3 ),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[1]),
        .O(p_1_in__0[8]));
LUT4 #(
    .INIT(16'h0008)) 
     \converge_cnt[9]_i_1__3 
       (.I0(\n_6_converge_cnt_reg[11]_i_2__3 ),
        .I1(\n_0_converge_cnt[21]_i_3__3 ),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[1]),
        .O(p_1_in__0[9]));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[0]),
        .Q(\n_0_converge_cnt_reg[0] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[10] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[10]),
        .Q(\n_0_converge_cnt_reg[10] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[11] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[11]),
        .Q(\n_0_converge_cnt_reg[11] ),
        .R(SR));
CARRY4 \converge_cnt_reg[11]_i_2__3 
       (.CI(\n_0_converge_cnt_reg[7]_i_2__3 ),
        .CO({\n_0_converge_cnt_reg[11]_i_2__3 ,\n_1_converge_cnt_reg[11]_i_2__3 ,\n_2_converge_cnt_reg[11]_i_2__3 ,\n_3_converge_cnt_reg[11]_i_2__3 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\n_4_converge_cnt_reg[11]_i_2__3 ,\n_5_converge_cnt_reg[11]_i_2__3 ,\n_6_converge_cnt_reg[11]_i_2__3 ,\n_7_converge_cnt_reg[11]_i_2__3 }),
        .S({\n_0_converge_cnt[11]_i_3__3 ,\n_0_converge_cnt[11]_i_4__3 ,\n_0_converge_cnt[11]_i_5__3 ,\n_0_converge_cnt[11]_i_6__3 }));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[12] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[12]),
        .Q(\n_0_converge_cnt_reg[12] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[13] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[13]),
        .Q(\n_0_converge_cnt_reg[13] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[14] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[14]),
        .Q(\n_0_converge_cnt_reg[14] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[15] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[15]),
        .Q(\n_0_converge_cnt_reg[15] ),
        .R(SR));
CARRY4 \converge_cnt_reg[15]_i_2__3 
       (.CI(\n_0_converge_cnt_reg[11]_i_2__3 ),
        .CO({\n_0_converge_cnt_reg[15]_i_2__3 ,\n_1_converge_cnt_reg[15]_i_2__3 ,\n_2_converge_cnt_reg[15]_i_2__3 ,\n_3_converge_cnt_reg[15]_i_2__3 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\n_4_converge_cnt_reg[15]_i_2__3 ,\n_5_converge_cnt_reg[15]_i_2__3 ,\n_6_converge_cnt_reg[15]_i_2__3 ,\n_7_converge_cnt_reg[15]_i_2__3 }),
        .S({\n_0_converge_cnt[15]_i_3__3 ,\n_0_converge_cnt[15]_i_4__3 ,\n_0_converge_cnt[15]_i_5__3 ,\n_0_converge_cnt[15]_i_6__3 }));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[16] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[16]),
        .Q(\n_0_converge_cnt_reg[16] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[17] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[17]),
        .Q(\n_0_converge_cnt_reg[17] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[18] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[18]),
        .Q(\n_0_converge_cnt_reg[18] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[19] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[19]),
        .Q(\n_0_converge_cnt_reg[19] ),
        .R(SR));
CARRY4 \converge_cnt_reg[19]_i_2__3 
       (.CI(\n_0_converge_cnt_reg[15]_i_2__3 ),
        .CO({\n_0_converge_cnt_reg[19]_i_2__3 ,\n_1_converge_cnt_reg[19]_i_2__3 ,\n_2_converge_cnt_reg[19]_i_2__3 ,\n_3_converge_cnt_reg[19]_i_2__3 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\n_4_converge_cnt_reg[19]_i_2__3 ,\n_5_converge_cnt_reg[19]_i_2__3 ,\n_6_converge_cnt_reg[19]_i_2__3 ,\n_7_converge_cnt_reg[19]_i_2__3 }),
        .S({\n_0_converge_cnt[19]_i_3__3 ,\n_0_converge_cnt[19]_i_4__3 ,\n_0_converge_cnt[19]_i_5__3 ,\n_0_converge_cnt[19]_i_6__3 }));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[1]),
        .Q(\n_0_converge_cnt_reg[1] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[20] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[20]),
        .Q(\n_0_converge_cnt_reg[20] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[21] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[21]),
        .Q(\n_0_converge_cnt_reg[21] ),
        .R(SR));
CARRY4 \converge_cnt_reg[21]_i_2__3 
       (.CI(\n_0_converge_cnt_reg[19]_i_2__3 ),
        .CO({\NLW_converge_cnt_reg[21]_i_2__3_CO_UNCONNECTED [3:1],\n_3_converge_cnt_reg[21]_i_2__3 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\NLW_converge_cnt_reg[21]_i_2__3_O_UNCONNECTED [3:2],\n_6_converge_cnt_reg[21]_i_2__3 ,\n_7_converge_cnt_reg[21]_i_2__3 }),
        .S({\<const0> ,\<const0> ,\n_0_converge_cnt[21]_i_4__3 ,\n_0_converge_cnt[21]_i_5__3 }));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[2]),
        .Q(\n_0_converge_cnt_reg[2] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[3]),
        .Q(\n_0_converge_cnt_reg[3] ),
        .R(SR));
CARRY4 \converge_cnt_reg[3]_i_2__3 
       (.CI(\<const0> ),
        .CO({\n_0_converge_cnt_reg[3]_i_2__3 ,\n_1_converge_cnt_reg[3]_i_2__3 ,\n_2_converge_cnt_reg[3]_i_2__3 ,\n_3_converge_cnt_reg[3]_i_2__3 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\n_0_converge_cnt_reg[0] }),
        .O({\n_4_converge_cnt_reg[3]_i_2__3 ,\n_5_converge_cnt_reg[3]_i_2__3 ,\n_6_converge_cnt_reg[3]_i_2__3 ,\n_7_converge_cnt_reg[3]_i_2__3 }),
        .S({\n_0_converge_cnt[3]_i_3__3 ,\n_0_converge_cnt[3]_i_4__3 ,\n_0_converge_cnt[3]_i_5__3 ,\n_0_converge_cnt[3]_i_6__3 }));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[4]),
        .Q(\n_0_converge_cnt_reg[4] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[5]),
        .Q(\n_0_converge_cnt_reg[5] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[6] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[6]),
        .Q(\n_0_converge_cnt_reg[6] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[7] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[7]),
        .Q(\n_0_converge_cnt_reg[7] ),
        .R(SR));
CARRY4 \converge_cnt_reg[7]_i_2__3 
       (.CI(\n_0_converge_cnt_reg[3]_i_2__3 ),
        .CO({\n_0_converge_cnt_reg[7]_i_2__3 ,\n_1_converge_cnt_reg[7]_i_2__3 ,\n_2_converge_cnt_reg[7]_i_2__3 ,\n_3_converge_cnt_reg[7]_i_2__3 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\n_4_converge_cnt_reg[7]_i_2__3 ,\n_5_converge_cnt_reg[7]_i_2__3 ,\n_6_converge_cnt_reg[7]_i_2__3 ,\n_7_converge_cnt_reg[7]_i_2__3 }),
        .S({\n_0_converge_cnt[7]_i_3__3 ,\n_0_converge_cnt[7]_i_4__3 ,\n_0_converge_cnt[7]_i_5__3 ,\n_0_converge_cnt[7]_i_6__3 }));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[8] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[8]),
        .Q(\n_0_converge_cnt_reg[8] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[9] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[9]),
        .Q(\n_0_converge_cnt_reg[9] ),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \fs_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I19[0]),
        .Q(fs_reg1[0]),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \fs_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I19[1]),
        .Q(fs_reg1[1]),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \fs_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I19[2]),
        .Q(fs_reg1[2]),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \fs_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I19[3]),
        .Q(fs_reg1[3]),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \fs_reg1_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I19[4]),
        .Q(fs_reg1[4]),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \fs_reg1_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I19[5]),
        .Q(fs_reg1[5]),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \fs_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(fs_reg1[0]),
        .Q(fs_reg2[0]),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \fs_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(fs_reg1[1]),
        .Q(fs_reg2[1]),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \fs_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(fs_reg1[2]),
        .Q(fs_reg2[2]),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \fs_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(fs_reg1[3]),
        .Q(fs_reg2[3]),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \fs_reg2_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(fs_reg1[4]),
        .Q(fs_reg2[4]),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \fs_reg2_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(fs_reg1[5]),
        .Q(fs_reg2[5]),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \lf_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I20[0]),
        .Q(lf_reg1[0]),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \lf_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I20[1]),
        .Q(lf_reg1[1]),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \lf_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I20[2]),
        .Q(lf_reg1[2]),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \lf_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I20[3]),
        .Q(lf_reg1[3]),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \lf_reg1_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I20[4]),
        .Q(lf_reg1[4]),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \lf_reg1_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I20[5]),
        .Q(lf_reg1[5]),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \lf_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(lf_reg1[0]),
        .Q(lf_reg2[0]),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \lf_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(lf_reg1[1]),
        .Q(lf_reg2[1]),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \lf_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(lf_reg1[2]),
        .Q(lf_reg2[2]),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \lf_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(lf_reg1[3]),
        .Q(lf_reg2[3]),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \lf_reg2_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(lf_reg1[4]),
        .Q(lf_reg2[4]),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \lf_reg2_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(lf_reg1[5]),
        .Q(lf_reg2[5]),
        .R(SR));
LUT6 #(
    .INIT(64'h00000000EBFF2800)) 
     lffs_sel_i_1__3
       (.I0(rxeqscan_lffs_sel),
        .I1(fsm_reg[3]),
        .I2(fsm_reg[2]),
        .I3(n_0_lffs_sel_i_2__3),
        .I4(n_0_lffs_sel_i_3__3),
        .I5(I1),
        .O(n_0_lffs_sel_i_1__3));
LUT2 #(
    .INIT(4'h1)) 
     lffs_sel_i_2__3
       (.I0(fsm_reg[1]),
        .I1(fsm_reg[0]),
        .O(n_0_lffs_sel_i_2__3));
LUT6 #(
    .INIT(64'h0000000000000020)) 
     lffs_sel_i_3__3
       (.I0(fsm_reg[0]),
        .I1(preset_valid_reg2),
        .I2(new_txcoeff_req_reg2),
        .I3(fsm_reg[2]),
        .I4(fsm_reg[1]),
        .I5(fsm_reg[3]),
        .O(n_0_lffs_sel_i_3__3));
FDRE #(
    .INIT(1'b0)) 
     lffs_sel_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_lffs_sel_i_1__3),
        .Q(rxeqscan_lffs_sel),
        .R(\<const0> ));
LUT6 #(
    .INIT(64'h0001014600000040)) 
     \new_txcoeff[2]_i_1__3 
       (.I0(fsm_reg[1]),
        .I1(fsm_reg[0]),
        .I2(\n_0_new_txcoeff[2]_i_2__3 ),
        .I3(fsm_reg[3]),
        .I4(fsm_reg[2]),
        .I5(new_txcoeff),
        .O(\n_0_new_txcoeff[2]_i_1__3 ));
LUT5 #(
    .INIT(32'h00000100)) 
     \new_txcoeff[2]_i_2__3 
       (.I0(fsm_reg[3]),
        .I1(fsm_reg[1]),
        .I2(fsm_reg[2]),
        .I3(new_txcoeff_req_reg2),
        .I4(preset_valid_reg2),
        .O(\n_0_new_txcoeff[2]_i_2__3 ));
LUT5 #(
    .INIT(32'h00020000)) 
     new_txcoeff_done_i_1__3
       (.I0(new_txcoeff_req_reg2),
        .I1(fsm_reg[1]),
        .I2(fsm_reg[0]),
        .I3(fsm_reg[2]),
        .I4(fsm_reg[3]),
        .O(n_0_new_txcoeff_done_i_1__3));
FDRE #(
    .INIT(1'b0)) 
     new_txcoeff_done_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_new_txcoeff_done_i_1__3),
        .Q(rxeqscan_new_txcoeff_done),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \new_txcoeff_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_new_txcoeff[2]_i_1__3 ),
        .Q(new_txcoeff),
        .R(SR));
(* ASYNC_REG *) 
   FDRE new_txcoeff_req_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_new_txcoeff_req),
        .Q(new_txcoeff_req_reg1),
        .R(SR));
(* ASYNC_REG *) 
   FDRE new_txcoeff_req_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(new_txcoeff_req_reg1),
        .Q(new_txcoeff_req_reg2),
        .R(SR));
LUT5 #(
    .INIT(32'h0000004A)) 
     preset_done_i_1__3
       (.I0(fsm_reg[1]),
        .I1(preset_valid_reg2),
        .I2(fsm_reg[0]),
        .I3(fsm_reg[3]),
        .I4(fsm_reg[2]),
        .O(n_0_preset_done_i_1__3));
FDRE #(
    .INIT(1'b0)) 
     preset_done_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_preset_done_i_1__3),
        .Q(rxeqscan_preset_done),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \preset_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I16[0]),
        .Q(preset_reg1[0]),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \preset_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I16[1]),
        .Q(preset_reg1[1]),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \preset_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I16[2]),
        .Q(preset_reg1[2]),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \preset_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(preset_reg1[0]),
        .Q(preset_reg2[0]),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \preset_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(preset_reg1[1]),
        .Q(preset_reg2[1]),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \preset_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(preset_reg1[2]),
        .Q(preset_reg2[2]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE preset_valid_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_preset_valid),
        .Q(preset_valid_reg1),
        .R(SR));
(* ASYNC_REG *) 
   FDRE preset_valid_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(preset_valid_reg1),
        .Q(preset_valid_reg2),
        .R(SR));
LUT6 #(
    .INIT(64'h5400FFFF54000000)) 
     rxeq_adapt_done_i_1__3
       (.I0(I3),
        .I1(I2),
        .I2(rxeqscan_adapt_done),
        .I3(rxeqscan_new_txcoeff_done),
        .I4(rxeq_adapt_done),
        .I5(O41),
        .O(O5));
LUT5 #(
    .INIT(32'h00002E2A)) 
     rxeq_adapt_done_reg_i_1__3
       (.I0(I2),
        .I1(n_0_rxeq_adapt_done_reg_i_2__3),
        .I2(I3),
        .I3(rxeqscan_adapt_done),
        .I4(I1),
        .O(O1));
LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFEEE)) 
     rxeq_adapt_done_reg_i_2__3
       (.I0(I9),
        .I1(n_0_rxeq_adapt_done_reg_i_5__3),
        .I2(Q[5]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(Q[1]),
        .O(n_0_rxeq_adapt_done_reg_i_2__3));
LUT6 #(
    .INIT(64'hFFFFFFFEAAAAA8A8)) 
     rxeq_adapt_done_reg_i_5__3
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[5]),
        .I3(rxeqscan_new_txcoeff_done),
        .I4(I7),
        .I5(Q[4]),
        .O(n_0_rxeq_adapt_done_reg_i_5__3));
LUT6 #(
    .INIT(64'h0001010000010000)) 
     rxeq_done_i_1__3
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(I7),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(rxeqscan_new_txcoeff_done),
        .O(O3));
LUT6 #(
    .INIT(64'hAAABFFFFAAAB0000)) 
     rxeq_lffs_sel_i_1__3
       (.I0(I13),
        .I1(n_0_rxeq_lffs_sel_i_2__3),
        .I2(Q[5]),
        .I3(I14),
        .I4(rxeq_adapt_done),
        .I5(I15),
        .O(O6));
LUT5 #(
    .INIT(32'hEFFFFFFF)) 
     rxeq_lffs_sel_i_2__3
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(rxeqscan_new_txcoeff_done),
        .I3(Q[4]),
        .I4(rxeqscan_lffs_sel),
        .O(n_0_rxeq_lffs_sel_i_2__3));
LUT6 #(
    .INIT(64'hAAAAAEFBAAAAA208)) 
     \rxeq_new_txcoeff[2]_i_1__3 
       (.I0(\n_0_rxeq_new_txcoeff[2]_i_2__3 ),
        .I1(I12),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\n_0_rxeq_new_txcoeff[2]_i_3__3 ),
        .I5(rxeq_new_txcoeff),
        .O(O4));
LUT6 #(
    .INIT(64'h0000001000000000)) 
     \rxeq_new_txcoeff[2]_i_2__3 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(I7),
        .I5(new_txcoeff),
        .O(\n_0_rxeq_new_txcoeff[2]_i_2__3 ));
LUT6 #(
    .INIT(64'hFFFEFEEAFFFEFEE8)) 
     \rxeq_new_txcoeff[2]_i_3__3 
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(rxeqscan_new_txcoeff_done),
        .O(\n_0_rxeq_new_txcoeff[2]_i_3__3 ));
LUT6 #(
    .INIT(64'h0000000000000004)) 
     rxeq_new_txcoeff_req_i_1__3
       (.I0(rxeqscan_new_txcoeff_done),
        .I1(Q[4]),
        .I2(I7),
        .I3(Q[5]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(O2));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I18[0]),
        .Q(txcoeff_reg1[0]),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg1_reg[10] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I18[10]),
        .Q(txcoeff_reg1[10]),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg1_reg[11] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I18[11]),
        .Q(txcoeff_reg1[11]),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg1_reg[12] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I18[12]),
        .Q(txcoeff_reg1[12]),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg1_reg[13] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I18[13]),
        .Q(txcoeff_reg1[13]),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg1_reg[14] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I18[14]),
        .Q(txcoeff_reg1[14]),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg1_reg[15] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I18[15]),
        .Q(txcoeff_reg1[15]),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg1_reg[16] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I18[16]),
        .Q(txcoeff_reg1[16]),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg1_reg[17] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I18[17]),
        .Q(txcoeff_reg1[17]),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I18[1]),
        .Q(txcoeff_reg1[1]),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I18[2]),
        .Q(txcoeff_reg1[2]),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I18[3]),
        .Q(txcoeff_reg1[3]),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg1_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I18[4]),
        .Q(txcoeff_reg1[4]),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg1_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I18[5]),
        .Q(txcoeff_reg1[5]),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg1_reg[6] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I18[6]),
        .Q(txcoeff_reg1[6]),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg1_reg[7] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I18[7]),
        .Q(txcoeff_reg1[7]),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg1_reg[8] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I18[8]),
        .Q(txcoeff_reg1[8]),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg1_reg[9] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I18[9]),
        .Q(txcoeff_reg1[9]),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txcoeff_reg1[0]),
        .Q(txcoeff_reg2[0]),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg2_reg[10] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txcoeff_reg1[10]),
        .Q(txcoeff_reg2[10]),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg2_reg[11] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txcoeff_reg1[11]),
        .Q(txcoeff_reg2[11]),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg2_reg[12] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txcoeff_reg1[12]),
        .Q(txcoeff_reg2[12]),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg2_reg[13] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txcoeff_reg1[13]),
        .Q(txcoeff_reg2[13]),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg2_reg[14] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txcoeff_reg1[14]),
        .Q(txcoeff_reg2[14]),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg2_reg[15] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txcoeff_reg1[15]),
        .Q(txcoeff_reg2[15]),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg2_reg[16] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txcoeff_reg1[16]),
        .Q(txcoeff_reg2[16]),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg2_reg[17] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txcoeff_reg1[17]),
        .Q(txcoeff_reg2[17]),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txcoeff_reg1[1]),
        .Q(txcoeff_reg2[1]),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txcoeff_reg1[2]),
        .Q(txcoeff_reg2[2]),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txcoeff_reg1[3]),
        .Q(txcoeff_reg2[3]),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg2_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txcoeff_reg1[4]),
        .Q(txcoeff_reg2[4]),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg2_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txcoeff_reg1[5]),
        .Q(txcoeff_reg2[5]),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg2_reg[6] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txcoeff_reg1[6]),
        .Q(txcoeff_reg2[6]),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg2_reg[7] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txcoeff_reg1[7]),
        .Q(txcoeff_reg2[7]),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg2_reg[8] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txcoeff_reg1[8]),
        .Q(txcoeff_reg2[8]),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg2_reg[9] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txcoeff_reg1[9]),
        .Q(txcoeff_reg2[9]),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txpreset_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I17[0]),
        .Q(txpreset_reg1[0]),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txpreset_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I17[1]),
        .Q(txpreset_reg1[1]),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txpreset_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I17[2]),
        .Q(txpreset_reg1[2]),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txpreset_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I17[3]),
        .Q(txpreset_reg1[3]),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txpreset_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txpreset_reg1[0]),
        .Q(txpreset_reg2[0]),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txpreset_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txpreset_reg1[1]),
        .Q(txpreset_reg2[1]),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txpreset_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txpreset_reg1[2]),
        .Q(txpreset_reg2[2]),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txpreset_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txpreset_reg1[3]),
        .Q(txpreset_reg2[3]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "vc709_pcie_x8_gen3_rxeq_scan" *) 
module vc709_pcie_x8_gen3vc709_pcie_x8_gen3_rxeq_scan_51
   (O1,
    D,
    O2,
    O3,
    O4,
    O5,
    O6,
    SR,
    rxeq_preset_valid,
    pipe_pclk_in,
    rxeq_new_txcoeff_req,
    out,
    I1,
    I2,
    I3,
    I4,
    I5,
    I6,
    Q,
    I7,
    I8,
    I9,
    I10,
    I11,
    I12,
    rxeq_new_txcoeff,
    rxeq_adapt_done,
    O40,
    I13,
    I14,
    I15,
    I16,
    I17,
    I18,
    I19,
    I20);
  output O1;
  output [2:0]D;
  output O2;
  output O3;
  output O4;
  output O5;
  output O6;
  input [0:0]SR;
  input rxeq_preset_valid;
  input pipe_pclk_in;
  input rxeq_new_txcoeff_req;
  input [1:0]out;
  input I1;
  input I2;
  input I3;
  input I4;
  input I5;
  input I6;
  input [5:0]Q;
  input I7;
  input I8;
  input I9;
  input I10;
  input I11;
  input I12;
  input [0:0]rxeq_new_txcoeff;
  input rxeq_adapt_done;
  input O40;
  input I13;
  input I14;
  input I15;
  input [2:0]I16;
  input [3:0]I17;
  input [17:0]I18;
  input [5:0]I19;
  input [5:0]I20;

  wire \<const0> ;
  wire \<const1> ;
  wire [2:0]D;
  wire I1;
  wire I10;
  wire I11;
  wire I12;
  wire I13;
  wire I14;
  wire I15;
  wire [2:0]I16;
  wire [3:0]I17;
  wire [17:0]I18;
  wire [5:0]I19;
  wire I2;
  wire [5:0]I20;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire O40;
  wire O5;
  wire O6;
  wire [5:0]Q;
  wire [0:0]SR;
  wire adapt_done_cnt;
  wire [5:0]fs_reg1;
  wire [5:0]fs_reg2;
  wire [3:0]fsm_reg;
  wire [5:0]lf_reg1;
  wire [5:0]lf_reg2;
  wire \n_0_FSM_onehot_fsm[1]_i_1__2 ;
  wire \n_0_FSM_onehot_fsm[1]_i_2__2 ;
  wire \n_0_FSM_onehot_fsm[2]_i_1__2 ;
  wire \n_0_FSM_onehot_fsm[3]_i_1__2 ;
  wire \n_0_FSM_onehot_fsm[3]_i_2__2 ;
  wire \n_0_FSM_onehot_fsm[3]_i_3__2 ;
  wire \n_0_FSM_onehot_fsm[3]_i_4__2 ;
  wire \n_0_FSM_onehot_fsm[3]_i_5__2 ;
  wire \n_0_FSM_onehot_fsm[3]_i_6__2 ;
  wire \n_0_FSM_onehot_fsm[3]_i_7__2 ;
  wire \n_0_FSM_onehot_fsm[3]_i_8__2 ;
  wire \n_0_FSM_onehot_fsm[4]_i_10__2 ;
  wire \n_0_FSM_onehot_fsm[4]_i_11__2 ;
  wire \n_0_FSM_onehot_fsm[4]_i_12__2 ;
  wire \n_0_FSM_onehot_fsm[4]_i_1__2 ;
  wire \n_0_FSM_onehot_fsm[4]_i_2__2 ;
  wire \n_0_FSM_onehot_fsm[4]_i_3__2 ;
  wire \n_0_FSM_onehot_fsm[4]_i_4__2 ;
  wire \n_0_FSM_onehot_fsm[4]_i_5__2 ;
  wire \n_0_FSM_onehot_fsm[4]_i_6__2 ;
  wire \n_0_FSM_onehot_fsm[4]_i_7__2 ;
  wire \n_0_FSM_onehot_fsm[4]_i_9__2 ;
  wire \n_0_FSM_onehot_fsm_reg[0] ;
  wire n_0_adapt_done_cnt_i_1__2;
  wire n_0_adapt_done_cnt_i_2__2;
  wire n_0_adapt_done_cnt_i_3__2;
  wire n_0_adapt_done_i_1__2;
  wire \n_0_converge_cnt[11]_i_3__2 ;
  wire \n_0_converge_cnt[11]_i_4__2 ;
  wire \n_0_converge_cnt[11]_i_5__2 ;
  wire \n_0_converge_cnt[11]_i_6__2 ;
  wire \n_0_converge_cnt[15]_i_3__2 ;
  wire \n_0_converge_cnt[15]_i_4__2 ;
  wire \n_0_converge_cnt[15]_i_5__2 ;
  wire \n_0_converge_cnt[15]_i_6__2 ;
  wire \n_0_converge_cnt[19]_i_3__2 ;
  wire \n_0_converge_cnt[19]_i_4__2 ;
  wire \n_0_converge_cnt[19]_i_5__2 ;
  wire \n_0_converge_cnt[19]_i_6__2 ;
  wire \n_0_converge_cnt[21]_i_3__2 ;
  wire \n_0_converge_cnt[21]_i_4__2 ;
  wire \n_0_converge_cnt[21]_i_5__2 ;
  wire \n_0_converge_cnt[3]_i_3__2 ;
  wire \n_0_converge_cnt[3]_i_4__2 ;
  wire \n_0_converge_cnt[3]_i_5__2 ;
  wire \n_0_converge_cnt[3]_i_6__2 ;
  wire \n_0_converge_cnt[7]_i_3__2 ;
  wire \n_0_converge_cnt[7]_i_4__2 ;
  wire \n_0_converge_cnt[7]_i_5__2 ;
  wire \n_0_converge_cnt[7]_i_6__2 ;
  wire \n_0_converge_cnt_reg[0] ;
  wire \n_0_converge_cnt_reg[10] ;
  wire \n_0_converge_cnt_reg[11] ;
  wire \n_0_converge_cnt_reg[11]_i_2__2 ;
  wire \n_0_converge_cnt_reg[12] ;
  wire \n_0_converge_cnt_reg[13] ;
  wire \n_0_converge_cnt_reg[14] ;
  wire \n_0_converge_cnt_reg[15] ;
  wire \n_0_converge_cnt_reg[15]_i_2__2 ;
  wire \n_0_converge_cnt_reg[16] ;
  wire \n_0_converge_cnt_reg[17] ;
  wire \n_0_converge_cnt_reg[18] ;
  wire \n_0_converge_cnt_reg[19] ;
  wire \n_0_converge_cnt_reg[19]_i_2__2 ;
  wire \n_0_converge_cnt_reg[1] ;
  wire \n_0_converge_cnt_reg[20] ;
  wire \n_0_converge_cnt_reg[21] ;
  wire \n_0_converge_cnt_reg[2] ;
  wire \n_0_converge_cnt_reg[3] ;
  wire \n_0_converge_cnt_reg[3]_i_2__2 ;
  wire \n_0_converge_cnt_reg[4] ;
  wire \n_0_converge_cnt_reg[5] ;
  wire \n_0_converge_cnt_reg[6] ;
  wire \n_0_converge_cnt_reg[7] ;
  wire \n_0_converge_cnt_reg[7]_i_2__2 ;
  wire \n_0_converge_cnt_reg[8] ;
  wire \n_0_converge_cnt_reg[9] ;
  wire n_0_lffs_sel_i_1__2;
  wire n_0_lffs_sel_i_2__2;
  wire n_0_lffs_sel_i_3__2;
  wire \n_0_new_txcoeff[2]_i_1__2 ;
  wire \n_0_new_txcoeff[2]_i_2__2 ;
  wire n_0_new_txcoeff_done_i_1__2;
  wire n_0_preset_done_i_1__2;
  wire n_0_rxeq_adapt_done_reg_i_2__2;
  wire n_0_rxeq_adapt_done_reg_i_5__2;
  wire n_0_rxeq_lffs_sel_i_2__2;
  wire \n_0_rxeq_new_txcoeff[2]_i_2__2 ;
  wire \n_0_rxeq_new_txcoeff[2]_i_3__2 ;
  wire \n_1_converge_cnt_reg[11]_i_2__2 ;
  wire \n_1_converge_cnt_reg[15]_i_2__2 ;
  wire \n_1_converge_cnt_reg[19]_i_2__2 ;
  wire \n_1_converge_cnt_reg[3]_i_2__2 ;
  wire \n_1_converge_cnt_reg[7]_i_2__2 ;
  wire \n_2_converge_cnt_reg[11]_i_2__2 ;
  wire \n_2_converge_cnt_reg[15]_i_2__2 ;
  wire \n_2_converge_cnt_reg[19]_i_2__2 ;
  wire \n_2_converge_cnt_reg[3]_i_2__2 ;
  wire \n_2_converge_cnt_reg[7]_i_2__2 ;
  wire \n_3_converge_cnt_reg[11]_i_2__2 ;
  wire \n_3_converge_cnt_reg[15]_i_2__2 ;
  wire \n_3_converge_cnt_reg[19]_i_2__2 ;
  wire \n_3_converge_cnt_reg[21]_i_2__2 ;
  wire \n_3_converge_cnt_reg[3]_i_2__2 ;
  wire \n_3_converge_cnt_reg[7]_i_2__2 ;
  wire \n_4_converge_cnt_reg[11]_i_2__2 ;
  wire \n_4_converge_cnt_reg[15]_i_2__2 ;
  wire \n_4_converge_cnt_reg[19]_i_2__2 ;
  wire \n_4_converge_cnt_reg[3]_i_2__2 ;
  wire \n_4_converge_cnt_reg[7]_i_2__2 ;
  wire \n_5_converge_cnt_reg[11]_i_2__2 ;
  wire \n_5_converge_cnt_reg[15]_i_2__2 ;
  wire \n_5_converge_cnt_reg[19]_i_2__2 ;
  wire \n_5_converge_cnt_reg[3]_i_2__2 ;
  wire \n_5_converge_cnt_reg[7]_i_2__2 ;
  wire \n_6_converge_cnt_reg[11]_i_2__2 ;
  wire \n_6_converge_cnt_reg[15]_i_2__2 ;
  wire \n_6_converge_cnt_reg[19]_i_2__2 ;
  wire \n_6_converge_cnt_reg[21]_i_2__2 ;
  wire \n_6_converge_cnt_reg[3]_i_2__2 ;
  wire \n_6_converge_cnt_reg[7]_i_2__2 ;
  wire \n_7_converge_cnt_reg[11]_i_2__2 ;
  wire \n_7_converge_cnt_reg[15]_i_2__2 ;
  wire \n_7_converge_cnt_reg[19]_i_2__2 ;
  wire \n_7_converge_cnt_reg[21]_i_2__2 ;
  wire \n_7_converge_cnt_reg[3]_i_2__2 ;
  wire \n_7_converge_cnt_reg[7]_i_2__2 ;
  wire [2:2]new_txcoeff;
  wire new_txcoeff_req_reg1;
  wire new_txcoeff_req_reg2;
  wire [1:0]out;
  wire [21:0]p_1_in__0;
  wire pipe_pclk_in;
  wire [2:0]preset_reg1;
  wire [2:0]preset_reg2;
  wire preset_valid_reg1;
  wire preset_valid_reg2;
  wire rxeq_adapt_done;
  wire [0:0]rxeq_new_txcoeff;
  wire rxeq_new_txcoeff_req;
  wire rxeq_preset_valid;
  wire rxeqscan_adapt_done;
  wire rxeqscan_lffs_sel;
  wire rxeqscan_new_txcoeff_done;
  wire rxeqscan_preset_done;
  wire [17:0]txcoeff_reg1;
  wire [17:0]txcoeff_reg2;
  wire [3:0]txpreset_reg1;
  wire [3:0]txpreset_reg2;
  wire [3:1]\NLW_converge_cnt_reg[21]_i_2__2_CO_UNCONNECTED ;
  wire [3:2]\NLW_converge_cnt_reg[21]_i_2__2_O_UNCONNECTED ;

LUT6 #(
    .INIT(64'hFFFFFFFFEE8CFF8D)) 
     \FSM_onehot_fsm[1]_i_1__2 
       (.I0(fsm_reg[2]),
        .I1(fsm_reg[3]),
        .I2(new_txcoeff_req_reg2),
        .I3(fsm_reg[1]),
        .I4(preset_valid_reg2),
        .I5(\n_0_FSM_onehot_fsm[1]_i_2__2 ),
        .O(\n_0_FSM_onehot_fsm[1]_i_1__2 ));
(* SOFT_HLUTNM = "soft_lutpair32" *) 
   LUT5 #(
    .INIT(32'hFFFEAAAB)) 
     \FSM_onehot_fsm[1]_i_2__2 
       (.I0(\n_0_FSM_onehot_fsm_reg[0] ),
        .I1(fsm_reg[3]),
        .I2(fsm_reg[1]),
        .I3(fsm_reg[2]),
        .I4(fsm_reg[0]),
        .O(\n_0_FSM_onehot_fsm[1]_i_2__2 ));
LUT6 #(
    .INIT(64'h0000000000060000)) 
     \FSM_onehot_fsm[2]_i_1__2 
       (.I0(fsm_reg[0]),
        .I1(fsm_reg[1]),
        .I2(fsm_reg[2]),
        .I3(fsm_reg[3]),
        .I4(preset_valid_reg2),
        .I5(\n_0_FSM_onehot_fsm_reg[0] ),
        .O(\n_0_FSM_onehot_fsm[2]_i_1__2 ));
LUT5 #(
    .INIT(32'h0000D5DD)) 
     \FSM_onehot_fsm[3]_i_1__2 
       (.I0(\n_0_FSM_onehot_fsm[3]_i_2__2 ),
        .I1(\n_0_FSM_onehot_fsm[3]_i_3__2 ),
        .I2(\n_0_FSM_onehot_fsm[4]_i_5__2 ),
        .I3(\n_0_FSM_onehot_fsm[3]_i_4__2 ),
        .I4(\n_0_FSM_onehot_fsm_reg[0] ),
        .O(\n_0_FSM_onehot_fsm[3]_i_1__2 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFDFFFF)) 
     \FSM_onehot_fsm[3]_i_2__2 
       (.I0(fsm_reg[0]),
        .I1(fsm_reg[2]),
        .I2(fsm_reg[1]),
        .I3(fsm_reg[3]),
        .I4(new_txcoeff_req_reg2),
        .I5(preset_valid_reg2),
        .O(\n_0_FSM_onehot_fsm[3]_i_2__2 ));
LUT6 #(
    .INIT(64'h00000000000E0000)) 
     \FSM_onehot_fsm[3]_i_3__2 
       (.I0(adapt_done_cnt),
        .I1(I8),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[0]),
        .I4(fsm_reg[2]),
        .I5(fsm_reg[1]),
        .O(\n_0_FSM_onehot_fsm[3]_i_3__2 ));
LUT6 #(
    .INIT(64'h2028000000000000)) 
     \FSM_onehot_fsm[3]_i_4__2 
       (.I0(\n_0_FSM_onehot_fsm[3]_i_5__2 ),
        .I1(\n_0_converge_cnt_reg[14] ),
        .I2(\n_0_converge_cnt_reg[13] ),
        .I3(\n_0_converge_cnt_reg[10] ),
        .I4(\n_0_FSM_onehot_fsm[3]_i_6__2 ),
        .I5(\n_0_FSM_onehot_fsm[3]_i_7__2 ),
        .O(\n_0_FSM_onehot_fsm[3]_i_4__2 ));
LUT6 #(
    .INIT(64'h0000000060600660)) 
     \FSM_onehot_fsm[3]_i_5__2 
       (.I0(\n_0_converge_cnt_reg[20] ),
        .I1(\n_0_converge_cnt_reg[21] ),
        .I2(\n_0_converge_cnt_reg[0] ),
        .I3(out[1]),
        .I4(out[0]),
        .I5(\n_0_FSM_onehot_fsm[4]_i_12__2 ),
        .O(\n_0_FSM_onehot_fsm[3]_i_5__2 ));
LUT6 #(
    .INIT(64'h0900000000000900)) 
     \FSM_onehot_fsm[3]_i_6__2 
       (.I0(\n_0_converge_cnt_reg[20] ),
        .I1(\n_0_converge_cnt_reg[14] ),
        .I2(\n_0_FSM_onehot_fsm[3]_i_8__2 ),
        .I3(\n_0_converge_cnt_reg[18] ),
        .I4(\n_0_converge_cnt_reg[2] ),
        .I5(\n_0_converge_cnt_reg[0] ),
        .O(\n_0_FSM_onehot_fsm[3]_i_6__2 ));
LUT4 #(
    .INIT(16'h400A)) 
     \FSM_onehot_fsm[3]_i_7__2 
       (.I0(\n_0_converge_cnt_reg[2] ),
        .I1(\n_0_converge_cnt_reg[10] ),
        .I2(\n_0_converge_cnt_reg[3] ),
        .I3(\n_0_converge_cnt_reg[8] ),
        .O(\n_0_FSM_onehot_fsm[3]_i_7__2 ));
LUT2 #(
    .INIT(4'h7)) 
     \FSM_onehot_fsm[3]_i_8__2 
       (.I0(\n_0_converge_cnt_reg[15] ),
        .I1(\n_0_converge_cnt_reg[9] ),
        .O(\n_0_FSM_onehot_fsm[3]_i_8__2 ));
LUT2 #(
    .INIT(4'h9)) 
     \FSM_onehot_fsm[4]_i_10__2 
       (.I0(\n_0_converge_cnt_reg[20] ),
        .I1(\n_0_converge_cnt_reg[21] ),
        .O(\n_0_FSM_onehot_fsm[4]_i_10__2 ));
LUT4 #(
    .INIT(16'h7FFF)) 
     \FSM_onehot_fsm[4]_i_11__2 
       (.I0(\n_0_converge_cnt_reg[16] ),
        .I1(\n_0_converge_cnt_reg[17] ),
        .I2(\n_0_converge_cnt_reg[11] ),
        .I3(\n_0_converge_cnt_reg[19] ),
        .O(\n_0_FSM_onehot_fsm[4]_i_11__2 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     \FSM_onehot_fsm[4]_i_12__2 
       (.I0(\n_0_converge_cnt_reg[1] ),
        .I1(\n_0_converge_cnt_reg[12] ),
        .I2(\n_0_converge_cnt_reg[6] ),
        .I3(\n_0_converge_cnt_reg[7] ),
        .I4(\n_0_converge_cnt_reg[5] ),
        .I5(\n_0_converge_cnt_reg[4] ),
        .O(\n_0_FSM_onehot_fsm[4]_i_12__2 ));
LUT6 #(
    .INIT(64'hAAAAAAAA0080AAAA)) 
     \FSM_onehot_fsm[4]_i_1__2 
       (.I0(\n_0_FSM_onehot_fsm[4]_i_2__2 ),
        .I1(\n_0_FSM_onehot_fsm[4]_i_3__2 ),
        .I2(\n_0_FSM_onehot_fsm[4]_i_4__2 ),
        .I3(\n_0_FSM_onehot_fsm[4]_i_5__2 ),
        .I4(\n_0_FSM_onehot_fsm[4]_i_6__2 ),
        .I5(\n_0_FSM_onehot_fsm[4]_i_7__2 ),
        .O(\n_0_FSM_onehot_fsm[4]_i_1__2 ));
LUT6 #(
    .INIT(64'h0000000000000450)) 
     \FSM_onehot_fsm[4]_i_2__2 
       (.I0(\n_0_FSM_onehot_fsm_reg[0] ),
        .I1(new_txcoeff_req_reg2),
        .I2(fsm_reg[2]),
        .I3(fsm_reg[3]),
        .I4(fsm_reg[1]),
        .I5(fsm_reg[0]),
        .O(\n_0_FSM_onehot_fsm[4]_i_2__2 ));
LUT6 #(
    .INIT(64'h8000000000004000)) 
     \FSM_onehot_fsm[4]_i_3__2 
       (.I0(I8),
        .I1(\n_0_converge_cnt_reg[15] ),
        .I2(\n_0_converge_cnt_reg[9] ),
        .I3(\n_0_converge_cnt_reg[18] ),
        .I4(\n_0_converge_cnt_reg[2] ),
        .I5(\n_0_converge_cnt_reg[0] ),
        .O(\n_0_FSM_onehot_fsm[4]_i_3__2 ));
LUT6 #(
    .INIT(64'h00000000000C8000)) 
     \FSM_onehot_fsm[4]_i_4__2 
       (.I0(\n_0_converge_cnt_reg[13] ),
        .I1(\n_0_FSM_onehot_fsm[4]_i_9__2 ),
        .I2(\n_0_converge_cnt_reg[8] ),
        .I3(\n_0_converge_cnt_reg[3] ),
        .I4(\n_0_converge_cnt_reg[2] ),
        .I5(\n_0_FSM_onehot_fsm[4]_i_10__2 ),
        .O(\n_0_FSM_onehot_fsm[4]_i_4__2 ));
LUT4 #(
    .INIT(16'hAEFE)) 
     \FSM_onehot_fsm[4]_i_5__2 
       (.I0(\n_0_FSM_onehot_fsm[4]_i_11__2 ),
        .I1(\n_0_converge_cnt_reg[13] ),
        .I2(\n_0_converge_cnt_reg[10] ),
        .I3(\n_0_converge_cnt_reg[8] ),
        .O(\n_0_FSM_onehot_fsm[4]_i_5__2 ));
LUT3 #(
    .INIT(8'hDF)) 
     \FSM_onehot_fsm[4]_i_6__2 
       (.I0(fsm_reg[3]),
        .I1(fsm_reg[2]),
        .I2(new_txcoeff_req_reg2),
        .O(\n_0_FSM_onehot_fsm[4]_i_6__2 ));
(* SOFT_HLUTNM = "soft_lutpair33" *) 
   LUT3 #(
    .INIT(8'h04)) 
     \FSM_onehot_fsm[4]_i_7__2 
       (.I0(adapt_done_cnt),
        .I1(out[1]),
        .I2(out[0]),
        .O(\n_0_FSM_onehot_fsm[4]_i_7__2 ));
LUT4 #(
    .INIT(16'h1004)) 
     \FSM_onehot_fsm[4]_i_9__2 
       (.I0(\n_0_FSM_onehot_fsm[4]_i_12__2 ),
        .I1(\n_0_converge_cnt_reg[13] ),
        .I2(\n_0_converge_cnt_reg[14] ),
        .I3(\n_0_converge_cnt_reg[20] ),
        .O(\n_0_FSM_onehot_fsm[4]_i_9__2 ));
FDRE #(
    .INIT(1'b1)) 
     \FSM_onehot_fsm_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(\n_0_FSM_onehot_fsm_reg[0] ),
        .R(SR));
FDSE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_FSM_onehot_fsm[1]_i_1__2 ),
        .Q(fsm_reg[0]),
        .S(SR));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_FSM_onehot_fsm[2]_i_1__2 ),
        .Q(fsm_reg[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_FSM_onehot_fsm[3]_i_1__2 ),
        .Q(fsm_reg[2]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fsm_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_FSM_onehot_fsm[4]_i_1__2 ),
        .Q(fsm_reg[3]),
        .R(SR));
LUT6 #(
    .INIT(64'h0000000010BA0000)) 
     \FSM_onehot_fsm_rx[2]_i_1__2 
       (.I0(I4),
        .I1(out[1]),
        .I2(out[0]),
        .I3(rxeqscan_preset_done),
        .I4(I5),
        .I5(I6),
        .O(D[0]));
LUT5 #(
    .INIT(32'h0001C001)) 
     \FSM_onehot_fsm_rx[5]_i_1__2 
       (.I0(rxeqscan_new_txcoeff_done),
        .I1(I6),
        .I2(I5),
        .I3(I4),
        .I4(I11),
        .O(D[1]));
LUT6 #(
    .INIT(64'h0F05000C0005000C)) 
     \FSM_onehot_fsm_rx[6]_i_1__2 
       (.I0(I10),
        .I1(rxeqscan_new_txcoeff_done),
        .I2(I6),
        .I3(I5),
        .I4(I4),
        .I5(rxeqscan_preset_done),
        .O(D[2]));
GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
LUT6 #(
    .INIT(64'h0000000022262626)) 
     adapt_done_cnt_i_1__2
       (.I0(adapt_done_cnt),
        .I1(n_0_adapt_done_cnt_i_2__2),
        .I2(n_0_adapt_done_cnt_i_3__2),
        .I3(out[0]),
        .I4(out[1]),
        .I5(I1),
        .O(n_0_adapt_done_cnt_i_1__2));
LUT6 #(
    .INIT(64'hFFFEE9E9FFFEF9F9)) 
     adapt_done_cnt_i_2__2
       (.I0(fsm_reg[1]),
        .I1(fsm_reg[0]),
        .I2(fsm_reg[3]),
        .I3(\n_0_FSM_onehot_fsm[4]_i_7__2 ),
        .I4(fsm_reg[2]),
        .I5(new_txcoeff_req_reg2),
        .O(n_0_adapt_done_cnt_i_2__2));
(* SOFT_HLUTNM = "soft_lutpair32" *) 
   LUT4 #(
    .INIT(16'hFFFD)) 
     adapt_done_cnt_i_3__2
       (.I0(fsm_reg[3]),
        .I1(fsm_reg[2]),
        .I2(fsm_reg[0]),
        .I3(fsm_reg[1]),
        .O(n_0_adapt_done_cnt_i_3__2));
FDRE #(
    .INIT(1'b0)) 
     adapt_done_cnt_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_adapt_done_cnt_i_1__2),
        .Q(adapt_done_cnt),
        .R(\<const0> ));
LUT4 #(
    .INIT(16'hAA80)) 
     adapt_done_i_1__2
       (.I0(n_0_new_txcoeff_done_i_1__2),
        .I1(out[1]),
        .I2(out[0]),
        .I3(adapt_done_cnt),
        .O(n_0_adapt_done_i_1__2));
FDRE #(
    .INIT(1'b0)) 
     adapt_done_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_adapt_done_i_1__2),
        .Q(rxeqscan_adapt_done),
        .R(SR));
LUT4 #(
    .INIT(16'h0008)) 
     \converge_cnt[0]_i_1__6 
       (.I0(\n_0_converge_cnt[21]_i_3__2 ),
        .I1(\n_7_converge_cnt_reg[3]_i_2__2 ),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[1]),
        .O(p_1_in__0[0]));
LUT4 #(
    .INIT(16'h0008)) 
     \converge_cnt[10]_i_1__2 
       (.I0(\n_5_converge_cnt_reg[11]_i_2__2 ),
        .I1(\n_0_converge_cnt[21]_i_3__2 ),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[1]),
        .O(p_1_in__0[10]));
LUT4 #(
    .INIT(16'h0008)) 
     \converge_cnt[11]_i_1__2 
       (.I0(\n_4_converge_cnt_reg[11]_i_2__2 ),
        .I1(\n_0_converge_cnt[21]_i_3__2 ),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[1]),
        .O(p_1_in__0[11]));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[11]_i_3__2 
       (.I0(\n_0_converge_cnt_reg[11] ),
        .O(\n_0_converge_cnt[11]_i_3__2 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[11]_i_4__2 
       (.I0(\n_0_converge_cnt_reg[10] ),
        .O(\n_0_converge_cnt[11]_i_4__2 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[11]_i_5__2 
       (.I0(\n_0_converge_cnt_reg[9] ),
        .O(\n_0_converge_cnt[11]_i_5__2 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[11]_i_6__2 
       (.I0(\n_0_converge_cnt_reg[8] ),
        .O(\n_0_converge_cnt[11]_i_6__2 ));
LUT4 #(
    .INIT(16'h0008)) 
     \converge_cnt[12]_i_1__2 
       (.I0(\n_7_converge_cnt_reg[15]_i_2__2 ),
        .I1(\n_0_converge_cnt[21]_i_3__2 ),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[1]),
        .O(p_1_in__0[12]));
LUT4 #(
    .INIT(16'h0008)) 
     \converge_cnt[13]_i_1__2 
       (.I0(\n_6_converge_cnt_reg[15]_i_2__2 ),
        .I1(\n_0_converge_cnt[21]_i_3__2 ),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[1]),
        .O(p_1_in__0[13]));
LUT4 #(
    .INIT(16'h0008)) 
     \converge_cnt[14]_i_1__2 
       (.I0(\n_5_converge_cnt_reg[15]_i_2__2 ),
        .I1(\n_0_converge_cnt[21]_i_3__2 ),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[1]),
        .O(p_1_in__0[14]));
LUT4 #(
    .INIT(16'h0008)) 
     \converge_cnt[15]_i_1__2 
       (.I0(\n_4_converge_cnt_reg[15]_i_2__2 ),
        .I1(\n_0_converge_cnt[21]_i_3__2 ),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[1]),
        .O(p_1_in__0[15]));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[15]_i_3__2 
       (.I0(\n_0_converge_cnt_reg[15] ),
        .O(\n_0_converge_cnt[15]_i_3__2 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[15]_i_4__2 
       (.I0(\n_0_converge_cnt_reg[14] ),
        .O(\n_0_converge_cnt[15]_i_4__2 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[15]_i_5__2 
       (.I0(\n_0_converge_cnt_reg[13] ),
        .O(\n_0_converge_cnt[15]_i_5__2 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[15]_i_6__2 
       (.I0(\n_0_converge_cnt_reg[12] ),
        .O(\n_0_converge_cnt[15]_i_6__2 ));
LUT4 #(
    .INIT(16'h0008)) 
     \converge_cnt[16]_i_1__2 
       (.I0(\n_7_converge_cnt_reg[19]_i_2__2 ),
        .I1(\n_0_converge_cnt[21]_i_3__2 ),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[1]),
        .O(p_1_in__0[16]));
LUT4 #(
    .INIT(16'h0008)) 
     \converge_cnt[17]_i_1__2 
       (.I0(\n_6_converge_cnt_reg[19]_i_2__2 ),
        .I1(\n_0_converge_cnt[21]_i_3__2 ),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[1]),
        .O(p_1_in__0[17]));
(* SOFT_HLUTNM = "soft_lutpair34" *) 
   LUT4 #(
    .INIT(16'h0008)) 
     \converge_cnt[18]_i_1__2 
       (.I0(\n_5_converge_cnt_reg[19]_i_2__2 ),
        .I1(\n_0_converge_cnt[21]_i_3__2 ),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[1]),
        .O(p_1_in__0[18]));
(* SOFT_HLUTNM = "soft_lutpair34" *) 
   LUT4 #(
    .INIT(16'h0008)) 
     \converge_cnt[19]_i_1__2 
       (.I0(\n_4_converge_cnt_reg[19]_i_2__2 ),
        .I1(\n_0_converge_cnt[21]_i_3__2 ),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[1]),
        .O(p_1_in__0[19]));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[19]_i_3__2 
       (.I0(\n_0_converge_cnt_reg[19] ),
        .O(\n_0_converge_cnt[19]_i_3__2 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[19]_i_4__2 
       (.I0(\n_0_converge_cnt_reg[18] ),
        .O(\n_0_converge_cnt[19]_i_4__2 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[19]_i_5__2 
       (.I0(\n_0_converge_cnt_reg[17] ),
        .O(\n_0_converge_cnt[19]_i_5__2 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[19]_i_6__2 
       (.I0(\n_0_converge_cnt_reg[16] ),
        .O(\n_0_converge_cnt[19]_i_6__2 ));
LUT4 #(
    .INIT(16'h0008)) 
     \converge_cnt[1]_i_1__2 
       (.I0(\n_0_converge_cnt[21]_i_3__2 ),
        .I1(\n_6_converge_cnt_reg[3]_i_2__2 ),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[1]),
        .O(p_1_in__0[1]));
(* SOFT_HLUTNM = "soft_lutpair35" *) 
   LUT4 #(
    .INIT(16'h0008)) 
     \converge_cnt[20]_i_1__2 
       (.I0(\n_7_converge_cnt_reg[21]_i_2__2 ),
        .I1(\n_0_converge_cnt[21]_i_3__2 ),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[1]),
        .O(p_1_in__0[20]));
(* SOFT_HLUTNM = "soft_lutpair35" *) 
   LUT4 #(
    .INIT(16'h0008)) 
     \converge_cnt[21]_i_1__2 
       (.I0(\n_6_converge_cnt_reg[21]_i_2__2 ),
        .I1(\n_0_converge_cnt[21]_i_3__2 ),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[1]),
        .O(p_1_in__0[21]));
(* SOFT_HLUTNM = "soft_lutpair33" *) 
   LUT5 #(
    .INIT(32'h0000FB00)) 
     \converge_cnt[21]_i_3__2 
       (.I0(out[0]),
        .I1(out[1]),
        .I2(adapt_done_cnt),
        .I3(fsm_reg[2]),
        .I4(fsm_reg[0]),
        .O(\n_0_converge_cnt[21]_i_3__2 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[21]_i_4__2 
       (.I0(\n_0_converge_cnt_reg[21] ),
        .O(\n_0_converge_cnt[21]_i_4__2 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[21]_i_5__2 
       (.I0(\n_0_converge_cnt_reg[20] ),
        .O(\n_0_converge_cnt[21]_i_5__2 ));
LUT4 #(
    .INIT(16'h0008)) 
     \converge_cnt[2]_i_1__2 
       (.I0(\n_0_converge_cnt[21]_i_3__2 ),
        .I1(\n_5_converge_cnt_reg[3]_i_2__2 ),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[1]),
        .O(p_1_in__0[2]));
LUT4 #(
    .INIT(16'h0008)) 
     \converge_cnt[3]_i_1__2 
       (.I0(\n_0_converge_cnt[21]_i_3__2 ),
        .I1(\n_4_converge_cnt_reg[3]_i_2__2 ),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[1]),
        .O(p_1_in__0[3]));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[3]_i_3__2 
       (.I0(\n_0_converge_cnt_reg[3] ),
        .O(\n_0_converge_cnt[3]_i_3__2 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[3]_i_4__2 
       (.I0(\n_0_converge_cnt_reg[2] ),
        .O(\n_0_converge_cnt[3]_i_4__2 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[3]_i_5__2 
       (.I0(\n_0_converge_cnt_reg[1] ),
        .O(\n_0_converge_cnt[3]_i_5__2 ));
LUT1 #(
    .INIT(2'h1)) 
     \converge_cnt[3]_i_6__2 
       (.I0(\n_0_converge_cnt_reg[0] ),
        .O(\n_0_converge_cnt[3]_i_6__2 ));
LUT4 #(
    .INIT(16'h0008)) 
     \converge_cnt[4]_i_1__2 
       (.I0(\n_7_converge_cnt_reg[7]_i_2__2 ),
        .I1(\n_0_converge_cnt[21]_i_3__2 ),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[1]),
        .O(p_1_in__0[4]));
LUT4 #(
    .INIT(16'h0008)) 
     \converge_cnt[5]_i_1__2 
       (.I0(\n_6_converge_cnt_reg[7]_i_2__2 ),
        .I1(\n_0_converge_cnt[21]_i_3__2 ),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[1]),
        .O(p_1_in__0[5]));
LUT4 #(
    .INIT(16'h0008)) 
     \converge_cnt[6]_i_1__2 
       (.I0(\n_5_converge_cnt_reg[7]_i_2__2 ),
        .I1(\n_0_converge_cnt[21]_i_3__2 ),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[1]),
        .O(p_1_in__0[6]));
LUT4 #(
    .INIT(16'h0008)) 
     \converge_cnt[7]_i_1__2 
       (.I0(\n_4_converge_cnt_reg[7]_i_2__2 ),
        .I1(\n_0_converge_cnt[21]_i_3__2 ),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[1]),
        .O(p_1_in__0[7]));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[7]_i_3__2 
       (.I0(\n_0_converge_cnt_reg[7] ),
        .O(\n_0_converge_cnt[7]_i_3__2 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[7]_i_4__2 
       (.I0(\n_0_converge_cnt_reg[6] ),
        .O(\n_0_converge_cnt[7]_i_4__2 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[7]_i_5__2 
       (.I0(\n_0_converge_cnt_reg[5] ),
        .O(\n_0_converge_cnt[7]_i_5__2 ));
LUT1 #(
    .INIT(2'h2)) 
     \converge_cnt[7]_i_6__2 
       (.I0(\n_0_converge_cnt_reg[4] ),
        .O(\n_0_converge_cnt[7]_i_6__2 ));
LUT4 #(
    .INIT(16'h0008)) 
     \converge_cnt[8]_i_1__2 
       (.I0(\n_7_converge_cnt_reg[11]_i_2__2 ),
        .I1(\n_0_converge_cnt[21]_i_3__2 ),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[1]),
        .O(p_1_in__0[8]));
LUT4 #(
    .INIT(16'h0008)) 
     \converge_cnt[9]_i_1__2 
       (.I0(\n_6_converge_cnt_reg[11]_i_2__2 ),
        .I1(\n_0_converge_cnt[21]_i_3__2 ),
        .I2(fsm_reg[3]),
        .I3(fsm_reg[1]),
        .O(p_1_in__0[9]));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[0]),
        .Q(\n_0_converge_cnt_reg[0] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[10] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[10]),
        .Q(\n_0_converge_cnt_reg[10] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[11] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[11]),
        .Q(\n_0_converge_cnt_reg[11] ),
        .R(SR));
CARRY4 \converge_cnt_reg[11]_i_2__2 
       (.CI(\n_0_converge_cnt_reg[7]_i_2__2 ),
        .CO({\n_0_converge_cnt_reg[11]_i_2__2 ,\n_1_converge_cnt_reg[11]_i_2__2 ,\n_2_converge_cnt_reg[11]_i_2__2 ,\n_3_converge_cnt_reg[11]_i_2__2 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\n_4_converge_cnt_reg[11]_i_2__2 ,\n_5_converge_cnt_reg[11]_i_2__2 ,\n_6_converge_cnt_reg[11]_i_2__2 ,\n_7_converge_cnt_reg[11]_i_2__2 }),
        .S({\n_0_converge_cnt[11]_i_3__2 ,\n_0_converge_cnt[11]_i_4__2 ,\n_0_converge_cnt[11]_i_5__2 ,\n_0_converge_cnt[11]_i_6__2 }));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[12] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[12]),
        .Q(\n_0_converge_cnt_reg[12] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[13] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[13]),
        .Q(\n_0_converge_cnt_reg[13] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[14] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[14]),
        .Q(\n_0_converge_cnt_reg[14] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[15] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[15]),
        .Q(\n_0_converge_cnt_reg[15] ),
        .R(SR));
CARRY4 \converge_cnt_reg[15]_i_2__2 
       (.CI(\n_0_converge_cnt_reg[11]_i_2__2 ),
        .CO({\n_0_converge_cnt_reg[15]_i_2__2 ,\n_1_converge_cnt_reg[15]_i_2__2 ,\n_2_converge_cnt_reg[15]_i_2__2 ,\n_3_converge_cnt_reg[15]_i_2__2 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\n_4_converge_cnt_reg[15]_i_2__2 ,\n_5_converge_cnt_reg[15]_i_2__2 ,\n_6_converge_cnt_reg[15]_i_2__2 ,\n_7_converge_cnt_reg[15]_i_2__2 }),
        .S({\n_0_converge_cnt[15]_i_3__2 ,\n_0_converge_cnt[15]_i_4__2 ,\n_0_converge_cnt[15]_i_5__2 ,\n_0_converge_cnt[15]_i_6__2 }));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[16] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[16]),
        .Q(\n_0_converge_cnt_reg[16] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[17] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[17]),
        .Q(\n_0_converge_cnt_reg[17] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[18] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[18]),
        .Q(\n_0_converge_cnt_reg[18] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[19] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[19]),
        .Q(\n_0_converge_cnt_reg[19] ),
        .R(SR));
CARRY4 \converge_cnt_reg[19]_i_2__2 
       (.CI(\n_0_converge_cnt_reg[15]_i_2__2 ),
        .CO({\n_0_converge_cnt_reg[19]_i_2__2 ,\n_1_converge_cnt_reg[19]_i_2__2 ,\n_2_converge_cnt_reg[19]_i_2__2 ,\n_3_converge_cnt_reg[19]_i_2__2 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\n_4_converge_cnt_reg[19]_i_2__2 ,\n_5_converge_cnt_reg[19]_i_2__2 ,\n_6_converge_cnt_reg[19]_i_2__2 ,\n_7_converge_cnt_reg[19]_i_2__2 }),
        .S({\n_0_converge_cnt[19]_i_3__2 ,\n_0_converge_cnt[19]_i_4__2 ,\n_0_converge_cnt[19]_i_5__2 ,\n_0_converge_cnt[19]_i_6__2 }));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[1]),
        .Q(\n_0_converge_cnt_reg[1] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[20] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[20]),
        .Q(\n_0_converge_cnt_reg[20] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[21] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[21]),
        .Q(\n_0_converge_cnt_reg[21] ),
        .R(SR));
CARRY4 \converge_cnt_reg[21]_i_2__2 
       (.CI(\n_0_converge_cnt_reg[19]_i_2__2 ),
        .CO({\NLW_converge_cnt_reg[21]_i_2__2_CO_UNCONNECTED [3:1],\n_3_converge_cnt_reg[21]_i_2__2 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\NLW_converge_cnt_reg[21]_i_2__2_O_UNCONNECTED [3:2],\n_6_converge_cnt_reg[21]_i_2__2 ,\n_7_converge_cnt_reg[21]_i_2__2 }),
        .S({\<const0> ,\<const0> ,\n_0_converge_cnt[21]_i_4__2 ,\n_0_converge_cnt[21]_i_5__2 }));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[2]),
        .Q(\n_0_converge_cnt_reg[2] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[3]),
        .Q(\n_0_converge_cnt_reg[3] ),
        .R(SR));
CARRY4 \converge_cnt_reg[3]_i_2__2 
       (.CI(\<const0> ),
        .CO({\n_0_converge_cnt_reg[3]_i_2__2 ,\n_1_converge_cnt_reg[3]_i_2__2 ,\n_2_converge_cnt_reg[3]_i_2__2 ,\n_3_converge_cnt_reg[3]_i_2__2 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\n_0_converge_cnt_reg[0] }),
        .O({\n_4_converge_cnt_reg[3]_i_2__2 ,\n_5_converge_cnt_reg[3]_i_2__2 ,\n_6_converge_cnt_reg[3]_i_2__2 ,\n_7_converge_cnt_reg[3]_i_2__2 }),
        .S({\n_0_converge_cnt[3]_i_3__2 ,\n_0_converge_cnt[3]_i_4__2 ,\n_0_converge_cnt[3]_i_5__2 ,\n_0_converge_cnt[3]_i_6__2 }));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[4]),
        .Q(\n_0_converge_cnt_reg[4] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[5]),
        .Q(\n_0_converge_cnt_reg[5] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[6] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[6]),
        .Q(\n_0_converge_cnt_reg[6] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[7] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[7]),
        .Q(\n_0_converge_cnt_reg[7] ),
        .R(SR));
CARRY4 \converge_cnt_reg[7]_i_2__2 
       (.CI(\n_0_converge_cnt_reg[3]_i_2__2 ),
        .CO({\n_0_converge_cnt_reg[7]_i_2__2 ,\n_1_converge_cnt_reg[7]_i_2__2 ,\n_2_converge_cnt_reg[7]_i_2__2 ,\n_3_converge_cnt_reg[7]_i_2__2 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\n_4_converge_cnt_reg[7]_i_2__2 ,\n_5_converge_cnt_reg[7]_i_2__2 ,\n_6_converge_cnt_reg[7]_i_2__2 ,\n_7_converge_cnt_reg[7]_i_2__2 }),
        .S({\n_0_converge_cnt[7]_i_3__2 ,\n_0_converge_cnt[7]_i_4__2 ,\n_0_converge_cnt[7]_i_5__2 ,\n_0_converge_cnt[7]_i_6__2 }));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[8] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[8]),
        .Q(\n_0_converge_cnt_reg[8] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \converge_cnt_reg[9] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(p_1_in__0[9]),
        .Q(\n_0_converge_cnt_reg[9] ),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \fs_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I19[0]),
        .Q(fs_reg1[0]),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \fs_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I19[1]),
        .Q(fs_reg1[1]),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \fs_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I19[2]),
        .Q(fs_reg1[2]),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \fs_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I19[3]),
        .Q(fs_reg1[3]),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \fs_reg1_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I19[4]),
        .Q(fs_reg1[4]),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \fs_reg1_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I19[5]),
        .Q(fs_reg1[5]),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \fs_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(fs_reg1[0]),
        .Q(fs_reg2[0]),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \fs_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(fs_reg1[1]),
        .Q(fs_reg2[1]),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \fs_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(fs_reg1[2]),
        .Q(fs_reg2[2]),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \fs_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(fs_reg1[3]),
        .Q(fs_reg2[3]),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \fs_reg2_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(fs_reg1[4]),
        .Q(fs_reg2[4]),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \fs_reg2_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(fs_reg1[5]),
        .Q(fs_reg2[5]),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \lf_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I20[0]),
        .Q(lf_reg1[0]),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \lf_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I20[1]),
        .Q(lf_reg1[1]),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \lf_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I20[2]),
        .Q(lf_reg1[2]),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \lf_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I20[3]),
        .Q(lf_reg1[3]),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \lf_reg1_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I20[4]),
        .Q(lf_reg1[4]),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \lf_reg1_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I20[5]),
        .Q(lf_reg1[5]),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \lf_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(lf_reg1[0]),
        .Q(lf_reg2[0]),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \lf_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(lf_reg1[1]),
        .Q(lf_reg2[1]),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \lf_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(lf_reg1[2]),
        .Q(lf_reg2[2]),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \lf_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(lf_reg1[3]),
        .Q(lf_reg2[3]),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \lf_reg2_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(lf_reg1[4]),
        .Q(lf_reg2[4]),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \lf_reg2_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(lf_reg1[5]),
        .Q(lf_reg2[5]),
        .R(SR));
LUT6 #(
    .INIT(64'h00000000EBFF2800)) 
     lffs_sel_i_1__2
       (.I0(rxeqscan_lffs_sel),
        .I1(fsm_reg[3]),
        .I2(fsm_reg[2]),
        .I3(n_0_lffs_sel_i_2__2),
        .I4(n_0_lffs_sel_i_3__2),
        .I5(I1),
        .O(n_0_lffs_sel_i_1__2));
LUT2 #(
    .INIT(4'h1)) 
     lffs_sel_i_2__2
       (.I0(fsm_reg[1]),
        .I1(fsm_reg[0]),
        .O(n_0_lffs_sel_i_2__2));
LUT6 #(
    .INIT(64'h0000000000000020)) 
     lffs_sel_i_3__2
       (.I0(fsm_reg[0]),
        .I1(preset_valid_reg2),
        .I2(new_txcoeff_req_reg2),
        .I3(fsm_reg[2]),
        .I4(fsm_reg[1]),
        .I5(fsm_reg[3]),
        .O(n_0_lffs_sel_i_3__2));
FDRE #(
    .INIT(1'b0)) 
     lffs_sel_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_lffs_sel_i_1__2),
        .Q(rxeqscan_lffs_sel),
        .R(\<const0> ));
LUT6 #(
    .INIT(64'h0001014600000040)) 
     \new_txcoeff[2]_i_1__2 
       (.I0(fsm_reg[1]),
        .I1(fsm_reg[0]),
        .I2(\n_0_new_txcoeff[2]_i_2__2 ),
        .I3(fsm_reg[3]),
        .I4(fsm_reg[2]),
        .I5(new_txcoeff),
        .O(\n_0_new_txcoeff[2]_i_1__2 ));
LUT5 #(
    .INIT(32'h00000100)) 
     \new_txcoeff[2]_i_2__2 
       (.I0(fsm_reg[3]),
        .I1(fsm_reg[1]),
        .I2(fsm_reg[2]),
        .I3(new_txcoeff_req_reg2),
        .I4(preset_valid_reg2),
        .O(\n_0_new_txcoeff[2]_i_2__2 ));
LUT5 #(
    .INIT(32'h00020000)) 
     new_txcoeff_done_i_1__2
       (.I0(new_txcoeff_req_reg2),
        .I1(fsm_reg[1]),
        .I2(fsm_reg[0]),
        .I3(fsm_reg[2]),
        .I4(fsm_reg[3]),
        .O(n_0_new_txcoeff_done_i_1__2));
FDRE #(
    .INIT(1'b0)) 
     new_txcoeff_done_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_new_txcoeff_done_i_1__2),
        .Q(rxeqscan_new_txcoeff_done),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \new_txcoeff_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(\n_0_new_txcoeff[2]_i_1__2 ),
        .Q(new_txcoeff),
        .R(SR));
(* ASYNC_REG *) 
   FDRE new_txcoeff_req_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_new_txcoeff_req),
        .Q(new_txcoeff_req_reg1),
        .R(SR));
(* ASYNC_REG *) 
   FDRE new_txcoeff_req_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(new_txcoeff_req_reg1),
        .Q(new_txcoeff_req_reg2),
        .R(SR));
LUT5 #(
    .INIT(32'h0000004A)) 
     preset_done_i_1__2
       (.I0(fsm_reg[1]),
        .I1(preset_valid_reg2),
        .I2(fsm_reg[0]),
        .I3(fsm_reg[3]),
        .I4(fsm_reg[2]),
        .O(n_0_preset_done_i_1__2));
FDRE #(
    .INIT(1'b0)) 
     preset_done_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(n_0_preset_done_i_1__2),
        .Q(rxeqscan_preset_done),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \preset_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I16[0]),
        .Q(preset_reg1[0]),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \preset_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I16[1]),
        .Q(preset_reg1[1]),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \preset_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I16[2]),
        .Q(preset_reg1[2]),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \preset_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(preset_reg1[0]),
        .Q(preset_reg2[0]),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \preset_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(preset_reg1[1]),
        .Q(preset_reg2[1]),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \preset_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(preset_reg1[2]),
        .Q(preset_reg2[2]),
        .R(SR));
(* ASYNC_REG *) 
   FDRE preset_valid_reg1_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(rxeq_preset_valid),
        .Q(preset_valid_reg1),
        .R(SR));
(* ASYNC_REG *) 
   FDRE preset_valid_reg2_reg
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(preset_valid_reg1),
        .Q(preset_valid_reg2),
        .R(SR));
LUT6 #(
    .INIT(64'h5400FFFF54000000)) 
     rxeq_adapt_done_i_1__2
       (.I0(I3),
        .I1(I2),
        .I2(rxeqscan_adapt_done),
        .I3(rxeqscan_new_txcoeff_done),
        .I4(rxeq_adapt_done),
        .I5(O40),
        .O(O5));
LUT5 #(
    .INIT(32'h00002E2A)) 
     rxeq_adapt_done_reg_i_1__2
       (.I0(I2),
        .I1(n_0_rxeq_adapt_done_reg_i_2__2),
        .I2(I3),
        .I3(rxeqscan_adapt_done),
        .I4(I1),
        .O(O1));
LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFEEE)) 
     rxeq_adapt_done_reg_i_2__2
       (.I0(I9),
        .I1(n_0_rxeq_adapt_done_reg_i_5__2),
        .I2(Q[5]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(Q[1]),
        .O(n_0_rxeq_adapt_done_reg_i_2__2));
LUT6 #(
    .INIT(64'hFFFFFFFEAAAAA8A8)) 
     rxeq_adapt_done_reg_i_5__2
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[5]),
        .I3(rxeqscan_new_txcoeff_done),
        .I4(I7),
        .I5(Q[4]),
        .O(n_0_rxeq_adapt_done_reg_i_5__2));
LUT6 #(
    .INIT(64'h0001010000010000)) 
     rxeq_done_i_1__2
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(I7),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(rxeqscan_new_txcoeff_done),
        .O(O3));
LUT6 #(
    .INIT(64'hAAABFFFFAAAB0000)) 
     rxeq_lffs_sel_i_1__2
       (.I0(I13),
        .I1(n_0_rxeq_lffs_sel_i_2__2),
        .I2(Q[5]),
        .I3(I14),
        .I4(rxeq_adapt_done),
        .I5(I15),
        .O(O6));
LUT5 #(
    .INIT(32'hEFFFFFFF)) 
     rxeq_lffs_sel_i_2__2
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(rxeqscan_new_txcoeff_done),
        .I3(Q[4]),
        .I4(rxeqscan_lffs_sel),
        .O(n_0_rxeq_lffs_sel_i_2__2));
LUT6 #(
    .INIT(64'hAAAAAEFBAAAAA208)) 
     \rxeq_new_txcoeff[2]_i_1__2 
       (.I0(\n_0_rxeq_new_txcoeff[2]_i_2__2 ),
        .I1(I12),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\n_0_rxeq_new_txcoeff[2]_i_3__2 ),
        .I5(rxeq_new_txcoeff),
        .O(O4));
LUT6 #(
    .INIT(64'h0000001000000000)) 
     \rxeq_new_txcoeff[2]_i_2__2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(I7),
        .I5(new_txcoeff),
        .O(\n_0_rxeq_new_txcoeff[2]_i_2__2 ));
LUT6 #(
    .INIT(64'hFFFEFEEAFFFEFEE8)) 
     \rxeq_new_txcoeff[2]_i_3__2 
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(rxeqscan_new_txcoeff_done),
        .O(\n_0_rxeq_new_txcoeff[2]_i_3__2 ));
LUT6 #(
    .INIT(64'h0000000000000004)) 
     rxeq_new_txcoeff_req_i_1__2
       (.I0(rxeqscan_new_txcoeff_done),
        .I1(Q[4]),
        .I2(I7),
        .I3(Q[5]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(O2));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I18[0]),
        .Q(txcoeff_reg1[0]),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg1_reg[10] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I18[10]),
        .Q(txcoeff_reg1[10]),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg1_reg[11] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I18[11]),
        .Q(txcoeff_reg1[11]),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg1_reg[12] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I18[12]),
        .Q(txcoeff_reg1[12]),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg1_reg[13] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I18[13]),
        .Q(txcoeff_reg1[13]),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg1_reg[14] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I18[14]),
        .Q(txcoeff_reg1[14]),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg1_reg[15] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I18[15]),
        .Q(txcoeff_reg1[15]),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg1_reg[16] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I18[16]),
        .Q(txcoeff_reg1[16]),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg1_reg[17] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I18[17]),
        .Q(txcoeff_reg1[17]),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I18[1]),
        .Q(txcoeff_reg1[1]),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I18[2]),
        .Q(txcoeff_reg1[2]),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I18[3]),
        .Q(txcoeff_reg1[3]),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg1_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I18[4]),
        .Q(txcoeff_reg1[4]),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg1_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I18[5]),
        .Q(txcoeff_reg1[5]),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg1_reg[6] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I18[6]),
        .Q(txcoeff_reg1[6]),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg1_reg[7] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I18[7]),
        .Q(txcoeff_reg1[7]),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg1_reg[8] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I18[8]),
        .Q(txcoeff_reg1[8]),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg1_reg[9] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I18[9]),
        .Q(txcoeff_reg1[9]),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txcoeff_reg1[0]),
        .Q(txcoeff_reg2[0]),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg2_reg[10] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txcoeff_reg1[10]),
        .Q(txcoeff_reg2[10]),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg2_reg[11] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txcoeff_reg1[11]),
        .Q(txcoeff_reg2[11]),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg2_reg[12] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txcoeff_reg1[12]),
        .Q(txcoeff_reg2[12]),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg2_reg[13] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txcoeff_reg1[13]),
        .Q(txcoeff_reg2[13]),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg2_reg[14] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txcoeff_reg1[14]),
        .Q(txcoeff_reg2[14]),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg2_reg[15] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txcoeff_reg1[15]),
        .Q(txcoeff_reg2[15]),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg2_reg[16] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txcoeff_reg1[16]),
        .Q(txcoeff_reg2[16]),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg2_reg[17] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txcoeff_reg1[17]),
        .Q(txcoeff_reg2[17]),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txcoeff_reg1[1]),
        .Q(txcoeff_reg2[1]),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txcoeff_reg1[2]),
        .Q(txcoeff_reg2[2]),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txcoeff_reg1[3]),
        .Q(txcoeff_reg2[3]),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg2_reg[4] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txcoeff_reg1[4]),
        .Q(txcoeff_reg2[4]),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg2_reg[5] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txcoeff_reg1[5]),
        .Q(txcoeff_reg2[5]),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg2_reg[6] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txcoeff_reg1[6]),
        .Q(txcoeff_reg2[6]),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg2_reg[7] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txcoeff_reg1[7]),
        .Q(txcoeff_reg2[7]),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg2_reg[8] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txcoeff_reg1[8]),
        .Q(txcoeff_reg2[8]),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txcoeff_reg2_reg[9] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txcoeff_reg1[9]),
        .Q(txcoeff_reg2[9]),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txpreset_reg1_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I17[0]),
        .Q(txpreset_reg1[0]),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txpreset_reg1_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I17[1]),
        .Q(txpreset_reg1[1]),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txpreset_reg1_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I17[2]),
        .Q(txpreset_reg1[2]),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txpreset_reg1_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(I17[3]),
        .Q(txpreset_reg1[3]),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txpreset_reg2_reg[0] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txpreset_reg1[0]),
        .Q(txpreset_reg2[0]),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txpreset_reg2_reg[1] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txpreset_reg1[1]),
        .Q(txpreset_reg2[1]),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txpreset_reg2_reg[2] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txpreset_reg1[2]),
        .Q(txpreset_reg2[2]),
        .R(SR));
(* ASYNC_REG *) 
   (* keep = "yes" *) 
   FDRE \txpreset_reg2_reg[3] 
       (.C(pipe_pclk_in),
        .CE(\<const1> ),
        .D(txpreset_reg1[3]),
        .Q(txpreset_reg2[3]),
        .R(SR));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;

    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (weak1, weak0) GSR = GSR_int;
    assign (weak1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
