--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\EDA\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s
1 -n 3 -fastpaths -xml glib_top.twx glib_top.ncd -o glib_top.twr glib_top.pcf

Design file:              glib_top.ncd
Physical constraint file: glib_top.pcf
Device,package,speed:     xc6vlx130t,ff1156,C,-1 (PRODUCTION 1.17 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk125_2_p = PERIOD TIMEGRP "clk125_2_p" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk125_2_p = PERIOD TIMEGRP "clk125_2_p" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y9.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y9.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Logical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Location pin: BUFR_X2Y7.I
  Clock network: user_clk125_2
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk125_2_n = PERIOD TIMEGRP "clk125_2_n" TS_clk125_2_p 
PHASE 4 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2456 paths analyzed, 401 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Paths for end point system/rst/clkdiv/cnt_0 (SLICE_X29Y141.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.921ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/clkdiv/reset_gen/SRL16E (FF)
  Destination:          system/rst/clkdiv/cnt_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.974ns (Levels of Logic = 1)
  Clock Path Skew:      -0.070ns (0.883 - 0.953)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/clkdiv/reset_gen/SRL16E to system/rst/clkdiv/cnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y147.C      Treg                  1.579   system/rst/clkdiv/rst_b
                                                       system/rst/clkdiv/reset_gen/SRL16E
    SLICE_X28Y147.A4     net (fanout=2)        0.419   system/rst/clkdiv/rst_b
    SLICE_X28Y147.A      Tilo                  0.068   system/rst/clkdiv/rst_b_inv
                                                       system/rst/clkdiv/rst_b_inv1_INV_0
    SLICE_X29Y141.SR     net (fanout=7)        0.613   system/rst/clkdiv/rst_b_inv
    SLICE_X29Y141.CLK    Trck                  0.295   system/rst/clkdiv/cnt<3>
                                                       system/rst/clkdiv/cnt_0
    -------------------------------------------------  ---------------------------
    Total                                      2.974ns (1.942ns logic, 1.032ns route)
                                                       (65.3% logic, 34.7% route)

--------------------------------------------------------------------------------

Paths for end point system/rst/clkdiv/cnt_1 (SLICE_X29Y141.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.921ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/clkdiv/reset_gen/SRL16E (FF)
  Destination:          system/rst/clkdiv/cnt_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.974ns (Levels of Logic = 1)
  Clock Path Skew:      -0.070ns (0.883 - 0.953)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/clkdiv/reset_gen/SRL16E to system/rst/clkdiv/cnt_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y147.C      Treg                  1.579   system/rst/clkdiv/rst_b
                                                       system/rst/clkdiv/reset_gen/SRL16E
    SLICE_X28Y147.A4     net (fanout=2)        0.419   system/rst/clkdiv/rst_b
    SLICE_X28Y147.A      Tilo                  0.068   system/rst/clkdiv/rst_b_inv
                                                       system/rst/clkdiv/rst_b_inv1_INV_0
    SLICE_X29Y141.SR     net (fanout=7)        0.613   system/rst/clkdiv/rst_b_inv
    SLICE_X29Y141.CLK    Trck                  0.295   system/rst/clkdiv/cnt<3>
                                                       system/rst/clkdiv/cnt_1
    -------------------------------------------------  ---------------------------
    Total                                      2.974ns (1.942ns logic, 1.032ns route)
                                                       (65.3% logic, 34.7% route)

--------------------------------------------------------------------------------

Paths for end point system/rst/clkdiv/cnt_2 (SLICE_X29Y141.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.921ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/clkdiv/reset_gen/SRL16E (FF)
  Destination:          system/rst/clkdiv/cnt_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.974ns (Levels of Logic = 1)
  Clock Path Skew:      -0.070ns (0.883 - 0.953)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/clkdiv/reset_gen/SRL16E to system/rst/clkdiv/cnt_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y147.C      Treg                  1.579   system/rst/clkdiv/rst_b
                                                       system/rst/clkdiv/reset_gen/SRL16E
    SLICE_X28Y147.A4     net (fanout=2)        0.419   system/rst/clkdiv/rst_b
    SLICE_X28Y147.A      Tilo                  0.068   system/rst/clkdiv/rst_b_inv
                                                       system/rst/clkdiv/rst_b_inv1_INV_0
    SLICE_X29Y141.SR     net (fanout=7)        0.613   system/rst/clkdiv/rst_b_inv
    SLICE_X29Y141.CLK    Trck                  0.295   system/rst/clkdiv/cnt<3>
                                                       system/rst/clkdiv/cnt_2
    -------------------------------------------------  ---------------------------
    Total                                      2.974ns (1.942ns logic, 1.032ns route)
                                                       (65.3% logic, 34.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk125_2_n = PERIOD TIMEGRP "clk125_2_n" TS_clk125_2_p PHASE 4 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/rst/clkdiv/d25 (SLICE_X31Y147.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.091ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/rst/clkdiv/cnt_24 (FF)
  Destination:          system/rst/clkdiv/d25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.127ns (Levels of Logic = 0)
  Clock Path Skew:      0.036ns (0.444 - 0.408)
  Source Clock:         user_clk125_2_bufg rising at 12.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/rst/clkdiv/cnt_24 to system/rst/clkdiv/d25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y147.AQ     Tcko                  0.098   system/rst/clkdiv/cnt<24>
                                                       system/rst/clkdiv/cnt_24
    SLICE_X31Y147.DX     net (fanout=2)        0.105   system/rst/clkdiv/cnt<24>
    SLICE_X31Y147.CLK    Tckdi       (-Th)     0.076   system/rst/d25
                                                       system/rst/clkdiv/d25
    -------------------------------------------------  ---------------------------
    Total                                      0.127ns (0.022ns logic, 0.105ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------

Paths for end point system/rst/d25_d (SLICE_X33Y147.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.123ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/rst/clkdiv/d25 (FF)
  Destination:          system/rst/d25_d (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.163ns (Levels of Logic = 0)
  Clock Path Skew:      0.040ns (0.450 - 0.410)
  Source Clock:         user_clk125_2_bufg rising at 12.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/rst/clkdiv/d25 to system/rst/d25_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y147.DQ     Tcko                  0.098   system/rst/d25
                                                       system/rst/clkdiv/d25
    SLICE_X33Y147.DX     net (fanout=2)        0.141   system/rst/d25
    SLICE_X33Y147.CLK    Tckdi       (-Th)     0.076   system/rst/d25_d
                                                       system/rst/d25_d
    -------------------------------------------------  ---------------------------
    Total                                      0.163ns (0.022ns logic, 0.141ns route)
                                                       (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (SLICE_X99Y111.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.137ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (FF)
  Destination:          system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.137ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/clk_ds_i rising at 12.000ns
  Destination Clock:    system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/clk_ds_i rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done to system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y111.DQ     Tcko                  0.098   system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
                                                       system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    SLICE_X99Y111.D4     net (fanout=2)        0.096   system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
    SLICE_X99Y111.CLK    Tah         (-Th)     0.057   system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
                                                       system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done_rstpot1
                                                       system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    -------------------------------------------------  ---------------------------
    Total                                      0.137ns (0.041ns logic, 0.096ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk125_2_n = PERIOD TIMEGRP "clk125_2_n" TS_clk125_2_p PHASE 4 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y9.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y9.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Logical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Location pin: BUFR_X2Y7.I
  Clock network: user_clk125_2
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_phy_en_phy_eth_clk125_out = PERIOD TIMEGRP         
"system/phy_en.phy_eth/clk125_out" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 44374 paths analyzed, 13529 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.191ns.
--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_2 (SLICE_X87Y139.C1), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.809ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/pkt_payload_drop_sig (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.127ns (Levels of Logic = 4)
  Clock Path Skew:      -0.029ns (0.079 - 0.108)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/pkt_payload_drop_sig to system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y132.BQ     Tcko                  0.381   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/pkt_payload_drop_sig
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/pkt_payload_drop_sig
    SLICE_X63Y152.D1     net (fanout=1)        2.101   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/pkt_payload_drop_sig
    SLICE_X63Y152.D      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/payload_addr<10>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/pkt_drop_payload1
    SLICE_X82Y130.C2     net (fanout=49)       2.625   system/phy_en.phy_ipb_ctrl/udp_if/pkt_drop_payload
    SLICE_X82Y130.CMUX   Tilo                  0.198   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.event_data<1>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT61
    SLICE_X82Y130.A1     net (fanout=1)        0.603   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT6
    SLICE_X82Y130.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.event_data<1>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT63
    SLICE_X87Y139.C1     net (fanout=1)        1.010   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT<2>
    SLICE_X87Y139.CLK    Tas                   0.073   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<2>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history[127]_history[119]_mux_22_OUT511
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_2
    -------------------------------------------------  ---------------------------
    Total                                      7.127ns (0.788ns logic, 6.339ns route)
                                                       (11.1% logic, 88.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.983ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/pkt_drop_payload_sig (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.952ns (Levels of Logic = 4)
  Clock Path Skew:      -0.030ns (0.079 - 0.109)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/pkt_drop_payload_sig to system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y131.BQ     Tcko                  0.381   system/phy_en.phy_ipb_ctrl/udp_if/pkt_byteswap
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/pkt_drop_payload_sig
    SLICE_X63Y152.D4     net (fanout=2)        1.926   system/phy_en.phy_ipb_ctrl/udp_if/pkt_byteswap
    SLICE_X63Y152.D      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/payload_addr<10>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/pkt_drop_payload1
    SLICE_X82Y130.C2     net (fanout=49)       2.625   system/phy_en.phy_ipb_ctrl/udp_if/pkt_drop_payload
    SLICE_X82Y130.CMUX   Tilo                  0.198   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.event_data<1>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT61
    SLICE_X82Y130.A1     net (fanout=1)        0.603   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT6
    SLICE_X82Y130.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.event_data<1>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT63
    SLICE_X87Y139.C1     net (fanout=1)        1.010   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT<2>
    SLICE_X87Y139.CLK    Tas                   0.073   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<2>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history[127]_history[119]_mux_22_OUT511
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_2
    -------------------------------------------------  ---------------------------
    Total                                      6.952ns (0.788ns logic, 6.164ns route)
                                                       (11.3% logic, 88.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.484ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tlast (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.436ns (Levels of Logic = 4)
  Clock Path Skew:      -0.045ns (0.917 - 0.962)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tlast to system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y115.AQ     Tcko                  0.337   system/mac_rx_last<2>
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tlast
    SLICE_X82Y121.A1     net (fanout=2)        1.010   system/mac_rx_last<2>
    SLICE_X82Y121.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_GND_186_o_GND_186_o_mux_22_OUT32
                                                       system/phy_en.phy_ipb_ctrl/udp_if/my_rx_last1
    SLICE_X82Y130.C1     net (fanout=42)       1.069   system/phy_en.phy_ipb_ctrl/udp_if/my_rx_last
    SLICE_X82Y130.CMUX   Tilo                  0.198   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.event_data<1>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT61
    SLICE_X82Y130.A1     net (fanout=1)        0.603   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT6
    SLICE_X82Y130.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.event_data<1>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT63
    SLICE_X87Y139.C1     net (fanout=1)        1.010   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT<2>
    SLICE_X87Y139.CLK    Tas                   0.073   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<2>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history[127]_history[119]_mux_22_OUT511
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_2
    -------------------------------------------------  ---------------------------
    Total                                      4.436ns (0.744ns logic, 3.692ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/ARP/build_packet.buf_to_load_int_47 (SLICE_X65Y118.CE), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.931ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ARP/build_packet.buf_to_load_int_47 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.904ns (Levels of Logic = 2)
  Clock Path Skew:      -0.130ns (0.643 - 0.773)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/phy_en.phy_ipb_ctrl/udp_if/ARP/build_packet.buf_to_load_int_47
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y115.AMUX   Tshcko                0.465   system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X86Y126.A3     net (fanout=140)      1.203   system/mac_rx_valid<2>
    SLICE_X86Y126.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/status_request.pkt_data<29>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X56Y144.D4     net (fanout=538)      2.832   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset
    SLICE_X56Y144.DMUX   Tilo                  0.191   system/phy_en.phy_ipb_ctrl/udp_if/ARP/_n0113
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ARP/_n0113_inv1
    SLICE_X65Y118.CE     net (fanout=13)       1.827   system/phy_en.phy_ipb_ctrl/udp_if/ARP/_n0113_inv
    SLICE_X65Y118.CLK    Tceck                 0.318   system/phy_en.phy_ipb_ctrl/udp_if/ARP/build_packet.buf_to_load_int<47>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ARP/build_packet.buf_to_load_int_47
    -------------------------------------------------  ---------------------------
    Total                                      6.904ns (1.042ns logic, 5.862ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.670ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ARP/build_packet.buf_to_load_int_47 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.089ns (Levels of Logic = 2)
  Clock Path Skew:      -0.206ns (0.814 - 1.020)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch to system/phy_en.phy_ipb_ctrl/udp_if/ARP/build_packet.buf_to_load_int_47
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y126.AMUX   Tshcko                0.465   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_buf<10>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X86Y126.A6     net (fanout=2)        0.388   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X86Y126.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/status_request.pkt_data<29>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X56Y144.D4     net (fanout=538)      2.832   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset
    SLICE_X56Y144.DMUX   Tilo                  0.191   system/phy_en.phy_ipb_ctrl/udp_if/ARP/_n0113
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ARP/_n0113_inv1
    SLICE_X65Y118.CE     net (fanout=13)       1.827   system/phy_en.phy_ipb_ctrl/udp_if/ARP/_n0113_inv
    SLICE_X65Y118.CLK    Tceck                 0.318   system/phy_en.phy_ipb_ctrl/udp_if/ARP/build_packet.buf_to_load_int<47>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ARP/build_packet.buf_to_load_int_47
    -------------------------------------------------  ---------------------------
    Total                                      6.089ns (1.042ns logic, 5.047ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.894ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ARP/build_packet.buf_to_load_int_47 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.941ns (Levels of Logic = 1)
  Clock Path Skew:      -0.130ns (0.643 - 0.773)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/phy_en.phy_ipb_ctrl/udp_if/ARP/build_packet.buf_to_load_int_47
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y115.AMUX   Tshcko                0.465   system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X56Y144.D2     net (fanout=140)      3.135   system/mac_rx_valid<2>
    SLICE_X56Y144.DMUX   Tilo                  0.196   system/phy_en.phy_ipb_ctrl/udp_if/ARP/_n0113
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ARP/_n0113_inv1
    SLICE_X65Y118.CE     net (fanout=13)       1.827   system/phy_en.phy_ipb_ctrl/udp_if/ARP/_n0113_inv
    SLICE_X65Y118.CLK    Tceck                 0.318   system/phy_en.phy_ipb_ctrl/udp_if/ARP/build_packet.buf_to_load_int<47>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ARP/build_packet.buf_to_load_int_47
    -------------------------------------------------  ---------------------------
    Total                                      5.941ns (0.979ns logic, 4.962ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/ARP/build_packet.buf_to_load_int_31 (SLICE_X58Y116.CE), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.026ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ARP/build_packet.buf_to_load_int_31 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.775ns (Levels of Logic = 2)
  Clock Path Skew:      -0.164ns (0.609 - 0.773)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/phy_en.phy_ipb_ctrl/udp_if/ARP/build_packet.buf_to_load_int_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y115.AMUX   Tshcko                0.465   system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X86Y126.A3     net (fanout=140)      1.203   system/mac_rx_valid<2>
    SLICE_X86Y126.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/status_request.pkt_data<29>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X56Y144.D4     net (fanout=538)      2.832   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset
    SLICE_X56Y144.DMUX   Tilo                  0.191   system/phy_en.phy_ipb_ctrl/udp_if/ARP/_n0113
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ARP/_n0113_inv1
    SLICE_X58Y116.CE     net (fanout=13)       1.698   system/phy_en.phy_ipb_ctrl/udp_if/ARP/_n0113_inv
    SLICE_X58Y116.CLK    Tceck                 0.318   system/phy_en.phy_ipb_ctrl/udp_if/ARP/build_packet.buf_to_load_int<34>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ARP/build_packet.buf_to_load_int_31
    -------------------------------------------------  ---------------------------
    Total                                      6.775ns (1.042ns logic, 5.733ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.765ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ARP/build_packet.buf_to_load_int_31 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.960ns (Levels of Logic = 2)
  Clock Path Skew:      -0.240ns (0.780 - 1.020)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch to system/phy_en.phy_ipb_ctrl/udp_if/ARP/build_packet.buf_to_load_int_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y126.AMUX   Tshcko                0.465   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_buf<10>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X86Y126.A6     net (fanout=2)        0.388   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X86Y126.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/status_request.pkt_data<29>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X56Y144.D4     net (fanout=538)      2.832   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset
    SLICE_X56Y144.DMUX   Tilo                  0.191   system/phy_en.phy_ipb_ctrl/udp_if/ARP/_n0113
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ARP/_n0113_inv1
    SLICE_X58Y116.CE     net (fanout=13)       1.698   system/phy_en.phy_ipb_ctrl/udp_if/ARP/_n0113_inv
    SLICE_X58Y116.CLK    Tceck                 0.318   system/phy_en.phy_ipb_ctrl/udp_if/ARP/build_packet.buf_to_load_int<34>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ARP/build_packet.buf_to_load_int_31
    -------------------------------------------------  ---------------------------
    Total                                      5.960ns (1.042ns logic, 4.918ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.989ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ARP/build_packet.buf_to_load_int_31 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.812ns (Levels of Logic = 1)
  Clock Path Skew:      -0.164ns (0.609 - 0.773)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/phy_en.phy_ipb_ctrl/udp_if/ARP/build_packet.buf_to_load_int_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y115.AMUX   Tshcko                0.465   system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X56Y144.D2     net (fanout=140)      3.135   system/mac_rx_valid<2>
    SLICE_X56Y144.DMUX   Tilo                  0.196   system/phy_en.phy_ipb_ctrl/udp_if/ARP/_n0113
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ARP/_n0113_inv1
    SLICE_X58Y116.CE     net (fanout=13)       1.698   system/phy_en.phy_ipb_ctrl/udp_if/ARP/_n0113_inv
    SLICE_X58Y116.CLK    Tceck                 0.318   system/phy_en.phy_ipb_ctrl/udp_if/ARP/build_packet.buf_to_load_int<34>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ARP/build_packet.buf_to_load_int_31
    -------------------------------------------------  ---------------------------
    Total                                      5.812ns (0.979ns logic, 4.833ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_phy_en_phy_eth_clk125_out = PERIOD TIMEGRP
        "system/phy_en.phy_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/internal_ram_shim/end_address_buf_0_12 (SLICE_X78Y120.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.002ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/rx_ram_mux/rxram_end_addr_12 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/internal_ram_shim/end_address_buf_0_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.105ns (Levels of Logic = 0)
  Clock Path Skew:      0.103ns (0.490 - 0.387)
  Source Clock:         system/mac_clk<2> rising at 8.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/rx_ram_mux/rxram_end_addr_12 to system/phy_en.phy_ipb_ctrl/udp_if/internal_ram_shim/end_address_buf_0_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y119.AQ     Tcko                  0.098   system/phy_en.phy_ipb_ctrl/udp_if/rxram_end_addr<12>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_ram_mux/rxram_end_addr_12
    SLICE_X78Y120.AX     net (fanout=2)        0.096   system/phy_en.phy_ipb_ctrl/udp_if/rxram_end_addr<12>
    SLICE_X78Y120.CLK    Tckdi       (-Th)     0.089   system/phy_en.phy_ipb_ctrl/udp_if/internal_ram_shim/end_address_buf_0<12>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/internal_ram_shim/end_address_buf_0_12
    -------------------------------------------------  ---------------------------
    Total                                      0.105ns (0.009ns logic, 0.096ns route)
                                                       (8.6% logic, 91.4% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/internal_ram_shim/end_address_buf_1_12 (SLICE_X76Y120.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.051ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/rx_ram_mux/rxram_end_addr_12 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/internal_ram_shim/end_address_buf_1_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.152ns (Levels of Logic = 0)
  Clock Path Skew:      0.101ns (0.488 - 0.387)
  Source Clock:         system/mac_clk<2> rising at 8.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/rx_ram_mux/rxram_end_addr_12 to system/phy_en.phy_ipb_ctrl/udp_if/internal_ram_shim/end_address_buf_1_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y119.AQ     Tcko                  0.098   system/phy_en.phy_ipb_ctrl/udp_if/rxram_end_addr<12>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_ram_mux/rxram_end_addr_12
    SLICE_X76Y120.AX     net (fanout=2)        0.143   system/phy_en.phy_ipb_ctrl/udp_if/rxram_end_addr<12>
    SLICE_X76Y120.CLK    Tckdi       (-Th)     0.089   system/phy_en.phy_ipb_ctrl/udp_if/internal_ram_shim/end_address_buf_1<12>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/internal_ram_shim/end_address_buf_1_12
    -------------------------------------------------  ---------------------------
    Total                                      0.152ns (0.009ns logic, 0.143ns route)
                                                       (5.9% logic, 94.1% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_eth/sgmii/gtx_resetn (SLICE_X90Y101.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.058ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_eth/sgmii/gtx_pre_resetn (FF)
  Destination:          system/phy_en.phy_eth/sgmii/gtx_resetn (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.067ns (Levels of Logic = 1)
  Clock Path Skew:      0.009ns (0.052 - 0.043)
  Source Clock:         system/mac_clk<2> rising at 8.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_eth/sgmii/gtx_pre_resetn to system/phy_en.phy_eth/sgmii/gtx_resetn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y101.BQ     Tcko                  0.098   system/phy_en.phy_eth/sgmii/gtx_pre_resetn
                                                       system/phy_en.phy_eth/sgmii/gtx_pre_resetn
    SLICE_X90Y101.A6     net (fanout=1)        0.045   system/phy_en.phy_eth/sgmii/gtx_pre_resetn
    SLICE_X90Y101.CLK    Tah         (-Th)     0.076   system/phy_en.phy_eth/sgmii/gtx_resetn
                                                       system/phy_en.phy_eth/sgmii/Mmux_gtx_pre_resetn_GND_249_o_MUX_1890_o11
                                                       system/phy_en.phy_eth/sgmii/gtx_resetn
    -------------------------------------------------  ---------------------------
    Total                                      0.067ns (0.022ns logic, 0.045ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_phy_en_phy_eth_clk125_out = PERIOD TIMEGRP
        "system/phy_en.phy_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/phy_en.phy_eth/clkbuf/I
  Logical resource: system/phy_en.phy_eth/clkbuf/I
  Location pin: BUFR_X2Y5.I
  Clock network: system/phy_en.phy_eth/clk125_out
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Logical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y10.RXUSRCLK2
  Clock network: system/mac_clk<2>
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Logical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Location pin: GTXE1_X0Y10.TXUSRCLK2
  Clock network: system/mac_clk<2>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_amc_p0_en_amc_p0_eth_clk125_out = PERIOD TIMEGRP   
      "system/amc_p0_en.amc_p0_eth/clk125_out" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 44402 paths analyzed, 13532 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.202ns.
--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_mask_14 (SLICE_X85Y84.CE), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.798ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_mask_14 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.030ns (Levels of Logic = 2)
  Clock Path Skew:      -0.137ns (0.881 - 1.018)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_mask_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y66.DMUX    Tshcko                0.422   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X72Y59.A4      net (fanout=140)      1.727   system/mac_rx_valid<0>
    SLICE_X72Y59.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ipbus_pkt.pkt_data<20>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X62Y56.C2      net (fanout=539)      1.452   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X62Y56.CMUX    Tilo                  0.191   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0383_inv
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0386_inv1
    SLICE_X85Y84.CE      net (fanout=27)       2.852   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0386_inv
    SLICE_X85Y84.CLK     Tceck                 0.318   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_mask<21>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_mask_14
    -------------------------------------------------  ---------------------------
    Total                                      7.030ns (0.999ns logic, 6.031ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.316ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_mask_14 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.614ns (Levels of Logic = 2)
  Clock Path Skew:      -0.035ns (0.710 - 0.745)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_mask_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y83.AMUX    Tshcko                0.465   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_buf<10>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X72Y59.A6      net (fanout=2)        1.268   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X72Y59.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ipbus_pkt.pkt_data<20>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X62Y56.C2      net (fanout=539)      1.452   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X62Y56.CMUX    Tilo                  0.191   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0383_inv
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0386_inv1
    SLICE_X85Y84.CE      net (fanout=27)       2.852   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0386_inv
    SLICE_X85Y84.CLK     Tceck                 0.318   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_mask<21>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_mask_14
    -------------------------------------------------  ---------------------------
    Total                                      6.614ns (1.042ns logic, 5.572ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.596ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_mask_14 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.232ns (Levels of Logic = 1)
  Clock Path Skew:      -0.137ns (0.881 - 1.018)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_mask_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y66.DMUX    Tshcko                0.422   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X62Y56.C5      net (fanout=140)      2.449   system/mac_rx_valid<0>
    SLICE_X62Y56.CMUX    Tilo                  0.191   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0383_inv
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0386_inv1
    SLICE_X85Y84.CE      net (fanout=27)       2.852   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0386_inv
    SLICE_X85Y84.CLK     Tceck                 0.318   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_mask<21>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_mask_14
    -------------------------------------------------  ---------------------------
    Total                                      6.232ns (0.931ns logic, 5.301ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_mask_16 (SLICE_X85Y84.CE), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.798ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_mask_16 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.030ns (Levels of Logic = 2)
  Clock Path Skew:      -0.137ns (0.881 - 1.018)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_mask_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y66.DMUX    Tshcko                0.422   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X72Y59.A4      net (fanout=140)      1.727   system/mac_rx_valid<0>
    SLICE_X72Y59.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ipbus_pkt.pkt_data<20>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X62Y56.C2      net (fanout=539)      1.452   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X62Y56.CMUX    Tilo                  0.191   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0383_inv
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0386_inv1
    SLICE_X85Y84.CE      net (fanout=27)       2.852   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0386_inv
    SLICE_X85Y84.CLK     Tceck                 0.318   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_mask<21>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_mask_16
    -------------------------------------------------  ---------------------------
    Total                                      7.030ns (0.999ns logic, 6.031ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.316ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_mask_16 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.614ns (Levels of Logic = 2)
  Clock Path Skew:      -0.035ns (0.710 - 0.745)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_mask_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y83.AMUX    Tshcko                0.465   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_buf<10>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X72Y59.A6      net (fanout=2)        1.268   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X72Y59.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ipbus_pkt.pkt_data<20>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X62Y56.C2      net (fanout=539)      1.452   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X62Y56.CMUX    Tilo                  0.191   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0383_inv
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0386_inv1
    SLICE_X85Y84.CE      net (fanout=27)       2.852   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0386_inv
    SLICE_X85Y84.CLK     Tceck                 0.318   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_mask<21>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_mask_16
    -------------------------------------------------  ---------------------------
    Total                                      6.614ns (1.042ns logic, 5.572ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.596ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_mask_16 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.232ns (Levels of Logic = 1)
  Clock Path Skew:      -0.137ns (0.881 - 1.018)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_mask_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y66.DMUX    Tshcko                0.422   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X62Y56.C5      net (fanout=140)      2.449   system/mac_rx_valid<0>
    SLICE_X62Y56.CMUX    Tilo                  0.191   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0383_inv
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0386_inv1
    SLICE_X85Y84.CE      net (fanout=27)       2.852   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0386_inv
    SLICE_X85Y84.CLK     Tceck                 0.318   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_mask<21>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_mask_16
    -------------------------------------------------  ---------------------------
    Total                                      6.232ns (0.931ns logic, 5.301ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_mask_19 (SLICE_X85Y84.CE), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.798ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_mask_19 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.030ns (Levels of Logic = 2)
  Clock Path Skew:      -0.137ns (0.881 - 1.018)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_mask_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y66.DMUX    Tshcko                0.422   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X72Y59.A4      net (fanout=140)      1.727   system/mac_rx_valid<0>
    SLICE_X72Y59.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ipbus_pkt.pkt_data<20>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X62Y56.C2      net (fanout=539)      1.452   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X62Y56.CMUX    Tilo                  0.191   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0383_inv
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0386_inv1
    SLICE_X85Y84.CE      net (fanout=27)       2.852   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0386_inv
    SLICE_X85Y84.CLK     Tceck                 0.318   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_mask<21>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_mask_19
    -------------------------------------------------  ---------------------------
    Total                                      7.030ns (0.999ns logic, 6.031ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.316ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_mask_19 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.614ns (Levels of Logic = 2)
  Clock Path Skew:      -0.035ns (0.710 - 0.745)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_mask_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y83.AMUX    Tshcko                0.465   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_buf<10>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X72Y59.A6      net (fanout=2)        1.268   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X72Y59.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ipbus_pkt.pkt_data<20>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X62Y56.C2      net (fanout=539)      1.452   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X62Y56.CMUX    Tilo                  0.191   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0383_inv
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0386_inv1
    SLICE_X85Y84.CE      net (fanout=27)       2.852   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0386_inv
    SLICE_X85Y84.CLK     Tceck                 0.318   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_mask<21>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_mask_19
    -------------------------------------------------  ---------------------------
    Total                                      6.614ns (1.042ns logic, 5.572ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.596ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_mask_19 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.232ns (Levels of Logic = 1)
  Clock Path Skew:      -0.137ns (0.881 - 1.018)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_mask_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y66.DMUX    Tshcko                0.422   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X62Y56.C5      net (fanout=140)      2.449   system/mac_rx_valid<0>
    SLICE_X62Y56.CMUX    Tilo                  0.191   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0383_inv
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0386_inv1
    SLICE_X85Y84.CE      net (fanout=27)       2.852   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0386_inv
    SLICE_X85Y84.CLK     Tceck                 0.318   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_mask<21>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_mask_19
    -------------------------------------------------  ---------------------------
    Total                                      6.232ns (0.931ns logic, 5.301ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_amc_p0_en_amc_p0_eth_clk125_out = PERIOD TIMEGRP
        "system/amc_p0_en.amc_p0_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i (GTXE1_X0Y9.TXDATA4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.019ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_eth/basex/mgt_tx_data_r_4 (FF)
  Destination:          system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i (HSIO)
  Requirement:          0.000ns
  Data Path Delay:      0.447ns (Levels of Logic = 0)
  Clock Path Skew:      0.428ns (1.151 - 0.723)
  Source Clock:         system/mac_clk<0> rising at 8.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/mgt_tx_data_r_4 to system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y89.AMUX    Tshcko                0.375   system/amc_p0_en.amc_p0_eth/basex/mgt_tx_data_r<3>
                                                       system/amc_p0_en.amc_p0_eth/basex/mgt_tx_data_r_4
    GTXE1_X0Y9.TXDATA4   net (fanout=1)        0.937   system/amc_p0_en.amc_p0_eth/basex/mgt_tx_data_r<4>
    GTXE1_X0Y9.TXUSRCLK2 Tgtxckc_TXDATA(-Th)     0.865   system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i
                                                       system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i
    -------------------------------------------------  ---------------------------
    Total                                      0.447ns (-0.490ns logic, 0.937ns route)
                                                       (-109.6% logic, 209.6% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/internal_ram/Mram_ram (RAMB36_X6Y14.DIADI0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.023ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_ram_mux/dia_0 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/internal_ram/Mram_ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.177ns (Levels of Logic = 0)
  Clock Path Skew:      0.154ns (0.480 - 0.326)
  Source Clock:         system/mac_clk<0> rising at 8.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_ram_mux/dia_0 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/internal_ram/Mram_ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X94Y69.AQ         Tcko                  0.098   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/dia<3>
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_ram_mux/dia_0
    RAMB36_X6Y14.DIADI0     net (fanout=1)        0.277   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/dia<0>
    RAMB36_X6Y14.CLKARDCLKL Trckd_DIA   (-Th)     0.198   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/internal_ram/Mram_ram
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/internal_ram/Mram_ram
    ----------------------------------------------------  ---------------------------
    Total                                         0.177ns (-0.100ns logic, 0.277ns route)
                                                          (-56.5% logic, 156.5% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac (TEMAC_X0Y0.PHYEMACRXDISPERR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.030ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_eth/basex/rxdisperr_r (FF)
  Destination:          system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.067ns (Levels of Logic = 0)
  Clock Path Skew:      0.037ns (0.365 - 0.328)
  Source Clock:         system/mac_clk<0> rising at 8.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_eth/basex/rxdisperr_r to system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X96Y88.CQ             Tcko                  0.115   system/amc_p0_en.amc_p0_eth/basex/rxdisperr_r
                                                              system/amc_p0_en.amc_p0_eth/basex/rxdisperr_r
    TEMAC_X0Y0.PHYEMACRXDISPERR net (fanout=1)        0.274   system/amc_p0_en.amc_p0_eth/basex/rxdisperr_r
    TEMAC_X0Y0.PHYEMACGTXCLK    Tmacckd_ERROR(-Th)     0.322   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac
                                                              system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac
    --------------------------------------------------------  ---------------------------
    Total                                             0.067ns (-0.207ns logic, 0.274ns route)
                                                              (-309.0% logic, 409.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_amc_p0_en_amc_p0_eth_clk125_out = PERIOD TIMEGRP
        "system/amc_p0_en.amc_p0_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/amc_p0_en.amc_p0_eth/clkbuf/I
  Logical resource: system/amc_p0_en.amc_p0_eth/clkbuf/I
  Location pin: BUFR_X2Y4.I
  Clock network: system/amc_p0_en.amc_p0_eth/clk125_out
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Logical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y9.RXUSRCLK2
  Clock network: system/mac_clk<0>
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Logical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Location pin: GTXE1_X0Y9.TXUSRCLK2
  Clock network: system/mac_clk<0>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_xpoint1_clk1_p = PERIOD TIMEGRP "xpoint1_clk1_p" 25 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_xpoint1_clk1_p = PERIOD TIMEGRP "xpoint1_clk1_p" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.739ns (period - min period limit)
  Period: 4.167ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Location pin: MMCM_ADV_X0Y5.CLKOUT0
  Clock network: system/gbt_phase_monitoring/ttclk_pll/clkout0
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_xpoint1_clk1_n = PERIOD TIMEGRP "xpoint1_clk1_n" 
TS_xpoint1_clk1_p PHASE         12.5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 721 paths analyzed, 111 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/fsm_sync (SLICE_X31Y36.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     18.143ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd1 (FF)
  Destination:          system/cdce_synch/fsm_sync (FF)
  Requirement:          25.000ns
  Data Path Delay:      6.976ns (Levels of Logic = 1)
  Clock Path Skew:      0.154ns (1.603 - 1.449)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd1 to system/cdce_synch/fsm_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y149.DMUX   Tshcko                0.422   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X28Y71.A1      net (fanout=23)       4.583   system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X28Y71.A       Tilo                  0.068   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X31Y36.CE      net (fanout=2)        1.585   system/cdce_synch/_n0067_inv
    SLICE_X31Y36.CLK     Tceck                 0.318   cdce_sync_OBUF
                                                       system/cdce_synch/fsm_sync
    -------------------------------------------------  ---------------------------
    Total                                      6.976ns (0.808ns logic, 6.168ns route)
                                                       (11.6% logic, 88.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.911ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd2 (FF)
  Destination:          system/cdce_synch/fsm_sync (FF)
  Requirement:          25.000ns
  Data Path Delay:      6.208ns (Levels of Logic = 1)
  Clock Path Skew:      0.154ns (1.603 - 1.449)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd2 to system/cdce_synch/fsm_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y149.DQ     Tcko                  0.337   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X28Y71.A2      net (fanout=22)       3.900   system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X28Y71.A       Tilo                  0.068   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X31Y36.CE      net (fanout=2)        1.585   system/cdce_synch/_n0067_inv
    SLICE_X31Y36.CLK     Tceck                 0.318   cdce_sync_OBUF
                                                       system/cdce_synch/fsm_sync
    -------------------------------------------------  ---------------------------
    Total                                      6.208ns (0.723ns logic, 5.485ns route)
                                                       (11.6% logic, 88.4% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/fsm_sync (SLICE_X31Y36.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     18.610ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd1 (FF)
  Destination:          system/cdce_synch/fsm_sync (FF)
  Requirement:          25.000ns
  Data Path Delay:      6.509ns (Levels of Logic = 0)
  Clock Path Skew:      0.154ns (1.603 - 1.449)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd1 to system/cdce_synch/fsm_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y149.DMUX   Tshcko                0.422   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X31Y36.AX      net (fanout=23)       6.053   system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X31Y36.CLK     Tdick                 0.034   cdce_sync_OBUF
                                                       system/cdce_synch/fsm_sync
    -------------------------------------------------  ---------------------------
    Total                                      6.509ns (0.456ns logic, 6.053ns route)
                                                       (7.0% logic, 93.0% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/fsm_pwrdown (SLICE_X28Y71.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     19.391ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd1 (FF)
  Destination:          system/cdce_synch/fsm_pwrdown (FF)
  Requirement:          25.000ns
  Data Path Delay:      5.612ns (Levels of Logic = 1)
  Clock Path Skew:      0.038ns (1.487 - 1.449)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd1 to system/cdce_synch/fsm_pwrdown
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y149.DMUX   Tshcko                0.422   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X28Y71.A1      net (fanout=23)       4.583   system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X28Y71.A       Tilo                  0.068   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X28Y71.CE      net (fanout=2)        0.255   system/cdce_synch/_n0067_inv
    SLICE_X28Y71.CLK     Tceck                 0.284   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/fsm_pwrdown
    -------------------------------------------------  ---------------------------
    Total                                      5.612ns (0.774ns logic, 4.838ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.159ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd2 (FF)
  Destination:          system/cdce_synch/fsm_pwrdown (FF)
  Requirement:          25.000ns
  Data Path Delay:      4.844ns (Levels of Logic = 1)
  Clock Path Skew:      0.038ns (1.487 - 1.449)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd2 to system/cdce_synch/fsm_pwrdown
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y149.DQ     Tcko                  0.337   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X28Y71.A2      net (fanout=22)       3.900   system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X28Y71.A       Tilo                  0.068   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X28Y71.CE      net (fanout=2)        0.255   system/cdce_synch/_n0067_inv
    SLICE_X28Y71.CLK     Tceck                 0.284   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/fsm_pwrdown
    -------------------------------------------------  ---------------------------
    Total                                      4.844ns (0.689ns logic, 4.155ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_xpoint1_clk1_n = PERIOD TIMEGRP "xpoint1_clk1_n" TS_xpoint1_clk1_p PHASE
        12.5 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/cdce_control.timer_18 (SLICE_X13Y150.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.108ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/cdce_synch/cdce_control.timer_18 (FF)
  Destination:          system/cdce_synch/cdce_control.timer_18 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.108ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/cdce_synch/cdce_control.timer_18 to system/cdce_synch/cdce_control.timer_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y150.CQ     Tcko                  0.098   system/cdce_synch/cdce_control.timer_19
                                                       system/cdce_synch/cdce_control.timer_18
    SLICE_X13Y150.C5     net (fanout=3)        0.066   system/cdce_synch/cdce_control.timer_18
    SLICE_X13Y150.CLK    Tah         (-Th)     0.056   system/cdce_synch/cdce_control.timer_19
                                                       system/cdce_synch/Mmux_cdce_control.state[1]_cdce_control.timer[19]_wide_mux_13_OUT101
                                                       system/cdce_synch/cdce_control.timer_18
    -------------------------------------------------  ---------------------------
    Total                                      0.108ns (0.042ns logic, 0.066ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/cdce_control.timer_0 (SLICE_X13Y146.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.109ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/cdce_synch/cdce_control.timer_0 (FF)
  Destination:          system/cdce_synch/cdce_control.timer_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.109ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/cdce_synch/cdce_control.timer_0 to system/cdce_synch/cdce_control.timer_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y146.AQ     Tcko                  0.098   system/cdce_synch/cdce_control.timer_3
                                                       system/cdce_synch/cdce_control.timer_0
    SLICE_X13Y146.A5     net (fanout=3)        0.066   system/cdce_synch/cdce_control.timer_0
    SLICE_X13Y146.CLK    Tah         (-Th)     0.055   system/cdce_synch/cdce_control.timer_3
                                                       system/cdce_synch/Mmux_cdce_control.state[1]_cdce_control.timer[19]_wide_mux_13_OUT12
                                                       system/cdce_synch/cdce_control.timer_0
    -------------------------------------------------  ---------------------------
    Total                                      0.109ns (0.043ns logic, 0.066ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/cdce_control.timer_12 (SLICE_X13Y148.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.109ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/cdce_synch/cdce_control.timer_12 (FF)
  Destination:          system/cdce_synch/cdce_control.timer_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.109ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/cdce_synch/cdce_control.timer_12 to system/cdce_synch/cdce_control.timer_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y148.AQ     Tcko                  0.098   system/cdce_synch/cdce_control.timer_15
                                                       system/cdce_synch/cdce_control.timer_12
    SLICE_X13Y148.A5     net (fanout=3)        0.066   system/cdce_synch/cdce_control.timer_12
    SLICE_X13Y148.CLK    Tah         (-Th)     0.055   system/cdce_synch/cdce_control.timer_15
                                                       system/cdce_synch/Mmux_cdce_control.state[1]_cdce_control.timer[19]_wide_mux_13_OUT41
                                                       system/cdce_synch/cdce_control.timer_12
    -------------------------------------------------  ---------------------------
    Total                                      0.109ns (0.043ns logic, 0.066ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_xpoint1_clk1_n = PERIOD TIMEGRP "xpoint1_clk1_n" TS_xpoint1_clk1_p PHASE
        12.5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.739ns (period - min period limit)
  Period: 4.167ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Location pin: MMCM_ADV_X0Y5.CLKOUT0
  Clock network: system/gbt_phase_monitoring/ttclk_pll/clkout0
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_gtx_clk = PERIOD TIMEGRP "gtx_clk" 6.25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.538ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_gtx_clk = PERIOD TIMEGRP "gtx_clk" 6.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.712ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/MGTREFCLKRX0
  Logical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/MGTREFCLKRX0
  Location pin: GTXE1_X0Y2.SOUTHREFCLKRX1
  Clock network: usr/gtx_wrapper_inst/gtx_clk
--------------------------------------------------------------------------------
Slack: 4.712ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/MGTREFCLKTX0
  Logical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/MGTREFCLKTX0
  Location pin: GTXE1_X0Y2.SOUTHREFCLKTX1
  Clock network: usr/gtx_wrapper_inst/gtx_clk
--------------------------------------------------------------------------------
Slack: 4.712ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i/MGTREFCLKRX0
  Logical resource: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i/MGTREFCLKRX0
  Location pin: GTXE1_X0Y1.SOUTHREFCLKRX1
  Clock network: usr/gtx_wrapper_inst/gtx_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_gtx0_tx_out_clk = PERIOD TIMEGRP "gtx0_tx_out_clk" 6.25 
ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_gtx0_tx_out_clk = PERIOD TIMEGRP "gtx0_tx_out_clk" 6.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/RXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y2.RXUSRCLK2
  Clock network: usr/gtx_clk
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/TXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/TXUSRCLK2
  Location pin: GTXE1_X0Y2.TXUSRCLK2
  Clock network: usr/gtx_clk
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i/RXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y1.RXUSRCLK2
  Clock network: usr/gtx_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_gtx_clk = PERIOD TIMEGRP "usr_gtx_clk" 6.25 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 12054 paths analyzed, 6236 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.166ns.
--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_1_inst/gtx_rx_mux_inst/data_70 (SLICE_X34Y3.C2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.084ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i (HSIO)
  Destination:          usr/link_tracking_1_inst/gtx_rx_mux_inst/data_70 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.687ns (Levels of Logic = 1)
  Clock Path Skew:      -0.444ns (1.400 - 1.844)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i to usr/link_tracking_1_inst/gtx_rx_mux_inst/data_70
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    GTXE1_X0Y1.RXDATA6   Tgtxcko_RXDATA        0.541   usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i
                                                       usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i
    SLICE_X34Y3.C2       net (fanout=15)       5.073   usr/rx_data<22>
    SLICE_X34Y3.CLK      Tas                   0.073   usr/link_tracking_1_inst/gtx_rx_mux_inst/data<71>
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/Mmux_data[70]_rx_data_i[6]_MUX_2723_o11
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/data_70
    -------------------------------------------------  ---------------------------
    Total                                      5.687ns (0.614ns logic, 5.073ns route)
                                                       (10.8% logic, 89.2% route)

--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_1_inst/gtx_rx_mux_inst/data_140 (SLICE_X37Y28.CE), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.090ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i (HSIO)
  Destination:          usr/link_tracking_1_inst/gtx_rx_mux_inst/data_140 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.696ns (Levels of Logic = 1)
  Clock Path Skew:      -0.429ns (1.415 - 1.844)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i to usr/link_tracking_1_inst/gtx_rx_mux_inst/data_140
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    GTXE1_X0Y1.RXCHARISK0Tgtxcko_RXCHARISK     0.541   usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i
                                                       usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i
    SLICE_X86Y13.C5      net (fanout=4)        1.452   usr/rx_kchar<2>
    SLICE_X86Y13.CMUX    Tilo                  0.198   usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd1
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0444_inv1
    SLICE_X37Y28.CE      net (fanout=56)       3.187   usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0444_inv
    SLICE_X37Y28.CLK     Tceck                 0.318   usr/link_tracking_1_inst/gtx_rx_mux_inst/data<143>
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/data_140
    -------------------------------------------------  ---------------------------
    Total                                      5.696ns (1.057ns logic, 4.639ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.199ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i (HSIO)
  Destination:          usr/link_tracking_1_inst/gtx_rx_mux_inst/data_140 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.587ns (Levels of Logic = 1)
  Clock Path Skew:      -0.429ns (1.415 - 1.844)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i to usr/link_tracking_1_inst/gtx_rx_mux_inst/data_140
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    GTXE1_X0Y1.RXCHARISK1Tgtxcko_RXCHARISK     0.541   usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i
                                                       usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i
    SLICE_X86Y13.C4      net (fanout=4)        1.347   usr/rx_kchar<3>
    SLICE_X86Y13.CMUX    Tilo                  0.194   usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd1
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0444_inv1
    SLICE_X37Y28.CE      net (fanout=56)       3.187   usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0444_inv
    SLICE_X37Y28.CLK     Tceck                 0.318   usr/link_tracking_1_inst/gtx_rx_mux_inst/data<143>
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/data_140
    -------------------------------------------------  ---------------------------
    Total                                      5.587ns (1.053ns logic, 4.534ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.326ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd2 (FF)
  Destination:          usr/link_tracking_1_inst/gtx_rx_mux_inst/data_140 (FF)
  Requirement:          6.250ns
  Data Path Delay:      4.845ns (Levels of Logic = 1)
  Clock Path Skew:      -0.044ns (1.415 - 1.459)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd2 to usr/link_tracking_1_inst/gtx_rx_mux_inst/data_140
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y13.AQ      Tcko                  0.381   usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd2
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd2
    SLICE_X86Y13.C2      net (fanout=12)       0.761   usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd2
    SLICE_X86Y13.CMUX    Tilo                  0.198   usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd1
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0444_inv1
    SLICE_X37Y28.CE      net (fanout=56)       3.187   usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0444_inv
    SLICE_X37Y28.CLK     Tceck                 0.318   usr/link_tracking_1_inst/gtx_rx_mux_inst/data<143>
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/data_140
    -------------------------------------------------  ---------------------------
    Total                                      4.845ns (0.897ns logic, 3.948ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_1_inst/gtx_rx_mux_inst/data_141 (SLICE_X37Y28.CE), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.090ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i (HSIO)
  Destination:          usr/link_tracking_1_inst/gtx_rx_mux_inst/data_141 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.696ns (Levels of Logic = 1)
  Clock Path Skew:      -0.429ns (1.415 - 1.844)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i to usr/link_tracking_1_inst/gtx_rx_mux_inst/data_141
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    GTXE1_X0Y1.RXCHARISK0Tgtxcko_RXCHARISK     0.541   usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i
                                                       usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i
    SLICE_X86Y13.C5      net (fanout=4)        1.452   usr/rx_kchar<2>
    SLICE_X86Y13.CMUX    Tilo                  0.198   usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd1
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0444_inv1
    SLICE_X37Y28.CE      net (fanout=56)       3.187   usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0444_inv
    SLICE_X37Y28.CLK     Tceck                 0.318   usr/link_tracking_1_inst/gtx_rx_mux_inst/data<143>
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/data_141
    -------------------------------------------------  ---------------------------
    Total                                      5.696ns (1.057ns logic, 4.639ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.199ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i (HSIO)
  Destination:          usr/link_tracking_1_inst/gtx_rx_mux_inst/data_141 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.587ns (Levels of Logic = 1)
  Clock Path Skew:      -0.429ns (1.415 - 1.844)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i to usr/link_tracking_1_inst/gtx_rx_mux_inst/data_141
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    GTXE1_X0Y1.RXCHARISK1Tgtxcko_RXCHARISK     0.541   usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i
                                                       usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i
    SLICE_X86Y13.C4      net (fanout=4)        1.347   usr/rx_kchar<3>
    SLICE_X86Y13.CMUX    Tilo                  0.194   usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd1
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0444_inv1
    SLICE_X37Y28.CE      net (fanout=56)       3.187   usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0444_inv
    SLICE_X37Y28.CLK     Tceck                 0.318   usr/link_tracking_1_inst/gtx_rx_mux_inst/data<143>
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/data_141
    -------------------------------------------------  ---------------------------
    Total                                      5.587ns (1.053ns logic, 4.534ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.326ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd2 (FF)
  Destination:          usr/link_tracking_1_inst/gtx_rx_mux_inst/data_141 (FF)
  Requirement:          6.250ns
  Data Path Delay:      4.845ns (Levels of Logic = 1)
  Clock Path Skew:      -0.044ns (1.415 - 1.459)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd2 to usr/link_tracking_1_inst/gtx_rx_mux_inst/data_141
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y13.AQ      Tcko                  0.381   usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd2
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd2
    SLICE_X86Y13.C2      net (fanout=12)       0.761   usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd2
    SLICE_X86Y13.CMUX    Tilo                  0.198   usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd1
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0444_inv1
    SLICE_X37Y28.CE      net (fanout=56)       3.187   usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0444_inv
    SLICE_X37Y28.CLK     Tceck                 0.318   usr/link_tracking_1_inst/gtx_rx_mux_inst/data<143>
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/data_141
    -------------------------------------------------  ---------------------------
    Total                                      4.845ns (0.897ns logic, 3.948ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_usr_gtx_clk = PERIOD TIMEGRP "usr_gtx_clk" 6.25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_1_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAMB36_X2Y0.DIADI7), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.023ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/link_tracking_1_inst/gtx_rx_mux_inst/track_data_o_70 (FF)
  Destination:          usr/link_tracking_1_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.164ns (Levels of Logic = 0)
  Clock Path Skew:      0.141ns (0.566 - 0.425)
  Source Clock:         usr/gtx_clk rising at 6.250ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/link_tracking_1_inst/gtx_rx_mux_inst/track_data_o_70 to usr/link_tracking_1_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X35Y3.CQ         Tcko                  0.098   usr/link_tracking_1_inst/track_rx_data<71>
                                                         usr/link_tracking_1_inst/gtx_rx_mux_inst/track_data_o_70
    RAMB36_X2Y0.DIADI7     net (fanout=1)        0.264   usr/link_tracking_1_inst/track_rx_data<70>
    RAMB36_X2Y0.CLKARDCLKL Trckd_DIA   (-Th)     0.198   usr/link_tracking_1_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                         usr/link_tracking_1_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    ---------------------------------------------------  ---------------------------
    Total                                        0.164ns (-0.100ns logic, 0.264ns route)
                                                         (-61.0% logic, 161.0% route)

--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_1_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAMB36_X2Y6.DIADI4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.023ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/link_tracking_1_inst/gtx_rx_mux_inst/track_data_o_139 (FF)
  Destination:          usr/link_tracking_1_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.167ns (Levels of Logic = 0)
  Clock Path Skew:      0.144ns (0.565 - 0.421)
  Source Clock:         usr/gtx_clk rising at 6.250ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/link_tracking_1_inst/gtx_rx_mux_inst/track_data_o_139 to usr/link_tracking_1_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X34Y28.DQ        Tcko                  0.098   usr/link_tracking_1_inst/track_rx_data<139>
                                                         usr/link_tracking_1_inst/gtx_rx_mux_inst/track_data_o_139
    RAMB36_X2Y6.DIADI4     net (fanout=1)        0.267   usr/link_tracking_1_inst/track_rx_data<139>
    RAMB36_X2Y6.CLKARDCLKL Trckd_DIA   (-Th)     0.198   usr/link_tracking_1_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                         usr/link_tracking_1_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    ---------------------------------------------------  ---------------------------
    Total                                        0.167ns (-0.100ns logic, 0.267ns route)
                                                         (-59.9% logic, 159.9% route)

--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_1_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAMB36_X4Y1.DIADI3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.024ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/link_tracking_1_inst/gtx_rx_mux_inst/track_data_o_210 (FF)
  Destination:          usr/link_tracking_1_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.181ns (Levels of Logic = 0)
  Clock Path Skew:      0.157ns (0.546 - 0.389)
  Source Clock:         usr/gtx_clk rising at 6.250ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/link_tracking_1_inst/gtx_rx_mux_inst/track_data_o_210 to usr/link_tracking_1_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X78Y6.CQ         Tcko                  0.115   usr/link_tracking_1_inst/track_rx_data<211>
                                                         usr/link_tracking_1_inst/gtx_rx_mux_inst/track_data_o_210
    RAMB36_X4Y1.DIADI3     net (fanout=1)        0.264   usr/link_tracking_1_inst/track_rx_data<210>
    RAMB36_X4Y1.CLKARDCLKL Trckd_DIA   (-Th)     0.198   usr/link_tracking_1_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                         usr/link_tracking_1_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    ---------------------------------------------------  ---------------------------
    Total                                        0.181ns (-0.083ns logic, 0.264ns route)
                                                         (-45.9% logic, 145.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_gtx_clk = PERIOD TIMEGRP "usr_gtx_clk" 6.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/RXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y2.RXUSRCLK2
  Clock network: usr/gtx_clk
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/TXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/TXUSRCLK2
  Location pin: GTXE1_X0Y2.TXUSRCLK2
  Clock network: usr/gtx_clk
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i/RXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y1.RXUSRCLK2
  Clock network: usr/gtx_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cdce_out4_p = PERIOD TIMEGRP "cdce_out4_p" 25 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_cdce_out4_p = PERIOD TIMEGRP "cdce_out4_p" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: usr/amc13/Inst_TTC_decoder/MMCM_BASE_inst/CLKIN1
  Logical resource: usr/amc13/Inst_TTC_decoder/MMCM_BASE_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: usr/amc13/Inst_TTC_decoder/TTC_CLK_in
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: usr/amc13/Inst_TTC_decoder/MMCM_BASE_inst/CLKIN1
  Logical resource: usr/amc13/Inst_TTC_decoder/MMCM_BASE_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: usr/amc13/Inst_TTC_decoder/TTC_CLK_in
--------------------------------------------------------------------------------
Slack: 23.300ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 0.850ns (Tmpw)
  Physical resource: usr/amc13/Inst_TTC_decoder/DCM_rst/CLK
  Logical resource: usr/amc13/Inst_TTC_decoder/i_DCM_rst/CLK
  Location pin: SLICE_X40Y27.CLK
  Clock network: usr/amc13/Inst_TTC_decoder/TTC_CLK_in
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cdce_out4_n = PERIOD TIMEGRP "cdce_out4_n" TS_cdce_out4_p 
PHASE 12.5 ns         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_cdce_out4_n = PERIOD TIMEGRP "cdce_out4_n" TS_cdce_out4_p PHASE 12.5 ns
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: usr/amc13/Inst_TTC_decoder/MMCM_BASE_inst/CLKIN1
  Logical resource: usr/amc13/Inst_TTC_decoder/MMCM_BASE_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: usr/amc13/Inst_TTC_decoder/TTC_CLK_in
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: usr/amc13/Inst_TTC_decoder/MMCM_BASE_inst/CLKIN1
  Logical resource: usr/amc13/Inst_TTC_decoder/MMCM_BASE_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: usr/amc13/Inst_TTC_decoder/TTC_CLK_in
--------------------------------------------------------------------------------
Slack: 23.300ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 0.850ns (Tmpw)
  Physical resource: usr/amc13/Inst_TTC_decoder/DCM_rst/CLK
  Logical resource: usr/amc13/Inst_TTC_decoder/i_DCM_rst/CLK
  Location pin: SLICE_X40Y27.CLK
  Clock network: usr/amc13/Inst_TTC_decoder/TTC_CLK_in
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_c = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_c" TS_clk125_2_p / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.429ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_c = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_c" TS_clk125_2_p / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y28.I0
  Clock network: system/glib_pll_clkout_31_25_c
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<2>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[2].sramClockInverter/CK
  Location pin: OLOGIC_X2Y101.CLK
  Clock network: system/sram_w[2]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/sram2_if/bist/main_process.addressCounter<3>/SR
  Logical resource: system/sram2_if/bist/main_process.addressCounter_0/SR
  Location pin: SLICE_X7Y80.SR
  Clock network: system/sram2_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_a = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_a" TS_clk125_2_p / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.222ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_a = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_a" TS_clk125_2_p / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X4Y28.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X4Y13.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12/CLKBWRCLKL
  Location pin: RAMB36_X3Y31.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_b = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_b" TS_clk125_2_p / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.429ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_b = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_b" TS_clk125_2_p / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y27.I0
  Clock network: system/glib_pll_clkout_31_25_b
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<1>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[1].sramClockInverter/CK
  Location pin: OLOGIC_X2Y21.CLK
  Clock network: system/sram_w[1]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/sram1_if/bist/main_process.addressCounter<3>/SR
  Logical resource: system/sram1_if/bist/main_process.addressCounter_0/SR
  Location pin: SLICE_X25Y12.SR
  Clock network: system/sram1_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_c_0 = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_c_0" TS_clk125_2_n / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 137543 paths analyzed, 1679 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  18.562ns.
--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/DATA_O_28 (SLICE_X34Y79.SR), 524 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.438ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_28 (FF)
  Requirement:          32.000ns
  Data Path Delay:      18.299ns (Levels of Logic = 9)
  Clock Path Skew:      -0.058ns (2.768 - 2.826)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/DATA_O_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y102.AQ     Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X43Y27.B3      net (fanout=69)       4.555   system/ipb_arb/src<0>
    SLICE_X43Y27.B       Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/register_byte<3>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X32Y82.A6      net (fanout=409)      3.091   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X32Y82.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X34Y82.B6      net (fanout=1)        0.257   system/ipb_fabric/N01
    SLICE_X34Y82.B       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X32Y89.B5      net (fanout=39)       0.770   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X32Y89.BMUX    Tilo                  0.205   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o4
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X34Y89.C3      net (fanout=1)        0.586   system/ipb_fabric/N36
    SLICE_X34Y89.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X34Y89.D3      net (fanout=33)       0.362   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X34Y89.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X11Y134.B1     net (fanout=4)        2.832   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X11Y134.BMUX   Tilo                  0.197   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X11Y134.A2     net (fanout=7)        0.592   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X11Y134.A      Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X12Y128.A5     net (fanout=7)        0.624   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X12Y128.A      Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X34Y79.SR      net (fanout=15)       2.902   system/sram2_if/sramInterface/_n0147
    SLICE_X34Y79.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_28
    -------------------------------------------------  ---------------------------
    Total                                     18.299ns (1.728ns logic, 16.571ns route)
                                                       (9.4% logic, 90.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.844ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_28 (FF)
  Requirement:          32.000ns
  Data Path Delay:      17.893ns (Levels of Logic = 9)
  Clock Path Skew:      -0.058ns (2.768 - 2.826)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/DATA_O_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y102.AQ     Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X47Y33.B3      net (fanout=69)       4.248   system/ipb_arb/src<0>
    SLICE_X47Y33.B       Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/state_FSM_FFd1
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X32Y82.A5      net (fanout=445)      2.992   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X32Y82.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X34Y82.B6      net (fanout=1)        0.257   system/ipb_fabric/N01
    SLICE_X34Y82.B       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X32Y89.B5      net (fanout=39)       0.770   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X32Y89.BMUX    Tilo                  0.205   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o4
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X34Y89.C3      net (fanout=1)        0.586   system/ipb_fabric/N36
    SLICE_X34Y89.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X34Y89.D3      net (fanout=33)       0.362   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X34Y89.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X11Y134.B1     net (fanout=4)        2.832   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X11Y134.BMUX   Tilo                  0.197   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X11Y134.A2     net (fanout=7)        0.592   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X11Y134.A      Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X12Y128.A5     net (fanout=7)        0.624   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X12Y128.A      Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X34Y79.SR      net (fanout=15)       2.902   system/sram2_if/sramInterface/_n0147
    SLICE_X34Y79.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_28
    -------------------------------------------------  ---------------------------
    Total                                     17.893ns (1.728ns logic, 16.165ns route)
                                                       (9.7% logic, 90.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.223ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_28 (FF)
  Requirement:          32.000ns
  Data Path Delay:      17.514ns (Levels of Logic = 9)
  Clock Path Skew:      -0.058ns (2.768 - 2.826)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram2_if/sramInterface/DATA_O_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y102.CQ     Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X43Y27.B4      net (fanout=68)       3.770   system/ipb_arb/src<1>
    SLICE_X43Y27.B       Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/register_byte<3>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X32Y82.A6      net (fanout=409)      3.091   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X32Y82.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X34Y82.B6      net (fanout=1)        0.257   system/ipb_fabric/N01
    SLICE_X34Y82.B       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X32Y89.B5      net (fanout=39)       0.770   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X32Y89.BMUX    Tilo                  0.205   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o4
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X34Y89.C3      net (fanout=1)        0.586   system/ipb_fabric/N36
    SLICE_X34Y89.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X34Y89.D3      net (fanout=33)       0.362   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X34Y89.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X11Y134.B1     net (fanout=4)        2.832   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X11Y134.BMUX   Tilo                  0.197   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X11Y134.A2     net (fanout=7)        0.592   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X11Y134.A      Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X12Y128.A5     net (fanout=7)        0.624   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X12Y128.A      Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X34Y79.SR      net (fanout=15)       2.902   system/sram2_if/sramInterface/_n0147
    SLICE_X34Y79.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_28
    -------------------------------------------------  ---------------------------
    Total                                     17.514ns (1.728ns logic, 15.786ns route)
                                                       (9.9% logic, 90.1% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/DATA_O_27 (SLICE_X34Y79.SR), 524 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.438ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_27 (FF)
  Requirement:          32.000ns
  Data Path Delay:      18.299ns (Levels of Logic = 9)
  Clock Path Skew:      -0.058ns (2.768 - 2.826)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/DATA_O_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y102.AQ     Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X43Y27.B3      net (fanout=69)       4.555   system/ipb_arb/src<0>
    SLICE_X43Y27.B       Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/register_byte<3>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X32Y82.A6      net (fanout=409)      3.091   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X32Y82.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X34Y82.B6      net (fanout=1)        0.257   system/ipb_fabric/N01
    SLICE_X34Y82.B       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X32Y89.B5      net (fanout=39)       0.770   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X32Y89.BMUX    Tilo                  0.205   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o4
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X34Y89.C3      net (fanout=1)        0.586   system/ipb_fabric/N36
    SLICE_X34Y89.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X34Y89.D3      net (fanout=33)       0.362   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X34Y89.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X11Y134.B1     net (fanout=4)        2.832   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X11Y134.BMUX   Tilo                  0.197   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X11Y134.A2     net (fanout=7)        0.592   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X11Y134.A      Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X12Y128.A5     net (fanout=7)        0.624   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X12Y128.A      Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X34Y79.SR      net (fanout=15)       2.902   system/sram2_if/sramInterface/_n0147
    SLICE_X34Y79.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_27
    -------------------------------------------------  ---------------------------
    Total                                     18.299ns (1.728ns logic, 16.571ns route)
                                                       (9.4% logic, 90.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.844ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_27 (FF)
  Requirement:          32.000ns
  Data Path Delay:      17.893ns (Levels of Logic = 9)
  Clock Path Skew:      -0.058ns (2.768 - 2.826)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/DATA_O_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y102.AQ     Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X47Y33.B3      net (fanout=69)       4.248   system/ipb_arb/src<0>
    SLICE_X47Y33.B       Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/state_FSM_FFd1
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X32Y82.A5      net (fanout=445)      2.992   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X32Y82.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X34Y82.B6      net (fanout=1)        0.257   system/ipb_fabric/N01
    SLICE_X34Y82.B       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X32Y89.B5      net (fanout=39)       0.770   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X32Y89.BMUX    Tilo                  0.205   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o4
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X34Y89.C3      net (fanout=1)        0.586   system/ipb_fabric/N36
    SLICE_X34Y89.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X34Y89.D3      net (fanout=33)       0.362   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X34Y89.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X11Y134.B1     net (fanout=4)        2.832   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X11Y134.BMUX   Tilo                  0.197   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X11Y134.A2     net (fanout=7)        0.592   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X11Y134.A      Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X12Y128.A5     net (fanout=7)        0.624   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X12Y128.A      Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X34Y79.SR      net (fanout=15)       2.902   system/sram2_if/sramInterface/_n0147
    SLICE_X34Y79.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_27
    -------------------------------------------------  ---------------------------
    Total                                     17.893ns (1.728ns logic, 16.165ns route)
                                                       (9.7% logic, 90.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.223ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_27 (FF)
  Requirement:          32.000ns
  Data Path Delay:      17.514ns (Levels of Logic = 9)
  Clock Path Skew:      -0.058ns (2.768 - 2.826)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram2_if/sramInterface/DATA_O_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y102.CQ     Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X43Y27.B4      net (fanout=68)       3.770   system/ipb_arb/src<1>
    SLICE_X43Y27.B       Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/register_byte<3>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X32Y82.A6      net (fanout=409)      3.091   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X32Y82.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X34Y82.B6      net (fanout=1)        0.257   system/ipb_fabric/N01
    SLICE_X34Y82.B       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X32Y89.B5      net (fanout=39)       0.770   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X32Y89.BMUX    Tilo                  0.205   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o4
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X34Y89.C3      net (fanout=1)        0.586   system/ipb_fabric/N36
    SLICE_X34Y89.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X34Y89.D3      net (fanout=33)       0.362   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X34Y89.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X11Y134.B1     net (fanout=4)        2.832   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X11Y134.BMUX   Tilo                  0.197   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X11Y134.A2     net (fanout=7)        0.592   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X11Y134.A      Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X12Y128.A5     net (fanout=7)        0.624   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X12Y128.A      Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X34Y79.SR      net (fanout=15)       2.902   system/sram2_if/sramInterface/_n0147
    SLICE_X34Y79.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_27
    -------------------------------------------------  ---------------------------
    Total                                     17.514ns (1.728ns logic, 15.786ns route)
                                                       (9.9% logic, 90.1% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/DATA_O_35 (SLICE_X27Y87.SR), 524 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.944ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_35 (FF)
  Requirement:          32.000ns
  Data Path Delay:      17.654ns (Levels of Logic = 9)
  Clock Path Skew:      -0.197ns (2.629 - 2.826)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/DATA_O_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y102.AQ     Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X43Y27.B3      net (fanout=69)       4.555   system/ipb_arb/src<0>
    SLICE_X43Y27.B       Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/register_byte<3>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X32Y82.A6      net (fanout=409)      3.091   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X32Y82.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X34Y82.B6      net (fanout=1)        0.257   system/ipb_fabric/N01
    SLICE_X34Y82.B       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X32Y89.B5      net (fanout=39)       0.770   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X32Y89.BMUX    Tilo                  0.205   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o4
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X34Y89.C3      net (fanout=1)        0.586   system/ipb_fabric/N36
    SLICE_X34Y89.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X34Y89.D3      net (fanout=33)       0.362   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X34Y89.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X11Y134.B1     net (fanout=4)        2.832   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X11Y134.BMUX   Tilo                  0.197   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X11Y134.A2     net (fanout=7)        0.592   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X11Y134.A      Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X12Y128.A5     net (fanout=7)        0.624   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X12Y128.A      Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X27Y87.SR      net (fanout=15)       2.257   system/sram2_if/sramInterface/_n0147
    SLICE_X27Y87.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<26>
                                                       system/sram2_if/sramInterface/DATA_O_35
    -------------------------------------------------  ---------------------------
    Total                                     17.654ns (1.728ns logic, 15.926ns route)
                                                       (9.8% logic, 90.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.350ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_35 (FF)
  Requirement:          32.000ns
  Data Path Delay:      17.248ns (Levels of Logic = 9)
  Clock Path Skew:      -0.197ns (2.629 - 2.826)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/DATA_O_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y102.AQ     Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X47Y33.B3      net (fanout=69)       4.248   system/ipb_arb/src<0>
    SLICE_X47Y33.B       Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/state_FSM_FFd1
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X32Y82.A5      net (fanout=445)      2.992   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X32Y82.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X34Y82.B6      net (fanout=1)        0.257   system/ipb_fabric/N01
    SLICE_X34Y82.B       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X32Y89.B5      net (fanout=39)       0.770   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X32Y89.BMUX    Tilo                  0.205   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o4
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X34Y89.C3      net (fanout=1)        0.586   system/ipb_fabric/N36
    SLICE_X34Y89.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X34Y89.D3      net (fanout=33)       0.362   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X34Y89.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X11Y134.B1     net (fanout=4)        2.832   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X11Y134.BMUX   Tilo                  0.197   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X11Y134.A2     net (fanout=7)        0.592   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X11Y134.A      Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X12Y128.A5     net (fanout=7)        0.624   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X12Y128.A      Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X27Y87.SR      net (fanout=15)       2.257   system/sram2_if/sramInterface/_n0147
    SLICE_X27Y87.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<26>
                                                       system/sram2_if/sramInterface/DATA_O_35
    -------------------------------------------------  ---------------------------
    Total                                     17.248ns (1.728ns logic, 15.520ns route)
                                                       (10.0% logic, 90.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.729ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_35 (FF)
  Requirement:          32.000ns
  Data Path Delay:      16.869ns (Levels of Logic = 9)
  Clock Path Skew:      -0.197ns (2.629 - 2.826)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram2_if/sramInterface/DATA_O_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y102.CQ     Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X43Y27.B4      net (fanout=68)       3.770   system/ipb_arb/src<1>
    SLICE_X43Y27.B       Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/register_byte<3>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X32Y82.A6      net (fanout=409)      3.091   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X32Y82.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X34Y82.B6      net (fanout=1)        0.257   system/ipb_fabric/N01
    SLICE_X34Y82.B       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X32Y89.B5      net (fanout=39)       0.770   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X32Y89.BMUX    Tilo                  0.205   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o4
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X34Y89.C3      net (fanout=1)        0.586   system/ipb_fabric/N36
    SLICE_X34Y89.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X34Y89.D3      net (fanout=33)       0.362   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X34Y89.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X11Y134.B1     net (fanout=4)        2.832   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X11Y134.BMUX   Tilo                  0.197   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X11Y134.A2     net (fanout=7)        0.592   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X11Y134.A      Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X12Y128.A5     net (fanout=7)        0.624   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X12Y128.A      Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X27Y87.SR      net (fanout=15)       2.257   system/sram2_if/sramInterface/_n0147
    SLICE_X27Y87.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<26>
                                                       system/sram2_if/sramInterface/DATA_O_35
    -------------------------------------------------  ---------------------------
    Total                                     16.869ns (1.728ns logic, 15.141ns route)
                                                       (10.2% logic, 89.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_glib_pll_clkout_31_25_c_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_c_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/DATA_O_35 (SLICE_X27Y87.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.035ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_sys_regs/regs_8_20 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_35 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.323ns (Levels of Logic = 1)
  Clock Path Skew:      0.083ns (1.252 - 1.169)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_8_20 to system/sram2_if/sramInterface/DATA_O_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y87.DQ      Tcko                  0.098   system/regs_from_ipbus<8><20>
                                                       system/ipb_sys_regs/regs_8_20
    SLICE_X27Y87.C5      net (fanout=58)       0.123   system/regs_from_ipbus<8><20>
    SLICE_X27Y87.C       Tilo                  0.034   system/sram2_if/bistData_from_sramInterfaceIoControl<26>
                                                       system/buffers/Mmux_SRAM2_O_data291
    SLICE_X27Y87.AX      net (fanout=1)        0.144   system/sram_r[2]_data<35>
    SLICE_X27Y87.CLK     Tckdi       (-Th)     0.076   system/sram2_if/bistData_from_sramInterfaceIoControl<26>
                                                       system/sram2_if/sramInterface/DATA_O_35
    -------------------------------------------------  ---------------------------
    Total                                      0.323ns (0.056ns logic, 0.267ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/bist/prbsPatterGenerator/pdata_9 (SLICE_X0Y113.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.067ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram2_if/bist/prbsPatterGenerator/parallel.pdata_reg_9 (FF)
  Destination:          system/sram2_if/bist/prbsPatterGenerator/pdata_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.079ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.065 - 0.053)
  Source Clock:         system/sram_w[2]_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/sram2_if/bist/prbsPatterGenerator/parallel.pdata_reg_9 to system/sram2_if/bist/prbsPatterGenerator/pdata_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y114.AQ      Tcko                  0.098   system/sram2_if/bist/prbsPatterGenerator/parallel.pdata_reg<12>
                                                       system/sram2_if/bist/prbsPatterGenerator/parallel.pdata_reg_9
    SLICE_X0Y113.BX      net (fanout=1)        0.094   system/sram2_if/bist/prbsPatterGenerator/parallel.pdata_reg<9>
    SLICE_X0Y113.CLK     Tckdi       (-Th)     0.113   system/sram2_if/bist/prbsPatterGenerator/parallel.pattern_3
                                                       system/sram2_if/bist/prbsPatterGenerator/pdata_9
    -------------------------------------------------  ---------------------------
    Total                                      0.079ns (-0.015ns logic, 0.094ns route)
                                                       (-19.0% logic, 119.0% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/bist/prbsPatterGenerator/pdata_10 (SLICE_X0Y113.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.067ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram2_if/bist/prbsPatterGenerator/parallel.pdata_reg_10 (FF)
  Destination:          system/sram2_if/bist/prbsPatterGenerator/pdata_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.079ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.065 - 0.053)
  Source Clock:         system/sram_w[2]_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/sram2_if/bist/prbsPatterGenerator/parallel.pdata_reg_10 to system/sram2_if/bist/prbsPatterGenerator/pdata_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y114.BQ      Tcko                  0.098   system/sram2_if/bist/prbsPatterGenerator/parallel.pdata_reg<12>
                                                       system/sram2_if/bist/prbsPatterGenerator/parallel.pdata_reg_10
    SLICE_X0Y113.CX      net (fanout=1)        0.094   system/sram2_if/bist/prbsPatterGenerator/parallel.pdata_reg<10>
    SLICE_X0Y113.CLK     Tckdi       (-Th)     0.113   system/sram2_if/bist/prbsPatterGenerator/parallel.pattern_3
                                                       system/sram2_if/bist/prbsPatterGenerator/pdata_10
    -------------------------------------------------  ---------------------------
    Total                                      0.079ns (-0.015ns logic, 0.094ns route)
                                                       (-19.0% logic, 119.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_c_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_c_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y28.I0
  Clock network: system/glib_pll_clkout_31_25_c
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<2>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[2].sramClockInverter/CK
  Location pin: OLOGIC_X2Y101.CLK
  Clock network: system/sram_w[2]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/sram2_if/bist/main_process.addressCounter<3>/SR
  Logical resource: system/sram2_if/bist/main_process.addressCounter_0/SR
  Location pin: SLICE_X7Y80.SR
  Clock network: system/sram2_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_a_0 = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_a_0" TS_clk125_2_n / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 12996000 paths analyzed, 15262 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  25.761ns.
--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2 (RAMB36_X3Y22.WEAU2), 16643 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.239ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      25.707ns (Levels of Logic = 12)
  Clock Path Skew:      0.031ns (1.521 - 1.490)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X39Y102.AQ        Tcko                  0.337   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_0
    SLICE_X47Y33.B3         net (fanout=69)       4.248   system/ipb_arb/src<0>
    SLICE_X47Y33.B          Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/state_FSM_FFd1
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X30Y77.B6         net (fanout=445)      3.733   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X30Y77.B          Tilo                  0.068   system/ipb_sys_regs/addr_curr<6>
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o2
    SLICE_X38Y73.B4         net (fanout=1)        1.009   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o2
    SLICE_X38Y73.B          Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o4
    SLICE_X39Y65.D2         net (fanout=6)        0.898   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o
    SLICE_X39Y65.DMUX       Tilo                  0.191   system/ipb_usr_fabric/GND_364_o_INV_1193_o
                                                          system/ipb_usr_fabric/Mmux_n039832
    SLICE_X38Y65.A2         net (fanout=1)        0.835   system/ipb_usr_fabric/Mmux_n039831
    SLICE_X38Y65.A          Tilo                  0.068   system/ipb_usr_fabric/n0398<3>
                                                          system/ipb_usr_fabric/Mmux_n039833
    SLICE_X53Y41.C2         net (fanout=60)       1.969   system/ipb_usr_fabric/n0398<2>
    SLICE_X53Y41.C          Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/last_ipb_strobe
                                                          system/ipb_usr_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X53Y41.B1         net (fanout=3)        0.585   user_ipb_mosi[1]_ipb_strobe
    SLICE_X53Y41.B          Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/last_ipb_strobe
                                                          usr/link_tracking_1_inst/ipb_vi2c_inst/ipb_miso_o_ipb_ack1
    SLICE_X43Y89.D2         net (fanout=1)        2.437   user_ipb_miso[1]_ipb_ack
    SLICE_X43Y89.D          Tilo                  0.068   system/sfp_phase_mon_stats<7>
                                                          system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X43Y89.C2         net (fanout=1)        0.463   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X43Y89.C          Tilo                  0.068   system/sfp_phase_mon_stats<7>
                                                          system/ipb_fabric/ored_ack<0>1
    SLICE_X28Y140.A3        net (fanout=18)       3.696   system/ipb_from_fabric_ipb_ack
    SLICE_X28Y140.A         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X28Y140.B3        net (fanout=1)        0.340   system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X28Y140.B         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we2
    SLICE_X56Y142.D3        net (fanout=7)        1.402   system/phy_en.phy_ipb_ctrl/trans/tx_we
    SLICE_X56Y142.D         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/trans_out_we1
    RAMB36_X3Y22.WEAU2      net (fanout=64)       2.301   system/phy_en.phy_ipb_ctrl/trans_out_we
    RAMB36_X3Y22.CLKARDCLKU Trcck_WEA             0.515   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2
    ----------------------------------------------------  ---------------------------
    Total                                        25.707ns (1.791ns logic, 23.916ns route)
                                                          (7.0% logic, 93.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.396ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      25.550ns (Levels of Logic = 12)
  Clock Path Skew:      0.031ns (1.521 - 1.490)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X39Y102.AQ        Tcko                  0.337   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_0
    SLICE_X43Y27.B3         net (fanout=69)       4.555   system/ipb_arb/src<0>
    SLICE_X43Y27.B          Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/register_byte<3>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X30Y77.B4         net (fanout=409)      3.269   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X30Y77.B          Tilo                  0.068   system/ipb_sys_regs/addr_curr<6>
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o2
    SLICE_X38Y73.B4         net (fanout=1)        1.009   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o2
    SLICE_X38Y73.B          Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o4
    SLICE_X39Y65.D2         net (fanout=6)        0.898   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o
    SLICE_X39Y65.DMUX       Tilo                  0.191   system/ipb_usr_fabric/GND_364_o_INV_1193_o
                                                          system/ipb_usr_fabric/Mmux_n039832
    SLICE_X38Y65.A2         net (fanout=1)        0.835   system/ipb_usr_fabric/Mmux_n039831
    SLICE_X38Y65.A          Tilo                  0.068   system/ipb_usr_fabric/n0398<3>
                                                          system/ipb_usr_fabric/Mmux_n039833
    SLICE_X53Y41.C2         net (fanout=60)       1.969   system/ipb_usr_fabric/n0398<2>
    SLICE_X53Y41.C          Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/last_ipb_strobe
                                                          system/ipb_usr_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X53Y41.B1         net (fanout=3)        0.585   user_ipb_mosi[1]_ipb_strobe
    SLICE_X53Y41.B          Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/last_ipb_strobe
                                                          usr/link_tracking_1_inst/ipb_vi2c_inst/ipb_miso_o_ipb_ack1
    SLICE_X43Y89.D2         net (fanout=1)        2.437   user_ipb_miso[1]_ipb_ack
    SLICE_X43Y89.D          Tilo                  0.068   system/sfp_phase_mon_stats<7>
                                                          system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X43Y89.C2         net (fanout=1)        0.463   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X43Y89.C          Tilo                  0.068   system/sfp_phase_mon_stats<7>
                                                          system/ipb_fabric/ored_ack<0>1
    SLICE_X28Y140.A3        net (fanout=18)       3.696   system/ipb_from_fabric_ipb_ack
    SLICE_X28Y140.A         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X28Y140.B3        net (fanout=1)        0.340   system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X28Y140.B         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we2
    SLICE_X56Y142.D3        net (fanout=7)        1.402   system/phy_en.phy_ipb_ctrl/trans/tx_we
    SLICE_X56Y142.D         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/trans_out_we1
    RAMB36_X3Y22.WEAU2      net (fanout=64)       2.301   system/phy_en.phy_ipb_ctrl/trans_out_we
    RAMB36_X3Y22.CLKARDCLKU Trcck_WEA             0.515   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2
    ----------------------------------------------------  ---------------------------
    Total                                        25.550ns (1.791ns logic, 23.759ns route)
                                                          (7.0% logic, 93.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.541ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      25.405ns (Levels of Logic = 12)
  Clock Path Skew:      0.031ns (1.521 - 1.490)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X39Y102.AQ        Tcko                  0.337   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_0
    SLICE_X47Y33.B3         net (fanout=69)       4.248   system/ipb_arb/src<0>
    SLICE_X47Y33.B          Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/state_FSM_FFd1
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X30Y77.B6         net (fanout=445)      3.733   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X30Y77.B          Tilo                  0.068   system/ipb_sys_regs/addr_curr<6>
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o2
    SLICE_X38Y73.B4         net (fanout=1)        1.009   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o2
    SLICE_X38Y73.B          Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o4
    SLICE_X39Y65.D2         net (fanout=6)        0.898   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o
    SLICE_X39Y65.DMUX       Tilo                  0.191   system/ipb_usr_fabric/GND_364_o_INV_1193_o
                                                          system/ipb_usr_fabric/Mmux_n039832
    SLICE_X38Y65.A2         net (fanout=1)        0.835   system/ipb_usr_fabric/Mmux_n039831
    SLICE_X38Y65.A          Tilo                  0.068   system/ipb_usr_fabric/n0398<3>
                                                          system/ipb_usr_fabric/Mmux_n039833
    SLICE_X53Y41.C2         net (fanout=60)       1.969   system/ipb_usr_fabric/n0398<2>
    SLICE_X53Y41.CMUX       Tilo                  0.191   usr/link_tracking_1_inst/ipb_vi2c_inst/last_ipb_strobe
                                                          system/ipb_usr_fabric/Mmux_ipb_to_slaves[10]_ipb_strobe11
    SLICE_X53Y41.A3         net (fanout=9)        0.462   user_ipb_mosi[10]_ipb_strobe
    SLICE_X53Y41.A          Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/last_ipb_strobe
                                                          usr/link_tracking_1_inst/ipb_info_inst/ipb_miso_o_ipb_ack1
    SLICE_X43Y89.D4         net (fanout=1)        2.135   user_ipb_miso[10]_ipb_ack
    SLICE_X43Y89.D          Tilo                  0.068   system/sfp_phase_mon_stats<7>
                                                          system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X43Y89.C2         net (fanout=1)        0.463   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X43Y89.C          Tilo                  0.068   system/sfp_phase_mon_stats<7>
                                                          system/ipb_fabric/ored_ack<0>1
    SLICE_X28Y140.A3        net (fanout=18)       3.696   system/ipb_from_fabric_ipb_ack
    SLICE_X28Y140.A         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X28Y140.B3        net (fanout=1)        0.340   system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X28Y140.B         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we2
    SLICE_X56Y142.D3        net (fanout=7)        1.402   system/phy_en.phy_ipb_ctrl/trans/tx_we
    SLICE_X56Y142.D         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/trans_out_we1
    RAMB36_X3Y22.WEAU2      net (fanout=64)       2.301   system/phy_en.phy_ipb_ctrl/trans_out_we
    RAMB36_X3Y22.CLKARDCLKU Trcck_WEA             0.515   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2
    ----------------------------------------------------  ---------------------------
    Total                                        25.405ns (1.914ns logic, 23.491ns route)
                                                          (7.5% logic, 92.5% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2 (RAMB36_X3Y22.WEAU3), 16643 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.239ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      25.707ns (Levels of Logic = 12)
  Clock Path Skew:      0.031ns (1.521 - 1.490)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X39Y102.AQ        Tcko                  0.337   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_0
    SLICE_X47Y33.B3         net (fanout=69)       4.248   system/ipb_arb/src<0>
    SLICE_X47Y33.B          Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/state_FSM_FFd1
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X30Y77.B6         net (fanout=445)      3.733   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X30Y77.B          Tilo                  0.068   system/ipb_sys_regs/addr_curr<6>
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o2
    SLICE_X38Y73.B4         net (fanout=1)        1.009   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o2
    SLICE_X38Y73.B          Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o4
    SLICE_X39Y65.D2         net (fanout=6)        0.898   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o
    SLICE_X39Y65.DMUX       Tilo                  0.191   system/ipb_usr_fabric/GND_364_o_INV_1193_o
                                                          system/ipb_usr_fabric/Mmux_n039832
    SLICE_X38Y65.A2         net (fanout=1)        0.835   system/ipb_usr_fabric/Mmux_n039831
    SLICE_X38Y65.A          Tilo                  0.068   system/ipb_usr_fabric/n0398<3>
                                                          system/ipb_usr_fabric/Mmux_n039833
    SLICE_X53Y41.C2         net (fanout=60)       1.969   system/ipb_usr_fabric/n0398<2>
    SLICE_X53Y41.C          Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/last_ipb_strobe
                                                          system/ipb_usr_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X53Y41.B1         net (fanout=3)        0.585   user_ipb_mosi[1]_ipb_strobe
    SLICE_X53Y41.B          Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/last_ipb_strobe
                                                          usr/link_tracking_1_inst/ipb_vi2c_inst/ipb_miso_o_ipb_ack1
    SLICE_X43Y89.D2         net (fanout=1)        2.437   user_ipb_miso[1]_ipb_ack
    SLICE_X43Y89.D          Tilo                  0.068   system/sfp_phase_mon_stats<7>
                                                          system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X43Y89.C2         net (fanout=1)        0.463   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X43Y89.C          Tilo                  0.068   system/sfp_phase_mon_stats<7>
                                                          system/ipb_fabric/ored_ack<0>1
    SLICE_X28Y140.A3        net (fanout=18)       3.696   system/ipb_from_fabric_ipb_ack
    SLICE_X28Y140.A         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X28Y140.B3        net (fanout=1)        0.340   system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X28Y140.B         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we2
    SLICE_X56Y142.D3        net (fanout=7)        1.402   system/phy_en.phy_ipb_ctrl/trans/tx_we
    SLICE_X56Y142.D         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/trans_out_we1
    RAMB36_X3Y22.WEAU3      net (fanout=64)       2.301   system/phy_en.phy_ipb_ctrl/trans_out_we
    RAMB36_X3Y22.CLKARDCLKU Trcck_WEA             0.515   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2
    ----------------------------------------------------  ---------------------------
    Total                                        25.707ns (1.791ns logic, 23.916ns route)
                                                          (7.0% logic, 93.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.396ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      25.550ns (Levels of Logic = 12)
  Clock Path Skew:      0.031ns (1.521 - 1.490)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X39Y102.AQ        Tcko                  0.337   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_0
    SLICE_X43Y27.B3         net (fanout=69)       4.555   system/ipb_arb/src<0>
    SLICE_X43Y27.B          Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/register_byte<3>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X30Y77.B4         net (fanout=409)      3.269   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X30Y77.B          Tilo                  0.068   system/ipb_sys_regs/addr_curr<6>
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o2
    SLICE_X38Y73.B4         net (fanout=1)        1.009   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o2
    SLICE_X38Y73.B          Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o4
    SLICE_X39Y65.D2         net (fanout=6)        0.898   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o
    SLICE_X39Y65.DMUX       Tilo                  0.191   system/ipb_usr_fabric/GND_364_o_INV_1193_o
                                                          system/ipb_usr_fabric/Mmux_n039832
    SLICE_X38Y65.A2         net (fanout=1)        0.835   system/ipb_usr_fabric/Mmux_n039831
    SLICE_X38Y65.A          Tilo                  0.068   system/ipb_usr_fabric/n0398<3>
                                                          system/ipb_usr_fabric/Mmux_n039833
    SLICE_X53Y41.C2         net (fanout=60)       1.969   system/ipb_usr_fabric/n0398<2>
    SLICE_X53Y41.C          Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/last_ipb_strobe
                                                          system/ipb_usr_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X53Y41.B1         net (fanout=3)        0.585   user_ipb_mosi[1]_ipb_strobe
    SLICE_X53Y41.B          Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/last_ipb_strobe
                                                          usr/link_tracking_1_inst/ipb_vi2c_inst/ipb_miso_o_ipb_ack1
    SLICE_X43Y89.D2         net (fanout=1)        2.437   user_ipb_miso[1]_ipb_ack
    SLICE_X43Y89.D          Tilo                  0.068   system/sfp_phase_mon_stats<7>
                                                          system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X43Y89.C2         net (fanout=1)        0.463   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X43Y89.C          Tilo                  0.068   system/sfp_phase_mon_stats<7>
                                                          system/ipb_fabric/ored_ack<0>1
    SLICE_X28Y140.A3        net (fanout=18)       3.696   system/ipb_from_fabric_ipb_ack
    SLICE_X28Y140.A         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X28Y140.B3        net (fanout=1)        0.340   system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X28Y140.B         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we2
    SLICE_X56Y142.D3        net (fanout=7)        1.402   system/phy_en.phy_ipb_ctrl/trans/tx_we
    SLICE_X56Y142.D         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/trans_out_we1
    RAMB36_X3Y22.WEAU3      net (fanout=64)       2.301   system/phy_en.phy_ipb_ctrl/trans_out_we
    RAMB36_X3Y22.CLKARDCLKU Trcck_WEA             0.515   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2
    ----------------------------------------------------  ---------------------------
    Total                                        25.550ns (1.791ns logic, 23.759ns route)
                                                          (7.0% logic, 93.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.541ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      25.405ns (Levels of Logic = 12)
  Clock Path Skew:      0.031ns (1.521 - 1.490)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X39Y102.AQ        Tcko                  0.337   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_0
    SLICE_X47Y33.B3         net (fanout=69)       4.248   system/ipb_arb/src<0>
    SLICE_X47Y33.B          Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/state_FSM_FFd1
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X30Y77.B6         net (fanout=445)      3.733   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X30Y77.B          Tilo                  0.068   system/ipb_sys_regs/addr_curr<6>
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o2
    SLICE_X38Y73.B4         net (fanout=1)        1.009   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o2
    SLICE_X38Y73.B          Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o4
    SLICE_X39Y65.D2         net (fanout=6)        0.898   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o
    SLICE_X39Y65.DMUX       Tilo                  0.191   system/ipb_usr_fabric/GND_364_o_INV_1193_o
                                                          system/ipb_usr_fabric/Mmux_n039832
    SLICE_X38Y65.A2         net (fanout=1)        0.835   system/ipb_usr_fabric/Mmux_n039831
    SLICE_X38Y65.A          Tilo                  0.068   system/ipb_usr_fabric/n0398<3>
                                                          system/ipb_usr_fabric/Mmux_n039833
    SLICE_X53Y41.C2         net (fanout=60)       1.969   system/ipb_usr_fabric/n0398<2>
    SLICE_X53Y41.CMUX       Tilo                  0.191   usr/link_tracking_1_inst/ipb_vi2c_inst/last_ipb_strobe
                                                          system/ipb_usr_fabric/Mmux_ipb_to_slaves[10]_ipb_strobe11
    SLICE_X53Y41.A3         net (fanout=9)        0.462   user_ipb_mosi[10]_ipb_strobe
    SLICE_X53Y41.A          Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/last_ipb_strobe
                                                          usr/link_tracking_1_inst/ipb_info_inst/ipb_miso_o_ipb_ack1
    SLICE_X43Y89.D4         net (fanout=1)        2.135   user_ipb_miso[10]_ipb_ack
    SLICE_X43Y89.D          Tilo                  0.068   system/sfp_phase_mon_stats<7>
                                                          system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X43Y89.C2         net (fanout=1)        0.463   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X43Y89.C          Tilo                  0.068   system/sfp_phase_mon_stats<7>
                                                          system/ipb_fabric/ored_ack<0>1
    SLICE_X28Y140.A3        net (fanout=18)       3.696   system/ipb_from_fabric_ipb_ack
    SLICE_X28Y140.A         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X28Y140.B3        net (fanout=1)        0.340   system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X28Y140.B         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we2
    SLICE_X56Y142.D3        net (fanout=7)        1.402   system/phy_en.phy_ipb_ctrl/trans/tx_we
    SLICE_X56Y142.D         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/trans_out_we1
    RAMB36_X3Y22.WEAU3      net (fanout=64)       2.301   system/phy_en.phy_ipb_ctrl/trans_out_we
    RAMB36_X3Y22.CLKARDCLKU Trcck_WEA             0.515   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2
    ----------------------------------------------------  ---------------------------
    Total                                        25.405ns (1.914ns logic, 23.491ns route)
                                                          (7.5% logic, 92.5% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2 (RAMB36_X3Y22.WEAL2), 16643 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.244ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      25.702ns (Levels of Logic = 12)
  Clock Path Skew:      0.031ns (1.521 - 1.490)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X39Y102.AQ        Tcko                  0.337   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_0
    SLICE_X47Y33.B3         net (fanout=69)       4.248   system/ipb_arb/src<0>
    SLICE_X47Y33.B          Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/state_FSM_FFd1
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X30Y77.B6         net (fanout=445)      3.733   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X30Y77.B          Tilo                  0.068   system/ipb_sys_regs/addr_curr<6>
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o2
    SLICE_X38Y73.B4         net (fanout=1)        1.009   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o2
    SLICE_X38Y73.B          Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o4
    SLICE_X39Y65.D2         net (fanout=6)        0.898   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o
    SLICE_X39Y65.DMUX       Tilo                  0.191   system/ipb_usr_fabric/GND_364_o_INV_1193_o
                                                          system/ipb_usr_fabric/Mmux_n039832
    SLICE_X38Y65.A2         net (fanout=1)        0.835   system/ipb_usr_fabric/Mmux_n039831
    SLICE_X38Y65.A          Tilo                  0.068   system/ipb_usr_fabric/n0398<3>
                                                          system/ipb_usr_fabric/Mmux_n039833
    SLICE_X53Y41.C2         net (fanout=60)       1.969   system/ipb_usr_fabric/n0398<2>
    SLICE_X53Y41.C          Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/last_ipb_strobe
                                                          system/ipb_usr_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X53Y41.B1         net (fanout=3)        0.585   user_ipb_mosi[1]_ipb_strobe
    SLICE_X53Y41.B          Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/last_ipb_strobe
                                                          usr/link_tracking_1_inst/ipb_vi2c_inst/ipb_miso_o_ipb_ack1
    SLICE_X43Y89.D2         net (fanout=1)        2.437   user_ipb_miso[1]_ipb_ack
    SLICE_X43Y89.D          Tilo                  0.068   system/sfp_phase_mon_stats<7>
                                                          system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X43Y89.C2         net (fanout=1)        0.463   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X43Y89.C          Tilo                  0.068   system/sfp_phase_mon_stats<7>
                                                          system/ipb_fabric/ored_ack<0>1
    SLICE_X28Y140.A3        net (fanout=18)       3.696   system/ipb_from_fabric_ipb_ack
    SLICE_X28Y140.A         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X28Y140.B3        net (fanout=1)        0.340   system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X28Y140.B         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we2
    SLICE_X56Y142.D3        net (fanout=7)        1.402   system/phy_en.phy_ipb_ctrl/trans/tx_we
    SLICE_X56Y142.D         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/trans_out_we1
    RAMB36_X3Y22.WEAL2      net (fanout=64)       2.296   system/phy_en.phy_ipb_ctrl/trans_out_we
    RAMB36_X3Y22.CLKARDCLKL Trcck_WEA             0.515   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2
    ----------------------------------------------------  ---------------------------
    Total                                        25.702ns (1.791ns logic, 23.911ns route)
                                                          (7.0% logic, 93.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.401ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      25.545ns (Levels of Logic = 12)
  Clock Path Skew:      0.031ns (1.521 - 1.490)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X39Y102.AQ        Tcko                  0.337   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_0
    SLICE_X43Y27.B3         net (fanout=69)       4.555   system/ipb_arb/src<0>
    SLICE_X43Y27.B          Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/register_byte<3>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X30Y77.B4         net (fanout=409)      3.269   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X30Y77.B          Tilo                  0.068   system/ipb_sys_regs/addr_curr<6>
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o2
    SLICE_X38Y73.B4         net (fanout=1)        1.009   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o2
    SLICE_X38Y73.B          Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o4
    SLICE_X39Y65.D2         net (fanout=6)        0.898   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o
    SLICE_X39Y65.DMUX       Tilo                  0.191   system/ipb_usr_fabric/GND_364_o_INV_1193_o
                                                          system/ipb_usr_fabric/Mmux_n039832
    SLICE_X38Y65.A2         net (fanout=1)        0.835   system/ipb_usr_fabric/Mmux_n039831
    SLICE_X38Y65.A          Tilo                  0.068   system/ipb_usr_fabric/n0398<3>
                                                          system/ipb_usr_fabric/Mmux_n039833
    SLICE_X53Y41.C2         net (fanout=60)       1.969   system/ipb_usr_fabric/n0398<2>
    SLICE_X53Y41.C          Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/last_ipb_strobe
                                                          system/ipb_usr_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X53Y41.B1         net (fanout=3)        0.585   user_ipb_mosi[1]_ipb_strobe
    SLICE_X53Y41.B          Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/last_ipb_strobe
                                                          usr/link_tracking_1_inst/ipb_vi2c_inst/ipb_miso_o_ipb_ack1
    SLICE_X43Y89.D2         net (fanout=1)        2.437   user_ipb_miso[1]_ipb_ack
    SLICE_X43Y89.D          Tilo                  0.068   system/sfp_phase_mon_stats<7>
                                                          system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X43Y89.C2         net (fanout=1)        0.463   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X43Y89.C          Tilo                  0.068   system/sfp_phase_mon_stats<7>
                                                          system/ipb_fabric/ored_ack<0>1
    SLICE_X28Y140.A3        net (fanout=18)       3.696   system/ipb_from_fabric_ipb_ack
    SLICE_X28Y140.A         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X28Y140.B3        net (fanout=1)        0.340   system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X28Y140.B         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we2
    SLICE_X56Y142.D3        net (fanout=7)        1.402   system/phy_en.phy_ipb_ctrl/trans/tx_we
    SLICE_X56Y142.D         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/trans_out_we1
    RAMB36_X3Y22.WEAL2      net (fanout=64)       2.296   system/phy_en.phy_ipb_ctrl/trans_out_we
    RAMB36_X3Y22.CLKARDCLKL Trcck_WEA             0.515   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2
    ----------------------------------------------------  ---------------------------
    Total                                        25.545ns (1.791ns logic, 23.754ns route)
                                                          (7.0% logic, 93.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.546ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      25.400ns (Levels of Logic = 12)
  Clock Path Skew:      0.031ns (1.521 - 1.490)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X39Y102.AQ        Tcko                  0.337   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_0
    SLICE_X47Y33.B3         net (fanout=69)       4.248   system/ipb_arb/src<0>
    SLICE_X47Y33.B          Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/state_FSM_FFd1
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X30Y77.B6         net (fanout=445)      3.733   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X30Y77.B          Tilo                  0.068   system/ipb_sys_regs/addr_curr<6>
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o2
    SLICE_X38Y73.B4         net (fanout=1)        1.009   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o2
    SLICE_X38Y73.B          Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o4
    SLICE_X39Y65.D2         net (fanout=6)        0.898   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o
    SLICE_X39Y65.DMUX       Tilo                  0.191   system/ipb_usr_fabric/GND_364_o_INV_1193_o
                                                          system/ipb_usr_fabric/Mmux_n039832
    SLICE_X38Y65.A2         net (fanout=1)        0.835   system/ipb_usr_fabric/Mmux_n039831
    SLICE_X38Y65.A          Tilo                  0.068   system/ipb_usr_fabric/n0398<3>
                                                          system/ipb_usr_fabric/Mmux_n039833
    SLICE_X53Y41.C2         net (fanout=60)       1.969   system/ipb_usr_fabric/n0398<2>
    SLICE_X53Y41.CMUX       Tilo                  0.191   usr/link_tracking_1_inst/ipb_vi2c_inst/last_ipb_strobe
                                                          system/ipb_usr_fabric/Mmux_ipb_to_slaves[10]_ipb_strobe11
    SLICE_X53Y41.A3         net (fanout=9)        0.462   user_ipb_mosi[10]_ipb_strobe
    SLICE_X53Y41.A          Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/last_ipb_strobe
                                                          usr/link_tracking_1_inst/ipb_info_inst/ipb_miso_o_ipb_ack1
    SLICE_X43Y89.D4         net (fanout=1)        2.135   user_ipb_miso[10]_ipb_ack
    SLICE_X43Y89.D          Tilo                  0.068   system/sfp_phase_mon_stats<7>
                                                          system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X43Y89.C2         net (fanout=1)        0.463   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X43Y89.C          Tilo                  0.068   system/sfp_phase_mon_stats<7>
                                                          system/ipb_fabric/ored_ack<0>1
    SLICE_X28Y140.A3        net (fanout=18)       3.696   system/ipb_from_fabric_ipb_ack
    SLICE_X28Y140.A         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X28Y140.B3        net (fanout=1)        0.340   system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X28Y140.B         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we2
    SLICE_X56Y142.D3        net (fanout=7)        1.402   system/phy_en.phy_ipb_ctrl/trans/tx_we
    SLICE_X56Y142.D         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/trans_out_we1
    RAMB36_X3Y22.WEAL2      net (fanout=64)       2.296   system/phy_en.phy_ipb_ctrl/trans_out_we
    RAMB36_X3Y22.CLKARDCLKL Trcck_WEA             0.515   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2
    ----------------------------------------------------  ---------------------------
    Total                                        25.400ns (1.914ns logic, 23.486ns route)
                                                          (7.5% logic, 92.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_glib_pll_clkout_31_25_a_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_a_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12 (RAMB36_X4Y12.ADDRBWRADDRL13), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.032ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/clock_crossing_if/rx_read_buffer_2 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.177ns (Levels of Logic = 0)
  Clock Path Skew:      0.145ns (0.534 - 0.389)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/clock_crossing_if/rx_read_buffer_2 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X74Y61.CQ             Tcko                  0.115   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_read_buffer<3>
                                                              system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/clock_crossing_if/rx_read_buffer_2
    RAMB36_X4Y12.ADDRBWRADDRL13 net (fanout=16)       0.159   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_read_buffer<2>
    RAMB36_X4Y12.CLKBWRCLKL     Trckc_ADDRB (-Th)     0.097   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12
                                                              system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12
    --------------------------------------------------------  ---------------------------
    Total                                             0.177ns (0.018ns logic, 0.159ns route)
                                                              (10.2% logic, 89.8% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12 (RAMB36_X4Y12.ADDRBWRADDRU13), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.033ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/clock_crossing_if/rx_read_buffer_2 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.178ns (Levels of Logic = 0)
  Clock Path Skew:      0.145ns (0.534 - 0.389)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/clock_crossing_if/rx_read_buffer_2 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X74Y61.CQ             Tcko                  0.115   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_read_buffer<3>
                                                              system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/clock_crossing_if/rx_read_buffer_2
    RAMB36_X4Y12.ADDRBWRADDRU13 net (fanout=16)       0.160   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_read_buffer<2>
    RAMB36_X4Y12.CLKBWRCLKU     Trckc_ADDRB (-Th)     0.097   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12
                                                              system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12
    --------------------------------------------------------  ---------------------------
    Total                                             0.178ns (0.018ns logic, 0.160ns route)
                                                              (10.1% logic, 89.9% route)

--------------------------------------------------------------------------------

Paths for end point system/mst.i2c_m/u2/reg_0 (SLICE_X14Y27.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.073ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/mst.i2c_m/u2/slaveregister_reg_0 (FF)
  Destination:          system/mst.i2c_m/u2/reg_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.110ns (Levels of Logic = 0)
  Clock Path Skew:      0.037ns (0.434 - 0.397)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/mst.i2c_m/u2/slaveregister_reg_0 to system/mst.i2c_m/u2/reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y27.AQ      Tcko                  0.098   system/mst.i2c_m/u2/slaveregister_reg<3>
                                                       system/mst.i2c_m/u2/slaveregister_reg_0
    SLICE_X14Y27.AX      net (fanout=1)        0.101   system/mst.i2c_m/u2/slaveregister_reg<0>
    SLICE_X14Y27.CLK     Tckdi       (-Th)     0.089   system/mst.i2c_m/u2/reg<3>
                                                       system/mst.i2c_m/u2/reg_0
    -------------------------------------------------  ---------------------------
    Total                                      0.110ns (0.009ns logic, 0.101ns route)
                                                       (8.2% logic, 91.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_a_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_a_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X4Y28.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X4Y13.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12/CLKBWRCLKL
  Location pin: RAMB36_X3Y31.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_b_0 = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_b_0" TS_clk125_2_n / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 98303 paths analyzed, 1639 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  17.876ns.
--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/data_i_r_16 (SLICE_X30Y67.B1), 290 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.124ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_16 (FF)
  Requirement:          32.000ns
  Data Path Delay:      17.592ns (Levels of Logic = 9)
  Clock Path Skew:      -0.079ns (2.747 - 2.826)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram1_if/sramInterface/data_i_r_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y102.AQ     Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X43Y27.B3      net (fanout=69)       4.555   system/ipb_arb/src<0>
    SLICE_X43Y27.B       Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/register_byte<3>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X32Y82.A6      net (fanout=409)      3.091   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X32Y82.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X34Y82.B6      net (fanout=1)        0.257   system/ipb_fabric/N01
    SLICE_X34Y82.B       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X32Y90.D6      net (fanout=39)       0.588   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X32Y90.D       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>8
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X31Y105.A3     net (fanout=33)       1.587   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X31Y105.A      Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X31Y105.B4     net (fanout=4)        0.408   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X31Y105.BMUX   Tilo                  0.191   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X41Y49.A2      net (fanout=7)        3.635   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X41Y49.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1993_o11
    SLICE_X41Y51.A5      net (fanout=3)        0.311   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1993_o
    SLICE_X41Y51.A       Tilo                  0.068   system/sram_w[1]_data<9>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X30Y67.B1      net (fanout=70)       2.128   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X30Y67.CLK     Tas                   0.028   system/sram1_if/sramInterface/data_i_r<17>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT81
                                                       system/sram1_if/sramInterface/data_i_r_16
    -------------------------------------------------  ---------------------------
    Total                                     17.592ns (1.032ns logic, 16.560ns route)
                                                       (5.9% logic, 94.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.530ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_16 (FF)
  Requirement:          32.000ns
  Data Path Delay:      17.186ns (Levels of Logic = 9)
  Clock Path Skew:      -0.079ns (2.747 - 2.826)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram1_if/sramInterface/data_i_r_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y102.AQ     Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X47Y33.B3      net (fanout=69)       4.248   system/ipb_arb/src<0>
    SLICE_X47Y33.B       Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/state_FSM_FFd1
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X32Y82.A5      net (fanout=445)      2.992   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X32Y82.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X34Y82.B6      net (fanout=1)        0.257   system/ipb_fabric/N01
    SLICE_X34Y82.B       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X32Y90.D6      net (fanout=39)       0.588   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X32Y90.D       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>8
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X31Y105.A3     net (fanout=33)       1.587   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X31Y105.A      Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X31Y105.B4     net (fanout=4)        0.408   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X31Y105.BMUX   Tilo                  0.191   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X41Y49.A2      net (fanout=7)        3.635   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X41Y49.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1993_o11
    SLICE_X41Y51.A5      net (fanout=3)        0.311   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1993_o
    SLICE_X41Y51.A       Tilo                  0.068   system/sram_w[1]_data<9>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X30Y67.B1      net (fanout=70)       2.128   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X30Y67.CLK     Tas                   0.028   system/sram1_if/sramInterface/data_i_r<17>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT81
                                                       system/sram1_if/sramInterface/data_i_r_16
    -------------------------------------------------  ---------------------------
    Total                                     17.186ns (1.032ns logic, 16.154ns route)
                                                       (6.0% logic, 94.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.909ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_16 (FF)
  Requirement:          32.000ns
  Data Path Delay:      16.807ns (Levels of Logic = 9)
  Clock Path Skew:      -0.079ns (2.747 - 2.826)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram1_if/sramInterface/data_i_r_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y102.CQ     Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X43Y27.B4      net (fanout=68)       3.770   system/ipb_arb/src<1>
    SLICE_X43Y27.B       Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/register_byte<3>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X32Y82.A6      net (fanout=409)      3.091   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X32Y82.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X34Y82.B6      net (fanout=1)        0.257   system/ipb_fabric/N01
    SLICE_X34Y82.B       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X32Y90.D6      net (fanout=39)       0.588   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X32Y90.D       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>8
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X31Y105.A3     net (fanout=33)       1.587   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X31Y105.A      Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X31Y105.B4     net (fanout=4)        0.408   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X31Y105.BMUX   Tilo                  0.191   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X41Y49.A2      net (fanout=7)        3.635   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X41Y49.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1993_o11
    SLICE_X41Y51.A5      net (fanout=3)        0.311   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1993_o
    SLICE_X41Y51.A       Tilo                  0.068   system/sram_w[1]_data<9>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X30Y67.B1      net (fanout=70)       2.128   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X30Y67.CLK     Tas                   0.028   system/sram1_if/sramInterface/data_i_r<17>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT81
                                                       system/sram1_if/sramInterface/data_i_r_16
    -------------------------------------------------  ---------------------------
    Total                                     16.807ns (1.032ns logic, 15.775ns route)
                                                       (6.1% logic, 93.9% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/data_i_r_30 (SLICE_X33Y69.B2), 290 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.141ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_30 (FF)
  Requirement:          32.000ns
  Data Path Delay:      17.589ns (Levels of Logic = 9)
  Clock Path Skew:      -0.065ns (2.761 - 2.826)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram1_if/sramInterface/data_i_r_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y102.AQ     Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X43Y27.B3      net (fanout=69)       4.555   system/ipb_arb/src<0>
    SLICE_X43Y27.B       Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/register_byte<3>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X32Y82.A6      net (fanout=409)      3.091   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X32Y82.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X34Y82.B6      net (fanout=1)        0.257   system/ipb_fabric/N01
    SLICE_X34Y82.B       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X32Y90.D6      net (fanout=39)       0.588   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X32Y90.D       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>8
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X31Y105.A3     net (fanout=33)       1.587   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X31Y105.A      Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X31Y105.B4     net (fanout=4)        0.408   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X31Y105.BMUX   Tilo                  0.191   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X41Y49.A2      net (fanout=7)        3.635   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X41Y49.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1993_o11
    SLICE_X41Y51.A5      net (fanout=3)        0.311   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1993_o
    SLICE_X41Y51.A       Tilo                  0.068   system/sram_w[1]_data<9>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X33Y69.B2      net (fanout=70)       2.083   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X33Y69.CLK     Tas                   0.070   system/sram1_if/sramInterface/data_i_r<31>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT241
                                                       system/sram1_if/sramInterface/data_i_r_30
    -------------------------------------------------  ---------------------------
    Total                                     17.589ns (1.074ns logic, 16.515ns route)
                                                       (6.1% logic, 93.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.547ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_30 (FF)
  Requirement:          32.000ns
  Data Path Delay:      17.183ns (Levels of Logic = 9)
  Clock Path Skew:      -0.065ns (2.761 - 2.826)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram1_if/sramInterface/data_i_r_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y102.AQ     Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X47Y33.B3      net (fanout=69)       4.248   system/ipb_arb/src<0>
    SLICE_X47Y33.B       Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/state_FSM_FFd1
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X32Y82.A5      net (fanout=445)      2.992   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X32Y82.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X34Y82.B6      net (fanout=1)        0.257   system/ipb_fabric/N01
    SLICE_X34Y82.B       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X32Y90.D6      net (fanout=39)       0.588   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X32Y90.D       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>8
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X31Y105.A3     net (fanout=33)       1.587   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X31Y105.A      Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X31Y105.B4     net (fanout=4)        0.408   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X31Y105.BMUX   Tilo                  0.191   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X41Y49.A2      net (fanout=7)        3.635   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X41Y49.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1993_o11
    SLICE_X41Y51.A5      net (fanout=3)        0.311   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1993_o
    SLICE_X41Y51.A       Tilo                  0.068   system/sram_w[1]_data<9>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X33Y69.B2      net (fanout=70)       2.083   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X33Y69.CLK     Tas                   0.070   system/sram1_if/sramInterface/data_i_r<31>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT241
                                                       system/sram1_if/sramInterface/data_i_r_30
    -------------------------------------------------  ---------------------------
    Total                                     17.183ns (1.074ns logic, 16.109ns route)
                                                       (6.3% logic, 93.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.926ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_30 (FF)
  Requirement:          32.000ns
  Data Path Delay:      16.804ns (Levels of Logic = 9)
  Clock Path Skew:      -0.065ns (2.761 - 2.826)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram1_if/sramInterface/data_i_r_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y102.CQ     Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X43Y27.B4      net (fanout=68)       3.770   system/ipb_arb/src<1>
    SLICE_X43Y27.B       Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/register_byte<3>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X32Y82.A6      net (fanout=409)      3.091   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X32Y82.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X34Y82.B6      net (fanout=1)        0.257   system/ipb_fabric/N01
    SLICE_X34Y82.B       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X32Y90.D6      net (fanout=39)       0.588   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X32Y90.D       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>8
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X31Y105.A3     net (fanout=33)       1.587   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X31Y105.A      Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X31Y105.B4     net (fanout=4)        0.408   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X31Y105.BMUX   Tilo                  0.191   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X41Y49.A2      net (fanout=7)        3.635   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X41Y49.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1993_o11
    SLICE_X41Y51.A5      net (fanout=3)        0.311   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1993_o
    SLICE_X41Y51.A       Tilo                  0.068   system/sram_w[1]_data<9>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X33Y69.B2      net (fanout=70)       2.083   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X33Y69.CLK     Tas                   0.070   system/sram1_if/sramInterface/data_i_r<31>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT241
                                                       system/sram1_if/sramInterface/data_i_r_30
    -------------------------------------------------  ---------------------------
    Total                                     16.804ns (1.074ns logic, 15.730ns route)
                                                       (6.4% logic, 93.6% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/DATA_O_0 (SLICE_X31Y69.SR), 292 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.156ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_0 (FF)
  Requirement:          32.000ns
  Data Path Delay:      17.562ns (Levels of Logic = 8)
  Clock Path Skew:      -0.077ns (2.749 - 2.826)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram1_if/sramInterface/DATA_O_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y102.AQ     Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X43Y27.B3      net (fanout=69)       4.555   system/ipb_arb/src<0>
    SLICE_X43Y27.B       Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/register_byte<3>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X32Y82.A6      net (fanout=409)      3.091   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X32Y82.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X34Y82.B6      net (fanout=1)        0.257   system/ipb_fabric/N01
    SLICE_X34Y82.B       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X32Y90.D6      net (fanout=39)       0.588   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X32Y90.D       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>8
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X31Y105.A3     net (fanout=33)       1.587   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X31Y105.A      Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X31Y105.B4     net (fanout=4)        0.408   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X31Y105.BMUX   Tilo                  0.191   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X40Y49.D5      net (fanout=7)        3.372   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X40Y49.D       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startRead
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X38Y51.A6      net (fanout=7)        0.392   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X38Y51.A       Tilo                  0.068   system/sram1_if/sramInterface/_n0147
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X31Y69.SR      net (fanout=9)        1.795   system/sram1_if/sramInterface/_n0147
    SLICE_X31Y69.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<3>
                                                       system/sram1_if/sramInterface/DATA_O_0
    -------------------------------------------------  ---------------------------
    Total                                     17.562ns (1.517ns logic, 16.045ns route)
                                                       (8.6% logic, 91.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.562ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_0 (FF)
  Requirement:          32.000ns
  Data Path Delay:      17.156ns (Levels of Logic = 8)
  Clock Path Skew:      -0.077ns (2.749 - 2.826)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram1_if/sramInterface/DATA_O_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y102.AQ     Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X47Y33.B3      net (fanout=69)       4.248   system/ipb_arb/src<0>
    SLICE_X47Y33.B       Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/state_FSM_FFd1
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X32Y82.A5      net (fanout=445)      2.992   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X32Y82.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X34Y82.B6      net (fanout=1)        0.257   system/ipb_fabric/N01
    SLICE_X34Y82.B       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X32Y90.D6      net (fanout=39)       0.588   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X32Y90.D       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>8
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X31Y105.A3     net (fanout=33)       1.587   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X31Y105.A      Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X31Y105.B4     net (fanout=4)        0.408   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X31Y105.BMUX   Tilo                  0.191   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X40Y49.D5      net (fanout=7)        3.372   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X40Y49.D       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startRead
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X38Y51.A6      net (fanout=7)        0.392   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X38Y51.A       Tilo                  0.068   system/sram1_if/sramInterface/_n0147
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X31Y69.SR      net (fanout=9)        1.795   system/sram1_if/sramInterface/_n0147
    SLICE_X31Y69.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<3>
                                                       system/sram1_if/sramInterface/DATA_O_0
    -------------------------------------------------  ---------------------------
    Total                                     17.156ns (1.517ns logic, 15.639ns route)
                                                       (8.8% logic, 91.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.941ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_0 (FF)
  Requirement:          32.000ns
  Data Path Delay:      16.777ns (Levels of Logic = 8)
  Clock Path Skew:      -0.077ns (2.749 - 2.826)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram1_if/sramInterface/DATA_O_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y102.CQ     Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X43Y27.B4      net (fanout=68)       3.770   system/ipb_arb/src<1>
    SLICE_X43Y27.B       Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/register_byte<3>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X32Y82.A6      net (fanout=409)      3.091   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X32Y82.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X34Y82.B6      net (fanout=1)        0.257   system/ipb_fabric/N01
    SLICE_X34Y82.B       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X32Y90.D6      net (fanout=39)       0.588   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X32Y90.D       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>8
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X31Y105.A3     net (fanout=33)       1.587   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X31Y105.A      Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X31Y105.B4     net (fanout=4)        0.408   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X31Y105.BMUX   Tilo                  0.191   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X40Y49.D5      net (fanout=7)        3.372   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X40Y49.D       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startRead
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X38Y51.A6      net (fanout=7)        0.392   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X38Y51.A       Tilo                  0.068   system/sram1_if/sramInterface/_n0147
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X31Y69.SR      net (fanout=9)        1.795   system/sram1_if/sramInterface/_n0147
    SLICE_X31Y69.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<3>
                                                       system/sram1_if/sramInterface/DATA_O_0
    -------------------------------------------------  ---------------------------
    Total                                     16.777ns (1.517ns logic, 15.260ns route)
                                                       (9.0% logic, 91.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_glib_pll_clkout_31_25_b_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_b_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/sram1_if/bist/prbsPatterGenerator/pdata_14 (SLICE_X30Y56.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.069ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram1_if/bist/prbsPatterGenerator/parallel.pdata_reg_14 (FF)
  Destination:          system/sram1_if/bist/prbsPatterGenerator/pdata_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.105ns (Levels of Logic = 0)
  Clock Path Skew:      0.036ns (0.440 - 0.404)
  Source Clock:         system/sram_w[1]_clk rising at 36.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/sram1_if/bist/prbsPatterGenerator/parallel.pdata_reg_14 to system/sram1_if/bist/prbsPatterGenerator/pdata_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y57.AQ      Tcko                  0.098   system/sram1_if/bist/prbsPatterGenerator/parallel.pdata_reg<21>
                                                       system/sram1_if/bist/prbsPatterGenerator/parallel.pdata_reg_14
    SLICE_X30Y56.CX      net (fanout=1)        0.096   system/sram1_if/bist/prbsPatterGenerator/parallel.pdata_reg<14>
    SLICE_X30Y56.CLK     Tckdi       (-Th)     0.089   system/sram1_if/data_from_bist<15>
                                                       system/sram1_if/bist/prbsPatterGenerator/pdata_14
    -------------------------------------------------  ---------------------------
    Total                                      0.105ns (0.009ns logic, 0.096ns route)
                                                       (8.6% logic, 91.4% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/bist/prbsPatterGenerator/pdata_17 (SLICE_X30Y57.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.071ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram1_if/bist/prbsPatterGenerator/parallel.pdata_reg_17 (FF)
  Destination:          system/sram1_if/bist/prbsPatterGenerator/pdata_17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.105ns (Levels of Logic = 0)
  Clock Path Skew:      0.034ns (0.438 - 0.404)
  Source Clock:         system/sram_w[1]_clk rising at 36.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/sram1_if/bist/prbsPatterGenerator/parallel.pdata_reg_17 to system/sram1_if/bist/prbsPatterGenerator/pdata_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y57.CQ      Tcko                  0.098   system/sram1_if/bist/prbsPatterGenerator/parallel.pdata_reg<21>
                                                       system/sram1_if/bist/prbsPatterGenerator/parallel.pdata_reg_17
    SLICE_X30Y57.BX      net (fanout=1)        0.096   system/sram1_if/bist/prbsPatterGenerator/parallel.pdata_reg<17>
    SLICE_X30Y57.CLK     Tckdi       (-Th)     0.089   system/sram1_if/data_from_bist<19>
                                                       system/sram1_if/bist/prbsPatterGenerator/pdata_17
    -------------------------------------------------  ---------------------------
    Total                                      0.105ns (0.009ns logic, 0.096ns route)
                                                       (8.6% logic, 91.4% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/data_i_r_20 (SLICE_X30Y69.B4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.084ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_sys_regs/regs_8_0 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_20 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.381ns (Levels of Logic = 1)
  Clock Path Skew:      0.092ns (1.315 - 1.223)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_8_0 to system/sram1_if/sramInterface/data_i_r_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y72.AQ      Tcko                  0.115   system/regs_from_ipbus<8><17>
                                                       system/ipb_sys_regs/regs_8_0
    SLICE_X30Y69.B4      net (fanout=75)       0.343   system/regs_from_ipbus<8><0>
    SLICE_X30Y69.CLK     Tah         (-Th)     0.077   system/sram1_if/sramInterface/data_i_r<21>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT131
                                                       system/sram1_if/sramInterface/data_i_r_20
    -------------------------------------------------  ---------------------------
    Total                                      0.381ns (0.038ns logic, 0.343ns route)
                                                       (10.0% logic, 90.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_b_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_b_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y27.I0
  Clock network: system/glib_pll_clkout_31_25_b
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<1>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[1].sramClockInverter/CK
  Location pin: OLOGIC_X2Y21.CLK
  Clock network: system/sram_w[1]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/sram1_if/bist/main_process.addressCounter<3>/SR
  Logical resource: system/sram1_if/bist/main_process.addressCounter_0/SR
  Location pin: SLICE_X25Y12.SR
  Clock network: system/sram1_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0 = PERIOD 
TIMEGRP         "system_gbt_phase_monitoring_ttclk_pll_clkout0" 
TS_xpoint1_clk1_p / 6         PHASE 2.08333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0 = PERIOD TIMEGRP
        "system_gbt_phase_monitoring_ttclk_pll_clkout0" TS_xpoint1_clk1_p / 6
        PHASE 2.08333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<17>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA/CLK
  Location pin: SLICE_X56Y80.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.166ns
  High pulse: 2.083ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<17>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA/CLK
  Location pin: SLICE_X56Y80.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<17>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA_D1/CLK
  Location pin: SLICE_X56Y80.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0_0 = PERIOD 
TIMEGRP         "system_gbt_phase_monitoring_ttclk_pll_clkout0_0" 
TS_xpoint1_clk1_n /         6 PHASE 2.08333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1922 paths analyzed, 334 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.069ns.
--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/fmc1_cdce_pm/timer_16 (SLICE_X58Y95.CE), 17 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.097ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/timer_11 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/timer_16 (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.964ns (Levels of Logic = 2)
  Clock Path Skew:      -0.022ns (0.085 - 0.107)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/timer_11 to system/gbt_phase_monitoring/fmc1_cdce_pm/timer_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y93.DQ      Tcko                  0.337   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/timer_11
    SLICE_X61Y93.A1      net (fanout=2)        0.820   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<11>
    SLICE_X61Y93.A       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1783_o<16>1
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1783_o<16>2
    SLICE_X60Y92.B1      net (fanout=2)        0.601   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1783_o<16>1
    SLICE_X60Y92.BMUX    Tilo                  0.205   system/gbt_phase_monitoring/fmc1_cdce_pm/done
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1783_o_inv1
    SLICE_X58Y95.CE      net (fanout=5)        0.615   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1783_o_inv
    SLICE_X58Y95.CLK     Tceck                 0.318   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<16>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/timer_16
    -------------------------------------------------  ---------------------------
    Total                                      2.964ns (0.928ns logic, 2.036ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.316ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/timer_15 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/timer_16 (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.746ns (Levels of Logic = 2)
  Clock Path Skew:      -0.021ns (0.085 - 0.106)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/timer_15 to system/gbt_phase_monitoring/fmc1_cdce_pm/timer_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y94.DQ      Tcko                  0.337   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<15>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/timer_15
    SLICE_X59Y94.C2      net (fanout=2)        0.470   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<15>
    SLICE_X59Y94.C       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1783_o<16>2
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1783_o<16>3
    SLICE_X60Y92.B2      net (fanout=2)        0.733   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1783_o<16>2
    SLICE_X60Y92.BMUX    Tilo                  0.205   system/gbt_phase_monitoring/fmc1_cdce_pm/done
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1783_o_inv1
    SLICE_X58Y95.CE      net (fanout=5)        0.615   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1783_o_inv
    SLICE_X58Y95.CLK     Tceck                 0.318   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<16>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/timer_16
    -------------------------------------------------  ---------------------------
    Total                                      2.746ns (0.928ns logic, 1.818ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.327ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/timer_10 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/timer_16 (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.734ns (Levels of Logic = 2)
  Clock Path Skew:      -0.022ns (0.085 - 0.107)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/timer_10 to system/gbt_phase_monitoring/fmc1_cdce_pm/timer_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y93.CQ      Tcko                  0.337   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/timer_10
    SLICE_X61Y93.A2      net (fanout=2)        0.590   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<10>
    SLICE_X61Y93.A       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1783_o<16>1
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1783_o<16>2
    SLICE_X60Y92.B1      net (fanout=2)        0.601   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1783_o<16>1
    SLICE_X60Y92.BMUX    Tilo                  0.205   system/gbt_phase_monitoring/fmc1_cdce_pm/done
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1783_o_inv1
    SLICE_X58Y95.CE      net (fanout=5)        0.615   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1783_o_inv
    SLICE_X58Y95.CLK     Tceck                 0.318   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<16>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/timer_16
    -------------------------------------------------  ---------------------------
    Total                                      2.734ns (0.928ns logic, 1.806ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0 (SLICE_X59Y89.CE), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.141ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/timer_11 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0 (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.926ns (Levels of Logic = 2)
  Clock Path Skew:      -0.016ns (0.091 - 0.107)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/timer_11 to system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y93.DQ      Tcko                  0.337   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/timer_11
    SLICE_X61Y93.A1      net (fanout=2)        0.820   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<11>
    SLICE_X61Y93.A       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1783_o<16>1
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1783_o<16>2
    SLICE_X59Y93.D2      net (fanout=2)        0.599   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1783_o<16>1
    SLICE_X59Y93.D       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv1
    SLICE_X59Y89.CE      net (fanout=4)        0.716   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
    SLICE_X59Y89.CLK     Tceck                 0.318   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0
    -------------------------------------------------  ---------------------------
    Total                                      2.926ns (0.791ns logic, 2.135ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.371ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/timer_10 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0 (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.696ns (Levels of Logic = 2)
  Clock Path Skew:      -0.016ns (0.091 - 0.107)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/timer_10 to system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y93.CQ      Tcko                  0.337   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/timer_10
    SLICE_X61Y93.A2      net (fanout=2)        0.590   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<10>
    SLICE_X61Y93.A       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1783_o<16>1
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1783_o<16>2
    SLICE_X59Y93.D2      net (fanout=2)        0.599   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1783_o<16>1
    SLICE_X59Y93.D       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv1
    SLICE_X59Y89.CE      net (fanout=4)        0.716   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
    SLICE_X59Y89.CLK     Tceck                 0.318   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0
    -------------------------------------------------  ---------------------------
    Total                                      2.696ns (0.791ns logic, 1.905ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.379ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/timer_8 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0 (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.688ns (Levels of Logic = 2)
  Clock Path Skew:      -0.016ns (0.091 - 0.107)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/timer_8 to system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y93.AQ      Tcko                  0.337   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/timer_8
    SLICE_X61Y93.A3      net (fanout=2)        0.582   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<8>
    SLICE_X61Y93.A       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1783_o<16>1
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1783_o<16>2
    SLICE_X59Y93.D2      net (fanout=2)        0.599   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1783_o<16>1
    SLICE_X59Y93.D       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv1
    SLICE_X59Y89.CE      net (fanout=4)        0.716   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
    SLICE_X59Y89.CLK     Tceck                 0.318   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0
    -------------------------------------------------  ---------------------------
    Total                                      2.688ns (0.791ns logic, 1.897ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_1 (SLICE_X59Y89.CE), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.141ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/timer_11 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_1 (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.926ns (Levels of Logic = 2)
  Clock Path Skew:      -0.016ns (0.091 - 0.107)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/timer_11 to system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y93.DQ      Tcko                  0.337   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/timer_11
    SLICE_X61Y93.A1      net (fanout=2)        0.820   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<11>
    SLICE_X61Y93.A       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1783_o<16>1
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1783_o<16>2
    SLICE_X59Y93.D2      net (fanout=2)        0.599   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1783_o<16>1
    SLICE_X59Y93.D       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv1
    SLICE_X59Y89.CE      net (fanout=4)        0.716   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
    SLICE_X59Y89.CLK     Tceck                 0.318   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_1
    -------------------------------------------------  ---------------------------
    Total                                      2.926ns (0.791ns logic, 2.135ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.371ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/timer_10 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_1 (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.696ns (Levels of Logic = 2)
  Clock Path Skew:      -0.016ns (0.091 - 0.107)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/timer_10 to system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y93.CQ      Tcko                  0.337   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/timer_10
    SLICE_X61Y93.A2      net (fanout=2)        0.590   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<10>
    SLICE_X61Y93.A       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1783_o<16>1
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1783_o<16>2
    SLICE_X59Y93.D2      net (fanout=2)        0.599   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1783_o<16>1
    SLICE_X59Y93.D       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv1
    SLICE_X59Y89.CE      net (fanout=4)        0.716   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
    SLICE_X59Y89.CLK     Tceck                 0.318   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_1
    -------------------------------------------------  ---------------------------
    Total                                      2.696ns (0.791ns logic, 1.905ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.379ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/timer_8 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_1 (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.688ns (Levels of Logic = 2)
  Clock Path Skew:      -0.016ns (0.091 - 0.107)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/timer_8 to system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y93.AQ      Tcko                  0.337   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/timer_8
    SLICE_X61Y93.A3      net (fanout=2)        0.582   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<8>
    SLICE_X61Y93.A       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1783_o<16>1
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1783_o<16>2
    SLICE_X59Y93.D2      net (fanout=2)        0.599   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1783_o<16>1
    SLICE_X59Y93.D       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv1
    SLICE_X59Y89.CE      net (fanout=4)        0.716   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
    SLICE_X59Y89.CLK     Tceck                 0.318   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_1
    -------------------------------------------------  ---------------------------
    Total                                      2.688ns (0.791ns logic, 1.897ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0_0 = PERIOD TIMEGRP
        "system_gbt_phase_monitoring_ttclk_pll_clkout0_0" TS_xpoint1_clk1_n /
        6 PHASE 2.08333333 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA (SLICE_X56Y89.AI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.079ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.112ns (Levels of Logic = 0)
  Clock Path Skew:      0.033ns (0.452 - 0.419)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0 to system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y89.AQ      Tcko                  0.098   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0
    SLICE_X56Y89.AI      net (fanout=2)        0.101   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<0>
    SLICE_X56Y89.CLK     Tdh         (-Th)     0.087   system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.112ns (0.011ns logic, 0.101ns route)
                                                       (9.8% logic, 90.2% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA_D1 (SLICE_X56Y89.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.112ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_1 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.145ns (Levels of Logic = 0)
  Clock Path Skew:      0.033ns (0.452 - 0.419)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_1 to system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y89.BQ      Tcko                  0.098   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_1
    SLICE_X56Y89.AX      net (fanout=2)        0.100   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<1>
    SLICE_X56Y89.CLK     Tdh         (-Th)     0.053   system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.145ns (0.045ns logic, 0.100ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMC (SLICE_X56Y89.CI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.129ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_4 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMC (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.163ns (Levels of Logic = 0)
  Clock Path Skew:      0.034ns (0.452 - 0.418)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_4 to system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y90.AQ      Tcko                  0.098   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<7>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_4
    SLICE_X56Y89.CI      net (fanout=2)        0.150   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<4>
    SLICE_X56Y89.CLK     Tdh         (-Th)     0.085   system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      0.163ns (0.013ns logic, 0.150ns route)
                                                       (8.0% logic, 92.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0_0 = PERIOD TIMEGRP
        "system_gbt_phase_monitoring_ttclk_pll_clkout0_0" TS_xpoint1_clk1_n /
        6 PHASE 2.08333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<17>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA/CLK
  Location pin: SLICE_X56Y80.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.166ns
  High pulse: 2.083ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<17>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA/CLK
  Location pin: SLICE_X56Y80.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<17>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA_D1/CLK
  Location pin: SLICE_X56Y80.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_amc13_Inst_TTC_decoder_TTC_CLK_dcm = PERIOD TIMEGRP   
      "usr_amc13_Inst_TTC_decoder_TTC_CLK_dcm" TS_cdce_out4_p PHASE -1.75 ns    
     HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.700ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_amc13_Inst_TTC_decoder_TTC_CLK_dcm = PERIOD TIMEGRP
        "usr_amc13_Inst_TTC_decoder_TTC_CLK_dcm" TS_cdce_out4_p PHASE -1.75 ns
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 23.300ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 0.850ns (Tmpw)
  Physical resource: usr/amc13/Inst_TTC_decoder/L1A/CLK
  Logical resource: usr/amc13/Inst_TTC_decoder/i_L1Accept/CLK
  Location pin: SLICE_X30Y49.CLK
  Clock network: usr/cdce_clkout4
--------------------------------------------------------------------------------
Slack: 23.300ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 0.850ns (Tmpw)
  Physical resource: usr/amc13/Inst_TTC_decoder/L1A/CLK
  Logical resource: usr/amc13/Inst_TTC_decoder/i_L1Accept/CLK
  Location pin: SLICE_X30Y49.CLK
  Clock network: usr/cdce_clkout4
--------------------------------------------------------------------------------
Slack: 23.571ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: usr/amc13/Inst_TTC_decoder/i_TTC_CLK_buf/I0
  Logical resource: usr/amc13/Inst_TTC_decoder/i_TTC_CLK_buf/I0
  Location pin: BUFGCTRL_X0Y2.I0
  Clock network: usr/amc13/Inst_TTC_decoder/TTC_CLK_dcm
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_amc13_Inst_TTC_decoder_TTC_CLK_dcm_0 = PERIOD TIMEGRP 
        "usr_amc13_Inst_TTC_decoder_TTC_CLK_dcm_0" TS_cdce_out4_n PHASE -1.75   
      ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 49711 paths analyzed, 99 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.099ns.
--------------------------------------------------------------------------------

Paths for end point usr/led (SLICE_X0Y40.A2), 1686 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.901ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/amc13/Inst_TTC_decoder/i_L1Accept (FF)
  Destination:          usr/led (FF)
  Requirement:          25.000ns
  Data Path Delay:      6.993ns (Levels of Logic = 9)
  Clock Path Skew:      -0.061ns (0.899 - 0.960)
  Source Clock:         usr/cdce_clkout4 rising at 10.750ns
  Destination Clock:    usr/cdce_clkout4 rising at 35.750ns
  Clock Uncertainty:    0.045ns

  Clock Uncertainty:          0.045ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.055ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/amc13/Inst_TTC_decoder/i_L1Accept to usr/led
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y49.D       Treg                  1.574   usr/amc13/Inst_TTC_decoder/L1A
                                                       usr/amc13/Inst_TTC_decoder/i_L1Accept
    SLICE_X2Y49.A2       net (fanout=38)       1.580   usr/L1ACCEPT
    SLICE_X2Y49.COUT     Topcya                0.409   usr/Madd_clk_count[31]_GND_508_o_add_6_OUT_cy<3>
                                                       usr/Madd_clk_count[31]_GND_508_o_add_6_OUT_lut<0>
                                                       usr/Madd_clk_count[31]_GND_508_o_add_6_OUT_cy<3>
    SLICE_X2Y50.CIN      net (fanout=1)        0.000   usr/Madd_clk_count[31]_GND_508_o_add_6_OUT_cy<3>
    SLICE_X2Y50.COUT     Tbyp                  0.078   usr/Madd_clk_count[31]_GND_508_o_add_6_OUT_cy<7>
                                                       usr/Madd_clk_count[31]_GND_508_o_add_6_OUT_cy<7>
    SLICE_X2Y51.CIN      net (fanout=1)        0.000   usr/Madd_clk_count[31]_GND_508_o_add_6_OUT_cy<7>
    SLICE_X2Y51.COUT     Tbyp                  0.078   usr/Madd_clk_count[31]_GND_508_o_add_6_OUT_cy<11>
                                                       usr/Madd_clk_count[31]_GND_508_o_add_6_OUT_cy<11>
    SLICE_X2Y52.CIN      net (fanout=1)        0.000   usr/Madd_clk_count[31]_GND_508_o_add_6_OUT_cy<11>
    SLICE_X2Y52.COUT     Tbyp                  0.078   usr/Madd_clk_count[31]_GND_508_o_add_6_OUT_cy<15>
                                                       usr/Madd_clk_count[31]_GND_508_o_add_6_OUT_cy<15>
    SLICE_X2Y53.CIN      net (fanout=1)        0.000   usr/Madd_clk_count[31]_GND_508_o_add_6_OUT_cy<15>
    SLICE_X2Y53.COUT     Tbyp                  0.078   usr/Madd_clk_count[31]_GND_508_o_add_6_OUT_cy<19>
                                                       usr/Madd_clk_count[31]_GND_508_o_add_6_OUT_cy<19>
    SLICE_X2Y54.CIN      net (fanout=1)        0.000   usr/Madd_clk_count[31]_GND_508_o_add_6_OUT_cy<19>
    SLICE_X2Y54.COUT     Tbyp                  0.078   usr/Madd_clk_count[31]_GND_508_o_add_6_OUT_cy<23>
                                                       usr/Madd_clk_count[31]_GND_508_o_add_6_OUT_cy<23>
    SLICE_X2Y55.CIN      net (fanout=1)        0.000   usr/Madd_clk_count[31]_GND_508_o_add_6_OUT_cy<23>
    SLICE_X2Y55.DMUX     Tcind                 0.315   usr/clk_count[31]_GND_508_o_add_6_OUT<27>
                                                       usr/Madd_clk_count[31]_GND_508_o_add_6_OUT_xor<27>
    SLICE_X4Y52.B2       net (fanout=1)        0.728   usr/clk_count[31]_GND_508_o_add_6_OUT<27>
    SLICE_X4Y52.COUT     Topcyb                0.406   usr/Mcompar_GND_508_o_blink_length[31]_LessThan_8_o_cy<15>
                                                       usr/Mcompar_GND_508_o_blink_length[31]_LessThan_8_o_lut<13>
                                                       usr/Mcompar_GND_508_o_blink_length[31]_LessThan_8_o_cy<15>
    SLICE_X0Y40.A2       net (fanout=29)       1.561   usr/Mcompar_GND_508_o_blink_length[31]_LessThan_8_o_cy<15>
    SLICE_X0Y40.CLK      Tas                   0.030   v6_led_2_OBUF
                                                       usr/Mmux_led_led_MUX_12191_o11
                                                       usr/led
    -------------------------------------------------  ---------------------------
    Total                                      6.993ns (3.124ns logic, 3.869ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.924ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/amc13/Inst_TTC_decoder/i_L1Accept (FF)
  Destination:          usr/led (FF)
  Requirement:          25.000ns
  Data Path Delay:      6.970ns (Levels of Logic = 5)
  Clock Path Skew:      -0.061ns (0.899 - 0.960)
  Source Clock:         usr/cdce_clkout4 rising at 10.750ns
  Destination Clock:    usr/cdce_clkout4 rising at 35.750ns
  Clock Uncertainty:    0.045ns

  Clock Uncertainty:          0.045ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.055ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/amc13/Inst_TTC_decoder/i_L1Accept to usr/led
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y49.D       Treg                  1.574   usr/amc13/Inst_TTC_decoder/L1A
                                                       usr/amc13/Inst_TTC_decoder/i_L1Accept
    SLICE_X2Y53.B2       net (fanout=38)       1.874   usr/L1ACCEPT
    SLICE_X2Y53.COUT     Topcyb                0.404   usr/Madd_clk_count[31]_GND_508_o_add_6_OUT_cy<19>
                                                       usr/Mmux_n030491
                                                       usr/Madd_clk_count[31]_GND_508_o_add_6_OUT_cy<19>
    SLICE_X2Y54.CIN      net (fanout=1)        0.000   usr/Madd_clk_count[31]_GND_508_o_add_6_OUT_cy<19>
    SLICE_X2Y54.COUT     Tbyp                  0.078   usr/Madd_clk_count[31]_GND_508_o_add_6_OUT_cy<23>
                                                       usr/Madd_clk_count[31]_GND_508_o_add_6_OUT_cy<23>
    SLICE_X2Y55.CIN      net (fanout=1)        0.000   usr/Madd_clk_count[31]_GND_508_o_add_6_OUT_cy<23>
    SLICE_X2Y55.DMUX     Tcind                 0.315   usr/clk_count[31]_GND_508_o_add_6_OUT<27>
                                                       usr/Madd_clk_count[31]_GND_508_o_add_6_OUT_xor<27>
    SLICE_X4Y52.B2       net (fanout=1)        0.728   usr/clk_count[31]_GND_508_o_add_6_OUT<27>
    SLICE_X4Y52.COUT     Topcyb                0.406   usr/Mcompar_GND_508_o_blink_length[31]_LessThan_8_o_cy<15>
                                                       usr/Mcompar_GND_508_o_blink_length[31]_LessThan_8_o_lut<13>
                                                       usr/Mcompar_GND_508_o_blink_length[31]_LessThan_8_o_cy<15>
    SLICE_X0Y40.A2       net (fanout=29)       1.561   usr/Mcompar_GND_508_o_blink_length[31]_LessThan_8_o_cy<15>
    SLICE_X0Y40.CLK      Tas                   0.030   v6_led_2_OBUF
                                                       usr/Mmux_led_led_MUX_12191_o11
                                                       usr/led
    -------------------------------------------------  ---------------------------
    Total                                      6.970ns (2.807ns logic, 4.163ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.927ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/amc13/Inst_TTC_decoder/i_L1Accept (FF)
  Destination:          usr/led (FF)
  Requirement:          25.000ns
  Data Path Delay:      6.967ns (Levels of Logic = 7)
  Clock Path Skew:      -0.061ns (0.899 - 0.960)
  Source Clock:         usr/cdce_clkout4 rising at 10.750ns
  Destination Clock:    usr/cdce_clkout4 rising at 35.750ns
  Clock Uncertainty:    0.045ns

  Clock Uncertainty:          0.045ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.055ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/amc13/Inst_TTC_decoder/i_L1Accept to usr/led
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y49.D       Treg                  1.574   usr/amc13/Inst_TTC_decoder/L1A
                                                       usr/amc13/Inst_TTC_decoder/i_L1Accept
    SLICE_X2Y51.A2       net (fanout=38)       1.710   usr/L1ACCEPT
    SLICE_X2Y51.COUT     Topcya                0.409   usr/Madd_clk_count[31]_GND_508_o_add_6_OUT_cy<11>
                                                       usr/Mmux_n0304311
                                                       usr/Madd_clk_count[31]_GND_508_o_add_6_OUT_cy<11>
    SLICE_X2Y52.CIN      net (fanout=1)        0.000   usr/Madd_clk_count[31]_GND_508_o_add_6_OUT_cy<11>
    SLICE_X2Y52.COUT     Tbyp                  0.078   usr/Madd_clk_count[31]_GND_508_o_add_6_OUT_cy<15>
                                                       usr/Madd_clk_count[31]_GND_508_o_add_6_OUT_cy<15>
    SLICE_X2Y53.CIN      net (fanout=1)        0.000   usr/Madd_clk_count[31]_GND_508_o_add_6_OUT_cy<15>
    SLICE_X2Y53.COUT     Tbyp                  0.078   usr/Madd_clk_count[31]_GND_508_o_add_6_OUT_cy<19>
                                                       usr/Madd_clk_count[31]_GND_508_o_add_6_OUT_cy<19>
    SLICE_X2Y54.CIN      net (fanout=1)        0.000   usr/Madd_clk_count[31]_GND_508_o_add_6_OUT_cy<19>
    SLICE_X2Y54.COUT     Tbyp                  0.078   usr/Madd_clk_count[31]_GND_508_o_add_6_OUT_cy<23>
                                                       usr/Madd_clk_count[31]_GND_508_o_add_6_OUT_cy<23>
    SLICE_X2Y55.CIN      net (fanout=1)        0.000   usr/Madd_clk_count[31]_GND_508_o_add_6_OUT_cy<23>
    SLICE_X2Y55.DMUX     Tcind                 0.315   usr/clk_count[31]_GND_508_o_add_6_OUT<27>
                                                       usr/Madd_clk_count[31]_GND_508_o_add_6_OUT_xor<27>
    SLICE_X4Y52.B2       net (fanout=1)        0.728   usr/clk_count[31]_GND_508_o_add_6_OUT<27>
    SLICE_X4Y52.COUT     Topcyb                0.406   usr/Mcompar_GND_508_o_blink_length[31]_LessThan_8_o_cy<15>
                                                       usr/Mcompar_GND_508_o_blink_length[31]_LessThan_8_o_lut<13>
                                                       usr/Mcompar_GND_508_o_blink_length[31]_LessThan_8_o_cy<15>
    SLICE_X0Y40.A2       net (fanout=29)       1.561   usr/Mcompar_GND_508_o_blink_length[31]_LessThan_8_o_cy<15>
    SLICE_X0Y40.CLK      Tas                   0.030   v6_led_2_OBUF
                                                       usr/Mmux_led_led_MUX_12191_o11
                                                       usr/led
    -------------------------------------------------  ---------------------------
    Total                                      6.967ns (2.968ns logic, 3.999ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------

Paths for end point usr/clk_count_4 (SLICE_X3Y49.D2), 1686 paths
--------------------------------------------------------------------------------
Slack (setup path):     18.447ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/amc13/Inst_TTC_decoder/i_L1Accept (FF)
  Destination:          usr/clk_count_4 (FF)
  Requirement:          25.000ns
  Data Path Delay:      6.445ns (Levels of Logic = 9)
  Clock Path Skew:      -0.063ns (0.897 - 0.960)
  Source Clock:         usr/cdce_clkout4 rising at 10.750ns
  Destination Clock:    usr/cdce_clkout4 rising at 35.750ns
  Clock Uncertainty:    0.045ns

  Clock Uncertainty:          0.045ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.055ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/amc13/Inst_TTC_decoder/i_L1Accept to usr/clk_count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y49.D       Treg                  1.574   usr/amc13/Inst_TTC_decoder/L1A
                                                       usr/amc13/Inst_TTC_decoder/i_L1Accept
    SLICE_X2Y49.A2       net (fanout=38)       1.580   usr/L1ACCEPT
    SLICE_X2Y49.COUT     Topcya                0.409   usr/Madd_clk_count[31]_GND_508_o_add_6_OUT_cy<3>
                                                       usr/Madd_clk_count[31]_GND_508_o_add_6_OUT_lut<0>
                                                       usr/Madd_clk_count[31]_GND_508_o_add_6_OUT_cy<3>
    SLICE_X2Y50.CIN      net (fanout=1)        0.000   usr/Madd_clk_count[31]_GND_508_o_add_6_OUT_cy<3>
    SLICE_X2Y50.COUT     Tbyp                  0.078   usr/Madd_clk_count[31]_GND_508_o_add_6_OUT_cy<7>
                                                       usr/Madd_clk_count[31]_GND_508_o_add_6_OUT_cy<7>
    SLICE_X2Y51.CIN      net (fanout=1)        0.000   usr/Madd_clk_count[31]_GND_508_o_add_6_OUT_cy<7>
    SLICE_X2Y51.COUT     Tbyp                  0.078   usr/Madd_clk_count[31]_GND_508_o_add_6_OUT_cy<11>
                                                       usr/Madd_clk_count[31]_GND_508_o_add_6_OUT_cy<11>
    SLICE_X2Y52.CIN      net (fanout=1)        0.000   usr/Madd_clk_count[31]_GND_508_o_add_6_OUT_cy<11>
    SLICE_X2Y52.COUT     Tbyp                  0.078   usr/Madd_clk_count[31]_GND_508_o_add_6_OUT_cy<15>
                                                       usr/Madd_clk_count[31]_GND_508_o_add_6_OUT_cy<15>
    SLICE_X2Y53.CIN      net (fanout=1)        0.000   usr/Madd_clk_count[31]_GND_508_o_add_6_OUT_cy<15>
    SLICE_X2Y53.COUT     Tbyp                  0.078   usr/Madd_clk_count[31]_GND_508_o_add_6_OUT_cy<19>
                                                       usr/Madd_clk_count[31]_GND_508_o_add_6_OUT_cy<19>
    SLICE_X2Y54.CIN      net (fanout=1)        0.000   usr/Madd_clk_count[31]_GND_508_o_add_6_OUT_cy<19>
    SLICE_X2Y54.COUT     Tbyp                  0.078   usr/Madd_clk_count[31]_GND_508_o_add_6_OUT_cy<23>
                                                       usr/Madd_clk_count[31]_GND_508_o_add_6_OUT_cy<23>
    SLICE_X2Y55.CIN      net (fanout=1)        0.000   usr/Madd_clk_count[31]_GND_508_o_add_6_OUT_cy<23>
    SLICE_X2Y55.DMUX     Tcind                 0.315   usr/clk_count[31]_GND_508_o_add_6_OUT<27>
                                                       usr/Madd_clk_count[31]_GND_508_o_add_6_OUT_xor<27>
    SLICE_X4Y52.B2       net (fanout=1)        0.728   usr/clk_count[31]_GND_508_o_add_6_OUT<27>
    SLICE_X4Y52.COUT     Topcyb                0.406   usr/Mcompar_GND_508_o_blink_length[31]_LessThan_8_o_cy<15>
                                                       usr/Mcompar_GND_508_o_blink_length[31]_LessThan_8_o_lut<13>
                                                       usr/Mcompar_GND_508_o_blink_length[31]_LessThan_8_o_cy<15>
    SLICE_X3Y49.D2       net (fanout=29)       0.973   usr/Mcompar_GND_508_o_blink_length[31]_LessThan_8_o_cy<15>
    SLICE_X3Y49.CLK      Tas                   0.070   usr/clk_count<4>
                                                       usr/clk_count_4_rstpot
                                                       usr/clk_count_4
    -------------------------------------------------  ---------------------------
    Total                                      6.445ns (3.164ns logic, 3.281ns route)
                                                       (49.1% logic, 50.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.470ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/amc13/Inst_TTC_decoder/i_L1Accept (FF)
  Destination:          usr/clk_count_4 (FF)
  Requirement:          25.000ns
  Data Path Delay:      6.422ns (Levels of Logic = 5)
  Clock Path Skew:      -0.063ns (0.897 - 0.960)
  Source Clock:         usr/cdce_clkout4 rising at 10.750ns
  Destination Clock:    usr/cdce_clkout4 rising at 35.750ns
  Clock Uncertainty:    0.045ns

  Clock Uncertainty:          0.045ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.055ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/amc13/Inst_TTC_decoder/i_L1Accept to usr/clk_count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y49.D       Treg                  1.574   usr/amc13/Inst_TTC_decoder/L1A
                                                       usr/amc13/Inst_TTC_decoder/i_L1Accept
    SLICE_X2Y53.B2       net (fanout=38)       1.874   usr/L1ACCEPT
    SLICE_X2Y53.COUT     Topcyb                0.404   usr/Madd_clk_count[31]_GND_508_o_add_6_OUT_cy<19>
                                                       usr/Mmux_n030491
                                                       usr/Madd_clk_count[31]_GND_508_o_add_6_OUT_cy<19>
    SLICE_X2Y54.CIN      net (fanout=1)        0.000   usr/Madd_clk_count[31]_GND_508_o_add_6_OUT_cy<19>
    SLICE_X2Y54.COUT     Tbyp                  0.078   usr/Madd_clk_count[31]_GND_508_o_add_6_OUT_cy<23>
                                                       usr/Madd_clk_count[31]_GND_508_o_add_6_OUT_cy<23>
    SLICE_X2Y55.CIN      net (fanout=1)        0.000   usr/Madd_clk_count[31]_GND_508_o_add_6_OUT_cy<23>
    SLICE_X2Y55.DMUX     Tcind                 0.315   usr/clk_count[31]_GND_508_o_add_6_OUT<27>
                                                       usr/Madd_clk_count[31]_GND_508_o_add_6_OUT_xor<27>
    SLICE_X4Y52.B2       net (fanout=1)        0.728   usr/clk_count[31]_GND_508_o_add_6_OUT<27>
    SLICE_X4Y52.COUT     Topcyb                0.406   usr/Mcompar_GND_508_o_blink_length[31]_LessThan_8_o_cy<15>
                                                       usr/Mcompar_GND_508_o_blink_length[31]_LessThan_8_o_lut<13>
                                                       usr/Mcompar_GND_508_o_blink_length[31]_LessThan_8_o_cy<15>
    SLICE_X3Y49.D2       net (fanout=29)       0.973   usr/Mcompar_GND_508_o_blink_length[31]_LessThan_8_o_cy<15>
    SLICE_X3Y49.CLK      Tas                   0.070   usr/clk_count<4>
                                                       usr/clk_count_4_rstpot
                                                       usr/clk_count_4
    -------------------------------------------------  ---------------------------
    Total                                      6.422ns (2.847ns logic, 3.575ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.473ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/amc13/Inst_TTC_decoder/i_L1Accept (FF)
  Destination:          usr/clk_count_4 (FF)
  Requirement:          25.000ns
  Data Path Delay:      6.419ns (Levels of Logic = 7)
  Clock Path Skew:      -0.063ns (0.897 - 0.960)
  Source Clock:         usr/cdce_clkout4 rising at 10.750ns
  Destination Clock:    usr/cdce_clkout4 rising at 35.750ns
  Clock Uncertainty:    0.045ns

  Clock Uncertainty:          0.045ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.055ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/amc13/Inst_TTC_decoder/i_L1Accept to usr/clk_count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y49.D       Treg                  1.574   usr/amc13/Inst_TTC_decoder/L1A
                                                       usr/amc13/Inst_TTC_decoder/i_L1Accept
    SLICE_X2Y51.A2       net (fanout=38)       1.710   usr/L1ACCEPT
    SLICE_X2Y51.COUT     Topcya                0.409   usr/Madd_clk_count[31]_GND_508_o_add_6_OUT_cy<11>
                                                       usr/Mmux_n0304311
                                                       usr/Madd_clk_count[31]_GND_508_o_add_6_OUT_cy<11>
    SLICE_X2Y52.CIN      net (fanout=1)        0.000   usr/Madd_clk_count[31]_GND_508_o_add_6_OUT_cy<11>
    SLICE_X2Y52.COUT     Tbyp                  0.078   usr/Madd_clk_count[31]_GND_508_o_add_6_OUT_cy<15>
                                                       usr/Madd_clk_count[31]_GND_508_o_add_6_OUT_cy<15>
    SLICE_X2Y53.CIN      net (fanout=1)        0.000   usr/Madd_clk_count[31]_GND_508_o_add_6_OUT_cy<15>
    SLICE_X2Y53.COUT     Tbyp                  0.078   usr/Madd_clk_count[31]_GND_508_o_add_6_OUT_cy<19>
                                                       usr/Madd_clk_count[31]_GND_508_o_add_6_OUT_cy<19>
    SLICE_X2Y54.CIN      net (fanout=1)        0.000   usr/Madd_clk_count[31]_GND_508_o_add_6_OUT_cy<19>
    SLICE_X2Y54.COUT     Tbyp                  0.078   usr/Madd_clk_count[31]_GND_508_o_add_6_OUT_cy<23>
                                                       usr/Madd_clk_count[31]_GND_508_o_add_6_OUT_cy<23>
    SLICE_X2Y55.CIN      net (fanout=1)        0.000   usr/Madd_clk_count[31]_GND_508_o_add_6_OUT_cy<23>
    SLICE_X2Y55.DMUX     Tcind                 0.315   usr/clk_count[31]_GND_508_o_add_6_OUT<27>
                                                       usr/Madd_clk_count[31]_GND_508_o_add_6_OUT_xor<27>
    SLICE_X4Y52.B2       net (fanout=1)        0.728   usr/clk_count[31]_GND_508_o_add_6_OUT<27>
    SLICE_X4Y52.COUT     Topcyb                0.406   usr/Mcompar_GND_508_o_blink_length[31]_LessThan_8_o_cy<15>
                                                       usr/Mcompar_GND_508_o_blink_length[31]_LessThan_8_o_lut<13>
                                                       usr/Mcompar_GND_508_o_blink_length[31]_LessThan_8_o_cy<15>
    SLICE_X3Y49.D2       net (fanout=29)       0.973   usr/Mcompar_GND_508_o_blink_length[31]_LessThan_8_o_cy<15>
    SLICE_X3Y49.CLK      Tas                   0.070   usr/clk_count<4>
                                                       usr/clk_count_4_rstpot
                                                       usr/clk_count_4
    -------------------------------------------------  ---------------------------
    Total                                      6.419ns (3.008ns logic, 3.411ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------

Paths for end point usr/clk_count_24 (SLICE_X3Y54.D2), 1686 paths
--------------------------------------------------------------------------------
Slack (setup path):     18.456ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/amc13/Inst_TTC_decoder/i_L1Accept (FF)
  Destination:          usr/clk_count_24 (FF)
  Requirement:          25.000ns
  Data Path Delay:      6.432ns (Levels of Logic = 9)
  Clock Path Skew:      -0.067ns (0.893 - 0.960)
  Source Clock:         usr/cdce_clkout4 rising at 10.750ns
  Destination Clock:    usr/cdce_clkout4 rising at 35.750ns
  Clock Uncertainty:    0.045ns

  Clock Uncertainty:          0.045ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.055ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/amc13/Inst_TTC_decoder/i_L1Accept to usr/clk_count_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y49.D       Treg                  1.574   usr/amc13/Inst_TTC_decoder/L1A
                                                       usr/amc13/Inst_TTC_decoder/i_L1Accept
    SLICE_X2Y49.A2       net (fanout=38)       1.580   usr/L1ACCEPT
    SLICE_X2Y49.COUT     Topcya                0.409   usr/Madd_clk_count[31]_GND_508_o_add_6_OUT_cy<3>
                                                       usr/Madd_clk_count[31]_GND_508_o_add_6_OUT_lut<0>
                                                       usr/Madd_clk_count[31]_GND_508_o_add_6_OUT_cy<3>
    SLICE_X2Y50.CIN      net (fanout=1)        0.000   usr/Madd_clk_count[31]_GND_508_o_add_6_OUT_cy<3>
    SLICE_X2Y50.COUT     Tbyp                  0.078   usr/Madd_clk_count[31]_GND_508_o_add_6_OUT_cy<7>
                                                       usr/Madd_clk_count[31]_GND_508_o_add_6_OUT_cy<7>
    SLICE_X2Y51.CIN      net (fanout=1)        0.000   usr/Madd_clk_count[31]_GND_508_o_add_6_OUT_cy<7>
    SLICE_X2Y51.COUT     Tbyp                  0.078   usr/Madd_clk_count[31]_GND_508_o_add_6_OUT_cy<11>
                                                       usr/Madd_clk_count[31]_GND_508_o_add_6_OUT_cy<11>
    SLICE_X2Y52.CIN      net (fanout=1)        0.000   usr/Madd_clk_count[31]_GND_508_o_add_6_OUT_cy<11>
    SLICE_X2Y52.COUT     Tbyp                  0.078   usr/Madd_clk_count[31]_GND_508_o_add_6_OUT_cy<15>
                                                       usr/Madd_clk_count[31]_GND_508_o_add_6_OUT_cy<15>
    SLICE_X2Y53.CIN      net (fanout=1)        0.000   usr/Madd_clk_count[31]_GND_508_o_add_6_OUT_cy<15>
    SLICE_X2Y53.COUT     Tbyp                  0.078   usr/Madd_clk_count[31]_GND_508_o_add_6_OUT_cy<19>
                                                       usr/Madd_clk_count[31]_GND_508_o_add_6_OUT_cy<19>
    SLICE_X2Y54.CIN      net (fanout=1)        0.000   usr/Madd_clk_count[31]_GND_508_o_add_6_OUT_cy<19>
    SLICE_X2Y54.COUT     Tbyp                  0.078   usr/Madd_clk_count[31]_GND_508_o_add_6_OUT_cy<23>
                                                       usr/Madd_clk_count[31]_GND_508_o_add_6_OUT_cy<23>
    SLICE_X2Y55.CIN      net (fanout=1)        0.000   usr/Madd_clk_count[31]_GND_508_o_add_6_OUT_cy<23>
    SLICE_X2Y55.DMUX     Tcind                 0.315   usr/clk_count[31]_GND_508_o_add_6_OUT<27>
                                                       usr/Madd_clk_count[31]_GND_508_o_add_6_OUT_xor<27>
    SLICE_X4Y52.B2       net (fanout=1)        0.728   usr/clk_count[31]_GND_508_o_add_6_OUT<27>
    SLICE_X4Y52.COUT     Topcyb                0.406   usr/Mcompar_GND_508_o_blink_length[31]_LessThan_8_o_cy<15>
                                                       usr/Mcompar_GND_508_o_blink_length[31]_LessThan_8_o_lut<13>
                                                       usr/Mcompar_GND_508_o_blink_length[31]_LessThan_8_o_cy<15>
    SLICE_X3Y54.D2       net (fanout=29)       0.960   usr/Mcompar_GND_508_o_blink_length[31]_LessThan_8_o_cy<15>
    SLICE_X3Y54.CLK      Tas                   0.070   usr/clk_count<24>
                                                       usr/clk_count_24_rstpot
                                                       usr/clk_count_24
    -------------------------------------------------  ---------------------------
    Total                                      6.432ns (3.164ns logic, 3.268ns route)
                                                       (49.2% logic, 50.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.479ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/amc13/Inst_TTC_decoder/i_L1Accept (FF)
  Destination:          usr/clk_count_24 (FF)
  Requirement:          25.000ns
  Data Path Delay:      6.409ns (Levels of Logic = 5)
  Clock Path Skew:      -0.067ns (0.893 - 0.960)
  Source Clock:         usr/cdce_clkout4 rising at 10.750ns
  Destination Clock:    usr/cdce_clkout4 rising at 35.750ns
  Clock Uncertainty:    0.045ns

  Clock Uncertainty:          0.045ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.055ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/amc13/Inst_TTC_decoder/i_L1Accept to usr/clk_count_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y49.D       Treg                  1.574   usr/amc13/Inst_TTC_decoder/L1A
                                                       usr/amc13/Inst_TTC_decoder/i_L1Accept
    SLICE_X2Y53.B2       net (fanout=38)       1.874   usr/L1ACCEPT
    SLICE_X2Y53.COUT     Topcyb                0.404   usr/Madd_clk_count[31]_GND_508_o_add_6_OUT_cy<19>
                                                       usr/Mmux_n030491
                                                       usr/Madd_clk_count[31]_GND_508_o_add_6_OUT_cy<19>
    SLICE_X2Y54.CIN      net (fanout=1)        0.000   usr/Madd_clk_count[31]_GND_508_o_add_6_OUT_cy<19>
    SLICE_X2Y54.COUT     Tbyp                  0.078   usr/Madd_clk_count[31]_GND_508_o_add_6_OUT_cy<23>
                                                       usr/Madd_clk_count[31]_GND_508_o_add_6_OUT_cy<23>
    SLICE_X2Y55.CIN      net (fanout=1)        0.000   usr/Madd_clk_count[31]_GND_508_o_add_6_OUT_cy<23>
    SLICE_X2Y55.DMUX     Tcind                 0.315   usr/clk_count[31]_GND_508_o_add_6_OUT<27>
                                                       usr/Madd_clk_count[31]_GND_508_o_add_6_OUT_xor<27>
    SLICE_X4Y52.B2       net (fanout=1)        0.728   usr/clk_count[31]_GND_508_o_add_6_OUT<27>
    SLICE_X4Y52.COUT     Topcyb                0.406   usr/Mcompar_GND_508_o_blink_length[31]_LessThan_8_o_cy<15>
                                                       usr/Mcompar_GND_508_o_blink_length[31]_LessThan_8_o_lut<13>
                                                       usr/Mcompar_GND_508_o_blink_length[31]_LessThan_8_o_cy<15>
    SLICE_X3Y54.D2       net (fanout=29)       0.960   usr/Mcompar_GND_508_o_blink_length[31]_LessThan_8_o_cy<15>
    SLICE_X3Y54.CLK      Tas                   0.070   usr/clk_count<24>
                                                       usr/clk_count_24_rstpot
                                                       usr/clk_count_24
    -------------------------------------------------  ---------------------------
    Total                                      6.409ns (2.847ns logic, 3.562ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.482ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/amc13/Inst_TTC_decoder/i_L1Accept (FF)
  Destination:          usr/clk_count_24 (FF)
  Requirement:          25.000ns
  Data Path Delay:      6.406ns (Levels of Logic = 7)
  Clock Path Skew:      -0.067ns (0.893 - 0.960)
  Source Clock:         usr/cdce_clkout4 rising at 10.750ns
  Destination Clock:    usr/cdce_clkout4 rising at 35.750ns
  Clock Uncertainty:    0.045ns

  Clock Uncertainty:          0.045ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.055ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/amc13/Inst_TTC_decoder/i_L1Accept to usr/clk_count_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y49.D       Treg                  1.574   usr/amc13/Inst_TTC_decoder/L1A
                                                       usr/amc13/Inst_TTC_decoder/i_L1Accept
    SLICE_X2Y51.A2       net (fanout=38)       1.710   usr/L1ACCEPT
    SLICE_X2Y51.COUT     Topcya                0.409   usr/Madd_clk_count[31]_GND_508_o_add_6_OUT_cy<11>
                                                       usr/Mmux_n0304311
                                                       usr/Madd_clk_count[31]_GND_508_o_add_6_OUT_cy<11>
    SLICE_X2Y52.CIN      net (fanout=1)        0.000   usr/Madd_clk_count[31]_GND_508_o_add_6_OUT_cy<11>
    SLICE_X2Y52.COUT     Tbyp                  0.078   usr/Madd_clk_count[31]_GND_508_o_add_6_OUT_cy<15>
                                                       usr/Madd_clk_count[31]_GND_508_o_add_6_OUT_cy<15>
    SLICE_X2Y53.CIN      net (fanout=1)        0.000   usr/Madd_clk_count[31]_GND_508_o_add_6_OUT_cy<15>
    SLICE_X2Y53.COUT     Tbyp                  0.078   usr/Madd_clk_count[31]_GND_508_o_add_6_OUT_cy<19>
                                                       usr/Madd_clk_count[31]_GND_508_o_add_6_OUT_cy<19>
    SLICE_X2Y54.CIN      net (fanout=1)        0.000   usr/Madd_clk_count[31]_GND_508_o_add_6_OUT_cy<19>
    SLICE_X2Y54.COUT     Tbyp                  0.078   usr/Madd_clk_count[31]_GND_508_o_add_6_OUT_cy<23>
                                                       usr/Madd_clk_count[31]_GND_508_o_add_6_OUT_cy<23>
    SLICE_X2Y55.CIN      net (fanout=1)        0.000   usr/Madd_clk_count[31]_GND_508_o_add_6_OUT_cy<23>
    SLICE_X2Y55.DMUX     Tcind                 0.315   usr/clk_count[31]_GND_508_o_add_6_OUT<27>
                                                       usr/Madd_clk_count[31]_GND_508_o_add_6_OUT_xor<27>
    SLICE_X4Y52.B2       net (fanout=1)        0.728   usr/clk_count[31]_GND_508_o_add_6_OUT<27>
    SLICE_X4Y52.COUT     Topcyb                0.406   usr/Mcompar_GND_508_o_blink_length[31]_LessThan_8_o_cy<15>
                                                       usr/Mcompar_GND_508_o_blink_length[31]_LessThan_8_o_lut<13>
                                                       usr/Mcompar_GND_508_o_blink_length[31]_LessThan_8_o_cy<15>
    SLICE_X3Y54.D2       net (fanout=29)       0.960   usr/Mcompar_GND_508_o_blink_length[31]_LessThan_8_o_cy<15>
    SLICE_X3Y54.CLK      Tas                   0.070   usr/clk_count<24>
                                                       usr/clk_count_24_rstpot
                                                       usr/clk_count_24
    -------------------------------------------------  ---------------------------
    Total                                      6.406ns (3.008ns logic, 3.398ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_usr_amc13_Inst_TTC_decoder_TTC_CLK_dcm_0 = PERIOD TIMEGRP
        "usr_amc13_Inst_TTC_decoder_TTC_CLK_dcm_0" TS_cdce_out4_n PHASE -1.75
        ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point usr/amc13/Inst_TTC_decoder/L1A (SLICE_X30Y49.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.056ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/amc13/Inst_TTC_decoder/TTC_lock_q (FF)
  Destination:          usr/amc13/Inst_TTC_decoder/L1A (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.067ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         usr/cdce_clkout4 rising at 35.750ns
  Destination Clock:    usr/cdce_clkout4 rising at 35.750ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/amc13/Inst_TTC_decoder/TTC_lock_q to usr/amc13/Inst_TTC_decoder/L1A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y49.BQ      Tcko                  0.098   usr/blink_length<18>
                                                       usr/amc13/Inst_TTC_decoder/TTC_lock_q
    SLICE_X30Y49.A6      net (fanout=1)        0.045   usr/amc13/Inst_TTC_decoder/TTC_lock_q
    SLICE_X30Y49.CLK     Tah         (-Th)     0.076   usr/amc13/Inst_TTC_decoder/L1A
                                                       usr/amc13/Inst_TTC_decoder/TTC_data[0]_TTC_lock_q_AND_1500_o1
                                                       usr/amc13/Inst_TTC_decoder/L1A
    -------------------------------------------------  ---------------------------
    Total                                      0.067ns (0.022ns logic, 0.045ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------

Paths for end point usr/led (SLICE_X0Y40.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.111ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/led (FF)
  Destination:          usr/led (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.111ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/cdce_clkout4 rising at 35.750ns
  Destination Clock:    usr/cdce_clkout4 rising at 35.750ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/led to usr/led
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y40.AQ       Tcko                  0.115   v6_led_2_OBUF
                                                       usr/led
    SLICE_X0Y40.A5       net (fanout=2)        0.072   v6_led_2_OBUF
    SLICE_X0Y40.CLK      Tah         (-Th)     0.076   v6_led_2_OBUF
                                                       usr/Mmux_led_led_MUX_12191_o11
                                                       usr/led
    -------------------------------------------------  ---------------------------
    Total                                      0.111ns (0.039ns logic, 0.072ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------

Paths for end point usr/l1a (SLICE_X7Y50.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.128ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/l1a (FF)
  Destination:          usr/l1a (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.128ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/cdce_clkout4 rising at 35.750ns
  Destination Clock:    usr/cdce_clkout4 rising at 35.750ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/l1a to usr/l1a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y50.AQ       Tcko                  0.098   usr/l1a
                                                       usr/l1a
    SLICE_X7Y50.A5       net (fanout=10)       0.085   usr/l1a
    SLICE_X7Y50.CLK      Tah         (-Th)     0.055   usr/l1a
                                                       usr/l1a_rstpot
                                                       usr/l1a
    -------------------------------------------------  ---------------------------
    Total                                      0.128ns (0.043ns logic, 0.085ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_amc13_Inst_TTC_decoder_TTC_CLK_dcm_0 = PERIOD TIMEGRP
        "usr_amc13_Inst_TTC_decoder_TTC_CLK_dcm_0" TS_cdce_out4_n PHASE -1.75
        ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 23.300ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 0.850ns (Tmpw)
  Physical resource: usr/amc13/Inst_TTC_decoder/L1A/CLK
  Logical resource: usr/amc13/Inst_TTC_decoder/i_L1Accept/CLK
  Location pin: SLICE_X30Y49.CLK
  Clock network: usr/cdce_clkout4
--------------------------------------------------------------------------------
Slack: 23.300ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 0.850ns (Tmpw)
  Physical resource: usr/amc13/Inst_TTC_decoder/L1A/CLK
  Logical resource: usr/amc13/Inst_TTC_decoder/i_L1Accept/CLK
  Location pin: SLICE_X30Y49.CLK
  Clock network: usr/cdce_clkout4
--------------------------------------------------------------------------------
Slack: 23.571ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: usr/amc13/Inst_TTC_decoder/i_TTC_CLK_buf/I0
  Logical resource: usr/amc13/Inst_TTC_decoder/i_TTC_CLK_buf/I0
  Location pin: BUFGCTRL_X0Y2.I0
  Clock network: usr/amc13/Inst_TTC_decoder/TTC_CLK_dcm
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemip_macmac_addr_3_LDC = MAXDELAY TO TIMEGRP       
  "TO_systemip_macmac_addr_3_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.508ns.
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_3_LDC (SLICE_X15Y92.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.492ns (requirement - data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/ip_mac/mac_addr_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.508ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<3> to system/ip_mac/mac_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.760   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X14Y91.A3      net (fanout=5)        3.032   user_ip_addr<3>
    SLICE_X14Y91.AMUX    Tilo                  0.189   system/regs_eeprom<6><3>
                                                       system/ip_mac/reset_i_user_mac_addr_i[3]_AND_110_o1
    SLICE_X15Y92.SR      net (fanout=2)        0.230   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_110_o
    SLICE_X15Y92.CLK     Trck                  0.297   system/ip_mac/mac_addr_3_LDC
                                                       system/ip_mac/mac_addr_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.508ns (1.246ns logic, 3.262ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_3_LDC (SLICE_X15Y92.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.671ns (requirement - data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/ip_mac/mac_addr_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.329ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<3> to system/ip_mac/mac_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.760   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X14Y91.A3      net (fanout=5)        3.032   user_ip_addr<3>
    SLICE_X14Y91.A       Tilo                  0.068   system/regs_eeprom<6><3>
                                                       system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o1
    SLICE_X15Y92.CLK     net (fanout=2)        0.469   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o
    -------------------------------------------------  ---------------------------
    Total                                      4.329ns (0.828ns logic, 3.501ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemip_macmac_addr_3_LDC = MAXDELAY TO TIMEGRP         "TO_systemip_macmac_addr_3_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_3_LDC (SLICE_X15Y92.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.927ns (data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/ip_mac/mac_addr_3_LDC (LATCH)
  Data Path Delay:      1.927ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<3> to system/ip_mac/mac_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.366   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X14Y91.A3      net (fanout=5)        1.318   user_ip_addr<3>
    SLICE_X14Y91.AMUX    Tilo                  0.080   system/regs_eeprom<6><3>
                                                       system/ip_mac/reset_i_user_mac_addr_i[3]_AND_110_o1
    SLICE_X15Y92.SR      net (fanout=2)        0.088   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_110_o
    SLICE_X15Y92.CLK     Tremck      (-Th)    -0.075   system/ip_mac/mac_addr_3_LDC
                                                       system/ip_mac/mac_addr_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.927ns (0.521ns logic, 1.406ns route)
                                                       (27.0% logic, 73.0% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_3_LDC (SLICE_X15Y92.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.907ns (data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/ip_mac/mac_addr_3_LDC (LATCH)
  Data Path Delay:      1.907ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<3> to system/ip_mac/mac_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.366   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X14Y91.A3      net (fanout=5)        1.318   user_ip_addr<3>
    SLICE_X14Y91.A       Tilo                  0.034   system/regs_eeprom<6><3>
                                                       system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o1
    SLICE_X15Y92.CLK     net (fanout=2)        0.189   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o
    -------------------------------------------------  ---------------------------
    Total                                      1.907ns (0.400ns logic, 1.507ns route)
                                                       (21.0% logic, 79.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemip_macmac_addr_2_LDC = MAXDELAY TO TIMEGRP       
  "TO_systemip_macmac_addr_2_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.761ns.
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_2_LDC (SLICE_X15Y89.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.239ns (requirement - data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/ip_mac/mac_addr_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.761ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<2> to system/ip_mac/mac_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.698   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X14Y88.B2      net (fanout=5)        3.206   user_ip_addr<2>
    SLICE_X14Y88.BMUX    Tilo                  0.205   system/i2c_s/regs_6_0_LDC
                                                       system/ip_mac/reset_i_user_mac_addr_i[2]_AND_112_o1
    SLICE_X15Y89.SR      net (fanout=2)        0.355   system/ip_mac/reset_i_user_mac_addr_i[2]_AND_112_o
    SLICE_X15Y89.CLK     Trck                  0.297   system/ip_mac/mac_addr_2_LDC
                                                       system/ip_mac/mac_addr_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.761ns (1.200ns logic, 3.561ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_2_LDC (SLICE_X15Y89.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.670ns (requirement - data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/ip_mac/mac_addr_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.330ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<2> to system/ip_mac/mac_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.698   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X14Y88.B2      net (fanout=5)        3.206   user_ip_addr<2>
    SLICE_X14Y88.B       Tilo                  0.068   system/i2c_s/regs_6_0_LDC
                                                       system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o1
    SLICE_X15Y89.CLK     net (fanout=2)        0.358   system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o
    -------------------------------------------------  ---------------------------
    Total                                      4.330ns (0.766ns logic, 3.564ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemip_macmac_addr_2_LDC = MAXDELAY TO TIMEGRP         "TO_systemip_macmac_addr_2_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_2_LDC (SLICE_X15Y89.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.948ns (data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/ip_mac/mac_addr_2_LDC (LATCH)
  Data Path Delay:      1.948ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<2> to system/ip_mac/mac_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.312   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X14Y88.B2      net (fanout=5)        1.348   user_ip_addr<2>
    SLICE_X14Y88.BMUX    Tilo                  0.079   system/i2c_s/regs_6_0_LDC
                                                       system/ip_mac/reset_i_user_mac_addr_i[2]_AND_112_o1
    SLICE_X15Y89.SR      net (fanout=2)        0.134   system/ip_mac/reset_i_user_mac_addr_i[2]_AND_112_o
    SLICE_X15Y89.CLK     Tremck      (-Th)    -0.075   system/ip_mac/mac_addr_2_LDC
                                                       system/ip_mac/mac_addr_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.948ns (0.466ns logic, 1.482ns route)
                                                       (23.9% logic, 76.1% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_2_LDC (SLICE_X15Y89.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.839ns (data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/ip_mac/mac_addr_2_LDC (LATCH)
  Data Path Delay:      1.839ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<2> to system/ip_mac/mac_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.312   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X14Y88.B2      net (fanout=5)        1.348   user_ip_addr<2>
    SLICE_X14Y88.B       Tilo                  0.034   system/i2c_s/regs_6_0_LDC
                                                       system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o1
    SLICE_X15Y89.CLK     net (fanout=2)        0.145   system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o
    -------------------------------------------------  ---------------------------
    Total                                      1.839ns (0.346ns logic, 1.493ns route)
                                                       (18.8% logic, 81.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemip_macmac_addr_1_LDC = MAXDELAY TO TIMEGRP       
  "TO_systemip_macmac_addr_1_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.541ns.
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_1_LDC (SLICE_X17Y90.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.459ns (requirement - data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/ip_mac/mac_addr_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.541ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<1> to system/ip_mac/mac_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.694   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X14Y90.D3      net (fanout=5)        3.129   user_ip_addr<1>
    SLICE_X14Y90.DMUX    Tilo                  0.190   system/ip_mac/mac_addr_1_P_1
                                                       system/ip_mac/reset_i_user_mac_addr_i[1]_AND_114_o1
    SLICE_X17Y90.SR      net (fanout=2)        0.231   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_114_o
    SLICE_X17Y90.CLK     Trck                  0.297   system/ip_mac/mac_addr_1_LDC
                                                       system/ip_mac/mac_addr_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.541ns (1.181ns logic, 3.360ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_1_LDC (SLICE_X17Y90.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.760ns (requirement - data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/ip_mac/mac_addr_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.240ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<1> to system/ip_mac/mac_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.694   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X14Y90.D3      net (fanout=5)        3.129   user_ip_addr<1>
    SLICE_X14Y90.D       Tilo                  0.068   system/ip_mac/mac_addr_1_P_1
                                                       system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o1
    SLICE_X17Y90.CLK     net (fanout=2)        0.349   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o
    -------------------------------------------------  ---------------------------
    Total                                      4.240ns (0.762ns logic, 3.478ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemip_macmac_addr_1_LDC = MAXDELAY TO TIMEGRP         "TO_systemip_macmac_addr_1_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_1_LDC (SLICE_X17Y90.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.903ns (data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/ip_mac/mac_addr_1_LDC (LATCH)
  Data Path Delay:      1.903ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<1> to system/ip_mac/mac_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.309   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X14Y90.D3      net (fanout=5)        1.351   user_ip_addr<1>
    SLICE_X14Y90.DMUX    Tilo                  0.081   system/ip_mac/mac_addr_1_P_1
                                                       system/ip_mac/reset_i_user_mac_addr_i[1]_AND_114_o1
    SLICE_X17Y90.SR      net (fanout=2)        0.087   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_114_o
    SLICE_X17Y90.CLK     Tremck      (-Th)    -0.075   system/ip_mac/mac_addr_1_LDC
                                                       system/ip_mac/mac_addr_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.903ns (0.465ns logic, 1.438ns route)
                                                       (24.4% logic, 75.6% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_1_LDC (SLICE_X17Y90.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.837ns (data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/ip_mac/mac_addr_1_LDC (LATCH)
  Data Path Delay:      1.837ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<1> to system/ip_mac/mac_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.309   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X14Y90.D3      net (fanout=5)        1.351   user_ip_addr<1>
    SLICE_X14Y90.D       Tilo                  0.034   system/ip_mac/mac_addr_1_P_1
                                                       system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o1
    SLICE_X17Y90.CLK     net (fanout=2)        0.143   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o
    -------------------------------------------------  ---------------------------
    Total                                      1.837ns (0.343ns logic, 1.494ns route)
                                                       (18.7% logic, 81.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemip_macip_addr_3_LDC = MAXDELAY TO TIMEGRP        
 "TO_systemip_macip_addr_3_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.085ns.
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_3_LDC (SLICE_X15Y78.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.915ns (requirement - data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/ip_mac/ip_addr_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.085ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_ip_addr_i[3]_AND_173_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<3> to system/ip_mac/ip_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.760   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X14Y78.A3      net (fanout=5)        2.456   user_ip_addr<3>
    SLICE_X14Y78.AMUX    Tilo                  0.189   system/ip_mac/ip_addr_3_C_3
                                                       system/ip_mac/reset_i_user_ip_addr_i[3]_AND_174_o1
    SLICE_X15Y78.SR      net (fanout=2)        0.383   system/ip_mac/reset_i_user_ip_addr_i[3]_AND_174_o
    SLICE_X15Y78.CLK     Trck                  0.297   system/ip_mac/ip_addr_3_LDC
                                                       system/ip_mac/ip_addr_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.085ns (1.246ns logic, 2.839ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_3_LDC (SLICE_X15Y78.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.238ns (requirement - data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/ip_mac/ip_addr_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.762ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<3> to system/ip_mac/ip_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.760   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X14Y78.A3      net (fanout=5)        2.456   user_ip_addr<3>
    SLICE_X14Y78.A       Tilo                  0.068   system/ip_mac/ip_addr_3_C_3
                                                       system/ip_mac/reset_i_user_ip_addr_i[3]_AND_173_o1
    SLICE_X15Y78.CLK     net (fanout=2)        0.478   system/ip_mac/reset_i_user_ip_addr_i[3]_AND_173_o
    -------------------------------------------------  ---------------------------
    Total                                      3.762ns (0.828ns logic, 2.934ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemip_macip_addr_3_LDC = MAXDELAY TO TIMEGRP         "TO_systemip_macip_addr_3_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_3_LDC (SLICE_X15Y78.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.754ns (data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/ip_mac/ip_addr_3_LDC (LATCH)
  Data Path Delay:      1.754ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_ip_addr_i[3]_AND_173_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<3> to system/ip_mac/ip_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.366   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X14Y78.A3      net (fanout=5)        1.082   user_ip_addr<3>
    SLICE_X14Y78.AMUX    Tilo                  0.080   system/ip_mac/ip_addr_3_C_3
                                                       system/ip_mac/reset_i_user_ip_addr_i[3]_AND_174_o1
    SLICE_X15Y78.SR      net (fanout=2)        0.151   system/ip_mac/reset_i_user_ip_addr_i[3]_AND_174_o
    SLICE_X15Y78.CLK     Tremck      (-Th)    -0.075   system/ip_mac/ip_addr_3_LDC
                                                       system/ip_mac/ip_addr_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.754ns (0.521ns logic, 1.233ns route)
                                                       (29.7% logic, 70.3% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_3_LDC (SLICE_X15Y78.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.675ns (data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/ip_mac/ip_addr_3_LDC (LATCH)
  Data Path Delay:      1.675ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<3> to system/ip_mac/ip_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.366   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X14Y78.A3      net (fanout=5)        1.082   user_ip_addr<3>
    SLICE_X14Y78.A       Tilo                  0.034   system/ip_mac/ip_addr_3_C_3
                                                       system/ip_mac/reset_i_user_ip_addr_i[3]_AND_173_o1
    SLICE_X15Y78.CLK     net (fanout=2)        0.193   system/ip_mac/reset_i_user_ip_addr_i[3]_AND_173_o
    -------------------------------------------------  ---------------------------
    Total                                      1.675ns (0.400ns logic, 1.275ns route)
                                                       (23.9% logic, 76.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemip_macip_addr_2_LDC = MAXDELAY TO TIMEGRP        
 "TO_systemip_macip_addr_2_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.159ns.
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_2_LDC (SLICE_X16Y79.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.841ns (requirement - data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/ip_mac/ip_addr_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.159ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_ip_addr_i[2]_AND_175_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<2> to system/ip_mac/ip_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.698   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X14Y79.B1      net (fanout=5)        2.642   user_ip_addr<2>
    SLICE_X14Y79.BMUX    Tilo                  0.205   system/ip_mac/reset_i_user_ip_addr_i[2]_AND_175_o
                                                       system/ip_mac/reset_i_user_ip_addr_i[2]_AND_176_o1
    SLICE_X16Y79.SR      net (fanout=2)        0.360   system/ip_mac/reset_i_user_ip_addr_i[2]_AND_176_o
    SLICE_X16Y79.CLK     Trck                  0.254   system/ip_mac/ip_addr_2_LDC
                                                       system/ip_mac/ip_addr_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.159ns (1.157ns logic, 3.002ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_2_LDC (SLICE_X16Y79.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.229ns (requirement - data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/ip_mac/ip_addr_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.771ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<2> to system/ip_mac/ip_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.698   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X14Y79.B1      net (fanout=5)        2.642   user_ip_addr<2>
    SLICE_X14Y79.B       Tilo                  0.068   system/ip_mac/reset_i_user_ip_addr_i[2]_AND_175_o
                                                       system/ip_mac/reset_i_user_ip_addr_i[2]_AND_175_o1
    SLICE_X16Y79.CLK     net (fanout=2)        0.363   system/ip_mac/reset_i_user_ip_addr_i[2]_AND_175_o
    -------------------------------------------------  ---------------------------
    Total                                      3.771ns (0.766ns logic, 3.005ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemip_macip_addr_2_LDC = MAXDELAY TO TIMEGRP         "TO_systemip_macip_addr_2_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_2_LDC (SLICE_X16Y79.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.702ns (data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/ip_mac/ip_addr_2_LDC (LATCH)
  Data Path Delay:      1.702ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_ip_addr_i[2]_AND_175_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<2> to system/ip_mac/ip_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.312   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X14Y79.B1      net (fanout=5)        1.119   user_ip_addr<2>
    SLICE_X14Y79.BMUX    Tilo                  0.079   system/ip_mac/reset_i_user_ip_addr_i[2]_AND_175_o
                                                       system/ip_mac/reset_i_user_ip_addr_i[2]_AND_176_o1
    SLICE_X16Y79.SR      net (fanout=2)        0.138   system/ip_mac/reset_i_user_ip_addr_i[2]_AND_176_o
    SLICE_X16Y79.CLK     Tremck      (-Th)    -0.054   system/ip_mac/ip_addr_2_LDC
                                                       system/ip_mac/ip_addr_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.702ns (0.445ns logic, 1.257ns route)
                                                       (26.1% logic, 73.9% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_2_LDC (SLICE_X16Y79.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.614ns (data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/ip_mac/ip_addr_2_LDC (LATCH)
  Data Path Delay:      1.614ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<2> to system/ip_mac/ip_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.312   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X14Y79.B1      net (fanout=5)        1.119   user_ip_addr<2>
    SLICE_X14Y79.B       Tilo                  0.034   system/ip_mac/reset_i_user_ip_addr_i[2]_AND_175_o
                                                       system/ip_mac/reset_i_user_ip_addr_i[2]_AND_175_o1
    SLICE_X16Y79.CLK     net (fanout=2)        0.149   system/ip_mac/reset_i_user_ip_addr_i[2]_AND_175_o
    -------------------------------------------------  ---------------------------
    Total                                      1.614ns (0.346ns logic, 1.268ns route)
                                                       (21.4% logic, 78.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemip_macip_addr_1_LDC = MAXDELAY TO TIMEGRP        
 "TO_systemip_macip_addr_1_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.136ns.
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_1_LDC (SLICE_X15Y80.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.864ns (requirement - data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/ip_mac/ip_addr_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.136ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_ip_addr_i[1]_AND_177_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<1> to system/ip_mac/ip_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.694   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X14Y80.A3      net (fanout=5)        2.577   user_ip_addr<1>
    SLICE_X14Y80.AMUX    Tilo                  0.189   system/ip_mac/ip_addr_1_P_1
                                                       system/ip_mac/reset_i_user_ip_addr_i[1]_AND_178_o1
    SLICE_X15Y80.SR      net (fanout=2)        0.379   system/ip_mac/reset_i_user_ip_addr_i[1]_AND_178_o
    SLICE_X15Y80.CLK     Trck                  0.297   system/ip_mac/ip_addr_1_LDC
                                                       system/ip_mac/ip_addr_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.136ns (1.180ns logic, 2.956ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_1_LDC (SLICE_X15Y80.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.185ns (requirement - data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/ip_mac/ip_addr_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.815ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<1> to system/ip_mac/ip_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.694   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X14Y80.A3      net (fanout=5)        2.577   user_ip_addr<1>
    SLICE_X14Y80.A       Tilo                  0.068   system/ip_mac/ip_addr_1_P_1
                                                       system/ip_mac/reset_i_user_ip_addr_i[1]_AND_177_o1
    SLICE_X15Y80.CLK     net (fanout=2)        0.476   system/ip_mac/reset_i_user_ip_addr_i[1]_AND_177_o
    -------------------------------------------------  ---------------------------
    Total                                      3.815ns (0.762ns logic, 3.053ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemip_macip_addr_1_LDC = MAXDELAY TO TIMEGRP         "TO_systemip_macip_addr_1_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_1_LDC (SLICE_X15Y80.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.744ns (data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/ip_mac/ip_addr_1_LDC (LATCH)
  Data Path Delay:      1.744ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_ip_addr_i[1]_AND_177_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<1> to system/ip_mac/ip_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.309   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X14Y80.A3      net (fanout=5)        1.133   user_ip_addr<1>
    SLICE_X14Y80.AMUX    Tilo                  0.080   system/ip_mac/ip_addr_1_P_1
                                                       system/ip_mac/reset_i_user_ip_addr_i[1]_AND_178_o1
    SLICE_X15Y80.SR      net (fanout=2)        0.147   system/ip_mac/reset_i_user_ip_addr_i[1]_AND_178_o
    SLICE_X15Y80.CLK     Tremck      (-Th)    -0.075   system/ip_mac/ip_addr_1_LDC
                                                       system/ip_mac/ip_addr_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.744ns (0.464ns logic, 1.280ns route)
                                                       (26.6% logic, 73.4% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_1_LDC (SLICE_X15Y80.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.665ns (data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/ip_mac/ip_addr_1_LDC (LATCH)
  Data Path Delay:      1.665ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<1> to system/ip_mac/ip_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.309   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X14Y80.A3      net (fanout=5)        1.133   user_ip_addr<1>
    SLICE_X14Y80.A       Tilo                  0.034   system/ip_mac/ip_addr_1_P_1
                                                       system/ip_mac/reset_i_user_ip_addr_i[1]_AND_177_o1
    SLICE_X15Y80.CLK     net (fanout=2)        0.189   system/ip_mac/reset_i_user_ip_addr_i[1]_AND_177_o
    -------------------------------------------------  ---------------------------
    Total                                      1.665ns (0.343ns logic, 1.322ns route)
                                                       (20.6% logic, 79.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemip_macmac_addr_0_LDC = MAXDELAY TO TIMEGRP       
  "TO_systemip_macmac_addr_0_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.070ns.
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_0_LDC (SLICE_X19Y91.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  26.930ns (requirement - data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/ip_mac/mac_addr_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      5.070ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<0> to system/ip_mac/mac_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.741   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X13Y90.A2      net (fanout=5)        3.463   user_ip_addr<0>
    SLICE_X13Y90.AMUX    Tilo                  0.194   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[0]_AND_116_o1
    SLICE_X19Y91.SR      net (fanout=2)        0.375   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_116_o
    SLICE_X19Y91.CLK     Trck                  0.297   system/ip_mac/mac_addr_0_LDC
                                                       system/ip_mac/mac_addr_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.070ns (1.232ns logic, 3.838ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_0_LDC (SLICE_X19Y91.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.135ns (requirement - data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/ip_mac/mac_addr_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.865ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<0> to system/ip_mac/mac_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.741   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X13Y90.A2      net (fanout=5)        3.463   user_ip_addr<0>
    SLICE_X13Y90.A       Tilo                  0.068   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o1
    SLICE_X19Y91.CLK     net (fanout=2)        0.593   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o
    -------------------------------------------------  ---------------------------
    Total                                      4.865ns (0.809ns logic, 4.056ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemip_macmac_addr_0_LDC = MAXDELAY TO TIMEGRP         "TO_systemip_macmac_addr_0_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_0_LDC (SLICE_X19Y91.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.064ns (data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/ip_mac/mac_addr_0_LDC (LATCH)
  Data Path Delay:      2.064ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<0> to system/ip_mac/mac_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.349   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X13Y90.A2      net (fanout=5)        1.421   user_ip_addr<0>
    SLICE_X13Y90.AMUX    Tilo                  0.075   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[0]_AND_116_o1
    SLICE_X19Y91.SR      net (fanout=2)        0.144   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_116_o
    SLICE_X19Y91.CLK     Tremck      (-Th)    -0.075   system/ip_mac/mac_addr_0_LDC
                                                       system/ip_mac/mac_addr_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.064ns (0.499ns logic, 1.565ns route)
                                                       (24.2% logic, 75.8% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_0_LDC (SLICE_X19Y91.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.042ns (data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/ip_mac/mac_addr_0_LDC (LATCH)
  Data Path Delay:      2.042ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<0> to system/ip_mac/mac_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.349   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X13Y90.A2      net (fanout=5)        1.421   user_ip_addr<0>
    SLICE_X13Y90.A       Tilo                  0.034   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o1
    SLICE_X19Y91.CLK     net (fanout=2)        0.238   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o
    -------------------------------------------------  ---------------------------
    Total                                      2.042ns (0.383ns logic, 1.659ns route)
                                                       (18.8% logic, 81.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemip_macip_addr_0_LDC = MAXDELAY TO TIMEGRP        
 "TO_systemip_macip_addr_0_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.280ns.
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_0_LDC (SLICE_X16Y83.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.720ns (requirement - data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/ip_mac/ip_addr_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.280ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_ip_addr_i[0]_AND_179_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<0> to system/ip_mac/ip_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.741   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X14Y83.D2      net (fanout=5)        2.856   user_ip_addr<0>
    SLICE_X14Y83.DMUX    Tilo                  0.196   system/ip_mac/reset_i_user_ip_addr_i[0]_AND_179_o
                                                       system/ip_mac/reset_i_user_ip_addr_i[0]_AND_180_o1
    SLICE_X16Y83.SR      net (fanout=2)        0.233   system/ip_mac/reset_i_user_ip_addr_i[0]_AND_180_o
    SLICE_X16Y83.CLK     Trck                  0.254   system/ip_mac/ip_addr_0_LDC
                                                       system/ip_mac/ip_addr_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.280ns (1.191ns logic, 3.089ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_0_LDC (SLICE_X16Y83.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.981ns (requirement - data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/ip_mac/ip_addr_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.019ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<0> to system/ip_mac/ip_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.741   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X14Y83.D2      net (fanout=5)        2.856   user_ip_addr<0>
    SLICE_X14Y83.D       Tilo                  0.068   system/ip_mac/reset_i_user_ip_addr_i[0]_AND_179_o
                                                       system/ip_mac/reset_i_user_ip_addr_i[0]_AND_179_o1
    SLICE_X16Y83.CLK     net (fanout=2)        0.354   system/ip_mac/reset_i_user_ip_addr_i[0]_AND_179_o
    -------------------------------------------------  ---------------------------
    Total                                      4.019ns (0.809ns logic, 3.210ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemip_macip_addr_0_LDC = MAXDELAY TO TIMEGRP         "TO_systemip_macip_addr_0_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_0_LDC (SLICE_X16Y83.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.752ns (data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/ip_mac/ip_addr_0_LDC (LATCH)
  Data Path Delay:      1.752ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_ip_addr_i[0]_AND_179_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<0> to system/ip_mac/ip_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.349   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X14Y83.D2      net (fanout=5)        1.184   user_ip_addr<0>
    SLICE_X14Y83.DMUX    Tilo                  0.076   system/ip_mac/reset_i_user_ip_addr_i[0]_AND_179_o
                                                       system/ip_mac/reset_i_user_ip_addr_i[0]_AND_180_o1
    SLICE_X16Y83.SR      net (fanout=2)        0.089   system/ip_mac/reset_i_user_ip_addr_i[0]_AND_180_o
    SLICE_X16Y83.CLK     Tremck      (-Th)    -0.054   system/ip_mac/ip_addr_0_LDC
                                                       system/ip_mac/ip_addr_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.752ns (0.479ns logic, 1.273ns route)
                                                       (27.3% logic, 72.7% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_0_LDC (SLICE_X16Y83.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.710ns (data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/ip_mac/ip_addr_0_LDC (LATCH)
  Data Path Delay:      1.710ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<0> to system/ip_mac/ip_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.349   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X14Y83.D2      net (fanout=5)        1.184   user_ip_addr<0>
    SLICE_X14Y83.D       Tilo                  0.034   system/ip_mac/reset_i_user_ip_addr_i[0]_AND_179_o
                                                       system/ip_mac/reset_i_user_ip_addr_i[0]_AND_179_o1
    SLICE_X16Y83.CLK     net (fanout=2)        0.143   system/ip_mac/reset_i_user_ip_addr_i[0]_AND_179_o
    -------------------------------------------------  ---------------------------
    Total                                      1.710ns (0.383ns logic, 1.327ns route)
                                                       (22.4% logic, 77.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemspisck_LDC = MAXDELAY TO TIMEGRP 
"TO_systemspisck_LDC"         TS_system_glib_pll_clkout_31_25_a DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.367ns.
--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X3Y34.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    29.633ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      2.367ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/spi/reset_i_cpol_i_AND_934_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y42.AQ       Tcko                  0.337   system/regs_from_ipbus<11><15>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X5Y34.D2       net (fanout=5)        1.309   system/regs_from_ipbus<11><12>
    SLICE_X5Y34.DMUX     Tilo                  0.191   system/spi/sck_C
                                                       system/spi/reset_i_cpol_i_AND_935_o1
    SLICE_X3Y34.SR       net (fanout=2)        0.233   system/spi/reset_i_cpol_i_AND_935_o
    SLICE_X3Y34.CLK      Trck                  0.297   system/spi/sck_LDC
                                                       system/spi/sck_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.367ns (0.825ns logic, 1.542ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X3Y34.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  29.930ns (requirement - data path)
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      2.070ns (Levels of Logic = 1)
  Source Clock:         user_ipb_clk rising at 4.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y42.AQ       Tcko                  0.337   system/regs_from_ipbus<11><15>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X5Y34.D2       net (fanout=5)        1.309   system/regs_from_ipbus<11><12>
    SLICE_X5Y34.D        Tilo                  0.068   system/spi/sck_C
                                                       system/spi/reset_i_cpol_i_AND_934_o1
    SLICE_X3Y34.CLK      net (fanout=2)        0.356   system/spi/reset_i_cpol_i_AND_934_o
    -------------------------------------------------  ---------------------------
    Total                                      2.070ns (0.405ns logic, 1.665ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemspisck_LDC = MAXDELAY TO TIMEGRP "TO_systemspisck_LDC"         TS_system_glib_pll_clkout_31_25_a DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X3Y34.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.867ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      0.867ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/spi/reset_i_cpol_i_AND_934_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y42.AQ       Tcko                  0.098   system/regs_from_ipbus<11><15>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X5Y34.D2       net (fanout=5)        0.531   system/regs_from_ipbus<11><12>
    SLICE_X5Y34.DMUX     Tilo                  0.074   system/spi/sck_C
                                                       system/spi/reset_i_cpol_i_AND_935_o1
    SLICE_X3Y34.SR       net (fanout=2)        0.089   system/spi/reset_i_cpol_i_AND_935_o
    SLICE_X3Y34.CLK      Tremck      (-Th)    -0.075   system/spi/sck_LDC
                                                       system/spi/sck_LDC
    -------------------------------------------------  ---------------------------
    Total                                      0.867ns (0.247ns logic, 0.620ns route)
                                                       (28.5% logic, 71.5% route)
--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X3Y34.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   0.808ns (data path)
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Data Path Delay:      0.808ns (Levels of Logic = 1)
  Source Clock:         user_ipb_clk rising at 4.000ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y42.AQ       Tcko                  0.098   system/regs_from_ipbus<11><15>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X5Y34.D2       net (fanout=5)        0.531   system/regs_from_ipbus<11><12>
    SLICE_X5Y34.D        Tilo                  0.034   system/spi/sck_C
                                                       system/spi/reset_i_cpol_i_AND_934_o1
    SLICE_X3Y34.CLK      net (fanout=2)        0.145   system/spi/reset_i_cpol_i_AND_934_o
    -------------------------------------------------  ---------------------------
    Total                                      0.808ns (0.132ns logic, 0.676ns route)
                                                       (16.3% logic, 83.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemi2c_sregs_6_1_LDC = MAXDELAY TO TIMEGRP         
"TO_systemi2c_sregs_6_1_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.206ns.
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_1_LDC (SLICE_X12Y84.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.794ns (requirement - data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/i2c_s/regs_6_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.206ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][1]_AND_771_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<1> to system/i2c_s/regs_6_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.694   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X12Y84.A4      net (fanout=5)        2.689   user_ip_addr<1>
    SLICE_X12Y84.AMUX    Tilo                  0.190   system/i2c_s/regs_6_1_LDC
                                                       system/i2c_s/reset_regs_i[6][1]_AND_772_o1
    SLICE_X12Y84.SR      net (fanout=2)        0.379   system/i2c_s/reset_regs_i[6][1]_AND_772_o
    SLICE_X12Y84.CLK     Trck                  0.254   system/i2c_s/regs_6_1_LDC
                                                       system/i2c_s/regs_6_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.206ns (1.138ns logic, 3.068ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_1_LDC (SLICE_X12Y84.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.071ns (requirement - data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/i2c_s/regs_6_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.929ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<1> to system/i2c_s/regs_6_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.694   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X12Y84.A4      net (fanout=5)        2.689   user_ip_addr<1>
    SLICE_X12Y84.A       Tilo                  0.068   system/i2c_s/regs_6_1_LDC
                                                       system/i2c_s/reset_regs_i[6][1]_AND_771_o1
    SLICE_X12Y84.CLK     net (fanout=2)        0.478   system/i2c_s/reset_regs_i[6][1]_AND_771_o
    -------------------------------------------------  ---------------------------
    Total                                      3.929ns (0.762ns logic, 3.167ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemi2c_sregs_6_1_LDC = MAXDELAY TO TIMEGRP         "TO_systemi2c_sregs_6_1_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_1_LDC (SLICE_X12Y84.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.770ns (data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/i2c_s/regs_6_1_LDC (LATCH)
  Data Path Delay:      1.770ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][1]_AND_771_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<1> to system/i2c_s/regs_6_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.309   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X12Y84.A4      net (fanout=5)        1.181   user_ip_addr<1>
    SLICE_X12Y84.AMUX    Tilo                  0.079   system/i2c_s/regs_6_1_LDC
                                                       system/i2c_s/reset_regs_i[6][1]_AND_772_o1
    SLICE_X12Y84.SR      net (fanout=2)        0.147   system/i2c_s/reset_regs_i[6][1]_AND_772_o
    SLICE_X12Y84.CLK     Tremck      (-Th)    -0.054   system/i2c_s/regs_6_1_LDC
                                                       system/i2c_s/regs_6_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.770ns (0.442ns logic, 1.328ns route)
                                                       (25.0% logic, 75.0% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_1_LDC (SLICE_X12Y84.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.717ns (data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/i2c_s/regs_6_1_LDC (LATCH)
  Data Path Delay:      1.717ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<1> to system/i2c_s/regs_6_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.309   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X12Y84.A4      net (fanout=5)        1.181   user_ip_addr<1>
    SLICE_X12Y84.A       Tilo                  0.034   system/i2c_s/regs_6_1_LDC
                                                       system/i2c_s/reset_regs_i[6][1]_AND_771_o1
    SLICE_X12Y84.CLK     net (fanout=2)        0.193   system/i2c_s/reset_regs_i[6][1]_AND_771_o
    -------------------------------------------------  ---------------------------
    Total                                      1.717ns (0.343ns logic, 1.374ns route)
                                                       (20.0% logic, 80.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemi2c_sregs_6_3_LDC = MAXDELAY TO TIMEGRP         
"TO_systemi2c_sregs_6_3_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.014ns.
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_3_LDC (SLICE_X9Y86.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.986ns (requirement - data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/i2c_s/regs_6_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.014ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][3]_AND_767_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<3> to system/i2c_s/regs_6_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.760   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X9Y86.C5       net (fanout=5)        2.415   user_ip_addr<3>
    SLICE_X9Y86.CMUX     Tilo                  0.191   system/i2c_s/regs_6_3_LDC
                                                       system/i2c_s/reset_regs_i[6][3]_AND_768_o1
    SLICE_X9Y86.SR       net (fanout=2)        0.351   system/i2c_s/reset_regs_i[6][3]_AND_768_o
    SLICE_X9Y86.CLK      Trck                  0.297   system/i2c_s/regs_6_3_LDC
                                                       system/i2c_s/regs_6_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.014ns (1.248ns logic, 2.766ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_3_LDC (SLICE_X9Y86.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.522ns (requirement - data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/i2c_s/regs_6_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.478ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<3> to system/i2c_s/regs_6_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.760   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X9Y86.C5       net (fanout=5)        2.415   user_ip_addr<3>
    SLICE_X9Y86.C        Tilo                  0.068   system/i2c_s/regs_6_3_LDC
                                                       system/i2c_s/reset_regs_i[6][3]_AND_767_o1
    SLICE_X9Y86.CLK      net (fanout=2)        0.235   system/i2c_s/reset_regs_i[6][3]_AND_767_o
    -------------------------------------------------  ---------------------------
    Total                                      3.478ns (0.828ns logic, 2.650ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemi2c_sregs_6_3_LDC = MAXDELAY TO TIMEGRP         "TO_systemi2c_sregs_6_3_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_3_LDC (SLICE_X9Y86.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.722ns (data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/i2c_s/regs_6_3_LDC (LATCH)
  Data Path Delay:      1.722ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][3]_AND_767_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<3> to system/i2c_s/regs_6_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.366   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X9Y86.C5       net (fanout=5)        1.072   user_ip_addr<3>
    SLICE_X9Y86.CMUX     Tilo                  0.077   system/i2c_s/regs_6_3_LDC
                                                       system/i2c_s/reset_regs_i[6][3]_AND_768_o1
    SLICE_X9Y86.SR       net (fanout=2)        0.132   system/i2c_s/reset_regs_i[6][3]_AND_768_o
    SLICE_X9Y86.CLK      Tremck      (-Th)    -0.075   system/i2c_s/regs_6_3_LDC
                                                       system/i2c_s/regs_6_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.722ns (0.518ns logic, 1.204ns route)
                                                       (30.1% logic, 69.9% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_3_LDC (SLICE_X9Y86.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.569ns (data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/i2c_s/regs_6_3_LDC (LATCH)
  Data Path Delay:      1.569ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<3> to system/i2c_s/regs_6_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.366   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X9Y86.C5       net (fanout=5)        1.072   user_ip_addr<3>
    SLICE_X9Y86.C        Tilo                  0.034   system/i2c_s/regs_6_3_LDC
                                                       system/i2c_s/reset_regs_i[6][3]_AND_767_o1
    SLICE_X9Y86.CLK      net (fanout=2)        0.097   system/i2c_s/reset_regs_i[6][3]_AND_767_o
    -------------------------------------------------  ---------------------------
    Total                                      1.569ns (0.400ns logic, 1.169ns route)
                                                       (25.5% logic, 74.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemi2c_sregs_6_2_LDC = MAXDELAY TO TIMEGRP         
"TO_systemi2c_sregs_6_2_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.291ns.
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_2_LDC (SLICE_X8Y88.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.709ns (requirement - data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/i2c_s/regs_6_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.291ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][2]_AND_769_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<2> to system/i2c_s/regs_6_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.698   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X8Y88.A5       net (fanout=5)        2.764   user_ip_addr<2>
    SLICE_X8Y88.AMUX     Tilo                  0.196   system/i2c_s/regs_6_2_LDC
                                                       system/i2c_s/reset_regs_i[6][2]_AND_770_o1
    SLICE_X8Y88.SR       net (fanout=2)        0.379   system/i2c_s/reset_regs_i[6][2]_AND_770_o
    SLICE_X8Y88.CLK      Trck                  0.254   system/i2c_s/regs_6_2_LDC
                                                       system/i2c_s/regs_6_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.291ns (1.148ns logic, 3.143ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_2_LDC (SLICE_X8Y88.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.989ns (requirement - data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/i2c_s/regs_6_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.011ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<2> to system/i2c_s/regs_6_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.698   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X8Y88.A5       net (fanout=5)        2.764   user_ip_addr<2>
    SLICE_X8Y88.A        Tilo                  0.068   system/i2c_s/regs_6_2_LDC
                                                       system/i2c_s/reset_regs_i[6][2]_AND_769_o1
    SLICE_X8Y88.CLK      net (fanout=2)        0.481   system/i2c_s/reset_regs_i[6][2]_AND_769_o
    -------------------------------------------------  ---------------------------
    Total                                      4.011ns (0.766ns logic, 3.245ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemi2c_sregs_6_2_LDC = MAXDELAY TO TIMEGRP         "TO_systemi2c_sregs_6_2_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_2_LDC (SLICE_X8Y88.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.776ns (data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/i2c_s/regs_6_2_LDC (LATCH)
  Data Path Delay:      1.776ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][2]_AND_769_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<2> to system/i2c_s/regs_6_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.312   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X8Y88.A5       net (fanout=5)        1.184   user_ip_addr<2>
    SLICE_X8Y88.AMUX     Tilo                  0.079   system/i2c_s/regs_6_2_LDC
                                                       system/i2c_s/reset_regs_i[6][2]_AND_770_o1
    SLICE_X8Y88.SR       net (fanout=2)        0.147   system/i2c_s/reset_regs_i[6][2]_AND_770_o
    SLICE_X8Y88.CLK      Tremck      (-Th)    -0.054   system/i2c_s/regs_6_2_LDC
                                                       system/i2c_s/regs_6_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.776ns (0.445ns logic, 1.331ns route)
                                                       (25.1% logic, 74.9% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_2_LDC (SLICE_X8Y88.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.726ns (data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/i2c_s/regs_6_2_LDC (LATCH)
  Data Path Delay:      1.726ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<2> to system/i2c_s/regs_6_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.312   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X8Y88.A5       net (fanout=5)        1.184   user_ip_addr<2>
    SLICE_X8Y88.A        Tilo                  0.034   system/i2c_s/regs_6_2_LDC
                                                       system/i2c_s/reset_regs_i[6][2]_AND_769_o1
    SLICE_X8Y88.CLK      net (fanout=2)        0.196   system/i2c_s/reset_regs_i[6][2]_AND_769_o
    -------------------------------------------------  ---------------------------
    Total                                      1.726ns (0.346ns logic, 1.380ns route)
                                                       (20.0% logic, 80.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemi2c_sregs_6_0_LDC = MAXDELAY TO TIMEGRP         
"TO_systemi2c_sregs_6_0_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.715ns.
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_0_LDC (SLICE_X14Y88.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.285ns (requirement - data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/i2c_s/regs_6_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.715ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][0]_AND_773_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<0> to system/i2c_s/regs_6_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.741   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X12Y88.C4      net (fanout=5)        3.150   user_ip_addr<0>
    SLICE_X12Y88.CMUX    Tilo                  0.194   system/i2c_s/regs_6_0_P_0
                                                       system/i2c_s/reset_regs_i[6][0]_AND_774_o1
    SLICE_X14Y88.SR      net (fanout=2)        0.376   system/i2c_s/reset_regs_i[6][0]_AND_774_o
    SLICE_X14Y88.CLK     Trck                  0.254   system/i2c_s/regs_6_0_LDC
                                                       system/i2c_s/regs_6_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.715ns (1.189ns logic, 3.526ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_0_LDC (SLICE_X14Y88.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.683ns (requirement - data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/i2c_s/regs_6_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.317ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<0> to system/i2c_s/regs_6_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.741   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X12Y88.C4      net (fanout=5)        3.150   user_ip_addr<0>
    SLICE_X12Y88.C       Tilo                  0.068   system/i2c_s/regs_6_0_P_0
                                                       system/i2c_s/reset_regs_i[6][0]_AND_773_o1
    SLICE_X14Y88.CLK     net (fanout=2)        0.358   system/i2c_s/reset_regs_i[6][0]_AND_773_o
    -------------------------------------------------  ---------------------------
    Total                                      4.317ns (0.809ns logic, 3.508ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemi2c_sregs_6_0_LDC = MAXDELAY TO TIMEGRP         "TO_systemi2c_sregs_6_0_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_0_LDC (SLICE_X14Y88.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.939ns (data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/i2c_s/regs_6_0_LDC (LATCH)
  Data Path Delay:      1.939ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][0]_AND_773_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<0> to system/i2c_s/regs_6_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.349   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X12Y88.C4      net (fanout=5)        1.308   user_ip_addr<0>
    SLICE_X12Y88.CMUX    Tilo                  0.080   system/i2c_s/regs_6_0_P_0
                                                       system/i2c_s/reset_regs_i[6][0]_AND_774_o1
    SLICE_X14Y88.SR      net (fanout=2)        0.148   system/i2c_s/reset_regs_i[6][0]_AND_774_o
    SLICE_X14Y88.CLK     Tremck      (-Th)    -0.054   system/i2c_s/regs_6_0_LDC
                                                       system/i2c_s/regs_6_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.939ns (0.483ns logic, 1.456ns route)
                                                       (24.9% logic, 75.1% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_0_LDC (SLICE_X14Y88.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.838ns (data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/i2c_s/regs_6_0_LDC (LATCH)
  Data Path Delay:      1.838ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<0> to system/i2c_s/regs_6_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.349   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X12Y88.C4      net (fanout=5)        1.308   user_ip_addr<0>
    SLICE_X12Y88.C       Tilo                  0.034   system/i2c_s/regs_6_0_P_0
                                                       system/i2c_s/reset_regs_i[6][0]_AND_773_o1
    SLICE_X14Y88.CLK     net (fanout=2)        0.147   system/i2c_s/reset_regs_i[6][0]_AND_773_o
    -------------------------------------------------  ---------------------------
    Total                                      1.838ns (0.383ns logic, 1.455ns route)
                                                       (20.8% logic, 79.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemi2c_sregs_10_3_LDC = MAXDELAY TO TIMEGRP         
"TO_systemi2c_sregs_10_3_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.806ns.
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_10_3_LDC (SLICE_X9Y78.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.194ns (requirement - data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/i2c_s/regs_10_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.806ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[10][3]_AND_831_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<3> to system/i2c_s/regs_10_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.760   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X8Y78.A3       net (fanout=5)        2.181   user_ip_addr<3>
    SLICE_X8Y78.AMUX     Tilo                  0.189   system/i2c_s/reset_regs_i[10][3]_AND_831_o
                                                       system/i2c_s/reset_regs_i[10][3]_AND_832_o1
    SLICE_X9Y78.SR       net (fanout=2)        0.379   system/i2c_s/reset_regs_i[10][3]_AND_832_o
    SLICE_X9Y78.CLK      Trck                  0.297   system/i2c_s/regs_10_3_LDC
                                                       system/i2c_s/regs_10_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.806ns (1.246ns logic, 2.560ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_10_3_LDC (SLICE_X9Y78.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.510ns (requirement - data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/i2c_s/regs_10_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.490ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<3> to system/i2c_s/regs_10_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.760   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X8Y78.A3       net (fanout=5)        2.181   user_ip_addr<3>
    SLICE_X8Y78.A        Tilo                  0.068   system/i2c_s/reset_regs_i[10][3]_AND_831_o
                                                       system/i2c_s/reset_regs_i[10][3]_AND_831_o1
    SLICE_X9Y78.CLK      net (fanout=2)        0.481   system/i2c_s/reset_regs_i[10][3]_AND_831_o
    -------------------------------------------------  ---------------------------
    Total                                      3.490ns (0.828ns logic, 2.662ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemi2c_sregs_10_3_LDC = MAXDELAY TO TIMEGRP         "TO_systemi2c_sregs_10_3_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_10_3_LDC (SLICE_X9Y78.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.639ns (data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/i2c_s/regs_10_3_LDC (LATCH)
  Data Path Delay:      1.639ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[10][3]_AND_831_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<3> to system/i2c_s/regs_10_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.366   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X8Y78.A3       net (fanout=5)        0.971   user_ip_addr<3>
    SLICE_X8Y78.AMUX     Tilo                  0.080   system/i2c_s/reset_regs_i[10][3]_AND_831_o
                                                       system/i2c_s/reset_regs_i[10][3]_AND_832_o1
    SLICE_X9Y78.SR       net (fanout=2)        0.147   system/i2c_s/reset_regs_i[10][3]_AND_832_o
    SLICE_X9Y78.CLK      Tremck      (-Th)    -0.075   system/i2c_s/regs_10_3_LDC
                                                       system/i2c_s/regs_10_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.639ns (0.521ns logic, 1.118ns route)
                                                       (31.8% logic, 68.2% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_10_3_LDC (SLICE_X9Y78.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.567ns (data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/i2c_s/regs_10_3_LDC (LATCH)
  Data Path Delay:      1.567ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<3> to system/i2c_s/regs_10_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.366   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X8Y78.A3       net (fanout=5)        0.971   user_ip_addr<3>
    SLICE_X8Y78.A        Tilo                  0.034   system/i2c_s/reset_regs_i[10][3]_AND_831_o
                                                       system/i2c_s/reset_regs_i[10][3]_AND_831_o1
    SLICE_X9Y78.CLK      net (fanout=2)        0.196   system/i2c_s/reset_regs_i[10][3]_AND_831_o
    -------------------------------------------------  ---------------------------
    Total                                      1.567ns (0.400ns logic, 1.167ns route)
                                                       (25.5% logic, 74.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemi2c_sregs_10_0_LDC = MAXDELAY TO TIMEGRP         
"TO_systemi2c_sregs_10_0_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.374ns.
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_10_0_LDC (SLICE_X10Y85.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.626ns (requirement - data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/i2c_s/regs_10_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.374ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[10][0]_AND_837_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<0> to system/i2c_s/regs_10_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.741   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X12Y85.D5      net (fanout=5)        2.824   user_ip_addr<0>
    SLICE_X12Y85.DMUX    Tilo                  0.196   system/i2c_s/regs_6_1_P_1
                                                       system/i2c_s/reset_regs_i[10][0]_AND_838_o1
    SLICE_X10Y85.SR      net (fanout=2)        0.359   system/i2c_s/reset_regs_i[10][0]_AND_838_o
    SLICE_X10Y85.CLK     Trck                  0.254   system/i2c_s/regs_10_0_LDC
                                                       system/i2c_s/regs_10_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.374ns (1.191ns logic, 3.183ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_10_0_LDC (SLICE_X10Y85.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.898ns (requirement - data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/i2c_s/regs_10_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.102ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<0> to system/i2c_s/regs_10_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.741   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X12Y85.D5      net (fanout=5)        2.824   user_ip_addr<0>
    SLICE_X12Y85.D       Tilo                  0.068   system/i2c_s/regs_6_1_P_1
                                                       system/i2c_s/reset_regs_i[10][0]_AND_837_o1
    SLICE_X10Y85.CLK     net (fanout=2)        0.469   system/i2c_s/reset_regs_i[10][0]_AND_837_o
    -------------------------------------------------  ---------------------------
    Total                                      4.102ns (0.809ns logic, 3.293ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemi2c_sregs_10_0_LDC = MAXDELAY TO TIMEGRP         "TO_systemi2c_sregs_10_0_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_10_0_LDC (SLICE_X10Y85.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.811ns (data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/i2c_s/regs_10_0_LDC (LATCH)
  Data Path Delay:      1.811ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[10][0]_AND_837_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<0> to system/i2c_s/regs_10_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.349   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X12Y85.D5      net (fanout=5)        1.184   user_ip_addr<0>
    SLICE_X12Y85.DMUX    Tilo                  0.081   system/i2c_s/regs_6_1_P_1
                                                       system/i2c_s/reset_regs_i[10][0]_AND_838_o1
    SLICE_X10Y85.SR      net (fanout=2)        0.143   system/i2c_s/reset_regs_i[10][0]_AND_838_o
    SLICE_X10Y85.CLK     Tremck      (-Th)    -0.054   system/i2c_s/regs_10_0_LDC
                                                       system/i2c_s/regs_10_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.811ns (0.484ns logic, 1.327ns route)
                                                       (26.7% logic, 73.3% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_10_0_LDC (SLICE_X10Y85.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.761ns (data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/i2c_s/regs_10_0_LDC (LATCH)
  Data Path Delay:      1.761ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<0> to system/i2c_s/regs_10_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.349   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X12Y85.D5      net (fanout=5)        1.184   user_ip_addr<0>
    SLICE_X12Y85.D       Tilo                  0.034   system/i2c_s/regs_6_1_P_1
                                                       system/i2c_s/reset_regs_i[10][0]_AND_837_o1
    SLICE_X10Y85.CLK     net (fanout=2)        0.194   system/i2c_s/reset_regs_i[10][0]_AND_837_o
    -------------------------------------------------  ---------------------------
    Total                                      1.761ns (0.383ns logic, 1.378ns route)
                                                       (21.7% logic, 78.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemi2c_sregs_10_2_LDC = MAXDELAY TO TIMEGRP         
"TO_systemi2c_sregs_10_2_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.660ns.
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_10_2_LDC (SLICE_X11Y79.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.340ns (requirement - data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/i2c_s/regs_10_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.660ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[10][2]_AND_833_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<2> to system/i2c_s/regs_10_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.698   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X11Y79.D5      net (fanout=5)        2.234   user_ip_addr<2>
    SLICE_X11Y79.DMUX    Tilo                  0.191   system/i2c_s/regs_10_2_LDC
                                                       system/i2c_s/reset_regs_i[10][2]_AND_834_o1
    SLICE_X11Y79.SR      net (fanout=2)        0.240   system/i2c_s/reset_regs_i[10][2]_AND_834_o
    SLICE_X11Y79.CLK     Trck                  0.297   system/i2c_s/regs_10_2_LDC
                                                       system/i2c_s/regs_10_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.660ns (1.186ns logic, 2.474ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_10_2_LDC (SLICE_X11Y79.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.531ns (requirement - data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/i2c_s/regs_10_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.469ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<2> to system/i2c_s/regs_10_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.698   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X11Y79.D5      net (fanout=5)        2.234   user_ip_addr<2>
    SLICE_X11Y79.D       Tilo                  0.068   system/i2c_s/regs_10_2_LDC
                                                       system/i2c_s/reset_regs_i[10][2]_AND_833_o1
    SLICE_X11Y79.CLK     net (fanout=2)        0.469   system/i2c_s/reset_regs_i[10][2]_AND_833_o
    -------------------------------------------------  ---------------------------
    Total                                      3.469ns (0.766ns logic, 2.703ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemi2c_sregs_10_2_LDC = MAXDELAY TO TIMEGRP         "TO_systemi2c_sregs_10_2_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_10_2_LDC (SLICE_X11Y79.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.528ns (data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/i2c_s/regs_10_2_LDC (LATCH)
  Data Path Delay:      1.528ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[10][2]_AND_833_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<2> to system/i2c_s/regs_10_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.312   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X11Y79.D5      net (fanout=5)        0.972   user_ip_addr<2>
    SLICE_X11Y79.DMUX    Tilo                  0.078   system/i2c_s/regs_10_2_LDC
                                                       system/i2c_s/reset_regs_i[10][2]_AND_834_o1
    SLICE_X11Y79.SR      net (fanout=2)        0.091   system/i2c_s/reset_regs_i[10][2]_AND_834_o
    SLICE_X11Y79.CLK     Tremck      (-Th)    -0.075   system/i2c_s/regs_10_2_LDC
                                                       system/i2c_s/regs_10_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.528ns (0.465ns logic, 1.063ns route)
                                                       (30.4% logic, 69.6% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_10_2_LDC (SLICE_X11Y79.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.508ns (data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/i2c_s/regs_10_2_LDC (LATCH)
  Data Path Delay:      1.508ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<2> to system/i2c_s/regs_10_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.312   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X11Y79.D5      net (fanout=5)        0.972   user_ip_addr<2>
    SLICE_X11Y79.D       Tilo                  0.034   system/i2c_s/regs_10_2_LDC
                                                       system/i2c_s/reset_regs_i[10][2]_AND_833_o1
    SLICE_X11Y79.CLK     net (fanout=2)        0.190   system/i2c_s/reset_regs_i[10][2]_AND_833_o
    -------------------------------------------------  ---------------------------
    Total                                      1.508ns (0.346ns logic, 1.162ns route)
                                                       (22.9% logic, 77.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemi2c_sregs_10_1_LDC = MAXDELAY TO TIMEGRP         
"TO_systemi2c_sregs_10_1_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.934ns.
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_10_1_LDC (SLICE_X10Y79.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.066ns (requirement - data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/i2c_s/regs_10_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.934ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[10][1]_AND_835_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<1> to system/i2c_s/regs_10_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.694   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X10Y80.B3      net (fanout=5)        2.432   user_ip_addr<1>
    SLICE_X10Y80.BMUX    Tilo                  0.198   system/i2c_s/regs_10_1_C_1
                                                       system/i2c_s/reset_regs_i[10][1]_AND_836_o1
    SLICE_X10Y79.SR      net (fanout=2)        0.356   system/i2c_s/reset_regs_i[10][1]_AND_836_o
    SLICE_X10Y79.CLK     Trck                  0.254   system/i2c_s/regs_10_1_LDC
                                                       system/i2c_s/regs_10_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.934ns (1.146ns logic, 2.788ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_10_1_LDC (SLICE_X10Y79.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.454ns (requirement - data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/i2c_s/regs_10_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.546ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<1> to system/i2c_s/regs_10_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.694   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X10Y80.B3      net (fanout=5)        2.432   user_ip_addr<1>
    SLICE_X10Y80.B       Tilo                  0.068   system/i2c_s/regs_10_1_C_1
                                                       system/i2c_s/reset_regs_i[10][1]_AND_835_o1
    SLICE_X10Y79.CLK     net (fanout=2)        0.352   system/i2c_s/reset_regs_i[10][1]_AND_835_o
    -------------------------------------------------  ---------------------------
    Total                                      3.546ns (0.762ns logic, 2.784ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemi2c_sregs_10_1_LDC = MAXDELAY TO TIMEGRP         "TO_systemi2c_sregs_10_1_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_10_1_LDC (SLICE_X10Y79.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.655ns (data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/i2c_s/regs_10_1_LDC (LATCH)
  Data Path Delay:      1.655ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[10][1]_AND_835_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<1> to system/i2c_s/regs_10_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.309   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X10Y80.B3      net (fanout=5)        1.073   user_ip_addr<1>
    SLICE_X10Y80.BMUX    Tilo                  0.083   system/i2c_s/regs_10_1_C_1
                                                       system/i2c_s/reset_regs_i[10][1]_AND_836_o1
    SLICE_X10Y79.SR      net (fanout=2)        0.136   system/i2c_s/reset_regs_i[10][1]_AND_836_o
    SLICE_X10Y79.CLK     Tremck      (-Th)    -0.054   system/i2c_s/regs_10_1_LDC
                                                       system/i2c_s/regs_10_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.655ns (0.446ns logic, 1.209ns route)
                                                       (26.9% logic, 73.1% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_10_1_LDC (SLICE_X10Y79.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.559ns (data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/i2c_s/regs_10_1_LDC (LATCH)
  Data Path Delay:      1.559ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<1> to system/i2c_s/regs_10_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.309   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X10Y80.B3      net (fanout=5)        1.073   user_ip_addr<1>
    SLICE_X10Y80.B       Tilo                  0.034   system/i2c_s/regs_10_1_C_1
                                                       system/i2c_s/reset_regs_i[10][1]_AND_835_o1
    SLICE_X10Y79.CLK     net (fanout=2)        0.143   system/i2c_s/reset_regs_i[10][1]_AND_835_o
    -------------------------------------------------  ---------------------------
    Total                                      1.559ns (0.343ns logic, 1.216ns route)
                                                       (22.0% logic, 78.0% route)
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk125_2_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk125_2_p                  |      8.000ns|      4.000ns|      6.440ns|            0|            0|            0|     13234336|
| TS_clk125_2_n                 |      8.000ns|      4.000ns|      6.440ns|            0|            0|         2456|     13231846|
|  TS_system_glib_pll_clkout_31_|     32.000ns|     18.562ns|          N/A|            0|            0|       137543|            0|
|  25_c_0                       |             |             |             |             |             |             |             |
|  TS_system_glib_pll_clkout_31_|     32.000ns|     25.761ns|          N/A|            0|            0|     12996000|            0|
|  25_a_0                       |             |             |             |             |             |             |             |
|  TS_system_glib_pll_clkout_31_|     32.000ns|     17.876ns|          N/A|            0|            0|        98303|            0|
|  25_b_0                       |             |             |             |             |             |             |             |
| TS_system_glib_pll_clkout_31_2|     32.000ns|      1.429ns|          N/A|            0|            0|            0|            0|
| 5_c                           |             |             |             |             |             |             |             |
| TS_system_glib_pll_clkout_31_2|     32.000ns|      2.222ns|      5.070ns|            0|            0|            0|           34|
| 5_a                           |             |             |             |             |             |             |             |
|  TS_TO_systemip_macmac_addr_3_|     32.000ns|      4.508ns|          N/A|            0|            0|            2|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_systemip_macmac_addr_2_|     32.000ns|      4.761ns|          N/A|            0|            0|            2|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_systemip_macmac_addr_1_|     32.000ns|      4.541ns|          N/A|            0|            0|            2|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_systemip_macip_addr_3_L|     32.000ns|      4.085ns|          N/A|            0|            0|            2|            0|
|  DC                           |             |             |             |             |             |             |             |
|  TS_TO_systemip_macip_addr_2_L|     32.000ns|      4.159ns|          N/A|            0|            0|            2|            0|
|  DC                           |             |             |             |             |             |             |             |
|  TS_TO_systemip_macip_addr_1_L|     32.000ns|      4.136ns|          N/A|            0|            0|            2|            0|
|  DC                           |             |             |             |             |             |             |             |
|  TS_TO_systemip_macmac_addr_0_|     32.000ns|      5.070ns|          N/A|            0|            0|            2|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_systemip_macip_addr_0_L|     32.000ns|      4.280ns|          N/A|            0|            0|            2|            0|
|  DC                           |             |             |             |             |             |             |             |
|  TS_TO_systemspisck_LDC       |     32.000ns|      2.367ns|          N/A|            0|            0|            2|            0|
|  TS_TO_systemi2c_sregs_6_1_LDC|     32.000ns|      4.206ns|          N/A|            0|            0|            2|            0|
|  TS_TO_systemi2c_sregs_6_3_LDC|     32.000ns|      4.014ns|          N/A|            0|            0|            2|            0|
|  TS_TO_systemi2c_sregs_6_2_LDC|     32.000ns|      4.291ns|          N/A|            0|            0|            2|            0|
|  TS_TO_systemi2c_sregs_6_0_LDC|     32.000ns|      4.715ns|          N/A|            0|            0|            2|            0|
|  TS_TO_systemi2c_sregs_10_3_LD|     32.000ns|      3.806ns|          N/A|            0|            0|            2|            0|
|  C                            |             |             |             |             |             |             |             |
|  TS_TO_systemi2c_sregs_10_0_LD|     32.000ns|      4.374ns|          N/A|            0|            0|            2|            0|
|  C                            |             |             |             |             |             |             |             |
|  TS_TO_systemi2c_sregs_10_2_LD|     32.000ns|      3.660ns|          N/A|            0|            0|            2|            0|
|  C                            |             |             |             |             |             |             |             |
|  TS_TO_systemi2c_sregs_10_1_LD|     32.000ns|      3.934ns|          N/A|            0|            0|            2|            0|
|  C                            |             |             |             |             |             |             |             |
| TS_system_glib_pll_clkout_31_2|     32.000ns|      1.429ns|          N/A|            0|            0|            0|            0|
| 5_b                           |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_xpoint1_clk1_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_xpoint1_clk1_p              |     25.000ns|     10.000ns|     18.414ns|            0|            0|            0|         2643|
| TS_xpoint1_clk1_n             |     25.000ns|     10.000ns|     18.414ns|            0|            0|          721|         1922|
|  TS_system_gbt_phase_monitorin|      4.167ns|      3.069ns|          N/A|            0|            0|         1922|            0|
|  g_ttclk_pll_clkout0_0        |             |             |             |             |             |             |             |
| TS_system_gbt_phase_monitoring|      4.167ns|      2.000ns|          N/A|            0|            0|            0|            0|
| _ttclk_pll_clkout0            |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_cdce_out4_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_cdce_out4_p                 |     25.000ns|     10.000ns|     10.000ns|            0|            0|            0|        49711|
| TS_cdce_out4_n                |     25.000ns|     10.000ns|      7.099ns|            0|            0|            0|        49711|
|  TS_usr_amc13_Inst_TTC_decoder|     25.000ns|      7.099ns|          N/A|            0|            0|        49711|            0|
|  _TTC_CLK_dcm_0               |             |             |             |             |             |             |             |
| TS_usr_amc13_Inst_TTC_decoder_|     25.000ns|      1.700ns|          N/A|            0|            0|            0|            0|
| TTC_CLK_dcm                   |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock cdce_out4_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
cdce_out4_n    |    7.099|         |         |         |
cdce_out4_p    |    7.099|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock cdce_out4_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
cdce_out4_n    |    7.099|         |         |         |
cdce_out4_p    |    7.099|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk125_2_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk125_2_n     |   25.761|         |         |         |
clk125_2_p     |   25.761|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk125_2_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk125_2_n     |   25.761|         |         |         |
clk125_2_p     |   25.761|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock v6_cpld<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
v6_cpld<0>     |         |         |    1.167|    1.167|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock v6_cpld<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
v6_cpld<1>     |         |         |    1.017|    1.017|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock v6_cpld<2>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
v6_cpld<2>     |         |         |    1.194|    1.194|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock v6_cpld<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
v6_cpld<3>     |         |         |    1.075|    1.075|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock xpoint1_clk1_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
xpoint1_clk1_n |    6.857|         |         |         |
xpoint1_clk1_p |    6.857|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock xpoint1_clk1_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
xpoint1_clk1_n |    6.857|         |         |         |
xpoint1_clk1_p |    6.857|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 13387520 paths, 0 nets, and 58008 connections

Design statistics:
   Minimum period:  25.761ns{1}   (Maximum frequency:  38.818MHz)
   Maximum path delay from/to any node:   5.070ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Apr 16 18:39:33 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 768 MB



