Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: A2_Q7_ALU.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "A2_Q7_ALU.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "A2_Q7_ALU"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : A2_Q7_ALU
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Muhsin\IEE\Third Year\First Semester\Mini project\SecondAttempt\A2_Q7_ALU.vhd" into library work
Parsing entity <A2_Q7_ALU>.
Parsing architecture <Behavioral> of entity <a2_q7_alu>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <A2_Q7_ALU> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:92 - "C:\Muhsin\IEE\Third Year\First Semester\Mini project\SecondAttempt\A2_Q7_ALU.vhd" Line 49: op1 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Muhsin\IEE\Third Year\First Semester\Mini project\SecondAttempt\A2_Q7_ALU.vhd" Line 51: op1 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Muhsin\IEE\Third Year\First Semester\Mini project\SecondAttempt\A2_Q7_ALU.vhd" Line 53: op1 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Muhsin\IEE\Third Year\First Semester\Mini project\SecondAttempt\A2_Q7_ALU.vhd" Line 55: op1 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Muhsin\IEE\Third Year\First Semester\Mini project\SecondAttempt\A2_Q7_ALU.vhd" Line 57: op1 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Muhsin\IEE\Third Year\First Semester\Mini project\SecondAttempt\A2_Q7_ALU.vhd" Line 59: op1 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Muhsin\IEE\Third Year\First Semester\Mini project\SecondAttempt\A2_Q7_ALU.vhd" Line 61: op1 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Muhsin\IEE\Third Year\First Semester\Mini project\SecondAttempt\A2_Q7_ALU.vhd" Line 63: op2 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Muhsin\IEE\Third Year\First Semester\Mini project\SecondAttempt\A2_Q7_ALU.vhd" Line 64: op1 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Muhsin\IEE\Third Year\First Semester\Mini project\SecondAttempt\A2_Q7_ALU.vhd" Line 65: op2 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Muhsin\IEE\Third Year\First Semester\Mini project\SecondAttempt\A2_Q7_ALU.vhd" Line 66: op1 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Muhsin\IEE\Third Year\First Semester\Mini project\SecondAttempt\A2_Q7_ALU.vhd" Line 67: op1 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Muhsin\IEE\Third Year\First Semester\Mini project\SecondAttempt\A2_Q7_ALU.vhd" Line 68: op1 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Muhsin\IEE\Third Year\First Semester\Mini project\SecondAttempt\A2_Q7_ALU.vhd" Line 70: op2 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Muhsin\IEE\Third Year\First Semester\Mini project\SecondAttempt\A2_Q7_ALU.vhd" Line 71: op1 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Muhsin\IEE\Third Year\First Semester\Mini project\SecondAttempt\A2_Q7_ALU.vhd" Line 72: op1 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Muhsin\IEE\Third Year\First Semester\Mini project\SecondAttempt\A2_Q7_ALU.vhd" Line 75: op2 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Muhsin\IEE\Third Year\First Semester\Mini project\SecondAttempt\A2_Q7_ALU.vhd" Line 76: op1 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Muhsin\IEE\Third Year\First Semester\Mini project\SecondAttempt\A2_Q7_ALU.vhd" Line 82: op2 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Muhsin\IEE\Third Year\First Semester\Mini project\SecondAttempt\A2_Q7_ALU.vhd" Line 83: op1 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Muhsin\IEE\Third Year\First Semester\Mini project\SecondAttempt\A2_Q7_ALU.vhd" Line 84: op2 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Muhsin\IEE\Third Year\First Semester\Mini project\SecondAttempt\A2_Q7_ALU.vhd" Line 85: op1 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Muhsin\IEE\Third Year\First Semester\Mini project\SecondAttempt\A2_Q7_ALU.vhd" Line 86: op1 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Muhsin\IEE\Third Year\First Semester\Mini project\SecondAttempt\A2_Q7_ALU.vhd" Line 87: op1 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Muhsin\IEE\Third Year\First Semester\Mini project\SecondAttempt\A2_Q7_ALU.vhd" Line 89: op2 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Muhsin\IEE\Third Year\First Semester\Mini project\SecondAttempt\A2_Q7_ALU.vhd" Line 90: op1 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Muhsin\IEE\Third Year\First Semester\Mini project\SecondAttempt\A2_Q7_ALU.vhd" Line 91: op1 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Muhsin\IEE\Third Year\First Semester\Mini project\SecondAttempt\A2_Q7_ALU.vhd" Line 94: op2 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Muhsin\IEE\Third Year\First Semester\Mini project\SecondAttempt\A2_Q7_ALU.vhd" Line 95: op1 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Muhsin\IEE\Third Year\First Semester\Mini project\SecondAttempt\A2_Q7_ALU.vhd" Line 101: op2 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Muhsin\IEE\Third Year\First Semester\Mini project\SecondAttempt\A2_Q7_ALU.vhd" Line 102: op1 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Muhsin\IEE\Third Year\First Semester\Mini project\SecondAttempt\A2_Q7_ALU.vhd" Line 103: op2 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Muhsin\IEE\Third Year\First Semester\Mini project\SecondAttempt\A2_Q7_ALU.vhd" Line 104: op1 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Muhsin\IEE\Third Year\First Semester\Mini project\SecondAttempt\A2_Q7_ALU.vhd" Line 105: op1 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Muhsin\IEE\Third Year\First Semester\Mini project\SecondAttempt\A2_Q7_ALU.vhd" Line 106: op1 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Muhsin\IEE\Third Year\First Semester\Mini project\SecondAttempt\A2_Q7_ALU.vhd" Line 107: op1 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Muhsin\IEE\Third Year\First Semester\Mini project\SecondAttempt\A2_Q7_ALU.vhd" Line 108: op2 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Muhsin\IEE\Third Year\First Semester\Mini project\SecondAttempt\A2_Q7_ALU.vhd" Line 109: op1 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Muhsin\IEE\Third Year\First Semester\Mini project\SecondAttempt\A2_Q7_ALU.vhd" Line 110: op1 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Muhsin\IEE\Third Year\First Semester\Mini project\SecondAttempt\A2_Q7_ALU.vhd" Line 111: op1 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Muhsin\IEE\Third Year\First Semester\Mini project\SecondAttempt\A2_Q7_ALU.vhd" Line 112: op1 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Muhsin\IEE\Third Year\First Semester\Mini project\SecondAttempt\A2_Q7_ALU.vhd" Line 113: op2 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Muhsin\IEE\Third Year\First Semester\Mini project\SecondAttempt\A2_Q7_ALU.vhd" Line 114: op1 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Muhsin\IEE\Third Year\First Semester\Mini project\SecondAttempt\A2_Q7_ALU.vhd" Line 115: op1 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Muhsin\IEE\Third Year\First Semester\Mini project\SecondAttempt\A2_Q7_ALU.vhd" Line 116: op1 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Muhsin\IEE\Third Year\First Semester\Mini project\SecondAttempt\A2_Q7_ALU.vhd" Line 117: op1 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Muhsin\IEE\Third Year\First Semester\Mini project\SecondAttempt\A2_Q7_ALU.vhd" Line 120: op2 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Muhsin\IEE\Third Year\First Semester\Mini project\SecondAttempt\A2_Q7_ALU.vhd" Line 121: op1 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Muhsin\IEE\Third Year\First Semester\Mini project\SecondAttempt\A2_Q7_ALU.vhd" Line 122: op2 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Muhsin\IEE\Third Year\First Semester\Mini project\SecondAttempt\A2_Q7_ALU.vhd" Line 123: op1 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Muhsin\IEE\Third Year\First Semester\Mini project\SecondAttempt\A2_Q7_ALU.vhd" Line 124: op1 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Muhsin\IEE\Third Year\First Semester\Mini project\SecondAttempt\A2_Q7_ALU.vhd" Line 125: op1 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Muhsin\IEE\Third Year\First Semester\Mini project\SecondAttempt\A2_Q7_ALU.vhd" Line 126: op1 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Muhsin\IEE\Third Year\First Semester\Mini project\SecondAttempt\A2_Q7_ALU.vhd" Line 127: op2 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Muhsin\IEE\Third Year\First Semester\Mini project\SecondAttempt\A2_Q7_ALU.vhd" Line 128: op1 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Muhsin\IEE\Third Year\First Semester\Mini project\SecondAttempt\A2_Q7_ALU.vhd" Line 129: op1 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Muhsin\IEE\Third Year\First Semester\Mini project\SecondAttempt\A2_Q7_ALU.vhd" Line 130: op1 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Muhsin\IEE\Third Year\First Semester\Mini project\SecondAttempt\A2_Q7_ALU.vhd" Line 131: op1 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Muhsin\IEE\Third Year\First Semester\Mini project\SecondAttempt\A2_Q7_ALU.vhd" Line 132: op2 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Muhsin\IEE\Third Year\First Semester\Mini project\SecondAttempt\A2_Q7_ALU.vhd" Line 133: op1 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Muhsin\IEE\Third Year\First Semester\Mini project\SecondAttempt\A2_Q7_ALU.vhd" Line 134: op1 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Muhsin\IEE\Third Year\First Semester\Mini project\SecondAttempt\A2_Q7_ALU.vhd" Line 135: op1 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Muhsin\IEE\Third Year\First Semester\Mini project\SecondAttempt\A2_Q7_ALU.vhd" Line 136: op1 should be on the sensitivity list of the process

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <A2_Q7_ALU>.
    Related source file is "C:\Muhsin\IEE\Third Year\First Semester\Mini project\SecondAttempt\A2_Q7_ALU.vhd".
    Found 4-bit adder for signal <op1[3]_op2[3]_add_2_OUT> created at line 49.
    Found 4-bit subtractor for signal <GND_5_o_GND_5_o_sub_5_OUT<3:0>> created at line 51.
    Found 4-bit subtractor for signal <GND_5_o_GND_5_o_sub_15_OUT<3:0>> created at line 61.
    Found 4-bit subtractor for signal <GND_5_o_GND_5_o_sub_13_OUT<3:0>> created at line 59.
    Found 1-bit 4-to-1 multiplexer for signal <_n0208> created at line 120.
    Found 1-bit 13-to-1 multiplexer for signal <GND_5_o_op1[3]_MUX_34_o> created at line 46.
    Found 1-bit 4-to-1 multiplexer for signal <_n0212> created at line 120.
    Found 1-bit 13-to-1 multiplexer for signal <GND_5_o_op1[3]_MUX_64_o> created at line 46.
    Found 1-bit 4-to-1 multiplexer for signal <_n0216> created at line 120.
    Found 1-bit 13-to-1 multiplexer for signal <GND_5_o_op1[3]_MUX_94_o> created at line 46.
    Found 1-bit 4-to-1 multiplexer for signal <_n0220> created at line 120.
    Found 1-bit 13-to-1 multiplexer for signal <GND_5_o_op1[3]_MUX_124_o> created at line 46.
    Found 1-bit 4-to-1 multiplexer for signal <_n0224> created at line 46.
    Found 1-bit 4-to-1 multiplexer for signal <_n0227> created at line 46.
    Found 1-bit 4-to-1 multiplexer for signal <_n0230> created at line 46.
    Found 1-bit 4-to-1 multiplexer for signal <_n0233> created at line 46.
    Found 1-bit 4-to-1 multiplexer for signal <_n0239> created at line 46.
    Found 1-bit 4-to-1 multiplexer for signal <_n0242> created at line 46.
    Found 1-bit 4-to-1 multiplexer for signal <_n0248> created at line 46.
    Found 1-bit 4-to-1 multiplexer for signal <_n0251> created at line 46.
    Found 1-bit 4-to-1 multiplexer for signal <_n0254> created at line 46.
WARNING:Xst:737 - Found 1-bit latch for signal <ou<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ou<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ou<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ou<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred   4 Latch(s).
	inferred  26 Multiplexer(s).
Unit <A2_Q7_ALU> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 4-bit adder                                           : 1
 4-bit subtractor                                      : 3
# Latches                                              : 4
 1-bit latch                                           : 4
# Multiplexers                                         : 26
 1-bit 13-to-1 multiplexer                             : 4
 1-bit 2-to-1 multiplexer                              : 9
 1-bit 4-to-1 multiplexer                              : 13
# Xors                                                 : 1
 4-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 4-bit adder                                           : 1
 4-bit subtractor                                      : 3
# Multiplexers                                         : 26
 1-bit 13-to-1 multiplexer                             : 4
 1-bit 2-to-1 multiplexer                              : 9
 1-bit 4-to-1 multiplexer                              : 13
# Xors                                                 : 1
 4-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <A2_Q7_ALU> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block A2_Q7_ALU, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : A2_Q7_ALU.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 52
#      LUT2                        : 2
#      LUT3                        : 6
#      LUT4                        : 7
#      LUT5                        : 12
#      LUT6                        : 24
#      MUXF7                       : 1
# FlipFlops/Latches                : 4
#      LDC                         : 4
# IO Buffers                       : 16
#      IBUF                        : 12
#      OBUF                        : 4

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:               4  out of  126800     0%  
 Number of Slice LUTs:                   51  out of  63400     0%  
    Number used as Logic:                51  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     51
   Number with an unused Flip Flop:      47  out of     51    92%  
   Number with an unused LUT:             0  out of     51     0%  
   Number of fully used LUT-FF pairs:     4  out of     51     7%  
   Number of unique control sets:         1

IO Utilization: 
 Number of IOs:                          16
 Number of bonded IOBs:                  16  out of    210     7%  

Specific Feature Utilization:

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------+------------------------+-------+
Clock Signal                               | Clock buffer(FF name)  | Load  |
-------------------------------------------+------------------------+-------+
op[3]_op[3]_OR_47_o(op[3]_op[3]_OR_47_o1:O)| NONE(*)(ou_3)          | 4     |
-------------------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 1.879ns (Maximum Frequency: 532.226MHz)
   Minimum input arrival time before clock: 3.084ns
   Maximum output required time after clock: 0.765ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'op[3]_op[3]_OR_47_o'
  Clock period: 1.879ns (frequency: 532.226MHz)
  Total number of paths / destination ports: 10 / 4
-------------------------------------------------------------------------
Delay:               1.879ns (Levels of Logic = 3)
  Source:            ou_0 (LATCH)
  Destination:       ou_0 (LATCH)
  Source Clock:      op[3]_op[3]_OR_47_o falling
  Destination Clock: op[3]_op[3]_OR_47_o falling

  Data Path: ou_0 to ou_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              4   0.472   0.309  ou_0 (ou_0)
     LUT6:I5->O            1   0.097   0.511  Mmux_ou[3]_op1[3]_mux_32_OUT<0>11 (ou[3]_op1[3]_mux_32_OUT<0>)
     LUT6:I3->O            1   0.097   0.295  Mmux_GND_5_o_op1[3]_MUX_124_o_71 (Mmux_GND_5_o_op1[3]_MUX_124_o_71)
     LUT5:I4->O            1   0.097   0.000  op<3>31 (GND_5_o_op1[3]_MUX_124_o)
     LDC:D                    -0.028          ou_0
    ----------------------------------------
    Total                      1.879ns (0.763ns logic, 1.116ns route)
                                       (40.6% logic, 59.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'op[3]_op[3]_OR_47_o'
  Total number of paths / destination ports: 241 / 8
-------------------------------------------------------------------------
Offset:              3.084ns (Levels of Logic = 6)
  Source:            op2<1> (PAD)
  Destination:       ou_0 (LATCH)
  Destination Clock: op[3]_op[3]_OR_47_o falling

  Data Path: op2<1> to ou_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            22   0.001   0.607  op2_1_IBUF (op2_1_IBUF)
     LUT3:I0->O            4   0.097   0.309  ou[3]_op1[0]_MUX_98_o<0>11 (ou[3]_op1[0]_MUX_98_o<0>1)
     LUT6:I5->O            1   0.097   0.693  ou[3]_op1[0]_MUX_98_o<0>1 (ou[3]_op1[0]_MUX_98_o<0>)
     LUT6:I0->O            1   0.097   0.693  ou[3]_op1[0]_MUX_98_o<0>2 (ou[3]_op1[0]_MUX_98_o)
     LUT6:I0->O            1   0.097   0.295  Mmux_GND_5_o_op1[3]_MUX_124_o_71 (Mmux_GND_5_o_op1[3]_MUX_124_o_71)
     LUT5:I4->O            1   0.097   0.000  op<3>31 (GND_5_o_op1[3]_MUX_124_o)
     LDC:D                    -0.028          ou_0
    ----------------------------------------
    Total                      3.084ns (0.486ns logic, 2.598ns route)
                                       (15.8% logic, 84.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'op[3]_op[3]_OR_47_o'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              0.765ns (Levels of Logic = 1)
  Source:            ou_2 (LATCH)
  Destination:       outp<2> (PAD)
  Source Clock:      op[3]_op[3]_OR_47_o falling

  Data Path: ou_2 to outp<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              4   0.472   0.293  ou_2 (ou_2)
     OBUF:I->O                 0.000          outp_2_OBUF (outp<2>)
    ----------------------------------------
    Total                      0.765ns (0.472ns logic, 0.293ns route)
                                       (61.7% logic, 38.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock op[3]_op[3]_OR_47_o
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
op[3]_op[3]_OR_47_o|         |         |    1.879|         |
-------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 7.88 secs
 
--> 

Total memory usage is 4617528 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   67 (   0 filtered)
Number of infos    :    1 (   0 filtered)

