# frozen_string_literal: true

RgGen.define_list_item_feature(:register, :type, :external) do
  sv_rtl do
    build do
      if configuration.fold_sv_interface_port?
        interface_port :register_block, :bus_if, {
          name: "#{register.name}_bus_if",
          interface_type: 'rggen_bus_if',
          modport: 'master'
        }
      else
        output :register_block, :valid, {
          name: "o_#{register.name}_valid",
          data_type: :logic, width: 1
        }
        output :register_block, :address, {
          name: "o_#{register.name}_address",
          data_type: :logic, width: address_width
        }
        output :register_block, :write, {
          name: "o_#{register.name}_write",
          data_type: :logic, width: 1
        }
        output :register_block, :write_data, {
          name: "o_#{register.name}_data",
          data_type: :logic, width: bus_width
        }
        output :register_block, :strobe, {
          name: "o_#{register.name}_strobe",
          data_type: :logic, width: byte_width
        }
        input :register_block, :ready, {
          name: "i_#{register.name}_ready",
          data_type: :logic, width: 1
        }
        input :register_block, :status, {
          name: "i_#{register.name}_status",
          data_type: :logic, width: 2
        }
        input :register_block, :read_data, {
          name: "i_#{register.name}_data",
          data_type: :logic, width: bus_width
        }
        interface :register, :bus_if, {
          name: 'bus_if', interface_type: 'rggen_bus_if',
          parameter_values: [address_width, bus_width],
          variables: [
            'valid', 'address', 'write', 'write_data', 'strobe',
            'ready', 'status', 'read_data'
          ]
        }
      end
    end

    main_code :register, from_template: true
    main_code :register do |code|
      unless configuration.fold_sv_interface_port?
        [
          [valid, bus_if.valid],
          [address, bus_if.address],
          [write, bus_if.write],
          [write_data, bus_if.write_data],
          [strobe, bus_if.strobe],
          [bus_if.ready, ready],
          [bus_if.status, "rggen_status'(#{status})"],
          [bus_if.read_data, read_data]
        ].map { |lhs, rhs| code << assign(lhs, rhs) << nl }
      end
    end

    private

    def address_width
      register_block.local_address_width
    end

    def byte_width
      configuration.byte_width
    end

    def start_address
      hex(register.offset_address, address_width)
    end

    def end_address
      address = register.offset_address + register.byte_size - 1
      hex(address, address_width)
    end
  end
end
