module mos6703(

input [15:10]A,
inout [15:0]D,


input			CLK0,//CLK0
output 		BA,//BA
output 		RAM,//RAM invert
output 		EXRAM,//EXRAM invert
output 		VIC,//VIC invert
output 		SID,//SID invert
output 		CIA,//CIA_PLA invert
output 		COLRAM,//COLRAM invert
output 		ROML,//ROML invert
output 		ROMH,//ROMH invert
output 		BUF// invert

output 		RW_OUT,//RW_PLA
input			RW_IN// RW
);

begin

always @ (CLK0)
begin
RAM = (!A11 & !A12 & !A13 & !A14 & !A15 & CLK & BA);
end

/*!RAM = !A11 & !A12 & !A13 & !A14 & !A15 & CLK & BA 
# !A11 & !A12 & !A13 & !CLK 
# !A11 & !A12 & !A13 & !BA;
!EXRAM = A11 & !A12 & !A13 & !A14 & !A15 & CLK & BA
# A11 & !A12 & !A13 & !CLK
# A11 & !A12 & !A13 & !BA;
!ROML = !A13 & !A14 & A15 & CLK & BA;
!ROMH = A13 & A14 & A15 & CLK & BA
# A12 & A13 & !CLK
# A12 & A13 & !BA;
!SID = A10 & !A11 & A12 & !A13 & A14 & A15 & CLK & BA;
!VIC = !A10 & !A11 & A12 & !A13 & A14 & A15 & CLK & BA;
!COLRAM = !A10 & A11 & A12 & !A13 & A14 & A15 & CLK & BA 
# !CLK 
# !BA;
BUF = !A10 & A11 & A12 & !A13 & A14 & A15 & CLK & BA;
!CIA = A10 & A11 & A12 & !A13 & A14 & A15 & CLK & BA;
!RW_OUT = CLK & !RW_IN;*/

endmodule 