/*#*********************************************************************************************************************/
/*
/*# Technology     : TSMC 16nm CMOS Logic FinFet Compact (FFC) Low Leakage HKMG                          */
/*# Memory Type    : TSMC 16nm FFC Single Port SRAM with d0907 bit cell                     */
/*# Library Name   : ts1n16ffcllsvta1024x32m4sw (user specify : ts1n16ffcllsvta1024x32m4sw)            */
/*# Library Version: 120a                                                */
/*# Generated Time : 2025/06/22, 17:57:08                                        */
/*#*********************************************************************************************************************/
/*#                                                            */
/*# STATEMENT OF USE                                                    */
/*#                                                            */
/*# This information contains confidential and proprietary information of TSMC.                    */
/*# No part of this information may be reproduced, transmitted, transcribed,                        */
/*# stored in a retrieval system, or translated into any human or computer                        */
/*# language, in any form or by any means, electronic, mechanical, magnetic,                        */
/*# optical, chemical, manual, or otherwise, without the prior written permission                    */
/*# of TSMC. This information was prepared for informational purpose and is for                    */
/*# use by TSMC's customers only. TSMC reserves the right to make changes in the                    */
/*# information at any time and without notice.                                    */
/*#                                                            */
/*#*********************************************************************************************************************/
/* Template Version : S_03_54401                                               */
/****************************************************************************** */

library (  ts1n16ffcllsvta1024x32m4sw_ssgnp0p675vm40c ) {
    technology ( cmos) ;
    delay_model : table_lookup ;
    date : "2025/06/22, 17:57:08" ;
    comment : "Copyright TSMC" ;
    revision : v1.0 ;
    simulation : true ;
    voltage_map ( VDD, 0.675000 ) ;
    voltage_map ( VSS, 0.0) ;
    nom_process : 1 ;
    nom_temperature : -40.000000 ;
    nom_voltage : 0.675000 ;
    operating_conditions ( "ssgnp0p675vm40c" ) {
        process : 1 ;
        temperature : -40 ;
        voltage : 0.675000 ;
        tree_type : "balanced_tree" ;
    }
    default_operating_conditions : ssgnp0p675vm40c ;
    capacitive_load_unit ( 1, pf)  ;
    voltage_unit : "1V" ;
    current_unit : "1uA" ;
    time_unit : "1ns" ;
    leakage_power_unit : "1uW" ;   
    pulling_resistance_unit : "1kohm" ;
    library_features ( report_delay_calculation) ;
    library_features ( report_power_calculation) ;    
    define_cell_area ( pad_drivers,pad_driver_sites) ;
    define_cell_area ( bond_pads,pad_slots) ;
 
    default_max_fanout : 20.0 ;
    default_fanout_load : 1.0 ;
    default_inout_pin_cap : 0.0 ;
    default_input_pin_cap : 0.0 ;
    default_output_pin_cap : 0.0 ;

    input_voltage(cmos) {
        vil : 0.3 * VDD ;
        vih : 0.7 * VDD ;
        vimin : -0.5 ;
        vimax : VDD + 0.5 ;
    }
    input_voltage(cmos_schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl_schmitt) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(pci) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    output_voltage(cmos) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(cmos_schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl_schmitt) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(pci) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
  
    slew_lower_threshold_pct_rise : 10.00 ;
    slew_upper_threshold_pct_rise : 90.00 ;
    slew_derate_from_library : 1.00 ;
    input_threshold_pct_fall : 50.00 ;
    output_threshold_pct_fall : 50.00 ;
    input_threshold_pct_rise : 50.00 ;
    output_threshold_pct_rise : 50.00 ;
    slew_lower_threshold_pct_fall : 10.00 ;
    slew_upper_threshold_pct_fall : 90.00 ;
    default_cell_leakage_power : 0.000000 ;
    default_leakage_power_density : 0.000000 ;
    k_volt_cell_leakage_power : 0.000000 ;
    k_temp_cell_leakage_power : 0.000000 ;
    k_process_cell_leakage_power : 0.000000 ;
    k_volt_internal_power : 0.000000 ;
    k_temp_internal_power : 0.000000 ;
    k_process_internal_power : 0.000000 ;

    /* LIBRARY_DEFINES */
    /* LIBRARY_ATTRIBUTE */
    define(functional_peak_current, cell, float);
    lu_table_template (clktree_constraint_template) {
         variable_1 : input_net_transition ;
         index_1 ( "0.016000, 0.070000, 0.143000, 0.289000, 0.580000" ) ;
    }
    lu_table_template ( clktran_constraint_template ) {
        variable_1 : constrained_pin_transition ;
        index_1 ( "0.016000, 0.070000, 0.143000, 0.289000, 0.580000" ) ;
    }
    lu_table_template (asyntran_constraint_template) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.016000, 0.070000, 0.143000, 0.289000, 0.580000" ) ;
    }    
    lu_table_template (asig2sram_delay_template) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.016000, 0.070000, 0.143000, 0.289000, 0.580000" ) ;
         index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template ( sig2sram_delay_template ) {
        variable_1 : input_net_transition ;
        variable_2 : total_output_net_capacitance ;
        index_1 ( "0.016000, 0.070000, 0.143000, 0.289000, 0.580000" ) ;
        index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template ( sram_load_template ) {
        variable_1 : total_output_net_capacitance ;
        index_1 ("0.002000, 0.024900, 0.052700, 0.108400, 0.219700");
    }
    lu_table_template ( sig2sram_constraint_template ) {
        variable_1 : related_pin_transition ;
        variable_2 : constrained_pin_transition ;
        index_1 ( "0.016000, 0.070000, 0.143000, 0.289000, 0.580000" ) ;
        index_2 ( "0.016000, 0.070000, 0.143000, 0.289000, 0.580000" ) ;
    }
    power_lut_template ( sram_power_template ) {
        variable_1 : total_output_net_capacitance ;
        index_1 ("0.002000, 0.024900, 0.052700, 0.108400, 0.219700");
    } 
    /* LIBRARY_TEMPLATE */

    lu_table_template (waveform_template_name) {
        variable_1 : input_net_transition;
        variable_2 : normalized_voltage;
        index_1 ( "0.016000, 0.070000, 0.143000, 0.289000, 0.580000" );
        index_2 ("0, 0.065, 0.215835, 0.34251, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1");
    }
    normalized_driver_waveform (waveform_template_name) {
        index_1 ( "0.016000, 0.070000, 0.143000, 0.289000, 0.580000" );
        index_2 ("0, 0.065, 0.215835, 0.34251, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1");
        values ( \
              "0.000000, 0.001300, 0.004317, 0.006850, 0.009405, 0.011749, 0.015113, 0.018411, 0.018856, 0.019210, 0.019483, 0.019686, 0.019909, 0.020000",\
              "0.000000, 0.005687, 0.018886, 0.029970, 0.041149, 0.051402, 0.066121, 0.080548, 0.082494, 0.084044, 0.085238, 0.086125, 0.087102, 0.087500",\
              "0.000000, 0.011619, 0.038581, 0.061224, 0.084061, 0.105006, 0.135076, 0.164548, 0.168523, 0.171690, 0.174129, 0.175941, 0.177937, 0.178750",\
              "0.000000, 0.023481, 0.077970, 0.123732, 0.169886, 0.212215, 0.272986, 0.332548, 0.340581, 0.346983, 0.351910, 0.355573, 0.359606, 0.361250",\
              "0.000000, 0.047125, 0.156480, 0.248320, 0.340947, 0.425899, 0.547861, 0.667397, 0.683518, 0.696367, 0.706256, 0.713606, 0.721701, 0.725000"\
               );
    }
    type ( A_bus_9_to_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 10 ;
        bit_from : 9 ;
        bit_to : 0 ;
        downto : true ;
    }
    type ( Q_bus_31_to_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 32 ;
        bit_from : 31 ;
        bit_to : 0 ;
        downto : true ;
    }
    type (RTSEL_bus_1_to_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
    type (WTSEL_bus_1_to_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
cell ( TS1N16FFCLLSVTA1024X32M4SW ) {
    memory () {
        type : ram ;
        address_width : 10 ;
        word_width : 32 ;
    }
    functional_peak_current : 15423.000000;
    area : 4806.262800 ;
    interface_timing : TRUE ;
    dont_use : TRUE ;
    dont_touch : TRUE ;
    map_only : TRUE ;
    is_macro_cell : TRUE ;
    pg_pin ( VDD ) {
        voltage_name : VDD ;
        direction : input;
        pg_type : primary_power ;
    }    
    pg_pin ( VSS ) {
        voltage_name : VSS ;
        direction : input;
        pg_type : primary_ground ;
    }
    bus(RTSEL) {
        bus_type : RTSEL_bus_1_to_0 ;
        direction : input;
        max_transition  : 0.580000 ;
        capacitance     : 0.001332 ;
                timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.439718, 1.459983, 1.484868, 1.612800, 1.871100" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.439718, 1.459983, 1.484868, 1.612800, 1.871100" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.295746, 1.313985, 1.336381, 1.451520, 1.683990" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "1.295746, 1.313985, 1.336381, 1.451520, 1.683990" ) ;
            }
        }
        pin(RTSEL[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
            internal_power(){
                related_pg_pin : VDD;
                rise_power ( "scalar" ) {
                    values ( "0.012071" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.013455" ) ;
                }
            }
        }
    }
    bus(WTSEL) {
        bus_type : WTSEL_bus_1_to_0 ;
        direction : input;
        max_transition  : 0.580000 ;
        capacitance     : 0.001332 ;
                timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.439718, 1.459983, 1.484868, 1.612800, 1.871100" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.439718, 1.459983, 1.484868, 1.612800, 1.871100" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.295746, 1.313985, 1.336381, 1.451520, 1.683990" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "1.295746, 1.313985, 1.336381, 1.451520, 1.683990" ) ;
            }
        }
        pin(WTSEL[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
            internal_power(){
                related_pg_pin : VDD;
                rise_power ( "scalar" ) {
                    values ( "0.012071" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.013455" ) ;
                }
            }
        }
    }





    bus ( Q ) {
        bus_type : Q_bus_31_to_0 ;
        direction : output ;
        max_capacitance : 0.219700 ;
       
        memory_read () {
            address : A ;
        }
        pin ( Q[31:0] ) {
            power_down_function : "!VDD + VSS" ;
            related_power_pin : VDD ;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power (sram_power_template ) {
                    values ( "0.003071, 0.003071, 0.003071, 0.003071, 0.003071" ) ;
                }
                fall_power (sram_power_template ) {
                    values ( "0.003071, 0.003071, 0.003071, 0.003071, 0.003071" ) ;
                }
            }
        }
        
        timing () {
            related_pin : "CLK" ;
            timing_type : rising_edge ;
            timing_sense : non_unate ;
                when : "!CEB & WEB" ;
                sdf_cond : "!CEB & WEB" ;

            retaining_fall ( sig2sram_delay_template ) {
                values ( \
              "0.718584, 0.749374, 0.777254, 0.833744, 0.945464",\
              "0.735594, 0.766384, 0.794264, 0.850754, 0.962474",\
              "0.756924, 0.787714, 0.815594, 0.872084, 0.983804",\
              "0.795814, 0.826604, 0.854484, 0.910974, 1.022694",\
              "0.862504, 0.893294, 0.921174, 0.977664, 1.089384"\
               ) ;
            }
            retaining_rise ( sig2sram_delay_template ) {
                values ( \
              "0.718584, 0.749374, 0.777254, 0.833744, 0.945464",\
              "0.735594, 0.766384, 0.794264, 0.850754, 0.962474",\
              "0.756924, 0.787714, 0.815594, 0.872084, 0.983804",\
              "0.795814, 0.826604, 0.854484, 0.910974, 1.022694",\
              "0.862504, 0.893294, 0.921174, 0.977664, 1.089384"\
               ) ;
            }      
            retain_rise_slew ( sig2sram_delay_template ) {
                values ( \
              "0.018792, 0.059563, 0.111276, 0.216011, 0.424617",\
              "0.018792, 0.059563, 0.111276, 0.216011, 0.424617",\
              "0.018792, 0.059563, 0.111276, 0.216011, 0.424617",\
              "0.018792, 0.059563, 0.111276, 0.216011, 0.424617",\
              "0.018792, 0.059563, 0.111276, 0.216011, 0.424617"\
               ) ;
            }
            retain_fall_slew ( sig2sram_delay_template ) {
                values ( \
              "0.018792, 0.059563, 0.111276, 0.216011, 0.424617",\
              "0.018792, 0.059563, 0.111276, 0.216011, 0.424617",\
              "0.018792, 0.059563, 0.111276, 0.216011, 0.424617",\
              "0.018792, 0.059563, 0.111276, 0.216011, 0.424617",\
              "0.018792, 0.059563, 0.111276, 0.216011, 0.424617"\
               ) ;
            }
            cell_rise ( sig2sram_delay_template ) {
                values ( \
              "0.859992, 0.890442, 0.928977, 1.007937, 1.162287",\
              "0.879837, 0.910287, 0.948822, 1.027782, 1.182132",\
              "0.904932, 0.935382, 0.973917, 1.052877, 1.207227",\
              "0.950187, 0.980637, 1.019172, 1.098132, 1.252482",\
              "1.028202, 1.058652, 1.097187, 1.176147, 1.330497"\
               ) ;
            }
            rise_transition(sig2sram_delay_template) {
                values ( \
              "0.017471, 0.075896, 0.145728, 0.287074, 0.568387",\
              "0.017471, 0.075896, 0.145728, 0.287074, 0.568387",\
              "0.017471, 0.075896, 0.145728, 0.287074, 0.568387",\
              "0.017471, 0.075896, 0.145728, 0.287074, 0.568387",\
              "0.017471, 0.075896, 0.145728, 0.287074, 0.568387"\
               ) ;
            }
            cell_fall ( sig2sram_delay_template ) {
                values ( \
              "0.859992, 0.890442, 0.928977, 1.007937, 1.162287",\
              "0.879837, 0.910287, 0.948822, 1.027782, 1.182132",\
              "0.904932, 0.935382, 0.973917, 1.052877, 1.207227",\
              "0.950187, 0.980637, 1.019172, 1.098132, 1.252482",\
              "1.028202, 1.058652, 1.097187, 1.176147, 1.330497"\
               ) ;
            }
            fall_transition(sig2sram_delay_template) {
                values ( \
              "0.017471, 0.075896, 0.145728, 0.287074, 0.568387",\
              "0.017471, 0.075896, 0.145728, 0.287074, 0.568387",\
              "0.017471, 0.075896, 0.145728, 0.287074, 0.568387",\
              "0.017471, 0.075896, 0.145728, 0.287074, 0.568387",\
              "0.017471, 0.075896, 0.145728, 0.287074, 0.568387"\
               ) ;
            }
        }
    }
    pin ( CLK ) {
        direction : input ;
        max_transition  : 0.580000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.040670 ;
        clock : true ;
        pin_func_type : active_rising ;
        timing() {
            timing_type  : max_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }
        timing() {
            timing_type  : min_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }
        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_ceb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.245322, 0.266322, 0.292992, 0.361250, 0.725000" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.523005, 0.551250, 0.585165, 0.645120, 0.748440" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_ceb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "1.439718, 1.459983, 1.484868, 1.612800, 1.871100" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "1.439718, 1.459983, 1.484868, 1.612800, 1.871100" ) ;
            }
        }



        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & WEB" ;
            rise_power ( "scalar" ) {
                values ( "2.691704" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.049352" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB &(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]) " ;
            rise_power ( "scalar" ) {
                values ( "2.832975" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.050156" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB &(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) " ;
            rise_power ( "scalar" ) {
                values ( "2.413867" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.050214" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB & (!(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) & !(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]))  " ;
            rise_power ( "scalar" ) {
                values ( "2.623421" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.050185" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "CEB" ;
            rise_power ( "scalar" ) {
                values ( "0.029666" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
        }
    }
    pin ( CEB ) {
        direction : input ;
        max_transition  : 0.580000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.001529 ;
        internal_power () {
            related_pg_pin : VDD ;
            rise_power ( "scalar" ) {
                values ( "0.015912" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.017080" ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.377307, 0.403723, 0.441267, 0.512923, 0.643235",\
              "0.377307, 0.403723, 0.441267, 0.512923, 0.643235",\
              "0.377411, 0.403827, 0.441371, 0.513027, 0.643339",\
              "0.376995, 0.403411, 0.440955, 0.512611, 0.642923",\
              "0.376683, 0.403099, 0.440643, 0.512299, 0.642611"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.377307, 0.403723, 0.441267, 0.512923, 0.643235",\
              "0.377307, 0.403723, 0.441267, 0.512923, 0.643235",\
              "0.377411, 0.403827, 0.441371, 0.513027, 0.643339",\
              "0.376995, 0.403411, 0.440955, 0.512611, 0.642923",\
              "0.376683, 0.403099, 0.440643, 0.512299, 0.642611"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.184740, 0.166940, 0.141940, 0.099740, 0.025940",\
              "0.210340, 0.192540, 0.167540, 0.125340, 0.051540",\
              "0.243540, 0.225740, 0.200740, 0.158540, 0.084740",\
              "0.300240, 0.282440, 0.257440, 0.215240, 0.141440",\
              "0.394540, 0.376740, 0.351740, 0.309540, 0.235740"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.184740, 0.166940, 0.141940, 0.099740, 0.025940",\
              "0.210340, 0.192540, 0.167540, 0.125340, 0.051540",\
              "0.243540, 0.225740, 0.200740, 0.158540, 0.084740",\
              "0.300240, 0.282440, 0.257440, 0.215240, 0.141440",\
              "0.394540, 0.376740, 0.351740, 0.309540, 0.235740"\
               ) ;
            }
        }
    }
    pin ( WEB ) {
        direction : input ;
        max_transition  : 0.580000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.001302 ;
        internal_power () {
            related_pg_pin : VDD ;
            rise_power ( "scalar" ) {
                values ( "0.012071" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.013455" ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_noidle" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.309686, 0.327366, 0.363662, 0.423462, 0.531206",\
              "0.309686, 0.327366, 0.363662, 0.423462, 0.531206",\
              "0.309478, 0.327158, 0.363454, 0.423254, 0.530998",\
              "0.309270, 0.326950, 0.363246, 0.423046, 0.530790",\
              "0.308646, 0.326326, 0.362622, 0.422422, 0.530166"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.309686, 0.327366, 0.363662, 0.423462, 0.531206",\
              "0.309686, 0.327366, 0.363662, 0.423462, 0.531206",\
              "0.309478, 0.327158, 0.363454, 0.423254, 0.530998",\
              "0.309270, 0.326950, 0.363246, 0.423046, 0.530790",\
              "0.308646, 0.326326, 0.362622, 0.422422, 0.530166"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_noidle" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.209420, 0.194920, 0.164620, 0.118720, 0.039320",\
              "0.236520, 0.222020, 0.191720, 0.145820, 0.066420",\
              "0.269520, 0.255020, 0.224720, 0.178820, 0.099420",\
              "0.320020, 0.305520, 0.275220, 0.229320, 0.149920",\
              "0.403220, 0.388720, 0.358420, 0.312520, 0.233120"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.209420, 0.194920, 0.164620, 0.118720, 0.039320",\
              "0.236520, 0.222020, 0.191720, 0.145820, 0.066420",\
              "0.269520, 0.255020, 0.224720, 0.178820, 0.099420",\
              "0.320020, 0.305520, 0.275220, 0.229320, 0.149920",\
              "0.403220, 0.388720, 0.358420, 0.312520, 0.233120"\
               ) ;
            }
        }

    }
    bus ( A ) {
        bus_type : A_bus_9_to_0 ;
        direction : input ;
        max_transition  : 0.580000 ;
        
        capacitance : 0.001332 ;
        pin (A[9:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.004790" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.004930" ) ;
                }
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB";
            sdf_cond : "check_noidle" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.294066, 0.319754, 0.352930, 0.421778, 0.546058",\
              "0.294170, 0.319858, 0.353034, 0.421882, 0.546162",\
              "0.293962, 0.319650, 0.352826, 0.421674, 0.545954",\
              "0.293442, 0.319130, 0.352306, 0.421154, 0.545434",\
              "0.292714, 0.318402, 0.351578, 0.420426, 0.544706"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.294066, 0.319754, 0.352930, 0.421778, 0.546058",\
              "0.294170, 0.319858, 0.353034, 0.421882, 0.546162",\
              "0.293962, 0.319650, 0.352826, 0.421674, 0.545954",\
              "0.293442, 0.319130, 0.352306, 0.421154, 0.545434",\
              "0.292714, 0.318402, 0.351578, 0.420426, 0.544706"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB";
            sdf_cond : "check_noidle" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.222960, 0.205560, 0.181260, 0.139460, 0.067560",\
              "0.250360, 0.232960, 0.208660, 0.166860, 0.094960",\
              "0.283360, 0.265960, 0.241660, 0.199860, 0.127960",\
              "0.334760, 0.317360, 0.293060, 0.251260, 0.179360",\
              "0.417560, 0.400160, 0.375860, 0.334060, 0.262160"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.222960, 0.205560, 0.181260, 0.139460, 0.067560",\
              "0.250360, 0.232960, 0.208660, 0.166860, 0.094960",\
              "0.283360, 0.265960, 0.241660, 0.199860, 0.127960",\
              "0.334760, 0.317360, 0.293060, 0.251260, 0.179360",\
              "0.417560, 0.400160, 0.375860, 0.334060, 0.262160"\
               ) ;
            }
        }
        
    }
    bus ( BWEB ) {
        bus_type : Q_bus_31_to_0 ;
        direction : input ;
        max_transition  : 0.580000 ;
       
        capacitance : 0.000800 ;
        pin ( BWEB[31:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.002344" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.002606" ) ;
                }
            }

        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.275096, 0.300160, 0.331984, 0.395736, 0.512528",\
              "0.263448, 0.288512, 0.320336, 0.384088, 0.500880",\
              "0.251904, 0.276968, 0.308792, 0.372544, 0.489336",\
              "0.243792, 0.268856, 0.300680, 0.364432, 0.481224",\
              "0.248992, 0.274056, 0.305880, 0.369632, 0.486424"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.275096, 0.300160, 0.331984, 0.395736, 0.512528",\
              "0.263448, 0.288512, 0.320336, 0.384088, 0.500880",\
              "0.251904, 0.276968, 0.308792, 0.372544, 0.489336",\
              "0.243792, 0.268856, 0.300680, 0.364432, 0.481224",\
              "0.248992, 0.274056, 0.305880, 0.369632, 0.486424"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) { 
                values ( \
              "0.174220, 0.165620, 0.155720, 0.137220, 0.108920",\
              "0.202120, 0.193520, 0.183620, 0.165120, 0.136820",\
              "0.233720, 0.225120, 0.215220, 0.196720, 0.168420",\
              "0.270720, 0.262120, 0.252220, 0.233720, 0.205420",\
              "0.357120, 0.348520, 0.338620, 0.320120, 0.291820"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.174220, 0.165620, 0.155720, 0.137220, 0.108920",\
              "0.202120, 0.193520, 0.183620, 0.165120, 0.136820",\
              "0.233720, 0.225120, 0.215220, 0.196720, 0.168420",\
              "0.270720, 0.262120, 0.252220, 0.233720, 0.205420",\
              "0.357120, 0.348520, 0.338620, 0.320120, 0.291820"\
               ) ;
            }
        }
        
    }
    bus ( D ) {
        bus_type : Q_bus_31_to_0 ;
        direction : input ;
        max_transition  : 0.580000 ;
       
        capacitance : 0.000800 ;
        memory_write() {
            address : A ;
            clocked_on : CLK ;
        }
        pin ( D[31:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.002580" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.003044" ) ;
                }
            }

        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.275096, 0.300160, 0.331984, 0.395736, 0.512528",\
              "0.263448, 0.288512, 0.320336, 0.384088, 0.500880",\
              "0.251904, 0.276968, 0.308792, 0.372544, 0.489336",\
              "0.243792, 0.268856, 0.300680, 0.364432, 0.481224",\
              "0.248992, 0.274056, 0.305880, 0.369632, 0.486424"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.275096, 0.300160, 0.331984, 0.395736, 0.512528",\
              "0.263448, 0.288512, 0.320336, 0.384088, 0.500880",\
              "0.251904, 0.276968, 0.308792, 0.372544, 0.489336",\
              "0.243792, 0.268856, 0.300680, 0.364432, 0.481224",\
              "0.248992, 0.274056, 0.305880, 0.369632, 0.486424"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) { 
                values ( \
              "0.175120, 0.166520, 0.156620, 0.138120, 0.109820",\
              "0.203020, 0.194420, 0.184520, 0.166020, 0.137720",\
              "0.234620, 0.226020, 0.216120, 0.197620, 0.169320",\
              "0.271620, 0.263020, 0.253120, 0.234620, 0.206320",\
              "0.358020, 0.349420, 0.339520, 0.321020, 0.292720"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.175120, 0.166520, 0.156620, 0.138120, 0.109820",\
              "0.203020, 0.194420, 0.184520, 0.166020, 0.137720",\
              "0.234620, 0.226020, 0.216120, 0.197620, 0.169320",\
              "0.271620, 0.263020, 0.253120, 0.234620, 0.206320",\
              "0.358020, 0.349420, 0.339520, 0.321020, 0.292720"\
               ) ;
            }
        }
        
   }

   leakage_power () {
        related_pg_pin : VDD ;
        value : 0.040083 ;
    }
}
}
