; Listing generated by Microsoft (R) Optimizing Compiler Version 18.00.21005.1 

include listing.inc

INCLUDELIB LIBCMT
INCLUDELIB OLDNAMES

PUBLIC	?AuPCIEGetDevice@@YA_KGHHH@Z			; AuPCIEGetDevice
PUBLIC	AuPCIEAllocMSI
PUBLIC	AuPCIEScanClassIF
PUBLIC	AuPCIEScanClass
PUBLIC	AuPCIEWrite
PUBLIC	AuPCIERead
PUBLIC	AuPCIERead64
PUBLIC	AuPCIEWrite64
PUBLIC	??$mem_after@PEAUacpiMcfgAlloc@@UacpiMcfg@@@@YAPEAUacpiMcfgAlloc@@PEAUacpiMcfg@@@Z ; mem_after<acpiMcfgAlloc * __ptr64,acpiMcfg>
PUBLIC	??$raw_offset@PECE_K@@YAPECE_KH@Z		; raw_offset<unsigned char volatile * __ptr64,unsigned __int64>
PUBLIC	??$raw_offset@PECG_K@@YAPECG_KH@Z		; raw_offset<unsigned short volatile * __ptr64,unsigned __int64>
PUBLIC	??$raw_offset@PECI_K@@YAPECI_KH@Z		; raw_offset<unsigned int volatile * __ptr64,unsigned __int64>
EXTRN	?AuACPIGetMCFG@@YAPEAUacpiMcfg@@XZ:PROC		; AuACPIGetMCFG
EXTRN	?AuACPIPCIESupported@@YA_NXZ:PROC		; AuACPIPCIESupported
EXTRN	?x86_64_cpu_msi_address@@YA_KPEA_K_KIEE@Z:PROC	; x86_64_cpu_msi_address
EXTRN	__ImageBase:BYTE
pdata	SEGMENT
$pdata$?AuPCIEGetDevice@@YA_KGHHH@Z DD imagerel $LN7
	DD	imagerel $LN7+218
	DD	imagerel $unwind$?AuPCIEGetDevice@@YA_KGHHH@Z
$pdata$AuPCIEAllocMSI DD imagerel $LN16
	DD	imagerel $LN16+1057
	DD	imagerel $unwind$AuPCIEAllocMSI
$pdata$AuPCIEScanClassIF DD imagerel $LN18
	DD	imagerel $LN18+503
	DD	imagerel $unwind$AuPCIEScanClassIF
$pdata$AuPCIEScanClass DD imagerel $LN19
	DD	imagerel $LN19+461
	DD	imagerel $unwind$AuPCIEScanClass
$pdata$AuPCIEWrite DD imagerel $LN37
	DD	imagerel $LN37+738
	DD	imagerel $unwind$AuPCIEWrite
$pdata$AuPCIERead DD imagerel $LN37
	DD	imagerel $LN37+778
	DD	imagerel $unwind$AuPCIERead
$pdata$AuPCIERead64 DD imagerel $LN11
	DD	imagerel $LN11+327
	DD	imagerel $unwind$AuPCIERead64
$pdata$AuPCIEWrite64 DD imagerel $LN10
	DD	imagerel $LN10+274
	DD	imagerel $unwind$AuPCIEWrite64
pdata	ENDS
xdata	SEGMENT
$unwind$?AuPCIEGetDevice@@YA_KGHHH@Z DD 011701H
	DD	08217H
$unwind$AuPCIEAllocMSI DD 021b01H
	DD	011011bH
$unwind$AuPCIEScanClassIF DD 011601H
	DD	0c216H
$unwind$AuPCIEScanClass DD 011601H
	DD	0c216H
$unwind$AuPCIEWrite DD 011701H
	DD	08217H
$unwind$AuPCIERead DD 011701H
	DD	0a217H
$unwind$AuPCIERead64 DD 011701H
	DD	08217H
$unwind$AuPCIEWrite64 DD 011701H
	DD	08217H
xdata	ENDS
; Function compile flags: /Odtpy
; File e:\xeneva project\aurora\basehdr\stdint.h
;	COMDAT ??$raw_offset@PECI_K@@YAPECI_KH@Z
_TEXT	SEGMENT
p1$ = 8
offset$ = 16
??$raw_offset@PECI_K@@YAPECI_KH@Z PROC			; raw_offset<unsigned int volatile * __ptr64,unsigned __int64>, COMDAT

; 207  : 	{

	mov	DWORD PTR [rsp+16], edx
	mov	QWORD PTR [rsp+8], rcx

; 208  : 		return (T)((size_t)p1 + offset);

	movsxd	rax, DWORD PTR offset$[rsp]
	mov	rcx, QWORD PTR p1$[rsp]
	add	rcx, rax
	mov	rax, rcx

; 209  : 	};

	ret	0
??$raw_offset@PECI_K@@YAPECI_KH@Z ENDP			; raw_offset<unsigned int volatile * __ptr64,unsigned __int64>
_TEXT	ENDS
; Function compile flags: /Odtpy
; File e:\xeneva project\aurora\basehdr\stdint.h
;	COMDAT ??$raw_offset@PECG_K@@YAPECG_KH@Z
_TEXT	SEGMENT
p1$ = 8
offset$ = 16
??$raw_offset@PECG_K@@YAPECG_KH@Z PROC			; raw_offset<unsigned short volatile * __ptr64,unsigned __int64>, COMDAT

; 207  : 	{

	mov	DWORD PTR [rsp+16], edx
	mov	QWORD PTR [rsp+8], rcx

; 208  : 		return (T)((size_t)p1 + offset);

	movsxd	rax, DWORD PTR offset$[rsp]
	mov	rcx, QWORD PTR p1$[rsp]
	add	rcx, rax
	mov	rax, rcx

; 209  : 	};

	ret	0
??$raw_offset@PECG_K@@YAPECG_KH@Z ENDP			; raw_offset<unsigned short volatile * __ptr64,unsigned __int64>
_TEXT	ENDS
; Function compile flags: /Odtpy
; File e:\xeneva project\aurora\basehdr\stdint.h
;	COMDAT ??$raw_offset@PECE_K@@YAPECE_KH@Z
_TEXT	SEGMENT
p1$ = 8
offset$ = 16
??$raw_offset@PECE_K@@YAPECE_KH@Z PROC			; raw_offset<unsigned char volatile * __ptr64,unsigned __int64>, COMDAT

; 207  : 	{

	mov	DWORD PTR [rsp+16], edx
	mov	QWORD PTR [rsp+8], rcx

; 208  : 		return (T)((size_t)p1 + offset);

	movsxd	rax, DWORD PTR offset$[rsp]
	mov	rcx, QWORD PTR p1$[rsp]
	add	rcx, rax
	mov	rax, rcx

; 209  : 	};

	ret	0
??$raw_offset@PECE_K@@YAPECE_KH@Z ENDP			; raw_offset<unsigned char volatile * __ptr64,unsigned __int64>
_TEXT	ENDS
; Function compile flags: /Odtpy
; File e:\xeneva project\aurora\basehdr\stdint.h
;	COMDAT ??$mem_after@PEAUacpiMcfgAlloc@@UacpiMcfg@@@@YAPEAUacpiMcfgAlloc@@PEAUacpiMcfg@@@Z
_TEXT	SEGMENT
p1$ = 8
??$mem_after@PEAUacpiMcfgAlloc@@UacpiMcfg@@@@YAPEAUacpiMcfgAlloc@@PEAUacpiMcfg@@@Z PROC ; mem_after<acpiMcfgAlloc * __ptr64,acpiMcfg>, COMDAT

; 211  : 	{

	mov	QWORD PTR [rsp+8], rcx

; 212  : 		return (T)(&p1[1]);

	mov	eax, 44					; 0000002cH
	imul	rax, rax, 1
	mov	rcx, QWORD PTR p1$[rsp]
	add	rcx, rax
	mov	rax, rcx

; 213  : 	};

	ret	0
??$mem_after@PEAUacpiMcfgAlloc@@UacpiMcfg@@@@YAPEAUacpiMcfgAlloc@@PEAUacpiMcfg@@@Z ENDP ; mem_after<acpiMcfgAlloc * __ptr64,acpiMcfg>
_TEXT	ENDS
; Function compile flags: /Odtpy
; File e:\xeneva project\aurora\kernel\pcie.cpp
_TEXT	SEGMENT
allocs$ = 32
mcfg$ = 40
address$ = 48
device$ = 80
reg$ = 88
size$ = 96
val$ = 104
bus$ = 112
dev$ = 120
func$ = 128
AuPCIEWrite64 PROC

; 325  : void AuPCIEWrite64(uint64_t device, int reg, int size, uint64_t val, int bus, int dev, int func) {

$LN10:
	mov	QWORD PTR [rsp+32], r9
	mov	DWORD PTR [rsp+24], r8d
	mov	DWORD PTR [rsp+16], edx
	mov	QWORD PTR [rsp+8], rcx
	sub	rsp, 72					; 00000048H

; 326  : 	if (!AuACPIPCIESupported()) {

	call	?AuACPIPCIESupported@@YA_NXZ		; AuACPIPCIESupported
	movzx	eax, al
	test	eax, eax
	jne	SHORT $LN7@AuPCIEWrit

; 327  : 		return; //pci_write(device,reg, val);

	jmp	$LN8@AuPCIEWrit
$LN7@AuPCIEWrit:

; 328  : 	}
; 329  : 
; 330  : 	size_t address = 0;

	mov	QWORD PTR address$[rsp], 0

; 331  : 	acpiMcfg *mcfg = AuACPIGetMCFG();

	call	?AuACPIGetMCFG@@YAPEAUacpiMcfg@@XZ	; AuACPIGetMCFG
	mov	QWORD PTR mcfg$[rsp], rax

; 332  : 	acpiMcfgAlloc *allocs = mem_after<acpiMcfgAlloc*>(mcfg);

	mov	rcx, QWORD PTR mcfg$[rsp]
	call	??$mem_after@PEAUacpiMcfgAlloc@@UacpiMcfg@@@@YAPEAUacpiMcfgAlloc@@PEAUacpiMcfg@@@Z ; mem_after<acpiMcfgAlloc * __ptr64,acpiMcfg>
	mov	QWORD PTR allocs$[rsp], rax

; 333  : 	if (allocs->startBusNum <= bus && bus <= allocs->endBusNum)

	mov	rax, QWORD PTR allocs$[rsp]
	movzx	eax, BYTE PTR [rax+10]
	cmp	eax, DWORD PTR bus$[rsp]
	jg	SHORT $LN6@AuPCIEWrit
	mov	rax, QWORD PTR allocs$[rsp]
	movzx	eax, BYTE PTR [rax+11]
	cmp	DWORD PTR bus$[rsp], eax
	jg	SHORT $LN6@AuPCIEWrit

; 334  : 		address = allocs->baseAddress + ((bus - allocs->startBusNum) << 20) | (device << 15) | (func << 12) | (reg);

	mov	rax, QWORD PTR allocs$[rsp]
	movzx	eax, BYTE PTR [rax+10]
	mov	ecx, DWORD PTR bus$[rsp]
	sub	ecx, eax
	mov	eax, ecx
	shl	eax, 20
	cdqe
	mov	rcx, QWORD PTR allocs$[rsp]
	mov	rcx, QWORD PTR [rcx]
	add	rcx, rax
	mov	rax, rcx
	mov	rcx, QWORD PTR device$[rsp]
	shl	rcx, 15
	or	rax, rcx
	mov	ecx, DWORD PTR func$[rsp]
	shl	ecx, 12
	movsxd	rcx, ecx
	or	rax, rcx
	movsxd	rcx, DWORD PTR reg$[rsp]
	or	rax, rcx
	mov	QWORD PTR address$[rsp], rax
$LN6@AuPCIEWrit:

; 335  : 
; 336  : 
; 337  : 	if (size == 1){

	cmp	DWORD PTR size$[rsp], 1
	jne	SHORT $LN5@AuPCIEWrit

; 338  : 		*raw_offset<volatile uint8_t*>(device, reg) = (uint8_t)val;

	mov	edx, DWORD PTR reg$[rsp]
	mov	rcx, QWORD PTR device$[rsp]
	call	??$raw_offset@PECE_K@@YAPECE_KH@Z	; raw_offset<unsigned char volatile * __ptr64,unsigned __int64>
	movzx	ecx, BYTE PTR val$[rsp]
	mov	BYTE PTR [rax], cl
	jmp	SHORT $LN4@AuPCIEWrit
$LN5@AuPCIEWrit:

; 339  : 	}
; 340  : 	else if (size == 2) {

	cmp	DWORD PTR size$[rsp], 2
	jne	SHORT $LN3@AuPCIEWrit

; 341  : 		*raw_offset<volatile uint16_t*>(device, reg) = (uint16_t)val;

	mov	edx, DWORD PTR reg$[rsp]
	mov	rcx, QWORD PTR device$[rsp]
	call	??$raw_offset@PECG_K@@YAPECG_KH@Z	; raw_offset<unsigned short volatile * __ptr64,unsigned __int64>
	movzx	ecx, WORD PTR val$[rsp]
	mov	WORD PTR [rax], cx
	jmp	SHORT $LN2@AuPCIEWrit
$LN3@AuPCIEWrit:

; 342  : 	}
; 343  : 	else if (size == 4) {

	cmp	DWORD PTR size$[rsp], 4
	jne	SHORT $LN1@AuPCIEWrit

; 344  : 		*raw_offset<volatile uint32_t*>(device, reg) = val;

	mov	edx, DWORD PTR reg$[rsp]
	mov	rcx, QWORD PTR device$[rsp]
	call	??$raw_offset@PECI_K@@YAPECI_KH@Z	; raw_offset<unsigned int volatile * __ptr64,unsigned __int64>
	mov	ecx, DWORD PTR val$[rsp]
	mov	DWORD PTR [rax], ecx
$LN1@AuPCIEWrit:
$LN2@AuPCIEWrit:
$LN4@AuPCIEWrit:
$LN8@AuPCIEWrit:

; 345  : 	}
; 346  : }

	add	rsp, 72					; 00000048H
	ret	0
AuPCIEWrite64 ENDP
_TEXT	ENDS
; Function compile flags: /Odtpy
; File e:\xeneva project\aurora\kernel\pcie.cpp
_TEXT	SEGMENT
result$ = 32
allocs$ = 40
address$ = 48
mcfg$ = 56
device$ = 80
reg$ = 88
size$ = 96
bus$ = 104
dev$ = 112
func$ = 120
AuPCIERead64 PROC

; 182  : uint64_t AuPCIERead64(uint64_t device, int reg, int size, int bus, int dev, int func) {

$LN11:
	mov	DWORD PTR [rsp+32], r9d
	mov	DWORD PTR [rsp+24], r8d
	mov	DWORD PTR [rsp+16], edx
	mov	QWORD PTR [rsp+8], rcx
	sub	rsp, 72					; 00000048H

; 183  : 	if (!AuACPIPCIESupported()) {

	call	?AuACPIPCIESupported@@YA_NXZ		; AuACPIPCIESupported
	movzx	eax, al
	test	eax, eax
	jne	SHORT $LN8@AuPCIERead

; 184  : 		return 0;

	xor	eax, eax
	jmp	$LN9@AuPCIERead
$LN8@AuPCIERead:

; 185  : 	}
; 186  : 
; 187  : 	size_t address = 0;

	mov	QWORD PTR address$[rsp], 0

; 188  : 	acpiMcfg *mcfg = AuACPIGetMCFG();

	call	?AuACPIGetMCFG@@YAPEAUacpiMcfg@@XZ	; AuACPIGetMCFG
	mov	QWORD PTR mcfg$[rsp], rax

; 189  : 	acpiMcfgAlloc *allocs = mem_after<acpiMcfgAlloc*>(mcfg);

	mov	rcx, QWORD PTR mcfg$[rsp]
	call	??$mem_after@PEAUacpiMcfgAlloc@@UacpiMcfg@@@@YAPEAUacpiMcfgAlloc@@PEAUacpiMcfg@@@Z ; mem_after<acpiMcfgAlloc * __ptr64,acpiMcfg>
	mov	QWORD PTR allocs$[rsp], rax

; 190  : 	if (allocs->startBusNum <= bus && bus <= allocs->endBusNum)

	mov	rax, QWORD PTR allocs$[rsp]
	movzx	eax, BYTE PTR [rax+10]
	cmp	eax, DWORD PTR bus$[rsp]
	jg	SHORT $LN7@AuPCIERead
	mov	rax, QWORD PTR allocs$[rsp]
	movzx	eax, BYTE PTR [rax+11]
	cmp	DWORD PTR bus$[rsp], eax
	jg	SHORT $LN7@AuPCIERead

; 191  : 		address = allocs->baseAddress + ((bus - allocs->startBusNum) << 20) | (device << 15) | (func << 12);

	mov	rax, QWORD PTR allocs$[rsp]
	movzx	eax, BYTE PTR [rax+10]
	mov	ecx, DWORD PTR bus$[rsp]
	sub	ecx, eax
	mov	eax, ecx
	shl	eax, 20
	cdqe
	mov	rcx, QWORD PTR allocs$[rsp]
	mov	rcx, QWORD PTR [rcx]
	add	rcx, rax
	mov	rax, rcx
	mov	rcx, QWORD PTR device$[rsp]
	shl	rcx, 15
	or	rax, rcx
	mov	ecx, DWORD PTR func$[rsp]
	shl	ecx, 12
	movsxd	rcx, ecx
	or	rax, rcx
	mov	QWORD PTR address$[rsp], rax
$LN7@AuPCIERead:

; 192  : 
; 193  : 	if (address == 0)

	cmp	QWORD PTR address$[rsp], 0
	jne	SHORT $LN6@AuPCIERead

; 194  : 		return 0;

	xor	eax, eax
	jmp	$LN9@AuPCIERead
$LN6@AuPCIERead:

; 195  : 
; 196  : 	uint64_t result = 0;

	mov	QWORD PTR result$[rsp], 0

; 197  : 
; 198  : 	if (size == 1){

	cmp	DWORD PTR size$[rsp], 1
	jne	SHORT $LN5@AuPCIERead

; 199  : 		result = *raw_offset<volatile uint8_t*>(device, reg);

	mov	edx, DWORD PTR reg$[rsp]
	mov	rcx, QWORD PTR device$[rsp]
	call	??$raw_offset@PECE_K@@YAPECE_KH@Z	; raw_offset<unsigned char volatile * __ptr64,unsigned __int64>
	movzx	eax, BYTE PTR [rax]
	movzx	eax, al
	mov	QWORD PTR result$[rsp], rax

; 200  : 		return result;

	mov	rax, QWORD PTR result$[rsp]
	jmp	SHORT $LN9@AuPCIERead
	jmp	SHORT $LN4@AuPCIERead
$LN5@AuPCIERead:

; 201  : 	}
; 202  : 	else if (size == 2) {

	cmp	DWORD PTR size$[rsp], 2
	jne	SHORT $LN3@AuPCIERead

; 203  : 		result = *raw_offset<volatile uint16_t*>(device, reg);

	mov	edx, DWORD PTR reg$[rsp]
	mov	rcx, QWORD PTR device$[rsp]
	call	??$raw_offset@PECG_K@@YAPECG_KH@Z	; raw_offset<unsigned short volatile * __ptr64,unsigned __int64>
	movzx	eax, WORD PTR [rax]
	movzx	eax, ax
	mov	QWORD PTR result$[rsp], rax

; 204  : 		return result;

	mov	rax, QWORD PTR result$[rsp]
	jmp	SHORT $LN9@AuPCIERead
	jmp	SHORT $LN2@AuPCIERead
$LN3@AuPCIERead:

; 205  : 	}
; 206  : 	else if (size == 4) {

	cmp	DWORD PTR size$[rsp], 4
	jne	SHORT $LN1@AuPCIERead

; 207  : 		result = *raw_offset<volatile uint32_t*>(device, reg);

	mov	edx, DWORD PTR reg$[rsp]
	mov	rcx, QWORD PTR device$[rsp]
	call	??$raw_offset@PECI_K@@YAPECI_KH@Z	; raw_offset<unsigned int volatile * __ptr64,unsigned __int64>
	mov	eax, DWORD PTR [rax]
	mov	eax, eax
	mov	QWORD PTR result$[rsp], rax

; 208  : 		return result;

	mov	rax, QWORD PTR result$[rsp]
	jmp	SHORT $LN9@AuPCIERead
$LN1@AuPCIERead:
$LN2@AuPCIERead:
$LN4@AuPCIERead:

; 209  : 	}
; 210  : 
; 211  : 
; 212  : 	return UINT64_MAX;

	mov	rax, -1
$LN9@AuPCIERead:

; 213  : }

	add	rsp, 72					; 00000048H
	ret	0
AuPCIERead64 ENDP
_TEXT	ENDS
; Function compile flags: /Odtpy
; File e:\xeneva project\aurora\kernel\pcie.cpp
_TEXT	SEGMENT
size$ = 32
address$ = 36
tv91 = 40
result$ = 48
allocs$ = 56
mcfg$ = 64
device$ = 96
reg$ = 104
bus$ = 112
dev$ = 120
func$ = 128
AuPCIERead PROC

; 71   : uint32_t AuPCIERead(uint64_t device, int reg, int bus, int dev, int func) {

$LN37:
	mov	DWORD PTR [rsp+32], r9d
	mov	DWORD PTR [rsp+24], r8d
	mov	DWORD PTR [rsp+16], edx
	mov	QWORD PTR [rsp+8], rcx
	sub	rsp, 88					; 00000058H

; 72   : 	if (!AuACPIPCIESupported())

	call	?AuACPIPCIESupported@@YA_NXZ		; AuACPIPCIESupported
	movzx	eax, al
	test	eax, eax
	jne	SHORT $LN32@AuPCIERead

; 73   : 		return 0; //<- return AuPCIRead

	xor	eax, eax
	jmp	$LN33@AuPCIERead
$LN32@AuPCIERead:

; 74   : 
; 75   : 	uint32_t address = 0;

	mov	DWORD PTR address$[rsp], 0

; 76   : 	acpiMcfg *mcfg = AuACPIGetMCFG();

	call	?AuACPIGetMCFG@@YAPEAUacpiMcfg@@XZ	; AuACPIGetMCFG
	mov	QWORD PTR mcfg$[rsp], rax

; 77   : 	acpiMcfgAlloc* allocs = mem_after<acpiMcfgAlloc*>(mcfg);

	mov	rcx, QWORD PTR mcfg$[rsp]
	call	??$mem_after@PEAUacpiMcfgAlloc@@UacpiMcfg@@@@YAPEAUacpiMcfgAlloc@@PEAUacpiMcfg@@@Z ; mem_after<acpiMcfgAlloc * __ptr64,acpiMcfg>
	mov	QWORD PTR allocs$[rsp], rax

; 78   : 	if (allocs->startBusNum <= bus && bus <= allocs->endBusNum)

	mov	rax, QWORD PTR allocs$[rsp]
	movzx	eax, BYTE PTR [rax+10]
	cmp	eax, DWORD PTR bus$[rsp]
	jg	SHORT $LN31@AuPCIERead
	mov	rax, QWORD PTR allocs$[rsp]
	movzx	eax, BYTE PTR [rax+11]
	cmp	DWORD PTR bus$[rsp], eax
	jg	SHORT $LN31@AuPCIERead

; 79   : 		address = allocs->baseAddress + ((bus - allocs->startBusNum) << 20) | (dev << 15) |
; 80   : 		(func << 12);

	mov	rax, QWORD PTR allocs$[rsp]
	movzx	eax, BYTE PTR [rax+10]
	mov	ecx, DWORD PTR bus$[rsp]
	sub	ecx, eax
	mov	eax, ecx
	shl	eax, 20
	cdqe
	mov	rcx, QWORD PTR allocs$[rsp]
	mov	rcx, QWORD PTR [rcx]
	add	rcx, rax
	mov	rax, rcx
	mov	ecx, DWORD PTR dev$[rsp]
	shl	ecx, 15
	movsxd	rcx, ecx
	or	rax, rcx
	mov	ecx, DWORD PTR func$[rsp]
	shl	ecx, 12
	movsxd	rcx, ecx
	or	rax, rcx
	mov	DWORD PTR address$[rsp], eax
$LN31@AuPCIERead:

; 81   : 
; 82   : 	uint64_t result = 0;

	mov	QWORD PTR result$[rsp], 0

; 83   : 	if (address == 0)

	cmp	DWORD PTR address$[rsp], 0
	jne	SHORT $LN30@AuPCIERead

; 84   : 		return 0;

	xor	eax, eax
	jmp	$LN33@AuPCIERead
$LN30@AuPCIERead:

; 85   : 
; 86   : 	int size = 0;

	mov	DWORD PTR size$[rsp], 0

; 87   : 	switch (reg) {

	mov	eax, DWORD PTR reg$[rsp]
	mov	DWORD PTR tv91[rsp], eax
	cmp	DWORD PTR tv91[rsp], 61			; 0000003dH
	ja	$LN6@AuPCIERead
	movsxd	rax, DWORD PTR tv91[rsp]
	lea	rcx, OFFSET FLAT:__ImageBase
	movzx	eax, BYTE PTR $LN35@AuPCIERead[rcx+rax]
	mov	eax, DWORD PTR $LN36@AuPCIERead[rcx+rax*4]
	add	rax, rcx
	jmp	rax
$LN27@AuPCIERead:

; 88   : 	case PCI_VENDOR_ID:
; 89   : 		size = 2;

	mov	DWORD PTR size$[rsp], 2

; 90   : 		break;

	jmp	$LN28@AuPCIERead
$LN26@AuPCIERead:

; 91   : 	case PCI_DEVICE_ID:
; 92   : 		size = 2;

	mov	DWORD PTR size$[rsp], 2

; 93   : 		break;

	jmp	$LN28@AuPCIERead
$LN25@AuPCIERead:

; 94   : 	case PCI_COMMAND:
; 95   : 		size = 2;

	mov	DWORD PTR size$[rsp], 2

; 96   : 		break;

	jmp	$LN28@AuPCIERead
$LN24@AuPCIERead:

; 97   : 	case PCI_STATUS:
; 98   : 		size = 2;

	mov	DWORD PTR size$[rsp], 2

; 99   : 		break;

	jmp	$LN28@AuPCIERead
$LN23@AuPCIERead:

; 100  : 	case PCI_REVISION_ID:
; 101  : 		size = 1;

	mov	DWORD PTR size$[rsp], 1

; 102  : 		break;

	jmp	$LN28@AuPCIERead
$LN22@AuPCIERead:

; 103  : 	case PCI_PROG_IF:
; 104  : 		size = 1;

	mov	DWORD PTR size$[rsp], 1

; 105  : 		break;

	jmp	$LN28@AuPCIERead
$LN21@AuPCIERead:

; 106  : 	case PCI_SUBCLASS:
; 107  : 		size = 1;

	mov	DWORD PTR size$[rsp], 1

; 108  : 		break;

	jmp	$LN28@AuPCIERead
$LN20@AuPCIERead:

; 109  : 	case PCI_CLASS:
; 110  : 		size = 1;

	mov	DWORD PTR size$[rsp], 1

; 111  : 		break;

	jmp	$LN28@AuPCIERead
$LN19@AuPCIERead:

; 112  : 	case PCI_CACHE_LINE_SIZE:
; 113  : 		size = 1;

	mov	DWORD PTR size$[rsp], 1

; 114  : 		break;

	jmp	$LN28@AuPCIERead
$LN18@AuPCIERead:

; 115  : 	case PCI_LATENCY_TIMER:
; 116  : 		size = 1;

	mov	DWORD PTR size$[rsp], 1

; 117  : 		break;

	jmp	SHORT $LN28@AuPCIERead
$LN17@AuPCIERead:

; 118  : 	case PCI_HEADER_TYPE:
; 119  : 		size = 1;

	mov	DWORD PTR size$[rsp], 1

; 120  : 		break;

	jmp	SHORT $LN28@AuPCIERead
$LN16@AuPCIERead:

; 121  : 	case PCI_BIST:
; 122  : 		size = 1;

	mov	DWORD PTR size$[rsp], 1

; 123  : 		break;

	jmp	SHORT $LN28@AuPCIERead
$LN15@AuPCIERead:

; 124  : 	case PCI_BAR0:
; 125  : 		size = 4;

	mov	DWORD PTR size$[rsp], 4

; 126  : 		break;

	jmp	SHORT $LN28@AuPCIERead
$LN14@AuPCIERead:

; 127  : 	case PCI_BAR1:
; 128  : 		size = 4;

	mov	DWORD PTR size$[rsp], 4

; 129  : 		break;

	jmp	SHORT $LN28@AuPCIERead
$LN13@AuPCIERead:

; 130  : 	case PCI_BAR2:
; 131  : 		size = 4;

	mov	DWORD PTR size$[rsp], 4

; 132  : 		break;

	jmp	SHORT $LN28@AuPCIERead
$LN12@AuPCIERead:

; 133  : 	case PCI_BAR3:
; 134  : 		size = 4;

	mov	DWORD PTR size$[rsp], 4

; 135  : 		break;

	jmp	SHORT $LN28@AuPCIERead
$LN11@AuPCIERead:

; 136  : 	case PCI_BAR4:
; 137  : 		size = 4;

	mov	DWORD PTR size$[rsp], 4

; 138  : 		break;

	jmp	SHORT $LN28@AuPCIERead
$LN10@AuPCIERead:

; 139  : 	case PCI_BAR5:
; 140  : 		size = 4;

	mov	DWORD PTR size$[rsp], 4

; 141  : 		break;

	jmp	SHORT $LN28@AuPCIERead
$LN9@AuPCIERead:

; 142  : 	case PCI_CAPABILITIES_PTR:
; 143  : 		size = 1;

	mov	DWORD PTR size$[rsp], 1

; 144  : 		break;

	jmp	SHORT $LN28@AuPCIERead
$LN8@AuPCIERead:

; 145  : 	case PCI_INTERRUPT_LINE:
; 146  : 		size = 1;

	mov	DWORD PTR size$[rsp], 1

; 147  : 		break;

	jmp	SHORT $LN28@AuPCIERead
$LN7@AuPCIERead:

; 148  : 	case PCI_INTERRUPT_PIN:
; 149  : 		size = 1;

	mov	DWORD PTR size$[rsp], 1

; 150  : 		break;

	jmp	SHORT $LN28@AuPCIERead
$LN6@AuPCIERead:

; 151  : 	default:
; 152  : 		size = 1;

	mov	DWORD PTR size$[rsp], 1
$LN28@AuPCIERead:

; 153  : 		break;
; 154  : 	}
; 155  : 
; 156  : 	if (size == 1){

	cmp	DWORD PTR size$[rsp], 1
	jne	SHORT $LN5@AuPCIERead

; 157  : 		result = *raw_offset<volatile uint8_t*>(device, reg);

	mov	edx, DWORD PTR reg$[rsp]
	mov	rcx, QWORD PTR device$[rsp]
	call	??$raw_offset@PECE_K@@YAPECE_KH@Z	; raw_offset<unsigned char volatile * __ptr64,unsigned __int64>
	movzx	eax, BYTE PTR [rax]
	movzx	eax, al
	mov	QWORD PTR result$[rsp], rax

; 158  : 		return result;

	mov	eax, DWORD PTR result$[rsp]
	jmp	SHORT $LN33@AuPCIERead
	jmp	SHORT $LN4@AuPCIERead
$LN5@AuPCIERead:

; 159  : 	}
; 160  : 	else if (size == 2) {

	cmp	DWORD PTR size$[rsp], 2
	jne	SHORT $LN3@AuPCIERead

; 161  : 		result = *raw_offset<volatile uint16_t*>(device, reg);

	mov	edx, DWORD PTR reg$[rsp]
	mov	rcx, QWORD PTR device$[rsp]
	call	??$raw_offset@PECG_K@@YAPECG_KH@Z	; raw_offset<unsigned short volatile * __ptr64,unsigned __int64>
	movzx	eax, WORD PTR [rax]
	movzx	eax, ax
	mov	QWORD PTR result$[rsp], rax

; 162  : 		return result;

	mov	eax, DWORD PTR result$[rsp]
	jmp	SHORT $LN33@AuPCIERead
	jmp	SHORT $LN2@AuPCIERead
$LN3@AuPCIERead:

; 163  : 	}
; 164  : 	else if (size == 4) {

	cmp	DWORD PTR size$[rsp], 4
	jne	SHORT $LN1@AuPCIERead

; 165  : 		result = *raw_offset<volatile uint32_t*>(device, reg);

	mov	edx, DWORD PTR reg$[rsp]
	mov	rcx, QWORD PTR device$[rsp]
	call	??$raw_offset@PECI_K@@YAPECI_KH@Z	; raw_offset<unsigned int volatile * __ptr64,unsigned __int64>
	mov	eax, DWORD PTR [rax]
	mov	eax, eax
	mov	QWORD PTR result$[rsp], rax

; 166  : 		return result;

	mov	eax, DWORD PTR result$[rsp]
	jmp	SHORT $LN33@AuPCIERead
$LN1@AuPCIERead:
$LN2@AuPCIERead:
$LN4@AuPCIERead:

; 167  : 	}
; 168  : 
; 169  : 	return UINT32_MAX;

	mov	eax, -1					; ffffffffH
$LN33@AuPCIERead:

; 170  : }

	add	rsp, 88					; 00000058H
	ret	0
	npad	1
$LN36@AuPCIERead:
	DD	$LN27@AuPCIERead
	DD	$LN26@AuPCIERead
	DD	$LN25@AuPCIERead
	DD	$LN24@AuPCIERead
	DD	$LN23@AuPCIERead
	DD	$LN22@AuPCIERead
	DD	$LN21@AuPCIERead
	DD	$LN20@AuPCIERead
	DD	$LN19@AuPCIERead
	DD	$LN18@AuPCIERead
	DD	$LN17@AuPCIERead
	DD	$LN16@AuPCIERead
	DD	$LN15@AuPCIERead
	DD	$LN14@AuPCIERead
	DD	$LN13@AuPCIERead
	DD	$LN12@AuPCIERead
	DD	$LN11@AuPCIERead
	DD	$LN10@AuPCIERead
	DD	$LN9@AuPCIERead
	DD	$LN8@AuPCIERead
	DD	$LN7@AuPCIERead
	DD	$LN6@AuPCIERead
$LN35@AuPCIERead:
	DB	0
	DB	21
	DB	1
	DB	21
	DB	2
	DB	21
	DB	3
	DB	21
	DB	4
	DB	5
	DB	6
	DB	7
	DB	8
	DB	9
	DB	10
	DB	11
	DB	12
	DB	21
	DB	21
	DB	21
	DB	13
	DB	21
	DB	21
	DB	21
	DB	14
	DB	21
	DB	21
	DB	21
	DB	15
	DB	21
	DB	21
	DB	21
	DB	16
	DB	21
	DB	21
	DB	21
	DB	17
	DB	21
	DB	21
	DB	21
	DB	21
	DB	21
	DB	21
	DB	21
	DB	21
	DB	21
	DB	21
	DB	21
	DB	21
	DB	21
	DB	21
	DB	21
	DB	18
	DB	21
	DB	21
	DB	21
	DB	21
	DB	21
	DB	21
	DB	21
	DB	19
	DB	20
AuPCIERead ENDP
_TEXT	ENDS
; Function compile flags: /Odtpy
; File e:\xeneva project\aurora\kernel\pcie.cpp
_TEXT	SEGMENT
size$ = 32
tv89 = 36
allocs$ = 40
address$ = 48
mcfg$ = 56
device$ = 80
reg$ = 88
val$ = 96
bus$ = 104
dev$ = 112
func$ = 120
AuPCIEWrite PROC

; 225  : void AuPCIEWrite(uint64_t device, int reg, uint32_t val, int bus, int dev, int func) {

$LN37:
	mov	DWORD PTR [rsp+32], r9d
	mov	DWORD PTR [rsp+24], r8d
	mov	DWORD PTR [rsp+16], edx
	mov	QWORD PTR [rsp+8], rcx
	sub	rsp, 72					; 00000048H

; 226  : 	if (!AuACPIPCIESupported()) {

	call	?AuACPIPCIESupported@@YA_NXZ		; AuACPIPCIESupported
	movzx	eax, al
	test	eax, eax
	jne	SHORT $LN32@AuPCIEWrit

; 227  : 		return; //pci_write(device,reg, val);

	jmp	$LN33@AuPCIEWrit
$LN32@AuPCIEWrit:

; 228  : 	}
; 229  : 
; 230  : 	size_t address = 0;

	mov	QWORD PTR address$[rsp], 0

; 231  : 
; 232  : 	acpiMcfg *mcfg = AuACPIGetMCFG();

	call	?AuACPIGetMCFG@@YAPEAUacpiMcfg@@XZ	; AuACPIGetMCFG
	mov	QWORD PTR mcfg$[rsp], rax

; 233  : 	acpiMcfgAlloc *allocs = mem_after<acpiMcfgAlloc*>(mcfg);

	mov	rcx, QWORD PTR mcfg$[rsp]
	call	??$mem_after@PEAUacpiMcfgAlloc@@UacpiMcfg@@@@YAPEAUacpiMcfgAlloc@@PEAUacpiMcfg@@@Z ; mem_after<acpiMcfgAlloc * __ptr64,acpiMcfg>
	mov	QWORD PTR allocs$[rsp], rax

; 234  : 	if (allocs->startBusNum <= bus && bus <= allocs->endBusNum)

	mov	rax, QWORD PTR allocs$[rsp]
	movzx	eax, BYTE PTR [rax+10]
	cmp	eax, DWORD PTR bus$[rsp]
	jg	SHORT $LN31@AuPCIEWrit
	mov	rax, QWORD PTR allocs$[rsp]
	movzx	eax, BYTE PTR [rax+11]
	cmp	DWORD PTR bus$[rsp], eax
	jg	SHORT $LN31@AuPCIEWrit

; 235  : 		address = allocs->baseAddress + ((bus - allocs->startBusNum) << 20) | (device << 15) | (func << 12);

	mov	rax, QWORD PTR allocs$[rsp]
	movzx	eax, BYTE PTR [rax+10]
	mov	ecx, DWORD PTR bus$[rsp]
	sub	ecx, eax
	mov	eax, ecx
	shl	eax, 20
	cdqe
	mov	rcx, QWORD PTR allocs$[rsp]
	mov	rcx, QWORD PTR [rcx]
	add	rcx, rax
	mov	rax, rcx
	mov	rcx, QWORD PTR device$[rsp]
	shl	rcx, 15
	or	rax, rcx
	mov	ecx, DWORD PTR func$[rsp]
	shl	ecx, 12
	movsxd	rcx, ecx
	or	rax, rcx
	mov	QWORD PTR address$[rsp], rax
$LN31@AuPCIEWrit:

; 236  : 
; 237  : 
; 238  : 	if (address == 0)

	cmp	QWORD PTR address$[rsp], 0
	jne	SHORT $LN30@AuPCIEWrit

; 239  : 		return;

	jmp	$LN33@AuPCIEWrit
$LN30@AuPCIEWrit:

; 240  : 
; 241  : 	reg = reg;

	mov	eax, DWORD PTR reg$[rsp]
	mov	DWORD PTR reg$[rsp], eax

; 242  : 	int size = 0;

	mov	DWORD PTR size$[rsp], 0

; 243  : 	switch (reg) {

	mov	eax, DWORD PTR reg$[rsp]
	mov	DWORD PTR tv89[rsp], eax
	cmp	DWORD PTR tv89[rsp], 61			; 0000003dH
	ja	$LN6@AuPCIEWrit
	movsxd	rax, DWORD PTR tv89[rsp]
	lea	rcx, OFFSET FLAT:__ImageBase
	movzx	eax, BYTE PTR $LN35@AuPCIEWrit[rcx+rax]
	mov	eax, DWORD PTR $LN36@AuPCIEWrit[rcx+rax*4]
	add	rax, rcx
	jmp	rax
$LN27@AuPCIEWrit:

; 244  : 	case PCI_VENDOR_ID:
; 245  : 		size = 2;

	mov	DWORD PTR size$[rsp], 2

; 246  : 		break;

	jmp	$LN28@AuPCIEWrit
$LN26@AuPCIEWrit:

; 247  : 	case PCI_DEVICE_ID:
; 248  : 		size = 2;

	mov	DWORD PTR size$[rsp], 2

; 249  : 		break;

	jmp	$LN28@AuPCIEWrit
$LN25@AuPCIEWrit:

; 250  : 	case PCI_COMMAND:
; 251  : 		size = 2;

	mov	DWORD PTR size$[rsp], 2

; 252  : 		break;

	jmp	$LN28@AuPCIEWrit
$LN24@AuPCIEWrit:

; 253  : 	case PCI_STATUS:
; 254  : 		size = 2;

	mov	DWORD PTR size$[rsp], 2

; 255  : 		break;

	jmp	$LN28@AuPCIEWrit
$LN23@AuPCIEWrit:

; 256  : 	case PCI_REVISION_ID:
; 257  : 		size = 1;

	mov	DWORD PTR size$[rsp], 1

; 258  : 		break;

	jmp	$LN28@AuPCIEWrit
$LN22@AuPCIEWrit:

; 259  : 	case PCI_PROG_IF:
; 260  : 		size = 1;

	mov	DWORD PTR size$[rsp], 1

; 261  : 		break;

	jmp	$LN28@AuPCIEWrit
$LN21@AuPCIEWrit:

; 262  : 	case PCI_SUBCLASS:
; 263  : 		size = 1;

	mov	DWORD PTR size$[rsp], 1

; 264  : 		break;

	jmp	$LN28@AuPCIEWrit
$LN20@AuPCIEWrit:

; 265  : 	case PCI_CLASS:
; 266  : 		size = 1;

	mov	DWORD PTR size$[rsp], 1

; 267  : 		break;

	jmp	$LN28@AuPCIEWrit
$LN19@AuPCIEWrit:

; 268  : 	case PCI_CACHE_LINE_SIZE:
; 269  : 		size = 1;

	mov	DWORD PTR size$[rsp], 1

; 270  : 		break;

	jmp	$LN28@AuPCIEWrit
$LN18@AuPCIEWrit:

; 271  : 	case PCI_LATENCY_TIMER:
; 272  : 		size = 1;

	mov	DWORD PTR size$[rsp], 1

; 273  : 		break;

	jmp	SHORT $LN28@AuPCIEWrit
$LN17@AuPCIEWrit:

; 274  : 	case PCI_HEADER_TYPE:
; 275  : 		size = 1;

	mov	DWORD PTR size$[rsp], 1

; 276  : 		break;

	jmp	SHORT $LN28@AuPCIEWrit
$LN16@AuPCIEWrit:

; 277  : 	case PCI_BIST:
; 278  : 		size = 1;

	mov	DWORD PTR size$[rsp], 1

; 279  : 		break;

	jmp	SHORT $LN28@AuPCIEWrit
$LN15@AuPCIEWrit:

; 280  : 	case PCI_BAR0:
; 281  : 		size = 4;

	mov	DWORD PTR size$[rsp], 4

; 282  : 		break;

	jmp	SHORT $LN28@AuPCIEWrit
$LN14@AuPCIEWrit:

; 283  : 	case PCI_BAR1:
; 284  : 		size = 4;

	mov	DWORD PTR size$[rsp], 4

; 285  : 		break;

	jmp	SHORT $LN28@AuPCIEWrit
$LN13@AuPCIEWrit:

; 286  : 	case PCI_BAR2:
; 287  : 		size = 4;

	mov	DWORD PTR size$[rsp], 4

; 288  : 		break;

	jmp	SHORT $LN28@AuPCIEWrit
$LN12@AuPCIEWrit:

; 289  : 	case PCI_BAR3:
; 290  : 		size = 4;

	mov	DWORD PTR size$[rsp], 4

; 291  : 		break;

	jmp	SHORT $LN28@AuPCIEWrit
$LN11@AuPCIEWrit:

; 292  : 	case PCI_BAR4:
; 293  : 		size = 4;

	mov	DWORD PTR size$[rsp], 4

; 294  : 		break;

	jmp	SHORT $LN28@AuPCIEWrit
$LN10@AuPCIEWrit:

; 295  : 	case PCI_BAR5:
; 296  : 		size = 4;

	mov	DWORD PTR size$[rsp], 4

; 297  : 		break;

	jmp	SHORT $LN28@AuPCIEWrit
$LN9@AuPCIEWrit:

; 298  : 	case PCI_CAPABILITIES_PTR:
; 299  : 		size = 1;

	mov	DWORD PTR size$[rsp], 1

; 300  : 		break;

	jmp	SHORT $LN28@AuPCIEWrit
$LN8@AuPCIEWrit:

; 301  : 	case PCI_INTERRUPT_LINE:
; 302  : 		size = 1;

	mov	DWORD PTR size$[rsp], 1

; 303  : 		break;

	jmp	SHORT $LN28@AuPCIEWrit
$LN7@AuPCIEWrit:

; 304  : 	case PCI_INTERRUPT_PIN:
; 305  : 		size = 1;

	mov	DWORD PTR size$[rsp], 1

; 306  : 		break;

	jmp	SHORT $LN28@AuPCIEWrit
$LN6@AuPCIEWrit:

; 307  : 	default:
; 308  : 		size = 4;

	mov	DWORD PTR size$[rsp], 4
$LN28@AuPCIEWrit:

; 309  : 		break;
; 310  : 	}
; 311  : 
; 312  : 	if (size == 1){

	cmp	DWORD PTR size$[rsp], 1
	jne	SHORT $LN5@AuPCIEWrit

; 313  : 		*raw_offset<volatile uint8_t*>(device, reg) = (uint8_t)val;

	mov	edx, DWORD PTR reg$[rsp]
	mov	rcx, QWORD PTR device$[rsp]
	call	??$raw_offset@PECE_K@@YAPECE_KH@Z	; raw_offset<unsigned char volatile * __ptr64,unsigned __int64>
	movzx	ecx, BYTE PTR val$[rsp]
	mov	BYTE PTR [rax], cl
	jmp	SHORT $LN4@AuPCIEWrit
$LN5@AuPCIEWrit:

; 314  : 	}
; 315  : 	else if (size == 2) {

	cmp	DWORD PTR size$[rsp], 2
	jne	SHORT $LN3@AuPCIEWrit

; 316  : 		*raw_offset<volatile uint16_t*>(device, reg) = (uint16_t)val;

	mov	edx, DWORD PTR reg$[rsp]
	mov	rcx, QWORD PTR device$[rsp]
	call	??$raw_offset@PECG_K@@YAPECG_KH@Z	; raw_offset<unsigned short volatile * __ptr64,unsigned __int64>
	movzx	ecx, WORD PTR val$[rsp]
	mov	WORD PTR [rax], cx
	jmp	SHORT $LN2@AuPCIEWrit
$LN3@AuPCIEWrit:

; 317  : 	}
; 318  : 	else if (size == 4) {

	cmp	DWORD PTR size$[rsp], 4
	jne	SHORT $LN1@AuPCIEWrit

; 319  : 		*raw_offset<volatile uint32_t*>(device, reg) = (uint32_t)val;

	mov	edx, DWORD PTR reg$[rsp]
	mov	rcx, QWORD PTR device$[rsp]
	call	??$raw_offset@PECI_K@@YAPECI_KH@Z	; raw_offset<unsigned int volatile * __ptr64,unsigned __int64>
	mov	ecx, DWORD PTR val$[rsp]
	mov	DWORD PTR [rax], ecx
$LN1@AuPCIEWrit:
$LN2@AuPCIEWrit:
$LN4@AuPCIEWrit:
$LN33@AuPCIEWrit:

; 320  : 	}
; 321  : }

	add	rsp, 72					; 00000048H
	ret	0
$LN36@AuPCIEWrit:
	DD	$LN27@AuPCIEWrit
	DD	$LN26@AuPCIEWrit
	DD	$LN25@AuPCIEWrit
	DD	$LN24@AuPCIEWrit
	DD	$LN23@AuPCIEWrit
	DD	$LN22@AuPCIEWrit
	DD	$LN21@AuPCIEWrit
	DD	$LN20@AuPCIEWrit
	DD	$LN19@AuPCIEWrit
	DD	$LN18@AuPCIEWrit
	DD	$LN17@AuPCIEWrit
	DD	$LN16@AuPCIEWrit
	DD	$LN15@AuPCIEWrit
	DD	$LN14@AuPCIEWrit
	DD	$LN13@AuPCIEWrit
	DD	$LN12@AuPCIEWrit
	DD	$LN11@AuPCIEWrit
	DD	$LN10@AuPCIEWrit
	DD	$LN9@AuPCIEWrit
	DD	$LN8@AuPCIEWrit
	DD	$LN7@AuPCIEWrit
	DD	$LN6@AuPCIEWrit
$LN35@AuPCIEWrit:
	DB	0
	DB	21
	DB	1
	DB	21
	DB	2
	DB	21
	DB	3
	DB	21
	DB	4
	DB	5
	DB	6
	DB	7
	DB	8
	DB	9
	DB	10
	DB	11
	DB	12
	DB	21
	DB	21
	DB	21
	DB	13
	DB	21
	DB	21
	DB	21
	DB	14
	DB	21
	DB	21
	DB	21
	DB	15
	DB	21
	DB	21
	DB	21
	DB	16
	DB	21
	DB	21
	DB	21
	DB	17
	DB	21
	DB	21
	DB	21
	DB	21
	DB	21
	DB	21
	DB	21
	DB	21
	DB	21
	DB	21
	DB	21
	DB	21
	DB	21
	DB	21
	DB	21
	DB	18
	DB	21
	DB	21
	DB	21
	DB	21
	DB	21
	DB	21
	DB	21
	DB	19
	DB	20
AuPCIEWrite ENDP
_TEXT	ENDS
; Function compile flags: /Odtpy
; File e:\xeneva project\aurora\kernel\pcie.cpp
_TEXT	SEGMENT
sub_ClassCode$1 = 48
dev$2 = 52
func$3 = 56
pciSegment$ = 60
class_code$4 = 64
bus$5 = 68
address$6 = 72
allocs$ = 80
mcfg$ = 88
classCode$ = 112
subClassCode$ = 120
bus_$ = 128
dev_$ = 136
func_$ = 144
AuPCIEScanClass PROC

; 357  : uint64_t AuPCIEScanClass(uint8_t classCode, uint8_t subClassCode, int *bus_, int *dev_, int *func_) {

$LN19:
	mov	QWORD PTR [rsp+32], r9
	mov	QWORD PTR [rsp+24], r8
	mov	BYTE PTR [rsp+16], dl
	mov	BYTE PTR [rsp+8], cl
	sub	rsp, 104				; 00000068H

; 358  : 	if (!AuACPIPCIESupported()) {

	call	?AuACPIPCIESupported@@YA_NXZ		; AuACPIPCIESupported
	movzx	eax, al
	test	eax, eax
	jne	SHORT $LN16@AuPCIEScan

; 359  : 		return 0; //pci_scan_class(classCode, subClassCode);

	xor	eax, eax
	jmp	$LN17@AuPCIEScan
$LN16@AuPCIEScan:

; 360  : 	}
; 361  : 
; 362  : 	acpiMcfg *mcfg = AuACPIGetMCFG();

	call	?AuACPIGetMCFG@@YAPEAUacpiMcfg@@XZ	; AuACPIGetMCFG
	mov	QWORD PTR mcfg$[rsp], rax

; 363  : 	acpiMcfgAlloc *allocs = mem_after<acpiMcfgAlloc*>(mcfg);

	mov	rcx, QWORD PTR mcfg$[rsp]
	call	??$mem_after@PEAUacpiMcfgAlloc@@UacpiMcfg@@@@YAPEAUacpiMcfgAlloc@@PEAUacpiMcfg@@@Z ; mem_after<acpiMcfgAlloc * __ptr64,acpiMcfg>
	mov	QWORD PTR allocs$[rsp], rax

; 364  : 	uint16_t pciSegment = 0;

	xor	eax, eax
	mov	WORD PTR pciSegment$[rsp], ax

; 365  : 	if (allocs->pciSegment <= 65535)

	mov	rax, QWORD PTR allocs$[rsp]
	movzx	eax, WORD PTR [rax+8]
	cmp	eax, 65535				; 0000ffffH
	jg	SHORT $LN15@AuPCIEScan

; 366  : 		pciSegment = allocs->pciSegment;

	mov	rax, QWORD PTR allocs$[rsp]
	movzx	eax, WORD PTR [rax+8]
	mov	WORD PTR pciSegment$[rsp], ax

; 367  : 	else

	jmp	SHORT $LN14@AuPCIEScan
$LN15@AuPCIEScan:

; 368  : 		pciSegment = 0;

	xor	eax, eax
	mov	WORD PTR pciSegment$[rsp], ax
$LN14@AuPCIEScan:

; 369  : 
; 370  : 	for (int bus = 0; bus < allocs->endBusNum; bus++){

	mov	DWORD PTR bus$5[rsp], 0
	jmp	SHORT $LN13@AuPCIEScan
$LN12@AuPCIEScan:
	mov	eax, DWORD PTR bus$5[rsp]
	inc	eax
	mov	DWORD PTR bus$5[rsp], eax
$LN13@AuPCIEScan:
	mov	rax, QWORD PTR allocs$[rsp]
	movzx	eax, BYTE PTR [rax+11]
	cmp	DWORD PTR bus$5[rsp], eax
	jge	$LN11@AuPCIEScan

; 371  : 		for (int dev = 0; dev < PCI_DEVICE_PER_BUS; dev++) {

	mov	DWORD PTR dev$2[rsp], 0
	jmp	SHORT $LN10@AuPCIEScan
$LN9@AuPCIEScan:
	mov	eax, DWORD PTR dev$2[rsp]
	inc	eax
	mov	DWORD PTR dev$2[rsp], eax
$LN10@AuPCIEScan:
	cmp	DWORD PTR dev$2[rsp], 32		; 00000020H
	jge	$LN8@AuPCIEScan

; 372  : 			for (int func = 0; func < PCI_FUNCTION_PER_DEVICE; func++) {

	mov	DWORD PTR func$3[rsp], 0
	jmp	SHORT $LN7@AuPCIEScan
$LN6@AuPCIEScan:
	mov	eax, DWORD PTR func$3[rsp]
	inc	eax
	mov	DWORD PTR func$3[rsp], eax
$LN7@AuPCIEScan:
	cmp	DWORD PTR func$3[rsp], 8
	jge	$LN5@AuPCIEScan

; 373  : 				uint64_t address = AuPCIEGetDevice(pciSegment, bus, dev, func);

	mov	r9d, DWORD PTR func$3[rsp]
	mov	r8d, DWORD PTR dev$2[rsp]
	mov	edx, DWORD PTR bus$5[rsp]
	movzx	ecx, WORD PTR pciSegment$[rsp]
	call	?AuPCIEGetDevice@@YA_KGHHH@Z		; AuPCIEGetDevice
	mov	QWORD PTR address$6[rsp], rax

; 374  : 
; 375  : 				if (address == 0xFFFFFFFF)

	mov	eax, -1					; ffffffffH
	cmp	QWORD PTR address$6[rsp], rax
	jne	SHORT $LN4@AuPCIEScan

; 376  : 					continue;

	jmp	SHORT $LN6@AuPCIEScan
$LN4@AuPCIEScan:

; 377  : 				uint8_t class_code = AuPCIERead(address, PCI_CLASS, bus, dev, func);

	mov	eax, DWORD PTR func$3[rsp]
	mov	DWORD PTR [rsp+32], eax
	mov	r9d, DWORD PTR dev$2[rsp]
	mov	r8d, DWORD PTR bus$5[rsp]
	mov	edx, 11
	mov	rcx, QWORD PTR address$6[rsp]
	call	AuPCIERead
	mov	BYTE PTR class_code$4[rsp], al

; 378  : 				uint8_t sub_ClassCode = AuPCIERead(address, PCI_SUBCLASS, bus, dev, func);

	mov	eax, DWORD PTR func$3[rsp]
	mov	DWORD PTR [rsp+32], eax
	mov	r9d, DWORD PTR dev$2[rsp]
	mov	r8d, DWORD PTR bus$5[rsp]
	mov	edx, 10
	mov	rcx, QWORD PTR address$6[rsp]
	call	AuPCIERead
	mov	BYTE PTR sub_ClassCode$1[rsp], al

; 379  : 				if (classCode == 0xFF || sub_ClassCode == 0xFF)

	movzx	eax, BYTE PTR classCode$[rsp]
	cmp	eax, 255				; 000000ffH
	je	SHORT $LN2@AuPCIEScan
	movzx	eax, BYTE PTR sub_ClassCode$1[rsp]
	cmp	eax, 255				; 000000ffH
	jne	SHORT $LN3@AuPCIEScan
$LN2@AuPCIEScan:

; 380  : 					continue;

	jmp	$LN6@AuPCIEScan
$LN3@AuPCIEScan:

; 381  : 				if (class_code == classCode && sub_ClassCode == subClassCode) {

	movzx	eax, BYTE PTR class_code$4[rsp]
	movzx	ecx, BYTE PTR classCode$[rsp]
	cmp	eax, ecx
	jne	SHORT $LN1@AuPCIEScan
	movzx	eax, BYTE PTR sub_ClassCode$1[rsp]
	movzx	ecx, BYTE PTR subClassCode$[rsp]
	cmp	eax, ecx
	jne	SHORT $LN1@AuPCIEScan

; 382  : 					*bus_ = bus;

	mov	rax, QWORD PTR bus_$[rsp]
	mov	ecx, DWORD PTR bus$5[rsp]
	mov	DWORD PTR [rax], ecx

; 383  : 					*dev_ = dev;

	mov	rax, QWORD PTR dev_$[rsp]
	mov	ecx, DWORD PTR dev$2[rsp]
	mov	DWORD PTR [rax], ecx

; 384  : 					*func_ = func;

	mov	rax, QWORD PTR func_$[rsp]
	mov	ecx, DWORD PTR func$3[rsp]
	mov	DWORD PTR [rax], ecx

; 385  : 					return address;

	mov	rax, QWORD PTR address$6[rsp]
	jmp	SHORT $LN17@AuPCIEScan
$LN1@AuPCIEScan:

; 386  : 				}
; 387  : 			}

	jmp	$LN6@AuPCIEScan
$LN5@AuPCIEScan:

; 388  : 		}

	jmp	$LN9@AuPCIEScan
$LN8@AuPCIEScan:

; 389  : 	}

	jmp	$LN12@AuPCIEScan
$LN11@AuPCIEScan:

; 390  : 
; 391  : 	return 0xFFFFFFFF;

	mov	eax, -1					; ffffffffH
$LN17@AuPCIEScan:

; 392  : }

	add	rsp, 104				; 00000068H
	ret	0
AuPCIEScanClass ENDP
_TEXT	ENDS
; Function compile flags: /Odtpy
; File e:\xeneva project\aurora\kernel\pcie.cpp
_TEXT	SEGMENT
bus$1 = 48
dev$2 = 52
func$3 = 56
sub_ClassCode$4 = 60
pciSegment$ = 64
prog_if$5 = 68
class_code$6 = 69
address$7 = 72
allocs$ = 80
mcfg$ = 88
classCode$ = 112
subClassCode$ = 120
progIf$ = 128
bus_$ = 136
dev_$ = 144
func_$ = 152
AuPCIEScanClassIF PROC

; 404  : uint64_t AuPCIEScanClassIF(uint8_t classCode, uint8_t subClassCode, uint8_t progIf, int *bus_, int *dev_, int *func_) {

$LN18:
	mov	QWORD PTR [rsp+32], r9
	mov	BYTE PTR [rsp+24], r8b
	mov	BYTE PTR [rsp+16], dl
	mov	BYTE PTR [rsp+8], cl
	sub	rsp, 104				; 00000068H

; 405  : 	if (!AuACPIPCIESupported()) {

	call	?AuACPIPCIESupported@@YA_NXZ		; AuACPIPCIESupported
	movzx	eax, al
	test	eax, eax
	jne	SHORT $LN15@AuPCIEScan

; 406  : 		return 0; //pci_scan_class(classCode, subClassCode);

	xor	eax, eax
	jmp	$LN16@AuPCIEScan
$LN15@AuPCIEScan:

; 407  : 	}
; 408  : 
; 409  : 	acpiMcfg *mcfg = AuACPIGetMCFG();

	call	?AuACPIGetMCFG@@YAPEAUacpiMcfg@@XZ	; AuACPIGetMCFG
	mov	QWORD PTR mcfg$[rsp], rax

; 410  : 	acpiMcfgAlloc *allocs = mem_after<acpiMcfgAlloc*>(mcfg);

	mov	rcx, QWORD PTR mcfg$[rsp]
	call	??$mem_after@PEAUacpiMcfgAlloc@@UacpiMcfg@@@@YAPEAUacpiMcfgAlloc@@PEAUacpiMcfg@@@Z ; mem_after<acpiMcfgAlloc * __ptr64,acpiMcfg>
	mov	QWORD PTR allocs$[rsp], rax

; 411  : 	uint16_t pciSegment = 0;

	xor	eax, eax
	mov	WORD PTR pciSegment$[rsp], ax

; 412  : 	if (allocs->pciSegment <= 65535)

	mov	rax, QWORD PTR allocs$[rsp]
	movzx	eax, WORD PTR [rax+8]
	cmp	eax, 65535				; 0000ffffH
	jg	SHORT $LN14@AuPCIEScan

; 413  : 		pciSegment = allocs->pciSegment;

	mov	rax, QWORD PTR allocs$[rsp]
	movzx	eax, WORD PTR [rax+8]
	mov	WORD PTR pciSegment$[rsp], ax

; 414  : 	else

	jmp	SHORT $LN13@AuPCIEScan
$LN14@AuPCIEScan:

; 415  : 		pciSegment = 0;

	xor	eax, eax
	mov	WORD PTR pciSegment$[rsp], ax
$LN13@AuPCIEScan:

; 416  : 
; 417  : 	for (int bus = 0; bus < allocs->endBusNum; bus++){

	mov	DWORD PTR bus$1[rsp], 0
	jmp	SHORT $LN12@AuPCIEScan
$LN11@AuPCIEScan:
	mov	eax, DWORD PTR bus$1[rsp]
	inc	eax
	mov	DWORD PTR bus$1[rsp], eax
$LN12@AuPCIEScan:
	mov	rax, QWORD PTR allocs$[rsp]
	movzx	eax, BYTE PTR [rax+11]
	cmp	DWORD PTR bus$1[rsp], eax
	jge	$LN10@AuPCIEScan

; 418  : 		for (int dev = 0; dev < PCI_DEVICE_PER_BUS; dev++) {

	mov	DWORD PTR dev$2[rsp], 0
	jmp	SHORT $LN9@AuPCIEScan
$LN8@AuPCIEScan:
	mov	eax, DWORD PTR dev$2[rsp]
	inc	eax
	mov	DWORD PTR dev$2[rsp], eax
$LN9@AuPCIEScan:
	cmp	DWORD PTR dev$2[rsp], 32		; 00000020H
	jge	$LN7@AuPCIEScan

; 419  : 			for (int func = 0; func < PCI_FUNCTION_PER_DEVICE; func++) {

	mov	DWORD PTR func$3[rsp], 0
	jmp	SHORT $LN6@AuPCIEScan
$LN5@AuPCIEScan:
	mov	eax, DWORD PTR func$3[rsp]
	inc	eax
	mov	DWORD PTR func$3[rsp], eax
$LN6@AuPCIEScan:
	cmp	DWORD PTR func$3[rsp], 8
	jge	$LN4@AuPCIEScan

; 420  : 				uint64_t address = AuPCIEGetDevice(pciSegment, bus, dev, func);

	mov	r9d, DWORD PTR func$3[rsp]
	mov	r8d, DWORD PTR dev$2[rsp]
	mov	edx, DWORD PTR bus$1[rsp]
	movzx	ecx, WORD PTR pciSegment$[rsp]
	call	?AuPCIEGetDevice@@YA_KGHHH@Z		; AuPCIEGetDevice
	mov	QWORD PTR address$7[rsp], rax

; 421  : 
; 422  : 				if (address == 0xFFFFFFFF)

	mov	eax, -1					; ffffffffH
	cmp	QWORD PTR address$7[rsp], rax
	jne	SHORT $LN3@AuPCIEScan

; 423  : 					continue;

	jmp	SHORT $LN5@AuPCIEScan
$LN3@AuPCIEScan:

; 424  : 				uint8_t class_code = AuPCIERead(address, PCI_CLASS, bus, dev, func);

	mov	eax, DWORD PTR func$3[rsp]
	mov	DWORD PTR [rsp+32], eax
	mov	r9d, DWORD PTR dev$2[rsp]
	mov	r8d, DWORD PTR bus$1[rsp]
	mov	edx, 11
	mov	rcx, QWORD PTR address$7[rsp]
	call	AuPCIERead
	mov	BYTE PTR class_code$6[rsp], al

; 425  : 				uint8_t sub_ClassCode = AuPCIERead(address, PCI_SUBCLASS, bus, dev, func);

	mov	eax, DWORD PTR func$3[rsp]
	mov	DWORD PTR [rsp+32], eax
	mov	r9d, DWORD PTR dev$2[rsp]
	mov	r8d, DWORD PTR bus$1[rsp]
	mov	edx, 10
	mov	rcx, QWORD PTR address$7[rsp]
	call	AuPCIERead
	mov	BYTE PTR sub_ClassCode$4[rsp], al

; 426  : 				uint8_t prog_if = AuPCIERead(address, PCI_PROG_IF, bus, dev, func);

	mov	eax, DWORD PTR func$3[rsp]
	mov	DWORD PTR [rsp+32], eax
	mov	r9d, DWORD PTR dev$2[rsp]
	mov	r8d, DWORD PTR bus$1[rsp]
	mov	edx, 9
	mov	rcx, QWORD PTR address$7[rsp]
	call	AuPCIERead
	mov	BYTE PTR prog_if$5[rsp], al

; 427  : 				if (classCode == 0xFF)

	movzx	eax, BYTE PTR classCode$[rsp]
	cmp	eax, 255				; 000000ffH
	jne	SHORT $LN2@AuPCIEScan

; 428  : 					continue;

	jmp	$LN5@AuPCIEScan
$LN2@AuPCIEScan:

; 429  : 				if (class_code == classCode && sub_ClassCode == subClassCode && prog_if == progIf) {

	movzx	eax, BYTE PTR class_code$6[rsp]
	movzx	ecx, BYTE PTR classCode$[rsp]
	cmp	eax, ecx
	jne	SHORT $LN1@AuPCIEScan
	movzx	eax, BYTE PTR sub_ClassCode$4[rsp]
	movzx	ecx, BYTE PTR subClassCode$[rsp]
	cmp	eax, ecx
	jne	SHORT $LN1@AuPCIEScan
	movzx	eax, BYTE PTR prog_if$5[rsp]
	movzx	ecx, BYTE PTR progIf$[rsp]
	cmp	eax, ecx
	jne	SHORT $LN1@AuPCIEScan

; 430  : 					*bus_ = bus;

	mov	rax, QWORD PTR bus_$[rsp]
	mov	ecx, DWORD PTR bus$1[rsp]
	mov	DWORD PTR [rax], ecx

; 431  : 					*dev_ = dev;

	mov	rax, QWORD PTR dev_$[rsp]
	mov	ecx, DWORD PTR dev$2[rsp]
	mov	DWORD PTR [rax], ecx

; 432  : 					*func_ = func;

	mov	rax, QWORD PTR func_$[rsp]
	mov	ecx, DWORD PTR func$3[rsp]
	mov	DWORD PTR [rax], ecx

; 433  : 					return address;

	mov	rax, QWORD PTR address$7[rsp]
	jmp	SHORT $LN16@AuPCIEScan
$LN1@AuPCIEScan:

; 434  : 				}
; 435  : 			}

	jmp	$LN5@AuPCIEScan
$LN4@AuPCIEScan:

; 436  : 		}

	jmp	$LN8@AuPCIEScan
$LN7@AuPCIEScan:

; 437  : 	}

	jmp	$LN11@AuPCIEScan
$LN10@AuPCIEScan:

; 438  : 
; 439  : 	return 0xFFFFFFFF;

	mov	eax, -1					; ffffffffH
$LN16@AuPCIEScan:

; 440  : }

	add	rsp, 104				; 00000068H
	ret	0
AuPCIEScanClassIF ENDP
_TEXT	ENDS
; Function compile flags: /Odtpy
; File e:\xeneva project\aurora\kernel\pcie.cpp
_TEXT	SEGMENT
value$ = 64
capptr$1 = 68
msctl$2 = 72
tv138 = 76
tv134 = 77
cap_reg$3 = 80
maskcap$4 = 84
bit64_cap$5 = 85
msi_reg$6 = 88
status$ = 96
msi_data$7 = 104
msi_addr$8 = 112
cap_reg2$9 = 120
device$ = 144
vector$ = 152
bus$ = 160
dev$ = 168
func$ = 176
AuPCIEAllocMSI PROC

; 453  : bool AuPCIEAllocMSI(uint64_t device, size_t vector, int bus, int dev, int func) {

$LN16:
	mov	DWORD PTR [rsp+32], r9d
	mov	DWORD PTR [rsp+24], r8d
	mov	QWORD PTR [rsp+16], rdx
	mov	QWORD PTR [rsp+8], rcx
	sub	rsp, 136				; 00000088H

; 454  : 	if (!AuACPIPCIESupported())

	call	?AuACPIPCIESupported@@YA_NXZ		; AuACPIPCIESupported
	movzx	eax, al
	test	eax, eax
	jne	SHORT $LN9@AuPCIEAllo

; 455  : 		return false;

	xor	al, al
	jmp	$LN10@AuPCIEAllo
$LN9@AuPCIEAllo:

; 456  : 
; 457  : 	bool value = false;

	mov	BYTE PTR value$[rsp], 0

; 458  : 	uint64_t status = AuPCIERead64(device, PCI_COMMAND, 4, bus, dev, func);

	mov	eax, DWORD PTR func$[rsp]
	mov	DWORD PTR [rsp+40], eax
	mov	eax, DWORD PTR dev$[rsp]
	mov	DWORD PTR [rsp+32], eax
	mov	r9d, DWORD PTR bus$[rsp]
	mov	r8d, 4
	mov	edx, 4
	mov	rcx, QWORD PTR device$[rsp]
	call	AuPCIERead64
	mov	QWORD PTR status$[rsp], rax

; 459  : 	status >>= 16;

	mov	rax, QWORD PTR status$[rsp]
	shr	rax, 16
	mov	QWORD PTR status$[rsp], rax

; 460  : 	if ((status & (1 << 4)) != 0) {

	mov	rax, QWORD PTR status$[rsp]
	and	rax, 16
	test	rax, rax
	je	$LN8@AuPCIEAllo

; 461  : 		uint32_t capptr = AuPCIERead64(device, PCI_CAPABILITIES_PTR, 4, bus, dev, func);

	mov	eax, DWORD PTR func$[rsp]
	mov	DWORD PTR [rsp+40], eax
	mov	eax, DWORD PTR dev$[rsp]
	mov	DWORD PTR [rsp+32], eax
	mov	r9d, DWORD PTR bus$[rsp]
	mov	r8d, 4
	mov	edx, 52					; 00000034H
	mov	rcx, QWORD PTR device$[rsp]
	call	AuPCIERead64
	mov	DWORD PTR capptr$1[rsp], eax

; 462  : 		capptr &= 0xFF;

	mov	eax, DWORD PTR capptr$1[rsp]
	and	eax, 255				; 000000ffH
	mov	DWORD PTR capptr$1[rsp], eax

; 463  : 		uint32_t cap_reg = 0;

	mov	DWORD PTR cap_reg$3[rsp], 0

; 464  : 		uint32_t msi_reg = 0;

	mov	DWORD PTR msi_reg$6[rsp], 0
$LN7@AuPCIEAllo:

; 465  : 		while (capptr != 0) {

	cmp	DWORD PTR capptr$1[rsp], 0
	je	$LN6@AuPCIEAllo

; 466  : 			cap_reg = AuPCIERead64(device, capptr, 4, bus, dev, func);

	mov	eax, DWORD PTR func$[rsp]
	mov	DWORD PTR [rsp+40], eax
	mov	eax, DWORD PTR dev$[rsp]
	mov	DWORD PTR [rsp+32], eax
	mov	r9d, DWORD PTR bus$[rsp]
	mov	r8d, 4
	mov	edx, DWORD PTR capptr$1[rsp]
	mov	rcx, QWORD PTR device$[rsp]
	call	AuPCIERead64
	mov	DWORD PTR cap_reg$3[rsp], eax

; 467  : 			if ((cap_reg & 0xff) == 0x5) {

	mov	eax, DWORD PTR cap_reg$3[rsp]
	and	eax, 255				; 000000ffH
	cmp	eax, 5
	jne	$LN5@AuPCIEAllo

; 468  : 				msi_reg = cap_reg;

	mov	eax, DWORD PTR cap_reg$3[rsp]
	mov	DWORD PTR msi_reg$6[rsp], eax

; 469  : 				uint16_t msctl = msi_reg >> 16;

	mov	eax, DWORD PTR msi_reg$6[rsp]
	shr	eax, 16
	mov	WORD PTR msctl$2[rsp], ax

; 470  : 				bool bit64_cap = (msctl & (1 << 7));

	movzx	eax, WORD PTR msctl$2[rsp]
	and	eax, 128				; 00000080H
	test	eax, eax
	je	SHORT $LN12@AuPCIEAllo
	mov	BYTE PTR tv134[rsp], 1
	jmp	SHORT $LN13@AuPCIEAllo
$LN12@AuPCIEAllo:
	mov	BYTE PTR tv134[rsp], 0
$LN13@AuPCIEAllo:
	movzx	eax, BYTE PTR tv134[rsp]
	mov	BYTE PTR bit64_cap$5[rsp], al

; 471  : 				bool maskcap = (msctl & (1 << 8));

	movzx	eax, WORD PTR msctl$2[rsp]
	and	eax, 256				; 00000100H
	test	eax, eax
	je	SHORT $LN14@AuPCIEAllo
	mov	BYTE PTR tv138[rsp], 1
	jmp	SHORT $LN15@AuPCIEAllo
$LN14@AuPCIEAllo:
	mov	BYTE PTR tv138[rsp], 0
$LN15@AuPCIEAllo:
	movzx	eax, BYTE PTR tv138[rsp]
	mov	BYTE PTR maskcap$4[rsp], al

; 472  : 
; 473  : 				uint64_t msi_data = 0;

	mov	QWORD PTR msi_data$7[rsp], 0

; 474  : 
; 475  : 				uint64_t msi_addr = x86_64_cpu_msi_address(&msi_data, vector, 0, 1, 0);

	mov	BYTE PTR [rsp+32], 0
	mov	r9b, 1
	xor	r8d, r8d
	mov	rdx, QWORD PTR vector$[rsp]
	lea	rcx, QWORD PTR msi_data$7[rsp]
	call	?x86_64_cpu_msi_address@@YA_KPEA_K_KIEE@Z ; x86_64_cpu_msi_address
	mov	QWORD PTR msi_addr$8[rsp], rax

; 476  : 				
; 477  : 
; 478  : 				AuPCIEWrite64(device, capptr + 0x4, 4, msi_addr & UINT32_MAX, bus, dev, func);

	mov	eax, -1					; ffffffffH
	mov	rcx, QWORD PTR msi_addr$8[rsp]
	and	rcx, rax
	mov	rax, rcx
	mov	ecx, DWORD PTR capptr$1[rsp]
	add	ecx, 4
	mov	edx, DWORD PTR func$[rsp]
	mov	DWORD PTR [rsp+48], edx
	mov	edx, DWORD PTR dev$[rsp]
	mov	DWORD PTR [rsp+40], edx
	mov	edx, DWORD PTR bus$[rsp]
	mov	DWORD PTR [rsp+32], edx
	mov	r9, rax
	mov	r8d, 4
	mov	edx, ecx
	mov	rcx, QWORD PTR device$[rsp]
	call	AuPCIEWrite64

; 479  : 
; 480  : 				if (bit64_cap) {

	movzx	eax, BYTE PTR bit64_cap$5[rsp]
	test	eax, eax
	je	$LN4@AuPCIEAllo

; 481  : 					AuPCIEWrite64(device, capptr + 0x8, 4, msi_addr >> 32, bus, dev, func);

	mov	rax, QWORD PTR msi_addr$8[rsp]
	shr	rax, 32					; 00000020H
	mov	ecx, DWORD PTR capptr$1[rsp]
	add	ecx, 8
	mov	edx, DWORD PTR func$[rsp]
	mov	DWORD PTR [rsp+48], edx
	mov	edx, DWORD PTR dev$[rsp]
	mov	DWORD PTR [rsp+40], edx
	mov	edx, DWORD PTR bus$[rsp]
	mov	DWORD PTR [rsp+32], edx
	mov	r9, rax
	mov	r8d, 4
	mov	edx, ecx
	mov	rcx, QWORD PTR device$[rsp]
	call	AuPCIEWrite64

; 482  : 					AuPCIEWrite64(device, capptr + 0xC, 2, msi_data & UINT16_MAX, bus, dev, func);

	mov	rax, QWORD PTR msi_data$7[rsp]
	and	rax, 65535				; 0000ffffH
	mov	ecx, DWORD PTR capptr$1[rsp]
	add	ecx, 12
	mov	edx, DWORD PTR func$[rsp]
	mov	DWORD PTR [rsp+48], edx
	mov	edx, DWORD PTR dev$[rsp]
	mov	DWORD PTR [rsp+40], edx
	mov	edx, DWORD PTR bus$[rsp]
	mov	DWORD PTR [rsp+32], edx
	mov	r9, rax
	mov	r8d, 2
	mov	edx, ecx
	mov	rcx, QWORD PTR device$[rsp]
	call	AuPCIEWrite64

; 483  : 				}
; 484  : 				else

	jmp	SHORT $LN3@AuPCIEAllo
$LN4@AuPCIEAllo:

; 485  : 					AuPCIEWrite64(device, capptr + 0x8, 2, msi_data & UINT16_MAX, bus, dev, func);

	mov	rax, QWORD PTR msi_data$7[rsp]
	and	rax, 65535				; 0000ffffH
	mov	ecx, DWORD PTR capptr$1[rsp]
	add	ecx, 8
	mov	edx, DWORD PTR func$[rsp]
	mov	DWORD PTR [rsp+48], edx
	mov	edx, DWORD PTR dev$[rsp]
	mov	DWORD PTR [rsp+40], edx
	mov	edx, DWORD PTR bus$[rsp]
	mov	DWORD PTR [rsp+32], edx
	mov	r9, rax
	mov	r8d, 2
	mov	edx, ecx
	mov	rcx, QWORD PTR device$[rsp]
	call	AuPCIEWrite64
$LN3@AuPCIEAllo:

; 486  : 
; 487  : 
; 488  : 				if (maskcap)

	movzx	eax, BYTE PTR maskcap$4[rsp]
	test	eax, eax
	je	SHORT $LN2@AuPCIEAllo

; 489  : 					AuPCIEWrite64(device, capptr + 0x10, 4, 0, bus, dev, func);

	mov	eax, DWORD PTR capptr$1[rsp]
	add	eax, 16
	mov	ecx, DWORD PTR func$[rsp]
	mov	DWORD PTR [rsp+48], ecx
	mov	ecx, DWORD PTR dev$[rsp]
	mov	DWORD PTR [rsp+40], ecx
	mov	ecx, DWORD PTR bus$[rsp]
	mov	DWORD PTR [rsp+32], ecx
	xor	r9d, r9d
	mov	r8d, 4
	mov	edx, eax
	mov	rcx, QWORD PTR device$[rsp]
	call	AuPCIEWrite64
$LN2@AuPCIEAllo:

; 490  : 
; 491  : 
; 492  : 
; 493  : 				msctl |= 1;

	movzx	eax, WORD PTR msctl$2[rsp]
	or	eax, 1
	mov	WORD PTR msctl$2[rsp], ax

; 494  : 
; 495  : 				cap_reg = msi_reg & UINT16_MAX | msctl << 16;

	mov	eax, DWORD PTR msi_reg$6[rsp]
	and	eax, 65535				; 0000ffffH
	movzx	ecx, WORD PTR msctl$2[rsp]
	shl	ecx, 16
	or	eax, ecx
	mov	DWORD PTR cap_reg$3[rsp], eax

; 496  : 				AuPCIEWrite64(device, capptr, 4, cap_reg & UINT32_MAX, bus, dev, func);

	mov	eax, DWORD PTR cap_reg$3[rsp]
	mov	ecx, DWORD PTR func$[rsp]
	mov	DWORD PTR [rsp+48], ecx
	mov	ecx, DWORD PTR dev$[rsp]
	mov	DWORD PTR [rsp+40], ecx
	mov	ecx, DWORD PTR bus$[rsp]
	mov	DWORD PTR [rsp+32], ecx
	mov	r9d, eax
	mov	r8d, 4
	mov	edx, DWORD PTR capptr$1[rsp]
	mov	rcx, QWORD PTR device$[rsp]
	call	AuPCIEWrite64

; 497  : 				uint32_t cap_reg2 = AuPCIERead64(device, capptr, 4, bus, dev, func);

	mov	eax, DWORD PTR func$[rsp]
	mov	DWORD PTR [rsp+40], eax
	mov	eax, DWORD PTR dev$[rsp]
	mov	DWORD PTR [rsp+32], eax
	mov	r9d, DWORD PTR bus$[rsp]
	mov	r8d, 4
	mov	edx, DWORD PTR capptr$1[rsp]
	mov	rcx, QWORD PTR device$[rsp]
	call	AuPCIERead64
	mov	DWORD PTR cap_reg2$9[rsp], eax

; 498  : 				value = true; //MSI Allocated

	mov	BYTE PTR value$[rsp], 1

; 499  : 				break;

	jmp	SHORT $LN6@AuPCIEAllo
$LN5@AuPCIEAllo:

; 500  : 			}
; 501  : 
; 502  : 			if ((cap_reg & 0xff) == 0x11) {

	mov	eax, DWORD PTR cap_reg$3[rsp]
	and	eax, 255				; 000000ffH
	cmp	eax, 17
	jne	SHORT $LN1@AuPCIEAllo

; 503  : 				value = true; //MSI-X Allocated: not implemented

	mov	BYTE PTR value$[rsp], 1

; 504  : 				break;

	jmp	SHORT $LN6@AuPCIEAllo
$LN1@AuPCIEAllo:

; 505  : 			}
; 506  : 			capptr = ((cap_reg >> 8) & 0xff);   //((cap_reg >> 8) & 0xFF) / 4;

	mov	eax, DWORD PTR cap_reg$3[rsp]
	shr	eax, 8
	and	eax, 255				; 000000ffH
	mov	DWORD PTR capptr$1[rsp], eax

; 507  : 		}

	jmp	$LN7@AuPCIEAllo
$LN6@AuPCIEAllo:
$LN8@AuPCIEAllo:

; 508  : 	}
; 509  : 
; 510  : 	return value;

	movzx	eax, BYTE PTR value$[rsp]
$LN10@AuPCIEAllo:

; 511  : }

	add	rsp, 136				; 00000088H
	ret	0
AuPCIEAllocMSI ENDP
_TEXT	ENDS
; Function compile flags: /Odtpy
; File e:\xeneva project\aurora\kernel\pcie.cpp
_TEXT	SEGMENT
allocs$ = 32
addr$ = 40
mcfg$ = 48
seg$ = 80
bus$ = 88
dev$ = 96
func$ = 104
?AuPCIEGetDevice@@YA_KGHHH@Z PROC			; AuPCIEGetDevice

; 43   : uint64_t AuPCIEGetDevice(uint16_t seg, int bus, int dev, int func) {

$LN7:
	mov	DWORD PTR [rsp+32], r9d
	mov	DWORD PTR [rsp+24], r8d
	mov	DWORD PTR [rsp+16], edx
	mov	WORD PTR [rsp+8], cx
	sub	rsp, 72					; 00000048H

; 44   : 	if (bus > 255)

	cmp	DWORD PTR bus$[rsp], 255		; 000000ffH
	jle	SHORT $LN4@AuPCIEGetD

; 45   : 		return 0;

	xor	eax, eax
	jmp	$LN5@AuPCIEGetD
$LN4@AuPCIEGetD:

; 46   : 	if (dev > 31)

	cmp	DWORD PTR dev$[rsp], 31
	jle	SHORT $LN3@AuPCIEGetD

; 47   : 		return 0;

	xor	eax, eax
	jmp	$LN5@AuPCIEGetD
$LN3@AuPCIEGetD:

; 48   : 	if (func > 7)

	cmp	DWORD PTR func$[rsp], 7
	jle	SHORT $LN2@AuPCIEGetD

; 49   : 		return 0;

	xor	eax, eax
	jmp	$LN5@AuPCIEGetD
$LN2@AuPCIEGetD:

; 50   : 
; 51   : 	uint64_t addr = 0;

	mov	QWORD PTR addr$[rsp], 0

; 52   : 	acpiMcfg* mcfg = AuACPIGetMCFG();

	call	?AuACPIGetMCFG@@YAPEAUacpiMcfg@@XZ	; AuACPIGetMCFG
	mov	QWORD PTR mcfg$[rsp], rax

; 53   : 	acpiMcfgAlloc* allocs = mem_after<acpiMcfgAlloc*>(mcfg);

	mov	rcx, QWORD PTR mcfg$[rsp]
	call	??$mem_after@PEAUacpiMcfgAlloc@@UacpiMcfg@@@@YAPEAUacpiMcfgAlloc@@PEAUacpiMcfg@@@Z ; mem_after<acpiMcfgAlloc * __ptr64,acpiMcfg>
	mov	QWORD PTR allocs$[rsp], rax

; 54   : 	if (allocs->startBusNum <= bus && bus <= allocs->endBusNum){

	mov	rax, QWORD PTR allocs$[rsp]
	movzx	eax, BYTE PTR [rax+10]
	cmp	eax, DWORD PTR bus$[rsp]
	jg	SHORT $LN1@AuPCIEGetD
	mov	rax, QWORD PTR allocs$[rsp]
	movzx	eax, BYTE PTR [rax+11]
	cmp	DWORD PTR bus$[rsp], eax
	jg	SHORT $LN1@AuPCIEGetD

; 55   : 		addr = allocs->baseAddress + ((bus - allocs->startBusNum) << 20) |
; 56   : 			(dev << 15) | (func << 12);

	mov	rax, QWORD PTR allocs$[rsp]
	movzx	eax, BYTE PTR [rax+10]
	mov	ecx, DWORD PTR bus$[rsp]
	sub	ecx, eax
	mov	eax, ecx
	shl	eax, 20
	cdqe
	mov	rcx, QWORD PTR allocs$[rsp]
	mov	rcx, QWORD PTR [rcx]
	add	rcx, rax
	mov	rax, rcx
	mov	ecx, DWORD PTR dev$[rsp]
	shl	ecx, 15
	movsxd	rcx, ecx
	or	rax, rcx
	mov	ecx, DWORD PTR func$[rsp]
	shl	ecx, 12
	movsxd	rcx, ecx
	or	rax, rcx
	mov	QWORD PTR addr$[rsp], rax

; 57   : 		return addr;

	mov	rax, QWORD PTR addr$[rsp]
	jmp	SHORT $LN5@AuPCIEGetD
$LN1@AuPCIEGetD:

; 58   : 	}
; 59   : 
; 60   : 	return UINT64_MAX;

	mov	rax, -1
$LN5@AuPCIEGetD:

; 61   : }

	add	rsp, 72					; 00000048H
	ret	0
?AuPCIEGetDevice@@YA_KGHHH@Z ENDP			; AuPCIEGetDevice
_TEXT	ENDS
END
