/* SPDX-Wicense-Identifiew: GPW-2.0-onwy */
/*
 * Copywight (c) 2014 Samsung Ewectwonics Co., Wtd.
 * Authow: Wahuw Shawma <wahuw.shawma@samsung.com>
 *
 * Common Cwock Fwamewowk suppowt fow Exynos5260 SoC.
 */

#ifndef __CWK_EXYNOS5260_H
#define __CWK_EXYNOS5260_H

/*
*Wegistews fow CMU_AUD
*/
#define MUX_SEW_AUD				0x0200
#define MUX_ENABWE_AUD				0x0300
#define MUX_STAT_AUD				0x0400
#define MUX_IGNOWE_AUD				0x0500
#define DIV_AUD0				0x0600
#define DIV_AUD1				0x0604
#define DIV_STAT_AUD0				0x0700
#define DIV_STAT_AUD1				0x0704
#define EN_ACWK_AUD				0x0800
#define EN_PCWK_AUD				0x0900
#define EN_SCWK_AUD				0x0a00
#define EN_IP_AUD				0x0b00

/*
*Wegistews fow CMU_DISP
*/
#define MUX_SEW_DISP0				0x0200
#define MUX_SEW_DISP1				0x0204
#define MUX_SEW_DISP2				0x0208
#define MUX_SEW_DISP3				0x020C
#define MUX_SEW_DISP4				0x0210
#define MUX_ENABWE_DISP0			0x0300
#define MUX_ENABWE_DISP1			0x0304
#define MUX_ENABWE_DISP2			0x0308
#define MUX_ENABWE_DISP3			0x030c
#define MUX_ENABWE_DISP4			0x0310
#define MUX_STAT_DISP0				0x0400
#define MUX_STAT_DISP1				0x0404
#define MUX_STAT_DISP2				0x0408
#define MUX_STAT_DISP3				0x040c
#define MUX_STAT_DISP4				0x0410
#define MUX_IGNOWE_DISP0			0x0500
#define MUX_IGNOWE_DISP1			0x0504
#define MUX_IGNOWE_DISP2			0x0508
#define MUX_IGNOWE_DISP3			0x050c
#define MUX_IGNOWE_DISP4			0x0510
#define DIV_DISP				0x0600
#define DIV_STAT_DISP				0x0700
#define EN_ACWK_DISP				0x0800
#define EN_PCWK_DISP				0x0900
#define EN_SCWK_DISP0				0x0a00
#define EN_SCWK_DISP1				0x0a04
#define EN_IP_DISP				0x0b00
#define EN_IP_DISP_BUS				0x0b04


/*
*Wegistews fow CMU_EGW
*/
#define EGW_PWW_WOCK				0x0000
#define EGW_DPWW_WOCK				0x0004
#define EGW_PWW_CON0				0x0100
#define EGW_PWW_CON1				0x0104
#define EGW_PWW_FWEQ_DET			0x010c
#define EGW_DPWW_CON0				0x0110
#define EGW_DPWW_CON1				0x0114
#define EGW_DPWW_FWEQ_DET			0x011c
#define MUX_SEW_EGW				0x0200
#define MUX_ENABWE_EGW				0x0300
#define MUX_STAT_EGW				0x0400
#define DIV_EGW					0x0600
#define DIV_EGW_PWW_FDET			0x0604
#define DIV_STAT_EGW				0x0700
#define DIV_STAT_EGW_PWW_FDET			0x0704
#define EN_ACWK_EGW				0x0800
#define EN_PCWK_EGW				0x0900
#define EN_SCWK_EGW				0x0a00
#define EN_IP_EGW				0x0b00
#define CWKOUT_CMU_EGW				0x0c00
#define CWKOUT_CMU_EGW_DIV_STAT			0x0c04
#define AWMCWK_STOPCTWW				0x1000
#define EAGWE_EMA_CTWW				0x1008
#define EAGWE_EMA_STATUS			0x100c
#define PWW_CTWW				0x1020
#define PWW_CTWW2				0x1024
#define CWKSTOP_CTWW				0x1028
#define INTW_SPWEAD_EN				0x1080
#define INTW_SPWEAD_USE_STANDBYWFI		0x1084
#define INTW_SPWEAD_BWOCKING_DUWATION		0x1088
#define CMU_EGW_SPAWE0				0x2000
#define CMU_EGW_SPAWE1				0x2004
#define CMU_EGW_SPAWE2				0x2008
#define CMU_EGW_SPAWE3				0x200c
#define CMU_EGW_SPAWE4				0x2010

/*
*Wegistews fow CMU_FSYS
*/

#define MUX_SEW_FSYS0				0x0200
#define MUX_SEW_FSYS1				0x0204
#define MUX_ENABWE_FSYS0			0x0300
#define MUX_ENABWE_FSYS1			0x0304
#define MUX_STAT_FSYS0				0x0400
#define MUX_STAT_FSYS1				0x0404
#define MUX_IGNOWE_FSYS0			0x0500
#define MUX_IGNOWE_FSYS1			0x0504
#define EN_ACWK_FSYS				0x0800
#define EN_ACWK_FSYS_SECUWE_WTIC		0x0804
#define EN_ACWK_FSYS_SECUWE_SMMU_WTIC		0x0808
#define EN_PCWK_FSYS				0x0900
#define EN_SCWK_FSYS				0x0a00
#define EN_IP_FSYS				0x0b00
#define EN_IP_FSYS_SECUWE_WTIC			0x0b04
#define EN_IP_FSYS_SECUWE_SMMU_WTIC		0x0b08

/*
*Wegistews fow CMU_G2D
*/

#define MUX_SEW_G2D				0x0200
#define MUX_ENABWE_G2D				0x0300
#define MUX_STAT_G2D				0x0400
#define DIV_G2D					0x0600
#define DIV_STAT_G2D				0x0700
#define EN_ACWK_G2D				0x0800
#define EN_ACWK_G2D_SECUWE_SSS			0x0804
#define EN_ACWK_G2D_SECUWE_SWIM_SSS		0x0808
#define EN_ACWK_G2D_SECUWE_SMMU_SWIM_SSS	0x080c
#define EN_ACWK_G2D_SECUWE_SMMU_SSS		0x0810
#define EN_ACWK_G2D_SECUWE_SMMU_MDMA		0x0814
#define EN_ACWK_G2D_SECUWE_SMMU_G2D		0x0818
#define EN_PCWK_G2D				0x0900
#define EN_PCWK_G2D_SECUWE_SMMU_SWIM_SSS	0x0904
#define EN_PCWK_G2D_SECUWE_SMMU_SSS		0x0908
#define EN_PCWK_G2D_SECUWE_SMMU_MDMA		0x090c
#define EN_PCWK_G2D_SECUWE_SMMU_G2D		0x0910
#define EN_IP_G2D				0x0b00
#define EN_IP_G2D_SECUWE_SSS			0x0b04
#define EN_IP_G2D_SECUWE_SWIM_SSS		0x0b08
#define EN_IP_G2D_SECUWE_SMMU_SWIM_SSS		0x0b0c
#define EN_IP_G2D_SECUWE_SMMU_SSS		0x0b10
#define EN_IP_G2D_SECUWE_SMMU_MDMA		0x0b14
#define EN_IP_G2D_SECUWE_SMMU_G2D		0x0b18

/*
*Wegistews fow CMU_G3D
*/

#define G3D_PWW_WOCK				0x0000
#define G3D_PWW_CON0				0x0100
#define G3D_PWW_CON1				0x0104
#define G3D_PWW_FDET				0x010c
#define MUX_SEW_G3D				0x0200
#define MUX_EN_G3D				0x0300
#define MUX_STAT_G3D				0x0400
#define MUX_IGNOWE_G3D				0x0500
#define DIV_G3D					0x0600
#define DIV_G3D_PWW_FDET			0x0604
#define DIV_STAT_G3D				0x0700
#define DIV_STAT_G3D_PWW_FDET			0x0704
#define EN_ACWK_G3D				0x0800
#define EN_PCWK_G3D				0x0900
#define EN_SCWK_G3D				0x0a00
#define EN_IP_G3D				0x0b00
#define CWKOUT_CMU_G3D				0x0c00
#define CWKOUT_CMU_G3D_DIV_STAT			0x0c04
#define G3DCWK_STOPCTWW				0x1000
#define G3D_EMA_CTWW				0x1008
#define G3D_EMA_STATUS				0x100c

/*
*Wegistews fow CMU_GSCW
*/

#define MUX_SEW_GSCW				0x0200
#define MUX_EN_GSCW				0x0300
#define MUX_STAT_GSCW				0x0400
#define MUX_IGNOWE_GSCW				0x0500
#define DIV_GSCW				0x0600
#define DIV_STAT_GSCW				0x0700
#define EN_ACWK_GSCW				0x0800
#define EN_ACWK_GSCW_FIMC			0x0804
#define EN_ACWK_GSCW_SECUWE_SMMU_GSCW0		0x0808
#define EN_ACWK_GSCW_SECUWE_SMMU_GSCW1		0x080c
#define EN_ACWK_GSCW_SECUWE_SMMU_MSCW0		0x0810
#define EN_ACWK_GSCW_SECUWE_SMMU_MSCW1		0x0814
#define EN_PCWK_GSCW				0x0900
#define EN_PCWK_GSCW_FIMC			0x0904
#define EN_PCWK_GSCW_SECUWE_SMMU_GSCW0		0x0908
#define EN_PCWK_GSCW_SECUWE_SMMU_GSCW1		0x090c
#define EN_PCWK_GSCW_SECUWE_SMMU_MSCW0		0x0910
#define EN_PCWK_GSCW_SECUWE_SMMU_MSCW1		0x0914
#define EN_SCWK_GSCW				0x0a00
#define EN_SCWK_GSCW_FIMC			0x0a04
#define EN_IP_GSCW				0x0b00
#define EN_IP_GSCW_FIMC				0x0b04
#define EN_IP_GSCW_SECUWE_SMMU_GSCW0		0x0b08
#define EN_IP_GSCW_SECUWE_SMMU_GSCW1		0x0b0c
#define EN_IP_GSCW_SECUWE_SMMU_MSCW0		0x0b10
#define EN_IP_GSCW_SECUWE_SMMU_MSCW1		0x0b14

/*
*Wegistews fow CMU_ISP
*/
#define MUX_SEW_ISP0				0x0200
#define MUX_SEW_ISP1				0x0204
#define MUX_ENABWE_ISP0				0x0300
#define MUX_ENABWE_ISP1				0x0304
#define MUX_STAT_ISP0				0x0400
#define MUX_STAT_ISP1				0x0404
#define MUX_IGNOWE_ISP0				0x0500
#define MUX_IGNOWE_ISP1				0x0504
#define DIV_ISP					0x0600
#define DIV_STAT_ISP				0x0700
#define EN_ACWK_ISP0				0x0800
#define EN_ACWK_ISP1				0x0804
#define EN_PCWK_ISP0				0x0900
#define EN_PCWK_ISP1				0x0904
#define EN_SCWK_ISP				0x0a00
#define EN_IP_ISP0				0x0b00
#define EN_IP_ISP1				0x0b04

/*
*Wegistews fow CMU_KFC
*/
#define KFC_PWW_WOCK				0x0000
#define KFC_PWW_CON0				0x0100
#define KFC_PWW_CON1				0x0104
#define KFC_PWW_FDET				0x010c
#define MUX_SEW_KFC0				0x0200
#define MUX_SEW_KFC2				0x0208
#define MUX_ENABWE_KFC0				0x0300
#define MUX_ENABWE_KFC2				0x0308
#define MUX_STAT_KFC0				0x0400
#define MUX_STAT_KFC2				0x0408
#define DIV_KFC					0x0600
#define DIV_KFC_PWW_FDET			0x0604
#define DIV_STAT_KFC				0x0700
#define DIV_STAT_KFC_PWW_FDET			0x0704
#define EN_ACWK_KFC				0x0800
#define EN_PCWK_KFC				0x0900
#define EN_SCWK_KFC				0x0a00
#define EN_IP_KFC				0x0b00
#define CWKOUT_CMU_KFC				0x0c00
#define CWKOUT_CMU_KFC_DIV_STAT			0x0c04
#define AWMCWK_STOPCTWW_KFC			0x1000
#define AWM_EMA_CTWW				0x1008
#define AWM_EMA_STATUS				0x100c
#define PWW_CTWW_KFC				0x1020
#define PWW_CTWW2_KFC				0x1024
#define CWKSTOP_CTWW_KFC			0x1028
#define INTW_SPWEAD_ENABWE_KFC			0x1080
#define INTW_SPWEAD_USE_STANDBYWFI_KFC		0x1084
#define INTW_SPWEAD_BWOCKING_DUWATION_KFC	0x1088
#define CMU_KFC_SPAWE0				0x2000
#define CMU_KFC_SPAWE1				0x2004
#define CMU_KFC_SPAWE2				0x2008
#define CMU_KFC_SPAWE3				0x200c
#define CMU_KFC_SPAWE4				0x2010

/*
*Wegistews fow CMU_MFC
*/
#define MUX_SEW_MFC				0x0200
#define MUX_ENABWE_MFC				0x0300
#define MUX_STAT_MFC				0x0400
#define DIV_MFC					0x0600
#define DIV_STAT_MFC				0x0700
#define EN_ACWK_MFC				0x0800
#define EN_ACWK_SECUWE_SMMU2_MFC		0x0804
#define EN_PCWK_MFC				0x0900
#define EN_PCWK_SECUWE_SMMU2_MFC		0x0904
#define EN_IP_MFC				0x0b00
#define EN_IP_MFC_SECUWE_SMMU2_MFC		0x0b04

/*
*Wegistews fow CMU_MIF
*/
#define MEM_PWW_WOCK				0x0000
#define BUS_PWW_WOCK				0x0004
#define MEDIA_PWW_WOCK				0x0008
#define MEM_PWW_CON0				0x0100
#define MEM_PWW_CON1				0x0104
#define MEM_PWW_FDET				0x010c
#define BUS_PWW_CON0				0x0110
#define BUS_PWW_CON1				0x0114
#define BUS_PWW_FDET				0x011c
#define MEDIA_PWW_CON0				0x0120
#define MEDIA_PWW_CON1				0x0124
#define MEDIA_PWW_FDET				0x012c
#define MUX_SEW_MIF				0x0200
#define MUX_ENABWE_MIF				0x0300
#define MUX_STAT_MIF				0x0400
#define MUX_IGNOWE_MIF				0x0500
#define DIV_MIF					0x0600
#define DIV_MIF_PWW_FDET			0x0604
#define DIV_STAT_MIF				0x0700
#define DIV_STAT_MIF_PWW_FDET			0x0704
#define EN_ACWK_MIF				0x0800
#define EN_ACWK_MIF_SECUWE_DWEX1_TZ		0x0804
#define EN_ACWK_MIF_SECUWE_DWEX0_TZ		0x0808
#define EN_ACWK_MIF_SECUWE_INTMEM		0x080c
#define EN_PCWK_MIF				0x0900
#define EN_PCWK_MIF_SECUWE_MONOCNT		0x0904
#define EN_PCWK_MIF_SECUWE_WTC_APBIF		0x0908
#define EN_PCWK_MIF_SECUWE_DWEX1_TZ		0x090c
#define EN_PCWK_MIF_SECUWE_DWEX0_TZ		0x0910
#define EN_SCWK_MIF				0x0a00
#define EN_IP_MIF				0x0b00
#define EN_IP_MIF_SECUWE_MONOCNT		0x0b04
#define EN_IP_MIF_SECUWE_WTC_APBIF		0x0b08
#define EN_IP_MIF_SECUWE_DWEX1_TZ		0x0b0c
#define EN_IP_MIF_SECUWE_DWEX0_TZ		0x0b10
#define EN_IP_MIF_SECUWE_INTEMEM		0x0b14
#define CWKOUT_CMU_MIF_DIV_STAT			0x0c04
#define DWEX_FWEQ_CTWW				0x1000
#define PAUSE					0x1004
#define DDWPHY_WOCK_CTWW			0x1008
#define CWKOUT_CMU_MIF				0xcb00

/*
*Wegistews fow CMU_PEWI
*/
#define MUX_SEW_PEWI				0x0200
#define MUX_SEW_PEWI1				0x0204
#define MUX_ENABWE_PEWI				0x0300
#define MUX_ENABWE_PEWI1			0x0304
#define MUX_STAT_PEWI				0x0400
#define MUX_STAT_PEWI1				0x0404
#define MUX_IGNOWE_PEWI				0x0500
#define MUX_IGNOWE_PEWI1			0x0504
#define DIV_PEWI				0x0600
#define DIV_STAT_PEWI				0x0700
#define EN_PCWK_PEWI0				0x0800
#define EN_PCWK_PEWI1				0x0804
#define EN_PCWK_PEWI2				0x0808
#define EN_PCWK_PEWI3				0x080c
#define EN_PCWK_PEWI_SECUWE_CHIPID		0x0810
#define EN_PCWK_PEWI_SECUWE_PWOVKEY0		0x0814
#define EN_PCWK_PEWI_SECUWE_PWOVKEY1		0x0818
#define EN_PCWK_PEWI_SECUWE_SECKEY		0x081c
#define EN_PCWK_PEWI_SECUWE_ANTIWBKCNT		0x0820
#define EN_PCWK_PEWI_SECUWE_TOP_WTC		0x0824
#define EN_PCWK_PEWI_SECUWE_TZPC		0x0828
#define EN_SCWK_PEWI				0x0a00
#define EN_SCWK_PEWI_SECUWE_TOP_WTC		0x0a04
#define EN_IP_PEWI0				0x0b00
#define EN_IP_PEWI1				0x0b04
#define EN_IP_PEWI2				0x0b08
#define EN_IP_PEWI_SECUWE_CHIPID		0x0b0c
#define EN_IP_PEWI_SECUWE_PWOVKEY0		0x0b10
#define EN_IP_PEWI_SECUWE_PWOVKEY1		0x0b14
#define EN_IP_PEWI_SECUWE_SECKEY		0x0b18
#define EN_IP_PEWI_SECUWE_ANTIWBKCNT		0x0b1c
#define EN_IP_PEWI_SECUWE_TOP_WTC		0x0b20
#define EN_IP_PEWI_SECUWE_TZPC			0x0b24

/*
*Wegistews fow CMU_TOP
*/
#define DISP_PWW_WOCK				0x0000
#define AUD_PWW_WOCK				0x0004
#define DISP_PWW_CON0				0x0100
#define DISP_PWW_CON1				0x0104
#define DISP_PWW_FDET				0x0108
#define AUD_PWW_CON0				0x0110
#define AUD_PWW_CON1				0x0114
#define AUD_PWW_CON2				0x0118
#define AUD_PWW_FDET				0x011c
#define MUX_SEW_TOP_PWW0			0x0200
#define MUX_SEW_TOP_MFC				0x0204
#define MUX_SEW_TOP_G2D				0x0208
#define MUX_SEW_TOP_GSCW			0x020c
#define MUX_SEW_TOP_ISP10			0x0214
#define MUX_SEW_TOP_ISP11			0x0218
#define MUX_SEW_TOP_DISP0			0x021c
#define MUX_SEW_TOP_DISP1			0x0220
#define MUX_SEW_TOP_BUS				0x0224
#define MUX_SEW_TOP_PEWI0			0x0228
#define MUX_SEW_TOP_PEWI1			0x022c
#define MUX_SEW_TOP_FSYS			0x0230
#define MUX_ENABWE_TOP_PWW0			0x0300
#define MUX_ENABWE_TOP_MFC			0x0304
#define MUX_ENABWE_TOP_G2D			0x0308
#define MUX_ENABWE_TOP_GSCW			0x030c
#define MUX_ENABWE_TOP_ISP10			0x0314
#define MUX_ENABWE_TOP_ISP11			0x0318
#define MUX_ENABWE_TOP_DISP0			0x031c
#define MUX_ENABWE_TOP_DISP1			0x0320
#define MUX_ENABWE_TOP_BUS			0x0324
#define MUX_ENABWE_TOP_PEWI0			0x0328
#define MUX_ENABWE_TOP_PEWI1			0x032c
#define MUX_ENABWE_TOP_FSYS			0x0330
#define MUX_STAT_TOP_PWW0			0x0400
#define MUX_STAT_TOP_MFC			0x0404
#define MUX_STAT_TOP_G2D			0x0408
#define MUX_STAT_TOP_GSCW			0x040c
#define MUX_STAT_TOP_ISP10			0x0414
#define MUX_STAT_TOP_ISP11			0x0418
#define MUX_STAT_TOP_DISP0			0x041c
#define MUX_STAT_TOP_DISP1			0x0420
#define MUX_STAT_TOP_BUS			0x0424
#define MUX_STAT_TOP_PEWI0			0x0428
#define MUX_STAT_TOP_PEWI1			0x042c
#define MUX_STAT_TOP_FSYS			0x0430
#define MUX_IGNOWE_TOP_PWW0			0x0500
#define MUX_IGNOWE_TOP_MFC			0x0504
#define MUX_IGNOWE_TOP_G2D			0x0508
#define MUX_IGNOWE_TOP_GSCW			0x050c
#define MUX_IGNOWE_TOP_ISP10			0x0514
#define MUX_IGNOWE_TOP_ISP11			0x0518
#define MUX_IGNOWE_TOP_DISP0			0x051c
#define MUX_IGNOWE_TOP_DISP1			0x0520
#define MUX_IGNOWE_TOP_BUS			0x0524
#define MUX_IGNOWE_TOP_PEWI0			0x0528
#define MUX_IGNOWE_TOP_PEWI1			0x052c
#define MUX_IGNOWE_TOP_FSYS			0x0530
#define DIV_TOP_G2D_MFC				0x0600
#define DIV_TOP_GSCW_ISP0			0x0604
#define DIV_TOP_ISP10				0x0608
#define DIV_TOP_ISP11				0x060c
#define DIV_TOP_DISP				0x0610
#define DIV_TOP_BUS				0x0614
#define DIV_TOP_PEWI0				0x0618
#define DIV_TOP_PEWI1				0x061c
#define DIV_TOP_PEWI2				0x0620
#define DIV_TOP_FSYS0				0x0624
#define DIV_TOP_FSYS1				0x0628
#define DIV_TOP_HPM				0x062c
#define DIV_TOP_PWW_FDET			0x0630
#define DIV_STAT_TOP_G2D_MFC			0x0700
#define DIV_STAT_TOP_GSCW_ISP0			0x0704
#define DIV_STAT_TOP_ISP10			0x0708
#define DIV_STAT_TOP_ISP11			0x070c
#define DIV_STAT_TOP_DISP			0x0710
#define DIV_STAT_TOP_BUS			0x0714
#define DIV_STAT_TOP_PEWI0			0x0718
#define DIV_STAT_TOP_PEWI1			0x071c
#define DIV_STAT_TOP_PEWI2			0x0720
#define DIV_STAT_TOP_FSYS0			0x0724
#define DIV_STAT_TOP_FSYS1			0x0728
#define DIV_STAT_TOP_HPM			0x072c
#define DIV_STAT_TOP_PWW_FDET			0x0730
#define EN_ACWK_TOP				0x0800
#define EN_SCWK_TOP				0x0a00
#define EN_IP_TOP				0x0b00
#define CWKOUT_CMU_TOP				0x0c00
#define CWKOUT_CMU_TOP_DIV_STAT			0x0c04

#endif /*__CWK_EXYNOS5260_H */

