M. Ade , R. Lauwereins , J. A. Peperstrate, Implementing DSP applications on heterogeneous targets using minimal size data buffers, Proceedings of the 7th IEEE International Workshop on Rapid System Prototyping (RSP '96), p.166, June 19-21, 1996
Shuvra S. Battacharyya , Edward A. Lee , Praveen K. Murthy, Software Synthesis from Dataflow Graphs, Kluwer Academic Publishers, Norwell, MA, 1996
Bhattacharyya, S. S. and Murthy, P. K. 2000. The CBP Parameter---a Useful Annotation for SDF Compilers. Proceedings of the ISCAS (May), Geneva, Switzerland.
Buck, J., Ha, S., Lee, E. A., and Messerschmitt, D. G. 1995. Ptolemy: a Framework for Simulating and Prototyping Heterogeneous Systems. Intl. J. Comput. Simul. (Jan.)
Joseph Buck , Radha Vaidyanathan, Heterogeneous modeling and simulation of embedded systems in El Greco, Proceedings of the eighth international workshop on Hardware/software codesign, p.142-146, May 2000, San Diego, California, USA[doi>10.1145/334012.334042]
Eddy de Greef , Francky Catthoor , Hugo de Man, Array Placement for Storage Size Reduction in Embedded Multimedia Systems, Proceedings of the IEEE International Conference on Application-Specific Systems, Architectures and Processors, p.66, July 14-16, 1997
Garey, M. R. and Johnson, D. S. 1979. Computers and Intractability, Freeman.
Lauwereins, R., Wauters, P., Ade, M., and Peperstraete, J. A. 1994. Geometric Parallelism and Cyclo-static Data Flow in GRAPE-II. Proceedings of the IEEE Workwhop Rapid Systems Protocol.
Edward Ashford Lee , David G. Messerschmitt, Static scheduling of synchronous data flow programs for digital signal processing, IEEE Transactions on Computers, v.36 n.1, p.24-35, Jan. 1987[doi>10.1109/TC.1987.5009446]
Liao, S., Devadas, S., Keutzer, K., Tjiang, S., and Wang, A. 1998. Code Optimization Techniques in Embedded DSP Microprocessors. DAES 3, 1 (Jan.), Kluwer.
Peter Marwedel , Gert Goossens, Code Generation for Embedded Processors, Kluwer Academic Publishers, Norwell, MA, 1995
Moran, S., Newman, I., and Wolfstahl, Y. 1990. Approximation Algorithms for Covering a Graph by Vertex-Disjoint Paths of Maximum Total Weight. Networks, Vol. 20, pp. 55--64.
Murthy, P. K., Bhattacharyya, S. S., and Lee, E. A. 1994. Minimizing Memory Requirements for Chain-Structured SDF Graphs. Proceedings of the ICASSP, Australia.
Praveen K. Murthy , Shuvra S. Bhattacharyya , Edward A. Lee, Joint Minimization of Code and Data for Synchronous DataflowPrograms, Formal Methods in System Design, v.11 n.1, p.41-70, July 1997[doi>10.1023/A:1008633809454]
Murthy, P. K. and Bhattacharyya, S. S. 2000. Buffer Merging---A Powerful Technique for Reducing Memory Requirements of Synchronous Dataflow Specifications, Tech. rep. UMIACS-TR-2000-20, University of Maryland Institute for Advanced Computer Studies, College Park, MD 20742, http://www.cs.umd.edu/TRs/TRumiacs.html (April).
P. K. Murthy , S. S. Bhattacharyya, Shared buffer implementations of signal processing systems using lifetime analysis techniques, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.20 n.2, p.177-198, November 2006[doi>10.1109/43.908427]
Praveen K. Murthy , Etan G. Cohen , Steve Rowland, System canvas: a new design environment for embedded DSP and telecommunication systems, Proceedings of the ninth international symposium on Hardware/software codesign, p.54-59, April 2001, Copenhagen, Denmark[doi>10.1145/371636.371675]
Papadimitriou, C. and Steiglitz, K. 1998. Combinatorial Optimization, Dover.
Ritz, S., Pankert, M., and Meyr, H. 1993. Optimum Vectorization of Scalable Synchronous Dataflow Graphs. Proceedings of the International Conference on ASAP (Oct).
Ritz, S., Willems, M., and Meyr, H. 1995. Scheduling for Optimum Data Memory Compaction in Block Diagram Oriented Software Synthesis. Proceedings of ICASSP 95 (May).
Wonyong Sung , Junedong Kim , Soonhoi Ha, Memory efficient software synthesis form dataflow graph, Proceedings of the 11th international symposium on System synthesis, p.137-142, December 02-04, 1998, Hsinchu, Taiwan, China
Ingrid Verbauwhede , Francky Catthoor , Joos Vandewalle , Hugo de Man, In-place memory management of algebraic algorithms on application specific ICs, Journal of VLSI Signal Processing Systems, v.3 n.3, p.193-200, Sept. 1991[doi>10.1007/BF00925830]
Zivojinovic, V., Velarde, J. M., Schlager, C., and Meyr, H. 1994. DSPStone---A DSP-oriented Benchmarking Methodology. ICSPAT.
Zivojinovic, V., Ritz, S., and Meyr, H. 1994. Retiming of DSP Programs for Optimum Vectorization. Proceedings of the ICASSP (April).
