{
  "module_name": "omap1-io.h",
  "hash_id": "e5491d4760defd3d3799e4c50590577bf3b18a59fe9a428bea1ab71c8570e56a",
  "original_prompt": "Ingested from linux-6.6.14/include/linux/soc/ti/omap1-io.h",
  "human_readable_source": " \n#ifndef __ASM_ARCH_OMAP_IO_H\n#define __ASM_ARCH_OMAP_IO_H\n\n#ifndef __ASSEMBLER__\n#include <linux/types.h>\n\n#ifdef CONFIG_ARCH_OMAP1\n \nextern u8 omap_readb(u32 pa);\nextern u16 omap_readw(u32 pa);\nextern u32 omap_readl(u32 pa);\nextern void omap_writeb(u8 v, u32 pa);\nextern void omap_writew(u16 v, u32 pa);\nextern void omap_writel(u32 v, u32 pa);\n#elif defined(CONFIG_COMPILE_TEST)\nstatic inline u8 omap_readb(u32 pa)  { return 0; }\nstatic inline u16 omap_readw(u32 pa) { return 0; }\nstatic inline u32 omap_readl(u32 pa) { return 0; }\nstatic inline void omap_writeb(u8 v, u32 pa)   { }\nstatic inline void omap_writew(u16 v, u32 pa)  { }\nstatic inline void omap_writel(u32 v, u32 pa)  { }\n#endif\n#endif\n\n \n#define MOD_CONF_CTRL_0\t\t0xfffe1080\n#define MOD_CONF_CTRL_1\t\t0xfffe1110\n\n \n#define ULPD_REG_BASE\t\t(0xfffe0800)\n#define ULPD_IT_STATUS\t\t(ULPD_REG_BASE + 0x14)\n#define ULPD_SETUP_ANALOG_CELL_3\t(ULPD_REG_BASE + 0x24)\n#define ULPD_CLOCK_CTRL\t\t(ULPD_REG_BASE + 0x30)\n#\tdefine DIS_USB_PVCI_CLK\t\t(1 << 5)\t \n#\tdefine USB_MCLK_EN\t\t(1 << 4)\t \n#define ULPD_SOFT_REQ\t\t(ULPD_REG_BASE + 0x34)\n#\tdefine SOFT_UDC_REQ\t\t(1 << 4)\n#\tdefine SOFT_USB_CLK_REQ\t\t(1 << 3)\n#\tdefine SOFT_DPLL_REQ\t\t(1 << 0)\n#define ULPD_DPLL_CTRL\t\t(ULPD_REG_BASE + 0x3c)\n#define ULPD_STATUS_REQ\t\t(ULPD_REG_BASE + 0x40)\n#define ULPD_APLL_CTRL\t\t(ULPD_REG_BASE + 0x4c)\n#define ULPD_POWER_CTRL\t\t(ULPD_REG_BASE + 0x50)\n#define ULPD_SOFT_DISABLE_REQ_REG\t(ULPD_REG_BASE + 0x68)\n#\tdefine DIS_MMC2_DPLL_REQ\t(1 << 11)\n#\tdefine DIS_MMC1_DPLL_REQ\t(1 << 10)\n#\tdefine DIS_UART3_DPLL_REQ\t(1 << 9)\n#\tdefine DIS_UART2_DPLL_REQ\t(1 << 8)\n#\tdefine DIS_UART1_DPLL_REQ\t(1 << 7)\n#\tdefine DIS_USB_HOST_DPLL_REQ\t(1 << 6)\n#define ULPD_SDW_CLK_DIV_CTRL_SEL\t(ULPD_REG_BASE + 0x74)\n#define ULPD_CAM_CLK_CTRL\t(ULPD_REG_BASE + 0x7c)\n\n \n#define CLKGEN_REG_BASE\t\t(0xfffece00)\n#define ARM_CKCTL\t\t(CLKGEN_REG_BASE + 0x0)\n#define ARM_IDLECT1\t\t(CLKGEN_REG_BASE + 0x4)\n#define ARM_IDLECT2\t\t(CLKGEN_REG_BASE + 0x8)\n#define ARM_EWUPCT\t\t(CLKGEN_REG_BASE + 0xC)\n#define ARM_RSTCT1\t\t(CLKGEN_REG_BASE + 0x10)\n#define ARM_RSTCT2\t\t(CLKGEN_REG_BASE + 0x14)\n#define ARM_SYSST\t\t(CLKGEN_REG_BASE + 0x18)\n#define ARM_IDLECT3\t\t(CLKGEN_REG_BASE + 0x24)\n\n#define CK_RATEF\t\t1\n#define CK_IDLEF\t\t2\n#define CK_ENABLEF\t\t4\n#define CK_SELECTF\t\t8\n#define SETARM_IDLE_SHIFT\n\n \n#define DPLL_CTL\t\t(0xfffecf00)\n\n \n#define DSP_CONFIG_REG_BASE     IOMEM(0xe1008000)\n#define DSP_CKCTL\t\t(DSP_CONFIG_REG_BASE + 0x0)\n#define DSP_IDLECT1\t\t(DSP_CONFIG_REG_BASE + 0x4)\n#define DSP_IDLECT2\t\t(DSP_CONFIG_REG_BASE + 0x8)\n#define DSP_RSTCT2\t\t(DSP_CONFIG_REG_BASE + 0x14)\n\n \n#define OMAP_PWL_BASE\t\t\t0xfffb5800\n#define OMAP_PWL_ENABLE\t\t\t(OMAP_PWL_BASE + 0x00)\n#define OMAP_PWL_CLK_ENABLE\t\t(OMAP_PWL_BASE + 0x04)\n\n \n#define FUNC_MUX_CTRL_0\t\t0xfffe1000\n#define FUNC_MUX_CTRL_1\t\t0xfffe1004\n#define FUNC_MUX_CTRL_2\t\t0xfffe1008\n#define COMP_MODE_CTRL_0\t0xfffe100c\n#define FUNC_MUX_CTRL_3\t\t0xfffe1010\n#define FUNC_MUX_CTRL_4\t\t0xfffe1014\n#define FUNC_MUX_CTRL_5\t\t0xfffe1018\n#define FUNC_MUX_CTRL_6\t\t0xfffe101C\n#define FUNC_MUX_CTRL_7\t\t0xfffe1020\n#define FUNC_MUX_CTRL_8\t\t0xfffe1024\n#define FUNC_MUX_CTRL_9\t\t0xfffe1028\n#define FUNC_MUX_CTRL_A\t\t0xfffe102C\n#define FUNC_MUX_CTRL_B\t\t0xfffe1030\n#define FUNC_MUX_CTRL_C\t\t0xfffe1034\n#define FUNC_MUX_CTRL_D\t\t0xfffe1038\n#define PULL_DWN_CTRL_0\t\t0xfffe1040\n#define PULL_DWN_CTRL_1\t\t0xfffe1044\n#define PULL_DWN_CTRL_2\t\t0xfffe1048\n#define PULL_DWN_CTRL_3\t\t0xfffe104c\n#define PULL_DWN_CTRL_4\t\t0xfffe10ac\n\n \n#define FUNC_MUX_CTRL_E\t\t0xfffe1090\n#define FUNC_MUX_CTRL_F\t\t0xfffe1094\n#define FUNC_MUX_CTRL_10\t0xfffe1098\n#define FUNC_MUX_CTRL_11\t0xfffe109c\n#define FUNC_MUX_CTRL_12\t0xfffe10a0\n#define PU_PD_SEL_0\t\t0xfffe10b4\n#define PU_PD_SEL_1\t\t0xfffe10b8\n#define PU_PD_SEL_2\t\t0xfffe10bc\n#define PU_PD_SEL_3\t\t0xfffe10c0\n#define PU_PD_SEL_4\t\t0xfffe10c4\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}