

================================================================
== Vivado HLS Report for 'dut'
================================================================
* Date:           Mon Dec  5 02:26:31 2022

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        pca.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      9.38|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----------+-----+-----------+---------+
    |     Latency     |     Interval    | Pipeline|
    | min |    max    | min |    max    |   Type  |
    +-----+-----------+-----+-----------+---------+
    |    3|  307328013|    4|  307328014|   none  |
    +-----+-----------+-----+-----------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------+-----------------------+-----------+-----------+-----------+-----------+---------+
        |                                  |                       |        Latency        |        Interval       | Pipeline|
        |             Instance             |         Module        |    min    |    max    |    min    |    max    |   Type  |
        +----------------------------------+-----------------------+-----------+-----------+-----------+-----------+---------+
        |grp_dut_calc_svd_fu_120           |dut_calc_svd           |       7975|       7975|       7975|       7975|   none  |
        |grp_dut_update_off_diag_r_fu_128  |dut_update_off_diag_r  |    4291632|    4291632|    4291632|    4291632|   none  |
        |grp_dut_backproj_fu_136           |dut_backproj           |    3136010|    3136010|    3136010|    3136010|   none  |
        |grp_dut_matmul_fu_144             |dut_matmul             |  307328010|  307328010|  307328010|  307328010|   none  |
        +----------------------------------+-----------------------+-----------+-----------+-----------+-----------+---------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                    |      Latency      | Iteration|  Initiation Interval  |  Trip  |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- L_svd_calc_off_c  |  1839276|  1839276|        19|          6|          1|  306544|    yes   |
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    453|
|FIFO             |        -|      -|       -|      -|
|Instance         |        3|     69|    9311|  13147|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    209|
|Register         |        -|      -|     476|      1|
+-----------------+---------+-------+--------+-------+
|Total            |        3|     69|    9787|  13810|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        1|     31|       9|     25|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------------------+----------------------------------+---------+-------+------+------+
    |               Instance               |              Module              | BRAM_18K| DSP48E|  FF  |  LUT |
    +--------------------------------------+----------------------------------+---------+-------+------+------+
    |grp_dut_backproj_fu_136               |dut_backproj                      |        2|      5|   609|  1066|
    |grp_dut_calc_svd_fu_120               |dut_calc_svd                      |        0|     49|  6621|  9360|
    |dut_fadd_32ns_32ns_32_5_full_dsp_U35  |dut_fadd_32ns_32ns_32_5_full_dsp  |        0|      2|   205|   390|
    |dut_fmul_32ns_32ns_32_4_max_dsp_U36   |dut_fmul_32ns_32ns_32_4_max_dsp   |        0|      3|   143|   321|
    |grp_dut_matmul_fu_144                 |dut_matmul                        |        1|      5|   590|  1023|
    |grp_dut_update_off_diag_r_fu_128      |dut_update_off_diag_r             |        0|      5|  1143|   987|
    +--------------------------------------+----------------------------------+---------+-------+------+------+
    |Total                                 |                                  |        3|     69|  9311| 13147|
    +--------------------------------------+----------------------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+-----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+-----+------------+------------+
    |indvar_flatten_next_fu_308_p2  |     +    |      0|  0|   19|          19|           1|
    |sh_assign_fu_195_p2            |     +    |      0|  0|    9|           8|           9|
    |p_Val2_8_i_i_fu_289_p2         |     -    |      0|  0|   32|           1|          32|
    |tmp_22_i_i_fu_209_p2           |     -    |      0|  0|    8|           7|           8|
    |ap_sig_131                     |    and   |      0|  0|    1|           1|           1|
    |ap_sig_165                     |    and   |      0|  0|    1|           1|           1|
    |exitcond_flatten_fu_302_p2     |   icmp   |      0|  0|    7|          19|          19|
    |tmp_24_i_i_fu_248_p2           |   lshr   |      0|  0|   63|          24|          24|
    |ap_sig_143                     |    or    |      0|  0|    1|           1|           1|
    |p_Val2_3_fu_282_p3             |  select  |      0|  0|   32|           1|          32|
    |p_Val2_5_fu_295_p3             |  select  |      0|  0|   32|           1|          32|
    |sh_assign_1_fu_219_p3          |  select  |      0|  0|    9|           1|           9|
    |tmp_26_i_i_fu_254_p2           |    shl   |      0|  0|  239|          78|          78|
    +-------------------------------+----------+-------+---+-----+------------+------------+
    |Total                          |          |      0|  0|  453|         162|         247|
    +-------------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |   6|         12|    1|         12|
    |ap_reg_ppiten_pp0_it3         |   1|          2|    1|          2|
    |grp_fu_152_p0                 |  32|          3|   32|         96|
    |grp_fu_152_p1                 |  32|          3|   32|         96|
    |grp_fu_156_p0                 |  32|          5|   32|        160|
    |grp_fu_156_p1                 |  32|          3|   32|         96|
    |indvar_flatten_phi_fu_113_p4  |  19|          2|   19|         38|
    |indvar_flatten_reg_109        |  19|          2|   19|         38|
    |strm_in_V_blk_n               |   1|          2|    1|          2|
    |strm_in_V_read                |   1|          6|    1|          6|
    |strm_out_V_blk_n              |   1|          2|    1|          2|
    |strm_out_V_din                |  32|          5|   32|        160|
    |strm_out_V_write              |   1|          6|    1|          6|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 209|         53|  204|        714|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------+----+----+-----+-----------+
    |                       Name                       | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                         |  11|   0|   11|          0|
    |ap_reg_grp_dut_backproj_fu_136_ap_start           |   1|   0|    1|          0|
    |ap_reg_grp_dut_calc_svd_fu_120_ap_start           |   1|   0|    1|          0|
    |ap_reg_grp_dut_matmul_fu_144_ap_start             |   1|   0|    1|          0|
    |ap_reg_grp_dut_update_off_diag_r_fu_128_ap_start  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it0                             |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1                             |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it2                             |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it3                             |   1|   0|    1|          0|
    |exitcond_flatten_reg_339                          |   1|   0|    1|          0|
    |indvar_flatten_next_reg_343                       |  19|   0|   19|          0|
    |indvar_flatten_reg_109                            |  19|   0|   19|          0|
    |isNeg_reg_324                                     |   1|   0|    1|          0|
    |loc_V_1_reg_319                                   |  23|   0|   23|          0|
    |p_Result_s_reg_314                                |   1|   0|    1|          0|
    |p_Val2_5_reg_335                                  |  32|   0|   32|          0|
    |reg_160                                           |  32|   0|   32|          0|
    |sh_assign_1_reg_329                               |   9|   0|    9|          0|
    |tmp_33_reg_348                                    |  32|   0|   32|          0|
    |tmp_34_reg_353                                    |  32|   0|   32|          0|
    |tmp_35_reg_358                                    |  32|   0|   32|          0|
    |tmp_36_reg_363                                    |  32|   0|   32|          0|
    |tmp_37_reg_368                                    |  32|   0|   32|          0|
    |tmp_38_reg_373                                    |  32|   0|   32|          0|
    |tmp_3_i11_i_reg_393                               |  32|   0|   32|          0|
    |tmp_3_i_i_reg_383                                 |  32|   0|   32|          0|
    |tmp_i10_i_reg_388                                 |  32|   0|   32|          0|
    |tmp_i_i_16_reg_378                                |  32|   0|   32|          0|
    |exitcond_flatten_reg_339                          |   0|   1|    1|          0|
    +--------------------------------------------------+----+----+-----+-----------+
    |Total                                             | 476|   1|  477|          0|
    +--------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |      dut     | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |      dut     | return value |
|ap_start           |  in |    1| ap_ctrl_hs |      dut     | return value |
|ap_done            | out |    1| ap_ctrl_hs |      dut     | return value |
|ap_idle            | out |    1| ap_ctrl_hs |      dut     | return value |
|ap_ready           | out |    1| ap_ctrl_hs |      dut     | return value |
|strm_in_V_dout     |  in |   32|   ap_fifo  |   strm_in_V  |    pointer   |
|strm_in_V_empty_n  |  in |    1|   ap_fifo  |   strm_in_V  |    pointer   |
|strm_in_V_read     | out |    1|   ap_fifo  |   strm_in_V  |    pointer   |
|strm_out_V_din     | out |   32|   ap_fifo  |  strm_out_V  |    pointer   |
|strm_out_V_full_n  |  in |    1|   ap_fifo  |  strm_out_V  |    pointer   |
|strm_out_V_write   | out |    1|   ap_fifo  |  strm_out_V  |    pointer   |
+-------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 6, depth = 19


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 24
* Pipeline: 1
  Pipeline-0: II = 6, D = 19, States = { 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (p_Val2_5 == 4) | (p_Val2_5 == 5) | (p_Val2_5 != 1 & p_Val2_5 != 2 & p_Val2_5 != 3)
	4  / (p_Val2_5 == 3)
	23  / (p_Val2_5 == 1) | (p_Val2_5 == 2)
3 --> 
	24  / (p_Val2_5 == 4) | (p_Val2_5 == 5) | (p_Val2_5 != 1 & p_Val2_5 != 2 & p_Val2_5 != 3)
4 --> 
	24  / (exitcond_flatten)
	5  / (!exitcond_flatten)
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	4  / true
23 --> 
	24  / (p_Val2_5 == 1) | (p_Val2_5 == 2)
24 --> 
* FSM state operations: 

 <State 1>: 7.46ns
ST_1: tmp_32 [1/1] 4.38ns
_ifconv:5  %tmp_32 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)

ST_1: p_Val2_s [1/1] 0.00ns
_ifconv:6  %p_Val2_s = bitcast float %tmp_32 to i32

ST_1: p_Result_s [1/1] 0.00ns
_ifconv:7  %p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_s, i32 31)

ST_1: loc_V [1/1] 0.00ns
_ifconv:8  %loc_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_s, i32 23, i32 30) nounwind

ST_1: loc_V_1 [1/1] 0.00ns
_ifconv:9  %loc_V_1 = trunc i32 %p_Val2_s to i23

ST_1: tmp_i_i_i_cast1 [1/1] 0.00ns
_ifconv:12  %tmp_i_i_i_cast1 = zext i8 %loc_V to i9

ST_1: sh_assign [1/1] 1.72ns
_ifconv:13  %sh_assign = add i9 -127, %tmp_i_i_i_cast1

ST_1: isNeg [1/1] 0.00ns
_ifconv:14  %isNeg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %sh_assign, i32 8)

ST_1: tmp_22_i_i [1/1] 1.72ns
_ifconv:15  %tmp_22_i_i = sub i8 127, %loc_V

ST_1: tmp_22_i_i_cast [1/1] 0.00ns
_ifconv:16  %tmp_22_i_i_cast = sext i8 %tmp_22_i_i to i9

ST_1: sh_assign_1 [1/1] 1.37ns
_ifconv:17  %sh_assign_1 = select i1 %isNeg, i9 %tmp_22_i_i_cast, i9 %sh_assign


 <State 2>: 8.47ns
ST_2: empty [1/1] 0.00ns
_ifconv:0  %empty = call i32 (...)* @_ssdm_op_SpecInterface(float* %strm_out_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_2: empty_14 [1/1] 0.00ns
_ifconv:1  %empty_14 = call i32 (...)* @_ssdm_op_SpecInterface(float* %strm_in_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_2: stg_38 [1/1] 0.00ns
_ifconv:2  call void (...)* @_ssdm_op_SpecBitsMap(float* %strm_in_V), !map !212

ST_2: stg_39 [1/1] 0.00ns
_ifconv:3  call void (...)* @_ssdm_op_SpecBitsMap(float* %strm_out_V), !map !218

ST_2: stg_40 [1/1] 0.00ns
_ifconv:4  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @dut_str) nounwind

ST_2: p_Result_1 [1/1] 0.00ns
_ifconv:10  %p_Result_1 = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %loc_V_1) nounwind

ST_2: tmp_i_i [1/1] 0.00ns (grouped into LUT with out node p_Val2_3)
_ifconv:11  %tmp_i_i = zext i24 %p_Result_1 to i78

ST_2: sh_assign_1_cast [1/1] 0.00ns (grouped into LUT with out node p_Val2_3)
_ifconv:18  %sh_assign_1_cast = sext i9 %sh_assign_1 to i32

ST_2: sh_assign_1_cast_cast [1/1] 0.00ns (grouped into LUT with out node p_Val2_3)
_ifconv:19  %sh_assign_1_cast_cast = sext i9 %sh_assign_1 to i24

ST_2: tmp_23_i_i [1/1] 0.00ns (grouped into LUT with out node p_Val2_3)
_ifconv:20  %tmp_23_i_i = zext i32 %sh_assign_1_cast to i78

ST_2: tmp_24_i_i [1/1] 0.00ns (grouped into LUT with out node p_Val2_3)
_ifconv:21  %tmp_24_i_i = lshr i24 %p_Result_1, %sh_assign_1_cast_cast

ST_2: tmp_26_i_i [1/1] 0.00ns (grouped into LUT with out node p_Val2_3)
_ifconv:22  %tmp_26_i_i = shl i78 %tmp_i_i, %tmp_23_i_i

ST_2: tmp [1/1] 0.00ns (grouped into LUT with out node p_Val2_3)
_ifconv:23  %tmp = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %tmp_24_i_i, i32 23)

ST_2: tmp_s [1/1] 0.00ns (grouped into LUT with out node p_Val2_3)
_ifconv:24  %tmp_s = zext i1 %tmp to i32

ST_2: tmp_8 [1/1] 0.00ns (grouped into LUT with out node p_Val2_3)
_ifconv:25  %tmp_8 = call i32 @_ssdm_op_PartSelect.i32.i78.i32.i32(i78 %tmp_26_i_i, i32 23, i32 54)

ST_2: p_Val2_3 [1/1] 2.78ns (out node of the LUT)
_ifconv:26  %p_Val2_3 = select i1 %isNeg, i32 %tmp_s, i32 %tmp_8

ST_2: p_Val2_8_i_i [1/1] 2.44ns
_ifconv:27  %p_Val2_8_i_i = sub i32 0, %p_Val2_3

ST_2: p_Val2_5 [1/1] 1.37ns
_ifconv:28  %p_Val2_5 = select i1 %p_Result_s, i32 %p_Val2_8_i_i, i32 %p_Val2_3

ST_2: stg_54 [1/1] 1.88ns
_ifconv:29  switch i32 %p_Val2_5, label %._crit_edge [
    i32 1, label %0
    i32 2, label %1
    i32 3, label %.preheader.i
    i32 4, label %2
    i32 5, label %3
  ]

ST_2: stg_55 [2/2] 0.00ns
:0  call fastcc void @dut_backproj(float* %strm_in_V, float* %strm_out_V)

ST_2: stg_56 [2/2] 0.00ns
:0  call fastcc void @dut_matmul(float* %strm_in_V, float* %strm_out_V)

ST_2: stg_57 [2/2] 0.00ns
:0  call fastcc void @dut_update_off_diag_r(float* %strm_in_V, float* %strm_out_V)

ST_2: stg_58 [2/2] 0.00ns
:0  call fastcc void @dut_calc_svd(float* %strm_in_V, float* %strm_out_V)


 <State 3>: 0.00ns
ST_3: stg_59 [1/2] 0.00ns
:0  call fastcc void @dut_backproj(float* %strm_in_V, float* %strm_out_V)

ST_3: stg_60 [1/1] 0.00ns
:1  br label %._crit_edge

ST_3: stg_61 [1/2] 0.00ns
:0  call fastcc void @dut_matmul(float* %strm_in_V, float* %strm_out_V)

ST_3: stg_62 [1/1] 0.00ns
:1  br label %"update_off_diag_c<784, 784, MY_CONFIG_SVD>.exit"

ST_3: stg_63 [1/1] 0.00ns
._crit_edge:0  br label %"update_off_diag_c<784, 784, MY_CONFIG_SVD>.exit"


 <State 4>: 2.33ns
ST_4: indvar_flatten [1/1] 0.00ns
.preheader.i:0  %indvar_flatten = phi i19 [ %indvar_flatten_next, %.preheader ], [ 0, %_ifconv ]

ST_4: exitcond_flatten [1/1] 2.33ns
.preheader.i:1  %exitcond_flatten = icmp eq i19 %indvar_flatten, -217744

ST_4: indvar_flatten_next [1/1] 2.08ns
.preheader.i:2  %indvar_flatten_next = add i19 %indvar_flatten, 1

ST_4: stg_67 [1/1] 0.00ns
.preheader.i:3  br i1 %exitcond_flatten, label %"update_off_diag_c<784, 784, MY_CONFIG_SVD>.exit", label %.preheader


 <State 5>: 4.38ns
ST_5: tmp_33 [1/1] 4.38ns
.preheader:5  %tmp_33 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)


 <State 6>: 4.38ns
ST_6: tmp_34 [1/1] 4.38ns
.preheader:6  %tmp_34 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)


 <State 7>: 4.38ns
ST_7: tmp_35 [1/1] 4.38ns
.preheader:7  %tmp_35 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)


 <State 8>: 4.38ns
ST_8: tmp_36 [1/1] 4.38ns
.preheader:8  %tmp_36 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)


 <State 9>: 4.38ns
ST_9: tmp_37 [1/1] 4.38ns
.preheader:9  %tmp_37 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)


 <State 10>: 5.70ns
ST_10: tmp_38 [1/1] 4.38ns
.preheader:10  %tmp_38 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)

ST_10: tmp_i_i_16 [4/4] 5.70ns
.preheader:11  %tmp_i_i_16 = fmul float %tmp_33, %tmp_37


 <State 11>: 5.70ns
ST_11: tmp_i_i_16 [3/4] 5.70ns
.preheader:11  %tmp_i_i_16 = fmul float %tmp_33, %tmp_37

ST_11: tmp_3_i_i [4/4] 5.70ns
.preheader:12  %tmp_3_i_i = fmul float %tmp_35, %tmp_38


 <State 12>: 5.70ns
ST_12: tmp_i_i_16 [2/4] 5.70ns
.preheader:11  %tmp_i_i_16 = fmul float %tmp_33, %tmp_37

ST_12: tmp_3_i_i [3/4] 5.70ns
.preheader:12  %tmp_3_i_i = fmul float %tmp_35, %tmp_38

ST_12: tmp_i10_i [4/4] 5.70ns
.preheader:14  %tmp_i10_i = fmul float %tmp_34, %tmp_37


 <State 13>: 5.70ns
ST_13: tmp_i_i_16 [1/4] 5.70ns
.preheader:11  %tmp_i_i_16 = fmul float %tmp_33, %tmp_37

ST_13: tmp_3_i_i [2/4] 5.70ns
.preheader:12  %tmp_3_i_i = fmul float %tmp_35, %tmp_38

ST_13: tmp_i10_i [3/4] 5.70ns
.preheader:14  %tmp_i10_i = fmul float %tmp_34, %tmp_37

ST_13: tmp_3_i11_i [4/4] 5.70ns
.preheader:15  %tmp_3_i11_i = fmul float %tmp_36, %tmp_38


 <State 14>: 5.70ns
ST_14: tmp_3_i_i [1/4] 5.70ns
.preheader:12  %tmp_3_i_i = fmul float %tmp_35, %tmp_38

ST_14: tmp_i10_i [2/4] 5.70ns
.preheader:14  %tmp_i10_i = fmul float %tmp_34, %tmp_37

ST_14: tmp_3_i11_i [3/4] 5.70ns
.preheader:15  %tmp_3_i11_i = fmul float %tmp_36, %tmp_38


 <State 15>: 7.26ns
ST_15: tmp_30 [5/5] 7.26ns
.preheader:13  %tmp_30 = fadd float %tmp_i_i_16, %tmp_3_i_i

ST_15: tmp_i10_i [1/4] 5.70ns
.preheader:14  %tmp_i10_i = fmul float %tmp_34, %tmp_37

ST_15: tmp_3_i11_i [2/4] 5.70ns
.preheader:15  %tmp_3_i11_i = fmul float %tmp_36, %tmp_38


 <State 16>: 7.26ns
ST_16: tmp_30 [4/5] 7.26ns
.preheader:13  %tmp_30 = fadd float %tmp_i_i_16, %tmp_3_i_i

ST_16: tmp_3_i11_i [1/4] 5.70ns
.preheader:15  %tmp_3_i11_i = fmul float %tmp_36, %tmp_38


 <State 17>: 7.26ns
ST_17: tmp_30 [3/5] 7.26ns
.preheader:13  %tmp_30 = fadd float %tmp_i_i_16, %tmp_3_i_i

ST_17: tmp_31 [5/5] 7.26ns
.preheader:16  %tmp_31 = fadd float %tmp_i10_i, %tmp_3_i11_i


 <State 18>: 7.26ns
ST_18: tmp_30 [2/5] 7.26ns
.preheader:13  %tmp_30 = fadd float %tmp_i_i_16, %tmp_3_i_i

ST_18: tmp_31 [4/5] 7.26ns
.preheader:16  %tmp_31 = fadd float %tmp_i10_i, %tmp_3_i11_i


 <State 19>: 7.26ns
ST_19: tmp_30 [1/5] 7.26ns
.preheader:13  %tmp_30 = fadd float %tmp_i_i_16, %tmp_3_i_i

ST_19: tmp_31 [3/5] 7.26ns
.preheader:16  %tmp_31 = fadd float %tmp_i10_i, %tmp_3_i11_i


 <State 20>: 7.26ns
ST_20: tmp_31 [2/5] 7.26ns
.preheader:16  %tmp_31 = fadd float %tmp_i10_i, %tmp_3_i11_i

ST_20: stg_99 [1/1] 4.38ns
.preheader:17  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %strm_out_V, float %tmp_30)


 <State 21>: 7.26ns
ST_21: tmp_31 [1/5] 7.26ns
.preheader:16  %tmp_31 = fadd float %tmp_i10_i, %tmp_3_i11_i


 <State 22>: 4.38ns
ST_22: stg_101 [1/1] 0.00ns
.preheader:0  call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @L_svd_calc_off_c_str)

ST_22: empty_15 [1/1] 0.00ns
.preheader:1  %empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 306544, i64 306544, i64 306544)

ST_22: stg_103 [1/1] 0.00ns
.preheader:2  call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str1809) nounwind

ST_22: tmp_32_i [1/1] 0.00ns
.preheader:3  %tmp_32_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str1809)

ST_22: stg_105 [1/1] 0.00ns
.preheader:4  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1807) nounwind

ST_22: stg_106 [1/1] 4.38ns
.preheader:18  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %strm_out_V, float %tmp_31)

ST_22: empty_17 [1/1] 0.00ns
.preheader:19  %empty_17 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str1809, i32 %tmp_32_i)

ST_22: stg_108 [1/1] 0.00ns
.preheader:20  br label %.preheader.i


 <State 23>: 0.00ns
ST_23: stg_109 [1/2] 0.00ns
:0  call fastcc void @dut_update_off_diag_r(float* %strm_in_V, float* %strm_out_V)

ST_23: stg_110 [1/1] 0.00ns
:1  br label %"update_off_diag_c<784, 784, MY_CONFIG_SVD>.exit"

ST_23: stg_111 [1/2] 0.00ns
:0  call fastcc void @dut_calc_svd(float* %strm_in_V, float* %strm_out_V)

ST_23: stg_112 [1/1] 0.00ns
:1  br label %"update_off_diag_c<784, 784, MY_CONFIG_SVD>.exit"


 <State 24>: 0.00ns
ST_24: stg_113 [1/1] 0.00ns
update_off_diag_c<784, 784, MY_CONFIG_SVD>.exit:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ strm_in_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ strm_out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tmp_32                (read             ) [ 0000000000000000000000000]
p_Val2_s              (bitcast          ) [ 0000000000000000000000000]
p_Result_s            (bitselect        ) [ 0010000000000000000000000]
loc_V                 (partselect       ) [ 0000000000000000000000000]
loc_V_1               (trunc            ) [ 0010000000000000000000000]
tmp_i_i_i_cast1       (zext             ) [ 0000000000000000000000000]
sh_assign             (add              ) [ 0000000000000000000000000]
isNeg                 (bitselect        ) [ 0010000000000000000000000]
tmp_22_i_i            (sub              ) [ 0000000000000000000000000]
tmp_22_i_i_cast       (sext             ) [ 0000000000000000000000000]
sh_assign_1           (select           ) [ 0010000000000000000000000]
empty                 (specinterface    ) [ 0000000000000000000000000]
empty_14              (specinterface    ) [ 0000000000000000000000000]
stg_38                (specbitsmap      ) [ 0000000000000000000000000]
stg_39                (specbitsmap      ) [ 0000000000000000000000000]
stg_40                (spectopmodule    ) [ 0000000000000000000000000]
p_Result_1            (bitconcatenate   ) [ 0000000000000000000000000]
tmp_i_i               (zext             ) [ 0000000000000000000000000]
sh_assign_1_cast      (sext             ) [ 0000000000000000000000000]
sh_assign_1_cast_cast (sext             ) [ 0000000000000000000000000]
tmp_23_i_i            (zext             ) [ 0000000000000000000000000]
tmp_24_i_i            (lshr             ) [ 0000000000000000000000000]
tmp_26_i_i            (shl              ) [ 0000000000000000000000000]
tmp                   (bitselect        ) [ 0000000000000000000000000]
tmp_s                 (zext             ) [ 0000000000000000000000000]
tmp_8                 (partselect       ) [ 0000000000000000000000000]
p_Val2_3              (select           ) [ 0000000000000000000000000]
p_Val2_8_i_i          (sub              ) [ 0000000000000000000000000]
p_Val2_5              (select           ) [ 0011111111111111111111110]
stg_54                (switch           ) [ 0010111111111111111111100]
stg_59                (call             ) [ 0000000000000000000000000]
stg_60                (br               ) [ 0000000000000000000000000]
stg_61                (call             ) [ 0000000000000000000000000]
stg_62                (br               ) [ 0000000000000000000000000]
stg_63                (br               ) [ 0000000000000000000000000]
indvar_flatten        (phi              ) [ 0000100000000000000000000]
exitcond_flatten      (icmp             ) [ 0000111111111111111111100]
indvar_flatten_next   (add              ) [ 0010111111111111111111100]
stg_67                (br               ) [ 0000000000000000000000000]
tmp_33                (read             ) [ 0000111111111100000000000]
tmp_34                (read             ) [ 0000111111111111000000000]
tmp_35                (read             ) [ 0000111111111110000000000]
tmp_36                (read             ) [ 0000111111111111100000000]
tmp_37                (read             ) [ 0000111111111111000000000]
tmp_38                (read             ) [ 0000111111011111100000000]
tmp_i_i_16            (fmul             ) [ 0000111111000011111100000]
tmp_3_i_i             (fmul             ) [ 0000111101000001111100000]
tmp_i10_i             (fmul             ) [ 0000111111000000111111000]
tmp_3_i11_i           (fmul             ) [ 0000011111000000011111000]
tmp_30                (fadd             ) [ 0000000010000000000010000]
stg_99                (write            ) [ 0000000000000000000000000]
tmp_31                (fadd             ) [ 0000100000000000000000100]
stg_101               (specloopname     ) [ 0000000000000000000000000]
empty_15              (speclooptripcount) [ 0000000000000000000000000]
stg_103               (specloopname     ) [ 0000000000000000000000000]
tmp_32_i              (specregionbegin  ) [ 0000000000000000000000000]
stg_105               (specpipeline     ) [ 0000000000000000000000000]
stg_106               (write            ) [ 0000000000000000000000000]
empty_17              (specregionend    ) [ 0000000000000000000000000]
stg_108               (br               ) [ 0010111111111111111111100]
stg_109               (call             ) [ 0000000000000000000000000]
stg_110               (br               ) [ 0000000000000000000000000]
stg_111               (call             ) [ 0000000000000000000000000]
stg_112               (br               ) [ 0000000000000000000000000]
stg_113               (ret              ) [ 0000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="strm_in_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="strm_in_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="strm_out_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="strm_out_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.floatP"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dut_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i1.i23"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i24.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i78.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dut_backproj"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dut_matmul"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dut_update_off_diag_r"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dut_calc_svd"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.floatP"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="L_svd_calc_off_c_str"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1809"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1807"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="96" class="1004" name="grp_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_32/1 tmp_33/5 tmp_34/6 tmp_35/7 tmp_36/8 tmp_37/9 tmp_38/10 "/>
</bind>
</comp>

<comp id="102" class="1004" name="grp_write_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="0" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="0"/>
<pin id="105" dir="0" index="2" bw="32" slack="1"/>
<pin id="106" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_99/20 stg_106/22 "/>
</bind>
</comp>

<comp id="109" class="1005" name="indvar_flatten_reg_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="19" slack="1"/>
<pin id="111" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="113" class="1004" name="indvar_flatten_phi_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="19" slack="0"/>
<pin id="115" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="116" dir="0" index="2" bw="1" slack="1"/>
<pin id="117" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="118" dir="1" index="4" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/4 "/>
</bind>
</comp>

<comp id="120" class="1004" name="grp_dut_calc_svd_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="0" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="0"/>
<pin id="123" dir="0" index="2" bw="32" slack="0"/>
<pin id="124" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_58/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="grp_dut_update_off_diag_r_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="0" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="0" index="2" bw="32" slack="0"/>
<pin id="132" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_57/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="grp_dut_backproj_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="0" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="0" index="2" bw="32" slack="0"/>
<pin id="140" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_55/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="grp_dut_matmul_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="0" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="0"/>
<pin id="147" dir="0" index="2" bw="32" slack="0"/>
<pin id="148" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_56/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="grp_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="2"/>
<pin id="154" dir="0" index="1" bw="32" slack="1"/>
<pin id="155" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_30/15 tmp_31/17 "/>
</bind>
</comp>

<comp id="156" class="1004" name="grp_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="4"/>
<pin id="158" dir="0" index="1" bw="32" slack="1"/>
<pin id="159" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_i_i_16/10 tmp_3_i_i/11 tmp_i10_i/12 tmp_3_i11_i/13 "/>
</bind>
</comp>

<comp id="160" class="1005" name="reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="1"/>
<pin id="162" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_30 tmp_31 "/>
</bind>
</comp>

<comp id="165" class="1004" name="p_Val2_s_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="0"/>
<pin id="167" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="p_Result_s_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="1" slack="0"/>
<pin id="171" dir="0" index="1" bw="32" slack="0"/>
<pin id="172" dir="0" index="2" bw="6" slack="0"/>
<pin id="173" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="loc_V_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="8" slack="0"/>
<pin id="179" dir="0" index="1" bw="32" slack="0"/>
<pin id="180" dir="0" index="2" bw="6" slack="0"/>
<pin id="181" dir="0" index="3" bw="6" slack="0"/>
<pin id="182" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="loc_V/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="loc_V_1_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="0"/>
<pin id="189" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="loc_V_1/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="tmp_i_i_i_cast1_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="8" slack="0"/>
<pin id="193" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_i_i_cast1/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="sh_assign_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="8" slack="0"/>
<pin id="197" dir="0" index="1" bw="8" slack="0"/>
<pin id="198" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sh_assign/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="isNeg_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="1" slack="0"/>
<pin id="203" dir="0" index="1" bw="9" slack="0"/>
<pin id="204" dir="0" index="2" bw="5" slack="0"/>
<pin id="205" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="tmp_22_i_i_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="8" slack="0"/>
<pin id="211" dir="0" index="1" bw="8" slack="0"/>
<pin id="212" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_22_i_i/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="tmp_22_i_i_cast_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="8" slack="0"/>
<pin id="217" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_22_i_i_cast/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="sh_assign_1_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="1" slack="0"/>
<pin id="221" dir="0" index="1" bw="9" slack="0"/>
<pin id="222" dir="0" index="2" bw="9" slack="0"/>
<pin id="223" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sh_assign_1/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="p_Result_1_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="24" slack="0"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="0" index="2" bw="23" slack="1"/>
<pin id="231" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_1/2 "/>
</bind>
</comp>

<comp id="234" class="1004" name="tmp_i_i_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="24" slack="0"/>
<pin id="236" dir="1" index="1" bw="78" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_i/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="sh_assign_1_cast_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="9" slack="1"/>
<pin id="240" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_assign_1_cast/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="sh_assign_1_cast_cast_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="9" slack="1"/>
<pin id="243" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_assign_1_cast_cast/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="tmp_23_i_i_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="9" slack="0"/>
<pin id="246" dir="1" index="1" bw="78" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_23_i_i/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="tmp_24_i_i_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="24" slack="0"/>
<pin id="250" dir="0" index="1" bw="9" slack="0"/>
<pin id="251" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_24_i_i/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="tmp_26_i_i_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="24" slack="0"/>
<pin id="256" dir="0" index="1" bw="32" slack="0"/>
<pin id="257" dir="1" index="2" bw="78" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_26_i_i/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="tmp_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="0"/>
<pin id="262" dir="0" index="1" bw="24" slack="0"/>
<pin id="263" dir="0" index="2" bw="6" slack="0"/>
<pin id="264" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="tmp_s_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="0"/>
<pin id="270" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="272" class="1004" name="tmp_8_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="0"/>
<pin id="274" dir="0" index="1" bw="78" slack="0"/>
<pin id="275" dir="0" index="2" bw="6" slack="0"/>
<pin id="276" dir="0" index="3" bw="7" slack="0"/>
<pin id="277" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="p_Val2_3_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="1"/>
<pin id="284" dir="0" index="1" bw="32" slack="0"/>
<pin id="285" dir="0" index="2" bw="32" slack="0"/>
<pin id="286" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_3/2 "/>
</bind>
</comp>

<comp id="289" class="1004" name="p_Val2_8_i_i_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="1" slack="0"/>
<pin id="291" dir="0" index="1" bw="32" slack="0"/>
<pin id="292" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_Val2_8_i_i/2 "/>
</bind>
</comp>

<comp id="295" class="1004" name="p_Val2_5_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="1" slack="1"/>
<pin id="297" dir="0" index="1" bw="32" slack="0"/>
<pin id="298" dir="0" index="2" bw="32" slack="0"/>
<pin id="299" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_5/2 "/>
</bind>
</comp>

<comp id="302" class="1004" name="exitcond_flatten_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="19" slack="0"/>
<pin id="304" dir="0" index="1" bw="19" slack="0"/>
<pin id="305" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/4 "/>
</bind>
</comp>

<comp id="308" class="1004" name="indvar_flatten_next_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="19" slack="0"/>
<pin id="310" dir="0" index="1" bw="1" slack="0"/>
<pin id="311" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/4 "/>
</bind>
</comp>

<comp id="314" class="1005" name="p_Result_s_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="1"/>
<pin id="316" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="319" class="1005" name="loc_V_1_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="23" slack="1"/>
<pin id="321" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="loc_V_1 "/>
</bind>
</comp>

<comp id="324" class="1005" name="isNeg_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="1"/>
<pin id="326" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="isNeg "/>
</bind>
</comp>

<comp id="329" class="1005" name="sh_assign_1_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="9" slack="1"/>
<pin id="331" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="sh_assign_1 "/>
</bind>
</comp>

<comp id="335" class="1005" name="p_Val2_5_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="32" slack="1"/>
<pin id="337" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_Val2_5 "/>
</bind>
</comp>

<comp id="339" class="1005" name="exitcond_flatten_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="1" slack="1"/>
<pin id="341" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="343" class="1005" name="indvar_flatten_next_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="19" slack="0"/>
<pin id="345" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="348" class="1005" name="tmp_33_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="32" slack="5"/>
<pin id="350" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="tmp_33 "/>
</bind>
</comp>

<comp id="353" class="1005" name="tmp_34_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="32" slack="6"/>
<pin id="355" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="tmp_34 "/>
</bind>
</comp>

<comp id="358" class="1005" name="tmp_35_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="32" slack="4"/>
<pin id="360" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="tmp_35 "/>
</bind>
</comp>

<comp id="363" class="1005" name="tmp_36_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="32" slack="5"/>
<pin id="365" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="tmp_36 "/>
</bind>
</comp>

<comp id="368" class="1005" name="tmp_37_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="32" slack="1"/>
<pin id="370" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_37 "/>
</bind>
</comp>

<comp id="373" class="1005" name="tmp_38_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="32" slack="1"/>
<pin id="375" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_38 "/>
</bind>
</comp>

<comp id="378" class="1005" name="tmp_i_i_16_reg_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="32" slack="2"/>
<pin id="380" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_i_i_16 "/>
</bind>
</comp>

<comp id="383" class="1005" name="tmp_3_i_i_reg_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="32" slack="1"/>
<pin id="385" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_i_i "/>
</bind>
</comp>

<comp id="388" class="1005" name="tmp_i10_i_reg_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="32" slack="2"/>
<pin id="390" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_i10_i "/>
</bind>
</comp>

<comp id="393" class="1005" name="tmp_3_i11_i_reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="32" slack="1"/>
<pin id="395" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_i11_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="100"><net_src comp="4" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="0" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="107"><net_src comp="74" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="2" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="68" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="119"><net_src comp="109" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="125"><net_src comp="66" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="0" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="127"><net_src comp="2" pin="0"/><net_sink comp="120" pin=2"/></net>

<net id="133"><net_src comp="64" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="0" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="135"><net_src comp="2" pin="0"/><net_sink comp="128" pin=2"/></net>

<net id="141"><net_src comp="60" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="0" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="143"><net_src comp="2" pin="0"/><net_sink comp="136" pin=2"/></net>

<net id="149"><net_src comp="62" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="0" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="151"><net_src comp="2" pin="0"/><net_sink comp="144" pin=2"/></net>

<net id="163"><net_src comp="152" pin="2"/><net_sink comp="160" pin=0"/></net>

<net id="164"><net_src comp="160" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="168"><net_src comp="96" pin="2"/><net_sink comp="165" pin=0"/></net>

<net id="174"><net_src comp="6" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="165" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="176"><net_src comp="8" pin="0"/><net_sink comp="169" pin=2"/></net>

<net id="183"><net_src comp="10" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="184"><net_src comp="165" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="185"><net_src comp="12" pin="0"/><net_sink comp="177" pin=2"/></net>

<net id="186"><net_src comp="14" pin="0"/><net_sink comp="177" pin=3"/></net>

<net id="190"><net_src comp="165" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="194"><net_src comp="177" pin="4"/><net_sink comp="191" pin=0"/></net>

<net id="199"><net_src comp="16" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="200"><net_src comp="191" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="206"><net_src comp="18" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="207"><net_src comp="195" pin="2"/><net_sink comp="201" pin=1"/></net>

<net id="208"><net_src comp="20" pin="0"/><net_sink comp="201" pin=2"/></net>

<net id="213"><net_src comp="22" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="214"><net_src comp="177" pin="4"/><net_sink comp="209" pin=1"/></net>

<net id="218"><net_src comp="209" pin="2"/><net_sink comp="215" pin=0"/></net>

<net id="224"><net_src comp="201" pin="3"/><net_sink comp="219" pin=0"/></net>

<net id="225"><net_src comp="215" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="226"><net_src comp="195" pin="2"/><net_sink comp="219" pin=2"/></net>

<net id="232"><net_src comp="42" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="233"><net_src comp="44" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="237"><net_src comp="227" pin="3"/><net_sink comp="234" pin=0"/></net>

<net id="247"><net_src comp="238" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="252"><net_src comp="227" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="241" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="258"><net_src comp="234" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="244" pin="1"/><net_sink comp="254" pin=1"/></net>

<net id="265"><net_src comp="46" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="266"><net_src comp="248" pin="2"/><net_sink comp="260" pin=1"/></net>

<net id="267"><net_src comp="12" pin="0"/><net_sink comp="260" pin=2"/></net>

<net id="271"><net_src comp="260" pin="3"/><net_sink comp="268" pin=0"/></net>

<net id="278"><net_src comp="48" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="279"><net_src comp="254" pin="2"/><net_sink comp="272" pin=1"/></net>

<net id="280"><net_src comp="12" pin="0"/><net_sink comp="272" pin=2"/></net>

<net id="281"><net_src comp="50" pin="0"/><net_sink comp="272" pin=3"/></net>

<net id="287"><net_src comp="268" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="288"><net_src comp="272" pin="4"/><net_sink comp="282" pin=2"/></net>

<net id="293"><net_src comp="28" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="282" pin="3"/><net_sink comp="289" pin=1"/></net>

<net id="300"><net_src comp="289" pin="2"/><net_sink comp="295" pin=1"/></net>

<net id="301"><net_src comp="282" pin="3"/><net_sink comp="295" pin=2"/></net>

<net id="306"><net_src comp="113" pin="4"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="70" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="312"><net_src comp="113" pin="4"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="72" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="317"><net_src comp="169" pin="3"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="322"><net_src comp="187" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="327"><net_src comp="201" pin="3"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="332"><net_src comp="219" pin="3"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="334"><net_src comp="329" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="338"><net_src comp="295" pin="3"/><net_sink comp="335" pin=0"/></net>

<net id="342"><net_src comp="302" pin="2"/><net_sink comp="339" pin=0"/></net>

<net id="346"><net_src comp="308" pin="2"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="351"><net_src comp="96" pin="2"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="356"><net_src comp="96" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="361"><net_src comp="96" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="366"><net_src comp="96" pin="2"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="371"><net_src comp="96" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="376"><net_src comp="96" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="381"><net_src comp="156" pin="2"/><net_sink comp="378" pin=0"/></net>

<net id="382"><net_src comp="378" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="386"><net_src comp="156" pin="2"/><net_sink comp="383" pin=0"/></net>

<net id="387"><net_src comp="383" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="391"><net_src comp="156" pin="2"/><net_sink comp="388" pin=0"/></net>

<net id="392"><net_src comp="388" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="396"><net_src comp="156" pin="2"/><net_sink comp="393" pin=0"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="152" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: strm_out_V | {2 3 20 22 23 }
 - Input state : 
	Port: dut : strm_in_V | {1 2 3 5 6 7 8 9 10 23 }
  - Chain level:
	State 1
		p_Result_s : 1
		loc_V : 1
		loc_V_1 : 1
		tmp_i_i_i_cast1 : 2
		sh_assign : 3
		isNeg : 4
		tmp_22_i_i : 2
		tmp_22_i_i_cast : 3
		sh_assign_1 : 5
	State 2
		tmp_i_i : 1
		tmp_23_i_i : 1
		tmp_24_i_i : 1
		tmp_26_i_i : 2
		tmp : 2
		tmp_s : 3
		tmp_8 : 3
		p_Val2_3 : 4
		p_Val2_8_i_i : 5
		p_Val2_5 : 6
		stg_54 : 7
	State 3
	State 4
		exitcond_flatten : 1
		indvar_flatten_next : 1
		stg_67 : 2
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
		empty_17 : 1
	State 23
	State 24


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|---------|---------|
| Operation|          Functional Unit         |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|---------|---------|
|          |      grp_dut_calc_svd_fu_120     |    0    |    49   |  34.266 |   6527  |   8711  |
|   call   | grp_dut_update_off_diag_r_fu_128 |    0    |    5    |  7.756  |   1091  |   897   |
|          |      grp_dut_backproj_fu_136     |    2    |    5    |  6.284  |   672   |   980   |
|          |       grp_dut_matmul_fu_144      |    1    |    5    |  4.713  |   657   |   923   |
|----------|----------------------------------|---------|---------|---------|---------|---------|
|   fadd   |            grp_fu_152            |    0    |    2    |    0    |   205   |   390   |
|----------|----------------------------------|---------|---------|---------|---------|---------|
|   fmul   |            grp_fu_156            |    0    |    3    |    0    |   143   |   321   |
|----------|----------------------------------|---------|---------|---------|---------|---------|
|    shl   |         tmp_26_i_i_fu_254        |    0    |    0    |    0    |    0    |    88   |
|----------|----------------------------------|---------|---------|---------|---------|---------|
|          |        sh_assign_1_fu_219        |    0    |    0    |    0    |    0    |    9    |
|  select  |          p_Val2_3_fu_282         |    0    |    0    |    0    |    0    |    32   |
|          |          p_Val2_5_fu_295         |    0    |    0    |    0    |    0    |    32   |
|----------|----------------------------------|---------|---------|---------|---------|---------|
|   lshr   |         tmp_24_i_i_fu_248        |    0    |    0    |    0    |    0    |    63   |
|----------|----------------------------------|---------|---------|---------|---------|---------|
|    sub   |         tmp_22_i_i_fu_209        |    0    |    0    |    0    |    0    |    8    |
|          |        p_Val2_8_i_i_fu_289       |    0    |    0    |    0    |    0    |    32   |
|----------|----------------------------------|---------|---------|---------|---------|---------|
|    add   |         sh_assign_fu_195         |    0    |    0    |    0    |    0    |    8    |
|          |    indvar_flatten_next_fu_308    |    0    |    0    |    0    |    0    |    19   |
|----------|----------------------------------|---------|---------|---------|---------|---------|
|   icmp   |      exitcond_flatten_fu_302     |    0    |    0    |    0    |    0    |    7    |
|----------|----------------------------------|---------|---------|---------|---------|---------|
|   read   |          grp_read_fu_96          |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|---------|
|   write  |         grp_write_fu_102         |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|---------|
|          |         p_Result_s_fu_169        |    0    |    0    |    0    |    0    |    0    |
| bitselect|           isNeg_fu_201           |    0    |    0    |    0    |    0    |    0    |
|          |            tmp_fu_260            |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|---------|
|partselect|           loc_V_fu_177           |    0    |    0    |    0    |    0    |    0    |
|          |           tmp_8_fu_272           |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|---------|
|   trunc  |          loc_V_1_fu_187          |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|---------|
|          |      tmp_i_i_i_cast1_fu_191      |    0    |    0    |    0    |    0    |    0    |
|   zext   |          tmp_i_i_fu_234          |    0    |    0    |    0    |    0    |    0    |
|          |         tmp_23_i_i_fu_244        |    0    |    0    |    0    |    0    |    0    |
|          |           tmp_s_fu_268           |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|---------|
|          |      tmp_22_i_i_cast_fu_215      |    0    |    0    |    0    |    0    |    0    |
|   sext   |      sh_assign_1_cast_fu_238     |    0    |    0    |    0    |    0    |    0    |
|          |   sh_assign_1_cast_cast_fu_241   |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|---------|
|bitconcatenate|         p_Result_1_fu_227        |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                  |    3    |    69   |  53.019 |   9295  |  12520  |
|----------|----------------------------------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|  exitcond_flatten_reg_339 |    1   |
|indvar_flatten_next_reg_343|   19   |
|   indvar_flatten_reg_109  |   19   |
|       isNeg_reg_324       |    1   |
|      loc_V_1_reg_319      |   23   |
|     p_Result_s_reg_314    |    1   |
|      p_Val2_5_reg_335     |   32   |
|          reg_160          |   32   |
|    sh_assign_1_reg_329    |    9   |
|       tmp_33_reg_348      |   32   |
|       tmp_34_reg_353      |   32   |
|       tmp_35_reg_358      |   32   |
|       tmp_36_reg_363      |   32   |
|       tmp_37_reg_368      |   32   |
|       tmp_38_reg_373      |   32   |
|    tmp_3_i11_i_reg_393    |   32   |
|     tmp_3_i_i_reg_383     |   32   |
|     tmp_i10_i_reg_388     |   32   |
|     tmp_i_i_16_reg_378    |   32   |
+---------------------------+--------+
|           Total           |   457  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_152 |  p0  |   2  |  32  |   64   ||    32   |
| grp_fu_152 |  p1  |   2  |  32  |   64   ||    32   |
| grp_fu_156 |  p0  |   4  |  32  |   128  ||    32   |
| grp_fu_156 |  p1  |   2  |  32  |   64   ||    32   |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   320  ||  6.284  ||   128   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    3   |   69   |   53   |  9295  |  12520 |
|   Memory  |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    6   |    -   |   128  |
|  Register |    -   |    -   |    -   |   457  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    3   |   69   |   59   |  9752  |  12648 |
+-----------+--------+--------+--------+--------+--------+
