IB_ENABLE,VAR_0
IB_SWAP_ENABLE,VAR_1
RB_ENABLE,VAR_2
RB_SIZE,VAR_3
RB_SWAP_ENABLE,VAR_4
REG_SET_FIELD,FUNC_0
RPTR_WRITEBACK_ENABLE,VAR_5
RPTR_WRITEBACK_SWAP_ENABLE,VAR_6
RREG32,FUNC_1
SDMA0_GFX_IB_CNTL,VAR_7
SDMA0_GFX_RB_CNTL,VAR_8
WREG32,FUNC_2
amdgpu_ring_test_helper,FUNC_3
amdgpu_ttm_set_buffer_funcs_status,FUNC_4
lower_32_bits,FUNC_5
mmSDMA0_GFX_APE1_CNTL,VAR_9
mmSDMA0_GFX_IB_CNTL,VAR_10
mmSDMA0_GFX_IB_OFFSET,VAR_11
mmSDMA0_GFX_IB_RPTR,VAR_12
mmSDMA0_GFX_RB_BASE,VAR_13
mmSDMA0_GFX_RB_BASE_HI,VAR_14
mmSDMA0_GFX_RB_CNTL,VAR_15
mmSDMA0_GFX_RB_RPTR,VAR_16
mmSDMA0_GFX_RB_RPTR_ADDR_HI,VAR_17
mmSDMA0_GFX_RB_RPTR_ADDR_LO,VAR_18
mmSDMA0_GFX_RB_WPTR,VAR_19
mmSDMA0_GFX_VIRTUAL_ADDR,VAR_20
mmSDMA0_SEM_WAIT_FAIL_TIMER_CNTL,VAR_21
mmSDMA0_TILING_CONFIG,VAR_22
mutex_lock,FUNC_6
mutex_unlock,FUNC_7
order_base_2,FUNC_8
sdma_offsets,VAR_23
sdma_v2_4_enable,FUNC_9
upper_32_bits,FUNC_10
vi_srbm_select,FUNC_11
sdma_v2_4_gfx_resume,FUNC_12
adev,VAR_24
ring,VAR_25
rb_cntl,VAR_26
ib_cntl,VAR_27
rb_bufsz,VAR_28
wb_offset,VAR_29
i,VAR_30
j,VAR_31
r,VAR_32
