0.6
2019.2
Nov  6 2019
21:57:16
C:/Users/penis head/Documents/ENCE373PROJECT/rxnmongroup4/project_1/project_1.srcs/sources_1/imports/VHDL Code/BCD_to_7SEG.vhd,1588908970,vhdl,,,,bcd_to_7seg,,,,,,,,
C:/Users/penis head/Documents/ENCE373PROJECT/rxnmongroup4/project_1/project_1.srcs/sources_1/imports/VHDL Code/Steves_clock_divider.vhd,1589189636,vhdl,,,,my_divider,,,,,,,,
C:/Users/penis head/Documents/ENCE373PROJECT/rxnmongroup4/project_1/project_1.srcs/sources_1/new/DOT_CONTROL.vhd,1589187316,vhdl,,,,dot_control,,,,,,,,
C:/Users/penis head/Documents/ENCE373PROJECT/rxnmongroup4/project_1/project_1.srcs/sources_1/new/Multiplex.vhd,1588839532,vhdl,,,,multiplex,,,,,,,,
C:/Users/penis head/Documents/ENCE373PROJECT/rxnmongroup4/project_1/project_1.srcs/sources_1/new/State_source.vhd,1589186437,vhdl,,,,state,,,,,,,,
C:/Users/penis head/Documents/ENCE373PROJECT/rxnmongroup4/project_1/project_1.srcs/sources_1/new/cntr_clk.vhd,1588831510,vhdl,,,,cntr_clk,,,,,,,,
C:/Users/penis head/Documents/ENCE373PROJECT/rxnmongroup4/project_1/project_1.srcs/sources_1/new/counter.vhd,1589248603,vhdl,C:/Users/penis head/Documents/ENCE373PROJECT/rxnmongroup4/project_1/project_1.srcs/sources_1/new/counter_tb.vhd,,,counter,,,,,,,,
C:/Users/penis head/Documents/ENCE373PROJECT/rxnmongroup4/project_1/project_1.srcs/sources_1/new/counter_tb.vhd,1589249183,vhdl,,,,counter_tb,,,,,,,,
C:/Users/penis head/Documents/ENCE373PROJECT/rxnmongroup4/project_1/project_1.srcs/sources_1/new/ctr_top.vhd,1589191343,vhdl,,,,ctr_top,,,,,,,,
C:/Users/penis head/Documents/ENCE373PROJECT/rxnmongroup4/project_1/project_1.srcs/sources_1/new/input_multiplexer.vhd,1589190178,vhdl,,,,input_multiplexer,,,,,,,,
