#ifndef __DT_BINDINGS_RENESAS_VC4_FPGA4000_H__
#define __DT_BINDINGS_RENESAS_VC4_FPGA4000_H__

/* CAN transcievers GPIOs - 64 of these these are sequential bits in regs 0x40..0x47 */

#define FPGA4000_CAN0_TERMZ		0
#define FPGA4000_CAN1_TERMZ		1
#define FPGA4000_CAN2_TERMZ		2
#define FPGA4000_CAN3_TERMZ		3
#define FPGA4000_CAN4_TERMZ		4
#define FPGA4000_CAN5_TERMZ		5
#define FPGA4000_CAN6_TERMZ		6
#define FPGA4000_CAN7_TERMZ		7
#define FPGA4000_CAN8_TERMZ		8
#define FPGA4000_CAN9_TERMZ		9
#define FPGA4000_CAN10_TERMZ		10
#define FPGA4000_CAN11_TERMZ		11
#define FPGA4000_CAN12_TERMZ		12
#define FPGA4000_CAN13_TERMZ		13
#define FPGA4000_CAN14_TERMZ		14
#define FPGA4000_CAN15_TERMZ		15

#define FPGA4000_CAN0_EN		16
#define FPGA4000_CAN1_EN		17
#define FPGA4000_CAN2_EN		18
#define FPGA4000_CAN3_EN		19
#define FPGA4000_CAN4_EN		20
#define FPGA4000_CAN5_EN		21
#define FPGA4000_CAN6_EN		22
#define FPGA4000_CAN7_EN		23
#define FPGA4000_CAN8_EN		24
#define FPGA4000_CAN9_EN		25
#define FPGA4000_CAN10_EN		26
#define FPGA4000_CAN11_EN		27
#define FPGA4000_CAN12_EN		28
#define FPGA4000_CAN13_EN		29
#define FPGA4000_CAN14_EN		30
#define FPGA4000_CAN15_EN		31

#define FPGA4000_CAN0_STBZ		32
#define FPGA4000_CAN1_STBZ		33
#define FPGA4000_CAN2_STBZ		34
#define FPGA4000_CAN3_STBZ		35
#define FPGA4000_CAN4_STBZ		36
#define FPGA4000_CAN5_STBZ		37
#define FPGA4000_CAN6_STBZ		38
#define FPGA4000_CAN7_STBZ		39
#define FPGA4000_CAN8_STBZ		40
#define FPGA4000_CAN9_STBZ		41
#define FPGA4000_CAN10_STBZ		42
#define FPGA4000_CAN11_STBZ		43
#define FPGA4000_CAN12_STBZ		44
#define FPGA4000_CAN13_STBZ		45
#define FPGA4000_CAN14_STBZ		46
#define FPGA4000_CAN15_STBZ		47

#define FPGA4000_CAN0_WAKE		48
#define FPGA4000_CAN1_WAKE		49
#define FPGA4000_CAN2_WAKE		50
#define FPGA4000_CAN3_WAKE		51
#define FPGA4000_CAN4_WAKE		52
#define FPGA4000_CAN5_WAKE		53
#define FPGA4000_CAN6_WAKE		54
#define FPGA4000_CAN7_WAKE		55
#define FPGA4000_CAN8_WAKE		56
#define FPGA4000_CAN9_WAKE		57
#define FPGA4000_CAN10_WAKE		58
#define FPGA4000_CAN11_WAKE		59
#define FPGA4000_CAN12_WAKE		60
#define FPGA4000_CAN13_WAKE		61
#define FPGA4000_CAN14_WAKE		62
#define FPGA4000_CAN15_WAKE		63

#endif /* __DT_BINDINGS_RENESAS_VC4_FPGA4000_H__ */
