#-----------------------------------------------------------
# Vivado v2025.1.1 (64-bit)
# SW Build 6233196 on Thu Sep 11 21:27:30 MDT 2025
# IP Build 6232796 on Fri Sep 12 01:46:16 MDT 2025
# SharedData Build 6233195 on Thu Sep 11 17:56:43 MDT 2025
# Start of session at: Tue Jan  6 11:56:17 2026
# Process ID         : 3228
# Current directory  : E:/ITB/Spesialisasi IC Design/VLSI/LSI Contest Okinawa 2026/Source Code/LSI-Okinawa-2026-RasenGAN/Conv2d/Vivado/pe_with_buffers/pe_with_buffers.runs/synth_1
# Command line       : vivado.exe -log pe_with_buffers.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source pe_with_buffers.tcl
# Log file           : E:/ITB/Spesialisasi IC Design/VLSI/LSI Contest Okinawa 2026/Source Code/LSI-Okinawa-2026-RasenGAN/Conv2d/Vivado/pe_with_buffers/pe_with_buffers.runs/synth_1/pe_with_buffers.vds
# Journal file       : E:/ITB/Spesialisasi IC Design/VLSI/LSI Contest Okinawa 2026/Source Code/LSI-Okinawa-2026-RasenGAN/Conv2d/Vivado/pe_with_buffers/pe_with_buffers.runs/synth_1\vivado.jou
# Running On         : DESKTOP-9F6IRHU
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26200
# Processor Detail   : AMD Ryzen 5 5600H with Radeon Graphics         
# CPU Frequency      : 3294 MHz
# CPU Physical cores : 6
# CPU Logical cores  : 12
# Host memory        : 16539 MB
# Swap memory        : 6442 MB
# Total Virtual      : 22981 MB
# Available Virtual  : 3966 MB
#-----------------------------------------------------------
source pe_with_buffers.tcl -notrace
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 494.473 ; gain = 215.418
Command: synth_design -top pe_with_buffers -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3712
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 990.578 ; gain = 492.172
---------------------------------------------------------------------------------
WARNING: [Synth 8-6901] identifier 'BRAM_douta' is used before its declaration [E:/ITB/Spesialisasi IC Design/VLSI/LSI Contest Okinawa 2026/Source Code/LSI-Okinawa-2026-RasenGAN/Conv2d/pe_with_buffers.v:74]
INFO: [Synth 8-6157] synthesizing module 'pe_with_buffers' [E:/ITB/Spesialisasi IC Design/VLSI/LSI Contest Okinawa 2026/Source Code/LSI-Okinawa-2026-RasenGAN/Conv2d/pe_with_buffers.v:1]
INFO: [Synth 8-6157] synthesizing module 'multiplier_adder' [E:/ITB/Spesialisasi IC Design/VLSI/LSI Contest Okinawa 2026/Source Code/LSI-Okinawa-2026-RasenGAN/Conv2d/multiplier_adder.v:1]
	Parameter PIXEL_WIDTH bound to: 16 - type: integer 
	Parameter KERNEL_WIDTH bound to: 16 - type: integer 
	Parameter RESULT_WIDTH bound to: 48 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'multiplier_adder' (0#1) [E:/ITB/Spesialisasi IC Design/VLSI/LSI Contest Okinawa 2026/Source Code/LSI-Okinawa-2026-RasenGAN/Conv2d/multiplier_adder.v:1]
INFO: [Synth 8-6157] synthesizing module 'true_dual_port_bram' [E:/ITB/Spesialisasi IC Design/VLSI/LSI Contest Okinawa 2026/Source Code/LSI-Okinawa-2026-RasenGAN/Conv2d/true_dual_port_bram.v:3]
	Parameter RAM_WIDTH bound to: 48 - type: integer 
	Parameter RAM_DEPTH bound to: 16384 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'true_dual_port_bram' (0#1) [E:/ITB/Spesialisasi IC Design/VLSI/LSI Contest Okinawa 2026/Source Code/LSI-Okinawa-2026-RasenGAN/Conv2d/true_dual_port_bram.v:3]
INFO: [Synth 8-6155] done synthesizing module 'pe_with_buffers' (0#1) [E:/ITB/Spesialisasi IC Design/VLSI/LSI Contest Okinawa 2026/Source Code/LSI-Okinawa-2026-RasenGAN/Conv2d/pe_with_buffers.v:1]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1116.648 ; gain = 618.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1116.648 ; gain = 618.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
INFO: [Device 21-403] Loading part xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1116.648 ; gain = 618.242
---------------------------------------------------------------------------------
INFO: [Synth 8-3971] The signal "true_dual_port_bram:/BRAM_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1116.648 ; gain = 618.242
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   48 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 2     
	               16 Bit    Registers := 9     
+---RAMs : 
	             768K Bit	(16384 X 48 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   48 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP mult_add_inst/p22, operation Mode is: A*B2.
DSP Report: register kernel_reg[8] is absorbed into DSP mult_add_inst/p22.
DSP Report: operator mult_add_inst/p22 is absorbed into DSP mult_add_inst/p22.
DSP Report: Generating DSP mult_add_inst/result, operation Mode is: PCIN+A*B2.
DSP Report: register kernel_reg[0] is absorbed into DSP mult_add_inst/result.
DSP Report: operator mult_add_inst/result is absorbed into DSP mult_add_inst/result.
DSP Report: operator mult_add_inst/p00 is absorbed into DSP mult_add_inst/result.
DSP Report: Generating DSP mult_add_inst/result, operation Mode is: PCIN+A*B2.
DSP Report: register kernel_reg[4] is absorbed into DSP mult_add_inst/result.
DSP Report: operator mult_add_inst/result is absorbed into DSP mult_add_inst/result.
DSP Report: operator mult_add_inst/p11 is absorbed into DSP mult_add_inst/result.
DSP Report: Generating DSP mult_add_inst/result, operation Mode is: PCIN+A*B2.
DSP Report: register kernel_reg[2] is absorbed into DSP mult_add_inst/result.
DSP Report: operator mult_add_inst/result is absorbed into DSP mult_add_inst/result.
DSP Report: operator mult_add_inst/p02 is absorbed into DSP mult_add_inst/result.
DSP Report: Generating DSP mult_add_inst/result, operation Mode is: PCIN+A*B2.
DSP Report: register kernel_reg[1] is absorbed into DSP mult_add_inst/result.
DSP Report: operator mult_add_inst/result is absorbed into DSP mult_add_inst/result.
DSP Report: operator mult_add_inst/p01 is absorbed into DSP mult_add_inst/result.
DSP Report: Generating DSP mult_add_inst/result, operation Mode is: PCIN+A*B2.
DSP Report: register kernel_reg[3] is absorbed into DSP mult_add_inst/result.
DSP Report: operator mult_add_inst/result is absorbed into DSP mult_add_inst/result.
DSP Report: operator mult_add_inst/p10 is absorbed into DSP mult_add_inst/result.
DSP Report: Generating DSP mult_add_inst/result, operation Mode is: PCIN+A*B2.
DSP Report: register kernel_reg[6] is absorbed into DSP mult_add_inst/result.
DSP Report: operator mult_add_inst/result is absorbed into DSP mult_add_inst/result.
DSP Report: operator mult_add_inst/p20 is absorbed into DSP mult_add_inst/result.
DSP Report: Generating DSP mult_add_inst/result, operation Mode is: PCIN+A*B2.
DSP Report: register kernel_reg[5] is absorbed into DSP mult_add_inst/result.
DSP Report: operator mult_add_inst/result is absorbed into DSP mult_add_inst/result.
DSP Report: operator mult_add_inst/p12 is absorbed into DSP mult_add_inst/result.
DSP Report: Generating DSP mult_add_inst/result, operation Mode is: PCIN+A*B2.
DSP Report: register kernel_reg[7] is absorbed into DSP mult_add_inst/result.
DSP Report: operator mult_add_inst/result is absorbed into DSP mult_add_inst/result.
DSP Report: operator mult_add_inst/p21 is absorbed into DSP mult_add_inst/result.
WARNING: [Synth 8-6014] Unused sequential element output_BRAM/BRAM_reg was removed. 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:31 . Memory (MB): peak = 1316.070 ; gain = 817.664
---------------------------------------------------------------------------------
 Sort Area is  mult_add_inst/p22_0 : 0 0 : 1953 18849 : Used 1 time 0
 Sort Area is  mult_add_inst/p22_0 : 0 1 : 2098 18849 : Used 1 time 0
 Sort Area is  mult_add_inst/p22_0 : 0 2 : 2114 18849 : Used 1 time 0
 Sort Area is  mult_add_inst/p22_0 : 0 3 : 2114 18849 : Used 1 time 0
 Sort Area is  mult_add_inst/p22_0 : 0 4 : 2114 18849 : Used 1 time 0
 Sort Area is  mult_add_inst/p22_0 : 0 5 : 2114 18849 : Used 1 time 0
 Sort Area is  mult_add_inst/p22_0 : 0 6 : 2114 18849 : Used 1 time 0
 Sort Area is  mult_add_inst/p22_0 : 0 7 : 2114 18849 : Used 1 time 0
 Sort Area is  mult_add_inst/p22_0 : 0 8 : 2114 18849 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+----------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name     | RTL Object           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|pe_with_buffers | output_BRAM/BRAM_reg | 16 K x 48(READ_FIRST)  | W | R | 16 K x 48(WRITE_FIRST) |   | R | Port A and B     | 0      | 24     | 
+----------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name     | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|pe_with_buffers | A*B2        | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|pe_with_buffers | PCIN+A*B2   | 16     | 16     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|pe_with_buffers | PCIN+A*B2   | 16     | 16     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|pe_with_buffers | PCIN+A*B2   | 16     | 16     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|pe_with_buffers | PCIN+A*B2   | 16     | 16     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|pe_with_buffers | PCIN+A*B2   | 16     | 16     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|pe_with_buffers | PCIN+A*B2   | 16     | 16     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|pe_with_buffers | PCIN+A*B2   | 16     | 16     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|pe_with_buffers | PCIN+A*B2   | 16     | 16     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
+----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:31 . Memory (MB): peak = 1329.828 ; gain = 831.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+----------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name     | RTL Object           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|pe_with_buffers | output_BRAM/BRAM_reg | 16 K x 48(READ_FIRST)  | W | R | 16 K x 48(WRITE_FIRST) |   | R | Port A and B     | 0      | 24     | 
+----------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance output_BRAM/BRAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance output_BRAM/BRAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance output_BRAM/BRAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance output_BRAM/BRAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance output_BRAM/BRAM_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance output_BRAM/BRAM_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance output_BRAM/BRAM_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance output_BRAM/BRAM_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance output_BRAM/BRAM_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance output_BRAM/BRAM_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance output_BRAM/BRAM_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance output_BRAM/BRAM_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance output_BRAM/BRAM_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance output_BRAM/BRAM_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance output_BRAM/BRAM_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance output_BRAM/BRAM_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance output_BRAM/BRAM_reg_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance output_BRAM/BRAM_reg_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance output_BRAM/BRAM_reg_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance output_BRAM/BRAM_reg_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance output_BRAM/BRAM_reg_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance output_BRAM/BRAM_reg_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance output_BRAM/BRAM_reg_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance output_BRAM/BRAM_reg_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance output_BRAM/BRAM_reg_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance output_BRAM/BRAM_reg_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance output_BRAM/BRAM_reg_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance output_BRAM/BRAM_reg_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance output_BRAM/BRAM_reg_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance output_BRAM/BRAM_reg_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance output_BRAM/BRAM_reg_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance output_BRAM/BRAM_reg_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance output_BRAM/BRAM_reg_16 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance output_BRAM/BRAM_reg_16 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance output_BRAM/BRAM_reg_17 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance output_BRAM/BRAM_reg_17 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance output_BRAM/BRAM_reg_18 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance output_BRAM/BRAM_reg_18 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance output_BRAM/BRAM_reg_19 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance output_BRAM/BRAM_reg_19 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance output_BRAM/BRAM_reg_20 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance output_BRAM/BRAM_reg_20 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance output_BRAM/BRAM_reg_21 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance output_BRAM/BRAM_reg_21 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance output_BRAM/BRAM_reg_22 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance output_BRAM/BRAM_reg_22 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance output_BRAM/BRAM_reg_23 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance output_BRAM/BRAM_reg_23 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:31 . Memory (MB): peak = 1329.828 ; gain = 831.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:35 . Memory (MB): peak = 1546.301 ; gain = 1047.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:35 . Memory (MB): peak = 1546.301 ; gain = 1047.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:35 . Memory (MB): peak = 1546.301 ; gain = 1047.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:35 . Memory (MB): peak = 1546.301 ; gain = 1047.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:35 . Memory (MB): peak = 1547.281 ; gain = 1048.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:35 . Memory (MB): peak = 1547.281 ; gain = 1048.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name     | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|pe_with_buffers | A*B'        | 30     | 18     | -      | -      | 0      | 0    | 1    | -    | -    | -     | 0    | 0    | 
|pe_with_buffers | PCIN+A*B'   | 30     | 18     | -      | -      | 0      | 0    | 1    | -    | -    | -     | 0    | 0    | 
|pe_with_buffers | PCIN+A*B'   | 30     | 18     | -      | -      | 0      | 0    | 1    | -    | -    | -     | 0    | 0    | 
|pe_with_buffers | PCIN+A*B'   | 30     | 18     | -      | -      | 0      | 0    | 1    | -    | -    | -     | 0    | 0    | 
|pe_with_buffers | PCIN+A*B'   | 30     | 18     | -      | -      | 0      | 0    | 1    | -    | -    | -     | 0    | 0    | 
|pe_with_buffers | PCIN+A*B'   | 30     | 18     | -      | -      | 0      | 0    | 1    | -    | -    | -     | 0    | 0    | 
|pe_with_buffers | PCIN+A*B'   | 30     | 18     | -      | -      | 0      | 0    | 1    | -    | -    | -     | 0    | 0    | 
|pe_with_buffers | PCIN+A*B'   | 30     | 18     | -      | -      | 0      | 0    | 1    | -    | -    | -     | 0    | 0    | 
|pe_with_buffers | PCIN+A*B'   | 30     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
+----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |    12|
|3     |DSP48E1  |     9|
|4     |LUT4     |    48|
|5     |RAMB36E1 |    24|
|6     |IBUF     |   371|
|7     |OBUF     |    48|
+------+---------+------+

Report Instance Areas: 
+------+----------------+--------------------+------+
|      |Instance        |Module              |Cells |
+------+----------------+--------------------+------+
|1     |top             |                    |   513|
|2     |  mult_add_inst |multiplier_adder    |    69|
|3     |  output_BRAM   |true_dual_port_bram |    24|
+------+----------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:35 . Memory (MB): peak = 1547.281 ; gain = 1048.875
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:35 . Memory (MB): peak = 1547.281 ; gain = 1048.875
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:35 . Memory (MB): peak = 1547.281 ; gain = 1048.875
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1561.344 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 45 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1682.977 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: c3cc8f1d
INFO: [Common 17-83] Releasing license: Synthesis
67 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:39 . Memory (MB): peak = 1682.977 ; gain = 1188.504
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1682.977 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/ITB/Spesialisasi IC Design/VLSI/LSI Contest Okinawa 2026/Source Code/LSI-Okinawa-2026-RasenGAN/Conv2d/Vivado/pe_with_buffers/pe_with_buffers.runs/synth_1/pe_with_buffers.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file pe_with_buffers_utilization_synth.rpt -pb pe_with_buffers_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jan  6 11:57:10 2026...
