
<<<<<<< HEAD
=======


set_global_assignment -name AHDL_FILE ../../../modules/modulbus/i2c.tdf
>>>>>>> 46915707d (FEATURE PWM: started using gpios, modding for scu)
set_global_assignment -name ALLOW_POWER_UP_DONT_CARE OFF
set_global_assignment -name AUTO_MERGE_PLLS OFF
set_global_assignment -name AUTO_SHIFT_REGISTER_RECOGNITION OFF
set_global_assignment -name BLOCK_RAM_TO_MLAB_CELL_CONVERSION OFF
set_global_assignment -name CYCLONEII_RESERVE_NCEO_AFTER_CONFIGURATION "USE AS REGULAR IO"
set_global_assignment -name DEVICE ep2agx125ef29c5
set_global_assignment -name DEVICE_FILTER_PACKAGE FBGA
set_global_assignment -name DEVICE_FILTER_SPEED_GRADE 5
set_global_assignment -name DISABLE_REGISTER_MERGING_ACROSS_HIERARCHIES OFF
set_global_assignment -name ECO_OPTIMIZE_TIMING ON
set_global_assignment -name EDA_BOARD_DESIGN_BOUNDARY_SCAN_TOOL "<None>"
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT NONE -section_id eda_board_design_boundary_scan
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT NONE -section_id eda_simulation
set_global_assignment -name EDA_SIMULATION_TOOL "<None>"
set_global_assignment -name ENABLE_BENEFICIAL_SKEW_OPTIMIZATION OFF
set_global_assignment -name ENABLE_LOGIC_ANALYZER_INTERFACE OFF
set_global_assignment -name ENABLE_SIGNALTAP ON
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 2
set_global_assignment -name FAMILY "Arria II GX"
set_global_assignment -name FINAL_PLACEMENT_OPTIMIZATION ALWAYS
set_global_assignment -name FITTER_AGGRESSIVE_ROUTABILITY_OPTIMIZATION AUTOMATICALLY
set_global_assignment -name FITTER_EARLY_TIMING_ESTIMATE_MODE PESSIMISTIC
set_global_assignment -name FITTER_EFFORT "STANDARD FIT"
set_global_assignment -name FORCE_FITTER_TO_AVOID_PERIPHERY_PLACEMENT_WARNINGS ON
set_global_assignment -name LAST_QUARTUS_VERSION "18.1.0 Standard Edition"
set_global_assignment -name LL_AUTO_SIZE OFF -section_id flash
set_global_assignment -name LL_AUTO_SIZE OFF -section_id "wr_arria2:tx"
set_global_assignment -name LL_CORE_ONLY OFF -section_id flash
set_global_assignment -name LL_CORE_ONLY OFF -section_id "wr_arria2:tx"
set_global_assignment -name LL_ENABLED ON -section_id flash
set_global_assignment -name LL_ENABLED ON -section_id "wr_arria2:tx"
set_global_assignment -name LL_HEIGHT 1 -section_id flash
set_global_assignment -name LL_HEIGHT 1 -section_id "wr_arria2:tx"
set_global_assignment -name LL_IGNORE_IO_BANK_SECURITY_CONSTRAINT OFF -section_id flash
set_global_assignment -name LL_IGNORE_IO_BANK_SECURITY_CONSTRAINT OFF -section_id "wr_arria2:tx"
set_global_assignment -name LL_ORIGIN X1_Y57 -section_id "wr_arria2:tx"
set_global_assignment -name LL_ORIGIN X3_Y73 -section_id flash
set_global_assignment -name LL_PR_REGION OFF -section_id flash
set_global_assignment -name LL_PR_REGION OFF -section_id "wr_arria2:tx"
set_global_assignment -name LL_RESERVED ON -section_id flash
set_global_assignment -name LL_RESERVED ON -section_id "wr_arria2:tx"
set_global_assignment -name LL_ROUTING_REGION_EXPANSION_SIZE 2147483647 -section_id flash
set_global_assignment -name LL_ROUTING_REGION_EXPANSION_SIZE 2147483647 -section_id "wr_arria2:tx"
set_global_assignment -name LL_SECURITY_ROUTING_INTERFACE OFF -section_id flash
set_global_assignment -name LL_SECURITY_ROUTING_INTERFACE OFF -section_id "wr_arria2:tx"
set_global_assignment -name LL_STATE LOCKED -section_id flash
set_global_assignment -name LL_STATE LOCKED -section_id "wr_arria2:tx"
set_global_assignment -name LL_WIDTH 1 -section_id flash
set_global_assignment -name LL_WIDTH 1 -section_id "wr_arria2:tx"
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MLAB_ADD_TIMING_CONSTRAINTS_FOR_MIXED_PORT_FEED_THROUGH_MODE_SETTING_DONT_CARE ON
set_global_assignment -name MUX_RESTRUCTURE ON
set_global_assignment -name NUMBER_OF_SWEPT_NODES_REPORTED 5000
set_global_assignment -name OPTIMIZATION_MODE "AGGRESSIVE PERFORMANCE"
set_global_assignment -name OPTIMIZATION_TECHNIQUE SPEED
set_global_assignment -name OPTIMIZE_HOLD_TIMING "ALL PATHS"
set_global_assignment -name OPTIMIZE_MULTI_CORNER_TIMING ON
set_global_assignment -name OPTIMIZE_POWER_DURING_FITTING OFF
set_global_assignment -name OPTIMIZE_POWER_DURING_SYNTHESIS "NORMAL COMPILATION"
set_global_assignment -name OPTIMIZE_SSN "NORMAL COMPILATION"
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 11.1
set_global_assignment -name OUTPUT_IO_TIMING_FAR_END_VMEAS "HALF SIGNAL SWING" -fall
set_global_assignment -name OUTPUT_IO_TIMING_FAR_END_VMEAS "HALF SIGNAL SWING" -rise
set_global_assignment -name OUTPUT_IO_TIMING_NEAR_END_VMEAS "HALF VCCIO" -fall
set_global_assignment -name OUTPUT_IO_TIMING_NEAR_END_VMEAS "HALF VCCIO" -rise
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PHYSICAL_SYNTHESIS_COMBO_LOGIC_FOR_AREA ON
set_global_assignment -name PHYSICAL_SYNTHESIS_COMBO_LOGIC ON
set_global_assignment -name PHYSICAL_SYNTHESIS_EFFORT EXTRA
set_global_assignment -name PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ON
set_global_assignment -name PHYSICAL_SYNTHESIS_REGISTER_RETIMING ON
set_global_assignment -name PLACEMENT_EFFORT_MULTIPLIER 10
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "NO HEAT SINK WITH 100 LFPM AIRFLOW"
set_global_assignment -name PRE_FLOW_SCRIPT_FILE "quartus_sh:scu_control.tcl"
set_global_assignment -name PRE_MAPPING_RESYNTHESIS ON
set_global_assignment -name PROJECT_CREATION_TIME_DATE "11:00:25 FEBRUARY 13, 2012"
set_global_assignment -name SAVE_DISK_SPACE OFF
<<<<<<< HEAD
set_global_assignment -name SEED 22
=======
set_global_assignment -name SDC_FILE ../../../top/gsi_scu/control3/scu_control.sdc
set_global_assignment -name SIGNALTAP_FILE ../../../../signal_taps/pwm_scu3.stp
set_global_assignment -name SLD_FILE db/pwm_scu3_auto_stripped.stp
set_global_assignment -name SLD_NODE_CREATOR_ID 110 -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_ENTITY_NAME sld_signaltap -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_ADVANCED_TRIGGER_ENTITY=basic,1," -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_ATTRIBUTE_MEM_MODE=OFF" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_BUFFER_FULL_STOP=1" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_COUNTER_PIPELINE=0" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_CURRENT_RESOURCE_WIDTH=1" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_DATA_BITS=165" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_ENABLE_ADVANCED_TRIGGER=0" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_INCREMENTAL_ROUTING=1" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_INVERSION_MASK=000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_INVERSION_MASK_LENGTH=519" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_NODE_INFO=805334528" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_POWER_UP_TRIGGER=0" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_RAM_BLOCK_TYPE=AUTO" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_RAM_PIPELINE=0" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_SAMPLE_DEPTH=1024" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_SEGMENT_SIZE=1024" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_STATE_BITS=11" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_STATE_FLOW_USE_GENERATED=0" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_STORAGE_QUALIFIER_BITS=165" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_STORAGE_QUALIFIER_INVERSION_MASK_LENGTH=0" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_TRIGGER_BITS=165" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_TRIGGER_IN_ENABLED=0" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_TRIGGER_LEVEL=1" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_TRIGGER_LEVEL_PIPELINE=1" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_TRIGGER_PIPELINE=0" -section_id auto_signaltap_0
>>>>>>> 59ebff345 (PWM Feature: Added enable bit for every channel)
set_global_assignment -name SMART_RECOMPILE ON
set_global_assignment -name STRATIX_DEVICE_IO_STANDARD "2.5 V"
set_global_assignment -name STRATIXII_CONFIGURATION_DEVICE EPCS128
set_global_assignment -name STRATIXIII_CONFIGURATION_SCHEME "ACTIVE SERIAL"
set_global_assignment -name STRICT_RAM_RECOGNITION ON
set_global_assignment -name SYNCHRONIZER_IDENTIFICATION "FORCED IF ASYNCHRONOUS"
set_global_assignment -name SYNTH_PROTECT_SDC_CONSTRAINT ON
set_global_assignment -name SYNTH_TIMING_DRIVEN_SYNTHESIS ON
set_global_assignment -name TIMING_ANALYZER_DO_CCPP_REMOVAL ON
set_global_assignment -name TIMING_ANALYZER_MULTICORNER_ANALYSIS ON
set_global_assignment -name USE_CONFIGURATION_DEVICE ON
<<<<<<< HEAD
<<<<<<< HEAD
=======
=======
set_global_assignment -name USE_SIGNALTAP_FILE ../../../../signal_taps/pwm_scu3.stp
>>>>>>> 59ebff345 (PWM Feature: Added enable bit for every channel)
set_global_assignment -name VERILOG_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v" -library work
set_global_assignment -name VERILOG_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_lm32/platform/altera/jtag_tap.v" -library work
set_global_assignment -name VERILOG_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_lm32/platform/generic/lm32_multiplier.v" -library work
set_global_assignment -name VERILOG_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_lm32/src/jtag_cores.v" -library work
set_global_assignment -name VERILOG_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_adder.v" -library work
set_global_assignment -name VERILOG_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_addsub.v" -library work
set_global_assignment -name VERILOG_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_include.v" -library work
set_global_assignment -name VERILOG_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_logic_op.v" -library work
set_global_assignment -name VERILOG_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_mc_arithmetic.v" -library work
set_global_assignment -name VERILOG_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_shifter.v" -library work
set_global_assignment -name VERILOG_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_onewire_master/sockit_owm.v" -library work
set_global_assignment -name VERILOG_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_spi/spi_clgen.v" -library work
set_global_assignment -name VERILOG_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_spi/spi_defines.v" -library work
set_global_assignment -name VERILOG_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_spi/spi_shift.v" -library work
set_global_assignment -name VERILOG_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_spi/spi_top.v" -library work
set_global_assignment -name VERILOG_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_spi/timescale.v" -library work
set_global_assignment -name VERILOG_FILE "../../../ip_cores/general-cores/platform/altera/wb_pcie/ip_compiler_for_pci_express-library/altpcie_64b_x1_pipen1b.v"
set_global_assignment -name VERILOG_FILE "../../../ip_cores/general-cores/platform/altera/wb_pcie/ip_compiler_for_pci_express-library/altpcie_64b_x4_pipen1b.v"
set_global_assignment -name VERILOG_FILE "../../../ip_cores/general-cores/platform/altera/wb_pcie/ip_compiler_for_pci_express-library/altpcie_64b_x8_pipen1b.v"
set_global_assignment -name VERILOG_FILE "../../../ip_cores/general-cores/platform/altera/wb_pcie/ip_compiler_for_pci_express-library/altpcie_hip_256_pipen1b.v"
set_global_assignment -name VERILOG_FILE "../../../ip_cores/general-cores/platform/altera/wb_pcie/ip_compiler_for_pci_express-library/altpcie_hip_pipen1b.v"
set_global_assignment -name VERILOG_FILE "../../../ip_cores/general-cores/platform/altera/wb_pcie/ip_compiler_for_pci_express-library/altpcie_pclk_align.v"
set_global_assignment -name VERILOG_FILE "../../../ip_cores/general-cores/platform/altera/wb_pcie/ip_compiler_for_pci_express-library/altpcie_pclk_pll.v"
set_global_assignment -name VERILOG_FILE "../../../ip_cores/general-cores/platform/altera/wb_pcie/ip_compiler_for_pci_express-library/altpcie_phasefifo.v"
set_global_assignment -name VERILOG_FILE "../../../ip_cores/general-cores/platform/altera/wb_pcie/ip_compiler_for_pci_express-library/altpcie_pll_100_125.v"
set_global_assignment -name VERILOG_FILE "../../../ip_cores/general-cores/platform/altera/wb_pcie/ip_compiler_for_pci_express-library/altpcie_pll_100_250.v"
set_global_assignment -name VERILOG_FILE "../../../ip_cores/general-cores/platform/altera/wb_pcie/ip_compiler_for_pci_express-library/altpcie_pll_125_250.v"
set_global_assignment -name VERILOG_FILE "../../../ip_cores/general-cores/platform/altera/wb_pcie/ip_compiler_for_pci_express-library/altpcie_pll_15625_125.v"
set_global_assignment -name VERILOG_FILE "../../../ip_cores/general-cores/platform/altera/wb_pcie/ip_compiler_for_pci_express-library/altpcie_pll_250_100.v"
set_global_assignment -name VERILOG_FILE "../../../ip_cores/general-cores/platform/altera/wb_pcie/ip_compiler_for_pci_express-library/altpcie_pll_phy0.v"
set_global_assignment -name VERILOG_FILE "../../../ip_cores/general-cores/platform/altera/wb_pcie/ip_compiler_for_pci_express-library/altpcie_pll_phy1_62p5.v"
set_global_assignment -name VERILOG_FILE "../../../ip_cores/general-cores/platform/altera/wb_pcie/ip_compiler_for_pci_express-library/altpcie_pll_phy2.v"
set_global_assignment -name VERILOG_FILE "../../../ip_cores/general-cores/platform/altera/wb_pcie/ip_compiler_for_pci_express-library/altpcie_pll_phy3_62p5.v"
set_global_assignment -name VERILOG_FILE "../../../ip_cores/general-cores/platform/altera/wb_pcie/ip_compiler_for_pci_express-library/altpcie_pll_phy4_62p5.v"
set_global_assignment -name VERILOG_FILE "../../../ip_cores/general-cores/platform/altera/wb_pcie/ip_compiler_for_pci_express-library/altpcie_pll_phy5_62p5.v"
set_global_assignment -name VERILOG_FILE "../../../ip_cores/general-cores/platform/altera/wb_pcie/ip_compiler_for_pci_express-library/altpcierd_reconfig_clk_pll.v"
set_global_assignment -name VERILOG_FILE "../../../ip_cores/general-cores/platform/altera/wb_pcie/ip_compiler_for_pci_express-library/altpcie_reconfig_3cgx.v"
set_global_assignment -name VERILOG_FILE "../../../ip_cores/general-cores/platform/altera/wb_pcie/ip_compiler_for_pci_express-library/altpcie_reconfig_4sgx.v"
set_global_assignment -name VERILOG_FILE "../../../ip_cores/general-cores/platform/altera/wb_pcie/ip_compiler_for_pci_express-library/altpcie_rs_serdes.v"
set_global_assignment -name VERILOG_FILE "../../../ip_cores/general-cores/platform/altera/wb_pcie/ip_compiler_for_pci_express-library/altpcie_serdes_1sgx_x1_12500.v"
set_global_assignment -name VERILOG_FILE "../../../ip_cores/general-cores/platform/altera/wb_pcie/ip_compiler_for_pci_express-library/altpcie_serdes_1sgx_x1_15625.v"
set_global_assignment -name VERILOG_FILE "../../../ip_cores/general-cores/platform/altera/wb_pcie/ip_compiler_for_pci_express-library/altpcie_serdes_1sgx_x4_12500.v"
set_global_assignment -name VERILOG_FILE "../../../ip_cores/general-cores/platform/altera/wb_pcie/ip_compiler_for_pci_express-library/altpcie_serdes_1sgx_x4_15625.v"
set_global_assignment -name VERILOG_FILE "../../../ip_cores/general-cores/platform/altera/wb_pcie/ip_compiler_for_pci_express-library/altpcie_serdes_2agx_x1d_gen1_08p.v"
set_global_assignment -name VERILOG_FILE "../../../ip_cores/general-cores/platform/altera/wb_pcie/ip_compiler_for_pci_express-library/altpcie_serdes_2agx_x1d_gen1_16p.v"
set_global_assignment -name VERILOG_FILE "../../../ip_cores/general-cores/platform/altera/wb_pcie/ip_compiler_for_pci_express-library/altpcie_serdes_2agx_x4d_gen1_08p.v"
set_global_assignment -name VERILOG_FILE "../../../ip_cores/general-cores/platform/altera/wb_pcie/ip_compiler_for_pci_express-library/altpcie_serdes_2agx_x4d_gen1_16p.v"
set_global_assignment -name VERILOG_FILE "../../../ip_cores/general-cores/platform/altera/wb_pcie/ip_compiler_for_pci_express-library/altpcie_serdes_2agx_x8d_gen1_08p.v"
set_global_assignment -name VERILOG_FILE "../../../ip_cores/general-cores/platform/altera/wb_pcie/ip_compiler_for_pci_express-library/altpcie_serdes_2sgx_x1d_10000.v"
set_global_assignment -name VERILOG_FILE "../../../ip_cores/general-cores/platform/altera/wb_pcie/ip_compiler_for_pci_express-library/altpcie_serdes_2sgx_x4d_10000.v"
set_global_assignment -name VERILOG_FILE "../../../ip_cores/general-cores/platform/altera/wb_pcie/ip_compiler_for_pci_express-library/altpcie_serdes_2sgx_x8d_10000.v"
set_global_assignment -name VERILOG_FILE "../../../ip_cores/general-cores/platform/altera/wb_pcie/ip_compiler_for_pci_express-library/altpcie_serdes_3cgx_x1d_gen1_08p.v"
set_global_assignment -name VERILOG_FILE "../../../ip_cores/general-cores/platform/altera/wb_pcie/ip_compiler_for_pci_express-library/altpcie_serdes_3cgx_x1d_gen1_16p.v"
set_global_assignment -name VERILOG_FILE "../../../ip_cores/general-cores/platform/altera/wb_pcie/ip_compiler_for_pci_express-library/altpcie_serdes_3cgx_x2d_gen1_08p.v"
set_global_assignment -name VERILOG_FILE "../../../ip_cores/general-cores/platform/altera/wb_pcie/ip_compiler_for_pci_express-library/altpcie_serdes_3cgx_x4d_gen1_08p.v"
set_global_assignment -name VERILOG_FILE "../../../ip_cores/general-cores/platform/altera/wb_pcie/ip_compiler_for_pci_express-library/altpcie_serdes_4sgx_x1d_gen1_08p.v"
set_global_assignment -name VERILOG_FILE "../../../ip_cores/general-cores/platform/altera/wb_pcie/ip_compiler_for_pci_express-library/altpcie_serdes_4sgx_x1d_gen1_16p.v"
set_global_assignment -name VERILOG_FILE "../../../ip_cores/general-cores/platform/altera/wb_pcie/ip_compiler_for_pci_express-library/altpcie_serdes_4sgx_x1d_gen2_08p.v"
set_global_assignment -name VERILOG_FILE "../../../ip_cores/general-cores/platform/altera/wb_pcie/ip_compiler_for_pci_express-library/altpcie_serdes_4sgx_x4d_gen1_08p.v"
set_global_assignment -name VERILOG_FILE "../../../ip_cores/general-cores/platform/altera/wb_pcie/ip_compiler_for_pci_express-library/altpcie_serdes_4sgx_x4d_gen1_16p.v"
set_global_assignment -name VERILOG_FILE "../../../ip_cores/general-cores/platform/altera/wb_pcie/ip_compiler_for_pci_express-library/altpcie_serdes_4sgx_x4d_gen2_08p.v"
set_global_assignment -name VERILOG_FILE "../../../ip_cores/general-cores/platform/altera/wb_pcie/ip_compiler_for_pci_express-library/altpcie_serdes_4sgx_x8d_gen1_08p.v"
set_global_assignment -name VERILOG_FILE "../../../ip_cores/general-cores/platform/altera/wb_pcie/ip_compiler_for_pci_express-library/altpcie_serdes_4sgx_x8d_gen2_08p.v"
set_global_assignment -name VERILOG_FILE "../../../ip_cores/general-cores/platform/altera/wb_pcie/ip_compiler_for_pci_express-library/pciexp64_dlink.v"
set_global_assignment -name VERILOG_FILE "../../../ip_cores/general-cores/platform/altera/wb_pcie/ip_compiler_for_pci_express-library/pciexp64_trans.v"
set_global_assignment -name VERILOG_FILE "../../../ip_cores/general-cores/platform/altera/wb_pcie/ip_compiler_for_pci_express-library/pciexp_dcram.v"
set_global_assignment -name VERILOG_FILE "../../../ip_cores/general-cores/platform/altera/wb_pcie/ip_compiler_for_pci_express-library/pciexpx8f_confctrl.v"
set_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/bus_commands.v" -library work
set_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_async_reset_flop.v" -library work
set_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_bridge32.v" -library work
set_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_cbe_en_crit.v" -library work
set_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_conf_cyc_addr_dec.v" -library work
set_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_conf_space.v" -library work
set_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_constants.v" -library work
set_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_cur_out_reg.v" -library work
set_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_delayed_sync.v" -library work
set_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_delayed_write_reg.v" -library work
set_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_frame_crit.v" -library work
set_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_frame_en_crit.v" -library work
set_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_frame_load_crit.v" -library work
set_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_in_reg.v" -library work
set_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_io_mux_ad_en_crit.v" -library work
set_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_io_mux_ad_load_crit.v" -library work
set_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_io_mux.v" -library work
set_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_irdy_out_crit.v" -library work
set_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_mas_ad_en_crit.v" -library work
set_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_mas_ad_load_crit.v" -library work
set_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_mas_ch_state_crit.v" -library work
set_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_master32_sm_if.v" -library work
set_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_master32_sm.v" -library work
set_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_out_reg.v" -library work
set_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_par_crit.v" -library work
set_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_parity_check.v" -library work
set_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_pci_decoder.v" -library work
set_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_pcir_fifo_control.v" -library work
set_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_pci_tpram.v" -library work
set_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_pciw_fifo_control.v" -library work
set_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_pciw_pcir_fifos.v" -library work
set_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_perr_crit.v" -library work
set_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_perr_en_crit.v" -library work
set_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_ram_16x40d.v" -library work
set_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_rst_int.v" -library work
set_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_serr_crit.v" -library work
set_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_serr_en_crit.v" -library work
set_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_spoci_ctrl.v" -library work
set_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_synchronizer_flop.v" -library work
set_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_sync_module.v" -library work
set_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_target32_clk_en.v" -library work
set_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_target32_devs_crit.v" -library work
set_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_target32_interface.v" -library work
set_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_target32_sm.v" -library work
set_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_target32_stop_crit.v" -library work
set_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_target32_trdy_crit.v" -library work
set_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_target_unit.v" -library work
set_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_user_constants.v" -library work
set_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_wb_addr_mux.v" -library work
set_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_wb_decoder.v" -library work
set_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_wb_master.v" -library work
set_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_wbr_fifo_control.v" -library work
set_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_wb_slave_unit.v" -library work
set_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_wb_slave.v" -library work
set_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_wbs_wbb3_2_wbb2.v" -library work
set_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_wb_tpram.v" -library work
set_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_wbw_fifo_control.v" -library work
set_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_wbw_wbr_fifos.v" -library work
set_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/timescale.v" -library work
set_global_assignment -name VERILOG_FILE ../../../modules/cfi_flash/cfi_ctrl_engine.v -library work
set_global_assignment -name VERILOG_FILE ../../../modules/cfi_flash/cfi_ctrl.v -library work
set_global_assignment -name VERILOG_FILE ../../../modules/lpc_uart/serirq_defines.v -library work
set_global_assignment -name VERILOG_FILE ../../../modules/lpc_uart/serirq_slave.v -library work
set_global_assignment -name VERILOG_FILE ../../../modules/remote_update/asmi10/asmi10/altera_asmi_parallel_181/synth/asmi10_altera_asmi_parallel_181_gdoqleq.v -library work
set_global_assignment -name VERILOG_FILE ../../../modules/remote_update/asmi10/asmi10/altera_asmi_parallel_181/synth/asmi10_altera_asmi_parallel_181_svbigkq.v -library work
set_global_assignment -name VERILOG_FILE ../../../modules/remote_update/asmi5/asmi5/synthesis/submodules/asmi5_asmi_parallel_0.v -library work
set_global_assignment -name VERILOG_FILE ../../../modules/remote_update/asmi_arriaII/asmi_arriaII/synthesis/submodules/asmi_arriaII_asmi_parallel_0.v -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/etherbone-core/hdl/eb_master_core/eb_commit_len_fifo.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/etherbone-core/hdl/eb_master_core/eb_framer.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/etherbone-core/hdl/eb_master_core/eb_master_eth_tx.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/etherbone-core/hdl/eb_master_core/eb_master_slave_wrapper.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/etherbone-core/hdl/eb_master_core/eb_master_top.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/etherbone-core/hdl/eb_master_core/ebm_auto_pkg.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/etherbone-core/hdl/eb_master_core/ebm_auto.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/etherbone-core/hdl/eb_master_core/eb_record_gen.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_cfg_fifo.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_checksum.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_commit_fifo.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_ethernet_slave.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_eth_rx.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_eth_tx.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_fifo.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_hdr_pkg.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_internals_pkg.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_pass_fifo.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_raw_slave.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_slave_core.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_slave_fsm.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_slave_top.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_stream_narrow.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_stream_widen.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_tag_fifo.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_tx_mux.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_wbm_fifo.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/etherbone-core/hdl/eb_slave_core/etherbone_pkg.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/etherbone-core/hdl/eb_usb_core/ez_usb_fifos.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/etherbone-core/hdl/eb_usb_core/ez_usb_pkg.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/etherbone-core/hdl/eb_usb_core/ez_usb.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/fpga-config-space/legacy-vme64x-core/hdl/VME_Access_Decode.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/fpga-config-space/legacy-vme64x-core/hdl/VME_Am_Match.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/fpga-config-space/legacy-vme64x-core/hdl/VME_Buffer_pack.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/fpga-config-space/legacy-vme64x-core/hdl/VME_Buffer.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/fpga-config-space/legacy-vme64x-core/hdl/VME_bus.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/fpga-config-space/legacy-vme64x-core/hdl/VME_CRAM.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/fpga-config-space/legacy-vme64x-core/hdl/VME_CR_CSR_Space.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/fpga-config-space/legacy-vme64x-core/hdl/VME_CR_pack.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/fpga-config-space/legacy-vme64x-core/hdl/VME_CSR_pack.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/fpga-config-space/legacy-vme64x-core/hdl/VME_Funct_Match.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/fpga-config-space/legacy-vme64x-core/hdl/VME_Init.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/fpga-config-space/legacy-vme64x-core/hdl/VME_IRQ_Controller.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/fpga-config-space/legacy-vme64x-core/hdl/VME_SharedComps.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/fpga-config-space/legacy-vme64x-core/hdl/VME_swapper.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/fpga-config-space/legacy-vme64x-core/hdl/VME_Wb_master_eb.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/fpga-config-space/legacy-vme64x-core/hdl/VME_Wb_slave.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/fpga-config-space/legacy-vme64x-core/hdl/xVME64xCore_Top.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/fpga-config-space/legacy-vme64x-core/hdl/xvme64x_pack.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/axi/axi4lite_wb_bridge/xaxi4lite_wb_bridge.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/axi/axi4_pkg.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/axi/z7_axi_gpio_expander/axi_gpio_expander.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/common/gc_arbitrated_mux.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/common/gc_async_counter_diff.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/common/gc_async_signals_input_stage.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/common/gc_bicolor_led_ctrl.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/common/gc_big_adder.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/common/gc_comparator.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/common/gc_crc_gen.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/common/gc_delay_gen.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/common/gc_delay_line.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/common/gc_ds182x_interface.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/common/gc_ds182x_readout/gc_ds182x_readout.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/common/gc_dual_pi_controller.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/common/gc_dyn_extend_pulse.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/common/gc_dyn_glitch_filt.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/common/gc_extend_pulse.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/common/gc_frequency_meter.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/common/gc_fsm_watchdog.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/common/gc_glitch_filt.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/common/gc_i2c_slave.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/common/gc_moving_average.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/common/gc_multichannel_frequency_meter.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/common/gc_prio_encoder.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/common/gc_pulse_synchronizer2.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/common/gc_pulse_synchronizer.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/common/gc_reset_multi_aasd.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/common/gc_reset.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/common/gc_rr_arbiter.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/common/gc_serial_dac.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/common/gc_sfp_i2c_adapter.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/common/gc_single_reset_gen.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/common/gc_sync_ffs.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/common/gc_sync_register.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/common/gc_sync_word_rd.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/common/gc_sync_word_wr.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/common/gc_word_packer.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/common/gencores_pkg.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/common/matrix_pkg.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/genrams/altera/altera_async_fifo.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/genrams/altera/altera_sync_fifo.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/genrams/altera/gc_shiftreg.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/genrams/altera/generic_dpram_mixed.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/genrams/altera/generic_dpram.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/genrams/altera/generic_simple_dpram.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/genrams/altera/generic_spram.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/genrams/common/generic_shiftreg_fifo.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/genrams/common/inferred_async_fifo_dual_rst.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/genrams/common/inferred_async_fifo.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/genrams/common/inferred_sync_fifo.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/genrams/generic/generic_async_fifo_dual_rst.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/genrams/generic/generic_async_fifo.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/genrams/generic/generic_sync_fifo.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/genrams/genram_pkg.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/genrams/memory_loader_pkg.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_async_bridge/wb_async_bridge.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_async_bridge/xwb_async_bridge.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_axi4lite_bridge/wb_axi4lite_bridge.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_axi4lite_bridge/xwb_axi4lite_bridge.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_bus_fanout/xwb_bus_fanout.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_clock_crossing/xwb_clock_bridge.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_clock_crossing/xwb_clock_crossing.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_crossbar/sdb_rom.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_crossbar/xwb_crossbar.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_crossbar/xwb_sdb_crossbar.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_dma/xwb_dma.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_dma/xwb_streamer.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_ds182x_readout/wb_ds182x_regs.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_ds182x_readout/xwb_ds182x_readout.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wbgen2/wbgen2_dpssram.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wbgen2/wbgen2_eic.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wbgen2/wbgen2_fifo_async.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wbgen2/wbgen2_fifo_sync.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wbgen2/wbgen2_pkg.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wbgenplus/wbgenplus_pkg.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_gpio_port/wb_gpio_port.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_gpio_port/xwb_gpio_port.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_i2c_bridge/wb_i2c_bridge.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_i2c_master/i2c_master_bit_ctrl.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_i2c_master/i2c_master_byte_ctrl.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_i2c_master/i2c_master_top.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_i2c_master/wb_i2c_master.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_i2c_master/xwb_i2c_master.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_irq/irqm_core.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_irq/wb_irq_lm32.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_irq/wb_irq_master.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_irq/wb_irq_pkg.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_irq/wb_irq_slave.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_irq/wb_irq_timer.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_lm32/generated/xwb_lm32.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_dp_ram.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_ram.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_metadata/xwb_metadata.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_onewire_master/wb_onewire_master.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_onewire_master/xwb_onewire_master.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_register/wb_skidpad.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_register/xwb_register_link.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_register/xwb_register.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_remapper/xwb_remapper.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_serial_lcd/wb_serial_lcd.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_simple_pwm/simple_pwm_wbgen2_pkg.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_simple_pwm/simple_pwm_wb.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_simple_pwm/wb_simple_pwm.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_simple_pwm/xwb_simple_pwm.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_simple_timer/wb_tics.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_simple_timer/xwb_tics.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_slave_adapter/wb_slave_adapter.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_spi_flash/wb_spi_flash.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_spi/wb_spi.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_spi/xwb_spi.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_split/xwb_split.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_uart/simple_uart_pkg.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_uart/simple_uart_wb.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_uart/uart_async_rx.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_uart/uart_async_tx.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_uart/uart_baud_gen.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_uart/wb_simple_uart.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_uart/xwb_simple_uart.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_vic/wb_vic_regs.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_vic/wb_vic.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_vic/xwb_vic.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wishbone_pkg.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/platform/altera/flash/altera_flash_pkg.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/platform/altera/flash/altera_spi.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/platform/altera/flash/flash_top.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/platform/altera/networks/altera_networks_pkg.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/platform/altera/wb_pcie/pcie_32to64.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/platform/altera/wb_pcie/pcie_64to32.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/platform/altera/wb_pcie/pcie_altera.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/platform/altera/wb_pcie/pcie_tlp.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/platform/altera/wb_pcie/pcie_wb_pkg.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/platform/altera/wb_pcie/pcie_wb.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/pci-core/src/hdl/wb_pci_pkg.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/pci-core/src/hdl/wb_pmc_host_bridge_pkg.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/pci-core/src/hdl/wb_pmc_host_bridge.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/fabric/wr_fabric_pkg.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/fabric/xwb_fabric_sink.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/fabric/xwb_fabric_source.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/fabric/xwrf_loopback/lbk_pkg.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/fabric/xwrf_loopback/lbk_wishbone_controller.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/fabric/xwrf_loopback/wrf_loopback.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/fabric/xwrf_loopback/xwrf_loopback.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/fabric/xwrf_mux.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/fabric/xwrf_reg.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/timing/dmtd_phase_meas.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/timing/dmtd_with_deglitcher.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/timing/hpll_period_detect.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/timing/multi_dmtd_with_deglitcher.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/timing/pulse_gen.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/timing/pulse_stamper.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wrc_core/wrc_diags_pkg.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wrc_core/wrc_diags_wb.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wrc_core/wrcore_pkg.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wrc_core/wr_core.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wrc_core/wrc_periph.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wrc_core/wrc_syscon_pkg.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wrc_core/wrc_syscon_wb.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wrc_core/xwrc_diags_wb.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wrc_core/xwr_core.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_dacs/spec_serial_dac_arb.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_dacs/spec_serial_dac.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_eca/eca_ac_wbm_auto_pkg.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_eca/eca_ac_wbm_auto.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_eca/eca_ac_wbm.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_eca/eca_adder.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_eca/eca_auto_pkg.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_eca/eca_auto.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_eca/eca_channel.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_eca/eca_data.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_eca/eca_free.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_eca/eca_internals_pkg.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_eca/eca_msi.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_eca/eca_offset.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_eca/eca_piso_fifo.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_eca/eca_pkg.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_eca/eca_queue_auto_pkg.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_eca/eca_queue_auto.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_eca/eca_queue.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_eca/eca_rmw.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_eca/eca_scan.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_eca/eca_scubus_channel.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_eca/eca_sdp.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_eca/eca_search.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_eca/eca_tag_channel.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_eca/eca_tdp.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_eca/eca_tlu_auto_pkg.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_eca/eca_tlu_auto.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_eca/eca_tlu_fsm.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_eca/eca_tlu.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_eca/eca.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_eca/eca_walker.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_eca/eca_wb_event.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_eca/eca_wr_time.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_eca/wr_eca.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_endpoint/endpoint_pkg.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_endpoint/endpoint_private_pkg.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_endpoint/ep_1000basex_pcs.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_endpoint/ep_autonegotiation.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_endpoint/ep_clock_alignment_fifo.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_endpoint/ep_crc32_pkg.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_endpoint/ep_leds_controller.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_endpoint/ep_packet_filter.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_endpoint/ep_pcs_tbi_mdio_wb.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_endpoint/ep_registers_pkg.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_endpoint/ep_rtu_header_extract.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_endpoint/ep_rx_buffer.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_endpoint/ep_rx_bypass_queue.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_endpoint/ep_rx_crc_size_check.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_endpoint/ep_rx_early_address_match.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_endpoint/ep_rx_oob_insert.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_endpoint/ep_rx_path.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_endpoint/ep_rx_pcs_16bit.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_endpoint/ep_rx_pcs_8bit.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_endpoint/ep_rx_status_reg_insert.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_endpoint/ep_rx_vlan_unit.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_endpoint/ep_rx_wb_master.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_endpoint/ep_sync_detect_16bit.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_endpoint/ep_sync_detect.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_endpoint/ep_timestamping_unit.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_endpoint/ep_ts_counter.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_endpoint/ep_tx_crc_inserter.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_endpoint/ep_tx_header_processor.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_endpoint/ep_tx_inject_ctrl.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_endpoint/ep_tx_packet_injection.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_endpoint/ep_tx_path.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_endpoint/ep_tx_pcs_16bit.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_endpoint/ep_tx_pcs_8bit.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_endpoint/ep_tx_vlan_unit.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_endpoint/ep_wishbone_controller.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_endpoint/wr_endpoint.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_endpoint/xwr_endpoint.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_mini_nic/minic_packet_buffer.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_mini_nic/minic_wbgen2_pkg.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_mini_nic/minic_wb_slave.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_mini_nic/wr_mini_nic.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_mini_nic/xwr_mini_nic.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_pps_gen/pps_gen_wb.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_pps_gen/wr_pps_gen.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_pps_gen/xwr_pps_gen.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_si57x_interface/si570_if_wbgen2_pkg.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_si57x_interface/si570_if_wb.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_si57x_interface/wr_si57x_interface.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_si57x_interface/xwr_si57x_interface.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_softpll_ng/softpll_pkg.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_softpll_ng/spll_aligner.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_softpll_ng/spll_period_detect.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_softpll_ng/spll_wbgen2_pkg.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_softpll_ng/spll_wb_slave.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_softpll_ng/wr_softpll_ng.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_softpll_ng/xwr_softpll_ng.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_streamers/dropping_buffer.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_streamers/escape_detector.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_streamers/escape_inserter.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_streamers/rx_streamer.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_streamers/streamers_pkg.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_streamers/streamers_priv_pkg.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_streamers/tx_streamer.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_streamers/wr_streamers_wbgen2_pkg.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_streamers/wr_streamers_wb.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_streamers/xrtx_streamers_stats.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_streamers/xrx_streamers_stats.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_streamers/xrx_streamer.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_streamers/xtx_streamers_stats.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_streamers/xtx_streamer.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_streamers/xwr_streamers.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_tbi_phy/dec_8b10b.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_tbi_phy/disparity_gen_pkg.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_tbi_phy/enc_8b10b.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_tbi_phy/wr_tbi_phy.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_tlu/tlu_fsm.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_tlu/tlu_pkg.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_tlu/tlu.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/platform/altera/wr_altera_pkg.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/platform/altera/wr_arria2_phy/wr_arria2_phy.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/platform/altera/xwrc_platform_altera.vhd" -library work
set_global_assignment -name VHDL_FILE ../../../modules/a10ts/src/hdl/a10ts_pkg.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/ad7606/ad7606.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/ad7606/adc_modul_bus.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/ad7606/adc_pkg.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/ad7606/adc_scu_bus.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/aux_functions/aux_functions_pkg.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/aux_functions/Debounce.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/aux_functions/div_n.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/aux_functions/IO_4x8.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/aux_functions/led_n.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/aux_functions/lemo_io.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/aux_functions/local_125_to_12p5.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/aux_functions/local_20_to_12p5.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/aux_functions/prio_encoder/prio_encoder_16_4.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/aux_functions/prio_encoder/prio_encoder_256_8.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/aux_functions/prio_encoder/prio_encoder_64_6.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/aux_functions/slave_clk_switch.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/aux_functions/sys_clk_or_local_clk.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/aux_functions/tmr_scu_bus.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/aux_functions/Zeitbasis.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/beam_dump/beam_dump_pkg.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/beam_dump/beam_dump.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/build_id/build_id_pkg.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/build_id/build_id.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/butis_t0/BuTis_T0_generator.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/butis_t0/crc8_data8.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/butis_t0/TimestampDecoder.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/butis_t0/TimestampEncoder.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/butis_t0/wr_serialtimestamp_pkg.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/cfi_flash/cfi_flash_pkg.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/cfi_flash/xwb_cfi_wrapper.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/chopper/Bus_io.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/chopper/Debounce_Skal.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/chopper/Independent_Clk.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/chopper/K12_K23_Logik_Leds.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/chopper/Kanal.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/chopper/Kicker_Leds.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/cpri_phy_reconf/cpri_phy_reconf_pkg.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/cpri_phy_reconf/cpri_phy_reconf.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/dac714/dac714_pkg.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/dac714/dac714.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/daq/crc5x16.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/daq/daq_chan_reg_logic.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/daq/daq_pkg.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/daq/daq.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/daq/Zeitbasis_daq.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/ddr3/ddr3_wrapper_pkg.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/ddr3/ddr3_wrapper.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/diob/del_quench_detection.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/diob/hw_interlock.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/diob/QuD_masken_reg.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/diob/qud_pkg.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/diob/quench_detection.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/diob/spill_abort.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/diob/TM_quench_detection.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/dm_diag/dm_diag_auto_pkg.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/dm_diag/dm_diag_auto.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/dm_diag/dm_diag.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/eca_tap/eca_tap_auto_pkg.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/eca_tap/eca_tap_auto.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/eca_tap/eca_tap_pkg.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/eca_tap/eca_tap.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/flash_loader/flash_loader_v01.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/ftm/ftm_lm32_cluster.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/ftm/ftm_lm32.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/ftm/ftm_pkg.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/ftm/time_clk_cross.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/function_generators/fg_quad/fg_quad_datapath.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/function_generators/fg_quad/fg_quad_ifa.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/function_generators/fg_quad/fg_quad_pkg.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/function_generators/fg_quad/fg_quad_scu_bus.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/function_generators/fg_quad/fg_quad_statistics.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/function_generators/fg_quad/ring_buffer.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/function_generators/fg_quad/wbmstr_core.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/function_generators/scu_slave_fg_pkg.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/function_generators/scu_slave_fg.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/function_generators/serdes_clk_gen/serdes_clk_gen_regs.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/function_generators/serdes_clk_gen/serdes_clk_gen.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/function_generators/serdes_clk_gen/wb_serdes_clk_gen_pkg.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/function_generators/serdes_clk_gen/wb_serdes_clk_gen.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/function_generators/serdes_clk_gen/xwb_serdes_clk_gen.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/heap/heap_pathfinder.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/heap/heap_pkg.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/heap/heap_top.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/heap/heap_writer.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/heap/xwb_heap.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/i2c_wrapper/src/hdl/wb_i2c_wrapper_pkg.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/io_control/src/hdl/io_control_pkg.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/io_control/src/hdl/io_control.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/led_blink.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/lpc_uart/i8042_kbc.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/lpc_uart/lpc_peripheral.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/lpc_uart/lpc_uart_pkg.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/lpc_uart/lpc_uart.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/lpc_uart/postcode.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/lvds/altera_lvds_ibuf.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/lvds/altera_lvds_obuf.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/lvds/altera_lvds_pkg.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/lvds/altera_lvds_rx.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/lvds/altera_lvds_tx.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/lvds/altera_lvds.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/lvds/arria10_lvds_pkg.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/lvds/arria2/arria2_lvds_ibuf.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/lvds/arria2/arria2_lvds_obuf.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/lvds/arria2/arria2_lvds_rx.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/lvds/arria2/arria2_lvds_tx.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/lvds/arria2_lvds_pkg.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/lvds/arria5_lvds_pkg.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/lvds/eca_lvds_channel.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/mbox/mbox_pkg.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/mbox/mbox.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/mil/hw6408_vhdl.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/mil/Mil_bipol_dec.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/mil/Mil_dec_edge_timed.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/mil/Mil_Enc_Vhdl.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/mil/mil_en_decoder.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/mil/mil_hw_or_soft_ip.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/mil/Mil_pkg.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/mil/PLL_SIO.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/mil/PU_Reset.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/mil/SysClock.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/modulbus/Epcs_spi.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/modulbus/f_divider.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/modulbus/global_reg.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/modulbus/I2C_Cntrl.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/modulbus/K_EPCS_IF.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/modulbus/led.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/modulbus/Loader_MB.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/modulbus/modul2spi.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/modulbus/modulbus_loader.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/modulbus/modulbus_v5.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/modulbus/Rd_mb_ld.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/modulbus/rdram.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/monster/monster_iodir.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/monster/monster_pkg.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/monster/monster.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/nau8811/src/hdl/wb_nau8811_audio_driver_pkg.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/oled_display/char_render.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/oled_display/display_console.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/oled_display/Display_RAM_Ini_v01.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/oled_display/oled_auto_pkg.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/oled_display/oled_auto.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/oled_display/oled_display_pkg.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/oled_display/spi_master.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/oled_display/wb_console.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/pll/altera_butis.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/pll/altera_phase.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/pll/altera_reset.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/pll/pll_pkg.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/prioq2/arbiter.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/prioq2/min3.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/prioq2/min9_64.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/prioq2/prio_auto_pkg.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/prioq2/prio_auto.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/prioq2/prio_pkg.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/prioq2/prio.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/prioq2/queue_unit.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/psram/psram_pkg.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/psram/psram.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/pwm/src/pwm_pkg.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/pwm/src/pwm.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/remote_update/altasmi.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/remote_update/asmi10/asmi10/altera_asmi_parallel_181/synth/asmi10_pkg.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/remote_update/asmi10/asmi10/synth/asmi10.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/remote_update/asmi5/asmi5/synthesis/asmi5.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/remote_update/asmi_arriaII/asmi_arriaII/synthesis/asmi_arriaII.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/remote_update/remote_update_pkg.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/remote_update/remote_update.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/remote_update/wb_asmi_slave.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/remote_update/wb_asmi.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/remote_update/wb_remote_update.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/reverse_lpb/reverse_lpb.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/scu_bus/housekeeping.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/scu_bus/scu_bus_pkg.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/scu_bus/scu_bus_slave_pkg.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/scu_bus/scu_bus_slave.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/scu_bus/scu_to_wb.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/scu_bus/wb_irq_scu_bus.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/scu_bus/wb_scu_bus.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/simple_tag_decoder/simple_tag_decoder_pkg.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/simple_tag_decoder/simple_tag_decoder.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/ssd1325/src/hdl/generic_fifo_pkg.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/ssd1325/src/hdl/generic_fifo.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/ssd1325/src/hdl/generic_serial_master_pkg.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/ssd1325/src/hdl/generic_serial_master.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/ssd1325/src/hdl/wb_ssd1325_serial_driver_pkg.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/ssd1325/src/hdl/wb_ssd1325_serial_driver.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/temp_sens/hdl/wb_temp_sense_pkg.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/transceiver_prbs/trans_loop.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/transceiver_prbs/trans_rcfg.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/trans_pkg.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/trans_pll/trans_pll.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/uart/slib_clock_div.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/uart/slib_counter.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/uart/slib_edge_detect.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/uart/slib_fifo.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/uart/slib_input_filter.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/uart/slib_input_sync.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/uart/slib_mv_filter.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/uart/uart_16750.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/uart/uart_baudgen.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/uart/uart_interrupt.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/uart/uart_receiver.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/uart/uart_transmitter.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/watchdog/watchdog_pkg.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/watchdog/watchdog.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/wb_arria_reset/arria10_reset/arria10_reset/altera_remote_update_181/synth/arria10_reset_pkg.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/wb_arria_reset/arria10_reset/arria10_reset/synth/arria10_reset.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/wb_arria_reset/arria5_reset.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/wb_arria_reset/arria_reset.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/wb_arria_reset/wb_arria_reset_pkg.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/wb_arria_reset/wb_arria_reset.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/wb_mil_scu/event_processing.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/wb_mil_scu/mil_pll.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/wb_mil_scu/wb_mil_scu_pkg.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/wb_mil_scu/wb_mil_scu.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/wb_scu_reg/wb_scu_reg_pkg.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/wb_scu_reg/wb_scu_reg.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/wb_timer/wb_timer_pkg.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/wb_timer/wb_timer.vhd -library work
set_global_assignment -name VHDL_FILE ../../../top/gsi_scu/control3/ramsize_pkg.vhd -library work
set_global_assignment -name VHDL_FILE ../../../top/gsi_scu/control3/scu_control.vhd -library work
>>>>>>> 46915707d (FEATURE PWM: started using gpios, modding for scu)
set_global_assignment -name VHDL_INPUT_VERSION VHDL_1993
set_global_assignment -name VHDL_SHOW_LMF_MAPPING_MESSAGES OFF
set_instance_assignment -name BOARD_MODEL_FAR_DIFFERENTIAL_R 100 -to DDR3_CLK
set_instance_assignment -name BOARD_MODEL_FAR_DIFFERENTIAL_R OPEN -to DDR3_DQS
set_instance_assignment -name BOARD_MODEL_FAR_PULLUP_R 51 -to DDR3_ADDR
set_instance_assignment -name BOARD_MODEL_FAR_PULLUP_R 51 -to DDR3_BA
set_instance_assignment -name BOARD_MODEL_FAR_PULLUP_R 51 -to DDR3_CAS_n
set_instance_assignment -name BOARD_MODEL_FAR_PULLUP_R 51 -to DDR3_CS_n
set_instance_assignment -name BOARD_MODEL_FAR_PULLUP_R 51 -to DDR3_DM
set_instance_assignment -name BOARD_MODEL_FAR_PULLUP_R 51 -to DDR3_DQ
set_instance_assignment -name BOARD_MODEL_FAR_PULLUP_R 51 -to DDR3_DQS
set_instance_assignment -name BOARD_MODEL_FAR_PULLUP_R 51 -to DDR3_ODT[0]
set_instance_assignment -name BOARD_MODEL_FAR_PULLUP_R 51 -to DDR3_RAS_n
set_instance_assignment -name BOARD_MODEL_FAR_PULLUP_R 51 -to DDR3_WE_n
set_instance_assignment -name BOARD_MODEL_FAR_PULLUP_R OPEN -to DDR3_CLK
set_instance_assignment -name BOARD_MODEL_NEAR_SERIES_R SHORT -to DDR3_ADDR
set_instance_assignment -name BOARD_MODEL_NEAR_SERIES_R SHORT -to DDR3_BA
set_instance_assignment -name BOARD_MODEL_NEAR_SERIES_R SHORT -to DDR3_CAS_n
set_instance_assignment -name BOARD_MODEL_NEAR_SERIES_R SHORT -to DDR3_CLK
set_instance_assignment -name BOARD_MODEL_NEAR_SERIES_R SHORT -to DDR3_CS_n
set_instance_assignment -name BOARD_MODEL_NEAR_SERIES_R SHORT -to DDR3_DM
set_instance_assignment -name BOARD_MODEL_NEAR_SERIES_R SHORT -to DDR3_DQ
set_instance_assignment -name BOARD_MODEL_NEAR_SERIES_R SHORT -to DDR3_DQS
set_instance_assignment -name BOARD_MODEL_NEAR_SERIES_R SHORT -to DDR3_ODT[0]
set_instance_assignment -name BOARD_MODEL_NEAR_SERIES_R SHORT -to DDR3_RAS_n
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_C_PER_LENGTH 3.47P -to DDR3_ADDR
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_C_PER_LENGTH 3.47P -to DDR3_BA
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_C_PER_LENGTH 3.47P -to DDR3_CAS_n
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_C_PER_LENGTH 3.47P -to DDR3_CLK
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_C_PER_LENGTH 3.47P -to DDR3_CS_n
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_C_PER_LENGTH 3.47P -to DDR3_DM
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_C_PER_LENGTH 3.47P -to DDR3_DQ
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_C_PER_LENGTH 3.47P -to DDR3_DQS
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_C_PER_LENGTH 3.47P -to DDR3_DQS[0]
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_C_PER_LENGTH 3.47P -to DDR3_DQS[1]
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_C_PER_LENGTH 3.47P -to DDR3_ODT
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_C_PER_LENGTH 3.47P -to DDR3_ODT[0]
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_C_PER_LENGTH 3.47P -to DDR3_RAS_n
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_C_PER_LENGTH 3.47P -to DDR3_WE_n
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 1.1417 -to DDR3_BA[1]
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 1.2677 -to DDR3_CLK
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 1.4606 -to DDR3_WE_n
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 1.7638 -to DDR3_DQS[1]
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 1.8031 -to DDR3_DM[1]
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 1.8307 -to DDR3_ODT[0]
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 1.9213 -to DDR3_BA[2]
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 1.9213 -to DDR3_CAS_n
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 1.9449 -to DDR3_CS_n
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 2.0354 -to DDR3_RAS_n
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 2.0433 -to DDR3_DM[0]
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 2.0945 -to DDR3_BA[0]
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 2.2559 -to DDR3_ADDR[4]
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 2.3032 -to DDR3_ADDR[11]
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 2.315 -to DDR3_DQS[0]
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 2.3307 -to DDR3_ADDR[1]
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 2.3307 -to DDR3_ADDR[12]
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 2.3504 -to DDR3_ADDR[2]
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 2.3583 -to DDR3_ADDR[0]
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 2.3662 -to DDR3_ADDR[8]
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 2.3858 -to DDR3_ADDR[3]
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 2.4134 -to DDR3_ADDR[10]
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 2.4134 -to DDR3_ADDR[7]
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 2.4213 -to DDR3_ADDR[9]
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 2.4371 -to DDR3_DQ[1]
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 2.4685 -to DDR3_ADDR[5]
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 2.4685 -to DDR3_ADDR[6]
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 2.4921 -to DDR3_DQ[4]
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 2.5984 -to DDR3_DQ[6]
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 2.5984 -to DDR3_DQ[7]
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 2.6024 -to DDR3_DQ[8]
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 2.6063 -to DDR3_DQ[9]
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 2.6103 -to DDR3_DQ[10]
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 2.6181 -to DDR3_DQ[12]
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 2.6378 -to DDR3_DQ[11]
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 2.6417 -to DDR3_DQ[2]
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 2.6457 -to DDR3_DQ[5]
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 2.6496 -to DDR3_DQ[14]
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 2.6496 -to DDR3_DQ[3]
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 2.6772 -to DDR3_DQ[13]
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 2.7008 -to DDR3_DQ[15]
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH 2.7047 -to DDR3_DQ[0]
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_L_PER_LENGTH 8.66N -to DDR3_ADDR
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_L_PER_LENGTH 8.66N -to DDR3_BA
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_L_PER_LENGTH 8.66N -to DDR3_CAS_n
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_L_PER_LENGTH 8.66N -to DDR3_CLK
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_L_PER_LENGTH 8.66N -to DDR3_CS_n
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_L_PER_LENGTH 8.66N -to DDR3_DM
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_L_PER_LENGTH 8.66N -to DDR3_DQ
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_L_PER_LENGTH 8.66N -to DDR3_DQS
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_L_PER_LENGTH 8.66N -to DDR3_DQS[0]
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_L_PER_LENGTH 8.66N -to DDR3_DQS[1]
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_L_PER_LENGTH 8.66N -to DDR3_ODT
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_L_PER_LENGTH 8.66N -to DDR3_ODT[0]
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_L_PER_LENGTH 8.66N -to DDR3_RAS_n
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_L_PER_LENGTH 8.66N -to DDR3_WE_n
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_clk -to "monster:main|core_clk_sys_o" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[0] -to "monster:main|pwm:\\pwm_y:pwm_pwm|pwm_o[0]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[100] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|cntr_pre[9]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[101] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|drive[0][0]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[102] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|drive[0][10]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[103] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|drive[0][11]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[104] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|drive[0][12]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[105] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|drive[0][13]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[106] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|drive[0][14]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[107] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|drive[0][15]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[108] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|drive[0][1]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[109] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|drive[0][2]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[10] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.adr[16]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[110] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|drive[0][3]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[111] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|drive[0][4]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[112] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|drive[0][5]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[113] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|drive[0][6]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[114] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|drive[0][7]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[115] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|drive[0][8]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[116] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|drive[0][9]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[117] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|drive[1][0]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[118] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|drive[1][10]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[119] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|drive[1][11]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[11] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.adr[17]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[120] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|drive[1][12]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[121] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|drive[1][13]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[122] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|drive[1][14]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[123] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|drive[1][15]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[124] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|drive[1][1]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[125] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|drive[1][2]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[126] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|drive[1][3]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[127] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|drive[1][4]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[128] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|drive[1][5]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[129] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|drive[1][6]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[12] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.adr[18]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[130] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|drive[1][7]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[131] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|drive[1][8]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[132] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|drive[1][9]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[133] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|period_val[0]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[134] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|period_val[10]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[135] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|period_val[11]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[136] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|period_val[12]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[137] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|period_val[13]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[138] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|period_val[14]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[139] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|period_val[15]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[13] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.adr[19]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[140] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|period_val[1]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[141] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|period_val[2]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[142] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|period_val[3]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[143] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|period_val[4]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[144] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|period_val[5]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[145] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|period_val[6]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[146] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|period_val[7]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[147] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|period_val[8]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[148] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|period_val[9]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[149] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|presc_val[0]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[14] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.adr[1]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[150] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|presc_val[10]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[151] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|presc_val[11]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[152] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|presc_val[12]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[153] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|presc_val[13]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[154] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|presc_val[14]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[155] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|presc_val[15]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[156] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|presc_val[1]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[157] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|presc_val[2]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[158] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|presc_val[3]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[159] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|presc_val[4]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[15] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.adr[20]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[160] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|presc_val[5]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[161] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|presc_val[6]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[162] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|presc_val[7]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[163] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|presc_val[8]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[164] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|presc_val[9]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[16] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.adr[21]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[17] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.adr[22]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[18] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.adr[23]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[19] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.adr[24]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[1] -to "monster:main|pwm:\\pwm_y:pwm_pwm|pwm_o[1]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[20] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.adr[25]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[21] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.adr[26]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[22] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.adr[27]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[23] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.adr[28]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[24] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.adr[29]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[25] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.adr[2]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[26] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.adr[30]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[27] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.adr[31]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[28] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.adr[3]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[29] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.adr[4]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[2] -to "monster:main|pwm:\\pwm_y:pwm_pwm|rst_sys_n_i" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[30] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.adr[5]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[31] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.adr[6]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[32] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.adr[7]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[33] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.adr[8]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[34] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.adr[9]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[35] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.dat[0]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[36] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.dat[10]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[37] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.dat[11]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[38] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.dat[12]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[39] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.dat[13]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[3] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.adr[0]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[40] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.dat[14]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[41] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.dat[15]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[42] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.dat[16]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[43] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.dat[17]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[44] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.dat[18]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[45] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.dat[19]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[46] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.dat[1]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[47] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.dat[20]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[48] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.dat[21]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[49] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.dat[22]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[4] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.adr[10]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[50] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.dat[23]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[51] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.dat[24]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[52] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.dat[25]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[53] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.dat[26]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[54] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.dat[27]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[55] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.dat[28]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[56] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.dat[29]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[57] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.dat[2]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[58] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.dat[30]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[59] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.dat[31]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[5] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.adr[11]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[60] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.dat[3]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[61] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.dat[4]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[62] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.dat[5]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[63] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.dat[6]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[64] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.dat[7]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[65] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.dat[8]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[66] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.dat[9]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[67] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.stb" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[68] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.we" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[69] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|cntr_main[0]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[6] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.adr[12]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[70] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|cntr_main[10]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[71] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|cntr_main[11]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[72] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|cntr_main[12]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[73] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|cntr_main[13]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[74] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|cntr_main[14]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[75] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|cntr_main[15]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[76] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|cntr_main[1]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[77] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|cntr_main[2]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[78] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|cntr_main[3]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[79] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|cntr_main[4]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[7] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.adr[13]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[80] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|cntr_main[5]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[81] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|cntr_main[6]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[82] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|cntr_main[7]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[83] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|cntr_main[8]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[84] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|cntr_main[9]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[85] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|cntr_pre[0]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[86] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|cntr_pre[10]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[87] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|cntr_pre[11]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[88] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|cntr_pre[12]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[89] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|cntr_pre[13]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[8] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.adr[14]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[90] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|cntr_pre[14]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[91] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|cntr_pre[15]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[92] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|cntr_pre[1]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[93] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|cntr_pre[2]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[94] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|cntr_pre[3]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[95] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|cntr_pre[4]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[96] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|cntr_pre[5]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[97] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|cntr_pre[6]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[98] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|cntr_pre[7]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[99] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|cntr_pre[8]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[9] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.adr[15]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[0] -to "monster:main|pwm:\\pwm_y:pwm_pwm|pwm_o[0]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[100] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|cntr_pre[9]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[101] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|drive[0][0]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[102] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|drive[0][10]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[103] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|drive[0][11]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[104] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|drive[0][12]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[105] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|drive[0][13]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[106] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|drive[0][14]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[107] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|drive[0][15]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[108] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|drive[0][1]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[109] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|drive[0][2]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[10] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.adr[16]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[110] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|drive[0][3]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[111] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|drive[0][4]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[112] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|drive[0][5]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[113] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|drive[0][6]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[114] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|drive[0][7]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[115] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|drive[0][8]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[116] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|drive[0][9]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[117] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|drive[1][0]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[118] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|drive[1][10]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[119] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|drive[1][11]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[11] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.adr[17]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[120] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|drive[1][12]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[121] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|drive[1][13]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[122] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|drive[1][14]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[123] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|drive[1][15]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[124] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|drive[1][1]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[125] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|drive[1][2]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[126] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|drive[1][3]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[127] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|drive[1][4]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[128] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|drive[1][5]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[129] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|drive[1][6]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[12] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.adr[18]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[130] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|drive[1][7]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[131] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|drive[1][8]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[132] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|drive[1][9]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[133] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|period_val[0]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[134] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|period_val[10]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[135] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|period_val[11]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[136] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|period_val[12]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[137] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|period_val[13]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[138] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|period_val[14]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[139] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|period_val[15]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[13] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.adr[19]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[140] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|period_val[1]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[141] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|period_val[2]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[142] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|period_val[3]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[143] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|period_val[4]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[144] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|period_val[5]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[145] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|period_val[6]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[146] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|period_val[7]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[147] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|period_val[8]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[148] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|period_val[9]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[149] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|presc_val[0]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[14] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.adr[1]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[150] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|presc_val[10]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[151] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|presc_val[11]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[152] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|presc_val[12]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[153] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|presc_val[13]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[154] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|presc_val[14]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[155] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|presc_val[15]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[156] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|presc_val[1]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[157] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|presc_val[2]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[158] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|presc_val[3]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[159] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|presc_val[4]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[15] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.adr[20]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[160] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|presc_val[5]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[161] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|presc_val[6]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[162] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|presc_val[7]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[163] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|presc_val[8]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[164] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|presc_val[9]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[16] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.adr[21]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[17] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.adr[22]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[18] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.adr[23]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[19] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.adr[24]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[1] -to "monster:main|pwm:\\pwm_y:pwm_pwm|pwm_o[1]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[20] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.adr[25]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[21] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.adr[26]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[22] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.adr[27]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[23] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.adr[28]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[24] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.adr[29]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[25] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.adr[2]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[26] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.adr[30]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[27] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.adr[31]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[28] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.adr[3]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[29] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.adr[4]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[2] -to "monster:main|pwm:\\pwm_y:pwm_pwm|rst_sys_n_i" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[30] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.adr[5]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[31] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.adr[6]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[32] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.adr[7]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[33] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.adr[8]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[34] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.adr[9]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[35] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.dat[0]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[36] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.dat[10]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[37] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.dat[11]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[38] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.dat[12]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[39] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.dat[13]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[3] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.adr[0]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[40] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.dat[14]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[41] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.dat[15]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[42] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.dat[16]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[43] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.dat[17]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[44] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.dat[18]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[45] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.dat[19]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[46] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.dat[1]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[47] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.dat[20]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[48] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.dat[21]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[49] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.dat[22]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[4] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.adr[10]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[50] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.dat[23]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[51] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.dat[24]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[52] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.dat[25]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[53] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.dat[26]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[54] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.dat[27]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[55] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.dat[28]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[56] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.dat[29]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[57] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.dat[2]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[58] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.dat[30]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[59] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.dat[31]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[5] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.adr[11]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[60] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.dat[3]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[61] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.dat[4]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[62] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.dat[5]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[63] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.dat[6]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[64] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.dat[7]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[65] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.dat[8]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[66] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.dat[9]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[67] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.stb" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[68] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.we" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[69] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|cntr_main[0]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[6] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.adr[12]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[70] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|cntr_main[10]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[71] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|cntr_main[11]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[72] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|cntr_main[12]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[73] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|cntr_main[13]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[74] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|cntr_main[14]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[75] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|cntr_main[15]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[76] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|cntr_main[1]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[77] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|cntr_main[2]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[78] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|cntr_main[3]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[79] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|cntr_main[4]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[7] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.adr[13]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[80] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|cntr_main[5]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[81] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|cntr_main[6]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[82] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|cntr_main[7]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[83] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|cntr_main[8]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[84] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|cntr_main[9]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[85] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|cntr_pre[0]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[86] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|cntr_pre[10]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[87] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|cntr_pre[11]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[88] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|cntr_pre[12]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[89] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|cntr_pre[13]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[8] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.adr[14]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[90] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|cntr_pre[14]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[91] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|cntr_pre[15]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[92] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|cntr_pre[1]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[93] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|cntr_pre[2]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[94] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|cntr_pre[3]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[95] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|cntr_pre[4]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[96] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|cntr_pre[5]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[97] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|cntr_pre[6]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[98] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|cntr_pre[7]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[99] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|cntr_pre[8]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[9] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.adr[15]" -section_id auto_signaltap_0
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to DDR3_ADDR[0]
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to DDR3_ADDR[1]
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to DDR3_ADDR[10]
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to DDR3_ADDR[11]
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to DDR3_ADDR[12]
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to DDR3_ADDR[2]
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to DDR3_ADDR[3]
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to DDR3_ADDR[4]
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to DDR3_ADDR[5]
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to DDR3_ADDR[6]
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to DDR3_ADDR[7]
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to DDR3_ADDR[8]
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to DDR3_ADDR[9]
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to DDR3_BA[0]
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to DDR3_BA[1]
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to DDR3_BA[2]
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to DDR3_CAS_n
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to DDR3_CKE[0]
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to DDR3_CS_n[0]
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to DDR3_ODT[0]
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to DDR3_RAS_n
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to DDR3_WE_n
set_instance_assignment -name DQ_GROUP 9 -from DDR3_DQS[0] -to DDR3_DM[0]
set_instance_assignment -name DQ_GROUP 9 -from DDR3_DQS[0] -to DDR3_DQ[0]
set_instance_assignment -name DQ_GROUP 9 -from DDR3_DQS[0] -to DDR3_DQ[1]
set_instance_assignment -name DQ_GROUP 9 -from DDR3_DQS[0] -to DDR3_DQ[2]
set_instance_assignment -name DQ_GROUP 9 -from DDR3_DQS[0] -to DDR3_DQ[3]
set_instance_assignment -name DQ_GROUP 9 -from DDR3_DQS[0] -to DDR3_DQ[4]
set_instance_assignment -name DQ_GROUP 9 -from DDR3_DQS[0] -to DDR3_DQ[5]
set_instance_assignment -name DQ_GROUP 9 -from DDR3_DQS[0] -to DDR3_DQ[6]
set_instance_assignment -name DQ_GROUP 9 -from DDR3_DQS[0] -to DDR3_DQ[7]
set_instance_assignment -name DQ_GROUP 9 -from DDR3_DQS[1] -to DDR3_DM[1]
set_instance_assignment -name DQ_GROUP 9 -from DDR3_DQS[1] -to DDR3_DQ[10]
set_instance_assignment -name DQ_GROUP 9 -from DDR3_DQS[1] -to DDR3_DQ[11]
set_instance_assignment -name DQ_GROUP 9 -from DDR3_DQS[1] -to DDR3_DQ[12]
set_instance_assignment -name DQ_GROUP 9 -from DDR3_DQS[1] -to DDR3_DQ[13]
set_instance_assignment -name DQ_GROUP 9 -from DDR3_DQS[1] -to DDR3_DQ[14]
set_instance_assignment -name DQ_GROUP 9 -from DDR3_DQS[1] -to DDR3_DQ[15]
set_instance_assignment -name DQ_GROUP 9 -from DDR3_DQS[1] -to DDR3_DQ[8]
set_instance_assignment -name DQ_GROUP 9 -from DDR3_DQS[1] -to DDR3_DQ[9]
set_instance_assignment -name DQSB_DQS_PAIR ON -from DDR3_DQSn[0] -to DDR3_DQS[0]
set_instance_assignment -name DQSB_DQS_PAIR ON -from DDR3_DQSn[1] -to DDR3_DQS[1]
set_instance_assignment -name FAST_OUTPUT_REGISTER ON -to A_EXT_LVDS_TX
set_instance_assignment -name GLOBAL_SIGNAL GLOBAL_CLOCK -to clk_20m_vcxo_i
set_instance_assignment -name GLOBAL_SIGNAL GLOBAL_CLOCK -to "monster:main|altera_reset:reset|nresets[1][0]"
set_instance_assignment -name GLOBAL_SIGNAL GLOBAL_CLOCK -to "monster:main|altera_reset:reset|nresets[3][0]"
set_instance_assignment -name GLOBAL_SIGNAL GLOBAL_CLOCK -to "monster:main|xwr_core:U_WR_CORE|wr_core:WRPC|wrc_periph:PERIPH|rst_net_n_o"
set_instance_assignment -name GLOBAL_SIGNAL OFF -to "monster:main|pcie_wb:\\pcie_y:pcie|pcie_altera:pcie_phy|arria2_pcie_hip:\\arria2:hip|arria2_pcie_hip_serdes:serdes|arria2_pcie_hip_serdes_alt4gxb_dh9b:arria2_pcie_hip_serdes_alt4gxb_dh9b_component|wire_receive_pma0_analogtestbus[2]"
set_instance_assignment -name GLOBAL_SIGNAL OFF -to "monster:main|pcie_wb:\\pcie_y:pcie|pcie_altera:pcie_phy|arria2_pcie_hip:\\arria2:hip|arria2_pcie_hip_serdes:serdes|arria2_pcie_hip_serdes_alt4gxb_dh9b:arria2_pcie_hip_serdes_alt4gxb_dh9b_component|wire_receive_pma0_analogtestbus[3]"
set_instance_assignment -name GLOBAL_SIGNAL OFF -to "monster:main|pcie_wb:\\pcie_y:pcie|pcie_altera:pcie_phy|arria2_pcie_hip:\\arria2:hip|arria2_pcie_hip_serdes:serdes|arria2_pcie_hip_serdes_alt4gxb_dh9b:arria2_pcie_hip_serdes_alt4gxb_dh9b_component|wire_receive_pma0_analogtestbus[4]"
set_instance_assignment -name GLOBAL_SIGNAL OFF -to "monster:main|pcie_wb:\\pcie_y:pcie|pcie_altera:pcie_phy|arria2_pcie_hip:\\arria2:hip|arria2_pcie_hip_serdes:serdes|arria2_pcie_hip_serdes_alt4gxb_dh9b:arria2_pcie_hip_serdes_alt4gxb_dh9b_component|wire_receive_pma0_analogtestbus[5]"
set_instance_assignment -name GLOBAL_SIGNAL OFF -to "monster:main|wr_arria2_phy:\\phy_a2:phy|arria2_phy:U_The_PHY|arria2_phy_alt4gxb:arria2_phy_alt4gxb_component|wire_receive_pma0_analogtestbus[2]"
set_instance_assignment -name GLOBAL_SIGNAL OFF -to "monster:main|wr_arria2_phy:\\phy_a2:phy|arria2_phy:U_The_PHY|arria2_phy_alt4gxb:arria2_phy_alt4gxb_component|wire_receive_pma0_analogtestbus[3]"
set_instance_assignment -name GLOBAL_SIGNAL OFF -to "monster:main|wr_arria2_phy:\\phy_a2:phy|arria2_phy:U_The_PHY|arria2_phy_alt4gxb:arria2_phy_alt4gxb_component|wire_receive_pma0_analogtestbus[4]"
set_instance_assignment -name GLOBAL_SIGNAL OFF -to "monster:main|wr_arria2_phy:\\phy_a2:phy|arria2_phy:U_The_PHY|arria2_phy_alt4gxb:arria2_phy_alt4gxb_component|wire_receive_pma0_analogtestbus[5]"
set_instance_assignment -name GLOBAL_SIGNAL PERIPHERY_CLOCK -to clk_125m_local_i
set_instance_assignment -name GLOBAL_SIGNAL PERIPHERY_CLOCK -to LPC_FPGA_CLK
set_instance_assignment -name GLOBAL_SIGNAL REGIONAL_CLOCK -to "monster:main|ddr3_wrapper:\\DDR3_y:DDR3_inst|scu_ddr3:ddr_ctlr_generated|scu_ddr3_controller_phy:scu_ddr3_controller_phy_inst|scu_ddr3_phy:scu_ddr3_phy_inst|scu_ddr3_phy_alt_mem_phy:scu_ddr3_phy_alt_mem_phy_inst|scu_ddr3_phy_alt_mem_phy_clk_reset:clk|reset_phy_clk_1x_n"
set_instance_assignment -name GLOBAL_SIGNAL REGIONAL_CLOCK -to "monster:main|eb_master_slave_wrapper:eb|eb_master_top:\\MS1:U_ebm|s_rst_n"
set_instance_assignment -name GLOBAL_SIGNAL REGIONAL_CLOCK -to "monster:main|mil_pll:\\mil_y:milp|altpll:altpll_component|mil_pll_altpll:auto_generated|wire_pll1_clk[0]"
set_instance_assignment -name GLOBAL_SIGNAL REGIONAL_CLOCK -to "monster:main|wb_mil_scu:\\mil_y:mil|n_modulreset"
set_instance_assignment -name IO_STANDARD "1.5-V PCML" -to pcie_rx_i
set_instance_assignment -name IO_STANDARD "1.5-V PCML" -to pcie_tx_o
set_instance_assignment -name IO_STANDARD "1.5-V PCML" -to QL1_GXB_RX[0]
set_instance_assignment -name IO_STANDARD "1.5-V PCML" -to "QL1_GXB_RX[0](n)"
set_instance_assignment -name IO_STANDARD "1.5-V PCML" -to QL1_GXB_RX[1]
set_instance_assignment -name IO_STANDARD "1.5-V PCML" -to "QL1_GXB_RX[1](n)"
set_instance_assignment -name IO_STANDARD "1.5-V PCML" -to QL1_GXB_RX[2]
set_instance_assignment -name IO_STANDARD "1.5-V PCML" -to "QL1_GXB_RX[2](n)"
set_instance_assignment -name IO_STANDARD "1.5-V PCML" -to QL1_GXB_RX[3]
set_instance_assignment -name IO_STANDARD "1.5-V PCML" -to "QL1_GXB_RX[3](n)"
set_instance_assignment -name IO_STANDARD "1.5-V PCML" -to QL1_GXB_TX[0]
set_instance_assignment -name IO_STANDARD "1.5-V PCML" -to "QL1_GXB_TX[0](n)"
set_instance_assignment -name IO_STANDARD "1.5-V PCML" -to QL1_GXB_TX[1]
set_instance_assignment -name IO_STANDARD "1.5-V PCML" -to "QL1_GXB_TX[1](n)"
set_instance_assignment -name IO_STANDARD "1.5-V PCML" -to QL1_GXB_TX[2]
set_instance_assignment -name IO_STANDARD "1.5-V PCML" -to "QL1_GXB_TX[2](n)"
set_instance_assignment -name IO_STANDARD "1.5-V PCML" -to QL1_GXB_TX[3]
set_instance_assignment -name IO_STANDARD "1.5-V PCML" -to "QL1_GXB_TX[3](n)"
set_instance_assignment -name IO_STANDARD "1.5-V PCML" -to sfp2_rxp_i
set_instance_assignment -name IO_STANDARD "1.5-V PCML" -to sfp2_txp_o
set_instance_assignment -name IO_STANDARD "1.5 V" -to DDR3_RES_n
set_instance_assignment -name IO_STANDARD "2.5 V" -to AD[1]
set_instance_assignment -name IO_STANDARD "2.5 V" -to AD[10]
set_instance_assignment -name IO_STANDARD "2.5 V" -to AD[11]
set_instance_assignment -name IO_STANDARD "2.5 V" -to AD[12]
set_instance_assignment -name IO_STANDARD "2.5 V" -to AD[13]
set_instance_assignment -name IO_STANDARD "2.5 V" -to AD[14]
set_instance_assignment -name IO_STANDARD "2.5 V" -to AD[15]
set_instance_assignment -name IO_STANDARD "2.5 V" -to AD[16]
set_instance_assignment -name IO_STANDARD "2.5 V" -to AD[17]
set_instance_assignment -name IO_STANDARD "2.5 V" -to AD[18]
set_instance_assignment -name IO_STANDARD "2.5 V" -to AD[19]
set_instance_assignment -name IO_STANDARD "2.5 V" -to AD[2]
set_instance_assignment -name IO_STANDARD "2.5 V" -to AD[20]
set_instance_assignment -name IO_STANDARD "2.5 V" -to AD[21]
set_instance_assignment -name IO_STANDARD "2.5 V" -to AD[22]
set_instance_assignment -name IO_STANDARD "2.5 V" -to AD[23]
set_instance_assignment -name IO_STANDARD "2.5 V" -to AD[24]
set_instance_assignment -name IO_STANDARD "2.5 V" -to AD[25]
set_instance_assignment -name IO_STANDARD "2.5 V" -to AD[3]
set_instance_assignment -name IO_STANDARD "2.5 V" -to AD[4]
set_instance_assignment -name IO_STANDARD "2.5 V" -to AD[5]
set_instance_assignment -name IO_STANDARD "2.5 V" -to AD[6]
set_instance_assignment -name IO_STANDARD "2.5 V" -to AD[7]
set_instance_assignment -name IO_STANDARD "2.5 V" -to AD[8]
set_instance_assignment -name IO_STANDARD "2.5 V" -to AD[9]
set_instance_assignment -name IO_STANDARD "2.5 V" -to ADV_FSH
set_instance_assignment -name IO_STANDARD "2.5 V" -to a_ext_conn3_a10
set_instance_assignment -name IO_STANDARD "2.5 V" -to a_ext_conn3_a11
set_instance_assignment -name IO_STANDARD "2.5 V" -to a_ext_conn3_a14
set_instance_assignment -name IO_STANDARD "2.5 V" -to a_ext_conn3_a15
set_instance_assignment -name IO_STANDARD "2.5 V" -to a_ext_conn3_a18
set_instance_assignment -name IO_STANDARD "2.5 V" -to a_ext_conn3_a19
set_instance_assignment -name IO_STANDARD "2.5 V" -to a_ext_conn3_a2
set_instance_assignment -name IO_STANDARD "2.5 V" -to a_ext_conn3_a3
set_instance_assignment -name IO_STANDARD "2.5 V" -to a_ext_conn3_a6
set_instance_assignment -name IO_STANDARD "2.5 V" -to a_ext_conn3_a7
set_instance_assignment -name IO_STANDARD "2.5 V" -to a_ext_conn3_b4
set_instance_assignment -name IO_STANDARD "2.5 V" -to a_ext_conn3_b5
set_instance_assignment -name IO_STANDARD "2.5 V" -to altera_reserved_tck
set_instance_assignment -name IO_STANDARD "2.5 V" -to altera_reserved_tdi
set_instance_assignment -name IO_STANDARD "2.5 V" -to altera_reserved_tdo
set_instance_assignment -name IO_STANDARD "2.5 V" -to altera_reserved_tms
set_instance_assignment -name IO_STANDARD "2.5 V" -to A_MASTER_CON_RX[0]
set_instance_assignment -name IO_STANDARD "2.5 V" -to A_MASTER_CON_RX[1]
set_instance_assignment -name IO_STANDARD "2.5 V" -to A_MASTER_CON_TX[0]
set_instance_assignment -name IO_STANDARD "2.5 V" -to A_MASTER_CON_TX[1]
set_instance_assignment -name IO_STANDARD "2.5 V" -to CLK_FSH
set_instance_assignment -name IO_STANDARD "2.5 V" -to DDR3_DQS
set_instance_assignment -name IO_STANDARD "2.5 V" -to DDR3_DQSn
set_instance_assignment -name IO_STANDARD "2.5 V" -to DF[0]
set_instance_assignment -name IO_STANDARD "2.5 V" -to DF[1]
set_instance_assignment -name IO_STANDARD "2.5 V" -to DF[10]
set_instance_assignment -name IO_STANDARD "2.5 V" -to DF[11]
set_instance_assignment -name IO_STANDARD "2.5 V" -to DF[12]
set_instance_assignment -name IO_STANDARD "2.5 V" -to DF[13]
set_instance_assignment -name IO_STANDARD "2.5 V" -to DF[14]
set_instance_assignment -name IO_STANDARD "2.5 V" -to DF[15]
set_instance_assignment -name IO_STANDARD "2.5 V" -to DF[2]
set_instance_assignment -name IO_STANDARD "2.5 V" -to DF[3]
set_instance_assignment -name IO_STANDARD "2.5 V" -to DF[4]
set_instance_assignment -name IO_STANDARD "2.5 V" -to DF[5]
set_instance_assignment -name IO_STANDARD "2.5 V" -to DF[6]
set_instance_assignment -name IO_STANDARD "2.5 V" -to DF[7]
set_instance_assignment -name IO_STANDARD "2.5 V" -to DF[8]
set_instance_assignment -name IO_STANDARD "2.5 V" -to DF[9]
set_instance_assignment -name IO_STANDARD "2.5 V" -to *fsh
set_instance_assignment -name IO_STANDARD "2.5 V" -to hpla_ch[0]
set_instance_assignment -name IO_STANDARD "2.5 V" -to hpla_ch[1]
set_instance_assignment -name IO_STANDARD "2.5 V" -to hpla_ch[10]
set_instance_assignment -name IO_STANDARD "2.5 V" -to hpla_ch[11]
set_instance_assignment -name IO_STANDARD "2.5 V" -to hpla_ch[12]
set_instance_assignment -name IO_STANDARD "2.5 V" -to hpla_ch[13]
set_instance_assignment -name IO_STANDARD "2.5 V" -to hpla_ch[14]
set_instance_assignment -name IO_STANDARD "2.5 V" -to hpla_ch[15]
set_instance_assignment -name IO_STANDARD "2.5 V" -to hpla_ch[2]
set_instance_assignment -name IO_STANDARD "2.5 V" -to hpla_ch[3]
set_instance_assignment -name IO_STANDARD "2.5 V" -to hpla_ch[4]
set_instance_assignment -name IO_STANDARD "2.5 V" -to hpla_ch[5]
set_instance_assignment -name IO_STANDARD "2.5 V" -to hpla_ch[6]
set_instance_assignment -name IO_STANDARD "2.5 V" -to hpla_ch[7]
set_instance_assignment -name IO_STANDARD "2.5 V" -to hpla_ch[8]
set_instance_assignment -name IO_STANDARD "2.5 V" -to hpla_ch[9]
set_instance_assignment -name IO_STANDARD "2.5 V" -to hpla_clk
set_instance_assignment -name IO_STANDARD "2.5 V" -to IO_2_5V
set_instance_assignment -name IO_STANDARD "2.5 V" -to naux_sfp_grn
set_instance_assignment -name IO_STANDARD "2.5 V" -to naux_sfp_red
set_instance_assignment -name IO_STANDARD "2.5 V" -to nCE_FSH
set_instance_assignment -name IO_STANDARD "2.5 V" -to nOE_FSH
set_instance_assignment -name IO_STANDARD "2.5 V" -to nRST_FSH
set_instance_assignment -name IO_STANDARD "2.5 V" -to ntiming_sfp_grn
set_instance_assignment -name IO_STANDARD "2.5 V" -to ntiming_sfp_red
set_instance_assignment -name IO_STANDARD "2.5 V" -to nuser_leds_o[1]
set_instance_assignment -name IO_STANDARD "2.5 V" -to nuser_leds_o[2]
set_instance_assignment -name IO_STANDARD "2.5 V" -to nuser_leds_o[3]
set_instance_assignment -name IO_STANDARD "2.5 V" -to nuser_leds_o[4]
set_instance_assignment -name IO_STANDARD "2.5 V" -to QL2_REFCLK6p
set_instance_assignment -name IO_STANDARD "2.5 V" -to scu_cb_version[0]
set_instance_assignment -name IO_STANDARD "2.5 V" -to scu_cb_version[1]
set_instance_assignment -name IO_STANDARD "2.5 V" -to scu_cb_version[2]
set_instance_assignment -name IO_STANDARD "2.5 V" -to scu_cb_version[3]
set_instance_assignment -name IO_STANDARD "2.5 V" -to sfp1_tx_disable_o
set_instance_assignment -name IO_STANDARD "2.5 V" -to sfp2_tx_disable_o
set_instance_assignment -name IO_STANDARD "2.5 V" -to WAIT_FSH
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to A20GATE
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to A_A
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to A_D
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADR_TO_SCUB
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to A_nCONFIG
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to A_nDS
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to A_nDtack
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to A_nReset
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to A_nSEL[1]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to A_nSEL[10]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to A_nSEL[11]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to A_nSEL[12]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to A_nSEL[2]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to A_nSEL[3]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to A_nSEL[4]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to A_nSEL[5]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to A_nSEL[6]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to A_nSEL[7]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to A_nSEL[8]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to A_nSEL[9]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to A_nSRQ[1]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to A_nSRQ[10]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to A_nSRQ[11]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to A_nSRQ[12]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to A_nSRQ[2]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to A_nSRQ[3]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to A_nSRQ[4]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to A_nSRQ[5]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to A_nSRQ[6]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to A_nSRQ[7]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to A_nSRQ[8]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to A_nSRQ[9]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to A_nTiming_Cycle
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to A_OneWire
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to A_RnW
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to A_Spare[0]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to A_Spare[1]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to A_SysClock
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to clk_20m_vcxo_i
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to dac_din
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to dac_sclk
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to EIO[0]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to EIO[1]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to EIO[10]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to EIO[11]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to EIO[12]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to EIO[13]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to EIO[14]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to EIO[15]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to EIO[16]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to EIO[17]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to EIO[2]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to EIO[3]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to EIO[4]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to EIO[5]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to EIO[6]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to EIO[7]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to EIO[8]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to EIO[9]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KBD_RESET
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to lemo_en_in[1]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to lemo_en_in[2]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to lemo_io[1]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to lemo_io[2]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to lemo_led[1]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to lemo_led[2]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LPC_AD[0]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LPC_AD[1]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LPC_AD[2]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LPC_AD[3]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LPC_FPGA_CLK
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LPC_SERIRQ
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to nADR_EN
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ndac_cs[1]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ndac_cs[2]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to nEXCD0_PERST
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to nFPGA_Res_Out
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to nLPC_DRQ0
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to nLPC_FRAME
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to npci_pme
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to nPCI_RESET
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to nPWRBTN
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to nres
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to nSel_Ext_Data_DRV
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to nTHRMTRIP
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to OneWire_CB
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to onewire_ext
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to serial_to_cb_o
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to sfp1_mod0
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to sfp1_mod1
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to sfp1_mod2
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to sfp2_los_i
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to sfp2_mod0
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to sfp2_mod1
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to sfp2_mod2
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to sfp2_tx_fault_i
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to uart_rxd_i
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to uart_txd_o
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to WDT
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to DDR3_CLK[0]
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to DDR3_CLK_n[0]
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to DDR3_DQS[0]
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to DDR3_DQS[1]
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to DDR3_DQSn[0]
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to DDR3_DQSn[1]
set_instance_assignment -name IO_STANDARD HCSL -to pcie_refclk_i
set_instance_assignment -name IO_STANDARD LVDS -to A_EXT_LVDS_CLKIN
set_instance_assignment -name IO_STANDARD LVDS -to A_EXT_LVDS_CLKOUT
set_instance_assignment -name IO_STANDARD LVDS -to A_EXT_LVDS_RX[0]
set_instance_assignment -name IO_STANDARD LVDS -to A_EXT_LVDS_RX[1]
set_instance_assignment -name IO_STANDARD LVDS -to A_EXT_LVDS_RX[2]
set_instance_assignment -name IO_STANDARD LVDS -to A_EXT_LVDS_RX[3]
set_instance_assignment -name IO_STANDARD LVDS -to A_EXT_LVDS_TX[0]
set_instance_assignment -name IO_STANDARD LVDS -to A_EXT_LVDS_TX[1]
set_instance_assignment -name IO_STANDARD LVDS -to A_EXT_LVDS_TX[2]
set_instance_assignment -name IO_STANDARD LVDS -to A_EXT_LVDS_TX[3]
set_instance_assignment -name IO_STANDARD LVDS -to clk_125m_local_i
set_instance_assignment -name IO_STANDARD LVDS -to clk_125m_pllref_i
set_instance_assignment -name IO_STANDARD LVDS -to sfp2_ref_clk_i
set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to DDR3_ADDR[0]
set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to DDR3_ADDR[1]
set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to DDR3_ADDR[10]
set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to DDR3_ADDR[11]
set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to DDR3_ADDR[12]
set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to DDR3_ADDR[2]
set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to DDR3_ADDR[3]
set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to DDR3_ADDR[4]
set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to DDR3_ADDR[5]
set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to DDR3_ADDR[6]
set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to DDR3_ADDR[7]
set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to DDR3_ADDR[8]
set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to DDR3_ADDR[9]
set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to DDR3_BA[0]
set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to DDR3_BA[1]
set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to DDR3_BA[2]
set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to DDR3_CAS_n
set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to DDR3_CKE[0]
set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to DDR3_CS_n[0]
set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to DDR3_DM[0]
set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to DDR3_DM[1]
set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to DDR3_DQ[0]
set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to DDR3_DQ[1]
set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to DDR3_DQ[10]
set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to DDR3_DQ[11]
set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to DDR3_DQ[12]
set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to DDR3_DQ[13]
set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to DDR3_DQ[14]
set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to DDR3_DQ[15]
set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to DDR3_DQ[2]
set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to DDR3_DQ[3]
set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to DDR3_DQ[4]
set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to DDR3_DQ[5]
set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to DDR3_DQ[6]
set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to DDR3_DQ[7]
set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to DDR3_DQ[8]
set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to DDR3_DQ[9]
set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to DDR3_ODT[0]
set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to DDR3_RAS_n
set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to DDR3_WE_n
set_instance_assignment -name MAX_FANOUT 64 -to "monster:main|eb_master_slave_wrapper:eb|*"
set_instance_assignment -name MAX_FANOUT 64 -to "monster:main|ftm_lm32_cluster:lm32|*"
set_instance_assignment -name MAX_FANOUT 64 -to "monster:main|wb_mil_scu:\\mil_y:mil|*"
set_instance_assignment -name MAX_FANOUT 64 -to "monster:main|wr_eca:eca|*"
set_instance_assignment -name MAX_FANOUT 64 -to "monster:main|xwr_core:U_WR_CORE|wr_core:WRPC|wrc_periph:PERIPH|rst_wrc_n_o"
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to DDR3_DM[0]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to DDR3_DM[1]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to DDR3_DQ[0]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to DDR3_DQ[1]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to DDR3_DQ[10]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to DDR3_DQ[11]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to DDR3_DQ[12]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to DDR3_DQ[13]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to DDR3_DQ[14]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to DDR3_DQ[15]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to DDR3_DQ[2]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to DDR3_DQ[3]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to DDR3_DQ[4]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to DDR3_DQ[5]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to DDR3_DQ[6]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to DDR3_DQ[7]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to DDR3_DQ[8]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to DDR3_DQ[9]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to DDR3_DQS[0]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to DDR3_DQS[1]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to DDR3_DQSn[0]
set_instance_assignment -name MEM_INTERFACE_DELAY_CHAIN_CONFIG FLEXIBLE_TIMING -to DDR3_DQSn[1]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 57190167 -to DDR3_DM[0]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 57190167 -to DDR3_DM[1]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 57190167 -to DDR3_DQ[0]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 57190167 -to DDR3_DQ[1]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 57190167 -to DDR3_DQ[10]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 57190167 -to DDR3_DQ[11]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 57190167 -to DDR3_DQ[12]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 57190167 -to DDR3_DQ[13]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 57190167 -to DDR3_DQ[14]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 57190167 -to DDR3_DQ[15]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 57190167 -to DDR3_DQ[2]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 57190167 -to DDR3_DQ[3]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 57190167 -to DDR3_DQ[4]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 57190167 -to DDR3_DQ[5]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 57190167 -to DDR3_DQ[6]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 57190167 -to DDR3_DQ[7]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 57190167 -to DDR3_DQ[8]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 57190167 -to DDR3_DQ[9]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 57190167 -to DDR3_DQS[0]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 57190167 -to DDR3_DQS[1]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 57190167 -to DDR3_DQSn[0]
set_instance_assignment -name OUTPUT_ENABLE_GROUP 57190167 -to DDR3_DQSn[1]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITHOUT CALIBRATION" -to DDR3_CLK[0]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITHOUT CALIBRATION" -to DDR3_CLK_n[0]
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITHOUT CALIBRATION" -to DDR3_DM
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITHOUT CALIBRATION" -to DDR3_DQ
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITHOUT CALIBRATION" -to DDR3_DQS
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITHOUT CALIBRATION" -to DDR3_DQSn
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[0] -to auto_signaltap_0|gnd -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[10] -to auto_signaltap_0|gnd -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[11] -to auto_signaltap_0|vcc -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[12] -to auto_signaltap_0|vcc -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[13] -to auto_signaltap_0|vcc -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[14] -to auto_signaltap_0|vcc -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[15] -to auto_signaltap_0|gnd -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[16] -to auto_signaltap_0|vcc -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[17] -to auto_signaltap_0|gnd -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[18] -to auto_signaltap_0|vcc -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[19] -to auto_signaltap_0|gnd -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[1] -to auto_signaltap_0|gnd -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[20] -to auto_signaltap_0|gnd -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[21] -to auto_signaltap_0|gnd -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[22] -to auto_signaltap_0|gnd -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[23] -to auto_signaltap_0|vcc -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[24] -to auto_signaltap_0|gnd -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[25] -to auto_signaltap_0|gnd -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[26] -to auto_signaltap_0|vcc -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[27] -to auto_signaltap_0|gnd -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[28] -to auto_signaltap_0|vcc -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[29] -to auto_signaltap_0|gnd -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[2] -to auto_signaltap_0|gnd -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[30] -to auto_signaltap_0|gnd -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[31] -to auto_signaltap_0|gnd -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[3] -to auto_signaltap_0|vcc -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[4] -to auto_signaltap_0|vcc -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[5] -to auto_signaltap_0|vcc -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[6] -to auto_signaltap_0|gnd -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[7] -to auto_signaltap_0|vcc -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[8] -to auto_signaltap_0|vcc -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[9] -to auto_signaltap_0|vcc -section_id auto_signaltap_0
set_instance_assignment -name WEAK_PULL_UP_RESISTOR ON -to lemo_io[1]
set_instance_assignment -name WEAK_PULL_UP_RESISTOR ON -to lemo_io[2]
set_instance_assignment -name WEAK_PULL_UP_RESISTOR ON -to scu_cb_version
set_location_assignment PIN_A10 -to AD[8]
set_location_assignment PIN_A11 -to AD[6]
set_location_assignment PIN_A16 -to DDR3_DQSn[0]
set_location_assignment PIN_A17 -to DDR3_DQ[1]
set_location_assignment PIN_A19 -to DDR3_DQ[3]
set_location_assignment PIN_A2 -to ntiming_sfp_grn
set_location_assignment PIN_A3 -to ADV_FSH
set_location_assignment PIN_A4 -to DF[12]
set_location_assignment PIN_A6 -to AD[13]
set_location_assignment PIN_A7 -to AD[12]
set_location_assignment PIN_A8 -to AD[10]
set_location_assignment PIN_A9 -to AD[9]
set_location_assignment PIN_AA10 -to ADR_TO_SCUB
set_location_assignment PIN_AA16 -to hpla_ch[11]
set_location_assignment PIN_AA19 -to hpla_ch[3]
set_location_assignment PIN_AA1 -to A_D[0]
set_location_assignment PIN_AA27 -to pcie_rx_i[3]
set_location_assignment PIN_AA28 -to "pcie_rx_i[3](n)"
set_location_assignment PIN_AA3 -to EIO[16]
set_location_assignment PIN_AA4 -to A_D[14]
set_location_assignment PIN_AA6 -to EIO[9]
set_location_assignment PIN_AB10 -to A20GATE
set_location_assignment PIN_AB11 -to A_nSRQ[6]
set_location_assignment PIN_AB13 -to A_nSEL[12]
set_location_assignment PIN_AB14 -to A_A[7]
set_location_assignment PIN_AB16 -to IO_2_5V[14]
set_location_assignment PIN_AB17 -to IO_2_5V[12]
set_location_assignment PIN_AB19 -to sfp2_los_i
set_location_assignment PIN_AB1 -to A_OneWire
set_location_assignment PIN_AB25 -to pcie_tx_o[2]
set_location_assignment PIN_AB26 -to "pcie_tx_o[2](n)"
set_location_assignment PIN_AB2 -to A_D[9]
set_location_assignment PIN_AB3 -to A_D[7]
set_location_assignment PIN_AB4 -to EIO[7]
set_location_assignment PIN_AB5 -to EIO[11]
set_location_assignment PIN_AB6 -to EIO[8]
set_location_assignment PIN_AB7 -to EIO[6]
set_location_assignment PIN_AC10 -to KBD_RESET
set_location_assignment PIN_AC11 -to A_nSRQ[8]
set_location_assignment PIN_AC12 -to A_nSRQ[10]
set_location_assignment PIN_AC13 -to A_A[1]
set_location_assignment PIN_AC14 -to A_A[9]
set_location_assignment PIN_AC15 -to hpla_ch[5]
set_location_assignment PIN_AC16 -to IO_2_5V[13]
set_location_assignment PIN_AC17 -to IO_2_5V[11]
set_location_assignment PIN_AC18 -to IO_2_5V[10]
set_location_assignment PIN_AC19 -to IO_2_5V[15]
set_location_assignment PIN_AC1 -to A_D[1]
set_location_assignment PIN_AC21 -to IO_2_5V[6]
set_location_assignment PIN_AC22 -to sfp2_tx_fault_i
set_location_assignment PIN_AC23 -to IO_2_5V[0]
set_location_assignment PIN_AC27 -to pcie_rx_i[2]
set_location_assignment PIN_AC28 -to "pcie_rx_i[2](n)"
set_location_assignment PIN_AC2 -to EIO[17]
set_location_assignment PIN_AC3 -to A_D[15]
set_location_assignment PIN_AC4 -to EIO[13]
set_location_assignment PIN_AC5 -to EIO[10]
set_location_assignment PIN_AC6 -to sfp2_mod2
set_location_assignment PIN_AC7 -to A_nCONFIG
set_location_assignment PIN_AC9 -to nTHRMTRIP
set_location_assignment PIN_AD12 -to uart_rxd_i[1]
set_location_assignment PIN_AD15 -to hpla_ch[7]
set_location_assignment PIN_AD18 -to IO_2_5V[9]
set_location_assignment PIN_AD1 -to A_D[2]
set_location_assignment PIN_AD21 -to IO_2_5V[5]
set_location_assignment PIN_AD22 -to IO_2_5V[2]
set_location_assignment PIN_AD23 -to IO_2_5V[1]
set_location_assignment PIN_AD3 -to EIO[15]
set_location_assignment PIN_AD4 -to EIO[12]
set_location_assignment PIN_AD6 -to ndac_cs[2]
set_location_assignment PIN_AD7 -to nEXCD0_PERST
set_location_assignment PIN_AD9 -to nADR_EN
set_location_assignment PIN_AE10 -to A_nSEL[8]
set_location_assignment PIN_AE11 -to A_nSEL[7]
set_location_assignment PIN_AE12 -to A_nSEL[11]
set_location_assignment PIN_AE13 -to A_A[2]
set_location_assignment PIN_AE15 -to clk_125m_pllref_i
set_location_assignment PIN_AE16 -to hpla_ch[4]
set_location_assignment PIN_AE17 -to hpla_ch[8]
set_location_assignment PIN_AE18 -to hpla_ch[13]
set_location_assignment PIN_AE19 -to hpla_ch[12]
set_location_assignment PIN_AE1 -to A_D[4]
set_location_assignment PIN_AE24 -to pcie_tx_o[0]
set_location_assignment PIN_AE27 -to pcie_refclk_i
set_location_assignment PIN_AE28 -to "pcie_refclk_i(n)"
set_location_assignment PIN_AE3 -to EIO[14]
set_location_assignment PIN_AE4 -to A_nSRQ[1]
set_location_assignment PIN_AE5 -to A_nSRQ[9]
set_location_assignment PIN_AE6 -to uart_rxd_i
set_location_assignment PIN_AE7 -to A_nSRQ[12]
set_location_assignment PIN_AE8 -to WDT
set_location_assignment PIN_AE9 -to A_nSEL[3]
set_location_assignment PIN_AF10 -to A_nSEL[10]
set_location_assignment PIN_AF11 -to A_nSEL[9]
set_location_assignment PIN_AF12 -to A_A[0]
set_location_assignment PIN_AF13 -to A_A[4]
set_location_assignment PIN_AF15 -to "clk_125m_pllref_i(n)"
set_location_assignment PIN_AF16 -to hpla_ch[6]
set_location_assignment PIN_AF17 -to hpla_ch[10]
set_location_assignment PIN_AF18 -to hpla_ch[15]
set_location_assignment PIN_AF19 -to hpla_ch[14]
set_location_assignment PIN_AF1 -to OneWire_CB
set_location_assignment PIN_AF24 -to "pcie_tx_o[0](n)"
set_location_assignment PIN_AF2 -to serial_to_cb_o
set_location_assignment PIN_AF3 -to nFPGA_Res_Out
set_location_assignment PIN_AF4 -to A_nSRQ[3]
set_location_assignment PIN_AF5 -to A_nDtack
set_location_assignment PIN_AF6 -to uart_txd_o
set_location_assignment PIN_AF7 -to A_nSEL[1]
set_location_assignment PIN_AF8 -to A_nSEL[2]
set_location_assignment PIN_AF9 -to A_nSEL[5]
set_location_assignment PIN_AG19 -to hpla_ch[0]
set_location_assignment PIN_AG1 -to ndac_cs[1]
set_location_assignment PIN_AG23 -to pcie_rx_i[0]
set_location_assignment PIN_AG25 -to pcie_rx_i[1]
set_location_assignment PIN_AG27 -to pcie_tx_o[1]
set_location_assignment PIN_AG3 -to A_nSRQ[5]
set_location_assignment PIN_AG4 -to A_nSRQ[7]
set_location_assignment PIN_AG6 -to A_A[6]
set_location_assignment PIN_AG9 -to A_A[10]
set_location_assignment PIN_AH10 -to A_A[14]
set_location_assignment PIN_AH11 -to A_Spare[1]
set_location_assignment PIN_AH13 -to sfp2_mod0
set_location_assignment PIN_AH14 -to sfp1_mod0
set_location_assignment PIN_AH16 -to hpla_clk
set_location_assignment PIN_AH17 -to sfp1_tx_disable_o
set_location_assignment PIN_AH18 -to sfp2_tx_disable_o
set_location_assignment PIN_AH19 -to hpla_ch[2]
set_location_assignment PIN_AH23 -to "pcie_rx_i[0](n)"
set_location_assignment PIN_AH25 -to "pcie_rx_i[1](n)"
set_location_assignment PIN_AH27 -to "pcie_tx_o[1](n)"
set_location_assignment PIN_AH2 -to A_nSRQ[2]
set_location_assignment PIN_AH3 -to A_nSRQ[4]
set_location_assignment PIN_AH4 -to A_A[3]
set_location_assignment PIN_AH5 -to A_A[5]
set_location_assignment PIN_AH6 -to A_A[8]
set_location_assignment PIN_AH7 -to A_A[11]
set_location_assignment PIN_AH8 -to A_A[13]
set_location_assignment PIN_AH9 -to A_A[12]
set_location_assignment PIN_B12 -to DF[2]
set_location_assignment PIN_B15 -to DDR3_DQ[7]
set_location_assignment PIN_B16 -to DDR3_DQS[0]
set_location_assignment PIN_B19 -to DDR3_ADDR[8]
set_location_assignment PIN_B1 -to naux_sfp_red
set_location_assignment PIN_B26 -to A_MASTER_CON_TX[1]
set_location_assignment PIN_B6 -to AD[15]
set_location_assignment PIN_B9 -to AD[14]
set_location_assignment PIN_C10 -to DF[0]
set_location_assignment PIN_C11 -to AD[1]
set_location_assignment PIN_C12 -to AD[7]
set_location_assignment PIN_C13 -to AD[5]
set_location_assignment PIN_C14 -to "A_EXT_LVDS_CLKIN(n)"
set_location_assignment PIN_C15 -to "clk_125m_local_i(n)"
set_location_assignment PIN_C16 -to DDR3_DQ[5]
set_location_assignment PIN_C17 -to DDR3_DQ[8]
set_location_assignment PIN_C18 -to DDR3_DQ[14]
set_location_assignment PIN_C19 -to DDR3_DM[0]
set_location_assignment PIN_C21 -to DDR3_DQSn[1]
set_location_assignment PIN_C27 -to A_MASTER_CON_RX[1]
set_location_assignment PIN_C5 -to DF[6]
set_location_assignment PIN_C6 -to DF[4]
set_location_assignment PIN_C7 -to DF[9]
set_location_assignment PIN_C8 -to DF[1]
set_location_assignment PIN_C9 -to AD[25]
set_location_assignment PIN_D10 -to DF[14]
set_location_assignment PIN_D11 -to AD[2]
set_location_assignment PIN_D12 -to AD[3]
set_location_assignment PIN_D13 -to AD[4]
set_location_assignment PIN_D14 -to A_EXT_LVDS_CLKIN
set_location_assignment PIN_D15 -to clk_125m_local_i
set_location_assignment PIN_D16 -to DDR3_DQ[0]
set_location_assignment PIN_D17 -to DDR3_DQ[10]
set_location_assignment PIN_D18 -to DDR3_ADDR[6]
set_location_assignment PIN_D19 -to DDR3_DQ[12]
set_location_assignment PIN_D20 -to DDR3_BA[1]
set_location_assignment PIN_D21 -to DDR3_DQS[1]
set_location_assignment PIN_D25 -to QL2_REFCLK6p
set_location_assignment PIN_D3 -to scu_cb_version[2]
set_location_assignment PIN_D6 -to DF[15]
set_location_assignment PIN_D7 -to DF[3]
set_location_assignment PIN_D8 -to DF[8]
set_location_assignment PIN_D9 -to DF[10]
set_location_assignment PIN_E12 -to AD[11]
set_location_assignment PIN_E13 -to AD[23]
set_location_assignment PIN_E15 -to DDR3_CKE[0]
set_location_assignment PIN_E21 -to DDR3_CS_n[0]
set_location_assignment PIN_E22 -to DDR3_ODT[0]
set_location_assignment PIN_E24 -to DDR3_ADDR[4]
set_location_assignment PIN_E27 -to sfp2_ref_clk_i
set_location_assignment PIN_E28 -to "sfp2_ref_clk_i(n)"
set_location_assignment PIN_E3 -to scu_cb_version[3]
set_location_assignment PIN_E7 -to DF[7]
set_location_assignment PIN_F10 -to AD[20]
set_location_assignment PIN_F12 -to AD[18]
set_location_assignment PIN_F13 -to nCE_FSH
set_location_assignment PIN_F14 -to *fsh
set_location_assignment PIN_F15 -to DDR3_DQ[2]
set_location_assignment PIN_F17 -to DDR3_DM[1]
set_location_assignment PIN_F1 -to a_ext_conn3_a2
set_location_assignment PIN_F20 -to DDR3_WE_n
set_location_assignment PIN_F21 -to DDR3_ADDR[11]
set_location_assignment PIN_F22 -to DDR3_ADDR[1]
set_location_assignment PIN_F23 -to DDR3_ADDR[12]
set_location_assignment PIN_F24 -to DDR3_CAS_n
set_location_assignment PIN_F25 -to sfp2_txp_o
set_location_assignment PIN_F26 -to "sfp2_txp_o(n)"
set_location_assignment PIN_F7 -to nRST_FSH
set_location_assignment PIN_G11 -to DF[5]
set_location_assignment PIN_G12 -to AD[22]
set_location_assignment PIN_G13 -to AD[19]
set_location_assignment PIN_G14 -to nOE_FSH
set_location_assignment PIN_G15 -to DDR3_DQ[6]
set_location_assignment PIN_G17 -to DDR3_DQ[11]
set_location_assignment PIN_G18 -to DDR3_CLK_n[0]
set_location_assignment PIN_G19 -to DDR3_CLK[0]
set_location_assignment PIN_G1 -to a_ext_conn3_a3
set_location_assignment PIN_G24 -to DDR3_RAS_n
set_location_assignment PIN_G27 -to sfp2_rxp_i
set_location_assignment PIN_G28 -to "sfp2_rxp_i(n)"
set_location_assignment PIN_G5 -to scu_cb_version[1]
set_location_assignment PIN_G6 -to scu_cb_version[0]
set_location_assignment PIN_G7 -to WAIT_FSH
set_location_assignment PIN_H15 -to DDR3_DQ[4]
set_location_assignment PIN_H19 -to DDR3_ADDR[10]
set_location_assignment PIN_H25 -to A_MASTER_CON_TX[0]
set_location_assignment PIN_H3 -to nuser_leds_o[3]
set_location_assignment PIN_H4 -to nuser_leds_o[1]
set_location_assignment PIN_H6 -to ntiming_sfp_red
set_location_assignment PIN_J11 -to DF[11]
set_location_assignment PIN_J12 -to DF[13]
set_location_assignment PIN_J14 -to AD[21]
set_location_assignment PIN_J16 -to DDR3_ADDR[9]
set_location_assignment PIN_J17 -to DDR3_BA[2]
set_location_assignment PIN_J18 -to DDR3_ADDR[7]
set_location_assignment PIN_J19 -to DDR3_ADDR[0]
set_location_assignment PIN_J21 -to DDR3_DQ[15]
set_location_assignment PIN_J27 -to A_MASTER_CON_RX[0]
set_location_assignment PIN_J2 -to a_ext_conn3_a11
set_location_assignment PIN_J3 -to a_ext_conn3_a10
set_location_assignment PIN_J4 -to nuser_leds_o[4]
set_location_assignment PIN_J5 -to nuser_leds_o[2]
set_location_assignment PIN_J6 -to a_ext_conn3_a7
set_location_assignment PIN_J7 -to a_ext_conn3_a6
set_location_assignment PIN_K11 -to CLK_FSH
set_location_assignment PIN_K12 -to AD[24]
set_location_assignment PIN_K13 -to AD[17]
set_location_assignment PIN_K14 -to AD[16]
set_location_assignment PIN_K15 -to DDR3_DQ[13]
set_location_assignment PIN_K16 -to DDR3_RES_n
set_location_assignment PIN_K18 -to DDR3_BA[0]
set_location_assignment PIN_K19 -to DDR3_ADDR[2]
set_location_assignment PIN_K1 -to a_ext_conn3_a18
set_location_assignment PIN_K20 -to DDR3_DQ[9]
set_location_assignment PIN_K21 -to DDR3_ADDR[3]
set_location_assignment PIN_K25 -to QL1_GXB_TX[3]
set_location_assignment PIN_K26 -to "QL1_GXB_TX[3](n)"
set_location_assignment PIN_K3 -to a_ext_conn3_b5
set_location_assignment PIN_K6 -to a_ext_conn3_a15
set_location_assignment PIN_K9 -to naux_sfp_grn
set_location_assignment PIN_L1 -to a_ext_conn3_a19
set_location_assignment PIN_L21 -to DDR3_ADDR[5]
set_location_assignment PIN_L27 -to QL1_GXB_RX[3]
set_location_assignment PIN_L28 -to "QL1_GXB_RX[3](n)"
set_location_assignment PIN_L4 -to a_ext_conn3_b4
set_location_assignment PIN_L6 -to lemo_led[1]
set_location_assignment PIN_L7 -to a_ext_conn3_a14
set_location_assignment PIN_M25 -to QL1_GXB_TX[2]
set_location_assignment PIN_M26 -to "QL1_GXB_TX[2](n)"
set_location_assignment PIN_M5 -to lemo_en_in[1]
set_location_assignment PIN_N27 -to QL1_GXB_RX[2]
set_location_assignment PIN_N28 -to "QL1_GXB_RX[2](n)"
set_location_assignment PIN_N3 -to clk_20m_vcxo_i
set_location_assignment PIN_N4 -to LPC_AD[3]
set_location_assignment PIN_N6 -to A_RnW
set_location_assignment PIN_P1 -to dac_din
set_location_assignment PIN_P2 -to LPC_FPGA_CLK
set_location_assignment PIN_P3 -to lemo_en_in[2]
set_location_assignment PIN_P4 -to lemo_led[2]
set_location_assignment PIN_P5 -to lemo_io[2]
set_location_assignment PIN_P6 -to nLPC_FRAME
set_location_assignment PIN_R1 -to nPWRBTN
set_location_assignment PIN_R3 -to A_nDS
set_location_assignment PIN_R4 -to dac_sclk
set_location_assignment PIN_R6 -to nPCI_RESET
set_location_assignment PIN_T25 -to QL1_GXB_TX[1]
set_location_assignment PIN_T26 -to "QL1_GXB_TX[1](n)"
set_location_assignment PIN_T3 -to sfp2_mod1
set_location_assignment PIN_T4 -to sfp1_mod1
set_location_assignment PIN_T6 -to A_D[5]
set_location_assignment PIN_T7 -to A_D[3]
set_location_assignment PIN_U1 -to A_nReset
set_location_assignment PIN_U27 -to QL1_GXB_RX[1]
set_location_assignment PIN_U28 -to "QL1_GXB_RX[1](n)"
set_location_assignment PIN_U3 -to nSel_Ext_Data_DRV
set_location_assignment PIN_U4 -to npci_pme
set_location_assignment PIN_U5 -to A_nTiming_Cycle
set_location_assignment PIN_U6 -to A_D[11]
set_location_assignment PIN_V1 -to nLPC_DRQ0
set_location_assignment PIN_V25 -to QL1_GXB_TX[0]
set_location_assignment PIN_V26 -to "QL1_GXB_TX[0](n)"
set_location_assignment PIN_V3 -to lemo_io[1]
set_location_assignment PIN_V4 -to LPC_AD[2]
set_location_assignment PIN_V6 -to A_D[13]
set_location_assignment PIN_V7 -to EIO[0]
set_location_assignment PIN_W10 -to A_SysClock
set_location_assignment PIN_W11 -to A_nSRQ[11]
set_location_assignment PIN_W12 -to A_nSEL[4]
set_location_assignment PIN_W13 -to A_nSEL[6]
set_location_assignment PIN_W1 -to LPC_AD[1]
set_location_assignment PIN_W21 -to IO_2_5V[4]
set_location_assignment PIN_W27 -to QL1_GXB_RX[0]
set_location_assignment PIN_W28 -to "QL1_GXB_RX[0](n)"
set_location_assignment PIN_W2 -to LPC_AD[0]
set_location_assignment PIN_W3 -to LPC_SERIRQ
set_location_assignment PIN_W4 -to A_D[12]
set_location_assignment PIN_W5 -to A_D[10]
set_location_assignment PIN_W6 -to EIO[3]
set_location_assignment PIN_W8 -to EIO[2]
set_location_assignment PIN_Y10 -to nres
set_location_assignment PIN_Y11 -to onewire_ext
set_location_assignment PIN_Y12 -to uart_txd_o[1]
set_location_assignment PIN_Y13 -to A_A[15]
set_location_assignment PIN_Y14 -to A_Spare[0]
set_location_assignment PIN_Y16 -to hpla_ch[9]
set_location_assignment PIN_Y18 -to hpla_ch[1]
set_location_assignment PIN_Y19 -to IO_2_5V[8]
set_location_assignment PIN_Y1 -to sfp1_mod2
set_location_assignment PIN_Y20 -to IO_2_5V[7]
set_location_assignment PIN_Y22 -to IO_2_5V[3]
set_location_assignment PIN_Y25 -to pcie_tx_o[3]
set_location_assignment PIN_Y26 -to "pcie_tx_o[3](n)"
set_location_assignment PIN_Y3 -to A_D[8]
set_location_assignment PIN_Y4 -to A_D[6]
set_location_assignment PIN_Y5 -to EIO[4]
set_location_assignment PIN_Y6 -to EIO[5]
set_location_assignment PIN_Y9 -to EIO[1]
set_location_assignment PLL_2 -to "monster:main|sys_pll:\\sys_a2:sys_inst|altpll:altpll_component|sys_pll_altpll:auto_generated|pll1"
set_location_assignment PLL_3 -to "monster:main|dmtd_pll:\\dmtd_a2:dmtd_inst|altpll:altpll_component|dmtd_pll_altpll:auto_generated|pll1"
set_location_assignment PLL_4 -to "monster:main|ref_pll:\\ref_a2:ref_inst|altpll:altpll_component|ref_pll_altpll:auto_generated|pll1"
<<<<<<< HEAD

<<<<<<< HEAD
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_lm32/generated/xwb_lm32.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_tbi_phy/enc_8b10b.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_irq/irqm_core.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_eca/eca_channel.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/common/gc_delay_gen.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_endpoint/ep_timestamping_unit.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/genrams/generic/generic_async_fifo_dual_rst.vhd" -library work
set_global_assignment -name VHDL_FILE ../../../modules/chopper/Bus_io.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/ssd1325/src/hdl/wb_ssd1325_serial_driver_pkg.vhd -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_slave_adapter/wb_slave_adapter.vhd" -library work
set_global_assignment -name VHDL_FILE ../../../modules/remote_update/wb_asmi_slave.vhd -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/pci-core/src/hdl/wb_pmc_host_bridge.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/common/gencores_pkg.vhd" -library work
set_global_assignment -name VHDL_FILE ../../../modules/function_generators/scu_slave_fg.vhd -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_eca/eca_scan.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_indirect/xwb_indirect.vhd" -library work
set_global_assignment -name VHDL_FILE ../../../modules/ad7606/ad7606.vhd -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/genrams/generic/generic_async_fifo.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_onewire_master/xwb_onewire_master.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/pci-core/src/hdl/wb_pmc_host_bridge_pkg.vhd" -library work
set_global_assignment -name VHDL_FILE ../../../modules/wb_scu_reg/wb_scu_reg_pkg.vhd -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/platform/altera/networks/altera_networks_pkg.vhd" -library work
set_global_assignment -name VHDL_FILE ../../../modules/modulbus/global_reg.vhd -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_vic/wb_vic.vhd" -library work
set_global_assignment -name VHDL_FILE ../../../modules/remote_update/wb_remote_update.vhd -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/genrams/generic/generic_sync_fifo.vhd" -library work
set_global_assignment -name VHDL_FILE ../../../modules/prioq2/prio_auto.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/aux_functions/IO_4x8.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/temp_sens/hdl/wb_temp_sense_pkg.vhd -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_eca/eca_tlu_auto.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wrc_core/wr_core.vhd" -library work
set_global_assignment -name VHDL_FILE ../../../modules/eca_tap/eca_tap_auto.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/beam_dump/beam_dump_pkg.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/lpc_uart/i8042_kbc.vhd -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/fpga-config-space/legacy-vme64x-core/hdl/VME_bus.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_txtsu/wr_txtsu_pkg.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/etherbone-core/hdl/eb_master_core/eb_record_gen.vhd" -library work
set_global_assignment -name VHDL_FILE ../../../modules/modulbus/f_divider.vhd -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/axi/axi4lite32_axi4full64_bridge/axi4lite32_axi4full64_bridge.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/platform/altera/flash/altera_flash_pkg.vhd" -library work
set_global_assignment -name VHDL_FILE ../../../modules/led_blink.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/aux_functions/prio_encoder/prio_encoder_64_6.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/io_control/src/hdl/io_control_pkg.vhd -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_tbi_phy/wr_tbi_phy.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wbgen2/wbgen2_dpssram.vhd" -library work
set_global_assignment -name VHDL_FILE ../../../modules/uart/slib_clock_div.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/aux_functions/lemo_io.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/remote_update/altasmi.vhd -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/platform/altera/wb_pcie/pcie_32to64.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_i2c_master/xwb_i2c_master.vhd" -library work
set_global_assignment -name VHDL_FILE ../../../modules/ad7606/adc_modul_bus.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/scu_bus/housekeeping.vhd -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/common/gc_prio_encoder.vhd" -library work
set_global_assignment -name VHDL_FILE ../../../modules/aux_functions/led_n.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/mil/Mil_dec_edge_timed.vhd -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_bus_fanout/xwb_bus_fanout.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_endpoint/ep_rx_pcs_16bit.vhd" -library work
set_global_assignment -name VHDL_FILE ../../../modules/simple_tag_decoder/simple_tag_decoder_pkg.vhd -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/fpga-config-space/legacy-vme64x-core/hdl/xVME64xCore_Top.vhd" -library work
set_global_assignment -name VHDL_FILE ../../../modules/lvds/arria2/arria2_lvds_tx.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/monster/monster.vhd -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/common/matrix_pkg.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/fpga-config-space/legacy-vme64x-core/hdl/VME_CR_pack.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_tx_mux.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_axi4lite_bridge/wb_axi4lite_bridge.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wrc_core/wrc_cpu_csr_wbgen2_pkg.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/fpga-config-space/legacy-vme64x-core/hdl/VME_CRAM.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_irq/wb_irq_pkg.vhd" -library work
set_global_assignment -name VHDL_FILE ../../../modules/dm_diag/dm_diag_auto.vhd -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/etherbone-core/hdl/eb_master_core/eb_master_eth_tx.vhd" -library work
set_global_assignment -name VHDL_FILE ../../../modules/lpc_uart/lpc_uart.vhd -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_stream_widen.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/fpga-config-space/legacy-vme64x-core/hdl/VME_Funct_Match.vhd" -library work
set_global_assignment -name VHDL_FILE ../../../modules/mil/PU_Reset.vhd -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_uart/simple_uart_pkg.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/timing/dmtd_with_deglitcher.vhd" -library work
set_global_assignment -name VHDL_FILE ../../../modules/heap/xwb_heap.vhd -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/fpga-config-space/legacy-vme64x-core/hdl/VME_CR_CSR_Space.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/common/gc_extend_pulse.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_tlu/tlu_fsm.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb16_to_wb32/wb16_to_wb32.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_nic/xwr_nic.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_eca/wr_eca.vhd" -library work
set_global_assignment -name VHDL_FILE ../../../modules/lvds/eca_lvds_channel.vhd -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/timing/pulse_stamper_sync.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/axi/axi4lite_axi4full_bridge/axi4lite_axi4full_bridge.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_nic/wr_nic_wrapper_pkg.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_streamers/wr_streamers_wbgen2_pkg.vhd" -library work
set_global_assignment -name VHDL_FILE ../../../modules/modulbus/Loader_MB.vhd -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/common/gc_sfp_i2c_adapter.vhd" -library work
set_global_assignment -name VHDL_FILE ../../../modules/lvds/altera_lvds_tx.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/butis_t0/BuTis_T0_generator.vhd -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_axi4lite_bridge/xwb_axi4lite_bridge.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_streamers/xtx_streamers_stats.vhd" -library work
set_global_assignment -name VHDL_FILE ../../../modules/wb_arria_reset/arria5_reset.vhd -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/common/gc_serial_dac.vhd" -library work
set_global_assignment -name VHDL_FILE ../../../modules/remote_update/remote_update.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/function_generators/fg_quad/fg_quad_pkg.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/build_id/build_id.vhd -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_dacs/spec_serial_dac.vhd" -library work
set_global_assignment -name VHDL_FILE ../../../modules/mil/mil_hw_or_soft_ip.vhd -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/etherbone-core/hdl/eb_master_core/ebm_auto_pkg.vhd" -library work
set_global_assignment -name VHDL_FILE ../../../modules/ssd1325/src/hdl/generic_fifo_pkg.vhd -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_streamers/wr_streamers_wb.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/genrams/common/inferred_sync_fifo.vhd" -library work
set_global_assignment -name VHDL_FILE ../../../modules/psram/psram.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/scu_bus/scu_to_wb.vhd -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/genrams/altera/altera_sync_fifo.vhd" -library work
set_global_assignment -name VHDL_FILE ../../../modules/heap/heap_top.vhd -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/genrams/altera/generic_simple_dpram.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_ds182x_readout/wb_ds182x_regs.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/platform/altera/wb_pcie/pcie_wb.vhd" -library work
set_global_assignment -name VHDL_FILE ../../../modules/i2c_wrapper/src/hdl/wb_i2c_wrapper_pkg.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/dac714/dac714_pkg.vhd -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_endpoint/ep_1000basex_pcs.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_metadata/xwb_metadata.vhd" -library work
set_global_assignment -name VHDL_FILE ../../../modules/beam_dump/beam_dump.vhd -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wbgen2/wbgen2_eic.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/fabric/xwrf_loopback/wrf_loopback.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_eca/eca_tlu.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_nic/nic_rx_fsm.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_spi_flash/wb_spi_flash.vhd" -library work
set_global_assignment -name VHDL_FILE ../../../modules/mil/Mil_pkg.vhd -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_endpoint/ep_tx_pcs_16bit.vhd" -library work
set_global_assignment -name VHDL_FILE ../../../modules/reverse_lpb/reverse_lpb.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/wb_mil_scu/event_processing.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/butis_t0/TimestampEncoder.vhd -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_simple_timer/xwb_tics.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_endpoint/ep_rx_buffer.vhd" -library work
set_global_assignment -name VHDL_FILE ../../../modules/function_generators/fg_quad/ring_buffer.vhd -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/fabric/xwrf_loopback/lbk_pkg.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_streamers/streamers_priv_pkg.vhd" -library work
set_global_assignment -name VHDL_FILE ../../../modules/daq/daq.vhd -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_streamers/escape_detector.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_sit5359_interface/xwr_sit5359_interface.vhd" -library work
set_global_assignment -name VHDL_FILE ../../../modules/mbox/mbox.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/diob/hw_interlock.vhd -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/common/gc_frequency_meter.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/axi/axi4_pkg.vhd" -library work
set_global_assignment -name VHDL_FILE ../../../modules/power_test/row_array.vhd -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/common/gc_async_signals_input_stage.vhd" -library work
set_global_assignment -name VHDL_FILE ../../../modules/modulbus/Rd_mb_ld.vhd -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_endpoint/ep_rtu_header_extract.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_endpoint/ep_tx_packet_injection.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/common/gc_enc_8b10b.vhd" -library work
set_global_assignment -name VHDL_FILE ../../../modules/ssd1325/src/hdl/generic_serial_master_pkg.vhd -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_eca/eca_tag_channel.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/fpga-config-space/legacy-vme64x-core/hdl/VME_Buffer_pack.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_vic/xwb_vic.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/genrams/altera/generic_spram.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_endpoint/ep_ts_counter.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_endpoint/ep_rx_early_address_match.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/timing/multi_dmtd_with_deglitcher.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_i2c_bridge/wb_i2c_bridge.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/common/gc_crc_gen.vhd" -library work
set_global_assignment -name VHDL_FILE ../../../modules/ssd1325/src/hdl/generic_fifo.vhd -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_softpll_ng/wr_softpll_ng.vhd" -library work
set_global_assignment -name VHDL_FILE ../../../modules/flash_loader/flash_loader_v01.vhd -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wrc_core/wrc_diags_dpram.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_softpll_ng/spll_wbgen2_pkg.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/fabric/xwb_fabric_source.vhd" -library work
set_global_assignment -name VHDL_FILE ../../../modules/dm_diag/dm_diag_auto_pkg.vhd -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/genrams/memory_loader_pkg.vhd" -library work
set_global_assignment -name VHDL_FILE ../../../modules/butis_t0/TimestampDecoder.vhd -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_softpll_ng/spll_period_detect.vhd" -library work
set_global_assignment -name VHDL_FILE ../../../modules/aux_functions/tmr_scu_bus.vhd -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_uart/xwb_simple_uart.vhd" -library work
set_global_assignment -name VHDL_FILE ../../../modules/wb_mil_scu/wb_mil_scu_pkg.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/pll/altera_phase.vhd -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/radtol/secded_32b_pkg.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_eca/eca_ac_wbm_auto.vhd" -library work
set_global_assignment -name VHDL_FILE ../../../modules/modulbus/rdram.vhd -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/common/gc_edge_detect.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_sit5359_interface/wr_sit5359_interface.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_spi/xwb_spi.vhd" -library work
set_global_assignment -name VHDL_FILE ../../../modules/power_test/power_test.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/wb_mil_scu/mil_pll.vhd -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_mini_nic/minic_packet_buffer.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/common/gc_negedge.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_irq/wb_irq_slave.vhd" -library work
set_global_assignment -name VHDL_FILE ../../../modules/mil/PLL_SIO.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/butis_t0/wr_serialtimestamp_pkg.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/aux_functions/local_125_to_12p5.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/lvds/altera_lvds.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/power_test/power_test_pkg.vhd -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_sit5359_interface/sit5359_regs_pkg.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/timing/dmtd_sampler.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_dacs/spec_serial_dac_arb.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/common/gc_dyn_glitch_filt.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/genrams/common/generic_shiftreg_fifo.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/genrams/cheby/cheby_pkg.vhd" -library work
set_global_assignment -name VHDL_FILE ../../../top/gsi_scu/control3/ramsize_pkg.vhd -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/fabric/xwrf_reg.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_endpoint/xwr_endpoint.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wishbone_pkg.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_i2c_master/i2c_master_byte_ctrl.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/ip_cores/urv-core/rtl/urv_pkg.vhd" -library work
set_global_assignment -name VHDL_FILE ../../../modules/ftm/ftm_pkg.vhd -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_async_bridge/xwb_async_bridge.vhd" -library work
set_global_assignment -name VHDL_FILE ../../../modules/pll/altera_butis.vhd -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/common/gc_glitch_filt.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_dma/xwb_streamer.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_dacs/cute_serial_dac_arb.vhd" -library work
set_global_assignment -name VHDL_FILE ../../../modules/heap/heap_writer.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/aux_functions/aux_functions_pkg.vhd -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_commit_fifo.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_async_bridge/wb_async_bridge.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_eca/eca_sdp.vhd" -library work
set_global_assignment -name VHDL_FILE ../../../modules/lpc_uart/lpc_uart_pkg.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/lvds/arria5_lvds_pkg.vhd -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_endpoint/ep_registers_pkg.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wrc_core/wrc_periph.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_endpoint/ep_tx_crc_inserter.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_tlu/tlu_pkg.vhd" -library work
set_global_assignment -name VHDL_FILE ../../../modules/modulbus/Epcs_spi.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/oled_display/spi_master.vhd -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_eca/eca_queue_auto_pkg.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_clock_crossing/xwb_clock_crossing.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_gpio_port/xwb_gpio_port.vhd" -library work
set_global_assignment -name VHDL_FILE ../../../modules/ftm/ftm_lm32.vhd -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_streamers/xrx_streamer.vhd" -library work
set_global_assignment -name VHDL_FILE ../../../modules/modulbus/modulbus_loader.vhd -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/common/gc_ds182x_interface.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_register/wb_skidpad2.vhd" -library work
set_global_assignment -name VHDL_FILE ../../../modules/function_generators/serdes_clk_gen/wb_serdes_clk_gen.vhd -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_endpoint/ep_rx_oob_insert.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_pass_fifo.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_endpoint/ep_autonegotiation.vhd" -library work
set_global_assignment -name VHDL_FILE ../../../modules/mil/mil_en_decoder.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/eca_tap/eca_tap_auto_pkg.vhd -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_streamers/fifo_showahead_adapter.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/common/gc_comparator.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_endpoint/ep_rx_pcs_8bit.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/fpga-config-space/legacy-vme64x-core/hdl/VME_SharedComps.vhd" -library work
set_global_assignment -name VHDL_FILE ../../../modules/dm_diag/dm_diag.vhd -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wbgen2/wbgen2_pkg.vhd" -library work
set_global_assignment -name VHDL_FILE ../../../modules/ssd1325/src/hdl/wb_ssd1325_serial_driver.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/remote_update/remote_update_pkg.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/wb_arria_reset/arria10_reset/arria10_reset/synth/arria10_reset.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/scu_bus/wb_irq_scu_bus.vhd -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/common/gc_sync_word_rd.vhd" -library work
set_global_assignment -name VHDL_FILE ../../../modules/mbox/mbox_pkg.vhd -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wrc_core/wrc_syscon_pkg.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_serial_lcd/wb_serial_lcd.vhd" -library work
set_global_assignment -name VHDL_FILE ../../../modules/lvds/arria2/arria2_lvds_ibuf.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/remote_update/asmi10/asmi10/altera_asmi_parallel_181/synth/asmi10_pkg.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/diob/quench_detection.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/cfi_flash/cfi_flash_pkg.vhd -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/platform/altera/wr_arria2_phy/wr_arria2_phy.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/common/gc_ds182x_readout/gc_ds182x_readout.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_i2c_master/i2c_master_bit_ctrl.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/fpga-config-space/legacy-vme64x-core/hdl/VME_IRQ_Controller.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_endpoint/ep_tx_inject_ctrl.vhd" -library work
set_global_assignment -name VHDL_FILE ../../../modules/oled_display/oled_display_pkg.vhd -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_eca/eca_tdp.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/common/gc_bicolor_led_ctrl.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_eca/eca_tlu_auto_pkg.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_checksum.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_pps_gen/wr_pps_gen.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/fabric/xwrf_loopback/lbk_wishbone_controller.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wrc_core/wrc_syscon_wb.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/common/gc_i2c_slave.vhd" -library work
set_global_assignment -name VHDL_FILE ../../../modules/scu_bus/scu_bus_slave_pkg.vhd -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_endpoint/ep_rx_vlan_unit.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_streamers/ts_restore_tai.vhd" -library work
set_global_assignment -name VHDL_FILE ../../../modules/wb_arria_reset/arria_reset.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/io_control/src/hdl/io_control.vhd -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/genrams/altera/gc_shiftreg.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_stream_narrow.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/common/gc_dual_pi_controller.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_cfg_fifo.vhd" -library work
set_global_assignment -name VHDL_FILE ../../../modules/wb_timer/wb_timer.vhd -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_streamers/tx_streamer.vhd" -library work
set_global_assignment -name VHDL_FILE ../../../modules/scu_bus/scu_bus_slave.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/function_generators/serdes_clk_gen/serdes_clk_gen.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/uart/uart_16750.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/lvds/altera_lvds_pkg.vhd -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_endpoint/ep_clock_alignment_fifo.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_tag_fifo.vhd" -library work
set_global_assignment -name VHDL_FILE ../../../modules/ddr3/ddr3_wrapper.vhd -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/genrams/altera/generic_dpram.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_nic/wr_nic_wrapper.vhd" -library work
set_global_assignment -name VHDL_FILE ../../../modules/simple_tag_decoder/simple_tag_decoder.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/lvds/altera_lvds_rx.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/heap/heap_pkg.vhd -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/etherbone-core/hdl/eb_master_core/eb_commit_len_fifo.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/fabric/wr_fabric_pkg.vhd" -library work
set_global_assignment -name VHDL_FILE ../../../modules/aux_functions/slave_clk_switch.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/uart/slib_edge_detect.vhd -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_endpoint/ep_rx_bypass_queue.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/etherbone-core/hdl/eb_usb_core/ez_usb_fifos.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/etherbone-core/hdl/eb_master_core/eb_master_slave_wrapper.vhd" -library work
set_global_assignment -name VHDL_FILE ../../../modules/function_generators/fg_quad/fg_quad_ifa.vhd -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/genrams/genram_pkg.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_register/wb_skidpad.vhd" -library work
set_global_assignment -name VHDL_FILE ../../../modules/prioq2/prio_pkg.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/lvds/arria10_lvds_pkg.vhd -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/common/gc_pulse_synchronizer.vhd" -library work
set_global_assignment -name VHDL_FILE ../../../modules/oled_display/display_console.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/nau8811/src/hdl/wb_nau8811_audio_driver_pkg.vhd -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_eca/eca_offset.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_mini_nic/minic_wbgen2_pkg.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_eca/eca_msi.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_pps_gen/pps_gen_wb.vhd" -library work
set_global_assignment -name VHDL_FILE ../../../modules/wb_arria_reset/wb_arria_reset.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/oled_display/oled_auto_pkg.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/ftm/time_clk_cross.vhd -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/genrams/altera/altera_async_fifo.vhd" -library work
set_global_assignment -name VHDL_FILE ../../../modules/function_generators/fg_quad/fg_quad_datapath.vhd -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_si57x_interface/xwr_si57x_interface.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wrc_core/wrcore_pkg.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_endpoint/ep_tx_header_processor.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_split/xwb_split.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/common/gc_posedge.vhd" -library work
set_global_assignment -name VHDL_FILE ../../../modules/lvds/altera_lvds_ibuf.vhd -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_mini_nic/xwr_mini_nic.vhd" -library work
set_global_assignment -name VHDL_FILE ../../../modules/oled_display/wb_console.vhd -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_dp_ram.vhd" -library work
set_global_assignment -name VHDL_FILE ../../../modules/oled_display/char_render.vhd -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_streamers/fixed_latency_delay.vhd" -library work
set_global_assignment -name VHDL_FILE ../../../modules/uart/uart_receiver.vhd -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/etherbone-core/hdl/eb_master_core/eb_framer.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/timing/hpll_period_detect.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/fpga-config-space/legacy-vme64x-core/hdl/VME_Wb_master_eb.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_eca/eca_pkg.vhd" -library work
set_global_assignment -name VHDL_FILE ../../../modules/wb_mil_scu/wb_mil_scu.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/scu_bus/wb_scu_bus.vhd -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_streamers/fixed_latency_ts_match.vhd" -library work
set_global_assignment -name VHDL_FILE ../../../modules/power_test/pwm.vhd -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_endpoint/ep_tx_vlan_unit.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_streamers/xtx_streamer.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_eca/eca_scubus_channel.vhd" -library work
set_global_assignment -name VHDL_FILE ../../../modules/wb_arria_reset/arria10_reset/arria10_reset/altera_remote_update_181/synth/arria10_reset_pkg.vhd -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_eca/eca_wb_event.vhd" -library work
set_global_assignment -name VHDL_FILE ../../../modules/lvds/altera_lvds_obuf.vhd -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/etherbone-core/hdl/eb_master_core/eb_master_top.vhd" -library work
set_global_assignment -name VHDL_FILE ../../../modules/aux_functions/Debounce.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/modulbus/led.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/daq/daq_chan_reg_logic.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/cpri_phy_reconf/cpri_phy_reconf.vhd -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/common/gc_big_adder.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_eca/eca_piso_fifo.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_uart/uart_async_rx.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_endpoint/wr_endpoint.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_endpoint/endpoint_private_pkg.vhd" -library work
set_global_assignment -name VHDL_FILE ../../../modules/watchdog/watchdog.vhd -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_nic/nic_constants_pkg.vhd" -library work
set_global_assignment -name VHDL_FILE ../../../modules/aux_functions/prio_encoder/prio_encoder_256_8.vhd -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/fpga-config-space/legacy-vme64x-core/hdl/xvme64x_pack.vhd" -library work
set_global_assignment -name VHDL_FILE ../../../modules/ssd1325/src/hdl/generic_serial_master.vhd -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_nic/nic_descriptor_manager.vhd" -library work
set_global_assignment -name VHDL_FILE ../../../modules/function_generators/fg_quad/wbmstr_core.vhd -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_nic/wr_nic.vhd" -library work
set_global_assignment -name VHDL_FILE ../../../modules/remote_update/asmi10/asmi10/synth/asmi10.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/transceiver_prbs/trans_loop.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/function_generators/serdes_clk_gen/xwb_serdes_clk_gen.vhd -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_i2c_master/wb_i2c_master.vhd" -library work
set_global_assignment -name VHDL_FILE ../../../modules/psram/psram_pkg.vhd -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wbgenplus/wbgenplus_pkg.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_eca/eca_internals_pkg.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/fabric/xwrf_loopback/xwrf_loopback.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_streamers/xrtx_streamers_stats.vhd" -library work
set_global_assignment -name VHDL_FILE ../../../modules/cfi_flash/xwb_cfi_wrapper.vhd -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_nic/nic_buffer.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_si57x_interface/wr_si57x_interface.vhd" -library work
set_global_assignment -name VHDL_FILE ../../../modules/aux_functions/Zeitbasis.vhd -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_eca/eca_data.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/timing/pulse_gen.vhd" -library work
set_global_assignment -name VHDL_FILE ../../../modules/remote_update/asmi_arriaII/asmi_arriaII/synthesis/asmi_arriaII.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/wb_scu_reg/wb_scu_reg.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/ftm/ftm_lm32_cluster.vhd -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_endpoint/ep_rx_wb_master.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_remapper/xwb_remapper.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/genrams/common/inferred_async_fifo.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/platform/altera/wb_pcie/pcie_64to32.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_internals_pkg.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_simple_timer/wb_tics.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_endpoint/ep_tx_path.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_simple_pwm/simple_pwm_wbgen2_pkg.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_hdr_pkg.vhd" -library work
set_global_assignment -name VHDL_FILE ../../../modules/modulbus/K_EPCS_IF.vhd -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_streamers/streamers_pkg.vhd" -library work
set_global_assignment -name VHDL_FILE ../../../modules/prioq2/prio.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/lvds/arria2/arria2_lvds_obuf.vhd -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_nic/nic_elastic_buffer.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wbgen2/wbgen2_fifo_sync.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/platform/altera/wb_pcie/pcie_tlp.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/common/gc_dyn_extend_pulse.vhd" -library work
set_global_assignment -name VHDL_FILE ../../../modules/uart/uart_baudgen.vhd -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/common/gc_reset_multi_aasd.vhd" -library work
set_global_assignment -name VHDL_FILE ../../../modules/modulbus/modul2spi.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/mil/Mil_Enc_Vhdl.vhd -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_slave_fsm.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/common/gc_single_reset_gen.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/common/gc_async_counter_diff.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_eca/eca_queue.vhd" -library work
set_global_assignment -name VHDL_FILE ../../../modules/diob/spill_abort.vhd -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_txtsu/xwr_txtsu.vhd" -library work
set_global_assignment -name VHDL_FILE ../../../modules/power_test/row.vhd -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_uart/uart_async_tx.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/timing/pulse_stamper.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/fabric/xwrf_mux.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wrc_core/wrc_urv_wrapper.vhd" -library work
set_global_assignment -name VHDL_FILE ../../../modules/mil/SysClock.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/mil/hw6408_vhdl.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/aux_functions/local_20_to_12p5.vhd -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/etherbone-core/hdl/eb_usb_core/ez_usb_pkg.vhd" -library work
set_global_assignment -name VHDL_FILE ../../../modules/uart/slib_input_filter.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/watchdog/watchdog_pkg.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/prioq2/arbiter.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/chopper/Debounce_Skal.vhd -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_register/xwb_register_link.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_uart/simple_uart_wb.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_endpoint/ep_packet_filter.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_streamers/escape_inserter.vhd" -library work
set_global_assignment -name VHDL_FILE ../../../modules/modulbus/I2C_Cntrl.vhd -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/etherbone-core/hdl/eb_usb_core/ez_usb.vhd" -library work
set_global_assignment -name VHDL_FILE ../../../modules/aux_functions/prio_encoder/prio_encoder_16_4.vhd -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_endpoint/ep_wishbone_controller.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wrc_core/wrc_cpu_csr_wb.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/common/gc_simple_spi_master.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/common/gc_sync_register.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_eca/eca_adder.vhd" -library work
set_global_assignment -name VHDL_FILE ../../../modules/daq/Zeitbasis_daq.vhd -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_vic/wb_vic_regs.vhd" -library work
set_global_assignment -name VHDL_FILE ../../../modules/butis_t0/crc8_data8.vhd -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_gpio_port/wb_gpio_port.vhd" -library work
set_global_assignment -name VHDL_FILE ../../../modules/build_id/build_id_pkg.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/aux_functions/sys_clk_or_local_clk.vhd -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_nic/nic_wbgen2_pkg.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_ethernet_slave.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/platform/altera/wb_pcie/pcie_altera.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/genrams/cheby/cheby_dpssram.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_tlu/tlu.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/fpga-config-space/legacy-vme64x-core/hdl/VME_Wb_slave.vhd" -library work
set_global_assignment -name VHDL_FILE ../../../modules/uart/uart_interrupt.vhd -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/common/gc_fsm_watchdog.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_streamers/xrx_streamers_stats.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_eth_rx.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/genrams/common/inferred_async_fifo_dual_rst.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_endpoint/ep_tx_pcs_8bit.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_spi/wb_spi.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_i2c_master/i2c_master_top.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_simple_pwm/xwb_simple_pwm.vhd" -library work
set_global_assignment -name VHDL_FILE ../../../modules/lvds/arria2_lvds_pkg.vhd -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/etherbone-core/hdl/eb_slave_core/etherbone_pkg.vhd" -library work
set_global_assignment -name VHDL_FILE ../../../modules/trans_pll/trans_pll.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/daq/crc5x16.vhd -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_wbm_fifo.vhd" -library work
set_global_assignment -name VHDL_FILE ../../../modules/heap/heap_pathfinder.vhd -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_simple_pwm/wb_simple_pwm.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_softpll_ng/softpll_pkg.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/common/gc_arbitrated_mux.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_irq/wb_irq_master.vhd" -library work
set_global_assignment -name VHDL_FILE ../../../modules/trans_pkg.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/modulbus/modulbus_v5.vhd -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/genrams/altera/generic_dpram_mixed.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_tbi_phy/disparity_gen_pkg.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_endpoint/endpoint_pkg.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_slave_core.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/common/gc_pulse_synchronizer2.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_crossbar/xwb_crossbar.vhd" -library work
set_global_assignment -name VHDL_FILE ../../../modules/function_generators/serdes_clk_gen/wb_serdes_clk_gen_pkg.vhd -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_eca/eca_queue_auto.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_uart/uart_baud_gen.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_streamers/xwr_streamers.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_eca/eca_rmw.vhd" -library work
set_global_assignment -name VHDL_FILE ../../../modules/oled_display/oled_auto.vhd -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_softpll_ng/spll_wb_slave.vhd" -library work
set_global_assignment -name VHDL_FILE ../../../modules/cpri_phy_reconf/cpri_phy_reconf_pkg.vhd -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_raw_slave.vhd" -library work
set_global_assignment -name VHDL_FILE ../../../modules/uart/slib_input_sync.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/oled_display/Display_RAM_Ini_v01.vhd -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_crossbar/xwb_sdb_crossbar.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/platform/altera/xwrc_platform_altera.vhd" -library work
set_global_assignment -name VHDL_FILE ../../../modules/monster/monster_pkg.vhd -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_eca/eca_ac_wbm_auto_pkg.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_pps_gen/xwr_pps_gen.vhd" -library work
set_global_assignment -name VHDL_FILE ../../../modules/prioq2/prio_auto_pkg.vhd -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_softpll_ng/xwr_softpll_ng.vhd" -library work
set_global_assignment -name VHDL_FILE ../../../modules/function_generators/serdes_clk_gen/serdes_clk_gen_regs.vhd -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/ip_cores/urv-core/rtl/xurv_core.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/platform/altera/wb_pcie/pcie_wb_pkg.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/etherbone-core/hdl/eb_master_core/ebm_auto.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/common/gc_sync_ffs.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_endpoint/ep_rx_status_reg_insert.vhd" -library work
set_global_assignment -name VHDL_FILE ../../../modules/remote_update/asmi5/asmi5/synthesis/asmi5.vhd -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/fpga-config-space/legacy-vme64x-core/hdl/VME_swapper.vhd" -library work
set_global_assignment -name VHDL_FILE ../../../modules/ddr3/ddr3_wrapper_pkg.vhd -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/axi/axi4lite_wb_bridge/xaxi4lite_wb_bridge.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_clock_crossing/xwb_clock_bridge.vhd" -library work
set_global_assignment -name VHDL_FILE ../../../modules/prioq2/min9_64.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/lpc_uart/postcode.vhd -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_simple_pwm/simple_pwm_wb.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_register/xwb_register.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_streamers/rx_streamer.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_nic/nic_bw_throttling.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_ram.vhd" -library work
set_global_assignment -name VHDL_FILE ../../../modules/chopper/K12_K23_Logik_Leds.vhd -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/common/gc_sync.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_slave_top.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_uart/wb_simple_uart.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wbgen2/wbgen2_fifo_async.vhd" -library work
set_global_assignment -name VHDL_FILE ../../../modules/wb_arria_reset/wb_arria_reset_pkg.vhd -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_eca/eca_ac_wbm.vhd" -library work
set_global_assignment -name VHDL_FILE ../../../modules/lvds/arria2/arria2_lvds_rx.vhd -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_onewire_master/wb_onewire_master.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_irq/wb_irq_lm32.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/common/gc_moving_average.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/fpga-config-space/legacy-vme64x-core/hdl/VME_Am_Match.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_eca/eca_tlu_fsm.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_mini_nic/wr_mini_nic.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_endpoint/ep_sync_detect.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_endpoint/ep_rx_crc_size_check.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/fpga-config-space/legacy-vme64x-core/hdl/VME_Buffer.vhd" -library work
set_global_assignment -name VHDL_FILE ../../../modules/eca_tap/eca_tap_pkg.vhd -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/radtol/voter_status.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_eca/eca_auto.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_streamers/dropping_buffer.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/platform/altera/wr_altera_pkg.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_eca/eca_search.vhd" -library work
set_global_assignment -name VHDL_FILE ../../../modules/uart/slib_fifo.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/lpc_uart/lpc_peripheral.vhd -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_eca/eca_auto_pkg.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_eca/eca_wr_time.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_eca/eca_free.vhd" -library work
set_global_assignment -name VHDL_FILE ../../../modules/wb_timer/wb_timer_pkg.vhd -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/radtol/voter_vec_status.vhd" -library work
set_global_assignment -name VHDL_FILE ../../../modules/scu_bus/scu_bus_pkg.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/function_generators/scu_slave_fg_pkg.vhd -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_mini_nic/minic_wb_slave.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_sit5359_interface/sit5359_if_wb.vhd" -library work
set_global_assignment -name VHDL_FILE ../../../modules/pll/altera_reset.vhd -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_fifo.vhd" -library work
set_global_assignment -name VHDL_FILE ../../../modules/pll/pll_pkg.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/chopper/Independent_Clk.vhd -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/fpga-config-space/legacy-vme64x-core/hdl/VME_Init.vhd" -library work
set_global_assignment -name VHDL_FILE ../../../modules/chopper/Kanal.vhd -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_nic/nic_tx_fsm.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/common/gc_reset.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_dacs/cute_serial_dac.vhd" -library work
set_global_assignment -name VHDL_FILE ../../../modules/function_generators/fg_quad/fg_quad_scu_bus.vhd -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_endpoint/ep_pcs_tbi_mdio_wb.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_irq/wb_irq_timer.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_si57x_interface/si570_if_wb.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_eca/eca_walker.vhd" -library work
set_global_assignment -name VHDL_FILE ../../../modules/function_generators/fg_quad/fg_quad_statistics.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/remote_update/wb_asmi.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/transceiver_prbs/trans_rcfg.vhd -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_endpoint/ep_leds_controller.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/fabric/xwb_fabric_sink.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/fpga-config-space/legacy-vme64x-core/hdl/VME_Access_Decode.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_eth_tx.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/common/gc_word_packer.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/common/gc_multichannel_frequency_meter.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_si57x_interface/si570_if_wbgen2_pkg.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/platform/altera/flash/flash_top.vhd" -library work
set_global_assignment -name VHDL_FILE ../../../modules/prioq2/queue_unit.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/uart/slib_mv_filter.vhd -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_nic/nic_descriptors_pkg.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/fpga-config-space/legacy-vme64x-core/hdl/VME_CSR_pack.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/common/gc_delay_line.vhd" -library work
set_global_assignment -name VHDL_FILE ../../../modules/monster/monster_iodir.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/aux_functions/div_n.vhd -library work
set_global_assignment -name VHDL_FILE ../../../top/gsi_scu/control3/scu_control.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/chopper/Kicker_Leds.vhd -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/platform/altera/flash/altera_spi.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_endpoint/ep_rx_path.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_txtsu/wr_txtsu_wb.vhd" -library work
set_global_assignment -name VHDL_FILE ../../../modules/daq/daq_pkg.vhd -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_endpoint/ep_crc32_pkg.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_ds182x_readout/xwb_ds182x_readout.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/timing/dmtd_phase_meas.vhd" -library work
set_global_assignment -name VHDL_FILE ../../../modules/prioq2/min3.vhd -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_eca/eca.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/common/gc_dec_8b10b.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/axi/z7_axi_gpio_expander/axi_gpio_expander.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_indirect/wb_indirect_regs.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_endpoint/ep_sync_detect_16bit.vhd" -library work
set_global_assignment -name VHDL_FILE ../../../modules/uart/uart_transmitter.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/ad7606/adc_pkg.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/eca_tap/eca_tap.vhd -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_dma/xwb_dma.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_crossbar/sdb_rom.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/common/gc_sync_word_wr.vhd" -library work
set_global_assignment -name VHDL_FILE ../../../modules/mil/Mil_bipol_dec.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/dac714/dac714.vhd -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_softpll_ng/spll_aligner.vhd" -library work
set_global_assignment -name VHDL_FILE ../../../modules/uart/slib_counter.vhd -library work
set_global_assignment -name VHDL_FILE ../../../modules/ad7606/adc_scu_bus.vhd -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/common/gc_rr_arbiter.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_nic/nic_wishbone_slave.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wrc_core/xwr_core.vhd" -library work
set_global_assignment -name VHDL_FILE "../../../ip_cores/pci-core/src/hdl/wb_pci_pkg.vhd" -library work
set_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_cbe_en_crit.v" -library work
set_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/timescale.v" -library work
set_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_out_reg.v" -library work
set_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_pciw_pcir_fifos.v" -library work
set_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_ram_16x40d.v" -library work
set_global_assignment -name VERILOG_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_onewire_master/sockit_owm.v" -library work
set_global_assignment -name VERILOG_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_logic_op.v" -library work
set_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_target32_clk_en.v" -library work
set_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_wb_tpram.v" -library work
set_global_assignment -name VERILOG_FILE ../../../modules/remote_update/asmi5/asmi5/synthesis/submodules/asmi5_asmi_parallel_0.v -library work
set_global_assignment -name VERILOG_FILE "../../../ip_cores/wr-cores/ip_cores/urv-core/rtl/urv_ecc.v" -library work
set_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_constants.v" -library work
set_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_in_reg.v" -library work
set_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_perr_en_crit.v" -library work
set_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_pciw_fifo_control.v" -library work
set_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_frame_load_crit.v" -library work
set_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_target32_interface.v" -library work
set_global_assignment -name VERILOG_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_spi/spi_clgen.v" -library work
set_global_assignment -name VERILOG_FILE "../../../ip_cores/wr-cores/ip_cores/urv-core/rtl/urv_shifter.v" -library work
set_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_mas_ad_load_crit.v" -library work
set_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_wbw_wbr_fifos.v" -library work
set_global_assignment -name VERILOG_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_adder.v" -library work
set_global_assignment -name VERILOG_FILE "../../../ip_cores/wr-cores/ip_cores/urv-core/rtl/urv_writeback.v" -library work
set_global_assignment -name VERILOG_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_spi/spi_defines.v" -library work
set_global_assignment -name VERILOG_FILE "../../../ip_cores/wr-cores/ip_cores/urv-core/rtl/urv_csr.v" -library work
set_global_assignment -name VERILOG_FILE "../../../ip_cores/wr-cores/modules/wr_endpoint/prbs/lfsr.v" -library work
set_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_wb_master.v" -library work
set_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_wb_addr_mux.v" -library work
set_global_assignment -name VERILOG_FILE "../../../ip_cores/wr-cores/modules/wr_endpoint/prbs/lfsr_crc.v" -library work
set_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_wbr_fifo_control.v" -library work
set_global_assignment -name VERILOG_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_spi/timescale.v" -library work
set_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_serr_crit.v" -library work
set_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_target32_devs_crit.v" -library work
set_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_serr_en_crit.v" -library work
set_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_sync_module.v" -library work
set_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_target_unit.v" -library work
set_global_assignment -name VERILOG_FILE ../../../modules/cfi_flash/cfi_ctrl_engine.v -library work
set_global_assignment -name VERILOG_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_lm32/platform/generic/lm32_multiplier.v" -library work
set_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_conf_cyc_addr_dec.v" -library work
set_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_target32_trdy_crit.v" -library work
set_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_pcir_fifo_control.v" -library work
set_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_master32_sm_if.v" -library work
set_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_cur_out_reg.v" -library work
set_global_assignment -name VERILOG_FILE "../../../ip_cores/wr-cores/ip_cores/urv-core/rtl/urv_iram.v" -library work
set_global_assignment -name VERILOG_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_spi/spi_top.v" -library work
set_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/bus_commands.v" -library work
set_global_assignment -name VERILOG_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_include.v" -library work
set_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_irdy_out_crit.v" -library work
set_global_assignment -name VERILOG_FILE ../../../modules/remote_update/asmi10/asmi10/altera_asmi_parallel_181/synth/asmi10_altera_asmi_parallel_181_svbigkq.v -library work
set_global_assignment -name VERILOG_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_shifter.v" -library work
set_global_assignment -name VERILOG_FILE "../../../ip_cores/wr-cores/ip_cores/urv-core/rtl/urv_multiply.v" -library work
set_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_par_crit.v" -library work
set_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_wb_decoder.v" -library work
set_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_pci_decoder.v" -library work
set_global_assignment -name VERILOG_FILE "../../../ip_cores/wr-cores/modules/wr_endpoint/prbs/lfsr_prbs_check.v" -library work
set_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_mas_ch_state_crit.v" -library work
set_global_assignment -name VERILOG_FILE "../../../ip_cores/wr-cores/ip_cores/urv-core/rtl/urv_exec.v" -library work
set_global_assignment -name VERILOG_FILE "../../../ip_cores/wr-cores/modules/wr_endpoint/prbs/lfsr_prbs_gen.v" -library work
set_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_pci_tpram.v" -library work
set_global_assignment -name VERILOG_FILE ../../../modules/lpc_uart/serirq_defines.v -library work
set_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_frame_en_crit.v" -library work
set_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_io_mux.v" -library work
set_global_assignment -name VERILOG_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_lm32/src/jtag_cores.v" -library work
set_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_target32_stop_crit.v" -library work
set_global_assignment -name VERILOG_FILE ../../../modules/cfi_flash/cfi_ctrl.v -library work
set_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_target32_sm.v" -library work
set_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_master32_sm.v" -library work
set_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_perr_crit.v" -library work
set_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_wb_slave.v" -library work
set_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_frame_crit.v" -library work
set_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_spoci_ctrl.v" -library work
set_global_assignment -name VERILOG_FILE "../../../ip_cores/wr-cores/ip_cores/urv-core/rtl/urv_cpu.v" -library work
set_global_assignment -name VERILOG_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_lm32/platform/altera/jtag_tap.v" -library work
set_global_assignment -name VERILOG_FILE "../../../ip_cores/wr-cores/modules/wr_endpoint/prbs/lfsr_descramble.v" -library work
set_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_user_constants.v" -library work
set_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_delayed_sync.v" -library work
set_global_assignment -name VERILOG_FILE "../../../ip_cores/wr-cores/ip_cores/urv-core/rtl/urv_fetch.v" -library work
set_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_io_mux_ad_load_crit.v" -library work
set_global_assignment -name VERILOG_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_addsub.v" -library work
set_global_assignment -name VERILOG_FILE "../../../ip_cores/wr-cores/ip_cores/urv-core/rtl/urv_exceptions.v" -library work
set_global_assignment -name VERILOG_FILE ../../../modules/remote_update/asmi_arriaII/asmi_arriaII/synthesis/submodules/asmi_arriaII_asmi_parallel_0.v -library work
set_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_mas_ad_en_crit.v" -library work
set_global_assignment -name VERILOG_FILE "../../../ip_cores/wr-cores/ip_cores/urv-core/rtl/urv_regfile.v" -library work
set_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_rst_int.v" -library work
set_global_assignment -name VERILOG_FILE "../../../ip_cores/wr-cores/ip_cores/urv-core/rtl/urv_timer.v" -library work
set_global_assignment -name VERILOG_FILE "../../../ip_cores/wr-cores/ip_cores/urv-core/rtl/urv_divide.v" -library work
set_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_synchronizer_flop.v" -library work
set_global_assignment -name VERILOG_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_spi/spi_shift.v" -library work
set_global_assignment -name VERILOG_FILE ../../../modules/remote_update/asmi10/asmi10/altera_asmi_parallel_181/synth/asmi10_altera_asmi_parallel_181_gdoqleq.v -library work
set_global_assignment -name VERILOG_FILE ../../../modules/lpc_uart/serirq_slave.v -library work
set_global_assignment -name VERILOG_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_mc_arithmetic.v" -library work
set_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_wbs_wbb3_2_wbb2.v" -library work
set_global_assignment -name VERILOG_FILE "../../../ip_cores/wr-cores/modules/wr_endpoint/prbs/lfsr_scramble.v" -library work
set_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_wbw_fifo_control.v" -library work
set_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_conf_space.v" -library work
set_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_async_reset_flop.v" -library work
set_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_bridge32.v" -library work
set_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_io_mux_ad_en_crit.v" -library work
set_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_delayed_write_reg.v" -library work
set_global_assignment -name VERILOG_FILE "../../../ip_cores/wr-cores/ip_cores/urv-core/rtl/urv_decode.v" -library work
set_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_wb_slave_unit.v" -library work
set_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_parity_check.v" -library work
set_global_assignment -name VERILOG_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v" -library work
set_global_assignment -name SDC_FILE ../../../top/gsi_scu/control3/scu_control.sdc
set_global_assignment -name QIP_FILE "../../../ip_cores/general-cores/platform/altera/wb_pcie/arria2_pcie.qip"
set_global_assignment -name QIP_FILE ../../../modules/ddr3/arria2/arria2_ddr3.qip
set_global_assignment -name QIP_FILE ../../../modules/pll/arria2/arria2_pll.qip
set_global_assignment -name QIP_FILE "../../../ip_cores/wr-cores/platform/altera/wr_arria2_phy/wr_arria2_phy.qip"
set_global_assignment -name QIP_FILE "../../../ip_cores/general-cores/platform/altera/networks/arria2gx_networks.qip"
set_global_assignment -name AHDL_FILE ../../../modules/modulbus/i2c.tdf
set_global_assignment -name TOP_LEVEL_ENTITY scu_control
=======
set_global_assignment -name USE_SIGNALTAP_FILE ../../../../signal_taps/pwm_scu3.stp
set_global_assignment -name SIGNALTAP_FILE ../../../../signal_taps/pwm_scu3.stp
set_global_assignment -name SLD_NODE_CREATOR_ID 110 -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_ENTITY_NAME sld_signaltap -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[0] -to "monster:main|pwm:\\pwm_y:pwm_pwm|pwm_o[0]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[1] -to "monster:main|pwm:\\pwm_y:pwm_pwm|pwm_o[1]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[2] -to "monster:main|pwm:\\pwm_y:pwm_pwm|rst_sys_n_i" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[3] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.adr[0]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[4] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.adr[10]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[5] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.adr[11]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[6] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.adr[12]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[7] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.adr[13]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[8] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.adr[14]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[9] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.adr[15]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[10] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.adr[16]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[11] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.adr[17]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[12] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.adr[18]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[13] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.adr[19]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[14] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.adr[1]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[15] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.adr[20]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[16] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.adr[21]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[17] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.adr[22]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[18] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.adr[23]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[19] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.adr[24]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[20] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.adr[25]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[21] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.adr[26]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[22] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.adr[27]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[23] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.adr[28]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[24] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.adr[29]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[25] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.adr[2]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[26] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.adr[30]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[27] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.adr[31]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[28] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.adr[3]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[29] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.adr[4]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[30] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.adr[5]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[31] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.adr[6]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[32] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.adr[7]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[33] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.adr[8]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[34] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.adr[9]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[0] -to "monster:main|pwm:\\pwm_y:pwm_pwm|pwm_o[0]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[1] -to "monster:main|pwm:\\pwm_y:pwm_pwm|pwm_o[1]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[2] -to "monster:main|pwm:\\pwm_y:pwm_pwm|rst_sys_n_i" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[3] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.adr[0]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[4] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.adr[10]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[5] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.adr[11]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[6] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.adr[12]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[7] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.adr[13]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[8] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.adr[14]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[9] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.adr[15]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[10] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.adr[16]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[11] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.adr[17]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[12] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.adr[18]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[13] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.adr[19]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[14] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.adr[1]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[15] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.adr[20]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[16] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.adr[21]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[17] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.adr[22]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[18] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.adr[23]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[19] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.adr[24]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[20] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.adr[25]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[21] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.adr[26]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[22] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.adr[27]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[23] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.adr[28]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[24] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.adr[29]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[25] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.adr[2]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[26] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.adr[30]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[27] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.adr[31]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[28] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.adr[3]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[29] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.adr[4]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[30] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.adr[5]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[31] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.adr[6]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[32] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.adr[7]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[33] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.adr[8]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[34] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.adr[9]" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_RAM_BLOCK_TYPE=AUTO" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_NODE_INFO=805334528" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_POWER_UP_TRIGGER=0" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_STORAGE_QUALIFIER_INVERSION_MASK_LENGTH=0" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_ATTRIBUTE_MEM_MODE=OFF" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_STATE_FLOW_USE_GENERATED=0" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_STATE_BITS=11" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_BUFFER_FULL_STOP=1" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_CURRENT_RESOURCE_WIDTH=1" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_INCREMENTAL_ROUTING=1" -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[2] -to auto_signaltap_0|gnd -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[20] -to auto_signaltap_0|gnd -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[24] -to auto_signaltap_0|gnd -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_TRIGGER_LEVEL=1" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_TRIGGER_IN_ENABLED=0" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_TRIGGER_PIPELINE=0" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_RAM_PIPELINE=0" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_COUNTER_PIPELINE=0" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_ADVANCED_TRIGGER_ENTITY=basic,1," -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_TRIGGER_LEVEL_PIPELINE=1" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_ENABLE_ADVANCED_TRIGGER=0" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_clk -to "monster:main|core_clk_sys_o" -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[8] -to auto_signaltap_0|vcc -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[15] -to auto_signaltap_0|gnd -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[4] -to auto_signaltap_0|vcc -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[7] -to auto_signaltap_0|vcc -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[10] -to auto_signaltap_0|gnd -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[18] -to auto_signaltap_0|vcc -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[21] -to auto_signaltap_0|gnd -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[29] -to auto_signaltap_0|gnd -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_SEGMENT_SIZE=1024" -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[17] -to auto_signaltap_0|gnd -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[19] -to auto_signaltap_0|gnd -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[22] -to auto_signaltap_0|gnd -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[23] -to auto_signaltap_0|vcc -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[25] -to auto_signaltap_0|gnd -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[28] -to auto_signaltap_0|vcc -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[30] -to auto_signaltap_0|gnd -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_SAMPLE_DEPTH=1024" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[35] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.dat[0]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[36] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.dat[10]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[37] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.dat[11]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[38] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.dat[12]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[39] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.dat[13]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[40] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.dat[14]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[41] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.dat[15]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[42] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.dat[16]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[43] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.dat[17]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[44] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.dat[18]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[45] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.dat[19]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[46] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.dat[1]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[47] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.dat[20]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[48] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.dat[21]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[49] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.dat[22]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[50] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.dat[23]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[51] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.dat[24]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[52] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.dat[25]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[53] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.dat[26]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[54] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.dat[27]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[55] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.dat[28]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[56] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.dat[29]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[57] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.dat[2]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[58] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.dat[30]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[59] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.dat[31]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[60] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.dat[3]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[61] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.dat[4]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[62] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.dat[5]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[63] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.dat[6]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[64] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.dat[7]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[65] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.dat[8]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[66] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.dat[9]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[67] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.stb" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[68] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.we" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[69] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|cntr_main[0]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[70] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|cntr_main[10]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[71] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|cntr_main[11]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[72] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|cntr_main[12]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[73] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|cntr_main[13]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[74] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|cntr_main[14]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[75] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|cntr_main[15]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[76] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|cntr_main[1]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[77] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|cntr_main[2]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[78] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|cntr_main[3]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[79] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|cntr_main[4]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[80] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|cntr_main[5]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[81] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|cntr_main[6]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[82] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|cntr_main[7]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[83] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|cntr_main[8]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[84] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|cntr_main[9]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[85] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|cntr_pre[0]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[86] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|cntr_pre[10]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[87] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|cntr_pre[11]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[88] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|cntr_pre[12]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[89] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|cntr_pre[13]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[90] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|cntr_pre[14]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[91] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|cntr_pre[15]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[92] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|cntr_pre[1]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[93] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|cntr_pre[2]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[94] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|cntr_pre[3]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[95] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|cntr_pre[4]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[96] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|cntr_pre[5]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[97] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|cntr_pre[6]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[98] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|cntr_pre[7]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[99] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|cntr_pre[8]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[100] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|cntr_pre[9]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[101] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|drive[0][0]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[102] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|drive[0][10]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[103] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|drive[0][11]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[104] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|drive[0][12]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[105] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|drive[0][13]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[106] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|drive[0][14]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[107] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|drive[0][15]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[108] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|drive[0][1]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[109] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|drive[0][2]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[110] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|drive[0][3]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[111] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|drive[0][4]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[112] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|drive[0][5]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[113] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|drive[0][6]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[114] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|drive[0][7]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[115] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|drive[0][8]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[116] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|drive[0][9]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[117] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|drive[1][0]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[118] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|drive[1][10]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[119] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|drive[1][11]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[120] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|drive[1][12]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[121] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|drive[1][13]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[122] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|drive[1][14]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[123] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|drive[1][15]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[124] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|drive[1][1]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[125] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|drive[1][2]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[126] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|drive[1][3]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[127] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|drive[1][4]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[128] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|drive[1][5]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[129] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|drive[1][6]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[130] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|drive[1][7]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[131] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|drive[1][8]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[132] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|drive[1][9]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[133] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|period_val[0]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[134] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|period_val[10]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[135] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|period_val[11]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[136] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|period_val[12]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[137] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|period_val[13]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[138] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|period_val[14]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[139] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|period_val[15]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[140] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|period_val[1]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[141] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|period_val[2]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[142] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|period_val[3]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[143] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|period_val[4]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[144] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|period_val[5]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[145] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|period_val[6]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[146] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|period_val[7]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[147] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|period_val[8]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[148] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|period_val[9]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[149] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|presc_val[0]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[150] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|presc_val[10]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[151] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|presc_val[11]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[152] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|presc_val[12]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[153] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|presc_val[13]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[154] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|presc_val[14]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[155] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|presc_val[15]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[156] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|presc_val[1]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[157] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|presc_val[2]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[158] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|presc_val[3]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[159] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|presc_val[4]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[160] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|presc_val[5]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[161] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|presc_val[6]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[162] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|presc_val[7]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[163] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|presc_val[8]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[164] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|presc_val[9]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[35] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.dat[0]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[36] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.dat[10]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[37] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.dat[11]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[38] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.dat[12]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[39] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.dat[13]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[40] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.dat[14]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[41] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.dat[15]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[42] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.dat[16]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[43] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.dat[17]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[44] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.dat[18]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[45] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.dat[19]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[46] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.dat[1]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[47] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.dat[20]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[48] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.dat[21]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[49] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.dat[22]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[50] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.dat[23]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[51] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.dat[24]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[52] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.dat[25]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[53] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.dat[26]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[54] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.dat[27]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[55] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.dat[28]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[56] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.dat[29]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[57] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.dat[2]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[58] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.dat[30]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[59] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.dat[31]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[60] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.dat[3]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[61] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.dat[4]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[62] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.dat[5]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[63] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.dat[6]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[64] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.dat[7]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[65] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.dat[8]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[66] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.dat[9]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[67] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.stb" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[68] -to "monster:main|pwm:\\pwm_y:pwm_pwm|t_wb_in.we" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[69] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|cntr_main[0]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[70] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|cntr_main[10]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[71] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|cntr_main[11]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[72] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|cntr_main[12]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[73] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|cntr_main[13]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[74] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|cntr_main[14]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[75] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|cntr_main[15]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[76] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|cntr_main[1]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[77] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|cntr_main[2]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[78] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|cntr_main[3]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[79] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|cntr_main[4]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[80] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|cntr_main[5]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[81] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|cntr_main[6]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[82] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|cntr_main[7]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[83] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|cntr_main[8]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[84] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|cntr_main[9]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[85] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|cntr_pre[0]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[86] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|cntr_pre[10]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[87] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|cntr_pre[11]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[88] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|cntr_pre[12]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[89] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|cntr_pre[13]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[90] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|cntr_pre[14]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[91] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|cntr_pre[15]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[92] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|cntr_pre[1]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[93] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|cntr_pre[2]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[94] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|cntr_pre[3]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[95] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|cntr_pre[4]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[96] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|cntr_pre[5]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[97] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|cntr_pre[6]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[98] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|cntr_pre[7]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[99] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|cntr_pre[8]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[100] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|cntr_pre[9]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[101] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|drive[0][0]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[102] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|drive[0][10]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[103] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|drive[0][11]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[104] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|drive[0][12]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[105] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|drive[0][13]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[106] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|drive[0][14]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[107] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|drive[0][15]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[108] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|drive[0][1]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[109] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|drive[0][2]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[110] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|drive[0][3]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[111] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|drive[0][4]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[112] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|drive[0][5]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[113] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|drive[0][6]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[114] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|drive[0][7]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[115] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|drive[0][8]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[116] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|drive[0][9]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[117] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|drive[1][0]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[118] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|drive[1][10]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[119] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|drive[1][11]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[120] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|drive[1][12]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[121] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|drive[1][13]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[122] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|drive[1][14]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[123] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|drive[1][15]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[124] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|drive[1][1]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[125] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|drive[1][2]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[126] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|drive[1][3]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[127] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|drive[1][4]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[128] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|drive[1][5]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[129] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|drive[1][6]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[130] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|drive[1][7]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[131] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|drive[1][8]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[132] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|drive[1][9]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[133] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|period_val[0]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[134] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|period_val[10]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[135] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|period_val[11]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[136] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|period_val[12]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[137] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|period_val[13]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[138] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|period_val[14]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[139] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|period_val[15]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[140] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|period_val[1]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[141] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|period_val[2]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[142] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|period_val[3]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[143] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|period_val[4]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[144] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|period_val[5]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[145] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|period_val[6]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[146] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|period_val[7]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[147] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|period_val[8]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[148] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|period_val[9]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[149] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|presc_val[0]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[150] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|presc_val[10]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[151] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|presc_val[11]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[152] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|presc_val[12]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[153] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|presc_val[13]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[154] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|presc_val[14]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[155] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|presc_val[15]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[156] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|presc_val[1]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[157] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|presc_val[2]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[158] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|presc_val[3]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[159] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|presc_val[4]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[160] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|presc_val[5]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[161] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|presc_val[6]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[162] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|presc_val[7]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[163] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|presc_val[8]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[164] -to "monster:main|pwm:\\pwm_y:pwm_pwm|wb_simple_pwm:PWM_WB|presc_val[9]" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_DATA_BITS=165" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_TRIGGER_BITS=165" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_STORAGE_QUALIFIER_BITS=165" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_INVERSION_MASK=000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_INVERSION_MASK_LENGTH=519" -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[0] -to auto_signaltap_0|gnd -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[1] -to auto_signaltap_0|gnd -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[3] -to auto_signaltap_0|vcc -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[5] -to auto_signaltap_0|vcc -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[6] -to auto_signaltap_0|gnd -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[9] -to auto_signaltap_0|vcc -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[11] -to auto_signaltap_0|vcc -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[12] -to auto_signaltap_0|vcc -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[13] -to auto_signaltap_0|vcc -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[14] -to auto_signaltap_0|vcc -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[16] -to auto_signaltap_0|vcc -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[26] -to auto_signaltap_0|vcc -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[27] -to auto_signaltap_0|gnd -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[31] -to auto_signaltap_0|gnd -section_id auto_signaltap_0
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top
set_global_assignment -name SLD_FILE db/pwm_scu3_auto_stripped.stp
>>>>>>> aeabd6073 (PWM Feature: Starting changes for new PWM module)
=======
>>>>>>> 59ebff345 (PWM Feature: Added enable bit for every channel)
