GowinSynthesis start
Running parser ...
Analyzing Verilog file 'E:\git\TangNano9K_motordriver\sampleProject\DIP_SW\src\top.sv'
Compiling module 'top'("E:\git\TangNano9K_motordriver\sampleProject\DIP_SW\src\top.sv":3)
Compiling module 'timer(COUNT_MAX=13500000)'("E:\git\TangNano9K_motordriver\sampleProject\DIP_SW\src\top.sv":54)
WARN  (EX3791) : Expression size 25 truncated to fit in target size 24("E:\git\TangNano9K_motordriver\sampleProject\DIP_SW\src\top.sv":68)
WARN  (EX3791) : Expression size 2 truncated to fit in target size 1("E:\git\TangNano9K_motordriver\sampleProject\DIP_SW\src\top.sv":49)
NOTE  (EX0101) : Current top module is "top"
WARN  (EX0211) : The output port "boardLED1" of module "top" has no driver, assigning undriven bits to Z, simulation mismatch possible("E:\git\TangNano9K_motordriver\sampleProject\DIP_SW\src\top.sv":9)
[5%] Running netlist conversion ...
WARN  (CV0016) : Input sw1 is unused("E:\git\TangNano9K_motordriver\sampleProject\DIP_SW\src\top.sv":6)
WARN  (CV0016) : Input sw2 is unused("E:\git\TangNano9K_motordriver\sampleProject\DIP_SW\src\top.sv":7)
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "E:\git\TangNano9K_motordriver\sampleProject\DIP_SW\impl\gwsynthesis\DIP_SW.vg" completed
[100%] Generate report file "E:\git\TangNano9K_motordriver\sampleProject\DIP_SW\impl\gwsynthesis\DIP_SW_syn.rpt.html" completed
GowinSynthesis finish
