// Seed: 3010801019
module module_0 #(
    parameter id_1 = 32'd73,
    parameter id_1 = 32'd4
);
  parameter id_1 = -1;
  wire [id_1 : 1  -  id_1] id_2;
  logic [1 'd0 : ~  -1] id_3;
  wire id_4;
  ;
  logic id_5;
  logic id_6;
  ;
  always
    if (-1) begin : LABEL_0
      id_5 <= 1'b0;
    end
  defparam id_1.id_1 = id_1.id_1;
  wire id_7;
  wire id_8;
endmodule
module module_1 #(
    parameter id_0 = 32'd20,
    parameter id_2 = 32'd67
) (
    input wire _id_0,
    input tri1 id_1,
    input tri  _id_2
);
  tri0 [id_0 : id_2] id_4;
  assign id_4 = -1;
  module_0 modCall_1 ();
  assign modCall_1.id_5 = 0;
endmodule
