Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.3 (lin64) Build 1368829 Mon Sep 28 20:06:39 MDT 2015
| Date         : Tue Nov 10 23:15:18 2015
| Host         : corei7n2015 running 64-bit Ubuntu 15.04
| Command      : report_timing_summary -file ./rpt/post_synth_timing_summary.rpt
| Design       : chip
| Device       : 7vx485t-ffg1157
| Speed File   : -1  PRODUCTION 1.12 2014-09-11
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 50 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.770        0.000                      0                   67        0.255        0.000                      0                   67        4.650        0.000                       0                    20  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
HCLK   {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
HCLK                7.770        0.000                      0                   67        0.255        0.000                      0                   67        4.650        0.000                       0                    20  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  HCLK
  To Clock:  HCLK

Setup :            0  Failing Endpoints,  Worst Slack        7.770ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.255ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.650ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.770ns  (required time - arrival time)
  Source:                 U_AHB_TO_SSRAM/byte_sel_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RAM0/RAM_reg/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             HCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (HCLK rise@10.000ns - HCLK rise@0.000ns)
  Data Path Delay:        1.675ns  (logic 0.422ns (25.200%)  route 1.253ns (74.800%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.106ns = ( 11.106 - 10.000 ) 
    Source Clock Delay      (SCD):    1.288ns
    Clock Pessimism Removal (CPR):    0.036ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HCLK rise edge)       0.000     0.000 r  
    E3                                                0.000     0.000 r  HCLK (IN)
                         net (fo=0)                   0.000     0.000    HCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  HCLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     0.584    HCLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.120     0.704 r  HCLK_IBUF_BUFG_inst/O
                         net (fo=19, unplaced)        0.584     1.288    U_AHB_TO_SSRAM/HCLK_IBUF_BUFG
                         FDCE                                         r  U_AHB_TO_SSRAM/byte_sel_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.269     1.557 r  U_AHB_TO_SSRAM/byte_sel_r_reg[0]/Q
                         net (fo=2, unplaced)         0.669     2.226    U_AHB_TO_SSRAM/byte_sel_r[0]
                         LUT6 (Prop_lut6_I0_O)        0.153     2.379 r  U_AHB_TO_SSRAM/RAM_reg_i_1/O
                         net (fo=1, unplaced)         0.584     2.962    U_RAM0/ahb_sram_enb[0]
                         RAMB18E1                                     r  U_RAM0/RAM_reg/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock HCLK rise edge)      10.000    10.000 r  
    E3                                                0.000    10.000 r  HCLK (IN)
                         net (fo=0)                   0.000    10.000    HCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  HCLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.554    10.554    HCLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.113    10.667 r  HCLK_IBUF_BUFG_inst/O
                         net (fo=19, unplaced)        0.439    11.106    U_RAM0/HCLK_IBUF_BUFG
                         RAMB18E1                                     r  U_RAM0/RAM_reg/CLKARDCLK
                         clock pessimism              0.036    11.143    
                         clock uncertainty           -0.035    11.107    
                         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.375    10.732    U_RAM0/RAM_reg
  -------------------------------------------------------------------
                         required time                         10.732    
                         arrival time                          -2.962    
  -------------------------------------------------------------------
                         slack                                  7.770    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 U_AHB_TO_SSRAM/write_en_r_reg/C
                            (rising edge-triggered cell FDCE clocked by HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RAM0/RAM_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             HCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (HCLK rise@0.000ns - HCLK rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.164ns (28.140%)  route 0.419ns (71.860%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.548ns
    Source Clock Delay      (SCD):    0.386ns
    Clock Pessimism Removal (CPR):    0.017ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HCLK rise edge)       0.000     0.000 r  
    E3                                                0.000     0.000 r  HCLK (IN)
                         net (fo=0)                   0.000     0.000    HCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  HCLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.246     0.246    HCLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.272 r  HCLK_IBUF_BUFG_inst/O
                         net (fo=19, unplaced)        0.114     0.386    U_AHB_TO_SSRAM/HCLK_IBUF_BUFG
                         FDCE                                         r  U_AHB_TO_SSRAM/write_en_r_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.100     0.486 r  U_AHB_TO_SSRAM/write_en_r_reg/Q
                         net (fo=20, unplaced)        0.173     0.659    U_AHB_TO_SSRAM/write_en_r_reg_n_0
                         LUT3 (Prop_lut3_I1_O)        0.064     0.723 r  U_AHB_TO_SSRAM/RAM_reg_i_5/O
                         net (fo=4, unplaced)         0.246     0.969    U_RAM0/ADDRARDADDR[6]
                         RAMB18E1                                     r  U_RAM0/RAM_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock HCLK rise edge)       0.000     0.000 r  
    E3                                                0.000     0.000 r  HCLK (IN)
                         net (fo=0)                   0.000     0.000    HCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  HCLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     0.259    HCLK_IBUF
                         BUFG (Prop_bufg_I_O)         0.030     0.289 r  HCLK_IBUF_BUFG_inst/O
                         net (fo=19, unplaced)        0.259     0.548    U_RAM0/HCLK_IBUF_BUFG
                         RAMB18E1                                     r  U_RAM0/RAM_reg/CLKARDCLK
                         clock pessimism             -0.017     0.531    
                         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     0.714    U_RAM0/RAM_reg
  -------------------------------------------------------------------
                         required time                         -0.714    
                         arrival time                           0.969    
  -------------------------------------------------------------------
                         slack                                  0.255    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         HCLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { HCLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.183         10.000      7.817                U_RAM1/RAM_reg/CLKARDCLK
Low Pulse Width   Slow    FDCE/C              n/a            0.350         5.000       4.650                U_AHB_TO_SSRAM/byte_sel_r_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         5.000       4.650                U_AHB_TO_SSRAM/byte_sel_r_reg[2]/C



