
Cadence Innovus(TM) Implementation System.
Copyright 2017 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v17.13-s098_1, built Thu Feb 8 11:26:22 PST 2018
Options:	-stylus -abort_on_error -no_gui -files ./tcl/run_pr_auto.tcl -log innovus_mtm -overwrite 
Date:		Sun Sep  8 10:34:49 2019
Host:		cadence212 (x86_64 w/Linux 2.6.32-754.6.3.el6.x86_64) (16cores*64cpus*Intel(R) Xeon(R) Gold 6130 CPU @ 2.10GHz 22528KB)
OS:		CentOS release 6.10 (Final)

License:
		invs	Innovus Implementation System	17.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.

***************************************************************************************
INFO:    You have enabled the Common UI that has been internally qualified at Cadence but
         has only limited customer testing. You are encouraged to work with Cadence directly
         to qualify your usage and make sure it meets your needs before deploying it widely.
***************************************************************************************

Create and set the environment variable TMPDIR to /tmp/innovus_temp_169023_cadence212_moleszkowicz_bkSp3W.

Change the soft stacksize limit to 0.2%RAM (515 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

#@ Processing -files option
@innovus 1> source ./tcl/run_pr_auto.tcl
#@ Begin verbose source ./tcl/run_pr_auto.tcl
@file(run_pr_auto.tcl) 1: source tcl/01_initialize_design.tcl
#@ Begin verbose source tcl/01_initialize_design.tcl
@file(01_initialize_design.tcl) 6: source tcl/00_common_settings.tcl
#@ Begin verbose source tcl/00_common_settings.tcl
@file(00_common_settings.tcl) 8: set DESIGN mtm_Alu
@file(00_common_settings.tcl) 10: set_db design_process_node 180
Applying the recommended capacitance filtering threshold values for 180nm process node: total_c_th=5, relative_c_th=0.03 and coupling_c_th=3.
	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
	For postRoute extract_rc_effort_level low extraction, the coupling_c_th value will be used only when the extract_rc_cap_filter_mode parameter of the set_db command is set to relative_and_coupling or relative_or_coupling. Default value of extract_rc_cap_filter_mode parameter in postRoute extraction extract_rc_effort_level low is relative_only.
	The accuracy mode for postRoute extract_rc_effort_level low extraction will be set to 'standard'.
	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in postRoute extraction mode is 'low'.
Updating process node dependent CCOpt properties for the 180nm process node.
@file(00_common_settings.tcl) 11: set_db init_design_uniquify {1}
@file(00_common_settings.tcl) 12: set_db route_design_top_routing_layer 3
@file(00_common_settings.tcl) 14: set reportDir ./timingReports
@file(00_common_settings.tcl) 15: set resultDir ./RESULTS_PR
@file(00_common_settings.tcl) 18: foreach {dir} [list $resultDir $reportDir ] {
  if {[expr ! [file exists $dir]]} { file mkdir $dir }
}
#@ End verbose source tcl/00_common_settings.tcl
@file(01_initialize_design.tcl) 14: set_db init_power_nets  {vddd vddb}
@file(01_initialize_design.tcl) 15: set_db init_ground_nets {gndd gndb}
@file(01_initialize_design.tcl) 25: ln -s ../synth/RESULTS /home/student/moleszkowicz/PPCU_VLSI/PPCU_VLSI_2019_projekt_verilog/pr/RESULTS
@file(01_initialize_design.tcl) 28: source /home/student/moleszkowicz/PPCU_VLSI/PPCU_VLSI_2019_projekt_verilog/synth/RESULTS/${DESIGN}.invs_setup.tcl
#@ Begin verbose source /home/student/moleszkowicz/PPCU_VLSI/PPCU_VLSI_2019_projekt_verilog/synth/RESULTS/mtm_Alu.invs_setup.tcl
@file(mtm_Alu.invs_setup.tcl) 14: source /home/student/moleszkowicz/PPCU_VLSI/PPCU_VLSI_2019_projekt_verilog/synth/RESULTS/mtm_Alu.flowkit_settings.tcl
#@ Begin verbose source /home/student/moleszkowicz/PPCU_VLSI/PPCU_VLSI_2019_projekt_verilog/synth/RESULTS/mtm_Alu.flowkit_settings.tcl
@file(mtm_Alu.flowkit_settings.tcl) 16: if {[is_attribute flow_edit_wildcard_end_steps -obj_type root]} {set_db flow_edit_wildcard_end_steps {}}
@file(mtm_Alu.flowkit_settings.tcl) 17: if {[is_attribute flow_edit_wildcard_start_steps -obj_type root]} {set_db flow_edit_wildcard_start_steps {}}
@file(mtm_Alu.flowkit_settings.tcl) 18: if {[is_attribute flow_footer_tcl -obj_type root]} {set_db flow_footer_tcl {}}
@file(mtm_Alu.flowkit_settings.tcl) 19: if {[is_attribute flow_header_tcl -obj_type root]} {set_db flow_header_tcl {}}
@file(mtm_Alu.flowkit_settings.tcl) 20: if {[is_attribute flow_metadata -obj_type root]} {set_db flow_metadata {}}
@file(mtm_Alu.flowkit_settings.tcl) 21: if {[is_attribute flow_step_begin_tcl -obj_type root]} {set_db flow_step_begin_tcl {}}
@file(mtm_Alu.flowkit_settings.tcl) 22: if {[is_attribute flow_step_check_tcl -obj_type root]} {set_db flow_step_check_tcl {}}
@file(mtm_Alu.flowkit_settings.tcl) 23: if {[is_attribute flow_step_end_tcl -obj_type root]} {set_db flow_step_end_tcl {}}
@file(mtm_Alu.flowkit_settings.tcl) 24: if {[is_attribute flow_step_order -obj_type root]} {set_db flow_step_order {}}
@file(mtm_Alu.flowkit_settings.tcl) 25: if {[is_attribute flow_summary_tcl -obj_type root]} {set_db flow_summary_tcl {}}
@file(mtm_Alu.flowkit_settings.tcl) 26: if {[is_attribute flow_template_feature_definition -obj_type root]} {set_db flow_template_feature_definition {}}
@file(mtm_Alu.flowkit_settings.tcl) 27: if {[is_attribute flow_template_type -obj_type root]} {set_db flow_template_type {}}
@file(mtm_Alu.flowkit_settings.tcl) 28: if {[is_attribute flow_template_version -obj_type root]} {set_db flow_template_version {}}
@file(mtm_Alu.flowkit_settings.tcl) 29: if {[is_attribute flow_user_templates -obj_type root]} {set_db flow_user_templates {}}
@file(mtm_Alu.flowkit_settings.tcl) 35: if {[is_attribute flow_branch -obj_type root]} {set_db flow_branch {}}
@file(mtm_Alu.flowkit_settings.tcl) 36: if {[is_attribute flow_caller_data -obj_type root]} {set_db flow_caller_data {}}
@file(mtm_Alu.flowkit_settings.tcl) 37: if {[is_attribute flow_current -obj_type root]} {set_db flow_current {}}
@file(mtm_Alu.flowkit_settings.tcl) 38: if {[is_attribute flow_hier_path -obj_type root]} {set_db flow_hier_path {}}
@file(mtm_Alu.flowkit_settings.tcl) 39: if {[is_attribute flow_database_directory -obj_type root]} {set_db flow_database_directory dbs}
@file(mtm_Alu.flowkit_settings.tcl) 40: if {[is_attribute flow_exit_when_done -obj_type root]} {set_db flow_exit_when_done false}
@file(mtm_Alu.flowkit_settings.tcl) 41: if {[is_attribute flow_history -obj_type root]} {set_db flow_history {}}
@file(mtm_Alu.flowkit_settings.tcl) 42: if {[is_attribute flow_log_directory -obj_type root]} {set_db flow_log_directory logs}
@file(mtm_Alu.flowkit_settings.tcl) 43: if {[is_attribute flow_mail_on_error -obj_type root]} {set_db flow_mail_on_error false}
@file(mtm_Alu.flowkit_settings.tcl) 44: if {[is_attribute flow_mail_to -obj_type root]} {set_db flow_mail_to {}}
@file(mtm_Alu.flowkit_settings.tcl) 45: if {[is_attribute flow_metrics_file -obj_type root]} {set_db flow_metrics_file {}}
@file(mtm_Alu.flowkit_settings.tcl) 46: if {[is_attribute flow_metrics_snapshot_parent_uuid -obj_type root]} {set_db flow_metrics_snapshot_parent_uuid {}}
@file(mtm_Alu.flowkit_settings.tcl) 47: if {[is_attribute flow_metrics_snapshot_uuid -obj_type root]} {set_db flow_metrics_snapshot_uuid 0a77016c}
@file(mtm_Alu.flowkit_settings.tcl) 48: if {[is_attribute flow_overwrite_database -obj_type root]} {set_db flow_overwrite_database false}
@file(mtm_Alu.flowkit_settings.tcl) 49: if {[is_attribute flow_report_directory -obj_type root]} {set_db flow_report_directory reports}
@file(mtm_Alu.flowkit_settings.tcl) 50: if {[is_attribute flow_run_tag -obj_type root]} {set_db flow_run_tag {}}
@file(mtm_Alu.flowkit_settings.tcl) 51: if {[is_attribute flow_schedule -obj_type root]} {set_db flow_schedule {}}
@file(mtm_Alu.flowkit_settings.tcl) 52: if {[is_attribute flow_script -obj_type root]} {set_db flow_script {}}
@file(mtm_Alu.flowkit_settings.tcl) 53: if {[is_attribute flow_starting_db -obj_type root]} {set_db flow_starting_db {}}
@file(mtm_Alu.flowkit_settings.tcl) 54: if {[is_attribute flow_status_file -obj_type root]} {set_db flow_status_file {}}
@file(mtm_Alu.flowkit_settings.tcl) 55: if {[is_attribute flow_step_canonical_current -obj_type root]} {set_db flow_step_canonical_current {}}
@file(mtm_Alu.flowkit_settings.tcl) 56: if {[is_attribute flow_step_current -obj_type root]} {set_db flow_step_current {}}
@file(mtm_Alu.flowkit_settings.tcl) 57: if {[is_attribute flow_step_last -obj_type root]} {set_db flow_step_last {}}
@file(mtm_Alu.flowkit_settings.tcl) 58: if {[is_attribute flow_step_last_msg -obj_type root]} {set_db flow_step_last_msg {}}
@file(mtm_Alu.flowkit_settings.tcl) 59: if {[is_attribute flow_step_last_status -obj_type root]} {set_db flow_step_last_status not_run}
@file(mtm_Alu.flowkit_settings.tcl) 60: if {[is_attribute flow_step_next -obj_type root]} {set_db flow_step_next {}}
@file(mtm_Alu.flowkit_settings.tcl) 61: if {[is_attribute flow_working_directory -obj_type root]} {set_db flow_working_directory .}
#@ End verbose source /home/student/moleszkowicz/PPCU_VLSI/PPCU_VLSI_2019_projekt_verilog/synth/RESULTS/mtm_Alu.flowkit_settings.tcl
@file(mtm_Alu.invs_setup.tcl) 16: source /home/student/moleszkowicz/PPCU_VLSI/PPCU_VLSI_2019_projekt_verilog/synth/RESULTS/mtm_Alu.invs_init.tcl
#@ Begin verbose source /home/student/moleszkowicz/PPCU_VLSI/PPCU_VLSI_2019_projekt_verilog/synth/RESULTS/mtm_Alu.invs_init.tcl
@file(mtm_Alu.invs_init.tcl) 9: read_mmmc /home/student/moleszkowicz/PPCU_VLSI/PPCU_VLSI_2019_projekt_verilog/synth/RESULTS/mtm_Alu.mmmc.tcl
#@ Begin verbose source /home/student/moleszkowicz/PPCU_VLSI/PPCU_VLSI_2019_projekt_verilog/synth/RESULTS/mtm_Alu.mmmc.tcl
@file(mtm_Alu.mmmc.tcl) 8: create_library_set -name WC_libs \
    -timing { /cad/dk/umc180/SUS/SUSLIB_UCL_ss.lib }
@file(mtm_Alu.mmmc.tcl) 10: create_library_set -name BC_libs \
    -timing { /cad/dk/umc180/SUS/SUSLIB_UCL_ff.lib }
@file(mtm_Alu.mmmc.tcl) 14: create_opcond -name op_cond_slow -process 1.0 -voltage 1.7 -temperature 80.0
@file(mtm_Alu.mmmc.tcl) 15: create_opcond -name op_cond_fast -process 1.0 -voltage 1.9 -temperature 0.0
@file(mtm_Alu.mmmc.tcl) 18: create_timing_condition -name WC_tc \
    -opcond op_cond_slow \
    -library_sets { WC_libs }
@file(mtm_Alu.mmmc.tcl) 21: create_timing_condition -name BC_tc \
    -opcond op_cond_fast \
    -library_sets { BC_libs }
@file(mtm_Alu.mmmc.tcl) 26: create_rc_corner -name WC_rc \
    -temperature 80.0 \
    -qrc_tech /cad/dk/umc180oa/Rulefiles/QRC/G-DF-MIXED_MODE_RFCMOS18-1.8V_3.3V-1P6M-MMC/qrcTechFile \
    -pre_route_res 1.0 \
    -pre_route_cap 1.0 \
    -pre_route_clock_res 0.0 \
    -pre_route_clock_cap 0.0 \
    -post_route_res {1.0 1.0 1.0} \
    -post_route_cap {1.0 1.0 1.0} \
    -post_route_cross_cap {1.0 1.0 1.0} \
    -post_route_clock_res {1.0 1.0 1.0} \
    -post_route_clock_cap {1.0 1.0 1.0}
@file(mtm_Alu.mmmc.tcl) 38: create_rc_corner -name BC_rc \
    -temperature 0.0 \
    -qrc_tech /cad/dk/umc180oa/Rulefiles/QRC/G-DF-MIXED_MODE_RFCMOS18-1.8V_3.3V-1P6M-MMC/qrcTechFile \
    -pre_route_res 1.0 \
    -pre_route_cap 1.0 \
    -pre_route_clock_res 0.0 \
    -pre_route_clock_cap 0.0 \
    -post_route_res {1.0 1.0 1.0} \
    -post_route_cap {1.0 1.0 1.0} \
    -post_route_cross_cap {1.0 1.0 1.0} \
    -post_route_clock_res {1.0 1.0 1.0} \
    -post_route_clock_cap {1.0 1.0 1.0}
@file(mtm_Alu.mmmc.tcl) 52: create_delay_corner -name WC_dc \
    -early_timing_condition { WC_tc } \
    -late_timing_condition { WC_tc } \
    -early_rc_corner WC_rc \
    -late_rc_corner WC_rc
@file(mtm_Alu.mmmc.tcl) 57: create_delay_corner -name BC_dc \
    -early_timing_condition { BC_tc } \
    -late_timing_condition { BC_tc } \
    -early_rc_corner BC_rc \
    -late_rc_corner BC_rc
@file(mtm_Alu.mmmc.tcl) 64: create_constraint_mode -name standard_cm \
    -sdc_files { /home/student/moleszkowicz/PPCU_VLSI/PPCU_VLSI_2019_projekt_verilog/synth/RESULTS//mtm_Alu.standard_cm.sdc }
@file(mtm_Alu.mmmc.tcl) 68: create_analysis_view -name WC_av \
    -constraint_mode standard_cm \
    -delay_corner WC_dc
@file(mtm_Alu.mmmc.tcl) 71: create_analysis_view -name BC_av \
    -constraint_mode standard_cm \
    -delay_corner BC_dc
@file(mtm_Alu.mmmc.tcl) 76: set_analysis_view -setup { WC_av } \
                  -hold { BC_av }
#@ End verbose source /home/student/moleszkowicz/PPCU_VLSI/PPCU_VLSI_2019_projekt_verilog/synth/RESULTS/mtm_Alu.mmmc.tcl
Reading WC_libs timing library '/cad/dk/umc180/SUS/SUSLIB_UCL_ss.lib' ...
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'AUS' of cell 'UCL_AND2' is not defined in the library. (File /cad/dk/umc180/SUS/SUSLIB_UCL_ss.lib)
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'EIN0' of cell 'UCL_AND2' is not defined in the library. (File /cad/dk/umc180/SUS/SUSLIB_UCL_ss.lib)
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'EIN1' of cell 'UCL_AND2' is not defined in the library. (File /cad/dk/umc180/SUS/SUSLIB_UCL_ss.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'AUS' of cell 'UCL_AOI21' is not defined in the library. (File /cad/dk/umc180/SUS/SUSLIB_UCL_ss.lib)
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'EIN0' of cell 'UCL_AOI21' is not defined in the library. (File /cad/dk/umc180/SUS/SUSLIB_UCL_ss.lib)
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'EIN1' of cell 'UCL_AOI21' is not defined in the library. (File /cad/dk/umc180/SUS/SUSLIB_UCL_ss.lib)
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'EIN2' of cell 'UCL_AOI21' is not defined in the library. (File /cad/dk/umc180/SUS/SUSLIB_UCL_ss.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'AUS' of cell 'UCL_AOI22' is not defined in the library. (File /cad/dk/umc180/SUS/SUSLIB_UCL_ss.lib)
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'EIN0' of cell 'UCL_AOI22' is not defined in the library. (File /cad/dk/umc180/SUS/SUSLIB_UCL_ss.lib)
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'EIN1' of cell 'UCL_AOI22' is not defined in the library. (File /cad/dk/umc180/SUS/SUSLIB_UCL_ss.lib)
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'EIN2' of cell 'UCL_AOI22' is not defined in the library. (File /cad/dk/umc180/SUS/SUSLIB_UCL_ss.lib)
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'EIN3' of cell 'UCL_AOI22' is not defined in the library. (File /cad/dk/umc180/SUS/SUSLIB_UCL_ss.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'AUS' of cell 'UCL_AOI22_2' is not defined in the library. (File /cad/dk/umc180/SUS/SUSLIB_UCL_ss.lib)
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'EIN0' of cell 'UCL_AOI22_2' is not defined in the library. (File /cad/dk/umc180/SUS/SUSLIB_UCL_ss.lib)
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'EIN1' of cell 'UCL_AOI22_2' is not defined in the library. (File /cad/dk/umc180/SUS/SUSLIB_UCL_ss.lib)
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'EIN2' of cell 'UCL_AOI22_2' is not defined in the library. (File /cad/dk/umc180/SUS/SUSLIB_UCL_ss.lib)
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'EIN3' of cell 'UCL_AOI22_2' is not defined in the library. (File /cad/dk/umc180/SUS/SUSLIB_UCL_ss.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'AUS' of cell 'UCL_AON2B' is not defined in the library. (File /cad/dk/umc180/SUS/SUSLIB_UCL_ss.lib)
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'EIN0' of cell 'UCL_AON2B' is not defined in the library. (File /cad/dk/umc180/SUS/SUSLIB_UCL_ss.lib)
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'EIN1' of cell 'UCL_AON2B' is not defined in the library. (File /cad/dk/umc180/SUS/SUSLIB_UCL_ss.lib)
Message <TECHLIB-436> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
**WARN: (TECHLIB-302):	No function defined for cell 'UCL_FILL'. The cell will only be used for analysis. (File /cad/dk/umc180/SUS/SUSLIB_UCL_ss.lib)
Read 49 cells in library 'SUSLIB_UCL_SS' 
Reading BC_libs timing library '/cad/dk/umc180/SUS/SUSLIB_UCL_ff.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'UCL_FILL'. The cell will only be used for analysis. (File /cad/dk/umc180/SUS/SUSLIB_UCL_ff.lib)
Read 49 cells in library 'SUSLIB_UCL_FF' 
@file(mtm_Alu.invs_init.tcl) 11: read_physical -lef {/cad/dk/umc180/SUS/SUSLIB_UCL_tech.lef /cad/dk/umc180/SUS/SUSLIB_UCL.lef}

Loading LEF file /cad/dk/umc180/SUS/SUSLIB_UCL_tech.lef ...
WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /cad/dk/umc180/SUS/SUSLIB_UCL_tech.lef at line 3.
WARNING (LEFPARS-2008): NOWIREEXTENSIONATPIN statement is obsolete in version 5.6 or later.
The NOWIREEXTENSIONATPIN statement will be ignored. See file /cad/dk/umc180/SUS/SUSLIB_UCL_tech.lef at line 6.
**WARN: (IMPLF-117):	Layer ME6 wireExtension is less than 1/2 layerWidth, 1/2 layerWidth is used.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /cad/dk/umc180/SUS/SUSLIB_UCL_tech.lef at line 397.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /cad/dk/umc180/SUS/SUSLIB_UCL_tech.lef at line 406.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /cad/dk/umc180/SUS/SUSLIB_UCL_tech.lef at line 415.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /cad/dk/umc180/SUS/SUSLIB_UCL_tech.lef at line 424.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /cad/dk/umc180/SUS/SUSLIB_UCL_tech.lef at line 433.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /cad/dk/umc180/SUS/SUSLIB_UCL_tech.lef at line 442.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /cad/dk/umc180/SUS/SUSLIB_UCL_tech.lef at line 451.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /cad/dk/umc180/SUS/SUSLIB_UCL_tech.lef at line 460.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /cad/dk/umc180/SUS/SUSLIB_UCL_tech.lef at line 469.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /cad/dk/umc180/SUS/SUSLIB_UCL_tech.lef at line 478.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /cad/dk/umc180/SUS/SUSLIB_UCL_tech.lef at line 487.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /cad/dk/umc180/SUS/SUSLIB_UCL_tech.lef at line 496.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /cad/dk/umc180/SUS/SUSLIB_UCL_tech.lef at line 587.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /cad/dk/umc180/SUS/SUSLIB_UCL_tech.lef at line 596.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /cad/dk/umc180/SUS/SUSLIB_UCL_tech.lef at line 685.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /cad/dk/umc180/SUS/SUSLIB_UCL_tech.lef at line 694.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /cad/dk/umc180/SUS/SUSLIB_UCL_tech.lef at line 783.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /cad/dk/umc180/SUS/SUSLIB_UCL_tech.lef at line 792.

Loading LEF file /cad/dk/umc180/SUS/SUSLIB_UCL.lef ...
**WARN: (IMPLF-108):	There is no overlap layer defined in any LEF file
so you are unable to create rectilinear partition in a hierarchical flow.
Set DBUPerIGU to M2 pitch 640.
**WARN: (IMPLF-200):	Pin 'A' in macro 'UCL_ANT' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.

viaInitial starts at Sun Sep  8 10:35:00 2019
viaInitial ends at Sun Sep  8 10:35:00 2019
@file(mtm_Alu.invs_init.tcl) 13: read_netlist /home/student/moleszkowicz/PPCU_VLSI/PPCU_VLSI_2019_projekt_verilog/synth/RESULTS/mtm_Alu.v
#% Begin Load netlist data ... (date=09/08 10:35:00, mem=503.2M)
*** Begin netlist parsing (mem=531.7M) ***
**WARN: (IMPVL-159):	Pin 'gndb' of cell 'UCL_LAT' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'gndd' of cell 'UCL_LAT' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'vddb' of cell 'UCL_LAT' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'vddd' of cell 'UCL_LAT' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'vddb' of cell 'UCL_TIELOW' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'vddd' of cell 'UCL_TIELOW' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'gndb' of cell 'UCL_TIELOW' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'gndd' of cell 'UCL_TIELOW' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'vddb' of cell 'UCL_TIEHI' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'vddd' of cell 'UCL_TIEHI' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'gndb' of cell 'UCL_TIEHI' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'gndd' of cell 'UCL_TIEHI' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'vddb' of cell 'UCL_FILL' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'vddd' of cell 'UCL_FILL' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'gndb' of cell 'UCL_FILL' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'gndd' of cell 'UCL_FILL' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'vddb' of cell 'UCL_CAP9' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'vddd' of cell 'UCL_CAP9' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'gndb' of cell 'UCL_CAP9' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'gndd' of cell 'UCL_CAP9' is defined in LEF but not in the timing library.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Created 49 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '/home/student/moleszkowicz/PPCU_VLSI/PPCU_VLSI_2019_projekt_verilog/synth/RESULTS/mtm_Alu.v'

*** Memory Usage v#1 (Current mem = 531.695M, initial mem = 242.367M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=531.7M) ***
#% End Load netlist data ... (date=09/08 10:35:00, total cpu=0:00:00.0, real=0:00:00.0, peak res=503.2M, current mem=424.4M)
Top level cell is mtm_Alu.
Hooked 98 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell mtm_Alu ...
*** Netlist is unique.
Set DBUPerIGU to techSite CoreSite width 720.
** info: there are 116 modules.
** info: there are 1882 stdCell insts.

*** Memory Usage v#1 (Current mem = 567.367M, initial mem = 242.367M) ***
@file(mtm_Alu.invs_init.tcl) 15: init_design
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
Adjust ME6 preferred direction offset from 0.46 to 0.
Generated pitch 1.92 in ME6 is different from 2.2 defined in technology file in preferred direction.
Generated pitch 0.64 in ME5 is different from 0.56 defined in technology file in preferred direction.
Generated pitch 0.64 in ME3 is different from 0.56 defined in technology file in preferred direction.
BC_av WC_av
BC_av WC_av
*Info: initialize multi-corner CTS.
Reading timing constraints file '/home/student/moleszkowicz/PPCU_VLSI/PPCU_VLSI_2019_projekt_verilog/synth/RESULTS//mtm_Alu.standard_cm.sdc' ...
Current (total cpu=0:00:10.9, real=0:00:11.0, peak res=575.3M, current mem=575.3M)
**WARN: (TCLCMD-1457):	Skipped unsupported command: set_units (File /home/student/moleszkowicz/PPCU_VLSI/PPCU_VLSI_2019_projekt_verilog/synth/RESULTS//mtm_Alu.standard_cm.sdc, Line 9).

**WARN: (TCLCMD-1457):	Skipped unsupported command: set_units (File /home/student/moleszkowicz/PPCU_VLSI/PPCU_VLSI_2019_projekt_verilog/synth/RESULTS//mtm_Alu.standard_cm.sdc, Line 10).

mtm_Alu
mtm_Alu
INFO (CTE): Reading of timing constraints file /home/student/moleszkowicz/PPCU_VLSI/PPCU_VLSI_2019_projekt_verilog/synth/RESULTS//mtm_Alu.standard_cm.sdc completed, with 2 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=575.3M, current mem=571.6M)
Current (total cpu=0:00:11.0, real=0:00:11.0, peak res=575.3M, current mem=571.6M)
Total number of combinational cells: 41
Total number of sequential cells: 7
Total number of tristate cells: 1
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: UCL_BUF UCL_BUF4 UCL_BUF8_2
Total number of usable buffers: 3
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: UCL_INV UCL_INV2 UCL_INV4
Total number of usable inverters: 3
List of unusable inverters: UCL_INV_LP2 UCL_INV_LP
Total number of unusable inverters: 2
List of identified usable delay cells: UCL_BUF8
Total number of identified usable delay cells: 1
List of identified unusable delay cells: UCL_BUF16
Total number of identified unusable delay cells: 1
BC_av WC_av
BC_av WC_av
BC_av WC_av
Extraction setup Started 
Initializing multi-corner RC extraction with 2 active RC Corners ...
Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For postRoute extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
Importing multi-corner technology file(s) for preRoute extraction...
/cad/dk/umc180oa/Rulefiles/QRC/G-DF-MIXED_MODE_RFCMOS18-1.8V_3.3V-1P6M-MMC/qrcTechFile
Completed (cpu: 0:00:01.9 real: 0:00:02.0)
Set Shrink Factor to 1.00000
Summary of Active RC-Corners : 
 
 Analysis View: WC_av
    RC-Corner Name        : WC_rc
    RC-Corner Index       : 0
    RC-Corner Temperature : 80 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
    RC-Corner Technology file: '/cad/dk/umc180oa/Rulefiles/QRC/G-DF-MIXED_MODE_RFCMOS18-1.8V_3.3V-1P6M-MMC/qrcTechFile'
 
 Analysis View: BC_av
    RC-Corner Name        : BC_rc
    RC-Corner Index       : 1
    RC-Corner Temperature : 0 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
    RC-Corner Technology file: '/cad/dk/umc180oa/Rulefiles/QRC/G-DF-MIXED_MODE_RFCMOS18-1.8V_3.3V-1P6M-MMC/qrcTechFile'
Default value for postRoute extraction mode's extract_rc_effort_level (extract_rc_effort_level option of set_db) changed to 'medium'.
#@ End verbose source /home/student/moleszkowicz/PPCU_VLSI/PPCU_VLSI_2019_projekt_verilog/synth/RESULTS/mtm_Alu.invs_init.tcl
@file(mtm_Alu.invs_setup.tcl) 20: read_metric -id current /home/student/moleszkowicz/PPCU_VLSI/PPCU_VLSI_2019_projekt_verilog/synth/RESULTS/mtm_Alu.metrics.json 
@file(mtm_Alu.invs_setup.tcl) 26: source /home/student/moleszkowicz/PPCU_VLSI/PPCU_VLSI_2019_projekt_verilog/synth/RESULTS/mtm_Alu.mode
#@ Begin verbose source /home/student/moleszkowicz/PPCU_VLSI/PPCU_VLSI_2019_projekt_verilog/synth/RESULTS/mtm_Alu.mode
@file(mtm_Alu.mode) 12: set_db timing_apply_default_primary_input_assertion false
@file(mtm_Alu.mode) 13: set_db timing_clock_phase_propagation both
@file(mtm_Alu.mode) 14: set_db timing_analysis_async_checks no_async
@file(mtm_Alu.mode) 15: set_db extract_rc_layer_independent 1
@file(mtm_Alu.mode) 16: set_db design_process_node 180
Applying the recommended capacitance filtering threshold values for 180nm process node: total_c_th=5, relative_c_th=0.03 and coupling_c_th=3.
	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
	For postRoute extract_rc_effort_level low extraction, the coupling_c_th value will be used only when the extract_rc_cap_filter_mode parameter of the set_db command is set to relative_and_coupling or relative_or_coupling. Default value of extract_rc_cap_filter_mode parameter in postRoute extraction extract_rc_effort_level low is relative_only.
	The accuracy mode for postRoute extract_rc_effort_level low extraction will be set to 'standard'.
	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in postRoute extraction mode is 'low'.
Updating process node dependent CCOpt properties for the 180nm process node.
@file(mtm_Alu.mode) 17: set_db place_global_reorder_scan false
@file(mtm_Alu.mode) 18: set_db extract_rc_engine pre_route
#@ End verbose source /home/student/moleszkowicz/PPCU_VLSI/PPCU_VLSI_2019_projekt_verilog/synth/RESULTS/mtm_Alu.mode
@file(mtm_Alu.invs_setup.tcl) 30: if {[is_attribute -obj_type port original_name] && [is_attribute -obj_type pin original_name] && [is_attribute -obj_type pin is_phase_inverted]} {
  source /home/student/moleszkowicz/PPCU_VLSI/PPCU_VLSI_2019_projekt_verilog/synth/RESULTS/mtm_Alu.wnm_attrs.tcl
}
#@ Begin verbose source /home/student/moleszkowicz/PPCU_VLSI/PPCU_VLSI_2019_projekt_verilog/synth/RESULTS/mtm_Alu.wnm_attrs.tcl
@file(mtm_Alu.wnm_attrs.tcl) 1: set_db port:mtm_Alu/clk .original_name {clk}
@file(mtm_Alu.wnm_attrs.tcl) 2: set_db port:mtm_Alu/rst_n .original_name {rst_n}
@file(mtm_Alu.wnm_attrs.tcl) 3: set_db port:mtm_Alu/sin .original_name {sin}
@file(mtm_Alu.wnm_attrs.tcl) 4: set_db port:mtm_Alu/sout .original_name {sout}
@file(mtm_Alu.wnm_attrs.tcl) 8: set_db {pin:mtm_Alu/u_mtm_Alu_core/CTL_out_reg[0]/NQ} .original_name {u_mtm_Alu_core/CTL_out[0]/q}
@file(mtm_Alu.wnm_attrs.tcl) 9: set_db {pin:mtm_Alu/u_mtm_Alu_core/CTL_out_reg[0]/Q} .original_name {u_mtm_Alu_core/CTL_out[0]/q}
@file(mtm_Alu.wnm_attrs.tcl) 10: set_db {pin:mtm_Alu/u_mtm_Alu_core/CTL_out_reg[1]/NQ} .original_name {u_mtm_Alu_core/CTL_out[1]/q}
@file(mtm_Alu.wnm_attrs.tcl) 11: set_db {pin:mtm_Alu/u_mtm_Alu_core/CTL_out_reg[1]/Q} .original_name {u_mtm_Alu_core/CTL_out[1]/q}
@file(mtm_Alu.wnm_attrs.tcl) 12: set_db {pin:mtm_Alu/u_mtm_Alu_core/CTL_out_reg[2]/NQ} .original_name {u_mtm_Alu_core/CTL_out[2]/q}
@file(mtm_Alu.wnm_attrs.tcl) 13: set_db {pin:mtm_Alu/u_mtm_Alu_core/CTL_out_reg[2]/Q} .original_name {u_mtm_Alu_core/CTL_out[2]/q}
@file(mtm_Alu.wnm_attrs.tcl) 14: set_db {pin:mtm_Alu/u_mtm_Alu_core/CTL_out_reg[3]/NQ} .original_name {u_mtm_Alu_core/CTL_out[3]/q}
@file(mtm_Alu.wnm_attrs.tcl) 15: set_db {pin:mtm_Alu/u_mtm_Alu_core/CTL_out_reg[3]/Q} .original_name {u_mtm_Alu_core/CTL_out[3]/q}
@file(mtm_Alu.wnm_attrs.tcl) 16: set_db {pin:mtm_Alu/u_mtm_Alu_core/CTL_out_reg[4]/NQ} .original_name {u_mtm_Alu_core/CTL_out[4]/q}
@file(mtm_Alu.wnm_attrs.tcl) 17: set_db {pin:mtm_Alu/u_mtm_Alu_core/CTL_out_reg[4]/Q} .original_name {u_mtm_Alu_core/CTL_out[4]/q}
@file(mtm_Alu.wnm_attrs.tcl) 18: set_db {pin:mtm_Alu/u_mtm_Alu_core/CTL_out_reg[5]/NQ} .original_name {u_mtm_Alu_core/CTL_out[5]/q}
@file(mtm_Alu.wnm_attrs.tcl) 19: set_db {pin:mtm_Alu/u_mtm_Alu_core/CTL_out_reg[5]/Q} .original_name {u_mtm_Alu_core/CTL_out[5]/q}
@file(mtm_Alu.wnm_attrs.tcl) 20: set_db {pin:mtm_Alu/u_mtm_Alu_core/CTL_out_reg[6]/NQ} .original_name {u_mtm_Alu_core/CTL_out[6]/q}
@file(mtm_Alu.wnm_attrs.tcl) 21: set_db {pin:mtm_Alu/u_mtm_Alu_core/CTL_out_reg[6]/Q} .original_name {u_mtm_Alu_core/CTL_out[6]/q}
@file(mtm_Alu.wnm_attrs.tcl) 22: set_db {pin:mtm_Alu/u_mtm_Alu_core/CTL_out_reg[7]/NQ} .original_name {u_mtm_Alu_core/CTL_out[7]/q}
@file(mtm_Alu.wnm_attrs.tcl) 23: set_db {pin:mtm_Alu/u_mtm_Alu_core/CTL_out_reg[7]/Q} .original_name {u_mtm_Alu_core/CTL_out[7]/q}
@file(mtm_Alu.wnm_attrs.tcl) 24: set_db {pin:mtm_Alu/u_mtm_Alu_core/C_reg[0]/NQ} .original_name {u_mtm_Alu_core/C[0]/q}
@file(mtm_Alu.wnm_attrs.tcl) 25: set_db {pin:mtm_Alu/u_mtm_Alu_core/C_reg[0]/Q} .original_name {u_mtm_Alu_core/C[0]/q}
@file(mtm_Alu.wnm_attrs.tcl) 26: set_db {pin:mtm_Alu/u_mtm_Alu_core/C_reg[1]/NQ} .original_name {u_mtm_Alu_core/C[1]/q}
@file(mtm_Alu.wnm_attrs.tcl) 27: set_db {pin:mtm_Alu/u_mtm_Alu_core/C_reg[1]/Q} .original_name {u_mtm_Alu_core/C[1]/q}
@file(mtm_Alu.wnm_attrs.tcl) 28: set_db {pin:mtm_Alu/u_mtm_Alu_core/C_reg[2]/NQ} .original_name {u_mtm_Alu_core/C[2]/q}
@file(mtm_Alu.wnm_attrs.tcl) 29: set_db {pin:mtm_Alu/u_mtm_Alu_core/C_reg[2]/Q} .original_name {u_mtm_Alu_core/C[2]/q}
@file(mtm_Alu.wnm_attrs.tcl) 30: set_db {pin:mtm_Alu/u_mtm_Alu_core/C_reg[3]/NQ} .original_name {u_mtm_Alu_core/C[3]/q}
@file(mtm_Alu.wnm_attrs.tcl) 31: set_db {pin:mtm_Alu/u_mtm_Alu_core/C_reg[3]/Q} .original_name {u_mtm_Alu_core/C[3]/q}
@file(mtm_Alu.wnm_attrs.tcl) 32: set_db {pin:mtm_Alu/u_mtm_Alu_core/C_reg[4]/NQ} .original_name {u_mtm_Alu_core/C[4]/q}
@file(mtm_Alu.wnm_attrs.tcl) 33: set_db {pin:mtm_Alu/u_mtm_Alu_core/C_reg[4]/Q} .original_name {u_mtm_Alu_core/C[4]/q}
@file(mtm_Alu.wnm_attrs.tcl) 34: set_db {pin:mtm_Alu/u_mtm_Alu_core/C_reg[5]/NQ} .original_name {u_mtm_Alu_core/C[5]/q}
@file(mtm_Alu.wnm_attrs.tcl) 35: set_db {pin:mtm_Alu/u_mtm_Alu_core/C_reg[5]/Q} .original_name {u_mtm_Alu_core/C[5]/q}
@file(mtm_Alu.wnm_attrs.tcl) 36: set_db {pin:mtm_Alu/u_mtm_Alu_core/C_reg[6]/NQ} .original_name {u_mtm_Alu_core/C[6]/q}
@file(mtm_Alu.wnm_attrs.tcl) 37: set_db {pin:mtm_Alu/u_mtm_Alu_core/C_reg[6]/Q} .original_name {u_mtm_Alu_core/C[6]/q}
@file(mtm_Alu.wnm_attrs.tcl) 38: set_db {pin:mtm_Alu/u_mtm_Alu_core/C_reg[7]/NQ} .original_name {u_mtm_Alu_core/C[7]/q}
@file(mtm_Alu.wnm_attrs.tcl) 39: set_db {pin:mtm_Alu/u_mtm_Alu_core/C_reg[7]/Q} .original_name {u_mtm_Alu_core/C[7]/q}
@file(mtm_Alu.wnm_attrs.tcl) 40: set_db {pin:mtm_Alu/u_mtm_Alu_core/C_reg[8]/NQ} .original_name {u_mtm_Alu_core/C[8]/q}
@file(mtm_Alu.wnm_attrs.tcl) 41: set_db {pin:mtm_Alu/u_mtm_Alu_core/C_reg[8]/Q} .original_name {u_mtm_Alu_core/C[8]/q}
@file(mtm_Alu.wnm_attrs.tcl) 42: set_db {pin:mtm_Alu/u_mtm_Alu_core/C_reg[9]/NQ} .original_name {u_mtm_Alu_core/C[9]/q}
@file(mtm_Alu.wnm_attrs.tcl) 43: set_db {pin:mtm_Alu/u_mtm_Alu_core/C_reg[9]/Q} .original_name {u_mtm_Alu_core/C[9]/q}
@file(mtm_Alu.wnm_attrs.tcl) 44: set_db {pin:mtm_Alu/u_mtm_Alu_core/C_reg[10]/NQ} .original_name {u_mtm_Alu_core/C[10]/q}
@file(mtm_Alu.wnm_attrs.tcl) 45: set_db {pin:mtm_Alu/u_mtm_Alu_core/C_reg[10]/Q} .original_name {u_mtm_Alu_core/C[10]/q}
@file(mtm_Alu.wnm_attrs.tcl) 46: set_db {pin:mtm_Alu/u_mtm_Alu_core/C_reg[11]/NQ} .original_name {u_mtm_Alu_core/C[11]/q}
@file(mtm_Alu.wnm_attrs.tcl) 47: set_db {pin:mtm_Alu/u_mtm_Alu_core/C_reg[11]/Q} .original_name {u_mtm_Alu_core/C[11]/q}
@file(mtm_Alu.wnm_attrs.tcl) 48: set_db {pin:mtm_Alu/u_mtm_Alu_core/C_reg[12]/NQ} .original_name {u_mtm_Alu_core/C[12]/q}
@file(mtm_Alu.wnm_attrs.tcl) 49: set_db {pin:mtm_Alu/u_mtm_Alu_core/C_reg[12]/Q} .original_name {u_mtm_Alu_core/C[12]/q}
@file(mtm_Alu.wnm_attrs.tcl) 50: set_db {pin:mtm_Alu/u_mtm_Alu_core/C_reg[13]/NQ} .original_name {u_mtm_Alu_core/C[13]/q}
@file(mtm_Alu.wnm_attrs.tcl) 51: set_db {pin:mtm_Alu/u_mtm_Alu_core/C_reg[13]/Q} .original_name {u_mtm_Alu_core/C[13]/q}
@file(mtm_Alu.wnm_attrs.tcl) 52: set_db {pin:mtm_Alu/u_mtm_Alu_core/C_reg[14]/NQ} .original_name {u_mtm_Alu_core/C[14]/q}
@file(mtm_Alu.wnm_attrs.tcl) 53: set_db {pin:mtm_Alu/u_mtm_Alu_core/C_reg[14]/Q} .original_name {u_mtm_Alu_core/C[14]/q}
@file(mtm_Alu.wnm_attrs.tcl) 54: set_db {pin:mtm_Alu/u_mtm_Alu_core/C_reg[15]/NQ} .original_name {u_mtm_Alu_core/C[15]/q}
@file(mtm_Alu.wnm_attrs.tcl) 55: set_db {pin:mtm_Alu/u_mtm_Alu_core/C_reg[15]/Q} .original_name {u_mtm_Alu_core/C[15]/q}
@file(mtm_Alu.wnm_attrs.tcl) 56: set_db {pin:mtm_Alu/u_mtm_Alu_core/C_reg[16]/NQ} .original_name {u_mtm_Alu_core/C[16]/q}
@file(mtm_Alu.wnm_attrs.tcl) 57: set_db {pin:mtm_Alu/u_mtm_Alu_core/C_reg[16]/Q} .original_name {u_mtm_Alu_core/C[16]/q}
@file(mtm_Alu.wnm_attrs.tcl) 58: set_db {pin:mtm_Alu/u_mtm_Alu_core/C_reg[17]/NQ} .original_name {u_mtm_Alu_core/C[17]/q}
@file(mtm_Alu.wnm_attrs.tcl) 59: set_db {pin:mtm_Alu/u_mtm_Alu_core/C_reg[17]/Q} .original_name {u_mtm_Alu_core/C[17]/q}
@file(mtm_Alu.wnm_attrs.tcl) 60: set_db {pin:mtm_Alu/u_mtm_Alu_core/C_reg[18]/NQ} .original_name {u_mtm_Alu_core/C[18]/q}
@file(mtm_Alu.wnm_attrs.tcl) 61: set_db {pin:mtm_Alu/u_mtm_Alu_core/C_reg[18]/Q} .original_name {u_mtm_Alu_core/C[18]/q}
@file(mtm_Alu.wnm_attrs.tcl) 62: set_db {pin:mtm_Alu/u_mtm_Alu_core/C_reg[19]/NQ} .original_name {u_mtm_Alu_core/C[19]/q}
@file(mtm_Alu.wnm_attrs.tcl) 63: set_db {pin:mtm_Alu/u_mtm_Alu_core/C_reg[19]/Q} .original_name {u_mtm_Alu_core/C[19]/q}
@file(mtm_Alu.wnm_attrs.tcl) 64: set_db {pin:mtm_Alu/u_mtm_Alu_core/C_reg[20]/NQ} .original_name {u_mtm_Alu_core/C[20]/q}
@file(mtm_Alu.wnm_attrs.tcl) 65: set_db {pin:mtm_Alu/u_mtm_Alu_core/C_reg[20]/Q} .original_name {u_mtm_Alu_core/C[20]/q}
@file(mtm_Alu.wnm_attrs.tcl) 66: set_db {pin:mtm_Alu/u_mtm_Alu_core/C_reg[21]/NQ} .original_name {u_mtm_Alu_core/C[21]/q}
@file(mtm_Alu.wnm_attrs.tcl) 67: set_db {pin:mtm_Alu/u_mtm_Alu_core/C_reg[21]/Q} .original_name {u_mtm_Alu_core/C[21]/q}
@file(mtm_Alu.wnm_attrs.tcl) 68: set_db {pin:mtm_Alu/u_mtm_Alu_core/C_reg[22]/NQ} .original_name {u_mtm_Alu_core/C[22]/q}
@file(mtm_Alu.wnm_attrs.tcl) 69: set_db {pin:mtm_Alu/u_mtm_Alu_core/C_reg[22]/Q} .original_name {u_mtm_Alu_core/C[22]/q}
@file(mtm_Alu.wnm_attrs.tcl) 70: set_db {pin:mtm_Alu/u_mtm_Alu_core/C_reg[23]/NQ} .original_name {u_mtm_Alu_core/C[23]/q}
@file(mtm_Alu.wnm_attrs.tcl) 71: set_db {pin:mtm_Alu/u_mtm_Alu_core/C_reg[23]/Q} .original_name {u_mtm_Alu_core/C[23]/q}
@file(mtm_Alu.wnm_attrs.tcl) 72: set_db {pin:mtm_Alu/u_mtm_Alu_core/C_reg[24]/NQ} .original_name {u_mtm_Alu_core/C[24]/q}
@file(mtm_Alu.wnm_attrs.tcl) 73: set_db {pin:mtm_Alu/u_mtm_Alu_core/C_reg[24]/Q} .original_name {u_mtm_Alu_core/C[24]/q}
@file(mtm_Alu.wnm_attrs.tcl) 74: set_db {pin:mtm_Alu/u_mtm_Alu_core/C_reg[25]/NQ} .original_name {u_mtm_Alu_core/C[25]/q}
@file(mtm_Alu.wnm_attrs.tcl) 75: set_db {pin:mtm_Alu/u_mtm_Alu_core/C_reg[25]/Q} .original_name {u_mtm_Alu_core/C[25]/q}
@file(mtm_Alu.wnm_attrs.tcl) 76: set_db {pin:mtm_Alu/u_mtm_Alu_core/C_reg[26]/NQ} .original_name {u_mtm_Alu_core/C[26]/q}
@file(mtm_Alu.wnm_attrs.tcl) 77: set_db {pin:mtm_Alu/u_mtm_Alu_core/C_reg[26]/Q} .original_name {u_mtm_Alu_core/C[26]/q}
@file(mtm_Alu.wnm_attrs.tcl) 78: set_db {pin:mtm_Alu/u_mtm_Alu_core/C_reg[27]/NQ} .original_name {u_mtm_Alu_core/C[27]/q}
@file(mtm_Alu.wnm_attrs.tcl) 79: set_db {pin:mtm_Alu/u_mtm_Alu_core/C_reg[27]/Q} .original_name {u_mtm_Alu_core/C[27]/q}
@file(mtm_Alu.wnm_attrs.tcl) 80: set_db {pin:mtm_Alu/u_mtm_Alu_core/C_reg[28]/NQ} .original_name {u_mtm_Alu_core/C[28]/q}
@file(mtm_Alu.wnm_attrs.tcl) 81: set_db {pin:mtm_Alu/u_mtm_Alu_core/C_reg[28]/Q} .original_name {u_mtm_Alu_core/C[28]/q}
@file(mtm_Alu.wnm_attrs.tcl) 82: set_db {pin:mtm_Alu/u_mtm_Alu_core/C_reg[29]/NQ} .original_name {u_mtm_Alu_core/C[29]/q}
@file(mtm_Alu.wnm_attrs.tcl) 83: set_db {pin:mtm_Alu/u_mtm_Alu_core/C_reg[29]/Q} .original_name {u_mtm_Alu_core/C[29]/q}
@file(mtm_Alu.wnm_attrs.tcl) 84: set_db {pin:mtm_Alu/u_mtm_Alu_core/C_reg[30]/NQ} .original_name {u_mtm_Alu_core/C[30]/q}
@file(mtm_Alu.wnm_attrs.tcl) 85: set_db {pin:mtm_Alu/u_mtm_Alu_core/C_reg[30]/Q} .original_name {u_mtm_Alu_core/C[30]/q}
@file(mtm_Alu.wnm_attrs.tcl) 86: set_db {pin:mtm_Alu/u_mtm_Alu_core/C_reg[31]/NQ} .original_name {u_mtm_Alu_core/C[31]/q}
@file(mtm_Alu.wnm_attrs.tcl) 87: set_db {pin:mtm_Alu/u_mtm_Alu_core/C_reg[31]/Q} .original_name {u_mtm_Alu_core/C[31]/q}
@file(mtm_Alu.wnm_attrs.tcl) 88: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/A_reg[0]/NQ} .original_name {u_mtm_Alu_deserializer/A[0]/q}
@file(mtm_Alu.wnm_attrs.tcl) 89: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/A_reg[0]/Q} .original_name {u_mtm_Alu_deserializer/A[0]/q}
@file(mtm_Alu.wnm_attrs.tcl) 90: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/A_reg[1]/NQ} .original_name {u_mtm_Alu_deserializer/A[1]/q}
@file(mtm_Alu.wnm_attrs.tcl) 91: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/A_reg[1]/Q} .original_name {u_mtm_Alu_deserializer/A[1]/q}
@file(mtm_Alu.wnm_attrs.tcl) 92: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/A_reg[2]/NQ} .original_name {u_mtm_Alu_deserializer/A[2]/q}
@file(mtm_Alu.wnm_attrs.tcl) 93: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/A_reg[2]/Q} .original_name {u_mtm_Alu_deserializer/A[2]/q}
@file(mtm_Alu.wnm_attrs.tcl) 94: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/A_reg[3]/NQ} .original_name {u_mtm_Alu_deserializer/A[3]/q}
@file(mtm_Alu.wnm_attrs.tcl) 95: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/A_reg[3]/Q} .original_name {u_mtm_Alu_deserializer/A[3]/q}
@file(mtm_Alu.wnm_attrs.tcl) 96: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/A_reg[4]/NQ} .original_name {u_mtm_Alu_deserializer/A[4]/q}
@file(mtm_Alu.wnm_attrs.tcl) 97: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/A_reg[4]/Q} .original_name {u_mtm_Alu_deserializer/A[4]/q}
@file(mtm_Alu.wnm_attrs.tcl) 98: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/A_reg[5]/NQ} .original_name {u_mtm_Alu_deserializer/A[5]/q}
@file(mtm_Alu.wnm_attrs.tcl) 99: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/A_reg[5]/Q} .original_name {u_mtm_Alu_deserializer/A[5]/q}
@file(mtm_Alu.wnm_attrs.tcl) 100: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/A_reg[6]/NQ} .original_name {u_mtm_Alu_deserializer/A[6]/q}
@file(mtm_Alu.wnm_attrs.tcl) 101: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/A_reg[6]/Q} .original_name {u_mtm_Alu_deserializer/A[6]/q}
@file(mtm_Alu.wnm_attrs.tcl) 102: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/A_reg[7]/NQ} .original_name {u_mtm_Alu_deserializer/A[7]/q}
@file(mtm_Alu.wnm_attrs.tcl) 103: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/A_reg[7]/Q} .original_name {u_mtm_Alu_deserializer/A[7]/q}
@file(mtm_Alu.wnm_attrs.tcl) 104: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/A_reg[8]/NQ} .original_name {u_mtm_Alu_deserializer/A[8]/q}
@file(mtm_Alu.wnm_attrs.tcl) 105: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/A_reg[8]/Q} .original_name {u_mtm_Alu_deserializer/A[8]/q}
@file(mtm_Alu.wnm_attrs.tcl) 106: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/A_reg[9]/NQ} .original_name {u_mtm_Alu_deserializer/A[9]/q}
@file(mtm_Alu.wnm_attrs.tcl) 107: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/A_reg[9]/Q} .original_name {u_mtm_Alu_deserializer/A[9]/q}
@file(mtm_Alu.wnm_attrs.tcl) 108: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/A_reg[10]/NQ} .original_name {u_mtm_Alu_deserializer/A[10]/q}
@file(mtm_Alu.wnm_attrs.tcl) 109: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/A_reg[10]/Q} .original_name {u_mtm_Alu_deserializer/A[10]/q}
@file(mtm_Alu.wnm_attrs.tcl) 110: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/A_reg[11]/NQ} .original_name {u_mtm_Alu_deserializer/A[11]/q}
@file(mtm_Alu.wnm_attrs.tcl) 111: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/A_reg[11]/Q} .original_name {u_mtm_Alu_deserializer/A[11]/q}
@file(mtm_Alu.wnm_attrs.tcl) 112: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/A_reg[12]/NQ} .original_name {u_mtm_Alu_deserializer/A[12]/q}
@file(mtm_Alu.wnm_attrs.tcl) 113: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/A_reg[12]/Q} .original_name {u_mtm_Alu_deserializer/A[12]/q}
@file(mtm_Alu.wnm_attrs.tcl) 114: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/A_reg[13]/NQ} .original_name {u_mtm_Alu_deserializer/A[13]/q}
@file(mtm_Alu.wnm_attrs.tcl) 115: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/A_reg[13]/Q} .original_name {u_mtm_Alu_deserializer/A[13]/q}
@file(mtm_Alu.wnm_attrs.tcl) 116: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/A_reg[14]/NQ} .original_name {u_mtm_Alu_deserializer/A[14]/q}
@file(mtm_Alu.wnm_attrs.tcl) 117: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/A_reg[14]/Q} .original_name {u_mtm_Alu_deserializer/A[14]/q}
@file(mtm_Alu.wnm_attrs.tcl) 118: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/A_reg[15]/NQ} .original_name {u_mtm_Alu_deserializer/A[15]/q}
@file(mtm_Alu.wnm_attrs.tcl) 119: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/A_reg[15]/Q} .original_name {u_mtm_Alu_deserializer/A[15]/q}
@file(mtm_Alu.wnm_attrs.tcl) 120: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/A_reg[16]/NQ} .original_name {u_mtm_Alu_deserializer/A[16]/q}
@file(mtm_Alu.wnm_attrs.tcl) 121: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/A_reg[16]/Q} .original_name {u_mtm_Alu_deserializer/A[16]/q}
@file(mtm_Alu.wnm_attrs.tcl) 122: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/A_reg[17]/NQ} .original_name {u_mtm_Alu_deserializer/A[17]/q}
@file(mtm_Alu.wnm_attrs.tcl) 123: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/A_reg[17]/Q} .original_name {u_mtm_Alu_deserializer/A[17]/q}
@file(mtm_Alu.wnm_attrs.tcl) 124: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/A_reg[18]/NQ} .original_name {u_mtm_Alu_deserializer/A[18]/q}
@file(mtm_Alu.wnm_attrs.tcl) 125: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/A_reg[18]/Q} .original_name {u_mtm_Alu_deserializer/A[18]/q}
@file(mtm_Alu.wnm_attrs.tcl) 126: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/A_reg[19]/NQ} .original_name {u_mtm_Alu_deserializer/A[19]/q}
@file(mtm_Alu.wnm_attrs.tcl) 127: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/A_reg[19]/Q} .original_name {u_mtm_Alu_deserializer/A[19]/q}
@file(mtm_Alu.wnm_attrs.tcl) 128: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/A_reg[20]/NQ} .original_name {u_mtm_Alu_deserializer/A[20]/q}
@file(mtm_Alu.wnm_attrs.tcl) 129: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/A_reg[20]/Q} .original_name {u_mtm_Alu_deserializer/A[20]/q}
@file(mtm_Alu.wnm_attrs.tcl) 130: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/A_reg[21]/NQ} .original_name {u_mtm_Alu_deserializer/A[21]/q}
@file(mtm_Alu.wnm_attrs.tcl) 131: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/A_reg[21]/Q} .original_name {u_mtm_Alu_deserializer/A[21]/q}
@file(mtm_Alu.wnm_attrs.tcl) 132: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/A_reg[22]/NQ} .original_name {u_mtm_Alu_deserializer/A[22]/q}
@file(mtm_Alu.wnm_attrs.tcl) 133: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/A_reg[22]/Q} .original_name {u_mtm_Alu_deserializer/A[22]/q}
@file(mtm_Alu.wnm_attrs.tcl) 134: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/A_reg[23]/NQ} .original_name {u_mtm_Alu_deserializer/A[23]/q}
@file(mtm_Alu.wnm_attrs.tcl) 135: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/A_reg[23]/Q} .original_name {u_mtm_Alu_deserializer/A[23]/q}
@file(mtm_Alu.wnm_attrs.tcl) 136: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/A_reg[24]/NQ} .original_name {u_mtm_Alu_deserializer/A[24]/q}
@file(mtm_Alu.wnm_attrs.tcl) 137: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/A_reg[24]/Q} .original_name {u_mtm_Alu_deserializer/A[24]/q}
@file(mtm_Alu.wnm_attrs.tcl) 138: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/A_reg[25]/NQ} .original_name {u_mtm_Alu_deserializer/A[25]/q}
@file(mtm_Alu.wnm_attrs.tcl) 139: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/A_reg[25]/Q} .original_name {u_mtm_Alu_deserializer/A[25]/q}
@file(mtm_Alu.wnm_attrs.tcl) 140: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/A_reg[26]/NQ} .original_name {u_mtm_Alu_deserializer/A[26]/q}
@file(mtm_Alu.wnm_attrs.tcl) 141: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/A_reg[26]/Q} .original_name {u_mtm_Alu_deserializer/A[26]/q}
@file(mtm_Alu.wnm_attrs.tcl) 142: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/A_reg[27]/NQ} .original_name {u_mtm_Alu_deserializer/A[27]/q}
@file(mtm_Alu.wnm_attrs.tcl) 143: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/A_reg[27]/Q} .original_name {u_mtm_Alu_deserializer/A[27]/q}
@file(mtm_Alu.wnm_attrs.tcl) 144: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/A_reg[28]/NQ} .original_name {u_mtm_Alu_deserializer/A[28]/q}
@file(mtm_Alu.wnm_attrs.tcl) 145: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/A_reg[28]/Q} .original_name {u_mtm_Alu_deserializer/A[28]/q}
@file(mtm_Alu.wnm_attrs.tcl) 146: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/A_reg[29]/NQ} .original_name {u_mtm_Alu_deserializer/A[29]/q}
@file(mtm_Alu.wnm_attrs.tcl) 147: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/A_reg[29]/Q} .original_name {u_mtm_Alu_deserializer/A[29]/q}
@file(mtm_Alu.wnm_attrs.tcl) 148: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/A_reg[30]/NQ} .original_name {u_mtm_Alu_deserializer/A[30]/q}
@file(mtm_Alu.wnm_attrs.tcl) 149: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/A_reg[30]/Q} .original_name {u_mtm_Alu_deserializer/A[30]/q}
@file(mtm_Alu.wnm_attrs.tcl) 150: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/A_reg[31]/NQ} .original_name {u_mtm_Alu_deserializer/A[31]/q}
@file(mtm_Alu.wnm_attrs.tcl) 151: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/A_reg[31]/Q} .original_name {u_mtm_Alu_deserializer/A[31]/q}
@file(mtm_Alu.wnm_attrs.tcl) 152: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/B_reg[0]/NQ} .original_name {u_mtm_Alu_deserializer/B[0]/q}
@file(mtm_Alu.wnm_attrs.tcl) 153: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/B_reg[0]/Q} .original_name {u_mtm_Alu_deserializer/B[0]/q}
@file(mtm_Alu.wnm_attrs.tcl) 154: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/B_reg[1]/NQ} .original_name {u_mtm_Alu_deserializer/B[1]/q}
@file(mtm_Alu.wnm_attrs.tcl) 155: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/B_reg[1]/Q} .original_name {u_mtm_Alu_deserializer/B[1]/q}
@file(mtm_Alu.wnm_attrs.tcl) 156: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/B_reg[2]/NQ} .original_name {u_mtm_Alu_deserializer/B[2]/q}
@file(mtm_Alu.wnm_attrs.tcl) 157: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/B_reg[2]/Q} .original_name {u_mtm_Alu_deserializer/B[2]/q}
@file(mtm_Alu.wnm_attrs.tcl) 158: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/B_reg[3]/NQ} .original_name {u_mtm_Alu_deserializer/B[3]/q}
@file(mtm_Alu.wnm_attrs.tcl) 159: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/B_reg[3]/Q} .original_name {u_mtm_Alu_deserializer/B[3]/q}
@file(mtm_Alu.wnm_attrs.tcl) 160: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/B_reg[4]/NQ} .original_name {u_mtm_Alu_deserializer/B[4]/q}
@file(mtm_Alu.wnm_attrs.tcl) 161: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/B_reg[4]/Q} .original_name {u_mtm_Alu_deserializer/B[4]/q}
@file(mtm_Alu.wnm_attrs.tcl) 162: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/B_reg[5]/NQ} .original_name {u_mtm_Alu_deserializer/B[5]/q}
@file(mtm_Alu.wnm_attrs.tcl) 163: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/B_reg[5]/Q} .original_name {u_mtm_Alu_deserializer/B[5]/q}
@file(mtm_Alu.wnm_attrs.tcl) 164: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/B_reg[6]/NQ} .original_name {u_mtm_Alu_deserializer/B[6]/q}
@file(mtm_Alu.wnm_attrs.tcl) 165: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/B_reg[6]/Q} .original_name {u_mtm_Alu_deserializer/B[6]/q}
@file(mtm_Alu.wnm_attrs.tcl) 166: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/B_reg[7]/NQ} .original_name {u_mtm_Alu_deserializer/B[7]/q}
@file(mtm_Alu.wnm_attrs.tcl) 167: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/B_reg[7]/Q} .original_name {u_mtm_Alu_deserializer/B[7]/q}
@file(mtm_Alu.wnm_attrs.tcl) 168: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/B_reg[8]/NQ} .original_name {u_mtm_Alu_deserializer/B[8]/q}
@file(mtm_Alu.wnm_attrs.tcl) 169: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/B_reg[8]/Q} .original_name {u_mtm_Alu_deserializer/B[8]/q}
@file(mtm_Alu.wnm_attrs.tcl) 170: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/B_reg[9]/NQ} .original_name {u_mtm_Alu_deserializer/B[9]/q}
@file(mtm_Alu.wnm_attrs.tcl) 171: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/B_reg[9]/Q} .original_name {u_mtm_Alu_deserializer/B[9]/q}
@file(mtm_Alu.wnm_attrs.tcl) 172: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/B_reg[10]/NQ} .original_name {u_mtm_Alu_deserializer/B[10]/q}
@file(mtm_Alu.wnm_attrs.tcl) 173: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/B_reg[10]/Q} .original_name {u_mtm_Alu_deserializer/B[10]/q}
@file(mtm_Alu.wnm_attrs.tcl) 174: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/B_reg[11]/NQ} .original_name {u_mtm_Alu_deserializer/B[11]/q}
@file(mtm_Alu.wnm_attrs.tcl) 175: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/B_reg[11]/Q} .original_name {u_mtm_Alu_deserializer/B[11]/q}
@file(mtm_Alu.wnm_attrs.tcl) 176: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/B_reg[12]/NQ} .original_name {u_mtm_Alu_deserializer/B[12]/q}
@file(mtm_Alu.wnm_attrs.tcl) 177: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/B_reg[12]/Q} .original_name {u_mtm_Alu_deserializer/B[12]/q}
@file(mtm_Alu.wnm_attrs.tcl) 178: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/B_reg[13]/NQ} .original_name {u_mtm_Alu_deserializer/B[13]/q}
@file(mtm_Alu.wnm_attrs.tcl) 179: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/B_reg[13]/Q} .original_name {u_mtm_Alu_deserializer/B[13]/q}
@file(mtm_Alu.wnm_attrs.tcl) 180: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/B_reg[14]/NQ} .original_name {u_mtm_Alu_deserializer/B[14]/q}
@file(mtm_Alu.wnm_attrs.tcl) 181: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/B_reg[14]/Q} .original_name {u_mtm_Alu_deserializer/B[14]/q}
@file(mtm_Alu.wnm_attrs.tcl) 182: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/B_reg[15]/NQ} .original_name {u_mtm_Alu_deserializer/B[15]/q}
@file(mtm_Alu.wnm_attrs.tcl) 183: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/B_reg[15]/Q} .original_name {u_mtm_Alu_deserializer/B[15]/q}
@file(mtm_Alu.wnm_attrs.tcl) 184: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/B_reg[16]/NQ} .original_name {u_mtm_Alu_deserializer/B[16]/q}
@file(mtm_Alu.wnm_attrs.tcl) 185: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/B_reg[16]/Q} .original_name {u_mtm_Alu_deserializer/B[16]/q}
@file(mtm_Alu.wnm_attrs.tcl) 186: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/B_reg[17]/NQ} .original_name {u_mtm_Alu_deserializer/B[17]/q}
@file(mtm_Alu.wnm_attrs.tcl) 187: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/B_reg[17]/Q} .original_name {u_mtm_Alu_deserializer/B[17]/q}
@file(mtm_Alu.wnm_attrs.tcl) 188: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/B_reg[18]/NQ} .original_name {u_mtm_Alu_deserializer/B[18]/q}
@file(mtm_Alu.wnm_attrs.tcl) 189: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/B_reg[18]/Q} .original_name {u_mtm_Alu_deserializer/B[18]/q}
@file(mtm_Alu.wnm_attrs.tcl) 190: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/B_reg[19]/NQ} .original_name {u_mtm_Alu_deserializer/B[19]/q}
@file(mtm_Alu.wnm_attrs.tcl) 191: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/B_reg[19]/Q} .original_name {u_mtm_Alu_deserializer/B[19]/q}
@file(mtm_Alu.wnm_attrs.tcl) 192: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/B_reg[20]/NQ} .original_name {u_mtm_Alu_deserializer/B[20]/q}
@file(mtm_Alu.wnm_attrs.tcl) 193: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/B_reg[20]/Q} .original_name {u_mtm_Alu_deserializer/B[20]/q}
@file(mtm_Alu.wnm_attrs.tcl) 194: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/B_reg[21]/NQ} .original_name {u_mtm_Alu_deserializer/B[21]/q}
@file(mtm_Alu.wnm_attrs.tcl) 195: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/B_reg[21]/Q} .original_name {u_mtm_Alu_deserializer/B[21]/q}
@file(mtm_Alu.wnm_attrs.tcl) 196: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/B_reg[22]/NQ} .original_name {u_mtm_Alu_deserializer/B[22]/q}
@file(mtm_Alu.wnm_attrs.tcl) 197: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/B_reg[22]/Q} .original_name {u_mtm_Alu_deserializer/B[22]/q}
@file(mtm_Alu.wnm_attrs.tcl) 198: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/B_reg[23]/NQ} .original_name {u_mtm_Alu_deserializer/B[23]/q}
@file(mtm_Alu.wnm_attrs.tcl) 199: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/B_reg[23]/Q} .original_name {u_mtm_Alu_deserializer/B[23]/q}
@file(mtm_Alu.wnm_attrs.tcl) 200: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/B_reg[24]/NQ} .original_name {u_mtm_Alu_deserializer/B[24]/q}
@file(mtm_Alu.wnm_attrs.tcl) 201: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/B_reg[24]/Q} .original_name {u_mtm_Alu_deserializer/B[24]/q}
@file(mtm_Alu.wnm_attrs.tcl) 202: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/B_reg[25]/NQ} .original_name {u_mtm_Alu_deserializer/B[25]/q}
@file(mtm_Alu.wnm_attrs.tcl) 203: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/B_reg[25]/Q} .original_name {u_mtm_Alu_deserializer/B[25]/q}
@file(mtm_Alu.wnm_attrs.tcl) 204: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/B_reg[26]/NQ} .original_name {u_mtm_Alu_deserializer/B[26]/q}
@file(mtm_Alu.wnm_attrs.tcl) 205: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/B_reg[26]/Q} .original_name {u_mtm_Alu_deserializer/B[26]/q}
@file(mtm_Alu.wnm_attrs.tcl) 206: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/B_reg[27]/NQ} .original_name {u_mtm_Alu_deserializer/B[27]/q}
@file(mtm_Alu.wnm_attrs.tcl) 207: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/B_reg[27]/Q} .original_name {u_mtm_Alu_deserializer/B[27]/q}
@file(mtm_Alu.wnm_attrs.tcl) 208: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/B_reg[28]/NQ} .original_name {u_mtm_Alu_deserializer/B[28]/q}
@file(mtm_Alu.wnm_attrs.tcl) 209: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/B_reg[28]/Q} .original_name {u_mtm_Alu_deserializer/B[28]/q}
@file(mtm_Alu.wnm_attrs.tcl) 210: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/B_reg[29]/NQ} .original_name {u_mtm_Alu_deserializer/B[29]/q}
@file(mtm_Alu.wnm_attrs.tcl) 211: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/B_reg[29]/Q} .original_name {u_mtm_Alu_deserializer/B[29]/q}
@file(mtm_Alu.wnm_attrs.tcl) 212: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/B_reg[30]/NQ} .original_name {u_mtm_Alu_deserializer/B[30]/q}
@file(mtm_Alu.wnm_attrs.tcl) 213: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/B_reg[30]/Q} .original_name {u_mtm_Alu_deserializer/B[30]/q}
@file(mtm_Alu.wnm_attrs.tcl) 214: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/B_reg[31]/NQ} .original_name {u_mtm_Alu_deserializer/B[31]/q}
@file(mtm_Alu.wnm_attrs.tcl) 215: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/B_reg[31]/Q} .original_name {u_mtm_Alu_deserializer/B[31]/q}
@file(mtm_Alu.wnm_attrs.tcl) 216: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/Buff_reg[0]/NQ} .original_name {u_mtm_Alu_deserializer/Buff[0]/q}
@file(mtm_Alu.wnm_attrs.tcl) 217: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/Buff_reg[0]/Q} .original_name {u_mtm_Alu_deserializer/Buff[0]/q}
@file(mtm_Alu.wnm_attrs.tcl) 218: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/Buff_reg[1]/NQ} .original_name {u_mtm_Alu_deserializer/Buff[1]/q}
@file(mtm_Alu.wnm_attrs.tcl) 219: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/Buff_reg[1]/Q} .original_name {u_mtm_Alu_deserializer/Buff[1]/q}
@file(mtm_Alu.wnm_attrs.tcl) 220: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/Buff_reg[2]/NQ} .original_name {u_mtm_Alu_deserializer/Buff[2]/q}
@file(mtm_Alu.wnm_attrs.tcl) 221: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/Buff_reg[2]/Q} .original_name {u_mtm_Alu_deserializer/Buff[2]/q}
@file(mtm_Alu.wnm_attrs.tcl) 222: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/Buff_reg[3]/NQ} .original_name {u_mtm_Alu_deserializer/Buff[3]/q}
@file(mtm_Alu.wnm_attrs.tcl) 223: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/Buff_reg[3]/Q} .original_name {u_mtm_Alu_deserializer/Buff[3]/q}
@file(mtm_Alu.wnm_attrs.tcl) 224: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/Buff_reg[4]/NQ} .original_name {u_mtm_Alu_deserializer/Buff[4]/q}
@file(mtm_Alu.wnm_attrs.tcl) 225: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/Buff_reg[4]/Q} .original_name {u_mtm_Alu_deserializer/Buff[4]/q}
@file(mtm_Alu.wnm_attrs.tcl) 226: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/Buff_reg[5]/NQ} .original_name {u_mtm_Alu_deserializer/Buff[5]/q}
@file(mtm_Alu.wnm_attrs.tcl) 227: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/Buff_reg[5]/Q} .original_name {u_mtm_Alu_deserializer/Buff[5]/q}
@file(mtm_Alu.wnm_attrs.tcl) 228: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/Buff_reg[6]/NQ} .original_name {u_mtm_Alu_deserializer/Buff[6]/q}
@file(mtm_Alu.wnm_attrs.tcl) 229: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/Buff_reg[6]/Q} .original_name {u_mtm_Alu_deserializer/Buff[6]/q}
@file(mtm_Alu.wnm_attrs.tcl) 230: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/Buff_reg[7]/NQ} .original_name {u_mtm_Alu_deserializer/Buff[7]/q}
@file(mtm_Alu.wnm_attrs.tcl) 231: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/Buff_reg[7]/Q} .original_name {u_mtm_Alu_deserializer/Buff[7]/q}
@file(mtm_Alu.wnm_attrs.tcl) 232: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/Buff_reg[8]/NQ} .original_name {u_mtm_Alu_deserializer/Buff[8]/q}
@file(mtm_Alu.wnm_attrs.tcl) 233: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/Buff_reg[8]/Q} .original_name {u_mtm_Alu_deserializer/Buff[8]/q}
@file(mtm_Alu.wnm_attrs.tcl) 234: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/Buff_reg[9]/NQ} .original_name {u_mtm_Alu_deserializer/Buff[9]/q}
@file(mtm_Alu.wnm_attrs.tcl) 235: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/Buff_reg[9]/Q} .original_name {u_mtm_Alu_deserializer/Buff[9]/q}
@file(mtm_Alu.wnm_attrs.tcl) 236: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/Buff_reg[10]/NQ} .original_name {u_mtm_Alu_deserializer/Buff[10]/q}
@file(mtm_Alu.wnm_attrs.tcl) 237: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/Buff_reg[10]/Q} .original_name {u_mtm_Alu_deserializer/Buff[10]/q}
@file(mtm_Alu.wnm_attrs.tcl) 238: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/Buff_reg[11]/NQ} .original_name {u_mtm_Alu_deserializer/Buff[11]/q}
@file(mtm_Alu.wnm_attrs.tcl) 239: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/Buff_reg[11]/Q} .original_name {u_mtm_Alu_deserializer/Buff[11]/q}
@file(mtm_Alu.wnm_attrs.tcl) 240: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/Buff_reg[12]/NQ} .original_name {u_mtm_Alu_deserializer/Buff[12]/q}
@file(mtm_Alu.wnm_attrs.tcl) 241: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/Buff_reg[12]/Q} .original_name {u_mtm_Alu_deserializer/Buff[12]/q}
@file(mtm_Alu.wnm_attrs.tcl) 242: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/Buff_reg[13]/NQ} .original_name {u_mtm_Alu_deserializer/Buff[13]/q}
@file(mtm_Alu.wnm_attrs.tcl) 243: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/Buff_reg[13]/Q} .original_name {u_mtm_Alu_deserializer/Buff[13]/q}
@file(mtm_Alu.wnm_attrs.tcl) 244: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/Buff_reg[14]/NQ} .original_name {u_mtm_Alu_deserializer/Buff[14]/q}
@file(mtm_Alu.wnm_attrs.tcl) 245: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/Buff_reg[14]/Q} .original_name {u_mtm_Alu_deserializer/Buff[14]/q}
@file(mtm_Alu.wnm_attrs.tcl) 246: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/Buff_reg[15]/NQ} .original_name {u_mtm_Alu_deserializer/Buff[15]/q}
@file(mtm_Alu.wnm_attrs.tcl) 247: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/Buff_reg[15]/Q} .original_name {u_mtm_Alu_deserializer/Buff[15]/q}
@file(mtm_Alu.wnm_attrs.tcl) 248: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/Buff_reg[16]/NQ} .original_name {u_mtm_Alu_deserializer/Buff[16]/q}
@file(mtm_Alu.wnm_attrs.tcl) 249: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/Buff_reg[16]/Q} .original_name {u_mtm_Alu_deserializer/Buff[16]/q}
@file(mtm_Alu.wnm_attrs.tcl) 250: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/Buff_reg[17]/NQ} .original_name {u_mtm_Alu_deserializer/Buff[17]/q}
@file(mtm_Alu.wnm_attrs.tcl) 251: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/Buff_reg[17]/Q} .original_name {u_mtm_Alu_deserializer/Buff[17]/q}
@file(mtm_Alu.wnm_attrs.tcl) 252: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/Buff_reg[18]/NQ} .original_name {u_mtm_Alu_deserializer/Buff[18]/q}
@file(mtm_Alu.wnm_attrs.tcl) 253: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/Buff_reg[18]/Q} .original_name {u_mtm_Alu_deserializer/Buff[18]/q}
@file(mtm_Alu.wnm_attrs.tcl) 254: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/Buff_reg[19]/NQ} .original_name {u_mtm_Alu_deserializer/Buff[19]/q}
@file(mtm_Alu.wnm_attrs.tcl) 255: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/Buff_reg[19]/Q} .original_name {u_mtm_Alu_deserializer/Buff[19]/q}
@file(mtm_Alu.wnm_attrs.tcl) 256: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/Buff_reg[20]/NQ} .original_name {u_mtm_Alu_deserializer/Buff[20]/q}
@file(mtm_Alu.wnm_attrs.tcl) 257: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/Buff_reg[20]/Q} .original_name {u_mtm_Alu_deserializer/Buff[20]/q}
@file(mtm_Alu.wnm_attrs.tcl) 258: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/Buff_reg[21]/NQ} .original_name {u_mtm_Alu_deserializer/Buff[21]/q}
@file(mtm_Alu.wnm_attrs.tcl) 259: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/Buff_reg[21]/Q} .original_name {u_mtm_Alu_deserializer/Buff[21]/q}
@file(mtm_Alu.wnm_attrs.tcl) 260: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/Buff_reg[22]/NQ} .original_name {u_mtm_Alu_deserializer/Buff[22]/q}
@file(mtm_Alu.wnm_attrs.tcl) 261: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/Buff_reg[22]/Q} .original_name {u_mtm_Alu_deserializer/Buff[22]/q}
@file(mtm_Alu.wnm_attrs.tcl) 262: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/Buff_reg[23]/NQ} .original_name {u_mtm_Alu_deserializer/Buff[23]/q}
@file(mtm_Alu.wnm_attrs.tcl) 263: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/Buff_reg[23]/Q} .original_name {u_mtm_Alu_deserializer/Buff[23]/q}
@file(mtm_Alu.wnm_attrs.tcl) 264: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/Buff_reg[24]/NQ} .original_name {u_mtm_Alu_deserializer/Buff[24]/q}
@file(mtm_Alu.wnm_attrs.tcl) 265: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/Buff_reg[24]/Q} .original_name {u_mtm_Alu_deserializer/Buff[24]/q}
@file(mtm_Alu.wnm_attrs.tcl) 266: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/Buff_reg[25]/NQ} .original_name {u_mtm_Alu_deserializer/Buff[25]/q}
@file(mtm_Alu.wnm_attrs.tcl) 267: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/Buff_reg[25]/Q} .original_name {u_mtm_Alu_deserializer/Buff[25]/q}
@file(mtm_Alu.wnm_attrs.tcl) 268: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/Buff_reg[26]/NQ} .original_name {u_mtm_Alu_deserializer/Buff[26]/q}
@file(mtm_Alu.wnm_attrs.tcl) 269: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/Buff_reg[26]/Q} .original_name {u_mtm_Alu_deserializer/Buff[26]/q}
@file(mtm_Alu.wnm_attrs.tcl) 270: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/Buff_reg[27]/NQ} .original_name {u_mtm_Alu_deserializer/Buff[27]/q}
@file(mtm_Alu.wnm_attrs.tcl) 271: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/Buff_reg[27]/Q} .original_name {u_mtm_Alu_deserializer/Buff[27]/q}
@file(mtm_Alu.wnm_attrs.tcl) 272: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/Buff_reg[28]/NQ} .original_name {u_mtm_Alu_deserializer/Buff[28]/q}
@file(mtm_Alu.wnm_attrs.tcl) 273: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/Buff_reg[28]/Q} .original_name {u_mtm_Alu_deserializer/Buff[28]/q}
@file(mtm_Alu.wnm_attrs.tcl) 274: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/Buff_reg[29]/NQ} .original_name {u_mtm_Alu_deserializer/Buff[29]/q}
@file(mtm_Alu.wnm_attrs.tcl) 275: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/Buff_reg[29]/Q} .original_name {u_mtm_Alu_deserializer/Buff[29]/q}
@file(mtm_Alu.wnm_attrs.tcl) 276: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/Buff_reg[30]/NQ} .original_name {u_mtm_Alu_deserializer/Buff[30]/q}
@file(mtm_Alu.wnm_attrs.tcl) 277: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/Buff_reg[30]/Q} .original_name {u_mtm_Alu_deserializer/Buff[30]/q}
@file(mtm_Alu.wnm_attrs.tcl) 278: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/Buff_reg[31]/NQ} .original_name {u_mtm_Alu_deserializer/Buff[31]/q}
@file(mtm_Alu.wnm_attrs.tcl) 279: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/Buff_reg[31]/Q} .original_name {u_mtm_Alu_deserializer/Buff[31]/q}
@file(mtm_Alu.wnm_attrs.tcl) 280: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/Buff_reg[32]/NQ} .original_name {u_mtm_Alu_deserializer/Buff[32]/q}
@file(mtm_Alu.wnm_attrs.tcl) 281: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/Buff_reg[32]/Q} .original_name {u_mtm_Alu_deserializer/Buff[32]/q}
@file(mtm_Alu.wnm_attrs.tcl) 282: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/Buff_reg[33]/NQ} .original_name {u_mtm_Alu_deserializer/Buff[33]/q}
@file(mtm_Alu.wnm_attrs.tcl) 283: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/Buff_reg[33]/Q} .original_name {u_mtm_Alu_deserializer/Buff[33]/q}
@file(mtm_Alu.wnm_attrs.tcl) 284: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/Buff_reg[34]/NQ} .original_name {u_mtm_Alu_deserializer/Buff[34]/q}
@file(mtm_Alu.wnm_attrs.tcl) 285: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/Buff_reg[34]/Q} .original_name {u_mtm_Alu_deserializer/Buff[34]/q}
@file(mtm_Alu.wnm_attrs.tcl) 286: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/Buff_reg[35]/NQ} .original_name {u_mtm_Alu_deserializer/Buff[35]/q}
@file(mtm_Alu.wnm_attrs.tcl) 287: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/Buff_reg[35]/Q} .original_name {u_mtm_Alu_deserializer/Buff[35]/q}
@file(mtm_Alu.wnm_attrs.tcl) 288: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/Buff_reg[36]/NQ} .original_name {u_mtm_Alu_deserializer/Buff[36]/q}
@file(mtm_Alu.wnm_attrs.tcl) 289: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/Buff_reg[36]/Q} .original_name {u_mtm_Alu_deserializer/Buff[36]/q}
@file(mtm_Alu.wnm_attrs.tcl) 290: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/Buff_reg[37]/NQ} .original_name {u_mtm_Alu_deserializer/Buff[37]/q}
@file(mtm_Alu.wnm_attrs.tcl) 291: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/Buff_reg[37]/Q} .original_name {u_mtm_Alu_deserializer/Buff[37]/q}
@file(mtm_Alu.wnm_attrs.tcl) 292: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/Buff_reg[38]/NQ} .original_name {u_mtm_Alu_deserializer/Buff[38]/q}
@file(mtm_Alu.wnm_attrs.tcl) 293: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/Buff_reg[38]/Q} .original_name {u_mtm_Alu_deserializer/Buff[38]/q}
@file(mtm_Alu.wnm_attrs.tcl) 294: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/Buff_reg[39]/NQ} .original_name {u_mtm_Alu_deserializer/Buff[39]/q}
@file(mtm_Alu.wnm_attrs.tcl) 295: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/Buff_reg[39]/Q} .original_name {u_mtm_Alu_deserializer/Buff[39]/q}
@file(mtm_Alu.wnm_attrs.tcl) 296: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/Buff_reg[40]/NQ} .original_name {u_mtm_Alu_deserializer/Buff[40]/q}
@file(mtm_Alu.wnm_attrs.tcl) 297: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/Buff_reg[40]/Q} .original_name {u_mtm_Alu_deserializer/Buff[40]/q}
@file(mtm_Alu.wnm_attrs.tcl) 298: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/Buff_reg[41]/NQ} .original_name {u_mtm_Alu_deserializer/Buff[41]/q}
@file(mtm_Alu.wnm_attrs.tcl) 299: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/Buff_reg[41]/Q} .original_name {u_mtm_Alu_deserializer/Buff[41]/q}
@file(mtm_Alu.wnm_attrs.tcl) 300: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/Buff_reg[42]/NQ} .original_name {u_mtm_Alu_deserializer/Buff[42]/q}
@file(mtm_Alu.wnm_attrs.tcl) 301: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/Buff_reg[42]/Q} .original_name {u_mtm_Alu_deserializer/Buff[42]/q}
@file(mtm_Alu.wnm_attrs.tcl) 302: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/Buff_reg[43]/NQ} .original_name {u_mtm_Alu_deserializer/Buff[43]/q}
@file(mtm_Alu.wnm_attrs.tcl) 303: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/Buff_reg[43]/Q} .original_name {u_mtm_Alu_deserializer/Buff[43]/q}
@file(mtm_Alu.wnm_attrs.tcl) 304: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/Buff_reg[44]/NQ} .original_name {u_mtm_Alu_deserializer/Buff[44]/q}
@file(mtm_Alu.wnm_attrs.tcl) 305: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/Buff_reg[44]/Q} .original_name {u_mtm_Alu_deserializer/Buff[44]/q}
@file(mtm_Alu.wnm_attrs.tcl) 306: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/Buff_reg[45]/NQ} .original_name {u_mtm_Alu_deserializer/Buff[45]/q}
@file(mtm_Alu.wnm_attrs.tcl) 307: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/Buff_reg[45]/Q} .original_name {u_mtm_Alu_deserializer/Buff[45]/q}
@file(mtm_Alu.wnm_attrs.tcl) 308: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/Buff_reg[46]/NQ} .original_name {u_mtm_Alu_deserializer/Buff[46]/q}
@file(mtm_Alu.wnm_attrs.tcl) 309: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/Buff_reg[46]/Q} .original_name {u_mtm_Alu_deserializer/Buff[46]/q}
@file(mtm_Alu.wnm_attrs.tcl) 310: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/Buff_reg[47]/NQ} .original_name {u_mtm_Alu_deserializer/Buff[47]/q}
@file(mtm_Alu.wnm_attrs.tcl) 311: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/Buff_reg[47]/Q} .original_name {u_mtm_Alu_deserializer/Buff[47]/q}
@file(mtm_Alu.wnm_attrs.tcl) 312: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/Buff_reg[48]/NQ} .original_name {u_mtm_Alu_deserializer/Buff[48]/q}
@file(mtm_Alu.wnm_attrs.tcl) 313: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/Buff_reg[48]/Q} .original_name {u_mtm_Alu_deserializer/Buff[48]/q}
@file(mtm_Alu.wnm_attrs.tcl) 314: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/Buff_reg[49]/NQ} .original_name {u_mtm_Alu_deserializer/Buff[49]/q}
@file(mtm_Alu.wnm_attrs.tcl) 315: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/Buff_reg[49]/Q} .original_name {u_mtm_Alu_deserializer/Buff[49]/q}
@file(mtm_Alu.wnm_attrs.tcl) 316: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/Buff_reg[50]/NQ} .original_name {u_mtm_Alu_deserializer/Buff[50]/q}
@file(mtm_Alu.wnm_attrs.tcl) 317: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/Buff_reg[50]/Q} .original_name {u_mtm_Alu_deserializer/Buff[50]/q}
@file(mtm_Alu.wnm_attrs.tcl) 318: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/Buff_reg[51]/NQ} .original_name {u_mtm_Alu_deserializer/Buff[51]/q}
@file(mtm_Alu.wnm_attrs.tcl) 319: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/Buff_reg[51]/Q} .original_name {u_mtm_Alu_deserializer/Buff[51]/q}
@file(mtm_Alu.wnm_attrs.tcl) 320: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/Buff_reg[52]/NQ} .original_name {u_mtm_Alu_deserializer/Buff[52]/q}
@file(mtm_Alu.wnm_attrs.tcl) 321: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/Buff_reg[52]/Q} .original_name {u_mtm_Alu_deserializer/Buff[52]/q}
@file(mtm_Alu.wnm_attrs.tcl) 322: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/Buff_reg[53]/NQ} .original_name {u_mtm_Alu_deserializer/Buff[53]/q}
@file(mtm_Alu.wnm_attrs.tcl) 323: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/Buff_reg[53]/Q} .original_name {u_mtm_Alu_deserializer/Buff[53]/q}
@file(mtm_Alu.wnm_attrs.tcl) 324: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/Buff_reg[54]/NQ} .original_name {u_mtm_Alu_deserializer/Buff[54]/q}
@file(mtm_Alu.wnm_attrs.tcl) 325: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/Buff_reg[54]/Q} .original_name {u_mtm_Alu_deserializer/Buff[54]/q}
@file(mtm_Alu.wnm_attrs.tcl) 326: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/Buff_reg[55]/NQ} .original_name {u_mtm_Alu_deserializer/Buff[55]/q}
@file(mtm_Alu.wnm_attrs.tcl) 327: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/Buff_reg[55]/Q} .original_name {u_mtm_Alu_deserializer/Buff[55]/q}
@file(mtm_Alu.wnm_attrs.tcl) 328: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/Buff_reg[56]/NQ} .original_name {u_mtm_Alu_deserializer/Buff[56]/q}
@file(mtm_Alu.wnm_attrs.tcl) 329: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/Buff_reg[56]/Q} .original_name {u_mtm_Alu_deserializer/Buff[56]/q}
@file(mtm_Alu.wnm_attrs.tcl) 330: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/Buff_reg[57]/NQ} .original_name {u_mtm_Alu_deserializer/Buff[57]/q}
@file(mtm_Alu.wnm_attrs.tcl) 331: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/Buff_reg[57]/Q} .original_name {u_mtm_Alu_deserializer/Buff[57]/q}
@file(mtm_Alu.wnm_attrs.tcl) 332: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/Buff_reg[58]/NQ} .original_name {u_mtm_Alu_deserializer/Buff[58]/q}
@file(mtm_Alu.wnm_attrs.tcl) 333: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/Buff_reg[58]/Q} .original_name {u_mtm_Alu_deserializer/Buff[58]/q}
@file(mtm_Alu.wnm_attrs.tcl) 334: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/Buff_reg[59]/NQ} .original_name {u_mtm_Alu_deserializer/Buff[59]/q}
@file(mtm_Alu.wnm_attrs.tcl) 335: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/Buff_reg[59]/Q} .original_name {u_mtm_Alu_deserializer/Buff[59]/q}
@file(mtm_Alu.wnm_attrs.tcl) 336: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/Buff_reg[60]/NQ} .original_name {u_mtm_Alu_deserializer/Buff[60]/q}
@file(mtm_Alu.wnm_attrs.tcl) 337: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/Buff_reg[60]/Q} .original_name {u_mtm_Alu_deserializer/Buff[60]/q}
@file(mtm_Alu.wnm_attrs.tcl) 338: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/Buff_reg[61]/NQ} .original_name {u_mtm_Alu_deserializer/Buff[61]/q}
@file(mtm_Alu.wnm_attrs.tcl) 339: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/Buff_reg[61]/Q} .original_name {u_mtm_Alu_deserializer/Buff[61]/q}
@file(mtm_Alu.wnm_attrs.tcl) 340: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/Buff_reg[62]/NQ} .original_name {u_mtm_Alu_deserializer/Buff[62]/q}
@file(mtm_Alu.wnm_attrs.tcl) 341: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/Buff_reg[62]/Q} .original_name {u_mtm_Alu_deserializer/Buff[62]/q}
@file(mtm_Alu.wnm_attrs.tcl) 342: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/Buff_reg[63]/NQ} .original_name {u_mtm_Alu_deserializer/Buff[63]/q}
@file(mtm_Alu.wnm_attrs.tcl) 343: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/Buff_reg[63]/Q} .original_name {u_mtm_Alu_deserializer/Buff[63]/q}
@file(mtm_Alu.wnm_attrs.tcl) 344: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/Buff_reg[64]/NQ} .original_name {u_mtm_Alu_deserializer/Buff[64]/q}
@file(mtm_Alu.wnm_attrs.tcl) 345: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/Buff_reg[64]/Q} .original_name {u_mtm_Alu_deserializer/Buff[64]/q}
@file(mtm_Alu.wnm_attrs.tcl) 346: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/Buff_reg[65]/NQ} .original_name {u_mtm_Alu_deserializer/Buff[65]/q}
@file(mtm_Alu.wnm_attrs.tcl) 347: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/Buff_reg[65]/Q} .original_name {u_mtm_Alu_deserializer/Buff[65]/q}
@file(mtm_Alu.wnm_attrs.tcl) 348: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/Buff_reg[66]/NQ} .original_name {u_mtm_Alu_deserializer/Buff[66]/q}
@file(mtm_Alu.wnm_attrs.tcl) 349: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/Buff_reg[66]/Q} .original_name {u_mtm_Alu_deserializer/Buff[66]/q}
@file(mtm_Alu.wnm_attrs.tcl) 350: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/Buff_reg[67]/NQ} .original_name {u_mtm_Alu_deserializer/Buff[67]/q}
@file(mtm_Alu.wnm_attrs.tcl) 351: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/Buff_reg[67]/Q} .original_name {u_mtm_Alu_deserializer/Buff[67]/q}
@file(mtm_Alu.wnm_attrs.tcl) 352: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/Buff_reg[68]/NQ} .original_name {u_mtm_Alu_deserializer/Buff[68]/q}
@file(mtm_Alu.wnm_attrs.tcl) 353: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/Buff_reg[68]/Q} .original_name {u_mtm_Alu_deserializer/Buff[68]/q}
@file(mtm_Alu.wnm_attrs.tcl) 354: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/Buff_reg[69]/NQ} .original_name {u_mtm_Alu_deserializer/Buff[69]/q}
@file(mtm_Alu.wnm_attrs.tcl) 355: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/Buff_reg[69]/Q} .original_name {u_mtm_Alu_deserializer/Buff[69]/q}
@file(mtm_Alu.wnm_attrs.tcl) 356: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/Buff_reg[70]/NQ} .original_name {u_mtm_Alu_deserializer/Buff[70]/q}
@file(mtm_Alu.wnm_attrs.tcl) 357: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/Buff_reg[70]/Q} .original_name {u_mtm_Alu_deserializer/Buff[70]/q}
@file(mtm_Alu.wnm_attrs.tcl) 358: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/Buff_reg[71]/NQ} .original_name {u_mtm_Alu_deserializer/Buff[71]/q}
@file(mtm_Alu.wnm_attrs.tcl) 359: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/Buff_reg[71]/Q} .original_name {u_mtm_Alu_deserializer/Buff[71]/q}
@file(mtm_Alu.wnm_attrs.tcl) 360: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/CTL_reg[0]/NQ} .original_name {u_mtm_Alu_deserializer/CTL[0]/q}
@file(mtm_Alu.wnm_attrs.tcl) 361: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/CTL_reg[0]/Q} .original_name {u_mtm_Alu_deserializer/CTL[0]/q}
@file(mtm_Alu.wnm_attrs.tcl) 362: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/CTL_reg[1]/NQ} .original_name {u_mtm_Alu_deserializer/CTL[1]/q}
@file(mtm_Alu.wnm_attrs.tcl) 363: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/CTL_reg[1]/Q} .original_name {u_mtm_Alu_deserializer/CTL[1]/q}
@file(mtm_Alu.wnm_attrs.tcl) 364: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/CTL_reg[2]/NQ} .original_name {u_mtm_Alu_deserializer/CTL[2]/q}
@file(mtm_Alu.wnm_attrs.tcl) 365: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/CTL_reg[2]/Q} .original_name {u_mtm_Alu_deserializer/CTL[2]/q}
@file(mtm_Alu.wnm_attrs.tcl) 366: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/CTL_reg[3]/NQ} .original_name {u_mtm_Alu_deserializer/CTL[3]/q}
@file(mtm_Alu.wnm_attrs.tcl) 367: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/CTL_reg[3]/Q} .original_name {u_mtm_Alu_deserializer/CTL[3]/q}
@file(mtm_Alu.wnm_attrs.tcl) 368: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/CTL_reg[4]/NQ} .original_name {u_mtm_Alu_deserializer/CTL[4]/q}
@file(mtm_Alu.wnm_attrs.tcl) 369: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/CTL_reg[4]/Q} .original_name {u_mtm_Alu_deserializer/CTL[4]/q}
@file(mtm_Alu.wnm_attrs.tcl) 370: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/CTL_reg[5]/NQ} .original_name {u_mtm_Alu_deserializer/CTL[5]/q}
@file(mtm_Alu.wnm_attrs.tcl) 371: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/CTL_reg[5]/Q} .original_name {u_mtm_Alu_deserializer/CTL[5]/q}
@file(mtm_Alu.wnm_attrs.tcl) 372: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/CTL_reg[6]/NQ} .original_name {u_mtm_Alu_deserializer/CTL[6]/q}
@file(mtm_Alu.wnm_attrs.tcl) 373: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/CTL_reg[6]/Q} .original_name {u_mtm_Alu_deserializer/CTL[6]/q}
@file(mtm_Alu.wnm_attrs.tcl) 374: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/CTL_reg[7]/NQ} .original_name {u_mtm_Alu_deserializer/CTL[7]/q}
@file(mtm_Alu.wnm_attrs.tcl) 375: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/CTL_reg[7]/Q} .original_name {u_mtm_Alu_deserializer/CTL[7]/q}
@file(mtm_Alu.wnm_attrs.tcl) 376: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/bit_counter_reg[0]/NQ} .original_name {u_mtm_Alu_deserializer/bit_counter[0]/q}
@file(mtm_Alu.wnm_attrs.tcl) 377: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/bit_counter_reg[0]/Q} .original_name {u_mtm_Alu_deserializer/bit_counter[0]/q}
@file(mtm_Alu.wnm_attrs.tcl) 378: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/bit_counter_reg[1]/NQ} .original_name {u_mtm_Alu_deserializer/bit_counter[1]/q}
@file(mtm_Alu.wnm_attrs.tcl) 379: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/bit_counter_reg[1]/Q} .original_name {u_mtm_Alu_deserializer/bit_counter[1]/q}
@file(mtm_Alu.wnm_attrs.tcl) 380: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/bit_counter_reg[2]/NQ} .original_name {u_mtm_Alu_deserializer/bit_counter[2]/q}
@file(mtm_Alu.wnm_attrs.tcl) 381: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/bit_counter_reg[2]/Q} .original_name {u_mtm_Alu_deserializer/bit_counter[2]/q}
@file(mtm_Alu.wnm_attrs.tcl) 382: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/byte_counter_reg[0]/NQ} .original_name {u_mtm_Alu_deserializer/byte_counter[0]/q}
@file(mtm_Alu.wnm_attrs.tcl) 383: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/byte_counter_reg[0]/Q} .original_name {u_mtm_Alu_deserializer/byte_counter[0]/q}
@file(mtm_Alu.wnm_attrs.tcl) 384: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/byte_counter_reg[1]/NQ} .original_name {u_mtm_Alu_deserializer/byte_counter[1]/q}
@file(mtm_Alu.wnm_attrs.tcl) 385: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/byte_counter_reg[1]/Q} .original_name {u_mtm_Alu_deserializer/byte_counter[1]/q}
@file(mtm_Alu.wnm_attrs.tcl) 386: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/byte_counter_reg[2]/NQ} .original_name {u_mtm_Alu_deserializer/byte_counter[2]/q}
@file(mtm_Alu.wnm_attrs.tcl) 387: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/byte_counter_reg[2]/Q} .original_name {u_mtm_Alu_deserializer/byte_counter[2]/q}
@file(mtm_Alu.wnm_attrs.tcl) 388: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/byte_counter_reg[3]/NQ} .original_name {u_mtm_Alu_deserializer/byte_counter[3]/q}
@file(mtm_Alu.wnm_attrs.tcl) 389: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/byte_counter_reg[3]/Q} .original_name {u_mtm_Alu_deserializer/byte_counter[3]/q}
@file(mtm_Alu.wnm_attrs.tcl) 390: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/byte_counter_reg[4]/NQ} .original_name {u_mtm_Alu_deserializer/byte_counter[4]/q}
@file(mtm_Alu.wnm_attrs.tcl) 391: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/byte_counter_reg[4]/Q} .original_name {u_mtm_Alu_deserializer/byte_counter[4]/q}
@file(mtm_Alu.wnm_attrs.tcl) 392: set_db pin:mtm_Alu/u_mtm_Alu_deserializer/crc_error_reg/NQ .original_name {u_mtm_Alu_deserializer/crc_error/q}
@file(mtm_Alu.wnm_attrs.tcl) 393: set_db pin:mtm_Alu/u_mtm_Alu_deserializer/crc_error_reg/Q .original_name {u_mtm_Alu_deserializer/crc_error/q}
@file(mtm_Alu.wnm_attrs.tcl) 394: set_db pin:mtm_Alu/u_mtm_Alu_deserializer/op_error_reg/NQ .original_name {u_mtm_Alu_deserializer/op_error/q}
@file(mtm_Alu.wnm_attrs.tcl) 395: set_db pin:mtm_Alu/u_mtm_Alu_deserializer/op_error_reg/Q .original_name {u_mtm_Alu_deserializer/op_error/q}
@file(mtm_Alu.wnm_attrs.tcl) 396: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/state_reg[0]/NQ} .original_name {u_mtm_Alu_deserializer/state[0]/q}
@file(mtm_Alu.wnm_attrs.tcl) 397: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/state_reg[0]/Q} .original_name {u_mtm_Alu_deserializer/state[0]/q}
@file(mtm_Alu.wnm_attrs.tcl) 398: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/state_reg[1]/NQ} .original_name {u_mtm_Alu_deserializer/state[1]/q}
@file(mtm_Alu.wnm_attrs.tcl) 399: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/state_reg[1]/Q} .original_name {u_mtm_Alu_deserializer/state[1]/q}
@file(mtm_Alu.wnm_attrs.tcl) 400: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/state_reg[2]/NQ} .original_name {u_mtm_Alu_deserializer/state[2]/q}
@file(mtm_Alu.wnm_attrs.tcl) 401: set_db {pin:mtm_Alu/u_mtm_Alu_deserializer/state_reg[2]/Q} .original_name {u_mtm_Alu_deserializer/state[2]/q}
@file(mtm_Alu.wnm_attrs.tcl) 402: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/CTL_buff_reg[0]/NQ} .original_name {u_mtm_Alu_serializer/CTL_buff[0]/q}
@file(mtm_Alu.wnm_attrs.tcl) 403: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/CTL_buff_reg[0]/Q} .original_name {u_mtm_Alu_serializer/CTL_buff[0]/q}
@file(mtm_Alu.wnm_attrs.tcl) 404: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/CTL_buff_reg[1]/NQ} .original_name {u_mtm_Alu_serializer/CTL_buff[1]/q}
@file(mtm_Alu.wnm_attrs.tcl) 405: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/CTL_buff_reg[1]/Q} .original_name {u_mtm_Alu_serializer/CTL_buff[1]/q}
@file(mtm_Alu.wnm_attrs.tcl) 406: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/CTL_buff_reg[2]/NQ} .original_name {u_mtm_Alu_serializer/CTL_buff[2]/q}
@file(mtm_Alu.wnm_attrs.tcl) 407: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/CTL_buff_reg[2]/Q} .original_name {u_mtm_Alu_serializer/CTL_buff[2]/q}
@file(mtm_Alu.wnm_attrs.tcl) 408: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/CTL_buff_reg[3]/NQ} .original_name {u_mtm_Alu_serializer/CTL_buff[3]/q}
@file(mtm_Alu.wnm_attrs.tcl) 409: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/CTL_buff_reg[3]/Q} .original_name {u_mtm_Alu_serializer/CTL_buff[3]/q}
@file(mtm_Alu.wnm_attrs.tcl) 410: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/CTL_buff_reg[4]/NQ} .original_name {u_mtm_Alu_serializer/CTL_buff[4]/q}
@file(mtm_Alu.wnm_attrs.tcl) 411: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/CTL_buff_reg[4]/Q} .original_name {u_mtm_Alu_serializer/CTL_buff[4]/q}
@file(mtm_Alu.wnm_attrs.tcl) 412: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/CTL_buff_reg[5]/NQ} .original_name {u_mtm_Alu_serializer/CTL_buff[5]/q}
@file(mtm_Alu.wnm_attrs.tcl) 413: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/CTL_buff_reg[5]/Q} .original_name {u_mtm_Alu_serializer/CTL_buff[5]/q}
@file(mtm_Alu.wnm_attrs.tcl) 414: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/CTL_buff_reg[6]/NQ} .original_name {u_mtm_Alu_serializer/CTL_buff[6]/q}
@file(mtm_Alu.wnm_attrs.tcl) 415: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/CTL_buff_reg[6]/Q} .original_name {u_mtm_Alu_serializer/CTL_buff[6]/q}
@file(mtm_Alu.wnm_attrs.tcl) 416: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/CTL_buff_reg[7]/NQ} .original_name {u_mtm_Alu_serializer/CTL_buff[7]/q}
@file(mtm_Alu.wnm_attrs.tcl) 417: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/CTL_buff_reg[7]/Q} .original_name {u_mtm_Alu_serializer/CTL_buff[7]/q}
@file(mtm_Alu.wnm_attrs.tcl) 418: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/C_buff_reg[0]/NQ} .original_name {u_mtm_Alu_serializer/C_buff[0]/q}
@file(mtm_Alu.wnm_attrs.tcl) 419: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/C_buff_reg[0]/Q} .original_name {u_mtm_Alu_serializer/C_buff[0]/q}
@file(mtm_Alu.wnm_attrs.tcl) 420: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/C_buff_reg[1]/NQ} .original_name {u_mtm_Alu_serializer/C_buff[1]/q}
@file(mtm_Alu.wnm_attrs.tcl) 421: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/C_buff_reg[1]/Q} .original_name {u_mtm_Alu_serializer/C_buff[1]/q}
@file(mtm_Alu.wnm_attrs.tcl) 422: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/C_buff_reg[2]/NQ} .original_name {u_mtm_Alu_serializer/C_buff[2]/q}
@file(mtm_Alu.wnm_attrs.tcl) 423: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/C_buff_reg[2]/Q} .original_name {u_mtm_Alu_serializer/C_buff[2]/q}
@file(mtm_Alu.wnm_attrs.tcl) 424: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/C_buff_reg[3]/NQ} .original_name {u_mtm_Alu_serializer/C_buff[3]/q}
@file(mtm_Alu.wnm_attrs.tcl) 425: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/C_buff_reg[3]/Q} .original_name {u_mtm_Alu_serializer/C_buff[3]/q}
@file(mtm_Alu.wnm_attrs.tcl) 426: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/C_buff_reg[4]/NQ} .original_name {u_mtm_Alu_serializer/C_buff[4]/q}
@file(mtm_Alu.wnm_attrs.tcl) 427: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/C_buff_reg[4]/Q} .original_name {u_mtm_Alu_serializer/C_buff[4]/q}
@file(mtm_Alu.wnm_attrs.tcl) 428: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/C_buff_reg[5]/NQ} .original_name {u_mtm_Alu_serializer/C_buff[5]/q}
@file(mtm_Alu.wnm_attrs.tcl) 429: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/C_buff_reg[5]/Q} .original_name {u_mtm_Alu_serializer/C_buff[5]/q}
@file(mtm_Alu.wnm_attrs.tcl) 430: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/C_buff_reg[6]/NQ} .original_name {u_mtm_Alu_serializer/C_buff[6]/q}
@file(mtm_Alu.wnm_attrs.tcl) 431: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/C_buff_reg[6]/Q} .original_name {u_mtm_Alu_serializer/C_buff[6]/q}
@file(mtm_Alu.wnm_attrs.tcl) 432: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/C_buff_reg[7]/NQ} .original_name {u_mtm_Alu_serializer/C_buff[7]/q}
@file(mtm_Alu.wnm_attrs.tcl) 433: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/C_buff_reg[7]/Q} .original_name {u_mtm_Alu_serializer/C_buff[7]/q}
@file(mtm_Alu.wnm_attrs.tcl) 434: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/C_buff_reg[8]/NQ} .original_name {u_mtm_Alu_serializer/C_buff[8]/q}
@file(mtm_Alu.wnm_attrs.tcl) 435: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/C_buff_reg[8]/Q} .original_name {u_mtm_Alu_serializer/C_buff[8]/q}
@file(mtm_Alu.wnm_attrs.tcl) 436: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/C_buff_reg[9]/NQ} .original_name {u_mtm_Alu_serializer/C_buff[9]/q}
@file(mtm_Alu.wnm_attrs.tcl) 437: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/C_buff_reg[9]/Q} .original_name {u_mtm_Alu_serializer/C_buff[9]/q}
@file(mtm_Alu.wnm_attrs.tcl) 438: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/C_buff_reg[10]/NQ} .original_name {u_mtm_Alu_serializer/C_buff[10]/q}
@file(mtm_Alu.wnm_attrs.tcl) 439: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/C_buff_reg[10]/Q} .original_name {u_mtm_Alu_serializer/C_buff[10]/q}
@file(mtm_Alu.wnm_attrs.tcl) 440: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/C_buff_reg[11]/NQ} .original_name {u_mtm_Alu_serializer/C_buff[11]/q}
@file(mtm_Alu.wnm_attrs.tcl) 441: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/C_buff_reg[11]/Q} .original_name {u_mtm_Alu_serializer/C_buff[11]/q}
@file(mtm_Alu.wnm_attrs.tcl) 442: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/C_buff_reg[12]/NQ} .original_name {u_mtm_Alu_serializer/C_buff[12]/q}
@file(mtm_Alu.wnm_attrs.tcl) 443: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/C_buff_reg[12]/Q} .original_name {u_mtm_Alu_serializer/C_buff[12]/q}
@file(mtm_Alu.wnm_attrs.tcl) 444: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/C_buff_reg[13]/NQ} .original_name {u_mtm_Alu_serializer/C_buff[13]/q}
@file(mtm_Alu.wnm_attrs.tcl) 445: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/C_buff_reg[13]/Q} .original_name {u_mtm_Alu_serializer/C_buff[13]/q}
@file(mtm_Alu.wnm_attrs.tcl) 446: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/C_buff_reg[14]/NQ} .original_name {u_mtm_Alu_serializer/C_buff[14]/q}
@file(mtm_Alu.wnm_attrs.tcl) 447: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/C_buff_reg[14]/Q} .original_name {u_mtm_Alu_serializer/C_buff[14]/q}
@file(mtm_Alu.wnm_attrs.tcl) 448: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/C_buff_reg[15]/NQ} .original_name {u_mtm_Alu_serializer/C_buff[15]/q}
@file(mtm_Alu.wnm_attrs.tcl) 449: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/C_buff_reg[15]/Q} .original_name {u_mtm_Alu_serializer/C_buff[15]/q}
@file(mtm_Alu.wnm_attrs.tcl) 450: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/C_buff_reg[16]/NQ} .original_name {u_mtm_Alu_serializer/C_buff[16]/q}
@file(mtm_Alu.wnm_attrs.tcl) 451: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/C_buff_reg[16]/Q} .original_name {u_mtm_Alu_serializer/C_buff[16]/q}
@file(mtm_Alu.wnm_attrs.tcl) 452: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/C_buff_reg[17]/NQ} .original_name {u_mtm_Alu_serializer/C_buff[17]/q}
@file(mtm_Alu.wnm_attrs.tcl) 453: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/C_buff_reg[17]/Q} .original_name {u_mtm_Alu_serializer/C_buff[17]/q}
@file(mtm_Alu.wnm_attrs.tcl) 454: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/C_buff_reg[18]/NQ} .original_name {u_mtm_Alu_serializer/C_buff[18]/q}
@file(mtm_Alu.wnm_attrs.tcl) 455: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/C_buff_reg[18]/Q} .original_name {u_mtm_Alu_serializer/C_buff[18]/q}
@file(mtm_Alu.wnm_attrs.tcl) 456: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/C_buff_reg[19]/NQ} .original_name {u_mtm_Alu_serializer/C_buff[19]/q}
@file(mtm_Alu.wnm_attrs.tcl) 457: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/C_buff_reg[19]/Q} .original_name {u_mtm_Alu_serializer/C_buff[19]/q}
@file(mtm_Alu.wnm_attrs.tcl) 458: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/C_buff_reg[20]/NQ} .original_name {u_mtm_Alu_serializer/C_buff[20]/q}
@file(mtm_Alu.wnm_attrs.tcl) 459: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/C_buff_reg[20]/Q} .original_name {u_mtm_Alu_serializer/C_buff[20]/q}
@file(mtm_Alu.wnm_attrs.tcl) 460: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/C_buff_reg[21]/NQ} .original_name {u_mtm_Alu_serializer/C_buff[21]/q}
@file(mtm_Alu.wnm_attrs.tcl) 461: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/C_buff_reg[21]/Q} .original_name {u_mtm_Alu_serializer/C_buff[21]/q}
@file(mtm_Alu.wnm_attrs.tcl) 462: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/C_buff_reg[22]/NQ} .original_name {u_mtm_Alu_serializer/C_buff[22]/q}
@file(mtm_Alu.wnm_attrs.tcl) 463: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/C_buff_reg[22]/Q} .original_name {u_mtm_Alu_serializer/C_buff[22]/q}
@file(mtm_Alu.wnm_attrs.tcl) 464: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/C_buff_reg[23]/NQ} .original_name {u_mtm_Alu_serializer/C_buff[23]/q}
@file(mtm_Alu.wnm_attrs.tcl) 465: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/C_buff_reg[23]/Q} .original_name {u_mtm_Alu_serializer/C_buff[23]/q}
@file(mtm_Alu.wnm_attrs.tcl) 466: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/C_buff_reg[24]/NQ} .original_name {u_mtm_Alu_serializer/C_buff[24]/q}
@file(mtm_Alu.wnm_attrs.tcl) 467: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/C_buff_reg[24]/Q} .original_name {u_mtm_Alu_serializer/C_buff[24]/q}
@file(mtm_Alu.wnm_attrs.tcl) 468: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/C_buff_reg[25]/NQ} .original_name {u_mtm_Alu_serializer/C_buff[25]/q}
@file(mtm_Alu.wnm_attrs.tcl) 469: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/C_buff_reg[25]/Q} .original_name {u_mtm_Alu_serializer/C_buff[25]/q}
@file(mtm_Alu.wnm_attrs.tcl) 470: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/C_buff_reg[26]/NQ} .original_name {u_mtm_Alu_serializer/C_buff[26]/q}
@file(mtm_Alu.wnm_attrs.tcl) 471: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/C_buff_reg[26]/Q} .original_name {u_mtm_Alu_serializer/C_buff[26]/q}
@file(mtm_Alu.wnm_attrs.tcl) 472: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/C_buff_reg[27]/NQ} .original_name {u_mtm_Alu_serializer/C_buff[27]/q}
@file(mtm_Alu.wnm_attrs.tcl) 473: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/C_buff_reg[27]/Q} .original_name {u_mtm_Alu_serializer/C_buff[27]/q}
@file(mtm_Alu.wnm_attrs.tcl) 474: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/C_buff_reg[28]/NQ} .original_name {u_mtm_Alu_serializer/C_buff[28]/q}
@file(mtm_Alu.wnm_attrs.tcl) 475: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/C_buff_reg[28]/Q} .original_name {u_mtm_Alu_serializer/C_buff[28]/q}
@file(mtm_Alu.wnm_attrs.tcl) 476: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/C_buff_reg[29]/NQ} .original_name {u_mtm_Alu_serializer/C_buff[29]/q}
@file(mtm_Alu.wnm_attrs.tcl) 477: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/C_buff_reg[29]/Q} .original_name {u_mtm_Alu_serializer/C_buff[29]/q}
@file(mtm_Alu.wnm_attrs.tcl) 478: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/C_buff_reg[30]/NQ} .original_name {u_mtm_Alu_serializer/C_buff[30]/q}
@file(mtm_Alu.wnm_attrs.tcl) 479: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/C_buff_reg[30]/Q} .original_name {u_mtm_Alu_serializer/C_buff[30]/q}
@file(mtm_Alu.wnm_attrs.tcl) 480: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/C_buff_reg[31]/NQ} .original_name {u_mtm_Alu_serializer/C_buff[31]/q}
@file(mtm_Alu.wnm_attrs.tcl) 481: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/C_buff_reg[31]/Q} .original_name {u_mtm_Alu_serializer/C_buff[31]/q}
@file(mtm_Alu.wnm_attrs.tcl) 482: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/bit_counter_reg[0]/NQ} .original_name {u_mtm_Alu_serializer/bit_counter[0]/q}
@file(mtm_Alu.wnm_attrs.tcl) 483: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/bit_counter_reg[0]/Q} .original_name {u_mtm_Alu_serializer/bit_counter[0]/q}
@file(mtm_Alu.wnm_attrs.tcl) 484: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/bit_counter_reg[1]/NQ} .original_name {u_mtm_Alu_serializer/bit_counter[1]/q}
@file(mtm_Alu.wnm_attrs.tcl) 485: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/bit_counter_reg[1]/Q} .original_name {u_mtm_Alu_serializer/bit_counter[1]/q}
@file(mtm_Alu.wnm_attrs.tcl) 486: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/bit_counter_reg[2]/NQ} .original_name {u_mtm_Alu_serializer/bit_counter[2]/q}
@file(mtm_Alu.wnm_attrs.tcl) 487: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/bit_counter_reg[2]/Q} .original_name {u_mtm_Alu_serializer/bit_counter[2]/q}
@file(mtm_Alu.wnm_attrs.tcl) 488: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/bit_counter_reg[3]/NQ} .original_name {u_mtm_Alu_serializer/bit_counter[3]/q}
@file(mtm_Alu.wnm_attrs.tcl) 489: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/bit_counter_reg[3]/Q} .original_name {u_mtm_Alu_serializer/bit_counter[3]/q}
@file(mtm_Alu.wnm_attrs.tcl) 490: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/bit_counter_reg[4]/NQ} .original_name {u_mtm_Alu_serializer/bit_counter[4]/q}
@file(mtm_Alu.wnm_attrs.tcl) 491: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/bit_counter_reg[4]/Q} .original_name {u_mtm_Alu_serializer/bit_counter[4]/q}
@file(mtm_Alu.wnm_attrs.tcl) 492: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/bit_counter_reg[5]/NQ} .original_name {u_mtm_Alu_serializer/bit_counter[5]/q}
@file(mtm_Alu.wnm_attrs.tcl) 493: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/bit_counter_reg[5]/Q} .original_name {u_mtm_Alu_serializer/bit_counter[5]/q}
@file(mtm_Alu.wnm_attrs.tcl) 494: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/bit_counter_reg[6]/NQ} .original_name {u_mtm_Alu_serializer/bit_counter[6]/q}
@file(mtm_Alu.wnm_attrs.tcl) 495: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/bit_counter_reg[6]/Q} .original_name {u_mtm_Alu_serializer/bit_counter[6]/q}
@file(mtm_Alu.wnm_attrs.tcl) 496: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/bit_counter_reg[7]/NQ} .original_name {u_mtm_Alu_serializer/bit_counter[7]/q}
@file(mtm_Alu.wnm_attrs.tcl) 497: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/bit_counter_reg[7]/Q} .original_name {u_mtm_Alu_serializer/bit_counter[7]/q}
@file(mtm_Alu.wnm_attrs.tcl) 498: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/byte_counter_reg[0]/NQ} .original_name {u_mtm_Alu_serializer/byte_counter[0]/q}
@file(mtm_Alu.wnm_attrs.tcl) 499: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/byte_counter_reg[0]/Q} .original_name {u_mtm_Alu_serializer/byte_counter[0]/q}
@file(mtm_Alu.wnm_attrs.tcl) 500: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/byte_counter_reg[1]/NQ} .original_name {u_mtm_Alu_serializer/byte_counter[1]/q}
@file(mtm_Alu.wnm_attrs.tcl) 501: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/byte_counter_reg[1]/Q} .original_name {u_mtm_Alu_serializer/byte_counter[1]/q}
@file(mtm_Alu.wnm_attrs.tcl) 502: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/byte_counter_reg[2]/NQ} .original_name {u_mtm_Alu_serializer/byte_counter[2]/q}
@file(mtm_Alu.wnm_attrs.tcl) 503: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/byte_counter_reg[2]/Q} .original_name {u_mtm_Alu_serializer/byte_counter[2]/q}
@file(mtm_Alu.wnm_attrs.tcl) 504: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/byte_counter_reg[3]/NQ} .original_name {u_mtm_Alu_serializer/byte_counter[3]/q}
@file(mtm_Alu.wnm_attrs.tcl) 505: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/byte_counter_reg[3]/Q} .original_name {u_mtm_Alu_serializer/byte_counter[3]/q}
@file(mtm_Alu.wnm_attrs.tcl) 506: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/byte_counter_reg[4]/NQ} .original_name {u_mtm_Alu_serializer/byte_counter[4]/q}
@file(mtm_Alu.wnm_attrs.tcl) 507: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/byte_counter_reg[4]/Q} .original_name {u_mtm_Alu_serializer/byte_counter[4]/q}
@file(mtm_Alu.wnm_attrs.tcl) 508: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/byte_counter_reg[5]/NQ} .original_name {u_mtm_Alu_serializer/byte_counter[5]/q}
@file(mtm_Alu.wnm_attrs.tcl) 509: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/byte_counter_reg[5]/Q} .original_name {u_mtm_Alu_serializer/byte_counter[5]/q}
@file(mtm_Alu.wnm_attrs.tcl) 510: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/byte_counter_reg[6]/NQ} .original_name {u_mtm_Alu_serializer/byte_counter[6]/q}
@file(mtm_Alu.wnm_attrs.tcl) 511: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/byte_counter_reg[6]/Q} .original_name {u_mtm_Alu_serializer/byte_counter[6]/q}
@file(mtm_Alu.wnm_attrs.tcl) 512: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/byte_counter_reg[7]/NQ} .original_name {u_mtm_Alu_serializer/byte_counter[7]/q}
@file(mtm_Alu.wnm_attrs.tcl) 513: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/byte_counter_reg[7]/Q} .original_name {u_mtm_Alu_serializer/byte_counter[7]/q}
@file(mtm_Alu.wnm_attrs.tcl) 514: set_db pin:mtm_Alu/u_mtm_Alu_serializer/sout_reg/NQ .original_name {u_mtm_Alu_serializer/sout/q}
@file(mtm_Alu.wnm_attrs.tcl) 515: set_db pin:mtm_Alu/u_mtm_Alu_serializer/sout_reg/Q .original_name {u_mtm_Alu_serializer/sout/q}
@file(mtm_Alu.wnm_attrs.tcl) 516: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/state_reg[0]/NQ} .original_name {u_mtm_Alu_serializer/state[0]/q}
@file(mtm_Alu.wnm_attrs.tcl) 517: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/state_reg[0]/Q} .original_name {u_mtm_Alu_serializer/state[0]/q}
@file(mtm_Alu.wnm_attrs.tcl) 518: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/state_reg[1]/NQ} .original_name {u_mtm_Alu_serializer/state[1]/q}
@file(mtm_Alu.wnm_attrs.tcl) 519: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/state_reg[1]/Q} .original_name {u_mtm_Alu_serializer/state[1]/q}
@file(mtm_Alu.wnm_attrs.tcl) 520: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/state_reg[2]/NQ} .original_name {u_mtm_Alu_serializer/state[2]/q}
@file(mtm_Alu.wnm_attrs.tcl) 521: set_db {pin:mtm_Alu/u_mtm_Alu_serializer/state_reg[2]/Q} .original_name {u_mtm_Alu_serializer/state[2]/q}
#@ End verbose source /home/student/moleszkowicz/PPCU_VLSI/PPCU_VLSI_2019_projekt_verilog/synth/RESULTS/mtm_Alu.wnm_attrs.tcl
@file(mtm_Alu.invs_setup.tcl) 34: eval_enc { set edi_pe::pegConsiderMacroLayersUnblocked 1 }
@file(mtm_Alu.invs_setup.tcl) 35: eval_enc { set edi_pe::pegPreRouteWireWidthBasedDensityCalModel 1 }
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
#@ End verbose source /home/student/moleszkowicz/PPCU_VLSI/PPCU_VLSI_2019_projekt_verilog/synth/RESULTS/mtm_Alu.invs_setup.tcl
#@ End verbose source tcl/01_initialize_design.tcl
@file(run_pr_auto.tcl) 2: source tcl/02_connect_power_to_gates.tcl
#@ Begin verbose source tcl/02_connect_power_to_gates.tcl
@file(02_connect_power_to_gates.tcl) 6: source tcl/00_common_settings.tcl
#@ Begin verbose source tcl/00_common_settings.tcl
@file(00_common_settings.tcl) 8: set DESIGN mtm_Alu
@file(00_common_settings.tcl) 10: set_db design_process_node 180
Applying the recommended capacitance filtering threshold values for 180nm process node: total_c_th=5, relative_c_th=0.03 and coupling_c_th=3.
	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
	For postRoute extract_rc_effort_level low extraction, the coupling_c_th value will be used only when the extract_rc_cap_filter_mode parameter of the set_db command is set to relative_and_coupling or relative_or_coupling. Default value of extract_rc_cap_filter_mode parameter in postRoute extraction extract_rc_effort_level low is relative_only.
	The accuracy mode for postRoute extract_rc_effort_level low extraction will be set to 'standard'.
	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in postRoute extraction mode is 'low'.
Updating process node dependent CCOpt properties for the 180nm process node.
@file(00_common_settings.tcl) 11: set_db init_design_uniquify {1}
@file(00_common_settings.tcl) 12: set_db route_design_top_routing_layer 3
@file(00_common_settings.tcl) 14: set reportDir ./timingReports
@file(00_common_settings.tcl) 15: set resultDir ./RESULTS_PR
@file(00_common_settings.tcl) 18: foreach {dir} [list $resultDir $reportDir ] {
  if {[expr ! [file exists $dir]]} { file mkdir $dir }
}
#@ End verbose source tcl/00_common_settings.tcl
@file(02_connect_power_to_gates.tcl) 11: connect_global_net vddd -type pg_pin -pin_base_name vddd -verbose
1882 new pwr-pin connections were made to global net 'vddd'.
@file(02_connect_power_to_gates.tcl) 12: connect_global_net gndd -type pg_pin -pin_base_name gndd -verbose
1882 new gnd-pin connections were made to global net 'gndd'.
@file(02_connect_power_to_gates.tcl) 13: connect_global_net vddb -type pg_pin -pin_base_name vddb -verbose
1882 new pwr-pin connections were made to global net 'vddb'.
@file(02_connect_power_to_gates.tcl) 14: connect_global_net gndb -type pg_pin -pin_base_name gndb -verbose
1882 new gnd-pin connections were made to global net 'gndb'.
#@ End verbose source tcl/02_connect_power_to_gates.tcl
@file(run_pr_auto.tcl) 3: source tcl/03_create_floorplan.tcl
#@ Begin verbose source tcl/03_create_floorplan.tcl
@file(03_create_floorplan.tcl) 4: source tcl/00_common_settings.tcl
#@ Begin verbose source tcl/00_common_settings.tcl
@file(00_common_settings.tcl) 8: set DESIGN mtm_Alu
@file(00_common_settings.tcl) 10: set_db design_process_node 180
Applying the recommended capacitance filtering threshold values for 180nm process node: total_c_th=5, relative_c_th=0.03 and coupling_c_th=3.
	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
	For postRoute extract_rc_effort_level low extraction, the coupling_c_th value will be used only when the extract_rc_cap_filter_mode parameter of the set_db command is set to relative_and_coupling or relative_or_coupling. Default value of extract_rc_cap_filter_mode parameter in postRoute extraction extract_rc_effort_level low is relative_only.
	The accuracy mode for postRoute extract_rc_effort_level low extraction will be set to 'standard'.
	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in postRoute extraction mode is 'low'.
Updating process node dependent CCOpt properties for the 180nm process node.
@file(00_common_settings.tcl) 11: set_db init_design_uniquify {1}
@file(00_common_settings.tcl) 12: set_db route_design_top_routing_layer 3
@file(00_common_settings.tcl) 14: set reportDir ./timingReports
@file(00_common_settings.tcl) 15: set resultDir ./RESULTS_PR
@file(00_common_settings.tcl) 18: foreach {dir} [list $resultDir $reportDir ] {
  if {[expr ! [file exists $dir]]} { file mkdir $dir }
}
#@ End verbose source tcl/00_common_settings.tcl
@file(03_create_floorplan.tcl) 12: create_floorplan -site CoreSite -core_density_size 1.0 0.7 20.0 20.0 20.0 20.0
Adjusting coreMargin left    to finFet grid (PlacementGrid) : after adjusting :20.48
Adjusting coreMargin bottom  to finFet grid (PlacementGrid) : after adjusting :20.48
Adjusting coreMargin right   to finFet grid (PlacementGrid) : after adjusting :20.48
Adjusting coreMargin top     to finFet grid (PlacementGrid) : after adjusting :20.48
Adjust ME6 preferred direction offset from 0.46 to 0.
Generated pitch 1.92 in ME6 is different from 2.2 defined in technology file in preferred direction.
Generated pitch 0.64 in ME5 is different from 0.56 defined in technology file in preferred direction.
Generated pitch 0.64 in ME3 is different from 0.56 defined in technology file in preferred direction.
@file(03_create_floorplan.tcl) 32: add_rings -nets {vddd gndd} -type core_rings -follow core -layer {top ME3 bottom ME3 left ME4 right ME4} -width {top 5 bottom 5 left 5 right 5} -spacing {top 0.28 bottom 0.28 left 0.28 right 0.28} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -extend_corners {lt rt lb rb } -threshold 0 -jog_distance 0 -snap_wire_center_to_grid none
#% Begin add_rings (date=09/08 10:35:03, mem=680.6M)

Ring generation is complete.
vias are now being generated.
addRing created 8 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   ME3  |        4       |       NA       |
|   VI3  |        8       |        0       |
|   ME4  |        4       |       NA       |
+--------+----------------+----------------+
#% End add_rings (date=09/08 10:35:03, total cpu=0:00:00.0, real=0:00:00.0, peak res=680.6M, current mem=624.0M)
@file(03_create_floorplan.tcl) 34: add_rings -nets {vddb gndb} -type core_rings -follow core -layer {top ME3 bottom ME3 left ME4 right ME4} -width {top 2 bottom 2 left 2 right 2} -spacing {top 0.28 bottom 0.28 left 0.28 right 0.28} -offset {top 13 bottom 13 left 13 right 13} -center 0 -extend_corners {lt rt lb rb } -threshold 0 -jog_distance 0 -snap_wire_center_to_grid none
#% Begin add_rings (date=09/08 10:35:03, mem=624.0M)

Ring generation is complete.
vias are now being generated.
addRing created 8 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   ME3  |        4       |       NA       |
|   VI3  |        8       |        0       |
|   ME4  |        4       |       NA       |
+--------+----------------+----------------+
#% End add_rings (date=09/08 10:35:03, total cpu=0:00:00.0, real=0:00:00.0, peak res=624.0M, current mem=624.0M)
@file(03_create_floorplan.tcl) 43: eval_legacy { addStripe -nets {vddd gndd} -layer ME4 -direction vertical -width 5 -spacing 0.28 -number_of_sets 1 -start_from left -start_offset 137 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit ME6 -padcore_ring_bottom_layer_limit ME1 -block_ring_top_layer_limit ME6 -block_ring_bottom_layer_limit ME1 -use_wire_group 0 -snap_wire_center_to_grid None -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape } }

Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
Stripe generation is complete.
vias are now being generated.
addStripe created 2 wires.
ViaGen created 4 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   VI3  |        4       |        0       |
|   ME4  |        2       |       NA       |
+--------+----------------+----------------+
@file(03_create_floorplan.tcl) 45: eval_legacy { addStripe -nets {vddd gndd} -layer ME5 -direction horizontal -width 5 -spacing 0.28 -number_of_sets 1 -start_from bottom -start_offset 136 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit ME6 -padcore_ring_bottom_layer_limit ME1 -block_ring_top_layer_limit ME6 -block_ring_bottom_layer_limit ME1 -use_wire_group 0 -snap_wire_center_to_grid None -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape } } 

Starting stripe generation ...
Non-Default Mode Option Settings :
  -trim_antenna_max_distance  0.00
Stripe generation is complete.
vias are now being generated.
addStripe created 2 wires.
ViaGen created 6 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   VI4  |        6       |        0       |
|   ME5  |        2       |       NA       |
+--------+----------------+----------------+
@file(03_create_floorplan.tcl) 59: route_special -connect {core_pin} -layer_change_range { ME1(1) ME6(6) } -block_pin_target {nearest_target} -core_pin_target {first_after_row_end} -allow_jogging 0 -crossover_via_layer_range { ME1(1) ME6(6) } -nets { vddd gndd vddb gndb } -allow_layer_change 1 -target_via_layer_range { ME1(1) ME6(6) }
#% Begin route_special (date=09/08 10:35:03, mem=624.7M)
**WARN: (IMPSR-4058):	Route_special option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
*** Begin SPECIAL ROUTE on Sun Sep  8 10:35:03 2019 ***
SPECIAL ROUTE ran on directory: /home/student/moleszkowicz/PPCU_VLSI/PPCU_VLSI_2019_projekt_verilog/pr
SPECIAL ROUTE ran on machine: cadence212 (Linux 2.6.32-754.6.3.el6.x86_64 Xeon 1000Mhz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "vddd gndd vddb gndb"
routeSpecial set to true
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectBlockPin set to false
srouteConnectConverterPin set to false
srouteConnectPadPin set to false
srouteConnectStripe set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 6
srouteFollowCorePinEnd set to 3
srouteFollowPadPin set to false
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteStraightConnections set to "straightWithChanges"
srouteTopLayerLimit set to 6
srouteTopTargetLayerLimit set to 6
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1557.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
**WARN: (IMPSR-4302):	Cap-table is found in the design, so the same information from the technology file will be ignored.
Read in 11 layers, 6 routing layers, 0 overlap layer
Read in 107 macros, 28 used
Read in 28 components
  28 core components: 28 unplaced, 0 placed, 0 fixed
Read in 16 physical pins
  16 physical pins: 0 unplaced, 0 placed, 16 fixed
Read in 4 logical pins
Read in 4 nets
Read in 4 special nets, 4 routed
Read in 128 terminals
4 nets selected.

Begin power routing ...
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of Core ports routed: 296
  Number of Followpin connections: 148
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1560.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 16 io pins ...
 Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
**WARN: (IMPTR-2108):	For layer M6, the gaps of 168 out of 168 tracks are narrower than 2.200um (space 1.000 + width 1.200).
Type 'man IMPTR-2108' for more detail.
 As a result, your trialRoute congestion could be incorrect.
Pin and blockage extraction finished

sroute created 444 wires.
ViaGen created 1182 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   ME1  |       444      |       NA       |
|   VI1  |       394      |        0       |
|   VI2  |       394      |        0       |
|   VI3  |       394      |        0       |
+--------+----------------+----------------+
#% End route_special (date=09/08 10:35:03, total cpu=0:00:00.1, real=0:00:00.0, peak res=638.3M, current mem=638.3M)
@file(03_create_floorplan.tcl) 74: read_io_file mtm_Alu.save.io 
Reading IO assignment file "mtm_Alu.save.io" ...
#@ End verbose source tcl/03_create_floorplan.tcl
@file(run_pr_auto.tcl) 4: source tcl/04_pre_place_timing_check.tcl
#@ Begin verbose source tcl/04_pre_place_timing_check.tcl
@file(04_pre_place_timing_check.tcl) 6: source tcl/00_common_settings.tcl
#@ Begin verbose source tcl/00_common_settings.tcl
@file(00_common_settings.tcl) 8: set DESIGN mtm_Alu
@file(00_common_settings.tcl) 10: set_db design_process_node 180
Applying the recommended capacitance filtering threshold values for 180nm process node: total_c_th=5, relative_c_th=0.03 and coupling_c_th=3.
	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
	For postRoute extract_rc_effort_level low extraction, the coupling_c_th value will be used only when the extract_rc_cap_filter_mode parameter of the set_db command is set to relative_and_coupling or relative_or_coupling. Default value of extract_rc_cap_filter_mode parameter in postRoute extraction extract_rc_effort_level low is relative_only.
	The accuracy mode for postRoute extract_rc_effort_level low extraction will be set to 'standard'.
	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in postRoute extraction mode is 'low'.
Updating process node dependent CCOpt properties for the 180nm process node.
@file(00_common_settings.tcl) 11: set_db init_design_uniquify {1}
@file(00_common_settings.tcl) 12: set_db route_design_top_routing_layer 3
@file(00_common_settings.tcl) 14: set reportDir ./timingReports
@file(00_common_settings.tcl) 15: set resultDir ./RESULTS_PR
@file(00_common_settings.tcl) 18: foreach {dir} [list $resultDir $reportDir ] {
  if {[expr ! [file exists $dir]]} { file mkdir $dir }
}
#@ End verbose source tcl/00_common_settings.tcl
@file(04_pre_place_timing_check.tcl) 9: set_db timing_analysis_type ocv
@file(04_pre_place_timing_check.tcl) 10: set_db timing_analysis_cppr both
@file(04_pre_place_timing_check.tcl) 11: check_timing
###############################################################
#  Generated by:      Cadence Innovus 17.13-s098_1
#  OS:                Linux x86_64(Host ID cadence212)
#  Generated on:      Sun Sep  8 10:35:03 2019
#  Design:            mtm_Alu
#  Command:           check_timing
###############################################################
#################################################################################
# Design Stage: PreRoute
# Design Name: mtm_Alu
# Design Mode: 180nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=822.414)
AAE DB initialization (MEM=851.031 CPU=0:00:00.1 REAL=0:00:00.0) 
Total number of fetched objects 2187
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=1063.48 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=966.113 CPU=0:00:00.6 REAL=0:00:00.0)
    -------------------------------------------------------------------------------  
    -------------------------------------------------------------------------------  
                                 TIMING CHECK SUMMARY                                
    -------------------------------------------------------------------------------  
                                    TIMING CHECK SUMMARY                                
    -------------------------------------------------------------------------------  
     Warning                            Warning Description              Number of   
                                                                         Warnings    
  Warning                            Warning Description              Number of   
                                                                         Warnings    
    -------------------------------------------------------------------------------  
    -------------------------------------------------------------------------------  
    ideal_clock_waveform     Clock waveform is ideal                    1
    no_drive                 No drive assertion                         3
    -------------------------------------------------------------------------------
@file(04_pre_place_timing_check.tcl) 12: time_design -pre_place -report_prefix 04_preplace -report_dir $reportDir
Info: The option -ignoreNetLoad is different with the value of internal variable, sync the option -ignoreNetLoad to true based on the value of internal variable.
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
#################################################################################
# Design Stage: PreRoute
# Design Name: mtm_Alu
# Design Mode: 180nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=901.539)
Total number of fetched objects 2187
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=968.312 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=968.312 CPU=0:00:00.3 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:00:14.4 mem=968.3M)

------------------------------------------------------------
         time_design Summary                             
------------------------------------------------------------

Setup views included:
 WC_av 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  6.139  |  6.139  |  7.720  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   258   |   257   |   258   |
+--------------------+---------+---------+---------+

Density: 0.000%
------------------------------------------------------------
Set Using Default Delay Limit as 1000.
Resetting back High Fanout Nets as non-ideal
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Reported timing to dir ./timingReports
Total CPU time: 0.55 sec
Total Real time: 1.0 sec
Total Memory Usage: 868.527344 Mbytes
#@ End verbose source tcl/04_pre_place_timing_check.tcl
@file(run_pr_auto.tcl) 5: source tcl/05_place_standard_cells.tcl
#@ Begin verbose source tcl/05_place_standard_cells.tcl
@file(05_place_standard_cells.tcl) 6: source tcl/00_common_settings.tcl
#@ Begin verbose source tcl/00_common_settings.tcl
@file(00_common_settings.tcl) 8: set DESIGN mtm_Alu
@file(00_common_settings.tcl) 10: set_db design_process_node 180
Applying the recommended capacitance filtering threshold values for 180nm process node: total_c_th=5, relative_c_th=0.03 and coupling_c_th=3.
	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
	For postRoute extract_rc_effort_level low extraction, the coupling_c_th value will be used only when the extract_rc_cap_filter_mode parameter of the set_db command is set to relative_and_coupling or relative_or_coupling. Default value of extract_rc_cap_filter_mode parameter in postRoute extraction extract_rc_effort_level low is relative_only.
	The accuracy mode for postRoute extract_rc_effort_level low extraction will be set to 'standard'.
	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in postRoute extraction mode is 'low'.
Updating process node dependent CCOpt properties for the 180nm process node.
@file(00_common_settings.tcl) 11: set_db init_design_uniquify {1}
@file(00_common_settings.tcl) 12: set_db route_design_top_routing_layer 3
@file(00_common_settings.tcl) 14: set reportDir ./timingReports
@file(00_common_settings.tcl) 15: set resultDir ./RESULTS_PR
@file(00_common_settings.tcl) 18: foreach {dir} [list $resultDir $reportDir ] {
  if {[expr ! [file exists $dir]]} { file mkdir $dir }
}
#@ End verbose source tcl/00_common_settings.tcl
@file(05_place_standard_cells.tcl) 8: place_opt_design -report_prefix 05_place_opt -report_dir $reportDir
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
*** Starting GigaPlace ***
**INFO: user set placement options
setPlaceMode -place_global_reorder_scan false
setPlaceMode -place_global_reorder_scan false
**INFO: user set opt options

#optDebug: fT-E <X 1 0 0 0>
*** Start delete_buffer_trees ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 124 instances (buffers/inverters) removed
*** Finish delete_buffer_trees (0:00:00.1) ***
Deleted 0 physical inst  (cell - / prefix -).
No user setting net weight.
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
Scan chains were not defined.
#std cell=1763 (0 fixed + 1763 movable) #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=1811 #term=5966 #term/net=3.29, #fixedIo=4, #floatIo=0, #fixedPin=0, #floatPin=4
stdCell: 1763 single + 0 double + 0 multi
Total standard cell length = 9.1361 (mm), area = 0.0526 (mm^2)
Estimated cell power/ground rail width = 0.540 um
Average module density = 0.659.
Density for the design = 0.659.
       = stdcell_area 12689 sites (52624 um^2) / alloc_area 19255 sites (79854 um^2).
Pin Density = 0.3090.
            = total # of pins 5966 / total area 19306.
=== lastAutoLevel = 7 
Total number of fetched objects 2068
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=967.301 CPU=0:00:00.2 REAL=0:00:01.0)
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 3.250e+03 (1.85e+03 1.40e+03)
              Est.  stn bbox = 4.495e+03 (2.53e+03 1.97e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 912.5M
Iteration  2: Total net bbox = 3.250e+03 (1.85e+03 1.40e+03)
              Est.  stn bbox = 4.495e+03 (2.53e+03 1.97e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 912.5M
Total number of fetched objects 2068
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=989.309 CPU=0:00:00.2 REAL=0:00:00.0)
Iteration  3: Total net bbox = 2.440e+03 (1.44e+03 9.97e+02)
              Est.  stn bbox = 3.669e+03 (2.12e+03 1.55e+03)
              cpu = 0:00:00.8 real = 0:00:00.0 mem = 938.5M
Iteration  4: Total net bbox = 2.652e+04 (1.31e+04 1.34e+04)
              Est.  stn bbox = 3.232e+04 (1.55e+04 1.68e+04)
              cpu = 0:00:02.5 real = 0:00:03.0 mem = 938.5M
Iteration  5: Total net bbox = 2.652e+04 (1.31e+04 1.34e+04)
              Est.  stn bbox = 3.232e+04 (1.55e+04 1.68e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 938.5M
Iteration  6: Total net bbox = 4.017e+04 (1.86e+04 2.16e+04)
              Est.  stn bbox = 4.977e+04 (2.23e+04 2.75e+04)
              cpu = 0:00:01.8 real = 0:00:02.0 mem = 938.5M

[NR-eGR] Detected a user setting of 'route_design_top_routing_layer 3' which was translated to 'set_db route_early_global_top_routing_layer 3'.
Iteration  7: Total net bbox = 4.404e+04 (2.10e+04 2.30e+04)
              Est.  stn bbox = 5.446e+04 (2.53e+04 2.92e+04)
              cpu = 0:00:01.4 real = 0:00:01.0 mem = 939.5M
Iteration  8: Total net bbox = 4.404e+04 (2.10e+04 2.30e+04)
              Est.  stn bbox = 5.446e+04 (2.53e+04 2.92e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 939.5M
Iteration  9: Total net bbox = 4.617e+04 (2.24e+04 2.38e+04)
              Est.  stn bbox = 5.637e+04 (2.66e+04 2.98e+04)
              cpu = 0:00:02.2 real = 0:00:02.0 mem = 939.5M
Iteration 10: Total net bbox = 4.745e+04 (2.31e+04 2.44e+04)
              Est.  stn bbox = 5.775e+04 (2.73e+04 3.04e+04)
              cpu = 0:00:04.4 real = 0:00:04.0 mem = 939.5M
Iteration 11: Total net bbox = 4.745e+04 (2.31e+04 2.44e+04)
              Est.  stn bbox = 5.775e+04 (2.73e+04 3.04e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 939.5M
Finished Global Placement (cpu=0:00:11.1, real=0:00:11.0, mem=939.5M)
Info: 0 clock gating cells identified, 0 (on average) moved 0/3
*** Starting place_detail (0:00:26.2 mem=939.5M) ***
Total net bbox length = 4.745e+04 (2.308e+04 2.437e+04) (ext = 3.130e+02)
Move report: Detail placement moves 1763 insts, mean move: 3.37 um, max move: 47.34 um
	Max move on inst (u_mtm_Alu_deserializer/g9390): (92.01, 110.19) --> (47.12, 112.64)
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 939.5MB
Summary Report:
Instances move: 1763 (out of 1763 movable)
Instances flipped: 0
Mean displacement: 3.37 um
Max displacement: 47.34 um (Instance: u_mtm_Alu_deserializer/g9390) (92.009, 110.191) -> (47.12, 112.64)
	Length: 4 sites, height: 1 rows, site name: CoreSite, cell type: UCL_AOI21
Total net bbox length = 4.786e+04 (2.303e+04 2.483e+04) (ext = 3.074e+02)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 939.5MB
*** Finished place_detail (0:00:26.4 mem=939.5M) ***
*** Finished Initial Placement (cpu=0:00:11.7, real=0:00:13.0, mem=939.5M) ***
UM:  flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   final
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   global_place
Starting congestion repair ...
[NR-eGR] Detected a user setting of 'route_design_top_routing_layer 3' which was translated to 'set_db route_early_global_top_routing_layer 3'.
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 3
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=4020 numPGBlocks=1604 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=1811  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 1811 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=480  L2=640  L3=640
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1811 net(s) in layer range [2, 3]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 18.93% V. EstWL: 5.637312e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon         OverCon         OverCon            
[NR-eGR]                 #Gcell          #Gcell          #Gcell     %Gcell
[NR-eGR] Layer            (1-4)           (5-8)           (9-9)    OverCon 
[NR-eGR] ------------------------------------------------------------------
[NR-eGR] Layer1       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2     383(12.44%)      26( 0.84%)       1( 0.03%)   (13.32%) 
[NR-eGR] Layer3       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] ------------------------------------------------------------------
[NR-eGR] Total      383( 6.38%)      26( 0.43%)       1( 0.02%)   ( 6.83%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 12.78% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 17.63% V
Local HotSpot Analysis: normalized max congestion hotspot area = 8.00, normalized total congestion hotspot area = 32.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(ME1)(F) length: 0.000000e+00um, number of vias: 5962
[NR-eGR] Layer2(ME2)(V) length: 3.260785e+04um, number of vias: 10409
[NR-eGR] Layer3(ME3)(H) length: 3.133784e+04um, number of vias: 0
[NR-eGR] Total length: 6.394569e+04um, number of vias: 16371
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 3.473260e+03um 
[NR-eGR] --------------------------------------------------------------------------
End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
***** Total cpu  0:0:12
***** Total real time  0:0:13
**place_design ... cpu = 0: 0:12, real = 0: 0:13, mem = 906.2M **
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   final
UM: Capturing floorplan image ...
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:          13.8             15                                      place_design
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
**opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 697.9M, totSessionCpu=0:00:27 **
Added -handlePreroute to trialRouteMode
*** opt_design -pre_cts ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.1
Hold Target Slack: user slack 0
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=908.2M)
Extraction called for design 'mtm_Alu' of instances=1763 and nets=2073 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design mtm_Alu.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 902.156M)
#################################################################################
# Design Stage: PreRoute
# Design Name: mtm_Alu
# Design Mode: 180nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=934.156)
Total number of fetched objects 2068
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=975.93 CPU=0:00:00.5 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=975.93 CPU=0:00:00.6 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.7 real=0:00:00.0 totSessionCpu=0:00:27.9 mem=975.9M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_av 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  3.667  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   258   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      9 (9)       |   -0.353   |      9 (9)       |
|   max_tran     |     7 (403)      |   -6.828   |     7 (403)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 65.726%
------------------------------------------------------------
**opt_design ... cpu = 0:00:01, real = 0:00:00, mem = 735.6M, totSessionCpu=0:00:28 **
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 911.2M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 911.2M) ***
The useful skew maximum allowed delay is: 0.3
Info: 1 clock net  excluded from IPO operation.

Footprint cell infomation for calculating maxBufDist
*info: There are 3 candidate Buffer cells
*info: There are 3 candidate Inverter cells


Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
[NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[NR-eGR] Detected a user setting of 'route_design_top_routing_layer 3' which was translated to 'set_db route_early_global_top_routing_layer 3'.
[NR-eGR] Started earlyGlobalRoute kernel
[NR-eGR] Initial Peak syMemory usage = 970.9 MB
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 3
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=4020 numPGBlocks=1604 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=1811  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 1811 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=480  L2=640  L3=640
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1811 net(s) in layer range [2, 3]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 17.85% V. EstWL: 5.701248e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon         OverCon         OverCon         OverCon            
[NR-eGR]                 #Gcell          #Gcell          #Gcell          #Gcell     %Gcell
[NR-eGR] Layer            (1-2)           (3-4)           (5-6)           (7-8)    OverCon 
[NR-eGR] ---------------------------------------------------------------------------------
[NR-eGR] Layer1       0( 0.00%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2     272( 8.84%)      79( 2.57%)      16( 0.52%)       3( 0.10%)   (12.02%) 
[NR-eGR] Layer3       0( 0.00%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------------------------
[NR-eGR] Total      272( 4.53%)      79( 1.32%)      16( 0.27%)       3( 0.05%)   ( 6.16%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 11.50% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 15.46% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(ME1)(F) length: 0.000000e+00um, number of vias: 5517
[NR-eGR] Layer2(ME2)(V) length: 3.283592e+04um, number of vias: 10138
[NR-eGR] Layer3(ME3)(H) length: 3.146968e+04um, number of vias: 0
[NR-eGR] Total length: 6.430560e+04um, number of vias: 15655
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 3.643170e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 938.9 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.12 seconds
Extraction called for design 'mtm_Alu' of instances=1763 and nets=2073 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design mtm_Alu.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 938.852M)
#################################################################################
# Design Stage: PreRoute
# Design Name: mtm_Alu
# Design Mode: 180nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=965.07)
Total number of fetched objects 2068
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=993.039 CPU=0:00:00.5 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=993.039 CPU=0:00:00.6 REAL=0:00:00.0)
Begin: GigaOpt high fanout net optimization
Info: 1 clock net  excluded from IPO operation.
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    65.73%|        -|   0.100|   0.000|   0:00:00.0| 1104.4M|
|    65.73%|        -|   0.100|   0.000|   0:00:00.0| 1104.4M|
+----------+---------+--------+--------+------------+--------+

*** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1104.4M) ***
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Info: 1 clock net  excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    80|   620|    -7.62|    14|    14|    -0.39|     0|     0|     0|     0|     3.68|     0.00|       0|       0|       0|  65.73|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     3.73|     0.00|      14|       6|       5|  66.32| 0:00:01.0|  1106.4M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     3.73|     0.00|       0|       0|       0|  66.32| 0:00:00.0|  1106.4M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.4 real=0:00:01.0 mem=1106.4M) ***

End: GigaOpt DRV Optimization
GigaOpt DRV: restore maxLocalDensity to 0.98
**opt_design ... cpu = 0:00:04, real = 0:00:04, mem = 773.3M, totSessionCpu=0:00:31 **
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 4 special nets excluded.
*info: 5 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+----------+------------+--------+----------+---------+------------------------------------------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|                   End Point                    |
+--------+--------+----------+------------+--------+----------+---------+------------------------------------------------+
|   0.000|   0.000|    66.32%|   0:00:00.0| 1108.2M|     WC_av|       NA| NA                                             |
+--------+--------+----------+------------+--------+----------+---------+------------------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1108.2M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1108.2M) ***
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
End: GigaOpt Global Optimization

Active setup views:
 WC_av
  Dominating endpoints: 0
  Dominating TNS: -0.000

*** Timing Is met
*** Check timing (0:00:00.0)
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 66.32
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    66.32%|        -|   0.000|   0.000|   0:00:00.0| 1108.2M|
|    66.32%|        0|   0.000|   0.000|   0:00:00.0| 1109.2M|
|    66.26%|        2|   0.000|   0.000|   0:00:00.0| 1109.2M|
|    66.26%|        0|   0.000|   0.000|   0:00:00.0| 1109.2M|
|    64.74%|      258|   0.000|   0.000|   0:00:01.0| 1109.2M|
|    64.74%|        0|   0.000|   0.000|   0:00:00.0| 1109.2M|
|    64.74%|        0|   0.000|   0.000|   0:00:00.0| 1109.2M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 64.74
** Finished Core Area Reclaim Optimization (cpu = 0:00:01.7) (real = 0:00:01.0) **
Executing incremental physical updates
Executing incremental physical updates
*** Finished Area Reclaim Optimization (cpu=0:00:02, real=0:00:01, mem=975.67M, totSessionCpu=0:00:34).
setup target slack: 0.1
extra slack: 0.1
std delay: 0.0753
real setup target slack: 0.0753
incrSKP preserve mode is on...
[NR-eGR] Detected a user setting of 'route_design_top_routing_layer 3' which was translated to 'set_db route_early_global_top_routing_layer 3'.
[NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[NR-eGR] Started earlyGlobalRoute kernel
[NR-eGR] Initial Peak syMemory usage = 975.7 MB
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 3
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=4531 numPGBlocks=1604 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=1829  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 1828 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=480  L2=640  L3=640
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1828 net(s) in layer range [2, 3]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 21.67% V. EstWL: 5.693184e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon         OverCon         OverCon            
[NR-eGR]                 #Gcell          #Gcell          #Gcell     %Gcell
[NR-eGR] Layer            (1-4)           (5-8)           (9-9)    OverCon 
[NR-eGR] ------------------------------------------------------------------
[NR-eGR] Layer1       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2     403(13.11%)      24( 0.78%)       1( 0.03%)   (13.92%) 
[NR-eGR] Layer3       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] ------------------------------------------------------------------
[NR-eGR] Total      403( 6.71%)      24( 0.40%)       1( 0.02%)   ( 7.13%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 13.37% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 18.34% V
[NR-eGR] End Peak syMemory usage = 975.7 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.03 seconds
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          7.00 |         34.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 7.00, normalized total congestion hotspot area = 34.00 (area is in unit of 4 std-cell row bins)
*** Starting place_detail (0:00:33.9 mem=975.7M) ***
incr SKP is on..., with optDC mode
Move report: Timing Driven Placement moves 1766 insts, mean move: 20.04 um, max move: 99.36 um
	Max move on inst (u_mtm_Alu_deserializer/g9973): (110.48, 32.00) --> (204.08, 26.24)
	Runtime: CPU: 0:00:17.1 REAL: 0:00:16.0 MEM: 978.7MB
Move report: Detail placement moves 520 insts, mean move: 5.27 um, max move: 21.60 um
	Max move on inst (u_mtm_Alu_deserializer/g9368): (118.40, 89.60) --> (102.56, 95.36)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 981.7MB
Summary Report:
Instances move: 1768 (out of 1781 movable)
Instances flipped: 0
Mean displacement: 20.13 um
Max displacement: 99.36 um (Instance: u_mtm_Alu_deserializer/g9973) (110.48, 32) -> (204.08, 26.24)
	Length: 2 sites, height: 1 rows, site name: CoreSite, cell type: UCL_INV
Runtime: CPU: 0:00:17.2 REAL: 0:00:17.0 MEM: 981.7MB
*** Finished place_detail (0:00:51.1 mem=981.7M) ***
Trial Route Overflow 0(H) 0(V)
Starting congestion repair ...
[NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[NR-eGR] Detected a user setting of 'route_design_top_routing_layer 3' which was translated to 'set_db route_early_global_top_routing_layer 3'.
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 3
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=4531 numPGBlocks=1604 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=1829  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 1829 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=480  L2=640  L3=640
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1829 net(s) in layer range [2, 3]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 18.69% V. EstWL: 5.955840e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon         OverCon         OverCon         OverCon            
[NR-eGR]                 #Gcell          #Gcell          #Gcell          #Gcell     %Gcell
[NR-eGR] Layer            (1-2)           (3-4)           (5-6)           (7-7)    OverCon 
[NR-eGR] ---------------------------------------------------------------------------------
[NR-eGR] Layer1       0( 0.00%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2     323(10.50%)      51( 1.66%)       4( 0.13%)       1( 0.03%)   (12.32%) 
[NR-eGR] Layer3       0( 0.00%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------------------------
[NR-eGR] Total      323( 5.38%)      51( 0.85%)       4( 0.07%)       1( 0.02%)   ( 6.31%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 12.07% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 15.12% V
Local HotSpot Analysis: normalized max congestion hotspot area = 9.00, normalized total congestion hotspot area = 28.00 (area is in unit of 4 std-cell row bins)
Start repairing congestion with area based rollback level
Iteration  6: Total net bbox = 4.453e+04 (2.20e+04 2.25e+04)
              Est.  stn bbox = 5.480e+04 (2.62e+04 2.86e+04)
              cpu = 0:00:00.8 real = 0:00:01.0 mem = 978.7M
Iteration  7: Total net bbox = 4.463e+04 (2.19e+04 2.28e+04)
              Est.  stn bbox = 5.506e+04 (2.61e+04 2.89e+04)
              cpu = 0:00:01.3 real = 0:00:01.0 mem = 978.7M
Iteration  8: Total net bbox = 4.864e+04 (2.37e+04 2.49e+04)
              Est.  stn bbox = 5.912e+04 (2.80e+04 3.11e+04)
              cpu = 0:00:01.7 real = 0:00:02.0 mem = 978.7M
Iteration  9: Total net bbox = 4.935e+04 (2.39e+04 2.54e+04)
              Est.  stn bbox = 5.974e+04 (2.81e+04 3.16e+04)
              cpu = 0:00:01.2 real = 0:00:01.0 mem = 978.7M
*** Starting place_detail (0:00:56.6 mem=978.7M) ***
Total net bbox length = 5.010e+04 (2.424e+04 2.586e+04) (ext = 2.907e+02)
Move report: Detail placement moves 1781 insts, mean move: 2.72 um, max move: 26.33 um
	Max move on inst (u_mtm_Alu_deserializer/FE_OFC5_CTL_6): (80.94, 290.81) --> (106.88, 291.20)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 978.7MB
Summary Report:
Instances move: 1781 (out of 1781 movable)
Instances flipped: 0
Mean displacement: 2.72 um
Max displacement: 26.33 um (Instance: u_mtm_Alu_deserializer/FE_OFC5_CTL_6) (80.94, 290.808) -> (106.88, 291.2)
	Length: 10 sites, height: 1 rows, site name: CoreSite, cell type: UCL_BUF4
Total net bbox length = 5.028e+04 (2.402e+04 2.625e+04) (ext = 2.892e+02)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 978.7MB
*** Finished place_detail (0:00:56.7 mem=978.7M) ***
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 3
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=4531 numPGBlocks=1604 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=1829  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 1829 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=480  L2=640  L3=640
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1829 net(s) in layer range [2, 3]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 18.77% V. EstWL: 5.868864e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon         OverCon         OverCon         OverCon            
[NR-eGR]                 #Gcell          #Gcell          #Gcell          #Gcell     %Gcell
[NR-eGR] Layer            (1-2)           (3-4)           (5-6)           (7-8)    OverCon 
[NR-eGR] ---------------------------------------------------------------------------------
[NR-eGR] Layer1       0( 0.00%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2     267( 8.69%)      80( 2.60%)       9( 0.29%)       2( 0.07%)   (11.65%) 
[NR-eGR] Layer3       0( 0.00%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------------------------
[NR-eGR] Total      267( 4.45%)      80( 1.33%)       9( 0.15%)       2( 0.03%)   ( 5.97%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 11.30% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 14.99% V
Local HotSpot Analysis: normalized max congestion hotspot area = 6.00, normalized total congestion hotspot area = 33.00 (area is in unit of 4 std-cell row bins)
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(ME1)(F) length: 0.000000e+00um, number of vias: 5552
[NR-eGR] Layer2(ME2)(V) length: 3.374068e+04um, number of vias: 10496
[NR-eGR] Layer3(ME3)(H) length: 3.232152e+04um, number of vias: 0
[NR-eGR] Total length: 6.606221e+04um, number of vias: 16048
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 3.431810e+03um 
[NR-eGR] --------------------------------------------------------------------------
End of congRepair (cpu=0:00:05.6, real=0:00:05.0)
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=952.5M)
Extraction called for design 'mtm_Alu' of instances=1781 and nets=2091 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design mtm_Alu.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 952.453M)
Compute RC Scale Done ...
**opt_design ... cpu = 0:00:30, real = 0:00:29, mem = 735.8M, totSessionCpu=0:00:57 **
#################################################################################
# Design Stage: PreRoute
# Design Name: mtm_Alu
# Design Mode: 180nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=976.672)
Total number of fetched objects 2086
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=1001.9 CPU=0:00:00.5 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1001.9 CPU=0:00:00.6 REAL=0:00:00.0)
*** Timing Is met
*** Check timing (0:00:00.0)
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 64.74
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    64.74%|        -|   0.000|   0.000|   0:00:00.0| 1094.2M|
|    64.74%|        0|   0.000|   0.000|   0:00:00.0| 1094.2M|
|    64.74%|        0|   0.000|   0.000|   0:00:00.0| 1094.2M|
|    64.74%|        0|   0.000|   0.000|   0:00:00.0| 1094.2M|
|    64.74%|        0|   0.000|   0.000|   0:00:00.0| 1094.2M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 64.74
** Finished Core Area Reclaim Optimization (cpu = 0:00:00.2) (real = 0:00:00.0) **
*** Starting place_detail (0:00:57.9 mem=1110.2M) ***
Total net bbox length = 5.028e+04 (2.402e+04 2.625e+04) (ext = 2.892e+02)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1110.2MB
Summary Report:
Instances move: 0 (out of 1781 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.028e+04 (2.402e+04 2.625e+04) (ext = 2.892e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1110.2MB
*** Finished place_detail (0:00:57.9 mem=1110.2M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1110.2M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:01.0 mem=1110.2M) ***
*** Finished Area Reclaim Optimization (cpu=0:00:00, real=0:00:01, mem=976.67M, totSessionCpu=0:00:58).
[NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[NR-eGR] Detected a user setting of 'route_design_top_routing_layer 3' which was translated to 'set_db route_early_global_top_routing_layer 3'.
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 3
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=4531 numPGBlocks=1604 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=1829  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 1829 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=480  L2=640  L3=640
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1829 net(s) in layer range [2, 3]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 18.77% V. EstWL: 5.868864e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon         OverCon         OverCon         OverCon            
[NR-eGR]                 #Gcell          #Gcell          #Gcell          #Gcell     %Gcell
[NR-eGR] Layer            (1-2)           (3-4)           (5-6)           (7-8)    OverCon 
[NR-eGR] ---------------------------------------------------------------------------------
[NR-eGR] Layer1       0( 0.00%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2     267( 8.69%)      80( 2.60%)       9( 0.29%)       2( 0.07%)   (11.65%) 
[NR-eGR] Layer3       0( 0.00%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------------------------
[NR-eGR] Total      267( 4.45%)      80( 1.33%)       9( 0.15%)       2( 0.03%)   ( 5.97%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 11.30% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 14.99% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(ME1)(F) length: 0.000000e+00um, number of vias: 5552
[NR-eGR] Layer2(ME2)(V) length: 3.374068e+04um, number of vias: 10496
[NR-eGR] Layer3(ME3)(H) length: 3.232152e+04um, number of vias: 0
[NR-eGR] Total length: 6.606221e+04um, number of vias: 16048
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 3.431810e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 950.5 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.08 seconds
Extraction called for design 'mtm_Alu' of instances=1781 and nets=2091 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design mtm_Alu.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 950.453M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          6.00 |         33.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 6.00, normalized total congestion hotspot area = 33.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: mtm_Alu
# Design Mode: 180nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1029.89)
Total number of fetched objects 2086
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=1016.96 CPU=0:00:00.5 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1016.96 CPU=0:00:00.7 REAL=0:00:00.0)
Begin: GigaOpt postEco DRV Optimization
Info: 1 clock net  excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     3.56|     0.00|       0|       0|       0|  64.74|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     3.56|     0.00|       0|       0|       0|  64.74| 0:00:00.0|  1108.5M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1108.5M) ***

End: GigaOpt postEco DRV Optimization
*** Steiner Routed Nets: 0.000%; Threshold: 100; Threshold for Hold: 100
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1089.5M)
Compute RC Scale Done ...

Active setup views:
 WC_av
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'mtm_Alu' of instances=1781 and nets=2091 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design mtm_Alu.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 931.949M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
#################################################################################
# Design Stage: PreRoute
# Design Name: mtm_Alu
# Design Mode: 180nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=959.926)
Total number of fetched objects 2086
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=1011.44 CPU=0:00:00.5 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1011.44 CPU=0:00:00.6 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.7 real=0:00:01.0 totSessionCpu=0:01:00.0 mem=1011.4M)
Reported timing to dir ./timingReports
**opt_design ... cpu = 0:00:33, real = 0:00:33, mem = 779.6M, totSessionCpu=0:01:00 **

------------------------------------------------------------
     opt_design Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_av 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  3.557  |  3.557  |  6.605  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   258   |   257   |   258   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 64.736%
Routing Overflow: 0.00% H and 14.99% V
------------------------------------------------------------
**opt_design ... cpu = 0:00:33, real = 0:00:33, mem = 779.7M, totSessionCpu=0:01:00 **
*** Finished opt_design ***
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                       0.000 ns          3.557 ns  final
UM: Capturing floorplan image ...
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:         33.51             34          0.000 ns          3.557 ns  opt_design_prects
#optDebug: fT-D <X 1 0 0 0>
*** Free Virtual Timing Model ...(mem=944.7M)
**place_opt_design ... cpu = 0:00:46, real = 0:00:47, mem = 920.3M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPTCM-77           10  Option "%s" for command %s is obsolete a...
*** Message Summary: 10 warning(s), 0 error(s)

@file(05_place_standard_cells.tcl) 14: set_db add_tieoffs_cells { UCL_TIEHI UCL_TIELO }
**WARN: (IMPSP-5123):	Cell UCL_TIELO is not found.
Type 'man IMPSP-5123' for more detail.
**WARN: (IMPSP-5237):	Only Tie-Hi cell is specified in this string ' UCL_TIEHI UCL_TIELO ', please check if Tie-Lo cell is needed.
@file(05_place_standard_cells.tcl) 15: add_tieoffs
Options: No distance constraint, No Fan-out constraint.
**WARN: (IMPSP-5239):	Only Tie-Hi cell is auto-selected from the setting of setTieHiLoMode , please use getTieHiLoMode to check this.
INFO: Total Number of Tie Cells (UCL_TIEHI) placed: 0  
#@ End verbose source tcl/05_place_standard_cells.tcl
@file(run_pr_auto.tcl) 6: source tcl/06_pre_cts_timing_check.tcl
#@ Begin verbose source tcl/06_pre_cts_timing_check.tcl
@file(06_pre_cts_timing_check.tcl) 6: source tcl/00_common_settings.tcl
#@ Begin verbose source tcl/00_common_settings.tcl
@file(00_common_settings.tcl) 8: set DESIGN mtm_Alu
@file(00_common_settings.tcl) 10: set_db design_process_node 180
Applying the recommended capacitance filtering threshold values for 180nm process node: total_c_th=5, relative_c_th=0.03 and coupling_c_th=3.
	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
	For postRoute extract_rc_effort_level low extraction, the coupling_c_th value will be used only when the extract_rc_cap_filter_mode parameter of the set_db command is set to relative_and_coupling or relative_or_coupling. Default value of extract_rc_cap_filter_mode parameter in postRoute extraction extract_rc_effort_level low is relative_only.
	The accuracy mode for postRoute extract_rc_effort_level low extraction will be set to 'standard'.
	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in postRoute extraction mode is 'low'.
Updating process node dependent CCOpt properties for the 180nm process node.
@file(00_common_settings.tcl) 11: set_db init_design_uniquify {1}
@file(00_common_settings.tcl) 12: set_db route_design_top_routing_layer 3
@file(00_common_settings.tcl) 14: set reportDir ./timingReports
@file(00_common_settings.tcl) 15: set resultDir ./RESULTS_PR
@file(00_common_settings.tcl) 18: foreach {dir} [list $resultDir $reportDir ] {
  if {[expr ! [file exists $dir]]} { file mkdir $dir }
}
#@ End verbose source tcl/00_common_settings.tcl
@file(06_pre_cts_timing_check.tcl) 9: time_design -pre_cts -report_prefix 06_prects -report_dir $reportDir
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=920.3M)
Total number of fetched objects 2086
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=987.113 CPU=0:00:00.5 REAL=0:00:01.0)

------------------------------------------------------------
         time_design Summary                             
------------------------------------------------------------

Setup views included:
 WC_av 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  3.557  |  3.557  |  6.605  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   258   |   257   |   258   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 64.736%
Routing Overflow: 0.00% H and 14.99% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 1.05 sec
Total Real time: 1.0 sec
Total Memory Usage: 920.335938 Mbytes
#@ End verbose source tcl/06_pre_cts_timing_check.tcl
@file(run_pr_auto.tcl) 7: source tcl/07_clock_tree_synthesis.tcl
#@ Begin verbose source tcl/07_clock_tree_synthesis.tcl
@file(07_clock_tree_synthesis.tcl) 6: source tcl/00_common_settings.tcl
#@ Begin verbose source tcl/00_common_settings.tcl
@file(00_common_settings.tcl) 8: set DESIGN mtm_Alu
@file(00_common_settings.tcl) 10: set_db design_process_node 180
Applying the recommended capacitance filtering threshold values for 180nm process node: total_c_th=5, relative_c_th=0.03 and coupling_c_th=3.
	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
	For postRoute extract_rc_effort_level low extraction, the coupling_c_th value will be used only when the extract_rc_cap_filter_mode parameter of the set_db command is set to relative_and_coupling or relative_or_coupling. Default value of extract_rc_cap_filter_mode parameter in postRoute extraction extract_rc_effort_level low is relative_only.
	The accuracy mode for postRoute extract_rc_effort_level low extraction will be set to 'standard'.
	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in postRoute extraction mode is 'low'.
Updating process node dependent CCOpt properties for the 180nm process node.
@file(00_common_settings.tcl) 11: set_db init_design_uniquify {1}
@file(00_common_settings.tcl) 12: set_db route_design_top_routing_layer 3
@file(00_common_settings.tcl) 14: set reportDir ./timingReports
@file(00_common_settings.tcl) 15: set resultDir ./RESULTS_PR
@file(00_common_settings.tcl) 18: foreach {dir} [list $resultDir $reportDir ] {
  if {[expr ! [file exists $dir]]} { file mkdir $dir }
}
#@ End verbose source tcl/00_common_settings.tcl
@file(07_clock_tree_synthesis.tcl) 9: set_db cts_inverter_cells {UCL_INV4}
@file(07_clock_tree_synthesis.tcl) 10: set_db cts_buffer_cells {UCL_BUF4 UCL_BUF8 UCL_BUF8_2}
@file(07_clock_tree_synthesis.tcl) 12: set_db cts_target_max_transition_time 0.3
@file(07_clock_tree_synthesis.tcl) 16: clock_design
Runtime...
(ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
(ccopt_design): create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): standard_cm
cts_extract_clock_generator_skew_groups=true: create_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Extracting original clock gating for clk...
  clock_tree clk contains 257 sinks and 0 clock gates.
  Extraction for clk complete.
Extracting original clock gating for clk done.
Checking clock tree convergence...
Checking clock tree convergence done.
Preferred extra space for top nets is 0
Preferred extra space for trunk nets is 1
Preferred extra space for leaf nets is 1
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property cts_change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...
Begin checking placement ... (start mem=900.1M, init mem=900.1M)
*info: Placed = 1781          
*info: Unplaced = 0           
Placement Density:64.74%(51832/80066)
Placement Density (including fixed std cells):64.74%(51832/80066)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=900.1M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.0 real=0:00:00.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Leaving CCOpt scope - CheckPlace
External - Set all clocks to propagated mode...
Innovus will update I/O latencies
External - Set all clocks to propagated mode done. (took cpu=0:00:00.0 real=0:00:00.0)
All good
Check Prerequisites done. (took cpu=0:00:00.1 real=0:00:00.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Check Prerequisites
CCOpt::Phase::Initialization done. (took cpu=0:00:00.1 real=0:00:00.1)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:          1.41              1                                      CCOpt::Phase::Initialization
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
CCOpt::Phase::PreparingToBalance...
Leaving CCOpt scope - optDesignGlobalRouteStep...
[NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[NR-eGR] Detected a user setting of 'route_design_top_routing_layer 3' which was translated to 'set_db route_early_global_top_routing_layer 3'.
[NR-eGR] Started earlyGlobalRoute kernel
[NR-eGR] Initial Peak syMemory usage = 900.1 MB
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 3
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=4531 numPGBlocks=1604 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=1829  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 1829 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=480  L2=640  L3=640
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1829 net(s) in layer range [2, 3]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 18.77% V. EstWL: 5.868864e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon         OverCon         OverCon         OverCon            
[NR-eGR]                 #Gcell          #Gcell          #Gcell          #Gcell     %Gcell
[NR-eGR] Layer            (1-2)           (3-4)           (5-6)           (7-8)    OverCon 
[NR-eGR] ---------------------------------------------------------------------------------
[NR-eGR] Layer1       0( 0.00%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2     267( 8.69%)      80( 2.60%)       9( 0.29%)       2( 0.07%)   (11.65%) 
[NR-eGR] Layer3       0( 0.00%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------------------------
[NR-eGR] Total      267( 4.45%)      80( 1.33%)       9( 0.15%)       2( 0.03%)   ( 5.97%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 11.30% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 14.99% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(ME1)(F) length: 0.000000e+00um, number of vias: 5552
[NR-eGR] Layer2(ME2)(V) length: 3.374068e+04um, number of vias: 10496
[NR-eGR] Layer3(ME3)(H) length: 3.232152e+04um, number of vias: 0
[NR-eGR] Total length: 6.606221e+04um, number of vias: 16048
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 3.431810e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 902.3 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.06 seconds
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.1 real=0:00:00.1)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Leaving CCOpt scope - optDesignGlobalRouteStep
Legalization setup...
Using cell based legalization.
Legalization setup done. (took cpu=0:00:00.0 real=0:00:00.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Legalization setup
Validating CTS configuration...
Non-default CCOpt properties:
buffer_cells is set for at least one key
inverter_cells is set for at least one key
preferred_extra_space is set for at least one key
route_type is set for at least one key
source_output_max_trans is set for at least one key
target_max_trans is set for at least one key
Route type trimming info:
  No route type modifications were made.
Library Trimming...
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 3
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=4531 numPGBlocks=1604 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Read numTotalNets=0  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 0 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=480  L2=640  L3=640
[NR-eGR] ========================================
[NR-eGR] 
**WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
**WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
**WARN: (EMS-27):	Message (IMPCCOPT-5067) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
  Library trimming buffers in power domain auto-default and half-corner WC_dc:setup.late removed 1 of 3 cells
**WARN: (IMPCCOPT-1182):	The cts_clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree clk. You may be able to solve this problem by specifying a list of lib_cells to use with the cts_clock_gating_cells property.
Library Trimming done.
**WARN: (IMPCCOPT-1041):	The cts_source_output_max_transition_time is set for clock_tree clk, but cts_source_max_capacitance is not. Innovus will assume a maximum driven capacitance of 0.161.
Type 'man IMPCCOPT-1041' for more detail.
Clock tree balancer configuration for clock_tree clk:
Non-default CCOpt properties:
  route_type (leaf): default_route_type_leaf (default: default)
  route_type (trunk): default_route_type_nonleaf (default: default)
  route_type (top): default_route_type_nonleaf (default: default)
For power domain auto-default:
  Buffers:     {UCL_BUF8_2 UCL_BUF4}
  Inverters:   UCL_INV4 
  Clock gates: 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 105078.784um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: ME4/ME3; 
  Unshielded; Mask Constraint: 0; Source: cts_route_type.
Trunk Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: ME4/ME3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: ME4/ME3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
For timing_corner WC_dc:setup, late:
  Slew time target (leaf):    0.300ns
  Slew time target (trunk):   0.300ns
  Slew time target (top):     0.300ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay for power domain auto-default:   0.202ns
  Buffer max distance for power domain auto-default: 946.796um
Fastest wire driving cells and distances for power domain auto-default:
  Buffer    : {lib_cell:UCL_BUF8_2, fastest_considered_half_corner=WC_dc:setup.late, optimalDrivingDistance=946.796um, saturatedSlew=0.251ns, speed=3199.716um per ns, cellArea=96.365um^2 per 1000um}
  Inverter  : {lib_cell:UCL_INV4, fastest_considered_half_corner=WC_dc:setup.late, optimalDrivingDistance=427.586um, saturatedSlew=0.247ns, speed=2456.685um per ns, cellArea=77.593um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree balancer configuration for skew_group clk/standard_cm:
  Sources:                     pin clk
  Total number of sinks:       257
  Delay constrained sinks:     257
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner WC_dc:setup.late:
  Skew target:                 0.202ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers ME3-ME4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers ME3-ME4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers ME3-ME4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
Primary reporting skew group is skew_group clk/standard_cm with 257 clock sinks.

Via Selection for Estimated Routes (rule default):

------------------------------------------------------------
Layer    Via Cell    Res.     Cap.     RC       Top of Stack
Range                (Ohm)    (fF)     (fs)     Only
------------------------------------------------------------
M1-M2    VIA12_HV    6.500    0.052    0.338    false
M2-M3    VIA23_HV    6.500    0.052    0.338    false
M3-M4    VIA34_HV    6.500    0.051    0.334    false
M4-M5    VIA45_HH    6.500    0.044    0.285    false
M5-M6    VIA56_HH    6.500    0.107    0.698    false
------------------------------------------------------------

No ideal or dont_touch nets found in the clock tree
Validating CTS configuration done. (took cpu=0:00:00.3 real=0:00:00.3)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Validating CTS configuration
Adding exclusion drivers (these will be instances of the smallest area library cells).
No exclusion drivers are needed.
Antenna diode management...
  Found 0 antenna diodes in the clock trees.
  
Antenna diode management done.
Adding driver cell for primary IO roots...
Maximizing clock DAG abstraction...
Maximizing clock DAG abstraction done.
CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:00.5 real=0:00:00.6)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   CCOpt::Phase::PreparingToBalance
Synthesizing clock trees...
  Preparing To Balance...
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   before merging
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Preparing To Balance done. (took cpu=0:00:00.1 real=0:00:00.1)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Preparing To Balance
  CCOpt::Phase::Construction...
  Stage::Clustering...
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   before clustering
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Initialize for clustering
    Bottom-up phase...
    Clustering clock_tree clk...
    Clustering clock_tree clk done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
      cell areas       : b=821.146um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=821.146um^2
    Clock DAG library cell distribution after bottom-up phase {count}:
       Bufs: UCL_BUF8_2: 9 
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   after bottom-up phase
    Bottom-up phase done. (took cpu=0:00:00.4 real=0:00:00.4)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Bottom-up phase
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
    Leaving CCOpt scope - ClockRefiner...
    Performing a single pass refine place with FGC disabled for datapath.
*** Starting place_detail (0:01:03 mem=959.5M) ***
Total net bbox length = 5.154e+04 (2.466e+04 2.688e+04) (ext = 3.359e+02)
Density distribution unevenness ratio = 5.451%
Move report: Detail placement moves 71 insts, mean move: 6.54 um, max move: 15.84 um
	Max move on inst (u_mtm_Alu_serializer/g8797): (272.48, 112.64) --> (276.80, 101.12)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 959.5MB
Summary Report:
Instances move: 71 (out of 1790 movable)
Instances flipped: 0
Mean displacement: 6.54 um
Max displacement: 15.84 um (Instance: u_mtm_Alu_serializer/g8797) (272.48, 112.64) -> (276.8, 101.12)
	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: UCL_NAND2_WIDEN
Total net bbox length = 5.191e+04 (2.481e+04 2.711e+04) (ext = 3.431e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 959.5MB
*** Finished place_detail (0:01:03 mem=959.5M) ***
    Moved 15 and flipped 6 of 266 clock instance(s) during refinement.
    The largest move was 11.5 microns for u_mtm_Alu_deserializer/CTS_ccl_a_BUF_CLOCK_NODE_UID_A2d67.
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Leaving CCOpt scope - ClockRefiner
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    
    Clock tree legalization - Histogram:
    ====================================
    
    ------------------------------------
    Movement (um)        Number of cells
    ------------------------------------
    [11.52,11.6352)             1
    [11.6352,11.7504)           0
    [11.7504,11.8656)           0
    [11.8656,11.9808)           0
    [11.9808,12.096)            0
    [12.096,12.2112)            0
    [12.2112,12.3264)           0
    [12.3264,12.4416)           0
    [12.4416,12.5568)           0
    [12.5568,12.672)            0
    ------------------------------------
    
    
    Clock tree legalization - Top 10 Movements:
    ===========================================
    
    -------------------------------------------------------------------------------------------------------------------------------------------------------------------
    Movement (um)    Desired              Achieved             Node
                     location             location             
    -------------------------------------------------------------------------------------------------------------------------------------------------------------------
        11.52        (69.440,26.240)      (69.440,37.760)      ccl_a clock buffer, uid:A2d67 (a lib_cell UCL_BUF8_2) at (69.440,37.760), in power domain auto-default
         0           (87.630,97.680)      (87.630,97.680)      ccl_a clock buffer, uid:A2d68 (a lib_cell UCL_BUF8_2) at (77.360,95.360), in power domain auto-default
         0           (79.710,40.080)      (79.710,40.080)      ccl_a clock buffer, uid:A2d67 (a lib_cell UCL_BUF8_2) at (69.440,37.760), in power domain auto-default
         0           (120.030,155.280)    (120.030,155.280)    ccl_a clock buffer, uid:A2d64 (a lib_cell UCL_BUF8_2) at (109.760,152.960), in power domain auto-default
         0           (148.110,166.800)    (148.110,166.800)    ccl_a clock buffer, uid:A2d6a (a lib_cell UCL_BUF8_2) at (137.840,164.480), in power domain auto-default
         0           (85.470,235.920)     (85.470,235.920)     ccl_a clock buffer, uid:A2d65 (a lib_cell UCL_BUF8_2) at (75.200,233.600), in power domain auto-default
         0           (237.390,235.920)    (237.390,235.920)    ccl_a clock buffer, uid:A2d66 (a lib_cell UCL_BUF8_2) at (227.120,233.600), in power domain auto-default
         0           (269.790,120.720)    (269.790,120.720)    ccl_a clock buffer, uid:A2d6b (a lib_cell UCL_BUF8_2) at (259.520,118.400), in power domain auto-default
         0           (254.670,178.320)    (254.670,178.320)    ccl_a clock buffer, uid:A2d69 (a lib_cell UCL_BUF8_2) at (244.400,176.000), in power domain auto-default
         0           (79.710,28.560)      (79.710,28.560)      ccl_a clock buffer, uid:A2d6d (a lib_cell UCL_BUF8_2) at (69.440,26.240), in power domain auto-default
    -------------------------------------------------------------------------------------------------------------------------------------------------------------------
    
    Legalizing clock trees done. (took cpu=0:00:00.1 real=0:00:00.1)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Legalizing clock trees
    Clock DAG stats after 'Clustering':
      cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
      cell areas       : b=821.146um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=821.146um^2
      cell capacitance : b=0.118pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.118pF
      sink capacitance : count=257, total=1.160pF, avg=0.005pF, sd=0.000pF, min=0.005pF, max=0.005pF
      wire capacitance : top=0.000pF, trunk=0.080pF, leaf=0.388pF, total=0.468pF
      wire lengths     : top=0.000um, trunk=636.920um, leaf=3047.820um, total=3684.740um
    Clock DAG net violations after 'Clustering': none
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Trunk : target=0.300ns count=2 avg=0.230ns sd=0.043ns min=0.200ns max=0.261ns {1 <= 0.240ns, 1 <= 0.300ns}
      Leaf  : target=0.300ns count=8 avg=0.273ns sd=0.007ns min=0.265ns max=0.283ns {8 <= 0.300ns}
    Clock DAG library cell distribution after 'Clustering' {count}:
       Bufs: UCL_BUF8_2: 9 
    Primary reporting skew group after 'Clustering':
      skew_group clk/standard_cm: insertion delay [min=0.532, max=0.554, avg=0.546, sd=0.005], skew [0.023 vs 0.202], 100% {0.532, 0.554} (wid=0.022 ws=0.016) (gid=0.536 gs=0.015)
    Skew group summary after 'Clustering':
      skew_group clk/standard_cm: insertion delay [min=0.532, max=0.554, avg=0.546, sd=0.005], skew [0.023 vs 0.202], 100% {0.532, 0.554} (wid=0.022 ws=0.016) (gid=0.536 gs=0.015)
    Clock network insertion delays are now [0.532ns, 0.554ns] average 0.546ns std.dev 0.005ns
    Legalizer calls during this step: 124 succeeded with DRC/Color checks: 124 succeeded without DRC/Color checks: 0
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Clustering
  Clustering done. (took cpu=0:00:00.7 real=0:00:00.7)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Clustering
  
  Post-Clustering Statistics Report
  =================================
  
  Fanout Statistics:
  
  ----------------------------------------------------------------------------------------------------
  Net Type    Count    Mean      Min.      Max.      Std. Dev.    Fanout
                       Fanout    Fanout    Fanout    Fanout       Distribution
  ----------------------------------------------------------------------------------------------------
  Trunk         3       3.333       1         8        4.041      {2 <= 2, 1 <= 10}
  Leaf          8      32.125      29        35        2.031      {1 <= 30, 3 <= 32, 1 <= 34, 3 <= 36}
  ----------------------------------------------------------------------------------------------------
  
  Clustering Failure Statistics:
  
  ----------------------------------------------
  Net Type    Clusters    Clusters    Transition
              Tried       Failed      Failures
  ----------------------------------------------
  Trunk           1           0            0
  Leaf           33          16           16
  ----------------------------------------------
  
  
  Update congestion based capacitance...
  Resynthesising clock tree into netlist...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
  Resynthesising clock tree into netlist done.
  Updating congestion map to accurately time the clock tree...
    Routing unrouted datapath nets connected to clock instances...
      Routed 257 unrouted datapath nets connected to clock instances
    Routing unrouted datapath nets connected to clock instances done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extract_rc -noRouteCheck"...
Extraction called for design 'mtm_Alu' of instances=1790 and nets=2496 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design mtm_Alu.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 902.273M)
    Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Leaving CCOpt scope - extractRC
  Updating congestion map to accurately time the clock tree done.
  Disconnecting clock tree from netlist...
  Disconnecting clock tree from netlist done.
  Clock DAG stats After congestion update:
    cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
    cell areas       : b=821.146um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=821.146um^2
    cell capacitance : b=0.118pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.118pF
    sink capacitance : count=257, total=1.160pF, avg=0.005pF, sd=0.000pF, min=0.005pF, max=0.005pF
    wire capacitance : top=0.000pF, trunk=0.080pF, leaf=0.388pF, total=0.468pF
    wire lengths     : top=0.000um, trunk=636.920um, leaf=3047.820um, total=3684.740um
  Clock DAG net violations After congestion update: none
  Clock DAG primary half-corner transition distribution After congestion update:
    Trunk : target=0.300ns count=2 avg=0.230ns sd=0.043ns min=0.200ns max=0.261ns {1 <= 0.240ns, 1 <= 0.300ns}
    Leaf  : target=0.300ns count=8 avg=0.273ns sd=0.007ns min=0.265ns max=0.283ns {8 <= 0.300ns}
  Clock DAG library cell distribution After congestion update {count}:
     Bufs: UCL_BUF8_2: 9 
  Primary reporting skew group After congestion update:
    skew_group clk/standard_cm: insertion delay [min=0.532, max=0.555, avg=0.546, sd=0.005], skew [0.023 vs 0.202], 100% {0.532, 0.555} (wid=0.022 ws=0.017) (gid=0.536 gs=0.015)
  Skew group summary After congestion update:
    skew_group clk/standard_cm: insertion delay [min=0.532, max=0.555, avg=0.546, sd=0.005], skew [0.023 vs 0.202], 100% {0.532, 0.555} (wid=0.022 ws=0.017) (gid=0.536 gs=0.015)
  Clock network insertion delays are now [0.532ns, 0.555ns] average 0.546ns std.dev 0.005ns
  Update congestion based capacitance done. (took cpu=0:00:00.1 real=0:00:00.1)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Update congestion based capacitance
  Stage::Clustering done. (took cpu=0:00:00.8 real=0:00:00.8)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Stage::Clustering
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
      cell areas       : b=821.146um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=821.146um^2
      cell capacitance : b=0.118pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.118pF
      sink capacitance : count=257, total=1.160pF, avg=0.005pF, sd=0.000pF, min=0.005pF, max=0.005pF
      wire capacitance : top=0.000pF, trunk=0.080pF, leaf=0.388pF, total=0.468pF
      wire lengths     : top=0.000um, trunk=636.920um, leaf=3047.820um, total=3684.740um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Trunk : target=0.300ns count=2 avg=0.230ns sd=0.043ns min=0.200ns max=0.261ns {1 <= 0.240ns, 1 <= 0.300ns}
      Leaf  : target=0.300ns count=8 avg=0.273ns sd=0.007ns min=0.265ns max=0.283ns {8 <= 0.300ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
       Bufs: UCL_BUF8_2: 9 
    Primary reporting skew group after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/standard_cm: insertion delay [min=0.532, max=0.555, avg=0.546, sd=0.005], skew [0.023 vs 0.202], 100% {0.532, 0.555} (wid=0.022 ws=0.017) (gid=0.536 gs=0.015)
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/standard_cm: insertion delay [min=0.532, max=0.555, avg=0.546, sd=0.005], skew [0.023 vs 0.202], 100% {0.532, 0.555} (wid=0.022 ws=0.017) (gid=0.536 gs=0.015)
    Clock network insertion delays are now [0.532ns, 0.555ns] average 0.546ns std.dev 0.005ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Fixing clock tree slew time and max cap violations
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Fixing clock tree slew time and max cap violations
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
      cell areas       : b=821.146um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=821.146um^2
      cell capacitance : b=0.118pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.118pF
      sink capacitance : count=257, total=1.160pF, avg=0.005pF, sd=0.000pF, min=0.005pF, max=0.005pF
      wire capacitance : top=0.000pF, trunk=0.080pF, leaf=0.388pF, total=0.468pF
      wire lengths     : top=0.000um, trunk=636.920um, leaf=3047.820um, total=3684.740um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Trunk : target=0.300ns count=2 avg=0.230ns sd=0.043ns min=0.200ns max=0.261ns {1 <= 0.240ns, 1 <= 0.300ns}
      Leaf  : target=0.300ns count=8 avg=0.273ns sd=0.007ns min=0.265ns max=0.283ns {8 <= 0.300ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
       Bufs: UCL_BUF8_2: 9 
    Primary reporting skew group after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/standard_cm: insertion delay [min=0.532, max=0.555, avg=0.546, sd=0.005], skew [0.023 vs 0.202], 100% {0.532, 0.555} (wid=0.022 ws=0.017) (gid=0.536 gs=0.015)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/standard_cm: insertion delay [min=0.532, max=0.555, avg=0.546, sd=0.005], skew [0.023 vs 0.202], 100% {0.532, 0.555} (wid=0.022 ws=0.017) (gid=0.536 gs=0.015)
    Clock network insertion delays are now [0.532ns, 0.555ns] average 0.546ns std.dev 0.005ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Fixing clock tree slew time and max cap violations - detailed pass
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Fixing clock tree slew time and max cap violations - detailed pass
  Stage::DRV Fixing done. (took cpu=0:00:00.1 real=0:00:00.1)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Stage::DRV Fixing
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=8, i=0, icg=0, nicg=0, l=0, total=8
      cell areas       : b=729.907um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=729.907um^2
      cell capacitance : b=0.105pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.105pF
      sink capacitance : count=257, total=1.160pF, avg=0.005pF, sd=0.000pF, min=0.005pF, max=0.005pF
      wire capacitance : top=0.000pF, trunk=0.056pF, leaf=0.447pF, total=0.503pF
      wire lengths     : top=0.000um, trunk=459.800um, leaf=3525.840um, total=3985.640um
    Clock DAG net violations after 'Removing unnecessary root buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Trunk : target=0.300ns count=1 avg=0.202ns sd=0.000ns min=0.202ns max=0.202ns {1 <= 0.240ns}
      Leaf  : target=0.300ns count=8 avg=0.285ns sd=0.009ns min=0.270ns max=0.297ns {8 <= 0.300ns}
    Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
       Bufs: UCL_BUF8_2: 8 
    Primary reporting skew group after 'Removing unnecessary root buffering':
      skew_group clk/standard_cm: insertion delay [min=0.277, max=0.298, avg=0.287, sd=0.006], skew [0.020 vs 0.202], 100% {0.277, 0.298} (wid=0.029 ws=0.022) (gid=0.273 gs=0.008)
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group clk/standard_cm: insertion delay [min=0.277, max=0.298, avg=0.287, sd=0.006], skew [0.020 vs 0.202], 100% {0.277, 0.298} (wid=0.029 ws=0.022) (gid=0.273 gs=0.008)
    Clock network insertion delays are now [0.277ns, 0.298ns] average 0.287ns std.dev 0.006ns
    Legalizer calls during this step: 50 succeeded with DRC/Color checks: 47 succeeded without DRC/Color checks: 3
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Removing unnecessary root buffering
  Removing unnecessary root buffering done. (took cpu=0:00:00.2 real=0:00:00.2)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Removing unnecessary root buffering
  Removing unconstrained drivers...
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=8, i=0, icg=0, nicg=0, l=0, total=8
      cell areas       : b=729.907um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=729.907um^2
      cell capacitance : b=0.105pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.105pF
      sink capacitance : count=257, total=1.160pF, avg=0.005pF, sd=0.000pF, min=0.005pF, max=0.005pF
      wire capacitance : top=0.000pF, trunk=0.056pF, leaf=0.447pF, total=0.503pF
      wire lengths     : top=0.000um, trunk=459.800um, leaf=3525.840um, total=3985.640um
    Clock DAG net violations after 'Removing unconstrained drivers': none
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Trunk : target=0.300ns count=1 avg=0.202ns sd=0.000ns min=0.202ns max=0.202ns {1 <= 0.240ns}
      Leaf  : target=0.300ns count=8 avg=0.285ns sd=0.009ns min=0.270ns max=0.297ns {8 <= 0.300ns}
    Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
       Bufs: UCL_BUF8_2: 8 
    Primary reporting skew group after 'Removing unconstrained drivers':
      skew_group clk/standard_cm: insertion delay [min=0.277, max=0.298, avg=0.287, sd=0.006], skew [0.020 vs 0.202], 100% {0.277, 0.298} (wid=0.029 ws=0.022) (gid=0.273 gs=0.008)
    Skew group summary after 'Removing unconstrained drivers':
      skew_group clk/standard_cm: insertion delay [min=0.277, max=0.298, avg=0.287, sd=0.006], skew [0.020 vs 0.202], 100% {0.277, 0.298} (wid=0.029 ws=0.022) (gid=0.273 gs=0.008)
    Clock network insertion delays are now [0.277ns, 0.298ns] average 0.287ns std.dev 0.006ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Removing unconstrained drivers
  Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Removing unconstrained drivers
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=8, i=0, icg=0, nicg=0, l=0, total=8
      cell areas       : b=729.907um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=729.907um^2
      cell capacitance : b=0.105pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.105pF
      sink capacitance : count=257, total=1.160pF, avg=0.005pF, sd=0.000pF, min=0.005pF, max=0.005pF
      wire capacitance : top=0.000pF, trunk=0.056pF, leaf=0.447pF, total=0.503pF
      wire lengths     : top=0.000um, trunk=459.800um, leaf=3525.840um, total=3985.640um
    Clock DAG net violations after 'Reducing insertion delay 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Trunk : target=0.300ns count=1 avg=0.202ns sd=0.000ns min=0.202ns max=0.202ns {1 <= 0.240ns}
      Leaf  : target=0.300ns count=8 avg=0.285ns sd=0.009ns min=0.270ns max=0.297ns {8 <= 0.300ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
       Bufs: UCL_BUF8_2: 8 
    Primary reporting skew group after 'Reducing insertion delay 1':
      skew_group clk/standard_cm: insertion delay [min=0.277, max=0.298, avg=0.287, sd=0.006], skew [0.020 vs 0.202], 100% {0.277, 0.298} (wid=0.029 ws=0.022) (gid=0.273 gs=0.008)
    Skew group summary after 'Reducing insertion delay 1':
      skew_group clk/standard_cm: insertion delay [min=0.277, max=0.298, avg=0.287, sd=0.006], skew [0.020 vs 0.202], 100% {0.277, 0.298} (wid=0.029 ws=0.022) (gid=0.273 gs=0.008)
    Clock network insertion delays are now [0.277ns, 0.298ns] average 0.287ns std.dev 0.006ns
    Legalizer calls during this step: 2 succeeded with DRC/Color checks: 1 succeeded without DRC/Color checks: 1
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Reducing insertion delay 1
  Reducing insertion delay 1 done. (took cpu=0:00:00.1 real=0:00:00.1)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Reducing insertion delay 1
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=8, i=0, icg=0, nicg=0, l=0, total=8
      cell areas       : b=729.907um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=729.907um^2
      cell capacitance : b=0.105pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.105pF
      sink capacitance : count=257, total=1.160pF, avg=0.005pF, sd=0.000pF, min=0.005pF, max=0.005pF
      wire capacitance : top=0.000pF, trunk=0.056pF, leaf=0.447pF, total=0.503pF
      wire lengths     : top=0.000um, trunk=459.800um, leaf=3525.840um, total=3985.640um
    Clock DAG net violations after 'Removing longest path buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Trunk : target=0.300ns count=1 avg=0.202ns sd=0.000ns min=0.202ns max=0.202ns {1 <= 0.240ns}
      Leaf  : target=0.300ns count=8 avg=0.285ns sd=0.009ns min=0.270ns max=0.297ns {8 <= 0.300ns}
    Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
       Bufs: UCL_BUF8_2: 8 
    Primary reporting skew group after 'Removing longest path buffering':
      skew_group clk/standard_cm: insertion delay [min=0.277, max=0.298, avg=0.287, sd=0.006], skew [0.020 vs 0.202], 100% {0.277, 0.298} (wid=0.029 ws=0.022) (gid=0.273 gs=0.008)
    Skew group summary after 'Removing longest path buffering':
      skew_group clk/standard_cm: insertion delay [min=0.277, max=0.298, avg=0.287, sd=0.006], skew [0.020 vs 0.202], 100% {0.277, 0.298} (wid=0.029 ws=0.022) (gid=0.273 gs=0.008)
    Clock network insertion delays are now [0.277ns, 0.298ns] average 0.287ns std.dev 0.006ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Removing longest path buffering
  Removing longest path buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Removing longest path buffering
  Reducing insertion delay 2...
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts      : b=8, i=0, icg=0, nicg=0, l=0, total=8
      cell areas       : b=729.907um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=729.907um^2
      cell capacitance : b=0.105pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.105pF
      sink capacitance : count=257, total=1.160pF, avg=0.005pF, sd=0.000pF, min=0.005pF, max=0.005pF
      wire capacitance : top=0.000pF, trunk=0.054pF, leaf=0.439pF, total=0.493pF
      wire lengths     : top=0.000um, trunk=448.280um, leaf=3457.540um, total=3905.820um
    Clock DAG net violations after 'Reducing insertion delay 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
      Trunk : target=0.300ns count=1 avg=0.201ns sd=0.000ns min=0.201ns max=0.201ns {1 <= 0.240ns}
      Leaf  : target=0.300ns count=8 avg=0.283ns sd=0.007ns min=0.270ns max=0.292ns {8 <= 0.300ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
       Bufs: UCL_BUF8_2: 8 
    Primary reporting skew group after 'Reducing insertion delay 2':
      skew_group clk/standard_cm: insertion delay [min=0.277, max=0.292, avg=0.285, sd=0.004], skew [0.015 vs 0.202], 100% {0.277, 0.292} (wid=0.026 ws=0.019) (gid=0.273 gs=0.008)
    Skew group summary after 'Reducing insertion delay 2':
      skew_group clk/standard_cm: insertion delay [min=0.277, max=0.292, avg=0.285, sd=0.004], skew [0.015 vs 0.202], 100% {0.277, 0.292} (wid=0.026 ws=0.019) (gid=0.273 gs=0.008)
    Clock network insertion delays are now [0.277ns, 0.292ns] average 0.285ns std.dev 0.004ns
    Legalizer calls during this step: 64 succeeded with DRC/Color checks: 61 succeeded without DRC/Color checks: 3
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Reducing insertion delay 2
  Reducing insertion delay 2 done. (took cpu=0:00:00.2 real=0:00:00.2)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Reducing insertion delay 2
  Stage::Insertion Delay Reduction done. (took cpu=0:00:00.6 real=0:00:00.6)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Stage::Insertion Delay Reduction
  CCOpt::Phase::Construction done. (took cpu=0:00:01.6 real=0:00:01.6)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   CCOpt::Phase::Construction
  CCOpt::Phase::Implementation...
  Stage::Reducing Power...
  Improving clock tree routing...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock tree routing':
      cell counts      : b=8, i=0, icg=0, nicg=0, l=0, total=8
      cell areas       : b=729.907um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=729.907um^2
      cell capacitance : b=0.105pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.105pF
      sink capacitance : count=257, total=1.160pF, avg=0.005pF, sd=0.000pF, min=0.005pF, max=0.005pF
      wire capacitance : top=0.000pF, trunk=0.054pF, leaf=0.439pF, total=0.493pF
      wire lengths     : top=0.000um, trunk=448.280um, leaf=3457.540um, total=3905.820um
    Clock DAG net violations after 'Improving clock tree routing': none
    Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
      Trunk : target=0.300ns count=1 avg=0.201ns sd=0.000ns min=0.201ns max=0.201ns {1 <= 0.240ns}
      Leaf  : target=0.300ns count=8 avg=0.283ns sd=0.007ns min=0.270ns max=0.292ns {8 <= 0.300ns}
    Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
       Bufs: UCL_BUF8_2: 8 
    Primary reporting skew group after 'Improving clock tree routing':
      skew_group clk/standard_cm: insertion delay [min=0.277, max=0.292, avg=0.285, sd=0.004], skew [0.015 vs 0.202], 100% {0.277, 0.292} (wid=0.026 ws=0.019) (gid=0.273 gs=0.008)
    Skew group summary after 'Improving clock tree routing':
      skew_group clk/standard_cm: insertion delay [min=0.277, max=0.292, avg=0.285, sd=0.004], skew [0.015 vs 0.202], 100% {0.277, 0.292} (wid=0.026 ws=0.019) (gid=0.273 gs=0.008)
    Clock network insertion delays are now [0.277ns, 0.292ns] average 0.285ns std.dev 0.004ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Improving clock tree routing
  Improving clock tree routing done. (took cpu=0:00:00.0 real=0:00:00.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Improving clock tree routing
  Reducing clock tree power 1...
    Resizing gates: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=8, i=0, icg=0, nicg=0, l=0, total=8
      cell areas       : b=729.907um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=729.907um^2
      cell capacitance : b=0.105pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.105pF
      sink capacitance : count=257, total=1.160pF, avg=0.005pF, sd=0.000pF, min=0.005pF, max=0.005pF
      wire capacitance : top=0.000pF, trunk=0.054pF, leaf=0.439pF, total=0.493pF
      wire lengths     : top=0.000um, trunk=448.280um, leaf=3457.540um, total=3905.820um
    Clock DAG net violations after 'Reducing clock tree power 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Trunk : target=0.300ns count=1 avg=0.201ns sd=0.000ns min=0.201ns max=0.201ns {1 <= 0.240ns}
      Leaf  : target=0.300ns count=8 avg=0.283ns sd=0.007ns min=0.270ns max=0.292ns {8 <= 0.300ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
       Bufs: UCL_BUF8_2: 8 
    Primary reporting skew group after 'Reducing clock tree power 1':
      skew_group clk/standard_cm: insertion delay [min=0.277, max=0.292, avg=0.285, sd=0.004], skew [0.015 vs 0.202], 100% {0.277, 0.292} (wid=0.026 ws=0.019) (gid=0.273 gs=0.008)
    Skew group summary after 'Reducing clock tree power 1':
      skew_group clk/standard_cm: insertion delay [min=0.277, max=0.292, avg=0.285, sd=0.004], skew [0.015 vs 0.202], 100% {0.277, 0.292} (wid=0.026 ws=0.019) (gid=0.273 gs=0.008)
    Clock network insertion delays are now [0.277ns, 0.292ns] average 0.285ns std.dev 0.004ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Reducing clock tree power 1
  Reducing clock tree power 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Reducing clock tree power 1
  Reducing clock tree power 2...
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=8, i=0, icg=0, nicg=0, l=0, total=8
      cell areas       : b=729.907um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=729.907um^2
      cell capacitance : b=0.105pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.105pF
      sink capacitance : count=257, total=1.160pF, avg=0.005pF, sd=0.000pF, min=0.005pF, max=0.005pF
      wire capacitance : top=0.000pF, trunk=0.054pF, leaf=0.439pF, total=0.493pF
      wire lengths     : top=0.000um, trunk=448.280um, leaf=3457.540um, total=3905.820um
    Clock DAG net violations after 'Reducing clock tree power 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Trunk : target=0.300ns count=1 avg=0.201ns sd=0.000ns min=0.201ns max=0.201ns {1 <= 0.240ns}
      Leaf  : target=0.300ns count=8 avg=0.283ns sd=0.007ns min=0.270ns max=0.292ns {8 <= 0.300ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
       Bufs: UCL_BUF8_2: 8 
    Primary reporting skew group after 'Reducing clock tree power 2':
      skew_group clk/standard_cm: insertion delay [min=0.277, max=0.292, avg=0.285, sd=0.004], skew [0.015 vs 0.202], 100% {0.277, 0.292} (wid=0.026 ws=0.019) (gid=0.273 gs=0.008)
    Skew group summary after 'Reducing clock tree power 2':
      skew_group clk/standard_cm: insertion delay [min=0.277, max=0.292, avg=0.285, sd=0.004], skew [0.015 vs 0.202], 100% {0.277, 0.292} (wid=0.026 ws=0.019) (gid=0.273 gs=0.008)
    Clock network insertion delays are now [0.277ns, 0.292ns] average 0.285ns std.dev 0.004ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Reducing clock tree power 2
  Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Reducing clock tree power 2
  Stage::Reducing Power done. (took cpu=0:00:00.1 real=0:00:00.1)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Stage::Reducing Power
  Stage::Balancing...
  Approximately balancing fragments step...
    Resolve constraints - Approximately balancing fragments...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Resolve constraints - Approximately balancing fragments
    Estimate delay to be added in balancing - Approximately balancing fragments...
    Running the trial balancer to estimate the amount of delay to be added in Balancing...
      Estimated delay to be added in balancing: 0.000ns
    Running the trial balancer to estimate the amount of delay to be added in Balancing done.
    Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Estimate delay to be added in balancing - Approximately balancing fragments
    Approximately balancing fragments...
      Moving gates to improve sub-tree skew...
        Tried: 10 Succeeded: 0
        Clock DAG stats after 'Moving gates to improve sub-tree skew':
          cell counts      : b=8, i=0, icg=0, nicg=0, l=0, total=8
          cell areas       : b=729.907um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=729.907um^2
          cell capacitance : b=0.105pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.105pF
          sink capacitance : count=257, total=1.160pF, avg=0.005pF, sd=0.000pF, min=0.005pF, max=0.005pF
          wire capacitance : top=0.000pF, trunk=0.054pF, leaf=0.439pF, total=0.493pF
          wire lengths     : top=0.000um, trunk=448.280um, leaf=3457.540um, total=3905.820um
        Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
        Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
          Trunk : target=0.300ns count=1 avg=0.201ns sd=0.000ns min=0.201ns max=0.201ns {1 <= 0.240ns}
          Leaf  : target=0.300ns count=8 avg=0.283ns sd=0.007ns min=0.270ns max=0.292ns {8 <= 0.300ns}
        Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
           Bufs: UCL_BUF8_2: 8 
        Clock network insertion delays are now [0.277ns, 0.292ns] average 0.285ns std.dev 0.004ns
        Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Moving gates to improve sub-tree skew
      Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Moving gates to improve sub-tree skew
      Approximately balancing fragments bottom up...
        bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
        Clock DAG stats after 'Approximately balancing fragments bottom up':
          cell counts      : b=8, i=0, icg=0, nicg=0, l=0, total=8
          cell areas       : b=729.907um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=729.907um^2
          cell capacitance : b=0.105pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.105pF
          sink capacitance : count=257, total=1.160pF, avg=0.005pF, sd=0.000pF, min=0.005pF, max=0.005pF
          wire capacitance : top=0.000pF, trunk=0.054pF, leaf=0.439pF, total=0.493pF
          wire lengths     : top=0.000um, trunk=448.280um, leaf=3457.540um, total=3905.820um
        Clock DAG net violations after 'Approximately balancing fragments bottom up': none
        Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
          Trunk : target=0.300ns count=1 avg=0.201ns sd=0.000ns min=0.201ns max=0.201ns {1 <= 0.240ns}
          Leaf  : target=0.300ns count=8 avg=0.283ns sd=0.007ns min=0.270ns max=0.292ns {8 <= 0.300ns}
        Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
           Bufs: UCL_BUF8_2: 8 
        Clock network insertion delays are now [0.277ns, 0.292ns] average 0.285ns std.dev 0.004ns
        Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Approximately balancing fragments bottom up
      Approximately balancing fragments bottom up done. (took cpu=0:00:00.0 real=0:00:00.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Approximately balancing fragments bottom up
      Approximately balancing fragments, wire and cell delays...
      Approximately balancing fragments, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts      : b=8, i=0, icg=0, nicg=0, l=0, total=8
          cell areas       : b=729.907um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=729.907um^2
          cell capacitance : b=0.105pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.105pF
          sink capacitance : count=257, total=1.160pF, avg=0.005pF, sd=0.000pF, min=0.005pF, max=0.005pF
          wire capacitance : top=0.000pF, trunk=0.054pF, leaf=0.439pF, total=0.493pF
          wire lengths     : top=0.000um, trunk=448.280um, leaf=3457.540um, total=3905.820um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
          Trunk : target=0.300ns count=1 avg=0.201ns sd=0.000ns min=0.201ns max=0.201ns {1 <= 0.240ns}
          Leaf  : target=0.300ns count=8 avg=0.283ns sd=0.007ns min=0.270ns max=0.292ns {8 <= 0.300ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
           Bufs: UCL_BUF8_2: 8 
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
      Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Approximately balancing fragments, wire and cell delays
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts      : b=8, i=0, icg=0, nicg=0, l=0, total=8
      cell areas       : b=729.907um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=729.907um^2
      cell capacitance : b=0.105pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.105pF
      sink capacitance : count=257, total=1.160pF, avg=0.005pF, sd=0.000pF, min=0.005pF, max=0.005pF
      wire capacitance : top=0.000pF, trunk=0.054pF, leaf=0.439pF, total=0.493pF
      wire lengths     : top=0.000um, trunk=448.280um, leaf=3457.540um, total=3905.820um
    Clock DAG net violations after 'Approximately balancing fragments step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
      Trunk : target=0.300ns count=1 avg=0.201ns sd=0.000ns min=0.201ns max=0.201ns {1 <= 0.240ns}
      Leaf  : target=0.300ns count=8 avg=0.283ns sd=0.007ns min=0.270ns max=0.292ns {8 <= 0.300ns}
    Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
       Bufs: UCL_BUF8_2: 8 
    Clock network insertion delays are now [0.277ns, 0.292ns] average 0.285ns std.dev 0.004ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Approximately balancing fragments step
  Approximately balancing fragments step done. (took cpu=0:00:00.2 real=0:00:00.2)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Approximately balancing fragments step
  Clock DAG stats after Approximately balancing fragments:
    cell counts      : b=8, i=0, icg=0, nicg=0, l=0, total=8
    cell areas       : b=729.907um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=729.907um^2
    cell capacitance : b=0.105pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.105pF
    sink capacitance : count=257, total=1.160pF, avg=0.005pF, sd=0.000pF, min=0.005pF, max=0.005pF
    wire capacitance : top=0.000pF, trunk=0.054pF, leaf=0.439pF, total=0.493pF
    wire lengths     : top=0.000um, trunk=448.280um, leaf=3457.540um, total=3905.820um
  Clock DAG net violations after Approximately balancing fragments: none
  Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
    Trunk : target=0.300ns count=1 avg=0.201ns sd=0.000ns min=0.201ns max=0.201ns {1 <= 0.240ns}
    Leaf  : target=0.300ns count=8 avg=0.283ns sd=0.007ns min=0.270ns max=0.292ns {8 <= 0.300ns}
  Clock DAG library cell distribution after Approximately balancing fragments {count}:
     Bufs: UCL_BUF8_2: 8 
  Primary reporting skew group after Approximately balancing fragments:
    skew_group clk/standard_cm: insertion delay [min=0.277, max=0.292, avg=0.285, sd=0.004], skew [0.015 vs 0.202], 100% {0.277, 0.292} (wid=0.026 ws=0.019) (gid=0.273 gs=0.008)
  Skew group summary after Approximately balancing fragments:
    skew_group clk/standard_cm: insertion delay [min=0.277, max=0.292, avg=0.285, sd=0.004], skew [0.015 vs 0.202], 100% {0.277, 0.292} (wid=0.026 ws=0.019) (gid=0.273 gs=0.008)
  Clock network insertion delays are now [0.277ns, 0.292ns] average 0.285ns std.dev 0.004ns
  Improving fragments clock skew...
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts      : b=8, i=0, icg=0, nicg=0, l=0, total=8
      cell areas       : b=729.907um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=729.907um^2
      cell capacitance : b=0.105pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.105pF
      sink capacitance : count=257, total=1.160pF, avg=0.005pF, sd=0.000pF, min=0.005pF, max=0.005pF
      wire capacitance : top=0.000pF, trunk=0.054pF, leaf=0.439pF, total=0.493pF
      wire lengths     : top=0.000um, trunk=448.280um, leaf=3457.540um, total=3905.820um
    Clock DAG net violations after 'Improving fragments clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
      Trunk : target=0.300ns count=1 avg=0.201ns sd=0.000ns min=0.201ns max=0.201ns {1 <= 0.240ns}
      Leaf  : target=0.300ns count=8 avg=0.283ns sd=0.007ns min=0.270ns max=0.292ns {8 <= 0.300ns}
    Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
       Bufs: UCL_BUF8_2: 8 
    Primary reporting skew group after 'Improving fragments clock skew':
      skew_group clk/standard_cm: insertion delay [min=0.277, max=0.292, avg=0.285, sd=0.004], skew [0.015 vs 0.202], 100% {0.277, 0.292} (wid=0.026 ws=0.019) (gid=0.273 gs=0.008)
    Skew group summary after 'Improving fragments clock skew':
      skew_group clk/standard_cm: insertion delay [min=0.277, max=0.292, avg=0.285, sd=0.004], skew [0.015 vs 0.202], 100% {0.277, 0.292} (wid=0.026 ws=0.019) (gid=0.273 gs=0.008)
    Clock network insertion delays are now [0.277ns, 0.292ns] average 0.285ns std.dev 0.004ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Improving fragments clock skew
  Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Improving fragments clock skew
  Approximately balancing step...
    Resolve constraints - Approximately balancing...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Resolve constraints - Approximately balancing
    Approximately balancing...
      Approximately balancing, wire and cell delays...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=8, i=0, icg=0, nicg=0, l=0, total=8
          cell areas       : b=729.907um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=729.907um^2
          cell capacitance : b=0.105pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.105pF
          sink capacitance : count=257, total=1.160pF, avg=0.005pF, sd=0.000pF, min=0.005pF, max=0.005pF
          wire capacitance : top=0.000pF, trunk=0.054pF, leaf=0.439pF, total=0.493pF
          wire lengths     : top=0.000um, trunk=448.280um, leaf=3457.540um, total=3905.820um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Trunk : target=0.300ns count=1 avg=0.201ns sd=0.000ns min=0.201ns max=0.201ns {1 <= 0.240ns}
          Leaf  : target=0.300ns count=8 avg=0.283ns sd=0.007ns min=0.270ns max=0.292ns {8 <= 0.300ns}
        Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
           Bufs: UCL_BUF8_2: 8 
      Approximately balancing, wire and cell delays, iteration 1 done.
      Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Approximately balancing, wire and cell delays
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=8, i=0, icg=0, nicg=0, l=0, total=8
      cell areas       : b=729.907um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=729.907um^2
      cell capacitance : b=0.105pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.105pF
      sink capacitance : count=257, total=1.160pF, avg=0.005pF, sd=0.000pF, min=0.005pF, max=0.005pF
      wire capacitance : top=0.000pF, trunk=0.054pF, leaf=0.439pF, total=0.493pF
      wire lengths     : top=0.000um, trunk=448.280um, leaf=3457.540um, total=3905.820um
    Clock DAG net violations after 'Approximately balancing step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Trunk : target=0.300ns count=1 avg=0.201ns sd=0.000ns min=0.201ns max=0.201ns {1 <= 0.240ns}
      Leaf  : target=0.300ns count=8 avg=0.283ns sd=0.007ns min=0.270ns max=0.292ns {8 <= 0.300ns}
    Clock DAG library cell distribution after 'Approximately balancing step' {count}:
       Bufs: UCL_BUF8_2: 8 
    Primary reporting skew group after 'Approximately balancing step':
      skew_group clk/standard_cm: insertion delay [min=0.277, max=0.292, avg=0.285, sd=0.004], skew [0.015 vs 0.202], 100% {0.277, 0.292} (wid=0.026 ws=0.019) (gid=0.273 gs=0.008)
    Skew group summary after 'Approximately balancing step':
      skew_group clk/standard_cm: insertion delay [min=0.277, max=0.292, avg=0.285, sd=0.004], skew [0.015 vs 0.202], 100% {0.277, 0.292} (wid=0.026 ws=0.019) (gid=0.273 gs=0.008)
    Clock network insertion delays are now [0.277ns, 0.292ns] average 0.285ns std.dev 0.004ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Approximately balancing step
  Approximately balancing step done. (took cpu=0:00:00.1 real=0:00:00.1)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Approximately balancing step
  Fixing clock tree overload...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts      : b=8, i=0, icg=0, nicg=0, l=0, total=8
      cell areas       : b=729.907um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=729.907um^2
      cell capacitance : b=0.105pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.105pF
      sink capacitance : count=257, total=1.160pF, avg=0.005pF, sd=0.000pF, min=0.005pF, max=0.005pF
      wire capacitance : top=0.000pF, trunk=0.054pF, leaf=0.439pF, total=0.493pF
      wire lengths     : top=0.000um, trunk=448.280um, leaf=3457.540um, total=3905.820um
    Clock DAG net violations after 'Fixing clock tree overload': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
      Trunk : target=0.300ns count=1 avg=0.201ns sd=0.000ns min=0.201ns max=0.201ns {1 <= 0.240ns}
      Leaf  : target=0.300ns count=8 avg=0.283ns sd=0.007ns min=0.270ns max=0.292ns {8 <= 0.300ns}
    Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
       Bufs: UCL_BUF8_2: 8 
    Primary reporting skew group after 'Fixing clock tree overload':
      skew_group clk/standard_cm: insertion delay [min=0.277, max=0.292, avg=0.285, sd=0.004], skew [0.015 vs 0.202], 100% {0.277, 0.292} (wid=0.026 ws=0.019) (gid=0.273 gs=0.008)
    Skew group summary after 'Fixing clock tree overload':
      skew_group clk/standard_cm: insertion delay [min=0.277, max=0.292, avg=0.285, sd=0.004], skew [0.015 vs 0.202], 100% {0.277, 0.292} (wid=0.026 ws=0.019) (gid=0.273 gs=0.008)
    Clock network insertion delays are now [0.277ns, 0.292ns] average 0.285ns std.dev 0.004ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Fixing clock tree overload
  Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Fixing clock tree overload
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=8, i=0, icg=0, nicg=0, l=0, total=8
      cell areas       : b=729.907um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=729.907um^2
      cell capacitance : b=0.105pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.105pF
      sink capacitance : count=257, total=1.160pF, avg=0.005pF, sd=0.000pF, min=0.005pF, max=0.005pF
      wire capacitance : top=0.000pF, trunk=0.054pF, leaf=0.439pF, total=0.493pF
      wire lengths     : top=0.000um, trunk=448.280um, leaf=3457.540um, total=3905.820um
    Clock DAG net violations after 'Approximately balancing paths': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Trunk : target=0.300ns count=1 avg=0.201ns sd=0.000ns min=0.201ns max=0.201ns {1 <= 0.240ns}
      Leaf  : target=0.300ns count=8 avg=0.283ns sd=0.007ns min=0.270ns max=0.292ns {8 <= 0.300ns}
    Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
       Bufs: UCL_BUF8_2: 8 
    Primary reporting skew group after 'Approximately balancing paths':
      skew_group clk/standard_cm: insertion delay [min=0.277, max=0.292, avg=0.285, sd=0.004], skew [0.015 vs 0.202], 100% {0.277, 0.292} (wid=0.026 ws=0.019) (gid=0.273 gs=0.008)
    Skew group summary after 'Approximately balancing paths':
      skew_group clk/standard_cm: insertion delay [min=0.277, max=0.292, avg=0.285, sd=0.004], skew [0.015 vs 0.202], 100% {0.277, 0.292} (wid=0.026 ws=0.019) (gid=0.273 gs=0.008)
    Clock network insertion delays are now [0.277ns, 0.292ns] average 0.285ns std.dev 0.004ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Approximately balancing paths
  Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Approximately balancing paths
  Stage::Balancing done. (took cpu=0:00:00.5 real=0:00:00.5)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Stage::Balancing
  Stage::Polishing...
  Resynthesising clock tree into netlist...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
  Resynthesising clock tree into netlist done.
  Updating congestion map to accurately time the clock tree...
    Routing unrouted datapath nets connected to clock instances...
      Routed 257 unrouted datapath nets connected to clock instances
    Routing unrouted datapath nets connected to clock instances done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extract_rc -noRouteCheck"...
Extraction called for design 'mtm_Alu' of instances=1789 and nets=2495 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design mtm_Alu.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 905.328M)
    Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Leaving CCOpt scope - extractRC
  Updating congestion map to accurately time the clock tree done.
  Disconnecting clock tree from netlist...
  Disconnecting clock tree from netlist done.
  Clock DAG stats After congestion update:
    cell counts      : b=8, i=0, icg=0, nicg=0, l=0, total=8
    cell areas       : b=729.907um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=729.907um^2
    cell capacitance : b=0.105pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.105pF
    sink capacitance : count=257, total=1.160pF, avg=0.005pF, sd=0.000pF, min=0.005pF, max=0.005pF
    wire capacitance : top=0.000pF, trunk=0.054pF, leaf=0.439pF, total=0.494pF
    wire lengths     : top=0.000um, trunk=448.280um, leaf=3457.540um, total=3905.820um
  Clock DAG net violations After congestion update: none
  Clock DAG primary half-corner transition distribution After congestion update:
    Trunk : target=0.300ns count=1 avg=0.201ns sd=0.000ns min=0.201ns max=0.201ns {1 <= 0.240ns}
    Leaf  : target=0.300ns count=8 avg=0.283ns sd=0.007ns min=0.270ns max=0.292ns {8 <= 0.300ns}
  Clock DAG library cell distribution After congestion update {count}:
     Bufs: UCL_BUF8_2: 8 
  Primary reporting skew group After congestion update:
    skew_group clk/standard_cm: insertion delay [min=0.277, max=0.292, avg=0.285, sd=0.004], skew [0.015 vs 0.202], 100% {0.277, 0.292} (wid=0.026 ws=0.019) (gid=0.273 gs=0.008)
  Skew group summary After congestion update:
    skew_group clk/standard_cm: insertion delay [min=0.277, max=0.292, avg=0.285, sd=0.004], skew [0.015 vs 0.202], 100% {0.277, 0.292} (wid=0.026 ws=0.019) (gid=0.273 gs=0.008)
  Clock network insertion delays are now [0.277ns, 0.292ns] average 0.285ns std.dev 0.004ns
  Merging balancing drivers for power...
    Tried: 10 Succeeded: 0
    Clock DAG stats after 'Merging balancing drivers for power':
      cell counts      : b=8, i=0, icg=0, nicg=0, l=0, total=8
      cell areas       : b=729.907um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=729.907um^2
      cell capacitance : b=0.105pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.105pF
      sink capacitance : count=257, total=1.160pF, avg=0.005pF, sd=0.000pF, min=0.005pF, max=0.005pF
      wire capacitance : top=0.000pF, trunk=0.054pF, leaf=0.439pF, total=0.494pF
      wire lengths     : top=0.000um, trunk=448.280um, leaf=3457.540um, total=3905.820um
    Clock DAG net violations after 'Merging balancing drivers for power': none
    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
      Trunk : target=0.300ns count=1 avg=0.201ns sd=0.000ns min=0.201ns max=0.201ns {1 <= 0.240ns}
      Leaf  : target=0.300ns count=8 avg=0.283ns sd=0.007ns min=0.270ns max=0.292ns {8 <= 0.300ns}
    Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
       Bufs: UCL_BUF8_2: 8 
    Primary reporting skew group after 'Merging balancing drivers for power':
      skew_group clk/standard_cm: insertion delay [min=0.277, max=0.292, avg=0.285, sd=0.004], skew [0.015 vs 0.202], 100% {0.277, 0.292} (wid=0.026 ws=0.019) (gid=0.273 gs=0.008)
    Skew group summary after 'Merging balancing drivers for power':
      skew_group clk/standard_cm: insertion delay [min=0.277, max=0.292, avg=0.285, sd=0.004], skew [0.015 vs 0.202], 100% {0.277, 0.292} (wid=0.026 ws=0.019) (gid=0.273 gs=0.008)
    Clock network insertion delays are now [0.277ns, 0.292ns] average 0.285ns std.dev 0.004ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Merging balancing drivers for power
  Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Merging balancing drivers for power
  Improving clock skew...
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=8, i=0, icg=0, nicg=0, l=0, total=8
      cell areas       : b=729.907um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=729.907um^2
      cell capacitance : b=0.105pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.105pF
      sink capacitance : count=257, total=1.160pF, avg=0.005pF, sd=0.000pF, min=0.005pF, max=0.005pF
      wire capacitance : top=0.000pF, trunk=0.054pF, leaf=0.439pF, total=0.494pF
      wire lengths     : top=0.000um, trunk=448.280um, leaf=3457.540um, total=3905.820um
    Clock DAG net violations after 'Improving clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Trunk : target=0.300ns count=1 avg=0.201ns sd=0.000ns min=0.201ns max=0.201ns {1 <= 0.240ns}
      Leaf  : target=0.300ns count=8 avg=0.283ns sd=0.007ns min=0.270ns max=0.292ns {8 <= 0.300ns}
    Clock DAG library cell distribution after 'Improving clock skew' {count}:
       Bufs: UCL_BUF8_2: 8 
    Primary reporting skew group after 'Improving clock skew':
      skew_group clk/standard_cm: insertion delay [min=0.277, max=0.292, avg=0.285, sd=0.004], skew [0.015 vs 0.202], 100% {0.277, 0.292} (wid=0.026 ws=0.019) (gid=0.273 gs=0.008)
    Skew group summary after 'Improving clock skew':
      skew_group clk/standard_cm: insertion delay [min=0.277, max=0.292, avg=0.285, sd=0.004], skew [0.015 vs 0.202], 100% {0.277, 0.292} (wid=0.026 ws=0.019) (gid=0.273 gs=0.008)
    Clock network insertion delays are now [0.277ns, 0.292ns] average 0.285ns std.dev 0.004ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Improving clock skew
  Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Improving clock skew
  Reducing clock tree power 3...
    Initial gate capacitance is (rise=1.260pF fall=1.264pF).
    Resizing gates: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=8, i=0, icg=0, nicg=0, l=0, total=8
      cell areas       : b=729.907um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=729.907um^2
      cell capacitance : b=0.105pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.105pF
      sink capacitance : count=257, total=1.160pF, avg=0.005pF, sd=0.000pF, min=0.005pF, max=0.005pF
      wire capacitance : top=0.000pF, trunk=0.054pF, leaf=0.439pF, total=0.494pF
      wire lengths     : top=0.000um, trunk=448.280um, leaf=3457.540um, total=3905.820um
    Clock DAG net violations after 'Reducing clock tree power 3': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Trunk : target=0.300ns count=1 avg=0.201ns sd=0.000ns min=0.201ns max=0.201ns {1 <= 0.240ns}
      Leaf  : target=0.300ns count=8 avg=0.283ns sd=0.007ns min=0.270ns max=0.292ns {8 <= 0.300ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
       Bufs: UCL_BUF8_2: 8 
    Primary reporting skew group after 'Reducing clock tree power 3':
      skew_group clk/standard_cm: insertion delay [min=0.277, max=0.292, avg=0.285, sd=0.004], skew [0.015 vs 0.202], 100% {0.277, 0.292} (wid=0.026 ws=0.019) (gid=0.273 gs=0.008)
    Skew group summary after 'Reducing clock tree power 3':
      skew_group clk/standard_cm: insertion delay [min=0.277, max=0.292, avg=0.285, sd=0.004], skew [0.015 vs 0.202], 100% {0.277, 0.292} (wid=0.026 ws=0.019) (gid=0.273 gs=0.008)
    Clock network insertion delays are now [0.277ns, 0.292ns] average 0.285ns std.dev 0.004ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Reducing clock tree power 3
  Reducing clock tree power 3 done. (took cpu=0:00:00.0 real=0:00:00.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Reducing clock tree power 3
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=8, i=0, icg=0, nicg=0, l=0, total=8
      cell areas       : b=729.907um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=729.907um^2
      cell capacitance : b=0.105pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.105pF
      sink capacitance : count=257, total=1.160pF, avg=0.005pF, sd=0.000pF, min=0.005pF, max=0.005pF
      wire capacitance : top=0.000pF, trunk=0.054pF, leaf=0.439pF, total=0.494pF
      wire lengths     : top=0.000um, trunk=448.280um, leaf=3457.540um, total=3905.820um
    Clock DAG net violations after 'Improving insertion delay': none
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Trunk : target=0.300ns count=1 avg=0.201ns sd=0.000ns min=0.201ns max=0.201ns {1 <= 0.240ns}
      Leaf  : target=0.300ns count=8 avg=0.283ns sd=0.007ns min=0.270ns max=0.292ns {8 <= 0.300ns}
    Clock DAG library cell distribution after 'Improving insertion delay' {count}:
       Bufs: UCL_BUF8_2: 8 
    Primary reporting skew group after 'Improving insertion delay':
      skew_group clk/standard_cm: insertion delay [min=0.277, max=0.292, avg=0.285, sd=0.004], skew [0.015 vs 0.202], 100% {0.277, 0.292} (wid=0.026 ws=0.019) (gid=0.273 gs=0.008)
    Skew group summary after 'Improving insertion delay':
      skew_group clk/standard_cm: insertion delay [min=0.277, max=0.292, avg=0.285, sd=0.004], skew [0.015 vs 0.202], 100% {0.277, 0.292} (wid=0.026 ws=0.019) (gid=0.273 gs=0.008)
    Clock network insertion delays are now [0.277ns, 0.292ns] average 0.285ns std.dev 0.004ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Improving insertion delay
  Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Improving insertion delay
  Total capacitance is (rise=1.754pF fall=1.758pF), of which (rise=0.494pF fall=0.494pF) is wire, and (rise=1.260pF fall=1.264pF) is gate.
  Stage::Polishing done. (took cpu=0:00:00.3 real=0:00:00.3)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Stage::Polishing
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Setting non-default rules before calling refine place.
  Leaving CCOpt scope - ClockRefiner...
  Performing Clock Only Refine Place.
*** Starting place_detail (0:01:05 mem=962.6M) ***
Total net bbox length = 5.216e+04 (2.482e+04 2.734e+04) (ext = 2.999e+02)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 962.6MB
Summary Report:
Instances move: 0 (out of 1789 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.216e+04 (2.482e+04 2.734e+04) (ext = 2.999e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 962.6MB
*** Finished place_detail (0:01:05 mem=962.6M) ***
  Moved 0 and flipped 0 of 265 clock instance(s) during refinement.
  The largest move was 0 microns for .
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.0 real=0:00:00.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Leaving CCOpt scope - ClockRefiner
  Stage::Updating netlist done. (took cpu=0:00:00.1 real=0:00:00.1)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Stage::Updating netlist
  CCOpt::Phase::Implementation done. (took cpu=0:00:01.0 real=0:00:01.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   CCOpt::Phase::Implementation
  CCOpt::Phase::eGRPC...
  Eagl Post Conditioning loop iteration 0...
    Clock implementation routing...
      Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:         9 (unrouted=9, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
  Non-clock:  2486 (unrouted=658, trialRouted=1828, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=658, (crossesIlmBounday AND tooFewTerms=0)])
      Routing using eGR only...
        Early Global Route - eGR only step...
(ccopt eGR): There are 9 nets for routing of which 9 have one or more fixed wires.
(ccopt eGR): Start to route 1 trunk nets
[NR-eGR] Detected a user setting of 'route_design_top_routing_layer 3' which was translated to 'set_db route_early_global_top_routing_layer 3'.
[NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 3
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=4555 numPGBlocks=1604 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=1837  numIgnoredNets=1836
[NR-eGR] There are 1 clock nets ( 1 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 1 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eGR] Pitch:  L1=960  L2=1120  L3=1120
[NR-eGR] Rule id 1. Nets 0 
[NR-eGR] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=480  L2=640  L3=640
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] numSplitNets=0 (0.00%),  numDemotedLocalNets=0  numSubNets=0  numEscapedPins=0  numNonEscapedPins=0
[NR-eGR] Layer group 1: route 1 net(s) in layer range [2, 3]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.492800e+02um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon            
[NR-eGR]                 #Gcell     %Gcell
[NR-eGR] Layer              (0)    OverCon 
[NR-eGR] ------------------------------------
[NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[NR-eGR] ------------------------------------
[NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(ME1)(F) length: 0.000000e+00um, number of vias: 5295
[NR-eGR] Layer2(ME2)(V) length: 3.219048e+04um, number of vias: 9914
[NR-eGR] Layer3(ME3)(H) length: 3.090968e+04um, number of vias: 0
[NR-eGR] Total length: 6.310015e+04um, number of vias: 15209
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 4.697600e+02um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR] Layer1(ME1)(F) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer2(ME2)(V) length: 1.701600e+02um, number of vias: 20
[NR-eGR] Layer3(ME3)(H) length: 2.996000e+02um, number of vias: 0
[NR-eGR] Total length: 4.697600e+02um, number of vias: 20
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 4.697600e+02um, number of vias: 20
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 902.3 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.04 seconds
(ccopt eGR): Start to route 8 leaf nets
[NR-eGR] Detected a user setting of 'route_design_top_routing_layer 3' which was translated to 'set_db route_early_global_top_routing_layer 3'.
[NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[NR-eGR] Started earlyGlobalRoute kernel
[NR-eGR] Initial Peak syMemory usage = 902.3 MB
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 3
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=4555 numPGBlocks=1604 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 1  numPreroutedWires = 46
[NR-eGR] Read numTotalNets=1837  numIgnoredNets=1829
[NR-eGR] There are 8 clock nets ( 8 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 8 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eGR] Pitch:  L1=960  L2=1120  L3=1120
[NR-eGR] Rule id 1. Nets 0 
[NR-eGR] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=480  L2=640  L3=640
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] numSplitNets=0 (0.00%),  numDemotedLocalNets=0  numSubNets=0  numEscapedPins=0  numNonEscapedPins=0
[NR-eGR] Layer group 1: route 8 net(s) in layer range [2, 3]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.576960e+03um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon            
[NR-eGR]                 #Gcell     %Gcell
[NR-eGR] Layer              (0)    OverCon 
[NR-eGR] ------------------------------------
[NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[NR-eGR] ------------------------------------
[NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(ME1)(F) length: 0.000000e+00um, number of vias: 5295
[NR-eGR] Layer2(ME2)(V) length: 3.428056e+04um, number of vias: 10352
[NR-eGR] Layer3(ME3)(H) length: 3.253144e+04um, number of vias: 0
[NR-eGR] Total length: 6.681199e+04um, number of vias: 15647
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 3.711840e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR] Layer1(ME1)(F) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer2(ME2)(V) length: 2.090080e+03um, number of vias: 438
[NR-eGR] Layer3(ME3)(H) length: 1.621760e+03um, number of vias: 0
[NR-eGR] Total length: 3.711840e+03um, number of vias: 438
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 3.711840e+03um, number of vias: 438
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 902.3 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.04 seconds
        Early Global Route - eGR only step done. (took cpu=0:00:00.1 real=0:00:00.3)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Early Global Route - eGR only step
Set FIXED routing status on 9 net(s)
      Routing using eGR only done.
Net route status summary:
  Clock:         9 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=9, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
  Non-clock:  2486 (unrouted=658, trialRouted=1828, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=658, (crossesIlmBounday AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

      Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.2 real=0:00:00.3)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Leaving CCOpt scope - Routing Tools
    Clock implementation routing done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extract_rc -noRouteCheck"...
Extraction called for design 'mtm_Alu' of instances=1789 and nets=2495 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design mtm_Alu.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 902.273M)
    Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Leaving CCOpt scope - extractRC
    Calling post conditioning for eGRPC...
      eGRPC...
        eGRPC active optimizations:
         - Move Down
         - Downsizing before DRV sizing
         - DRV fixing with cell sizing
         - Move to fanout
         - Cloning
        
        Currently running CTS, using active skew data
        Reset bufferability constraints...
        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
        Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
        Clock DAG stats eGRPC initial state:
          cell counts      : b=8, i=0, icg=0, nicg=0, l=0, total=8
          cell areas       : b=729.907um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=729.907um^2
          cell capacitance : b=0.105pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.105pF
          sink capacitance : count=257, total=1.160pF, avg=0.005pF, sd=0.000pF, min=0.005pF, max=0.005pF
          wire capacitance : top=0.000pF, trunk=0.058pF, leaf=0.498pF, total=0.556pF
          wire lengths     : top=0.000um, trunk=469.760um, leaf=3711.840um, total=4181.600um
        Clock DAG net violations eGRPC initial state:
          Remaining Transition : {count=2, worst=[0.010ns, 0.009ns]} avg=0.010ns sd=0.001ns sum=0.020ns
          Capacitance          : {count=1, worst=[0.002pF]} avg=0.002pF sd=0.000pF sum=0.002pF
        Clock DAG primary half-corner transition distribution eGRPC initial state:
          Trunk : target=0.300ns count=1 avg=0.202ns sd=0.000ns min=0.202ns max=0.202ns {1 <= 0.240ns}
          Leaf  : target=0.300ns count=8 avg=0.294ns sd=0.010ns min=0.283ns max=0.310ns {6 <= 0.300ns} {2 <= 0.315ns}
        Clock DAG library cell distribution eGRPC initial state {count}:
           Bufs: UCL_BUF8_2: 8 
        Primary reporting skew group eGRPC initial state:
          skew_group clk/standard_cm: insertion delay [min=0.281, max=0.301, avg=0.291, sd=0.005], skew [0.020 vs 0.202], 100% {0.281, 0.301} (wid=0.031 ws=0.024) (gid=0.278 gs=0.012)
        Skew group summary eGRPC initial state:
          skew_group clk/standard_cm: insertion delay [min=0.281, max=0.301, avg=0.291, sd=0.005], skew [0.020 vs 0.202], 100% {0.281, 0.301} (wid=0.031 ws=0.024) (gid=0.278 gs=0.012)
        Clock network insertion delays are now [0.281ns, 0.301ns] average 0.291ns std.dev 0.005ns
        Moving buffers...
        Violation analysis...
        Analysising clock tree DRVs: Analysising clock tree DRVs: Done
        Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Violation analysis
        Clock DAG stats eGRPC after moving buffers:
          cell counts      : b=8, i=0, icg=0, nicg=0, l=0, total=8
          cell areas       : b=729.907um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=729.907um^2
          cell capacitance : b=0.105pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.105pF
          sink capacitance : count=257, total=1.160pF, avg=0.005pF, sd=0.000pF, min=0.005pF, max=0.005pF
          wire capacitance : top=0.000pF, trunk=0.058pF, leaf=0.498pF, total=0.556pF
          wire lengths     : top=0.000um, trunk=469.760um, leaf=3711.840um, total=4181.600um
        Clock DAG net violations eGRPC after moving buffers:
          Remaining Transition : {count=2, worst=[0.010ns, 0.009ns]} avg=0.010ns sd=0.001ns sum=0.020ns
          Capacitance          : {count=1, worst=[0.002pF]} avg=0.002pF sd=0.000pF sum=0.002pF
        Clock DAG primary half-corner transition distribution eGRPC after moving buffers:
          Trunk : target=0.300ns count=1 avg=0.202ns sd=0.000ns min=0.202ns max=0.202ns {1 <= 0.240ns}
          Leaf  : target=0.300ns count=8 avg=0.294ns sd=0.010ns min=0.283ns max=0.310ns {6 <= 0.300ns} {2 <= 0.315ns}
        Clock DAG library cell distribution eGRPC after moving buffers {count}:
           Bufs: UCL_BUF8_2: 8 
        Primary reporting skew group eGRPC after moving buffers:
          skew_group clk/standard_cm: insertion delay [min=0.281, max=0.301, avg=0.291, sd=0.005], skew [0.020 vs 0.202], 100% {0.281, 0.301} (wid=0.031 ws=0.024) (gid=0.278 gs=0.012)
        Skew group summary eGRPC after moving buffers:
          skew_group clk/standard_cm: insertion delay [min=0.281, max=0.301, avg=0.291, sd=0.005], skew [0.020 vs 0.202], 100% {0.281, 0.301} (wid=0.031 ws=0.024) (gid=0.278 gs=0.012)
        Clock network insertion delays are now [0.281ns, 0.301ns] average 0.291ns std.dev 0.005ns
        Moving buffers done. (took cpu=0:00:00.0 real=0:00:00.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Moving buffers
        Recomputing CTS skew targets...
        Resolving skew group constraints...
          Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
        Resolving skew group constraints done.
        Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
        Initial Pass of Downsizing Clock Tree Cells...
        Artificially removing long paths...
          Artificially shortened 28 long paths. The largest offset applied was 0.004ns
          
          Skew Group Offsets:
          
          ---------------------------------------------------------------------------------------------
          Skew Group         Num.     Num.       Offset        Max        Previous Max.    Current Max.
                             Sinks    Offsets    Percentile    Offset     Path Delay       Path Delay
          ---------------------------------------------------------------------------------------------
          clk/standard_cm     257       28        10.895%      0.004ns       0.301ns         0.296ns
          ---------------------------------------------------------------------------------------------
          
          Offsets Histogram:
          
          -------------------------------
          From (ns)    To (ns)      Count
          -------------------------------
          below          0.000        2
            0.000      and above     26
          -------------------------------
          
          Mean=0.003ns Median=0.004ns Std.Dev=0.001ns
          
          
          Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Artificially removing long paths
        Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
        Modifying slew-target multiplier from 1 to 0.9
        Downsizing prefiltering...
        Downsizing prefiltering done.
        Downsizing: ...20% ...40% ...60% ...80% ...100% 
        DoDownSizing Summary : numSized = 0, numUnchanged = 0, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 9, numSkippedDueToCloseToSkewTarget = 0
        CCOpt-eGRPC Downsizing: considered: 0, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
        Reverting slew-target multiplier from 0.9 to 1
        Reverting Artificially removing long paths...
          Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Reverting Artificially removing long paths
        Reverting Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
        Clock DAG stats eGRPC after downsizing:
          cell counts      : b=8, i=0, icg=0, nicg=0, l=0, total=8
          cell areas       : b=729.907um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=729.907um^2
          cell capacitance : b=0.105pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.105pF
          sink capacitance : count=257, total=1.160pF, avg=0.005pF, sd=0.000pF, min=0.005pF, max=0.005pF
          wire capacitance : top=0.000pF, trunk=0.058pF, leaf=0.498pF, total=0.556pF
          wire lengths     : top=0.000um, trunk=469.760um, leaf=3711.840um, total=4181.600um
        Clock DAG net violations eGRPC after downsizing:
          Remaining Transition : {count=2, worst=[0.010ns, 0.009ns]} avg=0.010ns sd=0.001ns sum=0.020ns
          Capacitance          : {count=1, worst=[0.002pF]} avg=0.002pF sd=0.000pF sum=0.002pF
        Clock DAG primary half-corner transition distribution eGRPC after downsizing:
          Trunk : target=0.300ns count=1 avg=0.202ns sd=0.000ns min=0.202ns max=0.202ns {1 <= 0.240ns}
          Leaf  : target=0.300ns count=8 avg=0.294ns sd=0.010ns min=0.283ns max=0.310ns {6 <= 0.300ns} {2 <= 0.315ns}
        Clock DAG library cell distribution eGRPC after downsizing {count}:
           Bufs: UCL_BUF8_2: 8 
        Primary reporting skew group eGRPC after downsizing:
          skew_group clk/standard_cm: insertion delay [min=0.281, max=0.301, avg=0.291, sd=0.005], skew [0.020 vs 0.202], 100% {0.281, 0.301} (wid=0.031 ws=0.023) (gid=0.278 gs=0.012)
        Skew group summary eGRPC after downsizing:
          skew_group clk/standard_cm: insertion delay [min=0.281, max=0.301, avg=0.291, sd=0.005], skew [0.020 vs 0.202], 100% {0.281, 0.301} (wid=0.031 ws=0.023) (gid=0.278 gs=0.012)
        Clock network insertion delays are now [0.281ns, 0.301ns] average 0.291ns std.dev 0.005ns
        Initial Pass of Downsizing Clock Tree Cells done. (took cpu=0:00:00.1 real=0:00:00.1)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Initial Pass of Downsizing Clock Tree Cells
        Fixing DRVs...
        Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
        CCOpt-eGRPC: considered: 9, tested: 9, violation detected: 3, violation ignored (due to small violation): 0, cannot run: 1, attempted: 2, unsuccessful: 0, sized: 0
        
        PRO Statistics: Fix DRVs (cell sizing):
        =======================================
        
        Cell changes by Net Type:
        
        -------------------------------------------------------------------------------------------------------------------
        Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
        -------------------------------------------------------------------------------------------------------------------
        top                0                    0           0            0                    0                  0 (0.0%)
        trunk              0                    0           0            0                    0                  0 (0.0%)
        leaf               2 (100.0%)           0           0            0                    0                  2 (100.0%)
        -------------------------------------------------------------------------------------------------------------------
        Total              2 (100%)      -           -            -                           0 (100%)           2 (100%)
        -------------------------------------------------------------------------------------------------------------------
        
        Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 2, Area change: 0.000um^2 (0.000%)
        Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
        
        Clock DAG stats eGRPC after DRV fixing:
          cell counts      : b=8, i=0, icg=0, nicg=0, l=0, total=8
          cell areas       : b=729.907um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=729.907um^2
          cell capacitance : b=0.105pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.105pF
          sink capacitance : count=257, total=1.160pF, avg=0.005pF, sd=0.000pF, min=0.005pF, max=0.005pF
          wire capacitance : top=0.000pF, trunk=0.058pF, leaf=0.498pF, total=0.556pF
          wire lengths     : top=0.000um, trunk=469.760um, leaf=3711.840um, total=4181.600um
        Clock DAG net violations eGRPC after DRV fixing:
          Remaining Transition : {count=2, worst=[0.010ns, 0.009ns]} avg=0.010ns sd=0.001ns sum=0.020ns
          Capacitance          : {count=1, worst=[0.002pF]} avg=0.002pF sd=0.000pF sum=0.002pF
        Clock DAG primary half-corner transition distribution eGRPC after DRV fixing:
          Trunk : target=0.300ns count=1 avg=0.202ns sd=0.000ns min=0.202ns max=0.202ns {1 <= 0.240ns}
          Leaf  : target=0.300ns count=8 avg=0.294ns sd=0.010ns min=0.283ns max=0.310ns {6 <= 0.300ns} {2 <= 0.315ns}
        Clock DAG library cell distribution eGRPC after DRV fixing {count}:
           Bufs: UCL_BUF8_2: 8 
        Primary reporting skew group eGRPC after DRV fixing:
          skew_group clk/standard_cm: insertion delay [min=0.281, max=0.301, avg=0.291, sd=0.005], skew [0.020 vs 0.202], 100% {0.281, 0.301} (wid=0.031 ws=0.023) (gid=0.278 gs=0.012)
        Skew group summary eGRPC after DRV fixing:
          skew_group clk/standard_cm: insertion delay [min=0.281, max=0.301, avg=0.291, sd=0.005], skew [0.020 vs 0.202], 100% {0.281, 0.301} (wid=0.031 ws=0.023) (gid=0.278 gs=0.012)
        Clock network insertion delays are now [0.281ns, 0.301ns] average 0.291ns std.dev 0.005ns
        Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Fixing DRVs
        Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
        Violation analysis...
        Analysising clock tree DRVs: Analysising clock tree DRVs: Done
        Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Violation analysis
        Moving clock insts towards fanout...
          Move to sink centre: considered=2, unsuccessful=0, alreadyClose=0, noImprovementFound=0, degradedSlew=0, degradedSkew=0, insufficientImprovement=0, accepted=2
        Moving clock insts towards fanout done.
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Set dirty flag on 2 insts, 4 nets
      eGRPC done.
    Calling post conditioning for eGRPC done.
  Eagl Post Conditioning loop iteration 0 done.
  Refine place not called during Post Conditioning. Calling it now the Eagl->PC Loop is complete.
  Leaving CCOpt scope - ClockRefiner...
  Performing Single Pass Refine Place.
*** Starting place_detail (0:01:06 mem=943.5M) ***
Total net bbox length = 5.211e+04 (2.482e+04 2.728e+04) (ext = 3.143e+02)
Density distribution unevenness ratio = 7.063%
Move report: Detail placement moves 38 insts, mean move: 5.32 um, max move: 13.68 um
	Max move on inst (u_mtm_Alu_deserializer/g9779): (67.28, 78.08) --> (69.44, 89.60)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 943.5MB
Summary Report:
Instances move: 38 (out of 1789 movable)
Instances flipped: 0
Mean displacement: 5.32 um
Max displacement: 13.68 um (Instance: u_mtm_Alu_deserializer/g9779) (67.28, 78.08) -> (69.44, 89.6)
	Length: 4 sites, height: 1 rows, site name: CoreSite, cell type: UCL_AOI21
	Violation at original loc: Placement Blockage Violation
Total net bbox length = 5.221e+04 (2.487e+04 2.734e+04) (ext = 3.143e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 943.5MB
*** Finished place_detail (0:01:06 mem=943.5M) ***
  Moved 0 and flipped 0 of 265 clock instance(s) during refinement.
  The largest move was 0 microns for .
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Leaving CCOpt scope - ClockRefiner
  CCOpt::Phase::eGRPC done. (took cpu=0:00:00.6 real=0:00:00.8)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   CCOpt::Phase::eGRPC
  CCOpt::Phase::Routing...
  Update timing and DAG stats before routing clock trees...
  Clock DAG stats before routing clock trees:
    cell counts      : b=8, i=0, icg=0, nicg=0, l=0, total=8
    cell areas       : b=729.907um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=729.907um^2
    cell capacitance : b=0.105pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.105pF
    sink capacitance : count=257, total=1.160pF, avg=0.005pF, sd=0.000pF, min=0.005pF, max=0.005pF
    wire capacitance : top=0.000pF, trunk=0.058pF, leaf=0.498pF, total=0.556pF
    wire lengths     : top=0.000um, trunk=469.760um, leaf=3711.840um, total=4181.600um
  Clock DAG net violations before routing clock trees:
    Remaining Transition : {count=2, worst=[0.010ns, 0.009ns]} avg=0.010ns sd=0.001ns sum=0.020ns
    Capacitance          : {count=1, worst=[0.002pF]} avg=0.002pF sd=0.000pF sum=0.002pF
  Clock DAG primary half-corner transition distribution before routing clock trees:
    Trunk : target=0.300ns count=1 avg=0.202ns sd=0.000ns min=0.202ns max=0.202ns {1 <= 0.240ns}
    Leaf  : target=0.300ns count=8 avg=0.294ns sd=0.010ns min=0.283ns max=0.310ns {6 <= 0.300ns} {2 <= 0.315ns}
  Clock DAG library cell distribution before routing clock trees {count}:
     Bufs: UCL_BUF8_2: 8 
  Primary reporting skew group before routing clock trees:
    skew_group clk/standard_cm: insertion delay [min=0.281, max=0.301, avg=0.291, sd=0.005], skew [0.020 vs 0.202], 100% {0.281, 0.301} (wid=0.031 ws=0.023) (gid=0.278 gs=0.012)
  Skew group summary before routing clock trees:
    skew_group clk/standard_cm: insertion delay [min=0.281, max=0.301, avg=0.291, sd=0.005], skew [0.020 vs 0.202], 100% {0.281, 0.301} (wid=0.031 ws=0.023) (gid=0.278 gs=0.012)
  Clock network insertion delays are now [0.281ns, 0.301ns] average 0.291ns std.dev 0.005ns
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   before routing clock trees
  Update timing and DAG stats before routing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock implementation routing...
    Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:         9 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=9, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
  Non-clock:  2486 (unrouted=658, trialRouted=1828, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=658, (crossesIlmBounday AND tooFewTerms=0)])
    Routing using eGR in eGR->NR Step...
      Early Global Route - eGR->NR step...
(ccopt eGR): There are 9 nets for routing of which 9 have one or more fixed wires.
(ccopt eGR): Start to route 1 trunk nets
[NR-eGR] Detected a user setting of 'route_design_top_routing_layer 3' which was translated to 'set_db route_early_global_top_routing_layer 3'.
[NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 3
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=4555 numPGBlocks=1604 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=1837  numIgnoredNets=1836
[NR-eGR] There are 1 clock nets ( 1 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 1 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eGR] Pitch:  L1=960  L2=1120  L3=1120
[NR-eGR] Rule id 1. Nets 0 
[NR-eGR] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=480  L2=640  L3=640
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] numSplitNets=0 (0.00%),  numDemotedLocalNets=0  numSubNets=0  numEscapedPins=0  numNonEscapedPins=0
[NR-eGR] Layer group 1: route 1 net(s) in layer range [2, 3]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.508800e+02um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon            
[NR-eGR]                 #Gcell     %Gcell
[NR-eGR] Layer              (0)    OverCon 
[NR-eGR] ------------------------------------
[NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[NR-eGR] ------------------------------------
[NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(ME1)(F) length: 0.000000e+00um, number of vias: 5295
[NR-eGR] Layer2(ME2)(V) length: 3.225935e+04um, number of vias: 9915
[NR-eGR] Layer3(ME3)(H) length: 3.096984e+04um, number of vias: 0
[NR-eGR] Total length: 6.322919e+04um, number of vias: 15210
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 5.988000e+02um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR] Layer1(ME1)(F) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer2(ME2)(V) length: 2.390400e+02um, number of vias: 21
[NR-eGR] Layer3(ME3)(H) length: 3.597600e+02um, number of vias: 0
[NR-eGR] Total length: 5.988000e+02um, number of vias: 21
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 5.988000e+02um, number of vias: 21
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 902.3 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.03 seconds
(ccopt eGR): Start to route 8 leaf nets
[NR-eGR] Detected a user setting of 'route_design_top_routing_layer 3' which was translated to 'set_db route_early_global_top_routing_layer 3'.
[NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[NR-eGR] Started earlyGlobalRoute kernel
[NR-eGR] Initial Peak syMemory usage = 902.3 MB
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 3
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=4555 numPGBlocks=1604 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 1  numPreroutedWires = 47
[NR-eGR] Read numTotalNets=1837  numIgnoredNets=1829
[NR-eGR] There are 8 clock nets ( 8 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 8 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eGR] Pitch:  L1=960  L2=1120  L3=1120
[NR-eGR] Rule id 1. Nets 0 
[NR-eGR] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=480  L2=640  L3=640
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] numSplitNets=0 (0.00%),  numDemotedLocalNets=0  numSubNets=0  numEscapedPins=0  numNonEscapedPins=0
[NR-eGR] Layer group 1: route 8 net(s) in layer range [2, 3]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.03% V. EstWL: 3.398400e+03um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon            
[NR-eGR]                 #Gcell     %Gcell
[NR-eGR] Layer              (1)    OverCon 
[NR-eGR] ------------------------------------
[NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2       1( 0.03%)   ( 0.03%) 
[NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[NR-eGR] ------------------------------------
[NR-eGR] Total        1( 0.02%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.03% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.03% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(ME1)(F) length: 0.000000e+00um, number of vias: 5295
[NR-eGR] Layer2(ME2)(V) length: 3.421300e+04um, number of vias: 10363
[NR-eGR] Layer3(ME3)(H) length: 3.257816e+04um, number of vias: 0
[NR-eGR] Total length: 6.679115e+04um, number of vias: 15658
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 3.561960e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR] Layer1(ME1)(F) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer2(ME2)(V) length: 1.953640e+03um, number of vias: 448
[NR-eGR] Layer3(ME3)(H) length: 1.608320e+03um, number of vias: 0
[NR-eGR] Total length: 3.561960e+03um, number of vias: 448
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 3.561960e+03um, number of vias: 448
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 902.3 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.04 seconds
Generated NR early global route guides for clocks to: /tmp/innovus_temp_169023_cadence212_moleszkowicz_bkSp3W/.rgfbddF1f
      Early Global Route - eGR->NR step done. (took cpu=0:00:00.1 real=0:00:00.2)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Early Global Route - eGR->NR step
    Routing using eGR in eGR->NR Step done.
    Routing using NR in eGR->NR Step...

CCOPT: Preparing to route 9 clock nets with NanoRoute.
  All net are default rule.
  Removed pre-existing routes for 9 nets.
  Preferred NanoRoute mode settings: Current
#WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
#WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
      Clock detailed routing...
        NanoRoute...

route_global_detail

#set_db route_design_detail_auto_stop false
#set_db route_design_detail_end_iteration 20
#set_db route_design_allow_pin_as_feedthru "false"
#set_db route_design_selected_net_only true
#set_db route_design_top_routing_layer 3
#set_db route_design_with_eco true
#set_db route_design_with_si_driven false
#set_db route_design_with_timing_driven false
#Start route_global_detail on Sun Sep  8 10:35:57 2019
#
#WARNING (NRDB-976) The TRACK STEP 1.9200 for preferred direction tracks is smaller than the PITCH 2.2000 for LAYER ME6. This will cause routability problems for NanoRoute.
#NanoRoute Version 17.13-s098_1 NR180117-1602/17_13-UB
#Start routing data preparation on Sun Sep  8 10:35:57 2019
#
#WARNING (NRDB-2077) The below via enclosure for LAYER ME1 is not specified for width 0.240.
#WARNING (NRDB-2078) The above via enclosure for LAYER ME2 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER ME1 is not specified for width 0.240.
#WARNING (NRDB-2078) The above via enclosure for LAYER ME2 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER ME2 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER ME3 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER ME2 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER ME3 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER ME3 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER ME4 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER ME3 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER ME4 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER ME4 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER ME5 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER ME4 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER ME5 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER ME5 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER ME6 is not specified for width 1.200.
#WARNING (NRDB-2077) The below via enclosure for LAYER ME5 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER ME6 is not specified for width 1.200.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.900.
#Voltage range [0.000 - 0.000] has 2 nets.
#Voltage range [0.000 - 1.900] has 2493 nets.
# ME1          H   Track-Pitch = 0.640    Line-2-Via Pitch = 0.500
# ME2          V   Track-Pitch = 0.640    Line-2-Via Pitch = 0.560
# ME3          H   Track-Pitch = 0.640    Line-2-Via Pitch = 0.560
# ME4          V   Track-Pitch = 0.640    Line-2-Via Pitch = 0.560
# ME5          H   Track-Pitch = 0.640    Line-2-Via Pitch = 0.560
# ME6          V   Track-Pitch = 1.920    Line-2-Via Pitch = 2.200
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=20 tracks, using layer ME2's pitch = 0.640.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 745.87 (MB), peak = 785.22 (MB)
#Merging special wires...
#reading routing guides ......
#
#Finished routing data preparation on Sun Sep  8 10:35:58 2019
#
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 12.87 (MB)
#Total memory = 746.12 (MB)
#Peak memory = 785.22 (MB)
#
#
#Start global routing on Sun Sep  8 10:35:58 2019
#
#Number of eco nets is 0
#
#Start global routing data preparation on Sun Sep  8 10:35:58 2019
#
#Start routing resource analysis on Sun Sep  8 10:35:58 2019
#
#Routing resource analysis is done on Sun Sep  8 10:35:59 2019
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  ME1            H         504           0         625    68.96%
#  ME2            V         507           0         625     0.16%
#  ME3            H         470          34         625     0.00%
#  ME4            V         438          70         625     0.00%
#  --------------------------------------------------------------
#  Total                   1919       5.11%        2500    17.28%
#
#  9 nets (0.36%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Sun Sep  8 10:35:59 2019
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 746.50 (MB), peak = 785.22 (MB)
#
#Routing guide is on.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 746.56 (MB), peak = 785.22 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 747.71 (MB), peak = 785.22 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 747.82 (MB), peak = 785.22 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 747.84 (MB), peak = 785.22 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 658 (skipped).
#Total number of selected nets for routing = 9.
#Total number of unselected nets (but routable) for routing = 1828 (skipped).
#Total number of nets in the design = 2495.
#
#1828 skipped nets do not have any wires.
#9 routable nets have only global wires.
#9 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  9               0  
#------------------------------------------------
#        Total                  9               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  9            1828  
#------------------------------------------------
#        Total                  9            1828  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon          
#                  #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)   OverCon
#  ----------------------------------------------
#  ME1           0(0.00%)      0(0.00%)   (0.00%)
#  ME2           1(0.16%)      1(0.16%)   (0.32%)
#  ME3           0(0.00%)      0(0.00%)   (0.00%)
#  ----------------------------------------------
#     Total      1(0.06%)      1(0.06%)   (0.12%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
#  Overflow after GR: 0.00% H + 0.12% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 9
#Total wire length = 3815 um.
#Total half perimeter of net bounding box = 2085 um.
#Total wire length on LAYER ME1 = 0 um.
#Total wire length on LAYER ME2 = 1984 um.
#Total wire length on LAYER ME3 = 1830 um.
#Total wire length on LAYER ME4 = 0 um.
#Total wire length on LAYER ME5 = 0 um.
#Total wire length on LAYER ME6 = 0 um.
#Total number of vias = 250
#Up-Via Summary (total 250):
#           
#-----------------------
# ME1                 8
# ME2               242
#-----------------------
#                   250 
#
#Total number of involved priority nets 9
#Maximum src to sink distance for priority net 439.9
#Average of max src_to_sink distance for priority net 218.2
#Average of ave src_to_sink distance for priority net 135.2
#Max overcon = 2 tracks.
#Total overcon = 0.12%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 2.21 (MB)
#Total memory = 748.33 (MB)
#Peak memory = 785.22 (MB)
#
#Finished global routing on Sun Sep  8 10:35:59 2019
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 747.30 (MB), peak = 785.22 (MB)
#Start Track Assignment.
#Done with 119 horizontal wires in 1 hboxes and 134 vertical wires in 1 hboxes.
#Done with 2 horizontal wires in 1 hboxes and 10 vertical wires in 1 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 9
#Total wire length = 3793 um.
#Total half perimeter of net bounding box = 2085 um.
#Total wire length on LAYER ME1 = 0 um.
#Total wire length on LAYER ME2 = 2036 um.
#Total wire length on LAYER ME3 = 1757 um.
#Total wire length on LAYER ME4 = 0 um.
#Total wire length on LAYER ME5 = 0 um.
#Total wire length on LAYER ME6 = 0 um.
#Total number of vias = 250
#Up-Via Summary (total 250):
#           
#-----------------------
# ME1                 8
# ME2               242
#-----------------------
#                   250 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 750.27 (MB), peak = 785.22 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 17.06 (MB)
#Total memory = 750.28 (MB)
#Peak memory = 785.22 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 0.0% of the total area was rechecked for DRC, and 93.8% required routing.
#   number of violations = 40
#
#    By Layer and Type :
#	         MetSpc   Totals
#	ME1          40       40
#	Totals       40       40
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 807.55 (MB), peak = 807.55 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 807.66 (MB), peak = 807.66 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 9
#Total wire length = 4455 um.
#Total half perimeter of net bounding box = 2085 um.
#Total wire length on LAYER ME1 = 0 um.
#Total wire length on LAYER ME2 = 1759 um.
#Total wire length on LAYER ME3 = 2696 um.
#Total wire length on LAYER ME4 = 0 um.
#Total wire length on LAYER ME5 = 0 um.
#Total wire length on LAYER ME6 = 0 um.
#Total number of vias = 507
#Up-Via Summary (total 507):
#           
#-----------------------
# ME1                 6
# ME2               501
#-----------------------
#                   507 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 6.76 (MB)
#Total memory = 757.05 (MB)
#Peak memory = 807.68 (MB)
#route_detail Statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 6.78 (MB)
#Total memory = 757.05 (MB)
#Peak memory = 807.68 (MB)
#
#route_global_detail statistics:
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = 39.56 (MB)
#Total memory = 763.99 (MB)
#Peak memory = 807.68 (MB)
#Number of warnings = 22
#Total number of warnings = 24
#Number of fails = 0
#Total number of fails = 0
#Complete route_global_detail on Sun Sep  8 10:36:01 2019
#
        NanoRoute done. (took cpu=0:00:04.5 real=0:00:04.5)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   NanoRoute
      Clock detailed routing done.
Checking guided vs. routed lengths for 9 nets...

      
      Guided max path lengths
      =======================
      
      ---------------------------------------
      From (um)    To (um)    Number of paths
      ---------------------------------------
        50.000     100.000           1
       100.000     150.000           3
       150.000     200.000           1
       200.000     250.000           1
       250.000     300.000           2
       300.000     350.000           0
       350.000     400.000           0
       400.000     450.000           1
      ---------------------------------------
      
      Deviation of routing from guided max path lengths
      =================================================
      
      -------------------------------------
      From (%)    To (%)    Number of paths
      -------------------------------------
      below        0.000           6
        0.000      2.000           0
        2.000      4.000           1
        4.000      6.000           0
        6.000      8.000           1
        8.000     10.000           0
       10.000     12.000           0
       12.000     14.000           1
      -------------------------------------
      

    Top 7 notable deviations of routed length from guided length
    =============================================================

    Net clk (9 terminals)
    Guided length:  max path =   436.040um, total =   507.320um
    Routed length:  max path =   403.410um, total =   637.250um
    Deviation:      max path =    -7.483%,  total =    25.611%

    Net u_mtm_Alu_deserializer/CTS_4 (30 terminals)
    Guided length:  max path =   255.700um, total =   509.401um
    Routed length:  max path =   252.390um, total =   590.890um
    Deviation:      max path =    -1.294%,  total =    15.997%

    Net CTS_2 (32 terminals)
    Guided length:  max path =   232.200um, total =   483.840um
    Routed length:  max path =   230.360um, total =   558.280um
    Deviation:      max path =    -0.792%,  total =    15.385%

    Net CTS_3 (35 terminals)
    Guided length:  max path =   141.020um, total =   359.900um
    Routed length:  max path =   158.400um, total =   414.680um
    Deviation:      max path =    12.324%,  total =    15.221%

    Net u_mtm_Alu_deserializer/CTS_2 (33 terminals)
    Guided length:  max path =   266.040um, total =   406.440um
    Routed length:  max path =   235.830um, total =   467.150um
    Deviation:      max path =   -11.355%,  total =    14.937%

    Net u_mtm_Alu_deserializer/CTS_5 (32 terminals)
    Guided length:  max path =   157.780um, total =   420.580um
    Routed length:  max path =   152.000um, total =   478.870um
    Deviation:      max path =    -3.663%,  total =    13.859%

    Net u_mtm_Alu_deserializer/CTS_1 (32 terminals)
    Guided length:  max path =   128.260um, total =   416.160um
    Routed length:  max path =   132.160um, total =   471.880um
    Deviation:      max path =     3.041%,  total =    13.389%

Set FIXED routing status on 9 net(s)
Set FIXED placed status on 8 instance(s)
    Routing using NR in eGR->NR Step done.
Net route status summary:
  Clock:         9 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=9, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
  Non-clock:  2486 (unrouted=2486, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=658, (crossesIlmBounday AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.


CCOpt: Starting congestion repair using flow wrapper.
    Congestion Repair...
Trial Route Overflow 0(H) 0(V)
Starting congestion repair ...
[NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[NR-eGR] Detected a user setting of 'route_design_top_routing_layer 3' which was translated to 'set_db route_early_global_top_routing_layer 3'.
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 3
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=4555 numPGBlocks=1604 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 9  numPreroutedWires = 983
[NR-eGR] Read numTotalNets=1837  numIgnoredNets=9
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 0 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eGR] Pitch:  L1=960  L2=1120  L3=1120
[NR-eGR] Rule id 1. Nets 1828 
[NR-eGR] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=480  L2=640  L3=640
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1828 net(s) in layer range [2, 3]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 22.47% V. EstWL: 5.659200e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon         OverCon         OverCon         OverCon            
[NR-eGR]                 #Gcell          #Gcell          #Gcell          #Gcell     %Gcell
[NR-eGR] Layer            (1-2)           (3-4)           (5-6)           (7-8)    OverCon 
[NR-eGR] ---------------------------------------------------------------------------------
[NR-eGR] Layer1       0( 0.00%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2     306( 9.98%)      94( 3.07%)      18( 0.59%)       5( 0.16%)   (13.80%) 
[NR-eGR] Layer3       0( 0.00%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------------------------
[NR-eGR] Total      306( 5.11%)      94( 1.57%)      18( 0.30%)       5( 0.08%)   ( 7.06%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 13.25% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 18.12% V
Local HotSpot Analysis: normalized max congestion hotspot area = 10.00, normalized total congestion hotspot area = 42.00 (area is in unit of 4 std-cell row bins)
Starting area based congRepair.
Area based congRepair is working on 66.9% of the design.
Local HotSpot Analysis in Working Area: normalized total congestion hotspot area = 31.00
Start repairing congestion with area based rollback level
Iteration  6: Total net bbox = 3.583e+04 (1.78e+04 1.81e+04)
              Est.  stn bbox = 4.484e+04 (2.14e+04 2.35e+04)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 953.7M
Iteration  7: Total net bbox = 3.592e+04 (1.79e+04 1.80e+04)
              Est.  stn bbox = 4.507e+04 (2.16e+04 2.35e+04)
              cpu = 0:00:00.9 real = 0:00:01.0 mem = 953.7M
Iteration  8: Total net bbox = 3.819e+04 (1.91e+04 1.91e+04)
              Est.  stn bbox = 4.742e+04 (2.29e+04 2.45e+04)
              cpu = 0:00:00.9 real = 0:00:01.0 mem = 953.7M
Iteration  9: Total net bbox = 3.872e+04 (1.92e+04 1.95e+04)
              Est.  stn bbox = 4.789e+04 (2.29e+04 2.50e+04)
              cpu = 0:00:00.8 real = 0:00:01.0 mem = 953.7M
*** Starting place_detail (0:01:14 mem=953.7M) ***
Total net bbox length = 5.111e+04 (2.444e+04 2.667e+04) (ext = 2.960e+02)
Density distribution unevenness ratio = 6.085%
Move report: Detail placement moves 1311 insts, mean move: 2.50 um, max move: 19.64 um
	Max move on inst (u_mtm_Alu_deserializer/g9450): (91.51, 63.63) --> (108.32, 60.80)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 953.7MB
Summary Report:
Instances move: 1311 (out of 1781 movable)
Instances flipped: 0
Mean displacement: 2.50 um
Max displacement: 19.64 um (Instance: u_mtm_Alu_deserializer/g9450) (91.513, 63.628) -> (108.32, 60.8)
	Length: 4 sites, height: 1 rows, site name: CoreSite, cell type: UCL_AOI21
Total net bbox length = 5.143e+04 (2.445e+04 2.698e+04) (ext = 3.050e+02)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 953.7MB
*** Finished place_detail (0:01:14 mem=953.7M) ***
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 3
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=4555 numPGBlocks=1604 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 9  numPreroutedWires = 983
[NR-eGR] Read numTotalNets=1837  numIgnoredNets=9
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 0 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eGR] Pitch:  L1=960  L2=1120  L3=1120
[NR-eGR] Rule id 1. Nets 1828 
[NR-eGR] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=480  L2=640  L3=640
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1828 net(s) in layer range [2, 3]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.10% H + 22.73% V. EstWL: 5.605056e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon         OverCon         OverCon         OverCon            
[NR-eGR]                 #Gcell          #Gcell          #Gcell          #Gcell     %Gcell
[NR-eGR] Layer            (1-2)           (3-4)           (5-6)           (7-8)    OverCon 
[NR-eGR] ---------------------------------------------------------------------------------
[NR-eGR] Layer1       0( 0.00%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2     297( 9.68%)     101( 3.29%)      11( 0.36%)       2( 0.07%)   (13.40%) 
[NR-eGR] Layer3       2( 0.07%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.07%) 
[NR-eGR] ---------------------------------------------------------------------------------
[NR-eGR] Total      299( 4.99%)     101( 1.69%)      11( 0.18%)       2( 0.03%)   ( 6.89%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.07% H + 12.73% V
[NR-eGR] Overflow after earlyGlobalRoute 0.07% H + 17.11% V
Local HotSpot Analysis: normalized max congestion hotspot area = 9.00, normalized total congestion hotspot area = 33.00 (area is in unit of 4 std-cell row bins)
Local HotSpot Analysis in Working Area: normalized total congestion hotspot area = 23.00
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(ME1)(F) length: 0.000000e+00um, number of vias: 5301
[NR-eGR] Layer2(ME2)(V) length: 3.377511e+04um, number of vias: 10266
[NR-eGR] Layer3(ME3)(H) length: 3.357798e+04um, number of vias: 0
[NR-eGR] Total length: 6.735309e+04um, number of vias: 15567
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
End of congRepair (cpu=0:00:03.4, real=0:00:04.0)
    Congestion Repair done. (took cpu=0:00:03.4 real=0:00:03.7)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Congestion Repair

CCOpt: Done with congestion repair using flow wrapper.

Net route status summary:
  Clock:         9 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=9, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
  Non-clock:  2486 (unrouted=658, trialRouted=1828, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=658, (crossesIlmBounday AND tooFewTerms=0)])
    Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:08.2 real=0:00:08.5)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Leaving CCOpt scope - Routing Tools
  Clock implementation routing done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extract_rc -noRouteCheck"...
Extraction called for design 'mtm_Alu' of instances=1789 and nets=2495 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design mtm_Alu.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 953.695M)
  Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Leaving CCOpt scope - extractRC
  Clock DAG stats after routing clock trees:
    cell counts      : b=8, i=0, icg=0, nicg=0, l=0, total=8
    cell areas       : b=729.907um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=729.907um^2
    cell capacitance : b=0.105pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.105pF
    sink capacitance : count=257, total=1.160pF, avg=0.005pF, sd=0.000pF, min=0.005pF, max=0.005pF
    wire capacitance : top=0.000pF, trunk=0.079pF, leaf=0.497pF, total=0.575pF
    wire lengths     : top=0.000um, trunk=637.250um, leaf=3818.110um, total=4455.360um
  Clock DAG net violations after routing clock trees:
    Capacitance : {count=1, worst=[0.022pF]} avg=0.022pF sd=0.000pF sum=0.022pF
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Trunk : target=0.300ns count=1 avg=0.201ns sd=0.000ns min=0.201ns max=0.201ns {1 <= 0.240ns}
    Leaf  : target=0.300ns count=8 avg=0.291ns sd=0.005ns min=0.285ns max=0.298ns {8 <= 0.300ns}
  Clock DAG library cell distribution after routing clock trees {count}:
     Bufs: UCL_BUF8_2: 8 
  Primary reporting skew group after routing clock trees:
    skew_group clk/standard_cm: insertion delay [min=0.281, max=0.297, avg=0.290, sd=0.004], skew [0.016 vs 0.202], 100% {0.281, 0.297} (wid=0.024 ws=0.019) (gid=0.278 gs=0.010)
  Skew group summary after routing clock trees:
    skew_group clk/standard_cm: insertion delay [min=0.281, max=0.297, avg=0.290, sd=0.004], skew [0.016 vs 0.202], 100% {0.281, 0.297} (wid=0.024 ws=0.019) (gid=0.278 gs=0.010)
  Clock network insertion delays are now [0.281ns, 0.297ns] average 0.290ns std.dev 0.004ns
  CCOpt::Phase::Routing done. (took cpu=0:00:08.3 real=0:00:08.6)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   CCOpt::Phase::Routing
  CCOpt::Phase::PostConditioning...
  Switching to inst based legalization.
  PostConditioning...
    PostConditioning active optimizations:
     - DRV fixing with cell sizing and buffering
     - Skew fixing with cell sizing
    
    Currently running CTS, using active skew data
    Reset bufferability constraints...
    Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
    Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
    Upsizing to fix DRVs...
    Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PostConditioning: considered: 9, tested: 9, violation detected: 1, violation ignored (due to small violation): 0, cannot run: 1, attempted: 0, unsuccessful: 0, sized: 0
    
    PRO Statistics: Fix DRVs (initial upsizing):
    ============================================
    
    Cell changes by Net Type:
    
    ---------------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
    ---------------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                  0
    trunk              0            0           0            0                    0                  0
    leaf               0            0           0            0                    0                  0
    ---------------------------------------------------------------------------------------------------------
    Total       -            -           -            -                           0 (100%)           0 (100%)
    ---------------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
    
    Clock DAG stats PostConditioning after Upsizing to fix DRVs:
      cell counts      : b=8, i=0, icg=0, nicg=0, l=0, total=8
      cell areas       : b=729.907um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=729.907um^2
      cell capacitance : b=0.105pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.105pF
      sink capacitance : count=257, total=1.160pF, avg=0.005pF, sd=0.000pF, min=0.005pF, max=0.005pF
      wire capacitance : top=0.000pF, trunk=0.079pF, leaf=0.497pF, total=0.575pF
      wire lengths     : top=0.000um, trunk=637.250um, leaf=3818.110um, total=4455.360um
    Clock DAG net violations PostConditioning after Upsizing to fix DRVs:
      Capacitance : {count=1, worst=[0.022pF]} avg=0.022pF sd=0.000pF sum=0.022pF
    Clock DAG primary half-corner transition distribution PostConditioning after Upsizing to fix DRVs:
      Trunk : target=0.300ns count=1 avg=0.201ns sd=0.000ns min=0.201ns max=0.201ns {1 <= 0.240ns}
      Leaf  : target=0.300ns count=8 avg=0.291ns sd=0.005ns min=0.285ns max=0.298ns {8 <= 0.300ns}
    Clock DAG library cell distribution PostConditioning after Upsizing to fix DRVs {count}:
       Bufs: UCL_BUF8_2: 8 
    Primary reporting skew group PostConditioning after Upsizing to fix DRVs:
      skew_group clk/standard_cm: insertion delay [min=0.281, max=0.297, avg=0.290, sd=0.004], skew [0.016 vs 0.202], 100% {0.281, 0.297} (wid=0.024 ws=0.019) (gid=0.278 gs=0.010)
    Skew group summary PostConditioning after Upsizing to fix DRVs:
      skew_group clk/standard_cm: insertion delay [min=0.281, max=0.297, avg=0.290, sd=0.004], skew [0.016 vs 0.202], 100% {0.281, 0.297} (wid=0.024 ws=0.019) (gid=0.278 gs=0.010)
    Clock network insertion delays are now [0.281ns, 0.297ns] average 0.290ns std.dev 0.004ns
    Upsizing to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Upsizing to fix DRVs
    Recomputing CTS skew targets...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
    Fixing DRVs...
    Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PostConditioning: considered: 9, tested: 9, violation detected: 1, violation ignored (due to small violation): 0, cannot run: 1, attempted: 0, unsuccessful: 0, sized: 0
    
    PRO Statistics: Fix DRVs (cell sizing):
    =======================================
    
    Cell changes by Net Type:
    
    ---------------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
    ---------------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                  0
    trunk              0            0           0            0                    0                  0
    leaf               0            0           0            0                    0                  0
    ---------------------------------------------------------------------------------------------------------
    Total       -            -           -            -                           0 (100%)           0 (100%)
    ---------------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
    
    Clock DAG stats PostConditioning after DRV fixing:
      cell counts      : b=8, i=0, icg=0, nicg=0, l=0, total=8
      cell areas       : b=729.907um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=729.907um^2
      cell capacitance : b=0.105pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.105pF
      sink capacitance : count=257, total=1.160pF, avg=0.005pF, sd=0.000pF, min=0.005pF, max=0.005pF
      wire capacitance : top=0.000pF, trunk=0.079pF, leaf=0.497pF, total=0.575pF
      wire lengths     : top=0.000um, trunk=637.250um, leaf=3818.110um, total=4455.360um
    Clock DAG net violations PostConditioning after DRV fixing:
      Capacitance : {count=1, worst=[0.022pF]} avg=0.022pF sd=0.000pF sum=0.022pF
    Clock DAG primary half-corner transition distribution PostConditioning after DRV fixing:
      Trunk : target=0.300ns count=1 avg=0.201ns sd=0.000ns min=0.201ns max=0.201ns {1 <= 0.240ns}
      Leaf  : target=0.300ns count=8 avg=0.291ns sd=0.005ns min=0.285ns max=0.298ns {8 <= 0.300ns}
    Clock DAG library cell distribution PostConditioning after DRV fixing {count}:
       Bufs: UCL_BUF8_2: 8 
    Primary reporting skew group PostConditioning after DRV fixing:
      skew_group clk/standard_cm: insertion delay [min=0.281, max=0.297, avg=0.290, sd=0.004], skew [0.016 vs 0.202], 100% {0.281, 0.297} (wid=0.024 ws=0.019) (gid=0.278 gs=0.010)
    Skew group summary PostConditioning after DRV fixing:
      skew_group clk/standard_cm: insertion delay [min=0.281, max=0.297, avg=0.290, sd=0.004], skew [0.016 vs 0.202], 100% {0.281, 0.297} (wid=0.024 ws=0.019) (gid=0.278 gs=0.010)
    Clock network insertion delays are now [0.281ns, 0.297ns] average 0.290ns std.dev 0.004ns
    Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Fixing DRVs
    Buffering to fix DRVs...
    Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    Inserted 0 buffers and inverters.
    CCOpt-PostConditioning: nets considered: 9, nets tested: 9, nets violation detected: 1, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 1, nets unsuccessful: 1, buffered: 0
    Clock DAG stats PostConditioning after re-buffering DRV fixing:
      cell counts      : b=8, i=0, icg=0, nicg=0, l=0, total=8
      cell areas       : b=729.907um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=729.907um^2
      cell capacitance : b=0.105pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.105pF
      sink capacitance : count=257, total=1.160pF, avg=0.005pF, sd=0.000pF, min=0.005pF, max=0.005pF
      wire capacitance : top=0.000pF, trunk=0.079pF, leaf=0.497pF, total=0.575pF
      wire lengths     : top=0.000um, trunk=637.250um, leaf=3818.110um, total=4455.360um
    Clock DAG net violations PostConditioning after re-buffering DRV fixing:
      Capacitance : {count=1, worst=[0.022pF]} avg=0.022pF sd=0.000pF sum=0.022pF
    Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
      Trunk : target=0.300ns count=1 avg=0.201ns sd=0.000ns min=0.201ns max=0.201ns {1 <= 0.240ns}
      Leaf  : target=0.300ns count=8 avg=0.291ns sd=0.005ns min=0.285ns max=0.298ns {8 <= 0.300ns}
    Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
       Bufs: UCL_BUF8_2: 8 
    Primary reporting skew group PostConditioning after re-buffering DRV fixing:
      skew_group clk/standard_cm: insertion delay [min=0.281, max=0.297, avg=0.290, sd=0.004], skew [0.016 vs 0.202], 100% {0.281, 0.297} (wid=0.024 ws=0.019) (gid=0.278 gs=0.010)
    Skew group summary PostConditioning after re-buffering DRV fixing:
      skew_group clk/standard_cm: insertion delay [min=0.281, max=0.297, avg=0.290, sd=0.004], skew [0.016 vs 0.202], 100% {0.281, 0.297} (wid=0.024 ws=0.019) (gid=0.278 gs=0.010)
    Clock network insertion delays are now [0.281ns, 0.297ns] average 0.290ns std.dev 0.004ns
    Buffering to fix DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Buffering to fix DRVs
    Fixing Skew by cell sizing...
    Resized 0 clock insts to decrease delay.
    Resized 0 clock insts to increase delay.
    
    PRO Statistics: Fix Skew (cell sizing):
    =======================================
    
    Cell changes by Net Type:
    
    ---------------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
    ---------------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                  0
    trunk              0            0           0            0                    0                  0
    leaf               0            0           0            0                    0                  0
    ---------------------------------------------------------------------------------------------------------
    Total       -            -           -            -                           0 (100%)           0 (100%)
    ---------------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
    
    Clock DAG stats PostConditioning after skew fixing by cell sizing:
      cell counts      : b=8, i=0, icg=0, nicg=0, l=0, total=8
      cell areas       : b=729.907um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=729.907um^2
      cell capacitance : b=0.105pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.105pF
      sink capacitance : count=257, total=1.160pF, avg=0.005pF, sd=0.000pF, min=0.005pF, max=0.005pF
      wire capacitance : top=0.000pF, trunk=0.079pF, leaf=0.497pF, total=0.575pF
      wire lengths     : top=0.000um, trunk=637.250um, leaf=3818.110um, total=4455.360um
    Clock DAG net violations PostConditioning after skew fixing by cell sizing:
      Capacitance : {count=1, worst=[0.022pF]} avg=0.022pF sd=0.000pF sum=0.022pF
    Clock DAG primary half-corner transition distribution PostConditioning after skew fixing by cell sizing:
      Trunk : target=0.300ns count=1 avg=0.201ns sd=0.000ns min=0.201ns max=0.201ns {1 <= 0.240ns}
      Leaf  : target=0.300ns count=8 avg=0.291ns sd=0.005ns min=0.285ns max=0.298ns {8 <= 0.300ns}
    Clock DAG library cell distribution PostConditioning after skew fixing by cell sizing {count}:
       Bufs: UCL_BUF8_2: 8 
    Primary reporting skew group PostConditioning after skew fixing by cell sizing:
      skew_group clk/standard_cm: insertion delay [min=0.281, max=0.297, avg=0.290, sd=0.004], skew [0.016 vs 0.202], 100% {0.281, 0.297} (wid=0.024 ws=0.019) (gid=0.278 gs=0.010)
    Skew group summary PostConditioning after skew fixing by cell sizing:
      skew_group clk/standard_cm: insertion delay [min=0.281, max=0.297, avg=0.290, sd=0.004], skew [0.016 vs 0.202], 100% {0.281, 0.297} (wid=0.024 ws=0.019) (gid=0.278 gs=0.010)
    Clock network insertion delays are now [0.281ns, 0.297ns] average 0.290ns std.dev 0.004ns
    Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Fixing Skew by cell sizing
    Reconnecting optimized routes...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
    Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
    Leaving CCOpt scope - ClockRefiner...
    Performing Single Pass Refine Place.
*** Starting place_detail (0:01:14 mem=1014.0M) ***
Total net bbox length = 5.143e+04 (2.445e+04 2.698e+04) (ext = 3.050e+02)
Density distribution unevenness ratio = 6.045%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1014.0MB
Summary Report:
Instances move: 0 (out of 1789 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.143e+04 (2.445e+04 2.698e+04) (ext = 3.050e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1014.0MB
*** Finished place_detail (0:01:14 mem=1014.0M) ***
    Moved 0 and flipped 0 of 265 clock instance(s) during refinement.
    The largest move was 0 microns for .
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Leaving CCOpt scope - ClockRefiner
    Set dirty flag on 0 insts, 0 nets
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extract_rc -noRouteCheck"...
Extraction called for design 'mtm_Alu' of instances=1789 and nets=2495 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design mtm_Alu.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 953.695M)
    Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Leaving CCOpt scope - extractRC
  PostConditioning done.
Net route status summary:
  Clock:         9 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=9, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
  Non-clock:  2486 (unrouted=658, trialRouted=1828, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=658, (crossesIlmBounday AND tooFewTerms=0)])
  Update timing and DAG stats after post-conditioning...
  Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after post-conditioning:
    cell counts      : b=8, i=0, icg=0, nicg=0, l=0, total=8
    cell areas       : b=729.907um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=729.907um^2
    cell capacitance : b=0.105pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.105pF
    sink capacitance : count=257, total=1.160pF, avg=0.005pF, sd=0.000pF, min=0.005pF, max=0.005pF
    wire capacitance : top=0.000pF, trunk=0.079pF, leaf=0.497pF, total=0.575pF
    wire lengths     : top=0.000um, trunk=637.250um, leaf=3818.110um, total=4455.360um
  Clock DAG net violations after post-conditioning:
    Capacitance : {count=1, worst=[0.022pF]} avg=0.022pF sd=0.000pF sum=0.022pF
  Clock DAG primary half-corner transition distribution after post-conditioning:
    Trunk : target=0.300ns count=1 avg=0.201ns sd=0.000ns min=0.201ns max=0.201ns {1 <= 0.240ns}
    Leaf  : target=0.300ns count=8 avg=0.291ns sd=0.005ns min=0.285ns max=0.298ns {8 <= 0.300ns}
  Clock DAG library cell distribution after post-conditioning {count}:
     Bufs: UCL_BUF8_2: 8 
  Primary reporting skew group after post-conditioning:
    skew_group clk/standard_cm: insertion delay [min=0.281, max=0.297, avg=0.290, sd=0.004], skew [0.016 vs 0.202], 100% {0.281, 0.297} (wid=0.024 ws=0.019) (gid=0.278 gs=0.010)
  Skew group summary after post-conditioning:
    skew_group clk/standard_cm: insertion delay [min=0.281, max=0.297, avg=0.290, sd=0.004], skew [0.016 vs 0.202], 100% {0.281, 0.297} (wid=0.024 ws=0.019) (gid=0.278 gs=0.010)
  Clock network insertion delays are now [0.281ns, 0.297ns] average 0.290ns std.dev 0.004ns
  CCOpt::Phase::PostConditioning done. (took cpu=0:00:00.3 real=0:00:00.3)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   CCOpt::Phase::PostConditioning
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  -------------------------------------------------------------
  Cell type                     Count    Area       Capacitance
  -------------------------------------------------------------
  Buffers                         8      729.907       0.105
  Inverters                       0        0.000       0.000
  Integrated Clock Gates          0        0.000       0.000
  Non-Integrated Clock Gates      0        0.000       0.000
  Clock Logic                     0        0.000       0.000
  All                             8      729.907       0.105
  -------------------------------------------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top          0.000
  Trunk      637.250
  Leaf      3818.110
  Total     4455.360
  --------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  --------------------------------
  Type     Gate     Wire     Total
  --------------------------------
  Top      0.000    0.000    0.000
  Trunk    0.105    0.079    0.183
  Leaf     1.160    0.497    1.657
  Total    1.264    0.575    1.840
  --------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  --------------------------------------------------------
  Count    Total    Average    Std. Dev.    Min      Max
  --------------------------------------------------------
   257     1.160     0.005       0.000      0.005    0.005
  --------------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  -----------------------------------------------------------------------------------
  Type           Units    Count    Average    Std. Dev.    Sum      Top 10 violations
  -----------------------------------------------------------------------------------
  Capacitance    pF         1       0.022       0.000      0.022    [0.022]
  -----------------------------------------------------------------------------------
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  ------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution      Over Target
  ------------------------------------------------------------------------------------------------------
  Trunk       0.300       1       0.201       0.000      0.201    0.201    {1 <= 0.240ns}         -
  Leaf        0.300       8       0.291       0.005      0.285    0.298    {8 <= 0.300ns}         -
  ------------------------------------------------------------------------------------------------------
  
  
  Clock DAG library cell distribution at end of CTS:
  ==================================================
  
  -------------------------------------------
  Name          Type      Inst     Inst Area 
                          Count    (um^2)
  -------------------------------------------
  UCL_BUF8_2    buffer      8       729.907
  -------------------------------------------
  
  
  Primary reporting skew group summary at end of CTS:
  ===================================================
  
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner         Skew Group         Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  WC_dc:setup.late    clk/standard_cm    0.281     0.297     0.016       0.202         0.019           0.008           0.290        0.004     100% {0.281, 0.297}
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner         Skew Group         Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  WC_dc:setup.late    clk/standard_cm    0.281     0.297     0.016       0.202         0.019           0.008           0.290        0.004     100% {0.281, 0.297}
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  Clock network insertion delays are now [0.281ns, 0.297ns] average 0.290ns std.dev 0.004ns
  
  Found a total of 0 clock tree pins with a slew violation.
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Post-balance tidy up or trial balance steps
Synthesizing clock trees done.
Tidy Up And Update Timing...
Connecting clock gate test enables...
Connecting clock gate test enables done.
External - Set all clocks to propagated mode...
Innovus updating I/O latencies
#################################################################################
# Design Stage: PreRoute
# Design Name: mtm_Alu
# Design Mode: 180nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1064.62)
Total number of fetched objects 2094
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
Total number of fetched objects 2094
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=1106.39 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1106.39 CPU=0:00:00.2 REAL=0:00:00.0)
	Clock: clk, View: WC_av, Ideal Latency: 0, Propagated Latency: 0.289542
	 Executing: set_clock_latency -source -early -min -rise -0.289542 [get_pins clk]
	Clock: clk, View: WC_av, Ideal Latency: 0, Propagated Latency: 0.289542
	 Executing: set_clock_latency -source -early -min -rise -0.289542 [get_pins clk]
	Clock: clk, View: WC_av, Ideal Latency: 0, Propagated Latency: 0.289542
	 Executing: set_clock_latency -source -late -min -rise -0.289542 [get_pins clk]
	Clock: clk, View: WC_av, Ideal Latency: 0, Propagated Latency: 0.289542
	 Executing: set_clock_latency -source -late -min -rise -0.289542 [get_pins clk]
	Clock: clk, View: WC_av, Ideal Latency: 0, Propagated Latency: 0.299996
	 Executing: set_clock_latency -source -early -min -fall -0.299996 [get_pins clk]
	Clock: clk, View: WC_av, Ideal Latency: 0, Propagated Latency: 0.299996
	 Executing: set_clock_latency -source -early -min -fall -0.299996 [get_pins clk]
	Clock: clk, View: WC_av, Ideal Latency: 0, Propagated Latency: 0.299996
	 Executing: set_clock_latency -source -late -min -fall -0.299996 [get_pins clk]
	Clock: clk, View: WC_av, Ideal Latency: 0, Propagated Latency: 0.289542
	 Executing: set_clock_latency -source -early -max -rise -0.289542 [get_pins clk]
	Clock: clk, View: WC_av, Ideal Latency: 0, Propagated Latency: 0.299996
	 Executing: set_clock_latency -source -late -min -fall -0.299996 [get_pins clk]
	Clock: clk, View: WC_av, Ideal Latency: 0, Propagated Latency: 0.289542
	 Executing: set_clock_latency -source -early -max -rise -0.289542 [get_pins clk]
	Clock: clk, View: WC_av, Ideal Latency: 0, Propagated Latency: 0.289542
	 Executing: set_clock_latency -source -late -max -rise -0.289542 [get_pins clk]
	Clock: clk, View: WC_av, Ideal Latency: 0, Propagated Latency: 0.289542
	 Executing: set_clock_latency -source -late -max -rise -0.289542 [get_pins clk]
	Clock: clk, View: WC_av, Ideal Latency: 0, Propagated Latency: 0.299996
	 Executing: set_clock_latency -source -early -max -fall -0.299996 [get_pins clk]
	Clock: clk, View: WC_av, Ideal Latency: 0, Propagated Latency: 0.299996
	 Executing: set_clock_latency -source -late -max -fall -0.299996 [get_pins clk]
	Clock: clk, View: WC_av, Ideal Latency: 0, Propagated Latency: 0.299996
	 Executing: set_clock_latency -source -early -max -fall -0.299996 [get_pins clk]
	Clock: clk, View: WC_av, Ideal Latency: 0, Propagated Latency: 0.299996
	 Executing: set_clock_latency -source -late -max -fall -0.299996 [get_pins clk]
	Clock: clk, View: BC_av, Ideal Latency: 0, Propagated Latency: 0.181672
	 Executing: set_clock_latency -source -early -min -rise -0.181672 [get_pins clk]
	Clock: clk, View: BC_av, Ideal Latency: 0, Propagated Latency: 0.181672
	 Executing: set_clock_latency -source -early -min -rise -0.181672 [get_pins clk]
	Clock: clk, View: BC_av, Ideal Latency: 0, Propagated Latency: 0.181672
	 Executing: set_clock_latency -source -late -min -rise -0.181672 [get_pins clk]
	Clock: clk, View: BC_av, Ideal Latency: 0, Propagated Latency: 0.186278
	 Executing: set_clock_latency -source -early -min -fall -0.186278 [get_pins clk]
	Clock: clk, View: BC_av, Ideal Latency: 0, Propagated Latency: 0.181672
	 Executing: set_clock_latency -source -late -min -rise -0.181672 [get_pins clk]
	Clock: clk, View: BC_av, Ideal Latency: 0, Propagated Latency: 0.186278
	 Executing: set_clock_latency -source -early -min -fall -0.186278 [get_pins clk]
	Clock: clk, View: BC_av, Ideal Latency: 0, Propagated Latency: 0.186278
	 Executing: set_clock_latency -source -late -min -fall -0.186278 [get_pins clk]
	Clock: clk, View: BC_av, Ideal Latency: 0, Propagated Latency: 0.186278
	 Executing: set_clock_latency -source -late -min -fall -0.186278 [get_pins clk]
	Clock: clk, View: BC_av, Ideal Latency: 0, Propagated Latency: 0.181672
	 Executing: set_clock_latency -source -early -max -rise -0.181672 [get_pins clk]
	Clock: clk, View: BC_av, Ideal Latency: 0, Propagated Latency: 0.181672
	 Executing: set_clock_latency -source -late -max -rise -0.181672 [get_pins clk]
	Clock: clk, View: BC_av, Ideal Latency: 0, Propagated Latency: 0.181672
	 Executing: set_clock_latency -source -early -max -rise -0.181672 [get_pins clk]
	Clock: clk, View: BC_av, Ideal Latency: 0, Propagated Latency: 0.181672
	 Executing: set_clock_latency -source -late -max -rise -0.181672 [get_pins clk]
	Clock: clk, View: BC_av, Ideal Latency: 0, Propagated Latency: 0.186278
	 Executing: set_clock_latency -source -early -max -fall -0.186278 [get_pins clk]
	Clock: clk, View: BC_av, Ideal Latency: 0, Propagated Latency: 0.186278
	 Executing: set_clock_latency -source -early -max -fall -0.186278 [get_pins clk]
	Clock: clk, View: BC_av, Ideal Latency: 0, Propagated Latency: 0.186278
	 Executing: set_clock_latency -source -late -max -fall -0.186278 [get_pins clk]
	Clock: clk, View: BC_av, Ideal Latency: 0, Propagated Latency: 0.186278
	 Executing: set_clock_latency -source -late -max -fall -0.186278 [get_pins clk]
Setting all clocks to propagated mode.
External - Set all clocks to propagated mode done. (took cpu=0:00:00.4 real=0:00:00.4)
Clock DAG stats after update timingGraph:
  cell counts      : b=8, i=0, icg=0, nicg=0, l=0, total=8
  cell areas       : b=729.907um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=729.907um^2
  cell capacitance : b=0.105pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.105pF
  sink capacitance : count=257, total=1.160pF, avg=0.005pF, sd=0.000pF, min=0.005pF, max=0.005pF
  wire capacitance : top=0.000pF, trunk=0.079pF, leaf=0.497pF, total=0.575pF
  wire lengths     : top=0.000um, trunk=637.250um, leaf=3818.110um, total=4455.360um
Clock DAG net violations after update timingGraph:
  Capacitance : {count=1, worst=[0.022pF]} avg=0.022pF sd=0.000pF sum=0.022pF
Clock DAG primary half-corner transition distribution after update timingGraph:
  Trunk : target=0.300ns count=1 avg=0.201ns sd=0.000ns min=0.201ns max=0.201ns {1 <= 0.240ns}
  Leaf  : target=0.300ns count=8 avg=0.291ns sd=0.005ns min=0.285ns max=0.298ns {8 <= 0.300ns}
Clock DAG library cell distribution after update timingGraph {count}:
   Bufs: UCL_BUF8_2: 8 
Primary reporting skew group after update timingGraph:
  skew_group clk/standard_cm: insertion delay [min=0.281, max=0.297, avg=0.290, sd=0.004], skew [0.016 vs 0.202], 100% {0.281, 0.297} (wid=0.024 ws=0.019) (gid=0.278 gs=0.010)
Skew group summary after update timingGraph:
  skew_group clk/standard_cm: insertion delay [min=0.281, max=0.297, avg=0.290, sd=0.004], skew [0.016 vs 0.202], 100% {0.281, 0.297} (wid=0.024 ws=0.019) (gid=0.278 gs=0.010)
Clock network insertion delays are now [0.281ns, 0.297ns] average 0.290ns std.dev 0.004ns
Logging CTS constraint violations...
  Clock tree clk has 1 max_capacitance violation.
**WARN: (IMPCCOPT-1033):	Did not meet the max_capacitance constraint of 0.161pF below the root driver for clock_tree clk at (0.000,0.560), in power domain auto-default. Achieved capacitance of 0.183pF.
Type 'man IMPCCOPT-1033' for more detail.
Logging CTS constraint violations done.
Tidy Up And Update Timing done. (took cpu=0:00:00.4 real=0:00:00.4)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Tidy Up And Update Timing
Runtime done. (took cpu=0:00:13.3 real=0:00:13.8)
Runtime Summary
===============
Clock Runtime:  (29%) Core CTS           3.98 (Init 0.56, Construction 1.51, Implementation 0.95, eGRPC 0.46, PostConditioning 0.24, Other 0.27)
Clock Runtime:  (38%) CTS services       5.23 (RefinePlace 0.22, EarlyGlobalClock 0.43, NanoRoute 4.49, ExtractRC 0.09)
Clock Runtime:  (31%) Other CTS          4.22 (Init 0.15, CongRepair 3.72, TimingUpdate 0.36)
Clock Runtime: (100%) Total             13.44

Synthesizing clock trees with CCOpt done.
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   cts
Set place::cacheFPlanSiteMark to 0
(ccopt_design): dumping clock statistics to metric
Ignoring AAE DB Resetting ...
Updating timing graph...
  
  Leaving CCOpt scope - BuildTimeGraph...
#################################################################################
# Design Stage: PreRoute
# Design Name: mtm_Alu
# Design Mode: 180nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1096.78)
Total number of fetched objects 2094
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=1096.78 CPU=0:00:00.5 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1096.78 CPU=0:00:00.6 REAL=0:00:01.0)
  Leaving CCOpt scope - BuildTimeGraph done. (took cpu=0:00:00.7 real=0:00:00.6)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Leaving CCOpt scope - BuildTimeGraph
Updating timing graph done.
Updating latch analysis...
  Leaving CCOpt scope - Updating latch analysis...
  Leaving CCOpt scope - Updating latch analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Leaving CCOpt scope - Updating latch analysis
Updating latch analysis done.
UM: Capturing floorplan image ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          9.00 |         33.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 9.00, normalized total congestion hotspot area = 33.00 (area is in unit of 4 std-cell row bins)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:         14.04             15                                      ccopt_design

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPCCOPT-1033        1  Did not meet the max_capacitance constra...
WARNING   IMPCCOPT-1041        1  The cts_source_output_max_transition_tim...
WARNING   IMPCCOPT-1361        3  Routing configuration for %s nets in clo...
WARNING   IMPCCOPT-1182        1  The cts_clock_gating_cells property has ...
WARNING   IMPCCOPT-5067     3511  Top layer net attribute %d is higher tha...
WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
*** Message Summary: 3518 warning(s), 0 error(s)

@file(07_clock_tree_synthesis.tcl) 19: report_clock_trees -summary -out_file $reportDir/07_clock_tree_summary.txt
@file(07_clock_tree_synthesis.tcl) 20: report_clock_tree_structure -out_file $reportDir/07_clock_tree_structure.txt
#@ End verbose source tcl/07_clock_tree_synthesis.tcl
@file(run_pr_auto.tcl) 8: source tcl/08_post_cts_optimization.tcl
#@ Begin verbose source tcl/08_post_cts_optimization.tcl
@file(08_post_cts_optimization.tcl) 6: source tcl/00_common_settings.tcl
#@ Begin verbose source tcl/00_common_settings.tcl
@file(00_common_settings.tcl) 8: set DESIGN mtm_Alu
@file(00_common_settings.tcl) 10: set_db design_process_node 180
Applying the recommended capacitance filtering threshold values for 180nm process node: total_c_th=5, relative_c_th=0.03 and coupling_c_th=3.
	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
	For postRoute extract_rc_effort_level low extraction, the coupling_c_th value will be used only when the extract_rc_cap_filter_mode parameter of the set_db command is set to relative_and_coupling or relative_or_coupling. Default value of extract_rc_cap_filter_mode parameter in postRoute extraction extract_rc_effort_level low is relative_only.
	The accuracy mode for postRoute extract_rc_effort_level low extraction will be set to 'standard'.
	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in postRoute extraction mode is 'low'.
Updating process node dependent CCOpt properties for the 180nm process node.
@file(00_common_settings.tcl) 11: set_db init_design_uniquify {1}
@file(00_common_settings.tcl) 12: set_db route_design_top_routing_layer 3
@file(00_common_settings.tcl) 14: set reportDir ./timingReports
@file(00_common_settings.tcl) 15: set resultDir ./RESULTS_PR
@file(00_common_settings.tcl) 18: foreach {dir} [list $resultDir $reportDir ] {
  if {[expr ! [file exists $dir]]} { file mkdir $dir }
}
#@ End verbose source tcl/00_common_settings.tcl
@file(08_post_cts_optimization.tcl) 9: opt_design -post_cts -report_prefix 08a_postCts_setup -report_dir $reportDir
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
**opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 812.5M, totSessionCpu=0:01:16 **
*** opt_design -post_cts ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.1
setUsefulSkewMode -ecoRoute false
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=990.8M)
Compute RC Scale Done ...

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_av 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  3.601  |  3.601  |  6.509  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   258   |   257   |   258   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 65.648%
------------------------------------------------------------
**opt_design ... cpu = 0:00:00, real = 0:00:01, mem = 829.9M, totSessionCpu=0:01:17 **
** INFO : this run is activating low effort ccoptDesign flow
#optDebug: fT-E <X 1 0 0 0>
*** Starting optimizing excluded clock nets MEM= 1009.1M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1009.1M) ***
*** Starting optimizing excluded clock nets MEM= 1009.1M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1009.1M) ***
Info: Done creating the CCOpt slew target map.
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 9 nets with fixed/cover wires excluded.
Info: 9 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
Usable buffer cells for single buffer setup transform:
UCL_BUF UCL_BUF4 UCL_BUF8_2 
Number of usable buffer cells above: 3
Reclaim Optimization WNS Slack 0.100  TNS Slack 0.000 Density 65.65
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    65.65%|        -|   0.100|   0.000|   0:00:00.0| 1170.7M|
|    65.65%|        0|   0.100|   0.000|   0:00:01.0| 1170.7M|
|    65.65%|        0|   0.100|   0.000|   0:00:00.0| 1170.7M|
|    65.65%|        0|   0.100|   0.000|   0:00:00.0| 1170.7M|
|    65.65%|        0|   0.100|   0.000|   0:00:00.0| 1170.7M|
|    65.65%|        0|   0.100|   0.000|   0:00:00.0| 1170.7M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.100  TNS Slack 0.000 Density 65.65
** Finished Core Area Reclaim Optimization (cpu = 0:00:00.5) (real = 0:00:01.0) **
*** Starting place_detail (0:01:17 mem=1170.7M) ***
Total net bbox length = 5.143e+04 (2.445e+04 2.698e+04) (ext = 3.050e+02)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1170.7MB
Summary Report:
Instances move: 0 (out of 1781 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.143e+04 (2.445e+04 2.698e+04) (ext = 3.050e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1170.7MB
*** Finished place_detail (0:01:17 mem=1170.7M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1170.7M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=1170.7M) ***
*** Finished Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=1029.11M, totSessionCpu=0:01:17).
[NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[NR-eGR] Detected a user setting of 'route_design_top_routing_layer 3' which was translated to 'set_db route_early_global_top_routing_layer 3'.
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 3
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=4555 numPGBlocks=1604 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 9  numPreroutedWires = 983
[NR-eGR] Read numTotalNets=1837  numIgnoredNets=9
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 0 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eGR] Pitch:  L1=960  L2=1120  L3=1120
[NR-eGR] Rule id 1. Nets 1828 
[NR-eGR] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=480  L2=640  L3=640
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1828 net(s) in layer range [2, 3]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.10% H + 22.73% V. EstWL: 5.605056e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon         OverCon         OverCon         OverCon            
[NR-eGR]                 #Gcell          #Gcell          #Gcell          #Gcell     %Gcell
[NR-eGR] Layer            (1-2)           (3-4)           (5-6)           (7-8)    OverCon 
[NR-eGR] ---------------------------------------------------------------------------------
[NR-eGR] Layer1       0( 0.00%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2     297( 9.68%)     101( 3.29%)      11( 0.36%)       2( 0.07%)   (13.40%) 
[NR-eGR] Layer3       2( 0.07%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.07%) 
[NR-eGR] ---------------------------------------------------------------------------------
[NR-eGR] Total      299( 4.99%)     101( 1.69%)      11( 0.18%)       2( 0.03%)   ( 6.89%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.07% H + 12.73% V
[NR-eGR] Overflow after earlyGlobalRoute 0.07% H + 17.11% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(ME1)(F) length: 0.000000e+00um, number of vias: 5301
[NR-eGR] Layer2(ME2)(V) length: 3.377511e+04um, number of vias: 10266
[NR-eGR] Layer3(ME3)(H) length: 3.357798e+04um, number of vias: 0
[NR-eGR] Total length: 6.735309e+04um, number of vias: 15567
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 993.3 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.10 seconds
Extraction called for design 'mtm_Alu' of instances=1789 and nets=2099 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design mtm_Alu.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 993.328M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          9.00 |         33.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 9.00, normalized total congestion hotspot area = 33.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: mtm_Alu
# Design Mode: 180nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1072.77)
Total number of fetched objects 2094
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=1053.56 CPU=0:00:00.5 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1053.56 CPU=0:00:00.5 REAL=0:00:01.0)
Begin: GigaOpt postEco DRV Optimization
Info: 9 nets with fixed/cover wires excluded.
Info: 9 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     2|     2|    -0.00|     0|     0|     0|     0|     3.60|     0.00|       0|       0|       0|  65.65|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     3.60|     0.00|       0|       0|       2|  65.66| 0:00:00.0|  1148.2M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     3.60|     0.00|       0|       0|       0|  65.66| 0:00:00.0|  1148.2M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1148.2M) ***

*** Starting place_detail (0:01:19 mem=1164.2M) ***
Total net bbox length = 5.143e+04 (2.445e+04 2.698e+04) (ext = 3.050e+02)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1164.2MB
Summary Report:
Instances move: 0 (out of 1781 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.143e+04 (2.445e+04 2.698e+04) (ext = 3.050e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1164.2MB
*** Finished place_detail (0:01:19 mem=1164.2M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1164.2M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=1164.2M) ***
End: GigaOpt postEco DRV Optimization
*** Steiner Routed Nets: 0.109%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
#optDebug: fT-D <X 1 0 0 0>

Active setup views:
 WC_av
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'mtm_Alu' of instances=1789 and nets=2099 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design mtm_Alu.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 992.617M)
[NR-eGR] Detected a user setting of 'route_design_top_routing_layer 3' which was translated to 'set_db route_early_global_top_routing_layer 3'.
[NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 3
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=4551 numPGBlocks=1604 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 9  numPreroutedWires = 983
[NR-eGR] Read numTotalNets=1837  numIgnoredNets=9
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 0 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eGR] Pitch:  L1=960  L2=1120  L3=1120
[NR-eGR] Rule id 1. Nets 1828 
[NR-eGR] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=480  L2=640  L3=640
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1828 net(s) in layer range [2, 3]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.10% H + 22.70% V. EstWL: 5.605056e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon         OverCon         OverCon         OverCon            
[NR-eGR]                 #Gcell          #Gcell          #Gcell          #Gcell     %Gcell
[NR-eGR] Layer            (1-2)           (3-4)           (5-6)           (7-8)    OverCon 
[NR-eGR] ---------------------------------------------------------------------------------
[NR-eGR] Layer1       0( 0.00%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2     295( 9.62%)     101( 3.29%)      11( 0.36%)       2( 0.07%)   (13.34%) 
[NR-eGR] Layer3       2( 0.07%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.07%) 
[NR-eGR] ---------------------------------------------------------------------------------
[NR-eGR] Total      297( 4.95%)     101( 1.69%)      11( 0.18%)       2( 0.03%)   ( 6.86%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.07% H + 12.67% V
[NR-eGR] Overflow after earlyGlobalRoute 0.07% H + 17.04% V
[NR-eGR] End Peak syMemory usage = 992.6 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.03 seconds
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          9.00 |         32.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 9.00, normalized total congestion hotspot area = 32.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: mtm_Alu
# Design Mode: 180nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1024.62)
Total number of fetched objects 2094
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=1061.13 CPU=0:00:00.5 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1061.13 CPU=0:00:00.7 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=0:01:20 mem=1061.1M)
Reported timing to dir ./timingReports
**opt_design ... cpu = 0:00:03, real = 0:00:04, mem = 834.8M, totSessionCpu=0:01:20 **

------------------------------------------------------------
     opt_design Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_av 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  3.601  |  3.601  |  6.793  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   258   |   257   |   258   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 65.658%
Routing Overflow: 0.07% H and 17.04% V
------------------------------------------------------------
**opt_design ... cpu = 0:00:03, real = 0:00:04, mem = 834.8M, totSessionCpu=0:01:20 **
*** Finished opt_design ***
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                       0.000 ns          3.601 ns  final
UM: Capturing floorplan image ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          9.00 |         32.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 9.00, normalized total congestion hotspot area = 32.00 (area is in unit of 4 std-cell row bins)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:          4.07              4          0.000 ns          3.601 ns  opt_design_postcts
Info: Destroy the CCOpt slew target map.
@file(08_post_cts_optimization.tcl) 11: opt_design -post_cts -hold -report_prefix 08b_postCts_hold -report_dir $reportDir
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
**opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 811.9M, totSessionCpu=0:01:20 **
*** opt_design -post_cts ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -ecoRoute false
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=993.6M)
GigaOpt Hold Optimizer is used
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:01:20 mem=993.6M ***
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.6M
#################################################################################
# Design Stage: PreRoute
# Design Name: mtm_Alu
# Design Mode: 180nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=0.617188)
*** Calculating scaling factor for BC_libs libraries using the default operating condition of each library.
Total number of fetched objects 2094
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=0 CPU=0:00:00.5 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:00.6 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:01.0 totSessionCpu=0:00:00.7 mem=0.0M)

Active hold views:
 BC_av
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:00.7 real=0:00:01.0 totSessionCpu=0:00:00.7 mem=0.0M ***
Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=0:00:00.8 mem=53.9M ***
*** QThread HoldInit [finish] : cpu/real = 0:00:00.8/0:00:01.0 (0.8), mem = 53.9M
_______________________________________________________________________
Done building cte setup timing graph (fixHold) cpu=0:00:00.2 real=0:00:01.0 totSessionCpu=0:01:21 mem=993.6M ***
Restoring autoHoldViews:  BC_av
Restoring activeHoldViews:  BC_av 
Restoring autoViewHoldTargetSlack: 0

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_av
Hold  views included:
 BC_av

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  3.601  |  3.601  |  6.793  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   258   |   257   |   258   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.195  |  0.195  |  9.942  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   258   |   257   |   258   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 65.658%
Routing Overflow: 0.07% H and 17.04% V
------------------------------------------------------------

*Info: minBufDelay = 149.9 ps, libStdDelay = 75.3 ps, minBufSize = 24883200 (6.0)
*Info: worst delay setup view: WC_av
**opt_design ... cpu = 0:00:01, real = 0:00:01, mem = 812.5M, totSessionCpu=0:01:21 **
*info: Run opt_design holdfix with 1 thread.
Info: 9 nets with fixed/cover wires excluded.
Info: 9 clock nets excluded from IPO operation.
*** Hold timing is met. Hold fixing is not needed 
**INFO: total 0 insts, 0 nets marked don't touch
**INFO: total 0 insts, 0 nets marked don't touch DB property
**INFO: total 0 insts, 0 nets unmarked don't touch


Active setup views:
 WC_av
  Dominating endpoints: 0
  Dominating TNS: -0.000

[NR-eGR] Detected a user setting of 'route_design_top_routing_layer 3' which was translated to 'set_db route_early_global_top_routing_layer 3'.
[NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[NR-eGR] Started earlyGlobalRoute kernel
[NR-eGR] Initial Peak syMemory usage = 1015.5 MB
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 3
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=4551 numPGBlocks=1604 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 9  numPreroutedWires = 983
[NR-eGR] Read numTotalNets=1837  numIgnoredNets=9
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 0 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eGR] Pitch:  L1=960  L2=1120  L3=1120
[NR-eGR] Rule id 1. Nets 1828 
[NR-eGR] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=480  L2=640  L3=640
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1828 net(s) in layer range [2, 3]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.10% H + 22.70% V. EstWL: 5.605056e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon         OverCon         OverCon         OverCon            
[NR-eGR]                 #Gcell          #Gcell          #Gcell          #Gcell     %Gcell
[NR-eGR] Layer            (1-2)           (3-4)           (5-6)           (7-8)    OverCon 
[NR-eGR] ---------------------------------------------------------------------------------
[NR-eGR] Layer1       0( 0.00%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2     295( 9.62%)     101( 3.29%)      11( 0.36%)       2( 0.07%)   (13.34%) 
[NR-eGR] Layer3       2( 0.07%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.07%) 
[NR-eGR] ---------------------------------------------------------------------------------
[NR-eGR] Total      297( 4.95%)     101( 1.69%)      11( 0.18%)       2( 0.03%)   ( 6.86%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.07% H + 12.67% V
[NR-eGR] Overflow after earlyGlobalRoute 0.07% H + 17.04% V
[NR-eGR] End Peak syMemory usage = 1015.5 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.03 seconds
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          9.00 |         32.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 9.00, normalized total congestion hotspot area = 32.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ./timingReports
**opt_design ... cpu = 0:00:01, real = 0:00:02, mem = 836.0M, totSessionCpu=0:01:21 **
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread HoldRpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.5M
#################################################################################
# Design Stage: PreRoute
# Design Name: mtm_Alu
# Design Mode: 180nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=0.5)
*** Calculating scaling factor for BC_libs libraries using the default operating condition of each library.
Total number of fetched objects 2094
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=0 CPU=0:00:00.5 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:00.5 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:00.0 totSessionCpu=0:00:00.7 mem=0.0M)
*** QThread HoldRpt [finish] : cpu/real = 0:00:00.8/0:00:00.0 (0.0), mem = 0.0M
_______________________________________________________________________

------------------------------------------------------------
     opt_design Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_av 
Hold  views included:
 BC_av

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  3.601  |  3.601  |  6.793  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   258   |   257   |   258   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.195  |  0.195  |  9.942  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   258   |   257   |   258   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 65.658%
Routing Overflow: 0.07% H and 17.04% V
------------------------------------------------------------
**opt_design ... cpu = 0:00:01, real = 0:00:03, mem = 836.0M, totSessionCpu=0:01:21 **
*** Finished opt_design ***
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                       0.000 ns          3.601 ns  final
UM: Capturing floorplan image ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          9.00 |         32.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 9.00, normalized total congestion hotspot area = 32.00 (area is in unit of 4 std-cell row bins)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:          1.54              4          0.000 ns          3.601 ns  opt_design_postcts_hold
Info: Destroy the CCOpt slew target map.
@file(08_post_cts_optimization.tcl) 13: opt_design -post_cts -drv -report_prefix 08c_postCts_drv -report_dir $reportDir
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
**INFO: Enabling NR-eGR flow for DRV Fixing.
GigaOpt running with 1 threads.
**opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 814.6M, totSessionCpu=0:01:22 **
*** opt_design -post_cts ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.1
setUsefulSkewMode -ecoRoute false
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=998.7M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_av 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  3.601  |  3.601  |  6.793  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   258   |   257   |   258   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 65.658%
------------------------------------------------------------
**opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 808.4M, totSessionCpu=0:01:22 **
*** Starting optimizing excluded clock nets MEM= 990.7M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 990.7M) ***
*** Starting optimizing excluded clock nets MEM= 990.7M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 990.7M) ***
Info: Done creating the CCOpt slew target map.
Reported timing to dir ./timingReports
**opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 808.5M, totSessionCpu=0:01:22 **

------------------------------------------------------------
     opt_design Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_av 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  3.601  |  3.601  |  6.793  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   258   |   257   |   258   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 65.658%
Routing Overflow: 0.07% H and 17.04% V
------------------------------------------------------------
**opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 808.5M, totSessionCpu=0:01:22 **
*** Finished opt_design ***
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                       0.000 ns          3.601 ns  final
UM: Capturing floorplan image ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          9.00 |         32.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 9.00, normalized total congestion hotspot area = 32.00 (area is in unit of 4 std-cell row bins)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:          0.92              1          0.000 ns          3.601 ns  opt_design_drv_postcts
Info: Destroy the CCOpt slew target map.
@file(08_post_cts_optimization.tcl) 16: time_design -post_cts -report_prefix 08d_time_postCts_setup -report_dir $reportDir
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=990.7M)

------------------------------------------------------------
         time_design Summary                             
------------------------------------------------------------

Setup views included:
 WC_av 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  3.601  |  3.601  |  6.793  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   258   |   257   |   258   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 65.658%
Routing Overflow: 0.07% H and 17.04% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.24 sec
Total Real time: 0.0 sec
Total Memory Usage: 990.722656 Mbytes
@file(08_post_cts_optimization.tcl) 17: time_design -post_cts -hold -report_prefix 08e_time_postCts_hold -report_dir $reportDir
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=958.7M)
#################################################################################
# Design Stage: PreRoute
# Design Name: mtm_Alu
# Design Mode: 180nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=982.938)
*** Calculating scaling factor for BC_libs libraries using the default operating condition of each library.
Total number of fetched objects 2094
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=1033.71 CPU=0:00:00.5 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1033.71 CPU=0:00:00.5 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:01.0 totSessionCpu=0:01:23 mem=1033.7M)

------------------------------------------------------------
         time_design Summary                             
------------------------------------------------------------

Hold  views included:
 BC_av 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.195  |  0.195  |  9.942  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   258   |   257   |   258   |
+--------------------+---------+---------+---------+

Density: 65.658%
Routing Overflow: 0.07% H and 17.04% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.81 sec
Total Real time: 1.0 sec
Total Memory Usage: 940.710938 Mbytes
#@ End verbose source tcl/08_post_cts_optimization.tcl
@file(run_pr_auto.tcl) 9: source tcl/09_routing.tcl
#@ Begin verbose source tcl/09_routing.tcl
@file(09_routing.tcl) 6: source tcl/00_common_settings.tcl
#@ Begin verbose source tcl/00_common_settings.tcl
@file(00_common_settings.tcl) 8: set DESIGN mtm_Alu
@file(00_common_settings.tcl) 10: set_db design_process_node 180
Applying the recommended capacitance filtering threshold values for 180nm process node: total_c_th=5, relative_c_th=0.03 and coupling_c_th=3.
	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
	For postRoute extract_rc_effort_level low extraction, the coupling_c_th value will be used only when the extract_rc_cap_filter_mode parameter of the set_db command is set to relative_and_coupling or relative_or_coupling. Default value of extract_rc_cap_filter_mode parameter in postRoute extraction extract_rc_effort_level low is relative_only.
	The accuracy mode for postRoute extract_rc_effort_level low extraction will be set to 'standard'.
	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in postRoute extraction mode is 'low'.
Updating process node dependent CCOpt properties for the 180nm process node.
@file(00_common_settings.tcl) 11: set_db init_design_uniquify {1}
@file(00_common_settings.tcl) 12: set_db route_design_top_routing_layer 3
@file(00_common_settings.tcl) 14: set reportDir ./timingReports
@file(00_common_settings.tcl) 15: set resultDir ./RESULTS_PR
@file(00_common_settings.tcl) 18: foreach {dir} [list $resultDir $reportDir ] {
  if {[expr ! [file exists $dir]]} { file mkdir $dir }
}
#@ End verbose source tcl/00_common_settings.tcl
@file(09_routing.tcl) 10: set_db add_fillers_cells { UCL_CAP9 UCL_CAP8 UCL_CAP7 UCL_CAP6 UCL_CAP5 UCL_FILL }
@file(09_routing.tcl) 11: set_db add_fillers_prefix FILLER
@file(09_routing.tcl) 12: add_fillers
*INFO: Adding fillers to top-module.
*INFO:   Added 193 filler insts (cell UCL_CAP9 / prefix FILLER).
*INFO:   Added 58 filler insts (cell UCL_CAP8 / prefix FILLER).
*INFO:   Added 92 filler insts (cell UCL_CAP7 / prefix FILLER).
*INFO:   Added 113 filler insts (cell UCL_CAP6 / prefix FILLER).
*INFO:   Added 175 filler insts (cell UCL_CAP5 / prefix FILLER).
*INFO:   Added 2232 filler insts (cell UCL_FILL / prefix FILLER).
*INFO: Total 2863 filler insts added - prefix FILLER (CPU: 0:00:00.0).
For 2863 new insts, 2863 new pwr-pin connections were made to global net 'vddd'.
2863 new gnd-pin connections were made to global net 'gndd'.
2863 new pwr-pin connections were made to global net 'vddb'.
2863 new gnd-pin connections were made to global net 'gndb'.
*** Applied 4 GNC rules (cpu = 0:00:00.0)
@file(09_routing.tcl) 17: set_db route_design_with_via_in_pin 1:1
@file(09_routing.tcl) 20: set_db route_design_with_via_only_for_lib_cell_pin 1:1
@file(09_routing.tcl) 22: set_db route_design_with_timing_driven 1
@file(09_routing.tcl) 23: set_db route_design_with_si_driven 0
@file(09_routing.tcl) 24: set_db route_design_detail_post_route_swap_via multiCut
#WARNING (NRIF-80) When route_design_detail_post_route_swap_via is set to 'multiCut', the post route via swapping step will be performed on all nets, and to double cut vias. To swap to DFM vias based on via weight, please set the option to 'true'.
@file(09_routing.tcl) 27: route_design -global_detail -via_opt -wire_opt
#% Begin route_design (date=09/08 10:36:17, mem=772.2M)
#route_design: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 772.18 (MB), peak = 856.62 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-global_detail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
#WARNING (NRIG-144) Cannot combine -viaOpt with -globalDetail option. The -viaOpt will be ignored.
#**INFO: setDesignMode -flowEffort standard
#**INFO: mulit-cut via swapping is disabled by user.
#**INFO: All auto set options tuned by route_design will be restored to their original settings on command completion.
#**INFO: auto set of routeReserveSpaceForMultiCut to true
#**INFO: auto set of routeConcurrentMinimizeViaCountEffort to high
Begin checking placement ... (start mem=940.7M, init mem=940.7M)
*info: Placed = 4652           (Fixed = 8)
*info: Unplaced = 0           
Placement Density:100.00%(80066/80066)
Placement Density (including fixed std cells):100.00%(80066/80066)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=940.7M)
#**INFO: honoring user setting for routeWithTimingDriven set to true
#**INFO: honoring user setting for routeWithSiDriven set to false
**WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (9) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=940.7M) ***

route_global_detail

#set_db route_design_detail_post_route_swap_via "multiCut"
#set_db route_design_concurrent_minimize_via_count_effort "high"
#set_db route_design_reserve_space_for_multi_cut true
#set_db route_design_top_routing_layer 3
#set_db route_design_with_si_driven false
#set_db route_design_with_timing_driven true
#set_db route_design_with_via_in_pin "1:1"
#set_db route_design_with_via_only_for_lib_cell_pin "1:1"
#Start route_global_detail on Sun Sep  8 10:36:17 2019
#
#Generating timing data, please wait...
#2094 total nets, 9 already routed, 9 will ignore in trialRoute
[NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[NR-eGR] Detected a user setting of 'route_design_top_routing_layer 3' which was translated to 'set_db route_early_global_top_routing_layer 3'.
#Reporting timing...
Total number of fetched objects 2094
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=1033.71 CPU=0:00:00.5 REAL=0:00:01.0)
###############################################################
#  Generated by:      Cadence Innovus 17.13-s098_1
#  OS:                Linux x86_64(Host ID cadence212)
#  Generated on:      Sun Sep  8 10:36:18 2019
#  Design:            mtm_Alu
#  Command:           route_design -global_detail -via_opt -wire_opt
###############################################################
#Normalized TNS: 1000.00 20.00 0.00 0.00 0.00 0.00
#Stage 1: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 821.45 (MB), peak = 856.62 (MB)
#Library Standard Delay: 75.30ps
#Slack threshold: 150.60ps
###############################################################
#  Generated by:      Cadence Innovus 17.13-s098_1
#  OS:                Linux x86_64(Host ID cadence212)
#  Generated on:      Sun Sep  8 10:36:18 2019
#  Design:            mtm_Alu
#  Command:           route_design -global_detail -via_opt -wire_opt
###############################################################
#*** Analyzed 0 timing critical paths
#Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 821.66 (MB), peak = 856.62 (MB)
#Stage 3: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 824.25 (MB), peak = 856.62 (MB)
#Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 824.46 (MB), peak = 856.62 (MB)
#
#*** Enable low timing-driven effort with mode 0.
#Dump tif for version 2.1

mtm_Alu
mtm_Alu
**WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or set_db  command. The parasitic data can be regenerated either by extracting the design using the extract_rc command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
#Generating timing data took: cpu time = 00:00:02, elapsed time = 00:00:02, memory = 773.47 (MB), peak = 856.62 (MB)
#Done generating timing data.
#WARNING (NRDB-976) The TRACK STEP 1.9200 for preferred direction tracks is smaller than the PITCH 2.2000 for LAYER ME6. This will cause routability problems for NanoRoute.
#Start reading timing information from file .timing_file_169023.tif.gz ...
#Read in timing information for 4 ports, 1789 instances from timing file .timing_file_169023.tif.gz.
#NanoRoute Version 17.13-s098_1 NR180117-1602/17_13-UB
#Start routing data preparation on Sun Sep  8 10:36:19 2019
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.900.
#Voltage range [0.000 - 0.000] has 2 nets.
#Voltage range [0.000 - 1.900] has 2097 nets.
# ME1          H   Track-Pitch = 0.640    Line-2-Via Pitch = 0.500
# ME2          V   Track-Pitch = 0.640    Line-2-Via Pitch = 0.560
# ME3          H   Track-Pitch = 0.640    Line-2-Via Pitch = 0.560
# ME4          V   Track-Pitch = 0.640    Line-2-Via Pitch = 0.560
# ME5          H   Track-Pitch = 0.640    Line-2-Via Pitch = 0.560
# ME6          V   Track-Pitch = 1.920    Line-2-Via Pitch = 2.200
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=20 tracks, using layer ME2's pitch = 0.640.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 784.16 (MB), peak = 856.62 (MB)
#
#Summary of active signal nets routing constraints set by OPT:
#	preferred routing layers      : 0
#	preferred routing layer effort: 0
#	preferred extra space         : 0
#	preferred multi-cut via       : 0
#	avoid detour                  : 0
#	expansion ratio               : 0
#	net priority                  : 0
#	s2s control                   : 0
#	avoid chaining                : 0
#	inst-based stacking via       : 0
#
#Summary of active signal nets routing constraints set by USER:
#	preferred routing layers      : 0
#	preferred routing layer effort     : 0
#	preferred extra space              : 0
#	preferred multi-cut via            : 0
#	avoid detour                       : 0
#	net weight                         : 0
#	avoid chaining                     : 0
#	cell-based stacking via (required) : 0
#	cell-based stacking via (optional) : 0
#
#Start timing driven prevention iteration
#
#--------------------------------------------------------
# Summary of active signal nets routing constraints
#  Avoid Detour             : 0
#  Max Expansion Ratio      : 0
#  Cell-based Stacking Via  : 0
#  Inst-based Stacking Via  : 0
#  Prefer Extra Space       : 0
#  Prefer Multi-cut Via     : 0
#  S2s Control              : 0
#  Preferred Layer Effort   : 0
#  Bottom Preferred Layer
#
#--------------------------------------------------------
#Done timing-driven prevention
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 784.67 (MB), peak = 856.62 (MB)
#Merging special wires...
#WARNING (NRDB-1005) Cannot establish connection to PIN CLK at ( 117.180 74.340 ) on ME2 for NET u_mtm_Alu_deserializer/CTS_6. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CLK at ( 42.300 74.340 ) on ME2 for NET u_mtm_Alu_deserializer/CTS_6. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CLK at ( 27.900 74.340 ) on ME2 for NET u_mtm_Alu_deserializer/CTS_6. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CLK at ( 107.100 70.300 ) on ME2 for NET u_mtm_Alu_deserializer/CTS_6. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CLK at ( 42.300 70.300 ) on ME2 for NET u_mtm_Alu_deserializer/CTS_6. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CLK at ( 118.620 62.820 ) on ME2 for NET u_mtm_Alu_deserializer/CTS_6. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CLK at ( 29.340 62.820 ) on ME2 for NET u_mtm_Alu_deserializer/CTS_6. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CLK at ( 120.780 58.780 ) on ME2 for NET u_mtm_Alu_deserializer/CTS_6. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CLK at ( 106.380 58.780 ) on ME2 for NET u_mtm_Alu_deserializer/CTS_6. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CLK at ( 57.420 58.780 ) on ME2 for NET u_mtm_Alu_deserializer/CTS_6. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CLK at ( 41.580 58.780 ) on ME2 for NET u_mtm_Alu_deserializer/CTS_6. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CLK at ( 129.420 51.300 ) on ME2 for NET u_mtm_Alu_deserializer/CTS_6. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CLK at ( 86.220 51.300 ) on ME2 for NET u_mtm_Alu_deserializer/CTS_6. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CLK at ( 56.700 51.300 ) on ME2 for NET u_mtm_Alu_deserializer/CTS_6. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CLK at ( 120.060 47.260 ) on ME2 for NET u_mtm_Alu_deserializer/CTS_6. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CLK at ( 105.660 47.260 ) on ME2 for NET u_mtm_Alu_deserializer/CTS_6. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CLK at ( 76.860 47.260 ) on ME2 for NET u_mtm_Alu_deserializer/CTS_6. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CLK at ( 130.860 39.780 ) on ME2 for NET u_mtm_Alu_deserializer/CTS_6. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CLK at ( 116.460 39.780 ) on ME2 for NET u_mtm_Alu_deserializer/CTS_6. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CLK at ( 127.260 35.740 ) on ME2 for NET u_mtm_Alu_deserializer/CTS_6. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-648) NET u_mtm_Alu_deserializer/CTS_6 has incorrect extension for self (should be half extension) at 115.200 47.120 LAYER ME2. Other end point at 115.200 51.200
#WARNING (NRDB-648) NET u_mtm_Alu_deserializer/CTS_6 has incorrect extension for self (should be half extension) at 103.680 51.520 LAYER ME2. Other end point at 103.680 51.840
#WARNING (NRDB-648) NET u_mtm_Alu_deserializer/CTS_6 has incorrect extension for self (should be half extension) at 98.560 40.000 LAYER ME2. Other end point at 98.560 40.320
#WARNING (NRDB-648) NET u_mtm_Alu_deserializer/CTS_6 has incorrect extension for self (should be half extension) at 97.920 35.600 LAYER ME2. Other end point at 97.920 35.840
#WARNING (NRDB-648) NET u_mtm_Alu_deserializer/CTS_6 has incorrect extension for self (should be half extension) at 97.920 24.080 LAYER ME2. Other end point at 97.920 24.960
#WARNING (NRDB-648) NET u_mtm_Alu_deserializer/CTS_6 has incorrect extension for self (should be half extension) at 92.800 28.480 LAYER ME2. Other end point at 92.800 31.360
#WARNING (NRDB-648) NET u_mtm_Alu_deserializer/CTS_6 has incorrect extension for parent (should be half extension) at 92.800 28.160 LAYER ME2. Other end point at 92.800 28.480
#WARNING (NRDB-648) NET u_mtm_Alu_deserializer/CTS_6 has incorrect extension for self (should be half extension) at 51.840 47.040 LAYER ME2. Other end point at 51.840 46.720
#WARNING (NRDB-648) NET u_mtm_Alu_deserializer/CTS_6 has incorrect extension for self (should be half extension) at 51.840 28.480 LAYER ME2. Other end point at 51.840 29.440
#WARNING (NRDB-648) NET u_mtm_Alu_deserializer/CTS_6 has incorrect extension for self (should be half extension) at 40.960 51.520 LAYER ME2. Other end point at 40.960 51.840
#WARNING (NRDB-648) NET u_mtm_Alu_deserializer/CTS_6 has incorrect extension for self (should be half extension) at 32.360 28.400 LAYER ME2. Other end point at 32.360 28.160
#WARNING (NRDB-648) NET u_mtm_Alu_deserializer/CTS_6 has incorrect extension for self (should be half extension) at 28.800 47.040 LAYER ME2. Other end point at 28.800 46.720
#WARNING (NRDB-648) NET u_mtm_Alu_deserializer/CTS_6 has incorrect extension for self (should be half extension) at 28.800 35.520 LAYER ME2. Other end point at 28.800 35.840
#WARNING (NRDB-872) WIRE segments on NET u_mtm_Alu_deserializer/CTS_6 have incorrect extensions and are fixed automatically. This may introduce design rule violations.
#WARNING (NRDB-648) NET u_mtm_Alu_deserializer/CTS_2 has incorrect extension for self (should be half extension) at 142.560 150.720 LAYER ME2. Other end point at 142.560 151.040
#WARNING (NRDB-648) NET u_mtm_Alu_deserializer/CTS_2 has incorrect extension for self (should be half extension) at 138.240 162.240 LAYER ME2. Other end point at 138.240 156.160
#WARNING (NRDB-648) NET u_mtm_Alu_deserializer/CTS_2 has incorrect extension for self (should be half extension) at 135.360 219.840 LAYER ME2. Other end point at 135.360 219.520
#WARNING (NRDB-648) NET u_mtm_Alu_deserializer/CTS_2 has incorrect extension for self (should be half extension) at 134.560 109.120 LAYER ME2. Other end point at 134.560 109.440
#WARNING (NRDB-648) NET u_mtm_Alu_deserializer/CTS_2 has incorrect extension for self (should be half extension) at 133.120 189.760 LAYER ME2. Other end point at 133.120 197.120
#WARNING (NRDB-648) NET u_mtm_Alu_deserializer/CTS_2 has incorrect extension for self (should be half extension) at 133.120 155.200 LAYER ME2. Other end point at 133.120 155.520
#WARNING (NRDB-648) NET u_mtm_Alu_deserializer/CTS_2 has incorrect extension for self (should be half extension) at 133.120 116.160 LAYER ME2. Other end point at 133.120 117.120
#WARNING (EMS-27) Message (NRDB-648) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-872) WIRE segments on NET u_mtm_Alu_deserializer/CTS_2 have incorrect extensions and are fixed automatically. This may introduce design rule violations.
#WARNING (NRDB-872) WIRE segments on NET u_mtm_Alu_deserializer/CTS_5 have incorrect extensions and are fixed automatically. This may introduce design rule violations.
#WARNING (NRDB-872) WIRE segments on NET u_mtm_Alu_deserializer/CTS_1 have incorrect extensions and are fixed automatically. This may introduce design rule violations.
#WARNING (NRDB-872) WIRE segments on NET u_mtm_Alu_deserializer/CTS_4 have incorrect extensions and are fixed automatically. This may introduce design rule violations.
#
#Connectivity extraction summary:
#6 routed nets are extracted.
#    6 (0.29%) extracted nets are partially routed.
#3 routed net(s) are imported.
#1828 (87.09%) nets are without wires.
#262 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 2099.
#
#
#Finished routing data preparation on Sun Sep  8 10:36:20 2019
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.37 (MB)
#Total memory = 785.05 (MB)
#Peak memory = 856.62 (MB)
#
#
#Start global routing on Sun Sep  8 10:36:20 2019
#
#Number of eco nets is 6
#
#Start global routing data preparation on Sun Sep  8 10:36:20 2019
#
#Start routing resource analysis on Sun Sep  8 10:36:20 2019
#
#Routing resource analysis is done on Sun Sep  8 10:36:20 2019
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  ME1            H         504           0         625    77.28%
#  ME2            V         507           0         625     0.32%
#  ME3            H         470          34         625     0.00%
#  ME4            V         438          70         625     0.00%
#  --------------------------------------------------------------
#  Total                   1919       5.11%        2500    19.40%
#
#  9 nets (0.43%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Sun Sep  8 10:36:20 2019
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 785.30 (MB), peak = 856.62 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 785.31 (MB), peak = 856.62 (MB)
#
#Route nets in 1/2 round...
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 786.50 (MB), peak = 856.62 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 786.50 (MB), peak = 856.62 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 786.50 (MB), peak = 856.62 (MB)
#
#start global routing iteration 4...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 786.50 (MB), peak = 856.62 (MB)
#
#Route nets in 2/2 round...
#start global routing iteration 5...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 789.90 (MB), peak = 856.62 (MB)
#
#start global routing iteration 6...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 790.69 (MB), peak = 856.62 (MB)
#
#start global routing iteration 7...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 790.76 (MB), peak = 856.62 (MB)
#
#start global routing iteration 8...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 790.77 (MB), peak = 856.62 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 262 (skipped).
#Total number of routable nets = 1837.
#Total number of nets in the design = 2099.
#
#1834 routable nets have only global wires.
#3 routable nets have only detail routed wires.
#6 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#3 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  6            1828  
#------------------------------------------------
#        Total                  6            1828  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  9            1828  
#------------------------------------------------
#        Total                  9            1828  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-2)         (3-4)           (5)   OverCon
#  ------------------------------------------------------------
#  ME1           0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  ME2          48(7.68%)      7(1.12%)      1(0.16%)   (8.96%)
#  ME3           2(0.32%)      0(0.00%)      0(0.00%)   (0.32%)
#  ------------------------------------------------------------
#     Total     50(3.46%)      7(0.48%)      1(0.07%)   (4.02%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 5
#  Overflow after GR: 0.14% H + 3.88% V
#
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          9.00 |         28.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 9.00, normalized total congestion hotspot area = 28.00 (area is in unit of 4 std-cell row bins)
#Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          9.00 |         28.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 9.00, normalized total congestion hotspot area = 28.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 9
#Total wire length = 63255 um.
#Total half perimeter of net bounding box = 56956 um.
#Total wire length on LAYER ME1 = 346 um.
#Total wire length on LAYER ME2 = 29834 um.
#Total wire length on LAYER ME3 = 33076 um.
#Total wire length on LAYER ME4 = 0 um.
#Total wire length on LAYER ME5 = 0 um.
#Total wire length on LAYER ME6 = 0 um.
#Total number of vias = 6066
#Up-Via Summary (total 6066):
#           
#-----------------------
# ME1              2072
# ME2              3994
#-----------------------
#                  6066 
#
#Total number of involved regular nets 225
#Maximum src to sink distance  669.0
#Average of max src_to_sink distance  121.4
#Average of ave src_to_sink distance  77.5
#Total number of involved priority nets 6
#Maximum src to sink distance for priority net 257.8
#Average of max src_to_sink distance for priority net 193.9
#Average of ave src_to_sink distance for priority net 137.7
#Max overcon = 5 tracks.
#Total overcon = 4.02%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 6.20 (MB)
#Total memory = 791.25 (MB)
#Peak memory = 856.62 (MB)
#
#Finished global routing on Sun Sep  8 10:36:20 2019
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 790.18 (MB), peak = 856.62 (MB)
#Start Track Assignment.
#Done with 2001 horizontal wires in 1 hboxes and 1946 vertical wires in 1 hboxes.
#Done with 536 horizontal wires in 1 hboxes and 495 vertical wires in 1 hboxes.
#Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# ME1          335.60 	  0.00%  	  0.00% 	  0.00%
# ME2        27004.48 	  0.18%  	  0.00% 	  0.04%
# ME3        29464.68 	  0.21%  	  0.00% 	  0.03%
#------------------------------------------------------------------------
# All       56804.76  	  0.19% 	  0.00% 	  0.03%
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 9
#Total wire length = 66965 um.
#Total half perimeter of net bounding box = 56956 um.
#Total wire length on LAYER ME1 = 2014 um.
#Total wire length on LAYER ME2 = 30849 um.
#Total wire length on LAYER ME3 = 34102 um.
#Total wire length on LAYER ME4 = 0 um.
#Total wire length on LAYER ME5 = 0 um.
#Total wire length on LAYER ME6 = 0 um.
#Total number of vias = 6063
#Up-Via Summary (total 6063):
#           
#-----------------------
# ME1              2072
# ME2              3991
#-----------------------
#                  6063 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 795.25 (MB), peak = 856.62 (MB)
#
#number of short segments in preferred routing layers
#	ME3       Total 
#	17        17        
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 12.80 (MB)
#Total memory = 790.21 (MB)
#Peak memory = 856.62 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 61
#
#    By Layer and Type :
#	         MetSpc    NSMet    Short     Loop ViaInPin   Totals
#	ME1           0        0        0        0        1        1
#	ME2          17        2       18        3        0       40
#	ME3           4        3       10        3        0       20
#	Totals       21        5       28        6        1       61
#4185 out of 4652 instances (90.0%) need to be verified(marked ipoed), dirty area = 65.3%.
#   number of violations = 75
#
#    By Layer and Type :
#	         MetSpc    NSMet    Short     Loop ViaInPin   Totals
#	ME1           0        0        0        0        2        2
#	ME2          19        2       29        3        0       53
#	ME3           4        3       10        3        0       20
#	Totals       23        5       39        6        2       75
#cpu time = 00:00:30, elapsed time = 00:00:30, memory = 1336.30 (MB), peak = 1788.40 (MB)
#start 1st optimization iteration ...
#   number of violations = 37
#
#    By Layer and Type :
#	         MetSpc    NSMet    Short     Loop      Mar ViaInPin   Totals
#	ME1           0        0        0        0        0        2        2
#	ME2           9        3       18        3        1        0       34
#	ME3           0        0        1        0        0        0        1
#	Totals        9        3       19        3        1        2       37
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1336.50 (MB), peak = 1788.40 (MB)
#start 2nd optimization iteration ...
#   number of violations = 28
#
#    By Layer and Type :
#	         MetSpc    Short      Mar ViaInPin   Totals
#	ME1           0        0        0        2        2
#	ME2           7       17        1        0       25
#	ME3           0        1        0        0        1
#	Totals        7       18        1        2       28
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1336.50 (MB), peak = 1788.40 (MB)
#start 3rd optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1336.50 (MB), peak = 1788.40 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 9
#Total wire length = 65331 um.
#Total half perimeter of net bounding box = 56956 um.
#Total wire length on LAYER ME1 = 288 um.
#Total wire length on LAYER ME2 = 34578 um.
#Total wire length on LAYER ME3 = 30466 um.
#Total wire length on LAYER ME4 = 0 um.
#Total wire length on LAYER ME5 = 0 um.
#Total wire length on LAYER ME6 = 0 um.
#Total number of vias = 8878
#Up-Via Summary (total 8878):
#           
#-----------------------
# ME1              2129
# ME2              6749
#-----------------------
#                  8878 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:35
#Elapsed time = 00:00:35
#Increased memory = 17.81 (MB)
#Total memory = 808.02 (MB)
#Peak memory = 1788.40 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 809.00 (MB), peak = 1788.40 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 9
#Total wire length = 65331 um.
#Total half perimeter of net bounding box = 56956 um.
#Total wire length on LAYER ME1 = 288 um.
#Total wire length on LAYER ME2 = 34578 um.
#Total wire length on LAYER ME3 = 30466 um.
#Total wire length on LAYER ME4 = 0 um.
#Total wire length on LAYER ME5 = 0 um.
#Total wire length on LAYER ME6 = 0 um.
#Total number of vias = 8878
#Up-Via Summary (total 8878):
#           
#-----------------------
# ME1              2129
# ME2              6749
#-----------------------
#                  8878 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 9
#Total wire length = 65331 um.
#Total half perimeter of net bounding box = 56956 um.
#Total wire length on LAYER ME1 = 288 um.
#Total wire length on LAYER ME2 = 34578 um.
#Total wire length on LAYER ME3 = 30466 um.
#Total wire length on LAYER ME4 = 0 um.
#Total wire length on LAYER ME5 = 0 um.
#Total wire length on LAYER ME6 = 0 um.
#Total number of vias = 8878
#Up-Via Summary (total 8878):
#           
#-----------------------
# ME1              2129
# ME2              6749
#-----------------------
#                  8878 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route via swapping...
#99.84% of area are rerouted by ECO routing.
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 808.35 (MB), peak = 1788.40 (MB)
#CELL_VIEW mtm_Alu,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 9
#Total wire length = 65331 um.
#Total half perimeter of net bounding box = 56956 um.
#Total wire length on LAYER ME1 = 288 um.
#Total wire length on LAYER ME2 = 34578 um.
#Total wire length on LAYER ME3 = 30466 um.
#Total wire length on LAYER ME4 = 0 um.
#Total wire length on LAYER ME5 = 0 um.
#Total wire length on LAYER ME6 = 0 um.
#Total number of vias = 8878
#Total number of multi-cut vias = 6952 ( 78.3%)
#Total number of single cut vias = 1926 ( 21.7%)
#Up-Via Summary (total 8878):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# ME1             1719 ( 80.7%)       410 ( 19.3%)       2129
# ME2              207 (  3.1%)      6542 ( 96.9%)       6749
#-----------------------------------------------------------
#                 1926 ( 21.7%)      6952 ( 78.3%)       8878 
#
#
#Start Post Route wire spreading..
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1209.55 (MB), peak = 1788.40 (MB)
#CELL_VIEW mtm_Alu,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Sun Sep  8 10:36:59 2019
#
#
#Start Post Route Wire Spread.
#Done with 457 horizontal wires in 1 hboxes and 331 vertical wires in 1 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 9
#Total wire length = 66064 um.
#Total half perimeter of net bounding box = 56956 um.
#Total wire length on LAYER ME1 = 291 um.
#Total wire length on LAYER ME2 = 34875 um.
#Total wire length on LAYER ME3 = 30899 um.
#Total wire length on LAYER ME4 = 0 um.
#Total wire length on LAYER ME5 = 0 um.
#Total wire length on LAYER ME6 = 0 um.
#Total number of vias = 8878
#Total number of multi-cut vias = 6952 ( 78.3%)
#Total number of single cut vias = 1926 ( 21.7%)
#Up-Via Summary (total 8878):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# ME1             1719 ( 80.7%)       410 ( 19.3%)       2129
# ME2              207 (  3.1%)      6542 ( 96.9%)       6749
#-----------------------------------------------------------
#                 1926 ( 21.7%)      6952 ( 78.3%)       8878 
#
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1185.62 (MB), peak = 1788.40 (MB)
#CELL_VIEW mtm_Alu,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#   number of violations = 0
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 802.98 (MB), peak = 1788.40 (MB)
#CELL_VIEW mtm_Alu,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 9
#Total wire length = 66064 um.
#Total half perimeter of net bounding box = 56956 um.
#Total wire length on LAYER ME1 = 291 um.
#Total wire length on LAYER ME2 = 34875 um.
#Total wire length on LAYER ME3 = 30899 um.
#Total wire length on LAYER ME4 = 0 um.
#Total wire length on LAYER ME5 = 0 um.
#Total wire length on LAYER ME6 = 0 um.
#Total number of vias = 8878
#Total number of multi-cut vias = 6952 ( 78.3%)
#Total number of single cut vias = 1926 ( 21.7%)
#Up-Via Summary (total 8878):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# ME1             1719 ( 80.7%)       410 ( 19.3%)       2129
# ME2              207 (  3.1%)      6542 ( 96.9%)       6749
#-----------------------------------------------------------
#                 1926 ( 21.7%)      6952 ( 78.3%)       8878 
#
#route_detail Statistics:
#Cpu time = 00:00:40
#Elapsed time = 00:00:40
#Increased memory = 11.80 (MB)
#Total memory = 802.01 (MB)
#Peak memory = 1788.40 (MB)
#
#route_global_detail statistics:
#Cpu time = 00:00:43
#Elapsed time = 00:00:43
#Increased memory = 20.69 (MB)
#Total memory = 792.95 (MB)
#Peak memory = 1788.40 (MB)
#Number of warnings = 49
#Total number of warnings = 78
#Number of fails = 0
#Total number of fails = 0
#Complete route_global_detail on Sun Sep  8 10:37:00 2019
#

route_detail

#set_db route_design_detail_post_route_swap_via "multiCut"
#set_db route_design_concurrent_minimize_via_count_effort "high"
#set_db route_design_reserve_space_for_multi_cut true
#set_db route_design_top_routing_layer 3
#set_db route_design_with_si_driven false
#set_db route_design_with_timing_driven true
#set_db route_design_with_via_in_pin "1:1"
#set_db route_design_with_via_only_for_lib_cell_pin "1:1"
#Start route_detail on Sun Sep  8 10:37:00 2019
#
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
#WARNING (NRDB-976) The TRACK STEP 1.9200 for preferred direction tracks is smaller than the PITCH 2.2000 for LAYER ME6. This will cause routability problems for NanoRoute.
#Start reading timing information from file .timing_file_169023.tif.gz ...
#Read in timing information for 4 ports, 1789 instances from timing file .timing_file_169023.tif.gz.
#NanoRoute Version 17.13-s098_1 NR180117-1602/17_13-UB
#Merging special wires...
#Start routing data preparation on Sun Sep  8 10:37:00 2019
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.900.
#Voltage range [0.000 - 0.000] has 2 nets.
#Voltage range [0.000 - 1.900] has 2097 nets.
# ME1          H   Track-Pitch = 0.640    Line-2-Via Pitch = 0.500
# ME2          V   Track-Pitch = 0.640    Line-2-Via Pitch = 0.560
# ME3          H   Track-Pitch = 0.640    Line-2-Via Pitch = 0.560
# ME4          V   Track-Pitch = 0.640    Line-2-Via Pitch = 0.560
# ME5          H   Track-Pitch = 0.640    Line-2-Via Pitch = 0.560
# ME6          V   Track-Pitch = 1.920    Line-2-Via Pitch = 2.200
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=20 tracks, using layer ME2's pitch = 0.640.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 797.98 (MB), peak = 1788.40 (MB)
#
#Start Post Route via swapping...
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 814.23 (MB), peak = 1788.40 (MB)
#CELL_VIEW mtm_Alu,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 9
#Total wire length = 66064 um.
#Total half perimeter of net bounding box = 56956 um.
#Total wire length on LAYER ME1 = 291 um.
#Total wire length on LAYER ME2 = 34875 um.
#Total wire length on LAYER ME3 = 30899 um.
#Total wire length on LAYER ME4 = 0 um.
#Total wire length on LAYER ME5 = 0 um.
#Total wire length on LAYER ME6 = 0 um.
#Total number of vias = 8878
#Total number of multi-cut vias = 6960 ( 78.4%)
#Total number of single cut vias = 1918 ( 21.6%)
#Up-Via Summary (total 8878):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# ME1             1719 ( 80.7%)       410 ( 19.3%)       2129
# ME2              199 (  2.9%)      6550 ( 97.1%)       6749
#-----------------------------------------------------------
#                 1918 ( 21.6%)      6960 ( 78.4%)       8878 
#
#
#route_detail statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 6.93 (MB)
#Total memory = 799.89 (MB)
#Peak memory = 1788.40 (MB)
#Number of warnings = 2
#Total number of warnings = 80
#Number of fails = 0
#Total number of fails = 0
#Complete route_detail on Sun Sep  8 10:37:02 2019
#
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   final
UM: Capturing floorplan image ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          9.00 |         28.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 9.00, normalized total congestion hotspot area = 28.00 (area is in unit of 4 std-cell row bins)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:         46.74             46                                      route_design
#route_design: cpu time = 00:00:46, elapsed time = 00:00:46, memory = 800.09 (MB), peak = 1788.40 (MB)
#% End route_design (date=09/08 10:37:02, total cpu=0:00:45.6, real=0:00:45.0, peak res=1788.4M, current mem=800.1M)
#@ End verbose source tcl/09_routing.tcl
@file(run_pr_auto.tcl) 10: source tcl/10_post_route_optimization.tcl
#@ Begin verbose source tcl/10_post_route_optimization.tcl
@file(10_post_route_optimization.tcl) 6: source tcl/00_common_settings.tcl
#@ Begin verbose source tcl/00_common_settings.tcl
@file(00_common_settings.tcl) 8: set DESIGN mtm_Alu
@file(00_common_settings.tcl) 10: set_db design_process_node 180
Applying the recommended capacitance filtering threshold values for 180nm process node: total_c_th=5, relative_c_th=0.03 and coupling_c_th=3.
	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
	For postRoute extract_rc_effort_level low extraction, the coupling_c_th value will be used only when the extract_rc_cap_filter_mode parameter of the set_db command is set to relative_and_coupling or relative_or_coupling. Default value of extract_rc_cap_filter_mode parameter in postRoute extraction extract_rc_effort_level low is relative_only.
	The accuracy mode for postRoute extract_rc_effort_level low extraction will be set to 'standard'.
	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in postRoute extraction mode is 'low'.
Updating process node dependent CCOpt properties for the 180nm process node.
@file(00_common_settings.tcl) 11: set_db init_design_uniquify {1}
@file(00_common_settings.tcl) 12: set_db route_design_top_routing_layer 3
@file(00_common_settings.tcl) 14: set reportDir ./timingReports
@file(00_common_settings.tcl) 15: set resultDir ./RESULTS_PR
@file(00_common_settings.tcl) 18: foreach {dir} [list $resultDir $reportDir ] {
  if {[expr ! [file exists $dir]]} { file mkdir $dir }
}
#@ End verbose source tcl/00_common_settings.tcl
@file(10_post_route_optimization.tcl) 8: set_db extract_rc_engine post_route
@file(10_post_route_optimization.tcl) 9: set_db extract_rc_effort_level medium
@file(10_post_route_optimization.tcl) 12: set_db delaycal_enable_si true
@file(10_post_route_optimization.tcl) 13: set_db opt_post_route_drv_recovery true
@file(10_post_route_optimization.tcl) 14: set_db opt_effort high
@file(10_post_route_optimization.tcl) 17: opt_design -post_route -drv -report_prefix 10a_opt_post_route_drv -report_dir $reportDir
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
GigaOpt running with 1 threads.
**opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 819.7M, totSessionCpu=0:02:09 **
#Created 59 library cell signatures
#Created 2099 NETS and 0 SPECIALNETS signatures
#Created 4652 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 819.79 (MB), peak = 1788.40 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 819.80 (MB), peak = 1788.40 (MB)
Begin checking placement ... (start mem=1035.3M, init mem=1035.3M)
*info: Placed = 4652           (Fixed = 8)
*info: Unplaced = 0           
Placement Density:100.00%(80066/80066)
Placement Density (including fixed std cells):100.00%(80066/80066)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1035.3M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** opt_design -post_route ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
Multi-VT timing optimization disabled based on library information.
** INFO : this run is activating 'postRoute' automaton
#WARNING (NRDB-976) The TRACK STEP 1.9200 for preferred direction tracks is smaller than the PITCH 2.2000 for LAYER ME6. This will cause routability problems for NanoRoute.
**WARN: (IMPTCM-77):	Option "-dbExpUseDbPropertyForNanoRef" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
#Start routing data preparation on Sun Sep  8 10:37:03 2019
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.900.
#Voltage range [0.000 - 0.000] has 2 nets.
#Voltage range [0.000 - 1.900] has 2097 nets.
# ME1          H   Track-Pitch = 0.640    Line-2-Via Pitch = 0.500
# ME2          V   Track-Pitch = 0.640    Line-2-Via Pitch = 0.560
# ME3          H   Track-Pitch = 0.640    Line-2-Via Pitch = 0.560
# ME4          V   Track-Pitch = 0.640    Line-2-Via Pitch = 0.560
# ME5          H   Track-Pitch = 0.640    Line-2-Via Pitch = 0.560
# ME6          V   Track-Pitch = 1.920    Line-2-Via Pitch = 2.200
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=20 tracks, using layer ME2's pitch = 0.640.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 820.14 (MB), peak = 1788.40 (MB)
#Extract in post route mode
#
#Start tQuantus RC extraction...
#Start building rc corner(s)...
#Number of RC Corner = 2
#Corner WC_rc /cad/dk/umc180oa/Rulefiles/QRC/G-DF-MIXED_MODE_RFCMOS18-1.8V_3.3V-1P6M-MMC/qrcTechFile 80.000000 (real) 
#Corner BC_rc /cad/dk/umc180oa/Rulefiles/QRC/G-DF-MIXED_MODE_RFCMOS18-1.8V_3.3V-1P6M-MMC/qrcTechFile 0.000000 (real) 
#ME1_C -> ME1 (1)
#ME2_C -> ME2 (2)
#ME3_C -> ME3 (3)
#ME4_C -> ME4 (4)
#ME5_C -> ME5 (5)
#ME6_C -> ME6 (6)
#SADV_On
# Corner(s) : 
#WC_rc [80.00] 
#BC_rc [ 0.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 80.000000
# Ref. Temp   : 25.000000
# Corner id: 1
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 0.000000
# Ref. Temp   : 25.000000
#SADV_Off
#total pattern=56 [12, 147]
#( rc_model.bin ) does not exist.
#invalid or missing tQuantus model file
#rc model rebuild is required for this corner(s)
#1 rcmodel(s) requires rebuild
#Rebuild RC model file for all corners.
#Start building rc corner(s)...
#Number of RC Corner = 2
#Corner WC_rc /cad/dk/umc180oa/Rulefiles/QRC/G-DF-MIXED_MODE_RFCMOS18-1.8V_3.3V-1P6M-MMC/qrcTechFile 80.000000 (real) 
#Corner BC_rc /cad/dk/umc180oa/Rulefiles/QRC/G-DF-MIXED_MODE_RFCMOS18-1.8V_3.3V-1P6M-MMC/qrcTechFile 0.000000 (real) 
#ME1_C -> ME1 (1)
#ME2_C -> ME2 (2)
#ME3_C -> ME3 (3)
#ME4_C -> ME4 (4)
#ME5_C -> ME5 (5)
#ME6_C -> ME6 (6)
#SADV_On
# Corner(s) : 
#WC_rc [80.00] 
#BC_rc [ 0.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 80.000000
# Ref. Temp   : 25.000000
# Corner id: 1
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 0.000000
# Ref. Temp   : 25.000000
#SADV_Off
#total pattern=56 [12, 147]
#( rc_model.bin ) does not exist.
#invalid or missing tQuantus model file
#num_tile=4704 avg_aspect_ratio=0.970808 
#Vertical num_row 24 per_row= 192 halo= 110938 
#hor_num_col = 98 final aspect_ratio= 0.454277
#Build RC corners: cpu time = 00:00:04, elapsed time = 00:00:04, memory = 915.13 (MB), peak = 1788.40 (MB)
#Length limit = 200 pitches
#opt mode = 2
#Start routing data preparation on Sun Sep  8 10:37:09 2019
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.900.
#Voltage range [0.000 - 1.900] has 2097 nets.
#Voltage range [0.000 - 0.000] has 2 nets.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=20 tracks, using layer ME2's pitch = 0.640.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 858.38 (MB), peak = 1788.40 (MB)
#Start routing data preparation on Sun Sep  8 10:37:09 2019
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.900.
#Voltage range [0.000 - 1.900] has 2097 nets.
#Voltage range [0.000 - 0.000] has 2 nets.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=20 tracks, using layer ME2's pitch = 0.640.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 858.38 (MB), peak = 1788.40 (MB)
#
#Extract using 30 x 30 Hboxes
#Extract 4 hboxes with single thread on machine with  Xeon 2.10GHz 22528KB Cache 64CPU...
#Process 0 special clock nets for rc extraction
#0 temporary NDR added
#Total 1837 nets were built. 7 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:01, elapsed time = 00:00:01 .
#   Increased memory =    18.27 (MB), total memory =   876.68 (MB), peak memory =  1788.40 (MB)
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 866.28 (MB), peak = 1788.40 (MB)
#RC Statistics: 7703 Res, 3545 Ground Cap, 2336 XCap (Edge to Edge)
#RC V/H edge ratio: 0.15, Avg V/H Edge Length: 3163.21 (2605), Avg L-Edge Length: 10696.13 (4317)
#Start writing rcdb into /tmp/innovus_temp_169023_cadence212_moleszkowicz_bkSp3W/nr169023_RRh1Ss.rcdb.d
#Finish writing rcdb with 9562 nodes, 7725 edges, and 4672 xcaps
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 868.07 (MB), peak = 1788.40 (MB)
Restoring parasitic data from file '/tmp/innovus_temp_169023_cadence212_moleszkowicz_bkSp3W/nr169023_RRh1Ss.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 1099.262M)
Following multi-corner parasitics specified:
	/tmp/innovus_temp_169023_cadence212_moleszkowicz_bkSp3W/nr169023_RRh1Ss.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell mtm_Alu has rcdb /tmp/innovus_temp_169023_cadence212_moleszkowicz_bkSp3W/nr169023_RRh1Ss.rcdb.d specified
Cell mtm_Alu, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:00.1 real: 0:00:00.0 mem: 1080.301M)
#
#Restore RCDB.
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:07
#Elapsed time = 00:00:07
#Increased memory = 44.38 (MB)
#Total memory = 864.54 (MB)
#Peak memory = 1788.40 (MB)
#
#7 inserted nodes are removed
Reading RCDB with compressed RC data.
Unfixed 0 ViaPillar Nets
Deleted 193 physical insts (cell UCL_CAP9 / prefix FILLER).
Deleted 58 physical insts (cell UCL_CAP8 / prefix FILLER).
Deleted 92 physical insts (cell UCL_CAP7 / prefix FILLER).
Deleted 113 physical insts (cell UCL_CAP6 / prefix FILLER).
Deleted 175 physical insts (cell UCL_CAP5 / prefix FILLER).
Deleted 2232 physical insts (cell UCL_FILL / prefix FILLER).
Total physical insts deleted = 2863.
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: mtm_Alu
# Design Mode: 180nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1089.88)
Total number of fetched objects 2094
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 2099,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1126.64 CPU=0:00:00.8 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1126.64 CPU=0:00:00.9 REAL=0:00:01.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1126.6M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1126.6M)
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1134.69)
Glitch Analysis: View WC_av -- Total Number of Nets Skipped = 30. 
Glitch Analysis: View WC_av -- Total Number of Nets Analyzed = 2094. 
Total number of fetched objects 2094
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 2099,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1134.69 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1134.69 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:01.3 real=0:00:01.0 totSessionCpu=0:02:17 mem=1134.7M)

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_av 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  3.560  |  3.560  |  6.665  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   258   |   257   |   258   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 65.658%
Total number of glitch violations: 0
------------------------------------------------------------
**opt_design ... cpu = 0:00:08, real = 0:00:08, mem = 850.2M, totSessionCpu=0:02:18 **
Setting latch borrow mode to budget during optimization.
Info: Done creating the CCOpt slew target map.
Glitch fixing enabled
Running CCOpt-PRO on entire clock network
Net route status summary:
  Clock:         9 (unrouted=0, trialRouted=0, noStatus=0, routed=9, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
  Non-clock:  2090 (unrouted=262, trialRouted=0, noStatus=0, routed=1828, fixed=0, [crossesIlmBoundary=0, tooFewTerms=262, (crossesIlmBounday AND tooFewTerms=0)])
PRO...
Relaxing cts_adjacent_rows_legal and cts_cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
Initializing clock structures...
  Creating own balancer
  Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
  Initializing legalizer
  Using cell based legalization.
  Validating CTS configuration...
  Non-default CCOpt properties:
  adjacent_rows_legal: 1 (default: false)
  allow_non_fterm_identical_swaps: 0 (default: true)
  buffer_cells is set for at least one key
  cell_density is set for at least one key
  clock_nets_detailed_routed: 1 (default: false)
  inverter_cells is set for at least one key
  long_path_removal_cutoff_id is set for at least one key
  preferred_extra_space is set for at least one key
  route_type is set for at least one key
  source_output_max_trans is set for at least one key
  target_insertion_delay is set for at least one key
  target_max_trans is set for at least one key
  target_skew is set for at least one key
  target_skew_wire is set for at least one key
  Route type trimming info:
    No route type modifications were made.
  Library Trimming...
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 3
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=4551 numPGBlocks=1604 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Read numTotalNets=0  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 0 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=480  L2=640  L3=640
[NR-eGR] ========================================
[NR-eGR] 
**WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
**WARN: (EMS-27):	Message (IMPCCOPT-5067) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
    Library trimming buffers in power domain auto-default and half-corner WC_dc:setup.late removed 1 of 3 cells
**WARN: (IMPCCOPT-1182):	The cts_clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree clk. You may be able to solve this problem by specifying a list of lib_cells to use with the cts_clock_gating_cells property.
  Library Trimming done.
**WARN: (IMPCCOPT-1041):	The cts_source_output_max_transition_time is set for clock_tree clk, but cts_source_max_capacitance is not. Innovus will assume a maximum driven capacitance of 0.161.
Type 'man IMPCCOPT-1041' for more detail.
  Clock tree balancer configuration for clock_tree clk:
  Non-default CCOpt properties:
    cell_density: 1 (default: 0.75)
    route_type (leaf): default_route_type_leaf (default: default)
    route_type (trunk): default_route_type_nonleaf (default: default)
    route_type (top): default_route_type_nonleaf (default: default)
  For power domain auto-default:
    Buffers:     {UCL_BUF8_2 UCL_BUF4}
    Inverters:   UCL_INV4 
    Clock gates: 
    Unblocked area available for placement of any clock cells in power_domain auto-default: 105078.784um^2
  Top Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: ME4/ME3; 
    Unshielded; Mask Constraint: 0; Source: cts_route_type.
  Trunk Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: ME4/ME3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
  Leaf Routing info:
    Route-type name: default_route_type_leaf; Top/bottom preferred layer name: ME4/ME3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
  For timing_corner WC_dc:setup, late:
    Slew time target (leaf):    0.300ns
    Slew time target (trunk):   0.300ns
    Slew time target (top):     0.300ns (Note: no nets are considered top nets in this clock tree)
    Buffer unit delay for power domain auto-default:   0.202ns
    Buffer max distance for power domain auto-default: 946.924um
  Fastest wire driving cells and distances for power domain auto-default:
    Buffer    : {lib_cell:UCL_BUF8_2, fastest_considered_half_corner=WC_dc:setup.late, optimalDrivingDistance=946.924um, saturatedSlew=0.251ns, speed=3200.149um per ns, cellArea=96.352um^2 per 1000um}
    Inverter  : {lib_cell:UCL_INV4, fastest_considered_half_corner=WC_dc:setup.late, optimalDrivingDistance=427.746um, saturatedSlew=0.247ns, speed=2456.898um per ns, cellArea=77.564um^2 per 1000um}
  
  
  Logic Sizing Table:
  
  ----------------------------------------------------------
  Cell    Instance count    Source    Eligible library cells
  ----------------------------------------------------------
    (empty table)
  ----------------------------------------------------------
  
  
  Clock tree balancer configuration for skew_group clk/standard_cm:
    Sources:                     pin clk
    Total number of sinks:       257
    Delay constrained sinks:     257
    Non-leaf sinks:              0
    Ignore pins:                 0
   Timing corner WC_dc:setup.late:
    Skew target:                 0.202ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers ME3-ME4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers ME3-ME4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers ME3-ME4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
  Primary reporting skew group is skew_group clk/standard_cm with 257 clock sinks.
  
  Via Selection for Estimated Routes (rule default):
  
  ------------------------------------------------------------
  Layer    Via Cell    Res.     Cap.     RC       Top of Stack
  Range                (Ohm)    (fF)     (fs)     Only
  ------------------------------------------------------------
  M1-M2    VIA12_VH    6.500    0.039    0.253    false
  M2-M3    VIA23_VH    6.500    0.038    0.248    false
  M3-M4    VIA34_VH    6.500    0.038    0.245    false
  M4-M5    VIA45_VH    6.500    0.037    0.241    false
  M5-M6    VIA56_VH    6.500    0.103    0.667    false
  ------------------------------------------------------------
  
  No ideal or dont_touch nets found in the clock tree
  Validating CTS configuration done. (took cpu=0:00:00.3 real=0:00:00.3)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Validating CTS configuration
  Reconstructing clock tree datastructures...
    Validating CTS configuration...
    Non-default CCOpt properties:
    adjacent_rows_legal: 1 (default: false)
    allow_non_fterm_identical_swaps: 0 (default: true)
    buffer_cells is set for at least one key
    cell_density is set for at least one key
    clock_nets_detailed_routed: 1 (default: false)
    inverter_cells is set for at least one key
    long_path_removal_cutoff_id is set for at least one key
    preferred_extra_space is set for at least one key
    route_type is set for at least one key
    source_output_max_trans is set for at least one key
    target_insertion_delay is set for at least one key
    target_max_trans is set for at least one key
    target_skew is set for at least one key
    target_skew_wire is set for at least one key
    Route type trimming info:
      No route type modifications were made.
    
    Logic Sizing Table:
    
    ----------------------------------------------------------
    Cell    Instance count    Source    Eligible library cells
    ----------------------------------------------------------
      (empty table)
    ----------------------------------------------------------
    
    
    Clock tree balancer configuration for skew_group clk/standard_cm:
      Sources:                     pin clk
      Total number of sinks:       257
      Delay constrained sinks:     257
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner WC_dc:setup.late:
      Skew target:                 0.202ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers ME3-ME4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers ME3-ME4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers ME3-ME4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
    Primary reporting skew group is skew_group clk/standard_cm with 257 clock sinks.
    
    Via Selection for Estimated Routes (rule default):
    
    ------------------------------------------------------------
    Layer    Via Cell    Res.     Cap.     RC       Top of Stack
    Range                (Ohm)    (fF)     (fs)     Only
    ------------------------------------------------------------
    M1-M2    VIA12_VH    6.500    0.039    0.253    false
    M2-M3    VIA23_VH    6.500    0.038    0.248    false
    M3-M4    VIA34_VH    6.500    0.038    0.245    false
    M4-M5    VIA45_VH    6.500    0.037    0.241    false
    M5-M6    VIA56_VH    6.500    0.103    0.667    false
    ------------------------------------------------------------
    
    No ideal or dont_touch nets found in the clock tree
    Validating CTS configuration done. (took cpu=0:00:00.0 real=0:00:00.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Validating CTS configuration
  Reconstructing clock tree datastructures done.
Initializing clock structures done.
PRO...
  PRO active optimizations:
   - DRV fixing with cell sizing
  
  Detected clock skew data from CTS
  Clock DAG stats PRO initial state:
    cell counts      : b=8, i=0, icg=0, nicg=0, l=0, total=8
    cell areas       : b=729.907um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=729.907um^2
    cell capacitance : b=0.105pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.105pF
    sink capacitance : count=257, total=1.160pF, avg=0.005pF, sd=0.000pF, min=0.005pF, max=0.005pF
    wire capacitance : top=0.000pF, trunk=0.084pF, leaf=0.448pF, total=0.533pF
    wire lengths     : top=0.000um, trunk=671.060um, leaf=3354.930um, total=4025.990um
  Clock DAG net violations PRO initial state:
    Capacitance : {count=1, worst=[0.028pF]} avg=0.028pF sd=0.000pF sum=0.028pF
  Clock DAG primary half-corner transition distribution PRO initial state:
    Trunk : target=0.300ns count=1 avg=0.203ns sd=0.000ns min=0.203ns max=0.203ns {1 <= 0.240ns}
    Leaf  : target=0.300ns count=8 avg=0.282ns sd=0.010ns min=0.263ns max=0.294ns {8 <= 0.300ns}
  Clock DAG library cell distribution PRO initial state {count}:
     Bufs: UCL_BUF8_2: 8 
  Primary reporting skew group PRO initial state:
    skew_group default.clk/standard_cm: unconstrained
  Skew group summary PRO initial state:
    skew_group clk/standard_cm: insertion delay [min=0.277, max=0.301, avg=0.289, sd=0.007], skew [0.024 vs 0.202], 100% {0.277, 0.301} (wid=0.029 ws=0.025) (gid=0.277 gs=0.017)
  Clock network insertion delays are now [0.277ns, 0.301ns] average 0.289ns std.dev 0.007ns
  Recomputing CTS skew targets...
  Resolving skew group constraints...
    Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 24 variables and 62 constraints; tolerance 1
  Resolving skew group constraints done.
  Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
  Fixing DRVs...
  Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
  CCOpt-PRO: considered: 9, tested: 9, violation detected: 1, violation ignored (due to small violation): 0, cannot run: 1, attempted: 0, unsuccessful: 0, sized: 0
  
  PRO Statistics: Fix DRVs (cell sizing):
  =======================================
  
  Cell changes by Net Type:
  
  ---------------------------------------------------------------------------------------------------------
  Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
  ---------------------------------------------------------------------------------------------------------
  top                0            0           0            0                    0                  0
  trunk              0            0           0            0                    0                  0
  leaf               0            0           0            0                    0                  0
  ---------------------------------------------------------------------------------------------------------
  Total       -            -           -            -                           0 (100%)           0 (100%)
  ---------------------------------------------------------------------------------------------------------
  
  Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
  Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
  
  Clock DAG stats PRO after DRV fixing:
    cell counts      : b=8, i=0, icg=0, nicg=0, l=0, total=8
    cell areas       : b=729.907um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=729.907um^2
    cell capacitance : b=0.105pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.105pF
    sink capacitance : count=257, total=1.160pF, avg=0.005pF, sd=0.000pF, min=0.005pF, max=0.005pF
    wire capacitance : top=0.000pF, trunk=0.084pF, leaf=0.448pF, total=0.533pF
    wire lengths     : top=0.000um, trunk=671.060um, leaf=3354.930um, total=4025.990um
  Clock DAG net violations PRO after DRV fixing:
    Capacitance : {count=1, worst=[0.028pF]} avg=0.028pF sd=0.000pF sum=0.028pF
  Clock DAG primary half-corner transition distribution PRO after DRV fixing:
    Trunk : target=0.300ns count=1 avg=0.203ns sd=0.000ns min=0.203ns max=0.203ns {1 <= 0.240ns}
    Leaf  : target=0.300ns count=8 avg=0.282ns sd=0.010ns min=0.263ns max=0.294ns {8 <= 0.300ns}
  Clock DAG library cell distribution PRO after DRV fixing {count}:
     Bufs: UCL_BUF8_2: 8 
  Primary reporting skew group PRO after DRV fixing:
    skew_group default.clk/standard_cm: unconstrained
  Skew group summary PRO after DRV fixing:
    skew_group clk/standard_cm: insertion delay [min=0.277, max=0.301, avg=0.289, sd=0.007], skew [0.024 vs 0.202], 100% {0.277, 0.301} (wid=0.029 ws=0.025) (gid=0.277 gs=0.017)
  Clock network insertion delays are now [0.277ns, 0.301ns] average 0.289ns std.dev 0.007ns
  Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Fixing DRVs
  Reconnecting optimized routes...
  Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
  Set dirty flag on 0 insts, 0 nets
  Clock DAG stats PRO final:
    cell counts      : b=8, i=0, icg=0, nicg=0, l=0, total=8
    cell areas       : b=729.907um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=729.907um^2
    cell capacitance : b=0.105pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.105pF
    sink capacitance : count=257, total=1.160pF, avg=0.005pF, sd=0.000pF, min=0.005pF, max=0.005pF
    wire capacitance : top=0.000pF, trunk=0.084pF, leaf=0.448pF, total=0.533pF
    wire lengths     : top=0.000um, trunk=671.060um, leaf=3354.930um, total=4025.990um
  Clock DAG net violations PRO final:
    Capacitance : {count=1, worst=[0.028pF]} avg=0.028pF sd=0.000pF sum=0.028pF
  Clock DAG primary half-corner transition distribution PRO final:
    Trunk : target=0.300ns count=1 avg=0.203ns sd=0.000ns min=0.203ns max=0.203ns {1 <= 0.240ns}
    Leaf  : target=0.300ns count=8 avg=0.282ns sd=0.010ns min=0.263ns max=0.294ns {8 <= 0.300ns}
  Clock DAG library cell distribution PRO final {count}:
     Bufs: UCL_BUF8_2: 8 
  Primary reporting skew group PRO final:
    skew_group default.clk/standard_cm: unconstrained
  Skew group summary PRO final:
    skew_group clk/standard_cm: insertion delay [min=0.277, max=0.301, avg=0.289, sd=0.007], skew [0.024 vs 0.202], 100% {0.277, 0.301} (wid=0.029 ws=0.025) (gid=0.277 gs=0.017)
  Clock network insertion delays are now [0.277ns, 0.301ns] average 0.289ns std.dev 0.007ns
PRO done.
Net route status summary:
  Clock:         9 (unrouted=0, trialRouted=0, noStatus=0, routed=9, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
  Non-clock:  2090 (unrouted=262, trialRouted=0, noStatus=0, routed=1828, fixed=0, [crossesIlmBoundary=0, tooFewTerms=262, (crossesIlmBounday AND tooFewTerms=0)])
Updating delays...
Updating delays done.
PRO done. (took cpu=0:00:00.5 real=0:00:00.4)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   PRO
**INFO: Start fixing DRV (Mem = 1218.72M) ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 9 clock nets excluded from IPO operation.
DRV pessimism of 5.00% is used for tran, 5.00% for cap, 5.00% for fanout, on top of margin 0.00%
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     3.56|     0.00|       0|       0|       0|  65.66|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     3.56|     0.00|       0|       0|       0|  65.66| 0:00:00.0|  1339.7M|
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1339.7M) ***

drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**opt_design ... cpu = 0:00:10, real = 0:00:10, mem = 882.5M, totSessionCpu=0:02:19 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:01, Mem = 1195.29M).

------------------------------------------------------------
     SI Timing Summary (cpu=0.01min real=0.02min mem=1195.3M)                             
------------------------------------------------------------

Setup views included:
 WC_av 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  3.560  |  3.560  |  6.665  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   258   |   257   |   258   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 65.658%
Total number of glitch violations: 0
------------------------------------------------------------
**opt_design ... cpu = 0:00:10, real = 0:00:10, mem = 882.6M, totSessionCpu=0:02:19 **
Running postRoute recovery in preEcoRoute mode
**opt_design ... cpu = 0:00:10, real = 0:00:10, mem = 882.9M, totSessionCpu=0:02:19 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
*** Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=1128.52M, totSessionCpu=0:02:19).
**opt_design ... cpu = 0:00:10, real = 0:00:10, mem = 882.9M, totSessionCpu=0:02:19 **


------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_av 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  3.560  |  3.560  |  6.665  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   258   |   257   |   258   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 65.658%
Total number of glitch violations: 0
------------------------------------------------------------
**opt_design ... cpu = 0:00:10, real = 0:00:10, mem = 882.9M, totSessionCpu=0:02:19 **
*** Starting place_detail (0:02:19 mem=1128.5M) ***
Density distribution unevenness ratio = 6.044%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1128.5MB
Summary Report:
Instances move: 0 (out of 1781 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1128.5MB
*** Finished place_detail (0:02:19 mem=1128.5M) ***
Density distribution unevenness ratio = 5.875%
For 2863 new insts, 2863 new pwr-pin connections were made to global net 'vddd'.
2863 new gnd-pin connections were made to global net 'gndd'.
2863 new pwr-pin connections were made to global net 'vddb'.
2863 new gnd-pin connections were made to global net 'gndb'.
*** Applied 4 GNC rules (cpu = 0:00:00.0)
*INFO: Adding fillers to top-module.
*INFO:   Added 193 filler insts (cell UCL_CAP9 / prefix FILLER).
*INFO:   Added 58 filler insts (cell UCL_CAP8 / prefix FILLER).
*INFO:   Added 92 filler insts (cell UCL_CAP7 / prefix FILLER).
*INFO:   Added 113 filler insts (cell UCL_CAP6 / prefix FILLER).
*INFO:   Added 175 filler insts (cell UCL_CAP5 / prefix FILLER).
*INFO:   Added 2232 filler insts (cell UCL_FILL / prefix FILLER).
*INFO: Total 2863 filler insts added - prefix FILLER (CPU: 0:00:00.1).
For 0 new insts, *** Applied 0 GNC rules.
-routeWithEco false                       # bool, default=false
-routeWithEco true                        # bool, default=false, user setting
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithTimingDriven false              # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false, user setting

route_global_detail

#set_db route_design_detail_post_route_swap_via "multiCut"
#set_db route_design_top_routing_layer 3
#set_db route_design_with_eco true
#set_db route_design_with_si_driven false
#set_db route_design_with_timing_driven false
#set_db route_design_with_via_in_pin "1:1"
#set_db route_design_with_via_only_for_lib_cell_pin "1:1"
#Start route_global_detail on Sun Sep  8 10:37:13 2019
#
#WARNING (NRDB-976) The TRACK STEP 1.9200 for preferred direction tracks is smaller than the PITCH 2.2000 for LAYER ME6. This will cause routability problems for NanoRoute.
#NanoRoute Version 17.13-s098_1 NR180117-1602/17_13-UB
#Loading the last recorded routing design signature
#Created 35 NETS and 0 SPECIALNETS new signatures
#No placement changes detected since last routing
#Start routing data preparation on Sun Sep  8 10:37:13 2019
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.900.
#Voltage range [0.000 - 0.000] has 2 nets.
#Voltage range [0.000 - 1.900] has 2097 nets.
# ME1          H   Track-Pitch = 0.640    Line-2-Via Pitch = 0.500
# ME2          V   Track-Pitch = 0.640    Line-2-Via Pitch = 0.560
# ME3          H   Track-Pitch = 0.640    Line-2-Via Pitch = 0.560
# ME4          V   Track-Pitch = 0.640    Line-2-Via Pitch = 0.560
# ME5          H   Track-Pitch = 0.640    Line-2-Via Pitch = 0.560
# ME6          V   Track-Pitch = 1.920    Line-2-Via Pitch = 2.200
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=20 tracks, using layer ME2's pitch = 0.640.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 887.15 (MB), peak = 1788.40 (MB)
#Merging special wires...
#
#Connectivity extraction summary:
#35 routed nets are extracted.
#1802 routed net(s) are imported.
#262 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 2099.
#
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Sun Sep  8 10:37:13 2019
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 3.77 (MB)
#Total memory = 887.15 (MB)
#Peak memory = 1788.40 (MB)
#
#
#Start global routing on Sun Sep  8 10:37:13 2019
#
#WARNING (NRGR-22) Design is already detail routed.
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 3.77 (MB)
#Total memory = 887.15 (MB)
#Peak memory = 1788.40 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 888.11 (MB), peak = 1788.40 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 888.11 (MB), peak = 1788.40 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 9
#Total wire length = 66064 um.
#Total half perimeter of net bounding box = 56956 um.
#Total wire length on LAYER ME1 = 291 um.
#Total wire length on LAYER ME2 = 34875 um.
#Total wire length on LAYER ME3 = 30899 um.
#Total wire length on LAYER ME4 = 0 um.
#Total wire length on LAYER ME5 = 0 um.
#Total wire length on LAYER ME6 = 0 um.
#Total number of vias = 8878
#Total number of multi-cut vias = 6960 ( 78.4%)
#Total number of single cut vias = 1918 ( 21.6%)
#Up-Via Summary (total 8878):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# ME1             1719 ( 80.7%)       410 ( 19.3%)       2129
# ME2              199 (  2.9%)      6550 ( 97.1%)       6749
#-----------------------------------------------------------
#                 1918 ( 21.6%)      6960 ( 78.4%)       8878 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (MB)
#Total memory = 887.15 (MB)
#Peak memory = 1788.40 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 888.11 (MB), peak = 1788.40 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 9
#Total wire length = 66064 um.
#Total half perimeter of net bounding box = 56956 um.
#Total wire length on LAYER ME1 = 291 um.
#Total wire length on LAYER ME2 = 34875 um.
#Total wire length on LAYER ME3 = 30899 um.
#Total wire length on LAYER ME4 = 0 um.
#Total wire length on LAYER ME5 = 0 um.
#Total wire length on LAYER ME6 = 0 um.
#Total number of vias = 8878
#Total number of multi-cut vias = 6960 ( 78.4%)
#Total number of single cut vias = 1918 ( 21.6%)
#Up-Via Summary (total 8878):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# ME1             1719 ( 80.7%)       410 ( 19.3%)       2129
# ME2              199 (  2.9%)      6550 ( 97.1%)       6749
#-----------------------------------------------------------
#                 1918 ( 21.6%)      6960 ( 78.4%)       8878 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 9
#Total wire length = 66064 um.
#Total half perimeter of net bounding box = 56956 um.
#Total wire length on LAYER ME1 = 291 um.
#Total wire length on LAYER ME2 = 34875 um.
#Total wire length on LAYER ME3 = 30899 um.
#Total wire length on LAYER ME4 = 0 um.
#Total wire length on LAYER ME5 = 0 um.
#Total wire length on LAYER ME6 = 0 um.
#Total number of vias = 8878
#Total number of multi-cut vias = 6960 ( 78.4%)
#Total number of single cut vias = 1918 ( 21.6%)
#Up-Via Summary (total 8878):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# ME1             1719 ( 80.7%)       410 ( 19.3%)       2129
# ME2              199 (  2.9%)      6550 ( 97.1%)       6749
#-----------------------------------------------------------
#                 1918 ( 21.6%)      6960 ( 78.4%)       8878 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route via swapping...
#No area is rerouted by ECO routing. Post route via swapping is skipped.
#   number of violations = 0
#cpu time = 00:02:20, elapsed time = 435536:37:14, memory = 887.15 (MB), peak = 1788.40 (MB)
#CELL_VIEW mtm_Alu,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#No via is swapped.
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 9
#Total wire length = 66064 um.
#Total half perimeter of net bounding box = 56956 um.
#Total wire length on LAYER ME1 = 291 um.
#Total wire length on LAYER ME2 = 34875 um.
#Total wire length on LAYER ME3 = 30899 um.
#Total wire length on LAYER ME4 = 0 um.
#Total wire length on LAYER ME5 = 0 um.
#Total wire length on LAYER ME6 = 0 um.
#Total number of vias = 8878
#Total number of multi-cut vias = 6960 ( 78.4%)
#Total number of single cut vias = 1918 ( 21.6%)
#Up-Via Summary (total 8878):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# ME1             1719 ( 80.7%)       410 ( 19.3%)       2129
# ME2              199 (  2.9%)      6550 ( 97.1%)       6749
#-----------------------------------------------------------
#                 1918 ( 21.6%)      6960 ( 78.4%)       8878 
#
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Sun Sep  8 10:37:14 2019
#
#
#Start Post Route Wire Spread.
#Done with 65 horizontal wires in 1 hboxes and 38 vertical wires in 1 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 9
#Total wire length = 66140 um.
#Total half perimeter of net bounding box = 56956 um.
#Total wire length on LAYER ME1 = 291 um.
#Total wire length on LAYER ME2 = 34902 um.
#Total wire length on LAYER ME3 = 30948 um.
#Total wire length on LAYER ME4 = 0 um.
#Total wire length on LAYER ME5 = 0 um.
#Total wire length on LAYER ME6 = 0 um.
#Total number of vias = 8878
#Total number of multi-cut vias = 6960 ( 78.4%)
#Total number of single cut vias = 1918 ( 21.6%)
#Up-Via Summary (total 8878):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# ME1             1719 ( 80.7%)       410 ( 19.3%)       2129
# ME2              199 (  2.9%)      6550 ( 97.1%)       6749
#-----------------------------------------------------------
#                 1918 ( 21.6%)      6960 ( 78.4%)       8878 
#
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 888.88 (MB), peak = 1788.40 (MB)
#CELL_VIEW mtm_Alu,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 9
#Total wire length = 66140 um.
#Total half perimeter of net bounding box = 56956 um.
#Total wire length on LAYER ME1 = 291 um.
#Total wire length on LAYER ME2 = 34902 um.
#Total wire length on LAYER ME3 = 30948 um.
#Total wire length on LAYER ME4 = 0 um.
#Total wire length on LAYER ME5 = 0 um.
#Total wire length on LAYER ME6 = 0 um.
#Total number of vias = 8878
#Total number of multi-cut vias = 6960 ( 78.4%)
#Total number of single cut vias = 1918 ( 21.6%)
#Up-Via Summary (total 8878):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# ME1             1719 ( 80.7%)       410 ( 19.3%)       2129
# ME2              199 (  2.9%)      6550 ( 97.1%)       6749
#-----------------------------------------------------------
#                 1918 ( 21.6%)      6960 ( 78.4%)       8878 
#
#route_detail Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 0.00 (MB)
#Total memory = 887.15 (MB)
#Peak memory = 1788.40 (MB)
#Updating routing design signature
#Created 59 library cell signatures
#Created 2099 NETS and 0 SPECIALNETS signatures
#Created 4652 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 887.15 (MB), peak = 1788.40 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 887.16 (MB), peak = 1788.40 (MB)
#
#route_global_detail statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 2.71 (MB)
#Total memory = 885.89 (MB)
#Peak memory = 1788.40 (MB)
#Number of warnings = 3
#Total number of warnings = 85
#Number of fails = 0
#Total number of fails = 0
#Complete route_global_detail on Sun Sep  8 10:37:14 2019
#
**opt_design ... cpu = 0:00:11, real = 0:00:11, mem = 885.9M, totSessionCpu=0:02:20 **
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false, user setting
Initializing multi-corner resistance tables ...
#WARNING (NRDB-976) The TRACK STEP 1.9200 for preferred direction tracks is smaller than the PITCH 2.2000 for LAYER ME6. This will cause routability problems for NanoRoute.
**WARN: (IMPTCM-77):	Option "-dbExpUseDbPropertyForNanoRef" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
#Start routing data preparation on Sun Sep  8 10:37:14 2019
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.900.
#Voltage range [0.000 - 0.000] has 2 nets.
#Voltage range [0.000 - 1.900] has 2097 nets.
# ME1          H   Track-Pitch = 0.640    Line-2-Via Pitch = 0.500
# ME2          V   Track-Pitch = 0.640    Line-2-Via Pitch = 0.560
# ME3          H   Track-Pitch = 0.640    Line-2-Via Pitch = 0.560
# ME4          V   Track-Pitch = 0.640    Line-2-Via Pitch = 0.560
# ME5          H   Track-Pitch = 0.640    Line-2-Via Pitch = 0.560
# ME6          V   Track-Pitch = 1.920    Line-2-Via Pitch = 2.200
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=20 tracks, using layer ME2's pitch = 0.640.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 890.16 (MB), peak = 1788.40 (MB)
#Extract in post route mode
#
#Start tQuantus RC extraction...
#Start building rc corner(s)...
#Number of RC Corner = 2
#Corner WC_rc /cad/dk/umc180oa/Rulefiles/QRC/G-DF-MIXED_MODE_RFCMOS18-1.8V_3.3V-1P6M-MMC/qrcTechFile 80.000000 (real) 
#Corner BC_rc /cad/dk/umc180oa/Rulefiles/QRC/G-DF-MIXED_MODE_RFCMOS18-1.8V_3.3V-1P6M-MMC/qrcTechFile 0.000000 (real) 
#ME1_C -> ME1 (1)
#ME2_C -> ME2 (2)
#ME3_C -> ME3 (3)
#ME4_C -> ME4 (4)
#ME5_C -> ME5 (5)
#ME6_C -> ME6 (6)
#SADV_On
# Corner(s) : 
#WC_rc [80.00] 
#BC_rc [ 0.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 80.000000
# Ref. Temp   : 25.000000
# Corner id: 1
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 0.000000
# Ref. Temp   : 25.000000
#SADV_Off
#total pattern=56 [12, 147]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /cad/dk/umc180oa/Rulefiles/QRC/G-DF-MIXED_MODE_RFCMOS18-1.8V_3.3V-1P6M-MMC/qrcTechFile
#found RESMODEL /cad/dk/umc180oa/Rulefiles/QRC/G-DF-MIXED_MODE_RFCMOS18-1.8V_3.3V-1P6M-MMC/qrcTechFile 80.000000 
#found RESMODEL /cad/dk/umc180oa/Rulefiles/QRC/G-DF-MIXED_MODE_RFCMOS18-1.8V_3.3V-1P6M-MMC/qrcTechFile 0.000000 
#number model r/c [2,1] [12,147] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 901.93 (MB), peak = 1788.40 (MB)
#Start building rc corner(s)...
#Number of RC Corner = 2
#Corner WC_rc /cad/dk/umc180oa/Rulefiles/QRC/G-DF-MIXED_MODE_RFCMOS18-1.8V_3.3V-1P6M-MMC/qrcTechFile 80.000000 (real) 
#Corner BC_rc /cad/dk/umc180oa/Rulefiles/QRC/G-DF-MIXED_MODE_RFCMOS18-1.8V_3.3V-1P6M-MMC/qrcTechFile 0.000000 (real) 
#ME1_C -> ME1 (1)
#ME2_C -> ME2 (2)
#ME3_C -> ME3 (3)
#ME4_C -> ME4 (4)
#ME5_C -> ME5 (5)
#ME6_C -> ME6 (6)
#SADV_On
# Corner(s) : 
#WC_rc [80.00] 
#BC_rc [ 0.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 80.000000
# Ref. Temp   : 25.000000
# Corner id: 1
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 0.000000
# Ref. Temp   : 25.000000
#SADV_Off
#total pattern=56 [12, 147]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /cad/dk/umc180oa/Rulefiles/QRC/G-DF-MIXED_MODE_RFCMOS18-1.8V_3.3V-1P6M-MMC/qrcTechFile
#found RESMODEL /cad/dk/umc180oa/Rulefiles/QRC/G-DF-MIXED_MODE_RFCMOS18-1.8V_3.3V-1P6M-MMC/qrcTechFile 80.000000 
#found RESMODEL /cad/dk/umc180oa/Rulefiles/QRC/G-DF-MIXED_MODE_RFCMOS18-1.8V_3.3V-1P6M-MMC/qrcTechFile 0.000000 
#number model r/c [2,1] [12,147] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 909.90 (MB), peak = 1788.40 (MB)
#Length limit = 200 pitches
#opt mode = 2
#Start routing data preparation on Sun Sep  8 10:37:18 2019
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.900.
#Voltage range [0.000 - 1.900] has 2097 nets.
#Voltage range [0.000 - 0.000] has 2 nets.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=20 tracks, using layer ME2's pitch = 0.640.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 904.68 (MB), peak = 1788.40 (MB)
#Start routing data preparation on Sun Sep  8 10:37:18 2019
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.900.
#Voltage range [0.000 - 1.900] has 2097 nets.
#Voltage range [0.000 - 0.000] has 2 nets.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=20 tracks, using layer ME2's pitch = 0.640.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 904.68 (MB), peak = 1788.40 (MB)
#
#Extract using 30 x 30 Hboxes
#Extract 4 hboxes with single thread on machine with  Xeon 2.10GHz 22528KB Cache 64CPU...
#Process 0 special clock nets for rc extraction
#0 temporary NDR added
#Total 1837 nets were built. 6 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:01, elapsed time = 00:00:01 .
#   Increased memory =    20.80 (MB), total memory =   925.48 (MB), peak memory =  1788.40 (MB)
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 913.26 (MB), peak = 1788.40 (MB)
#RC Statistics: 7705 Res, 3547 Ground Cap, 2336 XCap (Edge to Edge)
#RC V/H edge ratio: 0.15, Avg V/H Edge Length: 3156.35 (2606), Avg L-Edge Length: 10689.80 (4318)
#Start writing rcdb into /tmp/innovus_temp_169023_cadence212_moleszkowicz_bkSp3W/nr169023_ffbnmE.rcdb.d
#Finish writing rcdb with 9564 nodes, 7727 edges, and 4672 xcaps
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 914.55 (MB), peak = 1788.40 (MB)
Restoring parasitic data from file '/tmp/innovus_temp_169023_cadence212_moleszkowicz_bkSp3W/nr169023_ffbnmE.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 1168.246M)
Following multi-corner parasitics specified:
	/tmp/innovus_temp_169023_cadence212_moleszkowicz_bkSp3W/nr169023_ffbnmE.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell mtm_Alu has rcdb /tmp/innovus_temp_169023_cadence212_moleszkowicz_bkSp3W/nr169023_ffbnmE.rcdb.d specified
Cell mtm_Alu, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 1149.285M)
#
#Restore RCDB.
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = 23.54 (MB)
#Total memory = 913.71 (MB)
#Peak memory = 1788.40 (MB)
#
#6 inserted nodes are removed
**opt_design ... cpu = 0:00:15, real = 0:00:16, mem = 853.1M, totSessionCpu=0:02:25 **
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: mtm_Alu
# Design Mode: 180nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1122.87)
Reading RCDB with compressed RC data.
AAE_INFO: 1 threads acquired from CTE.
Total number of fetched objects 2094
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 2099,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1162.64 CPU=0:00:00.8 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1162.64 CPU=0:00:00.9 REAL=0:00:01.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1162.6M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1162.6M)
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1170.69)
Glitch Analysis: View WC_av -- Total Number of Nets Skipped = 22. 
Glitch Analysis: View WC_av -- Total Number of Nets Analyzed = 2094. 
Total number of fetched objects 2094
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 2099,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1170.69 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1170.69 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:01.5 real=0:00:01.0 totSessionCpu=0:02:26 mem=1170.7M)
**opt_design ... cpu = 0:00:17, real = 0:00:17, mem = 894.6M, totSessionCpu=0:02:26 **
Executing marking Critical Nets1
Latch borrow mode reset to max_borrow
Reported timing to dir ./timingReports
**opt_design ... cpu = 0:00:17, real = 0:00:17, mem = 894.6M, totSessionCpu=0:02:26 **

------------------------------------------------------------
     opt_design Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_av 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  3.578  |  3.578  |  6.664  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   258   |   257   |   258   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 65.658%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**opt_design ... cpu = 0:00:17, real = 0:00:18, mem = 894.7M, totSessionCpu=0:02:27 **
 ReSet Options after AAE Based Opt flow 
*** Finished opt_design ***
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                       0.000 ns          3.578 ns  final
UM: Capturing floorplan image ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          9.00 |         28.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 9.00, normalized total congestion hotspot area = 28.00 (area is in unit of 4 std-cell row bins)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:         17.66             19          0.000 ns          3.578 ns  opt_design_drv_postroute
Info: Destroy the CCOpt slew target map.
@file(10_post_route_optimization.tcl) 18: opt_design -post_route -setup -hold -report_prefix 10b_opt_post_route_setup_hold -report_dir $reportDir
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
GigaOpt running with 1 threads.
**opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 874.2M, totSessionCpu=0:02:27 **
#Created 59 library cell signatures
#Created 2099 NETS and 0 SPECIALNETS signatures
#Created 4652 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 874.25 (MB), peak = 1788.40 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 874.26 (MB), peak = 1788.40 (MB)
Begin checking placement ... (start mem=1105.2M, init mem=1105.2M)
*info: Placed = 4652           (Fixed = 8)
*info: Unplaced = 0           
Placement Density:100.00%(80066/80066)
Placement Density (including fixed std cells):100.00%(80066/80066)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1105.2M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** opt_design -post_route ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
Multi-VT timing optimization disabled based on library information.
** INFO : this run is activating 'postRoute' automaton
The design is extracted. Skipping tQuantus.
Reading RCDB with compressed RC data.
Unfixed 0 ViaPillar Nets
Deleted 193 physical insts (cell UCL_CAP9 / prefix FILLER).
Deleted 58 physical insts (cell UCL_CAP8 / prefix FILLER).
Deleted 92 physical insts (cell UCL_CAP7 / prefix FILLER).
Deleted 113 physical insts (cell UCL_CAP6 / prefix FILLER).
Deleted 175 physical insts (cell UCL_CAP5 / prefix FILLER).
Deleted 2232 physical insts (cell UCL_FILL / prefix FILLER).
Total physical insts deleted = 2863.
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.2M
#################################################################################
# Design Stage: PostRoute
# Design Name: mtm_Alu
# Design Mode: 180nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=0.179688)
*** Calculating scaling factor for BC_libs libraries using the default operating condition of each library.
Glitch Analysis: View BC_av -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View BC_av -- Total Number of Nets Analyzed = 2085. 
Total number of fetched objects 2094
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=0 CPU=0:00:00.5 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:00.6 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.7 real=0:00:00.0 totSessionCpu=0:00:00.9 mem=0.0M)
Done building cte hold timing graph (HoldAware) cpu=0:00:00.9 real=0:00:01.0 totSessionCpu=0:00:00.9 mem=0.0M ***
*** QThread HoldInit [finish] : cpu/real = 0:00:00.9/0:00:01.0 (0.9), mem = 39.4M
_______________________________________________________________________

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_av 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  3.578  |  3.578  |  6.664  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   258   |   257   |   258   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 65.658%
Total number of glitch violations: 0
------------------------------------------------------------
**opt_design ... cpu = 0:00:00, real = 0:00:02, mem = 866.7M, totSessionCpu=0:02:28 **
Setting latch borrow mode to budget during optimization.
Info: Done creating the CCOpt slew target map.
Glitch fixing enabled
Running CCOpt-PRO on entire clock network
Net route status summary:
  Clock:         9 (unrouted=0, trialRouted=0, noStatus=0, routed=9, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
  Non-clock:  2090 (unrouted=262, trialRouted=0, noStatus=0, routed=1828, fixed=0, [crossesIlmBoundary=0, tooFewTerms=262, (crossesIlmBounday AND tooFewTerms=0)])
PRO...
Relaxing cts_adjacent_rows_legal and cts_cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
Initializing clock structures...
  Creating own balancer
  Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
  Initializing legalizer
  Using cell based legalization.
  Validating CTS configuration...
  Non-default CCOpt properties:
  adjacent_rows_legal: 1 (default: false)
  allow_non_fterm_identical_swaps: 0 (default: true)
  buffer_cells is set for at least one key
  cell_density is set for at least one key
  clock_nets_detailed_routed: 1 (default: false)
  inverter_cells is set for at least one key
  long_path_removal_cutoff_id is set for at least one key
  preferred_extra_space is set for at least one key
  route_type is set for at least one key
  source_output_max_trans is set for at least one key
  target_insertion_delay is set for at least one key
  target_max_trans is set for at least one key
  target_skew is set for at least one key
  target_skew_wire is set for at least one key
  Route type trimming info:
    No route type modifications were made.
  Library Trimming...
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 3
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=4551 numPGBlocks=1604 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Read numTotalNets=0  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 0 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=480  L2=640  L3=640
[NR-eGR] ========================================
[NR-eGR] 
**WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute 4 is higher than maxRouteLayer setting 3.
**WARN: (EMS-27):	Message (IMPCCOPT-5067) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
    Library trimming buffers in power domain auto-default and half-corner WC_dc:setup.late removed 1 of 3 cells
**WARN: (IMPCCOPT-1182):	The cts_clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree clk. You may be able to solve this problem by specifying a list of lib_cells to use with the cts_clock_gating_cells property.
  Library Trimming done.
**WARN: (IMPCCOPT-1041):	The cts_source_output_max_transition_time is set for clock_tree clk, but cts_source_max_capacitance is not. Innovus will assume a maximum driven capacitance of 0.161.
Type 'man IMPCCOPT-1041' for more detail.
  Clock tree balancer configuration for clock_tree clk:
  Non-default CCOpt properties:
    cell_density: 1 (default: 0.75)
    route_type (leaf): default_route_type_leaf (default: default)
    route_type (trunk): default_route_type_nonleaf (default: default)
    route_type (top): default_route_type_nonleaf (default: default)
  For power domain auto-default:
    Buffers:     {UCL_BUF8_2 UCL_BUF4}
    Inverters:   UCL_INV4 
    Clock gates: 
    Unblocked area available for placement of any clock cells in power_domain auto-default: 105078.784um^2
  Top Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: ME4/ME3; 
    Unshielded; Mask Constraint: 0; Source: cts_route_type.
  Trunk Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: ME4/ME3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
  Leaf Routing info:
    Route-type name: default_route_type_leaf; Top/bottom preferred layer name: ME4/ME3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
  For timing_corner WC_dc:setup, late:
    Slew time target (leaf):    0.300ns
    Slew time target (trunk):   0.300ns
    Slew time target (top):     0.300ns (Note: no nets are considered top nets in this clock tree)
    Buffer unit delay for power domain auto-default:   0.202ns
    Buffer max distance for power domain auto-default: 946.924um
  Fastest wire driving cells and distances for power domain auto-default:
    Buffer    : {lib_cell:UCL_BUF8_2, fastest_considered_half_corner=WC_dc:setup.late, optimalDrivingDistance=946.924um, saturatedSlew=0.251ns, speed=3200.149um per ns, cellArea=96.352um^2 per 1000um}
    Inverter  : {lib_cell:UCL_INV4, fastest_considered_half_corner=WC_dc:setup.late, optimalDrivingDistance=427.746um, saturatedSlew=0.247ns, speed=2456.898um per ns, cellArea=77.564um^2 per 1000um}
  
  
  Logic Sizing Table:
  
  ----------------------------------------------------------
  Cell    Instance count    Source    Eligible library cells
  ----------------------------------------------------------
    (empty table)
  ----------------------------------------------------------
  
  
  Clock tree balancer configuration for skew_group clk/standard_cm:
    Sources:                     pin clk
    Total number of sinks:       257
    Delay constrained sinks:     257
    Non-leaf sinks:              0
    Ignore pins:                 0
   Timing corner WC_dc:setup.late:
    Skew target:                 0.202ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers ME3-ME4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers ME3-ME4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers ME3-ME4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
  Primary reporting skew group is skew_group clk/standard_cm with 257 clock sinks.
  
  Via Selection for Estimated Routes (rule default):
  
  ------------------------------------------------------------
  Layer    Via Cell    Res.     Cap.     RC       Top of Stack
  Range                (Ohm)    (fF)     (fs)     Only
  ------------------------------------------------------------
  M1-M2    VIA12_VH    6.500    0.039    0.253    false
  M2-M3    VIA23_VH    6.500    0.038    0.248    false
  M3-M4    VIA34_VH    6.500    0.038    0.245    false
  M4-M5    VIA45_VH    6.500    0.037    0.241    false
  M5-M6    VIA56_VH    6.500    0.103    0.667    false
  ------------------------------------------------------------
  
  No ideal or dont_touch nets found in the clock tree
  Validating CTS configuration done. (took cpu=0:00:00.3 real=0:00:00.3)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Validating CTS configuration
  Reconstructing clock tree datastructures...
    Validating CTS configuration...
    Non-default CCOpt properties:
    adjacent_rows_legal: 1 (default: false)
    allow_non_fterm_identical_swaps: 0 (default: true)
    buffer_cells is set for at least one key
    cell_density is set for at least one key
    clock_nets_detailed_routed: 1 (default: false)
    inverter_cells is set for at least one key
    long_path_removal_cutoff_id is set for at least one key
    preferred_extra_space is set for at least one key
    route_type is set for at least one key
    source_output_max_trans is set for at least one key
    target_insertion_delay is set for at least one key
    target_max_trans is set for at least one key
    target_skew is set for at least one key
    target_skew_wire is set for at least one key
    Route type trimming info:
      No route type modifications were made.
    
    Logic Sizing Table:
    
    ----------------------------------------------------------
    Cell    Instance count    Source    Eligible library cells
    ----------------------------------------------------------
      (empty table)
    ----------------------------------------------------------
    
    
    Clock tree balancer configuration for skew_group clk/standard_cm:
      Sources:                     pin clk
      Total number of sinks:       257
      Delay constrained sinks:     257
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner WC_dc:setup.late:
      Skew target:                 0.202ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers ME3-ME4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers ME3-ME4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers ME3-ME4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
    Primary reporting skew group is skew_group clk/standard_cm with 257 clock sinks.
    
    Via Selection for Estimated Routes (rule default):
    
    ------------------------------------------------------------
    Layer    Via Cell    Res.     Cap.     RC       Top of Stack
    Range                (Ohm)    (fF)     (fs)     Only
    ------------------------------------------------------------
    M1-M2    VIA12_VH    6.500    0.039    0.253    false
    M2-M3    VIA23_VH    6.500    0.038    0.248    false
    M3-M4    VIA34_VH    6.500    0.038    0.245    false
    M4-M5    VIA45_VH    6.500    0.037    0.241    false
    M5-M6    VIA56_VH    6.500    0.103    0.667    false
    ------------------------------------------------------------
    
    No ideal or dont_touch nets found in the clock tree
    Validating CTS configuration done. (took cpu=0:00:00.0 real=0:00:00.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Validating CTS configuration
  Reconstructing clock tree datastructures done.
Initializing clock structures done.
PRO...
  PRO active optimizations:
   - DRV fixing with cell sizing
  
  Detected clock skew data from CTS
  Clock DAG stats PRO initial state:
    cell counts      : b=8, i=0, icg=0, nicg=0, l=0, total=8
    cell areas       : b=729.907um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=729.907um^2
    cell capacitance : b=0.105pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.105pF
    sink capacitance : count=257, total=1.160pF, avg=0.005pF, sd=0.000pF, min=0.005pF, max=0.005pF
    wire capacitance : top=0.000pF, trunk=0.084pF, leaf=0.448pF, total=0.533pF
    wire lengths     : top=0.000um, trunk=671.060um, leaf=3354.930um, total=4025.990um
  Clock DAG net violations PRO initial state:
    Capacitance : {count=1, worst=[0.028pF]} avg=0.028pF sd=0.000pF sum=0.028pF
  Clock DAG primary half-corner transition distribution PRO initial state:
    Trunk : target=0.300ns count=1 avg=0.203ns sd=0.000ns min=0.203ns max=0.203ns {1 <= 0.240ns}
    Leaf  : target=0.300ns count=8 avg=0.282ns sd=0.010ns min=0.263ns max=0.294ns {8 <= 0.300ns}
  Clock DAG library cell distribution PRO initial state {count}:
     Bufs: UCL_BUF8_2: 8 
  Primary reporting skew group PRO initial state:
    skew_group default.clk/standard_cm: unconstrained
  Skew group summary PRO initial state:
    skew_group clk/standard_cm: insertion delay [min=0.277, max=0.301, avg=0.289, sd=0.007], skew [0.024 vs 0.202], 100% {0.277, 0.301} (wid=0.029 ws=0.025) (gid=0.277 gs=0.017)
  Clock network insertion delays are now [0.277ns, 0.301ns] average 0.289ns std.dev 0.007ns
  Recomputing CTS skew targets...
  Resolving skew group constraints...
    Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 24 variables and 62 constraints; tolerance 1
  Resolving skew group constraints done.
  Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
  Fixing DRVs...
  Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
  CCOpt-PRO: considered: 9, tested: 9, violation detected: 1, violation ignored (due to small violation): 0, cannot run: 1, attempted: 0, unsuccessful: 0, sized: 0
  
  PRO Statistics: Fix DRVs (cell sizing):
  =======================================
  
  Cell changes by Net Type:
  
  ---------------------------------------------------------------------------------------------------------
  Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
  ---------------------------------------------------------------------------------------------------------
  top                0            0           0            0                    0                  0
  trunk              0            0           0            0                    0                  0
  leaf               0            0           0            0                    0                  0
  ---------------------------------------------------------------------------------------------------------
  Total       -            -           -            -                           0 (100%)           0 (100%)
  ---------------------------------------------------------------------------------------------------------
  
  Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
  Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
  
  Clock DAG stats PRO after DRV fixing:
    cell counts      : b=8, i=0, icg=0, nicg=0, l=0, total=8
    cell areas       : b=729.907um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=729.907um^2
    cell capacitance : b=0.105pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.105pF
    sink capacitance : count=257, total=1.160pF, avg=0.005pF, sd=0.000pF, min=0.005pF, max=0.005pF
    wire capacitance : top=0.000pF, trunk=0.084pF, leaf=0.448pF, total=0.533pF
    wire lengths     : top=0.000um, trunk=671.060um, leaf=3354.930um, total=4025.990um
  Clock DAG net violations PRO after DRV fixing:
    Capacitance : {count=1, worst=[0.028pF]} avg=0.028pF sd=0.000pF sum=0.028pF
  Clock DAG primary half-corner transition distribution PRO after DRV fixing:
    Trunk : target=0.300ns count=1 avg=0.203ns sd=0.000ns min=0.203ns max=0.203ns {1 <= 0.240ns}
    Leaf  : target=0.300ns count=8 avg=0.282ns sd=0.010ns min=0.263ns max=0.294ns {8 <= 0.300ns}
  Clock DAG library cell distribution PRO after DRV fixing {count}:
     Bufs: UCL_BUF8_2: 8 
  Primary reporting skew group PRO after DRV fixing:
    skew_group default.clk/standard_cm: unconstrained
  Skew group summary PRO after DRV fixing:
    skew_group clk/standard_cm: insertion delay [min=0.277, max=0.301, avg=0.289, sd=0.007], skew [0.024 vs 0.202], 100% {0.277, 0.301} (wid=0.029 ws=0.025) (gid=0.277 gs=0.017)
  Clock network insertion delays are now [0.277ns, 0.301ns] average 0.289ns std.dev 0.007ns
  Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Fixing DRVs
  Reconnecting optimized routes...
  Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
  Set dirty flag on 0 insts, 0 nets
  Clock DAG stats PRO final:
    cell counts      : b=8, i=0, icg=0, nicg=0, l=0, total=8
    cell areas       : b=729.907um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=729.907um^2
    cell capacitance : b=0.105pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.105pF
    sink capacitance : count=257, total=1.160pF, avg=0.005pF, sd=0.000pF, min=0.005pF, max=0.005pF
    wire capacitance : top=0.000pF, trunk=0.084pF, leaf=0.448pF, total=0.533pF
    wire lengths     : top=0.000um, trunk=671.060um, leaf=3354.930um, total=4025.990um
  Clock DAG net violations PRO final:
    Capacitance : {count=1, worst=[0.028pF]} avg=0.028pF sd=0.000pF sum=0.028pF
  Clock DAG primary half-corner transition distribution PRO final:
    Trunk : target=0.300ns count=1 avg=0.203ns sd=0.000ns min=0.203ns max=0.203ns {1 <= 0.240ns}
    Leaf  : target=0.300ns count=8 avg=0.282ns sd=0.010ns min=0.263ns max=0.294ns {8 <= 0.300ns}
  Clock DAG library cell distribution PRO final {count}:
     Bufs: UCL_BUF8_2: 8 
  Primary reporting skew group PRO final:
    skew_group default.clk/standard_cm: unconstrained
  Skew group summary PRO final:
    skew_group clk/standard_cm: insertion delay [min=0.277, max=0.301, avg=0.289, sd=0.007], skew [0.024 vs 0.202], 100% {0.277, 0.301} (wid=0.029 ws=0.025) (gid=0.277 gs=0.017)
  Clock network insertion delays are now [0.277ns, 0.301ns] average 0.289ns std.dev 0.007ns
PRO done.
Net route status summary:
  Clock:         9 (unrouted=0, trialRouted=0, noStatus=0, routed=9, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
  Non-clock:  2090 (unrouted=262, trialRouted=0, noStatus=0, routed=1828, fixed=0, [crossesIlmBoundary=0, tooFewTerms=262, (crossesIlmBounday AND tooFewTerms=0)])
Updating delays...
Updating delays done.
PRO done. (took cpu=0:00:00.5 real=0:00:00.5)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   PRO
**INFO: Start fixing DRV (Mem = 1249.96M) ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 9 clock nets excluded from IPO operation.
DRV pessimism of 5.00% is used for tran, 5.00% for cap, 5.00% for fanout, on top of margin 0.00%
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     3.58|     0.00|       0|       0|       0|  65.66|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     3.58|     0.00|       0|       0|       0|  65.66| 0:00:00.0|  1350.9M|
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1350.9M) ***

drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**opt_design ... cpu = 0:00:02, real = 0:00:03, mem = 895.2M, totSessionCpu=0:02:29 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:01, Mem = 1207.18M).

------------------------------------------------------------
     SI Timing Summary (cpu=0.01min real=0.02min mem=1207.2M)                             
------------------------------------------------------------

Setup views included:
 WC_av 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  3.578  |  3.578  |  6.664  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   258   |   257   |   258   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 65.658%
Total number of glitch violations: 0
------------------------------------------------------------
**opt_design ... cpu = 0:00:02, real = 0:00:03, mem = 895.2M, totSessionCpu=0:02:29 **
*** Timing Is met
*** Check timing (0:00:00.0)
*** Setup timing is met (target slack 0ns)
GigaOpt Hold Optimizer is used
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:02:29 mem=1197.6M ***
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.6M
Latch borrow mode reset to max_borrow
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: mtm_Alu
# Design Mode: 180nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
*** Calculating scaling factor for BC_libs libraries using the default operating condition of each library.
Total number of fetched objects 2094
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 2099,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:00.8 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:00.9 REAL=0:00:01.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)

Executing IPO callback for view pruning ..

Active hold views:
 BC_av
  Dominating endpoints: 0
  Dominating TNS: -0.000

Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
Glitch Analysis: View BC_av -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View BC_av -- Total Number of Nets Analyzed = 19. 
Total number of fetched objects 2094
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 2099,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:01.5 real=0:00:02.0 totSessionCpu=0:00:01.6 mem=0.0M)
Done building cte hold timing graph (fixHold) cpu=0:00:01.6 real=0:00:02.0 totSessionCpu=0:00:01.6 mem=0.0M ***
Timing Data dump into file /tmp/innovus_temp_169023_cadence212_moleszkowicz_bkSp3W/coe_eosdata_ktSGCw/BC_av.twf, for view: BC_av 
	 Dumping view 1 BC_av 
Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:01.6 real=0:00:02.0 totSessionCpu=0:00:01.6 mem=0.0M ***
*** QThread HoldInit [finish] : cpu/real = 0:00:01.6/0:00:02.0 (0.8), mem = 0.0M
_______________________________________________________________________
Done building cte setup timing graph (fixHold) cpu=0:00:01.0 real=0:00:02.0 totSessionCpu=0:02:30 mem=1197.6M ***
Restoring autoHoldViews:  BC_av
Restoring activeHoldViews:  BC_av 
Restoring autoViewHoldTargetSlack: 0
Loading timing data from /tmp/innovus_temp_169023_cadence212_moleszkowicz_bkSp3W/coe_eosdata_ktSGCw/BC_av.twf 
	 Loading view 1 BC_av 

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_av
Hold  views included:
 BC_av

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  3.578  |  3.578  |  6.664  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   258   |   257   |   258   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.196  |  0.196  |  9.940  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   258   |   257   |   258   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 65.658%
Total number of glitch violations: 0
------------------------------------------------------------

*Info: minBufDelay = 149.9 ps, libStdDelay = 75.3 ps, minBufSize = 24883200 (6.0)
*Info: worst delay setup view: WC_av
**opt_design ... cpu = 0:00:03, real = 0:00:05, mem = 894.3M, totSessionCpu=0:02:31 **
*info: Run opt_design holdfix with 1 thread.
Info: 9 clock nets excluded from IPO operation.
*** Hold timing is met. Hold fixing is not needed 
**INFO: total 0 insts, 0 nets marked don't touch
**INFO: total 0 insts, 0 nets marked don't touch DB property
**INFO: total 0 insts, 0 nets unmarked don't touch

UM: Capturing floorplan image ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          9.00 |         28.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 9.00, normalized total congestion hotspot area = 28.00 (area is in unit of 4 std-cell row bins)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                       0.000 ns          3.578 ns  postroute.hold
Running postRoute recovery in preEcoRoute mode
**opt_design ... cpu = 0:00:03, real = 0:00:05, mem = 889.7M, totSessionCpu=0:02:31 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
*** Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:01, mem=1140.41M, totSessionCpu=0:02:31).
**opt_design ... cpu = 0:00:04, real = 0:00:06, mem = 893.7M, totSessionCpu=0:02:31 **

Max routing layer is set too low at 3, unable to procedd with layer assignment
Max routing layer is set too low at 3, unable to procedd with layer assignment

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_av 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  3.578  |  3.578  |  6.664  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   258   |   257   |   258   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 65.658%
Total number of glitch violations: 0
------------------------------------------------------------
**opt_design ... cpu = 0:00:04, real = 0:00:06, mem = 893.7M, totSessionCpu=0:02:31 **
*** Starting place_detail (0:02:31 mem=1140.4M) ***
Density distribution unevenness ratio = 6.044%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1140.4MB
Summary Report:
Instances move: 0 (out of 1781 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1140.4MB
*** Finished place_detail (0:02:31 mem=1140.4M) ***
Density distribution unevenness ratio = 5.875%
For 2863 new insts, 2863 new pwr-pin connections were made to global net 'vddd'.
2863 new gnd-pin connections were made to global net 'gndd'.
2863 new pwr-pin connections were made to global net 'vddb'.
2863 new gnd-pin connections were made to global net 'gndb'.
*** Applied 4 GNC rules (cpu = 0:00:00.0)
*INFO: Adding fillers to top-module.
*INFO:   Added 193 filler insts (cell UCL_CAP9 / prefix FILLER).
*INFO:   Added 58 filler insts (cell UCL_CAP8 / prefix FILLER).
*INFO:   Added 92 filler insts (cell UCL_CAP7 / prefix FILLER).
*INFO:   Added 113 filler insts (cell UCL_CAP6 / prefix FILLER).
*INFO:   Added 175 filler insts (cell UCL_CAP5 / prefix FILLER).
*INFO:   Added 2232 filler insts (cell UCL_FILL / prefix FILLER).
*INFO: Total 2863 filler insts added - prefix FILLER (CPU: 0:00:00.1).
For 0 new insts, *** Applied 0 GNC rules.
-routeWithEco false                       # bool, default=false
-routeWithEco true                        # bool, default=false, user setting
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithTimingDriven false              # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false, user setting

route_global_detail

#set_db route_design_detail_post_route_spread_wire "auto"
#set_db route_design_detail_post_route_swap_via "multiCut"
#set_db route_design_top_routing_layer 3
#set_db route_design_with_eco true
#set_db route_design_with_si_driven false
#set_db route_design_with_timing_driven false
#set_db route_design_with_via_in_pin "1:1"
#set_db route_design_with_via_only_for_lib_cell_pin "1:1"
#Start route_global_detail on Sun Sep  8 10:37:27 2019
#
#WARNING (NRDB-976) The TRACK STEP 1.9200 for preferred direction tracks is smaller than the PITCH 2.2000 for LAYER ME6. This will cause routability problems for NanoRoute.
#NanoRoute Version 17.13-s098_1 NR180117-1602/17_13-UB
#Loading the last recorded routing design signature
#Created 35 NETS and 0 SPECIALNETS new signatures
#No placement changes detected since last routing
#Start routing data preparation on Sun Sep  8 10:37:27 2019
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.900.
#Voltage range [0.000 - 0.000] has 2 nets.
#Voltage range [0.000 - 1.900] has 2097 nets.
# ME1          H   Track-Pitch = 0.640    Line-2-Via Pitch = 0.500
# ME2          V   Track-Pitch = 0.640    Line-2-Via Pitch = 0.560
# ME3          H   Track-Pitch = 0.640    Line-2-Via Pitch = 0.560
# ME4          V   Track-Pitch = 0.640    Line-2-Via Pitch = 0.560
# ME5          H   Track-Pitch = 0.640    Line-2-Via Pitch = 0.560
# ME6          V   Track-Pitch = 1.920    Line-2-Via Pitch = 2.200
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=20 tracks, using layer ME2's pitch = 0.640.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 898.26 (MB), peak = 1788.40 (MB)
#Merging special wires...
#
#Connectivity extraction summary:
#35 routed nets are extracted.
#1802 routed net(s) are imported.
#262 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 2099.
#
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Sun Sep  8 10:37:27 2019
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 3.77 (MB)
#Total memory = 898.26 (MB)
#Peak memory = 1788.40 (MB)
#
#
#Start global routing on Sun Sep  8 10:37:27 2019
#
#WARNING (NRGR-22) Design is already detail routed.
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 3.77 (MB)
#Total memory = 898.26 (MB)
#Peak memory = 1788.40 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 899.23 (MB), peak = 1788.40 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 899.23 (MB), peak = 1788.40 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 9
#Total wire length = 66140 um.
#Total half perimeter of net bounding box = 56956 um.
#Total wire length on LAYER ME1 = 291 um.
#Total wire length on LAYER ME2 = 34902 um.
#Total wire length on LAYER ME3 = 30948 um.
#Total wire length on LAYER ME4 = 0 um.
#Total wire length on LAYER ME5 = 0 um.
#Total wire length on LAYER ME6 = 0 um.
#Total number of vias = 8878
#Total number of multi-cut vias = 6960 ( 78.4%)
#Total number of single cut vias = 1918 ( 21.6%)
#Up-Via Summary (total 8878):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# ME1             1719 ( 80.7%)       410 ( 19.3%)       2129
# ME2              199 (  2.9%)      6550 ( 97.1%)       6749
#-----------------------------------------------------------
#                 1918 ( 21.6%)      6960 ( 78.4%)       8878 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (MB)
#Total memory = 898.26 (MB)
#Peak memory = 1788.40 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 899.23 (MB), peak = 1788.40 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 9
#Total wire length = 66140 um.
#Total half perimeter of net bounding box = 56956 um.
#Total wire length on LAYER ME1 = 291 um.
#Total wire length on LAYER ME2 = 34902 um.
#Total wire length on LAYER ME3 = 30948 um.
#Total wire length on LAYER ME4 = 0 um.
#Total wire length on LAYER ME5 = 0 um.
#Total wire length on LAYER ME6 = 0 um.
#Total number of vias = 8878
#Total number of multi-cut vias = 6960 ( 78.4%)
#Total number of single cut vias = 1918 ( 21.6%)
#Up-Via Summary (total 8878):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# ME1             1719 ( 80.7%)       410 ( 19.3%)       2129
# ME2              199 (  2.9%)      6550 ( 97.1%)       6749
#-----------------------------------------------------------
#                 1918 ( 21.6%)      6960 ( 78.4%)       8878 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 9
#Total wire length = 66140 um.
#Total half perimeter of net bounding box = 56956 um.
#Total wire length on LAYER ME1 = 291 um.
#Total wire length on LAYER ME2 = 34902 um.
#Total wire length on LAYER ME3 = 30948 um.
#Total wire length on LAYER ME4 = 0 um.
#Total wire length on LAYER ME5 = 0 um.
#Total wire length on LAYER ME6 = 0 um.
#Total number of vias = 8878
#Total number of multi-cut vias = 6960 ( 78.4%)
#Total number of single cut vias = 1918 ( 21.6%)
#Up-Via Summary (total 8878):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# ME1             1719 ( 80.7%)       410 ( 19.3%)       2129
# ME2              199 (  2.9%)      6550 ( 97.1%)       6749
#-----------------------------------------------------------
#                 1918 ( 21.6%)      6960 ( 78.4%)       8878 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route via swapping...
#No area is rerouted by ECO routing. Post route via swapping is skipped.
#   number of violations = 0
#cpu time = 00:02:31, elapsed time = 435536:37:28, memory = 898.26 (MB), peak = 1788.40 (MB)
#CELL_VIEW mtm_Alu,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#No via is swapped.
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 9
#Total wire length = 66140 um.
#Total half perimeter of net bounding box = 56956 um.
#Total wire length on LAYER ME1 = 291 um.
#Total wire length on LAYER ME2 = 34902 um.
#Total wire length on LAYER ME3 = 30948 um.
#Total wire length on LAYER ME4 = 0 um.
#Total wire length on LAYER ME5 = 0 um.
#Total wire length on LAYER ME6 = 0 um.
#Total number of vias = 8878
#Total number of multi-cut vias = 6960 ( 78.4%)
#Total number of single cut vias = 1918 ( 21.6%)
#Up-Via Summary (total 8878):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# ME1             1719 ( 80.7%)       410 ( 19.3%)       2129
# ME2              199 (  2.9%)      6550 ( 97.1%)       6749
#-----------------------------------------------------------
#                 1918 ( 21.6%)      6960 ( 78.4%)       8878 
#
#route_detail Statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (MB)
#Total memory = 898.26 (MB)
#Peak memory = 1788.40 (MB)
#Updating routing design signature
#Created 59 library cell signatures
#Created 2099 NETS and 0 SPECIALNETS signatures
#Created 4652 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 898.26 (MB), peak = 1788.40 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 898.27 (MB), peak = 1788.40 (MB)
#
#route_global_detail statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 3.87 (MB)
#Total memory = 897.75 (MB)
#Peak memory = 1788.40 (MB)
#Number of warnings = 3
#Total number of warnings = 90
#Number of fails = 0
#Total number of fails = 0
#Complete route_global_detail on Sun Sep  8 10:37:28 2019
#
**opt_design ... cpu = 0:00:05, real = 0:00:07, mem = 897.8M, totSessionCpu=0:02:32 **
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false, user setting
Initializing multi-corner resistance tables ...
#WARNING (NRDB-976) The TRACK STEP 1.9200 for preferred direction tracks is smaller than the PITCH 2.2000 for LAYER ME6. This will cause routability problems for NanoRoute.
**WARN: (IMPTCM-77):	Option "-dbExpUseDbPropertyForNanoRef" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
#Start routing data preparation on Sun Sep  8 10:37:28 2019
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.900.
#Voltage range [0.000 - 0.000] has 2 nets.
#Voltage range [0.000 - 1.900] has 2097 nets.
# ME1          H   Track-Pitch = 0.640    Line-2-Via Pitch = 0.500
# ME2          V   Track-Pitch = 0.640    Line-2-Via Pitch = 0.560
# ME3          H   Track-Pitch = 0.640    Line-2-Via Pitch = 0.560
# ME4          V   Track-Pitch = 0.640    Line-2-Via Pitch = 0.560
# ME5          H   Track-Pitch = 0.640    Line-2-Via Pitch = 0.560
# ME6          V   Track-Pitch = 1.920    Line-2-Via Pitch = 2.200
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=20 tracks, using layer ME2's pitch = 0.640.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 902.03 (MB), peak = 1788.40 (MB)
#Extract in post route mode
#
#Start tQuantus RC extraction...
#Start building rc corner(s)...
#Number of RC Corner = 2
#Corner WC_rc /cad/dk/umc180oa/Rulefiles/QRC/G-DF-MIXED_MODE_RFCMOS18-1.8V_3.3V-1P6M-MMC/qrcTechFile 80.000000 (real) 
#Corner BC_rc /cad/dk/umc180oa/Rulefiles/QRC/G-DF-MIXED_MODE_RFCMOS18-1.8V_3.3V-1P6M-MMC/qrcTechFile 0.000000 (real) 
#ME1_C -> ME1 (1)
#ME2_C -> ME2 (2)
#ME3_C -> ME3 (3)
#ME4_C -> ME4 (4)
#ME5_C -> ME5 (5)
#ME6_C -> ME6 (6)
#SADV_On
# Corner(s) : 
#WC_rc [80.00] 
#BC_rc [ 0.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 80.000000
# Ref. Temp   : 25.000000
# Corner id: 1
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 0.000000
# Ref. Temp   : 25.000000
#SADV_Off
#total pattern=56 [12, 147]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /cad/dk/umc180oa/Rulefiles/QRC/G-DF-MIXED_MODE_RFCMOS18-1.8V_3.3V-1P6M-MMC/qrcTechFile
#found RESMODEL /cad/dk/umc180oa/Rulefiles/QRC/G-DF-MIXED_MODE_RFCMOS18-1.8V_3.3V-1P6M-MMC/qrcTechFile 80.000000 
#found RESMODEL /cad/dk/umc180oa/Rulefiles/QRC/G-DF-MIXED_MODE_RFCMOS18-1.8V_3.3V-1P6M-MMC/qrcTechFile 0.000000 
#number model r/c [2,1] [12,147] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 913.16 (MB), peak = 1788.40 (MB)
#Start building rc corner(s)...
#Number of RC Corner = 2
#Corner WC_rc /cad/dk/umc180oa/Rulefiles/QRC/G-DF-MIXED_MODE_RFCMOS18-1.8V_3.3V-1P6M-MMC/qrcTechFile 80.000000 (real) 
#Corner BC_rc /cad/dk/umc180oa/Rulefiles/QRC/G-DF-MIXED_MODE_RFCMOS18-1.8V_3.3V-1P6M-MMC/qrcTechFile 0.000000 (real) 
#ME1_C -> ME1 (1)
#ME2_C -> ME2 (2)
#ME3_C -> ME3 (3)
#ME4_C -> ME4 (4)
#ME5_C -> ME5 (5)
#ME6_C -> ME6 (6)
#SADV_On
# Corner(s) : 
#WC_rc [80.00] 
#BC_rc [ 0.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 80.000000
# Ref. Temp   : 25.000000
# Corner id: 1
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 0.000000
# Ref. Temp   : 25.000000
#SADV_Off
#total pattern=56 [12, 147]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /cad/dk/umc180oa/Rulefiles/QRC/G-DF-MIXED_MODE_RFCMOS18-1.8V_3.3V-1P6M-MMC/qrcTechFile
#found RESMODEL /cad/dk/umc180oa/Rulefiles/QRC/G-DF-MIXED_MODE_RFCMOS18-1.8V_3.3V-1P6M-MMC/qrcTechFile 80.000000 
#found RESMODEL /cad/dk/umc180oa/Rulefiles/QRC/G-DF-MIXED_MODE_RFCMOS18-1.8V_3.3V-1P6M-MMC/qrcTechFile 0.000000 
#number model r/c [2,1] [12,147] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 921.57 (MB), peak = 1788.40 (MB)
#Length limit = 200 pitches
#opt mode = 2
#Start routing data preparation on Sun Sep  8 10:37:31 2019
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.900.
#Voltage range [0.000 - 1.900] has 2097 nets.
#Voltage range [0.000 - 0.000] has 2 nets.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=20 tracks, using layer ME2's pitch = 0.640.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 916.42 (MB), peak = 1788.40 (MB)
#Start routing data preparation on Sun Sep  8 10:37:31 2019
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.900.
#Voltage range [0.000 - 1.900] has 2097 nets.
#Voltage range [0.000 - 0.000] has 2 nets.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=20 tracks, using layer ME2's pitch = 0.640.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 916.42 (MB), peak = 1788.40 (MB)
#
#Extract using 30 x 30 Hboxes
#Extract 4 hboxes with single thread on machine with  Xeon 2.10GHz 22528KB Cache 64CPU...
#Process 0 special clock nets for rc extraction
#0 temporary NDR added
#Total 1837 nets were built. 6 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:01, elapsed time = 00:00:01 .
#   Increased memory =    20.80 (MB), total memory =   937.22 (MB), peak memory =  1788.40 (MB)
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 925.05 (MB), peak = 1788.40 (MB)
#RC Statistics: 7705 Res, 3547 Ground Cap, 2337 XCap (Edge to Edge)
#RC V/H edge ratio: 0.15, Avg V/H Edge Length: 3154.14 (2606), Avg L-Edge Length: 10689.50 (4318)
#Start writing rcdb into /tmp/innovus_temp_169023_cadence212_moleszkowicz_bkSp3W/nr169023_5Cv7Z1.rcdb.d
#Finish writing rcdb with 9564 nodes, 7727 edges, and 4674 xcaps
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 926.42 (MB), peak = 1788.40 (MB)
Restoring parasitic data from file '/tmp/innovus_temp_169023_cadence212_moleszkowicz_bkSp3W/nr169023_5Cv7Z1.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 1178.129M)
Following multi-corner parasitics specified:
	/tmp/innovus_temp_169023_cadence212_moleszkowicz_bkSp3W/nr169023_5Cv7Z1.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell mtm_Alu has rcdb /tmp/innovus_temp_169023_cadence212_moleszkowicz_bkSp3W/nr169023_5Cv7Z1.rcdb.d specified
Cell mtm_Alu, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:00.1 real: 0:00:00.0 mem: 1159.168M)
#
#Restore RCDB.
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = 23.64 (MB)
#Total memory = 925.67 (MB)
#Peak memory = 1788.40 (MB)
#
#6 inserted nodes are removed
**opt_design ... cpu = 0:00:09, real = 0:00:11, mem = 868.3M, totSessionCpu=0:02:36 **
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: mtm_Alu
# Design Mode: 180nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1134.82)
Reading RCDB with compressed RC data.
AAE_INFO: 1 threads acquired from CTE.
Total number of fetched objects 2094
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 2099,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1173.59 CPU=0:00:00.8 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1173.59 CPU=0:00:00.9 REAL=0:00:01.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1173.6M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1173.6M)
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1181.63)
Glitch Analysis: View WC_av -- Total Number of Nets Skipped = 24. 
Glitch Analysis: View WC_av -- Total Number of Nets Analyzed = 2094. 
Total number of fetched objects 2094
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 2099,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1181.63 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1181.63 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:01.5 real=0:00:01.0 totSessionCpu=0:02:37 mem=1181.6M)
**opt_design ... cpu = 0:00:10, real = 0:00:12, mem = 906.6M, totSessionCpu=0:02:37 **
Executing marking Critical Nets1
Running postRoute recovery in postEcoRoute mode
**opt_design ... cpu = 0:00:10, real = 0:00:12, mem = 906.6M, totSessionCpu=0:02:37 **
Checking setup slack degradation ...
**INFO: Skipping DRV recovery as there is no DRV
*** Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:01, mem=1116.86M, totSessionCpu=0:02:38).
**opt_design ... cpu = 0:00:10, real = 0:00:13, mem = 906.4M, totSessionCpu=0:02:38 **

UM: Capturing floorplan image ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          9.00 |         28.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 9.00, normalized total congestion hotspot area = 28.00 (area is in unit of 4 std-cell row bins)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   postroute.recovery
Latch borrow mode reset to max_borrow
Reported timing to dir ./timingReports
**opt_design ... cpu = 0:00:10, real = 0:00:13, mem = 906.9M, totSessionCpu=0:02:38 **
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread HoldRpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.1M
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: mtm_Alu
# Design Mode: 180nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
*** Calculating scaling factor for BC_libs libraries using the default operating condition of each library.
Total number of fetched objects 2094
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 2099,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:00.7 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:00.9 REAL=0:00:01.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
Glitch Analysis: View BC_av -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View BC_av -- Total Number of Nets Analyzed = 19. 
Total number of fetched objects 2094
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 2099,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:01.4 real=0:00:01.0 totSessionCpu=0:00:02.6 mem=0.0M)
*** QThread HoldRpt [finish] : cpu/real = 0:00:01.7/0:00:01.0 (1.7), mem = 0.0M
_______________________________________________________________________

------------------------------------------------------------
     opt_design Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_av 
Hold  views included:
 BC_av

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  3.579  |  3.579  |  6.665  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   258   |   257   |   258   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.196  |  0.196  |  9.940  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   258   |   257   |   258   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 65.658%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**opt_design ... cpu = 0:00:12, real = 0:00:15, mem = 906.9M, totSessionCpu=0:02:39 **
 ReSet Options after AAE Based Opt flow 
*** Finished opt_design ***
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                       0.000 ns          3.579 ns  final
UM: Capturing floorplan image ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          9.00 |         28.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 9.00, normalized total congestion hotspot area = 28.00 (area is in unit of 4 std-cell row bins)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:         12.44             15          0.000 ns          3.579 ns  opt_design_postroute
Info: Destroy the CCOpt slew target map.
#@ End verbose source tcl/10_post_route_optimization.tcl
@file(run_pr_auto.tcl) 11: source tcl/11_signoff_extraction.tcl
#@ Begin verbose source tcl/11_signoff_extraction.tcl
@file(11_signoff_extraction.tcl) 6: source tcl/00_common_settings.tcl
#@ Begin verbose source tcl/00_common_settings.tcl
@file(00_common_settings.tcl) 8: set DESIGN mtm_Alu
@file(00_common_settings.tcl) 10: set_db design_process_node 180
Applying the recommended capacitance filtering threshold values for 180nm process node: total_c_th=5, relative_c_th=0.03 and coupling_c_th=3.
	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
	For postRoute extract_rc_effort_level low extraction, the coupling_c_th value will be used only when the extract_rc_cap_filter_mode parameter of the set_db command is set to relative_and_coupling or relative_or_coupling. Default value of extract_rc_cap_filter_mode parameter in postRoute extraction extract_rc_effort_level low is relative_only.
	The accuracy mode for postRoute extract_rc_effort_level low extraction will be set to 'standard'.
	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in postRoute extraction mode is 'low'.
Updating process node dependent CCOpt properties for the 180nm process node.
@file(00_common_settings.tcl) 11: set_db init_design_uniquify {1}
@file(00_common_settings.tcl) 12: set_db route_design_top_routing_layer 3
@file(00_common_settings.tcl) 14: set reportDir ./timingReports
@file(00_common_settings.tcl) 15: set resultDir ./RESULTS_PR
@file(00_common_settings.tcl) 18: foreach {dir} [list $resultDir $reportDir ] {
  if {[expr ! [file exists $dir]]} { file mkdir $dir }
}
#@ End verbose source tcl/00_common_settings.tcl
@file(11_signoff_extraction.tcl) 9: set_db extract_rc_engine post_route
@file(11_signoff_extraction.tcl) 10: set_db extract_rc_effort_level signoff
**WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or set_db  command. The parasitic data can be regenerated either by extracting the design using the extract_rc command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
@file(11_signoff_extraction.tcl) 11: set_db extract_rc_coupled true
@file(11_signoff_extraction.tcl) 12: set_db extract_rc_lef_tech_file_map /cad/dk/umc180/SUS/lefdef.layermap
@file(11_signoff_extraction.tcl) 18: extract_rc
Extraction called for design 'mtm_Alu' of instances=4652 and nets=2099 using extraction engine 'postRoute' at effort level 'signoff' .
Writing DEF file '/tmp/innovus_temp_169023_cadence212_moleszkowicz_bkSp3W/tmp_qrc_5Jm0Yx/qrc.def.gz', current time is Sun Sep  8 10:37:36 2019 ...
unitPerMicron=1000, dbgMicronPerDBU=0.001000, unitPerDBU=1.000000
DEF file '/tmp/innovus_temp_169023_cadence212_moleszkowicz_bkSp3W/tmp_qrc_5Jm0Yx/qrc.def.gz' is written, current time is Sun Sep  8 10:37:36 2019 ...


  Cadence Quantus QRC Extraction - 64-bit Parasitic Extractor - Version
17.1.2-s041 Wed Aug 23 16:57:50 PDT 2017
-------------------------------------------------------------------------------------------------------------------
                                    Copyright 2017 Cadence Design Systems,
Inc.



INFO (EXTQRCXLOG-103) : The Command File Options for the current Quantus run are as follows:

extract \
	 -selection "all" \
	 -type "rc_coupled"
extraction_setup \
	 -promote_pin_pad "LOGICAL" \
	 -technology_layer_map \
		"ME1  ME1_C  " \
		"VI1  VIA1  " \
		"ME2  ME2_C  " \
		"VI2  VIA2  " \
		"ME3  ME3_C  " \
		"VI3  VIA3  " \
		"ME4  ME4_C  " \
		"VI4  VIA4  " \
		"ME5  ME5_C  " \
		"VI5  VIA5  " \
		"ME6  ME6_C  "
filter_coupling_cap \
	 -cap_filtering_mode "absolute_and_relative" \
	 -coupling_cap_threshold_absolute 3.0 \
	 -coupling_cap_threshold_relative 0.03 \
	 -total_cap_threshold 5.0
input_db -type def \
	 -lef_file_list_file "/tmp/innovus_temp_169023_cadence212_moleszkowicz_bkSp3W/tmp_qrc_5Jm0Yx/qrc.leflist"
log_file \
	 -dump_options true \
	 -file_name "qrc_169023_20190908_10:37:36.log"
output_db -type spef \
	 -short_incomplete_net_pins true \
	 -subtype "STANDARD"
output_setup \
	 -compressed true \
	 -directory_name "/tmp/innovus_temp_169023_cadence212_moleszkowicz_bkSp3W/tmp_qrc_5Jm0Yx" \
	 -file_name "mtm_Alu" \
	 -temporary_directory_name "/tmp/innovus_temp_169023_cadence212_moleszkowicz_bkSp3W/tmp_qrc_5Jm0Yx"
process_technology \
	 -technology_corner \
		"WC_rc" \
		"WC_rc" \
	 -technology_library_file "/tmp/innovus_temp_169023_cadence212_moleszkowicz_bkSp3W/tmp_qrc_5Jm0Yx/_qrc_techlib.defs" \
	 -technology_name "_qrc_tech_" \
	 -temperature \
		80 \
		0




INFO (EXTGRMP-102) : Starting at 2019-Sep-08 10:37:37 (2019-Sep-08 08:37:37 GMT) on host
cadence212 with pid 177840.
Running binary as: 
 /cad/EXT171/tools/extraction/bin/64bit/qrc -cmd
/tmp/innovus_temp_169023_cadence212_moleszkowicz_bkSp3W/tmp_qrc_5Jm0Yx/qrc.cmd
/tmp/innovus_temp_169023_cadence212_moleszkowicz_bkSp3W/tmp_qrc_5Jm0Yx/qrc.def.gz
 

WARNING (EXTGRMP-414) : No GDSII/OASIS file is specified. Setting graybox type as LEF_OBSTRUCTION.

INFO (EXTGRMP-142) : Command line arguments:
"-cmd"
"/tmp/innovus_temp_169023_cadence212_moleszkowicz_bkSp3W/tmp_qrc_5Jm0Yx/qrc.cmd"
"/tmp/innovus_temp_169023_cadence212_moleszkowicz_bkSp3W/tmp_qrc_5Jm0Yx/qrc.def.gz"

INFO (EXTGRMP-143) : Option copy_port_to_obs = "true"

INFO (EXTGRMP-143) : Option log_file = "qrc_169023_20190908_10:37:36.log"

INFO (EXTGRMP-143) : Option max_error_messages = "100"

INFO (EXTGRMP-143) : Option message_detail_level = "10"

INFO (EXTGRMP-143) : Option tech_file = ""

INFO (EXTGRMP-143) : Option library_name = ""

INFO (EXTGRMP-143) : Option oa_default_rule_name = ""

INFO (EXTGRMP-143) : Option gray_data = "obs"

INFO (EXTGRMP-143) : Option use_macro_density = "false"

INFO (EXTGRMP-143) : Option comp_prealloc = "0"

INFO (EXTGRMP-143) : Option net_prealloc = "0"

INFO (EXTGRMP-143) : Option output_directory_name =
"/tmp/innovus_temp_169023_cadence212_moleszkowicz_bkSp3W/tmp_qrc_5Jm0Yx"

INFO (EXTGRMP-143) : Option output_coordinate_units = "micron"

INFO (EXTGRMP-143) : Option user_comment = ""

INFO (EXTGRMP-143) : Option output_cache_directory_name =
"/tmp/innovus_temp_169023_cadence212_moleszkowicz_bkSp3W/tmp_qrc_5Jm0Yx/.qrctemp"

INFO (EXTGRMP-143) : Option keep_temporary_files = "false"

INFO (EXTGRMP-143) : Option output_density_tiles = "false"

INFO (EXTGRMP-143) : Option output_file_name = "mtm_Alu"

INFO (EXTGRMP-143) : Option spef_define_file = ""

INFO (EXTGRMP-143) : Option reduce_output = "false"

INFO (EXTGRMP-143) : Option debug_log = "false"

INFO (EXTGRMP-143) : Option spef_output = "generic"

INFO (EXTGRMP-143) : Option dspf_output = "none"

INFO (EXTGRMP-143) : Option output_sstorm_db_name = ""

INFO (EXTGRMP-143) : Option netlist_output = "none"

INFO (EXTGRMP-143) : Option net_cc_output = "false"

INFO (EXTGRMP-143) : Option rcdb_output = "false"

INFO (EXTGRMP-143) : Option hierarchy_char = "/"

INFO (EXTGRMP-143) : Option bus_chars = "[]"

INFO (EXTGRMP-143) : Option pin_char = ":"

INFO (EXTGRMP-143) : Option output_incomplete_nets_type = "no_pin one_pin disconnected_pin
multiple_partitions floating_resistors"

INFO (EXTGRMP-143) : Option truncate_regular_wires = "false"

INFO (EXTGRMP-143) : Option layout_scale = "1.0"

INFO (EXTGRMP-143) : Option output_file_max_size = "9223372036854775807"

INFO (EXTGRMP-143) : Option dump_options = "true"

INFO (EXTGRMP-143) : Option short_incomplete_net_pins = "true"

INFO (EXTGRMP-143) : Option promote_incomplete_net_pins = "true"

INFO (EXTGRMP-143) : Option output_incomplete_nets = "true"

INFO (EXTGRMP-143) : Option output_unrouted_nets = "false"

INFO (EXTGRMP-143) : Option treat_special_chars = "true"

INFO (EXTGRMP-143) : Option lumped_cc_threshold = "0.0"

INFO (EXTGRMP-143) : Option reduction_max_frequency = "1.0e+08"

INFO (EXTGRMP-143) : Option compressed_output = "true"

INFO (EXTGRMP-143) : Option max_resistor_length = "100.0"

INFO (EXTGRMP-143) : Option promote_feedthru_ports = "none"

INFO (EXTGRMP-143) : Option promote_instance_ports = "none"

INFO (EXTGRMP-143) : Option output_promoted_feedthrus = "false"

INFO (EXTGRMP-143) : Option output_unconnected_pins = "false"

INFO (EXTGRMP-143) : Option remove_floating_metals = "false"

INFO (EXTGRMP-143) : Option promote_pin_pad = "logical"

INFO (EXTGRMP-143) : Option eco_compatible_mode = "false"

INFO (EXTGRMP-143) : Option cap_mode_2915 = "true"

INFO (EXTGRMP-143) : Option quickcap_file = "false"

INFO (EXTGRMP-143) : Option ict_file = "process.ict"

INFO (EXTGRMP-143) : Option quickcap_netfile = "qapi.net"

INFO (EXTGRMP-143) : Option lefcap_output = "false"

INFO (EXTGRMP-143) : Option lefcap_scale = "1.25"

INFO (EXTGRMP-143) : Option lefres_output = "false"

INFO (EXTGRMP-143) : Option kfactor_file = ""

INFO (EXTGRMP-143) : Option total_c_threshold = "5"

INFO (EXTGRMP-143) : Option relative_c_threshold = "0.03"

INFO (EXTGRMP-143) : Option output_cap_filtering_mode = "relative_and_coupling"

INFO (EXTGRMP-143) : Option cap_mode = "default"

INFO (EXTGRMP-143) : Option parallel_options = ""

INFO (EXTGRMP-143) : Option load_optimized_views = "true"

INFO (EXTGRMP-143) : Option enable_metal_fill_effects = "true"

INFO (EXTGRMP-143) : Option advanced_metal_fill = "false"

INFO (EXTGRMP-143) : Option metal_fill_type = "floating"

INFO (EXTGRMP-143) : Option vmf_metal_scheme_file = ""

INFO (EXTGRMP-143) : Option vmf_rule_file = ""

INFO (EXTGRMP-143) : Option metal_fill_gds_file = ""

INFO (EXTGRMP-143) : Option density_check_method = "none"

INFO (EXTGRMP-143) : Option temperature = "80"

INFO (EXTGRMP-143) : Option promote_gray_data_pins = "false"

INFO (EXTGRMP-143) : Option use_layer_bias_in_cmd_and_process_bias_in_tech = "false"

INFO (EXTGRMP-143) : Option map_eeq_to_master_in_output = "false"

INFO (EXTGRMP-143) : Option match_res_cap_in_output = "false"

INFO (EXTGRMP-143) : Option merge_tile_boundary_data = "true"

INFO (EXTGRMP-143) : Option coupling_c_threshold = "3"

INFO (EXTGRMP-143) : Option use_icecaps_models_only = "false"

INFO (EXTGRMP-143) : Option use_name_map_in_spef = "true"

INFO (EXTGRMP-143) : Option name_map_start_index_in_spef = "0"

INFO (EXTGRMP-143) : Option timeout = "604800"

INFO (EXTGRMP-143) : Option num_of_trials = "0"

INFO (EXTGRMP-143) : Option separate_cc_prefix_in_dspf = "false"

INFO (EXTGRMP-143) : Option output_oa = "false"

INFO (EXTGRMP-143) : Option oa_analysis_point = "default"

INFO (EXTGRMP-143) : Option enable_sensitivity_extraction = "false"

INFO (EXTGRMP-143) : Option report_details = "false"

INFO (EXTGRMP-143) : Option report_shorts = "false"

INFO (EXTGRMP-143) : Option metal_fill_gds_offset_X = "0.0"

INFO (EXTGRMP-143) : Option metal_fill_gds_offset_Y = "0.0"

INFO (EXTGRMP-143) : Option ignore_pushdown_blockages = "false"

INFO (EXTGRMP-143) : Option compress_cache_files = "true"

INFO (EXTGRMP-143) : Option strong_gray_debug = "false"

INFO (EXTGRMP-143) : Option disable_instances = "true"

INFO (EXTGRMP-143) : Option disable_subnodes = "true"

INFO (EXTGRMP-143) : Option dump_erosion_info = ""

INFO (EXTGRMP-143) : Option silicon_width_printing = "true"

INFO (EXTGRMP-143) : Option unscaled_res_params_printing = "false"

INFO (EXTGRMP-143) : Option enable_active_fill_via_processing = "false"

INFO (EXTGRMP-143) : Option add_explicit_vias = "false"

INFO (EXTGRMP-143) : Option cap_ground_net = "0"

INFO (EXTGRMP-143) : Option output_res_temp_coeff = "false"

INFO (EXTGRMP-143) : Option write_coupled_decoupled_files = "false"

INFO (EXTGRMP-143) : Option capacitance_coupling = "default"

INFO (EXTGRMP-143) : Option top_cell = ""

INFO (EXTGRMP-143) : Option input_directory_name = ""

INFO (EXTGRMP-143) : Option binary_input = "false"

INFO (EXTGRMP-143) : Option binary_output = "false"

INFO (EXTGRMP-143) : Option enable_ieee_sensitivity = "false"

INFO (EXTGRMP-143) : Option bump_map_file = ""

INFO (EXTGRMP-143) : Option enable_bump_instance = "false"

INFO (EXTGRMP-143) : Option enable_tsv_instance = "false"

INFO (EXTGRMP-143) : Option enable_TSV_STA_Cc_model = "false"

INFO (EXTGRMP-143) : Option stitch_bump_model = "false"

INFO (EXTGRMP-143) : Option stitch_tsv_model = "none"

INFO (EXTGRMP-143) : Option enable_eco_mode = "false"

INFO (EXTGRMP-143) : Option eco_file = ""

INFO (EXTGRMP-143) : Option override_eco_reference = "true"

INFO (EXTGRMP-143) : Option analysis_mode = "timing"

INFO (EXTGRMP-143) : Option use_lef_for_hierarchical_def = "false"

INFO (EXTGRMP-143) : Option include_gate_forming_layers = "false"

INFO (EXTGRMP-143) : Option strict_error_reporting = "false"

INFO (EXTGRMP-143) : Option LEF files = "/cad/dk/umc180/SUS/SUSLIB_UCL_tech.lef
/cad/dk/umc180/SUS/SUSLIB_UCL.lef"

INFO (EXTGRMP-143) : Option GDSII files = ""

INFO (EXTGRMP-143) : Option GDSII/RDL files = ""

INFO (EXTGRMP-143) : Option SPICE files = ""

INFO (EXTGRMP-143) : Option DENSITY cells = ""

INFO (EXTGRMP-143) : Option stitch bump cells = ""

INFO (EXTGRMP-143) : Option ignored macros = ""

INFO (EXTGRMP-143) : Option black macros = ""

INFO (EXTGRMP-156) : Layer mappings from the command file.
ME1 --> ME1_C
VI1 --> VIA1
ME2 --> ME2_C
VI2 --> VIA2
ME3 --> ME3_C
VI3 --> VIA3
ME4 --> ME4_C
VI4 --> VIA4
ME5 --> ME5_C
VI5 --> VIA5
ME6 --> ME6_C

INFO (EXTGRMP-276) : Gds/Oasis Layer Map settings were not specified.

INFO (EXTGRMP-548) : Gds/Oasis Fill layer Map settings were not specified.

INFO (EXTGRMP-550) : Gds/Oasis Active Fill layer Map settings were not specified.

INFO (EXTGRMP-562) : HPB layer settings were not specified.

INFO (EXTGRMP-623) : Background density layer mappings were not specified.

INFO (EXTGRMP-144) : There were no layer bias commands for R values.

INFO (EXTGRMP-147) : Layer bias settings for C values were not specified.

INFO (EXTGRMP-149) : Lefcap area scale settings were not specified.

INFO (EXTGRMP-153) : Lefcap edge scale settings were not specified.

INFO (EXTGRMP-151) : Parameter name settings were not specified.

INFO (EXTGRMP-260) : Layer cluster settings were not specified.

INFO (EXTHPY-232) : Preprocessing stage started at Sun Sep  8 10:37:37 2019.

INFO (EXTGRMP-336) : Reading technology data and cell definitions from LEF file:

INFO (EXTGRMP-338) : /cad/dk/umc180/SUS/SUSLIB_UCL_tech.lef

WARNING (EXTGRMP-327) : The LEF parser reported the following warning :
WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version
5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF
file with version 5.6 or later. See file
/cad/dk/umc180/SUS/SUSLIB_UCL_tech.lef at line 3.

WARNING (EXTGRMP-327) : The LEF parser reported the following warning :
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6
and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF
file with version 5.6 or later See file
/cad/dk/umc180/SUS/SUSLIB_UCL_tech.lef at line 397.

WARNING (EXTGRMP-327) : The LEF parser reported the following warning :
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6
and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF
file with version 5.6 or later See file
/cad/dk/umc180/SUS/SUSLIB_UCL_tech.lef at line 406.

WARNING (EXTGRMP-327) : The LEF parser reported the following warning :
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6
and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF
file with version 5.6 or later See file
/cad/dk/umc180/SUS/SUSLIB_UCL_tech.lef at line 415.

WARNING (EXTGRMP-327) : The LEF parser reported the following warning :
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6
and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF
file with version 5.6 or later See file
/cad/dk/umc180/SUS/SUSLIB_UCL_tech.lef at line 424.

WARNING (EXTGRMP-327) : The LEF parser reported the following warning :
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6
and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF
file with version 5.6 or later See file
/cad/dk/umc180/SUS/SUSLIB_UCL_tech.lef at line 433.

WARNING (EXTGRMP-327) : The LEF parser reported the following warning :
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6
and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF
file with version 5.6 or later See file
/cad/dk/umc180/SUS/SUSLIB_UCL_tech.lef at line 442.

WARNING (EXTGRMP-327) : The LEF parser reported the following warning :
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6
and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF
file with version 5.6 or later See file
/cad/dk/umc180/SUS/SUSLIB_UCL_tech.lef at line 451.

WARNING (EXTGRMP-327) : The LEF parser reported the following warning :
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6
and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF
file with version 5.6 or later See file
/cad/dk/umc180/SUS/SUSLIB_UCL_tech.lef at line 460.

WARNING (EXTGRMP-327) : The LEF parser reported the following warning :
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6
and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF
file with version 5.6 or later See file
/cad/dk/umc180/SUS/SUSLIB_UCL_tech.lef at line 469.

WARNING (EXTGRMP-327) : The LEF parser reported the following warning :
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6
and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF
file with version 5.6 or later See file
/cad/dk/umc180/SUS/SUSLIB_UCL_tech.lef at line 478.

INFO (EXTGRMP-338) : /cad/dk/umc180/SUS/SUSLIB_UCL.lef

WARNING (EXTGRMP-184) : Gray-box mode -type lef_obstruction was selected for extraction, but 20
macro definitions did not include any obstruction data. The first 10 were:
 UCL_ANT UCL_CAP5 UCL_CAP6 UCL_CAP7 UCL_CAP8 UCL_CAP9 UCL_FILL UCL_INV
UCL_INV2 UCL_INV_LP
Check the library inputs and log files from library setup to determine
whether there is a problem.

INFO (EXTGRMP-205) : Reading DEF file:
/tmp/innovus_temp_169023_cadence212_moleszkowicz_bkSp3W/tmp_qrc_5Jm0Yx/qrc.def.gz

INFO (EXTGRMP-195) : Line 145: reading VIAS section. Expecting 89.

INFO (EXTGRMP-195) : Line 145: reading VIAS section. Expecting 89.

INFO (EXTGRMP-195) : Line 660: reading COMPONENTS section. Expecting 4652.

INFO (EXTGRMP-195) : Line 660: reading COMPONENTS section. Expecting 4652.

INFO (EXTGRMP-195) : Line 9967: reading PINS section. Expecting 20.

INFO (EXTGRMP-195) : Line 9967: reading PINS section. Expecting 20.

INFO (EXTGRMP-195) : Line 10038: reading SPECIALNETS section. Expecting 4.

INFO (EXTGRMP-195) : Line 10038: reading SPECIALNETS section. Expecting 4.

INFO (EXTGRMP-195) : Line 11725: reading NETS section. Expecting 2094.

INFO (EXTGRMP-195) : Line 11725: reading NETS section. Expecting 2094.

INFO (EXTGRMP-248) : METAL FILL data is not available in DEF file.

INFO (EXTGRMP-207) : Reading DEF file completed successfully.

INFO (EXTGRMP-292) : Checking Command/Tech/License Files. 

INFO (EXTGRMP-281) : Manufacturing Data Information :- 
  DEF/GDS/OASIS/LEF file 
    does NOT contain MetalFill data. 
  Techfile  
    does NOT contain WEE data.     
    does NOT contain Erosion data t=f( density ) 
    does NOT contain R(w) data.    
    does NOT contain R(w, s) data.  
    does NOT contain TC(w) data.    
    does     contain T/B enlargement data. 
    does     contain Floating Metal Fill models. 
    does NOT contain WBE data. 

INFO (EXTGRMP-613) : Turbo Reduction is now turned on by default.

INFO (EXTGRMP-294) : RCs effects computed for this session include :- 
 MetalFill        : OFF 
 WEE Effects      : n/a 
 Erosion Effects  : n/a t=f(density) 
 T/B Enlargements : ON 
 R(w) Effects     : n/a 
 R(w,s) Effects   : n/a 
 TC(w) Effects    : n/a 
Some effects indicate n/a because of non-availability of relevant input
data (or) requested to be off.

INFO (EXTGRMP-3841) : Preparations for RC computations started. 

INFO (EXTGRMP-368) : The extracted temperature is 80, the reference temperature is 25 for the
process WC_rc!

INFO (EXTGRMP-368) : The extracted temperature is 0, the reference temperature is 25 for the
process WC_rc!

INFO (EXTGRMP-3842) : Preparations for RC computations completed successfully. 

INFO (EXTGRMP-211) : Reading geometric data from DEF file:
/tmp/innovus_temp_169023_cadence212_moleszkowicz_bkSp3W/tmp_qrc_5Jm0Yx/qrc.def.gz

INFO (EXTSNZ-133) : 1%

INFO (EXTSNZ-133) : 2%

INFO (EXTSNZ-133) : 3%

INFO (EXTSNZ-133) : 4%

INFO (EXTSNZ-133) : 5%

INFO (EXTSNZ-133) : 6%

INFO (EXTSNZ-133) : 7%

INFO (EXTSNZ-133) : 8%

INFO (EXTSNZ-133) : 9%

INFO (EXTSNZ-133) : 10%

INFO (EXTSNZ-133) : 11%

INFO (EXTSNZ-133) : 12%

INFO (EXTSNZ-133) : 13%

INFO (EXTSNZ-133) : 14%

INFO (EXTSNZ-133) : 15%

INFO (EXTSNZ-133) : 16%

INFO (EXTSNZ-133) : 17%

INFO (EXTSNZ-133) : 18%

INFO (EXTSNZ-133) : 19%

INFO (EXTSNZ-133) : 20%

INFO (EXTSNZ-133) : 21%

INFO (EXTSNZ-133) : 22%

INFO (EXTSNZ-133) : 23%

INFO (EXTSNZ-133) : 24%

INFO (EXTSNZ-133) : 25%

INFO (EXTSNZ-133) : 26%

INFO (EXTSNZ-133) : 27%

INFO (EXTSNZ-133) : 28%

INFO (EXTSNZ-133) : 29%

INFO (EXTSNZ-133) : 30%

INFO (EXTSNZ-133) : 31%

INFO (EXTSNZ-133) : 32%

INFO (EXTSNZ-133) : 33%

INFO (EXTSNZ-133) : 34%

INFO (EXTSNZ-133) : 35%

INFO (EXTSNZ-133) : 36%

INFO (EXTSNZ-133) : 37%

INFO (EXTSNZ-133) : 38%

INFO (EXTSNZ-133) : 39%

INFO (EXTSNZ-133) : 40%

INFO (EXTSNZ-133) : 41%

INFO (EXTSNZ-133) : 42%

INFO (EXTSNZ-133) : 43%

INFO (EXTSNZ-133) : 44%

INFO (EXTSNZ-133) : 45%

INFO (EXTSNZ-133) : 46%

INFO (EXTSNZ-133) : 47%

INFO (EXTSNZ-133) : 48%

INFO (EXTSNZ-133) : 49%

INFO (EXTSNZ-133) : 50%

INFO (EXTSNZ-133) : 51%

INFO (EXTSNZ-133) : 52%

INFO (EXTSNZ-133) : 53%

INFO (EXTSNZ-133) : 54%

INFO (EXTSNZ-133) : 55%

INFO (EXTSNZ-133) : 56%

INFO (EXTSNZ-133) : 57%

INFO (EXTSNZ-133) : 58%

INFO (EXTSNZ-133) : 59%

INFO (EXTSNZ-133) : 60%

INFO (EXTSNZ-133) : 61%

INFO (EXTSNZ-133) : 62%

INFO (EXTSNZ-133) : 63%

INFO (EXTSNZ-133) : 64%

INFO (EXTSNZ-133) : 65%

INFO (EXTSNZ-133) : 66%

INFO (EXTSNZ-133) : 67%

INFO (EXTSNZ-133) : 68%

INFO (EXTSNZ-133) : 69%

INFO (EXTSNZ-133) : 70%

INFO (EXTSNZ-133) : 71%

INFO (EXTSNZ-133) : 72%

INFO (EXTSNZ-133) : 73%

INFO (EXTSNZ-133) : 74%

INFO (EXTSNZ-133) : 75%

INFO (EXTSNZ-133) : 76%

INFO (EXTSNZ-133) : 77%

INFO (EXTSNZ-133) : 78%

INFO (EXTSNZ-133) : 79%

INFO (EXTSNZ-133) : 80%

INFO (EXTSNZ-133) : 81%

INFO (EXTSNZ-133) : 82%

INFO (EXTSNZ-133) : 83%

INFO (EXTSNZ-133) : 84%

INFO (EXTSNZ-133) : 85%

INFO (EXTSNZ-133) : 86%

INFO (EXTSNZ-133) : 87%

INFO (EXTSNZ-133) : 88%

INFO (EXTSNZ-133) : 89%

INFO (EXTSNZ-133) : 90%

INFO (EXTSNZ-133) : 91%

INFO (EXTSNZ-133) : 92%

INFO (EXTSNZ-133) : 93%

INFO (EXTSNZ-133) : 94%

INFO (EXTSNZ-133) : 95%

INFO (EXTSNZ-133) : 96%

INFO (EXTSNZ-133) : 97%

INFO (EXTSNZ-133) : 98%

INFO (EXTSNZ-133) : 99%

INFO (EXTGRMP-213) : Reading geometric data from DEF completed successfully.

INFO (EXTSNZ-133) : 1%

INFO (EXTSNZ-133) : 2%

INFO (EXTSNZ-133) : 3%

INFO (EXTSNZ-133) : 4%

INFO (EXTSNZ-133) : 5%

INFO (EXTSNZ-133) : 6%

INFO (EXTSNZ-133) : 7%

INFO (EXTSNZ-133) : 8%

INFO (EXTSNZ-133) : 9%

INFO (EXTSNZ-133) : 10%

INFO (EXTSNZ-133) : 11%

INFO (EXTSNZ-133) : 12%

INFO (EXTSNZ-133) : 13%

INFO (EXTSNZ-133) : 14%

INFO (EXTSNZ-133) : 15%

INFO (EXTSNZ-133) : 16%

INFO (EXTSNZ-133) : 17%

INFO (EXTSNZ-133) : 18%

INFO (EXTSNZ-133) : 19%

INFO (EXTSNZ-133) : 20%

INFO (EXTSNZ-133) : 21%

INFO (EXTSNZ-133) : 22%

INFO (EXTSNZ-133) : 23%

INFO (EXTSNZ-133) : 24%

INFO (EXTSNZ-133) : 25%

INFO (EXTSNZ-133) : 26%

INFO (EXTSNZ-133) : 27%

INFO (EXTSNZ-133) : 28%

INFO (EXTSNZ-133) : 29%

INFO (EXTSNZ-133) : 30%

INFO (EXTSNZ-133) : 31%

INFO (EXTSNZ-133) : 32%

INFO (EXTSNZ-133) : 33%

INFO (EXTSNZ-133) : 34%

INFO (EXTSNZ-133) : 35%

INFO (EXTSNZ-133) : 36%

INFO (EXTSNZ-133) : 37%

INFO (EXTSNZ-133) : 38%

INFO (EXTSNZ-133) : 39%

INFO (EXTSNZ-133) : 40%

INFO (EXTSNZ-133) : 41%

INFO (EXTSNZ-133) : 42%

INFO (EXTSNZ-133) : 43%

INFO (EXTSNZ-133) : 44%

INFO (EXTSNZ-133) : 45%

INFO (EXTSNZ-133) : 46%

INFO (EXTSNZ-133) : 47%

INFO (EXTSNZ-133) : 48%

INFO (EXTSNZ-133) : 49%

INFO (EXTSNZ-133) : 50%

INFO (EXTSNZ-133) : 51%

INFO (EXTSNZ-133) : 52%

INFO (EXTSNZ-133) : 53%

INFO (EXTSNZ-133) : 54%

INFO (EXTSNZ-133) : 55%

INFO (EXTSNZ-133) : 56%

INFO (EXTSNZ-133) : 57%

INFO (EXTSNZ-133) : 58%

INFO (EXTSNZ-133) : 59%

INFO (EXTSNZ-133) : 60%

INFO (EXTSNZ-133) : 61%

INFO (EXTSNZ-133) : 62%

INFO (EXTSNZ-133) : 63%

INFO (EXTSNZ-133) : 64%

INFO (EXTSNZ-133) : 65%

INFO (EXTSNZ-133) : 66%

INFO (EXTSNZ-133) : 67%

INFO (EXTSNZ-133) : 68%

INFO (EXTSNZ-133) : 69%

INFO (EXTSNZ-133) : 70%

INFO (EXTSNZ-133) : 71%

INFO (EXTSNZ-133) : 72%

INFO (EXTSNZ-133) : 73%

INFO (EXTSNZ-133) : 74%

INFO (EXTSNZ-133) : 75%

INFO (EXTSNZ-133) : 76%

INFO (EXTSNZ-133) : 77%

INFO (EXTSNZ-133) : 78%

INFO (EXTSNZ-133) : 79%

INFO (EXTSNZ-133) : 80%

INFO (EXTSNZ-133) : 81%

INFO (EXTSNZ-133) : 82%

INFO (EXTSNZ-133) : 83%

INFO (EXTSNZ-133) : 84%

INFO (EXTSNZ-133) : 85%

INFO (EXTSNZ-133) : 86%

INFO (EXTSNZ-133) : 87%

INFO (EXTSNZ-133) : 88%

INFO (EXTSNZ-133) : 89%

INFO (EXTSNZ-133) : 90%

INFO (EXTSNZ-133) : 91%

INFO (EXTSNZ-133) : 92%

INFO (EXTSNZ-133) : 93%

INFO (EXTSNZ-133) : 94%

INFO (EXTSNZ-133) : 95%

INFO (EXTSNZ-133) : 96%

INFO (EXTSNZ-133) : 97%

INFO (EXTSNZ-133) : 98%

INFO (EXTSNZ-133) : 99%

INFO (EXTHPY-233) : Preprocessing stage completed successfully at Sun Sep  8 10:37:46 2019.

INFO (EXTHPY-173) : Capacitance extraction started at Sun Sep  8 10:37:46 2019.

INFO (EXTHPY-103) : Extracting capacitance values.

INFO (EXTHPY-104) :    0%

INFO (EXTHPY-104) :    14%

INFO (EXTHPY-104) :    29%

INFO (EXTHPY-104) :    43%

INFO (EXTHPY-104) :    57%

INFO (EXTHPY-104) :    71%

INFO (EXTHPY-104) :    86%

INFO (EXTHPY-104) :    100%

INFO (EXTHPY-174) : Capacitance extraction completed successfully at Sun Sep  8 10:37:55 2019.

INFO (EXTHPY-175) : Output generation started at Sun Sep  8 10:37:55 2019.

INFO (EXTGRMP-103) : Output Driver started at: Sun Sep  8 10:37:56 2019

INFO (EXTSNZ-156) :    0%

INFO (EXTSNZ-156) :    10%

INFO (EXTSNZ-156) :    20%

INFO (EXTSNZ-156) :    30%

INFO (EXTSNZ-156) :    40%

INFO (EXTSNZ-156) :    50%

INFO (EXTSNZ-156) :    60%

INFO (EXTSNZ-156) :    70%

INFO (EXTSNZ-156) :    80%

INFO (EXTSNZ-156) :    90%

INFO (EXTGRMP-103) : Output Driver ended at: Sun Sep  8 10:37:56 2019

WARNING (EXTGRMP-574) : There are 257 unrouted nets. 
Please check file *.incompletenets in your output directory for details. 

INFO (EXTHPY-176) : Output generation completed successfully at Sun Sep  8 10:37:59 2019.

Ending at 2019-Sep-08 10:38:00 (2019-Sep-08 08:38:00 GMT).

 Tool:                    Cadence Quantus QRC Extraction 64-bit
 Version:                 17.1.2-s041 Wed Aug 23 16:57:50 PDT 2017
 IR Build No:             041 
 Techfile:                
    WC_rc
/tmp/innovus_temp_169023_cadence212_moleszkowicz_bkSp3W/tmp_qrc_5Jm0Yx/_qrc_techdir/WC_rc/qrcTechFile
; version: 8.1.3-p004
    WC_rc
/tmp/innovus_temp_169023_cadence212_moleszkowicz_bkSp3W/tmp_qrc_5Jm0Yx/_qrc_techdir/WC_rc/qrcTechFile
; version: 8.1.3-p004 
 License(s) used:         1 of Virtuoso_QRC_Extraction_XL, 1 of
QRC_Advanced_Analysis 
 User Name:               moleszkowicz
 Host Name:               cadence212
 Host OS Release:         Linux 2.6.32-754.6.3.el6.x86_64
 Host OS Version:         #1 SMP Tue Oct 9 17:27:49 UTC 2018
 Run duration:            00:00:03 CPU time, 00:00:23 clock time
 Max (Total) memory used: 1568 MB
 Max (CPU) memory used:   1426 MB
 Max Temp-Directory used: 6 MB
 Nets/hour:               2512K nets/CPU-hr, 327K nets/clock-hr
 Design data:
    Components:           4652
    Phy components:       2863
    Nets:                 2094
    Unconnected pins:     257
 Warning messages:        26
 Error messages:          0

Exit code 0.
Cadence Quantus QRC Extraction completed successfully at 2019-Sep-08
10:38:00 (2019-Sep-08 08:38:00 GMT).
*** qrc completed. ***

SPEF files for RC Corner WC_rc:

SPEF files for RC Corner BC_rc:
Start spef parsing (MEM=1110.66).
SPEF file /tmp/innovus_temp_169023_cadence212_moleszkowicz_bkSp3W/tmp_qrc_5Jm0Yx/mtm_Alu_WC_rc_80.spef.gz.
Number of Resistors     : 22673
Number of Ground Caps   : 18047
Number of Coupling Caps : 5546

SPEF file /tmp/innovus_temp_169023_cadence212_moleszkowicz_bkSp3W/tmp_qrc_5Jm0Yx/mtm_Alu_WC_rc_0.spef.gz.
Number of Resistors     : 22673
Number of Ground Caps   : 18047
Number of Coupling Caps : 5546

End spef parsing (MEM=1100.13 CPU=0:00:00.3 REAL=0:00:00.0).
#@ End verbose source tcl/11_signoff_extraction.tcl
@file(run_pr_auto.tcl) 12: source tcl/12_signoff_timing_check.tcl
#@ Begin verbose source tcl/12_signoff_timing_check.tcl
@file(12_signoff_timing_check.tcl) 6: source tcl/00_common_settings.tcl
#@ Begin verbose source tcl/00_common_settings.tcl
@file(00_common_settings.tcl) 8: set DESIGN mtm_Alu
@file(00_common_settings.tcl) 10: set_db design_process_node 180
Applying the recommended capacitance filtering threshold values for 180nm process node: total_c_th=5, relative_c_th=0.03 and coupling_c_th=3.
	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
	For postRoute extract_rc_effort_level low extraction, the coupling_c_th value will be used only when the extract_rc_cap_filter_mode parameter of the set_db command is set to relative_and_coupling or relative_or_coupling. Default value of extract_rc_cap_filter_mode parameter in postRoute extraction extract_rc_effort_level low is relative_only.
	The accuracy mode for postRoute extract_rc_effort_level low extraction will be set to 'standard'.
	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in postRoute extraction mode is 'low'.
Updating process node dependent CCOpt properties for the 180nm process node.
@file(00_common_settings.tcl) 11: set_db init_design_uniquify {1}
@file(00_common_settings.tcl) 12: set_db route_design_top_routing_layer 3
@file(00_common_settings.tcl) 14: set reportDir ./timingReports
@file(00_common_settings.tcl) 15: set resultDir ./RESULTS_PR
@file(00_common_settings.tcl) 18: foreach {dir} [list $resultDir $reportDir ] {
  if {[expr ! [file exists $dir]]} { file mkdir $dir }
}
#@ End verbose source tcl/00_common_settings.tcl
@file(12_signoff_timing_check.tcl) 11: set_interactive_constraint_modes [all_constraint_modes -active]
standard_cm
@file(12_signoff_timing_check.tcl) 12: set_propagated_clock [all_clocks]
@file(12_signoff_timing_check.tcl) 14: set_db timing_analysis_async_checks async
@file(12_signoff_timing_check.tcl) 17: set_distributed_hosts -local
The timeout for a remote job to respond is 30 seconds.
Submit command for task runs will be: local
@file(12_signoff_timing_check.tcl) 20: set_multi_cpu_usage -local_cpu 1 -remote_host 1 -cpu_per_remote_host 1
@file(12_signoff_timing_check.tcl) 23: time_design_signoff \
    -report_dir $reportDir \
    -report_prefix 12_signoff_time \
    -report_only
*info: Tempus executable from /cad/SSV171/tools/bin

*info: Starting servers to calculate signoff timing ... : (mem=1094.1M)

Started resource monitoring for client processes; see ./host-monitor.log for details.
1 more Tempus_Timing_Signoff_L 17.1 license (total 1 copies) checkout succeeded.
Using only 1 task. Distributed processing performance may be degraded.
/home/student/moleszkowicz/PPCU_VLSI/PPCU_VLSI_2019_projekt_verilog/pr
Connected to cadence212 43235 0 ( PID=180479 )
Refer to child logfile './timingReports/.seco.169023.103803.out/169023_0.log' for details.
ASYNC DV START ************************************
Batch mode processing for view/jobset 'WC_av' finished successfully. Number of views/jobsets remaining for further analysis is '1'.
Refer to child logfile './timingReports/.seco.169023.103803.out/169023_0.log' for details.
Batch mode processing for view/jobset 'BC_av' finished successfully. Number of views/jobsets remaining for further analysis is '0'.
Refer to child logfile './timingReports/.seco.169023.103803.out/169023_0.log' for details.
ASYNC DV END retVal = 0  ************************************
BC_av WC_av
Distributed processing is complete.

*info: Finished calculating signoff timing: (totcpu=0:00:01.0, real=0:00:18.0, totCommandReal=0:00:19.0, mem=1104.0M) 

*info: 1 tpsl used during the creation of ecoTimingDB.

*info: Start generating timing report ... : (mem=1104.0M)

----------------------------------------------------------------------------------
                      time_design_signoff Summary
----------------------------------------------------------------------------------

+--------------------+-----------+-----------+-----------+-----------+-----------+
|     Setup mode     |   all     | reg2reg   |  in2reg   | reg2out   |  in2out   |
+--------------------+-----------+-----------+-----------+-----------+-----------+
|           WNS (ns):|     3.734 |     3.734 |     6.722 |     8.631 |       N/A |
|           TNS (ns):|     0.000 |     0.000 |     0.000 |     0.000 |       N/A |
|    Violating Paths:|         0 |         0 |         0 |         0 |         0 |
+--------------------+-----------+-----------+-----------+-----------+-----------+
|WC_av               |     3.734 |     3.734 |     6.722 |     8.631 |       N/A |
|                    |     0.000 |     0.000 |     0.000 |     0.000 |       N/A |
|                    |         0 |         0 |         0 |         0 |         0 |
+--------------------+-----------+-----------+-----------+-----------+-----------+

+----------------+-------------------------------+------------------+
|                |         Signal nets           |    Clock nets    |
|    DRVs        +------------------+------------+------------------+
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (      0) |          0 |      0 (      0) |
|   max_tran     |      0 (      0) |          0 |      0 (      0) |
|   max_fanout   |      0 (      0) |          0 |      0 (      0) |
+----------------+------------------+------------+------------------+

+--------------------+-----------+-----------+-----------+-----------+-----------+
|      Hold mode     |   all     | reg2reg   |  in2reg   | reg2out   |  in2out   |
+--------------------+-----------+-----------+-----------+-----------+-----------+
|           WNS (ns):|     0.195 |     0.195 |     9.943 |    10.445 |       N/A |
|           TNS (ns):|     0.000 |     0.000 |     0.000 |     0.000 |       N/A |
|    Violating Paths:|         0 |         0 |         0 |         0 |         0 |
+--------------------+-----------+-----------+-----------+-----------+-----------+
|BC_av               |     0.195 |     0.195 |     9.943 |    10.445 |       N/A |
|                    |     0.000 |     0.000 |     0.000 |     0.000 |       N/A |
|                    |         0 |         0 |         0 |         0 |         0 |
+--------------------+-----------+-----------+-----------+-----------+-----------+


*info: End generating timing report: (totcpu=0:00:00.0, real=0:00:00.0, totCommandReal=0:00:19.0, mem=1136.1M) 

UM: Capturing floorplan image ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          9.00 |         28.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 9.00, normalized total congestion hotspot area = 28.00 (area is in unit of 4 std-cell row bins)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:         28.05             45          0.000 ns          3.734 ns  signoff_time_design
#@ End verbose source tcl/12_signoff_timing_check.tcl
@file(run_pr_auto.tcl) 17: source tcl/14_signoff_drc_lvs.tcl
#@ Begin verbose source tcl/14_signoff_drc_lvs.tcl
@file(14_signoff_drc_lvs.tcl) 6: source tcl/00_common_settings.tcl
#@ Begin verbose source tcl/00_common_settings.tcl
@file(00_common_settings.tcl) 8: set DESIGN mtm_Alu
@file(00_common_settings.tcl) 10: set_db design_process_node 180
Applying the recommended capacitance filtering threshold values for 180nm process node: total_c_th=5, relative_c_th=0.03 and coupling_c_th=3.
	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
	For postRoute extract_rc_effort_level low extraction, the coupling_c_th value will be used only when the extract_rc_cap_filter_mode parameter of the set_db command is set to relative_and_coupling or relative_or_coupling. Default value of extract_rc_cap_filter_mode parameter in postRoute extraction extract_rc_effort_level low is relative_only.
	The accuracy mode for postRoute extract_rc_effort_level low extraction will be set to 'standard'.
	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in postRoute extraction mode is 'low'.
Updating process node dependent CCOpt properties for the 180nm process node.
@file(00_common_settings.tcl) 11: set_db init_design_uniquify {1}
@file(00_common_settings.tcl) 12: set_db route_design_top_routing_layer 3
@file(00_common_settings.tcl) 14: set reportDir ./timingReports
@file(00_common_settings.tcl) 15: set resultDir ./RESULTS_PR
@file(00_common_settings.tcl) 18: foreach {dir} [list $resultDir $reportDir ] {
  if {[expr ! [file exists $dir]]} { file mkdir $dir }
}
#@ End verbose source tcl/00_common_settings.tcl
@file(14_signoff_drc_lvs.tcl) 9: check_drc           -out_file $reportDir/14_check_drc.rpt
#-report ./timingReports/14_check_drc.rpt # string, default="", user setting
 *** Starting Verify DRC (MEM: 1162.1) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading
  VERIFY DRC ...... Sub-Area: {0.000 0.000 165.120 165.120} 1 of 4
  VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {165.120 0.000 325.120 165.120} 2 of 4
  VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {0.000 165.120 165.120 323.200} 3 of 4
  VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {165.120 165.120 325.120 323.200} 4 of 4
  VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU: 0:00:00.5  ELAPSED TIME: 0.00  MEM: 0.0M) ***

@file(14_signoff_drc_lvs.tcl) 12: check_connectivity  -out_file $reportDir/14_check_connectivity.rpt
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Sun Sep  8 10:38:22 2019

Design Name: mtm_Alu
Database Units: 1000
Design Boundary: (0.0000, 0.0000) (325.1200, 323.2000)
Error Limit = 1000; Warning Limit = 50
Check all nets

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Sun Sep  8 10:38:22 2019
Time Elapsed: 0:00:00.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.1  MEM: 0.000M)

#@ End verbose source tcl/14_signoff_drc_lvs.tcl
@file(run_pr_auto.tcl) 18: source tcl/15_final_data_save.tcl
#@ Begin verbose source tcl/15_final_data_save.tcl
@file(15_final_data_save.tcl) 6: source tcl/00_common_settings.tcl
#@ Begin verbose source tcl/00_common_settings.tcl
@file(00_common_settings.tcl) 8: set DESIGN mtm_Alu
@file(00_common_settings.tcl) 10: set_db design_process_node 180
Applying the recommended capacitance filtering threshold values for 180nm process node: total_c_th=5, relative_c_th=0.03 and coupling_c_th=3.
	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
	For postRoute extract_rc_effort_level low extraction, the coupling_c_th value will be used only when the extract_rc_cap_filter_mode parameter of the set_db command is set to relative_and_coupling or relative_or_coupling. Default value of extract_rc_cap_filter_mode parameter in postRoute extraction extract_rc_effort_level low is relative_only.
	The accuracy mode for postRoute extract_rc_effort_level low extraction will be set to 'standard'.
	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in postRoute extraction mode is 'low'.
Updating process node dependent CCOpt properties for the 180nm process node.
@file(00_common_settings.tcl) 11: set_db init_design_uniquify {1}
@file(00_common_settings.tcl) 12: set_db route_design_top_routing_layer 3
@file(00_common_settings.tcl) 14: set reportDir ./timingReports
@file(00_common_settings.tcl) 15: set resultDir ./RESULTS_PR
@file(00_common_settings.tcl) 18: foreach {dir} [list $resultDir $reportDir ] {
  if {[expr ! [file exists $dir]]} { file mkdir $dir }
}
#@ End verbose source tcl/00_common_settings.tcl
@file(15_final_data_save.tcl) 9: report_qor -format html -file $reportDir/15_qor.html
@file(15_final_data_save.tcl) 12: report_area -out_file $reportDir/15_area.rpt
@file(15_final_data_save.tcl) 20: write_db $resultDir/${DESIGN}_innovus
#% Begin write_db save design ... (date=09/08 10:38:22, mem=885.0M)
The in-memory database contained RC information but was not saved. To save 
the RC information, use write_db's -rc_extract option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
% Begin Save netlist data ... (date=09/08 10:38:22, mem=885.7M)
Writing Binary DB to ./RESULTS_PR/mtm_Alu_innovus/mtm_Alu.v.bin in single-threaded mode...
% End Save netlist data ... (date=09/08 10:38:22, total cpu=0:00:00.0, real=0:00:00.0, peak res=885.8M, current mem=885.8M)
% Begin Save AAE data ... (date=09/08 10:38:22, mem=885.8M)
Saving AAE Data ...
% End Save AAE data ... (date=09/08 10:38:22, total cpu=0:00:00.0, real=0:00:00.0, peak res=885.8M, current mem=885.8M)
% Begin Save clock tree data ... (date=09/08 10:38:22, mem=885.8M)
% End Save clock tree data ... (date=09/08 10:38:22, total cpu=0:00:00.0, real=0:00:00.0, peak res=885.8M, current mem=885.8M)
Saving preference file ./RESULTS_PR/mtm_Alu_innovus/gui.pref.tcl ...
Saving mode setting ...
Saving root attributes to be loaded post write_db ...
Saving global file ...
Saving root attributes to be loaded previous write_db ...
% Begin Save floorplan data ... (date=09/08 10:38:23, mem=895.1M)
Saving floorplan file ...
% End Save floorplan data ... (date=09/08 10:38:23, total cpu=0:00:00.0, real=0:00:00.0, peak res=895.1M, current mem=895.1M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=09/08 10:38:23, mem=895.1M)
** Saving stdCellPlacement_binary (version# 1) ...
% End Save placement data ... (date=09/08 10:38:23, total cpu=0:00:00.0, real=0:00:00.0, peak res=895.1M, current mem=895.1M)
% Begin Save routing data ... (date=09/08 10:38:23, mem=895.1M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1163.3M) ***
% End Save routing data ... (date=09/08 10:38:23, total cpu=0:00:00.1, real=0:00:00.0, peak res=895.1M, current mem=895.1M)
Saving property file ./RESULTS_PR/mtm_Alu_innovus/mtm_Alu.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1163.3M) ***
#Saving pin access info...
#
% Begin Save power constraints data ... (date=09/08 10:38:23, mem=895.1M)
% End Save power constraints data ... (date=09/08 10:38:23, total cpu=0:00:00.0, real=0:00:00.0, peak res=895.1M, current mem=895.1M)
Saving preRoute extracted patterns in file './RESULTS_PR/mtm_Alu_innovus/mtm_Alu.techData.gz' ...
WC_rc BC_rc
Generated self-contained design mtm_Alu_innovus
#% End write_db save design ... (date=09/08 10:38:23, total cpu=0:00:00.8, real=0:00:01.0, peak res=895.1M, current mem=880.0M)
*** Message Summary: 0 warning(s), 0 error(s)

@file(15_final_data_save.tcl) 23: write_sdf \
    -edges noedge \
    -max_view WC_av \
    -min_view BC_av \
    $resultDir/${DESIGN}.sdf.gz
**WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_parallel_arcs'. This setting is recommended for generating SDF for functional  simulation applications.
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: mtm_Alu
# Design Mode: 180nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1223.39)
Total number of fetched objects 2094
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 2099,  100.0 percent of the nets selected for SI analysis
Total number of fetched objects 2094
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 2099,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1255.16 CPU=0:00:01.6 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1255.16 CPU=0:00:01.7 REAL=0:00:01.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1255.2M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1255.2M)
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1263.23)
Glitch Analysis: View WC_av -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_av -- Total Number of Nets Analyzed = 0. 
Total number of fetched objects 2094
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 2099,  0.0 percent of the nets selected for SI analysis
Glitch Analysis: View BC_av -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View BC_av -- Total Number of Nets Analyzed = 20. 
Total number of fetched objects 2094
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 2099,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1263.23 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1263.23 CPU=0:00:00.1 REAL=0:00:00.0)
**WARN: (SDF-802):	The sum of the Setup and Hold sides of the SETUPHOLD check on pin u_mtm_Alu_deserializer/CTL_reg\[6\]/RES is negative - which is illegal in SDF V3.0. The negative side of the SETUPHOLD will be postively adjusted so that the resulting sum is zero. This will result in a more conservative analysis of the adjusted check.  Negative SETUPHOLD sums maybe an indication of a characterization problem in your timing libraries. You can set the timing global timing_write_sdf_allow_negative_setuphold_sum to 'true' to loosen this restriction.
@file(15_final_data_save.tcl) 46: write_netlist $resultDir/${DESIGN}.noPower.v.gz
Writing Netlist "./RESULTS_PR/mtm_Alu.noPower.v.gz" ...
@file(15_final_data_save.tcl) 58: set_db write_stream_label_all_pin_shape true
@file(15_final_data_save.tcl) 59: set_db write_stream_check_map_file true
@file(15_final_data_save.tcl) 60: write_stream $resultDir/${DESIGN}.gds.gz -map_file /cad/dk/umc180/SUS/UMC_18_CMOS.layermap
Parse map file...
**ERROR: (IMPOGDS-1556):	 Line 324: Incorrect map            
....Check the number of fields on this line
Writing GDSII file ...
	****** db unit per micron = 1000 ******
	****** output gds2 file unit per micron = 1000 ******
	****** unit scaling factor = 1 ******
Output for instance
Output for bump
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation
Statistics for GDS generated (version 3)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    46                        LEFOVERLAP
    46                               ME1
    101                              ME1
    47                               VI1
    48                               ME2
    102                              ME2
    49                               VI2
    50                               ME3
    103                              ME3
    51                               VI3
    52                               ME4
    104                              ME4
    53                               VI4
    54                               ME5
    105                              ME5
    55                               VI5
    56                               ME6
    106                              ME6


Stream Out Information Processed for GDS version 3:
Units: 1000 DBU

Object                             Count
----------------------------------------
Instances                           4652

Ports/Pins                            20
    metal layer ME3                    4
    metal layer ME4                   16

Nets                               23936
    metal layer ME1                   28
    metal layer ME2                14241
    metal layer ME3                 9667

    Via Instances                   8878

Special Nets                         464
    metal layer ME1                  444
    metal layer ME3                    8
    metal layer ME4                   10
    metal layer ME5                    2

    Via Instances                   1208

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Text                                   0


Blockages                              0


Custom Text                            0


Custom Box                             0

Trim Metal                             0

------------------------------------------------------------
The below objects exist in innovus database, but they are not 
mapped to gds file, please verify the layer map file to 
confirm it is expected.:
Lef Layer Name      Object Type                      Comment
------------------------------------------------------------


------------------------------------------------------------
The below objects exist in innovus database, but they are not 
streamed out to gds file.:
Object                             Count
------------------------------------------------------------

Ports/Pins                             0

Nets                                   0

    Via Instances                      0

Special Nets                           0

    Via Instances                      0

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Vias                                   0

Text                                   0

Blockages                              0

Custom                                 0

Trim Metal                             0

######Streamout is finished!
#@ End verbose source tcl/15_final_data_save.tcl
@file(run_pr_auto.tcl) 19: exit

*** Memory Usage v#1 (Current mem = 1155.812M, initial mem = 242.367M) ***
*** Message Summary: 6434 warning(s), 1 error(s)

--- Ending "Innovus" (totcpu=0:03:11, real=0:03:37, mem=1155.8M) ---
