<profile>

<section name = "Vitis HLS Report for 'EQ_Pipeline_VITIS_LOOP_98_1'" level="0">
<item name = "Date">Fri Sep 12 02:19:37 2025
</item>
<item name = "Version">2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)</item>
<item name = "Project">EQ_HLS</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.508 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">2, 2046, 20.000 ns, 20.460 us, 2, 2046, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_98_1">0, 2044, 4, 4, 1, 0 ~ 511, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 99, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 198, -</column>
<column name="Register">-, -, 109, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln98_fu_324_p2">+, 0, 0, 13, 10, 1</column>
<column name="grp_fu_160_p2">-, 0, 0, 13, 10, 10</column>
<column name="and_ln108_fu_210_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln112_fu_222_p2">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln104_fu_204_p2">icmp, 0, 0, 11, 10, 1</column>
<column name="icmp_ln108_fu_186_p2">icmp, 0, 0, 11, 10, 3</column>
<column name="icmp_ln112_fu_192_p2">icmp, 0, 0, 11, 10, 5</column>
<column name="icmp_ln116_fu_198_p2">icmp, 0, 0, 11, 10, 6</column>
<column name="icmp_ln98_fu_172_p2">icmp, 0, 0, 11, 10, 10</column>
<column name="or_ln112_1_fu_250_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln112_fu_236_p2">or, 0, 0, 2, 1, 1</column>
<column name="mode_fu_256_p3">select, 0, 0, 3, 1, 3</column>
<column name="select_ln112_1_fu_242_p3">select, 0, 0, 3, 1, 3</column>
<column name="select_ln112_fu_228_p3">select, 0, 0, 2, 1, 1</column>
<column name="xor_ln108_fu_216_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">25, 5, 1, 5</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_5">9, 2, 10, 20</column>
<column name="buf_im_V_address0">48, 9, 10, 90</column>
<column name="buf_im_V_d0">25, 5, 40, 200</column>
<column name="buf_re_V_address0">48, 9, 10, 90</column>
<column name="buf_re_V_d0">25, 5, 40, 200</column>
<column name="i_fu_50">9, 2, 10, 20</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="buf_im_V_addr_1_reg_395">10, 0, 10, 0</column>
<column name="buf_im_V_addr_2_reg_365">10, 0, 10, 0</column>
<column name="buf_im_V_addr_3_reg_385">10, 0, 10, 0</column>
<column name="buf_im_V_addr_reg_375">10, 0, 10, 0</column>
<column name="buf_re_V_addr_1_reg_390">10, 0, 10, 0</column>
<column name="buf_re_V_addr_2_reg_360">10, 0, 10, 0</column>
<column name="buf_re_V_addr_3_reg_380">10, 0, 10, 0</column>
<column name="buf_re_V_addr_reg_370">10, 0, 10, 0</column>
<column name="i_5_reg_346">10, 0, 10, 0</column>
<column name="i_fu_50">10, 0, 10, 0</column>
<column name="icmp_ln98_reg_352">1, 0, 1, 0</column>
<column name="mode_reg_356">3, 0, 3, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, EQ_Pipeline_VITIS_LOOP_98_1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, EQ_Pipeline_VITIS_LOOP_98_1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, EQ_Pipeline_VITIS_LOOP_98_1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, EQ_Pipeline_VITIS_LOOP_98_1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, EQ_Pipeline_VITIS_LOOP_98_1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, EQ_Pipeline_VITIS_LOOP_98_1, return value</column>
<column name="p_lshr_f6_cast">in, 10, ap_none, p_lshr_f6_cast, scalar</column>
<column name="buf_re_V_address0">out, 10, ap_memory, buf_re_V, array</column>
<column name="buf_re_V_ce0">out, 1, ap_memory, buf_re_V, array</column>
<column name="buf_re_V_we0">out, 1, ap_memory, buf_re_V, array</column>
<column name="buf_re_V_d0">out, 40, ap_memory, buf_re_V, array</column>
<column name="buf_re_V_q0">in, 40, ap_memory, buf_re_V, array</column>
<column name="buf_im_V_address0">out, 10, ap_memory, buf_im_V, array</column>
<column name="buf_im_V_ce0">out, 1, ap_memory, buf_im_V, array</column>
<column name="buf_im_V_we0">out, 1, ap_memory, buf_im_V, array</column>
<column name="buf_im_V_d0">out, 40, ap_memory, buf_im_V, array</column>
<column name="buf_im_V_q0">in, 40, ap_memory, buf_im_V, array</column>
<column name="trunc_ln10">in, 10, ap_none, trunc_ln10, scalar</column>
</table>
</item>
</section>
</profile>
