Release 8.1i - xst I.24
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to ./xst/projnav.tmp
CPU : 0.00 / 0.10 s | Elapsed : 0.00 / 1.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.10 s | Elapsed : 0.00 / 1.00 s
 
--> Reading design: fifo.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) HDL Analysis
  4) HDL Synthesis
     4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
     5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Final Report
     7.1) Device utilization summary
     7.2) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "fifo.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "fifo"
Output Format                      : NGC
Target Device                      : xc3s100e-4-vq100

---- Source Options
Top Module Name                    : fifo
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : NO
RTL Output                         : Yes
Global Optimization                : AllClockNets
Write Timing Constraints           : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
Slice Utilization Ratio Delta      : 5

---- Other Options
lso                                : fifo.lso
Read Cores                         : YES
cross_clock_analysis               : NO
verilog2001                        : YES
safe_implementation                : No
Optimize Instantiated Primitives   : NO
use_clock_enable                   : Yes
use_sync_set                       : Yes
use_sync_reset                     : Yes

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "fifo.v" in library work
Module <fifo> compiled
No errors in compilation
Analysis of file <"fifo.prj"> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <fifo>.
WARNING:Xst:905 - "fifo.v" line 43: The signals <wr_en, rd_en, thresh_in> are missing in the sensitivity list of always block.
INFO:Xst:1433 - Contents of array <buf_mem> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
Module <fifo> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================
INFO:Xst:1304 - Contents of register <rd_ptr> in unit <fifo> never changes during circuit operation. The register is replaced by logic.

Synthesizing Unit <fifo>.
    Related source file is "fifo.v".
    Found 8-bit register for signal <buf_out>.
    Found 8-bit comparator lessequal for signal <thresh_out>.
    Found 8-bit up counter for signal <fifo_counter>.
    Found 8-bit 64-to-1 multiplexer for signal <$COND_1>.
    Found 8-bit 64-to-1 multiplexer for signal <$n0000> created at line 79.
    Found 7-bit adder for signal <$n0068> created at line 101.
    Found 8-bit comparator greatequal for signal <$n0069> created at line 46.
    Found 8-bit comparator lessequal for signal <$n0070> created at line 47.
    Found 512-bit register for signal <buf_mem>.
    Found 7-bit register for signal <rd_ptr>.
    Found 7-bit register for signal <wr_ptr>.
INFO:Xst:738 - HDL ADVISOR - 512 flip-flops were inferred for signal <buf_mem>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred   2 Counter(s).
	inferred 534 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   3 Comparator(s).
	inferred  16 Multiplexer(s).
Unit <fifo> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 7-bit adder                                           : 1
# Counters                                             : 2
 8-bit down counter                                    : 1
 8-bit up counter                                      : 1
# Registers                                            : 67
 7-bit register                                        : 2
 8-bit register                                        : 65
# Comparators                                          : 3
 8-bit comparator greatequal                           : 1
 8-bit comparator lessequal                            : 2
# Multiplexers                                         : 2
 8-bit 64-to-1 multiplexer                             : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1426 - The value init of the FF/Latch rd_ptr_0 hinder the constant cleaning in the block fifo.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1710 - FF/Latch  <rd_ptr_1> (without init value) has a constant value of 0 in block <fifo>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <rd_ptr_2> (without init value) has a constant value of 0 in block <fifo>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <rd_ptr_3> (without init value) has a constant value of 0 in block <fifo>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <rd_ptr_4> (without init value) has a constant value of 0 in block <fifo>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <rd_ptr_5> (without init value) has a constant value of 0 in block <fifo>.
WARNING:Xst:1291 - FF/Latch <rd_ptr_6> is unconnected in block <fifo>.
WARNING:Xst:1291 - FF/Latch <wr_ptr_6> is unconnected in block <fifo>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 7-bit adder                                           : 1
# Counters                                             : 2
 8-bit down counter                                    : 1
 8-bit up counter                                      : 1
# Registers                                            : 527
 Flip-Flops                                            : 527
# Comparators                                          : 3
 8-bit comparator greatequal                           : 1
 8-bit comparator lessequal                            : 2
# Multiplexers                                         : 2
 8-bit 64-to-1 multiplexer                             : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

ERROR:Xst:528 - Multi-source in Unit <fifo> on signal <rd_ptr<5>>
Sources are: 
   Signal <rd_ptr<1>> in Unit <fifo> is assigned to GND
   Signal <N0> in Unit <fifo> is assigned to GND
   Signal <rd_ptr<2>> in Unit <fifo> is assigned to GND
   Signal <rd_ptr<3>> in Unit <fifo> is assigned to GND
   Signal <rd_ptr<4>> in Unit <fifo> is assigned to GND
   Signal <rd_ptr<5>> in Unit <fifo> is assigned to GND

ERROR:Xst:528 - Multi-source in Unit <fifo> on signal <rd_ptr<0>>
Sources are: 
   Output signal of FDE instance <rd_ptr_0>
   Signal <rd_ptr<0>> in Unit <fifo> is assigned to GND
CPU : 1.33 / 1.46 s | Elapsed : 1.00 / 2.00 s
 
--> 

Total memory usage is 144596 kilobytes

Number of errors   :    2 (   0 filtered)
Number of warnings :    9 (   0 filtered)
Number of infos    :    3 (   0 filtered)

