
// Verilog stimulus file.
// Please do not create a module in this file.


// Default verilog stimulus. 

initial 
$monitor ($time," A=%b, B=%b, C=%b, SUM=%b, CARRY=%b", A, B, C, SUM, CARRY); 


initial
begin 

   A = 4'b0;
   B = 4'b0;
   C = 1'b0;

#50 A=4'b1111; B=4'b1111; C=1'b0;		//ABC=1111 1111 0
#50 A=4'b1010; B=4'b1010; C=1'b1;		//ABC=1010 1010 1
#50 A=4'b0101; B=4'b0101; C=1'b1;		//ABC=0101 0101 1

end
