
ise_motor_driver_ip.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000018  00800100  000009aa  00000a3e  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000009aa  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000410  00800118  00800118  00000a56  2**0
                  ALLOC
  3 .stab         00000c84  00000000  00000000  00000a58  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      000001b6  00000000  00000000  000016dc  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000180  00000000  00000000  00001898  2**3
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00001132  00000000  00000000  00001a18  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000007ba  00000000  00000000  00002b4a  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000bbf  00000000  00000000  00003304  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000280  00000000  00000000  00003ec4  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    0000054c  00000000  00000000  00004144  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    0000083d  00000000  00000000  00004690  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000030  00000000  00000000  00004ecd  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 34 00 	jmp	0x68	; 0x68 <__ctors_end>
   4:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
   8:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
   c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  10:	0c 94 fa 00 	jmp	0x1f4	; 0x1f4 <__vector_4>
  14:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  18:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  1c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  20:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  24:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  28:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  2c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  30:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  34:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  38:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  3c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  40:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  44:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  48:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  4c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  50:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  54:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  58:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  5c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  60:	0c 94 6c 00 	jmp	0xd8	; 0xd8 <__vector_24>
  64:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>

00000068 <__ctors_end>:
  68:	11 24       	eor	r1, r1
  6a:	1f be       	out	0x3f, r1	; 63
  6c:	cf ef       	ldi	r28, 0xFF	; 255
  6e:	d8 e0       	ldi	r29, 0x08	; 8
  70:	de bf       	out	0x3e, r29	; 62
  72:	cd bf       	out	0x3d, r28	; 61

00000074 <__do_copy_data>:
  74:	11 e0       	ldi	r17, 0x01	; 1
  76:	a0 e0       	ldi	r26, 0x00	; 0
  78:	b1 e0       	ldi	r27, 0x01	; 1
  7a:	ea ea       	ldi	r30, 0xAA	; 170
  7c:	f9 e0       	ldi	r31, 0x09	; 9
  7e:	02 c0       	rjmp	.+4      	; 0x84 <__do_copy_data+0x10>
  80:	05 90       	lpm	r0, Z+
  82:	0d 92       	st	X+, r0
  84:	a8 31       	cpi	r26, 0x18	; 24
  86:	b1 07       	cpc	r27, r17
  88:	d9 f7       	brne	.-10     	; 0x80 <__do_copy_data+0xc>

0000008a <__do_clear_bss>:
  8a:	15 e0       	ldi	r17, 0x05	; 5
  8c:	a8 e1       	ldi	r26, 0x18	; 24
  8e:	b1 e0       	ldi	r27, 0x01	; 1
  90:	01 c0       	rjmp	.+2      	; 0x94 <.do_clear_bss_start>

00000092 <.do_clear_bss_loop>:
  92:	1d 92       	st	X+, r1

00000094 <.do_clear_bss_start>:
  94:	a8 32       	cpi	r26, 0x28	; 40
  96:	b1 07       	cpc	r27, r17
  98:	e1 f7       	brne	.-8      	; 0x92 <.do_clear_bss_loop>
  9a:	0e 94 61 01 	call	0x2c2	; 0x2c2 <main>
  9e:	0c 94 d3 04 	jmp	0x9a6	; 0x9a6 <_exit>

000000a2 <__bad_interrupt>:
  a2:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000a6 <_Z16I2C_setCallbacksPFvhEPFvvE>:
static void (*I2C_recv)(uint8_t);
static void (*I2C_req)();

void I2C_setCallbacks(void (*recv)(uint8_t), void (*req)())
{
	I2C_recv = recv;
  a6:	90 93 19 01 	sts	0x0119, r25
  aa:	80 93 18 01 	sts	0x0118, r24
	I2C_req = req;
  ae:	70 93 1b 01 	sts	0x011B, r23
  b2:	60 93 1a 01 	sts	0x011A, r22
}
  b6:	08 95       	ret

000000b8 <_Z8I2C_inith>:

void I2C_init(uint8_t address)
{
	cli();
  b8:	f8 94       	cli
	// load address into TWI address register
	TWAR = address << 1;
  ba:	88 0f       	add	r24, r24
  bc:	80 93 ba 00 	sts	0x00BA, r24
	// set the TWCR to enable address matching and enable TWI, clear TWINT, enable TWI interrupt
	TWCR = (1<<TWIE) | (1<<TWEA) | (1<<TWINT) | (1<<TWEN);
  c0:	85 ec       	ldi	r24, 0xC5	; 197
  c2:	80 93 bc 00 	sts	0x00BC, r24
	sei();
  c6:	78 94       	sei
}
  c8:	08 95       	ret

000000ca <_Z8I2C_stopv>:

void I2C_stop(void)
{
	// clear acknowledge and enable bits
	cli();
  ca:	f8 94       	cli
	TWCR = 0;
  cc:	10 92 bc 00 	sts	0x00BC, r1
	TWAR = 0;
  d0:	10 92 ba 00 	sts	0x00BA, r1
	sei();
  d4:	78 94       	sei
}
  d6:	08 95       	ret

000000d8 <__vector_24>:

ISR(TWI_vect)
{
  d8:	1f 92       	push	r1
  da:	0f 92       	push	r0
  dc:	0f b6       	in	r0, 0x3f	; 63
  de:	0f 92       	push	r0
  e0:	11 24       	eor	r1, r1
  e2:	2f 93       	push	r18
  e4:	3f 93       	push	r19
  e6:	4f 93       	push	r20
  e8:	5f 93       	push	r21
  ea:	6f 93       	push	r22
  ec:	7f 93       	push	r23
  ee:	8f 93       	push	r24
  f0:	9f 93       	push	r25
  f2:	af 93       	push	r26
  f4:	bf 93       	push	r27
  f6:	ef 93       	push	r30
  f8:	ff 93       	push	r31
	switch(TW_STATUS)
  fa:	80 91 b9 00 	lds	r24, 0x00B9
  fe:	90 e0       	ldi	r25, 0x00	; 0
 100:	88 7f       	andi	r24, 0xF8	; 248
 102:	90 70       	andi	r25, 0x00	; 0
 104:	80 38       	cpi	r24, 0x80	; 128
 106:	91 05       	cpc	r25, r1
 108:	69 f0       	breq	.+26     	; 0x124 <__vector_24+0x4c>
 10a:	81 38       	cpi	r24, 0x81	; 129
 10c:	91 05       	cpc	r25, r1
 10e:	1c f4       	brge	.+6      	; 0x116 <__vector_24+0x3e>
 110:	00 97       	sbiw	r24, 0x00	; 0
 112:	29 f1       	breq	.+74     	; 0x15e <__vector_24+0x86>
 114:	2a c0       	rjmp	.+84     	; 0x16a <__vector_24+0x92>
 116:	88 3a       	cpi	r24, 0xA8	; 168
 118:	91 05       	cpc	r25, r1
 11a:	79 f0       	breq	.+30     	; 0x13a <__vector_24+0x62>
 11c:	88 3b       	cpi	r24, 0xB8	; 184
 11e:	91 05       	cpc	r25, r1
 120:	21 f5       	brne	.+72     	; 0x16a <__vector_24+0x92>
 122:	14 c0       	rjmp	.+40     	; 0x14c <__vector_24+0x74>
	{
		case TW_SR_DATA_ACK:
		// received data from master, call the receive callback
		I2C_recv(TWDR);
 124:	80 91 bb 00 	lds	r24, 0x00BB
 128:	e0 91 18 01 	lds	r30, 0x0118
 12c:	f0 91 19 01 	lds	r31, 0x0119
 130:	09 95       	icall
		TWCR = (1<<TWIE) | (1<<TWINT) | (1<<TWEA) | (1<<TWEN);
 132:	85 ec       	ldi	r24, 0xC5	; 197
 134:	80 93 bc 00 	sts	0x00BC, r24
		break;
 138:	1b c0       	rjmp	.+54     	; 0x170 <__vector_24+0x98>
		case TW_ST_SLA_ACK:
		// master is requesting data, call the request callback
		I2C_req();
 13a:	e0 91 1a 01 	lds	r30, 0x011A
 13e:	f0 91 1b 01 	lds	r31, 0x011B
 142:	09 95       	icall
		TWCR = (1<<TWIE) | (1<<TWINT) | (1<<TWEA) | (1<<TWEN);
 144:	85 ec       	ldi	r24, 0xC5	; 197
 146:	80 93 bc 00 	sts	0x00BC, r24
		break;
 14a:	12 c0       	rjmp	.+36     	; 0x170 <__vector_24+0x98>
		case TW_ST_DATA_ACK:
		// master is requesting data, call the request callback
		I2C_req();
 14c:	e0 91 1a 01 	lds	r30, 0x011A
 150:	f0 91 1b 01 	lds	r31, 0x011B
 154:	09 95       	icall
		TWCR = (1<<TWIE) | (1<<TWINT) | (1<<TWEA) | (1<<TWEN);
 156:	85 ec       	ldi	r24, 0xC5	; 197
 158:	80 93 bc 00 	sts	0x00BC, r24
		break;
 15c:	09 c0       	rjmp	.+18     	; 0x170 <__vector_24+0x98>
		case TW_BUS_ERROR:
		// some sort of erroneous state, prepare TWI to be readdressed
		TWCR = 0;
 15e:	ec eb       	ldi	r30, 0xBC	; 188
 160:	f0 e0       	ldi	r31, 0x00	; 0
 162:	10 82       	st	Z, r1
		TWCR = (1<<TWIE) | (1<<TWINT) | (1<<TWEA) | (1<<TWEN);
 164:	85 ec       	ldi	r24, 0xC5	; 197
 166:	80 83       	st	Z, r24
		break;
 168:	03 c0       	rjmp	.+6      	; 0x170 <__vector_24+0x98>
		default:
		TWCR = (1<<TWIE) | (1<<TWINT) | (1<<TWEA) | (1<<TWEN);
 16a:	85 ec       	ldi	r24, 0xC5	; 197
 16c:	80 93 bc 00 	sts	0x00BC, r24
		break;
	}
}
 170:	ff 91       	pop	r31
 172:	ef 91       	pop	r30
 174:	bf 91       	pop	r27
 176:	af 91       	pop	r26
 178:	9f 91       	pop	r25
 17a:	8f 91       	pop	r24
 17c:	7f 91       	pop	r23
 17e:	6f 91       	pop	r22
 180:	5f 91       	pop	r21
 182:	4f 91       	pop	r20
 184:	3f 91       	pop	r19
 186:	2f 91       	pop	r18
 188:	0f 90       	pop	r0
 18a:	0f be       	out	0x3f, r0	; 63
 18c:	0f 90       	pop	r0
 18e:	1f 90       	pop	r1
 190:	18 95       	reti

00000192 <_Z15i2c_received_cbPc>:

volatile long count = 0;
volatile int pw = 50;

void i2c_received_cb(char* str) {
}
 192:	08 95       	ret

00000194 <_Z14i2c_request_cbPc>:

void i2c_request_cb(char* buf) {
	// set TI2C_buf_send.str_buf
	//strcpy(buf, "Hello World\n");
	sprintf(buf,"hi %ld %d aaaaaaaaaaa",count, pw);
 194:	40 91 1c 01 	lds	r20, 0x011C
 198:	50 91 1d 01 	lds	r21, 0x011D
 19c:	60 91 1e 01 	lds	r22, 0x011E
 1a0:	70 91 1f 01 	lds	r23, 0x011F
 1a4:	20 91 16 01 	lds	r18, 0x0116
 1a8:	30 91 17 01 	lds	r19, 0x0117
 1ac:	ad b7       	in	r26, 0x3d	; 61
 1ae:	be b7       	in	r27, 0x3e	; 62
 1b0:	1a 97       	sbiw	r26, 0x0a	; 10
 1b2:	0f b6       	in	r0, 0x3f	; 63
 1b4:	f8 94       	cli
 1b6:	be bf       	out	0x3e, r27	; 62
 1b8:	0f be       	out	0x3f, r0	; 63
 1ba:	ad bf       	out	0x3d, r26	; 61
 1bc:	ed b7       	in	r30, 0x3d	; 61
 1be:	fe b7       	in	r31, 0x3e	; 62
 1c0:	31 96       	adiw	r30, 0x01	; 1
 1c2:	12 96       	adiw	r26, 0x02	; 2
 1c4:	9c 93       	st	X, r25
 1c6:	8e 93       	st	-X, r24
 1c8:	11 97       	sbiw	r26, 0x01	; 1
 1ca:	80 e0       	ldi	r24, 0x00	; 0
 1cc:	91 e0       	ldi	r25, 0x01	; 1
 1ce:	93 83       	std	Z+3, r25	; 0x03
 1d0:	82 83       	std	Z+2, r24	; 0x02
 1d2:	44 83       	std	Z+4, r20	; 0x04
 1d4:	55 83       	std	Z+5, r21	; 0x05
 1d6:	66 83       	std	Z+6, r22	; 0x06
 1d8:	77 83       	std	Z+7, r23	; 0x07
 1da:	31 87       	std	Z+9, r19	; 0x09
 1dc:	20 87       	std	Z+8, r18	; 0x08
 1de:	0e 94 fc 01 	call	0x3f8	; 0x3f8 <sprintf>
 1e2:	ed b7       	in	r30, 0x3d	; 61
 1e4:	fe b7       	in	r31, 0x3e	; 62
 1e6:	3a 96       	adiw	r30, 0x0a	; 10
 1e8:	0f b6       	in	r0, 0x3f	; 63
 1ea:	f8 94       	cli
 1ec:	fe bf       	out	0x3e, r31	; 62
 1ee:	0f be       	out	0x3f, r0	; 63
 1f0:	ed bf       	out	0x3d, r30	; 61
	//count -= 1;
	//pw -=1;
}
 1f2:	08 95       	ret

000001f4 <__vector_4>:

ISR(PCINT1_vect, ISR_NOBLOCK){//jumon
 1f4:	78 94       	sei
 1f6:	1f 92       	push	r1
 1f8:	0f 92       	push	r0
 1fa:	0f b6       	in	r0, 0x3f	; 63
 1fc:	0f 92       	push	r0
 1fe:	11 24       	eor	r1, r1
 200:	2f 93       	push	r18
 202:	3f 93       	push	r19
 204:	8f 93       	push	r24
 206:	9f 93       	push	r25
 208:	af 93       	push	r26
 20a:	bf 93       	push	r27
	//sei();
    //count += 100;
	if((PINC & (1 << PINC0)) ^ ((PINC & (1 << PINC1))>> 1))--count;
 20c:	26 b1       	in	r18, 0x06	; 6
 20e:	86 b1       	in	r24, 0x06	; 6
 210:	30 e0       	ldi	r19, 0x00	; 0
 212:	21 70       	andi	r18, 0x01	; 1
 214:	30 70       	andi	r19, 0x00	; 0
 216:	90 e0       	ldi	r25, 0x00	; 0
 218:	82 70       	andi	r24, 0x02	; 2
 21a:	90 70       	andi	r25, 0x00	; 0
 21c:	95 95       	asr	r25
 21e:	87 95       	ror	r24
 220:	28 17       	cp	r18, r24
 222:	39 07       	cpc	r19, r25
 224:	a1 f0       	breq	.+40     	; 0x24e <__vector_4+0x5a>
 226:	80 91 1c 01 	lds	r24, 0x011C
 22a:	90 91 1d 01 	lds	r25, 0x011D
 22e:	a0 91 1e 01 	lds	r26, 0x011E
 232:	b0 91 1f 01 	lds	r27, 0x011F
 236:	01 97       	sbiw	r24, 0x01	; 1
 238:	a1 09       	sbc	r26, r1
 23a:	b1 09       	sbc	r27, r1
 23c:	80 93 1c 01 	sts	0x011C, r24
 240:	90 93 1d 01 	sts	0x011D, r25
 244:	a0 93 1e 01 	sts	0x011E, r26
 248:	b0 93 1f 01 	sts	0x011F, r27
 24c:	13 c0       	rjmp	.+38     	; 0x274 <__vector_4+0x80>
	else ++count;	
 24e:	80 91 1c 01 	lds	r24, 0x011C
 252:	90 91 1d 01 	lds	r25, 0x011D
 256:	a0 91 1e 01 	lds	r26, 0x011E
 25a:	b0 91 1f 01 	lds	r27, 0x011F
 25e:	01 96       	adiw	r24, 0x01	; 1
 260:	a1 1d       	adc	r26, r1
 262:	b1 1d       	adc	r27, r1
 264:	80 93 1c 01 	sts	0x011C, r24
 268:	90 93 1d 01 	sts	0x011D, r25
 26c:	a0 93 1e 01 	sts	0x011E, r26
 270:	b0 93 1f 01 	sts	0x011F, r27
}
 274:	bf 91       	pop	r27
 276:	af 91       	pop	r26
 278:	9f 91       	pop	r25
 27a:	8f 91       	pop	r24
 27c:	3f 91       	pop	r19
 27e:	2f 91       	pop	r18
 280:	0f 90       	pop	r0
 282:	0f be       	out	0x3f, r0	; 63
 284:	0f 90       	pop	r0
 286:	1f 90       	pop	r1
 288:	18 95       	reti

0000028a <_Z5setupv>:


void setup (){
	
		//ピン変化割り込み許可（PCINT0~7）
		PCICR |= (1<<PCIE1);
 28a:	e8 e6       	ldi	r30, 0x68	; 104
 28c:	f0 e0       	ldi	r31, 0x00	; 0
 28e:	80 81       	ld	r24, Z
 290:	82 60       	ori	r24, 0x02	; 2
 292:	80 83       	st	Z, r24
		//ピン変化割り込み許可（PCINT0）
		PCMSK1 |= (1<<PCINT8);
 294:	ec e6       	ldi	r30, 0x6C	; 108
 296:	f0 e0       	ldi	r31, 0x00	; 0
 298:	80 81       	ld	r24, Z
 29a:	81 60       	ori	r24, 0x01	; 1
 29c:	80 83       	st	Z, r24
		//PCMSK1 = 0b00000000;
	motor_init();
 29e:	0e 94 7c 01 	call	0x2f8	; 0x2f8 <_Z10motor_initv>
	motor_set_speed(pw);
 2a2:	80 91 16 01 	lds	r24, 0x0116
 2a6:	90 91 17 01 	lds	r25, 0x0117
 2aa:	0e 94 86 01 	call	0x30c	; 0x30c <_Z15motor_set_speedi>
	
	DDRC = 0x00;
 2ae:	17 b8       	out	0x07, r1	; 7
	PORTC = 0x00;
 2b0:	18 b8       	out	0x08, r1	; 8
	

	//sei();
	
	TI2C_init(I2C_ADDR,i2c_received_cb, i2c_request_cb);
 2b2:	80 e1       	ldi	r24, 0x10	; 16
 2b4:	69 ec       	ldi	r22, 0xC9	; 201
 2b6:	70 e0       	ldi	r23, 0x00	; 0
 2b8:	4a ec       	ldi	r20, 0xCA	; 202
 2ba:	50 e0       	ldi	r21, 0x00	; 0
 2bc:	0e 94 ca 01 	call	0x394	; 0x394 <_Z9TI2C_inithPFvPcES1_>
}
 2c0:	08 95       	ret

000002c2 <main>:


int main(void)
{
	setup();
 2c2:	0e 94 45 01 	call	0x28a	; 0x28a <_Z5setupv>
    /* Replace with your application code */
    while (1) 
    {
		motor_set_speed(pw);
 2c6:	80 91 16 01 	lds	r24, 0x0116
 2ca:	90 91 17 01 	lds	r25, 0x0117
 2ce:	0e 94 86 01 	call	0x30c	; 0x30c <_Z15motor_set_speedi>
		pw--;
 2d2:	80 91 16 01 	lds	r24, 0x0116
 2d6:	90 91 17 01 	lds	r25, 0x0117
 2da:	01 97       	sbiw	r24, 0x01	; 1
 2dc:	90 93 17 01 	sts	0x0117, r25
 2e0:	80 93 16 01 	sts	0x0116, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 2e4:	8f e7       	ldi	r24, 0x7F	; 127
 2e6:	9a e1       	ldi	r25, 0x1A	; 26
 2e8:	a6 e0       	ldi	r26, 0x06	; 6
 2ea:	81 50       	subi	r24, 0x01	; 1
 2ec:	90 40       	sbci	r25, 0x00	; 0
 2ee:	a0 40       	sbci	r26, 0x00	; 0
 2f0:	e1 f7       	brne	.-8      	; 0x2ea <main+0x28>
 2f2:	00 c0       	rjmp	.+0      	; 0x2f4 <main+0x32>
 2f4:	00 00       	nop
 2f6:	e7 cf       	rjmp	.-50     	; 0x2c6 <main+0x4>

000002f8 <_Z10motor_initv>:
};

int motor_init(void)
{
	//setup
	DDRD = 0b11100000;
 2f8:	80 ee       	ldi	r24, 0xE0	; 224
 2fa:	8a b9       	out	0x0a, r24	; 10
	
	TCCR0A = 0b10100011;  //highspeedPWM
 2fc:	83 ea       	ldi	r24, 0xA3	; 163
 2fe:	84 bd       	out	0x24, r24	; 36
	
	TCCR0B = 0b00000010;  //1/8,Top=OVF
 300:	82 e0       	ldi	r24, 0x02	; 2
 302:	85 bd       	out	0x25, r24	; 37
}
 304:	08 95       	ret

00000306 <_Z7pwm_mapi>:

int pwm_map (int duty){
	return TMR0INI + (int)(TOP/100*duty); //duty=0~100
 306:	88 0f       	add	r24, r24
 308:	99 1f       	adc	r25, r25
}
 30a:	08 95       	ret

0000030c <_Z15motor_set_speedi>:
	
	
	
int motor_set_speed (int power) {
 30c:	cf 93       	push	r28
 30e:	df 93       	push	r29
 310:	ec 01       	movw	r28, r24
	
     	OCR0A = pwm_map(abs(power));
 312:	dd 23       	and	r29, r29
 314:	24 f4       	brge	.+8      	; 0x31e <_Z15motor_set_speedi+0x12>
 316:	88 27       	eor	r24, r24
 318:	99 27       	eor	r25, r25
 31a:	8c 1b       	sub	r24, r28
 31c:	9d 0b       	sbc	r25, r29
 31e:	0e 94 83 01 	call	0x306	; 0x306 <_Z7pwm_mapi>
 322:	87 bd       	out	0x27, r24	; 39
	    OCR0B = pwm_map(abs(power));
 324:	88 bd       	out	0x28, r24	; 40

		if (power < 0){
 326:	dd 23       	and	r29, r29
 328:	1c f4       	brge	.+6      	; 0x330 <_Z15motor_set_speedi+0x24>
			PORTD = 0b01100000;	  //PHASE=high
 32a:	80 e6       	ldi	r24, 0x60	; 96
 32c:	8b b9       	out	0x0b, r24	; 11
 32e:	05 c0       	rjmp	.+10     	; 0x33a <_Z15motor_set_speedi+0x2e>
		}
		
		else if(power > 0){
 330:	1c 16       	cp	r1, r28
 332:	1d 06       	cpc	r1, r29
 334:	14 f4       	brge	.+4      	; 0x33a <_Z15motor_set_speedi+0x2e>
			PORTD = 0b11100000;   //PHASE=low
 336:	80 ee       	ldi	r24, 0xE0	; 224
 338:	8b b9       	out	0x0b, r24	; 11
		}
				
}
 33a:	df 91       	pop	r29
 33c:	cf 91       	pop	r28
 33e:	08 95       	ret

00000340 <_Z14TI2C_requestedv>:

void TI2C_requested() //→master
{
	static int i = 0;
	
	if (i == 0){
 340:	80 91 24 05 	lds	r24, 0x0524
 344:	90 91 25 05 	lds	r25, 0x0525
 348:	00 97       	sbiw	r24, 0x00	; 0
 34a:	39 f4       	brne	.+14     	; 0x35a <_Z14TI2C_requestedv+0x1a>
		// initialize
		TI2C_req_cb(TI2C_buf_send.str_buf);
 34c:	e0 91 20 01 	lds	r30, 0x0120
 350:	f0 91 21 01 	lds	r31, 0x0121
 354:	84 e2       	ldi	r24, 0x24	; 36
 356:	91 e0       	ldi	r25, 0x01	; 1
 358:	09 95       	icall
	}
	// send data
	if (TI2C_buf_send.uint_buf[i] == '\0') { 
 35a:	e0 91 24 05 	lds	r30, 0x0524
 35e:	f0 91 25 05 	lds	r31, 0x0525
 362:	ec 5d       	subi	r30, 0xDC	; 220
 364:	fe 4f       	sbci	r31, 0xFE	; 254
 366:	80 81       	ld	r24, Z
 368:	88 23       	and	r24, r24
 36a:	41 f4       	brne	.+16     	; 0x37c <_Z14TI2C_requestedv+0x3c>
void I2C_stop(void);
void I2C_setCallbacks(void (*recv)(uint8_t), void (*req)());

inline void __attribute__((always_inline)) I2C_transmitByte(uint8_t data)
{
	TWDR = data;
 36c:	84 e2       	ldi	r24, 0x24	; 36
 36e:	80 93 bb 00 	sts	0x00BB, r24
		I2C_transmitByte(postfix);
		i = 0;
 372:	10 92 25 05 	sts	0x0525, r1
 376:	10 92 24 05 	sts	0x0524, r1
 37a:	08 95       	ret
 37c:	80 93 bb 00 	sts	0x00BB, r24
	} else {
		I2C_transmitByte(TI2C_buf_send.uint_buf[i]);
		i++;
 380:	80 91 24 05 	lds	r24, 0x0524
 384:	90 91 25 05 	lds	r25, 0x0525
 388:	01 96       	adiw	r24, 0x01	; 1
 38a:	90 93 25 05 	sts	0x0525, r25
 38e:	80 93 24 05 	sts	0x0524, r24
 392:	08 95       	ret

00000394 <_Z9TI2C_inithPFvPcES1_>:
void (*TI2C_recv_cb)(char*);
void (*TI2C_req_cb)(char*);


void TI2C_init(uint8_t address, void (*recv)(char*), void (*req)(char*)){
	TI2C_recv_cb = recv;
 394:	70 93 23 01 	sts	0x0123, r23
 398:	60 93 22 01 	sts	0x0122, r22
	TI2C_req_cb = req;
 39c:	50 93 21 01 	sts	0x0121, r21
 3a0:	40 93 20 01 	sts	0x0120, r20
	I2C_init(address);
 3a4:	0e 94 5c 00 	call	0xb8	; 0xb8 <_Z8I2C_inith>
	I2C_setCallbacks(TI2C_char_received, TI2C_requested);
 3a8:	81 ee       	ldi	r24, 0xE1	; 225
 3aa:	91 e0       	ldi	r25, 0x01	; 1
 3ac:	60 ea       	ldi	r22, 0xA0	; 160
 3ae:	71 e0       	ldi	r23, 0x01	; 1
 3b0:	0e 94 53 00 	call	0xa6	; 0xa6 <_Z16I2C_setCallbacksPFvhEPFvvE>
}
 3b4:	08 95       	ret

000003b6 <_Z13TI2C_receivedPc>:


void TI2C_received(char *str) //slave <-
{
	TI2C_recv_cb(str);
 3b6:	e0 91 22 01 	lds	r30, 0x0122
 3ba:	f0 91 23 01 	lds	r31, 0x0123
 3be:	09 95       	icall
	// printf();
}
 3c0:	08 95       	ret

000003c2 <_Z18TI2C_char_receivedh>:

void TI2C_char_received(uint8_t received_data) {
	//DDRC = 0b00000010;
	static int i = 0;
	// データに追加
	TI2C_buf.uint_buf[i] = received_data;
 3c2:	20 91 26 05 	lds	r18, 0x0526
 3c6:	30 91 27 05 	lds	r19, 0x0527
 3ca:	f9 01       	movw	r30, r18
 3cc:	ec 5d       	subi	r30, 0xDC	; 220
 3ce:	fc 4f       	sbci	r31, 0xFC	; 252
 3d0:	80 83       	st	Z, r24
	// postfixが来た場合にコールバックを呼んで初期化
	if (TI2C_buf.str_buf[i] == postfix) {
 3d2:	84 32       	cpi	r24, 0x24	; 36
 3d4:	51 f4       	brne	.+20     	; 0x3ea <_Z18TI2C_char_receivedh+0x28>
		TI2C_buf.str_buf[i] = '\0';
 3d6:	84 e2       	ldi	r24, 0x24	; 36
 3d8:	93 e0       	ldi	r25, 0x03	; 3
 3da:	10 82       	st	Z, r1
		TI2C_received(TI2C_buf.str_buf);
 3dc:	0e 94 db 01 	call	0x3b6	; 0x3b6 <_Z13TI2C_receivedPc>
		i = 0;
 3e0:	10 92 27 05 	sts	0x0527, r1
 3e4:	10 92 26 05 	sts	0x0526, r1
 3e8:	08 95       	ret
	} else {
		i++;
 3ea:	2f 5f       	subi	r18, 0xFF	; 255
 3ec:	3f 4f       	sbci	r19, 0xFF	; 255
 3ee:	30 93 27 05 	sts	0x0527, r19
 3f2:	20 93 26 05 	sts	0x0526, r18
 3f6:	08 95       	ret

000003f8 <sprintf>:
 3f8:	ae e0       	ldi	r26, 0x0E	; 14
 3fa:	b0 e0       	ldi	r27, 0x00	; 0
 3fc:	e2 e0       	ldi	r30, 0x02	; 2
 3fe:	f2 e0       	ldi	r31, 0x02	; 2
 400:	0c 94 aa 04 	jmp	0x954	; 0x954 <__prologue_saves__+0x1c>
 404:	0d 89       	ldd	r16, Y+21	; 0x15
 406:	1e 89       	ldd	r17, Y+22	; 0x16
 408:	86 e0       	ldi	r24, 0x06	; 6
 40a:	8c 83       	std	Y+4, r24	; 0x04
 40c:	1a 83       	std	Y+2, r17	; 0x02
 40e:	09 83       	std	Y+1, r16	; 0x01
 410:	8f ef       	ldi	r24, 0xFF	; 255
 412:	9f e7       	ldi	r25, 0x7F	; 127
 414:	9e 83       	std	Y+6, r25	; 0x06
 416:	8d 83       	std	Y+5, r24	; 0x05
 418:	ae 01       	movw	r20, r28
 41a:	47 5e       	subi	r20, 0xE7	; 231
 41c:	5f 4f       	sbci	r21, 0xFF	; 255
 41e:	ce 01       	movw	r24, r28
 420:	01 96       	adiw	r24, 0x01	; 1
 422:	6f 89       	ldd	r22, Y+23	; 0x17
 424:	78 8d       	ldd	r23, Y+24	; 0x18
 426:	0e 94 1e 02 	call	0x43c	; 0x43c <vfprintf>
 42a:	ef 81       	ldd	r30, Y+7	; 0x07
 42c:	f8 85       	ldd	r31, Y+8	; 0x08
 42e:	e0 0f       	add	r30, r16
 430:	f1 1f       	adc	r31, r17
 432:	10 82       	st	Z, r1
 434:	2e 96       	adiw	r28, 0x0e	; 14
 436:	e4 e0       	ldi	r30, 0x04	; 4
 438:	0c 94 c6 04 	jmp	0x98c	; 0x98c <__epilogue_restores__+0x1c>

0000043c <vfprintf>:
 43c:	ad e0       	ldi	r26, 0x0D	; 13
 43e:	b0 e0       	ldi	r27, 0x00	; 0
 440:	e4 e2       	ldi	r30, 0x24	; 36
 442:	f2 e0       	ldi	r31, 0x02	; 2
 444:	0c 94 9c 04 	jmp	0x938	; 0x938 <__prologue_saves__>
 448:	3c 01       	movw	r6, r24
 44a:	7d 87       	std	Y+13, r23	; 0x0d
 44c:	6c 87       	std	Y+12, r22	; 0x0c
 44e:	5a 01       	movw	r10, r20
 450:	fc 01       	movw	r30, r24
 452:	17 82       	std	Z+7, r1	; 0x07
 454:	16 82       	std	Z+6, r1	; 0x06
 456:	83 81       	ldd	r24, Z+3	; 0x03
 458:	81 ff       	sbrs	r24, 1
 45a:	c8 c1       	rjmp	.+912    	; 0x7ec <vfprintf+0x3b0>
 45c:	2e 01       	movw	r4, r28
 45e:	08 94       	sec
 460:	41 1c       	adc	r4, r1
 462:	51 1c       	adc	r5, r1
 464:	f3 01       	movw	r30, r6
 466:	93 81       	ldd	r25, Z+3	; 0x03
 468:	ec 85       	ldd	r30, Y+12	; 0x0c
 46a:	fd 85       	ldd	r31, Y+13	; 0x0d
 46c:	93 fd       	sbrc	r25, 3
 46e:	85 91       	lpm	r24, Z+
 470:	93 ff       	sbrs	r25, 3
 472:	81 91       	ld	r24, Z+
 474:	fd 87       	std	Y+13, r31	; 0x0d
 476:	ec 87       	std	Y+12, r30	; 0x0c
 478:	88 23       	and	r24, r24
 47a:	09 f4       	brne	.+2      	; 0x47e <vfprintf+0x42>
 47c:	b3 c1       	rjmp	.+870    	; 0x7e4 <vfprintf+0x3a8>
 47e:	85 32       	cpi	r24, 0x25	; 37
 480:	41 f4       	brne	.+16     	; 0x492 <vfprintf+0x56>
 482:	93 fd       	sbrc	r25, 3
 484:	85 91       	lpm	r24, Z+
 486:	93 ff       	sbrs	r25, 3
 488:	81 91       	ld	r24, Z+
 48a:	fd 87       	std	Y+13, r31	; 0x0d
 48c:	ec 87       	std	Y+12, r30	; 0x0c
 48e:	85 32       	cpi	r24, 0x25	; 37
 490:	29 f4       	brne	.+10     	; 0x49c <vfprintf+0x60>
 492:	90 e0       	ldi	r25, 0x00	; 0
 494:	b3 01       	movw	r22, r6
 496:	0e 94 12 04 	call	0x824	; 0x824 <fputc>
 49a:	e4 cf       	rjmp	.-56     	; 0x464 <vfprintf+0x28>
 49c:	ff 24       	eor	r15, r15
 49e:	ee 24       	eor	r14, r14
 4a0:	10 e0       	ldi	r17, 0x00	; 0
 4a2:	10 32       	cpi	r17, 0x20	; 32
 4a4:	b0 f4       	brcc	.+44     	; 0x4d2 <vfprintf+0x96>
 4a6:	8b 32       	cpi	r24, 0x2B	; 43
 4a8:	69 f0       	breq	.+26     	; 0x4c4 <vfprintf+0x88>
 4aa:	8c 32       	cpi	r24, 0x2C	; 44
 4ac:	28 f4       	brcc	.+10     	; 0x4b8 <vfprintf+0x7c>
 4ae:	80 32       	cpi	r24, 0x20	; 32
 4b0:	51 f0       	breq	.+20     	; 0x4c6 <vfprintf+0x8a>
 4b2:	83 32       	cpi	r24, 0x23	; 35
 4b4:	71 f4       	brne	.+28     	; 0x4d2 <vfprintf+0x96>
 4b6:	0b c0       	rjmp	.+22     	; 0x4ce <vfprintf+0x92>
 4b8:	8d 32       	cpi	r24, 0x2D	; 45
 4ba:	39 f0       	breq	.+14     	; 0x4ca <vfprintf+0x8e>
 4bc:	80 33       	cpi	r24, 0x30	; 48
 4be:	49 f4       	brne	.+18     	; 0x4d2 <vfprintf+0x96>
 4c0:	11 60       	ori	r17, 0x01	; 1
 4c2:	2c c0       	rjmp	.+88     	; 0x51c <vfprintf+0xe0>
 4c4:	12 60       	ori	r17, 0x02	; 2
 4c6:	14 60       	ori	r17, 0x04	; 4
 4c8:	29 c0       	rjmp	.+82     	; 0x51c <vfprintf+0xe0>
 4ca:	18 60       	ori	r17, 0x08	; 8
 4cc:	27 c0       	rjmp	.+78     	; 0x51c <vfprintf+0xe0>
 4ce:	10 61       	ori	r17, 0x10	; 16
 4d0:	25 c0       	rjmp	.+74     	; 0x51c <vfprintf+0xe0>
 4d2:	17 fd       	sbrc	r17, 7
 4d4:	2e c0       	rjmp	.+92     	; 0x532 <vfprintf+0xf6>
 4d6:	28 2f       	mov	r18, r24
 4d8:	20 53       	subi	r18, 0x30	; 48
 4da:	2a 30       	cpi	r18, 0x0A	; 10
 4dc:	98 f4       	brcc	.+38     	; 0x504 <vfprintf+0xc8>
 4de:	16 ff       	sbrs	r17, 6
 4e0:	08 c0       	rjmp	.+16     	; 0x4f2 <vfprintf+0xb6>
 4e2:	8f 2d       	mov	r24, r15
 4e4:	88 0f       	add	r24, r24
 4e6:	f8 2e       	mov	r15, r24
 4e8:	ff 0c       	add	r15, r15
 4ea:	ff 0c       	add	r15, r15
 4ec:	f8 0e       	add	r15, r24
 4ee:	f2 0e       	add	r15, r18
 4f0:	15 c0       	rjmp	.+42     	; 0x51c <vfprintf+0xe0>
 4f2:	8e 2d       	mov	r24, r14
 4f4:	88 0f       	add	r24, r24
 4f6:	e8 2e       	mov	r14, r24
 4f8:	ee 0c       	add	r14, r14
 4fa:	ee 0c       	add	r14, r14
 4fc:	e8 0e       	add	r14, r24
 4fe:	e2 0e       	add	r14, r18
 500:	10 62       	ori	r17, 0x20	; 32
 502:	0c c0       	rjmp	.+24     	; 0x51c <vfprintf+0xe0>
 504:	8e 32       	cpi	r24, 0x2E	; 46
 506:	21 f4       	brne	.+8      	; 0x510 <vfprintf+0xd4>
 508:	16 fd       	sbrc	r17, 6
 50a:	6c c1       	rjmp	.+728    	; 0x7e4 <vfprintf+0x3a8>
 50c:	10 64       	ori	r17, 0x40	; 64
 50e:	06 c0       	rjmp	.+12     	; 0x51c <vfprintf+0xe0>
 510:	8c 36       	cpi	r24, 0x6C	; 108
 512:	11 f4       	brne	.+4      	; 0x518 <vfprintf+0xdc>
 514:	10 68       	ori	r17, 0x80	; 128
 516:	02 c0       	rjmp	.+4      	; 0x51c <vfprintf+0xe0>
 518:	88 36       	cpi	r24, 0x68	; 104
 51a:	59 f4       	brne	.+22     	; 0x532 <vfprintf+0xf6>
 51c:	ec 85       	ldd	r30, Y+12	; 0x0c
 51e:	fd 85       	ldd	r31, Y+13	; 0x0d
 520:	93 fd       	sbrc	r25, 3
 522:	85 91       	lpm	r24, Z+
 524:	93 ff       	sbrs	r25, 3
 526:	81 91       	ld	r24, Z+
 528:	fd 87       	std	Y+13, r31	; 0x0d
 52a:	ec 87       	std	Y+12, r30	; 0x0c
 52c:	88 23       	and	r24, r24
 52e:	09 f0       	breq	.+2      	; 0x532 <vfprintf+0xf6>
 530:	b8 cf       	rjmp	.-144    	; 0x4a2 <vfprintf+0x66>
 532:	98 2f       	mov	r25, r24
 534:	95 54       	subi	r25, 0x45	; 69
 536:	93 30       	cpi	r25, 0x03	; 3
 538:	18 f0       	brcs	.+6      	; 0x540 <vfprintf+0x104>
 53a:	90 52       	subi	r25, 0x20	; 32
 53c:	93 30       	cpi	r25, 0x03	; 3
 53e:	38 f4       	brcc	.+14     	; 0x54e <vfprintf+0x112>
 540:	24 e0       	ldi	r18, 0x04	; 4
 542:	30 e0       	ldi	r19, 0x00	; 0
 544:	a2 0e       	add	r10, r18
 546:	b3 1e       	adc	r11, r19
 548:	3f e3       	ldi	r19, 0x3F	; 63
 54a:	39 83       	std	Y+1, r19	; 0x01
 54c:	0f c0       	rjmp	.+30     	; 0x56c <vfprintf+0x130>
 54e:	83 36       	cpi	r24, 0x63	; 99
 550:	31 f0       	breq	.+12     	; 0x55e <vfprintf+0x122>
 552:	83 37       	cpi	r24, 0x73	; 115
 554:	81 f0       	breq	.+32     	; 0x576 <vfprintf+0x13a>
 556:	83 35       	cpi	r24, 0x53	; 83
 558:	09 f0       	breq	.+2      	; 0x55c <vfprintf+0x120>
 55a:	5a c0       	rjmp	.+180    	; 0x610 <vfprintf+0x1d4>
 55c:	22 c0       	rjmp	.+68     	; 0x5a2 <vfprintf+0x166>
 55e:	f5 01       	movw	r30, r10
 560:	80 81       	ld	r24, Z
 562:	89 83       	std	Y+1, r24	; 0x01
 564:	22 e0       	ldi	r18, 0x02	; 2
 566:	30 e0       	ldi	r19, 0x00	; 0
 568:	a2 0e       	add	r10, r18
 56a:	b3 1e       	adc	r11, r19
 56c:	21 e0       	ldi	r18, 0x01	; 1
 56e:	c2 2e       	mov	r12, r18
 570:	d1 2c       	mov	r13, r1
 572:	42 01       	movw	r8, r4
 574:	14 c0       	rjmp	.+40     	; 0x59e <vfprintf+0x162>
 576:	92 e0       	ldi	r25, 0x02	; 2
 578:	29 2e       	mov	r2, r25
 57a:	31 2c       	mov	r3, r1
 57c:	2a 0c       	add	r2, r10
 57e:	3b 1c       	adc	r3, r11
 580:	f5 01       	movw	r30, r10
 582:	80 80       	ld	r8, Z
 584:	91 80       	ldd	r9, Z+1	; 0x01
 586:	16 ff       	sbrs	r17, 6
 588:	03 c0       	rjmp	.+6      	; 0x590 <vfprintf+0x154>
 58a:	6f 2d       	mov	r22, r15
 58c:	70 e0       	ldi	r23, 0x00	; 0
 58e:	02 c0       	rjmp	.+4      	; 0x594 <vfprintf+0x158>
 590:	6f ef       	ldi	r22, 0xFF	; 255
 592:	7f ef       	ldi	r23, 0xFF	; 255
 594:	c4 01       	movw	r24, r8
 596:	0e 94 07 04 	call	0x80e	; 0x80e <strnlen>
 59a:	6c 01       	movw	r12, r24
 59c:	51 01       	movw	r10, r2
 59e:	1f 77       	andi	r17, 0x7F	; 127
 5a0:	15 c0       	rjmp	.+42     	; 0x5cc <vfprintf+0x190>
 5a2:	82 e0       	ldi	r24, 0x02	; 2
 5a4:	28 2e       	mov	r2, r24
 5a6:	31 2c       	mov	r3, r1
 5a8:	2a 0c       	add	r2, r10
 5aa:	3b 1c       	adc	r3, r11
 5ac:	f5 01       	movw	r30, r10
 5ae:	80 80       	ld	r8, Z
 5b0:	91 80       	ldd	r9, Z+1	; 0x01
 5b2:	16 ff       	sbrs	r17, 6
 5b4:	03 c0       	rjmp	.+6      	; 0x5bc <vfprintf+0x180>
 5b6:	6f 2d       	mov	r22, r15
 5b8:	70 e0       	ldi	r23, 0x00	; 0
 5ba:	02 c0       	rjmp	.+4      	; 0x5c0 <vfprintf+0x184>
 5bc:	6f ef       	ldi	r22, 0xFF	; 255
 5be:	7f ef       	ldi	r23, 0xFF	; 255
 5c0:	c4 01       	movw	r24, r8
 5c2:	0e 94 fc 03 	call	0x7f8	; 0x7f8 <strnlen_P>
 5c6:	6c 01       	movw	r12, r24
 5c8:	10 68       	ori	r17, 0x80	; 128
 5ca:	51 01       	movw	r10, r2
 5cc:	13 fd       	sbrc	r17, 3
 5ce:	1c c0       	rjmp	.+56     	; 0x608 <vfprintf+0x1cc>
 5d0:	06 c0       	rjmp	.+12     	; 0x5de <vfprintf+0x1a2>
 5d2:	80 e2       	ldi	r24, 0x20	; 32
 5d4:	90 e0       	ldi	r25, 0x00	; 0
 5d6:	b3 01       	movw	r22, r6
 5d8:	0e 94 12 04 	call	0x824	; 0x824 <fputc>
 5dc:	ea 94       	dec	r14
 5de:	8e 2d       	mov	r24, r14
 5e0:	90 e0       	ldi	r25, 0x00	; 0
 5e2:	c8 16       	cp	r12, r24
 5e4:	d9 06       	cpc	r13, r25
 5e6:	a8 f3       	brcs	.-22     	; 0x5d2 <vfprintf+0x196>
 5e8:	0f c0       	rjmp	.+30     	; 0x608 <vfprintf+0x1cc>
 5ea:	f4 01       	movw	r30, r8
 5ec:	17 fd       	sbrc	r17, 7
 5ee:	85 91       	lpm	r24, Z+
 5f0:	17 ff       	sbrs	r17, 7
 5f2:	81 91       	ld	r24, Z+
 5f4:	4f 01       	movw	r8, r30
 5f6:	90 e0       	ldi	r25, 0x00	; 0
 5f8:	b3 01       	movw	r22, r6
 5fa:	0e 94 12 04 	call	0x824	; 0x824 <fputc>
 5fe:	e1 10       	cpse	r14, r1
 600:	ea 94       	dec	r14
 602:	08 94       	sec
 604:	c1 08       	sbc	r12, r1
 606:	d1 08       	sbc	r13, r1
 608:	c1 14       	cp	r12, r1
 60a:	d1 04       	cpc	r13, r1
 60c:	71 f7       	brne	.-36     	; 0x5ea <vfprintf+0x1ae>
 60e:	e7 c0       	rjmp	.+462    	; 0x7de <vfprintf+0x3a2>
 610:	84 36       	cpi	r24, 0x64	; 100
 612:	11 f0       	breq	.+4      	; 0x618 <vfprintf+0x1dc>
 614:	89 36       	cpi	r24, 0x69	; 105
 616:	51 f5       	brne	.+84     	; 0x66c <vfprintf+0x230>
 618:	f5 01       	movw	r30, r10
 61a:	17 ff       	sbrs	r17, 7
 61c:	07 c0       	rjmp	.+14     	; 0x62c <vfprintf+0x1f0>
 61e:	80 81       	ld	r24, Z
 620:	91 81       	ldd	r25, Z+1	; 0x01
 622:	a2 81       	ldd	r26, Z+2	; 0x02
 624:	b3 81       	ldd	r27, Z+3	; 0x03
 626:	24 e0       	ldi	r18, 0x04	; 4
 628:	30 e0       	ldi	r19, 0x00	; 0
 62a:	08 c0       	rjmp	.+16     	; 0x63c <vfprintf+0x200>
 62c:	80 81       	ld	r24, Z
 62e:	91 81       	ldd	r25, Z+1	; 0x01
 630:	aa 27       	eor	r26, r26
 632:	97 fd       	sbrc	r25, 7
 634:	a0 95       	com	r26
 636:	ba 2f       	mov	r27, r26
 638:	22 e0       	ldi	r18, 0x02	; 2
 63a:	30 e0       	ldi	r19, 0x00	; 0
 63c:	a2 0e       	add	r10, r18
 63e:	b3 1e       	adc	r11, r19
 640:	01 2f       	mov	r16, r17
 642:	0f 76       	andi	r16, 0x6F	; 111
 644:	b7 ff       	sbrs	r27, 7
 646:	08 c0       	rjmp	.+16     	; 0x658 <vfprintf+0x21c>
 648:	b0 95       	com	r27
 64a:	a0 95       	com	r26
 64c:	90 95       	com	r25
 64e:	81 95       	neg	r24
 650:	9f 4f       	sbci	r25, 0xFF	; 255
 652:	af 4f       	sbci	r26, 0xFF	; 255
 654:	bf 4f       	sbci	r27, 0xFF	; 255
 656:	00 68       	ori	r16, 0x80	; 128
 658:	bc 01       	movw	r22, r24
 65a:	cd 01       	movw	r24, r26
 65c:	a2 01       	movw	r20, r4
 65e:	2a e0       	ldi	r18, 0x0A	; 10
 660:	30 e0       	ldi	r19, 0x00	; 0
 662:	0e 94 3e 04 	call	0x87c	; 0x87c <__ultoa_invert>
 666:	d8 2e       	mov	r13, r24
 668:	d4 18       	sub	r13, r4
 66a:	3f c0       	rjmp	.+126    	; 0x6ea <vfprintf+0x2ae>
 66c:	85 37       	cpi	r24, 0x75	; 117
 66e:	21 f4       	brne	.+8      	; 0x678 <vfprintf+0x23c>
 670:	1f 7e       	andi	r17, 0xEF	; 239
 672:	2a e0       	ldi	r18, 0x0A	; 10
 674:	30 e0       	ldi	r19, 0x00	; 0
 676:	20 c0       	rjmp	.+64     	; 0x6b8 <vfprintf+0x27c>
 678:	19 7f       	andi	r17, 0xF9	; 249
 67a:	8f 36       	cpi	r24, 0x6F	; 111
 67c:	a9 f0       	breq	.+42     	; 0x6a8 <vfprintf+0x26c>
 67e:	80 37       	cpi	r24, 0x70	; 112
 680:	20 f4       	brcc	.+8      	; 0x68a <vfprintf+0x24e>
 682:	88 35       	cpi	r24, 0x58	; 88
 684:	09 f0       	breq	.+2      	; 0x688 <vfprintf+0x24c>
 686:	ae c0       	rjmp	.+348    	; 0x7e4 <vfprintf+0x3a8>
 688:	0b c0       	rjmp	.+22     	; 0x6a0 <vfprintf+0x264>
 68a:	80 37       	cpi	r24, 0x70	; 112
 68c:	21 f0       	breq	.+8      	; 0x696 <vfprintf+0x25a>
 68e:	88 37       	cpi	r24, 0x78	; 120
 690:	09 f0       	breq	.+2      	; 0x694 <vfprintf+0x258>
 692:	a8 c0       	rjmp	.+336    	; 0x7e4 <vfprintf+0x3a8>
 694:	01 c0       	rjmp	.+2      	; 0x698 <vfprintf+0x25c>
 696:	10 61       	ori	r17, 0x10	; 16
 698:	14 ff       	sbrs	r17, 4
 69a:	09 c0       	rjmp	.+18     	; 0x6ae <vfprintf+0x272>
 69c:	14 60       	ori	r17, 0x04	; 4
 69e:	07 c0       	rjmp	.+14     	; 0x6ae <vfprintf+0x272>
 6a0:	14 ff       	sbrs	r17, 4
 6a2:	08 c0       	rjmp	.+16     	; 0x6b4 <vfprintf+0x278>
 6a4:	16 60       	ori	r17, 0x06	; 6
 6a6:	06 c0       	rjmp	.+12     	; 0x6b4 <vfprintf+0x278>
 6a8:	28 e0       	ldi	r18, 0x08	; 8
 6aa:	30 e0       	ldi	r19, 0x00	; 0
 6ac:	05 c0       	rjmp	.+10     	; 0x6b8 <vfprintf+0x27c>
 6ae:	20 e1       	ldi	r18, 0x10	; 16
 6b0:	30 e0       	ldi	r19, 0x00	; 0
 6b2:	02 c0       	rjmp	.+4      	; 0x6b8 <vfprintf+0x27c>
 6b4:	20 e1       	ldi	r18, 0x10	; 16
 6b6:	32 e0       	ldi	r19, 0x02	; 2
 6b8:	f5 01       	movw	r30, r10
 6ba:	17 ff       	sbrs	r17, 7
 6bc:	07 c0       	rjmp	.+14     	; 0x6cc <vfprintf+0x290>
 6be:	60 81       	ld	r22, Z
 6c0:	71 81       	ldd	r23, Z+1	; 0x01
 6c2:	82 81       	ldd	r24, Z+2	; 0x02
 6c4:	93 81       	ldd	r25, Z+3	; 0x03
 6c6:	44 e0       	ldi	r20, 0x04	; 4
 6c8:	50 e0       	ldi	r21, 0x00	; 0
 6ca:	06 c0       	rjmp	.+12     	; 0x6d8 <vfprintf+0x29c>
 6cc:	60 81       	ld	r22, Z
 6ce:	71 81       	ldd	r23, Z+1	; 0x01
 6d0:	80 e0       	ldi	r24, 0x00	; 0
 6d2:	90 e0       	ldi	r25, 0x00	; 0
 6d4:	42 e0       	ldi	r20, 0x02	; 2
 6d6:	50 e0       	ldi	r21, 0x00	; 0
 6d8:	a4 0e       	add	r10, r20
 6da:	b5 1e       	adc	r11, r21
 6dc:	a2 01       	movw	r20, r4
 6de:	0e 94 3e 04 	call	0x87c	; 0x87c <__ultoa_invert>
 6e2:	d8 2e       	mov	r13, r24
 6e4:	d4 18       	sub	r13, r4
 6e6:	01 2f       	mov	r16, r17
 6e8:	0f 77       	andi	r16, 0x7F	; 127
 6ea:	06 ff       	sbrs	r16, 6
 6ec:	09 c0       	rjmp	.+18     	; 0x700 <vfprintf+0x2c4>
 6ee:	0e 7f       	andi	r16, 0xFE	; 254
 6f0:	df 14       	cp	r13, r15
 6f2:	30 f4       	brcc	.+12     	; 0x700 <vfprintf+0x2c4>
 6f4:	04 ff       	sbrs	r16, 4
 6f6:	06 c0       	rjmp	.+12     	; 0x704 <vfprintf+0x2c8>
 6f8:	02 fd       	sbrc	r16, 2
 6fa:	04 c0       	rjmp	.+8      	; 0x704 <vfprintf+0x2c8>
 6fc:	0f 7e       	andi	r16, 0xEF	; 239
 6fe:	02 c0       	rjmp	.+4      	; 0x704 <vfprintf+0x2c8>
 700:	1d 2d       	mov	r17, r13
 702:	01 c0       	rjmp	.+2      	; 0x706 <vfprintf+0x2ca>
 704:	1f 2d       	mov	r17, r15
 706:	80 2f       	mov	r24, r16
 708:	90 e0       	ldi	r25, 0x00	; 0
 70a:	04 ff       	sbrs	r16, 4
 70c:	0c c0       	rjmp	.+24     	; 0x726 <vfprintf+0x2ea>
 70e:	fe 01       	movw	r30, r28
 710:	ed 0d       	add	r30, r13
 712:	f1 1d       	adc	r31, r1
 714:	20 81       	ld	r18, Z
 716:	20 33       	cpi	r18, 0x30	; 48
 718:	11 f4       	brne	.+4      	; 0x71e <vfprintf+0x2e2>
 71a:	09 7e       	andi	r16, 0xE9	; 233
 71c:	09 c0       	rjmp	.+18     	; 0x730 <vfprintf+0x2f4>
 71e:	02 ff       	sbrs	r16, 2
 720:	06 c0       	rjmp	.+12     	; 0x72e <vfprintf+0x2f2>
 722:	1e 5f       	subi	r17, 0xFE	; 254
 724:	05 c0       	rjmp	.+10     	; 0x730 <vfprintf+0x2f4>
 726:	86 78       	andi	r24, 0x86	; 134
 728:	90 70       	andi	r25, 0x00	; 0
 72a:	00 97       	sbiw	r24, 0x00	; 0
 72c:	09 f0       	breq	.+2      	; 0x730 <vfprintf+0x2f4>
 72e:	1f 5f       	subi	r17, 0xFF	; 255
 730:	80 2e       	mov	r8, r16
 732:	99 24       	eor	r9, r9
 734:	03 fd       	sbrc	r16, 3
 736:	12 c0       	rjmp	.+36     	; 0x75c <vfprintf+0x320>
 738:	00 ff       	sbrs	r16, 0
 73a:	0d c0       	rjmp	.+26     	; 0x756 <vfprintf+0x31a>
 73c:	fd 2c       	mov	r15, r13
 73e:	1e 15       	cp	r17, r14
 740:	50 f4       	brcc	.+20     	; 0x756 <vfprintf+0x31a>
 742:	fe 0c       	add	r15, r14
 744:	f1 1a       	sub	r15, r17
 746:	1e 2d       	mov	r17, r14
 748:	06 c0       	rjmp	.+12     	; 0x756 <vfprintf+0x31a>
 74a:	80 e2       	ldi	r24, 0x20	; 32
 74c:	90 e0       	ldi	r25, 0x00	; 0
 74e:	b3 01       	movw	r22, r6
 750:	0e 94 12 04 	call	0x824	; 0x824 <fputc>
 754:	1f 5f       	subi	r17, 0xFF	; 255
 756:	1e 15       	cp	r17, r14
 758:	c0 f3       	brcs	.-16     	; 0x74a <vfprintf+0x30e>
 75a:	04 c0       	rjmp	.+8      	; 0x764 <vfprintf+0x328>
 75c:	1e 15       	cp	r17, r14
 75e:	10 f4       	brcc	.+4      	; 0x764 <vfprintf+0x328>
 760:	e1 1a       	sub	r14, r17
 762:	01 c0       	rjmp	.+2      	; 0x766 <vfprintf+0x32a>
 764:	ee 24       	eor	r14, r14
 766:	84 fe       	sbrs	r8, 4
 768:	0f c0       	rjmp	.+30     	; 0x788 <vfprintf+0x34c>
 76a:	80 e3       	ldi	r24, 0x30	; 48
 76c:	90 e0       	ldi	r25, 0x00	; 0
 76e:	b3 01       	movw	r22, r6
 770:	0e 94 12 04 	call	0x824	; 0x824 <fputc>
 774:	82 fe       	sbrs	r8, 2
 776:	1f c0       	rjmp	.+62     	; 0x7b6 <vfprintf+0x37a>
 778:	81 fe       	sbrs	r8, 1
 77a:	03 c0       	rjmp	.+6      	; 0x782 <vfprintf+0x346>
 77c:	88 e5       	ldi	r24, 0x58	; 88
 77e:	90 e0       	ldi	r25, 0x00	; 0
 780:	10 c0       	rjmp	.+32     	; 0x7a2 <vfprintf+0x366>
 782:	88 e7       	ldi	r24, 0x78	; 120
 784:	90 e0       	ldi	r25, 0x00	; 0
 786:	0d c0       	rjmp	.+26     	; 0x7a2 <vfprintf+0x366>
 788:	c4 01       	movw	r24, r8
 78a:	86 78       	andi	r24, 0x86	; 134
 78c:	90 70       	andi	r25, 0x00	; 0
 78e:	00 97       	sbiw	r24, 0x00	; 0
 790:	91 f0       	breq	.+36     	; 0x7b6 <vfprintf+0x37a>
 792:	81 fc       	sbrc	r8, 1
 794:	02 c0       	rjmp	.+4      	; 0x79a <vfprintf+0x35e>
 796:	80 e2       	ldi	r24, 0x20	; 32
 798:	01 c0       	rjmp	.+2      	; 0x79c <vfprintf+0x360>
 79a:	8b e2       	ldi	r24, 0x2B	; 43
 79c:	07 fd       	sbrc	r16, 7
 79e:	8d e2       	ldi	r24, 0x2D	; 45
 7a0:	90 e0       	ldi	r25, 0x00	; 0
 7a2:	b3 01       	movw	r22, r6
 7a4:	0e 94 12 04 	call	0x824	; 0x824 <fputc>
 7a8:	06 c0       	rjmp	.+12     	; 0x7b6 <vfprintf+0x37a>
 7aa:	80 e3       	ldi	r24, 0x30	; 48
 7ac:	90 e0       	ldi	r25, 0x00	; 0
 7ae:	b3 01       	movw	r22, r6
 7b0:	0e 94 12 04 	call	0x824	; 0x824 <fputc>
 7b4:	fa 94       	dec	r15
 7b6:	df 14       	cp	r13, r15
 7b8:	c0 f3       	brcs	.-16     	; 0x7aa <vfprintf+0x36e>
 7ba:	da 94       	dec	r13
 7bc:	f2 01       	movw	r30, r4
 7be:	ed 0d       	add	r30, r13
 7c0:	f1 1d       	adc	r31, r1
 7c2:	80 81       	ld	r24, Z
 7c4:	90 e0       	ldi	r25, 0x00	; 0
 7c6:	b3 01       	movw	r22, r6
 7c8:	0e 94 12 04 	call	0x824	; 0x824 <fputc>
 7cc:	dd 20       	and	r13, r13
 7ce:	a9 f7       	brne	.-22     	; 0x7ba <vfprintf+0x37e>
 7d0:	06 c0       	rjmp	.+12     	; 0x7de <vfprintf+0x3a2>
 7d2:	80 e2       	ldi	r24, 0x20	; 32
 7d4:	90 e0       	ldi	r25, 0x00	; 0
 7d6:	b3 01       	movw	r22, r6
 7d8:	0e 94 12 04 	call	0x824	; 0x824 <fputc>
 7dc:	ea 94       	dec	r14
 7de:	ee 20       	and	r14, r14
 7e0:	c1 f7       	brne	.-16     	; 0x7d2 <vfprintf+0x396>
 7e2:	40 ce       	rjmp	.-896    	; 0x464 <vfprintf+0x28>
 7e4:	f3 01       	movw	r30, r6
 7e6:	86 81       	ldd	r24, Z+6	; 0x06
 7e8:	97 81       	ldd	r25, Z+7	; 0x07
 7ea:	02 c0       	rjmp	.+4      	; 0x7f0 <vfprintf+0x3b4>
 7ec:	8f ef       	ldi	r24, 0xFF	; 255
 7ee:	9f ef       	ldi	r25, 0xFF	; 255
 7f0:	2d 96       	adiw	r28, 0x0d	; 13
 7f2:	e2 e1       	ldi	r30, 0x12	; 18
 7f4:	0c 94 b8 04 	jmp	0x970	; 0x970 <__epilogue_restores__>

000007f8 <strnlen_P>:
 7f8:	fc 01       	movw	r30, r24
 7fa:	05 90       	lpm	r0, Z+
 7fc:	61 50       	subi	r22, 0x01	; 1
 7fe:	70 40       	sbci	r23, 0x00	; 0
 800:	01 10       	cpse	r0, r1
 802:	d8 f7       	brcc	.-10     	; 0x7fa <strnlen_P+0x2>
 804:	80 95       	com	r24
 806:	90 95       	com	r25
 808:	8e 0f       	add	r24, r30
 80a:	9f 1f       	adc	r25, r31
 80c:	08 95       	ret

0000080e <strnlen>:
 80e:	fc 01       	movw	r30, r24
 810:	61 50       	subi	r22, 0x01	; 1
 812:	70 40       	sbci	r23, 0x00	; 0
 814:	01 90       	ld	r0, Z+
 816:	01 10       	cpse	r0, r1
 818:	d8 f7       	brcc	.-10     	; 0x810 <strnlen+0x2>
 81a:	80 95       	com	r24
 81c:	90 95       	com	r25
 81e:	8e 0f       	add	r24, r30
 820:	9f 1f       	adc	r25, r31
 822:	08 95       	ret

00000824 <fputc>:
 824:	0f 93       	push	r16
 826:	1f 93       	push	r17
 828:	cf 93       	push	r28
 82a:	df 93       	push	r29
 82c:	8c 01       	movw	r16, r24
 82e:	eb 01       	movw	r28, r22
 830:	8b 81       	ldd	r24, Y+3	; 0x03
 832:	81 ff       	sbrs	r24, 1
 834:	1b c0       	rjmp	.+54     	; 0x86c <fputc+0x48>
 836:	82 ff       	sbrs	r24, 2
 838:	0d c0       	rjmp	.+26     	; 0x854 <fputc+0x30>
 83a:	2e 81       	ldd	r18, Y+6	; 0x06
 83c:	3f 81       	ldd	r19, Y+7	; 0x07
 83e:	8c 81       	ldd	r24, Y+4	; 0x04
 840:	9d 81       	ldd	r25, Y+5	; 0x05
 842:	28 17       	cp	r18, r24
 844:	39 07       	cpc	r19, r25
 846:	64 f4       	brge	.+24     	; 0x860 <fputc+0x3c>
 848:	e8 81       	ld	r30, Y
 84a:	f9 81       	ldd	r31, Y+1	; 0x01
 84c:	01 93       	st	Z+, r16
 84e:	f9 83       	std	Y+1, r31	; 0x01
 850:	e8 83       	st	Y, r30
 852:	06 c0       	rjmp	.+12     	; 0x860 <fputc+0x3c>
 854:	e8 85       	ldd	r30, Y+8	; 0x08
 856:	f9 85       	ldd	r31, Y+9	; 0x09
 858:	80 2f       	mov	r24, r16
 85a:	09 95       	icall
 85c:	00 97       	sbiw	r24, 0x00	; 0
 85e:	31 f4       	brne	.+12     	; 0x86c <fputc+0x48>
 860:	8e 81       	ldd	r24, Y+6	; 0x06
 862:	9f 81       	ldd	r25, Y+7	; 0x07
 864:	01 96       	adiw	r24, 0x01	; 1
 866:	9f 83       	std	Y+7, r25	; 0x07
 868:	8e 83       	std	Y+6, r24	; 0x06
 86a:	02 c0       	rjmp	.+4      	; 0x870 <fputc+0x4c>
 86c:	0f ef       	ldi	r16, 0xFF	; 255
 86e:	1f ef       	ldi	r17, 0xFF	; 255
 870:	c8 01       	movw	r24, r16
 872:	df 91       	pop	r29
 874:	cf 91       	pop	r28
 876:	1f 91       	pop	r17
 878:	0f 91       	pop	r16
 87a:	08 95       	ret

0000087c <__ultoa_invert>:
 87c:	fa 01       	movw	r30, r20
 87e:	aa 27       	eor	r26, r26
 880:	28 30       	cpi	r18, 0x08	; 8
 882:	51 f1       	breq	.+84     	; 0x8d8 <__ultoa_invert+0x5c>
 884:	20 31       	cpi	r18, 0x10	; 16
 886:	81 f1       	breq	.+96     	; 0x8e8 <__ultoa_invert+0x6c>
 888:	e8 94       	clt
 88a:	6f 93       	push	r22
 88c:	6e 7f       	andi	r22, 0xFE	; 254
 88e:	6e 5f       	subi	r22, 0xFE	; 254
 890:	7f 4f       	sbci	r23, 0xFF	; 255
 892:	8f 4f       	sbci	r24, 0xFF	; 255
 894:	9f 4f       	sbci	r25, 0xFF	; 255
 896:	af 4f       	sbci	r26, 0xFF	; 255
 898:	b1 e0       	ldi	r27, 0x01	; 1
 89a:	3e d0       	rcall	.+124    	; 0x918 <__stack+0x19>
 89c:	b4 e0       	ldi	r27, 0x04	; 4
 89e:	3c d0       	rcall	.+120    	; 0x918 <__stack+0x19>
 8a0:	67 0f       	add	r22, r23
 8a2:	78 1f       	adc	r23, r24
 8a4:	89 1f       	adc	r24, r25
 8a6:	9a 1f       	adc	r25, r26
 8a8:	a1 1d       	adc	r26, r1
 8aa:	68 0f       	add	r22, r24
 8ac:	79 1f       	adc	r23, r25
 8ae:	8a 1f       	adc	r24, r26
 8b0:	91 1d       	adc	r25, r1
 8b2:	a1 1d       	adc	r26, r1
 8b4:	6a 0f       	add	r22, r26
 8b6:	71 1d       	adc	r23, r1
 8b8:	81 1d       	adc	r24, r1
 8ba:	91 1d       	adc	r25, r1
 8bc:	a1 1d       	adc	r26, r1
 8be:	20 d0       	rcall	.+64     	; 0x900 <__stack+0x1>
 8c0:	09 f4       	brne	.+2      	; 0x8c4 <__ultoa_invert+0x48>
 8c2:	68 94       	set
 8c4:	3f 91       	pop	r19
 8c6:	2a e0       	ldi	r18, 0x0A	; 10
 8c8:	26 9f       	mul	r18, r22
 8ca:	11 24       	eor	r1, r1
 8cc:	30 19       	sub	r19, r0
 8ce:	30 5d       	subi	r19, 0xD0	; 208
 8d0:	31 93       	st	Z+, r19
 8d2:	de f6       	brtc	.-74     	; 0x88a <__ultoa_invert+0xe>
 8d4:	cf 01       	movw	r24, r30
 8d6:	08 95       	ret
 8d8:	46 2f       	mov	r20, r22
 8da:	47 70       	andi	r20, 0x07	; 7
 8dc:	40 5d       	subi	r20, 0xD0	; 208
 8de:	41 93       	st	Z+, r20
 8e0:	b3 e0       	ldi	r27, 0x03	; 3
 8e2:	0f d0       	rcall	.+30     	; 0x902 <__stack+0x3>
 8e4:	c9 f7       	brne	.-14     	; 0x8d8 <__ultoa_invert+0x5c>
 8e6:	f6 cf       	rjmp	.-20     	; 0x8d4 <__ultoa_invert+0x58>
 8e8:	46 2f       	mov	r20, r22
 8ea:	4f 70       	andi	r20, 0x0F	; 15
 8ec:	40 5d       	subi	r20, 0xD0	; 208
 8ee:	4a 33       	cpi	r20, 0x3A	; 58
 8f0:	18 f0       	brcs	.+6      	; 0x8f8 <__ultoa_invert+0x7c>
 8f2:	49 5d       	subi	r20, 0xD9	; 217
 8f4:	31 fd       	sbrc	r19, 1
 8f6:	40 52       	subi	r20, 0x20	; 32
 8f8:	41 93       	st	Z+, r20
 8fa:	02 d0       	rcall	.+4      	; 0x900 <__stack+0x1>
 8fc:	a9 f7       	brne	.-22     	; 0x8e8 <__ultoa_invert+0x6c>
 8fe:	ea cf       	rjmp	.-44     	; 0x8d4 <__ultoa_invert+0x58>
 900:	b4 e0       	ldi	r27, 0x04	; 4
 902:	a6 95       	lsr	r26
 904:	97 95       	ror	r25
 906:	87 95       	ror	r24
 908:	77 95       	ror	r23
 90a:	67 95       	ror	r22
 90c:	ba 95       	dec	r27
 90e:	c9 f7       	brne	.-14     	; 0x902 <__stack+0x3>
 910:	00 97       	sbiw	r24, 0x00	; 0
 912:	61 05       	cpc	r22, r1
 914:	71 05       	cpc	r23, r1
 916:	08 95       	ret
 918:	9b 01       	movw	r18, r22
 91a:	ac 01       	movw	r20, r24
 91c:	0a 2e       	mov	r0, r26
 91e:	06 94       	lsr	r0
 920:	57 95       	ror	r21
 922:	47 95       	ror	r20
 924:	37 95       	ror	r19
 926:	27 95       	ror	r18
 928:	ba 95       	dec	r27
 92a:	c9 f7       	brne	.-14     	; 0x91e <__stack+0x1f>
 92c:	62 0f       	add	r22, r18
 92e:	73 1f       	adc	r23, r19
 930:	84 1f       	adc	r24, r20
 932:	95 1f       	adc	r25, r21
 934:	a0 1d       	adc	r26, r0
 936:	08 95       	ret

00000938 <__prologue_saves__>:
 938:	2f 92       	push	r2
 93a:	3f 92       	push	r3
 93c:	4f 92       	push	r4
 93e:	5f 92       	push	r5
 940:	6f 92       	push	r6
 942:	7f 92       	push	r7
 944:	8f 92       	push	r8
 946:	9f 92       	push	r9
 948:	af 92       	push	r10
 94a:	bf 92       	push	r11
 94c:	cf 92       	push	r12
 94e:	df 92       	push	r13
 950:	ef 92       	push	r14
 952:	ff 92       	push	r15
 954:	0f 93       	push	r16
 956:	1f 93       	push	r17
 958:	cf 93       	push	r28
 95a:	df 93       	push	r29
 95c:	cd b7       	in	r28, 0x3d	; 61
 95e:	de b7       	in	r29, 0x3e	; 62
 960:	ca 1b       	sub	r28, r26
 962:	db 0b       	sbc	r29, r27
 964:	0f b6       	in	r0, 0x3f	; 63
 966:	f8 94       	cli
 968:	de bf       	out	0x3e, r29	; 62
 96a:	0f be       	out	0x3f, r0	; 63
 96c:	cd bf       	out	0x3d, r28	; 61
 96e:	09 94       	ijmp

00000970 <__epilogue_restores__>:
 970:	2a 88       	ldd	r2, Y+18	; 0x12
 972:	39 88       	ldd	r3, Y+17	; 0x11
 974:	48 88       	ldd	r4, Y+16	; 0x10
 976:	5f 84       	ldd	r5, Y+15	; 0x0f
 978:	6e 84       	ldd	r6, Y+14	; 0x0e
 97a:	7d 84       	ldd	r7, Y+13	; 0x0d
 97c:	8c 84       	ldd	r8, Y+12	; 0x0c
 97e:	9b 84       	ldd	r9, Y+11	; 0x0b
 980:	aa 84       	ldd	r10, Y+10	; 0x0a
 982:	b9 84       	ldd	r11, Y+9	; 0x09
 984:	c8 84       	ldd	r12, Y+8	; 0x08
 986:	df 80       	ldd	r13, Y+7	; 0x07
 988:	ee 80       	ldd	r14, Y+6	; 0x06
 98a:	fd 80       	ldd	r15, Y+5	; 0x05
 98c:	0c 81       	ldd	r16, Y+4	; 0x04
 98e:	1b 81       	ldd	r17, Y+3	; 0x03
 990:	aa 81       	ldd	r26, Y+2	; 0x02
 992:	b9 81       	ldd	r27, Y+1	; 0x01
 994:	ce 0f       	add	r28, r30
 996:	d1 1d       	adc	r29, r1
 998:	0f b6       	in	r0, 0x3f	; 63
 99a:	f8 94       	cli
 99c:	de bf       	out	0x3e, r29	; 62
 99e:	0f be       	out	0x3f, r0	; 63
 9a0:	cd bf       	out	0x3d, r28	; 61
 9a2:	ed 01       	movw	r28, r26
 9a4:	08 95       	ret

000009a6 <_exit>:
 9a6:	f8 94       	cli

000009a8 <__stop_program>:
 9a8:	ff cf       	rjmp	.-2      	; 0x9a8 <__stop_program>
