// Seed: 175497002
module module_0 (
    input wand id_0,
    input tri id_1,
    input tri0 id_2,
    input wand id_3,
    input uwire id_4,
    input tri0 id_5,
    output supply1 id_6,
    output wand id_7,
    input wire id_8,
    input wor id_9
);
  assign id_7 = id_3;
endmodule
module module_1 (
    input wand id_0,
    input tri0 id_1,
    input tri0 id_2,
    input wand id_3,
    output supply0 id_4
);
  logic [1  &&  1 : -1 'h0] id_6;
  ;
  assign id_4 = -1;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_2,
      id_1,
      id_0,
      id_3,
      id_4,
      id_4,
      id_2,
      id_1
  );
  wire id_7;
  ;
endmodule
