m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Users/Heverton Reis/Documents/LAB04/ModuloProcessador/ModelSim
vALU
Z0 !s110 1745800933
!i10b 1
!s100 ilk;SEgT6j`5iGZ3mfWm:2
IBK]`m=Bd4?P5>;inJdn^?0
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 dC:/Users/Heverton/Documents/LAB04/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloProcessador/ModuloProcessador/ModelSim
Z3 w1745795069
8C:/Users/Heverton/Documents/LAB04/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloProcessador/ModuloProcessador/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/ALU.v
FC:/Users/Heverton/Documents/LAB04/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloProcessador/ModuloProcessador/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/ALU.v
L0 1
Z4 OV;L;10.5b;63
r1
!s85 0
31
Z5 !s108 1745800933.000000
!s107 C:/Users/Heverton/Documents/LAB04/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloProcessador/ModuloProcessador/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/ALU.v|
!s90 -reportprogress|300|C:/Users/Heverton/Documents/LAB04/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloProcessador/ModuloProcessador/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/ALU.v|-work|ProcessadorCentral|
!i113 1
Z6 o-work ProcessadorCentral
Z7 tCvgOpt 0
n@a@l@u
vALUControl
R0
!i10b 1
!s100 IKeHb5P@XE=A5Hz8J0J@P3
I7@GKYY>I51DM:X6L>e[IE0
R1
R2
R3
8C:/Users/Heverton/Documents/LAB04/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloProcessador/ModuloProcessador/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/ALUControl.v
FC:/Users/Heverton/Documents/LAB04/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloProcessador/ModuloProcessador/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/ALUControl.v
L0 1
R4
r1
!s85 0
31
R5
!s107 C:/Users/Heverton/Documents/LAB04/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloProcessador/ModuloProcessador/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/ALUControl.v|
!s90 -reportprogress|300|C:/Users/Heverton/Documents/LAB04/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloProcessador/ModuloProcessador/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/ALUControl.v|-work|ProcessadorCentral|
!i113 1
R6
R7
n@a@l@u@control
vAvalonMM_Master_Data_Interface
R0
!i10b 1
!s100 O^0]f2g4z7Ih^Oc86_VR91
I^Sm@IGiU6CMXlLY_[RQTO2
R1
R2
R3
8C:/Users/Heverton/Documents/LAB04/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloProcessador/ModuloProcessador/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/AvalonMM_Master_DataInterface.v
FC:/Users/Heverton/Documents/LAB04/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloProcessador/ModuloProcessador/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/AvalonMM_Master_DataInterface.v
L0 1
R4
r1
!s85 0
31
R5
!s107 C:/Users/Heverton/Documents/LAB04/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloProcessador/ModuloProcessador/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/AvalonMM_Master_DataInterface.v|
!s90 -reportprogress|300|C:/Users/Heverton/Documents/LAB04/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloProcessador/ModuloProcessador/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/AvalonMM_Master_DataInterface.v|-work|ProcessadorCentral|
!i113 1
R6
R7
n@avalon@m@m_@master_@data_@interface
vAvalonMM_Master_InstInterface
R0
!i10b 1
!s100 Q;_Y>1nRMA5TIjkgVdXYS2
I`>GeOF`]T93=@cP5VOf463
R1
R2
R3
8C:/Users/Heverton/Documents/LAB04/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloProcessador/ModuloProcessador/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/AvalonMM_Master_InstInterface.v
FC:/Users/Heverton/Documents/LAB04/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloProcessador/ModuloProcessador/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/AvalonMM_Master_InstInterface.v
L0 1
R4
r1
!s85 0
31
R5
!s107 C:/Users/Heverton/Documents/LAB04/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloProcessador/ModuloProcessador/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/AvalonMM_Master_InstInterface.v|
!s90 -reportprogress|300|C:/Users/Heverton/Documents/LAB04/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloProcessador/ModuloProcessador/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/AvalonMM_Master_InstInterface.v|-work|ProcessadorCentral|
!i113 1
R6
R7
n@avalon@m@m_@master_@inst@interface
vControl
R0
!i10b 1
!s100 18kW8?O]?3OD;R95[kIfI1
IS[IKMh0a3WGFEXcd0^oS<3
R1
R2
R3
8C:/Users/Heverton/Documents/LAB04/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloProcessador/ModuloProcessador/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/Control.v
FC:/Users/Heverton/Documents/LAB04/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloProcessador/ModuloProcessador/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/Control.v
L0 1
R4
r1
!s85 0
31
R5
!s107 C:/Users/Heverton/Documents/LAB04/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloProcessador/ModuloProcessador/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/Control.v|
!s90 -reportprogress|300|C:/Users/Heverton/Documents/LAB04/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloProcessador/ModuloProcessador/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/Control.v|-work|ProcessadorCentral|
!i113 1
R6
R7
n@control
vCPU
R0
!i10b 1
!s100 lXJ>CNlB4daIH3_PVAkzB0
I<NjRPj2Bn6U20hLn:LhSn2
R1
R2
R3
8C:/Users/Heverton/Documents/LAB04/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloProcessador/ModuloProcessador/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/CPU.v
FC:/Users/Heverton/Documents/LAB04/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloProcessador/ModuloProcessador/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/CPU.v
L0 19
R4
r1
!s85 0
31
R5
!s107 C:/Users/Heverton/Documents/LAB04/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloProcessador/ModuloProcessador/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/CPU.v|
!s90 -reportprogress|300|C:/Users/Heverton/Documents/LAB04/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloProcessador/ModuloProcessador/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/CPU.v|-work|ProcessadorCentral|
!i113 1
R6
R7
n@c@p@u
vEX_MEM_Register
Z8 !s110 1745800934
!i10b 1
!s100 X8;F_V?_XZ0gO7dEGOV_h3
IBKTSDaDW5lGhdC]X;]ATc1
R1
R2
R3
Z9 8C:/Users/Heverton/Documents/LAB04/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloProcessador/ModuloProcessador/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/EX_STAGE.v
Z10 FC:/Users/Heverton/Documents/LAB04/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloProcessador/ModuloProcessador/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/EX_STAGE.v
L0 151
R4
r1
!s85 0
31
R5
Z11 !s107 C:/Users/Heverton/Documents/LAB04/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloProcessador/ModuloProcessador/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/EX_STAGE.v|
Z12 !s90 -reportprogress|300|C:/Users/Heverton/Documents/LAB04/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloProcessador/ModuloProcessador/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/EX_STAGE.v|-work|ProcessadorCentral|
!i113 1
R6
R7
n@e@x_@m@e@m_@register
vEX_STAGE
R8
!i10b 1
!s100 :>jI?X_HEFbaD5WUUnTF;3
I@M>6PD?d_=m66oU`Znej?3
R1
R2
R3
R9
R10
L0 1
R4
r1
!s85 0
31
R5
R11
R12
!i113 1
R6
R7
n@e@x_@s@t@a@g@e
vForwardingMux
R8
!i10b 1
!s100 V4HQiG`7Ok05l=mOGOR4:0
IU;H?h2[fXSICoUMd]jHMn0
R1
R2
R3
R9
R10
L0 116
R4
r1
!s85 0
31
R5
R11
R12
!i113 1
R6
R7
n@forwarding@mux
vForwardingUnit
R8
!i10b 1
!s100 Wl:Ba_9Kz>ZkPo?T?m@Ql0
ImTOfk3b_[CNKAGo383go`2
R1
R2
R3
8C:/Users/Heverton/Documents/LAB04/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloProcessador/ModuloProcessador/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/ForwardingUnit.v
FC:/Users/Heverton/Documents/LAB04/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloProcessador/ModuloProcessador/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/ForwardingUnit.v
L0 1
R4
r1
!s85 0
31
Z13 !s108 1745800934.000000
!s107 C:/Users/Heverton/Documents/LAB04/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloProcessador/ModuloProcessador/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/ForwardingUnit.v|
!s90 -reportprogress|300|C:/Users/Heverton/Documents/LAB04/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloProcessador/ModuloProcessador/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/ForwardingUnit.v|-work|ProcessadorCentral|
!i113 1
R6
R7
n@forwarding@unit
vHazardDetectionUnit
R8
!i10b 1
!s100 ]k`:cOTKGT=<>GSA9mH;D3
I1;;zMnPhT98b;QkPb`f?42
R1
R2
R3
8C:/Users/Heverton/Documents/LAB04/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloProcessador/ModuloProcessador/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/HazardDetectionUnit.v
FC:/Users/Heverton/Documents/LAB04/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloProcessador/ModuloProcessador/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/HazardDetectionUnit.v
L0 1
R4
r1
!s85 0
31
R13
!s107 C:/Users/Heverton/Documents/LAB04/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloProcessador/ModuloProcessador/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/HazardDetectionUnit.v|
!s90 -reportprogress|300|C:/Users/Heverton/Documents/LAB04/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloProcessador/ModuloProcessador/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/HazardDetectionUnit.v|-work|ProcessadorCentral|
!i113 1
R6
R7
n@hazard@detection@unit
vID_EX_Register
R8
!i10b 1
!s100 SncGZ6SR6W;0:=Uc0Vmg71
I0oMEP3iEgG^@8dk2hInn=3
R1
R2
R3
Z14 8C:/Users/Heverton/Documents/LAB04/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloProcessador/ModuloProcessador/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/ID_STAGE.v
Z15 FC:/Users/Heverton/Documents/LAB04/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloProcessador/ModuloProcessador/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/ID_STAGE.v
L0 184
R4
r1
!s85 0
31
R13
Z16 !s107 C:/Users/Heverton/Documents/LAB04/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloProcessador/ModuloProcessador/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/ID_STAGE.v|
Z17 !s90 -reportprogress|300|C:/Users/Heverton/Documents/LAB04/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloProcessador/ModuloProcessador/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/ID_STAGE.v|-work|ProcessadorCentral|
!i113 1
R6
R7
n@i@d_@e@x_@register
vID_STAGE
R8
!i10b 1
!s100 6An7SBQ3hZJY_^HTM;zcg1
IVL`C7X6h8obaEhR>i<VAZ3
R1
R2
R3
R14
R15
L0 1
R4
r1
!s85 0
31
R13
R16
R17
!i113 1
R6
R7
n@i@d_@s@t@a@g@e
vIF_ID_Register
R8
!i10b 1
!s100 89`^bM7_K8Y`k;ma3h1me0
IV7Y3k]bfWGIZ5UfBKQTR90
R1
R2
Z18 w1745800927
Z19 8C:/Users/Heverton/Documents/LAB04/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloProcessador/ModuloProcessador/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/IF_STAGE.v
Z20 FC:/Users/Heverton/Documents/LAB04/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloProcessador/ModuloProcessador/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/IF_STAGE.v
L0 131
R4
r1
!s85 0
31
R13
Z21 !s107 C:/Users/Heverton/Documents/LAB04/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloProcessador/ModuloProcessador/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/IF_STAGE.v|
Z22 !s90 -reportprogress|300|C:/Users/Heverton/Documents/LAB04/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloProcessador/ModuloProcessador/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/IF_STAGE.v|-work|ProcessadorCentral|
!i113 1
R6
R7
n@i@f_@i@d_@register
vIF_STAGE
R8
!i10b 1
!s100 ^`z0F9f07_A9U7;L@@Led1
I6C8a:n0;nK;M4URiJnob<2
R1
R2
R18
R19
R20
L0 1
R4
r1
!s85 0
31
R13
R21
R22
!i113 1
R6
R7
n@i@f_@s@t@a@g@e
vMEM_STAGE
R8
!i10b 1
!s100 ;aLGWNbD2oUgS?;g6AVT^2
IoMCUNVm@FI^5UgSl=cfiU2
R1
R2
R3
Z23 8C:/Users/Heverton/Documents/LAB04/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloProcessador/ModuloProcessador/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/MEM_STAGE.v
Z24 FC:/Users/Heverton/Documents/LAB04/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloProcessador/ModuloProcessador/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/MEM_STAGE.v
L0 1
R4
r1
!s85 0
31
R13
Z25 !s107 C:/Users/Heverton/Documents/LAB04/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloProcessador/ModuloProcessador/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/MEM_STAGE.v|
Z26 !s90 -reportprogress|300|C:/Users/Heverton/Documents/LAB04/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloProcessador/ModuloProcessador/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/MEM_STAGE.v|-work|ProcessadorCentral|
!i113 1
R6
R7
n@m@e@m_@s@t@a@g@e
vMEM_WB_Register
R8
!i10b 1
!s100 654942GGAXVZ][75okmNJ1
IWQokz=oGXBUg38b7hjLBj2
R1
R2
R3
R23
R24
L0 80
R4
r1
!s85 0
31
R13
R25
R26
!i113 1
R6
R7
n@m@e@m_@w@b_@register
Epll
R3
Z27 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z28 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
R2
Z29 8C:/Users/Heverton/Documents/LAB04/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloProcessador/ModuloProcessador/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/PLL.vhd
Z30 FC:/Users/Heverton/Documents/LAB04/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloProcessador/ModuloProcessador/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/PLL.vhd
l0
L42
VzR3ij?V5bfhgAaH5KH=_D0
!s100 @Vc8G46`9WHiAkh`TJKX>0
Z31 OV;C;10.5b;63
32
R8
!i10b 1
R13
Z32 !s90 -reportprogress|300|C:/Users/Heverton/Documents/LAB04/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloProcessador/ModuloProcessador/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/PLL.vhd|-work|ProcessadorCentral|
Z33 !s107 C:/Users/Heverton/Documents/LAB04/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloProcessador/ModuloProcessador/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/PLL.vhd|
!i113 1
R6
Z34 tExplicit 1 CvgOpt 0
Asyn
R27
R28
DEx4 work 3 pll 0 22 zR3ij?V5bfhgAaH5KH=_D0
l127
L52
V@IeA432K;81Jbj32eQ<3:2
!s100 kFiz5DcX]>DnF@iD8U3CF3
R31
32
R8
!i10b 1
R13
R32
R33
!i113 1
R6
R34
vProgramCounter
R8
!i10b 1
!s100 8TDZRkJbFUXF59nHcD0?V0
IAem>4XnKa47C1ZcI_`M<H3
R1
R2
R18
R19
R20
L0 110
R4
r1
!s85 0
31
R13
R21
R22
!i113 1
R6
R7
n@program@counter
vRegFile
R8
!i10b 1
!s100 9>@HZa7?P2<o?6[FkoA8n1
IzlWCiigj7a:R6058<iboZ2
R1
R2
R3
8C:/Users/Heverton/Documents/LAB04/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloProcessador/ModuloProcessador/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/RegFile.v
FC:/Users/Heverton/Documents/LAB04/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloProcessador/ModuloProcessador/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/RegFile.v
L0 1
R4
r1
!s85 0
31
R13
!s107 C:/Users/Heverton/Documents/LAB04/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloProcessador/ModuloProcessador/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/RegFile.v|
!s90 -reportprogress|300|C:/Users/Heverton/Documents/LAB04/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloProcessador/ModuloProcessador/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/RegFile.v|-work|ProcessadorCentral|
!i113 1
R6
R7
n@reg@file
vResetSync
R8
!i10b 1
!s100 RA1VPi>U:Sch>RAhgZB:R1
II3XT871Bz0KD5PdFR1PbM3
R1
R2
R3
8C:/Users/Heverton/Documents/LAB04/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloProcessador/ModuloProcessador/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/ResetSync.v
FC:/Users/Heverton/Documents/LAB04/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloProcessador/ModuloProcessador/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/ResetSync.v
L0 1
R4
r1
!s85 0
31
R13
!s107 C:/Users/Heverton/Documents/LAB04/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloProcessador/ModuloProcessador/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/ResetSync.v|
!s90 -reportprogress|300|C:/Users/Heverton/Documents/LAB04/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloProcessador/ModuloProcessador/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/ResetSync.v|-work|ProcessadorCentral|
!i113 1
R6
R7
n@reset@sync
vRFlagsRegister
R8
!i10b 1
!s100 Q>T7SiQi^WLn3jR`^lCB_3
IBdN6MV=@^_@OQH0_?9JT[2
R1
R2
R3
R9
R10
L0 135
R4
r1
!s85 0
31
R5
R11
R12
!i113 1
R6
R7
n@r@flags@register
vStack
R8
!i10b 1
!s100 0TAF[3Dm^H1GDREVj4dN^2
Ib_NE_E@V>7?`LSiOeWFi]2
R1
R2
R3
R14
R15
L0 148
R4
r1
!s85 0
31
R13
R16
R17
!i113 1
R6
R7
n@stack
vWB_STAGE
!s110 1745800935
!i10b 1
!s100 jgln12`OJXL]O747a1MCz0
I@C>F=<<R^1g]9RbGmX3h73
R1
R2
R3
8C:/Users/Heverton/Documents/LAB04/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloProcessador/ModuloProcessador/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/WB_STAGE.v
FC:/Users/Heverton/Documents/LAB04/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloProcessador/ModuloProcessador/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/WB_STAGE.v
L0 1
R4
r1
!s85 0
31
!s108 1745800935.000000
!s107 C:/Users/Heverton/Documents/LAB04/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloProcessador/ModuloProcessador/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/WB_STAGE.v|
!s90 -reportprogress|300|C:/Users/Heverton/Documents/LAB04/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloProcessador/ModuloProcessador/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/WB_STAGE.v|-work|ProcessadorCentral|
!i113 1
R6
R7
n@w@b_@s@t@a@g@e
