\hypertarget{core__sc000_8h_source}{}\doxysection{core\+\_\+sc000.\+h}
\label{core__sc000_8h_source}\index{Autodrone32/Libraries/CMSIS/Include/core\_sc000.h@{Autodrone32/Libraries/CMSIS/Include/core\_sc000.h}}
\mbox{\hyperlink{core__sc000_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00001}00001 \textcolor{comment}{/**************************************************************************/}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00007}00007 \textcolor{comment}{/*}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00008}00008 \textcolor{comment}{ * Copyright (c) 2009-\/2018 Arm Limited. All rights reserved.}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00009}00009 \textcolor{comment}{ *}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00010}00010 \textcolor{comment}{ * SPDX-\/License-\/Identifier: Apache-\/2.0}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00011}00011 \textcolor{comment}{ *}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00012}00012 \textcolor{comment}{ * Licensed under the Apache License, Version 2.0 (the License); you may}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00013}00013 \textcolor{comment}{ * not use this file except in compliance with the License.}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00014}00014 \textcolor{comment}{ * You may obtain a copy of the License at}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00015}00015 \textcolor{comment}{ *}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00016}00016 \textcolor{comment}{ * www.apache.org/licenses/LICENSE-\/2.0}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00017}00017 \textcolor{comment}{ *}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00018}00018 \textcolor{comment}{ * Unless required by applicable law or agreed to in writing, software}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00019}00019 \textcolor{comment}{ * distributed under the License is distributed on an AS IS BASIS, WITHOUT}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00020}00020 \textcolor{comment}{ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00021}00021 \textcolor{comment}{ * See the License for the specific language governing permissions and}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00022}00022 \textcolor{comment}{ * limitations under the License.}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00023}00023 \textcolor{comment}{ */}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00024}00024 }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00025}00025 \textcolor{preprocessor}{\#if   defined ( \_\_ICCARM\_\_ )}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00026}00026 \textcolor{preprocessor}{  \#pragma system\_include         }\textcolor{comment}{/* treat file as system include file for MISRA check */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00027}00027 \textcolor{preprocessor}{\#elif defined (\_\_clang\_\_)}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00028}00028 \textcolor{preprocessor}{  \#pragma clang system\_header   }\textcolor{comment}{/* treat file as system include file */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00029}00029 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00030}00030 }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00031}00031 \textcolor{preprocessor}{\#ifndef \_\_CORE\_SC000\_H\_GENERIC}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00032}\mbox{\hyperlink{core__sc000_8h_a8d4bcdd595ecb80166aaf288c1b37345}{00032}} \textcolor{preprocessor}{\#define \_\_CORE\_SC000\_H\_GENERIC}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00033}00033 }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00034}00034 \textcolor{preprocessor}{\#include <stdint.h>}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00035}00035 }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00036}00036 \textcolor{preprocessor}{\#ifdef \_\_cplusplus}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00037}00037  \textcolor{keyword}{extern} \textcolor{stringliteral}{"{}C"{}} \{}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00038}00038 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00039}00039 }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00055}00055 \textcolor{comment}{/*******************************************************************************}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00056}00056 \textcolor{comment}{ *                 CMSIS definitions}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00057}00057 \textcolor{comment}{ ******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00063}00063 \textcolor{preprocessor}{\#include "{}../../../Libraries/CMSIS/Include/cmsis\_version.h"{}}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00064}00064 }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00065}00065 \textcolor{comment}{/*  CMSIS SC000 definitions */}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00066}\mbox{\hyperlink{core__sc000_8h_a9cca46bbd181abedd1cd6e84ef0b3cf4}{00066}} \textcolor{preprocessor}{\#define \_\_SC000\_CMSIS\_VERSION\_MAIN  (\_\_CM\_CMSIS\_VERSION\_MAIN)                }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00067}\mbox{\hyperlink{core__sc000_8h_af4db9bbe5ff5726d8a8c388e52d5685d}{00067}} \textcolor{preprocessor}{\#define \_\_SC000\_CMSIS\_VERSION\_SUB   (\_\_CM\_CMSIS\_VERSION\_SUB)                 }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00068}00068 \textcolor{preprocessor}{\#define \_\_SC000\_CMSIS\_VERSION       ((\_\_SC000\_CMSIS\_VERSION\_MAIN << 16U) | \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00069}\mbox{\hyperlink{core__sc000_8h_a794ed22b926ab39924705178f2441270}{00069}} \textcolor{preprocessor}{                                      \_\_SC000\_CMSIS\_VERSION\_SUB           )  }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00071}\mbox{\hyperlink{core__sc000_8h_aeaaf66c86e5ae02a0e1fe542cb7f4d8c}{00071}} \textcolor{preprocessor}{\#define \_\_CORTEX\_SC                 (000U)                                   }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00076}\mbox{\hyperlink{core__sc000_8h_aa167d0f532a7c2b2e3a6395db2fa0776}{00076}} \textcolor{preprocessor}{\#define \_\_FPU\_USED       0U}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00077}00077 }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00078}00078 \textcolor{preprocessor}{\#if defined ( \_\_CC\_ARM )}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00079}00079 \textcolor{preprocessor}{  \#if defined \_\_TARGET\_FPU\_VFP}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00080}00080 \textcolor{preprocessor}{    \#error "{}Compiler generates FPU instructions for a device without an FPU (check \_\_FPU\_PRESENT)"{}}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00081}00081 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00082}00082 }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00083}00083 \textcolor{preprocessor}{\#elif defined (\_\_ARMCC\_VERSION) \&\& (\_\_ARMCC\_VERSION >= 6010050)}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00084}00084 \textcolor{preprocessor}{  \#if defined \_\_ARM\_PCS\_VFP}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00085}00085 \textcolor{preprocessor}{    \#error "{}Compiler generates FPU instructions for a device without an FPU (check \_\_FPU\_PRESENT)"{}}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00086}00086 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00087}00087 }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00088}00088 \textcolor{preprocessor}{\#elif defined ( \_\_GNUC\_\_ )}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00089}00089 \textcolor{preprocessor}{  \#if defined (\_\_VFP\_FP\_\_) \&\& !defined(\_\_SOFTFP\_\_)}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00090}00090 \textcolor{preprocessor}{    \#error "{}Compiler generates FPU instructions for a device without an FPU (check \_\_FPU\_PRESENT)"{}}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00091}00091 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00092}00092 }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00093}00093 \textcolor{preprocessor}{\#elif defined ( \_\_ICCARM\_\_ )}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00094}00094 \textcolor{preprocessor}{  \#if defined \_\_ARMVFP\_\_}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00095}00095 \textcolor{preprocessor}{    \#error "{}Compiler generates FPU instructions for a device without an FPU (check \_\_FPU\_PRESENT)"{}}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00096}00096 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00097}00097 }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00098}00098 \textcolor{preprocessor}{\#elif defined ( \_\_TI\_ARM\_\_ )}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00099}00099 \textcolor{preprocessor}{  \#if defined \_\_TI\_VFP\_SUPPORT\_\_}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00100}00100 \textcolor{preprocessor}{    \#error "{}Compiler generates FPU instructions for a device without an FPU (check \_\_FPU\_PRESENT)"{}}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00101}00101 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00102}00102 }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00103}00103 \textcolor{preprocessor}{\#elif defined ( \_\_TASKING\_\_ )}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00104}00104 \textcolor{preprocessor}{  \#if defined \_\_FPU\_VFP\_\_}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00105}00105 \textcolor{preprocessor}{    \#error "{}Compiler generates FPU instructions for a device without an FPU (check \_\_FPU\_PRESENT)"{}}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00106}00106 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00107}00107 }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00108}00108 \textcolor{preprocessor}{\#elif defined ( \_\_CSMC\_\_ )}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00109}00109 \textcolor{preprocessor}{  \#if ( \_\_CSMC\_\_ \& 0x400U)}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00110}00110 \textcolor{preprocessor}{    \#error "{}Compiler generates FPU instructions for a device without an FPU (check \_\_FPU\_PRESENT)"{}}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00111}00111 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00112}00112 }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00113}00113 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00114}00114 }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00115}00115 \textcolor{preprocessor}{\#include "{}../../../Libraries/CMSIS/Include/cmsis\_compiler.h"{}}               \textcolor{comment}{/* CMSIS compiler specific defines */}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00116}00116 }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00117}00117 }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00118}00118 \textcolor{preprocessor}{\#ifdef \_\_cplusplus}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00119}00119 \}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00120}00120 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00121}00121 }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00122}00122 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* \_\_CORE\_SC000\_H\_GENERIC */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00123}00123 }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00124}00124 \textcolor{preprocessor}{\#ifndef \_\_CMSIS\_GENERIC}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00125}00125 }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00126}00126 \textcolor{preprocessor}{\#ifndef \_\_CORE\_SC000\_H\_DEPENDANT}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00127}\mbox{\hyperlink{core__sc000_8h_abc438394ed790c96e51ecad0759f6b25}{00127}} \textcolor{preprocessor}{\#define \_\_CORE\_SC000\_H\_DEPENDANT}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00128}00128 }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00129}00129 \textcolor{preprocessor}{\#ifdef \_\_cplusplus}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00130}00130  \textcolor{keyword}{extern} \textcolor{stringliteral}{"{}C"{}} \{}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00131}00131 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00132}00132 }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00133}00133 \textcolor{comment}{/* check device defines and use defaults */}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00134}00134 \textcolor{preprocessor}{\#if defined \_\_CHECK\_DEVICE\_DEFINES}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00135}00135 \textcolor{preprocessor}{  \#ifndef \_\_SC000\_REV}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00136}00136 \textcolor{preprocessor}{    \#define \_\_SC000\_REV             0x0000U}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00137}00137 \textcolor{preprocessor}{    \#warning "{}\_\_SC000\_REV not defined in device header file; using default!"{}}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00138}00138 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00139}00139 }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00140}00140 \textcolor{preprocessor}{  \#ifndef \_\_MPU\_PRESENT}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00141}00141 \textcolor{preprocessor}{    \#define \_\_MPU\_PRESENT             0U}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00142}00142 \textcolor{preprocessor}{    \#warning "{}\_\_MPU\_PRESENT not defined in device header file; using default!"{}}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00143}00143 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00144}00144 }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00145}00145 \textcolor{preprocessor}{  \#ifndef \_\_NVIC\_PRIO\_BITS}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00146}00146 \textcolor{preprocessor}{    \#define \_\_NVIC\_PRIO\_BITS          2U}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00147}00147 \textcolor{preprocessor}{    \#warning "{}\_\_NVIC\_PRIO\_BITS not defined in device header file; using default!"{}}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00148}00148 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00149}00149 }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00150}00150 \textcolor{preprocessor}{  \#ifndef \_\_Vendor\_SysTickConfig}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00151}00151 \textcolor{preprocessor}{    \#define \_\_Vendor\_SysTickConfig    0U}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00152}00152 \textcolor{preprocessor}{    \#warning "{}\_\_Vendor\_SysTickConfig not defined in device header file; using default!"{}}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00153}00153 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00154}00154 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00155}00155 }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00156}00156 \textcolor{comment}{/* IO definitions (access restrictions to peripheral registers) */}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00164}00164 \textcolor{preprocessor}{\#ifdef \_\_cplusplus}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00165}00165 \textcolor{preprocessor}{  \#define   \_\_I     volatile             }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00166}00166 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00167}\mbox{\hyperlink{core__sc000_8h_af63697ed9952cc71e1225efe205f6cd3}{00167}} \textcolor{preprocessor}{  \#define   \_\_I     volatile const       }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00168}00168 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00169}\mbox{\hyperlink{core__sc000_8h_a7e25d9380f9ef903923964322e71f2f6}{00169}} \textcolor{preprocessor}{\#define     \_\_O     volatile             }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00170}\mbox{\hyperlink{core__sc000_8h_aec43007d9998a0a0e01faede4133d6be}{00170}} \textcolor{preprocessor}{\#define     \_\_IO    volatile             }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00172}00172 \textcolor{comment}{/* following defines should be used for structure members */}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00173}\mbox{\hyperlink{core__sc000_8h_a4cc1649793116d7c2d8afce7a4ffce43}{00173}} \textcolor{preprocessor}{\#define     \_\_IM     volatile const      }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00174}\mbox{\hyperlink{core__sc000_8h_a0ea2009ed8fd9ef35b48708280fdb758}{00174}} \textcolor{preprocessor}{\#define     \_\_OM     volatile            }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00175}\mbox{\hyperlink{core__sc000_8h_ab6caba5853a60a17e8e04499b52bf691}{00175}} \textcolor{preprocessor}{\#define     \_\_IOM    volatile            }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00181}00181 \textcolor{comment}{/*******************************************************************************}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00182}00182 \textcolor{comment}{ *                 Register Abstraction}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00183}00183 \textcolor{comment}{  Core Register contain:}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00184}00184 \textcolor{comment}{  -\/ Core Register}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00185}00185 \textcolor{comment}{  -\/ Core NVIC Register}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00186}00186 \textcolor{comment}{  -\/ Core SCB Register}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00187}00187 \textcolor{comment}{  -\/ Core SysTick Register}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00188}00188 \textcolor{comment}{  -\/ Core MPU Register}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00189}00189 \textcolor{comment}{ ******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00205}00205 \textcolor{keyword}{typedef} \textcolor{keyword}{union}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00206}00206 \{}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00207}00207   \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00208}00208   \{}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00209}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1}{00209}}     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1}{\_reserved0}}:28;              }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00210}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gacd4a2b64faee91e4a9eef300667fa222}{00210}}     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gacd4a2b64faee91e4a9eef300667fa222}{V}}:1;                        }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00211}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga7a1caf92f32fe9ebd8d1fe89b06c7776}{00211}}     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga7a1caf92f32fe9ebd8d1fe89b06c7776}{C}}:1;                        }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00212}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga5ae954cbd9986cd64625d7fa00943c8e}{00212}}     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga5ae954cbd9986cd64625d7fa00943c8e}{Z}}:1;                        }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00213}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gabae0610bc2a97bbf7f689e953e0b451f}{00213}}     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gabae0610bc2a97bbf7f689e953e0b451f}{N}}:1;                        }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00214}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga671315fe5d07987e628f1bafefc3e96d}{00214}}   \} b;                                   }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00215}00215   uint32\_t w;                            }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00216}00216 \} \mbox{\hyperlink{union_a_p_s_r___type}{APSR\_Type}};}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00217}00217 }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00218}00218 \textcolor{comment}{/* APSR Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00219}\mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_gac469528d210043c7bd3f12f0e6824766}{00219}} \textcolor{preprocessor}{\#define APSR\_N\_Pos                         31U                                            }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00220}\mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_gadbc2cf55a026f661b53fadfcf822cef1}{00220}} \textcolor{preprocessor}{\#define APSR\_N\_Msk                         (1UL << APSR\_N\_Pos)                            }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00222}\mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga3661286d108b1aca308d7445685eae3a}{00222}} \textcolor{preprocessor}{\#define APSR\_Z\_Pos                         30U                                            }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00223}\mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga1deb4d1aa72bb83d1f79329406f15711}{00223}} \textcolor{preprocessor}{\#define APSR\_Z\_Msk                         (1UL << APSR\_Z\_Pos)                            }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00225}\mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga6cf72aa6f09a168f9e5beda1a4a887b9}{00225}} \textcolor{preprocessor}{\#define APSR\_C\_Pos                         29U                                            }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00226}\mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga6d47803fbad455bc10bd1ce59f2f335d}{00226}} \textcolor{preprocessor}{\#define APSR\_C\_Msk                         (1UL << APSR\_C\_Pos)                            }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00228}\mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_gac62830f67679ccd11658c4172c3e6ea7}{00228}} \textcolor{preprocessor}{\#define APSR\_V\_Pos                         28U                                            }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00229}\mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga33305d6701356bff6890b315fe8b5489}{00229}} \textcolor{preprocessor}{\#define APSR\_V\_Msk                         (1UL << APSR\_V\_Pos)                            }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00235}00235 \textcolor{keyword}{typedef} \textcolor{keyword}{union}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00236}00236 \{}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00237}00237   \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00238}00238   \{}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00239}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gad502ba7dbb2aab5f87c782b28f02622d}{00239}}     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gad502ba7dbb2aab5f87c782b28f02622d}{ISR}}:9;                      }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00240}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1}{00240}}     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1}{\_reserved0}}:23;              }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00241}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga3726ddd7cd544d22298d8815e63c3208}{00241}}   \} b;                                   }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00242}00242   uint32\_t w;                            }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00243}00243 \} \mbox{\hyperlink{union_i_p_s_r___type}{IPSR\_Type}};}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00244}00244 }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00245}00245 \textcolor{comment}{/* IPSR Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00246}\mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga0e34027584d02c43811ae908a5ca9adf}{00246}} \textcolor{preprocessor}{\#define IPSR\_ISR\_Pos                        0U                                            }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00247}\mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_gaf013a4579a64d1f21f56ea9f1b33ab56}{00247}} \textcolor{preprocessor}{\#define IPSR\_ISR\_Msk                       (0x1FFUL }\textcolor{comment}{/*<< IPSR\_ISR\_Pos*/}\textcolor{preprocessor}{)                  }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00253}00253 \textcolor{keyword}{typedef} \textcolor{keyword}{union}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00254}00254 \{}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00255}00255   \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00256}00256   \{}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00257}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gad502ba7dbb2aab5f87c782b28f02622d}{00257}}     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gad502ba7dbb2aab5f87c782b28f02622d}{ISR}}:9;                      }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00258}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1}{00258}}     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1}{\_reserved0}}:15;              }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00259}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga6e1cf12e53a20224f6f62c001d9be972}{00259}}     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga6e1cf12e53a20224f6f62c001d9be972}{T}}:1;                        }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00260}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga959a73d8faee56599b7e792a7c5a2d16}{00260}}     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga959a73d8faee56599b7e792a7c5a2d16}{\_reserved1}}:3;               }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00261}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gacd4a2b64faee91e4a9eef300667fa222}{00261}}     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gacd4a2b64faee91e4a9eef300667fa222}{V}}:1;                        }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00262}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga7a1caf92f32fe9ebd8d1fe89b06c7776}{00262}}     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga7a1caf92f32fe9ebd8d1fe89b06c7776}{C}}:1;                        }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00263}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga5ae954cbd9986cd64625d7fa00943c8e}{00263}}     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga5ae954cbd9986cd64625d7fa00943c8e}{Z}}:1;                        }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00264}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gabae0610bc2a97bbf7f689e953e0b451f}{00264}}     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gabae0610bc2a97bbf7f689e953e0b451f}{N}}:1;                        }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00265}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gab0a3fe241e69ce3d69e06bc89c588023}{00265}}   \} b;                                   }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00266}00266   uint32\_t w;                            }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00267}00267 \} \mbox{\hyperlink{unionx_p_s_r___type}{xPSR\_Type}};}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00268}00268 }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00269}00269 \textcolor{comment}{/* xPSR Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00270}\mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga031eb1b8ebcdb3d602d0b9f2ec82a7ae}{00270}} \textcolor{preprocessor}{\#define xPSR\_N\_Pos                         31U                                            }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00271}\mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_gaf600f4ff41b62cf2f3b0a59b6d2e93d6}{00271}} \textcolor{preprocessor}{\#define xPSR\_N\_Msk                         (1UL << xPSR\_N\_Pos)                            }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00273}\mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga5869dd608eea73c80f0567d781d2230b}{00273}} \textcolor{preprocessor}{\#define xPSR\_Z\_Pos                         30U                                            }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00274}\mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga907599209fba99f579778e662021c4f2}{00274}} \textcolor{preprocessor}{\#define xPSR\_Z\_Msk                         (1UL << xPSR\_Z\_Pos)                            }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00276}\mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga14adb79b91f6634b351a1b57394e2db6}{00276}} \textcolor{preprocessor}{\#define xPSR\_C\_Pos                         29U                                            }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00277}\mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga21e2497255d380f956ca0f48d11d0775}{00277}} \textcolor{preprocessor}{\#define xPSR\_C\_Msk                         (1UL << xPSR\_C\_Pos)                            }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00279}\mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_gae0cfbb394490db402623d97e6a979e00}{00279}} \textcolor{preprocessor}{\#define xPSR\_V\_Pos                         28U                                            }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00280}\mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_gab07f94ed3b6ee695f5af719dc27995c2}{00280}} \textcolor{preprocessor}{\#define xPSR\_V\_Msk                         (1UL << xPSR\_V\_Pos)                            }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00282}\mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga98d801da9a49cda944f52aeae104dd38}{00282}} \textcolor{preprocessor}{\#define xPSR\_T\_Pos                         24U                                            }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00283}\mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga30ae2111816e82d47636a8d4577eb6ee}{00283}} \textcolor{preprocessor}{\#define xPSR\_T\_Msk                         (1UL << xPSR\_T\_Pos)                            }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00285}\mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga21bff245fb1aef9683f693d9d7bb2233}{00285}} \textcolor{preprocessor}{\#define xPSR\_ISR\_Pos                        0U                                            }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00286}\mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_gadf8eed87e0081dfe1ef1c78a0ea91afd}{00286}} \textcolor{preprocessor}{\#define xPSR\_ISR\_Msk                       (0x1FFUL }\textcolor{comment}{/*<< xPSR\_ISR\_Pos*/}\textcolor{preprocessor}{)                  }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00292}00292 \textcolor{keyword}{typedef} \textcolor{keyword}{union}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00293}00293 \{}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00294}00294   \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00295}00295   \{}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00296}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1}{00296}}     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1}{\_reserved0}}:1;               }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00297}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gae185aac93686ffc78e998a9daf41415b}{00297}}     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gae185aac93686ffc78e998a9daf41415b}{SPSEL}}:1;                    }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00298}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga959a73d8faee56599b7e792a7c5a2d16}{00298}}     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga959a73d8faee56599b7e792a7c5a2d16}{\_reserved1}}:30;              }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00299}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga38e16d844d0b34cd2e6d3d9901940f00}{00299}}   \} b;                                   }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00300}00300   uint32\_t w;                            }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00301}00301 \} \mbox{\hyperlink{union_c_o_n_t_r_o_l___type}{CONTROL\_Type}};}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00302}00302 }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00303}00303 \textcolor{comment}{/* CONTROL Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00304}\mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga07eafc53e609895342c6a530e9d01310}{00304}} \textcolor{preprocessor}{\#define CONTROL\_SPSEL\_Pos                   1U                                            }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00305}\mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga70b29840969b06909da21369b0b05b53}{00305}} \textcolor{preprocessor}{\#define CONTROL\_SPSEL\_Msk                  (1UL << CONTROL\_SPSEL\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00320}00320 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00321}00321 \{}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00322}00322   \mbox{\hyperlink{core__sc000_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t ISER[1U];               }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00323}00323         uint32\_t RESERVED0[31U];}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00324}00324   \mbox{\hyperlink{core__sc000_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t ICER[1U];               }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00325}00325         uint32\_t RSERVED1[31U];}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00326}00326   \mbox{\hyperlink{core__sc000_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t ISPR[1U];               }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00327}00327         uint32\_t RESERVED2[31U];}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00328}00328   \mbox{\hyperlink{core__sc000_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t ICPR[1U];               }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00329}00329         uint32\_t RESERVED3[31U];}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00330}00330         uint32\_t RESERVED4[64U];}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00331}00331   \mbox{\hyperlink{core__sc000_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t IP[8U];                 }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00332}00332 \}  \mbox{\hyperlink{struct_n_v_i_c___type}{NVIC\_Type}};}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00333}00333 }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00347}00347 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00348}00348 \{}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00349}00349   \mbox{\hyperlink{core__sc000_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\_\_IM}}  uint32\_t CPUID;                  }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00350}00350   \mbox{\hyperlink{core__sc000_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t ICSR;                   }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00351}00351   \mbox{\hyperlink{core__sc000_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t VTOR;                   }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00352}00352   \mbox{\hyperlink{core__sc000_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t AIRCR;                  }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00353}00353   \mbox{\hyperlink{core__sc000_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t SCR;                    }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00354}00354   \mbox{\hyperlink{core__sc000_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t CCR;                    }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00355}00355         uint32\_t RESERVED0[1U];}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00356}00356   \mbox{\hyperlink{core__sc000_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t SHP[2U];                }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00357}00357   \mbox{\hyperlink{core__sc000_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t SHCSR;                  }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00358}00358         uint32\_t RESERVED1[154U];}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00359}\mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gaaddfff3b57de6faf60bfcc938c7229c9}{00359}}   \mbox{\hyperlink{core__sc000_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gaaddfff3b57de6faf60bfcc938c7229c9}{SFCR}};                   }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00360}00360 \} \mbox{\hyperlink{struct_s_c_b___type}{SCB\_Type}};}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00361}00361 }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00362}00362 \textcolor{comment}{/* SCB CPUID Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00363}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga58686b88f94f789d4e6f429fe1ff58cf}{00363}} \textcolor{preprocessor}{\#define SCB\_CPUID\_IMPLEMENTER\_Pos          24U                                            }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00364}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga0932b31faafd47656a03ced75a31d99b}{00364}} \textcolor{preprocessor}{\#define SCB\_CPUID\_IMPLEMENTER\_Msk          (0xFFUL << SCB\_CPUID\_IMPLEMENTER\_Pos)          }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00366}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga104462bd0815391b4044a70bd15d3a71}{00366}} \textcolor{preprocessor}{\#define SCB\_CPUID\_VARIANT\_Pos              20U                                            }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00367}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gad358dfbd04300afc1824329d128b99e8}{00367}} \textcolor{preprocessor}{\#define SCB\_CPUID\_VARIANT\_Msk              (0xFUL << SCB\_CPUID\_VARIANT\_Pos)               }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00369}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaf8b3236b08fb8e840efb682645fb0e98}{00369}} \textcolor{preprocessor}{\#define SCB\_CPUID\_ARCHITECTURE\_Pos         16U                                            }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00370}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gafae4a1f27a927338ae9dc51a0e146213}{00370}} \textcolor{preprocessor}{\#define SCB\_CPUID\_ARCHITECTURE\_Msk         (0xFUL << SCB\_CPUID\_ARCHITECTURE\_Pos)          }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00372}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga705f68eaa9afb042ca2407dc4e4629ac}{00372}} \textcolor{preprocessor}{\#define SCB\_CPUID\_PARTNO\_Pos                4U                                            }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00373}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga98e581423ca016680c238c469aba546d}{00373}} \textcolor{preprocessor}{\#define SCB\_CPUID\_PARTNO\_Msk               (0xFFFUL << SCB\_CPUID\_PARTNO\_Pos)              }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00375}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga3c3d9071e574de11fb27ba57034838b1}{00375}} \textcolor{preprocessor}{\#define SCB\_CPUID\_REVISION\_Pos              0U                                            }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00376}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga2ec0448b6483f77e7f5d08b4b81d85df}{00376}} \textcolor{preprocessor}{\#define SCB\_CPUID\_REVISION\_Msk             (0xFUL }\textcolor{comment}{/*<< SCB\_CPUID\_REVISION\_Pos*/}\textcolor{preprocessor}{)          }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00378}00378 \textcolor{comment}{/* SCB Interrupt Control State Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00379}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga750d4b52624a46d71356db4ea769573b}{00379}} \textcolor{preprocessor}{\#define SCB\_ICSR\_NMIPENDSET\_Pos            31U                                            }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00380}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga340e3f79e9c3607dee9f2c048b6b22e8}{00380}} \textcolor{preprocessor}{\#define SCB\_ICSR\_NMIPENDSET\_Msk            (1UL << SCB\_ICSR\_NMIPENDSET\_Pos)               }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00382}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gab5ded23d2ab1d5ff7cc7ce746205e9fe}{00382}} \textcolor{preprocessor}{\#define SCB\_ICSR\_PENDSVSET\_Pos             28U                                            }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00383}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga1e40d93efb402763c8c00ddcc56724ff}{00383}} \textcolor{preprocessor}{\#define SCB\_ICSR\_PENDSVSET\_Msk             (1UL << SCB\_ICSR\_PENDSVSET\_Pos)                }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00385}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gae218d9022288f89faf57187c4d542ecd}{00385}} \textcolor{preprocessor}{\#define SCB\_ICSR\_PENDSVCLR\_Pos             27U                                            }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00386}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga4a901ace381d3c1c74ac82b22fae2e1e}{00386}} \textcolor{preprocessor}{\#define SCB\_ICSR\_PENDSVCLR\_Msk             (1UL << SCB\_ICSR\_PENDSVCLR\_Pos)                }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00388}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga9dbb3358c6167c9c3f85661b90fb2794}{00388}} \textcolor{preprocessor}{\#define SCB\_ICSR\_PENDSTSET\_Pos             26U                                            }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00389}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga7325b61ea0ec323ef2d5c893b112e546}{00389}} \textcolor{preprocessor}{\#define SCB\_ICSR\_PENDSTSET\_Msk             (1UL << SCB\_ICSR\_PENDSTSET\_Pos)                }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00391}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gadbe25e4b333ece1341beb1a740168fdc}{00391}} \textcolor{preprocessor}{\#define SCB\_ICSR\_PENDSTCLR\_Pos             25U                                            }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00392}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gab241827d2a793269d8cd99b9b28c2157}{00392}} \textcolor{preprocessor}{\#define SCB\_ICSR\_PENDSTCLR\_Msk             (1UL << SCB\_ICSR\_PENDSTCLR\_Pos)                }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00394}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga11cb5b1f9ce167b81f31787a77e575df}{00394}} \textcolor{preprocessor}{\#define SCB\_ICSR\_ISRPREEMPT\_Pos            23U                                            }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00395}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaa966600396290808d596fe96e92ca2b5}{00395}} \textcolor{preprocessor}{\#define SCB\_ICSR\_ISRPREEMPT\_Msk            (1UL << SCB\_ICSR\_ISRPREEMPT\_Pos)               }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00397}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga10749d92b9b744094b845c2eb46d4319}{00397}} \textcolor{preprocessor}{\#define SCB\_ICSR\_ISRPENDING\_Pos            22U                                            }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00398}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga056d74fd538e5d36d3be1f28d399c877}{00398}} \textcolor{preprocessor}{\#define SCB\_ICSR\_ISRPENDING\_Msk            (1UL << SCB\_ICSR\_ISRPENDING\_Pos)               }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00400}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gada60c92bf88d6fd21a8f49efa4a127b8}{00400}} \textcolor{preprocessor}{\#define SCB\_ICSR\_VECTPENDING\_Pos           12U                                            }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00401}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gacb6992e7c7ddc27a370f62878a21ef72}{00401}} \textcolor{preprocessor}{\#define SCB\_ICSR\_VECTPENDING\_Msk           (0x1FFUL << SCB\_ICSR\_VECTPENDING\_Pos)          }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00403}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gae4f602c7c5c895d5fb687b71b0979fc3}{00403}} \textcolor{preprocessor}{\#define SCB\_ICSR\_VECTACTIVE\_Pos             0U                                            }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00404}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga5533791a4ecf1b9301c883047b3e8396}{00404}} \textcolor{preprocessor}{\#define SCB\_ICSR\_VECTACTIVE\_Msk            (0x1FFUL }\textcolor{comment}{/*<< SCB\_ICSR\_VECTACTIVE\_Pos*/}\textcolor{preprocessor}{)       }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00406}00406 \textcolor{comment}{/* SCB Interrupt Control State Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00407}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gac6a55451ddd38bffcff5a211d29cea78}{00407}} \textcolor{preprocessor}{\#define SCB\_VTOR\_TBLOFF\_Pos                 7U                                            }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00408}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga75e395ed74042923e8c93edf50f0996c}{00408}} \textcolor{preprocessor}{\#define SCB\_VTOR\_TBLOFF\_Msk                (0x1FFFFFFUL << SCB\_VTOR\_TBLOFF\_Pos)           }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00410}00410 \textcolor{comment}{/* SCB Application Interrupt and Reset Control Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00411}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaaa27c0ba600bf82c3da08c748845b640}{00411}} \textcolor{preprocessor}{\#define SCB\_AIRCR\_VECTKEY\_Pos              16U                                            }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00412}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga90c7cf0c490e7ae55f9503a7fda1dd22}{00412}} \textcolor{preprocessor}{\#define SCB\_AIRCR\_VECTKEY\_Msk              (0xFFFFUL << SCB\_AIRCR\_VECTKEY\_Pos)            }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00414}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaec404750ff5ca07f499a3c06b62051ef}{00414}} \textcolor{preprocessor}{\#define SCB\_AIRCR\_VECTKEYSTAT\_Pos          16U                                            }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00415}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gabacedaefeefc73d666bbe59ece904493}{00415}} \textcolor{preprocessor}{\#define SCB\_AIRCR\_VECTKEYSTAT\_Msk          (0xFFFFUL << SCB\_AIRCR\_VECTKEYSTAT\_Pos)        }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00417}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gad31dec98fbc0d33ace63cb1f1a927923}{00417}} \textcolor{preprocessor}{\#define SCB\_AIRCR\_ENDIANESS\_Pos            15U                                            }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00418}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga2f571f93d3d4a6eac9a3040756d3d951}{00418}} \textcolor{preprocessor}{\#define SCB\_AIRCR\_ENDIANESS\_Msk            (1UL << SCB\_AIRCR\_ENDIANESS\_Pos)               }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00420}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaffb2737eca1eac0fc1c282a76a40953c}{00420}} \textcolor{preprocessor}{\#define SCB\_AIRCR\_SYSRESETREQ\_Pos           2U                                            }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00421}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaae1181119559a5bd36e62afa373fa720}{00421}} \textcolor{preprocessor}{\#define SCB\_AIRCR\_SYSRESETREQ\_Msk          (1UL << SCB\_AIRCR\_SYSRESETREQ\_Pos)             }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00423}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaa30a12e892bb696e61626d71359a9029}{00423}} \textcolor{preprocessor}{\#define SCB\_AIRCR\_VECTCLRACTIVE\_Pos         1U                                            }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00424}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga212c5ab1c1c82c807d30d2307aa8d218}{00424}} \textcolor{preprocessor}{\#define SCB\_AIRCR\_VECTCLRACTIVE\_Msk        (1UL << SCB\_AIRCR\_VECTCLRACTIVE\_Pos)           }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00426}00426 \textcolor{comment}{/* SCB System Control Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00427}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga3bddcec40aeaf3d3a998446100fa0e44}{00427}} \textcolor{preprocessor}{\#define SCB\_SCR\_SEVONPEND\_Pos               4U                                            }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00428}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gafb98656644a14342e467505f69a997c9}{00428}} \textcolor{preprocessor}{\#define SCB\_SCR\_SEVONPEND\_Msk              (1UL << SCB\_SCR\_SEVONPEND\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00430}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gab304f6258ec03bd9a6e7a360515c3cfe}{00430}} \textcolor{preprocessor}{\#define SCB\_SCR\_SLEEPDEEP\_Pos               2U                                            }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00431}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga77c06a69c63f4b3f6ec1032e911e18e7}{00431}} \textcolor{preprocessor}{\#define SCB\_SCR\_SLEEPDEEP\_Msk              (1UL << SCB\_SCR\_SLEEPDEEP\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00433}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga3680a15114d7fdc1e25043b881308fe9}{00433}} \textcolor{preprocessor}{\#define SCB\_SCR\_SLEEPONEXIT\_Pos             1U                                            }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00434}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga50a243e317b9a70781b02758d45b05ee}{00434}} \textcolor{preprocessor}{\#define SCB\_SCR\_SLEEPONEXIT\_Msk            (1UL << SCB\_SCR\_SLEEPONEXIT\_Pos)               }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00436}00436 \textcolor{comment}{/* SCB Configuration Control Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00437}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gac2d20a250960a432cc74da59d20e2f86}{00437}} \textcolor{preprocessor}{\#define SCB\_CCR\_STKALIGN\_Pos                9U                                            }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00438}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga33cf22d3d46af158a03aad25ddea1bcb}{00438}} \textcolor{preprocessor}{\#define SCB\_CCR\_STKALIGN\_Msk               (1UL << SCB\_CCR\_STKALIGN\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00440}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gac4e4928b864ea10fc24dbbc57d976229}{00440}} \textcolor{preprocessor}{\#define SCB\_CCR\_UNALIGN\_TRP\_Pos             3U                                            }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00441}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga68c96ad594af70c007923979085c99e0}{00441}} \textcolor{preprocessor}{\#define SCB\_CCR\_UNALIGN\_TRP\_Msk            (1UL << SCB\_CCR\_UNALIGN\_TRP\_Pos)               }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00443}00443 \textcolor{comment}{/* SCB System Handler Control and State Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00444}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga2f93ec9b243f94cdd3e94b8f0bf43641}{00444}} \textcolor{preprocessor}{\#define SCB\_SHCSR\_SVCALLPENDED\_Pos         15U                                            }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00445}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga6095a7acfbad66f52822b1392be88652}{00445}} \textcolor{preprocessor}{\#define SCB\_SHCSR\_SVCALLPENDED\_Msk         (1UL << SCB\_SHCSR\_SVCALLPENDED\_Pos)            }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00460}00460 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00461}00461 \{}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00462}00462         uint32\_t RESERVED0[2U];}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00463}00463   \mbox{\hyperlink{core__sc000_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t ACTLR;                  }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00464}00464 \} \mbox{\hyperlink{struct_s_cn_s_c_b___type}{SCnSCB\_Type}};}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00465}00465 }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00466}00466 \textcolor{comment}{/* Auxiliary Control Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00467}\mbox{\hyperlink{group___c_m_s_i_s___s_cn_s_c_b_gaaa3e79f5ead4a32c0ea742b2a9ffc0cd}{00467}} \textcolor{preprocessor}{\#define SCnSCB\_ACTLR\_DISMCYCINT\_Pos         0U                                         }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00468}\mbox{\hyperlink{group___c_m_s_i_s___s_cn_s_c_b_ga2a2818f0489ad10b6ea2964e899d4cbc}{00468}} \textcolor{preprocessor}{\#define SCnSCB\_ACTLR\_DISMCYCINT\_Msk        (1UL }\textcolor{comment}{/*<< SCnSCB\_ACTLR\_DISMCYCINT\_Pos*/}\textcolor{preprocessor}{)    }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00483}00483 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00484}00484 \{}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00485}00485   \mbox{\hyperlink{core__sc000_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t CTRL;                   }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00486}00486   \mbox{\hyperlink{core__sc000_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t LOAD;                   }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00487}00487   \mbox{\hyperlink{core__sc000_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t VAL;                    }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00488}00488   \mbox{\hyperlink{core__sc000_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\_\_IM}}  uint32\_t CALIB;                  }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00489}00489 \} \mbox{\hyperlink{struct_sys_tick___type}{SysTick\_Type}};}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00490}00490 }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00491}00491 \textcolor{comment}{/* SysTick Control / Status Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00492}\mbox{\hyperlink{group___c_m_s_i_s___sys_tick_gadbb65d4a815759649db41df216ed4d60}{00492}} \textcolor{preprocessor}{\#define SysTick\_CTRL\_COUNTFLAG\_Pos         16U                                            }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00493}\mbox{\hyperlink{group___c_m_s_i_s___sys_tick_ga1bf3033ecccf200f59baefe15dbb367c}{00493}} \textcolor{preprocessor}{\#define SysTick\_CTRL\_COUNTFLAG\_Msk         (1UL << SysTick\_CTRL\_COUNTFLAG\_Pos)            }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00495}\mbox{\hyperlink{group___c_m_s_i_s___sys_tick_ga24fbc69a5f0b78d67fda2300257baff1}{00495}} \textcolor{preprocessor}{\#define SysTick\_CTRL\_CLKSOURCE\_Pos          2U                                            }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00496}\mbox{\hyperlink{group___c_m_s_i_s___sys_tick_gaa41d06039797423a46596bd313d57373}{00496}} \textcolor{preprocessor}{\#define SysTick\_CTRL\_CLKSOURCE\_Msk         (1UL << SysTick\_CTRL\_CLKSOURCE\_Pos)            }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00498}\mbox{\hyperlink{group___c_m_s_i_s___sys_tick_ga88f45bbb89ce8df3cd2b2613c7b48214}{00498}} \textcolor{preprocessor}{\#define SysTick\_CTRL\_TICKINT\_Pos            1U                                            }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00499}\mbox{\hyperlink{group___c_m_s_i_s___sys_tick_ga95bb984266ca764024836a870238a027}{00499}} \textcolor{preprocessor}{\#define SysTick\_CTRL\_TICKINT\_Msk           (1UL << SysTick\_CTRL\_TICKINT\_Pos)              }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00501}\mbox{\hyperlink{group___c_m_s_i_s___sys_tick_ga0b48cc1e36d92a92e4bf632890314810}{00501}} \textcolor{preprocessor}{\#define SysTick\_CTRL\_ENABLE\_Pos             0U                                            }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00502}\mbox{\hyperlink{group___c_m_s_i_s___sys_tick_ga16c9fee0ed0235524bdeb38af328fd1f}{00502}} \textcolor{preprocessor}{\#define SysTick\_CTRL\_ENABLE\_Msk            (1UL }\textcolor{comment}{/*<< SysTick\_CTRL\_ENABLE\_Pos*/}\textcolor{preprocessor}{)           }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00504}00504 \textcolor{comment}{/* SysTick Reload Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00505}\mbox{\hyperlink{group___c_m_s_i_s___sys_tick_gaf44d10df359dc5bf5752b0894ae3bad2}{00505}} \textcolor{preprocessor}{\#define SysTick\_LOAD\_RELOAD\_Pos             0U                                            }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00506}\mbox{\hyperlink{group___c_m_s_i_s___sys_tick_ga265912a7962f0e1abd170336e579b1b1}{00506}} \textcolor{preprocessor}{\#define SysTick\_LOAD\_RELOAD\_Msk            (0xFFFFFFUL }\textcolor{comment}{/*<< SysTick\_LOAD\_RELOAD\_Pos*/}\textcolor{preprocessor}{)    }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00508}00508 \textcolor{comment}{/* SysTick Current Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00509}\mbox{\hyperlink{group___c_m_s_i_s___sys_tick_ga3208104c3b019b5de35ae8c21d5c34dd}{00509}} \textcolor{preprocessor}{\#define SysTick\_VAL\_CURRENT\_Pos             0U                                            }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00510}\mbox{\hyperlink{group___c_m_s_i_s___sys_tick_gafc77b56d568930b49a2474debc75ab45}{00510}} \textcolor{preprocessor}{\#define SysTick\_VAL\_CURRENT\_Msk            (0xFFFFFFUL }\textcolor{comment}{/*<< SysTick\_VAL\_CURRENT\_Pos*/}\textcolor{preprocessor}{)    }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00512}00512 \textcolor{comment}{/* SysTick Calibration Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00513}\mbox{\hyperlink{group___c_m_s_i_s___sys_tick_ga534dbe414e7a46a6ce4c1eca1fbff409}{00513}} \textcolor{preprocessor}{\#define SysTick\_CALIB\_NOREF\_Pos            31U                                            }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00514}\mbox{\hyperlink{group___c_m_s_i_s___sys_tick_ga3af0d891fdd99bcc8d8912d37830edb6}{00514}} \textcolor{preprocessor}{\#define SysTick\_CALIB\_NOREF\_Msk            (1UL << SysTick\_CALIB\_NOREF\_Pos)               }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00516}\mbox{\hyperlink{group___c_m_s_i_s___sys_tick_gadd0c9cd6641b9f6a0c618e7982954860}{00516}} \textcolor{preprocessor}{\#define SysTick\_CALIB\_SKEW\_Pos             30U                                            }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00517}\mbox{\hyperlink{group___c_m_s_i_s___sys_tick_ga8a6a85a87334776f33d77fd147587431}{00517}} \textcolor{preprocessor}{\#define SysTick\_CALIB\_SKEW\_Msk             (1UL << SysTick\_CALIB\_SKEW\_Pos)                }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00519}\mbox{\hyperlink{group___c_m_s_i_s___sys_tick_gacae558f6e75a0bed5d826f606d8e695e}{00519}} \textcolor{preprocessor}{\#define SysTick\_CALIB\_TENMS\_Pos             0U                                            }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00520}\mbox{\hyperlink{group___c_m_s_i_s___sys_tick_gaf1e68865c5aece2ad58971225bd3e95e}{00520}} \textcolor{preprocessor}{\#define SysTick\_CALIB\_TENMS\_Msk            (0xFFFFFFUL }\textcolor{comment}{/*<< SysTick\_CALIB\_TENMS\_Pos*/}\textcolor{preprocessor}{)    }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00524}00524 \textcolor{preprocessor}{\#if defined (\_\_MPU\_PRESENT) \&\& (\_\_MPU\_PRESENT == 1U)}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00535}00535 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00536}00536 \{}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00537}00537   \mbox{\hyperlink{core__sc000_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\_\_IM}}  uint32\_t TYPE;                   }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00538}00538   \mbox{\hyperlink{core__sc000_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t CTRL;                   }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00539}00539   \mbox{\hyperlink{core__sc000_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t RNR;                    }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00540}00540   \mbox{\hyperlink{core__sc000_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t RBAR;                   }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00541}00541   \mbox{\hyperlink{core__sc000_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t RASR;                   }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00542}00542 \} MPU\_Type;}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00543}00543 }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00544}00544 \textcolor{comment}{/* MPU Type Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00545}00545 \textcolor{preprocessor}{\#define MPU\_TYPE\_IREGION\_Pos               16U                                            }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00546}00546 \textcolor{preprocessor}{\#define MPU\_TYPE\_IREGION\_Msk               (0xFFUL << MPU\_TYPE\_IREGION\_Pos)               }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00548}00548 \textcolor{preprocessor}{\#define MPU\_TYPE\_DREGION\_Pos                8U                                            }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00549}00549 \textcolor{preprocessor}{\#define MPU\_TYPE\_DREGION\_Msk               (0xFFUL << MPU\_TYPE\_DREGION\_Pos)               }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00551}00551 \textcolor{preprocessor}{\#define MPU\_TYPE\_SEPARATE\_Pos               0U                                            }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00552}00552 \textcolor{preprocessor}{\#define MPU\_TYPE\_SEPARATE\_Msk              (1UL }\textcolor{comment}{/*<< MPU\_TYPE\_SEPARATE\_Pos*/}\textcolor{preprocessor}{)             }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00554}00554 \textcolor{comment}{/* MPU Control Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00555}00555 \textcolor{preprocessor}{\#define MPU\_CTRL\_PRIVDEFENA\_Pos             2U                                            }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00556}00556 \textcolor{preprocessor}{\#define MPU\_CTRL\_PRIVDEFENA\_Msk            (1UL << MPU\_CTRL\_PRIVDEFENA\_Pos)               }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00558}00558 \textcolor{preprocessor}{\#define MPU\_CTRL\_HFNMIENA\_Pos               1U                                            }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00559}00559 \textcolor{preprocessor}{\#define MPU\_CTRL\_HFNMIENA\_Msk              (1UL << MPU\_CTRL\_HFNMIENA\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00561}00561 \textcolor{preprocessor}{\#define MPU\_CTRL\_ENABLE\_Pos                 0U                                            }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00562}00562 \textcolor{preprocessor}{\#define MPU\_CTRL\_ENABLE\_Msk                (1UL }\textcolor{comment}{/*<< MPU\_CTRL\_ENABLE\_Pos*/}\textcolor{preprocessor}{)               }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00564}00564 \textcolor{comment}{/* MPU Region Number Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00565}00565 \textcolor{preprocessor}{\#define MPU\_RNR\_REGION\_Pos                  0U                                            }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00566}00566 \textcolor{preprocessor}{\#define MPU\_RNR\_REGION\_Msk                 (0xFFUL }\textcolor{comment}{/*<< MPU\_RNR\_REGION\_Pos*/}\textcolor{preprocessor}{)             }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00568}00568 \textcolor{comment}{/* MPU Region Base Address Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00569}00569 \textcolor{preprocessor}{\#define MPU\_RBAR\_ADDR\_Pos                   8U                                            }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00570}00570 \textcolor{preprocessor}{\#define MPU\_RBAR\_ADDR\_Msk                  (0xFFFFFFUL << MPU\_RBAR\_ADDR\_Pos)              }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00572}00572 \textcolor{preprocessor}{\#define MPU\_RBAR\_VALID\_Pos                  4U                                            }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00573}00573 \textcolor{preprocessor}{\#define MPU\_RBAR\_VALID\_Msk                 (1UL << MPU\_RBAR\_VALID\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00575}00575 \textcolor{preprocessor}{\#define MPU\_RBAR\_REGION\_Pos                 0U                                            }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00576}00576 \textcolor{preprocessor}{\#define MPU\_RBAR\_REGION\_Msk                (0xFUL }\textcolor{comment}{/*<< MPU\_RBAR\_REGION\_Pos*/}\textcolor{preprocessor}{)             }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00578}00578 \textcolor{comment}{/* MPU Region Attribute and Size Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00579}00579 \textcolor{preprocessor}{\#define MPU\_RASR\_ATTRS\_Pos                 16U                                            }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00580}00580 \textcolor{preprocessor}{\#define MPU\_RASR\_ATTRS\_Msk                 (0xFFFFUL << MPU\_RASR\_ATTRS\_Pos)               }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00582}00582 \textcolor{preprocessor}{\#define MPU\_RASR\_XN\_Pos                    28U                                            }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00583}00583 \textcolor{preprocessor}{\#define MPU\_RASR\_XN\_Msk                    (1UL << MPU\_RASR\_XN\_Pos)                       }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00585}00585 \textcolor{preprocessor}{\#define MPU\_RASR\_AP\_Pos                    24U                                            }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00586}00586 \textcolor{preprocessor}{\#define MPU\_RASR\_AP\_Msk                    (0x7UL << MPU\_RASR\_AP\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00588}00588 \textcolor{preprocessor}{\#define MPU\_RASR\_TEX\_Pos                   19U                                            }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00589}00589 \textcolor{preprocessor}{\#define MPU\_RASR\_TEX\_Msk                   (0x7UL << MPU\_RASR\_TEX\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00591}00591 \textcolor{preprocessor}{\#define MPU\_RASR\_S\_Pos                     18U                                            }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00592}00592 \textcolor{preprocessor}{\#define MPU\_RASR\_S\_Msk                     (1UL << MPU\_RASR\_S\_Pos)                        }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00594}00594 \textcolor{preprocessor}{\#define MPU\_RASR\_C\_Pos                     17U                                            }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00595}00595 \textcolor{preprocessor}{\#define MPU\_RASR\_C\_Msk                     (1UL << MPU\_RASR\_C\_Pos)                        }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00597}00597 \textcolor{preprocessor}{\#define MPU\_RASR\_B\_Pos                     16U                                            }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00598}00598 \textcolor{preprocessor}{\#define MPU\_RASR\_B\_Msk                     (1UL << MPU\_RASR\_B\_Pos)                        }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00600}00600 \textcolor{preprocessor}{\#define MPU\_RASR\_SRD\_Pos                    8U                                            }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00601}00601 \textcolor{preprocessor}{\#define MPU\_RASR\_SRD\_Msk                   (0xFFUL << MPU\_RASR\_SRD\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00603}00603 \textcolor{preprocessor}{\#define MPU\_RASR\_SIZE\_Pos                   1U                                            }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00604}00604 \textcolor{preprocessor}{\#define MPU\_RASR\_SIZE\_Msk                  (0x1FUL << MPU\_RASR\_SIZE\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00606}00606 \textcolor{preprocessor}{\#define MPU\_RASR\_ENABLE\_Pos                 0U                                            }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00607}00607 \textcolor{preprocessor}{\#define MPU\_RASR\_ENABLE\_Msk                (1UL }\textcolor{comment}{/*<< MPU\_RASR\_ENABLE\_Pos*/}\textcolor{preprocessor}{)               }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00610}00610 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00611}00611 }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00612}00612 }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00636}\mbox{\hyperlink{group___c_m_s_i_s__core__bitfield_ga286e3b913dbd236c7f48ea70c8821f4e}{00636}} \textcolor{preprocessor}{\#define \_VAL2FLD(field, value)    (((uint32\_t)(value) << field \#\# \_Pos) \& field \#\# \_Msk)}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00637}00637 }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00644}\mbox{\hyperlink{group___c_m_s_i_s__core__bitfield_ga139b6e261c981f014f386927ca4a8444}{00644}} \textcolor{preprocessor}{\#define \_FLD2VAL(field, value)    (((uint32\_t)(value) \& field \#\# \_Msk) >> field \#\# \_Pos)}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00645}00645 }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00656}00656 \textcolor{comment}{/* Memory mapping of Core Hardware */}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00657}\mbox{\hyperlink{group___c_m_s_i_s__core__base_ga3c14ed93192c8d9143322bbf77ebf770}{00657}} \textcolor{preprocessor}{\#define SCS\_BASE            (0xE000E000UL)                            }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00658}\mbox{\hyperlink{group___c_m_s_i_s__core__base_ga58effaac0b93006b756d33209e814646}{00658}} \textcolor{preprocessor}{\#define SysTick\_BASE        (SCS\_BASE +  0x0010UL)                    }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00659}\mbox{\hyperlink{group___c_m_s_i_s__core__base_gaa0288691785a5f868238e0468b39523d}{00659}} \textcolor{preprocessor}{\#define NVIC\_BASE           (SCS\_BASE +  0x0100UL)                    }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00660}\mbox{\hyperlink{group___c_m_s_i_s__core__base_gad55a7ddb8d4b2398b0c1cfec76c0d9fd}{00660}} \textcolor{preprocessor}{\#define SCB\_BASE            (SCS\_BASE +  0x0D00UL)                    }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00662}\mbox{\hyperlink{group___c_m_s_i_s__core__base_ga9fe0cd2eef83a8adad94490d9ecca63f}{00662}} \textcolor{preprocessor}{\#define SCnSCB              ((SCnSCB\_Type    *)     SCS\_BASE      )   }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00663}\mbox{\hyperlink{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}{00663}} \textcolor{preprocessor}{\#define SCB                 ((SCB\_Type       *)     SCB\_BASE      )   }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00664}\mbox{\hyperlink{group___c_m_s_i_s__core__base_gacd96c53beeaff8f603fcda425eb295de}{00664}} \textcolor{preprocessor}{\#define SysTick             ((SysTick\_Type   *)     SysTick\_BASE  )   }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00665}\mbox{\hyperlink{group___c_m_s_i_s__core__base_gac8e97e8ce56ae9f57da1363a937f8a17}{00665}} \textcolor{preprocessor}{\#define NVIC                ((NVIC\_Type      *)     NVIC\_BASE     )   }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00667}00667 \textcolor{preprocessor}{\#if defined (\_\_MPU\_PRESENT) \&\& (\_\_MPU\_PRESENT == 1U)}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00668}00668 \textcolor{preprocessor}{  \#define MPU\_BASE          (SCS\_BASE +  0x0D90UL)                    }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00669}00669 \textcolor{preprocessor}{  \#define MPU               ((MPU\_Type       *)     MPU\_BASE      )   }}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00670}00670 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00671}00671 }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00676}00676 \textcolor{comment}{/*******************************************************************************}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00677}00677 \textcolor{comment}{ *                Hardware Abstraction Layer}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00678}00678 \textcolor{comment}{  Core Function Interface contains:}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00679}00679 \textcolor{comment}{  -\/ Core NVIC Functions}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00680}00680 \textcolor{comment}{  -\/ Core SysTick Functions}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00681}00681 \textcolor{comment}{  -\/ Core Register Access Functions}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00682}00682 \textcolor{comment}{ ******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00689}00689 \textcolor{comment}{/* \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#   NVIC functions  \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\# */}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00697}00697 \textcolor{preprocessor}{\#ifdef CMSIS\_NVIC\_VIRTUAL}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00698}00698 \textcolor{preprocessor}{  \#ifndef CMSIS\_NVIC\_VIRTUAL\_HEADER\_FILE}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00699}00699 \textcolor{preprocessor}{    \#define CMSIS\_NVIC\_VIRTUAL\_HEADER\_FILE "{}cmsis\_nvic\_virtual.h"{}}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00700}00700 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00701}00701 \textcolor{preprocessor}{  \#include CMSIS\_NVIC\_VIRTUAL\_HEADER\_FILE}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00702}00702 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00703}00703 \textcolor{comment}{/*\#define NVIC\_SetPriorityGrouping    \_\_NVIC\_SetPriorityGrouping   not available for SC000 */}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00704}00704 \textcolor{comment}{/*\#define NVIC\_GetPriorityGrouping    \_\_NVIC\_GetPriorityGrouping   not available for SC000 */}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00705}\mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga57b3064413dbc7459d9646020fdd8bef}{00705}} \textcolor{preprocessor}{  \#define NVIC\_EnableIRQ              \_\_NVIC\_EnableIRQ}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00706}\mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga857de13232ec65dd15087eaa15bc4a69}{00706}} \textcolor{preprocessor}{  \#define NVIC\_GetEnableIRQ           \_\_NVIC\_GetEnableIRQ}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00707}\mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga73b4e251f59cab4e9a5e234aac02ae57}{00707}} \textcolor{preprocessor}{  \#define NVIC\_DisableIRQ             \_\_NVIC\_DisableIRQ}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00708}\mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_gac608957a239466e9e0cbc30aa64feb3b}{00708}} \textcolor{preprocessor}{  \#define NVIC\_GetPendingIRQ          \_\_NVIC\_GetPendingIRQ}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00709}\mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga2b47e2e52cf5c48a5c3348636434b3ac}{00709}} \textcolor{preprocessor}{  \#define NVIC\_SetPendingIRQ          \_\_NVIC\_SetPendingIRQ}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00710}\mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga590cf113000a079b1f0ea3dcd5b5316c}{00710}} \textcolor{preprocessor}{  \#define NVIC\_ClearPendingIRQ        \_\_NVIC\_ClearPendingIRQ}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00711}00711 \textcolor{comment}{/*\#define NVIC\_GetActive              \_\_NVIC\_GetActive             not available for SC000 */}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00712}\mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_gae0e9d0e2f7b6133828c71b57d4941c35}{00712}} \textcolor{preprocessor}{  \#define NVIC\_SetPriority            \_\_NVIC\_SetPriority}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00713}\mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_gaf59b9d0a791d2157abb319753953eceb}{00713}} \textcolor{preprocessor}{  \#define NVIC\_GetPriority            \_\_NVIC\_GetPriority}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00714}\mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga6aa0367d3642575610476bf0366f0c48}{00714}} \textcolor{preprocessor}{  \#define NVIC\_SystemReset            \_\_NVIC\_SystemReset}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00715}00715 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* CMSIS\_NVIC\_VIRTUAL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00716}00716 }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00717}00717 \textcolor{preprocessor}{\#ifdef CMSIS\_VECTAB\_VIRTUAL}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00718}00718 \textcolor{preprocessor}{  \#ifndef CMSIS\_VECTAB\_VIRTUAL\_HEADER\_FILE}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00719}00719 \textcolor{preprocessor}{    \#define CMSIS\_VECTAB\_VIRTUAL\_HEADER\_FILE "{}cmsis\_vectab\_virtual.h"{}}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00720}00720 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00721}00721 \textcolor{preprocessor}{  \#include CMSIS\_VECTAB\_VIRTUAL\_HEADER\_FILE}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00722}00722 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00723}\mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga804af63bb4c4c317387897431814775d}{00723}} \textcolor{preprocessor}{  \#define NVIC\_SetVector              \_\_NVIC\_SetVector}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00724}\mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga955eb1c33a3dcc62af11a8385e8c0fc8}{00724}} \textcolor{preprocessor}{  \#define NVIC\_GetVector              \_\_NVIC\_GetVector}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00725}00725 \textcolor{preprocessor}{\#endif  }\textcolor{comment}{/* (CMSIS\_VECTAB\_VIRTUAL) */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00726}00726 }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00727}\mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga8045d905a5ca57437d8e6f71ffcb6df5}{00727}} \textcolor{preprocessor}{\#define NVIC\_USER\_IRQ\_OFFSET          16}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00728}00728 }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00729}00729 }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00730}00730 \textcolor{comment}{/* The following EXC\_RETURN values are saved the LR on exception entry */}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00731}\mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_gaa6fa2b10f756385433e08522d9e4632f}{00731}} \textcolor{preprocessor}{\#define EXC\_RETURN\_HANDLER         (0xFFFFFFF1UL)     }\textcolor{comment}{/* return to Handler mode, uses MSP after return                               */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00732}\mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_gaea4703101b5e679f695e231f7ee72331}{00732}} \textcolor{preprocessor}{\#define EXC\_RETURN\_THREAD\_MSP      (0xFFFFFFF9UL)     }\textcolor{comment}{/* return to Thread mode, uses MSP after return                                */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00733}\mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga9998daf0fbdf31dbc8f81cd604b58175}{00733}} \textcolor{preprocessor}{\#define EXC\_RETURN\_THREAD\_PSP      (0xFFFFFFFDUL)     }\textcolor{comment}{/* return to Thread mode, uses PSP after return                                */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00734}00734 }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00735}00735 }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00736}00736 \textcolor{comment}{/* Interrupt Priorities are WORD accessible only under Armv6-\/M                  */}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00737}00737 \textcolor{comment}{/* The following MACROS handle generation of the register offset and byte masks */}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00738}\mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga53c75b28823441c6153269f0ecbed878}{00738}} \textcolor{preprocessor}{\#define \_BIT\_SHIFT(IRQn)         (  ((((uint32\_t)(int32\_t)(IRQn))         )      \&  0x03UL) * 8UL)}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00739}\mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_gaee4f7eb5d7e770ad51489dbceabb1755}{00739}} \textcolor{preprocessor}{\#define \_SHP\_IDX(IRQn)           ( (((((uint32\_t)(int32\_t)(IRQn)) \& 0x0FUL)-\/8UL) >>    2UL)      )}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00740}\mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga370ec4b1751a6a889d849747df3763a9}{00740}} \textcolor{preprocessor}{\#define \_IP\_IDX(IRQn)            (   (((uint32\_t)(int32\_t)(IRQn))                >>    2UL)      )}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00741}00741 }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00742}00742 }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00749}00749 \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga71227e1376cde11eda03fcb62f1b33ea}{\_\_NVIC\_EnableIRQ}}(\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}} IRQn)}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00750}00750 \{}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00751}00751   \textcolor{keywordflow}{if} ((int32\_t)(IRQn) >= 0)}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00752}00752   \{}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00753}00753     \mbox{\hyperlink{group___c_m_s_i_s__core__base_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>ISER[0U] = (uint32\_t)(1UL << (((uint32\_t)IRQn) \& 0x1FUL));}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00754}00754   \}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00755}00755 \}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00756}00756 }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00757}00757 }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00766}00766 \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_gaaeb5e7cc0eaad4e2817272e7bf742083}{\_\_NVIC\_GetEnableIRQ}}(\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}} IRQn)}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00767}00767 \{}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00768}00768   \textcolor{keywordflow}{if} ((int32\_t)(IRQn) >= 0)}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00769}00769   \{}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00770}00770     \textcolor{keywordflow}{return}((uint32\_t)(((\mbox{\hyperlink{group___c_m_s_i_s__core__base_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>ISER[0U] \& (1UL << (((uint32\_t)IRQn) \& 0x1FUL))) != 0UL) ? 1UL : 0UL));}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00771}00771   \}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00772}00772   \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00773}00773   \{}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00774}00774     \textcolor{keywordflow}{return}(0U);}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00775}00775   \}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00776}00776 \}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00777}00777 }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00778}00778 }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00785}00785 \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_gae016e4c1986312044ee768806537d52f}{\_\_NVIC\_DisableIRQ}}(\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}} IRQn)}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00786}00786 \{}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00787}00787   \textcolor{keywordflow}{if} ((int32\_t)(IRQn) >= 0)}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00788}00788   \{}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00789}00789     \mbox{\hyperlink{group___c_m_s_i_s__core__base_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>ICER[0U] = (uint32\_t)(1UL << (((uint32\_t)IRQn) \& 0x1FUL));}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00790}00790     \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_ga7fe277f5385d23b9c44b2cbda1577ce9}{\_\_DSB}}();}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00791}00791     \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_gae26c2b3961e702aeabc24d4984ebd369}{\_\_ISB}}();}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00792}00792   \}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00793}00793 \}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00794}00794 }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00795}00795 }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00804}00804 \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga5a92ca5fa801ad7adb92be7257ab9694}{\_\_NVIC\_GetPendingIRQ}}(\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}} IRQn)}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00805}00805 \{}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00806}00806   \textcolor{keywordflow}{if} ((int32\_t)(IRQn) >= 0)}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00807}00807   \{}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00808}00808     \textcolor{keywordflow}{return}((uint32\_t)(((\mbox{\hyperlink{group___c_m_s_i_s__core__base_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>ISPR[0U] \& (1UL << (((uint32\_t)IRQn) \& 0x1FUL))) != 0UL) ? 1UL : 0UL));}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00809}00809   \}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00810}00810   \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00811}00811   \{}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00812}00812     \textcolor{keywordflow}{return}(0U);}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00813}00813   \}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00814}00814 \}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00815}00815 }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00816}00816 }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00823}00823 \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_gaabefdd4b790b9a7308929938c0c1e1ad}{\_\_NVIC\_SetPendingIRQ}}(\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}} IRQn)}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00824}00824 \{}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00825}00825   \textcolor{keywordflow}{if} ((int32\_t)(IRQn) >= 0)}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00826}00826   \{}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00827}00827     \mbox{\hyperlink{group___c_m_s_i_s__core__base_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>ISPR[0U] = (uint32\_t)(1UL << (((uint32\_t)IRQn) \& 0x1FUL));}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00828}00828   \}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00829}00829 \}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00830}00830 }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00831}00831 }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00838}00838 \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga562a86dbdf14827d0fee8fdafb04d191}{\_\_NVIC\_ClearPendingIRQ}}(\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}} IRQn)}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00839}00839 \{}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00840}00840   \textcolor{keywordflow}{if} ((int32\_t)(IRQn) >= 0)}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00841}00841   \{}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00842}00842     \mbox{\hyperlink{group___c_m_s_i_s__core__base_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>ICPR[0U] = (uint32\_t)(1UL << (((uint32\_t)IRQn) \& 0x1FUL));}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00843}00843   \}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00844}00844 \}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00845}00845 }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00846}00846 }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00856}00856 \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga505338e23563a9c074910fb14e7d45fd}{\_\_NVIC\_SetPriority}}(\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}} IRQn, uint32\_t priority)}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00857}00857 \{}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00858}00858   \textcolor{keywordflow}{if} ((int32\_t)(IRQn) >= 0)}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00859}00859   \{}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00860}00860     \mbox{\hyperlink{group___c_m_s_i_s__core__base_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>IP[\mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga370ec4b1751a6a889d849747df3763a9}{\_IP\_IDX}}(IRQn)]  = ((uint32\_t)(\mbox{\hyperlink{group___c_m_s_i_s__core__base_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>IP[\mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga370ec4b1751a6a889d849747df3763a9}{\_IP\_IDX}}(IRQn)]  \& \string~(0xFFUL << \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga53c75b28823441c6153269f0ecbed878}{\_BIT\_SHIFT}}(IRQn))) |}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00861}00861        (((priority << (8U -\/ \mbox{\hyperlink{group__stm32f722xx_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}})) \& (uint32\_t)0xFFUL) << \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga53c75b28823441c6153269f0ecbed878}{\_BIT\_SHIFT}}(IRQn)));}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00862}00862   \}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00863}00863   \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00864}00864   \{}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00865}00865     \mbox{\hyperlink{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>SHP[\mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_gaee4f7eb5d7e770ad51489dbceabb1755}{\_SHP\_IDX}}(IRQn)] = ((uint32\_t)(\mbox{\hyperlink{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>SHP[\mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_gaee4f7eb5d7e770ad51489dbceabb1755}{\_SHP\_IDX}}(IRQn)] \& \string~(0xFFUL << \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga53c75b28823441c6153269f0ecbed878}{\_BIT\_SHIFT}}(IRQn))) |}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00866}00866        (((priority << (8U -\/ \mbox{\hyperlink{group__stm32f722xx_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}})) \& (uint32\_t)0xFFUL) << \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga53c75b28823441c6153269f0ecbed878}{\_BIT\_SHIFT}}(IRQn)));}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00867}00867   \}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00868}00868 \}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00869}00869 }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00870}00870 }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00880}00880 \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_gaeb9dc99c8e7700668813144261b0bc73}{\_\_NVIC\_GetPriority}}(\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}} IRQn)}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00881}00881 \{}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00882}00882 }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00883}00883   \textcolor{keywordflow}{if} ((int32\_t)(IRQn) >= 0)}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00884}00884   \{}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00885}00885     \textcolor{keywordflow}{return}((uint32\_t)(((\mbox{\hyperlink{group___c_m_s_i_s__core__base_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>IP[ \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga370ec4b1751a6a889d849747df3763a9}{\_IP\_IDX}}(IRQn)] >> \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga53c75b28823441c6153269f0ecbed878}{\_BIT\_SHIFT}}(IRQn) ) \& (uint32\_t)0xFFUL) >> (8U -\/ \mbox{\hyperlink{group__stm32f722xx_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}})));}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00886}00886   \}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00887}00887   \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00888}00888   \{}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00889}00889     \textcolor{keywordflow}{return}((uint32\_t)(((\mbox{\hyperlink{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>SHP[\mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_gaee4f7eb5d7e770ad51489dbceabb1755}{\_SHP\_IDX}}(IRQn)] >> \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga53c75b28823441c6153269f0ecbed878}{\_BIT\_SHIFT}}(IRQn) ) \& (uint32\_t)0xFFUL) >> (8U -\/ \mbox{\hyperlink{group__stm32f722xx_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}})));}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00890}00890   \}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00891}00891 \}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00892}00892 }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00893}00893 }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00903}00903 \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga0df355460bc1783d58f9d72ee4884208}{\_\_NVIC\_SetVector}}(\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}} IRQn, uint32\_t vector)}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00904}00904 \{}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00905}00905   uint32\_t *vectors = (uint32\_t *)\mbox{\hyperlink{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>VTOR;}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00906}00906   vectors[(int32\_t)IRQn + \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga8045d905a5ca57437d8e6f71ffcb6df5}{NVIC\_USER\_IRQ\_OFFSET}}] = vector;}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00907}00907 \}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00908}00908 }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00909}00909 }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00918}00918 \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga44b665d2afb708121d9b10c76ff00ee5}{\_\_NVIC\_GetVector}}(\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}} IRQn)}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00919}00919 \{}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00920}00920   uint32\_t *vectors = (uint32\_t *)\mbox{\hyperlink{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>VTOR;}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00921}00921   \textcolor{keywordflow}{return} vectors[(int32\_t)IRQn + \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga8045d905a5ca57437d8e6f71ffcb6df5}{NVIC\_USER\_IRQ\_OFFSET}}];}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00922}00922 \}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00923}00923 }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00924}00924 }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00929}00929 \mbox{\hyperlink{cmsis__armcc_8h_a153a4a31b276a9758959580538720a51}{\_\_NO\_RETURN}} \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga0d9aa2d30fa54b41eb780c16e35b676c}{\_\_NVIC\_SystemReset}}(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00930}00930 \{}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00931}00931   \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_ga7fe277f5385d23b9c44b2cbda1577ce9}{\_\_DSB}}();                                                          \textcolor{comment}{/* Ensure all outstanding memory accesses included}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00932}00932 \textcolor{comment}{                                                                       buffered write are completed before reset */}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00933}00933   \mbox{\hyperlink{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>AIRCR  = ((0x5FAUL << \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaaa27c0ba600bf82c3da08c748845b640}{SCB\_AIRCR\_VECTKEY\_Pos}}) |}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00934}00934                  \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaae1181119559a5bd36e62afa373fa720}{SCB\_AIRCR\_SYSRESETREQ\_Msk}});}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00935}00935   \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_ga7fe277f5385d23b9c44b2cbda1577ce9}{\_\_DSB}}();                                                          \textcolor{comment}{/* Ensure completion of memory access */}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00936}00936 }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00937}00937   \textcolor{keywordflow}{for}(;;)                                                           \textcolor{comment}{/* wait until reset */}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00938}00938   \{}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00939}00939     \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_gabd585ddc865fb9b7f2493af1eee1a572}{\_\_NOP}}();}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00940}00940   \}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00941}00941 \}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00942}00942 }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00946}00946 \textcolor{comment}{/* \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#  FPU functions  \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\# */}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00962}00962 \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga6bcad99ce80a0e7e4ddc6f2379081756}{SCB\_GetFPUType}}(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00963}00963 \{}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00964}00964     \textcolor{keywordflow}{return} 0U;           \textcolor{comment}{/* No FPU */}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00965}00965 \}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00966}00966 }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00967}00967 }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00972}00972 \textcolor{comment}{/* \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#    SysTick function  \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\# */}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00980}00980 \textcolor{preprocessor}{\#if defined (\_\_Vendor\_SysTickConfig) \&\& (\_\_Vendor\_SysTickConfig == 0U)}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00981}00981 }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00993}00993 \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t SysTick\_Config(uint32\_t ticks)}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00994}00994 \{}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00995}00995   \textcolor{keywordflow}{if} ((ticks -\/ 1UL) > \mbox{\hyperlink{group___c_m_s_i_s___sys_tick_ga265912a7962f0e1abd170336e579b1b1}{SysTick\_LOAD\_RELOAD\_Msk}})}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00996}00996   \{}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00997}00997     \textcolor{keywordflow}{return} (1UL);                                                   \textcolor{comment}{/* Reload value impossible */}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00998}00998   \}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l00999}00999 }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l01000}01000   \mbox{\hyperlink{group___c_m_s_i_s__core__base_gacd96c53beeaff8f603fcda425eb295de}{SysTick}}-\/>LOAD  = (uint32\_t)(ticks -\/ 1UL);                         \textcolor{comment}{/* set reload register */}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l01001}01001   \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_gae0e9d0e2f7b6133828c71b57d4941c35}{NVIC\_SetPriority}} (\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7}{SysTick\_IRQn}}, (1UL << \mbox{\hyperlink{group__stm32f722xx_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}}) -\/ 1UL); \textcolor{comment}{/* set Priority for Systick Interrupt */}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l01002}01002   \mbox{\hyperlink{group___c_m_s_i_s__core__base_gacd96c53beeaff8f603fcda425eb295de}{SysTick}}-\/>VAL   = 0UL;                                             \textcolor{comment}{/* Load the SysTick Counter Value */}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l01003}01003   \mbox{\hyperlink{group___c_m_s_i_s__core__base_gacd96c53beeaff8f603fcda425eb295de}{SysTick}}-\/>CTRL  = \mbox{\hyperlink{group___c_m_s_i_s___sys_tick_gaa41d06039797423a46596bd313d57373}{SysTick\_CTRL\_CLKSOURCE\_Msk}} |}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l01004}01004                    \mbox{\hyperlink{group___c_m_s_i_s___sys_tick_ga95bb984266ca764024836a870238a027}{SysTick\_CTRL\_TICKINT\_Msk}}   |}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l01005}01005                    \mbox{\hyperlink{group___c_m_s_i_s___sys_tick_ga16c9fee0ed0235524bdeb38af328fd1f}{SysTick\_CTRL\_ENABLE\_Msk}};                         \textcolor{comment}{/* Enable SysTick IRQ and SysTick Timer */}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l01006}01006   \textcolor{keywordflow}{return} (0UL);                                                     \textcolor{comment}{/* Function successful */}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l01007}01007 \}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l01008}01008 }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l01009}01009 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l01010}01010 }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l01016}01016 \textcolor{preprocessor}{\#ifdef \_\_cplusplus}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l01017}01017 \}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l01018}01018 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l01019}01019 }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l01020}01020 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* \_\_CORE\_SC000\_H\_DEPENDANT */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l01021}01021 }
\DoxyCodeLine{\Hypertarget{core__sc000_8h_source_l01022}01022 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* \_\_CMSIS\_GENERIC */}\textcolor{preprocessor}{}}

\end{DoxyCode}
