{"Source Block": ["hdl/library/axi_dmac/axi_dmac_alt.v@354:364@HdlStmAssign", "\n  // defaults\n\n  assign s_axi_bid = s_axi_awid;\n  assign s_axi_rid = s_axi_arid;\n  assign s_axi_rlast = 1'd0;\n\n  // instantiation\n\n  axi_dmac #(\n    .PCORE_ID (PCORE_ID),\n"], "Clone Blocks": [["hdl/library/axi_dmac/axi_dmac_alt.v@353:363", "  output                                    irq;\n\n  // defaults\n\n  assign s_axi_bid = s_axi_awid;\n  assign s_axi_rid = s_axi_arid;\n  assign s_axi_rlast = 1'd0;\n\n  // instantiation\n\n  axi_dmac #(\n"], ["hdl/library/axi_ad9671/axi_ad9671_alt.v@158:168", "\n  // defaults\n\n  assign s_axi_bid = s_axi_awid;\n  assign s_axi_rid = s_axi_arid;\n  assign s_axi_rlast = 1'd0;\n\n  // ad9671 lite version\n\n  axi_ad9671 #(\n    .PCORE_ID (PCORE_ID),\n"], ["hdl/library/axi_ad9361/axi_ad9361_alt.v@264:274", "  output [ 61:0]                      dev_l_dbg_data;\n\n  // defaults\n\n  assign s_axi_bid = s_axi_awid;\n  assign s_axi_rid = s_axi_arid;\n  assign s_axi_rlast = 1'd0;\n\n  // ad9361 lite version\n\n  axi_ad9361 #(\n"], ["hdl/library/axi_hdmi_tx/axi_hdmi_tx_alt.v@207:217", "\n  // defaults\n\n  assign s_axi_bid = s_axi_awid;\n  assign s_axi_rid = s_axi_arid;\n  assign s_axi_rlast = 1'd0;\n\n  // hdmi tx lite version\n\n  axi_hdmi_tx #(\n    .PCORE_ID (PCORE_ID),\n"], ["hdl/library/axi_dmac/axi_dmac_alt.v@352:362", "\n  output                                    irq;\n\n  // defaults\n\n  assign s_axi_bid = s_axi_awid;\n  assign s_axi_rid = s_axi_arid;\n  assign s_axi_rlast = 1'd0;\n\n  // instantiation\n\n"], ["hdl/library/axi_hdmi_tx/axi_hdmi_tx_alt.v@205:215", "\n  wire                                vdma_fsync;\n\n  // defaults\n\n  assign s_axi_bid = s_axi_awid;\n  assign s_axi_rid = s_axi_arid;\n  assign s_axi_rlast = 1'd0;\n\n  // hdmi tx lite version\n\n"], ["hdl/library/axi_ad9250/axi_ad9250_alt.v@163:173", "\n  // defaults\n\n  assign s_axi_bid = s_axi_awid;\n  assign s_axi_rid = s_axi_arid;\n  assign s_axi_rlast = 1'd0;\n\n  // ad9250 lite version\n\n  axi_ad9250 #(\n    .PCORE_ID (PCORE_ID),\n"], ["hdl/library/axi_ad9361/axi_ad9361_alt.v@265:275", "\n  // defaults\n\n  assign s_axi_bid = s_axi_awid;\n  assign s_axi_rid = s_axi_arid;\n  assign s_axi_rlast = 1'd0;\n\n  // ad9361 lite version\n\n  axi_ad9361 #(\n    .PCORE_ID (PCORE_ID),\n"]], "Diff Content": {"Delete": [[359, "  assign s_axi_rlast = 1'd0;\n"]], "Add": [[359, "  always @(posedge s_axi_aclk) begin\n"], [359, "    if (s_axi_awready)\n"], [359, "\t    s_axi_bid <= s_axi_awid;\n"], [359, "  end\n"], [359, "  always @(posedge s_axi_aclk) begin\n"], [359, "    if (s_axi_arready)\n"], [359, "\t    s_axi_rid <= s_axi_arid;\n"], [359, "  end\n"], [359, "  assign s_axi_rlast = 1'b1;\n"]]}}