--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 12.200 ns
From           : UART_RX5
To             : UART_RX:instRX5|sync[0]
From Clock     : --
To Clock       : clk80MHz
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 25.600 ns
From           : UARTTXBIG:instTX2|dirTX
To             : test2
From Clock     : clk100MHz
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : -4.600 ns
From           : UART_RX3
To             : UART_RX:instRX3|sync[0]
From Clock     : --
To Clock       : clk80MHz
Failed Paths   : 0

Type           : Clock Setup: 'clk80MHz'
Slack          : N/A
Required Time  : None
Actual Time    : 65.79 MHz ( period = 15.200 ns )
From           : globalReset:instRST|lpm_counter:count_rtl_19|alt_counter_f10ke:wysi_counter|counter_cell[2]
To             : globalReset:instRST|lpm_counter:count_rtl_19|alt_counter_f10ke:wysi_counter|counter_cell[31]
From Clock     : clk80MHz
To Clock       : clk80MHz
Failed Paths   : 0

Type           : Clock Setup: 'clk100MHz'
Slack          : N/A
Required Time  : None
Actual Time    : 68.49 MHz ( period = 14.600 ns )
From           : UARTTXBIG:instTX3|serialize[2]
To             : UARTTXBIG:instTX3|switch[4]
From Clock     : clk100MHz
To Clock       : clk100MHz
Failed Paths   : 0

Type           : Clock Hold: 'clk100MHz'
Slack          : Not operational: Clock Skew > Data Delay
Required Time  : None
Actual Time    : N/A
From           : M16:instM16|RqFast
To             : UARTTXBIG:instTX2|rqsync[0]
From Clock     : clk100MHz
To Clock       : clk100MHz
Failed Paths   : 95

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 95

--------------------------------------------------------------------------------------

