# Abrutech_bus
This is a serial bus built to satisfy the requirements of Advanced digital systems module.
It is implemented in verilog HDL and can support up to 12 masters with 3 priority levels and 8 slaves.
An external communication interface has been implemented with automatic baud rate detection via handshaking.
