

================================================================
== Vivado HLS Report for 'flat'
================================================================
* Date:           Thu Mar  7 11:07:15 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        flat
* Solution:       solution6
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|     6.508|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  831|  831|  831|  831|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+-----+-----+----------+-----------+-----------+------+----------+
        |           |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+-----+-----+----------+-----------+-----------+------+----------+
        |- LOOP_1   |  830|  830|       166|          -|          -|     5|    no    |
        | + LOOP_3  |   32|   32|         2|          -|          -|    16|    no    |
        | + LOOP_3  |   32|   32|         2|          -|          -|    16|    no    |
        | + LOOP_3  |   32|   32|         2|          -|          -|    16|    no    |
        | + LOOP_3  |   32|   32|         2|          -|          -|    16|    no    |
        | + LOOP_3  |   32|   32|         2|          -|          -|    16|    no    |
        +-----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    441|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    230|    -|
|Register         |        -|      -|     197|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     197|    671|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |add_ln12_1_fu_419_p2   |     +    |      0|  0|  15|           5|           1|
    |add_ln12_2_fu_462_p2   |     +    |      0|  0|  15|           5|           1|
    |add_ln12_3_fu_505_p2   |     +    |      0|  0|  15|           5|           1|
    |add_ln12_4_fu_542_p2   |     +    |      0|  0|  15|           5|           1|
    |add_ln12_fu_376_p2     |     +    |      0|  0|  15|           5|           1|
    |add_ln14_1_fu_340_p2   |     +    |      0|  0|  14|          10|           5|
    |add_ln14_2_fu_346_p2   |     +    |      0|  0|  14|          10|           6|
    |add_ln14_3_fu_352_p2   |     +    |      0|  0|  14|          10|           6|
    |add_ln14_4_fu_358_p2   |     +    |      0|  0|  14|          10|           7|
    |add_ln14_5_fu_386_p2   |     +    |      0|  0|  14|          10|          10|
    |add_ln14_6_fu_429_p2   |     +    |      0|  0|  14|          10|          10|
    |add_ln14_7_fu_472_p2   |     +    |      0|  0|  14|          10|          10|
    |add_ln14_8_fu_515_p2   |     +    |      0|  0|  14|          10|          10|
    |add_ln14_9_fu_552_p2   |     +    |      0|  0|  14|          10|          10|
    |add_ln14_fu_334_p2     |     +    |      0|  0|  14|          10|          10|
    |add_ln15_1_fu_396_p2   |     +    |      0|  0|  15|           9|           6|
    |add_ln15_2_fu_439_p2   |     +    |      0|  0|  15|           9|           6|
    |add_ln15_3_fu_482_p2   |     +    |      0|  0|  15|           9|           7|
    |add_ln15_4_fu_407_p2   |     +    |      0|  0|  15|           9|           1|
    |add_ln15_5_fu_450_p2   |     +    |      0|  0|  15|           9|           1|
    |add_ln15_6_fu_493_p2   |     +    |      0|  0|  15|           9|           1|
    |add_ln15_7_fu_530_p2   |     +    |      0|  0|  15|           9|           1|
    |add_ln15_8_fu_567_p2   |     +    |      0|  0|  15|           9|           1|
    |add_ln15_fu_364_p2     |     +    |      0|  0|  15|           9|           5|
    |i_fu_304_p2            |     +    |      0|  0|  15|           9|           7|
    |r_fu_298_p2            |     +    |      0|  0|  12|           3|           1|
    |icmp_ln12_1_fu_413_p2  |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln12_2_fu_456_p2  |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln12_3_fu_499_p2  |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln12_4_fu_536_p2  |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln12_fu_370_p2    |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln6_fu_292_p2     |   icmp   |      0|  0|   9|           3|           3|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 441|         246|         159|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |  56|         13|    1|         13|
    |f_0_0_reg_197          |   9|          2|    5|         10|
    |f_0_1_reg_218          |   9|          2|    5|         10|
    |f_0_2_reg_239          |   9|          2|    5|         10|
    |f_0_3_reg_260          |   9|          2|    5|         10|
    |f_0_4_reg_281          |   9|          2|    5|         10|
    |flat_array_address0    |  33|          6|    9|         54|
    |i_0_reg_174            |   9|          2|    9|         18|
    |i_2_0_reg_186          |   9|          2|    9|         18|
    |i_2_1_reg_208          |   9|          2|    9|         18|
    |i_2_2_reg_229          |   9|          2|    9|         18|
    |i_2_3_reg_250          |   9|          2|    9|         18|
    |i_2_4_reg_271          |   9|          2|    9|         18|
    |max_pool_out_address0  |  33|          6|    9|         54|
    |r_0_reg_163            |   9|          2|    3|          6|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  | 230|         49|  101|        285|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+----+----+-----+-----------+
    |        Name        | FF | LUT| Bits| Const Bits|
    +--------------------+----+----+-----+-----------+
    |add_ln12_1_reg_642  |   5|   0|    5|          0|
    |add_ln12_2_reg_665  |   5|   0|    5|          0|
    |add_ln12_3_reg_688  |   5|   0|    5|          0|
    |add_ln12_4_reg_706  |   5|   0|    5|          0|
    |add_ln12_reg_619    |   5|   0|    5|          0|
    |add_ln14_1_reg_591  |   6|   0|   10|          4|
    |add_ln14_2_reg_596  |   6|   0|   10|          4|
    |add_ln14_3_reg_601  |   6|   0|   10|          4|
    |add_ln14_4_reg_606  |   6|   0|   10|          4|
    |add_ln14_reg_586    |   6|   0|   10|          4|
    |add_ln15_1_reg_629  |   9|   0|    9|          0|
    |add_ln15_2_reg_652  |   9|   0|    9|          0|
    |add_ln15_3_reg_675  |   9|   0|    9|          0|
    |add_ln15_reg_611    |   9|   0|    9|          0|
    |ap_CS_fsm           |  12|   0|   12|          0|
    |f_0_0_reg_197       |   5|   0|    5|          0|
    |f_0_1_reg_218       |   5|   0|    5|          0|
    |f_0_2_reg_239       |   5|   0|    5|          0|
    |f_0_3_reg_260       |   5|   0|    5|          0|
    |f_0_4_reg_281       |   5|   0|    5|          0|
    |i_0_reg_174         |   9|   0|    9|          0|
    |i_2_0_reg_186       |   9|   0|    9|          0|
    |i_2_1_reg_208       |   9|   0|    9|          0|
    |i_2_2_reg_229       |   9|   0|    9|          0|
    |i_2_3_reg_250       |   9|   0|    9|          0|
    |i_2_4_reg_271       |   9|   0|    9|          0|
    |i_reg_581           |   9|   0|    9|          0|
    |r_0_reg_163         |   3|   0|    3|          0|
    |r_reg_576           |   3|   0|    3|          0|
    +--------------------+----+----+-----+-----------+
    |Total               | 197|   0|  217|         20|
    +--------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs |     flat     | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs |     flat     | return value |
|ap_start               |  in |    1| ap_ctrl_hs |     flat     | return value |
|ap_done                | out |    1| ap_ctrl_hs |     flat     | return value |
|ap_idle                | out |    1| ap_ctrl_hs |     flat     | return value |
|ap_ready               | out |    1| ap_ctrl_hs |     flat     | return value |
|max_pool_out_address0  | out |    9|  ap_memory | max_pool_out |     array    |
|max_pool_out_ce0       | out |    1|  ap_memory | max_pool_out |     array    |
|max_pool_out_q0        |  in |   32|  ap_memory | max_pool_out |     array    |
|flat_array_address0    | out |    9|  ap_memory |  flat_array  |     array    |
|flat_array_ce0         | out |    1|  ap_memory |  flat_array  |     array    |
|flat_array_we0         | out |    1|  ap_memory |  flat_array  |     array    |
|flat_array_d0          | out |   32|  ap_memory |  flat_array  |     array    |
+-----------------------+-----+-----+------------+--------------+--------------+

