|==============================================================================|
|=========                      OpenRAM v1.1.19                       =========|
|=========                                                            =========|
|=========               VLSI Design and Automation Lab               =========|
|=========        Computer Science and Engineering Department         =========|
|=========            University of California Santa Cruz             =========|
|=========                                                            =========|
|=========          Usage help: openram-user-group@ucsc.edu           =========|
|=========        Development help: openram-dev-group@ucsc.edu        =========|
|=========          Temp dir: /tmp/openram_mm4uz_27314_temp/          =========|
|=========                See LICENSE for license info                =========|
|==============================================================================|
** Start: 10/22/2021 18:27:10
Technology: sky130A
Total size: 6144 bits
Word size: 16
Words: 384
Banks: 1
Write size: None
RW ports: 1
R-only ports: 0
W-only ports: 0
DRC/LVS/PEX is only run on the top-level design to save run-time (inline_lvsdrc=True to do inline checking).
DRC/LVS/PEX is disabled (check_lvsdrc=True to enable).
Characterization is disabled (using analytical delay models) (analytical_delay=False to simulate).
Words per row: 4
Output files are: 
/home/mm4uz/Documents/openram/vsdsram_sky130/OpenRAM/results/DNNBuilder_leNet1/results_pool1_rm_16_384_sky130A/pool1_rm_sram_16_384_sky130A.lvs
/home/mm4uz/Documents/openram/vsdsram_sky130/OpenRAM/results/DNNBuilder_leNet1/results_pool1_rm_16_384_sky130A/pool1_rm_sram_16_384_sky130A.sp
/home/mm4uz/Documents/openram/vsdsram_sky130/OpenRAM/results/DNNBuilder_leNet1/results_pool1_rm_16_384_sky130A/pool1_rm_sram_16_384_sky130A.v
/home/mm4uz/Documents/openram/vsdsram_sky130/OpenRAM/results/DNNBuilder_leNet1/results_pool1_rm_16_384_sky130A/pool1_rm_sram_16_384_sky130A.lib
/home/mm4uz/Documents/openram/vsdsram_sky130/OpenRAM/results/DNNBuilder_leNet1/results_pool1_rm_16_384_sky130A/pool1_rm_sram_16_384_sky130A.py
/home/mm4uz/Documents/openram/vsdsram_sky130/OpenRAM/results/DNNBuilder_leNet1/results_pool1_rm_16_384_sky130A/pool1_rm_sram_16_384_sky130A.html
/home/mm4uz/Documents/openram/vsdsram_sky130/OpenRAM/results/DNNBuilder_leNet1/results_pool1_rm_16_384_sky130A/pool1_rm_sram_16_384_sky130A.log
/home/mm4uz/Documents/openram/vsdsram_sky130/OpenRAM/results/DNNBuilder_leNet1/results_pool1_rm_16_384_sky130A/pool1_rm_sram_16_384_sky130A.lef
/home/mm4uz/Documents/openram/vsdsram_sky130/OpenRAM/results/DNNBuilder_leNet1/results_pool1_rm_16_384_sky130A/pool1_rm_sram_16_384_sky130A.gds
** Submodules: 2.8 seconds
** Placement: 0.0 seconds
**** Retrieving pins: 0.0 seconds
**** Analyzing pins: 0.0 seconds
**** Finding blockages: 0.9 seconds
**** Converting blockages: 0.1 seconds
WARNING: file pin_group.py: line 656:   Expanding conversion (din0[0] layer=m3 ll=v[39.87,-6.11] ur=v[40.33,-5.65])

WARNING: file pin_group.py: line 656:   Expanding conversion (din0[1] layer=m3 ll=v[53.0,-6.11] ur=v[53.46,-5.65])

WARNING: file pin_group.py: line 656:   Expanding conversion (din0[2] layer=m3 ll=v[66.13,-6.11] ur=v[66.59,-5.65])

WARNING: file pin_group.py: line 656:   Expanding conversion (din0[3] layer=m3 ll=v[79.26,-6.11] ur=v[79.72,-5.65])

WARNING: file pin_group.py: line 656:   Expanding conversion (din0[4] layer=m3 ll=v[92.39,-6.11] ur=v[92.85000000000001,-5.65])

WARNING: file pin_group.py: line 656:   Expanding conversion (din0[5] layer=m3 ll=v[105.52,-6.11] ur=v[105.98,-5.65])

WARNING: file pin_group.py: line 656:   Expanding conversion (din0[6] layer=m3 ll=v[118.65,-6.11] ur=v[119.11,-5.65])

WARNING: file pin_group.py: line 656:   Expanding conversion (din0[7] layer=m3 ll=v[131.78,-6.11] ur=v[132.24,-5.65])

WARNING: file pin_group.py: line 656:   Expanding conversion (din0[8] layer=m3 ll=v[144.91,-6.11] ur=v[145.37,-5.65])

WARNING: file pin_group.py: line 656:   Expanding conversion (din0[9] layer=m3 ll=v[158.04,-6.11] ur=v[158.5,-5.65])

WARNING: file pin_group.py: line 656:   Expanding conversion (din0[10] layer=m3 ll=v[171.17000000000002,-6.11] ur=v[171.63,-5.65])

WARNING: file pin_group.py: line 656:   Expanding conversion (din0[11] layer=m3 ll=v[184.3,-6.11] ur=v[184.76,-5.65])

WARNING: file pin_group.py: line 656:   Expanding conversion (din0[12] layer=m3 ll=v[197.43,-6.11] ur=v[197.89000000000001,-5.65])

WARNING: file pin_group.py: line 656:   Expanding conversion (din0[13] layer=m3 ll=v[210.56,-6.11] ur=v[211.02,-5.65])

WARNING: file pin_group.py: line 656:   Expanding conversion (din0[14] layer=m3 ll=v[223.69,-6.11] ur=v[224.15,-5.65])

WARNING: file pin_group.py: line 656:   Expanding conversion (din0[15] layer=m3 ll=v[236.82,-6.11] ur=v[237.28,-5.65])

WARNING: file pin_group.py: line 656:   Expanding conversion (addr0[0] layer=m3 ll=v[13.61,-6.11] ur=v[14.07,-5.65])

WARNING: file pin_group.py: line 656:   Expanding conversion (addr0[1] layer=m3 ll=v[26.740000000000002,-6.11] ur=v[27.2,-5.65])

**** Converting pins: 0.1 seconds
**** Separating adjacent pins: 0.0 seconds
**** Enclosing pins: 0.0 seconds
*** Finding pins and blockages: 11.9 seconds
*** Maze routing pins: 16.9 seconds
**** Retrieving pins: 0.1 seconds
**** Analyzing pins: 1.4 seconds
**** Finding blockages: 2.6 seconds
**** Converting blockages: 0.0 seconds
**** Converting pins: 1.2 seconds
**** Separating adjacent pins: 0.8 seconds
**** Enclosing pins: 1.7 seconds
*** Finding pins and blockages: 20.1 seconds
*** Maze routing supplies: 70.2 seconds
** Routing: 198.5 seconds
** Verification: 0.0 seconds
** SRAM creation: 201.3 seconds
SP: Writing to /home/mm4uz/Documents/openram/vsdsram_sky130/OpenRAM/results/DNNBuilder_leNet1/results_pool1_rm_16_384_sky130A/pool1_rm_sram_16_384_sky130A.sp
** Spice writing: 0.2 seconds
GDS: Writing to /home/mm4uz/Documents/openram/vsdsram_sky130/OpenRAM/results/DNNBuilder_leNet1/results_pool1_rm_16_384_sky130A/pool1_rm_sram_16_384_sky130A.gds
** GDS: 0.3 seconds
LEF: Writing to /home/mm4uz/Documents/openram/vsdsram_sky130/OpenRAM/results/DNNBuilder_leNet1/results_pool1_rm_16_384_sky130A/pool1_rm_sram_16_384_sky130A.lef
** LEF: 0.0 seconds
LVS: Writing to /home/mm4uz/Documents/openram/vsdsram_sky130/OpenRAM/results/DNNBuilder_leNet1/results_pool1_rm_16_384_sky130A/pool1_rm_sram_16_384_sky130A.lvs.sp
** LVS writing: 0.0 seconds
LIB: Characterizing... 
** Characterization: 1.2 seconds
Config: Writing to /home/mm4uz/Documents/openram/vsdsram_sky130/OpenRAM/results/DNNBuilder_leNet1/results_pool1_rm_16_384_sky130A/pool1_rm_sram_16_384_sky130A.py
** Config: 0.0 seconds
Datasheet: Writing to /home/mm4uz/Documents/openram/vsdsram_sky130/OpenRAM/results/DNNBuilder_leNet1/results_pool1_rm_16_384_sky130A/pool1_rm_sram_16_384_sky130A.html
** Datasheet: 0.0 seconds
Verilog: Writing to /home/mm4uz/Documents/openram/vsdsram_sky130/OpenRAM/results/DNNBuilder_leNet1/results_pool1_rm_16_384_sky130A/pool1_rm_sram_16_384_sky130A.v
** Verilog: 0.0 seconds
** End: 203.1 seconds
