[{"DBLP title": "Building Heterogeneous Unified Virtual Memories (UVMs) without the Overhead.", "DBLP authors": ["Konstantinos Koukos", "Alberto Ros", "Erik Hagersten", "Stefanos Kaxiras"], "year": 2016, "MAG papers": [{"PaperId": 2319071579, "PaperTitle": "building heterogeneous unified virtual memories uvms without the overhead", "Year": 2016, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"uppsala university": 3.0, "university of murcia": 1.0}}], "source": "ES"}, {"DBLP title": "Dynamic Memory Balancing for Virtualization.", "DBLP authors": ["Zhigang Wang", "Xiaolin Wang", "Fang Hou", "Yingwei Luo", "Zhenlin Wang"], "year": 2016, "MAG papers": [{"PaperId": 2316300312, "PaperTitle": "dynamic memory balancing for virtualization", "Year": 2016, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"peking university": 4.0, "michigan technological university": 1.0}}], "source": "ES"}, {"DBLP title": "Hardware Performance Counter-Based Malware Identification and Detection with Adaptive Compressive Sensing.", "DBLP authors": ["Xueyang Wang", "Sek Chai", "Michael A. Isnardi", "Sehoon Lim", "Ramesh Karri"], "year": 2016, "MAG papers": [{"PaperId": 2319159802, "PaperTitle": "hardware performance counter based malware identification and detection with adaptive compressive sensing", "Year": 2016, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"sri international": 3.0, "new york university": 2.0}}], "source": "ES"}, {"DBLP title": "Boosting the Priority of Garbage: Scheduling Collection on Heterogeneous Multicore Processors.", "DBLP authors": ["Shoaib Akram", "Jennifer B. Sartor", "Kenzo Van Craeynest", "Wim Heirman", "Lieven Eeckhout"], "year": 2016, "MAG papers": [{"PaperId": 2301758480, "PaperTitle": "boosting the priority of garbage scheduling collection on heterogeneous multicore processors", "Year": 2016, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"ghent university": 3.0, "intel": 1.0, "vrije universiteit brussel": 1.0}}], "source": "ES"}, {"DBLP title": "Autotuning Runtime Specialization for Sparse Matrix-Vector Multiplication.", "DBLP authors": ["Buse Yilmaz", "Baris Aktemur", "Mar\u00eda Jes\u00fas Garzar\u00e1n", "Samuel N. Kamin", "Furkan Kira\u00e7"], "year": 2016, "MAG papers": [{"PaperId": 2321358174, "PaperTitle": "autotuning runtime specialization for sparse matrix vector multiplication", "Year": 2016, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"ozyegin university": 3.0, "university of illinois at urbana champaign": 2.0}}], "source": "ES"}, {"DBLP title": "Examining and Reducing the Influence of Sampling Errors on Feedback-Driven Optimizations.", "DBLP authors": ["Mingzhou Zhou", "Bo Wu", "Xipeng Shen", "Yaoqing Gao", "Graham Yiu"], "year": 2016, "MAG papers": [{"PaperId": 2330657922, "PaperTitle": "examining and reducing the influence of sampling errors on feedback driven optimizations", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"ibm": 3.0, "north carolina state university": 1.0, "colorado school of mines": 1.0}}], "source": "ES"}, {"DBLP title": "Optimizing Indirect Branches in Dynamic Binary Translators.", "DBLP authors": ["Amanieu D&aposAntras", "Cosmin Gorgovan", "Jim D. Garside", "Mikel Luj\u00e1n"], "year": 2016, "MAG papers": [{"PaperId": 2325071780, "PaperTitle": "optimizing indirect branches in dynamic binary translators", "Year": 2016, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"university of manchester": 4.0}}], "source": "ES"}, {"DBLP title": "Clustering-Based Selection for the Exploration of Compiler Optimization Sequences.", "DBLP authors": ["Luiz G. A. Martins", "Ricardo Nobre", "Jo\u00e3o M. P. Cardoso", "Alexandre C. B. Delbem", "Eduardo Marques"], "year": 2016, "MAG papers": [{"PaperId": 2330621167, "PaperTitle": "clustering based selection for the exploration of compiler optimization sequences", "Year": 2016, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"university of porto": 2.0, "university of sao paulo": 2.0}}], "source": "ES"}, {"DBLP title": "Power Efficient Hardware Transactional Memory: Dynamic Issue of Transactions.", "DBLP authors": ["Sang Wook Stephen Do", "Michel Dubois"], "year": 2016, "MAG papers": [{"PaperId": 2318357715, "PaperTitle": "power efficient hardware transactional memory dynamic issue of transactions", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of southern california": 2.0}}], "source": "ES"}, {"DBLP title": "Understanding and Mitigating Covert Channels Through Branch Predictors.", "DBLP authors": ["Dmitry Evtyushkin", "Dmitry Ponomarev", "Nael B. Abu-Ghazaleh"], "year": 2016, "MAG papers": [{"PaperId": 2299561166, "PaperTitle": "understanding and mitigating covert channels through branch predictors", "Year": 2016, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"binghamton university": 2.0, "university of california riverside": 1.0}}], "source": "ES"}, {"DBLP title": "A Compiler Approach for Exploiting Partial SIMD Parallelism.", "DBLP authors": ["Hao Zhou", "Jingling Xue"], "year": 2016, "MAG papers": [{"PaperId": 2333659671, "PaperTitle": "a compiler approach for exploiting partial simd parallelism", "Year": 2016, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"university of new south wales": 2.0}}], "source": "ES"}, {"DBLP title": "R-GPU: A Reconfigurable GPU Architecture.", "DBLP authors": ["Gert-Jan van den Braak", "Henk Corporaal"], "year": 2016, "MAG papers": [{"PaperId": 2300715507, "PaperTitle": "r gpu a reconfigurable gpu architecture", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"eindhoven university of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Thread-Aware Adaptive Prefetcher on Multicore Systems: Improving the Performance for Multithreaded Workloads.", "DBLP authors": ["Peng Liu", "Jiyang Yu", "Michael C. Huang"], "year": 2016, "MAG papers": [{"PaperId": 2333944373, "PaperTitle": "thread aware adaptive prefetcher on multicore systems improving the performance for multithreaded workloads", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of rochester": 1.0, "huawei": 1.0, "zhejiang university": 1.0}}], "source": "ES"}, {"DBLP title": "MAMBO: A Low-Overhead Dynamic Binary Modification Tool for ARM.", "DBLP authors": ["Cosmin Gorgovan", "Amanieu D&aposAntras", "Mikel Luj\u00e1n"], "year": 2016, "MAG papers": [{"PaperId": 2323164027, "PaperTitle": "mambo a low overhead dynamic binary modification tool for arm", "Year": 2016, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"university of manchester": 3.0}}], "source": "ES"}, {"DBLP title": "A Bimodal Scheduler for Coarse-Grained Reconfigurable Arrays.", "DBLP authors": ["Panagiotis Theocharis", "Bjorn De Sutter"], "year": 2016, "MAG papers": [{"PaperId": 2411096328, "PaperTitle": "a bimodal scheduler for coarse grained reconfigurable arrays", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"ghent university": 2.0}}], "source": "ES"}, {"DBLP title": "Exploiting Hierarchical Locality in Deep Parallel Architectures.", "DBLP authors": ["Ahmad Anbar", "Olivier Serres", "Engin Kayraklioglu", "Abdel-Hameed A. Badawy", "Tarek A. El-Ghazawi"], "year": 2016, "MAG papers": [{"PaperId": 2429918913, "PaperTitle": "exploiting hierarchical locality in deep parallel architectures", "Year": 2016, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"arkansas tech university": 1.0, "george washington university": 4.0}}], "source": "ES"}, {"DBLP title": "MInGLE: An Efficient Framework for Domain Acceleration Using Low-Power Specialized Functional Units.", "DBLP authors": ["Cecilia Gonz\u00e1lez-Alvarez", "Jennifer B. Sartor", "Carlos \u00c1lvarez", "Daniel Jim\u00e9nez-Gonz\u00e1lez", "Lieven Eeckhout"], "year": 2016, "MAG papers": [{"PaperId": 2429120270, "PaperTitle": "mingle an efficient framework for domain acceleration using low power specialized functional units", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"vrije universiteit brussel": 1.0, "polytechnic university of catalonia": 3.0, "ghent university": 1.0}}], "source": "ES"}, {"DBLP title": "FinPar: A Parallel Financial Benchmark.", "DBLP authors": ["Christian Andreetta", "Vivien B\u00e9got", "Jost Berthold", "Martin Elsman", "Fritz Henglein", "Troels Henriksen", "Maj-Britt Nordfang", "Cosmin E. Oancea"], "year": 2016, "MAG papers": [{"PaperId": 2472217442, "PaperTitle": "finpar a parallel financial benchmark", "Year": 2016, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"university of copenhagen": 6.0}}], "source": "ES"}, {"DBLP title": "A New Compilation Flow for Software-Defined Radio Applications on Heterogeneous MPSoCs.", "DBLP authors": ["Micka\u00ebl Dardaillon", "Kevin Marquet", "Tanguy Risset", "J\u00e9r\u00f4me Martin", "Henri-Pierre Charles"], "year": 2016, "MAG papers": [{"PaperId": 2413645043, "PaperTitle": "a new compilation flow for software defined radio applications on heterogeneous mpsocs", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of lyon": 3.0}}], "source": "ES"}, {"DBLP title": "Dynamic Process Migration Based on Block Access Patterns Occurring in Storage Servers.", "DBLP authors": ["Jianwei Liao", "Fran\u00e7ois Trahay", "Guoqiang Xiao"], "year": 2016, "MAG papers": [{"PaperId": 2433572455, "PaperTitle": "dynamic process migration based on block access patterns occurring in storage servers", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"universite paris saclay": 1.0, "southwest university": 2.0}}], "source": "ES"}, {"DBLP title": "COBAYN: Compiler Autotuning Framework Using Bayesian Networks.", "DBLP authors": ["Amir Hossein Ashouri", "Giovanni Mariani", "Gianluca Palermo", "Eunjung Park", "John Cavazos", "Cristina Silvano"], "year": 2016, "MAG papers": [{"PaperId": 2441512324, "PaperTitle": "cobayn compiler autotuning framework using bayesian networks", "Year": 2016, "CitationCount": 33, "EstimatedCitation": 57, "Affiliations": {"university of delaware": 1.0, "ibm": 1.0, "los alamos national laboratory": 1.0}}], "source": "ES"}, {"DBLP title": "An Online and Real-Time Fault Detection and Localization Mechanism for Network-on-Chip Architectures.", "DBLP authors": ["Kypros Chrysanthou", "Panayiotis Englezakis", "Andreas Prodromou", "Andreas Panteli", "Chrysostomos Nicopoulos", "Yiannakis Sazeides", "Giorgos Dimitrakopoulos"], "year": 2016, "MAG papers": [{"PaperId": 2425628794, "PaperTitle": "an online and real time fault detection and localization mechanism for network on chip architectures", "Year": 2016, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"university of cyprus": 6.0, "democritus university of thrace": 1.0}}], "source": "ES"}, {"DBLP title": "Variable Liberalization.", "DBLP authors": ["Sanyam Mehta", "Pen-Chung Yew"], "year": 2016, "MAG papers": [{"PaperId": 2511242544, "PaperTitle": "variable liberalization", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of minnesota": 2.0}}], "source": "ES"}, {"DBLP title": "RATT-ECC: Rate Adaptive Two-Tiered Error Correction Codes for Reliable 3D Die-Stacked Memory.", "DBLP authors": ["Hsing Min Chen", "Carole-Jean Wu", "Trevor N. Mudge", "Chaitali Chakrabarti"], "year": 2016, "MAG papers": [{"PaperId": 2522781526, "PaperTitle": "ratt ecc rate adaptive two tiered error correction codes for reliable 3d die stacked memory", "Year": 2016, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"arizona state university": 3.0, "university of michigan": 1.0}}], "source": "ES"}, {"DBLP title": "Implementing Dense Optical Flow Computation on a Heterogeneous FPGA SoC in C.", "DBLP authors": ["Wenjie Chen", "Zhibin Wang", "Qin Wu", "Jiuzhen Liang", "Zhilei Chai"], "year": 2016, "MAG papers": [{"PaperId": 2508765146, "PaperTitle": "implementing dense optical flow computation on a heterogeneous fpga soc in c", "Year": 2016, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"jiangnan university": 4.0, "east china normal university": 1.0}}], "source": "ES"}, {"DBLP title": "Optimization Models for Three On-Chip Network Problems.", "DBLP authors": ["Nilay Vaish", "Michael C. Ferris", "David A. Wood"], "year": 2016, "MAG papers": [{"PaperId": 2523279835, "PaperTitle": "optimization models for three on chip network problems", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of wisconsin madison": 3.0}}], "source": "ES"}, {"DBLP title": "Yet Another Compressed Cache: A Low-Cost Yet Effective Compressed Cache.", "DBLP authors": ["Somayeh Sardashti", "Andr\u00e9 Seznec", "David A. Wood"], "year": 2016, "MAG papers": [{"PaperId": 2521480511, "PaperTitle": "yet another compressed cache a low cost yet effective compressed cache", "Year": 2016, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"university of wisconsin madison": 2.0, "french institute for research in computer science and automation": 1.0}}], "source": "ES"}, {"DBLP title": "Hardware-Assisted Thread and Data Mapping in Hierarchical Multicore Architectures.", "DBLP authors": ["Eduardo H. M. Cruz", "Matthias Diener", "La\u00e9rcio Lima Pilla", "Philippe O. A. Navaux"], "year": 2016, "MAG papers": [{"PaperId": 2521259554, "PaperTitle": "hardware assisted thread and data mapping in hierarchical multicore architectures", "Year": 2016, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"universidade federal do rio grande do sul": 3.0, "universidade federal de santa catarina": 1.0}}], "source": "ES"}, {"DBLP title": "Maximizing Heterogeneous Processor Performance Under Power Constraints.", "DBLP authors": ["Almutaz Adileh", "Stijn Eyerman", "Aamer Jaleel", "Lieven Eeckhout"], "year": 2016, "MAG papers": [{"PaperId": 2521762357, "PaperTitle": "maximizing heterogeneous processor performance under power constraints", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"ghent university": 2.0, "intel": 1.0, "nvidia": 1.0}}], "source": "ES"}, {"DBLP title": "An Accurate Cross-Layer Approach for Online Architectural Vulnerability Estimation.", "DBLP authors": ["Bagus Wibowo", "Abhinav Agrawal", "Thomas Stanton", "James Tuck"], "year": 2016, "MAG papers": [{"PaperId": 2522581075, "PaperTitle": "an accurate cross layer approach for online architectural vulnerability estimation", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"north carolina state university": 4.0}}], "source": "ES"}, {"DBLP title": "Synergistic Analysis of Evolving Graphs.", "DBLP authors": ["Keval Vora", "Rajiv Gupta", "Guoqing (Harry) Xu"], "year": 2016, "MAG papers": [{"PaperId": 2534918852, "PaperTitle": "synergistic analysis of evolving graphs", "Year": 2016, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"university of california irvine": 1.0, "university of california riverside": 2.0}}], "source": "ES"}, {"DBLP title": "A Cross-Platform SpMV Framework on Many-Core Architectures.", "DBLP authors": ["Yunquan Zhang", "Shigang Li", "Shengen Yan", "Huiyang Zhou"], "year": 2016, "MAG papers": [{"PaperId": 2535926538, "PaperTitle": "a cross platform spmv framework on many core architectures", "Year": 2016, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"the chinese university of hong kong": 1.0, "north carolina state university": 1.0, "chinese academy of sciences": 2.0}}], "source": "ES"}, {"DBLP title": "AIM: Energy-Efficient Aggregation Inside the Memory Hierarchy.", "DBLP authors": ["Junwhan Ahn", "Sungjoo Yoo", "Kiyoung Choi"], "year": 2016, "MAG papers": [{"PaperId": 2532763869, "PaperTitle": "aim energy efficient aggregation inside the memory hierarchy", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"seoul national university": 3.0}}], "source": "ES"}, {"DBLP title": "UMH: A Hardware-Based Unified Memory Hierarchy for Systems with Multiple Discrete GPUs.", "DBLP authors": ["Amir Kavyan Ziabari", "Yifan Sun", "Yenai Ma", "Dana Schaa", "Jos\u00e9 L. Abell\u00e1n", "Rafael Ubal", "John Kim", "Ajay Joshi", "David R. Kaeli"], "year": 2016, "MAG papers": [{"PaperId": 2559253174, "PaperTitle": "umh a hardware based unified memory hierarchy for systems with multiple discrete gpus", "Year": 2016, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"kaist": 1.0, "northeastern university": 5.0, "boston university": 2.0, "universidad catolica san antonio de murcia": 1.0}}], "source": "ES"}, {"DBLP title": "Hardware-Accelerated Cross-Architecture Full-System Virtualization.", "DBLP authors": ["Tom Spink", "Harry Wagstaff", "Bj\u00f6rn Franke"], "year": 2016, "MAG papers": [{"PaperId": 2533787090, "PaperTitle": "hardware accelerated cross architecture full system virtualization", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of edinburgh": 3.0}}], "source": "ES"}, {"DBLP title": "LDAC: Locality-Aware Data Access Control for Large-Scale Multicore Cache Hierarchies.", "DBLP authors": ["Qingchuan Shi", "George Kurian", "Farrukh Hijaz", "Srinivas Devadas", "Omer Khan"], "year": 2016, "MAG papers": [{"PaperId": 2554529045, "PaperTitle": "ldac locality aware data access control for large scale multicore cache hierarchies", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"massachusetts institute of technology": 2.0, "university of connecticut": 3.0}}], "source": "ES"}, {"DBLP title": "Evaluation of Histogram of Oriented Gradients Soft Errors Criticality for Automotive Applications.", "DBLP authors": ["Fernando Fernandes", "Lucas Weigel", "Cl\u00e1udio R. Jung", "Philippe O. A. Navaux", "Luigi Carro", "Paolo Rech"], "year": 2016, "MAG papers": [{"PaperId": 2555834960, "PaperTitle": "evaluation of histogram of oriented gradients soft errors criticality for automotive applications", "Year": 2016, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"universidade federal do rio grande do sul": 6.0}}], "source": "ES"}, {"DBLP title": "Cooperative Caching for GPUs.", "DBLP authors": ["Saumay Dublish", "Vijay Nagarajan", "Nigel P. Topham"], "year": 2016, "MAG papers": [{"PaperId": 2566040696, "PaperTitle": "cooperative caching for gpus", "Year": 2016, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"university of edinburgh": 3.0}}], "source": "ES"}, {"DBLP title": "Accelerating Intercommunication in Highly Parallel Systems.", "DBLP authors": ["Nikolaos Tampouratzis", "Pavlos M. Mattheakis", "Ioannis Papaefstathiou"], "year": 2016, "MAG papers": [{"PaperId": 2558865419, "PaperTitle": "accelerating intercommunication in highly parallel systems", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"technical university of crete": 2.0}}], "source": "ES"}, {"DBLP title": "Concurrent JavaScript Parsing for Faster Loading of Web Apps.", "DBLP authors": ["Hyukwoo Park", "Myungsu Cha", "Soo-Mook Moon"], "year": 2016, "MAG papers": [{"PaperId": 2552265536, "PaperTitle": "concurrent javascript parsing for faster loading of web apps", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"seoul national university": 3.0}}], "source": "ES"}, {"DBLP title": "Memory Access Scheduling Based on Dynamic Multilevel Priority in Shared DRAM Systems.", "DBLP authors": ["Dongliang Xiong", "Kai Huang", "Xiaowen Jiang", "Xiaolang Yan"], "year": 2016, "MAG papers": [{"PaperId": 2558455683, "PaperTitle": "memory access scheduling based on dynamic multilevel priority in shared dram systems", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"zhejiang university": 4.0}}], "source": "ES"}, {"DBLP title": "A Reconfiguration Algorithm for Power-Aware Parallel Applications.", "DBLP authors": ["Daniele De Sensi", "Massimo Torquati", "Marco Danelutto"], "year": 2016, "MAG papers": [{"PaperId": 2559048697, "PaperTitle": "a reconfiguration algorithm for power aware parallel applications", "Year": 2016, "CitationCount": 31, "EstimatedCitation": 55, "Affiliations": {"university of pisa": 3.0}}], "source": "ES"}, {"DBLP title": "Impact of Intrinsic Profiling Limitations on Effectiveness of Adaptive Optimizations.", "DBLP authors": ["Michael R. Jantz", "Forrest J. Robinson", "Prasad A. Kulkarni"], "year": 2016, "MAG papers": [{"PaperId": 2564747820, "PaperTitle": "impact of intrinsic profiling limitations on effectiveness of adaptive optimizations", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of kansas": 2.0, "university of tennessee": 1.0}}], "source": "ES"}, {"DBLP title": "Extending the WCET Problem to Optimize for Runtime-Reconfigurable Processors.", "DBLP authors": ["Marvin Damschen", "Lars Bauer", "J\u00f6rg Henkel"], "year": 2016, "MAG papers": [{"PaperId": 2565732133, "PaperTitle": "extending the wcet problem to optimize for runtime reconfigurable processors", "Year": 2016, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"karlsruhe institute of technology": 3.0}}], "source": "ES"}, {"DBLP title": "MaxPB: Accelerating PCM Write by Maximizing the Power Budget Utilization.", "DBLP authors": ["Zheng Li", "Fang Wang", "Dan Feng", "Yu Hua", "Jingning Liu", "Wei Tong"], "year": 2016, "MAG papers": [{"PaperId": 2565626557, "PaperTitle": "maxpb accelerating pcm write by maximizing the power budget utilization", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"huazhong university of science and technology": 6.0}}], "source": "ES"}, {"DBLP title": "Designing a Tunable Nested Data-Parallel Programming System.", "DBLP authors": ["Saurav Muralidharan", "Michael Garland", "Albert Sidelnik", "Mary W. Hall"], "year": 2016, "MAG papers": [{"PaperId": 2564103638, "PaperTitle": "designing a tunable nested data parallel programming system", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of utah": 2.0, "nvidia": 2.0}}], "source": "ES"}, {"DBLP title": "Accuracy Bugs: A New Class of Concurrency Bugs to Exploit Algorithmic Noise Tolerance.", "DBLP authors": ["Ismail Akturk", "Riad Akram", "Mohammad Majharul Islam", "Abdullah Muzahid", "Ulya R. Karpuzcu"], "year": 2016, "MAG papers": [{"PaperId": 2562573417, "PaperTitle": "accuracy bugs a new class of concurrency bugs to exploit algorithmic noise tolerance", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of texas at san antonio": 3.0, "university of minnesota": 2.0}}], "source": "ES"}, {"DBLP title": "Selecting Heterogeneous Cores for Diversity.", "DBLP authors": ["Erik Tomusk", "Christophe Dubach", "Michael F. P. O&aposBoyle"], "year": 2016, "MAG papers": [{"PaperId": 2561945387, "PaperTitle": "selecting heterogeneous cores for diversity", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of edinburgh": 3.0}}], "source": "ES"}, {"DBLP title": "Some Mathematical Facts About Optimal Cache Replacement.", "DBLP authors": ["Pierre Michaud"], "year": 2016, "MAG papers": [{"PaperId": 2564076424, "PaperTitle": "some mathematical facts about optimal cache replacement", "Year": 2016, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"french institute for research in computer science and automation": 1.0}}], "source": "ES"}, {"DBLP title": "Static and Dynamic Frequency Scaling on Multicore CPUs.", "DBLP authors": ["Wenlei Bao", "Changwan Hong", "Sudheer Chunduri", "Sriram Krishnamoorthy", "Louis-No\u00ebl Pouchet", "Fabrice Rastello", "P. Sadayappan"], "year": 2016, "MAG papers": [{"PaperId": 2567319156, "PaperTitle": "static and dynamic frequency scaling on multicore cpus", "Year": 2016, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"pacific northwest national laboratory": 1.0, "ohio state university": 3.0, "ibm": 1.0, "colorado state university": 1.0}}], "source": "ES"}, {"DBLP title": "Pot: Deterministic Transactional Execution.", "DBLP authors": ["Tiago M. Vale", "Jo\u00e3o A. Silva", "Ricardo J. Dias", "Jo\u00e3o M. Louren\u00e7o"], "year": 2016, "MAG papers": [{"PaperId": 3104174252, "PaperTitle": "pot deterministic transactional execution", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"universidade nova de lisboa": 3.0}}, {"PaperId": 2561368256, "PaperTitle": "pot deterministic transactional execution", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"universidade nova de lisboa": 3.0}}], "source": "ES"}, {"DBLP title": "Aggregate Flow-Based Performance Fairness in CMPs.", "DBLP authors": ["Zhonghai Lu", "Yuan Yao"], "year": 2016, "MAG papers": [{"PaperId": 2562587134, "PaperTitle": "aggregate flow based performance fairness in cmps", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"royal institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Energy-Proportional Photonic Interconnects.", "DBLP authors": ["Yigit Demir", "Nikos Hardavellas"], "year": 2016, "MAG papers": [{"PaperId": 2561851412, "PaperTitle": "energy proportional photonic interconnects", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"northwestern university": 1.0, "intel": 1.0}}], "source": "ES"}, {"DBLP title": "User-Assisted Store Recycling for Dynamic Task Graph Schedulers.", "DBLP authors": ["Mehmet Can Kurt", "Sriram Krishnamoorthy", "Gagan Agrawal", "Bin Ren"], "year": 2016, "MAG papers": [{"PaperId": 2562005191, "PaperTitle": "user assisted store recycling for dynamic task graph schedulers", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"pacific northwest national laboratory": 1.0, "college of william mary": 1.0, "ohio state university": 1.0}}], "source": "ES"}, {"DBLP title": "Fine-Grain Power Breakdown of Modern Out-of-Order Cores and Its Implications on Skylake-Based Systems.", "DBLP authors": ["Jawad Haj-Yihia", "Ahmad Yasin", "Yosi Ben-Asher", "Avi Mendelson"], "year": 2016, "MAG papers": [{"PaperId": 2561036834, "PaperTitle": "fine grain power breakdown of modern out of order cores and its implications on skylake based systems", "Year": 2016, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"university of haifa": 2.0, "technion israel institute of technology": 1.0, "intel": 1.0}}], "source": "ES"}, {"DBLP title": "A Software Cache Partitioning System for Hash-Based Caches.", "DBLP authors": ["Alberto Scolari", "Davide Basilio Bartolini", "Marco Domenico Santambrogio"], "year": 2016, "MAG papers": [{"PaperId": 2566356404, "PaperTitle": "a software cache partitioning system for hash based caches", "Year": 2016, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"polytechnic university of milan": 2.0}}], "source": "ES"}, {"DBLP title": "Reuse Distance-Based Probabilistic Cache Replacement.", "DBLP authors": ["Subhasis Das", "Tor M. Aamodt", "William J. Dally"], "year": 2016, "MAG papers": [{"PaperId": 2072873664, "PaperTitle": "reuse distance based probabilistic cache replacement", "Year": 2016, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"stanford university": 2.0, "university of british columbia": 1.0}}], "source": "ES"}, {"DBLP title": "MINIME-GPU: Multicore Benchmark Synthesizer for GPUs.", "DBLP authors": ["Etem Deniz", "Alper Sen"], "year": 2016, "MAG papers": [{"PaperId": 2233606187, "PaperTitle": "minime gpu multicore benchmark synthesizer for gpus", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"bogazici university": 2.0}}], "source": "ES"}, {"DBLP title": "Scalable Energy Efficiency with Resilience for High Performance Computing Systems: A Quantitative Methodology.", "DBLP authors": ["Li Tan", "Zizhong Chen", "Shuaiwen Leon Song"], "year": 2016, "MAG papers": [{"PaperId": 2250845294, "PaperTitle": "scalable energy efficiency with resilience for high performance computing systems a quantitative methodology", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of california riverside": 2.0, "pacific northwest national laboratory": 1.0}}], "source": "ES"}, {"DBLP title": "Tumbler: An Effective Load-Balancing Technique for Multi-CPU Multicore Systems.", "DBLP authors": ["Kishore Kumar Pusukuri", "Rajiv Gupta", "Laxmi N. Bhuyan"], "year": 2016, "MAG papers": [{"PaperId": 2181032569, "PaperTitle": "tumbler an effective load balancing technique for multi cpu multicore systems", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of california riverside": 3.0}}], "source": "ES"}, {"DBLP title": "Four Metrics to Evaluate Heterogeneous Multicores.", "DBLP authors": ["Erik Tomusk", "Christophe Dubach", "Michael F. P. O&aposBoyle"], "year": 2016, "MAG papers": [{"PaperId": 2174864330, "PaperTitle": "four metrics to evaluate heterogeneous multicores", "Year": 2016, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"university of edinburgh": 3.0}}], "source": "ES"}, {"DBLP title": "SPCM: The Striped Phase Change Memory.", "DBLP authors": ["Morteza Hoseinzadeh", "Mohammad Arjomand", "Hamid Sarbazi-Azad"], "year": 2016, "MAG papers": [{"PaperId": 2266341648, "PaperTitle": "spcm the striped phase change memory", "Year": 2016, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"sharif university of technology": 3.0}}], "source": "ES"}, {"DBLP title": "Two-Level Hybrid Sampled Simulation of Multithreaded Applications.", "DBLP authors": ["Chuntao Jiang", "Zhibin Yu", "Lieven Eeckhout", "Hai Jin", "Xiaofei Liao", "Cheng-Zhong Xu"], "year": 2016, "MAG papers": [{"PaperId": 2250590078, "PaperTitle": "two level hybrid sampled simulation of multithreaded applications", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"huazhong university of science and technology": 3.0, "ghent university": 1.0, "wayne state university": 1.0}}], "source": "ES"}, {"DBLP title": "Integrated Mapping and Synthesis Techniques for Network-on-Chip Topologies with Express Channels.", "DBLP authors": ["Sandeep D&aposSouza", "Soumya J.", "Santanu Chattopadhyay"], "year": 2016, "MAG papers": [{"PaperId": 2259941569, "PaperTitle": "integrated mapping and synthesis techniques for network on chip topologies with express channels", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"birla institute of technology and science": 1.0, "indian institute of technology kharagpur": 2.0}}], "source": "ES"}, {"DBLP title": "PARSECSs: Evaluating the Impact of Task Parallelism in the PARSEC Benchmark Suite.", "DBLP authors": ["Dimitrios Chasapis", "Marc Casas", "Miquel Moret\u00f3", "Raul Vidal", "Eduard Ayguad\u00e9", "Jes\u00fas Labarta", "Mateo Valero"], "year": 2016, "MAG papers": [{"PaperId": 2259595552, "PaperTitle": "parsecss evaluating the impact of task parallelism in the parsec benchmark suite", "Year": 2016, "CitationCount": 28, "EstimatedCitation": 56, "Affiliations": {"polytechnic university of catalonia": 7.0}}], "source": "ES"}, {"DBLP title": "A Framework for Application-Guided Task Management on Heterogeneous Embedded Systems.", "DBLP authors": ["Francisco Gaspar", "Lu\u00eds Tani\u00e7a", "Pedro Tom\u00e1s", "Aleksandar Ilic", "Leonel Sousa"], "year": 2016, "MAG papers": [{"PaperId": 2249228740, "PaperTitle": "a framework for application guided task management on heterogeneous embedded systems", "Year": 2016, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"instituto superior tecnico": 5.0}}], "source": "ES"}, {"DBLP title": "Managing Mismatches in Voltage Stacking with CoreUnfolding.", "DBLP authors": ["Ehsan K. Ardestani", "Rafael Trapani Possignolo", "Jos\u00e9 Luis Briz", "Jose Renau"], "year": 2016, "MAG papers": [{"PaperId": 2180675311, "PaperTitle": "managing mismatches in voltage stacking with coreunfolding", "Year": 2016, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"university of california santa cruz": 3.0, "university of zaragoza": 1.0}}], "source": "ES"}, {"DBLP title": "FaultSim: A Fast, Configurable Memory-Reliability Simulator for Conventional and 3D-Stacked Systems.", "DBLP authors": ["Prashant J. Nair", "David A. Roberts", "Moinuddin K. Qureshi"], "year": 2016, "MAG papers": [], "source": null}, {"DBLP title": "Adaptive Correction of Sampling Bias in Dynamic Call Graphs.", "DBLP authors": ["Byeongcheol Lee"], "year": 2016, "MAG papers": [{"PaperId": 2248141908, "PaperTitle": "adaptive correction of sampling bias in dynamic call graphs", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"gwangju institute of science and technology": 1.0}}], "source": "ES"}, {"DBLP title": "Fence Placement for Legacy Data-Race-Free Programs via Synchronization Read Detection.", "DBLP authors": ["Andrew J. McPherson", "Vijay Nagarajan", "Susmit Sarkar", "Marcelo Cintra"], "year": 2016, "MAG papers": [{"PaperId": 1894589249, "PaperTitle": "fence placement for legacy data race free programs via synchronization read detection", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of edinburgh": 2.0, "intel": 1.0, "university of st andrews": 1.0}}], "source": "ES"}, {"DBLP title": "Optimizing Control Transfer and Memory Virtualization in Full System Emulators.", "DBLP authors": ["Ding-Yong Hong", "Chun-Chen Hsu", "Cheng-Yi Chou", "Wei-Chung Hsu", "Pangfeng Liu", "Jan-Jan Wu"], "year": 2016, "MAG papers": [{"PaperId": 2264988905, "PaperTitle": "optimizing control transfer and memory virtualization in full system emulators", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"academia sinica": 3.0, "national taiwan university": 3.0}}], "source": "ES"}, {"DBLP title": "The Polyhedral Model of Nonlinear Loops.", "DBLP authors": ["Aravind Sukumaran-Rajam", "Philippe Clauss"], "year": 2016, "MAG papers": [{"PaperId": 2250964545, "PaperTitle": "the polyhedral model of nonlinear loops", "Year": 2016, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"university of strasbourg": 2.0}}], "source": "ES"}, {"DBLP title": "Citadel: Efficiently Protecting Stacked Memory from TSV and Large Granularity Failures.", "DBLP authors": ["Prashant J. Nair", "David A. Roberts", "Moinuddin K. Qureshi"], "year": 2016, "MAG papers": [{"PaperId": 2233147800, "PaperTitle": "citadel efficiently protecting stacked memory from tsv and large granularity failures", "Year": 2016, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"georgia institute of technology": 2.0, "advanced micro devices": 1.0}}], "source": "ES"}, {"DBLP title": "Automatic Vectorization of Interleaved Data Revisited.", "DBLP authors": ["Andrew Anderson", "Avinash Malik", "David Gregg"], "year": 2016, "MAG papers": [{"PaperId": 2292182532, "PaperTitle": "automatic vectorization of interleaved data revisited", "Year": 2016, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"university of auckland": 1.0, "trinity college": 2.0}}], "source": "ES"}, {"DBLP title": "A Filtering Mechanism to Reduce Network Bandwidth Utilization of Transaction Execution.", "DBLP authors": ["Lihang Zhao", "Lizhong Chen", "Woojin Choi", "Jeffrey T. Draper"], "year": 2016, "MAG papers": [{"PaperId": 2270918761, "PaperTitle": "a filtering mechanism to reduce network bandwidth utilization of transaction execution", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of southern california": 3.0, "oregon state university": 1.0}}], "source": "ES"}, {"DBLP title": "Enabling PGAS Productivity with Hardware Support for Shared Address Mapping: A UPC Case Study.", "DBLP authors": ["Olivier Serres", "Abdullah Kayi", "Ahmad Anbar", "Tarek A. El-Ghazawi"], "year": 2016, "MAG papers": [{"PaperId": 2263688137, "PaperTitle": "enabling pgas productivity with hardware support for shared address mapping a upc case study", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"george washington university": 3.0, "intel": 1.0}}], "source": "ES"}, {"DBLP title": "On How to Accelerate Iterative Stencil Loops: A Scalable Streaming-Based Approach.", "DBLP authors": ["Riccardo Cattaneo", "Giuseppe Natale", "Carlo Sicignano", "Donatella Sciuto", "Marco Domenico Santambrogio"], "year": 2016, "MAG papers": [{"PaperId": 2221279259, "PaperTitle": "on how to accelerate iterative stencil loops a scalable streaming based approach", "Year": 2016, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"polytechnic university of milan": 5.0}}], "source": "ES"}, {"DBLP title": "Falcon: A Graph Manipulation Language for Heterogeneous Systems.", "DBLP authors": ["Unnikrishnan C.", "Rupesh Nasre", "Y. N. Srikant"], "year": 2016, "MAG papers": [{"PaperId": 2271498114, "PaperTitle": "falcon a graph manipulation language for heterogeneous systems", "Year": 2016, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"indian institute of science": 2.0, "indian institute of technology madras": 1.0}}], "source": "ES"}, {"DBLP title": "FluidCheck: A Redundant Threading-Based Approach for Reliable Execution in Manycore Processors.", "DBLP authors": ["Rajshekar Kalayappan", "Smruti R. Sarangi"], "year": 2016, "MAG papers": [{"PaperId": 2251869787, "PaperTitle": "fluidcheck a redundant threading based approach for reliable execution in manycore processors", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"indian institute of technology delhi": 2.0}}], "source": "ES"}, {"DBLP title": "Rethinking Memory Permissions for Protection Against Cross-Layer Attacks.", "DBLP authors": ["Jesse Elwell", "Ryan Riley", "Nael B. Abu-Ghazaleh", "Dmitry V. Ponomarev", "Iliano Cervesato"], "year": 2016, "MAG papers": [{"PaperId": 2203543290, "PaperTitle": "rethinking memory permissions for protection against cross layer attacks", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"binghamton university": 2.0, "qatar university": 1.0, "carnegie mellon university": 1.0, "university of california riverside": 1.0}}], "source": "ES"}, {"DBLP title": "Resistive GP-SIMD Processing-In-Memory.", "DBLP authors": ["Amir Morad", "Leonid Yavits", "Shahar Kvatinsky", "Ran Ginosar"], "year": 2016, "MAG papers": [{"PaperId": 2250636351, "PaperTitle": "resistive gp simd processing in memory", "Year": 2016, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"technion israel institute of technology": 4.0}}], "source": "ES"}, {"DBLP title": "Iteration Interleaving-Based SIMD Lane Partition.", "DBLP authors": ["Yaohua Wang", "Dong Wang", "Shuming Chen", "Zonglin Liu", "Shenggang Chen", "Xiaowen Chen", "Xu Zhou"], "year": 2016, "MAG papers": [{"PaperId": 2291920536, "PaperTitle": "iteration interleaving based simd lane partition", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"national university of defense technology": 7.0}}], "source": "ES"}, {"DBLP title": "Integer Linear Programming-Based Scheduling for Transport Triggered Architectures.", "DBLP authors": ["Tomi \u00c4ij\u00f6", "Pekka J\u00e4\u00e4skel\u00e4inen", "Tapio Elomaa", "Heikki Kultala", "Jarmo Takala"], "year": 2016, "MAG papers": [{"PaperId": 2294034716, "PaperTitle": "integer linear programming based scheduling for transport triggered architectures", "Year": 2016, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"tampere university of technology": 5.0}}], "source": "ES"}, {"DBLP title": "Sensible Energy Accounting with Abstract Metering for Multicore Systems.", "DBLP authors": ["Qixiao Liu", "Miquel Moret\u00f3", "Jaume Abella", "Francisco J. Cazorla", "Daniel A. Jim\u00e9nez", "Mateo Valero"], "year": 2016, "MAG papers": [{"PaperId": 2271098896, "PaperTitle": "sensible energy accounting with abstract metering for multicore systems", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"texas a m university": 1.0, "polytechnic university of catalonia": 3.0, "barcelona supercomputing center": 1.0, "spanish national research council": 1.0}}], "source": "ES"}, {"DBLP title": "Symmetry-Agnostic Coordinated Management of the Memory Hierarchy in Multicore Systems.", "DBLP authors": ["Miao Zhou", "Yu Du", "Bruce R. Childers", "Daniel Moss\u00e9", "Rami G. Melhem"], "year": 2016, "MAG papers": [{"PaperId": 2293274043, "PaperTitle": "symmetry agnostic coordinated management of the memory hierarchy in multicore systems", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of pittsburgh": 5.0}}], "source": "ES"}, {"DBLP title": "RFVP: Rollback-Free Value Prediction with Safe-to-Approximate Loads.", "DBLP authors": ["Amir Yazdanbakhsh", "Gennady Pekhimenko", "Bradley Thwaites", "Hadi Esmaeilzadeh", "Onur Mutlu", "Todd C. Mowry"], "year": 2016, "MAG papers": [{"PaperId": 2100799353, "PaperTitle": "rfvp rollback free value prediction with safe to approximate loads", "Year": 2016, "CitationCount": 40, "EstimatedCitation": 63, "Affiliations": {"carnegie mellon university": 3.0, "georgia institute of technology": 3.0}}], "source": "ES"}, {"DBLP title": "Simultaneous Multi-Layer Access: Improving 3D-Stacked Memory Bandwidth at Low Cost.", "DBLP authors": ["Donghyuk Lee", "Saugata Ghose", "Gennady Pekhimenko", "Samira Manabi Khan", "Onur Mutlu"], "year": 2016, "MAG papers": [{"PaperId": 2250217037, "PaperTitle": "simultaneous multi layer access improving 3d stacked memory bandwidth at low cost", "Year": 2016, "CitationCount": 98, "EstimatedCitation": 123, "Affiliations": {"carnegie mellon university": 5.0}}], "source": "ES"}, {"DBLP title": "JavaScript Parallelizing Compiler for Exploiting Parallelism from Data-Parallel HTML5 Applications.", "DBLP authors": ["Yeoul Na", "Seon Wook Kim", "Youngsun Han"], "year": 2016, "MAG papers": [{"PaperId": 2295664835, "PaperTitle": "javascript parallelizing compiler for exploiting parallelism from data parallel html5 applications", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"korea university": 2.0}}], "source": "ES"}, {"DBLP title": "DASH: Deadline-Aware High-Performance Memory Scheduler for Heterogeneous Systems with Hardware Accelerators.", "DBLP authors": ["Hiroyuki Usui", "Lavanya Subramanian", "Kevin Kai-Wei Chang", "Onur Mutlu"], "year": 2016, "MAG papers": [{"PaperId": 2238307037, "PaperTitle": "dash deadline aware high performance memory scheduler for heterogeneous systems with hardware accelerators", "Year": 2016, "CitationCount": 78, "EstimatedCitation": 110, "Affiliations": {"carnegie mellon university": 4.0}}], "source": "ES"}, {"DBLP title": "A Compile-Time Optimization Method for WCET Reduction in Real-Time Embedded Systems through Block Formation.", "DBLP authors": ["Morteza Mohajjel Kafshdooz", "Mohammadkazem Taram", "Sepehr Assadi", "Alireza Ejlali"], "year": 2016, "MAG papers": [{"PaperId": 2252020632, "PaperTitle": "a compile time optimization method for wcet reduction in real time embedded systems through block formation", "Year": 2016, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"sharif university of technology": 4.0}}], "source": "ES"}]