<profile>

<section name = "Vivado HLS Report for 'conv_2d_large_cl'" level="0">
<item name = "Date">Tue Mar  2 23:01:26 2021
</item>
<item name = "Version">2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)</item>
<item name = "Project">myproject_prj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z007sclg225-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00, 4.231, 0.62</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">731628, 1526604, 731628, 1526604, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
<column name="grp_dense_large_rf_gt_ni_fu_132">dense_large_rf_gt_ni, 4163, 8771, 4163, 8771, none</column>
<column name="grp_im2col_2d_cl_fu_142">im2col_2d_cl, 113, 209, 113, 209, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- HeightLoop">731627, 1526603, 56279 ~ 117431, -, -, 13, no</column>
<column name=" + WidthLoop">56277, 117429, 4329 ~ 9033, -, -, 13, no</column>
<column name="  ++ FiltLoop">48, 48, 3, -, -, 16, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 111</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">1, 1, 480, 1075</column>
<column name="Memory">0, -, 56, 11</column>
<column name="Multiplexer">-, -, -, 170</column>
<column name="Register">-, -, 92, -</column>
<specialColumn name="Available">100, 66, 28800, 14400</specialColumn>
<specialColumn name="Utilization (%)">1, 1, 2, 9</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="grp_dense_large_rf_gt_ni_fu_132">dense_large_rf_gt_ni, 1, 1, 356, 723</column>
<column name="grp_im2col_2d_cl_fu_142">im2col_2d_cl, 0, 0, 124, 352</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="data_col_V_U">conv_2d_large_cl_data_col_V, 0, 28, 7, 32, 14, 1, 448</column>
<column name="res_V_assign_U">dense_large_rf_gt_ni_acc_V, 0, 28, 4, 16, 14, 1, 224</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_8_fu_165_p2">+, 0, 0, 13, 4, 1</column>
<column name="j_1_fu_177_p2">+, 0, 0, 13, 4, 1</column>
<column name="k_1_fu_205_p2">+, 0, 0, 15, 5, 1</column>
<column name="next_mul_fu_153_p2">+, 0, 0, 12, 12, 8</column>
<column name="tmp1_fu_211_p2">+, 0, 0, 15, 9, 9</column>
<column name="tmp_84_fu_220_p2">+, 0, 0, 12, 12, 12</column>
<column name="tmp_83_fu_199_p2">icmp, 0, 0, 11, 5, 6</column>
<column name="tmp_fu_159_p2">icmp, 0, 0, 9, 4, 3</column>
<column name="tmp_s_fu_171_p2">icmp, 0, 0, 9, 4, 3</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">47, 10, 1, 10</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="data_col_V_address0">15, 3, 5, 15</column>
<column name="data_col_V_ce0">15, 3, 1, 3</column>
<column name="data_col_V_we0">9, 2, 1, 2</column>
<column name="i_reg_85">9, 2, 4, 8</column>
<column name="j_reg_109">9, 2, 4, 8</column>
<column name="k_reg_121">9, 2, 5, 10</column>
<column name="phi_mul_reg_97">9, 2, 12, 24</column>
<column name="res_V_assign_address0">15, 3, 4, 12</column>
<column name="res_V_assign_ce0">15, 3, 1, 3</column>
<column name="res_V_assign_we0">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">9, 0, 9, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="grp_dense_large_rf_gt_ni_fu_132_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_im2col_2d_cl_fu_142_ap_start_reg">1, 0, 1, 0</column>
<column name="i_8_reg_243">4, 0, 4, 0</column>
<column name="i_reg_85">4, 0, 4, 0</column>
<column name="j_1_reg_251">4, 0, 4, 0</column>
<column name="j_reg_109">4, 0, 4, 0</column>
<column name="k_1_reg_264">5, 0, 5, 0</column>
<column name="k_reg_121">5, 0, 5, 0</column>
<column name="next_mul_reg_235">12, 0, 12, 0</column>
<column name="phi_mul_reg_97">12, 0, 12, 0</column>
<column name="res_V_assign_load_reg_279">14, 0, 14, 0</column>
<column name="tmp_128_cast_cast_reg_256">4, 0, 9, 5</column>
<column name="tmp_84_reg_269">12, 0, 12, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, conv_2d_large_cl, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, conv_2d_large_cl, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, conv_2d_large_cl, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, conv_2d_large_cl, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, conv_2d_large_cl, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, conv_2d_large_cl, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, conv_2d_large_cl, return value</column>
<column name="data_V_address0">out, 11, ap_memory, data_V, array</column>
<column name="data_V_ce0">out, 1, ap_memory, data_V, array</column>
<column name="data_V_q0">in, 14, ap_memory, data_V, array</column>
<column name="res_V_address0">out, 12, ap_memory, res_V, array</column>
<column name="res_V_ce0">out, 1, ap_memory, res_V, array</column>
<column name="res_V_we0">out, 1, ap_memory, res_V, array</column>
<column name="res_V_d0">out, 14, ap_memory, res_V, array</column>
</table>
</item>
</section>
</profile>
