INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado projects/weak_simulator/weak_simulator.srcs/sources_1/new/define.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado projects/weak_simulator/weak_simulator.srcs/sources_1/new/Core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Core
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado projects/weak_simulator/weak_simulator.srcs/sources_1/new/measureClifford.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module measureClifford
INFO: [VRFC 10-311] analyzing module row_sum
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado projects/weak_simulator/weak_simulator.srcs/sources_1/new/core_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module core_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado projects/weak_simulator/weak_simulator.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado projects/weak_simulator/weak_simulator.ip_user_files/bd/mainDesign/ip/mainDesign_fifo_generator_0_0/sim/mainDesign_fifo_generator_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mainDesign_fifo_generator_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado projects/weak_simulator/weak_simulator.ip_user_files/bd/mainDesign/ip/mainDesign_core_wrapper_0_0/sim/mainDesign_core_wrapper_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mainDesign_core_wrapper_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado projects/weak_simulator/weak_simulator.ip_user_files/bd/mainDesign/ip/mainDesign_uart_tx_0_0/sim/mainDesign_uart_tx_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mainDesign_uart_tx_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado projects/weak_simulator/weak_simulator.ip_user_files/bd/mainDesign/ip/mainDesign_uart_rx_0_0/sim/mainDesign_uart_rx_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mainDesign_uart_rx_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado projects/weak_simulator/weak_simulator.ip_user_files/bd/mainDesign/ip/mainDesign_clk_wiz_0_0/mainDesign_clk_wiz_0_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mainDesign_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado projects/weak_simulator/weak_simulator.ip_user_files/bd/mainDesign/ip/mainDesign_clk_wiz_0_0/mainDesign_clk_wiz_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mainDesign_clk_wiz_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado projects/weak_simulator/weak_simulator.ip_user_files/bd/mainDesign/sim/mainDesign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mainDesign
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado projects/weak_simulator/weak_simulator.gen/sources_1/bd/mainDesign/hdl/mainDesign_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mainDesign_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado projects/weak_simulator/weak_simulator.srcs/sim_1/new/testfixture.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testfixture
