// Seed: 4076955397
module module_0;
  bit id_1;
  bit id_2;
  genvar id_3;
  initial id_2 <= id_1;
  assign id_1 = -1'b0;
  wire id_4;
  assign id_2 = id_2;
  parameter integer id_5 = 1;
  wire id_6, id_7, id_8;
  assign id_2 = -1 - 1;
  assign id_6 = id_5;
  wire id_9;
  tri1 id_10, id_11, id_12;
  wire id_13, id_14;
  wire id_15;
  assign id_11 = -1;
endmodule
module module_1 (
    input wand id_0,
    input wire id_1,
    output tri id_2,
    id_14,
    input uwire id_3,
    output logic id_4,
    input uwire id_5,
    output wor id_6,
    input wor id_7,
    input supply0 id_8,
    input supply1 id_9,
    input wand id_10,
    input supply1 id_11,
    input supply0 id_12
);
  assign id_2 = 1'b0;
  module_0 modCall_1 ();
  assign modCall_1.type_16 = 0;
  final id_4 <= 1;
  assign id_6 = -1;
endmodule
