CLEAR_PERI_REG_MASK,FUNC_0
DPORT_I2S0_CLK_EN,VAR_0
DPORT_PERIP_CLK_EN_REG,VAR_1
DPORT_SET_PERI_REG_MASK,FUNC_1
DPORT_WIFI_CLK_EN_REG,VAR_2
DPORT_WIFI_CLK_RNG_EN,VAR_3
I2S_CAMERA_EN,VAR_4
I2S_CONF2_REG,FUNC_2
I2S_CONF_REG,FUNC_3
I2S_DATA_ENABLE,VAR_5
I2S_DATA_ENABLE_TEST_EN,VAR_6
I2S_LCD_EN,VAR_7
I2S_RX_BCK_DIV_NUM,VAR_8
I2S_RX_BCK_DIV_NUM_S,VAR_9
I2S_RX_START,VAR_10
I2S_SAMPLE_RATE_CONF_REG,FUNC_4
PERIPH_I2S0_MODULE,VAR_11
PERIPH_RNG_MODULE,VAR_12
RTC_CNTL_DTEST_RTC,VAR_13
RTC_CNTL_DTEST_RTC_S,VAR_14
RTC_CNTL_ENT_RTC,VAR_15
RTC_CNTL_TEST_MUX_REG,VAR_16
RTC_CNTL_ULP_CP_CTRL_REG,VAR_17
RTC_CNTL_ULP_CP_FORCE_START_TOP,VAR_18
RTC_CNTL_ULP_CP_START_TOP,VAR_19
SENS_FORCE_XPD_SAR,VAR_20
SENS_FORCE_XPD_SAR_S,VAR_21
SENS_SAR1_DIG_FORCE,VAR_22
SENS_SAR2_DIG_FORCE,VAR_23
SENS_SAR2_EN_TEST,VAR_24
SENS_SAR_MEAS1_MUX_REG,VAR_25
SENS_SAR_MEAS2_CTRL1_REG,VAR_26
SENS_SAR_MEAS_WAIT2_REG,VAR_27
SENS_SAR_POWER_XPD_SAR_REG,VAR_28
SENS_SAR_READ_CTRL2_REG,VAR_29
SENS_SAR_READ_CTRL_REG,VAR_30
SENS_SAR_START_FORCE_REG,VAR_31
SENS_ULP_CP_FORCE_START_TOP,VAR_32
SENS_ULP_CP_START_TOP,VAR_33
SET_PERI_REG_BITS,FUNC_5
SET_PERI_REG_MASK,FUNC_6
SYSCON_SARADC_CTRL_REG,VAR_34
SYSCON_SARADC_DATA_SAR_SEL,VAR_35
SYSCON_SARADC_DATA_TO_I2S,VAR_36
SYSCON_SARADC_FSM_REG,VAR_37
SYSCON_SARADC_RSTB_WAIT,VAR_38
SYSCON_SARADC_RSTB_WAIT_S,VAR_39
SYSCON_SARADC_SAR2_MUX,VAR_40
SYSCON_SARADC_SAR2_PATT_TAB1_REG,VAR_41
SYSCON_SARADC_SAR2_PATT_TAB2_REG,VAR_42
SYSCON_SARADC_SAR2_PATT_TAB3_REG,VAR_43
SYSCON_SARADC_SAR2_PATT_TAB4_REG,VAR_44
SYSCON_SARADC_SAR_CLK_DIV,VAR_45
SYSCON_SARADC_SAR_CLK_DIV_S,VAR_46
SYSCON_SARADC_SAR_SEL,VAR_47
SYSCON_SARADC_START_WAIT,VAR_48
SYSCON_SARADC_START_WAIT_S,VAR_49
SYSCON_SARADC_WORK_MODE,VAR_50
SYSCON_SARADC_WORK_MODE_S,VAR_51
WRITE_PERI_REG,FUNC_7
periph_module_enable,FUNC_8
bootloader_random_enable,FUNC_9
