{
"Synplify Pro (R) Job Log" : {
	"Date" : "17:03:02    17-Feb-2024",
	"Working Directory" : "/home/shouyu/4.2/designProblem/ulx3s-misc/examples/sdram/sdram_fpga/proj/ulx3s_sdram_hex_v/project",
	"CDPL Log file" : "-",
	"Install" : "/usr/local/diamond/3.13/synpbase"
},
"hdl_info_gen" :{
   "Start Time" : "17:02:57",
   "Runtime" : "00s",
   "Executable Run Time" : "00s",
   "hdl_info_gen" : {
      "executable" : "bin/c_vhdl",
      "Run Directory" : "/home/shouyu/4.2/designProblem/ulx3s-misc/examples/sdram/sdram_fpga/proj/ulx3s_sdram_hex_v/project",
      "Run State" : "Complete",
      "Return Code" : "0",
      "Has Errors" : "no",
      "Run Start Time" : "17:02:57",
      "Run Time" : "00s",
      "Exe Run Time" : "00s",
      "Memory Usage" : "-",
      "CDPL" : "off",
      "Up-to-date (run skipped)" : "no"
   }
},
"project" :{
   "Start Time" : "17:02:57",
   "Runtime" : "05s",
   "Executable Run Time" : "04s",
   "synthesis" : {
      "Start Time" : "17:02:57",
      "Runtime" : "05s",
      "Executable Run Time" : "04s",
      "compile" : {
         "Start Time" : "17:02:57",
         "Runtime" : "02s",
         "Executable Run Time" : "01s",
         "compile_flow" : {
            "Start Time" : "17:02:57",
            "Runtime" : "01s",
            "Executable Run Time" : "00s",
            "compiler" : {
               "executable" : "bin/c_hdl",
               "Run Directory" : "/home/shouyu/4.2/designProblem/ulx3s-misc/examples/sdram/sdram_fpga/proj/ulx3s_sdram_hex_v/project",
               "Run State" : "Complete",
               "Return Code" : "0",
               "Has Errors" : "no",
               "Run Start Time" : "17:02:57",
               "Run Time" : "01s",
               "Exe Run Time" : "00s",
               "Memory Usage" : "2.632000",
               "CDPL" : "off",
               "Up-to-date (run skipped)" : "no"
            },
            "multi_srs_gen" : {
               "executable" : "bin/syn_nfilter",
               "Run Directory" : "/home/shouyu/4.2/designProblem/ulx3s-misc/examples/sdram/sdram_fpga/proj/ulx3s_sdram_hex_v/project",
               "Run State" : "Complete",
               "Return Code" : "0",
               "Has Errors" : "no",
               "Run Start Time" : "17:02:58",
               "Run Time" : "00s",
               "Exe Run Time" : "00s",
               "Memory Usage" : "-",
               "CDPL" : "off",
               "Up-to-date (run skipped)" : "no"
            }
         },
         "premap" : {
            "executable" : "bin/m_gen_lattice",
            "Run Directory" : "/home/shouyu/4.2/designProblem/ulx3s-misc/examples/sdram/sdram_fpga/proj/ulx3s_sdram_hex_v/project",
            "Run State" : "Complete",
            "Return Code" : "1",
            "Has Errors" : "no",
            "Run Start Time" : "17:02:58",
            "Run Time" : "01s",
            "Exe Run Time" : "01s",
            "Memory Usage" : "2.636000",
            "CDPL" : "off",
            "Up-to-date (run skipped)" : "no"
         }
      },
      "map" : {
         "Start Time" : "17:02:59",
         "Runtime" : "03s",
         "Executable Run Time" : "03s",
         "fpga_mapper" : {
            "executable" : "bin/m_gen_lattice",
            "Run Directory" : "/home/shouyu/4.2/designProblem/ulx3s-misc/examples/sdram/sdram_fpga/proj/ulx3s_sdram_hex_v/project",
            "Run State" : "Complete",
            "Return Code" : "1",
            "Has Errors" : "no",
            "Run Start Time" : "17:02:59",
            "Run Time" : "03s",
            "Exe Run Time" : "03s",
            "Memory Usage" : "2.636000",
            "CDPL" : "off",
            "Up-to-date (run skipped)" : "no"
         }
      }
   }
}
}