==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2016.4
Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.

==============================================================

@I [SYN-201] Setting up clock 'default' with a period of 10ns.
@I [HLS-10] Setting target device to 'xc7z020clg484-1'
@I [SYN-201] Setting up clock 'default' with a period of 10ns.
@I [HLS-10] Analyzing design file '../hls_error/sha256.c' ... 
@I [HLS-10] Validating synthesis directives ...
@I [HLS-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 92.699 ; gain = 43.090
@I [HLS-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 92.723 ; gain = 43.113
@I [HLS-10] Starting code transformations ...
@I [HLS-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 94.516 ; gain = 44.906
@I [HLS-10] Checking synthesizability ...
@I [XFORM-602] Inlining function 'sha256_init' into 'sha256_top' (../hls_error/sha256.c:145) automatically.
@I [HLS-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 94.988 ; gain = 45.379
@I [XFORM-102] Partitioning array 'ctx.state' automatically.
@I [XFORM-102] Partitioning array 'ctx.bitlen' automatically.
@I [XFORM-602] Inlining function 'sha256_init' into 'sha256_top' (../hls_error/sha256.c:145) automatically.
@I [XFORM-602] Inlining function 'sha256_update' into 'sha256_top' (../hls_error/sha256.c:150) automatically.
@I [XFORM-11] Balancing expressions in function 'sha256_transform' (../hls_error/sha256.c:16)...10 expression(s) balanced.
@I [HLS-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 116.508 ; gain = 66.898
@I [HLS-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 128.793 ; gain = 79.184
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'sha256_top' ...
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Implementing module 'sha256_transform' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111]  Elapsed time: 6.657 seconds; current allocated memory: 96.634 MB.
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111]  Elapsed time: 0.134 seconds; current allocated memory: 96.602 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Implementing module 'sha256_final' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111]  Elapsed time: 0.32 seconds; current allocated memory: 98.085 MB.
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111]  Elapsed time: 0.125 seconds; current allocated memory: 98.053 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Implementing module 'sha256_top' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111]  Elapsed time: 0.235 seconds; current allocated memory: 98.029 MB.
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111]  Elapsed time: 0.281 seconds; current allocated memory: 97.978 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'sha256_transform' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'sha256_transform'.
@I [HLS-111]  Elapsed time: 0.344 seconds; current allocated memory: 98.214 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'sha256_final' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'sha256_final'.
@I [HLS-111]  Elapsed time: 0.937 seconds; current allocated memory: 99.347 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'sha256_top' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'sha256_top/data' to 'ap_memory'.
@I [RTGEN-500] Setting interface mode on port 'sha256_top/hash' to 'ap_memory'.
@I [RTGEN-500] Setting interface mode on function 'sha256_top' to 'ap_ctrl_hs'.
@W [RTGEN-101] Register 'ctx_datalen' is power-on initialization.
@W [RTGEN-101] Register 'ctx_bitlen_0' is power-on initialization.
@W [RTGEN-101] Register 'ctx_bitlen_1' is power-on initialization.
@W [RTGEN-101] Register 'ctx_state_0' is power-on initialization.
@W [RTGEN-101] Register 'ctx_state_1' is power-on initialization.
@W [RTGEN-101] Register 'ctx_state_2' is power-on initialization.
@W [RTGEN-101] Register 'ctx_state_3' is power-on initialization.
@W [RTGEN-101] Register 'ctx_state_4' is power-on initialization.
@W [RTGEN-101] Register 'ctx_state_5' is power-on initialization.
@W [RTGEN-101] Register 'ctx_state_6' is power-on initialization.
@W [RTGEN-101] Register 'ctx_state_7' is power-on initialization.
@I [SYN-210] Renamed object name 'sha256_top_ctx_in_data' to 'sha256_top_ctx_inbkb' due to the length limit 20
@W [RTGEN-101] Global array 'k' will not be exposed as RTL port.
@I [RTGEN-100] Finished creating RTL model for 'sha256_top'.
@I [HLS-111]  Elapsed time: 0.875 seconds; current allocated memory: 100.617 MB.
@I [RTMG-279] Implementing memory 'sha256_transform_k_rom' using auto ROMs.
@I [RTMG-278] Implementing memory 'sha256_transform_m_ram' using block RAMs.
@I [RTMG-278] Implementing memory 'sha256_top_ctx_inbkb_ram' using block RAMs with power-on initialization.
@I [HLS-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 144.133 ; gain = 94.523
@I [SYSC-301] Generating SystemC RTL for sha256_top.
@I [VHDL-304] Generating VHDL RTL for sha256_top.
@I [VLOG-307] Generating Verilog RTL for sha256_top.
@I [HLS-112] Total elapsed time: 11.066 seconds; peak allocated memory: 100.617 MB.
