// Seed: 2940306058
module module_0 #(
    parameter id_4 = 32'd21,
    parameter id_8 = 32'd89,
    parameter id_9 = 32'd60
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  inout wire _id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  logic [7:0] id_7;
  wire _id_8;
  logic _id_9 = id_7[id_9] & id_7 & id_6 & -1, id_10;
  logic [id_8 : id_4] id_11;
  `define pp_12 0
  wire id_13;
  wire [-1 : `pp_12] id_14;
  wire [-1 : 1 'b0] id_15;
endmodule
module module_1 #(
    parameter id_1 = 32'd99,
    parameter id_3 = 32'd49
) (
    _id_1,
    id_2,
    _id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  inout wire _id_3;
  input wire id_2;
  inout wire _id_1;
  logic id_6;
  assign id_3 = id_5;
  logic [1 'b0 -  id_1 : id_3] id_7;
  assign id_6[-1] = id_2 || !id_6 || (id_6);
  module_0 modCall_1 (
      id_4,
      id_2,
      id_7,
      id_3,
      id_7,
      id_5
  );
  assign id_7 = id_3;
  assign id_7 = id_5;
  wire  id_8;
  logic id_9;
endmodule
