#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Wed Aug  7 14:42:06 2024
# Process ID: 699396
# Current directory: /home/berkb/Project/model_1/hls4ml_prj
# Command line: vivado -mode batch -source vivado_synth.tcl
# Log file: /home/berkb/Project/model_1/hls4ml_prj/vivado.log
# Journal file: /home/berkb/Project/model_1/hls4ml_prj/vivado.jou
#-----------------------------------------------------------
source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "Encoder"
## variable backend
## set backend "vivado"
## variable part
## set part "xcvu13p-flga2577-2-e"
## variable clock_period
## set clock_period 10
## variable clock_uncertainty
## set clock_uncertainty 12.5%
## variable version
## set version "1.0.0"
# add_files ${project_name}_prj/solution1/syn/vhdl
# synth_design -top ${project_name} -part $part
Command: synth_design -top Encoder -part xcvu13p-flga2577-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcvu13p'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvu13p'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 699452
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2157.867 ; gain = 0.000 ; free physical = 198 ; free virtual = 4463
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Encoder' [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder.vhd:74]
INFO: [Synth 8-3491] module 'zeropad1d_cl_array_ap_int_16_1u_array_ap_int_16_1u_config18_s' declared at '/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/zeropad1d_cl_array_ap_int_16_1u_array_ap_int_16_1u_config18_s.vhd:12' bound to instance 'zeropad1d_cl_array_ap_int_16_1u_array_ap_int_16_1u_config18_U0' of component 'zeropad1d_cl_array_ap_int_16_1u_array_ap_int_16_1u_config18_s' [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder.vhd:1413]
INFO: [Synth 8-638] synthesizing module 'zeropad1d_cl_array_ap_int_16_1u_array_ap_int_16_1u_config18_s' [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/zeropad1d_cl_array_ap_int_16_1u_array_ap_int_16_1u_config18_s.vhd:33]
	Parameter DataWidth bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'regslice_both' declared at '/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/regslice_core.vhd:7' bound to instance 'regslice_both_data_V_data_V_U' of component 'regslice_both' [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/zeropad1d_cl_array_ap_int_16_1u_array_ap_int_16_1u_config18_s.vhd:91]
INFO: [Synth 8-638] synthesizing module 'regslice_both' [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/regslice_core.vhd:22]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter W bound to: 17 - type: integer 
INFO: [Synth 8-3491] module 'ibuf' declared at '/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/regslice_core.vhd:575' bound to instance 'ibuf_inst' of component 'ibuf' [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/regslice_core.vhd:65]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_ibuf' [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/regslice_core.vhd:587]
	Parameter W bound to: 17 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_ibuf' (1#1) [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/regslice_core.vhd:587]
	Parameter W bound to: 17 - type: integer 
INFO: [Synth 8-3491] module 'obuf' declared at '/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/regslice_core.vhd:620' bound to instance 'obuf_inst' of component 'obuf' [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/regslice_core.vhd:76]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_obuf' [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/regslice_core.vhd:632]
	Parameter W bound to: 17 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_obuf' (2#1) [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/regslice_core.vhd:632]
INFO: [Synth 8-256] done synthesizing module 'regslice_both' (3#1) [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/regslice_core.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'zeropad1d_cl_array_ap_int_16_1u_array_ap_int_16_1u_config18_s' (4#1) [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/zeropad1d_cl_array_ap_int_16_1u_array_ap_int_16_1u_config18_s.vhd:33]
INFO: [Synth 8-3491] module 'conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_28_16_1_0_0_8u_config2_s' declared at '/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_28_16_1_0_0_8u_config2_s.vhd:12' bound to instance 'conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_28_16_1_0_0_8u_config2_U0' of component 'conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_28_16_1_0_0_8u_config2_s' [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder.vhd:1432]
INFO: [Synth 8-638] synthesizing module 'conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_28_16_1_0_0_8u_config2_s' [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_28_16_1_0_0_8u_config2_s.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_28_16_1_0_0_8u_config2_s' (5#1) [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_28_16_1_0_0_8u_config2_s.vhd:54]
INFO: [Synth 8-3491] module 'zeropad1d_cl_array_array_ap_fixed_28_16_1_0_0_8u_config19_s' declared at '/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/zeropad1d_cl_array_array_ap_fixed_28_16_1_0_0_8u_config19_s.vhd:12' bound to instance 'zeropad1d_cl_array_array_ap_fixed_28_16_1_0_0_8u_config19_U0' of component 'zeropad1d_cl_array_array_ap_fixed_28_16_1_0_0_8u_config19_s' [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder.vhd:1472]
INFO: [Synth 8-638] synthesizing module 'zeropad1d_cl_array_array_ap_fixed_28_16_1_0_0_8u_config19_s' [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/zeropad1d_cl_array_array_ap_fixed_28_16_1_0_0_8u_config19_s.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'zeropad1d_cl_array_array_ap_fixed_28_16_1_0_0_8u_config19_s' (6#1) [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/zeropad1d_cl_array_array_ap_fixed_28_16_1_0_0_8u_config19_s.vhd:75]
INFO: [Synth 8-3491] module 'conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_8u_config5_s' declared at '/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_8u_config5_s.vhd:12' bound to instance 'conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_8u_config5_U0' of component 'conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_8u_config5_s' [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder.vhd:1533]
INFO: [Synth 8-638] synthesizing module 'conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_8u_config5_s' [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_8u_config5_s.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_8u_config5_s' (7#1) [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_8u_config5_s.vhd:75]
INFO: [Synth 8-3491] module 'zeropad1d_cl_array_array_ap_fixed_28_16_1_0_0_8u_config20_s' declared at '/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/zeropad1d_cl_array_array_ap_fixed_28_16_1_0_0_8u_config20_s.vhd:12' bound to instance 'zeropad1d_cl_array_array_ap_fixed_28_16_1_0_0_8u_config20_U0' of component 'zeropad1d_cl_array_array_ap_fixed_28_16_1_0_0_8u_config20_s' [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder.vhd:1594]
INFO: [Synth 8-638] synthesizing module 'zeropad1d_cl_array_array_ap_fixed_28_16_1_0_0_8u_config20_s' [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/zeropad1d_cl_array_array_ap_fixed_28_16_1_0_0_8u_config20_s.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'zeropad1d_cl_array_array_ap_fixed_28_16_1_0_0_8u_config20_s' (8#1) [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/zeropad1d_cl_array_array_ap_fixed_28_16_1_0_0_8u_config20_s.vhd:75]
INFO: [Synth 8-3491] module 'conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_4u_config8_s' declared at '/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_4u_config8_s.vhd:12' bound to instance 'conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_4u_config8_U0' of component 'conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_4u_config8_s' [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder.vhd:1655]
INFO: [Synth 8-638] synthesizing module 'conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_4u_config8_s' [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_4u_config8_s.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_4u_config8_s' (9#1) [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_4u_config8_s.vhd:63]
INFO: [Synth 8-3491] module 'zeropad1d_cl_array_array_ap_fixed_28_16_1_0_0_4u_config21_s' declared at '/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/zeropad1d_cl_array_array_ap_fixed_28_16_1_0_0_4u_config21_s.vhd:12' bound to instance 'zeropad1d_cl_array_array_ap_fixed_28_16_1_0_0_4u_config21_U0' of component 'zeropad1d_cl_array_array_ap_fixed_28_16_1_0_0_4u_config21_s' [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder.vhd:1704]
INFO: [Synth 8-638] synthesizing module 'zeropad1d_cl_array_array_ap_fixed_28_16_1_0_0_4u_config21_s' [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/zeropad1d_cl_array_array_ap_fixed_28_16_1_0_0_4u_config21_s.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'zeropad1d_cl_array_array_ap_fixed_28_16_1_0_0_4u_config21_s' (10#1) [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/zeropad1d_cl_array_array_ap_fixed_28_16_1_0_0_4u_config21_s.vhd:51]
INFO: [Synth 8-3491] module 'conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_4u_config11_s' declared at '/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_4u_config11_s.vhd:12' bound to instance 'conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_4u_config11_U0' of component 'conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_4u_config11_s' [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder.vhd:1741]
INFO: [Synth 8-638] synthesizing module 'conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_4u_config11_s' [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_4u_config11_s.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_4u_config11_s' (11#1) [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_4u_config11_s.vhd:51]
INFO: [Synth 8-3491] module 'dense_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_16u_config15_s' declared at '/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/dense_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_16u_config15_s.vhd:12' bound to instance 'dense_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_16u_config15_U0' of component 'dense_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_16u_config15_s' [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder.vhd:1778]
INFO: [Synth 8-638] synthesizing module 'dense_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_16u_config15_s' [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/dense_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_16u_config15_s.vhd:87]
INFO: [Synth 8-3491] module 'dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s' declared at '/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s.vhd:12' bound to instance 'grp_dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_fu_687' of component 'dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s' [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/dense_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_16u_config15_s.vhd:377]
INFO: [Synth 8-638] synthesizing module 'dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s' [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s.vhd:99]
INFO: [Synth 8-256] done synthesizing module 'dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s' (12#1) [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s.vhd:99]
INFO: [Synth 8-256] done synthesizing module 'dense_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_16u_config15_s' (13#1) [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/dense_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_16u_config15_s.vhd:87]
INFO: [Synth 8-3491] module 'linear_array_array_ap_fixed_16_16_1_0_0_16u_linear_config17_s' declared at '/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/linear_array_array_ap_fixed_16_16_1_0_0_16u_linear_config17_s.vhd:12' bound to instance 'linear_array_array_ap_fixed_16_16_1_0_0_16u_linear_config17_U0' of component 'linear_array_array_ap_fixed_16_16_1_0_0_16u_linear_config17_s' [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder.vhd:1851]
INFO: [Synth 8-638] synthesizing module 'linear_array_array_ap_fixed_16_16_1_0_0_16u_linear_config17_s' [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/linear_array_array_ap_fixed_16_16_1_0_0_16u_linear_config17_s.vhd:120]
	Parameter DataWidth bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'regslice_both' declared at '/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/regslice_core.vhd:7' bound to instance 'regslice_both_res_V_data_0_V_U' of component 'regslice_both' [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/linear_array_array_ap_fixed_16_16_1_0_0_16u_linear_config17_s.vhd:461]
	Parameter DataWidth bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'regslice_both' declared at '/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/regslice_core.vhd:7' bound to instance 'regslice_both_res_V_data_1_V_U' of component 'regslice_both' [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/linear_array_array_ap_fixed_16_16_1_0_0_16u_linear_config17_s.vhd:475]
	Parameter DataWidth bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'regslice_both' declared at '/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/regslice_core.vhd:7' bound to instance 'regslice_both_res_V_data_2_V_U' of component 'regslice_both' [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/linear_array_array_ap_fixed_16_16_1_0_0_16u_linear_config17_s.vhd:489]
	Parameter DataWidth bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'regslice_both' declared at '/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/regslice_core.vhd:7' bound to instance 'regslice_both_res_V_data_3_V_U' of component 'regslice_both' [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/linear_array_array_ap_fixed_16_16_1_0_0_16u_linear_config17_s.vhd:503]
	Parameter DataWidth bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'regslice_both' declared at '/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/regslice_core.vhd:7' bound to instance 'regslice_both_res_V_data_4_V_U' of component 'regslice_both' [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/linear_array_array_ap_fixed_16_16_1_0_0_16u_linear_config17_s.vhd:517]
	Parameter DataWidth bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'regslice_both' declared at '/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/regslice_core.vhd:7' bound to instance 'regslice_both_res_V_data_5_V_U' of component 'regslice_both' [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/linear_array_array_ap_fixed_16_16_1_0_0_16u_linear_config17_s.vhd:531]
	Parameter DataWidth bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'regslice_both' declared at '/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/regslice_core.vhd:7' bound to instance 'regslice_both_res_V_data_6_V_U' of component 'regslice_both' [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/linear_array_array_ap_fixed_16_16_1_0_0_16u_linear_config17_s.vhd:545]
	Parameter DataWidth bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'regslice_both' declared at '/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/regslice_core.vhd:7' bound to instance 'regslice_both_res_V_data_7_V_U' of component 'regslice_both' [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/linear_array_array_ap_fixed_16_16_1_0_0_16u_linear_config17_s.vhd:559]
	Parameter DataWidth bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'regslice_both' declared at '/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/regslice_core.vhd:7' bound to instance 'regslice_both_res_V_data_8_V_U' of component 'regslice_both' [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/linear_array_array_ap_fixed_16_16_1_0_0_16u_linear_config17_s.vhd:573]
	Parameter DataWidth bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'regslice_both' declared at '/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/regslice_core.vhd:7' bound to instance 'regslice_both_res_V_data_9_V_U' of component 'regslice_both' [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/linear_array_array_ap_fixed_16_16_1_0_0_16u_linear_config17_s.vhd:587]
	Parameter DataWidth bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'regslice_both' declared at '/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/regslice_core.vhd:7' bound to instance 'regslice_both_res_V_data_10_V_U' of component 'regslice_both' [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/linear_array_array_ap_fixed_16_16_1_0_0_16u_linear_config17_s.vhd:601]
	Parameter DataWidth bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'regslice_both' declared at '/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/regslice_core.vhd:7' bound to instance 'regslice_both_res_V_data_11_V_U' of component 'regslice_both' [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/linear_array_array_ap_fixed_16_16_1_0_0_16u_linear_config17_s.vhd:615]
	Parameter DataWidth bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'regslice_both' declared at '/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/regslice_core.vhd:7' bound to instance 'regslice_both_res_V_data_12_V_U' of component 'regslice_both' [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/linear_array_array_ap_fixed_16_16_1_0_0_16u_linear_config17_s.vhd:629]
	Parameter DataWidth bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'regslice_both' declared at '/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/regslice_core.vhd:7' bound to instance 'regslice_both_res_V_data_13_V_U' of component 'regslice_both' [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/linear_array_array_ap_fixed_16_16_1_0_0_16u_linear_config17_s.vhd:643]
	Parameter DataWidth bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'regslice_both' declared at '/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/regslice_core.vhd:7' bound to instance 'regslice_both_res_V_data_14_V_U' of component 'regslice_both' [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/linear_array_array_ap_fixed_16_16_1_0_0_16u_linear_config17_s.vhd:657]
	Parameter DataWidth bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'regslice_both' declared at '/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/regslice_core.vhd:7' bound to instance 'regslice_both_res_V_data_15_V_U' of component 'regslice_both' [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/linear_array_array_ap_fixed_16_16_1_0_0_16u_linear_config17_s.vhd:671]
INFO: [Synth 8-256] done synthesizing module 'linear_array_array_ap_fixed_16_16_1_0_0_16u_linear_config17_s' (14#1) [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/linear_array_array_ap_fixed_16_16_1_0_0_16u_linear_config17_s.vhd:120]
INFO: [Synth 8-3491] module 'fifo_w16_d66_A' declared at '/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/fifo_w16_d66_A.vhd:10' bound to instance 'layer18_out_V_data_0_V_U' of component 'fifo_w16_d66_A' [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder.vhd:1957]
INFO: [Synth 8-638] synthesizing module 'fifo_w16_d66_A' [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/fifo_w16_d66_A.vhd:31]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 7 - type: integer 
	Parameter DEPTH bound to: 66 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w16_d66_A' (15#1) [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/fifo_w16_d66_A.vhd:31]
INFO: [Synth 8-3491] module 'fifo_w28_d64_A' declared at '/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/fifo_w28_d64_A.vhd:10' bound to instance 'layer2_out_V_data_0_V_U' of component 'fifo_w28_d64_A' [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder.vhd:1970]
INFO: [Synth 8-638] synthesizing module 'fifo_w28_d64_A' [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/fifo_w28_d64_A.vhd:31]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 28 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DEPTH bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w28_d64_A' (16#1) [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/fifo_w28_d64_A.vhd:31]
INFO: [Synth 8-3491] module 'fifo_w28_d64_A' declared at '/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/fifo_w28_d64_A.vhd:10' bound to instance 'layer2_out_V_data_1_V_U' of component 'fifo_w28_d64_A' [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder.vhd:1983]
INFO: [Synth 8-3491] module 'fifo_w28_d64_A' declared at '/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/fifo_w28_d64_A.vhd:10' bound to instance 'layer2_out_V_data_2_V_U' of component 'fifo_w28_d64_A' [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder.vhd:1996]
INFO: [Synth 8-3491] module 'fifo_w28_d64_A' declared at '/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/fifo_w28_d64_A.vhd:10' bound to instance 'layer2_out_V_data_3_V_U' of component 'fifo_w28_d64_A' [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder.vhd:2009]
INFO: [Synth 8-3491] module 'fifo_w28_d64_A' declared at '/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/fifo_w28_d64_A.vhd:10' bound to instance 'layer2_out_V_data_4_V_U' of component 'fifo_w28_d64_A' [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder.vhd:2022]
INFO: [Synth 8-3491] module 'fifo_w28_d64_A' declared at '/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/fifo_w28_d64_A.vhd:10' bound to instance 'layer2_out_V_data_5_V_U' of component 'fifo_w28_d64_A' [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder.vhd:2035]
INFO: [Synth 8-3491] module 'fifo_w28_d64_A' declared at '/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/fifo_w28_d64_A.vhd:10' bound to instance 'layer2_out_V_data_6_V_U' of component 'fifo_w28_d64_A' [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder.vhd:2048]
INFO: [Synth 8-3491] module 'fifo_w28_d64_A' declared at '/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/fifo_w28_d64_A.vhd:10' bound to instance 'layer2_out_V_data_7_V_U' of component 'fifo_w28_d64_A' [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder.vhd:2061]
INFO: [Synth 8-3491] module 'fifo_w28_d68_A' declared at '/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/fifo_w28_d68_A.vhd:10' bound to instance 'layer19_out_V_data_0_V_U' of component 'fifo_w28_d68_A' [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder.vhd:2074]
INFO: [Synth 8-638] synthesizing module 'fifo_w28_d68_A' [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/fifo_w28_d68_A.vhd:31]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 28 - type: integer 
	Parameter ADDR_WIDTH bound to: 7 - type: integer 
	Parameter DEPTH bound to: 68 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w28_d68_A' (17#1) [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/fifo_w28_d68_A.vhd:31]
INFO: [Synth 8-3491] module 'fifo_w28_d68_A' declared at '/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/fifo_w28_d68_A.vhd:10' bound to instance 'layer19_out_V_data_1_V_U' of component 'fifo_w28_d68_A' [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder.vhd:2087]
INFO: [Synth 8-3491] module 'fifo_w28_d68_A' declared at '/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/fifo_w28_d68_A.vhd:10' bound to instance 'layer19_out_V_data_2_V_U' of component 'fifo_w28_d68_A' [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder.vhd:2100]
INFO: [Synth 8-3491] module 'fifo_w28_d68_A' declared at '/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/fifo_w28_d68_A.vhd:10' bound to instance 'layer19_out_V_data_3_V_U' of component 'fifo_w28_d68_A' [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder.vhd:2113]
INFO: [Synth 8-3491] module 'fifo_w28_d68_A' declared at '/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/fifo_w28_d68_A.vhd:10' bound to instance 'layer19_out_V_data_4_V_U' of component 'fifo_w28_d68_A' [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder.vhd:2126]
INFO: [Synth 8-3491] module 'fifo_w28_d68_A' declared at '/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/fifo_w28_d68_A.vhd:10' bound to instance 'layer19_out_V_data_5_V_U' of component 'fifo_w28_d68_A' [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder.vhd:2139]
INFO: [Synth 8-3491] module 'fifo_w28_d68_A' declared at '/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/fifo_w28_d68_A.vhd:10' bound to instance 'layer19_out_V_data_6_V_U' of component 'fifo_w28_d68_A' [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder.vhd:2152]
INFO: [Synth 8-3491] module 'fifo_w28_d68_A' declared at '/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/fifo_w28_d68_A.vhd:10' bound to instance 'layer19_out_V_data_7_V_U' of component 'fifo_w28_d68_A' [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder.vhd:2165]
INFO: [Synth 8-3491] module 'fifo_w28_d64_A' declared at '/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/fifo_w28_d64_A.vhd:10' bound to instance 'layer5_out_V_data_0_V_U' of component 'fifo_w28_d64_A' [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder.vhd:2178]
INFO: [Synth 8-3491] module 'fifo_w28_d64_A' declared at '/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/fifo_w28_d64_A.vhd:10' bound to instance 'layer5_out_V_data_1_V_U' of component 'fifo_w28_d64_A' [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder.vhd:2191]
INFO: [Synth 8-3491] module 'fifo_w28_d64_A' declared at '/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/fifo_w28_d64_A.vhd:10' bound to instance 'layer5_out_V_data_2_V_U' of component 'fifo_w28_d64_A' [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder.vhd:2204]
INFO: [Synth 8-3491] module 'fifo_w28_d64_A' declared at '/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/fifo_w28_d64_A.vhd:10' bound to instance 'layer5_out_V_data_3_V_U' of component 'fifo_w28_d64_A' [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder.vhd:2217]
INFO: [Synth 8-3491] module 'fifo_w28_d64_A' declared at '/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/fifo_w28_d64_A.vhd:10' bound to instance 'layer5_out_V_data_4_V_U' of component 'fifo_w28_d64_A' [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder.vhd:2230]
INFO: [Synth 8-3491] module 'fifo_w28_d64_A' declared at '/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/fifo_w28_d64_A.vhd:10' bound to instance 'layer5_out_V_data_5_V_U' of component 'fifo_w28_d64_A' [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder.vhd:2243]
INFO: [Synth 8-3491] module 'fifo_w28_d64_A' declared at '/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/fifo_w28_d64_A.vhd:10' bound to instance 'layer5_out_V_data_6_V_U' of component 'fifo_w28_d64_A' [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder.vhd:2256]
INFO: [Synth 8-3491] module 'fifo_w28_d64_A' declared at '/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/fifo_w28_d64_A.vhd:10' bound to instance 'layer5_out_V_data_7_V_U' of component 'fifo_w28_d64_A' [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder.vhd:2269]
INFO: [Synth 8-3491] module 'fifo_w28_d67_A' declared at '/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/fifo_w28_d67_A.vhd:10' bound to instance 'layer20_out_V_data_0_V_U' of component 'fifo_w28_d67_A' [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder.vhd:2282]
INFO: [Synth 8-638] synthesizing module 'fifo_w28_d67_A' [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/fifo_w28_d67_A.vhd:31]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 28 - type: integer 
	Parameter ADDR_WIDTH bound to: 7 - type: integer 
	Parameter DEPTH bound to: 67 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w28_d67_A' (18#1) [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/fifo_w28_d67_A.vhd:31]
INFO: [Synth 8-3491] module 'fifo_w28_d67_A' declared at '/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/fifo_w28_d67_A.vhd:10' bound to instance 'layer20_out_V_data_1_V_U' of component 'fifo_w28_d67_A' [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder.vhd:2295]
INFO: [Synth 8-3491] module 'fifo_w28_d67_A' declared at '/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/fifo_w28_d67_A.vhd:10' bound to instance 'layer20_out_V_data_2_V_U' of component 'fifo_w28_d67_A' [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder.vhd:2308]
INFO: [Synth 8-3491] module 'fifo_w28_d67_A' declared at '/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/fifo_w28_d67_A.vhd:10' bound to instance 'layer20_out_V_data_3_V_U' of component 'fifo_w28_d67_A' [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder.vhd:2321]
INFO: [Synth 8-3491] module 'fifo_w28_d67_A' declared at '/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/fifo_w28_d67_A.vhd:10' bound to instance 'layer20_out_V_data_4_V_U' of component 'fifo_w28_d67_A' [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder.vhd:2334]
INFO: [Synth 8-3491] module 'fifo_w28_d67_A' declared at '/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/fifo_w28_d67_A.vhd:10' bound to instance 'layer20_out_V_data_5_V_U' of component 'fifo_w28_d67_A' [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder.vhd:2347]
INFO: [Synth 8-3491] module 'fifo_w28_d67_A' declared at '/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/fifo_w28_d67_A.vhd:10' bound to instance 'layer20_out_V_data_6_V_U' of component 'fifo_w28_d67_A' [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder.vhd:2360]
INFO: [Synth 8-3491] module 'fifo_w28_d67_A' declared at '/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/fifo_w28_d67_A.vhd:10' bound to instance 'layer20_out_V_data_7_V_U' of component 'fifo_w28_d67_A' [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder.vhd:2373]
INFO: [Synth 8-3491] module 'fifo_w28_d32_A' declared at '/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/fifo_w28_d32_A.vhd:47' bound to instance 'layer8_out_V_data_0_V_U' of component 'fifo_w28_d32_A' [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder.vhd:2386]
INFO: [Synth 8-638] synthesizing module 'fifo_w28_d32_A' [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/fifo_w28_d32_A.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 28 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DEPTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 28 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'fifo_w28_d32_A_shiftReg' declared at '/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/fifo_w28_d32_A.vhd:10' bound to instance 'U_fifo_w28_d32_A_shiftReg' of component 'fifo_w28_d32_A_shiftReg' [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/fifo_w28_d32_A.vhd:124]
INFO: [Synth 8-638] synthesizing module 'fifo_w28_d32_A_shiftReg' [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/fifo_w28_d32_A.vhd:23]
	Parameter DATA_WIDTH bound to: 28 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w28_d32_A_shiftReg' (19#1) [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/fifo_w28_d32_A.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'fifo_w28_d32_A' (20#1) [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/fifo_w28_d32_A.vhd:66]
INFO: [Synth 8-3491] module 'fifo_w28_d32_A' declared at '/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/fifo_w28_d32_A.vhd:47' bound to instance 'layer8_out_V_data_1_V_U' of component 'fifo_w28_d32_A' [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder.vhd:2399]
INFO: [Synth 8-3491] module 'fifo_w28_d32_A' declared at '/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/fifo_w28_d32_A.vhd:47' bound to instance 'layer8_out_V_data_2_V_U' of component 'fifo_w28_d32_A' [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder.vhd:2412]
INFO: [Synth 8-3491] module 'fifo_w28_d32_A' declared at '/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/fifo_w28_d32_A.vhd:47' bound to instance 'layer8_out_V_data_3_V_U' of component 'fifo_w28_d32_A' [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder.vhd:2425]
INFO: [Synth 8-3491] module 'fifo_w28_d35_A' declared at '/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/fifo_w28_d35_A.vhd:47' bound to instance 'layer21_out_V_data_0_V_U' of component 'fifo_w28_d35_A' [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder.vhd:2438]
INFO: [Synth 8-638] synthesizing module 'fifo_w28_d35_A' [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/fifo_w28_d35_A.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 28 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DEPTH bound to: 35 - type: integer 
	Parameter DATA_WIDTH bound to: 28 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DEPTH bound to: 35 - type: integer 
INFO: [Synth 8-3491] module 'fifo_w28_d35_A_shiftReg' declared at '/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/fifo_w28_d35_A.vhd:10' bound to instance 'U_fifo_w28_d35_A_shiftReg' of component 'fifo_w28_d35_A_shiftReg' [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/fifo_w28_d35_A.vhd:124]
INFO: [Synth 8-638] synthesizing module 'fifo_w28_d35_A_shiftReg' [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/fifo_w28_d35_A.vhd:23]
	Parameter DATA_WIDTH bound to: 28 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DEPTH bound to: 35 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w28_d35_A_shiftReg' (21#1) [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/fifo_w28_d35_A.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'fifo_w28_d35_A' (22#1) [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/fifo_w28_d35_A.vhd:66]
INFO: [Synth 8-3491] module 'fifo_w28_d35_A' declared at '/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/fifo_w28_d35_A.vhd:47' bound to instance 'layer21_out_V_data_1_V_U' of component 'fifo_w28_d35_A' [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder.vhd:2451]
INFO: [Synth 8-3491] module 'fifo_w28_d35_A' declared at '/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/fifo_w28_d35_A.vhd:47' bound to instance 'layer21_out_V_data_2_V_U' of component 'fifo_w28_d35_A' [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder.vhd:2464]
INFO: [Synth 8-3491] module 'fifo_w28_d35_A' declared at '/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/fifo_w28_d35_A.vhd:47' bound to instance 'layer21_out_V_data_3_V_U' of component 'fifo_w28_d35_A' [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder.vhd:2477]
INFO: [Synth 8-3491] module 'fifo_w28_d16_A' declared at '/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/fifo_w28_d16_A.vhd:47' bound to instance 'layer11_out_V_data_0_V_U' of component 'fifo_w28_d16_A' [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder.vhd:2490]
INFO: [Synth 8-638] synthesizing module 'fifo_w28_d16_A' [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/fifo_w28_d16_A.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 28 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter DATA_WIDTH bound to: 28 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'fifo_w28_d16_A_shiftReg' declared at '/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/fifo_w28_d16_A.vhd:10' bound to instance 'U_fifo_w28_d16_A_shiftReg' of component 'fifo_w28_d16_A_shiftReg' [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/fifo_w28_d16_A.vhd:124]
INFO: [Synth 8-638] synthesizing module 'fifo_w28_d16_A_shiftReg' [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/fifo_w28_d16_A.vhd:23]
	Parameter DATA_WIDTH bound to: 28 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w28_d16_A_shiftReg' (23#1) [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/fifo_w28_d16_A.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'fifo_w28_d16_A' (24#1) [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/fifo_w28_d16_A.vhd:66]
INFO: [Synth 8-3491] module 'fifo_w28_d16_A' declared at '/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/fifo_w28_d16_A.vhd:47' bound to instance 'layer11_out_V_data_1_V_U' of component 'fifo_w28_d16_A' [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder.vhd:2503]
INFO: [Synth 8-3491] module 'fifo_w28_d16_A' declared at '/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/fifo_w28_d16_A.vhd:47' bound to instance 'layer11_out_V_data_2_V_U' of component 'fifo_w28_d16_A' [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder.vhd:2516]
INFO: [Synth 8-3491] module 'fifo_w28_d16_A' declared at '/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/fifo_w28_d16_A.vhd:47' bound to instance 'layer11_out_V_data_3_V_U' of component 'fifo_w28_d16_A' [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder.vhd:2529]
INFO: [Synth 8-3491] module 'fifo_w28_d1_A' declared at '/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/fifo_w28_d1_A.vhd:47' bound to instance 'layer15_out_V_data_0_V_U' of component 'fifo_w28_d1_A' [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder.vhd:2542]
INFO: [Synth 8-638] synthesizing module 'fifo_w28_d1_A' [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/fifo_w28_d1_A.vhd:66]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 28 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 28 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'fifo_w28_d1_A_shiftReg' declared at '/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/fifo_w28_d1_A.vhd:10' bound to instance 'U_fifo_w28_d1_A_shiftReg' of component 'fifo_w28_d1_A_shiftReg' [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/fifo_w28_d1_A.vhd:124]
INFO: [Synth 8-638] synthesizing module 'fifo_w28_d1_A_shiftReg' [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/fifo_w28_d1_A.vhd:23]
	Parameter DATA_WIDTH bound to: 28 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w28_d1_A_shiftReg' (25#1) [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/fifo_w28_d1_A.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'fifo_w28_d1_A' (26#1) [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/fifo_w28_d1_A.vhd:66]
INFO: [Synth 8-3491] module 'fifo_w28_d1_A' declared at '/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/fifo_w28_d1_A.vhd:47' bound to instance 'layer15_out_V_data_1_V_U' of component 'fifo_w28_d1_A' [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder.vhd:2555]
INFO: [Synth 8-3491] module 'fifo_w28_d1_A' declared at '/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/fifo_w28_d1_A.vhd:47' bound to instance 'layer15_out_V_data_2_V_U' of component 'fifo_w28_d1_A' [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder.vhd:2568]
INFO: [Synth 8-3491] module 'fifo_w28_d1_A' declared at '/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/fifo_w28_d1_A.vhd:47' bound to instance 'layer15_out_V_data_3_V_U' of component 'fifo_w28_d1_A' [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder.vhd:2581]
INFO: [Synth 8-3491] module 'fifo_w28_d1_A' declared at '/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/fifo_w28_d1_A.vhd:47' bound to instance 'layer15_out_V_data_4_V_U' of component 'fifo_w28_d1_A' [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder.vhd:2594]
INFO: [Synth 8-3491] module 'fifo_w28_d1_A' declared at '/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/fifo_w28_d1_A.vhd:47' bound to instance 'layer15_out_V_data_5_V_U' of component 'fifo_w28_d1_A' [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder.vhd:2607]
INFO: [Synth 8-3491] module 'fifo_w28_d1_A' declared at '/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/fifo_w28_d1_A.vhd:47' bound to instance 'layer15_out_V_data_6_V_U' of component 'fifo_w28_d1_A' [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder.vhd:2620]
INFO: [Synth 8-3491] module 'fifo_w28_d1_A' declared at '/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/fifo_w28_d1_A.vhd:47' bound to instance 'layer15_out_V_data_7_V_U' of component 'fifo_w28_d1_A' [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder.vhd:2633]
INFO: [Synth 8-3491] module 'fifo_w28_d1_A' declared at '/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/fifo_w28_d1_A.vhd:47' bound to instance 'layer15_out_V_data_8_V_U' of component 'fifo_w28_d1_A' [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder.vhd:2646]
INFO: [Synth 8-3491] module 'fifo_w28_d1_A' declared at '/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/fifo_w28_d1_A.vhd:47' bound to instance 'layer15_out_V_data_9_V_U' of component 'fifo_w28_d1_A' [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder.vhd:2659]
INFO: [Synth 8-3491] module 'fifo_w28_d1_A' declared at '/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/fifo_w28_d1_A.vhd:47' bound to instance 'layer15_out_V_data_10_V_U' of component 'fifo_w28_d1_A' [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder.vhd:2672]
INFO: [Synth 8-3491] module 'fifo_w28_d1_A' declared at '/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/fifo_w28_d1_A.vhd:47' bound to instance 'layer15_out_V_data_11_V_U' of component 'fifo_w28_d1_A' [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder.vhd:2685]
INFO: [Synth 8-3491] module 'fifo_w28_d1_A' declared at '/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/fifo_w28_d1_A.vhd:47' bound to instance 'layer15_out_V_data_12_V_U' of component 'fifo_w28_d1_A' [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder.vhd:2698]
INFO: [Synth 8-3491] module 'fifo_w28_d1_A' declared at '/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/fifo_w28_d1_A.vhd:47' bound to instance 'layer15_out_V_data_13_V_U' of component 'fifo_w28_d1_A' [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder.vhd:2711]
INFO: [Synth 8-3491] module 'fifo_w28_d1_A' declared at '/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/fifo_w28_d1_A.vhd:47' bound to instance 'layer15_out_V_data_14_V_U' of component 'fifo_w28_d1_A' [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder.vhd:2724]
INFO: [Synth 8-3491] module 'fifo_w28_d1_A' declared at '/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/fifo_w28_d1_A.vhd:47' bound to instance 'layer15_out_V_data_15_V_U' of component 'fifo_w28_d1_A' [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder.vhd:2737]
INFO: [Synth 8-3491] module 'start_for_conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_28_16_1_0_0_8u_config2bkb' declared at '/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/start_for_conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_28_16_1_0_0_8u_config2bkb.vhd:47' bound to instance 'start_for_conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_28_16_1_0_0_8u_config2bkb_U' of component 'start_for_conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_28_16_1_0_0_8u_config2bkb' [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder.vhd:2750]
INFO: [Synth 8-638] synthesizing module 'start_for_conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_28_16_1_0_0_8u_config2bkb' [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/start_for_conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_28_16_1_0_0_8u_config2bkb.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'start_for_conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_28_16_1_0_0_8u_config2bkb_shiftReg' declared at '/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/start_for_conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_28_16_1_0_0_8u_config2bkb.vhd:10' bound to instance 'U_start_for_conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_28_16_1_0_0_8u_config2bkb_shiftReg' of component 'start_for_conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_28_16_1_0_0_8u_config2bkb_shiftReg' [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/start_for_conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_28_16_1_0_0_8u_config2bkb.vhd:124]
INFO: [Synth 8-638] synthesizing module 'start_for_conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_28_16_1_0_0_8u_config2bkb_shiftReg' [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/start_for_conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_28_16_1_0_0_8u_config2bkb.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_28_16_1_0_0_8u_config2bkb_shiftReg' (27#1) [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/start_for_conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_28_16_1_0_0_8u_config2bkb.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'start_for_conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_28_16_1_0_0_8u_config2bkb' (28#1) [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/start_for_conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_28_16_1_0_0_8u_config2bkb.vhd:66]
INFO: [Synth 8-3491] module 'start_for_zeropad1d_cl_array_array_ap_fixed_28_16_1_0_0_8u_config19_U0' declared at '/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/start_for_zeropad1d_cl_array_array_ap_fixed_28_16_1_0_0_8u_config19_U0.vhd:47' bound to instance 'start_for_zeropad1d_cl_array_array_ap_fixed_28_16_1_0_0_8u_config19_U0_U' of component 'start_for_zeropad1d_cl_array_array_ap_fixed_28_16_1_0_0_8u_config19_U0' [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder.vhd:2763]
INFO: [Synth 8-638] synthesizing module 'start_for_zeropad1d_cl_array_array_ap_fixed_28_16_1_0_0_8u_config19_U0' [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/start_for_zeropad1d_cl_array_array_ap_fixed_28_16_1_0_0_8u_config19_U0.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'start_for_zeropad1d_cl_array_array_ap_fixed_28_16_1_0_0_8u_config19_U0_shiftReg' declared at '/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/start_for_zeropad1d_cl_array_array_ap_fixed_28_16_1_0_0_8u_config19_U0.vhd:10' bound to instance 'U_start_for_zeropad1d_cl_array_array_ap_fixed_28_16_1_0_0_8u_config19_U0_shiftReg' of component 'start_for_zeropad1d_cl_array_array_ap_fixed_28_16_1_0_0_8u_config19_U0_shiftReg' [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/start_for_zeropad1d_cl_array_array_ap_fixed_28_16_1_0_0_8u_config19_U0.vhd:124]
INFO: [Synth 8-638] synthesizing module 'start_for_zeropad1d_cl_array_array_ap_fixed_28_16_1_0_0_8u_config19_U0_shiftReg' [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/start_for_zeropad1d_cl_array_array_ap_fixed_28_16_1_0_0_8u_config19_U0.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_zeropad1d_cl_array_array_ap_fixed_28_16_1_0_0_8u_config19_U0_shiftReg' (29#1) [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/start_for_zeropad1d_cl_array_array_ap_fixed_28_16_1_0_0_8u_config19_U0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'start_for_zeropad1d_cl_array_array_ap_fixed_28_16_1_0_0_8u_config19_U0' (30#1) [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/start_for_zeropad1d_cl_array_array_ap_fixed_28_16_1_0_0_8u_config19_U0.vhd:66]
INFO: [Synth 8-3491] module 'start_for_conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_8u_config5_U0' declared at '/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/start_for_conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_8u_config5_U0.vhd:47' bound to instance 'start_for_conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_8u_config5_U0_U' of component 'start_for_conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_8u_config5_U0' [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder.vhd:2776]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'start_for_conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_8u_config5_U0' [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/start_for_conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_8u_config5_U0.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_8u_config5_U0_shiftReg' [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/start_for_conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_8u_config5_U0.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_8u_config5_U0_shiftReg' (31#1) [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/start_for_conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_8u_config5_U0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'start_for_conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_8u_config5_U0' (32#1) [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/start_for_conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_8u_config5_U0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'start_for_zeropad1d_cl_array_array_ap_fixed_28_16_1_0_0_8u_config20_U0' [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/start_for_zeropad1d_cl_array_array_ap_fixed_28_16_1_0_0_8u_config20_U0.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_zeropad1d_cl_array_array_ap_fixed_28_16_1_0_0_8u_config20_U0_shiftReg' [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/start_for_zeropad1d_cl_array_array_ap_fixed_28_16_1_0_0_8u_config20_U0.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_zeropad1d_cl_array_array_ap_fixed_28_16_1_0_0_8u_config20_U0_shiftReg' (33#1) [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/start_for_zeropad1d_cl_array_array_ap_fixed_28_16_1_0_0_8u_config20_U0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'start_for_zeropad1d_cl_array_array_ap_fixed_28_16_1_0_0_8u_config20_U0' (34#1) [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/start_for_zeropad1d_cl_array_array_ap_fixed_28_16_1_0_0_8u_config20_U0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'start_for_conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_4u_config8_U0' [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/start_for_conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_4u_config8_U0.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_4u_config8_U0_shiftReg' [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/start_for_conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_4u_config8_U0.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_4u_config8_U0_shiftReg' (35#1) [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/start_for_conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_4u_config8_U0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'start_for_conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_4u_config8_U0' (36#1) [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/start_for_conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_4u_config8_U0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'start_for_zeropad1d_cl_array_array_ap_fixed_28_16_1_0_0_4u_config21_U0' [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/start_for_zeropad1d_cl_array_array_ap_fixed_28_16_1_0_0_4u_config21_U0.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_zeropad1d_cl_array_array_ap_fixed_28_16_1_0_0_4u_config21_U0_shiftReg' [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/start_for_zeropad1d_cl_array_array_ap_fixed_28_16_1_0_0_4u_config21_U0.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_zeropad1d_cl_array_array_ap_fixed_28_16_1_0_0_4u_config21_U0_shiftReg' (37#1) [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/start_for_zeropad1d_cl_array_array_ap_fixed_28_16_1_0_0_4u_config21_U0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'start_for_zeropad1d_cl_array_array_ap_fixed_28_16_1_0_0_4u_config21_U0' (38#1) [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/start_for_zeropad1d_cl_array_array_ap_fixed_28_16_1_0_0_4u_config21_U0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'start_for_conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_4u_config11cud' [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/start_for_conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_4u_config11cud.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_4u_config11cud_shiftReg' [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/start_for_conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_4u_config11cud.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_4u_config11cud_shiftReg' (39#1) [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/start_for_conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_4u_config11cud.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'start_for_conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_4u_config11cud' (40#1) [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/start_for_conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_4u_config11cud.vhd:66]
INFO: [Synth 8-638] synthesizing module 'start_for_dense_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_16u_config15_U0' [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/start_for_dense_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_16u_config15_U0.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_dense_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_16u_config15_U0_shiftReg' [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/start_for_dense_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_16u_config15_U0.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_dense_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_16u_config15_U0_shiftReg' (41#1) [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/start_for_dense_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_16u_config15_U0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'start_for_dense_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_16u_config15_U0' (42#1) [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/start_for_dense_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_16u_config15_U0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'start_for_linear_array_array_ap_fixed_16_16_1_0_0_16u_linear_config17_U0' [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/start_for_linear_array_array_ap_fixed_16_16_1_0_0_16u_linear_config17_U0.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_linear_array_array_ap_fixed_16_16_1_0_0_16u_linear_config17_U0_shiftReg' [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/start_for_linear_array_array_ap_fixed_16_16_1_0_0_16u_linear_config17_U0.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_linear_array_array_ap_fixed_16_16_1_0_0_16u_linear_config17_U0_shiftReg' (43#1) [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/start_for_linear_array_array_ap_fixed_16_16_1_0_0_16u_linear_config17_U0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'start_for_linear_array_array_ap_fixed_16_16_1_0_0_16u_linear_config17_U0' (44#1) [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/start_for_linear_array_array_ap_fixed_16_16_1_0_0_16u_linear_config17_U0.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'Encoder' (45#1) [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/Encoder.vhd:74]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:01:00 ; elapsed = 00:01:06 . Memory (MB): peak = 3084.219 ; gain = 926.352 ; free physical = 461 ; free virtual = 4365
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:06 ; elapsed = 00:01:12 . Memory (MB): peak = 3084.219 ; gain = 926.352 ; free physical = 663 ; free virtual = 4568
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcvu13p-flga2577-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:06 ; elapsed = 00:01:12 . Memory (MB): peak = 3104.145 ; gain = 946.277 ; free physical = 661 ; free virtual = 4566
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcvu13p-flga2577-2-e
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"fifo_w16_d66_A:/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "fifo_w16_d66_A:/mem_reg"
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:55 ; elapsed = 00:02:56 . Memory (MB): peak = 4023.816 ; gain = 1865.949 ; free physical = 350 ; free virtual = 1255
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   39 Bit       Adders := 2     
	   3 Input   38 Bit       Adders := 19    
	   2 Input   38 Bit       Adders := 4     
	   3 Input   37 Bit       Adders := 21    
	   2 Input   37 Bit       Adders := 13    
	   3 Input   36 Bit       Adders := 28    
	   2 Input   36 Bit       Adders := 7     
	   3 Input   35 Bit       Adders := 20    
	   2 Input   35 Bit       Adders := 4     
	   3 Input   34 Bit       Adders := 25    
	   2 Input   34 Bit       Adders := 3     
	   3 Input   33 Bit       Adders := 13    
	   2 Input   33 Bit       Adders := 4     
	   3 Input   32 Bit       Adders := 12    
	   2 Input   32 Bit       Adders := 5     
	   2 Input   31 Bit       Adders := 2     
	   3 Input   31 Bit       Adders := 4     
	   2 Input   29 Bit       Adders := 1607  
	   2 Input   28 Bit       Adders := 2448  
	   2 Input   27 Bit       Adders := 332   
	   2 Input   26 Bit       Adders := 188   
	   2 Input   25 Bit       Adders := 106   
	   3 Input   25 Bit       Adders := 2     
	   2 Input   24 Bit       Adders := 52    
	   3 Input   24 Bit       Adders := 2     
	   2 Input   23 Bit       Adders := 25    
	   2 Input   22 Bit       Adders := 16    
	   2 Input   21 Bit       Adders := 12    
	   2 Input   20 Bit       Adders := 2     
	   2 Input   19 Bit       Adders := 1     
	   2 Input   18 Bit       Adders := 2     
	   2 Input   16 Bit       Adders := 16    
	   3 Input   11 Bit       Adders := 59    
	   2 Input   11 Bit       Adders := 37    
	   2 Input    7 Bit       Adders := 61    
	   2 Input    6 Bit       Adders := 54    
	   2 Input    5 Bit       Adders := 5     
	   2 Input    2 Bit       Adders := 29    
+---XORs : 
	   2 Input      1 Bit         XORs := 11693 
+---Registers : 
	               32 Bit    Registers := 10    
	               28 Bit    Registers := 1970  
	               25 Bit    Registers := 60    
	               24 Bit    Registers := 31    
	               23 Bit    Registers := 10    
	               22 Bit    Registers := 16    
	               21 Bit    Registers := 19    
	               20 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 3     
	               17 Bit    Registers := 34    
	               16 Bit    Registers := 14    
	                7 Bit    Registers := 45    
	                6 Bit    Registers := 62    
	                5 Bit    Registers := 61    
	                4 Bit    Registers := 73    
	                3 Bit    Registers := 85    
	                2 Bit    Registers := 58    
	                1 Bit    Registers := 1036  
+---Multipliers : 
	              11x28  Multipliers := 349   
	              12x28  Multipliers := 38    
	              10x28  Multipliers := 428   
	               9x28  Multipliers := 297   
	               8x28  Multipliers := 144   
	               7x28  Multipliers := 77    
	               6x28  Multipliers := 23    
	               5x28  Multipliers := 6     
+---RAMs : 
	               1K Bit	(66 X 16 bit)          RAMs := 1     
	               1K Bit	(64 X 28 bit)          RAMs := 16    
	               1K Bit	(68 X 28 bit)          RAMs := 8     
	               1K Bit	(67 X 28 bit)          RAMs := 8     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 6     
	   5 Input   32 Bit        Muxes := 1     
	   2 Input   28 Bit        Muxes := 6814  
	   2 Input   17 Bit        Muxes := 17    
	   2 Input   16 Bit        Muxes := 49    
	  17 Input   16 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 2     
	   2 Input   13 Bit        Muxes := 3     
	   2 Input   12 Bit        Muxes := 2     
	   2 Input   11 Bit        Muxes := 5     
	   2 Input   10 Bit        Muxes := 4     
	   2 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 34    
	   2 Input    6 Bit        Muxes := 68    
	   2 Input    5 Bit        Muxes := 4     
	   2 Input    4 Bit        Muxes := 7     
	   6 Input    3 Bit        Muxes := 5     
	   2 Input    3 Bit        Muxes := 3     
	   2 Input    2 Bit        Muxes := 58    
	   4 Input    2 Bit        Muxes := 18    
	   5 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 1949  
	   3 Input    1 Bit        Muxes := 66    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'add_ln415_1108_reg_320250_reg[21]' (FDE) to 'tmp_7693_reg_320263_reg[0]'
INFO: [Synth 8-3886] merging instance 'select_ln340_4213_reg_320320_reg[25]' (FDSE) to 'select_ln340_4213_reg_320320_reg[26]'
INFO: [Synth 8-3886] merging instance 'add_ln415_1287_reg_322009_reg[24]' (FDE) to 'tmp_8588_reg_322022_reg[0]'
INFO: [Synth 8-3886] merging instance 'select_ln340_4396_reg_322124_reg[25]' (FDSE) to 'select_ln340_4396_reg_322124_reg[26]'
INFO: [Synth 8-3886] merging instance 'acc_4_V_65_reg_322209_reg[27]' (FDE) to 'tmp_9388_reg_322215_reg[0]'
INFO: [Synth 8-3886] merging instance 'add_ln415_1098_reg_320148_reg[23]' (FDE) to 'tmp_7643_reg_320161_reg[0]'
INFO: [Synth 8-3886] merging instance 'acc_2_V_19_reg_320410_reg[27]' (FDE) to 'tmp_9016_reg_320415_reg[0]'
INFO: [Synth 8-3886] merging instance 'add_ln415_1057_reg_319812_reg[23]' (FDE) to 'tmp_7438_reg_319825_reg[0]'
INFO: [Synth 8-3886] merging instance 'acc_1_V_53_reg_321755_reg[27]' (FDE) to 'tmp_9286_reg_321761_reg[0]'
INFO: [Synth 8-3886] merging instance 'add_ln415_1060_reg_319851_reg[24]' (FDE) to 'tmp_7453_reg_319864_reg[0]'
INFO: [Synth 8-3886] merging instance 'add_ln415_1246_reg_321661_reg[20]' (FDE) to 'tmp_8383_reg_321674_reg[0]'
INFO: [Synth 8-3886] merging instance 'acc_7_V_53_reg_321877_reg[27]' (FDE) to 'tmp_9298_reg_321883_reg[0]'
INFO: [Synth 8-3886] merging instance 'acc_5_V_53_reg_321837_reg[27]' (FDE) to 'tmp_9294_reg_321843_reg[0]'
INFO: [Synth 8-3886] merging instance 'acc_4_V_53_reg_321814_reg[27]' (FDE) to 'tmp_9292_reg_321819_reg[0]'
INFO: [Synth 8-3886] merging instance 'acc_6_V_75_reg_322530_reg[27]' (FDE) to 'tmp_9472_reg_322536_reg[0]'
INFO: [Synth 8-3886] merging instance 'add_ln415_1192_reg_321096_reg[23]' (FDE) to 'tmp_8113_reg_321109_reg[0]'
INFO: [Synth 8-3886] merging instance 'select_ln340_4284_reg_321025_reg[25]' (FDSE) to 'select_ln340_4284_reg_321025_reg[26]'
INFO: [Synth 8-3886] merging instance 'select_ln340_4261_reg_320782_reg[25]' (FDSE) to 'select_ln340_4261_reg_320782_reg[26]'
INFO: [Synth 8-3886] merging instance 'add_ln415_1204_reg_321210_reg[24]' (FDE) to 'tmp_8173_reg_321223_reg[0]'
INFO: [Synth 8-3886] merging instance 'acc_3_V_110_reg_104569_reg[27]' (FDE) to 'tmp_10446_reg_104575_reg[0]'
INFO: [Synth 8-3886] merging instance 'add_ln415_1435_reg_104704_reg[21]' (FDE) to 'tmp_9974_reg_104717_reg[0]'
INFO: [Synth 8-3886] merging instance 'select_ln340_4810_reg_104154_reg[25]' (FDSE) to 'select_ln340_4810_reg_104154_reg[26]'
INFO: [Synth 8-3886] merging instance 'acc_1_V_110_reg_104529_reg[27]' (FDE) to 'tmp_10442_reg_104535_reg[0]'
INFO: [Synth 8-3886] merging instance 'select_ln340_4811_reg_104160_reg[25]' (FDSE) to 'select_ln340_4811_reg_104160_reg[26]'
INFO: [Synth 8-3886] merging instance 'add_ln415_1436_reg_104731_reg[21]' (FDE) to 'tmp_9979_reg_104744_reg[0]'
INFO: [Synth 8-3886] merging instance 'select_ln340_4848_reg_104654_reg[24]' (FDSE) to 'select_ln340_4848_reg_104654_reg[25]'
INFO: [Synth 8-3886] merging instance 'select_ln340_4848_reg_104654_reg[25]' (FDSE) to 'select_ln340_4848_reg_104654_reg[26]'
INFO: [Synth 8-3886] merging instance 'select_ln340_4876_reg_104910_reg[25]' (FDSE) to 'select_ln340_4876_reg_104910_reg[26]'
INFO: [Synth 8-3886] merging instance 'select_ln340_4896_reg_105052_reg[25]' (FDSE) to 'select_ln340_4896_reg_105052_reg[26]'
INFO: [Synth 8-3886] merging instance 'acc_0_V_132_reg_104940_reg[27]' (FDE) to 'tmp_10528_reg_104945_reg[0]'
INFO: [Synth 8-3886] merging instance 'add_ln415_1521_reg_39837_reg[24]' (FDE) to 'tmp_10728_reg_39850_reg[0]'
INFO: [Synth 8-3886] merging instance 'add_ln415_1582_reg_40182_reg[24]' (FDE) to 'tmp_11033_reg_40195_reg[0]'
INFO: [Synth 8-3886] merging instance 'select_ln340_5153_reg_40120_reg[25]' (FDSE) to 'select_ln340_5153_reg_40120_reg[26]'
INFO: [Synth 8-3886] merging instance 'add_ln415_1572_reg_40101_reg[20]' (FDE) to 'tmp_10983_reg_40114_reg[0]'
INFO: [Synth 8-3886] merging instance 'select_ln340_5112_reg_39901_reg[24]' (FDSE) to 'select_ln340_5112_reg_39901_reg[25]'
INFO: [Synth 8-3886] merging instance 'select_ln340_5112_reg_39901_reg[25]' (FDSE) to 'select_ln340_5112_reg_39901_reg[26]'
INFO: [Synth 8-3886] merging instance 'select_ln340_5098_reg_39790_reg[25]' (FDSE) to 'select_ln340_5098_reg_39790_reg[26]'
INFO: [Synth 8-3886] merging instance 'add_ln415_1516_reg_39765_reg[24]' (FDE) to 'tmp_10703_reg_39778_reg[0]'
INFO: [Synth 8-3886] merging instance 'trunc_ln1118_70_reg_2487913_reg[3]' (FD) to 'data_32_V_read_1_reg_2486883_reg[3]'
INFO: [Synth 8-3886] merging instance 'trunc_ln1118_70_reg_2487913_reg[0]' (FD) to 'trunc_ln1118_73_reg_2487918_reg[0]'
INFO: [Synth 8-3886] merging instance 'trunc_ln1118_73_reg_2487918_reg[0]' (FD) to 'data_32_V_read_1_reg_2486883_reg[0]'
INFO: [Synth 8-3886] merging instance 'trunc_ln1118_70_reg_2487913_reg[4]' (FD) to 'data_32_V_read_1_reg_2486883_reg[4]'
INFO: [Synth 8-3886] merging instance 'trunc_ln1118_70_reg_2487913_reg[1]' (FD) to 'trunc_ln1118_73_reg_2487918_reg[1]'
INFO: [Synth 8-3886] merging instance 'trunc_ln1118_73_reg_2487918_reg[1]' (FD) to 'data_32_V_read_1_reg_2486883_reg[1]'
INFO: [Synth 8-3886] merging instance 'trunc_ln1118_70_reg_2487913_reg[2]' (FD) to 'trunc_ln1118_73_reg_2487918_reg[2]'
INFO: [Synth 8-3886] merging instance 'trunc_ln1118_73_reg_2487918_reg[2]' (FD) to 'data_32_V_read_1_reg_2486883_reg[2]'
INFO: [Synth 8-3886] merging instance 'trunc_ln1118_70_reg_2487913_reg[5]' (FD) to 'data_32_V_read_1_reg_2486883_reg[5]'
INFO: [Synth 8-3886] merging instance 'trunc_ln1118_70_reg_2487913_pp0_iter1_reg_reg[3]' (FD) to 'data_32_V_read_1_reg_2486883_pp0_iter1_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'trunc_ln1118_70_reg_2487913_pp0_iter1_reg_reg[0]' (FD) to 'trunc_ln1118_73_reg_2487918_pp0_iter1_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'trunc_ln1118_73_reg_2487918_pp0_iter1_reg_reg[0]' (FD) to 'data_32_V_read_1_reg_2486883_pp0_iter1_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'trunc_ln1118_70_reg_2487913_pp0_iter1_reg_reg[4]' (FD) to 'data_32_V_read_1_reg_2486883_pp0_iter1_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'trunc_ln1118_70_reg_2487913_pp0_iter1_reg_reg[1]' (FD) to 'trunc_ln1118_73_reg_2487918_pp0_iter1_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'trunc_ln1118_73_reg_2487918_pp0_iter1_reg_reg[1]' (FD) to 'data_32_V_read_1_reg_2486883_pp0_iter1_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'trunc_ln1118_70_reg_2487913_pp0_iter1_reg_reg[2]' (FD) to 'trunc_ln1118_73_reg_2487918_pp0_iter1_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'trunc_ln1118_73_reg_2487918_pp0_iter1_reg_reg[2]' (FD) to 'data_32_V_read_1_reg_2486883_pp0_iter1_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'trunc_ln1118_70_reg_2487913_pp0_iter1_reg_reg[5]' (FD) to 'data_32_V_read_1_reg_2486883_pp0_iter1_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'trunc_ln1118_70_reg_2487913_pp0_iter2_reg_reg[3]' (FD) to 'data_32_V_read_1_reg_2486883_pp0_iter2_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'trunc_ln1118_70_reg_2487913_pp0_iter2_reg_reg[0]' (FD) to 'trunc_ln1118_73_reg_2487918_pp0_iter2_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'trunc_ln1118_73_reg_2487918_pp0_iter2_reg_reg[0]' (FD) to 'data_32_V_read_1_reg_2486883_pp0_iter2_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'trunc_ln1118_70_reg_2487913_pp0_iter2_reg_reg[4]' (FD) to 'data_32_V_read_1_reg_2486883_pp0_iter2_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'trunc_ln1118_70_reg_2487913_pp0_iter2_reg_reg[1]' (FD) to 'trunc_ln1118_73_reg_2487918_pp0_iter2_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'trunc_ln1118_73_reg_2487918_pp0_iter2_reg_reg[1]' (FD) to 'data_32_V_read_1_reg_2486883_pp0_iter2_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'trunc_ln1118_70_reg_2487913_pp0_iter2_reg_reg[2]' (FD) to 'trunc_ln1118_73_reg_2487918_pp0_iter2_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'trunc_ln1118_73_reg_2487918_pp0_iter2_reg_reg[2]' (FD) to 'data_32_V_read_1_reg_2486883_pp0_iter2_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'trunc_ln1118_70_reg_2487913_pp0_iter2_reg_reg[5]' (FD) to 'data_32_V_read_1_reg_2486883_pp0_iter2_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'trunc_ln1118_70_reg_2487913_pp0_iter3_reg_reg[3]' (FD) to 'data_32_V_read_1_reg_2486883_pp0_iter3_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'trunc_ln1118_70_reg_2487913_pp0_iter3_reg_reg[0]' (FD) to 'trunc_ln1118_73_reg_2487918_pp0_iter3_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'trunc_ln1118_73_reg_2487918_pp0_iter3_reg_reg[0]' (FD) to 'data_32_V_read_1_reg_2486883_pp0_iter3_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'trunc_ln1118_70_reg_2487913_pp0_iter3_reg_reg[4]' (FD) to 'data_32_V_read_1_reg_2486883_pp0_iter3_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'trunc_ln1118_70_reg_2487913_pp0_iter3_reg_reg[1]' (FD) to 'trunc_ln1118_73_reg_2487918_pp0_iter3_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'trunc_ln1118_73_reg_2487918_pp0_iter3_reg_reg[1]' (FD) to 'data_32_V_read_1_reg_2486883_pp0_iter3_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'trunc_ln1118_70_reg_2487913_pp0_iter3_reg_reg[2]' (FD) to 'trunc_ln1118_73_reg_2487918_pp0_iter3_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'trunc_ln1118_73_reg_2487918_pp0_iter3_reg_reg[2]' (FD) to 'data_32_V_read_1_reg_2486883_pp0_iter3_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'trunc_ln1118_70_reg_2487913_pp0_iter3_reg_reg[5]' (FD) to 'data_32_V_read_1_reg_2486883_pp0_iter3_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'trunc_ln1118_70_reg_2487913_pp0_iter4_reg_reg[3]' (FD) to 'data_32_V_read_1_reg_2486883_pp0_iter4_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'trunc_ln1118_70_reg_2487913_pp0_iter4_reg_reg[0]' (FD) to 'trunc_ln1118_73_reg_2487918_pp0_iter4_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'trunc_ln1118_73_reg_2487918_pp0_iter4_reg_reg[0]' (FD) to 'data_32_V_read_1_reg_2486883_pp0_iter4_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'trunc_ln1118_70_reg_2487913_pp0_iter4_reg_reg[4]' (FD) to 'data_32_V_read_1_reg_2486883_pp0_iter4_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'trunc_ln1118_70_reg_2487913_pp0_iter4_reg_reg[1]' (FD) to 'trunc_ln1118_73_reg_2487918_pp0_iter4_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'trunc_ln1118_73_reg_2487918_pp0_iter4_reg_reg[1]' (FD) to 'data_32_V_read_1_reg_2486883_pp0_iter4_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'trunc_ln1118_70_reg_2487913_pp0_iter4_reg_reg[2]' (FD) to 'trunc_ln1118_73_reg_2487918_pp0_iter4_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'trunc_ln1118_73_reg_2487918_pp0_iter4_reg_reg[2]' (FD) to 'data_32_V_read_1_reg_2486883_pp0_iter4_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'trunc_ln1118_70_reg_2487913_pp0_iter4_reg_reg[5]' (FD) to 'data_32_V_read_1_reg_2486883_pp0_iter4_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'select_ln340_2623_reg_2491719_reg[24]' (FDS) to 'select_ln340_2623_reg_2491719_reg[25]'
INFO: [Synth 8-3886] merging instance 'select_ln340_2623_reg_2491719_reg[25]' (FDS) to 'select_ln340_2623_reg_2491719_reg[26]'
INFO: [Synth 8-3886] merging instance 'select_ln340_2556_reg_2491148_reg[25]' (FDS) to 'select_ln340_2556_reg_2491148_reg[26]'
INFO: [Synth 8-3886] merging instance 'add_ln703_484_reg_2491458_reg[27]' (FD) to 'tmp_6103_reg_2491464_reg[0]'
INFO: [Synth 8-3886] merging instance 'select_ln340_2572_reg_2491307_reg[25]' (FDS) to 'select_ln340_2572_reg_2491307_reg[26]'
INFO: [Synth 8-3886] merging instance 'select_ln340_2484_reg_2490537_reg[25]' (FDS) to 'select_ln340_2484_reg_2490537_reg[26]'
INFO: [Synth 8-3886] merging instance 'trunc_ln1118_44_reg_2487844_reg[0]' (FD) to 'trunc_ln1118_40_reg_2487834_reg[0]'
INFO: [Synth 8-3886] merging instance 'trunc_ln1118_40_reg_2487834_reg[0]' (FD) to 'data_22_V_read_1_reg_2486998_reg[0]'
INFO: [Synth 8-3886] merging instance 'trunc_ln1118_44_reg_2487844_reg[1]' (FD) to 'trunc_ln1118_40_reg_2487834_reg[1]'
INFO: [Synth 8-3886] merging instance 'trunc_ln1118_40_reg_2487834_reg[1]' (FD) to 'data_22_V_read_1_reg_2486998_reg[1]'
INFO: [Synth 8-3886] merging instance 'trunc_ln1118_44_reg_2487844_reg[2]' (FD) to 'trunc_ln1118_40_reg_2487834_reg[2]'
INFO: [Synth 8-3886] merging instance 'trunc_ln1118_40_reg_2487834_reg[2]' (FD) to 'data_22_V_read_1_reg_2486998_reg[2]'
INFO: [Synth 8-3886] merging instance 'trunc_ln1118_40_reg_2487834_reg[3]' (FD) to 'trunc_ln1118_44_reg_2487844_reg[3]'
INFO: [Synth 8-3886] merging instance 'trunc_ln1118_44_reg_2487844_pp0_iter1_reg_reg[0]' (FD) to 'trunc_ln1118_40_reg_2487834_pp0_iter1_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'trunc_ln1118_40_reg_2487834_pp0_iter1_reg_reg[0]' (FD) to 'data_22_V_read_1_reg_2486998_pp0_iter1_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'trunc_ln1118_44_reg_2487844_pp0_iter1_reg_reg[1]' (FD) to 'trunc_ln1118_40_reg_2487834_pp0_iter1_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'trunc_ln1118_40_reg_2487834_pp0_iter1_reg_reg[1]' (FD) to 'data_22_V_read_1_reg_2486998_pp0_iter1_reg_reg[1]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'kernel_data_V_3_2_reg[15:0]' into 'kernel_data_V_3_2_reg[15:0]' [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_28_16_1_0_0_8u_config2_s.vhd:1193]
INFO: [Synth 8-4471] merging register 'kernel_data_V_3_2_reg[15:0]' into 'kernel_data_V_3_2_reg[15:0]' [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_28_16_1_0_0_8u_config2_s.vhd:1193]
INFO: [Synth 8-4471] merging register 'kernel_data_V_3_2_reg[15:0]' into 'kernel_data_V_3_2_reg[15:0]' [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_28_16_1_0_0_8u_config2_s.vhd:1193]
INFO: [Synth 8-4471] merging register 'kernel_data_V_3_2_reg[15:0]' into 'kernel_data_V_3_2_reg[15:0]' [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_28_16_1_0_0_8u_config2_s.vhd:1193]
INFO: [Synth 8-4471] merging register 'kernel_data_V_3_2_reg[15:0]' into 'kernel_data_V_3_2_reg[15:0]' [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_28_16_1_0_0_8u_config2_s.vhd:1193]
INFO: [Synth 8-4471] merging register 'kernel_data_V_3_2_reg[15:0]' into 'kernel_data_V_3_2_reg[15:0]' [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_28_16_1_0_0_8u_config2_s.vhd:1193]
INFO: [Synth 8-4471] merging register 'kernel_data_V_3_1_reg[15:0]' into 'kernel_data_V_3_1_reg[15:0]' [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_28_16_1_0_0_8u_config2_s.vhd:1193]
INFO: [Synth 8-4471] merging register 'kernel_data_V_3_1_reg[15:0]' into 'kernel_data_V_3_1_reg[15:0]' [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_28_16_1_0_0_8u_config2_s.vhd:1193]
INFO: [Synth 8-4471] merging register 'kernel_data_V_3_1_reg[15:0]' into 'kernel_data_V_3_1_reg[15:0]' [/home/berkb/Project/model_1/hls4ml_prj/Encoder_prj/solution1/syn/vhdl/conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_28_16_1_0_0_8u_config2_s.vhd:1193]
DSP Report: Generating DSP mul_ln731_7_fu_435_p2, operation Mode is: A2*(B:0x3fd5c).
DSP Report: register kernel_data_V_3_2_reg is absorbed into DSP mul_ln731_7_fu_435_p2.
DSP Report: operator mul_ln731_7_fu_435_p2 is absorbed into DSP mul_ln731_7_fu_435_p2.
DSP Report: Generating DSP grp_fu_442_p2, operation Mode is: A*B.
DSP Report: operator grp_fu_442_p2 is absorbed into DSP grp_fu_442_p2.
DSP Report: Generating DSP grp_fu_427_p2, operation Mode is: A*B.
DSP Report: operator grp_fu_427_p2 is absorbed into DSP grp_fu_427_p2.
DSP Report: Generating DSP grp_fu_450_p2, operation Mode is: A*B.
DSP Report: operator grp_fu_450_p2 is absorbed into DSP grp_fu_450_p2.
DSP Report: Generating DSP grp_fu_433_p2, operation Mode is: A*B.
DSP Report: operator grp_fu_433_p2 is absorbed into DSP grp_fu_433_p2.
DSP Report: Generating DSP grp_fu_428_p2, operation Mode is: A*B.
DSP Report: operator grp_fu_428_p2 is absorbed into DSP grp_fu_428_p2.
DSP Report: Generating DSP mul_ln731_8_fu_444_p2, operation Mode is: A2*(B:0x3f474).
DSP Report: register kernel_data_V_3_2_reg is absorbed into DSP mul_ln731_8_fu_444_p2.
DSP Report: operator mul_ln731_8_fu_444_p2 is absorbed into DSP mul_ln731_8_fu_444_p2.
DSP Report: Generating DSP grp_fu_430_p2, operation Mode is: A*B.
DSP Report: operator grp_fu_430_p2 is absorbed into DSP grp_fu_430_p2.
DSP Report: Generating DSP grp_fu_449_p2, operation Mode is: A*B.
DSP Report: operator grp_fu_449_p2 is absorbed into DSP grp_fu_449_p2.
DSP Report: Generating DSP grp_fu_439_p2, operation Mode is: A*B.
DSP Report: operator grp_fu_439_p2 is absorbed into DSP grp_fu_439_p2.
DSP Report: Generating DSP grp_fu_445_p2, operation Mode is: A*B.
DSP Report: operator grp_fu_445_p2 is absorbed into DSP grp_fu_445_p2.
DSP Report: Generating DSP mul_ln731_2_fu_434_p2, operation Mode is: A''*(B:0x3fcf2).
DSP Report: register kernel_data_V_3_2_reg is absorbed into DSP mul_ln731_2_fu_434_p2.
DSP Report: register kernel_data_V_3_1_reg is absorbed into DSP mul_ln731_2_fu_434_p2.
DSP Report: operator mul_ln731_2_fu_434_p2 is absorbed into DSP mul_ln731_2_fu_434_p2.
DSP Report: Generating DSP grp_fu_438_p2, operation Mode is: A*B.
DSP Report: operator grp_fu_438_p2 is absorbed into DSP grp_fu_438_p2.
DSP Report: Generating DSP grp_fu_440_p2, operation Mode is: A*B.
DSP Report: operator grp_fu_440_p2 is absorbed into DSP grp_fu_440_p2.
DSP Report: Generating DSP grp_fu_431_p2, operation Mode is: A*B.
DSP Report: operator grp_fu_431_p2 is absorbed into DSP grp_fu_431_p2.
DSP Report: Generating DSP mul_ln1118_879_fu_436_p2, operation Mode is: A2*(B:0x3ff17).
DSP Report: register kernel_data_V_3_2_reg is absorbed into DSP mul_ln1118_879_fu_436_p2.
DSP Report: operator mul_ln1118_879_fu_436_p2 is absorbed into DSP mul_ln1118_879_fu_436_p2.
DSP Report: Generating DSP grp_fu_443_p2, operation Mode is: A*B.
DSP Report: operator grp_fu_443_p2 is absorbed into DSP grp_fu_443_p2.
DSP Report: Generating DSP grp_fu_441_p2, operation Mode is: A*B.
DSP Report: operator grp_fu_441_p2 is absorbed into DSP grp_fu_441_p2.
DSP Report: Generating DSP grp_fu_429_p2, operation Mode is: A*B.
DSP Report: operator grp_fu_429_p2 is absorbed into DSP grp_fu_429_p2.
DSP Report: Generating DSP grp_fu_446_p2, operation Mode is: A*B.
DSP Report: operator grp_fu_446_p2 is absorbed into DSP grp_fu_446_p2.
DSP Report: Generating DSP grp_fu_432_p2, operation Mode is: A*B.
DSP Report: operator grp_fu_432_p2 is absorbed into DSP grp_fu_432_p2.
DSP Report: Generating DSP grp_fu_447_p2, operation Mode is: A*B.
DSP Report: operator grp_fu_447_p2 is absorbed into DSP grp_fu_447_p2.
DSP Report: Generating DSP mul_ln731_6_fu_448_p2, operation Mode is: A''*(B:0x232).
DSP Report: register kernel_data_V_3_2_reg is absorbed into DSP mul_ln731_6_fu_448_p2.
DSP Report: register kernel_data_V_3_1_reg is absorbed into DSP mul_ln731_6_fu_448_p2.
DSP Report: operator mul_ln731_6_fu_448_p2 is absorbed into DSP mul_ln731_6_fu_448_p2.
DSP Report: Generating DSP mul_ln1118_875_fu_437_p2, operation Mode is: A''*(B:0x119).
DSP Report: register kernel_data_V_3_2_reg is absorbed into DSP mul_ln1118_875_fu_437_p2.
DSP Report: register kernel_data_V_3_1_reg is absorbed into DSP mul_ln1118_875_fu_437_p2.
DSP Report: operator mul_ln1118_875_fu_437_p2 is absorbed into DSP mul_ln1118_875_fu_437_p2.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer18_out_V_data_0_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "layer18_out_V_data_0_V_U/mem_reg"
INFO: [Synth 8-3333] propagating constant 0 across sequential element (zeropad1d_cl_array_array_ap_fixed_28_16_1_0_0_8u_config20_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_28_16_1_0_0_8u_config2_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (zeropad1d_cl_array_array_ap_fixed_28_16_1_0_0_8u_config19_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (zeropad1d_cl_array_array_ap_fixed_28_16_1_0_0_4u_config21_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (zeropad1d_cl_array_ap_int_16_1u_array_ap_int_16_1u_config18_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (linear_array_array_ap_fixed_16_16_1_0_0_16u_linear_config17_U0/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (linear_array_array_ap_fixed_16_16_1_0_0_16u_linear_config17_U0/ap_done_reg_reg)
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:06:35 ; elapsed = 00:06:42 . Memory (MB): peak = 4044.477 ; gain = 1886.609 ; free physical = 322 ; free virtual = 596
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
+-------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name              | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+-------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|layer18_out_V_data_0_V_U | mem_reg    | 66 x 16(READ_FIRST)    | W |   | 66 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|layer2_out_V_data_0_V_U  | mem_reg    | 64 x 28(READ_FIRST)    | W |   | 64 x 28(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|layer2_out_V_data_1_V_U  | mem_reg    | 64 x 28(READ_FIRST)    | W |   | 64 x 28(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|layer2_out_V_data_2_V_U  | mem_reg    | 64 x 28(READ_FIRST)    | W |   | 64 x 28(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|layer2_out_V_data_3_V_U  | mem_reg    | 64 x 28(READ_FIRST)    | W |   | 64 x 28(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|layer2_out_V_data_4_V_U  | mem_reg    | 64 x 28(READ_FIRST)    | W |   | 64 x 28(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|layer2_out_V_data_5_V_U  | mem_reg    | 64 x 28(READ_FIRST)    | W |   | 64 x 28(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|layer2_out_V_data_6_V_U  | mem_reg    | 64 x 28(READ_FIRST)    | W |   | 64 x 28(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|layer2_out_V_data_7_V_U  | mem_reg    | 64 x 28(READ_FIRST)    | W |   | 64 x 28(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|layer19_out_V_data_0_V_U | mem_reg    | 68 x 28(READ_FIRST)    | W |   | 68 x 28(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|layer19_out_V_data_1_V_U | mem_reg    | 68 x 28(READ_FIRST)    | W |   | 68 x 28(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|layer19_out_V_data_2_V_U | mem_reg    | 68 x 28(READ_FIRST)    | W |   | 68 x 28(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|layer19_out_V_data_3_V_U | mem_reg    | 68 x 28(READ_FIRST)    | W |   | 68 x 28(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|layer19_out_V_data_4_V_U | mem_reg    | 68 x 28(READ_FIRST)    | W |   | 68 x 28(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|layer19_out_V_data_5_V_U | mem_reg    | 68 x 28(READ_FIRST)    | W |   | 68 x 28(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|layer19_out_V_data_6_V_U | mem_reg    | 68 x 28(READ_FIRST)    | W |   | 68 x 28(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|layer19_out_V_data_7_V_U | mem_reg    | 68 x 28(READ_FIRST)    | W |   | 68 x 28(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|layer5_out_V_data_0_V_U  | mem_reg    | 64 x 28(READ_FIRST)    | W |   | 64 x 28(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|layer5_out_V_data_1_V_U  | mem_reg    | 64 x 28(READ_FIRST)    | W |   | 64 x 28(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|layer5_out_V_data_2_V_U  | mem_reg    | 64 x 28(READ_FIRST)    | W |   | 64 x 28(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|layer5_out_V_data_3_V_U  | mem_reg    | 64 x 28(READ_FIRST)    | W |   | 64 x 28(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|layer5_out_V_data_4_V_U  | mem_reg    | 64 x 28(READ_FIRST)    | W |   | 64 x 28(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|layer5_out_V_data_5_V_U  | mem_reg    | 64 x 28(READ_FIRST)    | W |   | 64 x 28(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|layer5_out_V_data_6_V_U  | mem_reg    | 64 x 28(READ_FIRST)    | W |   | 64 x 28(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|layer5_out_V_data_7_V_U  | mem_reg    | 64 x 28(READ_FIRST)    | W |   | 64 x 28(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|layer20_out_V_data_0_V_U | mem_reg    | 67 x 28(READ_FIRST)    | W |   | 67 x 28(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|layer20_out_V_data_1_V_U | mem_reg    | 67 x 28(READ_FIRST)    | W |   | 67 x 28(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|layer20_out_V_data_2_V_U | mem_reg    | 67 x 28(READ_FIRST)    | W |   | 67 x 28(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|layer20_out_V_data_3_V_U | mem_reg    | 67 x 28(READ_FIRST)    | W |   | 67 x 28(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|layer20_out_V_data_4_V_U | mem_reg    | 67 x 28(READ_FIRST)    | W |   | 67 x 28(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|layer20_out_V_data_5_V_U | mem_reg    | 67 x 28(READ_FIRST)    | W |   | 67 x 28(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|layer20_out_V_data_6_V_U | mem_reg    | 67 x 28(READ_FIRST)    | W |   | 67 x 28(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|layer20_out_V_data_7_V_U | mem_reg    | 67 x 28(READ_FIRST)    | W |   | 67 x 28(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
+-------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping	Report (see note below)
+----------------------------------------------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                           | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------------------------------------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_28_16_1_0_0_8u_config2_s | A2*(B:0x3fd5c)  | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_28_16_1_0_0_8u_config2_s | A*B             | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_28_16_1_0_0_8u_config2_s | A*B             | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_28_16_1_0_0_8u_config2_s | A*B             | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_28_16_1_0_0_8u_config2_s | A*B             | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_28_16_1_0_0_8u_config2_s | A*B             | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_28_16_1_0_0_8u_config2_s | A2*(B:0x3f474)  | 16     | 13     | -      | -      | 29     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_28_16_1_0_0_8u_config2_s | A*B             | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_28_16_1_0_0_8u_config2_s | A*B             | 16     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_28_16_1_0_0_8u_config2_s | A*B             | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_28_16_1_0_0_8u_config2_s | A*B             | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_28_16_1_0_0_8u_config2_s | A''*(B:0x3fcf2) | 16     | 11     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_28_16_1_0_0_8u_config2_s | A*B             | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_28_16_1_0_0_8u_config2_s | A*B             | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_28_16_1_0_0_8u_config2_s | A*B             | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_28_16_1_0_0_8u_config2_s | A2*(B:0x3ff17)  | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_28_16_1_0_0_8u_config2_s | A*B             | 16     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_28_16_1_0_0_8u_config2_s | A*B             | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_28_16_1_0_0_8u_config2_s | A*B             | 16     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_28_16_1_0_0_8u_config2_s | A*B             | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_28_16_1_0_0_8u_config2_s | A*B             | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_28_16_1_0_0_8u_config2_s | A*B             | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_28_16_1_0_0_8u_config2_s | A''*(B:0x232)   | 16     | 11     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_28_16_1_0_0_8u_config2_s | A''*(B:0x119)   | 16     | 10     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
+----------------------------------------------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:06:48 ; elapsed = 00:06:56 . Memory (MB): peak = 4044.477 ; gain = 1886.609 ; free physical = 139 ; free virtual = 548
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+-------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name              | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+-------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|layer18_out_V_data_0_V_U | mem_reg    | 66 x 16(READ_FIRST)    | W |   | 66 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|layer2_out_V_data_0_V_U  | mem_reg    | 64 x 28(READ_FIRST)    | W |   | 64 x 28(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|layer2_out_V_data_1_V_U  | mem_reg    | 64 x 28(READ_FIRST)    | W |   | 64 x 28(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|layer2_out_V_data_2_V_U  | mem_reg    | 64 x 28(READ_FIRST)    | W |   | 64 x 28(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|layer2_out_V_data_3_V_U  | mem_reg    | 64 x 28(READ_FIRST)    | W |   | 64 x 28(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|layer2_out_V_data_4_V_U  | mem_reg    | 64 x 28(READ_FIRST)    | W |   | 64 x 28(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|layer2_out_V_data_5_V_U  | mem_reg    | 64 x 28(READ_FIRST)    | W |   | 64 x 28(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|layer2_out_V_data_6_V_U  | mem_reg    | 64 x 28(READ_FIRST)    | W |   | 64 x 28(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|layer2_out_V_data_7_V_U  | mem_reg    | 64 x 28(READ_FIRST)    | W |   | 64 x 28(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|layer19_out_V_data_0_V_U | mem_reg    | 68 x 28(READ_FIRST)    | W |   | 68 x 28(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|layer19_out_V_data_1_V_U | mem_reg    | 68 x 28(READ_FIRST)    | W |   | 68 x 28(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|layer19_out_V_data_2_V_U | mem_reg    | 68 x 28(READ_FIRST)    | W |   | 68 x 28(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|layer19_out_V_data_3_V_U | mem_reg    | 68 x 28(READ_FIRST)    | W |   | 68 x 28(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|layer19_out_V_data_4_V_U | mem_reg    | 68 x 28(READ_FIRST)    | W |   | 68 x 28(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|layer19_out_V_data_5_V_U | mem_reg    | 68 x 28(READ_FIRST)    | W |   | 68 x 28(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|layer19_out_V_data_6_V_U | mem_reg    | 68 x 28(READ_FIRST)    | W |   | 68 x 28(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|layer19_out_V_data_7_V_U | mem_reg    | 68 x 28(READ_FIRST)    | W |   | 68 x 28(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|layer5_out_V_data_0_V_U  | mem_reg    | 64 x 28(READ_FIRST)    | W |   | 64 x 28(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|layer5_out_V_data_1_V_U  | mem_reg    | 64 x 28(READ_FIRST)    | W |   | 64 x 28(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|layer5_out_V_data_2_V_U  | mem_reg    | 64 x 28(READ_FIRST)    | W |   | 64 x 28(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|layer5_out_V_data_3_V_U  | mem_reg    | 64 x 28(READ_FIRST)    | W |   | 64 x 28(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|layer5_out_V_data_4_V_U  | mem_reg    | 64 x 28(READ_FIRST)    | W |   | 64 x 28(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|layer5_out_V_data_5_V_U  | mem_reg    | 64 x 28(READ_FIRST)    | W |   | 64 x 28(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|layer5_out_V_data_6_V_U  | mem_reg    | 64 x 28(READ_FIRST)    | W |   | 64 x 28(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|layer5_out_V_data_7_V_U  | mem_reg    | 64 x 28(READ_FIRST)    | W |   | 64 x 28(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|layer20_out_V_data_0_V_U | mem_reg    | 67 x 28(READ_FIRST)    | W |   | 67 x 28(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|layer20_out_V_data_1_V_U | mem_reg    | 67 x 28(READ_FIRST)    | W |   | 67 x 28(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|layer20_out_V_data_2_V_U | mem_reg    | 67 x 28(READ_FIRST)    | W |   | 67 x 28(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|layer20_out_V_data_3_V_U | mem_reg    | 67 x 28(READ_FIRST)    | W |   | 67 x 28(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|layer20_out_V_data_4_V_U | mem_reg    | 67 x 28(READ_FIRST)    | W |   | 67 x 28(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|layer20_out_V_data_5_V_U | mem_reg    | 67 x 28(READ_FIRST)    | W |   | 67 x 28(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|layer20_out_V_data_6_V_U | mem_reg    | 67 x 28(READ_FIRST)    | W |   | 67 x 28(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|layer20_out_V_data_7_V_U | mem_reg    | 67 x 28(READ_FIRST)    | W |   | 67 x 28(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
+-------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance i_5_0/layer18_out_V_data_0_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_5_0/layer2_out_V_data_0_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_5_0/layer2_out_V_data_1_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_5_0/layer2_out_V_data_2_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_5_0/layer2_out_V_data_3_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_5_0/layer2_out_V_data_4_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_5_0/layer2_out_V_data_5_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_5_0/layer2_out_V_data_6_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_5_0/layer2_out_V_data_7_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_5_0/layer19_out_V_data_0_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_5_0/layer19_out_V_data_1_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_5_0/layer19_out_V_data_2_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_5_0/layer19_out_V_data_3_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_5_0/layer19_out_V_data_4_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_5_0/layer19_out_V_data_5_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_5_0/layer19_out_V_data_6_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_5_0/layer19_out_V_data_7_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_5_0/layer5_out_V_data_0_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_5_0/layer5_out_V_data_1_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_5_0/layer5_out_V_data_2_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_5_0/layer5_out_V_data_3_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_5_0/layer5_out_V_data_4_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_5_0/layer5_out_V_data_5_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_5_0/layer5_out_V_data_6_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_5_0/layer5_out_V_data_7_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_5_0/layer20_out_V_data_0_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_5_0/layer20_out_V_data_1_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_5_0/layer20_out_V_data_2_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_5_0/layer20_out_V_data_3_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_5_0/layer20_out_V_data_4_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_5_0/layer20_out_V_data_5_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_5_0/layer20_out_V_data_6_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_5_0/layer20_out_V_data_7_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:07:42 ; elapsed = 00:07:53 . Memory (MB): peak = 4052.480 ; gain = 1894.613 ; free physical = 201 ; free virtual = 444
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance layer18_out_V_data_0_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer2_out_V_data_0_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer2_out_V_data_1_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer2_out_V_data_2_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer2_out_V_data_3_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer2_out_V_data_4_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer2_out_V_data_5_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer2_out_V_data_6_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer2_out_V_data_7_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer19_out_V_data_0_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer19_out_V_data_1_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer19_out_V_data_2_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer19_out_V_data_3_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer19_out_V_data_4_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer19_out_V_data_5_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer19_out_V_data_6_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer19_out_V_data_7_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer5_out_V_data_0_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer5_out_V_data_1_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer5_out_V_data_2_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer5_out_V_data_3_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer5_out_V_data_4_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer5_out_V_data_5_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer5_out_V_data_6_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer5_out_V_data_7_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer20_out_V_data_0_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer20_out_V_data_1_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer20_out_V_data_2_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer20_out_V_data_3_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer20_out_V_data_4_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer20_out_V_data_5_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer20_out_V_data_6_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer20_out_V_data_7_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:08:33 ; elapsed = 00:08:49 . Memory (MB): peak = 4359.871 ; gain = 2202.004 ; free physical = 779 ; free virtual = 4035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:08:35 ; elapsed = 00:08:51 . Memory (MB): peak = 4359.871 ; gain = 2202.004 ; free physical = 778 ; free virtual = 4034
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:08:56 ; elapsed = 00:09:14 . Memory (MB): peak = 4359.871 ; gain = 2202.004 ; free physical = 742 ; free virtual = 4004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:08:58 ; elapsed = 00:09:16 . Memory (MB): peak = 4359.871 ; gain = 2202.004 ; free physical = 741 ; free virtual = 4003
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:09:01 ; elapsed = 00:09:19 . Memory (MB): peak = 4359.871 ; gain = 2202.004 ; free physical = 731 ; free virtual = 3995
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:09:03 ; elapsed = 00:09:21 . Memory (MB): peak = 4359.871 ; gain = 2202.004 ; free physical = 730 ; free virtual = 3994
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                                                                                                                              | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Encoder     | dense_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_16u_config15_U0/grp_dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_fu_687/data_32_V_read_1_reg_2486883_pp0_iter4_reg_reg[27]   | 6      | 28    | NO           | NO                 | YES               | 28     | 0       | 
|Encoder     | dense_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_16u_config15_U0/grp_dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_fu_687/add_ln415_470_reg_2487884_pp0_iter4_reg_reg[19]      | 5      | 20    | NO           | YES                | YES               | 20     | 0       | 
|Encoder     | dense_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_16u_config15_U0/grp_dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_fu_687/tmp_2328_reg_2487897_pp0_iter4_reg_reg[0]            | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Encoder     | dense_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_16u_config15_U0/grp_dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_fu_687/and_ln416_455_reg_2487889_pp0_iter4_reg_reg[0]       | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Encoder     | dense_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_16u_config15_U0/grp_dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_fu_687/data_28_V_read_1_reg_2486931_pp0_iter3_reg_reg[26]   | 4      | 28    | NO           | NO                 | YES               | 28     | 0       | 
|Encoder     | dense_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_16u_config15_U0/grp_dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_fu_687/data_22_V_read_1_reg_2486998_pp0_iter2_reg_reg[27]   | 4      | 28    | NO           | NO                 | YES               | 28     | 0       | 
|Encoder     | dense_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_16u_config15_U0/grp_dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_fu_687/data_31_V_read_1_reg_2486896_pp0_iter4_reg_reg[27]   | 6      | 28    | NO           | NO                 | YES               | 28     | 0       | 
|Encoder     | dense_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_16u_config15_U0/grp_dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_fu_687/data_25_V_read_1_reg_2486963_pp0_iter3_reg_reg[27]   | 4      | 28    | NO           | NO                 | YES               | 28     | 0       | 
|Encoder     | dense_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_16u_config15_U0/grp_dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_fu_687/select_ln340_2455_reg_2487859_pp0_iter4_reg_reg[27]  | 4      | 28    | NO           | NO                 | YES               | 28     | 0       | 
|Encoder     | dense_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_16u_config15_U0/grp_dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_fu_687/data_30_V_read_1_reg_2486907_pp0_iter4_reg_reg[27]   | 6      | 28    | NO           | NO                 | YES               | 28     | 0       | 
|Encoder     | dense_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_16u_config15_U0/grp_dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_fu_687/data_34_V_read_1_reg_2486865_pp0_iter5_reg_reg[26]   | 6      | 28    | NO           | NO                 | YES               | 28     | 0       | 
|Encoder     | dense_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_16u_config15_U0/grp_dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_fu_687/add_ln415_569_reg_2487931_pp0_iter5_reg_reg[23]      | 6      | 24    | NO           | YES                | YES               | 24     | 0       | 
|Encoder     | dense_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_16u_config15_U0/grp_dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_fu_687/and_ln416_554_reg_2487936_pp0_iter5_reg_reg[0]       | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Encoder     | dense_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_16u_config15_U0/grp_dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_fu_687/tmp_2823_reg_2487944_pp0_iter5_reg_reg[0]            | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Encoder     | dense_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_16u_config15_U0/grp_dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_fu_687/data_38_V_read_1_reg_2486827_pp0_iter5_reg_reg[27]   | 6      | 28    | NO           | NO                 | YES               | 28     | 0       | 
|Encoder     | dense_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_16u_config15_U0/grp_dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_fu_687/select_ln340_2657_reg_2487956_pp0_iter6_reg_reg[27]  | 6      | 28    | NO           | NO                 | YES               | 28     | 0       | 
|Encoder     | dense_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_16u_config15_U0/grp_dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_fu_687/select_ln340_2655_reg_2487950_pp0_iter6_reg_reg[27]  | 6      | 28    | NO           | NO                 | YES               | 28     | 0       | 
|Encoder     | dense_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_16u_config15_U0/grp_dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_fu_687/data_47_V_read_1_reg_2486721_pp0_iter7_reg_reg[27]   | 9      | 28    | NO           | NO                 | YES               | 28     | 0       | 
|Encoder     | dense_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_16u_config15_U0/grp_dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_fu_687/data_49_V_read_1_reg_2486701_pp0_iter7_reg_reg[27]   | 8      | 28    | NO           | NO                 | YES               | 28     | 0       | 
|Encoder     | dense_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_16u_config15_U0/grp_dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_fu_687/select_ln340_2825_reg_2488010_pp0_iter8_reg_reg[27]  | 8      | 28    | NO           | NO                 | YES               | 28     | 0       | 
|Encoder     | dense_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_16u_config15_U0/grp_dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_fu_687/data_39_V_read_1_reg_2486816_pp0_iter5_reg_reg[27]   | 6      | 28    | NO           | NO                 | YES               | 28     | 0       | 
|Encoder     | dense_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_16u_config15_U0/grp_dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_fu_687/select_ln340_2664_reg_2487962_pp0_iter6_reg_reg[27]  | 6      | 28    | NO           | NO                 | YES               | 28     | 0       | 
|Encoder     | dense_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_16u_config15_U0/grp_dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_fu_687/data_26_V_read_1_reg_2486951_pp0_iter3_reg_reg[27]   | 4      | 28    | NO           | NO                 | YES               | 28     | 0       | 
|Encoder     | dense_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_16u_config15_U0/grp_dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_fu_687/select_ln340_2461_reg_2487865_pp0_iter4_reg_reg[27]  | 4      | 27    | NO           | NO                 | YES               | 27     | 0       | 
|Encoder     | dense_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_16u_config15_U0/grp_dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_fu_687/data_15_V_read_1_reg_2487088_pp0_iter1_reg_reg[27]   | 3      | 28    | NO           | NO                 | YES               | 28     | 0       | 
|Encoder     | dense_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_16u_config15_U0/grp_dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_fu_687/tmp_1333_reg_2487802_pp0_iter2_reg_reg[0]            | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Encoder     | dense_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_16u_config15_U0/grp_dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_fu_687/and_ln416_256_reg_2487794_pp0_iter2_reg_reg[0]       | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Encoder     | dense_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_16u_config15_U0/grp_dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_fu_687/data_18_V_read_1_reg_2487050_pp0_iter2_reg_reg[27]   | 4      | 28    | NO           | NO                 | YES               | 28     | 0       | 
|Encoder     | dense_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_16u_config15_U0/grp_dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_fu_687/data_19_V_read_1_reg_2487035_pp0_iter2_reg_reg[27]   | 4      | 28    | NO           | NO                 | YES               | 28     | 0       | 
|Encoder     | dense_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_16u_config15_U0/grp_dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_fu_687/data_23_V_read_1_reg_2486986_pp0_iter3_reg_reg[27]   | 5      | 28    | NO           | NO                 | YES               | 28     | 0       | 
|Encoder     | dense_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_16u_config15_U0/grp_dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_fu_687/data_17_V_read_1_reg_2487065_pp0_iter2_reg_reg[27]   | 3      | 28    | NO           | NO                 | YES               | 28     | 0       | 
|Encoder     | dense_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_16u_config15_U0/grp_dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_fu_687/data_51_V_read_1_reg_2486671_pp0_iter8_reg_reg[26]   | 9      | 28    | NO           | NO                 | YES               | 28     | 0       | 
|Encoder     | dense_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_16u_config15_U0/grp_dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_fu_687/add_ln415_827_reg_2488039_pp0_iter8_reg_reg[20]      | 9      | 21    | NO           | YES                | YES               | 21     | 0       | 
|Encoder     | dense_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_16u_config15_U0/grp_dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_fu_687/tmp_4113_reg_2488052_pp0_iter8_reg_reg[0]            | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Encoder     | dense_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_16u_config15_U0/grp_dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_fu_687/and_ln416_812_reg_2488044_pp0_iter8_reg_reg[0]       | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Encoder     | dense_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_16u_config15_U0/grp_dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_fu_687/data_50_V_read_1_reg_2486688_pp0_iter7_reg_reg[27]   | 9      | 28    | NO           | NO                 | YES               | 28     | 0       | 
|Encoder     | dense_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_16u_config15_U0/grp_dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_fu_687/data_52_V_read_1_reg_2486660_pp0_iter8_reg_reg[27]   | 10     | 24    | NO           | NO                 | YES               | 24     | 0       | 
|Encoder     | dense_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_16u_config15_U0/grp_dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_fu_687/trunc_ln1118_99_reg_2488058_pp0_iter8_reg_reg[0]     | 10     | 4     | NO           | NO                 | YES               | 4      | 0       | 
|Encoder     | dense_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_16u_config15_U0/grp_dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_fu_687/data_43_V_read_1_reg_2486768_pp0_iter6_reg_reg[26]   | 7      | 28    | NO           | NO                 | YES               | 28     | 0       | 
|Encoder     | dense_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_16u_config15_U0/grp_dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_fu_687/and_ln416_687_reg_2487981_pp0_iter7_reg_reg[0]       | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Encoder     | dense_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_16u_config15_U0/grp_dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_fu_687/data_46_V_read_1_reg_2486732_pp0_iter7_reg_reg[27]   | 9      | 28    | NO           | NO                 | YES               | 28     | 0       | 
|Encoder     | dense_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_16u_config15_U0/grp_dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_fu_687/tmp_3488_reg_2487989_pp0_iter7_reg_reg[0]            | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Encoder     | dense_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_16u_config15_U0/grp_dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_fu_687/add_ln415_702_reg_2487976_pp0_iter7_reg_reg[19]      | 8      | 20    | NO           | YES                | YES               | 20     | 0       | 
|Encoder     | dense_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_16u_config15_U0/grp_dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_fu_687/data_53_V_read_1_reg_2486646_pp0_iter8_reg_reg[27]   | 10     | 24    | NO           | NO                 | YES               | 24     | 0       | 
|Encoder     | dense_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_16u_config15_U0/grp_dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_fu_687/trunc_ln1118_102_reg_2488063_pp0_iter8_reg_reg[0]    | 10     | 4     | NO           | NO                 | YES               | 4      | 0       | 
|Encoder     | dense_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_16u_config15_U0/grp_dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_fu_687/data_62_V_read_1_reg_2486531_pp0_iter10_reg_reg[27]  | 11     | 28    | NO           | NO                 | YES               | 28     | 0       | 
|Encoder     | dense_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_16u_config15_U0/grp_dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_fu_687/data_55_V_read_1_reg_2486622_pp0_iter8_reg_reg[27]   | 10     | 25    | NO           | NO                 | YES               | 25     | 0       | 
|Encoder     | dense_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_16u_config15_U0/grp_dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_fu_687/select_ln340_3026_reg_2488114_pp0_iter10_reg_reg[27] | 10     | 27    | NO           | NO                 | YES               | 27     | 0       | 
|Encoder     | dense_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_16u_config15_U0/grp_dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_fu_687/trunc_ln1118_109_reg_2488078_pp0_iter8_reg_reg[0]    | 10     | 3     | NO           | NO                 | YES               | 3      | 0       | 
|Encoder     | dense_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_16u_config15_U0/grp_dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_fu_687/data_63_V_read_1_reg_2486518_pp0_iter10_reg_reg[27]  | 12     | 28    | NO           | NO                 | YES               | 28     | 0       | 
|Encoder     | dense_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_16u_config15_U0/grp_dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_fu_687/data_56_V_read_1_reg_2486608_pp0_iter8_reg_reg[27]   | 10     | 28    | NO           | NO                 | YES               | 28     | 0       | 
|Encoder     | dense_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_16u_config15_U0/grp_dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_fu_687/data_54_V_read_1_reg_2486634_pp0_iter8_reg_reg[27]   | 10     | 28    | NO           | NO                 | YES               | 28     | 0       | 
|Encoder     | dense_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_16u_config15_U0/grp_dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_fu_687/data_29_V_read_1_reg_2486918_pp0_iter4_reg_reg[27]   | 6      | 28    | NO           | NO                 | YES               | 28     | 0       | 
|Encoder     | dense_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_16u_config15_U0/grp_dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_fu_687/data_24_V_read_1_reg_2486973_pp0_iter3_reg_reg[27]   | 5      | 28    | NO           | NO                 | YES               | 28     | 0       | 
|Encoder     | dense_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_16u_config15_U0/grp_dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_fu_687/data_57_V_read_1_reg_2486596_pp0_iter9_reg_reg[27]   | 11     | 28    | NO           | NO                 | YES               | 28     | 0       | 
|Encoder     | dense_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_16u_config15_U0/grp_dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_fu_687/select_ln340_2991_reg_2488103_pp0_iter10_reg_reg[27] | 10     | 28    | NO           | NO                 | YES               | 28     | 0       | 
|Encoder     | dense_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_16u_config15_U0/grp_dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_fu_687/data_40_V_read_1_reg_2486800_pp0_iter6_reg_reg[27]   | 8      | 28    | NO           | NO                 | YES               | 28     | 0       | 
|Encoder     | dense_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_16u_config15_U0/grp_dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_fu_687/data_41_V_read_1_reg_2486788_pp0_iter6_reg_reg[27]   | 8      | 28    | NO           | NO                 | YES               | 28     | 0       | 
|Encoder     | dense_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_16u_config15_U0/grp_dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_fu_687/data_42_V_read_1_reg_2486780_pp0_iter6_reg_reg[27]   | 8      | 28    | NO           | NO                 | YES               | 28     | 0       | 
|Encoder     | dense_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_16u_config15_U0/grp_dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_fu_687/data_44_V_read_1_reg_2486757_pp0_iter6_reg_reg[27]   | 8      | 28    | NO           | NO                 | YES               | 28     | 0       | 
|Encoder     | dense_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_16u_config15_U0/grp_dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_fu_687/data_45_V_read_1_reg_2486746_pp0_iter7_reg_reg[27]   | 9      | 28    | NO           | NO                 | YES               | 28     | 0       | 
|Encoder     | dense_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_16u_config15_U0/grp_dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_fu_687/data_37_V_read_1_reg_2486835_pp0_iter5_reg_reg[27]   | 7      | 28    | NO           | NO                 | YES               | 28     | 0       | 
|Encoder     | dense_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_16u_config15_U0/grp_dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_fu_687/data_61_V_read_1_reg_2486544_pp0_iter9_reg_reg[27]   | 11     | 28    | NO           | NO                 | YES               | 28     | 0       | 
|Encoder     | dense_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_16u_config15_U0/grp_dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_fu_687/data_59_V_read_1_reg_2486570_pp0_iter9_reg_reg[27]   | 10     | 28    | NO           | NO                 | YES               | 28     | 0       | 
|Encoder     | dense_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_16u_config15_U0/grp_dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_fu_687/data_36_V_read_1_reg_2486847_pp0_iter5_reg_reg[27]   | 7      | 28    | NO           | NO                 | YES               | 28     | 0       | 
|Encoder     | dense_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_16u_config15_U0/grp_dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_fu_687/data_35_V_read_1_reg_2486856_pp0_iter5_reg_reg[27]   | 7      | 28    | NO           | NO                 | YES               | 28     | 0       | 
|Encoder     | dense_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_16u_config15_U0/grp_dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_fu_687/data_33_V_read_1_reg_2486875_pp0_iter4_reg_reg[27]   | 6      | 28    | NO           | NO                 | YES               | 28     | 0       | 
|Encoder     | dense_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_16u_config15_U0/grp_dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_fu_687/data_27_V_read_1_reg_2486942_pp0_iter3_reg_reg[27]   | 5      | 28    | NO           | NO                 | YES               | 28     | 0       | 
|Encoder     | dense_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_16u_config15_U0/grp_dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_fu_687/data_21_V_read_1_reg_2487012_pp0_iter2_reg_reg[27]   | 4      | 28    | NO           | NO                 | YES               | 28     | 0       | 
|Encoder     | dense_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_16u_config15_U0/grp_dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_fu_687/data_20_V_read_1_reg_2487023_pp0_iter2_reg_reg[27]   | 4      | 28    | NO           | NO                 | YES               | 28     | 0       | 
|Encoder     | dense_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_16u_config15_U0/grp_dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_fu_687/data_13_V_read_1_reg_2487114_pp0_iter1_reg_reg[27]   | 3      | 28    | NO           | NO                 | YES               | 28     | 0       | 
|Encoder     | dense_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_16u_config15_U0/grp_dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_fu_687/data_12_V_read_1_reg_2487124_pp0_iter1_reg_reg[27]   | 3      | 28    | NO           | NO                 | YES               | 28     | 0       | 
|Encoder     | dense_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_16u_config15_U0/grp_dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_fu_687/data_14_V_read_1_reg_2487105_pp0_iter1_reg_reg[27]   | 3      | 28    | NO           | NO                 | YES               | 28     | 0       | 
|Encoder     | dense_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_16u_config15_U0/grp_dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_fu_687/data_60_V_read_1_reg_2486557_pp0_iter9_reg_reg[27]   | 11     | 28    | NO           | NO                 | YES               | 28     | 0       | 
|Encoder     | dense_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_16u_config15_U0/grp_dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_fu_687/data_48_V_read_1_reg_2486710_pp0_iter7_reg_reg[27]   | 9      | 28    | NO           | NO                 | YES               | 28     | 0       | 
|Encoder     | dense_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_16u_config15_U0/grp_dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_fu_687/data_58_V_read_1_reg_2486583_pp0_iter9_reg_reg[27]   | 11     | 28    | NO           | NO                 | YES               | 28     | 0       | 
+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+-----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name        | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | SRL_SIG_reg[31] | 28     | 28         | 0      | 28      | 0      | 0      | 0      | 
|dsrl__1     | SRL_SIG_reg[34] | 28     | 28         | 0      | 56      | 28     | 0      | 0      | 
|dsrl__2     | SRL_SIG_reg[15] | 28     | 28         | 28     | 0       | 0      | 0      | 0      | 
+------------+-----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+-------+
|      |Cell     |Count  |
+------+---------+-------+
|1     |BUFG     |      1|
|2     |CARRY8   |  38560|
|3     |DSP48E2  |     24|
|4     |LUT1     |  21259|
|5     |LUT2     |  82498|
|6     |LUT3     |  73323|
|7     |LUT4     | 112025|
|8     |LUT5     |  32047|
|9     |LUT6     |  41699|
|10    |MUXF7    |    121|
|11    |RAMB18E2 |     33|
|12    |SRL16E   |   1857|
|13    |SRLC32E  |    336|
|14    |FDRE     |  23824|
|15    |FDSE     |  25877|
|16    |IBUF     |     36|
|17    |OBUF     |    276|
+------+---------+-------+

Report Instance Areas: 
+------+-------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+-------+
|      |Instance                                                                             |Module                                                                           |Cells  |
+------+-------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+-------+
|1     |top                                                                                  |                                                                                 | 453796|
|2     |  conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_4u_config11_U0             |conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_4u_config11_s            |  19272|
|3     |  conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_4u_config8_U0              |conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_4u_config8_s             |  43534|
|4     |  conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_8u_config5_U0              |conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_8u_config5_s             |  85090|
|5     |  conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_28_16_1_0_0_8u_config2_U0             |conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_28_16_1_0_0_8u_config2_s            |   3261|
|6     |  dense_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_16u_config15_U0                 |dense_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_16u_config15_s                | 257507|
|7     |    grp_dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s_fu_687    |dense_wrapper_ap_fixed_28_16_1_0_0_ap_fixed_28_16_1_0_0_config15_s               | 254506|
|8     |  layer11_out_V_data_0_V_U                                                           |fifo_w28_d16_A                                                                   |     79|
|9     |    U_fifo_w28_d16_A_shiftReg                                                        |fifo_w28_d16_A_shiftReg_124                                                      |     61|
|10    |  layer11_out_V_data_1_V_U                                                           |fifo_w28_d16_A_0                                                                 |     81|
|11    |    U_fifo_w28_d16_A_shiftReg                                                        |fifo_w28_d16_A_shiftReg_123                                                      |     61|
|12    |  layer11_out_V_data_2_V_U                                                           |fifo_w28_d16_A_1                                                                 |     79|
|13    |    U_fifo_w28_d16_A_shiftReg                                                        |fifo_w28_d16_A_shiftReg_122                                                      |     61|
|14    |  layer11_out_V_data_3_V_U                                                           |fifo_w28_d16_A_2                                                                 |     79|
|15    |    U_fifo_w28_d16_A_shiftReg                                                        |fifo_w28_d16_A_shiftReg                                                          |     61|
|16    |  layer15_out_V_data_0_V_U                                                           |fifo_w28_d1_A                                                                    |     60|
|17    |    U_fifo_w28_d1_A_shiftReg                                                         |fifo_w28_d1_A_shiftReg_121                                                       |     49|
|18    |  layer15_out_V_data_10_V_U                                                          |fifo_w28_d1_A_3                                                                  |     59|
|19    |    U_fifo_w28_d1_A_shiftReg                                                         |fifo_w28_d1_A_shiftReg_120                                                       |     49|
|20    |  layer15_out_V_data_11_V_U                                                          |fifo_w28_d1_A_4                                                                  |     59|
|21    |    U_fifo_w28_d1_A_shiftReg                                                         |fifo_w28_d1_A_shiftReg_119                                                       |     49|
|22    |  layer15_out_V_data_12_V_U                                                          |fifo_w28_d1_A_5                                                                  |     59|
|23    |    U_fifo_w28_d1_A_shiftReg                                                         |fifo_w28_d1_A_shiftReg_118                                                       |     49|
|24    |  layer15_out_V_data_13_V_U                                                          |fifo_w28_d1_A_6                                                                  |     61|
|25    |    U_fifo_w28_d1_A_shiftReg                                                         |fifo_w28_d1_A_shiftReg_117                                                       |     49|
|26    |  layer15_out_V_data_14_V_U                                                          |fifo_w28_d1_A_7                                                                  |     94|
|27    |    U_fifo_w28_d1_A_shiftReg                                                         |fifo_w28_d1_A_shiftReg_116                                                       |     66|
|28    |  layer15_out_V_data_15_V_U                                                          |fifo_w28_d1_A_8                                                                  |     59|
|29    |    U_fifo_w28_d1_A_shiftReg                                                         |fifo_w28_d1_A_shiftReg_115                                                       |     49|
|30    |  layer15_out_V_data_1_V_U                                                           |fifo_w28_d1_A_9                                                                  |     59|
|31    |    U_fifo_w28_d1_A_shiftReg                                                         |fifo_w28_d1_A_shiftReg_114                                                       |     49|
|32    |  layer15_out_V_data_2_V_U                                                           |fifo_w28_d1_A_10                                                                 |     59|
|33    |    U_fifo_w28_d1_A_shiftReg                                                         |fifo_w28_d1_A_shiftReg_113                                                       |     49|
|34    |  layer15_out_V_data_3_V_U                                                           |fifo_w28_d1_A_11                                                                 |     61|
|35    |    U_fifo_w28_d1_A_shiftReg                                                         |fifo_w28_d1_A_shiftReg_112                                                       |     49|
|36    |  layer15_out_V_data_4_V_U                                                           |fifo_w28_d1_A_12                                                                 |     59|
|37    |    U_fifo_w28_d1_A_shiftReg                                                         |fifo_w28_d1_A_shiftReg_111                                                       |     49|
|38    |  layer15_out_V_data_5_V_U                                                           |fifo_w28_d1_A_13                                                                 |     59|
|39    |    U_fifo_w28_d1_A_shiftReg                                                         |fifo_w28_d1_A_shiftReg_110                                                       |     49|
|40    |  layer15_out_V_data_6_V_U                                                           |fifo_w28_d1_A_14                                                                 |     60|
|41    |    U_fifo_w28_d1_A_shiftReg                                                         |fifo_w28_d1_A_shiftReg_109                                                       |     49|
|42    |  layer15_out_V_data_7_V_U                                                           |fifo_w28_d1_A_15                                                                 |     60|
|43    |    U_fifo_w28_d1_A_shiftReg                                                         |fifo_w28_d1_A_shiftReg_108                                                       |     49|
|44    |  layer15_out_V_data_8_V_U                                                           |fifo_w28_d1_A_16                                                                 |     59|
|45    |    U_fifo_w28_d1_A_shiftReg                                                         |fifo_w28_d1_A_shiftReg_107                                                       |     49|
|46    |  layer15_out_V_data_9_V_U                                                           |fifo_w28_d1_A_17                                                                 |     59|
|47    |    U_fifo_w28_d1_A_shiftReg                                                         |fifo_w28_d1_A_shiftReg                                                           |     49|
|48    |  layer18_out_V_data_0_V_U                                                           |fifo_w16_d66_A                                                                   |    223|
|49    |  layer19_out_V_data_0_V_U                                                           |fifo_w28_d68_A                                                                   |    146|
|50    |  layer19_out_V_data_1_V_U                                                           |fifo_w28_d68_A_18                                                                |    145|
|51    |  layer19_out_V_data_2_V_U                                                           |fifo_w28_d68_A_19                                                                |    146|
|52    |  layer19_out_V_data_3_V_U                                                           |fifo_w28_d68_A_20                                                                |    146|
|53    |  layer19_out_V_data_4_V_U                                                           |fifo_w28_d68_A_21                                                                |    145|
|54    |  layer19_out_V_data_5_V_U                                                           |fifo_w28_d68_A_22                                                                |    145|
|55    |  layer19_out_V_data_6_V_U                                                           |fifo_w28_d68_A_23                                                                |    146|
|56    |  layer19_out_V_data_7_V_U                                                           |fifo_w28_d68_A_24                                                                |    145|
|57    |  layer20_out_V_data_0_V_U                                                           |fifo_w28_d67_A                                                                   |    150|
|58    |  layer20_out_V_data_1_V_U                                                           |fifo_w28_d67_A_25                                                                |    151|
|59    |  layer20_out_V_data_2_V_U                                                           |fifo_w28_d67_A_26                                                                |    150|
|60    |  layer20_out_V_data_3_V_U                                                           |fifo_w28_d67_A_27                                                                |    152|
|61    |  layer20_out_V_data_4_V_U                                                           |fifo_w28_d67_A_28                                                                |    150|
|62    |  layer20_out_V_data_5_V_U                                                           |fifo_w28_d67_A_29                                                                |    150|
|63    |  layer20_out_V_data_6_V_U                                                           |fifo_w28_d67_A_30                                                                |    151|
|64    |  layer20_out_V_data_7_V_U                                                           |fifo_w28_d67_A_31                                                                |    150|
|65    |  layer21_out_V_data_0_V_U                                                           |fifo_w28_d35_A                                                                   |    529|
|66    |    U_fifo_w28_d35_A_shiftReg                                                        |fifo_w28_d35_A_shiftReg_106                                                      |    506|
|67    |  layer21_out_V_data_1_V_U                                                           |fifo_w28_d35_A_32                                                                |    613|
|68    |    U_fifo_w28_d35_A_shiftReg                                                        |fifo_w28_d35_A_shiftReg_105                                                      |    590|
|69    |  layer21_out_V_data_2_V_U                                                           |fifo_w28_d35_A_33                                                                |    642|
|70    |    U_fifo_w28_d35_A_shiftReg                                                        |fifo_w28_d35_A_shiftReg_104                                                      |    620|
|71    |  layer21_out_V_data_3_V_U                                                           |fifo_w28_d35_A_34                                                                |    111|
|72    |    U_fifo_w28_d35_A_shiftReg                                                        |fifo_w28_d35_A_shiftReg                                                          |     89|
|73    |  layer2_out_V_data_0_V_U                                                            |fifo_w28_d64_A                                                                   |    139|
|74    |  layer2_out_V_data_1_V_U                                                            |fifo_w28_d64_A_35                                                                |    140|
|75    |  layer2_out_V_data_2_V_U                                                            |fifo_w28_d64_A_36                                                                |    138|
|76    |  layer2_out_V_data_3_V_U                                                            |fifo_w28_d64_A_37                                                                |    139|
|77    |  layer2_out_V_data_4_V_U                                                            |fifo_w28_d64_A_38                                                                |    139|
|78    |  layer2_out_V_data_5_V_U                                                            |fifo_w28_d64_A_39                                                                |    166|
|79    |  layer2_out_V_data_6_V_U                                                            |fifo_w28_d64_A_40                                                                |    167|
|80    |  layer2_out_V_data_7_V_U                                                            |fifo_w28_d64_A_41                                                                |    166|
|81    |  layer5_out_V_data_0_V_U                                                            |fifo_w28_d64_A_42                                                                |    195|
|82    |  layer5_out_V_data_1_V_U                                                            |fifo_w28_d64_A_43                                                                |    194|
|83    |  layer5_out_V_data_2_V_U                                                            |fifo_w28_d64_A_44                                                                |    194|
|84    |  layer5_out_V_data_3_V_U                                                            |fifo_w28_d64_A_45                                                                |    194|
|85    |  layer5_out_V_data_4_V_U                                                            |fifo_w28_d64_A_46                                                                |    194|
|86    |  layer5_out_V_data_5_V_U                                                            |fifo_w28_d64_A_47                                                                |    194|
|87    |  layer5_out_V_data_6_V_U                                                            |fifo_w28_d64_A_48                                                                |    195|
|88    |  layer5_out_V_data_7_V_U                                                            |fifo_w28_d64_A_49                                                                |    253|
|89    |  layer8_out_V_data_0_V_U                                                            |fifo_w28_d32_A                                                                   |    111|
|90    |    U_fifo_w28_d32_A_shiftReg                                                        |fifo_w28_d32_A_shiftReg_103                                                      |     90|
|91    |  layer8_out_V_data_1_V_U                                                            |fifo_w28_d32_A_50                                                                |    199|
|92    |    U_fifo_w28_d32_A_shiftReg                                                        |fifo_w28_d32_A_shiftReg_102                                                      |    178|
|93    |  layer8_out_V_data_2_V_U                                                            |fifo_w28_d32_A_51                                                                |    199|
|94    |    U_fifo_w28_d32_A_shiftReg                                                        |fifo_w28_d32_A_shiftReg_101                                                      |    178|
|95    |  layer8_out_V_data_3_V_U                                                            |fifo_w28_d32_A_52                                                                |    202|
|96    |    U_fifo_w28_d32_A_shiftReg                                                        |fifo_w28_d32_A_shiftReg                                                          |    180|
|97    |  linear_array_array_ap_fixed_16_16_1_0_0_16u_linear_config17_U0                     |linear_array_array_ap_fixed_16_16_1_0_0_16u_linear_config17_s                    |    943|
|98    |    regslice_both_res_V_data_0_V_U                                                   |regslice_both_53                                                                 |     60|
|99    |      ibuf_inst                                                                      |xil_defaultlib_ibuf_99                                                           |     36|
|100   |      obuf_inst                                                                      |xil_defaultlib_obuf_100                                                          |     22|
|101   |    regslice_both_res_V_data_10_V_U                                                  |regslice_both_54                                                                 |     60|
|102   |      ibuf_inst                                                                      |xil_defaultlib_ibuf_97                                                           |     33|
|103   |      obuf_inst                                                                      |xil_defaultlib_obuf_98                                                           |     23|
|104   |    regslice_both_res_V_data_11_V_U                                                  |regslice_both_55                                                                 |     58|
|105   |      ibuf_inst                                                                      |xil_defaultlib_ibuf_95                                                           |     33|
|106   |      obuf_inst                                                                      |xil_defaultlib_obuf_96                                                           |     21|
|107   |    regslice_both_res_V_data_12_V_U                                                  |regslice_both_56                                                                 |     59|
|108   |      ibuf_inst                                                                      |xil_defaultlib_ibuf_93                                                           |     33|
|109   |      obuf_inst                                                                      |xil_defaultlib_obuf_94                                                           |     22|
|110   |    regslice_both_res_V_data_13_V_U                                                  |regslice_both_57                                                                 |     58|
|111   |      ibuf_inst                                                                      |xil_defaultlib_ibuf_91                                                           |     33|
|112   |      obuf_inst                                                                      |xil_defaultlib_obuf_92                                                           |     21|
|113   |    regslice_both_res_V_data_14_V_U                                                  |regslice_both_58                                                                 |     59|
|114   |      ibuf_inst                                                                      |xil_defaultlib_ibuf_89                                                           |     33|
|115   |      obuf_inst                                                                      |xil_defaultlib_obuf_90                                                           |     22|
|116   |    regslice_both_res_V_data_15_V_U                                                  |regslice_both_59                                                                 |     58|
|117   |      ibuf_inst                                                                      |xil_defaultlib_ibuf_87                                                           |     33|
|118   |      obuf_inst                                                                      |xil_defaultlib_obuf_88                                                           |     21|
|119   |    regslice_both_res_V_data_1_V_U                                                   |regslice_both_60                                                                 |     59|
|120   |      ibuf_inst                                                                      |xil_defaultlib_ibuf_85                                                           |     33|
|121   |      obuf_inst                                                                      |xil_defaultlib_obuf_86                                                           |     22|
|122   |    regslice_both_res_V_data_2_V_U                                                   |regslice_both_61                                                                 |     59|
|123   |      ibuf_inst                                                                      |xil_defaultlib_ibuf_83                                                           |     33|
|124   |      obuf_inst                                                                      |xil_defaultlib_obuf_84                                                           |     22|
|125   |    regslice_both_res_V_data_3_V_U                                                   |regslice_both_62                                                                 |     58|
|126   |      ibuf_inst                                                                      |xil_defaultlib_ibuf_81                                                           |     33|
|127   |      obuf_inst                                                                      |xil_defaultlib_obuf_82                                                           |     21|
|128   |    regslice_both_res_V_data_4_V_U                                                   |regslice_both_63                                                                 |     62|
|129   |      ibuf_inst                                                                      |xil_defaultlib_ibuf_79                                                           |     33|
|130   |      obuf_inst                                                                      |xil_defaultlib_obuf_80                                                           |     23|
|131   |    regslice_both_res_V_data_5_V_U                                                   |regslice_both_64                                                                 |     58|
|132   |      ibuf_inst                                                                      |xil_defaultlib_ibuf_77                                                           |     33|
|133   |      obuf_inst                                                                      |xil_defaultlib_obuf_78                                                           |     21|
|134   |    regslice_both_res_V_data_6_V_U                                                   |regslice_both_65                                                                 |     59|
|135   |      ibuf_inst                                                                      |xil_defaultlib_ibuf_75                                                           |     33|
|136   |      obuf_inst                                                                      |xil_defaultlib_obuf_76                                                           |     22|
|137   |    regslice_both_res_V_data_7_V_U                                                   |regslice_both_66                                                                 |     58|
|138   |      ibuf_inst                                                                      |xil_defaultlib_ibuf_73                                                           |     33|
|139   |      obuf_inst                                                                      |xil_defaultlib_obuf_74                                                           |     21|
|140   |    regslice_both_res_V_data_8_V_U                                                   |regslice_both_67                                                                 |     59|
|141   |      ibuf_inst                                                                      |xil_defaultlib_ibuf_71                                                           |     33|
|142   |      obuf_inst                                                                      |xil_defaultlib_obuf_72                                                           |     22|
|143   |    regslice_both_res_V_data_9_V_U                                                   |regslice_both_68                                                                 |     58|
|144   |      ibuf_inst                                                                      |xil_defaultlib_ibuf_69                                                           |     33|
|145   |      obuf_inst                                                                      |xil_defaultlib_obuf_70                                                           |     21|
|146   |  start_for_conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_4u_config11cud_U |start_for_conv_1d_cl_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_4u_config11cud |     13|
|147   |  start_for_conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_4u_config8_U0_U  |start_for_conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_4u_config8_U0  |     11|
|148   |  start_for_conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_8u_config5_U0_U  |start_for_conv_1d_cl_array_ap_fixed_8u_array_ap_fixed_28_16_1_0_0_8u_config5_U0  |     12|
|149   |  start_for_conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_28_16_1_0_0_8u_config2bkb_U |start_for_conv_1d_cl_array_ap_int_16_1u_array_ap_fixed_28_16_1_0_0_8u_config2bkb |     12|
|150   |  start_for_dense_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_16u_config15_U0_U     |start_for_dense_array_ap_fixed_4u_array_ap_fixed_28_16_1_0_0_16u_config15_U0     |     12|
|151   |  start_for_linear_array_array_ap_fixed_16_16_1_0_0_16u_linear_config17_U0_U         |start_for_linear_array_array_ap_fixed_16_16_1_0_0_16u_linear_config17_U0         |     11|
|152   |  start_for_zeropad1d_cl_array_array_ap_fixed_28_16_1_0_0_4u_config21_U0_U           |start_for_zeropad1d_cl_array_array_ap_fixed_28_16_1_0_0_4u_config21_U0           |     11|
|153   |  start_for_zeropad1d_cl_array_array_ap_fixed_28_16_1_0_0_8u_config19_U0_U           |start_for_zeropad1d_cl_array_array_ap_fixed_28_16_1_0_0_8u_config19_U0           |     11|
|154   |  start_for_zeropad1d_cl_array_array_ap_fixed_28_16_1_0_0_8u_config20_U0_U           |start_for_zeropad1d_cl_array_array_ap_fixed_28_16_1_0_0_8u_config20_U0           |     12|
|155   |  zeropad1d_cl_array_ap_int_16_1u_array_ap_int_16_1u_config18_U0                     |zeropad1d_cl_array_ap_int_16_1u_array_ap_int_16_1u_config18_s                    |    101|
|156   |    regslice_both_data_V_data_V_U                                                    |regslice_both                                                                    |     75|
|157   |      ibuf_inst                                                                      |xil_defaultlib_ibuf                                                              |     35|
|158   |      obuf_inst                                                                      |xil_defaultlib_obuf                                                              |     40|
|159   |  zeropad1d_cl_array_array_ap_fixed_28_16_1_0_0_4u_config21_U0                       |zeropad1d_cl_array_array_ap_fixed_28_16_1_0_0_4u_config21_s                      |     35|
|160   |  zeropad1d_cl_array_array_ap_fixed_28_16_1_0_0_8u_config19_U0                       |zeropad1d_cl_array_array_ap_fixed_28_16_1_0_0_8u_config19_s                      |    284|
|161   |  zeropad1d_cl_array_array_ap_fixed_28_16_1_0_0_8u_config20_U0                       |zeropad1d_cl_array_array_ap_fixed_28_16_1_0_0_8u_config20_s                      |     45|
+------+-------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:09:03 ; elapsed = 00:09:21 . Memory (MB): peak = 4359.871 ; gain = 2202.004 ; free physical = 730 ; free virtual = 3994
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:09:07 ; elapsed = 00:09:29 . Memory (MB): peak = 4363.781 ; gain = 2205.914 ; free physical = 5321 ; free virtual = 11088
Synthesis Optimization Complete : Time (s): cpu = 00:09:07 ; elapsed = 00:09:29 . Memory (MB): peak = 4363.781 ; gain = 2205.914 ; free physical = 5390 ; free virtual = 11162
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 4363.781 ; gain = 0.000 ; free physical = 4893 ; free virtual = 10686
INFO: [Netlist 29-17] Analyzing 38742 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 4535.379 ; gain = 0.000 ; free physical = 4664 ; free virtual = 10499
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 61 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 24 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 36 instances

INFO: [Common 17-83] Releasing license: Synthesis
404 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:10:25 ; elapsed = 00:10:45 . Memory (MB): peak = 4535.379 ; gain = 2383.602 ; free physical = 5081 ; free virtual = 10958
# report_utilization -file vivado_synth.rpt
INFO: [Common 17-206] Exiting Vivado at Wed Aug  7 14:53:06 2024...
