[hls]

clock=2.5
flow_target=vivado
syn.file=eval_dut.cpp
syn.file_cflags=eval_dut.cpp,-I${XF_PROJ_ROOT}/L1/include/hw -I${XF_PROJ_ROOT}/L1/include/sw
syn.top=eval2_dut
tb.file=eval_test.cpp
tb.file_cflags=eval_test.cpp,-I${XF_PROJ_ROOT}/L1/include/hw -I${XF_PROJ_ROOT}/L1/include/sw





vivado.flow=${VIVADO_FLOW}
vivado.rtl=verilog


