Reading timing models for corner nom_typ_1p20V_25C…
Reading timing library for the 'nom_typ_1p20V_25C' corner at '/opt/pdks/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_typ_1p20V_25C.lib'…
Reading OpenROAD database at '/home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/runs/RUN_2025-12-11_20-30-25/42-openroad-repairantennas/1-diodeinsertion/DigitalSine.odb'…
Reading design constraints file at '/nix/store/sfc122jplczjy5i6pd5radwb3k94mh33-python3.12-librelane-3.0.0.dev45/lib/python3.12/site-packages/librelane/scripts/base.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 5
[INFO] Setting input delay to: 5
[INFO] Setting load to: 0.006
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.15
[INFO] Setting timing derate to: 5%
%OL_CREATE_REPORT min.rpt

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012516    0.028739    0.010969    0.010969 ^ clk (in)
                                                         clk (net)
                      0.028750    0.000000    0.010969 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021102    0.024024    0.068321    0.079290 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024046    0.001304    0.080594 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020991    0.023767    0.066156    0.146750 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023776    0.000841    0.147591 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.003462    0.025875    0.165930    0.313521 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.025949    0.000214    0.313736 ^ hold3/A (sg13g2_dlygate4sd3_1)
     1    0.010431    0.061380    0.381425    0.695161 ^ hold3/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.061380    0.000474    0.695634 ^ fanout73/A (sg13g2_buf_8)
     7    0.041782    0.034464    0.091960    0.787595 ^ fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.034641    0.001226    0.788820 ^ _128_/A (sg13g2_inv_2)
     5    0.020608    0.039417    0.046053    0.834873 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.039437    0.000733    0.835606 v _293_/D (sg13g2_dfrbpq_1)
                                              0.835606   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012516    0.028739    0.010969    0.010969 ^ clk (in)
                                                         clk (net)
                      0.028750    0.000000    0.010969 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021102    0.024024    0.068321    0.079290 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024046    0.001304    0.080594 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020991    0.023767    0.066156    0.146750 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023776    0.000841    0.147591 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.397591   clock uncertainty
                                  0.000000    0.397591   clock reconvergence pessimism
                                 -0.039757    0.357834   library hold time
                                              0.357834   data required time
---------------------------------------------------------------------------------------------
                                              0.357834   data required time
                                             -0.835606   data arrival time
---------------------------------------------------------------------------------------------
                                              0.477771   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012516    0.028739    0.010969    0.010969 ^ clk (in)
                                                         clk (net)
                      0.028750    0.000000    0.010969 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021102    0.024024    0.068321    0.079290 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024046    0.001304    0.080594 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020991    0.023767    0.066156    0.146750 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023776    0.000841    0.147591 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.003462    0.025875    0.165930    0.313521 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.025949    0.000214    0.313736 ^ hold3/A (sg13g2_dlygate4sd3_1)
     1    0.010431    0.061380    0.381425    0.695161 ^ hold3/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.061380    0.000474    0.695634 ^ fanout73/A (sg13g2_buf_8)
     7    0.041782    0.034464    0.091960    0.787595 ^ fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.034672    0.001468    0.789062 ^ _192_/A (sg13g2_xnor2_1)
     1    0.001942    0.028129    0.058425    0.847488 v _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.028129    0.000069    0.847557 v _294_/D (sg13g2_dfrbpq_1)
                                              0.847557   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012516    0.028739    0.010969    0.010969 ^ clk (in)
                                                         clk (net)
                      0.028750    0.000000    0.010969 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021102    0.024024    0.068321    0.079290 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024046    0.001304    0.080594 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020991    0.023767    0.066156    0.146750 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023768    0.000516    0.147266 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.397266   clock uncertainty
                                  0.000000    0.397266   clock reconvergence pessimism
                                 -0.036174    0.361092   library hold time
                                              0.361092   data required time
---------------------------------------------------------------------------------------------
                                              0.361092   data required time
                                             -0.847557   data arrival time
---------------------------------------------------------------------------------------------
                                              0.486466   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012516    0.028739    0.010969    0.010969 ^ clk (in)
                                                         clk (net)
                      0.028750    0.000000    0.010969 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021102    0.024024    0.068321    0.079290 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024046    0.001304    0.080594 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020991    0.023767    0.066156    0.146750 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023769    0.000672    0.147422 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.002601    0.022890    0.163447    0.310870 ^ _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.022890    0.000096    0.310966 ^ hold6/A (sg13g2_dlygate4sd3_1)
     2    0.014239    0.076399    0.392973    0.703939 ^ hold6/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.076402    0.000585    0.704525 ^ fanout52/A (sg13g2_buf_8)
     8    0.041044    0.034740    0.098853    0.803378 ^ fanout52/X (sg13g2_buf_8)
                                                         net52 (net)
                      0.035081    0.002372    0.805750 ^ _195_/B (sg13g2_xor2_1)
     2    0.009800    0.045868    0.083420    0.889170 v _195_/X (sg13g2_xor2_1)
                                                         _028_ (net)
                      0.045875    0.000577    0.889748 v _196_/B (sg13g2_xor2_1)
     1    0.002673    0.027005    0.056715    0.946463 v _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.027005    0.000181    0.946644 v _295_/D (sg13g2_dfrbpq_2)
                                              0.946644   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012516    0.028739    0.010969    0.010969 ^ clk (in)
                                                         clk (net)
                      0.028750    0.000000    0.010969 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021102    0.024024    0.068321    0.079290 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024047    0.001333    0.080622 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019656    0.023168    0.065550    0.146173 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023170    0.000520    0.146692 ^ _295_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.396692   clock uncertainty
                                  0.000000    0.396692   clock reconvergence pessimism
                                 -0.035985    0.360708   library hold time
                                              0.360708   data required time
---------------------------------------------------------------------------------------------
                                              0.360708   data required time
                                             -0.946644   data arrival time
---------------------------------------------------------------------------------------------
                                              0.585936   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012516    0.028739    0.010969    0.010969 ^ clk (in)
                                                         clk (net)
                      0.028750    0.000000    0.010969 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021102    0.024024    0.068321    0.079290 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024047    0.001333    0.080622 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019656    0.023168    0.065550    0.146173 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023186    0.001157    0.147330 ^ _296_/CLK (sg13g2_dfrbpq_1)
     2    0.006830    0.038087    0.175342    0.322672 ^ _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.038090    0.000357    0.323028 ^ hold11/A (sg13g2_dlygate4sd3_1)
     1    0.009034    0.056038    0.382951    0.705979 ^ hold11/X (sg13g2_dlygate4sd3_1)
                                                         net47 (net)
                      0.056038    0.000369    0.706348 ^ fanout66/A (sg13g2_buf_8)
     8    0.041588    0.034101    0.088610    0.794957 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.034628    0.003076    0.798033 ^ _199_/A (sg13g2_xnor2_1)
     2    0.010360    0.071584    0.094465    0.892498 v _199_/Y (sg13g2_xnor2_1)
                                                         _031_ (net)
                      0.071596    0.000756    0.893254 v _200_/B (sg13g2_xor2_1)
     1    0.001681    0.024019    0.062141    0.955396 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.024019    0.000065    0.955460 v _296_/D (sg13g2_dfrbpq_1)
                                              0.955460   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012516    0.028739    0.010969    0.010969 ^ clk (in)
                                                         clk (net)
                      0.028750    0.000000    0.010969 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021102    0.024024    0.068321    0.079290 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024047    0.001333    0.080622 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019656    0.023168    0.065550    0.146173 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023186    0.001157    0.147330 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.397330   clock uncertainty
                                  0.000000    0.397330   clock reconvergence pessimism
                                 -0.034993    0.362336   library hold time
                                              0.362336   data required time
---------------------------------------------------------------------------------------------
                                              0.362336   data required time
                                             -0.955460   data arrival time
---------------------------------------------------------------------------------------------
                                              0.593124   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012516    0.028739    0.010969    0.010969 ^ clk (in)
                                                         clk (net)
                      0.028750    0.000000    0.010969 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021102    0.024024    0.068321    0.079290 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024047    0.001333    0.080622 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019656    0.023168    0.065550    0.146173 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023186    0.001157    0.147330 ^ _296_/CLK (sg13g2_dfrbpq_1)
     2    0.006830    0.038087    0.175342    0.322672 ^ _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.038090    0.000357    0.323028 ^ hold11/A (sg13g2_dlygate4sd3_1)
     1    0.009034    0.056038    0.382951    0.705979 ^ hold11/X (sg13g2_dlygate4sd3_1)
                                                         net47 (net)
                      0.056038    0.000369    0.706348 ^ fanout66/A (sg13g2_buf_8)
     8    0.041588    0.034101    0.088610    0.794957 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.034662    0.003201    0.798158 ^ _198_/A (sg13g2_nand2_1)
     1    0.003814    0.035901    0.047073    0.845231 v _198_/Y (sg13g2_nand2_1)
                                                         _030_ (net)
                      0.035901    0.000153    0.845384 v _203_/B1 (sg13g2_o21ai_1)
     2    0.010488    0.062761    0.065944    0.911328 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.062770    0.000607    0.911935 ^ _204_/B (sg13g2_xor2_1)
     1    0.002823    0.027122    0.063978    0.975913 v _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.027122    0.000102    0.976015 v _297_/D (sg13g2_dfrbpq_2)
                                              0.976015   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012516    0.028739    0.010969    0.010969 ^ clk (in)
                                                         clk (net)
                      0.028750    0.000000    0.010969 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021102    0.024024    0.068321    0.079290 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024047    0.001333    0.080622 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019656    0.023168    0.065550    0.146173 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023186    0.001153    0.147325 ^ _297_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.397325   clock uncertainty
                                  0.000000    0.397325   clock reconvergence pessimism
                                 -0.036019    0.361306   library hold time
                                              0.361306   data required time
---------------------------------------------------------------------------------------------
                                              0.361306   data required time
                                             -0.976015   data arrival time
---------------------------------------------------------------------------------------------
                                              0.614709   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012516    0.028739    0.010969    0.010969 ^ clk (in)
                                                         clk (net)
                      0.028750    0.000000    0.010969 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021102    0.024024    0.068321    0.079290 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024047    0.001333    0.080622 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019656    0.023168    0.065550    0.146173 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023187    0.001191    0.147364 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.009478    0.037831    0.177015    0.324379 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.037835    0.000408    0.324787 v fanout57/A (sg13g2_buf_8)
     8    0.035072    0.028354    0.083304    0.408090 v fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.028597    0.002193    0.410283 v fanout56/A (sg13g2_buf_2)
     6    0.027496    0.054100    0.100197    0.510480 v fanout56/X (sg13g2_buf_2)
                                                         net56 (net)
                      0.054113    0.000850    0.511330 v _210_/B (sg13g2_xnor2_1)
     1    0.005560    0.046270    0.073767    0.585097 v _210_/Y (sg13g2_xnor2_1)
                                                         _039_ (net)
                      0.046270    0.000228    0.585325 v _211_/B (sg13g2_xnor2_1)
     1    0.002822    0.031865    0.058892    0.644216 v _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.031865    0.000189    0.644406 v hold9/A (sg13g2_dlygate4sd3_1)
     1    0.002176    0.034682    0.370358    1.014764 v hold9/X (sg13g2_dlygate4sd3_1)
                                                         net45 (net)
                      0.034682    0.000083    1.014846 v _299_/D (sg13g2_dfrbpq_1)
                                              1.014846   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012516    0.028739    0.010969    0.010969 ^ clk (in)
                                                         clk (net)
                      0.028750    0.000000    0.010969 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021102    0.024024    0.068321    0.079290 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024047    0.001333    0.080622 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019656    0.023168    0.065550    0.146173 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023187    0.001191    0.147364 ^ _299_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.397364   clock uncertainty
                                  0.000000    0.397364   clock reconvergence pessimism
                                 -0.038372    0.358991   library hold time
                                              0.358991   data required time
---------------------------------------------------------------------------------------------
                                              0.358991   data required time
                                             -1.014846   data arrival time
---------------------------------------------------------------------------------------------
                                              0.655855   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012516    0.028739    0.010969    0.010969 ^ clk (in)
                                                         clk (net)
                      0.028750    0.000000    0.010969 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021102    0.024024    0.068321    0.079290 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024046    0.001304    0.080594 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020991    0.023767    0.066156    0.146750 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023769    0.000672    0.147422 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.002638    0.018848    0.160766    0.308188 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.018848    0.000098    0.308286 v hold6/A (sg13g2_dlygate4sd3_1)
     2    0.013894    0.070515    0.403652    0.711939 v hold6/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.070518    0.000503    0.712441 v fanout53/A (sg13g2_buf_1)
     5    0.023425    0.079159    0.130136    0.842577 v fanout53/X (sg13g2_buf_1)
                                                         net53 (net)
                      0.079169    0.000912    0.843489 v _206_/B (sg13g2_xnor2_1)
     2    0.010119    0.070976    0.103648    0.947137 v _206_/Y (sg13g2_xnor2_1)
                                                         _036_ (net)
                      0.070979    0.000599    0.947737 v _208_/A (sg13g2_xor2_1)
     1    0.003845    0.030057    0.076446    1.024183 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.030057    0.000247    1.024429 v _298_/D (sg13g2_dfrbpq_2)
                                              1.024429   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012516    0.028739    0.010969    0.010969 ^ clk (in)
                                                         clk (net)
                      0.028750    0.000000    0.010969 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021102    0.024024    0.068321    0.079290 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024046    0.001304    0.080594 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020991    0.023767    0.066156    0.146750 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023768    0.000548    0.147298 ^ _298_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.397298   clock uncertainty
                                  0.000000    0.397298   clock reconvergence pessimism
                                 -0.036842    0.360456   library hold time
                                              0.360456   data required time
---------------------------------------------------------------------------------------------
                                              0.360456   data required time
                                             -1.024429   data arrival time
---------------------------------------------------------------------------------------------
                                              0.663974   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012516    0.028739    0.010969    0.010969 ^ clk (in)
                                                         clk (net)
                      0.028750    0.000000    0.010969 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021102    0.024024    0.068321    0.079290 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024047    0.001333    0.080622 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019656    0.023168    0.065550    0.146173 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023187    0.001191    0.147364 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.009478    0.037831    0.177015    0.324379 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.037835    0.000408    0.324787 v fanout57/A (sg13g2_buf_8)
     8    0.035072    0.028354    0.083304    0.408090 v fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.028597    0.002193    0.410283 v fanout56/A (sg13g2_buf_2)
     6    0.027496    0.054100    0.100197    0.510480 v fanout56/X (sg13g2_buf_2)
                                                         net56 (net)
                      0.054171    0.001335    0.511815 v _182_/B (sg13g2_nand2_1)
     1    0.005305    0.037885    0.051946    0.563761 ^ _182_/Y (sg13g2_nand2_1)
                                                         _020_ (net)
                      0.037886    0.000218    0.563980 ^ _217_/A (sg13g2_nor3_1)
     1    0.005420    0.032857    0.046167    0.610147 v _217_/Y (sg13g2_nor3_1)
                                                         _043_ (net)
                      0.032860    0.000593    0.610739 v _218_/A2 (sg13g2_o21ai_1)
     1    0.003265    0.045683    0.079895    0.690634 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.045683    0.000218    0.690852 ^ hold7/A (sg13g2_dlygate4sd3_1)
     1    0.003139    0.035054    0.366567    1.057419 ^ hold7/X (sg13g2_dlygate4sd3_1)
                                                         net43 (net)
                      0.035054    0.000124    1.057543 ^ _219_/A (sg13g2_inv_1)
     1    0.002195    0.016601    0.027105    1.084648 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.016601    0.000151    1.084798 v _301_/D (sg13g2_dfrbpq_1)
                                              1.084798   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012516    0.028739    0.010969    0.010969 ^ clk (in)
                                                         clk (net)
                      0.028750    0.000000    0.010969 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021102    0.024024    0.068321    0.079290 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024046    0.001304    0.080594 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020991    0.023767    0.066156    0.146750 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023769    0.000672    0.147422 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.397422   clock uncertainty
                                  0.000000    0.397422   clock reconvergence pessimism
                                 -0.032521    0.364902   library hold time
                                              0.364902   data required time
---------------------------------------------------------------------------------------------
                                              0.364902   data required time
                                             -1.084798   data arrival time
---------------------------------------------------------------------------------------------
                                              0.719897   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012516    0.028739    0.010969    0.010969 ^ clk (in)
                                                         clk (net)
                      0.028750    0.000000    0.010969 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021102    0.024024    0.068321    0.079290 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024047    0.001333    0.080622 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019656    0.023168    0.065550    0.146173 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023170    0.000520    0.146692 ^ _295_/CLK (sg13g2_dfrbpq_2)
     2    0.013269    0.040377    0.188445    0.335138 ^ _295_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_2.A (net)
                      0.040433    0.001081    0.336219 ^ fanout68/A (sg13g2_buf_8)
     8    0.043198    0.034286    0.081666    0.417885 ^ fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.034799    0.003143    0.421028 ^ _140_/B (sg13g2_nor2_2)
     5    0.020545    0.041385    0.051205    0.472233 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.041392    0.000513    0.472746 v _144_/A (sg13g2_nand2_1)
     2    0.008813    0.047934    0.053162    0.525908 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.047944    0.000531    0.526438 ^ _212_/B (sg13g2_nor2_1)
     2    0.008972    0.039279    0.051168    0.577607 v _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.039311    0.000909    0.578516 v _213_/C (sg13g2_nand3_1)
     2    0.011828    0.060559    0.072018    0.650534 ^ _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.060574    0.000750    0.651284 ^ _214_/B (sg13g2_xnor2_1)
     1    0.002658    0.032082    0.063044    0.714328 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.032082    0.000183    0.714511 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.002453    0.035455    0.371441    1.085952 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net38 (net)
                      0.035455    0.000092    1.086044 v _300_/D (sg13g2_dfrbpq_2)
                                              1.086044   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012516    0.028739    0.010969    0.010969 ^ clk (in)
                                                         clk (net)
                      0.028750    0.000000    0.010969 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021102    0.024024    0.068321    0.079290 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024046    0.001304    0.080594 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020991    0.023767    0.066156    0.146750 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023775    0.000787    0.147537 ^ _300_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.397537   clock uncertainty
                                  0.000000    0.397537   clock reconvergence pessimism
                                 -0.038579    0.358958   library hold time
                                              0.358958   data required time
---------------------------------------------------------------------------------------------
                                              0.358958   data required time
                                             -1.086044   data arrival time
---------------------------------------------------------------------------------------------
                                              0.727086   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _299_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.004345    0.018145    0.003080    5.003080 v rst (in)
                                                         rst (net)
                      0.018145    0.000000    5.003080 v input1/A (sg13g2_buf_1)
     2    0.013182    0.049142    0.081880    5.084960 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.049160    0.000889    5.085850 v _290_/A (sg13g2_inv_1)
     1    0.005559    0.035286    0.042954    5.128804 ^ _290_/Y (sg13g2_inv_1)
                                                         _006_ (net)
                      0.035287    0.000228    5.129032 ^ _299_/RESET_B (sg13g2_dfrbpq_1)
                                              5.129032   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012516    0.028739    0.010969    0.010969 ^ clk (in)
                                                         clk (net)
                      0.028750    0.000000    0.010969 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021102    0.024024    0.068321    0.079290 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024047    0.001333    0.080622 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019656    0.023168    0.065550    0.146173 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023187    0.001191    0.147364 ^ _299_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.397364   clock uncertainty
                                  0.000000    0.397364   clock reconvergence pessimism
                                 -0.104672    0.292692   library removal time
                                              0.292692   data required time
---------------------------------------------------------------------------------------------
                                              0.292692   data required time
                                             -5.129032   data arrival time
---------------------------------------------------------------------------------------------
                                              4.836340   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _300_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.004345    0.018145    0.003080    5.003080 v rst (in)
                                                         rst (net)
                      0.018145    0.000000    5.003080 v input1/A (sg13g2_buf_1)
     2    0.013182    0.049142    0.081880    5.084960 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.049167    0.001033    5.085993 v fanout74/A (sg13g2_buf_8)
     8    0.035599    0.028912    0.089376    5.175369 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.028972    0.001680    5.177050 v _291_/A (sg13g2_inv_1)
     1    0.005611    0.031665    0.036895    5.213944 ^ _291_/Y (sg13g2_inv_1)
                                                         _007_ (net)
                      0.031678    0.000229    5.214173 ^ _300_/RESET_B (sg13g2_dfrbpq_2)
                                              5.214173   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012516    0.028739    0.010969    0.010969 ^ clk (in)
                                                         clk (net)
                      0.028750    0.000000    0.010969 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021102    0.024024    0.068321    0.079290 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024046    0.001304    0.080594 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020991    0.023767    0.066156    0.146750 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023775    0.000787    0.147537 ^ _300_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.397537   clock uncertainty
                                  0.000000    0.397537   clock reconvergence pessimism
                                 -0.103452    0.294084   library removal time
                                              0.294084   data required time
---------------------------------------------------------------------------------------------
                                              0.294084   data required time
                                             -5.214173   data arrival time
---------------------------------------------------------------------------------------------
                                              4.920089   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _298_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.004345    0.018145    0.003080    5.003080 v rst (in)
                                                         rst (net)
                      0.018145    0.000000    5.003080 v input1/A (sg13g2_buf_1)
     2    0.013182    0.049142    0.081880    5.084960 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.049167    0.001033    5.085993 v fanout74/A (sg13g2_buf_8)
     8    0.035599    0.028912    0.089376    5.175369 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.028933    0.001285    5.176654 v _289_/A (sg13g2_inv_1)
     1    0.006023    0.033237    0.038115    5.214769 ^ _289_/Y (sg13g2_inv_1)
                                                         _005_ (net)
                      0.033240    0.000250    5.215019 ^ _298_/RESET_B (sg13g2_dfrbpq_2)
                                              5.215019   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012516    0.028739    0.010969    0.010969 ^ clk (in)
                                                         clk (net)
                      0.028750    0.000000    0.010969 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021102    0.024024    0.068321    0.079290 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024046    0.001304    0.080594 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020991    0.023767    0.066156    0.146750 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023768    0.000548    0.147298 ^ _298_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.397298   clock uncertainty
                                  0.000000    0.397298   clock reconvergence pessimism
                                 -0.103913    0.293385   library removal time
                                              0.293385   data required time
---------------------------------------------------------------------------------------------
                                              0.293385   data required time
                                             -5.215019   data arrival time
---------------------------------------------------------------------------------------------
                                              4.921633   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _301_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.004345    0.018145    0.003080    5.003080 v rst (in)
                                                         rst (net)
                      0.018145    0.000000    5.003080 v input1/A (sg13g2_buf_1)
     2    0.013182    0.049142    0.081880    5.084960 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.049167    0.001033    5.085993 v fanout74/A (sg13g2_buf_8)
     8    0.035599    0.028912    0.089376    5.175369 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.028933    0.001283    5.176652 v _292_/A (sg13g2_inv_1)
     1    0.006080    0.033452    0.038284    5.214936 ^ _292_/Y (sg13g2_inv_1)
                                                         _008_ (net)
                      0.033455    0.000252    5.215189 ^ _301_/RESET_B (sg13g2_dfrbpq_1)
                                              5.215189   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012516    0.028739    0.010969    0.010969 ^ clk (in)
                                                         clk (net)
                      0.028750    0.000000    0.010969 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021102    0.024024    0.068321    0.079290 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024046    0.001304    0.080594 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020991    0.023767    0.066156    0.146750 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023769    0.000672    0.147422 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.397422   clock uncertainty
                                  0.000000    0.397422   clock reconvergence pessimism
                                 -0.104050    0.293373   library removal time
                                              0.293373   data required time
---------------------------------------------------------------------------------------------
                                              0.293373   data required time
                                             -5.215189   data arrival time
---------------------------------------------------------------------------------------------
                                              4.921816   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _295_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.004345    0.018145    0.003080    5.003080 v rst (in)
                                                         rst (net)
                      0.018145    0.000000    5.003080 v input1/A (sg13g2_buf_1)
     2    0.013182    0.049142    0.081880    5.084960 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.049167    0.001033    5.085993 v fanout74/A (sg13g2_buf_8)
     8    0.035599    0.028912    0.089376    5.175369 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.028939    0.001398    5.176767 v _286_/A (sg13g2_inv_1)
     1    0.005995    0.033131    0.038035    5.214802 ^ _286_/Y (sg13g2_inv_1)
                                                         _002_ (net)
                      0.033134    0.000246    5.215048 ^ _295_/RESET_B (sg13g2_dfrbpq_2)
                                              5.215048   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012516    0.028739    0.010969    0.010969 ^ clk (in)
                                                         clk (net)
                      0.028750    0.000000    0.010969 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021102    0.024024    0.068321    0.079290 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024047    0.001333    0.080622 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019656    0.023168    0.065550    0.146173 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023170    0.000520    0.146692 ^ _295_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.396692   clock uncertainty
                                  0.000000    0.396692   clock reconvergence pessimism
                                 -0.103957    0.292735   library removal time
                                              0.292735   data required time
---------------------------------------------------------------------------------------------
                                              0.292735   data required time
                                             -5.215048   data arrival time
---------------------------------------------------------------------------------------------
                                              4.922312   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _297_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.004345    0.018145    0.003080    5.003080 v rst (in)
                                                         rst (net)
                      0.018145    0.000000    5.003080 v input1/A (sg13g2_buf_1)
     2    0.013182    0.049142    0.081880    5.084960 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.049167    0.001033    5.085993 v fanout74/A (sg13g2_buf_8)
     8    0.035599    0.028912    0.089376    5.175369 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.028923    0.000888    5.176257 v _288_/A (sg13g2_inv_1)
     1    0.006362    0.034539    0.039006    5.215263 ^ _288_/Y (sg13g2_inv_1)
                                                         _004_ (net)
                      0.034551    0.000502    5.215765 ^ _297_/RESET_B (sg13g2_dfrbpq_2)
                                              5.215765   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012516    0.028739    0.010969    0.010969 ^ clk (in)
                                                         clk (net)
                      0.028750    0.000000    0.010969 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021102    0.024024    0.068321    0.079290 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024047    0.001333    0.080622 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019656    0.023168    0.065550    0.146173 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023186    0.001153    0.147325 ^ _297_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.397325   clock uncertainty
                                  0.000000    0.397325   clock reconvergence pessimism
                                 -0.104372    0.292953   library removal time
                                              0.292953   data required time
---------------------------------------------------------------------------------------------
                                              0.292953   data required time
                                             -5.215765   data arrival time
---------------------------------------------------------------------------------------------
                                              4.922812   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _296_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.004345    0.018145    0.003080    5.003080 v rst (in)
                                                         rst (net)
                      0.018145    0.000000    5.003080 v input1/A (sg13g2_buf_1)
     2    0.013182    0.049142    0.081880    5.084960 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.049167    0.001033    5.085993 v fanout74/A (sg13g2_buf_8)
     8    0.035599    0.028912    0.089376    5.175369 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.028925    0.000961    5.176330 v _287_/A (sg13g2_inv_1)
     1    0.006667    0.035709    0.039924    5.216254 ^ _287_/Y (sg13g2_inv_1)
                                                         _003_ (net)
                      0.035721    0.000516    5.216770 ^ _296_/RESET_B (sg13g2_dfrbpq_1)
                                              5.216770   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012516    0.028739    0.010969    0.010969 ^ clk (in)
                                                         clk (net)
                      0.028750    0.000000    0.010969 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021102    0.024024    0.068321    0.079290 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024047    0.001333    0.080622 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019656    0.023168    0.065550    0.146173 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023186    0.001157    0.147330 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.397330   clock uncertainty
                                  0.000000    0.397330   clock reconvergence pessimism
                                 -0.104802    0.292528   library removal time
                                              0.292528   data required time
---------------------------------------------------------------------------------------------
                                              0.292528   data required time
                                             -5.216770   data arrival time
---------------------------------------------------------------------------------------------
                                              4.924242   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _293_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.004345    0.018145    0.003080    5.003080 v rst (in)
                                                         rst (net)
                      0.018145    0.000000    5.003080 v input1/A (sg13g2_buf_1)
     2    0.013182    0.049142    0.081880    5.084960 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.049167    0.001033    5.085993 v fanout74/A (sg13g2_buf_8)
     8    0.035599    0.028912    0.089376    5.175369 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.028970    0.001668    5.177037 v _129_/A (sg13g2_inv_1)
     1    0.006719    0.035915    0.040107    5.217144 ^ _129_/Y (sg13g2_inv_1)
                                                         _000_ (net)
                      0.035926    0.000503    5.217647 ^ _293_/RESET_B (sg13g2_dfrbpq_1)
                                              5.217647   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012516    0.028739    0.010969    0.010969 ^ clk (in)
                                                         clk (net)
                      0.028750    0.000000    0.010969 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021102    0.024024    0.068321    0.079290 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024046    0.001304    0.080594 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020991    0.023767    0.066156    0.146750 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023776    0.000841    0.147591 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.397591   clock uncertainty
                                  0.000000    0.397591   clock reconvergence pessimism
                                 -0.104789    0.292803   library removal time
                                              0.292803   data required time
---------------------------------------------------------------------------------------------
                                              0.292803   data required time
                                             -5.217647   data arrival time
---------------------------------------------------------------------------------------------
                                              4.924844   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _294_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.004345    0.018145    0.003080    5.003080 v rst (in)
                                                         rst (net)
                      0.018145    0.000000    5.003080 v input1/A (sg13g2_buf_1)
     2    0.013182    0.049142    0.081880    5.084960 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.049167    0.001033    5.085993 v fanout74/A (sg13g2_buf_8)
     8    0.035599    0.028912    0.089376    5.175369 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.028957    0.001564    5.176933 v _285_/A (sg13g2_inv_1)
     1    0.006992    0.036967    0.040907    5.217841 ^ _285_/Y (sg13g2_inv_1)
                                                         _001_ (net)
                      0.036980    0.000533    5.218373 ^ _294_/RESET_B (sg13g2_dfrbpq_1)
                                              5.218373   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012516    0.028739    0.010969    0.010969 ^ clk (in)
                                                         clk (net)
                      0.028750    0.000000    0.010969 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021102    0.024024    0.068321    0.079290 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024046    0.001304    0.080594 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020991    0.023767    0.066156    0.146750 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023768    0.000516    0.147266 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.397266   clock uncertainty
                                  0.000000    0.397266   clock reconvergence pessimism
                                 -0.105105    0.292161   library removal time
                                              0.292161   data required time
---------------------------------------------------------------------------------------------
                                              0.292161   data required time
                                             -5.218373   data arrival time
---------------------------------------------------------------------------------------------
                                              4.926212   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012516    0.028739    0.010969    0.010969 ^ clk (in)
                                                         clk (net)
                      0.028750    0.000000    0.010969 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021102    0.024024    0.068321    0.079290 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024046    0.001304    0.080594 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020991    0.023767    0.066156    0.146750 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023775    0.000787    0.147537 ^ _300_/CLK (sg13g2_dfrbpq_2)
     3    0.011408    0.030935    0.183236    0.330773 v _300_/Q (sg13g2_dfrbpq_2)
                                                         net2 (net)
                      0.030943    0.000629    0.331402 v output2/A (sg13g2_buf_1)
     1    0.008337    0.034983    0.075899    0.407301 v output2/X (sg13g2_buf_1)
                                                         sign (net)
                      0.034985    0.000256    0.407558 v sign (out)
                                              0.407558   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.407558   data arrival time
---------------------------------------------------------------------------------------------
                                              5.157557   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012516    0.028739    0.010969    0.010969 ^ clk (in)
                                                         clk (net)
                      0.028750    0.000000    0.010969 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021102    0.024024    0.068321    0.079290 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024046    0.001304    0.080594 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020991    0.023767    0.066156    0.146750 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023775    0.000787    0.147537 ^ _300_/CLK (sg13g2_dfrbpq_2)
     3    0.011533    0.037315    0.186255    0.333792 ^ _300_/Q (sg13g2_dfrbpq_2)
                                                         net2 (net)
                      0.037319    0.000584    0.334376 ^ _127_/A (sg13g2_inv_1)
     1    0.004470    0.023047    0.033583    0.367959 v _127_/Y (sg13g2_inv_1)
                                                         net3 (net)
                      0.023052    0.000312    0.368271 v output3/A (sg13g2_buf_1)
     1    0.009251    0.037454    0.074574    0.442845 v output3/X (sg13g2_buf_1)
                                                         signB (net)
                      0.037467    0.000655    0.443500 v signB (out)
                                              0.443500   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.443500   data arrival time
---------------------------------------------------------------------------------------------
                                              5.193500   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012516    0.028739    0.010969    0.010969 ^ clk (in)
                                                         clk (net)
                      0.028750    0.000000    0.010969 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021102    0.024024    0.068321    0.079290 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024047    0.001333    0.080622 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019656    0.023168    0.065550    0.146173 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023187    0.001191    0.147364 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.009478    0.037831    0.177015    0.324379 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.037835    0.000408    0.324787 v fanout57/A (sg13g2_buf_8)
     8    0.035072    0.028354    0.083304    0.408090 v fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.028762    0.002902    0.410992 v _175_/A (sg13g2_nand2_1)
     1    0.004091    0.027818    0.034597    0.445589 ^ _175_/Y (sg13g2_nand2_1)
                                                         net22 (net)
                      0.027819    0.000298    0.445887 ^ output22/A (sg13g2_buf_1)
     1    0.008047    0.041629    0.074177    0.520064 ^ output22/X (sg13g2_buf_1)
                                                         sine_out[26] (net)
                      0.041629    0.000238    0.520302 ^ sine_out[26] (out)
                                              0.520302   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.520302   data arrival time
---------------------------------------------------------------------------------------------
                                              5.270302   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012516    0.028739    0.010969    0.010969 ^ clk (in)
                                                         clk (net)
                      0.028750    0.000000    0.010969 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021102    0.024024    0.068321    0.079290 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024047    0.001333    0.080622 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019656    0.023168    0.065550    0.146173 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023187    0.001191    0.147364 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.009764    0.049105    0.183846    0.331209 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.049108    0.000421    0.331631 ^ fanout57/A (sg13g2_buf_8)
     8    0.035092    0.030945    0.083105    0.414735 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.031201    0.002195    0.416930 ^ _160_/A (sg13g2_nor2_1)
     1    0.004402    0.025935    0.037635    0.454565 v _160_/Y (sg13g2_nor2_1)
                                                         net14 (net)
                      0.025936    0.000293    0.454858 v output14/A (sg13g2_buf_1)
     1    0.007157    0.031386    0.070686    0.525544 v output14/X (sg13g2_buf_1)
                                                         sine_out[19] (net)
                      0.031399    0.000590    0.526134 v sine_out[19] (out)
                                              0.526134   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.526134   data arrival time
---------------------------------------------------------------------------------------------
                                              5.276134   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012516    0.028739    0.010969    0.010969 ^ clk (in)
                                                         clk (net)
                      0.028750    0.000000    0.010969 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021102    0.024024    0.068321    0.079290 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024047    0.001333    0.080622 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019656    0.023168    0.065550    0.146173 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023187    0.001191    0.147364 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.009764    0.049105    0.183846    0.331209 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.049108    0.000421    0.331631 ^ fanout57/A (sg13g2_buf_8)
     8    0.035092    0.030945    0.083105    0.414735 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.031260    0.002482    0.417217 ^ _167_/A (sg13g2_nor2_1)
     1    0.004633    0.026871    0.038207    0.455425 v _167_/Y (sg13g2_nor2_1)
                                                         net19 (net)
                      0.026873    0.000329    0.455754 v output19/A (sg13g2_buf_1)
     1    0.007095    0.031232    0.070940    0.526694 v output19/X (sg13g2_buf_1)
                                                         sine_out[23] (net)
                      0.031244    0.000580    0.527274 v sine_out[23] (out)
                                              0.527274   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.527274   data arrival time
---------------------------------------------------------------------------------------------
                                              5.277274   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012516    0.028739    0.010969    0.010969 ^ clk (in)
                                                         clk (net)
                      0.028750    0.000000    0.010969 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021102    0.024024    0.068321    0.079290 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024046    0.001304    0.080594 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020991    0.023767    0.066156    0.146750 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023768    0.000548    0.147298 ^ _298_/CLK (sg13g2_dfrbpq_2)
     2    0.012485    0.038999    0.187755    0.335053 ^ _298_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_5.A (net)
                      0.039026    0.000528    0.335581 ^ fanout58/A (sg13g2_buf_8)
     8    0.029664    0.028162    0.076175    0.411756 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.028456    0.002888    0.414645 ^ _275_/A (sg13g2_nor2_1)
     1    0.005083    0.027515    0.038130    0.452775 v _275_/Y (sg13g2_nor2_1)
                                                         net30 (net)
                      0.027520    0.000638    0.453412 v output30/A (sg13g2_buf_1)
     1    0.010403    0.041025    0.078937    0.532349 v output30/X (sg13g2_buf_1)
                                                         sine_out[3] (net)
                      0.041107    0.001303    0.533652 v sine_out[3] (out)
                                              0.533652   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.533652   data arrival time
---------------------------------------------------------------------------------------------
                                              5.283652   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012516    0.028739    0.010969    0.010969 ^ clk (in)
                                                         clk (net)
                      0.028750    0.000000    0.010969 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021102    0.024024    0.068321    0.079290 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024047    0.001333    0.080622 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019656    0.023168    0.065550    0.146173 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023187    0.001191    0.147364 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.009764    0.049105    0.183846    0.331209 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.049108    0.000421    0.331631 ^ fanout57/A (sg13g2_buf_8)
     8    0.035092    0.030945    0.083105    0.414735 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.031357    0.002910    0.417645 ^ _274_/B2 (sg13g2_a22oi_1)
     1    0.004555    0.042477    0.053476    0.471122 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.042477    0.000303    0.471425 v output15/A (sg13g2_buf_1)
     1    0.007755    0.033541    0.079332    0.550757 v output15/X (sg13g2_buf_1)
                                                         sine_out[1] (net)
                      0.033544    0.000358    0.551115 v sine_out[1] (out)
                                              0.551115   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.551115   data arrival time
---------------------------------------------------------------------------------------------
                                              5.301115   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012516    0.028739    0.010969    0.010969 ^ clk (in)
                                                         clk (net)
                      0.028750    0.000000    0.010969 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021102    0.024024    0.068321    0.079290 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024046    0.001304    0.080594 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020991    0.023767    0.066156    0.146750 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023768    0.000548    0.147298 ^ _298_/CLK (sg13g2_dfrbpq_2)
     2    0.012485    0.038999    0.187755    0.335053 ^ _298_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_5.A (net)
                      0.039026    0.000528    0.335581 ^ fanout58/A (sg13g2_buf_8)
     8    0.029664    0.028162    0.076175    0.411756 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.028410    0.002685    0.414441 ^ _148_/A1 (sg13g2_a21oi_1)
     1    0.005133    0.031384    0.060847    0.475288 v _148_/Y (sg13g2_a21oi_1)
                                                         net11 (net)
                      0.031389    0.000334    0.475622 v output11/A (sg13g2_buf_1)
     1    0.008483    0.035381    0.076397    0.552019 v output11/X (sg13g2_buf_1)
                                                         sine_out[16] (net)
                      0.035385    0.000395    0.552414 v sine_out[16] (out)
                                              0.552414   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.552414   data arrival time
---------------------------------------------------------------------------------------------
                                              5.302414   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012516    0.028739    0.010969    0.010969 ^ clk (in)
                                                         clk (net)
                      0.028750    0.000000    0.010969 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021102    0.024024    0.068321    0.079290 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024047    0.001333    0.080622 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019656    0.023168    0.065550    0.146173 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023170    0.000520    0.146692 ^ _295_/CLK (sg13g2_dfrbpq_2)
     2    0.013269    0.040377    0.188445    0.335138 ^ _295_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_2.A (net)
                      0.040433    0.001081    0.336219 ^ fanout68/A (sg13g2_buf_8)
     8    0.043198    0.034286    0.081666    0.417885 ^ fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.034743    0.002935    0.420820 ^ _187_/A1 (sg13g2_o21ai_1)
     1    0.003864    0.043373    0.064237    0.485057 v _187_/Y (sg13g2_o21ai_1)
                                                         net28 (net)
                      0.043374    0.000148    0.485205 v output28/A (sg13g2_buf_1)
     1    0.008195    0.034842    0.080740    0.565945 v output28/X (sg13g2_buf_1)
                                                         sine_out[31] (net)
                      0.034850    0.000509    0.566455 v sine_out[31] (out)
                                              0.566455   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.566455   data arrival time
---------------------------------------------------------------------------------------------
                                              5.316455   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012516    0.028739    0.010969    0.010969 ^ clk (in)
                                                         clk (net)
                      0.028750    0.000000    0.010969 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021102    0.024024    0.068321    0.079290 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024046    0.001304    0.080594 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020991    0.023767    0.066156    0.146750 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023768    0.000548    0.147298 ^ _298_/CLK (sg13g2_dfrbpq_2)
     2    0.012485    0.038999    0.187755    0.335053 ^ _298_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_5.A (net)
                      0.039026    0.000528    0.335581 ^ fanout58/A (sg13g2_buf_8)
     8    0.029664    0.028162    0.076175    0.411756 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.028239    0.001713    0.413469 ^ _155_/A1 (sg13g2_a221oi_1)
     1    0.005844    0.042925    0.075177    0.488646 v _155_/Y (sg13g2_a221oi_1)
                                                         net12 (net)
                      0.042926    0.000446    0.489092 v output12/A (sg13g2_buf_1)
     1    0.008545    0.035846    0.081473    0.570565 v output12/X (sg13g2_buf_1)
                                                         sine_out[17] (net)
                      0.035849    0.000397    0.570962 v sine_out[17] (out)
                                              0.570962   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.570962   data arrival time
---------------------------------------------------------------------------------------------
                                              5.320962   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012516    0.028739    0.010969    0.010969 ^ clk (in)
                                                         clk (net)
                      0.028750    0.000000    0.010969 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021102    0.024024    0.068321    0.079290 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024047    0.001333    0.080622 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019656    0.023168    0.065550    0.146173 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023187    0.001191    0.147364 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.009764    0.049105    0.183846    0.331209 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.049108    0.000421    0.331631 ^ fanout57/A (sg13g2_buf_8)
     8    0.035092    0.030945    0.083105    0.414735 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.031354    0.002899    0.417635 ^ _255_/A (sg13g2_nor4_1)
     1    0.004187    0.034296    0.043142    0.460776 v _255_/Y (sg13g2_nor4_1)
                                                         _080_ (net)
                      0.034297    0.000318    0.461095 v _256_/B2 (sg13g2_a22oi_1)
     1    0.004229    0.060282    0.064196    0.525290 ^ _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.060282    0.000289    0.525579 ^ output4/A (sg13g2_buf_1)
     1    0.007135    0.039031    0.085268    0.610847 ^ output4/X (sg13g2_buf_1)
                                                         sine_out[0] (net)
                      0.039041    0.000585    0.611432 ^ sine_out[0] (out)
                                              0.611432   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.611432   data arrival time
---------------------------------------------------------------------------------------------
                                              5.361432   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012516    0.028739    0.010969    0.010969 ^ clk (in)
                                                         clk (net)
                      0.028750    0.000000    0.010969 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021102    0.024024    0.068321    0.079290 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024046    0.001304    0.080594 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020991    0.023767    0.066156    0.146750 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023768    0.000548    0.147298 ^ _298_/CLK (sg13g2_dfrbpq_2)
     2    0.012485    0.038999    0.187755    0.335053 ^ _298_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_5.A (net)
                      0.039026    0.000528    0.335581 ^ fanout58/A (sg13g2_buf_8)
     8    0.029664    0.028162    0.076175    0.411756 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.028416    0.002710    0.414467 ^ _168_/A (sg13g2_nor2_1)
     2    0.008785    0.037877    0.047028    0.461495 v _168_/Y (sg13g2_nor2_1)
                                                         _011_ (net)
                      0.037894    0.000634    0.462128 v _171_/B (sg13g2_nand2_1)
     1    0.003572    0.031096    0.040631    0.502760 ^ _171_/Y (sg13g2_nand2_1)
                                                         _013_ (net)
                      0.031097    0.000141    0.502901 ^ _172_/B (sg13g2_nand2_1)
     1    0.004363    0.036637    0.053165    0.556065 v _172_/Y (sg13g2_nand2_1)
                                                         net21 (net)
                      0.036639    0.000315    0.556381 v output21/A (sg13g2_buf_1)
     1    0.008316    0.035023    0.078217    0.634598 v output21/X (sg13g2_buf_1)
                                                         sine_out[25] (net)
                      0.035027    0.000395    0.634993 v sine_out[25] (out)
                                              0.634993   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.634993   data arrival time
---------------------------------------------------------------------------------------------
                                              5.384993   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012516    0.028739    0.010969    0.010969 ^ clk (in)
                                                         clk (net)
                      0.028750    0.000000    0.010969 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021102    0.024024    0.068321    0.079290 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024046    0.001304    0.080594 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020991    0.023767    0.066156    0.146750 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023768    0.000548    0.147298 ^ _298_/CLK (sg13g2_dfrbpq_2)
     2    0.012485    0.038999    0.187755    0.335053 ^ _298_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_5.A (net)
                      0.039026    0.000528    0.335581 ^ fanout58/A (sg13g2_buf_8)
     8    0.029664    0.028162    0.076175    0.411756 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.028416    0.002710    0.414467 ^ _168_/A (sg13g2_nor2_1)
     2    0.008785    0.037877    0.047028    0.461495 v _168_/Y (sg13g2_nor2_1)
                                                         _011_ (net)
                      0.037879    0.000265    0.461760 v _169_/B (sg13g2_nand2_1)
     1    0.004796    0.032933    0.044285    0.506045 ^ _169_/Y (sg13g2_nand2_1)
                                                         _012_ (net)
                      0.032934    0.000339    0.506384 ^ _170_/B (sg13g2_nand2_1)
     1    0.005135    0.040826    0.056943    0.563327 v _170_/Y (sg13g2_nand2_1)
                                                         net20 (net)
                      0.040861    0.000647    0.563973 v output20/A (sg13g2_buf_1)
     1    0.007153    0.031771    0.077057    0.641030 v output20/X (sg13g2_buf_1)
                                                         sine_out[24] (net)
                      0.031782    0.000564    0.641594 v sine_out[24] (out)
                                              0.641594   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.641594   data arrival time
---------------------------------------------------------------------------------------------
                                              5.391594   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012516    0.028739    0.010969    0.010969 ^ clk (in)
                                                         clk (net)
                      0.028750    0.000000    0.010969 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021102    0.024024    0.068321    0.079290 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024046    0.001304    0.080594 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020991    0.023767    0.066156    0.146750 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023768    0.000548    0.147298 ^ _298_/CLK (sg13g2_dfrbpq_2)
     2    0.012236    0.032063    0.184374    0.331673 v _298_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_5.A (net)
                      0.032065    0.000514    0.332187 v fanout58/A (sg13g2_buf_8)
     8    0.029836    0.026490    0.078817    0.411004 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.026754    0.002875    0.413879 v _181_/A (sg13g2_and2_1)
     4    0.015136    0.055660    0.094610    0.508488 v _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.055679    0.000974    0.509462 v _189_/B1 (sg13g2_o21ai_1)
     1    0.004439    0.039040    0.050712    0.560174 ^ _189_/Y (sg13g2_o21ai_1)
                                                         net29 (net)
                      0.039041    0.000481    0.560655 ^ output29/A (sg13g2_buf_1)
     1    0.008612    0.044073    0.080522    0.641177 ^ output29/X (sg13g2_buf_1)
                                                         sine_out[32] (net)
                      0.044079    0.000544    0.641721 ^ sine_out[32] (out)
                                              0.641721   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.641721   data arrival time
---------------------------------------------------------------------------------------------
                                              5.391721   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012516    0.028739    0.010969    0.010969 ^ clk (in)
                                                         clk (net)
                      0.028750    0.000000    0.010969 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021102    0.024024    0.068321    0.079290 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024047    0.001333    0.080622 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019656    0.023168    0.065550    0.146173 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023187    0.001191    0.147364 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.009764    0.049105    0.183846    0.331209 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.049108    0.000421    0.331631 ^ fanout57/A (sg13g2_buf_8)
     8    0.035092    0.030945    0.083105    0.414735 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.031202    0.002198    0.416933 ^ fanout56/A (sg13g2_buf_2)
     6    0.028302    0.067034    0.102897    0.519831 ^ fanout56/X (sg13g2_buf_2)
                                                         net56 (net)
                      0.067152    0.002289    0.522120 ^ _157_/B1 (sg13g2_a21oi_1)
     1    0.005937    0.033869    0.049660    0.571780 v _157_/Y (sg13g2_a21oi_1)
                                                         net13 (net)
                      0.033903    0.000618    0.572398 v output13/A (sg13g2_buf_1)
     1    0.006855    0.030729    0.073367    0.645765 v output13/X (sg13g2_buf_1)
                                                         sine_out[18] (net)
                      0.030740    0.000543    0.646308 v sine_out[18] (out)
                                              0.646308   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.646308   data arrival time
---------------------------------------------------------------------------------------------
                                              5.396308   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012516    0.028739    0.010969    0.010969 ^ clk (in)
                                                         clk (net)
                      0.028750    0.000000    0.010969 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021102    0.024024    0.068321    0.079290 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024047    0.001333    0.080622 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019656    0.023168    0.065550    0.146173 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023187    0.001191    0.147364 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.009478    0.037831    0.177015    0.324379 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.037835    0.000408    0.324787 v fanout57/A (sg13g2_buf_8)
     8    0.035072    0.028354    0.083304    0.408090 v fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.028597    0.002193    0.410283 v fanout56/A (sg13g2_buf_2)
     6    0.027496    0.054100    0.100197    0.510480 v fanout56/X (sg13g2_buf_2)
                                                         net56 (net)
                      0.054237    0.002045    0.512525 v _176_/B1 (sg13g2_o21ai_1)
     1    0.004906    0.040712    0.052115    0.564640 ^ _176_/Y (sg13g2_o21ai_1)
                                                         net23 (net)
                      0.040712    0.000195    0.564835 ^ output23/A (sg13g2_buf_1)
     1    0.009322    0.046863    0.083237    0.648073 ^ output23/X (sg13g2_buf_1)
                                                         sine_out[27] (net)
                      0.046873    0.000664    0.648737 ^ sine_out[27] (out)
                                              0.648737   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.648737   data arrival time
---------------------------------------------------------------------------------------------
                                              5.398737   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012516    0.028739    0.010969    0.010969 ^ clk (in)
                                                         clk (net)
                      0.028750    0.000000    0.010969 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021102    0.024024    0.068321    0.079290 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024046    0.001304    0.080594 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020991    0.023767    0.066156    0.146750 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023768    0.000548    0.147298 ^ _298_/CLK (sg13g2_dfrbpq_2)
     2    0.012236    0.032063    0.184374    0.331673 v _298_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_5.A (net)
                      0.032065    0.000514    0.332187 v fanout58/A (sg13g2_buf_8)
     8    0.029836    0.026490    0.078817    0.411004 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.026754    0.002875    0.413879 v _181_/A (sg13g2_and2_1)
     4    0.015136    0.055660    0.094610    0.508488 v _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.055679    0.000973    0.509462 v _186_/B1 (sg13g2_a21oi_1)
     1    0.004507    0.047467    0.056035    0.565497 ^ _186_/Y (sg13g2_a21oi_1)
                                                         net27 (net)
                      0.047467    0.000176    0.565673 ^ output27/A (sg13g2_buf_1)
     1    0.008390    0.043449    0.083468    0.649141 ^ output27/X (sg13g2_buf_1)
                                                         sine_out[30] (net)
                      0.043456    0.000556    0.649697 ^ sine_out[30] (out)
                                              0.649697   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.649697   data arrival time
---------------------------------------------------------------------------------------------
                                              5.399697   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012516    0.028739    0.010969    0.010969 ^ clk (in)
                                                         clk (net)
                      0.028750    0.000000    0.010969 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021102    0.024024    0.068321    0.079290 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024046    0.001304    0.080594 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020991    0.023767    0.066156    0.146750 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023768    0.000548    0.147298 ^ _298_/CLK (sg13g2_dfrbpq_2)
     2    0.012236    0.032063    0.184374    0.331673 v _298_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_5.A (net)
                      0.032065    0.000514    0.332187 v fanout58/A (sg13g2_buf_8)
     8    0.029836    0.026490    0.078817    0.411004 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.026754    0.002875    0.413879 v _181_/A (sg13g2_and2_1)
     4    0.015136    0.055660    0.094610    0.508488 v _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.055679    0.000977    0.509466 v _184_/B1 (sg13g2_a21oi_1)
     1    0.004760    0.048811    0.057229    0.566695 ^ _184_/Y (sg13g2_a21oi_1)
                                                         net25 (net)
                      0.048811    0.000187    0.566882 ^ output25/A (sg13g2_buf_1)
     1    0.008219    0.042830    0.083549    0.650431 ^ output25/X (sg13g2_buf_1)
                                                         sine_out[29] (net)
                      0.042837    0.000542    0.650973 ^ sine_out[29] (out)
                                              0.650973   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.650973   data arrival time
---------------------------------------------------------------------------------------------
                                              5.400973   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012516    0.028739    0.010969    0.010969 ^ clk (in)
                                                         clk (net)
                      0.028750    0.000000    0.010969 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021102    0.024024    0.068321    0.079290 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024047    0.001333    0.080622 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019656    0.023168    0.065550    0.146173 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023186    0.001153    0.147325 ^ _297_/CLK (sg13g2_dfrbpq_2)
     3    0.019532    0.051917    0.198324    0.345649 ^ _297_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.051925    0.000664    0.346313 ^ fanout65/A (sg13g2_buf_8)
     6    0.032583    0.030053    0.083728    0.430040 ^ fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.030294    0.002666    0.432707 ^ _178_/A1 (sg13g2_a21oi_1)
     1    0.004780    0.023600    0.060068    0.492775 v _178_/Y (sg13g2_a21oi_1)
                                                         _017_ (net)
                      0.023607    0.000357    0.493132 v _179_/B (sg13g2_nand2_1)
     2    0.007873    0.044251    0.047903    0.541035 ^ _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.044271    0.000395    0.541430 ^ _281_/B (sg13g2_nor2_1)
     1    0.004369    0.025239    0.037863    0.579293 v _281_/Y (sg13g2_nor2_1)
                                                         net35 (net)
                      0.025240    0.000291    0.579584 v output35/A (sg13g2_buf_1)
     1    0.008143    0.034239    0.072852    0.652436 v output35/X (sg13g2_buf_1)
                                                         sine_out[8] (net)
                      0.034248    0.000536    0.652971 v sine_out[8] (out)
                                              0.652971   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.652971   data arrival time
---------------------------------------------------------------------------------------------
                                              5.402972   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012516    0.028739    0.010969    0.010969 ^ clk (in)
                                                         clk (net)
                      0.028750    0.000000    0.010969 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021102    0.024024    0.068321    0.079290 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024046    0.001304    0.080594 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020991    0.023767    0.066156    0.146750 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023768    0.000548    0.147298 ^ _298_/CLK (sg13g2_dfrbpq_2)
     2    0.012236    0.032063    0.184374    0.331673 v _298_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_5.A (net)
                      0.032065    0.000514    0.332187 v fanout58/A (sg13g2_buf_8)
     8    0.029836    0.026490    0.078817    0.411004 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.026754    0.002873    0.413877 v _150_/A (sg13g2_and2_1)
     3    0.010797    0.042415    0.083961    0.497837 v _150_/X (sg13g2_and2_1)
                                                         _116_ (net)
                      0.042430    0.000745    0.498583 v _162_/A1 (sg13g2_a21oi_1)
     1    0.004174    0.045126    0.073633    0.572216 ^ _162_/Y (sg13g2_a21oi_1)
                                                         net16 (net)
                      0.045126    0.000306    0.572522 ^ output16/A (sg13g2_buf_1)
     1    0.008340    0.043190    0.082323    0.654845 ^ output16/X (sg13g2_buf_1)
                                                         sine_out[20] (net)
                      0.043197    0.000546    0.655391 ^ sine_out[20] (out)
                                              0.655391   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.655391   data arrival time
---------------------------------------------------------------------------------------------
                                              5.405391   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012516    0.028739    0.010969    0.010969 ^ clk (in)
                                                         clk (net)
                      0.028750    0.000000    0.010969 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021102    0.024024    0.068321    0.079290 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024046    0.001304    0.080594 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020991    0.023767    0.066156    0.146750 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023768    0.000548    0.147298 ^ _298_/CLK (sg13g2_dfrbpq_2)
     2    0.012236    0.032063    0.184374    0.331673 v _298_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_5.A (net)
                      0.032065    0.000514    0.332187 v fanout58/A (sg13g2_buf_8)
     8    0.029836    0.026490    0.078817    0.411004 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.026754    0.002873    0.413877 v _150_/A (sg13g2_and2_1)
     3    0.010797    0.042415    0.083961    0.497837 v _150_/X (sg13g2_and2_1)
                                                         _116_ (net)
                      0.042429    0.000733    0.498571 v _165_/A1 (sg13g2_a21oi_1)
     1    0.004339    0.046005    0.074622    0.573193 ^ _165_/Y (sg13g2_a21oi_1)
                                                         net18 (net)
                      0.046006    0.000304    0.573497 ^ output18/A (sg13g2_buf_1)
     1    0.008301    0.043074    0.082660    0.656157 ^ output18/X (sg13g2_buf_1)
                                                         sine_out[22] (net)
                      0.043077    0.000396    0.656553 ^ sine_out[22] (out)
                                              0.656553   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.656553   data arrival time
---------------------------------------------------------------------------------------------
                                              5.406553   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012516    0.028739    0.010969    0.010969 ^ clk (in)
                                                         clk (net)
                      0.028750    0.000000    0.010969 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021102    0.024024    0.068321    0.079290 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024047    0.001333    0.080622 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019656    0.023168    0.065550    0.146173 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023170    0.000520    0.146692 ^ _295_/CLK (sg13g2_dfrbpq_2)
     2    0.013269    0.040377    0.188445    0.335138 ^ _295_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_2.A (net)
                      0.040433    0.001081    0.336219 ^ fanout68/A (sg13g2_buf_8)
     8    0.043198    0.034286    0.081666    0.417885 ^ fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.034799    0.003143    0.421028 ^ _140_/B (sg13g2_nor2_2)
     5    0.020545    0.041385    0.051205    0.472233 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.041392    0.000513    0.472746 v _144_/A (sg13g2_nand2_1)
     2    0.008813    0.047934    0.053162    0.525908 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.047944    0.000531    0.526438 ^ _212_/B (sg13g2_nor2_1)
     2    0.008972    0.039279    0.051168    0.577607 v _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.039307    0.000858    0.578464 v output26/A (sg13g2_buf_1)
     1    0.008294    0.035025    0.079313    0.657777 v output26/X (sg13g2_buf_1)
                                                         sine_out[2] (net)
                      0.035028    0.000382    0.658160 v sine_out[2] (out)
                                              0.658160   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.658160   data arrival time
---------------------------------------------------------------------------------------------
                                              5.408160   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012516    0.028739    0.010969    0.010969 ^ clk (in)
                                                         clk (net)
                      0.028750    0.000000    0.010969 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021102    0.024024    0.068321    0.079290 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024046    0.001304    0.080594 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020991    0.023767    0.066156    0.146750 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023768    0.000548    0.147298 ^ _298_/CLK (sg13g2_dfrbpq_2)
     2    0.012236    0.032063    0.184374    0.331673 v _298_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_5.A (net)
                      0.032065    0.000514    0.332187 v fanout58/A (sg13g2_buf_8)
     8    0.029836    0.026490    0.078817    0.411004 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.026754    0.002873    0.413877 v _150_/A (sg13g2_and2_1)
     3    0.010797    0.042415    0.083961    0.497837 v _150_/X (sg13g2_and2_1)
                                                         _116_ (net)
                      0.042429    0.000735    0.498572 v _164_/A1 (sg13g2_a21oi_1)
     1    0.004598    0.047385    0.076167    0.574739 ^ _164_/Y (sg13g2_a21oi_1)
                                                         net17 (net)
                      0.047385    0.000315    0.575055 ^ output17/A (sg13g2_buf_1)
     1    0.008962    0.045650    0.085068    0.660123 ^ output17/X (sg13g2_buf_1)
                                                         sine_out[21] (net)
                      0.045659    0.000628    0.660750 ^ sine_out[21] (out)
                                              0.660750   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.660750   data arrival time
---------------------------------------------------------------------------------------------
                                              5.410750   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012516    0.028739    0.010969    0.010969 ^ clk (in)
                                                         clk (net)
                      0.028750    0.000000    0.010969 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021102    0.024024    0.068321    0.079290 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024046    0.001304    0.080594 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020991    0.023767    0.066156    0.146750 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023768    0.000548    0.147298 ^ _298_/CLK (sg13g2_dfrbpq_2)
     2    0.012485    0.038999    0.187755    0.335053 ^ _298_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_5.A (net)
                      0.039026    0.000528    0.335581 ^ fanout58/A (sg13g2_buf_8)
     8    0.029664    0.028162    0.076175    0.411756 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.028454    0.002878    0.414634 ^ _131_/A (sg13g2_or2_1)
     6    0.021886    0.095992    0.121584    0.536218 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.096059    0.001556    0.537774 ^ _139_/B1 (sg13g2_a21oi_1)
     1    0.003338    0.032483    0.050865    0.588639 v _139_/Y (sg13g2_a21oi_1)
                                                         net8 (net)
                      0.032483    0.000245    0.588884 v output8/A (sg13g2_buf_1)
     1    0.006997    0.031099    0.073109    0.661993 v output8/X (sg13g2_buf_1)
                                                         sine_out[13] (net)
                      0.031110    0.000554    0.662547 v sine_out[13] (out)
                                              0.662547   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.662547   data arrival time
---------------------------------------------------------------------------------------------
                                              5.412547   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012516    0.028739    0.010969    0.010969 ^ clk (in)
                                                         clk (net)
                      0.028750    0.000000    0.010969 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021102    0.024024    0.068321    0.079290 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024046    0.001304    0.080594 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020991    0.023767    0.066156    0.146750 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023768    0.000548    0.147298 ^ _298_/CLK (sg13g2_dfrbpq_2)
     2    0.012485    0.038999    0.187755    0.335053 ^ _298_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_5.A (net)
                      0.039026    0.000528    0.335581 ^ fanout58/A (sg13g2_buf_8)
     8    0.029664    0.028162    0.076175    0.411756 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.028454    0.002878    0.414634 ^ _131_/A (sg13g2_or2_1)
     6    0.021886    0.095992    0.121584    0.536218 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.096058    0.001546    0.537764 ^ _283_/B1 (sg13g2_a21oi_1)
     1    0.003326    0.032453    0.050827    0.588590 v _283_/Y (sg13g2_a21oi_1)
                                                         net6 (net)
                      0.032454    0.000241    0.588832 v output6/A (sg13g2_buf_1)
     1    0.008535    0.035560    0.076947    0.665779 v output6/X (sg13g2_buf_1)
                                                         sine_out[11] (net)
                      0.035565    0.000429    0.666208 v sine_out[11] (out)
                                              0.666208   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.666208   data arrival time
---------------------------------------------------------------------------------------------
                                              5.416208   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012516    0.028739    0.010969    0.010969 ^ clk (in)
                                                         clk (net)
                      0.028750    0.000000    0.010969 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021102    0.024024    0.068321    0.079290 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024047    0.001333    0.080622 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019656    0.023168    0.065550    0.146173 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023170    0.000520    0.146692 ^ _295_/CLK (sg13g2_dfrbpq_2)
     2    0.013269    0.040377    0.188445    0.335138 ^ _295_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_2.A (net)
                      0.040433    0.001081    0.336219 ^ fanout68/A (sg13g2_buf_8)
     8    0.043198    0.034286    0.081666    0.417885 ^ fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.034799    0.003143    0.421028 ^ _140_/B (sg13g2_nor2_2)
     5    0.020545    0.041385    0.051205    0.472233 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.041392    0.000513    0.472746 v _144_/A (sg13g2_nand2_1)
     2    0.008813    0.047934    0.053162    0.525908 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.047944    0.000548    0.526456 ^ _145_/B (sg13g2_nand2_1)
     1    0.004404    0.038701    0.059070    0.585526 v _145_/Y (sg13g2_nand2_1)
                                                         net9 (net)
                      0.038703    0.000310    0.585836 v output9/A (sg13g2_buf_1)
     1    0.009064    0.037263    0.080927    0.666762 v output9/X (sg13g2_buf_1)
                                                         sine_out[14] (net)
                      0.037268    0.000448    0.667210 v sine_out[14] (out)
                                              0.667210   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.667210   data arrival time
---------------------------------------------------------------------------------------------
                                              5.417211   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012516    0.028739    0.010969    0.010969 ^ clk (in)
                                                         clk (net)
                      0.028750    0.000000    0.010969 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021102    0.024024    0.068321    0.079290 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024046    0.001304    0.080594 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020991    0.023767    0.066156    0.146750 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023768    0.000548    0.147298 ^ _298_/CLK (sg13g2_dfrbpq_2)
     2    0.012485    0.038999    0.187755    0.335053 ^ _298_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_5.A (net)
                      0.039026    0.000528    0.335581 ^ fanout58/A (sg13g2_buf_8)
     8    0.029664    0.028162    0.076175    0.411756 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.028454    0.002878    0.414634 ^ _131_/A (sg13g2_or2_1)
     6    0.021886    0.095992    0.121584    0.536218 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.096054    0.001454    0.537671 ^ _280_/B1 (sg13g2_a21oi_1)
     1    0.003919    0.033929    0.052833    0.590505 v _280_/Y (sg13g2_a21oi_1)
                                                         net36 (net)
                      0.033930    0.000285    0.590789 v output36/A (sg13g2_buf_1)
     1    0.008404    0.035215    0.077255    0.668044 v output36/X (sg13g2_buf_1)
                                                         sine_out[9] (net)
                      0.035219    0.000422    0.668467 v sine_out[9] (out)
                                              0.668467   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.668467   data arrival time
---------------------------------------------------------------------------------------------
                                              5.418467   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012516    0.028739    0.010969    0.010969 ^ clk (in)
                                                         clk (net)
                      0.028750    0.000000    0.010969 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021102    0.024024    0.068321    0.079290 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024047    0.001333    0.080622 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019656    0.023168    0.065550    0.146173 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023186    0.001153    0.147325 ^ _297_/CLK (sg13g2_dfrbpq_2)
     3    0.019532    0.051917    0.198324    0.345649 ^ _297_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.051925    0.000664    0.346313 ^ fanout65/A (sg13g2_buf_8)
     6    0.032583    0.030053    0.083728    0.430040 ^ fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.030294    0.002666    0.432707 ^ _178_/A1 (sg13g2_a21oi_1)
     1    0.004780    0.023600    0.060068    0.492775 v _178_/Y (sg13g2_a21oi_1)
                                                         _017_ (net)
                      0.023607    0.000357    0.493132 v _179_/B (sg13g2_nand2_1)
     2    0.007873    0.044251    0.047903    0.541035 ^ _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.044267    0.000233    0.541268 ^ _180_/B (sg13g2_nand2_1)
     1    0.003195    0.032279    0.052611    0.593879 v _180_/Y (sg13g2_nand2_1)
                                                         net24 (net)
                      0.032280    0.000234    0.594113 v output24/A (sg13g2_buf_1)
     1    0.008411    0.035200    0.076508    0.670621 v output24/X (sg13g2_buf_1)
                                                         sine_out[28] (net)
                      0.035209    0.000555    0.671176 v sine_out[28] (out)
                                              0.671176   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.671176   data arrival time
---------------------------------------------------------------------------------------------
                                              5.421176   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012516    0.028739    0.010969    0.010969 ^ clk (in)
                                                         clk (net)
                      0.028750    0.000000    0.010969 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021102    0.024024    0.068321    0.079290 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024046    0.001304    0.080594 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020991    0.023767    0.066156    0.146750 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023768    0.000548    0.147298 ^ _298_/CLK (sg13g2_dfrbpq_2)
     2    0.012485    0.038999    0.187755    0.335053 ^ _298_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_5.A (net)
                      0.039026    0.000528    0.335581 ^ fanout58/A (sg13g2_buf_8)
     8    0.029664    0.028162    0.076175    0.411756 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.028454    0.002878    0.414634 ^ _131_/A (sg13g2_or2_1)
     6    0.021886    0.095992    0.121584    0.536218 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.096058    0.001548    0.537766 ^ _282_/B1 (sg13g2_a21oi_1)
     1    0.004647    0.035742    0.055289    0.593055 v _282_/Y (sg13g2_a21oi_1)
                                                         net5 (net)
                      0.035743    0.000351    0.593405 v output5/A (sg13g2_buf_1)
     1    0.009745    0.039241    0.080965    0.674370 v output5/X (sg13g2_buf_1)
                                                         sine_out[10] (net)
                      0.039283    0.001149    0.675519 v sine_out[10] (out)
                                              0.675519   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.675519   data arrival time
---------------------------------------------------------------------------------------------
                                              5.425519   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012516    0.028739    0.010969    0.010969 ^ clk (in)
                                                         clk (net)
                      0.028750    0.000000    0.010969 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021102    0.024024    0.068321    0.079290 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024047    0.001333    0.080622 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019656    0.023168    0.065550    0.146173 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023170    0.000520    0.146692 ^ _295_/CLK (sg13g2_dfrbpq_2)
     2    0.013269    0.040377    0.188445    0.335138 ^ _295_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_2.A (net)
                      0.040433    0.001081    0.336219 ^ fanout68/A (sg13g2_buf_8)
     8    0.043198    0.034286    0.081666    0.417885 ^ fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.034799    0.003143    0.421028 ^ _140_/B (sg13g2_nor2_2)
     5    0.020545    0.041385    0.051205    0.472233 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.041393    0.000537    0.472771 v _152_/B (sg13g2_nor2_2)
     4    0.017036    0.085057    0.088065    0.560836 ^ _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.085086    0.001263    0.562100 ^ _277_/B (sg13g2_nor2_1)
     1    0.003398    0.026180    0.047833    0.609933 v _277_/Y (sg13g2_nor2_1)
                                                         net32 (net)
                      0.026180    0.000130    0.610063 v output32/A (sg13g2_buf_1)
     1    0.007332    0.031895    0.071360    0.681423 v output32/X (sg13g2_buf_1)
                                                         sine_out[5] (net)
                      0.031898    0.000330    0.681753 v sine_out[5] (out)
                                              0.681753   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.681753   data arrival time
---------------------------------------------------------------------------------------------
                                              5.431753   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012516    0.028739    0.010969    0.010969 ^ clk (in)
                                                         clk (net)
                      0.028750    0.000000    0.010969 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021102    0.024024    0.068321    0.079290 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024046    0.001304    0.080594 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020991    0.023767    0.066156    0.146750 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023768    0.000548    0.147298 ^ _298_/CLK (sg13g2_dfrbpq_2)
     2    0.012485    0.038999    0.187755    0.335053 ^ _298_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_5.A (net)
                      0.039026    0.000528    0.335581 ^ fanout58/A (sg13g2_buf_8)
     8    0.029664    0.028162    0.076175    0.411756 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.028454    0.002878    0.414634 ^ _131_/A (sg13g2_or2_1)
     6    0.021886    0.095992    0.121584    0.536218 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.096054    0.001455    0.537673 ^ _149_/A (sg13g2_nand2_1)
     1    0.004797    0.040578    0.071729    0.609402 v _149_/Y (sg13g2_nand2_1)
                                                         net10 (net)
                      0.040580    0.000351    0.609753 v output10/A (sg13g2_buf_1)
     1    0.008574    0.035875    0.080506    0.690260 v output10/X (sg13g2_buf_1)
                                                         sine_out[15] (net)
                      0.035880    0.000436    0.690695 v sine_out[15] (out)
                                              0.690695   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.690695   data arrival time
---------------------------------------------------------------------------------------------
                                              5.440696   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012516    0.028739    0.010969    0.010969 ^ clk (in)
                                                         clk (net)
                      0.028750    0.000000    0.010969 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021102    0.024024    0.068321    0.079290 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024047    0.001333    0.080622 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019656    0.023168    0.065550    0.146173 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023187    0.001191    0.147364 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.009764    0.049105    0.183846    0.331209 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.049108    0.000421    0.331631 ^ fanout57/A (sg13g2_buf_8)
     8    0.035092    0.030945    0.083105    0.414735 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.031202    0.002198    0.416933 ^ fanout56/A (sg13g2_buf_2)
     6    0.028302    0.067034    0.102897    0.519831 ^ fanout56/X (sg13g2_buf_2)
                                                         net56 (net)
                      0.067154    0.002307    0.522138 ^ _130_/B (sg13g2_nor2_1)
     2    0.012376    0.053444    0.068750    0.590888 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.053475    0.000788    0.591676 v _284_/A (sg13g2_and2_1)
     1    0.004597    0.025396    0.080363    0.672039 v _284_/X (sg13g2_and2_1)
                                                         net7 (net)
                      0.025397    0.000318    0.672357 v output7/A (sg13g2_buf_1)
     1    0.007375    0.031999    0.071127    0.743484 v output7/X (sg13g2_buf_1)
                                                         sine_out[12] (net)
                      0.032003    0.000337    0.743821 v sine_out[12] (out)
                                              0.743821   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.743821   data arrival time
---------------------------------------------------------------------------------------------
                                              5.493821   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012516    0.028739    0.010969    0.010969 ^ clk (in)
                                                         clk (net)
                      0.028750    0.000000    0.010969 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021102    0.024024    0.068321    0.079290 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024047    0.001333    0.080622 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019656    0.023168    0.065550    0.146173 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023170    0.000520    0.146692 ^ _295_/CLK (sg13g2_dfrbpq_2)
     2    0.013020    0.033179    0.184895    0.331587 v _295_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_2.A (net)
                      0.033239    0.001056    0.332643 v fanout68/A (sg13g2_buf_8)
     8    0.041435    0.030401    0.083043    0.415686 v fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.031036    0.003336    0.419022 v _146_/B1 (sg13g2_o21ai_1)
     4    0.019102    0.102787    0.094702    0.513724 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.102792    0.000635    0.514358 ^ _185_/B (sg13g2_nor2_2)
     5    0.023213    0.046953    0.087201    0.601559 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.047111    0.002162    0.603721 v _278_/B (sg13g2_nor2_1)
     1    0.003490    0.050001    0.058995    0.662716 ^ _278_/Y (sg13g2_nor2_1)
                                                         net33 (net)
                      0.050001    0.000132    0.662848 ^ output33/A (sg13g2_buf_1)
     1    0.007363    0.039601    0.081647    0.744495 ^ output33/X (sg13g2_buf_1)
                                                         sine_out[6] (net)
                      0.039604    0.000334    0.744829 ^ sine_out[6] (out)
                                              0.744829   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.744829   data arrival time
---------------------------------------------------------------------------------------------
                                              5.494829   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012516    0.028739    0.010969    0.010969 ^ clk (in)
                                                         clk (net)
                      0.028750    0.000000    0.010969 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021102    0.024024    0.068321    0.079290 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024047    0.001333    0.080622 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019656    0.023168    0.065550    0.146173 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023170    0.000520    0.146692 ^ _295_/CLK (sg13g2_dfrbpq_2)
     2    0.013020    0.033179    0.184895    0.331587 v _295_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_2.A (net)
                      0.033239    0.001056    0.332643 v fanout68/A (sg13g2_buf_8)
     8    0.041435    0.030401    0.083043    0.415686 v fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.031060    0.003412    0.419098 v _132_/B (sg13g2_nand2_2)
     4    0.018928    0.047962    0.055002    0.474100 ^ _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.047971    0.000535    0.474635 ^ _163_/A2 (sg13g2_o21ai_1)
     4    0.015223    0.098277    0.110155    0.584790 v _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.098290    0.000972    0.585762 v _276_/B (sg13g2_nor2_1)
     1    0.004282    0.055774    0.079833    0.665594 ^ _276_/Y (sg13g2_nor2_1)
                                                         net31 (net)
                      0.055774    0.000167    0.665761 ^ output31/A (sg13g2_buf_1)
     1    0.008651    0.044699    0.087885    0.753647 ^ output31/X (sg13g2_buf_1)
                                                         sine_out[4] (net)
                      0.044702    0.000408    0.754055 ^ sine_out[4] (out)
                                              0.754055   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.754055   data arrival time
---------------------------------------------------------------------------------------------
                                              5.504055   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012516    0.028739    0.010969    0.010969 ^ clk (in)
                                                         clk (net)
                      0.028750    0.000000    0.010969 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021102    0.024024    0.068321    0.079290 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024047    0.001333    0.080622 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019656    0.023168    0.065550    0.146173 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023187    0.001191    0.147364 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.009764    0.049105    0.183846    0.331209 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.049108    0.000421    0.331631 ^ fanout57/A (sg13g2_buf_8)
     8    0.035092    0.030945    0.083105    0.414735 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.031202    0.002198    0.416933 ^ fanout56/A (sg13g2_buf_2)
     6    0.028302    0.067034    0.102897    0.519831 ^ fanout56/X (sg13g2_buf_2)
                                                         net56 (net)
                      0.067154    0.002307    0.522138 ^ _130_/B (sg13g2_nor2_1)
     2    0.012376    0.053444    0.068750    0.590888 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.053478    0.000846    0.591734 v _136_/B (sg13g2_nand2b_2)
     4    0.015021    0.044641    0.051844    0.643578 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.044648    0.000445    0.644023 ^ _279_/A (sg13g2_nor2_1)
     1    0.003233    0.025740    0.039708    0.683731 v _279_/Y (sg13g2_nor2_1)
                                                         net34 (net)
                      0.025741    0.000126    0.683856 v output34/A (sg13g2_buf_1)
     1    0.007830    0.033329    0.072397    0.756253 v output34/X (sg13g2_buf_1)
                                                         sine_out[7] (net)
                      0.033332    0.000350    0.756603 v sine_out[7] (out)
                                              0.756603   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.756603   data arrival time
---------------------------------------------------------------------------------------------
                                              5.506603   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT max.rpt

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012516    0.028739    0.010969    0.010969 ^ clk (in)
                                                         clk (net)
                      0.028750    0.000000    0.010969 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021102    0.024024    0.068321    0.079290 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024046    0.001304    0.080594 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020991    0.023767    0.066156    0.146750 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023768    0.000516    0.147266 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.001912    0.016932    0.158994    0.306260 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.016932    0.000076    0.306336 v hold4/A (sg13g2_dlygate4sd3_1)
     2    0.015850    0.077668    0.408900    0.715236 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.077688    0.001181    0.716417 v fanout71/A (sg13g2_buf_8)
     8    0.037488    0.030430    0.103732    0.820149 v fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.030449    0.001221    0.821370 v fanout70/A (sg13g2_buf_8)
     8    0.036870    0.028715    0.080629    0.901999 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.028780    0.001011    0.903010 v _146_/A1 (sg13g2_o21ai_1)
     4    0.019102    0.215692    0.197162    1.100171 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.215698    0.000906    1.101077 ^ _234_/A2 (sg13g2_a21oi_1)
     2    0.009710    0.094372    0.146327    1.247404 v _234_/Y (sg13g2_a21oi_1)
                                                         _059_ (net)
                      0.094373    0.000575    1.247979 v _267_/A1 (sg13g2_o21ai_1)
     1    0.003802    0.078059    0.114584    1.362563 ^ _267_/Y (sg13g2_o21ai_1)
                                                         _091_ (net)
                      0.078059    0.000149    1.362712 ^ _270_/A1 (sg13g2_a21oi_1)
     1    0.004799    0.056421    0.079341    1.442053 v _270_/Y (sg13g2_a21oi_1)
                                                         _094_ (net)
                      0.056422    0.000364    1.442417 v _273_/A (sg13g2_nor2_1)
     1    0.006083    0.071164    0.083716    1.526133 ^ _273_/Y (sg13g2_nor2_1)
                                                         _097_ (net)
                      0.071174    0.000624    1.526757 ^ _274_/B1 (sg13g2_a22oi_1)
     1    0.004555    0.058924    0.072619    1.599375 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.058925    0.000304    1.599679 v output15/A (sg13g2_buf_1)
     1    0.007755    0.033965    0.086340    1.686018 v output15/X (sg13g2_buf_1)
                                                         sine_out[1] (net)
                      0.033968    0.000358    1.686376 v sine_out[1] (out)
                                              1.686376   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.686376   data arrival time
---------------------------------------------------------------------------------------------
                                             18.063623   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012516    0.028739    0.010969    0.010969 ^ clk (in)
                                                         clk (net)
                      0.028750    0.000000    0.010969 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021102    0.024024    0.068321    0.079290 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024046    0.001304    0.080594 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020991    0.023767    0.066156    0.146750 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023768    0.000516    0.147266 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.001912    0.016932    0.158994    0.306260 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.016932    0.000076    0.306336 v hold4/A (sg13g2_dlygate4sd3_1)
     2    0.015850    0.077668    0.408900    0.715236 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.077688    0.001181    0.716417 v fanout71/A (sg13g2_buf_8)
     8    0.037488    0.030430    0.103732    0.820149 v fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.030449    0.001221    0.821370 v fanout70/A (sg13g2_buf_8)
     8    0.036870    0.028715    0.080629    0.901999 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.028780    0.001011    0.903010 v _146_/A1 (sg13g2_o21ai_1)
     4    0.019102    0.215692    0.197162    1.100171 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.215698    0.000906    1.101077 ^ _234_/A2 (sg13g2_a21oi_1)
     2    0.009710    0.094372    0.146327    1.247404 v _234_/Y (sg13g2_a21oi_1)
                                                         _059_ (net)
                      0.094374    0.000616    1.248020 v _235_/A2 (sg13g2_o21ai_1)
     1    0.003743    0.082352    0.107100    1.355121 ^ _235_/Y (sg13g2_o21ai_1)
                                                         _060_ (net)
                      0.082352    0.000147    1.355267 ^ _239_/B (sg13g2_and3_1)
     1    0.005037    0.039400    0.137818    1.493086 ^ _239_/X (sg13g2_and3_1)
                                                         _064_ (net)
                      0.039411    0.000211    1.493296 ^ _256_/A2 (sg13g2_a22oi_1)
     1    0.004170    0.071174    0.070085    1.563381 v _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.071174    0.000284    1.563665 v output4/A (sg13g2_buf_1)
     1    0.007135    0.032535    0.089894    1.653558 v output4/X (sg13g2_buf_1)
                                                         sine_out[0] (net)
                      0.032547    0.000584    1.654143 v sine_out[0] (out)
                                              1.654143   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.654143   data arrival time
---------------------------------------------------------------------------------------------
                                             18.095856   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012516    0.028739    0.010969    0.010969 ^ clk (in)
                                                         clk (net)
                      0.028750    0.000000    0.010969 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021102    0.024024    0.068321    0.079290 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024047    0.001333    0.080622 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019656    0.023168    0.065550    0.146173 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023186    0.001153    0.147325 ^ _297_/CLK (sg13g2_dfrbpq_2)
     3    0.018805    0.041514    0.192845    0.340170 v _297_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.041521    0.000539    0.340709 v hold12/A (sg13g2_dlygate4sd3_1)
     1    0.008905    0.053763    0.398970    0.739679 v hold12/X (sg13g2_dlygate4sd3_1)
                                                         net48 (net)
                      0.053763    0.000370    0.740050 v fanout63/A (sg13g2_buf_8)
     8    0.040450    0.030594    0.092223    0.832273 v fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.031712    0.004428    0.836701 v fanout62/A (sg13g2_buf_8)
     8    0.030741    0.026773    0.079261    0.915962 v fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.026871    0.002044    0.918006 v _142_/A (sg13g2_or2_1)
     7    0.026368    0.093635    0.166734    1.084740 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.093647    0.001069    1.085809 v _143_/B (sg13g2_nor2_1)
     2    0.008886    0.098666    0.108073    1.193882 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.098670    0.000508    1.194390 ^ _144_/B (sg13g2_nand2_1)
     2    0.008429    0.070890    0.094896    1.289286 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.070921    0.000506    1.289792 v _212_/B (sg13g2_nor2_1)
     2    0.009273    0.098455    0.102282    1.392074 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.098467    0.000887    1.392961 ^ output26/A (sg13g2_buf_1)
     1    0.008294    0.044565    0.104885    1.497846 ^ output26/X (sg13g2_buf_1)
                                                         sine_out[2] (net)
                      0.044567    0.000382    1.498228 ^ sine_out[2] (out)
                                              1.498228   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.498228   data arrival time
---------------------------------------------------------------------------------------------
                                             18.251772   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012516    0.028739    0.010969    0.010969 ^ clk (in)
                                                         clk (net)
                      0.028750    0.000000    0.010969 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021102    0.024024    0.068321    0.079290 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024047    0.001333    0.080622 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019656    0.023168    0.065550    0.146173 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023186    0.001153    0.147325 ^ _297_/CLK (sg13g2_dfrbpq_2)
     3    0.018805    0.041514    0.192845    0.340170 v _297_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.041521    0.000539    0.340709 v hold12/A (sg13g2_dlygate4sd3_1)
     1    0.008905    0.053763    0.398970    0.739679 v hold12/X (sg13g2_dlygate4sd3_1)
                                                         net48 (net)
                      0.053763    0.000370    0.740050 v fanout63/A (sg13g2_buf_8)
     8    0.040450    0.030594    0.092223    0.832273 v fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.031712    0.004428    0.836701 v fanout62/A (sg13g2_buf_8)
     8    0.030741    0.026773    0.079261    0.915962 v fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.026871    0.002044    0.918006 v _142_/A (sg13g2_or2_1)
     7    0.026368    0.093635    0.166734    1.084740 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.093647    0.001069    1.085809 v _143_/B (sg13g2_nor2_1)
     2    0.008886    0.098666    0.108073    1.193882 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.098667    0.000257    1.194139 ^ _147_/A (sg13g2_nand2_1)
     2    0.008012    0.077919    0.088472    1.282611 v _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.077920    0.000490    1.283101 v _275_/B (sg13g2_nor2_1)
     1    0.005142    0.068885    0.078862    1.361963 ^ _275_/Y (sg13g2_nor2_1)
                                                         net30 (net)
                      0.068899    0.000649    1.362611 ^ output30/A (sg13g2_buf_1)
     1    0.010403    0.051754    0.098190    1.460801 ^ output30/X (sg13g2_buf_1)
                                                         sine_out[3] (net)
                      0.051830    0.001305    1.462106 ^ sine_out[3] (out)
                                              1.462106   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.462106   data arrival time
---------------------------------------------------------------------------------------------
                                             18.287893   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012516    0.028739    0.010969    0.010969 ^ clk (in)
                                                         clk (net)
                      0.028750    0.000000    0.010969 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021102    0.024024    0.068321    0.079290 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024046    0.001304    0.080594 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020991    0.023767    0.066156    0.146750 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023768    0.000516    0.147266 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.001912    0.016932    0.158994    0.306260 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.016932    0.000076    0.306336 v hold4/A (sg13g2_dlygate4sd3_1)
     2    0.015850    0.077668    0.408900    0.715236 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.077688    0.001181    0.716417 v fanout71/A (sg13g2_buf_8)
     8    0.037488    0.030430    0.103732    0.820149 v fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.030449    0.001221    0.821370 v fanout70/A (sg13g2_buf_8)
     8    0.036870    0.028715    0.080629    0.901999 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.028780    0.001011    0.903010 v _146_/A1 (sg13g2_o21ai_1)
     4    0.019102    0.215692    0.197162    1.100171 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.215695    0.000635    1.100806 ^ _185_/B (sg13g2_nor2_2)
     5    0.023213    0.083273    0.120829    1.221636 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.083364    0.002228    1.223863 v _189_/A2 (sg13g2_o21ai_1)
     1    0.004439    0.086747    0.107813    1.331677 ^ _189_/Y (sg13g2_o21ai_1)
                                                         net29 (net)
                      0.086747    0.000481    1.332157 ^ output29/A (sg13g2_buf_1)
     1    0.008612    0.045413    0.101014    1.433171 ^ output29/X (sg13g2_buf_1)
                                                         sine_out[32] (net)
                      0.045419    0.000544    1.433715 ^ sine_out[32] (out)
                                              1.433715   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.433715   data arrival time
---------------------------------------------------------------------------------------------
                                             18.316284   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012516    0.028739    0.010969    0.010969 ^ clk (in)
                                                         clk (net)
                      0.028750    0.000000    0.010969 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021102    0.024024    0.068321    0.079290 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024047    0.001333    0.080622 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019656    0.023168    0.065550    0.146173 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023186    0.001153    0.147325 ^ _297_/CLK (sg13g2_dfrbpq_2)
     3    0.018805    0.041514    0.192845    0.340170 v _297_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.041521    0.000539    0.340709 v hold12/A (sg13g2_dlygate4sd3_1)
     1    0.008905    0.053763    0.398970    0.739679 v hold12/X (sg13g2_dlygate4sd3_1)
                                                         net48 (net)
                      0.053763    0.000370    0.740050 v fanout63/A (sg13g2_buf_8)
     8    0.040450    0.030594    0.092223    0.832273 v fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.031712    0.004428    0.836701 v fanout62/A (sg13g2_buf_8)
     8    0.030741    0.026773    0.079261    0.915962 v fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.026871    0.002044    0.918006 v _142_/A (sg13g2_or2_1)
     7    0.026368    0.093635    0.166734    1.084740 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.093647    0.001069    1.085809 v _143_/B (sg13g2_nor2_1)
     2    0.008886    0.098666    0.108073    1.193882 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.098670    0.000508    1.194390 ^ _144_/B (sg13g2_nand2_1)
     2    0.008429    0.070890    0.094896    1.289286 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.070921    0.000519    1.289805 v _145_/B (sg13g2_nand2_1)
     1    0.004463    0.040828    0.055349    1.345154 ^ _145_/Y (sg13g2_nand2_1)
                                                         net9 (net)
                      0.040829    0.000316    1.345470 ^ output9/A (sg13g2_buf_1)
     1    0.009064    0.045879    0.082656    1.428126 ^ output9/X (sg13g2_buf_1)
                                                         sine_out[14] (net)
                      0.045882    0.000448    1.428574 ^ sine_out[14] (out)
                                              1.428574   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.428574   data arrival time
---------------------------------------------------------------------------------------------
                                             18.321424   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012516    0.028739    0.010969    0.010969 ^ clk (in)
                                                         clk (net)
                      0.028750    0.000000    0.010969 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021102    0.024024    0.068321    0.079290 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024047    0.001333    0.080622 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019656    0.023168    0.065550    0.146173 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023186    0.001153    0.147325 ^ _297_/CLK (sg13g2_dfrbpq_2)
     3    0.018805    0.041514    0.192845    0.340170 v _297_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.041521    0.000539    0.340709 v hold12/A (sg13g2_dlygate4sd3_1)
     1    0.008905    0.053763    0.398970    0.739679 v hold12/X (sg13g2_dlygate4sd3_1)
                                                         net48 (net)
                      0.053763    0.000370    0.740050 v fanout63/A (sg13g2_buf_8)
     8    0.040450    0.030594    0.092223    0.832273 v fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.031712    0.004428    0.836701 v fanout62/A (sg13g2_buf_8)
     8    0.030741    0.026773    0.079261    0.915962 v fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.026871    0.002044    0.918006 v _142_/A (sg13g2_or2_1)
     7    0.026368    0.093635    0.166734    1.084740 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.093647    0.001069    1.085809 v _143_/B (sg13g2_nor2_1)
     2    0.008886    0.098666    0.108073    1.193882 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.098667    0.000257    1.194139 ^ _147_/A (sg13g2_nand2_1)
     2    0.008012    0.077919    0.088472    1.282611 v _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.077920    0.000482    1.283093 v _149_/B (sg13g2_nand2_1)
     1    0.004856    0.043532    0.059237    1.342330 ^ _149_/Y (sg13g2_nand2_1)
                                                         net10 (net)
                      0.043532    0.000357    1.342686 ^ output10/A (sg13g2_buf_1)
     1    0.008574    0.044055    0.082371    1.425058 ^ output10/X (sg13g2_buf_1)
                                                         sine_out[15] (net)
                      0.044059    0.000436    1.425493 ^ sine_out[15] (out)
                                              1.425493   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.425493   data arrival time
---------------------------------------------------------------------------------------------
                                             18.324507   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012516    0.028739    0.010969    0.010969 ^ clk (in)
                                                         clk (net)
                      0.028750    0.000000    0.010969 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021102    0.024024    0.068321    0.079290 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024046    0.001304    0.080594 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020991    0.023767    0.066156    0.146750 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023768    0.000516    0.147266 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.001912    0.016932    0.158994    0.306260 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.016932    0.000076    0.306336 v hold4/A (sg13g2_dlygate4sd3_1)
     2    0.015850    0.077668    0.408900    0.715236 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.077688    0.001181    0.716417 v fanout71/A (sg13g2_buf_8)
     8    0.037488    0.030430    0.103732    0.820149 v fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.030449    0.001221    0.821370 v fanout70/A (sg13g2_buf_8)
     8    0.036870    0.028715    0.080629    0.901999 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.028780    0.001011    0.903010 v _146_/A1 (sg13g2_o21ai_1)
     4    0.019102    0.215692    0.197162    1.100171 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.215695    0.000635    1.100806 ^ _185_/B (sg13g2_nor2_2)
     5    0.023213    0.083273    0.120829    1.221636 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.083365    0.002233    1.223868 v _186_/A2 (sg13g2_a21oi_1)
     1    0.004507    0.068178    0.099532    1.323400 ^ _186_/Y (sg13g2_a21oi_1)
                                                         net27 (net)
                      0.068178    0.000176    1.323577 ^ output27/A (sg13g2_buf_1)
     1    0.008390    0.044039    0.092363    1.415939 ^ output27/X (sg13g2_buf_1)
                                                         sine_out[30] (net)
                      0.044046    0.000556    1.416496 ^ sine_out[30] (out)
                                              1.416496   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.416496   data arrival time
---------------------------------------------------------------------------------------------
                                             18.333504   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012516    0.028739    0.010969    0.010969 ^ clk (in)
                                                         clk (net)
                      0.028750    0.000000    0.010969 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021102    0.024024    0.068321    0.079290 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024047    0.001333    0.080622 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019656    0.023168    0.065550    0.146173 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023186    0.001153    0.147325 ^ _297_/CLK (sg13g2_dfrbpq_2)
     3    0.018805    0.041514    0.192845    0.340170 v _297_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.041521    0.000539    0.340709 v hold12/A (sg13g2_dlygate4sd3_1)
     1    0.008905    0.053763    0.398970    0.739679 v hold12/X (sg13g2_dlygate4sd3_1)
                                                         net48 (net)
                      0.053763    0.000370    0.740050 v fanout63/A (sg13g2_buf_8)
     8    0.040450    0.030594    0.092223    0.832273 v fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.031712    0.004428    0.836701 v fanout62/A (sg13g2_buf_8)
     8    0.030741    0.026773    0.079261    0.915962 v fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.026871    0.002044    0.918006 v _142_/A (sg13g2_or2_1)
     7    0.026368    0.093635    0.166734    1.084740 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.093639    0.000714    1.085454 v _168_/B (sg13g2_nor2_1)
     2    0.009257    0.101442    0.110419    1.195872 ^ _168_/Y (sg13g2_nor2_1)
                                                         _011_ (net)
                      0.101443    0.000282    1.196154 ^ _169_/B (sg13g2_nand2_1)
     1    0.004560    0.051708    0.077394    1.273548 v _169_/Y (sg13g2_nand2_1)
                                                         _012_ (net)
                      0.051708    0.000318    1.273866 v _170_/B (sg13g2_nand2_1)
     1    0.005194    0.041406    0.050554    1.324420 ^ _170_/Y (sg13g2_nand2_1)
                                                         net20 (net)
                      0.041409    0.000657    1.325078 ^ output20/A (sg13g2_buf_1)
     1    0.007153    0.038517    0.077242    1.402320 ^ output20/X (sg13g2_buf_1)
                                                         sine_out[24] (net)
                      0.038526    0.000564    1.402884 ^ sine_out[24] (out)
                                              1.402884   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.402884   data arrival time
---------------------------------------------------------------------------------------------
                                             18.347116   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012516    0.028739    0.010969    0.010969 ^ clk (in)
                                                         clk (net)
                      0.028750    0.000000    0.010969 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021102    0.024024    0.068321    0.079290 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024047    0.001333    0.080622 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019656    0.023168    0.065550    0.146173 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023186    0.001153    0.147325 ^ _297_/CLK (sg13g2_dfrbpq_2)
     3    0.018805    0.041514    0.192845    0.340170 v _297_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.041521    0.000539    0.340709 v hold12/A (sg13g2_dlygate4sd3_1)
     1    0.008905    0.053763    0.398970    0.739679 v hold12/X (sg13g2_dlygate4sd3_1)
                                                         net48 (net)
                      0.053763    0.000370    0.740050 v fanout63/A (sg13g2_buf_8)
     8    0.040450    0.030594    0.092223    0.832273 v fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.031712    0.004428    0.836701 v fanout62/A (sg13g2_buf_8)
     8    0.030741    0.026773    0.079261    0.915962 v fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.026871    0.002044    0.918006 v _142_/A (sg13g2_or2_1)
     7    0.026368    0.093635    0.166734    1.084740 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.093639    0.000714    1.085454 v _168_/B (sg13g2_nor2_1)
     2    0.009257    0.101442    0.110419    1.195872 ^ _168_/Y (sg13g2_nor2_1)
                                                         _011_ (net)
                      0.101448    0.000672    1.196544 ^ _171_/B (sg13g2_nand2_1)
     1    0.003336    0.063310    0.071650    1.268194 v _171_/Y (sg13g2_nand2_1)
                                                         _013_ (net)
                      0.063310    0.000131    1.268324 v _172_/B (sg13g2_nand2_1)
     1    0.004422    0.039183    0.052432    1.320757 ^ _172_/Y (sg13g2_nand2_1)
                                                         net21 (net)
                      0.039184    0.000321    1.321077 ^ output21/A (sg13g2_buf_1)
     1    0.008316    0.042939    0.079776    1.400854 ^ output21/X (sg13g2_buf_1)
                                                         sine_out[25] (net)
                      0.042942    0.000395    1.401249 ^ sine_out[25] (out)
                                              1.401249   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.401249   data arrival time
---------------------------------------------------------------------------------------------
                                             18.348751   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012516    0.028739    0.010969    0.010969 ^ clk (in)
                                                         clk (net)
                      0.028750    0.000000    0.010969 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021102    0.024024    0.068321    0.079290 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024046    0.001304    0.080594 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020991    0.023767    0.066156    0.146750 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023768    0.000516    0.147266 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.001912    0.016932    0.158994    0.306260 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.016932    0.000076    0.306336 v hold4/A (sg13g2_dlygate4sd3_1)
     2    0.015850    0.077668    0.408900    0.715236 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.077688    0.001181    0.716417 v fanout71/A (sg13g2_buf_8)
     8    0.037488    0.030430    0.103732    0.820149 v fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.030449    0.001221    0.821370 v fanout70/A (sg13g2_buf_8)
     8    0.036870    0.028715    0.080629    0.901999 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.028780    0.001011    0.903010 v _146_/A1 (sg13g2_o21ai_1)
     4    0.019102    0.215692    0.197162    1.100171 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.215695    0.000635    1.100806 ^ _185_/B (sg13g2_nor2_2)
     5    0.023213    0.083273    0.120829    1.221636 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.083359    0.002166    1.223802 v _278_/B (sg13g2_nor2_1)
     1    0.003490    0.058494    0.070272    1.294074 ^ _278_/Y (sg13g2_nor2_1)
                                                         net33 (net)
                      0.058494    0.000132    1.294206 ^ output33/A (sg13g2_buf_1)
     1    0.007363    0.039861    0.085291    1.379497 ^ output33/X (sg13g2_buf_1)
                                                         sine_out[6] (net)
                      0.039863    0.000334    1.379830 ^ sine_out[6] (out)
                                              1.379830   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.379830   data arrival time
---------------------------------------------------------------------------------------------
                                             18.370171   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012516    0.028739    0.010969    0.010969 ^ clk (in)
                                                         clk (net)
                      0.028750    0.000000    0.010969 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021102    0.024024    0.068321    0.079290 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024046    0.001304    0.080594 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020991    0.023767    0.066156    0.146750 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023768    0.000516    0.147266 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.001912    0.016932    0.158994    0.306260 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.016932    0.000076    0.306336 v hold4/A (sg13g2_dlygate4sd3_1)
     2    0.015850    0.077668    0.408900    0.715236 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.077688    0.001181    0.716417 v fanout71/A (sg13g2_buf_8)
     8    0.037488    0.030430    0.103732    0.820149 v fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.030449    0.001221    0.821370 v fanout70/A (sg13g2_buf_8)
     8    0.036870    0.028715    0.080629    0.901999 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.028795    0.001141    0.903140 v _140_/A (sg13g2_nor2_2)
     5    0.021334    0.103767    0.103543    1.006683 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.103772    0.000560    1.007244 ^ _152_/B (sg13g2_nor2_2)
     4    0.016720    0.051072    0.073704    1.080948 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.051092    0.000914    1.081862 v _155_/B1 (sg13g2_a221oi_1)
     1    0.005903    0.140001    0.150642    1.232504 ^ _155_/Y (sg13g2_a221oi_1)
                                                         net12 (net)
                      0.140001    0.000452    1.232956 ^ output12/A (sg13g2_buf_1)
     1    0.008545    0.046807    0.116928    1.349884 ^ output12/X (sg13g2_buf_1)
                                                         sine_out[17] (net)
                      0.046810    0.000398    1.350282 ^ sine_out[17] (out)
                                              1.350282   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.350282   data arrival time
---------------------------------------------------------------------------------------------
                                             18.399717   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012516    0.028739    0.010969    0.010969 ^ clk (in)
                                                         clk (net)
                      0.028750    0.000000    0.010969 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021102    0.024024    0.068321    0.079290 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024046    0.001304    0.080594 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020991    0.023767    0.066156    0.146750 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023768    0.000516    0.147266 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.001875    0.020291    0.161336    0.308602 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.020291    0.000074    0.308676 ^ hold4/A (sg13g2_dlygate4sd3_1)
     2    0.016203    0.084446    0.397991    0.706667 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.084465    0.001210    0.707877 ^ fanout71/A (sg13g2_buf_8)
     8    0.038654    0.034149    0.102218    0.810094 ^ fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.034178    0.001260    0.811354 ^ fanout70/A (sg13g2_buf_8)
     8    0.037634    0.031491    0.077031    0.888385 ^ fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.031574    0.000982    0.889367 ^ _132_/A (sg13g2_nand2_2)
     4    0.018380    0.065976    0.070289    0.959656 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.065981    0.000514    0.960170 v _163_/A2 (sg13g2_o21ai_1)
     4    0.015500    0.183775    0.180438    1.140607 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.183783    0.000995    1.141602 ^ _282_/A2 (sg13g2_a21oi_1)
     1    0.004647    0.064986    0.112260    1.253862 v _282_/Y (sg13g2_a21oi_1)
                                                         net5 (net)
                      0.064986    0.000351    1.254213 v output5/A (sg13g2_buf_1)
     1    0.009745    0.039925    0.093478    1.347690 v output5/X (sg13g2_buf_1)
                                                         sine_out[10] (net)
                      0.039966    0.001149    1.348839 v sine_out[10] (out)
                                              1.348839   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.348839   data arrival time
---------------------------------------------------------------------------------------------
                                             18.401159   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012516    0.028739    0.010969    0.010969 ^ clk (in)
                                                         clk (net)
                      0.028750    0.000000    0.010969 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021102    0.024024    0.068321    0.079290 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024046    0.001304    0.080594 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020991    0.023767    0.066156    0.146750 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023768    0.000516    0.147266 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.001875    0.020291    0.161336    0.308602 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.020291    0.000074    0.308676 ^ hold4/A (sg13g2_dlygate4sd3_1)
     2    0.016203    0.084446    0.397991    0.706667 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.084465    0.001210    0.707877 ^ fanout71/A (sg13g2_buf_8)
     8    0.038654    0.034149    0.102218    0.810094 ^ fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.034178    0.001260    0.811354 ^ fanout70/A (sg13g2_buf_8)
     8    0.037634    0.031491    0.077031    0.888385 ^ fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.031574    0.000982    0.889367 ^ _132_/A (sg13g2_nand2_2)
     4    0.018380    0.065976    0.070289    0.959656 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.065981    0.000514    0.960170 v _163_/A2 (sg13g2_o21ai_1)
     4    0.015500    0.183775    0.180438    1.140607 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.183783    0.000999    1.141606 ^ _184_/A1 (sg13g2_a21oi_1)
     1    0.004701    0.073992    0.109640    1.251246 v _184_/Y (sg13g2_a21oi_1)
                                                         net25 (net)
                      0.073992    0.000184    1.251431 v output25/A (sg13g2_buf_1)
     1    0.008219    0.035686    0.093827    1.345257 v output25/X (sg13g2_buf_1)
                                                         sine_out[29] (net)
                      0.035695    0.000542    1.345800 v sine_out[29] (out)
                                              1.345800   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.345800   data arrival time
---------------------------------------------------------------------------------------------
                                             18.404200   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012516    0.028739    0.010969    0.010969 ^ clk (in)
                                                         clk (net)
                      0.028750    0.000000    0.010969 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021102    0.024024    0.068321    0.079290 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024046    0.001304    0.080594 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020991    0.023767    0.066156    0.146750 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023768    0.000516    0.147266 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.001875    0.020291    0.161336    0.308602 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.020291    0.000074    0.308676 ^ hold4/A (sg13g2_dlygate4sd3_1)
     2    0.016203    0.084446    0.397991    0.706667 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.084465    0.001210    0.707877 ^ fanout71/A (sg13g2_buf_8)
     8    0.038654    0.034149    0.102218    0.810094 ^ fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.034178    0.001260    0.811354 ^ fanout70/A (sg13g2_buf_8)
     8    0.037634    0.031491    0.077031    0.888385 ^ fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.031574    0.000982    0.889367 ^ _132_/A (sg13g2_nand2_2)
     4    0.018380    0.065976    0.070289    0.959656 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.065981    0.000514    0.960170 v _163_/A2 (sg13g2_o21ai_1)
     4    0.015500    0.183775    0.180438    1.140607 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.183781    0.000835    1.141442 ^ _164_/A2 (sg13g2_a21oi_1)
     1    0.004539    0.064475    0.111710    1.253152 v _164_/Y (sg13g2_a21oi_1)
                                                         net17 (net)
                      0.064476    0.000310    1.253462 v output17/A (sg13g2_buf_1)
     1    0.008962    0.037599    0.091569    1.345032 v output17/X (sg13g2_buf_1)
                                                         sine_out[21] (net)
                      0.037610    0.000627    1.345659 v sine_out[21] (out)
                                              1.345659   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.345659   data arrival time
---------------------------------------------------------------------------------------------
                                             18.404341   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012516    0.028739    0.010969    0.010969 ^ clk (in)
                                                         clk (net)
                      0.028750    0.000000    0.010969 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021102    0.024024    0.068321    0.079290 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024047    0.001333    0.080622 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019656    0.023168    0.065550    0.146173 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023186    0.001157    0.147330 ^ _296_/CLK (sg13g2_dfrbpq_1)
     2    0.006808    0.030059    0.170535    0.317865 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.030059    0.000357    0.318222 v hold11/A (sg13g2_dlygate4sd3_1)
     1    0.008748    0.053264    0.392094    0.710317 v hold11/X (sg13g2_dlygate4sd3_1)
                                                         net47 (net)
                      0.053264    0.000357    0.710674 v fanout66/A (sg13g2_buf_8)
     8    0.040726    0.030705    0.092319    0.802993 v fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.031644    0.004144    0.807137 v _125_/A (sg13g2_inv_2)
     3    0.016810    0.042308    0.044259    0.851396 ^ _125_/Y (sg13g2_inv_2)
                                                         _098_ (net)
                      0.042365    0.001249    0.852645 ^ fanout51/A (sg13g2_buf_8)
     8    0.037032    0.031646    0.081102    0.933747 ^ fanout51/X (sg13g2_buf_8)
                                                         net51 (net)
                      0.031668    0.000889    0.934637 ^ _161_/A (sg13g2_nand2_1)
     3    0.011538    0.076506    0.079201    1.013838 v _161_/Y (sg13g2_nand2_1)
                                                         _124_ (net)
                      0.076514    0.000651    1.014489 v _177_/B (sg13g2_nand2_1)
     3    0.013585    0.074985    0.088220    1.102709 ^ _177_/Y (sg13g2_nand2_1)
                                                         _016_ (net)
                      0.074996    0.000758    1.103467 ^ _179_/A (sg13g2_nand2_1)
     2    0.007490    0.061337    0.077609    1.181075 v _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.061362    0.000377    1.181452 v _281_/B (sg13g2_nor2_1)
     1    0.004428    0.060860    0.069205    1.250657 ^ _281_/Y (sg13g2_nor2_1)
                                                         net35 (net)
                      0.060860    0.000296    1.250954 ^ output35/A (sg13g2_buf_1)
     1    0.008143    0.042889    0.088504    1.339458 ^ output35/X (sg13g2_buf_1)
                                                         sine_out[8] (net)
                      0.042896    0.000536    1.339994 ^ sine_out[8] (out)
                                              1.339994   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.339994   data arrival time
---------------------------------------------------------------------------------------------
                                             18.410006   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012516    0.028739    0.010969    0.010969 ^ clk (in)
                                                         clk (net)
                      0.028750    0.000000    0.010969 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021102    0.024024    0.068321    0.079290 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024047    0.001333    0.080622 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019656    0.023168    0.065550    0.146173 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023186    0.001157    0.147330 ^ _296_/CLK (sg13g2_dfrbpq_1)
     2    0.006808    0.030059    0.170535    0.317865 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.030059    0.000357    0.318222 v hold11/A (sg13g2_dlygate4sd3_1)
     1    0.008748    0.053264    0.392094    0.710317 v hold11/X (sg13g2_dlygate4sd3_1)
                                                         net47 (net)
                      0.053264    0.000357    0.710674 v fanout66/A (sg13g2_buf_8)
     8    0.040726    0.030705    0.092319    0.802993 v fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.031644    0.004144    0.807137 v _125_/A (sg13g2_inv_2)
     3    0.016810    0.042308    0.044259    0.851396 ^ _125_/Y (sg13g2_inv_2)
                                                         _098_ (net)
                      0.042365    0.001249    0.852645 ^ fanout51/A (sg13g2_buf_8)
     8    0.037032    0.031646    0.081102    0.933747 ^ fanout51/X (sg13g2_buf_8)
                                                         net51 (net)
                      0.031668    0.000889    0.934637 ^ _161_/A (sg13g2_nand2_1)
     3    0.011538    0.076506    0.079201    1.013838 v _161_/Y (sg13g2_nand2_1)
                                                         _124_ (net)
                      0.076514    0.000651    1.014489 v _177_/B (sg13g2_nand2_1)
     3    0.013585    0.074985    0.088220    1.102709 ^ _177_/Y (sg13g2_nand2_1)
                                                         _016_ (net)
                      0.074996    0.000758    1.103467 ^ _179_/A (sg13g2_nand2_1)
     2    0.007490    0.061337    0.077609    1.181075 v _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.061337    0.000220    1.181295 v _180_/B (sg13g2_nand2_1)
     1    0.003254    0.034989    0.047920    1.229215 ^ _180_/Y (sg13g2_nand2_1)
                                                         net24 (net)
                      0.034989    0.000239    1.229454 ^ output24/A (sg13g2_buf_1)
     1    0.008411    0.043178    0.078174    1.307628 ^ output24/X (sg13g2_buf_1)
                                                         sine_out[28] (net)
                      0.043185    0.000555    1.308183 ^ sine_out[28] (out)
                                              1.308183   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.308183   data arrival time
---------------------------------------------------------------------------------------------
                                             18.441816   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012516    0.028739    0.010969    0.010969 ^ clk (in)
                                                         clk (net)
                      0.028750    0.000000    0.010969 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021102    0.024024    0.068321    0.079290 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024047    0.001333    0.080622 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019656    0.023168    0.065550    0.146173 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023170    0.000520    0.146692 ^ _295_/CLK (sg13g2_dfrbpq_2)
     2    0.013269    0.040377    0.188445    0.335138 ^ _295_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_2.A (net)
                      0.040421    0.000925    0.336063 ^ hold10/A (sg13g2_dlygate4sd3_1)
     1    0.009514    0.057862    0.385813    0.721875 ^ hold10/X (sg13g2_dlygate4sd3_1)
                                                         net46 (net)
                      0.057862    0.000406    0.722281 ^ fanout69/A (sg13g2_buf_8)
     7    0.034713    0.031212    0.087355    0.809636 ^ fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.031455    0.002377    0.812013 ^ _137_/C (sg13g2_nand3_1)
     5    0.022407    0.202295    0.190805    1.002818 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.202305    0.001194    1.004012 v _138_/B (sg13g2_nor2_1)
     2    0.007957    0.108315    0.127413    1.131425 ^ _138_/Y (sg13g2_nor2_1)
                                                         _108_ (net)
                      0.108354    0.000413    1.131838 ^ _139_/A2 (sg13g2_a21oi_1)
     1    0.003338    0.048967    0.086315    1.218152 v _139_/Y (sg13g2_a21oi_1)
                                                         net8 (net)
                      0.048967    0.000245    1.218397 v output8/A (sg13g2_buf_1)
     1    0.006997    0.031543    0.080123    1.298520 v output8/X (sg13g2_buf_1)
                                                         sine_out[13] (net)
                      0.031554    0.000554    1.299075 v sine_out[13] (out)
                                              1.299075   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.299075   data arrival time
---------------------------------------------------------------------------------------------
                                             18.450924   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012516    0.028739    0.010969    0.010969 ^ clk (in)
                                                         clk (net)
                      0.028750    0.000000    0.010969 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021102    0.024024    0.068321    0.079290 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024046    0.001304    0.080594 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020991    0.023767    0.066156    0.146750 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023768    0.000516    0.147266 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.001875    0.020291    0.161336    0.308602 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.020291    0.000074    0.308676 ^ hold4/A (sg13g2_dlygate4sd3_1)
     2    0.016203    0.084446    0.397991    0.706667 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.084465    0.001210    0.707877 ^ fanout71/A (sg13g2_buf_8)
     8    0.038654    0.034149    0.102218    0.810094 ^ fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.034178    0.001260    0.811354 ^ fanout70/A (sg13g2_buf_8)
     8    0.037634    0.031491    0.077031    0.888385 ^ fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.031574    0.000982    0.889367 ^ _132_/A (sg13g2_nand2_2)
     4    0.018380    0.065976    0.070289    0.959656 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.065981    0.000514    0.960170 v _163_/A2 (sg13g2_o21ai_1)
     4    0.015500    0.183775    0.180438    1.140607 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.183783    0.000992    1.141599 ^ _276_/B (sg13g2_nor2_1)
     1    0.004223    0.048574    0.070072    1.211671 v _276_/Y (sg13g2_nor2_1)
                                                         net31 (net)
                      0.048574    0.000164    1.211835 v output31/A (sg13g2_buf_1)
     1    0.008651    0.036294    0.084140    1.295975 v output31/X (sg13g2_buf_1)
                                                         sine_out[4] (net)
                      0.036298    0.000408    1.296383 v sine_out[4] (out)
                                              1.296383   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.296383   data arrival time
---------------------------------------------------------------------------------------------
                                             18.453615   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012516    0.028739    0.010969    0.010969 ^ clk (in)
                                                         clk (net)
                      0.028750    0.000000    0.010969 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021102    0.024024    0.068321    0.079290 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024047    0.001333    0.080622 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019656    0.023168    0.065550    0.146173 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023186    0.001153    0.147325 ^ _297_/CLK (sg13g2_dfrbpq_2)
     3    0.018805    0.041514    0.192845    0.340170 v _297_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.041521    0.000539    0.340709 v hold12/A (sg13g2_dlygate4sd3_1)
     1    0.008905    0.053763    0.398970    0.739679 v hold12/X (sg13g2_dlygate4sd3_1)
                                                         net48 (net)
                      0.053763    0.000370    0.740050 v fanout63/A (sg13g2_buf_8)
     8    0.040450    0.030594    0.092223    0.832273 v fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.031712    0.004428    0.836701 v fanout62/A (sg13g2_buf_8)
     8    0.030741    0.026773    0.079261    0.915962 v fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.026871    0.002044    0.918006 v _142_/A (sg13g2_or2_1)
     7    0.026368    0.093635    0.166734    1.084740 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.093648    0.001092    1.085832 v _187_/A2 (sg13g2_o21ai_1)
     1    0.003923    0.083762    0.108131    1.193963 ^ _187_/Y (sg13g2_o21ai_1)
                                                         net28 (net)
                      0.083762    0.000151    1.194114 ^ output28/A (sg13g2_buf_1)
     1    0.008195    0.043752    0.098515    1.292629 ^ output28/X (sg13g2_buf_1)
                                                         sine_out[31] (net)
                      0.043758    0.000510    1.293139 ^ sine_out[31] (out)
                                              1.293139   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.293139   data arrival time
---------------------------------------------------------------------------------------------
                                             18.456861   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012516    0.028739    0.010969    0.010969 ^ clk (in)
                                                         clk (net)
                      0.028750    0.000000    0.010969 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021102    0.024024    0.068321    0.079290 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024047    0.001333    0.080622 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019656    0.023168    0.065550    0.146173 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023186    0.001153    0.147325 ^ _297_/CLK (sg13g2_dfrbpq_2)
     3    0.018805    0.041514    0.192845    0.340170 v _297_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.041521    0.000539    0.340709 v hold12/A (sg13g2_dlygate4sd3_1)
     1    0.008905    0.053763    0.398970    0.739679 v hold12/X (sg13g2_dlygate4sd3_1)
                                                         net48 (net)
                      0.053763    0.000370    0.740050 v fanout63/A (sg13g2_buf_8)
     8    0.040450    0.030594    0.092223    0.832273 v fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.031712    0.004428    0.836701 v fanout62/A (sg13g2_buf_8)
     8    0.030741    0.026773    0.079261    0.915962 v fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.026871    0.002044    0.918006 v _142_/A (sg13g2_or2_1)
     7    0.026368    0.093635    0.166734    1.084740 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.093647    0.001084    1.085824 v _148_/A2 (sg13g2_a21oi_1)
     1    0.005192    0.073183    0.107476    1.193299 ^ _148_/Y (sg13g2_a21oi_1)
                                                         net11 (net)
                      0.073183    0.000340    1.193639 ^ output11/A (sg13g2_buf_1)
     1    0.008483    0.044548    0.094874    1.288513 ^ output11/X (sg13g2_buf_1)
                                                         sine_out[16] (net)
                      0.044551    0.000395    1.288908 ^ sine_out[16] (out)
                                              1.288908   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.288908   data arrival time
---------------------------------------------------------------------------------------------
                                             18.461090   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012516    0.028739    0.010969    0.010969 ^ clk (in)
                                                         clk (net)
                      0.028750    0.000000    0.010969 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021102    0.024024    0.068321    0.079290 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024047    0.001333    0.080622 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019656    0.023168    0.065550    0.146173 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023170    0.000520    0.146692 ^ _295_/CLK (sg13g2_dfrbpq_2)
     2    0.013269    0.040377    0.188445    0.335138 ^ _295_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_2.A (net)
                      0.040421    0.000925    0.336063 ^ hold10/A (sg13g2_dlygate4sd3_1)
     1    0.009514    0.057862    0.385813    0.721875 ^ hold10/X (sg13g2_dlygate4sd3_1)
                                                         net46 (net)
                      0.057862    0.000406    0.722281 ^ fanout69/A (sg13g2_buf_8)
     7    0.034713    0.031212    0.087355    0.809636 ^ fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.031455    0.002377    0.812013 ^ _137_/C (sg13g2_nand3_1)
     5    0.022407    0.202295    0.190805    1.002818 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.202303    0.001112    1.003930 v _156_/B (sg13g2_nand2b_1)
     2    0.008034    0.077482    0.103611    1.107542 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.077482    0.000253    1.107795 ^ _157_/A2 (sg13g2_a21oi_1)
     1    0.005937    0.060416    0.087515    1.195310 v _157_/Y (sg13g2_a21oi_1)
                                                         net13 (net)
                      0.060418    0.000619    1.195928 v output13/A (sg13g2_buf_1)
     1    0.006855    0.031450    0.084646    1.280575 v output13/X (sg13g2_buf_1)
                                                         sine_out[18] (net)
                      0.031461    0.000543    1.281117 v sine_out[18] (out)
                                              1.281117   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.281117   data arrival time
---------------------------------------------------------------------------------------------
                                             18.468882   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012516    0.028739    0.010969    0.010969 ^ clk (in)
                                                         clk (net)
                      0.028750    0.000000    0.010969 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021102    0.024024    0.068321    0.079290 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024047    0.001333    0.080622 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019656    0.023168    0.065550    0.146173 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023170    0.000520    0.146692 ^ _295_/CLK (sg13g2_dfrbpq_2)
     2    0.013269    0.040377    0.188445    0.335138 ^ _295_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_2.A (net)
                      0.040421    0.000925    0.336063 ^ hold10/A (sg13g2_dlygate4sd3_1)
     1    0.009514    0.057862    0.385813    0.721875 ^ hold10/X (sg13g2_dlygate4sd3_1)
                                                         net46 (net)
                      0.057862    0.000406    0.722281 ^ fanout69/A (sg13g2_buf_8)
     7    0.034713    0.031212    0.087355    0.809636 ^ fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.031455    0.002377    0.812013 ^ _137_/C (sg13g2_nand3_1)
     5    0.022407    0.202295    0.190805    1.002818 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.202303    0.001112    1.003930 v _156_/B (sg13g2_nand2b_1)
     2    0.008034    0.077482    0.103611    1.107542 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.077482    0.000242    1.107783 ^ _176_/A2 (sg13g2_o21ai_1)
     1    0.004847    0.051643    0.074539    1.182322 v _176_/Y (sg13g2_o21ai_1)
                                                         net23 (net)
                      0.051643    0.000192    1.182514 v output23/A (sg13g2_buf_1)
     1    0.009322    0.038342    0.086963    1.269477 v output23/X (sg13g2_buf_1)
                                                         sine_out[27] (net)
                      0.038355    0.000664    1.270141 v sine_out[27] (out)
                                              1.270141   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.270141   data arrival time
---------------------------------------------------------------------------------------------
                                             18.479858   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012516    0.028739    0.010969    0.010969 ^ clk (in)
                                                         clk (net)
                      0.028750    0.000000    0.010969 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021102    0.024024    0.068321    0.079290 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024046    0.001304    0.080594 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020991    0.023767    0.066156    0.146750 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023768    0.000516    0.147266 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.001912    0.016932    0.158994    0.306260 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.016932    0.000076    0.306336 v hold4/A (sg13g2_dlygate4sd3_1)
     2    0.015850    0.077668    0.408900    0.715236 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.077688    0.001181    0.716417 v fanout71/A (sg13g2_buf_8)
     8    0.037488    0.030430    0.103732    0.820149 v fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.030447    0.001144    0.821293 v _141_/A (sg13g2_or2_1)
     3    0.011136    0.050532    0.126203    0.947496 v _141_/X (sg13g2_or2_1)
                                                         _110_ (net)
                      0.050538    0.000564    0.948060 v _173_/A2 (sg13g2_o21ai_1)
     2    0.007396    0.108245    0.116233    1.064293 ^ _173_/Y (sg13g2_o21ai_1)
                                                         _014_ (net)
                      0.108245    0.000233    1.064526 ^ _174_/B (sg13g2_nand2_1)
     1    0.004235    0.044799    0.077324    1.141850 v _174_/Y (sg13g2_nand2_1)
                                                         _015_ (net)
                      0.044800    0.000312    1.142162 v _175_/B (sg13g2_nand2_1)
     1    0.004091    0.034350    0.044662    1.186824 ^ _175_/Y (sg13g2_nand2_1)
                                                         net22 (net)
                      0.034350    0.000298    1.187122 ^ output22/A (sg13g2_buf_1)
     1    0.008047    0.041817    0.076981    1.264103 ^ output22/X (sg13g2_buf_1)
                                                         sine_out[26] (net)
                      0.041817    0.000238    1.264341 ^ sine_out[26] (out)
                                              1.264341   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.264341   data arrival time
---------------------------------------------------------------------------------------------
                                             18.485659   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012516    0.028739    0.010969    0.010969 ^ clk (in)
                                                         clk (net)
                      0.028750    0.000000    0.010969 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021102    0.024024    0.068321    0.079290 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024047    0.001333    0.080622 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019656    0.023168    0.065550    0.146173 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023170    0.000520    0.146692 ^ _295_/CLK (sg13g2_dfrbpq_2)
     2    0.013269    0.040377    0.188445    0.335138 ^ _295_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_2.A (net)
                      0.040421    0.000925    0.336063 ^ hold10/A (sg13g2_dlygate4sd3_1)
     1    0.009514    0.057862    0.385813    0.721875 ^ hold10/X (sg13g2_dlygate4sd3_1)
                                                         net46 (net)
                      0.057862    0.000406    0.722281 ^ fanout69/A (sg13g2_buf_8)
     7    0.034713    0.031212    0.087355    0.809636 ^ fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.031455    0.002377    0.812013 ^ _137_/C (sg13g2_nand3_1)
     5    0.022407    0.202295    0.190805    1.002818 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.202305    0.001194    1.004012 v _138_/B (sg13g2_nor2_1)
     2    0.007957    0.108315    0.127413    1.131425 ^ _138_/Y (sg13g2_nor2_1)
                                                         _108_ (net)
                      0.108315    0.000229    1.131653 ^ _279_/B (sg13g2_nor2_1)
     1    0.003233    0.034079    0.052865    1.184518 v _279_/Y (sg13g2_nor2_1)
                                                         net34 (net)
                      0.034080    0.000126    1.184644 v output34/A (sg13g2_buf_1)
     1    0.007830    0.033542    0.075950    1.260594 v output34/X (sg13g2_buf_1)
                                                         sine_out[7] (net)
                      0.033546    0.000350    1.260944 v sine_out[7] (out)
                                              1.260944   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.260944   data arrival time
---------------------------------------------------------------------------------------------
                                             18.489056   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012516    0.028739    0.010969    0.010969 ^ clk (in)
                                                         clk (net)
                      0.028750    0.000000    0.010969 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021102    0.024024    0.068321    0.079290 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024046    0.001304    0.080594 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020991    0.023767    0.066156    0.146750 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023768    0.000516    0.147266 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.001912    0.016932    0.158994    0.306260 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.016932    0.000076    0.306336 v hold4/A (sg13g2_dlygate4sd3_1)
     2    0.015850    0.077668    0.408900    0.715236 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.077688    0.001181    0.716417 v fanout71/A (sg13g2_buf_8)
     8    0.037488    0.030430    0.103732    0.820149 v fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.030449    0.001221    0.821370 v fanout70/A (sg13g2_buf_8)
     8    0.036870    0.028715    0.080629    0.901999 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.028795    0.001141    0.903140 v _140_/A (sg13g2_nor2_2)
     5    0.021334    0.103767    0.103543    1.006683 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.103772    0.000560    1.007244 ^ _152_/B (sg13g2_nor2_2)
     4    0.016720    0.051072    0.073704    1.080948 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.051098    0.001052    1.082000 v _165_/A2 (sg13g2_a21oi_1)
     1    0.004339    0.066348    0.086514    1.168514 ^ _165_/Y (sg13g2_a21oi_1)
                                                         net18 (net)
                      0.066348    0.000304    1.168819 ^ output18/A (sg13g2_buf_1)
     1    0.008301    0.043657    0.091394    1.260213 ^ output18/X (sg13g2_buf_1)
                                                         sine_out[22] (net)
                      0.043660    0.000396    1.260609 ^ sine_out[22] (out)
                                              1.260609   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.260609   data arrival time
---------------------------------------------------------------------------------------------
                                             18.489389   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012516    0.028739    0.010969    0.010969 ^ clk (in)
                                                         clk (net)
                      0.028750    0.000000    0.010969 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021102    0.024024    0.068321    0.079290 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024046    0.001304    0.080594 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020991    0.023767    0.066156    0.146750 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023768    0.000516    0.147266 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.001912    0.016932    0.158994    0.306260 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.016932    0.000076    0.306336 v hold4/A (sg13g2_dlygate4sd3_1)
     2    0.015850    0.077668    0.408900    0.715236 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.077688    0.001181    0.716417 v fanout71/A (sg13g2_buf_8)
     8    0.037488    0.030430    0.103732    0.820149 v fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.030449    0.001221    0.821370 v fanout70/A (sg13g2_buf_8)
     8    0.036870    0.028715    0.080629    0.901999 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.028795    0.001141    0.903140 v _140_/A (sg13g2_nor2_2)
     5    0.021334    0.103767    0.103543    1.006683 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.103772    0.000560    1.007244 ^ _152_/B (sg13g2_nor2_2)
     4    0.016720    0.051072    0.073704    1.080948 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.051100    0.001085    1.082032 v _283_/A2 (sg13g2_a21oi_1)
     1    0.003385    0.064256    0.080848    1.162881 ^ _283_/Y (sg13g2_a21oi_1)
                                                         net6 (net)
                      0.064256    0.000246    1.163127 ^ output6/A (sg13g2_buf_1)
     1    0.008535    0.044488    0.091162    1.254289 ^ output6/X (sg13g2_buf_1)
                                                         sine_out[11] (net)
                      0.044491    0.000429    1.254718 ^ sine_out[11] (out)
                                              1.254718   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.254718   data arrival time
---------------------------------------------------------------------------------------------
                                             18.495283   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012516    0.028739    0.010969    0.010969 ^ clk (in)
                                                         clk (net)
                      0.028750    0.000000    0.010969 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021102    0.024024    0.068321    0.079290 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024046    0.001304    0.080594 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020991    0.023767    0.066156    0.146750 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023776    0.000841    0.147591 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.003499    0.020958    0.162845    0.310436 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.021103    0.000218    0.310654 v hold3/A (sg13g2_dlygate4sd3_1)
     1    0.010145    0.057758    0.391947    0.702602 v hold3/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.057758    0.000459    0.703061 v fanout73/A (sg13g2_buf_8)
     7    0.040420    0.030733    0.095004    0.798065 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.031029    0.002215    0.800280 v fanout72/A (sg13g2_buf_8)
     8    0.033325    0.027588    0.079885    0.880166 v fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.027641    0.001397    0.881562 v _153_/B (sg13g2_nor2_1)
     3    0.012947    0.121568    0.109069    0.990631 ^ _153_/Y (sg13g2_nor2_1)
                                                         _119_ (net)
                      0.121574    0.000692    0.991323 ^ _159_/A1 (sg13g2_a21oi_1)
     1    0.004054    0.060340    0.089979    1.081302 v _159_/Y (sg13g2_a21oi_1)
                                                         _123_ (net)
                      0.060340    0.000161    1.081463 v _160_/B (sg13g2_nor2_1)
     1    0.004460    0.060898    0.069077    1.150540 ^ _160_/Y (sg13g2_nor2_1)
                                                         net14 (net)
                      0.060899    0.000299    1.150839 ^ output14/A (sg13g2_buf_1)
     1    0.007157    0.039131    0.085590    1.236429 ^ output14/X (sg13g2_buf_1)
                                                         sine_out[19] (net)
                      0.039141    0.000590    1.237020 ^ sine_out[19] (out)
                                              1.237020   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.237020   data arrival time
---------------------------------------------------------------------------------------------
                                             18.512980   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012516    0.028739    0.010969    0.010969 ^ clk (in)
                                                         clk (net)
                      0.028750    0.000000    0.010969 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021102    0.024024    0.068321    0.079290 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024046    0.001304    0.080594 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020991    0.023767    0.066156    0.146750 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023768    0.000548    0.147298 ^ _298_/CLK (sg13g2_dfrbpq_2)
     2    0.012236    0.032063    0.184374    0.331673 v _298_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_5.A (net)
                      0.032063    0.000308    0.331981 v hold8/A (sg13g2_dlygate4sd3_1)
     2    0.013090    0.067726    0.408202    0.740183 v hold8/X (sg13g2_dlygate4sd3_1)
                                                         net44 (net)
                      0.067728    0.000496    0.740679 v fanout59/A (sg13g2_buf_2)
     6    0.028627    0.057072    0.119882    0.860561 v fanout59/X (sg13g2_buf_2)
                                                         net59 (net)
                      0.057179    0.002173    0.862734 v _130_/A (sg13g2_nor2_1)
     2    0.012565    0.121765    0.122690    0.985424 ^ _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.121774    0.000865    0.986289 ^ _136_/B (sg13g2_nand2b_2)
     4    0.015249    0.071459    0.092412    1.078701 v _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.071492    0.000619    1.079320 v _277_/A (sg13g2_nor2_1)
     1    0.003457    0.051978    0.072874    1.152194 ^ _277_/Y (sg13g2_nor2_1)
                                                         net32 (net)
                      0.051979    0.000133    1.152327 ^ output32/A (sg13g2_buf_1)
     1    0.007332    0.039545    0.082408    1.234735 ^ output32/X (sg13g2_buf_1)
                                                         sine_out[5] (net)
                      0.039547    0.000330    1.235065 ^ sine_out[5] (out)
                                              1.235065   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.235065   data arrival time
---------------------------------------------------------------------------------------------
                                             18.514936   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012516    0.028739    0.010969    0.010969 ^ clk (in)
                                                         clk (net)
                      0.028750    0.000000    0.010969 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021102    0.024024    0.068321    0.079290 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024047    0.001333    0.080622 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019656    0.023168    0.065550    0.146173 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023170    0.000520    0.146692 ^ _295_/CLK (sg13g2_dfrbpq_2)
     2    0.013269    0.040377    0.188445    0.335138 ^ _295_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_2.A (net)
                      0.040421    0.000925    0.336063 ^ hold10/A (sg13g2_dlygate4sd3_1)
     1    0.009514    0.057862    0.385813    0.721875 ^ hold10/X (sg13g2_dlygate4sd3_1)
                                                         net46 (net)
                      0.057862    0.000406    0.722281 ^ fanout69/A (sg13g2_buf_8)
     7    0.034713    0.031212    0.087355    0.809636 ^ fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.031455    0.002377    0.812013 ^ _137_/C (sg13g2_nand3_1)
     5    0.022407    0.202295    0.190805    1.002818 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.202305    0.001200    1.004018 v _166_/A (sg13g2_nor2_1)
     1    0.004183    0.071990    0.103771    1.107788 ^ _166_/Y (sg13g2_nor2_1)
                                                         _010_ (net)
                      0.071991    0.000313    1.108101 ^ _167_/B (sg13g2_nor2_1)
     1    0.004633    0.031098    0.047537    1.155638 v _167_/Y (sg13g2_nor2_1)
                                                         net19 (net)
                      0.031099    0.000329    1.155967 v output19/A (sg13g2_buf_1)
     1    0.007095    0.031345    0.072739    1.228707 v output19/X (sg13g2_buf_1)
                                                         sine_out[23] (net)
                      0.031357    0.000580    1.229287 v sine_out[23] (out)
                                              1.229287   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.229287   data arrival time
---------------------------------------------------------------------------------------------
                                             18.520712   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012516    0.028739    0.010969    0.010969 ^ clk (in)
                                                         clk (net)
                      0.028750    0.000000    0.010969 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021102    0.024024    0.068321    0.079290 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024047    0.001333    0.080622 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019656    0.023168    0.065550    0.146173 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023186    0.001157    0.147330 ^ _296_/CLK (sg13g2_dfrbpq_1)
     2    0.006808    0.030059    0.170535    0.317865 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.030059    0.000357    0.318222 v hold11/A (sg13g2_dlygate4sd3_1)
     1    0.008748    0.053264    0.392094    0.710317 v hold11/X (sg13g2_dlygate4sd3_1)
                                                         net47 (net)
                      0.053264    0.000357    0.710674 v fanout66/A (sg13g2_buf_8)
     8    0.040726    0.030705    0.092319    0.802993 v fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.031644    0.004144    0.807137 v _125_/A (sg13g2_inv_2)
     3    0.016810    0.042308    0.044259    0.851396 ^ _125_/Y (sg13g2_inv_2)
                                                         _098_ (net)
                      0.042365    0.001249    0.852645 ^ fanout51/A (sg13g2_buf_8)
     8    0.037032    0.031646    0.081102    0.933747 ^ fanout51/X (sg13g2_buf_8)
                                                         net51 (net)
                      0.031668    0.000889    0.934637 ^ _161_/A (sg13g2_nand2_1)
     3    0.011538    0.076506    0.079201    1.013838 v _161_/Y (sg13g2_nand2_1)
                                                         _124_ (net)
                      0.076517    0.000746    1.014584 v _280_/A2 (sg13g2_a21oi_1)
     1    0.003978    0.068462    0.093768    1.108353 ^ _280_/Y (sg13g2_a21oi_1)
                                                         net36 (net)
                      0.068462    0.000290    1.108643 ^ output36/A (sg13g2_buf_1)
     1    0.008404    0.044109    0.092585    1.201227 ^ output36/X (sg13g2_buf_1)
                                                         sine_out[9] (net)
                      0.044112    0.000423    1.201650 ^ sine_out[9] (out)
                                              1.201650   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.201650   data arrival time
---------------------------------------------------------------------------------------------
                                             18.548349   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012516    0.028739    0.010969    0.010969 ^ clk (in)
                                                         clk (net)
                      0.028750    0.000000    0.010969 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021102    0.024024    0.068321    0.079290 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024047    0.001333    0.080622 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019656    0.023168    0.065550    0.146173 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023186    0.001157    0.147330 ^ _296_/CLK (sg13g2_dfrbpq_1)
     2    0.006808    0.030059    0.170535    0.317865 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.030059    0.000357    0.318222 v hold11/A (sg13g2_dlygate4sd3_1)
     1    0.008748    0.053264    0.392094    0.710317 v hold11/X (sg13g2_dlygate4sd3_1)
                                                         net47 (net)
                      0.053264    0.000357    0.710674 v fanout66/A (sg13g2_buf_8)
     8    0.040726    0.030705    0.092319    0.802993 v fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.031644    0.004144    0.807137 v _125_/A (sg13g2_inv_2)
     3    0.016810    0.042308    0.044259    0.851396 ^ _125_/Y (sg13g2_inv_2)
                                                         _098_ (net)
                      0.042365    0.001249    0.852645 ^ fanout51/A (sg13g2_buf_8)
     8    0.037032    0.031646    0.081102    0.933747 ^ fanout51/X (sg13g2_buf_8)
                                                         net51 (net)
                      0.031668    0.000889    0.934637 ^ _161_/A (sg13g2_nand2_1)
     3    0.011538    0.076506    0.079201    1.013838 v _161_/Y (sg13g2_nand2_1)
                                                         _124_ (net)
                      0.076517    0.000740    1.014578 v _162_/A2 (sg13g2_a21oi_1)
     1    0.004174    0.065140    0.094944    1.109522 ^ _162_/Y (sg13g2_a21oi_1)
                                                         net16 (net)
                      0.065141    0.000306    1.109828 ^ output16/A (sg13g2_buf_1)
     1    0.008340    0.043762    0.090918    1.200746 ^ output16/X (sg13g2_buf_1)
                                                         sine_out[20] (net)
                      0.043768    0.000546    1.201293 ^ sine_out[20] (out)
                                              1.201293   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.201293   data arrival time
---------------------------------------------------------------------------------------------
                                             18.548706   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012516    0.028739    0.010969    0.010969 ^ clk (in)
                                                         clk (net)
                      0.028750    0.000000    0.010969 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021102    0.024024    0.068321    0.079290 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024046    0.001304    0.080594 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020991    0.023767    0.066156    0.146750 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023768    0.000548    0.147298 ^ _298_/CLK (sg13g2_dfrbpq_2)
     2    0.012236    0.032063    0.184374    0.331673 v _298_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_5.A (net)
                      0.032063    0.000308    0.331981 v hold8/A (sg13g2_dlygate4sd3_1)
     2    0.013090    0.067726    0.408202    0.740183 v hold8/X (sg13g2_dlygate4sd3_1)
                                                         net44 (net)
                      0.067728    0.000496    0.740679 v fanout59/A (sg13g2_buf_2)
     6    0.028627    0.057072    0.119882    0.860561 v fanout59/X (sg13g2_buf_2)
                                                         net59 (net)
                      0.057179    0.002173    0.862734 v _130_/A (sg13g2_nor2_1)
     2    0.012565    0.121765    0.122690    0.985424 ^ _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.121773    0.000798    0.986222 ^ _284_/A (sg13g2_and2_1)
     1    0.004656    0.035119    0.116695    1.102917 ^ _284_/X (sg13g2_and2_1)
                                                         net7 (net)
                      0.035126    0.000324    1.103241 ^ output7/A (sg13g2_buf_1)
     1    0.007375    0.039196    0.075298    1.178539 ^ output7/X (sg13g2_buf_1)
                                                         sine_out[12] (net)
                      0.039198    0.000337    1.178876 ^ sine_out[12] (out)
                                              1.178876   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.178876   data arrival time
---------------------------------------------------------------------------------------------
                                             18.571123   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012516    0.028739    0.010969    0.010969 ^ clk (in)
                                                         clk (net)
                      0.028750    0.000000    0.010969 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021102    0.024024    0.068321    0.079290 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024046    0.001304    0.080594 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020991    0.023767    0.066156    0.146750 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023775    0.000787    0.147537 ^ _300_/CLK (sg13g2_dfrbpq_2)
     3    0.011408    0.030935    0.183236    0.330773 v _300_/Q (sg13g2_dfrbpq_2)
                                                         net2 (net)
                      0.030940    0.000573    0.331346 v _127_/A (sg13g2_inv_1)
     1    0.004529    0.027986    0.034215    0.365561 ^ _127_/Y (sg13g2_inv_1)
                                                         net3 (net)
                      0.027990    0.000317    0.365878 ^ output3/A (sg13g2_buf_1)
     1    0.009251    0.046248    0.077567    0.443445 ^ output3/X (sg13g2_buf_1)
                                                         signB (net)
                      0.046258    0.000655    0.444101 ^ signB (out)
                                              0.444101   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.444101   data arrival time
---------------------------------------------------------------------------------------------
                                             19.305901   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012516    0.028739    0.010969    0.010969 ^ clk (in)
                                                         clk (net)
                      0.028750    0.000000    0.010969 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021102    0.024024    0.068321    0.079290 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024046    0.001304    0.080594 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020991    0.023767    0.066156    0.146750 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023775    0.000787    0.147537 ^ _300_/CLK (sg13g2_dfrbpq_2)
     3    0.011533    0.037315    0.186255    0.333792 ^ _300_/Q (sg13g2_dfrbpq_2)
                                                         net2 (net)
                      0.037321    0.000639    0.334431 ^ output2/A (sg13g2_buf_1)
     1    0.008337    0.043023    0.079096    0.413527 ^ output2/X (sg13g2_buf_1)
                                                         sign (net)
                      0.043023    0.000256    0.413783 ^ sign (out)
                                              0.413783   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.413783   data arrival time
---------------------------------------------------------------------------------------------
                                             19.336216   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _294_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.004345    0.018145    0.003080    5.003080 v rst (in)
                                                         rst (net)
                      0.018145    0.000000    5.003080 v input1/A (sg13g2_buf_1)
     2    0.013182    0.049142    0.081880    5.084960 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.049167    0.001033    5.085993 v fanout74/A (sg13g2_buf_8)
     8    0.035599    0.028912    0.089376    5.175369 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.028957    0.001564    5.176933 v _285_/A (sg13g2_inv_1)
     1    0.006992    0.036967    0.040907    5.217841 ^ _285_/Y (sg13g2_inv_1)
                                                         _001_ (net)
                      0.036980    0.000533    5.218373 ^ _294_/RESET_B (sg13g2_dfrbpq_1)
                                              5.218373   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.012516    0.028739    0.010969   25.010969 ^ clk (in)
                                                         clk (net)
                      0.028750    0.000000   25.010969 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021102    0.024024    0.068320   25.079288 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024046    0.001304   25.080593 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020991    0.023767    0.066157   25.146749 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023768    0.000515   25.147264 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000   24.897264   clock uncertainty
                                  0.000000   24.897264   clock reconvergence pessimism
                                 -0.124699   24.772568   library recovery time
                                             24.772568   data required time
---------------------------------------------------------------------------------------------
                                             24.772568   data required time
                                             -5.218373   data arrival time
---------------------------------------------------------------------------------------------
                                             19.554193   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _293_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.004345    0.018145    0.003080    5.003080 v rst (in)
                                                         rst (net)
                      0.018145    0.000000    5.003080 v input1/A (sg13g2_buf_1)
     2    0.013182    0.049142    0.081880    5.084960 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.049167    0.001033    5.085993 v fanout74/A (sg13g2_buf_8)
     8    0.035599    0.028912    0.089376    5.175369 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.028970    0.001668    5.177037 v _129_/A (sg13g2_inv_1)
     1    0.006719    0.035915    0.040107    5.217144 ^ _129_/Y (sg13g2_inv_1)
                                                         _000_ (net)
                      0.035926    0.000503    5.217647 ^ _293_/RESET_B (sg13g2_dfrbpq_1)
                                              5.217647   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.012516    0.028739    0.010969   25.010969 ^ clk (in)
                                                         clk (net)
                      0.028750    0.000000   25.010969 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021102    0.024024    0.068320   25.079288 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024046    0.001304   25.080593 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020991    0.023767    0.066157   25.146749 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023776    0.000842   25.147591 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000   24.897593   clock uncertainty
                                  0.000000   24.897593   clock reconvergence pessimism
                                 -0.124376   24.773214   library recovery time
                                             24.773214   data required time
---------------------------------------------------------------------------------------------
                                             24.773214   data required time
                                             -5.217647   data arrival time
---------------------------------------------------------------------------------------------
                                             19.555569   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _296_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.004345    0.018145    0.003080    5.003080 v rst (in)
                                                         rst (net)
                      0.018145    0.000000    5.003080 v input1/A (sg13g2_buf_1)
     2    0.013182    0.049142    0.081880    5.084960 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.049167    0.001033    5.085993 v fanout74/A (sg13g2_buf_8)
     8    0.035599    0.028912    0.089376    5.175369 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.028925    0.000961    5.176330 v _287_/A (sg13g2_inv_1)
     1    0.006667    0.035709    0.039924    5.216254 ^ _287_/Y (sg13g2_inv_1)
                                                         _003_ (net)
                      0.035721    0.000516    5.216770 ^ _296_/RESET_B (sg13g2_dfrbpq_1)
                                              5.216770   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.012516    0.028739    0.010969   25.010969 ^ clk (in)
                                                         clk (net)
                      0.028750    0.000000   25.010969 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021102    0.024024    0.068320   25.079288 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024047    0.001332   25.080622 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019656    0.023168    0.065551   25.146172 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023186    0.001156   25.147329 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000   24.897329   clock uncertainty
                                  0.000000   24.897329   clock reconvergence pessimism
                                 -0.124397   24.772932   library recovery time
                                             24.772932   data required time
---------------------------------------------------------------------------------------------
                                             24.772932   data required time
                                             -5.216770   data arrival time
---------------------------------------------------------------------------------------------
                                             19.556164   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _297_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.004345    0.018145    0.003080    5.003080 v rst (in)
                                                         rst (net)
                      0.018145    0.000000    5.003080 v input1/A (sg13g2_buf_1)
     2    0.013182    0.049142    0.081880    5.084960 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.049167    0.001033    5.085993 v fanout74/A (sg13g2_buf_8)
     8    0.035599    0.028912    0.089376    5.175369 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.028923    0.000888    5.176257 v _288_/A (sg13g2_inv_1)
     1    0.006362    0.034539    0.039006    5.215263 ^ _288_/Y (sg13g2_inv_1)
                                                         _004_ (net)
                      0.034551    0.000502    5.215765 ^ _297_/RESET_B (sg13g2_dfrbpq_2)
                                              5.215765   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.012516    0.028739    0.010969   25.010969 ^ clk (in)
                                                         clk (net)
                      0.028750    0.000000   25.010969 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021102    0.024024    0.068320   25.079288 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024047    0.001332   25.080622 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019656    0.023168    0.065551   25.146172 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023186    0.001153   25.147326 ^ _297_/CLK (sg13g2_dfrbpq_2)
                                 -0.250000   24.897326   clock uncertainty
                                  0.000000   24.897326   clock reconvergence pessimism
                                 -0.124017   24.773308   library recovery time
                                             24.773308   data required time
---------------------------------------------------------------------------------------------
                                             24.773308   data required time
                                             -5.215765   data arrival time
---------------------------------------------------------------------------------------------
                                             19.557543   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _295_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.004345    0.018145    0.003080    5.003080 v rst (in)
                                                         rst (net)
                      0.018145    0.000000    5.003080 v input1/A (sg13g2_buf_1)
     2    0.013182    0.049142    0.081880    5.084960 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.049167    0.001033    5.085993 v fanout74/A (sg13g2_buf_8)
     8    0.035599    0.028912    0.089376    5.175369 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.028939    0.001398    5.176767 v _286_/A (sg13g2_inv_1)
     1    0.005995    0.033131    0.038035    5.214802 ^ _286_/Y (sg13g2_inv_1)
                                                         _002_ (net)
                      0.033134    0.000246    5.215048 ^ _295_/RESET_B (sg13g2_dfrbpq_2)
                                              5.215048   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.012516    0.028739    0.010969   25.010969 ^ clk (in)
                                                         clk (net)
                      0.028750    0.000000   25.010969 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021102    0.024024    0.068320   25.079288 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024047    0.001332   25.080622 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019656    0.023168    0.065551   25.146172 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023170    0.000519   25.146690 ^ _295_/CLK (sg13g2_dfrbpq_2)
                                 -0.250000   24.896692   clock uncertainty
                                  0.000000   24.896692   clock reconvergence pessimism
                                 -0.123587   24.773106   library recovery time
                                             24.773106   data required time
---------------------------------------------------------------------------------------------
                                             24.773106   data required time
                                             -5.215048   data arrival time
---------------------------------------------------------------------------------------------
                                             19.558058   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _301_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.004345    0.018145    0.003080    5.003080 v rst (in)
                                                         rst (net)
                      0.018145    0.000000    5.003080 v input1/A (sg13g2_buf_1)
     2    0.013182    0.049142    0.081880    5.084960 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.049167    0.001033    5.085993 v fanout74/A (sg13g2_buf_8)
     8    0.035599    0.028912    0.089376    5.175369 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.028933    0.001283    5.176652 v _292_/A (sg13g2_inv_1)
     1    0.006080    0.033452    0.038284    5.214936 ^ _292_/Y (sg13g2_inv_1)
                                                         _008_ (net)
                      0.033455    0.000252    5.215189 ^ _301_/RESET_B (sg13g2_dfrbpq_1)
                                              5.215189   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.012516    0.028739    0.010969   25.010969 ^ clk (in)
                                                         clk (net)
                      0.028750    0.000000   25.010969 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021102    0.024024    0.068320   25.079288 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024046    0.001304   25.080593 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020991    0.023767    0.066157   25.146749 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023769    0.000671   25.147421 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000   24.897421   clock uncertainty
                                  0.000000   24.897421   clock reconvergence pessimism
                                 -0.123623   24.773798   library recovery time
                                             24.773798   data required time
---------------------------------------------------------------------------------------------
                                             24.773798   data required time
                                             -5.215189   data arrival time
---------------------------------------------------------------------------------------------
                                             19.558609   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _298_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.004345    0.018145    0.003080    5.003080 v rst (in)
                                                         rst (net)
                      0.018145    0.000000    5.003080 v input1/A (sg13g2_buf_1)
     2    0.013182    0.049142    0.081880    5.084960 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.049167    0.001033    5.085993 v fanout74/A (sg13g2_buf_8)
     8    0.035599    0.028912    0.089376    5.175369 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.028933    0.001285    5.176654 v _289_/A (sg13g2_inv_1)
     1    0.006023    0.033237    0.038115    5.214769 ^ _289_/Y (sg13g2_inv_1)
                                                         _005_ (net)
                      0.033240    0.000250    5.215019 ^ _298_/RESET_B (sg13g2_dfrbpq_2)
                                              5.215019   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.012516    0.028739    0.010969   25.010969 ^ clk (in)
                                                         clk (net)
                      0.028750    0.000000   25.010969 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021102    0.024024    0.068320   25.079288 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024046    0.001304   25.080593 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020991    0.023767    0.066157   25.146749 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023768    0.000547   25.147297 ^ _298_/CLK (sg13g2_dfrbpq_2)
                                 -0.250000   24.897297   clock uncertainty
                                  0.000000   24.897297   clock reconvergence pessimism
                                 -0.123532   24.773764   library recovery time
                                             24.773764   data required time
---------------------------------------------------------------------------------------------
                                             24.773764   data required time
                                             -5.215019   data arrival time
---------------------------------------------------------------------------------------------
                                             19.558744   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _300_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.004345    0.018145    0.003080    5.003080 v rst (in)
                                                         rst (net)
                      0.018145    0.000000    5.003080 v input1/A (sg13g2_buf_1)
     2    0.013182    0.049142    0.081880    5.084960 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.049167    0.001033    5.085993 v fanout74/A (sg13g2_buf_8)
     8    0.035599    0.028912    0.089376    5.175369 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.028972    0.001680    5.177050 v _291_/A (sg13g2_inv_1)
     1    0.005611    0.031665    0.036895    5.213944 ^ _291_/Y (sg13g2_inv_1)
                                                         _007_ (net)
                      0.031678    0.000229    5.214173 ^ _300_/RESET_B (sg13g2_dfrbpq_2)
                                              5.214173   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.012516    0.028739    0.010969   25.010969 ^ clk (in)
                                                         clk (net)
                      0.028750    0.000000   25.010969 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021102    0.024024    0.068320   25.079288 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024046    0.001304   25.080593 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020991    0.023767    0.066157   25.146749 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023775    0.000787   25.147537 ^ _300_/CLK (sg13g2_dfrbpq_2)
                                 -0.250000   24.897537   clock uncertainty
                                  0.000000   24.897537   clock reconvergence pessimism
                                 -0.123055   24.774483   library recovery time
                                             24.774483   data required time
---------------------------------------------------------------------------------------------
                                             24.774483   data required time
                                             -5.214173   data arrival time
---------------------------------------------------------------------------------------------
                                             19.560308   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _299_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.004345    0.018145    0.003080    5.003080 v rst (in)
                                                         rst (net)
                      0.018145    0.000000    5.003080 v input1/A (sg13g2_buf_1)
     2    0.013182    0.049142    0.081880    5.084960 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.049160    0.000889    5.085850 v _290_/A (sg13g2_inv_1)
     1    0.005559    0.035286    0.042954    5.128804 ^ _290_/Y (sg13g2_inv_1)
                                                         _006_ (net)
                      0.035287    0.000228    5.129032 ^ _299_/RESET_B (sg13g2_dfrbpq_1)
                                              5.129032   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.012516    0.028739    0.010969   25.010969 ^ clk (in)
                                                         clk (net)
                      0.028750    0.000000   25.010969 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021102    0.024024    0.068320   25.079288 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024047    0.001332   25.080622 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019656    0.023168    0.065551   25.146172 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023187    0.001190   25.147362 ^ _299_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000   24.897364   clock uncertainty
                                  0.000000   24.897364   clock reconvergence pessimism
                                 -0.124264   24.773100   library recovery time
                                             24.773100   data required time
---------------------------------------------------------------------------------------------
                                             24.773100   data required time
                                             -5.129032   data arrival time
---------------------------------------------------------------------------------------------
                                             19.644068   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012516    0.028739    0.010969    0.010969 ^ clk (in)
                                                         clk (net)
                      0.028750    0.000000    0.010969 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021102    0.024024    0.068321    0.079290 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024046    0.001304    0.080594 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020991    0.023767    0.066156    0.146750 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023769    0.000672    0.147422 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.002638    0.018848    0.160766    0.308188 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.018848    0.000098    0.308286 v hold6/A (sg13g2_dlygate4sd3_1)
     2    0.013894    0.070515    0.403652    0.711939 v hold6/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.070519    0.000569    0.712508 v fanout52/A (sg13g2_buf_8)
     8    0.040131    0.031037    0.100866    0.813373 v fanout52/X (sg13g2_buf_8)
                                                         net52 (net)
                      0.031312    0.002069    0.815442 v _191_/B (sg13g2_xnor2_1)
     2    0.006545    0.061008    0.099736    0.915178 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.061010    0.000358    0.915535 v _193_/A2 (sg13g2_o21ai_1)
     2    0.011060    0.142421    0.146497    1.062033 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.142428    0.000770    1.062803 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.010909    0.097410    0.131752    1.194555 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.097410    0.000341    1.194895 v _203_/A1 (sg13g2_o21ai_1)
     2    0.010488    0.138687    0.163413    1.358308 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.138688    0.000306    1.358614 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.012148    0.098544    0.137305    1.495919 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.098588    0.000765    1.496684 v _209_/A2 (sg13g2_o21ai_1)
     1    0.007291    0.112697    0.134391    1.631075 ^ _209_/Y (sg13g2_o21ai_1)
                                                         _038_ (net)
                      0.112712    0.000582    1.631657 ^ _211_/A (sg13g2_xnor2_1)
     1    0.002785    0.062713    0.113802    1.745459 ^ _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.062713    0.000186    1.745646 ^ hold9/A (sg13g2_dlygate4sd3_1)
     1    0.002156    0.031620    0.372032    2.117677 ^ hold9/X (sg13g2_dlygate4sd3_1)
                                                         net45 (net)
                      0.031620    0.000082    2.117759 ^ _299_/D (sg13g2_dfrbpq_1)
                                              2.117759   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.012516    0.028739    0.010969   25.010969 ^ clk (in)
                                                         clk (net)
                      0.028750    0.000000   25.010969 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021102    0.024024    0.068320   25.079288 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024047    0.001332   25.080622 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019656    0.023168    0.065551   25.146172 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023187    0.001190   25.147362 ^ _299_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000   24.897364   clock uncertainty
                                  0.000000   24.897364   clock reconvergence pessimism
                                 -0.116042   24.781321   library setup time
                                             24.781321   data required time
---------------------------------------------------------------------------------------------
                                             24.781321   data required time
                                             -2.117759   data arrival time
---------------------------------------------------------------------------------------------
                                             22.663563   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012516    0.028739    0.010969    0.010969 ^ clk (in)
                                                         clk (net)
                      0.028750    0.000000    0.010969 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021102    0.024024    0.068321    0.079290 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024047    0.001333    0.080622 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019656    0.023168    0.065550    0.146173 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023186    0.001153    0.147325 ^ _297_/CLK (sg13g2_dfrbpq_2)
     3    0.018805    0.041514    0.192845    0.340170 v _297_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.041521    0.000539    0.340709 v hold12/A (sg13g2_dlygate4sd3_1)
     1    0.008905    0.053763    0.398970    0.739679 v hold12/X (sg13g2_dlygate4sd3_1)
                                                         net48 (net)
                      0.053763    0.000370    0.740050 v fanout63/A (sg13g2_buf_8)
     8    0.040450    0.030594    0.092223    0.832273 v fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.031712    0.004428    0.836701 v fanout62/A (sg13g2_buf_8)
     8    0.030741    0.026773    0.079261    0.915962 v fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.026871    0.002044    0.918006 v _142_/A (sg13g2_or2_1)
     7    0.026368    0.093635    0.166734    1.084740 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.093647    0.001069    1.085809 v _143_/B (sg13g2_nor2_1)
     2    0.008886    0.098666    0.108073    1.193882 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.098670    0.000508    1.194390 ^ _144_/B (sg13g2_nand2_1)
     2    0.008429    0.070890    0.094896    1.289286 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.070921    0.000506    1.289792 v _212_/B (sg13g2_nor2_1)
     2    0.009273    0.098455    0.102282    1.392074 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.098469    0.000947    1.393021 ^ _213_/C (sg13g2_nand3_1)
     2    0.011605    0.118146    0.149700    1.542721 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.118193    0.000739    1.543460 v _214_/B (sg13g2_xnor2_1)
     1    0.002658    0.039027    0.116679    1.660139 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.039027    0.000183    1.660322 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.002453    0.035455    0.375283    2.035605 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net38 (net)
                      0.035455    0.000092    2.035697 v _300_/D (sg13g2_dfrbpq_2)
                                              2.035697   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.012516    0.028739    0.010969   25.010969 ^ clk (in)
                                                         clk (net)
                      0.028750    0.000000   25.010969 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021102    0.024024    0.068320   25.079288 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024046    0.001304   25.080593 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020991    0.023767    0.066157   25.146749 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023775    0.000787   25.147537 ^ _300_/CLK (sg13g2_dfrbpq_2)
                                 -0.250000   24.897537   clock uncertainty
                                  0.000000   24.897537   clock reconvergence pessimism
                                 -0.117229   24.780308   library setup time
                                             24.780308   data required time
---------------------------------------------------------------------------------------------
                                             24.780308   data required time
                                             -2.035697   data arrival time
---------------------------------------------------------------------------------------------
                                             22.744610   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012516    0.028739    0.010969    0.010969 ^ clk (in)
                                                         clk (net)
                      0.028750    0.000000    0.010969 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021102    0.024024    0.068321    0.079290 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024047    0.001333    0.080622 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019656    0.023168    0.065550    0.146173 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023186    0.001153    0.147325 ^ _297_/CLK (sg13g2_dfrbpq_2)
     3    0.018805    0.041514    0.192845    0.340170 v _297_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.041521    0.000539    0.340709 v hold12/A (sg13g2_dlygate4sd3_1)
     1    0.008905    0.053763    0.398970    0.739679 v hold12/X (sg13g2_dlygate4sd3_1)
                                                         net48 (net)
                      0.053763    0.000370    0.740050 v fanout63/A (sg13g2_buf_8)
     8    0.040450    0.030594    0.092223    0.832273 v fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.031712    0.004428    0.836701 v fanout62/A (sg13g2_buf_8)
     8    0.030741    0.026773    0.079261    0.915962 v fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.026871    0.002044    0.918006 v _142_/A (sg13g2_or2_1)
     7    0.026368    0.093635    0.166734    1.084740 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.093647    0.001069    1.085809 v _143_/B (sg13g2_nor2_1)
     2    0.008886    0.098666    0.108073    1.193882 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.098670    0.000508    1.194390 ^ _144_/B (sg13g2_nand2_1)
     2    0.008429    0.070890    0.094896    1.289286 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.070921    0.000506    1.289792 v _212_/B (sg13g2_nor2_1)
     2    0.009273    0.098455    0.102282    1.392074 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.098469    0.000947    1.393021 ^ _213_/C (sg13g2_nand3_1)
     2    0.011605    0.118146    0.149700    1.542721 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.118192    0.000657    1.543378 v _218_/B1 (sg13g2_o21ai_1)
     1    0.003265    0.070064    0.063943    1.607321 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.070064    0.000218    1.607539 ^ hold7/A (sg13g2_dlygate4sd3_1)
     1    0.003139    0.035054    0.379264    1.986803 ^ hold7/X (sg13g2_dlygate4sd3_1)
                                                         net43 (net)
                      0.035054    0.000123    1.986926 ^ _219_/A (sg13g2_inv_1)
     1    0.002195    0.016601    0.027105    2.014031 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.016601    0.000151    2.014182 v _301_/D (sg13g2_dfrbpq_1)
                                              2.014182   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.012516    0.028739    0.010969   25.010969 ^ clk (in)
                                                         clk (net)
                      0.028750    0.000000   25.010969 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021102    0.024024    0.068320   25.079288 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024046    0.001304   25.080593 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020991    0.023767    0.066157   25.146749 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023769    0.000671   25.147421 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000   24.897421   clock uncertainty
                                  0.000000   24.897421   clock reconvergence pessimism
                                 -0.110438   24.786983   library setup time
                                             24.786983   data required time
---------------------------------------------------------------------------------------------
                                             24.786983   data required time
                                             -2.014182   data arrival time
---------------------------------------------------------------------------------------------
                                             22.772800   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012516    0.028739    0.010969    0.010969 ^ clk (in)
                                                         clk (net)
                      0.028750    0.000000    0.010969 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021102    0.024024    0.068321    0.079290 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024046    0.001304    0.080594 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020991    0.023767    0.066156    0.146750 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023769    0.000672    0.147422 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.002638    0.018848    0.160766    0.308188 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.018848    0.000098    0.308286 v hold6/A (sg13g2_dlygate4sd3_1)
     2    0.013894    0.070515    0.403652    0.711939 v hold6/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.070519    0.000569    0.712508 v fanout52/A (sg13g2_buf_8)
     8    0.040131    0.031037    0.100866    0.813373 v fanout52/X (sg13g2_buf_8)
                                                         net52 (net)
                      0.031312    0.002069    0.815442 v _191_/B (sg13g2_xnor2_1)
     2    0.006545    0.061008    0.099736    0.915178 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.061010    0.000358    0.915535 v _193_/A2 (sg13g2_o21ai_1)
     2    0.011060    0.142421    0.146497    1.062033 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.142428    0.000770    1.062803 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.010909    0.097410    0.131752    1.194555 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.097410    0.000341    1.194895 v _203_/A1 (sg13g2_o21ai_1)
     2    0.010488    0.138687    0.163413    1.358308 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.138688    0.000306    1.358614 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.012148    0.098544    0.137305    1.495919 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.098590    0.000835    1.496754 v _208_/B (sg13g2_xor2_1)
     1    0.003845    0.061525    0.120597    1.617351 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.061525    0.000247    1.617598 v _298_/D (sg13g2_dfrbpq_2)
                                              1.617598   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.012516    0.028739    0.010969   25.010969 ^ clk (in)
                                                         clk (net)
                      0.028750    0.000000   25.010969 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021102    0.024024    0.068320   25.079288 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024046    0.001304   25.080593 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020991    0.023767    0.066157   25.146749 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023768    0.000547   25.147297 ^ _298_/CLK (sg13g2_dfrbpq_2)
                                 -0.250000   24.897297   clock uncertainty
                                  0.000000   24.897297   clock reconvergence pessimism
                                 -0.126623   24.770676   library setup time
                                             24.770676   data required time
---------------------------------------------------------------------------------------------
                                             24.770676   data required time
                                             -1.617598   data arrival time
---------------------------------------------------------------------------------------------
                                             23.153078   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012516    0.028739    0.010969    0.010969 ^ clk (in)
                                                         clk (net)
                      0.028750    0.000000    0.010969 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021102    0.024024    0.068321    0.079290 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024046    0.001304    0.080594 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020991    0.023767    0.066156    0.146750 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023769    0.000672    0.147422 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.002638    0.018848    0.160766    0.308188 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.018848    0.000098    0.308286 v hold6/A (sg13g2_dlygate4sd3_1)
     2    0.013894    0.070515    0.403652    0.711939 v hold6/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.070519    0.000569    0.712508 v fanout52/A (sg13g2_buf_8)
     8    0.040131    0.031037    0.100866    0.813373 v fanout52/X (sg13g2_buf_8)
                                                         net52 (net)
                      0.031312    0.002069    0.815442 v _191_/B (sg13g2_xnor2_1)
     2    0.006545    0.061008    0.099736    0.915178 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.061010    0.000358    0.915535 v _193_/A2 (sg13g2_o21ai_1)
     2    0.011060    0.142421    0.146497    1.062033 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.142428    0.000770    1.062803 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.010909    0.097410    0.131752    1.194555 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.097410    0.000341    1.194895 v _203_/A1 (sg13g2_o21ai_1)
     2    0.010488    0.138687    0.163413    1.358308 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.138691    0.000607    1.358915 ^ _204_/B (sg13g2_xor2_1)
     1    0.002803    0.057572    0.128255    1.487170 ^ _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.057572    0.000101    1.487271 ^ _297_/D (sg13g2_dfrbpq_2)
                                              1.487271   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.012516    0.028739    0.010969   25.010969 ^ clk (in)
                                                         clk (net)
                      0.028750    0.000000   25.010969 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021102    0.024024    0.068320   25.079288 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024047    0.001332   25.080622 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019656    0.023168    0.065551   25.146172 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023186    0.001153   25.147326 ^ _297_/CLK (sg13g2_dfrbpq_2)
                                 -0.250000   24.897326   clock uncertainty
                                  0.000000   24.897326   clock reconvergence pessimism
                                 -0.124277   24.773048   library setup time
                                             24.773048   data required time
---------------------------------------------------------------------------------------------
                                             24.773048   data required time
                                             -1.487271   data arrival time
---------------------------------------------------------------------------------------------
                                             23.285778   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012516    0.028739    0.010969    0.010969 ^ clk (in)
                                                         clk (net)
                      0.028750    0.000000    0.010969 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021102    0.024024    0.068321    0.079290 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024046    0.001304    0.080594 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020991    0.023767    0.066156    0.146750 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023769    0.000672    0.147422 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.002638    0.018848    0.160766    0.308188 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.018848    0.000098    0.308286 v hold6/A (sg13g2_dlygate4sd3_1)
     2    0.013894    0.070515    0.403652    0.711939 v hold6/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.070519    0.000569    0.712508 v fanout52/A (sg13g2_buf_8)
     8    0.040131    0.031037    0.100866    0.813373 v fanout52/X (sg13g2_buf_8)
                                                         net52 (net)
                      0.031312    0.002069    0.815442 v _191_/B (sg13g2_xnor2_1)
     2    0.006545    0.061008    0.099736    0.915178 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.061008    0.000179    0.915356 v hold5/A (sg13g2_dlygate4sd3_1)
     1    0.006314    0.045966    0.400726    1.316082 v hold5/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.045970    0.000499    1.316581 v _192_/B (sg13g2_xnor2_1)
     1    0.001942    0.034116    0.087037    1.403618 v _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.034116    0.000069    1.403687 v _294_/D (sg13g2_dfrbpq_1)
                                              1.403687   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.012516    0.028739    0.010969   25.010969 ^ clk (in)
                                                         clk (net)
                      0.028750    0.000000   25.010969 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021102    0.024024    0.068320   25.079288 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024046    0.001304   25.080593 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020991    0.023767    0.066157   25.146749 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023768    0.000515   25.147264 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000   24.897264   clock uncertainty
                                  0.000000   24.897264   clock reconvergence pessimism
                                 -0.116748   24.780518   library setup time
                                             24.780518   data required time
---------------------------------------------------------------------------------------------
                                             24.780518   data required time
                                             -1.403687   data arrival time
---------------------------------------------------------------------------------------------
                                             23.376829   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012516    0.028739    0.010969    0.010969 ^ clk (in)
                                                         clk (net)
                      0.028750    0.000000    0.010969 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021102    0.024024    0.068321    0.079290 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024046    0.001304    0.080594 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020991    0.023767    0.066156    0.146750 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023769    0.000672    0.147422 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.002638    0.018848    0.160766    0.308188 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.018848    0.000098    0.308286 v hold6/A (sg13g2_dlygate4sd3_1)
     2    0.013894    0.070515    0.403652    0.711939 v hold6/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.070519    0.000569    0.712508 v fanout52/A (sg13g2_buf_8)
     8    0.040131    0.031037    0.100866    0.813373 v fanout52/X (sg13g2_buf_8)
                                                         net52 (net)
                      0.031312    0.002069    0.815442 v _191_/B (sg13g2_xnor2_1)
     2    0.006545    0.061008    0.099736    0.915178 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.061010    0.000358    0.915535 v _193_/A2 (sg13g2_o21ai_1)
     2    0.011060    0.142421    0.146497    1.062033 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.142428    0.000770    1.062803 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.010909    0.097410    0.131752    1.194555 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.097410    0.000378    1.194933 v _200_/A (sg13g2_xor2_1)
     1    0.001681    0.049140    0.118679    1.313612 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.049140    0.000065    1.313677 v _296_/D (sg13g2_dfrbpq_1)
                                              1.313677   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.012516    0.028739    0.010969   25.010969 ^ clk (in)
                                                         clk (net)
                      0.028750    0.000000   25.010969 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021102    0.024024    0.068320   25.079288 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024047    0.001332   25.080622 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019656    0.023168    0.065551   25.146172 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023186    0.001156   25.147329 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000   24.897329   clock uncertainty
                                  0.000000   24.897329   clock reconvergence pessimism
                                 -0.122309   24.775021   library setup time
                                             24.775021   data required time
---------------------------------------------------------------------------------------------
                                             24.775021   data required time
                                             -1.313677   data arrival time
---------------------------------------------------------------------------------------------
                                             23.461344   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012516    0.028739    0.010969    0.010969 ^ clk (in)
                                                         clk (net)
                      0.028750    0.000000    0.010969 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021102    0.024024    0.068321    0.079290 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024046    0.001304    0.080594 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020991    0.023767    0.066156    0.146750 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023769    0.000672    0.147422 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.002638    0.018848    0.160766    0.308188 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.018848    0.000098    0.308286 v hold6/A (sg13g2_dlygate4sd3_1)
     2    0.013894    0.070515    0.403652    0.711939 v hold6/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.070519    0.000569    0.712508 v fanout52/A (sg13g2_buf_8)
     8    0.040131    0.031037    0.100866    0.813373 v fanout52/X (sg13g2_buf_8)
                                                         net52 (net)
                      0.031312    0.002069    0.815442 v _191_/B (sg13g2_xnor2_1)
     2    0.006545    0.061008    0.099736    0.915178 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.061010    0.000358    0.915535 v _193_/A2 (sg13g2_o21ai_1)
     2    0.011060    0.142421    0.146497    1.062033 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.142429    0.000833    1.062866 ^ _196_/A (sg13g2_xor2_1)
     1    0.002653    0.059674    0.133209    1.196075 ^ _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.059674    0.000179    1.196253 ^ _295_/D (sg13g2_dfrbpq_2)
                                              1.196253   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.012516    0.028739    0.010969   25.010969 ^ clk (in)
                                                         clk (net)
                      0.028750    0.000000   25.010969 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021102    0.024024    0.068320   25.079288 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024047    0.001332   25.080622 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019656    0.023168    0.065551   25.146172 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023170    0.000519   25.146690 ^ _295_/CLK (sg13g2_dfrbpq_2)
                                 -0.250000   24.896692   clock uncertainty
                                  0.000000   24.896692   clock reconvergence pessimism
                                 -0.124951   24.771742   library setup time
                                             24.771742   data required time
---------------------------------------------------------------------------------------------
                                             24.771742   data required time
                                             -1.196253   data arrival time
---------------------------------------------------------------------------------------------
                                             23.575487   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012516    0.028739    0.010969    0.010969 ^ clk (in)
                                                         clk (net)
                      0.028750    0.000000    0.010969 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021102    0.024024    0.068321    0.079290 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024046    0.001304    0.080594 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020991    0.023767    0.066156    0.146750 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023776    0.000841    0.147591 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.003499    0.020958    0.162845    0.310436 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.021103    0.000218    0.310654 v hold3/A (sg13g2_dlygate4sd3_1)
     1    0.010145    0.057758    0.391947    0.702602 v hold3/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.057758    0.000459    0.703061 v fanout73/A (sg13g2_buf_8)
     7    0.040420    0.030733    0.095004    0.798065 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.030869    0.001185    0.799250 v _128_/A (sg13g2_inv_2)
     5    0.020844    0.050060    0.050483    0.849732 ^ _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.050076    0.000742    0.850474 ^ _293_/D (sg13g2_dfrbpq_1)
                                              0.850474   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.012516    0.028739    0.010969   25.010969 ^ clk (in)
                                                         clk (net)
                      0.028750    0.000000   25.010969 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021102    0.024024    0.068320   25.079288 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024046    0.001304   25.080593 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020991    0.023767    0.066157   25.146749 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023776    0.000842   25.147591 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000   24.897593   clock uncertainty
                                  0.000000   24.897593   clock reconvergence pessimism
                                 -0.121949   24.775644   library setup time
                                             24.775644   data required time
---------------------------------------------------------------------------------------------
                                             24.775644   data required time
                                             -0.850474   data arrival time
---------------------------------------------------------------------------------------------
                                             23.925171   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT checks.rpt

===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: rst (input port clocked by clk)
Endpoint: _294_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.004345    0.018145    0.003080    5.003080 v rst (in)
                                                         rst (net)
                      0.018145    0.000000    5.003080 v input1/A (sg13g2_buf_1)
     2    0.013182    0.049142    0.081880    5.084960 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.049167    0.001033    5.085993 v fanout74/A (sg13g2_buf_8)
     8    0.035599    0.028912    0.089376    5.175369 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.028957    0.001564    5.176933 v _285_/A (sg13g2_inv_1)
     1    0.006992    0.036967    0.040907    5.217841 ^ _285_/Y (sg13g2_inv_1)
                                                         _001_ (net)
                      0.036980    0.000533    5.218373 ^ _294_/RESET_B (sg13g2_dfrbpq_1)
                                              5.218373   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.012516    0.028739    0.010969   25.010969 ^ clk (in)
                                                         clk (net)
                      0.028750    0.000000   25.010969 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021102    0.024024    0.068320   25.079288 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024046    0.001304   25.080593 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020991    0.023767    0.066157   25.146749 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023768    0.000515   25.147264 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000   24.897264   clock uncertainty
                                  0.000000   24.897264   clock reconvergence pessimism
                                 -0.124699   24.772568   library recovery time
                                             24.772568   data required time
---------------------------------------------------------------------------------------------
                                             24.772568   data required time
                                             -5.218373   data arrival time
---------------------------------------------------------------------------------------------
                                             19.554193   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012516    0.028739    0.010969    0.010969 ^ clk (in)
                                                         clk (net)
                      0.028750    0.000000    0.010969 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021102    0.024024    0.068321    0.079290 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024046    0.001304    0.080594 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020991    0.023767    0.066156    0.146750 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023768    0.000516    0.147266 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.001912    0.016932    0.158994    0.306260 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.016932    0.000076    0.306336 v hold4/A (sg13g2_dlygate4sd3_1)
     2    0.015850    0.077668    0.408900    0.715236 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.077688    0.001181    0.716417 v fanout71/A (sg13g2_buf_8)
     8    0.037488    0.030430    0.103732    0.820149 v fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.030449    0.001221    0.821370 v fanout70/A (sg13g2_buf_8)
     8    0.036870    0.028715    0.080629    0.901999 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.028780    0.001011    0.903010 v _146_/A1 (sg13g2_o21ai_1)
     4    0.019102    0.215692    0.197162    1.100171 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.215698    0.000906    1.101077 ^ _234_/A2 (sg13g2_a21oi_1)
     2    0.009710    0.094372    0.146327    1.247404 v _234_/Y (sg13g2_a21oi_1)
                                                         _059_ (net)
                      0.094373    0.000575    1.247979 v _267_/A1 (sg13g2_o21ai_1)
     1    0.003802    0.078059    0.114584    1.362563 ^ _267_/Y (sg13g2_o21ai_1)
                                                         _091_ (net)
                      0.078059    0.000149    1.362712 ^ _270_/A1 (sg13g2_a21oi_1)
     1    0.004799    0.056421    0.079341    1.442053 v _270_/Y (sg13g2_a21oi_1)
                                                         _094_ (net)
                      0.056422    0.000364    1.442417 v _273_/A (sg13g2_nor2_1)
     1    0.006083    0.071164    0.083716    1.526133 ^ _273_/Y (sg13g2_nor2_1)
                                                         _097_ (net)
                      0.071174    0.000624    1.526757 ^ _274_/B1 (sg13g2_a22oi_1)
     1    0.004555    0.058924    0.072619    1.599375 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.058925    0.000304    1.599679 v output15/A (sg13g2_buf_1)
     1    0.007755    0.033965    0.086340    1.686018 v output15/X (sg13g2_buf_1)
                                                         sine_out[1] (net)
                      0.033968    0.000358    1.686376 v sine_out[1] (out)
                                              1.686376   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.686376   data arrival time
---------------------------------------------------------------------------------------------
                                             18.063623   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 1 unannotated drivers.
 clkload0/Y
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
Writing metric design__max_slew_violation__count__corner:nom_typ_1p20V_25C: 0
max fanout violation count 0
Writing metric design__max_fanout_violation__count__corner:nom_typ_1p20V_25C: 0
max cap violation count 0
Writing metric design__max_cap_violation__count__corner:nom_typ_1p20V_25C: 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
%OL_END_REPORT
%OL_CREATE_REPORT power.rpt

===========================================================================
 report_power
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Group                    Internal    Switching      Leakage        Total
                            Power        Power        Power        Power (Watts)
------------------------------------------------------------------------
Sequential           1.888069e-05 0.000000e+00 4.691985e-09 1.888538e-05  59.2%
Combinational        2.282876e-07 3.053034e-07 4.177117e-08 5.753622e-07   1.8%
Clock                8.907827e-06 3.556744e-06 2.141074e-09 1.246671e-05  39.0%
Macro                0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
Pad                  0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
------------------------------------------------------------------------
Total                2.801681e-05 3.862047e-06 4.860422e-08 3.192745e-05 100.0%
                            87.8%        12.1%         0.2%
Writing metric power__internal__total: 2.8016806027153507e-5
Writing metric power__switching__total: 3.862047378788702e-6
Writing metric power__leakage__total: 4.860421753960509e-8
Writing metric power__total: 3.192745498381555e-5

%OL_END_REPORT
%OL_CREATE_REPORT skew.min.rpt

===========================================================================
Clock Skew (Hold)
============================================================================
Writing metric clock__skew__worst_hold__corner:nom_typ_1p20V_25C: -0.2508442413673774
======================= nom_typ_1p20V_25C Corner ===================================

Clock clk
0.146692 source latency _295_/CLK ^
-0.147537 target latency _300_/CLK ^
-0.250000 clock uncertainty
0.000000 CRPR
--------------
-0.250844 hold skew

%OL_END_REPORT
%OL_CREATE_REPORT skew.max.rpt

===========================================================================
Clock Skew (Setup)
============================================================================
Writing metric clock__skew__worst_setup__corner:nom_typ_1p20V_25C: 0.25089886434173375
======================= nom_typ_1p20V_25C Corner ===================================

Clock clk
0.147591 source latency _293_/CLK ^
-0.146692 target latency _295_/CLK ^
0.250000 clock uncertainty
0.000000 CRPR
--------------
0.250899 setup skew

%OL_END_REPORT
%OL_CREATE_REPORT ws.min.rpt

===========================================================================
Worst Slack (Hold)
============================================================================
Writing metric timing__hold__ws__corner:nom_typ_1p20V_25C: 0.4777713360168905
nom_typ_1p20V_25C: 0.4777713360168905
%OL_END_REPORT
%OL_CREATE_REPORT ws.max.rpt

===========================================================================
Worst Slack (Setup)
============================================================================
Writing metric timing__setup__ws__corner:nom_typ_1p20V_25C: 18.063623996760814
nom_typ_1p20V_25C: 18.063623996760814
%OL_END_REPORT
%OL_CREATE_REPORT tns.min.rpt

===========================================================================
Total Negative Slack (Hold)
============================================================================
Writing metric timing__hold__tns__corner:nom_typ_1p20V_25C: 0.0
nom_typ_1p20V_25C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT tns.max.rpt

===========================================================================
Total Negative Slack (Setup)
============================================================================
Writing metric timing__setup__tns__corner:nom_typ_1p20V_25C: 0.0
nom_typ_1p20V_25C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT wns.min.rpt

===========================================================================
Worst Negative Slack (Hold)
============================================================================
Writing metric timing__hold__wns__corner:nom_typ_1p20V_25C: 0
nom_typ_1p20V_25C: 0
%OL_END_REPORT
%OL_CREATE_REPORT wns.max.rpt

===========================================================================
Worst Negative Slack (Setup)
============================================================================
Writing metric timing__setup__wns__corner:nom_typ_1p20V_25C: 0.0
nom_typ_1p20V_25C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT violator_list.rpt

===========================================================================
Violator List
============================================================================
Writing metric timing__hold_vio__count__corner:nom_typ_1p20V_25C: 0
Writing metric timing__hold_r2r__ws__corner:nom_typ_1p20V_25C: 0.477771
Writing metric timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C: 0
Writing metric timing__setup_vio__count__corner:nom_typ_1p20V_25C: 0
Writing metric timing__setup_r2r__ws__corner:nom_typ_1p20V_25C: 22.663563
Writing metric timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C: 0
%OL_END_REPORT
%OL_CREATE_REPORT unpropagated.rpt
%OL_END_REPORT
%OL_CREATE_REPORT clock.rpt
Clock: clk
Sources: clk 
Generated: no
Virtual: yes
Propagated: no
Period: 25.000000

===========================================================================
report_clock_properties
============================================================================
Clock                   Period          Waveform
----------------------------------------------------
clk                  25.000000    0.000000 12.500000

===========================================================================
report_clock_latency
============================================================================
Clock clk
rise -> rise
    min     max
0.000000 0.000000 source latency
0.146692         network latency _295_/CLK
        0.147591 network latency _293_/CLK
---------------
0.146692 0.147591 latency
        0.000899 skew

fall -> fall
    min     max
0.000000 0.000000 source latency
0.153873         network latency _295_/CLK
        0.154548 network latency _293_/CLK
---------------
0.153873 0.154548 latency
        0.000675 skew



===========================================================================
report_clock_min_period
============================================================================
clk period_min = 2.34 fmax = 428.00
%OL_END_REPORT
