{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1416809725116 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1416809725118 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 23 22:15:24 2014 " "Processing started: Sun Nov 23 22:15:24 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1416809725118 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1416809725118 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off speechrec -c speechrec " "Command: quartus_map --read_settings_files=on --write_settings_files=off speechrec -c speechrec" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1416809725118 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1416809725814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "speechrec.sv 2 2 " "Found 2 design units, including 2 entities, in source file speechrec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 speechrec " "Found entity 1: speechrec" {  } { { "speechrec.sv" "" { Text "C:/Users/Amy/Documents/GitHub/e155-final/speechrec.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416809725915 ""} { "Info" "ISGN_ENTITY_NAME" "2 spi_send_receive " "Found entity 2: spi_send_receive" {  } { { "speechrec.sv" "" { Text "C:/Users/Amy/Documents/GitHub/e155-final/speechrec.sv" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416809725915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416809725915 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "correlate.sv(32) " "Verilog HDL information at correlate.sv(32): always construct contains both blocking and non-blocking assignments" {  } { { "correlate.sv" "" { Text "C:/Users/Amy/Documents/GitHub/e155-final/correlate.sv" 32 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1416809725920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "correlate.sv 1 1 " "Found 1 design units, including 1 entities, in source file correlate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 correlate " "Found entity 1: correlate" {  } { { "correlate.sv" "" { Text "C:/Users/Amy/Documents/GitHub/e155-final/correlate.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416809725921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416809725921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparefrombank.sv 1 1 " "Found 1 design units, including 1 entities, in source file comparefrombank.sv" { { "Info" "ISGN_ENTITY_NAME" "1 compareFromBank " "Found entity 1: compareFromBank" {  } { { "compareFromBank.sv" "" { Text "C:/Users/Amy/Documents/GitHub/e155-final/compareFromBank.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416809725927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416809725927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "store.sv 1 1 " "Found 1 design units, including 1 entities, in source file store.sv" { { "Info" "ISGN_ENTITY_NAME" "1 store " "Found entity 1: store" {  } { { "store.sv" "" { Text "C:/Users/Amy/Documents/GitHub/e155-final/store.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416809725933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416809725933 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "speechrec " "Elaborating entity \"speechrec\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1416809726003 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "led speechrec.sv(9) " "Output port \"led\" at speechrec.sv(9) has no driver" {  } { { "speechrec.sv" "" { Text "C:/Users/Amy/Documents/GitHub/e155-final/speechrec.sv" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1416809726312 "|speechrec"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_send_receive spi_send_receive:receiver " "Elaborating entity \"spi_send_receive\" for hierarchy \"spi_send_receive:receiver\"" {  } { { "speechrec.sv" "receiver" { Text "C:/Users/Amy/Documents/GitHub/e155-final/speechrec.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416809726828 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 speechrec.sv(80) " "Verilog HDL assignment warning at speechrec.sv(80): truncated value with size 32 to match size of target (1)" {  } { { "speechrec.sv" "" { Text "C:/Users/Amy/Documents/GitHub/e155-final/speechrec.sv" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1416809726831 "|speechrec|spi_send_receive:receiver"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "store store:store_int " "Elaborating entity \"store\" for hierarchy \"store:store_int\"" {  } { { "speechrec.sv" "store_int" { Text "C:/Users/Amy/Documents/GitHub/e155-final/speechrec.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416809726852 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "store.sv(8) " "Verilog HDL warning at store.sv(8): ignoring unsupported system task" {  } { { "store.sv" "" { Text "C:/Users/Amy/Documents/GitHub/e155-final/store.sv" 8 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Quartus II" 0 -1 1416809726952 "|speechrec|store:store_int"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "audio store.sv(5) " "Output port \"audio\" at store.sv(5) has no driver" {  } { { "store.sv" "" { Text "C:/Users/Amy/Documents/GitHub/e155-final/store.sv" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1416809726953 "|speechrec|store:store_int"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compareFromBank compareFromBank:compareFromBank_inst " "Elaborating entity \"compareFromBank\" for hierarchy \"compareFromBank:compareFromBank_inst\"" {  } { { "speechrec.sv" "compareFromBank_inst" { Text "C:/Users/Amy/Documents/GitHub/e155-final/speechrec.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416809726960 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "audiobank compareFromBank.sv(14) " "Verilog HDL or VHDL warning at compareFromBank.sv(14): object \"audiobank\" assigned a value but never read" {  } { { "compareFromBank.sv" "" { Text "C:/Users/Amy/Documents/GitHub/e155-final/compareFromBank.sv" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1416809727693 "|speechrec|compareFromBank:compareFromBank_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "resultOpen compareFromBank.sv(21) " "Verilog HDL or VHDL warning at compareFromBank.sv(21): object \"resultOpen\" assigned a value but never read" {  } { { "compareFromBank.sv" "" { Text "C:/Users/Amy/Documents/GitHub/e155-final/compareFromBank.sv" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1416809727694 "|speechrec|compareFromBank:compareFromBank_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "resultClose compareFromBank.sv(21) " "Verilog HDL or VHDL warning at compareFromBank.sv(21): object \"resultClose\" assigned a value but never read" {  } { { "compareFromBank.sv" "" { Text "C:/Users/Amy/Documents/GitHub/e155-final/compareFromBank.sv" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1416809727694 "|speechrec|compareFromBank:compareFromBank_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "resultOn compareFromBank.sv(22) " "Verilog HDL or VHDL warning at compareFromBank.sv(22): object \"resultOn\" assigned a value but never read" {  } { { "compareFromBank.sv" "" { Text "C:/Users/Amy/Documents/GitHub/e155-final/compareFromBank.sv" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1416809727694 "|speechrec|compareFromBank:compareFromBank_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "resultOff compareFromBank.sv(22) " "Verilog HDL or VHDL warning at compareFromBank.sv(22): object \"resultOff\" assigned a value but never read" {  } { { "compareFromBank.sv" "" { Text "C:/Users/Amy/Documents/GitHub/e155-final/compareFromBank.sv" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1416809727694 "|speechrec|compareFromBank:compareFromBank_inst"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "0 0 7999 compareFromBank.sv(26) " "Verilog HDL warning at compareFromBank.sv(26): number of words (0) in memory file does not match the number of elements in the address range \[0:7999\]" {  } { { "compareFromBank.sv" "" { Text "C:/Users/Amy/Documents/GitHub/e155-final/compareFromBank.sv" 26 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1416809727694 "|speechrec|compareFromBank:compareFromBank_inst"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "audiobank compareFromBank.sv(26) " "Verilog HDL warning at compareFromBank.sv(26): initial value for variable audiobank should be constant" {  } { { "compareFromBank.sv" "" { Text "C:/Users/Amy/Documents/GitHub/e155-final/compareFromBank.sv" 26 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Quartus II" 0 -1 1416809727695 "|speechrec|compareFromBank:compareFromBank_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "correlate compareFromBank:compareFromBank_inst\|correlate:correlateOpen " "Elaborating entity \"correlate\" for hierarchy \"compareFromBank:compareFromBank_inst\|correlate:correlateOpen\"" {  } { { "compareFromBank.sv" "correlateOpen" { Text "C:/Users/Amy/Documents/GitHub/e155-final/compareFromBank.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416809727698 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 correlate.sv(40) " "Verilog HDL assignment warning at correlate.sv(40): truncated value with size 32 to match size of target (4)" {  } { { "correlate.sv" "" { Text "C:/Users/Amy/Documents/GitHub/e155-final/correlate.sv" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1416809728544 "|speechrec|compareFromBank:compareFromBank_inst|correlate:correlateOpen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 correlate.sv(41) " "Verilog HDL assignment warning at correlate.sv(41): truncated value with size 32 to match size of target (4)" {  } { { "correlate.sv" "" { Text "C:/Users/Amy/Documents/GitHub/e155-final/correlate.sv" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1416809728544 "|speechrec|compareFromBank:compareFromBank_inst|correlate:correlateOpen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 correlate.sv(45) " "Verilog HDL assignment warning at correlate.sv(45): truncated value with size 32 to match size of target (4)" {  } { { "correlate.sv" "" { Text "C:/Users/Amy/Documents/GitHub/e155-final/correlate.sv" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1416809728544 "|speechrec|compareFromBank:compareFromBank_inst|correlate:correlateOpen"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "correlate.sv(48) " "Verilog HDL or VHDL warning at the correlate.sv(48): index expression is not wide enough to address all of the elements in the array" {  } { { "correlate.sv" "" { Text "C:/Users/Amy/Documents/GitHub/e155-final/correlate.sv" 48 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1416809728544 "|speechrec|compareFromBank:compareFromBank_inst|correlate:correlateOpen"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "correlate.sv(52) " "Verilog HDL or VHDL warning at the correlate.sv(52): index expression is not wide enough to address all of the elements in the array" {  } { { "correlate.sv" "" { Text "C:/Users/Amy/Documents/GitHub/e155-final/correlate.sv" 52 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1416809728545 "|speechrec|compareFromBank:compareFromBank_inst|correlate:correlateOpen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 correlate.sv(61) " "Verilog HDL assignment warning at correlate.sv(61): truncated value with size 32 to match size of target (4)" {  } { { "correlate.sv" "" { Text "C:/Users/Amy/Documents/GitHub/e155-final/correlate.sv" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1416809728545 "|speechrec|compareFromBank:compareFromBank_inst|correlate:correlateOpen"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sdo " "Net \"sdo\" is missing source, defaulting to GND" {  } { { "speechrec.sv" "sdo" { Text "C:/Users/Amy/Documents/GitHub/e155-final/speechrec.sv" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1416809777778 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1416809777778 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sdo GND " "Pin \"sdo\" is stuck at GND" {  } { { "speechrec.sv" "" { Text "C:/Users/Amy/Documents/GitHub/e155-final/speechrec.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1416809790058 "|speechrec|sdo"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[0\] GND " "Pin \"led\[0\]\" is stuck at GND" {  } { { "speechrec.sv" "" { Text "C:/Users/Amy/Documents/GitHub/e155-final/speechrec.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1416809790058 "|speechrec|led[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[1\] GND " "Pin \"led\[1\]\" is stuck at GND" {  } { { "speechrec.sv" "" { Text "C:/Users/Amy/Documents/GitHub/e155-final/speechrec.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1416809790058 "|speechrec|led[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[2\] GND " "Pin \"led\[2\]\" is stuck at GND" {  } { { "speechrec.sv" "" { Text "C:/Users/Amy/Documents/GitHub/e155-final/speechrec.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1416809790058 "|speechrec|led[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[3\] GND " "Pin \"led\[3\]\" is stuck at GND" {  } { { "speechrec.sv" "" { Text "C:/Users/Amy/Documents/GitHub/e155-final/speechrec.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1416809790058 "|speechrec|led[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[4\] GND " "Pin \"led\[4\]\" is stuck at GND" {  } { { "speechrec.sv" "" { Text "C:/Users/Amy/Documents/GitHub/e155-final/speechrec.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1416809790058 "|speechrec|led[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[5\] GND " "Pin \"led\[5\]\" is stuck at GND" {  } { { "speechrec.sv" "" { Text "C:/Users/Amy/Documents/GitHub/e155-final/speechrec.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1416809790058 "|speechrec|led[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[6\] GND " "Pin \"led\[6\]\" is stuck at GND" {  } { { "speechrec.sv" "" { Text "C:/Users/Amy/Documents/GitHub/e155-final/speechrec.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1416809790058 "|speechrec|led[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[7\] GND " "Pin \"led\[7\]\" is stuck at GND" {  } { { "speechrec.sv" "" { Text "C:/Users/Amy/Documents/GitHub/e155-final/speechrec.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1416809790058 "|speechrec|led[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[0\] GND " "Pin \"result\[0\]\" is stuck at GND" {  } { { "speechrec.sv" "" { Text "C:/Users/Amy/Documents/GitHub/e155-final/speechrec.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1416809790058 "|speechrec|result[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[1\] VCC " "Pin \"result\[1\]\" is stuck at VCC" {  } { { "speechrec.sv" "" { Text "C:/Users/Amy/Documents/GitHub/e155-final/speechrec.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1416809790058 "|speechrec|result[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[2\] GND " "Pin \"result\[2\]\" is stuck at GND" {  } { { "speechrec.sv" "" { Text "C:/Users/Amy/Documents/GitHub/e155-final/speechrec.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1416809790058 "|speechrec|result[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[3\] VCC " "Pin \"result\[3\]\" is stuck at VCC" {  } { { "speechrec.sv" "" { Text "C:/Users/Amy/Documents/GitHub/e155-final/speechrec.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1416809790058 "|speechrec|result[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1416809790058 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Amy/Documents/GitHub/e155-final/output_files/speechrec.map.smsg " "Generated suppressed messages file C:/Users/Amy/Documents/GitHub/e155-final/output_files/speechrec.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1416809790151 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1416809790984 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416809790984 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "speechrec.sv" "" { Text "C:/Users/Amy/Documents/GitHub/e155-final/speechrec.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416809791136 "|speechrec|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sck " "No output dependent on input pin \"sck\"" {  } { { "speechrec.sv" "" { Text "C:/Users/Amy/Documents/GitHub/e155-final/speechrec.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416809791136 "|speechrec|sck"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sdi " "No output dependent on input pin \"sdi\"" {  } { { "speechrec.sv" "" { Text "C:/Users/Amy/Documents/GitHub/e155-final/speechrec.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416809791136 "|speechrec|sdi"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ss " "No output dependent on input pin \"ss\"" {  } { { "speechrec.sv" "" { Text "C:/Users/Amy/Documents/GitHub/e155-final/speechrec.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416809791136 "|speechrec|ss"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "speechrec.sv" "" { Text "C:/Users/Amy/Documents/GitHub/e155-final/speechrec.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416809791136 "|speechrec|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1416809791136 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "18 " "Implemented 18 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1416809791139 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1416809791139 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1416809791139 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 40 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 40 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "950 " "Peak virtual memory: 950 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1416809791394 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 23 22:16:31 2014 " "Processing ended: Sun Nov 23 22:16:31 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1416809791394 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:07 " "Elapsed time: 00:01:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1416809791394 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:06 " "Total CPU time (on all processors): 00:01:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1416809791394 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1416809791394 ""}
