$date
	Mon Oct 27 09:19:25 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module demux_test $end
$var wire 4 ! out [3:0] $end
$var reg 1 " in $end
$var reg 2 # sel [1:0] $end
$scope module d1 $end
$var wire 1 " in $end
$var wire 2 $ sel [1:0] $end
$var reg 4 % out [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1 %
b0 $
b0 #
1"
b1 !
$end
#10
b10 !
b10 %
b1 #
b1 $
#20
b100 !
b100 %
b10 #
b10 $
#30
b1000 !
b1000 %
b11 #
b11 $
#40
