Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Sat Sep 21 23:36:16 2024
| Host         : inspiron-7472 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file counter_timing_summary_routed.rpt -pb counter_timing_summary_routed.pb -rpx counter_timing_summary_routed.rpx -warn_on_violation
| Design       : counter
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  28          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (28)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (55)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (28)
-------------------------
 There are 28 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (55)
-------------------------------------------------
 There are 55 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   56          inf        0.000                      0                   56           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            56 Endpoints
Min Delay            56 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.734ns  (logic 3.069ns (64.822%)  route 1.665ns (35.178%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y0          FDRE                         0.000     0.000 r  out_reg/C
    SLICE_X43Y0          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  out_reg/Q
                         net (fo=1, routed)           1.665     2.121    out_OBUF
    T19                  OBUF (Prop_obuf_I_O)         2.613     4.734 r  out_OBUF_inst/O
                         net (fo=0)                   0.000     4.734    out
    T19                                                               r  out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ticks_us
                            (input port)
  Destination:            count_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.202ns  (logic 2.061ns (49.064%)  route 2.140ns (50.936%))
  Logic Levels:           6  (CARRY4=4 IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  ticks_us (IN)
                         net (fo=0)                   0.000     0.000    ticks_us
    P16                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  ticks_us_IBUF_inst/O
                         net (fo=2, routed)           1.012     1.951    ticks_us_IBUF
    SLICE_X43Y7          LUT3 (Prop_lut3_I0_O)        0.124     2.075 r  out_i_19/O
                         net (fo=1, routed)           0.000     2.075    out_i_19_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.607 r  out_reg_i_10/CO[3]
                         net (fo=1, routed)           0.000     2.607    out_reg_i_10_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.721 r  out_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.721    out_reg_i_5_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.835 r  out_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.835    out_reg_i_2_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.074 r  out_reg_i_1/O[2]
                         net (fo=27, routed)          1.128     4.202    clear
    SLICE_X42Y4          FDRE                                         r  count_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ticks_us
                            (input port)
  Destination:            count_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.202ns  (logic 2.061ns (49.064%)  route 2.140ns (50.936%))
  Logic Levels:           6  (CARRY4=4 IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  ticks_us (IN)
                         net (fo=0)                   0.000     0.000    ticks_us
    P16                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  ticks_us_IBUF_inst/O
                         net (fo=2, routed)           1.012     1.951    ticks_us_IBUF
    SLICE_X43Y7          LUT3 (Prop_lut3_I0_O)        0.124     2.075 r  out_i_19/O
                         net (fo=1, routed)           0.000     2.075    out_i_19_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.607 r  out_reg_i_10/CO[3]
                         net (fo=1, routed)           0.000     2.607    out_reg_i_10_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.721 r  out_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.721    out_reg_i_5_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.835 r  out_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.835    out_reg_i_2_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.074 r  out_reg_i_1/O[2]
                         net (fo=27, routed)          1.128     4.202    clear
    SLICE_X42Y4          FDRE                                         r  count_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ticks_us
                            (input port)
  Destination:            count_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.202ns  (logic 2.061ns (49.064%)  route 2.140ns (50.936%))
  Logic Levels:           6  (CARRY4=4 IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  ticks_us (IN)
                         net (fo=0)                   0.000     0.000    ticks_us
    P16                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  ticks_us_IBUF_inst/O
                         net (fo=2, routed)           1.012     1.951    ticks_us_IBUF
    SLICE_X43Y7          LUT3 (Prop_lut3_I0_O)        0.124     2.075 r  out_i_19/O
                         net (fo=1, routed)           0.000     2.075    out_i_19_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.607 r  out_reg_i_10/CO[3]
                         net (fo=1, routed)           0.000     2.607    out_reg_i_10_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.721 r  out_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.721    out_reg_i_5_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.835 r  out_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.835    out_reg_i_2_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.074 r  out_reg_i_1/O[2]
                         net (fo=27, routed)          1.128     4.202    clear
    SLICE_X42Y4          FDRE                                         r  count_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ticks_us
                            (input port)
  Destination:            count_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.202ns  (logic 2.061ns (49.064%)  route 2.140ns (50.936%))
  Logic Levels:           6  (CARRY4=4 IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  ticks_us (IN)
                         net (fo=0)                   0.000     0.000    ticks_us
    P16                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  ticks_us_IBUF_inst/O
                         net (fo=2, routed)           1.012     1.951    ticks_us_IBUF
    SLICE_X43Y7          LUT3 (Prop_lut3_I0_O)        0.124     2.075 r  out_i_19/O
                         net (fo=1, routed)           0.000     2.075    out_i_19_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.607 r  out_reg_i_10/CO[3]
                         net (fo=1, routed)           0.000     2.607    out_reg_i_10_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.721 r  out_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.721    out_reg_i_5_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.835 r  out_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.835    out_reg_i_2_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.074 r  out_reg_i_1/O[2]
                         net (fo=27, routed)          1.128     4.202    clear
    SLICE_X42Y4          FDRE                                         r  count_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ticks_us
                            (input port)
  Destination:            count_reg[4]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.061ns  (logic 2.061ns (50.766%)  route 1.999ns (49.234%))
  Logic Levels:           6  (CARRY4=4 IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  ticks_us (IN)
                         net (fo=0)                   0.000     0.000    ticks_us
    P16                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  ticks_us_IBUF_inst/O
                         net (fo=2, routed)           1.012     1.951    ticks_us_IBUF
    SLICE_X43Y7          LUT3 (Prop_lut3_I0_O)        0.124     2.075 r  out_i_19/O
                         net (fo=1, routed)           0.000     2.075    out_i_19_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.607 r  out_reg_i_10/CO[3]
                         net (fo=1, routed)           0.000     2.607    out_reg_i_10_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.721 r  out_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.721    out_reg_i_5_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.835 r  out_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.835    out_reg_i_2_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.074 r  out_reg_i_1/O[2]
                         net (fo=27, routed)          0.987     4.061    clear
    SLICE_X42Y5          FDRE                                         r  count_reg[4]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ticks_us
                            (input port)
  Destination:            count_reg[5]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.061ns  (logic 2.061ns (50.766%)  route 1.999ns (49.234%))
  Logic Levels:           6  (CARRY4=4 IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  ticks_us (IN)
                         net (fo=0)                   0.000     0.000    ticks_us
    P16                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  ticks_us_IBUF_inst/O
                         net (fo=2, routed)           1.012     1.951    ticks_us_IBUF
    SLICE_X43Y7          LUT3 (Prop_lut3_I0_O)        0.124     2.075 r  out_i_19/O
                         net (fo=1, routed)           0.000     2.075    out_i_19_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.607 r  out_reg_i_10/CO[3]
                         net (fo=1, routed)           0.000     2.607    out_reg_i_10_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.721 r  out_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.721    out_reg_i_5_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.835 r  out_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.835    out_reg_i_2_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.074 r  out_reg_i_1/O[2]
                         net (fo=27, routed)          0.987     4.061    clear
    SLICE_X42Y5          FDRE                                         r  count_reg[5]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ticks_us
                            (input port)
  Destination:            count_reg[6]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.061ns  (logic 2.061ns (50.766%)  route 1.999ns (49.234%))
  Logic Levels:           6  (CARRY4=4 IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  ticks_us (IN)
                         net (fo=0)                   0.000     0.000    ticks_us
    P16                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  ticks_us_IBUF_inst/O
                         net (fo=2, routed)           1.012     1.951    ticks_us_IBUF
    SLICE_X43Y7          LUT3 (Prop_lut3_I0_O)        0.124     2.075 r  out_i_19/O
                         net (fo=1, routed)           0.000     2.075    out_i_19_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.607 r  out_reg_i_10/CO[3]
                         net (fo=1, routed)           0.000     2.607    out_reg_i_10_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.721 r  out_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.721    out_reg_i_5_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.835 r  out_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.835    out_reg_i_2_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.074 r  out_reg_i_1/O[2]
                         net (fo=27, routed)          0.987     4.061    clear
    SLICE_X42Y5          FDRE                                         r  count_reg[6]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ticks_us
                            (input port)
  Destination:            count_reg[7]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.061ns  (logic 2.061ns (50.766%)  route 1.999ns (49.234%))
  Logic Levels:           6  (CARRY4=4 IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  ticks_us (IN)
                         net (fo=0)                   0.000     0.000    ticks_us
    P16                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  ticks_us_IBUF_inst/O
                         net (fo=2, routed)           1.012     1.951    ticks_us_IBUF
    SLICE_X43Y7          LUT3 (Prop_lut3_I0_O)        0.124     2.075 r  out_i_19/O
                         net (fo=1, routed)           0.000     2.075    out_i_19_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.607 r  out_reg_i_10/CO[3]
                         net (fo=1, routed)           0.000     2.607    out_reg_i_10_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.721 r  out_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.721    out_reg_i_5_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.835 r  out_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.835    out_reg_i_2_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.074 r  out_reg_i_1/O[2]
                         net (fo=27, routed)          0.987     4.061    clear
    SLICE_X42Y5          FDRE                                         r  count_reg[7]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ticks_us
                            (input port)
  Destination:            out_reg/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.935ns  (logic 1.979ns (50.302%)  route 1.956ns (49.698%))
  Logic Levels:           6  (CARRY4=4 IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  ticks_us (IN)
                         net (fo=0)                   0.000     0.000    ticks_us
    P16                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  ticks_us_IBUF_inst/O
                         net (fo=2, routed)           1.012     1.951    ticks_us_IBUF
    SLICE_X43Y7          LUT3 (Prop_lut3_I0_O)        0.124     2.075 r  out_i_19/O
                         net (fo=1, routed)           0.000     2.075    out_i_19_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.607 r  out_reg_i_10/CO[3]
                         net (fo=1, routed)           0.000     2.607    out_reg_i_10_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.721 r  out_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.721    out_reg_i_5_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.835 r  out_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.835    out_reg_i_2_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.992 r  out_reg_i_1/CO[1]
                         net (fo=1, routed)           0.943     3.935    p_0_in
    SLICE_X43Y0          FDRE                                         r  out_reg/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 count_reg[22]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y9          FDRE                         0.000     0.000 r  count_reg[22]/C
    SLICE_X42Y9          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  count_reg[22]/Q
                         net (fo=2, routed)           0.125     0.289    count_reg[22]
    SLICE_X42Y9          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.399 r  count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.399    count_reg[20]_i_1_n_5
    SLICE_X42Y9          FDRE                                         r  count_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[26]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y10         FDRE                         0.000     0.000 r  count_reg[26]/C
    SLICE_X42Y10         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  count_reg[26]/Q
                         net (fo=2, routed)           0.125     0.289    count_reg[26]
    SLICE_X42Y10         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.399 r  count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.399    count_reg[24]_i_1_n_5
    SLICE_X42Y10         FDRE                                         r  count_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y7          FDRE                         0.000     0.000 r  count_reg[14]/C
    SLICE_X42Y7          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  count_reg[14]/Q
                         net (fo=2, routed)           0.127     0.291    count_reg[14]
    SLICE_X42Y7          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.401 r  count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.401    count_reg[12]_i_1_n_5
    SLICE_X42Y7          FDRE                                         r  count_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y8          FDRE                         0.000     0.000 r  count_reg[18]/C
    SLICE_X42Y8          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  count_reg[18]/Q
                         net (fo=2, routed)           0.127     0.291    count_reg[18]
    SLICE_X42Y8          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.401 r  count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.401    count_reg[16]_i_1_n_5
    SLICE_X42Y8          FDRE                                         r  count_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y6          FDRE                         0.000     0.000 r  count_reg[10]/C
    SLICE_X42Y6          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  count_reg[10]/Q
                         net (fo=2, routed)           0.127     0.291    count_reg[10]
    SLICE_X42Y6          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.401 r  count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.401    count_reg[8]_i_1_n_5
    SLICE_X42Y6          FDRE                                         r  count_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y4          FDRE                         0.000     0.000 r  count_reg[2]/C
    SLICE_X42Y4          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  count_reg[2]/Q
                         net (fo=2, routed)           0.127     0.291    count_reg[2]
    SLICE_X42Y4          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.401 r  count_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.401    count_reg[0]_i_1_n_5
    SLICE_X42Y4          FDRE                                         r  count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y5          FDRE                         0.000     0.000 r  count_reg[6]/C
    SLICE_X42Y5          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  count_reg[6]/Q
                         net (fo=2, routed)           0.127     0.291    count_reg[6]
    SLICE_X42Y5          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.401 r  count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.401    count_reg[4]_i_1_n_5
    SLICE_X42Y5          FDRE                                         r  count_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[22]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.435ns  (logic 0.310ns (71.185%)  route 0.125ns (28.815%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y9          FDRE                         0.000     0.000 r  count_reg[22]/C
    SLICE_X42Y9          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  count_reg[22]/Q
                         net (fo=2, routed)           0.125     0.289    count_reg[22]
    SLICE_X42Y9          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     0.435 r  count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.435    count_reg[20]_i_1_n_4
    SLICE_X42Y9          FDRE                                         r  count_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.437ns  (logic 0.310ns (71.017%)  route 0.127ns (28.983%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y7          FDRE                         0.000     0.000 r  count_reg[14]/C
    SLICE_X42Y7          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  count_reg[14]/Q
                         net (fo=2, routed)           0.127     0.291    count_reg[14]
    SLICE_X42Y7          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     0.437 r  count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.437    count_reg[12]_i_1_n_4
    SLICE_X42Y7          FDRE                                         r  count_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.437ns  (logic 0.310ns (71.017%)  route 0.127ns (28.983%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y8          FDRE                         0.000     0.000 r  count_reg[18]/C
    SLICE_X42Y8          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  count_reg[18]/Q
                         net (fo=2, routed)           0.127     0.291    count_reg[18]
    SLICE_X42Y8          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     0.437 r  count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.437    count_reg[16]_i_1_n_4
    SLICE_X42Y8          FDRE                                         r  count_reg[19]/D
  -------------------------------------------------------------------    -------------------





