INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/14991/Desktop/4summer/ECE4700J/final project/dev/VE470_Superscalar/sys_defs.svh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/14991/Desktop/4summer/ECE4700J/final project/dev/VE470_Superscalar/ISA.svh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/14991/Desktop/4summer/ECE4700J/final project/dev/VE470_Superscalar/verilog/detection_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module detection_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/14991/Desktop/4summer/ECE4700J/final project/dev/VE470_Superscalar/verilog/ex_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module brcond
INFO: [VRFC 10-311] analyzing module signle_ex_stage
WARNING: [VRFC 10-3380] identifier 'forward_rs2_value' is used before its declaration [C:/Users/14991/Desktop/4summer/ECE4700J/final project/dev/VE470_Superscalar/verilog/ex_stage.sv:112]
INFO: [VRFC 10-311] analyzing module ex_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/14991/Desktop/4summer/ECE4700J/final project/dev/VE470_Superscalar/verilog/id_sorter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_sorter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/14991/Desktop/4summer/ECE4700J/final project/dev/VE470_Superscalar/verilog/id_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-311] analyzing module id_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/14991/Desktop/4summer/ECE4700J/final project/dev/VE470_Superscalar/verilog/if_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module detect_structural_hazard
INFO: [VRFC 10-311] analyzing module if_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/14991/Desktop/4summer/ECE4700J/final project/dev/VE470_Superscalar/testbench/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/14991/Desktop/4summer/ECE4700J/final project/dev/VE470_Superscalar/verilog/mem_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_mem_stage
INFO: [VRFC 10-311] analyzing module mem_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/14991/Desktop/4summer/ECE4700J/final project/dev/VE470_Superscalar/verilog/pipeline.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/14991/Desktop/4summer/ECE4700J/final project/dev/VE470_Superscalar/verilog/superregfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module superregfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/14991/Desktop/4summer/ECE4700J/final project/dev/VE470_Superscalar/verilog/wb_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/14991/Desktop/4summer/ECE4700J/final project/dev/VE470_Superscalar/testbench/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
