{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1553384612597 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1553384612613 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 23 17:43:32 2019 " "Processing started: Sat Mar 23 17:43:32 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1553384612613 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553384612613 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project1 -c Project1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Project1 -c Project1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553384612613 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1553384613148 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1553384613148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult.v 1 1 " "Found 1 design units, including 1 entities, in source file mult.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mult " "Found entity 1: Mult" {  } { { "Mult.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project1/Mult.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553384622097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553384622097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparison.v 1 1 " "Found 1 design units, including 1 entities, in source file comparison.v" { { "Info" "ISGN_ENTITY_NAME" "1 Comparison " "Found entity 1: Comparison" {  } { { "Comparison.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project1/Comparison.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553384622113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553384622113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexer.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplexer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplexer " "Found entity 1: Multiplexer" {  } { { "Multiplexer.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project1/Multiplexer.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553384622113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553384622113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic.v 1 1 " "Found 1 design units, including 1 entities, in source file arithmetic.v" { { "Info" "ISGN_ENTITY_NAME" "1 Arithmetic " "Found entity 1: Arithmetic" {  } { { "Arithmetic.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project1/Arithmetic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553384622113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553384622113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project1_top.v 1 1 " "Found 1 design units, including 1 entities, in source file project1_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 Project1_top " "Found entity 1: Project1_top" {  } { { "Project1_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project1/Project1_top.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553384622113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553384622113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegment.v 1 1 " "Found 1 design units, including 1 entities, in source file sevensegment.v" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSegment " "Found entity 1: SevenSegment" {  } { { "SevenSegment.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project1/SevenSegment.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553384622129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553384622129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add.v 1 1 " "Found 1 design units, including 1 entities, in source file add.v" { { "Info" "ISGN_ENTITY_NAME" "1 Add " "Found entity 1: Add" {  } { { "Add.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project1/Add.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553384622129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553384622129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub.v 1 1 " "Found 1 design units, including 1 entities, in source file sub.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sub " "Found entity 1: Sub" {  } { { "Sub.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project1/Sub.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553384622129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553384622129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div.v 1 1 " "Found 1 design units, including 1 entities, in source file div.v" { { "Info" "ISGN_ENTITY_NAME" "1 Div " "Found entity 1: Div" {  } { { "Div.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project1/Div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553384622144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553384622144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logical.v 1 1 " "Found 1 design units, including 1 entities, in source file logical.v" { { "Info" "ISGN_ENTITY_NAME" "1 logical " "Found entity 1: logical" {  } { { "logical.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project1/logical.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553384622144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553384622144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "magic.v 1 1 " "Found 1 design units, including 1 entities, in source file magic.v" { { "Info" "ISGN_ENTITY_NAME" "1 Magic " "Found entity 1: Magic" {  } { { "Magic.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project1/Magic.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553384622144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553384622144 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wire3 Add.v(21) " "Verilog HDL Implicit Net warning at Add.v(21): created implicit net for \"wire3\"" {  } { { "Add.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project1/Add.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553384622144 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wire2 Add.v(22) " "Verilog HDL Implicit Net warning at Add.v(22): created implicit net for \"wire2\"" {  } { { "Add.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project1/Add.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553384622144 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wire1 Add.v(22) " "Verilog HDL Implicit Net warning at Add.v(22): created implicit net for \"wire1\"" {  } { { "Add.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project1/Add.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553384622144 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wire3 Sub.v(21) " "Verilog HDL Implicit Net warning at Sub.v(21): created implicit net for \"wire3\"" {  } { { "Sub.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project1/Sub.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553384622144 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wire2 Sub.v(22) " "Verilog HDL Implicit Net warning at Sub.v(22): created implicit net for \"wire2\"" {  } { { "Sub.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project1/Sub.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553384622144 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wire1 Sub.v(22) " "Verilog HDL Implicit Net warning at Sub.v(22): created implicit net for \"wire1\"" {  } { { "Sub.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project1/Sub.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553384622144 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Project1_top " "Elaborating entity \"Project1_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1553384622175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Magic Magic:magic1 " "Elaborating entity \"Magic\" for hierarchy \"Magic:magic1\"" {  } { { "Project1_top.v" "magic1" { Text "C:/Users/thwaitester/Documents/fpga/project1/Project1_top.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553384622191 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 Magic.v(15) " "Verilog HDL assignment warning at Magic.v(15): truncated value with size 32 to match size of target (21)" {  } { { "Magic.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project1/Magic.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1553384622191 "|Project1_top|Magic:magic1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comparison Comparison:comp1 " "Elaborating entity \"Comparison\" for hierarchy \"Comparison:comp1\"" {  } { { "Project1_top.v" "comp1" { Text "C:/Users/thwaitester/Documents/fpga/project1/Project1_top.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553384622191 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A Comparison.v(19) " "Verilog HDL Always Construct warning at Comparison.v(19): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Comparison.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project1/Comparison.v" 19 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1553384622191 "|Project1_top|Comparison:comp1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B Comparison.v(19) " "Verilog HDL Always Construct warning at Comparison.v(19): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Comparison.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project1/Comparison.v" 19 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1553384622191 "|Project1_top|Comparison:comp1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A Comparison.v(25) " "Verilog HDL Always Construct warning at Comparison.v(25): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Comparison.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project1/Comparison.v" 25 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1553384622191 "|Project1_top|Comparison:comp1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B Comparison.v(25) " "Verilog HDL Always Construct warning at Comparison.v(25): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Comparison.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project1/Comparison.v" 25 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1553384622191 "|Project1_top|Comparison:comp1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A Comparison.v(30) " "Verilog HDL Always Construct warning at Comparison.v(30): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Comparison.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project1/Comparison.v" 30 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1553384622191 "|Project1_top|Comparison:comp1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B Comparison.v(30) " "Verilog HDL Always Construct warning at Comparison.v(30): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Comparison.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project1/Comparison.v" 30 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1553384622191 "|Project1_top|Comparison:comp1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arithmetic Arithmetic:math1 " "Elaborating entity \"Arithmetic\" for hierarchy \"Arithmetic:math1\"" {  } { { "Project1_top.v" "math1" { Text "C:/Users/thwaitester/Documents/fpga/project1/Project1_top.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553384622207 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "addo Arithmetic.v(36) " "Verilog HDL Always Construct warning at Arithmetic.v(36): variable \"addo\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Arithmetic.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project1/Arithmetic.v" 36 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1553384622207 "|Project1_top|Arithmetic:math1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "addo Arithmetic.v(37) " "Verilog HDL Always Construct warning at Arithmetic.v(37): variable \"addo\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Arithmetic.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project1/Arithmetic.v" 37 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1553384622207 "|Project1_top|Arithmetic:math1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "subo Arithmetic.v(40) " "Verilog HDL Always Construct warning at Arithmetic.v(40): variable \"subo\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Arithmetic.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project1/Arithmetic.v" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1553384622207 "|Project1_top|Arithmetic:math1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "subo Arithmetic.v(41) " "Verilog HDL Always Construct warning at Arithmetic.v(41): variable \"subo\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Arithmetic.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project1/Arithmetic.v" 41 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1553384622207 "|Project1_top|Arithmetic:math1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "multo Arithmetic.v(44) " "Verilog HDL Always Construct warning at Arithmetic.v(44): variable \"multo\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Arithmetic.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project1/Arithmetic.v" 44 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1553384622207 "|Project1_top|Arithmetic:math1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "multo Arithmetic.v(45) " "Verilog HDL Always Construct warning at Arithmetic.v(45): variable \"multo\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Arithmetic.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project1/Arithmetic.v" 45 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1553384622207 "|Project1_top|Arithmetic:math1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "divo Arithmetic.v(48) " "Verilog HDL Always Construct warning at Arithmetic.v(48): variable \"divo\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Arithmetic.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project1/Arithmetic.v" 48 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1553384622207 "|Project1_top|Arithmetic:math1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "divo Arithmetic.v(49) " "Verilog HDL Always Construct warning at Arithmetic.v(49): variable \"divo\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Arithmetic.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project1/Arithmetic.v" 49 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1553384622207 "|Project1_top|Arithmetic:math1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Add Arithmetic:math1\|Add:addinst " "Elaborating entity \"Add\" for hierarchy \"Arithmetic:math1\|Add:addinst\"" {  } { { "Arithmetic.v" "addinst" { Text "C:/Users/thwaitester/Documents/fpga/project1/Arithmetic.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553384622207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sub Arithmetic:math1\|Sub:subinst " "Elaborating entity \"Sub\" for hierarchy \"Arithmetic:math1\|Sub:subinst\"" {  } { { "Arithmetic.v" "subinst" { Text "C:/Users/thwaitester/Documents/fpga/project1/Arithmetic.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553384622207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mult Arithmetic:math1\|Mult:multinst " "Elaborating entity \"Mult\" for hierarchy \"Arithmetic:math1\|Mult:multinst\"" {  } { { "Arithmetic.v" "multinst" { Text "C:/Users/thwaitester/Documents/fpga/project1/Arithmetic.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553384622207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Div Arithmetic:math1\|Div:divinst " "Elaborating entity \"Div\" for hierarchy \"Arithmetic:math1\|Div:divinst\"" {  } { { "Arithmetic.v" "divinst" { Text "C:/Users/thwaitester/Documents/fpga/project1/Arithmetic.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553384622207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logical logical:bool1 " "Elaborating entity \"logical\" for hierarchy \"logical:bool1\"" {  } { { "Project1_top.v" "bool1" { Text "C:/Users/thwaitester/Documents/fpga/project1/Project1_top.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553384622207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer Multiplexer:mult1 " "Elaborating entity \"Multiplexer\" for hierarchy \"Multiplexer:mult1\"" {  } { { "Project1_top.v" "mult1" { Text "C:/Users/thwaitester/Documents/fpga/project1/Project1_top.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553384622222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegment Multiplexer:mult1\|SevenSegment:light1 " "Elaborating entity \"SevenSegment\" for hierarchy \"Multiplexer:mult1\|SevenSegment:light1\"" {  } { { "Multiplexer.v" "light1" { Text "C:/Users/thwaitester/Documents/fpga/project1/Multiplexer.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553384622222 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1553384622849 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1553384623553 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553384623553 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "330 " "Implemented 330 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1553384623615 ""} { "Info" "ICUT_CUT_TM_OPINS" "26 " "Implemented 26 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1553384623615 ""} { "Info" "ICUT_CUT_TM_LCELLS" "291 " "Implemented 291 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1553384623615 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1553384623615 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4789 " "Peak virtual memory: 4789 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1553384623647 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 23 17:43:43 2019 " "Processing ended: Sat Mar 23 17:43:43 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1553384623647 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1553384623647 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1553384623647 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1553384623647 ""}
