$date
	Sat Oct 22 19:25:08 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#697846
b10000 &
b10000 %
1$
b10000 !
1"
#697847
0"
#697850
b1000 &
b1000 %
#697854
b100 &
b100 %
#697858
b10 &
b10 %
#697862
b1 &
1#
b1 %
#697866
b0 &
b0 %
0#
0$
#1734641
b10100 !
1"
#1734642
b10100 &
b10100 %
1$
#1734643
0"
#1734646
b1010 &
b1010 %
#1734650
b101 &
b101 %
#1734654
b10000 &
b10000 %
#1734658
b1000 &
b1000 %
#1734662
b100 &
b100 %
#1734666
b10 &
b10 %
#1734670
b1 &
1#
b1 %
#1734674
b0 &
b0 %
0#
0$
#2761319
b111 !
1"
#2761322
b111 &
b111 %
1$
#2761323
0"
#2761326
b10110 &
b10110 %
#2761330
b1011 &
b1011 %
#2761334
b100010 &
b100010 %
#2761338
b10001 &
b10001 %
#2761342
b110100 &
b110100 %
#2761346
b11010 &
b11010 %
#2761350
b1101 &
b1101 %
#2761354
b101000 &
b101000 %
#2761358
b10100 &
b10100 %
#2761362
b1010 &
b1010 %
#2761366
b101 &
b101 %
#2761370
b10000 &
b10000 %
#2761374
b1000 &
b1000 %
#2761378
b100 &
b100 %
#2761382
b10 &
b10 %
#2761386
b1 &
b1 %
1#
#2761390
b0 &
0#
b0 %
0$
#4500012
