<profile>

<section name = "Vitis HLS Report for 'read_input'" level="0">
<item name = "Date">Sat Feb 14 12:50:34 2026
</item>
<item name = "Version">2024.1 (Build 5069499 on May 21 2024)</item>
<item name = "Project">cnn_accl</item>
<item name = "Solution">hls (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu7ev-ffvc1156-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 1.917 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">785, 785, 7.850 us, 7.850 us, 784, 784, loop auto-rewind stp(delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_9_1">783, 783, 1, 1, 1, 784, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 36, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 54, -</column>
<column name="Register">-, -, 13, -, -</column>
<specialColumn name="Available">624, 1728, 460800, 230400, 96</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_fu_98_p2">+, 0, 0, 17, 10, 1</column>
<column name="icmp_ln9_fu_104_p2">icmp, 0, 0, 17, 10, 9</column>
<column name="ap_block_state1_pp0_stage0_iter0">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i1_load">9, 2, 10, 20</column>
<column name="i1_fu_56">9, 2, 10, 20</column>
<column name="img_stream_blk_n">9, 2, 1, 2</column>
<column name="in_stream_TDATA_blk_n">9, 2, 1, 2</column>
<column name="real_start">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="i1_fu_56">10, 0, 10, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, read_input, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, read_input, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, read_input, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, read_input, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, read_input, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, read_input, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, read_input, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, read_input, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, read_input, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, read_input, return value</column>
<column name="in_stream_TVALID">in, 1, axis, in_stream_V_dest_V, pointer</column>
<column name="in_stream_TREADY">out, 1, axis, in_stream_V_dest_V, pointer</column>
<column name="in_stream_TDEST">in, 1, axis, in_stream_V_dest_V, pointer</column>
<column name="img_stream_din">out, 32, ap_fifo, img_stream, pointer</column>
<column name="img_stream_num_data_valid">in, 3, ap_fifo, img_stream, pointer</column>
<column name="img_stream_fifo_cap">in, 3, ap_fifo, img_stream, pointer</column>
<column name="img_stream_full_n">in, 1, ap_fifo, img_stream, pointer</column>
<column name="img_stream_write">out, 1, ap_fifo, img_stream, pointer</column>
<column name="in_stream_TDATA">in, 32, axis, in_stream_V_data_V, pointer</column>
<column name="in_stream_TKEEP">in, 4, axis, in_stream_V_keep_V, pointer</column>
<column name="in_stream_TSTRB">in, 4, axis, in_stream_V_strb_V, pointer</column>
<column name="in_stream_TUSER">in, 1, axis, in_stream_V_user_V, pointer</column>
<column name="in_stream_TLAST">in, 1, axis, in_stream_V_last_V, pointer</column>
<column name="in_stream_TID">in, 1, axis, in_stream_V_id_V, pointer</column>
</table>
</item>
</section>
</profile>
