\hypertarget{group___s_m_a_r_t_c_a_r_d___clock___phase}{}\section{S\+M\+A\+R\+T\+C\+A\+RD Clock Phase}
\label{group___s_m_a_r_t_c_a_r_d___clock___phase}\index{S\+M\+A\+R\+T\+C\+A\+R\+D Clock Phase@{S\+M\+A\+R\+T\+C\+A\+R\+D Clock Phase}}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{group___s_m_a_r_t_c_a_r_d___clock___phase_ga6b5dfd540b22b8a6cbd956688d17cfce}{S\+M\+A\+R\+T\+C\+A\+R\+D\+\_\+\+P\+H\+A\+S\+E\+\_\+1\+E\+D\+GE}~(0x00000000\+U)
\item 
\#define \hyperlink{group___s_m_a_r_t_c_a_r_d___clock___phase_ga744e424283994e4c92a4db8b247582d6}{S\+M\+A\+R\+T\+C\+A\+R\+D\+\_\+\+P\+H\+A\+S\+E\+\_\+2\+E\+D\+GE}~((uint32\+\_\+t)\hyperlink{group___peripheral___registers___bits___definition_ga362976ce813e58310399d113d2cf09cb}{U\+S\+A\+R\+T\+\_\+\+C\+R2\+\_\+\+C\+P\+HA})
\end{DoxyCompactItemize}


\subsection{Detailed Description}


\subsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___s_m_a_r_t_c_a_r_d___clock___phase_ga6b5dfd540b22b8a6cbd956688d17cfce}\label{group___s_m_a_r_t_c_a_r_d___clock___phase_ga6b5dfd540b22b8a6cbd956688d17cfce}} 
\index{S\+M\+A\+R\+T\+C\+A\+R\+D Clock Phase@{S\+M\+A\+R\+T\+C\+A\+R\+D Clock Phase}!S\+M\+A\+R\+T\+C\+A\+R\+D\+\_\+\+P\+H\+A\+S\+E\+\_\+1\+E\+D\+GE@{S\+M\+A\+R\+T\+C\+A\+R\+D\+\_\+\+P\+H\+A\+S\+E\+\_\+1\+E\+D\+GE}}
\index{S\+M\+A\+R\+T\+C\+A\+R\+D\+\_\+\+P\+H\+A\+S\+E\+\_\+1\+E\+D\+GE@{S\+M\+A\+R\+T\+C\+A\+R\+D\+\_\+\+P\+H\+A\+S\+E\+\_\+1\+E\+D\+GE}!S\+M\+A\+R\+T\+C\+A\+R\+D Clock Phase@{S\+M\+A\+R\+T\+C\+A\+R\+D Clock Phase}}
\subsubsection{\texorpdfstring{S\+M\+A\+R\+T\+C\+A\+R\+D\+\_\+\+P\+H\+A\+S\+E\+\_\+1\+E\+D\+GE}{SMARTCARD\_PHASE\_1EDGE}}
{\footnotesize\ttfamily \#define S\+M\+A\+R\+T\+C\+A\+R\+D\+\_\+\+P\+H\+A\+S\+E\+\_\+1\+E\+D\+GE~(0x00000000\+U)}

S\+M\+A\+R\+T\+C\+A\+RD frame phase on first clock transition \mbox{\Hypertarget{group___s_m_a_r_t_c_a_r_d___clock___phase_ga744e424283994e4c92a4db8b247582d6}\label{group___s_m_a_r_t_c_a_r_d___clock___phase_ga744e424283994e4c92a4db8b247582d6}} 
\index{S\+M\+A\+R\+T\+C\+A\+R\+D Clock Phase@{S\+M\+A\+R\+T\+C\+A\+R\+D Clock Phase}!S\+M\+A\+R\+T\+C\+A\+R\+D\+\_\+\+P\+H\+A\+S\+E\+\_\+2\+E\+D\+GE@{S\+M\+A\+R\+T\+C\+A\+R\+D\+\_\+\+P\+H\+A\+S\+E\+\_\+2\+E\+D\+GE}}
\index{S\+M\+A\+R\+T\+C\+A\+R\+D\+\_\+\+P\+H\+A\+S\+E\+\_\+2\+E\+D\+GE@{S\+M\+A\+R\+T\+C\+A\+R\+D\+\_\+\+P\+H\+A\+S\+E\+\_\+2\+E\+D\+GE}!S\+M\+A\+R\+T\+C\+A\+R\+D Clock Phase@{S\+M\+A\+R\+T\+C\+A\+R\+D Clock Phase}}
\subsubsection{\texorpdfstring{S\+M\+A\+R\+T\+C\+A\+R\+D\+\_\+\+P\+H\+A\+S\+E\+\_\+2\+E\+D\+GE}{SMARTCARD\_PHASE\_2EDGE}}
{\footnotesize\ttfamily \#define S\+M\+A\+R\+T\+C\+A\+R\+D\+\_\+\+P\+H\+A\+S\+E\+\_\+2\+E\+D\+GE~((uint32\+\_\+t)\hyperlink{group___peripheral___registers___bits___definition_ga362976ce813e58310399d113d2cf09cb}{U\+S\+A\+R\+T\+\_\+\+C\+R2\+\_\+\+C\+P\+HA})}

S\+M\+A\+R\+T\+C\+A\+RD frame phase on second clock transition 