diff --git a/corev_apu/fpga/Makefile b/corev_apu/fpga/Makefile
index 678e224..9df4aba 100644
--- a/corev_apu/fpga/Makefile
+++ b/corev_apu/fpga/Makefile
@@ -17,16 +17,15 @@ ips := xlnx_axi_clock_converter.xci  \
 ips := $(addprefix $(work-dir)/, $(ips))
 ips-target := $(join $(addsuffix /ip/, $(addprefix $(ip-dir)/, $(basename $(ips)))), $(ips))
 
-all: $(mcs)
+all: $(bit)
 
 # Generate mcs from bitstream
 $(mcs): $(bit)
 	$(VIVADO) $(VIVADOFLAGS) -source scripts/write_cfgmem.tcl -tclargs $@ $^
 
-$(bit): $(ips)
+$(bit):
 	mkdir -p $(work-dir)
 	$(VIVADO) $(VIVADOFLAGS) -source scripts/run.tcl
-	cp ariane.runs/impl_1/ariane_xilinx* ./$(work-dir)
 
 $(ips): %.xci :
 	mkdir -p $(work-dir)
diff --git a/corev_apu/fpga/ariane.runs/.jobs/vrs_config_1.xml b/corev_apu/fpga/ariane.runs/.jobs/vrs_config_1.xml
new file mode 100644
index 0000000..545ac85
--- /dev/null
+++ b/corev_apu/fpga/ariane.runs/.jobs/vrs_config_1.xml
@@ -0,0 +1,9 @@
+<?xml version="1.0"?>
+<Runs Version="1" Minor="0">
+	<Run Id="synth_1" LaunchDir="/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/ariane.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
+	<Parameters>
+		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
+		<Parameter Name="runs.enableClusterConf" Val="true" Type="bool"/>
+	</Parameters>
+</Runs>
+
diff --git a/corev_apu/fpga/ariane.runs/.jobs/vrs_config_2.xml b/corev_apu/fpga/ariane.runs/.jobs/vrs_config_2.xml
new file mode 100644
index 0000000..98340ec
--- /dev/null
+++ b/corev_apu/fpga/ariane.runs/.jobs/vrs_config_2.xml
@@ -0,0 +1,9 @@
+<?xml version="1.0"?>
+<Runs Version="1" Minor="0">
+	<Run Id="impl_1" LaunchDir="/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/ariane.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="route_design"/>
+	<Parameters>
+		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
+		<Parameter Name="runs.enableClusterConf" Val="true" Type="bool"/>
+	</Parameters>
+</Runs>
+
diff --git a/corev_apu/fpga/ariane.runs/.jobs/vrs_config_3.xml b/corev_apu/fpga/ariane.runs/.jobs/vrs_config_3.xml
new file mode 100644
index 0000000..b971ad8
--- /dev/null
+++ b/corev_apu/fpga/ariane.runs/.jobs/vrs_config_3.xml
@@ -0,0 +1,9 @@
+<?xml version="1.0"?>
+<Runs Version="1" Minor="0">
+	<Run Id="impl_1" LaunchDir="/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/ariane.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="write_bitstream" ToStepId="write_bitstream"/>
+	<Parameters>
+		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
+		<Parameter Name="runs.enableClusterConf" Val="true" Type="bool"/>
+	</Parameters>
+</Runs>
+
diff --git a/corev_apu/fpga/ariane.runs/impl_1/.Vivado_Implementation.queue.rst b/corev_apu/fpga/ariane.runs/impl_1/.Vivado_Implementation.queue.rst
new file mode 100644
index 0000000..e69de29
diff --git a/corev_apu/fpga/ariane.runs/impl_1/.init_design.begin.rst b/corev_apu/fpga/ariane.runs/impl_1/.init_design.begin.rst
new file mode 100644
index 0000000..d95c4b0
--- /dev/null
+++ b/corev_apu/fpga/ariane.runs/impl_1/.init_design.begin.rst
@@ -0,0 +1,5 @@
+<?xml version="1.0"?>
+<ProcessHandle Version="1" Minor="0">
+    <Process Command=".planAhead." Owner="dizzy" Host="" Pid="58971">
+    </Process>
+</ProcessHandle>
diff --git a/corev_apu/fpga/ariane.runs/impl_1/.init_design.end.rst b/corev_apu/fpga/ariane.runs/impl_1/.init_design.end.rst
new file mode 100644
index 0000000..e69de29
diff --git a/corev_apu/fpga/ariane.runs/impl_1/.opt_design.begin.rst b/corev_apu/fpga/ariane.runs/impl_1/.opt_design.begin.rst
new file mode 100644
index 0000000..d95c4b0
--- /dev/null
+++ b/corev_apu/fpga/ariane.runs/impl_1/.opt_design.begin.rst
@@ -0,0 +1,5 @@
+<?xml version="1.0"?>
+<ProcessHandle Version="1" Minor="0">
+    <Process Command=".planAhead." Owner="dizzy" Host="" Pid="58971">
+    </Process>
+</ProcessHandle>
diff --git a/corev_apu/fpga/ariane.runs/impl_1/.opt_design.end.rst b/corev_apu/fpga/ariane.runs/impl_1/.opt_design.end.rst
new file mode 100644
index 0000000..e69de29
diff --git a/corev_apu/fpga/ariane.runs/impl_1/.phys_opt_design.begin.rst b/corev_apu/fpga/ariane.runs/impl_1/.phys_opt_design.begin.rst
new file mode 100644
index 0000000..d95c4b0
--- /dev/null
+++ b/corev_apu/fpga/ariane.runs/impl_1/.phys_opt_design.begin.rst
@@ -0,0 +1,5 @@
+<?xml version="1.0"?>
+<ProcessHandle Version="1" Minor="0">
+    <Process Command=".planAhead." Owner="dizzy" Host="" Pid="58971">
+    </Process>
+</ProcessHandle>
diff --git a/corev_apu/fpga/ariane.runs/impl_1/.phys_opt_design.end.rst b/corev_apu/fpga/ariane.runs/impl_1/.phys_opt_design.end.rst
new file mode 100644
index 0000000..e69de29
diff --git a/corev_apu/fpga/ariane.runs/impl_1/.place_design.begin.rst b/corev_apu/fpga/ariane.runs/impl_1/.place_design.begin.rst
new file mode 100644
index 0000000..d95c4b0
--- /dev/null
+++ b/corev_apu/fpga/ariane.runs/impl_1/.place_design.begin.rst
@@ -0,0 +1,5 @@
+<?xml version="1.0"?>
+<ProcessHandle Version="1" Minor="0">
+    <Process Command=".planAhead." Owner="dizzy" Host="" Pid="58971">
+    </Process>
+</ProcessHandle>
diff --git a/corev_apu/fpga/ariane.runs/impl_1/.place_design.end.rst b/corev_apu/fpga/ariane.runs/impl_1/.place_design.end.rst
new file mode 100644
index 0000000..e69de29
diff --git a/corev_apu/fpga/ariane.runs/impl_1/.route_design.begin.rst b/corev_apu/fpga/ariane.runs/impl_1/.route_design.begin.rst
new file mode 100644
index 0000000..d95c4b0
--- /dev/null
+++ b/corev_apu/fpga/ariane.runs/impl_1/.route_design.begin.rst
@@ -0,0 +1,5 @@
+<?xml version="1.0"?>
+<ProcessHandle Version="1" Minor="0">
+    <Process Command=".planAhead." Owner="dizzy" Host="" Pid="58971">
+    </Process>
+</ProcessHandle>
diff --git a/corev_apu/fpga/ariane.runs/impl_1/.route_design.end.rst b/corev_apu/fpga/ariane.runs/impl_1/.route_design.end.rst
new file mode 100644
index 0000000..e69de29
diff --git a/corev_apu/fpga/ariane.runs/impl_1/.vivado.begin.rst b/corev_apu/fpga/ariane.runs/impl_1/.vivado.begin.rst
new file mode 100644
index 0000000..55caffa
--- /dev/null
+++ b/corev_apu/fpga/ariane.runs/impl_1/.vivado.begin.rst
@@ -0,0 +1,10 @@
+<?xml version="1.0"?>
+<ProcessHandle Version="1" Minor="0">
+    <Process Command="vivado" Owner="dizzy" Host="" Pid="58904" HostCore="8" HostMemory="16279548">
+    </Process>
+</ProcessHandle>
+<?xml version="1.0"?>
+<ProcessHandle Version="1" Minor="0">
+    <Process Command="vivado" Owner="dizzy" Host="" Pid="63341" HostCore="8" HostMemory="16279548">
+    </Process>
+</ProcessHandle>
diff --git a/corev_apu/fpga/ariane.runs/impl_1/.vivado.end.rst b/corev_apu/fpga/ariane.runs/impl_1/.vivado.end.rst
new file mode 100644
index 0000000..e69de29
diff --git a/corev_apu/fpga/ariane.runs/impl_1/.vivado.error.rst b/corev_apu/fpga/ariane.runs/impl_1/.vivado.error.rst
new file mode 100644
index 0000000..e69de29
diff --git a/corev_apu/fpga/ariane.runs/impl_1/.write_bitstream.begin.rst b/corev_apu/fpga/ariane.runs/impl_1/.write_bitstream.begin.rst
new file mode 100644
index 0000000..52beed8
--- /dev/null
+++ b/corev_apu/fpga/ariane.runs/impl_1/.write_bitstream.begin.rst
@@ -0,0 +1,5 @@
+<?xml version="1.0"?>
+<ProcessHandle Version="1" Minor="0">
+    <Process Command=".planAhead." Owner="dizzy" Host="" Pid="63408">
+    </Process>
+</ProcessHandle>
diff --git a/corev_apu/fpga/ariane.runs/impl_1/.write_bitstream.error.rst b/corev_apu/fpga/ariane.runs/impl_1/.write_bitstream.error.rst
new file mode 100644
index 0000000..e69de29
diff --git a/corev_apu/fpga/ariane.runs/impl_1/ISEWrap.js b/corev_apu/fpga/ariane.runs/impl_1/ISEWrap.js
new file mode 100755
index 0000000..3e83de1
--- /dev/null
+++ b/corev_apu/fpga/ariane.runs/impl_1/ISEWrap.js
@@ -0,0 +1,270 @@
+//
+//  Vivado(TM)
+//  ISEWrap.js: Vivado Runs Script for WSH 5.1/5.6
+//  Copyright 1986-1999, 2001-2013,2015 Xilinx, Inc. All Rights Reserved. 
+//
+
+// GLOBAL VARIABLES
+var ISEShell = new ActiveXObject( "WScript.Shell" );
+var ISEFileSys = new ActiveXObject( "Scripting.FileSystemObject" );
+var ISERunDir = "";
+var ISELogFile = "runme.log";
+var ISELogFileStr = null;
+var ISELogEcho = true;
+var ISEOldVersionWSH = false;
+
+
+
+// BOOTSTRAP
+ISEInit();
+
+
+
+//
+// ISE FUNCTIONS
+//
+function ISEInit() {
+
+  // 1. RUN DIR setup
+  var ISEScrFP = WScript.ScriptFullName;
+  var ISEScrN = WScript.ScriptName;
+  ISERunDir = 
+    ISEScrFP.substr( 0, ISEScrFP.length - ISEScrN.length - 1 );
+
+  // 2. LOG file setup
+  ISELogFileStr = ISEOpenFile( ISELogFile );
+
+  // 3. LOG echo?
+  var ISEScriptArgs = WScript.Arguments;
+  for ( var loopi=0; loopi<ISEScriptArgs.length; loopi++ ) {
+    if ( ISEScriptArgs(loopi) == "-quiet" ) {
+      ISELogEcho = false;
+      break;
+    }
+  }
+
+  // 4. WSH version check
+  var ISEOptimalVersionWSH = 5.6;
+  var ISECurrentVersionWSH = WScript.Version;
+  if ( ISECurrentVersionWSH < ISEOptimalVersionWSH ) {
+
+    ISEStdErr( "" );
+    ISEStdErr( "Warning: ExploreAhead works best with Microsoft WSH " +
+	       ISEOptimalVersionWSH + " or higher. Downloads" );
+    ISEStdErr( "         for upgrading your Windows Scripting Host can be found here: " );
+    ISEStdErr( "             http://msdn.microsoft.com/downloads/list/webdev.asp" );
+    ISEStdErr( "" );
+
+    ISEOldVersionWSH = true;
+  }
+
+}
+
+function ISEStep( ISEProg, ISEArgs ) {
+
+  // CHECK for a STOP FILE
+  if ( ISEFileSys.FileExists(ISERunDir + "/.stop.rst") ) {
+    ISEStdErr( "" );
+    ISEStdErr( "*** Halting run - EA reset detected ***" );
+    ISEStdErr( "" );
+    WScript.Quit( 1 );
+  }
+
+  // WRITE STEP HEADER to LOG
+  ISEStdOut( "" );
+  ISEStdOut( "*** Running " + ISEProg );
+  ISEStdOut( "    with args " + ISEArgs );
+  ISEStdOut( "" );
+
+  // LAUNCH!
+  var ISEExitCode = ISEExec( ISEProg, ISEArgs );  
+  if ( ISEExitCode != 0 ) {
+    WScript.Quit( ISEExitCode );
+  }
+
+}
+
+function ISEExec( ISEProg, ISEArgs ) {
+
+  var ISEStep = ISEProg;
+  if (ISEProg == "realTimeFpga" || ISEProg == "planAhead" || ISEProg == "vivado") {
+    ISEProg += ".bat";
+  }
+
+  var ISECmdLine = ISEProg + " " + ISEArgs;
+  var ISEExitCode = 1;
+
+  if ( ISEOldVersionWSH ) { // WSH 5.1
+
+    // BEGIN file creation
+    ISETouchFile( ISEStep, "begin" );
+
+    // LAUNCH!
+    ISELogFileStr.Close();
+    ISECmdLine = 
+      "%comspec% /c " + ISECmdLine + " >> " + ISELogFile + " 2>&1";
+    ISEExitCode = ISEShell.Run( ISECmdLine, 0, true );
+    ISELogFileStr = ISEOpenFile( ISELogFile );
+
+  } else {  // WSH 5.6
+
+    // LAUNCH!
+    ISEShell.CurrentDirectory = ISERunDir;
+
+    // Redirect STDERR to STDOUT
+    ISECmdLine = "%comspec% /c " + ISECmdLine + " 2>&1";
+    var ISEProcess = ISEShell.Exec( ISECmdLine );
+    
+    // BEGIN file creation
+    var wbemFlagReturnImmediately = 0x10;
+    var wbemFlagForwardOnly = 0x20;
+    var objWMIService = GetObject ("winmgmts:{impersonationLevel=impersonate, (Systemtime)}!//./root/cimv2");
+    var processor = objWMIService.ExecQuery("SELECT * FROM Win32_Processor", "WQL",wbemFlagReturnImmediately | wbemFlagForwardOnly);
+    var computerSystem = objWMIService.ExecQuery("SELECT * FROM Win32_ComputerSystem", "WQL", wbemFlagReturnImmediately | wbemFlagForwardOnly);
+    var NOC = 0;
+    var NOLP = 0;
+    var TPM = 0;
+
+    var cpuInfos = new Enumerator(processor);
+    for(;!cpuInfos.atEnd(); cpuInfos.moveNext()) {
+        var cpuInfo = cpuInfos.item();
+        NOC += cpuInfo.NumberOfCores;
+        NOLP += cpuInfo.NumberOfLogicalProcessors;
+    }
+    var csInfos = new Enumerator(computerSystem);
+    for(;!csInfos.atEnd(); csInfos.moveNext()) {
+        var csInfo = csInfos.item();
+        TPM += csInfo.TotalPhysicalMemory;
+    }
+
+    var ISEHOSTCORE = NOLP
+    var ISEMEMTOTAL = TPM
+
+    var ISENetwork = WScript.CreateObject( "WScript.Network" );
+    var ISEHost = ISENetwork.ComputerName;
+    var ISEUser = ISENetwork.UserName;
+    var ISEPid = ISEProcess.ProcessID;
+    var ISEBeginFile = ISEOpenFile( "." + ISEStep + ".begin.rst" );
+    ISEBeginFile.WriteLine( "<?xml version=\"1.0\"?>" );
+    ISEBeginFile.WriteLine( "<ProcessHandle Version=\"1\" Minor=\"0\">" );
+    ISEBeginFile.WriteLine( "    <Process Command=\"" + ISEProg + 
+			    "\" Owner=\"" + ISEUser + 
+			    "\" Host=\"" + ISEHost + 
+			    "\" Pid=\"" + ISEPid +
+			    "\" HostCore=\"" + ISEHOSTCORE +
+			    "\" HostMemory=\"" + ISEMEMTOTAL +
+			    "\">" );
+    ISEBeginFile.WriteLine( "    </Process>" );
+    ISEBeginFile.WriteLine( "</ProcessHandle>" );
+    ISEBeginFile.Close();
+    
+    var ISEOutStr = ISEProcess.StdOut;
+    var ISEErrStr = ISEProcess.StdErr;
+    
+    // WAIT for ISEStep to finish
+    while ( ISEProcess.Status == 0 ) {
+      
+      // dump stdout then stderr - feels a little arbitrary
+      while ( !ISEOutStr.AtEndOfStream ) {
+        ISEStdOut( ISEOutStr.ReadLine() );
+      }  
+      
+      WScript.Sleep( 100 );
+    }
+
+    ISEExitCode = ISEProcess.ExitCode;
+  }
+
+  ISELogFileStr.Close();
+
+  // END/ERROR file creation
+  if ( ISEExitCode != 0 ) {    
+    ISETouchFile( ISEStep, "error" );
+    
+  } else {
+    ISETouchFile( ISEStep, "end" );
+  }
+
+  return ISEExitCode;
+}
+
+
+//
+// UTILITIES
+//
+function ISEStdOut( ISELine ) {
+
+  ISELogFileStr.WriteLine( ISELine );
+  
+  if ( ISELogEcho ) {
+    WScript.StdOut.WriteLine( ISELine );
+  }
+}
+
+function ISEStdErr( ISELine ) {
+  
+  ISELogFileStr.WriteLine( ISELine );
+
+  if ( ISELogEcho ) {
+    WScript.StdErr.WriteLine( ISELine );
+  }
+}
+
+function ISETouchFile( ISERoot, ISEStatus ) {
+
+  var ISETFile = 
+    ISEOpenFile( "." + ISERoot + "." + ISEStatus + ".rst" );
+  ISETFile.Close();
+}
+
+function ISEOpenFile( ISEFilename ) {
+
+  // This function has been updated to deal with a problem seen in CR #870871.
+  // In that case the user runs a script that runs impl_1, and then turns around
+  // and runs impl_1 -to_step write_bitstream. That second run takes place in
+  // the same directory, which means we may hit some of the same files, and in
+  // particular, we will open the runme.log file. Even though this script closes
+  // the file (now), we see cases where a subsequent attempt to open the file
+  // fails. Perhaps the OS is slow to release the lock, or the disk comes into
+  // play? In any case, we try to work around this by first waiting if the file
+  // is already there for an arbitrary 5 seconds. Then we use a try-catch block
+  // and try to open the file 10 times with a one second delay after each attempt.
+  // Again, 10 is arbitrary. But these seem to stop the hang in CR #870871.
+  // If there is an unrecognized exception when trying to open the file, we output
+  // an error message and write details to an exception.log file.
+  var ISEFullPath = ISERunDir + "/" + ISEFilename;
+  if (ISEFileSys.FileExists(ISEFullPath)) {
+    // File is already there. This could be a problem. Wait in case it is still in use.
+    WScript.Sleep(5000);
+  }
+  var i;
+  for (i = 0; i < 10; ++i) {
+    try {
+      return ISEFileSys.OpenTextFile(ISEFullPath, 8, true);
+    } catch (exception) {
+      var error_code = exception.number & 0xFFFF; // The other bits are a facility code.
+      if (error_code == 52) { // 52 is bad file name or number.
+        // Wait a second and try again.
+        WScript.Sleep(1000);
+        continue;
+      } else {
+        WScript.StdErr.WriteLine("ERROR: Exception caught trying to open file " + ISEFullPath);
+        var exceptionFilePath = ISERunDir + "/exception.log";
+        if (!ISEFileSys.FileExists(exceptionFilePath)) {
+          WScript.StdErr.WriteLine("See file " + exceptionFilePath + " for details.");
+          var exceptionFile = ISEFileSys.OpenTextFile(exceptionFilePath, 8, true);
+          exceptionFile.WriteLine("ERROR: Exception caught trying to open file " + ISEFullPath);
+          exceptionFile.WriteLine("\tException name: " + exception.name);
+          exceptionFile.WriteLine("\tException error code: " + error_code);
+          exceptionFile.WriteLine("\tException message: " + exception.message);
+          exceptionFile.Close();
+        }
+        throw exception;
+      }
+    }
+  }
+  // If we reached this point, we failed to open the file after 10 attempts.
+  // We need to error out.
+  WScript.StdErr.WriteLine("ERROR: Failed to open file " + ISEFullPath);
+  WScript.Quit(1);
+}
diff --git a/corev_apu/fpga/ariane.runs/impl_1/ISEWrap.sh b/corev_apu/fpga/ariane.runs/impl_1/ISEWrap.sh
new file mode 100755
index 0000000..f679f2e
--- /dev/null
+++ b/corev_apu/fpga/ariane.runs/impl_1/ISEWrap.sh
@@ -0,0 +1,67 @@
+#!/bin/sh
+
+#
+#  Vivado(TM)
+#  ISEWrap.sh: Vivado Runs Script for UNIX
+#  Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved. 
+#
+
+HD_LOG=$1
+shift
+
+# CHECK for a STOP FILE
+if [ -f .stop.rst ]
+then
+echo ""                                        >> $HD_LOG
+echo "*** Halting run - EA reset detected ***" >> $HD_LOG
+echo ""                                        >> $HD_LOG
+exit 1
+fi
+
+ISE_STEP=$1
+shift
+
+# WRITE STEP HEADER to LOG
+echo ""                      >> $HD_LOG
+echo "*** Running $ISE_STEP" >> $HD_LOG
+echo "    with args $@"      >> $HD_LOG
+echo ""                      >> $HD_LOG
+
+# LAUNCH!
+$ISE_STEP "$@" >> $HD_LOG 2>&1 &
+
+# BEGIN file creation
+ISE_PID=$!
+if [ X != X$HOSTNAME ]
+then
+ISE_HOST=$HOSTNAME #bash
+else
+ISE_HOST=$HOST     #csh
+fi
+ISE_USER=$USER
+
+ISE_HOSTCORE=$(awk '/^processor/{print $3}' /proc/cpuinfo | wc -l)
+ISE_MEMTOTAL=$(awk '/MemTotal/ {print $2}' /proc/meminfo)
+
+ISE_BEGINFILE=.$ISE_STEP.begin.rst
+/bin/touch $ISE_BEGINFILE
+echo "<?xml version=\"1.0\"?>"                                                                     >> $ISE_BEGINFILE
+echo "<ProcessHandle Version=\"1\" Minor=\"0\">"                                                   >> $ISE_BEGINFILE
+echo "    <Process Command=\"$ISE_STEP\" Owner=\"$ISE_USER\" Host=\"$ISE_HOST\" Pid=\"$ISE_PID\" HostCore=\"$ISE_HOSTCORE\" HostMemory=\"$ISE_MEMTOTAL\">" >> $ISE_BEGINFILE
+echo "    </Process>"                                                                              >> $ISE_BEGINFILE
+echo "</ProcessHandle>"                                                                            >> $ISE_BEGINFILE
+
+# WAIT for ISEStep to finish
+wait $ISE_PID
+
+# END/ERROR file creation
+RETVAL=$?
+if [ $RETVAL -eq 0 ]
+then
+    /bin/touch .$ISE_STEP.end.rst
+else
+    /bin/touch .$ISE_STEP.error.rst
+fi
+
+exit $RETVAL
+
diff --git a/corev_apu/fpga/ariane.runs/impl_1/alu.dcp b/corev_apu/fpga/ariane.runs/impl_1/alu.dcp
new file mode 100644
index 0000000..a226b53
Binary files /dev/null and b/corev_apu/fpga/ariane.runs/impl_1/alu.dcp differ
diff --git a/corev_apu/fpga/ariane.runs/impl_1/alu.tcl b/corev_apu/fpga/ariane.runs/impl_1/alu.tcl
new file mode 100644
index 0000000..81226c6
--- /dev/null
+++ b/corev_apu/fpga/ariane.runs/impl_1/alu.tcl
@@ -0,0 +1,89 @@
+# 
+# Report generation script generated by Vivado
+# 
+
+proc create_report { reportName command } {
+  set status "."
+  append status $reportName ".fail"
+  if { [file exists $status] } {
+    eval file delete [glob $status]
+  }
+  send_msg_id runtcl-4 info "Executing : $command"
+  set retval [eval catch { $command } msg]
+  if { $retval != 0 } {
+    set fp [open $status w]
+    close $fp
+    send_msg_id runtcl-5 warning "$msg"
+  }
+}
+proc start_step { step } {
+  set stopFile ".stop.rst"
+  if {[file isfile .stop.rst]} {
+    puts ""
+    puts "*** Halting run - EA reset detected ***"
+    puts ""
+    puts ""
+    return -code error
+  }
+  set beginFile ".$step.begin.rst"
+  set platform "$::tcl_platform(platform)"
+  set user "$::tcl_platform(user)"
+  set pid [pid]
+  set host ""
+  if { [string equal $platform unix] } {
+    if { [info exist ::env(HOSTNAME)] } {
+      set host $::env(HOSTNAME)
+    }
+  } else {
+    if { [info exist ::env(COMPUTERNAME)] } {
+      set host $::env(COMPUTERNAME)
+    }
+  }
+  set ch [open $beginFile w]
+  puts $ch "<?xml version=\"1.0\"?>"
+  puts $ch "<ProcessHandle Version=\"1\" Minor=\"0\">"
+  puts $ch "    <Process Command=\".planAhead.\" Owner=\"$user\" Host=\"$host\" Pid=\"$pid\">"
+  puts $ch "    </Process>"
+  puts $ch "</ProcessHandle>"
+  close $ch
+}
+
+proc end_step { step } {
+  set endFile ".$step.end.rst"
+  set ch [open $endFile w]
+  close $ch
+}
+
+proc step_failed { step } {
+  set endFile ".$step.error.rst"
+  set ch [open $endFile w]
+  close $ch
+}
+
+set_msg_config -id {Synth 8-256} -limit 10000
+set_msg_config -id {Synth 8-4480} -limit 1000
+set_msg_config -id {Synth 8-638} -limit 10000
+set_msg_config  -id {[Synth 8-5858]}  -new_severity {INFO} 
+
+start_step write_bitstream
+set ACTIVE_STEP write_bitstream
+set rc [catch {
+  create_msg_db write_bitstream.pb
+  set_param chipscope.maxJobs 1
+  set_param synth.incrementalSynthesisCache ./.Xil/Vivado-57950-desktop/incrSyn
+  open_checkpoint alu_routed.dcp
+  set_property webtalk.parent_dir /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/ariane.cache/wt [current_project]
+  catch { write_mem_info -force alu.mmi }
+  write_bitstream -force alu.bit 
+  catch {write_debug_probes -quiet -force alu}
+  catch {file copy -force alu.ltx debug_nets.ltx}
+  close_msg_db -file write_bitstream.pb
+} RESULT]
+if {$rc} {
+  step_failed write_bitstream
+  return -code error $RESULT
+} else {
+  end_step write_bitstream
+  unset ACTIVE_STEP 
+}
+
diff --git a/corev_apu/fpga/ariane.runs/impl_1/alu.vdi b/corev_apu/fpga/ariane.runs/impl_1/alu.vdi
new file mode 100644
index 0000000..c9968c8
--- /dev/null
+++ b/corev_apu/fpga/ariane.runs/impl_1/alu.vdi
@@ -0,0 +1,616 @@
+#-----------------------------------------------------------
+# Vivado v2019.2 (64-bit)
+# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
+# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
+# Start of session at: Mon May  6 14:58:54 2024
+# Process ID: 58971
+# Current directory: /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/ariane.runs/impl_1
+# Command line: vivado -log alu.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source alu.tcl -notrace
+# Log file: /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/ariane.runs/impl_1/alu.vdi
+# Journal file: /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/ariane.runs/impl_1/vivado.jou
+#-----------------------------------------------------------
+source alu.tcl -notrace
+Command: open_checkpoint /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/ariane.runs/impl_1/alu.dcp
+
+Starting open_checkpoint Task
+
+Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1437.316 ; gain = 0.000 ; free physical = 1882 ; free virtual = 10573
+INFO: [Device 21-403] Loading part xc7k325tffg900-2
+Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1708.422 ; gain = 0.000 ; free physical = 1647 ; free virtual = 10337
+INFO: [Netlist 29-17] Analyzing 80 Unisim elements for replacement
+INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
+WARNING: [Netlist 29-101] Netlist 'alu' is not ideal for floorplanning, since the cellview 'alu' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
+INFO: [Project 1-479] Netlist was created with Vivado 2019.2
+INFO: [Project 1-570] Preparing netlist for logic optimization
+INFO: [Timing 38-478] Restoring timing data from binary archive.
+INFO: [Timing 38-479] Binary timing data restore complete.
+INFO: [Project 1-856] Restoring constraints from binary archive.
+INFO: [Project 1-853] Binary constraint restore complete.
+Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2223.891 ; gain = 0.000 ; free physical = 1066 ; free virtual = 9756
+INFO: [Project 1-111] Unisim Transformation Summary:
+No Unisim elements were transformed.
+
+INFO: [Project 1-604] Checkpoint was created with Vivado v2019.2 (64-bit) build 2708876
+open_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:29 . Memory (MB): peak = 2223.891 ; gain = 786.574 ; free physical = 1066 ; free virtual = 9756
+Command: opt_design
+Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
+INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
+INFO: [Common 17-1540] The version limit for your license is '2020.02' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
+Running DRC as a precondition to command opt_design
+
+Starting DRC Task
+INFO: [DRC 23-27] Running DRC with 8 threads
+INFO: [Project 1-461] DRC finished with 0 Errors
+INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
+
+Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2338.551 ; gain = 100.719 ; free physical = 1061 ; free virtual = 9751
+
+Starting Cache Timing Information Task
+INFO: [Timing 38-35] Done setting XDC timing constraints.
+Ending Cache Timing Information Task | Checksum: 1cb256ff1
+
+Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2412.363 ; gain = 73.812 ; free physical = 1058 ; free virtual = 9748
+
+Starting Logic Optimization Task
+
+Phase 1 Retarget
+INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
+INFO: [Opt 31-49] Retargeted 0 cell(s).
+Phase 1 Retarget | Checksum: e0a55622
+
+Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2611.391 ; gain = 56.027 ; free physical = 886 ; free virtual = 9576
+INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 1 cells
+
+Phase 2 Constant propagation
+INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
+Phase 2 Constant propagation | Checksum: 25d1ca42
+
+Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2611.391 ; gain = 56.027 ; free physical = 886 ; free virtual = 9576
+INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells
+
+Phase 3 Sweep
+Phase 3 Sweep | Checksum: 2bd926e6
+
+Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2611.391 ; gain = 56.027 ; free physical = 886 ; free virtual = 9576
+INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells
+
+Phase 4 BUFG optimization
+INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
+INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
+INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
+Phase 4 BUFG optimization | Checksum: 2bd926e6
+
+Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.45 . Memory (MB): peak = 2611.391 ; gain = 56.027 ; free physical = 887 ; free virtual = 9577
+INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.
+
+Phase 5 Shift Register Optimization
+INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
+Phase 5 Shift Register Optimization | Checksum: 2bd926e6
+
+Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2611.391 ; gain = 56.027 ; free physical = 875 ; free virtual = 9565
+INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells
+
+Phase 6 Post Processing Netlist
+Phase 6 Post Processing Netlist | Checksum: 2bd926e6
+
+Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.50 . Memory (MB): peak = 2611.391 ; gain = 56.027 ; free physical = 873 ; free virtual = 9563
+INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
+Opt_design Change Summary
+=========================
+
+
+-------------------------------------------------------------------------------------------------------------------------
+|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
+-------------------------------------------------------------------------------------------------------------------------
+|  Retarget                     |               0  |               1  |                                              0  |
+|  Constant propagation         |               0  |               0  |                                              0  |
+|  Sweep                        |               0  |               0  |                                              0  |
+|  BUFG optimization            |               0  |               0  |                                              0  |
+|  Shift Register Optimization  |               0  |               0  |                                              0  |
+|  Post Processing Netlist      |               0  |               0  |                                              0  |
+-------------------------------------------------------------------------------------------------------------------------
+
+
+
+Starting Connectivity Check Task
+
+Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2611.391 ; gain = 0.000 ; free physical = 877 ; free virtual = 9567
+Ending Logic Optimization Task | Checksum: dfad8ea9
+
+Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.55 . Memory (MB): peak = 2611.391 ; gain = 56.027 ; free physical = 877 ; free virtual = 9567
+
+Starting Power Optimization Task
+INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
+Ending Power Optimization Task | Checksum: dfad8ea9
+
+Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2611.391 ; gain = 0.000 ; free physical = 877 ; free virtual = 9567
+
+Starting Final Cleanup Task
+Ending Final Cleanup Task | Checksum: dfad8ea9
+
+Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2611.391 ; gain = 0.000 ; free physical = 877 ; free virtual = 9567
+
+Starting Netlist Obfuscation Task
+Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2611.391 ; gain = 0.000 ; free physical = 877 ; free virtual = 9567
+Ending Netlist Obfuscation Task | Checksum: dfad8ea9
+
+Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2611.391 ; gain = 0.000 ; free physical = 877 ; free virtual = 9567
+INFO: [Common 17-83] Releasing license: Implementation
+32 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
+opt_design completed successfully
+Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2611.391 ; gain = 0.000 ; free physical = 877 ; free virtual = 9567
+INFO: [Timing 38-480] Writing timing data to binary archive.
+INFO: [Common 17-1381] The checkpoint '/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/ariane.runs/impl_1/alu_opt.dcp' has been generated.
+INFO: [runtcl-4] Executing : report_drc -file alu_drc_opted.rpt -pb alu_drc_opted.pb -rpx alu_drc_opted.rpx
+Command: report_drc -file alu_drc_opted.rpt -pb alu_drc_opted.pb -rpx alu_drc_opted.rpx
+INFO: [IP_Flow 19-234] Refreshing IP repositories
+INFO: [IP_Flow 19-1704] No user IP repositories specified
+INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.2/data/ip'.
+INFO: [DRC 23-27] Running DRC with 8 threads
+INFO: [Coretcl 2-168] The results of DRC are in file /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/ariane.runs/impl_1/alu_drc_opted.rpt.
+report_drc completed successfully
+Command: place_design -directive RuntimeOptimized
+Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
+INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
+INFO: [Common 17-1540] The version limit for your license is '2020.02' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
+INFO: [DRC 23-27] Running DRC with 8 threads
+INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
+INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
+Running DRC as a precondition to command place_design
+INFO: [DRC 23-27] Running DRC with 8 threads
+INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
+INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
+
+Starting Placer Task
+INFO: [Place 46-5] The placer was invoked with the 'RuntimeOptimized' directive.
+INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs
+
+Phase 1 Placer Initialization
+
+Phase 1.1 Placer Initialization Netlist Sorting
+Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2695.234 ; gain = 0.000 ; free physical = 879 ; free virtual = 9570
+Phase 1.1 Placer Initialization Netlist Sorting | Checksum: c87c10c3
+
+Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2695.234 ; gain = 0.000 ; free physical = 879 ; free virtual = 9570
+Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2695.234 ; gain = 0.000 ; free physical = 879 ; free virtual = 9570
+
+Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
+INFO: [Timing 38-35] Done setting XDC timing constraints.
+Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 191be5cc7
+
+Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2695.234 ; gain = 0.000 ; free physical = 765 ; free virtual = 9483
+
+Phase 1.3 Build Placer Netlist Model
+Phase 1.3 Build Placer Netlist Model | Checksum: 222ff9c54
+
+Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2702.262 ; gain = 7.027 ; free physical = 782 ; free virtual = 9501
+
+Phase 1.4 Constrain Clocks/Macros
+Phase 1.4 Constrain Clocks/Macros | Checksum: 222ff9c54
+
+Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2702.262 ; gain = 7.027 ; free physical = 782 ; free virtual = 9501
+Phase 1 Placer Initialization | Checksum: 222ff9c54
+
+Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2702.262 ; gain = 7.027 ; free physical = 782 ; free virtual = 9501
+
+Phase 2 Global Placement
+
+Phase 2.1 Floorplanning
+Phase 2.1 Floorplanning | Checksum: 222ff9c54
+
+Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2702.262 ; gain = 7.027 ; free physical = 782 ; free virtual = 9501
+
+Phase 2.2 Global Placement Core
+Phase 2.2 Global Placement Core | Checksum: 20cc4fdab
+
+Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2702.262 ; gain = 7.027 ; free physical = 776 ; free virtual = 9495
+Phase 2 Global Placement | Checksum: 20cc4fdab
+
+Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2702.262 ; gain = 7.027 ; free physical = 776 ; free virtual = 9495
+
+Phase 3 Detail Placement
+
+Phase 3.1 Commit Multi Column Macros
+Phase 3.1 Commit Multi Column Macros | Checksum: 20cc4fdab
+
+Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2702.262 ; gain = 7.027 ; free physical = 776 ; free virtual = 9495
+
+Phase 3.2 Commit Most Macros & LUTRAMs
+Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1ad75a775
+
+Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2702.262 ; gain = 7.027 ; free physical = 776 ; free virtual = 9494
+
+Phase 3.3 Area Swap Optimization
+Phase 3.3 Area Swap Optimization | Checksum: 1b0809895
+
+Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2702.262 ; gain = 7.027 ; free physical = 776 ; free virtual = 9494
+
+Phase 3.4 Pipeline Register Optimization
+Phase 3.4 Pipeline Register Optimization | Checksum: 1b0809895
+
+Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2702.262 ; gain = 7.027 ; free physical = 776 ; free virtual = 9494
+
+Phase 3.5 Small Shape Detail Placement
+Phase 3.5 Small Shape Detail Placement | Checksum: 1984c1ed5
+
+Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2702.262 ; gain = 7.027 ; free physical = 795 ; free virtual = 9508
+
+Phase 3.6 Re-assign LUT pins
+Phase 3.6 Re-assign LUT pins | Checksum: 19ea9ba6e
+
+Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2702.262 ; gain = 7.027 ; free physical = 800 ; free virtual = 9512
+
+Phase 3.7 Pipeline Register Optimization
+Phase 3.7 Pipeline Register Optimization | Checksum: 19ea9ba6e
+
+Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2702.262 ; gain = 7.027 ; free physical = 800 ; free virtual = 9512
+Phase 3 Detail Placement | Checksum: 19ea9ba6e
+
+Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2702.262 ; gain = 7.027 ; free physical = 800 ; free virtual = 9512
+
+Phase 4 Post Placement Optimization and Clean-Up
+
+Phase 4.1 Post Commit Optimization
+Phase 4.1 Post Commit Optimization | Checksum: 19ea9ba6e
+
+Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2702.262 ; gain = 7.027 ; free physical = 800 ; free virtual = 9513
+
+Phase 4.2 Post Placement Cleanup
+Phase 4.2 Post Placement Cleanup | Checksum: 19ea9ba6e
+
+Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2702.262 ; gain = 7.027 ; free physical = 804 ; free virtual = 9516
+
+Phase 4.3 Placer Reporting
+Phase 4.3 Placer Reporting | Checksum: 19ea9ba6e
+
+Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2702.262 ; gain = 7.027 ; free physical = 804 ; free virtual = 9516
+
+Phase 4.4 Final Placement Cleanup
+Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2702.262 ; gain = 0.000 ; free physical = 804 ; free virtual = 9516
+Phase 4.4 Final Placement Cleanup | Checksum: 19ea9ba6e
+
+Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2702.262 ; gain = 7.027 ; free physical = 804 ; free virtual = 9516
+Phase 4 Post Placement Optimization and Clean-Up | Checksum: 19ea9ba6e
+
+Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2702.262 ; gain = 7.027 ; free physical = 804 ; free virtual = 9516
+Ending Placer Task | Checksum: 130a1ec30
+
+Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2702.262 ; gain = 7.027 ; free physical = 804 ; free virtual = 9516
+INFO: [Common 17-83] Releasing license: Implementation
+52 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
+place_design completed successfully
+place_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2702.262 ; gain = 7.027 ; free physical = 851 ; free virtual = 9563
+Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2702.262 ; gain = 0.000 ; free physical = 851 ; free virtual = 9563
+INFO: [Timing 38-480] Writing timing data to binary archive.
+Writing placer database...
+Writing XDEF routing.
+Writing XDEF routing logical nets.
+Writing XDEF routing special nets.
+Write XDEF Complete: Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2702.262 ; gain = 0.000 ; free physical = 845 ; free virtual = 9562
+INFO: [Common 17-1381] The checkpoint '/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/ariane.runs/impl_1/alu_placed.dcp' has been generated.
+INFO: [runtcl-4] Executing : report_io -file alu_io_placed.rpt
+report_io: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2702.262 ; gain = 0.000 ; free physical = 825 ; free virtual = 9539
+INFO: [runtcl-4] Executing : report_utilization -file alu_utilization_placed.rpt -pb alu_utilization_placed.pb
+INFO: [runtcl-4] Executing : report_control_sets -verbose -file alu_control_sets_placed.rpt
+report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2702.262 ; gain = 0.000 ; free physical = 828 ; free virtual = 9542
+Command: phys_opt_design
+Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
+INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
+INFO: [Common 17-1540] The version limit for your license is '2020.02' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
+INFO: [Timing 38-35] Done setting XDC timing constraints.
+Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2706.059 ; gain = 0.000 ; free physical = 828 ; free virtual = 9542
+
+Starting Physical Synthesis Task
+
+Phase 1 Physical Synthesis Initialization
+INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
+INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.000 | TNS=0.000 |
+Phase 1 Physical Synthesis Initialization | Checksum: 10b26db38
+
+Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2706.059 ; gain = 0.000 ; free physical = 833 ; free virtual = 9547
+INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.000 | TNS=0.000 |
+
+Phase 2 DSP Register Optimization
+INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
+INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
+Phase 2 DSP Register Optimization | Checksum: 10b26db38
+
+Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2706.059 ; gain = 0.000 ; free physical = 833 ; free virtual = 9547
+
+Phase 3 Critical Path Optimization
+INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.000 | TNS=0.000 |
+INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.000 | TNS=0.000 |
+Phase 3 Critical Path Optimization | Checksum: 10b26db38
+
+Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2706.059 ; gain = 0.000 ; free physical = 833 ; free virtual = 9547
+Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2706.059 ; gain = 0.000 ; free physical = 833 ; free virtual = 9547
+INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=0.000 | TNS=0.000 |
+
+Summary of Physical Synthesis Optimizations
+============================================
+
+
+-------------------------------------------------------------------------------------------------------------------------------------------------------------
+|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------
+|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
+|  Critical Path  |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
+|  Total          |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------
+
+
+Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2706.059 ; gain = 0.000 ; free physical = 833 ; free virtual = 9547
+Ending Physical Synthesis Task | Checksum: 10b26db38
+
+Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2706.059 ; gain = 0.000 ; free physical = 833 ; free virtual = 9547
+INFO: [Common 17-83] Releasing license: Implementation
+69 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
+phys_opt_design completed successfully
+Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2706.059 ; gain = 0.000 ; free physical = 837 ; free virtual = 9551
+INFO: [Timing 38-480] Writing timing data to binary archive.
+Writing placer database...
+Writing XDEF routing.
+Writing XDEF routing logical nets.
+Writing XDEF routing special nets.
+Write XDEF Complete: Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2709.027 ; gain = 2.969 ; free physical = 835 ; free virtual = 9552
+INFO: [Common 17-1381] The checkpoint '/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/ariane.runs/impl_1/alu_physopt.dcp' has been generated.
+Command: route_design -directive RuntimeOptimized
+Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
+INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
+INFO: [Common 17-1540] The version limit for your license is '2020.02' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
+Running DRC as a precondition to command route_design
+INFO: [DRC 23-27] Running DRC with 8 threads
+INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
+INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
+
+
+Starting Routing Task
+INFO: [Route 35-270] Using Router directive 'RuntimeOptimized'.
+INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
+Checksum: PlaceDB: 6825db6d ConstDB: 0 ShapeSum: 3cc1aa92 RouteDB: 0
+
+Phase 1 Build RT Design
+Phase 1 Build RT Design | Checksum: a173ca0e
+
+Time (s): cpu = 00:00:35 ; elapsed = 00:00:23 . Memory (MB): peak = 2995.383 ; gain = 167.059 ; free physical = 589 ; free virtual = 9304
+Post Restoration Checksum: NetGraph: 1dd82fae NumContArr: 839b9a60 Constraints: 0 Timing: 0
+
+Phase 2 Router Initialization
+
+Phase 2.1 Create Timer
+Phase 2.1 Create Timer | Checksum: a173ca0e
+
+Time (s): cpu = 00:00:35 ; elapsed = 00:00:23 . Memory (MB): peak = 2995.383 ; gain = 167.059 ; free physical = 554 ; free virtual = 9269
+
+Phase 2.2 Fix Topology Constraints
+Phase 2.2 Fix Topology Constraints | Checksum: a173ca0e
+
+Time (s): cpu = 00:00:35 ; elapsed = 00:00:23 . Memory (MB): peak = 3024.379 ; gain = 196.055 ; free physical = 503 ; free virtual = 9218
+
+Phase 2.3 Pre Route Cleanup
+Phase 2.3 Pre Route Cleanup | Checksum: a173ca0e
+
+Time (s): cpu = 00:00:35 ; elapsed = 00:00:23 . Memory (MB): peak = 3024.379 ; gain = 196.055 ; free physical = 503 ; free virtual = 9217
+ Number of Nodes with overlaps = 0
+
+Phase 2.4 Update Timing
+Phase 2.4 Update Timing | Checksum: 10b8d8129
+
+Time (s): cpu = 00:00:36 ; elapsed = 00:00:24 . Memory (MB): peak = 3043.262 ; gain = 214.938 ; free physical = 486 ; free virtual = 9201
+Phase 2 Router Initialization | Checksum: 10b8d8129
+
+Time (s): cpu = 00:00:36 ; elapsed = 00:00:24 . Memory (MB): peak = 3043.262 ; gain = 214.938 ; free physical = 482 ; free virtual = 9197
+
+Router Utilization Summary
+  Global Vertical Routing Utilization    = 0 %
+  Global Horizontal Routing Utilization  = 0 %
+  Routable Net Status*
+  *Does not include unroutable nets such as driverless and loadless.
+  Run report_route_status for detailed report.
+  Number of Failed Nets               = 3242
+    (Failed Nets is the sum of unrouted and partially routed nets)
+  Number of Unrouted Nets             = 3242
+  Number of Partially Routed Nets     = 0
+  Number of Node Overlaps             = 0
+
+
+Phase 3 Initial Routing
+Phase 3 Initial Routing | Checksum: d37dd009
+
+Time (s): cpu = 00:00:38 ; elapsed = 00:00:25 . Memory (MB): peak = 3049.227 ; gain = 220.902 ; free physical = 447 ; free virtual = 9161
+
+Phase 4 Rip-up And Reroute
+
+Phase 4.1 Global Iteration 0
+ Number of Nodes with overlaps = 521
+ Number of Nodes with overlaps = 1
+ Number of Nodes with overlaps = 0
+Phase 4.1 Global Iteration 0 | Checksum: 8f8cfc02
+
+Time (s): cpu = 00:00:41 ; elapsed = 00:00:26 . Memory (MB): peak = 3049.227 ; gain = 220.902 ; free physical = 444 ; free virtual = 9159
+Phase 4 Rip-up And Reroute | Checksum: 8f8cfc02
+
+Time (s): cpu = 00:00:41 ; elapsed = 00:00:26 . Memory (MB): peak = 3049.227 ; gain = 220.902 ; free physical = 444 ; free virtual = 9159
+
+Phase 5 Delay and Skew Optimization
+
+Phase 5.1 Delay CleanUp
+Phase 5.1 Delay CleanUp | Checksum: 8f8cfc02
+
+Time (s): cpu = 00:00:41 ; elapsed = 00:00:26 . Memory (MB): peak = 3049.227 ; gain = 220.902 ; free physical = 444 ; free virtual = 9159
+
+Phase 5.2 Clock Skew Optimization
+Phase 5.2 Clock Skew Optimization | Checksum: 8f8cfc02
+
+Time (s): cpu = 00:00:41 ; elapsed = 00:00:26 . Memory (MB): peak = 3049.227 ; gain = 220.902 ; free physical = 444 ; free virtual = 9159
+Phase 5 Delay and Skew Optimization | Checksum: 8f8cfc02
+
+Time (s): cpu = 00:00:41 ; elapsed = 00:00:26 . Memory (MB): peak = 3049.227 ; gain = 220.902 ; free physical = 444 ; free virtual = 9159
+
+Phase 6 Post Hold Fix
+
+Phase 6.1 Hold Fix Iter
+
+Phase 6.1.1 Update Timing
+Phase 6.1.1 Update Timing | Checksum: 8f8cfc02
+
+Time (s): cpu = 00:00:41 ; elapsed = 00:00:26 . Memory (MB): peak = 3049.227 ; gain = 220.902 ; free physical = 443 ; free virtual = 9158
+Phase 6.1 Hold Fix Iter | Checksum: 8f8cfc02
+
+Time (s): cpu = 00:00:41 ; elapsed = 00:00:26 . Memory (MB): peak = 3049.227 ; gain = 220.902 ; free physical = 443 ; free virtual = 9158
+Phase 6 Post Hold Fix | Checksum: 8f8cfc02
+
+Time (s): cpu = 00:00:41 ; elapsed = 00:00:26 . Memory (MB): peak = 3049.227 ; gain = 220.902 ; free physical = 443 ; free virtual = 9158
+
+Phase 7 Route finalize
+
+Router Utilization Summary
+  Global Vertical Routing Utilization    = 0.4454 %
+  Global Horizontal Routing Utilization  = 0.313455 %
+  Routable Net Status*
+  *Does not include unroutable nets such as driverless and loadless.
+  Run report_route_status for detailed report.
+  Number of Failed Nets               = 0
+    (Failed Nets is the sum of unrouted and partially routed nets)
+  Number of Unrouted Nets             = 0
+  Number of Partially Routed Nets     = 0
+  Number of Node Overlaps             = 0
+
+Phase 7 Route finalize | Checksum: 8f8cfc02
+
+Time (s): cpu = 00:00:41 ; elapsed = 00:00:26 . Memory (MB): peak = 3049.227 ; gain = 220.902 ; free physical = 443 ; free virtual = 9158
+
+Phase 8 Verifying routed nets
+
+ Verification completed successfully
+Phase 8 Verifying routed nets | Checksum: 8f8cfc02
+
+Time (s): cpu = 00:00:41 ; elapsed = 00:00:26 . Memory (MB): peak = 3049.227 ; gain = 220.902 ; free physical = 443 ; free virtual = 9158
+
+Phase 9 Depositing Routes
+Phase 9 Depositing Routes | Checksum: 10a3da2ef
+
+Time (s): cpu = 00:00:41 ; elapsed = 00:00:27 . Memory (MB): peak = 3049.227 ; gain = 220.902 ; free physical = 443 ; free virtual = 9157
+
+Phase 10 Post Router Timing
+Phase 10 Post Router Timing | Checksum: 10a3da2ef
+
+Time (s): cpu = 00:00:41 ; elapsed = 00:00:27 . Memory (MB): peak = 3049.227 ; gain = 220.902 ; free physical = 443 ; free virtual = 9157
+INFO: [Route 35-16] Router Completed Successfully
+
+Time (s): cpu = 00:00:41 ; elapsed = 00:00:27 . Memory (MB): peak = 3049.227 ; gain = 220.902 ; free physical = 488 ; free virtual = 9202
+
+Routing Is Done.
+INFO: [Common 17-83] Releasing license: Implementation
+80 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
+route_design completed successfully
+route_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:28 . Memory (MB): peak = 3049.227 ; gain = 340.199 ; free physical = 488 ; free virtual = 9202
+Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3049.227 ; gain = 0.000 ; free physical = 488 ; free virtual = 9202
+INFO: [Timing 38-480] Writing timing data to binary archive.
+Writing placer database...
+Writing XDEF routing.
+Writing XDEF routing logical nets.
+Writing XDEF routing special nets.
+Write XDEF Complete: Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.19 . Memory (MB): peak = 3049.227 ; gain = 0.000 ; free physical = 483 ; free virtual = 9203
+INFO: [Common 17-1381] The checkpoint '/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/ariane.runs/impl_1/alu_routed.dcp' has been generated.
+INFO: [runtcl-4] Executing : report_drc -file alu_drc_routed.rpt -pb alu_drc_routed.pb -rpx alu_drc_routed.rpx
+Command: report_drc -file alu_drc_routed.rpt -pb alu_drc_routed.pb -rpx alu_drc_routed.rpx
+INFO: [IP_Flow 19-1839] IP Catalog is up to date.
+INFO: [DRC 23-27] Running DRC with 8 threads
+INFO: [Coretcl 2-168] The results of DRC are in file /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/ariane.runs/impl_1/alu_drc_routed.rpt.
+report_drc completed successfully
+INFO: [runtcl-4] Executing : report_methodology -file alu_methodology_drc_routed.rpt -pb alu_methodology_drc_routed.pb -rpx alu_methodology_drc_routed.rpx
+Command: report_methodology -file alu_methodology_drc_routed.rpt -pb alu_methodology_drc_routed.pb -rpx alu_methodology_drc_routed.rpx
+INFO: [Timing 38-35] Done setting XDC timing constraints.
+INFO: [DRC 23-133] Running Methodology with 8 threads
+INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/ariane.runs/impl_1/alu_methodology_drc_routed.rpt.
+report_methodology completed successfully
+INFO: [runtcl-4] Executing : report_power -file alu_power_routed.rpt -pb alu_power_summary_routed.pb -rpx alu_power_routed.rpx
+Command: report_power -file alu_power_routed.rpt -pb alu_power_summary_routed.pb -rpx alu_power_routed.rpx
+INFO: [Timing 38-35] Done setting XDC timing constraints.
+Running Vector-less Activity Propagation...
+
+Finished Running Vector-less Activity Propagation
+92 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
+report_power completed successfully
+INFO: [runtcl-4] Executing : report_route_status -file alu_route_status.rpt -pb alu_route_status.pb
+INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file alu_timing_summary_routed.rpt -pb alu_timing_summary_routed.pb -rpx alu_timing_summary_routed.rpx -warn_on_violation 
+INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
+INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
+INFO: [runtcl-4] Executing : report_incremental_reuse -file alu_incremental_reuse_routed.rpt
+INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
+INFO: [runtcl-4] Executing : report_clock_utilization -file alu_clock_utilization_routed.rpt
+INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file alu_bus_skew_routed.rpt -pb alu_bus_skew_routed.pb -rpx alu_bus_skew_routed.rpx
+INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
+INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
+INFO: [Common 17-206] Exiting Vivado at Mon May  6 15:00:24 2024...
+#-----------------------------------------------------------
+# Vivado v2019.2 (64-bit)
+# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
+# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
+# Start of session at: Mon May  6 15:00:37 2024
+# Process ID: 63408
+# Current directory: /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/ariane.runs/impl_1
+# Command line: vivado -log alu.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source alu.tcl -notrace
+# Log file: /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/ariane.runs/impl_1/alu.vdi
+# Journal file: /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/ariane.runs/impl_1/vivado.jou
+#-----------------------------------------------------------
+source alu.tcl -notrace
+Command: open_checkpoint alu_routed.dcp
+
+Starting open_checkpoint Task
+
+Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.15 . Memory (MB): peak = 1435.312 ; gain = 0.000 ; free physical = 1958 ; free virtual = 10684
+INFO: [Device 21-403] Loading part xc7k325tffg900-2
+Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1708.418 ; gain = 0.000 ; free physical = 1686 ; free virtual = 10411
+INFO: [Netlist 29-17] Analyzing 80 Unisim elements for replacement
+INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
+WARNING: [Netlist 29-101] Netlist 'alu' is not ideal for floorplanning, since the cellview 'alu' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
+INFO: [Project 1-479] Netlist was created with Vivado 2019.2
+INFO: [Project 1-570] Preparing netlist for logic optimization
+INFO: [Timing 38-478] Restoring timing data from binary archive.
+INFO: [Timing 38-479] Binary timing data restore complete.
+INFO: [Project 1-856] Restoring constraints from binary archive.
+INFO: [Project 1-853] Binary constraint restore complete.
+Reading XDEF placement.
+Reading placer database...
+Reading XDEF routing.
+Read XDEF File: Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2392.785 ; gain = 6.938 ; free physical = 986 ; free virtual = 9742
+Restored from archive | CPU: 0.370000 secs | Memory: 5.024368 MB |
+Finished XDEF File Restore: Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2392.785 ; gain = 6.938 ; free physical = 986 ; free virtual = 9742
+Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2392.785 ; gain = 0.000 ; free physical = 986 ; free virtual = 9743
+INFO: [Project 1-111] Unisim Transformation Summary:
+No Unisim elements were transformed.
+
+INFO: [Project 1-604] Checkpoint was created with Vivado v2019.2 (64-bit) build 2708876
+open_checkpoint: Time (s): cpu = 00:00:16 ; elapsed = 00:00:31 . Memory (MB): peak = 2392.785 ; gain = 957.473 ; free physical = 986 ; free virtual = 9743
+Command: write_bitstream -force alu.bit
+Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
+INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
+INFO: [Common 17-1540] The version limit for your license is '2020.02' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
+Running DRC as a precondition to command write_bitstream
+INFO: [IP_Flow 19-234] Refreshing IP repositories
+INFO: [IP_Flow 19-1704] No user IP repositories specified
+INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.2/data/ip'.
+INFO: [DRC 23-27] Running DRC with 8 threads
+ERROR: [DRC NSTD-1] Unspecified I/O Standard: 209 out of 209 logical ports use I/O standard (IOSTANDARD) value 'DEFAULT', instead of a user assigned specific value. This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all I/O standards. This design will fail to generate a bitstream unless all logical ports have a user specified I/O standard value defined. To allow bitstream creation with unspecified I/O standard values (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks NSTD-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. Problem ports: fu_data_i[imm][7], fu_data_i[imm][6], fu_data_i[imm][5], fu_data_i[imm][4], fu_data_i[imm][3], fu_data_i[imm][2], fu_data_i[imm][1], fu_data_i[imm][0], fu_data_i[operand_a][63:0], fu_data_i[operand_b][63:0], fu_data_i[operator][7:0], result_o[63:0], and alu_branch_res_o.
+ERROR: [DRC UCIO-1] Unconstrained Logical Port: 209 out of 209 logical ports have no user assigned specific location constraint (LOC). This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all pin locations. This design will fail to generate a bitstream unless all logical ports have a user specified site LOC constraint defined.  To allow bitstream creation with unspecified pin locations (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks UCIO-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run.  Problem ports: fu_data_i[imm][7], fu_data_i[imm][6], fu_data_i[imm][5], fu_data_i[imm][4], fu_data_i[imm][3], fu_data_i[imm][2], fu_data_i[imm][1], fu_data_i[imm][0], fu_data_i[operand_a][63:0], fu_data_i[operand_b][63:0], fu_data_i[operator][7:0], result_o[63:0], and alu_branch_res_o.
+WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:
+
+ set_property CFGBVS value1 [current_design]
+ #where value1 is either VCCO or GND
+
+ set_property CONFIG_VOLTAGE value2 [current_design]
+ #where value2 is the voltage provided to configuration bank 0
+
+Refer to the device configuration user guide for more information.
+INFO: [Vivado 12-3199] DRC finished with 2 Errors, 1 Warnings
+INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
+ERROR: [Vivado 12-1345] Error(s) found during DRC. Bitgen not run.
+INFO: [Common 17-83] Releasing license: Implementation
+20 Infos, 2 Warnings, 0 Critical Warnings and 3 Errors encountered.
+write_bitstream failed
+write_bitstream: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 2644.129 ; gain = 251.344 ; free physical = 929 ; free virtual = 9688
+ERROR: [Common 17-39] 'write_bitstream' failed due to earlier errors.
+
+INFO: [Common 17-206] Exiting Vivado at Mon May  6 15:01:30 2024...
diff --git a/corev_apu/fpga/ariane.runs/impl_1/alu_58971.backup.vdi b/corev_apu/fpga/ariane.runs/impl_1/alu_58971.backup.vdi
new file mode 100644
index 0000000..488a891
--- /dev/null
+++ b/corev_apu/fpga/ariane.runs/impl_1/alu_58971.backup.vdi
@@ -0,0 +1,546 @@
+#-----------------------------------------------------------
+# Vivado v2019.2 (64-bit)
+# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
+# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
+# Start of session at: Mon May  6 14:58:54 2024
+# Process ID: 58971
+# Current directory: /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/ariane.runs/impl_1
+# Command line: vivado -log alu.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source alu.tcl -notrace
+# Log file: /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/ariane.runs/impl_1/alu.vdi
+# Journal file: /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/ariane.runs/impl_1/vivado.jou
+#-----------------------------------------------------------
+source alu.tcl -notrace
+Command: open_checkpoint /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/ariane.runs/impl_1/alu.dcp
+
+Starting open_checkpoint Task
+
+Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1437.316 ; gain = 0.000 ; free physical = 1882 ; free virtual = 10573
+INFO: [Device 21-403] Loading part xc7k325tffg900-2
+Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1708.422 ; gain = 0.000 ; free physical = 1647 ; free virtual = 10337
+INFO: [Netlist 29-17] Analyzing 80 Unisim elements for replacement
+INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
+WARNING: [Netlist 29-101] Netlist 'alu' is not ideal for floorplanning, since the cellview 'alu' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
+INFO: [Project 1-479] Netlist was created with Vivado 2019.2
+INFO: [Project 1-570] Preparing netlist for logic optimization
+INFO: [Timing 38-478] Restoring timing data from binary archive.
+INFO: [Timing 38-479] Binary timing data restore complete.
+INFO: [Project 1-856] Restoring constraints from binary archive.
+INFO: [Project 1-853] Binary constraint restore complete.
+Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2223.891 ; gain = 0.000 ; free physical = 1066 ; free virtual = 9756
+INFO: [Project 1-111] Unisim Transformation Summary:
+No Unisim elements were transformed.
+
+INFO: [Project 1-604] Checkpoint was created with Vivado v2019.2 (64-bit) build 2708876
+open_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:29 . Memory (MB): peak = 2223.891 ; gain = 786.574 ; free physical = 1066 ; free virtual = 9756
+Command: opt_design
+Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
+INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
+INFO: [Common 17-1540] The version limit for your license is '2020.02' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
+Running DRC as a precondition to command opt_design
+
+Starting DRC Task
+INFO: [DRC 23-27] Running DRC with 8 threads
+INFO: [Project 1-461] DRC finished with 0 Errors
+INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
+
+Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2338.551 ; gain = 100.719 ; free physical = 1061 ; free virtual = 9751
+
+Starting Cache Timing Information Task
+INFO: [Timing 38-35] Done setting XDC timing constraints.
+Ending Cache Timing Information Task | Checksum: 1cb256ff1
+
+Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2412.363 ; gain = 73.812 ; free physical = 1058 ; free virtual = 9748
+
+Starting Logic Optimization Task
+
+Phase 1 Retarget
+INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
+INFO: [Opt 31-49] Retargeted 0 cell(s).
+Phase 1 Retarget | Checksum: e0a55622
+
+Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2611.391 ; gain = 56.027 ; free physical = 886 ; free virtual = 9576
+INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 1 cells
+
+Phase 2 Constant propagation
+INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
+Phase 2 Constant propagation | Checksum: 25d1ca42
+
+Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2611.391 ; gain = 56.027 ; free physical = 886 ; free virtual = 9576
+INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells
+
+Phase 3 Sweep
+Phase 3 Sweep | Checksum: 2bd926e6
+
+Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2611.391 ; gain = 56.027 ; free physical = 886 ; free virtual = 9576
+INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells
+
+Phase 4 BUFG optimization
+INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
+INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
+INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
+Phase 4 BUFG optimization | Checksum: 2bd926e6
+
+Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.45 . Memory (MB): peak = 2611.391 ; gain = 56.027 ; free physical = 887 ; free virtual = 9577
+INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.
+
+Phase 5 Shift Register Optimization
+INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
+Phase 5 Shift Register Optimization | Checksum: 2bd926e6
+
+Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2611.391 ; gain = 56.027 ; free physical = 875 ; free virtual = 9565
+INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells
+
+Phase 6 Post Processing Netlist
+Phase 6 Post Processing Netlist | Checksum: 2bd926e6
+
+Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.50 . Memory (MB): peak = 2611.391 ; gain = 56.027 ; free physical = 873 ; free virtual = 9563
+INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
+Opt_design Change Summary
+=========================
+
+
+-------------------------------------------------------------------------------------------------------------------------
+|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
+-------------------------------------------------------------------------------------------------------------------------
+|  Retarget                     |               0  |               1  |                                              0  |
+|  Constant propagation         |               0  |               0  |                                              0  |
+|  Sweep                        |               0  |               0  |                                              0  |
+|  BUFG optimization            |               0  |               0  |                                              0  |
+|  Shift Register Optimization  |               0  |               0  |                                              0  |
+|  Post Processing Netlist      |               0  |               0  |                                              0  |
+-------------------------------------------------------------------------------------------------------------------------
+
+
+
+Starting Connectivity Check Task
+
+Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2611.391 ; gain = 0.000 ; free physical = 877 ; free virtual = 9567
+Ending Logic Optimization Task | Checksum: dfad8ea9
+
+Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.55 . Memory (MB): peak = 2611.391 ; gain = 56.027 ; free physical = 877 ; free virtual = 9567
+
+Starting Power Optimization Task
+INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
+Ending Power Optimization Task | Checksum: dfad8ea9
+
+Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2611.391 ; gain = 0.000 ; free physical = 877 ; free virtual = 9567
+
+Starting Final Cleanup Task
+Ending Final Cleanup Task | Checksum: dfad8ea9
+
+Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2611.391 ; gain = 0.000 ; free physical = 877 ; free virtual = 9567
+
+Starting Netlist Obfuscation Task
+Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2611.391 ; gain = 0.000 ; free physical = 877 ; free virtual = 9567
+Ending Netlist Obfuscation Task | Checksum: dfad8ea9
+
+Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2611.391 ; gain = 0.000 ; free physical = 877 ; free virtual = 9567
+INFO: [Common 17-83] Releasing license: Implementation
+32 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
+opt_design completed successfully
+Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2611.391 ; gain = 0.000 ; free physical = 877 ; free virtual = 9567
+INFO: [Timing 38-480] Writing timing data to binary archive.
+INFO: [Common 17-1381] The checkpoint '/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/ariane.runs/impl_1/alu_opt.dcp' has been generated.
+INFO: [runtcl-4] Executing : report_drc -file alu_drc_opted.rpt -pb alu_drc_opted.pb -rpx alu_drc_opted.rpx
+Command: report_drc -file alu_drc_opted.rpt -pb alu_drc_opted.pb -rpx alu_drc_opted.rpx
+INFO: [IP_Flow 19-234] Refreshing IP repositories
+INFO: [IP_Flow 19-1704] No user IP repositories specified
+INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.2/data/ip'.
+INFO: [DRC 23-27] Running DRC with 8 threads
+INFO: [Coretcl 2-168] The results of DRC are in file /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/ariane.runs/impl_1/alu_drc_opted.rpt.
+report_drc completed successfully
+Command: place_design -directive RuntimeOptimized
+Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
+INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
+INFO: [Common 17-1540] The version limit for your license is '2020.02' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
+INFO: [DRC 23-27] Running DRC with 8 threads
+INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
+INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
+Running DRC as a precondition to command place_design
+INFO: [DRC 23-27] Running DRC with 8 threads
+INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
+INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
+
+Starting Placer Task
+INFO: [Place 46-5] The placer was invoked with the 'RuntimeOptimized' directive.
+INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs
+
+Phase 1 Placer Initialization
+
+Phase 1.1 Placer Initialization Netlist Sorting
+Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2695.234 ; gain = 0.000 ; free physical = 879 ; free virtual = 9570
+Phase 1.1 Placer Initialization Netlist Sorting | Checksum: c87c10c3
+
+Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2695.234 ; gain = 0.000 ; free physical = 879 ; free virtual = 9570
+Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2695.234 ; gain = 0.000 ; free physical = 879 ; free virtual = 9570
+
+Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
+INFO: [Timing 38-35] Done setting XDC timing constraints.
+Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 191be5cc7
+
+Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2695.234 ; gain = 0.000 ; free physical = 765 ; free virtual = 9483
+
+Phase 1.3 Build Placer Netlist Model
+Phase 1.3 Build Placer Netlist Model | Checksum: 222ff9c54
+
+Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2702.262 ; gain = 7.027 ; free physical = 782 ; free virtual = 9501
+
+Phase 1.4 Constrain Clocks/Macros
+Phase 1.4 Constrain Clocks/Macros | Checksum: 222ff9c54
+
+Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2702.262 ; gain = 7.027 ; free physical = 782 ; free virtual = 9501
+Phase 1 Placer Initialization | Checksum: 222ff9c54
+
+Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2702.262 ; gain = 7.027 ; free physical = 782 ; free virtual = 9501
+
+Phase 2 Global Placement
+
+Phase 2.1 Floorplanning
+Phase 2.1 Floorplanning | Checksum: 222ff9c54
+
+Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2702.262 ; gain = 7.027 ; free physical = 782 ; free virtual = 9501
+
+Phase 2.2 Global Placement Core
+Phase 2.2 Global Placement Core | Checksum: 20cc4fdab
+
+Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2702.262 ; gain = 7.027 ; free physical = 776 ; free virtual = 9495
+Phase 2 Global Placement | Checksum: 20cc4fdab
+
+Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2702.262 ; gain = 7.027 ; free physical = 776 ; free virtual = 9495
+
+Phase 3 Detail Placement
+
+Phase 3.1 Commit Multi Column Macros
+Phase 3.1 Commit Multi Column Macros | Checksum: 20cc4fdab
+
+Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2702.262 ; gain = 7.027 ; free physical = 776 ; free virtual = 9495
+
+Phase 3.2 Commit Most Macros & LUTRAMs
+Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1ad75a775
+
+Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2702.262 ; gain = 7.027 ; free physical = 776 ; free virtual = 9494
+
+Phase 3.3 Area Swap Optimization
+Phase 3.3 Area Swap Optimization | Checksum: 1b0809895
+
+Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2702.262 ; gain = 7.027 ; free physical = 776 ; free virtual = 9494
+
+Phase 3.4 Pipeline Register Optimization
+Phase 3.4 Pipeline Register Optimization | Checksum: 1b0809895
+
+Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2702.262 ; gain = 7.027 ; free physical = 776 ; free virtual = 9494
+
+Phase 3.5 Small Shape Detail Placement
+Phase 3.5 Small Shape Detail Placement | Checksum: 1984c1ed5
+
+Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2702.262 ; gain = 7.027 ; free physical = 795 ; free virtual = 9508
+
+Phase 3.6 Re-assign LUT pins
+Phase 3.6 Re-assign LUT pins | Checksum: 19ea9ba6e
+
+Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2702.262 ; gain = 7.027 ; free physical = 800 ; free virtual = 9512
+
+Phase 3.7 Pipeline Register Optimization
+Phase 3.7 Pipeline Register Optimization | Checksum: 19ea9ba6e
+
+Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2702.262 ; gain = 7.027 ; free physical = 800 ; free virtual = 9512
+Phase 3 Detail Placement | Checksum: 19ea9ba6e
+
+Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2702.262 ; gain = 7.027 ; free physical = 800 ; free virtual = 9512
+
+Phase 4 Post Placement Optimization and Clean-Up
+
+Phase 4.1 Post Commit Optimization
+Phase 4.1 Post Commit Optimization | Checksum: 19ea9ba6e
+
+Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2702.262 ; gain = 7.027 ; free physical = 800 ; free virtual = 9513
+
+Phase 4.2 Post Placement Cleanup
+Phase 4.2 Post Placement Cleanup | Checksum: 19ea9ba6e
+
+Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2702.262 ; gain = 7.027 ; free physical = 804 ; free virtual = 9516
+
+Phase 4.3 Placer Reporting
+Phase 4.3 Placer Reporting | Checksum: 19ea9ba6e
+
+Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2702.262 ; gain = 7.027 ; free physical = 804 ; free virtual = 9516
+
+Phase 4.4 Final Placement Cleanup
+Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2702.262 ; gain = 0.000 ; free physical = 804 ; free virtual = 9516
+Phase 4.4 Final Placement Cleanup | Checksum: 19ea9ba6e
+
+Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2702.262 ; gain = 7.027 ; free physical = 804 ; free virtual = 9516
+Phase 4 Post Placement Optimization and Clean-Up | Checksum: 19ea9ba6e
+
+Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2702.262 ; gain = 7.027 ; free physical = 804 ; free virtual = 9516
+Ending Placer Task | Checksum: 130a1ec30
+
+Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2702.262 ; gain = 7.027 ; free physical = 804 ; free virtual = 9516
+INFO: [Common 17-83] Releasing license: Implementation
+52 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
+place_design completed successfully
+place_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2702.262 ; gain = 7.027 ; free physical = 851 ; free virtual = 9563
+Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2702.262 ; gain = 0.000 ; free physical = 851 ; free virtual = 9563
+INFO: [Timing 38-480] Writing timing data to binary archive.
+Writing placer database...
+Writing XDEF routing.
+Writing XDEF routing logical nets.
+Writing XDEF routing special nets.
+Write XDEF Complete: Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2702.262 ; gain = 0.000 ; free physical = 845 ; free virtual = 9562
+INFO: [Common 17-1381] The checkpoint '/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/ariane.runs/impl_1/alu_placed.dcp' has been generated.
+INFO: [runtcl-4] Executing : report_io -file alu_io_placed.rpt
+report_io: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2702.262 ; gain = 0.000 ; free physical = 825 ; free virtual = 9539
+INFO: [runtcl-4] Executing : report_utilization -file alu_utilization_placed.rpt -pb alu_utilization_placed.pb
+INFO: [runtcl-4] Executing : report_control_sets -verbose -file alu_control_sets_placed.rpt
+report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2702.262 ; gain = 0.000 ; free physical = 828 ; free virtual = 9542
+Command: phys_opt_design
+Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
+INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
+INFO: [Common 17-1540] The version limit for your license is '2020.02' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
+INFO: [Timing 38-35] Done setting XDC timing constraints.
+Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2706.059 ; gain = 0.000 ; free physical = 828 ; free virtual = 9542
+
+Starting Physical Synthesis Task
+
+Phase 1 Physical Synthesis Initialization
+INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
+INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.000 | TNS=0.000 |
+Phase 1 Physical Synthesis Initialization | Checksum: 10b26db38
+
+Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2706.059 ; gain = 0.000 ; free physical = 833 ; free virtual = 9547
+INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.000 | TNS=0.000 |
+
+Phase 2 DSP Register Optimization
+INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
+INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
+Phase 2 DSP Register Optimization | Checksum: 10b26db38
+
+Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2706.059 ; gain = 0.000 ; free physical = 833 ; free virtual = 9547
+
+Phase 3 Critical Path Optimization
+INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.000 | TNS=0.000 |
+INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.000 | TNS=0.000 |
+Phase 3 Critical Path Optimization | Checksum: 10b26db38
+
+Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2706.059 ; gain = 0.000 ; free physical = 833 ; free virtual = 9547
+Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2706.059 ; gain = 0.000 ; free physical = 833 ; free virtual = 9547
+INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=0.000 | TNS=0.000 |
+
+Summary of Physical Synthesis Optimizations
+============================================
+
+
+-------------------------------------------------------------------------------------------------------------------------------------------------------------
+|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------
+|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
+|  Critical Path  |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
+|  Total          |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------
+
+
+Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2706.059 ; gain = 0.000 ; free physical = 833 ; free virtual = 9547
+Ending Physical Synthesis Task | Checksum: 10b26db38
+
+Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2706.059 ; gain = 0.000 ; free physical = 833 ; free virtual = 9547
+INFO: [Common 17-83] Releasing license: Implementation
+69 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
+phys_opt_design completed successfully
+Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2706.059 ; gain = 0.000 ; free physical = 837 ; free virtual = 9551
+INFO: [Timing 38-480] Writing timing data to binary archive.
+Writing placer database...
+Writing XDEF routing.
+Writing XDEF routing logical nets.
+Writing XDEF routing special nets.
+Write XDEF Complete: Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2709.027 ; gain = 2.969 ; free physical = 835 ; free virtual = 9552
+INFO: [Common 17-1381] The checkpoint '/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/ariane.runs/impl_1/alu_physopt.dcp' has been generated.
+Command: route_design -directive RuntimeOptimized
+Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
+INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
+INFO: [Common 17-1540] The version limit for your license is '2020.02' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
+Running DRC as a precondition to command route_design
+INFO: [DRC 23-27] Running DRC with 8 threads
+INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
+INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
+
+
+Starting Routing Task
+INFO: [Route 35-270] Using Router directive 'RuntimeOptimized'.
+INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
+Checksum: PlaceDB: 6825db6d ConstDB: 0 ShapeSum: 3cc1aa92 RouteDB: 0
+
+Phase 1 Build RT Design
+Phase 1 Build RT Design | Checksum: a173ca0e
+
+Time (s): cpu = 00:00:35 ; elapsed = 00:00:23 . Memory (MB): peak = 2995.383 ; gain = 167.059 ; free physical = 589 ; free virtual = 9304
+Post Restoration Checksum: NetGraph: 1dd82fae NumContArr: 839b9a60 Constraints: 0 Timing: 0
+
+Phase 2 Router Initialization
+
+Phase 2.1 Create Timer
+Phase 2.1 Create Timer | Checksum: a173ca0e
+
+Time (s): cpu = 00:00:35 ; elapsed = 00:00:23 . Memory (MB): peak = 2995.383 ; gain = 167.059 ; free physical = 554 ; free virtual = 9269
+
+Phase 2.2 Fix Topology Constraints
+Phase 2.2 Fix Topology Constraints | Checksum: a173ca0e
+
+Time (s): cpu = 00:00:35 ; elapsed = 00:00:23 . Memory (MB): peak = 3024.379 ; gain = 196.055 ; free physical = 503 ; free virtual = 9218
+
+Phase 2.3 Pre Route Cleanup
+Phase 2.3 Pre Route Cleanup | Checksum: a173ca0e
+
+Time (s): cpu = 00:00:35 ; elapsed = 00:00:23 . Memory (MB): peak = 3024.379 ; gain = 196.055 ; free physical = 503 ; free virtual = 9217
+ Number of Nodes with overlaps = 0
+
+Phase 2.4 Update Timing
+Phase 2.4 Update Timing | Checksum: 10b8d8129
+
+Time (s): cpu = 00:00:36 ; elapsed = 00:00:24 . Memory (MB): peak = 3043.262 ; gain = 214.938 ; free physical = 486 ; free virtual = 9201
+Phase 2 Router Initialization | Checksum: 10b8d8129
+
+Time (s): cpu = 00:00:36 ; elapsed = 00:00:24 . Memory (MB): peak = 3043.262 ; gain = 214.938 ; free physical = 482 ; free virtual = 9197
+
+Router Utilization Summary
+  Global Vertical Routing Utilization    = 0 %
+  Global Horizontal Routing Utilization  = 0 %
+  Routable Net Status*
+  *Does not include unroutable nets such as driverless and loadless.
+  Run report_route_status for detailed report.
+  Number of Failed Nets               = 3242
+    (Failed Nets is the sum of unrouted and partially routed nets)
+  Number of Unrouted Nets             = 3242
+  Number of Partially Routed Nets     = 0
+  Number of Node Overlaps             = 0
+
+
+Phase 3 Initial Routing
+Phase 3 Initial Routing | Checksum: d37dd009
+
+Time (s): cpu = 00:00:38 ; elapsed = 00:00:25 . Memory (MB): peak = 3049.227 ; gain = 220.902 ; free physical = 447 ; free virtual = 9161
+
+Phase 4 Rip-up And Reroute
+
+Phase 4.1 Global Iteration 0
+ Number of Nodes with overlaps = 521
+ Number of Nodes with overlaps = 1
+ Number of Nodes with overlaps = 0
+Phase 4.1 Global Iteration 0 | Checksum: 8f8cfc02
+
+Time (s): cpu = 00:00:41 ; elapsed = 00:00:26 . Memory (MB): peak = 3049.227 ; gain = 220.902 ; free physical = 444 ; free virtual = 9159
+Phase 4 Rip-up And Reroute | Checksum: 8f8cfc02
+
+Time (s): cpu = 00:00:41 ; elapsed = 00:00:26 . Memory (MB): peak = 3049.227 ; gain = 220.902 ; free physical = 444 ; free virtual = 9159
+
+Phase 5 Delay and Skew Optimization
+
+Phase 5.1 Delay CleanUp
+Phase 5.1 Delay CleanUp | Checksum: 8f8cfc02
+
+Time (s): cpu = 00:00:41 ; elapsed = 00:00:26 . Memory (MB): peak = 3049.227 ; gain = 220.902 ; free physical = 444 ; free virtual = 9159
+
+Phase 5.2 Clock Skew Optimization
+Phase 5.2 Clock Skew Optimization | Checksum: 8f8cfc02
+
+Time (s): cpu = 00:00:41 ; elapsed = 00:00:26 . Memory (MB): peak = 3049.227 ; gain = 220.902 ; free physical = 444 ; free virtual = 9159
+Phase 5 Delay and Skew Optimization | Checksum: 8f8cfc02
+
+Time (s): cpu = 00:00:41 ; elapsed = 00:00:26 . Memory (MB): peak = 3049.227 ; gain = 220.902 ; free physical = 444 ; free virtual = 9159
+
+Phase 6 Post Hold Fix
+
+Phase 6.1 Hold Fix Iter
+
+Phase 6.1.1 Update Timing
+Phase 6.1.1 Update Timing | Checksum: 8f8cfc02
+
+Time (s): cpu = 00:00:41 ; elapsed = 00:00:26 . Memory (MB): peak = 3049.227 ; gain = 220.902 ; free physical = 443 ; free virtual = 9158
+Phase 6.1 Hold Fix Iter | Checksum: 8f8cfc02
+
+Time (s): cpu = 00:00:41 ; elapsed = 00:00:26 . Memory (MB): peak = 3049.227 ; gain = 220.902 ; free physical = 443 ; free virtual = 9158
+Phase 6 Post Hold Fix | Checksum: 8f8cfc02
+
+Time (s): cpu = 00:00:41 ; elapsed = 00:00:26 . Memory (MB): peak = 3049.227 ; gain = 220.902 ; free physical = 443 ; free virtual = 9158
+
+Phase 7 Route finalize
+
+Router Utilization Summary
+  Global Vertical Routing Utilization    = 0.4454 %
+  Global Horizontal Routing Utilization  = 0.313455 %
+  Routable Net Status*
+  *Does not include unroutable nets such as driverless and loadless.
+  Run report_route_status for detailed report.
+  Number of Failed Nets               = 0
+    (Failed Nets is the sum of unrouted and partially routed nets)
+  Number of Unrouted Nets             = 0
+  Number of Partially Routed Nets     = 0
+  Number of Node Overlaps             = 0
+
+Phase 7 Route finalize | Checksum: 8f8cfc02
+
+Time (s): cpu = 00:00:41 ; elapsed = 00:00:26 . Memory (MB): peak = 3049.227 ; gain = 220.902 ; free physical = 443 ; free virtual = 9158
+
+Phase 8 Verifying routed nets
+
+ Verification completed successfully
+Phase 8 Verifying routed nets | Checksum: 8f8cfc02
+
+Time (s): cpu = 00:00:41 ; elapsed = 00:00:26 . Memory (MB): peak = 3049.227 ; gain = 220.902 ; free physical = 443 ; free virtual = 9158
+
+Phase 9 Depositing Routes
+Phase 9 Depositing Routes | Checksum: 10a3da2ef
+
+Time (s): cpu = 00:00:41 ; elapsed = 00:00:27 . Memory (MB): peak = 3049.227 ; gain = 220.902 ; free physical = 443 ; free virtual = 9157
+
+Phase 10 Post Router Timing
+Phase 10 Post Router Timing | Checksum: 10a3da2ef
+
+Time (s): cpu = 00:00:41 ; elapsed = 00:00:27 . Memory (MB): peak = 3049.227 ; gain = 220.902 ; free physical = 443 ; free virtual = 9157
+INFO: [Route 35-16] Router Completed Successfully
+
+Time (s): cpu = 00:00:41 ; elapsed = 00:00:27 . Memory (MB): peak = 3049.227 ; gain = 220.902 ; free physical = 488 ; free virtual = 9202
+
+Routing Is Done.
+INFO: [Common 17-83] Releasing license: Implementation
+80 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
+route_design completed successfully
+route_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:28 . Memory (MB): peak = 3049.227 ; gain = 340.199 ; free physical = 488 ; free virtual = 9202
+Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3049.227 ; gain = 0.000 ; free physical = 488 ; free virtual = 9202
+INFO: [Timing 38-480] Writing timing data to binary archive.
+Writing placer database...
+Writing XDEF routing.
+Writing XDEF routing logical nets.
+Writing XDEF routing special nets.
+Write XDEF Complete: Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.19 . Memory (MB): peak = 3049.227 ; gain = 0.000 ; free physical = 483 ; free virtual = 9203
+INFO: [Common 17-1381] The checkpoint '/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/ariane.runs/impl_1/alu_routed.dcp' has been generated.
+INFO: [runtcl-4] Executing : report_drc -file alu_drc_routed.rpt -pb alu_drc_routed.pb -rpx alu_drc_routed.rpx
+Command: report_drc -file alu_drc_routed.rpt -pb alu_drc_routed.pb -rpx alu_drc_routed.rpx
+INFO: [IP_Flow 19-1839] IP Catalog is up to date.
+INFO: [DRC 23-27] Running DRC with 8 threads
+INFO: [Coretcl 2-168] The results of DRC are in file /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/ariane.runs/impl_1/alu_drc_routed.rpt.
+report_drc completed successfully
+INFO: [runtcl-4] Executing : report_methodology -file alu_methodology_drc_routed.rpt -pb alu_methodology_drc_routed.pb -rpx alu_methodology_drc_routed.rpx
+Command: report_methodology -file alu_methodology_drc_routed.rpt -pb alu_methodology_drc_routed.pb -rpx alu_methodology_drc_routed.rpx
+INFO: [Timing 38-35] Done setting XDC timing constraints.
+INFO: [DRC 23-133] Running Methodology with 8 threads
+INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/ariane.runs/impl_1/alu_methodology_drc_routed.rpt.
+report_methodology completed successfully
+INFO: [runtcl-4] Executing : report_power -file alu_power_routed.rpt -pb alu_power_summary_routed.pb -rpx alu_power_routed.rpx
+Command: report_power -file alu_power_routed.rpt -pb alu_power_summary_routed.pb -rpx alu_power_routed.rpx
+INFO: [Timing 38-35] Done setting XDC timing constraints.
+Running Vector-less Activity Propagation...
+
+Finished Running Vector-less Activity Propagation
+92 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
+report_power completed successfully
+INFO: [runtcl-4] Executing : report_route_status -file alu_route_status.rpt -pb alu_route_status.pb
+INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file alu_timing_summary_routed.rpt -pb alu_timing_summary_routed.pb -rpx alu_timing_summary_routed.rpx -warn_on_violation 
+INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
+INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
+INFO: [runtcl-4] Executing : report_incremental_reuse -file alu_incremental_reuse_routed.rpt
+INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
+INFO: [runtcl-4] Executing : report_clock_utilization -file alu_clock_utilization_routed.rpt
+INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file alu_bus_skew_routed.rpt -pb alu_bus_skew_routed.pb -rpx alu_bus_skew_routed.rpx
+INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
+INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
+INFO: [Common 17-206] Exiting Vivado at Mon May  6 15:00:24 2024...
diff --git a/corev_apu/fpga/ariane.runs/impl_1/alu_bus_skew_routed.pb b/corev_apu/fpga/ariane.runs/impl_1/alu_bus_skew_routed.pb
new file mode 100644
index 0000000..3390588
Binary files /dev/null and b/corev_apu/fpga/ariane.runs/impl_1/alu_bus_skew_routed.pb differ
diff --git a/corev_apu/fpga/ariane.runs/impl_1/alu_bus_skew_routed.rpt b/corev_apu/fpga/ariane.runs/impl_1/alu_bus_skew_routed.rpt
new file mode 100644
index 0000000..9cfef42
--- /dev/null
+++ b/corev_apu/fpga/ariane.runs/impl_1/alu_bus_skew_routed.rpt
@@ -0,0 +1,15 @@
+Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
+------------------------------------------------------------------------------------------------------------------------------------------
+| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
+| Date         : Mon May  6 15:00:24 2024
+| Host         : desktop running 64-bit Ubuntu 24.04 LTS
+| Command      : report_bus_skew -warn_on_violation -file alu_bus_skew_routed.rpt -pb alu_bus_skew_routed.pb -rpx alu_bus_skew_routed.rpx
+| Design       : alu
+| Device       : 7k325t-ffg900
+| Speed File   : -2  PRODUCTION 1.12 2017-02-17
+------------------------------------------------------------------------------------------------------------------------------------------
+
+Bus Skew Report
+
+No bus skew constraints
+
diff --git a/corev_apu/fpga/ariane.runs/impl_1/alu_bus_skew_routed.rpx b/corev_apu/fpga/ariane.runs/impl_1/alu_bus_skew_routed.rpx
new file mode 100644
index 0000000..a4a0dbb
Binary files /dev/null and b/corev_apu/fpga/ariane.runs/impl_1/alu_bus_skew_routed.rpx differ
diff --git a/corev_apu/fpga/ariane.runs/impl_1/alu_clock_utilization_routed.rpt b/corev_apu/fpga/ariane.runs/impl_1/alu_clock_utilization_routed.rpt
new file mode 100644
index 0000000..98b340b
--- /dev/null
+++ b/corev_apu/fpga/ariane.runs/impl_1/alu_clock_utilization_routed.rpt
@@ -0,0 +1,105 @@
+Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
+------------------------------------------------------------------------------------
+| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
+| Date         : Mon May  6 15:00:24 2024
+| Host         : desktop running 64-bit Ubuntu 24.04 LTS
+| Command      : report_clock_utilization -file alu_clock_utilization_routed.rpt
+| Design       : alu
+| Device       : 7k325t-ffg900
+| Speed File   : -2  PRODUCTION 1.12 2017-02-17
+| Design State : Routed
+------------------------------------------------------------------------------------
+
+Clock Utilization Report
+
+Table of Contents
+-----------------
+1. Clock Primitive Utilization
+2. Global Clock Resources
+3. Global Clock Source Details
+4. Clock Regions: Key Resource Utilization
+5. Clock Regions : Global Clock Summary
+
+1. Clock Primitive Utilization
+------------------------------
+
++----------+------+-----------+-----+--------------+--------+
+| Type     | Used | Available | LOC | Clock Region | Pblock |
++----------+------+-----------+-----+--------------+--------+
+| BUFGCTRL |    0 |        32 |   0 |            0 |      0 |
+| BUFH     |    0 |       168 |   0 |            0 |      0 |
+| BUFIO    |    0 |        40 |   0 |            0 |      0 |
+| BUFMR    |    0 |        20 |   0 |            0 |      0 |
+| BUFR     |    0 |        40 |   0 |            0 |      0 |
+| MMCM     |    0 |        10 |   0 |            0 |      0 |
+| PLL      |    0 |        10 |   0 |            0 |      0 |
++----------+------+-----------+-----+--------------+--------+
+
+
+2. Global Clock Resources
+-------------------------
+
++-----------+-----------+-----------------+------------+------+--------------+-------------------+-------------+-----------------+--------------+-------+------------+-----+
+| Global Id | Source Id | Driver Type/Pin | Constraint | Site | Clock Region | Load Clock Region | Clock Loads | Non-Clock Loads | Clock Period | Clock | Driver Pin | Net |
++-----------+-----------+-----------------+------------+------+--------------+-------------------+-------------+-----------------+--------------+-------+------------+-----+
+* Clock Loads column represents the clock pin loads (pin count)
+** Non-Clock Loads column represents the non-clock pin loads (pin count)
+
+
+3. Global Clock Source Details
+------------------------------
+
++-----------+-----------+-----------------+------------+------+--------------+-------------+-----------------+---------------------+--------------+------------+-----+
+| Source Id | Global Id | Driver Type/Pin | Constraint | Site | Clock Region | Clock Loads | Non-Clock Loads | Source Clock Period | Source Clock | Driver Pin | Net |
++-----------+-----------+-----------------+------------+------+--------------+-------------+-----------------+---------------------+--------------+------------+-----+
+* Clock Loads column represents the clock pin loads (pin count)
+** Non-Clock Loads column represents the non-clock pin loads (pin count)
+
+
+4. Clock Regions: Key Resource Utilization
+------------------------------------------
+
++-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
+|                   | Global Clock |     BUFRs    |    BUFMRs    |    BUFIOs    |     MMCM     |      PLL     |      GT      |      PCI     |    ILOGIC    |    OLOGIC    |      FF      |     LUTM     |    RAMB18    |    RAMB36    |    DSP48E2   |
++-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
+| Clock Region Name | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |
++-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
+| X0Y0              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 |  4000 |    0 |  1150 |    0 |    60 |    0 |    30 |    0 |    60 |
+| X1Y0              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 |  3700 |    0 |  1200 |    0 |    80 |    0 |    40 |    0 |    60 |
+| X0Y1              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 |  4000 |    0 |  1150 |    0 |    60 |    0 |    30 |    0 |    60 |
+| X1Y1              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 |  3700 |    0 |  1200 |    0 |    80 |    0 |    40 |    0 |    60 |
+| X0Y2              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 |  3400 |    0 |  1150 |    0 |    60 |    0 |    30 |    0 |    60 |
+| X1Y2              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 |  3700 |    0 |  1200 |    0 |    80 |    0 |    40 |    0 |    60 |
+| X0Y3              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 |  3400 |    0 |  1150 |    0 |    60 |    0 |    30 |    0 |    60 |
+| X1Y3              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     4 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |  3150 |    0 |  1050 |    0 |    50 |    0 |    25 |    0 |    60 |
+| X0Y4              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 |  4000 |    0 |  1150 |    0 |    60 |    0 |    30 |    0 |    60 |
+| X1Y4              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     4 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |  3300 |    0 |  1100 |    0 |    60 |    0 |    30 |    0 |    60 |
+| X0Y5              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 |  4000 |    0 |  1150 |    0 |    60 |    0 |    30 |    0 |    60 |
+| X1Y5              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     4 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |  3300 |    0 |  1100 |    0 |    60 |    0 |    30 |    0 |    60 |
+| X0Y6              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 |  4000 |    0 |  1150 |    0 |    60 |    0 |    30 |    0 |    60 |
+| X1Y6              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     4 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |  3300 |    0 |  1100 |    0 |    60 |    0 |    30 |    0 |    60 |
++-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
+* Global Clock column represents track count; while other columns represents cell counts
+
+
+5. Clock Regions : Global Clock Summary
+---------------------------------------
+
+All Modules
++----+----+----+
+|    | X0 | X1 |
++----+----+----+
+| Y6 |  0 |  0 |
+| Y5 |  0 |  0 |
+| Y4 |  0 |  0 |
+| Y3 |  0 |  0 |
+| Y2 |  0 |  0 |
+| Y1 |  0 |  0 |
+| Y0 |  0 |  0 |
++----+----+----+
+
+
+
+# Location of IO Primitives which is load of clock spine
+
+# Location of clock ports
diff --git a/corev_apu/fpga/ariane.runs/impl_1/alu_control_sets_placed.rpt b/corev_apu/fpga/ariane.runs/impl_1/alu_control_sets_placed.rpt
new file mode 100644
index 0000000..d7e2208
--- /dev/null
+++ b/corev_apu/fpga/ariane.runs/impl_1/alu_control_sets_placed.rpt
@@ -0,0 +1,77 @@
+Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
+------------------------------------------------------------------------------------
+| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
+| Date         : Mon May  6 14:59:46 2024
+| Host         : desktop running 64-bit Ubuntu 24.04 LTS
+| Command      : report_control_sets -verbose -file alu_control_sets_placed.rpt
+| Design       : alu
+| Device       : xc7k325t
+------------------------------------------------------------------------------------
+
+Control Set Information
+
+Table of Contents
+-----------------
+1. Summary
+2. Histogram
+3. Flip-Flop Distribution
+4. Detailed Control Set Information
+
+1. Summary
+----------
+
++----------------------------------------------------------+-------+
+|                          Status                          | Count |
++----------------------------------------------------------+-------+
+| Total control sets                                       |     0 |
+|    Minimum number of control sets                        |     0 |
+|    Addition due to synthesis replication                 |     0 |
+|    Addition due to physical synthesis replication        |     0 |
+| Unused register locations in slices containing registers |     0 |
++----------------------------------------------------------+-------+
+* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
+** Run report_qor_suggestions for automated merging and remapping suggestions
+
+
+2. Histogram
+------------
+
++--------------------+-------+
+|       Fanout       | Count |
++--------------------+-------+
+| Total control sets |     0 |
+| >= 0 to < 4        |     0 |
+| >= 4 to < 6        |     0 |
+| >= 6 to < 8        |     0 |
+| >= 8 to < 10       |     0 |
+| >= 10 to < 12      |     0 |
+| >= 12 to < 14      |     0 |
+| >= 14 to < 16      |     0 |
+| >= 16              |     0 |
++--------------------+-------+
+* Control sets can be remapped at either synth_design or opt_design
+
+
+3. Flip-Flop Distribution
+-------------------------
+
++--------------+-----------------------+------------------------+-----------------+--------------+
+| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
++--------------+-----------------------+------------------------+-----------------+--------------+
+| No           | No                    | No                     |               0 |            0 |
+| No           | No                    | Yes                    |               0 |            0 |
+| No           | Yes                   | No                     |               0 |            0 |
+| Yes          | No                    | No                     |               0 |            0 |
+| Yes          | No                    | Yes                    |               0 |            0 |
+| Yes          | Yes                   | No                     |               0 |            0 |
++--------------+-----------------------+------------------------+-----------------+--------------+
+
+
+4. Detailed Control Set Information
+-----------------------------------
+
++--------------+---------------+------------------+------------------+----------------+
+| Clock Signal | Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count |
++--------------+---------------+------------------+------------------+----------------+
+
+
diff --git a/corev_apu/fpga/ariane.runs/impl_1/alu_drc_opted.pb b/corev_apu/fpga/ariane.runs/impl_1/alu_drc_opted.pb
new file mode 100644
index 0000000..0158a2a
Binary files /dev/null and b/corev_apu/fpga/ariane.runs/impl_1/alu_drc_opted.pb differ
diff --git a/corev_apu/fpga/ariane.runs/impl_1/alu_drc_opted.rpt b/corev_apu/fpga/ariane.runs/impl_1/alu_drc_opted.rpt
new file mode 100644
index 0000000..5ea00a4
--- /dev/null
+++ b/corev_apu/fpga/ariane.runs/impl_1/alu_drc_opted.rpt
@@ -0,0 +1,61 @@
+Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
+------------------------------------------------------------------------------------------------
+| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
+| Date         : Mon May  6 14:59:37 2024
+| Host         : desktop running 64-bit Ubuntu 24.04 LTS
+| Command      : report_drc -file alu_drc_opted.rpt -pb alu_drc_opted.pb -rpx alu_drc_opted.rpx
+| Design       : alu
+| Device       : xc7k325tffg900-2
+| Speed File   : -2
+| Design State : Synthesized
+------------------------------------------------------------------------------------------------
+
+Report DRC
+
+Table of Contents
+-----------------
+1. REPORT SUMMARY
+2. REPORT DETAILS
+
+1. REPORT SUMMARY
+-----------------
+            Netlist: netlist
+          Floorplan: checkpoint_alu
+      Design limits: <entire design considered>
+           Ruledeck: default
+             Max violations: <unlimited>
+             Violations found: 3
++----------+------------------+-----------------------------------------------------+------------+
+| Rule     | Severity         | Description                                         | Violations |
++----------+------------------+-----------------------------------------------------+------------+
+| NSTD-1   | Critical Warning | Unspecified I/O Standard                            | 1          |
+| UCIO-1   | Critical Warning | Unconstrained Logical Port                          | 1          |
+| CFGBVS-1 | Warning          | Missing CFGBVS and CONFIG_VOLTAGE Design Properties | 1          |
++----------+------------------+-----------------------------------------------------+------------+
+
+2. REPORT DETAILS
+-----------------
+NSTD-1#1 Critical Warning
+Unspecified I/O Standard  
+209 out of 209 logical ports use I/O standard (IOSTANDARD) value 'DEFAULT', instead of a user assigned specific value. This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all I/O standards. This design will fail to generate a bitstream unless all logical ports have a user specified I/O standard value defined. To allow bitstream creation with unspecified I/O standard values (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks NSTD-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. Problem ports: fu_data_i[imm][7], fu_data_i[imm][6], fu_data_i[imm][5], fu_data_i[imm][4], fu_data_i[imm][3], fu_data_i[imm][2], fu_data_i[imm][1], fu_data_i[imm][0], fu_data_i[operand_a][63:0], fu_data_i[operand_b][63:0], fu_data_i[operator][7:0], result_o[63:0], alu_branch_res_o.
+Related violations: <none>
+
+UCIO-1#1 Critical Warning
+Unconstrained Logical Port  
+209 out of 209 logical ports have no user assigned specific location constraint (LOC). This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all pin locations. This design will fail to generate a bitstream unless all logical ports have a user specified site LOC constraint defined.  To allow bitstream creation with unspecified pin locations (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks UCIO-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run.  Problem ports: fu_data_i[imm][7], fu_data_i[imm][6], fu_data_i[imm][5], fu_data_i[imm][4], fu_data_i[imm][3], fu_data_i[imm][2], fu_data_i[imm][1], fu_data_i[imm][0], fu_data_i[operand_a][63:0], fu_data_i[operand_b][63:0], fu_data_i[operator][7:0], result_o[63:0], alu_branch_res_o.
+Related violations: <none>
+
+CFGBVS-1#1 Warning
+Missing CFGBVS and CONFIG_VOLTAGE Design Properties  
+Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:
+
+ set_property CFGBVS value1 [current_design]
+ #where value1 is either VCCO or GND
+
+ set_property CONFIG_VOLTAGE value2 [current_design]
+ #where value2 is the voltage provided to configuration bank 0
+
+Refer to the device configuration user guide for more information.
+Related violations: <none>
+
+
diff --git a/corev_apu/fpga/ariane.runs/impl_1/alu_drc_opted.rpx b/corev_apu/fpga/ariane.runs/impl_1/alu_drc_opted.rpx
new file mode 100644
index 0000000..0be5637
Binary files /dev/null and b/corev_apu/fpga/ariane.runs/impl_1/alu_drc_opted.rpx differ
diff --git a/corev_apu/fpga/ariane.runs/impl_1/alu_drc_routed.pb b/corev_apu/fpga/ariane.runs/impl_1/alu_drc_routed.pb
new file mode 100644
index 0000000..0158a2a
Binary files /dev/null and b/corev_apu/fpga/ariane.runs/impl_1/alu_drc_routed.pb differ
diff --git a/corev_apu/fpga/ariane.runs/impl_1/alu_drc_routed.rpt b/corev_apu/fpga/ariane.runs/impl_1/alu_drc_routed.rpt
new file mode 100644
index 0000000..f777779
--- /dev/null
+++ b/corev_apu/fpga/ariane.runs/impl_1/alu_drc_routed.rpt
@@ -0,0 +1,61 @@
+Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
+---------------------------------------------------------------------------------------------------
+| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
+| Date         : Mon May  6 15:00:19 2024
+| Host         : desktop running 64-bit Ubuntu 24.04 LTS
+| Command      : report_drc -file alu_drc_routed.rpt -pb alu_drc_routed.pb -rpx alu_drc_routed.rpx
+| Design       : alu
+| Device       : xc7k325tffg900-2
+| Speed File   : -2
+| Design State : Fully Routed
+---------------------------------------------------------------------------------------------------
+
+Report DRC
+
+Table of Contents
+-----------------
+1. REPORT SUMMARY
+2. REPORT DETAILS
+
+1. REPORT SUMMARY
+-----------------
+            Netlist: netlist
+          Floorplan: checkpoint_alu
+      Design limits: <entire design considered>
+           Ruledeck: default
+             Max violations: <unlimited>
+             Violations found: 3
++----------+------------------+-----------------------------------------------------+------------+
+| Rule     | Severity         | Description                                         | Violations |
++----------+------------------+-----------------------------------------------------+------------+
+| NSTD-1   | Critical Warning | Unspecified I/O Standard                            | 1          |
+| UCIO-1   | Critical Warning | Unconstrained Logical Port                          | 1          |
+| CFGBVS-1 | Warning          | Missing CFGBVS and CONFIG_VOLTAGE Design Properties | 1          |
++----------+------------------+-----------------------------------------------------+------------+
+
+2. REPORT DETAILS
+-----------------
+NSTD-1#1 Critical Warning
+Unspecified I/O Standard  
+209 out of 209 logical ports use I/O standard (IOSTANDARD) value 'DEFAULT', instead of a user assigned specific value. This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all I/O standards. This design will fail to generate a bitstream unless all logical ports have a user specified I/O standard value defined. To allow bitstream creation with unspecified I/O standard values (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks NSTD-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. Problem ports: fu_data_i[imm][7], fu_data_i[imm][6], fu_data_i[imm][5], fu_data_i[imm][4], fu_data_i[imm][3], fu_data_i[imm][2], fu_data_i[imm][1], fu_data_i[imm][0], fu_data_i[operand_a][63:0], fu_data_i[operand_b][63:0], fu_data_i[operator][7:0], result_o[63:0], alu_branch_res_o.
+Related violations: <none>
+
+UCIO-1#1 Critical Warning
+Unconstrained Logical Port  
+209 out of 209 logical ports have no user assigned specific location constraint (LOC). This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all pin locations. This design will fail to generate a bitstream unless all logical ports have a user specified site LOC constraint defined.  To allow bitstream creation with unspecified pin locations (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks UCIO-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run.  Problem ports: fu_data_i[imm][7], fu_data_i[imm][6], fu_data_i[imm][5], fu_data_i[imm][4], fu_data_i[imm][3], fu_data_i[imm][2], fu_data_i[imm][1], fu_data_i[imm][0], fu_data_i[operand_a][63:0], fu_data_i[operand_b][63:0], fu_data_i[operator][7:0], result_o[63:0], alu_branch_res_o.
+Related violations: <none>
+
+CFGBVS-1#1 Warning
+Missing CFGBVS and CONFIG_VOLTAGE Design Properties  
+Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:
+
+ set_property CFGBVS value1 [current_design]
+ #where value1 is either VCCO or GND
+
+ set_property CONFIG_VOLTAGE value2 [current_design]
+ #where value2 is the voltage provided to configuration bank 0
+
+Refer to the device configuration user guide for more information.
+Related violations: <none>
+
+
diff --git a/corev_apu/fpga/ariane.runs/impl_1/alu_drc_routed.rpx b/corev_apu/fpga/ariane.runs/impl_1/alu_drc_routed.rpx
new file mode 100644
index 0000000..0c8199c
Binary files /dev/null and b/corev_apu/fpga/ariane.runs/impl_1/alu_drc_routed.rpx differ
diff --git a/corev_apu/fpga/ariane.runs/impl_1/alu_io_placed.rpt b/corev_apu/fpga/ariane.runs/impl_1/alu_io_placed.rpt
new file mode 100644
index 0000000..d744e8d
--- /dev/null
+++ b/corev_apu/fpga/ariane.runs/impl_1/alu_io_placed.rpt
@@ -0,0 +1,942 @@
+Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
+-------------------------------------------------------------------------------------------------
+| Tool Version              : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
+| Date                      : Mon May  6 14:59:45 2024
+| Host                      : desktop running 64-bit Ubuntu 24.04 LTS
+| Command                   : report_io -file alu_io_placed.rpt
+| Design                    : alu
+| Device                    : xc7k325t
+| Speed File                : -2
+| Package                   : ffg900
+| Package Version           : FINAL 2012-06-12
+| Package Pin Delay Version : FINAL VER. 2.0 2012-06-12
+-------------------------------------------------------------------------------------------------
+
+IO Information
+
+Table of Contents
+-----------------
+1. Summary
+2. IO Assignments by Package Pin
+
+1. Summary
+----------
+
++---------------+
+| Total User IO |
++---------------+
+|           274 |
++---------------+
+
+
+2. IO Assignments by Package Pin
+--------------------------------
+
++------------+--------------------------+------------------+------------------------------+---------------+-------------+---------+------------+------+---------------------+----------------------+-----------+------------+-----------+----------+------+------------------+--------------+-------------------+--------------+
+| Pin Number | Signal Name              | Bank Type        | Pin Name                     | Use           | IO Standard | IO Bank | Drive (mA) | Slew | On-Chip Termination | Off-Chip Termination |   Voltage | Constraint | Pull Type | DQS Bias | Vref | Signal Integrity | Pre Emphasis | Lvds Pre Emphasis | Equalization |
++------------+--------------------------+------------------+------------------------------+---------------+-------------+---------+------------+------+---------------------+----------------------+-----------+------------+-----------+----------+------+------------------+--------------+-------------------+--------------+
+| A1         |                          |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
+| A2         |                          |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
+| A3         |                          |                  | MGTXTXN3_118                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| A4         |                          |                  | MGTXTXP3_118                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| A5         |                          |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
+| A6         |                          |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
+| A7         |                          |                  | MGTXRXN3_118                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| A8         |                          |                  | MGTXRXP3_118                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| A9         |                          |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
+| A10        |                          | Dedicated        | INIT_B_0                     | Config        |             |       0 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| A11        |                          | High Range       | IO_L17P_T2_18                | User IO       |             |      18 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| A12        |                          | High Range       | IO_L17N_T2_18                | User IO       |             |      18 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| A13        |                          | High Range       | IO_L22N_T3_18                | User IO       |             |      18 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| A14        |                          |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
+| A15        |                          | High Range       | IO_L24N_T3_18                | User IO       |             |      18 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| A16        |                          | High Range       | IO_L20P_T3_17                | User IO       |             |      17 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| A17        |                          | High Range       | IO_L20N_T3_17                | User IO       |             |      17 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| A18        |                          | High Range       | IO_L22N_T3_17                | User IO       |             |      17 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| A19        |                          | High Range       | VCCO_17                      | VCCO          |             |      17 |            |      |                     |                      |     any** |            |           |          |      |                  |              |                   |              |
+| A20        |                          | High Range       | IO_L21P_T3_DQS_17            | User IO       |             |      17 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| A21        |                          | High Range       | IO_L21N_T3_DQS_17            | User IO       |             |      17 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| A22        |                          | High Range       | IO_L23N_T3_17                | User IO       |             |      17 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| A23        |                          | High Range       | IO_L1N_T0_16                 | User IO       |             |      16 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| A24        |                          |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
+| A25        |                          | High Range       | IO_L10P_T1_16                | User IO       |             |      16 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| A26        |                          | High Range       | IO_L10N_T1_16                | User IO       |             |      16 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| A27        |                          | High Range       | IO_L7N_T1_16                 | User IO       |             |      16 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| A28        |                          | High Range       | IO_L9N_T1_DQS_16             | User IO       |             |      16 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| A29        |                          | High Range       | VCCO_16                      | VCCO          |             |      16 |            |      |                     |                      |      1.80 |            |           |          |      |                  |              |                   |              |
+| A30        |                          | High Range       | IO_L17N_T2_16                | User IO       |             |      16 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| AA1        |                          |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
+| AA2        |                          |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
+| AA3        |                          |                  | MGTXRXN0_115                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| AA4        |                          |                  | MGTXRXP0_115                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| AA5        |                          |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
+| AA6        |                          |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
+| AA7        |                          |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
+| AA8        |                          | High Performance | IO_L2P_T0_33                 | User IO       |             |      33 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| AA9        |                          | High Performance | VCCO_33                      | VCCO          |             |      33 |            |      |                     |                      | 0.00-1.80 |            |           |          |      |                  |              |                   |              |
+| AA10       |                          | High Performance | IO_L5N_T0_33                 | User IO       |             |      33 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| AA11       |                          | High Performance | IO_L5P_T0_33                 | User IO       |             |      33 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| AA12       |                          | High Performance | IO_L1P_T0_33                 | User IO       |             |      33 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| AA13       |                          | High Performance | IO_L6P_T0_33                 | User IO       |             |      33 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| AA14       |                          |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
+| AA15       |                          | High Performance | IO_L20P_T3_32                | User IO       |             |      32 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| AA16       |                          | High Performance | IO_L23N_T3_32                | User IO       |             |      32 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| AA17       |                          | High Performance | IO_L23P_T3_32                | User IO       |             |      32 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| AA18       |                          | High Performance | IO_L16P_T2_32                | User IO       |             |      32 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| AA19       |                          | High Performance | VCCO_32                      | VCCO          |             |      32 |            |      |                     |                      | 0.00-1.80 |            |           |          |      |                  |              |                   |              |
+| AA20       | fu_data_i[operand_b][38] | High Range       | IO_L6P_T0_12                 | INPUT         | LVCMOS18*   |      12 |            |      |                     |                 NONE |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| AA21       | fu_data_i[operand_b][45] | High Range       | IO_L2N_T0_12                 | INPUT         | LVCMOS18*   |      12 |            |      |                     |                 NONE |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| AA22       | fu_data_i[operand_b][42] | High Range       | IO_L4P_T0_12                 | INPUT         | LVCMOS18*   |      12 |            |      |                     |                 NONE |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| AA23       | fu_data_i[operand_b][41] | High Range       | IO_L4N_T0_12                 | INPUT         | LVCMOS18*   |      12 |            |      |                     |                 NONE |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| AA24       |                          |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
+| AA25       | fu_data_i[operator][1]   | High Range       | IO_L6P_T0_13                 | INPUT         | LVCMOS18*   |      13 |            |      |                     |                 NONE |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| AA26       |                          | High Range       | IO_L1N_T0_13                 | User IO       |             |      13 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| AA27       | fu_data_i[operator][3]   | High Range       | IO_L5P_T0_13                 | INPUT         | LVCMOS18*   |      13 |            |      |                     |                 NONE |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| AA28       | fu_data_i[operator][6]   | High Range       | IO_L3N_T0_DQS_13             | INPUT         | LVCMOS18*   |      13 |            |      |                     |                 NONE |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| AA29       |                          | High Range       | VCCO_13                      | VCCO          |             |      13 |            |      |                     |                      |      1.80 |            |           |          |      |                  |              |                   |              |
+| AA30       | fu_data_i[operand_b][60] | High Range       | IO_L8N_T1_13                 | INPUT         | LVCMOS18*   |      13 |            |      |                     |                 NONE |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| AB1        |                          | Dedicated        | M2_0                         | Config        |             |       0 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| AB2        |                          | Dedicated        | M1_0                         | Config        |             |       0 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| AB3        |                          |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
+| AB4        |                          |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
+| AB5        |                          | Dedicated        | M0_0                         | Config        |             |       0 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| AB6        |                          | Dedicated        | VCCO_0                       | VCCO          |             |       0 |            |      |                     |                      |     any** |            |           |          |      |                  |              |                   |              |
+| AB7        |                          | High Performance | IO_25_VRP_34                 | User IO       |             |      34 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| AB8        |                          | High Performance | IO_L2N_T0_33                 | User IO       |             |      33 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| AB9        |                          | High Performance | IO_L3P_T0_DQS_33             | User IO       |             |      33 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| AB10       |                          | High Performance | IO_L7P_T1_33                 | User IO       |             |      33 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| AB11       |                          |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
+| AB12       |                          | High Performance | IO_L1N_T0_33                 | User IO       |             |      33 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| AB13       |                          | High Performance | IO_L6N_T0_VREF_33            | User IO       |             |      33 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| AB14       |                          | High Performance | IO_25_VRP_32                 | User IO       |             |      32 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| AB15       |                          | High Performance | IO_L20N_T3_32                | User IO       |             |      32 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| AB16       |                          | High Performance | VCCO_32                      | VCCO          |             |      32 |            |      |                     |                      | 0.00-1.80 |            |           |          |      |                  |              |                   |              |
+| AB17       |                          | High Performance | IO_L18P_T2_32                | User IO       |             |      32 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| AB18       |                          | High Performance | IO_L16N_T2_32                | User IO       |             |      32 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| AB19       |                          | High Performance | IO_L17P_T2_32                | User IO       |             |      32 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| AB20       | fu_data_i[operand_b][37] | High Range       | IO_L6N_T0_VREF_12            | INPUT         | LVCMOS18*   |      12 |            |      |                     |                 NONE |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| AB21       |                          |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
+| AB22       | fu_data_i[operand_b][44] | High Range       | IO_L3P_T0_DQS_12             | INPUT         | LVCMOS18*   |      12 |            |      |                     |                 NONE |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| AB23       | fu_data_i[operand_b][43] | High Range       | IO_L3N_T0_DQS_12             | INPUT         | LVCMOS18*   |      12 |            |      |                     |                 NONE |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| AB24       | fu_data_i[operand_b][36] | High Range       | IO_L7P_T1_12                 | INPUT         | LVCMOS18*   |      12 |            |      |                     |                 NONE |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| AB25       | fu_data_i[operator][0]   | High Range       | IO_L6N_T0_VREF_13            | INPUT         | LVCMOS18*   |      13 |            |      |                     |                 NONE |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| AB26       |                          | High Range       | VCCO_13                      | VCCO          |             |      13 |            |      |                     |                      |      1.80 |            |           |          |      |                  |              |                   |              |
+| AB27       | fu_data_i[operand_b][53] | High Range       | IO_L12P_T1_MRCC_13           | INPUT         | LVCMOS18*   |      13 |            |      |                     |                 NONE |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| AB28       | fu_data_i[operator][2]   | High Range       | IO_L5N_T0_13                 | INPUT         | LVCMOS18*   |      13 |            |      |                     |                 NONE |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| AB29       | fu_data_i[operand_b][57] | High Range       | IO_L10P_T1_13                | INPUT         | LVCMOS18*   |      13 |            |      |                     |                 NONE |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| AB30       | fu_data_i[operand_b][56] | High Range       | IO_L10N_T1_13                | INPUT         | LVCMOS18*   |      13 |            |      |                     |                 NONE |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| AC1        |                          | High Performance | IO_L2N_T0_34                 | User IO       |             |      34 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| AC2        |                          | High Performance | IO_L2P_T0_34                 | User IO       |             |      34 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| AC3        |                          | High Performance | VCCO_34                      | VCCO          |             |      34 |            |      |                     |                      | 0.00-1.80 |            |           |          |      |                  |              |                   |              |
+| AC4        |                          | High Performance | IO_L4N_T0_34                 | User IO       |             |      34 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| AC5        |                          | High Performance | IO_L4P_T0_34                 | User IO       |             |      34 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| AC6        |                          | High Performance | IO_0_VRN_34                  | User IO       |             |      34 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| AC7        |                          | High Performance | IO_L6P_T0_34                 | User IO       |             |      34 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| AC8        |                          |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
+| AC9        |                          | High Performance | IO_L3N_T0_DQS_33             | User IO       |             |      33 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| AC10       |                          | High Performance | IO_L7N_T1_33                 | User IO       |             |      33 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| AC11       |                          | High Performance | IO_L9N_T1_DQS_33             | User IO       |             |      33 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| AC12       |                          | High Performance | IO_L9P_T1_DQS_33             | User IO       |             |      33 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| AC13       |                          | High Performance | VCCO_33                      | VCCO          |             |      33 |            |      |                     |                      | 0.00-1.80 |            |           |          |      |                  |              |                   |              |
+| AC14       |                          | High Performance | IO_L22P_T3_32                | User IO       |             |      32 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| AC15       |                          | High Performance | IO_L21N_T3_DQS_32            | User IO       |             |      32 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| AC16       |                          | High Performance | IO_L21P_T3_DQS_32            | User IO       |             |      32 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| AC17       |                          | High Performance | IO_L18N_T2_32                | User IO       |             |      32 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| AC18       |                          |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
+| AC19       |                          | High Performance | IO_L17N_T2_32                | User IO       |             |      32 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| AC20       | fu_data_i[operand_b][40] | High Range       | IO_L5P_T0_12                 | INPUT         | LVCMOS18*   |      12 |            |      |                     |                 NONE |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| AC21       | fu_data_i[operand_b][39] | High Range       | IO_L5N_T0_12                 | INPUT         | LVCMOS18*   |      12 |            |      |                     |                 NONE |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| AC22       | fu_data_i[operand_b][34] | High Range       | IO_L8P_T1_12                 | INPUT         | LVCMOS18*   |      12 |            |      |                     |                 NONE |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| AC23       |                          | High Range       | VCCO_12                      | VCCO          |             |      12 |            |      |                     |                      |      1.80 |            |           |          |      |                  |              |                   |              |
+| AC24       | fu_data_i[operand_b][32] | High Range       | IO_L9P_T1_DQS_12             | INPUT         | LVCMOS18*   |      12 |            |      |                     |                 NONE |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| AC25       | fu_data_i[operand_b][35] | High Range       | IO_L7N_T1_12                 | INPUT         | LVCMOS18*   |      12 |            |      |                     |                 NONE |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| AC26       | fu_data_i[operand_a][3]  | High Range       | IO_L19P_T3_13                | INPUT         | LVCMOS18*   |      13 |            |      |                     |                 NONE |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| AC27       | fu_data_i[operand_b][52] | High Range       | IO_L12N_T1_MRCC_13           | INPUT         | LVCMOS18*   |      13 |            |      |                     |                 NONE |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| AC28       |                          |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
+| AC29       | fu_data_i[operand_b][63] | High Range       | IO_L7P_T1_13                 | INPUT         | LVCMOS18*   |      13 |            |      |                     |                 NONE |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| AC30       | fu_data_i[operand_b][62] | High Range       | IO_L7N_T1_13                 | INPUT         | LVCMOS18*   |      13 |            |      |                     |                 NONE |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| AD1        |                          | High Performance | IO_L3N_T0_DQS_34             | User IO       |             |      34 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| AD2        |                          | High Performance | IO_L3P_T0_DQS_34             | User IO       |             |      34 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| AD3        |                          | High Performance | IO_L1N_T0_34                 | User IO       |             |      34 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| AD4        |                          | High Performance | IO_L1P_T0_34                 | User IO       |             |      34 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| AD5        |                          |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
+| AD6        |                          | High Performance | IO_L5P_T0_34                 | User IO       |             |      34 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| AD7        |                          | High Performance | IO_L6N_T0_VREF_34            | User IO       |             |      34 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| AD8        |                          | High Performance | IO_L8P_T1_33                 | User IO       |             |      33 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| AD9        |                          | High Performance | IO_L10P_T1_33                | User IO       |             |      33 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| AD10       |                          | High Performance | VCCO_33                      | VCCO          |             |      33 |            |      |                     |                      | 0.00-1.80 |            |           |          |      |                  |              |                   |              |
+| AD11       |                          | High Performance | IO_L12N_T1_MRCC_33           | User IO       |             |      33 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| AD12       |                          | High Performance | IO_L12P_T1_MRCC_33           | User IO       |             |      33 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| AD13       |                          | High Performance | IO_25_VRP_33                 | User IO       |             |      33 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| AD14       |                          | High Performance | IO_L22N_T3_32                | User IO       |             |      32 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| AD15       |                          |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
+| AD16       |                          | High Performance | IO_L14N_T2_SRCC_32           | User IO       |             |      32 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| AD17       |                          | High Performance | IO_L14P_T2_SRCC_32           | User IO       |             |      32 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| AD18       |                          | High Performance | IO_L13P_T2_MRCC_32           | User IO       |             |      32 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| AD19       |                          | High Performance | IO_L10P_T1_32                | User IO       |             |      32 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| AD20       |                          | High Range       | VCCO_12                      | VCCO          |             |      12 |            |      |                     |                      |      1.80 |            |           |          |      |                  |              |                   |              |
+| AD21       | fu_data_i[operand_b][30] | High Range       | IO_L10P_T1_12                | INPUT         | LVCMOS18*   |      12 |            |      |                     |                 NONE |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| AD22       | fu_data_i[operand_b][33] | High Range       | IO_L8N_T1_12                 | INPUT         | LVCMOS18*   |      12 |            |      |                     |                 NONE |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| AD23       | fu_data_i[operand_b][26] | High Range       | IO_L12P_T1_MRCC_12           | INPUT         | LVCMOS18*   |      12 |            |      |                     |                 NONE |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| AD24       | fu_data_i[operand_b][31] | High Range       | IO_L9N_T1_DQS_12             | INPUT         | LVCMOS18*   |      12 |            |      |                     |                 NONE |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| AD25       |                          |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
+| AD26       | fu_data_i[operand_a][2]  | High Range       | IO_L19N_T3_VREF_13           | INPUT         | LVCMOS18*   |      13 |            |      |                     |                 NONE |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| AD27       | fu_data_i[operand_b][55] | High Range       | IO_L11P_T1_SRCC_13           | INPUT         | LVCMOS18*   |      13 |            |      |                     |                 NONE |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| AD28       | fu_data_i[operand_b][54] | High Range       | IO_L11N_T1_SRCC_13           | INPUT         | LVCMOS18*   |      13 |            |      |                     |                 NONE |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| AD29       | fu_data_i[operand_b][59] | High Range       | IO_L9P_T1_DQS_13             | INPUT         | LVCMOS18*   |      13 |            |      |                     |                 NONE |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| AD30       |                          | High Range       | VCCO_13                      | VCCO          |             |      13 |            |      |                     |                      |      1.80 |            |           |          |      |                  |              |                   |              |
+| AE1        |                          | High Performance | IO_L8P_T1_34                 | User IO       |             |      34 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| AE2        |                          |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
+| AE3        |                          | High Performance | IO_L10N_T1_34                | User IO       |             |      34 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| AE4        |                          | High Performance | IO_L10P_T1_34                | User IO       |             |      34 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| AE5        |                          | High Performance | IO_L11P_T1_SRCC_34           | User IO       |             |      34 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| AE6        |                          | High Performance | IO_L5N_T0_34                 | User IO       |             |      34 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| AE7        |                          | High Performance | VCCO_34                      | VCCO          |             |      34 |            |      |                     |                      | 0.00-1.80 |            |           |          |      |                  |              |                   |              |
+| AE8        |                          | High Performance | IO_L8N_T1_33                 | User IO       |             |      33 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| AE9        |                          | High Performance | IO_L10N_T1_33                | User IO       |             |      33 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| AE10       |                          | High Performance | IO_L14P_T2_SRCC_33           | User IO       |             |      33 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| AE11       |                          | High Performance | IO_L11P_T1_SRCC_33           | User IO       |             |      33 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| AE12       |                          |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
+| AE13       |                          | High Performance | IO_L19P_T3_33                | User IO       |             |      33 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| AE14       |                          | High Performance | IO_L19N_T3_VREF_32           | User IO       |             |      32 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| AE15       |                          | High Performance | IO_L19P_T3_32                | User IO       |             |      32 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| AE16       |                          | High Performance | IO_L6P_T0_32                 | User IO       |             |      32 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| AE17       |                          | High Performance | VCCO_32                      | VCCO          |             |      32 |            |      |                     |                      | 0.00-1.80 |            |           |          |      |                  |              |                   |              |
+| AE18       |                          | High Performance | IO_L13N_T2_MRCC_32           | User IO       |             |      32 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| AE19       |                          | High Performance | IO_L10N_T1_32                | User IO       |             |      32 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| AE20       | fu_data_i[operand_b][0]  | High Range       | IO_25_12                     | INPUT         | LVCMOS18*   |      12 |            |      |                     |                 NONE |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| AE21       | fu_data_i[operand_b][29] | High Range       | IO_L10N_T1_12                | INPUT         | LVCMOS18*   |      12 |            |      |                     |                 NONE |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| AE22       |                          |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
+| AE23       | fu_data_i[operand_b][28] | High Range       | IO_L11P_T1_SRCC_12           | INPUT         | LVCMOS18*   |      12 |            |      |                     |                 NONE |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| AE24       | fu_data_i[operand_b][25] | High Range       | IO_L12N_T1_MRCC_12           | INPUT         | LVCMOS18*   |      12 |            |      |                     |                 NONE |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| AE25       | fu_data_i[operand_b][18] | High Range       | IO_L16P_T2_12                | INPUT         | LVCMOS18*   |      12 |            |      |                     |                 NONE |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| AE26       | alu_branch_res_o         | High Range       | IO_25_13                     | OUTPUT        | LVCMOS18*   |      13 |         12 | SLOW |                     |            FP_VTT_50 |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| AE27       |                          | High Range       | VCCO_13                      | VCCO          |             |      13 |            |      |                     |                      |      1.80 |            |           |          |      |                  |              |                   |              |
+| AE28       | fu_data_i[operand_a][13] | High Range       | IO_L14P_T2_SRCC_13           | INPUT         | LVCMOS18*   |      13 |            |      |                     |                 NONE |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| AE29       | fu_data_i[operand_b][58] | High Range       | IO_L9N_T1_DQS_13             | INPUT         | LVCMOS18*   |      13 |            |      |                     |                 NONE |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| AE30       | fu_data_i[operand_a][9]  | High Range       | IO_L16P_T2_13                | INPUT         | LVCMOS18*   |      13 |            |      |                     |                 NONE |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| AF1        |                          | High Performance | IO_L8N_T1_34                 | User IO       |             |      34 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| AF2        |                          | High Performance | IO_L7N_T1_34                 | User IO       |             |      34 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| AF3        |                          | High Performance | IO_L7P_T1_34                 | User IO       |             |      34 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| AF4        |                          | High Performance | VCCO_34                      | VCCO          |             |      34 |            |      |                     |                      | 0.00-1.80 |            |           |          |      |                  |              |                   |              |
+| AF5        |                          | High Performance | IO_L11N_T1_SRCC_34           | User IO       |             |      34 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| AF6        |                          | High Performance | IO_L12P_T1_MRCC_34           | User IO       |             |      34 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| AF7        |                          | High Performance | IO_L20P_T3_34                | User IO       |             |      34 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| AF8        |                          | High Performance | IO_L19P_T3_34                | User IO       |             |      34 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| AF9        |                          |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
+| AF10       |                          | High Performance | IO_L14N_T2_SRCC_33           | User IO       |             |      33 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| AF11       |                          | High Performance | IO_L11N_T1_SRCC_33           | User IO       |             |      33 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| AF12       |                          | High Performance | IO_L23P_T3_33                | User IO       |             |      33 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| AF13       |                          | High Performance | IO_L19N_T3_VREF_33           | User IO       |             |      33 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| AF14       |                          | High Performance | VCCO_32                      | VCCO          |             |      32 |            |      |                     |                      | 0.00-1.80 |            |           |          |      |                  |              |                   |              |
+| AF15       |                          | High Performance | IO_L4P_T0_32                 | User IO       |             |      32 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| AF16       |                          | High Performance | IO_L6N_T0_VREF_32            | User IO       |             |      32 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| AF17       |                          | High Performance | IO_L12P_T1_MRCC_32           | User IO       |             |      32 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| AF18       |                          | High Performance | IO_L11P_T1_SRCC_32           | User IO       |             |      32 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| AF19       |                          |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
+| AF20       | fu_data_i[operand_b][12] | High Range       | IO_L19P_T3_12                | INPUT         | LVCMOS18*   |      12 |            |      |                     |                 NONE |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| AF21       | fu_data_i[operand_b][11] | High Range       | IO_L19N_T3_VREF_12           | INPUT         | LVCMOS18*   |      12 |            |      |                     |                 NONE |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| AF22       | fu_data_i[operand_b][24] | High Range       | IO_L13P_T2_MRCC_12           | INPUT         | LVCMOS18*   |      12 |            |      |                     |                 NONE |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| AF23       | fu_data_i[operand_b][27] | High Range       | IO_L11N_T1_SRCC_12           | INPUT         | LVCMOS18*   |      12 |            |      |                     |                 NONE |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| AF24       |                          | High Range       | VCCO_12                      | VCCO          |             |      12 |            |      |                     |                      |      1.80 |            |           |          |      |                  |              |                   |              |
+| AF25       | fu_data_i[operand_b][17] | High Range       | IO_L16N_T2_12                | INPUT         | LVCMOS18*   |      12 |            |      |                     |                 NONE |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| AF26       | fu_data_i[imm][3]        | High Range       | IO_L23P_T3_13                | INPUT         | LVCMOS18*   |      13 |            |      |                     |                 NONE |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| AF27       | fu_data_i[imm][2]        | High Range       | IO_L23N_T3_13                | INPUT         | LVCMOS18*   |      13 |            |      |                     |                 NONE |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| AF28       | fu_data_i[operand_a][12] | High Range       | IO_L14N_T2_SRCC_13           | INPUT         | LVCMOS18*   |      13 |            |      |                     |                 NONE |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| AF29       |                          |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
+| AF30       | fu_data_i[operand_a][8]  | High Range       | IO_L16N_T2_13                | INPUT         | LVCMOS18*   |      13 |            |      |                     |                 NONE |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| AG1        |                          | High Performance | VCCO_34                      | VCCO          |             |      34 |            |      |                     |                      | 0.00-1.80 |            |           |          |      |                  |              |                   |              |
+| AG2        |                          | High Performance | IO_L15P_T2_DQS_34            | User IO       |             |      34 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| AG3        |                          | High Performance | IO_L9N_T1_DQS_34             | User IO       |             |      34 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| AG4        |                          | High Performance | IO_L9P_T1_DQS_34             | User IO       |             |      34 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| AG5        |                          | High Performance | IO_L12N_T1_MRCC_34           | User IO       |             |      34 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| AG6        |                          |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
+| AG7        |                          | High Performance | IO_L20N_T3_34                | User IO       |             |      34 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| AG8        |                          | High Performance | IO_L19N_T3_VREF_34           | User IO       |             |      34 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| AG9        |                          | High Performance | IO_L16P_T2_33                | User IO       |             |      33 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| AG10       |                          | High Performance | IO_L13P_T2_MRCC_33           | User IO       |             |      33 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| AG11       |                          | High Performance | VCCO_33                      | VCCO          |             |      33 |            |      |                     |                      | 0.00-1.80 |            |           |          |      |                  |              |                   |              |
+| AG12       |                          | High Performance | IO_L23N_T3_33                | User IO       |             |      33 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| AG13       |                          | High Performance | IO_L24P_T3_33                | User IO       |             |      33 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| AG14       |                          | High Performance | IO_L4N_T0_32                 | User IO       |             |      32 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| AG15       |                          | High Performance | IO_L2P_T0_32                 | User IO       |             |      32 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| AG16       |                          |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
+| AG17       |                          | High Performance | IO_L12N_T1_MRCC_32           | User IO       |             |      32 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| AG18       |                          | High Performance | IO_L11N_T1_SRCC_32           | User IO       |             |      32 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| AG19       |                          | High Performance | IO_L8P_T1_32                 | User IO       |             |      32 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| AG20       | fu_data_i[operand_b][6]  | High Range       | IO_L22P_T3_12                | INPUT         | LVCMOS18*   |      12 |            |      |                     |                 NONE |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| AG21       |                          | High Range       | VCCO_12                      | VCCO          |             |      12 |            |      |                     |                      |      1.80 |            |           |          |      |                  |              |                   |              |
+| AG22       | fu_data_i[operand_b][10] | High Range       | IO_L20P_T3_12                | INPUT         | LVCMOS18*   |      12 |            |      |                     |                 NONE |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| AG23       | fu_data_i[operand_b][23] | High Range       | IO_L13N_T2_MRCC_12           | INPUT         | LVCMOS18*   |      12 |            |      |                     |                 NONE |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| AG24       | fu_data_i[operand_b][22] | High Range       | IO_L14P_T2_SRCC_12           | INPUT         | LVCMOS18*   |      12 |            |      |                     |                 NONE |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| AG25       | fu_data_i[operand_b][14] | High Range       | IO_L18P_T2_12                | INPUT         | LVCMOS18*   |      12 |            |      |                     |                 NONE |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| AG26       |                          |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
+| AG27       | fu_data_i[imm][7]        | High Range       | IO_L21P_T3_DQS_13            | INPUT         | LVCMOS18*   |      13 |            |      |                     |                 NONE |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| AG28       | fu_data_i[imm][6]        | High Range       | IO_L21N_T3_DQS_13            | INPUT         | LVCMOS18*   |      13 |            |      |                     |                 NONE |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| AG29       | fu_data_i[operand_b][51] | High Range       | IO_L13P_T2_MRCC_13           | INPUT         | LVCMOS18*   |      13 |            |      |                     |                 NONE |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| AG30       | fu_data_i[operand_a][5]  | High Range       | IO_L18P_T2_13                | INPUT         | LVCMOS18*   |      13 |            |      |                     |                 NONE |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| AH1        |                          | High Performance | IO_L15N_T2_DQS_34            | User IO       |             |      34 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| AH2        |                          | High Performance | IO_L16P_T2_34                | User IO       |             |      34 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| AH3        |                          |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
+| AH4        |                          | High Performance | IO_L13P_T2_MRCC_34           | User IO       |             |      34 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| AH5        |                          | High Performance | IO_L14N_T2_SRCC_34           | User IO       |             |      34 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| AH6        |                          | High Performance | IO_L14P_T2_SRCC_34           | User IO       |             |      34 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| AH7        |                          | High Performance | IO_L21P_T3_DQS_34            | User IO       |             |      34 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| AH8        |                          | High Performance | VCCO_34                      | VCCO          |             |      34 |            |      |                     |                      | 0.00-1.80 |            |           |          |      |                  |              |                   |              |
+| AH9        |                          | High Performance | IO_L16N_T2_33                | User IO       |             |      33 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| AH10       |                          | High Performance | IO_L13N_T2_MRCC_33           | User IO       |             |      33 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| AH11       |                          | High Performance | IO_L18P_T2_33                | User IO       |             |      33 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| AH12       |                          | High Performance | IO_L24N_T3_33                | User IO       |             |      33 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| AH13       |                          |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
+| AH14       |                          | High Performance | IO_L21P_T3_DQS_33            | User IO       |             |      33 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| AH15       |                          | High Performance | IO_L2N_T0_32                 | User IO       |             |      32 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| AH16       |                          | High Performance | IO_L3P_T0_DQS_32             | User IO       |             |      32 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| AH17       |                          | High Performance | IO_L5P_T0_32                 | User IO       |             |      32 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| AH18       |                          | High Performance | VCCO_32                      | VCCO          |             |      32 |            |      |                     |                      | 0.00-1.80 |            |           |          |      |                  |              |                   |              |
+| AH19       |                          | High Performance | IO_L8N_T1_32                 | User IO       |             |      32 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| AH20       | fu_data_i[operand_b][5]  | High Range       | IO_L22N_T3_12                | INPUT         | LVCMOS18*   |      12 |            |      |                     |                 NONE |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| AH21       | fu_data_i[operand_b][4]  | High Range       | IO_L23P_T3_12                | INPUT         | LVCMOS18*   |      12 |            |      |                     |                 NONE |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| AH22       | fu_data_i[operand_b][9]  | High Range       | IO_L20N_T3_12                | INPUT         | LVCMOS18*   |      12 |            |      |                     |                 NONE |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| AH23       |                          |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
+| AH24       | fu_data_i[operand_b][21] | High Range       | IO_L14N_T2_SRCC_12           | INPUT         | LVCMOS18*   |      12 |            |      |                     |                 NONE |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| AH25       | fu_data_i[operand_b][13] | High Range       | IO_L18N_T2_12                | INPUT         | LVCMOS18*   |      12 |            |      |                     |                 NONE |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| AH26       | fu_data_i[imm][5]        | High Range       | IO_L22P_T3_13                | INPUT         | LVCMOS18*   |      13 |            |      |                     |                 NONE |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| AH27       | fu_data_i[imm][4]        | High Range       | IO_L22N_T3_13                | INPUT         | LVCMOS18*   |      13 |            |      |                     |                 NONE |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| AH28       |                          | High Range       | VCCO_13                      | VCCO          |             |      13 |            |      |                     |                      |      1.80 |            |           |          |      |                  |              |                   |              |
+| AH29       | fu_data_i[operand_b][50] | High Range       | IO_L13N_T2_MRCC_13           | INPUT         | LVCMOS18*   |      13 |            |      |                     |                 NONE |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| AH30       | fu_data_i[operand_a][4]  | High Range       | IO_L18N_T2_13                | INPUT         | LVCMOS18*   |      13 |            |      |                     |                 NONE |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| AJ1        |                          | High Performance | IO_L17P_T2_34                | User IO       |             |      34 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| AJ2        |                          | High Performance | IO_L16N_T2_34                | User IO       |             |      34 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| AJ3        |                          | High Performance | IO_L18P_T2_34                | User IO       |             |      34 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| AJ4        |                          | High Performance | IO_L13N_T2_MRCC_34           | User IO       |             |      34 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| AJ5        |                          | High Performance | VCCO_34                      | VCCO          |             |      34 |            |      |                     |                      | 0.00-1.80 |            |           |          |      |                  |              |                   |              |
+| AJ6        |                          | High Performance | IO_L22P_T3_34                | User IO       |             |      34 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| AJ7        |                          | High Performance | IO_L21N_T3_DQS_34            | User IO       |             |      34 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| AJ8        |                          | High Performance | IO_L23P_T3_34                | User IO       |             |      34 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| AJ9        |                          | High Performance | IO_L15P_T2_DQS_33            | User IO       |             |      33 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| AJ10       |                          |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
+| AJ11       |                          | High Performance | IO_L18N_T2_33                | User IO       |             |      33 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| AJ12       |                          | High Performance | IO_L22N_T3_33                | User IO       |             |      33 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| AJ13       |                          | High Performance | IO_L22P_T3_33                | User IO       |             |      33 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| AJ14       |                          | High Performance | IO_L21N_T3_DQS_33            | User IO       |             |      33 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| AJ15       |                          | High Performance | VCCO_32                      | VCCO          |             |      32 |            |      |                     |                      | 0.00-1.80 |            |           |          |      |                  |              |                   |              |
+| AJ16       |                          | High Performance | IO_L3N_T0_DQS_32             | User IO       |             |      32 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| AJ17       |                          | High Performance | IO_L5N_T0_32                 | User IO       |             |      32 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| AJ18       |                          | High Performance | IO_L9P_T1_DQS_32             | User IO       |             |      32 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| AJ19       |                          | High Performance | IO_L7P_T1_32                 | User IO       |             |      32 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| AJ20       |                          |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
+| AJ21       | fu_data_i[operand_b][3]  | High Range       | IO_L23N_T3_12                | INPUT         | LVCMOS18*   |      12 |            |      |                     |                 NONE |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| AJ22       | fu_data_i[operand_b][8]  | High Range       | IO_L21P_T3_DQS_12            | INPUT         | LVCMOS18*   |      12 |            |      |                     |                 NONE |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| AJ23       | fu_data_i[operand_b][7]  | High Range       | IO_L21N_T3_DQS_12            | INPUT         | LVCMOS18*   |      12 |            |      |                     |                 NONE |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| AJ24       | fu_data_i[operand_b][20] | High Range       | IO_L15P_T2_DQS_12            | INPUT         | LVCMOS18*   |      12 |            |      |                     |                 NONE |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| AJ25       |                          | High Range       | VCCO_13                      | VCCO          |             |      13 |            |      |                     |                      |      1.80 |            |           |          |      |                  |              |                   |              |
+| AJ26       | fu_data_i[imm][1]        | High Range       | IO_L24P_T3_13                | INPUT         | LVCMOS18*   |      13 |            |      |                     |                 NONE |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| AJ27       | fu_data_i[operand_a][1]  | High Range       | IO_L20P_T3_13                | INPUT         | LVCMOS18*   |      13 |            |      |                     |                 NONE |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| AJ28       | fu_data_i[operand_a][7]  | High Range       | IO_L17P_T2_13                | INPUT         | LVCMOS18*   |      13 |            |      |                     |                 NONE |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| AJ29       | fu_data_i[operand_a][6]  | High Range       | IO_L17N_T2_13                | INPUT         | LVCMOS18*   |      13 |            |      |                     |                 NONE |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| AJ30       |                          |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
+| AK1        |                          | High Performance | IO_L17N_T2_34                | User IO       |             |      34 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| AK2        |                          | High Performance | VCCO_34                      | VCCO          |             |      34 |            |      |                     |                      | 0.00-1.80 |            |           |          |      |                  |              |                   |              |
+| AK3        |                          | High Performance | IO_L18N_T2_34                | User IO       |             |      34 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| AK4        |                          | High Performance | IO_L24N_T3_34                | User IO       |             |      34 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| AK5        |                          | High Performance | IO_L24P_T3_34                | User IO       |             |      34 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| AK6        |                          | High Performance | IO_L22N_T3_34                | User IO       |             |      34 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| AK7        |                          |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
+| AK8        |                          | High Performance | IO_L23N_T3_34                | User IO       |             |      34 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| AK9        |                          | High Performance | IO_L15N_T2_DQS_33            | User IO       |             |      33 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| AK10       |                          | High Performance | IO_L17N_T2_33                | User IO       |             |      33 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| AK11       |                          | High Performance | IO_L17P_T2_33                | User IO       |             |      33 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| AK12       |                          | High Performance | VCCO_33                      | VCCO          |             |      33 |            |      |                     |                      | 0.00-1.80 |            |           |          |      |                  |              |                   |              |
+| AK13       |                          | High Performance | IO_L20N_T3_33                | User IO       |             |      33 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| AK14       |                          | High Performance | IO_L20P_T3_33                | User IO       |             |      33 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| AK15       |                          | High Performance | IO_L1N_T0_32                 | User IO       |             |      32 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| AK16       |                          | High Performance | IO_L1P_T0_32                 | User IO       |             |      32 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| AK17       |                          |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
+| AK18       |                          | High Performance | IO_L9N_T1_DQS_32             | User IO       |             |      32 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| AK19       |                          | High Performance | IO_L7N_T1_32                 | User IO       |             |      32 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| AK20       | fu_data_i[operand_b][2]  | High Range       | IO_L24P_T3_12                | INPUT         | LVCMOS18*   |      12 |            |      |                     |                 NONE |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| AK21       | fu_data_i[operand_b][1]  | High Range       | IO_L24N_T3_12                | INPUT         | LVCMOS18*   |      12 |            |      |                     |                 NONE |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| AK22       |                          | High Range       | VCCO_12                      | VCCO          |             |      12 |            |      |                     |                      |      1.80 |            |           |          |      |                  |              |                   |              |
+| AK23       | fu_data_i[operand_b][16] | High Range       | IO_L17P_T2_12                | INPUT         | LVCMOS18*   |      12 |            |      |                     |                 NONE |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| AK24       | fu_data_i[operand_b][15] | High Range       | IO_L17N_T2_12                | INPUT         | LVCMOS18*   |      12 |            |      |                     |                 NONE |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| AK25       | fu_data_i[operand_b][19] | High Range       | IO_L15N_T2_DQS_12            | INPUT         | LVCMOS18*   |      12 |            |      |                     |                 NONE |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| AK26       | fu_data_i[imm][0]        | High Range       | IO_L24N_T3_13                | INPUT         | LVCMOS18*   |      13 |            |      |                     |                 NONE |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| AK27       |                          |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
+| AK28       | fu_data_i[operand_a][0]  | High Range       | IO_L20N_T3_13                | INPUT         | LVCMOS18*   |      13 |            |      |                     |                 NONE |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| AK29       | fu_data_i[operand_a][11] | High Range       | IO_L15P_T2_DQS_13            | INPUT         | LVCMOS18*   |      13 |            |      |                     |                 NONE |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| AK30       | fu_data_i[operand_a][10] | High Range       | IO_L15N_T2_DQS_13            | INPUT         | LVCMOS18*   |      13 |            |      |                     |                 NONE |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| B1         |                          |                  | MGTXTXN2_118                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| B2         |                          |                  | MGTXTXP2_118                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| B3         |                          |                  | MGTAVTT                      | Gigabit Power |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| B4         |                          |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
+| B5         |                          |                  | MGTXRXN2_118                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| B6         |                          |                  | MGTXRXP2_118                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| B7         |                          |                  | MGTAVCC                      | Gigabit Power |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| B8         |                          |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
+| B9         |                          |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
+| B10        |                          | Dedicated        | CCLK_0                       | Config        |             |       0 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| B11        |                          |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
+| B12        |                          | High Range       | IO_L15N_T2_DQS_18            | User IO       |             |      18 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| B13        |                          | High Range       | IO_L22P_T3_18                | User IO       |             |      18 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| B14        |                          | High Range       | IO_L24P_T3_18                | User IO       |             |      18 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| B15        |                          | High Range       | IO_L23N_T3_18                | User IO       |             |      18 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| B16        |                          | High Range       | VCCO_17                      | VCCO          |             |      17 |            |      |                     |                      |     any** |            |           |          |      |                  |              |                   |              |
+| B17        |                          | High Range       | IO_L17N_T2_17                | User IO       |             |      17 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| B18        |                          | High Range       | IO_L22P_T3_17                | User IO       |             |      17 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| B19        |                          | High Range       | IO_L24N_T3_17                | User IO       |             |      17 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| B20        |                          | High Range       | IO_L19N_T3_VREF_17           | User IO       |             |      17 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| B21        |                          |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
+| B22        |                          | High Range       | IO_L23P_T3_17                | User IO       |             |      17 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| B23        |                          | High Range       | IO_L1P_T0_16                 | User IO       |             |      16 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| B24        |                          | High Range       | IO_L8N_T1_16                 | User IO       |             |      16 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| B25        |                          | High Range       | IO_L12N_T1_MRCC_16           | User IO       |             |      16 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| B26        |                          | High Range       | VCCO_16                      | VCCO          |             |      16 |            |      |                     |                      |      1.80 |            |           |          |      |                  |              |                   |              |
+| B27        |                          | High Range       | IO_L7P_T1_16                 | User IO       |             |      16 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| B28        |                          | High Range       | IO_L9P_T1_DQS_16             | User IO       |             |      16 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| B29        |                          | High Range       | IO_L15N_T2_DQS_16            | User IO       |             |      16 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| B30        |                          | High Range       | IO_L17P_T2_16                | User IO       |             |      16 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| C1         |                          |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
+| C2         |                          |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
+| C3         |                          |                  | MGTXTXN1_118                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| C4         |                          |                  | MGTXTXP1_118                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| C5         |                          |                  | MGTAVTT                      | Gigabit Power |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| C6         |                          |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
+| C7         |                          |                  | MGTREFCLK0N_118              | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| C8         |                          |                  | MGTREFCLK0P_118              | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| C9         |                          |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
+| C10        |                          | Dedicated        | VCCBATT_0                    | Config        |             |       0 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| C11        |                          | High Range       | IO_L18N_T2_18                | User IO       |             |      18 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| C12        |                          | High Range       | IO_L15P_T2_DQS_18            | User IO       |             |      18 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| C13        |                          | High Range       | VCCO_18                      | VCCO          |             |      18 |            |      |                     |                      |     any** |            |           |          |      |                  |              |                   |              |
+| C14        |                          | High Range       | IO_L21N_T3_DQS_18            | User IO       |             |      18 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| C15        |                          | High Range       | IO_L23P_T3_18                | User IO       |             |      18 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| C16        |                          | High Range       | IO_L15N_T2_DQS_17            | User IO       |             |      17 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| C17        |                          | High Range       | IO_L17P_T2_17                | User IO       |             |      17 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| C18        |                          |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
+| C19        |                          | High Range       | IO_L24P_T3_17                | User IO       |             |      17 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| C20        |                          | High Range       | IO_L19P_T3_17                | User IO       |             |      17 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| C21        |                          | High Range       | IO_L8N_T1_17                 | User IO       |             |      17 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| C22        |                          | High Range       | IO_L10N_T1_17                | User IO       |             |      17 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| C23        |                          | High Range       | VCCO_16                      | VCCO          |             |      16 |            |      |                     |                      |      1.80 |            |           |          |      |                  |              |                   |              |
+| C24        |                          | High Range       | IO_L8P_T1_16                 | User IO       |             |      16 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| C25        |                          | High Range       | IO_L12P_T1_MRCC_16           | User IO       |             |      16 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| C26        |                          | High Range       | IO_L11N_T1_SRCC_16           | User IO       |             |      16 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| C27        |                          | High Range       | IO_L13N_T2_MRCC_16           | User IO       |             |      16 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| C28        |                          |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
+| C29        |                          | High Range       | IO_L15P_T2_DQS_16            | User IO       |             |      16 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| C30        |                          | High Range       | IO_L16N_T2_16                | User IO       |             |      16 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| D1         |                          |                  | MGTXTXN0_118                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| D2         |                          |                  | MGTXTXP0_118                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| D3         |                          |                  | MGTAVTT                      | Gigabit Power |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| D4         |                          |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
+| D5         |                          |                  | MGTXRXN1_118                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| D6         |                          |                  | MGTXRXP1_118                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| D7         |                          |                  | MGTAVCC                      | Gigabit Power |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| D8         |                          |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
+| D9         |                          |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
+| D10        |                          | High Range       | VCCO_18                      | VCCO          |             |      18 |            |      |                     |                      |     any** |            |           |          |      |                  |              |                   |              |
+| D11        |                          | High Range       | IO_L18P_T2_18                | User IO       |             |      18 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| D12        |                          | High Range       | IO_L13P_T2_MRCC_18           | User IO       |             |      18 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| D13        |                          | High Range       | IO_L13N_T2_MRCC_18           | User IO       |             |      18 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| D14        |                          | High Range       | IO_L21P_T3_DQS_18            | User IO       |             |      18 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| D15        |                          |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
+| D16        |                          | High Range       | IO_L15P_T2_DQS_17            | User IO       |             |      17 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| D17        |                          | High Range       | IO_L13P_T2_MRCC_17           | User IO       |             |      17 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| D18        |                          | High Range       | IO_L13N_T2_MRCC_17           | User IO       |             |      17 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| D19        |                          | High Range       | IO_L14N_T2_SRCC_17           | User IO       |             |      17 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| D20        |                          | High Range       | VCCO_17                      | VCCO          |             |      17 |            |      |                     |                      |     any** |            |           |          |      |                  |              |                   |              |
+| D21        |                          | High Range       | IO_L8P_T1_17                 | User IO       |             |      17 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| D22        |                          | High Range       | IO_L10P_T1_17                | User IO       |             |      17 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| D23        |                          | High Range       | IO_L2N_T0_16                 | User IO       |             |      16 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| D24        |                          | High Range       | IO_L4N_T0_16                 | User IO       |             |      16 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| D25        |                          |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
+| D26        |                          | High Range       | IO_L11P_T1_SRCC_16           | User IO       |             |      16 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| D27        |                          | High Range       | IO_L13P_T2_MRCC_16           | User IO       |             |      16 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| D28        |                          | High Range       | IO_L14N_T2_SRCC_16           | User IO       |             |      16 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| D29        |                          | High Range       | IO_L16P_T2_16                | User IO       |             |      16 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| D30        |                          | High Range       | VCCO_16                      | VCCO          |             |      16 |            |      |                     |                      |      1.80 |            |           |          |      |                  |              |                   |              |
+| E1         |                          |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
+| E2         |                          |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
+| E3         |                          |                  | MGTXRXN0_118                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| E4         |                          |                  | MGTXRXP0_118                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| E5         |                          |                  | MGTAVTT                      | Gigabit Power |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| E6         |                          |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
+| E7         |                          |                  | MGTREFCLK1N_118              | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| E8         |                          |                  | MGTREFCLK1P_118              | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| E9         |                          |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
+| E10        |                          | Dedicated        | TCK_0                        | Config        |             |       0 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| E11        |                          | High Range       | IO_L16N_T2_18                | User IO       |             |      18 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| E12        |                          |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
+| E13        |                          | High Range       | IO_L14N_T2_SRCC_18           | User IO       |             |      18 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| E14        |                          | High Range       | IO_L20P_T3_18                | User IO       |             |      18 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| E15        |                          | High Range       | IO_L20N_T3_18                | User IO       |             |      18 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| E16        |                          | High Range       | IO_L19N_T3_VREF_18           | User IO       |             |      18 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| E17        |                          | High Range       | VCCO_17                      | VCCO          |             |      17 |            |      |                     |                      |     any** |            |           |          |      |                  |              |                   |              |
+| E18        |                          | High Range       | IO_25_17                     | User IO       |             |      17 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| E19        |                          | High Range       | IO_L14P_T2_SRCC_17           | User IO       |             |      17 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| E20        |                          | High Range       | IO_L12N_T1_MRCC_17           | User IO       |             |      17 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| E21        |                          | High Range       | IO_L11N_T1_SRCC_17           | User IO       |             |      17 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| E22        |                          |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
+| E23        |                          | High Range       | IO_L2P_T0_16                 | User IO       |             |      16 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| E24        |                          | High Range       | IO_L4P_T0_16                 | User IO       |             |      16 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| E25        |                          | High Range       | IO_L3N_T0_DQS_16             | User IO       |             |      16 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| E26        |                          | High Range       | IO_L5N_T0_16                 | User IO       |             |      16 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| E27        |                          | High Range       | VCCO_16                      | VCCO          |             |      16 |            |      |                     |                      |      1.80 |            |           |          |      |                  |              |                   |              |
+| E28        |                          | High Range       | IO_L14P_T2_SRCC_16           | User IO       |             |      16 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| E29        |                          | High Range       | IO_L18P_T2_16                | User IO       |             |      16 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| E30        | result_o[63]             | High Range       | IO_L18N_T2_16                | OUTPUT        | LVCMOS18*   |      16 |         12 | SLOW |                     |            FP_VTT_50 |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| F1         |                          |                  | MGTXTXN3_117                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| F2         |                          |                  | MGTXTXP3_117                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| F3         |                          |                  | MGTAVTT                      | Gigabit Power |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| F4         |                          |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
+| F5         |                          |                  | MGTXRXN3_117                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| F6         |                          |                  | MGTXRXP3_117                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| F7         |                          |                  | MGTAVCC                      | Gigabit Power |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| F8         |                          |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
+| F9         |                          |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
+| F10        |                          | Dedicated        | TMS_0                        | Config        |             |       0 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| F11        |                          | High Range       | IO_L16P_T2_18                | User IO       |             |      18 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| F12        |                          | High Range       | IO_L14P_T2_SRCC_18           | User IO       |             |      18 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| F13        |                          | High Range       | IO_L12N_T1_MRCC_18           | User IO       |             |      18 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| F14        |                          | High Range       | VCCO_18                      | VCCO          |             |      18 |            |      |                     |                      |     any** |            |           |          |      |                  |              |                   |              |
+| F15        |                          | High Range       | IO_L19P_T3_18                | User IO       |             |      18 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| F16        |                          | High Range       | IO_25_18                     | User IO       |             |      18 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| F17        |                          | High Range       | IO_L18N_T2_17                | User IO       |             |      17 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| F18        |                          | High Range       | IO_L16N_T2_17                | User IO       |             |      17 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| F19        |                          |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
+| F20        |                          | High Range       | IO_L12P_T1_MRCC_17           | User IO       |             |      17 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| F21        |                          | High Range       | IO_L11P_T1_SRCC_17           | User IO       |             |      17 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| F22        |                          | High Range       | IO_L9N_T1_DQS_17             | User IO       |             |      17 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| F23        |                          | High Range       | IO_0_16                      | User IO       |             |      16 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| F24        |                          | High Range       | VCCO_16                      | VCCO          |             |      16 |            |      |                     |                      |      1.80 |            |           |          |      |                  |              |                   |              |
+| F25        |                          | High Range       | IO_L3P_T0_DQS_16             | User IO       |             |      16 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| F26        |                          | High Range       | IO_L5P_T0_16                 | User IO       |             |      16 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| F27        | result_o[57]             | High Range       | IO_L21N_T3_DQS_16            | OUTPUT        | LVCMOS18*   |      16 |         12 | SLOW |                     |            FP_VTT_50 |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| F28        | result_o[59]             | High Range       | IO_L20N_T3_16                | OUTPUT        | LVCMOS18*   |      16 |         12 | SLOW |                     |            FP_VTT_50 |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| F29        |                          |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
+| F30        | result_o[55]             | High Range       | IO_L22N_T3_16                | OUTPUT        | LVCMOS18*   |      16 |         12 | SLOW |                     |            FP_VTT_50 |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| G1         |                          |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
+| G2         |                          |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
+| G3         |                          |                  | MGTXRXN2_117                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| G4         |                          |                  | MGTXRXP2_117                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| G5         |                          |                  | MGTAVTT                      | Gigabit Power |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| G6         |                          |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
+| G7         |                          |                  | MGTREFCLK0N_117              | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| G8         |                          |                  | MGTREFCLK0P_117              | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| G9         |                          |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
+| G10        |                          | Dedicated        | TDO_0                        | Config        |             |       0 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| G11        |                          | High Range       | VCCO_18                      | VCCO          |             |      18 |            |      |                     |                      |     any** |            |           |          |      |                  |              |                   |              |
+| G12        |                          | High Range       | IO_0_18                      | User IO       |             |      18 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| G13        |                          | High Range       | IO_L12P_T1_MRCC_18           | User IO       |             |      18 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| G14        |                          | High Range       | IO_L11N_T1_SRCC_18           | User IO       |             |      18 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| G15        |                          | High Range       | IO_L7N_T1_18                 | User IO       |             |      18 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| G16        |                          |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
+| G17        |                          | High Range       | IO_L18P_T2_17                | User IO       |             |      17 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| G18        |                          | High Range       | IO_L16P_T2_17                | User IO       |             |      17 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| G19        |                          | High Range       | IO_0_17                      | User IO       |             |      17 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| G20        |                          | High Range       | IO_L2N_T0_17                 | User IO       |             |      17 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| G21        |                          | High Range       | VCCO_17                      | VCCO          |             |      17 |            |      |                     |                      |     any** |            |           |          |      |                  |              |                   |              |
+| G22        |                          | High Range       | IO_L9P_T1_DQS_17             | User IO       |             |      17 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| G23        |                          | High Range       | IO_L6P_T0_16                 | User IO       |             |      16 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| G24        |                          | High Range       | IO_L6N_T0_VREF_16            | User IO       |             |      16 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| G25        | result_o[50]             | High Range       | IO_25_16                     | OUTPUT        | LVCMOS18*   |      16 |         12 | SLOW |                     |            FP_VTT_50 |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| G26        |                          |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
+| G27        | result_o[58]             | High Range       | IO_L21P_T3_DQS_16            | OUTPUT        | LVCMOS18*   |      16 |         12 | SLOW |                     |            FP_VTT_50 |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| G28        | result_o[60]             | High Range       | IO_L20P_T3_16                | OUTPUT        | LVCMOS18*   |      16 |         12 | SLOW |                     |            FP_VTT_50 |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| G29        | result_o[56]             | High Range       | IO_L22P_T3_16                | OUTPUT        | LVCMOS18*   |      16 |         12 | SLOW |                     |            FP_VTT_50 |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| G30        | result_o[51]             | High Range       | IO_L24N_T3_16                | OUTPUT        | LVCMOS18*   |      16 |         12 | SLOW |                     |            FP_VTT_50 |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| H1         |                          |                  | MGTXTXN2_117                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| H2         |                          |                  | MGTXTXP2_117                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| H3         |                          |                  | MGTAVTT                      | Gigabit Power |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| H4         |                          |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
+| H5         |                          |                  | MGTXRXN1_117                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| H6         |                          |                  | MGTXRXP1_117                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| H7         |                          |                  | MGTAVCC                      | Gigabit Power |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| H8         |                          |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
+| H9         |                          |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
+| H10        |                          | Dedicated        | TDI_0                        | Config        |             |       0 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| H11        |                          | High Range       | IO_L10P_T1_18                | User IO       |             |      18 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| H12        |                          | High Range       | IO_L10N_T1_18                | User IO       |             |      18 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| H13        |                          |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
+| H14        |                          | High Range       | IO_L11P_T1_SRCC_18           | User IO       |             |      18 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| H15        |                          | High Range       | IO_L7P_T1_18                 | User IO       |             |      18 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| H16        |                          | High Range       | IO_L9N_T1_DQS_18             | User IO       |             |      18 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| H17        |                          | High Range       | IO_L3N_T0_DQS_17             | User IO       |             |      17 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| H18        |                          | High Range       | VCCO_17                      | VCCO          |             |      17 |            |      |                     |                      |     any** |            |           |          |      |                  |              |                   |              |
+| H19        |                          | High Range       | IO_L4N_T0_17                 | User IO       |             |      17 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| H20        |                          | High Range       | IO_L2P_T0_17                 | User IO       |             |      17 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| H21        |                          | High Range       | IO_L7P_T1_17                 | User IO       |             |      17 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| H22        |                          | High Range       | IO_L7N_T1_17                 | User IO       |             |      17 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| H23        |                          |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
+| H24        | result_o[62]             | High Range       | IO_L19P_T3_16                | OUTPUT        | LVCMOS18*   |      16 |         12 | SLOW |                     |            FP_VTT_50 |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| H25        | result_o[61]             | High Range       | IO_L19N_T3_VREF_16           | OUTPUT        | LVCMOS18*   |      16 |         12 | SLOW |                     |            FP_VTT_50 |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| H26        | result_o[54]             | High Range       | IO_L23P_T3_16                | OUTPUT        | LVCMOS18*   |      16 |         12 | SLOW |                     |            FP_VTT_50 |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| H27        | result_o[53]             | High Range       | IO_L23N_T3_16                | OUTPUT        | LVCMOS18*   |      16 |         12 | SLOW |                     |            FP_VTT_50 |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| H28        |                          | High Range       | VCCO_16                      | VCCO          |             |      16 |            |      |                     |                      |      1.80 |            |           |          |      |                  |              |                   |              |
+| H29        | result_o[35]             | High Range       | IO_L7N_T1_AD10N_15           | OUTPUT        | LVCMOS18*   |      15 |         12 | SLOW |                     |            FP_VTT_50 |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| H30        | result_o[52]             | High Range       | IO_L24P_T3_16                | OUTPUT        | LVCMOS18*   |      16 |         12 | SLOW |                     |            FP_VTT_50 |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| J1         |                          |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
+| J2         |                          |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
+| J3         |                          |                  | MGTXTXN1_117                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| J4         |                          |                  | MGTXTXP1_117                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| J5         |                          |                  | MGTAVTT                      | Gigabit Power |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| J6         |                          |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
+| J7         |                          |                  | MGTREFCLK1N_117              | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| J8         |                          |                  | MGTREFCLK1P_117              | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| J9         |                          |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
+| J10        |                          |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
+| J11        |                          | High Range       | IO_L8P_T1_18                 | User IO       |             |      18 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| J12        |                          | High Range       | IO_L8N_T1_18                 | User IO       |             |      18 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| J13        |                          | High Range       | IO_L4N_T0_18                 | User IO       |             |      18 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| J14        |                          | High Range       | IO_L5N_T0_18                 | User IO       |             |      18 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| J15        |                          | High Range       | VCCO_18                      | VCCO          |             |      18 |            |      |                     |                      |     any** |            |           |          |      |                  |              |                   |              |
+| J16        |                          | High Range       | IO_L9P_T1_DQS_18             | User IO       |             |      18 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| J17        |                          | High Range       | IO_L3P_T0_DQS_17             | User IO       |             |      17 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| J18        |                          | High Range       | IO_L1N_T0_17                 | User IO       |             |      17 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| J19        |                          | High Range       | IO_L4P_T0_17                 | User IO       |             |      17 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| J20        |                          |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
+| J21        | result_o[40]             | High Range       | IO_L5P_T0_AD2P_15            | OUTPUT        | LVCMOS18*   |      15 |         12 | SLOW |                     |            FP_VTT_50 |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| J22        | result_o[39]             | High Range       | IO_L5N_T0_AD2N_15            | OUTPUT        | LVCMOS18*   |      15 |         12 | SLOW |                     |            FP_VTT_50 |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| J23        | result_o[48]             | High Range       | IO_L1P_T0_AD0P_15            | OUTPUT        | LVCMOS18*   |      15 |         12 | SLOW |                     |            FP_VTT_50 |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| J24        | result_o[47]             | High Range       | IO_L1N_T0_AD0N_15            | OUTPUT        | LVCMOS18*   |      15 |         12 | SLOW |                     |            FP_VTT_50 |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| J25        |                          | High Range       | VCCO_15                      | VCCO          |             |      15 |            |      |                     |                      |      1.80 |            |           |          |      |                  |              |                   |              |
+| J26        | result_o[29]             | High Range       | IO_L10N_T1_AD4N_15           | OUTPUT        | LVCMOS18*   |      15 |         12 | SLOW |                     |            FP_VTT_50 |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| J27        | result_o[34]             | High Range       | IO_L8P_T1_AD3P_15            | OUTPUT        | LVCMOS18*   |      15 |         12 | SLOW |                     |            FP_VTT_50 |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| J28        | result_o[33]             | High Range       | IO_L8N_T1_AD3N_15            | OUTPUT        | LVCMOS18*   |      15 |         12 | SLOW |                     |            FP_VTT_50 |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| J29        | result_o[36]             | High Range       | IO_L7P_T1_AD10P_15           | OUTPUT        | LVCMOS18*   |      15 |         12 | SLOW |                     |            FP_VTT_50 |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| J30        |                          |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
+| K1         |                          |                  | MGTXTXN0_117                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| K2         |                          |                  | MGTXTXP0_117                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| K3         |                          |                  | MGTAVTT                      | Gigabit Power |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| K4         |                          |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
+| K5         |                          |                  | MGTXRXN0_117                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| K6         |                          |                  | MGTXRXP0_117                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| K7         |                          |                  | MGTAVCC                      | Gigabit Power |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| K8         |                          |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
+| K9         |                          |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
+| K10        |                          | Dedicated        | PROGRAM_B_0                  | Config        |             |       0 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| K11        |                          | High Range       | IO_L6N_T0_VREF_18            | User IO       |             |      18 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| K12        |                          | High Range       | VCCO_18                      | VCCO          |             |      18 |            |      |                     |                      |     any** |            |           |          |      |                  |              |                   |              |
+| K13        |                          | High Range       | IO_L4P_T0_18                 | User IO       |             |      18 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| K14        |                          | High Range       | IO_L5P_T0_18                 | User IO       |             |      18 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| K15        |                          | High Range       | IO_L2N_T0_18                 | User IO       |             |      18 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| K16        |                          | High Range       | IO_L1N_T0_18                 | User IO       |             |      18 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| K17        |                          |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
+| K18        |                          | High Range       | IO_L1P_T0_17                 | User IO       |             |      17 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| K19        |                          | High Range       | IO_L6P_T0_17                 | User IO       |             |      17 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| K20        |                          | High Range       | IO_L6N_T0_VREF_17            | User IO       |             |      17 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| K21        | result_o[41]             | High Range       | IO_L4N_T0_AD9N_15            | OUTPUT        | LVCMOS18*   |      15 |         12 | SLOW |                     |            FP_VTT_50 |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| K22        |                          | High Range       | VCCO_15                      | VCCO          |             |      15 |            |      |                     |                      |      1.80 |            |           |          |      |                  |              |                   |              |
+| K23        | result_o[44]             | High Range       | IO_L3P_T0_DQS_AD1P_15        | OUTPUT        | LVCMOS18*   |      15 |         12 | SLOW |                     |            FP_VTT_50 |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| K24        | result_o[43]             | High Range       | IO_L3N_T0_DQS_AD1N_15        | OUTPUT        | LVCMOS18*   |      15 |         12 | SLOW |                     |            FP_VTT_50 |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| K25        | result_o[25]             | High Range       | IO_L12N_T1_MRCC_AD5N_15      | OUTPUT        | LVCMOS18*   |      15 |         12 | SLOW |                     |            FP_VTT_50 |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| K26        | result_o[30]             | High Range       | IO_L10P_T1_AD4P_15           | OUTPUT        | LVCMOS18*   |      15 |         12 | SLOW |                     |            FP_VTT_50 |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| K27        |                          |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
+| K28        | result_o[24]             | High Range       | IO_L13P_T2_MRCC_15           | OUTPUT        | LVCMOS18*   |      15 |         12 | SLOW |                     |            FP_VTT_50 |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| K29        | result_o[23]             | High Range       | IO_L13N_T2_MRCC_15           | OUTPUT        | LVCMOS18*   |      15 |         12 | SLOW |                     |            FP_VTT_50 |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| K30        | result_o[31]             | High Range       | IO_L9N_T1_DQS_AD11N_15       | OUTPUT        | LVCMOS18*   |      15 |         12 | SLOW |                     |            FP_VTT_50 |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| L1         |                          |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
+| L2         |                          |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
+| L3         |                          |                  | MGTXTXN3_116                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| L4         |                          |                  | MGTXTXP3_116                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| L5         |                          |                  | MGTAVTT                      | Gigabit Power |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| L6         |                          |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
+| L7         |                          |                  | MGTREFCLK0N_116              | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| L8         |                          |                  | MGTREFCLK0P_116              | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| L9         |                          |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
+| L10        |                          | Dedicated        | CFGBVS_0                     | Config        |             |       0 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| L11        |                          | High Range       | IO_L6P_T0_18                 | User IO       |             |      18 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| L12        |                          | High Range       | IO_L3P_T0_DQS_18             | User IO       |             |      18 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| L13        |                          | High Range       | IO_L3N_T0_DQS_18             | User IO       |             |      18 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| L14        |                          |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
+| L15        |                          | High Range       | IO_L2P_T0_18                 | User IO       |             |      18 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| L16        |                          | High Range       | IO_L1P_T0_18                 | User IO       |             |      18 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| L17        |                          | High Range       | IO_L5P_T0_17                 | User IO       |             |      17 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| L18        |                          | High Range       | IO_L5N_T0_17                 | User IO       |             |      17 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| L19        |                          | High Range       | VCCO_17                      | VCCO          |             |      17 |            |      |                     |                      |     any** |            |           |          |      |                  |              |                   |              |
+| L20        | result_o[37]             | High Range       | IO_L6N_T0_VREF_15            | OUTPUT        | LVCMOS18*   |      15 |         12 | SLOW |                     |            FP_VTT_50 |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| L21        | result_o[42]             | High Range       | IO_L4P_T0_AD9P_15            | OUTPUT        | LVCMOS18*   |      15 |         12 | SLOW |                     |            FP_VTT_50 |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| L22        | result_o[46]             | High Range       | IO_L2P_T0_AD8P_15            | OUTPUT        | LVCMOS18*   |      15 |         12 | SLOW |                     |            FP_VTT_50 |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| L23        | result_o[45]             | High Range       | IO_L2N_T0_AD8N_15            | OUTPUT        | LVCMOS18*   |      15 |         12 | SLOW |                     |            FP_VTT_50 |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| L24        |                          |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
+| L25        | result_o[26]             | High Range       | IO_L12P_T1_MRCC_AD5P_15      | OUTPUT        | LVCMOS18*   |      15 |         12 | SLOW |                     |            FP_VTT_50 |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| L26        | result_o[28]             | High Range       | IO_L11P_T1_SRCC_AD12P_15     | OUTPUT        | LVCMOS18*   |      15 |         12 | SLOW |                     |            FP_VTT_50 |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| L27        | result_o[27]             | High Range       | IO_L11N_T1_SRCC_AD12N_15     | OUTPUT        | LVCMOS18*   |      15 |         12 | SLOW |                     |            FP_VTT_50 |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| L28        | result_o[21]             | High Range       | IO_L14N_T2_SRCC_15           | OUTPUT        | LVCMOS18*   |      15 |         12 | SLOW |                     |            FP_VTT_50 |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| L29        |                          | High Range       | VCCO_15                      | VCCO          |             |      15 |            |      |                     |                      |      1.80 |            |           |          |      |                  |              |                   |              |
+| L30        | result_o[32]             | High Range       | IO_L9P_T1_DQS_AD11P_15       | OUTPUT        | LVCMOS18*   |      15 |         12 | SLOW |                     |            FP_VTT_50 |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| M1         |                          |                  | MGTXTXN2_116                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| M2         |                          |                  | MGTXTXP2_116                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| M3         |                          |                  | MGTAVTT                      | Gigabit Power |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| M4         |                          |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
+| M5         |                          |                  | MGTXRXN3_116                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| M6         |                          |                  | MGTXRXP3_116                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| M7         |                          |                  | MGTAVCC                      | Gigabit Power |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| M8         |                          |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
+| M9         |                          |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
+| M10        |                          | Dedicated        | DONE_0                       | Config        |             |       0 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| M11        |                          |                  | VCCINT                       | VCCINT        |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| M12        |                          |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
+| M13        |                          |                  | VCCINT                       | VCCINT        |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| M14        |                          |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
+| M15        |                          |                  | VCCINT                       | VCCINT        |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| M16        |                          |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
+| M17        |                          |                  | VCCINT                       | VCCINT        |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| M18        |                          |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
+| M19        | result_o[49]             | High Range       | IO_0_15                      | OUTPUT        | LVCMOS18*   |      15 |         12 | SLOW |                     |            FP_VTT_50 |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| M20        | result_o[38]             | High Range       | IO_L6P_T0_15                 | OUTPUT        | LVCMOS18*   |      15 |         12 | SLOW |                     |            FP_VTT_50 |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| M21        |                          |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
+| M22        | result_o[2]              | High Range       | IO_L24P_T3_RS1_15            | OUTPUT        | LVCMOS18*   |      15 |         12 | SLOW |                     |            FP_VTT_50 |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| M23        | result_o[1]              | High Range       | IO_L24N_T3_RS0_15            | OUTPUT        | LVCMOS18*   |      15 |         12 | SLOW |                     |            FP_VTT_50 |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| M24        | result_o[4]              | High Range       | IO_L23P_T3_FOE_B_15          | OUTPUT        | LVCMOS18*   |      15 |         12 | SLOW |                     |            FP_VTT_50 |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| M25        | result_o[3]              | High Range       | IO_L23N_T3_FWE_B_15          | OUTPUT        | LVCMOS18*   |      15 |         12 | SLOW |                     |            FP_VTT_50 |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| M26        |                          | High Range       | VCCO_15                      | VCCO          |             |      15 |            |      |                     |                      |      1.80 |            |           |          |      |                  |              |                   |              |
+| M27        | result_o[17]             | High Range       | IO_L16N_T2_A27_15            | OUTPUT        | LVCMOS18*   |      15 |         12 | SLOW |                     |            FP_VTT_50 |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| M28        | result_o[22]             | High Range       | IO_L14P_T2_SRCC_15           | OUTPUT        | LVCMOS18*   |      15 |         12 | SLOW |                     |            FP_VTT_50 |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| M29        | result_o[20]             | High Range       | IO_L15P_T2_DQS_15            | OUTPUT        | LVCMOS18*   |      15 |         12 | SLOW |                     |            FP_VTT_50 |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| M30        | result_o[19]             | High Range       | IO_L15N_T2_DQS_ADV_B_15      | OUTPUT        | LVCMOS18*   |      15 |         12 | SLOW |                     |            FP_VTT_50 |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| N1         |                          |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
+| N2         |                          |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
+| N3         |                          |                  | MGTXTXN1_116                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| N4         |                          |                  | MGTXTXP1_116                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| N5         |                          |                  | MGTAVTT                      | Gigabit Power |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| N6         |                          |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
+| N7         |                          |                  | MGTREFCLK1N_116              | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| N8         |                          |                  | MGTREFCLK1P_116              | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| N9         |                          |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
+| N10        |                          |                  | VCCINT                       | VCCINT        |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| N11        |                          |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
+| N12        |                          |                  | VCCINT                       | VCCINT        |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| N13        |                          |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
+| N14        |                          |                  | VCCINT                       | VCCINT        |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| N15        |                          |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
+| N16        |                          |                  | VCCBRAM                      | VCCBRAM       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| N17        |                          |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
+| N18        |                          |                  | VCCINT                       | VCCINT        |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| N19        | result_o[12]             | High Range       | IO_L19P_T3_A22_15            | OUTPUT        | LVCMOS18*   |      15 |         12 | SLOW |                     |            FP_VTT_50 |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| N20        | result_o[11]             | High Range       | IO_L19N_T3_A21_VREF_15       | OUTPUT        | LVCMOS18*   |      15 |         12 | SLOW |                     |            FP_VTT_50 |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| N21        | result_o[10]             | High Range       | IO_L20P_T3_A20_15            | OUTPUT        | LVCMOS18*   |      15 |         12 | SLOW |                     |            FP_VTT_50 |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| N22        | result_o[9]              | High Range       | IO_L20N_T3_A19_15            | OUTPUT        | LVCMOS18*   |      15 |         12 | SLOW |                     |            FP_VTT_50 |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| N23        |                          | High Range       | VCCO_15                      | VCCO          |             |      15 |            |      |                     |                      |      1.80 |            |           |          |      |                  |              |                   |              |
+| N24        | result_o[7]              | High Range       | IO_L21N_T3_DQS_A18_15        | OUTPUT        | LVCMOS18*   |      15 |         12 | SLOW |                     |            FP_VTT_50 |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| N25        | result_o[14]             | High Range       | IO_L18P_T2_A24_15            | OUTPUT        | LVCMOS18*   |      15 |         12 | SLOW |                     |            FP_VTT_50 |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| N26        | result_o[13]             | High Range       | IO_L18N_T2_A23_15            | OUTPUT        | LVCMOS18*   |      15 |         12 | SLOW |                     |            FP_VTT_50 |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| N27        | result_o[18]             | High Range       | IO_L16P_T2_A28_15            | OUTPUT        | LVCMOS18*   |      15 |         12 | SLOW |                     |            FP_VTT_50 |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| N28        |                          |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
+| N29        | result_o[16]             | High Range       | IO_L17P_T2_A26_15            | OUTPUT        | LVCMOS18*   |      15 |         12 | SLOW |                     |            FP_VTT_50 |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| N30        | result_o[15]             | High Range       | IO_L17N_T2_A25_15            | OUTPUT        | LVCMOS18*   |      15 |         12 | SLOW |                     |            FP_VTT_50 |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| P1         |                          |                  | MGTXTXN0_116                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| P2         |                          |                  | MGTXTXP0_116                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| P3         |                          |                  | MGTAVTT                      | Gigabit Power |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| P4         |                          |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
+| P5         |                          |                  | MGTXRXN2_116                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| P6         |                          |                  | MGTXRXP2_116                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| P7         |                          |                  | MGTAVCC                      | Gigabit Power |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| P8         |                          |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
+| P9         |                          |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
+| P10        |                          |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
+| P11        |                          |                  | VCCINT                       | VCCINT        |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| P12        |                          |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
+| P13        |                          |                  | VCCAUX                       | VCCAUX        |             |         |            |      |                     |                      |      1.80 |            |           |          |      |                  |              |                   |              |
+| P14        |                          | Dedicated        | GNDADC_0                     | XADC          |             |       0 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| P15        |                          | Dedicated        | VCCADC_0                     | XADC          |             |       0 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| P16        |                          |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
+| P17        |                          |                  | VCCINT                       | VCCINT        |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| P18        |                          |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
+| P19        | result_o[0]              | High Range       | IO_25_15                     | OUTPUT        | LVCMOS18*   |      15 |         12 | SLOW |                     |            FP_VTT_50 |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| P20        |                          | High Range       | VCCO_15                      | VCCO          |             |      15 |            |      |                     |                      |      1.80 |            |           |          |      |                  |              |                   |              |
+| P21        | result_o[6]              | High Range       | IO_L22P_T3_A17_15            | OUTPUT        | LVCMOS18*   |      15 |         12 | SLOW |                     |            FP_VTT_50 |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| P22        | result_o[5]              | High Range       | IO_L22N_T3_A16_15            | OUTPUT        | LVCMOS18*   |      15 |         12 | SLOW |                     |            FP_VTT_50 |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| P23        | result_o[8]              | High Range       | IO_L21P_T3_DQS_15            | OUTPUT        | LVCMOS18*   |      15 |         12 | SLOW |                     |            FP_VTT_50 |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| P24        | fu_data_i[operand_a][62] | High Range       | IO_L1P_T0_D00_MOSI_14        | INPUT         | LVCMOS18*   |      14 |            |      |                     |                 NONE |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| P25        |                          |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
+| P26        | fu_data_i[operand_a][44] | High Range       | IO_L10P_T1_D14_14            | INPUT         | LVCMOS18*   |      14 |            |      |                     |                 NONE |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| P27        | fu_data_i[operand_a][48] | High Range       | IO_L8P_T1_D11_14             | INPUT         | LVCMOS18*   |      14 |            |      |                     |                 NONE |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| P28        | fu_data_i[operand_a][47] | High Range       | IO_L8N_T1_D12_14             | INPUT         | LVCMOS18*   |      14 |            |      |                     |                 NONE |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| P29        | fu_data_i[operand_a][50] | High Range       | IO_L7P_T1_D09_14             | INPUT         | LVCMOS18*   |      14 |            |      |                     |                 NONE |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| P30        |                          | High Range       | VCCO_14                      | VCCO          |             |      14 |            |      |                     |                      |      1.80 |            |           |          |      |                  |              |                   |              |
+| R1         |                          |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
+| R2         |                          |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
+| R3         |                          |                  | MGTXRXN1_116                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| R4         |                          |                  | MGTXRXP1_116                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| R5         |                          |                  | MGTAVTT                      | Gigabit Power |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| R6         |                          |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
+| R7         |                          |                  | MGTREFCLK0N_115              | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| R8         |                          |                  | MGTREFCLK0P_115              | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| R9         |                          |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
+| R10        |                          |                  | VCCINT                       | VCCINT        |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| R11        |                          |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
+| R12        |                          |                  | VCCINT                       | VCCINT        |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| R13        |                          |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
+| R14        |                          | Dedicated        | VREFN_0                      | XADC          |             |       0 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| R15        |                          | Dedicated        | VP_0                         | XADC          |             |       0 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| R16        |                          |                  | VCCBRAM                      | VCCBRAM       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| R17        |                          |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
+| R18        |                          |                  | VCCINT                       | VCCINT        |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| R19        | fu_data_i[operand_a][63] | High Range       | IO_0_14                      | INPUT         | LVCMOS18*   |      14 |            |      |                     |                 NONE |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| R20        | fu_data_i[operand_a][60] | High Range       | IO_L2P_T0_D02_14             | INPUT         | LVCMOS18*   |      14 |            |      |                     |                 NONE |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| R21        | fu_data_i[operand_a][59] | High Range       | IO_L2N_T0_D03_14             | INPUT         | LVCMOS18*   |      14 |            |      |                     |                 NONE |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| R22        |                          |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
+| R23        | fu_data_i[operand_a][58] | High Range       | IO_L3P_T0_DQS_PUDC_B_14      | INPUT         | LVCMOS18*   |      14 |            |      |                     |                 NONE |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| R24        | fu_data_i[operand_a][57] | High Range       | IO_L3N_T0_DQS_EMCCLK_14      | INPUT         | LVCMOS18*   |      14 |            |      |                     |                 NONE |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| R25        | fu_data_i[operand_a][61] | High Range       | IO_L1N_T0_D01_DIN_14         | INPUT         | LVCMOS18*   |      14 |            |      |                     |                 NONE |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| R26        | fu_data_i[operand_a][43] | High Range       | IO_L10N_T1_D15_14            | INPUT         | LVCMOS18*   |      14 |            |      |                     |                 NONE |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| R27        |                          | High Range       | VCCO_14                      | VCCO          |             |      14 |            |      |                     |                      |      1.80 |            |           |          |      |                  |              |                   |              |
+| R28        | fu_data_i[operand_a][42] | High Range       | IO_L11P_T1_SRCC_14           | INPUT         | LVCMOS18*   |      14 |            |      |                     |                 NONE |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| R29        | fu_data_i[operand_a][49] | High Range       | IO_L7N_T1_D10_14             | INPUT         | LVCMOS18*   |      14 |            |      |                     |                 NONE |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| R30        | fu_data_i[operand_a][46] | High Range       | IO_L9P_T1_DQS_14             | INPUT         | LVCMOS18*   |      14 |            |      |                     |                 NONE |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| T1         |                          |                  | MGTXTXN3_115                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| T2         |                          |                  | MGTXTXP3_115                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| T3         |                          |                  | MGTAVTT                      | Gigabit Power |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| T4         |                          |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
+| T5         |                          |                  | MGTXRXN0_116                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| T6         |                          |                  | MGTXRXP0_116                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| T7         |                          |                  | MGTVCCAUX                    | Gigabit Power |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| T8         |                          |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
+| T9         |                          | Dedicated        | VCCO_0                       | VCCO          |             |       0 |            |      |                     |                      |     any** |            |           |          |      |                  |              |                   |              |
+| T10        |                          |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
+| T11        |                          |                  | VCCINT                       | VCCINT        |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| T12        |                          |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
+| T13        |                          |                  | VCCAUX                       | VCCAUX        |             |         |            |      |                     |                      |      1.80 |            |           |          |      |                  |              |                   |              |
+| T14        |                          | Dedicated        | VN_0                         | XADC          |             |       0 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| T15        |                          | Dedicated        | VREFP_0                      | XADC          |             |       0 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| T16        |                          |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
+| T17        |                          |                  | VCCINT                       | VCCINT        |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| T18        |                          |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
+| T19        |                          |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
+| T20        | fu_data_i[operand_a][56] | High Range       | IO_L4P_T0_D04_14             | INPUT         | LVCMOS18*   |      14 |            |      |                     |                 NONE |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| T21        | fu_data_i[operand_a][55] | High Range       | IO_L4N_T0_D05_14             | INPUT         | LVCMOS18*   |      14 |            |      |                     |                 NONE |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| T22        | fu_data_i[operand_a][54] | High Range       | IO_L5P_T0_D06_14             | INPUT         | LVCMOS18*   |      14 |            |      |                     |                 NONE |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| T23        | fu_data_i[operand_a][53] | High Range       | IO_L5N_T0_D07_14             | INPUT         | LVCMOS18*   |      14 |            |      |                     |                 NONE |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| T24        |                          | High Range       | VCCO_14                      | VCCO          |             |      14 |            |      |                     |                      |      1.80 |            |           |          |      |                  |              |                   |              |
+| T25        | fu_data_i[operand_a][36] | High Range       | IO_L14P_T2_SRCC_14           | INPUT         | LVCMOS18*   |      14 |            |      |                     |                 NONE |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| T26        | fu_data_i[operand_a][40] | High Range       | IO_L12P_T1_MRCC_14           | INPUT         | LVCMOS18*   |      14 |            |      |                     |                 NONE |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| T27        | fu_data_i[operand_a][39] | High Range       | IO_L12N_T1_MRCC_14           | INPUT         | LVCMOS18*   |      14 |            |      |                     |                 NONE |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| T28        | fu_data_i[operand_a][41] | High Range       | IO_L11N_T1_SRCC_14           | INPUT         | LVCMOS18*   |      14 |            |      |                     |                 NONE |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| T29        |                          |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
+| T30        | fu_data_i[operand_a][45] | High Range       | IO_L9N_T1_DQS_D13_14         | INPUT         | LVCMOS18*   |      14 |            |      |                     |                 NONE |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| U1         |                          |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
+| U2         |                          |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
+| U3         |                          |                  | MGTXTXN2_115                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| U4         |                          |                  | MGTXTXP2_115                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| U5         |                          |                  | MGTAVTT                      | Gigabit Power |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| U6         |                          |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
+| U7         |                          |                  | MGTREFCLK1N_115              | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| U8         |                          |                  | MGTREFCLK1P_115              | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| U9         |                          |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
+| U10        |                          |                  | VCCINT                       | VCCINT        |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| U11        |                          |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
+| U12        |                          |                  | VCCINT                       | VCCINT        |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| U13        |                          |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
+| U14        |                          | Dedicated        | DXN_0                        | Temp Sensor   |             |       0 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| U15        |                          | Dedicated        | DXP_0                        | Temp Sensor   |             |       0 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| U16        |                          |                  | VCCBRAM                      | VCCBRAM       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| U17        |                          |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
+| U18        |                          |                  | VCCINT                       | VCCINT        |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| U19        | fu_data_i[operand_a][52] | High Range       | IO_L6P_T0_FCS_B_14           | INPUT         | LVCMOS18*   |      14 |            |      |                     |                 NONE |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| U20        | fu_data_i[operand_a][51] | High Range       | IO_L6N_T0_D08_VREF_14        | INPUT         | LVCMOS18*   |      14 |            |      |                     |                 NONE |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| U21        |                          | High Range       | VCCO_14                      | VCCO          |             |      14 |            |      |                     |                      |      1.80 |            |           |          |      |                  |              |                   |              |
+| U22        | fu_data_i[operand_a][22] | High Range       | IO_L21P_T3_DQS_14            | INPUT         | LVCMOS18*   |      14 |            |      |                     |                 NONE |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| U23        | fu_data_i[operand_a][21] | High Range       | IO_L21N_T3_DQS_A06_D22_14    | INPUT         | LVCMOS18*   |      14 |            |      |                     |                 NONE |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| U24        | fu_data_i[operand_a][18] | High Range       | IO_L23P_T3_A03_D19_14        | INPUT         | LVCMOS18*   |      14 |            |      |                     |                 NONE |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| U25        | fu_data_i[operand_a][35] | High Range       | IO_L14N_T2_SRCC_14           | INPUT         | LVCMOS18*   |      14 |            |      |                     |                 NONE |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| U26        |                          |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
+| U27        | fu_data_i[operand_a][38] | High Range       | IO_L13P_T2_MRCC_14           | INPUT         | LVCMOS18*   |      14 |            |      |                     |                 NONE |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| U28        | fu_data_i[operand_a][37] | High Range       | IO_L13N_T2_MRCC_14           | INPUT         | LVCMOS18*   |      14 |            |      |                     |                 NONE |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| U29        | fu_data_i[operand_a][34] | High Range       | IO_L15P_T2_DQS_RDWR_B_14     | INPUT         | LVCMOS18*   |      14 |            |      |                     |                 NONE |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| U30        | fu_data_i[operand_a][33] | High Range       | IO_L15N_T2_DQS_DOUT_CSO_B_14 | INPUT         | LVCMOS18*   |      14 |            |      |                     |                 NONE |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| V1         |                          |                  | MGTXTXN1_115                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| V2         |                          |                  | MGTXTXP1_115                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| V3         |                          |                  | MGTAVTT                      | Gigabit Power |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| V4         |                          |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
+| V5         |                          |                  | MGTXRXN3_115                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| V6         |                          |                  | MGTXRXP3_115                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| V7         |                          |                  | MGTVCCAUX                    | Gigabit Power |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| V8         |                          |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
+| V9         |                          |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
+| V10        |                          |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
+| V11        |                          |                  | VCCAUX_IO_G0                 | VCCAUX        |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| V12        |                          |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
+| V13        |                          |                  | VCCAUX                       | VCCAUX        |             |         |            |      |                     |                      |      1.80 |            |           |          |      |                  |              |                   |              |
+| V14        |                          |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
+| V15        |                          |                  | VCCAUX                       | VCCAUX        |             |         |            |      |                     |                      |      1.80 |            |           |          |      |                  |              |                   |              |
+| V16        |                          |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
+| V17        |                          |                  | VCCINT                       | VCCINT        |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| V18        |                          |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
+| V19        | fu_data_i[operand_a][26] | High Range       | IO_L19P_T3_A10_D26_14        | INPUT         | LVCMOS18*   |      14 |            |      |                     |                 NONE |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| V20        | fu_data_i[operand_a][25] | High Range       | IO_L19N_T3_A09_D25_VREF_14   | INPUT         | LVCMOS18*   |      14 |            |      |                     |                 NONE |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| V21        | fu_data_i[operand_a][20] | High Range       | IO_L22P_T3_A05_D21_14        | INPUT         | LVCMOS18*   |      14 |            |      |                     |                 NONE |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| V22        | fu_data_i[operand_a][19] | High Range       | IO_L22N_T3_A04_D20_14        | INPUT         | LVCMOS18*   |      14 |            |      |                     |                 NONE |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| V23        |                          |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
+| V24        | fu_data_i[operand_a][17] | High Range       | IO_L23N_T3_A02_D18_14        | INPUT         | LVCMOS18*   |      14 |            |      |                     |                 NONE |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| V25        | fu_data_i[operand_a][28] | High Range       | IO_L18P_T2_A12_D28_14        | INPUT         | LVCMOS18*   |      14 |            |      |                     |                 NONE |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| V26        | fu_data_i[operand_a][32] | High Range       | IO_L16P_T2_CSI_B_14          | INPUT         | LVCMOS18*   |      14 |            |      |                     |                 NONE |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| V27        | fu_data_i[operand_a][31] | High Range       | IO_L16N_T2_A15_D31_14        | INPUT         | LVCMOS18*   |      14 |            |      |                     |                 NONE |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| V28        |                          | High Range       | VCCO_14                      | VCCO          |             |      14 |            |      |                     |                      |      1.80 |            |           |          |      |                  |              |                   |              |
+| V29        | fu_data_i[operand_a][30] | High Range       | IO_L17P_T2_A14_D30_14        | INPUT         | LVCMOS18*   |      14 |            |      |                     |                 NONE |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| V30        | fu_data_i[operand_a][29] | High Range       | IO_L17N_T2_A13_D29_14        | INPUT         | LVCMOS18*   |      14 |            |      |                     |                 NONE |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| W1         |                          |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
+| W2         |                          |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
+| W3         |                          |                  | MGTXRXN2_115                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| W4         |                          |                  | MGTXRXP2_115                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| W5         |                          |                  | MGTAVTT                      | Gigabit Power |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| W6         |                          |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
+| W7         |                          |                  | MGTAVTTRCAL_115              | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| W8         |                          |                  | MGTRREF_115                  | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| W9         |                          |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
+| W10        |                          |                  | VCCAUX_IO_G0                 | VCCAUX        |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| W11        |                          |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
+| W12        |                          |                  | VCCAUX_IO_G0                 | VCCAUX        |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| W13        |                          |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
+| W14        |                          |                  | VCCAUX                       | VCCAUX        |             |         |            |      |                     |                      |      1.80 |            |           |          |      |                  |              |                   |              |
+| W15        |                          |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
+| W16        |                          |                  | VCCBRAM                      | VCCBRAM       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| W17        |                          |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
+| W18        |                          |                  | VCCINT                       | VCCINT        |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| W19        | fu_data_i[operand_a][14] | High Range       | IO_25_14                     | INPUT         | LVCMOS18*   |      14 |            |      |                     |                 NONE |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| W20        |                          |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
+| W21        | fu_data_i[operand_a][16] | High Range       | IO_L24P_T3_A01_D17_14        | INPUT         | LVCMOS18*   |      14 |            |      |                     |                 NONE |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| W22        | fu_data_i[operand_a][15] | High Range       | IO_L24N_T3_A00_D16_14        | INPUT         | LVCMOS18*   |      14 |            |      |                     |                 NONE |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| W23        | fu_data_i[operand_a][24] | High Range       | IO_L20P_T3_A08_D24_14        | INPUT         | LVCMOS18*   |      14 |            |      |                     |                 NONE |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| W24        | fu_data_i[operand_a][23] | High Range       | IO_L20N_T3_A07_D23_14        | INPUT         | LVCMOS18*   |      14 |            |      |                     |                 NONE |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| W25        |                          | High Range       | VCCO_14                      | VCCO          |             |      14 |            |      |                     |                      |      1.80 |            |           |          |      |                  |              |                   |              |
+| W26        | fu_data_i[operand_a][27] | High Range       | IO_L18N_T2_A11_D27_14        | INPUT         | LVCMOS18*   |      14 |            |      |                     |                 NONE |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| W27        |                          | High Range       | IO_L2P_T0_13                 | User IO       |             |      13 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| W28        |                          | High Range       | IO_L2N_T0_13                 | User IO       |             |      13 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| W29        | fu_data_i[operator][5]   | High Range       | IO_L4P_T0_13                 | INPUT         | LVCMOS18*   |      13 |            |      |                     |                 NONE |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| W30        |                          |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
+| Y1         |                          |                  | MGTXTXN0_115                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| Y2         |                          |                  | MGTXTXP0_115                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| Y3         |                          |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
+| Y4         |                          |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
+| Y5         |                          |                  | MGTXRXN1_115                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| Y6         |                          |                  | MGTXRXP1_115                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| Y7         |                          |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
+| Y8         |                          |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
+| Y9         |                          |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
+| Y10        |                          | High Performance | IO_L4N_T0_33                 | User IO       |             |      33 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| Y11        |                          | High Performance | IO_L4P_T0_33                 | User IO       |             |      33 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| Y12        |                          | High Performance | VCCO_33                      | VCCO          |             |      33 |            |      |                     |                      | 0.00-1.80 |            |           |          |      |                  |              |                   |              |
+| Y13        |                          | High Performance | IO_0_VRN_33                  | User IO       |             |      33 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| Y14        |                          | High Performance | IO_0_VRN_32                  | User IO       |             |      32 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| Y15        |                          | High Performance | IO_L24N_T3_32                | User IO       |             |      32 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| Y16        |                          | High Performance | IO_L24P_T3_32                | User IO       |             |      32 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| Y17        |                          |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
+| Y18        |                          | High Performance | IO_L15N_T2_DQS_32            | User IO       |             |      32 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| Y19        |                          | High Performance | IO_L15P_T2_DQS_32            | User IO       |             |      32 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| Y20        | fu_data_i[operand_b][49] | High Range       | IO_0_12                      | INPUT         | LVCMOS18*   |      12 |            |      |                     |                 NONE |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| Y21        | fu_data_i[operand_b][46] | High Range       | IO_L2P_T0_12                 | INPUT         | LVCMOS18*   |      12 |            |      |                     |                 NONE |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| Y22        |                          | High Range       | VCCO_12                      | VCCO          |             |      12 |            |      |                     |                      |      1.80 |            |           |          |      |                  |              |                   |              |
+| Y23        | fu_data_i[operand_b][48] | High Range       | IO_L1P_T0_12                 | INPUT         | LVCMOS18*   |      12 |            |      |                     |                 NONE |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| Y24        | fu_data_i[operand_b][47] | High Range       | IO_L1N_T0_12                 | INPUT         | LVCMOS18*   |      12 |            |      |                     |                 NONE |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| Y25        |                          | High Range       | IO_0_13                      | User IO       |             |      13 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| Y26        |                          | High Range       | IO_L1P_T0_13                 | User IO       |             |      13 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
+| Y27        |                          |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
+| Y28        | fu_data_i[operator][7]   | High Range       | IO_L3P_T0_DQS_13             | INPUT         | LVCMOS18*   |      13 |            |      |                     |                 NONE |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| Y29        | fu_data_i[operator][4]   | High Range       | IO_L4N_T0_13                 | INPUT         | LVCMOS18*   |      13 |            |      |                     |                 NONE |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
+| Y30        | fu_data_i[operand_b][61] | High Range       | IO_L8P_T1_13                 | INPUT         | LVCMOS18*   |      13 |            |      |                     |                 NONE |           | UNFIXED    |           |          |      | NONE             |              |                   |              |
++------------+--------------------------+------------------+------------------------------+---------------+-------------+---------+------------+------+---------------------+----------------------+-----------+------------+-----------+----------+------+------------------+--------------+-------------------+--------------+
+* Default value
+** Special VCCO requirements may apply. Please consult the device family datasheet for specific guideline on VCCO requirements.
+
+
diff --git a/corev_apu/fpga/ariane.runs/impl_1/alu_methodology_drc_routed.pb b/corev_apu/fpga/ariane.runs/impl_1/alu_methodology_drc_routed.pb
new file mode 100644
index 0000000..210b56b
Binary files /dev/null and b/corev_apu/fpga/ariane.runs/impl_1/alu_methodology_drc_routed.pb differ
diff --git a/corev_apu/fpga/ariane.runs/impl_1/alu_methodology_drc_routed.rpt b/corev_apu/fpga/ariane.runs/impl_1/alu_methodology_drc_routed.rpt
new file mode 100644
index 0000000..4ae96dc
--- /dev/null
+++ b/corev_apu/fpga/ariane.runs/impl_1/alu_methodology_drc_routed.rpt
@@ -0,0 +1,34 @@
+Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
+-----------------------------------------------------------------------------------------------------------------------------------------------
+| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
+| Date         : Mon May  6 15:00:21 2024
+| Host         : desktop running 64-bit Ubuntu 24.04 LTS
+| Command      : report_methodology -file alu_methodology_drc_routed.rpt -pb alu_methodology_drc_routed.pb -rpx alu_methodology_drc_routed.rpx
+| Design       : alu
+| Device       : xc7k325tffg900-2
+| Speed File   : -2
+| Design State : Fully Routed
+-----------------------------------------------------------------------------------------------------------------------------------------------
+
+Report Methodology
+
+Table of Contents
+-----------------
+1. REPORT SUMMARY
+2. REPORT DETAILS
+
+1. REPORT SUMMARY
+-----------------
+            Netlist: netlist
+          Floorplan: checkpoint_alu
+      Design limits: <entire design considered>
+             Max violations: <unlimited>
+             Violations found: 0
++------+----------+-------------+------------+
+| Rule | Severity | Description | Violations |
++------+----------+-------------+------------+
++------+----------+-------------+------------+
+
+2. REPORT DETAILS
+-----------------
+
diff --git a/corev_apu/fpga/ariane.runs/impl_1/alu_methodology_drc_routed.rpx b/corev_apu/fpga/ariane.runs/impl_1/alu_methodology_drc_routed.rpx
new file mode 100644
index 0000000..5fc0605
Binary files /dev/null and b/corev_apu/fpga/ariane.runs/impl_1/alu_methodology_drc_routed.rpx differ
diff --git a/corev_apu/fpga/ariane.runs/impl_1/alu_opt.dcp b/corev_apu/fpga/ariane.runs/impl_1/alu_opt.dcp
new file mode 100644
index 0000000..d2dce05
Binary files /dev/null and b/corev_apu/fpga/ariane.runs/impl_1/alu_opt.dcp differ
diff --git a/corev_apu/fpga/ariane.runs/impl_1/alu_physopt.dcp b/corev_apu/fpga/ariane.runs/impl_1/alu_physopt.dcp
new file mode 100644
index 0000000..07dbf01
Binary files /dev/null and b/corev_apu/fpga/ariane.runs/impl_1/alu_physopt.dcp differ
diff --git a/corev_apu/fpga/ariane.runs/impl_1/alu_placed.dcp b/corev_apu/fpga/ariane.runs/impl_1/alu_placed.dcp
new file mode 100644
index 0000000..0e758b0
Binary files /dev/null and b/corev_apu/fpga/ariane.runs/impl_1/alu_placed.dcp differ
diff --git a/corev_apu/fpga/ariane.runs/impl_1/alu_power_routed.rpt b/corev_apu/fpga/ariane.runs/impl_1/alu_power_routed.rpt
new file mode 100644
index 0000000..fd1be77
--- /dev/null
+++ b/corev_apu/fpga/ariane.runs/impl_1/alu_power_routed.rpt
@@ -0,0 +1,145 @@
+Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
+-------------------------------------------------------------------------------------------------------------------------------
+| Tool Version     : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
+| Date             : Mon May  6 15:00:23 2024
+| Host             : desktop running 64-bit Ubuntu 24.04 LTS
+| Command          : report_power -file alu_power_routed.rpt -pb alu_power_summary_routed.pb -rpx alu_power_routed.rpx
+| Design           : alu
+| Device           : xc7k325tffg900-2
+| Design State     : routed
+| Grade            : commercial
+| Process          : typical
+| Characterization : Production
+-------------------------------------------------------------------------------------------------------------------------------
+
+Power Report
+
+Table of Contents
+-----------------
+1. Summary
+1.1 On-Chip Components
+1.2 Power Supply Summary
+1.3 Confidence Level
+2. Settings
+2.1 Environment
+2.2 Clock Constraints
+3. Detailed Reports
+3.1 By Hierarchy
+
+1. Summary
+----------
+
++--------------------------+--------------+
+| Total On-Chip Power (W)  | 0.169        |
+| Design Power Budget (W)  | Unspecified* |
+| Power Budget Margin (W)  | NA           |
+| Dynamic (W)              | 0.011        |
+| Device Static (W)        | 0.158        |
+| Effective TJA (C/W)      | 1.8          |
+| Max Ambient (C)          | 84.7         |
+| Junction Temperature (C) | 25.3         |
+| Confidence Level         | Low          |
+| Setting File             | ---          |
+| Simulation Activity File | ---          |
+| Design Nets Matched      | NA           |
++--------------------------+--------------+
+* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>
+
+
+1.1 On-Chip Components
+----------------------
+
++----------------+-----------+----------+-----------+-----------------+
+| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
++----------------+-----------+----------+-----------+-----------------+
+| Clocks         |     0.000 |        3 |       --- |             --- |
+| Slice Logic    |     0.004 |     3302 |       --- |             --- |
+|   LUT as Logic |     0.003 |     2727 |    203800 |            1.34 |
+|   CARRY4       |    <0.001 |       44 |     50950 |            0.09 |
+|   F7/F8 Muxes  |    <0.001 |       36 |    203800 |            0.02 |
+|   Others       |     0.000 |        4 |       --- |             --- |
+| Signals        |     0.004 |     3242 |       --- |             --- |
+| I/O            |     0.003 |      209 |       500 |           41.80 |
+| Static Power   |     0.158 |          |           |                 |
+| Total          |     0.169 |          |           |                 |
++----------------+-----------+----------+-----------+-----------------+
+
+
+1.2 Power Supply Summary
+------------------------
+
++-----------+-------------+-----------+-------------+------------+
+| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
++-----------+-------------+-----------+-------------+------------+
+| Vccint    |       1.000 |     0.076 |       0.008 |      0.068 |
+| Vccaux    |       1.800 |     0.029 |       0.000 |      0.028 |
+| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
+| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
+| Vcco18    |       1.800 |     0.002 |       0.001 |      0.001 |
+| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
+| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
+| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
+| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
+| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
+| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
+| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
+| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
+| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
++-----------+-------------+-----------+-------------+------------+
+
+
+1.3 Confidence Level
+--------------------
+
++-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
+| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
++-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
+| Design implementation state | High       | Design is routed                                       |                                                                                                            |
+| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
+| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
+| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
+| Device models               | High       | Device models are Production                           |                                                                                                            |
+|                             |            |                                                        |                                                                                                            |
+| Overall confidence level    | Low        |                                                        |                                                                                                            |
++-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
+
+
+2. Settings
+-----------
+
+2.1 Environment
+---------------
+
++-----------------------+--------------------------+
+| Ambient Temp (C)      | 25.0                     |
+| ThetaJA (C/W)         | 1.8                      |
+| Airflow (LFM)         | 250                      |
+| Heat Sink             | medium (Medium Profile)  |
+| ThetaSA (C/W)         | 3.3                      |
+| Board Selection       | medium (10"x10")         |
+| # of Board Layers     | 12to15 (12 to 15 Layers) |
+| Board Temperature (C) | 25.0                     |
++-----------------------+--------------------------+
+
+
+2.2 Clock Constraints
+---------------------
+
++-------+--------+-----------------+
+| Clock | Domain | Constraint (ns) |
++-------+--------+-----------------+
+
+
+3. Detailed Reports
+-------------------
+
+3.1 By Hierarchy
+----------------
+
++------+-----------+
+| Name | Power (W) |
++------+-----------+
+| alu  |     0.011 |
++------+-----------+
+
+
diff --git a/corev_apu/fpga/ariane.runs/impl_1/alu_power_routed.rpx b/corev_apu/fpga/ariane.runs/impl_1/alu_power_routed.rpx
new file mode 100644
index 0000000..d1ebd3c
Binary files /dev/null and b/corev_apu/fpga/ariane.runs/impl_1/alu_power_routed.rpx differ
diff --git a/corev_apu/fpga/ariane.runs/impl_1/alu_power_summary_routed.pb b/corev_apu/fpga/ariane.runs/impl_1/alu_power_summary_routed.pb
new file mode 100644
index 0000000..de57df0
Binary files /dev/null and b/corev_apu/fpga/ariane.runs/impl_1/alu_power_summary_routed.pb differ
diff --git a/corev_apu/fpga/ariane.runs/impl_1/alu_route_status.pb b/corev_apu/fpga/ariane.runs/impl_1/alu_route_status.pb
new file mode 100644
index 0000000..d08f477
Binary files /dev/null and b/corev_apu/fpga/ariane.runs/impl_1/alu_route_status.pb differ
diff --git a/corev_apu/fpga/ariane.runs/impl_1/alu_route_status.rpt b/corev_apu/fpga/ariane.runs/impl_1/alu_route_status.rpt
new file mode 100644
index 0000000..5882fd3
--- /dev/null
+++ b/corev_apu/fpga/ariane.runs/impl_1/alu_route_status.rpt
@@ -0,0 +1,11 @@
+Design Route Status
+                                               :      # nets :
+   ------------------------------------------- : ----------- :
+   # of logical nets.......................... :        3761 :
+       # of nets not needing routing.......... :         517 :
+           # of internally routed nets........ :         517 :
+       # of routable nets..................... :        3244 :
+           # of fully routed nets............. :        3244 :
+       # of nets with routing errors.......... :           0 :
+   ------------------------------------------- : ----------- :
+
diff --git a/corev_apu/fpga/ariane.runs/impl_1/alu_routed.dcp b/corev_apu/fpga/ariane.runs/impl_1/alu_routed.dcp
new file mode 100644
index 0000000..2e4f695
Binary files /dev/null and b/corev_apu/fpga/ariane.runs/impl_1/alu_routed.dcp differ
diff --git a/corev_apu/fpga/ariane.runs/impl_1/alu_timing_summary_routed.pb b/corev_apu/fpga/ariane.runs/impl_1/alu_timing_summary_routed.pb
new file mode 100644
index 0000000..4526e93
--- /dev/null
+++ b/corev_apu/fpga/ariane.runs/impl_1/alu_timing_summary_routed.pb
@@ -0,0 +1,2 @@
+
+2012.4)Timing analysis from Implemented netlist.
\ No newline at end of file
diff --git a/corev_apu/fpga/ariane.runs/impl_1/alu_timing_summary_routed.rpt b/corev_apu/fpga/ariane.runs/impl_1/alu_timing_summary_routed.rpt
new file mode 100644
index 0000000..730bc1e
--- /dev/null
+++ b/corev_apu/fpga/ariane.runs/impl_1/alu_timing_summary_routed.rpt
@@ -0,0 +1,179 @@
+Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
+| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
+| Date         : Mon May  6 15:00:23 2024
+| Host         : desktop running 64-bit Ubuntu 24.04 LTS
+| Command      : report_timing_summary -max_paths 10 -file alu_timing_summary_routed.rpt -pb alu_timing_summary_routed.pb -rpx alu_timing_summary_routed.rpx -warn_on_violation
+| Design       : alu
+| Device       : 7k325t-ffg900
+| Speed File   : -2  PRODUCTION 1.12 2017-02-17
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
+
+Timing Summary Report
+
+------------------------------------------------------------------------------------------------
+| Timer Settings
+| --------------
+------------------------------------------------------------------------------------------------
+
+  Enable Multi Corner Analysis               :  Yes
+  Enable Pessimism Removal                   :  Yes
+  Pessimism Removal Resolution               :  Nearest Common Node
+  Enable Input Delay Default Clock           :  No
+  Enable Preset / Clear Arcs                 :  No
+  Disable Flight Delays                      :  No
+  Ignore I/O Paths                           :  No
+  Timing Early Launch at Borrowing Latches   :  No
+  Borrow Time for Max Delay Exceptions       :  Yes
+  Merge Timing Exceptions                    :  Yes
+
+  Corner  Analyze    Analyze    
+  Name    Max Paths  Min Paths  
+  ------  ---------  ---------  
+  Slow    Yes        Yes        
+  Fast    Yes        Yes        
+
+
+
+check_timing report
+
+Table of Contents
+-----------------
+1. checking no_clock
+2. checking constant_clock
+3. checking pulse_width_clock
+4. checking unconstrained_internal_endpoints
+5. checking no_input_delay
+6. checking no_output_delay
+7. checking multiple_clock
+8. checking generated_clocks
+9. checking loops
+10. checking partial_input_delay
+11. checking partial_output_delay
+12. checking latch_loops
+
+1. checking no_clock
+--------------------
+ There are 0 register/latch pins with no clock.
+
+
+2. checking constant_clock
+--------------------------
+ There are 0 register/latch pins with constant_clock.
+
+
+3. checking pulse_width_clock
+-----------------------------
+ There are 0 register/latch pins which need pulse_width check
+
+
+4. checking unconstrained_internal_endpoints
+--------------------------------------------
+ There are 0 pins that are not constrained for maximum delay.
+
+ There are 0 pins that are not constrained for maximum delay due to constant clock.
+
+
+5. checking no_input_delay
+--------------------------
+ There are 0 input ports with no input delay specified.
+
+ There are 0 input ports with no input delay but user has a false path constraint.
+
+
+6. checking no_output_delay
+---------------------------
+ There are 0 ports with no output delay specified.
+
+ There are 0 ports with no output delay but user has a false path constraint
+
+ There are 0 ports with no output delay but with a timing clock defined on it or propagating through it
+
+
+7. checking multiple_clock
+--------------------------
+ There are 0 register/latch pins with multiple clocks.
+
+
+8. checking generated_clocks
+----------------------------
+ There are 0 generated clocks that are not connected to a clock source.
+
+
+9. checking loops
+-----------------
+ There are 0 combinational loops in the design.
+
+
+10. checking partial_input_delay
+--------------------------------
+ There are 0 input ports with partial input delay specified.
+
+
+11. checking partial_output_delay
+---------------------------------
+ There are 0 ports with partial output delay specified.
+
+
+12. checking latch_loops
+------------------------
+ There are 0 combinational latch loops in the design through latch input
+
+
+
+------------------------------------------------------------------------------------------------
+| Design Timing Summary
+| ---------------------
+------------------------------------------------------------------------------------------------
+
+    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
+    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
+         NA           NA                     NA                   NA           NA           NA                     NA                   NA           NA           NA                      NA                    NA  
+
+
+All user specified timing constraints are met.
+
+
+------------------------------------------------------------------------------------------------
+| Clock Summary
+| -------------
+------------------------------------------------------------------------------------------------
+
+Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
+-----  ------------       ----------      --------------
+clk_i  {0.000 25.000}     50.000          20.000          
+
+
+------------------------------------------------------------------------------------------------
+| Intra Clock Table
+| -----------------
+------------------------------------------------------------------------------------------------
+
+Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
+-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
+
+
+------------------------------------------------------------------------------------------------
+| Inter Clock Table
+| -----------------
+------------------------------------------------------------------------------------------------
+
+From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
+----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
+
+
+------------------------------------------------------------------------------------------------
+| Other Path Groups Table
+| -----------------------
+------------------------------------------------------------------------------------------------
+
+Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
+----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
+
+
+------------------------------------------------------------------------------------------------
+| Timing Details
+| --------------
+------------------------------------------------------------------------------------------------
+
+
diff --git a/corev_apu/fpga/ariane.runs/impl_1/alu_timing_summary_routed.rpx b/corev_apu/fpga/ariane.runs/impl_1/alu_timing_summary_routed.rpx
new file mode 100644
index 0000000..8c0152b
Binary files /dev/null and b/corev_apu/fpga/ariane.runs/impl_1/alu_timing_summary_routed.rpx differ
diff --git a/corev_apu/fpga/ariane.runs/impl_1/alu_utilization_placed.pb b/corev_apu/fpga/ariane.runs/impl_1/alu_utilization_placed.pb
new file mode 100644
index 0000000..0b2d76a
Binary files /dev/null and b/corev_apu/fpga/ariane.runs/impl_1/alu_utilization_placed.pb differ
diff --git a/corev_apu/fpga/ariane.runs/impl_1/alu_utilization_placed.rpt b/corev_apu/fpga/ariane.runs/impl_1/alu_utilization_placed.rpt
new file mode 100644
index 0000000..1fa900e
--- /dev/null
+++ b/corev_apu/fpga/ariane.runs/impl_1/alu_utilization_placed.rpt
@@ -0,0 +1,207 @@
+Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
+---------------------------------------------------------------------------------------------------
+| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
+| Date         : Mon May  6 14:59:46 2024
+| Host         : desktop running 64-bit Ubuntu 24.04 LTS
+| Command      : report_utilization -file alu_utilization_placed.rpt -pb alu_utilization_placed.pb
+| Design       : alu
+| Device       : 7k325tffg900-2
+| Design State : Fully Placed
+---------------------------------------------------------------------------------------------------
+
+Utilization Design Information
+
+Table of Contents
+-----------------
+1. Slice Logic
+1.1 Summary of Registers by Type
+2. Slice Logic Distribution
+3. Memory
+4. DSP
+5. IO and GT Specific
+6. Clocking
+7. Specific Feature
+8. Primitives
+9. Black Boxes
+10. Instantiated Netlists
+
+1. Slice Logic
+--------------
+
++-------------------------+------+-------+-----------+-------+
+|        Site Type        | Used | Fixed | Available | Util% |
++-------------------------+------+-------+-----------+-------+
+| Slice LUTs              | 2727 |     0 |    203800 |  1.34 |
+|   LUT as Logic          | 2727 |     0 |    203800 |  1.34 |
+|   LUT as Memory         |    0 |     0 |     64000 |  0.00 |
+| Slice Registers         |    0 |     0 |    407600 |  0.00 |
+|   Register as Flip Flop |    0 |     0 |    407600 |  0.00 |
+|   Register as Latch     |    0 |     0 |    407600 |  0.00 |
+| F7 Muxes                |   36 |     0 |    101900 |  0.04 |
+| F8 Muxes                |    0 |     0 |     50950 |  0.00 |
++-------------------------+------+-------+-----------+-------+
+
+
+1.1 Summary of Registers by Type
+--------------------------------
+
++-------+--------------+-------------+--------------+
+| Total | Clock Enable | Synchronous | Asynchronous |
++-------+--------------+-------------+--------------+
+| 0     |            _ |           - |            - |
+| 0     |            _ |           - |          Set |
+| 0     |            _ |           - |        Reset |
+| 0     |            _ |         Set |            - |
+| 0     |            _ |       Reset |            - |
+| 0     |          Yes |           - |            - |
+| 0     |          Yes |           - |          Set |
+| 0     |          Yes |           - |        Reset |
+| 0     |          Yes |         Set |            - |
+| 0     |          Yes |       Reset |            - |
++-------+--------------+-------------+--------------+
+
+
+2. Slice Logic Distribution
+---------------------------
+
++------------------------------------------+------+-------+-----------+-------+
+|                 Site Type                | Used | Fixed | Available | Util% |
++------------------------------------------+------+-------+-----------+-------+
+| Slice                                    |  752 |     0 |     50950 |  1.48 |
+|   SLICEL                                 |  430 |     0 |           |       |
+|   SLICEM                                 |  322 |     0 |           |       |
+| LUT as Logic                             | 2727 |     0 |    203800 |  1.34 |
+|   using O5 output only                   |    0 |       |           |       |
+|   using O6 output only                   | 2236 |       |           |       |
+|   using O5 and O6                        |  491 |       |           |       |
+| LUT as Memory                            |    0 |     0 |     64000 |  0.00 |
+|   LUT as Distributed RAM                 |    0 |     0 |           |       |
+|   LUT as Shift Register                  |    0 |     0 |           |       |
+| Slice Registers                          |    0 |     0 |    407600 |  0.00 |
+|   Register driven from within the Slice  |    0 |       |           |       |
+|   Register driven from outside the Slice |    0 |       |           |       |
+| Unique Control Sets                      |    0 |       |     50950 |  0.00 |
++------------------------------------------+------+-------+-----------+-------+
+* Note: Available Control Sets calculated as Slice Registers / 8, Review the Control Sets Report for more information regarding control sets.
+
+
+3. Memory
+---------
+
++----------------+------+-------+-----------+-------+
+|    Site Type   | Used | Fixed | Available | Util% |
++----------------+------+-------+-----------+-------+
+| Block RAM Tile |    0 |     0 |       445 |  0.00 |
+|   RAMB36/FIFO* |    0 |     0 |       445 |  0.00 |
+|   RAMB18       |    0 |     0 |       890 |  0.00 |
++----------------+------+-------+-----------+-------+
+* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1
+
+
+4. DSP
+------
+
++-----------+------+-------+-----------+-------+
+| Site Type | Used | Fixed | Available | Util% |
++-----------+------+-------+-----------+-------+
+| DSPs      |    0 |     0 |       840 |  0.00 |
++-----------+------+-------+-----------+-------+
+
+
+5. IO and GT Specific
+---------------------
+
++-----------------------------+------+-------+-----------+-------+
+|          Site Type          | Used | Fixed | Available | Util% |
++-----------------------------+------+-------+-----------+-------+
+| Bonded IOB                  |  209 |     0 |       500 | 41.80 |
+|   IOB Master Pads           |  100 |       |           |       |
+|   IOB Slave Pads            |  101 |       |           |       |
+| Bonded IPADs                |    0 |     0 |        50 |  0.00 |
+| Bonded OPADs                |    0 |     0 |        32 |  0.00 |
+| PHY_CONTROL                 |    0 |     0 |        10 |  0.00 |
+| PHASER_REF                  |    0 |     0 |        10 |  0.00 |
+| OUT_FIFO                    |    0 |     0 |        40 |  0.00 |
+| IN_FIFO                     |    0 |     0 |        40 |  0.00 |
+| IDELAYCTRL                  |    0 |     0 |        10 |  0.00 |
+| IBUFDS                      |    0 |     0 |       480 |  0.00 |
+| GTXE2_COMMON                |    0 |     0 |         4 |  0.00 |
+| GTXE2_CHANNEL               |    0 |     0 |        16 |  0.00 |
+| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        40 |  0.00 |
+| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        40 |  0.00 |
+| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       500 |  0.00 |
+| ODELAYE2/ODELAYE2_FINEDELAY |    0 |     0 |       150 |  0.00 |
+| IBUFDS_GTE2                 |    0 |     0 |         8 |  0.00 |
+| ILOGIC                      |    0 |     0 |       500 |  0.00 |
+| OLOGIC                      |    0 |     0 |       500 |  0.00 |
++-----------------------------+------+-------+-----------+-------+
+
+
+6. Clocking
+-----------
+
++------------+------+-------+-----------+-------+
+|  Site Type | Used | Fixed | Available | Util% |
++------------+------+-------+-----------+-------+
+| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
+| BUFIO      |    0 |     0 |        40 |  0.00 |
+| MMCME2_ADV |    0 |     0 |        10 |  0.00 |
+| PLLE2_ADV  |    0 |     0 |        10 |  0.00 |
+| BUFMRCE    |    0 |     0 |        20 |  0.00 |
+| BUFHCE     |    0 |     0 |       168 |  0.00 |
+| BUFR       |    0 |     0 |        40 |  0.00 |
++------------+------+-------+-----------+-------+
+
+
+7. Specific Feature
+-------------------
+
++-------------+------+-------+-----------+-------+
+|  Site Type  | Used | Fixed | Available | Util% |
++-------------+------+-------+-----------+-------+
+| BSCANE2     |    0 |     0 |         4 |  0.00 |
+| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
+| DNA_PORT    |    0 |     0 |         1 |  0.00 |
+| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
+| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
+| ICAPE2      |    0 |     0 |         2 |  0.00 |
+| PCIE_2_1    |    0 |     0 |         1 |  0.00 |
+| STARTUPE2   |    0 |     0 |         1 |  0.00 |
+| XADC        |    0 |     0 |         1 |  0.00 |
++-------------+------+-------+-----------+-------+
+
+
+8. Primitives
+-------------
+
++----------+------+---------------------+
+| Ref Name | Used | Functional Category |
++----------+------+---------------------+
+| LUT6     | 1615 |                 LUT |
+| LUT5     |  595 |                 LUT |
+| LUT3     |  449 |                 LUT |
+| LUT4     |  360 |                 LUT |
+| LUT2     |  199 |                 LUT |
+| IBUF     |  144 |                  IO |
+| OBUF     |   65 |                  IO |
+| CARRY4   |   44 |          CarryLogic |
+| MUXF7    |   36 |               MuxFx |
++----------+------+---------------------+
+
+
+9. Black Boxes
+--------------
+
++----------+------+
+| Ref Name | Used |
++----------+------+
+
+
+10. Instantiated Netlists
+-------------------------
+
++----------+------+
+| Ref Name | Used |
++----------+------+
+
+
diff --git a/corev_apu/fpga/ariane.runs/impl_1/gen_run.xml b/corev_apu/fpga/ariane.runs/impl_1/gen_run.xml
new file mode 100644
index 0000000..24562ac
--- /dev/null
+++ b/corev_apu/fpga/ariane.runs/impl_1/gen_run.xml
@@ -0,0 +1,1638 @@
+<?xml version="1.0" encoding="UTF-8"?>
+<GenRun Id="impl_1" LaunchPart="xc7k325tffg900-2" LaunchTime="1715000332">
+  <File Type="WBT-USG" Name="usage_statistics_webtalk.html"/>
+  <File Type="BITSTR-SYSDEF" Name="alu.sysdef"/>
+  <File Type="BITSTR-LTX" Name="debug_nets.ltx"/>
+  <File Type="BITSTR-LTX" Name="alu.ltx"/>
+  <File Type="BG-BGN" Name="alu.bgn"/>
+  <File Type="RBD_FILE" Name="alu.rbd"/>
+  <File Type="BG-DRC" Name="alu.drc"/>
+  <File Type="NPI_FILE" Name="alu.npi"/>
+  <File Type="RNPI_FILE" Name="alu.rnpi"/>
+  <File Type="CFI_FILE" Name="alu.cfi"/>
+  <File Type="PDI-FILE" Name="alu.pdi"/>
+  <File Type="BITSTR-MMI" Name="alu.mmi"/>
+  <File Type="BITSTR-BMM" Name="alu_bd.bmm"/>
+  <File Type="BITSTR-NKY" Name="alu.nky"/>
+  <File Type="BITSTR-RBT" Name="alu.rbt"/>
+  <File Type="BITSTR-MSK" Name="alu.msk"/>
+  <File Type="BG-BIN" Name="alu.bin"/>
+  <File Type="RCFI_FILE" Name="alu.rcfi"/>
+  <File Type="BG-BIT" Name="alu.bit"/>
+  <File Type="POSTROUTE-PHYSOPT-BUS-SKEW-RPX" Name="alu_bus_skew_postroute_physopted.rpx"/>
+  <File Type="POSTROUTE-PHYSOPT-BUS-SKEW-PB" Name="alu_bus_skew_postroute_physopted.pb"/>
+  <File Type="RDI-RDI" Name="alu.vdi"/>
+  <File Type="POSTROUTE-PHYSOPT-TIMING-RPX" Name="alu_timing_summary_postroute_physopted.rpx"/>
+  <File Type="POSTROUTE-PHYSOPT-TIMING-PB" Name="alu_timing_summary_postroute_physopted.pb"/>
+  <File Type="POSTROUTE-PHYSOPT-TIMING" Name="alu_timing_summary_postroute_physopted.rpt"/>
+  <File Type="POSTROUTE-PHYSOPT-BLACKBOX-DCP" Name="alu_postroute_physopt_bb.dcp"/>
+  <File Type="POSTROUTE-PHYSOPT-DCP" Name="alu_postroute_physopt.dcp"/>
+  <File Type="ROUTE-BUS-SKEW" Name="alu_bus_skew_routed.rpt"/>
+  <File Type="ROUTE-CLK" Name="alu_clock_utilization_routed.rpt"/>
+  <File Type="ROUTE-SIMILARITY" Name="alu_incremental_reuse_routed.rpt"/>
+  <File Type="ROUTE-TIMING-RPX" Name="alu_timing_summary_routed.rpx"/>
+  <File Type="ROUTE-TIMING-PB" Name="alu_timing_summary_routed.pb"/>
+  <File Type="ROUTE-TIMINGSUMMARY" Name="alu_timing_summary_routed.rpt"/>
+  <File Type="ROUTE-STATUS-PB" Name="alu_route_status.pb"/>
+  <File Type="ROUTE-STATUS" Name="alu_route_status.rpt"/>
+  <File Type="ROUTE-PWR-RPX" Name="alu_power_routed.rpx"/>
+  <File Type="ROUTE-PWR-SUM" Name="alu_power_summary_routed.pb"/>
+  <File Type="PLACE-UTIL" Name="alu_utilization_placed.rpt"/>
+  <File Type="PLACE-CLK" Name="alu_clock_utilization_placed.rpt"/>
+  <File Type="PLACE-IO" Name="alu_io_placed.rpt"/>
+  <File Type="PWROPT-DCP" Name="alu_pwropt.dcp"/>
+  <File Type="OPT-TIMING" Name="alu_timing_summary_opted.rpt"/>
+  <File Type="PLACE-SIMILARITY" Name="alu_incremental_reuse_placed.rpt"/>
+  <File Type="OPT-HWDEF" Name="alu.hwdef"/>
+  <File Type="PWROPT-DRC" Name="alu_drc_pwropted.rpt"/>
+  <File Type="ROUTE-BUS-SKEW-PB" Name="alu_bus_skew_routed.pb"/>
+  <File Type="PA-TCL" Name="alu.tcl"/>
+  <File Type="PLACE-DCP" Name="alu_placed.dcp"/>
+  <File Type="POSTROUTE-PHYSOPT-BUS-SKEW" Name="alu_bus_skew_postroute_physopted.rpt"/>
+  <File Type="PA-DCP" Name="alu.dcp"/>
+  <File Type="ROUTE-BUS-SKEW-RPX" Name="alu_bus_skew_routed.rpx"/>
+  <File Type="REPORTS-TCL" Name="alu_reports.tcl"/>
+  <File Type="INIT-TIMING" Name="alu_timing_summary_init.rpt"/>
+  <File Type="PLACE-CTRL" Name="alu_control_sets_placed.rpt"/>
+  <File Type="PWROPT-TIMING" Name="alu_timing_summary_pwropted.rpt"/>
+  <File Type="PLACE-PRE-SIMILARITY" Name="alu_incremental_reuse_pre_placed.rpt"/>
+  <File Type="OPT-DCP" Name="alu_opt.dcp"/>
+  <File Type="OPT-METHODOLOGY-DRC" Name="alu_methodology_drc_opted.rpt"/>
+  <File Type="OPT-DRC" Name="alu_drc_opted.rpt"/>
+  <File Type="PLACE-UTIL-PB" Name="alu_utilization_placed.pb"/>
+  <File Type="PLACE-TIMING" Name="alu_timing_summary_placed.rpt"/>
+  <File Type="ROUTE-DRC" Name="alu_drc_routed.rpt"/>
+  <File Type="POSTPLACE-PWROPT-DCP" Name="alu_postplace_pwropt.dcp"/>
+  <File Type="POSTPLACE-PWROPT-TIMING" Name="alu_timing_summary_postplace_pwropted.rpt"/>
+  <File Type="ROUTE-DRC-PB" Name="alu_drc_routed.pb"/>
+  <File Type="PHYSOPT-DCP" Name="alu_physopt.dcp"/>
+  <File Type="PHYSOPT-DRC" Name="alu_drc_physopted.rpt"/>
+  <File Type="PHYSOPT-TIMING" Name="alu_timing_summary_physopted.rpt"/>
+  <File Type="ROUTE-PWR" Name="alu_power_routed.rpt"/>
+  <File Type="ROUTE-ERROR-DCP" Name="alu_routed_error.dcp"/>
+  <File Type="ROUTE-METHODOLOGY-DRC-RPX" Name="alu_methodology_drc_routed.rpx"/>
+  <File Type="ROUTE-DCP" Name="alu_routed.dcp"/>
+  <File Type="ROUTE-METHODOLOGY-DRC-PB" Name="alu_methodology_drc_routed.pb"/>
+  <File Type="ROUTE-BLACKBOX-DCP" Name="alu_routed_bb.dcp"/>
+  <File Type="ROUTE-DRC-RPX" Name="alu_drc_routed.rpx"/>
+  <File Type="ROUTE-METHODOLOGY-DRC" Name="alu_methodology_drc_routed.rpt"/>
+  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
+    <Filter Type="Srcs"/>
+    <File Path="$PPRDIR/../../common/submodules/common_cells/include/common_cells/registers.svh">
+      <FileInfo>
+        <Attr Name="IsGlobalInclude" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/src/genesysii.svh">
+      <FileInfo>
+        <Attr Name="IsGlobalInclude" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../common/submodules/common_cells/src/cf_math_pkg.sv">
+      <FileInfo>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/include/cv64a6_imafdc_sv39_config_pkg.sv">
+      <FileInfo>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/include/riscv_pkg.sv">
+      <FileInfo>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../riscv-dbg/src/dm_pkg.sv">
+      <FileInfo>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/include/ariane_pkg.sv">
+      <FileInfo>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../common/submodules/common_cells/src/lzc.sv">
+      <FileInfo>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../common/submodules/common_cells/src/popcount.sv">
+      <FileInfo>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/alu.sv">
+      <FileInfo>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/include/ariane_rvfi_pkg.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/include/wt_cache_pkg.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/include/cvxif_pkg.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../axi/src/axi_pkg.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../register_interface/src/reg_intf.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/include/axi_intf.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../tb/rvfi_pkg.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../tb/ariane_soc_pkg.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../tb/ariane_axi_soc_pkg.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/include/ariane_axi_pkg.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/include/std_cache_pkg.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/fpu/src/fpnew_pkg.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/cvxif_example/include/cvxif_instr_pkg.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/fpu/src/fpu_div_sqrt_mvp/hdl/defs_div_sqrt_mvp.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../tb/common/mock_uart.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../common/local/util/sram.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/amo_buffer.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/ariane_regfile_ff.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/ariane.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/axi_adapter.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/axi_shim.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/branch_unit.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/commit_stage.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/compressed_decoder.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/controller.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/csr_buffer.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/csr_regfile.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/cva6.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/cvxif_fu.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/decoder.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/dromajo_ram.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/ex_stage.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/fpu_wrap.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/id_stage.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/instr_realign.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/issue_read_operands.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/issue_stage.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/load_store_unit.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/load_unit.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/lsu_bypass.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/multiplier.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/mult.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/perf_counters.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/re_name.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/scoreboard.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/serdiv.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/store_buffer.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/store_unit.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/fpu/src/fpnew_cast_multi.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/fpu/src/fpnew_classifier.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/fpu/src/fpnew_divsqrt_multi.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/fpu/src/fpnew_fma_multi.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/fpu/src/fpnew_fma.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/fpu/src/fpnew_noncomp.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/fpu/src/fpnew_opgroup_block.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/fpu/src/fpnew_opgroup_fmt_slice.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/fpu/src/fpnew_opgroup_multifmt_slice.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/fpu/src/fpnew_rounding.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/fpu/src/fpnew_top.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/fpu/src/fpu_div_sqrt_mvp/hdl/div_sqrt_mvp_wrapper.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/fpu/src/fpu_div_sqrt_mvp/hdl/div_sqrt_top_mvp.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/fpu/src/fpu_div_sqrt_mvp/hdl/iteration_div_sqrt_mvp.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/fpu/src/fpu_div_sqrt_mvp/hdl/norm_div_sqrt_mvp.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/fpu/src/fpu_div_sqrt_mvp/hdl/nrbd_nrsc_mvp.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/fpu/src/fpu_div_sqrt_mvp/hdl/preprocess_mvp.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/frontend/bht.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/frontend/btb.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/frontend/frontend.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/frontend/instr_queue.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/frontend/instr_scan.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/frontend/ras.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/cache_subsystem/amo_alu.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/cache_subsystem/cache_ctrl.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/cache_subsystem/cva6_icache_axi_wrapper.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/cache_subsystem/cva6_icache.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/cache_subsystem/miss_handler.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/cache_subsystem/std_cache_subsystem.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/cache_subsystem/std_nbdcache.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/cache_subsystem/tag_cmp.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/cache_subsystem/wt_axi_adapter.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/cache_subsystem/wt_cache_subsystem.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/cache_subsystem/wt_dcache_ctrl.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/cache_subsystem/wt_dcache_mem.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/cache_subsystem/wt_dcache_missunit.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/cache_subsystem/wt_dcache.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/cache_subsystem/wt_dcache_wbuffer.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/cache_subsystem/wt_l15_adapter.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../bootrom/dromajo_bootrom.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../clint/axi_lite_interface.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../clint/clint.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/src/axi2apb/src/axi2apb_64_32.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/src/axi2apb/src/axi2apb.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/src/axi2apb/src/axi2apb_wrap.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/src/apb_timer/apb_timer.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/src/apb_timer/timer.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/src/axi_slice/src/axi_ar_buffer.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/src/axi_slice/src/axi_aw_buffer.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/src/axi_slice/src/axi_b_buffer.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/src/axi_slice/src/axi_r_buffer.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/src/axi_slice/src/axi_single_slice.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/src/axi_slice/src/axi_slice.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/src/axi_slice/src/axi_slice_wrap.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/src/axi_slice/src/axi_w_buffer.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../src/axi_riscv_atomics/src/axi_res_tbl.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../src/axi_riscv_atomics/src/axi_riscv_amos_alu.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../src/axi_riscv_atomics/src/axi_riscv_amos.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../src/axi_riscv_atomics/src/axi_riscv_atomics.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../src/axi_riscv_atomics/src/axi_riscv_atomics_wrap.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../src/axi_riscv_atomics/src/axi_riscv_lrsc.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../src/axi_riscv_atomics/src/axi_riscv_lrsc_wrap.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../axi_mem_if/src/axi2mem.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/pmp/src/pmp_entry.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/pmp/src/pmp.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/cvxif_example/cvxif_example_coprocessor.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/cvxif_example/instr_decoder.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../rv_plic/rtl/rv_plic_target.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../rv_plic/rtl/rv_plic_gateway.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../rv_plic/rtl/plic_regmap.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../rv_plic/rtl/plic_top.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../riscv-dbg/src/dmi_cdc.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../riscv-dbg/src/dmi_jtag.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../riscv-dbg/src/dmi_jtag_tap.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../riscv-dbg/src/dm_csrs.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../riscv-dbg/src/dm_mem.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../riscv-dbg/src/dm_sba.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../riscv-dbg/src/dm_top.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../riscv-dbg/debug_rom/debug_rom.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../register_interface/src/apb_to_reg.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../axi/src/axi_multicut.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../common/submodules/common_cells/src/rstgen_bypass.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../common/submodules/common_cells/src/rstgen.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../common/submodules/common_cells/src/stream_mux.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../common/submodules/common_cells/src/stream_demux.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../common/submodules/common_cells/src/exp_backoff.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../common/submodules/common_cells/src/addr_decode.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../common/submodules/common_cells/src/stream_register.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../axi/src/axi_cut.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../axi/src/axi_join.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../axi/src/axi_delayer.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../axi/src/axi_to_axi_lite.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../axi/src/axi_id_prepend.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../axi/src/axi_atop_filter.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../axi/src/axi_err_slv.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../axi/src/axi_mux.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../axi/src/axi_demux.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../axi/src/axi_xbar.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../common/submodules/common_cells/src/unread.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../common/submodules/common_cells/src/sync.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../common/submodules/common_cells/src/cdc_2phase.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../common/submodules/common_cells/src/spill_register_flushable.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../common/submodules/common_cells/src/spill_register.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../common/submodules/common_cells/src/sync_wedge.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../common/submodules/common_cells/src/edge_detect.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../common/submodules/common_cells/src/stream_arbiter.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../common/submodules/common_cells/src/stream_arbiter_flushable.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../common/submodules/common_cells/src/deprecated/fifo_v1.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../common/submodules/common_cells/src/deprecated/fifo_v2.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../common/submodules/common_cells/src/fifo_v3.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../common/submodules/common_cells/src/rr_arb_tree.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../common/submodules/common_cells/src/deprecated/rrarbiter.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../common/submodules/common_cells/src/stream_delay.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../common/submodules/common_cells/src/lfsr.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../common/submodules/common_cells/src/lfsr_8bit.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../common/submodules/common_cells/src/lfsr_16bit.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../common/submodules/common_cells/src/delta_counter.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../common/submodules/common_cells/src/counter.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../common/submodules/common_cells/src/shift_reg.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../src/tech_cells_generic/src/deprecated/cluster_clk_cells.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../src/tech_cells_generic/src/deprecated/pulp_clk_cells.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../src/tech_cells_generic/src/rtl/tc_clk.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../tb/ariane_testharness.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../tb/ariane_peripherals.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../tb/rvfi_tracer.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../tb/common/uart.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../tb/common/SimDTM.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../tb/common/SimJTAG.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/mmu_sv39/mmu.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/mmu_sv39/ptw.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/mmu_sv39/tlb.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <Config>
+      <Option Name="DesignMode" Val="RTL"/>
+      <Option Name="TopModule" Val="alu"/>
+    </Config>
+  </FileSet>
+  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
+    <Filter Type="Constrs"/>
+    <File Path="$PPRDIR/constraints/genesys-2.xdc">
+      <FileInfo>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/constraints/ariane.xdc">
+      <FileInfo>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+      </FileInfo>
+    </File>
+    <Config>
+      <Option Name="ConstrsType" Val="XDC"/>
+    </Config>
+  </FileSet>
+  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
+    <Filter Type="Utils"/>
+    <Config>
+      <Option Name="TopAutoSet" Val="TRUE"/>
+    </Config>
+  </FileSet>
+  <Strategy Version="1" Minor="2">
+    <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019">
+      <Desc>Default settings for Implementation.</Desc>
+    </StratHandle>
+    <Step Id="init_design"/>
+    <Step Id="opt_design"/>
+    <Step Id="power_opt_design"/>
+    <Step Id="place_design">
+      <Option Id="Directive">15</Option>
+    </Step>
+    <Step Id="post_place_power_opt_design"/>
+    <Step Id="phys_opt_design" EnableStepBool="1"/>
+    <Step Id="route_design">
+      <Option Id="Directive">5</Option>
+    </Step>
+    <Step Id="post_route_phys_opt_design"/>
+    <Step Id="write_bitstream"/>
+  </Strategy>
+</GenRun>
diff --git a/corev_apu/fpga/ariane.runs/impl_1/htr.txt b/corev_apu/fpga/ariane.runs/impl_1/htr.txt
new file mode 100644
index 0000000..1f9994c
--- /dev/null
+++ b/corev_apu/fpga/ariane.runs/impl_1/htr.txt
@@ -0,0 +1,9 @@
+#
+# Vivado(TM)
+# htr.txt: a Vivado-generated description of how-to-repeat the
+#          the basic steps of a run.  Note that runme.bat/sh needs
+#          to be invoked for Vivado to track run status.
+# Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
+#
+
+vivado -log alu.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source alu.tcl -notrace
diff --git a/corev_apu/fpga/ariane.runs/impl_1/init_design.pb b/corev_apu/fpga/ariane.runs/impl_1/init_design.pb
new file mode 100644
index 0000000..3497d2c
Binary files /dev/null and b/corev_apu/fpga/ariane.runs/impl_1/init_design.pb differ
diff --git a/corev_apu/fpga/ariane.runs/impl_1/opt_design.pb b/corev_apu/fpga/ariane.runs/impl_1/opt_design.pb
new file mode 100644
index 0000000..a1e3d9c
Binary files /dev/null and b/corev_apu/fpga/ariane.runs/impl_1/opt_design.pb differ
diff --git a/corev_apu/fpga/ariane.runs/impl_1/phys_opt_design.pb b/corev_apu/fpga/ariane.runs/impl_1/phys_opt_design.pb
new file mode 100644
index 0000000..bc7edc1
Binary files /dev/null and b/corev_apu/fpga/ariane.runs/impl_1/phys_opt_design.pb differ
diff --git a/corev_apu/fpga/ariane.runs/impl_1/place_design.pb b/corev_apu/fpga/ariane.runs/impl_1/place_design.pb
new file mode 100644
index 0000000..695eff7
Binary files /dev/null and b/corev_apu/fpga/ariane.runs/impl_1/place_design.pb differ
diff --git a/corev_apu/fpga/ariane.runs/impl_1/project.wdf b/corev_apu/fpga/ariane.runs/impl_1/project.wdf
new file mode 100644
index 0000000..714356f
--- /dev/null
+++ b/corev_apu/fpga/ariane.runs/impl_1/project.wdf
@@ -0,0 +1,31 @@
+version:1
+70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:737263736574636f756e74:313930:00:00
+70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:636f6e73747261696e74736574636f756e74:32:00:00
+70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:64657369676e6d6f6465:52544c:00:00
+70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:73796e7468657369737374726174656779:56697661646f2053796e7468657369732044656661756c7473:00:00
+70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:696d706c7374726174656779:56697661646f20496d706c656d656e746174696f6e2044656661756c7473:00:00
+70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:63757272656e7473796e74686573697372756e:73796e74685f31:00:00
+70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:63757272656e74696d706c72756e:696d706c5f31:00:00
+70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:746f74616c73796e74686573697372756e73:31:00:00
+70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:746f74616c696d706c72756e73:31:00:00
+70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:636f72655f636f6e7461696e6572:66616c7365:00:00
+70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:73696d756c61746f725f6c616e6775616765:4d69786564:00:00
+70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:7461726765745f6c616e6775616765:566572696c6f67:00:00
+70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:64656661756c745f6c696272617279:78696c5f64656661756c746c6962:00:00
+70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:7461726765745f73696d756c61746f72:5853696d:00:00
+70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f7873696d:30:00:00
+70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f6d6f64656c73696d:30:00:00
+70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f717565737461:30:00:00
+70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f696573:30:00:00
+70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f766373:30:00:00
+70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f72697669657261:30:00:00
+70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f61637469766568646c:30:00:00
+70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f7873696d:30:00:00
+70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f6d6f64656c73696d:30:00:00
+70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f717565737461:30:00:00
+70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f696573:30:00:00
+70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f766373:30:00:00
+70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f72697669657261:30:00:00
+70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f61637469766568646c:30:00:00
+5f5f48494444454e5f5f:5f5f48494444454e5f5f:50726f6a65637455554944:3039396533303563346361363465303038653137316537393739623161613666:506172656e742050412070726f6a656374204944:00
+eof:1108749062
diff --git a/corev_apu/fpga/ariane.runs/impl_1/route_design.pb b/corev_apu/fpga/ariane.runs/impl_1/route_design.pb
new file mode 100644
index 0000000..ccb9701
Binary files /dev/null and b/corev_apu/fpga/ariane.runs/impl_1/route_design.pb differ
diff --git a/corev_apu/fpga/ariane.runs/impl_1/rundef.js b/corev_apu/fpga/ariane.runs/impl_1/rundef.js
new file mode 100644
index 0000000..14023f1
--- /dev/null
+++ b/corev_apu/fpga/ariane.runs/impl_1/rundef.js
@@ -0,0 +1,44 @@
+//
+// Vivado(TM)
+// rundef.js: a Vivado-generated Runs Script for WSH 5.1/5.6
+// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
+//
+
+echo "This script was generated under a different operating system."
+echo "Please update the PATH variable below, before executing this script"
+exit
+
+var WshShell = new ActiveXObject( "WScript.Shell" );
+var ProcEnv = WshShell.Environment( "Process" );
+var PathVal = ProcEnv("PATH");
+if ( PathVal.length == 0 ) {
+  PathVal = "/opt/Xilinx/Vivado/2019.2/ids_lite/ISE/bin/lin64;/opt/Xilinx/Vivado/2019.2/bin;";
+} else {
+  PathVal = "/opt/Xilinx/Vivado/2019.2/ids_lite/ISE/bin/lin64;/opt/Xilinx/Vivado/2019.2/bin;" + PathVal;
+}
+
+ProcEnv("PATH") = PathVal;
+
+var RDScrFP = WScript.ScriptFullName;
+var RDScrN = WScript.ScriptName;
+var RDScrDir = RDScrFP.substr( 0, RDScrFP.length - RDScrN.length - 1 );
+var ISEJScriptLib = RDScrDir + "/ISEWrap.js";
+eval( EAInclude(ISEJScriptLib) );
+
+
+// pre-commands:
+ISETouchFile( "write_bitstream", "begin" );
+ISEStep( "vivado",
+         "-log alu.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source alu.tcl -notrace" );
+
+
+
+
+
+function EAInclude( EAInclFilename ) {
+  var EAFso = new ActiveXObject( "Scripting.FileSystemObject" );
+  var EAInclFile = EAFso.OpenTextFile( EAInclFilename );
+  var EAIFContents = EAInclFile.ReadAll();
+  EAInclFile.Close();
+  return EAIFContents;
+}
diff --git a/corev_apu/fpga/ariane.runs/impl_1/runme.bat b/corev_apu/fpga/ariane.runs/impl_1/runme.bat
new file mode 100644
index 0000000..ba55218
--- /dev/null
+++ b/corev_apu/fpga/ariane.runs/impl_1/runme.bat
@@ -0,0 +1,11 @@
+@echo off
+
+rem  Vivado (TM)
+rem  runme.bat: a Vivado-generated Script
+rem  Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
+
+
+set HD_SDIR=%~dp0
+cd /d "%HD_SDIR%"
+set PATH=%SYSTEMROOT%\system32;%PATH%
+cscript /nologo /E:JScript "%HD_SDIR%\rundef.js" %*
diff --git a/corev_apu/fpga/ariane.runs/impl_1/runme.sh b/corev_apu/fpga/ariane.runs/impl_1/runme.sh
new file mode 100755
index 0000000..1e0b163
--- /dev/null
+++ b/corev_apu/fpga/ariane.runs/impl_1/runme.sh
@@ -0,0 +1,43 @@
+#!/bin/sh
+
+# 
+# Vivado(TM)
+# runme.sh: a Vivado-generated Runs Script for UNIX
+# Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
+# 
+
+if [ -z "$PATH" ]; then
+  PATH=/opt/Xilinx/Vivado/2019.2/ids_lite/ISE/bin/lin64:/opt/Xilinx/Vivado/2019.2/bin
+else
+  PATH=/opt/Xilinx/Vivado/2019.2/ids_lite/ISE/bin/lin64:/opt/Xilinx/Vivado/2019.2/bin:$PATH
+fi
+export PATH
+
+if [ -z "$LD_LIBRARY_PATH" ]; then
+  LD_LIBRARY_PATH=
+else
+  LD_LIBRARY_PATH=:$LD_LIBRARY_PATH
+fi
+export LD_LIBRARY_PATH
+
+HD_PWD='/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/ariane.runs/impl_1'
+cd "$HD_PWD"
+
+HD_LOG=runme.log
+/bin/touch $HD_LOG
+
+ISEStep="./ISEWrap.sh"
+EAStep()
+{
+     $ISEStep $HD_LOG "$@" >> $HD_LOG 2>&1
+     if [ $? -ne 0 ]
+     then
+         exit
+     fi
+}
+
+# pre-commands:
+/bin/touch .write_bitstream.begin.rst
+EAStep vivado -log alu.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source alu.tcl -notrace
+
+
diff --git a/corev_apu/fpga/ariane.runs/impl_1/vivado.pb b/corev_apu/fpga/ariane.runs/impl_1/vivado.pb
new file mode 100644
index 0000000..b155e40
--- /dev/null
+++ b/corev_apu/fpga/ariane.runs/impl_1/vivado.pb
@@ -0,0 +1,4 @@
+
+
+
+End Record
\ No newline at end of file
diff --git a/corev_apu/fpga/ariane.runs/impl_1/write_bitstream.pb b/corev_apu/fpga/ariane.runs/impl_1/write_bitstream.pb
new file mode 100644
index 0000000..576d1aa
Binary files /dev/null and b/corev_apu/fpga/ariane.runs/impl_1/write_bitstream.pb differ
diff --git a/corev_apu/fpga/ariane.runs/synth_1/.Vivado_Synthesis.queue.rst b/corev_apu/fpga/ariane.runs/synth_1/.Vivado_Synthesis.queue.rst
new file mode 100644
index 0000000..e69de29
diff --git a/corev_apu/fpga/ariane.runs/synth_1/.Xil/alu_propImpl.xdc b/corev_apu/fpga/ariane.runs/synth_1/.Xil/alu_propImpl.xdc
new file mode 100644
index 0000000..8aa37ab
--- /dev/null
+++ b/corev_apu/fpga/ariane.runs/synth_1/.Xil/alu_propImpl.xdc
@@ -0,0 +1,130 @@
+set_property SRC_FILE_INFO {cfile:/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/constraints/genesys-2.xdc rfile:../../../constraints/genesys-2.xdc id:1} [current_design]
+set_property SRC_FILE_INFO {cfile:/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/constraints/ariane.xdc rfile:../../../constraints/ariane.xdc id:2} [current_design]
+set_property src_info {type:XDC file:1 line:5 export:INPUT save:INPUT read:READ} [current_design]
+set_property -dict {PACKAGE_PIN R19 IOSTANDARD LVCMOS33} [get_ports cpu_resetn]
+set_property src_info {type:XDC file:1 line:8 export:INPUT save:INPUT read:READ} [current_design]
+set_property -dict { PACKAGE_PIN Y29   IOSTANDARD LVCMOS33 } [get_ports { trst_n }];
+set_property src_info {type:XDC file:1 line:9 export:INPUT save:INPUT read:READ} [current_design]
+set_property -dict { PACKAGE_PIN AD27  IOSTANDARD LVCMOS33 } [get_ports { tck    }];
+set_property src_info {type:XDC file:1 line:10 export:INPUT save:INPUT read:READ} [current_design]
+set_property -dict { PACKAGE_PIN W27   IOSTANDARD LVCMOS33 } [get_ports { tdi    }];
+set_property src_info {type:XDC file:1 line:11 export:INPUT save:INPUT read:READ} [current_design]
+set_property -dict { PACKAGE_PIN W28   IOSTANDARD LVCMOS33 } [get_ports { tdo    }];
+set_property src_info {type:XDC file:1 line:12 export:INPUT save:INPUT read:READ} [current_design]
+set_property -dict { PACKAGE_PIN W29   IOSTANDARD LVCMOS33 } [get_ports { tms    }];
+set_property src_info {type:XDC file:1 line:15 export:INPUT save:INPUT read:READ} [current_design]
+set_property -dict {PACKAGE_PIN Y23 IOSTANDARD LVCMOS33} [get_ports tx]
+set_property src_info {type:XDC file:1 line:16 export:INPUT save:INPUT read:READ} [current_design]
+set_property -dict {PACKAGE_PIN Y20 IOSTANDARD LVCMOS33} [get_ports rx]
+set_property src_info {type:XDC file:1 line:20 export:INPUT save:INPUT read:READ} [current_design]
+set_property -dict {PACKAGE_PIN T28 IOSTANDARD LVCMOS33} [get_ports {led[0]}]
+set_property src_info {type:XDC file:1 line:21 export:INPUT save:INPUT read:READ} [current_design]
+set_property -dict {PACKAGE_PIN V19 IOSTANDARD LVCMOS33} [get_ports {led[1]}]
+set_property src_info {type:XDC file:1 line:22 export:INPUT save:INPUT read:READ} [current_design]
+set_property -dict {PACKAGE_PIN U30 IOSTANDARD LVCMOS33} [get_ports {led[2]}]
+set_property src_info {type:XDC file:1 line:23 export:INPUT save:INPUT read:READ} [current_design]
+set_property -dict {PACKAGE_PIN U29 IOSTANDARD LVCMOS33} [get_ports {led[3]}]
+set_property src_info {type:XDC file:1 line:24 export:INPUT save:INPUT read:READ} [current_design]
+set_property -dict {PACKAGE_PIN V20 IOSTANDARD LVCMOS33} [get_ports {led[4]}]
+set_property src_info {type:XDC file:1 line:25 export:INPUT save:INPUT read:READ} [current_design]
+set_property -dict {PACKAGE_PIN V26 IOSTANDARD LVCMOS33} [get_ports {led[5]}]
+set_property src_info {type:XDC file:1 line:26 export:INPUT save:INPUT read:READ} [current_design]
+set_property -dict {PACKAGE_PIN W24 IOSTANDARD LVCMOS33} [get_ports {led[6]}]
+set_property src_info {type:XDC file:1 line:27 export:INPUT save:INPUT read:READ} [current_design]
+set_property -dict {PACKAGE_PIN W23 IOSTANDARD LVCMOS33} [get_ports {led[7]}]
+set_property src_info {type:XDC file:1 line:30 export:INPUT save:INPUT read:READ} [current_design]
+set_property -dict {PACKAGE_PIN G19 IOSTANDARD LVCMOS12} [get_ports {sw[0]}]
+set_property src_info {type:XDC file:1 line:31 export:INPUT save:INPUT read:READ} [current_design]
+set_property -dict {PACKAGE_PIN G25 IOSTANDARD LVCMOS12} [get_ports {sw[1]}]
+set_property src_info {type:XDC file:1 line:32 export:INPUT save:INPUT read:READ} [current_design]
+set_property -dict {PACKAGE_PIN H24 IOSTANDARD LVCMOS12} [get_ports {sw[2]}]
+set_property src_info {type:XDC file:1 line:33 export:INPUT save:INPUT read:READ} [current_design]
+set_property -dict {PACKAGE_PIN K19 IOSTANDARD LVCMOS12} [get_ports {sw[3]}]
+set_property src_info {type:XDC file:1 line:34 export:INPUT save:INPUT read:READ} [current_design]
+set_property -dict {PACKAGE_PIN N19 IOSTANDARD LVCMOS12} [get_ports {sw[4]}]
+set_property src_info {type:XDC file:1 line:35 export:INPUT save:INPUT read:READ} [current_design]
+set_property -dict {PACKAGE_PIN P19 IOSTANDARD LVCMOS12} [get_ports {sw[5]}]
+set_property src_info {type:XDC file:1 line:36 export:INPUT save:INPUT read:READ} [current_design]
+set_property -dict {PACKAGE_PIN P26 IOSTANDARD LVCMOS33} [get_ports {sw[6]}]
+set_property src_info {type:XDC file:1 line:37 export:INPUT save:INPUT read:READ} [current_design]
+set_property -dict {PACKAGE_PIN P27 IOSTANDARD LVCMOS33} [get_ports {sw[7]}]
+set_property src_info {type:XDC file:1 line:40 export:INPUT save:INPUT read:READ} [current_design]
+set_property -dict {PACKAGE_PIN W19 IOSTANDARD LVCMOS33} [get_ports fan_pwm]
+set_property src_info {type:XDC file:1 line:44 export:INPUT save:INPUT read:READ} [current_design]
+set_property -dict {PACKAGE_PIN AH24 IOSTANDARD LVCMOS33} [get_ports { eth_rst_n }]; #IO_L14N_T2_SRCC_12 Sch=eth_phyrst_n
+set_property src_info {type:XDC file:1 line:45 export:INPUT save:INPUT read:READ} [current_design]
+set_property -dict {PACKAGE_PIN AE10 IOSTANDARD LVCMOS15} [get_ports { eth_txck }]; #IO_L14P_T2_SRCC_33 Sch=eth_tx_clk
+set_property src_info {type:XDC file:1 line:46 export:INPUT save:INPUT read:READ} [current_design]
+set_property -dict {PACKAGE_PIN AK14 IOSTANDARD LVCMOS15} [get_ports { eth_txctl }]; #IO_L20P_T3_33 Sch=eth_tx_en
+set_property src_info {type:XDC file:1 line:47 export:INPUT save:INPUT read:READ} [current_design]
+set_property -dict {PACKAGE_PIN AJ12 IOSTANDARD LVCMOS15} [get_ports { eth_txd[0] }]; #IO_L22N_T3_33 Sch=eth_tx_d[0]
+set_property src_info {type:XDC file:1 line:48 export:INPUT save:INPUT read:READ} [current_design]
+set_property -dict {PACKAGE_PIN AK11 IOSTANDARD LVCMOS15} [get_ports { eth_txd[1] }]; #IO_L17P_T2_33 Sch=eth_tx_d[1]
+set_property src_info {type:XDC file:1 line:49 export:INPUT save:INPUT read:READ} [current_design]
+set_property -dict {PACKAGE_PIN AJ11 IOSTANDARD LVCMOS15} [get_ports { eth_txd[2] }]; #IO_L18N_T2_33 Sch=eth_tx_d[2]
+set_property src_info {type:XDC file:1 line:50 export:INPUT save:INPUT read:READ} [current_design]
+set_property -dict {PACKAGE_PIN AK10 IOSTANDARD LVCMOS15} [get_ports { eth_txd[3] }]; #IO_L17N_T2_33 Sch=eth_tx_d[3]
+set_property src_info {type:XDC file:1 line:51 export:INPUT save:INPUT read:READ} [current_design]
+set_property -dict {PACKAGE_PIN AJ14 IOSTANDARD LVCMOS15} [get_ports { eth_rxd[0] }]; #IO_L21N_T3_DQS_33 Sch=eth_rx_d[0]
+set_property src_info {type:XDC file:1 line:52 export:INPUT save:INPUT read:READ} [current_design]
+set_property -dict {PACKAGE_PIN AG10 IOSTANDARD LVCMOS15} [get_ports { eth_rxck }]; #IO_L13P_T2_MRCC_33 Sch=eth_rx_clk
+set_property src_info {type:XDC file:1 line:53 export:INPUT save:INPUT read:READ} [current_design]
+set_property -dict {PACKAGE_PIN AH11 IOSTANDARD LVCMOS15} [get_ports { eth_rxctl }]; #IO_L18P_T2_33 Sch=eth_rx_ctl
+set_property src_info {type:XDC file:1 line:54 export:INPUT save:INPUT read:READ} [current_design]
+set_property -dict {PACKAGE_PIN AH14 IOSTANDARD LVCMOS15} [get_ports { eth_rxd[1] }]; #IO_L21P_T3_DQS_33 Sch=eth_rx_d[1]
+set_property src_info {type:XDC file:1 line:55 export:INPUT save:INPUT read:READ} [current_design]
+set_property -dict {PACKAGE_PIN AK13 IOSTANDARD LVCMOS15} [get_ports { eth_rxd[2] }]; #IO_L20N_T3_33 Sch=eth_rx_d[2]
+set_property src_info {type:XDC file:1 line:56 export:INPUT save:INPUT read:READ} [current_design]
+set_property -dict {PACKAGE_PIN AJ13 IOSTANDARD LVCMOS15} [get_ports { eth_rxd[3] }]; #IO_L22P_T3_33 Sch=eth_rx_d[3]
+set_property src_info {type:XDC file:1 line:57 export:INPUT save:INPUT read:READ} [current_design]
+set_property -dict {PACKAGE_PIN AF12 IOSTANDARD LVCMOS15} [get_ports { eth_mdc }]; #IO_L23P_T3_33 Sch=eth_mdc
+set_property src_info {type:XDC file:1 line:58 export:INPUT save:INPUT read:READ} [current_design]
+set_property -dict {PACKAGE_PIN AG12 IOSTANDARD LVCMOS15} [get_ports { eth_mdio }]; #IO_L23N_T3_33 Sch=eth_mdio
+set_property src_info {type:XDC file:1 line:67 export:INPUT save:INPUT read:READ} [current_design]
+create_clock -period 8.000 -name eth_rxck [get_ports eth_rxck]
+set_property src_info {type:XDC file:1 line:69 export:INPUT save:INPUT read:READ} [current_design]
+set_clock_groups -asynchronous -group [get_clocks eth_rxck -include_generated_clocks]
+set_property src_info {type:XDC file:1 line:70 export:INPUT save:INPUT read:READ} [current_design]
+set_clock_groups -asynchronous -group [get_clocks clk_out2_xlnx_clk_gen]
+set_property src_info {type:XDC file:1 line:75 export:INPUT save:INPUT read:READ} [current_design]
+set_property -dict {PACKAGE_PIN R28 IOSTANDARD LVCMOS33} [get_ports spi_clk_o]
+set_property src_info {type:XDC file:1 line:76 export:INPUT save:INPUT read:READ} [current_design]
+set_property -dict {PACKAGE_PIN T30 IOSTANDARD LVCMOS33} [get_ports spi_ss]
+set_property src_info {type:XDC file:1 line:77 export:INPUT save:INPUT read:READ} [current_design]
+set_property -dict {PACKAGE_PIN R26 IOSTANDARD LVCMOS33} [get_ports spi_miso]
+set_property src_info {type:XDC file:1 line:78 export:INPUT save:INPUT read:READ} [current_design]
+set_property -dict {PACKAGE_PIN R29 IOSTANDARD LVCMOS33} [get_ports spi_mosi]
+set_property src_info {type:XDC file:1 line:123 export:INPUT save:INPUT read:READ} [current_design]
+set_max_delay -to   [get_ports { tdo } ] 20
+set_property src_info {type:XDC file:1 line:124 export:INPUT save:INPUT read:READ} [current_design]
+set_max_delay -from [get_ports { tms } ] 20
+set_property src_info {type:XDC file:1 line:125 export:INPUT save:INPUT read:READ} [current_design]
+set_max_delay -from [get_ports { tdi } ] 20
+set_property src_info {type:XDC file:1 line:126 export:INPUT save:INPUT read:READ} [current_design]
+set_max_delay -from [get_ports { trst_n } ] 20
+set_property src_info {type:XDC file:1 line:129 export:INPUT save:INPUT read:READ} [current_design]
+set_false_path -from [get_ports { trst_n } ]
+set_property src_info {type:XDC file:1 line:130 export:INPUT save:INPUT read:READ} [current_design]
+set_false_path -from [get_pins i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C]
+set_property src_info {type:XDC file:2 line:3 export:INPUT save:INPUT read:READ} [current_design]
+create_clock -period 100.000 -name tck -waveform {0.000 50.000} [get_ports tck]
+set_property src_info {type:XDC file:2 line:4 export:INPUT save:INPUT read:READ} [current_design]
+set_input_jitter tck 1.000
+set_property src_info {type:XDC file:2 line:7 export:INPUT save:INPUT read:READ} [current_design]
+set_input_delay  -clock tck -clock_fall 5 [get_ports tdi    ]
+set_property src_info {type:XDC file:2 line:8 export:INPUT save:INPUT read:READ} [current_design]
+set_input_delay  -clock tck -clock_fall 5 [get_ports tms    ]
+set_property src_info {type:XDC file:2 line:9 export:INPUT save:INPUT read:READ} [current_design]
+set_output_delay -clock tck             5 [get_ports tdo    ]
+set_property src_info {type:XDC file:2 line:10 export:INPUT save:INPUT read:READ} [current_design]
+set_false_path   -from                    [get_ports trst_n ]
+set_property src_info {type:XDC file:2 line:13 export:INPUT save:INPUT read:READ} [current_design]
+set_max_delay -datapath_only -from [get_pins i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg*/C] -to [get_pins i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg*/D] 20.000
+set_property src_info {type:XDC file:2 line:14 export:INPUT save:INPUT read:READ} [current_design]
+set_max_delay -datapath_only -from [get_pins i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/req_src_q_reg/C] -to [get_pins i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/req_dst_q_reg/D] 20.000
+set_property src_info {type:XDC file:2 line:15 export:INPUT save:INPUT read:READ} [current_design]
+set_max_delay -datapath_only -from [get_pins i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/ack_dst_q_reg/C] -to [get_pins i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/ack_src_q_reg/D] 20.000
+set_property src_info {type:XDC file:2 line:18 export:INPUT save:INPUT read:READ} [current_design]
+set_multicycle_path -from [get_pins i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/C] 4
+set_property src_info {type:XDC file:2 line:19 export:INPUT save:INPUT read:READ} [current_design]
+set_multicycle_path -from [get_pins i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/C] 3  -hold
diff --git a/corev_apu/fpga/ariane.runs/synth_1/.vivado.begin.rst b/corev_apu/fpga/ariane.runs/synth_1/.vivado.begin.rst
new file mode 100644
index 0000000..7e6ffd0
--- /dev/null
+++ b/corev_apu/fpga/ariane.runs/synth_1/.vivado.begin.rst
@@ -0,0 +1,5 @@
+<?xml version="1.0"?>
+<ProcessHandle Version="1" Minor="0">
+    <Process Command="vivado" Owner="dizzy" Host="" Pid="58209" HostCore="8" HostMemory="16279548">
+    </Process>
+</ProcessHandle>
diff --git a/corev_apu/fpga/ariane.runs/synth_1/.vivado.end.rst b/corev_apu/fpga/ariane.runs/synth_1/.vivado.end.rst
new file mode 100644
index 0000000..e69de29
diff --git a/corev_apu/fpga/ariane.runs/synth_1/ISEWrap.js b/corev_apu/fpga/ariane.runs/synth_1/ISEWrap.js
new file mode 100755
index 0000000..3e83de1
--- /dev/null
+++ b/corev_apu/fpga/ariane.runs/synth_1/ISEWrap.js
@@ -0,0 +1,270 @@
+//
+//  Vivado(TM)
+//  ISEWrap.js: Vivado Runs Script for WSH 5.1/5.6
+//  Copyright 1986-1999, 2001-2013,2015 Xilinx, Inc. All Rights Reserved. 
+//
+
+// GLOBAL VARIABLES
+var ISEShell = new ActiveXObject( "WScript.Shell" );
+var ISEFileSys = new ActiveXObject( "Scripting.FileSystemObject" );
+var ISERunDir = "";
+var ISELogFile = "runme.log";
+var ISELogFileStr = null;
+var ISELogEcho = true;
+var ISEOldVersionWSH = false;
+
+
+
+// BOOTSTRAP
+ISEInit();
+
+
+
+//
+// ISE FUNCTIONS
+//
+function ISEInit() {
+
+  // 1. RUN DIR setup
+  var ISEScrFP = WScript.ScriptFullName;
+  var ISEScrN = WScript.ScriptName;
+  ISERunDir = 
+    ISEScrFP.substr( 0, ISEScrFP.length - ISEScrN.length - 1 );
+
+  // 2. LOG file setup
+  ISELogFileStr = ISEOpenFile( ISELogFile );
+
+  // 3. LOG echo?
+  var ISEScriptArgs = WScript.Arguments;
+  for ( var loopi=0; loopi<ISEScriptArgs.length; loopi++ ) {
+    if ( ISEScriptArgs(loopi) == "-quiet" ) {
+      ISELogEcho = false;
+      break;
+    }
+  }
+
+  // 4. WSH version check
+  var ISEOptimalVersionWSH = 5.6;
+  var ISECurrentVersionWSH = WScript.Version;
+  if ( ISECurrentVersionWSH < ISEOptimalVersionWSH ) {
+
+    ISEStdErr( "" );
+    ISEStdErr( "Warning: ExploreAhead works best with Microsoft WSH " +
+	       ISEOptimalVersionWSH + " or higher. Downloads" );
+    ISEStdErr( "         for upgrading your Windows Scripting Host can be found here: " );
+    ISEStdErr( "             http://msdn.microsoft.com/downloads/list/webdev.asp" );
+    ISEStdErr( "" );
+
+    ISEOldVersionWSH = true;
+  }
+
+}
+
+function ISEStep( ISEProg, ISEArgs ) {
+
+  // CHECK for a STOP FILE
+  if ( ISEFileSys.FileExists(ISERunDir + "/.stop.rst") ) {
+    ISEStdErr( "" );
+    ISEStdErr( "*** Halting run - EA reset detected ***" );
+    ISEStdErr( "" );
+    WScript.Quit( 1 );
+  }
+
+  // WRITE STEP HEADER to LOG
+  ISEStdOut( "" );
+  ISEStdOut( "*** Running " + ISEProg );
+  ISEStdOut( "    with args " + ISEArgs );
+  ISEStdOut( "" );
+
+  // LAUNCH!
+  var ISEExitCode = ISEExec( ISEProg, ISEArgs );  
+  if ( ISEExitCode != 0 ) {
+    WScript.Quit( ISEExitCode );
+  }
+
+}
+
+function ISEExec( ISEProg, ISEArgs ) {
+
+  var ISEStep = ISEProg;
+  if (ISEProg == "realTimeFpga" || ISEProg == "planAhead" || ISEProg == "vivado") {
+    ISEProg += ".bat";
+  }
+
+  var ISECmdLine = ISEProg + " " + ISEArgs;
+  var ISEExitCode = 1;
+
+  if ( ISEOldVersionWSH ) { // WSH 5.1
+
+    // BEGIN file creation
+    ISETouchFile( ISEStep, "begin" );
+
+    // LAUNCH!
+    ISELogFileStr.Close();
+    ISECmdLine = 
+      "%comspec% /c " + ISECmdLine + " >> " + ISELogFile + " 2>&1";
+    ISEExitCode = ISEShell.Run( ISECmdLine, 0, true );
+    ISELogFileStr = ISEOpenFile( ISELogFile );
+
+  } else {  // WSH 5.6
+
+    // LAUNCH!
+    ISEShell.CurrentDirectory = ISERunDir;
+
+    // Redirect STDERR to STDOUT
+    ISECmdLine = "%comspec% /c " + ISECmdLine + " 2>&1";
+    var ISEProcess = ISEShell.Exec( ISECmdLine );
+    
+    // BEGIN file creation
+    var wbemFlagReturnImmediately = 0x10;
+    var wbemFlagForwardOnly = 0x20;
+    var objWMIService = GetObject ("winmgmts:{impersonationLevel=impersonate, (Systemtime)}!//./root/cimv2");
+    var processor = objWMIService.ExecQuery("SELECT * FROM Win32_Processor", "WQL",wbemFlagReturnImmediately | wbemFlagForwardOnly);
+    var computerSystem = objWMIService.ExecQuery("SELECT * FROM Win32_ComputerSystem", "WQL", wbemFlagReturnImmediately | wbemFlagForwardOnly);
+    var NOC = 0;
+    var NOLP = 0;
+    var TPM = 0;
+
+    var cpuInfos = new Enumerator(processor);
+    for(;!cpuInfos.atEnd(); cpuInfos.moveNext()) {
+        var cpuInfo = cpuInfos.item();
+        NOC += cpuInfo.NumberOfCores;
+        NOLP += cpuInfo.NumberOfLogicalProcessors;
+    }
+    var csInfos = new Enumerator(computerSystem);
+    for(;!csInfos.atEnd(); csInfos.moveNext()) {
+        var csInfo = csInfos.item();
+        TPM += csInfo.TotalPhysicalMemory;
+    }
+
+    var ISEHOSTCORE = NOLP
+    var ISEMEMTOTAL = TPM
+
+    var ISENetwork = WScript.CreateObject( "WScript.Network" );
+    var ISEHost = ISENetwork.ComputerName;
+    var ISEUser = ISENetwork.UserName;
+    var ISEPid = ISEProcess.ProcessID;
+    var ISEBeginFile = ISEOpenFile( "." + ISEStep + ".begin.rst" );
+    ISEBeginFile.WriteLine( "<?xml version=\"1.0\"?>" );
+    ISEBeginFile.WriteLine( "<ProcessHandle Version=\"1\" Minor=\"0\">" );
+    ISEBeginFile.WriteLine( "    <Process Command=\"" + ISEProg + 
+			    "\" Owner=\"" + ISEUser + 
+			    "\" Host=\"" + ISEHost + 
+			    "\" Pid=\"" + ISEPid +
+			    "\" HostCore=\"" + ISEHOSTCORE +
+			    "\" HostMemory=\"" + ISEMEMTOTAL +
+			    "\">" );
+    ISEBeginFile.WriteLine( "    </Process>" );
+    ISEBeginFile.WriteLine( "</ProcessHandle>" );
+    ISEBeginFile.Close();
+    
+    var ISEOutStr = ISEProcess.StdOut;
+    var ISEErrStr = ISEProcess.StdErr;
+    
+    // WAIT for ISEStep to finish
+    while ( ISEProcess.Status == 0 ) {
+      
+      // dump stdout then stderr - feels a little arbitrary
+      while ( !ISEOutStr.AtEndOfStream ) {
+        ISEStdOut( ISEOutStr.ReadLine() );
+      }  
+      
+      WScript.Sleep( 100 );
+    }
+
+    ISEExitCode = ISEProcess.ExitCode;
+  }
+
+  ISELogFileStr.Close();
+
+  // END/ERROR file creation
+  if ( ISEExitCode != 0 ) {    
+    ISETouchFile( ISEStep, "error" );
+    
+  } else {
+    ISETouchFile( ISEStep, "end" );
+  }
+
+  return ISEExitCode;
+}
+
+
+//
+// UTILITIES
+//
+function ISEStdOut( ISELine ) {
+
+  ISELogFileStr.WriteLine( ISELine );
+  
+  if ( ISELogEcho ) {
+    WScript.StdOut.WriteLine( ISELine );
+  }
+}
+
+function ISEStdErr( ISELine ) {
+  
+  ISELogFileStr.WriteLine( ISELine );
+
+  if ( ISELogEcho ) {
+    WScript.StdErr.WriteLine( ISELine );
+  }
+}
+
+function ISETouchFile( ISERoot, ISEStatus ) {
+
+  var ISETFile = 
+    ISEOpenFile( "." + ISERoot + "." + ISEStatus + ".rst" );
+  ISETFile.Close();
+}
+
+function ISEOpenFile( ISEFilename ) {
+
+  // This function has been updated to deal with a problem seen in CR #870871.
+  // In that case the user runs a script that runs impl_1, and then turns around
+  // and runs impl_1 -to_step write_bitstream. That second run takes place in
+  // the same directory, which means we may hit some of the same files, and in
+  // particular, we will open the runme.log file. Even though this script closes
+  // the file (now), we see cases where a subsequent attempt to open the file
+  // fails. Perhaps the OS is slow to release the lock, or the disk comes into
+  // play? In any case, we try to work around this by first waiting if the file
+  // is already there for an arbitrary 5 seconds. Then we use a try-catch block
+  // and try to open the file 10 times with a one second delay after each attempt.
+  // Again, 10 is arbitrary. But these seem to stop the hang in CR #870871.
+  // If there is an unrecognized exception when trying to open the file, we output
+  // an error message and write details to an exception.log file.
+  var ISEFullPath = ISERunDir + "/" + ISEFilename;
+  if (ISEFileSys.FileExists(ISEFullPath)) {
+    // File is already there. This could be a problem. Wait in case it is still in use.
+    WScript.Sleep(5000);
+  }
+  var i;
+  for (i = 0; i < 10; ++i) {
+    try {
+      return ISEFileSys.OpenTextFile(ISEFullPath, 8, true);
+    } catch (exception) {
+      var error_code = exception.number & 0xFFFF; // The other bits are a facility code.
+      if (error_code == 52) { // 52 is bad file name or number.
+        // Wait a second and try again.
+        WScript.Sleep(1000);
+        continue;
+      } else {
+        WScript.StdErr.WriteLine("ERROR: Exception caught trying to open file " + ISEFullPath);
+        var exceptionFilePath = ISERunDir + "/exception.log";
+        if (!ISEFileSys.FileExists(exceptionFilePath)) {
+          WScript.StdErr.WriteLine("See file " + exceptionFilePath + " for details.");
+          var exceptionFile = ISEFileSys.OpenTextFile(exceptionFilePath, 8, true);
+          exceptionFile.WriteLine("ERROR: Exception caught trying to open file " + ISEFullPath);
+          exceptionFile.WriteLine("\tException name: " + exception.name);
+          exceptionFile.WriteLine("\tException error code: " + error_code);
+          exceptionFile.WriteLine("\tException message: " + exception.message);
+          exceptionFile.Close();
+        }
+        throw exception;
+      }
+    }
+  }
+  // If we reached this point, we failed to open the file after 10 attempts.
+  // We need to error out.
+  WScript.StdErr.WriteLine("ERROR: Failed to open file " + ISEFullPath);
+  WScript.Quit(1);
+}
diff --git a/corev_apu/fpga/ariane.runs/synth_1/ISEWrap.sh b/corev_apu/fpga/ariane.runs/synth_1/ISEWrap.sh
new file mode 100755
index 0000000..f679f2e
--- /dev/null
+++ b/corev_apu/fpga/ariane.runs/synth_1/ISEWrap.sh
@@ -0,0 +1,67 @@
+#!/bin/sh
+
+#
+#  Vivado(TM)
+#  ISEWrap.sh: Vivado Runs Script for UNIX
+#  Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved. 
+#
+
+HD_LOG=$1
+shift
+
+# CHECK for a STOP FILE
+if [ -f .stop.rst ]
+then
+echo ""                                        >> $HD_LOG
+echo "*** Halting run - EA reset detected ***" >> $HD_LOG
+echo ""                                        >> $HD_LOG
+exit 1
+fi
+
+ISE_STEP=$1
+shift
+
+# WRITE STEP HEADER to LOG
+echo ""                      >> $HD_LOG
+echo "*** Running $ISE_STEP" >> $HD_LOG
+echo "    with args $@"      >> $HD_LOG
+echo ""                      >> $HD_LOG
+
+# LAUNCH!
+$ISE_STEP "$@" >> $HD_LOG 2>&1 &
+
+# BEGIN file creation
+ISE_PID=$!
+if [ X != X$HOSTNAME ]
+then
+ISE_HOST=$HOSTNAME #bash
+else
+ISE_HOST=$HOST     #csh
+fi
+ISE_USER=$USER
+
+ISE_HOSTCORE=$(awk '/^processor/{print $3}' /proc/cpuinfo | wc -l)
+ISE_MEMTOTAL=$(awk '/MemTotal/ {print $2}' /proc/meminfo)
+
+ISE_BEGINFILE=.$ISE_STEP.begin.rst
+/bin/touch $ISE_BEGINFILE
+echo "<?xml version=\"1.0\"?>"                                                                     >> $ISE_BEGINFILE
+echo "<ProcessHandle Version=\"1\" Minor=\"0\">"                                                   >> $ISE_BEGINFILE
+echo "    <Process Command=\"$ISE_STEP\" Owner=\"$ISE_USER\" Host=\"$ISE_HOST\" Pid=\"$ISE_PID\" HostCore=\"$ISE_HOSTCORE\" HostMemory=\"$ISE_MEMTOTAL\">" >> $ISE_BEGINFILE
+echo "    </Process>"                                                                              >> $ISE_BEGINFILE
+echo "</ProcessHandle>"                                                                            >> $ISE_BEGINFILE
+
+# WAIT for ISEStep to finish
+wait $ISE_PID
+
+# END/ERROR file creation
+RETVAL=$?
+if [ $RETVAL -eq 0 ]
+then
+    /bin/touch .$ISE_STEP.end.rst
+else
+    /bin/touch .$ISE_STEP.error.rst
+fi
+
+exit $RETVAL
+
diff --git a/corev_apu/fpga/ariane.runs/synth_1/__synthesis_is_complete__ b/corev_apu/fpga/ariane.runs/synth_1/__synthesis_is_complete__
new file mode 100644
index 0000000..e69de29
diff --git a/corev_apu/fpga/ariane.runs/synth_1/alu.dcp b/corev_apu/fpga/ariane.runs/synth_1/alu.dcp
new file mode 100644
index 0000000..5e98b8a
Binary files /dev/null and b/corev_apu/fpga/ariane.runs/synth_1/alu.dcp differ
diff --git a/corev_apu/fpga/ariane.runs/synth_1/alu.tcl b/corev_apu/fpga/ariane.runs/synth_1/alu.tcl
new file mode 100644
index 0000000..2e6ceb9
--- /dev/null
+++ b/corev_apu/fpga/ariane.runs/synth_1/alu.tcl
@@ -0,0 +1,83 @@
+# 
+# Synthesis run script generated by Vivado
+# 
+
+set TIME_start [clock seconds] 
+proc create_report { reportName command } {
+  set status "."
+  append status $reportName ".fail"
+  if { [file exists $status] } {
+    eval file delete [glob $status]
+  }
+  send_msg_id runtcl-4 info "Executing : $command"
+  set retval [eval catch { $command } msg]
+  if { $retval != 0 } {
+    set fp [open $status w]
+    close $fp
+    send_msg_id runtcl-5 warning "$msg"
+  }
+}
+set_param synth.incrementalSynthesisCache ./.Xil/Vivado-57950-desktop/incrSyn
+set_msg_config -id {Synth 8-256} -limit 10000
+set_msg_config -id {Synth 8-4480} -limit 1000
+set_msg_config -id {Synth 8-638} -limit 10000
+set_msg_config  -id {[Synth 8-5858]}  -new_severity {INFO} 
+create_project -in_memory -part xc7k325tffg900-2
+
+set_param project.singleFileAddWarning.threshold 0
+set_param project.compositeFile.enableAutoGeneration 0
+set_param synth.vivado.isSynthRun true
+set_property webtalk.parent_dir /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/ariane.cache/wt [current_project]
+set_property parent.project_path /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/ariane.xpr [current_project]
+set_property default_lib xil_defaultlib [current_project]
+set_property target_language Verilog [current_project]
+set_property board_part digilentinc.com:genesys2:part0:1.1 [current_project]
+set_property ip_cache_permissions {read write} [current_project]
+set_property include_dirs {
+  /home/dizzy/Documents/PHD/cva6_dir/cva6/common/submodules/common_cells/include
+  /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/register_interface/include
+} [current_fileset]
+read_verilog {
+  /home/dizzy/Documents/PHD/cva6_dir/cva6/common/submodules/common_cells/include/common_cells/registers.svh
+  /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/src/genesysii.svh
+}
+set_property file_type "Verilog Header" [get_files /home/dizzy/Documents/PHD/cva6_dir/cva6/common/submodules/common_cells/include/common_cells/registers.svh]
+set_property is_global_include true [get_files /home/dizzy/Documents/PHD/cva6_dir/cva6/common/submodules/common_cells/include/common_cells/registers.svh]
+set_property file_type "Verilog Header" [get_files /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/src/genesysii.svh]
+set_property is_global_include true [get_files /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/src/genesysii.svh]
+read_verilog -library xil_defaultlib -sv {
+  /home/dizzy/Documents/PHD/cva6_dir/cva6/common/submodules/common_cells/src/cf_math_pkg.sv
+  /home/dizzy/Documents/PHD/cva6_dir/cva6/core/include/cv64a6_imafdc_sv39_config_pkg.sv
+  /home/dizzy/Documents/PHD/cva6_dir/cva6/core/include/riscv_pkg.sv
+  /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/riscv-dbg/src/dm_pkg.sv
+  /home/dizzy/Documents/PHD/cva6_dir/cva6/core/include/ariane_pkg.sv
+  /home/dizzy/Documents/PHD/cva6_dir/cva6/common/submodules/common_cells/src/lzc.sv
+  /home/dizzy/Documents/PHD/cva6_dir/cva6/common/submodules/common_cells/src/popcount.sv
+  /home/dizzy/Documents/PHD/cva6_dir/cva6/core/alu.sv
+}
+# Mark all dcp files as not used in implementation to prevent them from being
+# stitched into the results of this synthesis run. Any black boxes in the
+# design are intentionally left as such for best results. Dcp files will be
+# stitched into the design at a later time, either when this synthesis run is
+# opened, or when it is stitched into a dependent implementation run.
+foreach dcp [get_files -quiet -all -filter file_type=="Design\ Checkpoint"] {
+  set_property used_in_implementation false $dcp
+}
+read_xdc /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/constraints/genesys-2.xdc
+set_property used_in_implementation false [get_files /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/constraints/genesys-2.xdc]
+
+read_xdc /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/constraints/ariane.xdc
+set_property used_in_implementation false [get_files /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/constraints/ariane.xdc]
+
+set_param ips.enableIPCacheLiteLoad 1
+close [open __synthesis_is_running__ w]
+
+synth_design -top alu -part xc7k325tffg900-2 -retiming
+
+
+# disable binary constraint mode for synth run checkpoints
+set_param constraints.enableBinaryConstraints false
+write_checkpoint -force -noxdef alu.dcp
+create_report "synth_1_synth_report_utilization_0" "report_utilization -file alu_utilization_synth.rpt -pb alu_utilization_synth.pb"
+file delete __synthesis_is_running__
+close [open __synthesis_is_complete__ w]
diff --git a/corev_apu/fpga/ariane.runs/synth_1/alu.vds b/corev_apu/fpga/ariane.runs/synth_1/alu.vds
new file mode 100644
index 0000000..5dcb390
--- /dev/null
+++ b/corev_apu/fpga/ariane.runs/synth_1/alu.vds
@@ -0,0 +1,718 @@
+#-----------------------------------------------------------
+# Vivado v2019.2 (64-bit)
+# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
+# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
+# Start of session at: Mon May  6 14:57:24 2024
+# Process ID: 58276
+# Current directory: /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/ariane.runs/synth_1
+# Command line: vivado -log alu.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source alu.tcl
+# Log file: /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/ariane.runs/synth_1/alu.vds
+# Journal file: /home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/ariane.runs/synth_1/vivado.jou
+#-----------------------------------------------------------
+source alu.tcl -notrace
+Command: synth_design -top alu -part xc7k325tffg900-2 -retiming
+Starting synth_design
+Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t'
+INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t'
+INFO: [Common 17-1540] The version limit for your license is '2020.02' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
+INFO: [Device 21-403] Loading part xc7k325tffg900-2
+INFO: Launching helper process for spawning children vivado processes
+INFO: Helper process launched with PID 58285 
+---------------------------------------------------------------------------------
+Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1916.988 ; gain = 200.719 ; free physical = 1771 ; free virtual = 10472
+---------------------------------------------------------------------------------
+INFO: [Synth 8-6157] synthesizing module 'alu' [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/alu.sv:21]
+INFO: [Synth 8-6157] synthesizing module 'popcount' [/home/dizzy/Documents/PHD/cva6_dir/cva6/common/submodules/common_cells/src/popcount.sv:19]
+	Parameter INPUT_WIDTH bound to: 32'b00000000000000000000000001000000 
+	Parameter PopcountWidth bound to: 32'b00000000000000000000000000000111 
+	Parameter PaddedWidth bound to: 32'b00000000000000000000000001000000 
+INFO: [Synth 8-6157] synthesizing module 'popcount__parameterized0' [/home/dizzy/Documents/PHD/cva6_dir/cva6/common/submodules/common_cells/src/popcount.sv:19]
+	Parameter INPUT_WIDTH bound to: 32'b00000000000000000000000000100000 
+	Parameter PopcountWidth bound to: 32'b00000000000000000000000000000110 
+	Parameter PaddedWidth bound to: 32'b00000000000000000000000000100000 
+INFO: [Synth 8-6157] synthesizing module 'popcount__parameterized1' [/home/dizzy/Documents/PHD/cva6_dir/cva6/common/submodules/common_cells/src/popcount.sv:19]
+	Parameter INPUT_WIDTH bound to: 32'b00000000000000000000000000010000 
+	Parameter PopcountWidth bound to: 32'b00000000000000000000000000000101 
+	Parameter PaddedWidth bound to: 32'b00000000000000000000000000010000 
+INFO: [Synth 8-6157] synthesizing module 'popcount__parameterized2' [/home/dizzy/Documents/PHD/cva6_dir/cva6/common/submodules/common_cells/src/popcount.sv:19]
+	Parameter INPUT_WIDTH bound to: 32'b00000000000000000000000000001000 
+	Parameter PopcountWidth bound to: 32'b00000000000000000000000000000100 
+	Parameter PaddedWidth bound to: 32'b00000000000000000000000000001000 
+INFO: [Synth 8-6157] synthesizing module 'popcount__parameterized3' [/home/dizzy/Documents/PHD/cva6_dir/cva6/common/submodules/common_cells/src/popcount.sv:19]
+	Parameter INPUT_WIDTH bound to: 32'b00000000000000000000000000000100 
+	Parameter PopcountWidth bound to: 32'b00000000000000000000000000000011 
+	Parameter PaddedWidth bound to: 32'b00000000000000000000000000000100 
+INFO: [Synth 8-6157] synthesizing module 'popcount__parameterized4' [/home/dizzy/Documents/PHD/cva6_dir/cva6/common/submodules/common_cells/src/popcount.sv:19]
+	Parameter INPUT_WIDTH bound to: 32'b00000000000000000000000000000010 
+	Parameter PopcountWidth bound to: 32'b00000000000000000000000000000010 
+	Parameter PaddedWidth bound to: 32'b00000000000000000000000000000010 
+INFO: [Synth 8-6155] done synthesizing module 'popcount__parameterized4' (1#1) [/home/dizzy/Documents/PHD/cva6_dir/cva6/common/submodules/common_cells/src/popcount.sv:19]
+INFO: [Synth 8-6155] done synthesizing module 'popcount__parameterized3' (1#1) [/home/dizzy/Documents/PHD/cva6_dir/cva6/common/submodules/common_cells/src/popcount.sv:19]
+INFO: [Synth 8-6155] done synthesizing module 'popcount__parameterized2' (1#1) [/home/dizzy/Documents/PHD/cva6_dir/cva6/common/submodules/common_cells/src/popcount.sv:19]
+INFO: [Synth 8-6155] done synthesizing module 'popcount__parameterized1' (1#1) [/home/dizzy/Documents/PHD/cva6_dir/cva6/common/submodules/common_cells/src/popcount.sv:19]
+INFO: [Synth 8-6155] done synthesizing module 'popcount__parameterized0' (1#1) [/home/dizzy/Documents/PHD/cva6_dir/cva6/common/submodules/common_cells/src/popcount.sv:19]
+INFO: [Synth 8-6155] done synthesizing module 'popcount' (1#1) [/home/dizzy/Documents/PHD/cva6_dir/cva6/common/submodules/common_cells/src/popcount.sv:19]
+INFO: [Synth 8-6157] synthesizing module 'lzc' [/home/dizzy/Documents/PHD/cva6_dir/cva6/common/submodules/common_cells/src/lzc.sv:25]
+	Parameter WIDTH bound to: 32'b00000000000000000000000001000000 
+	Parameter MODE bound to: 1'b1 
+	Parameter CNT_WIDTH bound to: 32'b00000000000000000000000000000110 
+INFO: [Synth 8-6155] done synthesizing module 'lzc' (2#1) [/home/dizzy/Documents/PHD/cva6_dir/cva6/common/submodules/common_cells/src/lzc.sv:25]
+INFO: [Synth 8-6157] synthesizing module 'lzc__parameterized0' [/home/dizzy/Documents/PHD/cva6_dir/cva6/common/submodules/common_cells/src/lzc.sv:25]
+	Parameter WIDTH bound to: 32'b00000000000000000000000000100000 
+	Parameter MODE bound to: 1'b1 
+	Parameter CNT_WIDTH bound to: 32'b00000000000000000000000000000101 
+INFO: [Synth 8-6155] done synthesizing module 'lzc__parameterized0' (2#1) [/home/dizzy/Documents/PHD/cva6_dir/cva6/common/submodules/common_cells/src/lzc.sv:25]
+INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/alu.sv:64]
+INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/alu.sv:77]
+INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/alu.sv:254]
+INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/alu.sv:299]
+INFO: [Synth 8-6155] done synthesizing module 'alu' (3#1) [/home/dizzy/Documents/PHD/cva6_dir/cva6/core/alu.sv:21]
+WARNING: [Synth 8-3331] design alu has unconnected port clk_i
+WARNING: [Synth 8-3331] design alu has unconnected port rst_ni
+WARNING: [Synth 8-3331] design alu has unconnected port fu_data_i[fu][3]
+WARNING: [Synth 8-3331] design alu has unconnected port fu_data_i[fu][2]
+WARNING: [Synth 8-3331] design alu has unconnected port fu_data_i[fu][1]
+WARNING: [Synth 8-3331] design alu has unconnected port fu_data_i[fu][0]
+WARNING: [Synth 8-3331] design alu has unconnected port fu_data_i[imm][63]
+WARNING: [Synth 8-3331] design alu has unconnected port fu_data_i[imm][62]
+WARNING: [Synth 8-3331] design alu has unconnected port fu_data_i[imm][61]
+WARNING: [Synth 8-3331] design alu has unconnected port fu_data_i[imm][60]
+WARNING: [Synth 8-3331] design alu has unconnected port fu_data_i[imm][59]
+WARNING: [Synth 8-3331] design alu has unconnected port fu_data_i[imm][58]
+WARNING: [Synth 8-3331] design alu has unconnected port fu_data_i[imm][57]
+WARNING: [Synth 8-3331] design alu has unconnected port fu_data_i[imm][56]
+WARNING: [Synth 8-3331] design alu has unconnected port fu_data_i[imm][55]
+WARNING: [Synth 8-3331] design alu has unconnected port fu_data_i[imm][54]
+WARNING: [Synth 8-3331] design alu has unconnected port fu_data_i[imm][53]
+WARNING: [Synth 8-3331] design alu has unconnected port fu_data_i[imm][52]
+WARNING: [Synth 8-3331] design alu has unconnected port fu_data_i[imm][51]
+WARNING: [Synth 8-3331] design alu has unconnected port fu_data_i[imm][50]
+WARNING: [Synth 8-3331] design alu has unconnected port fu_data_i[imm][49]
+WARNING: [Synth 8-3331] design alu has unconnected port fu_data_i[imm][48]
+WARNING: [Synth 8-3331] design alu has unconnected port fu_data_i[imm][47]
+WARNING: [Synth 8-3331] design alu has unconnected port fu_data_i[imm][46]
+WARNING: [Synth 8-3331] design alu has unconnected port fu_data_i[imm][45]
+WARNING: [Synth 8-3331] design alu has unconnected port fu_data_i[imm][44]
+WARNING: [Synth 8-3331] design alu has unconnected port fu_data_i[imm][43]
+WARNING: [Synth 8-3331] design alu has unconnected port fu_data_i[imm][42]
+WARNING: [Synth 8-3331] design alu has unconnected port fu_data_i[imm][41]
+WARNING: [Synth 8-3331] design alu has unconnected port fu_data_i[imm][40]
+WARNING: [Synth 8-3331] design alu has unconnected port fu_data_i[imm][39]
+WARNING: [Synth 8-3331] design alu has unconnected port fu_data_i[imm][38]
+WARNING: [Synth 8-3331] design alu has unconnected port fu_data_i[imm][37]
+WARNING: [Synth 8-3331] design alu has unconnected port fu_data_i[imm][36]
+WARNING: [Synth 8-3331] design alu has unconnected port fu_data_i[imm][35]
+WARNING: [Synth 8-3331] design alu has unconnected port fu_data_i[imm][34]
+WARNING: [Synth 8-3331] design alu has unconnected port fu_data_i[imm][33]
+WARNING: [Synth 8-3331] design alu has unconnected port fu_data_i[imm][32]
+WARNING: [Synth 8-3331] design alu has unconnected port fu_data_i[imm][31]
+WARNING: [Synth 8-3331] design alu has unconnected port fu_data_i[imm][30]
+WARNING: [Synth 8-3331] design alu has unconnected port fu_data_i[imm][29]
+WARNING: [Synth 8-3331] design alu has unconnected port fu_data_i[imm][28]
+WARNING: [Synth 8-3331] design alu has unconnected port fu_data_i[imm][27]
+WARNING: [Synth 8-3331] design alu has unconnected port fu_data_i[imm][26]
+WARNING: [Synth 8-3331] design alu has unconnected port fu_data_i[imm][25]
+WARNING: [Synth 8-3331] design alu has unconnected port fu_data_i[imm][24]
+WARNING: [Synth 8-3331] design alu has unconnected port fu_data_i[imm][23]
+WARNING: [Synth 8-3331] design alu has unconnected port fu_data_i[imm][22]
+WARNING: [Synth 8-3331] design alu has unconnected port fu_data_i[imm][21]
+WARNING: [Synth 8-3331] design alu has unconnected port fu_data_i[imm][20]
+WARNING: [Synth 8-3331] design alu has unconnected port fu_data_i[imm][19]
+WARNING: [Synth 8-3331] design alu has unconnected port fu_data_i[imm][18]
+WARNING: [Synth 8-3331] design alu has unconnected port fu_data_i[imm][17]
+WARNING: [Synth 8-3331] design alu has unconnected port fu_data_i[imm][16]
+WARNING: [Synth 8-3331] design alu has unconnected port fu_data_i[imm][15]
+WARNING: [Synth 8-3331] design alu has unconnected port fu_data_i[imm][14]
+WARNING: [Synth 8-3331] design alu has unconnected port fu_data_i[imm][13]
+WARNING: [Synth 8-3331] design alu has unconnected port fu_data_i[imm][12]
+WARNING: [Synth 8-3331] design alu has unconnected port fu_data_i[imm][11]
+WARNING: [Synth 8-3331] design alu has unconnected port fu_data_i[imm][10]
+WARNING: [Synth 8-3331] design alu has unconnected port fu_data_i[imm][9]
+WARNING: [Synth 8-3331] design alu has unconnected port fu_data_i[imm][8]
+WARNING: [Synth 8-3331] design alu has unconnected port fu_data_i[trans_id][2]
+WARNING: [Synth 8-3331] design alu has unconnected port fu_data_i[trans_id][1]
+WARNING: [Synth 8-3331] design alu has unconnected port fu_data_i[trans_id][0]
+---------------------------------------------------------------------------------
+Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1979.707 ; gain = 263.438 ; free physical = 1703 ; free virtual = 10405
+---------------------------------------------------------------------------------
+
+Report Check Netlist: 
++------+------------------+-------+---------+-------+------------------+
+|      |Item              |Errors |Warnings |Status |Description       |
++------+------------------+-------+---------+-------+------------------+
+|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
++------+------------------+-------+---------+-------+------------------+
+---------------------------------------------------------------------------------
+Start Handling Custom Attributes
+---------------------------------------------------------------------------------
+---------------------------------------------------------------------------------
+Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1982.676 ; gain = 266.406 ; free physical = 1702 ; free virtual = 10405
+---------------------------------------------------------------------------------
+---------------------------------------------------------------------------------
+Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1982.676 ; gain = 266.406 ; free physical = 1702 ; free virtual = 10405
+---------------------------------------------------------------------------------
+Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1982.676 ; gain = 0.000 ; free physical = 1718 ; free virtual = 10419
+INFO: [Project 1-570] Preparing netlist for logic optimization
+
+Processing XDC Constraints
+Initializing timing engine
+Parsing XDC File [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/constraints/genesys-2.xdc]
+WARNING: [Vivado 12-584] No ports matched 'cpu_resetn'. [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/constraints/genesys-2.xdc:5]
+CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/constraints/genesys-2.xdc:5]
+Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
+WARNING: [Vivado 12-584] No ports matched 'trst_n'. [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/constraints/genesys-2.xdc:8]
+CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/constraints/genesys-2.xdc:8]
+Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
+WARNING: [Vivado 12-584] No ports matched 'tck'. [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/constraints/genesys-2.xdc:9]
+CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/constraints/genesys-2.xdc:9]
+Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
+WARNING: [Vivado 12-584] No ports matched 'tdi'. [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/constraints/genesys-2.xdc:10]
+CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/constraints/genesys-2.xdc:10]
+Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
+WARNING: [Vivado 12-584] No ports matched 'tdo'. [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/constraints/genesys-2.xdc:11]
+CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/constraints/genesys-2.xdc:11]
+Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
+WARNING: [Vivado 12-584] No ports matched 'tms'. [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/constraints/genesys-2.xdc:12]
+CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/constraints/genesys-2.xdc:12]
+Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
+WARNING: [Vivado 12-584] No ports matched 'tx'. [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/constraints/genesys-2.xdc:15]
+CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/constraints/genesys-2.xdc:15]
+Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
+WARNING: [Vivado 12-584] No ports matched 'rx'. [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/constraints/genesys-2.xdc:16]
+CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/constraints/genesys-2.xdc:16]
+Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
+WARNING: [Vivado 12-584] No ports matched 'led[0]'. [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/constraints/genesys-2.xdc:20]
+CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/constraints/genesys-2.xdc:20]
+Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
+WARNING: [Vivado 12-584] No ports matched 'led[1]'. [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/constraints/genesys-2.xdc:21]
+CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/constraints/genesys-2.xdc:21]
+Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
+WARNING: [Vivado 12-584] No ports matched 'led[2]'. [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/constraints/genesys-2.xdc:22]
+CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/constraints/genesys-2.xdc:22]
+Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
+WARNING: [Vivado 12-584] No ports matched 'led[3]'. [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/constraints/genesys-2.xdc:23]
+CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/constraints/genesys-2.xdc:23]
+Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
+WARNING: [Vivado 12-584] No ports matched 'led[4]'. [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/constraints/genesys-2.xdc:24]
+CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/constraints/genesys-2.xdc:24]
+Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
+WARNING: [Vivado 12-584] No ports matched 'led[5]'. [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/constraints/genesys-2.xdc:25]
+CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/constraints/genesys-2.xdc:25]
+Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
+WARNING: [Vivado 12-584] No ports matched 'led[6]'. [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/constraints/genesys-2.xdc:26]
+CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/constraints/genesys-2.xdc:26]
+Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
+WARNING: [Vivado 12-584] No ports matched 'led[7]'. [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/constraints/genesys-2.xdc:27]
+CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/constraints/genesys-2.xdc:27]
+Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
+WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/constraints/genesys-2.xdc:30]
+CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/constraints/genesys-2.xdc:30]
+Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
+WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/constraints/genesys-2.xdc:31]
+CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/constraints/genesys-2.xdc:31]
+Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
+WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/constraints/genesys-2.xdc:32]
+CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/constraints/genesys-2.xdc:32]
+Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
+WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/constraints/genesys-2.xdc:33]
+CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/constraints/genesys-2.xdc:33]
+Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
+WARNING: [Vivado 12-584] No ports matched 'sw[4]'. [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/constraints/genesys-2.xdc:34]
+CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/constraints/genesys-2.xdc:34]
+Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
+WARNING: [Vivado 12-584] No ports matched 'sw[5]'. [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/constraints/genesys-2.xdc:35]
+CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/constraints/genesys-2.xdc:35]
+Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
+WARNING: [Vivado 12-584] No ports matched 'sw[6]'. [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/constraints/genesys-2.xdc:36]
+CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/constraints/genesys-2.xdc:36]
+Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
+WARNING: [Vivado 12-584] No ports matched 'sw[7]'. [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/constraints/genesys-2.xdc:37]
+CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/constraints/genesys-2.xdc:37]
+Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
+WARNING: [Vivado 12-584] No ports matched 'fan_pwm'. [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/constraints/genesys-2.xdc:40]
+CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/constraints/genesys-2.xdc:40]
+Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
+WARNING: [Vivado 12-584] No ports matched 'eth_rst_n'. [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/constraints/genesys-2.xdc:44]
+CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/constraints/genesys-2.xdc:44]
+Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
+WARNING: [Vivado 12-584] No ports matched 'eth_txck'. [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/constraints/genesys-2.xdc:45]
+CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/constraints/genesys-2.xdc:45]
+Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
+WARNING: [Vivado 12-584] No ports matched 'eth_txctl'. [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/constraints/genesys-2.xdc:46]
+CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/constraints/genesys-2.xdc:46]
+Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
+WARNING: [Vivado 12-584] No ports matched 'eth_txd[0]'. [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/constraints/genesys-2.xdc:47]
+CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/constraints/genesys-2.xdc:47]
+Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
+WARNING: [Vivado 12-584] No ports matched 'eth_txd[1]'. [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/constraints/genesys-2.xdc:48]
+CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/constraints/genesys-2.xdc:48]
+Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
+WARNING: [Vivado 12-584] No ports matched 'eth_txd[2]'. [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/constraints/genesys-2.xdc:49]
+CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/constraints/genesys-2.xdc:49]
+Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
+WARNING: [Vivado 12-584] No ports matched 'eth_txd[3]'. [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/constraints/genesys-2.xdc:50]
+CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/constraints/genesys-2.xdc:50]
+Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
+WARNING: [Vivado 12-584] No ports matched 'eth_rxd[0]'. [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/constraints/genesys-2.xdc:51]
+CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/constraints/genesys-2.xdc:51]
+Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
+WARNING: [Vivado 12-584] No ports matched 'eth_rxck'. [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/constraints/genesys-2.xdc:52]
+CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/constraints/genesys-2.xdc:52]
+Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
+WARNING: [Vivado 12-584] No ports matched 'eth_rxctl'. [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/constraints/genesys-2.xdc:53]
+CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/constraints/genesys-2.xdc:53]
+Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
+WARNING: [Vivado 12-584] No ports matched 'eth_rxd[1]'. [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/constraints/genesys-2.xdc:54]
+CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/constraints/genesys-2.xdc:54]
+Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
+WARNING: [Vivado 12-584] No ports matched 'eth_rxd[2]'. [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/constraints/genesys-2.xdc:55]
+CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/constraints/genesys-2.xdc:55]
+Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
+WARNING: [Vivado 12-584] No ports matched 'eth_rxd[3]'. [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/constraints/genesys-2.xdc:56]
+CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/constraints/genesys-2.xdc:56]
+Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
+WARNING: [Vivado 12-584] No ports matched 'eth_mdc'. [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/constraints/genesys-2.xdc:57]
+CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/constraints/genesys-2.xdc:57]
+Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
+WARNING: [Vivado 12-584] No ports matched 'eth_mdio'. [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/constraints/genesys-2.xdc:58]
+CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/constraints/genesys-2.xdc:58]
+Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
+WARNING: [Vivado 12-584] No ports matched 'eth_rxck'. [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/constraints/genesys-2.xdc:67]
+CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports eth_rxck]'. [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/constraints/genesys-2.xdc:67]
+Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
+WARNING: [Vivado 12-627] No clocks matched 'eth_rxck'. [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/constraints/genesys-2.xdc:69]
+INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/constraints/genesys-2.xdc:69]
+CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group [get_clocks eth_rxck -include_generated_clocks]'. [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/constraints/genesys-2.xdc:69]
+Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
+CRITICAL WARNING: [Constraints 18-4644] set_clock_groups: All clock groups specified are empty. Please specify atleast one clock group which is not empty. [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/constraints/genesys-2.xdc:69]
+WARNING: [Vivado 12-627] No clocks matched 'clk_out2_xlnx_clk_gen'. [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/constraints/genesys-2.xdc:70]
+INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/constraints/genesys-2.xdc:70]
+CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group [get_clocks clk_out2_xlnx_clk_gen]'. [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/constraints/genesys-2.xdc:70]
+Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
+CRITICAL WARNING: [Constraints 18-4644] set_clock_groups: All clock groups specified are empty. Please specify atleast one clock group which is not empty. [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/constraints/genesys-2.xdc:70]
+WARNING: [Vivado 12-584] No ports matched 'spi_clk_o'. [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/constraints/genesys-2.xdc:75]
+CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/constraints/genesys-2.xdc:75]
+Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
+WARNING: [Vivado 12-584] No ports matched 'spi_ss'. [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/constraints/genesys-2.xdc:76]
+CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/constraints/genesys-2.xdc:76]
+Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
+WARNING: [Vivado 12-584] No ports matched 'spi_miso'. [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/constraints/genesys-2.xdc:77]
+CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/constraints/genesys-2.xdc:77]
+Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
+WARNING: [Vivado 12-584] No ports matched 'spi_mosi'. [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/constraints/genesys-2.xdc:78]
+CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/constraints/genesys-2.xdc:78]
+Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
+WARNING: [Vivado 12-584] No ports matched 'tdo'. [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/constraints/genesys-2.xdc:123]
+CRITICAL WARNING: [Vivado 12-4739] set_max_delay:No valid object(s) found for '-to [get_ports tdo]'. [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/constraints/genesys-2.xdc:123]
+Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
+WARNING: [Vivado 12-584] No ports matched 'tms'. [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/constraints/genesys-2.xdc:124]
+CRITICAL WARNING: [Vivado 12-4739] set_max_delay:No valid object(s) found for '-from [get_ports tms]'. [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/constraints/genesys-2.xdc:124]
+Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
+WARNING: [Vivado 12-584] No ports matched 'tdi'. [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/constraints/genesys-2.xdc:125]
+CRITICAL WARNING: [Vivado 12-4739] set_max_delay:No valid object(s) found for '-from [get_ports tdi]'. [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/constraints/genesys-2.xdc:125]
+Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
+WARNING: [Vivado 12-584] No ports matched 'trst_n'. [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/constraints/genesys-2.xdc:126]
+CRITICAL WARNING: [Vivado 12-4739] set_max_delay:No valid object(s) found for '-from [get_ports trst_n]'. [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/constraints/genesys-2.xdc:126]
+Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
+WARNING: [Vivado 12-584] No ports matched 'trst_n'. [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/constraints/genesys-2.xdc:129]
+CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_ports trst_n]'. [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/constraints/genesys-2.xdc:129]
+Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
+WARNING: [Vivado 12-508] No pins matched 'i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C'. [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/constraints/genesys-2.xdc:130]
+CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_pins i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C]'. [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/constraints/genesys-2.xdc:130]
+Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
+Finished Parsing XDC File [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/constraints/genesys-2.xdc]
+Parsing XDC File [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/constraints/ariane.xdc]
+WARNING: [Vivado 12-584] No ports matched 'tck'. [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/constraints/ariane.xdc:3]
+CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports tck]'. [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/constraints/ariane.xdc:3]
+Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
+WARNING: [Vivado 12-584] No ports matched 'tdi'. [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/constraints/ariane.xdc:7]
+WARNING: [Vivado 12-646] clock 'tck' not found. [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/constraints/ariane.xdc:7]
+CRITICAL WARNING: [Vivado 12-4739] set_input_delay:No valid object(s) found for '-objects [get_ports tdi]'. [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/constraints/ariane.xdc:7]
+Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
+WARNING: [Vivado 12-584] No ports matched 'tms'. [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/constraints/ariane.xdc:8]
+WARNING: [Vivado 12-646] clock 'tck' not found. [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/constraints/ariane.xdc:8]
+CRITICAL WARNING: [Vivado 12-4739] set_input_delay:No valid object(s) found for '-objects [get_ports tms]'. [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/constraints/ariane.xdc:8]
+Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
+WARNING: [Vivado 12-584] No ports matched 'tdo'. [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/constraints/ariane.xdc:9]
+WARNING: [Vivado 12-646] clock 'tck' not found. [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/constraints/ariane.xdc:9]
+CRITICAL WARNING: [Vivado 12-4739] set_output_delay:No valid object(s) found for '-objects [get_ports tdo]'. [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/constraints/ariane.xdc:9]
+Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
+WARNING: [Vivado 12-584] No ports matched 'trst_n'. [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/constraints/ariane.xdc:10]
+CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_ports trst_n]'. [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/constraints/ariane.xdc:10]
+Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
+WARNING: [Vivado 12-508] No pins matched 'i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/C'. [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/constraints/ariane.xdc:18]
+CRITICAL WARNING: [Vivado 12-4739] set_multicycle_path:No valid object(s) found for '-from [get_pins {i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/C}]'. [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/constraints/ariane.xdc:18]
+Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
+WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/constraints/ariane.xdc:19]
+Finished Parsing XDC File [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/constraints/ariane.xdc]
+INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/constraints/ariane.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/alu_propImpl.xdc].
+Resolution: To avoid this warning, move constraints listed in [.Xil/alu_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
+Completed Processing XDC Constraints
+
+Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2156.332 ; gain = 0.000 ; free physical = 1700 ; free virtual = 10397
+INFO: [Project 1-111] Unisim Transformation Summary:
+No Unisim elements were transformed.
+
+Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2156.332 ; gain = 0.000 ; free physical = 1700 ; free virtual = 10397
+---------------------------------------------------------------------------------
+Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 2156.332 ; gain = 440.062 ; free physical = 1701 ; free virtual = 10410
+---------------------------------------------------------------------------------
+---------------------------------------------------------------------------------
+Start Loading Part and Timing Information
+---------------------------------------------------------------------------------
+Loading part: xc7k325tffg900-2
+---------------------------------------------------------------------------------
+Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 2156.332 ; gain = 440.062 ; free physical = 1701 ; free virtual = 10410
+---------------------------------------------------------------------------------
+---------------------------------------------------------------------------------
+Start Applying 'set_property' XDC Constraints
+---------------------------------------------------------------------------------
+---------------------------------------------------------------------------------
+Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 2156.332 ; gain = 440.062 ; free physical = 1701 ; free virtual = 10410
+---------------------------------------------------------------------------------
+---------------------------------------------------------------------------------
+Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 2156.332 ; gain = 440.062 ; free physical = 1716 ; free virtual = 10424
+---------------------------------------------------------------------------------
+
+Report RTL Partitions: 
++-+--------------+------------+----------+
+| |RTL Partition |Replication |Instances |
++-+--------------+------------+----------+
++-+--------------+------------+----------+
+---------------------------------------------------------------------------------
+Start RTL Component Statistics 
+---------------------------------------------------------------------------------
+Detailed RTL Component Info : 
++---Adders : 
+	   2 Input     65 Bit       Adders := 1     
+	   2 Input     64 Bit       Adders := 1     
+	   3 Input     64 Bit       Adders := 1     
+	   4 Input     64 Bit       Adders := 1     
+	   2 Input      8 Bit       Adders := 2     
+	   3 Input      8 Bit       Adders := 2     
+	   2 Input      7 Bit       Adders := 3     
+	   2 Input      6 Bit       Adders := 3     
+	   2 Input      5 Bit       Adders := 4     
+	   2 Input      4 Bit       Adders := 8     
+	   2 Input      3 Bit       Adders := 16    
+	   2 Input      2 Bit       Adders := 32    
++---XORs : 
+	   2 Input     65 Bit         XORs := 1     
+	   2 Input     64 Bit         XORs := 2     
++---Muxes : 
+	   2 Input     64 Bit        Muxes := 7     
+	  10 Input     64 Bit        Muxes := 1     
+	  34 Input     64 Bit        Muxes := 1     
+	   2 Input     32 Bit        Muxes := 2     
+	   2 Input      8 Bit        Muxes := 5     
+	   8 Input      6 Bit        Muxes := 2     
+	   9 Input      6 Bit        Muxes := 2     
+	   2 Input      6 Bit        Muxes := 3     
+	  36 Input      6 Bit        Muxes := 1     
+	   8 Input      5 Bit        Muxes := 2     
+	   9 Input      5 Bit        Muxes := 2     
+	   2 Input      5 Bit        Muxes := 2     
+	   9 Input      4 Bit        Muxes := 2     
+	  10 Input      4 Bit        Muxes := 1     
+	   5 Input      3 Bit        Muxes := 2     
+	   3 Input      2 Bit        Muxes := 2     
+	   2 Input      1 Bit        Muxes := 4     
+	   5 Input      1 Bit        Muxes := 1     
+---------------------------------------------------------------------------------
+Finished RTL Component Statistics 
+---------------------------------------------------------------------------------
+---------------------------------------------------------------------------------
+Start RTL Hierarchical Component Statistics 
+---------------------------------------------------------------------------------
+Hierarchical RTL Component report 
+Module alu 
+Detailed RTL Component Info : 
++---Adders : 
+	   2 Input     65 Bit       Adders := 1     
+	   2 Input     64 Bit       Adders := 1     
+	   3 Input     64 Bit       Adders := 1     
+	   4 Input     64 Bit       Adders := 1     
+	   2 Input      8 Bit       Adders := 2     
+	   3 Input      8 Bit       Adders := 2     
+	   2 Input      7 Bit       Adders := 2     
+	   2 Input      6 Bit       Adders := 1     
++---XORs : 
+	   2 Input     65 Bit         XORs := 1     
+	   2 Input     64 Bit         XORs := 2     
++---Muxes : 
+	   2 Input     64 Bit        Muxes := 7     
+	  10 Input     64 Bit        Muxes := 1     
+	  34 Input     64 Bit        Muxes := 1     
+	   2 Input     32 Bit        Muxes := 2     
+	   2 Input      8 Bit        Muxes := 5     
+	   2 Input      6 Bit        Muxes := 1     
+	  36 Input      6 Bit        Muxes := 1     
+	  10 Input      4 Bit        Muxes := 1     
+	   2 Input      1 Bit        Muxes := 2     
+	   5 Input      1 Bit        Muxes := 1     
+Module popcount__parameterized4 
+Detailed RTL Component Info : 
++---Adders : 
+	   2 Input      2 Bit       Adders := 1     
+Module popcount__parameterized3 
+Detailed RTL Component Info : 
++---Adders : 
+	   2 Input      3 Bit       Adders := 1     
+Module popcount__parameterized2 
+Detailed RTL Component Info : 
++---Adders : 
+	   2 Input      4 Bit       Adders := 1     
+Module popcount__parameterized1 
+Detailed RTL Component Info : 
++---Adders : 
+	   2 Input      5 Bit       Adders := 1     
+Module popcount__parameterized0 
+Detailed RTL Component Info : 
++---Adders : 
+	   2 Input      6 Bit       Adders := 1     
+Module popcount 
+Detailed RTL Component Info : 
++---Adders : 
+	   2 Input      7 Bit       Adders := 1     
+Module lzc 
+Detailed RTL Component Info : 
++---Muxes : 
+	   8 Input      6 Bit        Muxes := 2     
+	   9 Input      6 Bit        Muxes := 2     
+	   2 Input      6 Bit        Muxes := 2     
+	   8 Input      5 Bit        Muxes := 1     
+	   9 Input      5 Bit        Muxes := 1     
+	   2 Input      5 Bit        Muxes := 1     
+	   9 Input      4 Bit        Muxes := 1     
+	   5 Input      3 Bit        Muxes := 1     
+	   3 Input      2 Bit        Muxes := 1     
+	   2 Input      1 Bit        Muxes := 1     
+Module lzc__parameterized0 
+Detailed RTL Component Info : 
++---Muxes : 
+	   8 Input      5 Bit        Muxes := 1     
+	   9 Input      5 Bit        Muxes := 1     
+	   2 Input      5 Bit        Muxes := 1     
+	   9 Input      4 Bit        Muxes := 1     
+	   5 Input      3 Bit        Muxes := 1     
+	   3 Input      2 Bit        Muxes := 1     
+	   2 Input      1 Bit        Muxes := 1     
+---------------------------------------------------------------------------------
+Finished RTL Hierarchical Component Statistics
+---------------------------------------------------------------------------------
+---------------------------------------------------------------------------------
+Start Part Resource Summary
+---------------------------------------------------------------------------------
+Part Resources:
+DSPs: 840 (col length:140)
+BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
+---------------------------------------------------------------------------------
+Finished Part Resource Summary
+---------------------------------------------------------------------------------
+---------------------------------------------------------------------------------
+Start Cross Boundary and Area Optimization
+---------------------------------------------------------------------------------
+Warning: Parallel synthesis criteria is not met 
+WARNING: [Synth 8-3331] design alu has unconnected port clk_i
+WARNING: [Synth 8-3331] design alu has unconnected port rst_ni
+WARNING: [Synth 8-3331] design alu has unconnected port fu_data_i[fu][3]
+WARNING: [Synth 8-3331] design alu has unconnected port fu_data_i[fu][2]
+WARNING: [Synth 8-3331] design alu has unconnected port fu_data_i[fu][1]
+WARNING: [Synth 8-3331] design alu has unconnected port fu_data_i[fu][0]
+WARNING: [Synth 8-3331] design alu has unconnected port fu_data_i[imm][63]
+WARNING: [Synth 8-3331] design alu has unconnected port fu_data_i[imm][62]
+WARNING: [Synth 8-3331] design alu has unconnected port fu_data_i[imm][61]
+WARNING: [Synth 8-3331] design alu has unconnected port fu_data_i[imm][60]
+WARNING: [Synth 8-3331] design alu has unconnected port fu_data_i[imm][59]
+WARNING: [Synth 8-3331] design alu has unconnected port fu_data_i[imm][58]
+WARNING: [Synth 8-3331] design alu has unconnected port fu_data_i[imm][57]
+WARNING: [Synth 8-3331] design alu has unconnected port fu_data_i[imm][56]
+WARNING: [Synth 8-3331] design alu has unconnected port fu_data_i[imm][55]
+WARNING: [Synth 8-3331] design alu has unconnected port fu_data_i[imm][54]
+WARNING: [Synth 8-3331] design alu has unconnected port fu_data_i[imm][53]
+WARNING: [Synth 8-3331] design alu has unconnected port fu_data_i[imm][52]
+WARNING: [Synth 8-3331] design alu has unconnected port fu_data_i[imm][51]
+WARNING: [Synth 8-3331] design alu has unconnected port fu_data_i[imm][50]
+WARNING: [Synth 8-3331] design alu has unconnected port fu_data_i[imm][49]
+WARNING: [Synth 8-3331] design alu has unconnected port fu_data_i[imm][48]
+WARNING: [Synth 8-3331] design alu has unconnected port fu_data_i[imm][47]
+WARNING: [Synth 8-3331] design alu has unconnected port fu_data_i[imm][46]
+WARNING: [Synth 8-3331] design alu has unconnected port fu_data_i[imm][45]
+WARNING: [Synth 8-3331] design alu has unconnected port fu_data_i[imm][44]
+WARNING: [Synth 8-3331] design alu has unconnected port fu_data_i[imm][43]
+WARNING: [Synth 8-3331] design alu has unconnected port fu_data_i[imm][42]
+WARNING: [Synth 8-3331] design alu has unconnected port fu_data_i[imm][41]
+WARNING: [Synth 8-3331] design alu has unconnected port fu_data_i[imm][40]
+WARNING: [Synth 8-3331] design alu has unconnected port fu_data_i[imm][39]
+WARNING: [Synth 8-3331] design alu has unconnected port fu_data_i[imm][38]
+WARNING: [Synth 8-3331] design alu has unconnected port fu_data_i[imm][37]
+WARNING: [Synth 8-3331] design alu has unconnected port fu_data_i[imm][36]
+WARNING: [Synth 8-3331] design alu has unconnected port fu_data_i[imm][35]
+INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
+---------------------------------------------------------------------------------
+Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 2218.316 ; gain = 502.047 ; free physical = 1709 ; free virtual = 10420
+---------------------------------------------------------------------------------
+
+Report RTL Partitions: 
++-+--------------+------------+----------+
+| |RTL Partition |Replication |Instances |
++-+--------------+------------+----------+
++-+--------------+------------+----------+
+---------------------------------------------------------------------------------
+Start Applying XDC Timing Constraints
+---------------------------------------------------------------------------------
+---------------------------------------------------------------------------------
+Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 2218.316 ; gain = 502.047 ; free physical = 1615 ; free virtual = 10326
+---------------------------------------------------------------------------------
+---------------------------------------------------------------------------------
+Start Timing Optimization
+---------------------------------------------------------------------------------
+---------------------------------------------------------------------------------
+Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 2218.316 ; gain = 502.047 ; free physical = 1613 ; free virtual = 10323
+---------------------------------------------------------------------------------
+
+Report RTL Partitions: 
++-+--------------+------------+----------+
+| |RTL Partition |Replication |Instances |
++-+--------------+------------+----------+
++-+--------------+------------+----------+
+---------------------------------------------------------------------------------
+Start Technology Mapping
+---------------------------------------------------------------------------------
+INFO: [Synth 8-5816] Retiming module `alu`
+	Numbers of forward move = 0, and backward move = 0
+
+
+INFO: [Synth 8-5816] Retiming module `alu' done
+
+
+---------------------------------------------------------------------------------
+Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 2218.316 ; gain = 502.047 ; free physical = 1599 ; free virtual = 10309
+---------------------------------------------------------------------------------
+
+Report RTL Partitions: 
++-+--------------+------------+----------+
+| |RTL Partition |Replication |Instances |
++-+--------------+------------+----------+
++-+--------------+------------+----------+
+---------------------------------------------------------------------------------
+Start IO Insertion
+---------------------------------------------------------------------------------
+---------------------------------------------------------------------------------
+Start Flattening Before IO Insertion
+---------------------------------------------------------------------------------
+---------------------------------------------------------------------------------
+Finished Flattening Before IO Insertion
+---------------------------------------------------------------------------------
+---------------------------------------------------------------------------------
+Start Final Netlist Cleanup
+---------------------------------------------------------------------------------
+---------------------------------------------------------------------------------
+Finished Final Netlist Cleanup
+---------------------------------------------------------------------------------
+---------------------------------------------------------------------------------
+Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 2218.316 ; gain = 502.047 ; free physical = 1630 ; free virtual = 10341
+---------------------------------------------------------------------------------
+---------------------------------------------------------------------------------
+Start Renaming Generated Instances
+---------------------------------------------------------------------------------
+---------------------------------------------------------------------------------
+Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 2218.316 ; gain = 502.047 ; free physical = 1631 ; free virtual = 10341
+---------------------------------------------------------------------------------
+
+Report RTL Partitions: 
++-+--------------+------------+----------+
+| |RTL Partition |Replication |Instances |
++-+--------------+------------+----------+
++-+--------------+------------+----------+
+
+Report Check Netlist: 
++------+------------------+-------+---------+-------+------------------+
+|      |Item              |Errors |Warnings |Status |Description       |
++------+------------------+-------+---------+-------+------------------+
+|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
++------+------------------+-------+---------+-------+------------------+
+---------------------------------------------------------------------------------
+Start Rebuilding User Hierarchy
+---------------------------------------------------------------------------------
+---------------------------------------------------------------------------------
+Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 2218.316 ; gain = 502.047 ; free physical = 1632 ; free virtual = 10343
+---------------------------------------------------------------------------------
+---------------------------------------------------------------------------------
+Start Renaming Generated Ports
+---------------------------------------------------------------------------------
+---------------------------------------------------------------------------------
+Finished Renaming Generated Ports : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 2218.316 ; gain = 502.047 ; free physical = 1632 ; free virtual = 10343
+---------------------------------------------------------------------------------
+---------------------------------------------------------------------------------
+Start Handling Custom Attributes
+---------------------------------------------------------------------------------
+---------------------------------------------------------------------------------
+Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 2218.316 ; gain = 502.047 ; free physical = 1632 ; free virtual = 10342
+---------------------------------------------------------------------------------
+---------------------------------------------------------------------------------
+Start Renaming Generated Nets
+---------------------------------------------------------------------------------
+---------------------------------------------------------------------------------
+Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 2218.316 ; gain = 502.047 ; free physical = 1632 ; free virtual = 10342
+---------------------------------------------------------------------------------
+---------------------------------------------------------------------------------
+Start Writing Synthesis Report
+---------------------------------------------------------------------------------
+
+Report BlackBoxes: 
++-+--------------+----------+
+| |BlackBox name |Instances |
++-+--------------+----------+
++-+--------------+----------+
+
+Report Cell Usage: 
++------+-------+------+
+|      |Cell   |Count |
++------+-------+------+
+|1     |CARRY4 |    44|
+|2     |LUT1   |     1|
+|3     |LUT2   |   199|
+|4     |LUT3   |   449|
+|5     |LUT4   |   360|
+|6     |LUT5   |   595|
+|7     |LUT6   |  1615|
+|8     |MUXF7  |    36|
+|9     |IBUF   |   144|
+|10    |OBUF   |    65|
++------+-------+------+
+
+Report Instance Areas: 
++------+------------------------------+---------+------+
+|      |Instance                      |Module   |Cells |
++------+------------------------------+---------+------+
+|1     |top                           |         |  3508|
+|2     |  \gen_bitmanip.i_cpop_count  |popcount |   387|
++------+------------------------------+---------+------+
+---------------------------------------------------------------------------------
+Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 2218.316 ; gain = 502.047 ; free physical = 1632 ; free virtual = 10342
+---------------------------------------------------------------------------------
+Synthesis finished with 0 errors, 0 critical warnings and 65 warnings.
+Synthesis Optimization Runtime : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 2218.316 ; gain = 328.391 ; free physical = 1683 ; free virtual = 10394
+Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 2218.324 ; gain = 502.047 ; free physical = 1683 ; free virtual = 10394
+INFO: [Project 1-571] Translating synthesized netlist
+Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2218.324 ; gain = 0.000 ; free physical = 1759 ; free virtual = 10470
+INFO: [Netlist 29-17] Analyzing 80 Unisim elements for replacement
+INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
+WARNING: [Netlist 29-101] Netlist 'alu' is not ideal for floorplanning, since the cellview 'alu' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
+INFO: [Project 1-570] Preparing netlist for logic optimization
+INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
+Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2250.332 ; gain = 0.000 ; free physical = 1707 ; free virtual = 10418
+INFO: [Project 1-111] Unisim Transformation Summary:
+No Unisim elements were transformed.
+
+INFO: [Common 17-83] Releasing license: Synthesis
+40 Infos, 164 Warnings, 61 Critical Warnings and 0 Errors encountered.
+synth_design completed successfully
+synth_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:56 . Memory (MB): peak = 2250.332 ; gain = 813.016 ; free physical = 1836 ; free virtual = 10546
+Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2250.332 ; gain = 0.000 ; free physical = 1836 ; free virtual = 10546
+WARNING: [Constraints 18-5210] No constraints selected for write.
+Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
+INFO: [Common 17-1381] The checkpoint '/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/ariane.runs/synth_1/alu.dcp' has been generated.
+INFO: [runtcl-4] Executing : report_utilization -file alu_utilization_synth.rpt -pb alu_utilization_synth.pb
+INFO: [Common 17-206] Exiting Vivado at Mon May  6 14:58:28 2024...
diff --git a/corev_apu/fpga/ariane.runs/synth_1/alu_utilization_synth.pb b/corev_apu/fpga/ariane.runs/synth_1/alu_utilization_synth.pb
new file mode 100644
index 0000000..737d8f1
Binary files /dev/null and b/corev_apu/fpga/ariane.runs/synth_1/alu_utilization_synth.pb differ
diff --git a/corev_apu/fpga/ariane.runs/synth_1/alu_utilization_synth.rpt b/corev_apu/fpga/ariane.runs/synth_1/alu_utilization_synth.rpt
new file mode 100644
index 0000000..e90fda3
--- /dev/null
+++ b/corev_apu/fpga/ariane.runs/synth_1/alu_utilization_synth.rpt
@@ -0,0 +1,182 @@
+Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
+-------------------------------------------------------------------------------------------------
+| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
+| Date         : Mon May  6 14:58:28 2024
+| Host         : desktop running 64-bit Ubuntu 24.04 LTS
+| Command      : report_utilization -file alu_utilization_synth.rpt -pb alu_utilization_synth.pb
+| Design       : alu
+| Device       : 7k325tffg900-2
+| Design State : Synthesized
+-------------------------------------------------------------------------------------------------
+
+Utilization Design Information
+
+Table of Contents
+-----------------
+1. Slice Logic
+1.1 Summary of Registers by Type
+2. Memory
+3. DSP
+4. IO and GT Specific
+5. Clocking
+6. Specific Feature
+7. Primitives
+8. Black Boxes
+9. Instantiated Netlists
+
+1. Slice Logic
+--------------
+
++-------------------------+------+-------+-----------+-------+
+|        Site Type        | Used | Fixed | Available | Util% |
++-------------------------+------+-------+-----------+-------+
+| Slice LUTs*             | 2734 |     0 |    203800 |  1.34 |
+|   LUT as Logic          | 2734 |     0 |    203800 |  1.34 |
+|   LUT as Memory         |    0 |     0 |     64000 |  0.00 |
+| Slice Registers         |    0 |     0 |    407600 |  0.00 |
+|   Register as Flip Flop |    0 |     0 |    407600 |  0.00 |
+|   Register as Latch     |    0 |     0 |    407600 |  0.00 |
+| F7 Muxes                |   36 |     0 |    101900 |  0.04 |
+| F8 Muxes                |    0 |     0 |     50950 |  0.00 |
++-------------------------+------+-------+-----------+-------+
+* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.
+
+
+1.1 Summary of Registers by Type
+--------------------------------
+
++-------+--------------+-------------+--------------+
+| Total | Clock Enable | Synchronous | Asynchronous |
++-------+--------------+-------------+--------------+
+| 0     |            _ |           - |            - |
+| 0     |            _ |           - |          Set |
+| 0     |            _ |           - |        Reset |
+| 0     |            _ |         Set |            - |
+| 0     |            _ |       Reset |            - |
+| 0     |          Yes |           - |            - |
+| 0     |          Yes |           - |          Set |
+| 0     |          Yes |           - |        Reset |
+| 0     |          Yes |         Set |            - |
+| 0     |          Yes |       Reset |            - |
++-------+--------------+-------------+--------------+
+
+
+2. Memory
+---------
+
++----------------+------+-------+-----------+-------+
+|    Site Type   | Used | Fixed | Available | Util% |
++----------------+------+-------+-----------+-------+
+| Block RAM Tile |    0 |     0 |       445 |  0.00 |
+|   RAMB36/FIFO* |    0 |     0 |       445 |  0.00 |
+|   RAMB18       |    0 |     0 |       890 |  0.00 |
++----------------+------+-------+-----------+-------+
+* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1
+
+
+3. DSP
+------
+
++-----------+------+-------+-----------+-------+
+| Site Type | Used | Fixed | Available | Util% |
++-----------+------+-------+-----------+-------+
+| DSPs      |    0 |     0 |       840 |  0.00 |
++-----------+------+-------+-----------+-------+
+
+
+4. IO and GT Specific
+---------------------
+
++-----------------------------+------+-------+-----------+-------+
+|          Site Type          | Used | Fixed | Available | Util% |
++-----------------------------+------+-------+-----------+-------+
+| Bonded IOB                  |  209 |     0 |       500 | 41.80 |
+| Bonded IPADs                |    0 |     0 |        50 |  0.00 |
+| Bonded OPADs                |    0 |     0 |        32 |  0.00 |
+| PHY_CONTROL                 |    0 |     0 |        10 |  0.00 |
+| PHASER_REF                  |    0 |     0 |        10 |  0.00 |
+| OUT_FIFO                    |    0 |     0 |        40 |  0.00 |
+| IN_FIFO                     |    0 |     0 |        40 |  0.00 |
+| IDELAYCTRL                  |    0 |     0 |        10 |  0.00 |
+| IBUFDS                      |    0 |     0 |       480 |  0.00 |
+| GTXE2_COMMON                |    0 |     0 |         4 |  0.00 |
+| GTXE2_CHANNEL               |    0 |     0 |        16 |  0.00 |
+| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        40 |  0.00 |
+| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        40 |  0.00 |
+| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       500 |  0.00 |
+| ODELAYE2/ODELAYE2_FINEDELAY |    0 |     0 |       150 |  0.00 |
+| IBUFDS_GTE2                 |    0 |     0 |         8 |  0.00 |
+| ILOGIC                      |    0 |     0 |       500 |  0.00 |
+| OLOGIC                      |    0 |     0 |       500 |  0.00 |
++-----------------------------+------+-------+-----------+-------+
+
+
+5. Clocking
+-----------
+
++------------+------+-------+-----------+-------+
+|  Site Type | Used | Fixed | Available | Util% |
++------------+------+-------+-----------+-------+
+| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
+| BUFIO      |    0 |     0 |        40 |  0.00 |
+| MMCME2_ADV |    0 |     0 |        10 |  0.00 |
+| PLLE2_ADV  |    0 |     0 |        10 |  0.00 |
+| BUFMRCE    |    0 |     0 |        20 |  0.00 |
+| BUFHCE     |    0 |     0 |       168 |  0.00 |
+| BUFR       |    0 |     0 |        40 |  0.00 |
++------------+------+-------+-----------+-------+
+
+
+6. Specific Feature
+-------------------
+
++-------------+------+-------+-----------+-------+
+|  Site Type  | Used | Fixed | Available | Util% |
++-------------+------+-------+-----------+-------+
+| BSCANE2     |    0 |     0 |         4 |  0.00 |
+| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
+| DNA_PORT    |    0 |     0 |         1 |  0.00 |
+| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
+| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
+| ICAPE2      |    0 |     0 |         2 |  0.00 |
+| PCIE_2_1    |    0 |     0 |         1 |  0.00 |
+| STARTUPE2   |    0 |     0 |         1 |  0.00 |
+| XADC        |    0 |     0 |         1 |  0.00 |
++-------------+------+-------+-----------+-------+
+
+
+7. Primitives
+-------------
+
++----------+------+---------------------+
+| Ref Name | Used | Functional Category |
++----------+------+---------------------+
+| LUT6     | 1615 |                 LUT |
+| LUT5     |  595 |                 LUT |
+| LUT3     |  449 |                 LUT |
+| LUT4     |  360 |                 LUT |
+| LUT2     |  199 |                 LUT |
+| IBUF     |  144 |                  IO |
+| OBUF     |   65 |                  IO |
+| CARRY4   |   44 |          CarryLogic |
+| MUXF7    |   36 |               MuxFx |
+| LUT1     |    1 |                 LUT |
++----------+------+---------------------+
+
+
+8. Black Boxes
+--------------
+
++----------+------+
+| Ref Name | Used |
++----------+------+
+
+
+9. Instantiated Netlists
+------------------------
+
++----------+------+
+| Ref Name | Used |
++----------+------+
+
+
diff --git a/corev_apu/fpga/ariane.runs/synth_1/gen_run.xml b/corev_apu/fpga/ariane.runs/synth_1/gen_run.xml
new file mode 100644
index 0000000..26567bd
--- /dev/null
+++ b/corev_apu/fpga/ariane.runs/synth_1/gen_run.xml
@@ -0,0 +1,1561 @@
+<?xml version="1.0" encoding="UTF-8"?>
+<GenRun Id="synth_1" LaunchPart="xc7k325tffg900-2" LaunchTime="1715000242">
+  <File Type="VDS-TIMING-PB" Name="alu_timing_summary_synth.pb"/>
+  <File Type="VDS-TIMINGSUMMARY" Name="alu_timing_summary_synth.rpt"/>
+  <File Type="RDS-DCP" Name="alu.dcp"/>
+  <File Type="REPORTS-TCL" Name="alu_reports.tcl"/>
+  <File Type="PA-TCL" Name="alu.tcl"/>
+  <File Type="RDS-RDS" Name="alu.vds"/>
+  <File Type="RDS-PROPCONSTRS" Name="alu_drc_synth.rpt"/>
+  <File Type="RDS-UTIL" Name="alu_utilization_synth.rpt"/>
+  <File Type="RDS-UTIL-PB" Name="alu_utilization_synth.pb"/>
+  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
+    <Filter Type="Srcs"/>
+    <File Path="$PPRDIR/../../common/submodules/common_cells/include/common_cells/registers.svh">
+      <FileInfo>
+        <Attr Name="IsGlobalInclude" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/src/genesysii.svh">
+      <FileInfo>
+        <Attr Name="IsGlobalInclude" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../common/submodules/common_cells/src/cf_math_pkg.sv">
+      <FileInfo>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/include/cv64a6_imafdc_sv39_config_pkg.sv">
+      <FileInfo>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/include/riscv_pkg.sv">
+      <FileInfo>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../riscv-dbg/src/dm_pkg.sv">
+      <FileInfo>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/include/ariane_pkg.sv">
+      <FileInfo>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../common/submodules/common_cells/src/lzc.sv">
+      <FileInfo>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../common/submodules/common_cells/src/popcount.sv">
+      <FileInfo>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/alu.sv">
+      <FileInfo>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/include/ariane_rvfi_pkg.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/include/wt_cache_pkg.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/include/cvxif_pkg.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../axi/src/axi_pkg.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../register_interface/src/reg_intf.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/include/axi_intf.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../tb/rvfi_pkg.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../tb/ariane_soc_pkg.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../tb/ariane_axi_soc_pkg.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/include/ariane_axi_pkg.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/include/std_cache_pkg.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/fpu/src/fpnew_pkg.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/cvxif_example/include/cvxif_instr_pkg.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/fpu/src/fpu_div_sqrt_mvp/hdl/defs_div_sqrt_mvp.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../tb/common/mock_uart.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../common/local/util/sram.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/amo_buffer.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/ariane_regfile_ff.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/ariane.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/axi_adapter.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/axi_shim.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/branch_unit.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/commit_stage.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/compressed_decoder.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/controller.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/csr_buffer.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/csr_regfile.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/cva6.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/cvxif_fu.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/decoder.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/dromajo_ram.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/ex_stage.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/fpu_wrap.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/id_stage.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/instr_realign.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/issue_read_operands.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/issue_stage.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/load_store_unit.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/load_unit.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/lsu_bypass.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/multiplier.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/mult.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/perf_counters.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/re_name.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/scoreboard.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/serdiv.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/store_buffer.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/store_unit.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/fpu/src/fpnew_cast_multi.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/fpu/src/fpnew_classifier.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/fpu/src/fpnew_divsqrt_multi.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/fpu/src/fpnew_fma_multi.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/fpu/src/fpnew_fma.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/fpu/src/fpnew_noncomp.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/fpu/src/fpnew_opgroup_block.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/fpu/src/fpnew_opgroup_fmt_slice.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/fpu/src/fpnew_opgroup_multifmt_slice.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/fpu/src/fpnew_rounding.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/fpu/src/fpnew_top.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/fpu/src/fpu_div_sqrt_mvp/hdl/div_sqrt_mvp_wrapper.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/fpu/src/fpu_div_sqrt_mvp/hdl/div_sqrt_top_mvp.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/fpu/src/fpu_div_sqrt_mvp/hdl/iteration_div_sqrt_mvp.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/fpu/src/fpu_div_sqrt_mvp/hdl/norm_div_sqrt_mvp.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/fpu/src/fpu_div_sqrt_mvp/hdl/nrbd_nrsc_mvp.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/fpu/src/fpu_div_sqrt_mvp/hdl/preprocess_mvp.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/frontend/bht.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/frontend/btb.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/frontend/frontend.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/frontend/instr_queue.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/frontend/instr_scan.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/frontend/ras.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/cache_subsystem/amo_alu.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/cache_subsystem/cache_ctrl.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/cache_subsystem/cva6_icache_axi_wrapper.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/cache_subsystem/cva6_icache.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/cache_subsystem/miss_handler.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/cache_subsystem/std_cache_subsystem.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/cache_subsystem/std_nbdcache.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/cache_subsystem/tag_cmp.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/cache_subsystem/wt_axi_adapter.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/cache_subsystem/wt_cache_subsystem.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/cache_subsystem/wt_dcache_ctrl.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/cache_subsystem/wt_dcache_mem.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/cache_subsystem/wt_dcache_missunit.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/cache_subsystem/wt_dcache.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/cache_subsystem/wt_dcache_wbuffer.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/cache_subsystem/wt_l15_adapter.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../bootrom/dromajo_bootrom.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../clint/axi_lite_interface.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../clint/clint.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/src/axi2apb/src/axi2apb_64_32.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/src/axi2apb/src/axi2apb.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/src/axi2apb/src/axi2apb_wrap.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/src/apb_timer/apb_timer.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/src/apb_timer/timer.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/src/axi_slice/src/axi_ar_buffer.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/src/axi_slice/src/axi_aw_buffer.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/src/axi_slice/src/axi_b_buffer.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/src/axi_slice/src/axi_r_buffer.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/src/axi_slice/src/axi_single_slice.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/src/axi_slice/src/axi_slice.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/src/axi_slice/src/axi_slice_wrap.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/src/axi_slice/src/axi_w_buffer.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../src/axi_riscv_atomics/src/axi_res_tbl.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../src/axi_riscv_atomics/src/axi_riscv_amos_alu.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../src/axi_riscv_atomics/src/axi_riscv_amos.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../src/axi_riscv_atomics/src/axi_riscv_atomics.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../src/axi_riscv_atomics/src/axi_riscv_atomics_wrap.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../src/axi_riscv_atomics/src/axi_riscv_lrsc.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../src/axi_riscv_atomics/src/axi_riscv_lrsc_wrap.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../axi_mem_if/src/axi2mem.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/pmp/src/pmp_entry.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/pmp/src/pmp.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/cvxif_example/cvxif_example_coprocessor.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/cvxif_example/instr_decoder.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../rv_plic/rtl/rv_plic_target.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../rv_plic/rtl/rv_plic_gateway.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../rv_plic/rtl/plic_regmap.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../rv_plic/rtl/plic_top.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../riscv-dbg/src/dmi_cdc.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../riscv-dbg/src/dmi_jtag.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../riscv-dbg/src/dmi_jtag_tap.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../riscv-dbg/src/dm_csrs.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../riscv-dbg/src/dm_mem.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../riscv-dbg/src/dm_sba.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../riscv-dbg/src/dm_top.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../riscv-dbg/debug_rom/debug_rom.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../register_interface/src/apb_to_reg.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../axi/src/axi_multicut.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../common/submodules/common_cells/src/rstgen_bypass.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../common/submodules/common_cells/src/rstgen.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../common/submodules/common_cells/src/stream_mux.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../common/submodules/common_cells/src/stream_demux.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../common/submodules/common_cells/src/exp_backoff.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../common/submodules/common_cells/src/addr_decode.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../common/submodules/common_cells/src/stream_register.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../axi/src/axi_cut.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../axi/src/axi_join.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../axi/src/axi_delayer.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../axi/src/axi_to_axi_lite.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../axi/src/axi_id_prepend.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../axi/src/axi_atop_filter.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../axi/src/axi_err_slv.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../axi/src/axi_mux.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../axi/src/axi_demux.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../axi/src/axi_xbar.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../common/submodules/common_cells/src/unread.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../common/submodules/common_cells/src/sync.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../common/submodules/common_cells/src/cdc_2phase.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../common/submodules/common_cells/src/spill_register_flushable.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../common/submodules/common_cells/src/spill_register.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../common/submodules/common_cells/src/sync_wedge.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../common/submodules/common_cells/src/edge_detect.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../common/submodules/common_cells/src/stream_arbiter.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../common/submodules/common_cells/src/stream_arbiter_flushable.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../common/submodules/common_cells/src/deprecated/fifo_v1.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../common/submodules/common_cells/src/deprecated/fifo_v2.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../common/submodules/common_cells/src/fifo_v3.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../common/submodules/common_cells/src/rr_arb_tree.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../common/submodules/common_cells/src/deprecated/rrarbiter.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../common/submodules/common_cells/src/stream_delay.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../common/submodules/common_cells/src/lfsr.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../common/submodules/common_cells/src/lfsr_8bit.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../common/submodules/common_cells/src/lfsr_16bit.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../common/submodules/common_cells/src/delta_counter.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../common/submodules/common_cells/src/counter.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../common/submodules/common_cells/src/shift_reg.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../src/tech_cells_generic/src/deprecated/cluster_clk_cells.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../src/tech_cells_generic/src/deprecated/pulp_clk_cells.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../src/tech_cells_generic/src/rtl/tc_clk.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../tb/ariane_testharness.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../tb/ariane_peripherals.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../tb/rvfi_tracer.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../tb/common/uart.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../tb/common/SimDTM.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../tb/common/SimJTAG.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/mmu_sv39/mmu.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/mmu_sv39/ptw.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../core/mmu_sv39/tlb.sv">
+      <FileInfo>
+        <Attr Name="AutoDisabled" Val="1"/>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedIn" Val="simulation"/>
+      </FileInfo>
+    </File>
+    <Config>
+      <Option Name="DesignMode" Val="RTL"/>
+      <Option Name="TopModule" Val="alu"/>
+    </Config>
+  </FileSet>
+  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
+    <Filter Type="Constrs"/>
+    <File Path="$PPRDIR/constraints/genesys-2.xdc">
+      <FileInfo>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/constraints/ariane.xdc">
+      <FileInfo>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+      </FileInfo>
+    </File>
+    <Config>
+      <Option Name="ConstrsType" Val="XDC"/>
+    </Config>
+  </FileSet>
+  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
+    <Filter Type="Utils"/>
+    <Config>
+      <Option Name="TopAutoSet" Val="TRUE"/>
+    </Config>
+  </FileSet>
+  <Strategy Version="1" Minor="2">
+    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019">
+      <Desc>Vivado Synthesis Defaults</Desc>
+    </StratHandle>
+    <Step Id="synth_design">
+      <Option Id="ReTiming">1</Option>
+    </Step>
+  </Strategy>
+</GenRun>
diff --git a/corev_apu/fpga/ariane.runs/synth_1/htr.txt b/corev_apu/fpga/ariane.runs/synth_1/htr.txt
new file mode 100644
index 0000000..d4faef4
--- /dev/null
+++ b/corev_apu/fpga/ariane.runs/synth_1/htr.txt
@@ -0,0 +1,9 @@
+#
+# Vivado(TM)
+# htr.txt: a Vivado-generated description of how-to-repeat the
+#          the basic steps of a run.  Note that runme.bat/sh needs
+#          to be invoked for Vivado to track run status.
+# Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
+#
+
+vivado -log alu.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source alu.tcl
diff --git a/corev_apu/fpga/ariane.runs/synth_1/project.wdf b/corev_apu/fpga/ariane.runs/synth_1/project.wdf
new file mode 100644
index 0000000..714356f
--- /dev/null
+++ b/corev_apu/fpga/ariane.runs/synth_1/project.wdf
@@ -0,0 +1,31 @@
+version:1
+70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:737263736574636f756e74:313930:00:00
+70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:636f6e73747261696e74736574636f756e74:32:00:00
+70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:64657369676e6d6f6465:52544c:00:00
+70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:73796e7468657369737374726174656779:56697661646f2053796e7468657369732044656661756c7473:00:00
+70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:696d706c7374726174656779:56697661646f20496d706c656d656e746174696f6e2044656661756c7473:00:00
+70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:63757272656e7473796e74686573697372756e:73796e74685f31:00:00
+70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:63757272656e74696d706c72756e:696d706c5f31:00:00
+70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:746f74616c73796e74686573697372756e73:31:00:00
+70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:746f74616c696d706c72756e73:31:00:00
+70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:636f72655f636f6e7461696e6572:66616c7365:00:00
+70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:73696d756c61746f725f6c616e6775616765:4d69786564:00:00
+70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:7461726765745f6c616e6775616765:566572696c6f67:00:00
+70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:64656661756c745f6c696272617279:78696c5f64656661756c746c6962:00:00
+70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:7461726765745f73696d756c61746f72:5853696d:00:00
+70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f7873696d:30:00:00
+70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f6d6f64656c73696d:30:00:00
+70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f717565737461:30:00:00
+70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f696573:30:00:00
+70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f766373:30:00:00
+70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f72697669657261:30:00:00
+70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f61637469766568646c:30:00:00
+70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f7873696d:30:00:00
+70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f6d6f64656c73696d:30:00:00
+70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f717565737461:30:00:00
+70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f696573:30:00:00
+70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f766373:30:00:00
+70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f72697669657261:30:00:00
+70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f61637469766568646c:30:00:00
+5f5f48494444454e5f5f:5f5f48494444454e5f5f:50726f6a65637455554944:3039396533303563346361363465303038653137316537393739623161613666:506172656e742050412070726f6a656374204944:00
+eof:1108749062
diff --git a/corev_apu/fpga/ariane.runs/synth_1/rundef.js b/corev_apu/fpga/ariane.runs/synth_1/rundef.js
new file mode 100644
index 0000000..c057d7a
--- /dev/null
+++ b/corev_apu/fpga/ariane.runs/synth_1/rundef.js
@@ -0,0 +1,40 @@
+//
+// Vivado(TM)
+// rundef.js: a Vivado-generated Runs Script for WSH 5.1/5.6
+// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
+//
+
+echo "This script was generated under a different operating system."
+echo "Please update the PATH variable below, before executing this script"
+exit
+
+var WshShell = new ActiveXObject( "WScript.Shell" );
+var ProcEnv = WshShell.Environment( "Process" );
+var PathVal = ProcEnv("PATH");
+if ( PathVal.length == 0 ) {
+  PathVal = "/opt/Xilinx/Vivado/2019.2/ids_lite/ISE/bin/lin64;/opt/Xilinx/Vivado/2019.2/bin;";
+} else {
+  PathVal = "/opt/Xilinx/Vivado/2019.2/ids_lite/ISE/bin/lin64;/opt/Xilinx/Vivado/2019.2/bin;" + PathVal;
+}
+
+ProcEnv("PATH") = PathVal;
+
+var RDScrFP = WScript.ScriptFullName;
+var RDScrN = WScript.ScriptName;
+var RDScrDir = RDScrFP.substr( 0, RDScrFP.length - RDScrN.length - 1 );
+var ISEJScriptLib = RDScrDir + "/ISEWrap.js";
+eval( EAInclude(ISEJScriptLib) );
+
+
+ISEStep( "vivado",
+         "-log alu.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source alu.tcl" );
+
+
+
+function EAInclude( EAInclFilename ) {
+  var EAFso = new ActiveXObject( "Scripting.FileSystemObject" );
+  var EAInclFile = EAFso.OpenTextFile( EAInclFilename );
+  var EAIFContents = EAInclFile.ReadAll();
+  EAInclFile.Close();
+  return EAIFContents;
+}
diff --git a/corev_apu/fpga/ariane.runs/synth_1/runme.bat b/corev_apu/fpga/ariane.runs/synth_1/runme.bat
new file mode 100644
index 0000000..ba55218
--- /dev/null
+++ b/corev_apu/fpga/ariane.runs/synth_1/runme.bat
@@ -0,0 +1,11 @@
+@echo off
+
+rem  Vivado (TM)
+rem  runme.bat: a Vivado-generated Script
+rem  Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
+
+
+set HD_SDIR=%~dp0
+cd /d "%HD_SDIR%"
+set PATH=%SYSTEMROOT%\system32;%PATH%
+cscript /nologo /E:JScript "%HD_SDIR%\rundef.js" %*
diff --git a/corev_apu/fpga/ariane.runs/synth_1/runme.sh b/corev_apu/fpga/ariane.runs/synth_1/runme.sh
new file mode 100755
index 0000000..f60935a
--- /dev/null
+++ b/corev_apu/fpga/ariane.runs/synth_1/runme.sh
@@ -0,0 +1,39 @@
+#!/bin/sh
+
+# 
+# Vivado(TM)
+# runme.sh: a Vivado-generated Runs Script for UNIX
+# Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
+# 
+
+if [ -z "$PATH" ]; then
+  PATH=/opt/Xilinx/Vivado/2019.2/ids_lite/ISE/bin/lin64:/opt/Xilinx/Vivado/2019.2/bin
+else
+  PATH=/opt/Xilinx/Vivado/2019.2/ids_lite/ISE/bin/lin64:/opt/Xilinx/Vivado/2019.2/bin:$PATH
+fi
+export PATH
+
+if [ -z "$LD_LIBRARY_PATH" ]; then
+  LD_LIBRARY_PATH=
+else
+  LD_LIBRARY_PATH=:$LD_LIBRARY_PATH
+fi
+export LD_LIBRARY_PATH
+
+HD_PWD='/home/dizzy/Documents/PHD/cva6_dir/cva6/corev_apu/fpga/ariane.runs/synth_1'
+cd "$HD_PWD"
+
+HD_LOG=runme.log
+/bin/touch $HD_LOG
+
+ISEStep="./ISEWrap.sh"
+EAStep()
+{
+     $ISEStep $HD_LOG "$@" >> $HD_LOG 2>&1
+     if [ $? -ne 0 ]
+     then
+         exit
+     fi
+}
+
+EAStep vivado -log alu.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source alu.tcl
diff --git a/corev_apu/fpga/ariane.runs/synth_1/vivado.pb b/corev_apu/fpga/ariane.runs/synth_1/vivado.pb
new file mode 100644
index 0000000..e1be6ee
Binary files /dev/null and b/corev_apu/fpga/ariane.runs/synth_1/vivado.pb differ
diff --git a/corev_apu/fpga/constraints/genesys-2.xdc b/corev_apu/fpga/constraints/genesys-2.xdc
index 52fd714..7802bbc 100644
--- a/corev_apu/fpga/constraints/genesys-2.xdc
+++ b/corev_apu/fpga/constraints/genesys-2.xdc
@@ -1,3 +1,6 @@
+
+create_clock -period 50.000 -name clk_i [get_ports clk_i]
+
 ## Buttons
 set_property -dict {PACKAGE_PIN R19 IOSTANDARD LVCMOS33} [get_ports cpu_resetn]
 
diff --git a/corev_apu/fpga/scripts/run.tcl b/corev_apu/fpga/scripts/run.tcl
index 6d32d95..2b7d12f 100644
--- a/corev_apu/fpga/scripts/run.tcl
+++ b/corev_apu/fpga/scripts/run.tcl
@@ -26,23 +26,26 @@ if {$::env(BOARD) eq "genesys2"} {
       exit 1
 }
 
-read_ip { \
-      "xilinx/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3.srcs/sources_1/ip/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3.xci" \
-      "xilinx/xlnx_axi_clock_converter/xlnx_axi_clock_converter.srcs/sources_1/ip/xlnx_axi_clock_converter/xlnx_axi_clock_converter.xci" \
-      "xilinx/xlnx_axi_dwidth_converter/xlnx_axi_dwidth_converter.srcs/sources_1/ip/xlnx_axi_dwidth_converter/xlnx_axi_dwidth_converter.xci" \
-      "xilinx/xlnx_axi_dwidth_converter_dm_slave/xlnx_axi_dwidth_converter_dm_slave.srcs/sources_1/ip/xlnx_axi_dwidth_converter_dm_slave/xlnx_axi_dwidth_converter_dm_slave.xci" \
-      "xilinx/xlnx_axi_dwidth_converter_dm_master/xlnx_axi_dwidth_converter_dm_master.srcs/sources_1/ip/xlnx_axi_dwidth_converter_dm_master/xlnx_axi_dwidth_converter_dm_master.xci" \
-      "xilinx/xlnx_axi_gpio/xlnx_axi_gpio.srcs/sources_1/ip/xlnx_axi_gpio/xlnx_axi_gpio.xci" \
-      "xilinx/xlnx_axi_quad_spi/xlnx_axi_quad_spi.srcs/sources_1/ip/xlnx_axi_quad_spi/xlnx_axi_quad_spi.xci" \
-      "xilinx/xlnx_clk_gen/xlnx_clk_gen.srcs/sources_1/ip/xlnx_clk_gen/xlnx_clk_gen.xci" \
-}
+# read_ip { \
+#       "xilinx/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3.srcs/sources_1/ip/xlnx_mig_7_ddr3/xlnx_mig_7_ddr3.xci" \
+#       "xilinx/xlnx_axi_clock_converter/xlnx_axi_clock_converter.srcs/sources_1/ip/xlnx_axi_clock_converter/xlnx_axi_clock_converter.xci" \
+#       "xilinx/xlnx_axi_dwidth_converter/xlnx_axi_dwidth_converter.srcs/sources_1/ip/xlnx_axi_dwidth_converter/xlnx_axi_dwidth_converter.xci" \
+#       "xilinx/xlnx_axi_dwidth_converter_dm_slave/xlnx_axi_dwidth_converter_dm_slave.srcs/sources_1/ip/xlnx_axi_dwidth_converter_dm_slave/xlnx_axi_dwidth_converter_dm_slave.xci" \
+#       "xilinx/xlnx_axi_dwidth_converter_dm_master/xlnx_axi_dwidth_converter_dm_master.srcs/sources_1/ip/xlnx_axi_dwidth_converter_dm_master/xlnx_axi_dwidth_converter_dm_master.xci" \
+#       "xilinx/xlnx_axi_gpio/xlnx_axi_gpio.srcs/sources_1/ip/xlnx_axi_gpio/xlnx_axi_gpio.xci" \
+#       "xilinx/xlnx_axi_quad_spi/xlnx_axi_quad_spi.srcs/sources_1/ip/xlnx_axi_quad_spi/xlnx_axi_quad_spi.xci" \
+#       "xilinx/xlnx_clk_gen/xlnx_clk_gen.srcs/sources_1/ip/xlnx_clk_gen/xlnx_clk_gen.xci" \
+# }
 # read_ip xilinx/xlnx_protocol_checker/ip/xlnx_protocol_checker.xci
 
-set_property include_dirs { "src/axi_sd_bridge/include" "../../common/submodules/common_cells/include" "../axi/include" "../register_interface/include"} [current_fileset]
+# set_property include_dirs { "src/axi_sd_bridge/include" "../../common/submodules/common_cells/include" "../axi/include" "../register_interface/include"} [current_fileset]
+set_property include_dirs { "../../common/submodules/common_cells/include" "../register_interface/include"} [current_fileset]
+
 
 source scripts/add_sources.tcl
 
-set_property top ${project}_xilinx [current_fileset]
+# set_property top ${alu}_xilinx [current_fileset]
+set_property top alu [current_fileset]
 
 if {$::env(BOARD) eq "genesys2"} {
     read_verilog -sv {src/genesysii.svh ../../common/submodules/common_cells/include/common_cells/registers.svh}
@@ -78,12 +81,12 @@ open_run synth_1
 exec mkdir -p reports/
 exec rm -rf reports/*
 
-check_timing -verbose                                                   -file reports/$project.check_timing.rpt
-report_timing -max_paths 100 -nworst 100 -delay_type max -sort_by slack -file reports/$project.timing_WORST_100.rpt
-report_timing -nworst 1 -delay_type max -sort_by group                  -file reports/$project.timing.rpt
-report_utilization -hierarchical                                        -file reports/$project.utilization.rpt
-report_cdc                                                              -file reports/$project.cdc.rpt
-report_clock_interaction                                                -file reports/$project.clock_interaction.rpt
+# check_timing -verbose                                                   -file reports/alu.check_timing.rpt
+# report_timing -max_paths 100 -nworst 100 -delay_type max -sort_by slack -file reports/alu.timing_WORST_100.rpt
+# report_timing -nworst 1 -delay_type max -sort_by group                  -file reports/alu.timing.rpt
+# report_utilization -hierarchical                                        -file reports/alu.utilization.rpt
+# report_cdc                                                              -file reports/alu.cdc.rpt
+# report_clock_interaction                                                -file reports/alu.clock_interaction.rpt
 
 # set for RuntimeOptimized implementation
 set_property "steps.place_design.args.directive" "RuntimeOptimized" [get_runs impl_1]
@@ -96,14 +99,14 @@ wait_on_run impl_1
 open_run impl_1
 
 # output Verilog netlist + SDC for timing simulation
-write_verilog -force -mode funcsim work-fpga/${project}_funcsim.v
-write_verilog -force -mode timesim work-fpga/${project}_timesim.v
-write_sdf     -force work-fpga/${project}_timesim.sdf
+# write_verilog -force -mode funcsim work-fpga/${alu}_funcsim.v
+# write_verilog -force -mode timesim work-fpga/${alu}_timesim.v
+# write_sdf     -force work-fpga/${alu}_timesim.sdf
 
 # reports
 exec mkdir -p reports/
 exec rm -rf reports/*
-check_timing                                                              -file reports/${project}.check_timing.rpt
-report_timing -max_paths 100 -nworst 100 -delay_type max -sort_by slack   -file reports/${project}.timing_WORST_100.rpt
-report_timing -nworst 1 -delay_type max -sort_by group                    -file reports/${project}.timing.rpt
-report_utilization -hierarchical                                          -file reports/${project}.utilization.rpt
+check_timing                                                              -file reports/alu.check_timing.rpt
+report_timing -max_paths 100 -nworst 100 -delay_type max -sort_by slack   -file reports/alu.timing_WORST_100.rpt
+report_timing -nworst 1 -delay_type max -sort_by group                    -file reports/alu.timing.rpt
+report_utilization -hierarchical                                          -file reports/alu.utilization.rpt
