-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2019.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Loop_2_proc is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    out_r_TDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_r_TVALID : OUT STD_LOGIC;
    out_r_TREADY : IN STD_LOGIC;
    out_r_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
    is_last_0_i_loc_dout : IN STD_LOGIC_VECTOR (0 downto 0);
    is_last_0_i_loc_empty_n : IN STD_LOGIC;
    is_last_0_i_loc_read : OUT STD_LOGIC;
    tmp_data_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    tmp_data_V_empty_n : IN STD_LOGIC;
    tmp_data_V_read : OUT STD_LOGIC );
end;


architecture behav of Loop_2_proc is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (10 downto 0) := "00000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (10 downto 0) := "00000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (10 downto 0) := "00000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (10 downto 0) := "00000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (10 downto 0) := "00000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (10 downto 0) := "00001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (10 downto 0) := "00010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (10 downto 0) := "00100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (10 downto 0) := "01000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (10 downto 0) := "10000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv16_FFFF : STD_LOGIC_VECTOR (15 downto 0) := "1111111111111111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv5_9 : STD_LOGIC_VECTOR (4 downto 0) := "01001";
    constant ap_const_lv32_FFFFFFE8 : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111101000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_FFFFFFE7 : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111100111";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv31_0 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    constant ap_const_lv16_FFE8 : STD_LOGIC_VECTOR (15 downto 0) := "1111111111101000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv8_7F : STD_LOGIC_VECTOR (7 downto 0) := "01111111";
    constant ap_const_lv8_7E : STD_LOGIC_VECTOR (7 downto 0) := "01111110";
    constant ap_const_lv8_6 : STD_LOGIC_VECTOR (7 downto 0) := "00000110";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal out_data_1_data_out : STD_LOGIC_VECTOR (31 downto 0);
    signal out_data_1_vld_in : STD_LOGIC;
    signal out_data_1_vld_out : STD_LOGIC;
    signal out_data_1_ack_in : STD_LOGIC;
    signal out_data_1_ack_out : STD_LOGIC;
    signal out_data_1_payload_A : STD_LOGIC_VECTOR (31 downto 0);
    signal out_data_1_payload_B : STD_LOGIC_VECTOR (31 downto 0);
    signal out_data_1_sel_rd : STD_LOGIC := '0';
    signal out_data_1_sel_wr : STD_LOGIC := '0';
    signal out_data_1_sel : STD_LOGIC;
    signal out_data_1_load_A : STD_LOGIC;
    signal out_data_1_load_B : STD_LOGIC;
    signal out_data_1_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal out_data_1_state_cmp_full : STD_LOGIC;
    signal out_last_V_1_data_out : STD_LOGIC_VECTOR (0 downto 0);
    signal out_last_V_1_vld_in : STD_LOGIC;
    signal out_last_V_1_vld_out : STD_LOGIC;
    signal out_last_V_1_ack_in : STD_LOGIC;
    signal out_last_V_1_ack_out : STD_LOGIC;
    signal out_last_V_1_payload_A : STD_LOGIC_VECTOR (0 downto 0);
    signal out_last_V_1_payload_B : STD_LOGIC_VECTOR (0 downto 0);
    signal out_last_V_1_sel_rd : STD_LOGIC := '0';
    signal out_last_V_1_sel_wr : STD_LOGIC := '0';
    signal out_last_V_1_sel : STD_LOGIC;
    signal out_last_V_1_load_A : STD_LOGIC;
    signal out_last_V_1_load_B : STD_LOGIC;
    signal out_last_V_1_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal out_last_V_1_state_cmp_full : STD_LOGIC;
    signal out_r_TDATA_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal is_last_0_i_loc_blk_n : STD_LOGIC;
    signal tmp_data_V_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal icmp_ln37_fu_139_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal is_last_0_i_loc_read_reg_451 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal j_fu_145_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal j_reg_459 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_block_state2 : BOOLEAN;
    signal last_fu_157_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal last_reg_464 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_V_3_reg_469 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_12_reg_475 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_V_fu_170_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_V_reg_481 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln935_fu_176_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln935_reg_486 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal tmp_V_4_fu_181_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_V_4_reg_491 : STD_LOGIC_VECTOR (15 downto 0);
    signal l_fu_204_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal l_reg_499 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln943_fu_212_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln943_reg_504 : STD_LOGIC_VECTOR (7 downto 0);
    signal sub_ln944_fu_216_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln944_reg_509 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal trunc_ln944_fu_221_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln944_reg_516 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln947_fu_229_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal sub_ln947_reg_521 : STD_LOGIC_VECTOR (4 downto 0);
    signal lsb_index_fu_235_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal lsb_index_reg_526 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal tmp_reg_532 : STD_LOGIC_VECTOR (30 downto 0);
    signal icmp_ln947_1_fu_264_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln947_1_reg_537 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln958_fu_270_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln958_reg_542 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln958_fu_275_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln958_reg_547 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_ln_i_i_fu_327_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_ln_i_i_reg_552 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal icmp_ln958_fu_341_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln958_reg_567 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_346_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal lshr_ln958_reg_577 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal grp_fu_354_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal shl_ln958_reg_582 : STD_LOGIC_VECTOR (63 downto 0);
    signal m_5_reg_587 : STD_LOGIC_VECTOR (62 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal tmp_296_reg_592 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln964_fu_396_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln964_reg_597 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal select_ln935_fu_443_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal j3_0_i_i_reg_128 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln38_fu_151_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_s_fu_186_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_13_fu_196_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln947_fu_225_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln947_fu_250_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal lshr_ln947_fu_253_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_10_fu_259_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln947_fu_280_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_295_fu_290_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln949_fu_303_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_7_fu_308_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln949_fu_297_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln949_fu_315_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal a_fu_285_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln949_fu_321_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_346_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_354_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_354_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln958_fu_360_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln961_fu_369_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal m_1_fu_363_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal m_2_fu_372_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal sub_ln964_fu_406_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln964_fu_411_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal m_6_fu_403_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_518_i_i_fu_416_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Result_14_fu_423_p5 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln738_fu_435_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln739_fu_439_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (10 downto 0);

    component myproject_axi_lshr_32ns_32ns_32_2_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        OP : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component myproject_axi_shl_64ns_32ns_64_2_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        OP : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;



begin
    myproject_axi_lshr_32ns_32ns_32_2_1_U2945 : component myproject_axi_lshr_32ns_32ns_32_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        OP => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_346_p0,
        din1 => add_ln958_reg_542,
        ce => ap_const_logic_1,
        dout => grp_fu_346_p2);

    myproject_axi_shl_64ns_32ns_64_2_1_U2946 : component myproject_axi_shl_64ns_32ns_64_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        OP => 0,
        din0_WIDTH => 64,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_354_p0,
        din1 => grp_fu_354_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_354_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif ((not(((out_last_V_1_state = ap_const_lv2_1) or (out_data_1_state = ap_const_lv2_1) or ((out_data_1_state = ap_const_lv2_3) and (out_r_TREADY = ap_const_logic_0)) or ((icmp_ln37_fu_139_p2 = ap_const_lv1_0) and (tmp_data_V_empty_n = ap_const_logic_0)) or ((out_last_V_1_state = ap_const_lv2_3) and (out_r_TREADY = ap_const_logic_0)))) and (icmp_ln37_fu_139_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    out_data_1_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                out_data_1_sel_rd <= ap_const_logic_0;
            else
                if (((out_data_1_ack_out = ap_const_logic_1) and (out_data_1_vld_out = ap_const_logic_1))) then 
                                        out_data_1_sel_rd <= not(out_data_1_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    out_data_1_sel_wr_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                out_data_1_sel_wr <= ap_const_logic_0;
            else
                if (((out_data_1_ack_in = ap_const_logic_1) and (out_data_1_vld_in = ap_const_logic_1))) then 
                                        out_data_1_sel_wr <= not(out_data_1_sel_wr);
                end if; 
            end if;
        end if;
    end process;


    out_data_1_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                out_data_1_state <= ap_const_lv2_0;
            else
                if ((((out_data_1_state = ap_const_lv2_2) and (out_data_1_vld_in = ap_const_logic_0)) or ((out_data_1_state = ap_const_lv2_3) and (out_data_1_vld_in = ap_const_logic_0) and (out_data_1_ack_out = ap_const_logic_1)))) then 
                    out_data_1_state <= ap_const_lv2_2;
                elsif ((((out_data_1_state = ap_const_lv2_1) and (out_r_TREADY = ap_const_logic_0)) or ((out_data_1_state = ap_const_lv2_3) and (out_r_TREADY = ap_const_logic_0) and (out_data_1_vld_in = ap_const_logic_1)))) then 
                    out_data_1_state <= ap_const_lv2_1;
                elsif (((not(((out_data_1_vld_in = ap_const_logic_0) and (out_data_1_ack_out = ap_const_logic_1))) and not(((out_r_TREADY = ap_const_logic_0) and (out_data_1_vld_in = ap_const_logic_1))) and (out_data_1_state = ap_const_lv2_3)) or ((out_data_1_state = ap_const_lv2_1) and (out_data_1_ack_out = ap_const_logic_1)) or ((out_data_1_state = ap_const_lv2_2) and (out_data_1_vld_in = ap_const_logic_1)))) then 
                    out_data_1_state <= ap_const_lv2_3;
                else 
                    out_data_1_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    out_last_V_1_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                out_last_V_1_sel_rd <= ap_const_logic_0;
            else
                if (((out_last_V_1_ack_out = ap_const_logic_1) and (out_last_V_1_vld_out = ap_const_logic_1))) then 
                                        out_last_V_1_sel_rd <= not(out_last_V_1_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    out_last_V_1_sel_wr_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                out_last_V_1_sel_wr <= ap_const_logic_0;
            else
                if (((out_last_V_1_ack_in = ap_const_logic_1) and (out_last_V_1_vld_in = ap_const_logic_1))) then 
                                        out_last_V_1_sel_wr <= not(out_last_V_1_sel_wr);
                end if; 
            end if;
        end if;
    end process;


    out_last_V_1_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                out_last_V_1_state <= ap_const_lv2_0;
            else
                if ((((out_last_V_1_state = ap_const_lv2_2) and (out_last_V_1_vld_in = ap_const_logic_0)) or ((out_last_V_1_state = ap_const_lv2_3) and (out_last_V_1_vld_in = ap_const_logic_0) and (out_last_V_1_ack_out = ap_const_logic_1)))) then 
                    out_last_V_1_state <= ap_const_lv2_2;
                elsif ((((out_last_V_1_state = ap_const_lv2_1) and (out_r_TREADY = ap_const_logic_0)) or ((out_last_V_1_state = ap_const_lv2_3) and (out_r_TREADY = ap_const_logic_0) and (out_last_V_1_vld_in = ap_const_logic_1)))) then 
                    out_last_V_1_state <= ap_const_lv2_1;
                elsif (((not(((out_last_V_1_vld_in = ap_const_logic_0) and (out_last_V_1_ack_out = ap_const_logic_1))) and not(((out_r_TREADY = ap_const_logic_0) and (out_last_V_1_vld_in = ap_const_logic_1))) and (out_last_V_1_state = ap_const_lv2_3)) or ((out_last_V_1_state = ap_const_lv2_1) and (out_last_V_1_ack_out = ap_const_logic_1)) or ((out_last_V_1_state = ap_const_lv2_2) and (out_last_V_1_vld_in = ap_const_logic_1)))) then 
                    out_last_V_1_state <= ap_const_lv2_3;
                else 
                    out_last_V_1_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    j3_0_i_i_reg_128_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start = ap_const_logic_0) or (is_last_0_i_loc_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                j3_0_i_i_reg_128 <= ap_const_lv2_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state11) and (out_last_V_1_ack_in = ap_const_logic_1))) then 
                j3_0_i_i_reg_128 <= j_reg_459;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln935_reg_486 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                add_ln958_reg_542 <= add_ln958_fu_270_p2;
                icmp_ln947_1_reg_537 <= icmp_ln947_1_fu_264_p2;
                lsb_index_reg_526 <= lsb_index_fu_235_p2;
                sub_ln958_reg_547 <= sub_ln958_fu_275_p2;
                tmp_reg_532 <= lsb_index_fu_235_p2(31 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                icmp_ln935_reg_486 <= icmp_ln935_fu_176_p2;
                l_reg_499 <= l_fu_204_p3;
                tmp_V_4_reg_491 <= tmp_V_4_fu_181_p3;
                trunc_ln943_reg_504 <= trunc_ln943_fu_212_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln935_reg_486 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                icmp_ln958_reg_567 <= icmp_ln958_fu_341_p2;
                    or_ln_i_i_reg_552(0) <= or_ln_i_i_fu_327_p3(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start = ap_const_logic_0) or (is_last_0_i_loc_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                is_last_0_i_loc_read_reg_451 <= is_last_0_i_loc_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((out_last_V_1_state = ap_const_lv2_1) or (out_data_1_state = ap_const_lv2_1) or ((out_data_1_state = ap_const_lv2_3) and (out_r_TREADY = ap_const_logic_0)) or ((icmp_ln37_fu_139_p2 = ap_const_lv1_0) and (tmp_data_V_empty_n = ap_const_logic_0)) or ((out_last_V_1_state = ap_const_lv2_3) and (out_r_TREADY = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                j_reg_459 <= j_fu_145_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((out_last_V_1_state = ap_const_lv2_1) or (out_data_1_state = ap_const_lv2_1) or ((out_data_1_state = ap_const_lv2_3) and (out_r_TREADY = ap_const_logic_0)) or ((icmp_ln37_fu_139_p2 = ap_const_lv1_0) and (tmp_data_V_empty_n = ap_const_logic_0)) or ((out_last_V_1_state = ap_const_lv2_3) and (out_r_TREADY = ap_const_logic_0)))) and (icmp_ln37_fu_139_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                last_reg_464 <= last_fu_157_p2;
                p_Result_12_reg_475 <= tmp_data_V_dout(15 downto 15);
                tmp_V_3_reg_469 <= tmp_data_V_dout;
                tmp_V_reg_481 <= tmp_V_fu_170_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln935_reg_486 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                lshr_ln958_reg_577 <= grp_fu_346_p2;
                shl_ln958_reg_582 <= grp_fu_354_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln935_reg_486 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                m_5_reg_587 <= m_2_fu_372_p2(63 downto 1);
                tmp_296_reg_592 <= m_2_fu_372_p2(25 downto 25);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((out_data_1_load_A = ap_const_logic_1)) then
                out_data_1_payload_A <= select_ln935_fu_443_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((out_data_1_load_B = ap_const_logic_1)) then
                out_data_1_payload_B <= select_ln935_fu_443_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((out_last_V_1_load_A = ap_const_logic_1)) then
                out_last_V_1_payload_A <= last_reg_464;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((out_last_V_1_load_B = ap_const_logic_1)) then
                out_last_V_1_payload_B <= last_reg_464;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln935_reg_486 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state9))) then
                    select_ln964_reg_597(0) <= select_ln964_fu_396_p3(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln935_reg_486 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                sub_ln944_reg_509 <= sub_ln944_fu_216_p2;
                sub_ln947_reg_521 <= sub_ln947_fu_229_p2;
                trunc_ln944_reg_516 <= trunc_ln944_fu_221_p1;
            end if;
        end if;
    end process;
    or_ln_i_i_reg_552(31 downto 1) <= "0000000000000000000000000000000";
    select_ln964_reg_597(7 downto 1) <= "0111111";

    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, out_r_TREADY, out_data_1_state, out_last_V_1_ack_in, out_last_V_1_state, is_last_0_i_loc_empty_n, tmp_data_V_empty_n, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state2, icmp_ln37_fu_139_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_start = ap_const_logic_0) or (is_last_0_i_loc_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if ((not(((out_last_V_1_state = ap_const_lv2_1) or (out_data_1_state = ap_const_lv2_1) or ((out_data_1_state = ap_const_lv2_3) and (out_r_TREADY = ap_const_logic_0)) or ((icmp_ln37_fu_139_p2 = ap_const_lv1_0) and (tmp_data_V_empty_n = ap_const_logic_0)) or ((out_last_V_1_state = ap_const_lv2_3) and (out_r_TREADY = ap_const_logic_0)))) and (icmp_ln37_fu_139_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                elsif ((not(((out_last_V_1_state = ap_const_lv2_1) or (out_data_1_state = ap_const_lv2_1) or ((out_data_1_state = ap_const_lv2_3) and (out_r_TREADY = ap_const_logic_0)) or ((icmp_ln37_fu_139_p2 = ap_const_lv1_0) and (tmp_data_V_empty_n = ap_const_logic_0)) or ((out_last_V_1_state = ap_const_lv2_3) and (out_r_TREADY = ap_const_logic_0)))) and (icmp_ln37_fu_139_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state10) and (out_last_V_1_ack_in = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                else
                    ap_NS_fsm <= ap_ST_fsm_state10;
                end if;
            when ap_ST_fsm_state11 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state11) and (out_last_V_1_ack_in = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state11;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXX";
        end case;
    end process;
    a_fu_285_p2 <= (icmp_ln947_fu_280_p2 and icmp_ln947_1_reg_537);
    add_ln949_fu_303_p2 <= std_logic_vector(signed(ap_const_lv16_FFE8) + signed(trunc_ln944_reg_516));
    add_ln958_fu_270_p2 <= std_logic_vector(signed(ap_const_lv32_FFFFFFE7) + signed(sub_ln944_reg_509));
    add_ln964_fu_411_p2 <= std_logic_vector(unsigned(sub_ln964_fu_406_p2) + unsigned(select_ln964_reg_597));
    and_ln949_fu_315_p2 <= (xor_ln949_fu_297_p2 and p_Result_7_fu_308_p3);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_block_state1_assign_proc : process(ap_start, ap_done_reg, is_last_0_i_loc_empty_n)
    begin
                ap_block_state1 <= ((ap_start = ap_const_logic_0) or (is_last_0_i_loc_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;


    ap_block_state2_assign_proc : process(out_r_TREADY, out_data_1_state, out_last_V_1_state, tmp_data_V_empty_n, icmp_ln37_fu_139_p2)
    begin
                ap_block_state2 <= ((out_last_V_1_state = ap_const_lv2_1) or (out_data_1_state = ap_const_lv2_1) or ((out_data_1_state = ap_const_lv2_3) and (out_r_TREADY = ap_const_logic_0)) or ((icmp_ln37_fu_139_p2 = ap_const_lv1_0) and (tmp_data_V_empty_n = ap_const_logic_0)) or ((out_last_V_1_state = ap_const_lv2_3) and (out_r_TREADY = ap_const_logic_0)));
    end process;


    ap_done_assign_proc : process(ap_done_reg, out_r_TREADY, out_data_1_state, out_last_V_1_state, tmp_data_V_empty_n, ap_CS_fsm_state2, icmp_ln37_fu_139_p2)
    begin
        if ((not(((out_last_V_1_state = ap_const_lv2_1) or (out_data_1_state = ap_const_lv2_1) or ((out_data_1_state = ap_const_lv2_3) and (out_r_TREADY = ap_const_logic_0)) or ((icmp_ln37_fu_139_p2 = ap_const_lv1_0) and (tmp_data_V_empty_n = ap_const_logic_0)) or ((out_last_V_1_state = ap_const_lv2_3) and (out_r_TREADY = ap_const_logic_0)))) and (icmp_ln37_fu_139_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(out_r_TREADY, out_data_1_state, out_last_V_1_state, tmp_data_V_empty_n, ap_CS_fsm_state2, icmp_ln37_fu_139_p2)
    begin
        if ((not(((out_last_V_1_state = ap_const_lv2_1) or (out_data_1_state = ap_const_lv2_1) or ((out_data_1_state = ap_const_lv2_3) and (out_r_TREADY = ap_const_logic_0)) or ((icmp_ln37_fu_139_p2 = ap_const_lv1_0) and (tmp_data_V_empty_n = ap_const_logic_0)) or ((out_last_V_1_state = ap_const_lv2_3) and (out_r_TREADY = ap_const_logic_0)))) and (icmp_ln37_fu_139_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    bitcast_ln739_fu_439_p1 <= trunc_ln738_fu_435_p1;
    grp_fu_346_p0 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_V_4_reg_491),32));
    grp_fu_354_p0 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_V_4_reg_491),64));
    grp_fu_354_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sub_ln958_reg_547),64));
    icmp_ln37_fu_139_p2 <= "1" when (j3_0_i_i_reg_128 = ap_const_lv2_3) else "0";
    icmp_ln38_fu_151_p2 <= "1" when (j3_0_i_i_reg_128 = ap_const_lv2_2) else "0";
    icmp_ln935_fu_176_p2 <= "1" when (tmp_V_3_reg_469 = ap_const_lv16_0) else "0";
    icmp_ln947_1_fu_264_p2 <= "0" when (p_Result_10_fu_259_p2 = ap_const_lv16_0) else "1";
    icmp_ln947_fu_280_p2 <= "1" when (signed(tmp_reg_532) > signed(ap_const_lv31_0)) else "0";
    icmp_ln958_fu_341_p2 <= "1" when (signed(lsb_index_reg_526) > signed(ap_const_lv32_0)) else "0";

    is_last_0_i_loc_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, is_last_0_i_loc_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            is_last_0_i_loc_blk_n <= is_last_0_i_loc_empty_n;
        else 
            is_last_0_i_loc_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    is_last_0_i_loc_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, is_last_0_i_loc_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (is_last_0_i_loc_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            is_last_0_i_loc_read <= ap_const_logic_1;
        else 
            is_last_0_i_loc_read <= ap_const_logic_0;
        end if; 
    end process;

    j_fu_145_p2 <= std_logic_vector(unsigned(j3_0_i_i_reg_128) + unsigned(ap_const_lv2_1));
    
    l_fu_204_p3_proc : process(p_Result_13_fu_196_p3)
    begin
        l_fu_204_p3 <= std_logic_vector(to_unsigned(32, 32));
        for i in 0 to 32 - 1 loop
            if p_Result_13_fu_196_p3(i) = '1' then
                l_fu_204_p3 <= std_logic_vector(to_unsigned(i,32));
                exit;
            end if;
        end loop;
    end process;

    last_fu_157_p2 <= (is_last_0_i_loc_read_reg_451 and icmp_ln38_fu_151_p2);
    lsb_index_fu_235_p2 <= std_logic_vector(signed(ap_const_lv32_FFFFFFE8) + signed(sub_ln944_reg_509));
    lshr_ln947_fu_253_p2 <= std_logic_vector(shift_right(unsigned(ap_const_lv16_FFFF),to_integer(unsigned('0' & zext_ln947_fu_250_p1(16-1 downto 0)))));
    m_1_fu_363_p3 <= 
        zext_ln958_fu_360_p1 when (icmp_ln958_reg_567(0) = '1') else 
        shl_ln958_reg_582;
    m_2_fu_372_p2 <= std_logic_vector(unsigned(zext_ln961_fu_369_p1) + unsigned(m_1_fu_363_p3));
    m_6_fu_403_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(m_5_reg_587),64));
    or_ln949_fu_321_p2 <= (and_ln949_fu_315_p2 or a_fu_285_p2);
    or_ln_i_i_fu_327_p3 <= (ap_const_lv31_0 & or_ln949_fu_321_p2);
    out_data_1_ack_in <= out_data_1_state(1);
    out_data_1_ack_out <= out_r_TREADY;

    out_data_1_data_out_assign_proc : process(out_data_1_payload_A, out_data_1_payload_B, out_data_1_sel)
    begin
        if ((out_data_1_sel = ap_const_logic_1)) then 
            out_data_1_data_out <= out_data_1_payload_B;
        else 
            out_data_1_data_out <= out_data_1_payload_A;
        end if; 
    end process;

    out_data_1_load_A <= (out_data_1_state_cmp_full and not(out_data_1_sel_wr));
    out_data_1_load_B <= (out_data_1_state_cmp_full and out_data_1_sel_wr);
    out_data_1_sel <= out_data_1_sel_rd;
    out_data_1_state_cmp_full <= '0' when (out_data_1_state = ap_const_lv2_1) else '1';

    out_data_1_vld_in_assign_proc : process(out_last_V_1_ack_in, ap_CS_fsm_state10)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) and (out_last_V_1_ack_in = ap_const_logic_1))) then 
            out_data_1_vld_in <= ap_const_logic_1;
        else 
            out_data_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    out_data_1_vld_out <= out_data_1_state(0);
    out_last_V_1_ack_in <= out_last_V_1_state(1);
    out_last_V_1_ack_out <= out_r_TREADY;

    out_last_V_1_data_out_assign_proc : process(out_last_V_1_payload_A, out_last_V_1_payload_B, out_last_V_1_sel)
    begin
        if ((out_last_V_1_sel = ap_const_logic_1)) then 
            out_last_V_1_data_out <= out_last_V_1_payload_B;
        else 
            out_last_V_1_data_out <= out_last_V_1_payload_A;
        end if; 
    end process;

    out_last_V_1_load_A <= (out_last_V_1_state_cmp_full and not(out_last_V_1_sel_wr));
    out_last_V_1_load_B <= (out_last_V_1_state_cmp_full and out_last_V_1_sel_wr);
    out_last_V_1_sel <= out_last_V_1_sel_rd;
    out_last_V_1_state_cmp_full <= '0' when (out_last_V_1_state = ap_const_lv2_1) else '1';

    out_last_V_1_vld_in_assign_proc : process(out_last_V_1_ack_in, ap_CS_fsm_state10)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) and (out_last_V_1_ack_in = ap_const_logic_1))) then 
            out_last_V_1_vld_in <= ap_const_logic_1;
        else 
            out_last_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    out_last_V_1_vld_out <= out_last_V_1_state(0);
    out_r_TDATA <= out_data_1_data_out;

    out_r_TDATA_blk_n_assign_proc : process(out_data_1_state, ap_CS_fsm_state10, ap_CS_fsm_state11)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            out_r_TDATA_blk_n <= out_data_1_state(1);
        else 
            out_r_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    out_r_TLAST <= out_last_V_1_data_out;
    out_r_TVALID <= out_last_V_1_state(0);
    p_Result_10_fu_259_p2 <= (tmp_V_4_reg_491 and lshr_ln947_fu_253_p2);
    p_Result_13_fu_196_p3 <= (ap_const_lv16_FFFF & p_Result_s_fu_186_p4);
    p_Result_14_fu_423_p5 <= (m_6_fu_403_p1(63 downto 32) & tmp_518_i_i_fu_416_p3 & m_6_fu_403_p1(22 downto 0));
    p_Result_7_fu_308_p3 <= tmp_V_4_reg_491(to_integer(unsigned(add_ln949_fu_303_p2)) downto to_integer(unsigned(add_ln949_fu_303_p2))) when (to_integer(unsigned(add_ln949_fu_303_p2))>= 0 and to_integer(unsigned(add_ln949_fu_303_p2))<=15) else "-";
    
    p_Result_s_fu_186_p4_proc : process(tmp_V_4_fu_181_p3)
    variable vlo_cpy : STD_LOGIC_VECTOR(16+32 - 1 downto 0);
    variable vhi_cpy : STD_LOGIC_VECTOR(16+32 - 1 downto 0);
    variable v0_cpy : STD_LOGIC_VECTOR(16 - 1 downto 0);
    variable p_Result_s_fu_186_p4_i : integer;
    variable section : STD_LOGIC_VECTOR(16 - 1 downto 0);
    variable tmp_mask : STD_LOGIC_VECTOR(16 - 1 downto 0);
    variable resvalue, res_value, res_mask : STD_LOGIC_VECTOR(16 - 1 downto 0);
    begin
        vlo_cpy := (others => '0');
        vlo_cpy(4 - 1 downto 0) := ap_const_lv32_F(4 - 1 downto 0);
        vhi_cpy := (others => '0');
        vhi_cpy(4 - 1 downto 0) := ap_const_lv32_0(4 - 1 downto 0);
        v0_cpy := tmp_V_4_fu_181_p3;
        if (vlo_cpy(4 - 1 downto 0) > vhi_cpy(4 - 1 downto 0)) then
            vhi_cpy(4-1 downto 0) := std_logic_vector(16-1-unsigned(ap_const_lv32_0(4-1 downto 0)));
            vlo_cpy(4-1 downto 0) := std_logic_vector(16-1-unsigned(ap_const_lv32_F(4-1 downto 0)));
            for p_Result_s_fu_186_p4_i in 0 to 16-1 loop
                v0_cpy(p_Result_s_fu_186_p4_i) := tmp_V_4_fu_181_p3(16-1-p_Result_s_fu_186_p4_i);
            end loop;
        end if;
        res_value := std_logic_vector(shift_right(unsigned(v0_cpy), to_integer(unsigned('0' & vlo_cpy(4-1 downto 0)))));

        section := (others=>'0');
        section(4-1 downto 0) := std_logic_vector(unsigned(vhi_cpy(4-1 downto 0)) - unsigned(vlo_cpy(4-1 downto 0)));
        tmp_mask := (others => '1');
        res_mask := std_logic_vector(shift_left(unsigned(tmp_mask),to_integer(unsigned('0' & section(16-1 downto 0)))));
        res_mask := res_mask(16-2 downto 0) & '0';
        resvalue := res_value and not res_mask;
        p_Result_s_fu_186_p4 <= resvalue(16-1 downto 0);
    end process;

    select_ln935_fu_443_p3 <= 
        ap_const_lv32_0 when (icmp_ln935_reg_486(0) = '1') else 
        bitcast_ln739_fu_439_p1;
    select_ln964_fu_396_p3 <= 
        ap_const_lv8_7F when (tmp_296_reg_592(0) = '1') else 
        ap_const_lv8_7E;
    sub_ln944_fu_216_p2 <= std_logic_vector(unsigned(ap_const_lv32_10) - unsigned(l_reg_499));
    sub_ln947_fu_229_p2 <= std_logic_vector(unsigned(ap_const_lv5_9) - unsigned(trunc_ln947_fu_225_p1));
    sub_ln958_fu_275_p2 <= std_logic_vector(unsigned(ap_const_lv32_19) - unsigned(sub_ln944_reg_509));
    sub_ln964_fu_406_p2 <= std_logic_vector(unsigned(ap_const_lv8_6) - unsigned(trunc_ln943_reg_504));
    tmp_295_fu_290_p3 <= lsb_index_reg_526(31 downto 31);
    tmp_518_i_i_fu_416_p3 <= (p_Result_12_reg_475 & add_ln964_fu_411_p2);
    tmp_V_4_fu_181_p3 <= 
        tmp_V_reg_481 when (p_Result_12_reg_475(0) = '1') else 
        tmp_V_3_reg_469;
    tmp_V_fu_170_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(tmp_data_V_dout));

    tmp_data_V_blk_n_assign_proc : process(tmp_data_V_empty_n, ap_CS_fsm_state2, icmp_ln37_fu_139_p2)
    begin
        if (((icmp_ln37_fu_139_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            tmp_data_V_blk_n <= tmp_data_V_empty_n;
        else 
            tmp_data_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    tmp_data_V_read_assign_proc : process(out_r_TREADY, out_data_1_state, out_last_V_1_state, tmp_data_V_empty_n, ap_CS_fsm_state2, icmp_ln37_fu_139_p2)
    begin
        if ((not(((out_last_V_1_state = ap_const_lv2_1) or (out_data_1_state = ap_const_lv2_1) or ((out_data_1_state = ap_const_lv2_3) and (out_r_TREADY = ap_const_logic_0)) or ((icmp_ln37_fu_139_p2 = ap_const_lv1_0) and (tmp_data_V_empty_n = ap_const_logic_0)) or ((out_last_V_1_state = ap_const_lv2_3) and (out_r_TREADY = ap_const_logic_0)))) and (icmp_ln37_fu_139_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            tmp_data_V_read <= ap_const_logic_1;
        else 
            tmp_data_V_read <= ap_const_logic_0;
        end if; 
    end process;

    trunc_ln738_fu_435_p1 <= p_Result_14_fu_423_p5(32 - 1 downto 0);
    trunc_ln943_fu_212_p1 <= l_fu_204_p3(8 - 1 downto 0);
    trunc_ln944_fu_221_p1 <= sub_ln944_fu_216_p2(16 - 1 downto 0);
    trunc_ln947_fu_225_p1 <= sub_ln944_fu_216_p2(5 - 1 downto 0);
    xor_ln949_fu_297_p2 <= (tmp_295_fu_290_p3 xor ap_const_lv1_1);
    zext_ln947_fu_250_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sub_ln947_reg_521),16));
    zext_ln958_fu_360_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln958_reg_577),64));
    zext_ln961_fu_369_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln_i_i_reg_552),64));
end behav;
