[05/17 12:39:03      0s] 
[05/17 12:39:03      0s] Cadence Innovus(TM) Implementation System.
[05/17 12:39:03      0s] Copyright 2020 Cadence Design Systems, Inc. All rights reserved worldwide.
[05/17 12:39:03      0s] 
[05/17 12:39:03      0s] Version:	v20.13-s083_1, built Tue Jan 19 16:51:46 PST 2021
[05/17 12:39:03      0s] Options:	-overwrite -nowin -init START.tcl -log logs/run.log 
[05/17 12:39:03      0s] Date:		Tue May 17 12:39:03 2022
[05/17 12:39:03      0s] Host:		rice-503-20-north (x86_64 w/Linux 5.11.0-41-generic) (20cores*40cpus*Intel(R) Xeon(R) Gold 6148 CPU @ 2.40GHz 28160KB)
[05/17 12:39:03      0s] OS:		CentOS Linux release 7.9.2009 (Core)
[05/17 12:39:03      0s] 
[05/17 12:39:03      0s] License:
[05/17 12:39:03      0s] 		invs	Innovus Implementation System	20.1	checkout succeeded
[05/17 12:39:03      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[05/17 12:39:24     13s] @(#)CDS: Innovus v20.13-s083_1 (64bit) 01/19/2021 16:51 (Linux 2.6.32-431.11.2.el6.x86_64)
[05/17 12:39:24     13s] @(#)CDS: NanoRoute 20.13-s083_1 NR201221-0721/20_13-UB (database version 18.20.538) {superthreading v2.13}
[05/17 12:39:24     13s] @(#)CDS: AAE 20.13-s024 (64bit) 01/19/2021 (Linux 2.6.32-431.11.2.el6.x86_64)
[05/17 12:39:24     13s] @(#)CDS: CTE 20.13-s042_1 () Jan 14 2021 08:49:42 ( )
[05/17 12:39:24     13s] @(#)CDS: SYNTECH 20.13-s015_1 () Jan  6 2021 07:44:41 ( )
[05/17 12:39:24     13s] @(#)CDS: CPE v20.13-s092
[05/17 12:39:24     13s] @(#)CDS: IQuantus/TQuantus 20.1.1-s453 (64bit) Fri Nov 20 21:16:44 PST 2020 (Linux 2.6.32-431.11.2.el6.x86_64)
[05/17 12:39:24     13s] @(#)CDS: OA 22.60-p048 Wed Nov 11 13:31:42 2020
[05/17 12:39:24     13s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[05/17 12:39:24     13s] @(#)CDS: RCDB 11.15.0
[05/17 12:39:24     13s] @(#)CDS: STYLUS 20.10-p024_1 (12/01/2020 07:22 PST)
[05/17 12:39:24     13s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_4070773_rice-503-20-north_xingyuni_jZOVsT.

[05/17 12:39:24     13s] The soft stacksize limit is either up to the hard limit or larger than 0.2% of RAM. No change is needed.
[05/17 12:39:26     15s] 
[05/17 12:39:26     15s] **INFO:  MMMC transition support version v31-84 
[05/17 12:39:26     15s] 
[05/17 12:39:26     15s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[05/17 12:39:26     15s] <CMD> suppressMessage ENCEXT-2799
[05/17 12:39:26     15s] Sourcing file "START.tcl" ...
[05/17 12:39:26     15s] <CMD> is_common_ui_mode
[05/17 12:39:26     15s] <CMD> restoreDesign /home/users/xingyuni/ee372/aloe-sky130/stemcell_mflowgen/flow/ringosc/build/8-cadence-innovus-route/checkpoints/design.checkpoint/save.enc.dat ringosc
[05/17 12:39:26     15s] #% Begin load design ... (date=05/17 12:39:26, mem=664.7M)
[05/17 12:39:26     15s] Set Default Input Pin Transition as 0.1 ps.
[05/17 12:39:26     15s] Loading design 'ringosc' saved by 'Innovus' '20.13-s083_1' on 'Tue May 17 12:38:58 2022'.
[05/17 12:39:26     15s] % Begin Load MMMC data ... (date=05/17 12:39:26, mem=667.4M)
[05/17 12:39:26     15s] % End Load MMMC data ... (date=05/17 12:39:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=668.3M, current mem=668.3M)
[05/17 12:39:26     15s] 
[05/17 12:39:26     15s] Loading LEF file /home/users/xingyuni/ee372/aloe-sky130/stemcell_mflowgen/flow/ringosc/build/8-cadence-innovus-route/checkpoints/design.checkpoint/save.enc.dat/libs/lef/rtk-tech.lef ...
[05/17 12:39:26     15s] 
[05/17 12:39:26     15s] Loading LEF file /home/users/xingyuni/ee372/aloe-sky130/stemcell_mflowgen/flow/ringosc/build/8-cadence-innovus-route/checkpoints/design.checkpoint/save.enc.dat/libs/lef/stdcells.lef ...
[05/17 12:39:26     15s] WARNING (LEFPARS-2008): NOWIREEXTENSIONATPIN statement is obsolete in version 5.6 or later.
[05/17 12:39:26     15s] The NOWIREEXTENSIONATPIN statement will be ignored. See file /home/users/xingyuni/ee372/aloe-sky130/stemcell_mflowgen/flow/ringosc/build/8-cadence-innovus-route/checkpoints/design.checkpoint/save.enc.dat/libs/lef/stdcells.lef at line 2.
[05/17 12:39:26     15s] Set DBUPerIGU to M1 pitch 460.
[05/17 12:39:26     15s] **WARN: (IMPLF-63):	The layer 'obsm4' referenced in OBS in macro 'sky130_asc_cap_mim_m3_1' is not found in the database. The obstruction geometries specified on the layer are being ignored. A layer must be defined in the LEF technology LAYER section before it can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the layer does not exist or is specified after the one that defines the macro.
[05/17 12:39:26     15s] Type 'man IMPLF-63' for more detail.
[05/17 12:39:26     15s] **WARN: (IMPLF-63):	The layer 'obsm5' referenced in OBS in macro 'sky130_asc_cap_mim_m3_1' is not found in the database. The obstruction geometries specified on the layer are being ignored. A layer must be defined in the LEF technology LAYER section before it can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the layer does not exist or is specified after the one that defines the macro.
[05/17 12:39:26     15s] Type 'man IMPLF-63' for more detail.
[05/17 12:39:26     15s] **WARN: (IMPLF-201):	Pin 'GATE' in macro 'sky130_asc_pfet_01v8_lvt_9' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/17 12:39:26     15s] Type 'man IMPLF-201' for more detail.
[05/17 12:39:26     15s] **WARN: (IMPLF-200):	Pin 'SOURCE' in macro 'sky130_asc_pfet_01v8_lvt_9' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/17 12:39:26     15s] Type 'man IMPLF-200' for more detail.
[05/17 12:39:26     15s] **WARN: (IMPLF-200):	Pin 'DRAIN' in macro 'sky130_asc_pfet_01v8_lvt_9' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/17 12:39:26     15s] Type 'man IMPLF-200' for more detail.
[05/17 12:39:26     15s] **WARN: (IMPLF-201):	Pin 'Cin' in macro 'sky130_asc_cap_mim_m3_1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/17 12:39:26     15s] Type 'man IMPLF-201' for more detail.
[05/17 12:39:26     15s] **WARN: (IMPLF-200):	Pin 'Cin' in macro 'sky130_asc_cap_mim_m3_1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/17 12:39:26     15s] Type 'man IMPLF-200' for more detail.
[05/17 12:39:26     15s] **WARN: (IMPLF-201):	Pin 'Cout' in macro 'sky130_asc_cap_mim_m3_1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/17 12:39:26     15s] Type 'man IMPLF-201' for more detail.
[05/17 12:39:26     15s] **WARN: (IMPLF-200):	Pin 'Cout' in macro 'sky130_asc_cap_mim_m3_1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/17 12:39:26     15s] Type 'man IMPLF-200' for more detail.
[05/17 12:39:26     15s] **WARN: (IMPLF-200):	Pin 'Emitter' in macro 'sky130_asc_pnp_05v5_W3p40L3p40_7' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/17 12:39:26     15s] Type 'man IMPLF-200' for more detail.
[05/17 12:39:26     15s] **WARN: (IMPLF-200):	Pin 'Collector' in macro 'sky130_asc_pnp_05v5_W3p40L3p40_7' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/17 12:39:26     15s] Type 'man IMPLF-200' for more detail.
[05/17 12:39:26     15s] **WARN: (IMPLF-201):	Pin 'GATE' in macro 'sky130_asc_pfet_01v8_lvt_6' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/17 12:39:26     15s] Type 'man IMPLF-201' for more detail.
[05/17 12:39:26     15s] **WARN: (IMPLF-200):	Pin 'SOURCE' in macro 'sky130_asc_pfet_01v8_lvt_6' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/17 12:39:26     15s] Type 'man IMPLF-200' for more detail.
[05/17 12:39:26     15s] **WARN: (IMPLF-200):	Pin 'DRAIN' in macro 'sky130_asc_pfet_01v8_lvt_6' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/17 12:39:26     15s] Type 'man IMPLF-200' for more detail.
[05/17 12:39:26     15s] **WARN: (IMPLF-201):	Pin 'GATE' in macro 'sky130_asc_pfet_01v8_lvt_12' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/17 12:39:26     15s] Type 'man IMPLF-201' for more detail.
[05/17 12:39:26     15s] **WARN: (IMPLF-200):	Pin 'SOURCE' in macro 'sky130_asc_pfet_01v8_lvt_12' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/17 12:39:26     15s] Type 'man IMPLF-200' for more detail.
[05/17 12:39:26     15s] **WARN: (IMPLF-200):	Pin 'DRAIN' in macro 'sky130_asc_pfet_01v8_lvt_12' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/17 12:39:26     15s] Type 'man IMPLF-200' for more detail.
[05/17 12:39:26     15s] **WARN: (IMPLF-200):	Pin 'Emitter' in macro 'sky130_asc_pnp_05v5_W3p40L3p40_1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/17 12:39:26     15s] Type 'man IMPLF-200' for more detail.
[05/17 12:39:26     15s] **WARN: (IMPLF-200):	Pin 'Collector' in macro 'sky130_asc_pnp_05v5_W3p40L3p40_1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/17 12:39:26     15s] Type 'man IMPLF-200' for more detail.
[05/17 12:39:26     15s] **WARN: (IMPLF-201):	Pin 'Rin' in macro 'sky130_asc_res_xhigh_po_2p85_2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/17 12:39:26     15s] Type 'man IMPLF-201' for more detail.
[05/17 12:39:26     15s] **WARN: (IMPLF-200):	Pin 'Rin' in macro 'sky130_asc_res_xhigh_po_2p85_2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/17 12:39:26     15s] Type 'man IMPLF-200' for more detail.
[05/17 12:39:26     15s] **WARN: (IMPLF-201):	Pin 'Rout' in macro 'sky130_asc_res_xhigh_po_2p85_2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/17 12:39:26     15s] Type 'man IMPLF-201' for more detail.
[05/17 12:39:26     15s] **WARN: (IMPLF-200):	Pin 'Rout' in macro 'sky130_asc_res_xhigh_po_2p85_2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/17 12:39:26     15s] Type 'man IMPLF-200' for more detail.
[05/17 12:39:26     15s] **WARN: (IMPLF-201):	Pin 'GATE' in macro 'sky130_asc_pfet_01v8_lvt_60' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/17 12:39:26     15s] Type 'man IMPLF-201' for more detail.
[05/17 12:39:26     15s] **WARN: (IMPLF-200):	Pin 'SOURCE' in macro 'sky130_asc_pfet_01v8_lvt_60' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/17 12:39:26     15s] Type 'man IMPLF-200' for more detail.
[05/17 12:39:26     15s] **WARN: (IMPLF-200):	Pin 'DRAIN' in macro 'sky130_asc_pfet_01v8_lvt_60' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/17 12:39:26     15s] Type 'man IMPLF-200' for more detail.
[05/17 12:39:26     15s] **WARN: (IMPLF-201):	Pin 'Rin' in macro 'sky130_asc_res_xhigh_po_2p85_1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/17 12:39:26     15s] Type 'man IMPLF-201' for more detail.
[05/17 12:39:26     15s] **WARN: (IMPLF-200):	Pin 'Rin' in macro 'sky130_asc_res_xhigh_po_2p85_1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/17 12:39:26     15s] Type 'man IMPLF-200' for more detail.
[05/17 12:39:26     15s] **WARN: (IMPLF-201):	Pin 'Rout' in macro 'sky130_asc_res_xhigh_po_2p85_1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/17 12:39:26     15s] Type 'man IMPLF-201' for more detail.
[05/17 12:39:26     15s] **WARN: (IMPLF-200):	Pin 'Rout' in macro 'sky130_asc_res_xhigh_po_2p85_1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/17 12:39:26     15s] Type 'man IMPLF-200' for more detail.
[05/17 12:39:26     15s] **WARN: (IMPLF-201):	Pin 'GATE' in macro 'sky130_asc_pfet_01v8_lvt_1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/17 12:39:26     15s] Type 'man IMPLF-201' for more detail.
[05/17 12:39:26     15s] **WARN: (IMPLF-200):	Pin 'SOURCE' in macro 'sky130_asc_pfet_01v8_lvt_1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/17 12:39:26     15s] Type 'man IMPLF-200' for more detail.
[05/17 12:39:26     15s] **WARN: (IMPLF-200):	Pin 'DRAIN' in macro 'sky130_asc_pfet_01v8_lvt_1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/17 12:39:26     15s] Type 'man IMPLF-200' for more detail.
[05/17 12:39:26     15s] **WARN: (IMPLF-201):	Pin 'GATE' in macro 'sky130_asc_nfet_01v8_lvt_1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/17 12:39:26     15s] Type 'man IMPLF-201' for more detail.
[05/17 12:39:26     15s] **WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
[05/17 12:39:26     15s] To increase the message display limit, refer to the product command reference manual.
[05/17 12:39:26     15s] 
[05/17 12:39:26     15s] viaInitial starts at Tue May 17 12:39:26 2022
viaInitial ends at Tue May 17 12:39:26 2022

##  Check design process and node:  
##  Both design process and tech node are not set.

[05/17 12:39:26     15s] Loading view definition file from /home/users/xingyuni/ee372/aloe-sky130/stemcell_mflowgen/flow/ringosc/build/8-cadence-innovus-route/checkpoints/design.checkpoint/save.enc.dat/viewDefinition.tcl
[05/17 12:39:26     15s] Reading libs_typical timing library '/home/users/xingyuni/ee372/aloe-sky130/stemcell_mflowgen/flow/ringosc/build/2-skywater-130nm/view-standard/stdcells.lib' ...
[05/17 12:39:26     15s] Read 12 cells in library 'sky130_fd_sc_hd__tt_025C_1v80' 
[05/17 12:39:26     15s] Ending "PreSetAnalysisView" (total cpu=0:00:00.1, real=0:00:00.0, peak res=709.5M, current mem=682.9M)
[05/17 12:39:26     15s] *** End library_loading (cpu=0.00min, real=0.00min, mem=21.0M, fe_cpu=0.26min, fe_real=0.38min, fe_mem=679.3M) ***
[05/17 12:39:26     15s] % Begin Load netlist data ... (date=05/17 12:39:26, mem=683.0M)
[05/17 12:39:26     15s] *** Begin netlist parsing (mem=679.3M) ***
[05/17 12:39:26     15s] **WARN: (IMPVL-159):	Pin 'Collector' of cell 'sky130_asc_pnp_05v5_W3p40L3p40_7' is defined in LEF but not in the timing library.
[05/17 12:39:26     15s] Type 'man IMPVL-159' for more detail.
[05/17 12:39:26     15s] **WARN: (IMPVL-159):	Pin 'Collector' of cell 'sky130_asc_pnp_05v5_W3p40L3p40_8' is defined in LEF but not in the timing library.
[05/17 12:39:26     15s] Type 'man IMPVL-159' for more detail.
[05/17 12:39:26     15s] Created 12 new cells from 1 timing libraries.
[05/17 12:39:26     15s] Reading netlist ...
[05/17 12:39:26     15s] Backslashed names will retain backslash and a trailing blank character.
[05/17 12:39:26     15s] Reading verilogBinary netlist '/home/users/xingyuni/ee372/aloe-sky130/stemcell_mflowgen/flow/ringosc/build/8-cadence-innovus-route/checkpoints/design.checkpoint/save.enc.dat/vbin/ringosc.v.bin'
[05/17 12:39:26     15s] Reading binary database version 2 in 1-threaded mode
[05/17 12:39:26     15s] 
[05/17 12:39:26     15s] *** Memory Usage v#2 (Current mem = 691.348M, initial mem = 275.727M) ***
[05/17 12:39:26     15s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=691.3M) ***
[05/17 12:39:26     15s] % End Load netlist data ... (date=05/17 12:39:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=686.4M, current mem=686.4M)
[05/17 12:39:26     15s] Set top cell to ringosc.
[05/17 12:39:26     15s] **WARN: (IMPTS-124):	Timing library description of pin 'Collector' is missing from cell 'sky130_asc_pnp_05v5_W3p40L3p40_7' in timing library 'sky130_fd_sc_hd__tt_025C_1v80'.
[05/17 12:39:26     15s] **WARN: (IMPTS-124):	Timing library description of pin 'Collector' is missing from cell 'sky130_asc_pnp_05v5_W3p40L3p40_8' in timing library 'sky130_fd_sc_hd__tt_025C_1v80'.
[05/17 12:39:26     15s] Hooked 12 DB cells to tlib cells.
[05/17 12:39:26     15s] Ending "BindLib:" (total cpu=0:00:00.0, real=0:00:00.0, peak res=687.9M, current mem=687.9M)
[05/17 12:39:26     15s] Starting recursive module instantiation check.
[05/17 12:39:26     15s] No recursion found.
[05/17 12:39:26     15s] Building hierarchical netlist for Cell ringosc ...
[05/17 12:39:26     15s] *** Netlist is unique.
[05/17 12:39:26     15s] Set DBUPerIGU to techSite unitasc width 490.
[05/17 12:39:26     15s] Setting Std. cell height to 9400 DBU (smallest netlist inst).
[05/17 12:39:26     15s] ** info: there are 13 modules.
[05/17 12:39:26     15s] ** info: there are 4 stdCell insts.
[05/17 12:39:26     15s] 
[05/17 12:39:26     15s] *** Memory Usage v#2 (Current mem = 722.762M, initial mem = 275.727M) ***
[05/17 12:39:26     15s] *info: set bottom ioPad orient R0
[05/17 12:39:26     15s] **WARN: (IMPFP-3961):	The techSite 'unithddbl' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/17 12:39:26     15s] Type 'man IMPFP-3961' for more detail.
[05/17 12:39:26     15s] **WARN: (IMPFP-3961):	The techSite 'unithd' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/17 12:39:26     15s] Type 'man IMPFP-3961' for more detail.
[05/17 12:39:26     15s] Adjust met3 preferred direction offset from 0.34 to 0.17.
[05/17 12:39:26     15s] Adjust met4 preferred direction offset from 0.46 to 0.23.
[05/17 12:39:26     15s] Adjust met5 preferred direction offset from 1.7 to 0.17.
[05/17 12:39:26     15s] Generated pitch 3.66 in met5 is different from 3.4 defined in technology file in preferred direction.
[05/17 12:39:26     15s] Generated pitch 0.69 in met4 is different from 0.92 defined in technology file in preferred direction.
[05/17 12:39:26     15s] Generated pitch 0.61 in met3 is different from 0.68 defined in technology file in preferred direction.
[05/17 12:39:26     15s] Set Default Net Delay as 1000 ps.
[05/17 12:39:26     15s] Set Default Net Load as 0.5 pF. 
[05/17 12:39:26     15s] Set Default Input Pin Transition as 0.1 ps.
[05/17 12:39:27     15s] Loading preference file /home/users/xingyuni/ee372/aloe-sky130/stemcell_mflowgen/flow/ringosc/build/8-cadence-innovus-route/checkpoints/design.checkpoint/save.enc.dat/gui.pref.tcl ...
[05/17 12:39:27     15s] ##  Process: 130           (User Set)               
[05/17 12:39:27     15s] ##     Node: (not set)                           
[05/17 12:39:27     15s] 
##  Check design process and node:  
##  Design tech node is not set.

[05/17 12:39:27     15s] Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
[05/17 12:39:27     15s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[05/17 12:39:27     15s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[05/17 12:39:27     15s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
[05/17 12:39:27     15s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
[05/17 12:39:27     15s] #WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
[05/17 12:39:27     15s] Setting -ignore_DRC to 0. ViaGen will do DRC check while creating vias.
[05/17 12:39:27     15s] Setting -viarule_preference to default order. ViaGen will consider via rule priority based on the order of appearance in the technology file.
[05/17 12:39:27     15s] **WARN: (IMPPTN-867):	Found use of setPinAssignMode -maxLayer. This will continue to work in this release; however, it is recommended to use setDesignMode -topRoutingLayer instead.
[05/17 12:39:27     15s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[05/17 12:39:27     15s] Change floorplan default-technical-site to 'unitasc'.
[05/17 12:39:27     16s] Extraction setup Delayed 
[05/17 12:39:27     16s] *Info: initialize multi-corner CTS.
[05/17 12:39:27     16s] Ending "SetAnalysisView" (total cpu=0:00:00.0, real=0:00:00.0, peak res=915.4M, current mem=720.0M)
[05/17 12:39:27     16s] 
[05/17 12:39:27     16s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign Begin ...
[05/17 12:39:27     16s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/17 12:39:27     16s] Summary for sequential cells identification: 
[05/17 12:39:27     16s]   Identified SBFF number: 0
[05/17 12:39:27     16s]   Identified MBFF number: 0
[05/17 12:39:27     16s]   Identified SB Latch number: 0
[05/17 12:39:27     16s]   Identified MB Latch number: 0
[05/17 12:39:27     16s]   Not identified SBFF number: 0
[05/17 12:39:27     16s]   Not identified MBFF number: 0
[05/17 12:39:27     16s]   Not identified SB Latch number: 0
[05/17 12:39:27     16s]   Not identified MB Latch number: 0
[05/17 12:39:27     16s]   Number of sequential cells which are not FFs: 0
[05/17 12:39:27     16s] Total number of combinational cells: 10
[05/17 12:39:27     16s] Total number of sequential cells: 0
[05/17 12:39:27     16s] Total number of tristate cells: 0
[05/17 12:39:27     16s] Total number of level shifter cells: 0
[05/17 12:39:27     16s] Total number of power gating cells: 0
[05/17 12:39:27     16s] Total number of isolation cells: 0
[05/17 12:39:27     16s] Total number of power switch cells: 0
[05/17 12:39:27     16s] Total number of pulse generator cells: 0
[05/17 12:39:27     16s] Total number of always on buffers: 0
[05/17 12:39:27     16s] Total number of retention cells: 0
[05/17 12:39:27     16s] List of usable buffers: sky130_asc_cap_mim_m3_1 sky130_asc_res_xhigh_po_2p85_1 sky130_asc_res_xhigh_po_2p85_2
[05/17 12:39:27     16s] Total number of usable buffers: 3
[05/17 12:39:27     16s] List of unusable buffers:
[05/17 12:39:27     16s] Total number of unusable buffers: 0
[05/17 12:39:27     16s] List of usable inverters:
[05/17 12:39:27     16s] Total number of usable inverters: 0
[05/17 12:39:27     16s] List of unusable inverters:
[05/17 12:39:27     16s] Total number of unusable inverters: 0
[05/17 12:39:27     16s] List of identified usable delay cells:
[05/17 12:39:27     16s] Total number of identified usable delay cells: 0
[05/17 12:39:27     16s] List of identified unusable delay cells:
[05/17 12:39:27     16s] Total number of identified unusable delay cells: 0
[05/17 12:39:27     16s] 
[05/17 12:39:27     16s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign End ...
[05/17 12:39:27     16s] No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
[05/17 12:39:27     16s] 
[05/17 12:39:27     16s] TimeStamp Deleting Cell Server Begin ...
[05/17 12:39:27     16s] 
[05/17 12:39:27     16s] TimeStamp Deleting Cell Server End ...
[05/17 12:39:27     16s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=921.0M, current mem=921.0M)
[05/17 12:39:27     16s] 
[05/17 12:39:27     16s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) in restoreDesign Begin ...
[05/17 12:39:27     16s] Summary for sequential cells identification: 
[05/17 12:39:27     16s]   Identified SBFF number: 0
[05/17 12:39:27     16s]   Identified MBFF number: 0
[05/17 12:39:27     16s]   Identified SB Latch number: 0
[05/17 12:39:27     16s]   Identified MB Latch number: 0
[05/17 12:39:27     16s]   Not identified SBFF number: 0
[05/17 12:39:27     16s]   Not identified MBFF number: 0
[05/17 12:39:27     16s]   Not identified SB Latch number: 0
[05/17 12:39:27     16s]   Not identified MB Latch number: 0
[05/17 12:39:27     16s]   Number of sequential cells which are not FFs: 0
[05/17 12:39:27     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:27     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:27     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:27     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:27     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:27     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:27     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:27     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:27     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:27     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:27     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:27     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:27     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:27     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:27     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:27     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:27     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:27     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:27     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:27     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:27     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:27     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:27     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:27     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:27     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:27     16s] **WARN: (IMPOPT-3001):	Inverter footprint is not defined or is an invalid inverter footprint.
[05/17 12:39:27     16s] Type 'man IMPOPT-3001' for more detail.
[05/17 12:39:27     16s]  Visiting view : analysis_default
[05/17 12:39:27     16s]    : PowerDomain = none : Weighted F : unweighted  = 466.50 (1.000) with rcCorner = 0
[05/17 12:39:27     16s]    : PowerDomain = none : Weighted F : unweighted  = 431.50 (1.000) with rcCorner = -1
[05/17 12:39:27     16s]  Visiting view : analysis_default
[05/17 12:39:27     16s]    : PowerDomain = none : Weighted F : unweighted  = 466.50 (1.000) with rcCorner = 0
[05/17 12:39:27     16s]    : PowerDomain = none : Weighted F : unweighted  = 431.50 (1.000) with rcCorner = -1
[05/17 12:39:27     16s] 
[05/17 12:39:27     16s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) in restoreDesign End ...
[05/17 12:39:27     16s] % Begin Load MMMC data ... (date=05/17 12:39:27, mem=921.5M)
[05/17 12:39:27     16s] % End Load MMMC data ... (date=05/17 12:39:27, total cpu=0:00:00.0, real=0:00:00.0, peak res=921.5M, current mem=921.5M)
[05/17 12:39:27     16s] Reading floorplan file - /home/users/xingyuni/ee372/aloe-sky130/stemcell_mflowgen/flow/ringosc/build/8-cadence-innovus-route/checkpoints/design.checkpoint/save.enc.dat/ringosc.fp.gz (mem = 929.4M).
[05/17 12:39:27     16s] % Begin Load floorplan data ... (date=05/17 12:39:27, mem=921.9M)
[05/17 12:39:27     16s] *info: reset 14 existing net BottomPreferredLayer and AvoidDetour
[05/17 12:39:27     16s] Deleting old partition specification.
[05/17 12:39:27     16s] Set FPlanBox to (0 0 224020 141780)
[05/17 12:39:27     16s] **WARN: (IMPFP-3961):	The techSite 'unithddbl' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/17 12:39:27     16s] Type 'man IMPFP-3961' for more detail.
[05/17 12:39:27     16s] **WARN: (IMPFP-3961):	The techSite 'unithd' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/17 12:39:27     16s] Type 'man IMPFP-3961' for more detail.
[05/17 12:39:27     16s] Adjust met3 preferred direction offset from 0.34 to 0.17.
[05/17 12:39:27     16s] Adjust met4 preferred direction offset from 0.46 to 0.23.
[05/17 12:39:27     16s] Adjust met5 preferred direction offset from 1.7 to 0.17.
[05/17 12:39:27     16s] Generated pitch 3.66 in met5 is different from 3.4 defined in technology file in preferred direction.
[05/17 12:39:27     16s] Generated pitch 0.69 in met4 is different from 0.92 defined in technology file in preferred direction.
[05/17 12:39:27     16s] Generated pitch 0.61 in met3 is different from 0.68 defined in technology file in preferred direction.
[05/17 12:39:28     16s]  ... processed partition successfully.
[05/17 12:39:28     16s] Reading binary special route file /home/users/xingyuni/ee372/aloe-sky130/stemcell_mflowgen/flow/ringosc/build/8-cadence-innovus-route/checkpoints/design.checkpoint/save.enc.dat/ringosc.fp.spr.gz (Created by Innovus v20.13-s083_1 on Tue May 17 12:38:57 2022, version: 1)
[05/17 12:39:28     16s] Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=927.7M, current mem=927.7M)
[05/17 12:39:28     16s] Extracting standard cell pins and blockage ...... 
[05/17 12:39:28     16s] Pin and blockage extraction finished
[05/17 12:39:28     16s] % End Load floorplan data ... (date=05/17 12:39:28, total cpu=0:00:00.1, real=0:00:01.0, peak res=928.9M, current mem=928.5M)
[05/17 12:39:28     16s] % Begin Load SymbolTable ... (date=05/17 12:39:28, mem=928.9M)
[05/17 12:39:28     16s] Reading congestion map file /home/users/xingyuni/ee372/aloe-sky130/stemcell_mflowgen/flow/ringosc/build/8-cadence-innovus-route/checkpoints/design.checkpoint/save.enc.dat/ringosc.route.congmap.gz ...
[05/17 12:39:28     16s] Suppress "**WARN ..." messages.
[05/17 12:39:28     16s] routingBox: (0 0) (224020 141780)
[05/17 12:39:28     16s] coreBox:    (28980 28560) (195040 113160)
[05/17 12:39:28     16s] Un-suppress "**WARN ..." messages.
[05/17 12:39:28     16s] % End Load SymbolTable ... (date=05/17 12:39:28, total cpu=0:00:00.0, real=0:00:00.0, peak res=929.4M, current mem=929.4M)
[05/17 12:39:28     16s] Loading place ...
[05/17 12:39:28     16s] % Begin Load placement data ... (date=05/17 12:39:28, mem=929.4M)
[05/17 12:39:28     16s] Reading placement file - /home/users/xingyuni/ee372/aloe-sky130/stemcell_mflowgen/flow/ringosc/build/8-cadence-innovus-route/checkpoints/design.checkpoint/save.enc.dat/ringosc.place.gz.
[05/17 12:39:28     16s] ** Reading stdCellPlacement_binary (Created by Innovus v20.13-s083_1 on Tue May 17 12:38:57 2022, version# 2) ...
[05/17 12:39:28     16s] Read Views for adaptive view pruning ...
[05/17 12:39:28     16s] Read 0 views from Binary DB for adaptive view pruning
[05/17 12:39:28     16s] *** Completed restorePlace (cpu=0:00:00.0 real=0:00:00.0 mem=938.4M) ***
[05/17 12:39:28     16s] Total net length = 1.306e+02 (5.537e+01 7.520e+01) (ext = 1.306e+02)
[05/17 12:39:28     16s] % End Load placement data ... (date=05/17 12:39:28, total cpu=0:00:00.0, real=0:00:00.0, peak res=930.1M, current mem=930.1M)
[05/17 12:39:28     16s] Reading PG file /home/users/xingyuni/ee372/aloe-sky130/stemcell_mflowgen/flow/ringosc/build/8-cadence-innovus-route/checkpoints/design.checkpoint/save.enc.dat/ringosc.pg.gz, version#2, (Created by Innovus v20.13-s083_1 on       Tue May 17 12:38:57 2022)
[05/17 12:39:28     16s] *** Completed restorePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=934.4M) ***
[05/17 12:39:28     16s] % Begin Load routing data ... (date=05/17 12:39:28, mem=930.5M)
[05/17 12:39:28     16s] Reading routing file - /home/users/xingyuni/ee372/aloe-sky130/stemcell_mflowgen/flow/ringosc/build/8-cadence-innovus-route/checkpoints/design.checkpoint/save.enc.dat/ringosc.route.gz.
[05/17 12:39:28     16s] Reading Innovus routing data (Created by Innovus v20.13-s083_1 on Tue May 17 12:38:57 2022 Format: 20.1) ...
[05/17 12:39:28     16s] *** Total 14 nets are successfully restored.
[05/17 12:39:28     16s] *** Completed restoreRoute (cpu=0:00:00.0 real=0:00:00.0 mem=935.4M) ***
[05/17 12:39:28     16s] % End Load routing data ... (date=05/17 12:39:28, total cpu=0:00:00.0, real=0:00:00.0, peak res=932.0M, current mem=931.1M)
[05/17 12:39:28     16s] Loading Drc markers ...
[05/17 12:39:29     16s] ... 1 markers are loaded ...
[05/17 12:39:29     16s] ... 0 geometry drc markers are loaded ...
[05/17 12:39:29     16s] ... 0 antenna drc markers are loaded ...
[05/17 12:39:29     16s] TAT_INFO: restoreCongMap REAL = 0 : CPU = 0 : MEM = 0.
[05/17 12:39:29     16s] Reading property file /home/users/xingyuni/ee372/aloe-sky130/stemcell_mflowgen/flow/ringosc/build/8-cadence-innovus-route/checkpoints/design.checkpoint/save.enc.dat/ringosc.prop
[05/17 12:39:29     16s] *** Completed restoreProperty (cpu=0:00:00.0 real=0:00:00.0 mem=941.4M) ***
[05/17 12:39:29     16s] Reading dirtyarea snapshot file /home/users/xingyuni/ee372/aloe-sky130/stemcell_mflowgen/flow/ringosc/build/8-cadence-innovus-route/checkpoints/design.checkpoint/save.enc.dat/ringosc.db.da.gz (Create by Innovus v20.13-s083_1 on Tue May 17 12:38:57 2022, version: 4).
[05/17 12:39:29     16s] Set Default Input Pin Transition as 0.1 ps.
[05/17 12:39:29     16s] eee: readRCCornerMetaData, file read unsuccessful: /home/users/xingyuni/ee372/aloe-sky130/stemcell_mflowgen/flow/ringosc/build/8-cadence-innovus-route/checkpoints/design.checkpoint/save.enc.dat/extraction/extractionMetaData.gz
[05/17 12:39:29     16s] Extraction setup Started 
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[05/17 12:39:29     16s] Reading Capacitance Table File /home/users/xingyuni/ee372/aloe-sky130/stemcell_mflowgen/flow/ringosc/build/8-cadence-innovus-route/checkpoints/design.checkpoint/save.enc.dat/libs/mmmc/rtk-typical.captable ...
[05/17 12:39:29     16s] Process name: (null).
[05/17 12:39:29     16s] Allocated an empty WireEdgeEnlargement table in typical [6].
[05/17 12:39:29     16s] Allocated an empty WireEdgeEnlargement table in typical [6].
[05/17 12:39:29     16s] Importing multi-corner RC tables ... 
[05/17 12:39:29     16s] Summary of Active RC-Corners : 
[05/17 12:39:29     16s]  
[05/17 12:39:29     16s]  Analysis View: analysis_default
[05/17 12:39:29     16s]     RC-Corner Name        : typical
[05/17 12:39:29     16s]     RC-Corner Index       : 0
[05/17 12:39:29     16s]     RC-Corner Temperature : 25 Celsius
[05/17 12:39:29     16s]     RC-Corner Cap Table   : '/home/users/xingyuni/ee372/aloe-sky130/stemcell_mflowgen/flow/ringosc/build/8-cadence-innovus-route/checkpoints/design.checkpoint/save.enc.dat/libs/mmmc/rtk-typical.captable'
[05/17 12:39:29     16s]     RC-Corner PreRoute Res Factor         : 1
[05/17 12:39:29     16s]     RC-Corner PreRoute Cap Factor         : 1
[05/17 12:39:29     16s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[05/17 12:39:29     16s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[05/17 12:39:29     16s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[05/17 12:39:29     16s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[05/17 12:39:29     16s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[05/17 12:39:29     16s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[05/17 12:39:29     16s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] LayerId::1 widthSet size::4
[05/17 12:39:29     16s] LayerId::2 widthSet size::4
[05/17 12:39:29     16s] LayerId::3 widthSet size::5
[05/17 12:39:29     16s] LayerId::4 widthSet size::4
[05/17 12:39:29     16s] LayerId::5 widthSet size::5
[05/17 12:39:29     16s] LayerId::6 widthSet size::2
[05/17 12:39:29     16s] Initializing multi-corner capacitance tables ... 
[05/17 12:39:29     16s] Initializing multi-corner resistance tables ...
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:29     16s] {RT typical 0 6 6 {4 0} {5 0} 2}
[05/17 12:39:29     16s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.251122 ; uaWl: 1.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.396600 ; newSi: 0.074300 ; pMod: 82 ; 
[05/17 12:39:29     16s] Start generating vias ..
[05/17 12:39:29     16s] #create default rule from bind_ndr_rule rule=0x14a7dbb2a3d0 0x14a7c7f1afc0
[05/17 12:39:29     16s] ### import design signature (1): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 halo=0
[05/17 12:39:29     16s] #Skip building auto via since it is not turned on.
[05/17 12:39:29     16s] Extracting standard cell pins and blockage ...... 
[05/17 12:39:29     16s] Pin and blockage extraction finished
[05/17 12:39:29     16s] Via generation completed.
[05/17 12:39:29     16s] % Begin Load power constraints ... (date=05/17 12:39:29, mem=937.8M)
[05/17 12:39:29     16s] % End Load power constraints ... (date=05/17 12:39:29, total cpu=0:00:00.0, real=0:00:00.0, peak res=938.0M, current mem=938.0M)
[05/17 12:39:29     16s] % Begin load AAE data ... (date=05/17 12:39:29, mem=944.9M)
[05/17 12:39:30     17s] **WARN: (IMPESI-3505):	setDelayCalMode -eng_copyNetPropToNewNet true (default=false) will be obsoleted along with its sgs2set equivalent.  This parameter will continue to be supported in the current release, but will be removed in the next major release of the software.
[05/17 12:39:30     17s] AAE DB initialization (MEM=970.887 CPU=0:00:00.0 REAL=0:00:00.0) 
[05/17 12:39:30     17s] % End load AAE data ... (date=05/17 12:39:30, total cpu=0:00:00.3, real=0:00:01.0, peak res=950.7M, current mem=950.7M)
[05/17 12:39:30     17s] 
[05/17 12:39:30     17s] TimeStamp Deleting Cell Server Begin ...
[05/17 12:39:30     17s] 
[05/17 12:39:30     17s] TimeStamp Deleting Cell Server End ...
[05/17 12:39:30     17s] 
[05/17 12:39:30     17s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign Begin ...
[05/17 12:39:30     17s] Summary for sequential cells identification: 
[05/17 12:39:30     17s]   Identified SBFF number: 0
[05/17 12:39:30     17s]   Identified MBFF number: 0
[05/17 12:39:30     17s]   Identified SB Latch number: 0
[05/17 12:39:30     17s]   Identified MB Latch number: 0
[05/17 12:39:30     17s]   Not identified SBFF number: 0
[05/17 12:39:30     17s]   Not identified MBFF number: 0
[05/17 12:39:30     17s]   Not identified SB Latch number: 0
[05/17 12:39:30     17s]   Not identified MB Latch number: 0
[05/17 12:39:30     17s]   Number of sequential cells which are not FFs: 0
[05/17 12:39:30     17s] Total number of combinational cells: 10
[05/17 12:39:30     17s] Total number of sequential cells: 0
[05/17 12:39:30     17s] Total number of tristate cells: 0
[05/17 12:39:30     17s] Total number of level shifter cells: 0
[05/17 12:39:30     17s] Total number of power gating cells: 0
[05/17 12:39:30     17s] Total number of isolation cells: 0
[05/17 12:39:30     17s] Total number of power switch cells: 0
[05/17 12:39:30     17s] Total number of pulse generator cells: 0
[05/17 12:39:30     17s] Total number of always on buffers: 0
[05/17 12:39:30     17s] Total number of retention cells: 0
[05/17 12:39:30     17s] List of usable buffers: sky130_asc_cap_mim_m3_1 sky130_asc_res_xhigh_po_2p85_1 sky130_asc_res_xhigh_po_2p85_2
[05/17 12:39:30     17s] Total number of usable buffers: 3
[05/17 12:39:30     17s] List of unusable buffers:
[05/17 12:39:30     17s] Total number of unusable buffers: 0
[05/17 12:39:30     17s] List of usable inverters:
[05/17 12:39:30     17s] Total number of usable inverters: 0
[05/17 12:39:30     17s] List of unusable inverters:
[05/17 12:39:30     17s] Total number of unusable inverters: 0
[05/17 12:39:30     17s] List of identified usable delay cells:
[05/17 12:39:30     17s] Total number of identified usable delay cells: 0
[05/17 12:39:30     17s] List of identified unusable delay cells:
[05/17 12:39:30     17s] Total number of identified unusable delay cells: 0
[05/17 12:39:30     17s] 
[05/17 12:39:30     17s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign End ...
[05/17 12:39:30     17s] No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
[05/17 12:39:30     17s] 
[05/17 12:39:30     17s] TimeStamp Deleting Cell Server Begin ...
[05/17 12:39:30     17s] 
[05/17 12:39:30     17s] TimeStamp Deleting Cell Server End ...
[05/17 12:39:30     17s] **WARN: (IMPCTE-107):	The following globals have been obsoleted since version 20.13-s083_1. They will be removed in the next release. 
[05/17 12:39:30     17s] timing_enable_default_delay_arc
[05/17 12:39:30     17s] #% End load design ... (date=05/17 12:39:30, total cpu=0:00:02.0, real=0:00:04.0, peak res=975.5M, current mem=950.7M)
[05/17 12:39:30     17s] 
[05/17 12:39:30     17s] *** Summary of all messages that are not suppressed in this session:
[05/17 12:39:30     17s] Severity  ID               Count  Summary                                  
[05/17 12:39:30     17s] WARNING   IMPLF-63             2  The layer '%s' referenced %s is not foun...
[05/17 12:39:30     17s] WARNING   IMPLF-200           24  Pin '%s' in macro '%s' has no ANTENNAGAT...
[05/17 12:39:30     17s] WARNING   IMPLF-201           12  Pin '%s' in macro '%s' has no ANTENNADIF...
[05/17 12:39:30     17s] WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
[05/17 12:39:30     17s] WARNING   IMPPTN-867           1  Found use of %s. This will continue to w...
[05/17 12:39:30     17s] WARNING   IMPTS-124            2  Timing library description of pin '%s' i...
[05/17 12:39:30     17s] WARNING   IMPVL-159            2  Pin '%s' of cell '%s' is defined in LEF ...
[05/17 12:39:30     17s] WARNING   IMPESI-3505          1  setDelayCalMode -eng_%s (default=%s) wil...
[05/17 12:39:30     17s] WARNING   IMPOPT-3001          1  Inverter footprint is not defined or is ...
[05/17 12:39:30     17s] WARNING   IMPCTE-107           1  The following globals have been obsolete...
[05/17 12:39:30     17s] WARNING   IMPPSP-1003          1  Found use of '%s'. This will continue to...
[05/17 12:39:30     17s] *** Message Summary: 51 warning(s), 0 error(s)
[05/17 12:39:30     17s] 
[05/17 12:39:30     17s] <CMD> setDistributeHost -local
[05/17 12:39:30     17s] The timeout for a remote job to respond is 3600 seconds.
[05/17 12:39:30     17s] Submit command for task runs will be: local
[05/17 12:39:30     17s] <CMD> setMultiCpuUsage -localCpu 16
[05/17 12:39:30     17s] <FF> LOADING 'always_source_tcl' PLUG-IN FILE(s) 
[05/17 12:39:30     17s] <FF> -> innovus-foundation-flow/custom-scripts/always-source.tcl
[05/17 12:39:30     17s] ### Start verbose source output (echo mode) for 'scripts/main.tcl' ...
[05/17 12:39:30     17s] # source -verbose innovus-foundation-flow/INNOVUS/run_signoff.tcl
### Start verbose source output (echo mode) for 'innovus-foundation-flow/INNOVUS/run_signoff.tcl' ...
[05/17 12:39:30     17s] # if {[file exists innovus-foundation-flow/vars.tcl]} {
   source innovus-foundation-flow/vars.tcl
}
# foreach file $vars(config_files) {
   source $file
}
# source innovus-foundation-flow/procs.tcl
# ff_procs::system_info
# setDistributeHost -local
<CMD> setDistributeHost -local
[05/17 12:39:30     17s] The timeout for a remote job to respond is 3600 seconds.
[05/17 12:39:30     17s] Submit command for task runs will be: local
[05/17 12:39:30     17s] # setMultiCpuUsage -localCpu 16
<CMD> setMultiCpuUsage -localCpu 16
[05/17 12:39:30     17s] # if {$vars(restore_design)} { # <BEGIN TAG> signoff,restore_design

# <begin tag signoff,restore_design,skip>
#
# restoreDesign checkpoints/postroute.enc.dat ringosc
#
# <end tag signoff,restore_design,skip> }
# um::enable_metrics -on
# puts "<FF> Plugin -> always_source_tcl"
# ff_procs::source_plug always_source_tcl
<FF> LOADING 'always_source_tcl' PLUG-IN FILE(s) 
[05/17 12:39:30     17s] <FF> -> innovus-foundation-flow/custom-scripts/always-source.tcl
[05/17 12:39:30     17s] # set vars(step) signoff
# set vars(signoff,start_time) [clock seconds]
# um::push_snapshot_stack
<CMD> um::push_snapshot_stack
[05/17 12:39:30     17s] # setDesignMode -process 130
<CMD> setDesignMode -process 130
[05/17 12:39:30     17s] ##  Process: 130           (User Set)               
[05/17 12:39:30     17s] ##     Node: (not set)                           
[05/17 12:39:30     17s] 
##  Check design process and node:  
##  Design tech node is not set.

[05/17 12:39:30     17s] Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
[05/17 12:39:30     17s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[05/17 12:39:30     17s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[05/17 12:39:30     17s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
[05/17 12:39:30     17s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
[05/17 12:39:30     17s] # setExtractRCMode -coupled true -effortLevel low
<CMD> setExtractRCMode -coupled true -effortLevel low
[05/17 12:39:30     17s] # setAnalysisMode -analysisType onChipVariation -cppr both
<CMD> setAnalysisMode -analysisType onChipVariation -cppr both
[05/17 12:39:30     17s] # set vars(active_rc_corners) [list]
# foreach view [concat [all_setup_analysis_views] [all_hold_analysis_views]] {
   set corner [get_delay_corner [get_analysis_view $view -delay_corner] \
      -rc_corner]
   if {[lsearch $vars(active_rc_corners) $corner] == -1 } {
      lappend vars(active_rc_corners) $corner
   }
}
<CMD> all_setup_analysis_views
[05/17 12:39:30     17s] <CMD> all_hold_analysis_views
[05/17 12:39:30     17s] <CMD> get_analysis_view $view -delay_corner
[05/17 12:39:30     17s] <CMD> get_delay_corner [get_analysis_view $view -delay_corner]  -rc_corner
[05/17 12:39:30     17s] <CMD> get_analysis_view $view -delay_corner
[05/17 12:39:30     17s] <CMD> get_delay_corner [get_analysis_view $view -delay_corner]  -rc_corner
[05/17 12:39:30     17s] # Puts "<FF> ACTIVE RC CORNER LIST: $vars(active_rc_corners)"
<FF> ACTIVE RC CORNER LIST: typical
[05/17 12:39:30     17s] # set empty_corners [list]
# foreach corner $vars(active_rc_corners) {
   if {![file exists [get_rc_corner $corner -qx_tech_file]]} {
      lappend empty_corners $corner
   }
}
<CMD> get_rc_corner $corner -qx_tech_file
[05/17 12:39:30     17s] # if {[llength $empty_corners] == 0} {
   # <BEGIN TAG> signoff,set_extract_rc_mode
   setExtractRCMode -engine postRoute -effortLevel low -coupled true

   # <END TAG> signoff,set_extract_rc_mode
} else {
   Puts "<FF> CAN'T RUN SIGNOFF EXTRACTION BECAUSE qx_tech_file IS NOT DEFINED FOR these corners: $empty_corners"
   # <BEGIN TAG> signoff,set_extract_rc_mode
   setExtractRCMode -engine postRoute -effortLevel low -coupled true

   # <END TAG> signoff,set_extract_rc_mode
}
<FF> CAN'T RUN SIGNOFF EXTRACTION BECAUSE qx_tech_file IS NOT DEFINED FOR these corners: typical
[05/17 12:39:30     17s] <CMD> setExtractRCMode -engine postRoute -effortLevel low -coupled true
[05/17 12:39:30     17s] # puts "<FF> Plugin -> pre_signoff_tcl"
# Puts "<FF> RUNNING FINAL SIGNOFF ..."
<FF> RUNNING FINAL SIGNOFF ...
[05/17 12:39:30     17s] # extractRC
<CMD> extractRC
[05/17 12:39:30     17s] Extraction called for design 'ringosc' of instances=4 and nets=14 using extraction engine 'postRoute' at effort level 'low' .
[05/17 12:39:30     17s] PostRoute (effortLevel low) RC Extraction called for design ringosc.
[05/17 12:39:30     17s] RC Extraction called in multi-corner(1) mode.
[05/17 12:39:30     17s] Process corner(s) are loaded.
[05/17 12:39:30     17s]  Corner: typical
[05/17 12:39:30     17s] extractDetailRC Option : -outfile /tmp/innovus_temp_4070773_rice-503-20-north_xingyuni_jZOVsT/ringosc_4070773_bm6FCS.rcdb.d  -extended
[05/17 12:39:30     17s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[05/17 12:39:30     17s]       RC Corner Indexes            0   
[05/17 12:39:30     17s] Capacitance Scaling Factor   : 1.00000 
[05/17 12:39:30     17s] Coupling Cap. Scaling Factor : 1.00000 
[05/17 12:39:30     17s] Resistance Scaling Factor    : 1.00000 
[05/17 12:39:30     17s] Clock Cap. Scaling Factor    : 1.00000 
[05/17 12:39:30     17s] Clock Res. Scaling Factor    : 1.00000 
[05/17 12:39:30     17s] Shrink Factor                : 1.00000
[05/17 12:39:30     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:30     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:30     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:30     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:30     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:30     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:30     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:30     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:30     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:30     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:30     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:30     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:30     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:30     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:30     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:30     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:30     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:30     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:30     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:30     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:30     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:30     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:30     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:30     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:30     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:30     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:30     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:30     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:30     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:30     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:30     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:30     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:30     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:30     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:30     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:30     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:30     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:30     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:30     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:30     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:30     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:30     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:30     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:30     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:30     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:30     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:30     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:30     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:30     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:30     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:30     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:30     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:30     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:30     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:30     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:30     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:30     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:30     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:30     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:30     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:30     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:30     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:30     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:30     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:30     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:30     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:30     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:30     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:30     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:30     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:30     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:30     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:30     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:30     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:30     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:30     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:30     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:30     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:30     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:30     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:30     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:30     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:30     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:30     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:30     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:30     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:30     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:30     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:30     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:30     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:30     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:30     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:30     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:30     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:30     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:30     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:30     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:30     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:30     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:30     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:30     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:30     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:30     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:30     17s] LayerId::1 widthSet size::4
[05/17 12:39:30     17s] LayerId::2 widthSet size::4
[05/17 12:39:30     17s] LayerId::3 widthSet size::5
[05/17 12:39:30     17s] LayerId::4 widthSet size::4
[05/17 12:39:30     17s] LayerId::5 widthSet size::5
[05/17 12:39:30     17s] LayerId::6 widthSet size::2
[05/17 12:39:30     17s] Initializing multi-corner capacitance tables ... 
[05/17 12:39:30     17s] Initializing multi-corner resistance tables ...
[05/17 12:39:30     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:30     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:30     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:30     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:30     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:30     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:30     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:30     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:30     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:30     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:30     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:30     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:30     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:30     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:30     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:30     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:30     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:30     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:30     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:30     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:30     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:30     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:30     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:30     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:30     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:30     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:30     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:30     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:30     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:30     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:30     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:30     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:30     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:30     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:30     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:30     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:30     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:30     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:30     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:30     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:30     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:30     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:30     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:30     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:30     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:30     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:30     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:30     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:30     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:30     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:30     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:30     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:30     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:30     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:30     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:30     17s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.251122 ; uaWl: 1.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.396600 ; newSi: 0.074300 ; pMod: 82 ; 
[05/17 12:39:30     17s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 970.9M)
[05/17 12:39:30     17s] Creating parasitic data file '/tmp/innovus_temp_4070773_rice-503-20-north_xingyuni_jZOVsT/ringosc_4070773_bm6FCS.rcdb.d' for storing RC.
[05/17 12:39:30     17s] Extracted 27.2727% (CPU Time= 0:00:00.0  MEM= 988.9M)
[05/17 12:39:30     17s] Extracted 36.3636% (CPU Time= 0:00:00.0  MEM= 988.9M)
[05/17 12:39:30     17s] Extracted 45.4545% (CPU Time= 0:00:00.0  MEM= 988.9M)
[05/17 12:39:30     17s] Extracted 54.5455% (CPU Time= 0:00:00.0  MEM= 988.9M)
[05/17 12:39:30     17s] Extracted 63.6364% (CPU Time= 0:00:00.0  MEM= 988.9M)
[05/17 12:39:30     17s] Extracted 72.7273% (CPU Time= 0:00:00.0  MEM= 988.9M)
[05/17 12:39:30     17s] Extracted 81.8182% (CPU Time= 0:00:00.0  MEM= 988.9M)
[05/17 12:39:30     17s] Extracted 90.9091% (CPU Time= 0:00:00.0  MEM= 988.9M)
[05/17 12:39:30     17s] Extracted 100% (CPU Time= 0:00:00.0  MEM= 988.9M)
[05/17 12:39:30     17s] Number of Extracted Resistors     : 19
[05/17 12:39:30     17s] Number of Extracted Ground Cap.   : 17
[05/17 12:39:30     17s] Number of Extracted Coupling Cap. : 4
[05/17 12:39:30     17s] Opening parasitic data file '/tmp/innovus_temp_4070773_rice-503-20-north_xingyuni_jZOVsT/ringosc_4070773_bm6FCS.rcdb.d' for reading (mem: 996.887M)
[05/17 12:39:30     17s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.4fF, relative_c_threshold=1, and total_c_threshold=0fF.
[05/17 12:39:30     17s]  Corner: typical
[05/17 12:39:30     17s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 996.9M)
[05/17 12:39:30     17s] Creating parasitic data file '/tmp/innovus_temp_4070773_rice-503-20-north_xingyuni_jZOVsT/ringosc_4070773_bm6FCS.rcdb_Filter.rcdb.d' for storing RC.
[05/17 12:39:30     17s] Closing parasitic data file '/tmp/innovus_temp_4070773_rice-503-20-north_xingyuni_jZOVsT/ringosc_4070773_bm6FCS.rcdb.d': 4 access done (mem: 1000.887M)
[05/17 12:39:31     17s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1000.887M)
[05/17 12:39:31     17s] Opening parasitic data file '/tmp/innovus_temp_4070773_rice-503-20-north_xingyuni_jZOVsT/ringosc_4070773_bm6FCS.rcdb.d' for reading (mem: 1000.887M)
[05/17 12:39:31     17s] processing rcdb (/tmp/innovus_temp_4070773_rice-503-20-north_xingyuni_jZOVsT/ringosc_4070773_bm6FCS.rcdb.d) for hinst (top) of cell (ringosc);
[05/17 12:39:31     17s] Closing parasitic data file '/tmp/innovus_temp_4070773_rice-503-20-north_xingyuni_jZOVsT/ringosc_4070773_bm6FCS.rcdb.d': 0 access done (mem: 1000.887M)
[05/17 12:39:31     17s] Lumped Parasitic Loading Completed (total cpu=0:00:00.4, real=0:00:00.0, current mem=1000.887M)
[05/17 12:39:31     17s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:01.0  MEM: 1000.887M)
[05/17 12:39:31     17s] # foreach corner $vars(active_rc_corners) {
   rcOut -rc_corner $corner -spef $corner.spef.gz
}
<CMD> rcOut -rc_corner typical -spef typical.spef.gz
[05/17 12:39:31     17s] Opening parasitic data file '/tmp/innovus_temp_4070773_rice-503-20-north_xingyuni_jZOVsT/ringosc_4070773_bm6FCS.rcdb.d' for reading (mem: 1000.887M)
[05/17 12:39:31     17s] RC Out has the following PVT Info:
[05/17 12:39:31     17s]    RC:typical, Operating temperature 25 C
[05/17 12:39:31     17s] Dumping Spef file.....
[05/17 12:39:31     17s] Printing D_NET...
[05/17 12:39:31     17s] RC Out from RCDB Completed (CPU Time= 0:00:00.0  MEM= 1000.9M)
[05/17 12:39:31     17s] Closing parasitic data file '/tmp/innovus_temp_4070773_rice-503-20-north_xingyuni_jZOVsT/ringosc_4070773_bm6FCS.rcdb.d': 4 access done (mem: 1000.887M)
[05/17 12:39:31     17s] # streamOut $vars(results_dir)/$vars(design).gds.gz \
   -units 1000 \
   -mapFile $vars(gds_layer_map)
<CMD> streamOut results/ringosc.gds.gz -units 1000 -mapFile inputs/adk/rtk-stream-out.map
[05/17 12:39:31     17s] Parse flat map file...
[05/17 12:39:31     17s] ** NOTE: Created directory path 'results' for file 'results/ringosc.gds.gz'.
[05/17 12:39:31     17s] Writing GDSII file ...
[05/17 12:39:31     17s] 	****** db unit per micron = 1000 ******
[05/17 12:39:31     17s] 	****** output gds2 file unit per micron = 1000 ******
[05/17 12:39:31     17s] 	****** unit scaling factor = 1 ******
[05/17 12:39:31     17s] Output for instance
[05/17 12:39:31     17s] Output for bump
[05/17 12:39:31     17s] Output for physical terminals
[05/17 12:39:31     17s] Output for logical terminals
[05/17 12:39:31     17s] Output for regular nets
[05/17 12:39:31     17s] Output for special nets and metal fills
[05/17 12:39:31     17s] Output for via structure generation total number 12
[05/17 12:39:31     17s] Statistics for GDS generated (version 3)
[05/17 12:39:31     17s] ----------------------------------------
[05/17 12:39:31     17s] Stream Out Layer Mapping Information:
[05/17 12:39:31     17s] GDS Layer Number          GDS Layer Name
[05/17 12:39:31     17s] ----------------------------------------
[05/17 12:39:31     17s]     71                              via4
[05/17 12:39:31     17s]     70                              via3
[05/17 12:39:31     17s]     69                              via2
[05/17 12:39:31     17s]     72                              met5
[05/17 12:39:31     17s]     68                               via
[05/17 12:39:31     17s]     71                              met4
[05/17 12:39:31     17s]     67                              mcon
[05/17 12:39:31     17s]     70                              met3
[05/17 12:39:31     17s]     67                               li1
[05/17 12:39:31     17s]     68                              met1
[05/17 12:39:31     17s]     69                              met2
[05/17 12:39:31     17s] 
[05/17 12:39:31     17s] 
[05/17 12:39:31     17s] Stream Out Information Processed for GDS version 3:
[05/17 12:39:31     17s] Units: 1000 DBU
[05/17 12:39:31     17s] 
[05/17 12:39:31     17s] Object                             Count
[05/17 12:39:31     17s] ----------------------------------------
[05/17 12:39:31     17s] Instances                              4
[05/17 12:39:31     17s] 
[05/17 12:39:31     17s] Ports/Pins                            16
[05/17 12:39:31     17s]     metal layer met4                   8
[05/17 12:39:31     17s]     metal layer met5                   8
[05/17 12:39:31     17s] 
[05/17 12:39:31     17s] Nets                                  24
[05/17 12:39:31     17s]     metal layer li1                    8
[05/17 12:39:31     17s]     metal layer met1                  15
[05/17 12:39:31     17s]     metal layer met2                   1
[05/17 12:39:31     17s] 
[05/17 12:39:31     17s]     Via Instances                      5
[05/17 12:39:31     17s] 
[05/17 12:39:31     17s] Special Nets                          38
[05/17 12:39:31     17s]     metal layer met1                  10
[05/17 12:39:31     17s]     metal layer met4                  17
[05/17 12:39:31     17s]     metal layer met5                  11
[05/17 12:39:31     17s] 
[05/17 12:39:31     17s]     Via Instances                    289
[05/17 12:39:31     17s] 
[05/17 12:39:31     17s] Metal Fills                            0
[05/17 12:39:31     17s] 
[05/17 12:39:31     17s]     Via Instances                      0
[05/17 12:39:31     17s] 
[05/17 12:39:31     17s] Metal FillOPCs                         0
[05/17 12:39:31     17s] 
[05/17 12:39:31     17s]     Via Instances                      0
[05/17 12:39:31     17s] 
[05/17 12:39:31     17s] Metal FillDRCs                         0
[05/17 12:39:31     17s] 
[05/17 12:39:31     17s]     Via Instances                      0
[05/17 12:39:31     17s] 
[05/17 12:39:31     17s] Text                                   6
[05/17 12:39:31     17s]     metal layer li1                    4
[05/17 12:39:31     17s]     metal layer met5                   2
[05/17 12:39:31     17s] 
[05/17 12:39:31     17s] 
[05/17 12:39:31     17s] Blockages                              0
[05/17 12:39:31     17s] 
[05/17 12:39:31     17s] 
[05/17 12:39:31     17s] Custom Text                            0
[05/17 12:39:31     17s] 
[05/17 12:39:31     17s] 
[05/17 12:39:31     17s] Custom Box                             0
[05/17 12:39:31     17s] 
[05/17 12:39:31     17s] Trim Metal                             0
[05/17 12:39:31     17s] 
[05/17 12:39:31     17s] ######Streamout is finished!
[05/17 12:39:31     17s] # set merge_files \
[concat \
[lsort [glob -nocomplain inputs/adk/*.gds*]] \
[lsort [glob -nocomplain inputs/*.gds*]] \
]
# streamOut $vars(results_dir)/$vars(design)-merged.gds \
   -units 1000 \
   -mapFile $vars(gds_layer_map) \
   -merge $merge_files
<CMD> streamOut results/ringosc-merged.gds -units 1000 -mapFile inputs/adk/rtk-stream-out.map -merge inputs/adk/stdcells.gds
[05/17 12:39:31     17s] Merge file: inputs/adk/stdcells.gds has version number: 3
[05/17 12:39:31     17s] Parse flat map file...
[05/17 12:39:31     17s] Writing GDSII file ...
[05/17 12:39:31     17s] 	****** db unit per micron = 1000 ******
[05/17 12:39:31     17s] 	****** output gds2 file unit per micron = 1000 ******
[05/17 12:39:31     17s] 	****** unit scaling factor = 1 ******
[05/17 12:39:31     17s] Output for instance
[05/17 12:39:31     17s] Output for bump
[05/17 12:39:31     17s] Output for physical terminals
[05/17 12:39:31     17s] Output for logical terminals
[05/17 12:39:31     17s] Output for regular nets
[05/17 12:39:31     17s] Output for special nets and metal fills
[05/17 12:39:31     17s] Output for via structure generation total number 12
[05/17 12:39:31     17s] Statistics for GDS generated (version 3)
[05/17 12:39:31     17s] ----------------------------------------
[05/17 12:39:31     17s] Stream Out Layer Mapping Information:
[05/17 12:39:31     17s] GDS Layer Number          GDS Layer Name
[05/17 12:39:31     17s] ----------------------------------------
[05/17 12:39:31     17s]     71                              via4
[05/17 12:39:31     17s]     70                              via3
[05/17 12:39:31     17s]     69                              via2
[05/17 12:39:31     17s]     72                              met5
[05/17 12:39:31     17s]     68                               via
[05/17 12:39:31     17s]     71                              met4
[05/17 12:39:31     17s]     67                              mcon
[05/17 12:39:31     17s]     70                              met3
[05/17 12:39:31     17s]     67                               li1
[05/17 12:39:31     17s]     68                              met1
[05/17 12:39:31     17s]     69                              met2
[05/17 12:39:31     17s] 
[05/17 12:39:31     17s] 
[05/17 12:39:31     17s] Stream Out Information Processed for GDS version 3:
[05/17 12:39:31     17s] Units: 1000 DBU
[05/17 12:39:31     17s] 
[05/17 12:39:31     17s] Object                             Count
[05/17 12:39:31     17s] ----------------------------------------
[05/17 12:39:31     17s] Instances                              4
[05/17 12:39:31     17s] 
[05/17 12:39:31     17s] Ports/Pins                            16
[05/17 12:39:31     17s]     metal layer met4                   8
[05/17 12:39:31     17s]     metal layer met5                   8
[05/17 12:39:31     17s] 
[05/17 12:39:31     17s] Nets                                  24
[05/17 12:39:31     17s]     metal layer li1                    8
[05/17 12:39:31     17s]     metal layer met1                  15
[05/17 12:39:31     17s]     metal layer met2                   1
[05/17 12:39:31     17s] 
[05/17 12:39:31     17s]     Via Instances                      5
[05/17 12:39:31     17s] 
[05/17 12:39:31     17s] Special Nets                          38
[05/17 12:39:31     17s]     metal layer met1                  10
[05/17 12:39:31     17s]     metal layer met4                  17
[05/17 12:39:31     17s]     metal layer met5                  11
[05/17 12:39:31     17s] 
[05/17 12:39:31     17s]     Via Instances                    289
[05/17 12:39:31     17s] 
[05/17 12:39:31     17s] Metal Fills                            0
[05/17 12:39:31     17s] 
[05/17 12:39:31     17s]     Via Instances                      0
[05/17 12:39:31     17s] 
[05/17 12:39:31     17s] Metal FillOPCs                         0
[05/17 12:39:31     17s] 
[05/17 12:39:31     17s]     Via Instances                      0
[05/17 12:39:31     17s] 
[05/17 12:39:31     17s] Metal FillDRCs                         0
[05/17 12:39:31     17s] 
[05/17 12:39:31     17s]     Via Instances                      0
[05/17 12:39:31     17s] 
[05/17 12:39:31     17s] Text                                   6
[05/17 12:39:31     17s]     metal layer li1                    4
[05/17 12:39:31     17s]     metal layer met5                   2
[05/17 12:39:31     17s] 
[05/17 12:39:31     17s] 
[05/17 12:39:31     17s] Blockages                              0
[05/17 12:39:31     17s] 
[05/17 12:39:31     17s] 
[05/17 12:39:31     17s] Custom Text                            0
[05/17 12:39:31     17s] 
[05/17 12:39:31     17s] 
[05/17 12:39:31     17s] Custom Box                             0
[05/17 12:39:31     17s] 
[05/17 12:39:31     17s] Trim Metal                             0
[05/17 12:39:31     17s] 
[05/17 12:39:31     17s] Scanning GDS file inputs/adk/stdcells.gds to register cell name ......
[05/17 12:39:31     17s] Merging GDS file inputs/adk/stdcells.gds ......
[05/17 12:39:31     17s] 	****** Merge file: inputs/adk/stdcells.gds has version number: 3.
[05/17 12:39:31     17s] 	****** Merge file: inputs/adk/stdcells.gds has units: 1000 per micron.
[05/17 12:39:31     17s] 	****** unit scaling factor = 1 ******
[05/17 12:39:31     17s] ######Streamout is finished!
[05/17 12:39:31     17s] # summaryReport -noHtml -outfile $vars(rpt_dir)/$vars(step).summaryReport.rpt
<CMD> summaryReport -noHtml -outfile reports/signoff.summaryReport.rpt
[05/17 12:39:31     17s] Start to collect the design information.
[05/17 12:39:31     17s] Build netlist information for Cell ringosc.
[05/17 12:39:31     17s] Finished collecting the design information.
[05/17 12:39:31     17s] Generating standard cells used in the design report.
[05/17 12:39:31     17s] Analyze library ... 
[05/17 12:39:31     17s] Analyze netlist ... 
[05/17 12:39:31     17s] Generate multi-driven nets information report.
[05/17 12:39:31     17s] Analyze timing ... 
[05/17 12:39:31     17s] Analyze floorplan/placement ... 
[05/17 12:39:31     17s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1000.9M
[05/17 12:39:31     17s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1000.9M
[05/17 12:39:31     17s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1000.9M
[05/17 12:39:31     17s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.020, REAL:0.008, MEM:1002.9M
[05/17 12:39:31     17s] Use non-trimmed site array because memory saving is not enough.
[05/17 12:39:31     17s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1002.9M
[05/17 12:39:31     17s] Process 271 wires and vias for routing blockage analysis
[05/17 12:39:31     17s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.020, REAL:0.008, MEM:1002.9M
[05/17 12:39:31     17s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.040, REAL:0.024, MEM:1002.9M
[05/17 12:39:31     17s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.024, MEM:1002.9M
[05/17 12:39:31     17s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1002.9M
[05/17 12:39:31     17s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1002.9M
[05/17 12:39:31     17s] Analysis Routing ...
[05/17 12:39:31     17s] Report saved in file reports/signoff.summaryReport.rpt
[05/17 12:39:31     17s] # verifyConnectivity -noAntenna
<CMD> verifyConnectivity -noAntenna
[05/17 12:39:31     17s] VERIFY_CONNECTIVITY use new engine.
[05/17 12:39:31     17s] 
[05/17 12:39:31     17s] ******** Start: VERIFY CONNECTIVITY ********
[05/17 12:39:31     17s] Start Time: Tue May 17 12:39:31 2022
[05/17 12:39:31     17s] 
[05/17 12:39:31     17s] Design Name: ringosc
[05/17 12:39:31     17s] Database Units: 1000
[05/17 12:39:31     17s] Design Boundary: (0.0000, 0.0000) (224.0200, 141.7800)
[05/17 12:39:31     17s] Error Limit = 1000; Warning Limit = 50
[05/17 12:39:31     17s] Check all nets
[05/17 12:39:31     17s] Use 16 pthreads
[05/17 12:39:31     17s] **WARN: (IMPVFC-97):	IO pin va of net va has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[05/17 12:39:31     17s] **WARN: (IMPVFC-97):	IO pin vb of net vb has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[05/17 12:39:31     17s] **WARN: (IMPVFC-97):	IO pin vc of net vc has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[05/17 12:39:31     17s] **WARN: (IMPVFC-97):	IO pin vbg of net vbg has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[05/17 12:39:31     17s] 
[05/17 12:39:31     17s] Begin Summary 
[05/17 12:39:31     17s]   Found no problems or warnings.
[05/17 12:39:31     17s] End Summary
[05/17 12:39:31     17s] 
[05/17 12:39:31     17s] End Time: Tue May 17 12:39:31 2022
[05/17 12:39:31     17s] Time Elapsed: 0:00:00.0
[05/17 12:39:31     17s] 
[05/17 12:39:31     17s] ******** End: VERIFY CONNECTIVITY ********
[05/17 12:39:31     17s]   Verification Complete : 0 Viols.  0 Wrngs.
[05/17 12:39:31     17s]   (CPU Time: 0:00:00.0  MEM: -4.000M)
[05/17 12:39:31     17s] 
[05/17 12:39:31     17s] # verify_drc
<CMD> verify_drc
[05/17 12:39:31     17s]  *** Starting Verify DRC (MEM: 998.9) ***
[05/17 12:39:31     17s] 
[05/17 12:39:31     17s] #create default rule from bind_ndr_rule rule=0x14a7dbb2a3d0 0x14a7d58c4fc0
[05/17 12:39:31     17s] ### import design signature (2): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 halo=0
[05/17 12:39:31     17s]   VERIFY DRC ...... Starting Verification
[05/17 12:39:31     17s]   VERIFY DRC ...... Initializing
[05/17 12:39:31     17s]   VERIFY DRC ...... Deleting Existing Violations
[05/17 12:39:31     17s]   VERIFY DRC ...... Creating Sub-Areas
[05/17 12:39:31     17s] **WARN: (IMPVFG-1198):	The number of CPUs requested 16 is larger than that verify_drc used 2. In Multithreading mode, the number of CPUs verify_drc used is not larger than the number of subareas.
[05/17 12:39:31     17s]  Use 'setMultiCpuUsage -localCpu' to specify the less cup number if the verify area is not large.
[05/17 12:39:31     17s]   VERIFY DRC ...... Using new threading
[05/17 12:39:31     17s]  VERIFY DRC ...... Sub-Area: {0.000 0.000 114.240 141.780} 1 of 2  Thread : 0
[05/17 12:39:31     17s]  VERIFY DRC ...... Thread : 1 finished.
[05/17 12:39:31     17s]  VERIFY DRC ...... Sub-Area: {114.240 0.000 224.020 141.780} 2 of 2  Thread : 0
[05/17 12:39:31     17s]  VERIFY DRC ...... Thread : 0 finished.
[05/17 12:39:31     17s] 
[05/17 12:39:31     17s]   Verification Complete : 0 Viols.
[05/17 12:39:31     17s] 
[05/17 12:39:31     17s]  *** End Verify DRC (CPU: 0:00:00.0  ELAPSED TIME: 0.00  MEM: 6.0M) ***
[05/17 12:39:31     17s] 
[05/17 12:39:31     17s] # verifyProcessAntenna
<CMD> verifyProcessAntenna
[05/17 12:39:31     17s] 
[05/17 12:39:31     17s] ******* START VERIFY ANTENNA ********
[05/17 12:39:31     17s] Report File: ringosc.antenna.rpt
[05/17 12:39:31     17s] LEF Macro File: ringosc.antenna.lef
[05/17 12:39:31     17s] Verification Complete: 0 Violations
[05/17 12:39:31     17s] ******* DONE VERIFY ANTENNA ********
[05/17 12:39:31     17s] (CPU Time: 0:00:00.0  MEM: 0.000M)
[05/17 12:39:31     17s] 
[05/17 12:39:31     17s] # puts "<FF> Plugin -> post_signoff_tcl"
# um::pop_snapshot_stack
<CMD> um::pop_snapshot_stack
[05/17 12:39:31     17s] # create_snapshot -name signoff -categories design
All LLGs are deleted
[05/17 12:39:31     17s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:986.9M
[05/17 12:39:31     17s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:986.9M
[05/17 12:39:31     17s] OPERPROF: Starting spInitSiteArr at level 1, MEM:986.9M
[05/17 12:39:31     17s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:986.9M
[05/17 12:39:31     17s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:986.9M
[05/17 12:39:31     18s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.020, REAL:0.008, MEM:1014.9M
[05/17 12:39:31     18s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1014.9M
[05/17 12:39:31     18s] Process 271 wires and vias for routing blockage analysis
[05/17 12:39:31     18s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.008, MEM:1014.9M
[05/17 12:39:31     18s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.017, MEM:1014.9M
[05/17 12:39:31     18s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.017, MEM:1014.9M
[05/17 12:39:31     18s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1014.9M
[05/17 12:39:31     18s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1014.9M
[05/17 12:39:31     18s] <CMD> reportMultiBitFFs -statistics
[05/17 12:39:31     18s] ------------------------------------------------------------
[05/17 12:39:31     18s] 	Current design flip-flop statistics
[05/17 12:39:31     18s] 
[05/17 12:39:31     18s] Single-Bit FF Count  :            0
[05/17 12:39:31     18s] Multi-Bit FF Count   :            0
[05/17 12:39:31     18s] Total Bit Count      :            0
[05/17 12:39:31     18s] Total FF Count       :            0
[05/17 12:39:31     18s] Bits Per Flop        :         -nan
[05/17 12:39:31     18s] ------------------------------------------------------------
[05/17 12:39:32     18s] <CMD> get_metric -raw -id current -uuid c8860116-c980-4912-99fe-7a9d797f50f2 clock.Routing.area.total
[05/17 12:39:32     18s] <CMD> get_metric -raw -id current -uuid c8860116-c980-4912-99fe-7a9d797f50f2 clock.PostConditioning.area.total
[05/17 12:39:32     18s] <CMD> get_metric -raw -id current -uuid c8860116-c980-4912-99fe-7a9d797f50f2 clock.eGRPC.area.total
[05/17 12:39:32     18s] <CMD> get_metric -raw -id current -uuid c8860116-c980-4912-99fe-7a9d797f50f2 clock.Routing.area.total
[05/17 12:39:32     18s] <CMD> get_metric -raw -id current -uuid c8860116-c980-4912-99fe-7a9d797f50f2 clock.Implementation.area.total
[05/17 12:39:32     18s] <CMD> get_metric -raw -id current -uuid c8860116-c980-4912-99fe-7a9d797f50f2 clock.eGRPC.area.total
[05/17 12:39:32     18s] <CMD> get_metric -raw -id current -uuid c8860116-c980-4912-99fe-7a9d797f50f2 clock.Construction.area.total
[05/17 12:39:32     18s] <CMD> get_metric -raw -id current -uuid c8860116-c980-4912-99fe-7a9d797f50f2 clock.Implementation.area.total
[05/17 12:39:32     18s] <CMD> get_metric -raw -id current -uuid 17ed7625-64be-417c-8056-03e941b858df clock.Routing.area.total
[05/17 12:39:32     18s] <CMD> get_metric -raw -id current -uuid 17ed7625-64be-417c-8056-03e941b858df clock.PostConditioning.area.total
[05/17 12:39:32     18s] <CMD> get_metric -raw -id current -uuid 17ed7625-64be-417c-8056-03e941b858df clock.eGRPC.area.total
[05/17 12:39:32     18s] <CMD> get_metric -raw -id current -uuid 17ed7625-64be-417c-8056-03e941b858df clock.Routing.area.total
[05/17 12:39:32     18s] <CMD> get_metric -raw -id current -uuid 17ed7625-64be-417c-8056-03e941b858df clock.Implementation.area.total
[05/17 12:39:32     18s] <CMD> get_metric -raw -id current -uuid 17ed7625-64be-417c-8056-03e941b858df clock.eGRPC.area.total
[05/17 12:39:32     18s] <CMD> get_metric -raw -id current -uuid 17ed7625-64be-417c-8056-03e941b858df clock.Construction.area.total
[05/17 12:39:32     18s] <CMD> get_metric -raw -id current -uuid 17ed7625-64be-417c-8056-03e941b858df clock.Implementation.area.total
[05/17 12:39:32     18s] <CMD> get_metric -raw -id current -uuid 36366d72-83b8-440f-915c-69bfabde2793 clock.Routing.area.total
[05/17 12:39:32     18s] <CMD> get_metric -raw -id current -uuid 36366d72-83b8-440f-915c-69bfabde2793 clock.PostConditioning.area.total
[05/17 12:39:32     18s] <CMD> get_metric -raw -id current -uuid 36366d72-83b8-440f-915c-69bfabde2793 clock.eGRPC.area.total
[05/17 12:39:32     18s] <CMD> get_metric -raw -id current -uuid 36366d72-83b8-440f-915c-69bfabde2793 clock.Routing.area.total
[05/17 12:39:32     18s] <CMD> get_metric -raw -id current -uuid 36366d72-83b8-440f-915c-69bfabde2793 clock.Implementation.area.total
[05/17 12:39:32     18s] <CMD> get_metric -raw -id current -uuid 36366d72-83b8-440f-915c-69bfabde2793 clock.eGRPC.area.total
[05/17 12:39:32     18s] <CMD> get_metric -raw -id current -uuid 36366d72-83b8-440f-915c-69bfabde2793 clock.Construction.area.total
[05/17 12:39:32     18s] <CMD> get_metric -raw -id current -uuid 36366d72-83b8-440f-915c-69bfabde2793 clock.Implementation.area.total
[05/17 12:39:32     18s] <CMD> get_metric -raw -id current -uuid 84dd2efc-9d8d-4998-a8a2-d1b10fa18157 clock.Routing.area.total
[05/17 12:39:32     18s] <CMD> get_metric -raw -id current -uuid 84dd2efc-9d8d-4998-a8a2-d1b10fa18157 clock.PostConditioning.area.total
[05/17 12:39:32     18s] <CMD> get_metric -raw -id current -uuid 84dd2efc-9d8d-4998-a8a2-d1b10fa18157 clock.eGRPC.area.total
[05/17 12:39:32     18s] <CMD> get_metric -raw -id current -uuid 84dd2efc-9d8d-4998-a8a2-d1b10fa18157 clock.Routing.area.total
[05/17 12:39:32     18s] <CMD> get_metric -raw -id current -uuid 84dd2efc-9d8d-4998-a8a2-d1b10fa18157 clock.Implementation.area.total
[05/17 12:39:32     18s] <CMD> get_metric -raw -id current -uuid 84dd2efc-9d8d-4998-a8a2-d1b10fa18157 clock.eGRPC.area.total
[05/17 12:39:32     18s] <CMD> get_metric -raw -id current -uuid 84dd2efc-9d8d-4998-a8a2-d1b10fa18157 clock.Construction.area.total
[05/17 12:39:32     18s] <CMD> get_metric -raw -id current -uuid 84dd2efc-9d8d-4998-a8a2-d1b10fa18157 clock.Implementation.area.total
[05/17 12:39:32     18s] <CMD> get_metric -raw -id current -uuid 5d6940d8-d30d-4e68-a34c-46d2749296ed clock.Routing.area.total
[05/17 12:39:32     18s] <CMD> get_metric -raw -id current -uuid 5d6940d8-d30d-4e68-a34c-46d2749296ed clock.PostConditioning.area.total
[05/17 12:39:32     18s] <CMD> get_metric -raw -id current -uuid 5d6940d8-d30d-4e68-a34c-46d2749296ed clock.eGRPC.area.total
[05/17 12:39:32     18s] <CMD> get_metric -raw -id current -uuid 5d6940d8-d30d-4e68-a34c-46d2749296ed clock.Routing.area.total
[05/17 12:39:32     18s] <CMD> get_metric -raw -id current -uuid 5d6940d8-d30d-4e68-a34c-46d2749296ed clock.Implementation.area.total
[05/17 12:39:32     18s] <CMD> get_metric -raw -id current -uuid 5d6940d8-d30d-4e68-a34c-46d2749296ed clock.eGRPC.area.total
[05/17 12:39:32     18s] <CMD> get_metric -raw -id current -uuid 5d6940d8-d30d-4e68-a34c-46d2749296ed clock.Construction.area.total
[05/17 12:39:32     18s] <CMD> get_metric -raw -id current -uuid 5d6940d8-d30d-4e68-a34c-46d2749296ed clock.Implementation.area.total
[05/17 12:39:32     18s] <CMD> get_metric -raw -id current -uuid 45206baf-1efc-403b-b2a6-e5495aa91cf9 clock.Routing.area.total
[05/17 12:39:32     18s] <CMD> get_metric -raw -id current -uuid 45206baf-1efc-403b-b2a6-e5495aa91cf9 clock.PostConditioning.area.total
[05/17 12:39:32     18s] <CMD> get_metric -raw -id current -uuid 45206baf-1efc-403b-b2a6-e5495aa91cf9 clock.eGRPC.area.total
[05/17 12:39:32     18s] <CMD> get_metric -raw -id current -uuid 45206baf-1efc-403b-b2a6-e5495aa91cf9 clock.Routing.area.total
[05/17 12:39:32     18s] <CMD> get_metric -raw -id current -uuid 45206baf-1efc-403b-b2a6-e5495aa91cf9 clock.Implementation.area.total
[05/17 12:39:32     18s] <CMD> get_metric -raw -id current -uuid 45206baf-1efc-403b-b2a6-e5495aa91cf9 clock.eGRPC.area.total
[05/17 12:39:32     18s] <CMD> get_metric -raw -id current -uuid 45206baf-1efc-403b-b2a6-e5495aa91cf9 clock.Construction.area.total
[05/17 12:39:32     18s] <CMD> get_metric -raw -id current -uuid 45206baf-1efc-403b-b2a6-e5495aa91cf9 clock.Implementation.area.total
[05/17 12:39:32     18s] <CMD> get_metric -raw -id current -uuid 6a0f4bb9-f8bd-46f7-bb9d-c23c8ac6ffa1 clock.Routing.area.total
[05/17 12:39:32     18s] <CMD> get_metric -raw -id current -uuid 6a0f4bb9-f8bd-46f7-bb9d-c23c8ac6ffa1 clock.PostConditioning.area.total
[05/17 12:39:32     18s] <CMD> get_metric -raw -id current -uuid 6a0f4bb9-f8bd-46f7-bb9d-c23c8ac6ffa1 clock.eGRPC.area.total
[05/17 12:39:32     18s] <CMD> get_metric -raw -id current -uuid 6a0f4bb9-f8bd-46f7-bb9d-c23c8ac6ffa1 clock.Routing.area.total
[05/17 12:39:32     18s] <CMD> get_metric -raw -id current -uuid 6a0f4bb9-f8bd-46f7-bb9d-c23c8ac6ffa1 clock.Implementation.area.total
[05/17 12:39:32     18s] <CMD> get_metric -raw -id current -uuid 6a0f4bb9-f8bd-46f7-bb9d-c23c8ac6ffa1 clock.eGRPC.area.total
[05/17 12:39:32     18s] <CMD> get_metric -raw -id current -uuid 6a0f4bb9-f8bd-46f7-bb9d-c23c8ac6ffa1 clock.Construction.area.total
[05/17 12:39:32     18s] <CMD> get_metric -raw -id current -uuid 6a0f4bb9-f8bd-46f7-bb9d-c23c8ac6ffa1 clock.Implementation.area.total
[05/17 12:39:32     18s] <CMD> get_metric -raw -id current -uuid dab6bb4b-9aa6-4101-9d24-d5ac13a63fdc clock.Routing.area.total
[05/17 12:39:32     18s] <CMD> get_metric -raw -id current -uuid dab6bb4b-9aa6-4101-9d24-d5ac13a63fdc clock.PostConditioning.area.total
[05/17 12:39:32     18s] <CMD> get_metric -raw -id current -uuid dab6bb4b-9aa6-4101-9d24-d5ac13a63fdc clock.eGRPC.area.total
[05/17 12:39:32     18s] <CMD> get_metric -raw -id current -uuid dab6bb4b-9aa6-4101-9d24-d5ac13a63fdc clock.Routing.area.total
[05/17 12:39:32     18s] <CMD> get_metric -raw -id current -uuid dab6bb4b-9aa6-4101-9d24-d5ac13a63fdc clock.Implementation.area.total
[05/17 12:39:32     18s] <CMD> get_metric -raw -id current -uuid dab6bb4b-9aa6-4101-9d24-d5ac13a63fdc clock.eGRPC.area.total
[05/17 12:39:32     18s] <CMD> get_metric -raw -id current -uuid dab6bb4b-9aa6-4101-9d24-d5ac13a63fdc clock.Construction.area.total
[05/17 12:39:32     18s] <CMD> get_metric -raw -id current -uuid dab6bb4b-9aa6-4101-9d24-d5ac13a63fdc clock.Implementation.area.total
[05/17 12:39:32     18s] <CMD> get_metric -raw -id current -uuid e5bf7d15-d94d-4a2a-b79c-4b22dd2e97d8 clock.Routing.area.total
[05/17 12:39:32     18s] <CMD> get_metric -raw -id current -uuid e5bf7d15-d94d-4a2a-b79c-4b22dd2e97d8 clock.PostConditioning.area.total
[05/17 12:39:32     18s] <CMD> get_metric -raw -id current -uuid e5bf7d15-d94d-4a2a-b79c-4b22dd2e97d8 clock.eGRPC.area.total
[05/17 12:39:32     18s] <CMD> get_metric -raw -id current -uuid e5bf7d15-d94d-4a2a-b79c-4b22dd2e97d8 clock.Routing.area.total
[05/17 12:39:32     18s] <CMD> get_metric -raw -id current -uuid e5bf7d15-d94d-4a2a-b79c-4b22dd2e97d8 clock.Implementation.area.total
[05/17 12:39:32     18s] <CMD> get_metric -raw -id current -uuid e5bf7d15-d94d-4a2a-b79c-4b22dd2e97d8 clock.eGRPC.area.total
[05/17 12:39:32     18s] <CMD> get_metric -raw -id current -uuid e5bf7d15-d94d-4a2a-b79c-4b22dd2e97d8 clock.Construction.area.total
[05/17 12:39:32     18s] <CMD> get_metric -raw -id current -uuid e5bf7d15-d94d-4a2a-b79c-4b22dd2e97d8 clock.Implementation.area.total
[05/17 12:39:32     18s] <CMD> get_metric -raw -id current -uuid dc1749f4-c76b-450b-8285-b9e78dab2927 clock.Routing.area.total
[05/17 12:39:32     18s] <CMD> get_metric -raw -id current -uuid dc1749f4-c76b-450b-8285-b9e78dab2927 clock.PostConditioning.area.total
[05/17 12:39:32     18s] <CMD> get_metric -raw -id current -uuid dc1749f4-c76b-450b-8285-b9e78dab2927 clock.eGRPC.area.total
[05/17 12:39:32     18s] <CMD> get_metric -raw -id current -uuid dc1749f4-c76b-450b-8285-b9e78dab2927 clock.Routing.area.total
[05/17 12:39:32     18s] <CMD> get_metric -raw -id current -uuid dc1749f4-c76b-450b-8285-b9e78dab2927 clock.Implementation.area.total
[05/17 12:39:32     18s] <CMD> get_metric -raw -id current -uuid dc1749f4-c76b-450b-8285-b9e78dab2927 clock.eGRPC.area.total
[05/17 12:39:32     18s] <CMD> get_metric -raw -id current -uuid dc1749f4-c76b-450b-8285-b9e78dab2927 clock.Construction.area.total
[05/17 12:39:32     18s] <CMD> get_metric -raw -id current -uuid dc1749f4-c76b-450b-8285-b9e78dab2927 clock.Implementation.area.total
[05/17 12:39:32     18s] <CMD> get_metric -raw -id current -uuid 82c976fc-6d33-4d29-86fd-b426f9e1ed85 clock.Routing.area.total
[05/17 12:39:32     18s] <CMD> get_metric -raw -id current -uuid 82c976fc-6d33-4d29-86fd-b426f9e1ed85 clock.PostConditioning.area.total
[05/17 12:39:32     18s] <CMD> get_metric -raw -id current -uuid 82c976fc-6d33-4d29-86fd-b426f9e1ed85 clock.eGRPC.area.total
[05/17 12:39:32     18s] <CMD> get_metric -raw -id current -uuid 82c976fc-6d33-4d29-86fd-b426f9e1ed85 clock.Routing.area.total
[05/17 12:39:32     18s] <CMD> get_metric -raw -id current -uuid 82c976fc-6d33-4d29-86fd-b426f9e1ed85 clock.Implementation.area.total
[05/17 12:39:32     18s] <CMD> get_metric -raw -id current -uuid 82c976fc-6d33-4d29-86fd-b426f9e1ed85 clock.eGRPC.area.total
[05/17 12:39:32     18s] <CMD> get_metric -raw -id current -uuid 82c976fc-6d33-4d29-86fd-b426f9e1ed85 clock.Construction.area.total
[05/17 12:39:32     18s] <CMD> get_metric -raw -id current -uuid 82c976fc-6d33-4d29-86fd-b426f9e1ed85 clock.Implementation.area.total
[05/17 12:39:32     18s] <CMD> get_metric -raw -id current -uuid 5f4224e6-99a0-4969-83f4-d4d922e67c54 clock.Routing.area.total
[05/17 12:39:32     18s] <CMD> get_metric -raw -id current -uuid 5f4224e6-99a0-4969-83f4-d4d922e67c54 clock.PostConditioning.area.total
[05/17 12:39:32     18s] <CMD> get_metric -raw -id current -uuid 5f4224e6-99a0-4969-83f4-d4d922e67c54 clock.eGRPC.area.total
[05/17 12:39:32     18s] <CMD> get_metric -raw -id current -uuid 5f4224e6-99a0-4969-83f4-d4d922e67c54 clock.Routing.area.total
[05/17 12:39:32     18s] <CMD> get_metric -raw -id current -uuid 5f4224e6-99a0-4969-83f4-d4d922e67c54 clock.Implementation.area.total
[05/17 12:39:32     18s] <CMD> get_metric -raw -id current -uuid 5f4224e6-99a0-4969-83f4-d4d922e67c54 clock.eGRPC.area.total
[05/17 12:39:32     18s] <CMD> get_metric -raw -id current -uuid 5f4224e6-99a0-4969-83f4-d4d922e67c54 clock.Construction.area.total
[05/17 12:39:32     18s] <CMD> get_metric -raw -id current -uuid 5f4224e6-99a0-4969-83f4-d4d922e67c54 clock.Implementation.area.total
[05/17 12:39:32     18s] <CMD> get_metric -raw -id current -uuid ff9cac4e-6fb2-4bdf-ab00-37167209098b clock.Routing.area.total
[05/17 12:39:32     18s] <CMD> get_metric -raw -id current -uuid ff9cac4e-6fb2-4bdf-ab00-37167209098b clock.PostConditioning.area.total
[05/17 12:39:32     18s] <CMD> get_metric -raw -id current -uuid ff9cac4e-6fb2-4bdf-ab00-37167209098b clock.eGRPC.area.total
[05/17 12:39:32     18s] <CMD> get_metric -raw -id current -uuid ff9cac4e-6fb2-4bdf-ab00-37167209098b clock.Routing.area.total
[05/17 12:39:32     18s] <CMD> get_metric -raw -id current -uuid ff9cac4e-6fb2-4bdf-ab00-37167209098b clock.Implementation.area.total
[05/17 12:39:32     18s] <CMD> get_metric -raw -id current -uuid ff9cac4e-6fb2-4bdf-ab00-37167209098b clock.eGRPC.area.total
[05/17 12:39:32     18s] <CMD> get_metric -raw -id current -uuid ff9cac4e-6fb2-4bdf-ab00-37167209098b clock.Construction.area.total
[05/17 12:39:32     18s] <CMD> get_metric -raw -id current -uuid ff9cac4e-6fb2-4bdf-ab00-37167209098b clock.Implementation.area.total
[05/17 12:39:32     18s] <CMD> get_metric -raw -id current -uuid df428a44-4652-4e81-91f0-997996392e07 clock.Routing.area.total
[05/17 12:39:32     18s] <CMD> get_metric -raw -id current -uuid df428a44-4652-4e81-91f0-997996392e07 clock.PostConditioning.area.total
[05/17 12:39:32     18s] <CMD> get_metric -raw -id current -uuid df428a44-4652-4e81-91f0-997996392e07 clock.eGRPC.area.total
[05/17 12:39:32     18s] <CMD> get_metric -raw -id current -uuid df428a44-4652-4e81-91f0-997996392e07 clock.Routing.area.total
[05/17 12:39:32     18s] <CMD> get_metric -raw -id current -uuid df428a44-4652-4e81-91f0-997996392e07 clock.Implementation.area.total
[05/17 12:39:32     18s] <CMD> get_metric -raw -id current -uuid df428a44-4652-4e81-91f0-997996392e07 clock.eGRPC.area.total
[05/17 12:39:32     18s] <CMD> get_metric -raw -id current -uuid df428a44-4652-4e81-91f0-997996392e07 clock.Construction.area.total
[05/17 12:39:32     18s] <CMD> get_metric -raw -id current -uuid df428a44-4652-4e81-91f0-997996392e07 clock.Implementation.area.total
[05/17 12:39:32     18s] UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/17 12:39:32     18s] UM:           2.21              5                                      signoff
[05/17 12:39:32     18s] # report_metric -file reports/metrics.html -format html
<CMD> um::get_metric_definition -name *.drc
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name *.drc.layer:*
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name *.drc.layer:*.type:*
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name *.drc.type:*
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name check.drc
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name check.drc.antenna
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name check.place.*
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name clock.area.buffer
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name clock.area.clkgate
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name clock.area.inverter
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name clock.area.logic
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name clock.area.nonicg
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name clock.area.total
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name clock.area_distribution.buffer.base_cell:*
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name clock.area_distribution.clkgate.base_cell:*
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name clock.area_distribution.inverter.base_cell:*
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name clock.area_distribution.logic.base_cell:*
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name clock.area_distribution.nonicg.base_cell:*
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name clock.buffer_depth_constraint.skew_group:*.*
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name clock.capacitance.gate.leaf
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name clock.capacitance.gate.top
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name clock.capacitance.gate.trunk
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name clock.capacitance.sink.*
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name clock.capacitance.total.leaf
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name clock.capacitance.total.top
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name clock.capacitance.total.trunk
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name clock.capacitance.wire.leaf
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name clock.capacitance.wire.top
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name clock.capacitance.wire.trunk
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name clock.drv.nets.capacitance.*
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name clock.drv.nets.capacitance.count
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name clock.drv.nets.capacitance.max
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name clock.drv.nets.fanout.*
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name clock.drv.nets.fanout.count
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name clock.drv.nets.fanout.max
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name clock.drv.nets.length.*
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name clock.drv.nets.length.count
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name clock.drv.nets.length.max
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name clock.drv.nets.remaining
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name clock.drv.nets.resistance.*
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name clock.drv.nets.resistance.count
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name clock.drv.nets.resistance.max
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name clock.drv.nets.unfixable
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name clock.halo.clock_tree:*.count
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name clock.halo.clock_tree:*.violations
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name clock.instances.buffer
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name clock.instances.buffer.creator.*
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name clock.instances.clkgate
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name clock.instances.inverter
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name clock.instances.inverter.creator.*
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name clock.instances.logic
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name clock.instances.nonicg
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name clock.instances.total
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name clock.instances_distribution.buffer.base_cell:*
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name clock.instances_distribution.clkgate.base_cell:*
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name clock.instances_distribution.inverter.base_cell:*
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name clock.instances_distribution.logic.base_cell:*
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name clock.instances_distribution.nonicg.base_cell:*
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name clock.latency.primary_reporting_skew_group.primary_half_corner.*
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name clock.latency.skew_group:*.delay_corner:*.early.*
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name clock.latency.skew_group:*.delay_corner:*.late.*
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name clock.nets.length.leaf
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name clock.nets.length.top
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name clock.nets.length.total
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name clock.nets.length.trunk
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name clock.skew.primary_reporting_skew_group.primary_half_corner.*
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name clock.skew.skew_group:*.delay_corner:*.early.gate
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name clock.skew.skew_group:*.delay_corner:*.early.skew_band.*
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name clock.skew.skew_group:*.delay_corner:*.early.target
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name clock.skew.skew_group:*.delay_corner:*.early.target_met
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name clock.skew.skew_group:*.delay_corner:*.early.total
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name clock.skew.skew_group:*.delay_corner:*.early.wire
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name clock.skew.skew_group:*.delay_corner:*.late.gate
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name clock.skew.skew_group:*.delay_corner:*.late.skew_band.*
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name clock.skew.skew_group:*.delay_corner:*.late.target
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name clock.skew.skew_group:*.delay_corner:*.late.target_met
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name clock.skew.skew_group:*.delay_corner:*.late.total
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name clock.skew.skew_group:*.delay_corner:*.late.wire
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name clock.stage_depth_constraint.*
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name clock.transition.auto_target.delay_corner:*.early.clock_tree:*
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name clock.transition.auto_target.delay_corner:*.late.clock_tree:*
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name clock.transition.primary_half_corner.leaf.*.*
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name clock.transition.primary_half_corner.leaf.*.max
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name clock.transition.primary_half_corner.top.*.*
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name clock.transition.primary_half_corner.top.*.max
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name clock.transition.primary_half_corner.trunk.*.*
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name clock.transition.primary_half_corner.trunk.*.max
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name clock.transition.target.delay_corner:*.early.leaf.clock_tree:*
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name clock.transition.target.delay_corner:*.early.top.clock_tree:*
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name clock.transition.target.delay_corner:*.early.trunk.clock_tree:*
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name clock.transition.target.delay_corner:*.late.leaf.clock_tree:*
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name clock.transition.target.delay_corner:*.late.top.clock_tree:*
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name clock.transition.target.delay_corner:*.late.trunk.clock_tree:*
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name clock.transition.target.primary_half_corner.leaf.*
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name clock.transition.target.primary_half_corner.top.*
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name clock.transition.target.primary_half_corner.trunk.*
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name design.area
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name design.area.always_on
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name design.area.blackbox
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name design.area.buffer
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name design.area.combinatorial
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name design.area.hinst:*
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name design.area.icg
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name design.area.inverter
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name design.area.io
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name design.area.isolation
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name design.area.latch
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name design.area.level_shifter
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name design.area.logical
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name design.area.macro
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name design.area.physical
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name design.area.power_switch
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name design.area.register
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name design.area.std_cell
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name design.area.vth:*
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name design.area.vth:*.ratio
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name design.blockages.place.area
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name design.blockages.route.area
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name design.blockages.route.area.layer:*
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name design.congestion.hotspot.max
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name design.congestion.hotspot.total
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name design.density
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name design.floorplan.image
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name design.instances
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name design.instances.always_on
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name design.instances.blackbox
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name design.instances.buffer
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name design.instances.combinatorial
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name design.instances.hinst:*
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name design.instances.icg
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name design.instances.inverter
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name design.instances.io
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name design.instances.isolation
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name design.instances.latch
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name design.instances.level_shifter
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name design.instances.logical
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name design.instances.macro
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name design.instances.physical
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name design.instances.power_switch
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name design.instances.register
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name design.instances.std_cell
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name design.instances.vth:*
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name design.instances.vth:*.ratio
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name design.multibit.*
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name design.name
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name design.route.drc.image
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name flow.cputime
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name flow.cputime.total
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name flow.last_child_snapshot
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name flow.log
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name flow.machine
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name flow.machine.cpu.frequency
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name flow.machine.cpu.model
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name flow.machine.cpu.number
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name flow.machine.hostname
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name flow.machine.load
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name flow.machine.memory.free
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name flow.machine.memory.total
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name flow.machine.os
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name flow.machine.swap.free
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name flow.machine.swap.total
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name flow.memory
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name flow.memory.resident
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name flow.memory.resident.peak
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name flow.realtime
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name flow.realtime.total
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name flow.root_config
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name flow.run_directory
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name flow.run_tag
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name flow.step.tcl
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name flow.template.feature_enabled
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name flow.template.type
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name flow.tool_list
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name flow.user
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name flowtool.status
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name messages
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name name
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name power
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name power.clock
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name power.hinst:*
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name power.internal
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name power.internal.hinst:*
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name power.internal.type:*
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name power.leakage
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name power.leakage.hinst:*
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name power.leakage.type:*
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name power.switching
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name power.switching.hinst:*
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name power.switching.type:*
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name route.drc
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name route.drc.antenna
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name route.drc.layer:*
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name route.map.*
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name route.overflow
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name route.overflow.horizontal
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name route.overflow.layer:*
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name route.overflow.vertical
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name route.shielding.*
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name route.via
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name route.via.layer:*
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name route.via.multicut
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name route.via.multicut.layer:*
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name route.via.multicut.percentage
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name route.via.singlecut
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name route.via.singlecut.layer:*
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name route.via.singlecut.percentage
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name route.via.total
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name route.wirelength
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name timing.drv.max_cap.total
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name timing.drv.max_cap.worst
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name timing.drv.max_fanout.total
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name timing.drv.max_fanout.worst
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name timing.drv.max_length.total
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name timing.drv.max_length.worst
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name timing.drv.max_tran.total
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name timing.drv.max_tran.worst
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name timing.hold.feps
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name timing.hold.feps.analysis_view:*
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name timing.hold.feps.path_group:*
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name timing.hold.feps.path_group:*.analysis_view:*
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name timing.hold.feps.path_group:reg2reg
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name timing.hold.histogram
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name timing.hold.histogram.views
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name timing.hold.tns
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name timing.hold.tns.analysis_view:*
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name timing.hold.tns.path_group:*
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name timing.hold.tns.path_group:*.analysis_view:*
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name timing.hold.tns.path_group:reg2reg
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name timing.hold.type
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name timing.hold.wns
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name timing.hold.wns.analysis_view:*
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name timing.hold.wns.path_group:*
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name timing.hold.wns.path_group:*.analysis_view:*
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name timing.hold.wns.path_group:reg2reg
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name timing.min_pulse_width.clocktree.feps
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name timing.min_pulse_width.clocktree.feps.analysis_view:*
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name timing.min_pulse_width.clocktree.feps.analysis_view:*.clock:*
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name timing.min_pulse_width.clocktree.feps.clock:*
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name timing.min_pulse_width.clocktree.tns
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name timing.min_pulse_width.clocktree.tns.analysis_view:*
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name timing.min_pulse_width.clocktree.tns.analysis_view:*.clock:*
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name timing.min_pulse_width.clocktree.tns.clock:*
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name timing.min_pulse_width.clocktree.wns
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name timing.min_pulse_width.clocktree.wns.analysis_view:*
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name timing.min_pulse_width.clocktree.wns.analysis_view:*.clock:*
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name timing.min_pulse_width.clocktree.wns.clock:*
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name timing.min_pulse_width.endpoints.feps
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name timing.min_pulse_width.endpoints.feps.analysis_view:*
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name timing.min_pulse_width.endpoints.feps.analysis_view:*.clock:*
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name timing.min_pulse_width.endpoints.feps.clock:*
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name timing.min_pulse_width.endpoints.tns
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name timing.min_pulse_width.endpoints.tns.analysis_view:*
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name timing.min_pulse_width.endpoints.tns.analysis_view:*.clock:*
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name timing.min_pulse_width.endpoints.tns.clock:*
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name timing.min_pulse_width.endpoints.wns
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name timing.min_pulse_width.endpoints.wns.analysis_view:*
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name timing.min_pulse_width.endpoints.wns.analysis_view:*.clock:*
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name timing.min_pulse_width.endpoints.wns.clock:*
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name timing.setup.feps
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name timing.setup.feps.analysis_view:*
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name timing.setup.feps.path_group:*
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name timing.setup.feps.path_group:*.analysis_view:*
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name timing.setup.feps.path_group:reg2reg
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name timing.setup.histogram
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name timing.setup.histogram.views
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name timing.setup.tns
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name timing.setup.tns.analysis_view:*
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name timing.setup.tns.path_group:*
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name timing.setup.tns.path_group:*.analysis_view:*
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name timing.setup.tns.path_group:reg2reg
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name timing.setup.type
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name timing.setup.wns
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name timing.setup.wns.analysis_view:*
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name timing.setup.wns.path_group:*
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name timing.setup.wns.path_group:*.analysis_view:*
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name timing.setup.wns.path_group:reg2reg
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name timing.si.double_clocking.analysis_view:*
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name timing.si.double_clocking.frequency_violations.analysis_view:*
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name timing.si.double_clocking.report_file.analysis_view:*
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name timing.si.glitches
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name timing.si.noise
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name transition.*
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name transition.count
[05/17 12:39:32     18s] <CMD> um::get_metric_definition -name transition.max
[05/17 12:39:32     18s] # return
### End verbose source output for 'innovus-foundation-flow/INNOVUS/run_signoff.tcl'.
[05/17 12:39:32     18s] ### End verbose source output for 'scripts/main.tcl'.
[05/17 12:39:32     18s] ### Start verbose source output (echo mode) for 'scripts/generate-results.tcl' ...
[05/17 12:39:32     18s] # write_sdf $vars(results_dir)/$vars(design).sdf
<CMD> write_sdf $vars(results_dir)/$vars(design).sdf
[05/17 12:39:32     18s] **WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_delay_calc'. This setting is recommended for generating SDF for functional  simulation applications.
[05/17 12:39:32     18s] Starting SI iteration 1 using Infinite Timing Windows
[05/17 12:39:32     18s] Total CPU(s) requested: 16
[05/17 12:39:32     18s] Total CPU(s) enabled with current License(s): 8
[05/17 12:39:32     18s] Current free CPU(s): 8
[05/17 12:39:32     18s] Additional license(s) checked out: 1 Innovus_CPU_Opt license(s) for 8 CPU(s)
[05/17 12:39:32     18s] Total CPU(s) now enabled: 16
[05/17 12:39:32     18s] Multithreaded Timing Analysis is initialized with 16 threads
[05/17 12:39:32     18s] 
[05/17 12:39:32     18s] #################################################################################
[05/17 12:39:32     18s] # Design Stage: PostRoute
[05/17 12:39:32     18s] # Design Name: ringosc
[05/17 12:39:32     18s] # Design Mode: 130nm
[05/17 12:39:32     18s] # Analysis Mode: MMMC OCV 
[05/17 12:39:32     18s] # Parasitics Mode: SPEF/RCDB 
[05/17 12:39:32     18s] # Signoff Settings: SI On 
[05/17 12:39:32     18s] #################################################################################
[05/17 12:39:32     18s] Topological Sorting (REAL = 0:00:00.0, MEM = 1181.5M, InitMEM = 1181.5M)
[05/17 12:39:32     18s] Setting infinite Tws ...
[05/17 12:39:32     18s] First Iteration Infinite Tw... 
[05/17 12:39:32     18s] Start delay calculation (fullDC) (16 T). (MEM=1181.46)
[05/17 12:39:32     18s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:32     18s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:32     18s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:32     18s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:32     18s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:32     18s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:32     18s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:32     18s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:32     18s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:32     18s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:32     18s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:32     18s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:32     18s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:32     18s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:32     18s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:32     18s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:32     18s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:32     18s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:32     18s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:32     18s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:32     18s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:32     18s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:32     18s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:32     18s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:32     18s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:32     18s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:32     18s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:32     18s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:32     18s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:32     18s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:32     18s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:32     18s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:32     18s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:32     18s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:32     18s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:32     18s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:32     18s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:32     18s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:32     18s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:32     18s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:32     18s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:32     18s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:32     18s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:32     18s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:32     18s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:32     18s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:32     18s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:32     18s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:32     18s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:32     18s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:32     18s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:32     18s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:32     18s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:32     18s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:32     18s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:32     18s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:32     18s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:32     18s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:32     18s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:32     18s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:32     18s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:32     18s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:32     18s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:32     18s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:32     18s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:32     18s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:32     18s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:32     18s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:32     18s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:32     18s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:32     18s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:32     18s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:32     18s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:32     18s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:32     18s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:32     18s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:32     18s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:32     18s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:32     18s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:32     18s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:32     18s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:32     18s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:32     18s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:32     18s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:32     18s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:32     18s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:32     18s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:32     18s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:32     18s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:32     18s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:32     18s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:32     18s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:32     18s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:32     18s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:32     18s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:32     18s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:32     18s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:32     18s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:32     18s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:32     18s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:32     18s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:32     18s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:32     18s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:32     18s] LayerId::1 widthSet size::4
[05/17 12:39:32     18s] LayerId::2 widthSet size::4
[05/17 12:39:32     18s] LayerId::3 widthSet size::5
[05/17 12:39:32     18s] LayerId::4 widthSet size::4
[05/17 12:39:32     18s] LayerId::5 widthSet size::5
[05/17 12:39:32     18s] LayerId::6 widthSet size::2
[05/17 12:39:32     18s] Initializing multi-corner capacitance tables ... 
[05/17 12:39:32     18s] Initializing multi-corner resistance tables ...
[05/17 12:39:32     18s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:32     18s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:32     18s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:32     18s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:32     18s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:32     18s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:32     18s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:32     18s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:32     18s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:32     18s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:32     18s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:32     18s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:32     18s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:32     18s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:32     18s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:32     18s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:32     18s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:32     18s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:32     18s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:32     18s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:32     18s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:32     18s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:32     18s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:32     18s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:32     18s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:32     18s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:32     18s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:32     18s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:32     18s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:32     18s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:32     18s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:32     18s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:32     18s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:32     18s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:32     18s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:32     18s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:32     18s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:32     18s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:32     18s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:32     18s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:32     18s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:32     18s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:32     18s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:32     18s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:32     18s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:32     18s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:32     18s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:32     18s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:32     18s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:32     18s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:32     18s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:32     18s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:32     18s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:32     18s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:32     18s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/17 12:39:32     18s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.251122 ; uaWl: 1.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.396600 ; newSi: 0.074300 ; pMod: 82 ; 
[05/17 12:39:32     18s] Start AAE Lib Loading. (MEM=1189.67)
[05/17 12:39:32     18s] End AAE Lib Loading. (MEM=1199.21 CPU=0:00:00.0 Real=0:00:00.0)
[05/17 12:39:32     18s] End AAE Lib Interpolated Model. (MEM=1199.21 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/17 12:39:32     18s] Opening parasitic data file '/tmp/innovus_temp_4070773_rice-503-20-north_xingyuni_jZOVsT/ringosc_4070773_bm6FCS.rcdb.d' for reading (mem: 1208.750M)
[05/17 12:39:32     18s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1208.8M)
[05/17 12:39:32     18s] Total number of fetched objects 6
[05/17 12:39:32     18s] AAE_INFO-618: Total number of nets in the design is 14,  21.4 percent of the nets selected for SI analysis
[05/17 12:39:32     18s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/17 12:39:32     18s] End delay calculation. (MEM=1415.07 CPU=0:00:00.0 REAL=0:00:00.0)
[05/17 12:39:32     18s] End delay calculation (fullDC). (MEM=1415.07 CPU=0:00:00.1 REAL=0:00:00.0)
[05/17 12:39:32     18s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 1415.1M) ***
[05/17 12:39:32     18s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1375.1M)
[05/17 12:39:32     18s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/17 12:39:32     18s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1407.1M)
[05/17 12:39:32     18s] Starting SI iteration 2
[05/17 12:39:32     18s] Start delay calculation (fullDC) (16 T). (MEM=1241.07)
[05/17 12:39:32     18s] End AAE Lib Interpolated Model. (MEM=1241.07 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/17 12:39:32     18s] Glitch Analysis: View analysis_default -- Total Number of Nets Skipped = 0. 
[05/17 12:39:32     18s] Glitch Analysis: View analysis_default -- Total Number of Nets Analyzed = 6. 
[05/17 12:39:32     18s] Total number of fetched objects 6
[05/17 12:39:32     18s] AAE_INFO-618: Total number of nets in the design is 14,  0.0 percent of the nets selected for SI analysis
[05/17 12:39:32     18s] End delay calculation. (MEM=1480.58 CPU=0:00:00.0 REAL=0:00:00.0)
[05/17 12:39:32     18s] End delay calculation (fullDC). (MEM=1480.58 CPU=0:00:00.0 REAL=0:00:00.0)
[05/17 12:39:32     18s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1480.6M) ***
[05/17 12:39:33     19s] # writeTimingCon $vars(results_dir)/$vars(design).sdc
<CMD> writeTimingCon results/ringosc.sdc
[05/17 12:39:33     19s] # sed -i "s/^current_design/\#current_design/" $vars(results_dir)/$vars(design).sdc
# sed -i "s/get_design.*$/current_design\]/" $vars(results_dir)/$vars(design).sdc
# foreach x $ADK_LVS_EXCLUDE_CELL_LIST {
  append lvs_exclude_list [dbGet -u -e top.insts.cell.name $x] " "
}
# saveNetlist -excludeLeafCell                   \
            -flat                              \
            -phys                              \
            $vars(results_dir)/$vars(design).lvs.v
<CMD> saveNetlist -excludeLeafCell -flat -phys results/ringosc.lvs.v
[05/17 12:39:33     19s] Writing Netlist "results/ringosc.lvs.v" ...
[05/17 12:39:33     19s] Pwr name (VDD).
[05/17 12:39:33     19s] Gnd name (VSS).
[05/17 12:39:33     19s] 1 Pwr names and 1 Gnd names.
[05/17 12:39:33     19s] # foreach x $ADK_VIRTUOSO_EXCLUDE_CELL_LIST {
  append virtuoso_exclude_list [dbGet -u -e top.physInsts.cell.name $x] " "
}
# saveNetlist -excludeLeafCell                        \
            -phys                                   \
            -excludeCellInst $virtuoso_exclude_list \
            $vars(results_dir)/$vars(design).virtuoso.v
<CMD> saveNetlist -excludeLeafCell -phys -excludeCellInst {  } results/ringosc.virtuoso.v
[05/17 12:39:33     19s] Writing Netlist "results/ringosc.virtuoso.v" ...
[05/17 12:39:33     19s] Pwr name (VDD).
[05/17 12:39:33     19s] Gnd name (VSS).
[05/17 12:39:33     19s] 1 Pwr names and 1 Gnd names.
[05/17 12:39:33     19s] # saveNetlist -excludeLeafCell $vars(results_dir)/$vars(design).vcs.v
<CMD> saveNetlist -excludeLeafCell results/ringosc.vcs.v
[05/17 12:39:33     19s] Writing Netlist "results/ringosc.vcs.v" ...
[05/17 12:39:33     19s] # saveNetlist -includePowerGround -excludeLeafCell $vars(results_dir)/$vars(design).vcs.pg.v
<CMD> saveNetlist -includePowerGround -excludeLeafCell results/ringosc.vcs.pg.v
[05/17 12:39:33     19s] Writing Netlist "results/ringosc.vcs.pg.v" ...
[05/17 12:39:33     19s] Pwr name (VDD).
[05/17 12:39:33     19s] Gnd name (VSS).
[05/17 12:39:33     19s] 1 Pwr names and 1 Gnd names.
[05/17 12:39:33     19s] # write_lef_abstract                                                       \
  -specifyTopLayer $vars(max_route_layer)                                \
  -PGPinLayers [list $ADK_POWER_MESH_BOT_LAYER $ADK_POWER_MESH_TOP_LAYER] \
  -noCutObs                                                              \
  -stripePin                                                             \
  $vars(results_dir)/$vars(design).lef
<CMD> write_lef_abstract -specifyTopLayer 6 -PGPinLayers {5 6} -noCutObs -stripePin results/ringosc.lef
[05/17 12:39:33     19s] # defOut -routing $vars(results_dir)/$vars(design).def.gz
<CMD> defOut -routing results/ringosc.def.gz
[05/17 12:39:33     19s] Writing DEF file 'results/ringosc.def.gz', current time is Tue May 17 12:39:33 2022 ...
[05/17 12:39:33     19s] unitPerMicron=1000, dbgMicronPerDBU=0.001000, unitPerDBU=1.000000
[05/17 12:39:33     19s] DEF file 'results/ringosc.def.gz' is written, current time is Tue May 17 12:39:33 2022 ...
[05/17 12:39:33     19s] ### End verbose source output for 'scripts/generate-results.tcl'.
[05/17 12:39:33     19s] ### Start verbose source output (echo mode) for 'scripts/reporting.tcl' ...
[05/17 12:39:33     19s] # report_area -verbose > $vars(rpt_dir)/$vars(step).area.rpt
<CMD> report_area -verbose > reports/signoff.area.rpt
[05/17 12:39:33     19s] ### End verbose source output for 'scripts/reporting.tcl'.
[05/17 12:39:33     19s] <CMD> getVersion
[05/17 12:39:33     19s] <CMD> saveDesign checkpoints/design.checkpoint/save.enc -user_path
[05/17 12:39:33     19s] The in-memory database contained RC information but was not saved. To save 
[05/17 12:39:33     19s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[05/17 12:39:33     19s] so it should only be saved when it is really desired.
[05/17 12:39:33     19s] #% Begin save design ... (date=05/17 12:39:33, mem=1116.7M)
[05/17 12:39:33     19s] % Begin Save ccopt configuration ... (date=05/17 12:39:33, mem=1119.7M)
[05/17 12:39:33     19s] % End Save ccopt configuration ... (date=05/17 12:39:33, total cpu=0:00:00.0, real=0:00:00.0, peak res=1121.6M, current mem=1121.6M)
[05/17 12:39:33     19s] % Begin Save netlist data ... (date=05/17 12:39:33, mem=1121.7M)
[05/17 12:39:33     19s] Writing Binary DB to checkpoints/design.checkpoint/save.enc.dat/vbin/ringosc.v.bin in multi-threaded mode...
[05/17 12:39:33     19s] % End Save netlist data ... (date=05/17 12:39:33, total cpu=0:00:00.0, real=0:00:00.0, peak res=1129.6M, current mem=1129.6M)
[05/17 12:39:33     19s] Saving symbol-table file in separate thread ...
[05/17 12:39:33     19s] Saving congestion map file in separate thread ...
[05/17 12:39:33     19s] % Begin Save AAE data ... (date=05/17 12:39:33, mem=1130.1M)
[05/17 12:39:33     19s] Saving AAE Data ...
[05/17 12:39:33     19s] Saving congestion map file checkpoints/design.checkpoint/save.enc.dat/ringosc.route.congmap.gz ...
[05/17 12:39:33     19s] % End Save AAE data ... (date=05/17 12:39:33, total cpu=0:00:00.0, real=0:00:00.0, peak res=1130.2M, current mem=1130.2M)
[05/17 12:39:33     19s] Saving preference file checkpoints/design.checkpoint/save.enc.dat/gui.pref.tcl ...
[05/17 12:39:33     19s] Saving mode setting ...
[05/17 12:39:33     19s] Saving global file ...
[05/17 12:39:34     19s] Saving Drc markers ...
[05/17 12:39:34     19s] ... 1 markers are saved ...
[05/17 12:39:34     19s] ... 0 geometry drc markers are saved ...
[05/17 12:39:34     19s] ... 0 antenna drc markers are saved ...
[05/17 12:39:34     19s] Saving special route data file in separate thread ...
[05/17 12:39:34     19s] Saving PG file in separate thread ...
[05/17 12:39:34     19s] Saving placement file in separate thread ...
[05/17 12:39:34     19s] Saving route file in separate thread ...
[05/17 12:39:34     19s] Saving property file in separate thread ...
[05/17 12:39:34     19s] ** Saving stdCellPlacement_binary (version# 2) ...
[05/17 12:39:34     19s] Save Adaptive View Pruning View Names to Binary file
[05/17 12:39:34     19s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[05/17 12:39:34     19s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1284.9M) ***
[05/17 12:39:34     19s] Saving PG file checkpoints/design.checkpoint/save.enc.dat/ringosc.pg.gz, version#2, (Created by Innovus v20.13-s083_1 on Tue May 17 12:39:34 2022)
[05/17 12:39:34     19s] Saving property file checkpoints/design.checkpoint/save.enc.dat/ringosc.prop
[05/17 12:39:34     19s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1284.9M) ***
[05/17 12:39:34     19s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1284.9M) ***
[05/17 12:39:34     19s] TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
[05/17 12:39:34     19s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[05/17 12:39:34     19s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1284.9M) ***
[05/17 12:39:34     19s] TAT_INFO: ::saveRoute REAL = 0 : CPU = 0 : MEM = 0.
[05/17 12:39:34     19s] TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
[05/17 12:39:34     19s] #Saving pin access data to file checkpoints/design.checkpoint/save.enc.dat/ringosc.apa ...
[05/17 12:39:34     19s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[05/17 12:39:34     19s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[05/17 12:39:34     19s] % Begin Save power constraints data ... (date=05/17 12:39:34, mem=1134.3M)
[05/17 12:39:34     19s] % End Save power constraints data ... (date=05/17 12:39:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=1134.4M, current mem=1134.4M)
[05/17 12:39:35     19s] Generated self-contained design save.enc.dat
[05/17 12:39:35     19s] #% End save design ... (date=05/17 12:39:35, total cpu=0:00:00.7, real=0:00:02.0, peak res=1166.1M, current mem=1136.4M)
[05/17 12:39:35     19s] *** Message Summary: 0 warning(s), 0 error(s)
[05/17 12:39:35     19s] 
[05/17 12:39:35     19s] 
[05/17 12:39:35     19s] *** Memory Usage v#2 (Current mem = 1296.305M, initial mem = 275.727M) ***
[05/17 12:39:35     19s] 
[05/17 12:39:35     19s] *** Summary of all messages that are not suppressed in this session:
[05/17 12:39:35     19s] Severity  ID               Count  Summary                                  
[05/17 12:39:35     19s] WARNING   IMPLF-63             2  The layer '%s' referenced %s is not foun...
[05/17 12:39:35     19s] WARNING   IMPLF-200           24  Pin '%s' in macro '%s' has no ANTENNAGAT...
[05/17 12:39:35     19s] WARNING   IMPLF-201           12  Pin '%s' in macro '%s' has no ANTENNADIF...
[05/17 12:39:35     19s] WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
[05/17 12:39:35     19s] WARNING   IMPPTN-867           1  Found use of %s. This will continue to w...
[05/17 12:39:35     19s] WARNING   IMPTS-124            2  Timing library description of pin '%s' i...
[05/17 12:39:35     19s] WARNING   IMPVL-159            2  Pin '%s' of cell '%s' is defined in LEF ...
[05/17 12:39:35     19s] WARNING   IMPESI-3505          1  setDelayCalMode -eng_%s (default=%s) wil...
[05/17 12:39:35     19s] WARNING   IMPVFC-97            4  IO pin %s of net %s has not been assigne...
[05/17 12:39:35     19s] WARNING   IMPVFG-1198          1  The number of CPUs requested %d is large...
[05/17 12:39:35     19s] WARNING   IMPOPT-3001          1  Inverter footprint is not defined or is ...
[05/17 12:39:35     19s] WARNING   IMPCTE-107           1  The following globals have been obsolete...
[05/17 12:39:35     19s] WARNING   IMPPSP-1003          1  Found use of '%s'. This will continue to...
[05/17 12:39:35     19s] WARNING   SDF-808              1  The software is currently operating in a...
[05/17 12:39:35     19s] *** Message Summary: 57 warning(s), 0 error(s)
[05/17 12:39:35     19s] 
[05/17 12:39:35     19s] --- Ending "Innovus" (totcpu=0:00:19.8, real=0:00:32.0, mem=1296.3M) ---
