#ifndef __VIVADO_SYNTH__
#include <fstream>
using namespace std;

  // Debug utility
  ofstream* global_debug_handle;

#endif //__VIVADO_SYNTH__
// compute file: blur4_16_opt_compute_units.h_merged_compute_units.h_merged_compute_units.h_merged_compute_units.h_merged_compute_units.h_merged_compute_units.h
#include "blur4_16_opt_compute_units.h_merged_compute_units.h_merged_compute_units.h_merged_compute_units.h_merged_compute_units.h_merged_compute_units.h"

struct blurx_blurx_1_merged257_160_to_blurx_blurx_ld1_merged248_144_cache {
	// RAM Box: {[15, 1935], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_blurx_1_merged257_161_to_blurx_blurx_ld1_merged248_145_cache {
	// RAM Box: {[14, 1934], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_blurx_1_merged257_162_to_blurx_blurx_ld1_merged248_146_cache {
	// RAM Box: {[13, 1933], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_blurx_1_merged257_163_to_blurx_blurx_ld1_merged248_147_cache {
	// RAM Box: {[12, 1932], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_blurx_1_merged257_164_to_blurx_blurx_ld1_merged248_148_cache {
	// RAM Box: {[11, 1931], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_blurx_1_merged257_165_to_blurx_blurx_ld1_merged248_149_cache {
	// RAM Box: {[10, 1930], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_blurx_1_merged257_166_to_blurx_blurx_ld1_merged248_150_cache {
	// RAM Box: {[9, 1929], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_blurx_1_merged257_167_to_blurx_blurx_ld1_merged248_151_cache {
	// RAM Box: {[8, 1928], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_blurx_1_merged257_168_to_blurx_blurx_ld1_merged248_152_cache {
	// RAM Box: {[7, 1927], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_blurx_1_merged257_169_to_blurx_blurx_ld1_merged248_153_cache {
	// RAM Box: {[6, 1926], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_blurx_1_merged257_170_to_blurx_blurx_ld1_merged248_154_cache {
	// RAM Box: {[5, 1925], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_blurx_1_merged257_171_to_blurx_blurx_ld1_merged248_155_cache {
	// RAM Box: {[4, 1924], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_blurx_1_merged257_172_to_blurx_blurx_ld1_merged248_156_cache {
	// RAM Box: {[3, 1923], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_blurx_1_merged257_173_to_blurx_blurx_ld1_merged248_157_cache {
	// RAM Box: {[2, 1922], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_blurx_1_merged257_174_to_blurx_blurx_ld1_merged248_158_cache {
	// RAM Box: {[1, 1921], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_blurx_1_merged257_175_to_blurx_blurx_ld1_merged248_159_cache {
	// RAM Box: {[0, 1920], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_cache {
  // Reader addrs...
    // { blurx_ld1_merged248[root = 0, blurx_ld2, blurx_ld1] -> blurx[15 + 16blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1079 and 0 <= blurx_ld1 <= 120 }
    // { blurx_ld1_merged248[root = 0, blurx_ld2, blurx_ld1] -> blurx[14 + 16blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1079 and 0 <= blurx_ld1 <= 120 }
    // { blurx_ld1_merged248[root = 0, blurx_ld2, blurx_ld1] -> blurx[13 + 16blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1079 and 0 <= blurx_ld1 <= 120 }
    // { blurx_ld1_merged248[root = 0, blurx_ld2, blurx_ld1] -> blurx[12 + 16blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1079 and 0 <= blurx_ld1 <= 120 }
    // { blurx_ld1_merged248[root = 0, blurx_ld2, blurx_ld1] -> blurx[11 + 16blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1079 and 0 <= blurx_ld1 <= 120 }
    // { blurx_ld1_merged248[root = 0, blurx_ld2, blurx_ld1] -> blurx[10 + 16blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1079 and 0 <= blurx_ld1 <= 120 }
    // { blurx_ld1_merged248[root = 0, blurx_ld2, blurx_ld1] -> blurx[9 + 16blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1079 and 0 <= blurx_ld1 <= 120 }
    // { blurx_ld1_merged248[root = 0, blurx_ld2, blurx_ld1] -> blurx[8 + 16blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1079 and 0 <= blurx_ld1 <= 120 }
    // { blurx_ld1_merged248[root = 0, blurx_ld2, blurx_ld1] -> blurx[7 + 16blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1079 and 0 <= blurx_ld1 <= 120 }
    // { blurx_ld1_merged248[root = 0, blurx_ld2, blurx_ld1] -> blurx[6 + 16blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1079 and 0 <= blurx_ld1 <= 120 }
    // { blurx_ld1_merged248[root = 0, blurx_ld2, blurx_ld1] -> blurx[5 + 16blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1079 and 0 <= blurx_ld1 <= 120 }
    // { blurx_ld1_merged248[root = 0, blurx_ld2, blurx_ld1] -> blurx[4 + 16blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1079 and 0 <= blurx_ld1 <= 120 }
    // { blurx_ld1_merged248[root = 0, blurx_ld2, blurx_ld1] -> blurx[3 + 16blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1079 and 0 <= blurx_ld1 <= 120 }
    // { blurx_ld1_merged248[root = 0, blurx_ld2, blurx_ld1] -> blurx[2 + 16blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1079 and 0 <= blurx_ld1 <= 120 }
    // { blurx_ld1_merged248[root = 0, blurx_ld2, blurx_ld1] -> blurx[1 + 16blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1079 and 0 <= blurx_ld1 <= 120 }
    // { blurx_ld1_merged248[root = 0, blurx_ld2, blurx_ld1] -> blurx[16blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1079 and 0 <= blurx_ld1 <= 120 }
  // # of banks: 16
  blurx_blurx_1_merged257_160_to_blurx_blurx_ld1_merged248_144_cache blurx_blurx_1_merged257_160_to_blurx_blurx_ld1_merged248_144;
  blurx_blurx_1_merged257_161_to_blurx_blurx_ld1_merged248_145_cache blurx_blurx_1_merged257_161_to_blurx_blurx_ld1_merged248_145;
  blurx_blurx_1_merged257_162_to_blurx_blurx_ld1_merged248_146_cache blurx_blurx_1_merged257_162_to_blurx_blurx_ld1_merged248_146;
  blurx_blurx_1_merged257_163_to_blurx_blurx_ld1_merged248_147_cache blurx_blurx_1_merged257_163_to_blurx_blurx_ld1_merged248_147;
  blurx_blurx_1_merged257_164_to_blurx_blurx_ld1_merged248_148_cache blurx_blurx_1_merged257_164_to_blurx_blurx_ld1_merged248_148;
  blurx_blurx_1_merged257_165_to_blurx_blurx_ld1_merged248_149_cache blurx_blurx_1_merged257_165_to_blurx_blurx_ld1_merged248_149;
  blurx_blurx_1_merged257_166_to_blurx_blurx_ld1_merged248_150_cache blurx_blurx_1_merged257_166_to_blurx_blurx_ld1_merged248_150;
  blurx_blurx_1_merged257_167_to_blurx_blurx_ld1_merged248_151_cache blurx_blurx_1_merged257_167_to_blurx_blurx_ld1_merged248_151;
  blurx_blurx_1_merged257_168_to_blurx_blurx_ld1_merged248_152_cache blurx_blurx_1_merged257_168_to_blurx_blurx_ld1_merged248_152;
  blurx_blurx_1_merged257_169_to_blurx_blurx_ld1_merged248_153_cache blurx_blurx_1_merged257_169_to_blurx_blurx_ld1_merged248_153;
  blurx_blurx_1_merged257_170_to_blurx_blurx_ld1_merged248_154_cache blurx_blurx_1_merged257_170_to_blurx_blurx_ld1_merged248_154;
  blurx_blurx_1_merged257_171_to_blurx_blurx_ld1_merged248_155_cache blurx_blurx_1_merged257_171_to_blurx_blurx_ld1_merged248_155;
  blurx_blurx_1_merged257_172_to_blurx_blurx_ld1_merged248_156_cache blurx_blurx_1_merged257_172_to_blurx_blurx_ld1_merged248_156;
  blurx_blurx_1_merged257_173_to_blurx_blurx_ld1_merged248_157_cache blurx_blurx_1_merged257_173_to_blurx_blurx_ld1_merged248_157;
  blurx_blurx_1_merged257_174_to_blurx_blurx_ld1_merged248_158_cache blurx_blurx_1_merged257_174_to_blurx_blurx_ld1_merged248_158;
  blurx_blurx_1_merged257_175_to_blurx_blurx_ld1_merged248_159_cache blurx_blurx_1_merged257_175_to_blurx_blurx_ld1_merged248_159;
};



inline void blurx_blurx_1_merged257_160_write(hw_uint<16>& blurx_blurx_1_merged257_160, blurx_cache& blurx, int root, int blurx_0, int blurx_1, int dynamic_address) {
  blurx.blurx_blurx_1_merged257_160_to_blurx_blurx_ld1_merged248_144.push(blurx_blurx_1_merged257_160);
}

inline void blurx_blurx_1_merged257_161_write(hw_uint<16>& blurx_blurx_1_merged257_161, blurx_cache& blurx, int root, int blurx_0, int blurx_1, int dynamic_address) {
  blurx.blurx_blurx_1_merged257_161_to_blurx_blurx_ld1_merged248_145.push(blurx_blurx_1_merged257_161);
}

inline void blurx_blurx_1_merged257_162_write(hw_uint<16>& blurx_blurx_1_merged257_162, blurx_cache& blurx, int root, int blurx_0, int blurx_1, int dynamic_address) {
  blurx.blurx_blurx_1_merged257_162_to_blurx_blurx_ld1_merged248_146.push(blurx_blurx_1_merged257_162);
}

inline void blurx_blurx_1_merged257_163_write(hw_uint<16>& blurx_blurx_1_merged257_163, blurx_cache& blurx, int root, int blurx_0, int blurx_1, int dynamic_address) {
  blurx.blurx_blurx_1_merged257_163_to_blurx_blurx_ld1_merged248_147.push(blurx_blurx_1_merged257_163);
}

inline void blurx_blurx_1_merged257_164_write(hw_uint<16>& blurx_blurx_1_merged257_164, blurx_cache& blurx, int root, int blurx_0, int blurx_1, int dynamic_address) {
  blurx.blurx_blurx_1_merged257_164_to_blurx_blurx_ld1_merged248_148.push(blurx_blurx_1_merged257_164);
}

inline void blurx_blurx_1_merged257_165_write(hw_uint<16>& blurx_blurx_1_merged257_165, blurx_cache& blurx, int root, int blurx_0, int blurx_1, int dynamic_address) {
  blurx.blurx_blurx_1_merged257_165_to_blurx_blurx_ld1_merged248_149.push(blurx_blurx_1_merged257_165);
}

inline void blurx_blurx_1_merged257_166_write(hw_uint<16>& blurx_blurx_1_merged257_166, blurx_cache& blurx, int root, int blurx_0, int blurx_1, int dynamic_address) {
  blurx.blurx_blurx_1_merged257_166_to_blurx_blurx_ld1_merged248_150.push(blurx_blurx_1_merged257_166);
}

inline void blurx_blurx_1_merged257_167_write(hw_uint<16>& blurx_blurx_1_merged257_167, blurx_cache& blurx, int root, int blurx_0, int blurx_1, int dynamic_address) {
  blurx.blurx_blurx_1_merged257_167_to_blurx_blurx_ld1_merged248_151.push(blurx_blurx_1_merged257_167);
}

inline void blurx_blurx_1_merged257_168_write(hw_uint<16>& blurx_blurx_1_merged257_168, blurx_cache& blurx, int root, int blurx_0, int blurx_1, int dynamic_address) {
  blurx.blurx_blurx_1_merged257_168_to_blurx_blurx_ld1_merged248_152.push(blurx_blurx_1_merged257_168);
}

inline void blurx_blurx_1_merged257_169_write(hw_uint<16>& blurx_blurx_1_merged257_169, blurx_cache& blurx, int root, int blurx_0, int blurx_1, int dynamic_address) {
  blurx.blurx_blurx_1_merged257_169_to_blurx_blurx_ld1_merged248_153.push(blurx_blurx_1_merged257_169);
}

inline void blurx_blurx_1_merged257_170_write(hw_uint<16>& blurx_blurx_1_merged257_170, blurx_cache& blurx, int root, int blurx_0, int blurx_1, int dynamic_address) {
  blurx.blurx_blurx_1_merged257_170_to_blurx_blurx_ld1_merged248_154.push(blurx_blurx_1_merged257_170);
}

inline void blurx_blurx_1_merged257_171_write(hw_uint<16>& blurx_blurx_1_merged257_171, blurx_cache& blurx, int root, int blurx_0, int blurx_1, int dynamic_address) {
  blurx.blurx_blurx_1_merged257_171_to_blurx_blurx_ld1_merged248_155.push(blurx_blurx_1_merged257_171);
}

inline void blurx_blurx_1_merged257_172_write(hw_uint<16>& blurx_blurx_1_merged257_172, blurx_cache& blurx, int root, int blurx_0, int blurx_1, int dynamic_address) {
  blurx.blurx_blurx_1_merged257_172_to_blurx_blurx_ld1_merged248_156.push(blurx_blurx_1_merged257_172);
}

inline void blurx_blurx_1_merged257_173_write(hw_uint<16>& blurx_blurx_1_merged257_173, blurx_cache& blurx, int root, int blurx_0, int blurx_1, int dynamic_address) {
  blurx.blurx_blurx_1_merged257_173_to_blurx_blurx_ld1_merged248_157.push(blurx_blurx_1_merged257_173);
}

inline void blurx_blurx_1_merged257_174_write(hw_uint<16>& blurx_blurx_1_merged257_174, blurx_cache& blurx, int root, int blurx_0, int blurx_1, int dynamic_address) {
  blurx.blurx_blurx_1_merged257_174_to_blurx_blurx_ld1_merged248_158.push(blurx_blurx_1_merged257_174);
}

inline void blurx_blurx_1_merged257_175_write(hw_uint<16>& blurx_blurx_1_merged257_175, blurx_cache& blurx, int root, int blurx_0, int blurx_1, int dynamic_address) {
  blurx.blurx_blurx_1_merged257_175_to_blurx_blurx_ld1_merged248_159.push(blurx_blurx_1_merged257_175);
}

inline hw_uint<16> blurx_blurx_ld1_merged248_144_select(blurx_cache& blurx, int root, int blurx_ld2, int blurx_ld1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_blurx_ld1_merged248_144 read pattern: { blurx_ld1_merged248[root = 0, blurx_ld2, blurx_ld1] -> blurx[15 + 16blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1079 and 0 <= blurx_ld1 <= 120 }
  // Read schedule : { blurx_ld1_merged248[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 4] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  // Write schedule: { blurx_1_merged257[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_blurx_blurx_1_merged257_160 = blurx.blurx_blurx_1_merged257_160_to_blurx_blurx_ld1_merged248_144.peek(/* one reader or all rams */ 0);
  return value_blurx_blurx_1_merged257_160;
  return 0;
}

inline hw_uint<16> blurx_blurx_ld1_merged248_145_select(blurx_cache& blurx, int root, int blurx_ld2, int blurx_ld1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_blurx_ld1_merged248_145 read pattern: { blurx_ld1_merged248[root = 0, blurx_ld2, blurx_ld1] -> blurx[14 + 16blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1079 and 0 <= blurx_ld1 <= 120 }
  // Read schedule : { blurx_ld1_merged248[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 4] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  // Write schedule: { blurx_1_merged257[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_blurx_blurx_1_merged257_161 = blurx.blurx_blurx_1_merged257_161_to_blurx_blurx_ld1_merged248_145.peek(/* one reader or all rams */ 0);
  return value_blurx_blurx_1_merged257_161;
  return 0;
}

inline hw_uint<16> blurx_blurx_ld1_merged248_146_select(blurx_cache& blurx, int root, int blurx_ld2, int blurx_ld1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_blurx_ld1_merged248_146 read pattern: { blurx_ld1_merged248[root = 0, blurx_ld2, blurx_ld1] -> blurx[13 + 16blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1079 and 0 <= blurx_ld1 <= 120 }
  // Read schedule : { blurx_ld1_merged248[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 4] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  // Write schedule: { blurx_1_merged257[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_blurx_blurx_1_merged257_162 = blurx.blurx_blurx_1_merged257_162_to_blurx_blurx_ld1_merged248_146.peek(/* one reader or all rams */ 0);
  return value_blurx_blurx_1_merged257_162;
  return 0;
}

inline hw_uint<16> blurx_blurx_ld1_merged248_147_select(blurx_cache& blurx, int root, int blurx_ld2, int blurx_ld1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_blurx_ld1_merged248_147 read pattern: { blurx_ld1_merged248[root = 0, blurx_ld2, blurx_ld1] -> blurx[12 + 16blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1079 and 0 <= blurx_ld1 <= 120 }
  // Read schedule : { blurx_ld1_merged248[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 4] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  // Write schedule: { blurx_1_merged257[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_blurx_blurx_1_merged257_163 = blurx.blurx_blurx_1_merged257_163_to_blurx_blurx_ld1_merged248_147.peek(/* one reader or all rams */ 0);
  return value_blurx_blurx_1_merged257_163;
  return 0;
}

inline hw_uint<16> blurx_blurx_ld1_merged248_148_select(blurx_cache& blurx, int root, int blurx_ld2, int blurx_ld1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_blurx_ld1_merged248_148 read pattern: { blurx_ld1_merged248[root = 0, blurx_ld2, blurx_ld1] -> blurx[11 + 16blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1079 and 0 <= blurx_ld1 <= 120 }
  // Read schedule : { blurx_ld1_merged248[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 4] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  // Write schedule: { blurx_1_merged257[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_blurx_blurx_1_merged257_164 = blurx.blurx_blurx_1_merged257_164_to_blurx_blurx_ld1_merged248_148.peek(/* one reader or all rams */ 0);
  return value_blurx_blurx_1_merged257_164;
  return 0;
}

inline hw_uint<16> blurx_blurx_ld1_merged248_149_select(blurx_cache& blurx, int root, int blurx_ld2, int blurx_ld1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_blurx_ld1_merged248_149 read pattern: { blurx_ld1_merged248[root = 0, blurx_ld2, blurx_ld1] -> blurx[10 + 16blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1079 and 0 <= blurx_ld1 <= 120 }
  // Read schedule : { blurx_ld1_merged248[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 4] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  // Write schedule: { blurx_1_merged257[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_blurx_blurx_1_merged257_165 = blurx.blurx_blurx_1_merged257_165_to_blurx_blurx_ld1_merged248_149.peek(/* one reader or all rams */ 0);
  return value_blurx_blurx_1_merged257_165;
  return 0;
}

inline hw_uint<16> blurx_blurx_ld1_merged248_150_select(blurx_cache& blurx, int root, int blurx_ld2, int blurx_ld1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_blurx_ld1_merged248_150 read pattern: { blurx_ld1_merged248[root = 0, blurx_ld2, blurx_ld1] -> blurx[9 + 16blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1079 and 0 <= blurx_ld1 <= 120 }
  // Read schedule : { blurx_ld1_merged248[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 4] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  // Write schedule: { blurx_1_merged257[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_blurx_blurx_1_merged257_166 = blurx.blurx_blurx_1_merged257_166_to_blurx_blurx_ld1_merged248_150.peek(/* one reader or all rams */ 0);
  return value_blurx_blurx_1_merged257_166;
  return 0;
}

inline hw_uint<16> blurx_blurx_ld1_merged248_151_select(blurx_cache& blurx, int root, int blurx_ld2, int blurx_ld1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_blurx_ld1_merged248_151 read pattern: { blurx_ld1_merged248[root = 0, blurx_ld2, blurx_ld1] -> blurx[8 + 16blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1079 and 0 <= blurx_ld1 <= 120 }
  // Read schedule : { blurx_ld1_merged248[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 4] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  // Write schedule: { blurx_1_merged257[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_blurx_blurx_1_merged257_167 = blurx.blurx_blurx_1_merged257_167_to_blurx_blurx_ld1_merged248_151.peek(/* one reader or all rams */ 0);
  return value_blurx_blurx_1_merged257_167;
  return 0;
}

inline hw_uint<16> blurx_blurx_ld1_merged248_152_select(blurx_cache& blurx, int root, int blurx_ld2, int blurx_ld1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_blurx_ld1_merged248_152 read pattern: { blurx_ld1_merged248[root = 0, blurx_ld2, blurx_ld1] -> blurx[7 + 16blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1079 and 0 <= blurx_ld1 <= 120 }
  // Read schedule : { blurx_ld1_merged248[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 4] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  // Write schedule: { blurx_1_merged257[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_blurx_blurx_1_merged257_168 = blurx.blurx_blurx_1_merged257_168_to_blurx_blurx_ld1_merged248_152.peek(/* one reader or all rams */ 0);
  return value_blurx_blurx_1_merged257_168;
  return 0;
}

inline hw_uint<16> blurx_blurx_ld1_merged248_153_select(blurx_cache& blurx, int root, int blurx_ld2, int blurx_ld1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_blurx_ld1_merged248_153 read pattern: { blurx_ld1_merged248[root = 0, blurx_ld2, blurx_ld1] -> blurx[6 + 16blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1079 and 0 <= blurx_ld1 <= 120 }
  // Read schedule : { blurx_ld1_merged248[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 4] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  // Write schedule: { blurx_1_merged257[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_blurx_blurx_1_merged257_169 = blurx.blurx_blurx_1_merged257_169_to_blurx_blurx_ld1_merged248_153.peek(/* one reader or all rams */ 0);
  return value_blurx_blurx_1_merged257_169;
  return 0;
}

inline hw_uint<16> blurx_blurx_ld1_merged248_154_select(blurx_cache& blurx, int root, int blurx_ld2, int blurx_ld1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_blurx_ld1_merged248_154 read pattern: { blurx_ld1_merged248[root = 0, blurx_ld2, blurx_ld1] -> blurx[5 + 16blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1079 and 0 <= blurx_ld1 <= 120 }
  // Read schedule : { blurx_ld1_merged248[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 4] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  // Write schedule: { blurx_1_merged257[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_blurx_blurx_1_merged257_170 = blurx.blurx_blurx_1_merged257_170_to_blurx_blurx_ld1_merged248_154.peek(/* one reader or all rams */ 0);
  return value_blurx_blurx_1_merged257_170;
  return 0;
}

inline hw_uint<16> blurx_blurx_ld1_merged248_155_select(blurx_cache& blurx, int root, int blurx_ld2, int blurx_ld1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_blurx_ld1_merged248_155 read pattern: { blurx_ld1_merged248[root = 0, blurx_ld2, blurx_ld1] -> blurx[4 + 16blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1079 and 0 <= blurx_ld1 <= 120 }
  // Read schedule : { blurx_ld1_merged248[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 4] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  // Write schedule: { blurx_1_merged257[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_blurx_blurx_1_merged257_171 = blurx.blurx_blurx_1_merged257_171_to_blurx_blurx_ld1_merged248_155.peek(/* one reader or all rams */ 0);
  return value_blurx_blurx_1_merged257_171;
  return 0;
}

inline hw_uint<16> blurx_blurx_ld1_merged248_156_select(blurx_cache& blurx, int root, int blurx_ld2, int blurx_ld1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_blurx_ld1_merged248_156 read pattern: { blurx_ld1_merged248[root = 0, blurx_ld2, blurx_ld1] -> blurx[3 + 16blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1079 and 0 <= blurx_ld1 <= 120 }
  // Read schedule : { blurx_ld1_merged248[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 4] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  // Write schedule: { blurx_1_merged257[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_blurx_blurx_1_merged257_172 = blurx.blurx_blurx_1_merged257_172_to_blurx_blurx_ld1_merged248_156.peek(/* one reader or all rams */ 0);
  return value_blurx_blurx_1_merged257_172;
  return 0;
}

inline hw_uint<16> blurx_blurx_ld1_merged248_157_select(blurx_cache& blurx, int root, int blurx_ld2, int blurx_ld1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_blurx_ld1_merged248_157 read pattern: { blurx_ld1_merged248[root = 0, blurx_ld2, blurx_ld1] -> blurx[2 + 16blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1079 and 0 <= blurx_ld1 <= 120 }
  // Read schedule : { blurx_ld1_merged248[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 4] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  // Write schedule: { blurx_1_merged257[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_blurx_blurx_1_merged257_173 = blurx.blurx_blurx_1_merged257_173_to_blurx_blurx_ld1_merged248_157.peek(/* one reader or all rams */ 0);
  return value_blurx_blurx_1_merged257_173;
  return 0;
}

inline hw_uint<16> blurx_blurx_ld1_merged248_158_select(blurx_cache& blurx, int root, int blurx_ld2, int blurx_ld1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_blurx_ld1_merged248_158 read pattern: { blurx_ld1_merged248[root = 0, blurx_ld2, blurx_ld1] -> blurx[1 + 16blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1079 and 0 <= blurx_ld1 <= 120 }
  // Read schedule : { blurx_ld1_merged248[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 4] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  // Write schedule: { blurx_1_merged257[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_blurx_blurx_1_merged257_174 = blurx.blurx_blurx_1_merged257_174_to_blurx_blurx_ld1_merged248_158.peek(/* one reader or all rams */ 0);
  return value_blurx_blurx_1_merged257_174;
  return 0;
}

inline hw_uint<16> blurx_blurx_ld1_merged248_159_select(blurx_cache& blurx, int root, int blurx_ld2, int blurx_ld1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_blurx_ld1_merged248_159 read pattern: { blurx_ld1_merged248[root = 0, blurx_ld2, blurx_ld1] -> blurx[16blurx_ld1, blurx_ld2] : 0 <= blurx_ld2 <= 1079 and 0 <= blurx_ld1 <= 120 }
  // Read schedule : { blurx_ld1_merged248[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 4] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  // Write schedule: { blurx_1_merged257[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_blurx_blurx_1_merged257_175 = blurx.blurx_blurx_1_merged257_175_to_blurx_blurx_ld1_merged248_159.peek(/* one reader or all rams */ 0);
  return value_blurx_blurx_1_merged257_175;
  return 0;
}

// # of bundles = 2
// blurx_1_merged257_write
//	blurx_blurx_1_merged257_160
//	blurx_blurx_1_merged257_161
//	blurx_blurx_1_merged257_162
//	blurx_blurx_1_merged257_163
//	blurx_blurx_1_merged257_164
//	blurx_blurx_1_merged257_165
//	blurx_blurx_1_merged257_166
//	blurx_blurx_1_merged257_167
//	blurx_blurx_1_merged257_168
//	blurx_blurx_1_merged257_169
//	blurx_blurx_1_merged257_170
//	blurx_blurx_1_merged257_171
//	blurx_blurx_1_merged257_172
//	blurx_blurx_1_merged257_173
//	blurx_blurx_1_merged257_174
//	blurx_blurx_1_merged257_175
inline void blurx_blurx_1_merged257_write_bundle_write(hw_uint<256>& blurx_1_merged257_write, blurx_cache& blurx, int root, int blurx_0, int blurx_1, int dynamic_address) {
	hw_uint<16> blurx_blurx_1_merged257_160_res = blurx_1_merged257_write.extract<0, 15>();
	blurx_blurx_1_merged257_160_write(blurx_blurx_1_merged257_160_res, blurx, root, blurx_0, blurx_1, dynamic_address);
	hw_uint<16> blurx_blurx_1_merged257_161_res = blurx_1_merged257_write.extract<16, 31>();
	blurx_blurx_1_merged257_161_write(blurx_blurx_1_merged257_161_res, blurx, root, blurx_0, blurx_1, dynamic_address);
	hw_uint<16> blurx_blurx_1_merged257_162_res = blurx_1_merged257_write.extract<32, 47>();
	blurx_blurx_1_merged257_162_write(blurx_blurx_1_merged257_162_res, blurx, root, blurx_0, blurx_1, dynamic_address);
	hw_uint<16> blurx_blurx_1_merged257_163_res = blurx_1_merged257_write.extract<48, 63>();
	blurx_blurx_1_merged257_163_write(blurx_blurx_1_merged257_163_res, blurx, root, blurx_0, blurx_1, dynamic_address);
	hw_uint<16> blurx_blurx_1_merged257_164_res = blurx_1_merged257_write.extract<64, 79>();
	blurx_blurx_1_merged257_164_write(blurx_blurx_1_merged257_164_res, blurx, root, blurx_0, blurx_1, dynamic_address);
	hw_uint<16> blurx_blurx_1_merged257_165_res = blurx_1_merged257_write.extract<80, 95>();
	blurx_blurx_1_merged257_165_write(blurx_blurx_1_merged257_165_res, blurx, root, blurx_0, blurx_1, dynamic_address);
	hw_uint<16> blurx_blurx_1_merged257_166_res = blurx_1_merged257_write.extract<96, 111>();
	blurx_blurx_1_merged257_166_write(blurx_blurx_1_merged257_166_res, blurx, root, blurx_0, blurx_1, dynamic_address);
	hw_uint<16> blurx_blurx_1_merged257_167_res = blurx_1_merged257_write.extract<112, 127>();
	blurx_blurx_1_merged257_167_write(blurx_blurx_1_merged257_167_res, blurx, root, blurx_0, blurx_1, dynamic_address);
	hw_uint<16> blurx_blurx_1_merged257_168_res = blurx_1_merged257_write.extract<128, 143>();
	blurx_blurx_1_merged257_168_write(blurx_blurx_1_merged257_168_res, blurx, root, blurx_0, blurx_1, dynamic_address);
	hw_uint<16> blurx_blurx_1_merged257_169_res = blurx_1_merged257_write.extract<144, 159>();
	blurx_blurx_1_merged257_169_write(blurx_blurx_1_merged257_169_res, blurx, root, blurx_0, blurx_1, dynamic_address);
	hw_uint<16> blurx_blurx_1_merged257_170_res = blurx_1_merged257_write.extract<160, 175>();
	blurx_blurx_1_merged257_170_write(blurx_blurx_1_merged257_170_res, blurx, root, blurx_0, blurx_1, dynamic_address);
	hw_uint<16> blurx_blurx_1_merged257_171_res = blurx_1_merged257_write.extract<176, 191>();
	blurx_blurx_1_merged257_171_write(blurx_blurx_1_merged257_171_res, blurx, root, blurx_0, blurx_1, dynamic_address);
	hw_uint<16> blurx_blurx_1_merged257_172_res = blurx_1_merged257_write.extract<192, 207>();
	blurx_blurx_1_merged257_172_write(blurx_blurx_1_merged257_172_res, blurx, root, blurx_0, blurx_1, dynamic_address);
	hw_uint<16> blurx_blurx_1_merged257_173_res = blurx_1_merged257_write.extract<208, 223>();
	blurx_blurx_1_merged257_173_write(blurx_blurx_1_merged257_173_res, blurx, root, blurx_0, blurx_1, dynamic_address);
	hw_uint<16> blurx_blurx_1_merged257_174_res = blurx_1_merged257_write.extract<224, 239>();
	blurx_blurx_1_merged257_174_write(blurx_blurx_1_merged257_174_res, blurx, root, blurx_0, blurx_1, dynamic_address);
	hw_uint<16> blurx_blurx_1_merged257_175_res = blurx_1_merged257_write.extract<240, 255>();
	blurx_blurx_1_merged257_175_write(blurx_blurx_1_merged257_175_res, blurx, root, blurx_0, blurx_1, dynamic_address);
}

// blurx_ld1_merged248_read
//	blurx_blurx_ld1_merged248_144
//	blurx_blurx_ld1_merged248_145
//	blurx_blurx_ld1_merged248_146
//	blurx_blurx_ld1_merged248_147
//	blurx_blurx_ld1_merged248_148
//	blurx_blurx_ld1_merged248_149
//	blurx_blurx_ld1_merged248_150
//	blurx_blurx_ld1_merged248_151
//	blurx_blurx_ld1_merged248_152
//	blurx_blurx_ld1_merged248_153
//	blurx_blurx_ld1_merged248_154
//	blurx_blurx_ld1_merged248_155
//	blurx_blurx_ld1_merged248_156
//	blurx_blurx_ld1_merged248_157
//	blurx_blurx_ld1_merged248_158
//	blurx_blurx_ld1_merged248_159
inline hw_uint<256> blurx_blurx_ld1_merged248_read_bundle_read(blurx_cache& blurx, int root, int blurx_ld2, int blurx_ld1, int dynamic_address) {
  // # of ports in bundle: 16
    // blurx_blurx_ld1_merged248_144
    // blurx_blurx_ld1_merged248_145
    // blurx_blurx_ld1_merged248_146
    // blurx_blurx_ld1_merged248_147
    // blurx_blurx_ld1_merged248_148
    // blurx_blurx_ld1_merged248_149
    // blurx_blurx_ld1_merged248_150
    // blurx_blurx_ld1_merged248_151
    // blurx_blurx_ld1_merged248_152
    // blurx_blurx_ld1_merged248_153
    // blurx_blurx_ld1_merged248_154
    // blurx_blurx_ld1_merged248_155
    // blurx_blurx_ld1_merged248_156
    // blurx_blurx_ld1_merged248_157
    // blurx_blurx_ld1_merged248_158
    // blurx_blurx_ld1_merged248_159

	hw_uint<256> result;
	hw_uint<16> blurx_blurx_ld1_merged248_144_res = blurx_blurx_ld1_merged248_144_select(blurx, root, blurx_ld2, blurx_ld1, dynamic_address);
	set_at<0, 256>(result, blurx_blurx_ld1_merged248_144_res);
	hw_uint<16> blurx_blurx_ld1_merged248_145_res = blurx_blurx_ld1_merged248_145_select(blurx, root, blurx_ld2, blurx_ld1, dynamic_address);
	set_at<16, 256>(result, blurx_blurx_ld1_merged248_145_res);
	hw_uint<16> blurx_blurx_ld1_merged248_146_res = blurx_blurx_ld1_merged248_146_select(blurx, root, blurx_ld2, blurx_ld1, dynamic_address);
	set_at<32, 256>(result, blurx_blurx_ld1_merged248_146_res);
	hw_uint<16> blurx_blurx_ld1_merged248_147_res = blurx_blurx_ld1_merged248_147_select(blurx, root, blurx_ld2, blurx_ld1, dynamic_address);
	set_at<48, 256>(result, blurx_blurx_ld1_merged248_147_res);
	hw_uint<16> blurx_blurx_ld1_merged248_148_res = blurx_blurx_ld1_merged248_148_select(blurx, root, blurx_ld2, blurx_ld1, dynamic_address);
	set_at<64, 256>(result, blurx_blurx_ld1_merged248_148_res);
	hw_uint<16> blurx_blurx_ld1_merged248_149_res = blurx_blurx_ld1_merged248_149_select(blurx, root, blurx_ld2, blurx_ld1, dynamic_address);
	set_at<80, 256>(result, blurx_blurx_ld1_merged248_149_res);
	hw_uint<16> blurx_blurx_ld1_merged248_150_res = blurx_blurx_ld1_merged248_150_select(blurx, root, blurx_ld2, blurx_ld1, dynamic_address);
	set_at<96, 256>(result, blurx_blurx_ld1_merged248_150_res);
	hw_uint<16> blurx_blurx_ld1_merged248_151_res = blurx_blurx_ld1_merged248_151_select(blurx, root, blurx_ld2, blurx_ld1, dynamic_address);
	set_at<112, 256>(result, blurx_blurx_ld1_merged248_151_res);
	hw_uint<16> blurx_blurx_ld1_merged248_152_res = blurx_blurx_ld1_merged248_152_select(blurx, root, blurx_ld2, blurx_ld1, dynamic_address);
	set_at<128, 256>(result, blurx_blurx_ld1_merged248_152_res);
	hw_uint<16> blurx_blurx_ld1_merged248_153_res = blurx_blurx_ld1_merged248_153_select(blurx, root, blurx_ld2, blurx_ld1, dynamic_address);
	set_at<144, 256>(result, blurx_blurx_ld1_merged248_153_res);
	hw_uint<16> blurx_blurx_ld1_merged248_154_res = blurx_blurx_ld1_merged248_154_select(blurx, root, blurx_ld2, blurx_ld1, dynamic_address);
	set_at<160, 256>(result, blurx_blurx_ld1_merged248_154_res);
	hw_uint<16> blurx_blurx_ld1_merged248_155_res = blurx_blurx_ld1_merged248_155_select(blurx, root, blurx_ld2, blurx_ld1, dynamic_address);
	set_at<176, 256>(result, blurx_blurx_ld1_merged248_155_res);
	hw_uint<16> blurx_blurx_ld1_merged248_156_res = blurx_blurx_ld1_merged248_156_select(blurx, root, blurx_ld2, blurx_ld1, dynamic_address);
	set_at<192, 256>(result, blurx_blurx_ld1_merged248_156_res);
	hw_uint<16> blurx_blurx_ld1_merged248_157_res = blurx_blurx_ld1_merged248_157_select(blurx, root, blurx_ld2, blurx_ld1, dynamic_address);
	set_at<208, 256>(result, blurx_blurx_ld1_merged248_157_res);
	hw_uint<16> blurx_blurx_ld1_merged248_158_res = blurx_blurx_ld1_merged248_158_select(blurx, root, blurx_ld2, blurx_ld1, dynamic_address);
	set_at<224, 256>(result, blurx_blurx_ld1_merged248_158_res);
	hw_uint<16> blurx_blurx_ld1_merged248_159_res = blurx_blurx_ld1_merged248_159_select(blurx, root, blurx_ld2, blurx_ld1, dynamic_address);
	set_at<240, 256>(result, blurx_blurx_ld1_merged248_159_res);
	return result;
}

struct blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_96_to_blurx_FIFO_buf8_blur4_16_1_merged254_240_cache {
	// RAM Box: {[15, 1919], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_111_to_blurx_FIFO_buf8_blur4_16_1_merged254_241_cache {
	// RAM Box: {[16, 1920], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_110_to_blurx_FIFO_buf8_blur4_16_1_merged254_242_cache {
	// RAM Box: {[17, 1921], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_97_to_blurx_FIFO_buf8_blur4_16_1_merged254_243_cache {
	// RAM Box: {[14, 1918], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_96_to_blurx_FIFO_buf8_blur4_16_1_merged254_244_cache {
	// RAM Box: {[15, 1919], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_111_to_blurx_FIFO_buf8_blur4_16_1_merged254_245_cache {
	// RAM Box: {[16, 1920], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_98_to_blurx_FIFO_buf8_blur4_16_1_merged254_246_cache {
	// RAM Box: {[13, 1917], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_97_to_blurx_FIFO_buf8_blur4_16_1_merged254_247_cache {
	// RAM Box: {[14, 1918], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_96_to_blurx_FIFO_buf8_blur4_16_1_merged254_248_cache {
	// RAM Box: {[15, 1919], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_99_to_blurx_FIFO_buf8_blur4_16_1_merged254_249_cache {
	// RAM Box: {[12, 1916], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_98_to_blurx_FIFO_buf8_blur4_16_1_merged254_250_cache {
	// RAM Box: {[13, 1917], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_97_to_blurx_FIFO_buf8_blur4_16_1_merged254_251_cache {
	// RAM Box: {[14, 1918], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_100_to_blurx_FIFO_buf8_blur4_16_1_merged254_252_cache {
	// RAM Box: {[11, 1915], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_99_to_blurx_FIFO_buf8_blur4_16_1_merged254_253_cache {
	// RAM Box: {[12, 1916], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_98_to_blurx_FIFO_buf8_blur4_16_1_merged254_254_cache {
	// RAM Box: {[13, 1917], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_101_to_blurx_FIFO_buf8_blur4_16_1_merged254_255_cache {
	// RAM Box: {[10, 1914], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_100_to_blurx_FIFO_buf8_blur4_16_1_merged254_256_cache {
	// RAM Box: {[11, 1915], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_99_to_blurx_FIFO_buf8_blur4_16_1_merged254_257_cache {
	// RAM Box: {[12, 1916], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_102_to_blurx_FIFO_buf8_blur4_16_1_merged254_258_cache {
	// RAM Box: {[9, 1913], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_101_to_blurx_FIFO_buf8_blur4_16_1_merged254_259_cache {
	// RAM Box: {[10, 1914], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_100_to_blurx_FIFO_buf8_blur4_16_1_merged254_260_cache {
	// RAM Box: {[11, 1915], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_103_to_blurx_FIFO_buf8_blur4_16_1_merged254_261_cache {
	// RAM Box: {[8, 1912], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_102_to_blurx_FIFO_buf8_blur4_16_1_merged254_262_cache {
	// RAM Box: {[9, 1913], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_101_to_blurx_FIFO_buf8_blur4_16_1_merged254_263_cache {
	// RAM Box: {[10, 1914], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_104_to_blurx_FIFO_buf8_blur4_16_1_merged254_264_cache {
	// RAM Box: {[7, 1911], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_103_to_blurx_FIFO_buf8_blur4_16_1_merged254_265_cache {
	// RAM Box: {[8, 1912], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_102_to_blurx_FIFO_buf8_blur4_16_1_merged254_266_cache {
	// RAM Box: {[9, 1913], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_105_to_blurx_FIFO_buf8_blur4_16_1_merged254_267_cache {
	// RAM Box: {[6, 1910], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_104_to_blurx_FIFO_buf8_blur4_16_1_merged254_268_cache {
	// RAM Box: {[7, 1911], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_103_to_blurx_FIFO_buf8_blur4_16_1_merged254_269_cache {
	// RAM Box: {[8, 1912], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_106_to_blurx_FIFO_buf8_blur4_16_1_merged254_270_cache {
	// RAM Box: {[5, 1909], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_105_to_blurx_FIFO_buf8_blur4_16_1_merged254_271_cache {
	// RAM Box: {[6, 1910], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_104_to_blurx_FIFO_buf8_blur4_16_1_merged254_272_cache {
	// RAM Box: {[7, 1911], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_107_to_blurx_FIFO_buf8_blur4_16_1_merged254_273_cache {
	// RAM Box: {[4, 1908], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_106_to_blurx_FIFO_buf8_blur4_16_1_merged254_274_cache {
	// RAM Box: {[5, 1909], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_105_to_blurx_FIFO_buf8_blur4_16_1_merged254_275_cache {
	// RAM Box: {[6, 1910], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_108_to_blurx_FIFO_buf8_blur4_16_1_merged254_276_cache {
	// RAM Box: {[3, 1907], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_107_to_blurx_FIFO_buf8_blur4_16_1_merged254_277_cache {
	// RAM Box: {[4, 1908], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_106_to_blurx_FIFO_buf8_blur4_16_1_merged254_278_cache {
	// RAM Box: {[5, 1909], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_109_to_blurx_FIFO_buf8_blur4_16_1_merged254_279_cache {
	// RAM Box: {[2, 1906], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_108_to_blurx_FIFO_buf8_blur4_16_1_merged254_280_cache {
	// RAM Box: {[3, 1907], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_107_to_blurx_FIFO_buf8_blur4_16_1_merged254_281_cache {
	// RAM Box: {[4, 1908], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_110_to_blurx_FIFO_buf8_blur4_16_1_merged254_282_cache {
	// RAM Box: {[1, 1905], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_109_to_blurx_FIFO_buf8_blur4_16_1_merged254_283_cache {
	// RAM Box: {[2, 1906], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_108_to_blurx_FIFO_buf8_blur4_16_1_merged254_284_cache {
	// RAM Box: {[3, 1907], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_111_to_blurx_FIFO_buf8_blur4_16_1_merged254_285_cache {
	// RAM Box: {[0, 1904], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_110_to_blurx_FIFO_buf8_blur4_16_1_merged254_286_cache {
	// RAM Box: {[1, 1905], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_109_to_blurx_FIFO_buf8_blur4_16_1_merged254_287_cache {
	// RAM Box: {[2, 1906], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_FIFO_buf8_cache {
  // Reader addrs...
    // { blur4_16_1_merged254[root = 0, blur4_16_0, blur4_16_1] -> blurx_FIFO_buf8[15 + 16blur4_16_1, blur4_16_0] : 0 <= blur4_16_0 <= 1079 and 0 <= blur4_16_1 <= 119 }
    // { blur4_16_1_merged254[root = 0, blur4_16_0, blur4_16_1] -> blurx_FIFO_buf8[16 + 16blur4_16_1, blur4_16_0] : 0 <= blur4_16_0 <= 1079 and 0 <= blur4_16_1 <= 119 }
    // { blur4_16_1_merged254[root = 0, blur4_16_0, blur4_16_1] -> blurx_FIFO_buf8[17 + 16blur4_16_1, blur4_16_0] : 0 <= blur4_16_0 <= 1079 and 0 <= blur4_16_1 <= 119 }
    // { blur4_16_1_merged254[root = 0, blur4_16_0, blur4_16_1] -> blurx_FIFO_buf8[14 + 16blur4_16_1, blur4_16_0] : 0 <= blur4_16_0 <= 1079 and 0 <= blur4_16_1 <= 119 }
    // { blur4_16_1_merged254[root = 0, blur4_16_0, blur4_16_1] -> blurx_FIFO_buf8[15 + 16blur4_16_1, blur4_16_0] : 0 <= blur4_16_0 <= 1079 and 0 <= blur4_16_1 <= 119 }
    // { blur4_16_1_merged254[root = 0, blur4_16_0, blur4_16_1] -> blurx_FIFO_buf8[16 + 16blur4_16_1, blur4_16_0] : 0 <= blur4_16_0 <= 1079 and 0 <= blur4_16_1 <= 119 }
    // { blur4_16_1_merged254[root = 0, blur4_16_0, blur4_16_1] -> blurx_FIFO_buf8[13 + 16blur4_16_1, blur4_16_0] : 0 <= blur4_16_0 <= 1079 and 0 <= blur4_16_1 <= 119 }
    // { blur4_16_1_merged254[root = 0, blur4_16_0, blur4_16_1] -> blurx_FIFO_buf8[14 + 16blur4_16_1, blur4_16_0] : 0 <= blur4_16_0 <= 1079 and 0 <= blur4_16_1 <= 119 }
    // { blur4_16_1_merged254[root = 0, blur4_16_0, blur4_16_1] -> blurx_FIFO_buf8[15 + 16blur4_16_1, blur4_16_0] : 0 <= blur4_16_0 <= 1079 and 0 <= blur4_16_1 <= 119 }
    // { blur4_16_1_merged254[root = 0, blur4_16_0, blur4_16_1] -> blurx_FIFO_buf8[12 + 16blur4_16_1, blur4_16_0] : 0 <= blur4_16_0 <= 1079 and 0 <= blur4_16_1 <= 119 }
    // { blur4_16_1_merged254[root = 0, blur4_16_0, blur4_16_1] -> blurx_FIFO_buf8[13 + 16blur4_16_1, blur4_16_0] : 0 <= blur4_16_0 <= 1079 and 0 <= blur4_16_1 <= 119 }
    // { blur4_16_1_merged254[root = 0, blur4_16_0, blur4_16_1] -> blurx_FIFO_buf8[14 + 16blur4_16_1, blur4_16_0] : 0 <= blur4_16_0 <= 1079 and 0 <= blur4_16_1 <= 119 }
    // { blur4_16_1_merged254[root = 0, blur4_16_0, blur4_16_1] -> blurx_FIFO_buf8[11 + 16blur4_16_1, blur4_16_0] : 0 <= blur4_16_0 <= 1079 and 0 <= blur4_16_1 <= 119 }
    // { blur4_16_1_merged254[root = 0, blur4_16_0, blur4_16_1] -> blurx_FIFO_buf8[12 + 16blur4_16_1, blur4_16_0] : 0 <= blur4_16_0 <= 1079 and 0 <= blur4_16_1 <= 119 }
    // { blur4_16_1_merged254[root = 0, blur4_16_0, blur4_16_1] -> blurx_FIFO_buf8[13 + 16blur4_16_1, blur4_16_0] : 0 <= blur4_16_0 <= 1079 and 0 <= blur4_16_1 <= 119 }
    // { blur4_16_1_merged254[root = 0, blur4_16_0, blur4_16_1] -> blurx_FIFO_buf8[10 + 16blur4_16_1, blur4_16_0] : 0 <= blur4_16_0 <= 1079 and 0 <= blur4_16_1 <= 119 }
    // { blur4_16_1_merged254[root = 0, blur4_16_0, blur4_16_1] -> blurx_FIFO_buf8[11 + 16blur4_16_1, blur4_16_0] : 0 <= blur4_16_0 <= 1079 and 0 <= blur4_16_1 <= 119 }
    // { blur4_16_1_merged254[root = 0, blur4_16_0, blur4_16_1] -> blurx_FIFO_buf8[12 + 16blur4_16_1, blur4_16_0] : 0 <= blur4_16_0 <= 1079 and 0 <= blur4_16_1 <= 119 }
    // { blur4_16_1_merged254[root = 0, blur4_16_0, blur4_16_1] -> blurx_FIFO_buf8[9 + 16blur4_16_1, blur4_16_0] : 0 <= blur4_16_0 <= 1079 and 0 <= blur4_16_1 <= 119 }
    // { blur4_16_1_merged254[root = 0, blur4_16_0, blur4_16_1] -> blurx_FIFO_buf8[10 + 16blur4_16_1, blur4_16_0] : 0 <= blur4_16_0 <= 1079 and 0 <= blur4_16_1 <= 119 }
    // { blur4_16_1_merged254[root = 0, blur4_16_0, blur4_16_1] -> blurx_FIFO_buf8[11 + 16blur4_16_1, blur4_16_0] : 0 <= blur4_16_0 <= 1079 and 0 <= blur4_16_1 <= 119 }
    // { blur4_16_1_merged254[root = 0, blur4_16_0, blur4_16_1] -> blurx_FIFO_buf8[8 + 16blur4_16_1, blur4_16_0] : 0 <= blur4_16_0 <= 1079 and 0 <= blur4_16_1 <= 119 }
    // { blur4_16_1_merged254[root = 0, blur4_16_0, blur4_16_1] -> blurx_FIFO_buf8[9 + 16blur4_16_1, blur4_16_0] : 0 <= blur4_16_0 <= 1079 and 0 <= blur4_16_1 <= 119 }
    // { blur4_16_1_merged254[root = 0, blur4_16_0, blur4_16_1] -> blurx_FIFO_buf8[10 + 16blur4_16_1, blur4_16_0] : 0 <= blur4_16_0 <= 1079 and 0 <= blur4_16_1 <= 119 }
    // { blur4_16_1_merged254[root = 0, blur4_16_0, blur4_16_1] -> blurx_FIFO_buf8[7 + 16blur4_16_1, blur4_16_0] : 0 <= blur4_16_0 <= 1079 and 0 <= blur4_16_1 <= 119 }
    // { blur4_16_1_merged254[root = 0, blur4_16_0, blur4_16_1] -> blurx_FIFO_buf8[8 + 16blur4_16_1, blur4_16_0] : 0 <= blur4_16_0 <= 1079 and 0 <= blur4_16_1 <= 119 }
    // { blur4_16_1_merged254[root = 0, blur4_16_0, blur4_16_1] -> blurx_FIFO_buf8[9 + 16blur4_16_1, blur4_16_0] : 0 <= blur4_16_0 <= 1079 and 0 <= blur4_16_1 <= 119 }
    // { blur4_16_1_merged254[root = 0, blur4_16_0, blur4_16_1] -> blurx_FIFO_buf8[6 + 16blur4_16_1, blur4_16_0] : 0 <= blur4_16_0 <= 1079 and 0 <= blur4_16_1 <= 119 }
    // { blur4_16_1_merged254[root = 0, blur4_16_0, blur4_16_1] -> blurx_FIFO_buf8[7 + 16blur4_16_1, blur4_16_0] : 0 <= blur4_16_0 <= 1079 and 0 <= blur4_16_1 <= 119 }
    // { blur4_16_1_merged254[root = 0, blur4_16_0, blur4_16_1] -> blurx_FIFO_buf8[8 + 16blur4_16_1, blur4_16_0] : 0 <= blur4_16_0 <= 1079 and 0 <= blur4_16_1 <= 119 }
    // { blur4_16_1_merged254[root = 0, blur4_16_0, blur4_16_1] -> blurx_FIFO_buf8[5 + 16blur4_16_1, blur4_16_0] : 0 <= blur4_16_0 <= 1079 and 0 <= blur4_16_1 <= 119 }
    // { blur4_16_1_merged254[root = 0, blur4_16_0, blur4_16_1] -> blurx_FIFO_buf8[6 + 16blur4_16_1, blur4_16_0] : 0 <= blur4_16_0 <= 1079 and 0 <= blur4_16_1 <= 119 }
    // { blur4_16_1_merged254[root = 0, blur4_16_0, blur4_16_1] -> blurx_FIFO_buf8[7 + 16blur4_16_1, blur4_16_0] : 0 <= blur4_16_0 <= 1079 and 0 <= blur4_16_1 <= 119 }
    // { blur4_16_1_merged254[root = 0, blur4_16_0, blur4_16_1] -> blurx_FIFO_buf8[4 + 16blur4_16_1, blur4_16_0] : 0 <= blur4_16_0 <= 1079 and 0 <= blur4_16_1 <= 119 }
    // { blur4_16_1_merged254[root = 0, blur4_16_0, blur4_16_1] -> blurx_FIFO_buf8[5 + 16blur4_16_1, blur4_16_0] : 0 <= blur4_16_0 <= 1079 and 0 <= blur4_16_1 <= 119 }
    // { blur4_16_1_merged254[root = 0, blur4_16_0, blur4_16_1] -> blurx_FIFO_buf8[6 + 16blur4_16_1, blur4_16_0] : 0 <= blur4_16_0 <= 1079 and 0 <= blur4_16_1 <= 119 }
    // { blur4_16_1_merged254[root = 0, blur4_16_0, blur4_16_1] -> blurx_FIFO_buf8[3 + 16blur4_16_1, blur4_16_0] : 0 <= blur4_16_0 <= 1079 and 0 <= blur4_16_1 <= 119 }
    // { blur4_16_1_merged254[root = 0, blur4_16_0, blur4_16_1] -> blurx_FIFO_buf8[4 + 16blur4_16_1, blur4_16_0] : 0 <= blur4_16_0 <= 1079 and 0 <= blur4_16_1 <= 119 }
    // { blur4_16_1_merged254[root = 0, blur4_16_0, blur4_16_1] -> blurx_FIFO_buf8[5 + 16blur4_16_1, blur4_16_0] : 0 <= blur4_16_0 <= 1079 and 0 <= blur4_16_1 <= 119 }
    // { blur4_16_1_merged254[root = 0, blur4_16_0, blur4_16_1] -> blurx_FIFO_buf8[2 + 16blur4_16_1, blur4_16_0] : 0 <= blur4_16_0 <= 1079 and 0 <= blur4_16_1 <= 119 }
    // { blur4_16_1_merged254[root = 0, blur4_16_0, blur4_16_1] -> blurx_FIFO_buf8[3 + 16blur4_16_1, blur4_16_0] : 0 <= blur4_16_0 <= 1079 and 0 <= blur4_16_1 <= 119 }
    // { blur4_16_1_merged254[root = 0, blur4_16_0, blur4_16_1] -> blurx_FIFO_buf8[4 + 16blur4_16_1, blur4_16_0] : 0 <= blur4_16_0 <= 1079 and 0 <= blur4_16_1 <= 119 }
    // { blur4_16_1_merged254[root = 0, blur4_16_0, blur4_16_1] -> blurx_FIFO_buf8[1 + 16blur4_16_1, blur4_16_0] : 0 <= blur4_16_0 <= 1079 and 0 <= blur4_16_1 <= 119 }
    // { blur4_16_1_merged254[root = 0, blur4_16_0, blur4_16_1] -> blurx_FIFO_buf8[2 + 16blur4_16_1, blur4_16_0] : 0 <= blur4_16_0 <= 1079 and 0 <= blur4_16_1 <= 119 }
    // { blur4_16_1_merged254[root = 0, blur4_16_0, blur4_16_1] -> blurx_FIFO_buf8[3 + 16blur4_16_1, blur4_16_0] : 0 <= blur4_16_0 <= 1079 and 0 <= blur4_16_1 <= 119 }
    // { blur4_16_1_merged254[root = 0, blur4_16_0, blur4_16_1] -> blurx_FIFO_buf8[16blur4_16_1, blur4_16_0] : 0 <= blur4_16_0 <= 1079 and 0 <= blur4_16_1 <= 119 }
    // { blur4_16_1_merged254[root = 0, blur4_16_0, blur4_16_1] -> blurx_FIFO_buf8[1 + 16blur4_16_1, blur4_16_0] : 0 <= blur4_16_0 <= 1079 and 0 <= blur4_16_1 <= 119 }
    // { blur4_16_1_merged254[root = 0, blur4_16_0, blur4_16_1] -> blurx_FIFO_buf8[2 + 16blur4_16_1, blur4_16_0] : 0 <= blur4_16_0 <= 1079 and 0 <= blur4_16_1 <= 119 }
  // # of banks: 48
  blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_96_to_blurx_FIFO_buf8_blur4_16_1_merged254_240_cache blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_96_to_blurx_FIFO_buf8_blur4_16_1_merged254_240;
  blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_111_to_blurx_FIFO_buf8_blur4_16_1_merged254_241_cache blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_111_to_blurx_FIFO_buf8_blur4_16_1_merged254_241;
  blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_110_to_blurx_FIFO_buf8_blur4_16_1_merged254_242_cache blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_110_to_blurx_FIFO_buf8_blur4_16_1_merged254_242;
  blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_97_to_blurx_FIFO_buf8_blur4_16_1_merged254_243_cache blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_97_to_blurx_FIFO_buf8_blur4_16_1_merged254_243;
  blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_96_to_blurx_FIFO_buf8_blur4_16_1_merged254_244_cache blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_96_to_blurx_FIFO_buf8_blur4_16_1_merged254_244;
  blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_111_to_blurx_FIFO_buf8_blur4_16_1_merged254_245_cache blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_111_to_blurx_FIFO_buf8_blur4_16_1_merged254_245;
  blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_98_to_blurx_FIFO_buf8_blur4_16_1_merged254_246_cache blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_98_to_blurx_FIFO_buf8_blur4_16_1_merged254_246;
  blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_97_to_blurx_FIFO_buf8_blur4_16_1_merged254_247_cache blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_97_to_blurx_FIFO_buf8_blur4_16_1_merged254_247;
  blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_96_to_blurx_FIFO_buf8_blur4_16_1_merged254_248_cache blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_96_to_blurx_FIFO_buf8_blur4_16_1_merged254_248;
  blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_99_to_blurx_FIFO_buf8_blur4_16_1_merged254_249_cache blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_99_to_blurx_FIFO_buf8_blur4_16_1_merged254_249;
  blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_98_to_blurx_FIFO_buf8_blur4_16_1_merged254_250_cache blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_98_to_blurx_FIFO_buf8_blur4_16_1_merged254_250;
  blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_97_to_blurx_FIFO_buf8_blur4_16_1_merged254_251_cache blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_97_to_blurx_FIFO_buf8_blur4_16_1_merged254_251;
  blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_100_to_blurx_FIFO_buf8_blur4_16_1_merged254_252_cache blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_100_to_blurx_FIFO_buf8_blur4_16_1_merged254_252;
  blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_99_to_blurx_FIFO_buf8_blur4_16_1_merged254_253_cache blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_99_to_blurx_FIFO_buf8_blur4_16_1_merged254_253;
  blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_98_to_blurx_FIFO_buf8_blur4_16_1_merged254_254_cache blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_98_to_blurx_FIFO_buf8_blur4_16_1_merged254_254;
  blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_101_to_blurx_FIFO_buf8_blur4_16_1_merged254_255_cache blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_101_to_blurx_FIFO_buf8_blur4_16_1_merged254_255;
  blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_100_to_blurx_FIFO_buf8_blur4_16_1_merged254_256_cache blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_100_to_blurx_FIFO_buf8_blur4_16_1_merged254_256;
  blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_99_to_blurx_FIFO_buf8_blur4_16_1_merged254_257_cache blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_99_to_blurx_FIFO_buf8_blur4_16_1_merged254_257;
  blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_102_to_blurx_FIFO_buf8_blur4_16_1_merged254_258_cache blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_102_to_blurx_FIFO_buf8_blur4_16_1_merged254_258;
  blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_101_to_blurx_FIFO_buf8_blur4_16_1_merged254_259_cache blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_101_to_blurx_FIFO_buf8_blur4_16_1_merged254_259;
  blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_100_to_blurx_FIFO_buf8_blur4_16_1_merged254_260_cache blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_100_to_blurx_FIFO_buf8_blur4_16_1_merged254_260;
  blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_103_to_blurx_FIFO_buf8_blur4_16_1_merged254_261_cache blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_103_to_blurx_FIFO_buf8_blur4_16_1_merged254_261;
  blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_102_to_blurx_FIFO_buf8_blur4_16_1_merged254_262_cache blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_102_to_blurx_FIFO_buf8_blur4_16_1_merged254_262;
  blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_101_to_blurx_FIFO_buf8_blur4_16_1_merged254_263_cache blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_101_to_blurx_FIFO_buf8_blur4_16_1_merged254_263;
  blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_104_to_blurx_FIFO_buf8_blur4_16_1_merged254_264_cache blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_104_to_blurx_FIFO_buf8_blur4_16_1_merged254_264;
  blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_103_to_blurx_FIFO_buf8_blur4_16_1_merged254_265_cache blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_103_to_blurx_FIFO_buf8_blur4_16_1_merged254_265;
  blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_102_to_blurx_FIFO_buf8_blur4_16_1_merged254_266_cache blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_102_to_blurx_FIFO_buf8_blur4_16_1_merged254_266;
  blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_105_to_blurx_FIFO_buf8_blur4_16_1_merged254_267_cache blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_105_to_blurx_FIFO_buf8_blur4_16_1_merged254_267;
  blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_104_to_blurx_FIFO_buf8_blur4_16_1_merged254_268_cache blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_104_to_blurx_FIFO_buf8_blur4_16_1_merged254_268;
  blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_103_to_blurx_FIFO_buf8_blur4_16_1_merged254_269_cache blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_103_to_blurx_FIFO_buf8_blur4_16_1_merged254_269;
  blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_106_to_blurx_FIFO_buf8_blur4_16_1_merged254_270_cache blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_106_to_blurx_FIFO_buf8_blur4_16_1_merged254_270;
  blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_105_to_blurx_FIFO_buf8_blur4_16_1_merged254_271_cache blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_105_to_blurx_FIFO_buf8_blur4_16_1_merged254_271;
  blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_104_to_blurx_FIFO_buf8_blur4_16_1_merged254_272_cache blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_104_to_blurx_FIFO_buf8_blur4_16_1_merged254_272;
  blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_107_to_blurx_FIFO_buf8_blur4_16_1_merged254_273_cache blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_107_to_blurx_FIFO_buf8_blur4_16_1_merged254_273;
  blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_106_to_blurx_FIFO_buf8_blur4_16_1_merged254_274_cache blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_106_to_blurx_FIFO_buf8_blur4_16_1_merged254_274;
  blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_105_to_blurx_FIFO_buf8_blur4_16_1_merged254_275_cache blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_105_to_blurx_FIFO_buf8_blur4_16_1_merged254_275;
  blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_108_to_blurx_FIFO_buf8_blur4_16_1_merged254_276_cache blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_108_to_blurx_FIFO_buf8_blur4_16_1_merged254_276;
  blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_107_to_blurx_FIFO_buf8_blur4_16_1_merged254_277_cache blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_107_to_blurx_FIFO_buf8_blur4_16_1_merged254_277;
  blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_106_to_blurx_FIFO_buf8_blur4_16_1_merged254_278_cache blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_106_to_blurx_FIFO_buf8_blur4_16_1_merged254_278;
  blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_109_to_blurx_FIFO_buf8_blur4_16_1_merged254_279_cache blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_109_to_blurx_FIFO_buf8_blur4_16_1_merged254_279;
  blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_108_to_blurx_FIFO_buf8_blur4_16_1_merged254_280_cache blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_108_to_blurx_FIFO_buf8_blur4_16_1_merged254_280;
  blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_107_to_blurx_FIFO_buf8_blur4_16_1_merged254_281_cache blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_107_to_blurx_FIFO_buf8_blur4_16_1_merged254_281;
  blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_110_to_blurx_FIFO_buf8_blur4_16_1_merged254_282_cache blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_110_to_blurx_FIFO_buf8_blur4_16_1_merged254_282;
  blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_109_to_blurx_FIFO_buf8_blur4_16_1_merged254_283_cache blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_109_to_blurx_FIFO_buf8_blur4_16_1_merged254_283;
  blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_108_to_blurx_FIFO_buf8_blur4_16_1_merged254_284_cache blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_108_to_blurx_FIFO_buf8_blur4_16_1_merged254_284;
  blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_111_to_blurx_FIFO_buf8_blur4_16_1_merged254_285_cache blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_111_to_blurx_FIFO_buf8_blur4_16_1_merged254_285;
  blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_110_to_blurx_FIFO_buf8_blur4_16_1_merged254_286_cache blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_110_to_blurx_FIFO_buf8_blur4_16_1_merged254_286;
  blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_109_to_blurx_FIFO_buf8_blur4_16_1_merged254_287_cache blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_109_to_blurx_FIFO_buf8_blur4_16_1_merged254_287;
};



inline void blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_100_write(hw_uint<16>& blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_100, blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int blurx_to_gp_00_ld10, int blurx_to_gp_00_ld9, int dynamic_address) {
  blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_100_to_blurx_FIFO_buf8_blur4_16_1_merged254_252.push(blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_100);
  blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_100_to_blurx_FIFO_buf8_blur4_16_1_merged254_256.push(blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_100);
  blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_100_to_blurx_FIFO_buf8_blur4_16_1_merged254_260.push(blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_100);
}

inline void blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_101_write(hw_uint<16>& blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_101, blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int blurx_to_gp_00_ld10, int blurx_to_gp_00_ld9, int dynamic_address) {
  blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_101_to_blurx_FIFO_buf8_blur4_16_1_merged254_255.push(blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_101);
  blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_101_to_blurx_FIFO_buf8_blur4_16_1_merged254_259.push(blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_101);
  blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_101_to_blurx_FIFO_buf8_blur4_16_1_merged254_263.push(blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_101);
}

inline void blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_102_write(hw_uint<16>& blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_102, blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int blurx_to_gp_00_ld10, int blurx_to_gp_00_ld9, int dynamic_address) {
  blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_102_to_blurx_FIFO_buf8_blur4_16_1_merged254_258.push(blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_102);
  blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_102_to_blurx_FIFO_buf8_blur4_16_1_merged254_262.push(blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_102);
  blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_102_to_blurx_FIFO_buf8_blur4_16_1_merged254_266.push(blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_102);
}

inline void blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_103_write(hw_uint<16>& blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_103, blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int blurx_to_gp_00_ld10, int blurx_to_gp_00_ld9, int dynamic_address) {
  blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_103_to_blurx_FIFO_buf8_blur4_16_1_merged254_261.push(blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_103);
  blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_103_to_blurx_FIFO_buf8_blur4_16_1_merged254_265.push(blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_103);
  blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_103_to_blurx_FIFO_buf8_blur4_16_1_merged254_269.push(blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_103);
}

inline void blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_104_write(hw_uint<16>& blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_104, blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int blurx_to_gp_00_ld10, int blurx_to_gp_00_ld9, int dynamic_address) {
  blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_104_to_blurx_FIFO_buf8_blur4_16_1_merged254_264.push(blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_104);
  blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_104_to_blurx_FIFO_buf8_blur4_16_1_merged254_268.push(blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_104);
  blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_104_to_blurx_FIFO_buf8_blur4_16_1_merged254_272.push(blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_104);
}

inline void blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_105_write(hw_uint<16>& blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_105, blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int blurx_to_gp_00_ld10, int blurx_to_gp_00_ld9, int dynamic_address) {
  blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_105_to_blurx_FIFO_buf8_blur4_16_1_merged254_267.push(blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_105);
  blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_105_to_blurx_FIFO_buf8_blur4_16_1_merged254_271.push(blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_105);
  blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_105_to_blurx_FIFO_buf8_blur4_16_1_merged254_275.push(blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_105);
}

inline void blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_106_write(hw_uint<16>& blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_106, blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int blurx_to_gp_00_ld10, int blurx_to_gp_00_ld9, int dynamic_address) {
  blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_106_to_blurx_FIFO_buf8_blur4_16_1_merged254_270.push(blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_106);
  blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_106_to_blurx_FIFO_buf8_blur4_16_1_merged254_274.push(blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_106);
  blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_106_to_blurx_FIFO_buf8_blur4_16_1_merged254_278.push(blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_106);
}

inline void blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_107_write(hw_uint<16>& blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_107, blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int blurx_to_gp_00_ld10, int blurx_to_gp_00_ld9, int dynamic_address) {
  blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_107_to_blurx_FIFO_buf8_blur4_16_1_merged254_273.push(blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_107);
  blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_107_to_blurx_FIFO_buf8_blur4_16_1_merged254_277.push(blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_107);
  blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_107_to_blurx_FIFO_buf8_blur4_16_1_merged254_281.push(blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_107);
}

inline void blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_108_write(hw_uint<16>& blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_108, blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int blurx_to_gp_00_ld10, int blurx_to_gp_00_ld9, int dynamic_address) {
  blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_108_to_blurx_FIFO_buf8_blur4_16_1_merged254_276.push(blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_108);
  blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_108_to_blurx_FIFO_buf8_blur4_16_1_merged254_280.push(blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_108);
  blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_108_to_blurx_FIFO_buf8_blur4_16_1_merged254_284.push(blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_108);
}

inline void blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_109_write(hw_uint<16>& blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_109, blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int blurx_to_gp_00_ld10, int blurx_to_gp_00_ld9, int dynamic_address) {
  blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_109_to_blurx_FIFO_buf8_blur4_16_1_merged254_279.push(blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_109);
  blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_109_to_blurx_FIFO_buf8_blur4_16_1_merged254_283.push(blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_109);
  blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_109_to_blurx_FIFO_buf8_blur4_16_1_merged254_287.push(blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_109);
}

inline void blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_110_write(hw_uint<16>& blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_110, blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int blurx_to_gp_00_ld10, int blurx_to_gp_00_ld9, int dynamic_address) {
  blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_110_to_blurx_FIFO_buf8_blur4_16_1_merged254_242.push(blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_110);
  blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_110_to_blurx_FIFO_buf8_blur4_16_1_merged254_282.push(blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_110);
  blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_110_to_blurx_FIFO_buf8_blur4_16_1_merged254_286.push(blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_110);
}

inline void blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_111_write(hw_uint<16>& blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_111, blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int blurx_to_gp_00_ld10, int blurx_to_gp_00_ld9, int dynamic_address) {
  blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_111_to_blurx_FIFO_buf8_blur4_16_1_merged254_241.push(blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_111);
  blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_111_to_blurx_FIFO_buf8_blur4_16_1_merged254_245.push(blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_111);
  blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_111_to_blurx_FIFO_buf8_blur4_16_1_merged254_285.push(blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_111);
}

inline void blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_96_write(hw_uint<16>& blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_96, blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int blurx_to_gp_00_ld10, int blurx_to_gp_00_ld9, int dynamic_address) {
  blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_96_to_blurx_FIFO_buf8_blur4_16_1_merged254_240.push(blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_96);
  blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_96_to_blurx_FIFO_buf8_blur4_16_1_merged254_244.push(blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_96);
  blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_96_to_blurx_FIFO_buf8_blur4_16_1_merged254_248.push(blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_96);
}

inline void blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_97_write(hw_uint<16>& blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_97, blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int blurx_to_gp_00_ld10, int blurx_to_gp_00_ld9, int dynamic_address) {
  blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_97_to_blurx_FIFO_buf8_blur4_16_1_merged254_243.push(blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_97);
  blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_97_to_blurx_FIFO_buf8_blur4_16_1_merged254_247.push(blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_97);
  blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_97_to_blurx_FIFO_buf8_blur4_16_1_merged254_251.push(blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_97);
}

inline void blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_98_write(hw_uint<16>& blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_98, blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int blurx_to_gp_00_ld10, int blurx_to_gp_00_ld9, int dynamic_address) {
  blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_98_to_blurx_FIFO_buf8_blur4_16_1_merged254_246.push(blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_98);
  blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_98_to_blurx_FIFO_buf8_blur4_16_1_merged254_250.push(blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_98);
  blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_98_to_blurx_FIFO_buf8_blur4_16_1_merged254_254.push(blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_98);
}

inline void blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_99_write(hw_uint<16>& blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_99, blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int blurx_to_gp_00_ld10, int blurx_to_gp_00_ld9, int dynamic_address) {
  blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_99_to_blurx_FIFO_buf8_blur4_16_1_merged254_249.push(blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_99);
  blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_99_to_blurx_FIFO_buf8_blur4_16_1_merged254_253.push(blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_99);
  blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_99_to_blurx_FIFO_buf8_blur4_16_1_merged254_257.push(blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_99);
}

inline hw_uint<16> blurx_FIFO_buf8_blur4_16_1_merged254_240_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int blur4_16_0, int blur4_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_blur4_16_1_merged254_240 read pattern: { blur4_16_1_merged254[root = 0, blur4_16_0, blur4_16_1] -> blurx_FIFO_buf8[15 + 16blur4_16_1, blur4_16_0] : 0 <= blur4_16_0 <= 1079 and 0 <= blur4_16_1 <= 119 }
  // Read schedule : { blur4_16_1_merged254[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { blurx_to_gp_00_ld9_merged261[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 5] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_96 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_96_to_blurx_FIFO_buf8_blur4_16_1_merged254_240.peek(/* one reader or all rams */ 1);
  return value_blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_96;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_blur4_16_1_merged254_241_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int blur4_16_0, int blur4_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_blur4_16_1_merged254_241 read pattern: { blur4_16_1_merged254[root = 0, blur4_16_0, blur4_16_1] -> blurx_FIFO_buf8[16 + 16blur4_16_1, blur4_16_0] : 0 <= blur4_16_0 <= 1079 and 0 <= blur4_16_1 <= 119 }
  // Read schedule : { blur4_16_1_merged254[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { blurx_to_gp_00_ld9_merged261[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 5] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_111 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_111_to_blurx_FIFO_buf8_blur4_16_1_merged254_241.peek(/* one reader or all rams */ 0);
  return value_blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_111;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_blur4_16_1_merged254_242_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int blur4_16_0, int blur4_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_blur4_16_1_merged254_242 read pattern: { blur4_16_1_merged254[root = 0, blur4_16_0, blur4_16_1] -> blurx_FIFO_buf8[17 + 16blur4_16_1, blur4_16_0] : 0 <= blur4_16_0 <= 1079 and 0 <= blur4_16_1 <= 119 }
  // Read schedule : { blur4_16_1_merged254[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { blurx_to_gp_00_ld9_merged261[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 5] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_110 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_110_to_blurx_FIFO_buf8_blur4_16_1_merged254_242.peek(/* one reader or all rams */ 0);
  return value_blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_110;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_blur4_16_1_merged254_243_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int blur4_16_0, int blur4_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_blur4_16_1_merged254_243 read pattern: { blur4_16_1_merged254[root = 0, blur4_16_0, blur4_16_1] -> blurx_FIFO_buf8[14 + 16blur4_16_1, blur4_16_0] : 0 <= blur4_16_0 <= 1079 and 0 <= blur4_16_1 <= 119 }
  // Read schedule : { blur4_16_1_merged254[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { blurx_to_gp_00_ld9_merged261[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 5] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_97 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_97_to_blurx_FIFO_buf8_blur4_16_1_merged254_243.peek(/* one reader or all rams */ 1);
  return value_blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_97;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_blur4_16_1_merged254_244_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int blur4_16_0, int blur4_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_blur4_16_1_merged254_244 read pattern: { blur4_16_1_merged254[root = 0, blur4_16_0, blur4_16_1] -> blurx_FIFO_buf8[15 + 16blur4_16_1, blur4_16_0] : 0 <= blur4_16_0 <= 1079 and 0 <= blur4_16_1 <= 119 }
  // Read schedule : { blur4_16_1_merged254[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { blurx_to_gp_00_ld9_merged261[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 5] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_96 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_96_to_blurx_FIFO_buf8_blur4_16_1_merged254_244.peek(/* one reader or all rams */ 1);
  return value_blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_96;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_blur4_16_1_merged254_245_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int blur4_16_0, int blur4_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_blur4_16_1_merged254_245 read pattern: { blur4_16_1_merged254[root = 0, blur4_16_0, blur4_16_1] -> blurx_FIFO_buf8[16 + 16blur4_16_1, blur4_16_0] : 0 <= blur4_16_0 <= 1079 and 0 <= blur4_16_1 <= 119 }
  // Read schedule : { blur4_16_1_merged254[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { blurx_to_gp_00_ld9_merged261[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 5] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_111 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_111_to_blurx_FIFO_buf8_blur4_16_1_merged254_245.peek(/* one reader or all rams */ 0);
  return value_blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_111;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_blur4_16_1_merged254_246_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int blur4_16_0, int blur4_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_blur4_16_1_merged254_246 read pattern: { blur4_16_1_merged254[root = 0, blur4_16_0, blur4_16_1] -> blurx_FIFO_buf8[13 + 16blur4_16_1, blur4_16_0] : 0 <= blur4_16_0 <= 1079 and 0 <= blur4_16_1 <= 119 }
  // Read schedule : { blur4_16_1_merged254[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { blurx_to_gp_00_ld9_merged261[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 5] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_98 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_98_to_blurx_FIFO_buf8_blur4_16_1_merged254_246.peek(/* one reader or all rams */ 1);
  return value_blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_98;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_blur4_16_1_merged254_247_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int blur4_16_0, int blur4_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_blur4_16_1_merged254_247 read pattern: { blur4_16_1_merged254[root = 0, blur4_16_0, blur4_16_1] -> blurx_FIFO_buf8[14 + 16blur4_16_1, blur4_16_0] : 0 <= blur4_16_0 <= 1079 and 0 <= blur4_16_1 <= 119 }
  // Read schedule : { blur4_16_1_merged254[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { blurx_to_gp_00_ld9_merged261[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 5] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_97 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_97_to_blurx_FIFO_buf8_blur4_16_1_merged254_247.peek(/* one reader or all rams */ 1);
  return value_blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_97;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_blur4_16_1_merged254_248_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int blur4_16_0, int blur4_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_blur4_16_1_merged254_248 read pattern: { blur4_16_1_merged254[root = 0, blur4_16_0, blur4_16_1] -> blurx_FIFO_buf8[15 + 16blur4_16_1, blur4_16_0] : 0 <= blur4_16_0 <= 1079 and 0 <= blur4_16_1 <= 119 }
  // Read schedule : { blur4_16_1_merged254[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { blurx_to_gp_00_ld9_merged261[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 5] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_96 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_96_to_blurx_FIFO_buf8_blur4_16_1_merged254_248.peek(/* one reader or all rams */ 1);
  return value_blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_96;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_blur4_16_1_merged254_249_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int blur4_16_0, int blur4_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_blur4_16_1_merged254_249 read pattern: { blur4_16_1_merged254[root = 0, blur4_16_0, blur4_16_1] -> blurx_FIFO_buf8[12 + 16blur4_16_1, blur4_16_0] : 0 <= blur4_16_0 <= 1079 and 0 <= blur4_16_1 <= 119 }
  // Read schedule : { blur4_16_1_merged254[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { blurx_to_gp_00_ld9_merged261[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 5] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_99 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_99_to_blurx_FIFO_buf8_blur4_16_1_merged254_249.peek(/* one reader or all rams */ 1);
  return value_blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_99;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_blur4_16_1_merged254_250_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int blur4_16_0, int blur4_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_blur4_16_1_merged254_250 read pattern: { blur4_16_1_merged254[root = 0, blur4_16_0, blur4_16_1] -> blurx_FIFO_buf8[13 + 16blur4_16_1, blur4_16_0] : 0 <= blur4_16_0 <= 1079 and 0 <= blur4_16_1 <= 119 }
  // Read schedule : { blur4_16_1_merged254[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { blurx_to_gp_00_ld9_merged261[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 5] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_98 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_98_to_blurx_FIFO_buf8_blur4_16_1_merged254_250.peek(/* one reader or all rams */ 1);
  return value_blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_98;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_blur4_16_1_merged254_251_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int blur4_16_0, int blur4_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_blur4_16_1_merged254_251 read pattern: { blur4_16_1_merged254[root = 0, blur4_16_0, blur4_16_1] -> blurx_FIFO_buf8[14 + 16blur4_16_1, blur4_16_0] : 0 <= blur4_16_0 <= 1079 and 0 <= blur4_16_1 <= 119 }
  // Read schedule : { blur4_16_1_merged254[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { blurx_to_gp_00_ld9_merged261[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 5] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_97 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_97_to_blurx_FIFO_buf8_blur4_16_1_merged254_251.peek(/* one reader or all rams */ 1);
  return value_blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_97;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_blur4_16_1_merged254_252_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int blur4_16_0, int blur4_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_blur4_16_1_merged254_252 read pattern: { blur4_16_1_merged254[root = 0, blur4_16_0, blur4_16_1] -> blurx_FIFO_buf8[11 + 16blur4_16_1, blur4_16_0] : 0 <= blur4_16_0 <= 1079 and 0 <= blur4_16_1 <= 119 }
  // Read schedule : { blur4_16_1_merged254[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { blurx_to_gp_00_ld9_merged261[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 5] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_100 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_100_to_blurx_FIFO_buf8_blur4_16_1_merged254_252.peek(/* one reader or all rams */ 1);
  return value_blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_100;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_blur4_16_1_merged254_253_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int blur4_16_0, int blur4_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_blur4_16_1_merged254_253 read pattern: { blur4_16_1_merged254[root = 0, blur4_16_0, blur4_16_1] -> blurx_FIFO_buf8[12 + 16blur4_16_1, blur4_16_0] : 0 <= blur4_16_0 <= 1079 and 0 <= blur4_16_1 <= 119 }
  // Read schedule : { blur4_16_1_merged254[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { blurx_to_gp_00_ld9_merged261[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 5] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_99 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_99_to_blurx_FIFO_buf8_blur4_16_1_merged254_253.peek(/* one reader or all rams */ 1);
  return value_blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_99;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_blur4_16_1_merged254_254_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int blur4_16_0, int blur4_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_blur4_16_1_merged254_254 read pattern: { blur4_16_1_merged254[root = 0, blur4_16_0, blur4_16_1] -> blurx_FIFO_buf8[13 + 16blur4_16_1, blur4_16_0] : 0 <= blur4_16_0 <= 1079 and 0 <= blur4_16_1 <= 119 }
  // Read schedule : { blur4_16_1_merged254[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { blurx_to_gp_00_ld9_merged261[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 5] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_98 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_98_to_blurx_FIFO_buf8_blur4_16_1_merged254_254.peek(/* one reader or all rams */ 1);
  return value_blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_98;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_blur4_16_1_merged254_255_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int blur4_16_0, int blur4_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_blur4_16_1_merged254_255 read pattern: { blur4_16_1_merged254[root = 0, blur4_16_0, blur4_16_1] -> blurx_FIFO_buf8[10 + 16blur4_16_1, blur4_16_0] : 0 <= blur4_16_0 <= 1079 and 0 <= blur4_16_1 <= 119 }
  // Read schedule : { blur4_16_1_merged254[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { blurx_to_gp_00_ld9_merged261[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 5] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_101 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_101_to_blurx_FIFO_buf8_blur4_16_1_merged254_255.peek(/* one reader or all rams */ 1);
  return value_blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_101;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_blur4_16_1_merged254_256_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int blur4_16_0, int blur4_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_blur4_16_1_merged254_256 read pattern: { blur4_16_1_merged254[root = 0, blur4_16_0, blur4_16_1] -> blurx_FIFO_buf8[11 + 16blur4_16_1, blur4_16_0] : 0 <= blur4_16_0 <= 1079 and 0 <= blur4_16_1 <= 119 }
  // Read schedule : { blur4_16_1_merged254[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { blurx_to_gp_00_ld9_merged261[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 5] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_100 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_100_to_blurx_FIFO_buf8_blur4_16_1_merged254_256.peek(/* one reader or all rams */ 1);
  return value_blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_100;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_blur4_16_1_merged254_257_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int blur4_16_0, int blur4_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_blur4_16_1_merged254_257 read pattern: { blur4_16_1_merged254[root = 0, blur4_16_0, blur4_16_1] -> blurx_FIFO_buf8[12 + 16blur4_16_1, blur4_16_0] : 0 <= blur4_16_0 <= 1079 and 0 <= blur4_16_1 <= 119 }
  // Read schedule : { blur4_16_1_merged254[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { blurx_to_gp_00_ld9_merged261[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 5] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_99 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_99_to_blurx_FIFO_buf8_blur4_16_1_merged254_257.peek(/* one reader or all rams */ 1);
  return value_blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_99;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_blur4_16_1_merged254_258_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int blur4_16_0, int blur4_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_blur4_16_1_merged254_258 read pattern: { blur4_16_1_merged254[root = 0, blur4_16_0, blur4_16_1] -> blurx_FIFO_buf8[9 + 16blur4_16_1, blur4_16_0] : 0 <= blur4_16_0 <= 1079 and 0 <= blur4_16_1 <= 119 }
  // Read schedule : { blur4_16_1_merged254[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { blurx_to_gp_00_ld9_merged261[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 5] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_102 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_102_to_blurx_FIFO_buf8_blur4_16_1_merged254_258.peek(/* one reader or all rams */ 1);
  return value_blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_102;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_blur4_16_1_merged254_259_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int blur4_16_0, int blur4_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_blur4_16_1_merged254_259 read pattern: { blur4_16_1_merged254[root = 0, blur4_16_0, blur4_16_1] -> blurx_FIFO_buf8[10 + 16blur4_16_1, blur4_16_0] : 0 <= blur4_16_0 <= 1079 and 0 <= blur4_16_1 <= 119 }
  // Read schedule : { blur4_16_1_merged254[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { blurx_to_gp_00_ld9_merged261[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 5] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_101 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_101_to_blurx_FIFO_buf8_blur4_16_1_merged254_259.peek(/* one reader or all rams */ 1);
  return value_blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_101;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_blur4_16_1_merged254_260_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int blur4_16_0, int blur4_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_blur4_16_1_merged254_260 read pattern: { blur4_16_1_merged254[root = 0, blur4_16_0, blur4_16_1] -> blurx_FIFO_buf8[11 + 16blur4_16_1, blur4_16_0] : 0 <= blur4_16_0 <= 1079 and 0 <= blur4_16_1 <= 119 }
  // Read schedule : { blur4_16_1_merged254[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { blurx_to_gp_00_ld9_merged261[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 5] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_100 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_100_to_blurx_FIFO_buf8_blur4_16_1_merged254_260.peek(/* one reader or all rams */ 1);
  return value_blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_100;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_blur4_16_1_merged254_261_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int blur4_16_0, int blur4_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_blur4_16_1_merged254_261 read pattern: { blur4_16_1_merged254[root = 0, blur4_16_0, blur4_16_1] -> blurx_FIFO_buf8[8 + 16blur4_16_1, blur4_16_0] : 0 <= blur4_16_0 <= 1079 and 0 <= blur4_16_1 <= 119 }
  // Read schedule : { blur4_16_1_merged254[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { blurx_to_gp_00_ld9_merged261[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 5] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_103 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_103_to_blurx_FIFO_buf8_blur4_16_1_merged254_261.peek(/* one reader or all rams */ 1);
  return value_blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_103;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_blur4_16_1_merged254_262_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int blur4_16_0, int blur4_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_blur4_16_1_merged254_262 read pattern: { blur4_16_1_merged254[root = 0, blur4_16_0, blur4_16_1] -> blurx_FIFO_buf8[9 + 16blur4_16_1, blur4_16_0] : 0 <= blur4_16_0 <= 1079 and 0 <= blur4_16_1 <= 119 }
  // Read schedule : { blur4_16_1_merged254[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { blurx_to_gp_00_ld9_merged261[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 5] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_102 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_102_to_blurx_FIFO_buf8_blur4_16_1_merged254_262.peek(/* one reader or all rams */ 1);
  return value_blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_102;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_blur4_16_1_merged254_263_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int blur4_16_0, int blur4_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_blur4_16_1_merged254_263 read pattern: { blur4_16_1_merged254[root = 0, blur4_16_0, blur4_16_1] -> blurx_FIFO_buf8[10 + 16blur4_16_1, blur4_16_0] : 0 <= blur4_16_0 <= 1079 and 0 <= blur4_16_1 <= 119 }
  // Read schedule : { blur4_16_1_merged254[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { blurx_to_gp_00_ld9_merged261[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 5] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_101 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_101_to_blurx_FIFO_buf8_blur4_16_1_merged254_263.peek(/* one reader or all rams */ 1);
  return value_blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_101;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_blur4_16_1_merged254_264_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int blur4_16_0, int blur4_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_blur4_16_1_merged254_264 read pattern: { blur4_16_1_merged254[root = 0, blur4_16_0, blur4_16_1] -> blurx_FIFO_buf8[7 + 16blur4_16_1, blur4_16_0] : 0 <= blur4_16_0 <= 1079 and 0 <= blur4_16_1 <= 119 }
  // Read schedule : { blur4_16_1_merged254[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { blurx_to_gp_00_ld9_merged261[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 5] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_104 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_104_to_blurx_FIFO_buf8_blur4_16_1_merged254_264.peek(/* one reader or all rams */ 1);
  return value_blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_104;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_blur4_16_1_merged254_265_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int blur4_16_0, int blur4_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_blur4_16_1_merged254_265 read pattern: { blur4_16_1_merged254[root = 0, blur4_16_0, blur4_16_1] -> blurx_FIFO_buf8[8 + 16blur4_16_1, blur4_16_0] : 0 <= blur4_16_0 <= 1079 and 0 <= blur4_16_1 <= 119 }
  // Read schedule : { blur4_16_1_merged254[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { blurx_to_gp_00_ld9_merged261[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 5] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_103 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_103_to_blurx_FIFO_buf8_blur4_16_1_merged254_265.peek(/* one reader or all rams */ 1);
  return value_blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_103;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_blur4_16_1_merged254_266_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int blur4_16_0, int blur4_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_blur4_16_1_merged254_266 read pattern: { blur4_16_1_merged254[root = 0, blur4_16_0, blur4_16_1] -> blurx_FIFO_buf8[9 + 16blur4_16_1, blur4_16_0] : 0 <= blur4_16_0 <= 1079 and 0 <= blur4_16_1 <= 119 }
  // Read schedule : { blur4_16_1_merged254[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { blurx_to_gp_00_ld9_merged261[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 5] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_102 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_102_to_blurx_FIFO_buf8_blur4_16_1_merged254_266.peek(/* one reader or all rams */ 1);
  return value_blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_102;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_blur4_16_1_merged254_267_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int blur4_16_0, int blur4_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_blur4_16_1_merged254_267 read pattern: { blur4_16_1_merged254[root = 0, blur4_16_0, blur4_16_1] -> blurx_FIFO_buf8[6 + 16blur4_16_1, blur4_16_0] : 0 <= blur4_16_0 <= 1079 and 0 <= blur4_16_1 <= 119 }
  // Read schedule : { blur4_16_1_merged254[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { blurx_to_gp_00_ld9_merged261[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 5] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_105 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_105_to_blurx_FIFO_buf8_blur4_16_1_merged254_267.peek(/* one reader or all rams */ 1);
  return value_blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_105;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_blur4_16_1_merged254_268_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int blur4_16_0, int blur4_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_blur4_16_1_merged254_268 read pattern: { blur4_16_1_merged254[root = 0, blur4_16_0, blur4_16_1] -> blurx_FIFO_buf8[7 + 16blur4_16_1, blur4_16_0] : 0 <= blur4_16_0 <= 1079 and 0 <= blur4_16_1 <= 119 }
  // Read schedule : { blur4_16_1_merged254[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { blurx_to_gp_00_ld9_merged261[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 5] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_104 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_104_to_blurx_FIFO_buf8_blur4_16_1_merged254_268.peek(/* one reader or all rams */ 1);
  return value_blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_104;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_blur4_16_1_merged254_269_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int blur4_16_0, int blur4_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_blur4_16_1_merged254_269 read pattern: { blur4_16_1_merged254[root = 0, blur4_16_0, blur4_16_1] -> blurx_FIFO_buf8[8 + 16blur4_16_1, blur4_16_0] : 0 <= blur4_16_0 <= 1079 and 0 <= blur4_16_1 <= 119 }
  // Read schedule : { blur4_16_1_merged254[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { blurx_to_gp_00_ld9_merged261[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 5] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_103 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_103_to_blurx_FIFO_buf8_blur4_16_1_merged254_269.peek(/* one reader or all rams */ 1);
  return value_blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_103;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_blur4_16_1_merged254_270_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int blur4_16_0, int blur4_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_blur4_16_1_merged254_270 read pattern: { blur4_16_1_merged254[root = 0, blur4_16_0, blur4_16_1] -> blurx_FIFO_buf8[5 + 16blur4_16_1, blur4_16_0] : 0 <= blur4_16_0 <= 1079 and 0 <= blur4_16_1 <= 119 }
  // Read schedule : { blur4_16_1_merged254[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { blurx_to_gp_00_ld9_merged261[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 5] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_106 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_106_to_blurx_FIFO_buf8_blur4_16_1_merged254_270.peek(/* one reader or all rams */ 1);
  return value_blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_106;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_blur4_16_1_merged254_271_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int blur4_16_0, int blur4_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_blur4_16_1_merged254_271 read pattern: { blur4_16_1_merged254[root = 0, blur4_16_0, blur4_16_1] -> blurx_FIFO_buf8[6 + 16blur4_16_1, blur4_16_0] : 0 <= blur4_16_0 <= 1079 and 0 <= blur4_16_1 <= 119 }
  // Read schedule : { blur4_16_1_merged254[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { blurx_to_gp_00_ld9_merged261[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 5] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_105 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_105_to_blurx_FIFO_buf8_blur4_16_1_merged254_271.peek(/* one reader or all rams */ 1);
  return value_blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_105;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_blur4_16_1_merged254_272_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int blur4_16_0, int blur4_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_blur4_16_1_merged254_272 read pattern: { blur4_16_1_merged254[root = 0, blur4_16_0, blur4_16_1] -> blurx_FIFO_buf8[7 + 16blur4_16_1, blur4_16_0] : 0 <= blur4_16_0 <= 1079 and 0 <= blur4_16_1 <= 119 }
  // Read schedule : { blur4_16_1_merged254[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { blurx_to_gp_00_ld9_merged261[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 5] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_104 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_104_to_blurx_FIFO_buf8_blur4_16_1_merged254_272.peek(/* one reader or all rams */ 1);
  return value_blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_104;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_blur4_16_1_merged254_273_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int blur4_16_0, int blur4_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_blur4_16_1_merged254_273 read pattern: { blur4_16_1_merged254[root = 0, blur4_16_0, blur4_16_1] -> blurx_FIFO_buf8[4 + 16blur4_16_1, blur4_16_0] : 0 <= blur4_16_0 <= 1079 and 0 <= blur4_16_1 <= 119 }
  // Read schedule : { blur4_16_1_merged254[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { blurx_to_gp_00_ld9_merged261[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 5] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_107 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_107_to_blurx_FIFO_buf8_blur4_16_1_merged254_273.peek(/* one reader or all rams */ 1);
  return value_blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_107;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_blur4_16_1_merged254_274_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int blur4_16_0, int blur4_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_blur4_16_1_merged254_274 read pattern: { blur4_16_1_merged254[root = 0, blur4_16_0, blur4_16_1] -> blurx_FIFO_buf8[5 + 16blur4_16_1, blur4_16_0] : 0 <= blur4_16_0 <= 1079 and 0 <= blur4_16_1 <= 119 }
  // Read schedule : { blur4_16_1_merged254[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { blurx_to_gp_00_ld9_merged261[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 5] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_106 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_106_to_blurx_FIFO_buf8_blur4_16_1_merged254_274.peek(/* one reader or all rams */ 1);
  return value_blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_106;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_blur4_16_1_merged254_275_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int blur4_16_0, int blur4_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_blur4_16_1_merged254_275 read pattern: { blur4_16_1_merged254[root = 0, blur4_16_0, blur4_16_1] -> blurx_FIFO_buf8[6 + 16blur4_16_1, blur4_16_0] : 0 <= blur4_16_0 <= 1079 and 0 <= blur4_16_1 <= 119 }
  // Read schedule : { blur4_16_1_merged254[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { blurx_to_gp_00_ld9_merged261[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 5] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_105 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_105_to_blurx_FIFO_buf8_blur4_16_1_merged254_275.peek(/* one reader or all rams */ 1);
  return value_blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_105;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_blur4_16_1_merged254_276_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int blur4_16_0, int blur4_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_blur4_16_1_merged254_276 read pattern: { blur4_16_1_merged254[root = 0, blur4_16_0, blur4_16_1] -> blurx_FIFO_buf8[3 + 16blur4_16_1, blur4_16_0] : 0 <= blur4_16_0 <= 1079 and 0 <= blur4_16_1 <= 119 }
  // Read schedule : { blur4_16_1_merged254[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { blurx_to_gp_00_ld9_merged261[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 5] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_108 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_108_to_blurx_FIFO_buf8_blur4_16_1_merged254_276.peek(/* one reader or all rams */ 1);
  return value_blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_108;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_blur4_16_1_merged254_277_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int blur4_16_0, int blur4_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_blur4_16_1_merged254_277 read pattern: { blur4_16_1_merged254[root = 0, blur4_16_0, blur4_16_1] -> blurx_FIFO_buf8[4 + 16blur4_16_1, blur4_16_0] : 0 <= blur4_16_0 <= 1079 and 0 <= blur4_16_1 <= 119 }
  // Read schedule : { blur4_16_1_merged254[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { blurx_to_gp_00_ld9_merged261[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 5] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_107 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_107_to_blurx_FIFO_buf8_blur4_16_1_merged254_277.peek(/* one reader or all rams */ 1);
  return value_blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_107;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_blur4_16_1_merged254_278_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int blur4_16_0, int blur4_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_blur4_16_1_merged254_278 read pattern: { blur4_16_1_merged254[root = 0, blur4_16_0, blur4_16_1] -> blurx_FIFO_buf8[5 + 16blur4_16_1, blur4_16_0] : 0 <= blur4_16_0 <= 1079 and 0 <= blur4_16_1 <= 119 }
  // Read schedule : { blur4_16_1_merged254[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { blurx_to_gp_00_ld9_merged261[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 5] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_106 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_106_to_blurx_FIFO_buf8_blur4_16_1_merged254_278.peek(/* one reader or all rams */ 1);
  return value_blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_106;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_blur4_16_1_merged254_279_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int blur4_16_0, int blur4_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_blur4_16_1_merged254_279 read pattern: { blur4_16_1_merged254[root = 0, blur4_16_0, blur4_16_1] -> blurx_FIFO_buf8[2 + 16blur4_16_1, blur4_16_0] : 0 <= blur4_16_0 <= 1079 and 0 <= blur4_16_1 <= 119 }
  // Read schedule : { blur4_16_1_merged254[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { blurx_to_gp_00_ld9_merged261[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 5] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_109 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_109_to_blurx_FIFO_buf8_blur4_16_1_merged254_279.peek(/* one reader or all rams */ 1);
  return value_blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_109;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_blur4_16_1_merged254_280_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int blur4_16_0, int blur4_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_blur4_16_1_merged254_280 read pattern: { blur4_16_1_merged254[root = 0, blur4_16_0, blur4_16_1] -> blurx_FIFO_buf8[3 + 16blur4_16_1, blur4_16_0] : 0 <= blur4_16_0 <= 1079 and 0 <= blur4_16_1 <= 119 }
  // Read schedule : { blur4_16_1_merged254[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { blurx_to_gp_00_ld9_merged261[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 5] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_108 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_108_to_blurx_FIFO_buf8_blur4_16_1_merged254_280.peek(/* one reader or all rams */ 1);
  return value_blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_108;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_blur4_16_1_merged254_281_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int blur4_16_0, int blur4_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_blur4_16_1_merged254_281 read pattern: { blur4_16_1_merged254[root = 0, blur4_16_0, blur4_16_1] -> blurx_FIFO_buf8[4 + 16blur4_16_1, blur4_16_0] : 0 <= blur4_16_0 <= 1079 and 0 <= blur4_16_1 <= 119 }
  // Read schedule : { blur4_16_1_merged254[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { blurx_to_gp_00_ld9_merged261[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 5] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_107 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_107_to_blurx_FIFO_buf8_blur4_16_1_merged254_281.peek(/* one reader or all rams */ 1);
  return value_blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_107;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_blur4_16_1_merged254_282_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int blur4_16_0, int blur4_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_blur4_16_1_merged254_282 read pattern: { blur4_16_1_merged254[root = 0, blur4_16_0, blur4_16_1] -> blurx_FIFO_buf8[1 + 16blur4_16_1, blur4_16_0] : 0 <= blur4_16_0 <= 1079 and 0 <= blur4_16_1 <= 119 }
  // Read schedule : { blur4_16_1_merged254[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { blurx_to_gp_00_ld9_merged261[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 5] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_110 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_110_to_blurx_FIFO_buf8_blur4_16_1_merged254_282.peek(/* one reader or all rams */ 1);
  return value_blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_110;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_blur4_16_1_merged254_283_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int blur4_16_0, int blur4_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_blur4_16_1_merged254_283 read pattern: { blur4_16_1_merged254[root = 0, blur4_16_0, blur4_16_1] -> blurx_FIFO_buf8[2 + 16blur4_16_1, blur4_16_0] : 0 <= blur4_16_0 <= 1079 and 0 <= blur4_16_1 <= 119 }
  // Read schedule : { blur4_16_1_merged254[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { blurx_to_gp_00_ld9_merged261[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 5] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_109 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_109_to_blurx_FIFO_buf8_blur4_16_1_merged254_283.peek(/* one reader or all rams */ 1);
  return value_blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_109;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_blur4_16_1_merged254_284_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int blur4_16_0, int blur4_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_blur4_16_1_merged254_284 read pattern: { blur4_16_1_merged254[root = 0, blur4_16_0, blur4_16_1] -> blurx_FIFO_buf8[3 + 16blur4_16_1, blur4_16_0] : 0 <= blur4_16_0 <= 1079 and 0 <= blur4_16_1 <= 119 }
  // Read schedule : { blur4_16_1_merged254[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { blurx_to_gp_00_ld9_merged261[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 5] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_108 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_108_to_blurx_FIFO_buf8_blur4_16_1_merged254_284.peek(/* one reader or all rams */ 1);
  return value_blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_108;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_blur4_16_1_merged254_285_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int blur4_16_0, int blur4_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_blur4_16_1_merged254_285 read pattern: { blur4_16_1_merged254[root = 0, blur4_16_0, blur4_16_1] -> blurx_FIFO_buf8[16blur4_16_1, blur4_16_0] : 0 <= blur4_16_0 <= 1079 and 0 <= blur4_16_1 <= 119 }
  // Read schedule : { blur4_16_1_merged254[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { blurx_to_gp_00_ld9_merged261[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 5] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_111 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_111_to_blurx_FIFO_buf8_blur4_16_1_merged254_285.peek(/* one reader or all rams */ 1);
  return value_blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_111;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_blur4_16_1_merged254_286_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int blur4_16_0, int blur4_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_blur4_16_1_merged254_286 read pattern: { blur4_16_1_merged254[root = 0, blur4_16_0, blur4_16_1] -> blurx_FIFO_buf8[1 + 16blur4_16_1, blur4_16_0] : 0 <= blur4_16_0 <= 1079 and 0 <= blur4_16_1 <= 119 }
  // Read schedule : { blur4_16_1_merged254[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { blurx_to_gp_00_ld9_merged261[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 5] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_110 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_110_to_blurx_FIFO_buf8_blur4_16_1_merged254_286.peek(/* one reader or all rams */ 1);
  return value_blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_110;
  return 0;
}

inline hw_uint<16> blurx_FIFO_buf8_blur4_16_1_merged254_287_select(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int blur4_16_0, int blur4_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_FIFO_buf8_blur4_16_1_merged254_287 read pattern: { blur4_16_1_merged254[root = 0, blur4_16_0, blur4_16_1] -> blurx_FIFO_buf8[2 + 16blur4_16_1, blur4_16_0] : 0 <= blur4_16_0 <= 1079 and 0 <= blur4_16_1 <= 119 }
  // Read schedule : { blur4_16_1_merged254[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { blurx_to_gp_00_ld9_merged261[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 5] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_109 = blurx_FIFO_buf8.blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_109_to_blurx_FIFO_buf8_blur4_16_1_merged254_287.peek(/* one reader or all rams */ 1);
  return value_blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_109;
  return 0;
}

// # of bundles = 2
// blur4_16_1_merged254_read
//	blurx_FIFO_buf8_blur4_16_1_merged254_240
//	blurx_FIFO_buf8_blur4_16_1_merged254_241
//	blurx_FIFO_buf8_blur4_16_1_merged254_242
//	blurx_FIFO_buf8_blur4_16_1_merged254_243
//	blurx_FIFO_buf8_blur4_16_1_merged254_244
//	blurx_FIFO_buf8_blur4_16_1_merged254_245
//	blurx_FIFO_buf8_blur4_16_1_merged254_246
//	blurx_FIFO_buf8_blur4_16_1_merged254_247
//	blurx_FIFO_buf8_blur4_16_1_merged254_248
//	blurx_FIFO_buf8_blur4_16_1_merged254_249
//	blurx_FIFO_buf8_blur4_16_1_merged254_250
//	blurx_FIFO_buf8_blur4_16_1_merged254_251
//	blurx_FIFO_buf8_blur4_16_1_merged254_252
//	blurx_FIFO_buf8_blur4_16_1_merged254_253
//	blurx_FIFO_buf8_blur4_16_1_merged254_254
//	blurx_FIFO_buf8_blur4_16_1_merged254_255
//	blurx_FIFO_buf8_blur4_16_1_merged254_256
//	blurx_FIFO_buf8_blur4_16_1_merged254_257
//	blurx_FIFO_buf8_blur4_16_1_merged254_258
//	blurx_FIFO_buf8_blur4_16_1_merged254_259
//	blurx_FIFO_buf8_blur4_16_1_merged254_260
//	blurx_FIFO_buf8_blur4_16_1_merged254_261
//	blurx_FIFO_buf8_blur4_16_1_merged254_262
//	blurx_FIFO_buf8_blur4_16_1_merged254_263
//	blurx_FIFO_buf8_blur4_16_1_merged254_264
//	blurx_FIFO_buf8_blur4_16_1_merged254_265
//	blurx_FIFO_buf8_blur4_16_1_merged254_266
//	blurx_FIFO_buf8_blur4_16_1_merged254_267
//	blurx_FIFO_buf8_blur4_16_1_merged254_268
//	blurx_FIFO_buf8_blur4_16_1_merged254_269
//	blurx_FIFO_buf8_blur4_16_1_merged254_270
//	blurx_FIFO_buf8_blur4_16_1_merged254_271
//	blurx_FIFO_buf8_blur4_16_1_merged254_272
//	blurx_FIFO_buf8_blur4_16_1_merged254_273
//	blurx_FIFO_buf8_blur4_16_1_merged254_274
//	blurx_FIFO_buf8_blur4_16_1_merged254_275
//	blurx_FIFO_buf8_blur4_16_1_merged254_276
//	blurx_FIFO_buf8_blur4_16_1_merged254_277
//	blurx_FIFO_buf8_blur4_16_1_merged254_278
//	blurx_FIFO_buf8_blur4_16_1_merged254_279
//	blurx_FIFO_buf8_blur4_16_1_merged254_280
//	blurx_FIFO_buf8_blur4_16_1_merged254_281
//	blurx_FIFO_buf8_blur4_16_1_merged254_282
//	blurx_FIFO_buf8_blur4_16_1_merged254_283
//	blurx_FIFO_buf8_blur4_16_1_merged254_284
//	blurx_FIFO_buf8_blur4_16_1_merged254_285
//	blurx_FIFO_buf8_blur4_16_1_merged254_286
//	blurx_FIFO_buf8_blur4_16_1_merged254_287
inline hw_uint<768> blurx_FIFO_buf8_blur4_16_1_merged254_read_bundle_read(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int blur4_16_0, int blur4_16_1, int dynamic_address) {
  // # of ports in bundle: 48
    // blurx_FIFO_buf8_blur4_16_1_merged254_240
    // blurx_FIFO_buf8_blur4_16_1_merged254_241
    // blurx_FIFO_buf8_blur4_16_1_merged254_242
    // blurx_FIFO_buf8_blur4_16_1_merged254_243
    // blurx_FIFO_buf8_blur4_16_1_merged254_244
    // blurx_FIFO_buf8_blur4_16_1_merged254_245
    // blurx_FIFO_buf8_blur4_16_1_merged254_246
    // blurx_FIFO_buf8_blur4_16_1_merged254_247
    // blurx_FIFO_buf8_blur4_16_1_merged254_248
    // blurx_FIFO_buf8_blur4_16_1_merged254_249
    // blurx_FIFO_buf8_blur4_16_1_merged254_250
    // blurx_FIFO_buf8_blur4_16_1_merged254_251
    // blurx_FIFO_buf8_blur4_16_1_merged254_252
    // blurx_FIFO_buf8_blur4_16_1_merged254_253
    // blurx_FIFO_buf8_blur4_16_1_merged254_254
    // blurx_FIFO_buf8_blur4_16_1_merged254_255
    // blurx_FIFO_buf8_blur4_16_1_merged254_256
    // blurx_FIFO_buf8_blur4_16_1_merged254_257
    // blurx_FIFO_buf8_blur4_16_1_merged254_258
    // blurx_FIFO_buf8_blur4_16_1_merged254_259
    // blurx_FIFO_buf8_blur4_16_1_merged254_260
    // blurx_FIFO_buf8_blur4_16_1_merged254_261
    // blurx_FIFO_buf8_blur4_16_1_merged254_262
    // blurx_FIFO_buf8_blur4_16_1_merged254_263
    // blurx_FIFO_buf8_blur4_16_1_merged254_264
    // blurx_FIFO_buf8_blur4_16_1_merged254_265
    // blurx_FIFO_buf8_blur4_16_1_merged254_266
    // blurx_FIFO_buf8_blur4_16_1_merged254_267
    // blurx_FIFO_buf8_blur4_16_1_merged254_268
    // blurx_FIFO_buf8_blur4_16_1_merged254_269
    // blurx_FIFO_buf8_blur4_16_1_merged254_270
    // blurx_FIFO_buf8_blur4_16_1_merged254_271
    // blurx_FIFO_buf8_blur4_16_1_merged254_272
    // blurx_FIFO_buf8_blur4_16_1_merged254_273
    // blurx_FIFO_buf8_blur4_16_1_merged254_274
    // blurx_FIFO_buf8_blur4_16_1_merged254_275
    // blurx_FIFO_buf8_blur4_16_1_merged254_276
    // blurx_FIFO_buf8_blur4_16_1_merged254_277
    // blurx_FIFO_buf8_blur4_16_1_merged254_278
    // blurx_FIFO_buf8_blur4_16_1_merged254_279
    // blurx_FIFO_buf8_blur4_16_1_merged254_280
    // blurx_FIFO_buf8_blur4_16_1_merged254_281
    // blurx_FIFO_buf8_blur4_16_1_merged254_282
    // blurx_FIFO_buf8_blur4_16_1_merged254_283
    // blurx_FIFO_buf8_blur4_16_1_merged254_284
    // blurx_FIFO_buf8_blur4_16_1_merged254_285
    // blurx_FIFO_buf8_blur4_16_1_merged254_286
    // blurx_FIFO_buf8_blur4_16_1_merged254_287

	hw_uint<768> result;
	hw_uint<16> blurx_FIFO_buf8_blur4_16_1_merged254_240_res = blurx_FIFO_buf8_blur4_16_1_merged254_240_select(blurx_FIFO_buf8, root, blur4_16_0, blur4_16_1, dynamic_address);
	set_at<0, 768>(result, blurx_FIFO_buf8_blur4_16_1_merged254_240_res);
	hw_uint<16> blurx_FIFO_buf8_blur4_16_1_merged254_241_res = blurx_FIFO_buf8_blur4_16_1_merged254_241_select(blurx_FIFO_buf8, root, blur4_16_0, blur4_16_1, dynamic_address);
	set_at<16, 768>(result, blurx_FIFO_buf8_blur4_16_1_merged254_241_res);
	hw_uint<16> blurx_FIFO_buf8_blur4_16_1_merged254_242_res = blurx_FIFO_buf8_blur4_16_1_merged254_242_select(blurx_FIFO_buf8, root, blur4_16_0, blur4_16_1, dynamic_address);
	set_at<32, 768>(result, blurx_FIFO_buf8_blur4_16_1_merged254_242_res);
	hw_uint<16> blurx_FIFO_buf8_blur4_16_1_merged254_243_res = blurx_FIFO_buf8_blur4_16_1_merged254_243_select(blurx_FIFO_buf8, root, blur4_16_0, blur4_16_1, dynamic_address);
	set_at<48, 768>(result, blurx_FIFO_buf8_blur4_16_1_merged254_243_res);
	hw_uint<16> blurx_FIFO_buf8_blur4_16_1_merged254_244_res = blurx_FIFO_buf8_blur4_16_1_merged254_244_select(blurx_FIFO_buf8, root, blur4_16_0, blur4_16_1, dynamic_address);
	set_at<64, 768>(result, blurx_FIFO_buf8_blur4_16_1_merged254_244_res);
	hw_uint<16> blurx_FIFO_buf8_blur4_16_1_merged254_245_res = blurx_FIFO_buf8_blur4_16_1_merged254_245_select(blurx_FIFO_buf8, root, blur4_16_0, blur4_16_1, dynamic_address);
	set_at<80, 768>(result, blurx_FIFO_buf8_blur4_16_1_merged254_245_res);
	hw_uint<16> blurx_FIFO_buf8_blur4_16_1_merged254_246_res = blurx_FIFO_buf8_blur4_16_1_merged254_246_select(blurx_FIFO_buf8, root, blur4_16_0, blur4_16_1, dynamic_address);
	set_at<96, 768>(result, blurx_FIFO_buf8_blur4_16_1_merged254_246_res);
	hw_uint<16> blurx_FIFO_buf8_blur4_16_1_merged254_247_res = blurx_FIFO_buf8_blur4_16_1_merged254_247_select(blurx_FIFO_buf8, root, blur4_16_0, blur4_16_1, dynamic_address);
	set_at<112, 768>(result, blurx_FIFO_buf8_blur4_16_1_merged254_247_res);
	hw_uint<16> blurx_FIFO_buf8_blur4_16_1_merged254_248_res = blurx_FIFO_buf8_blur4_16_1_merged254_248_select(blurx_FIFO_buf8, root, blur4_16_0, blur4_16_1, dynamic_address);
	set_at<128, 768>(result, blurx_FIFO_buf8_blur4_16_1_merged254_248_res);
	hw_uint<16> blurx_FIFO_buf8_blur4_16_1_merged254_249_res = blurx_FIFO_buf8_blur4_16_1_merged254_249_select(blurx_FIFO_buf8, root, blur4_16_0, blur4_16_1, dynamic_address);
	set_at<144, 768>(result, blurx_FIFO_buf8_blur4_16_1_merged254_249_res);
	hw_uint<16> blurx_FIFO_buf8_blur4_16_1_merged254_250_res = blurx_FIFO_buf8_blur4_16_1_merged254_250_select(blurx_FIFO_buf8, root, blur4_16_0, blur4_16_1, dynamic_address);
	set_at<160, 768>(result, blurx_FIFO_buf8_blur4_16_1_merged254_250_res);
	hw_uint<16> blurx_FIFO_buf8_blur4_16_1_merged254_251_res = blurx_FIFO_buf8_blur4_16_1_merged254_251_select(blurx_FIFO_buf8, root, blur4_16_0, blur4_16_1, dynamic_address);
	set_at<176, 768>(result, blurx_FIFO_buf8_blur4_16_1_merged254_251_res);
	hw_uint<16> blurx_FIFO_buf8_blur4_16_1_merged254_252_res = blurx_FIFO_buf8_blur4_16_1_merged254_252_select(blurx_FIFO_buf8, root, blur4_16_0, blur4_16_1, dynamic_address);
	set_at<192, 768>(result, blurx_FIFO_buf8_blur4_16_1_merged254_252_res);
	hw_uint<16> blurx_FIFO_buf8_blur4_16_1_merged254_253_res = blurx_FIFO_buf8_blur4_16_1_merged254_253_select(blurx_FIFO_buf8, root, blur4_16_0, blur4_16_1, dynamic_address);
	set_at<208, 768>(result, blurx_FIFO_buf8_blur4_16_1_merged254_253_res);
	hw_uint<16> blurx_FIFO_buf8_blur4_16_1_merged254_254_res = blurx_FIFO_buf8_blur4_16_1_merged254_254_select(blurx_FIFO_buf8, root, blur4_16_0, blur4_16_1, dynamic_address);
	set_at<224, 768>(result, blurx_FIFO_buf8_blur4_16_1_merged254_254_res);
	hw_uint<16> blurx_FIFO_buf8_blur4_16_1_merged254_255_res = blurx_FIFO_buf8_blur4_16_1_merged254_255_select(blurx_FIFO_buf8, root, blur4_16_0, blur4_16_1, dynamic_address);
	set_at<240, 768>(result, blurx_FIFO_buf8_blur4_16_1_merged254_255_res);
	hw_uint<16> blurx_FIFO_buf8_blur4_16_1_merged254_256_res = blurx_FIFO_buf8_blur4_16_1_merged254_256_select(blurx_FIFO_buf8, root, blur4_16_0, blur4_16_1, dynamic_address);
	set_at<256, 768>(result, blurx_FIFO_buf8_blur4_16_1_merged254_256_res);
	hw_uint<16> blurx_FIFO_buf8_blur4_16_1_merged254_257_res = blurx_FIFO_buf8_blur4_16_1_merged254_257_select(blurx_FIFO_buf8, root, blur4_16_0, blur4_16_1, dynamic_address);
	set_at<272, 768>(result, blurx_FIFO_buf8_blur4_16_1_merged254_257_res);
	hw_uint<16> blurx_FIFO_buf8_blur4_16_1_merged254_258_res = blurx_FIFO_buf8_blur4_16_1_merged254_258_select(blurx_FIFO_buf8, root, blur4_16_0, blur4_16_1, dynamic_address);
	set_at<288, 768>(result, blurx_FIFO_buf8_blur4_16_1_merged254_258_res);
	hw_uint<16> blurx_FIFO_buf8_blur4_16_1_merged254_259_res = blurx_FIFO_buf8_blur4_16_1_merged254_259_select(blurx_FIFO_buf8, root, blur4_16_0, blur4_16_1, dynamic_address);
	set_at<304, 768>(result, blurx_FIFO_buf8_blur4_16_1_merged254_259_res);
	hw_uint<16> blurx_FIFO_buf8_blur4_16_1_merged254_260_res = blurx_FIFO_buf8_blur4_16_1_merged254_260_select(blurx_FIFO_buf8, root, blur4_16_0, blur4_16_1, dynamic_address);
	set_at<320, 768>(result, blurx_FIFO_buf8_blur4_16_1_merged254_260_res);
	hw_uint<16> blurx_FIFO_buf8_blur4_16_1_merged254_261_res = blurx_FIFO_buf8_blur4_16_1_merged254_261_select(blurx_FIFO_buf8, root, blur4_16_0, blur4_16_1, dynamic_address);
	set_at<336, 768>(result, blurx_FIFO_buf8_blur4_16_1_merged254_261_res);
	hw_uint<16> blurx_FIFO_buf8_blur4_16_1_merged254_262_res = blurx_FIFO_buf8_blur4_16_1_merged254_262_select(blurx_FIFO_buf8, root, blur4_16_0, blur4_16_1, dynamic_address);
	set_at<352, 768>(result, blurx_FIFO_buf8_blur4_16_1_merged254_262_res);
	hw_uint<16> blurx_FIFO_buf8_blur4_16_1_merged254_263_res = blurx_FIFO_buf8_blur4_16_1_merged254_263_select(blurx_FIFO_buf8, root, blur4_16_0, blur4_16_1, dynamic_address);
	set_at<368, 768>(result, blurx_FIFO_buf8_blur4_16_1_merged254_263_res);
	hw_uint<16> blurx_FIFO_buf8_blur4_16_1_merged254_264_res = blurx_FIFO_buf8_blur4_16_1_merged254_264_select(blurx_FIFO_buf8, root, blur4_16_0, blur4_16_1, dynamic_address);
	set_at<384, 768>(result, blurx_FIFO_buf8_blur4_16_1_merged254_264_res);
	hw_uint<16> blurx_FIFO_buf8_blur4_16_1_merged254_265_res = blurx_FIFO_buf8_blur4_16_1_merged254_265_select(blurx_FIFO_buf8, root, blur4_16_0, blur4_16_1, dynamic_address);
	set_at<400, 768>(result, blurx_FIFO_buf8_blur4_16_1_merged254_265_res);
	hw_uint<16> blurx_FIFO_buf8_blur4_16_1_merged254_266_res = blurx_FIFO_buf8_blur4_16_1_merged254_266_select(blurx_FIFO_buf8, root, blur4_16_0, blur4_16_1, dynamic_address);
	set_at<416, 768>(result, blurx_FIFO_buf8_blur4_16_1_merged254_266_res);
	hw_uint<16> blurx_FIFO_buf8_blur4_16_1_merged254_267_res = blurx_FIFO_buf8_blur4_16_1_merged254_267_select(blurx_FIFO_buf8, root, blur4_16_0, blur4_16_1, dynamic_address);
	set_at<432, 768>(result, blurx_FIFO_buf8_blur4_16_1_merged254_267_res);
	hw_uint<16> blurx_FIFO_buf8_blur4_16_1_merged254_268_res = blurx_FIFO_buf8_blur4_16_1_merged254_268_select(blurx_FIFO_buf8, root, blur4_16_0, blur4_16_1, dynamic_address);
	set_at<448, 768>(result, blurx_FIFO_buf8_blur4_16_1_merged254_268_res);
	hw_uint<16> blurx_FIFO_buf8_blur4_16_1_merged254_269_res = blurx_FIFO_buf8_blur4_16_1_merged254_269_select(blurx_FIFO_buf8, root, blur4_16_0, blur4_16_1, dynamic_address);
	set_at<464, 768>(result, blurx_FIFO_buf8_blur4_16_1_merged254_269_res);
	hw_uint<16> blurx_FIFO_buf8_blur4_16_1_merged254_270_res = blurx_FIFO_buf8_blur4_16_1_merged254_270_select(blurx_FIFO_buf8, root, blur4_16_0, blur4_16_1, dynamic_address);
	set_at<480, 768>(result, blurx_FIFO_buf8_blur4_16_1_merged254_270_res);
	hw_uint<16> blurx_FIFO_buf8_blur4_16_1_merged254_271_res = blurx_FIFO_buf8_blur4_16_1_merged254_271_select(blurx_FIFO_buf8, root, blur4_16_0, blur4_16_1, dynamic_address);
	set_at<496, 768>(result, blurx_FIFO_buf8_blur4_16_1_merged254_271_res);
	hw_uint<16> blurx_FIFO_buf8_blur4_16_1_merged254_272_res = blurx_FIFO_buf8_blur4_16_1_merged254_272_select(blurx_FIFO_buf8, root, blur4_16_0, blur4_16_1, dynamic_address);
	set_at<512, 768>(result, blurx_FIFO_buf8_blur4_16_1_merged254_272_res);
	hw_uint<16> blurx_FIFO_buf8_blur4_16_1_merged254_273_res = blurx_FIFO_buf8_blur4_16_1_merged254_273_select(blurx_FIFO_buf8, root, blur4_16_0, blur4_16_1, dynamic_address);
	set_at<528, 768>(result, blurx_FIFO_buf8_blur4_16_1_merged254_273_res);
	hw_uint<16> blurx_FIFO_buf8_blur4_16_1_merged254_274_res = blurx_FIFO_buf8_blur4_16_1_merged254_274_select(blurx_FIFO_buf8, root, blur4_16_0, blur4_16_1, dynamic_address);
	set_at<544, 768>(result, blurx_FIFO_buf8_blur4_16_1_merged254_274_res);
	hw_uint<16> blurx_FIFO_buf8_blur4_16_1_merged254_275_res = blurx_FIFO_buf8_blur4_16_1_merged254_275_select(blurx_FIFO_buf8, root, blur4_16_0, blur4_16_1, dynamic_address);
	set_at<560, 768>(result, blurx_FIFO_buf8_blur4_16_1_merged254_275_res);
	hw_uint<16> blurx_FIFO_buf8_blur4_16_1_merged254_276_res = blurx_FIFO_buf8_blur4_16_1_merged254_276_select(blurx_FIFO_buf8, root, blur4_16_0, blur4_16_1, dynamic_address);
	set_at<576, 768>(result, blurx_FIFO_buf8_blur4_16_1_merged254_276_res);
	hw_uint<16> blurx_FIFO_buf8_blur4_16_1_merged254_277_res = blurx_FIFO_buf8_blur4_16_1_merged254_277_select(blurx_FIFO_buf8, root, blur4_16_0, blur4_16_1, dynamic_address);
	set_at<592, 768>(result, blurx_FIFO_buf8_blur4_16_1_merged254_277_res);
	hw_uint<16> blurx_FIFO_buf8_blur4_16_1_merged254_278_res = blurx_FIFO_buf8_blur4_16_1_merged254_278_select(blurx_FIFO_buf8, root, blur4_16_0, blur4_16_1, dynamic_address);
	set_at<608, 768>(result, blurx_FIFO_buf8_blur4_16_1_merged254_278_res);
	hw_uint<16> blurx_FIFO_buf8_blur4_16_1_merged254_279_res = blurx_FIFO_buf8_blur4_16_1_merged254_279_select(blurx_FIFO_buf8, root, blur4_16_0, blur4_16_1, dynamic_address);
	set_at<624, 768>(result, blurx_FIFO_buf8_blur4_16_1_merged254_279_res);
	hw_uint<16> blurx_FIFO_buf8_blur4_16_1_merged254_280_res = blurx_FIFO_buf8_blur4_16_1_merged254_280_select(blurx_FIFO_buf8, root, blur4_16_0, blur4_16_1, dynamic_address);
	set_at<640, 768>(result, blurx_FIFO_buf8_blur4_16_1_merged254_280_res);
	hw_uint<16> blurx_FIFO_buf8_blur4_16_1_merged254_281_res = blurx_FIFO_buf8_blur4_16_1_merged254_281_select(blurx_FIFO_buf8, root, blur4_16_0, blur4_16_1, dynamic_address);
	set_at<656, 768>(result, blurx_FIFO_buf8_blur4_16_1_merged254_281_res);
	hw_uint<16> blurx_FIFO_buf8_blur4_16_1_merged254_282_res = blurx_FIFO_buf8_blur4_16_1_merged254_282_select(blurx_FIFO_buf8, root, blur4_16_0, blur4_16_1, dynamic_address);
	set_at<672, 768>(result, blurx_FIFO_buf8_blur4_16_1_merged254_282_res);
	hw_uint<16> blurx_FIFO_buf8_blur4_16_1_merged254_283_res = blurx_FIFO_buf8_blur4_16_1_merged254_283_select(blurx_FIFO_buf8, root, blur4_16_0, blur4_16_1, dynamic_address);
	set_at<688, 768>(result, blurx_FIFO_buf8_blur4_16_1_merged254_283_res);
	hw_uint<16> blurx_FIFO_buf8_blur4_16_1_merged254_284_res = blurx_FIFO_buf8_blur4_16_1_merged254_284_select(blurx_FIFO_buf8, root, blur4_16_0, blur4_16_1, dynamic_address);
	set_at<704, 768>(result, blurx_FIFO_buf8_blur4_16_1_merged254_284_res);
	hw_uint<16> blurx_FIFO_buf8_blur4_16_1_merged254_285_res = blurx_FIFO_buf8_blur4_16_1_merged254_285_select(blurx_FIFO_buf8, root, blur4_16_0, blur4_16_1, dynamic_address);
	set_at<720, 768>(result, blurx_FIFO_buf8_blur4_16_1_merged254_285_res);
	hw_uint<16> blurx_FIFO_buf8_blur4_16_1_merged254_286_res = blurx_FIFO_buf8_blur4_16_1_merged254_286_select(blurx_FIFO_buf8, root, blur4_16_0, blur4_16_1, dynamic_address);
	set_at<736, 768>(result, blurx_FIFO_buf8_blur4_16_1_merged254_286_res);
	hw_uint<16> blurx_FIFO_buf8_blur4_16_1_merged254_287_res = blurx_FIFO_buf8_blur4_16_1_merged254_287_select(blurx_FIFO_buf8, root, blur4_16_0, blur4_16_1, dynamic_address);
	set_at<752, 768>(result, blurx_FIFO_buf8_blur4_16_1_merged254_287_res);
	return result;
}

// blurx_to_gp_00_ld9_merged261_write
//	blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_96
//	blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_97
//	blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_98
//	blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_99
//	blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_100
//	blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_101
//	blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_102
//	blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_103
//	blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_104
//	blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_105
//	blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_106
//	blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_107
//	blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_108
//	blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_109
//	blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_110
//	blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_111
inline void blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_write_bundle_write(hw_uint<256>& blurx_to_gp_00_ld9_merged261_write, blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int root, int blurx_to_gp_00_ld10, int blurx_to_gp_00_ld9, int dynamic_address) {
	hw_uint<16> blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_96_res = blurx_to_gp_00_ld9_merged261_write.extract<0, 15>();
	blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_96_write(blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_96_res, blurx_FIFO_buf8, root, blurx_to_gp_00_ld10, blurx_to_gp_00_ld9, dynamic_address);
	hw_uint<16> blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_97_res = blurx_to_gp_00_ld9_merged261_write.extract<16, 31>();
	blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_97_write(blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_97_res, blurx_FIFO_buf8, root, blurx_to_gp_00_ld10, blurx_to_gp_00_ld9, dynamic_address);
	hw_uint<16> blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_98_res = blurx_to_gp_00_ld9_merged261_write.extract<32, 47>();
	blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_98_write(blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_98_res, blurx_FIFO_buf8, root, blurx_to_gp_00_ld10, blurx_to_gp_00_ld9, dynamic_address);
	hw_uint<16> blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_99_res = blurx_to_gp_00_ld9_merged261_write.extract<48, 63>();
	blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_99_write(blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_99_res, blurx_FIFO_buf8, root, blurx_to_gp_00_ld10, blurx_to_gp_00_ld9, dynamic_address);
	hw_uint<16> blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_100_res = blurx_to_gp_00_ld9_merged261_write.extract<64, 79>();
	blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_100_write(blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_100_res, blurx_FIFO_buf8, root, blurx_to_gp_00_ld10, blurx_to_gp_00_ld9, dynamic_address);
	hw_uint<16> blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_101_res = blurx_to_gp_00_ld9_merged261_write.extract<80, 95>();
	blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_101_write(blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_101_res, blurx_FIFO_buf8, root, blurx_to_gp_00_ld10, blurx_to_gp_00_ld9, dynamic_address);
	hw_uint<16> blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_102_res = blurx_to_gp_00_ld9_merged261_write.extract<96, 111>();
	blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_102_write(blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_102_res, blurx_FIFO_buf8, root, blurx_to_gp_00_ld10, blurx_to_gp_00_ld9, dynamic_address);
	hw_uint<16> blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_103_res = blurx_to_gp_00_ld9_merged261_write.extract<112, 127>();
	blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_103_write(blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_103_res, blurx_FIFO_buf8, root, blurx_to_gp_00_ld10, blurx_to_gp_00_ld9, dynamic_address);
	hw_uint<16> blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_104_res = blurx_to_gp_00_ld9_merged261_write.extract<128, 143>();
	blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_104_write(blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_104_res, blurx_FIFO_buf8, root, blurx_to_gp_00_ld10, blurx_to_gp_00_ld9, dynamic_address);
	hw_uint<16> blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_105_res = blurx_to_gp_00_ld9_merged261_write.extract<144, 159>();
	blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_105_write(blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_105_res, blurx_FIFO_buf8, root, blurx_to_gp_00_ld10, blurx_to_gp_00_ld9, dynamic_address);
	hw_uint<16> blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_106_res = blurx_to_gp_00_ld9_merged261_write.extract<160, 175>();
	blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_106_write(blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_106_res, blurx_FIFO_buf8, root, blurx_to_gp_00_ld10, blurx_to_gp_00_ld9, dynamic_address);
	hw_uint<16> blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_107_res = blurx_to_gp_00_ld9_merged261_write.extract<176, 191>();
	blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_107_write(blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_107_res, blurx_FIFO_buf8, root, blurx_to_gp_00_ld10, blurx_to_gp_00_ld9, dynamic_address);
	hw_uint<16> blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_108_res = blurx_to_gp_00_ld9_merged261_write.extract<192, 207>();
	blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_108_write(blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_108_res, blurx_FIFO_buf8, root, blurx_to_gp_00_ld10, blurx_to_gp_00_ld9, dynamic_address);
	hw_uint<16> blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_109_res = blurx_to_gp_00_ld9_merged261_write.extract<208, 223>();
	blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_109_write(blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_109_res, blurx_FIFO_buf8, root, blurx_to_gp_00_ld10, blurx_to_gp_00_ld9, dynamic_address);
	hw_uint<16> blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_110_res = blurx_to_gp_00_ld9_merged261_write.extract<224, 239>();
	blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_110_write(blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_110_res, blurx_FIFO_buf8, root, blurx_to_gp_00_ld10, blurx_to_gp_00_ld9, dynamic_address);
	hw_uint<16> blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_111_res = blurx_to_gp_00_ld9_merged261_write.extract<240, 255>();
	blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_111_write(blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_111_res, blurx_FIFO_buf8, root, blurx_to_gp_00_ld10, blurx_to_gp_00_ld9, dynamic_address);
}

struct input_input_1_merged251_64_to_input_input_ld5_merged259_48_cache {
	// RAM Box: {[15, 1935], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged251_65_to_input_input_ld5_merged259_49_cache {
	// RAM Box: {[14, 1934], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged251_66_to_input_input_ld5_merged259_50_cache {
	// RAM Box: {[13, 1933], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged251_67_to_input_input_ld5_merged259_51_cache {
	// RAM Box: {[12, 1932], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged251_68_to_input_input_ld5_merged259_52_cache {
	// RAM Box: {[11, 1931], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged251_69_to_input_input_ld5_merged259_53_cache {
	// RAM Box: {[10, 1930], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged251_70_to_input_input_ld5_merged259_54_cache {
	// RAM Box: {[9, 1929], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged251_71_to_input_input_ld5_merged259_55_cache {
	// RAM Box: {[8, 1928], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged251_72_to_input_input_ld5_merged259_56_cache {
	// RAM Box: {[7, 1927], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged251_73_to_input_input_ld5_merged259_57_cache {
	// RAM Box: {[6, 1926], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged251_74_to_input_input_ld5_merged259_58_cache {
	// RAM Box: {[5, 1925], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged251_75_to_input_input_ld5_merged259_59_cache {
	// RAM Box: {[4, 1924], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged251_76_to_input_input_ld5_merged259_60_cache {
	// RAM Box: {[3, 1923], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged251_77_to_input_input_ld5_merged259_61_cache {
	// RAM Box: {[2, 1922], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged251_78_to_input_input_ld5_merged259_62_cache {
	// RAM Box: {[1, 1921], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_1_merged251_79_to_input_input_ld5_merged259_63_cache {
	// RAM Box: {[0, 1920], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_cache {
  // Reader addrs...
    // { input_ld5_merged259[root = 0, input_ld6, input_ld5] -> input[15 + 16input_ld5, input_ld6] : 0 <= input_ld6 <= 1081 and 0 <= input_ld5 <= 120 }
    // { input_ld5_merged259[root = 0, input_ld6, input_ld5] -> input[14 + 16input_ld5, input_ld6] : 0 <= input_ld6 <= 1081 and 0 <= input_ld5 <= 120 }
    // { input_ld5_merged259[root = 0, input_ld6, input_ld5] -> input[13 + 16input_ld5, input_ld6] : 0 <= input_ld6 <= 1081 and 0 <= input_ld5 <= 120 }
    // { input_ld5_merged259[root = 0, input_ld6, input_ld5] -> input[12 + 16input_ld5, input_ld6] : 0 <= input_ld6 <= 1081 and 0 <= input_ld5 <= 120 }
    // { input_ld5_merged259[root = 0, input_ld6, input_ld5] -> input[11 + 16input_ld5, input_ld6] : 0 <= input_ld6 <= 1081 and 0 <= input_ld5 <= 120 }
    // { input_ld5_merged259[root = 0, input_ld6, input_ld5] -> input[10 + 16input_ld5, input_ld6] : 0 <= input_ld6 <= 1081 and 0 <= input_ld5 <= 120 }
    // { input_ld5_merged259[root = 0, input_ld6, input_ld5] -> input[9 + 16input_ld5, input_ld6] : 0 <= input_ld6 <= 1081 and 0 <= input_ld5 <= 120 }
    // { input_ld5_merged259[root = 0, input_ld6, input_ld5] -> input[8 + 16input_ld5, input_ld6] : 0 <= input_ld6 <= 1081 and 0 <= input_ld5 <= 120 }
    // { input_ld5_merged259[root = 0, input_ld6, input_ld5] -> input[7 + 16input_ld5, input_ld6] : 0 <= input_ld6 <= 1081 and 0 <= input_ld5 <= 120 }
    // { input_ld5_merged259[root = 0, input_ld6, input_ld5] -> input[6 + 16input_ld5, input_ld6] : 0 <= input_ld6 <= 1081 and 0 <= input_ld5 <= 120 }
    // { input_ld5_merged259[root = 0, input_ld6, input_ld5] -> input[5 + 16input_ld5, input_ld6] : 0 <= input_ld6 <= 1081 and 0 <= input_ld5 <= 120 }
    // { input_ld5_merged259[root = 0, input_ld6, input_ld5] -> input[4 + 16input_ld5, input_ld6] : 0 <= input_ld6 <= 1081 and 0 <= input_ld5 <= 120 }
    // { input_ld5_merged259[root = 0, input_ld6, input_ld5] -> input[3 + 16input_ld5, input_ld6] : 0 <= input_ld6 <= 1081 and 0 <= input_ld5 <= 120 }
    // { input_ld5_merged259[root = 0, input_ld6, input_ld5] -> input[2 + 16input_ld5, input_ld6] : 0 <= input_ld6 <= 1081 and 0 <= input_ld5 <= 120 }
    // { input_ld5_merged259[root = 0, input_ld6, input_ld5] -> input[1 + 16input_ld5, input_ld6] : 0 <= input_ld6 <= 1081 and 0 <= input_ld5 <= 120 }
    // { input_ld5_merged259[root = 0, input_ld6, input_ld5] -> input[16input_ld5, input_ld6] : 0 <= input_ld6 <= 1081 and 0 <= input_ld5 <= 120 }
  // # of banks: 16
  input_input_1_merged251_64_to_input_input_ld5_merged259_48_cache input_input_1_merged251_64_to_input_input_ld5_merged259_48;
  input_input_1_merged251_65_to_input_input_ld5_merged259_49_cache input_input_1_merged251_65_to_input_input_ld5_merged259_49;
  input_input_1_merged251_66_to_input_input_ld5_merged259_50_cache input_input_1_merged251_66_to_input_input_ld5_merged259_50;
  input_input_1_merged251_67_to_input_input_ld5_merged259_51_cache input_input_1_merged251_67_to_input_input_ld5_merged259_51;
  input_input_1_merged251_68_to_input_input_ld5_merged259_52_cache input_input_1_merged251_68_to_input_input_ld5_merged259_52;
  input_input_1_merged251_69_to_input_input_ld5_merged259_53_cache input_input_1_merged251_69_to_input_input_ld5_merged259_53;
  input_input_1_merged251_70_to_input_input_ld5_merged259_54_cache input_input_1_merged251_70_to_input_input_ld5_merged259_54;
  input_input_1_merged251_71_to_input_input_ld5_merged259_55_cache input_input_1_merged251_71_to_input_input_ld5_merged259_55;
  input_input_1_merged251_72_to_input_input_ld5_merged259_56_cache input_input_1_merged251_72_to_input_input_ld5_merged259_56;
  input_input_1_merged251_73_to_input_input_ld5_merged259_57_cache input_input_1_merged251_73_to_input_input_ld5_merged259_57;
  input_input_1_merged251_74_to_input_input_ld5_merged259_58_cache input_input_1_merged251_74_to_input_input_ld5_merged259_58;
  input_input_1_merged251_75_to_input_input_ld5_merged259_59_cache input_input_1_merged251_75_to_input_input_ld5_merged259_59;
  input_input_1_merged251_76_to_input_input_ld5_merged259_60_cache input_input_1_merged251_76_to_input_input_ld5_merged259_60;
  input_input_1_merged251_77_to_input_input_ld5_merged259_61_cache input_input_1_merged251_77_to_input_input_ld5_merged259_61;
  input_input_1_merged251_78_to_input_input_ld5_merged259_62_cache input_input_1_merged251_78_to_input_input_ld5_merged259_62;
  input_input_1_merged251_79_to_input_input_ld5_merged259_63_cache input_input_1_merged251_79_to_input_input_ld5_merged259_63;
};



inline void input_input_1_merged251_64_write(hw_uint<16>& input_input_1_merged251_64, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged251_64_to_input_input_ld5_merged259_48.push(input_input_1_merged251_64);
}

inline void input_input_1_merged251_65_write(hw_uint<16>& input_input_1_merged251_65, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged251_65_to_input_input_ld5_merged259_49.push(input_input_1_merged251_65);
}

inline void input_input_1_merged251_66_write(hw_uint<16>& input_input_1_merged251_66, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged251_66_to_input_input_ld5_merged259_50.push(input_input_1_merged251_66);
}

inline void input_input_1_merged251_67_write(hw_uint<16>& input_input_1_merged251_67, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged251_67_to_input_input_ld5_merged259_51.push(input_input_1_merged251_67);
}

inline void input_input_1_merged251_68_write(hw_uint<16>& input_input_1_merged251_68, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged251_68_to_input_input_ld5_merged259_52.push(input_input_1_merged251_68);
}

inline void input_input_1_merged251_69_write(hw_uint<16>& input_input_1_merged251_69, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged251_69_to_input_input_ld5_merged259_53.push(input_input_1_merged251_69);
}

inline void input_input_1_merged251_70_write(hw_uint<16>& input_input_1_merged251_70, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged251_70_to_input_input_ld5_merged259_54.push(input_input_1_merged251_70);
}

inline void input_input_1_merged251_71_write(hw_uint<16>& input_input_1_merged251_71, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged251_71_to_input_input_ld5_merged259_55.push(input_input_1_merged251_71);
}

inline void input_input_1_merged251_72_write(hw_uint<16>& input_input_1_merged251_72, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged251_72_to_input_input_ld5_merged259_56.push(input_input_1_merged251_72);
}

inline void input_input_1_merged251_73_write(hw_uint<16>& input_input_1_merged251_73, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged251_73_to_input_input_ld5_merged259_57.push(input_input_1_merged251_73);
}

inline void input_input_1_merged251_74_write(hw_uint<16>& input_input_1_merged251_74, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged251_74_to_input_input_ld5_merged259_58.push(input_input_1_merged251_74);
}

inline void input_input_1_merged251_75_write(hw_uint<16>& input_input_1_merged251_75, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged251_75_to_input_input_ld5_merged259_59.push(input_input_1_merged251_75);
}

inline void input_input_1_merged251_76_write(hw_uint<16>& input_input_1_merged251_76, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged251_76_to_input_input_ld5_merged259_60.push(input_input_1_merged251_76);
}

inline void input_input_1_merged251_77_write(hw_uint<16>& input_input_1_merged251_77, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged251_77_to_input_input_ld5_merged259_61.push(input_input_1_merged251_77);
}

inline void input_input_1_merged251_78_write(hw_uint<16>& input_input_1_merged251_78, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged251_78_to_input_input_ld5_merged259_62.push(input_input_1_merged251_78);
}

inline void input_input_1_merged251_79_write(hw_uint<16>& input_input_1_merged251_79, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged251_79_to_input_input_ld5_merged259_63.push(input_input_1_merged251_79);
}

inline hw_uint<16> input_input_ld5_merged259_48_select(input_cache& input, int root, int input_ld6, int input_ld5, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_input_ld5_merged259_48 read pattern: { input_ld5_merged259[root = 0, input_ld6, input_ld5] -> input[15 + 16input_ld5, input_ld6] : 0 <= input_ld6 <= 1081 and 0 <= input_ld5 <= 120 }
  // Read schedule : { input_ld5_merged259[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1081 and 0 <= d2 <= 120 }
  // Write schedule: { input_1_merged251[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1081 and 0 <= d2 <= 120 }
  auto value_input_input_1_merged251_64 = input.input_input_1_merged251_64_to_input_input_ld5_merged259_48.peek(/* one reader or all rams */ 0);
  return value_input_input_1_merged251_64;
  return 0;
}

inline hw_uint<16> input_input_ld5_merged259_49_select(input_cache& input, int root, int input_ld6, int input_ld5, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_input_ld5_merged259_49 read pattern: { input_ld5_merged259[root = 0, input_ld6, input_ld5] -> input[14 + 16input_ld5, input_ld6] : 0 <= input_ld6 <= 1081 and 0 <= input_ld5 <= 120 }
  // Read schedule : { input_ld5_merged259[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1081 and 0 <= d2 <= 120 }
  // Write schedule: { input_1_merged251[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1081 and 0 <= d2 <= 120 }
  auto value_input_input_1_merged251_65 = input.input_input_1_merged251_65_to_input_input_ld5_merged259_49.peek(/* one reader or all rams */ 0);
  return value_input_input_1_merged251_65;
  return 0;
}

inline hw_uint<16> input_input_ld5_merged259_50_select(input_cache& input, int root, int input_ld6, int input_ld5, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_input_ld5_merged259_50 read pattern: { input_ld5_merged259[root = 0, input_ld6, input_ld5] -> input[13 + 16input_ld5, input_ld6] : 0 <= input_ld6 <= 1081 and 0 <= input_ld5 <= 120 }
  // Read schedule : { input_ld5_merged259[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1081 and 0 <= d2 <= 120 }
  // Write schedule: { input_1_merged251[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1081 and 0 <= d2 <= 120 }
  auto value_input_input_1_merged251_66 = input.input_input_1_merged251_66_to_input_input_ld5_merged259_50.peek(/* one reader or all rams */ 0);
  return value_input_input_1_merged251_66;
  return 0;
}

inline hw_uint<16> input_input_ld5_merged259_51_select(input_cache& input, int root, int input_ld6, int input_ld5, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_input_ld5_merged259_51 read pattern: { input_ld5_merged259[root = 0, input_ld6, input_ld5] -> input[12 + 16input_ld5, input_ld6] : 0 <= input_ld6 <= 1081 and 0 <= input_ld5 <= 120 }
  // Read schedule : { input_ld5_merged259[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1081 and 0 <= d2 <= 120 }
  // Write schedule: { input_1_merged251[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1081 and 0 <= d2 <= 120 }
  auto value_input_input_1_merged251_67 = input.input_input_1_merged251_67_to_input_input_ld5_merged259_51.peek(/* one reader or all rams */ 0);
  return value_input_input_1_merged251_67;
  return 0;
}

inline hw_uint<16> input_input_ld5_merged259_52_select(input_cache& input, int root, int input_ld6, int input_ld5, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_input_ld5_merged259_52 read pattern: { input_ld5_merged259[root = 0, input_ld6, input_ld5] -> input[11 + 16input_ld5, input_ld6] : 0 <= input_ld6 <= 1081 and 0 <= input_ld5 <= 120 }
  // Read schedule : { input_ld5_merged259[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1081 and 0 <= d2 <= 120 }
  // Write schedule: { input_1_merged251[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1081 and 0 <= d2 <= 120 }
  auto value_input_input_1_merged251_68 = input.input_input_1_merged251_68_to_input_input_ld5_merged259_52.peek(/* one reader or all rams */ 0);
  return value_input_input_1_merged251_68;
  return 0;
}

inline hw_uint<16> input_input_ld5_merged259_53_select(input_cache& input, int root, int input_ld6, int input_ld5, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_input_ld5_merged259_53 read pattern: { input_ld5_merged259[root = 0, input_ld6, input_ld5] -> input[10 + 16input_ld5, input_ld6] : 0 <= input_ld6 <= 1081 and 0 <= input_ld5 <= 120 }
  // Read schedule : { input_ld5_merged259[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1081 and 0 <= d2 <= 120 }
  // Write schedule: { input_1_merged251[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1081 and 0 <= d2 <= 120 }
  auto value_input_input_1_merged251_69 = input.input_input_1_merged251_69_to_input_input_ld5_merged259_53.peek(/* one reader or all rams */ 0);
  return value_input_input_1_merged251_69;
  return 0;
}

inline hw_uint<16> input_input_ld5_merged259_54_select(input_cache& input, int root, int input_ld6, int input_ld5, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_input_ld5_merged259_54 read pattern: { input_ld5_merged259[root = 0, input_ld6, input_ld5] -> input[9 + 16input_ld5, input_ld6] : 0 <= input_ld6 <= 1081 and 0 <= input_ld5 <= 120 }
  // Read schedule : { input_ld5_merged259[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1081 and 0 <= d2 <= 120 }
  // Write schedule: { input_1_merged251[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1081 and 0 <= d2 <= 120 }
  auto value_input_input_1_merged251_70 = input.input_input_1_merged251_70_to_input_input_ld5_merged259_54.peek(/* one reader or all rams */ 0);
  return value_input_input_1_merged251_70;
  return 0;
}

inline hw_uint<16> input_input_ld5_merged259_55_select(input_cache& input, int root, int input_ld6, int input_ld5, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_input_ld5_merged259_55 read pattern: { input_ld5_merged259[root = 0, input_ld6, input_ld5] -> input[8 + 16input_ld5, input_ld6] : 0 <= input_ld6 <= 1081 and 0 <= input_ld5 <= 120 }
  // Read schedule : { input_ld5_merged259[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1081 and 0 <= d2 <= 120 }
  // Write schedule: { input_1_merged251[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1081 and 0 <= d2 <= 120 }
  auto value_input_input_1_merged251_71 = input.input_input_1_merged251_71_to_input_input_ld5_merged259_55.peek(/* one reader or all rams */ 0);
  return value_input_input_1_merged251_71;
  return 0;
}

inline hw_uint<16> input_input_ld5_merged259_56_select(input_cache& input, int root, int input_ld6, int input_ld5, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_input_ld5_merged259_56 read pattern: { input_ld5_merged259[root = 0, input_ld6, input_ld5] -> input[7 + 16input_ld5, input_ld6] : 0 <= input_ld6 <= 1081 and 0 <= input_ld5 <= 120 }
  // Read schedule : { input_ld5_merged259[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1081 and 0 <= d2 <= 120 }
  // Write schedule: { input_1_merged251[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1081 and 0 <= d2 <= 120 }
  auto value_input_input_1_merged251_72 = input.input_input_1_merged251_72_to_input_input_ld5_merged259_56.peek(/* one reader or all rams */ 0);
  return value_input_input_1_merged251_72;
  return 0;
}

inline hw_uint<16> input_input_ld5_merged259_57_select(input_cache& input, int root, int input_ld6, int input_ld5, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_input_ld5_merged259_57 read pattern: { input_ld5_merged259[root = 0, input_ld6, input_ld5] -> input[6 + 16input_ld5, input_ld6] : 0 <= input_ld6 <= 1081 and 0 <= input_ld5 <= 120 }
  // Read schedule : { input_ld5_merged259[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1081 and 0 <= d2 <= 120 }
  // Write schedule: { input_1_merged251[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1081 and 0 <= d2 <= 120 }
  auto value_input_input_1_merged251_73 = input.input_input_1_merged251_73_to_input_input_ld5_merged259_57.peek(/* one reader or all rams */ 0);
  return value_input_input_1_merged251_73;
  return 0;
}

inline hw_uint<16> input_input_ld5_merged259_58_select(input_cache& input, int root, int input_ld6, int input_ld5, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_input_ld5_merged259_58 read pattern: { input_ld5_merged259[root = 0, input_ld6, input_ld5] -> input[5 + 16input_ld5, input_ld6] : 0 <= input_ld6 <= 1081 and 0 <= input_ld5 <= 120 }
  // Read schedule : { input_ld5_merged259[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1081 and 0 <= d2 <= 120 }
  // Write schedule: { input_1_merged251[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1081 and 0 <= d2 <= 120 }
  auto value_input_input_1_merged251_74 = input.input_input_1_merged251_74_to_input_input_ld5_merged259_58.peek(/* one reader or all rams */ 0);
  return value_input_input_1_merged251_74;
  return 0;
}

inline hw_uint<16> input_input_ld5_merged259_59_select(input_cache& input, int root, int input_ld6, int input_ld5, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_input_ld5_merged259_59 read pattern: { input_ld5_merged259[root = 0, input_ld6, input_ld5] -> input[4 + 16input_ld5, input_ld6] : 0 <= input_ld6 <= 1081 and 0 <= input_ld5 <= 120 }
  // Read schedule : { input_ld5_merged259[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1081 and 0 <= d2 <= 120 }
  // Write schedule: { input_1_merged251[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1081 and 0 <= d2 <= 120 }
  auto value_input_input_1_merged251_75 = input.input_input_1_merged251_75_to_input_input_ld5_merged259_59.peek(/* one reader or all rams */ 0);
  return value_input_input_1_merged251_75;
  return 0;
}

inline hw_uint<16> input_input_ld5_merged259_60_select(input_cache& input, int root, int input_ld6, int input_ld5, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_input_ld5_merged259_60 read pattern: { input_ld5_merged259[root = 0, input_ld6, input_ld5] -> input[3 + 16input_ld5, input_ld6] : 0 <= input_ld6 <= 1081 and 0 <= input_ld5 <= 120 }
  // Read schedule : { input_ld5_merged259[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1081 and 0 <= d2 <= 120 }
  // Write schedule: { input_1_merged251[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1081 and 0 <= d2 <= 120 }
  auto value_input_input_1_merged251_76 = input.input_input_1_merged251_76_to_input_input_ld5_merged259_60.peek(/* one reader or all rams */ 0);
  return value_input_input_1_merged251_76;
  return 0;
}

inline hw_uint<16> input_input_ld5_merged259_61_select(input_cache& input, int root, int input_ld6, int input_ld5, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_input_ld5_merged259_61 read pattern: { input_ld5_merged259[root = 0, input_ld6, input_ld5] -> input[2 + 16input_ld5, input_ld6] : 0 <= input_ld6 <= 1081 and 0 <= input_ld5 <= 120 }
  // Read schedule : { input_ld5_merged259[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1081 and 0 <= d2 <= 120 }
  // Write schedule: { input_1_merged251[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1081 and 0 <= d2 <= 120 }
  auto value_input_input_1_merged251_77 = input.input_input_1_merged251_77_to_input_input_ld5_merged259_61.peek(/* one reader or all rams */ 0);
  return value_input_input_1_merged251_77;
  return 0;
}

inline hw_uint<16> input_input_ld5_merged259_62_select(input_cache& input, int root, int input_ld6, int input_ld5, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_input_ld5_merged259_62 read pattern: { input_ld5_merged259[root = 0, input_ld6, input_ld5] -> input[1 + 16input_ld5, input_ld6] : 0 <= input_ld6 <= 1081 and 0 <= input_ld5 <= 120 }
  // Read schedule : { input_ld5_merged259[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1081 and 0 <= d2 <= 120 }
  // Write schedule: { input_1_merged251[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1081 and 0 <= d2 <= 120 }
  auto value_input_input_1_merged251_78 = input.input_input_1_merged251_78_to_input_input_ld5_merged259_62.peek(/* one reader or all rams */ 0);
  return value_input_input_1_merged251_78;
  return 0;
}

inline hw_uint<16> input_input_ld5_merged259_63_select(input_cache& input, int root, int input_ld6, int input_ld5, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_input_ld5_merged259_63 read pattern: { input_ld5_merged259[root = 0, input_ld6, input_ld5] -> input[16input_ld5, input_ld6] : 0 <= input_ld6 <= 1081 and 0 <= input_ld5 <= 120 }
  // Read schedule : { input_ld5_merged259[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1081 and 0 <= d2 <= 120 }
  // Write schedule: { input_1_merged251[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1081 and 0 <= d2 <= 120 }
  auto value_input_input_1_merged251_79 = input.input_input_1_merged251_79_to_input_input_ld5_merged259_63.peek(/* one reader or all rams */ 0);
  return value_input_input_1_merged251_79;
  return 0;
}

// # of bundles = 2
// input_1_merged251_write
//	input_input_1_merged251_64
//	input_input_1_merged251_65
//	input_input_1_merged251_66
//	input_input_1_merged251_67
//	input_input_1_merged251_68
//	input_input_1_merged251_69
//	input_input_1_merged251_70
//	input_input_1_merged251_71
//	input_input_1_merged251_72
//	input_input_1_merged251_73
//	input_input_1_merged251_74
//	input_input_1_merged251_75
//	input_input_1_merged251_76
//	input_input_1_merged251_77
//	input_input_1_merged251_78
//	input_input_1_merged251_79
inline void input_input_1_merged251_write_bundle_write(hw_uint<256>& input_1_merged251_write, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
	hw_uint<16> input_input_1_merged251_64_res = input_1_merged251_write.extract<0, 15>();
	input_input_1_merged251_64_write(input_input_1_merged251_64_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged251_65_res = input_1_merged251_write.extract<16, 31>();
	input_input_1_merged251_65_write(input_input_1_merged251_65_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged251_66_res = input_1_merged251_write.extract<32, 47>();
	input_input_1_merged251_66_write(input_input_1_merged251_66_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged251_67_res = input_1_merged251_write.extract<48, 63>();
	input_input_1_merged251_67_write(input_input_1_merged251_67_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged251_68_res = input_1_merged251_write.extract<64, 79>();
	input_input_1_merged251_68_write(input_input_1_merged251_68_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged251_69_res = input_1_merged251_write.extract<80, 95>();
	input_input_1_merged251_69_write(input_input_1_merged251_69_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged251_70_res = input_1_merged251_write.extract<96, 111>();
	input_input_1_merged251_70_write(input_input_1_merged251_70_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged251_71_res = input_1_merged251_write.extract<112, 127>();
	input_input_1_merged251_71_write(input_input_1_merged251_71_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged251_72_res = input_1_merged251_write.extract<128, 143>();
	input_input_1_merged251_72_write(input_input_1_merged251_72_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged251_73_res = input_1_merged251_write.extract<144, 159>();
	input_input_1_merged251_73_write(input_input_1_merged251_73_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged251_74_res = input_1_merged251_write.extract<160, 175>();
	input_input_1_merged251_74_write(input_input_1_merged251_74_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged251_75_res = input_1_merged251_write.extract<176, 191>();
	input_input_1_merged251_75_write(input_input_1_merged251_75_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged251_76_res = input_1_merged251_write.extract<192, 207>();
	input_input_1_merged251_76_write(input_input_1_merged251_76_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged251_77_res = input_1_merged251_write.extract<208, 223>();
	input_input_1_merged251_77_write(input_input_1_merged251_77_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged251_78_res = input_1_merged251_write.extract<224, 239>();
	input_input_1_merged251_78_write(input_input_1_merged251_78_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged251_79_res = input_1_merged251_write.extract<240, 255>();
	input_input_1_merged251_79_write(input_input_1_merged251_79_res, input, root, input_0, input_1, dynamic_address);
}

// input_ld5_merged259_read
//	input_input_ld5_merged259_48
//	input_input_ld5_merged259_49
//	input_input_ld5_merged259_50
//	input_input_ld5_merged259_51
//	input_input_ld5_merged259_52
//	input_input_ld5_merged259_53
//	input_input_ld5_merged259_54
//	input_input_ld5_merged259_55
//	input_input_ld5_merged259_56
//	input_input_ld5_merged259_57
//	input_input_ld5_merged259_58
//	input_input_ld5_merged259_59
//	input_input_ld5_merged259_60
//	input_input_ld5_merged259_61
//	input_input_ld5_merged259_62
//	input_input_ld5_merged259_63
inline hw_uint<256> input_input_ld5_merged259_read_bundle_read(input_cache& input, int root, int input_ld6, int input_ld5, int dynamic_address) {
  // # of ports in bundle: 16
    // input_input_ld5_merged259_48
    // input_input_ld5_merged259_49
    // input_input_ld5_merged259_50
    // input_input_ld5_merged259_51
    // input_input_ld5_merged259_52
    // input_input_ld5_merged259_53
    // input_input_ld5_merged259_54
    // input_input_ld5_merged259_55
    // input_input_ld5_merged259_56
    // input_input_ld5_merged259_57
    // input_input_ld5_merged259_58
    // input_input_ld5_merged259_59
    // input_input_ld5_merged259_60
    // input_input_ld5_merged259_61
    // input_input_ld5_merged259_62
    // input_input_ld5_merged259_63

	hw_uint<256> result;
	hw_uint<16> input_input_ld5_merged259_48_res = input_input_ld5_merged259_48_select(input, root, input_ld6, input_ld5, dynamic_address);
	set_at<0, 256>(result, input_input_ld5_merged259_48_res);
	hw_uint<16> input_input_ld5_merged259_49_res = input_input_ld5_merged259_49_select(input, root, input_ld6, input_ld5, dynamic_address);
	set_at<16, 256>(result, input_input_ld5_merged259_49_res);
	hw_uint<16> input_input_ld5_merged259_50_res = input_input_ld5_merged259_50_select(input, root, input_ld6, input_ld5, dynamic_address);
	set_at<32, 256>(result, input_input_ld5_merged259_50_res);
	hw_uint<16> input_input_ld5_merged259_51_res = input_input_ld5_merged259_51_select(input, root, input_ld6, input_ld5, dynamic_address);
	set_at<48, 256>(result, input_input_ld5_merged259_51_res);
	hw_uint<16> input_input_ld5_merged259_52_res = input_input_ld5_merged259_52_select(input, root, input_ld6, input_ld5, dynamic_address);
	set_at<64, 256>(result, input_input_ld5_merged259_52_res);
	hw_uint<16> input_input_ld5_merged259_53_res = input_input_ld5_merged259_53_select(input, root, input_ld6, input_ld5, dynamic_address);
	set_at<80, 256>(result, input_input_ld5_merged259_53_res);
	hw_uint<16> input_input_ld5_merged259_54_res = input_input_ld5_merged259_54_select(input, root, input_ld6, input_ld5, dynamic_address);
	set_at<96, 256>(result, input_input_ld5_merged259_54_res);
	hw_uint<16> input_input_ld5_merged259_55_res = input_input_ld5_merged259_55_select(input, root, input_ld6, input_ld5, dynamic_address);
	set_at<112, 256>(result, input_input_ld5_merged259_55_res);
	hw_uint<16> input_input_ld5_merged259_56_res = input_input_ld5_merged259_56_select(input, root, input_ld6, input_ld5, dynamic_address);
	set_at<128, 256>(result, input_input_ld5_merged259_56_res);
	hw_uint<16> input_input_ld5_merged259_57_res = input_input_ld5_merged259_57_select(input, root, input_ld6, input_ld5, dynamic_address);
	set_at<144, 256>(result, input_input_ld5_merged259_57_res);
	hw_uint<16> input_input_ld5_merged259_58_res = input_input_ld5_merged259_58_select(input, root, input_ld6, input_ld5, dynamic_address);
	set_at<160, 256>(result, input_input_ld5_merged259_58_res);
	hw_uint<16> input_input_ld5_merged259_59_res = input_input_ld5_merged259_59_select(input, root, input_ld6, input_ld5, dynamic_address);
	set_at<176, 256>(result, input_input_ld5_merged259_59_res);
	hw_uint<16> input_input_ld5_merged259_60_res = input_input_ld5_merged259_60_select(input, root, input_ld6, input_ld5, dynamic_address);
	set_at<192, 256>(result, input_input_ld5_merged259_60_res);
	hw_uint<16> input_input_ld5_merged259_61_res = input_input_ld5_merged259_61_select(input, root, input_ld6, input_ld5, dynamic_address);
	set_at<208, 256>(result, input_input_ld5_merged259_61_res);
	hw_uint<16> input_input_ld5_merged259_62_res = input_input_ld5_merged259_62_select(input, root, input_ld6, input_ld5, dynamic_address);
	set_at<224, 256>(result, input_input_ld5_merged259_62_res);
	hw_uint<16> input_input_ld5_merged259_63_res = input_input_ld5_merged259_63_select(input, root, input_ld6, input_ld5, dynamic_address);
	set_at<240, 256>(result, input_input_ld5_merged259_63_res);
	return result;
}

struct input_FIFO_buf12_input_to_gp_14_ld13_merged263_0_merged_banks_3_cache {
	// RAM Box: {[15, 1935], [0, 1081]}
	// Capacity: 243
	// # of read delays: 3
  // 0, 121, 242
	hw_uint<16> f0;
	fifo<hw_uint<16>, 120> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 120> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_120() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_121() {
		return f2;
	}

	inline hw_uint<16> peek_241() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_242() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 120
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 120 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 120
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 120 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct input_FIFO_buf12_input_to_gp_14_ld13_merged263_1_merged_banks_3_cache {
	// RAM Box: {[14, 1934], [0, 1081]}
	// Capacity: 243
	// # of read delays: 3
  // 0, 121, 242
	hw_uint<16> f0;
	fifo<hw_uint<16>, 120> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 120> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_120() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_121() {
		return f2;
	}

	inline hw_uint<16> peek_241() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_242() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 120
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 120 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 120
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 120 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct input_FIFO_buf12_input_to_gp_14_ld13_merged263_10_merged_banks_3_cache {
	// RAM Box: {[5, 1925], [0, 1081]}
	// Capacity: 243
	// # of read delays: 3
  // 0, 121, 242
	hw_uint<16> f0;
	fifo<hw_uint<16>, 120> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 120> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_120() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_121() {
		return f2;
	}

	inline hw_uint<16> peek_241() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_242() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 120
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 120 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 120
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 120 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct input_FIFO_buf12_input_to_gp_14_ld13_merged263_11_merged_banks_3_cache {
	// RAM Box: {[4, 1924], [0, 1081]}
	// Capacity: 243
	// # of read delays: 3
  // 0, 121, 242
	hw_uint<16> f0;
	fifo<hw_uint<16>, 120> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 120> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_120() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_121() {
		return f2;
	}

	inline hw_uint<16> peek_241() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_242() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 120
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 120 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 120
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 120 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct input_FIFO_buf12_input_to_gp_14_ld13_merged263_12_merged_banks_3_cache {
	// RAM Box: {[3, 1923], [0, 1081]}
	// Capacity: 243
	// # of read delays: 3
  // 0, 121, 242
	hw_uint<16> f0;
	fifo<hw_uint<16>, 120> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 120> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_120() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_121() {
		return f2;
	}

	inline hw_uint<16> peek_241() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_242() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 120
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 120 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 120
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 120 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct input_FIFO_buf12_input_to_gp_14_ld13_merged263_13_merged_banks_3_cache {
	// RAM Box: {[2, 1922], [0, 1081]}
	// Capacity: 243
	// # of read delays: 3
  // 0, 121, 242
	hw_uint<16> f0;
	fifo<hw_uint<16>, 120> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 120> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_120() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_121() {
		return f2;
	}

	inline hw_uint<16> peek_241() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_242() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 120
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 120 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 120
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 120 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct input_FIFO_buf12_input_to_gp_14_ld13_merged263_14_merged_banks_3_cache {
	// RAM Box: {[1, 1921], [0, 1081]}
	// Capacity: 243
	// # of read delays: 3
  // 0, 121, 242
	hw_uint<16> f0;
	fifo<hw_uint<16>, 120> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 120> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_120() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_121() {
		return f2;
	}

	inline hw_uint<16> peek_241() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_242() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 120
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 120 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 120
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 120 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct input_FIFO_buf12_input_to_gp_14_ld13_merged263_15_merged_banks_3_cache {
	// RAM Box: {[0, 1920], [0, 1081]}
	// Capacity: 243
	// # of read delays: 3
  // 0, 121, 242
	hw_uint<16> f0;
	fifo<hw_uint<16>, 120> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 120> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_120() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_121() {
		return f2;
	}

	inline hw_uint<16> peek_241() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_242() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 120
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 120 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 120
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 120 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct input_FIFO_buf12_input_to_gp_14_ld13_merged263_2_merged_banks_3_cache {
	// RAM Box: {[13, 1933], [0, 1081]}
	// Capacity: 243
	// # of read delays: 3
  // 0, 121, 242
	hw_uint<16> f0;
	fifo<hw_uint<16>, 120> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 120> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_120() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_121() {
		return f2;
	}

	inline hw_uint<16> peek_241() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_242() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 120
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 120 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 120
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 120 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct input_FIFO_buf12_input_to_gp_14_ld13_merged263_3_merged_banks_3_cache {
	// RAM Box: {[12, 1932], [0, 1081]}
	// Capacity: 243
	// # of read delays: 3
  // 0, 121, 242
	hw_uint<16> f0;
	fifo<hw_uint<16>, 120> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 120> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_120() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_121() {
		return f2;
	}

	inline hw_uint<16> peek_241() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_242() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 120
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 120 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 120
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 120 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct input_FIFO_buf12_input_to_gp_14_ld13_merged263_4_merged_banks_3_cache {
	// RAM Box: {[11, 1931], [0, 1081]}
	// Capacity: 243
	// # of read delays: 3
  // 0, 121, 242
	hw_uint<16> f0;
	fifo<hw_uint<16>, 120> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 120> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_120() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_121() {
		return f2;
	}

	inline hw_uint<16> peek_241() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_242() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 120
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 120 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 120
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 120 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct input_FIFO_buf12_input_to_gp_14_ld13_merged263_5_merged_banks_3_cache {
	// RAM Box: {[10, 1930], [0, 1081]}
	// Capacity: 243
	// # of read delays: 3
  // 0, 121, 242
	hw_uint<16> f0;
	fifo<hw_uint<16>, 120> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 120> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_120() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_121() {
		return f2;
	}

	inline hw_uint<16> peek_241() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_242() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 120
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 120 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 120
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 120 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct input_FIFO_buf12_input_to_gp_14_ld13_merged263_6_merged_banks_3_cache {
	// RAM Box: {[9, 1929], [0, 1081]}
	// Capacity: 243
	// # of read delays: 3
  // 0, 121, 242
	hw_uint<16> f0;
	fifo<hw_uint<16>, 120> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 120> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_120() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_121() {
		return f2;
	}

	inline hw_uint<16> peek_241() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_242() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 120
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 120 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 120
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 120 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct input_FIFO_buf12_input_to_gp_14_ld13_merged263_7_merged_banks_3_cache {
	// RAM Box: {[8, 1928], [0, 1081]}
	// Capacity: 243
	// # of read delays: 3
  // 0, 121, 242
	hw_uint<16> f0;
	fifo<hw_uint<16>, 120> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 120> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_120() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_121() {
		return f2;
	}

	inline hw_uint<16> peek_241() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_242() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 120
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 120 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 120
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 120 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct input_FIFO_buf12_input_to_gp_14_ld13_merged263_8_merged_banks_3_cache {
	// RAM Box: {[7, 1927], [0, 1081]}
	// Capacity: 243
	// # of read delays: 3
  // 0, 121, 242
	hw_uint<16> f0;
	fifo<hw_uint<16>, 120> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 120> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_120() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_121() {
		return f2;
	}

	inline hw_uint<16> peek_241() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_242() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 120
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 120 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 120
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 120 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct input_FIFO_buf12_input_to_gp_14_ld13_merged263_9_merged_banks_3_cache {
	// RAM Box: {[6, 1926], [0, 1081]}
	// Capacity: 243
	// # of read delays: 3
  // 0, 121, 242
	hw_uint<16> f0;
	fifo<hw_uint<16>, 120> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 120> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_120() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_121() {
		return f2;
	}

	inline hw_uint<16> peek_241() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_242() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 120
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 120 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 120
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 120 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct input_FIFO_buf12_cache {
  // Reader addrs...
    // { blurx_1_merged257[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[15 + 16blurx_1, blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
    // { blurx_1_merged257[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[15 + 16blurx_1, 1 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
    // { blurx_1_merged257[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[15 + 16blurx_1, 2 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
    // { blurx_1_merged257[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[14 + 16blurx_1, blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
    // { blurx_1_merged257[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[14 + 16blurx_1, 1 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
    // { blurx_1_merged257[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[14 + 16blurx_1, 2 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
    // { blurx_1_merged257[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[13 + 16blurx_1, blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
    // { blurx_1_merged257[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[13 + 16blurx_1, 1 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
    // { blurx_1_merged257[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[13 + 16blurx_1, 2 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
    // { blurx_1_merged257[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[12 + 16blurx_1, blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
    // { blurx_1_merged257[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[12 + 16blurx_1, 1 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
    // { blurx_1_merged257[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[12 + 16blurx_1, 2 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
    // { blurx_1_merged257[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[11 + 16blurx_1, blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
    // { blurx_1_merged257[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[11 + 16blurx_1, 1 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
    // { blurx_1_merged257[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[11 + 16blurx_1, 2 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
    // { blurx_1_merged257[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[10 + 16blurx_1, blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
    // { blurx_1_merged257[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[10 + 16blurx_1, 1 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
    // { blurx_1_merged257[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[10 + 16blurx_1, 2 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
    // { blurx_1_merged257[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[9 + 16blurx_1, blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
    // { blurx_1_merged257[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[9 + 16blurx_1, 1 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
    // { blurx_1_merged257[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[9 + 16blurx_1, 2 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
    // { blurx_1_merged257[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[8 + 16blurx_1, blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
    // { blurx_1_merged257[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[8 + 16blurx_1, 1 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
    // { blurx_1_merged257[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[8 + 16blurx_1, 2 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
    // { blurx_1_merged257[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[7 + 16blurx_1, blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
    // { blurx_1_merged257[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[7 + 16blurx_1, 1 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
    // { blurx_1_merged257[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[7 + 16blurx_1, 2 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
    // { blurx_1_merged257[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[6 + 16blurx_1, blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
    // { blurx_1_merged257[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[6 + 16blurx_1, 1 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
    // { blurx_1_merged257[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[6 + 16blurx_1, 2 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
    // { blurx_1_merged257[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[5 + 16blurx_1, blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
    // { blurx_1_merged257[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[5 + 16blurx_1, 1 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
    // { blurx_1_merged257[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[5 + 16blurx_1, 2 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
    // { blurx_1_merged257[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[4 + 16blurx_1, blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
    // { blurx_1_merged257[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[4 + 16blurx_1, 1 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
    // { blurx_1_merged257[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[4 + 16blurx_1, 2 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
    // { blurx_1_merged257[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[3 + 16blurx_1, blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
    // { blurx_1_merged257[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[3 + 16blurx_1, 1 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
    // { blurx_1_merged257[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[3 + 16blurx_1, 2 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
    // { blurx_1_merged257[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[2 + 16blurx_1, blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
    // { blurx_1_merged257[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[2 + 16blurx_1, 1 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
    // { blurx_1_merged257[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[2 + 16blurx_1, 2 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
    // { blurx_1_merged257[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[1 + 16blurx_1, blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
    // { blurx_1_merged257[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[1 + 16blurx_1, 1 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
    // { blurx_1_merged257[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[1 + 16blurx_1, 2 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
    // { blurx_1_merged257[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[16blurx_1, blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
    // { blurx_1_merged257[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[16blurx_1, 1 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
    // { blurx_1_merged257[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[16blurx_1, 2 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
  // # of banks: 16
  input_FIFO_buf12_input_to_gp_14_ld13_merged263_0_merged_banks_3_cache input_FIFO_buf12_input_to_gp_14_ld13_merged263_0_merged_banks_3;
  input_FIFO_buf12_input_to_gp_14_ld13_merged263_1_merged_banks_3_cache input_FIFO_buf12_input_to_gp_14_ld13_merged263_1_merged_banks_3;
  input_FIFO_buf12_input_to_gp_14_ld13_merged263_10_merged_banks_3_cache input_FIFO_buf12_input_to_gp_14_ld13_merged263_10_merged_banks_3;
  input_FIFO_buf12_input_to_gp_14_ld13_merged263_11_merged_banks_3_cache input_FIFO_buf12_input_to_gp_14_ld13_merged263_11_merged_banks_3;
  input_FIFO_buf12_input_to_gp_14_ld13_merged263_12_merged_banks_3_cache input_FIFO_buf12_input_to_gp_14_ld13_merged263_12_merged_banks_3;
  input_FIFO_buf12_input_to_gp_14_ld13_merged263_13_merged_banks_3_cache input_FIFO_buf12_input_to_gp_14_ld13_merged263_13_merged_banks_3;
  input_FIFO_buf12_input_to_gp_14_ld13_merged263_14_merged_banks_3_cache input_FIFO_buf12_input_to_gp_14_ld13_merged263_14_merged_banks_3;
  input_FIFO_buf12_input_to_gp_14_ld13_merged263_15_merged_banks_3_cache input_FIFO_buf12_input_to_gp_14_ld13_merged263_15_merged_banks_3;
  input_FIFO_buf12_input_to_gp_14_ld13_merged263_2_merged_banks_3_cache input_FIFO_buf12_input_to_gp_14_ld13_merged263_2_merged_banks_3;
  input_FIFO_buf12_input_to_gp_14_ld13_merged263_3_merged_banks_3_cache input_FIFO_buf12_input_to_gp_14_ld13_merged263_3_merged_banks_3;
  input_FIFO_buf12_input_to_gp_14_ld13_merged263_4_merged_banks_3_cache input_FIFO_buf12_input_to_gp_14_ld13_merged263_4_merged_banks_3;
  input_FIFO_buf12_input_to_gp_14_ld13_merged263_5_merged_banks_3_cache input_FIFO_buf12_input_to_gp_14_ld13_merged263_5_merged_banks_3;
  input_FIFO_buf12_input_to_gp_14_ld13_merged263_6_merged_banks_3_cache input_FIFO_buf12_input_to_gp_14_ld13_merged263_6_merged_banks_3;
  input_FIFO_buf12_input_to_gp_14_ld13_merged263_7_merged_banks_3_cache input_FIFO_buf12_input_to_gp_14_ld13_merged263_7_merged_banks_3;
  input_FIFO_buf12_input_to_gp_14_ld13_merged263_8_merged_banks_3_cache input_FIFO_buf12_input_to_gp_14_ld13_merged263_8_merged_banks_3;
  input_FIFO_buf12_input_to_gp_14_ld13_merged263_9_merged_banks_3_cache input_FIFO_buf12_input_to_gp_14_ld13_merged263_9_merged_banks_3;
};



inline void input_FIFO_buf12_input_to_gp_14_ld13_merged263_0_write(hw_uint<16>& input_FIFO_buf12_input_to_gp_14_ld13_merged263_0, input_FIFO_buf12_cache& input_FIFO_buf12, int root, int input_to_gp_14_ld14, int input_to_gp_14_ld13, int dynamic_address) {
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_14_ld13_merged263_0_merged_banks_3.push(input_FIFO_buf12_input_to_gp_14_ld13_merged263_0);
}

inline void input_FIFO_buf12_input_to_gp_14_ld13_merged263_1_write(hw_uint<16>& input_FIFO_buf12_input_to_gp_14_ld13_merged263_1, input_FIFO_buf12_cache& input_FIFO_buf12, int root, int input_to_gp_14_ld14, int input_to_gp_14_ld13, int dynamic_address) {
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_14_ld13_merged263_1_merged_banks_3.push(input_FIFO_buf12_input_to_gp_14_ld13_merged263_1);
}

inline void input_FIFO_buf12_input_to_gp_14_ld13_merged263_10_write(hw_uint<16>& input_FIFO_buf12_input_to_gp_14_ld13_merged263_10, input_FIFO_buf12_cache& input_FIFO_buf12, int root, int input_to_gp_14_ld14, int input_to_gp_14_ld13, int dynamic_address) {
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_14_ld13_merged263_10_merged_banks_3.push(input_FIFO_buf12_input_to_gp_14_ld13_merged263_10);
}

inline void input_FIFO_buf12_input_to_gp_14_ld13_merged263_11_write(hw_uint<16>& input_FIFO_buf12_input_to_gp_14_ld13_merged263_11, input_FIFO_buf12_cache& input_FIFO_buf12, int root, int input_to_gp_14_ld14, int input_to_gp_14_ld13, int dynamic_address) {
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_14_ld13_merged263_11_merged_banks_3.push(input_FIFO_buf12_input_to_gp_14_ld13_merged263_11);
}

inline void input_FIFO_buf12_input_to_gp_14_ld13_merged263_12_write(hw_uint<16>& input_FIFO_buf12_input_to_gp_14_ld13_merged263_12, input_FIFO_buf12_cache& input_FIFO_buf12, int root, int input_to_gp_14_ld14, int input_to_gp_14_ld13, int dynamic_address) {
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_14_ld13_merged263_12_merged_banks_3.push(input_FIFO_buf12_input_to_gp_14_ld13_merged263_12);
}

inline void input_FIFO_buf12_input_to_gp_14_ld13_merged263_13_write(hw_uint<16>& input_FIFO_buf12_input_to_gp_14_ld13_merged263_13, input_FIFO_buf12_cache& input_FIFO_buf12, int root, int input_to_gp_14_ld14, int input_to_gp_14_ld13, int dynamic_address) {
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_14_ld13_merged263_13_merged_banks_3.push(input_FIFO_buf12_input_to_gp_14_ld13_merged263_13);
}

inline void input_FIFO_buf12_input_to_gp_14_ld13_merged263_14_write(hw_uint<16>& input_FIFO_buf12_input_to_gp_14_ld13_merged263_14, input_FIFO_buf12_cache& input_FIFO_buf12, int root, int input_to_gp_14_ld14, int input_to_gp_14_ld13, int dynamic_address) {
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_14_ld13_merged263_14_merged_banks_3.push(input_FIFO_buf12_input_to_gp_14_ld13_merged263_14);
}

inline void input_FIFO_buf12_input_to_gp_14_ld13_merged263_15_write(hw_uint<16>& input_FIFO_buf12_input_to_gp_14_ld13_merged263_15, input_FIFO_buf12_cache& input_FIFO_buf12, int root, int input_to_gp_14_ld14, int input_to_gp_14_ld13, int dynamic_address) {
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_14_ld13_merged263_15_merged_banks_3.push(input_FIFO_buf12_input_to_gp_14_ld13_merged263_15);
}

inline void input_FIFO_buf12_input_to_gp_14_ld13_merged263_2_write(hw_uint<16>& input_FIFO_buf12_input_to_gp_14_ld13_merged263_2, input_FIFO_buf12_cache& input_FIFO_buf12, int root, int input_to_gp_14_ld14, int input_to_gp_14_ld13, int dynamic_address) {
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_14_ld13_merged263_2_merged_banks_3.push(input_FIFO_buf12_input_to_gp_14_ld13_merged263_2);
}

inline void input_FIFO_buf12_input_to_gp_14_ld13_merged263_3_write(hw_uint<16>& input_FIFO_buf12_input_to_gp_14_ld13_merged263_3, input_FIFO_buf12_cache& input_FIFO_buf12, int root, int input_to_gp_14_ld14, int input_to_gp_14_ld13, int dynamic_address) {
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_14_ld13_merged263_3_merged_banks_3.push(input_FIFO_buf12_input_to_gp_14_ld13_merged263_3);
}

inline void input_FIFO_buf12_input_to_gp_14_ld13_merged263_4_write(hw_uint<16>& input_FIFO_buf12_input_to_gp_14_ld13_merged263_4, input_FIFO_buf12_cache& input_FIFO_buf12, int root, int input_to_gp_14_ld14, int input_to_gp_14_ld13, int dynamic_address) {
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_14_ld13_merged263_4_merged_banks_3.push(input_FIFO_buf12_input_to_gp_14_ld13_merged263_4);
}

inline void input_FIFO_buf12_input_to_gp_14_ld13_merged263_5_write(hw_uint<16>& input_FIFO_buf12_input_to_gp_14_ld13_merged263_5, input_FIFO_buf12_cache& input_FIFO_buf12, int root, int input_to_gp_14_ld14, int input_to_gp_14_ld13, int dynamic_address) {
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_14_ld13_merged263_5_merged_banks_3.push(input_FIFO_buf12_input_to_gp_14_ld13_merged263_5);
}

inline void input_FIFO_buf12_input_to_gp_14_ld13_merged263_6_write(hw_uint<16>& input_FIFO_buf12_input_to_gp_14_ld13_merged263_6, input_FIFO_buf12_cache& input_FIFO_buf12, int root, int input_to_gp_14_ld14, int input_to_gp_14_ld13, int dynamic_address) {
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_14_ld13_merged263_6_merged_banks_3.push(input_FIFO_buf12_input_to_gp_14_ld13_merged263_6);
}

inline void input_FIFO_buf12_input_to_gp_14_ld13_merged263_7_write(hw_uint<16>& input_FIFO_buf12_input_to_gp_14_ld13_merged263_7, input_FIFO_buf12_cache& input_FIFO_buf12, int root, int input_to_gp_14_ld14, int input_to_gp_14_ld13, int dynamic_address) {
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_14_ld13_merged263_7_merged_banks_3.push(input_FIFO_buf12_input_to_gp_14_ld13_merged263_7);
}

inline void input_FIFO_buf12_input_to_gp_14_ld13_merged263_8_write(hw_uint<16>& input_FIFO_buf12_input_to_gp_14_ld13_merged263_8, input_FIFO_buf12_cache& input_FIFO_buf12, int root, int input_to_gp_14_ld14, int input_to_gp_14_ld13, int dynamic_address) {
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_14_ld13_merged263_8_merged_banks_3.push(input_FIFO_buf12_input_to_gp_14_ld13_merged263_8);
}

inline void input_FIFO_buf12_input_to_gp_14_ld13_merged263_9_write(hw_uint<16>& input_FIFO_buf12_input_to_gp_14_ld13_merged263_9, input_FIFO_buf12_cache& input_FIFO_buf12, int root, int input_to_gp_14_ld14, int input_to_gp_14_ld13, int dynamic_address) {
  input_FIFO_buf12.input_FIFO_buf12_input_to_gp_14_ld13_merged263_9_merged_banks_3.push(input_FIFO_buf12_input_to_gp_14_ld13_merged263_9);
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged257_176_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged257_176 read pattern: { blurx_1_merged257[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[15 + 16blurx_1, blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
  // Read schedule : { blurx_1_merged257[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  // Write schedule: { input_to_gp_14_ld13_merged263[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 120 }
  auto value_input_FIFO_buf12_input_to_gp_14_ld13_merged263_0 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_14_ld13_merged263_0_merged_banks_3.peek_242();
  return value_input_FIFO_buf12_input_to_gp_14_ld13_merged263_0;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged257_177_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged257_177 read pattern: { blurx_1_merged257[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[15 + 16blurx_1, 1 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
  // Read schedule : { blurx_1_merged257[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  // Write schedule: { input_to_gp_14_ld13_merged263[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 120 }
  auto value_input_FIFO_buf12_input_to_gp_14_ld13_merged263_0 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_14_ld13_merged263_0_merged_banks_3.peek_121();
  return value_input_FIFO_buf12_input_to_gp_14_ld13_merged263_0;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged257_178_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged257_178 read pattern: { blurx_1_merged257[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[15 + 16blurx_1, 2 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
  // Read schedule : { blurx_1_merged257[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  // Write schedule: { input_to_gp_14_ld13_merged263[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 120 }
  auto value_input_FIFO_buf12_input_to_gp_14_ld13_merged263_0 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_14_ld13_merged263_0_merged_banks_3.peek_0();
  return value_input_FIFO_buf12_input_to_gp_14_ld13_merged263_0;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged257_179_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged257_179 read pattern: { blurx_1_merged257[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[14 + 16blurx_1, blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
  // Read schedule : { blurx_1_merged257[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  // Write schedule: { input_to_gp_14_ld13_merged263[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 120 }
  auto value_input_FIFO_buf12_input_to_gp_14_ld13_merged263_1 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_14_ld13_merged263_1_merged_banks_3.peek_242();
  return value_input_FIFO_buf12_input_to_gp_14_ld13_merged263_1;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged257_180_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged257_180 read pattern: { blurx_1_merged257[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[14 + 16blurx_1, 1 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
  // Read schedule : { blurx_1_merged257[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  // Write schedule: { input_to_gp_14_ld13_merged263[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 120 }
  auto value_input_FIFO_buf12_input_to_gp_14_ld13_merged263_1 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_14_ld13_merged263_1_merged_banks_3.peek_121();
  return value_input_FIFO_buf12_input_to_gp_14_ld13_merged263_1;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged257_181_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged257_181 read pattern: { blurx_1_merged257[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[14 + 16blurx_1, 2 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
  // Read schedule : { blurx_1_merged257[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  // Write schedule: { input_to_gp_14_ld13_merged263[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 120 }
  auto value_input_FIFO_buf12_input_to_gp_14_ld13_merged263_1 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_14_ld13_merged263_1_merged_banks_3.peek_0();
  return value_input_FIFO_buf12_input_to_gp_14_ld13_merged263_1;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged257_182_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged257_182 read pattern: { blurx_1_merged257[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[13 + 16blurx_1, blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
  // Read schedule : { blurx_1_merged257[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  // Write schedule: { input_to_gp_14_ld13_merged263[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 120 }
  auto value_input_FIFO_buf12_input_to_gp_14_ld13_merged263_2 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_14_ld13_merged263_2_merged_banks_3.peek_242();
  return value_input_FIFO_buf12_input_to_gp_14_ld13_merged263_2;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged257_183_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged257_183 read pattern: { blurx_1_merged257[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[13 + 16blurx_1, 1 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
  // Read schedule : { blurx_1_merged257[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  // Write schedule: { input_to_gp_14_ld13_merged263[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 120 }
  auto value_input_FIFO_buf12_input_to_gp_14_ld13_merged263_2 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_14_ld13_merged263_2_merged_banks_3.peek_121();
  return value_input_FIFO_buf12_input_to_gp_14_ld13_merged263_2;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged257_184_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged257_184 read pattern: { blurx_1_merged257[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[13 + 16blurx_1, 2 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
  // Read schedule : { blurx_1_merged257[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  // Write schedule: { input_to_gp_14_ld13_merged263[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 120 }
  auto value_input_FIFO_buf12_input_to_gp_14_ld13_merged263_2 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_14_ld13_merged263_2_merged_banks_3.peek_0();
  return value_input_FIFO_buf12_input_to_gp_14_ld13_merged263_2;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged257_185_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged257_185 read pattern: { blurx_1_merged257[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[12 + 16blurx_1, blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
  // Read schedule : { blurx_1_merged257[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  // Write schedule: { input_to_gp_14_ld13_merged263[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 120 }
  auto value_input_FIFO_buf12_input_to_gp_14_ld13_merged263_3 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_14_ld13_merged263_3_merged_banks_3.peek_242();
  return value_input_FIFO_buf12_input_to_gp_14_ld13_merged263_3;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged257_186_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged257_186 read pattern: { blurx_1_merged257[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[12 + 16blurx_1, 1 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
  // Read schedule : { blurx_1_merged257[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  // Write schedule: { input_to_gp_14_ld13_merged263[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 120 }
  auto value_input_FIFO_buf12_input_to_gp_14_ld13_merged263_3 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_14_ld13_merged263_3_merged_banks_3.peek_121();
  return value_input_FIFO_buf12_input_to_gp_14_ld13_merged263_3;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged257_187_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged257_187 read pattern: { blurx_1_merged257[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[12 + 16blurx_1, 2 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
  // Read schedule : { blurx_1_merged257[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  // Write schedule: { input_to_gp_14_ld13_merged263[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 120 }
  auto value_input_FIFO_buf12_input_to_gp_14_ld13_merged263_3 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_14_ld13_merged263_3_merged_banks_3.peek_0();
  return value_input_FIFO_buf12_input_to_gp_14_ld13_merged263_3;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged257_188_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged257_188 read pattern: { blurx_1_merged257[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[11 + 16blurx_1, blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
  // Read schedule : { blurx_1_merged257[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  // Write schedule: { input_to_gp_14_ld13_merged263[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 120 }
  auto value_input_FIFO_buf12_input_to_gp_14_ld13_merged263_4 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_14_ld13_merged263_4_merged_banks_3.peek_242();
  return value_input_FIFO_buf12_input_to_gp_14_ld13_merged263_4;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged257_189_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged257_189 read pattern: { blurx_1_merged257[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[11 + 16blurx_1, 1 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
  // Read schedule : { blurx_1_merged257[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  // Write schedule: { input_to_gp_14_ld13_merged263[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 120 }
  auto value_input_FIFO_buf12_input_to_gp_14_ld13_merged263_4 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_14_ld13_merged263_4_merged_banks_3.peek_121();
  return value_input_FIFO_buf12_input_to_gp_14_ld13_merged263_4;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged257_190_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged257_190 read pattern: { blurx_1_merged257[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[11 + 16blurx_1, 2 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
  // Read schedule : { blurx_1_merged257[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  // Write schedule: { input_to_gp_14_ld13_merged263[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 120 }
  auto value_input_FIFO_buf12_input_to_gp_14_ld13_merged263_4 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_14_ld13_merged263_4_merged_banks_3.peek_0();
  return value_input_FIFO_buf12_input_to_gp_14_ld13_merged263_4;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged257_191_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged257_191 read pattern: { blurx_1_merged257[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[10 + 16blurx_1, blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
  // Read schedule : { blurx_1_merged257[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  // Write schedule: { input_to_gp_14_ld13_merged263[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 120 }
  auto value_input_FIFO_buf12_input_to_gp_14_ld13_merged263_5 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_14_ld13_merged263_5_merged_banks_3.peek_242();
  return value_input_FIFO_buf12_input_to_gp_14_ld13_merged263_5;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged257_192_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged257_192 read pattern: { blurx_1_merged257[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[10 + 16blurx_1, 1 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
  // Read schedule : { blurx_1_merged257[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  // Write schedule: { input_to_gp_14_ld13_merged263[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 120 }
  auto value_input_FIFO_buf12_input_to_gp_14_ld13_merged263_5 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_14_ld13_merged263_5_merged_banks_3.peek_121();
  return value_input_FIFO_buf12_input_to_gp_14_ld13_merged263_5;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged257_193_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged257_193 read pattern: { blurx_1_merged257[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[10 + 16blurx_1, 2 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
  // Read schedule : { blurx_1_merged257[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  // Write schedule: { input_to_gp_14_ld13_merged263[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 120 }
  auto value_input_FIFO_buf12_input_to_gp_14_ld13_merged263_5 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_14_ld13_merged263_5_merged_banks_3.peek_0();
  return value_input_FIFO_buf12_input_to_gp_14_ld13_merged263_5;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged257_194_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged257_194 read pattern: { blurx_1_merged257[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[9 + 16blurx_1, blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
  // Read schedule : { blurx_1_merged257[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  // Write schedule: { input_to_gp_14_ld13_merged263[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 120 }
  auto value_input_FIFO_buf12_input_to_gp_14_ld13_merged263_6 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_14_ld13_merged263_6_merged_banks_3.peek_242();
  return value_input_FIFO_buf12_input_to_gp_14_ld13_merged263_6;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged257_195_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged257_195 read pattern: { blurx_1_merged257[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[9 + 16blurx_1, 1 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
  // Read schedule : { blurx_1_merged257[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  // Write schedule: { input_to_gp_14_ld13_merged263[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 120 }
  auto value_input_FIFO_buf12_input_to_gp_14_ld13_merged263_6 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_14_ld13_merged263_6_merged_banks_3.peek_121();
  return value_input_FIFO_buf12_input_to_gp_14_ld13_merged263_6;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged257_196_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged257_196 read pattern: { blurx_1_merged257[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[9 + 16blurx_1, 2 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
  // Read schedule : { blurx_1_merged257[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  // Write schedule: { input_to_gp_14_ld13_merged263[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 120 }
  auto value_input_FIFO_buf12_input_to_gp_14_ld13_merged263_6 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_14_ld13_merged263_6_merged_banks_3.peek_0();
  return value_input_FIFO_buf12_input_to_gp_14_ld13_merged263_6;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged257_197_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged257_197 read pattern: { blurx_1_merged257[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[8 + 16blurx_1, blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
  // Read schedule : { blurx_1_merged257[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  // Write schedule: { input_to_gp_14_ld13_merged263[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 120 }
  auto value_input_FIFO_buf12_input_to_gp_14_ld13_merged263_7 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_14_ld13_merged263_7_merged_banks_3.peek_242();
  return value_input_FIFO_buf12_input_to_gp_14_ld13_merged263_7;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged257_198_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged257_198 read pattern: { blurx_1_merged257[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[8 + 16blurx_1, 1 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
  // Read schedule : { blurx_1_merged257[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  // Write schedule: { input_to_gp_14_ld13_merged263[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 120 }
  auto value_input_FIFO_buf12_input_to_gp_14_ld13_merged263_7 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_14_ld13_merged263_7_merged_banks_3.peek_121();
  return value_input_FIFO_buf12_input_to_gp_14_ld13_merged263_7;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged257_199_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged257_199 read pattern: { blurx_1_merged257[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[8 + 16blurx_1, 2 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
  // Read schedule : { blurx_1_merged257[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  // Write schedule: { input_to_gp_14_ld13_merged263[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 120 }
  auto value_input_FIFO_buf12_input_to_gp_14_ld13_merged263_7 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_14_ld13_merged263_7_merged_banks_3.peek_0();
  return value_input_FIFO_buf12_input_to_gp_14_ld13_merged263_7;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged257_200_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged257_200 read pattern: { blurx_1_merged257[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[7 + 16blurx_1, blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
  // Read schedule : { blurx_1_merged257[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  // Write schedule: { input_to_gp_14_ld13_merged263[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 120 }
  auto value_input_FIFO_buf12_input_to_gp_14_ld13_merged263_8 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_14_ld13_merged263_8_merged_banks_3.peek_242();
  return value_input_FIFO_buf12_input_to_gp_14_ld13_merged263_8;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged257_201_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged257_201 read pattern: { blurx_1_merged257[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[7 + 16blurx_1, 1 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
  // Read schedule : { blurx_1_merged257[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  // Write schedule: { input_to_gp_14_ld13_merged263[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 120 }
  auto value_input_FIFO_buf12_input_to_gp_14_ld13_merged263_8 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_14_ld13_merged263_8_merged_banks_3.peek_121();
  return value_input_FIFO_buf12_input_to_gp_14_ld13_merged263_8;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged257_202_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged257_202 read pattern: { blurx_1_merged257[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[7 + 16blurx_1, 2 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
  // Read schedule : { blurx_1_merged257[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  // Write schedule: { input_to_gp_14_ld13_merged263[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 120 }
  auto value_input_FIFO_buf12_input_to_gp_14_ld13_merged263_8 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_14_ld13_merged263_8_merged_banks_3.peek_0();
  return value_input_FIFO_buf12_input_to_gp_14_ld13_merged263_8;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged257_203_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged257_203 read pattern: { blurx_1_merged257[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[6 + 16blurx_1, blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
  // Read schedule : { blurx_1_merged257[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  // Write schedule: { input_to_gp_14_ld13_merged263[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 120 }
  auto value_input_FIFO_buf12_input_to_gp_14_ld13_merged263_9 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_14_ld13_merged263_9_merged_banks_3.peek_242();
  return value_input_FIFO_buf12_input_to_gp_14_ld13_merged263_9;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged257_204_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged257_204 read pattern: { blurx_1_merged257[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[6 + 16blurx_1, 1 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
  // Read schedule : { blurx_1_merged257[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  // Write schedule: { input_to_gp_14_ld13_merged263[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 120 }
  auto value_input_FIFO_buf12_input_to_gp_14_ld13_merged263_9 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_14_ld13_merged263_9_merged_banks_3.peek_121();
  return value_input_FIFO_buf12_input_to_gp_14_ld13_merged263_9;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged257_205_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged257_205 read pattern: { blurx_1_merged257[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[6 + 16blurx_1, 2 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
  // Read schedule : { blurx_1_merged257[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  // Write schedule: { input_to_gp_14_ld13_merged263[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 120 }
  auto value_input_FIFO_buf12_input_to_gp_14_ld13_merged263_9 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_14_ld13_merged263_9_merged_banks_3.peek_0();
  return value_input_FIFO_buf12_input_to_gp_14_ld13_merged263_9;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged257_206_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged257_206 read pattern: { blurx_1_merged257[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[5 + 16blurx_1, blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
  // Read schedule : { blurx_1_merged257[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  // Write schedule: { input_to_gp_14_ld13_merged263[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 120 }
  auto value_input_FIFO_buf12_input_to_gp_14_ld13_merged263_10 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_14_ld13_merged263_10_merged_banks_3.peek_242();
  return value_input_FIFO_buf12_input_to_gp_14_ld13_merged263_10;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged257_207_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged257_207 read pattern: { blurx_1_merged257[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[5 + 16blurx_1, 1 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
  // Read schedule : { blurx_1_merged257[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  // Write schedule: { input_to_gp_14_ld13_merged263[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 120 }
  auto value_input_FIFO_buf12_input_to_gp_14_ld13_merged263_10 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_14_ld13_merged263_10_merged_banks_3.peek_121();
  return value_input_FIFO_buf12_input_to_gp_14_ld13_merged263_10;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged257_208_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged257_208 read pattern: { blurx_1_merged257[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[5 + 16blurx_1, 2 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
  // Read schedule : { blurx_1_merged257[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  // Write schedule: { input_to_gp_14_ld13_merged263[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 120 }
  auto value_input_FIFO_buf12_input_to_gp_14_ld13_merged263_10 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_14_ld13_merged263_10_merged_banks_3.peek_0();
  return value_input_FIFO_buf12_input_to_gp_14_ld13_merged263_10;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged257_209_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged257_209 read pattern: { blurx_1_merged257[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[4 + 16blurx_1, blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
  // Read schedule : { blurx_1_merged257[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  // Write schedule: { input_to_gp_14_ld13_merged263[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 120 }
  auto value_input_FIFO_buf12_input_to_gp_14_ld13_merged263_11 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_14_ld13_merged263_11_merged_banks_3.peek_242();
  return value_input_FIFO_buf12_input_to_gp_14_ld13_merged263_11;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged257_210_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged257_210 read pattern: { blurx_1_merged257[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[4 + 16blurx_1, 1 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
  // Read schedule : { blurx_1_merged257[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  // Write schedule: { input_to_gp_14_ld13_merged263[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 120 }
  auto value_input_FIFO_buf12_input_to_gp_14_ld13_merged263_11 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_14_ld13_merged263_11_merged_banks_3.peek_121();
  return value_input_FIFO_buf12_input_to_gp_14_ld13_merged263_11;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged257_211_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged257_211 read pattern: { blurx_1_merged257[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[4 + 16blurx_1, 2 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
  // Read schedule : { blurx_1_merged257[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  // Write schedule: { input_to_gp_14_ld13_merged263[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 120 }
  auto value_input_FIFO_buf12_input_to_gp_14_ld13_merged263_11 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_14_ld13_merged263_11_merged_banks_3.peek_0();
  return value_input_FIFO_buf12_input_to_gp_14_ld13_merged263_11;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged257_212_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged257_212 read pattern: { blurx_1_merged257[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[3 + 16blurx_1, blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
  // Read schedule : { blurx_1_merged257[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  // Write schedule: { input_to_gp_14_ld13_merged263[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 120 }
  auto value_input_FIFO_buf12_input_to_gp_14_ld13_merged263_12 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_14_ld13_merged263_12_merged_banks_3.peek_242();
  return value_input_FIFO_buf12_input_to_gp_14_ld13_merged263_12;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged257_213_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged257_213 read pattern: { blurx_1_merged257[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[3 + 16blurx_1, 1 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
  // Read schedule : { blurx_1_merged257[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  // Write schedule: { input_to_gp_14_ld13_merged263[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 120 }
  auto value_input_FIFO_buf12_input_to_gp_14_ld13_merged263_12 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_14_ld13_merged263_12_merged_banks_3.peek_121();
  return value_input_FIFO_buf12_input_to_gp_14_ld13_merged263_12;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged257_214_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged257_214 read pattern: { blurx_1_merged257[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[3 + 16blurx_1, 2 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
  // Read schedule : { blurx_1_merged257[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  // Write schedule: { input_to_gp_14_ld13_merged263[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 120 }
  auto value_input_FIFO_buf12_input_to_gp_14_ld13_merged263_12 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_14_ld13_merged263_12_merged_banks_3.peek_0();
  return value_input_FIFO_buf12_input_to_gp_14_ld13_merged263_12;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged257_215_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged257_215 read pattern: { blurx_1_merged257[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[2 + 16blurx_1, blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
  // Read schedule : { blurx_1_merged257[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  // Write schedule: { input_to_gp_14_ld13_merged263[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 120 }
  auto value_input_FIFO_buf12_input_to_gp_14_ld13_merged263_13 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_14_ld13_merged263_13_merged_banks_3.peek_242();
  return value_input_FIFO_buf12_input_to_gp_14_ld13_merged263_13;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged257_216_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged257_216 read pattern: { blurx_1_merged257[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[2 + 16blurx_1, 1 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
  // Read schedule : { blurx_1_merged257[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  // Write schedule: { input_to_gp_14_ld13_merged263[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 120 }
  auto value_input_FIFO_buf12_input_to_gp_14_ld13_merged263_13 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_14_ld13_merged263_13_merged_banks_3.peek_121();
  return value_input_FIFO_buf12_input_to_gp_14_ld13_merged263_13;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged257_217_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged257_217 read pattern: { blurx_1_merged257[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[2 + 16blurx_1, 2 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
  // Read schedule : { blurx_1_merged257[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  // Write schedule: { input_to_gp_14_ld13_merged263[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 120 }
  auto value_input_FIFO_buf12_input_to_gp_14_ld13_merged263_13 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_14_ld13_merged263_13_merged_banks_3.peek_0();
  return value_input_FIFO_buf12_input_to_gp_14_ld13_merged263_13;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged257_218_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged257_218 read pattern: { blurx_1_merged257[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[1 + 16blurx_1, blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
  // Read schedule : { blurx_1_merged257[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  // Write schedule: { input_to_gp_14_ld13_merged263[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 120 }
  auto value_input_FIFO_buf12_input_to_gp_14_ld13_merged263_14 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_14_ld13_merged263_14_merged_banks_3.peek_242();
  return value_input_FIFO_buf12_input_to_gp_14_ld13_merged263_14;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged257_219_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged257_219 read pattern: { blurx_1_merged257[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[1 + 16blurx_1, 1 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
  // Read schedule : { blurx_1_merged257[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  // Write schedule: { input_to_gp_14_ld13_merged263[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 120 }
  auto value_input_FIFO_buf12_input_to_gp_14_ld13_merged263_14 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_14_ld13_merged263_14_merged_banks_3.peek_121();
  return value_input_FIFO_buf12_input_to_gp_14_ld13_merged263_14;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged257_220_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged257_220 read pattern: { blurx_1_merged257[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[1 + 16blurx_1, 2 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
  // Read schedule : { blurx_1_merged257[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  // Write schedule: { input_to_gp_14_ld13_merged263[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 120 }
  auto value_input_FIFO_buf12_input_to_gp_14_ld13_merged263_14 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_14_ld13_merged263_14_merged_banks_3.peek_0();
  return value_input_FIFO_buf12_input_to_gp_14_ld13_merged263_14;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged257_221_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged257_221 read pattern: { blurx_1_merged257[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[16blurx_1, blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
  // Read schedule : { blurx_1_merged257[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  // Write schedule: { input_to_gp_14_ld13_merged263[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 120 }
  auto value_input_FIFO_buf12_input_to_gp_14_ld13_merged263_15 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_14_ld13_merged263_15_merged_banks_3.peek_242();
  return value_input_FIFO_buf12_input_to_gp_14_ld13_merged263_15;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged257_222_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged257_222 read pattern: { blurx_1_merged257[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[16blurx_1, 1 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
  // Read schedule : { blurx_1_merged257[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  // Write schedule: { input_to_gp_14_ld13_merged263[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 120 }
  auto value_input_FIFO_buf12_input_to_gp_14_ld13_merged263_15 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_14_ld13_merged263_15_merged_banks_3.peek_121();
  return value_input_FIFO_buf12_input_to_gp_14_ld13_merged263_15;
  return 0;
}

inline hw_uint<16> input_FIFO_buf12_blurx_1_merged257_223_select(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_FIFO_buf12_blurx_1_merged257_223 read pattern: { blurx_1_merged257[root = 0, blurx_0, blurx_1] -> input_FIFO_buf12[16blurx_1, 2 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
  // Read schedule : { blurx_1_merged257[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  // Write schedule: { input_to_gp_14_ld13_merged263[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 120 }
  auto value_input_FIFO_buf12_input_to_gp_14_ld13_merged263_15 = input_FIFO_buf12.input_FIFO_buf12_input_to_gp_14_ld13_merged263_15_merged_banks_3.peek_0();
  return value_input_FIFO_buf12_input_to_gp_14_ld13_merged263_15;
  return 0;
}

// # of bundles = 2
// blurx_1_merged257_read
//	input_FIFO_buf12_blurx_1_merged257_176
//	input_FIFO_buf12_blurx_1_merged257_177
//	input_FIFO_buf12_blurx_1_merged257_178
//	input_FIFO_buf12_blurx_1_merged257_179
//	input_FIFO_buf12_blurx_1_merged257_180
//	input_FIFO_buf12_blurx_1_merged257_181
//	input_FIFO_buf12_blurx_1_merged257_182
//	input_FIFO_buf12_blurx_1_merged257_183
//	input_FIFO_buf12_blurx_1_merged257_184
//	input_FIFO_buf12_blurx_1_merged257_185
//	input_FIFO_buf12_blurx_1_merged257_186
//	input_FIFO_buf12_blurx_1_merged257_187
//	input_FIFO_buf12_blurx_1_merged257_188
//	input_FIFO_buf12_blurx_1_merged257_189
//	input_FIFO_buf12_blurx_1_merged257_190
//	input_FIFO_buf12_blurx_1_merged257_191
//	input_FIFO_buf12_blurx_1_merged257_192
//	input_FIFO_buf12_blurx_1_merged257_193
//	input_FIFO_buf12_blurx_1_merged257_194
//	input_FIFO_buf12_blurx_1_merged257_195
//	input_FIFO_buf12_blurx_1_merged257_196
//	input_FIFO_buf12_blurx_1_merged257_197
//	input_FIFO_buf12_blurx_1_merged257_198
//	input_FIFO_buf12_blurx_1_merged257_199
//	input_FIFO_buf12_blurx_1_merged257_200
//	input_FIFO_buf12_blurx_1_merged257_201
//	input_FIFO_buf12_blurx_1_merged257_202
//	input_FIFO_buf12_blurx_1_merged257_203
//	input_FIFO_buf12_blurx_1_merged257_204
//	input_FIFO_buf12_blurx_1_merged257_205
//	input_FIFO_buf12_blurx_1_merged257_206
//	input_FIFO_buf12_blurx_1_merged257_207
//	input_FIFO_buf12_blurx_1_merged257_208
//	input_FIFO_buf12_blurx_1_merged257_209
//	input_FIFO_buf12_blurx_1_merged257_210
//	input_FIFO_buf12_blurx_1_merged257_211
//	input_FIFO_buf12_blurx_1_merged257_212
//	input_FIFO_buf12_blurx_1_merged257_213
//	input_FIFO_buf12_blurx_1_merged257_214
//	input_FIFO_buf12_blurx_1_merged257_215
//	input_FIFO_buf12_blurx_1_merged257_216
//	input_FIFO_buf12_blurx_1_merged257_217
//	input_FIFO_buf12_blurx_1_merged257_218
//	input_FIFO_buf12_blurx_1_merged257_219
//	input_FIFO_buf12_blurx_1_merged257_220
//	input_FIFO_buf12_blurx_1_merged257_221
//	input_FIFO_buf12_blurx_1_merged257_222
//	input_FIFO_buf12_blurx_1_merged257_223
inline hw_uint<768> input_FIFO_buf12_blurx_1_merged257_read_bundle_read(input_FIFO_buf12_cache& input_FIFO_buf12, int root, int blurx_0, int blurx_1, int dynamic_address) {
  // # of ports in bundle: 48
    // input_FIFO_buf12_blurx_1_merged257_176
    // input_FIFO_buf12_blurx_1_merged257_177
    // input_FIFO_buf12_blurx_1_merged257_178
    // input_FIFO_buf12_blurx_1_merged257_179
    // input_FIFO_buf12_blurx_1_merged257_180
    // input_FIFO_buf12_blurx_1_merged257_181
    // input_FIFO_buf12_blurx_1_merged257_182
    // input_FIFO_buf12_blurx_1_merged257_183
    // input_FIFO_buf12_blurx_1_merged257_184
    // input_FIFO_buf12_blurx_1_merged257_185
    // input_FIFO_buf12_blurx_1_merged257_186
    // input_FIFO_buf12_blurx_1_merged257_187
    // input_FIFO_buf12_blurx_1_merged257_188
    // input_FIFO_buf12_blurx_1_merged257_189
    // input_FIFO_buf12_blurx_1_merged257_190
    // input_FIFO_buf12_blurx_1_merged257_191
    // input_FIFO_buf12_blurx_1_merged257_192
    // input_FIFO_buf12_blurx_1_merged257_193
    // input_FIFO_buf12_blurx_1_merged257_194
    // input_FIFO_buf12_blurx_1_merged257_195
    // input_FIFO_buf12_blurx_1_merged257_196
    // input_FIFO_buf12_blurx_1_merged257_197
    // input_FIFO_buf12_blurx_1_merged257_198
    // input_FIFO_buf12_blurx_1_merged257_199
    // input_FIFO_buf12_blurx_1_merged257_200
    // input_FIFO_buf12_blurx_1_merged257_201
    // input_FIFO_buf12_blurx_1_merged257_202
    // input_FIFO_buf12_blurx_1_merged257_203
    // input_FIFO_buf12_blurx_1_merged257_204
    // input_FIFO_buf12_blurx_1_merged257_205
    // input_FIFO_buf12_blurx_1_merged257_206
    // input_FIFO_buf12_blurx_1_merged257_207
    // input_FIFO_buf12_blurx_1_merged257_208
    // input_FIFO_buf12_blurx_1_merged257_209
    // input_FIFO_buf12_blurx_1_merged257_210
    // input_FIFO_buf12_blurx_1_merged257_211
    // input_FIFO_buf12_blurx_1_merged257_212
    // input_FIFO_buf12_blurx_1_merged257_213
    // input_FIFO_buf12_blurx_1_merged257_214
    // input_FIFO_buf12_blurx_1_merged257_215
    // input_FIFO_buf12_blurx_1_merged257_216
    // input_FIFO_buf12_blurx_1_merged257_217
    // input_FIFO_buf12_blurx_1_merged257_218
    // input_FIFO_buf12_blurx_1_merged257_219
    // input_FIFO_buf12_blurx_1_merged257_220
    // input_FIFO_buf12_blurx_1_merged257_221
    // input_FIFO_buf12_blurx_1_merged257_222
    // input_FIFO_buf12_blurx_1_merged257_223

	hw_uint<768> result;
	hw_uint<16> input_FIFO_buf12_blurx_1_merged257_176_res = input_FIFO_buf12_blurx_1_merged257_176_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<0, 768>(result, input_FIFO_buf12_blurx_1_merged257_176_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged257_177_res = input_FIFO_buf12_blurx_1_merged257_177_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<16, 768>(result, input_FIFO_buf12_blurx_1_merged257_177_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged257_178_res = input_FIFO_buf12_blurx_1_merged257_178_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<32, 768>(result, input_FIFO_buf12_blurx_1_merged257_178_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged257_179_res = input_FIFO_buf12_blurx_1_merged257_179_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<48, 768>(result, input_FIFO_buf12_blurx_1_merged257_179_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged257_180_res = input_FIFO_buf12_blurx_1_merged257_180_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<64, 768>(result, input_FIFO_buf12_blurx_1_merged257_180_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged257_181_res = input_FIFO_buf12_blurx_1_merged257_181_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<80, 768>(result, input_FIFO_buf12_blurx_1_merged257_181_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged257_182_res = input_FIFO_buf12_blurx_1_merged257_182_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<96, 768>(result, input_FIFO_buf12_blurx_1_merged257_182_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged257_183_res = input_FIFO_buf12_blurx_1_merged257_183_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<112, 768>(result, input_FIFO_buf12_blurx_1_merged257_183_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged257_184_res = input_FIFO_buf12_blurx_1_merged257_184_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<128, 768>(result, input_FIFO_buf12_blurx_1_merged257_184_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged257_185_res = input_FIFO_buf12_blurx_1_merged257_185_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<144, 768>(result, input_FIFO_buf12_blurx_1_merged257_185_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged257_186_res = input_FIFO_buf12_blurx_1_merged257_186_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<160, 768>(result, input_FIFO_buf12_blurx_1_merged257_186_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged257_187_res = input_FIFO_buf12_blurx_1_merged257_187_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<176, 768>(result, input_FIFO_buf12_blurx_1_merged257_187_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged257_188_res = input_FIFO_buf12_blurx_1_merged257_188_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<192, 768>(result, input_FIFO_buf12_blurx_1_merged257_188_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged257_189_res = input_FIFO_buf12_blurx_1_merged257_189_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<208, 768>(result, input_FIFO_buf12_blurx_1_merged257_189_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged257_190_res = input_FIFO_buf12_blurx_1_merged257_190_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<224, 768>(result, input_FIFO_buf12_blurx_1_merged257_190_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged257_191_res = input_FIFO_buf12_blurx_1_merged257_191_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<240, 768>(result, input_FIFO_buf12_blurx_1_merged257_191_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged257_192_res = input_FIFO_buf12_blurx_1_merged257_192_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<256, 768>(result, input_FIFO_buf12_blurx_1_merged257_192_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged257_193_res = input_FIFO_buf12_blurx_1_merged257_193_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<272, 768>(result, input_FIFO_buf12_blurx_1_merged257_193_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged257_194_res = input_FIFO_buf12_blurx_1_merged257_194_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<288, 768>(result, input_FIFO_buf12_blurx_1_merged257_194_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged257_195_res = input_FIFO_buf12_blurx_1_merged257_195_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<304, 768>(result, input_FIFO_buf12_blurx_1_merged257_195_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged257_196_res = input_FIFO_buf12_blurx_1_merged257_196_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<320, 768>(result, input_FIFO_buf12_blurx_1_merged257_196_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged257_197_res = input_FIFO_buf12_blurx_1_merged257_197_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<336, 768>(result, input_FIFO_buf12_blurx_1_merged257_197_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged257_198_res = input_FIFO_buf12_blurx_1_merged257_198_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<352, 768>(result, input_FIFO_buf12_blurx_1_merged257_198_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged257_199_res = input_FIFO_buf12_blurx_1_merged257_199_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<368, 768>(result, input_FIFO_buf12_blurx_1_merged257_199_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged257_200_res = input_FIFO_buf12_blurx_1_merged257_200_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<384, 768>(result, input_FIFO_buf12_blurx_1_merged257_200_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged257_201_res = input_FIFO_buf12_blurx_1_merged257_201_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<400, 768>(result, input_FIFO_buf12_blurx_1_merged257_201_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged257_202_res = input_FIFO_buf12_blurx_1_merged257_202_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<416, 768>(result, input_FIFO_buf12_blurx_1_merged257_202_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged257_203_res = input_FIFO_buf12_blurx_1_merged257_203_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<432, 768>(result, input_FIFO_buf12_blurx_1_merged257_203_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged257_204_res = input_FIFO_buf12_blurx_1_merged257_204_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<448, 768>(result, input_FIFO_buf12_blurx_1_merged257_204_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged257_205_res = input_FIFO_buf12_blurx_1_merged257_205_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<464, 768>(result, input_FIFO_buf12_blurx_1_merged257_205_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged257_206_res = input_FIFO_buf12_blurx_1_merged257_206_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<480, 768>(result, input_FIFO_buf12_blurx_1_merged257_206_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged257_207_res = input_FIFO_buf12_blurx_1_merged257_207_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<496, 768>(result, input_FIFO_buf12_blurx_1_merged257_207_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged257_208_res = input_FIFO_buf12_blurx_1_merged257_208_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<512, 768>(result, input_FIFO_buf12_blurx_1_merged257_208_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged257_209_res = input_FIFO_buf12_blurx_1_merged257_209_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<528, 768>(result, input_FIFO_buf12_blurx_1_merged257_209_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged257_210_res = input_FIFO_buf12_blurx_1_merged257_210_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<544, 768>(result, input_FIFO_buf12_blurx_1_merged257_210_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged257_211_res = input_FIFO_buf12_blurx_1_merged257_211_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<560, 768>(result, input_FIFO_buf12_blurx_1_merged257_211_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged257_212_res = input_FIFO_buf12_blurx_1_merged257_212_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<576, 768>(result, input_FIFO_buf12_blurx_1_merged257_212_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged257_213_res = input_FIFO_buf12_blurx_1_merged257_213_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<592, 768>(result, input_FIFO_buf12_blurx_1_merged257_213_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged257_214_res = input_FIFO_buf12_blurx_1_merged257_214_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<608, 768>(result, input_FIFO_buf12_blurx_1_merged257_214_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged257_215_res = input_FIFO_buf12_blurx_1_merged257_215_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<624, 768>(result, input_FIFO_buf12_blurx_1_merged257_215_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged257_216_res = input_FIFO_buf12_blurx_1_merged257_216_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<640, 768>(result, input_FIFO_buf12_blurx_1_merged257_216_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged257_217_res = input_FIFO_buf12_blurx_1_merged257_217_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<656, 768>(result, input_FIFO_buf12_blurx_1_merged257_217_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged257_218_res = input_FIFO_buf12_blurx_1_merged257_218_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<672, 768>(result, input_FIFO_buf12_blurx_1_merged257_218_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged257_219_res = input_FIFO_buf12_blurx_1_merged257_219_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<688, 768>(result, input_FIFO_buf12_blurx_1_merged257_219_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged257_220_res = input_FIFO_buf12_blurx_1_merged257_220_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<704, 768>(result, input_FIFO_buf12_blurx_1_merged257_220_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged257_221_res = input_FIFO_buf12_blurx_1_merged257_221_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<720, 768>(result, input_FIFO_buf12_blurx_1_merged257_221_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged257_222_res = input_FIFO_buf12_blurx_1_merged257_222_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<736, 768>(result, input_FIFO_buf12_blurx_1_merged257_222_res);
	hw_uint<16> input_FIFO_buf12_blurx_1_merged257_223_res = input_FIFO_buf12_blurx_1_merged257_223_select(input_FIFO_buf12, root, blurx_0, blurx_1, dynamic_address);
	set_at<752, 768>(result, input_FIFO_buf12_blurx_1_merged257_223_res);
	return result;
}

// input_to_gp_14_ld13_merged263_write
//	input_FIFO_buf12_input_to_gp_14_ld13_merged263_0
//	input_FIFO_buf12_input_to_gp_14_ld13_merged263_1
//	input_FIFO_buf12_input_to_gp_14_ld13_merged263_2
//	input_FIFO_buf12_input_to_gp_14_ld13_merged263_3
//	input_FIFO_buf12_input_to_gp_14_ld13_merged263_4
//	input_FIFO_buf12_input_to_gp_14_ld13_merged263_5
//	input_FIFO_buf12_input_to_gp_14_ld13_merged263_6
//	input_FIFO_buf12_input_to_gp_14_ld13_merged263_7
//	input_FIFO_buf12_input_to_gp_14_ld13_merged263_8
//	input_FIFO_buf12_input_to_gp_14_ld13_merged263_9
//	input_FIFO_buf12_input_to_gp_14_ld13_merged263_10
//	input_FIFO_buf12_input_to_gp_14_ld13_merged263_11
//	input_FIFO_buf12_input_to_gp_14_ld13_merged263_12
//	input_FIFO_buf12_input_to_gp_14_ld13_merged263_13
//	input_FIFO_buf12_input_to_gp_14_ld13_merged263_14
//	input_FIFO_buf12_input_to_gp_14_ld13_merged263_15
inline void input_FIFO_buf12_input_to_gp_14_ld13_merged263_write_bundle_write(hw_uint<256>& input_to_gp_14_ld13_merged263_write, input_FIFO_buf12_cache& input_FIFO_buf12, int root, int input_to_gp_14_ld14, int input_to_gp_14_ld13, int dynamic_address) {
	hw_uint<16> input_FIFO_buf12_input_to_gp_14_ld13_merged263_0_res = input_to_gp_14_ld13_merged263_write.extract<0, 15>();
	input_FIFO_buf12_input_to_gp_14_ld13_merged263_0_write(input_FIFO_buf12_input_to_gp_14_ld13_merged263_0_res, input_FIFO_buf12, root, input_to_gp_14_ld14, input_to_gp_14_ld13, dynamic_address);
	hw_uint<16> input_FIFO_buf12_input_to_gp_14_ld13_merged263_1_res = input_to_gp_14_ld13_merged263_write.extract<16, 31>();
	input_FIFO_buf12_input_to_gp_14_ld13_merged263_1_write(input_FIFO_buf12_input_to_gp_14_ld13_merged263_1_res, input_FIFO_buf12, root, input_to_gp_14_ld14, input_to_gp_14_ld13, dynamic_address);
	hw_uint<16> input_FIFO_buf12_input_to_gp_14_ld13_merged263_2_res = input_to_gp_14_ld13_merged263_write.extract<32, 47>();
	input_FIFO_buf12_input_to_gp_14_ld13_merged263_2_write(input_FIFO_buf12_input_to_gp_14_ld13_merged263_2_res, input_FIFO_buf12, root, input_to_gp_14_ld14, input_to_gp_14_ld13, dynamic_address);
	hw_uint<16> input_FIFO_buf12_input_to_gp_14_ld13_merged263_3_res = input_to_gp_14_ld13_merged263_write.extract<48, 63>();
	input_FIFO_buf12_input_to_gp_14_ld13_merged263_3_write(input_FIFO_buf12_input_to_gp_14_ld13_merged263_3_res, input_FIFO_buf12, root, input_to_gp_14_ld14, input_to_gp_14_ld13, dynamic_address);
	hw_uint<16> input_FIFO_buf12_input_to_gp_14_ld13_merged263_4_res = input_to_gp_14_ld13_merged263_write.extract<64, 79>();
	input_FIFO_buf12_input_to_gp_14_ld13_merged263_4_write(input_FIFO_buf12_input_to_gp_14_ld13_merged263_4_res, input_FIFO_buf12, root, input_to_gp_14_ld14, input_to_gp_14_ld13, dynamic_address);
	hw_uint<16> input_FIFO_buf12_input_to_gp_14_ld13_merged263_5_res = input_to_gp_14_ld13_merged263_write.extract<80, 95>();
	input_FIFO_buf12_input_to_gp_14_ld13_merged263_5_write(input_FIFO_buf12_input_to_gp_14_ld13_merged263_5_res, input_FIFO_buf12, root, input_to_gp_14_ld14, input_to_gp_14_ld13, dynamic_address);
	hw_uint<16> input_FIFO_buf12_input_to_gp_14_ld13_merged263_6_res = input_to_gp_14_ld13_merged263_write.extract<96, 111>();
	input_FIFO_buf12_input_to_gp_14_ld13_merged263_6_write(input_FIFO_buf12_input_to_gp_14_ld13_merged263_6_res, input_FIFO_buf12, root, input_to_gp_14_ld14, input_to_gp_14_ld13, dynamic_address);
	hw_uint<16> input_FIFO_buf12_input_to_gp_14_ld13_merged263_7_res = input_to_gp_14_ld13_merged263_write.extract<112, 127>();
	input_FIFO_buf12_input_to_gp_14_ld13_merged263_7_write(input_FIFO_buf12_input_to_gp_14_ld13_merged263_7_res, input_FIFO_buf12, root, input_to_gp_14_ld14, input_to_gp_14_ld13, dynamic_address);
	hw_uint<16> input_FIFO_buf12_input_to_gp_14_ld13_merged263_8_res = input_to_gp_14_ld13_merged263_write.extract<128, 143>();
	input_FIFO_buf12_input_to_gp_14_ld13_merged263_8_write(input_FIFO_buf12_input_to_gp_14_ld13_merged263_8_res, input_FIFO_buf12, root, input_to_gp_14_ld14, input_to_gp_14_ld13, dynamic_address);
	hw_uint<16> input_FIFO_buf12_input_to_gp_14_ld13_merged263_9_res = input_to_gp_14_ld13_merged263_write.extract<144, 159>();
	input_FIFO_buf12_input_to_gp_14_ld13_merged263_9_write(input_FIFO_buf12_input_to_gp_14_ld13_merged263_9_res, input_FIFO_buf12, root, input_to_gp_14_ld14, input_to_gp_14_ld13, dynamic_address);
	hw_uint<16> input_FIFO_buf12_input_to_gp_14_ld13_merged263_10_res = input_to_gp_14_ld13_merged263_write.extract<160, 175>();
	input_FIFO_buf12_input_to_gp_14_ld13_merged263_10_write(input_FIFO_buf12_input_to_gp_14_ld13_merged263_10_res, input_FIFO_buf12, root, input_to_gp_14_ld14, input_to_gp_14_ld13, dynamic_address);
	hw_uint<16> input_FIFO_buf12_input_to_gp_14_ld13_merged263_11_res = input_to_gp_14_ld13_merged263_write.extract<176, 191>();
	input_FIFO_buf12_input_to_gp_14_ld13_merged263_11_write(input_FIFO_buf12_input_to_gp_14_ld13_merged263_11_res, input_FIFO_buf12, root, input_to_gp_14_ld14, input_to_gp_14_ld13, dynamic_address);
	hw_uint<16> input_FIFO_buf12_input_to_gp_14_ld13_merged263_12_res = input_to_gp_14_ld13_merged263_write.extract<192, 207>();
	input_FIFO_buf12_input_to_gp_14_ld13_merged263_12_write(input_FIFO_buf12_input_to_gp_14_ld13_merged263_12_res, input_FIFO_buf12, root, input_to_gp_14_ld14, input_to_gp_14_ld13, dynamic_address);
	hw_uint<16> input_FIFO_buf12_input_to_gp_14_ld13_merged263_13_res = input_to_gp_14_ld13_merged263_write.extract<208, 223>();
	input_FIFO_buf12_input_to_gp_14_ld13_merged263_13_write(input_FIFO_buf12_input_to_gp_14_ld13_merged263_13_res, input_FIFO_buf12, root, input_to_gp_14_ld14, input_to_gp_14_ld13, dynamic_address);
	hw_uint<16> input_FIFO_buf12_input_to_gp_14_ld13_merged263_14_res = input_to_gp_14_ld13_merged263_write.extract<224, 239>();
	input_FIFO_buf12_input_to_gp_14_ld13_merged263_14_write(input_FIFO_buf12_input_to_gp_14_ld13_merged263_14_res, input_FIFO_buf12, root, input_to_gp_14_ld14, input_to_gp_14_ld13, dynamic_address);
	hw_uint<16> input_FIFO_buf12_input_to_gp_14_ld13_merged263_15_res = input_to_gp_14_ld13_merged263_write.extract<240, 255>();
	input_FIFO_buf12_input_to_gp_14_ld13_merged263_15_write(input_FIFO_buf12_input_to_gp_14_ld13_merged263_15_res, input_FIFO_buf12, root, input_to_gp_14_ld14, input_to_gp_14_ld13, dynamic_address);
}

// Operation logic
inline void blurx_to_gp_00_ld9_merged261(HWStream<hw_uint<256> >& /* buffer_args num ports = 16 */blurx_to_gp_00, blurx_FIFO_buf8_cache& blurx_FIFO_buf8, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: blurx_to_gp_00
	auto blurx_to_gp_00__lp_16_m_blurx_to_gp_00_ld9__p__15_rp__c____blurx_to_gp_00_ld10_value = blurx_to_gp_00.read();
	auto compute_result = blurx_to_gp_00_ld9_cu260(blurx_to_gp_00__lp_16_m_blurx_to_gp_00_ld9__p__15_rp__c____blurx_to_gp_00_ld10_value);
	// Produce: blurx_FIFO_buf8
	blurx_FIFO_buf8_blurx_to_gp_00_ld9_merged261_write_bundle_write(/* arg names */compute_result, blurx_FIFO_buf8, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void blur4_16_1_merged254(blurx_FIFO_buf8_cache& blurx_FIFO_buf8, HWStream<hw_uint<256> >& /* buffer_args num ports = 16 */blur4_16, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: blurx_FIFO_buf8
	auto blurx_FIFO_buf8_1_m__lp_16_m_blur4_16_1__p__15_rp___p__0_p_0_c_____1_m_blur4_16_0__p__0_p_0_value = blurx_FIFO_buf8_blur4_16_1_merged254_read_bundle_read(blurx_FIFO_buf8/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = blur4_16_1_cu252(blurx_FIFO_buf8_1_m__lp_16_m_blur4_16_1__p__15_rp___p__0_p_0_c_____1_m_blur4_16_0__p__0_p_0_value);
	// Produce: blur4_16
	blur4_16.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_blur4_16_0_blurx_to_gp_00_ld10_(HWStream<hw_uint<256> >& /* get_args num ports = 16 */blurx_to_gp_00, HWStream<hw_uint<256> >& /* get_args num ports = 16 */blur4_16) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_blur4_16_0_blurx_to_gp_00_ld10__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  blurx_FIFO_buf8_cache blurx_FIFO_buf8;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { blur4_16_1_merged254[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 119; blurx_to_gp_00_ld9_merged261[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 5] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
//   { blur4_16_1_merged254[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 6] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
// Condition for blur4_16_1_merged254(((((-6 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-2 + 1*i1)) >= 0) && (((1081 + -1*i1)) >= 0) && (((-1 + 1*i2)) >= 0) && (((120 + -1*i2)) >= 0)))
//   { blurx_to_gp_00_ld9_merged261[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 5] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
// Condition for blurx_to_gp_00_ld9_merged261(((((-5 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-2 + 1*i1)) >= 0) && (((1081 + -1*i1)) >= 0) && (((1*i2)) >= 0) && (((120 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, i3] : 2 <= i1 <= 1081 and i2 <= 120 and 5 <= i3 <= 6 and i3 <= 5 + i2 }
	// # sets: 1
	int i0 = 0;
	  for (int i1 = 2; i1 <= 1081; i1++) {
	    for (int i2 = 0; i2 <= 120; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] }
	        // { [i0, i1, i2] :  }
	        if ((true)) {
	          blurx_to_gp_00_ld9_merged261(blurx_to_gp_00 /* buf name */, blurx_FIFO_buf8, 0, ((-2 + 1*i1)), ((1*i2)));
	        }
	        // { [i0, i1, i2] : i2 > 0 }
	        // { [i0, i1, i2] : i2 > 0 }
	          // { [i0, i1, i2] : -1 + i2 >= 0 }
	        if ((((((-1 + 1*i2)) >= 0)))) {
	          blur4_16_1_merged254(blurx_FIFO_buf8 /* buf name */, blur4_16, 0, ((-2 + 1*i1)), ((-1 + 1*i2)));
	        }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

// Operation logic
inline void input_to_gp_14_ld13_merged263(HWStream<hw_uint<256> >& /* buffer_args num ports = 16 */input_to_gp_14, input_FIFO_buf12_cache& input_FIFO_buf12, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: input_to_gp_14
	auto input_to_gp_14__lp_16_m_input_to_gp_14_ld13__p__15_rp__c____input_to_gp_14_ld14_value = input_to_gp_14.read();
	auto compute_result = input_to_gp_14_ld13_cu262(input_to_gp_14__lp_16_m_input_to_gp_14_ld13__p__15_rp__c____input_to_gp_14_ld14_value);
	// Produce: input_FIFO_buf12
	input_FIFO_buf12_input_to_gp_14_ld13_merged263_write_bundle_write(/* arg names */compute_result, input_FIFO_buf12, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void blurx_ld1_merged248(blurx_cache& blurx, HWStream<hw_uint<256> >& /* buffer_args num ports = 16 */blurx_to_gp_00, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: blurx
	auto blurx__lp_16_m_blurx_ld1__p__15_rp__c____blurx_ld2_value = blurx_blurx_ld1_merged248_read_bundle_read(blurx/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = blurx_ld1_cu247(blurx__lp_16_m_blurx_ld1__p__15_rp__c____blurx_ld2_value);
	// Produce: blurx_to_gp_00
	blurx_to_gp_00.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void blurx_1_merged257(input_FIFO_buf12_cache& input_FIFO_buf12, blurx_cache& blurx, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: input_FIFO_buf12
	auto input_FIFO_buf12_1_m__lp_16_m_blurx_1__p__15_rp___p__0_p_0_c_____1_m_blurx_0__p__0_p_0_value = input_FIFO_buf12_blurx_1_merged257_read_bundle_read(input_FIFO_buf12/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = blurx_1_cu255(input_FIFO_buf12_1_m__lp_16_m_blurx_1__p__15_rp___p__0_p_0_c_____1_m_blurx_0__p__0_p_0_value);
	// Produce: blurx
	blurx_blurx_1_merged257_write_bundle_write(/* arg names */compute_result, blurx, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_blurx_0_blurx_ld2_input_to_gp_14_ld14_(HWStream<hw_uint<256> >& /* get_args num ports = 16 */input_to_gp_14, HWStream<hw_uint<256> >& /* get_args num ports = 16 */blurx_to_gp_00) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_blurx_0_blurx_ld2_input_to_gp_14_ld14__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  blurx_cache blurx;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  input_FIFO_buf12_cache input_FIFO_buf12;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { blurx_1_merged257[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 120; blurx_ld1_merged248[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 4] : 0 <= d1 <= 1079 and 0 <= d2 <= 120; input_to_gp_14_ld13_merged263[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 120 }
//   { blurx_1_merged257[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 3] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
// Condition for blurx_1_merged257(((((-3 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-2 + 1*i1)) >= 0) && (((1081 + -1*i1)) >= 0) && (((1*i2)) >= 0) && (((120 + -1*i2)) >= 0)))
//   { blurx_ld1_merged248[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 4] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
// Condition for blurx_ld1_merged248(((((-4 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-2 + 1*i1)) >= 0) && (((1081 + -1*i1)) >= 0) && (((1*i2)) >= 0) && (((120 + -1*i2)) >= 0)))
//   { input_to_gp_14_ld13_merged263[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 1081 and 0 <= d2 <= 120 }
// Condition for input_to_gp_14_ld13_merged263(((((-2 + 1*i3)) == 0) && (((1*i0)) == 0) && (((1*i1)) >= 0) && (((1081 + -1*i1)) >= 0) && (((1*i2)) >= 0) && (((120 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, i3] : 2 <= i1 <= 1081 and 0 <= i2 <= 120 and 3 <= i3 <= 4; [0, i1, i2, 2] : 0 <= i1 <= 1081 and 0 <= i2 <= 120 }
	// # sets: 1
	int i0 = 0;
	  for (int i1 = 0; i1 <= 1081; i1++) {
	    for (int i2 = 0; i2 <= 120; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] }
	        // { [i0, i1, i2] :  }
	        if ((true)) {
	          input_to_gp_14_ld13_merged263(input_to_gp_14 /* buf name */, input_FIFO_buf12, 0, ((1*i1)), ((1*i2)));
	        }
	        // { [i0, i1, i2] : i1 >= 2 }
	        // { [i0, i1, i2] : i1 >= 2 }
	          // { [i0, i1, i2] : -2 + i1 >= 0 }
	        if ((((((-2 + 1*i1)) >= 0)))) {
	          blurx_1_merged257(input_FIFO_buf12 /* buf name */, blurx, 0, ((-2 + 1*i1)), ((1*i2)));
	        }
	        // { [i0, i1, i2] : i1 >= 2 }
	        // { [i0, i1, i2] : i1 >= 2 }
	          // { [i0, i1, i2] : -2 + i1 >= 0 }
	        if ((((((-2 + 1*i1)) >= 0)))) {
	          blurx_ld1_merged248(blurx /* buf name */, blurx_to_gp_00, 0, ((-2 + 1*i1)), ((1*i2)));
	        }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

// Operation logic
inline void input_1_merged251(HWStream<hw_uint<256> >& /* buffer_args num ports = 16 */input_arg, input_cache& input, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: input_arg
	auto input_arg_1_m__lp_16_m_input_1__p__15_rp___p__0_p_0_c_____1_m_input_0__p__0_p_0_value = input_arg.read();
	auto compute_result = input_1_cu249(input_arg_1_m__lp_16_m_input_1__p__15_rp___p__0_p_0_c_____1_m_input_0__p__0_p_0_value);
	// Produce: input
	input_input_1_merged251_write_bundle_write(/* arg names */compute_result, input, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void input_ld5_merged259(input_cache& input, HWStream<hw_uint<256> >& /* buffer_args num ports = 16 */input_to_gp_14, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: input
	auto input__lp_16_m_input_ld5__p__15_rp__c____input_ld6_value = input_input_ld5_merged259_read_bundle_read(input/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = input_ld5_cu258(input__lp_16_m_input_ld5__p__15_rp__c____input_ld6_value);
	// Produce: input_to_gp_14
	input_to_gp_14.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_input_0_input_ld6_(HWStream<hw_uint<256> >& /* no bundle get_args num ports = 16 */input_arg, HWStream<hw_uint<256> >& /* get_args num ports = 16 */input_to_gp_14) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_input_0_input_ld6__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  input_cache input;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { input_1_merged251[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1081 and 0 <= d2 <= 120; input_ld5_merged259[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1081 and 0 <= d2 <= 120 }
//   { input_1_merged251[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1081 and 0 <= d2 <= 120 }
// Condition for input_1_merged251(((((1*i3)) == 0) && (((1*i0)) == 0) && (((1*i1)) >= 0) && (((1081 + -1*i1)) >= 0) && (((1*i2)) >= 0) && (((120 + -1*i2)) >= 0)))
//   { input_ld5_merged259[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 1081 and 0 <= d2 <= 120 }
// Condition for input_ld5_merged259(((((-1 + 1*i3)) == 0) && (((1*i0)) == 0) && (((1*i1)) >= 0) && (((1081 + -1*i1)) >= 0) && (((1*i2)) >= 0) && (((120 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, i3] : 0 <= i1 <= 1081 and 0 <= i2 <= 120 and 0 <= i3 <= 1 }
	// # sets: 1
	int i0 = 0;
	  for (int i1 = 0; i1 <= 1081; i1++) {
	    for (int i2 = 0; i2 <= 120; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] }
	        // { [i0, i1, i2] :  }
	        if ((true)) {
	          input_1_merged251(input_arg /* buf name */, input, 0, ((1*i1)), ((1*i2)));
	        }
	        // { [i0, i1, i2] }
	        // { [i0, i1, i2] :  }
	        if ((true)) {
	          input_ld5_merged259(input /* buf name */, input_to_gp_14, 0, ((1*i1)), ((1*i2)));
	        }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

// Driver function
void blur4_16_opt_d32(HWStream<hw_uint<256> >& /* no bundle get_args num ports = 16 */input_arg, HWStream<hw_uint<256> >& /* get_args num ports = 16 */blur4_16) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("blur4_16_opt_d32_debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__

#ifdef __VIVADO_SYNTH__
#pragma HLS dataflow
#endif //__VIVADO_SYNTH__

  HWStream< hw_uint<256> > blurx_to_gp_00;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=blurx_to_gp_00.values depth=32
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<256> > input_to_gp_14;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=input_to_gp_14.values depth=32
#endif //__VIVADO_SYNTH__


  Extracted_input_0_input_ld6_(input_arg, input_to_gp_14);
  Extracted_blurx_0_blurx_ld2_input_to_gp_14_ld14_(input_to_gp_14, blurx_to_gp_00);
  Extracted_blur4_16_0_blurx_to_gp_00_ld10_(blurx_to_gp_00, blur4_16);

#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

void blur4_16_opt_d32_wrapper(HWStream<hw_uint<256> >& /* no bundle get_args num ports = 16 */input_arg, HWStream<hw_uint<256> >& /* get_args num ports = 16 */blur4_16, const int num_epochs) {

  for (int epoch = 0; epoch < num_epochs; epoch++) {
    blur4_16_opt_d32(input_arg, blur4_16);
  }
}
#ifdef __VIVADO_SYNTH__
  // { blur4_16_1_merged254[root = 0, blur4_16_0, blur4_16_1] -> blur4_16[15 + 16blur4_16_1, blur4_16_0] : 0 <= blur4_16_0 <= 1079 and 0 <= blur4_16_1 <= 119; blur4_16_1_merged254[root = 0, blur4_16_0, blur4_16_1] -> blur4_16[14 + 16blur4_16_1, blur4_16_0] : 0 <= blur4_16_0 <= 1079 and 0 <= blur4_16_1 <= 119; blur4_16_1_merged254[root = 0, blur4_16_0, blur4_16_1] -> blur4_16[13 + 16blur4_16_1, blur4_16_0] : 0 <= blur4_16_0 <= 1079 and 0 <= blur4_16_1 <= 119; blur4_16_1_merged254[root = 0, blur4_16_0, blur4_16_1] -> blur4_16[12 + 16blur4_16_1, blur4_16_0] : 0 <= blur4_16_0 <= 1079 and 0 <= blur4_16_1 <= 119; blur4_16_1_merged254[root = 0, blur4_16_0, blur4_16_1] -> blur4_16[11 + 16blur4_16_1, blur4_16_0] : 0 <= blur4_16_0 <= 1079 and 0 <= blur4_16_1 <= 119; blur4_16_1_merged254[root = 0, blur4_16_0, blur4_16_1] -> blur4_16[10 + 16blur4_16_1, blur4_16_0] : 0 <= blur4_16_0 <= 1079 and 0 <= blur4_16_1 <= 119; blur4_16_1_merged254[root = 0, blur4_16_0, blur4_16_1] -> blur4_16[9 + 16blur4_16_1, blur4_16_0] : 0 <= blur4_16_0 <= 1079 and 0 <= blur4_16_1 <= 119; blur4_16_1_merged254[root = 0, blur4_16_0, blur4_16_1] -> blur4_16[8 + 16blur4_16_1, blur4_16_0] : 0 <= blur4_16_0 <= 1079 and 0 <= blur4_16_1 <= 119; blur4_16_1_merged254[root = 0, blur4_16_0, blur4_16_1] -> blur4_16[7 + 16blur4_16_1, blur4_16_0] : 0 <= blur4_16_0 <= 1079 and 0 <= blur4_16_1 <= 119; blur4_16_1_merged254[root = 0, blur4_16_0, blur4_16_1] -> blur4_16[6 + 16blur4_16_1, blur4_16_0] : 0 <= blur4_16_0 <= 1079 and 0 <= blur4_16_1 <= 119; blur4_16_1_merged254[root = 0, blur4_16_0, blur4_16_1] -> blur4_16[5 + 16blur4_16_1, blur4_16_0] : 0 <= blur4_16_0 <= 1079 and 0 <= blur4_16_1 <= 119; blur4_16_1_merged254[root = 0, blur4_16_0, blur4_16_1] -> blur4_16[4 + 16blur4_16_1, blur4_16_0] : 0 <= blur4_16_0 <= 1079 and 0 <= blur4_16_1 <= 119; blur4_16_1_merged254[root = 0, blur4_16_0, blur4_16_1] -> blur4_16[3 + 16blur4_16_1, blur4_16_0] : 0 <= blur4_16_0 <= 1079 and 0 <= blur4_16_1 <= 119; blur4_16_1_merged254[root = 0, blur4_16_0, blur4_16_1] -> blur4_16[2 + 16blur4_16_1, blur4_16_0] : 0 <= blur4_16_0 <= 1079 and 0 <= blur4_16_1 <= 119; blur4_16_1_merged254[root = 0, blur4_16_0, blur4_16_1] -> blur4_16[1 + 16blur4_16_1, blur4_16_0] : 0 <= blur4_16_0 <= 1079 and 0 <= blur4_16_1 <= 119; blur4_16_1_merged254[root = 0, blur4_16_0, blur4_16_1] -> blur4_16[16blur4_16_1, blur4_16_0] : 0 <= blur4_16_0 <= 1079 and 0 <= blur4_16_1 <= 119 }
const int blur4_16_1_merged254_write_pipe0_num_transfers = 129600;
  // { input_1_merged251[root = 0, input_0, input_1] -> input_arg[15 + 16input_1, input_0] : 0 <= input_0 <= 1081 and 0 <= input_1 <= 120; input_1_merged251[root = 0, input_0, input_1] -> input_arg[14 + 16input_1, input_0] : 0 <= input_0 <= 1081 and 0 <= input_1 <= 120; input_1_merged251[root = 0, input_0, input_1] -> input_arg[13 + 16input_1, input_0] : 0 <= input_0 <= 1081 and 0 <= input_1 <= 120; input_1_merged251[root = 0, input_0, input_1] -> input_arg[12 + 16input_1, input_0] : 0 <= input_0 <= 1081 and 0 <= input_1 <= 120; input_1_merged251[root = 0, input_0, input_1] -> input_arg[11 + 16input_1, input_0] : 0 <= input_0 <= 1081 and 0 <= input_1 <= 120; input_1_merged251[root = 0, input_0, input_1] -> input_arg[10 + 16input_1, input_0] : 0 <= input_0 <= 1081 and 0 <= input_1 <= 120; input_1_merged251[root = 0, input_0, input_1] -> input_arg[9 + 16input_1, input_0] : 0 <= input_0 <= 1081 and 0 <= input_1 <= 120; input_1_merged251[root = 0, input_0, input_1] -> input_arg[8 + 16input_1, input_0] : 0 <= input_0 <= 1081 and 0 <= input_1 <= 120; input_1_merged251[root = 0, input_0, input_1] -> input_arg[7 + 16input_1, input_0] : 0 <= input_0 <= 1081 and 0 <= input_1 <= 120; input_1_merged251[root = 0, input_0, input_1] -> input_arg[6 + 16input_1, input_0] : 0 <= input_0 <= 1081 and 0 <= input_1 <= 120; input_1_merged251[root = 0, input_0, input_1] -> input_arg[5 + 16input_1, input_0] : 0 <= input_0 <= 1081 and 0 <= input_1 <= 120; input_1_merged251[root = 0, input_0, input_1] -> input_arg[4 + 16input_1, input_0] : 0 <= input_0 <= 1081 and 0 <= input_1 <= 120; input_1_merged251[root = 0, input_0, input_1] -> input_arg[3 + 16input_1, input_0] : 0 <= input_0 <= 1081 and 0 <= input_1 <= 120; input_1_merged251[root = 0, input_0, input_1] -> input_arg[2 + 16input_1, input_0] : 0 <= input_0 <= 1081 and 0 <= input_1 <= 120; input_1_merged251[root = 0, input_0, input_1] -> input_arg[1 + 16input_1, input_0] : 0 <= input_0 <= 1081 and 0 <= input_1 <= 120; input_1_merged251[root = 0, input_0, input_1] -> input_arg[16input_1, input_0] : 0 <= input_0 <= 1081 and 0 <= input_1 <= 120 }
const int input_1_merged251_read_pipe0_num_transfers = 130922;


extern "C" {

void blur4_16_opt_d32_accel(hw_uint<256>* input_1_merged251_read_pipe0, hw_uint<256>* blur4_16_1_merged254_write_pipe0, const int size) { 
#pragma HLS dataflow
#pragma HLS INTERFACE m_axi port = input_1_merged251_read_pipe0 offset = slave depth = 65536 bundle = gmem0
#pragma HLS INTERFACE m_axi port = blur4_16_1_merged254_write_pipe0 offset = slave depth = 65536 bundle = gmem1

#pragma HLS INTERFACE s_axilite port = input_1_merged251_read_pipe0 bundle = control
#pragma HLS INTERFACE s_axilite port = blur4_16_1_merged254_write_pipe0 bundle = control
#pragma HLS INTERFACE s_axilite port = size bundle = control
#pragma HLS INTERFACE s_axilite port = return bundle = control


  // Pipeline # 0
  static HWStream<hw_uint<256> > input_1_merged251_read_pipe0_channel;
  static HWStream<hw_uint<256> > blur4_16_1_merged254_write_pipe0_channel;

  burst_read<256>(input_1_merged251_read_pipe0, input_1_merged251_read_pipe0_channel, input_1_merged251_read_pipe0_num_transfers*size);

  blur4_16_opt_d32_wrapper(input_1_merged251_read_pipe0_channel, blur4_16_1_merged254_write_pipe0_channel, size);

  burst_write<256>(blur4_16_1_merged254_write_pipe0, blur4_16_1_merged254_write_pipe0_channel, blur4_16_1_merged254_write_pipe0_num_transfers*size);
}

}
extern "C" {

void blur4_16_opt_d32_rdai(HWStream<hw_uint<256> >& input_1_merged251_read_pipe0, HWStream<hw_uint<256> >&  blur4_16_1_merged254_write_pipe0) { 
#pragma HLS dataflow
#pragma HLS INTERFACE axis register port = input_1_merged251_read_pipe0
#pragma HLS INTERFACE axis register port = blur4_16_1_merged254_write_pipe0

#pragma HLS INTERFACE ap_ctrl_none port = return


  // Pipeline # 0

  blur4_16_opt_d32(input_1_merged251_read_pipe0, blur4_16_1_merged254_write_pipe0);

}

}
#endif //__VIVADO_SYNTH__

