<!-- HTML header for doxygen 1.8.13-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.12.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<link rel="icon" href="logo.ico">
<title>HPM SDK: soc/HPM5300/ip/hpm_rdc_regs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="customdoxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><a href="https://www.hpmicro.com/"
     target="_blank"><img alt="Logo" src="logo.png"/></a></td>
  <td id="projectalign" style="padding-left: 1em;">
   <div id="projectname">HPM SDK
   </div>
   <div id="projectbrief">HPMicro Software Development Kit</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.12.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search',true);
  $(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){initNavTree('HPM5300_2ip_2hpm__rdc__regs_8h_source.html',''); initResizable(true); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">hpm_rdc_regs.h</div></div>
</div><!--header-->
<div class="contents">
<a href="HPM5300_2ip_2hpm__rdc__regs_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">/*</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment"> * Copyright (c) 2021-2024 HPMicro</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment"> *</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment"> * SPDX-License-Identifier: BSD-3-Clause</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment"> *</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment"> */</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span> </div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span> </div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="preprocessor">#ifndef HPM_RDC_H</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="preprocessor">#define HPM_RDC_H</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span> </div>
<div class="foldopen" id="foldopen00012" data-start="{" data-end="};">
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno"><a class="line" href="structRDC__Type.html">   12</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno"><a class="line" href="structRDC__Type.html#a5457dd66bbaa5eee13d8e3f03ccb0e0b">   13</a></span>    __RW uint32_t <a class="code hl_variable" href="structRDC__Type.html#a5457dd66bbaa5eee13d8e3f03ccb0e0b">RDC_CTL</a>;                     <span class="comment">/* 0x0: rdc control */</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno"><a class="line" href="structRDC__Type.html#a1b51e41d00761965496da8d04a0e40ad">   14</a></span>    __R  uint32_t <a class="code hl_variable" href="structRDC__Type.html#a1b51e41d00761965496da8d04a0e40ad">ACC_I</a>;                       <span class="comment">/* 0x4: accumulate result of i_channel */</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno"><a class="line" href="structRDC__Type.html#af7e3dacb39a1561159fe01493d212476">   15</a></span>    __R  uint32_t <a class="code hl_variable" href="structRDC__Type.html#af7e3dacb39a1561159fe01493d212476">ACC_Q</a>;                       <span class="comment">/* 0x8: accumulate result of q_channel */</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno"><a class="line" href="structRDC__Type.html#a9c460be61935aa20eb1c4cb28c9e04b9">   16</a></span>    __RW uint32_t <a class="code hl_variable" href="structRDC__Type.html#a9c460be61935aa20eb1c4cb28c9e04b9">IN_CTL</a>;                      <span class="comment">/* 0xC: input channel selection */</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno"><a class="line" href="structRDC__Type.html#a48d1bb73c16602ec7513be5a7b1ac8ba">   17</a></span>    __RW uint32_t <a class="code hl_variable" href="structRDC__Type.html#a48d1bb73c16602ec7513be5a7b1ac8ba">OUT_CTL</a>;                     <span class="comment">/* 0x10: output channel selection */</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno"><a class="line" href="structRDC__Type.html#a89e6c8ae9236be43e03c3090ee5d6ccb">   18</a></span>    __R  uint8_t  RESERVED0[32];               <span class="comment">/* 0x14 - 0x33: Reserved */</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno"><a class="line" href="structRDC__Type.html#a4d0b8201e8fbf88773d9bc323d3cc6ef">   19</a></span>    __RW uint32_t <a class="code hl_variable" href="structRDC__Type.html#a4d0b8201e8fbf88773d9bc323d3cc6ef">EXC_TIMMING</a>;                 <span class="comment">/* 0x34: excitation signal timming setting */</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno"><a class="line" href="structRDC__Type.html#ae437b66668840cb4d9f27661bb0caf36">   20</a></span>    __RW uint32_t <a class="code hl_variable" href="structRDC__Type.html#ae437b66668840cb4d9f27661bb0caf36">EXC_SCALING</a>;                 <span class="comment">/* 0x38: amplitude scaling for excitation */</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno"><a class="line" href="structRDC__Type.html#a73cd5507b26bda937ae6fe114311945e">   21</a></span>    __RW uint32_t <a class="code hl_variable" href="structRDC__Type.html#a73cd5507b26bda937ae6fe114311945e">EXC_OFFSET</a>;                  <span class="comment">/* 0x3C: amplitude offset setting */</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno"><a class="line" href="structRDC__Type.html#a6f6c83301bd96c2e221ad6feb063fbb9">   22</a></span>    __RW uint32_t <a class="code hl_variable" href="structRDC__Type.html#a6f6c83301bd96c2e221ad6feb063fbb9">PWM_SCALING</a>;                 <span class="comment">/* 0x40: amplitude scaling for excitation */</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno"><a class="line" href="structRDC__Type.html#af2c51e885afa7f44a95fb47880695794">   23</a></span>    __RW uint32_t <a class="code hl_variable" href="structRDC__Type.html#af2c51e885afa7f44a95fb47880695794">PWM_OFFSET</a>;                  <span class="comment">/* 0x44: amplitude offset setting */</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno"><a class="line" href="structRDC__Type.html#a9850ae87f7f6158240d2b3c9dbe9a583">   24</a></span>    __RW uint32_t <a class="code hl_variable" href="structRDC__Type.html#a9850ae87f7f6158240d2b3c9dbe9a583">TRIG_OUT0_CFG</a>;               <span class="comment">/* 0x48: Configuration for trigger out 0 in clock cycle */</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno"><a class="line" href="structRDC__Type.html#ad1e512c9ebd9081dbdc0d05439b3a95b">   25</a></span>    __RW uint32_t <a class="code hl_variable" href="structRDC__Type.html#ad1e512c9ebd9081dbdc0d05439b3a95b">TRIG_OUT1_CFG</a>;               <span class="comment">/* 0x4C: Configuration for trigger out 1 in clock cycle */</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno"><a class="line" href="structRDC__Type.html#a2661d4aec25d6c2119658524fbdde655">   26</a></span>    __RW uint32_t <a class="code hl_variable" href="structRDC__Type.html#a2661d4aec25d6c2119658524fbdde655">PWM_DZ</a>;                      <span class="comment">/* 0x50: pwm dead zone control in clock cycle */</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno"><a class="line" href="structRDC__Type.html#a550106f2202425886868f10ae7c6519b">   27</a></span>    __RW uint32_t <a class="code hl_variable" href="structRDC__Type.html#a550106f2202425886868f10ae7c6519b">SYNC_OUT_CTRL</a>;               <span class="comment">/* 0x54: synchronize output signal control */</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno"><a class="line" href="structRDC__Type.html#a26b677206b1f37ca4afe890c04241b69">   28</a></span>    __RW uint32_t <a class="code hl_variable" href="structRDC__Type.html#a26b677206b1f37ca4afe890c04241b69">EXC_SYNC_DLY</a>;                <span class="comment">/* 0x58: trigger in delay timming in soc bus cycle */</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno"><a class="line" href="structRDC__Type.html#a7250ca1b200c772aecb429e52bd52068">   29</a></span>    __R  uint8_t  RESERVED1[20];               <span class="comment">/* 0x5C - 0x6F: Reserved */</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno"><a class="line" href="structRDC__Type.html#ae3eba034da243072732137de4289dde1">   30</a></span>    __RW uint32_t <a class="code hl_variable" href="structRDC__Type.html#ae3eba034da243072732137de4289dde1">MAX_I</a>;                       <span class="comment">/* 0x70: max value of  i_channel */</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno"><a class="line" href="structRDC__Type.html#ab03d1deb396cfc8257489a7dd3bcc979">   31</a></span>    __RW uint32_t <a class="code hl_variable" href="structRDC__Type.html#ab03d1deb396cfc8257489a7dd3bcc979">MIN_I</a>;                       <span class="comment">/* 0x74: min value of  i_channel */</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno"><a class="line" href="structRDC__Type.html#a0308a283a506b2b5b48c2d08bd6341a6">   32</a></span>    __RW uint32_t <a class="code hl_variable" href="structRDC__Type.html#a0308a283a506b2b5b48c2d08bd6341a6">MAX_Q</a>;                       <span class="comment">/* 0x78: max value of  q_channel */</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno"><a class="line" href="structRDC__Type.html#a762adc2e481140a2c12ef2eefb888e2c">   33</a></span>    __RW uint32_t <a class="code hl_variable" href="structRDC__Type.html#a762adc2e481140a2c12ef2eefb888e2c">MIN_Q</a>;                       <span class="comment">/* 0x7C: min value of  q_channel */</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno"><a class="line" href="structRDC__Type.html#aeaff740b173783759afb60941d50e667">   34</a></span>    __RW uint32_t <a class="code hl_variable" href="structRDC__Type.html#aeaff740b173783759afb60941d50e667">THRS_I</a>;                      <span class="comment">/* 0x80: the offset setting for edge detection of the i_channel */</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno"><a class="line" href="structRDC__Type.html#a97e0820d3cee173151f1f071619c979e">   35</a></span>    __RW uint32_t <a class="code hl_variable" href="structRDC__Type.html#a97e0820d3cee173151f1f071619c979e">THRS_Q</a>;                      <span class="comment">/* 0x84: the offset setting for edge detection of the q_channel */</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno"><a class="line" href="structRDC__Type.html#ae34adaf604b82259ca619afa63260775">   36</a></span>    __RW uint32_t <a class="code hl_variable" href="structRDC__Type.html#ae34adaf604b82259ca619afa63260775">EDG_DET_CTL</a>;                 <span class="comment">/* 0x88: the control for edge detection */</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno"><a class="line" href="structRDC__Type.html#a670cfba4956a86fd277e34cfc26c6194">   37</a></span>    __RW uint32_t <a class="code hl_variable" href="structRDC__Type.html#a670cfba4956a86fd277e34cfc26c6194">ACC_SCALING</a>;                 <span class="comment">/* 0x8C: scaling for accumulation result */</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno"><a class="line" href="structRDC__Type.html#a0c337dcac16ac9914588955e076dfc96">   38</a></span>    __RW uint32_t <a class="code hl_variable" href="structRDC__Type.html#a0c337dcac16ac9914588955e076dfc96">EXC_PERIOD</a>;                  <span class="comment">/* 0x90: period of excitation */</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno"><a class="line" href="structRDC__Type.html#a9176ad7d5904932e564e5f0393a6c8a4">   39</a></span>    __R  uint8_t  RESERVED2[12];               <span class="comment">/* 0x94 - 0x9F: Reserved */</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno"><a class="line" href="structRDC__Type.html#abc3eb690efa70ef661c9aabd302ff2e4">   40</a></span>    __RW uint32_t <a class="code hl_variable" href="structRDC__Type.html#abc3eb690efa70ef661c9aabd302ff2e4">SYNC_DELAY_I</a>;                <span class="comment">/* 0xA0: delay  setting in clock cycle for synchronous signal */</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno"><a class="line" href="structRDC__Type.html#aeb196fe97e00148748fc4eec284fee21">   41</a></span>    __R  uint8_t  RESERVED3[4];                <span class="comment">/* 0xA4 - 0xA7: Reserved */</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno"><a class="line" href="structRDC__Type.html#ab8c3e18e240284c9f9475e8da8f0947d">   42</a></span>    __R  uint32_t <a class="code hl_variable" href="structRDC__Type.html#ab8c3e18e240284c9f9475e8da8f0947d">RISE_DELAY_I</a>;                <span class="comment">/* 0xA8: delay in clock cycle between excitation synchrnous signal and rising edge of i_channel data */</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno"><a class="line" href="structRDC__Type.html#a16a5420e72765971ce02ef898505605a">   43</a></span>    __R  uint32_t <a class="code hl_variable" href="structRDC__Type.html#a16a5420e72765971ce02ef898505605a">FALL_DELAY_I</a>;                <span class="comment">/* 0xAC: delay in clock cycle between excitation synchrnous signal and falling edge of i_channel data */</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno"><a class="line" href="structRDC__Type.html#afd8a3f85a87617989e1e50d408fd3f9b">   44</a></span>    __R  uint32_t <a class="code hl_variable" href="structRDC__Type.html#afd8a3f85a87617989e1e50d408fd3f9b">SAMPLE_RISE_I</a>;               <span class="comment">/* 0xB0: sample value on rising edge of rectify signal */</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno"><a class="line" href="structRDC__Type.html#a69fb1b29960efcc1fcfa24d3111ec503">   45</a></span>    __R  uint32_t <a class="code hl_variable" href="structRDC__Type.html#a69fb1b29960efcc1fcfa24d3111ec503">SAMPLE_FALL_I</a>;               <span class="comment">/* 0xB4: sample value on falling edge of rectify signal */</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno"><a class="line" href="structRDC__Type.html#a474390ceee9ad3f15e659cc541f5e9cb">   46</a></span>    __R  uint32_t <a class="code hl_variable" href="structRDC__Type.html#a474390ceee9ad3f15e659cc541f5e9cb">ACC_CNT_I</a>;                   <span class="comment">/* 0xB8: number of accumulation */</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno"><a class="line" href="structRDC__Type.html#a4fe02f4a540b354e3c179597def40c71">   47</a></span>    __R  uint32_t <a class="code hl_variable" href="structRDC__Type.html#a4fe02f4a540b354e3c179597def40c71">SIGN_CNT_I</a>;                  <span class="comment">/* 0xBC: sample counter of opposite sign with rectify signal */</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno"><a class="line" href="structRDC__Type.html#af5012c8d457320b3b2760479e6b5993f">   48</a></span>    __RW uint32_t <a class="code hl_variable" href="structRDC__Type.html#af5012c8d457320b3b2760479e6b5993f">SYNC_DELAY_Q</a>;                <span class="comment">/* 0xC0: delay  setting in clock cycle for synchronous signal */</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno"><a class="line" href="structRDC__Type.html#a48f66bcc4838a338b4c7f7d49c14a881">   49</a></span>    __R  uint8_t  RESERVED4[4];                <span class="comment">/* 0xC4 - 0xC7: Reserved */</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno"><a class="line" href="structRDC__Type.html#a2e1beca9c69a2188d91962a2c13cf1f3">   50</a></span>    __R  uint32_t <a class="code hl_variable" href="structRDC__Type.html#a2e1beca9c69a2188d91962a2c13cf1f3">RISE_DELAY_Q</a>;                <span class="comment">/* 0xC8: delay in clock cycle between excitation synchrnous signal and rising edge of q_channel data */</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno"><a class="line" href="structRDC__Type.html#a06ce6552b97e7be7d3f08aa66ef8004a">   51</a></span>    __R  uint32_t <a class="code hl_variable" href="structRDC__Type.html#a06ce6552b97e7be7d3f08aa66ef8004a">FALL_DELAY_Q</a>;                <span class="comment">/* 0xCC: delay in clock cycle between excitation synchrnous signal and falling edge of q_channel data */</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno"><a class="line" href="structRDC__Type.html#a55ee678a8fb3fe6b9ecb6dcf27a62817">   52</a></span>    __R  uint32_t <a class="code hl_variable" href="structRDC__Type.html#a55ee678a8fb3fe6b9ecb6dcf27a62817">SAMPLE_RISE_Q</a>;               <span class="comment">/* 0xD0: sample value on rising edge of rectify signal */</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno"><a class="line" href="structRDC__Type.html#a49ec411fbe5a51d558c307e230347bd6">   53</a></span>    __R  uint32_t <a class="code hl_variable" href="structRDC__Type.html#a49ec411fbe5a51d558c307e230347bd6">SAMPLE_FALL_Q</a>;               <span class="comment">/* 0xD4: sample value on falling edge of rectify signal */</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno"><a class="line" href="structRDC__Type.html#ac2cfef169ddbe944a8092d63c7b7dac6">   54</a></span>    __R  uint32_t <a class="code hl_variable" href="structRDC__Type.html#ac2cfef169ddbe944a8092d63c7b7dac6">ACC_CNT_Q</a>;                   <span class="comment">/* 0xD8: number of accumulation */</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno"><a class="line" href="structRDC__Type.html#acdf5a4022304051efb5137c5f2d5c50b">   55</a></span>    __R  uint32_t <a class="code hl_variable" href="structRDC__Type.html#acdf5a4022304051efb5137c5f2d5c50b">SIGN_CNT_Q</a>;                  <span class="comment">/* 0xDC: sample counter of opposite sign with rectify signal */</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno"><a class="line" href="structRDC__Type.html#a285ec685507b97c6ce0b49e56436e1bb">   56</a></span>    __RW uint32_t <a class="code hl_variable" href="structRDC__Type.html#a285ec685507b97c6ce0b49e56436e1bb">AMP_MAX</a>;                     <span class="comment">/* 0xE0: the maximum of acc amplitude */</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno"><a class="line" href="structRDC__Type.html#a14b6e3a800e231e15138c2c817a4fcd6">   57</a></span>    __RW uint32_t <a class="code hl_variable" href="structRDC__Type.html#a14b6e3a800e231e15138c2c817a4fcd6">AMP_MIN</a>;                     <span class="comment">/* 0xE4: the minimum of acc amplitude */</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno"><a class="line" href="structRDC__Type.html#a664708e71d55a3861d762c6dc5be1c75">   58</a></span>    __RW uint32_t <a class="code hl_variable" href="structRDC__Type.html#a664708e71d55a3861d762c6dc5be1c75">INT_EN</a>;                      <span class="comment">/* 0xE8: the interrupt mask control */</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno"><a class="line" href="structRDC__Type.html#aebbe37c6b5dfe1334e1557048e38d01f">   59</a></span>    __W  uint32_t <a class="code hl_variable" href="structRDC__Type.html#aebbe37c6b5dfe1334e1557048e38d01f">ADC_INT_STATE</a>;               <span class="comment">/* 0xEC: the interrupt state */</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span>} <a class="code hl_struct" href="structRDC__Type.html">RDC_Type</a>;</div>
</div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span> </div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span> </div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span><span class="comment">/* Bitfield definition for register: RDC_CTL */</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span><span class="comment">/*</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span><span class="comment"> * TS_SEL (RW)</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span><span class="comment"> *</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span><span class="comment"> * Time stamp selection for accumulation</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span><span class="comment"> * 0: end of accumulation</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span><span class="comment"> * 1: start of accumulation</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span><span class="comment"> * 2: center of accumulation</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span><span class="comment"> */</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a22b9e3024ac9a5008f12b44e2375d82a">   72</a></span><span class="preprocessor">#define RDC_RDC_CTL_TS_SEL_MASK (0x300000UL)</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a04e76d4d11fac2b62cbe420f1b41bc18">   73</a></span><span class="preprocessor">#define RDC_RDC_CTL_TS_SEL_SHIFT (20U)</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#ac403cce77ded5af03d70b31519b76abe">   74</a></span><span class="preprocessor">#define RDC_RDC_CTL_TS_SEL_SET(x) (((uint32_t)(x) &lt;&lt; RDC_RDC_CTL_TS_SEL_SHIFT) &amp; RDC_RDC_CTL_TS_SEL_MASK)</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a604ac4b2d421de89fdb200202c02322c">   75</a></span><span class="preprocessor">#define RDC_RDC_CTL_TS_SEL_GET(x) (((uint32_t)(x) &amp; RDC_RDC_CTL_TS_SEL_MASK) &gt;&gt; RDC_RDC_CTL_TS_SEL_SHIFT)</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span> </div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span><span class="comment">/*</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span><span class="comment"> * ACC_LEN (RW)</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span><span class="comment"> *</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span><span class="comment"> * Accumulate time, support on the fly change</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span><span class="comment"> * 0：1 cycle</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span><span class="comment"> * 1：2 cycles</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span><span class="comment"> * …</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span><span class="comment"> * 255: 256 cycles</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span><span class="comment"> */</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a6375d3628b52a1f0f839d4a734d25980">   86</a></span><span class="preprocessor">#define RDC_RDC_CTL_ACC_LEN_MASK (0xFF000UL)</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a33baf6803b517c8d3ebcd74e47ac3afa">   87</a></span><span class="preprocessor">#define RDC_RDC_CTL_ACC_LEN_SHIFT (12U)</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a6150fa477cf0f50b49e9aad3fad90678">   88</a></span><span class="preprocessor">#define RDC_RDC_CTL_ACC_LEN_SET(x) (((uint32_t)(x) &lt;&lt; RDC_RDC_CTL_ACC_LEN_SHIFT) &amp; RDC_RDC_CTL_ACC_LEN_MASK)</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#ac6d8c28aa3c8b2310a7165ecbdcb71eb">   89</a></span><span class="preprocessor">#define RDC_RDC_CTL_ACC_LEN_GET(x) (((uint32_t)(x) &amp; RDC_RDC_CTL_ACC_LEN_MASK) &gt;&gt; RDC_RDC_CTL_ACC_LEN_SHIFT)</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span> </div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span><span class="comment">/*</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span><span class="comment"> * RECTIFY_SEL (RW)</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span><span class="comment"> *</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span><span class="comment"> * Select reference point of rectify signal</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span><span class="comment"> * 0: 0 phase of internal exciting signal</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span><span class="comment"> * 1: 90 phase of internal exciting signal</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span><span class="comment"> * 2: 180 phase of internal exciting signal</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span><span class="comment"> * 3: 270 phase of internal exciting signal</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span><span class="comment"> * 4: use value on external pin</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span><span class="comment"> * 5: use  invert value on external pin</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span><span class="comment"> */</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a3756409aeb3bc833f35bb955c1b89671">  102</a></span><span class="preprocessor">#define RDC_RDC_CTL_RECTIFY_SEL_MASK (0x70U)</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#ad881c9c95f39201361463369e717b540">  103</a></span><span class="preprocessor">#define RDC_RDC_CTL_RECTIFY_SEL_SHIFT (4U)</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a87eba7032c494cf31f3d04d4c0bda126">  104</a></span><span class="preprocessor">#define RDC_RDC_CTL_RECTIFY_SEL_SET(x) (((uint32_t)(x) &lt;&lt; RDC_RDC_CTL_RECTIFY_SEL_SHIFT) &amp; RDC_RDC_CTL_RECTIFY_SEL_MASK)</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a9f6910a643c8f82ea09fd002e2bf1224">  105</a></span><span class="preprocessor">#define RDC_RDC_CTL_RECTIFY_SEL_GET(x) (((uint32_t)(x) &amp; RDC_RDC_CTL_RECTIFY_SEL_MASK) &gt;&gt; RDC_RDC_CTL_RECTIFY_SEL_SHIFT)</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span> </div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span><span class="comment">/*</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span><span class="comment"> * ACC_EN (RW)</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span><span class="comment"> *</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span><span class="comment"> * Enable rdc accumulate</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span><span class="comment"> * 0: rdc disable</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span><span class="comment"> * 1: rdc enable</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span><span class="comment"> */</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a7a5a59dc299b93ec102ee154cb42774e">  114</a></span><span class="preprocessor">#define RDC_RDC_CTL_ACC_EN_MASK (0x4U)</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a0414715a563ac46b82c915db7708e70b">  115</a></span><span class="preprocessor">#define RDC_RDC_CTL_ACC_EN_SHIFT (2U)</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a08064e0a2a8ea3903c96cf3e9c83f6a0">  116</a></span><span class="preprocessor">#define RDC_RDC_CTL_ACC_EN_SET(x) (((uint32_t)(x) &lt;&lt; RDC_RDC_CTL_ACC_EN_SHIFT) &amp; RDC_RDC_CTL_ACC_EN_MASK)</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a714ebb893a087924789d40b6e3982f5b">  117</a></span><span class="preprocessor">#define RDC_RDC_CTL_ACC_EN_GET(x) (((uint32_t)(x) &amp; RDC_RDC_CTL_ACC_EN_MASK) &gt;&gt; RDC_RDC_CTL_ACC_EN_SHIFT)</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span> </div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span><span class="comment">/*</span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span><span class="comment"> * EXC_START (RW1C)</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span><span class="comment"> *</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span><span class="comment"> * Write 1 start excite signal, always read 0</span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span><span class="comment"> * 0: no effect</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span><span class="comment"> * 1: start excite signal</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span><span class="comment"> */</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#acad4e06f65cc7967f26b8be5cce2e576">  126</a></span><span class="preprocessor">#define RDC_RDC_CTL_EXC_START_MASK (0x2U)</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a6ece88187b8a38260acab80369a2b4c6">  127</a></span><span class="preprocessor">#define RDC_RDC_CTL_EXC_START_SHIFT (1U)</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a8c32128d77088f9d889e760e74c54a9d">  128</a></span><span class="preprocessor">#define RDC_RDC_CTL_EXC_START_SET(x) (((uint32_t)(x) &lt;&lt; RDC_RDC_CTL_EXC_START_SHIFT) &amp; RDC_RDC_CTL_EXC_START_MASK)</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a2a4511a86a8af670d874ce781ea7c7d5">  129</a></span><span class="preprocessor">#define RDC_RDC_CTL_EXC_START_GET(x) (((uint32_t)(x) &amp; RDC_RDC_CTL_EXC_START_MASK) &gt;&gt; RDC_RDC_CTL_EXC_START_SHIFT)</span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span> </div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span><span class="comment">/*</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span><span class="comment"> * EXC_EN (RW)</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span><span class="comment"> *</span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span><span class="comment"> * Enable rdc excite signal</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span><span class="comment"> * 0: rdc disable</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span><span class="comment"> * 1: rdc enable</span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span><span class="comment"> */</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#aad394e01e7513104a73af8cf4564d8a5">  138</a></span><span class="preprocessor">#define RDC_RDC_CTL_EXC_EN_MASK (0x1U)</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a3cbdac94329c2b1bf44c68458c5e1772">  139</a></span><span class="preprocessor">#define RDC_RDC_CTL_EXC_EN_SHIFT (0U)</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#aa306d76721e3d76fcb5ea934d1a668f6">  140</a></span><span class="preprocessor">#define RDC_RDC_CTL_EXC_EN_SET(x) (((uint32_t)(x) &lt;&lt; RDC_RDC_CTL_EXC_EN_SHIFT) &amp; RDC_RDC_CTL_EXC_EN_MASK)</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#ae8fb9010505e9b3527aaba50eb7ea036">  141</a></span><span class="preprocessor">#define RDC_RDC_CTL_EXC_EN_GET(x) (((uint32_t)(x) &amp; RDC_RDC_CTL_EXC_EN_MASK) &gt;&gt; RDC_RDC_CTL_EXC_EN_SHIFT)</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span> </div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span><span class="comment">/* Bitfield definition for register: ACC_I */</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span><span class="comment">/*</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span><span class="comment"> * ACC (RO)</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span><span class="comment"> *</span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span><span class="comment"> * accumulate result of i_channel, this is a signed number</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span><span class="comment"> */</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#ab3356f9db59a33743f1f97b1e7f99719">  149</a></span><span class="preprocessor">#define RDC_ACC_I_ACC_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a2e5f467cfee679eb95e44f192f1536ee">  150</a></span><span class="preprocessor">#define RDC_ACC_I_ACC_SHIFT (0U)</span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#ab127bc04450a783b5a9bcc06a30f3a20">  151</a></span><span class="preprocessor">#define RDC_ACC_I_ACC_GET(x) (((uint32_t)(x) &amp; RDC_ACC_I_ACC_MASK) &gt;&gt; RDC_ACC_I_ACC_SHIFT)</span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span> </div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span><span class="comment">/* Bitfield definition for register: ACC_Q */</span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span><span class="comment">/*</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span><span class="comment"> * ACC (RO)</span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span><span class="comment"> *</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span><span class="comment"> * accumulate result of q_channel, this is a signed number</span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span><span class="comment"> */</span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a8bfb79960c98d0306857173e6df58d81">  159</a></span><span class="preprocessor">#define RDC_ACC_Q_ACC_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a56032e7b38f2370e969d33a2a37542b8">  160</a></span><span class="preprocessor">#define RDC_ACC_Q_ACC_SHIFT (0U)</span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a999bef9bfd67501badc86e6c11dd9e96">  161</a></span><span class="preprocessor">#define RDC_ACC_Q_ACC_GET(x) (((uint32_t)(x) &amp; RDC_ACC_Q_ACC_MASK) &gt;&gt; RDC_ACC_Q_ACC_SHIFT)</span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span> </div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span><span class="comment">/* Bitfield definition for register: IN_CTL */</span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span><span class="comment">/*</span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span><span class="comment"> * PORT_Q_SEL (RW)</span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span><span class="comment"> *</span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span><span class="comment"> * Input port selection for q_channel,</span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span><span class="comment"> * 0:sel port0</span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span><span class="comment"> * 1:sel port1</span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span><span class="comment"> */</span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#abb495cd53c67b4d3e7029a11228e9f3b">  171</a></span><span class="preprocessor">#define RDC_IN_CTL_PORT_Q_SEL_MASK (0x100000UL)</span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a0137bcc1f06a6175e05873f5b755c3c8">  172</a></span><span class="preprocessor">#define RDC_IN_CTL_PORT_Q_SEL_SHIFT (20U)</span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#ad03fb389c609688e2688dce84a215ced">  173</a></span><span class="preprocessor">#define RDC_IN_CTL_PORT_Q_SEL_SET(x) (((uint32_t)(x) &lt;&lt; RDC_IN_CTL_PORT_Q_SEL_SHIFT) &amp; RDC_IN_CTL_PORT_Q_SEL_MASK)</span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#af0e679b714e3e409cc21d755557a9611">  174</a></span><span class="preprocessor">#define RDC_IN_CTL_PORT_Q_SEL_GET(x) (((uint32_t)(x) &amp; RDC_IN_CTL_PORT_Q_SEL_MASK) &gt;&gt; RDC_IN_CTL_PORT_Q_SEL_SHIFT)</span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span> </div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span><span class="comment">/*</span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span><span class="comment"> * CH_Q_SEL (RW)</span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span><span class="comment"> *</span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span><span class="comment"> * Input channel selection for q_channel</span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span><span class="comment"> * 0: channel 0 selected</span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span><span class="comment"> * 1: channel 1 selected</span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span><span class="comment"> * …</span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span><span class="comment"> * 31: channel 31 selected</span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span><span class="comment"> */</span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#aa59e2598d0942637553201f3c8bad7a4">  185</a></span><span class="preprocessor">#define RDC_IN_CTL_CH_Q_SEL_MASK (0x1F000UL)</span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a1a2fd0b4d947b97f7f7d640119d964c2">  186</a></span><span class="preprocessor">#define RDC_IN_CTL_CH_Q_SEL_SHIFT (12U)</span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a37e3c3c9bfd17ae5083e18c7b86321a5">  187</a></span><span class="preprocessor">#define RDC_IN_CTL_CH_Q_SEL_SET(x) (((uint32_t)(x) &lt;&lt; RDC_IN_CTL_CH_Q_SEL_SHIFT) &amp; RDC_IN_CTL_CH_Q_SEL_MASK)</span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a984deac4ab7307d09de0dbf4c82e0e08">  188</a></span><span class="preprocessor">#define RDC_IN_CTL_CH_Q_SEL_GET(x) (((uint32_t)(x) &amp; RDC_IN_CTL_CH_Q_SEL_MASK) &gt;&gt; RDC_IN_CTL_CH_Q_SEL_SHIFT)</span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span> </div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span><span class="comment">/*</span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span><span class="comment"> * PORT_I_SEL (RW)</span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span><span class="comment"> *</span></div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span><span class="comment"> * Input port selection for i_channel,</span></div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span><span class="comment"> * 0:sel port0</span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span><span class="comment"> * 1:sel port1</span></div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span><span class="comment"> */</span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a1023efa5ad53568ff21fcddeefde3f7b">  197</a></span><span class="preprocessor">#define RDC_IN_CTL_PORT_I_SEL_MASK (0x100U)</span></div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a991a60d604369ac437fd857d2b01ef9a">  198</a></span><span class="preprocessor">#define RDC_IN_CTL_PORT_I_SEL_SHIFT (8U)</span></div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#acd84d5b9410d4cd03ff828123a6d5adc">  199</a></span><span class="preprocessor">#define RDC_IN_CTL_PORT_I_SEL_SET(x) (((uint32_t)(x) &lt;&lt; RDC_IN_CTL_PORT_I_SEL_SHIFT) &amp; RDC_IN_CTL_PORT_I_SEL_MASK)</span></div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a1c01ab1566fce4e5cc961f58e9a1615d">  200</a></span><span class="preprocessor">#define RDC_IN_CTL_PORT_I_SEL_GET(x) (((uint32_t)(x) &amp; RDC_IN_CTL_PORT_I_SEL_MASK) &gt;&gt; RDC_IN_CTL_PORT_I_SEL_SHIFT)</span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span> </div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span><span class="comment">/*</span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span><span class="comment"> * CH_I_SEL (RW)</span></div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span><span class="comment"> *</span></div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span><span class="comment"> * Input channel selection for i_channel</span></div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span><span class="comment"> * 0: channel 0 selected</span></div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span><span class="comment"> * 1: channel 1 selected</span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span><span class="comment"> * …</span></div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span><span class="comment"> * 31: channel 31 selected</span></div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span><span class="comment"> */</span></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#aaaa86301b8203eeefda7207e5f0aae63">  211</a></span><span class="preprocessor">#define RDC_IN_CTL_CH_I_SEL_MASK (0x1FU)</span></div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a2cadc350641a637ae42834c960849387">  212</a></span><span class="preprocessor">#define RDC_IN_CTL_CH_I_SEL_SHIFT (0U)</span></div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a4fbb21725983f55d0af45e18ed81e43a">  213</a></span><span class="preprocessor">#define RDC_IN_CTL_CH_I_SEL_SET(x) (((uint32_t)(x) &lt;&lt; RDC_IN_CTL_CH_I_SEL_SHIFT) &amp; RDC_IN_CTL_CH_I_SEL_MASK)</span></div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#af434ac3aaa7c7a3c4403209f2635ae59">  214</a></span><span class="preprocessor">#define RDC_IN_CTL_CH_I_SEL_GET(x) (((uint32_t)(x) &amp; RDC_IN_CTL_CH_I_SEL_MASK) &gt;&gt; RDC_IN_CTL_CH_I_SEL_SHIFT)</span></div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span> </div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span><span class="comment">/* Bitfield definition for register: OUT_CTL */</span></div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span><span class="comment">/*</span></div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span><span class="comment"> * CH_Q_SEL (RW)</span></div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span><span class="comment"> *</span></div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span><span class="comment"> * Output channel selection for q_channel</span></div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span><span class="comment"> */</span></div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a04d66f9798b6fe5471a06995c1b31cf2">  222</a></span><span class="preprocessor">#define RDC_OUT_CTL_CH_Q_SEL_MASK (0x1F00U)</span></div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#adb01a44345e9a0d0711c99c013321dc4">  223</a></span><span class="preprocessor">#define RDC_OUT_CTL_CH_Q_SEL_SHIFT (8U)</span></div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a1b91563f4b9be5b8d4ec05eaef678d68">  224</a></span><span class="preprocessor">#define RDC_OUT_CTL_CH_Q_SEL_SET(x) (((uint32_t)(x) &lt;&lt; RDC_OUT_CTL_CH_Q_SEL_SHIFT) &amp; RDC_OUT_CTL_CH_Q_SEL_MASK)</span></div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#abad14a1b32140013b0569ccefd783887">  225</a></span><span class="preprocessor">#define RDC_OUT_CTL_CH_Q_SEL_GET(x) (((uint32_t)(x) &amp; RDC_OUT_CTL_CH_Q_SEL_MASK) &gt;&gt; RDC_OUT_CTL_CH_Q_SEL_SHIFT)</span></div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span> </div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span><span class="comment">/*</span></div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span><span class="comment"> * CH_I_SEL (RW)</span></div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span><span class="comment"> *</span></div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span><span class="comment"> * Output channel selection for i_channel</span></div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span><span class="comment"> */</span></div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#ad605662aa9c82cb52da8456172281e7b">  232</a></span><span class="preprocessor">#define RDC_OUT_CTL_CH_I_SEL_MASK (0x1FU)</span></div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a2efb05b25c6e1b8ed22ee011172509ac">  233</a></span><span class="preprocessor">#define RDC_OUT_CTL_CH_I_SEL_SHIFT (0U)</span></div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a3a415806c2d3f5efbdc5afecb1fdb4ca">  234</a></span><span class="preprocessor">#define RDC_OUT_CTL_CH_I_SEL_SET(x) (((uint32_t)(x) &lt;&lt; RDC_OUT_CTL_CH_I_SEL_SHIFT) &amp; RDC_OUT_CTL_CH_I_SEL_MASK)</span></div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#abdb2b782522efd2dd24a52f926e47bf4">  235</a></span><span class="preprocessor">#define RDC_OUT_CTL_CH_I_SEL_GET(x) (((uint32_t)(x) &amp; RDC_OUT_CTL_CH_I_SEL_MASK) &gt;&gt; RDC_OUT_CTL_CH_I_SEL_SHIFT)</span></div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span> </div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span><span class="comment">/* Bitfield definition for register: EXC_TIMMING */</span></div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span><span class="comment">/*</span></div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span><span class="comment"> * SWAP (RW)</span></div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span><span class="comment"> *</span></div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span><span class="comment"> * Swap output of PWM and DAC</span></div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span><span class="comment"> * 0: disable swap</span></div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span><span class="comment"> * 1: swap output</span></div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span><span class="comment"> */</span></div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#ae31066a88a4719558b5611e97dae864b">  245</a></span><span class="preprocessor">#define RDC_EXC_TIMMING_SWAP_MASK (0x1000000UL)</span></div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a1f49239b24a6b16c2c383dee3ec789ee">  246</a></span><span class="preprocessor">#define RDC_EXC_TIMMING_SWAP_SHIFT (24U)</span></div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#afb2a890562f5018145261fea74ee20f6">  247</a></span><span class="preprocessor">#define RDC_EXC_TIMMING_SWAP_SET(x) (((uint32_t)(x) &lt;&lt; RDC_EXC_TIMMING_SWAP_SHIFT) &amp; RDC_EXC_TIMMING_SWAP_MASK)</span></div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a83572f4e43af6ff4f13b5f396b18e3f4">  248</a></span><span class="preprocessor">#define RDC_EXC_TIMMING_SWAP_GET(x) (((uint32_t)(x) &amp; RDC_EXC_TIMMING_SWAP_MASK) &gt;&gt; RDC_EXC_TIMMING_SWAP_SHIFT)</span></div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span> </div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span><span class="comment">/*</span></div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span><span class="comment"> * PWM_PRD (RW)</span></div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span><span class="comment"> *</span></div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span><span class="comment"> * Pwm period in samples，</span></div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span><span class="comment"> * 0：1 sample period</span></div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span><span class="comment"> * 1:   2 sample period</span></div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span><span class="comment"> * ...</span></div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span><span class="comment"> * 15: 16 sample period</span></div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span><span class="comment"> */</span></div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a473ec511bbea8d7ca9018fb92c3cb1ff">  259</a></span><span class="preprocessor">#define RDC_EXC_TIMMING_PWM_PRD_MASK (0xF00000UL)</span></div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a51a7dee0967e5eccaa6e78920c83862b">  260</a></span><span class="preprocessor">#define RDC_EXC_TIMMING_PWM_PRD_SHIFT (20U)</span></div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#acd88fd9259238bc3ab5d19bcb6ee1393">  261</a></span><span class="preprocessor">#define RDC_EXC_TIMMING_PWM_PRD_SET(x) (((uint32_t)(x) &lt;&lt; RDC_EXC_TIMMING_PWM_PRD_SHIFT) &amp; RDC_EXC_TIMMING_PWM_PRD_MASK)</span></div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a8f37761658570aa394a0994bdcb48830">  262</a></span><span class="preprocessor">#define RDC_EXC_TIMMING_PWM_PRD_GET(x) (((uint32_t)(x) &amp; RDC_EXC_TIMMING_PWM_PRD_MASK) &gt;&gt; RDC_EXC_TIMMING_PWM_PRD_SHIFT)</span></div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span> </div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span><span class="comment">/*</span></div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span><span class="comment"> * SMP_NUM (RW)</span></div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span><span class="comment"> *</span></div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span><span class="comment"> * Number of sample every excitation period</span></div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span><span class="comment"> * 0: 4 point</span></div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span><span class="comment"> * 1: 8 point</span></div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span><span class="comment"> * …</span></div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span><span class="comment"> * 8: 1024 point</span></div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span><span class="comment"> */</span></div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#aeb0cdb692fb254dcd2110471cf01b140">  273</a></span><span class="preprocessor">#define RDC_EXC_TIMMING_SMP_NUM_MASK (0xF0000UL)</span></div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a43f3e758404f8d7fe0f715a0b20b9d13">  274</a></span><span class="preprocessor">#define RDC_EXC_TIMMING_SMP_NUM_SHIFT (16U)</span></div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a35d6f754e71311f822f3ebec5286d4fd">  275</a></span><span class="preprocessor">#define RDC_EXC_TIMMING_SMP_NUM_SET(x) (((uint32_t)(x) &lt;&lt; RDC_EXC_TIMMING_SMP_NUM_SHIFT) &amp; RDC_EXC_TIMMING_SMP_NUM_MASK)</span></div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a844381177e3b1eefadc316023b7fa8a0">  276</a></span><span class="preprocessor">#define RDC_EXC_TIMMING_SMP_NUM_GET(x) (((uint32_t)(x) &amp; RDC_EXC_TIMMING_SMP_NUM_MASK) &gt;&gt; RDC_EXC_TIMMING_SMP_NUM_SHIFT)</span></div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span> </div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span><span class="comment">/*</span></div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span><span class="comment"> * SMP_RATE (RW)</span></div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span><span class="comment"> *</span></div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span><span class="comment"> * The period for excitation sample in clock cycle，</span></div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span><span class="comment"> * 0: not allowed</span></div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span><span class="comment"> * 1: 1 cycle</span></div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span><span class="comment"> * 2: 2 cycles</span></div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span><span class="comment"> * …</span></div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span><span class="comment"> * 65535 : 65535 cycles</span></div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span><span class="comment"> */</span></div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#aef0083a355736e8632cc2ece1ac16d0a">  288</a></span><span class="preprocessor">#define RDC_EXC_TIMMING_SMP_RATE_MASK (0xFFFFU)</span></div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a62cf5fb4427b00ea40495cf34fcb9c54">  289</a></span><span class="preprocessor">#define RDC_EXC_TIMMING_SMP_RATE_SHIFT (0U)</span></div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a87a44c9b597f37547f993f1c48336c24">  290</a></span><span class="preprocessor">#define RDC_EXC_TIMMING_SMP_RATE_SET(x) (((uint32_t)(x) &lt;&lt; RDC_EXC_TIMMING_SMP_RATE_SHIFT) &amp; RDC_EXC_TIMMING_SMP_RATE_MASK)</span></div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a5f4ac50c6a2188779474f77adb31f701">  291</a></span><span class="preprocessor">#define RDC_EXC_TIMMING_SMP_RATE_GET(x) (((uint32_t)(x) &amp; RDC_EXC_TIMMING_SMP_RATE_MASK) &gt;&gt; RDC_EXC_TIMMING_SMP_RATE_SHIFT)</span></div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span> </div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span><span class="comment">/* Bitfield definition for register: EXC_SCALING */</span></div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span><span class="comment">/*</span></div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span><span class="comment"> * AMP_EXP (RW)</span></div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span><span class="comment"> *</span></div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span><span class="comment"> * Amplitude scaling for excitation,  amplitude = [table value] x man / 2^exp</span></div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span><span class="comment"> */</span></div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#af6c1dd190b4b4f1d88e065551e64572c">  299</a></span><span class="preprocessor">#define RDC_EXC_SCALING_AMP_EXP_MASK (0xF0U)</span></div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a8c3181ae2cad42458d8217100a8e9341">  300</a></span><span class="preprocessor">#define RDC_EXC_SCALING_AMP_EXP_SHIFT (4U)</span></div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a588974fcb26f3ab5a6267e0a5647857b">  301</a></span><span class="preprocessor">#define RDC_EXC_SCALING_AMP_EXP_SET(x) (((uint32_t)(x) &lt;&lt; RDC_EXC_SCALING_AMP_EXP_SHIFT) &amp; RDC_EXC_SCALING_AMP_EXP_MASK)</span></div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a97a085cdf47ed3cefa53bba9d35eedab">  302</a></span><span class="preprocessor">#define RDC_EXC_SCALING_AMP_EXP_GET(x) (((uint32_t)(x) &amp; RDC_EXC_SCALING_AMP_EXP_MASK) &gt;&gt; RDC_EXC_SCALING_AMP_EXP_SHIFT)</span></div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span> </div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span><span class="comment">/*</span></div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span><span class="comment"> * AMP_MAN (RW)</span></div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span><span class="comment"> *</span></div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span><span class="comment"> * Amplitude scaling for excitation,  amplitude = [table value] x man / 2^exp</span></div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span><span class="comment"> */</span></div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a7db91d472caf6cc288e1aab9df9e413f">  309</a></span><span class="preprocessor">#define RDC_EXC_SCALING_AMP_MAN_MASK (0xFU)</span></div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a6927e8c9af97d39746e026c25ac2f448">  310</a></span><span class="preprocessor">#define RDC_EXC_SCALING_AMP_MAN_SHIFT (0U)</span></div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a299761ea877146a12ad82d2617adc1b3">  311</a></span><span class="preprocessor">#define RDC_EXC_SCALING_AMP_MAN_SET(x) (((uint32_t)(x) &lt;&lt; RDC_EXC_SCALING_AMP_MAN_SHIFT) &amp; RDC_EXC_SCALING_AMP_MAN_MASK)</span></div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#aca7d9709d00761cc3c8bfd7307b3491b">  312</a></span><span class="preprocessor">#define RDC_EXC_SCALING_AMP_MAN_GET(x) (((uint32_t)(x) &amp; RDC_EXC_SCALING_AMP_MAN_MASK) &gt;&gt; RDC_EXC_SCALING_AMP_MAN_SHIFT)</span></div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span> </div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span><span class="comment">/* Bitfield definition for register: EXC_OFFSET */</span></div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span><span class="comment">/*</span></div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span><span class="comment"> * AMP_OFFSET (RW)</span></div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span><span class="comment"> *</span></div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span><span class="comment"> * Offset for excitation</span></div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span><span class="comment"> */</span></div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a8ae8a449611bca6c947fe27f97be1db8">  320</a></span><span class="preprocessor">#define RDC_EXC_OFFSET_AMP_OFFSET_MASK (0xFFFFFFUL)</span></div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a046c5ec31ce8dc7c7a59ff971c00441a">  321</a></span><span class="preprocessor">#define RDC_EXC_OFFSET_AMP_OFFSET_SHIFT (0U)</span></div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a68aec6f1422a6de8c7f6a888ca4945d1">  322</a></span><span class="preprocessor">#define RDC_EXC_OFFSET_AMP_OFFSET_SET(x) (((uint32_t)(x) &lt;&lt; RDC_EXC_OFFSET_AMP_OFFSET_SHIFT) &amp; RDC_EXC_OFFSET_AMP_OFFSET_MASK)</span></div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#ae844a5bf02c94f1bb16b2e04351ec5ac">  323</a></span><span class="preprocessor">#define RDC_EXC_OFFSET_AMP_OFFSET_GET(x) (((uint32_t)(x) &amp; RDC_EXC_OFFSET_AMP_OFFSET_MASK) &gt;&gt; RDC_EXC_OFFSET_AMP_OFFSET_SHIFT)</span></div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span> </div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span><span class="comment">/* Bitfield definition for register: PWM_SCALING */</span></div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span><span class="comment">/*</span></div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span><span class="comment"> * N_POL (RW)</span></div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span><span class="comment"> *</span></div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span><span class="comment"> * Polarity of exc_n signal</span></div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span><span class="comment"> * 0: high active</span></div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span><span class="comment"> * 1: low active</span></div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span><span class="comment"> */</span></div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a9dc212e447089b33cdc905fceff57af5">  333</a></span><span class="preprocessor">#define RDC_PWM_SCALING_N_POL_MASK (0x2000U)</span></div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a64fb818b9077d7410028a65188503d56">  334</a></span><span class="preprocessor">#define RDC_PWM_SCALING_N_POL_SHIFT (13U)</span></div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a35174334772a4125a5b927b2eec0c536">  335</a></span><span class="preprocessor">#define RDC_PWM_SCALING_N_POL_SET(x) (((uint32_t)(x) &lt;&lt; RDC_PWM_SCALING_N_POL_SHIFT) &amp; RDC_PWM_SCALING_N_POL_MASK)</span></div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a5536951ecee97390cce47e3114288ba5">  336</a></span><span class="preprocessor">#define RDC_PWM_SCALING_N_POL_GET(x) (((uint32_t)(x) &amp; RDC_PWM_SCALING_N_POL_MASK) &gt;&gt; RDC_PWM_SCALING_N_POL_SHIFT)</span></div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno">  337</span> </div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno">  338</span><span class="comment">/*</span></div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno">  339</span><span class="comment"> * P_POL (RW)</span></div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno">  340</span><span class="comment"> *</span></div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno">  341</span><span class="comment"> * Polarity of exc_p signal</span></div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno">  342</span><span class="comment"> * 0: high active</span></div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno">  343</span><span class="comment"> * 1: low active</span></div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno">  344</span><span class="comment"> */</span></div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a2228774141b9a249a9f06fd9279bbd0b">  345</a></span><span class="preprocessor">#define RDC_PWM_SCALING_P_POL_MASK (0x1000U)</span></div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#aba8b335c58e95af5e7f05d66b58894fa">  346</a></span><span class="preprocessor">#define RDC_PWM_SCALING_P_POL_SHIFT (12U)</span></div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a11136304365f4b0308b9de82f934f380">  347</a></span><span class="preprocessor">#define RDC_PWM_SCALING_P_POL_SET(x) (((uint32_t)(x) &lt;&lt; RDC_PWM_SCALING_P_POL_SHIFT) &amp; RDC_PWM_SCALING_P_POL_MASK)</span></div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a098fb750834fe3bcfa7526e451668dbf">  348</a></span><span class="preprocessor">#define RDC_PWM_SCALING_P_POL_GET(x) (((uint32_t)(x) &amp; RDC_PWM_SCALING_P_POL_MASK) &gt;&gt; RDC_PWM_SCALING_P_POL_SHIFT)</span></div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span> </div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno">  350</span><span class="comment">/*</span></div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno">  351</span><span class="comment"> * DITHER (RW)</span></div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno">  352</span><span class="comment"> *</span></div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno">  353</span><span class="comment"> * Enable dither of pwm</span></div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno">  354</span><span class="comment"> * 0: disable</span></div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno">  355</span><span class="comment"> * 1: enable</span></div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span><span class="comment"> */</span></div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#ad4fa30642f6f18585ff432a3b1dcd020">  357</a></span><span class="preprocessor">#define RDC_PWM_SCALING_DITHER_MASK (0x100U)</span></div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a929813cb0d8c04438121e6ab9155828c">  358</a></span><span class="preprocessor">#define RDC_PWM_SCALING_DITHER_SHIFT (8U)</span></div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a748a7c112451eb2eb67ce159ce54b1a1">  359</a></span><span class="preprocessor">#define RDC_PWM_SCALING_DITHER_SET(x) (((uint32_t)(x) &lt;&lt; RDC_PWM_SCALING_DITHER_SHIFT) &amp; RDC_PWM_SCALING_DITHER_MASK)</span></div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a0cfa8846442df38192ad7b4f8b2a585d">  360</a></span><span class="preprocessor">#define RDC_PWM_SCALING_DITHER_GET(x) (((uint32_t)(x) &amp; RDC_PWM_SCALING_DITHER_MASK) &gt;&gt; RDC_PWM_SCALING_DITHER_SHIFT)</span></div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno">  361</span> </div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno">  362</span><span class="comment">/*</span></div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno">  363</span><span class="comment"> * AMP_EXP (RW)</span></div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno">  364</span><span class="comment"> *</span></div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno">  365</span><span class="comment"> * Amplitude scaling for excitation,  amplitude = [table value] x man / 2^exp</span></div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno">  366</span><span class="comment"> */</span></div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#abbfc39601f3292079926e4909eb7f276">  367</a></span><span class="preprocessor">#define RDC_PWM_SCALING_AMP_EXP_MASK (0xF0U)</span></div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a144b89456cbce9d40501d93d87104beb">  368</a></span><span class="preprocessor">#define RDC_PWM_SCALING_AMP_EXP_SHIFT (4U)</span></div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a399924f100929aea7defa1950ae868d2">  369</a></span><span class="preprocessor">#define RDC_PWM_SCALING_AMP_EXP_SET(x) (((uint32_t)(x) &lt;&lt; RDC_PWM_SCALING_AMP_EXP_SHIFT) &amp; RDC_PWM_SCALING_AMP_EXP_MASK)</span></div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a3db168b9ef51732a15b8c1b9e8da426c">  370</a></span><span class="preprocessor">#define RDC_PWM_SCALING_AMP_EXP_GET(x) (((uint32_t)(x) &amp; RDC_PWM_SCALING_AMP_EXP_MASK) &gt;&gt; RDC_PWM_SCALING_AMP_EXP_SHIFT)</span></div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno">  371</span> </div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno">  372</span><span class="comment">/*</span></div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno">  373</span><span class="comment"> * AMP_MAN (RW)</span></div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno">  374</span><span class="comment"> *</span></div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno">  375</span><span class="comment"> * Amplitude scaling for excitation,  amplitude = [table value] x man / 2^exp</span></div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno">  376</span><span class="comment"> */</span></div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a79cbf3f4b01846481c87569103aefceb">  377</a></span><span class="preprocessor">#define RDC_PWM_SCALING_AMP_MAN_MASK (0xFU)</span></div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a9e49570129489af4f4f669c6151af05c">  378</a></span><span class="preprocessor">#define RDC_PWM_SCALING_AMP_MAN_SHIFT (0U)</span></div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a6cbf794a6f849dc99bbc185db07c8823">  379</a></span><span class="preprocessor">#define RDC_PWM_SCALING_AMP_MAN_SET(x) (((uint32_t)(x) &lt;&lt; RDC_PWM_SCALING_AMP_MAN_SHIFT) &amp; RDC_PWM_SCALING_AMP_MAN_MASK)</span></div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a62fa8000b2740927786adadf9da7c544">  380</a></span><span class="preprocessor">#define RDC_PWM_SCALING_AMP_MAN_GET(x) (((uint32_t)(x) &amp; RDC_PWM_SCALING_AMP_MAN_MASK) &gt;&gt; RDC_PWM_SCALING_AMP_MAN_SHIFT)</span></div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno">  381</span> </div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno">  382</span><span class="comment">/* Bitfield definition for register: PWM_OFFSET */</span></div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno">  383</span><span class="comment">/*</span></div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno">  384</span><span class="comment"> * AMP_OFFSET (RW)</span></div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno">  385</span><span class="comment"> *</span></div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno">  386</span><span class="comment"> * Offset for excitation</span></div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno">  387</span><span class="comment"> */</span></div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a208b676589a66ee6bd1a8b67e394260d">  388</a></span><span class="preprocessor">#define RDC_PWM_OFFSET_AMP_OFFSET_MASK (0xFFFFFFUL)</span></div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a6b4c17c6abfffac27db97e410ba50f6a">  389</a></span><span class="preprocessor">#define RDC_PWM_OFFSET_AMP_OFFSET_SHIFT (0U)</span></div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#ae5f596c4e14b9ba727f03f9e9af7ba63">  390</a></span><span class="preprocessor">#define RDC_PWM_OFFSET_AMP_OFFSET_SET(x) (((uint32_t)(x) &lt;&lt; RDC_PWM_OFFSET_AMP_OFFSET_SHIFT) &amp; RDC_PWM_OFFSET_AMP_OFFSET_MASK)</span></div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#abcd03313fe0162c726e24319b96a187d">  391</a></span><span class="preprocessor">#define RDC_PWM_OFFSET_AMP_OFFSET_GET(x) (((uint32_t)(x) &amp; RDC_PWM_OFFSET_AMP_OFFSET_MASK) &gt;&gt; RDC_PWM_OFFSET_AMP_OFFSET_SHIFT)</span></div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span> </div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno">  393</span><span class="comment">/* Bitfield definition for register: TRIG_OUT0_CFG */</span></div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno">  394</span><span class="comment">/*</span></div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno">  395</span><span class="comment"> * ENABLE (RW)</span></div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno">  396</span><span class="comment"> *</span></div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno">  397</span><span class="comment"> * Enable trigger out0</span></div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno">  398</span><span class="comment"> * 0: disable</span></div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno">  399</span><span class="comment"> * 1: enable</span></div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno">  400</span><span class="comment"> */</span></div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a10d3b276dbc695e90b7469d59ab8764a">  401</a></span><span class="preprocessor">#define RDC_TRIG_OUT0_CFG_ENABLE_MASK (0x100000UL)</span></div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a0ba3398deaf9c8ba6a53d83064e82a8d">  402</a></span><span class="preprocessor">#define RDC_TRIG_OUT0_CFG_ENABLE_SHIFT (20U)</span></div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#ae587890f04db0cce446994b41fac9806">  403</a></span><span class="preprocessor">#define RDC_TRIG_OUT0_CFG_ENABLE_SET(x) (((uint32_t)(x) &lt;&lt; RDC_TRIG_OUT0_CFG_ENABLE_SHIFT) &amp; RDC_TRIG_OUT0_CFG_ENABLE_MASK)</span></div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a6bb7039962a31fe6e91bdb0f9c665dcb">  404</a></span><span class="preprocessor">#define RDC_TRIG_OUT0_CFG_ENABLE_GET(x) (((uint32_t)(x) &amp; RDC_TRIG_OUT0_CFG_ENABLE_MASK) &gt;&gt; RDC_TRIG_OUT0_CFG_ENABLE_SHIFT)</span></div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno">  405</span> </div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno">  406</span><span class="comment">/*</span></div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno">  407</span><span class="comment"> * LEAD_TIM (RW)</span></div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno">  408</span><span class="comment"> *</span></div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno">  409</span><span class="comment"> * Lead time for trigger out0 from center of low level , this is a signed value</span></div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno">  410</span><span class="comment"> * …</span></div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno">  411</span><span class="comment"> * 2: 2 cycle befor center of low level</span></div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno">  412</span><span class="comment"> * 1: 1 cycle before center of low level</span></div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno">  413</span><span class="comment"> * 0: center of low level</span></div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno">  414</span><span class="comment"> * -1: 1cycle after center of low level</span></div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno">  415</span><span class="comment"> * -2: 2cycle after center of low level</span></div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno">  416</span><span class="comment"> */</span></div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a51d1be556c9b235613fe2eeaf326b466">  417</a></span><span class="preprocessor">#define RDC_TRIG_OUT0_CFG_LEAD_TIM_MASK (0xFFFFFUL)</span></div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a852dcbe712a01126397d6a18a87e60b6">  418</a></span><span class="preprocessor">#define RDC_TRIG_OUT0_CFG_LEAD_TIM_SHIFT (0U)</span></div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#af12d073e46029b8bdd80dd0231e63302">  419</a></span><span class="preprocessor">#define RDC_TRIG_OUT0_CFG_LEAD_TIM_SET(x) (((uint32_t)(x) &lt;&lt; RDC_TRIG_OUT0_CFG_LEAD_TIM_SHIFT) &amp; RDC_TRIG_OUT0_CFG_LEAD_TIM_MASK)</span></div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#ae4d05c5129ec4ba3deecb1b14979b639">  420</a></span><span class="preprocessor">#define RDC_TRIG_OUT0_CFG_LEAD_TIM_GET(x) (((uint32_t)(x) &amp; RDC_TRIG_OUT0_CFG_LEAD_TIM_MASK) &gt;&gt; RDC_TRIG_OUT0_CFG_LEAD_TIM_SHIFT)</span></div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno">  421</span> </div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno">  422</span><span class="comment">/* Bitfield definition for register: TRIG_OUT1_CFG */</span></div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno">  423</span><span class="comment">/*</span></div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno">  424</span><span class="comment"> * ENABLE (RW)</span></div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno">  425</span><span class="comment"> *</span></div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno">  426</span><span class="comment"> * Enable trigger out1</span></div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno">  427</span><span class="comment"> * 0: disable</span></div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno">  428</span><span class="comment"> * 1: enable</span></div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno">  429</span><span class="comment"> */</span></div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a4901fe868e110fa7a634a7a7b32b8cbb">  430</a></span><span class="preprocessor">#define RDC_TRIG_OUT1_CFG_ENABLE_MASK (0x100000UL)</span></div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a0d89e602bf23fa9247128457c56849f9">  431</a></span><span class="preprocessor">#define RDC_TRIG_OUT1_CFG_ENABLE_SHIFT (20U)</span></div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a49419b51f3db240b8fb1312e7c00fbec">  432</a></span><span class="preprocessor">#define RDC_TRIG_OUT1_CFG_ENABLE_SET(x) (((uint32_t)(x) &lt;&lt; RDC_TRIG_OUT1_CFG_ENABLE_SHIFT) &amp; RDC_TRIG_OUT1_CFG_ENABLE_MASK)</span></div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#ad24bc6dd432acb1f799fb2e994ff5946">  433</a></span><span class="preprocessor">#define RDC_TRIG_OUT1_CFG_ENABLE_GET(x) (((uint32_t)(x) &amp; RDC_TRIG_OUT1_CFG_ENABLE_MASK) &gt;&gt; RDC_TRIG_OUT1_CFG_ENABLE_SHIFT)</span></div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno">  434</span> </div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno">  435</span><span class="comment">/*</span></div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno">  436</span><span class="comment"> * LEAD_TIM (RW)</span></div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno">  437</span><span class="comment"> *</span></div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno">  438</span><span class="comment"> * Lead time for trigger out0 from center of hight level , this is a signed value</span></div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno">  439</span><span class="comment"> * …</span></div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno">  440</span><span class="comment"> * 2: 2 cycle befor center of hight level</span></div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno">  441</span><span class="comment"> * 1: 1 cycle before center of hight level</span></div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno">  442</span><span class="comment"> * 0: center of hight level</span></div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno">  443</span><span class="comment"> * -1: 1cycle after center of hight level</span></div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno">  444</span><span class="comment"> * -2: 2cycle after center of hight level</span></div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno">  445</span><span class="comment"> */</span></div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#ac16eaad5a3aed2aa5bbaa398f2a646d2">  446</a></span><span class="preprocessor">#define RDC_TRIG_OUT1_CFG_LEAD_TIM_MASK (0xFFFFFUL)</span></div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a66980df274076598302e7376c1240270">  447</a></span><span class="preprocessor">#define RDC_TRIG_OUT1_CFG_LEAD_TIM_SHIFT (0U)</span></div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a48cd6f4dcf4971f092ea9fe6b25864a5">  448</a></span><span class="preprocessor">#define RDC_TRIG_OUT1_CFG_LEAD_TIM_SET(x) (((uint32_t)(x) &lt;&lt; RDC_TRIG_OUT1_CFG_LEAD_TIM_SHIFT) &amp; RDC_TRIG_OUT1_CFG_LEAD_TIM_MASK)</span></div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a09dd7a83f2aefaaf7027d300ca9253ae">  449</a></span><span class="preprocessor">#define RDC_TRIG_OUT1_CFG_LEAD_TIM_GET(x) (((uint32_t)(x) &amp; RDC_TRIG_OUT1_CFG_LEAD_TIM_MASK) &gt;&gt; RDC_TRIG_OUT1_CFG_LEAD_TIM_SHIFT)</span></div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno">  450</span> </div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno">  451</span><span class="comment">/* Bitfield definition for register: PWM_DZ */</span></div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno">  452</span><span class="comment">/*</span></div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno">  453</span><span class="comment"> * DZ_N (RW)</span></div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno">  454</span><span class="comment"> *</span></div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno">  455</span><span class="comment"> * Exc_n dead zone  in clock cycle before swap</span></div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno">  456</span><span class="comment"> * 0: no dead zone</span></div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno">  457</span><span class="comment"> * 1: 1 cycle dead zone</span></div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno">  458</span><span class="comment"> * 2: 2 cycle dead zone</span></div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno">  459</span><span class="comment"> * …</span></div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno">  460</span><span class="comment"> */</span></div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#acb4cc788616169e273572fd20f032648">  461</a></span><span class="preprocessor">#define RDC_PWM_DZ_DZ_N_MASK (0xFF00U)</span></div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#ae8ad2cefb31fe176a514ca188e562396">  462</a></span><span class="preprocessor">#define RDC_PWM_DZ_DZ_N_SHIFT (8U)</span></div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a760a77fa9e4ab48417863987c0ff616b">  463</a></span><span class="preprocessor">#define RDC_PWM_DZ_DZ_N_SET(x) (((uint32_t)(x) &lt;&lt; RDC_PWM_DZ_DZ_N_SHIFT) &amp; RDC_PWM_DZ_DZ_N_MASK)</span></div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a2c54535d70afecf0500ae8dafa94a182">  464</a></span><span class="preprocessor">#define RDC_PWM_DZ_DZ_N_GET(x) (((uint32_t)(x) &amp; RDC_PWM_DZ_DZ_N_MASK) &gt;&gt; RDC_PWM_DZ_DZ_N_SHIFT)</span></div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno">  465</span> </div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno">  466</span><span class="comment">/*</span></div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno">  467</span><span class="comment"> * DZ_P (RW)</span></div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno">  468</span><span class="comment"> *</span></div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno">  469</span><span class="comment"> * Exc_p dead zone  in clock cycle before swap</span></div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno">  470</span><span class="comment"> * 0: no dead zone</span></div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno">  471</span><span class="comment"> * 1: 1 cycle dead zone</span></div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno">  472</span><span class="comment"> * 2: 2 cycle dead zone</span></div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno">  473</span><span class="comment"> * …</span></div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno">  474</span><span class="comment"> */</span></div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a64decc696f96af381aa378808e689b01">  475</a></span><span class="preprocessor">#define RDC_PWM_DZ_DZ_P_MASK (0xFFU)</span></div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a77fe9faf1c166c7cbb17a7aa621ea4c0">  476</a></span><span class="preprocessor">#define RDC_PWM_DZ_DZ_P_SHIFT (0U)</span></div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a1460204ed665142de6b1d0a745e933c1">  477</a></span><span class="preprocessor">#define RDC_PWM_DZ_DZ_P_SET(x) (((uint32_t)(x) &lt;&lt; RDC_PWM_DZ_DZ_P_SHIFT) &amp; RDC_PWM_DZ_DZ_P_MASK)</span></div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#ad43c86d1f7b407bb6e61eddccdb1cb59">  478</a></span><span class="preprocessor">#define RDC_PWM_DZ_DZ_P_GET(x) (((uint32_t)(x) &amp; RDC_PWM_DZ_DZ_P_MASK) &gt;&gt; RDC_PWM_DZ_DZ_P_SHIFT)</span></div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno">  479</span> </div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno">  480</span><span class="comment">/* Bitfield definition for register: SYNC_OUT_CTRL */</span></div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno">  481</span><span class="comment">/*</span></div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno">  482</span><span class="comment"> * PWM_OUT_DLY (RO)</span></div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno">  483</span><span class="comment"> *</span></div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno">  484</span><span class="comment"> * Delay bettween the delyed trigger and the first pwm pulse in clock cycle</span></div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno">  485</span><span class="comment"> * 1: 1 cycle</span></div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno">  486</span><span class="comment"> * 2: 2 cycle</span></div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno">  487</span><span class="comment"> * …</span></div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno">  488</span><span class="comment"> */</span></div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a69ae55569c3017daff0421500ca5a517">  489</a></span><span class="preprocessor">#define RDC_SYNC_OUT_CTRL_PWM_OUT_DLY_MASK (0xFFFF0000UL)</span></div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a6041fc47d2edd9f09335ea4fa2bb2459">  490</a></span><span class="preprocessor">#define RDC_SYNC_OUT_CTRL_PWM_OUT_DLY_SHIFT (16U)</span></div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a29327160f3aeb0f82d34526232f6d012">  491</a></span><span class="preprocessor">#define RDC_SYNC_OUT_CTRL_PWM_OUT_DLY_GET(x) (((uint32_t)(x) &amp; RDC_SYNC_OUT_CTRL_PWM_OUT_DLY_MASK) &gt;&gt; RDC_SYNC_OUT_CTRL_PWM_OUT_DLY_SHIFT)</span></div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno">  492</span> </div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno">  493</span><span class="comment">/*</span></div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno">  494</span><span class="comment"> * MIN2TRIG_EN (RW)</span></div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno">  495</span><span class="comment"> *</span></div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno">  496</span><span class="comment"> * Enable trigger out from the min point of exciting signal</span></div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno">  497</span><span class="comment"> * 1: enable</span></div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno">  498</span><span class="comment"> * 0: disable</span></div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno">  499</span><span class="comment"> */</span></div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a7907f6d951a475bcbf1664c97199a3c9">  500</a></span><span class="preprocessor">#define RDC_SYNC_OUT_CTRL_MIN2TRIG_EN_MASK (0x20U)</span></div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a027bc3e000741f3bb18bf9da2219c31f">  501</a></span><span class="preprocessor">#define RDC_SYNC_OUT_CTRL_MIN2TRIG_EN_SHIFT (5U)</span></div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a3e4fcc74be039eabfa93131549c4dc1e">  502</a></span><span class="preprocessor">#define RDC_SYNC_OUT_CTRL_MIN2TRIG_EN_SET(x) (((uint32_t)(x) &lt;&lt; RDC_SYNC_OUT_CTRL_MIN2TRIG_EN_SHIFT) &amp; RDC_SYNC_OUT_CTRL_MIN2TRIG_EN_MASK)</span></div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#ac4dc73888b0fef925056ba8202af8bfc">  503</a></span><span class="preprocessor">#define RDC_SYNC_OUT_CTRL_MIN2TRIG_EN_GET(x) (((uint32_t)(x) &amp; RDC_SYNC_OUT_CTRL_MIN2TRIG_EN_MASK) &gt;&gt; RDC_SYNC_OUT_CTRL_MIN2TRIG_EN_SHIFT)</span></div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno">  504</span> </div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno">  505</span><span class="comment">/*</span></div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno">  506</span><span class="comment"> * MAX2TRIG_EN (RW)</span></div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno">  507</span><span class="comment"> *</span></div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno">  508</span><span class="comment"> * Enable trigger out from the max point of exciting signal</span></div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno">  509</span><span class="comment"> * 1: enable</span></div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno">  510</span><span class="comment"> * 0: disable</span></div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno">  511</span><span class="comment"> */</span></div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a048545ee2c9c4ceb707232fd9f3917db">  512</a></span><span class="preprocessor">#define RDC_SYNC_OUT_CTRL_MAX2TRIG_EN_MASK (0x10U)</span></div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a4ff743591d5467b149a2cd3bf64a9185">  513</a></span><span class="preprocessor">#define RDC_SYNC_OUT_CTRL_MAX2TRIG_EN_SHIFT (4U)</span></div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a169eff3807862e11b8c9d7a384c336c7">  514</a></span><span class="preprocessor">#define RDC_SYNC_OUT_CTRL_MAX2TRIG_EN_SET(x) (((uint32_t)(x) &lt;&lt; RDC_SYNC_OUT_CTRL_MAX2TRIG_EN_SHIFT) &amp; RDC_SYNC_OUT_CTRL_MAX2TRIG_EN_MASK)</span></div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a6d4eb189633da86f9595175e3f61b861">  515</a></span><span class="preprocessor">#define RDC_SYNC_OUT_CTRL_MAX2TRIG_EN_GET(x) (((uint32_t)(x) &amp; RDC_SYNC_OUT_CTRL_MAX2TRIG_EN_MASK) &gt;&gt; RDC_SYNC_OUT_CTRL_MAX2TRIG_EN_SHIFT)</span></div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno">  516</span> </div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno">  517</span><span class="comment">/*</span></div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno">  518</span><span class="comment"> * SYNC_OUT_SEL (RW)</span></div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno">  519</span><span class="comment"> *</span></div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno">  520</span><span class="comment"> * Select output synchornize signal</span></div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno">  521</span><span class="comment"> * 0: 0 phase of internal exciting signal</span></div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno">  522</span><span class="comment"> * 1: 90 phase of internal exciting signal</span></div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno">  523</span><span class="comment"> * 2: 180 phase of internal exciting signal</span></div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno">  524</span><span class="comment"> * 3: 270 phase of internal exciting signal</span></div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno">  525</span><span class="comment"> */</span></div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#abb2ae90213d226495ebff95cff1d80c2">  526</a></span><span class="preprocessor">#define RDC_SYNC_OUT_CTRL_SYNC_OUT_SEL_MASK (0x3U)</span></div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#ab7ea2223f0b29960533c32cd37c1f212">  527</a></span><span class="preprocessor">#define RDC_SYNC_OUT_CTRL_SYNC_OUT_SEL_SHIFT (0U)</span></div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#afa11514aa5422a2a55e3caa67a5d5fff">  528</a></span><span class="preprocessor">#define RDC_SYNC_OUT_CTRL_SYNC_OUT_SEL_SET(x) (((uint32_t)(x) &lt;&lt; RDC_SYNC_OUT_CTRL_SYNC_OUT_SEL_SHIFT) &amp; RDC_SYNC_OUT_CTRL_SYNC_OUT_SEL_MASK)</span></div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#ac6465273cebae9fa4e1234d87ff64c1a">  529</a></span><span class="preprocessor">#define RDC_SYNC_OUT_CTRL_SYNC_OUT_SEL_GET(x) (((uint32_t)(x) &amp; RDC_SYNC_OUT_CTRL_SYNC_OUT_SEL_MASK) &gt;&gt; RDC_SYNC_OUT_CTRL_SYNC_OUT_SEL_SHIFT)</span></div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno">  530</span> </div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno">  531</span><span class="comment">/* Bitfield definition for register: EXC_SYNC_DLY */</span></div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno">  532</span><span class="comment">/*</span></div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno">  533</span><span class="comment"> * DISABLE (RW)</span></div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno">  534</span><span class="comment"> *</span></div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno">  535</span><span class="comment"> * Disable hardware trigger input</span></div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno">  536</span><span class="comment"> * 0: enable</span></div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno">  537</span><span class="comment"> * 1: disable</span></div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno">  538</span><span class="comment"> */</span></div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#ae23dc28c018a3f655aa79318e4915257">  539</a></span><span class="preprocessor">#define RDC_EXC_SYNC_DLY_DISABLE_MASK (0x1000000UL)</span></div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#ae623d08d47cc0351960a1e9d06be0270">  540</a></span><span class="preprocessor">#define RDC_EXC_SYNC_DLY_DISABLE_SHIFT (24U)</span></div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a0ffe8f23f7c6b82a0b8c9fe9083a5e78">  541</a></span><span class="preprocessor">#define RDC_EXC_SYNC_DLY_DISABLE_SET(x) (((uint32_t)(x) &lt;&lt; RDC_EXC_SYNC_DLY_DISABLE_SHIFT) &amp; RDC_EXC_SYNC_DLY_DISABLE_MASK)</span></div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#ae85adeecb60322e57ccfe35de0020297">  542</a></span><span class="preprocessor">#define RDC_EXC_SYNC_DLY_DISABLE_GET(x) (((uint32_t)(x) &amp; RDC_EXC_SYNC_DLY_DISABLE_MASK) &gt;&gt; RDC_EXC_SYNC_DLY_DISABLE_SHIFT)</span></div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno">  543</span> </div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno">  544</span><span class="comment">/*</span></div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno">  545</span><span class="comment"> * DELAY (RW)</span></div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno">  546</span><span class="comment"> *</span></div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno">  547</span><span class="comment"> * Trigger in delay timming in bus cycle from rising edge of trigger signal</span></div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno">  548</span><span class="comment"> * 0:   1 cycle</span></div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno">  549</span><span class="comment"> * 1:  2 cycle</span></div>
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno">  550</span><span class="comment"> * …</span></div>
<div class="line"><a id="l00551" name="l00551"></a><span class="lineno">  551</span><span class="comment"> * 0xffffff:  2^24 cycle</span></div>
<div class="line"><a id="l00552" name="l00552"></a><span class="lineno">  552</span><span class="comment"> */</span></div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#ab99923ddc05d7d9a7f64a993c4f6027c">  553</a></span><span class="preprocessor">#define RDC_EXC_SYNC_DLY_DELAY_MASK (0xFFFFFFUL)</span></div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#af4ab9277e14e9db43320e4730722fe4e">  554</a></span><span class="preprocessor">#define RDC_EXC_SYNC_DLY_DELAY_SHIFT (0U)</span></div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a0ae87ae8467ab5aa066ac518a086d75c">  555</a></span><span class="preprocessor">#define RDC_EXC_SYNC_DLY_DELAY_SET(x) (((uint32_t)(x) &lt;&lt; RDC_EXC_SYNC_DLY_DELAY_SHIFT) &amp; RDC_EXC_SYNC_DLY_DELAY_MASK)</span></div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a590313d049e6442528258e8540d18210">  556</a></span><span class="preprocessor">#define RDC_EXC_SYNC_DLY_DELAY_GET(x) (((uint32_t)(x) &amp; RDC_EXC_SYNC_DLY_DELAY_MASK) &gt;&gt; RDC_EXC_SYNC_DLY_DELAY_SHIFT)</span></div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno">  557</span> </div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno">  558</span><span class="comment">/* Bitfield definition for register: MAX_I */</span></div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno">  559</span><span class="comment">/*</span></div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno">  560</span><span class="comment"> * MAX (RWC)</span></div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno">  561</span><span class="comment"> *</span></div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno">  562</span><span class="comment"> * Max value of  i_channel, write clear</span></div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno">  563</span><span class="comment"> */</span></div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#aa2eae2b9a018c658e593b31fc15d3cbd">  564</a></span><span class="preprocessor">#define RDC_MAX_I_MAX_MASK (0xFFFFFF00UL)</span></div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a062b0f7dc4020e2f3b42e28f3c1f8714">  565</a></span><span class="preprocessor">#define RDC_MAX_I_MAX_SHIFT (8U)</span></div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#acd272f34155e337ab3800fc707695125">  566</a></span><span class="preprocessor">#define RDC_MAX_I_MAX_SET(x) (((uint32_t)(x) &lt;&lt; RDC_MAX_I_MAX_SHIFT) &amp; RDC_MAX_I_MAX_MASK)</span></div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a9fad7a1e113ced9c097626129fc293d5">  567</a></span><span class="preprocessor">#define RDC_MAX_I_MAX_GET(x) (((uint32_t)(x) &amp; RDC_MAX_I_MAX_MASK) &gt;&gt; RDC_MAX_I_MAX_SHIFT)</span></div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno">  568</span> </div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno">  569</span><span class="comment">/*</span></div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno">  570</span><span class="comment"> * VALID (RWC)</span></div>
<div class="line"><a id="l00571" name="l00571"></a><span class="lineno">  571</span><span class="comment"> *</span></div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno">  572</span><span class="comment"> * Max value valid, write clear</span></div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno">  573</span><span class="comment"> * 0: max value is not valid</span></div>
<div class="line"><a id="l00574" name="l00574"></a><span class="lineno">  574</span><span class="comment"> * 1: max value is valid</span></div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno">  575</span><span class="comment"> */</span></div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a483a8a1e5469f32a6431a0561ec5ec11">  576</a></span><span class="preprocessor">#define RDC_MAX_I_VALID_MASK (0x1U)</span></div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#ac4f15a3f08f0ee59165e377b48cc806f">  577</a></span><span class="preprocessor">#define RDC_MAX_I_VALID_SHIFT (0U)</span></div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a401e9d123337166143339886040ed8bc">  578</a></span><span class="preprocessor">#define RDC_MAX_I_VALID_SET(x) (((uint32_t)(x) &lt;&lt; RDC_MAX_I_VALID_SHIFT) &amp; RDC_MAX_I_VALID_MASK)</span></div>
<div class="line"><a id="l00579" name="l00579"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a495cc8415363abcdaf2c87072b9f5ab1">  579</a></span><span class="preprocessor">#define RDC_MAX_I_VALID_GET(x) (((uint32_t)(x) &amp; RDC_MAX_I_VALID_MASK) &gt;&gt; RDC_MAX_I_VALID_SHIFT)</span></div>
<div class="line"><a id="l00580" name="l00580"></a><span class="lineno">  580</span> </div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno">  581</span><span class="comment">/* Bitfield definition for register: MIN_I */</span></div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno">  582</span><span class="comment">/*</span></div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno">  583</span><span class="comment"> * MIN (RWC)</span></div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno">  584</span><span class="comment"> *</span></div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno">  585</span><span class="comment"> * Min value of  i_channel, write clear</span></div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno">  586</span><span class="comment"> */</span></div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a52b402eb204e89506e25a5a79dbca7df">  587</a></span><span class="preprocessor">#define RDC_MIN_I_MIN_MASK (0xFFFFFF00UL)</span></div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a0fb0bda519e582a9bd119c67c2b57d9c">  588</a></span><span class="preprocessor">#define RDC_MIN_I_MIN_SHIFT (8U)</span></div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a36b26e9a26e5ac7e47a23246ea49efbb">  589</a></span><span class="preprocessor">#define RDC_MIN_I_MIN_SET(x) (((uint32_t)(x) &lt;&lt; RDC_MIN_I_MIN_SHIFT) &amp; RDC_MIN_I_MIN_MASK)</span></div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#aee77e82e07565bffc9f95b9b04580063">  590</a></span><span class="preprocessor">#define RDC_MIN_I_MIN_GET(x) (((uint32_t)(x) &amp; RDC_MIN_I_MIN_MASK) &gt;&gt; RDC_MIN_I_MIN_SHIFT)</span></div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno">  591</span> </div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno">  592</span><span class="comment">/*</span></div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno">  593</span><span class="comment"> * VALID (RWC)</span></div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno">  594</span><span class="comment"> *</span></div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno">  595</span><span class="comment"> * Min value valid, write clear</span></div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno">  596</span><span class="comment"> * 0: min value is not valid</span></div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno">  597</span><span class="comment"> * 1: min value is valid</span></div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno">  598</span><span class="comment"> */</span></div>
<div class="line"><a id="l00599" name="l00599"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#aefc7c30c7fe71d51fefae7e9daf9f80d">  599</a></span><span class="preprocessor">#define RDC_MIN_I_VALID_MASK (0x1U)</span></div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a6fc0551b8d3fc7cd5794b4045f8d9d14">  600</a></span><span class="preprocessor">#define RDC_MIN_I_VALID_SHIFT (0U)</span></div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a41c72e554c1cb25b42c48615c659fb34">  601</a></span><span class="preprocessor">#define RDC_MIN_I_VALID_SET(x) (((uint32_t)(x) &lt;&lt; RDC_MIN_I_VALID_SHIFT) &amp; RDC_MIN_I_VALID_MASK)</span></div>
<div class="line"><a id="l00602" name="l00602"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a725e776ee622d93278fc7fe9506eac7e">  602</a></span><span class="preprocessor">#define RDC_MIN_I_VALID_GET(x) (((uint32_t)(x) &amp; RDC_MIN_I_VALID_MASK) &gt;&gt; RDC_MIN_I_VALID_SHIFT)</span></div>
<div class="line"><a id="l00603" name="l00603"></a><span class="lineno">  603</span> </div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno">  604</span><span class="comment">/* Bitfield definition for register: MAX_Q */</span></div>
<div class="line"><a id="l00605" name="l00605"></a><span class="lineno">  605</span><span class="comment">/*</span></div>
<div class="line"><a id="l00606" name="l00606"></a><span class="lineno">  606</span><span class="comment"> * MAX (RWC)</span></div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno">  607</span><span class="comment"> *</span></div>
<div class="line"><a id="l00608" name="l00608"></a><span class="lineno">  608</span><span class="comment"> * Max value of  q_channel, write clear</span></div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno">  609</span><span class="comment"> */</span></div>
<div class="line"><a id="l00610" name="l00610"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a0a5d9f1a1a422740214a62159780d9ef">  610</a></span><span class="preprocessor">#define RDC_MAX_Q_MAX_MASK (0xFFFFFF00UL)</span></div>
<div class="line"><a id="l00611" name="l00611"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a75d77c4720ac22d4a0d4ac26be1a1ce9">  611</a></span><span class="preprocessor">#define RDC_MAX_Q_MAX_SHIFT (8U)</span></div>
<div class="line"><a id="l00612" name="l00612"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a740585fd2144f5f3da5bfaebdaf38e4c">  612</a></span><span class="preprocessor">#define RDC_MAX_Q_MAX_SET(x) (((uint32_t)(x) &lt;&lt; RDC_MAX_Q_MAX_SHIFT) &amp; RDC_MAX_Q_MAX_MASK)</span></div>
<div class="line"><a id="l00613" name="l00613"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a1253d30c4a0e9e82bac7909af9c795ec">  613</a></span><span class="preprocessor">#define RDC_MAX_Q_MAX_GET(x) (((uint32_t)(x) &amp; RDC_MAX_Q_MAX_MASK) &gt;&gt; RDC_MAX_Q_MAX_SHIFT)</span></div>
<div class="line"><a id="l00614" name="l00614"></a><span class="lineno">  614</span> </div>
<div class="line"><a id="l00615" name="l00615"></a><span class="lineno">  615</span><span class="comment">/*</span></div>
<div class="line"><a id="l00616" name="l00616"></a><span class="lineno">  616</span><span class="comment"> * VALID (RWC)</span></div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno">  617</span><span class="comment"> *</span></div>
<div class="line"><a id="l00618" name="l00618"></a><span class="lineno">  618</span><span class="comment"> * Max value valid, write clear</span></div>
<div class="line"><a id="l00619" name="l00619"></a><span class="lineno">  619</span><span class="comment"> * 0: max value is not valid</span></div>
<div class="line"><a id="l00620" name="l00620"></a><span class="lineno">  620</span><span class="comment"> * 1: max value is valid</span></div>
<div class="line"><a id="l00621" name="l00621"></a><span class="lineno">  621</span><span class="comment"> */</span></div>
<div class="line"><a id="l00622" name="l00622"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a0f2a230586e9a2c5551136c7781eb016">  622</a></span><span class="preprocessor">#define RDC_MAX_Q_VALID_MASK (0x1U)</span></div>
<div class="line"><a id="l00623" name="l00623"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a7f05b5a3ebe638719397767a80c09575">  623</a></span><span class="preprocessor">#define RDC_MAX_Q_VALID_SHIFT (0U)</span></div>
<div class="line"><a id="l00624" name="l00624"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a84890fb5b7ed88f7f8b9d76ae0e684f6">  624</a></span><span class="preprocessor">#define RDC_MAX_Q_VALID_SET(x) (((uint32_t)(x) &lt;&lt; RDC_MAX_Q_VALID_SHIFT) &amp; RDC_MAX_Q_VALID_MASK)</span></div>
<div class="line"><a id="l00625" name="l00625"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#aad0c8a64c1bfbeaf3910edc3ca2c770e">  625</a></span><span class="preprocessor">#define RDC_MAX_Q_VALID_GET(x) (((uint32_t)(x) &amp; RDC_MAX_Q_VALID_MASK) &gt;&gt; RDC_MAX_Q_VALID_SHIFT)</span></div>
<div class="line"><a id="l00626" name="l00626"></a><span class="lineno">  626</span> </div>
<div class="line"><a id="l00627" name="l00627"></a><span class="lineno">  627</span><span class="comment">/* Bitfield definition for register: MIN_Q */</span></div>
<div class="line"><a id="l00628" name="l00628"></a><span class="lineno">  628</span><span class="comment">/*</span></div>
<div class="line"><a id="l00629" name="l00629"></a><span class="lineno">  629</span><span class="comment"> * MIN (RWC)</span></div>
<div class="line"><a id="l00630" name="l00630"></a><span class="lineno">  630</span><span class="comment"> *</span></div>
<div class="line"><a id="l00631" name="l00631"></a><span class="lineno">  631</span><span class="comment"> * Min value of  q_channel, write clear</span></div>
<div class="line"><a id="l00632" name="l00632"></a><span class="lineno">  632</span><span class="comment"> */</span></div>
<div class="line"><a id="l00633" name="l00633"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a7326afd20c74e480893f44915ba5d4cc">  633</a></span><span class="preprocessor">#define RDC_MIN_Q_MIN_MASK (0xFFFFFF00UL)</span></div>
<div class="line"><a id="l00634" name="l00634"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a962240dda55141d290e5bc429287e81b">  634</a></span><span class="preprocessor">#define RDC_MIN_Q_MIN_SHIFT (8U)</span></div>
<div class="line"><a id="l00635" name="l00635"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a95c0c81e4e26f666cbf1f2cbf6a55943">  635</a></span><span class="preprocessor">#define RDC_MIN_Q_MIN_SET(x) (((uint32_t)(x) &lt;&lt; RDC_MIN_Q_MIN_SHIFT) &amp; RDC_MIN_Q_MIN_MASK)</span></div>
<div class="line"><a id="l00636" name="l00636"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a41d599dfec3a782cc1c06a43ed6bd420">  636</a></span><span class="preprocessor">#define RDC_MIN_Q_MIN_GET(x) (((uint32_t)(x) &amp; RDC_MIN_Q_MIN_MASK) &gt;&gt; RDC_MIN_Q_MIN_SHIFT)</span></div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno">  637</span> </div>
<div class="line"><a id="l00638" name="l00638"></a><span class="lineno">  638</span><span class="comment">/*</span></div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno">  639</span><span class="comment"> * VALID (RWC)</span></div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno">  640</span><span class="comment"> *</span></div>
<div class="line"><a id="l00641" name="l00641"></a><span class="lineno">  641</span><span class="comment"> * Min value valid, write clear</span></div>
<div class="line"><a id="l00642" name="l00642"></a><span class="lineno">  642</span><span class="comment"> * 0: min value is not valid</span></div>
<div class="line"><a id="l00643" name="l00643"></a><span class="lineno">  643</span><span class="comment"> * 1: min value is valid</span></div>
<div class="line"><a id="l00644" name="l00644"></a><span class="lineno">  644</span><span class="comment"> */</span></div>
<div class="line"><a id="l00645" name="l00645"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a68305d7850ba3bd94eed4b3febb4b03d">  645</a></span><span class="preprocessor">#define RDC_MIN_Q_VALID_MASK (0x1U)</span></div>
<div class="line"><a id="l00646" name="l00646"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a21d192efa4701a8fc8e7c74ca1e23eac">  646</a></span><span class="preprocessor">#define RDC_MIN_Q_VALID_SHIFT (0U)</span></div>
<div class="line"><a id="l00647" name="l00647"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a87753da12f88e1bfb9d4c1d2485ae5e5">  647</a></span><span class="preprocessor">#define RDC_MIN_Q_VALID_SET(x) (((uint32_t)(x) &lt;&lt; RDC_MIN_Q_VALID_SHIFT) &amp; RDC_MIN_Q_VALID_MASK)</span></div>
<div class="line"><a id="l00648" name="l00648"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a352cff6ba6231e0253a4f11ede965522">  648</a></span><span class="preprocessor">#define RDC_MIN_Q_VALID_GET(x) (((uint32_t)(x) &amp; RDC_MIN_Q_VALID_MASK) &gt;&gt; RDC_MIN_Q_VALID_SHIFT)</span></div>
<div class="line"><a id="l00649" name="l00649"></a><span class="lineno">  649</span> </div>
<div class="line"><a id="l00650" name="l00650"></a><span class="lineno">  650</span><span class="comment">/* Bitfield definition for register: THRS_I */</span></div>
<div class="line"><a id="l00651" name="l00651"></a><span class="lineno">  651</span><span class="comment">/*</span></div>
<div class="line"><a id="l00652" name="l00652"></a><span class="lineno">  652</span><span class="comment"> * THRS (RW)</span></div>
<div class="line"><a id="l00653" name="l00653"></a><span class="lineno">  653</span><span class="comment"> *</span></div>
<div class="line"><a id="l00654" name="l00654"></a><span class="lineno">  654</span><span class="comment"> * The offset setting for edge detection of the i_channel, signed number</span></div>
<div class="line"><a id="l00655" name="l00655"></a><span class="lineno">  655</span><span class="comment"> * …</span></div>
<div class="line"><a id="l00656" name="l00656"></a><span class="lineno">  656</span><span class="comment"> * 2: the offset is 0x800000+2</span></div>
<div class="line"><a id="l00657" name="l00657"></a><span class="lineno">  657</span><span class="comment"> * 1: the offset is 0x800000+1</span></div>
<div class="line"><a id="l00658" name="l00658"></a><span class="lineno">  658</span><span class="comment"> * 0: the offset is 0x800000</span></div>
<div class="line"><a id="l00659" name="l00659"></a><span class="lineno">  659</span><span class="comment"> * -1: the offset is 0x800000-1</span></div>
<div class="line"><a id="l00660" name="l00660"></a><span class="lineno">  660</span><span class="comment"> * -2: the offset is 0x800000-2</span></div>
<div class="line"><a id="l00661" name="l00661"></a><span class="lineno">  661</span><span class="comment"> * …</span></div>
<div class="line"><a id="l00662" name="l00662"></a><span class="lineno">  662</span><span class="comment"> */</span></div>
<div class="line"><a id="l00663" name="l00663"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#abdc177c92ff799637ae39f06f4de95e9">  663</a></span><span class="preprocessor">#define RDC_THRS_I_THRS_MASK (0xFFFFFF00UL)</span></div>
<div class="line"><a id="l00664" name="l00664"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a3563d6845b0f93e583188466580ed3a5">  664</a></span><span class="preprocessor">#define RDC_THRS_I_THRS_SHIFT (8U)</span></div>
<div class="line"><a id="l00665" name="l00665"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a8aa50da62d3dea3e267634531f23de56">  665</a></span><span class="preprocessor">#define RDC_THRS_I_THRS_SET(x) (((uint32_t)(x) &lt;&lt; RDC_THRS_I_THRS_SHIFT) &amp; RDC_THRS_I_THRS_MASK)</span></div>
<div class="line"><a id="l00666" name="l00666"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#adbb7f44957d449fe54beba91f02db0cd">  666</a></span><span class="preprocessor">#define RDC_THRS_I_THRS_GET(x) (((uint32_t)(x) &amp; RDC_THRS_I_THRS_MASK) &gt;&gt; RDC_THRS_I_THRS_SHIFT)</span></div>
<div class="line"><a id="l00667" name="l00667"></a><span class="lineno">  667</span> </div>
<div class="line"><a id="l00668" name="l00668"></a><span class="lineno">  668</span><span class="comment">/* Bitfield definition for register: THRS_Q */</span></div>
<div class="line"><a id="l00669" name="l00669"></a><span class="lineno">  669</span><span class="comment">/*</span></div>
<div class="line"><a id="l00670" name="l00670"></a><span class="lineno">  670</span><span class="comment"> * THRS (RW)</span></div>
<div class="line"><a id="l00671" name="l00671"></a><span class="lineno">  671</span><span class="comment"> *</span></div>
<div class="line"><a id="l00672" name="l00672"></a><span class="lineno">  672</span><span class="comment"> * The offset setting for edge detection of the q_channel, signed number</span></div>
<div class="line"><a id="l00673" name="l00673"></a><span class="lineno">  673</span><span class="comment"> * …</span></div>
<div class="line"><a id="l00674" name="l00674"></a><span class="lineno">  674</span><span class="comment"> * 2: the offset is 0x800000+2</span></div>
<div class="line"><a id="l00675" name="l00675"></a><span class="lineno">  675</span><span class="comment"> * 1: the offset is 0x800000+1</span></div>
<div class="line"><a id="l00676" name="l00676"></a><span class="lineno">  676</span><span class="comment"> * 0: the offset is 0x800000</span></div>
<div class="line"><a id="l00677" name="l00677"></a><span class="lineno">  677</span><span class="comment"> * -1: the offset is 0x800000-1</span></div>
<div class="line"><a id="l00678" name="l00678"></a><span class="lineno">  678</span><span class="comment"> * -2: the offset is 0x800000-2</span></div>
<div class="line"><a id="l00679" name="l00679"></a><span class="lineno">  679</span><span class="comment"> * …</span></div>
<div class="line"><a id="l00680" name="l00680"></a><span class="lineno">  680</span><span class="comment"> */</span></div>
<div class="line"><a id="l00681" name="l00681"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a031564c33a46e4390158e783b21b977e">  681</a></span><span class="preprocessor">#define RDC_THRS_Q_THRS_MASK (0xFFFFFF00UL)</span></div>
<div class="line"><a id="l00682" name="l00682"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a8376b8d812fc574c4d0f8a4795c1be30">  682</a></span><span class="preprocessor">#define RDC_THRS_Q_THRS_SHIFT (8U)</span></div>
<div class="line"><a id="l00683" name="l00683"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a45e4ced0f9c66a624806c313675b801d">  683</a></span><span class="preprocessor">#define RDC_THRS_Q_THRS_SET(x) (((uint32_t)(x) &lt;&lt; RDC_THRS_Q_THRS_SHIFT) &amp; RDC_THRS_Q_THRS_MASK)</span></div>
<div class="line"><a id="l00684" name="l00684"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a1cccb61e4020aa28b1a3e8d7485d30ee">  684</a></span><span class="preprocessor">#define RDC_THRS_Q_THRS_GET(x) (((uint32_t)(x) &amp; RDC_THRS_Q_THRS_MASK) &gt;&gt; RDC_THRS_Q_THRS_SHIFT)</span></div>
<div class="line"><a id="l00685" name="l00685"></a><span class="lineno">  685</span> </div>
<div class="line"><a id="l00686" name="l00686"></a><span class="lineno">  686</span><span class="comment">/* Bitfield definition for register: EDG_DET_CTL */</span></div>
<div class="line"><a id="l00687" name="l00687"></a><span class="lineno">  687</span><span class="comment">/*</span></div>
<div class="line"><a id="l00688" name="l00688"></a><span class="lineno">  688</span><span class="comment"> * HOLD (RW)</span></div>
<div class="line"><a id="l00689" name="l00689"></a><span class="lineno">  689</span><span class="comment"> *</span></div>
<div class="line"><a id="l00690" name="l00690"></a><span class="lineno">  690</span><span class="comment"> * The minimum edge distance  in sample</span></div>
<div class="line"><a id="l00691" name="l00691"></a><span class="lineno">  691</span><span class="comment"> * 0:1 sample</span></div>
<div class="line"><a id="l00692" name="l00692"></a><span class="lineno">  692</span><span class="comment"> * 1:2 sample</span></div>
<div class="line"><a id="l00693" name="l00693"></a><span class="lineno">  693</span><span class="comment"> * 2:3 samples</span></div>
<div class="line"><a id="l00694" name="l00694"></a><span class="lineno">  694</span><span class="comment"> * …</span></div>
<div class="line"><a id="l00695" name="l00695"></a><span class="lineno">  695</span><span class="comment"> * 63:64 samples</span></div>
<div class="line"><a id="l00696" name="l00696"></a><span class="lineno">  696</span><span class="comment"> */</span></div>
<div class="line"><a id="l00697" name="l00697"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#abcef086fedd6bf6f9d310edd35b6717f">  697</a></span><span class="preprocessor">#define RDC_EDG_DET_CTL_HOLD_MASK (0x3F0U)</span></div>
<div class="line"><a id="l00698" name="l00698"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#af814cb3e22c4def7f0b451b3161048a9">  698</a></span><span class="preprocessor">#define RDC_EDG_DET_CTL_HOLD_SHIFT (4U)</span></div>
<div class="line"><a id="l00699" name="l00699"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a7ed754597f8248cb47c658b7a4f626bc">  699</a></span><span class="preprocessor">#define RDC_EDG_DET_CTL_HOLD_SET(x) (((uint32_t)(x) &lt;&lt; RDC_EDG_DET_CTL_HOLD_SHIFT) &amp; RDC_EDG_DET_CTL_HOLD_MASK)</span></div>
<div class="line"><a id="l00700" name="l00700"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#ac175ea777e708260564ddea03e35feda">  700</a></span><span class="preprocessor">#define RDC_EDG_DET_CTL_HOLD_GET(x) (((uint32_t)(x) &amp; RDC_EDG_DET_CTL_HOLD_MASK) &gt;&gt; RDC_EDG_DET_CTL_HOLD_SHIFT)</span></div>
<div class="line"><a id="l00701" name="l00701"></a><span class="lineno">  701</span> </div>
<div class="line"><a id="l00702" name="l00702"></a><span class="lineno">  702</span><span class="comment">/*</span></div>
<div class="line"><a id="l00703" name="l00703"></a><span class="lineno">  703</span><span class="comment"> * FILTER (RW)</span></div>
<div class="line"><a id="l00704" name="l00704"></a><span class="lineno">  704</span><span class="comment"> *</span></div>
<div class="line"><a id="l00705" name="l00705"></a><span class="lineno">  705</span><span class="comment"> * The continuous positive or negative number for edge detection</span></div>
<div class="line"><a id="l00706" name="l00706"></a><span class="lineno">  706</span><span class="comment"> * 0: 1</span></div>
<div class="line"><a id="l00707" name="l00707"></a><span class="lineno">  707</span><span class="comment"> * 1: 2</span></div>
<div class="line"><a id="l00708" name="l00708"></a><span class="lineno">  708</span><span class="comment"> * …</span></div>
<div class="line"><a id="l00709" name="l00709"></a><span class="lineno">  709</span><span class="comment"> * 7: 8</span></div>
<div class="line"><a id="l00710" name="l00710"></a><span class="lineno">  710</span><span class="comment"> */</span></div>
<div class="line"><a id="l00711" name="l00711"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a8c3f4597cdcde025bf3db5ddb6884bf3">  711</a></span><span class="preprocessor">#define RDC_EDG_DET_CTL_FILTER_MASK (0x7U)</span></div>
<div class="line"><a id="l00712" name="l00712"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a09613b11d2de7516895e046d2e441848">  712</a></span><span class="preprocessor">#define RDC_EDG_DET_CTL_FILTER_SHIFT (0U)</span></div>
<div class="line"><a id="l00713" name="l00713"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#aec7d0e38c3e34b8df83d2870c4318499">  713</a></span><span class="preprocessor">#define RDC_EDG_DET_CTL_FILTER_SET(x) (((uint32_t)(x) &lt;&lt; RDC_EDG_DET_CTL_FILTER_SHIFT) &amp; RDC_EDG_DET_CTL_FILTER_MASK)</span></div>
<div class="line"><a id="l00714" name="l00714"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a1298e9fe98340e96803c9e56c4d0f491">  714</a></span><span class="preprocessor">#define RDC_EDG_DET_CTL_FILTER_GET(x) (((uint32_t)(x) &amp; RDC_EDG_DET_CTL_FILTER_MASK) &gt;&gt; RDC_EDG_DET_CTL_FILTER_SHIFT)</span></div>
<div class="line"><a id="l00715" name="l00715"></a><span class="lineno">  715</span> </div>
<div class="line"><a id="l00716" name="l00716"></a><span class="lineno">  716</span><span class="comment">/* Bitfield definition for register: ACC_SCALING */</span></div>
<div class="line"><a id="l00717" name="l00717"></a><span class="lineno">  717</span><span class="comment">/*</span></div>
<div class="line"><a id="l00718" name="l00718"></a><span class="lineno">  718</span><span class="comment"> * TOXIC_LK (RW)</span></div>
<div class="line"><a id="l00719" name="l00719"></a><span class="lineno">  719</span><span class="comment"> *</span></div>
<div class="line"><a id="l00720" name="l00720"></a><span class="lineno">  720</span><span class="comment"> * Toxic accumulation data be removed control</span></div>
<div class="line"><a id="l00721" name="l00721"></a><span class="lineno">  721</span><span class="comment"> * 1: enable</span></div>
<div class="line"><a id="l00722" name="l00722"></a><span class="lineno">  722</span><span class="comment"> * 0: disable</span></div>
<div class="line"><a id="l00723" name="l00723"></a><span class="lineno">  723</span><span class="comment"> */</span></div>
<div class="line"><a id="l00724" name="l00724"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a53adf88c4e3795e5f0f5ea6f3afcb53b">  724</a></span><span class="preprocessor">#define RDC_ACC_SCALING_TOXIC_LK_MASK (0x100U)</span></div>
<div class="line"><a id="l00725" name="l00725"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a34c18aa8da52ef6378018ce99a679296">  725</a></span><span class="preprocessor">#define RDC_ACC_SCALING_TOXIC_LK_SHIFT (8U)</span></div>
<div class="line"><a id="l00726" name="l00726"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a031c45b8694ef9b17a0f55736f43b323">  726</a></span><span class="preprocessor">#define RDC_ACC_SCALING_TOXIC_LK_SET(x) (((uint32_t)(x) &lt;&lt; RDC_ACC_SCALING_TOXIC_LK_SHIFT) &amp; RDC_ACC_SCALING_TOXIC_LK_MASK)</span></div>
<div class="line"><a id="l00727" name="l00727"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a19e4322df0800964052fa0d69dbccc4b">  727</a></span><span class="preprocessor">#define RDC_ACC_SCALING_TOXIC_LK_GET(x) (((uint32_t)(x) &amp; RDC_ACC_SCALING_TOXIC_LK_MASK) &gt;&gt; RDC_ACC_SCALING_TOXIC_LK_SHIFT)</span></div>
<div class="line"><a id="l00728" name="l00728"></a><span class="lineno">  728</span> </div>
<div class="line"><a id="l00729" name="l00729"></a><span class="lineno">  729</span><span class="comment">/*</span></div>
<div class="line"><a id="l00730" name="l00730"></a><span class="lineno">  730</span><span class="comment"> * ACC_SHIFT (RW)</span></div>
<div class="line"><a id="l00731" name="l00731"></a><span class="lineno">  731</span><span class="comment"> *</span></div>
<div class="line"><a id="l00732" name="l00732"></a><span class="lineno">  732</span><span class="comment"> * Accumulation value shift control, this is a sign number.</span></div>
<div class="line"><a id="l00733" name="l00733"></a><span class="lineno">  733</span><span class="comment"> * 0: {acc[39],acc[38:8]}</span></div>
<div class="line"><a id="l00734" name="l00734"></a><span class="lineno">  734</span><span class="comment"> * 1: {acc[39],acc[37:7]}</span></div>
<div class="line"><a id="l00735" name="l00735"></a><span class="lineno">  735</span><span class="comment"> * 2: {acc[39],acc[36:6]}</span></div>
<div class="line"><a id="l00736" name="l00736"></a><span class="lineno">  736</span><span class="comment"> * …</span></div>
<div class="line"><a id="l00737" name="l00737"></a><span class="lineno">  737</span><span class="comment"> * 7: {acc[39],acc[31:1]}</span></div>
<div class="line"><a id="l00738" name="l00738"></a><span class="lineno">  738</span><span class="comment"> * 8: {acc[39],acc[30:0]}</span></div>
<div class="line"><a id="l00739" name="l00739"></a><span class="lineno">  739</span><span class="comment"> * 9: acc/2^9</span></div>
<div class="line"><a id="l00740" name="l00740"></a><span class="lineno">  740</span><span class="comment"> * 10: acc/2^10</span></div>
<div class="line"><a id="l00741" name="l00741"></a><span class="lineno">  741</span><span class="comment"> * …</span></div>
<div class="line"><a id="l00742" name="l00742"></a><span class="lineno">  742</span><span class="comment"> * 15:acc/2^15</span></div>
<div class="line"><a id="l00743" name="l00743"></a><span class="lineno">  743</span><span class="comment"> */</span></div>
<div class="line"><a id="l00744" name="l00744"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a2f1bf1874a2814c1775e3d1a4522fb6f">  744</a></span><span class="preprocessor">#define RDC_ACC_SCALING_ACC_SHIFT_MASK (0xFU)</span></div>
<div class="line"><a id="l00745" name="l00745"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#ac1ab209a222e5660f9cea37c8b80e8d2">  745</a></span><span class="preprocessor">#define RDC_ACC_SCALING_ACC_SHIFT_SHIFT (0U)</span></div>
<div class="line"><a id="l00746" name="l00746"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a0c449f29fa3598f2f0182829760f3a48">  746</a></span><span class="preprocessor">#define RDC_ACC_SCALING_ACC_SHIFT_SET(x) (((uint32_t)(x) &lt;&lt; RDC_ACC_SCALING_ACC_SHIFT_SHIFT) &amp; RDC_ACC_SCALING_ACC_SHIFT_MASK)</span></div>
<div class="line"><a id="l00747" name="l00747"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a394915bbe5c5af6a087b189bf0ca53ec">  747</a></span><span class="preprocessor">#define RDC_ACC_SCALING_ACC_SHIFT_GET(x) (((uint32_t)(x) &amp; RDC_ACC_SCALING_ACC_SHIFT_MASK) &gt;&gt; RDC_ACC_SCALING_ACC_SHIFT_SHIFT)</span></div>
<div class="line"><a id="l00748" name="l00748"></a><span class="lineno">  748</span> </div>
<div class="line"><a id="l00749" name="l00749"></a><span class="lineno">  749</span><span class="comment">/* Bitfield definition for register: EXC_PERIOD */</span></div>
<div class="line"><a id="l00750" name="l00750"></a><span class="lineno">  750</span><span class="comment">/*</span></div>
<div class="line"><a id="l00751" name="l00751"></a><span class="lineno">  751</span><span class="comment"> * EXC_PERIOD (RW)</span></div>
<div class="line"><a id="l00752" name="l00752"></a><span class="lineno">  752</span><span class="comment"> *</span></div>
<div class="line"><a id="l00753" name="l00753"></a><span class="lineno">  753</span><span class="comment"> * The num in clock cycle for period of excitation</span></div>
<div class="line"><a id="l00754" name="l00754"></a><span class="lineno">  754</span><span class="comment"> * 0: invalid value</span></div>
<div class="line"><a id="l00755" name="l00755"></a><span class="lineno">  755</span><span class="comment"> * 1:1 cycle</span></div>
<div class="line"><a id="l00756" name="l00756"></a><span class="lineno">  756</span><span class="comment"> * 2:2 cycles</span></div>
<div class="line"><a id="l00757" name="l00757"></a><span class="lineno">  757</span><span class="comment"> * …</span></div>
<div class="line"><a id="l00758" name="l00758"></a><span class="lineno">  758</span><span class="comment"> */</span></div>
<div class="line"><a id="l00759" name="l00759"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a4c2a74a101137c09581449780a23ed7a">  759</a></span><span class="preprocessor">#define RDC_EXC_PERIOD_EXC_PERIOD_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00760" name="l00760"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a2a34c4586526828d3bd66267ed0bf631">  760</a></span><span class="preprocessor">#define RDC_EXC_PERIOD_EXC_PERIOD_SHIFT (0U)</span></div>
<div class="line"><a id="l00761" name="l00761"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a0f7b208424fda3f80c73f126b67186ae">  761</a></span><span class="preprocessor">#define RDC_EXC_PERIOD_EXC_PERIOD_SET(x) (((uint32_t)(x) &lt;&lt; RDC_EXC_PERIOD_EXC_PERIOD_SHIFT) &amp; RDC_EXC_PERIOD_EXC_PERIOD_MASK)</span></div>
<div class="line"><a id="l00762" name="l00762"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a2785169ac3d89a2dd70beb8faccb6a15">  762</a></span><span class="preprocessor">#define RDC_EXC_PERIOD_EXC_PERIOD_GET(x) (((uint32_t)(x) &amp; RDC_EXC_PERIOD_EXC_PERIOD_MASK) &gt;&gt; RDC_EXC_PERIOD_EXC_PERIOD_SHIFT)</span></div>
<div class="line"><a id="l00763" name="l00763"></a><span class="lineno">  763</span> </div>
<div class="line"><a id="l00764" name="l00764"></a><span class="lineno">  764</span><span class="comment">/* Bitfield definition for register: SYNC_DELAY_I */</span></div>
<div class="line"><a id="l00765" name="l00765"></a><span class="lineno">  765</span><span class="comment">/*</span></div>
<div class="line"><a id="l00766" name="l00766"></a><span class="lineno">  766</span><span class="comment"> * DELAY (RW)</span></div>
<div class="line"><a id="l00767" name="l00767"></a><span class="lineno">  767</span><span class="comment"> *</span></div>
<div class="line"><a id="l00768" name="l00768"></a><span class="lineno">  768</span><span class="comment"> * Delay  in clock cycle for synchronous signal, the value shoud less than half of exc_period.exc_period.</span></div>
<div class="line"><a id="l00769" name="l00769"></a><span class="lineno">  769</span><span class="comment"> * 0: invalid value</span></div>
<div class="line"><a id="l00770" name="l00770"></a><span class="lineno">  770</span><span class="comment"> * 1: 1 cycles</span></div>
<div class="line"><a id="l00771" name="l00771"></a><span class="lineno">  771</span><span class="comment"> * 2: 2 cycles</span></div>
<div class="line"><a id="l00772" name="l00772"></a><span class="lineno">  772</span><span class="comment"> * ...</span></div>
<div class="line"><a id="l00773" name="l00773"></a><span class="lineno">  773</span><span class="comment"> */</span></div>
<div class="line"><a id="l00774" name="l00774"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a5083d314092a1c4b0ab031a7fbe8eade">  774</a></span><span class="preprocessor">#define RDC_SYNC_DELAY_I_DELAY_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00775" name="l00775"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a5c65c5393dfe33ffb64b3557f58e0872">  775</a></span><span class="preprocessor">#define RDC_SYNC_DELAY_I_DELAY_SHIFT (0U)</span></div>
<div class="line"><a id="l00776" name="l00776"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#ab1ebd389163f493fd57cd8b279b55a53">  776</a></span><span class="preprocessor">#define RDC_SYNC_DELAY_I_DELAY_SET(x) (((uint32_t)(x) &lt;&lt; RDC_SYNC_DELAY_I_DELAY_SHIFT) &amp; RDC_SYNC_DELAY_I_DELAY_MASK)</span></div>
<div class="line"><a id="l00777" name="l00777"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#acf7e0f6bd1eb9f35c333d65d141d2f09">  777</a></span><span class="preprocessor">#define RDC_SYNC_DELAY_I_DELAY_GET(x) (((uint32_t)(x) &amp; RDC_SYNC_DELAY_I_DELAY_MASK) &gt;&gt; RDC_SYNC_DELAY_I_DELAY_SHIFT)</span></div>
<div class="line"><a id="l00778" name="l00778"></a><span class="lineno">  778</span> </div>
<div class="line"><a id="l00779" name="l00779"></a><span class="lineno">  779</span><span class="comment">/* Bitfield definition for register: RISE_DELAY_I */</span></div>
<div class="line"><a id="l00780" name="l00780"></a><span class="lineno">  780</span><span class="comment">/*</span></div>
<div class="line"><a id="l00781" name="l00781"></a><span class="lineno">  781</span><span class="comment"> * RISE_DELAY (RO)</span></div>
<div class="line"><a id="l00782" name="l00782"></a><span class="lineno">  782</span><span class="comment"> *</span></div>
<div class="line"><a id="l00783" name="l00783"></a><span class="lineno">  783</span><span class="comment"> * Delay value on rising edge of  i_channel data</span></div>
<div class="line"><a id="l00784" name="l00784"></a><span class="lineno">  784</span><span class="comment"> * 0: 1 cycle</span></div>
<div class="line"><a id="l00785" name="l00785"></a><span class="lineno">  785</span><span class="comment"> * 1: 2 cycles</span></div>
<div class="line"><a id="l00786" name="l00786"></a><span class="lineno">  786</span><span class="comment"> * …</span></div>
<div class="line"><a id="l00787" name="l00787"></a><span class="lineno">  787</span><span class="comment"> */</span></div>
<div class="line"><a id="l00788" name="l00788"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#acb0a373f521b268fe7b1e6ebc06bc9bb">  788</a></span><span class="preprocessor">#define RDC_RISE_DELAY_I_RISE_DELAY_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00789" name="l00789"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a70c1f33ef54dd2ab4f882b5761441add">  789</a></span><span class="preprocessor">#define RDC_RISE_DELAY_I_RISE_DELAY_SHIFT (0U)</span></div>
<div class="line"><a id="l00790" name="l00790"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a1c2baa5bf9fd5f9d40cc26447ec5b92e">  790</a></span><span class="preprocessor">#define RDC_RISE_DELAY_I_RISE_DELAY_GET(x) (((uint32_t)(x) &amp; RDC_RISE_DELAY_I_RISE_DELAY_MASK) &gt;&gt; RDC_RISE_DELAY_I_RISE_DELAY_SHIFT)</span></div>
<div class="line"><a id="l00791" name="l00791"></a><span class="lineno">  791</span> </div>
<div class="line"><a id="l00792" name="l00792"></a><span class="lineno">  792</span><span class="comment">/* Bitfield definition for register: FALL_DELAY_I */</span></div>
<div class="line"><a id="l00793" name="l00793"></a><span class="lineno">  793</span><span class="comment">/*</span></div>
<div class="line"><a id="l00794" name="l00794"></a><span class="lineno">  794</span><span class="comment"> * FALL_DELAY (RO)</span></div>
<div class="line"><a id="l00795" name="l00795"></a><span class="lineno">  795</span><span class="comment"> *</span></div>
<div class="line"><a id="l00796" name="l00796"></a><span class="lineno">  796</span><span class="comment"> * Delay value on falling edge of  i_channel data</span></div>
<div class="line"><a id="l00797" name="l00797"></a><span class="lineno">  797</span><span class="comment"> * 0: 1 cycle</span></div>
<div class="line"><a id="l00798" name="l00798"></a><span class="lineno">  798</span><span class="comment"> * 1: 2 cycles</span></div>
<div class="line"><a id="l00799" name="l00799"></a><span class="lineno">  799</span><span class="comment"> * …</span></div>
<div class="line"><a id="l00800" name="l00800"></a><span class="lineno">  800</span><span class="comment"> */</span></div>
<div class="line"><a id="l00801" name="l00801"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#aedb799a03078a8c229b8a41cca408152">  801</a></span><span class="preprocessor">#define RDC_FALL_DELAY_I_FALL_DELAY_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00802" name="l00802"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#aa22672b088eccb1be854eb6dcc25a08a">  802</a></span><span class="preprocessor">#define RDC_FALL_DELAY_I_FALL_DELAY_SHIFT (0U)</span></div>
<div class="line"><a id="l00803" name="l00803"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a89c45bcd3ba6eaa430f36ba534320f02">  803</a></span><span class="preprocessor">#define RDC_FALL_DELAY_I_FALL_DELAY_GET(x) (((uint32_t)(x) &amp; RDC_FALL_DELAY_I_FALL_DELAY_MASK) &gt;&gt; RDC_FALL_DELAY_I_FALL_DELAY_SHIFT)</span></div>
<div class="line"><a id="l00804" name="l00804"></a><span class="lineno">  804</span> </div>
<div class="line"><a id="l00805" name="l00805"></a><span class="lineno">  805</span><span class="comment">/* Bitfield definition for register: SAMPLE_RISE_I */</span></div>
<div class="line"><a id="l00806" name="l00806"></a><span class="lineno">  806</span><span class="comment">/*</span></div>
<div class="line"><a id="l00807" name="l00807"></a><span class="lineno">  807</span><span class="comment"> * VALUE (RO)</span></div>
<div class="line"><a id="l00808" name="l00808"></a><span class="lineno">  808</span><span class="comment"> *</span></div>
<div class="line"><a id="l00809" name="l00809"></a><span class="lineno">  809</span><span class="comment"> * sample value on rising edge of rectify signal</span></div>
<div class="line"><a id="l00810" name="l00810"></a><span class="lineno">  810</span><span class="comment"> */</span></div>
<div class="line"><a id="l00811" name="l00811"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#aeb820bce66b13b62c0fdb3c15b698d4c">  811</a></span><span class="preprocessor">#define RDC_SAMPLE_RISE_I_VALUE_MASK (0xFFFFFF00UL)</span></div>
<div class="line"><a id="l00812" name="l00812"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a1e0e23c5f3d0aed84be10ec81952329f">  812</a></span><span class="preprocessor">#define RDC_SAMPLE_RISE_I_VALUE_SHIFT (8U)</span></div>
<div class="line"><a id="l00813" name="l00813"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#adbaba6041b1cd81f6875bf7114e38560">  813</a></span><span class="preprocessor">#define RDC_SAMPLE_RISE_I_VALUE_GET(x) (((uint32_t)(x) &amp; RDC_SAMPLE_RISE_I_VALUE_MASK) &gt;&gt; RDC_SAMPLE_RISE_I_VALUE_SHIFT)</span></div>
<div class="line"><a id="l00814" name="l00814"></a><span class="lineno">  814</span> </div>
<div class="line"><a id="l00815" name="l00815"></a><span class="lineno">  815</span><span class="comment">/* Bitfield definition for register: SAMPLE_FALL_I */</span></div>
<div class="line"><a id="l00816" name="l00816"></a><span class="lineno">  816</span><span class="comment">/*</span></div>
<div class="line"><a id="l00817" name="l00817"></a><span class="lineno">  817</span><span class="comment"> * VALUE (RO)</span></div>
<div class="line"><a id="l00818" name="l00818"></a><span class="lineno">  818</span><span class="comment"> *</span></div>
<div class="line"><a id="l00819" name="l00819"></a><span class="lineno">  819</span><span class="comment"> * sample value on falling edge of rectify signal</span></div>
<div class="line"><a id="l00820" name="l00820"></a><span class="lineno">  820</span><span class="comment"> */</span></div>
<div class="line"><a id="l00821" name="l00821"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#ade1cc452aee5fc89d15e138cc3101ec5">  821</a></span><span class="preprocessor">#define RDC_SAMPLE_FALL_I_VALUE_MASK (0xFFFFFF00UL)</span></div>
<div class="line"><a id="l00822" name="l00822"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a927add15024c668fe3823f52037a1912">  822</a></span><span class="preprocessor">#define RDC_SAMPLE_FALL_I_VALUE_SHIFT (8U)</span></div>
<div class="line"><a id="l00823" name="l00823"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#ab291cc6a95e14f75cee08f129bd6537a">  823</a></span><span class="preprocessor">#define RDC_SAMPLE_FALL_I_VALUE_GET(x) (((uint32_t)(x) &amp; RDC_SAMPLE_FALL_I_VALUE_MASK) &gt;&gt; RDC_SAMPLE_FALL_I_VALUE_SHIFT)</span></div>
<div class="line"><a id="l00824" name="l00824"></a><span class="lineno">  824</span> </div>
<div class="line"><a id="l00825" name="l00825"></a><span class="lineno">  825</span><span class="comment">/* Bitfield definition for register: ACC_CNT_I */</span></div>
<div class="line"><a id="l00826" name="l00826"></a><span class="lineno">  826</span><span class="comment">/*</span></div>
<div class="line"><a id="l00827" name="l00827"></a><span class="lineno">  827</span><span class="comment"> * CNT_NEG (RO)</span></div>
<div class="line"><a id="l00828" name="l00828"></a><span class="lineno">  828</span><span class="comment"> *</span></div>
<div class="line"><a id="l00829" name="l00829"></a><span class="lineno">  829</span><span class="comment"> * sample number during the negtive of rectify signal</span></div>
<div class="line"><a id="l00830" name="l00830"></a><span class="lineno">  830</span><span class="comment"> * 1: 1</span></div>
<div class="line"><a id="l00831" name="l00831"></a><span class="lineno">  831</span><span class="comment"> * 2: 2</span></div>
<div class="line"><a id="l00832" name="l00832"></a><span class="lineno">  832</span><span class="comment"> * …</span></div>
<div class="line"><a id="l00833" name="l00833"></a><span class="lineno">  833</span><span class="comment"> */</span></div>
<div class="line"><a id="l00834" name="l00834"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#af08acb5fbbdad04e5975d225be3bee0b">  834</a></span><span class="preprocessor">#define RDC_ACC_CNT_I_CNT_NEG_MASK (0xFFFF0000UL)</span></div>
<div class="line"><a id="l00835" name="l00835"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a646cb25f8fdce17093880d2378cf74c2">  835</a></span><span class="preprocessor">#define RDC_ACC_CNT_I_CNT_NEG_SHIFT (16U)</span></div>
<div class="line"><a id="l00836" name="l00836"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#afbb71cd10e503db85a711115e8672829">  836</a></span><span class="preprocessor">#define RDC_ACC_CNT_I_CNT_NEG_GET(x) (((uint32_t)(x) &amp; RDC_ACC_CNT_I_CNT_NEG_MASK) &gt;&gt; RDC_ACC_CNT_I_CNT_NEG_SHIFT)</span></div>
<div class="line"><a id="l00837" name="l00837"></a><span class="lineno">  837</span> </div>
<div class="line"><a id="l00838" name="l00838"></a><span class="lineno">  838</span><span class="comment">/*</span></div>
<div class="line"><a id="l00839" name="l00839"></a><span class="lineno">  839</span><span class="comment"> * CNT_POS (RO)</span></div>
<div class="line"><a id="l00840" name="l00840"></a><span class="lineno">  840</span><span class="comment"> *</span></div>
<div class="line"><a id="l00841" name="l00841"></a><span class="lineno">  841</span><span class="comment"> * sample number during the positive of rectify signal</span></div>
<div class="line"><a id="l00842" name="l00842"></a><span class="lineno">  842</span><span class="comment"> * 1: 1</span></div>
<div class="line"><a id="l00843" name="l00843"></a><span class="lineno">  843</span><span class="comment"> * 2: 2</span></div>
<div class="line"><a id="l00844" name="l00844"></a><span class="lineno">  844</span><span class="comment"> * …</span></div>
<div class="line"><a id="l00845" name="l00845"></a><span class="lineno">  845</span><span class="comment"> */</span></div>
<div class="line"><a id="l00846" name="l00846"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a6aa6dec8be721ebecc01bab529192191">  846</a></span><span class="preprocessor">#define RDC_ACC_CNT_I_CNT_POS_MASK (0xFFFFU)</span></div>
<div class="line"><a id="l00847" name="l00847"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a1710cbac757ffbf88e8b57cf9d6e3662">  847</a></span><span class="preprocessor">#define RDC_ACC_CNT_I_CNT_POS_SHIFT (0U)</span></div>
<div class="line"><a id="l00848" name="l00848"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a8b1523e6848a7afabd65ad8be26ed208">  848</a></span><span class="preprocessor">#define RDC_ACC_CNT_I_CNT_POS_GET(x) (((uint32_t)(x) &amp; RDC_ACC_CNT_I_CNT_POS_MASK) &gt;&gt; RDC_ACC_CNT_I_CNT_POS_SHIFT)</span></div>
<div class="line"><a id="l00849" name="l00849"></a><span class="lineno">  849</span> </div>
<div class="line"><a id="l00850" name="l00850"></a><span class="lineno">  850</span><span class="comment">/* Bitfield definition for register: SIGN_CNT_I */</span></div>
<div class="line"><a id="l00851" name="l00851"></a><span class="lineno">  851</span><span class="comment">/*</span></div>
<div class="line"><a id="l00852" name="l00852"></a><span class="lineno">  852</span><span class="comment"> * CNT_NEG (RO)</span></div>
<div class="line"><a id="l00853" name="l00853"></a><span class="lineno">  853</span><span class="comment"> *</span></div>
<div class="line"><a id="l00854" name="l00854"></a><span class="lineno">  854</span><span class="comment"> * Positive sample counter during negative rectify signal</span></div>
<div class="line"><a id="l00855" name="l00855"></a><span class="lineno">  855</span><span class="comment"> */</span></div>
<div class="line"><a id="l00856" name="l00856"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a9e9958a9cd3b3abc5e89bfb05423be4e">  856</a></span><span class="preprocessor">#define RDC_SIGN_CNT_I_CNT_NEG_MASK (0xFFFF0000UL)</span></div>
<div class="line"><a id="l00857" name="l00857"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a9db8160ab94328662559f38fd25eef7b">  857</a></span><span class="preprocessor">#define RDC_SIGN_CNT_I_CNT_NEG_SHIFT (16U)</span></div>
<div class="line"><a id="l00858" name="l00858"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a3efd6293755e530bb9c6cd5c103e22b8">  858</a></span><span class="preprocessor">#define RDC_SIGN_CNT_I_CNT_NEG_GET(x) (((uint32_t)(x) &amp; RDC_SIGN_CNT_I_CNT_NEG_MASK) &gt;&gt; RDC_SIGN_CNT_I_CNT_NEG_SHIFT)</span></div>
<div class="line"><a id="l00859" name="l00859"></a><span class="lineno">  859</span> </div>
<div class="line"><a id="l00860" name="l00860"></a><span class="lineno">  860</span><span class="comment">/*</span></div>
<div class="line"><a id="l00861" name="l00861"></a><span class="lineno">  861</span><span class="comment"> * CNT_POS (RO)</span></div>
<div class="line"><a id="l00862" name="l00862"></a><span class="lineno">  862</span><span class="comment"> *</span></div>
<div class="line"><a id="l00863" name="l00863"></a><span class="lineno">  863</span><span class="comment"> * Negative sample counter during positive rectify signal</span></div>
<div class="line"><a id="l00864" name="l00864"></a><span class="lineno">  864</span><span class="comment"> */</span></div>
<div class="line"><a id="l00865" name="l00865"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a7012e9ff351213bb4cdfffcdb0a6d6b4">  865</a></span><span class="preprocessor">#define RDC_SIGN_CNT_I_CNT_POS_MASK (0xFFFFU)</span></div>
<div class="line"><a id="l00866" name="l00866"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#aa9cda5c382d8116055d7618731e24509">  866</a></span><span class="preprocessor">#define RDC_SIGN_CNT_I_CNT_POS_SHIFT (0U)</span></div>
<div class="line"><a id="l00867" name="l00867"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#ad6e5213b52750adf11b5910745a0976a">  867</a></span><span class="preprocessor">#define RDC_SIGN_CNT_I_CNT_POS_GET(x) (((uint32_t)(x) &amp; RDC_SIGN_CNT_I_CNT_POS_MASK) &gt;&gt; RDC_SIGN_CNT_I_CNT_POS_SHIFT)</span></div>
<div class="line"><a id="l00868" name="l00868"></a><span class="lineno">  868</span> </div>
<div class="line"><a id="l00869" name="l00869"></a><span class="lineno">  869</span><span class="comment">/* Bitfield definition for register: SYNC_DELAY_Q */</span></div>
<div class="line"><a id="l00870" name="l00870"></a><span class="lineno">  870</span><span class="comment">/*</span></div>
<div class="line"><a id="l00871" name="l00871"></a><span class="lineno">  871</span><span class="comment"> * DELAY (RW)</span></div>
<div class="line"><a id="l00872" name="l00872"></a><span class="lineno">  872</span><span class="comment"> *</span></div>
<div class="line"><a id="l00873" name="l00873"></a><span class="lineno">  873</span><span class="comment"> * Delay  in clock cycle for synchronous signal, the value shoud less than half of exc_period.exc_period.</span></div>
<div class="line"><a id="l00874" name="l00874"></a><span class="lineno">  874</span><span class="comment"> * 0: invalid value</span></div>
<div class="line"><a id="l00875" name="l00875"></a><span class="lineno">  875</span><span class="comment"> * 1: 1 cycles</span></div>
<div class="line"><a id="l00876" name="l00876"></a><span class="lineno">  876</span><span class="comment"> * 2: 2 cycles</span></div>
<div class="line"><a id="l00877" name="l00877"></a><span class="lineno">  877</span><span class="comment"> * ...</span></div>
<div class="line"><a id="l00878" name="l00878"></a><span class="lineno">  878</span><span class="comment"> */</span></div>
<div class="line"><a id="l00879" name="l00879"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a662300202fdbd1a0d03068fe1d0af5ba">  879</a></span><span class="preprocessor">#define RDC_SYNC_DELAY_Q_DELAY_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00880" name="l00880"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#ad071497805d6c64d991e0b3874b4d465">  880</a></span><span class="preprocessor">#define RDC_SYNC_DELAY_Q_DELAY_SHIFT (0U)</span></div>
<div class="line"><a id="l00881" name="l00881"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a4dedf33cdb76245549c870cde4f381a1">  881</a></span><span class="preprocessor">#define RDC_SYNC_DELAY_Q_DELAY_SET(x) (((uint32_t)(x) &lt;&lt; RDC_SYNC_DELAY_Q_DELAY_SHIFT) &amp; RDC_SYNC_DELAY_Q_DELAY_MASK)</span></div>
<div class="line"><a id="l00882" name="l00882"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a950dc7c0bf462dff4a1a87dcd7a5e503">  882</a></span><span class="preprocessor">#define RDC_SYNC_DELAY_Q_DELAY_GET(x) (((uint32_t)(x) &amp; RDC_SYNC_DELAY_Q_DELAY_MASK) &gt;&gt; RDC_SYNC_DELAY_Q_DELAY_SHIFT)</span></div>
<div class="line"><a id="l00883" name="l00883"></a><span class="lineno">  883</span> </div>
<div class="line"><a id="l00884" name="l00884"></a><span class="lineno">  884</span><span class="comment">/* Bitfield definition for register: RISE_DELAY_Q */</span></div>
<div class="line"><a id="l00885" name="l00885"></a><span class="lineno">  885</span><span class="comment">/*</span></div>
<div class="line"><a id="l00886" name="l00886"></a><span class="lineno">  886</span><span class="comment"> * RISE_DELAY (RO)</span></div>
<div class="line"><a id="l00887" name="l00887"></a><span class="lineno">  887</span><span class="comment"> *</span></div>
<div class="line"><a id="l00888" name="l00888"></a><span class="lineno">  888</span><span class="comment"> * Delay value on rising edge of  q_channel data</span></div>
<div class="line"><a id="l00889" name="l00889"></a><span class="lineno">  889</span><span class="comment"> * 0: 1 cycle</span></div>
<div class="line"><a id="l00890" name="l00890"></a><span class="lineno">  890</span><span class="comment"> * 1: 2 cycles</span></div>
<div class="line"><a id="l00891" name="l00891"></a><span class="lineno">  891</span><span class="comment"> * …</span></div>
<div class="line"><a id="l00892" name="l00892"></a><span class="lineno">  892</span><span class="comment"> */</span></div>
<div class="line"><a id="l00893" name="l00893"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#ae749b957de5adf70d84305979539c2e8">  893</a></span><span class="preprocessor">#define RDC_RISE_DELAY_Q_RISE_DELAY_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00894" name="l00894"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a8dff95b7d7d5cefc98592f50facfc3ee">  894</a></span><span class="preprocessor">#define RDC_RISE_DELAY_Q_RISE_DELAY_SHIFT (0U)</span></div>
<div class="line"><a id="l00895" name="l00895"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a79caf0b131524eda4eb7c36ac470ba0a">  895</a></span><span class="preprocessor">#define RDC_RISE_DELAY_Q_RISE_DELAY_GET(x) (((uint32_t)(x) &amp; RDC_RISE_DELAY_Q_RISE_DELAY_MASK) &gt;&gt; RDC_RISE_DELAY_Q_RISE_DELAY_SHIFT)</span></div>
<div class="line"><a id="l00896" name="l00896"></a><span class="lineno">  896</span> </div>
<div class="line"><a id="l00897" name="l00897"></a><span class="lineno">  897</span><span class="comment">/* Bitfield definition for register: FALL_DELAY_Q */</span></div>
<div class="line"><a id="l00898" name="l00898"></a><span class="lineno">  898</span><span class="comment">/*</span></div>
<div class="line"><a id="l00899" name="l00899"></a><span class="lineno">  899</span><span class="comment"> * FALL_DELAY (RO)</span></div>
<div class="line"><a id="l00900" name="l00900"></a><span class="lineno">  900</span><span class="comment"> *</span></div>
<div class="line"><a id="l00901" name="l00901"></a><span class="lineno">  901</span><span class="comment"> * Delay value on falling edge of  q_channel data</span></div>
<div class="line"><a id="l00902" name="l00902"></a><span class="lineno">  902</span><span class="comment"> * 0: 1 cycle</span></div>
<div class="line"><a id="l00903" name="l00903"></a><span class="lineno">  903</span><span class="comment"> * 1: 2 cycles</span></div>
<div class="line"><a id="l00904" name="l00904"></a><span class="lineno">  904</span><span class="comment"> * …</span></div>
<div class="line"><a id="l00905" name="l00905"></a><span class="lineno">  905</span><span class="comment"> */</span></div>
<div class="line"><a id="l00906" name="l00906"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#aec766b4d0bdad05640b7e0ca66cb8640">  906</a></span><span class="preprocessor">#define RDC_FALL_DELAY_Q_FALL_DELAY_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00907" name="l00907"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a44bdf674710043a9ef22aa00f605e792">  907</a></span><span class="preprocessor">#define RDC_FALL_DELAY_Q_FALL_DELAY_SHIFT (0U)</span></div>
<div class="line"><a id="l00908" name="l00908"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a79364f1d1b43d9fe6f049fd01380a220">  908</a></span><span class="preprocessor">#define RDC_FALL_DELAY_Q_FALL_DELAY_GET(x) (((uint32_t)(x) &amp; RDC_FALL_DELAY_Q_FALL_DELAY_MASK) &gt;&gt; RDC_FALL_DELAY_Q_FALL_DELAY_SHIFT)</span></div>
<div class="line"><a id="l00909" name="l00909"></a><span class="lineno">  909</span> </div>
<div class="line"><a id="l00910" name="l00910"></a><span class="lineno">  910</span><span class="comment">/* Bitfield definition for register: SAMPLE_RISE_Q */</span></div>
<div class="line"><a id="l00911" name="l00911"></a><span class="lineno">  911</span><span class="comment">/*</span></div>
<div class="line"><a id="l00912" name="l00912"></a><span class="lineno">  912</span><span class="comment"> * VALUE (RO)</span></div>
<div class="line"><a id="l00913" name="l00913"></a><span class="lineno">  913</span><span class="comment"> *</span></div>
<div class="line"><a id="l00914" name="l00914"></a><span class="lineno">  914</span><span class="comment"> * sample value on rising edge of rectify signal</span></div>
<div class="line"><a id="l00915" name="l00915"></a><span class="lineno">  915</span><span class="comment"> */</span></div>
<div class="line"><a id="l00916" name="l00916"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a816ada6c717a6285af52103048d6783a">  916</a></span><span class="preprocessor">#define RDC_SAMPLE_RISE_Q_VALUE_MASK (0xFFFFFF00UL)</span></div>
<div class="line"><a id="l00917" name="l00917"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a7d749b4c1ac9ed4f55dfcbcaa2735b67">  917</a></span><span class="preprocessor">#define RDC_SAMPLE_RISE_Q_VALUE_SHIFT (8U)</span></div>
<div class="line"><a id="l00918" name="l00918"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#aa5e428d85a479949d822632583a54c20">  918</a></span><span class="preprocessor">#define RDC_SAMPLE_RISE_Q_VALUE_GET(x) (((uint32_t)(x) &amp; RDC_SAMPLE_RISE_Q_VALUE_MASK) &gt;&gt; RDC_SAMPLE_RISE_Q_VALUE_SHIFT)</span></div>
<div class="line"><a id="l00919" name="l00919"></a><span class="lineno">  919</span> </div>
<div class="line"><a id="l00920" name="l00920"></a><span class="lineno">  920</span><span class="comment">/* Bitfield definition for register: SAMPLE_FALL_Q */</span></div>
<div class="line"><a id="l00921" name="l00921"></a><span class="lineno">  921</span><span class="comment">/*</span></div>
<div class="line"><a id="l00922" name="l00922"></a><span class="lineno">  922</span><span class="comment"> * VALUE (RO)</span></div>
<div class="line"><a id="l00923" name="l00923"></a><span class="lineno">  923</span><span class="comment"> *</span></div>
<div class="line"><a id="l00924" name="l00924"></a><span class="lineno">  924</span><span class="comment"> * sample value on falling edge of rectify signal</span></div>
<div class="line"><a id="l00925" name="l00925"></a><span class="lineno">  925</span><span class="comment"> */</span></div>
<div class="line"><a id="l00926" name="l00926"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#ad476dff4b5c20c0ce4cdb41584350ca9">  926</a></span><span class="preprocessor">#define RDC_SAMPLE_FALL_Q_VALUE_MASK (0xFFFFFF00UL)</span></div>
<div class="line"><a id="l00927" name="l00927"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a68c37a7f95fd95810baa3c3d5ad596b1">  927</a></span><span class="preprocessor">#define RDC_SAMPLE_FALL_Q_VALUE_SHIFT (8U)</span></div>
<div class="line"><a id="l00928" name="l00928"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#aec35f80450fec5f153f30046bbf50ec1">  928</a></span><span class="preprocessor">#define RDC_SAMPLE_FALL_Q_VALUE_GET(x) (((uint32_t)(x) &amp; RDC_SAMPLE_FALL_Q_VALUE_MASK) &gt;&gt; RDC_SAMPLE_FALL_Q_VALUE_SHIFT)</span></div>
<div class="line"><a id="l00929" name="l00929"></a><span class="lineno">  929</span> </div>
<div class="line"><a id="l00930" name="l00930"></a><span class="lineno">  930</span><span class="comment">/* Bitfield definition for register: ACC_CNT_Q */</span></div>
<div class="line"><a id="l00931" name="l00931"></a><span class="lineno">  931</span><span class="comment">/*</span></div>
<div class="line"><a id="l00932" name="l00932"></a><span class="lineno">  932</span><span class="comment"> * CNT_NEG (RO)</span></div>
<div class="line"><a id="l00933" name="l00933"></a><span class="lineno">  933</span><span class="comment"> *</span></div>
<div class="line"><a id="l00934" name="l00934"></a><span class="lineno">  934</span><span class="comment"> * sample number during the negtive of rectify signal</span></div>
<div class="line"><a id="l00935" name="l00935"></a><span class="lineno">  935</span><span class="comment"> * 1: 1</span></div>
<div class="line"><a id="l00936" name="l00936"></a><span class="lineno">  936</span><span class="comment"> * 2: 2</span></div>
<div class="line"><a id="l00937" name="l00937"></a><span class="lineno">  937</span><span class="comment"> * …</span></div>
<div class="line"><a id="l00938" name="l00938"></a><span class="lineno">  938</span><span class="comment"> */</span></div>
<div class="line"><a id="l00939" name="l00939"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a91294c59c77007c60c93f7804eeee484">  939</a></span><span class="preprocessor">#define RDC_ACC_CNT_Q_CNT_NEG_MASK (0xFFFF0000UL)</span></div>
<div class="line"><a id="l00940" name="l00940"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#ae6760eebbbf2ff5bcffaa1bd4419d3c3">  940</a></span><span class="preprocessor">#define RDC_ACC_CNT_Q_CNT_NEG_SHIFT (16U)</span></div>
<div class="line"><a id="l00941" name="l00941"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a7d97ac65fca3c7cb1c4d910cd2a6b541">  941</a></span><span class="preprocessor">#define RDC_ACC_CNT_Q_CNT_NEG_GET(x) (((uint32_t)(x) &amp; RDC_ACC_CNT_Q_CNT_NEG_MASK) &gt;&gt; RDC_ACC_CNT_Q_CNT_NEG_SHIFT)</span></div>
<div class="line"><a id="l00942" name="l00942"></a><span class="lineno">  942</span> </div>
<div class="line"><a id="l00943" name="l00943"></a><span class="lineno">  943</span><span class="comment">/*</span></div>
<div class="line"><a id="l00944" name="l00944"></a><span class="lineno">  944</span><span class="comment"> * CNT_POS (RO)</span></div>
<div class="line"><a id="l00945" name="l00945"></a><span class="lineno">  945</span><span class="comment"> *</span></div>
<div class="line"><a id="l00946" name="l00946"></a><span class="lineno">  946</span><span class="comment"> * sample number during the positive of rectify signal</span></div>
<div class="line"><a id="l00947" name="l00947"></a><span class="lineno">  947</span><span class="comment"> * 1: 1</span></div>
<div class="line"><a id="l00948" name="l00948"></a><span class="lineno">  948</span><span class="comment"> * 2: 2</span></div>
<div class="line"><a id="l00949" name="l00949"></a><span class="lineno">  949</span><span class="comment"> * …</span></div>
<div class="line"><a id="l00950" name="l00950"></a><span class="lineno">  950</span><span class="comment"> */</span></div>
<div class="line"><a id="l00951" name="l00951"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a7b11f2c034ccea0e201bc4c52c98a2b7">  951</a></span><span class="preprocessor">#define RDC_ACC_CNT_Q_CNT_POS_MASK (0xFFFFU)</span></div>
<div class="line"><a id="l00952" name="l00952"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#ad81620bf9bb52d0701db1dd0e249c4ef">  952</a></span><span class="preprocessor">#define RDC_ACC_CNT_Q_CNT_POS_SHIFT (0U)</span></div>
<div class="line"><a id="l00953" name="l00953"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a7b349283c5fc7476f0a7c6b552fda350">  953</a></span><span class="preprocessor">#define RDC_ACC_CNT_Q_CNT_POS_GET(x) (((uint32_t)(x) &amp; RDC_ACC_CNT_Q_CNT_POS_MASK) &gt;&gt; RDC_ACC_CNT_Q_CNT_POS_SHIFT)</span></div>
<div class="line"><a id="l00954" name="l00954"></a><span class="lineno">  954</span> </div>
<div class="line"><a id="l00955" name="l00955"></a><span class="lineno">  955</span><span class="comment">/* Bitfield definition for register: SIGN_CNT_Q */</span></div>
<div class="line"><a id="l00956" name="l00956"></a><span class="lineno">  956</span><span class="comment">/*</span></div>
<div class="line"><a id="l00957" name="l00957"></a><span class="lineno">  957</span><span class="comment"> * CNT_NEG (RO)</span></div>
<div class="line"><a id="l00958" name="l00958"></a><span class="lineno">  958</span><span class="comment"> *</span></div>
<div class="line"><a id="l00959" name="l00959"></a><span class="lineno">  959</span><span class="comment"> * Positive sample counter during negative rectify signal</span></div>
<div class="line"><a id="l00960" name="l00960"></a><span class="lineno">  960</span><span class="comment"> */</span></div>
<div class="line"><a id="l00961" name="l00961"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a100374c40443471b90d42a29b3ec6e25">  961</a></span><span class="preprocessor">#define RDC_SIGN_CNT_Q_CNT_NEG_MASK (0xFFFF0000UL)</span></div>
<div class="line"><a id="l00962" name="l00962"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a72bec3d4db89e237d1bd5b799ceaf539">  962</a></span><span class="preprocessor">#define RDC_SIGN_CNT_Q_CNT_NEG_SHIFT (16U)</span></div>
<div class="line"><a id="l00963" name="l00963"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a846c0579fff799161fadcc5d5056708f">  963</a></span><span class="preprocessor">#define RDC_SIGN_CNT_Q_CNT_NEG_GET(x) (((uint32_t)(x) &amp; RDC_SIGN_CNT_Q_CNT_NEG_MASK) &gt;&gt; RDC_SIGN_CNT_Q_CNT_NEG_SHIFT)</span></div>
<div class="line"><a id="l00964" name="l00964"></a><span class="lineno">  964</span> </div>
<div class="line"><a id="l00965" name="l00965"></a><span class="lineno">  965</span><span class="comment">/*</span></div>
<div class="line"><a id="l00966" name="l00966"></a><span class="lineno">  966</span><span class="comment"> * CNT_POS (RO)</span></div>
<div class="line"><a id="l00967" name="l00967"></a><span class="lineno">  967</span><span class="comment"> *</span></div>
<div class="line"><a id="l00968" name="l00968"></a><span class="lineno">  968</span><span class="comment"> * Negative sample counter during positive rectify signal</span></div>
<div class="line"><a id="l00969" name="l00969"></a><span class="lineno">  969</span><span class="comment"> */</span></div>
<div class="line"><a id="l00970" name="l00970"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#af8a286c7309d3e41480b92f1985c020c">  970</a></span><span class="preprocessor">#define RDC_SIGN_CNT_Q_CNT_POS_MASK (0xFFFFU)</span></div>
<div class="line"><a id="l00971" name="l00971"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a1f14daad82a3744fe3997c2d37831f26">  971</a></span><span class="preprocessor">#define RDC_SIGN_CNT_Q_CNT_POS_SHIFT (0U)</span></div>
<div class="line"><a id="l00972" name="l00972"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#ab372e5171abda629df1888008a7c3d86">  972</a></span><span class="preprocessor">#define RDC_SIGN_CNT_Q_CNT_POS_GET(x) (((uint32_t)(x) &amp; RDC_SIGN_CNT_Q_CNT_POS_MASK) &gt;&gt; RDC_SIGN_CNT_Q_CNT_POS_SHIFT)</span></div>
<div class="line"><a id="l00973" name="l00973"></a><span class="lineno">  973</span> </div>
<div class="line"><a id="l00974" name="l00974"></a><span class="lineno">  974</span><span class="comment">/* Bitfield definition for register: AMP_MAX */</span></div>
<div class="line"><a id="l00975" name="l00975"></a><span class="lineno">  975</span><span class="comment">/*</span></div>
<div class="line"><a id="l00976" name="l00976"></a><span class="lineno">  976</span><span class="comment"> * MAX (RW)</span></div>
<div class="line"><a id="l00977" name="l00977"></a><span class="lineno">  977</span><span class="comment"> *</span></div>
<div class="line"><a id="l00978" name="l00978"></a><span class="lineno">  978</span><span class="comment"> * the maximum of acc amplitude</span></div>
<div class="line"><a id="l00979" name="l00979"></a><span class="lineno">  979</span><span class="comment"> */</span></div>
<div class="line"><a id="l00980" name="l00980"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a75f3e40a693ad6220acb7b8a722a1535">  980</a></span><span class="preprocessor">#define RDC_AMP_MAX_MAX_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00981" name="l00981"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a5a88d31a128888314909001141254528">  981</a></span><span class="preprocessor">#define RDC_AMP_MAX_MAX_SHIFT (0U)</span></div>
<div class="line"><a id="l00982" name="l00982"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a91b9060ddaaf50625860ad3229776216">  982</a></span><span class="preprocessor">#define RDC_AMP_MAX_MAX_SET(x) (((uint32_t)(x) &lt;&lt; RDC_AMP_MAX_MAX_SHIFT) &amp; RDC_AMP_MAX_MAX_MASK)</span></div>
<div class="line"><a id="l00983" name="l00983"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a135724192bd3e940a61d13724daa6e78">  983</a></span><span class="preprocessor">#define RDC_AMP_MAX_MAX_GET(x) (((uint32_t)(x) &amp; RDC_AMP_MAX_MAX_MASK) &gt;&gt; RDC_AMP_MAX_MAX_SHIFT)</span></div>
<div class="line"><a id="l00984" name="l00984"></a><span class="lineno">  984</span> </div>
<div class="line"><a id="l00985" name="l00985"></a><span class="lineno">  985</span><span class="comment">/* Bitfield definition for register: AMP_MIN */</span></div>
<div class="line"><a id="l00986" name="l00986"></a><span class="lineno">  986</span><span class="comment">/*</span></div>
<div class="line"><a id="l00987" name="l00987"></a><span class="lineno">  987</span><span class="comment"> * MIN (RW)</span></div>
<div class="line"><a id="l00988" name="l00988"></a><span class="lineno">  988</span><span class="comment"> *</span></div>
<div class="line"><a id="l00989" name="l00989"></a><span class="lineno">  989</span><span class="comment"> * the minimum of acc amplitude</span></div>
<div class="line"><a id="l00990" name="l00990"></a><span class="lineno">  990</span><span class="comment"> */</span></div>
<div class="line"><a id="l00991" name="l00991"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#ad8b2c0ad8d59709dc8876199367d3a1c">  991</a></span><span class="preprocessor">#define RDC_AMP_MIN_MIN_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00992" name="l00992"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a05dc7e02973623bf6a37f9591ceb8b9b">  992</a></span><span class="preprocessor">#define RDC_AMP_MIN_MIN_SHIFT (0U)</span></div>
<div class="line"><a id="l00993" name="l00993"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a0b735f1f03f169507b8d25f19c3bab0c">  993</a></span><span class="preprocessor">#define RDC_AMP_MIN_MIN_SET(x) (((uint32_t)(x) &lt;&lt; RDC_AMP_MIN_MIN_SHIFT) &amp; RDC_AMP_MIN_MIN_MASK)</span></div>
<div class="line"><a id="l00994" name="l00994"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#ae7c78061377135457c44cec66dc5f2e6">  994</a></span><span class="preprocessor">#define RDC_AMP_MIN_MIN_GET(x) (((uint32_t)(x) &amp; RDC_AMP_MIN_MIN_MASK) &gt;&gt; RDC_AMP_MIN_MIN_SHIFT)</span></div>
<div class="line"><a id="l00995" name="l00995"></a><span class="lineno">  995</span> </div>
<div class="line"><a id="l00996" name="l00996"></a><span class="lineno">  996</span><span class="comment">/* Bitfield definition for register: INT_EN */</span></div>
<div class="line"><a id="l00997" name="l00997"></a><span class="lineno">  997</span><span class="comment">/*</span></div>
<div class="line"><a id="l00998" name="l00998"></a><span class="lineno">  998</span><span class="comment"> * INT_EN (RW)</span></div>
<div class="line"><a id="l00999" name="l00999"></a><span class="lineno">  999</span><span class="comment"> *</span></div>
<div class="line"><a id="l01000" name="l01000"></a><span class="lineno"> 1000</span><span class="comment"> * enable interrupt output</span></div>
<div class="line"><a id="l01001" name="l01001"></a><span class="lineno"> 1001</span><span class="comment"> */</span></div>
<div class="line"><a id="l01002" name="l01002"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#aafa4e2815f303665db95d37fe95f6179"> 1002</a></span><span class="preprocessor">#define RDC_INT_EN_INT_EN_MASK (0x80000000UL)</span></div>
<div class="line"><a id="l01003" name="l01003"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#ae0065be0f623fcaef68c097fbb7f8dc6"> 1003</a></span><span class="preprocessor">#define RDC_INT_EN_INT_EN_SHIFT (31U)</span></div>
<div class="line"><a id="l01004" name="l01004"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#aa39814f538144a50db1f26e506225cb3"> 1004</a></span><span class="preprocessor">#define RDC_INT_EN_INT_EN_SET(x) (((uint32_t)(x) &lt;&lt; RDC_INT_EN_INT_EN_SHIFT) &amp; RDC_INT_EN_INT_EN_MASK)</span></div>
<div class="line"><a id="l01005" name="l01005"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a587964ba51b2ac47193d63d9bf7153f1"> 1005</a></span><span class="preprocessor">#define RDC_INT_EN_INT_EN_GET(x) (((uint32_t)(x) &amp; RDC_INT_EN_INT_EN_MASK) &gt;&gt; RDC_INT_EN_INT_EN_SHIFT)</span></div>
<div class="line"><a id="l01006" name="l01006"></a><span class="lineno"> 1006</span> </div>
<div class="line"><a id="l01007" name="l01007"></a><span class="lineno"> 1007</span><span class="comment">/*</span></div>
<div class="line"><a id="l01008" name="l01008"></a><span class="lineno"> 1008</span><span class="comment"> * ACC_VLD_I_EN (RW)</span></div>
<div class="line"><a id="l01009" name="l01009"></a><span class="lineno"> 1009</span><span class="comment"> *</span></div>
<div class="line"><a id="l01010" name="l01010"></a><span class="lineno"> 1010</span><span class="comment"> * i_channel accumulate valid interrupt enable for i_channel</span></div>
<div class="line"><a id="l01011" name="l01011"></a><span class="lineno"> 1011</span><span class="comment"> */</span></div>
<div class="line"><a id="l01012" name="l01012"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a84984791a64b7237031525b1730c7d6a"> 1012</a></span><span class="preprocessor">#define RDC_INT_EN_ACC_VLD_I_EN_MASK (0x8000U)</span></div>
<div class="line"><a id="l01013" name="l01013"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a3815d5a5a92ebf42409e43a3fc8fade7"> 1013</a></span><span class="preprocessor">#define RDC_INT_EN_ACC_VLD_I_EN_SHIFT (15U)</span></div>
<div class="line"><a id="l01014" name="l01014"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a8fc90429f691a4a2cf39928bd8810790"> 1014</a></span><span class="preprocessor">#define RDC_INT_EN_ACC_VLD_I_EN_SET(x) (((uint32_t)(x) &lt;&lt; RDC_INT_EN_ACC_VLD_I_EN_SHIFT) &amp; RDC_INT_EN_ACC_VLD_I_EN_MASK)</span></div>
<div class="line"><a id="l01015" name="l01015"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#aafe2eac48d0c6cd79f440b6893df6505"> 1015</a></span><span class="preprocessor">#define RDC_INT_EN_ACC_VLD_I_EN_GET(x) (((uint32_t)(x) &amp; RDC_INT_EN_ACC_VLD_I_EN_MASK) &gt;&gt; RDC_INT_EN_ACC_VLD_I_EN_SHIFT)</span></div>
<div class="line"><a id="l01016" name="l01016"></a><span class="lineno"> 1016</span> </div>
<div class="line"><a id="l01017" name="l01017"></a><span class="lineno"> 1017</span><span class="comment">/*</span></div>
<div class="line"><a id="l01018" name="l01018"></a><span class="lineno"> 1018</span><span class="comment"> * ACC_VLD_Q_EN (RW)</span></div>
<div class="line"><a id="l01019" name="l01019"></a><span class="lineno"> 1019</span><span class="comment"> *</span></div>
<div class="line"><a id="l01020" name="l01020"></a><span class="lineno"> 1020</span><span class="comment"> * q_channel accumulate valid interrupt enable for i_channel</span></div>
<div class="line"><a id="l01021" name="l01021"></a><span class="lineno"> 1021</span><span class="comment"> */</span></div>
<div class="line"><a id="l01022" name="l01022"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a670f6ac1cd85ca3697b59ba189d2009e"> 1022</a></span><span class="preprocessor">#define RDC_INT_EN_ACC_VLD_Q_EN_MASK (0x4000U)</span></div>
<div class="line"><a id="l01023" name="l01023"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a8113138dd0541ba81f597dea9d472722"> 1023</a></span><span class="preprocessor">#define RDC_INT_EN_ACC_VLD_Q_EN_SHIFT (14U)</span></div>
<div class="line"><a id="l01024" name="l01024"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#abe8636043497ad3d6d502c19b4d5756b"> 1024</a></span><span class="preprocessor">#define RDC_INT_EN_ACC_VLD_Q_EN_SET(x) (((uint32_t)(x) &lt;&lt; RDC_INT_EN_ACC_VLD_Q_EN_SHIFT) &amp; RDC_INT_EN_ACC_VLD_Q_EN_MASK)</span></div>
<div class="line"><a id="l01025" name="l01025"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a38dba2da72e04d89822eed06ef0ea581"> 1025</a></span><span class="preprocessor">#define RDC_INT_EN_ACC_VLD_Q_EN_GET(x) (((uint32_t)(x) &amp; RDC_INT_EN_ACC_VLD_Q_EN_MASK) &gt;&gt; RDC_INT_EN_ACC_VLD_Q_EN_SHIFT)</span></div>
<div class="line"><a id="l01026" name="l01026"></a><span class="lineno"> 1026</span> </div>
<div class="line"><a id="l01027" name="l01027"></a><span class="lineno"> 1027</span><span class="comment">/*</span></div>
<div class="line"><a id="l01028" name="l01028"></a><span class="lineno"> 1028</span><span class="comment"> * RISING_DELAY_I_EN (RW)</span></div>
<div class="line"><a id="l01029" name="l01029"></a><span class="lineno"> 1029</span><span class="comment"> *</span></div>
<div class="line"><a id="l01030" name="l01030"></a><span class="lineno"> 1030</span><span class="comment"> * i_channel delayed rectify signal rising edge interrupt enable</span></div>
<div class="line"><a id="l01031" name="l01031"></a><span class="lineno"> 1031</span><span class="comment"> */</span></div>
<div class="line"><a id="l01032" name="l01032"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a4c80f3c237b48a3f78e1a772d70289bf"> 1032</a></span><span class="preprocessor">#define RDC_INT_EN_RISING_DELAY_I_EN_MASK (0x2000U)</span></div>
<div class="line"><a id="l01033" name="l01033"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#aaebce376f5d7f124254910a722a310b0"> 1033</a></span><span class="preprocessor">#define RDC_INT_EN_RISING_DELAY_I_EN_SHIFT (13U)</span></div>
<div class="line"><a id="l01034" name="l01034"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a69b5ec63368053841d70e412677713b3"> 1034</a></span><span class="preprocessor">#define RDC_INT_EN_RISING_DELAY_I_EN_SET(x) (((uint32_t)(x) &lt;&lt; RDC_INT_EN_RISING_DELAY_I_EN_SHIFT) &amp; RDC_INT_EN_RISING_DELAY_I_EN_MASK)</span></div>
<div class="line"><a id="l01035" name="l01035"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a9977111366051b32b76f492bd679465a"> 1035</a></span><span class="preprocessor">#define RDC_INT_EN_RISING_DELAY_I_EN_GET(x) (((uint32_t)(x) &amp; RDC_INT_EN_RISING_DELAY_I_EN_MASK) &gt;&gt; RDC_INT_EN_RISING_DELAY_I_EN_SHIFT)</span></div>
<div class="line"><a id="l01036" name="l01036"></a><span class="lineno"> 1036</span> </div>
<div class="line"><a id="l01037" name="l01037"></a><span class="lineno"> 1037</span><span class="comment">/*</span></div>
<div class="line"><a id="l01038" name="l01038"></a><span class="lineno"> 1038</span><span class="comment"> * FALLING_DELAY_I_EN (RW)</span></div>
<div class="line"><a id="l01039" name="l01039"></a><span class="lineno"> 1039</span><span class="comment"> *</span></div>
<div class="line"><a id="l01040" name="l01040"></a><span class="lineno"> 1040</span><span class="comment"> * i_channel delayed rectify signal falling edge interrupt enable</span></div>
<div class="line"><a id="l01041" name="l01041"></a><span class="lineno"> 1041</span><span class="comment"> */</span></div>
<div class="line"><a id="l01042" name="l01042"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#adf6056fe0275b26db88a94f491f097ca"> 1042</a></span><span class="preprocessor">#define RDC_INT_EN_FALLING_DELAY_I_EN_MASK (0x1000U)</span></div>
<div class="line"><a id="l01043" name="l01043"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#ae75f740a39937962bff528abac074030"> 1043</a></span><span class="preprocessor">#define RDC_INT_EN_FALLING_DELAY_I_EN_SHIFT (12U)</span></div>
<div class="line"><a id="l01044" name="l01044"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#adb87e708500126b174f2f879b9dbe3cd"> 1044</a></span><span class="preprocessor">#define RDC_INT_EN_FALLING_DELAY_I_EN_SET(x) (((uint32_t)(x) &lt;&lt; RDC_INT_EN_FALLING_DELAY_I_EN_SHIFT) &amp; RDC_INT_EN_FALLING_DELAY_I_EN_MASK)</span></div>
<div class="line"><a id="l01045" name="l01045"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a2efd23c3494276da90310659fdf813de"> 1045</a></span><span class="preprocessor">#define RDC_INT_EN_FALLING_DELAY_I_EN_GET(x) (((uint32_t)(x) &amp; RDC_INT_EN_FALLING_DELAY_I_EN_MASK) &gt;&gt; RDC_INT_EN_FALLING_DELAY_I_EN_SHIFT)</span></div>
<div class="line"><a id="l01046" name="l01046"></a><span class="lineno"> 1046</span> </div>
<div class="line"><a id="l01047" name="l01047"></a><span class="lineno"> 1047</span><span class="comment">/*</span></div>
<div class="line"><a id="l01048" name="l01048"></a><span class="lineno"> 1048</span><span class="comment"> * RISING_DELAY_Q_EN (RW)</span></div>
<div class="line"><a id="l01049" name="l01049"></a><span class="lineno"> 1049</span><span class="comment"> *</span></div>
<div class="line"><a id="l01050" name="l01050"></a><span class="lineno"> 1050</span><span class="comment"> * q_channel delayed rectify signal rising edge interrupt enable</span></div>
<div class="line"><a id="l01051" name="l01051"></a><span class="lineno"> 1051</span><span class="comment"> */</span></div>
<div class="line"><a id="l01052" name="l01052"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a7746b096976b8dccef5deeb63116b771"> 1052</a></span><span class="preprocessor">#define RDC_INT_EN_RISING_DELAY_Q_EN_MASK (0x800U)</span></div>
<div class="line"><a id="l01053" name="l01053"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#aaf6831df2cf5a547dd5f40e847c86f13"> 1053</a></span><span class="preprocessor">#define RDC_INT_EN_RISING_DELAY_Q_EN_SHIFT (11U)</span></div>
<div class="line"><a id="l01054" name="l01054"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a2e4ca66c5cdb06e5923f314a79e564b6"> 1054</a></span><span class="preprocessor">#define RDC_INT_EN_RISING_DELAY_Q_EN_SET(x) (((uint32_t)(x) &lt;&lt; RDC_INT_EN_RISING_DELAY_Q_EN_SHIFT) &amp; RDC_INT_EN_RISING_DELAY_Q_EN_MASK)</span></div>
<div class="line"><a id="l01055" name="l01055"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a03cc0895c0c91326140e8e46b8ea98ce"> 1055</a></span><span class="preprocessor">#define RDC_INT_EN_RISING_DELAY_Q_EN_GET(x) (((uint32_t)(x) &amp; RDC_INT_EN_RISING_DELAY_Q_EN_MASK) &gt;&gt; RDC_INT_EN_RISING_DELAY_Q_EN_SHIFT)</span></div>
<div class="line"><a id="l01056" name="l01056"></a><span class="lineno"> 1056</span> </div>
<div class="line"><a id="l01057" name="l01057"></a><span class="lineno"> 1057</span><span class="comment">/*</span></div>
<div class="line"><a id="l01058" name="l01058"></a><span class="lineno"> 1058</span><span class="comment"> * FALLING_DELAY_Q_EN (RW)</span></div>
<div class="line"><a id="l01059" name="l01059"></a><span class="lineno"> 1059</span><span class="comment"> *</span></div>
<div class="line"><a id="l01060" name="l01060"></a><span class="lineno"> 1060</span><span class="comment"> * q_channel delayed rectify signal falling edge interrupt enable</span></div>
<div class="line"><a id="l01061" name="l01061"></a><span class="lineno"> 1061</span><span class="comment"> */</span></div>
<div class="line"><a id="l01062" name="l01062"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a973c75bb13c89ad771d266001b9d9981"> 1062</a></span><span class="preprocessor">#define RDC_INT_EN_FALLING_DELAY_Q_EN_MASK (0x400U)</span></div>
<div class="line"><a id="l01063" name="l01063"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#af8ba5ec793df49dce32cb020c848e31a"> 1063</a></span><span class="preprocessor">#define RDC_INT_EN_FALLING_DELAY_Q_EN_SHIFT (10U)</span></div>
<div class="line"><a id="l01064" name="l01064"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a2ccc202019ef71c36f90fc1557d29bc3"> 1064</a></span><span class="preprocessor">#define RDC_INT_EN_FALLING_DELAY_Q_EN_SET(x) (((uint32_t)(x) &lt;&lt; RDC_INT_EN_FALLING_DELAY_Q_EN_SHIFT) &amp; RDC_INT_EN_FALLING_DELAY_Q_EN_MASK)</span></div>
<div class="line"><a id="l01065" name="l01065"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#af6ea8009bf8dbf07a857c7a2033f2659"> 1065</a></span><span class="preprocessor">#define RDC_INT_EN_FALLING_DELAY_Q_EN_GET(x) (((uint32_t)(x) &amp; RDC_INT_EN_FALLING_DELAY_Q_EN_MASK) &gt;&gt; RDC_INT_EN_FALLING_DELAY_Q_EN_SHIFT)</span></div>
<div class="line"><a id="l01066" name="l01066"></a><span class="lineno"> 1066</span> </div>
<div class="line"><a id="l01067" name="l01067"></a><span class="lineno"> 1067</span><span class="comment">/*</span></div>
<div class="line"><a id="l01068" name="l01068"></a><span class="lineno"> 1068</span><span class="comment"> * SAMPLE_RISING_I_EN (RW)</span></div>
<div class="line"><a id="l01069" name="l01069"></a><span class="lineno"> 1069</span><span class="comment"> *</span></div>
<div class="line"><a id="l01070" name="l01070"></a><span class="lineno"> 1070</span><span class="comment"> * i_channel rising edge interrupt enable</span></div>
<div class="line"><a id="l01071" name="l01071"></a><span class="lineno"> 1071</span><span class="comment"> */</span></div>
<div class="line"><a id="l01072" name="l01072"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a123389bd290c5017df94f941daa65528"> 1072</a></span><span class="preprocessor">#define RDC_INT_EN_SAMPLE_RISING_I_EN_MASK (0x200U)</span></div>
<div class="line"><a id="l01073" name="l01073"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a9d326c64fc08f10c55507ec690b6b335"> 1073</a></span><span class="preprocessor">#define RDC_INT_EN_SAMPLE_RISING_I_EN_SHIFT (9U)</span></div>
<div class="line"><a id="l01074" name="l01074"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a037e9823c7fbc10360f464e02bb0079d"> 1074</a></span><span class="preprocessor">#define RDC_INT_EN_SAMPLE_RISING_I_EN_SET(x) (((uint32_t)(x) &lt;&lt; RDC_INT_EN_SAMPLE_RISING_I_EN_SHIFT) &amp; RDC_INT_EN_SAMPLE_RISING_I_EN_MASK)</span></div>
<div class="line"><a id="l01075" name="l01075"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#adedac6a66a1a79c98dfd5d8bf0916f4f"> 1075</a></span><span class="preprocessor">#define RDC_INT_EN_SAMPLE_RISING_I_EN_GET(x) (((uint32_t)(x) &amp; RDC_INT_EN_SAMPLE_RISING_I_EN_MASK) &gt;&gt; RDC_INT_EN_SAMPLE_RISING_I_EN_SHIFT)</span></div>
<div class="line"><a id="l01076" name="l01076"></a><span class="lineno"> 1076</span> </div>
<div class="line"><a id="l01077" name="l01077"></a><span class="lineno"> 1077</span><span class="comment">/*</span></div>
<div class="line"><a id="l01078" name="l01078"></a><span class="lineno"> 1078</span><span class="comment"> * SAMPLE_FALLING_I_EN (RW)</span></div>
<div class="line"><a id="l01079" name="l01079"></a><span class="lineno"> 1079</span><span class="comment"> *</span></div>
<div class="line"><a id="l01080" name="l01080"></a><span class="lineno"> 1080</span><span class="comment"> * i_channel falling edge interrupt enable</span></div>
<div class="line"><a id="l01081" name="l01081"></a><span class="lineno"> 1081</span><span class="comment"> */</span></div>
<div class="line"><a id="l01082" name="l01082"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#aa844fa450aa695b392949aeeed167a76"> 1082</a></span><span class="preprocessor">#define RDC_INT_EN_SAMPLE_FALLING_I_EN_MASK (0x100U)</span></div>
<div class="line"><a id="l01083" name="l01083"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a62906fa9390ca749f1ccad3fbab60cb0"> 1083</a></span><span class="preprocessor">#define RDC_INT_EN_SAMPLE_FALLING_I_EN_SHIFT (8U)</span></div>
<div class="line"><a id="l01084" name="l01084"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a7113850ff2d0cfbd21f1e5cb610df7b5"> 1084</a></span><span class="preprocessor">#define RDC_INT_EN_SAMPLE_FALLING_I_EN_SET(x) (((uint32_t)(x) &lt;&lt; RDC_INT_EN_SAMPLE_FALLING_I_EN_SHIFT) &amp; RDC_INT_EN_SAMPLE_FALLING_I_EN_MASK)</span></div>
<div class="line"><a id="l01085" name="l01085"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a5ee9de4f3a22f3f62c4dad92b72d4c01"> 1085</a></span><span class="preprocessor">#define RDC_INT_EN_SAMPLE_FALLING_I_EN_GET(x) (((uint32_t)(x) &amp; RDC_INT_EN_SAMPLE_FALLING_I_EN_MASK) &gt;&gt; RDC_INT_EN_SAMPLE_FALLING_I_EN_SHIFT)</span></div>
<div class="line"><a id="l01086" name="l01086"></a><span class="lineno"> 1086</span> </div>
<div class="line"><a id="l01087" name="l01087"></a><span class="lineno"> 1087</span><span class="comment">/*</span></div>
<div class="line"><a id="l01088" name="l01088"></a><span class="lineno"> 1088</span><span class="comment"> * SAMPLE_RISING_Q_EN (RW)</span></div>
<div class="line"><a id="l01089" name="l01089"></a><span class="lineno"> 1089</span><span class="comment"> *</span></div>
<div class="line"><a id="l01090" name="l01090"></a><span class="lineno"> 1090</span><span class="comment"> * q_channel rising edge interrupt enable</span></div>
<div class="line"><a id="l01091" name="l01091"></a><span class="lineno"> 1091</span><span class="comment"> */</span></div>
<div class="line"><a id="l01092" name="l01092"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#ab339497b59fc2a67d345d11c56f8acb5"> 1092</a></span><span class="preprocessor">#define RDC_INT_EN_SAMPLE_RISING_Q_EN_MASK (0x80U)</span></div>
<div class="line"><a id="l01093" name="l01093"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a4fc7e0f3d7ab445ae696e972c8cbaabe"> 1093</a></span><span class="preprocessor">#define RDC_INT_EN_SAMPLE_RISING_Q_EN_SHIFT (7U)</span></div>
<div class="line"><a id="l01094" name="l01094"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a4bd0c8bd43612be1ecec2874b7f31e2c"> 1094</a></span><span class="preprocessor">#define RDC_INT_EN_SAMPLE_RISING_Q_EN_SET(x) (((uint32_t)(x) &lt;&lt; RDC_INT_EN_SAMPLE_RISING_Q_EN_SHIFT) &amp; RDC_INT_EN_SAMPLE_RISING_Q_EN_MASK)</span></div>
<div class="line"><a id="l01095" name="l01095"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#af15182963490777f66b2613db8da9f89"> 1095</a></span><span class="preprocessor">#define RDC_INT_EN_SAMPLE_RISING_Q_EN_GET(x) (((uint32_t)(x) &amp; RDC_INT_EN_SAMPLE_RISING_Q_EN_MASK) &gt;&gt; RDC_INT_EN_SAMPLE_RISING_Q_EN_SHIFT)</span></div>
<div class="line"><a id="l01096" name="l01096"></a><span class="lineno"> 1096</span> </div>
<div class="line"><a id="l01097" name="l01097"></a><span class="lineno"> 1097</span><span class="comment">/*</span></div>
<div class="line"><a id="l01098" name="l01098"></a><span class="lineno"> 1098</span><span class="comment"> * SAMPLE_FALLING_Q_EN (RW)</span></div>
<div class="line"><a id="l01099" name="l01099"></a><span class="lineno"> 1099</span><span class="comment"> *</span></div>
<div class="line"><a id="l01100" name="l01100"></a><span class="lineno"> 1100</span><span class="comment"> * q_channel falling edge interrupt enable</span></div>
<div class="line"><a id="l01101" name="l01101"></a><span class="lineno"> 1101</span><span class="comment"> */</span></div>
<div class="line"><a id="l01102" name="l01102"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a944abccbfbf4a5a579bab3a3100da04d"> 1102</a></span><span class="preprocessor">#define RDC_INT_EN_SAMPLE_FALLING_Q_EN_MASK (0x40U)</span></div>
<div class="line"><a id="l01103" name="l01103"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#abc3e8070022bdce1e1911a82922ae2bd"> 1103</a></span><span class="preprocessor">#define RDC_INT_EN_SAMPLE_FALLING_Q_EN_SHIFT (6U)</span></div>
<div class="line"><a id="l01104" name="l01104"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a8b3c81d0e55220d47b7c5404e8704e54"> 1104</a></span><span class="preprocessor">#define RDC_INT_EN_SAMPLE_FALLING_Q_EN_SET(x) (((uint32_t)(x) &lt;&lt; RDC_INT_EN_SAMPLE_FALLING_Q_EN_SHIFT) &amp; RDC_INT_EN_SAMPLE_FALLING_Q_EN_MASK)</span></div>
<div class="line"><a id="l01105" name="l01105"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#afa8cb4c32b0d6fa14d7f0d938081fa76"> 1105</a></span><span class="preprocessor">#define RDC_INT_EN_SAMPLE_FALLING_Q_EN_GET(x) (((uint32_t)(x) &amp; RDC_INT_EN_SAMPLE_FALLING_Q_EN_MASK) &gt;&gt; RDC_INT_EN_SAMPLE_FALLING_Q_EN_SHIFT)</span></div>
<div class="line"><a id="l01106" name="l01106"></a><span class="lineno"> 1106</span> </div>
<div class="line"><a id="l01107" name="l01107"></a><span class="lineno"> 1107</span><span class="comment">/*</span></div>
<div class="line"><a id="l01108" name="l01108"></a><span class="lineno"> 1108</span><span class="comment"> * ACC_VLD_I_OVH_EN (RW)</span></div>
<div class="line"><a id="l01109" name="l01109"></a><span class="lineno"> 1109</span><span class="comment"> *</span></div>
<div class="line"><a id="l01110" name="l01110"></a><span class="lineno"> 1110</span><span class="comment"> * i_channel accumulate overflow interrupt enable</span></div>
<div class="line"><a id="l01111" name="l01111"></a><span class="lineno"> 1111</span><span class="comment"> */</span></div>
<div class="line"><a id="l01112" name="l01112"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a26b5d50f47eb8bf99c060786a00b5b2a"> 1112</a></span><span class="preprocessor">#define RDC_INT_EN_ACC_VLD_I_OVH_EN_MASK (0x20U)</span></div>
<div class="line"><a id="l01113" name="l01113"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a7522080d6905f2d494373110647b4824"> 1113</a></span><span class="preprocessor">#define RDC_INT_EN_ACC_VLD_I_OVH_EN_SHIFT (5U)</span></div>
<div class="line"><a id="l01114" name="l01114"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a5beefc29e7561877e23b9cf0b2353353"> 1114</a></span><span class="preprocessor">#define RDC_INT_EN_ACC_VLD_I_OVH_EN_SET(x) (((uint32_t)(x) &lt;&lt; RDC_INT_EN_ACC_VLD_I_OVH_EN_SHIFT) &amp; RDC_INT_EN_ACC_VLD_I_OVH_EN_MASK)</span></div>
<div class="line"><a id="l01115" name="l01115"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#ae4829d0539ba673bf40cb9a032eae8ec"> 1115</a></span><span class="preprocessor">#define RDC_INT_EN_ACC_VLD_I_OVH_EN_GET(x) (((uint32_t)(x) &amp; RDC_INT_EN_ACC_VLD_I_OVH_EN_MASK) &gt;&gt; RDC_INT_EN_ACC_VLD_I_OVH_EN_SHIFT)</span></div>
<div class="line"><a id="l01116" name="l01116"></a><span class="lineno"> 1116</span> </div>
<div class="line"><a id="l01117" name="l01117"></a><span class="lineno"> 1117</span><span class="comment">/*</span></div>
<div class="line"><a id="l01118" name="l01118"></a><span class="lineno"> 1118</span><span class="comment"> * ACC_VLD_Q_OVH_EN (RW)</span></div>
<div class="line"><a id="l01119" name="l01119"></a><span class="lineno"> 1119</span><span class="comment"> *</span></div>
<div class="line"><a id="l01120" name="l01120"></a><span class="lineno"> 1120</span><span class="comment"> * q_channel accumulate overflow interrupt enable</span></div>
<div class="line"><a id="l01121" name="l01121"></a><span class="lineno"> 1121</span><span class="comment"> */</span></div>
<div class="line"><a id="l01122" name="l01122"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a799404721c9f705cacaf2b6fb6614788"> 1122</a></span><span class="preprocessor">#define RDC_INT_EN_ACC_VLD_Q_OVH_EN_MASK (0x10U)</span></div>
<div class="line"><a id="l01123" name="l01123"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a3ba3400b0881016ce43653b92a83c7ba"> 1123</a></span><span class="preprocessor">#define RDC_INT_EN_ACC_VLD_Q_OVH_EN_SHIFT (4U)</span></div>
<div class="line"><a id="l01124" name="l01124"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a854a5a72d530edc27d70b6b2576da7d2"> 1124</a></span><span class="preprocessor">#define RDC_INT_EN_ACC_VLD_Q_OVH_EN_SET(x) (((uint32_t)(x) &lt;&lt; RDC_INT_EN_ACC_VLD_Q_OVH_EN_SHIFT) &amp; RDC_INT_EN_ACC_VLD_Q_OVH_EN_MASK)</span></div>
<div class="line"><a id="l01125" name="l01125"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a3ff5bc1e71087a90475823c7db181d16"> 1125</a></span><span class="preprocessor">#define RDC_INT_EN_ACC_VLD_Q_OVH_EN_GET(x) (((uint32_t)(x) &amp; RDC_INT_EN_ACC_VLD_Q_OVH_EN_MASK) &gt;&gt; RDC_INT_EN_ACC_VLD_Q_OVH_EN_SHIFT)</span></div>
<div class="line"><a id="l01126" name="l01126"></a><span class="lineno"> 1126</span> </div>
<div class="line"><a id="l01127" name="l01127"></a><span class="lineno"> 1127</span><span class="comment">/*</span></div>
<div class="line"><a id="l01128" name="l01128"></a><span class="lineno"> 1128</span><span class="comment"> * ACC_VLD_I_OVL_EN (RW)</span></div>
<div class="line"><a id="l01129" name="l01129"></a><span class="lineno"> 1129</span><span class="comment"> *</span></div>
<div class="line"><a id="l01130" name="l01130"></a><span class="lineno"> 1130</span><span class="comment"> * i_channel accumulate underflow interrupt enable</span></div>
<div class="line"><a id="l01131" name="l01131"></a><span class="lineno"> 1131</span><span class="comment"> */</span></div>
<div class="line"><a id="l01132" name="l01132"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a0e3bb791ca5a8e927376c7c260f89c72"> 1132</a></span><span class="preprocessor">#define RDC_INT_EN_ACC_VLD_I_OVL_EN_MASK (0x8U)</span></div>
<div class="line"><a id="l01133" name="l01133"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#ad3b5b26230f9a75ce218912f5ddc9b8e"> 1133</a></span><span class="preprocessor">#define RDC_INT_EN_ACC_VLD_I_OVL_EN_SHIFT (3U)</span></div>
<div class="line"><a id="l01134" name="l01134"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#ad590bee81b3d8dcaa9f9fd10fc2eaec8"> 1134</a></span><span class="preprocessor">#define RDC_INT_EN_ACC_VLD_I_OVL_EN_SET(x) (((uint32_t)(x) &lt;&lt; RDC_INT_EN_ACC_VLD_I_OVL_EN_SHIFT) &amp; RDC_INT_EN_ACC_VLD_I_OVL_EN_MASK)</span></div>
<div class="line"><a id="l01135" name="l01135"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a744186a3ded1a7be9e00d72ce12b5352"> 1135</a></span><span class="preprocessor">#define RDC_INT_EN_ACC_VLD_I_OVL_EN_GET(x) (((uint32_t)(x) &amp; RDC_INT_EN_ACC_VLD_I_OVL_EN_MASK) &gt;&gt; RDC_INT_EN_ACC_VLD_I_OVL_EN_SHIFT)</span></div>
<div class="line"><a id="l01136" name="l01136"></a><span class="lineno"> 1136</span> </div>
<div class="line"><a id="l01137" name="l01137"></a><span class="lineno"> 1137</span><span class="comment">/*</span></div>
<div class="line"><a id="l01138" name="l01138"></a><span class="lineno"> 1138</span><span class="comment"> * ACC_VLD_Q_OVL_EN (RW)</span></div>
<div class="line"><a id="l01139" name="l01139"></a><span class="lineno"> 1139</span><span class="comment"> *</span></div>
<div class="line"><a id="l01140" name="l01140"></a><span class="lineno"> 1140</span><span class="comment"> * q_channel accumulate underflow interrupt enable</span></div>
<div class="line"><a id="l01141" name="l01141"></a><span class="lineno"> 1141</span><span class="comment"> */</span></div>
<div class="line"><a id="l01142" name="l01142"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a68ca3be04173a4a2ec7457e6d97ac9e8"> 1142</a></span><span class="preprocessor">#define RDC_INT_EN_ACC_VLD_Q_OVL_EN_MASK (0x4U)</span></div>
<div class="line"><a id="l01143" name="l01143"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#aa9d5b8097134b45a95e4694d9a89b372"> 1143</a></span><span class="preprocessor">#define RDC_INT_EN_ACC_VLD_Q_OVL_EN_SHIFT (2U)</span></div>
<div class="line"><a id="l01144" name="l01144"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a51639bb171311862cdef979eafd28a75"> 1144</a></span><span class="preprocessor">#define RDC_INT_EN_ACC_VLD_Q_OVL_EN_SET(x) (((uint32_t)(x) &lt;&lt; RDC_INT_EN_ACC_VLD_Q_OVL_EN_SHIFT) &amp; RDC_INT_EN_ACC_VLD_Q_OVL_EN_MASK)</span></div>
<div class="line"><a id="l01145" name="l01145"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#aa3a03eb639a67b03449ab071b2829f8b"> 1145</a></span><span class="preprocessor">#define RDC_INT_EN_ACC_VLD_Q_OVL_EN_GET(x) (((uint32_t)(x) &amp; RDC_INT_EN_ACC_VLD_Q_OVL_EN_MASK) &gt;&gt; RDC_INT_EN_ACC_VLD_Q_OVL_EN_SHIFT)</span></div>
<div class="line"><a id="l01146" name="l01146"></a><span class="lineno"> 1146</span> </div>
<div class="line"><a id="l01147" name="l01147"></a><span class="lineno"> 1147</span><span class="comment">/*</span></div>
<div class="line"><a id="l01148" name="l01148"></a><span class="lineno"> 1148</span><span class="comment"> * ACC_AMP_OVH_EN (RW)</span></div>
<div class="line"><a id="l01149" name="l01149"></a><span class="lineno"> 1149</span><span class="comment"> *</span></div>
<div class="line"><a id="l01150" name="l01150"></a><span class="lineno"> 1150</span><span class="comment"> * accumulate ample overflow interrupt enable</span></div>
<div class="line"><a id="l01151" name="l01151"></a><span class="lineno"> 1151</span><span class="comment"> */</span></div>
<div class="line"><a id="l01152" name="l01152"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a51435f57939ee8e6c6a484fd65222d1d"> 1152</a></span><span class="preprocessor">#define RDC_INT_EN_ACC_AMP_OVH_EN_MASK (0x2U)</span></div>
<div class="line"><a id="l01153" name="l01153"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#af2f3453dce441a2990781ed3795ae6c4"> 1153</a></span><span class="preprocessor">#define RDC_INT_EN_ACC_AMP_OVH_EN_SHIFT (1U)</span></div>
<div class="line"><a id="l01154" name="l01154"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a6c9bb9bda1405dcdf21139c5797e9d8f"> 1154</a></span><span class="preprocessor">#define RDC_INT_EN_ACC_AMP_OVH_EN_SET(x) (((uint32_t)(x) &lt;&lt; RDC_INT_EN_ACC_AMP_OVH_EN_SHIFT) &amp; RDC_INT_EN_ACC_AMP_OVH_EN_MASK)</span></div>
<div class="line"><a id="l01155" name="l01155"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a610e081aa85f37409e5d80db78af77f6"> 1155</a></span><span class="preprocessor">#define RDC_INT_EN_ACC_AMP_OVH_EN_GET(x) (((uint32_t)(x) &amp; RDC_INT_EN_ACC_AMP_OVH_EN_MASK) &gt;&gt; RDC_INT_EN_ACC_AMP_OVH_EN_SHIFT)</span></div>
<div class="line"><a id="l01156" name="l01156"></a><span class="lineno"> 1156</span> </div>
<div class="line"><a id="l01157" name="l01157"></a><span class="lineno"> 1157</span><span class="comment">/*</span></div>
<div class="line"><a id="l01158" name="l01158"></a><span class="lineno"> 1158</span><span class="comment"> * ACC_AMP_OVL_EN (RW)</span></div>
<div class="line"><a id="l01159" name="l01159"></a><span class="lineno"> 1159</span><span class="comment"> *</span></div>
<div class="line"><a id="l01160" name="l01160"></a><span class="lineno"> 1160</span><span class="comment"> * accumulate ample underflow interrupt enable</span></div>
<div class="line"><a id="l01161" name="l01161"></a><span class="lineno"> 1161</span><span class="comment"> */</span></div>
<div class="line"><a id="l01162" name="l01162"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a499d146dbd28c78d3f1245f5280680a0"> 1162</a></span><span class="preprocessor">#define RDC_INT_EN_ACC_AMP_OVL_EN_MASK (0x1U)</span></div>
<div class="line"><a id="l01163" name="l01163"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#ac81842c79c427a528cb28e1e1a847479"> 1163</a></span><span class="preprocessor">#define RDC_INT_EN_ACC_AMP_OVL_EN_SHIFT (0U)</span></div>
<div class="line"><a id="l01164" name="l01164"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a23d66a71f050f510dd204bd1e47cfc01"> 1164</a></span><span class="preprocessor">#define RDC_INT_EN_ACC_AMP_OVL_EN_SET(x) (((uint32_t)(x) &lt;&lt; RDC_INT_EN_ACC_AMP_OVL_EN_SHIFT) &amp; RDC_INT_EN_ACC_AMP_OVL_EN_MASK)</span></div>
<div class="line"><a id="l01165" name="l01165"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#aff8274d9f657795cfb08f77fae3cb52a"> 1165</a></span><span class="preprocessor">#define RDC_INT_EN_ACC_AMP_OVL_EN_GET(x) (((uint32_t)(x) &amp; RDC_INT_EN_ACC_AMP_OVL_EN_MASK) &gt;&gt; RDC_INT_EN_ACC_AMP_OVL_EN_SHIFT)</span></div>
<div class="line"><a id="l01166" name="l01166"></a><span class="lineno"> 1166</span> </div>
<div class="line"><a id="l01167" name="l01167"></a><span class="lineno"> 1167</span><span class="comment">/* Bitfield definition for register: ADC_INT_STATE */</span></div>
<div class="line"><a id="l01168" name="l01168"></a><span class="lineno"> 1168</span><span class="comment">/*</span></div>
<div class="line"><a id="l01169" name="l01169"></a><span class="lineno"> 1169</span><span class="comment"> * ACC_VLD_I_STA (W1C)</span></div>
<div class="line"><a id="l01170" name="l01170"></a><span class="lineno"> 1170</span><span class="comment"> *</span></div>
<div class="line"><a id="l01171" name="l01171"></a><span class="lineno"> 1171</span><span class="comment"> * i_channel accumulate valid interrupt status for i_channel</span></div>
<div class="line"><a id="l01172" name="l01172"></a><span class="lineno"> 1172</span><span class="comment"> */</span></div>
<div class="line"><a id="l01173" name="l01173"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#ae49c3bbd329cd9067108da48dd10a421"> 1173</a></span><span class="preprocessor">#define RDC_ADC_INT_STATE_ACC_VLD_I_STA_MASK (0x8000U)</span></div>
<div class="line"><a id="l01174" name="l01174"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a2a5ba24ccc6ef62af81883c90e429f6a"> 1174</a></span><span class="preprocessor">#define RDC_ADC_INT_STATE_ACC_VLD_I_STA_SHIFT (15U)</span></div>
<div class="line"><a id="l01175" name="l01175"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#adfda515135268608ae208fa71bcf3968"> 1175</a></span><span class="preprocessor">#define RDC_ADC_INT_STATE_ACC_VLD_I_STA_SET(x) (((uint32_t)(x) &lt;&lt; RDC_ADC_INT_STATE_ACC_VLD_I_STA_SHIFT) &amp; RDC_ADC_INT_STATE_ACC_VLD_I_STA_MASK)</span></div>
<div class="line"><a id="l01176" name="l01176"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a1c060a19bca0d5ab8b0283e0a6eeff9b"> 1176</a></span><span class="preprocessor">#define RDC_ADC_INT_STATE_ACC_VLD_I_STA_GET(x) (((uint32_t)(x) &amp; RDC_ADC_INT_STATE_ACC_VLD_I_STA_MASK) &gt;&gt; RDC_ADC_INT_STATE_ACC_VLD_I_STA_SHIFT)</span></div>
<div class="line"><a id="l01177" name="l01177"></a><span class="lineno"> 1177</span> </div>
<div class="line"><a id="l01178" name="l01178"></a><span class="lineno"> 1178</span><span class="comment">/*</span></div>
<div class="line"><a id="l01179" name="l01179"></a><span class="lineno"> 1179</span><span class="comment"> * ACC_VLD_Q_STA (W1C)</span></div>
<div class="line"><a id="l01180" name="l01180"></a><span class="lineno"> 1180</span><span class="comment"> *</span></div>
<div class="line"><a id="l01181" name="l01181"></a><span class="lineno"> 1181</span><span class="comment"> * q_channel accumulate valid interrupt status for i_channel</span></div>
<div class="line"><a id="l01182" name="l01182"></a><span class="lineno"> 1182</span><span class="comment"> */</span></div>
<div class="line"><a id="l01183" name="l01183"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#ac54551e05727f3b851a8a5bcf662bf27"> 1183</a></span><span class="preprocessor">#define RDC_ADC_INT_STATE_ACC_VLD_Q_STA_MASK (0x4000U)</span></div>
<div class="line"><a id="l01184" name="l01184"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a534b813604fa437a28888ed14952f308"> 1184</a></span><span class="preprocessor">#define RDC_ADC_INT_STATE_ACC_VLD_Q_STA_SHIFT (14U)</span></div>
<div class="line"><a id="l01185" name="l01185"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#ad0d531769a4227185ab4f8c6f0513d73"> 1185</a></span><span class="preprocessor">#define RDC_ADC_INT_STATE_ACC_VLD_Q_STA_SET(x) (((uint32_t)(x) &lt;&lt; RDC_ADC_INT_STATE_ACC_VLD_Q_STA_SHIFT) &amp; RDC_ADC_INT_STATE_ACC_VLD_Q_STA_MASK)</span></div>
<div class="line"><a id="l01186" name="l01186"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a174acbc8421193332f43452cdae3a19b"> 1186</a></span><span class="preprocessor">#define RDC_ADC_INT_STATE_ACC_VLD_Q_STA_GET(x) (((uint32_t)(x) &amp; RDC_ADC_INT_STATE_ACC_VLD_Q_STA_MASK) &gt;&gt; RDC_ADC_INT_STATE_ACC_VLD_Q_STA_SHIFT)</span></div>
<div class="line"><a id="l01187" name="l01187"></a><span class="lineno"> 1187</span> </div>
<div class="line"><a id="l01188" name="l01188"></a><span class="lineno"> 1188</span><span class="comment">/*</span></div>
<div class="line"><a id="l01189" name="l01189"></a><span class="lineno"> 1189</span><span class="comment"> * RISING_DELAY_I_STA (W1C)</span></div>
<div class="line"><a id="l01190" name="l01190"></a><span class="lineno"> 1190</span><span class="comment"> *</span></div>
<div class="line"><a id="l01191" name="l01191"></a><span class="lineno"> 1191</span><span class="comment"> * i_channel delayed rectify signal rising edge interrupt status</span></div>
<div class="line"><a id="l01192" name="l01192"></a><span class="lineno"> 1192</span><span class="comment"> */</span></div>
<div class="line"><a id="l01193" name="l01193"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a72b6bf3203a8c1cec04afb32745cfff5"> 1193</a></span><span class="preprocessor">#define RDC_ADC_INT_STATE_RISING_DELAY_I_STA_MASK (0x2000U)</span></div>
<div class="line"><a id="l01194" name="l01194"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#aeacbad48eb0f72922624debfe56f8e66"> 1194</a></span><span class="preprocessor">#define RDC_ADC_INT_STATE_RISING_DELAY_I_STA_SHIFT (13U)</span></div>
<div class="line"><a id="l01195" name="l01195"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a323b2ace24f0b91b0a57c8dcef654b85"> 1195</a></span><span class="preprocessor">#define RDC_ADC_INT_STATE_RISING_DELAY_I_STA_SET(x) (((uint32_t)(x) &lt;&lt; RDC_ADC_INT_STATE_RISING_DELAY_I_STA_SHIFT) &amp; RDC_ADC_INT_STATE_RISING_DELAY_I_STA_MASK)</span></div>
<div class="line"><a id="l01196" name="l01196"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a12ba22388d68fe3d3afd4cf63bbaf49f"> 1196</a></span><span class="preprocessor">#define RDC_ADC_INT_STATE_RISING_DELAY_I_STA_GET(x) (((uint32_t)(x) &amp; RDC_ADC_INT_STATE_RISING_DELAY_I_STA_MASK) &gt;&gt; RDC_ADC_INT_STATE_RISING_DELAY_I_STA_SHIFT)</span></div>
<div class="line"><a id="l01197" name="l01197"></a><span class="lineno"> 1197</span> </div>
<div class="line"><a id="l01198" name="l01198"></a><span class="lineno"> 1198</span><span class="comment">/*</span></div>
<div class="line"><a id="l01199" name="l01199"></a><span class="lineno"> 1199</span><span class="comment"> * FALLING_DELAY_I_STA (W1C)</span></div>
<div class="line"><a id="l01200" name="l01200"></a><span class="lineno"> 1200</span><span class="comment"> *</span></div>
<div class="line"><a id="l01201" name="l01201"></a><span class="lineno"> 1201</span><span class="comment"> * i_channel delayed rectify signal falling edge interrupt status</span></div>
<div class="line"><a id="l01202" name="l01202"></a><span class="lineno"> 1202</span><span class="comment"> */</span></div>
<div class="line"><a id="l01203" name="l01203"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#aaf9310319effbdc332a07b103fd590c3"> 1203</a></span><span class="preprocessor">#define RDC_ADC_INT_STATE_FALLING_DELAY_I_STA_MASK (0x1000U)</span></div>
<div class="line"><a id="l01204" name="l01204"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a06a2a20fdc17a0c26d3fec36ebceec97"> 1204</a></span><span class="preprocessor">#define RDC_ADC_INT_STATE_FALLING_DELAY_I_STA_SHIFT (12U)</span></div>
<div class="line"><a id="l01205" name="l01205"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a1fe4cf331ca14f8dc1328c7faa226a1c"> 1205</a></span><span class="preprocessor">#define RDC_ADC_INT_STATE_FALLING_DELAY_I_STA_SET(x) (((uint32_t)(x) &lt;&lt; RDC_ADC_INT_STATE_FALLING_DELAY_I_STA_SHIFT) &amp; RDC_ADC_INT_STATE_FALLING_DELAY_I_STA_MASK)</span></div>
<div class="line"><a id="l01206" name="l01206"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a5f54eb84f8d52b937cd338a9ca1daba0"> 1206</a></span><span class="preprocessor">#define RDC_ADC_INT_STATE_FALLING_DELAY_I_STA_GET(x) (((uint32_t)(x) &amp; RDC_ADC_INT_STATE_FALLING_DELAY_I_STA_MASK) &gt;&gt; RDC_ADC_INT_STATE_FALLING_DELAY_I_STA_SHIFT)</span></div>
<div class="line"><a id="l01207" name="l01207"></a><span class="lineno"> 1207</span> </div>
<div class="line"><a id="l01208" name="l01208"></a><span class="lineno"> 1208</span><span class="comment">/*</span></div>
<div class="line"><a id="l01209" name="l01209"></a><span class="lineno"> 1209</span><span class="comment"> * RISING_DELAY_Q_STA (W1C)</span></div>
<div class="line"><a id="l01210" name="l01210"></a><span class="lineno"> 1210</span><span class="comment"> *</span></div>
<div class="line"><a id="l01211" name="l01211"></a><span class="lineno"> 1211</span><span class="comment"> * q_channel delayed rectify signal rising edge interrupt status</span></div>
<div class="line"><a id="l01212" name="l01212"></a><span class="lineno"> 1212</span><span class="comment"> */</span></div>
<div class="line"><a id="l01213" name="l01213"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a3703aaaf457455e50aaa8cbdd22a7e89"> 1213</a></span><span class="preprocessor">#define RDC_ADC_INT_STATE_RISING_DELAY_Q_STA_MASK (0x800U)</span></div>
<div class="line"><a id="l01214" name="l01214"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a23b76ef6dc7d63ea56957dfcecfd5d5a"> 1214</a></span><span class="preprocessor">#define RDC_ADC_INT_STATE_RISING_DELAY_Q_STA_SHIFT (11U)</span></div>
<div class="line"><a id="l01215" name="l01215"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a0b49ee235e5d508707b657888342e973"> 1215</a></span><span class="preprocessor">#define RDC_ADC_INT_STATE_RISING_DELAY_Q_STA_SET(x) (((uint32_t)(x) &lt;&lt; RDC_ADC_INT_STATE_RISING_DELAY_Q_STA_SHIFT) &amp; RDC_ADC_INT_STATE_RISING_DELAY_Q_STA_MASK)</span></div>
<div class="line"><a id="l01216" name="l01216"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#af034e6a1e8c7254ad106ebf4596fb995"> 1216</a></span><span class="preprocessor">#define RDC_ADC_INT_STATE_RISING_DELAY_Q_STA_GET(x) (((uint32_t)(x) &amp; RDC_ADC_INT_STATE_RISING_DELAY_Q_STA_MASK) &gt;&gt; RDC_ADC_INT_STATE_RISING_DELAY_Q_STA_SHIFT)</span></div>
<div class="line"><a id="l01217" name="l01217"></a><span class="lineno"> 1217</span> </div>
<div class="line"><a id="l01218" name="l01218"></a><span class="lineno"> 1218</span><span class="comment">/*</span></div>
<div class="line"><a id="l01219" name="l01219"></a><span class="lineno"> 1219</span><span class="comment"> * FALLING_DELAY_Q_STA (W1C)</span></div>
<div class="line"><a id="l01220" name="l01220"></a><span class="lineno"> 1220</span><span class="comment"> *</span></div>
<div class="line"><a id="l01221" name="l01221"></a><span class="lineno"> 1221</span><span class="comment"> * q_channel delayed rectify signal falling edge interrupt status</span></div>
<div class="line"><a id="l01222" name="l01222"></a><span class="lineno"> 1222</span><span class="comment"> */</span></div>
<div class="line"><a id="l01223" name="l01223"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a434ec338c548504d370e87c2c8401ff9"> 1223</a></span><span class="preprocessor">#define RDC_ADC_INT_STATE_FALLING_DELAY_Q_STA_MASK (0x400U)</span></div>
<div class="line"><a id="l01224" name="l01224"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#ad6e8db0f254ee34575567b7d2932ea69"> 1224</a></span><span class="preprocessor">#define RDC_ADC_INT_STATE_FALLING_DELAY_Q_STA_SHIFT (10U)</span></div>
<div class="line"><a id="l01225" name="l01225"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a8d1e20342146350a84efaa329de9caf9"> 1225</a></span><span class="preprocessor">#define RDC_ADC_INT_STATE_FALLING_DELAY_Q_STA_SET(x) (((uint32_t)(x) &lt;&lt; RDC_ADC_INT_STATE_FALLING_DELAY_Q_STA_SHIFT) &amp; RDC_ADC_INT_STATE_FALLING_DELAY_Q_STA_MASK)</span></div>
<div class="line"><a id="l01226" name="l01226"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a8ded54b379469bb6cedb1dbc8744c9da"> 1226</a></span><span class="preprocessor">#define RDC_ADC_INT_STATE_FALLING_DELAY_Q_STA_GET(x) (((uint32_t)(x) &amp; RDC_ADC_INT_STATE_FALLING_DELAY_Q_STA_MASK) &gt;&gt; RDC_ADC_INT_STATE_FALLING_DELAY_Q_STA_SHIFT)</span></div>
<div class="line"><a id="l01227" name="l01227"></a><span class="lineno"> 1227</span> </div>
<div class="line"><a id="l01228" name="l01228"></a><span class="lineno"> 1228</span><span class="comment">/*</span></div>
<div class="line"><a id="l01229" name="l01229"></a><span class="lineno"> 1229</span><span class="comment"> * SAMPLE_RISING_I_STA (W1C)</span></div>
<div class="line"><a id="l01230" name="l01230"></a><span class="lineno"> 1230</span><span class="comment"> *</span></div>
<div class="line"><a id="l01231" name="l01231"></a><span class="lineno"> 1231</span><span class="comment"> * i_channel rising edge interrupt status</span></div>
<div class="line"><a id="l01232" name="l01232"></a><span class="lineno"> 1232</span><span class="comment"> */</span></div>
<div class="line"><a id="l01233" name="l01233"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#ae79ec224a8e2146c38b638f0675cc580"> 1233</a></span><span class="preprocessor">#define RDC_ADC_INT_STATE_SAMPLE_RISING_I_STA_MASK (0x200U)</span></div>
<div class="line"><a id="l01234" name="l01234"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a05f938503d956bf024c24f5df7122c62"> 1234</a></span><span class="preprocessor">#define RDC_ADC_INT_STATE_SAMPLE_RISING_I_STA_SHIFT (9U)</span></div>
<div class="line"><a id="l01235" name="l01235"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a6c8bf84f024eb5e4aaacfa8b3a5c15bb"> 1235</a></span><span class="preprocessor">#define RDC_ADC_INT_STATE_SAMPLE_RISING_I_STA_SET(x) (((uint32_t)(x) &lt;&lt; RDC_ADC_INT_STATE_SAMPLE_RISING_I_STA_SHIFT) &amp; RDC_ADC_INT_STATE_SAMPLE_RISING_I_STA_MASK)</span></div>
<div class="line"><a id="l01236" name="l01236"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a47dd6ecd3bb94ff229001d9d9a1947dc"> 1236</a></span><span class="preprocessor">#define RDC_ADC_INT_STATE_SAMPLE_RISING_I_STA_GET(x) (((uint32_t)(x) &amp; RDC_ADC_INT_STATE_SAMPLE_RISING_I_STA_MASK) &gt;&gt; RDC_ADC_INT_STATE_SAMPLE_RISING_I_STA_SHIFT)</span></div>
<div class="line"><a id="l01237" name="l01237"></a><span class="lineno"> 1237</span> </div>
<div class="line"><a id="l01238" name="l01238"></a><span class="lineno"> 1238</span><span class="comment">/*</span></div>
<div class="line"><a id="l01239" name="l01239"></a><span class="lineno"> 1239</span><span class="comment"> * SAMPLE_FALLING_I_STA (W1C)</span></div>
<div class="line"><a id="l01240" name="l01240"></a><span class="lineno"> 1240</span><span class="comment"> *</span></div>
<div class="line"><a id="l01241" name="l01241"></a><span class="lineno"> 1241</span><span class="comment"> * i_channel falling edge interrupt status</span></div>
<div class="line"><a id="l01242" name="l01242"></a><span class="lineno"> 1242</span><span class="comment"> */</span></div>
<div class="line"><a id="l01243" name="l01243"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#aace33c2502ce11a8e090937ca1541dd8"> 1243</a></span><span class="preprocessor">#define RDC_ADC_INT_STATE_SAMPLE_FALLING_I_STA_MASK (0x100U)</span></div>
<div class="line"><a id="l01244" name="l01244"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#af02c7f37104eea36ff3782e599dc2019"> 1244</a></span><span class="preprocessor">#define RDC_ADC_INT_STATE_SAMPLE_FALLING_I_STA_SHIFT (8U)</span></div>
<div class="line"><a id="l01245" name="l01245"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a3bb3546bc9732d5147dac4a3ff5e4dc4"> 1245</a></span><span class="preprocessor">#define RDC_ADC_INT_STATE_SAMPLE_FALLING_I_STA_SET(x) (((uint32_t)(x) &lt;&lt; RDC_ADC_INT_STATE_SAMPLE_FALLING_I_STA_SHIFT) &amp; RDC_ADC_INT_STATE_SAMPLE_FALLING_I_STA_MASK)</span></div>
<div class="line"><a id="l01246" name="l01246"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a7acf6ee95b402bd361173e03fcf16e0f"> 1246</a></span><span class="preprocessor">#define RDC_ADC_INT_STATE_SAMPLE_FALLING_I_STA_GET(x) (((uint32_t)(x) &amp; RDC_ADC_INT_STATE_SAMPLE_FALLING_I_STA_MASK) &gt;&gt; RDC_ADC_INT_STATE_SAMPLE_FALLING_I_STA_SHIFT)</span></div>
<div class="line"><a id="l01247" name="l01247"></a><span class="lineno"> 1247</span> </div>
<div class="line"><a id="l01248" name="l01248"></a><span class="lineno"> 1248</span><span class="comment">/*</span></div>
<div class="line"><a id="l01249" name="l01249"></a><span class="lineno"> 1249</span><span class="comment"> * SAMPLE_RISING_Q_STA (W1C)</span></div>
<div class="line"><a id="l01250" name="l01250"></a><span class="lineno"> 1250</span><span class="comment"> *</span></div>
<div class="line"><a id="l01251" name="l01251"></a><span class="lineno"> 1251</span><span class="comment"> * q_channel rising edge interrupt status</span></div>
<div class="line"><a id="l01252" name="l01252"></a><span class="lineno"> 1252</span><span class="comment"> */</span></div>
<div class="line"><a id="l01253" name="l01253"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a756dde0de40a93db658230ebdedc3abf"> 1253</a></span><span class="preprocessor">#define RDC_ADC_INT_STATE_SAMPLE_RISING_Q_STA_MASK (0x80U)</span></div>
<div class="line"><a id="l01254" name="l01254"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a1d0754850dd48afb7b09648626d14844"> 1254</a></span><span class="preprocessor">#define RDC_ADC_INT_STATE_SAMPLE_RISING_Q_STA_SHIFT (7U)</span></div>
<div class="line"><a id="l01255" name="l01255"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#ab9ec69f179a187a244f32fbc6572371e"> 1255</a></span><span class="preprocessor">#define RDC_ADC_INT_STATE_SAMPLE_RISING_Q_STA_SET(x) (((uint32_t)(x) &lt;&lt; RDC_ADC_INT_STATE_SAMPLE_RISING_Q_STA_SHIFT) &amp; RDC_ADC_INT_STATE_SAMPLE_RISING_Q_STA_MASK)</span></div>
<div class="line"><a id="l01256" name="l01256"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a81da3d1c18408b8f8de7c85d2cb76c2a"> 1256</a></span><span class="preprocessor">#define RDC_ADC_INT_STATE_SAMPLE_RISING_Q_STA_GET(x) (((uint32_t)(x) &amp; RDC_ADC_INT_STATE_SAMPLE_RISING_Q_STA_MASK) &gt;&gt; RDC_ADC_INT_STATE_SAMPLE_RISING_Q_STA_SHIFT)</span></div>
<div class="line"><a id="l01257" name="l01257"></a><span class="lineno"> 1257</span> </div>
<div class="line"><a id="l01258" name="l01258"></a><span class="lineno"> 1258</span><span class="comment">/*</span></div>
<div class="line"><a id="l01259" name="l01259"></a><span class="lineno"> 1259</span><span class="comment"> * SAMPLE_FALLING_Q_STA (W1C)</span></div>
<div class="line"><a id="l01260" name="l01260"></a><span class="lineno"> 1260</span><span class="comment"> *</span></div>
<div class="line"><a id="l01261" name="l01261"></a><span class="lineno"> 1261</span><span class="comment"> * q_channel falling edge interrupt status</span></div>
<div class="line"><a id="l01262" name="l01262"></a><span class="lineno"> 1262</span><span class="comment"> */</span></div>
<div class="line"><a id="l01263" name="l01263"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a0784b17a4e976ddf74f961666f4195c5"> 1263</a></span><span class="preprocessor">#define RDC_ADC_INT_STATE_SAMPLE_FALLING_Q_STA_MASK (0x40U)</span></div>
<div class="line"><a id="l01264" name="l01264"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a200c82b69a40aeb687559d205af96474"> 1264</a></span><span class="preprocessor">#define RDC_ADC_INT_STATE_SAMPLE_FALLING_Q_STA_SHIFT (6U)</span></div>
<div class="line"><a id="l01265" name="l01265"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#abf341b8cd28ecc88b05f50f2b9fc4d30"> 1265</a></span><span class="preprocessor">#define RDC_ADC_INT_STATE_SAMPLE_FALLING_Q_STA_SET(x) (((uint32_t)(x) &lt;&lt; RDC_ADC_INT_STATE_SAMPLE_FALLING_Q_STA_SHIFT) &amp; RDC_ADC_INT_STATE_SAMPLE_FALLING_Q_STA_MASK)</span></div>
<div class="line"><a id="l01266" name="l01266"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a4cf28cde252cacf9e53806933920c95a"> 1266</a></span><span class="preprocessor">#define RDC_ADC_INT_STATE_SAMPLE_FALLING_Q_STA_GET(x) (((uint32_t)(x) &amp; RDC_ADC_INT_STATE_SAMPLE_FALLING_Q_STA_MASK) &gt;&gt; RDC_ADC_INT_STATE_SAMPLE_FALLING_Q_STA_SHIFT)</span></div>
<div class="line"><a id="l01267" name="l01267"></a><span class="lineno"> 1267</span> </div>
<div class="line"><a id="l01268" name="l01268"></a><span class="lineno"> 1268</span><span class="comment">/*</span></div>
<div class="line"><a id="l01269" name="l01269"></a><span class="lineno"> 1269</span><span class="comment"> * ACC_VLD_I_OVH_STA (W1C)</span></div>
<div class="line"><a id="l01270" name="l01270"></a><span class="lineno"> 1270</span><span class="comment"> *</span></div>
<div class="line"><a id="l01271" name="l01271"></a><span class="lineno"> 1271</span><span class="comment"> * i_channel accumulate overflow interrupt status</span></div>
<div class="line"><a id="l01272" name="l01272"></a><span class="lineno"> 1272</span><span class="comment"> */</span></div>
<div class="line"><a id="l01273" name="l01273"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#aa18a94ad33a06a71480de1d19c67e6b0"> 1273</a></span><span class="preprocessor">#define RDC_ADC_INT_STATE_ACC_VLD_I_OVH_STA_MASK (0x20U)</span></div>
<div class="line"><a id="l01274" name="l01274"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a48826236b690f8848409c77810f638a1"> 1274</a></span><span class="preprocessor">#define RDC_ADC_INT_STATE_ACC_VLD_I_OVH_STA_SHIFT (5U)</span></div>
<div class="line"><a id="l01275" name="l01275"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a68abb2a89d55afc4436ec24db27ad1da"> 1275</a></span><span class="preprocessor">#define RDC_ADC_INT_STATE_ACC_VLD_I_OVH_STA_SET(x) (((uint32_t)(x) &lt;&lt; RDC_ADC_INT_STATE_ACC_VLD_I_OVH_STA_SHIFT) &amp; RDC_ADC_INT_STATE_ACC_VLD_I_OVH_STA_MASK)</span></div>
<div class="line"><a id="l01276" name="l01276"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a837fcd294aba3590e0e5ebd9c7247c63"> 1276</a></span><span class="preprocessor">#define RDC_ADC_INT_STATE_ACC_VLD_I_OVH_STA_GET(x) (((uint32_t)(x) &amp; RDC_ADC_INT_STATE_ACC_VLD_I_OVH_STA_MASK) &gt;&gt; RDC_ADC_INT_STATE_ACC_VLD_I_OVH_STA_SHIFT)</span></div>
<div class="line"><a id="l01277" name="l01277"></a><span class="lineno"> 1277</span> </div>
<div class="line"><a id="l01278" name="l01278"></a><span class="lineno"> 1278</span><span class="comment">/*</span></div>
<div class="line"><a id="l01279" name="l01279"></a><span class="lineno"> 1279</span><span class="comment"> * ACC_VLD_Q_OVH_STA (W1C)</span></div>
<div class="line"><a id="l01280" name="l01280"></a><span class="lineno"> 1280</span><span class="comment"> *</span></div>
<div class="line"><a id="l01281" name="l01281"></a><span class="lineno"> 1281</span><span class="comment"> * q_channel accumulate overflow interrupt status</span></div>
<div class="line"><a id="l01282" name="l01282"></a><span class="lineno"> 1282</span><span class="comment"> */</span></div>
<div class="line"><a id="l01283" name="l01283"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#ac8b459534bd4a68a0f6362b4edea7278"> 1283</a></span><span class="preprocessor">#define RDC_ADC_INT_STATE_ACC_VLD_Q_OVH_STA_MASK (0x10U)</span></div>
<div class="line"><a id="l01284" name="l01284"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a7d63a7e1374c2989914c5612d5e61415"> 1284</a></span><span class="preprocessor">#define RDC_ADC_INT_STATE_ACC_VLD_Q_OVH_STA_SHIFT (4U)</span></div>
<div class="line"><a id="l01285" name="l01285"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a44f81eed1c958e099d4592a51f9f818a"> 1285</a></span><span class="preprocessor">#define RDC_ADC_INT_STATE_ACC_VLD_Q_OVH_STA_SET(x) (((uint32_t)(x) &lt;&lt; RDC_ADC_INT_STATE_ACC_VLD_Q_OVH_STA_SHIFT) &amp; RDC_ADC_INT_STATE_ACC_VLD_Q_OVH_STA_MASK)</span></div>
<div class="line"><a id="l01286" name="l01286"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a2840c16003b9a8aeee88a2114e3499d5"> 1286</a></span><span class="preprocessor">#define RDC_ADC_INT_STATE_ACC_VLD_Q_OVH_STA_GET(x) (((uint32_t)(x) &amp; RDC_ADC_INT_STATE_ACC_VLD_Q_OVH_STA_MASK) &gt;&gt; RDC_ADC_INT_STATE_ACC_VLD_Q_OVH_STA_SHIFT)</span></div>
<div class="line"><a id="l01287" name="l01287"></a><span class="lineno"> 1287</span> </div>
<div class="line"><a id="l01288" name="l01288"></a><span class="lineno"> 1288</span><span class="comment">/*</span></div>
<div class="line"><a id="l01289" name="l01289"></a><span class="lineno"> 1289</span><span class="comment"> * ACC_VLD_I_OVL_STA (W1C)</span></div>
<div class="line"><a id="l01290" name="l01290"></a><span class="lineno"> 1290</span><span class="comment"> *</span></div>
<div class="line"><a id="l01291" name="l01291"></a><span class="lineno"> 1291</span><span class="comment"> * i_channel accumulate underflow interrupt status</span></div>
<div class="line"><a id="l01292" name="l01292"></a><span class="lineno"> 1292</span><span class="comment"> */</span></div>
<div class="line"><a id="l01293" name="l01293"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a59f90ed008547ccb56d3059141025662"> 1293</a></span><span class="preprocessor">#define RDC_ADC_INT_STATE_ACC_VLD_I_OVL_STA_MASK (0x8U)</span></div>
<div class="line"><a id="l01294" name="l01294"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a518c80a5fbe6d5ffd77ce906576c51e7"> 1294</a></span><span class="preprocessor">#define RDC_ADC_INT_STATE_ACC_VLD_I_OVL_STA_SHIFT (3U)</span></div>
<div class="line"><a id="l01295" name="l01295"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#ab6029601ce772fee07a29ab64370197e"> 1295</a></span><span class="preprocessor">#define RDC_ADC_INT_STATE_ACC_VLD_I_OVL_STA_SET(x) (((uint32_t)(x) &lt;&lt; RDC_ADC_INT_STATE_ACC_VLD_I_OVL_STA_SHIFT) &amp; RDC_ADC_INT_STATE_ACC_VLD_I_OVL_STA_MASK)</span></div>
<div class="line"><a id="l01296" name="l01296"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#ab510fffac2932fc4ef62c0dfb5a2340a"> 1296</a></span><span class="preprocessor">#define RDC_ADC_INT_STATE_ACC_VLD_I_OVL_STA_GET(x) (((uint32_t)(x) &amp; RDC_ADC_INT_STATE_ACC_VLD_I_OVL_STA_MASK) &gt;&gt; RDC_ADC_INT_STATE_ACC_VLD_I_OVL_STA_SHIFT)</span></div>
<div class="line"><a id="l01297" name="l01297"></a><span class="lineno"> 1297</span> </div>
<div class="line"><a id="l01298" name="l01298"></a><span class="lineno"> 1298</span><span class="comment">/*</span></div>
<div class="line"><a id="l01299" name="l01299"></a><span class="lineno"> 1299</span><span class="comment"> * ACC_VLD_Q_OVL_STA (W1C)</span></div>
<div class="line"><a id="l01300" name="l01300"></a><span class="lineno"> 1300</span><span class="comment"> *</span></div>
<div class="line"><a id="l01301" name="l01301"></a><span class="lineno"> 1301</span><span class="comment"> * q_channel accumulate underflow interrupt status</span></div>
<div class="line"><a id="l01302" name="l01302"></a><span class="lineno"> 1302</span><span class="comment"> */</span></div>
<div class="line"><a id="l01303" name="l01303"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#acdf58fc3e8ff7ccd350054f896755f9f"> 1303</a></span><span class="preprocessor">#define RDC_ADC_INT_STATE_ACC_VLD_Q_OVL_STA_MASK (0x4U)</span></div>
<div class="line"><a id="l01304" name="l01304"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a911f9a11548f7aefdb5e26f0e5f69133"> 1304</a></span><span class="preprocessor">#define RDC_ADC_INT_STATE_ACC_VLD_Q_OVL_STA_SHIFT (2U)</span></div>
<div class="line"><a id="l01305" name="l01305"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#afaa20d30469937b59b4e24c8ad495dea"> 1305</a></span><span class="preprocessor">#define RDC_ADC_INT_STATE_ACC_VLD_Q_OVL_STA_SET(x) (((uint32_t)(x) &lt;&lt; RDC_ADC_INT_STATE_ACC_VLD_Q_OVL_STA_SHIFT) &amp; RDC_ADC_INT_STATE_ACC_VLD_Q_OVL_STA_MASK)</span></div>
<div class="line"><a id="l01306" name="l01306"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a2334082d97113c4753cc26ebac722717"> 1306</a></span><span class="preprocessor">#define RDC_ADC_INT_STATE_ACC_VLD_Q_OVL_STA_GET(x) (((uint32_t)(x) &amp; RDC_ADC_INT_STATE_ACC_VLD_Q_OVL_STA_MASK) &gt;&gt; RDC_ADC_INT_STATE_ACC_VLD_Q_OVL_STA_SHIFT)</span></div>
<div class="line"><a id="l01307" name="l01307"></a><span class="lineno"> 1307</span> </div>
<div class="line"><a id="l01308" name="l01308"></a><span class="lineno"> 1308</span><span class="comment">/*</span></div>
<div class="line"><a id="l01309" name="l01309"></a><span class="lineno"> 1309</span><span class="comment"> * ACC_AMP_OVH_STA (W1C)</span></div>
<div class="line"><a id="l01310" name="l01310"></a><span class="lineno"> 1310</span><span class="comment"> *</span></div>
<div class="line"><a id="l01311" name="l01311"></a><span class="lineno"> 1311</span><span class="comment"> * accumulate ample overflow interrupt status</span></div>
<div class="line"><a id="l01312" name="l01312"></a><span class="lineno"> 1312</span><span class="comment"> */</span></div>
<div class="line"><a id="l01313" name="l01313"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a43952e08b2482e1814bafa5f731f7c88"> 1313</a></span><span class="preprocessor">#define RDC_ADC_INT_STATE_ACC_AMP_OVH_STA_MASK (0x2U)</span></div>
<div class="line"><a id="l01314" name="l01314"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a51f843e88c8a7f26a8856d1f838ba2b3"> 1314</a></span><span class="preprocessor">#define RDC_ADC_INT_STATE_ACC_AMP_OVH_STA_SHIFT (1U)</span></div>
<div class="line"><a id="l01315" name="l01315"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#adfb9ac8fe0a5f036d91816c583742c25"> 1315</a></span><span class="preprocessor">#define RDC_ADC_INT_STATE_ACC_AMP_OVH_STA_SET(x) (((uint32_t)(x) &lt;&lt; RDC_ADC_INT_STATE_ACC_AMP_OVH_STA_SHIFT) &amp; RDC_ADC_INT_STATE_ACC_AMP_OVH_STA_MASK)</span></div>
<div class="line"><a id="l01316" name="l01316"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a721cd49c0bff8cb26f666e29c132b10c"> 1316</a></span><span class="preprocessor">#define RDC_ADC_INT_STATE_ACC_AMP_OVH_STA_GET(x) (((uint32_t)(x) &amp; RDC_ADC_INT_STATE_ACC_AMP_OVH_STA_MASK) &gt;&gt; RDC_ADC_INT_STATE_ACC_AMP_OVH_STA_SHIFT)</span></div>
<div class="line"><a id="l01317" name="l01317"></a><span class="lineno"> 1317</span> </div>
<div class="line"><a id="l01318" name="l01318"></a><span class="lineno"> 1318</span><span class="comment">/*</span></div>
<div class="line"><a id="l01319" name="l01319"></a><span class="lineno"> 1319</span><span class="comment"> * ACC_AMP_OVL_STA (W1C)</span></div>
<div class="line"><a id="l01320" name="l01320"></a><span class="lineno"> 1320</span><span class="comment"> *</span></div>
<div class="line"><a id="l01321" name="l01321"></a><span class="lineno"> 1321</span><span class="comment"> * accumulate ample underflow interrupt status</span></div>
<div class="line"><a id="l01322" name="l01322"></a><span class="lineno"> 1322</span><span class="comment"> */</span></div>
<div class="line"><a id="l01323" name="l01323"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a2dc544a561354c77b1d9fca23ceab41a"> 1323</a></span><span class="preprocessor">#define RDC_ADC_INT_STATE_ACC_AMP_OVL_STA_MASK (0x1U)</span></div>
<div class="line"><a id="l01324" name="l01324"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a834a7d5fef33ec0c3ae04c67d6b30e31"> 1324</a></span><span class="preprocessor">#define RDC_ADC_INT_STATE_ACC_AMP_OVL_STA_SHIFT (0U)</span></div>
<div class="line"><a id="l01325" name="l01325"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#af4afc8fb09cef6f2a51a344d7a34eb5f"> 1325</a></span><span class="preprocessor">#define RDC_ADC_INT_STATE_ACC_AMP_OVL_STA_SET(x) (((uint32_t)(x) &lt;&lt; RDC_ADC_INT_STATE_ACC_AMP_OVL_STA_SHIFT) &amp; RDC_ADC_INT_STATE_ACC_AMP_OVL_STA_MASK)</span></div>
<div class="line"><a id="l01326" name="l01326"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__rdc__regs_8h.html#a25e0302fbe3173511754e7d695ae6340"> 1326</a></span><span class="preprocessor">#define RDC_ADC_INT_STATE_ACC_AMP_OVL_STA_GET(x) (((uint32_t)(x) &amp; RDC_ADC_INT_STATE_ACC_AMP_OVL_STA_MASK) &gt;&gt; RDC_ADC_INT_STATE_ACC_AMP_OVL_STA_SHIFT)</span></div>
<div class="line"><a id="l01327" name="l01327"></a><span class="lineno"> 1327</span> </div>
<div class="line"><a id="l01328" name="l01328"></a><span class="lineno"> 1328</span> </div>
<div class="line"><a id="l01329" name="l01329"></a><span class="lineno"> 1329</span> </div>
<div class="line"><a id="l01330" name="l01330"></a><span class="lineno"> 1330</span> </div>
<div class="line"><a id="l01331" name="l01331"></a><span class="lineno"> 1331</span><span class="preprocessor">#endif </span><span class="comment">/* HPM_RDC_H */</span><span class="preprocessor"></span></div>
<div class="ttc" id="astructRDC__Type_html"><div class="ttname"><a href="structRDC__Type.html">RDC_Type</a></div><div class="ttdef"><b>Definition</b> hpm_rdc_regs.h:12</div></div>
<div class="ttc" id="astructRDC__Type_html_a0308a283a506b2b5b48c2d08bd6341a6"><div class="ttname"><a href="structRDC__Type.html#a0308a283a506b2b5b48c2d08bd6341a6">RDC_Type::MAX_Q</a></div><div class="ttdeci">__RW uint32_t MAX_Q</div><div class="ttdef"><b>Definition</b> hpm_rdc_regs.h:32</div></div>
<div class="ttc" id="astructRDC__Type_html_a06ce6552b97e7be7d3f08aa66ef8004a"><div class="ttname"><a href="structRDC__Type.html#a06ce6552b97e7be7d3f08aa66ef8004a">RDC_Type::FALL_DELAY_Q</a></div><div class="ttdeci">__R uint32_t FALL_DELAY_Q</div><div class="ttdef"><b>Definition</b> hpm_rdc_regs.h:51</div></div>
<div class="ttc" id="astructRDC__Type_html_a0c337dcac16ac9914588955e076dfc96"><div class="ttname"><a href="structRDC__Type.html#a0c337dcac16ac9914588955e076dfc96">RDC_Type::EXC_PERIOD</a></div><div class="ttdeci">__RW uint32_t EXC_PERIOD</div><div class="ttdef"><b>Definition</b> hpm_rdc_regs.h:38</div></div>
<div class="ttc" id="astructRDC__Type_html_a14b6e3a800e231e15138c2c817a4fcd6"><div class="ttname"><a href="structRDC__Type.html#a14b6e3a800e231e15138c2c817a4fcd6">RDC_Type::AMP_MIN</a></div><div class="ttdeci">__RW uint32_t AMP_MIN</div><div class="ttdef"><b>Definition</b> hpm_rdc_regs.h:57</div></div>
<div class="ttc" id="astructRDC__Type_html_a16a5420e72765971ce02ef898505605a"><div class="ttname"><a href="structRDC__Type.html#a16a5420e72765971ce02ef898505605a">RDC_Type::FALL_DELAY_I</a></div><div class="ttdeci">__R uint32_t FALL_DELAY_I</div><div class="ttdef"><b>Definition</b> hpm_rdc_regs.h:43</div></div>
<div class="ttc" id="astructRDC__Type_html_a1b51e41d00761965496da8d04a0e40ad"><div class="ttname"><a href="structRDC__Type.html#a1b51e41d00761965496da8d04a0e40ad">RDC_Type::ACC_I</a></div><div class="ttdeci">__R uint32_t ACC_I</div><div class="ttdef"><b>Definition</b> hpm_rdc_regs.h:14</div></div>
<div class="ttc" id="astructRDC__Type_html_a2661d4aec25d6c2119658524fbdde655"><div class="ttname"><a href="structRDC__Type.html#a2661d4aec25d6c2119658524fbdde655">RDC_Type::PWM_DZ</a></div><div class="ttdeci">__RW uint32_t PWM_DZ</div><div class="ttdef"><b>Definition</b> hpm_rdc_regs.h:26</div></div>
<div class="ttc" id="astructRDC__Type_html_a26b677206b1f37ca4afe890c04241b69"><div class="ttname"><a href="structRDC__Type.html#a26b677206b1f37ca4afe890c04241b69">RDC_Type::EXC_SYNC_DLY</a></div><div class="ttdeci">__RW uint32_t EXC_SYNC_DLY</div><div class="ttdef"><b>Definition</b> hpm_rdc_regs.h:28</div></div>
<div class="ttc" id="astructRDC__Type_html_a285ec685507b97c6ce0b49e56436e1bb"><div class="ttname"><a href="structRDC__Type.html#a285ec685507b97c6ce0b49e56436e1bb">RDC_Type::AMP_MAX</a></div><div class="ttdeci">__RW uint32_t AMP_MAX</div><div class="ttdef"><b>Definition</b> hpm_rdc_regs.h:56</div></div>
<div class="ttc" id="astructRDC__Type_html_a2e1beca9c69a2188d91962a2c13cf1f3"><div class="ttname"><a href="structRDC__Type.html#a2e1beca9c69a2188d91962a2c13cf1f3">RDC_Type::RISE_DELAY_Q</a></div><div class="ttdeci">__R uint32_t RISE_DELAY_Q</div><div class="ttdef"><b>Definition</b> hpm_rdc_regs.h:50</div></div>
<div class="ttc" id="astructRDC__Type_html_a474390ceee9ad3f15e659cc541f5e9cb"><div class="ttname"><a href="structRDC__Type.html#a474390ceee9ad3f15e659cc541f5e9cb">RDC_Type::ACC_CNT_I</a></div><div class="ttdeci">__R uint32_t ACC_CNT_I</div><div class="ttdef"><b>Definition</b> hpm_rdc_regs.h:46</div></div>
<div class="ttc" id="astructRDC__Type_html_a48d1bb73c16602ec7513be5a7b1ac8ba"><div class="ttname"><a href="structRDC__Type.html#a48d1bb73c16602ec7513be5a7b1ac8ba">RDC_Type::OUT_CTL</a></div><div class="ttdeci">__RW uint32_t OUT_CTL</div><div class="ttdef"><b>Definition</b> hpm_rdc_regs.h:17</div></div>
<div class="ttc" id="astructRDC__Type_html_a49ec411fbe5a51d558c307e230347bd6"><div class="ttname"><a href="structRDC__Type.html#a49ec411fbe5a51d558c307e230347bd6">RDC_Type::SAMPLE_FALL_Q</a></div><div class="ttdeci">__R uint32_t SAMPLE_FALL_Q</div><div class="ttdef"><b>Definition</b> hpm_rdc_regs.h:53</div></div>
<div class="ttc" id="astructRDC__Type_html_a4d0b8201e8fbf88773d9bc323d3cc6ef"><div class="ttname"><a href="structRDC__Type.html#a4d0b8201e8fbf88773d9bc323d3cc6ef">RDC_Type::EXC_TIMMING</a></div><div class="ttdeci">__RW uint32_t EXC_TIMMING</div><div class="ttdef"><b>Definition</b> hpm_rdc_regs.h:19</div></div>
<div class="ttc" id="astructRDC__Type_html_a4fe02f4a540b354e3c179597def40c71"><div class="ttname"><a href="structRDC__Type.html#a4fe02f4a540b354e3c179597def40c71">RDC_Type::SIGN_CNT_I</a></div><div class="ttdeci">__R uint32_t SIGN_CNT_I</div><div class="ttdef"><b>Definition</b> hpm_rdc_regs.h:47</div></div>
<div class="ttc" id="astructRDC__Type_html_a5457dd66bbaa5eee13d8e3f03ccb0e0b"><div class="ttname"><a href="structRDC__Type.html#a5457dd66bbaa5eee13d8e3f03ccb0e0b">RDC_Type::RDC_CTL</a></div><div class="ttdeci">__RW uint32_t RDC_CTL</div><div class="ttdef"><b>Definition</b> hpm_rdc_regs.h:13</div></div>
<div class="ttc" id="astructRDC__Type_html_a550106f2202425886868f10ae7c6519b"><div class="ttname"><a href="structRDC__Type.html#a550106f2202425886868f10ae7c6519b">RDC_Type::SYNC_OUT_CTRL</a></div><div class="ttdeci">__RW uint32_t SYNC_OUT_CTRL</div><div class="ttdef"><b>Definition</b> hpm_rdc_regs.h:27</div></div>
<div class="ttc" id="astructRDC__Type_html_a55ee678a8fb3fe6b9ecb6dcf27a62817"><div class="ttname"><a href="structRDC__Type.html#a55ee678a8fb3fe6b9ecb6dcf27a62817">RDC_Type::SAMPLE_RISE_Q</a></div><div class="ttdeci">__R uint32_t SAMPLE_RISE_Q</div><div class="ttdef"><b>Definition</b> hpm_rdc_regs.h:52</div></div>
<div class="ttc" id="astructRDC__Type_html_a664708e71d55a3861d762c6dc5be1c75"><div class="ttname"><a href="structRDC__Type.html#a664708e71d55a3861d762c6dc5be1c75">RDC_Type::INT_EN</a></div><div class="ttdeci">__RW uint32_t INT_EN</div><div class="ttdef"><b>Definition</b> hpm_rdc_regs.h:58</div></div>
<div class="ttc" id="astructRDC__Type_html_a670cfba4956a86fd277e34cfc26c6194"><div class="ttname"><a href="structRDC__Type.html#a670cfba4956a86fd277e34cfc26c6194">RDC_Type::ACC_SCALING</a></div><div class="ttdeci">__RW uint32_t ACC_SCALING</div><div class="ttdef"><b>Definition</b> hpm_rdc_regs.h:37</div></div>
<div class="ttc" id="astructRDC__Type_html_a69fb1b29960efcc1fcfa24d3111ec503"><div class="ttname"><a href="structRDC__Type.html#a69fb1b29960efcc1fcfa24d3111ec503">RDC_Type::SAMPLE_FALL_I</a></div><div class="ttdeci">__R uint32_t SAMPLE_FALL_I</div><div class="ttdef"><b>Definition</b> hpm_rdc_regs.h:45</div></div>
<div class="ttc" id="astructRDC__Type_html_a6f6c83301bd96c2e221ad6feb063fbb9"><div class="ttname"><a href="structRDC__Type.html#a6f6c83301bd96c2e221ad6feb063fbb9">RDC_Type::PWM_SCALING</a></div><div class="ttdeci">__RW uint32_t PWM_SCALING</div><div class="ttdef"><b>Definition</b> hpm_rdc_regs.h:22</div></div>
<div class="ttc" id="astructRDC__Type_html_a73cd5507b26bda937ae6fe114311945e"><div class="ttname"><a href="structRDC__Type.html#a73cd5507b26bda937ae6fe114311945e">RDC_Type::EXC_OFFSET</a></div><div class="ttdeci">__RW uint32_t EXC_OFFSET</div><div class="ttdef"><b>Definition</b> hpm_rdc_regs.h:21</div></div>
<div class="ttc" id="astructRDC__Type_html_a762adc2e481140a2c12ef2eefb888e2c"><div class="ttname"><a href="structRDC__Type.html#a762adc2e481140a2c12ef2eefb888e2c">RDC_Type::MIN_Q</a></div><div class="ttdeci">__RW uint32_t MIN_Q</div><div class="ttdef"><b>Definition</b> hpm_rdc_regs.h:33</div></div>
<div class="ttc" id="astructRDC__Type_html_a97e0820d3cee173151f1f071619c979e"><div class="ttname"><a href="structRDC__Type.html#a97e0820d3cee173151f1f071619c979e">RDC_Type::THRS_Q</a></div><div class="ttdeci">__RW uint32_t THRS_Q</div><div class="ttdef"><b>Definition</b> hpm_rdc_regs.h:35</div></div>
<div class="ttc" id="astructRDC__Type_html_a9850ae87f7f6158240d2b3c9dbe9a583"><div class="ttname"><a href="structRDC__Type.html#a9850ae87f7f6158240d2b3c9dbe9a583">RDC_Type::TRIG_OUT0_CFG</a></div><div class="ttdeci">__RW uint32_t TRIG_OUT0_CFG</div><div class="ttdef"><b>Definition</b> hpm_rdc_regs.h:24</div></div>
<div class="ttc" id="astructRDC__Type_html_a9c460be61935aa20eb1c4cb28c9e04b9"><div class="ttname"><a href="structRDC__Type.html#a9c460be61935aa20eb1c4cb28c9e04b9">RDC_Type::IN_CTL</a></div><div class="ttdeci">__RW uint32_t IN_CTL</div><div class="ttdef"><b>Definition</b> hpm_rdc_regs.h:16</div></div>
<div class="ttc" id="astructRDC__Type_html_ab03d1deb396cfc8257489a7dd3bcc979"><div class="ttname"><a href="structRDC__Type.html#ab03d1deb396cfc8257489a7dd3bcc979">RDC_Type::MIN_I</a></div><div class="ttdeci">__RW uint32_t MIN_I</div><div class="ttdef"><b>Definition</b> hpm_rdc_regs.h:31</div></div>
<div class="ttc" id="astructRDC__Type_html_ab8c3e18e240284c9f9475e8da8f0947d"><div class="ttname"><a href="structRDC__Type.html#ab8c3e18e240284c9f9475e8da8f0947d">RDC_Type::RISE_DELAY_I</a></div><div class="ttdeci">__R uint32_t RISE_DELAY_I</div><div class="ttdef"><b>Definition</b> hpm_rdc_regs.h:42</div></div>
<div class="ttc" id="astructRDC__Type_html_abc3eb690efa70ef661c9aabd302ff2e4"><div class="ttname"><a href="structRDC__Type.html#abc3eb690efa70ef661c9aabd302ff2e4">RDC_Type::SYNC_DELAY_I</a></div><div class="ttdeci">__RW uint32_t SYNC_DELAY_I</div><div class="ttdef"><b>Definition</b> hpm_rdc_regs.h:40</div></div>
<div class="ttc" id="astructRDC__Type_html_ac2cfef169ddbe944a8092d63c7b7dac6"><div class="ttname"><a href="structRDC__Type.html#ac2cfef169ddbe944a8092d63c7b7dac6">RDC_Type::ACC_CNT_Q</a></div><div class="ttdeci">__R uint32_t ACC_CNT_Q</div><div class="ttdef"><b>Definition</b> hpm_rdc_regs.h:54</div></div>
<div class="ttc" id="astructRDC__Type_html_acdf5a4022304051efb5137c5f2d5c50b"><div class="ttname"><a href="structRDC__Type.html#acdf5a4022304051efb5137c5f2d5c50b">RDC_Type::SIGN_CNT_Q</a></div><div class="ttdeci">__R uint32_t SIGN_CNT_Q</div><div class="ttdef"><b>Definition</b> hpm_rdc_regs.h:55</div></div>
<div class="ttc" id="astructRDC__Type_html_ad1e512c9ebd9081dbdc0d05439b3a95b"><div class="ttname"><a href="structRDC__Type.html#ad1e512c9ebd9081dbdc0d05439b3a95b">RDC_Type::TRIG_OUT1_CFG</a></div><div class="ttdeci">__RW uint32_t TRIG_OUT1_CFG</div><div class="ttdef"><b>Definition</b> hpm_rdc_regs.h:25</div></div>
<div class="ttc" id="astructRDC__Type_html_ae34adaf604b82259ca619afa63260775"><div class="ttname"><a href="structRDC__Type.html#ae34adaf604b82259ca619afa63260775">RDC_Type::EDG_DET_CTL</a></div><div class="ttdeci">__RW uint32_t EDG_DET_CTL</div><div class="ttdef"><b>Definition</b> hpm_rdc_regs.h:36</div></div>
<div class="ttc" id="astructRDC__Type_html_ae3eba034da243072732137de4289dde1"><div class="ttname"><a href="structRDC__Type.html#ae3eba034da243072732137de4289dde1">RDC_Type::MAX_I</a></div><div class="ttdeci">__RW uint32_t MAX_I</div><div class="ttdef"><b>Definition</b> hpm_rdc_regs.h:30</div></div>
<div class="ttc" id="astructRDC__Type_html_ae437b66668840cb4d9f27661bb0caf36"><div class="ttname"><a href="structRDC__Type.html#ae437b66668840cb4d9f27661bb0caf36">RDC_Type::EXC_SCALING</a></div><div class="ttdeci">__RW uint32_t EXC_SCALING</div><div class="ttdef"><b>Definition</b> hpm_rdc_regs.h:20</div></div>
<div class="ttc" id="astructRDC__Type_html_aeaff740b173783759afb60941d50e667"><div class="ttname"><a href="structRDC__Type.html#aeaff740b173783759afb60941d50e667">RDC_Type::THRS_I</a></div><div class="ttdeci">__RW uint32_t THRS_I</div><div class="ttdef"><b>Definition</b> hpm_rdc_regs.h:34</div></div>
<div class="ttc" id="astructRDC__Type_html_aebbe37c6b5dfe1334e1557048e38d01f"><div class="ttname"><a href="structRDC__Type.html#aebbe37c6b5dfe1334e1557048e38d01f">RDC_Type::ADC_INT_STATE</a></div><div class="ttdeci">__W uint32_t ADC_INT_STATE</div><div class="ttdef"><b>Definition</b> hpm_rdc_regs.h:59</div></div>
<div class="ttc" id="astructRDC__Type_html_af2c51e885afa7f44a95fb47880695794"><div class="ttname"><a href="structRDC__Type.html#af2c51e885afa7f44a95fb47880695794">RDC_Type::PWM_OFFSET</a></div><div class="ttdeci">__RW uint32_t PWM_OFFSET</div><div class="ttdef"><b>Definition</b> hpm_rdc_regs.h:23</div></div>
<div class="ttc" id="astructRDC__Type_html_af5012c8d457320b3b2760479e6b5993f"><div class="ttname"><a href="structRDC__Type.html#af5012c8d457320b3b2760479e6b5993f">RDC_Type::SYNC_DELAY_Q</a></div><div class="ttdeci">__RW uint32_t SYNC_DELAY_Q</div><div class="ttdef"><b>Definition</b> hpm_rdc_regs.h:48</div></div>
<div class="ttc" id="astructRDC__Type_html_af7e3dacb39a1561159fe01493d212476"><div class="ttname"><a href="structRDC__Type.html#af7e3dacb39a1561159fe01493d212476">RDC_Type::ACC_Q</a></div><div class="ttdeci">__R uint32_t ACC_Q</div><div class="ttdef"><b>Definition</b> hpm_rdc_regs.h:15</div></div>
<div class="ttc" id="astructRDC__Type_html_afd8a3f85a87617989e1e50d408fd3f9b"><div class="ttname"><a href="structRDC__Type.html#afd8a3f85a87617989e1e50d408fd3f9b">RDC_Type::SAMPLE_RISE_I</a></div><div class="ttdeci">__R uint32_t SAMPLE_RISE_I</div><div class="ttdef"><b>Definition</b> hpm_rdc_regs.h:44</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_19d806e154b23a5f4c4c08b2e30365a6.html">soc</a></li><li class="navelem"><a class="el" href="dir_9882f0ac8eca87c1245bf7805f5dbd64.html">HPM5300</a></li><li class="navelem"><a class="el" href="dir_bb92b17e51de1ea98cc7c8b7b4d06033.html">ip</a></li><li class="navelem"><a class="el" href="HPM5300_2ip_2hpm__rdc__regs_8h.html">hpm_rdc_regs.h</a></li>
    <li class="footer">Generated on Mon Dec 30 2024 18:50:41 for HPM SDK by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.12.0 </li>
  </ul>
</div>
</body>
</html>
