# 1 "../arch/arm64/boot/dts/vendor/qcom/kona-qrd.dts"
# 1 "<built-in>" 1
# 1 "../arch/arm64/boot/dts/vendor/qcom/kona-qrd.dts" 2
/dts-v1/;


# 1 "../arch/arm64/boot/dts/vendor/qcom/kona.dtsi" 1
# 1 "../scripts/dtc/include-prefixes/dt-bindings/clock/qcom,aop-qmp.h" 1
# 2 "../arch/arm64/boot/dts/vendor/qcom/kona.dtsi" 2
# 1 "../scripts/dtc/include-prefixes/dt-bindings/clock/qcom,camcc-kona.h" 1
# 3 "../arch/arm64/boot/dts/vendor/qcom/kona.dtsi" 2
# 1 "../scripts/dtc/include-prefixes/dt-bindings/clock/qcom,cpucc-kona.h" 1
# 4 "../arch/arm64/boot/dts/vendor/qcom/kona.dtsi" 2
# 1 "../scripts/dtc/include-prefixes/dt-bindings/clock/qcom,dispcc-kona.h" 1
# 5 "../arch/arm64/boot/dts/vendor/qcom/kona.dtsi" 2
# 1 "../scripts/dtc/include-prefixes/dt-bindings/clock/qcom,gcc-kona.h" 1
# 6 "../arch/arm64/boot/dts/vendor/qcom/kona.dtsi" 2
# 1 "../scripts/dtc/include-prefixes/dt-bindings/clock/qcom,gpucc-kona.h" 1
# 7 "../arch/arm64/boot/dts/vendor/qcom/kona.dtsi" 2
# 1 "../scripts/dtc/include-prefixes/dt-bindings/clock/qcom,npucc-kona.h" 1
# 8 "../arch/arm64/boot/dts/vendor/qcom/kona.dtsi" 2
# 1 "../scripts/dtc/include-prefixes/dt-bindings/clock/qcom,rpmh.h" 1
# 9 "../arch/arm64/boot/dts/vendor/qcom/kona.dtsi" 2
# 1 "../scripts/dtc/include-prefixes/dt-bindings/clock/qcom,videocc-kona.h" 1
# 10 "../arch/arm64/boot/dts/vendor/qcom/kona.dtsi" 2
# 1 "../scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 1








# 1 "../scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
# 10 "../scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 2
# 11 "../arch/arm64/boot/dts/vendor/qcom/kona.dtsi" 2
# 1 "../scripts/dtc/include-prefixes/dt-bindings/msm/msm-bus-ids.h" 1
# 12 "../arch/arm64/boot/dts/vendor/qcom/kona.dtsi" 2
# 1 "../scripts/dtc/include-prefixes/dt-bindings/regulator/qcom,rpmh-regulator-levels.h" 1
# 13 "../arch/arm64/boot/dts/vendor/qcom/kona.dtsi" 2
# 1 "../scripts/dtc/include-prefixes/dt-bindings/soc/qcom,ipcc.h" 1
# 14 "../arch/arm64/boot/dts/vendor/qcom/kona.dtsi" 2
# 1 "../scripts/dtc/include-prefixes/dt-bindings/soc/qcom,dcc_v2.h" 1
# 15 "../arch/arm64/boot/dts/vendor/qcom/kona.dtsi" 2
# 1 "../scripts/dtc/include-prefixes/dt-bindings/soc/qcom,rpmh-rsc.h" 1
# 16 "../arch/arm64/boot/dts/vendor/qcom/kona.dtsi" 2
# 1 "../scripts/dtc/include-prefixes/dt-bindings/spmi/spmi.h" 1
# 17 "../arch/arm64/boot/dts/vendor/qcom/kona.dtsi" 2
# 1 "../scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h" 1
# 18 "../arch/arm64/boot/dts/vendor/qcom/kona.dtsi" 2
# 29 "../arch/arm64/boot/dts/vendor/qcom/kona.dtsi"
/ {
 model = "Qualcomm Technologies, Inc. kona";
 compatible = "qcom,kona";
 qcom,msm-id = <356 0x10000>;
 interrupt-parent = <&intc>;

 #address-cells = <2>;
 #size-cells = <2>;
 memory { device_type = "memory"; reg = <0 0 0 0>; };

 mem-offline {
  compatible = "qcom,mem-offline";
  offline-sizes = <0x1 0x40000000 0x0 0x40000000>,
    <0x1 0xc0000000 0x0 0x80000000>,
    <0x2 0xc0000000 0x1 0x40000000>;
  granule = <512>;
  mboxes = <&qmp_aop 0>;
 };

 aliases {
  ufshc1 = &ufshc_mem;
  sdhc2 = &sdhc_2;
  pci-domain0 = &pcie0;
  pci-domain1 = &pcie1;
  pci-domain2 = &pcie2;
  serial0 = &qupv3_se2_2uart;
  swr0 = &swr0;
  swr1 = &swr1;
  swr2 = &swr2;
  swr_ar0 = &swr_ar0;
  swr_ar1 = &swr_ar1;
  swr_ar2 = &swr_ar2;
  mhi-netdev0 = &mhi_netdev_0;
 };

 cpus {
  #address-cells = <2>;
  #size-cells = <0>;

  CPU0: cpu@0 {
   device_type = "cpu";
   compatible = "qcom,kryo";
   reg = <0x0 0x0>;
   enable-method = "psci";
   cpu-release-addr = <0x0 0x90000000>;
   next-level-cache = <&L2_0>;
   qcom,freq-domain = <&cpufreq_hw 0 4>;
   capacity-dmips-mhz = <1024>;
   dynamic-power-coefficient = <100>;
   #cooling-cells = <2>;
   L2_0: l2-cache {
         compatible = "arm,arch-cache";
         cache-level = <2>;
         next-level-cache = <&L3_0>;

    L3_0: l3-cache {
          compatible = "arm,arch-cache";
          cache-level = <3>;
    };
   };

   L1_I_0: l1-icache {
    compatible = "arm,arch-cache";
   };

   L1_D_0: l1-dcache {
    compatible = "arm,arch-cache";
   };
  };

  CPU1: cpu@100 {
   device_type = "cpu";
   compatible = "qcom,kryo";
   reg = <0x0 0x100>;
   enable-method = "psci";
   cpu-release-addr = <0x0 0x90000000>;
   next-level-cache = <&L2_1>;
   qcom,freq-domain = <&cpufreq_hw 0 4>;
   capacity-dmips-mhz = <1024>;
   dynamic-power-coefficient = <100>;
   L2_1: l2-cache {
         compatible = "arm,arch-cache";
         cache-level = <2>;
         next-level-cache = <&L3_0>;
   };

   L1_I_100: l1-icache {
    compatible = "arm,arch-cache";
   };

   L1_D_100: l1-dcache {
    compatible = "arm,arch-cache";
   };
  };

  CPU2: cpu@200 {
   device_type = "cpu";
   compatible = "qcom,kryo";
   reg = <0x0 0x200>;
   enable-method = "psci";
   cpu-release-addr = <0x0 0x90000000>;
   next-level-cache = <&L2_2>;
   qcom,freq-domain = <&cpufreq_hw 0 4>;
   capacity-dmips-mhz = <1024>;
   dynamic-power-coefficient = <100>;
   L2_2: l2-cache {
         compatible = "arm,arch-cache";
         cache-level = <2>;
         next-level-cache = <&L3_0>;
   };

   L1_I_200: l1-icache {
    compatible = "arm,arch-cache";
   };

   L1_D_200: l1-dcache {
    compatible = "arm,arch-cache";
   };
  };

  CPU3: cpu@300 {
   device_type = "cpu";
   compatible = "qcom,kryo";
   reg = <0x0 0x300>;
   enable-method = "psci";
   cpu-release-addr = <0x0 0x90000000>;
   next-level-cache = <&L2_3>;
   qcom,freq-domain = <&cpufreq_hw 0 4>;
   capacity-dmips-mhz = <1024>;
   dynamic-power-coefficient = <100>;
   L2_3: l2-cache {
         compatible = "arm,arch-cache";
         cache-level = <2>;
         next-level-cache = <&L3_0>;
   };

   L1_I_300: l1-icache {
    compatible = "arm,arch-cache";
   };

   L1_D_300: l1-dcache {
    compatible = "arm,arch-cache";
   };
  };

  CPU4: cpu@400 {
   device_type = "cpu";
   compatible = "qcom,kryo";
   reg = <0x0 0x400>;
   enable-method = "psci";
   cpu-release-addr = <0x0 0x90000000>;
   next-level-cache = <&L2_4>;
   qcom,freq-domain = <&cpufreq_hw 1 4>;
   capacity-dmips-mhz = <1894>;
   dynamic-power-coefficient = <514>;
   #cooling-cells = <2>;
   L2_4: l2-cache {
         compatible = "arm,arch-cache";
         cache-level = <2>;
         next-level-cache = <&L3_0>;
   };

   L1_I_400: l1-icache {
    compatible = "arm,arch-cache";
   };

   L1_D_400: l1-dcache {
    compatible = "arm,arch-cache";
   };
  };

  CPU5: cpu@500 {
   device_type = "cpu";
   compatible = "qcom,kryo";
   reg = <0x0 0x500>;
   enable-method = "psci";
   cpu-release-addr = <0x0 0x90000000>;
   next-level-cache = <&L2_5>;
   qcom,freq-domain = <&cpufreq_hw 1 4>;
   capacity-dmips-mhz = <1894>;
   dynamic-power-coefficient = <514>;
   L2_5: l2-cache {
         compatible = "arm,arch-cache";
         cache-level = <2>;
         next-level-cache = <&L3_0>;
   };

   L1_I_500: l1-icache {
    compatible = "arm,arch-cache";
   };

   L1_D_500: l1-dcache {
    compatible = "arm,arch-cache";
   };
  };

  CPU6: cpu@600 {
   device_type = "cpu";
   compatible = "qcom,kryo";
   reg = <0x0 0x600>;
   enable-method = "psci";
   cpu-release-addr = <0x0 0x90000000>;
   next-level-cache = <&L2_6>;
   qcom,freq-domain = <&cpufreq_hw 1 4>;
   capacity-dmips-mhz = <1894>;
   dynamic-power-coefficient = <514>;
   L2_6: l2-cache {
         compatible = "arm,arch-cache";
         cache-level = <2>;
         next-level-cache = <&L3_0>;
   };

   L1_I_600: l1-icache {
    compatible = "arm,arch-cache";
   };

   L1_D_600: l1-dcache {
    compatible = "arm,arch-cache";
   };
  };

  CPU7: cpu@700 {
   device_type = "cpu";
   compatible = "qcom,kryo";
   reg = <0x0 0x700>;
   enable-method = "psci";
   cpu-release-addr = <0x0 0x90000000>;
   next-level-cache = <&L2_7>;
   qcom,freq-domain = <&cpufreq_hw 2 4>;
   capacity-dmips-mhz = <1894>;
   dynamic-power-coefficient = <598>;
   #cooling-cells = <2>;
   L2_7: l2-cache {
         compatible = "arm,arch-cache";
         cache-level = <2>;
         next-level-cache = <&L3_0>;
   };

   L1_I_700: l1-icache {
    compatible = "arm,arch-cache";
   };

   L1_D_700: l1-dcache {
    compatible = "arm,arch-cache";
   };
  };

  cpu-map {
   cluster0 {
    core0 {
     cpu = <&CPU0>;
    };

    core1 {
     cpu = <&CPU1>;
    };

    core2 {
     cpu = <&CPU2>;
    };

    core3 {
     cpu = <&CPU3>;
    };
   };

   cluster1 {
    core0 {
     cpu = <&CPU4>;
    };

    core1 {
     cpu = <&CPU5>;
    };

    core2 {
     cpu = <&CPU6>;
    };
   };

   cluster2 {
    core0 {
     cpu = <&CPU7>;
    };
   };
  };
 };


 cpu_pmu: cpu-pmu {
  compatible = "arm,armv8-pmuv3";
  qcom,irq-is-percpu;
  interrupts = <1 7 4>;
 };

 soc: soc {
  cpufreq_hw: qcom,cpufreq-hw {
   compatible = "qcom,cpufreq-hw-epss";
   reg = <0x18591000 0x1000>, <0x18592000 0x1000>,
    <0x18593000 0x1000>;
   reg-names = "freq-domain0", "freq-domain1",
     "freq-domain2";

   clocks = <&clock_rpmh 0>, <&clock_gcc 209>;
   clock-names = "xo", "alternate";

   qcom,lut-row-size = <4>;
   qcom,skip-enable-check;

   #freq-domain-cells = <2>;

   cpu7_notify: cpu7-notify {
    qcom,cooling-cpu = <&CPU7>;
    #cooling-cells = <2>;
   };
  };
 };

 psci {
  compatible = "arm,psci-1.0";
  method = "smc";
 };

 chosen {
  bootargs = "rcupdate.rcu_expedited=1 rcu_nocbs=0-7 kpti=off";
 };

 firmware: firmware {
  android {
   compatible = "android,firmware";
   vbmeta {
    compatible = "android,vbmeta";



    parts = "vbmeta,boot,system,vendor,dtbo,recovery";

   };

   fstab {
    compatible = "android,fstab";
    vendor {
     compatible = "android,vendor";
     dev = "/dev/block/platform/soc/1d84000.ufshc/by-name/vendor";
     type = "ext4";
     mnt_flags = "ro,barrier=1,discard";



     fsmgr_flags = "wait,avb";

     status = "ok";
    };
   };
  };
 };

 reserved_memory: reserved-memory {
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;

  hyp_mem: hyp_region@80000000 {
   no-map;
   reg = <0x0 0x80000000 0x0 0x600000>;
  };

  xbl_aop_mem: xbl_aop_region@80700000 {
   no-map;
   reg = <0x0 0x80700000 0x0 0x160000>;
  };

  cmd_db: reserved-memory@80860000 {
   reg = <0x0 0x80860000 0x0 0x20000>;
   compatible = "qcom,cmd-db";
   no-map;
  };

  reserved_xbl_uefi_log: res_xbl_uefi_log_region@80880000 {
   compatible = "removed-dma-pool";
   no-map;
   reg = <0x0 0x80880000 0x0 0x14000>;
  };

  smem_mem: smem_region@80900000 {
   no-map;
   reg = <0x0 0x80900000 0x0 0x200000>;
  };

  removed_mem: removed_region@80b00000 {
   no-map;

   reg = <0x0 0x80b00000 0x0 0xcd00000>;
  };


  pil_camera_mem: pil_camera_region@8dc00000 {
   compatible = "removed-dma-pool";
   no-map;

   reg = <0x0 0x8dc00000 0x0 0x500000>;
  };


  pil_wlan_fw_mem: pil_wlan_fw_region@8e100000 {
   compatible = "removed-dma-pool";
   no-map;

   reg = <0x0 0x8e100000 0x0 0x100000>;
  };


  pil_ipa_fw_mem: pil_ipa_fw_region@8e200000 {
   compatible = "removed-dma-pool";
   no-map;

   reg = <0x0 0x8e200000 0x0 0x10000>;
  };


  pil_ipa_gsi_mem: pil_ipa_gsi_region@8e210000 {
   compatible = "removed-dma-pool";
   no-map;

   reg = <0x0 0x8e210000 0x0 0xa000>;
  };


  pil_gpu_mem: pil_gpu_region@8e21a000 {
   compatible = "removed-dma-pool";
   no-map;

   reg = <0x0 0x8e21a000 0x0 0x2000>;
  };


  pil_npu_mem: pil_npu_region@8e300000 {
   compatible = "removed-dma-pool";
   no-map;

   reg = <0x0 0x8e300000 0x0 0x500000>;
  };


  pil_video_mem: pil_video_region@8e800000 {
   compatible = "removed-dma-pool";
   no-map;

   reg = <0x0 0x8e800000 0x0 0x500000>;
  };


  pil_cvp_mem: pil_cvp_region@8ed00000 {
   compatible = "removed-dma-pool";
   no-map;

   reg = <0x0 0x8ed00000 0x0 0x500000>;
  };


  pil_cdsp_mem: pil_cdsp_region@8f200000 {
   compatible = "removed-dma-pool";
   no-map;

   reg = <0x0 0x8f200000 0x0 0x1400000>;
  };


  pil_slpi_mem: pil_slpi_region@90600000 {
   compatible = "removed-dma-pool";
   no-map;

   reg = <0x0 0x90600000 0x0 0x1500000>;
  };


  pil_adsp_mem: pil_adsp_region@91b00000 {
   compatible = "removed-dma-pool";
   no-map;

   reg = <0x0 0x91b00000 0x0 0x2500000>;
  };


  pil_spss_mem: pil_spss_region@94000000 {
   compatible = "removed-dma-pool";
   no-map;

   reg = <0x0 0x94000000 0x0 0x100000>;
  };


  cdsp_secure_heap: cdsp_secure_heap@94100000 {
   compatible = "removed-dma-pool";
   no-map;

   reg = <0x0 0x94100000 0x0 0x4600000>;
  };

  adsp_mem: adsp_region {
   compatible = "shared-dma-pool";
   alloc-ranges = <0x0 0x00000000 0x0 0xffffffff>;
   reusable;
   alignment = <0x0 0x400000>;
   size = <0x0 0xC00000>;
  };

  sdsp_mem: sdsp_region {
   compatible = "shared-dma-pool";
   alloc-ranges = <0x0 0x00000000 0x0 0xffffffff>;
   reusable;
   alignment = <0x0 0x400000>;
   size = <0x0 0x800000>;
  };

  cdsp_mem: cdsp_region {
   compatible = "shared-dma-pool";
   alloc-ranges = <0x0 0x00000000 0x0 0xffffffff>;
   reusable;
   alignment = <0x0 0x400000>;
   size = <0x0 0x400000>;
  };

  cont_splash_memory: cont_splash_region@9c000000 {
   reg = <0x0 0x9c000000 0x0 0x02300000>;
   label = "cont_splash_region";
  };

  disp_rdump_memory: disp_rdump_region@9c000000 {
   reg = <0x0 0x9c000000 0x0 0x00800000>;
   label = "disp_rdump_region";
  };

  dfps_data_memory: dfps_data_region@9e300000 {
   reg = <0x0 0x9e300000 0x0 0x0100000>;
   label = "dfps_data_region";
  };

  dump_mem: mem_dump_region {
   compatible = "shared-dma-pool";
   alloc-ranges = <0x0 0x00000000 0x0 0xffffffff>;
   reusable;
   size = <0 0x2800000>;
  };
  sp_mem: sp_region {
   compatible = "shared-dma-pool";
   alloc-ranges = <0x0 0x00000000 0x0 0xffffffff>;
   reusable;
   alignment = <0x0 0x400000>;
   size = <0x0 0x1000000>;
  };

  user_contig_mem: user_contig_region {
   compatible = "shared-dma-pool";
   alloc-ranges = <0x0 0x00000000 0x0 0xffffffff>;
   reusable;
   alignment = <0x0 0x400000>;
   size = <0x0 0x1000000>;
  };

  qseecom_mem: qseecom_region {
   compatible = "shared-dma-pool";
   alloc-ranges = <0x0 0x00000000 0x0 0xffffffff>;
   reusable;
   alignment = <0x0 0x400000>;
   size = <0x0 0x1400000>;
  };

  qseecom_ta_mem: qseecom_ta_region {
   compatible = "shared-dma-pool";
   alloc-ranges = <0x0 0x00000000 0x0 0xffffffff>;
   reusable;
   alignment = <0x0 0x400000>;
   size = <0x0 0x1000000>;
  };

  secure_display_memory: secure_display_region {
   compatible = "shared-dma-pool";
   alloc-ranges = <0x0 0x00000000 0x0 0xffffffff>;
   reusable;
   alignment = <0x0 0x400000>;
   size = <0x0 0xA400000>;
  };

  cnss_wlan_mem: cnss_wlan_region {
   compatible = "shared-dma-pool";
   alloc-ranges = <0x0 0x00000000 0x0 0xffffffff>;
   reusable;
   alignment = <0x0 0x400000>;
   size = <0x0 0x1400000>;
  };


  linux,cma {
   compatible = "shared-dma-pool";
   alloc-ranges = <0x0 0x00000000 0x0 0xffffffff>;
   reusable;
   alignment = <0x0 0x400000>;
   size = <0x0 0x2000000>;
   linux,cma-default;
  };

  mailbox_mem: mailbox_region {
   compatible = "shared-dma-pool";
   no-map;
   alloc-ranges = <0x0 0x00000000 0x0 0xffffffff>;
   alignment = <0x0 0x400000>;
   size = <0x0 0x20000>;
  };
 };

 vendor: vendor {
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0 0 0 0xffffffff>;
  compatible = "simple-bus";
 };
};

&soc {
 #address-cells = <1>;
 #size-cells = <1>;
 ranges = <0 0 0 0xffffffff>;
 compatible = "simple-bus";

 thermal_zones: thermal-zones {
 };

 slim_aud: slim@3ac0000 {
  cell-index = <1>;
  compatible = "qcom,slim-ngd";
  reg = <0x3ac0000 0x2c000>,
   <0x3a84000 0x2c000>;
  reg-names = "slimbus_physical", "slimbus_bam_physical";
  interrupts = <0 163 4>,
        <0 164 4>;
  interrupt-names = "slimbus_irq", "slimbus_bam_irq";
  qcom,apps-ch-pipes = <0x700000>;
  qcom,ea-pc = <0x2d0>;
  iommus = <&apps_smmu 0x1826 0x0>,
    <&apps_smmu 0x182f 0x0>,
    <&apps_smmu 0x1830 0x1>;
  qcom,iommu-dma-addr-pool = <0x40000000 0xc0000000>;
  qcom,iommu-dma = "atomic";
  status = "ok";


  btfmslim_codec: qca6390 {
   compatible = "qcom,btfmslim_slave";
   elemental-addr = [00 01 20 02 17 02];
   qcom,btfm-slim-ifd = "btfmslim_slave_ifd";
   qcom,btfm-slim-ifd-elemental-addr = [00 00 20 02 17 02];
  };
 };

 intc: interrupt-controller@17a00000 {
  compatible = "arm,gic-v3";
  #interrupt-cells = <3>;
  interrupt-controller;
  #redistributor-regions = <1>;
  redistributor-stride = <0x0 0x20000>;
  reg = <0x17a00000 0x10000>,
        <0x17a60000 0x100000>;
  interrupts = <1 9 4>;
 };

 qcom,chd_silver {
  compatible = "qcom,core-hang-detect";
  label = "silver";
  qcom,threshold-arr = <0x18000058 0x18010058
  0x18020058 0x18030058>;
  qcom,config-arr = <0x18000060 0x18010060
  0x18020060 0x18030060>;
 };

 dsu_pmu@0 {
  compatible = "arm,dsu-pmu";
  interrupts = <0 50 4>;
  cpus = <&CPU0>, <&CPU1>, <&CPU2>, <&CPU3>,
   <&CPU4>, <&CPU5>, <&CPU6>, <&CPU7>;
 };

 qcom,chd_gold {
  compatible = "qcom,core-hang-detect";
  label = "gold";
  qcom,threshold-arr = <0x18040058 0x18050058
  0x18060058 0x18070058>;
  qcom,config-arr = <0x18040060 0x18050060
  0x18060060 0x18070060>;
 };

 cache-controller@9200000 {
  compatible = "qcom,llcc-v2";
  reg = <0x9200000 0x1d0000> , <0x9600000 0x50000>;
  reg-names = "llcc_base", "llcc_broadcast_base";
  cap-based-alloc-and-pwr-collapse;
 };

 wdog: qcom,wdt@17c10000 {
  compatible = "qcom,msm-watchdog";
  reg = <0x17c10000 0x1000>;
  reg-names = "wdt-base";
  interrupts = <0 0 4>,
     <0 1 4>;
  qcom,bark-time = <11000>;
  qcom,pet-time = <9360>;
  qcom,wakeup-enable;
  qcom,ipi-ping;
 };

 arch_timer: timer {
  compatible = "arm,armv8-timer";
  interrupts = <1 13 ((((1 << (8)) - 1) << 8) | 8)>,
        <1 14 ((((1 << (8)) - 1) << 8) | 8)>,
        <1 11 ((((1 << (8)) - 1) << 8) | 8)>,
        <1 12 ((((1 << (8)) - 1) << 8) | 8)>;
  clock-frequency = <19200000>;
 };

 memtimer: timer@17c20000 {
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;
  compatible = "arm,armv7-timer-mem";
  reg = <0x17c20000 0x1000>;
  clock-frequency = <19200000>;

  frame@17c21000 {
   frame-number = <0>;
   interrupts = <0 8 4>,
         <0 6 4>;
   reg = <0x17c21000 0x1000>,
         <0x17c22000 0x1000>;
  };

  frame@17c23000 {
   frame-number = <1>;
   interrupts = <0 9 4>;
   reg = <0x17c23000 0x1000>;
   status = "disabled";
  };

  frame@17c25000 {
   frame-number = <2>;
   interrupts = <0 10 4>;
   reg = <0x17c25000 0x1000>;
   status = "disabled";
  };

  frame@17c27000 {
   frame-number = <3>;
   interrupts = <0 11 4>;
   reg = <0x17c27000 0x1000>;
   status = "disabled";
  };

  frame@17c29000 {
   frame-number = <4>;
   interrupts = <0 12 4>;
   reg = <0x17c29000 0x1000>;
   status = "disabled";
  };

  frame@17c2b000 {
   frame-number = <5>;
   interrupts = <0 13 4>;
   reg = <0x17c2b000 0x1000>;
   status = "disabled";
  };

  frame@17c2d000 {
   frame-number = <6>;
   interrupts = <0 14 4>;
   reg = <0x17c2d000 0x1000>;
   status = "disabled";
  };
 };

 jtag_mm0: jtagmm@7040000 {
  compatible = "qcom,jtagv8-mm";
  reg = <0x7040000 0x1000>;
  reg-names = "etm-base";

  clocks = <&clock_aop 0>;
  clock-names = "core_clk";

  qcom,coresight-jtagmm-cpu = <&CPU0>;
 };

 jtag_mm1: jtagmm@7140000 {
  compatible = "qcom,jtagv8-mm";
  reg = <0x7140000 0x1000>;
  reg-names = "etm-base";

  clocks = <&clock_aop 0>;
  clock-names = "core_clk";

  qcom,coresight-jtagmm-cpu = <&CPU1>;
 };

 jtag_mm2: jtagmm@7240000 {
  compatible = "qcom,jtagv8-mm";
  reg = <0x7240000 0x1000>;
  reg-names = "etm-base";

  clocks = <&clock_aop 0>;
  clock-names = "core_clk";

  qcom,coresight-jtagmm-cpu = <&CPU2>;
 };

 jtag_mm3: jtagmm@7340000 {
  compatible = "qcom,jtagv8-mm";
  reg = <0x7340000 0x1000>;
  reg-names = "etm-base";

  clocks = <&clock_aop 0>;
  clock-names = "core_clk";

  qcom,coresight-jtagmm-cpu = <&CPU3>;
 };

 jtag_mm4: jtagmm@7440000 {
  compatible = "qcom,jtagv8-mm";
  reg = <0x7440000 0x1000>;
  reg-names = "etm-base";

  clocks = <&clock_aop 0>;
  clock-names = "core_clk";

  qcom,coresight-jtagmm-cpu = <&CPU4>;
 };

 jtag_mm5: jtagmm@7540000 {
  compatible = "qcom,jtagv8-mm";
  reg = <0x7540000 0x1000>;
  reg-names = "etm-base";

  clocks = <&clock_aop 0>;
  clock-names = "core_clk";

  qcom,coresight-jtagmm-cpu = <&CPU5>;
 };

 jtag_mm6: jtagmm@7640000 {
  compatible = "qcom,jtagv8-mm";
  reg = <0x7640000 0x1000>;
  reg-names = "etm-base";

  clocks = <&clock_aop 0>;
  clock-names = "core_clk";

  qcom,coresight-jtagmm-cpu = <&CPU6>;
 };

 jtag_mm7: jtagmm@7740000 {
  compatible = "qcom,jtagv8-mm";
  reg = <0x7740000 0x1000>;
  reg-names = "etm-base";

  clocks = <&clock_aop 0>;
  clock-names = "core_clk";

  qcom,coresight-jtagmm-cpu = <&CPU7>;
 };

 qcom,devfreq-l3 {
  compatible = "qcom,devfreq-fw";
  reg = <0x18590000 0x4>, <0x18590100 0xa0>, <0x18590320 0x4>;
  reg-names = "en-base", "ftbl-base", "perf-base";

  cpu0_l3: qcom,cpu0-cpu-l3-lat {
   compatible = "qcom,devfreq-fw-voter";
  };

  cpu4_l3: qcom,cpu4-cpu-l3-lat {
   compatible = "qcom,devfreq-fw-voter";
  };

  cpu7_l3: qcom,cpu7-cpu-l3-lat {
   compatible = "qcom,devfreq-fw-voter";
  };

  cdsp_l3: qcom,cdsp-cdsp-l3-lat {
   compatible = "qcom,devfreq-fw-voter";
  };
 };

 bus_proxy_client: qcom,bus_proxy_client {
  compatible = "qcom,bus-proxy-client";
  qcom,msm-bus,name = "bus-proxy-client";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <2>;
  qcom,msm-bus,vectors-KBps =
   <22 512 0 0>, <23 512 0 0>,
   <22 512 1500000 1500000>, <23 512 1500000 1500000>;
  qcom,msm-bus,active-only;
  status = "ok";
 };

 keepalive_opp_table: keepalive-opp-table {
  compatible = "operating-points-v2";
  opp-1 {
   opp-hz = /bits/ 64 < 1 >;
  };
 };

 snoc_cnoc_keepalive: qcom,snoc_cnoc_keepalive {
  compatible = "qcom,devbw";
  governor = "powersave";
  qcom,src-dst-ports = <1
   627>;
  qcom,active-only;
  status = "ok";
  operating-points-v2 = <&keepalive_opp_table>;
 };

 llcc_bw_opp_table: llcc-bw-opp-table {
  compatible = "operating-points-v2";
  opp-150 {opp-hz = /bits/ 64 <((150 * 1000000 * 16) / (1024 * 1024))>;};
  opp-300 {opp-hz = /bits/ 64 <((300 * 1000000 * 16) / (1024 * 1024))>;};
  opp-466 {opp-hz = /bits/ 64 <((466 * 1000000 * 16) / (1024 * 1024))>;};
  opp-600 {opp-hz = /bits/ 64 <((600 * 1000000 * 16) / (1024 * 1024))>;};
  opp-806 {opp-hz = /bits/ 64 <((806 * 1000000 * 16) / (1024 * 1024))>;};
  opp-933 {opp-hz = /bits/ 64 <((933 * 1000000 * 16) / (1024 * 1024))>;};
  opp-1000 {opp-hz = /bits/ 64 <((1000 * 1000000 * 16) / (1024 * 1024))>;};
 };

 suspendable_llcc_bw_opp_table: suspendable-llcc-bw-opp-table {
  compatible = "operating-points-v2";
  opp-0 {opp-hz = /bits/ 64 <((0 * 1000000 * 16) / (1024 * 1024))>;};
  opp-150 {opp-hz = /bits/ 64 <((150 * 1000000 * 16) / (1024 * 1024))>;};
  opp-300 {opp-hz = /bits/ 64 <((300 * 1000000 * 16) / (1024 * 1024))>;};
  opp-466 {opp-hz = /bits/ 64 <((466 * 1000000 * 16) / (1024 * 1024))>;};
  opp-600 {opp-hz = /bits/ 64 <((600 * 1000000 * 16) / (1024 * 1024))>;};
  opp-806 {opp-hz = /bits/ 64 <((806 * 1000000 * 16) / (1024 * 1024))>;};
  opp-933 {opp-hz = /bits/ 64 <((933 * 1000000 * 16) / (1024 * 1024))>;};
  opp-1000 {opp-hz = /bits/ 64 <((1000 * 1000000 * 16) / (1024 * 1024))>;};
 };

 ddr_bw_opp_table: ddr-bw-opp-table {
  compatible = "operating-points-v2";
  opp-200 { opp-hz = /bits/ 64 <((200 * 1000000 * 4) / (1024 * 1024))>; opp-supported-hw = <0x180>;};
  opp-300 { opp-hz = /bits/ 64 <((300 * 1000000 * 4) / (1024 * 1024))>; opp-supported-hw = <0x180>;};
  opp-451 { opp-hz = /bits/ 64 <((451 * 1000000 * 4) / (1024 * 1024))>; opp-supported-hw = <0x180>;};
  opp-547 { opp-hz = /bits/ 64 <((547 * 1000000 * 4) / (1024 * 1024))>; opp-supported-hw = <0x180>;};
  opp-681 { opp-hz = /bits/ 64 <((681 * 1000000 * 4) / (1024 * 1024))>; opp-supported-hw = <0x180>;};
  opp-768 { opp-hz = /bits/ 64 <((768 * 1000000 * 4) / (1024 * 1024))>; opp-supported-hw = <0x180>;};
  opp-1017 { opp-hz = /bits/ 64 <((1017 * 1000000 * 4) / (1024 * 1024))>; opp-supported-hw = <0x180>;};
  opp-1353 { opp-hz = /bits/ 64 <((1353 * 1000000 * 4) / (1024 * 1024))>; opp-supported-hw = <0x80>;};
  opp-1555 { opp-hz = /bits/ 64 <((1555 * 1000000 * 4) / (1024 * 1024))>; opp-supported-hw = <0x180>;};
  opp-1804 { opp-hz = /bits/ 64 <((1804 * 1000000 * 4) / (1024 * 1024))>; opp-supported-hw = <0x180>;};
  opp-2092 { opp-hz = /bits/ 64 <((2092 * 1000000 * 4) / (1024 * 1024))>; opp-supported-hw = <0x180>;};
  opp-2736 { opp-hz = /bits/ 64 <((2736 * 1000000 * 4) / (1024 * 1024))>; opp-supported-hw = <0x100>;};
 };

 suspendable_ddr_bw_opp_table: suspendable-ddr-bw-opp-table {
  compatible = "operating-points-v2";
  opp-0 { opp-hz = /bits/ 64 <((0 * 1000000 * 4) / (1024 * 1024))>; opp-supported-hw = <0x180>;};
  opp-200 { opp-hz = /bits/ 64 <((200 * 1000000 * 4) / (1024 * 1024))>; opp-supported-hw = <0x180>;};
  opp-300 { opp-hz = /bits/ 64 <((300 * 1000000 * 4) / (1024 * 1024))>; opp-supported-hw = <0x180>;};
  opp-451 { opp-hz = /bits/ 64 <((451 * 1000000 * 4) / (1024 * 1024))>; opp-supported-hw = <0x180>;};
  opp-547 { opp-hz = /bits/ 64 <((547 * 1000000 * 4) / (1024 * 1024))>; opp-supported-hw = <0x180>;};
  opp-681 { opp-hz = /bits/ 64 <((681 * 1000000 * 4) / (1024 * 1024))>; opp-supported-hw = <0x180>;};
  opp-768 { opp-hz = /bits/ 64 <((768 * 1000000 * 4) / (1024 * 1024))>; opp-supported-hw = <0x180>;};
  opp-1017 { opp-hz = /bits/ 64 <((1017 * 1000000 * 4) / (1024 * 1024))>; opp-supported-hw = <0x180>;};
  opp-1353 { opp-hz = /bits/ 64 <((1353 * 1000000 * 4) / (1024 * 1024))>; opp-supported-hw = <0x80>;};
  opp-1555 { opp-hz = /bits/ 64 <((1555 * 1000000 * 4) / (1024 * 1024))>; opp-supported-hw = <0x180>;};
  opp-1804 { opp-hz = /bits/ 64 <((1804 * 1000000 * 4) / (1024 * 1024))>; opp-supported-hw = <0x180>;};
  opp-2092 { opp-hz = /bits/ 64 <((2092 * 1000000 * 4) / (1024 * 1024))>; opp-supported-hw = <0x180>;};
  opp-2736 { opp-hz = /bits/ 64 <((2736 * 1000000 * 4) / (1024 * 1024))>; opp-supported-hw = <0x100>;};
 };

 llcc_pmu: llcc-pmu@9095000 {
  compatible = "qcom,llcc-pmu-ver2";
  reg = <0x09095000 0x300>;
  reg-names = "lagg-base";
 };

 cpu_cpu_llcc_bw: qcom,cpu-cpu-llcc-bw {
  compatible = "qcom,devbw";
  governor = "performance";
  qcom,src-dst-ports =
   <1 770>;
  qcom,active-only;
  operating-points-v2 = <&llcc_bw_opp_table>;
 };

 cpu_cpu_llcc_bwmon: qcom,cpu-cpu-llcc-bwmon@90b6400 {
  compatible = "qcom,bimc-bwmon4";
  reg = <0x90b6400 0x300>, <0x90b6300 0x200>;
  reg-names = "base", "global_base";
  interrupts = <0 581 4>;
  qcom,mport = <0>;
  qcom,hw-timer-hz = <19200000>;
  qcom,target-dev = <&cpu_cpu_llcc_bw>;
  qcom,count-unit = <0x10000>;
 };

 cpu_llcc_ddr_bw: qcom,cpu-llcc-ddr-bw {
  compatible = "qcom,devbw-ddr";
  governor = "performance";
  qcom,src-dst-ports =
   <129 512>;
  qcom,active-only;
  operating-points-v2 = <&ddr_bw_opp_table>;
 };

 cpu_llcc_ddr_bwmon: qcom,cpu-llcc-ddr-bwmon@9091000 {
  compatible = "qcom,bimc-bwmon5";
  reg = <0x9091000 0x1000>;
  reg-names = "base";
  interrupts = <0 81 4>;
  qcom,hw-timer-hz = <19200000>;
  qcom,target-dev = <&cpu_llcc_ddr_bw>;
  qcom,count-unit = <0x10000>;
 };

 npu_npu_llcc_bw: qcom,npu-npu-llcc-bw {
  compatible = "qcom,devbw";
  governor = "performance";
  qcom,src-dst-ports = <154 770>;
  operating-points-v2 = <&suspendable_llcc_bw_opp_table>;
 };

 npu_npu_llcc_bwmon: qcom,npu-npu-llcc-bwmon@60300 {
  compatible = "qcom,bimc-bwmon4";
  reg = <0x00060400 0x300>, <0x00060300 0x200>;
  reg-names = "base", "global_base";
  qcom,msm_bus = <154 10070>;
  qcom,msm_bus_name = "npu_bwmon_cdsp";
  clocks = <&clock_gcc 42>,
    <&clock_gcc 41>;
  clock-names = "npu_bwmon_ahb", "npu_bwmon_axi";
  qcom,bwmon_clks = "npu_bwmon_ahb", "npu_bwmon_axi";
  interrupts = <0 476 4>;
  qcom,mport = <0>;
  qcom,hw-timer-hz = <19200000>;
  qcom,target-dev = <&npu_npu_llcc_bw>;
  qcom,count-unit = <0x10000>;
 };

 npu_llcc_ddr_bw: qcom,npu-llcc-ddr-bw {
  compatible = "qcom,devbw-ddr";
  governor = "performance";
  qcom,src-dst-ports = <770 512>;
  operating-points-v2 = <&suspendable_ddr_bw_opp_table>;
 };

 npu_llcc_ddr_bwmon: qcom,npu-llcc-ddr-bwmon@0x9093000 {
  compatible = "qcom,bimc-bwmon5";
  reg = <0x9093000 0x1000>;
  reg-names = "base";
  interrupts = <0 81 4>;
  qcom,hw-timer-hz = <19200000>;
  qcom,target-dev = <&npu_llcc_ddr_bw>;
  qcom,count-unit = <0x10000>;
 };

 npudsp_npu_ddr_bw: qcom,npudsp-npu-ddr-bw {
  compatible = "qcom,devbw-ddr";
  governor = "performance";
  qcom,src-dst-ports = <154 512>;
  operating-points-v2 = <&suspendable_ddr_bw_opp_table>;
 };

 npudsp_npu_ddr_bwmon: qcom,npudsp-npu-ddr-bwmon@70200 {
  compatible = "qcom,bimc-bwmon4";
  reg = <0x00070300 0x300>, <0x00070200 0x200>;
  reg-names = "base", "global_base";
  qcom,msm_bus = <154 10070>;
  qcom,msm_bus_name = "npudsp_bwmon_cdsp";
  clocks = <&clock_gcc 42>,
    <&clock_gcc 41>;
  clock-names = "npu_bwmon_ahb", "npu_bwmon_axi";
  qcom,bwmon_clks = "npu_bwmon_ahb", "npu_bwmon_axi";
  interrupts = <0 155 4>;
  qcom,mport = <0>;
  qcom,hw-timer-hz = <19200000>;
  qcom,target-dev = <&npudsp_npu_ddr_bw>;
  qcom,count-unit = <0x10000>;
 };

 npu_npu_ddr_latfloor: qcom,npu-npu-ddr-latfloor {
  compatible = "qcom,devbw-ddr";
  governor = "powersave";
  qcom,src-dst-ports = <154 512>;
  operating-points-v2 = <&suspendable_ddr_bw_opp_table>;
 };

 npu_staticmap_mon: qcom,npu-staticmap-mon {
  compatible = "qcom,static-map";
  qcom,target-dev = <&npu_npu_ddr_latfloor>;
  clocks = <&clock_npucc 4>;
  clock-names = "cal_hm0_clk";
  qcom,dev_clk = "cal_hm0_clk";
  qcom,core-dev-table =
    < 0 ((0 * 1000000 * 4) / (1024 * 1024)) >,
    < 300000 ((451 * 1000000 * 4) / (1024 * 1024)) >,
    < 406000 ((768 * 1000000 * 4) / (1024 * 1024)) >,
    < 533000 ((1555 * 1000000 * 4) / (1024 * 1024)) >,
    < 730000 ((1804 * 1000000 * 4) / (1024 * 1024)) >,
    < 920000 ((2092 * 1000000 * 4) / (1024 * 1024)) >,
    < 1000000 ((2736 * 1000000 * 4) / (1024 * 1024)) >;
 };

 cpu0_cpu_llcc_lat: qcom,cpu0-cpu-llcc-lat {
  compatible = "qcom,devbw";
  governor = "performance";
  qcom,src-dst-ports =
   <1 770>;
  qcom,active-only;
  operating-points-v2 = <&llcc_bw_opp_table>;
 };

 cpu4_cpu_llcc_lat: qcom,cpu4-cpu-llcc-lat {
  compatible = "qcom,devbw";
  governor = "performance";
  qcom,src-dst-ports =
   <1 770>;
  qcom,active-only;
  operating-points-v2 = <&llcc_bw_opp_table>;
 };

 cpu0_llcc_ddr_lat: qcom,cpu0-llcc-ddr-lat {
  compatible = "qcom,devbw-ddr";
  governor = "performance";
  qcom,src-dst-ports =
   <129 512>;
  qcom,active-only;
  operating-points-v2 = <&ddr_bw_opp_table>;
 };

 cpu4_llcc_ddr_lat: qcom,cpu4-llcc-ddr-lat {
  compatible = "qcom,devbw-ddr";
  governor = "performance";
  qcom,src-dst-ports =
   <129 512>;
  qcom,active-only;
  operating-points-v2 = <&ddr_bw_opp_table>;
 };

 cpu4_cpu_ddr_latfloor: qcom,cpu4-cpu-ddr-latfloor {
  compatible = "qcom,devbw-ddr";
  governor = "performance";
  qcom,src-dst-ports =
   <129 512>;
  qcom,active-only;
  operating-points-v2 = <&ddr_bw_opp_table>;
 };

 qoslat_opp_table: qoslat-opp-table {
  compatible = "operating-points-v2";
  opp-0 {
   opp-hz = /bits/ 64 < 1 >;
  };

  opp-1 {
   opp-hz = /bits/ 64 < 2 >;
  };
 };

 cpu4_cpu_ddr_qoslat: qcom,cpu4-cpu-ddr-qoslat {
  compatible = "qcom,devfreq-qoslat";
  governor = "powersave";
  operating-points-v2 = <&qoslat_opp_table>;
  mboxes = <&qmp_aop 0>;
 };

 cpu0_memlat_cpugrp: qcom,cpu0-cpugrp {
  compatible = "qcom,arm-memlat-cpugrp";
  qcom,cpulist = <&CPU0 &CPU1 &CPU2 &CPU3>;

  cpu0_cpu_l3_latmon: qcom,cpu0-cpu-l3-latmon {
   compatible = "qcom,arm-memlat-mon";
   qcom,target-dev = <&cpu0_l3>;
   qcom,cachemiss-ev = <0x17>;
   qcom,core-dev-table =
    < 300000 300000000 >,
    < 403200 403200000 >,
    < 518400 518400000 >,
    < 633600 614400000 >,
    < 825600 729600000 >,
    < 921600 825600000 >,
    < 1036800 921600000 >,
    < 1132800 1036800000 >,
    < 1228800 1132800000 >,
    < 1401600 1228800000 >,
    < 1497600 1305600000 >,
    < 1670400 1382400000 >;
  };

  cpu0_cpu_llcc_latmon: qcom,cpu0-cpu-llcc-latmon {
   compatible = "qcom,arm-memlat-mon";
   qcom,target-dev = <&cpu0_cpu_llcc_lat>;
   qcom,cachemiss-ev = <0x2A>;
   qcom,core-dev-table =
    < 300000 ((150 * 1000000 * 16) / (1024 * 1024)) >,
    < 729600 ((300 * 1000000 * 16) / (1024 * 1024)) >,
    < 1497600 ((466 * 1000000 * 16) / (1024 * 1024)) >,
    < 1670400 ((600 * 1000000 * 16) / (1024 * 1024)) >;
  };

  cpu0_llcc_ddr_latmon: qcom,cpu0-llcc-ddr-latmon {
   compatible = "qcom,arm-memlat-mon";
   qcom,cpulist = <&CPU0 &CPU1 &CPU2 &CPU3>;
   qcom,target-dev = <&cpu0_llcc_ddr_lat>;
   qcom,cachemiss-ev = <0x2A>;
   ddr4-map {
    qcom,ddr-type = <7>;
    qcom,core-dev-table =
     < 300000 ((200 * 1000000 * 4) / (1024 * 1024)) >,
     < 729600 ((451 * 1000000 * 4) / (1024 * 1024)) >,
     < 1132800 ((547 * 1000000 * 4) / (1024 * 1024)) >,
     < 1497600 ((768 * 1000000 * 4) / (1024 * 1024)) >,
     < 1670400 ((1017 * 1000000 * 4) / (1024 * 1024)) >;
   };

   ddr5-map {
    qcom,ddr-type = <8>;
    qcom,core-dev-table =
     < 300000 ((200 * 1000000 * 4) / (1024 * 1024)) >,
     < 729600 ((451 * 1000000 * 4) / (1024 * 1024)) >,
     < 1132800 ((547 * 1000000 * 4) / (1024 * 1024)) >,
     < 1497600 ((768 * 1000000 * 4) / (1024 * 1024)) >,
     < 1670400 ((1017 * 1000000 * 4) / (1024 * 1024)) >;
   };
  };

 };

 cpu4_memlat_cpugrp: qcom,cpu4-cpugrp {
  compatible = "qcom,arm-memlat-cpugrp";
  qcom,cpulist = <&CPU4 &CPU5 &CPU6 &CPU7>;

  cpu4_cpu_l3_latmon: qcom,cpu4-cpu-l3-latmon {
   compatible = "qcom,arm-memlat-mon";
   qcom,cpulist = <&CPU4 &CPU5 &CPU6>;
   qcom,target-dev = <&cpu4_l3>;
   qcom,cachemiss-ev = <0x17>;
   qcom,core-dev-table =
    < 300000 300000000 >,
    < 806400 614400000 >,
    < 1017600 729600000 >,
    < 1228800 921600000 >,
    < 1689600 1228800000 >,
    < 1804800 1305600000 >,
    < 2227200 1382400000 >;
  };

  cpu7_cpu_l3_latmon: qcom,cpu7-cpu-l3-latmon {
   compatible = "qcom,arm-memlat-mon";
   qcom,cpulist = <&CPU7>;
   qcom,target-dev = <&cpu7_l3>;
   qcom,cachemiss-ev = <0x17>;
   qcom,core-dev-table =
    < 300000 300000000 >,
    < 806400 614400000 >,
    < 1017600 729600000 >,
    < 1228800 921600000 >,
    < 1689600 1228800000 >,
    < 1804800 1305600000 >,
    < 2227200 1382400000 >;
  };

  cpu4_cpu_llcc_latmon: qcom,cpu4-cpu-llcc-latmon {
   compatible = "qcom,arm-memlat-mon";
   qcom,target-dev = <&cpu4_cpu_llcc_lat>;
   qcom,cachemiss-ev = <0x2A>;
   qcom,core-dev-table =
    < 300000 ((150 * 1000000 * 16) / (1024 * 1024)) >,
    < 691200 ((300 * 1000000 * 16) / (1024 * 1024)) >,
    < 1017600 ((466 * 1000000 * 16) / (1024 * 1024)) >,
    < 1228800 ((600 * 1000000 * 16) / (1024 * 1024)) >,
    < 1804800 ((806 * 1000000 * 16) / (1024 * 1024)) >,
    < 2227200 ((933 * 1000000 * 16) / (1024 * 1024)) >,
    < 2476800 ((1000 * 1000000 * 16) / (1024 * 1024)) >;
  };

  cpu4_llcc_ddr_latmon: qcom,cpu4-llcc-ddr-latmon {
   compatible = "qcom,arm-memlat-mon";
   qcom,cpulist = <&CPU4 &CPU5 &CPU6 &CPU7>;
   qcom,target-dev = <&cpu4_llcc_ddr_lat>;
   qcom,cachemiss-ev = <0x2A>;
   ddr4-map {
    qcom,ddr-type = <7>;
    qcom,core-dev-table =
     < 300000 ((200 * 1000000 * 4) / (1024 * 1024)) >,
     < 691200 ((451 * 1000000 * 4) / (1024 * 1024)) >,
     < 806400 ((547 * 1000000 * 4) / (1024 * 1024)) >,
     < 1017600 ((768 * 1000000 * 4) / (1024 * 1024)) >,
     < 1228800 ((1017 * 1000000 * 4) / (1024 * 1024)) >,
     < 1574400 ((1353 * 1000000 * 4) / (1024 * 1024)) >,
     < 1804800 ((1555 * 1000000 * 4) / (1024 * 1024)) >,
     < 2227200 ((1804 * 1000000 * 4) / (1024 * 1024)) >,
     < 2380800 ((2092 * 1000000 * 4) / (1024 * 1024)) >;
   };

   ddr5-map {
    qcom,ddr-type = <8>;
    qcom,core-dev-table =
     < 300000 ((200 * 1000000 * 4) / (1024 * 1024)) >,
     < 691200 ((451 * 1000000 * 4) / (1024 * 1024)) >,
     < 806400 ((547 * 1000000 * 4) / (1024 * 1024)) >,
     < 1017600 ((768 * 1000000 * 4) / (1024 * 1024)) >,
     < 1228800 ((1017 * 1000000 * 4) / (1024 * 1024)) >,
     < 1804800 ((1555 * 1000000 * 4) / (1024 * 1024)) >,
     < 2227200 ((1804 * 1000000 * 4) / (1024 * 1024)) >,
     < 2380800 ((2092 * 1000000 * 4) / (1024 * 1024)) >,
     < 2476800 ((2736 * 1000000 * 4) / (1024 * 1024)) >;
   };
  };

  cpu4_computemon: qcom,cpu4-computemon {
   compatible = "qcom,arm-compute-mon";
   qcom,target-dev = <&cpu4_cpu_ddr_latfloor>;
   ddr4-map {
    qcom,ddr-type = <7>;
    qcom,core-dev-table =
     < 1804800 ((200 * 1000000 * 4) / (1024 * 1024)) >,
     < 2380800 ((1017 * 1000000 * 4) / (1024 * 1024)) >,
     < 2500000 ((2092 * 1000000 * 4) / (1024 * 1024)) >;
   };

   ddr5-map {
    qcom,ddr-type = <8>;
    qcom,core-dev-table =
     < 1804800 ((200 * 1000000 * 4) / (1024 * 1024)) >,
     < 2380800 ((1017 * 1000000 * 4) / (1024 * 1024)) >,
     < 2500000 ((2736 * 1000000 * 4) / (1024 * 1024)) >;
   };
  };

  cpu4_qoslatmon: qcom,cpu4-qoslatmon {
   compatible = "qcom,arm-memlat-mon";
   qcom,target-dev = <&cpu4_cpu_ddr_qoslat>;
   qcom,cachemiss-ev = <0x2A>;
   qcom,core-dev-table =
    < 300000 1 >,
    < 3000000 2 >;
  };
 };

 keepalive_opp_table: keepalive-opp-table {
  compatible = "operating-points-v2";
  opp-1 {
   opp-hz = /bits/ 64 < 1 >;
  };
 };

 snoc_cnoc_keepalive: qcom,snoc_cnoc_keepalive {
  compatible = "qcom,devbw";
  governor = "powersave";
  qcom,src-dst-ports = <1 627>;
  qcom,active-only;
  status = "ok";
  operating-points-v2 = <&keepalive_opp_table>;
 };

 qcom,msm-imem@146bf000 {
  compatible = "qcom,msm-imem";
  reg = <0x146bf000 0x1000>;
  ranges = <0x0 0x146bf000 0x1000>;
  #address-cells = <1>;
  #size-cells = <1>;

  mem_dump_table@10 {
   compatible = "qcom,msm-imem-mem_dump_table";
   reg = <0x10 0x8>;
  };

  restart_reason@65c {
   compatible = "qcom,msm-imem-restart_reason";
   reg = <0x65c 0x4>;
  };

  dload_type@1c {
   compatible = "qcom,msm-imem-dload-type";
   reg = <0x1c 0x4>;
  };

  boot_stats@6b0 {
   compatible = "qcom,msm-imem-boot_stats";
   reg = <0x6b0 0x20>;
  };

  kaslr_offset@6d0 {
   compatible = "qcom,msm-imem-kaslr_offset";
   reg = <0x6d0 0xc>;
  };

  pil@94c {
   compatible = "qcom,msm-imem-pil";
   reg = <0x94c 0xc8>;
  };

  diag_dload@c8 {
   compatible = "qcom,msm-imem-diag-dload";
   reg = <0xc8 0xc8>;
  };
 };

 restart@c264000 {
  compatible = "qcom,pshold";
  reg = <0xc264000 0x4>,
        <0x1fd3000 0x4>;
  reg-names = "pshold-base", "tcsr-boot-misc-detect";
 };

 dcc: dcc_v2@1023000 {
  compatible = "qcom,dcc-v2";
  reg = <0x1023000 0x1000>,
        <0x103a000 0x6000>;
  reg-names = "dcc-base", "dcc-ram-base";

  dcc-ram-offset = <0x1a000>;

  link_list1 {
   qcom,curr-link-list = <3>;
   qcom,data-sink = "sram";
   qcom,link-list = <0 0x18220d14 3 0>,
    <0 0x18220d30 4 0>,
    <0 0x18220d44 4 0>,
    <0 0x18220d58 4 0>,
    <0 0x18220fb4 3 0>,
    <0 0x18220fd0 4 0>,
    <0 0x18220fe4 4 0>,
    <0 0x18220ff8 4 0>,
    <0 0x18220d04 1 0>,
    <0 0x18220d00 1 0>,
    <0 0x18000024 1 0>,
    <0 0x18000040 4 0>,
    <0 0x18010024 1 0>,
    <0 0x18010040 4 0>,
    <0 0x18020024 1 0>,
    <0 0x18020040 4 0>,
    <0 0x18030024 1 0>,
    <0 0x18030040 4 0>,
    <0 0x18040024 1 0>,
    <0 0x18040040 4 0>,
    <0 0x18050024 1 0>,
    <0 0x18050040 4 0>,
    <0 0x18060024 1 0>,
    <0 0x18060040 4 0>,
    <0 0x18070024 1 0>,
    <0 0x18070040 4 0>,
    <0 0x18080104 1 0>,
    <0 0x18080168 1 0>,
    <0 0x18080198 1 0>,
    <0 0x18080128 1 0>,
    <0 0x18080024 1 0>,
    <0 0x18080040 3 0>,
    <0 0x18200400 3 0>,
    <0 0x0b201020 2 0>,
    <0 0x0b204520 1 0>,
    <0 0x1800005c 1 0>,
    <0 0x1801005c 1 0>,
    <0 0x1802005c 1 0>,
    <0 0x1803005c 1 0>,
    <0 0x1804005c 1 0>,
    <0 0x1805005c 1 0>,
    <0 0x1806005c 1 0>,
    <0 0x1807005c 1 0>,
    <0 0x18101908 1 0>,
    <0 0x18101c18 1 0>,
    <0 0x18390810 1 0>,
    <0 0x18390c50 1 0>,
    <0 0x18390814 1 0>,
    <0 0x18390c54 1 0>,
    <0 0x18390818 1 0>,
    <0 0x18390c58 1 0>,
    <0 0x18393a84 2 0>,
    <0 0x18100908 1 0>,
    <0 0x18100c18 1 0>,
    <0 0x183a0810 1 0>,
    <0 0x183a0c50 1 0>,
    <0 0x183a0814 1 0>,
    <0 0x183a0c54 1 0>,
    <0 0x183a0818 1 0>,
    <0 0x183a0c58 1 0>,
    <0 0x183a3a84 2 0>,
    <0 0x18393500 1 0>,
    <0 0x18393580 1 0>,
    <0 0x183a3500 1 0>,
    <0 0x183a3580 1 0>,
    <0 0x18282000 4 0>,
    <0 0x18282028 1 0>,
    <0 0x18282038 1 0>,
    <0 0x18282080 5 0>,
    <0 0x18286000 4 0>,
    <0 0x18286028 1 0>,
    <0 0x18286038 1 0>,
    <0 0x18286080 5 0>,
    <0 0x0c201244 1 0>,
    <0 0x0c202244 1 0>,
    <0 0x18300000 1 0>,
    <0 0x1829208c 1 0>,
    <0 0x18292098 1 0>,
    <0 0x18292098 1 0>,
    <0 0x1829608c 1 0>,
    <0 0x18296098 1 0>,
    <0 0x18296098 1 0>,
    <0 0x091a9020 1 0>,
    <3 0x5 0x1 0>,
    <0 0x09102008 1 0>,
    <3 0x2 0x2 0>,
    <0 0x09142008 1 0>,
    <3 0x2 0x2 0>,
    <0 0x09102408 1 0>,
    <3 0x2 0x2 0>,
    <0 0x09142408 1 0>,
    <3 0x2 0x2 0>,
    <0 0x09103808 1 0>,
    <2 3 0 0>,
    <0 0x09103810 1 0>,
    <0 0x09103814 1 0>,
    <2 1 0 0>,
    <0 0x09103888 1 0>,
    <2 2 0 0>,
    <0 0x09103890 1 0>,
    <0 0x09103894 1 0>,
    <2 1 0 0>,
    <0 0x09143808 1 0>,
    <2 3 0 0>,
    <0 0x09143810 1 0>,
    <0 0x09143814 1 0>,
    <2 1 0 0>,
    <0 0x09143888 1 0>,
    <2 2 0 0>,
    <0 0x09143890 1 0>,
    <0 0x09143894 1 0>,
    <2 1 0 0>,
    <0 0x09182808 1 0>,
    <2 2 0 0>,
    <0 0x09182810 1 0>,
    <0 0x09182814 1 0>,
    <2 1 0 0>,
    <0 0x09182888 1 0>,
    <2 3 0 0>,
    <0 0x09182890 1 0>,
    <0 0x09182894 1 0>,
    <2 1 0 0>,
    <0 0x09103008 1 0>,
    <0 0x0910300c 1 0>,
    <1 0x09103028 0x00000001 1>,
    <2 41 0 0>,
    <0 0x09103010 1 0>,
    <0 0x09103014 1 0>,
    <2 1 0 0>,
    <0 0x09103408 1 0>,
    <0 0x0910340c 1 0>,
    <1 0x09103428 0x00000001 1>,
    <2 41 0 0>,
    <0 0x09103410 1 0>,
    <0 0x09103414 1 0>,
    <2 1 0 0>,
    <0 0x09143008 1 0>,
    <0 0x0914300c 1 0>,
    <1 0x09143028 0x00000001 1>,
    <2 41 0 0>,
    <0 0x09143010 1 0>,
    <0 0x09143014 1 0>,
    <2 1 0 0>,
    <0 0x09143408 1 0>,
    <0 0x0914340c 1 0>,
    <1 0x09143428 0x00000001 1>,
    <2 41 0 0>,
    <0 0x09143410 1 0>,
    <0 0x09143414 1 0>,
    <2 1 0 0>,
    <0 0x09182008 1 0>,
    <0 0x0918200c 1 0>,
    <1 0x09182028 0x00000001 1>,
    <2 11 0 0>,
    <0 0x09182010 1 0>,
    <0 0x09182014 1 0>,
    <2 1 0 0>,
    <0 0x09182408 1 0>,
    <0 0x0918240c 1 0>,
    <1 0x09182428 0x00000001 1>,
    <2 11 0 0>,
    <0 0x09182410 1 0>,
    <0 0x09182414 1 0>,
    <2 1 0 0>;
  };

  link_list2 {
   qcom,curr-link-list = <6>;
   qcom,data-sink = "sram";
   qcom,link-list = <0 0x9050078 1 0>,
    <0 0x9050110 8 0>,
    <0 0x9080058 2 0>,
    <0 0x90800c8 1 0>,
    <0 0x90800d4 1 0>,
    <0 0x90800e0 1 0>,
    <0 0x90800ec 1 0>,
    <0 0x90800f8 1 0>,
    <0 0x908401c 1 0>,
    <0 0x908403c 1 0>,
    <0 0x908404c 2 0>,
    <0 0x90840d4 1 0>,
    <0 0x9084204 1 0>,
    <0 0x908420c 1 0>,
    <0 0x9084250 2 0>,
    <0 0x9084260 3 0>,
    <0 0x9084280 1 0>,
    <0 0x90ba280 1 0>,
    <0 0x90ba288 7 0>,
    <0 0x9258610 4 0>,
    <0 0x92d8610 4 0>,
    <0 0x9358610 4 0>,
    <0 0x93d8610 4 0>,
    <0 0x9220344 8 0>,
    <0 0x9220370 6 0>,
    <0 0x9220480 1 0>,
    <0 0x9222400 1 0>,
    <0 0x922240c 1 0>,
    <0 0x9223214 2 0>,
    <0 0x9223220 3 0>,
    <0 0x9223308 1 0>,
    <0 0x9223318 1 0>,
    <0 0x9232100 1 0>,
    <0 0x9236040 6 0>,
    <0 0x92360b0 1 0>,
    <0 0x923e030 2 0>,
    <0 0x9241000 1 0>,
    <0 0x9242028 1 0>,
    <0 0x9242044 3 0>,
    <0 0x9242070 1 0>,
    <0 0x9248030 1 0>,
    <0 0x9248048 8 0>,
    <0 0x92a0344 8 0>,
    <0 0x92a0370 6 0>,
    <0 0x92a0480 1 0>,
    <0 0x92a2400 1 0>,
    <0 0x92a240c 1 0>,
    <0 0x92a3214 2 0>,
    <0 0x92a3220 3 0>,
    <0 0x92a3308 1 0>,
    <0 0x92a3318 1 0>,
    <0 0x92b2100 1 0>,
    <0 0x92b6040 6 0>,
    <0 0x92b60b0 1 0>,
    <0 0x92be030 2 0>,
    <0 0x92c1000 1 0>,
    <0 0x92c2028 1 0>,
    <0 0x92c2044 3 0>,
    <0 0x92c2070 1 0>,
    <0 0x92c8030 1 0>,
    <0 0x92c8048 8 0>,
    <0 0x9320344 8 0>,
    <0 0x9320370 6 0>,
    <0 0x9320480 1 0>,
    <0 0x9322400 1 0>,
    <0 0x932240c 1 0>,
    <0 0x9323214 2 0>,
    <0 0x9323220 3 0>,
    <0 0x9323308 1 0>,
    <0 0x9323318 1 0>,
    <0 0x9332100 1 0>,
    <0 0x9336040 6 0>,
    <0 0x93360b0 1 0>,
    <0 0x933e030 2 0>,
    <0 0x9341000 1 0>,
    <0 0x9342028 1 0>,
    <0 0x9342044 3 0>,
    <0 0x9342070 1 0>,
    <0 0x9348030 1 0>,
    <0 0x9348048 8 0>,
    <0 0x93a0344 8 0>,
    <0 0x93a0370 6 0>,
    <0 0x93a0480 1 0>,
    <0 0x93a2400 1 0>,
    <0 0x93a240c 1 0>,
    <0 0x93a3214 2 0>,
    <0 0x93a3220 3 0>,
    <0 0x93a3308 1 0>,
    <0 0x93a3318 1 0>,
    <0 0x93b2100 1 0>,
    <0 0x93b6040 6 0>,
    <0 0x93b60b0 1 0>,
    <0 0x93be030 2 0>,
    <0 0x93c1000 1 0>,
    <0 0x93c2028 1 0>,
    <0 0x93c2044 3 0>,
    <0 0x93c2070 1 0>,
    <0 0x93c8030 1 0>,
    <0 0x93c8048 8 0>,
    <0 0x9270080 1 0>,
    <0 0x9270400 1 0>,
    <0 0x9270410 6 0>,
    <0 0x9270430 1 0>,
    <0 0x9270440 1 0>,
    <0 0x9270448 1 0>,
    <0 0x92704a0 1 0>,
    <0 0x92704b0 1 0>,
    <0 0x92704b8 2 0>,
    <0 0x92704d0 1 0>,
    <0 0x9271400 1 0>,
    <0 0x92753b0 1 0>,
    <0 0x9275c1c 1 0>,
    <0 0x9275c2c 1 0>,
    <0 0x9275c38 1 0>,
    <0 0x9276418 2 0>,
    <0 0x92f0080 1 0>,
    <0 0x92f0400 1 0>,
    <0 0x92f0410 6 0>,
    <0 0x92f0430 1 0>,
    <0 0x92f0440 1 0>,
    <0 0x92f0448 1 0>,
    <0 0x92f04a0 1 0>,
    <0 0x92f04b0 1 0>,
    <0 0x92f04b8 2 0>,
    <0 0x92f04d0 1 0>,
    <0 0x92f1400 1 0>,
    <0 0x92f53b0 1 0>,
    <0 0x92f5c1c 1 0>,
    <0 0x92f5c2c 1 0>,
    <0 0x92f5c38 1 0>,
    <0 0x92f6418 2 0>,
    <0 0x9370080 1 0>,
    <0 0x9370400 1 0>,
    <0 0x9370410 6 0>,
    <0 0x9370430 1 0>,
    <0 0x9370440 1 0>,
    <0 0x9370448 1 0>,
    <0 0x93704a0 1 0>,
    <0 0x93704b0 1 0>,
    <0 0x93704b8 2 0>,
    <0 0x93704d0 1 0>,
    <0 0x9371400 1 0>,
    <0 0x93753b0 1 0>,
    <0 0x9375c1c 1 0>,
    <0 0x9375c2c 1 0>,
    <0 0x9375c38 1 0>,
    <0 0x9376418 2 0>,
    <0 0x93f0080 1 0>,
    <0 0x93f0400 1 0>,
    <0 0x93f0410 6 0>,
    <0 0x93f0430 1 0>,
    <0 0x93f0440 1 0>,
    <0 0x93f0448 1 0>,
    <0 0x93f04a0 1 0>,
    <0 0x93f04b0 1 0>,
    <0 0x93f04b8 2 0>,
    <0 0x93f04d0 1 0>,
    <0 0x93f1400 1 0>,
    <0 0x93f53b0 1 0>,
    <0 0x93f5c1c 1 0>,
    <0 0x93f5c2c 1 0>,
    <0 0x93f5c38 1 0>,
    <0 0x93f6418 2 0>,
    <0 0x9260080 1 0>,
    <0 0x9260400 1 0>,
    <0 0x9260410 3 0>,
    <0 0x9260420 2 0>,
    <0 0x9260430 1 0>,
    <0 0x9260440 1 0>,
    <0 0x9260448 1 0>,
    <0 0x92604a0 1 0>,
    <0 0x92604b0 1 0>,
    <0 0x92604b8 2 0>,
    <0 0x92604d0 2 0>,
    <0 0x9261400 1 0>,
    <0 0x9263410 1 0>,
    <0 0x92653b0 1 0>,
    <0 0x9265804 1 0>,
    <0 0x9265b1c 1 0>,
    <0 0x9265b2c 1 0>,
    <0 0x9265b38 1 0>,
    <0 0x9269100 1 0>,
    <0 0x9269110 1 0>,
    <0 0x9269120 1 0>,
    <0 0x92e0080 1 0>,
    <0 0x92e0400 1 0>,
    <0 0x92e0410 3 0>,
    <0 0x92e0420 2 0>,
    <0 0x92e0430 1 0>,
    <0 0x92e0440 1 0>,
    <0 0x92e0448 1 0>,
    <0 0x92e04a0 1 0>,
    <0 0x92e04b0 1 0>,
    <0 0x92e04b8 2 0>,
    <0 0x92e04d0 2 0>,
    <0 0x92e1400 1 0>,
    <0 0x92e3410 1 0>,
    <0 0x92e53b0 1 0>,
    <0 0x92e5804 1 0>,
    <0 0x92e5b1c 1 0>,
    <0 0x92e5b2c 1 0>,
    <0 0x92e5b38 1 0>,
    <0 0x92e9100 1 0>,
    <0 0x92e9110 1 0>,
    <0 0x92e9120 1 0>,
    <0 0x9360080 1 0>,
    <0 0x9360400 1 0>,
    <0 0x9360410 3 0>,
    <0 0x9360420 2 0>,
    <0 0x9360430 1 0>,
    <0 0x9360440 1 0>,
    <0 0x9360448 1 0>,
    <0 0x93604a0 1 0>,
    <0 0x93604b0 1 0>,
    <0 0x93604b8 2 0>,
    <0 0x93604d0 2 0>,
    <0 0x9361400 1 0>,
    <0 0x9363410 1 0>,
    <0 0x93653b0 1 0>,
    <0 0x9365804 1 0>,
    <0 0x9365b1c 1 0>,
    <0 0x9365b2c 1 0>,
    <0 0x9365b38 1 0>,
    <0 0x9369100 1 0>,
    <0 0x9369110 1 0>,
    <0 0x9369120 1 0>,
    <0 0x93e0080 1 0>,
    <0 0x93e0400 1 0>,
    <0 0x93e0410 3 0>,
    <0 0x93e0420 2 0>,
    <0 0x93e0430 1 0>,
    <0 0x93e0440 1 0>,
    <0 0x93e0448 1 0>,
    <0 0x93e04a0 1 0>,
    <0 0x93e04b0 1 0>,
    <0 0x93e04b8 2 0>,
    <0 0x93e04d0 2 0>,
    <0 0x93e1400 1 0>,
    <0 0x93e3410 1 0>,
    <0 0x93e53b0 1 0>,
    <0 0x93e5804 1 0>,
    <0 0x93e5b1c 1 0>,
    <0 0x93e5b2c 1 0>,
    <0 0x93e5b38 1 0>,
    <0 0x93e9100 1 0>,
    <0 0x93e9110 1 0>,
    <0 0x93e9120 1 0>,
    <0 0x96b0868 1 0>,
    <0 0x96b0870 1 0>,
    <0 0x96b1004 1 0>,
    <0 0x96b100c 1 0>,
    <0 0x96b1014 1 0>,
    <0 0x96b1204 1 0>,
    <0 0x96b120c 1 0>,
    <0 0x96b1214 1 0>,
    <0 0x96b1504 1 0>,
    <0 0x96b150c 1 0>,
    <0 0x96b1514 1 0>,
    <0 0x96b1604 1 0>,
    <0 0x96b8100 1 0>,
    <0 0x96b813c 1 0>,
    <0 0x96b8500 1 0>,
    <0 0x96b853c 1 0>,
    <0 0x96b8a04 1 0>,
    <0 0x96b8a18 1 0>,
    <0 0x96b8ea8 1 0>,
    <0 0x96b9044 1 0>,
    <0 0x96b904c 1 0>,
    <0 0x96b9054 1 0>,
    <0 0x96b905c 1 0>,
    <0 0x96b910c 2 0>,
    <0 0x96b9204 1 0>,
    <0 0x96b920c 1 0>,
    <0 0x96b9238 1 0>,
    <0 0x96b9240 1 0>,
    <0 0x96b926c 1 0>,
    <0 0x96b9394 1 0>,
    <0 0x96b939c 1 0>,
    <0 0x96b9704 1 0>,
    <0 0x96b970c 1 0>,
    <0 0x96f0868 1 0>,
    <0 0x96f0870 1 0>,
    <0 0x96f1004 1 0>,
    <0 0x96f100c 1 0>,
    <0 0x96f1014 1 0>,
    <0 0x96f1204 1 0>,
    <0 0x96f120c 1 0>,
    <0 0x96f1214 1 0>,
    <0 0x96f1504 1 0>,
    <0 0x96f150c 1 0>,
    <0 0x96f1514 1 0>,
    <0 0x96f1604 1 0>,
    <0 0x96f8100 1 0>,
    <0 0x96f813c 1 0>,
    <0 0x96f8500 1 0>,
    <0 0x96f853c 1 0>,
    <0 0x96f8a04 1 0>,
    <0 0x96f8a18 1 0>,
    <0 0x96f8ea8 1 0>,
    <0 0x96f9044 1 0>,
    <0 0x96f904c 1 0>,
    <0 0x96f9054 1 0>,
    <0 0x96f905c 1 0>,
    <0 0x96f910c 2 0>,
    <0 0x96f9204 1 0>,
    <0 0x96f920c 1 0>,
    <0 0x96f9238 1 0>,
    <0 0x96f9240 1 0>,
    <0 0x96f926c 1 0>,
    <0 0x96f9394 1 0>,
    <0 0x96f939c 1 0>,
    <0 0x96f9704 1 0>,
    <0 0x96f970c 1 0>,
    <0 0x9730868 1 0>,
    <0 0x9730870 1 0>,
    <0 0x9731004 1 0>,
    <0 0x973100c 1 0>,
    <0 0x9731014 1 0>,
    <0 0x9731204 1 0>,
    <0 0x973120c 1 0>,
    <0 0x9731214 1 0>,
    <0 0x9731504 1 0>,
    <0 0x973150c 1 0>,
    <0 0x9731514 1 0>,
    <0 0x9731604 1 0>,
    <0 0x9738100 1 0>,
    <0 0x973813c 1 0>,
    <0 0x9738500 1 0>,
    <0 0x973853c 1 0>,
    <0 0x9738a04 1 0>,
    <0 0x9738a18 1 0>,
    <0 0x9738ea8 1 0>,
    <0 0x9739044 1 0>,
    <0 0x973904c 1 0>,
    <0 0x9739054 1 0>,
    <0 0x973905c 1 0>,
    <0 0x973910c 2 0>,
    <0 0x9739204 1 0>,
    <0 0x973920c 1 0>,
    <0 0x9739238 1 0>,
    <0 0x9739240 1 0>,
    <0 0x973926c 1 0>,
    <0 0x9739394 1 0>,
    <0 0x973939c 1 0>,
    <0 0x9739704 1 0>,
    <0 0x973970c 1 0>,
    <0 0x9770868 1 0>,
    <0 0x9770870 1 0>,
    <0 0x9771004 1 0>,
    <0 0x977100c 1 0>,
    <0 0x9771014 1 0>,
    <0 0x9771204 1 0>,
    <0 0x977120c 1 0>,
    <0 0x9771214 1 0>,
    <0 0x9771504 1 0>,
    <0 0x977150c 1 0>,
    <0 0x9771514 1 0>,
    <0 0x9771604 1 0>,
    <0 0x9778100 1 0>,
    <0 0x977813c 1 0>,
    <0 0x9778500 1 0>,
    <0 0x977853c 1 0>,
    <0 0x9778a04 1 0>,
    <0 0x9778a18 1 0>,
    <0 0x9778ea8 1 0>,
    <0 0x9779044 1 0>,
    <0 0x977904c 1 0>,
    <0 0x9779054 1 0>,
    <0 0x977905c 1 0>,
    <0 0x977910c 2 0>,
    <0 0x9779204 1 0>,
    <0 0x977920c 1 0>,
    <0 0x9779238 1 0>,
    <0 0x9779240 1 0>,
    <0 0x977926c 1 0>,
    <0 0x9779394 1 0>,
    <0 0x977939c 1 0>,
    <0 0x9779704 1 0>,
    <0 0x977970c 1 0>,
    <0 0x910d100 3 0>,
    <0 0x914d100 3 0>,
    <0 0x918d100 4 0>,
    <0 0x91a5100 1 0>,
    <0 0x91ad100 1 0>;
  };

  link_list3 {
   qcom,curr-link-list = <7>;
   qcom,data-sink = "sram";
   qcom,link-list = <0 0x9050078 1 0>,
    <0 0x9050110 8 0>,
    <0 0x9080058 2 0>,
    <0 0x90800c8 1 0>,
    <0 0x90800d4 1 0>,
    <0 0x90800e0 1 0>,
    <0 0x90800ec 1 0>,
    <0 0x90800f8 1 0>,
    <0 0x908401c 1 0>,
    <0 0x908403c 1 0>,
    <0 0x908404c 2 0>,
    <0 0x90840d4 1 0>,
    <0 0x9084204 1 0>,
    <0 0x908420c 1 0>,
    <0 0x9084250 2 0>,
    <0 0x9084260 3 0>,
    <0 0x9084280 1 0>,
    <0 0x90ba280 1 0>,
    <0 0x90ba288 7 0>,
    <0 0x9258610 4 0>,
    <0 0x92d8610 4 0>,
    <0 0x9358610 4 0>,
    <0 0x93d8610 4 0>,
    <0 0x9220344 8 0>,
    <0 0x9220370 6 0>,
    <0 0x9220480 1 0>,
    <0 0x9222400 1 0>,
    <0 0x922240c 1 0>,
    <0 0x9223214 2 0>,
    <0 0x9223220 3 0>,
    <0 0x9223308 1 0>,
    <0 0x9223318 1 0>,
    <0 0x9232100 1 0>,
    <0 0x9236040 6 0>,
    <0 0x92360b0 1 0>,
    <0 0x923e030 2 0>,
    <0 0x9241000 1 0>,
    <0 0x9242028 1 0>,
    <0 0x9242044 3 0>,
    <0 0x9242070 1 0>,
    <0 0x9248030 1 0>,
    <0 0x9248048 8 0>,
    <0 0x92a0344 8 0>,
    <0 0x92a0370 6 0>,
    <0 0x92a0480 1 0>,
    <0 0x92a2400 1 0>,
    <0 0x92a240c 1 0>,
    <0 0x92a3214 2 0>,
    <0 0x92a3220 3 0>,
    <0 0x92a3308 1 0>,
    <0 0x92a3318 1 0>,
    <0 0x92b2100 1 0>,
    <0 0x92b6040 6 0>,
    <0 0x92b60b0 1 0>,
    <0 0x92be030 2 0>,
    <0 0x92c1000 1 0>,
    <0 0x92c2028 1 0>,
    <0 0x92c2044 3 0>,
    <0 0x92c2070 1 0>,
    <0 0x92c8030 1 0>,
    <0 0x92c8048 8 0>,
    <0 0x9320344 8 0>,
    <0 0x9320370 6 0>,
    <0 0x9320480 1 0>,
    <0 0x9322400 1 0>,
    <0 0x932240c 1 0>,
    <0 0x9323214 2 0>,
    <0 0x9323220 3 0>,
    <0 0x9323308 1 0>,
    <0 0x9323318 1 0>,
    <0 0x9332100 1 0>,
    <0 0x9336040 6 0>,
    <0 0x93360b0 1 0>,
    <0 0x933e030 2 0>,
    <0 0x9341000 1 0>,
    <0 0x9342028 1 0>,
    <0 0x9342044 3 0>,
    <0 0x9342070 1 0>,
    <0 0x9348030 1 0>,
    <0 0x9348048 8 0>,
    <0 0x93a0344 8 0>,
    <0 0x93a0370 6 0>,
    <0 0x93a0480 1 0>,
    <0 0x93a2400 1 0>,
    <0 0x93a240c 1 0>,
    <0 0x93a3214 2 0>,
    <0 0x93a3220 3 0>,
    <0 0x93a3308 1 0>,
    <0 0x93a3318 1 0>,
    <0 0x93b2100 1 0>,
    <0 0x93b6040 6 0>,
    <0 0x93b60b0 1 0>,
    <0 0x93be030 2 0>,
    <0 0x93c1000 1 0>,
    <0 0x93c2028 1 0>,
    <0 0x93c2044 3 0>,
    <0 0x93c2070 1 0>,
    <0 0x93c8030 1 0>,
    <0 0x93c8048 8 0>,
    <0 0x9270080 1 0>,
    <0 0x9270400 1 0>,
    <0 0x9270410 6 0>,
    <0 0x9270430 1 0>,
    <0 0x9270440 1 0>,
    <0 0x9270448 1 0>,
    <0 0x92704a0 1 0>,
    <0 0x92704b0 1 0>,
    <0 0x92704b8 2 0>,
    <0 0x92704d0 1 0>,
    <0 0x9271400 1 0>,
    <0 0x92753b0 1 0>,
    <0 0x9275c1c 1 0>,
    <0 0x9275c2c 1 0>,
    <0 0x9275c38 1 0>,
    <0 0x9276418 2 0>,
    <0 0x92f0080 1 0>,
    <0 0x92f0400 1 0>,
    <0 0x92f0410 6 0>,
    <0 0x92f0430 1 0>,
    <0 0x92f0440 1 0>,
    <0 0x92f0448 1 0>,
    <0 0x92f04a0 1 0>,
    <0 0x92f04b0 1 0>,
    <0 0x92f04b8 2 0>,
    <0 0x92f04d0 1 0>,
    <0 0x92f1400 1 0>,
    <0 0x92f53b0 1 0>,
    <0 0x92f5c1c 1 0>,
    <0 0x92f5c2c 1 0>,
    <0 0x92f5c38 1 0>,
    <0 0x92f6418 2 0>,
    <0 0x9370080 1 0>,
    <0 0x9370400 1 0>,
    <0 0x9370410 6 0>,
    <0 0x9370430 1 0>,
    <0 0x9370440 1 0>,
    <0 0x9370448 1 0>,
    <0 0x93704a0 1 0>,
    <0 0x93704b0 1 0>,
    <0 0x93704b8 2 0>,
    <0 0x93704d0 1 0>,
    <0 0x9371400 1 0>,
    <0 0x93753b0 1 0>,
    <0 0x9375c1c 1 0>,
    <0 0x9375c2c 1 0>,
    <0 0x9375c38 1 0>,
    <0 0x9376418 2 0>,
    <0 0x93f0080 1 0>,
    <0 0x93f0400 1 0>,
    <0 0x93f0410 6 0>,
    <0 0x93f0430 1 0>,
    <0 0x93f0440 1 0>,
    <0 0x93f0448 1 0>,
    <0 0x93f04a0 1 0>,
    <0 0x93f04b0 1 0>,
    <0 0x93f04b8 2 0>,
    <0 0x93f04d0 1 0>,
    <0 0x93f1400 1 0>,
    <0 0x93f53b0 1 0>,
    <0 0x93f5c1c 1 0>,
    <0 0x93f5c2c 1 0>,
    <0 0x93f5c38 1 0>,
    <0 0x93f6418 2 0>,
    <0 0x9260080 1 0>,
    <0 0x9260400 1 0>,
    <0 0x9260410 3 0>,
    <0 0x9260420 2 0>,
    <0 0x9260430 1 0>,
    <0 0x9260440 1 0>,
    <0 0x9260448 1 0>,
    <0 0x92604a0 1 0>,
    <0 0x92604b0 1 0>,
    <0 0x92604b8 2 0>,
    <0 0x92604d0 2 0>,
    <0 0x9261400 1 0>,
    <0 0x9263410 1 0>,
    <0 0x92653b0 1 0>,
    <0 0x9265804 1 0>,
    <0 0x9265b1c 1 0>,
    <0 0x9265b2c 1 0>,
    <0 0x9265b38 1 0>,
    <0 0x9269100 1 0>,
    <0 0x9269110 1 0>,
    <0 0x9269120 1 0>,
    <0 0x92e0080 1 0>,
    <0 0x92e0400 1 0>,
    <0 0x92e0410 3 0>,
    <0 0x92e0420 2 0>,
    <0 0x92e0430 1 0>,
    <0 0x92e0440 1 0>,
    <0 0x92e0448 1 0>,
    <0 0x92e04a0 1 0>,
    <0 0x92e04b0 1 0>,
    <0 0x92e04b8 2 0>,
    <0 0x92e04d0 2 0>,
    <0 0x92e1400 1 0>,
    <0 0x92e3410 1 0>,
    <0 0x92e53b0 1 0>,
    <0 0x92e5804 1 0>,
    <0 0x92e5b1c 1 0>,
    <0 0x92e5b2c 1 0>,
    <0 0x92e5b38 1 0>,
    <0 0x92e9100 1 0>,
    <0 0x92e9110 1 0>,
    <0 0x92e9120 1 0>,
    <0 0x9360080 1 0>,
    <0 0x9360400 1 0>,
    <0 0x9360410 3 0>,
    <0 0x9360420 2 0>,
    <0 0x9360430 1 0>,
    <0 0x9360440 1 0>,
    <0 0x9360448 1 0>,
    <0 0x93604a0 1 0>,
    <0 0x93604b0 1 0>,
    <0 0x93604b8 2 0>,
    <0 0x93604d0 2 0>,
    <0 0x9361400 1 0>,
    <0 0x9363410 1 0>,
    <0 0x93653b0 1 0>,
    <0 0x9365804 1 0>,
    <0 0x9365b1c 1 0>,
    <0 0x9365b2c 1 0>,
    <0 0x9365b38 1 0>,
    <0 0x9369100 1 0>,
    <0 0x9369110 1 0>,
    <0 0x9369120 1 0>,
    <0 0x93e0080 1 0>,
    <0 0x93e0400 1 0>,
    <0 0x93e0410 3 0>,
    <0 0x93e0420 2 0>,
    <0 0x93e0430 1 0>,
    <0 0x93e0440 1 0>,
    <0 0x93e0448 1 0>,
    <0 0x93e04a0 1 0>,
    <0 0x93e04b0 1 0>,
    <0 0x93e04b8 2 0>,
    <0 0x93e04d0 2 0>,
    <0 0x93e1400 1 0>,
    <0 0x93e3410 1 0>,
    <0 0x93e53b0 1 0>,
    <0 0x93e5804 1 0>,
    <0 0x93e5b1c 1 0>,
    <0 0x93e5b2c 1 0>,
    <0 0x93e5b38 1 0>,
    <0 0x93e9100 1 0>,
    <0 0x93e9110 1 0>,
    <0 0x93e9120 1 0>,
    <0 0x96b0868 1 0>,
    <0 0x96b0870 1 0>,
    <0 0x96b1004 1 0>,
    <0 0x96b100c 1 0>,
    <0 0x96b1014 1 0>,
    <0 0x96b1204 1 0>,
    <0 0x96b120c 1 0>,
    <0 0x96b1214 1 0>,
    <0 0x96b1504 1 0>,
    <0 0x96b150c 1 0>,
    <0 0x96b1514 1 0>,
    <0 0x96b1604 1 0>,
    <0 0x96b8100 1 0>,
    <0 0x96b813c 1 0>,
    <0 0x96b8500 1 0>,
    <0 0x96b853c 1 0>,
    <0 0x96b8a04 1 0>,
    <0 0x96b8a18 1 0>,
    <0 0x96b8ea8 1 0>,
    <0 0x96b9044 1 0>,
    <0 0x96b904c 1 0>,
    <0 0x96b9054 1 0>,
    <0 0x96b905c 1 0>,
    <0 0x96b910c 2 0>,
    <0 0x96b9204 1 0>,
    <0 0x96b920c 1 0>,
    <0 0x96b9238 1 0>,
    <0 0x96b9240 1 0>,
    <0 0x96b926c 1 0>,
    <0 0x96b9394 1 0>,
    <0 0x96b939c 1 0>,
    <0 0x96b9704 1 0>,
    <0 0x96b970c 1 0>,
    <0 0x96f0868 1 0>,
    <0 0x96f0870 1 0>,
    <0 0x96f1004 1 0>,
    <0 0x96f100c 1 0>,
    <0 0x96f1014 1 0>,
    <0 0x96f1204 1 0>,
    <0 0x96f120c 1 0>,
    <0 0x96f1214 1 0>,
    <0 0x96f1504 1 0>,
    <0 0x96f150c 1 0>,
    <0 0x96f1514 1 0>,
    <0 0x96f1604 1 0>,
    <0 0x96f8100 1 0>,
    <0 0x96f813c 1 0>,
    <0 0x96f8500 1 0>,
    <0 0x96f853c 1 0>,
    <0 0x96f8a04 1 0>,
    <0 0x96f8a18 1 0>,
    <0 0x96f8ea8 1 0>,
    <0 0x96f9044 1 0>,
    <0 0x96f904c 1 0>,
    <0 0x96f9054 1 0>,
    <0 0x96f905c 1 0>,
    <0 0x96f910c 2 0>,
    <0 0x96f9204 1 0>,
    <0 0x96f920c 1 0>,
    <0 0x96f9238 1 0>,
    <0 0x96f9240 1 0>,
    <0 0x96f926c 1 0>,
    <0 0x96f9394 1 0>,
    <0 0x96f939c 1 0>,
    <0 0x96f9704 1 0>,
    <0 0x96f970c 1 0>,
    <0 0x9730868 1 0>,
    <0 0x9730870 1 0>,
    <0 0x9731004 1 0>,
    <0 0x973100c 1 0>,
    <0 0x9731014 1 0>,
    <0 0x9731204 1 0>,
    <0 0x973120c 1 0>,
    <0 0x9731214 1 0>,
    <0 0x9731504 1 0>,
    <0 0x973150c 1 0>,
    <0 0x9731514 1 0>,
    <0 0x9731604 1 0>,
    <0 0x9738100 1 0>,
    <0 0x973813c 1 0>,
    <0 0x9738500 1 0>,
    <0 0x973853c 1 0>,
    <0 0x9738a04 1 0>,
    <0 0x9738a18 1 0>,
    <0 0x9738ea8 1 0>,
    <0 0x9739044 1 0>,
    <0 0x973904c 1 0>,
    <0 0x9739054 1 0>,
    <0 0x973905c 1 0>,
    <0 0x973910c 2 0>,
    <0 0x9739204 1 0>,
    <0 0x973920c 1 0>,
    <0 0x9739238 1 0>,
    <0 0x9739240 1 0>,
    <0 0x973926c 1 0>,
    <0 0x9739394 1 0>,
    <0 0x973939c 1 0>,
    <0 0x9739704 1 0>,
    <0 0x973970c 1 0>,
    <0 0x9770868 1 0>,
    <0 0x9770870 1 0>,
    <0 0x9771004 1 0>,
    <0 0x977100c 1 0>,
    <0 0x9771014 1 0>,
    <0 0x9771204 1 0>,
    <0 0x977120c 1 0>,
    <0 0x9771214 1 0>,
    <0 0x9771504 1 0>,
    <0 0x977150c 1 0>,
    <0 0x9771514 1 0>,
    <0 0x9771604 1 0>,
    <0 0x9778100 1 0>,
    <0 0x977813c 1 0>,
    <0 0x9778500 1 0>,
    <0 0x977853c 1 0>,
    <0 0x9778a04 1 0>,
    <0 0x9778a18 1 0>,
    <0 0x9778ea8 1 0>,
    <0 0x9779044 1 0>,
    <0 0x977904c 1 0>,
    <0 0x9779054 1 0>,
    <0 0x977905c 1 0>,
    <0 0x977910c 2 0>,
    <0 0x9779204 1 0>,
    <0 0x977920c 1 0>,
    <0 0x9779238 1 0>,
    <0 0x9779240 1 0>,
    <0 0x977926c 1 0>,
    <0 0x9779394 1 0>,
    <0 0x977939c 1 0>,
    <0 0x9779704 1 0>,
    <0 0x977970c 1 0>,
    <0 0x910d100 3 0>,
    <0 0x914d100 3 0>,
    <0 0x918d100 4 0>,
    <0 0x91a5100 1 0>,
    <0 0x91ad100 1 0>;
  };

 };

 qcom_seecom: qseecom@82400000 {
  compatible = "qcom,qseecom";

  reg = <0x82400000 0xb400000>;
  reg-names = "secapp-region";
  memory-region = <&qseecom_mem>;
  qcom,hlos-num-ce-hw-instances = <1>;
  qcom,hlos-ce-hw-instance = <0>;
  qcom,qsee-ce-hw-instance = <0>;
  qcom,disk-encrypt-pipe-pair = <2>;
  qcom,support-fde;
  qcom,no-clock-support;
  qcom,fde-key-size;
  qcom,appsbl-qseecom-support;
  qcom,commonlib64-loaded-by-uefi;
  qcom,qsee-reentrancy-support = <2>;
 };

 qcom_rng: qrng@793000 {
  compatible = "qcom,msm-rng";
  reg = <0x793000 0x1000>;
  qcom,msm-rng-iface-clk;
  qcom,no-qrng-config;
  qcom,msm-bus,name = "msm-rng-noc";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
   <1 618 0 0>,
   <1 618 0 300000>;
  clocks = <&clock_gcc 80>;
  clock-names = "iface_clk";
 };

 mdm0: qcom,mdm0 {
  compatible = "qcom,ext-sdx55m";
  cell-index = <0>;
  #address-cells = <0>;
  interrupt-parent = <&mdm0>;
  #interrupt-cells = <1>;
  interrupt-map-mask = <0xffffffff>;
  interrupt-names =
   "err_fatal_irq",
   "status_irq",
   "mdm2ap_vddmin_irq";

  qcom,ramdump-delay-ms = <3000>;
  qcom,ramdump-timeout-ms = <120000>;
  qcom,vddmin-modes = "normal";
  qcom,vddmin-drive-strength = <8>;
  qcom,sfr-query;
  qcom,sysmon-id = <20>;
  qcom,ssctl-instance-id = <0x10>;
  qcom,support-shutdown;
  qcom,pil-force-shutdown;
  qcom,esoc-skip-restart-for-mdm-crash;
  pinctrl-names = "mdm_active", "mdm_suspend";
  pinctrl-0 = <&ap2mdm_active &mdm2ap_active>;
  pinctrl-1 = <&ap2mdm_sleep &mdm2ap_sleep>;
  interrupt-map = <0 &tlmm 1 0x3
    1 &tlmm 3 0x3>;
  qcom,mdm2ap-errfatal-gpio = <&tlmm 1 0x00>;
  qcom,ap2mdm-errfatal-gpio = <&tlmm 57 0x00>;
  qcom,mdm2ap-status-gpio = <&tlmm 3 0x00>;
  qcom,ap2mdm-status-gpio = <&tlmm 56 0x00>;
  qcom,mdm-link-info = "0306_02.01.00";
  status = "ok";
 };

 pdc: interrupt-controller@b220000 {
  compatible = "qcom,kona-pdc";
  reg = <0xb220000 0x30000>, <0x17c000f0 0x60>;
  qcom,pdc-ranges = <0 480 94>, <94 609 31>, <125 63 1>, <126 716 12>;
  #interrupt-cells = <2>;
  interrupt-parent = <&intc>;
  interrupt-controller;
 };

 clocks {
  xo_board: xo-board {
   compatible = "fixed-clock";
   #clock-cells = <0>;
   clock-frequency = <38400000>;
   clock-output-names = "xo_board";
  };

  sleep_clk: sleep-clk {
   compatible = "fixed-clock";
   clock-frequency = <32000>;
   clock-output-names = "chip_sleep_clk";
   #clock-cells = <1>;
  };
 };

 clock_aop: qcom,aopclk {
  compatible = "qcom,aop-qmp-clk";
  #clock-cells = <1>;
  mboxes = <&qmp_aop 0>;
  mbox-names = "qdss_clk";
  qcom,clk-stop-bimc-log;
 };

 clock_gcc: qcom,gcc@100000 {
  compatible = "qcom,gcc-kona", "syscon";
  reg = <0x100000 0x1f0000>;
  reg-names = "cc_base";
  vdd_cx-supply = <&VDD_CX_LEVEL>;
  vdd_cx_ao-supply = <&VDD_CX_LEVEL_AO>;
  vdd_mm-supply = <&VDD_MMCX_LEVEL>;
  #clock-cells = <1>;
  #reset-cells = <1>;
 };

 clock_npucc: qcom,npucc@9980000 {
  compatible = "qcom,npucc-kona", "syscon";
  reg = <0x9980000 0x10000>,
   <0x9800000 0x10000>,
   <0x9810000 0x10000>;
  reg-names = "cc", "qdsp6ss", "qdsp6ss_pll";
  vdd_cx-supply = <&VDD_CX_LEVEL>;
  #clock-cells = <1>;
  #reset-cells = <1>;
 };

 clock_videocc: qcom,videocc@abf0000 {
  compatible = "qcom,videocc-kona", "syscon";
  reg = <0xabf0000 0x10000>;
  reg-names = "cc_base";
  vdd_mx-supply = <&VDD_MX_LEVEL>;
  vdd_mm-supply = <&VDD_MMCX_LEVEL>;
  clock-names = "cfg_ahb_clk";
  clocks = <&clock_gcc 205>;
  #clock-cells = <1>;
  #reset-cells = <1>;
 };

 clock_camcc: qcom,camcc@ad00000 {
  compatible = "qcom,camcc-kona", "syscon";
  reg = <0xad00000 0x10000>;
  reg-names = "cc_base";
  vdd_mx-supply = <&VDD_MX_LEVEL>;
  vdd_mm-supply = <&VDD_MMCX_LEVEL>;
  clock-names = "cfg_ahb_clk";
  clocks = <&clock_gcc 11>;
  #clock-cells = <1>;
  #reset-cells = <1>;
 };

 clock_dispcc: qcom,dispcc@af00000 {
  compatible = "qcom,kona-dispcc", "syscon";
  reg = <0xaf00000 0x20000>;
  reg-names = "cc_base";
  vdd_mm-supply = <&VDD_MMCX_LEVEL>;
  clock-names = "cfg_ahb_clk";
  clocks = <&clock_gcc 24>;
  #clock-cells = <1>;
  #reset-cells = <1>;
 };

 clock_gpucc: qcom,gpucc@3d90000 {
  compatible = "qcom,gpucc-kona", "syscon";
  reg = <0x3d90000 0x9000>;
  reg-names = "cc_base";
  vdd_cx-supply = <&VDD_CX_LEVEL>;
  vdd_mx-supply = <&VDD_MX_LEVEL>;
  #clock-cells = <1>;
  #reset-cells = <1>;
 };

 clock_cpucc: qcom,cpucc {
  compatible = "qcom,dummycc";
  clock-output-names = "cpucc_clocks";
  #clock-cells = <1>;
 };

 clock_apsscc: syscon@182a0000 {
  compatible = "syscon";
  reg = <0x182a0000 0x1c>;
 };

 clock_mccc: syscon@90ba000 {
  compatible = "syscon";
  reg = <0x90ba000 0x54>;
 };

 clock_debugcc: qcom,cc-debug {
  compatible = "qcom,kona-debugcc";
  qcom,gcc = <&clock_gcc>;
  qcom,videocc = <&clock_videocc>;
  qcom,dispcc = <&clock_dispcc>;
  qcom,camcc = <&clock_camcc>;
  qcom,gpucc = <&clock_gpucc>;
  qcom,npucc = <&clock_npucc>;
  qcom,apsscc = <&clock_apsscc>;
  qcom,mccc = <&clock_mccc>;
  clock-names = "xo_clk_src";
  clocks = <&clock_rpmh 0>;
  #clock-cells = <1>;
 };


 pcie_0_gdsc: qcom,gdsc@16b004 {
  compatible = "qcom,gdsc";
  reg = <0x16b004 0x4>;
  regulator-name = "pcie_0_gdsc";
  qcom,retain-regs;
 };

 pcie_1_gdsc: qcom,gdsc@18d004 {
  compatible = "qcom,gdsc";
  reg = <0x18d004 0x4>;
  regulator-name = "pcie_1_gdsc";
  qcom,retain-regs;
 };

 pcie_2_gdsc: qcom,gdsc@106004 {
  compatible = "qcom,gdsc";
  reg = <0x106004 0x4>;
  regulator-name = "pcie_2_gdsc";
  qcom,retain-regs;
 };

 ufs_phy_gdsc: qcom,gdsc@177004 {
  compatible = "qcom,gdsc";
  reg = <0x177004 0x4>;
  regulator-name = "ufs_phy_gdsc";
  qcom,retain-regs;
 };

 usb30_prim_gdsc: qcom,gdsc@10f004 {
  compatible = "qcom,gdsc";
  reg = <0x10f004 0x4>;
  regulator-name = "usb30_prim_gdsc";
  qcom,retain-regs;
 };

 usb30_sec_gdsc: qcom,gdsc@110004 {
  compatible = "qcom,gdsc";
  reg = <0x110004 0x4>;
  regulator-name = "usb30_sec_gdsc";
  qcom,retain-regs;
 };

 hlos1_vote_mmnoc_mmu_tbu_hf0_gdsc: qcom,gdsc@17d050 {
  compatible = "qcom,gdsc";
  reg = <0x17d050 0x4>;
  regulator-name = "hlos1_vote_mmnoc_mmu_tbu_hf0_gdsc";
  qcom,no-status-check-on-disable;
  qcom,gds-timeout = <500>;
 };

 hlos1_vote_mmnoc_mmu_tbu_hf1_gdsc: qcom,gdsc@17d058 {
  compatible = "qcom,gdsc";
  reg = <0x17d058 0x4>;
  regulator-name = "hlos1_vote_mmnoc_mmu_tbu_hf1_gdsc";
  qcom,no-status-check-on-disable;
  qcom,gds-timeout = <500>;
 };

 hlos1_vote_mmnoc_mmu_tbu_sf0_gdsc: qcom,gdsc@17d054 {
  compatible = "qcom,gdsc";
  reg = <0x17d054 0x4>;
  regulator-name = "hlos1_vote_mmnoc_mmu_tbu_sf0_gdsc";
  qcom,no-status-check-on-disable;
  qcom,gds-timeout = <500>;
 };

 hlos1_vote_mmnoc_mmu_tbu_sf1_gdsc: qcom,gdsc@17d06c {
  compatible = "qcom,gdsc";
  reg = <0x17d06c 0x4>;
  regulator-name = "hlos1_vote_mmnoc_mmu_tbu_sf1_gdsc";
  qcom,no-status-check-on-disable;
  qcom,gds-timeout = <500>;
 };


 bps_gdsc: qcom,gdsc@ad07004 {
  compatible = "qcom,gdsc";
  reg = <0xad07004 0x4>;
  regulator-name = "bps_gdsc";
  clock-names = "ahb_clk";
  clocks = <&clock_gcc 11>;
  parent-supply = <&VDD_MMCX_LEVEL>;
  vdd_parent-supply = <&VDD_MMCX_LEVEL>;
  qcom,msm-bus,name = "bps_gdsc_ahb";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
   <1 589 0 0>,
   <1 589 0 1>;
  qcom,support-hw-trigger;
  qcom,retain-regs;
 };

 ife_0_gdsc: qcom,gdsc@ad0a004 {
  compatible = "qcom,gdsc";
  reg = <0xad0a004 0x4>;
  regulator-name = "ife_0_gdsc";
  clock-names = "ahb_clk";
  clocks = <&clock_gcc 11>;
  parent-supply = <&VDD_MMCX_LEVEL>;
  vdd_parent-supply = <&VDD_MMCX_LEVEL>;
  qcom,msm-bus,name = "ife_0_gdsc_ahb";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
   <1 589 0 0>,
   <1 589 0 1>;
  qcom,retain-regs;
 };

 ife_1_gdsc: qcom,gdsc@ad0b004 {
  compatible = "qcom,gdsc";
  reg = <0xad0b004 0x4>;
  regulator-name = "ife_1_gdsc";
  clock-names = "ahb_clk";
  clocks = <&clock_gcc 11>;
  parent-supply = <&VDD_MMCX_LEVEL>;
  vdd_parent-supply = <&VDD_MMCX_LEVEL>;
  qcom,msm-bus,name = "ife_1_gdsc_ahb";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
   <1 589 0 0>,
   <1 589 0 1>;
  qcom,retain-regs;
 };

 ipe_0_gdsc: qcom,gdsc@ad08004 {
  compatible = "qcom,gdsc";
  reg = <0xad08004 0x4>;
  regulator-name = "ipe_0_gdsc";
  clock-names = "ahb_clk";
  clocks = <&clock_gcc 11>;
  parent-supply = <&VDD_MMCX_LEVEL>;
  vdd_parent-supply = <&VDD_MMCX_LEVEL>;
  qcom,msm-bus,name = "ipe_0_gdsc_ahb";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
   <1 589 0 0>,
   <1 589 0 1>;
  qcom,support-hw-trigger;
  qcom,retain-regs;
 };

 sbi_gdsc: qcom,gdsc@ad09004 {
  compatible = "qcom,gdsc";
  reg = <0xad09004 0x4>;
  regulator-name = "sbi_gdsc";
  clock-names = "ahb_clk";
  clocks = <&clock_gcc 11>;
  parent-supply = <&VDD_MMCX_LEVEL>;
  vdd_parent-supply = <&VDD_MMCX_LEVEL>;
  qcom,msm-bus,name = "sbi_gdsc_ahb";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
   <1 589 0 0>,
   <1 589 0 1>;
  qcom,retain-regs;
 };

 titan_top_gdsc: qcom,gdsc@ad0c144 {
  compatible = "qcom,gdsc";
  reg = <0xad0c144 0x4>;
  regulator-name = "titan_top_gdsc";
  clock-names = "ahb_clk";
  clocks = <&clock_gcc 11>;
  parent-supply = <&VDD_MMCX_LEVEL>;
  vdd_parent-supply = <&VDD_MMCX_LEVEL>;
  qcom,msm-bus,name = "titan_top_gdsc_ahb";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
   <1 589 0 0>,
   <1 589 0 1>;
  qcom,retain-regs;
  qcom,gds-timeout = <500>;
 };


 mdss_core_gdsc: qcom,gdsc@af03000 {
  compatible = "qcom,gdsc";
  reg = <0xaf03000 0x4>;
  regulator-name = "mdss_core_gdsc";
  clock-names = "ahb_clk";
  clocks = <&clock_gcc 24>;
  parent-supply = <&VDD_MMCX_LEVEL>;
  vdd_parent-supply = <&VDD_MMCX_LEVEL>;
  qcom,msm-bus,name = "mdss_core_gdsc_ahb";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
   <1 590 0 0>,
   <1 590 0 1>;
  qcom,support-hw-trigger;
  qcom,retain-regs;
  proxy-supply = <&mdss_core_gdsc>;
  qcom,proxy-consumer-enable;
 };


 gpu_cx_hw_ctrl: syscon@3d91540 {
  compatible = "syscon";
  reg = <0x3d91540 0x4>;
 };

 gpu_cx_gdsc: qcom,gdsc@3d9106c {
  compatible = "qcom,gdsc";
  reg = <0x3d9106c 0x4>;
  regulator-name = "gpu_cx_gdsc";
  hw-ctrl-addr = <&gpu_cx_hw_ctrl>;
  parent-supply = <&VDD_CX_LEVEL>;
  vdd_parent-supply = <&VDD_CX_LEVEL>;
  qcom,no-status-check-on-disable;
  qcom,clk-dis-wait-val = <8>;
  qcom,gds-timeout = <500>;
  qcom,retain-regs;
 };

 gpu_gx_domain_addr: syscon@3d91508 {
  compatible = "syscon";
  reg = <0x3d91508 0x4>;
 };

 gpu_gx_sw_reset: syscon@3d91008 {
  compatible = "syscon";
  reg = <0x3d91008 0x4>;
 };

 gpu_gx_gdsc: qcom,gdsc@3d9100c {
  compatible = "qcom,gdsc";
  reg = <0x3d9100c 0x4>;
  regulator-name = "gpu_gx_gdsc";
  domain-addr = <&gpu_gx_domain_addr>;
  sw-reset = <&gpu_gx_sw_reset>;
  parent-supply = <&VDD_GFX_LEVEL>;
  vdd_parent-supply = <&VDD_GFX_LEVEL>;
  qcom,skip-disable-before-sw-enable;
  qcom,reset-aon-logic;
  qcom,retain-regs;
 };


 npu_core_gdsc: qcom,gdsc@9981004 {
  compatible = "qcom,gdsc";
  reg = <0x9981004 0x4>;
  regulator-name = "npu_core_gdsc";
  clock-names = "ahb_clk";
  clocks = <&clock_gcc 43>;
  qcom,retain-regs;
 };

 qcom,sps {
  compatible = "qcom,msm-sps-4k";
  qcom,pipe-attr-ee;
 };


 mvs0_gdsc: qcom,gdsc@abf0d18 {
  compatible = "qcom,gdsc";
  reg = <0xabf0d18 0x4>;
  regulator-name = "mvs0_gdsc";
  clock-names = "ahb_clk";
  clocks = <&clock_gcc 205>;
  parent-supply = <&VDD_MMCX_LEVEL>;
  vdd_parent-supply = <&VDD_MMCX_LEVEL>;
  qcom,msm-bus,name = "mvs0_gdsc_ahb";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
   <1 596 0 0>,
   <1 596 0 1>;
  qcom,support-hw-trigger;
  qcom,retain-regs;
 };

 mvs0c_gdsc: qcom,gdsc@abf0bf8 {
  compatible = "qcom,gdsc";
  reg = <0xabf0bf8 0x4>;
  regulator-name = "mvs0c_gdsc";
  clock-names = "ahb_clk";
  clocks = <&clock_gcc 205>;
  parent-supply = <&VDD_MMCX_LEVEL>;
  vdd_parent-supply = <&VDD_MMCX_LEVEL>;
  qcom,msm-bus,name = "mvs0c_gdsc_ahb";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
   <1 596 0 0>,
   <1 596 0 1>;
  qcom,retain-regs;
 };

 mvs1_gdsc: qcom,gdsc@abf0d98 {
  compatible = "qcom,gdsc";
  reg = <0xabf0d98 0x4>;
  regulator-name = "mvs1_gdsc";
  clock-names = "ahb_clk";
  clocks = <&clock_gcc 205>;
  parent-supply = <&VDD_MMCX_LEVEL>;
  vdd_parent-supply = <&VDD_MMCX_LEVEL>;
  qcom,msm-bus,name = "mvs1_gdsc_ahb";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
   <1 596 0 0>,
   <1 596 0 1>;
  qcom,support-hw-trigger;
  qcom,retain-regs;
 };

 mvs1c_gdsc: qcom,gdsc@abf0c98 {
  compatible = "qcom,gdsc";
  reg = <0xabf0c98 0x4>;
  regulator-name = "mvs1c_gdsc";
  clock-names = "ahb_clk";
  clocks = <&clock_gcc 205>;
  parent-supply = <&VDD_MMCX_LEVEL>;
  vdd_parent-supply = <&VDD_MMCX_LEVEL>;
  qcom,msm-bus,name = "mvs1c_gdsc_ahb";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
   <1 596 0 0>,
   <1 596 0 1>;
  qcom,retain-regs;
 };

 spmi_bus: qcom,spmi@c440000 {
  compatible = "qcom,spmi-pmic-arb";
  reg = <0xc440000 0x1100>,
        <0xc600000 0x2000000>,
        <0xe600000 0x100000>,
        <0xe700000 0xa0000>,
        <0xc40a000 0x26000>;
  reg-names = "core", "chnls", "obsrvr", "intr", "cnfg";
  interrupt-names = "periph_irq";
  interrupts-extended = <&pdc 1 4>;
  qcom,ee = <0>;
  qcom,channel = <0>;
  #address-cells = <2>;
  #size-cells = <0>;
  interrupt-controller;
  #interrupt-cells = <4>;
  cell-index = <0>;
 };

 spmi_debug_bus: qcom,spmi-debug@6b0f000 {
  compatible = "qcom,spmi-pmic-arb-debug";
  reg = <0x6b0f000 0x60>, <0x7820a8 0x4>;
  reg-names = "core", "fuse";
  clocks = <&clock_aop 0>;
  clock-names = "core_clk";
  qcom,fuse-disable-bit = <24>;
  #address-cells = <2>;
  #size-cells = <0>;
  status = "disabled";

  qcom,pm8150-debug@0 {
   compatible = "qcom,spmi-pmic";
   reg = <0x0 0>;
   #address-cells = <2>;
   #size-cells = <0>;
   qcom,can-sleep;
  };

  qcom,pm8150-debug@1 {
   compatible = "qcom,spmi-pmic";
   reg = <0x1 0>;
   #address-cells = <2>;
   #size-cells = <0>;
   qcom,can-sleep;
  };

  qcom,pm8150b-debug@2 {
   compatible = "qcom,spmi-pmic";
   reg = <0x2 0>;
   #address-cells = <2>;
   #size-cells = <0>;
   qcom,can-sleep;
  };

  qcom,pm8150b-debug@3 {
   compatible = "qcom,spmi-pmic";
   reg = <0x3 0>;
   #address-cells = <2>;
   #size-cells = <0>;
   qcom,can-sleep;
  };

  qcom,pm8150l-debug@4 {
   compatible = "qcom,spmi-pmic";
   reg = <0x4 0>;
   #address-cells = <2>;
   #size-cells = <0>;
   qcom,can-sleep;
  };

  qcom,pm8150l-debug@5 {
   compatible = "qcom,spmi-pmic";
   reg = <0x5 0>;
   #address-cells = <2>;
   #size-cells = <0>;
   qcom,can-sleep;
  };

  qcom,pmk8002-debug@6 {
   compatible = "qcom,spmi-pmic";
   reg = <0x6 0>;
   #address-cells = <2>;
   #size-cells = <0>;
   qcom,can-sleep;
  };

  qcom,pmk8002-debug@7 {
   compatible = "qcom,spmi-pmic";
   reg = <0x7 0>;
   #address-cells = <2>;
   #size-cells = <0>;
   qcom,can-sleep;
  };

  qcom,pmxprairie-debug@8 {
   compatible = "qcom,spmi-pmic";
   reg = <0x8 0>;
   #address-cells = <2>;
   #size-cells = <0>;
   qcom,can-sleep;
  };

  qcom,pmxprairie-debug@9 {
   compatible ="qcom,spmi-pmic";
   reg = <0x9 0>;
   #address-cells = <2>;
   #size-cells = <0>;
   qcom,can-sleep;
  };

  qcom,pm8009-debug@a {
   compatible = "qcom,spmi-pmic";
   reg = <0xa 0>;
   #address-cells = <2>;
   #size-cells = <0>;
   qcom,can-sleep;
  };

  qcom,pm8009-debug@b {
   compatible = "qcom,spmi-pmic";
   reg = <0xb 0>;
   #address-cells = <2>;
   #size-cells = <0>;
   qcom,can-sleep;
  };
 };

 ufsphy_mem: ufsphy_mem@1d87000 {
  reg = <0x1d87000 0xe00>, <0x1d90000 0x8000>;
  reg-names = "phy_mem", "ufs_ice";
  #phy-cells = <0>;

  lanes-per-direction = <2>;

  clock-names = "ref_clk_src",
   "ref_aux_clk";
  clocks = <&clock_rpmh 0>,
   <&clock_gcc 173>;

  status = "disabled";
 };

 ufshc_mem: ufshc@1d84000 {
  compatible = "qcom,ufshc";
  reg = <0x1d84000 0x3000>, <0x1d90000 0x8000>;
  reg-names = "ufs_mem", "ufs_ice";
  interrupts = <0 265 4>;
  phys = <&ufsphy_mem>;
  phy-names = "ufsphy";

  lanes-per-direction = <2>;
  dev-ref-clk-freq = <0>;

  clock-names =
   "core_clk",
   "bus_aggr_clk",
   "iface_clk",
   "core_clk_unipro",
   "core_clk_ice",
   "ref_clk",
   "tx_lane0_sync_clk",
   "rx_lane0_sync_clk",
   "rx_lane1_sync_clk";
  clocks =
   <&clock_gcc 167>,
   <&clock_gcc 6>,
   <&clock_gcc 166>,
   <&clock_gcc 179>,
   <&clock_gcc 170>,
   <&clock_rpmh 0>,
   <&clock_gcc 178>,
   <&clock_gcc 176>,
   <&clock_gcc 177>;
  freq-table-hz =
   <37500000 300000000>,
   <0 0>,
   <0 0>,
   <37500000 300000000>,
   <37500000 300000000>,
   <0 0>,
   <0 0>,
   <0 0>,
   <0 0>;

  qcom,msm-bus,name = "ufshc_mem";
  qcom,msm-bus,num-cases = <26>;
  qcom,msm-bus,num-paths = <2>;
  qcom,msm-bus,vectors-KBps =
# 3122 "../arch/arm64/boot/dts/vendor/qcom/kona.dtsi"
  <123 512 0 0>, <1 757 0 0>,
  <123 512 922 0>, <1 757 1000 0>,
  <123 512 1844 0>, <1 757 1000 0>,
  <123 512 3688 0>, <1 757 1000 0>,
  <123 512 7376 0>, <1 757 1000 0>,
  <123 512 1844 0>, <1 757 1000 0>,
  <123 512 3688 0>, <1 757 1000 0>,
  <123 512 7376 0>, <1 757 1000 0>,
  <123 512 14752 0>, <1 757 1000 0>,
  <123 512 127796 0>, <1 757 1000 0>,
  <123 512 255591 0>, <1 757 1000 0>,
  <123 512 2097152 0>, <1 757 102400 0>,
  <123 512 4194304 0>, <1 757 204800 0>,
  <123 512 255591 0>, <1 757 1000 0>,
  <123 512 511181 0>, <1 757 1000 0>,
  <123 512 4194304 0>, <1 757 204800 0>,
  <123 512 8388608 0>, <1 757 409600 0>,
  <123 512 149422 0>, <1 757 1000 0>,
  <123 512 298189 0>, <1 757 1000 0>,
  <123 512 2097152 0>, <1 757 102400 0>,
  <123 512 4194304 0>, <1 757 204800 0>,
  <123 512 298189 0>, <1 757 1000 0>,
  <123 512 596378 0>, <1 757 1000 0>,






  <123 512 4194304 0>, <1 757 204800 409600>,
  <123 512 8388608 0>, <1 757 409600 409600>,
  <123 512 7643136 0>, <1 757 307200 0>;

  qcom,bus-vector-names = "MIN",
  "PWM_G1_L1", "PWM_G2_L1", "PWM_G3_L1", "PWM_G4_L1",
  "PWM_G1_L2", "PWM_G2_L2", "PWM_G3_L2", "PWM_G4_L2",
  "HS_RA_G1_L1", "HS_RA_G2_L1", "HS_RA_G3_L1", "HS_RA_G4_L1",
  "HS_RA_G1_L2", "HS_RA_G2_L2", "HS_RA_G3_L2", "HS_RA_G4_L2",
  "HS_RB_G1_L1", "HS_RB_G2_L1", "HS_RB_G3_L1", "HS_RB_G4_L1",
  "HS_RB_G1_L2", "HS_RB_G2_L2", "HS_RB_G3_L2", "HS_RB_G4_L2",

  "MAX";


  qcom,pm-qos-cpu-groups = <0x0f 0xf0>;
  qcom,pm-qos-cpu-group-latency-us = <44 44>;
  qcom,pm-qos-default-cpu = <0>;

  pinctrl-names = "dev-reset-assert", "dev-reset-deassert";
  pinctrl-0 = <&ufs_dev_reset_assert>;
  pinctrl-1 = <&ufs_dev_reset_deassert>;

  resets = <&clock_gcc 33>;
  reset-names = "core_reset";

  status = "disabled";
 };

 sdhc_2: sdhci@8804000 {
  compatible = "qcom,sdhci-msm-v5";
  reg = <0x8804000 0x1000>;
  reg-names = "hc_mem";

  interrupts = <0 204 4>,
    <0 222 4>;
  interrupt-names = "hc_irq", "pwr_irq";

  qcom,bus-width = <4>;
  qcom,large-address-bus;

  qcom,msm-bus,name = "sdhc2";
  qcom,msm-bus,num-cases = <8>;
  qcom,msm-bus,num-paths = <2>;
  qcom,msm-bus,vectors-KBps =

   <81 512 0 0>, <1 608 0 0>,

   <81 512 1046 1600>,
   <1 608 1600 1600>,

   <81 512 52286 80000>,
   <1 608 80000 80000>,

   <81 512 65360 100000>,
   <1 608 100000 100000>,

   <81 512 130718 200000>,
   <1 608 133320 133320>,

   <81 512 261438 200000>,
   <1 608 150000 150000>,

   <81 512 261438 400000>,
   <1 608 300000 300000>,

   <81 512 1338562 4096000>,
   <1 608 1338562 4096000>;
  qcom,bus-bw-vectors-bps = <0 400000 20000000 25000000 50000000
   100750000 200000000 4294967295>;

  qcom,restore-after-cx-collapse;

  qcom,clk-rates = <400000 20000000 25000000
     50000000 100000000 201500000>;
  qcom,bus-speed-mode = "SDR12", "SDR25", "SDR50", "DDR50",
          "SDR104";

  qcom,devfreq,freq-table = <50000000 201500000>;
  clocks = <&clock_gcc 138>,
   <&clock_gcc 139>;
  clock-names = "iface_clk", "core_clk";


  qcom,pm-qos-irq-type = "affine_irq";
  qcom,pm-qos-irq-latency = <44 44>;
  qcom,pm-qos-cpu-groups = <0x3f 0xc0>;
  qcom,pm-qos-legacy-latency-us = <44 44>, <44 44>;


  qcom,dll-hsr-list = <0x0007642C 0xA800 0x10
     0x2C010800 0x80040868>;

  status = "disabled";
 };

 ipcc_mproc: qcom,ipcc@408000 {
  compatible = "qcom,ipcc";
  reg = <0x408000 0x1000>;
  interrupts = <0 229 4>;
  interrupt-controller;
  #interrupt-cells = <3>;
  #mbox-cells = <2>;
 };

 apps_rsc: rsc@18200000 {
  label = "apps_rsc";
  compatible = "qcom,rpmh-rsc";
  reg = <0x18200000 0x10000>,
        <0x18210000 0x10000>,
        <0x18220000 0x10000>;
  reg-names = "drv-0", "drv-1", "drv-2";
  interrupts = <0 3 4>,
        <0 4 4>,
        <0 5 4>;
  qcom,tcs-offset = <0xd00>;
  qcom,drv-id = <2>;
  qcom,tcs-config = <2 2>,
      <0 3>,
      <1 3>,
      <3 1>;

  msm_bus_apps_rsc {
   compatible = "qcom,msm-bus-rsc";
   qcom,msm-bus-id = <8000>;
  };

  system_pm {
   compatible = "qcom,system-pm";
  };

  clock_rpmh: qcom,rpmhclk {
   compatible = "qcom,kona-rpmh-clk";
   #clock-cells = <1>;
  };
 };

 disp_rsc: rsc@af20000 {
  label = "disp_rsc";
  compatible = "qcom,rpmh-rsc";
  reg = <0xaf20000 0x10000>;
  reg-names = "drv-0";
  interrupts = <0 129 4>;
  qcom,tcs-offset = <0x1c00>;
  qcom,drv-id = <0>;
  qcom,tcs-config = <2 0>,
      <0 1>,
      <1 1>,
      <3 0>;

  msm_bus_disp_rsc {
   compatible = "qcom,msm-bus-rsc";
   qcom,msm-bus-id = <8001>;
  };

  sde_rsc_rpmh {
   compatible = "qcom,sde-rsc-rpmh";
   cell-index = <0>;
  };
 };

 tcsr_mutex_block: syscon@1f40000 {
  compatible = "syscon";
  reg = <0x1f40000 0x20000>;
 };

 tcsr_mutex: hwlock {
  compatible = "qcom,tcsr-mutex";
  syscon = <&tcsr_mutex_block 0 0x1000>;
  #hwlock-cells = <1>;
 };

 smem: qcom,smem {
  compatible = "qcom,smem";
  memory-region = <&smem_mem>;
  hwlocks = <&tcsr_mutex 3>;
 };

 kryo-erp {
  compatible = "arm,arm64-kryo-cpu-erp";
  interrupts = <1 0 4>,
        <0 35 4>;
  interrupt-names = "l1-l2-faultirq",
      "l3-scu-faultirq";
 };

 sp_scsr: mailbox@188501c {
  compatible = "qcom,kona-spcs-global";
  reg = <0x188501c 0x4>;

  #mbox-cells = <1>;
 };

 sp_scsr_block: syscon@1880000 {
  compatible = "syscon";
  reg = <0x1880000 0x10000>;
 };

 intsp: qcom,qsee_irq {
  compatible = "qcom,kona-qsee-irq";

  syscon = <&sp_scsr_block>;
  interrupts = <0 348 4>,
        <0 349 4>;

  interrupt-names = "sp_ipc0",
      "sp_ipc1";

  interrupt-controller;
  #interrupt-cells = <3>;
 };

 qcom,qsee_irq_bridge {
  compatible = "qcom,qsee-ipc-irq-bridge";

  qcom,qsee-ipc-irq-spss {
   qcom,dev-name = "qsee_ipc_irq_spss";
   label = "spss";
   interrupt-parent = <&intsp>;
   interrupts = <1 0 4>;
  };
 };

 spss_utils: qcom,spss_utils {
  compatible = "qcom,spss-utils";

  qcom,spss-fuse1-addr = <0x00780234>;
  qcom,spss-fuse1-bit = <27>;
  qcom,spss-fuse2-addr = <0x00780234>;
  qcom,spss-fuse2-bit = <26>;
  qcom,spss-fuse3-addr = <0x007801E8>;
  qcom,spss-fuse3-bit = <10>;
  qcom,spss-fuse4-addr = <0x00780218>;
  qcom,spss-fuse4-bit = <1>;
  qcom,spss-dev-firmware-name = "spss1d";
  qcom,spss-test-firmware-name = "spss1t";
  qcom,spss-prod-firmware-name = "spss1p";
  qcom,spss-debug-reg-addr = <0x01886020>;
  qcom,spss-emul-type-reg-addr = <0x01fc8004>;
  pil-mem = <&pil_spss_mem>;

  qcom,pil-addr = <0x94000000>;
  qcom,pil-size = <0x0F0000>;
  status = "ok";
 };

 qcom,spcom {
  compatible = "qcom,spcom";


  qcom,spcom-ch-names = "sp_kernel", "sp_ssr";

  qcom,spcom-rmb-err-reg-addr = <0x188103c>;

  qcom,spcom-sp2soc-rmb-reg-addr = <0x01881020>;
  qcom,spcom-sp2soc-rmb-initdone-bit = <24>;
  qcom,spcom-sp2soc-rmb-pbldone-bit = <25>;

  qcom,spcom-soc2sp-rmb-reg-addr = <0x01881030>;
  qcom,spcom-soc2sp-rmb-sp-ssr-bit = <0>;
  status = "ok";
 };

 qcom,msm_gsi {
  compatible = "qcom,msm_gsi";
 };

 qcom,rmnet-ipa {
  compatible = "qcom,rmnet-ipa3";
  qcom,rmnet-ipa-ssr;
  qcom,ipa-advertise-sg-support;
  qcom,ipa-napi-enable;
 };

 qcom,ipa_fws {
  compatible = "qcom,pil-tz-generic";
  qcom,pas-id = <0xf>;
  qcom,firmware-name = "ipa_fws";
  qcom,pil-force-shutdown;
  memory-region = <&pil_ipa_gsi_mem>;
 };

 qcom,ipa_uc {
  compatible = "qcom,pil-tz-generic";
  qcom,pas-id = <0x1B>;
  qcom,firmware-name = "ipa_uc";
  qcom,pil-force-shutdown;
  memory-region = <&pil_ipa_fw_mem>;
 };

 qcom,ipa-mpm {
  compatible = "qcom,ipa-mpm";
  qcom,mhi-chdb-base = <0x64300300>;
  qcom,mhi-erdb-base = <0x64300700>;
  qcom,iova-mapping = <0x10000000 0x0FFFFFFF>;
 };

 ipa_hw: qcom,ipa@1e00000 {
  compatible = "qcom,ipa";
  mboxes = <&qmp_aop 0>;
  reg =
   <0x1e00000 0x84000>,
   <0x1e04000 0x23000>;
  reg-names = "ipa-base", "gsi-base";
  interrupts =
   <0 311 4>,
   <0 432 4>;
  interrupt-names = "ipa-irq", "gsi-irq";
  qcom,ipa-hw-ver = <17>;
  qcom,ipa-hw-mode = <0>;
  qcom,platform-type = <2>;
  qcom,ee = <0>;
  qcom,use-ipa-tethering-bridge;
  qcom,mhi-event-ring-id-limits = <9 11>;
  qcom,modem-cfg-emb-pipe-flt;
  qcom,ipa-wdi3-over-gsi;
  qcom,arm-smmu;
  qcom,smmu-fast-map;
  qcom,bandwidth-vote-for-ipa;
  qcom,use-64-bit-dma-mask;
  qcom,ipa-endp-delay-wa;
  qcom,msm-bus,name = "ipa";
  qcom,msm-bus,num-cases = <5>;
  qcom,msm-bus,num-paths = <5>;
  qcom,msm-bus,vectors-KBps =

  <90 770 0 0>,
  <129 512 0 0>,
  <90 585 0 0>,
  <1 676 0 0>,
  <143 777 0 0>,


  <90 770 150000 600000>,
  <129 512 150000 1804000>,
  <90 585 75000 300000>,
  <1 676 0 76800>,
  <143 777 0 150>,


  <90 770 625000 1200000>,
  <129 512 625000 3072000>,
  <90 585 312500 700000>,
  <1 676 0 150000>,
  <143 777 0 240>,


  <90 770 1250000 2400000>,
  <129 512 1250000 6220800>,
  <90 585 625000 1500000>,
  <1 676 0 400000>,
  <143 777 0 466>,


  <90 770 2000000 3500000>,
  <129 512 2000000 7219200>,
  <90 585 1000000 1920000>,
  <1 676 0 400000>,
  <143 777 0 533>;

  qcom,bus-vector-names = "MIN", "SVS2", "SVS", "NOMINAL",
   "TURBO";
  qcom,throughput-threshold = <600 2500 5000>;
  qcom,scaling-exceptions = "wdi", "0", "600", "1200",
   "USB DPL", "0", "2500", "5000", "ODL", "0",
   "2500", "5000";

  qcom,entire-ipa-block-size = <0x100000>;
  qcom,register-collection-on-crash;
  qcom,testbus-collection-on-crash;
  qcom,non-tn-collection-on-crash;
  qcom,ram-collection-on-crash;
  qcom,secure-debug-check-action = <0>;

  ipa_smmu_ap: ipa_smmu_ap {
   compatible = "qcom,ipa-smmu-ap-cb";
   iommus = <&apps_smmu 0x5C0 0x0>;
   qcom,iommu-dma-addr-pool = <0x20000000 0x20000000>;
   qcom,additional-mapping =

    <0x146BD000 0x146BD000 0x2000>;
   dma-coherent;
   qcom,iommu-dma = "fastmap";
  };

  ipa_smmu_wlan: ipa_smmu_wlan {
   compatible = "qcom,ipa-smmu-wlan-cb";
   iommus = <&apps_smmu 0x5C1 0x0>;
   qcom,iommu-dma = "fastmap";
   dma-coherent;
  };

  ipa_smmu_uc: ipa_smmu_uc {
   compatible = "qcom,ipa-smmu-uc-cb";
   iommus = <&apps_smmu 0x5C2 0x0>;
   qcom,iommu-dma-addr-pool = <0x20000000 0x20000000>;
   qcom,iommu-dma = "fastmap";
  };

  ipa_smmu_11ad: ipa_smmu_11ad {
   compatible = "qcom,ipa-smmu-11ad-cb";
   iommus = <&apps_smmu 0x5C3 0x0>;
   dma-coherent;
   qcom,shared-cb;
   qcom,iommu-group = <&wil6210_pci_iommu_group>;
  };
 };

 qcom,glink {
  compatible = "qcom,glink";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;

  glink_npu: npu {
   qcom,remote-pid = <10>;
   transport = "smem";
   mboxes = <&msm_npu 7
      0>;
   mbox-names = "npu_smem";
   interrupt-parent = <&ipcc_mproc>;
   interrupts = <7
          0
          1>;

   label = "npu";
   qcom,glink-label = "npu";

   qcom,npu_qrtr {
    qcom,net-id = <1>;
    qcom,glink-channels = "IPCRTR";
    qcom,intents = <0x800 5
      0x2000 3
      0x4400 2>;
   };

   qcom,npu_glink_ssr {
    qcom,glink-channels = "glink_ssr";
    qcom,notify-edges = <&glink_cdsp>;
   };
  };

  glink_adsp: adsp {
   qcom,remote-pid = <2>;
   transport = "smem";
   mboxes = <&ipcc_mproc 3
      0>;
   mbox-names = "adsp_smem";
   interrupt-parent = <&ipcc_mproc>;
   interrupts = <3
          0
          1>;

   label = "adsp";
   qcom,glink-label = "lpass";

   qcom,adsp_qrtr {
    qcom,net-id = <2>;
    qcom,glink-channels = "IPCRTR";
    qcom,intents = <0x800 5
      0x2000 3
      0x4400 2>;
   };

   qcom,apr_tal_rpmsg {
    qcom,glink-channels = "apr_audio_svc";
    qcom,intents = <0x200 20>;
   };

   qcom,msm_fastrpc_rpmsg {
    compatible = "qcom,msm-fastrpc-rpmsg";
    qcom,glink-channels = "fastrpcglink-apps-dsp";
    qcom,intents = <0x64 64>;
   };

   qcom,adsp_glink_ssr {
    qcom,glink-channels = "glink_ssr";
    qcom,notify-edges = <&glink_slpi>,
          <&glink_cdsp>;
   };
  };

  glink_slpi: dsps {
   qcom,remote-pid = <3>;
   transport = "smem";
   mboxes = <&ipcc_mproc 4
      0>;
   mbox-names = "dsps_smem";
   interrupt-parent = <&ipcc_mproc>;
   interrupts = <4
          0
          1>;

   label = "slpi";
   qcom,glink-label = "dsps";

   qcom,slpi_qrtr {
    qcom,net-id = <2>;
    qcom,glink-channels = "IPCRTR";
    qcom,low-latency;
    qcom,intents = <0x800 5
      0x2000 3
      0x4400 2>;
   };

   qcom,msm_fastrpc_rpmsg {
    compatible = "qcom,msm-fastrpc-rpmsg";
    qcom,glink-channels = "fastrpcglink-apps-dsp";
    qcom,intents = <0x64 64>;
   };

   qcom,slpi_glink_ssr {
    qcom,glink-channels = "glink_ssr";
    qcom,notify-edges = <&glink_adsp>,
          <&glink_cdsp>;
   };
  };

  glink_cdsp: cdsp {
   qcom,remote-pid = <5>;
   transport = "smem";
   mboxes = <&ipcc_mproc 6
      0>;
   mbox-names = "dsps_smem";
   interrupt-parent = <&ipcc_mproc>;
   interrupts = <6
          0
          1>;

   label = "cdsp";
   qcom,glink-label = "cdsp";

   qcom,cdsp_qrtr {
    qcom,net-id = <1>;
    qcom,glink-channels = "IPCRTR";
    qcom,intents = <0x800 5
      0x2000 3
      0x4400 2>;
   };

   qcom,msm_fastrpc_rpmsg {
    compatible = "qcom,msm-fastrpc-rpmsg";
    qcom,glink-channels = "fastrpcglink-apps-dsp";
    qcom,intents = <0x64 64>;
   };

   qcom,msm_cdsprm_rpmsg {
    compatible = "qcom,msm-cdsprm-rpmsg";
    qcom,glink-channels = "cdsprmglink-apps-dsp";
    qcom,intents = <0x20 12>;

    qcom,cdsp-cdsp-l3-gov {
     compatible = "qcom,cdsp-l3";
     qcom,target-dev = <&cdsp_l3>;
    };

    msm_cdsp_rm: qcom,msm_cdsp_rm {
     compatible = "qcom,msm-cdsp-rm";
     qcom,qos-latency-us = <44>;
     qcom,qos-maxhold-ms = <20>;
     qcom,compute-cx-limit-en;
     qcom,compute-priority-mode = <2>;
     #cooling-cells = <2>;
    };

    msm_hvx_rm: qcom,msm_hvx_rm {
     compatible = "qcom,msm-hvx-rm";
     #cooling-cells = <2>;
    };
   };

   qcom,cdsp_glink_ssr {
    qcom,glink-channels = "glink_ssr";
    qcom,notify-edges = <&glink_adsp>,
          <&glink_slpi>,
          <&glink_npu>;
   };
  };

  glink_spss: spss {
   qcom,remote-pid = <8>;
   transport = "spss";
   mboxes = <&sp_scsr 0>;
   mbox-names = "spss_spss";
   interrupt-parent = <&intsp>;
   interrupts = <0 0 4>;

   reg = <0x1885008 0x8>,
         <0x1885010 0x4>;
   reg-names = "qcom,spss-addr",
        "qcom,spss-size";

   label = "spss";
   qcom,glink-label = "spss";
  };
 };

 qmp_aop: qcom,qmp-aop@c300000 {
  compatible = "qcom,qmp-mbox";
  mboxes = <&ipcc_mproc 0
     0>;
  mbox-names = "aop_qmp";
  interrupt-parent = <&ipcc_mproc>;
  interrupts = <0
         0
         1>;
  reg = <0xc300000 0x1000>;
  reg-names = "msgram";

  label = "aop";
  qcom,early-boot;
  priority = <0>;
  mbox-desc-offset = <0x0>;
  #mbox-cells = <1>;
 };

 aop-msg-client {
  compatible = "qcom,debugfs-qmp-client";
  mboxes = <&qmp_aop 0>;
  mbox-names = "aop";
 };

 eud: qcom,msm-eud@ff0000 {
  compatible = "qcom,msm-eud";
  interrupt-names = "eud_irq";
  interrupt-parent = <&pdc>;
  interrupts = <11 4>;
  reg = <0x088E0000 0x2000>,
   <0x088E2000 0x1000>;
  reg-names = "eud_base", "eud_mode_mgr2";
  qcom,secure-eud-en;
  qcom,eud-clock-vote-req;
  clocks = <&clock_gcc 42>;
  clock-names = "eud_ahb2phy_clk";
  status = "ok";
 };

 qcom,lpass@17300000 {
  compatible = "qcom,pil-tz-generic";
  reg = <0x17300000 0x00100>;

  vdd_cx-supply = <&L11A_LEVEL>;
  qcom,vdd_cx-uV-uA = <384 0>;
  vdd_mx-supply = <&L4A_LEVEL>;
  qcom,vdd_mx-uV-uA = <384 0>;
  qcom,proxy-reg-names = "vdd_cx","vdd_mx";

  clocks = <&clock_rpmh 0>;
  clock-names = "xo";
  qcom,proxy-clock-names = "xo";

  qcom,pas-id = <1>;
  qcom,proxy-timeout-ms = <10000>;
  qcom,smem-id = <423>;
  qcom,sysmon-id = <1>;
  qcom,ssctl-instance-id = <0x14>;
  qcom,firmware-name = "adsp";
  memory-region = <&pil_adsp_mem>;
  qcom,signal-aop;
  qcom,complete-ramdump;


  interrupts-extended = <&pdc 6 4>,
    <&adsp_smp2p_in 0 0>,
    <&adsp_smp2p_in 2 0>,
    <&adsp_smp2p_in 1 0>,
    <&adsp_smp2p_in 3 0>;

  interrupt-names = "qcom,wdog",
    "qcom,err-fatal",
    "qcom,proxy-unvote",
    "qcom,err-ready",
    "qcom,stop-ack";


  qcom,smem-states = <&adsp_smp2p_out 0>;
  qcom,smem-state-names = "qcom,force-stop";

  mboxes = <&qmp_aop 0>;
  mbox-names = "adsp-pil";
 };

 qcom,turing@8300000 {
  compatible = "qcom,pil-tz-generic";
  reg = <0x8300000 0x100000>;

  vdd_cx-supply = <&VDD_CX_LEVEL>;
  qcom,proxy-reg-names = "vdd_cx";
  qcom,vdd_cx-uV-uA = <384 100000>;

  clocks = <&clock_rpmh 0>;
  clock-names = "xo";
  qcom,proxy-clock-names = "xo";

  qcom,pas-id = <18>;
  qcom,proxy-timeout-ms = <10000>;
  qcom,smem-id = <601>;
  qcom,sysmon-id = <7>;
  qcom,ssctl-instance-id = <0x17>;
  qcom,firmware-name = "cdsp";
  memory-region = <&pil_cdsp_mem>;
  qcom,signal-aop;
  qcom,complete-ramdump;

  qcom,msm-bus,name = "pil-cdsp";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
   <154 10070 0 0>,
   <154 10070 0 1>;


  interrupts-extended = <&intc 0 578 4>,
    <&cdsp_smp2p_in 0 0>,
    <&cdsp_smp2p_in 2 0>,
    <&cdsp_smp2p_in 1 0>,
    <&cdsp_smp2p_in 3 0>;

  interrupt-names = "qcom,wdog",
    "qcom,err-fatal",
    "qcom,proxy-unvote",
    "qcom,err-ready",
    "qcom,stop-ack";


  qcom,smem-states = <&cdsp_smp2p_out 0>;
  qcom,smem-state-names = "qcom,force-stop";

  mboxes = <&qmp_aop 0>;
  mbox-names = "cdsp-pil";
 };

 qcom,venus@aab0000 {
  compatible = "qcom,pil-tz-generic";
  reg = <0xaab0000 0x2000>;

  vdd-supply = <&mvs0c_gdsc>;
  qcom,proxy-reg-names = "vdd";
  qcom,complete-ramdump;

  clocks = <&clock_videocc 15>,
   <&clock_videocc 5>,
   <&clock_videocc 0>;
  clock-names = "xo", "core", "ahb";
  qcom,proxy-clock-names = "xo", "core", "ahb";

  qcom,core-freq = <200000000>;
  qcom,ahb-freq = <200000000>;

  qcom,pas-id = <9>;
  qcom,msm-bus,name = "pil-venus";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
   <63 512 0 0>,
   <63 512 0 304000>;
  qcom,proxy-timeout-ms = <100>;
  qcom,firmware-name = "venus";
  memory-region = <&pil_video_mem>;
 };


 qcom,spss@1880000 {
  compatible = "qcom,pil-tz-generic";
  reg = <0x188101c 0x4>,
        <0x1881024 0x4>,
        <0x1881028 0x4>,
        <0x188103c 0x4>,
        <0x1882014 0x4>;
  reg-names = "sp2soc_irq_status", "sp2soc_irq_clr",
       "sp2soc_irq_mask", "rmb_err", "rmb_err_spare2";
  interrupts = <0 352 1>;

  vdd_cx-supply = <&VDD_CX_LEVEL>;
  qcom,proxy-reg-names = "vdd_cx";
  qcom,vdd_cx-uV-uA = <384 100000>;
  vdd_mx-supply = <&VDD_MX_LEVEL>;
  vdd_mx-uV = <384 100000>;

  clocks = <&clock_rpmh 0>;
  clock-names = "xo";
  qcom,proxy-clock-names = "xo";
  qcom,pil-generic-irq-handler;
  status = "ok";

  qcom,signal-aop;
  qcom,complete-ramdump;

  qcom,pas-id = <14>;
  qcom,proxy-timeout-ms = <10000>;
  qcom,firmware-name = "spss";
  memory-region = <&pil_spss_mem>;
  qcom,spss-scsr-bits = <24 25>;

  qcom,extra-size = <4096>;

  mboxes = <&qmp_aop 0>;
  mbox-names = "spss-pil";
 };

 qcom,cvpss@abb0000 {
  compatible = "qcom,pil-tz-generic";
  reg = <0xabb0000 0x2000>;
  status = "ok";
  qcom,pas-id = <26>;
  qcom,firmware-name = "cvpss";

  memory-region = <&pil_cvp_mem>;
 };

 qcom,npu@9800000 {
  compatible = "qcom,pil-tz-generic";
  reg = <0x9800000 0x800000>;

  status = "ok";
  qcom,pas-id = <23>;
  qcom,firmware-name = "npu";
  memory-region = <&pil_npu_mem>;


  qcom,smem-states = <&npu_smp2p_out 0>;
  qcom,smem-state-names = "qcom,force-stop";
 };

 qcom,smp2p_sleepstate {
  compatible = "qcom,smp2p-sleepstate";
  qcom,smem-states = <&sleepstate_smp2p_out 0>;
  interrupt-parent = <&sleepstate_smp2p_in>;
  interrupts = <0 0>;
  interrupt-names = "smp2p-sleepstate-in";
 };

 qcom,msm-cdsp-loader {
  compatible = "qcom,cdsp-loader";
  qcom,proc-img-to-load = "cdsp";
 };

 qcom,msm-adsprpc-mem {
  compatible = "qcom,msm-adsprpc-mem-region";
  memory-region = <&adsp_mem>;
  restrict-access;
 };

 msm_fastrpc: qcom,msm_fastrpc {
  compatible = "qcom,msm-fastrpc-compute";
  qcom,adsp-remoteheap-vmid = <22 37>;
  qcom,fastrpc-adsp-audio-pdr;
  qcom,fastrpc-adsp-sensors-pdr;
  qcom,rpc-latency-us = <235>;
  qcom,qos-cores = <0 1 2 3>;

  qcom,msm_fastrpc_compute_cb1 {
   compatible = "qcom,msm-fastrpc-compute-cb";
   label = "cdsprpc-smd";
   iommus = <&apps_smmu 0x1001 0x0460>;
   qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
   qcom,iommu-faults = "stall-disable", "HUPCF";
   dma-coherent;
  };

  qcom,msm_fastrpc_compute_cb2 {
   compatible = "qcom,msm-fastrpc-compute-cb";
   label = "cdsprpc-smd";
   iommus = <&apps_smmu 0x1002 0x0460>;
   qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
   qcom,iommu-faults = "stall-disable", "HUPCF";
   dma-coherent;
  };

  qcom,msm_fastrpc_compute_cb3 {
   compatible = "qcom,msm-fastrpc-compute-cb";
   label = "cdsprpc-smd";
   iommus = <&apps_smmu 0x1003 0x0460>;
   qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
   qcom,iommu-faults = "stall-disable", "HUPCF";
   dma-coherent;
  };

  qcom,msm_fastrpc_compute_cb4 {
   compatible = "qcom,msm-fastrpc-compute-cb";
   label = "cdsprpc-smd";
   iommus = <&apps_smmu 0x1004 0x0460>;
   qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
   qcom,iommu-faults = "stall-disable", "HUPCF";
   dma-coherent;
  };

  qcom,msm_fastrpc_compute_cb5 {
   compatible = "qcom,msm-fastrpc-compute-cb";
   label = "cdsprpc-smd";
   iommus = <&apps_smmu 0x1005 0x0460>;
   qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
   qcom,iommu-faults = "stall-disable", "HUPCF";
   dma-coherent;
  };

  qcom,msm_fastrpc_compute_cb6 {
   compatible = "qcom,msm-fastrpc-compute-cb";
   label = "cdsprpc-smd";
   iommus = <&apps_smmu 0x1006 0x0460>;
   qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
   qcom,iommu-faults = "stall-disable", "HUPCF";
   dma-coherent;
  };

  qcom,msm_fastrpc_compute_cb7 {
   compatible = "qcom,msm-fastrpc-compute-cb";
   label = "cdsprpc-smd";
   iommus = <&apps_smmu 0x1007 0x0460>;
   qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
   qcom,iommu-faults = "stall-disable", "HUPCF";
   dma-coherent;
  };

  qcom,msm_fastrpc_compute_cb8 {
   compatible = "qcom,msm-fastrpc-compute-cb";
   label = "cdsprpc-smd";
   iommus = <&apps_smmu 0x1008 0x0460>;
   qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
   qcom,iommu-faults = "stall-disable", "HUPCF";
   dma-coherent;
  };

  qcom,msm_fastrpc_compute_cb9 {
   compatible = "qcom,msm-fastrpc-compute-cb";
   label = "cdsprpc-smd";
   qcom,secure-context-bank;
   iommus = <&apps_smmu 0x1009 0x0460>;
   qcom,iommu-dma-addr-pool = <0x60000000 0x78000000>;
   qcom,iommu-faults = "stall-disable", "HUPCF";
   qcom,iommu-vmid = <0xA>;
   dma-coherent;
  };

  qcom,msm_fastrpc_compute_cb10 {
   compatible = "qcom,msm-fastrpc-compute-cb";
   label = "adsprpc-smd";
   iommus = <&apps_smmu 0x1803 0x0>;
   qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
   qcom,iommu-faults = "stall-disable", "HUPCF";
   dma-coherent;
  };

  qcom,msm_fastrpc_compute_cb11 {
   compatible = "qcom,msm-fastrpc-compute-cb";
   label = "adsprpc-smd";
   iommus = <&apps_smmu 0x1804 0x0>;
   qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
   qcom,iommu-faults = "stall-disable", "HUPCF";
   dma-coherent;
  };

  qcom,msm_fastrpc_compute_cb12 {
   compatible = "qcom,msm-fastrpc-compute-cb";
   label = "adsprpc-smd";
   iommus = <&apps_smmu 0x1805 0x0>;
   qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
   qcom,iommu-faults = "stall-disable", "HUPCF";
   dma-coherent;
  };

  qcom,msm_fastrpc_compute_cb13 {
   compatible = "qcom,msm-fastrpc-compute-cb";
   label = "sdsprpc-smd";
   iommus = <&apps_smmu 0x0541 0x0>;
   qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
   qcom,iommu-faults = "stall-disable", "HUPCF";
   dma-coherent;
  };

  qcom,msm_fastrpc_compute_cb14 {
   compatible = "qcom,msm-fastrpc-compute-cb";
   label = "sdsprpc-smd";
   iommus = <&apps_smmu 0x0542 0x0>;
   qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
   qcom,iommu-faults = "stall-disable", "HUPCF";
   dma-coherent;
  };

  qcom,msm_fastrpc_compute_cb15 {
   compatible = "qcom,msm-fastrpc-compute-cb";
   label = "sdsprpc-smd";
   iommus = <&apps_smmu 0x0543 0x0>;
   qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
   qcom,iommu-faults = "stall-disable", "HUPCF";
   shared-cb = <4>;
   dma-coherent;
  };
 };

 qcom_cedev: qcedev@1de0000 {
  compatible = "qcom,qcedev";
  reg = <0x1de0000 0x20000>,
   <0x1dc4000 0x24000>;
  reg-names = "crypto-base","crypto-bam-base";
  interrupts = <0 272 4>;
  qcom,bam-pipe-pair = <3>;
  qcom,ce-hw-instance = <0>;
  qcom,ce-device = <0>;
  qcom,ce-hw-shared;
  qcom,bam-ee = <0>;
  qcom,msm-bus,name = "qcedev-noc";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <125 512 0 0>,
    <125 512 393600 393600>;
  qcom,smmu-s1-enable;
  qcom,no-clock-support;
  iommus = <&apps_smmu 0x0586 0x0011>,
    <&apps_smmu 0x0596 0x0011>;
  qcom,iommu-dma = "atomic";

  qcom_cedev_ns_cb {
   compatible = "qcom,qcedev,context-bank";
   label = "ns_context";
   iommus = <&apps_smmu 0x592 0>,
     <&apps_smmu 0x598 0>,
     <&apps_smmu 0x599 0>,
     <&apps_smmu 0x59F 0>;
  };

  qcom_cedev_s_cb {
   compatible = "qcom,qcedev,context-bank";
   label = "secure_context";
   iommus = <&apps_smmu 0x593 0>,
     <&apps_smmu 0x59C 0>,
     <&apps_smmu 0x59D 0>,
     <&apps_smmu 0x59E 0>;
   qcom,iommu-vmid = <0x9>;
   qcom,secure-context-bank;
  };
 };

 qcom_crypto: qcrypto@1de0000 {
  compatible = "qcom,qcrypto";
  reg = <0x1de0000 0x20000>,
    <0x1dc4000 0x24000>;
  reg-names = "crypto-base","crypto-bam-base";
  interrupts = <0 272 4>;
  qcom,bam-pipe-pair = <2>;
  qcom,ce-hw-instance = <0>;
  qcom,ce-device = <0>;
  qcom,bam-ee = <0>;
  qcom,ce-hw-shared;
  qcom,clk-mgmt-sus-res;
  qcom,msm-bus,name = "qcrypto-noc";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
   <125 512 0 0>,
   <125 512 393600 393600>;
  qcom,use-sw-aes-cbc-ecb-ctr-algo;
  qcom,use-sw-aes-xts-algo;
  qcom,use-sw-aes-ccm-algo;
  qcom,use-sw-ahash-algo;
  qcom,use-sw-aead-algo;
  qcom,use-sw-hmac-algo;
  qcom,smmu-s1-enable;
  qcom,no-clock-support;
  iommus = <&apps_smmu 0x0584 0x0011>,
    <&apps_smmu 0x0594 0x0011>;
  qcom,iommu-dma = "atomic";
 };

 qcom_msmhdcp: qcom,msm_hdcp {
  compatible = "qcom,msm-hdcp";
 };

 mem_dump {
  compatible = "qcom,mem-dump";
  memory-region = <&dump_mem>;

  c0_context {
   qcom,dump-size = <0x800>;
   qcom,dump-id = <0x0>;
  };

  c100_context {
   qcom,dump-size = <0x800>;
   qcom,dump-id = <0x1>;
  };

  c200_context {
   qcom,dump-size = <0x800>;
   qcom,dump-id = <0x2>;
  };

  c300_context {
   qcom,dump-size = <0x800>;
   qcom,dump-id = <0x3>;
  };

  c400_context {
   qcom,dump-size = <0x800>;
   qcom,dump-id = <0x4>;
  };

  c500_context {
   qcom,dump-size = <0x800>;
   qcom,dump-id = <0x5>;
  };

  c600_context {
   qcom,dump-size = <0x800>;
   qcom,dump-id = <0x6>;
  };

  c700_context {
   qcom,dump-size = <0x800>;
   qcom,dump-id = <0x7>;
  };

  c0_scandump {
   qcom,dump-size = <0x10100>;
   qcom,dump-id = <0x130>;
  };

  c100_scandump {
   qcom,dump-size = <0x10100>;
   qcom,dump-id = <0x131>;
  };

  c200_scandump {
   qcom,dump-size = <0x10100>;
   qcom,dump-id = <0x132>;
  };

  c300_scandump {
   qcom,dump-size = <0x10100>;
   qcom,dump-id = <0x133>;
  };

  c400_scandump {
   qcom,dump-size = <0x1a4c0>;
   qcom,dump-id = <0x134>;
  };

  c500_scandump {
   qcom,dump-size = <0x1a4c0>;
   qcom,dump-id = <0x135>;
  };

  c600_scandump {
   qcom,dump-size = <0x1a4c0>;
   qcom,dump-id = <0x136>;
  };

  c700_scandump {
   qcom,dump-size = <0x1a4c0>;
   qcom,dump-id = <0x137>;
  };

  cpuss_reg {
   qcom,dump-size = <0x30000>;
   qcom,dump-id = <0xef>;
  };

  l1_icache0 {
   qcom,dump-size = <0x10800>;
   qcom,dump-id = <0x60>;
  };

  l1_icache100 {
   qcom,dump-size = <0x10800>;
   qcom,dump-id = <0x61>;
  };

  l1_icache200 {
   qcom,dump-size = <0x10800>;
   qcom,dump-id = <0x62>;
  };

  l1_icache300 {
   qcom,dump-size = <0x10800>;
   qcom,dump-id = <0x63>;
  };

  l1_icache400 {
   qcom,dump-size = <0x26000>;
   qcom,dump-id = <0x64>;
  };

  l1_icache500 {
   qcom,dump-size = <0x26000>;
   qcom,dump-id = <0x65>;
  };

  l1_icache600 {
   qcom,dump-size = <0x26000>;
   qcom,dump-id = <0x66>;
  };

  l1_icache700 {
   qcom,dump-size = <0x26000>;
   qcom,dump-id = <0x67>;
  };

  l1_dcache0 {
   qcom,dump-size = <0x9000>;
   qcom,dump-id = <0x80>;
  };

  l1_dcache100 {
   qcom,dump-size = <0x9000>;
   qcom,dump-id = <0x81>;
  };

  l1_dcache200 {
   qcom,dump-size = <0x9000>;
   qcom,dump-id = <0x82>;
  };

  l1_dcache300 {
   qcom,dump-size = <0x9000>;
   qcom,dump-id = <0x83>;
  };

  l1_dcache400 {
   qcom,dump-size = <0x1A000>;
   qcom,dump-id = <0x84>;
  };

  l1_dcache500 {
   qcom,dump-size = <0x1A000>;
   qcom,dump-id = <0x85>;
  };

  l1_dcache600 {
   qcom,dump-size = <0x1A000>;
   qcom,dump-id = <0x86>;
  };

  l1_dcache700 {
   qcom,dump-size = <0x1A000>;
   qcom,dump-id = <0x87>;
  };

  l1_itlb400 {
   qcom,dump-size = <0x300>;
   qcom,dump-id = <0x24>;
  };

  l1_itlb500 {
   qcom,dump-size = <0x300>;
   qcom,dump-id = <0x25>;
  };

  l1_itlb600 {
   qcom,dump-size = <0x300>;
   qcom,dump-id = <0x26>;
  };

  l1_itlb700 {
   qcom,dump-size = <0x300>;
   qcom,dump-id = <0x27>;
  };

  l1_dtlb400 {
   qcom,dump-size = <0x480>;
   qcom,dump-id = <0x44>;
  };

  l1_dtlb500 {
   qcom,dump-size = <0x480>;
   qcom,dump-id = <0x45>;
  };

  l1_dtlb600 {
   qcom,dump-size = <0x480>;
   qcom,dump-id = <0x46>;
  };

  l1_dtlb700 {
   qcom,dump-size = <0x480>;
   qcom,dump-id = <0x47>;
  };

  l2_cache400 {
   qcom,dump-size = <0x68000>;
   qcom,dump-id = <0xc4>;
  };

  l2_cache500 {
   qcom,dump-size = <0x68000>;
   qcom,dump-id = <0xc5>;
  };

  l2_cache600 {
   qcom,dump-size = <0x68000>;
   qcom,dump-id = <0xc6>;
  };

  l2_cache700 {
   qcom,dump-size = <0xD0000>;
   qcom,dump-id = <0xc7>;
  };

  l2_tlb0 {
   qcom,dump-size = <0x6000>;
   qcom,dump-id = <0x120>;
  };

  l2_tlb100 {
   qcom,dump-size = <0x6000>;
   qcom,dump-id = <0x121>;
  };

  l2_tlb200 {
   qcom,dump-size = <0x6000>;
   qcom,dump-id = <0x122>;
  };

  l2_tlb300 {
   qcom,dump-size = <0x6000>;
   qcom,dump-id = <0x123>;
  };

  l2_tlb400 {
   qcom,dump-size = <0x7800>;
   qcom,dump-id = <0x124>;
  };

  l2_tlb500 {
   qcom,dump-size = <0x7800>;
   qcom,dump-id = <0x125>;
  };

  l2_tlb600 {
   qcom,dump-size = <0x7800>;
   qcom,dump-id = <0x126>;
  };

  l2_tlb700 {
   qcom,dump-size = <0x7800>;
   qcom,dump-id = <0x127>;
  };

  gemnoc {
   qcom,dump-size = <0x100000>;
   qcom,dump-id = <0x162>;
  };

  mhm_scan {
   qcom,dump-size = <0x20000>;
   qcom,dump-id = <0x161>;
  };

  rpmh {
   qcom,dump-size = <0x2000000>;
   qcom,dump-id = <0xec>;
  };

  rpm_sw {
   qcom,dump-size = <0x28000>;
   qcom,dump-id = <0xea>;
  };

  pmic {
   qcom,dump-size = <0x80000>;
   qcom,dump-id = <0xe4>;
  };

  fcm {
   qcom,dump-size = <0x8400>;
   qcom,dump-id = <0xee>;
  };

  etf_swao {
   qcom,dump-size = <0x10000>;
   qcom,dump-id = <0xf1>;
  };

  etr_reg {
   qcom,dump-size = <0x1000>;
   qcom,dump-id = <0x100>;
  };

  etfswao_reg {
   qcom,dump-size = <0x1000>;
   qcom,dump-id = <0x102>;
  };

  misc_data {
   qcom,dump-size = <0x1000>;
   qcom,dump-id = <0xe8>;
  };

  etf_slpi {
   qcom,dump-size = <0x4000>;
   qcom,dump-id = <0xf3>;
  };

  etfslpi_reg {
   qcom,dump-size = <0x1000>;
   qcom,dump-id = <0x103>;
  };

  etf_lpass {
   qcom,dump-size = <0x4000>;
   qcom,dump-id = <0xf4>;
  };

  etflpass_reg {
   qcom,dump-size = <0x1000>;
   qcom,dump-id = <0x104>;
  };

  osm_reg {
   qcom,dump-size = <0x400>;
   qcom,dump-id = <0x163>;
  };

  pcu_reg {
   qcom,dump-size = <0x400>;
   qcom,dump-id = <0x164>;
  };

  fsm_data {
   qcom,dump-size = <0x400>;
   qcom,dump-id = <0x165>;
  };
 };

 qcom_tzlog: tz-log@146bf720 {
  compatible = "qcom,tz-log";
  reg = <0x146bf720 0x3000>;
  qcom,hyplog-enabled;
  hyplog-address-offset = <0x410>;
  hyplog-size-offset = <0x414>;
 };

 qcom,ssc@5c00000 {
  compatible = "qcom,pil-tz-generic";
  reg = <0x5c00000 0x4000>;

  vdd_cx-supply = <&L11A_LEVEL>;
  qcom,vdd_cx-uV-uA = <384 0>;
  vdd_mx-supply = <&L4A_LEVEL>;
  qcom,vdd_mx-uV-uA = <384 0>;
  qcom,proxy-reg-names = "vdd_cx", "vdd_mx";

  clocks = <&clock_rpmh 0>;
  clock-names = "xo";
  qcom,proxy-clock-names = "xo";

  qcom,pas-id = <12>;
  qcom,proxy-timeout-ms = <10000>;
  qcom,smem-id = <424>;
  qcom,sysmon-id = <3>;
  qcom,ssctl-instance-id = <0x16>;
  qcom,firmware-name = "slpi";
  status = "ok";
  memory-region = <&pil_slpi_mem>;
  qcom,complete-ramdump;
  qcom,signal-aop;


  interrupts-extended = <&pdc 9 4>,
    <&dsps_smp2p_in 0 0>,
    <&dsps_smp2p_in 2 0>,
    <&dsps_smp2p_in 1 0>,
    <&dsps_smp2p_in 3 0>;

  interrupt-names = "qcom,wdog",
    "qcom,err-fatal",
    "qcom,proxy-unvote",
    "qcom,err-ready",
    "qcom,stop-ack";


  qcom,smem-states = <&dsps_smp2p_out 0>;
  qcom,smem-state-names = "qcom,force-stop";

  mboxes = <&qmp_aop 0>;
  mbox-names = "slpi-pil";
 };

 ssc_sensors: qcom,msm-ssc-sensors {
  compatible = "qcom,msm-ssc-sensors";
  status = "ok";
  qcom,firmware-name = "slpi";
 };

 qcom_smcinvoke: smcinvoke@87900000 {
  compatible = "qcom,smcinvoke";
  reg = <0x87900000 0x2200000>;
  reg-names = "secapp-region";
 };

 tsens0: tsens@c222000 {
  compatible = "qcom,tsens24xx";
  reg = <0xc222000 0x4>,
   <0xc263000 0x1ff>;
  reg-names = "tsens_srot_physical",
    "tsens_tm_physical";
  interrupts = <0 506 4>,
    <0 508 4>;
  interrupt-names = "tsens-upper-lower", "tsens-critical";
  tsens-reinit-wa;
  #thermal-sensor-cells = <1>;
 };

 tsens1: tsens@c223000 {
  compatible = "qcom,tsens24xx";
  reg = <0xc223000 0x4>,
   <0xc265000 0x1ff>;
  reg-names = "tsens_srot_physical",
   "tsens_tm_physical";
  interrupts = <0 507 4>,
    <0 509 4>;
  interrupt-names = "tsens-upper-lower", "tsens-critical";
  tsens-reinit-wa;
  #thermal-sensor-cells = <1>;
 };

 qcom,msm-rtb {
  compatible = "qcom,msm-rtb";
  qcom,rtb-size = <0x100000>;
 };

 qcom,mpm2-sleep-counter@c221000 {
  compatible = "qcom,mpm2-sleep-counter";
  reg = <0xc221000 0x1000>;
  clock-frequency = <32768>;
 };

 gpi_dma0: qcom,gpi-dma@900000 {
  #dma-cells = <5>;
  compatible = "qcom,gpi-dma";
  reg = <0x900000 0x70000>;
  reg-names = "gpi-top";
  interrupts = <0 244 4>,
        <0 245 4>,
        <0 246 4>,
        <0 247 4>,
        <0 248 4>,
        <0 249 4>,
        <0 250 4>,
        <0 251 4>,
        <0 252 4>,
        <0 253 4>,
        <0 254 4>,
        <0 255 4>,
        <0 256 4>;
  qcom,max-num-gpii = <15>;
  qcom,gpii-mask = <0x7ff>;
  qcom,ev-factor = <2>;
  qcom,gpi-ee-offset = <0x1000>;
  iommus = <&apps_smmu 0x5b6 0x0>;
  qcom,smmu-cfg = <0x1>;
  qcom,iommu-dma-addr-pool = <0x100000 0x100000>;
  status = "ok";
 };

 gpi_dma1: qcom,gpi-dma@a00000 {
  #dma-cells = <5>;
  compatible = "qcom,gpi-dma";
  reg = <0xa00000 0x70000>;
  reg-names = "gpi-top";
  interrupts = <0 279 4>,
        <0 280 4>,
        <0 281 4>,
        <0 282 4>,
        <0 283 4>,
        <0 284 4>,
        <0 293 4>,
        <0 294 4>,
        <0 295 4>,
        <0 296 4>;
  qcom,max-num-gpii = <10>;
  qcom,gpii-mask = <0x3f>;
  qcom,ev-factor = <2>;
  qcom,gpi-ee-offset = <0x6000>;
  iommus = <&apps_smmu 0x56 0x0>;
  qcom,smmu-cfg = <0x1>;
  qcom,iommu-dma-addr-pool = <0x100000 0x100000>;
  status = "ok";
 };

 gpi_dma2: qcom,gpi-dma@800000 {
  #dma-cells = <5>;
  compatible = "qcom,gpi-dma";
  reg = <0x800000 0x70000>;
  reg-names = "gpi-top";
  interrupts = <0 588 4>,
        <0 589 4>,
        <0 590 4>,
        <0 591 4>,
        <0 592 4>,
        <0 593 4>,
        <0 594 4>,
        <0 595 4>,
        <0 596 4>,
        <0 597 4>;
  qcom,max-num-gpii = <10>;
  qcom,gpii-mask = <0x3f>;
  qcom,ev-factor = <2>;
  qcom,gpi-ee-offset = <0x6000>;
  iommus = <&apps_smmu 0x76 0x0>;
  qcom,smmu-cfg = <0x1>;
  qcom,iommu-dma-addr-pool = <0x100000 0x100000>;
  status = "ok";
 };

 wlan: qcom,cnss-qca6390@b0000000 {
  compatible = "qcom,cnss-qca6390";
  reg = <0xb0000000 0x10000>,
        <0xb2e5510 0x5c0>;
  reg-names = "smmu_iova_ipa", "tcs_cmd";
  wlan-en-gpio = <&tlmm 20 0>;
  qcom,bt-en-gpio = <&tlmm 21 0>;
  qcom,sw-ctrl-gpio = <&tlmm 124 0>;
  pinctrl-names = "wlan_en_active", "wlan_en_sleep";
  pinctrl-0 = <&cnss_wlan_en_active>;
  pinctrl-1 = <&cnss_wlan_en_sleep>;
  qcom,wlan-rc-num = <0>;
  qcom,wlan-ramdump-dynamic = <0x420000>;
  qcom,smmu-s1-enable;
  qcom,converged-dt;
  cnss-daemon-support;
  qcom,cmd_db_name = "smpf2";
  qcom,set-wlaon-pwr-ctrl;
  cnss-enable-self-recovery;

  qcom,msm-bus,name = "msm-cnss";
  qcom,msm-bus,num-cases = <7>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =

  <45 512 0 0>,

  <45 512 2250 1600000>,

  <45 512 7500 1600000>,

  <45 512 30000 1804800>,

  <45 512 100000 1804800>,

  <45 512 175000 6220800>,

  <45 512 7500 2188800>;

  vdd-wlan-aon-supply = <&pm8150_s6>;
  qcom,vdd-wlan-aon-config = <950000 950000 0 0 1>;
  vdd-wlan-dig-supply = <&pm8009_s2>;
  qcom,vdd-wlan-dig-config = <950000 952000 0 0 1>;
  vdd-wlan-io-supply = <&pm8150_s4>;
  qcom,vdd-wlan-io-config = <1800000 1800000 0 0 1>;
  vdd-wlan-rfa1-supply = <&pm8150_s5>;
  qcom,vdd-wlan-rfa1-config = <1900000 1900000 0 0 1>;
  vdd-wlan-rfa2-supply = <&pm8150a_s8>;
  qcom,vdd-wlan-rfa2-config = <1350000 1350000 0 0 1>;
  wlan-ant-switch-supply = <&pm8150a_l5>;
  qcom,wlan-ant-switch-config = <1800000 1800000 0 0 0>;

  mhi,max-channels = <30>;
  mhi,timeout = <10000>;
  mhi,buffer-len = <0x8000>;
  mhi,m2-no-db-access;

  mhi_channels {
   #address-cells = <1>;
   #size-cells = <0>;

   mhi_chan@0 {
    reg = <0>;
    label = "LOOPBACK";
    mhi,num-elements = <32>;
    mhi,event-ring = <1>;
    mhi,chan-dir = <1>;
    mhi,data-type = <0>;
    mhi,doorbell-mode = <2>;
    mhi,ee = <0x14>;
   };

   mhi_chan@1 {
    reg = <1>;
    label = "LOOPBACK";
    mhi,num-elements = <32>;
    mhi,event-ring = <1>;
    mhi,chan-dir = <2>;
    mhi,data-type = <0>;
    mhi,doorbell-mode = <2>;
    mhi,ee = <0x14>;
   };

   mhi_chan@4 {
    reg = <4>;
    label = "DIAG";
    mhi,num-elements = <32>;
    mhi,event-ring = <1>;
    mhi,chan-dir = <1>;
    mhi,data-type = <0>;
    mhi,doorbell-mode = <2>;
    mhi,ee = <0x14>;
   };

   mhi_chan@5 {
    reg = <5>;
    label = "DIAG";
    mhi,num-elements = <32>;
    mhi,event-ring = <1>;
    mhi,chan-dir = <2>;
    mhi,data-type = <0>;
    mhi,doorbell-mode = <2>;
    mhi,ee = <0x14>;
   };

   mhi_chan@20 {
    reg = <20>;
    label = "IPCR";
    mhi,num-elements = <32>;
    mhi,event-ring = <1>;
    mhi,chan-dir = <1>;
    mhi,data-type = <1>;
    mhi,doorbell-mode = <2>;
    mhi,ee = <0x14>;
    mhi,auto-start;
   };

   mhi_chan@21 {
    reg = <21>;
    label = "IPCR";
    mhi,num-elements = <32>;
    mhi,event-ring = <1>;
    mhi,chan-dir = <2>;
    mhi,data-type = <0>;
    mhi,doorbell-mode = <2>;
    mhi,ee = <0x14>;
    mhi,auto-queue;
    mhi,auto-start;
   };
  };

  mhi_events {
   mhi_event@0 {
    mhi,num-elements = <32>;
    mhi,intmod = <0>;
    mhi,msi = <1>;
    mhi,priority = <1>;
    mhi,brstmode = <2>;
    mhi,data-type = <1>;
   };

   mhi_event@1 {
    mhi,num-elements = <256>;
    mhi,intmod = <0>;
    mhi,msi = <2>;
    mhi,priority = <1>;
    mhi,brstmode = <2>;
   };

   mhi_event@2 {
    mhi,num-elements = <32>;
    mhi,intmod = <1>;
    mhi,msi = <0>;
    mhi,priority = <2>;
    mhi,brstmode = <2>;
    mhi,data-type = <3>;
   };
  };

  mhi_devices {
   mhi_qrtr {
    mhi,chan = "IPCR";
    qcom,net-id = <0>;
    qcom,low-latency;
    mhi,early-notify;
   };
  };
 };

 wil6210: qcom,wil6210 {
  compatible = "qcom,wil6210";
  qcom,pcie-parent = <&pcie1>;
  pinctrl-names = "default";
  pinctrl-0 = <&wil6210_refclk_en_pin>;
  qcom,msm-bus,name = "wil6210";
  qcom,msm-bus,num-cases = <3>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
   <100 512 0 0>,
   <100 512 600000 800000>,
   <100 512 1300000 1300000>;
  qcom,use-ext-supply;
  vdd-ldo-supply = <&pm8150_l15>;
  vddio-supply = <&pm8150_s5>;
  qcom,use-ext-clocks;
  clocks = <&clock_rpmh 8>;
  clock-names = "rf_clk";
  qcom,keep-radio-on-during-sleep;
  qcom,use-ap-power-save;
  status = "disabled";
 };

 tspp: msm_tspp@8880000 {
  compatible = "qcom,msm_tspp";
  reg = <0x088a7000 0x200>,
        <0x088a8000 0x200>,
        <0x088a9000 0x1000>,
        <0x08884000 0x23000>;
  reg-names = "MSM_TSIF0_PHYS",
   "MSM_TSIF1_PHYS",
   "MSM_TSPP_PHYS",
   "MSM_TSPP_BAM_PHYS";
  interrupts = <0 121 4>,
   <0 119 4>,
   <0 120 4>,
   <0 122 4>;
  interrupt-names = "TSIF_TSPP_IRQ",
   "TSIF0_IRQ",
   "TSIF1_IRQ",
   "TSIF_BAM_IRQ";

  clock-names = "iface_clk", "ref_clk";
  clocks = <&clock_gcc 145>,
   <&clock_gcc 147>;

  qcom,msm-bus,name = "tsif";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <82 512 0 0>,
    <82 512 12288 24576>;


  pinctrl-names = "disabled",
   "tsif0-mode1", "tsif0-mode2",
   "tsif1-mode1", "tsif1-mode2",
   "dual-tsif-mode1", "dual-tsif-mode2";

  pinctrl-0 = <>;
  pinctrl-1 = <&tsif0_signals_active>;
  pinctrl-2 = <&tsif0_signals_active
   &tsif0_sync_active>;
  pinctrl-3 = <&tsif1_signals_active>;
  pinctrl-4 = <&tsif1_signals_active
   &tsif1_sync_active>;
  pinctrl-5 = <&tsif0_signals_active
   &tsif1_signals_active>;
  pinctrl-6 = <&tsif0_signals_active
   &tsif0_sync_active
   &tsif1_signals_active
   &tsif1_sync_active>;

  memory-region = <&qseecom_mem>;
  iommus = <&apps_smmu 0xA0 0x00>;
  qcom,iommu-dma-addr-pool = <0x10000000 0x40000000>;
  qcom,smmu-s1-enable;
 };

 demux {
  compatible = "qcom,demux";
 };

 qfprom: qfprom@780000 {
  compatible = "qcom,qfprom";
  reg = <0x00780000 0x5000>;
  #address-cells = <1>;
  #size-cells = <1>;
  read-only;
  ranges;

  gpu_lm_efuse: gpu_lm_efuse@45c8 {
   reg = <0x45c8 0x4>;
  };

  gpu_speed_bin: gpu_speed_bin@419b {
   reg = <0x419b 0x1>;
   bits = <5 3>;
  };

  thermal_speed_bin: thermal-speed-bin@1a2 {
   reg = <0x1a2 0x1>;
   bits = <7 1>;
  };
 };
};


# 1 "../arch/arm64/boot/dts/vendor/qcom/kona-regulators.dtsi" 1



&apps_rsc {

 rpmh-regulator-mxlvl {
  compatible = "qcom,rpmh-arc-regulator";
  qcom,resource-name = "mx.lvl";
  pm8150a_s3_mmcx_sup_level-parent-supply =
      <&VDD_CX_MMCX_SUPPLY_LEVEL>;

  VDD_MX_LEVEL: S3C_LEVEL:
  pm8150a_s3_level: regulator-pm8150a-s3-level {
   regulator-name = "pm8150a_s3_level";
   qcom,set = <3>;
   regulator-min-microvolt =
    <16>;
   regulator-max-microvolt =
    <65535>;
   qcom,init-voltage-level =
    <16>;
  };

  VDD_MX_LEVEL_AO: S3C_LEVEL_AO:
  pm8150a_s3_level_ao: regulator-pm8150a-s3-level-ao {
   regulator-name = "pm8150a_s3_level_ao";
   qcom,set = <1>;
   regulator-min-microvolt =
    <16>;
   regulator-max-microvolt =
    <65535>;
   qcom,init-voltage-level =
    <16>;
  };

  VDD_MX_MMCX_SUPPLY_LEVEL: regulator-pm8150a-s3-mmcx-sup-level {
   regulator-name = "pm8150a_s3_mmcx_sup_level";
   qcom,set = <3>;
   regulator-min-microvolt =
    <16>;
   regulator-max-microvolt =
    <65535>;
   qcom,init-voltage-level =
    <16>;
  };
 };


 rpmh-regulator-cxlvl {
  compatible = "qcom,rpmh-arc-regulator";
  qcom,resource-name = "cx.lvl";
  pm8150_s3_level-parent-supply = <&VDD_MX_LEVEL>;
  pm8150_s3_level_ao-parent-supply = <&VDD_MX_LEVEL_AO>;
  proxy-supply = <&VDD_CX_MMCX_SUPPLY_LEVEL>;

  VDD_CX_LEVEL: S3A_LEVEL:
  pm8150_s3_level: regulator-pm8150-s3-level {
   regulator-name = "pm8150_s3_level";
   qcom,set = <3>;
   regulator-min-microvolt =
    <16>;
   regulator-max-microvolt =
    <65535>;
   qcom,init-voltage-level =
    <16>;
   qcom,min-dropout-voltage-level = <(-1)>;
  };

  VDD_CX_LEVEL_AO: S3A_LEVEL_AO:
  pm8150_s3_level_ao: regulator-pm8150-s3-level-ao {
   regulator-name = "pm8150_s3_level_ao";
   qcom,set = <1>;
   regulator-min-microvolt =
    <16>;
   regulator-max-microvolt =
    <65535>;
   qcom,init-voltage-level =
    <16>;
   qcom,min-dropout-voltage-level = <(-1)>;
  };

  VDD_CX_MMCX_SUPPLY_LEVEL: regulator-pm8150-s3-mmcx-sup-level {
   regulator-name = "pm8150_s3_mmcx_sup_level";
   qcom,set = <3>;
   regulator-min-microvolt =
    <48>;
   regulator-max-microvolt =
    <65535>;
   qcom,init-voltage-level =
    <48>;
   qcom,proxy-consumer-enable;
   qcom,proxy-consumer-voltage
    = <384
       65535>;
  };
 };

 rpmh-regulator-smpa4 {
  compatible = "qcom,rpmh-vrm-regulator";
  qcom,resource-name = "smpa4";
  S4A: pm8150_s4: regulator-pm8150-s4 {
   regulator-name = "pm8150_s4";
   qcom,set = <3>;
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1920000>;
   qcom,init-voltage = <1800000>;
  };
 };

 rpmh-regulator-smpa5 {
  compatible = "qcom,rpmh-vrm-regulator";
  qcom,resource-name = "smpa5";
  S5A: pm8150_s5: regulator-pm8150-s5 {
   regulator-name = "pm8150_s5";
   qcom,set = <3>;
   regulator-min-microvolt = <1824000>;
   regulator-max-microvolt = <2040000>;
   qcom,init-voltage = <1824000>;
  };
 };

 rpmh-regulator-smpa6 {
  compatible = "qcom,rpmh-vrm-regulator";
  qcom,resource-name = "smpa6";
  S6A: pm8150_s6: regulator-pm8150-s6 {
   regulator-name = "pm8150_s6";
   qcom,set = <3>;
   regulator-min-microvolt = <600000>;
   regulator-max-microvolt = <1128000>;
   qcom,init-voltage = <600000>;
  };
 };

 rpmh-regulator-ldoa2 {
  compatible = "qcom,rpmh-vrm-regulator";
  qcom,resource-name = "ldoa2";
  qcom,regulator-type = "pmic5-ldo";
  qcom,supported-modes =
   <2
    4>;
  qcom,mode-threshold-currents = <0 10000>;
  L2A: pm8150_l2: regulator-pm8150-l2 {
   regulator-name = "pm8150_l2";
   qcom,set = <3>;
   regulator-min-microvolt = <3072000>;
   regulator-max-microvolt = <3072000>;
   qcom,init-voltage = <3072000>;
   qcom,init-mode = <2>;
  };
 };

 rpmh-regulator-ldoa3 {
  compatible = "qcom,rpmh-vrm-regulator";
  qcom,resource-name = "ldoa3";
  qcom,regulator-type = "pmic5-ldo";
  qcom,supported-modes =
   <2
    4>;
  qcom,mode-threshold-currents = <0 30000>;
  L3A: pm8150_l3: regulator-pm8150-l3 {
   regulator-name = "pm8150_l3";
   qcom,set = <3>;
   regulator-min-microvolt = <928000>;
   regulator-max-microvolt = <932000>;
   qcom,init-voltage = <928000>;
   qcom,init-mode = <2>;
  };
 };


 rpmh-regulator-lmxlvl {
  compatible = "qcom,rpmh-arc-regulator";
  qcom,resource-name = "lmx.lvl";
  L4A_LEVEL: pm8150_l4_level: regulator-pm8150-l4-level {
   regulator-name = "pm8150_l4_level";
   qcom,set = <3>;
   regulator-min-microvolt =
    <16>;
   regulator-max-microvolt =
    <65535>;
   qcom,init-voltage-level
    = <16>;
  };
 };

 rpmh-regulator-ldoa5 {
  compatible = "qcom,rpmh-vrm-regulator";
  qcom,resource-name = "ldoa5";
  qcom,regulator-type = "pmic5-ldo";
  qcom,supported-modes =
   <2
    4>;
  qcom,mode-threshold-currents = <0 30000>;
  proxy-supply = <&pm8150_l5>;
  L5A: pm8150_l5: regulator-pm8150-l5 {
   regulator-name = "pm8150_l5";
   qcom,set = <3>;
   regulator-min-microvolt = <880000>;
   regulator-max-microvolt = <880000>;
   qcom,init-voltage = <880000>;
   qcom,init-mode = <4>;
   qcom,proxy-consumer-enable;
   qcom,proxy-consumer-current = <100000>;
  };

  L5A_AO: pm8150_l5_ao: regulator-pm8150-l5-ao {
   regulator-name = "pm8150_l5_ao";
   qcom,set = <1>;
   regulator-min-microvolt = <880000>;
   regulator-max-microvolt = <880000>;
   qcom,init-voltage = <880000>;
   qcom,init-mode = <2>;
  };

  regulator-pm8150-l5-so {
   regulator-name = "pm8150_l5_so";
   qcom,set = <2>;
   regulator-min-microvolt = <880000>;
   regulator-max-microvolt = <880000>;
   qcom,init-voltage = <880000>;
   qcom,init-mode = <2>;
   qcom,init-enable = <0>;
  };
 };

 rpmh-regulator-ldoa6 {
  compatible = "qcom,rpmh-vrm-regulator";
  qcom,resource-name = "ldoa6";
  qcom,regulator-type = "pmic5-ldo";
  qcom,supported-modes =
   <2
    4>;
  qcom,mode-threshold-currents = <0 30000>;
  L6A: pm8150_l6: regulator-pm8150-l6 {
   regulator-name = "pm8150_l6";
   qcom,set = <3>;
   regulator-min-microvolt = <1200000>;
   regulator-max-microvolt = <1200000>;
   qcom,init-voltage = <1200000>;
   qcom,init-mode = <2>;
  };
 };

 rpmh-regulator-ldoa7 {
  compatible = "qcom,rpmh-vrm-regulator";
  qcom,resource-name = "ldoa7";
  qcom,regulator-type = "pmic5-ldo";
  qcom,supported-modes =
   <2
    4>;
  qcom,mode-threshold-currents = <0 10000>;
  L7A: pm8150_l7: regulator-pm8150-l7 {
   regulator-name = "pm8150_l7";
   qcom,set = <3>;
   regulator-min-microvolt = <1704000>;
   regulator-max-microvolt = <1800000>;
   qcom,init-voltage = <1704000>;
   qcom,init-mode = <2>;
  };
 };

 rpmh-regulator-ldoa9 {
  compatible = "qcom,rpmh-vrm-regulator";
  qcom,resource-name = "ldoa9";
  qcom,regulator-type = "pmic5-ldo";
  qcom,supported-modes =
   <2
    4>;
  qcom,mode-threshold-currents = <0 30000>;
  proxy-supply = <&pm8150_l9>;
  L9A: pm8150_l9: regulator-pm8150-l9 {
   regulator-name = "pm8150_l9";
   qcom,set = <3>;
   regulator-min-microvolt = <1200000>;
   regulator-max-microvolt = <1200000>;
   qcom,init-voltage = <1200000>;
   qcom,init-mode = <4>;
   qcom,proxy-consumer-enable;
   qcom,proxy-consumer-current = <100000>;
  };
 };

 rpmh-regulator-ldoa10 {
  compatible = "qcom,rpmh-vrm-regulator";
  qcom,resource-name = "ldoa10";
  qcom,regulator-type = "pmic5-ldo";
  qcom,supported-modes =
   <2
    4>;
  qcom,mode-threshold-currents = <0 10000>;
  L10A: pm8150_l10: regulator-pm8150-l10 {
   regulator-name = "pm8150_l10";
   qcom,set = <3>;
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <2960000>;
   qcom,init-voltage = <1800000>;
   qcom,init-mode = <2>;
  };
 };


 rpmh-regulator-lcxlvl {
  compatible = "qcom,rpmh-arc-regulator";
  qcom,resource-name = "lcx.lvl";
  L11A_LEVEL: pm8150_l11_level: regulator-pm8150-l11-level {
   regulator-name = "pm8150_l11_level";
   qcom,set = <3>;
   regulator-min-microvolt
    = <16>;
   regulator-max-microvolt
    = <65535>;
   qcom,init-voltage-level
    = <16>;
  };
 };

 rpmh-regulator-ldoa12 {
  compatible = "qcom,rpmh-vrm-regulator";
  qcom,resource-name = "ldoa12";
  qcom,regulator-type = "pmic5-ldo";
  qcom,supported-modes =
   <2
    4>;
  qcom,mode-threshold-currents = <0 10000>;
  L12A: pm8150_l12: regulator-pm8150-l12 {
   regulator-name = "pm8150_l12";
   qcom,set = <3>;
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   qcom,init-voltage = <1800000>;
   qcom,init-mode = <2>;
  };

  L12A_AO: pm8150_l12_ao: regulator-pm8150-l12-ao {
   regulator-name = "pm8150_l12_ao";
   qcom,set = <1>;
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   qcom,init-voltage = <1800000>;
   qcom,init-mode = <2>;
  };

  regulator-pm8150-l12-so {
   regulator-name = "pm8150_l12_so";
   qcom,set = <2>;
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   qcom,init-voltage = <1800000>;
   qcom,init-mode = <2>;
   qcom,init-enable = <0>;
  };
 };

 rpmh-regulator-ldoa13 {
  compatible = "qcom,rpmh-vrm-regulator";
  qcom,resource-name = "ldoa13";
  qcom,regulator-type = "pmic5-ldo";
  qcom,supported-modes =
   <2
    4>;
  qcom,mode-threshold-currents = <0 10000>;
  L13A: pm8150_l13: regulator-pm8150-l13 {
   regulator-name = "pm8150_l13";
   qcom,set = <3>;
   regulator-min-microvolt = <3008000>;
   regulator-max-microvolt = <3008000>;
   qcom,init-voltage = <3008000>;
   qcom,init-mode = <2>;
  };
 };

 rpmh-regulator-ldoa14 {
  compatible = "qcom,rpmh-vrm-regulator";
  qcom,resource-name = "ldoa14";
  qcom,regulator-type = "pmic5-ldo";
  qcom,supported-modes =
   <2
    4>;
  qcom,mode-threshold-currents = <0 10000>;
  proxy-supply = <&pm8150_l14>;
  L14A: pm8150_l14: regulator-pm8150-l14 {
   regulator-name = "pm8150_l14";
   qcom,set = <3>;
   qcom,proxy-consumer-enable;
   qcom,proxy-consumer-current = <62000>;
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1880000>;
   qcom,init-voltage = <1800000>;
   qcom,init-mode = <2>;
  };
 };

 rpmh-regulator-ldoa15 {
  compatible = "qcom,rpmh-vrm-regulator";
  qcom,resource-name = "ldoa15";
  qcom,regulator-type = "pmic5-ldo";
  qcom,supported-modes =
   <2
    4>;
  qcom,mode-threshold-currents = <0 10000>;
  L15A: pm8150_l15: regulator-pm8150-l15 {
   regulator-name = "pm8150_l15";
   qcom,set = <3>;
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   qcom,init-voltage = <1800000>;
   qcom,init-mode = <2>;
  };
 };

 rpmh-regulator-ldoa16 {
  compatible = "qcom,rpmh-vrm-regulator";
  qcom,resource-name = "ldoa16";
  qcom,regulator-type = "pmic5-ldo";
  qcom,supported-modes =
   <2
    4>;
  qcom,mode-threshold-currents = <0 10000>;
  L16A: pm8150_l16: regulator-pm8150-l16 {
   regulator-name = "pm8150_l16";
   qcom,set = <3>;
   regulator-min-microvolt = <3024000>;
   regulator-max-microvolt = <3304000>;
   qcom,init-voltage = <3024000>;
   qcom,init-mode = <2>;
  };
 };

 rpmh-regulator-ldoa17 {
  compatible = "qcom,rpmh-vrm-regulator";
  qcom,resource-name = "ldoa17";
  qcom,regulator-type = "pmic5-ldo";
  qcom,supported-modes =
   <2
    4>;
  qcom,mode-threshold-currents = <0 10000>;
  L17A: pm8150_l17: regulator-pm8150-l17 {
   regulator-name = "pm8150_l17";
   qcom,set = <3>;
   regulator-min-microvolt = <2496000>;
   regulator-max-microvolt = <3008000>;
   qcom,init-voltage = <2496000>;
   qcom,init-mode = <2>;
  };
 };

 rpmh-regulator-ldoa18 {
  compatible = "qcom,rpmh-vrm-regulator";
  qcom,resource-name = "ldoa18";
  qcom,regulator-type = "pmic5-ldo";
  qcom,supported-modes =
   <2
    4>;
  qcom,mode-threshold-currents = <0 30000>;
  L18A: pm8150_l18: regulator-pm8150-l18 {
   regulator-name = "pm8150_l18";
   qcom,set = <3>;
   regulator-min-microvolt = <800000>;
   regulator-max-microvolt = <920000>;
   qcom,init-voltage = <800000>;
   qcom,init-mode = <2>;
  };
 };


 rpmh-regulator-gfxlvl {
  compatible = "qcom,rpmh-arc-regulator";
  qcom,resource-name = "gfx.lvl";
  VDD_GFX_LEVEL: S1C_LEVEL:
  pm8150a_s1_level: regulator-pm8150a-s1-level {
   regulator-name = "pm8150a_s1_level";
   qcom,set = <3>;
   regulator-min-microvolt
    = <16>;
   regulator-max-microvolt
    = <65535>;
   qcom,init-voltage-level
    = <16>;
  };
 };


 rpmh-regulator-mmcxlvl {
  compatible = "qcom,rpmh-arc-regulator";
  qcom,resource-name = "mmcx.lvl";
  pm8150a_s4_level-parent-supply = <&VDD_MX_MMCX_SUPPLY_LEVEL>;
  pm8150a_s4_level_ao-parent-supply = <&VDD_MX_LEVEL_AO>;
  proxy-supply = <&VDD_MMCX_LEVEL>;

  VDD_MMCX_LEVEL: S4C_LEVEL:
  pm8150a_s4_level: regulator-pm8150a-s4-level {
   regulator-name = "pm8150a_s4_level";
   qcom,set = <3>;
   regulator-min-microvolt
    = <64>;
   regulator-max-microvolt
    = <65535>;
   qcom,init-voltage-level
    = <64>;
   qcom,min-dropout-voltage-level = <(-1)>;
   qcom,proxy-consumer-enable;
   qcom,proxy-consumer-voltage
    = <384
       65535>;
  };

  VDD_MMCX_LEVEL_AO: S4C_LEVEL_AO:
  pm8150a_s4_level_ao: regulator-pm8150a-s4-level-ao {
   regulator-name = "pm8150a_s4_level_ao";
   qcom,set = <1>;
   regulator-min-microvolt
    = <64>;
   regulator-max-microvolt
    = <65535>;
   qcom,init-voltage-level
    = <64>;
   qcom,min-dropout-voltage-level = <(-1)>;
  };

  regulator-pm8150a-s4-level-so {
   regulator-name = "pm8150a_s4_level_so";
   qcom,set = <2>;
   regulator-min-microvolt
    = <64>;
   regulator-max-microvolt
    = <65535>;
   qcom,init-voltage-level
    = <64>;
  };
 };


 rpmh-regulator-ebilvl {
  compatible = "qcom,rpmh-arc-regulator";
  qcom,resource-name = "ebi.lvl";
  S6C_LEVEL: pm8150a_s6_level: regulator-pm8150a-s6-level {
   regulator-name = "pm8150a_s6_level";
   qcom,set = <3>;
   regulator-min-microvolt
    = <16>;
   regulator-max-microvolt
    = <65535>;
   qcom,init-voltage-level
    = <16>;
  };
 };

 rpmh-regulator-smpc7 {
  compatible = "qcom,rpmh-vrm-regulator";
  qcom,resource-name = "smpc7";
  S7C: pm8150a_s7: regulator-pm8150a-s7 {
   regulator-name = "pm8150a_s7";
   qcom,set = <3>;
   regulator-min-microvolt = <348000>;
   regulator-max-microvolt = <1000000>;
   qcom,init-voltage = <348000>;
  };
 };

 rpmh-regulator-smpc8 {
  compatible = "qcom,rpmh-vrm-regulator";
  qcom,resource-name = "smpc8";
  qcom,regulator-type = "pmic5-hfsmps";
  qcom,supported-modes =
   <1
    3>;
  qcom,mode-threshold-currents = <0 200000>;
  S8C: pm8150a_s8: regulator-pm8150a-s8 {
   regulator-name = "pm8150a_s8";
   qcom,set = <3>;
   regulator-min-microvolt = <1200000>;
   regulator-max-microvolt = <1400000>;
   qcom,init-voltage = <1200000>;
   qcom,init-mode = <1>;
  };
 };

 rpmh-regulator-ldoc1 {
  compatible = "qcom,rpmh-vrm-regulator";
  qcom,resource-name = "ldoc1";
  qcom,regulator-type = "pmic5-ldo";
  L1C: pm8150a_l1: regulator-pm8150a-l1 {
   regulator-name = "pm8150a_l1";
   qcom,set = <3>;
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   qcom,init-voltage = <1800000>;
  };
 };

 rpmh-regulator-ldoc2 {
  compatible = "qcom,rpmh-vrm-regulator";
  qcom,resource-name = "ldoc2";
  qcom,regulator-type = "pmic5-ldo";
  qcom,supported-modes =
   <2
    4>;
  qcom,mode-threshold-currents = <0 30000>;
  L2C: pm8150a_l2: regulator-pm8150a-l2 {
   regulator-name = "pm8150a_l2";
   qcom,set = <3>;
   regulator-min-microvolt = <1200000>;
   regulator-max-microvolt = <1304000>;
   qcom,init-voltage = <1200000>;
   qcom,init-mode = <2>;
  };
 };

 rpmh-regulator-ldoc3 {
  compatible = "qcom,rpmh-vrm-regulator";
  qcom,resource-name = "ldoc3";
  qcom,regulator-type = "pmic5-ldo";
  qcom,supported-modes =
   <2
    4>;
  qcom,mode-threshold-currents = <0 30000>;
  L3C: pm8150a_l3: regulator-pm8150a-l3 {
   regulator-name = "pm8150a_l3";
   qcom,set = <3>;
   regulator-min-microvolt = <800000>;
   regulator-max-microvolt = <1200000>;
   qcom,init-voltage = <800000>;
   qcom,init-mode = <2>;
  };
 };

 rpmh-regulator-ldoc4 {
  compatible = "qcom,rpmh-vrm-regulator";
  qcom,resource-name = "ldoc4";
  qcom,regulator-type = "pmic5-ldo";
  qcom,supported-modes =
   <2
    4>;
  qcom,mode-threshold-currents = <0 10000>;
  L4C: pm8150a_l4: regulator-pm8150a-l4 {
   regulator-name = "pm8150a_l4";
   qcom,set = <3>;
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <2800000>;
   qcom,init-voltage = <1800000>;
   qcom,init-mode = <2>;
  };
 };

 rpmh-regulator-ldoc5 {
  compatible = "qcom,rpmh-vrm-regulator";
  qcom,resource-name = "ldoc5";
  qcom,regulator-type = "pmic5-ldo";
  qcom,supported-modes =
   <2
    4>;
  qcom,mode-threshold-currents = <0 10000>;
  L5C: pm8150a_l5: regulator-pm8150a-l5 {
   regulator-name = "pm8150a_l5";
   qcom,set = <3>;
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <2800000>;
   qcom,init-voltage = <1800000>;
   qcom,init-mode = <2>;
  };
 };

 rpmh-regulator-ldoc6 {
  compatible = "qcom,rpmh-vrm-regulator";
  qcom,resource-name = "ldoc6";
  qcom,regulator-type = "pmic5-ldo";
  qcom,supported-modes =
   <2
    4>;
  qcom,mode-threshold-currents = <0 10000>;
  L6C: pm8150a_l6: regulator-pm8150a-l6 {
   regulator-name = "pm8150a_l6";
   qcom,set = <3>;
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <2960000>;
   qcom,init-voltage = <1800000>;
   qcom,init-mode = <2>;
  };
 };

 rpmh-regulator-ldoc7 {
  compatible = "qcom,rpmh-vrm-regulator";
  qcom,resource-name = "ldoc7";
  qcom,regulator-type = "pmic5-ldo";
  qcom,supported-modes =
   <2
    4>;
  qcom,mode-threshold-currents = <0 10000>;
  L7C: pm8150a_l7: regulator-pm8150a-l7 {
   regulator-name = "pm8150a_l7";
   qcom,set = <3>;
   regulator-min-microvolt = <2856000>;
   regulator-max-microvolt = <3104000>;
   qcom,init-voltage = <2856000>;
   qcom,init-mode = <2>;
  };
 };

 rpmh-regulator-ldoc8 {
  compatible = "qcom,rpmh-vrm-regulator";
  qcom,resource-name = "ldoc8";
  qcom,regulator-type = "pmic5-ldo";
  L8C: pm8150a_l8: regulator-pm8150a-l8 {
   regulator-name = "pm8150a_l8";
   qcom,set = <3>;
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   qcom,init-voltage = <1800000>;
  };
 };

 rpmh-regulator-ldoc9 {
  compatible = "qcom,rpmh-vrm-regulator";
  qcom,resource-name = "ldoc9";
  qcom,regulator-type = "pmic5-ldo";
  qcom,supported-modes =
   <2
    4>;
  qcom,mode-threshold-currents = <0 10000>;
  L9C: pm8150a_l9: regulator-pm8150a-l9 {
   regulator-name = "pm8150a_l9";
   qcom,set = <3>;
   regulator-min-microvolt = <2704000>;
   regulator-max-microvolt = <2960000>;
   qcom,init-voltage = <2704000>;
   qcom,init-mode = <2>;
  };
 };

 rpmh-regulator-ldoc10 {
  compatible = "qcom,rpmh-vrm-regulator";
  qcom,resource-name = "ldoc10";
  qcom,regulator-type = "pmic5-ldo";
  qcom,supported-modes =
   <2
    4>;
  qcom,mode-threshold-currents = <0 10000>;
  L10C: pm8150a_l10: regulator-pm8150a-l10 {
   regulator-name = "pm8150a_l10";
   qcom,set = <3>;
   regulator-min-microvolt = <3000000>;
   regulator-max-microvolt = <3312000>;
   qcom,init-voltage = <3000000>;
   qcom,init-mode = <2>;
  };
 };

 rpmh-regulator-ldoc11 {
  compatible = "qcom,rpmh-vrm-regulator";
  qcom,resource-name = "ldoc11";
  qcom,regulator-type = "pmic5-ldo";
  qcom,supported-modes =
   <2
    4>;
  qcom,mode-threshold-currents = <0 10000>;
  proxy-supply = <&pm8150a_l11>;
  L11C: pm8150a_l11: regulator-pm8150a-l11 {
   regulator-name = "pm8150a_l11";
   qcom,set = <3>;
   qcom,proxy-consumer-enable;
   qcom,proxy-consumer-current = <857000>;

   regulator-min-microvolt = <2900000>;
   regulator-max-microvolt = <3304000>;
   qcom,init-voltage = <3000000>;

   qcom,init-mode = <2>;
  };
 };

 rpmh-regulator-bobc1 {
  compatible = "qcom,rpmh-vrm-regulator";
  qcom,resource-name = "bobc1";
  qcom,regulator-type = "pmic5-bob";
  qcom,supported-modes =
   <0
    2
    4>;
  qcom,mode-threshold-currents = <0 1000000 2000000>;
  qcom,send-defaults;

  BOB: pm8150a_bob: regulator-pm8150a-bob {
   regulator-name = "pm8150a_bob";
   qcom,set = <3>;
   regulator-min-microvolt = <3008000>;
   regulator-max-microvolt = <3960000>;
   qcom,init-voltage = <3312000>;
   qcom,init-mode = <0>;
  };

  BOB_AO: pm8150a_bob_ao: regulator-pm8150a-bob-ao {
   regulator-name = "pm8150a_bob_ao";
   qcom,set = <1>;
   regulator-min-microvolt = <3008000>;
   regulator-max-microvolt = <3960000>;
   qcom,init-voltage = <3008000>;
   qcom,init-mode = <3>;
  };
 };

 rpmh-regulator-smpf1 {
  compatible = "qcom,rpmh-vrm-regulator";
  qcom,resource-name = "smpf1";
  S1F: pm8009_s1: regulator-pm8009-s1 {
   regulator-name = "pm8009_s1";
   qcom,set = <3>;
   regulator-min-microvolt = <1200000>;
   regulator-max-microvolt = <1200000>;
   qcom,init-voltage = <1200000>;
  };
 };

 rpmh-regulator-smpf2 {
  compatible = "qcom,rpmh-vrm-regulator";
  qcom,resource-name = "smpf2";
  S2F: pm8009_s2: regulator-pm8009-s2 {
   regulator-name = "pm8009_s2";
   qcom,set = <3>;
   regulator-min-microvolt = <512000>;
   regulator-max-microvolt = <1100000>;
   qcom,init-voltage = <512000>;
  };
 };

 rpmh-regulator-ldof1 {
  compatible = "qcom,rpmh-vrm-regulator";
  qcom,resource-name = "ldof1";
  qcom,regulator-type = "pmic5-ldo";
  qcom,supported-modes =
   <2
    4>;
  qcom,mode-threshold-currents = <0 30000>;
  L1F: pm8009_l1: regulator-pm8009-l1 {
   regulator-name = "pm8009_l1";
   qcom,set = <3>;

   regulator-min-microvolt = <1100000>;
   regulator-max-microvolt = <1100000>;
   qcom,init-voltage = <1100000>;

   qcom,init-mode = <2>;
  };
 };

 rpmh-regulator-ldof2 {
  compatible = "qcom,rpmh-vrm-regulator";
  qcom,resource-name = "ldof2";
  qcom,regulator-type = "pmic5-ldo";
  qcom,supported-modes =
   <2
    4>;
  qcom,mode-threshold-currents = <0 30000>;
  L2F: pm8009_l2: regulator-pm8009-l2 {
   regulator-name = "pm8009_l2";
   qcom,set = <3>;

   regulator-min-microvolt = <1100000>;
   regulator-max-microvolt = <1100000>;
   qcom,init-voltage = <1100000>;

   qcom,init-mode = <2>;
  };
 };

 rpmh-regulator-ldof3 {
  compatible = "qcom,rpmh-vrm-regulator";
  qcom,resource-name = "ldof3";
  qcom,regulator-type = "pmic5-ldo";
  qcom,supported-modes =
   <2
    4>;
  qcom,mode-threshold-currents = <0 30000>;
  L3F: pm8009_l3: regulator-pm8009-l3 {
   regulator-name = "pm8009_l3";
   qcom,set = <3>;

   regulator-min-microvolt = <1050000>;
   regulator-max-microvolt = <1050000>;
   qcom,init-voltage = <1050000>;

   qcom,init-mode = <2>;
  };
 };

 rpmh-regulator-ldof4 {
  compatible = "qcom,rpmh-vrm-regulator";
  qcom,resource-name = "ldof4";
  qcom,regulator-type = "pmic5-ldo";
  qcom,supported-modes =
   <2
    4>;
  qcom,mode-threshold-currents = <0 30000>;
  L4F: pm8009_l4: regulator-pm8009-l4 {
   regulator-name = "pm8009_l4";
   qcom,set = <3>;
   regulator-min-microvolt = <1050000>;
   regulator-max-microvolt = <1050000>;
   qcom,init-voltage = <1050000>;
   qcom,init-mode = <2>;
  };
 };

 rpmh-regulator-ldof5 {
  compatible = "qcom,rpmh-vrm-regulator";
  qcom,resource-name = "ldof5";
  qcom,regulator-type = "pmic5-ldo";
  qcom,supported-modes =
   <2
    4>;
  qcom,mode-threshold-currents = <0 10000>;
  L5F: pm8009_l5: regulator-pm8009-l5 {
   regulator-name = "pm8009_l5";
   qcom,set = <3>;
   regulator-min-microvolt = <2800000>;
   regulator-max-microvolt = <3000000>;
   qcom,init-voltage = <2800000>;
   qcom,init-mode = <2>;
  };
 };

 rpmh-regulator-ldof6 {
  compatible = "qcom,rpmh-vrm-regulator";
  qcom,resource-name = "ldof6";
  qcom,regulator-type = "pmic5-ldo";
  qcom,supported-modes =
   <2
    4>;
  qcom,mode-threshold-currents = <0 10000>;
  L6F: pm8009_l6: regulator-pm8009-l6 {
   regulator-name = "pm8009_l6";
   qcom,set = <3>;
   regulator-min-microvolt = <2800000>;
   regulator-max-microvolt = <3000000>;
   qcom,init-voltage = <2800000>;
   qcom,init-mode = <2>;
  };
 };

 rpmh-regulator-ldof7 {
  compatible = "qcom,rpmh-vrm-regulator";
  qcom,resource-name = "ldof7";
  qcom,regulator-type = "pmic5-ldo";
  L7F: pm8009_l7: regulator-pm8009-l7 {
   regulator-name = "pm8009_l7";
   qcom,set = <3>;
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   qcom,init-voltage = <1800000>;
  };
 };
};

&soc {
 refgen: refgen-regulator@88e7000 {
  compatible = "qcom,refgen-kona-regulator";
  reg = <0x88e7000 0x84>;
  regulator-name = "refgen";
  regulator-enable-ramp-delay = <5>;
  proxy-supply = <&refgen>;
  qcom,proxy-consumer-enable;
 };
};
# 5033 "../arch/arm64/boot/dts/vendor/qcom/kona.dtsi" 2
# 1 "../arch/arm64/boot/dts/vendor/qcom/kona-bus.dtsi" 1


&soc {
 ad_hoc_bus: ad-hoc-bus {
  compatible = "qcom,msm-bus-device";
  reg = <0x016E0000 0x1f180>,
   <0x1700000 0x3d180>,
   <0x1500000 0x28000>,
   <0x90C0000 0x4200>,
   <0x9100000 0xae200>,
   <0x9100000 0xae200>,
   <0x1740000 0x1f080>,
   <0x1620000 0x1c200>,
   <0x1620000 0x40000>,
   <0x1700000 0x3d180>,
   <0x9990000 0x1600>;

  reg-names = "aggre1_noc-base", "aggre2_noc-base",
   "config_noc-base", "dc_noc-base",
   "mc_virt-base", "gem_noc-base",
   "mmss_noc-base", "system_noc-base",
   "ipa_virt-base", "compute_noc-base", "npu_noc-base";


  rsc_apps: rsc-apps {
   cell-id = <8000>;
   label = "apps_rsc";
   qcom,rsc-dev;
   qcom,req_state = <2>;
  };

  rsc_disp: rsc-disp {
   cell-id = <8001>;
   label = "disp_rsc";
   qcom,rsc-dev;
   qcom,req_state = <2>;
  };


  bcm_acv: bcm-acv {
   cell-id = <7038>;
   label = "ACV";
   qcom,bcm-name = "ACV";
   qcom,rscs = <&rsc_apps>;
   qcom,bcm-dev;
  };

  bcm_alc: bcm-alc {
   cell-id = <7039>;
   label = "ALC";
   qcom,bcm-name = "ALC";
   qcom,rscs = <&rsc_apps>;
   qcom,bcm-dev;
  };

  bcm_mc0: bcm-mc0 {
   cell-id = <7000>;
   label = "MC0";
   qcom,bcm-name = "MC0";
   qcom,rscs = <&rsc_apps>;
   qcom,bcm-dev;
  };

  bcm_sh0: bcm-sh0 {
   cell-id = <7003>;
   label = "SH0";
   qcom,bcm-name = "SH0";
   qcom,rscs = <&rsc_apps>;
   qcom,bcm-dev;
  };

  bcm_mm0: bcm-mm0 {
   cell-id = <7011>;
   label = "MM0";
   qcom,bcm-name = "MM0";
   qcom,rscs = <&rsc_apps>;
   qcom,bcm-dev;
  };

  bcm_ce0: bcm-ce0 {
   cell-id = <7034>;
   label = "CE0";
   qcom,bcm-name = "CE0";
   qcom,rscs = <&rsc_apps>;
   qcom,bcm-dev;
  };

  bcm_ip0: bcm-ip0 {
   cell-id = <7035>;
   label = "IP0";
   qcom,bcm-name = "IP0";
   qcom,rscs = <&rsc_apps>;
   qcom,bcm-dev;
  };

  bcm_mm1: bcm-mm1 {
   cell-id = <7012>;
   label = "MM1";
   qcom,bcm-name = "MM1";
   qcom,rscs = <&rsc_apps>;
   qcom,bcm-dev;
  };

  bcm_sh2: bcm-sh2 {
   cell-id = <7005>;
   label = "SH2";
   qcom,bcm-name = "SH2";
   qcom,rscs = <&rsc_apps>;
   qcom,bcm-dev;
  };

  bcm_mm2: bcm-mm2 {
   cell-id = <7013>;
   label = "MM2";
   qcom,bcm-name = "MM2";
   qcom,rscs = <&rsc_apps>;
   qcom,bcm-dev;
  };

  bcm_qup0: bcm-qup0 {
   cell-id = <7040>;
   label = "QUP0";
   qcom,bcm-name = "QUP0";
   qcom,rscs = <&rsc_apps>;
   qcom,bcm-dev;
  };

  bcm_sh3: bcm-sh3 {
   cell-id = <7006>;
   label = "SH3";
   qcom,bcm-name = "SH3";
   qcom,rscs = <&rsc_apps>;
   qcom,bcm-dev;
  };

  bcm_mm3: bcm-mm3 {
   cell-id = <7014>;
   label = "MM3";
   qcom,bcm-name = "MM3";
   qcom,rscs = <&rsc_apps>;
   qcom,bcm-dev;
  };

  bcm_sh4: bcm-sh4 {
   cell-id = <7007>;
   label = "SH4";
   qcom,bcm-name = "SH4";
   qcom,rscs = <&rsc_apps>;
   qcom,bcm-dev;
  };

  bcm_sn0: bcm-sn0 {
   cell-id = <7018>;
   label = "SN0";
   qcom,bcm-name = "SN0";
   qcom,rscs = <&rsc_apps>;
   qcom,bcm-dev;
  };

  bcm_co0: bcm-co0 {
   cell-id = <7041>;
   label = "CO0";
   qcom,bcm-name = "CO0";
   qcom,rscs = <&rsc_apps>;
   qcom,bcm-dev;
  };

  bcm_cn0: bcm-cn0 {
   cell-id = <7036>;
   label = "CN0";
   qcom,bcm-name = "CN0";
   qcom,rscs = <&rsc_apps>;
   qcom,bcm-dev;
  };

  bcm_sn1: bcm-sn1 {
   cell-id = <7019>;
   label = "SN1";
   qcom,bcm-name = "SN1";
   qcom,rscs = <&rsc_apps>;
   qcom,bcm-dev;
  };

  bcm_sn2: bcm-sn2 {
   cell-id = <7020>;
   label = "SN2";
   qcom,bcm-name = "SN2";
   qcom,rscs = <&rsc_apps>;
   qcom,bcm-dev;
  };

  bcm_co2: bcm-co2 {
   cell-id = <7043>;
   label = "CO2";
   qcom,bcm-name = "CO2";
   qcom,rscs = <&rsc_apps>;
   qcom,bcm-dev;
  };

  bcm_sn3: bcm-sn3 {
   cell-id = <7021>;
   label = "SN3";
   qcom,bcm-name = "SN3";
   qcom,rscs = <&rsc_apps>;
   qcom,bcm-dev;
  };

  bcm_sn4: bcm-sn4 {
   cell-id = <7022>;
   label = "SN4";
   qcom,bcm-name = "SN4";
   qcom,rscs = <&rsc_apps>;
   qcom,bcm-dev;
  };

  bcm_sn5: bcm-sn5 {
   cell-id = <7023>;
   label = "SN5";
   qcom,bcm-name = "SN5";
   qcom,rscs = <&rsc_apps>;
   qcom,bcm-dev;
  };

  bcm_sn6: bcm-sn6 {
   cell-id = <7024>;
   label = "SN6";
   qcom,bcm-name = "SN6";
   qcom,rscs = <&rsc_apps>;
   qcom,bcm-dev;
  };

  bcm_sn7: bcm-sn7 {
   cell-id = <7025>;
   label = "SN7";
   qcom,bcm-name = "SN7";
   qcom,rscs = <&rsc_apps>;
   qcom,bcm-dev;
  };

  bcm_sn8: bcm-sn8 {
   cell-id = <7026>;
   label = "SN8";
   qcom,bcm-name = "SN8";
   qcom,rscs = <&rsc_apps>;
   qcom,bcm-dev;
  };

  bcm_sn9: bcm-sn9 {
   cell-id = <7027>;
   label = "SN9";
   qcom,bcm-name = "SN9";
   qcom,rscs = <&rsc_apps>;
   qcom,bcm-dev;
  };

  bcm_sn11: bcm-sn11 {
   cell-id = <7029>;
   label = "SN11";
   qcom,bcm-name = "SN11";
   qcom,rscs = <&rsc_apps>;
   qcom,bcm-dev;
  };

  bcm_sn12: bcm-sn12 {
   cell-id = <7030>;
   label = "SN12";
   qcom,bcm-name = "SN12";
   qcom,rscs = <&rsc_apps>;
   qcom,bcm-dev;
  };

  bcm_acv_display: bcm-acv_display {
   cell-id = <27006>;
   label = "ACV_DISPLAY";
   qcom,bcm-name = "ACV";
   qcom,rscs = <&rsc_disp>;
   qcom,bcm-dev;
  };

  bcm_alc_display: bcm-alc_display {
   cell-id = <27007>;
   label = "ALC_DISPLAY";
   qcom,bcm-name = "ALC";
   qcom,rscs = <&rsc_disp>;
   qcom,bcm-dev;
  };

  bcm_mc0_display: bcm-mc0_display {
   cell-id = <27000>;
   label = "MC0_DISPLAY";
   qcom,bcm-name = "MC0";
   qcom,rscs = <&rsc_disp>;
   qcom,bcm-dev;
  };

  bcm_sh0_display: bcm-sh0_display {
   cell-id = <27001>;
   label = "SH0_DISPLAY";
   qcom,bcm-name = "SH0";
   qcom,rscs = <&rsc_disp>;
   qcom,bcm-dev;
  };

  bcm_mm0_display: bcm-mm0_display {
   cell-id = <27002>;
   label = "MM0_DISPLAY";
   qcom,bcm-name = "MM0";
   qcom,rscs = <&rsc_disp>;
   qcom,bcm-dev;
  };

  bcm_mm1_display: bcm-mm1_display {
   cell-id = <27003>;
   label = "MM1_DISPLAY";
   qcom,bcm-name = "MM1";
   qcom,rscs = <&rsc_disp>;
   qcom,bcm-dev;
  };

  bcm_mm2_display: bcm-mm2_display {
   cell-id = <27004>;
   label = "MM2_DISPLAY";
   qcom,bcm-name = "MM2";
   qcom,rscs = <&rsc_disp>;
   qcom,bcm-dev;
  };



  fab_aggre1_noc: fab-aggre1_noc {
   cell-id = <6146>;
   label = "fab-aggre1_noc";
   qcom,fab-dev;
   qcom,base-name = "aggre1_noc-base";
   qcom,qos-off = <4096>;
   qcom,base-offset = <8192>;
   qcom,sbm-offset = <0>;
   qcom,bus-type = <1>;
   clocks = <>;
  };

  fab_aggre2_noc: fab-aggre2_noc {
   cell-id = <6147>;
   label = "fab-aggre2_noc";
   qcom,fab-dev;
   qcom,base-name = "aggre2_noc-base";
   qcom,qos-off = <4096>;
   qcom,base-offset = <12288>;
   qcom,sbm-offset = <0>;
   qcom,bus-type = <1>;
   clocks = <>;
  };

  fab_compute_noc: fab-compute_noc {
   cell-id = <6155>;
   label = "fab-compute_noc";
   qcom,fab-dev;
   qcom,base-name = "compute_noc-base";
   qcom,qos-off = <2048>;
   qcom,base-offset = <208896>;
   qcom,sbm-offset = <0>;
   qcom,bus-type = <1>;
   clocks = <>;
  };

  fab_config_noc: fab-config_noc {
   cell-id = <5120>;
   label = "fab-config_noc";
   qcom,fab-dev;
   qcom,base-name = "config_noc-base";
   qcom,qos-off = <0>;
   qcom,base-offset = <0>;
   qcom,sbm-offset = <24576>;
   qcom,bus-type = <1>;
   clocks = <>;
  };

  fab_dc_noc: fab-dc_noc {
   cell-id = <6150>;
   label = "fab-dc_noc";
   qcom,fab-dev;
   qcom,base-name = "dc_noc-base";
   qcom,qos-off = <0>;
   qcom,base-offset = <0>;
   qcom,sbm-offset = <0>;
   qcom,bus-type = <1>;
   clocks = <>;
  };

  fab_gem_noc: fab-gem_noc {
   cell-id = <6156>;
   label = "fab-gem_noc";
   qcom,fab-dev;
   qcom,base-name = "gem_noc-base";
   qcom,qos-off = <4096>;
   qcom,base-offset = <135168>;
   qcom,sbm-offset = <0>;
   qcom,bus-type = <1>;
   clocks = <>;
  };

  fab_ipa_virt: fab-ipa_virt {
   cell-id = <6153>;
   label = "fab-ipa_virt";
   qcom,fab-dev;
   qcom,base-name = "ipa_virt-base";
   qcom,qos-off = <0>;
   qcom,base-offset = <0>;
   qcom,sbm-offset = <0>;
   qcom,bypass-qos-prg;
   clocks = <>;
  };

  fab_mc_virt: fab-mc_virt {
   cell-id = <6151>;
   label = "fab-mc_virt";
   qcom,fab-dev;
   qcom,base-name = "mc_virt-base";
   qcom,qos-off = <0>;
   qcom,base-offset = <0>;
   qcom,sbm-offset = <0>;
   qcom,bypass-qos-prg;
   clocks = <>;
  };

  fab_mmss_noc: fab-mmss_noc {
   cell-id = <2048>;
   label = "fab-mmss_noc";
   qcom,fab-dev;
   qcom,base-name = "mmss_noc-base";
   qcom,qos-off = <2048>;
   qcom,base-offset = <40960>;
   qcom,sbm-offset = <0>;
   qcom,bus-type = <1>;
   clocks = <>;
  };

  fab_npu_noc: fab-npu_noc {
   cell-id = <6157>;
   label = "fab-npu_noc";
   qcom,fab-dev;
   qcom,base-name = "npu_noc-base";
   qcom,qos-off = <0>;
   qcom,base-offset = <0>;
   qcom,sbm-offset = <0>;
   qcom,bus-type = <1>;
   clocks = <>;
  };

  fab_system_noc: fab-system_noc {
   cell-id = <1024>;
   label = "fab-system_noc";
   qcom,fab-dev;
   qcom,base-name = "system_noc-base";
   qcom,qos-off = <4096>;
   qcom,base-offset = <73728>;
   qcom,sbm-offset = <0>;
   qcom,bus-type = <1>;
   clocks = <>;
  };

  fab_gem_noc_display: fab-gem_noc_display {
   cell-id = <26003>;
   label = "fab-gem_noc_display";
   qcom,fab-dev;
   qcom,base-name = "gem_noc-base";
   qcom,qos-off = <4096>;
   qcom,base-offset = <135168>;
   qcom,sbm-offset = <0>;
   qcom,bypass-qos-prg;
   qcom,bus-type = <1>;
   clocks = <>;
  };

  fab_mc_virt_display: fab-mc_virt_display {
   cell-id = <26000>;
   label = "fab-mc_virt_display";
   qcom,fab-dev;
   qcom,base-name = "mc_virt-base";
   qcom,qos-off = <0>;
   qcom,base-offset = <0>;
   qcom,sbm-offset = <0>;
   qcom,bypass-qos-prg;
   clocks = <>;
  };

  fab_mmss_noc_display: fab-mmss_noc_display {
   cell-id = <26002>;
   label = "fab-mmss_noc_display";
   qcom,fab-dev;
   qcom,base-name = "mmss_noc-base";
   qcom,qos-off = <2048>;
   qcom,base-offset = <40960>;
   qcom,sbm-offset = <0>;
   qcom,bypass-qos-prg;
   qcom,bus-type = <1>;
   clocks = <>;
  };




  mas_qhm_a1noc_cfg: mas-qhm-a1noc-cfg {
   cell-id = <121>;
   label = "mas-qhm-a1noc-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,connections = <&slv_srvc_aggre1_noc>;
   qcom,bus-dev = <&fab_aggre1_noc>;
  };

  mas_qhm_qspi: mas-qhm-qspi {
   cell-id = <165>;
   label = "mas-qhm-qspi";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,qport = <7>;
   qcom,connections = <&slv_qns_a1noc_snoc>;
   qcom,bus-dev = <&fab_aggre1_noc>;
   qcom,blacklist = <&slv_qns_cnoc>;
   qcom,ap-owned;
   qcom,prio = <2>;
  };

  mas_qhm_qup1: mas-qhm-qup1 {
   cell-id = <152>;
   label = "mas-qhm-qup1";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,qport = <5>;
   qcom,connections = <&slv_qns_a1noc_snoc>;
   qcom,bus-dev = <&fab_aggre1_noc>;
   qcom,bcms = <&bcm_qup0>;
   qcom,blacklist = <&slv_qns_cnoc>;
   qcom,ap-owned;
   qcom,prio = <2>;
  };

  mas_qhm_qup2: mas-qhm-qup2 {
   cell-id = <153>;
   label = "mas-qhm-qup2";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,qport = <6>;
   qcom,connections = <&slv_qns_a1noc_snoc>;
   qcom,bus-dev = <&fab_aggre1_noc>;
   qcom,bcms = <&bcm_qup0>;
   qcom,blacklist = <&slv_qns_cnoc>;
   qcom,ap-owned;
   qcom,prio = <2>;
  };

  mas_qhm_tsif: mas-qhm-tsif {
   cell-id = <82>;
   label = "mas-qhm-tsif";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,qport = <8>;
   qcom,connections = <&slv_qns_a1noc_snoc>;
   qcom,bus-dev = <&fab_aggre1_noc>;
   qcom,blacklist = <&slv_qns_cnoc>;
   qcom,ap-owned;
   qcom,prio = <2>;
  };

  mas_xm_pcie3_modem: mas-xm-pcie3-modem {
   cell-id = <108>;
   label = "mas-xm-pcie3-modem";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,qport = <4>;
   qcom,connections = <&slv_qns_pcie_modem_mem_noc>;
   qcom,bus-dev = <&fab_aggre1_noc>;
   qcom,blacklist = <&slv_qns_cnoc>;
   qcom,ap-owned;
   qcom,prio = <2>;
  };

  mas_xm_sdc4: mas-xm-sdc4 {
   cell-id = <80>;
   label = "mas-xm-sdc4";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,qport = <2>;
   qcom,connections = <&slv_qns_a1noc_snoc>;
   qcom,bus-dev = <&fab_aggre1_noc>;
   qcom,blacklist = <&slv_qns_cnoc>;
   qcom,ap-owned;
   qcom,prio = <2>;
  };

  mas_xm_ufs_mem: mas-xm-ufs-mem {
   cell-id = <123>;
   label = "mas-xm-ufs-mem";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,qport = <3>;
   qcom,connections = <&slv_qns_a1noc_snoc>;
   qcom,bus-dev = <&fab_aggre1_noc>;
   qcom,blacklist = <&slv_qns_cnoc>;
   qcom,ap-owned;
   qcom,prio = <2>;
   qcom,node-qos-clks {
    clocks =
    <&clock_gcc 6>;
    clock-names =
    "clk-aggre-ufs-phy-axi-no-rate";
   };
  };

  mas_xm_usb3_0: mas-xm-usb3-0 {
   cell-id = <61>;
   label = "mas-xm-usb3-0";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,qport = <0>;
   qcom,connections = <&slv_qns_a1noc_snoc>;
   qcom,bus-dev = <&fab_aggre1_noc>;
   qcom,ap-owned;
   qcom,prio = <2>;
   qcom,node-qos-clks {
    clocks =
    <&clock_gcc 8>;
    clock-names =
    "clk-usb3-prim-axi-no-rate";
   };
  };

  mas_xm_usb3_1: mas-xm-usb3-1 {
   cell-id = <101>;
   label = "mas-xm-usb3-1";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,qport = <1>;
   qcom,connections = <&slv_qns_a1noc_snoc>;
   qcom,bus-dev = <&fab_aggre1_noc>;
   qcom,ap-owned;
   qcom,prio = <2>;
   qcom,node-qos-clks {
    clocks =
    <&clock_gcc 9>;
    clock-names =
    "clk-usb3-sec-axi-no-rate";
   };
  };

  mas_qhm_a2noc_cfg: mas-qhm-a2noc-cfg {
   cell-id = <124>;
   label = "mas-qhm-a2noc-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,connections = <&slv_srvc_aggre2_noc>;
   qcom,bus-dev = <&fab_aggre2_noc>;
  };

  mas_qhm_qdss_bam: mas-qhm-qdss-bam {
   cell-id = <53>;
   label = "mas-qhm-qdss-bam";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,qport = <11>;
   qcom,connections = <&slv_qns_a2noc_snoc>;
   qcom,bus-dev = <&fab_aggre2_noc>;
   qcom,blacklist = <&slv_qns_cnoc>;
   qcom,ap-owned;
   qcom,prio = <2>;
  };

  mas_qhm_qup0: mas-qhm-qup0 {
   cell-id = <151>;
   label = "mas-qhm-qup0";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,qport = <12>;
   qcom,connections = <&slv_qns_a2noc_snoc>;
   qcom,bus-dev = <&fab_aggre2_noc>;
   qcom,bcms = <&bcm_qup0>;
   qcom,ap-owned;
   qcom,prio = <2>;
  };

  mas_qnm_cnoc: mas-qnm-cnoc {
   cell-id = <118>;
   label = "mas-qnm-cnoc";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,qport = <0>;
   qcom,connections = <&slv_qns_a2noc_snoc>;
   qcom,bus-dev = <&fab_aggre2_noc>;
   qcom,blacklist = <&slv_qns_cnoc>;
   qcom,ap-owned;
   qcom,prio = <2>;
   qcom,forwarding;
  };

  mas_qxm_crypto: mas-qxm-crypto {
   cell-id = <125>;
   label = "mas-qxm-crypto";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,qport = <1>;
   qcom,connections = <&slv_qns_a2noc_snoc>;
   qcom,bus-dev = <&fab_aggre2_noc>;
   qcom,bcms = <&bcm_ce0>;
   qcom,blacklist = <&slv_qns_cnoc>;
   qcom,ap-owned;
   qcom,prio = <2>;
   qcom,forwarding;
  };

  mas_qxm_ipa: mas-qxm-ipa {
   cell-id = <90>;
   label = "mas-qxm-ipa";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,qport = <2>;
   qcom,connections = <&slv_qns_a2noc_snoc>;
   qcom,bus-dev = <&fab_aggre2_noc>;
   qcom,blacklist = <&slv_qns_cnoc>;
   qcom,ap-owned;
   qcom,prio = <2>;
   qcom,forwarding;
   qcom,defer-init-qos;
   qcom,node-qos-bcms = <7035 0 1>;
  };

  mas_xm_pcie3_0: mas-xm-pcie3-0 {
   cell-id = <45>;
   label = "mas-xm-pcie3-0";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,qport = <8>;
   qcom,connections = <&slv_qns_pcie_mem_noc>;
   qcom,bus-dev = <&fab_aggre2_noc>;
   qcom,blacklist = <&slv_qns_cnoc>;
   qcom,ap-owned;
   qcom,prio = <2>;
  };

  mas_xm_pcie3_1: mas-xm-pcie3-1 {
   cell-id = <100>;
   label = "mas-xm-pcie3-1";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,qport = <9>;
   qcom,connections = <&slv_qns_pcie_mem_noc>;
   qcom,bus-dev = <&fab_aggre2_noc>;
   qcom,blacklist = <&slv_qns_cnoc>;
   qcom,ap-owned;
   qcom,prio = <2>;
  };

  mas_xm_qdss_etr: mas-xm-qdss-etr {
   cell-id = <60>;
   label = "mas-xm-qdss-etr";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,qport = <7>;
   qcom,connections = <&slv_qns_a2noc_snoc>;
   qcom,bus-dev = <&fab_aggre2_noc>;
   qcom,blacklist = <&slv_qns_cnoc>;
   qcom,ap-owned;
   qcom,prio = <2>;
  };

  mas_xm_sdc2: mas-xm-sdc2 {
   cell-id = <81>;
   label = "mas-xm-sdc2";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,qport = <3>;
   qcom,connections = <&slv_qns_a2noc_snoc>;
   qcom,bus-dev = <&fab_aggre2_noc>;
   qcom,blacklist = <&slv_qns_cnoc>;
   qcom,ap-owned;
   qcom,prio = <2>;
  };

  mas_xm_ufs_card: mas-xm-ufs-card {
   cell-id = <122>;
   label = "mas-xm-ufs-card";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,qport = <4>;
   qcom,connections = <&slv_qns_a2noc_snoc>;
   qcom,bus-dev = <&fab_aggre2_noc>;
   qcom,blacklist = <&slv_qns_cnoc>;
   qcom,ap-owned;
   qcom,prio = <2>;
  };

  mas_qnm_npu: mas-qnm-npu {
   cell-id = <154>;
   label = "mas-qnm-npu";
   qcom,buswidth = <32>;
   qcom,agg-ports = <2>;
   qcom,qport = <6 7>;
   qcom,connections = <&slv_qns_cdsp_mem_noc>;
   qcom,bus-dev = <&fab_compute_noc>;
   qcom,bcms = <&bcm_co2>;
   qcom,ap-owned;
   qcom,prio = <0>;
   qcom,forwarding;
  };

  mas_qnm_snoc: mas-qnm-snoc {
   cell-id = <10035>;
   label = "mas-qnm-snoc";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,connections = <&slv_qhs_compute_dsp
    &slv_qhs_camera_cfg &slv_qhs_tlmm1
     &slv_qhs_tlmm0 &slv_qhs_sdc4
     &slv_qhs_tlmm2 &slv_qhs_sdc2
     &slv_qhs_mnoc_cfg &slv_qhs_ufs_mem_cfg
     &slv_qhs_snoc_cfg &slv_qhs_pdm
     &slv_qhs_cx_rdpm &slv_qhs_pcie1_cfg
     &slv_qhs_a2_noc_cfg &slv_qhs_qdss_cfg
     &slv_qhs_display_cfg &slv_qhs_pcie_modem_cfg
     &slv_qhs_tcsr &slv_qhs_dcc_cfg
     &slv_qhs_ddrss_cfg &slv_qhs_ipc_router
     &slv_qhs_pcie0_cfg &slv_qhs_cpr_mmcx
     &slv_qhs_npu_cfg &slv_qhs_ahb2phy0
     &slv_qhs_ahb2phy1 &slv_qhs_gpuss_cfg
     &slv_qhs_venus_cfg &slv_qhs_tsif
     &slv_qhs_ipa &slv_qhs_imem_cfg
     &slv_qhs_usb3_0 &slv_srvc_cnoc
     &slv_qhs_ufs_card_cfg &slv_qhs_usb3_1
     &slv_qhs_lpass_cfg &slv_qhs_cpr_cx
     &slv_qhs_a1_noc_cfg &slv_qhs_aoss
     &slv_qhs_prng &slv_qhs_vsense_ctrl_cfg
     &slv_qhs_qspi &slv_qhs_crypto0_cfg
     &slv_qhs_pimem_cfg &slv_qhs_cpr_mx
     &slv_qhs_qup0 &slv_qhs_qup1
     &slv_qhs_qup2 &slv_qhs_clk_ctl>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,bcms = <&bcm_cn0>;
  };

  mas_xm_qdss_dap: mas-xm-qdss-dap {
   cell-id = <76>;
   label = "mas-xm-qdss-dap";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,connections = <&slv_qhs_compute_dsp
    &slv_qhs_camera_cfg &slv_qhs_tlmm1
     &slv_qhs_tlmm0 &slv_qhs_sdc4
     &slv_qhs_tlmm2 &slv_qhs_sdc2
     &slv_qhs_mnoc_cfg &slv_qhs_ufs_mem_cfg
     &slv_qhs_snoc_cfg &slv_qhs_pdm
     &slv_qhs_cx_rdpm &slv_qhs_pcie1_cfg
     &slv_qhs_a2_noc_cfg &slv_qhs_qdss_cfg
     &slv_qhs_display_cfg &slv_qhs_pcie_modem_cfg
     &slv_qhs_tcsr &slv_qhs_dcc_cfg
     &slv_qhs_ddrss_cfg &slv_qhs_ipc_router
     &slv_qns_cnoc_a2noc &slv_qhs_pcie0_cfg
     &slv_qhs_cpr_mmcx &slv_qhs_npu_cfg
     &slv_qhs_ahb2phy0 &slv_qhs_ahb2phy1
     &slv_qhs_gpuss_cfg &slv_qhs_venus_cfg
     &slv_qhs_tsif &slv_qhs_ipa
     &slv_qhs_imem_cfg &slv_qhs_usb3_0
     &slv_srvc_cnoc &slv_qhs_ufs_card_cfg
     &slv_qhs_usb3_1 &slv_qhs_lpass_cfg
     &slv_qhs_cpr_cx &slv_qhs_a1_noc_cfg
     &slv_qhs_aoss &slv_qhs_prng
     &slv_qhs_vsense_ctrl_cfg &slv_qhs_qspi
     &slv_qhs_crypto0_cfg &slv_qhs_pimem_cfg
     &slv_qhs_cpr_mx &slv_qhs_qup0
     &slv_qhs_qup1 &slv_qhs_qup2
     &slv_qhs_clk_ctl>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,bcms = <&bcm_cn0>;
   qcom,blacklist = <&slv_qns_gem_noc_snoc>;
  };

  mas_qhm_cnoc_dc_noc: mas-qhm-cnoc-dc-noc {
   cell-id = <126>;
   label = "mas-qhm-cnoc-dc-noc";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,connections = <&slv_qhs_memnoc &slv_qhs_llcc>;
   qcom,bus-dev = <&fab_dc_noc>;
  };

  mas_alm_gpu_tcu: mas-alm-gpu-tcu {
   cell-id = <155>;
   label = "mas-alm-gpu-tcu";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,qport = <127>;
   qcom,connections = <&slv_qns_llcc
    &slv_qns_gem_noc_snoc>;
   qcom,bus-dev = <&fab_gem_noc>;
   qcom,bcms = <&bcm_sh2>;
   qcom,ap-owned;
   qcom,prio = <1>;
  };

  mas_alm_sys_tcu: mas-alm-sys-tcu {
   cell-id = <156>;
   label = "mas-alm-sys-tcu";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,qport = <128>;
   qcom,connections = <&slv_qns_llcc
    &slv_qns_gem_noc_snoc>;
   qcom,bus-dev = <&fab_gem_noc>;
   qcom,bcms = <&bcm_sh2>;
   qcom,ap-owned;
   qcom,prio = <6>;
  };

  mas_chm_apps: mas-chm-apps {
   cell-id = <1>;
   label = "mas-chm-apps";
   qcom,buswidth = <32>;
   qcom,agg-ports = <2>;
   qcom,connections = <&slv_qns_llcc
    &slv_qns_gem_noc_snoc &slv_qns_sys_pcie>;
   qcom,bus-dev = <&fab_gem_noc>;
   qcom,bcms = <&bcm_sh4>;
  };

  mas_qhm_gemnoc_cfg: mas-qhm-gemnoc-cfg {
   cell-id = <157>;
   label = "mas-qhm-gemnoc-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,connections = <&slv_srvc_odd_gemnoc
    &slv_srvc_even_gemnoc &slv_srvc_sys_gemnoc>;
   qcom,bus-dev = <&fab_gem_noc>;
  };

  mas_qnm_cmpnoc: mas-qnm-cmpnoc {
   cell-id = <158>;
   label = "mas-qnm-cmpnoc";
   qcom,buswidth = <32>;
   qcom,agg-ports = <2>;
   qcom,qport = <0 64>;
   qcom,connections = <&slv_qns_llcc
    &slv_qns_gem_noc_snoc>;
   qcom,bus-dev = <&fab_gem_noc>;
   qcom,bcms = <&bcm_sh3>;
   qcom,ap-owned;
   qcom,prio = <0>;
   qcom,forwarding;
  };

  mas_qnm_gpu: mas-qnm-gpu {
   cell-id = <26>;
   label = "mas-qnm-gpu";
   qcom,buswidth = <32>;
   qcom,agg-ports = <2>;
   qcom,qport = <1 65>;
   qcom,connections = <&slv_qns_llcc
    &slv_qns_gem_noc_snoc>;
   qcom,bus-dev = <&fab_gem_noc>;
   qcom,ap-owned;
   qcom,prio = <0>;
   qcom,forwarding;
  };

  mas_qnm_mnoc_hf: mas-qnm-mnoc-hf {
   cell-id = <132>;
   label = "mas-qnm-mnoc-hf";
   qcom,buswidth = <32>;
   qcom,agg-ports = <2>;
   qcom,qport = <2 66>;
   qcom,connections = <&slv_qns_llcc>;
   qcom,bus-dev = <&fab_gem_noc>;
   qcom,ap-owned;
   qcom,prio = <0>;
   qcom,forwarding;
   qcom,node-qos-bcms = <7012 0 1>;
  };

  mas_qnm_mnoc_sf: mas-qnm-mnoc-sf {
   cell-id = <133>;
   label = "mas-qnm-mnoc-sf";
   qcom,buswidth = <32>;
   qcom,agg-ports = <2>;
   qcom,qport = <3 67>;
   qcom,connections = <&slv_qns_llcc
    &slv_qns_gem_noc_snoc>;
   qcom,bus-dev = <&fab_gem_noc>;
   qcom,ap-owned;
   qcom,prio = <0>;
   qcom,forwarding;
   qcom,node-qos-bcms = <7012 0 1>;
  };

  mas_qnm_pcie: mas-qnm-pcie {
   cell-id = <175>;
   label = "mas-qnm-pcie";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,qport = <129>;
   qcom,connections = <&slv_qns_llcc
    &slv_qns_gem_noc_snoc>;
   qcom,bus-dev = <&fab_gem_noc>;
   qcom,ap-owned;
   qcom,prio = <0>;
   qcom,forwarding;
  };

  mas_qnm_snoc_gc: mas-qnm-snoc-gc {
   cell-id = <134>;
   label = "mas-qnm-snoc-gc";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,qport = <130>;
   qcom,connections = <&slv_qns_llcc>;
   qcom,bus-dev = <&fab_gem_noc>;
   qcom,ap-owned;
   qcom,prio = <0>;
   qcom,forwarding;
  };

  mas_qnm_snoc_sf: mas-qnm-snoc-sf {
   cell-id = <135>;
   label = "mas-qnm-snoc-sf";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,qport = <131>;
   qcom,connections = <&slv_qns_llcc
    &slv_qns_gem_noc_snoc &slv_qns_sys_pcie>;
   qcom,bus-dev = <&fab_gem_noc>;
   qcom,ap-owned;
   qcom,prio = <0>;
   qcom,forwarding;
  };

  mas_ipa_core_master: mas-ipa-core-master {
   cell-id = <143>;
   label = "mas-ipa-core-master";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,connections = <&slv_ipa_core_slave>;
   qcom,bus-dev = <&fab_ipa_virt>;
  };

  mas_llcc_mc: mas-llcc-mc {
   cell-id = <129>;
   label = "mas-llcc-mc";
   qcom,buswidth = <4>;
   qcom,agg-ports = <4>;
   qcom,connections = <&slv_ebi>;
   qcom,bus-dev = <&fab_mc_virt>;
  };

  mas_qhm_mnoc_cfg: mas-qhm-mnoc-cfg {
   cell-id = <103>;
   label = "mas-qhm-mnoc-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,connections = <&slv_srvc_mnoc>;
   qcom,bus-dev = <&fab_mmss_noc>;
  };

  mas_qnm_camnoc_hf: mas-qnm-camnoc-hf {
   cell-id = <170>;
   label = "mas-qnm-camnoc-hf";
   qcom,buswidth = <32>;
   qcom,agg-ports = <2>;
   qcom,qport = <4 5>;
   qcom,connections = <&slv_qns_mem_noc_hf>;
   qcom,bus-dev = <&fab_mmss_noc>;
   qcom,bcms = <&bcm_mm1>;
   qcom,ap-owned;
   qcom,prio = <0>;
   qcom,forwarding;
   qcom,node-qos-bcms = <7012 0 1>;
  };

  mas_qnm_camnoc_icp: mas-qnm-camnoc-icp {
   cell-id = <171>;
   label = "mas-qnm-camnoc-icp";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,qport = <2>;
   qcom,connections = <&slv_qns_mem_noc_sf>;
   qcom,bus-dev = <&fab_mmss_noc>;
   qcom,bcms = <&bcm_mm3>;
   qcom,ap-owned;
   qcom,prio = <5>;
   qcom,forwarding;
   qcom,node-qos-bcms = <7012 0 1>;
  };

  mas_qnm_camnoc_sf: mas-qnm-camnoc-sf {
   cell-id = <137>;
   label = "mas-qnm-camnoc-sf";
   qcom,buswidth = <32>;
   qcom,agg-ports = <2>;
   qcom,qport = <0 1>;
   qcom,connections = <&slv_qns_mem_noc_sf>;
   qcom,bus-dev = <&fab_mmss_noc>;
   qcom,bcms = <&bcm_mm3>;
   qcom,ap-owned;
   qcom,prio = <0>;
   qcom,forwarding;
   qcom,node-qos-bcms = <7012 0 1>;
  };

  mas_qnm_video0: mas-qnm-video0 {
   cell-id = <63>;
   label = "mas-qnm-video0";
   qcom,buswidth = <32>;
   qcom,agg-ports = <1>;
   qcom,qport = <12>;
   qcom,connections = <&slv_qns_mem_noc_sf>;
   qcom,bus-dev = <&fab_mmss_noc>;
   qcom,bcms = <&bcm_mm3>;
   qcom,ap-owned;
   qcom,prio = <0>;
   qcom,forwarding;
   qcom,node-qos-bcms = <7012 0 1>;
  };

  mas_qnm_video1: mas-qnm-video1 {
   cell-id = <64>;
   label = "mas-qnm-video1";
   qcom,buswidth = <32>;
   qcom,agg-ports = <1>;
   qcom,qport = <13>;
   qcom,connections = <&slv_qns_mem_noc_sf>;
   qcom,bus-dev = <&fab_mmss_noc>;
   qcom,bcms = <&bcm_mm3>;
   qcom,ap-owned;
   qcom,prio = <0>;
   qcom,forwarding;
   qcom,node-qos-bcms = <7012 0 1>;
  };

  mas_qnm_video_cvp: mas-qnm-video-cvp {
   cell-id = <138>;
   label = "mas-qnm-video-cvp";
   qcom,buswidth = <32>;
   qcom,agg-ports = <1>;
   qcom,qport = <14>;
   qcom,connections = <&slv_qns_mem_noc_sf>;
   qcom,bus-dev = <&fab_mmss_noc>;
   qcom,bcms = <&bcm_mm3>;
   qcom,ap-owned;
   qcom,prio = <0>;
   qcom,forwarding;
   qcom,node-qos-bcms = <7012 0 1>;
  };

  mas_qxm_mdp0: mas-qxm-mdp0 {
   cell-id = <22>;
   label = "mas-qxm-mdp0";
   qcom,buswidth = <32>;
   qcom,agg-ports = <1>;
   qcom,qport = <6>;
   qcom,connections = <&slv_qns_mem_noc_hf>;
   qcom,bus-dev = <&fab_mmss_noc>;
   qcom,bcms = <&bcm_mm1>;
   qcom,ap-owned;
   qcom,prio = <0>;
   qcom,forwarding;
   qcom,node-qos-bcms = <7012 0 1>;
  };

  mas_qxm_mdp1: mas-qxm-mdp1 {
   cell-id = <23>;
   label = "mas-qxm-mdp1";
   qcom,buswidth = <32>;
   qcom,agg-ports = <1>;
   qcom,qport = <8>;
   qcom,connections = <&slv_qns_mem_noc_hf>;
   qcom,bus-dev = <&fab_mmss_noc>;
   qcom,bcms = <&bcm_mm1>;
   qcom,ap-owned;
   qcom,prio = <0>;
   qcom,forwarding;
   qcom,node-qos-bcms = <7012 0 1>;
  };

  mas_qxm_rot: mas-qxm-rot {
   cell-id = <25>;
   label = "mas-qxm-rot";
   qcom,buswidth = <32>;
   qcom,agg-ports = <1>;
   qcom,qport = <10>;
   qcom,connections = <&slv_qns_mem_noc_sf>;
   qcom,bus-dev = <&fab_mmss_noc>;
   qcom,ap-owned;
   qcom,prio = <0>;
   qcom,forwarding;
   qcom,node-qos-bcms = <7012 0 1>;
  };

  mas_amm_npu_sys: mas-amm-npu-sys {
   cell-id = <172>;
   label = "mas-amm-npu-sys";
   qcom,buswidth = <32>;
   qcom,agg-ports = <4>;
   qcom,connections = <&slv_qns_npu_sys>;
   qcom,bus-dev = <&fab_npu_noc>;
  };

  mas_amm_npu_sys_cdp_w: mas-amm-npu-sys-cdp-w {
   cell-id = <173>;
   label = "mas-amm-npu-sys-cdp-w";
   qcom,buswidth = <16>;
   qcom,agg-ports = <2>;
   qcom,connections = <&slv_qns_npu_sys>;
   qcom,bus-dev = <&fab_npu_noc>;
  };

  mas_qhm_cfg: mas-qhm-cfg {
   cell-id = <174>;
   label = "mas-qhm-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,connections = <&slv_srvc_noc
    &slv_qhs_isense &slv_qhs_llm
     &slv_qhs_dma_bwmon &slv_qhs_cp
     &slv_qhs_tcm &slv_qhs_cal_dp0
     &slv_qhs_cal_dp1 &slv_qhs_dpm>;
   qcom,bus-dev = <&fab_npu_noc>;
  };

  mas_qhm_snoc_cfg: mas-qhm-snoc-cfg {
   cell-id = <54>;
   label = "mas-qhm-snoc-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,connections = <&slv_srvc_snoc>;
   qcom,bus-dev = <&fab_system_noc>;
  };

  mas_qnm_aggre1_noc: mas-qnm-aggre1-noc {
   cell-id = <10063>;
   label = "mas-qnm-aggre1-noc";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,connections = <&slv_qns_gemnoc_sf>;
   qcom,bus-dev = <&fab_system_noc>;
   qcom,bcms = <&bcm_sn7>;
  };

  mas_qnm_aggre2_noc: mas-qnm-aggre2-noc {
   cell-id = <10064>;
   label = "mas-qnm-aggre2-noc";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,connections = <&slv_qns_gemnoc_sf>;
   qcom,bus-dev = <&fab_system_noc>;
   qcom,bcms = <&bcm_sn8>;
  };

  mas_qnm_gemnoc: mas-qnm-gemnoc {
   cell-id = <161>;
   label = "mas-qnm-gemnoc";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,connections = <&slv_qxs_pimem
    &slv_qxs_imem &slv_qhs_apss
     &slv_qns_cnoc &slv_xs_sys_tcu_cfg
     &slv_xs_qdss_stm>;
   qcom,bus-dev = <&fab_system_noc>;
   qcom,bcms = <&bcm_sn11>;
  };

  mas_qnm_gemnoc_pcie: mas-qnm-gemnoc-pcie {
   cell-id = <159>;
   label = "mas-qnm-gemnoc-pcie";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,connections = <&slv_xs_pcie_modem
    &slv_xs_pcie_0 &slv_xs_pcie_1>;
   qcom,bus-dev = <&fab_system_noc>;
   qcom,bcms = <&bcm_sn9>;
  };

  mas_qxm_pimem: mas-qxm-pimem {
   cell-id = <141>;
   label = "mas-qxm-pimem";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,qport = <0>;
   qcom,connections = <&slv_qns_gemnoc_gc>;
   qcom,bus-dev = <&fab_system_noc>;
   qcom,ap-owned;
   qcom,prio = <2>;
   qcom,forwarding;
  };

  mas_xm_gic: mas-xm-gic {
   cell-id = <149>;
   label = "mas-xm-gic";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,qport = <1>;
   qcom,connections = <&slv_qns_gemnoc_gc>;
   qcom,bus-dev = <&fab_system_noc>;
   qcom,ap-owned;
   qcom,prio = <2>;
   qcom,forwarding;
  };

  mas_alc: mas-alc {
   cell-id = <144>;
   label = "mas-alc";
   qcom,buswidth = <1>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_mc_virt>;
   qcom,bcms = <&bcm_alc>;
  };

  mas_qnm_mnoc_hf_display: mas-qnm-mnoc-hf_display {
   cell-id = <20001>;
   label = "mas-qnm-mnoc-hf_display";
   qcom,buswidth = <32>;
   qcom,agg-ports = <2>;
   qcom,qport = <2 66>;
   qcom,connections = <&slv_qns_llcc_display>;
   qcom,bus-dev = <&fab_gem_noc_display>;
  };

  mas_qnm_mnoc_sf_display: mas-qnm-mnoc-sf_display {
   cell-id = <20002>;
   label = "mas-qnm-mnoc-sf_display";
   qcom,buswidth = <32>;
   qcom,agg-ports = <2>;
   qcom,qport = <3 67>;
   qcom,connections = <&slv_qns_llcc_display>;
   qcom,bus-dev = <&fab_gem_noc_display>;
  };

  mas_llcc_mc_display: mas-llcc-mc_display {
   cell-id = <20000>;
   label = "mas-llcc-mc_display";
   qcom,buswidth = <4>;
   qcom,agg-ports = <4>;
   qcom,connections = <&slv_ebi_display>;
   qcom,bus-dev = <&fab_mc_virt_display>;
  };

  mas_qxm_mdp0_display: mas-qxm-mdp0_display {
   cell-id = <20003>;
   label = "mas-qxm-mdp0_display";
   qcom,buswidth = <32>;
   qcom,agg-ports = <1>;
   qcom,qport = <6>;
   qcom,connections = <&slv_qns_mem_noc_hf_display>;
   qcom,bus-dev = <&fab_mmss_noc_display>;
   qcom,bcms = <&bcm_mm1_display>;
  };

  mas_qxm_mdp1_display: mas-qxm-mdp1_display {
   cell-id = <20004>;
   label = "mas-qxm-mdp1_display";
   qcom,buswidth = <32>;
   qcom,agg-ports = <1>;
   qcom,qport = <8>;
   qcom,connections = <&slv_qns_mem_noc_hf_display>;
   qcom,bus-dev = <&fab_mmss_noc_display>;
   qcom,bcms = <&bcm_mm1_display>;
  };

  mas_qxm_rot_display: mas-qxm-rot_display {
   cell-id = <20005>;
   label = "mas-qxm-rot_display";
   qcom,buswidth = <32>;
   qcom,agg-ports = <1>;
   qcom,qport = <10>;
   qcom,connections = <&slv_qns_mem_noc_sf_display>;
   qcom,bus-dev = <&fab_mmss_noc_display>;
  };





  slv_qns_a1noc_snoc:slv-qns-a1noc-snoc {
   cell-id = <10062>;
   label = "slv-qns-a1noc-snoc";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_aggre1_noc>;
   qcom,connections = <&mas_qnm_aggre1_noc>;
  };

  slv_qns_pcie_modem_mem_noc:slv-qns-pcie-modem-mem-noc {
   cell-id = <806>;
   label = "slv-qns-pcie-modem-mem-noc";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_aggre1_noc>;
   qcom,connections = <&mas_qnm_pcie>;
   qcom,bcms = <&bcm_sn12>;
  };

  slv_srvc_aggre1_noc:slv-srvc-aggre1-noc {
   cell-id = <744>;
   label = "slv-srvc-aggre1-noc";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_aggre1_noc>;
  };

  slv_qns_a2noc_snoc:slv-qns-a2noc-snoc {
   cell-id = <10065>;
   label = "slv-qns-a2noc-snoc";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_aggre2_noc>;
   qcom,connections = <&mas_qnm_aggre2_noc>;
  };

  slv_qns_pcie_mem_noc:slv-qns-pcie-mem-noc {
   cell-id = <10069>;
   label = "slv-qns-pcie-mem-noc";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_aggre2_noc>;
   qcom,connections = <&mas_qnm_pcie>;
   qcom,bcms = <&bcm_sn12>;
  };

  slv_srvc_aggre2_noc:slv-srvc-aggre2-noc {
   cell-id = <746>;
   label = "slv-srvc-aggre2-noc";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_aggre2_noc>;
  };

  slv_qns_cdsp_mem_noc:slv-qns-cdsp-mem-noc {
   cell-id = <10070>;
   label = "slv-qns-cdsp-mem-noc";
   qcom,buswidth = <32>;
   qcom,agg-ports = <2>;
   qcom,bus-dev = <&fab_compute_noc>;
   qcom,connections = <&mas_qnm_cmpnoc>;
   qcom,bcms = <&bcm_co0>;
  };

  slv_qhs_a1_noc_cfg:slv-qhs-a1-noc-cfg {
   cell-id = <687>;
   label = "slv-qhs-a1-noc-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,connections = <&mas_qhm_a1noc_cfg>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_qhs_a2_noc_cfg:slv-qhs-a2-noc-cfg {
   cell-id = <688>;
   label = "slv-qhs-a2-noc-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,connections = <&mas_qhm_a2noc_cfg>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_qhs_ahb2phy0:slv-qhs-ahb2phy0 {
   cell-id = <779>;
   label = "slv-qhs-ahb2phy0";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_qhs_ahb2phy1:slv-qhs-ahb2phy1 {
   cell-id = <807>;
   label = "slv-qhs-ahb2phy1";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_qhs_aoss:slv-qhs-aoss {
   cell-id = <748>;
   label = "slv-qhs-aoss";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_qhs_camera_cfg:slv-qhs-camera-cfg {
   cell-id = <589>;
   label = "slv-qhs-camera-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,bcms = <&bcm_cn0>;
   qcom,disable-ports = <0 1 2>;
   mmcx-supply = <&VDD_MMCX_LEVEL>;
   node-reg-names = "mmcx";
  };

  slv_qhs_clk_ctl:slv-qhs-clk-ctl {
   cell-id = <620>;
   label = "slv-qhs-clk-ctl";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_qhs_compute_dsp:slv-qhs-compute-dsp {
   cell-id = <749>;
   label = "slv-qhs-compute-dsp";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_qhs_cpr_cx:slv-qhs-cpr-cx {
   cell-id = <651>;
   label = "slv-qhs-cpr-cx";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_qhs_cpr_mmcx:slv-qhs-cpr-mmcx {
   cell-id = <780>;
   label = "slv-qhs-cpr-mmcx";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_qhs_cpr_mx:slv-qhs-cpr-mx {
   cell-id = <652>;
   label = "slv-qhs-cpr-mx";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_qhs_crypto0_cfg:slv-qhs-crypto0-cfg {
   cell-id = <625>;
   label = "slv-qhs-crypto0-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_qhs_cx_rdpm:slv-qhs-cx-rdpm {
   cell-id = <808>;
   label = "slv-qhs-cx-rdpm";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_qhs_dcc_cfg:slv-qhs-dcc-cfg {
   cell-id = <682>;
   label = "slv-qhs-dcc-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_qhs_ddrss_cfg:slv-qhs-ddrss-cfg {
   cell-id = <750>;
   label = "slv-qhs-ddrss-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,connections = <&mas_qhm_cnoc_dc_noc>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_qhs_display_cfg:slv-qhs-display-cfg {
   cell-id = <590>;
   label = "slv-qhs-display-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,bcms = <&bcm_cn0>;
   qcom,disable-ports = <3 4>;
   mmcx-supply = <&VDD_MMCX_LEVEL>;
   node-reg-names = "mmcx";
  };

  slv_qhs_gpuss_cfg:slv-qhs-gpuss-cfg {
   cell-id = <598>;
   label = "slv-qhs-gpuss-cfg";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_qhs_imem_cfg:slv-qhs-imem-cfg {
   cell-id = <627>;
   label = "slv-qhs-imem-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_qhs_ipa:slv-qhs-ipa {
   cell-id = <676>;
   label = "slv-qhs-ipa";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_qhs_ipc_router:slv-qhs-ipc-router {
   cell-id = <809>;
   label = "slv-qhs-ipc-router";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_qhs_lpass_cfg:slv-qhs-lpass-cfg {
   cell-id = <522>;
   label = "slv-qhs-lpass-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_qhs_mnoc_cfg:slv-qhs-mnoc-cfg {
   cell-id = <640>;
   label = "slv-qhs-mnoc-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,connections = <&mas_qhm_mnoc_cfg>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_qhs_npu_cfg:slv-qhs-npu-cfg {
   cell-id = <782>;
   label = "slv-qhs-npu-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,connections = <&mas_qhm_cfg>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_qhs_pcie0_cfg:slv-qhs-pcie0-cfg {
   cell-id = <667>;
   label = "slv-qhs-pcie0-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_qhs_pcie1_cfg:slv-qhs-pcie1-cfg {
   cell-id = <668>;
   label = "slv-qhs-pcie1-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_qhs_pcie_modem_cfg:slv-qhs-pcie-modem-cfg {
   cell-id = <684>;
   label = "slv-qhs-pcie-modem-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_qhs_pdm:slv-qhs-pdm {
   cell-id = <615>;
   label = "slv-qhs-pdm";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_qhs_pimem_cfg:slv-qhs-pimem-cfg {
   cell-id = <681>;
   label = "slv-qhs-pimem-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_qhs_prng:slv-qhs-prng {
   cell-id = <618>;
   label = "slv-qhs-prng";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_qhs_qdss_cfg:slv-qhs-qdss-cfg {
   cell-id = <635>;
   label = "slv-qhs-qdss-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_qhs_qspi:slv-qhs-qspi {
   cell-id = <795>;
   label = "slv-qhs-qspi";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_qhs_qup0:slv-qhs-qup0 {
   cell-id = <787>;
   label = "slv-qhs-qup0";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_qhs_qup1:slv-qhs-qup1 {
   cell-id = <786>;
   label = "slv-qhs-qup1";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_qhs_qup2:slv-qhs-qup2 {
   cell-id = <785>;
   label = "slv-qhs-qup2";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_qhs_sdc2:slv-qhs-sdc2 {
   cell-id = <608>;
   label = "slv-qhs-sdc2";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_qhs_sdc4:slv-qhs-sdc4 {
   cell-id = <609>;
   label = "slv-qhs-sdc4";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_qhs_snoc_cfg:slv-qhs-snoc-cfg {
   cell-id = <642>;
   label = "slv-qhs-snoc-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,connections = <&mas_qhm_snoc_cfg>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_qhs_tcsr:slv-qhs-tcsr {
   cell-id = <623>;
   label = "slv-qhs-tcsr";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_qhs_tlmm0:slv-qhs-tlmm0 {
   cell-id = <731>;
   label = "slv-qhs-tlmm0";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_qhs_tlmm1:slv-qhs-tlmm1 {
   cell-id = <755>;
   label = "slv-qhs-tlmm1";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_qhs_tlmm2:slv-qhs-tlmm2 {
   cell-id = <732>;
   label = "slv-qhs-tlmm2";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_qhs_tsif:slv-qhs-tsif {
   cell-id = <575>;
   label = "slv-qhs-tsif";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_qhs_ufs_card_cfg:slv-qhs-ufs-card-cfg {
   cell-id = <756>;
   label = "slv-qhs-ufs-card-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_qhs_ufs_mem_cfg:slv-qhs-ufs-mem-cfg {
   cell-id = <757>;
   label = "slv-qhs-ufs-mem-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_qhs_usb3_0:slv-qhs-usb3-0 {
   cell-id = <583>;
   label = "slv-qhs-usb3-0";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_qhs_usb3_1:slv-qhs-usb3-1 {
   cell-id = <751>;
   label = "slv-qhs-usb3-1";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_qhs_venus_cfg:slv-qhs-venus-cfg {
   cell-id = <596>;
   label = "slv-qhs-venus-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,bcms = <&bcm_cn0>;
   qcom,disable-ports = <5 6 7>;
   mmcx-supply = <&VDD_MMCX_LEVEL>;
   node-reg-names = "mmcx";
  };

  slv_qhs_vsense_ctrl_cfg:slv-qhs-vsense-ctrl-cfg {
   cell-id = <758>;
   label = "slv-qhs-vsense-ctrl-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_qns_cnoc_a2noc:slv-qns-cnoc-a2noc {
   cell-id = <725>;
   label = "slv-qns-cnoc-a2noc";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,connections = <&mas_qnm_cnoc>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_srvc_cnoc:slv-srvc-cnoc {
   cell-id = <646>;
   label = "slv-srvc-cnoc";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_qhs_llcc:slv-qhs-llcc {
   cell-id = <760>;
   label = "slv-qhs-llcc";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_dc_noc>;
  };

  slv_qhs_memnoc:slv-qhs-memnoc {
   cell-id = <788>;
   label = "slv-qhs-memnoc";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_dc_noc>;
   qcom,connections = <&mas_qhm_gemnoc_cfg>;
  };

  slv_qns_gem_noc_snoc:slv-qns-gem-noc-snoc {
   cell-id = <10071>;
   label = "slv-qns-gem-noc-snoc";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_gem_noc>;
   qcom,connections = <&mas_qnm_gemnoc>;
  };

  slv_qns_llcc:slv-qns-llcc {
   cell-id = <770>;
   label = "slv-qns-llcc";
   qcom,buswidth = <16>;
   qcom,agg-ports = <4>;
   qcom,bus-dev = <&fab_gem_noc>;
   qcom,connections = <&mas_llcc_mc>;
   qcom,bcms = <&bcm_sh0>;
  };

  slv_qns_sys_pcie:slv-qns-sys-pcie {
   cell-id = <804>;
   label = "slv-qns-sys-pcie";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_gem_noc>;
   qcom,connections = <&mas_qnm_gemnoc_pcie>;
  };

  slv_srvc_even_gemnoc:slv-srvc-even-gemnoc {
   cell-id = <800>;
   label = "slv-srvc-even-gemnoc";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_gem_noc>;
  };

  slv_srvc_odd_gemnoc:slv-srvc-odd-gemnoc {
   cell-id = <810>;
   label = "slv-srvc-odd-gemnoc";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_gem_noc>;
  };

  slv_srvc_sys_gemnoc:slv-srvc-sys-gemnoc {
   cell-id = <790>;
   label = "slv-srvc-sys-gemnoc";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_gem_noc>;
  };

  slv_ipa_core_slave:slv-ipa-core-slave {
   cell-id = <777>;
   label = "slv-ipa-core-slave";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_ipa_virt>;
   qcom,bcms = <&bcm_ip0>;
  };

  slv_ebi:slv-ebi {
   cell-id = <512>;
   label = "slv-ebi";
   qcom,buswidth = <4>;
   qcom,agg-ports = <4>;
   qcom,bus-dev = <&fab_mc_virt>;
   qcom,bcms = <&bcm_mc0>, <&bcm_acv>;
  };

  slv_qns_mem_noc_hf:slv-qns-mem-noc-hf {
   cell-id = <773>;
   label = "slv-qns-mem-noc-hf";
   qcom,buswidth = <32>;
   qcom,agg-ports = <2>;
   qcom,bus-dev = <&fab_mmss_noc>;
   qcom,connections = <&mas_qnm_mnoc_hf>;
   qcom,bcms = <&bcm_mm0>;
  };

  slv_qns_mem_noc_sf:slv-qns-mem-noc-sf {
   cell-id = <772>;
   label = "slv-qns-mem-noc-sf";
   qcom,buswidth = <32>;
   qcom,agg-ports = <2>;
   qcom,bus-dev = <&fab_mmss_noc>;
   qcom,connections = <&mas_qnm_mnoc_sf>;
   qcom,bcms = <&bcm_mm2>;
  };

  slv_srvc_mnoc:slv-srvc-mnoc {
   cell-id = <603>;
   label = "slv-srvc-mnoc";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_mmss_noc>;
  };

  slv_qhs_cal_dp0:slv-qhs-cal-dp0 {
   cell-id = <811>;
   label = "slv-qhs-cal-dp0";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_npu_noc>;
  };

  slv_qhs_cal_dp1:slv-qhs-cal-dp1 {
   cell-id = <812>;
   label = "slv-qhs-cal-dp1";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_npu_noc>;
  };

  slv_qhs_cp:slv-qhs-cp {
   cell-id = <813>;
   label = "slv-qhs-cp";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_npu_noc>;
  };

  slv_qhs_dma_bwmon:slv-qhs-dma-bwmon {
   cell-id = <814>;
   label = "slv-qhs-dma-bwmon";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_npu_noc>;
  };

  slv_qhs_dpm:slv-qhs-dpm {
   cell-id = <815>;
   label = "slv-qhs-dpm";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_npu_noc>;
  };

  slv_qhs_isense:slv-qhs-isense {
   cell-id = <816>;
   label = "slv-qhs-isense";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_npu_noc>;
  };

  slv_qhs_llm:slv-qhs-llm {
   cell-id = <817>;
   label = "slv-qhs-llm";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_npu_noc>;
  };

  slv_qhs_tcm:slv-qhs-tcm {
   cell-id = <818>;
   label = "slv-qhs-tcm";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_npu_noc>;
  };

  slv_qns_npu_sys:slv-qns-npu-sys {
   cell-id = <819>;
   label = "slv-qns-npu-sys";
   qcom,buswidth = <32>;
   qcom,agg-ports = <2>;
   qcom,bus-dev = <&fab_npu_noc>;
  };

  slv_srvc_noc:slv-srvc-noc {
   cell-id = <820>;
   label = "slv-srvc-noc";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_npu_noc>;
  };

  slv_qhs_apss:slv-qhs-apss {
   cell-id = <673>;
   label = "slv-qhs-apss";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_system_noc>;
  };

  slv_qns_cnoc:slv-qns-cnoc {
   cell-id = <10036>;
   label = "slv-qns-cnoc";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_system_noc>;
   qcom,connections = <&mas_qnm_snoc>;
  };

  slv_qns_gemnoc_gc:slv-qns-gemnoc-gc {
   cell-id = <10072>;
   label = "slv-qns-gemnoc-gc";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_system_noc>;
   qcom,connections = <&mas_qnm_snoc_gc>;
   qcom,bcms = <&bcm_sn2>;
  };

  slv_qns_gemnoc_sf:slv-qns-gemnoc-sf {
   cell-id = <10073>;
   label = "slv-qns-gemnoc-sf";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_system_noc>;
   qcom,connections = <&mas_qnm_snoc_sf>;
   qcom,bcms = <&bcm_sn0>;
  };

  slv_qxs_imem:slv-qxs-imem {
   cell-id = <585>;
   label = "slv-qxs-imem";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_system_noc>;
   qcom,bcms = <&bcm_sn1>;
  };

  slv_qxs_pimem:slv-qxs-pimem {
   cell-id = <712>;
   label = "slv-qxs-pimem";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_system_noc>;
   qcom,bcms = <&bcm_sn3>;
  };

  slv_srvc_snoc:slv-srvc-snoc {
   cell-id = <587>;
   label = "slv-srvc-snoc";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_system_noc>;
  };

  slv_xs_pcie_0:slv-xs-pcie-0 {
   cell-id = <665>;
   label = "slv-xs-pcie-0";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_system_noc>;
   qcom,bcms = <&bcm_sn6>;
  };

  slv_xs_pcie_1:slv-xs-pcie-1 {
   cell-id = <666>;
   label = "slv-xs-pcie-1";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_system_noc>;
   qcom,bcms = <&bcm_sn6>;
  };

  slv_xs_pcie_modem:slv-xs-pcie-modem {
   cell-id = <714>;
   label = "slv-xs-pcie-modem";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_system_noc>;
   qcom,bcms = <&bcm_sn5>;
  };

  slv_xs_qdss_stm:slv-xs-qdss-stm {
   cell-id = <588>;
   label = "slv-xs-qdss-stm";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_system_noc>;
   qcom,bcms = <&bcm_sn4>;
  };

  slv_xs_sys_tcu_cfg:slv-xs-sys-tcu-cfg {
   cell-id = <672>;
   label = "slv-xs-sys-tcu-cfg";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_system_noc>;
  };

  slv_qns_llcc_display:slv-qns-llcc_display {
   cell-id = <20513>;
   label = "slv-qns-llcc_display";
   qcom,buswidth = <16>;
   qcom,agg-ports = <4>;
   qcom,bus-dev = <&fab_gem_noc_display>;
   qcom,connections = <&mas_llcc_mc_display>;
   qcom,bcms = <&bcm_sh0_display>;
  };

  slv_ebi_display:slv-ebi_display {
   cell-id = <20512>;
   label = "slv-ebi_display";
   qcom,buswidth = <4>;
   qcom,agg-ports = <4>;
   qcom,bus-dev = <&fab_mc_virt_display>;
   qcom,bcms = <&bcm_mc0_display>, <&bcm_acv_display>;
  };

  slv_qns_mem_noc_hf_display:slv-qns-mem-noc-hf_display {
   cell-id = <20515>;
   label = "slv-qns-mem-noc-hf_display";
   qcom,buswidth = <32>;
   qcom,agg-ports = <2>;
   qcom,bus-dev = <&fab_mmss_noc_display>;
   qcom,connections = <&mas_qnm_mnoc_hf_display>;
   qcom,bcms = <&bcm_mm0_display>;
  };

  slv_qns_mem_noc_sf_display:slv-qns-mem-noc-sf_display {
   cell-id = <20514>;
   label = "slv-qns-mem-noc-sf_display";
   qcom,buswidth = <32>;
   qcom,agg-ports = <2>;
   qcom,bus-dev = <&fab_mmss_noc_display>;
   qcom,connections = <&mas_qnm_mnoc_sf_display>;
   qcom,bcms = <&bcm_mm2_display>;
  };
 };
};
# 5034 "../arch/arm64/boot/dts/vendor/qcom/kona.dtsi" 2
# 1 "../arch/arm64/boot/dts/vendor/qcom/kona-ion.dtsi" 1
&soc {
 qcom,ion {
  compatible = "qcom,msm-ion";
  #address-cells = <1>;
  #size-cells = <0>;

  system_heap: qcom,ion-heap@25 {
   reg = <25>;
   qcom,ion-heap-type = "SYSTEM";
  };

  adsp_heap: qcom,ion-heap@22 {
   reg = <22>;
   memory-region = <&sdsp_mem>;
   qcom,ion-heap-type = "DMA";
  };

  system_secure_heap: qcom,ion-heap@9 {
   reg = <9>;
   qcom,ion-heap-type = "SYSTEM_SECURE";
  };

  qcom,ion-heap@26 {
   reg = <26>;
   memory-region = <&user_contig_mem>;
   qcom,ion-heap-type = "DMA";
  };

  qcom,ion-heap@27 {
   reg = <27>;
   memory-region = <&qseecom_mem>;
   qcom,ion-heap-type = "DMA";
  };

  qcom,ion-heap@19 {
   reg = <19>;
   memory-region = <&qseecom_ta_mem>;
   qcom,ion-heap-type = "DMA";
  };

  qcom,ion-heap@13 {
   reg = <13>;
   memory-region = <&sp_mem>;
   qcom,ion-heap-type = "HYP_CMA";
  };

  qcom,ion-heap@10 {
   reg = <10>;
   memory-region = <&secure_display_memory>;
   qcom,ion-heap-type = "HYP_CMA";
  };

  qcom,ion-heap@14 {
   reg = <14>;
   qcom,ion-heap-type = "SECURE_CARVEOUT";
   cdsp {
    memory-region = <&cdsp_secure_heap>;
    token = <0x20000000>;
   };
  };
 };
};
# 5035 "../arch/arm64/boot/dts/vendor/qcom/kona.dtsi" 2
# 1 "../arch/arm64/boot/dts/vendor/qcom/kona-pcie.dtsi" 1


&soc {
 pcie0: qcom,pcie@1c00000 {
  compatible = "qcom,pci-msm";

  reg = <0x01c00000 0x3000>,
   <0x01c06000 0x1000>,
   <0x60000000 0xf1d>,
   <0x60000f20 0xa8>,
   <0x60001000 0x1000>,
   <0x60100000 0x100000>;
  reg-names = "parf", "phy", "dm_core", "elbi", "iatu", "conf";

  cell-index = <0>;
  linux,pci-domain = <0>;

  #address-cells = <3>;
  #size-cells = <2>;
  ranges = <0x01000000 0x0 0x60200000 0x60200000 0x0 0x100000>,
   <0x02000000 0x0 0x60300000 0x60300000 0x0 0x3d00000>;

  interrupt-parent = <&pcie0>;
  interrupts = <0 1 2 3 4>;
  interrupt-names = "int_global_int", "int_a", "int_b", "int_c",
    "int_d";
  #interrupt-cells = <1>;
  interrupt-map-mask = <0 0 0 0xffffffff>;
  interrupt-map = <0 0 0 0 &intc 0 140 4
    0 0 0 1 &intc 0 149 4
    0 0 0 2 &intc 0 150 4
    0 0 0 3 &intc 0 151 4
    0 0 0 4 &intc 0 152 4>;
  msi-parent = <&pcie0_msi>;

  perst-gpio = <&tlmm 79 0>;
  wake-gpio = <&tlmm 81 0>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&pcie0_clkreq_default
    &pcie0_perst_default
    &pcie0_wake_default>;
  pinctrl-1 = <&pcie0_clkreq_sleep
    &pcie0_perst_default
    &pcie0_wake_default>;

  gdsc-vdd-supply = <&pcie_0_gdsc>;
  vreg-1p8-supply = <&pm8150_l9>;
  vreg-0p9-supply = <&pm8150_l5>;
  vreg-cx-supply = <&VDD_CX_LEVEL>;
  qcom,vreg-1p8-voltage-level = <1200000 1200000 16000>;
  qcom,vreg-0p9-voltage-level = <880000 880000 73500>;
  qcom,vreg-cx-voltage-level = <65535
      256 0>;
  qcom,bw-scale = <64 19200000
    64 19200000
    256 100000000>;

  qcom,msm-bus,name = "pcie0";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <45 512 0 0>,
    <45 512 500 800>;

  clocks = <&clock_gcc 54>,
   <&clock_rpmh 0>,
   <&clock_gcc 50>,
   <&clock_gcc 52>,
   <&clock_gcc 53>,
   <&clock_gcc 55>,
   <&clock_gcc 74>,
   <&clock_gcc 56>,
   <&clock_gcc 3>,
   <&clock_gcc 47>,
   <&clock_gcc 23>;
  clock-names = "pcie_0_pipe_clk", "pcie_0_ref_clk_src",
    "pcie_0_aux_clk", "pcie_0_cfg_ahb_clk",
    "pcie_0_mstr_axi_clk", "pcie_0_slv_axi_clk",
    "pcie_0_ldo", "pcie_0_slv_q2a_axi_clk",
    "pcie_tbu_clk", "pcie_phy_refgen_clk",
    "pcie_ddrss_sf_tbu_clk";
  max-clock-frequency-hz = <0>, <0>, <19200000>, <0>, <0>, <0>,
     <0>, <0>, <0>, <0>, <100000000>, <0>;

  resets = <&clock_gcc 4>,
   <&clock_gcc 7>;
  reset-names = "pcie_0_core_reset",
    "pcie_0_phy_reset";

  dma-coherent;
  qcom,smmu-sid-base = <0x1c00>;
  iommu-map = <0x0 &apps_smmu 0x1c00 0x1>,
   <0x100 &apps_smmu 0x1c01 0x1>;

  qcom,boot-option = <0x1>;
  qcom,drv-supported;
  qcom,drv-l1ss-timeout-us = <10000>;
  qcom,use-19p2mhz-aux-clk;
  qcom,no-l0s-supported;
  qcom,l1-2-th-scale = <2>;
  qcom,l1-2-th-value = <70>;
  qcom,slv-addr-space-size = <0x4000000>;
  qcom,ep-latency = <10>;

  qcom,config-recovery;

  qcom,pcie-phy-ver = <1102>;
  qcom,phy-status-offset = <0x814>;
  qcom,phy-status-bit = <6>;
  qcom,phy-power-down-offset = <0x840>;
  qcom,phy-sequence = <0x0840 0x03 0x0
    0x0094 0x08 0x0
    0x0154 0x34 0x0
    0x016c 0x08 0x0
    0x0058 0x0f 0x0
    0x00a4 0x42 0x0
    0x0110 0x24 0x0
    0x011c 0x03 0x0
    0x0118 0xb4 0x0
    0x010c 0x02 0x0
    0x01bc 0x11 0x0
    0x00bc 0x82 0x0
    0x00d4 0x03 0x0
    0x00d0 0x55 0x0
    0x00cc 0x55 0x0
    0x00b0 0x1a 0x0
    0x00ac 0x0a 0x0
    0x00c4 0x68 0x0
    0x00e0 0x02 0x0
    0x00dc 0xaa 0x0
    0x00d8 0xab 0x0
    0x00b8 0x34 0x0
    0x00b4 0x14 0x0
    0x0158 0x01 0x0
    0x0074 0x06 0x0
    0x007c 0x16 0x0
    0x0084 0x36 0x0
    0x0078 0x06 0x0
    0x0080 0x16 0x0
    0x0088 0x36 0x0
    0x01b0 0x1e 0x0
    0x01ac 0xca 0x0
    0x01b8 0x18 0x0
    0x01b4 0xa2 0x0
    0x0050 0x07 0x0
    0x0010 0x01 0x0
    0x001c 0x31 0x0
    0x0020 0x01 0x0
    0x0024 0xde 0x0
    0x0028 0x07 0x0
    0x0030 0x4c 0x0
    0x0034 0x06 0x0
    0x029c 0x12 0x0
    0x0284 0x35 0x0
    0x023c 0x11 0x0
    0x051c 0x03 0x0
    0x0518 0x1c 0x0
    0x0524 0x1e 0x0
    0x04e8 0x00 0x0
    0x04ec 0x0e 0x0
    0x04f0 0x4a 0x0
    0x04f4 0x0f 0x0
    0x05b4 0x04 0x0
    0x0434 0x7f 0x0
    0x0444 0x70 0x0
    0x0510 0x17 0x0
    0x04d4 0x04 0x0
    0x04d8 0x07 0x0
    0x0598 0xd4 0x0
    0x059c 0x54 0x0
    0x05a0 0xdb 0x0
    0x05a4 0x3b 0x0
    0x05a8 0x31 0x0
    0x0584 0x24 0x0
    0x0588 0xe4 0x0
    0x058c 0xec 0x0
    0x0590 0x3b 0x0
    0x0594 0x36 0x0
    0x0570 0x3f 0x0
    0x0574 0x3f 0x0
    0x0578 0xff 0x0
    0x057c 0x7f 0x0
    0x0580 0x14 0x0
    0x04fc 0x00 0x0
    0x04f8 0xc0 0x0
    0x0460 0x30 0x0
    0x0464 0x00 0x0
    0x05bc 0x0c 0x0
    0x04dc 0x1b 0x0
    0x0408 0x0c 0x0
    0x0414 0x03 0x0
    0x05b8 0x30 0x0
    0x09a4 0x01 0x0
    0x0c90 0x00 0x0
    0x0c40 0x01 0x0
    0x0c48 0x01 0x0
    0x0c50 0x00 0x0
    0x0cb4 0x33 0x0
    0x0cbc 0x00 0x0
    0x0ce0 0x58 0x0
    0x0ca4 0x0f 0x0
    0x0048 0x90 0x0
    0x0c1c 0xc1 0x0
    0x0988 0x77 0x0
    0x0998 0x0b 0x0
    0x08dc 0x0d 0x0
    0x09ec 0x12 0x0
    0x0800 0x00 0x0
    0x0844 0x03 0x0>;

  pcie0_rp: pcie0_rp {
   reg = <0 0 0 0 0>;
  };
 };

 pcie0_msi: qcom,pcie0_msi@17a10040 {
  compatible = "qcom,pci-msi";
  msi-controller;
  reg = <0x17a10040 0x0>;
  interrupt-parent = <&intc>;
  interrupts = <0 768 1>,
   <0 769 1>,
   <0 770 1>,
   <0 771 1>,
   <0 772 1>,
   <0 773 1>,
   <0 774 1>,
   <0 775 1>,
   <0 776 1>,
   <0 777 1>,
   <0 778 1>,
   <0 779 1>,
   <0 780 1>,
   <0 781 1>,
   <0 782 1>,
   <0 783 1>,
   <0 784 1>,
   <0 785 1>,
   <0 786 1>,
   <0 787 1>,
   <0 788 1>,
   <0 789 1>,
   <0 790 1>,
   <0 791 1>,
   <0 792 1>,
   <0 793 1>,
   <0 794 1>,
   <0 795 1>,
   <0 796 1>,
   <0 797 1>,
   <0 798 1>,
   <0 799 1>;
 };

 pcie1: qcom,pcie@1c08000 {
  compatible = "qcom,pci-msm";

  reg = <0x01c08000 0x3000>,
   <0x01c0e000 0x2000>,
   <0x40000000 0xf1d>,
   <0x40000f20 0xa8>,
   <0x40001000 0x1000>,
   <0x40100000 0x100000>;
  reg-names = "parf", "phy", "dm_core", "elbi", "iatu", "conf";

  cell-index = <1>;
  linux,pci-domain = <1>;

  #address-cells = <3>;
  #size-cells = <2>;
  ranges = <0x01000000 0x0 0x40200000 0x40200000 0x0 0x100000>,
   <0x02000000 0x0 0x40300000 0x40300000 0x0 0x1fd00000>;

  interrupt-parent = <&pcie1>;
  interrupts = <0 1 2 3 4>;
  interrupt-names = "int_global_int", "int_a", "int_b", "int_c",
    "int_d";
  #interrupt-cells = <1>;
  interrupt-map-mask = <0 0 0 0xffffffff>;
  interrupt-map = <0 0 0 0 &intc 0 306 4
    0 0 0 1 &intc 0 434 4
    0 0 0 2 &intc 0 435 4
    0 0 0 3 &intc 0 438 4
    0 0 0 4 &intc 0 439 4>;
  msi-parent = <&pcie1_msi>;

  perst-gpio = <&tlmm 82 0>;
  wake-gpio = <&tlmm 84 0>;
  pinctrl-names = "default";
  pinctrl-0 = <&pcie1_clkreq_default
    &pcie1_perst_default
    &pcie1_wake_default>;

  gdsc-vdd-supply = <&pcie_1_gdsc>;
  vreg-1p8-supply = <&pm8150_l9>;
  vreg-0p9-supply = <&pm8150_l5>;
  vreg-cx-supply = <&VDD_CX_LEVEL>;
  qcom,vreg-1p8-voltage-level = <1200000 1200000 25000>;
  qcom,vreg-0p9-voltage-level = <880000 880000 98800>;
  qcom,vreg-cx-voltage-level = <65535
      256 0>;
  qcom,bw-scale = <64 19200000
    64 19200000
    256 100000000>;

  qcom,msm-bus,name = "pcie1";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <100 512 0 0>,
    <100 512 500 800>;

  clocks = <&clock_gcc 61>,
   <&clock_rpmh 0>,
   <&clock_gcc 57>,
   <&clock_gcc 59>,
   <&clock_gcc 60>,
   <&clock_gcc 62>,
   <&clock_gcc 75>,
   <&clock_gcc 63>,
   <&clock_gcc 3>,
   <&clock_gcc 48>,
   <&clock_gcc 23>;
  clock-names = "pcie_1_pipe_clk", "pcie_1_ref_clk_src",
    "pcie_1_aux_clk", "pcie_1_cfg_ahb_clk",
    "pcie_1_mstr_axi_clk", "pcie_1_slv_axi_clk",
    "pcie_1_ldo", "pcie_1_slv_q2a_axi_clk",
    "pcie_tbu_clk", "pcie_phy_refgen_clk",
    "pcie_ddrss_sf_tbu_clk";
  max-clock-frequency-hz = <0>, <0>, <19200000>, <0>, <0>, <0>,
     <0>, <0>, <0>, <0>, <100000000>, <0>;

  resets = <&clock_gcc 9>,
   <&clock_gcc 12>;
  reset-names = "pcie_1_core_reset",
    "pcie_1_phy_reset";

  dma-coherent;
  qcom,smmu-sid-base = <0x1c80>;
  iommu-map = <0x0 &apps_smmu 0x1c80 0x1>,
   <0x100 &apps_smmu 0x1c81 0x1>;

  qcom,boot-option = <0x1>;
  qcom,drv-supported;
  qcom,use-19p2mhz-aux-clk;
  qcom,no-l0s-supported;
  qcom,slv-addr-space-size = <0x20000000>;
  qcom,ep-latency = <10>;

  qcom,pcie-phy-ver = <1102>;
  qcom,phy-status-offset = <0xa14>;
  qcom,phy-status-bit = <6>;
  qcom,phy-power-down-offset = <0xa40>;
  qcom,phy-sequence = <0x0a40 0x03 0x0
    0x0010 0x01 0x0
    0x001c 0x31 0x0
    0x0020 0x01 0x0
    0x0024 0xde 0x0
    0x0028 0x07 0x0
    0x0030 0x4c 0x0
    0x0034 0x06 0x0
    0x0048 0x90 0x0
    0x0058 0x0f 0x0
    0x0074 0x06 0x0
    0x0078 0x06 0x0
    0x007c 0x16 0x0
    0x0080 0x16 0x0
    0x0084 0x36 0x0
    0x0088 0x36 0x0
    0x0094 0x08 0x0
    0x00a4 0x42 0x0
    0x00ac 0x0a 0x0
    0x00b0 0x1a 0x0
    0x00b4 0x14 0x0
    0x00b8 0x34 0x0
    0x00bc 0x82 0x0
    0x00c4 0x68 0x0
    0x00cc 0x55 0x0
    0x00d0 0x55 0x0
    0x00d4 0x03 0x0
    0x00d8 0xab 0x0
    0x00dc 0xaa 0x0
    0x00e0 0x02 0x0
    0x010c 0x02 0x0
    0x0110 0x24 0x0
    0x0118 0xb4 0x0
    0x011c 0x03 0x0
    0x0154 0x34 0x0
    0x0158 0x01 0x0
    0x016c 0x08 0x0
    0x01ac 0xca 0x0
    0x01b0 0x1e 0x0
    0x01b4 0xa2 0x0
    0x01b8 0x18 0x0
    0x01bc 0x11 0x0
    0x023c 0x11 0x0
    0x0284 0x75 0x0
    0x029c 0x12 0x0
    0x0304 0x02 0x0
    0x0408 0x0c 0x0
    0x0414 0x03 0x0
    0x0434 0x7f 0x0
    0x0444 0x70 0x0
    0x0460 0x30 0x0
    0x04d4 0x04 0x0
    0x04d8 0x07 0x0
    0x04dc 0x1b 0x0
    0x04e8 0x04 0x0
    0x04ec 0x0e 0x0
    0x04f0 0x4a 0x0
    0x04f4 0x0f 0x0
    0x04f8 0xc0 0x0
    0x04fc 0x00 0x0
    0x0510 0x17 0x0
    0x0518 0x1c 0x0
    0x051c 0x03 0x0
    0x0524 0x1e 0x0
    0x0570 0xbf 0x0
    0x0574 0x3f 0x0
    0x0578 0xff 0x0
    0x057c 0x7f 0x0
    0x0580 0x15 0x0
    0x0584 0x24 0x0
    0x0588 0xe4 0x0
    0x058c 0xec 0x0
    0x0590 0x3b 0x0
    0x0594 0x36 0x0
    0x0598 0xd4 0x0
    0x059c 0x54 0x0
    0x05a0 0xdb 0x0
    0x05a4 0x3b 0x0
    0x05a8 0x31 0x0
    0x05bc 0x0c 0x0
    0x05b8 0x38 0x0
    0x063c 0x11 0x0
    0x0684 0x75 0x0
    0x069c 0x12 0x0
    0x0704 0x20 0x0
    0x0808 0x0c 0x0
    0x0814 0x03 0x0
    0x0834 0x7f 0x0
    0x0844 0x70 0x0
    0x0860 0x30 0x0
    0x08d4 0x04 0x0
    0x08d8 0x07 0x0
    0x08dc 0x1b 0x0
    0x08e8 0x04 0x0
    0x08ec 0x0e 0x0
    0x08f0 0x4a 0x0
    0x08f4 0x0f 0x0
    0x08f8 0xc0 0x0
    0x08fc 0x00 0x0
    0x0910 0x17 0x0
    0x0918 0x1c 0x0
    0x091c 0x03 0x0
    0x0924 0x1e 0x0
    0x0970 0xbf 0x0
    0x0974 0x3f 0x0
    0x0978 0xff 0x0
    0x097c 0x7f 0x0
    0x0980 0x15 0x0
    0x0984 0x24 0x0
    0x0988 0xe4 0x0
    0x098c 0xec 0x0
    0x0990 0x3b 0x0
    0x0994 0x36 0x0
    0x0998 0xd4 0x0
    0x099c 0x54 0x0
    0x09a0 0xdb 0x0
    0x09a4 0x3b 0x0
    0x09a8 0x31 0x0
    0x09bc 0x0c 0x0
    0x09b8 0x38 0x0
    0x0adc 0x05 0x0
    0x0b88 0x77 0x0
    0x0b98 0x0b 0x0
    0x0ba4 0x01 0x0
    0x0be0 0x0f 0x0
    0x0e0c 0x0d 0x0
    0x0e14 0x07 0x0
    0x0e1c 0xc1 0x0
    0x0e40 0x01 0x0
    0x0e48 0x01 0x0
    0x0e90 0x00 0x0
    0x0eb4 0x33 0x0
    0x0ebc 0x00 0x0
    0x0ee0 0x58 0x0
    0x0a00 0x00 0x0
    0x0a44 0x03 0x0>;

  pcie1_rp: pcie1_rp {
   reg = <0 0 0 0 0>;
  };
 };

 pcie1_msi: qcom,pcie1_msi@17a10040 {
  compatible = "qcom,pci-msi";
  msi-controller;
  reg = <0x17a10040 0x0>;
  interrupt-parent = <&intc>;
  interrupts = <0 800 1>,
   <0 801 1>,
   <0 802 1>,
   <0 803 1>,
   <0 804 1>,
   <0 805 1>,
   <0 806 1>,
   <0 807 1>,
   <0 808 1>,
   <0 809 1>,
   <0 810 1>,
   <0 811 1>,
   <0 812 1>,
   <0 813 1>,
   <0 814 1>,
   <0 815 1>,
   <0 816 1>,
   <0 817 1>,
   <0 818 1>,
   <0 819 1>,
   <0 820 1>,
   <0 821 1>,
   <0 822 1>,
   <0 823 1>,
   <0 824 1>,
   <0 825 1>,
   <0 826 1>,
   <0 827 1>,
   <0 828 1>,
   <0 829 1>,
   <0 830 1>,
   <0 831 1>;
 };

 pcie2: qcom,pcie@1c10000 {
  compatible = "qcom,pci-msm";

  reg = <0x01c10000 0x3000>,
   <0x01c16000 0x2000>,
   <0x64000000 0xf1d>,
   <0x64000f20 0xa8>,
   <0x64001000 0x1000>,
   <0x64100000 0x100000>;
  reg-names = "parf", "phy", "dm_core", "elbi", "iatu", "conf";

  cell-index = <2>;
  linux,pci-domain = <2>;

  #address-cells = <3>;
  #size-cells = <2>;
  ranges = <0x01000000 0x0 0x64200000 0x64200000 0x0 0x100000>,
   <0x02000000 0x0 0x64300000 0x64300000 0x0 0x3d00000>;

  interrupt-parent = <&pcie2>;
  interrupts = <0 1 2 3 4>;
  interrupt-names = "int_global_int", "int_a", "int_b", "int_c",
    "int_d";
  #interrupt-cells = <1>;
  interrupt-map-mask = <0 0 0 0xffffffff>;
  interrupt-map = <0 0 0 0 &intc 0 236 4
    0 0 0 1 &intc 0 290 4
    0 0 0 2 &intc 0 415 4
    0 0 0 3 &intc 0 416 4
    0 0 0 4 &intc 0 417 4>;
  msi-parent = <&pcie2_msi>;

  perst-gpio = <&tlmm 85 0>;
  wake-gpio = <&tlmm 87 0>;
  pinctrl-names = "default";
  pinctrl-0 = <&pcie2_clkreq_default
    &pcie2_perst_default
    &pcie2_wake_default>;

  gdsc-vdd-supply = <&pcie_2_gdsc>;
  vreg-1p8-supply = <&pm8150_l9>;
  vreg-0p9-supply = <&pm8150_l5>;
  vreg-cx-supply = <&VDD_CX_LEVEL>;
  qcom,vreg-1p8-voltage-level = <1200000 1200000 25500>;
  qcom,vreg-0p9-voltage-level = <880000 880000 98800>;
  qcom,vreg-cx-voltage-level = <65535
      256 0>;
  qcom,bw-scale = <64 19200000
    64 19200000
    256 100000000>;

  qcom,msm-bus,name = "pcie2";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <108 512 0 0>,
    <108 512 500 800>;

  clocks = <&clock_gcc 68>,
   <&clock_rpmh 0>,
   <&clock_gcc 64>,
   <&clock_gcc 66>,
   <&clock_gcc 67>,
   <&clock_gcc 69>,
   <&clock_gcc 71>,
   <&clock_gcc 70>,
   <&clock_gcc 3>,
   <&clock_gcc 49>,
   <&clock_gcc 23>;
  clock-names = "pcie_2_pipe_clk", "pcie_2_ref_clk_src",
    "pcie_2_aux_clk", "pcie_2_cfg_ahb_clk",
    "pcie_2_mstr_axi_clk", "pcie_2_slv_axi_clk",
    "pcie_2_ldo", "pcie_2_slv_q2a_axi_clk",
    "pcie_tbu_clk", "pcie_phy_refgen_clk",
    "pcie_ddrss_sf_tbu_clk";
  max-clock-frequency-hz = <0>, <0>, <19200000>, <0>, <0>, <0>,
     <0>, <0>, <0>, <0>, <100000000>, <0>;

  resets = <&clock_gcc 14>,
   <&clock_gcc 17>;
  reset-names = "pcie_2_core_reset",
    "pcie_2_phy_reset";

  dma-coherent;
  qcom,smmu-sid-base = <0x1d00>;
  iommu-map = <0x0 &apps_smmu 0x1d00 0x1>,
   <0x100 &apps_smmu 0x1d01 0x1>;

  qcom,boot-option = <0x1>;
  qcom,drv-supported;
  qcom,use-19p2mhz-aux-clk;
  qcom,no-l0s-supported;
  qcom,slv-addr-space-size = <0x4000000>;
  qcom,ep-latency = <10>;

  qcom,pcie-phy-ver = <1102>;
  qcom,phy-status-offset = <0xa14>;
  qcom,phy-status-bit = <6>;
  qcom,phy-power-down-offset = <0xa40>;
  qcom,phy-sequence = <0x0a40 0x03 0x0
    0x0010 0x01 0x0
    0x001c 0x31 0x0
    0x0020 0x01 0x0
    0x0024 0xde 0x0
    0x0028 0x07 0x0
    0x0030 0x4c 0x0
    0x0034 0x06 0x0
    0x0048 0x90 0x0
    0x0058 0x0f 0x0
    0x0074 0x06 0x0
    0x0078 0x06 0x0
    0x007c 0x16 0x0
    0x0080 0x16 0x0
    0x0084 0x36 0x0
    0x0088 0x36 0x0
    0x0094 0x08 0x0
    0x00a4 0x42 0x0
    0x00ac 0x0a 0x0
    0x00b0 0x1a 0x0
    0x00b4 0x14 0x0
    0x00b8 0x34 0x0
    0x00bc 0x82 0x0
    0x00c4 0x68 0x0
    0x00cc 0x55 0x0
    0x00d0 0x55 0x0
    0x00d4 0x03 0x0
    0x00d8 0xab 0x0
    0x00dc 0xaa 0x0
    0x00e0 0x02 0x0
    0x010c 0x02 0x0
    0x0110 0x24 0x0
    0x0118 0xb4 0x0
    0x011c 0x03 0x0
    0x0154 0x34 0x0
    0x0158 0x01 0x0
    0x016c 0x08 0x0
    0x01ac 0xca 0x0
    0x01b0 0x1e 0x0
    0x01b4 0xa2 0x0
    0x01b8 0x18 0x0
    0x01bc 0x11 0x0
    0x023c 0x11 0x0
    0x0284 0x75 0x0
    0x029c 0x12 0x0
    0x0304 0x02 0x0
    0x0408 0x0c 0x0
    0x0414 0x03 0x0
    0x0434 0x7f 0x0
    0x0444 0x70 0x0
    0x0460 0x30 0x0
    0x04d4 0x04 0x0
    0x04d8 0x07 0x0
    0x04dc 0x1b 0x0
    0x04e8 0x04 0x0
    0x04ec 0x0e 0x0
    0x04f0 0x4a 0x0
    0x04f4 0x0f 0x0
    0x04f8 0xc0 0x0
    0x04fc 0x00 0x0
    0x0510 0x17 0x0
    0x0518 0x1c 0x0
    0x051c 0x03 0x0
    0x0524 0x1e 0x0
    0x0570 0xbf 0x0
    0x0574 0x3f 0x0
    0x0578 0xff 0x0
    0x057c 0x7f 0x0
    0x0580 0x15 0x0
    0x0584 0x24 0x0
    0x0588 0xe4 0x0
    0x058c 0xec 0x0
    0x0590 0x3b 0x0
    0x0594 0x36 0x0
    0x0598 0xd4 0x0
    0x059c 0x54 0x0
    0x05a0 0xdb 0x0
    0x05a4 0x3b 0x0
    0x05a8 0x31 0x0
    0x05bc 0x0c 0x0
    0x05b8 0x38 0x0
    0x063c 0x11 0x0
    0x0684 0x75 0x0
    0x069c 0x12 0x0
    0x0704 0x20 0x0
    0x0808 0x0c 0x0
    0x0814 0x03 0x0
    0x0834 0x7f 0x0
    0x0844 0x70 0x0
    0x0860 0x30 0x0
    0x08d4 0x04 0x0
    0x08d8 0x07 0x0
    0x08dc 0x1b 0x0
    0x08e8 0x04 0x0
    0x08ec 0x0e 0x0
    0x08f0 0x4a 0x0
    0x08f4 0x0f 0x0
    0x08f8 0xc0 0x0
    0x08fc 0x00 0x0
    0x0910 0x17 0x0
    0x0918 0x1c 0x0
    0x091c 0x03 0x0
    0x0924 0x1e 0x0
    0x0970 0xbf 0x0
    0x0974 0x3f 0x0
    0x0978 0xff 0x0
    0x097c 0x7f 0x0
    0x0980 0x15 0x0
    0x0984 0x24 0x0
    0x0988 0xe4 0x0
    0x098c 0xec 0x0
    0x0990 0x3b 0x0
    0x0994 0x36 0x0
    0x0998 0xd4 0x0
    0x099c 0x54 0x0
    0x09a0 0xdb 0x0
    0x09a4 0x3b 0x0
    0x09a8 0x31 0x0
    0x09bc 0x0c 0x0
    0x09b8 0x38 0x0
    0x0adc 0x05 0x0
    0x0b88 0x77 0x0
    0x0b98 0x0b 0x0
    0x0ba4 0x01 0x0
    0x0be0 0x0f 0x0
    0x0e0c 0x0d 0x0
    0x0e14 0x07 0x0
    0x0e1c 0xc1 0x0
    0x0e40 0x01 0x0
    0x0e48 0x01 0x0
    0x0e90 0x00 0x0
    0x0eb4 0x33 0x0
    0x0ebc 0x00 0x0
    0x0ee0 0x58 0x0
    0x0a00 0x00 0x0
    0x0a44 0x03 0x0>;

  pcie2_rp: pcie2_rp {
   reg = <0 0 0 0 0>;
  };
 };

 pcie2_msi: qcom,pcie2_msi@17a10040 {
  compatible = "qcom,pci-msi";
  msi-controller;
  reg = <0x17a10040 0x0>;
  interrupt-parent = <&intc>;
  interrupts = <0 832 1>,
   <0 833 1>,
   <0 834 1>,
   <0 835 1>,
   <0 836 1>,
   <0 837 1>,
   <0 838 1>,
   <0 839 1>,
   <0 840 1>,
   <0 841 1>,
   <0 842 1>,
   <0 843 1>,
   <0 844 1>,
   <0 845 1>,
   <0 846 1>,
   <0 847 1>,
   <0 848 1>,
   <0 849 1>,
   <0 850 1>,
   <0 851 1>,
   <0 852 1>,
   <0 853 1>,
   <0 854 1>,
   <0 855 1>,
   <0 856 1>,
   <0 857 1>,
   <0 858 1>,
   <0 859 1>,
   <0 860 1>,
   <0 861 1>,
   <0 862 1>,
   <0 863 1>;
 };
};
# 5036 "../arch/arm64/boot/dts/vendor/qcom/kona.dtsi" 2
# 1 "../arch/arm64/boot/dts/vendor/qcom/kona-mhi.dtsi" 1
&pcie2_rp {
 #address-cells = <5>;
 #size-cells = <0>;

 mhi_0: qcom,mhi@0 {
  reg = <0 0 0 0 0 >;


  qcom,iommu-group = <&mhi_0_iommu_group>;


  qcom,msm-bus,name = "mhi0";
  qcom,msm-bus,num-cases = <4>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <108 512
    0 0>,
    <108 512
    0 0>,
    <108 512
    500000 0>,
    <108 512
    1000000 0>;

  esoc-names = "mdm";
  esoc-0 = <&mdm0>;


  mhi,max-channels = <111>;
  mhi,timeout = <2000>;
  mhi,buffer-len = <0x8000>;
  mhi,sfr-support;
  mhi,name = "esoc0";

  #address-cells = <1>;
  #size-cells = <1>;

  mhi_0_iommu_group: mhi_0_iommu_group {
   qcom,iommu-dma-addr-pool = <0x20000000 0x1fffffff>;
   qcom,iommu-dma = "fastmap";
   qcom,iommu-pagetable = "coherent";
  };

  mhi_channels: mhi_channels {
   #address-cells = <1>;
   #size-cells = <0>;

   mhi_chan@0 {
    reg = <0>;
    label = "LOOPBACK";
    mhi,num-elements = <64>;
    mhi,event-ring = <2>;
    mhi,chan-dir = <1>;
    mhi,data-type = <0>;
    mhi,doorbell-mode = <2>;
    mhi,ee = <0x4>;
   };

   mhi_chan@1 {
    reg = <1>;
    label = "LOOPBACK";
    mhi,num-elements = <64>;
    mhi,event-ring = <2>;
    mhi,chan-dir = <2>;
    mhi,data-type = <0>;
    mhi,doorbell-mode = <2>;
    mhi,ee = <0x4>;
   };

   mhi_chan@2 {
    reg = <2>;
    label = "SAHARA";
    mhi,num-elements = <128>;
    mhi,event-ring = <1>;
    mhi,chan-dir = <1>;
    mhi,data-type = <0>;
    mhi,doorbell-mode = <2>;
    mhi,ee = <0x2>;
   };

   mhi_chan@3 {
    reg = <3>;
    label = "SAHARA";
    mhi,num-elements = <128>;
    mhi,event-ring = <1>;
    mhi,chan-dir = <2>;
    mhi,data-type = <0>;
    mhi,doorbell-mode = <2>;
    mhi,ee = <0x2>;
   };

   mhi_chan@4 {
    reg = <4>;
    label = "DIAG";
    mhi,num-elements = <64>;
    mhi,event-ring = <1>;
    mhi,chan-dir = <1>;
    mhi,data-type = <0>;
    mhi,doorbell-mode = <2>;
    mhi,ee = <0x4>;
   };

   mhi_chan@5 {
    reg = <5>;
    label = "DIAG";
    mhi,num-elements = <64>;
    mhi,event-ring = <3>;
    mhi,chan-dir = <2>;
    mhi,data-type = <0>;
    mhi,doorbell-mode = <2>;
    mhi,ee = <0x4>;
   };

   mhi_chan@8 {
    reg = <8>;
    label = "QDSS";
    mhi,num-elements = <64>;
    mhi,event-ring = <1>;
    mhi,chan-dir = <1>;
    mhi,data-type = <0>;
    mhi,doorbell-mode = <2>;
    mhi,ee = <0x4>;
   };

   mhi_chan@9 {
    reg = <9>;
    label = "QDSS";
    mhi,num-elements = <128>;
    mhi,event-ring = <1>;
    mhi,chan-dir = <2>;
    mhi,data-type = <0>;
    mhi,doorbell-mode = <2>;
    mhi,ee = <0x4>;
   };

   mhi_chan@10 {
    reg = <10>;
    label = "EFS";
    mhi,num-elements = <64>;
    mhi,event-ring = <1>;
    mhi,chan-dir = <1>;
    mhi,data-type = <0>;
    mhi,doorbell-mode = <2>;
    mhi,ee = <0x4>;
   };

   mhi_chan@11 {
    reg = <11>;
    label = "EFS";
    mhi,num-elements = <64>;
    mhi,event-ring = <1>;
    mhi,chan-dir = <2>;
    mhi,data-type = <0>;
    mhi,doorbell-mode = <2>;
    mhi,ee = <0x4>;
    mhi,wake-capable;
   };

   mhi_chan@14 {
    reg = <14>;
    label = "QMI0";
    mhi,num-elements = <64>;
    mhi,event-ring = <1>;
    mhi,chan-dir = <1>;
    mhi,data-type = <0>;
    mhi,doorbell-mode = <2>;
    mhi,ee = <0x4>;
   };

   mhi_chan@15 {
    reg = <15>;
    label = "QMI0";
    mhi,num-elements = <64>;
    mhi,event-ring = <2>;
    mhi,chan-dir = <2>;
    mhi,data-type = <0>;
    mhi,doorbell-mode = <2>;
    mhi,ee = <0x4>;
   };

   mhi_chan@16 {
    reg = <16>;
    label = "QMI1";
    mhi,num-elements = <64>;
    mhi,event-ring = <3>;
    mhi,chan-dir = <1>;
    mhi,data-type = <0>;
    mhi,doorbell-mode = <2>;
    mhi,ee = <0x4>;
   };

   mhi_chan@17 {
    reg = <17>;
    label = "QMI1";
    mhi,num-elements = <64>;
    mhi,event-ring = <3>;
    mhi,chan-dir = <2>;
    mhi,data-type = <0>;
    mhi,doorbell-mode = <2>;
    mhi,ee = <0x4>;
   };

   mhi_chan@18 {
    reg = <18>;
    label = "IP_CTRL";
    mhi,num-elements = <64>;
    mhi,event-ring = <1>;
    mhi,chan-dir = <1>;
    mhi,data-type = <0>;
    mhi,doorbell-mode = <2>;
    mhi,ee = <0x4>;
   };

   mhi_chan@19 {
    reg = <19>;
    label = "IP_CTRL";
    mhi,num-elements = <64>;
    mhi,event-ring = <1>;
    mhi,chan-dir = <2>;
    mhi,data-type = <0>;
    mhi,doorbell-mode = <2>;
    mhi,ee = <0x4>;
    mhi,auto-queue;
   };

   mhi_chan@20 {
    reg = <20>;
    label = "IPCR";
    mhi,num-elements = <64>;
    mhi,event-ring = <2>;
    mhi,chan-dir = <1>;
    mhi,data-type = <1>;
    mhi,doorbell-mode = <2>;
    mhi,ee = <0x4>;
    mhi,auto-start;
   };

   mhi_chan@21 {
    reg = <21>;
    label = "IPCR";
    mhi,num-elements = <64>;
    mhi,event-ring = <2>;
    mhi,chan-dir = <2>;
    mhi,data-type = <0>;
    mhi,doorbell-mode = <2>;
    mhi,ee = <0x4>;
    mhi,auto-queue;
    mhi,auto-start;
   };

   mhi_chan@22 {
    reg = <22>;
    label = "TF";
    mhi,num-elements = <64>;
    mhi,event-ring = <2>;
    mhi,chan-dir = <1>;
    mhi,data-type = <0>;
    mhi,doorbell-mode = <2>;
    mhi,ee = <0x4>;
   };

   mhi_chan@23 {
    reg = <23>;
    label = "TF";
    mhi,num-elements = <64>;
    mhi,event-ring = <2>;
    mhi,chan-dir = <2>;
    mhi,data-type = <0>;
    mhi,doorbell-mode = <2>;
    mhi,ee = <0x4>;
   };

   mhi_chan@25 {
    reg = <25>;
    label = "BL";
    mhi,num-elements = <32>;
    mhi,event-ring = <1>;
    mhi,chan-dir = <2>;
    mhi,data-type = <0>;
    mhi,doorbell-mode = <2>;
    mhi,ee = <0x2>;
    mhi,auto-queue;
    mhi,auto-start;
   };

   mhi_chan@26 {
    reg = <26>;
    label = "DCI";
    mhi,num-elements = <64>;
    mhi,event-ring = <3>;
    mhi,chan-dir = <1>;
    mhi,data-type = <0>;
    mhi,doorbell-mode = <2>;
    mhi,ee = <0x4>;
   };

   mhi_chan@27 {
    reg = <27>;
    label = "DCI";
    mhi,num-elements = <64>;
    mhi,event-ring = <3>;
    mhi,chan-dir = <2>;
    mhi,data-type = <0>;
    mhi,doorbell-mode = <2>;
    mhi,ee = <0x4>;
   };

   mhi_chan@32 {
    reg = <32>;
    label = "DUN";
    mhi,num-elements = <64>;
    mhi,event-ring = <3>;
    mhi,chan-dir = <1>;
    mhi,data-type = <0>;
    mhi,doorbell-mode = <2>;
    mhi,ee = <0x4>;
   };

   mhi_chan@33 {
    reg = <33>;
    label = "DUN";
    mhi,num-elements = <64>;
    mhi,event-ring = <3>;
    mhi,chan-dir = <2>;
    mhi,data-type = <0>;
    mhi,doorbell-mode = <2>;
    mhi,ee = <0x4>;
   };

   mhi_chan@50 {
    reg = <50>;
    label = "ADSP_0";
    mhi,event-ring = <4>;
    mhi,chan-dir = <0>;
    mhi,data-type = <3>;
    mhi,ee = <0x4>;
    mhi,offload-chan;
   };

   mhi_chan@51 {
    reg = <51>;
    label = "ADSP_1";
    mhi,event-ring = <4>;
    mhi,chan-dir = <0>;
    mhi,data-type = <3>;
    mhi,ee = <0x4>;
    mhi,offload-chan;
   };

   mhi_chan@52 {
    reg = <52>;
    label = "SLPI_0";
    mhi,event-ring = <5>;
    mhi,chan-dir = <0>;
    mhi,data-type = <3>;
    mhi,ee = <0x4>;
    mhi,offload-chan;
   };

   mhi_chan@53 {
    reg = <53>;
    label = "SLPI_1";
    mhi,event-ring = <5>;
    mhi,chan-dir = <0>;
    mhi,data-type = <3>;
    mhi,ee = <0x4>;
    mhi,offload-chan;
   };

   mhi_chan@70 {
    reg = <70>;
    label = "ADSP_2";
    mhi,event-ring = <4>;
    mhi,chan-dir = <0>;
    mhi,data-type = <3>;
    mhi,ee = <0x4>;
    mhi,offload-chan;
   };

   mhi_chan@71 {
    reg = <71>;
    label = "ADSP_3";
    mhi,event-ring = <4>;
    mhi,chan-dir = <0>;
    mhi,data-type = <3>;
    mhi,ee = <0x4>;
    mhi,offload-chan;
   };

   mhi_chan@72 {
    reg = <72>;
    label = "SLPI_2";
    mhi,event-ring = <5>;
    mhi,chan-dir = <0>;
    mhi,data-type = <3>;
    mhi,ee = <0x4>;
    mhi,offload-chan;
   };

   mhi_chan@73 {
    reg = <73>;
    label = "SLPI_3";
    mhi,event-ring = <5>;
    mhi,chan-dir = <0>;
    mhi,data-type = <3>;
    mhi,ee = <0x4>;
    mhi,offload-chan;
   };

   mhi_chan@80 {
    reg = <80>;
    label = "AUDIO_VOICE_0";
    mhi,event-ring = <0>;
    mhi,chan-dir = <0>;
    mhi,ee = <0x4>;
    mhi,data-type = <3>;
    mhi,offload-chan;
    status = "ok";
   };

   mhi_chan@100 {
    reg = <100>;
    label = "IP_HW0";
    mhi,num-elements = <512>;
    mhi,event-ring = <7>;
    mhi,chan-dir = <1>;
    mhi,data-type = <1>;
    mhi,doorbell-mode = <3>;
    mhi,ee = <0x4>;
    mhi,db-mode-switch;
   };

   mhi_chan@101 {
    reg = <101>;
    label = "IP_HW0";
    mhi,num-elements = <512>;
    mhi,event-ring = <8>;
    mhi,chan-dir = <2>;
    mhi,data-type = <4>;
    mhi,doorbell-mode = <3>;
    mhi,ee = <0x4>;
   };

   mhi_chan@102 {
    reg = <102>;
    label = "IP_HW_ADPL";
    mhi,event-ring = <9>;
    mhi,chan-dir = <2>;
    mhi,data-type = <3>;
    mhi,ee = <0x4>;
    mhi,offload-chan;
    mhi,lpm-notify;
   };

   mhi_chan@103 {
    reg = <103>;
    label = "IP_HW_QDSS";
    mhi,num-elements = <128>;
    mhi,event-ring = <10>;
    mhi,chan-dir = <2>;
    mhi,data-type = <0>;
    mhi,doorbell-mode = <2>;
    mhi,ee = <0x4>;
   };

   mhi_chan@104 {
    reg = <104>;
    label = "IP_HW0_RSC";
    mhi,num-elements = <512>;
    mhi,local-elements = <3078>;
    mhi,event-ring = <8>;
    mhi,chan-dir = <2>;
    mhi,data-type = <5>;
    mhi,doorbell-mode = <3>;
    mhi,ee = <0x4>;
    mhi,chan-type = <3>;
   };

   mhi_chan@105 {
    reg = <105>;
    label = "IP_HW_MHIP_0";
    mhi,event-ring = <11>;
    mhi,chan-dir = <1>;
    mhi,data-type = <3>;
    mhi,ee = <0x4>;
    mhi,offload-chan;
   };

   mhi_chan@106 {
    reg = <106>;
    label = "IP_HW_MHIP_0";
    mhi,event-ring = <12>;
    mhi,chan-dir = <2>;
    mhi,data-type = <3>;
    mhi,ee = <0x4>;
    mhi,offload-chan;
    mhi,lpm-notify;
   };

   mhi_chan@107 {
    reg = <107>;
    label = "IP_HW_MHIP_1";
    mhi,event-ring = <13>;
    mhi,chan-dir = <1>;
    mhi,data-type = <3>;
    mhi,ee = <0x4>;
    mhi,offload-chan;
   };

   mhi_chan@108 {
    reg = <108>;
    label = "IP_HW_MHIP_1";
    mhi,event-ring = <14>;
    mhi,chan-dir = <2>;
    mhi,data-type = <3>;
    mhi,ee = <0x4>;
    mhi,offload-chan;
    mhi,lpm-notify;
   };

   mhi_chan@109 {
    reg = <109>;
    label = "RMNET_CTL";
    mhi,num-elements = <128>;
    mhi,event-ring = <15>;
    mhi,chan-dir = <1>;
    mhi,data-type = <1>;
    mhi,doorbell-mode = <2>;
    mhi,ee = <0x4>;
   };

   mhi_chan@110 {
    reg = <110>;
    label = "RMNET_CTL";
    mhi,num-elements = <128>;
    mhi,event-ring = <16>;
    mhi,chan-dir = <2>;
    mhi,data-type = <0>;
    mhi,doorbell-mode = <2>;
    mhi,ee = <0x4>;
   };
  };

  mhi_events: mhi_events {
   #address-cells = <1>;
   #size-cells = <0>;

   mhi_event@0 {
    reg = <0>;
    mhi,num-elements = <32>;
    mhi,intmod = <0>;
    mhi,msi = <1>;
    mhi,priority = <0>;
    mhi,brstmode = <2>;
    mhi,data-type = <1>;
   };

   mhi_event@1 {
    mhi,num-elements = <256>;
    mhi,intmod = <0>;
    mhi,msi = <2>;
    mhi,priority = <1>;
    mhi,brstmode = <2>;
   };

   mhi_event@2 {
    mhi,num-elements = <256>;
    mhi,intmod = <0>;
    mhi,msi = <3>;
    mhi,priority = <1>;
    mhi,brstmode = <2>;
   };

   mhi_event@3 {
    mhi,num-elements = <256>;
    mhi,intmod = <0>;
    mhi,msi = <4>;
    mhi,priority = <1>;
    mhi,brstmode = <2>;
   };

   mhi_event@4 {
    mhi,num-elements = <512>;
    mhi,intmod = <5>;
    mhi,msi = <0>;
    mhi,priority = <1>;
    mhi,brstmode = <3>;
    mhi,client-manage;
    mhi,offload;
   };

   mhi_event@5 {
    mhi,num-elements = <512>;
    mhi,intmod = <5>;
    mhi,msi = <0>;
    mhi,priority = <1>;
    mhi,brstmode = <3>;
    mhi,client-manage;
    mhi,offload;
   };

   mhi_event@6 {
    mhi,num-elements = <64>;
    mhi,intmod = <0>;
    mhi,msi = <0>;
    mhi,priority = <2>;
    mhi,brstmode = <2>;
    mhi,data-type = <3>;
   };

   mhi_event@7 {
    mhi,num-elements = <1024>;
    mhi,intmod = <5>;
    mhi,msi = <5>;
    mhi,chan = <100>;
    mhi,priority = <1>;
    mhi,brstmode = <3>;
    mhi,hw-ev;
   };

   mhi_event@8 {
    mhi,num-elements = <2048>;
    mhi,intmod = <5>;
    mhi,msi = <6>;
    mhi,chan = <101>;
    mhi,priority = <1>;
    mhi,brstmode = <3>;
    mhi,hw-ev;
    mhi,client-manage;
    mhi,force-uncached;
   };

   mhi_event@9 {
    mhi,num-elements = <0>;
    mhi,intmod = <0>;
    mhi,msi = <0>;
    mhi,chan = <102>;
    mhi,priority = <1>;
    mhi,brstmode = <3>;
    mhi,hw-ev;
    mhi,client-manage;
    mhi,offload;
   };

   mhi_event@10 {
    mhi,num-elements = <1024>;
    mhi,intmod = <5>;
    mhi,msi = <7>;
    mhi,chan = <103>;
    mhi,priority = <1>;
    mhi,brstmode = <2>;
    mhi,hw-ev;
   };

   mhi_event@11 {
    mhi,num-elements = <0>;
    mhi,intmod = <0>;
    mhi,msi = <0>;
    mhi,chan = <105>;
    mhi,priority = <1>;
    mhi,brstmode = <3>;
    mhi,hw-ev;
    mhi,client-manage;
    mhi,offload;
   };

   mhi_event@12 {
    mhi,num-elements = <0>;
    mhi,intmod = <0>;
    mhi,msi = <0>;
    mhi,chan = <106>;
    mhi,priority = <1>;
    mhi,brstmode = <3>;
    mhi,hw-ev;
    mhi,client-manage;
    mhi,offload;
   };

   mhi_event@13 {
    mhi,num-elements = <0>;
    mhi,intmod = <0>;
    mhi,msi = <0>;
    mhi,chan = <107>;
    mhi,priority = <1>;
    mhi,brstmode = <3>;
    mhi,hw-ev;
    mhi,client-manage;
    mhi,offload;
   };

   mhi_event@14 {
    mhi,num-elements = <0>;
    mhi,intmod = <0>;
    mhi,msi = <0>;
    mhi,chan = <108>;
    mhi,priority = <1>;
    mhi,brstmode = <3>;
    mhi,hw-ev;
    mhi,client-manage;
    mhi,offload;
   };

   mhi_event@15 {
    mhi,num-elements = <1024>;
    mhi,intmod = <1>;
    mhi,msi = <8>;
    mhi,chan = <109>;
    mhi,priority = <0>;
    mhi,brstmode = <2>;
    mhi,hw-ev;
   };

   mhi_event@16 {
    mhi,num-elements = <1024>;
    mhi,intmod = <0>;
    mhi,msi = <9>;
    mhi,chan = <110>;
    mhi,priority = <0>;
    mhi,brstmode = <2>;
    mhi,hw-ev;
   };
  };

  mhi_devices: mhi_devices {
   #address-cells = <1>;
   #size-cells = <0>;

   mhi_netdev_0: mhi_rmnet@0 {
    reg = <0x0>;
    mhi,chan = "IP_HW0";
    mhi,interface-name = "rmnet_mhi";
    mhi,mru = <0x8000>;
    mhi,chain-skb;
    mhi,rsc-child = <&mhi_netdev_0_rsc>;
   };

   mhi_netdev_0_rsc: mhi_rmnet@1 {
    reg = <0x1>;
    mhi,chan = "IP_HW0_RSC";
    mhi,mru = <0x8000>;
    mhi,rsc-parent = <&mhi_netdev_0>;
   };

   mhi_qdss_dev_0 {
    mhi,chan = "QDSS";
    mhi,default-channel;
   };

   mhi_qdss_dev_1 {
    mhi,chan = "IP_HW_QDSS";
   };

   mhi_qrtr {
    mhi,chan = "IPCR";
    qcom,net-id = <3>;
    mhi,early-notify;
   };

   mhi_subsys_adsp_0: mhi_dev@2 {
    reg = <0x2>;
    mhi,chan = "ADSP_0";
    mhi,max-devices = <4>;
    mhi,early-notify;
   };

   mhi_subsys_slpi_0: mhi_dev@3 {
    reg = <0x3>;
    mhi,chan = "SLPI_0";
    mhi,max-devices = <4>;
    mhi,early-notify;
   };
  };
 };
};
# 5037 "../arch/arm64/boot/dts/vendor/qcom/kona.dtsi" 2

&pcie0_rp {
 #address-cells = <5>;
 #size-cells = <0>;

 cnss_pci: cnss_pci {
  reg = <0 0 0 0 0>;
  qcom,iommu-group = <&cnss_pci_iommu_group>;
  memory-region = <&cnss_wlan_mem>;

  #address-cells = <1>;
  #size-cells = <1>;

  cnss_pci_iommu_group: cnss_pci_iommu_group {
   qcom,iommu-dma-addr-pool = <0xa0000000 0x10000000>;
   qcom,iommu-dma = "fastmap";
   qcom,iommu-pagetable = "coherent";
   qcom,iommu-faults = "stall-disable", "HUPCF", "no-CFRE",
         "non-fatal";
  };
 };
};

&pcie1_rp {
 #address-cells = <5>;
 #size-cells = <0>;

 wil6210_pci: wil6210_pci {
  reg = <0 0 0 0 0>;
  qcom,iommu-group = <&wil6210_pci_iommu_group>;

  #address-cells = <1>;
  #size-cells = <1>;

  wil6210_pci_iommu_group: wil6210_pci_iommu_group {
   reg = <0 0>;
   qcom,iommu-dma-addr-pool = <0x60000000 0xa0000000>;
   qcom,iommu-dma = "fastmap";
   qcom,iommu-pagetable = "coherent";
  };
 };
};


# 1 "../arch/arm64/boot/dts/vendor/qcom/msm-arm-smmu-kona.dtsi" 1


&soc {
 kgsl_smmu: kgsl-smmu@3da0000 {
  compatible = "qcom,qsmmu-v500";
  reg = <0x3DA0000 0x10000>,
   <0x3DC2000 0x20>;
  reg-names = "base", "tcu-base";
  #iommu-cells = <2>;
  qcom,skip-init;
  qcom,use-3-lvl-tables;
  qcom,no-dynamic-asid;
  #global-interrupts = <2>;
  #size-cells = <1>;
  #address-cells = <1>;
  ranges;
  qcom,regulator-names = "vdd";
  vdd-supply = <&gpu_cx_gdsc>;

  clocks = <&clock_gcc 38>,
    <&clock_gcc 39>,
    <&clock_gpucc 0>;
  clock-names = "gcc_gpu_memnoc_gfx",
         "gcc_gpu_snoc_dvm_gfx",
         "gpu_cc_ahb";

  interrupts = <0 672 4>,
    <0 673 4>,
    <0 678 4>,
    <0 679 4>,
    <0 680 4>,
    <0 681 4>,
    <0 682 4>,
    <0 683 4>,
    <0 684 4>,
    <0 685 4>;

  qcom,msm-bus,vectors-KBps =
   <155>,
   <512>,
   <0 0>,
   <155>,
   <512>,
   <0 1000>;

  qcom,actlr =

   <0x2 0x400 0x32B>,
   <0x4 0x400 0x32B>,
   <0x5 0x400 0x32B>,
   <0x7 0x400 0x32B>,
   <0x0 0x401 0x32B>;

  gfx_0_tbu: gfx_0_tbu@3dc5000 {
   compatible = "qcom,qsmmuv500-tbu";
   reg = <0x3DC5000 0x1000>,
    <0x3DC2200 0x8>;
   reg-names = "base", "status-reg";
   qcom,stream-id-range = <0x0 0x400>;
  };

  gfx_1_tbu: gfx_1_tbu@3dc9000 {
   compatible = "qcom,qsmmuv500-tbu";
   reg = <0x3DC9000 0x1000>,
    <0x3DC2208 0x8>;
   reg-names = "base", "status-reg";
   qcom,stream-id-range = <0x400 0x400>;
  };
 };

 apps_smmu: apps-smmu@15000000 {
  compatible = "qcom,qsmmu-v500";
  reg = <0x15000000 0x100000>,
   <0x15182000 0x20>;
  reg-names = "base", "tcu-base";
  #iommu-cells = <2>;
  qcom,skip-init;
  qcom,use-3-lvl-tables;
  #global-interrupts = <2>;
  #size-cells = <1>;
  #address-cells = <1>;
  ranges;
  interrupts = <0 64 4>,
    <0 65 4>,
    <0 97 4>,
    <0 98 4>,
    <0 99 4>,
    <0 100 4>,
    <0 101 4>,
    <0 102 4>,
    <0 103 4>,
    <0 104 4>,
    <0 105 4>,
    <0 106 4>,
    <0 107 4>,
    <0 108 4>,
    <0 109 4>,
    <0 110 4>,
    <0 111 4>,
    <0 112 4>,
    <0 113 4>,
    <0 114 4>,
    <0 115 4>,
    <0 116 4>,
    <0 117 4>,
    <0 118 4>,
    <0 181 4>,
    <0 182 4>,
    <0 183 4>,
    <0 184 4>,
    <0 185 4>,
    <0 186 4>,
    <0 187 4>,
    <0 188 4>,
    <0 189 4>,
    <0 190 4>,
    <0 191 4>,
    <0 192 4>,
    <0 315 4>,
    <0 316 4>,
    <0 317 4>,
    <0 318 4>,
    <0 319 4>,
    <0 320 4>,
    <0 321 4>,
    <0 322 4>,
    <0 323 4>,
    <0 324 4>,
    <0 325 4>,
    <0 326 4>,
    <0 327 4>,
    <0 328 4>,
    <0 329 4>,
    <0 330 4>,
    <0 331 4>,
    <0 332 4>,
    <0 333 4>,
    <0 334 4>,
    <0 335 4>,
    <0 336 4>,
    <0 337 4>,
    <0 338 4>,
    <0 339 4>,
    <0 340 4>,
    <0 341 4>,
    <0 342 4>,
    <0 343 4>,
    <0 344 4>,
    <0 345 4>,
    <0 395 4>,
    <0 396 4>,
    <0 397 4>,
    <0 398 4>,
    <0 399 4>,
    <0 400 4>,
    <0 401 4>,
    <0 402 4>,
    <0 403 4>,
    <0 404 4>,
    <0 405 4>,
    <0 406 4>,
    <0 407 4>,
    <0 408 4>,
    <0 409 4>,
    <0 412 4>,
    <0 418 4>,
    <0 419 4>,
    <0 421 4>,
    <0 423 4>,
    <0 424 4>,
    <0 425 4>,
    <0 690 4>,
    <0 691 4>,
    <0 692 4>,
    <0 693 4>,
    <0 694 4>,
    <0 695 4>,
    <0 696 4>,
    <0 697 4>,
    <0 707 4>;
  qcom,msm-bus,name = "apps_smmu";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,active-only;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
   <161>,
   <627>,
   <0 0>,
   <161>,
   <627>,
   <0 1000>;

  qcom,actlr =

   <0x800 0x3ff 0x103>,

   <0xC00 0x3ff 0x103>,

   <0x2000 0x3ff 0x103>,

   <0x2400 0x3ff 0x103>,

   <0x1081 0x400 0x103>,
   <0x1082 0x400 0x103>,
   <0x1085 0x400 0x103>,
   <0x10a1 0x400 0x103>,
   <0x10a2 0x400 0x103>,
   <0x10a5 0x400 0x103>;

  anoc_1_tbu: anoc_1_tbu@15185000 {
   compatible = "qcom,qsmmuv500-tbu";
   reg = <0x15185000 0x1000>,
    <0x15182200 0x8>;
   reg-names = "base", "status-reg";
   qcom,stream-id-range = <0x0 0x400>;
   qcom,msm-bus,name = "apps_smmu";
   qcom,msm-bus,num-cases = <2>;
   qcom,msm-bus,active-only;
   qcom,msm-bus,num-paths = <1>;
   qcom,msm-bus,vectors-KBps =
    <161>,
    <627>,
    <0 0>,
    <161>,
    <627>,
    <0 1000>;
  };

  anoc_2_tbu: anoc_2_tbu@15189000 {
   compatible = "qcom,qsmmuv500-tbu";
   reg = <0x15189000 0x1000>,
    <0x15182208 0x8>;
   reg-names = "base", "status-reg";
   qcom,stream-id-range = <0x400 0x400>;
   qcom,msm-bus,name = "apps_smmu";
   qcom,msm-bus,num-cases = <2>;
   qcom,msm-bus,active-only;
   qcom,msm-bus,num-paths = <1>;
   qcom,msm-bus,vectors-KBps =
    <161>,
    <627>,
    <0 0>,
    <161>,
    <627>,
    <0 1000>;
  };

  mnoc_hf_0_tbu: mnoc_hf_0_tbu@1518d000 {
   compatible = "qcom,qsmmuv500-tbu";
   reg = <0x1518D000 0x1000>,
    <0x15182210 0x8>;
   reg-names = "base", "status-reg";
   qcom,stream-id-range = <0x800 0x400>;
   qcom,regulator-names = "vdd";
   vdd-supply = <&hlos1_vote_mmnoc_mmu_tbu_hf0_gdsc>;
   qcom,msm-bus,name = "mnoc_hf_0_tbu";
   qcom,msm-bus,num-cases = <2>;
   qcom,msm-bus,active-only;
   qcom,msm-bus,num-paths = <1>;
   qcom,msm-bus,vectors-KBps =
    <22>,
    <773>,
    <0 0>,
    <22>,
    <773>,
    <0 1000>;
  };

  mnoc_hf_1_tbu: mnoc_hf_1_tbu@15191000 {
   compatible = "qcom,qsmmuv500-tbu";
   reg = <0x15191000 0x1000>,
    <0x15182218 0x8>;
   reg-names = "base", "status-reg";
   qcom,stream-id-range = <0xc00 0x400>;
   qcom,regulator-names = "vdd";
   vdd-supply = <&hlos1_vote_mmnoc_mmu_tbu_hf1_gdsc>;
   qcom,msm-bus,name = "mnoc_hf_1_tbu";
   qcom,msm-bus,num-cases = <2>;
   qcom,msm-bus,active-only;
   qcom,msm-bus,num-paths = <1>;
   qcom,msm-bus,vectors-KBps =
    <22>,
    <773>,
    <0 0>,
    <22>,
    <773>,
    <0 1000>;
  };

  compute_dsp_1_tbu: compute_dsp_1_tbu@15195000 {
   compatible = "qcom,qsmmuv500-tbu";
   reg = <0x15195000 0x1000>,
    <0x15182220 0x8>;
   reg-names = "base", "status-reg";
   qcom,stream-id-range = <0x1000 0x400>;
   qcom,msm-bus,name = "apps_smmu";
   qcom,msm-bus,num-cases = <2>;
   qcom,msm-bus,active-only;
   qcom,msm-bus,num-paths = <1>;
   qcom,msm-bus,vectors-KBps =
    <154>,
    <10070>,
    <0 0>,
    <154>,
    <10070>,
    <0 1000>;
  };

  compute_dsp_0_tbu: compute_dsp_0_tbu@15199000 {
   compatible = "qcom,qsmmuv500-tbu";
   reg = <0x15199000 0x1000>,
    <0x15182228 0x8>;
   reg-names = "base", "status-reg";
   qcom,stream-id-range = <0x1400 0x400>;
   qcom,msm-bus,name = "apps_smmu";
   qcom,msm-bus,num-cases = <2>;
   qcom,msm-bus,active-only;
   qcom,msm-bus,num-paths = <1>;
   qcom,msm-bus,vectors-KBps =
    <154>,
    <10070>,
    <0 0>,
    <154>,
    <10070>,
    <0 1000>;

  };

  adsp_tbu: adsp_tbu@1519d000 {
   compatible = "qcom,qsmmuv500-tbu";
   reg = <0x1519D000 0x1000>,
    <0x15182230 0x8>;
   reg-names = "base", "status-reg";
   qcom,stream-id-range = <0x1800 0x400>;
   qcom,msm-bus,name = "apps_smmu";
   qcom,msm-bus,num-cases = <2>;
   qcom,msm-bus,active-only;
   qcom,msm-bus,num-paths = <1>;
   qcom,msm-bus,vectors-KBps =
    <161>,
    <627>,
    <0 0>,
    <161>,
    <627>,
    <0 1000>;
  };

  anoc_1_pcie_tbu: anoc_1_pcie_tbu@151a1000 {
   compatible = "qcom,qsmmuv500-tbu";
   reg = <0x151A1000 0x1000>,
    <0x15182238 0x8>;
   reg-names = "base", "status-reg";
   qcom,stream-id-range = <0x1c00 0x400>;
   clock-names = "gcc_aggre_noc_pcie_tbu_clk";
   clocks = <&clock_gcc 3>;
   qcom,msm-bus,name = "apps_smmu";
   qcom,msm-bus,num-cases = <2>;
   qcom,msm-bus,active-only;
   qcom,msm-bus,num-paths = <1>;
   qcom,msm-bus,vectors-KBps =
    <161>,
    <627>,
    <0 0>,
    <161>,
    <627>,
    <0 1000>;

  };

  mnoc_sf_0_tbu: mnoc_sf_0_tbu@151a5000 {
   compatible = "qcom,qsmmuv500-tbu";
   reg = <0x151A5000 0x1000>,
    <0x15182240 0x8>;
   reg-names = "base", "status-reg";
   qcom,stream-id-range = <0x2000 0x400>;
   qcom,regulator-names = "vdd";
   vdd-supply = <&hlos1_vote_mmnoc_mmu_tbu_sf0_gdsc>;
   qcom,msm-bus,name = "mnoc_sf_0_tbu";
   qcom,msm-bus,num-cases = <2>;
   qcom,msm-bus,active-only;
   qcom,msm-bus,num-paths = <1>;
   qcom,msm-bus,vectors-KBps =
    <137>,
    <772>,
    <0 0>,
    <137>,
    <772>,
    <0 1000>;
  };

  mnoc_sf_1_tbu: mnoc_sf_1_tbu@151a9000 {
   compatible = "qcom,qsmmuv500-tbu";
   reg = <0x151A9000 0x1000>,
    <0x15182248 0x8>;
   reg-names = "base", "status-reg";
   qcom,stream-id-range = <0x2400 0x400>;
   qcom,regulator-names = "vdd";
   vdd-supply = <&hlos1_vote_mmnoc_mmu_tbu_sf1_gdsc>;
   qcom,msm-bus,name = "mnoc_sf_1_tbu";
   qcom,msm-bus,num-cases = <2>;
   qcom,msm-bus,active-only;
   qcom,msm-bus,num-paths = <1>;
   qcom,msm-bus,vectors-KBps =
    <137>,
    <772>,
    <0 0>,
    <137>,
    <772>,
    <0 1000>;
  };
 };

 kgsl_iommu_test_device {
  compatible = "iommu-debug-test";
  iommus = <&kgsl_smmu 0x7 0>;
  qcom,iommu-dma = "disabled";
 };

 kgsl_iommu_coherent_test_device {
  status = "disabled";
  compatible = "iommu-debug-test";
  iommus = <&kgsl_smmu 0x9 0>;
  qcom,iommu-dma = "disabled";
  dma-coherent;
 };

 apps_iommu_test_device {
  compatible = "iommu-debug-test";
  iommus = <&apps_smmu 0x21 0>;
  qcom,iommu-dma = "disabled";
 };

 apps_iommu_coherent_test_device {
  compatible = "iommu-debug-test";
  iommus = <&apps_smmu 0x23 0>;
  qcom,iommu-dma = "disabled";
  dma-coherent;
 };
};
# 5081 "../arch/arm64/boot/dts/vendor/qcom/kona.dtsi" 2
# 1 "../arch/arm64/boot/dts/vendor/qcom/kona-pinctrl.dtsi" 1
&soc {
 tlmm: pinctrl@f000000 {
  compatible = "qcom,kona-pinctrl";
  reg = <0x0F000000 0x1000000>;
  interrupts = <0 208 4>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
  wakeup-parent = <&pdc>;
  irqdomain-map = <0 0 &pdc 79 0>,
    <1 0 &pdc 84 0>,
    <2 0 &pdc 80 0>,
    <3 0 &pdc 82 0>,
    <4 0 &pdc 107 0>,
    <7 0 &pdc 43 0>,
    <11 0 &pdc 42 0>,
    <14 0 &pdc 44 0>,
    <15 0 &pdc 52 0>,
    <19 0 &pdc 67 0>,
    <23 0 &pdc 68 0>,
    <24 0 &pdc 105 0>,
    <27 0 &pdc 92 0>,
    <28 0 &pdc 106 0>,
    <31 0 &pdc 69 0>,
    <35 0 &pdc 70 0>,
    <39 0 &pdc 73 0>,
    <40 0 &pdc 108 0>,
    <43 0 &pdc 71 0>,
    <45 0 &pdc 72 0>,
    <47 0 &pdc 83 0>,
    <51 0 &pdc 74 0>,
    <55 0 &pdc 77 0>,
    <59 0 &pdc 78 0>,
    <63 0 &pdc 75 0>,
    <64 0 &pdc 81 0>,
    <65 0 &pdc 87 0>,
    <66 0 &pdc 88 0>,
    <67 0 &pdc 89 0>,
    <68 0 &pdc 54 0>,
    <70 0 &pdc 85 0>,
    <77 0 &pdc 46 0>,
    <80 0 &pdc 90 0>,
    <81 0 &pdc 91 0>,
    <83 0 &pdc 97 0>,
    <84 0 &pdc 98 0>,
    <86 0 &pdc 99 0>,
    <88 0 &pdc 101 0>,
    <89 0 &pdc 102 0>,
    <92 0 &pdc 103 0>,
    <93 0 &pdc 104 0>,
    <100 0 &pdc 53 0>,
    <103 0 &pdc 47 0>,
    <104 0 &pdc 48 0>,
    <108 0 &pdc 49 0>,
    <109 0 &pdc 94 0>,
    <110 0 &pdc 95 0>,
    <111 0 &pdc 96 0>,
    <112 0 &pdc 55 0>,
    <113 0 &pdc 56 0>,
    <118 0 &pdc 50 0>,
    <121 0 &pdc 51 0>,
    <122 0 &pdc 57 0>,
    <123 0 &pdc 58 0>,
    <124 0 &pdc 45 0>,
    <126 0 &pdc 59 0>,
    <128 0 &pdc 76 0>,
    <129 0 &pdc 86 0>,
    <132 0 &pdc 93 0>,
    <133 0 &pdc 65 0>,
    <134 0 &pdc 66 0>,
    <136 0 &pdc 62 0>,
    <137 0 &pdc 63 0>,
    <138 0 &pdc 64 0>,
    <142 0 &pdc 60 0>,
    <143 0 &pdc 61 0>,
    <147 0 &pdc 109 0>,
    <150 0 &pdc 110 0>,
    <157 0 &pdc 111 0>,
    <158 0 &pdc 112 0>,
    <160 0 &pdc 113 0>,
    <162 0 &pdc 114 0>,
    <164 0 &pdc 115 0>,
    <166 0 &pdc 116 0>,
    <167 0 &pdc 117 0>,
    <175 0 &pdc 118 0>,
    <177 0 &pdc 119 0>,
    <179 0 &pdc 120 0>;
  irqdomain-map-mask = <0xff 0>;
  irqdomain-map-pass-thru = <0 0xff>;

  trigout_a: trigout_a {
   mux {
    pins = "gpio2";
    function = "qdss_cti";
   };

   config {
    pins = "gpio2";
    drive-strength = <2>;
    bias-disable;
   };
  };

  qupv3_se2_2uart_pins: qupv3_se2_2uart_pins {
   qupv3_se2_2uart_active: qupv3_se2_2uart_active {
    mux {
     pins = "gpio117", "gpio118";
     function = "qup2";
    };

    config {
     pins = "gpio117", "gpio118";
     drive-strength = <2>;
     bias-disable;
    };
   };

   qupv3_se2_2uart_sleep: qupv3_se2_2uart_sleep {
    mux {
     pins = "gpio117", "gpio118";
     function = "gpio";
    };

    config {
     pins = "gpio117", "gpio118";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
  };

  qupv3_se6_4uart_pins: qupv3_se6_4uart_pins {
   qupv3_se6_default_cts:
    qupv3_se6_default_cts {
    mux {
     pins = "gpio16";
     function = "gpio";
    };

    config {
     pins = "gpio16";
     drive-strength = <2>;
     bias-disable;
    };
   };

   qupv3_se6_default_rtsrx:
    qupv3_se6_default_rtsrx {
    mux {
     pins = "gpio17", "gpio19";
     function = "gpio";
    };

    config {
     pins = "gpio17", "gpio19";
     drive-strength = <2>;
     bias-pull-down;
    };
   };

   qupv3_se6_default_tx:
    qupv3_se6_default_tx {
    mux {
     pins = "gpio18";
     function = "gpio";
    };

    config {
     pins = "gpio18";
     drive-strength = <2>;
     bias-pull-up;
    };
   };

   qupv3_se6_ctsrx: qupv3_se6_ctsrx {
    mux {
     pins = "gpio16", "gpio19";
     function = "qup6";
    };

    config {
     pins = "gpio16", "gpio19";
     drive-strength = <2>;
     bias-disable;
    };
   };

   qupv3_se6_rts: qupv3_se6_rts {
    mux {
     pins = "gpio17";
     function = "qup6";
    };

    config {
     pins = "gpio17";
     drive-strength = <2>;
     bias-pull-down;
    };
   };

   qupv3_se6_tx: qupv3_se6_tx {
    mux {
     pins = "gpio18";
     function = "qup6";
    };

    config {
     pins = "gpio18";
     drive-strength = <2>;
     bias-pull-up;
    };
   };
  };

  qupv3_se13_4uart_pins: qupv3_se13_4uart_pins {
   qupv3_se13_default_cts:
    qupv3_se13_default_cts {
    mux {
    pins = "gpio36";
    function = "gpio";
    };

    config {
    pins = "gpio36";
    drive-strength = <2>;
    bias-disable;
    };
   };

   qupv3_se13_default_rtsrx:
    qupv3_se13_default_rtsrx {
    mux {
    pins = "gpio37", "gpio39";
    function = "gpio";
    };

    config {
    pins = "gpio37", "gpio39";
    drive-strength = <2>;
    bias-pull-down;
    };
   };

   qupv3_se13_default_tx:
    qupv3_se13_default_tx {
    mux {
    pins = "gpio38";
    function = "gpio";
    };

    config {
    pins = "gpio38";
    drive-strength = <2>;
    bias-pull-up;
    };
   };

   qupv3_se13_ctsrx: qupv3_se13_ctsrx {
    mux {
    pins = "gpio36", "gpio39";
    function = "qup13";
    };

    config {
    pins = "gpio36", "gpio39";
    drive-strength = <2>;
    bias-disable;
    };
   };

   qupv3_se13_rts: qupv3_se13_rts {
    mux {
    pins = "gpio37";
    function = "qup13";
    };

    config {
    pins = "gpio37";
    drive-strength = <2>;
    bias-pull-down;
    };
   };

   qupv3_se13_tx: qupv3_se13_tx {
    mux {
     pins = "gpio38";
     function = "qup13";
    };

    config {
    pins = "gpio38";
    drive-strength = <2>;
    bias-pull-up;
    };
   };
  };

  qupv3_se12_2uart_pins: qupv3_se12_2uart_pins {
   qupv3_se12_2uart_active: qupv3_se12_2uart_active {
    mux {
     pins = "gpio34", "gpio35";
     function = "qup12";
    };

    config {
     pins = "gpio34", "gpio35";
     drive-strength = <2>;
    };
   };

   qupv3_se12_2uart_sleep: qupv3_se12_2uart_sleep {
    mux {
     pins = "gpio34", "gpio35";
     drive-strength = <2>;
     bias-pull-down;
    };

    config {
     pins = "gpio34", "gpio35";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
  };


  qupv3_se17_4uart_pins: qupv3_se17_4uart_pins {
   qupv3_se17_ctsrx: qupv3_se17_ctsrx {
    mux {
     pins = "gpio52", "gpio55";
     function = "qup17";
    };

    config {
     pins = "gpio52", "gpio55";
     drive-strength = <2>;
     bias-no-pull;
    };
   };

   qupv3_se17_rts: qupv3_se17_rts {
    mux {
     pins = "gpio53";
     function = "qup17";
    };

    config {
     pins = "gpio53";
     drive-strength = <2>;
     bias-pull-down;
    };
   };

   qupv3_se17_tx: qupv3_se17_tx {
    mux {
     pins = "gpio54";
     function = "qup17";
    };

    config {
     pins = "gpio54";
     drive-strength = <2>;
     bias-pull-up;
    };
   };
  };

  qupv3_se18_2uart_pins: qupv3_se18_2uart_pins {
   qupv3_se18_rx: qupv3_se18_rx {
    mux {
     pins = "gpio59";
     function = "qup18";
    };

    config {
     pins = "gpio59";
     drive-strength = <2>;
     bias-no-pull;
    };
   };

   qupv3_se18_tx: qupv3_se18_tx {
    mux {
     pins = "gpio58";
     function = "qup18";
    };

    config {
     pins = "gpio58";
     drive-strength = <2>;
     bias-pull-up;
    };
   };
  };


  pmx_ts_int_active_oplus {
   ts_int_active: ts_int_active {
    mux {
     pins = "gpio39";
     function = "gpio";
    };

    config {
     pins = "gpio39";
     drive-strength = <8>;
     bias-pull-up;
    };
   };
  };

  pmx_ts_int_suspend_oplus {
   ts_int_suspend1: ts_int_suspend1 {
    mux {
     pins = "gpio39";
     function = "gpio";
    };

    config {
     pins = "gpio39";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
  };

  pmx_ts_reset_active_oplus {
   ts_reset_active: ts_reset_active {
    mux {
     pins = "gpio38";
     function = "gpio";
    };

    config {
     pins = "gpio38";
     drive-strength = <8>;
     bias-pull-up;
    };
   };
  };

  pmx_ts_reset_suspend_oplus {
   ts_reset_suspend1: ts_reset_suspend1 {
    mux {
     pins = "gpio38";
     function = "gpio";
    };

    config {
     pins = "gpio38";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
  };

  pmx_ts_active {
   ts_active: ts_active {
     mux {
      pins = "gpio38", "gpio39";
      function = "gpio";
     };

     config {
      pins = "gpio38", "gpio39";
      drive-strength = <8>;
      bias-pull-up;
     };
   };
  };

  pmx_ts_int_suspend {
   ts_int_suspend: ts_int_suspend {
    mux {
     pins = "gpio39";
     function = "gpio";
    };

    config {
     pins = "gpio39";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
  };

  pmx_ts_reset_suspend {
   ts_reset_suspend: ts_reset_suspend {
    mux {
     pins = "gpio38";
     function = "gpio";
    };

    config {
     pins = "gpio38";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
  };

  pmx_ts_release {
   pmx_ts_release: pmx_ts_release {
    mux {
     pins = "gpio38", "gpio39";
     function = "gpio";
    };

    config {
     pins = "gpio38", "gpio39";
     drive-strength = <2>;
     bias-disable;
    };
   };
  };

  ufs_dev_reset_assert: ufs_dev_reset_assert {
   config {
    pins = "ufs_reset";
    bias-pull-down;
# 546 "../arch/arm64/boot/dts/vendor/qcom/kona-pinctrl.dtsi"
    drive-strength = <8>;
    output-low;
   };
  };

  ufs_dev_reset_deassert: ufs_dev_reset_deassert {
   config {
    pins = "ufs_reset";
    bias-pull-down;




    drive-strength = <8>;
    output-high;
   };
  };

  storage_cd: storage_cd {
   mux {
    pins = "gpio77";
    function = "gpio";
   };

   config {
    pins = "gpio77";
    bias-pull-up;
    drive-strength = <2>;
   };
  };

  sdc2_clk_on: sdc2_clk_on {
   config {
    pins = "sdc2_clk";
    bias-disable;
    drive-strength = <16>;
   };
  };

  sdc2_clk_off: sdc2_clk_off {
   config {
    pins = "sdc2_clk";
    bias-disable;
    drive-strength = <2>;
   };
  };

  sdc2_clk_ds_400KHz: sdc2_clk_ds_400KHz {
   config {
    pins = "sdc2_clk";
    bias-disable;
    drive-strength = <16>;
   };
  };

  sdc2_clk_ds_50MHz: sdc2_clk_ds_50MHz {
   config {
    pins = "sdc2_clk";
    bias-disable;
    drive-strength = <16>;
   };
  };

  sdc2_clk_ds_100MHz: sdc2_clk_ds_100MHz {
   config {
    pins = "sdc2_clk";
    bias-disable;
    drive-strength = <16>;
   };
  };

  sdc2_clk_ds_200MHz: sdc2_clk_ds_200MHz {
   config {
    pins = "sdc2_clk";
    bias-disable;
    drive-strength = <16>;
   };
  };

  sdc2_cmd_on: sdc2_cmd_on {
   config {
    pins = "sdc2_cmd";
    bias-pull-up;
    drive-strength = <16>;
   };
  };

  sdc2_cmd_off: sdc2_cmd_off {
   config {
    pins = "sdc2_cmd";
    bias-pull-up;
    drive-strength = <2>;
   };
  };

  sdc2_cmd_ds_400KHz: sdc2_cmd_ds_400KHz {
   config {
    pins = "sdc2_cmd";
    bias-pull-up;
    drive-strength = <16>;
   };
  };

  sdc2_cmd_ds_50MHz: sdc2_cmd_ds_50MHz {
   config {
    pins = "sdc2_cmd";
    bias-pull-up;
    drive-strength = <16>;
   };
  };

  sdc2_cmd_ds_100MHz: sdc2_cmd_ds_100MHz {
   config {
    pins = "sdc2_cmd";
    bias-pull-up;
    drive-strength = <16>;
   };
  };

  sdc2_cmd_ds_200MHz: sdc2_cmd_ds_200MHz {
   config {
    pins = "sdc2_cmd";
    bias-pull-up;
    drive-strength = <16>;
   };
  };

  sdc2_data_on: sdc2_data_on {
   config {
    pins = "sdc2_data";
    bias-pull-up;
    drive-strength = <16>;
   };
  };

  sdc2_data_off: sdc2_data_off {
   config {
    pins = "sdc2_data";
    bias-pull-up;
    drive-strength = <2>;
   };
  };

  sdc2_data_ds_400KHz: sdc2_data_ds_400KHz {
   config {
    pins = "sdc2_data";
    bias-pull-up;
    drive-strength = <16>;
   };
  };

  sdc2_data_ds_50MHz: sdc2_data_ds_50MHz {
   config {
    pins = "sdc2_data";
    bias-pull-up;
    drive-strength = <16>;
   };
  };

  sdc2_data_ds_100MHz: sdc2_data_ds_100MHz {
   config {
    pins = "sdc2_data";
    bias-pull-up;
    drive-strength = <16>;
   };
  };

  sdc2_data_ds_200MHz: sdc2_data_ds_200MHz {
   config {
    pins = "sdc2_data";
    bias-pull-up;
    drive-strength = <16>;
   };
  };


  sde_dp_usbplug_cc_active: sde_dp_usbplug_cc_active {
   mux {
    pins = "gpio65";
    function = "gpio";
   };

   config {
    pins = "gpio65";
    bias-disable;
    drive-strength = <16>;
   };
  };

  sde_dp_usbplug_cc_suspend: sde_dp_usbplug_cc_suspend {
   mux {
    pins = "gpio65";
    function = "gpio";
   };

   config {
    pins = "gpio65";
    bias-pull-down;
    drive-strength = <2>;
   };
  };

  ap2mdm {
   ap2mdm_active: ap2mdm_active {
    mux {




     pins = "gpio56", "gpio57";
     function = "gpio";
    };

    config {
     pins = "gpio56", "gpio57";
     drive-strength = <16>;
     bias-disable;
    };
   };

   ap2mdm_sleep: ap2mdm_sleep {
    mux {




     pins = "gpio56", "gpio57";
     function = "gpio";
    };

    config {
     pins = "gpio56", "gpio57";
     drive-strength = <8>;
     bias-disable;
    };

   };
  };

  mdm2ap {
   mdm2ap_active: mdm2ap_active {
    mux {




     pins = "gpio1", "gpio3";
     function = "gpio";
    };

    config {
     pins = "gpio1", "gpio3";
     drive-strength = <8>;
     bias-disable;
    };
   };

   mdm2ap_sleep: mdm2ap_sleep {
    mux {




     pins = "gpio1", "gpio3";
     function = "gpio";
    };

    config {
     pins = "gpio1", "gpio3";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };

  pcie0 {
   pcie0_perst_default: pcie0_perst_default {
    mux {
     pins = "gpio79";
     function = "gpio";
    };

    config {
     pins = "gpio79";
     drive-strength = <2>;
     bias-pull-down;
    };
   };

   pcie0_clkreq_default: pcie0_clkreq_default {
    mux {
     pins = "gpio80";
     function = "pci_e0";
    };

    config {
     pins = "gpio80";
     drive-strength = <2>;
     bias-pull-up;
    };
   };

   pcie0_wake_default: pcie0_wake_default {
    mux {
     pins = "gpio81";
     function = "gpio";
    };

    config {
     pins = "gpio81";
     drive-strength = <2>;
     bias-pull-up;
    };
   };

   pcie0_clkreq_sleep: pcie0_clkreq_sleep {
    mux {
     pins = "gpio80";
     function = "gpio";
    };

    config {
     pins = "gpio80";
     drive-strength = <2>;
     bias-pull-up;
    };
   };
  };

  pcie1 {
   pcie1_perst_default: pcie1_perst_default {
    mux {
     pins = "gpio82";
     function = "gpio";
    };

    config {
     pins = "gpio82";
     drive-strength = <2>;
     bias-pull-down;
    };
   };

   pcie1_clkreq_default: pcie1_clkreq_default {
    mux {
     pins = "gpio83";
     function = "pci_e1";
    };

    config {
     pins = "gpio83";
     drive-strength = <2>;
     bias-pull-up;
    };
   };

   pcie1_wake_default: pcie1_wake_default {
    mux {
     pins = "gpio84";
     function = "gpio";
    };

    config {
     pins = "gpio84";
     drive-strength = <2>;
     bias-pull-up;
    };
   };
  };

  pcie2 {
   pcie2_perst_default: pcie2_perst_default {
    mux {
     pins = "gpio85";
     function = "gpio";
    };

    config {
     pins = "gpio85";
     drive-strength = <2>;
     bias-pull-down;
    };
   };

   pcie2_clkreq_default: pcie2_clkreq_default {
    mux {
     pins = "gpio86";
     function = "pci_e2";
    };

    config {
     pins = "gpio86";
     drive-strength = <2>;
     bias-pull-up;
    };
   };

   pcie2_wake_default: pcie2_wake_default {
    mux {
     pins = "gpio87";
     function = "gpio";
    };

    config {
     pins = "gpio87";
     drive-strength = <2>;
     bias-pull-up;
    };
   };
  };

  cnss_pins {
   cnss_wlan_en_active: cnss_wlan_en_active {
    mux {
     pins = "gpio20";
     function = "gpio";
    };

    config {
     pins = "gpio20";
     drive-strength = <16>;
     output-high;
     bias-pull-up;
    };
   };

   cnss_wlan_en_sleep: cnss_wlan_en_sleep {
    mux {
     pins = "gpio20";
     function = "gpio";
    };

    config {
     pins = "gpio20";
     drive-strength = <2>;
     output-low;
     bias-pull-down;
    };
   };
  };

  pmx_sde: pmx_sde {
   sde_dsi_active: sde_dsi_active {
    mux {
     pins = "gpio75";
     function = "gpio";
    };

    config {
     pins = "gpio75";
     drive-strength = <8>;
     bias-disable = <0>;
    };
   };

   sde_dsi_suspend: sde_dsi_suspend {
    mux {
     pins = "gpio75";
     function = "gpio";
    };

    config {
     pins = "gpio75";
     drive-strength = <2>;
     bias-pull-down;
    };
   };

   panel_vout_active: panel_vout_active {
    mux {
     pins = "gpio8";
     function = "gpio";
    };

    config {
     pins = "gpio8";
     drive-strength = <8>;
     bias-disable = <0>;
    };
   };

   panel_vout_suspend: panel_vout_suspend {
    mux {
     pins = "gpio8";
     function = "gpio";
    };

    config {
     pins = "gpio8";
     drive-strength = <2>;
     bias-pull-down;
    };
   };

   sde_dsi1_active: sde_dsi1_active {
    mux {
     pins = "gpio128";
     function = "gpio";
    };

    config {
     pins = "gpio128";
     drive-strength = <8>;
     bias-disable = <0>;
    };
   };

   sde_dsi1_suspend: sde_dsi1_suspend {
    mux {
     pins = "gpio128";
     function = "gpio";
    };

    config {
     pins = "gpio128";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
  };

  pmx_sde_te {
   sde_te_active: sde_te_active {
    mux {
     pins = "gpio66";
     function = "mdp_vsync";
    };

    config {
     pins = "gpio66";
     drive-strength = <2>;
     bias-pull-down;
    };
   };

   sde_te_suspend: sde_te_suspend {
    mux {
     pins = "gpio66";
     function = "mdp_vsync";
    };

    config {
     pins = "gpio66";
     drive-strength = <2>;
     bias-pull-down;
    };
   };

   sde_te1_active: sde_te1_active {
    mux {
     pins = "gpio67";
     function = "mdp_vsync";
    };

    config {
     pins = "gpio67";
     drive-strength = <2>;
     bias-pull-down;
    };
   };

   sde_te1_suspend: sde_te1_suspend {
    mux {
     pins = "gpio67";
     function = "mdp_vsync";
    };

    config {
     pins = "gpio67";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
  };


  pxlw_iris_gpio: pxlw_iris_gpio {
   iris_reset_active: iris_reset_active {
    mux {
     pins = "gpio174";
     function = "gpio";
    };

    config {
     pins = "gpio174";
     drive-strength = <8>;
     bias-disable;
    };
   };

   iris_reset_suspend: iris_reset_suspend {
    mux {
     pins = "gpio174";
     function = "gpio";
    };

    config {
     pins = "gpio174";
     drive-strength = <2>;
     bias-pull-down;
    };
   };

   iris_wakeup_active: iris_wakeup_active {
    mux {
     pins = "gpio173";
     function = "gpio";
    };

    config {
     pins = "gpio173";
     drive-strength = <8>;
     bias-disable;
    };
   };

   iris_wakeup_suspend: iris_wakeup_suspend {
    mux {
     pins = "gpio173";
     function = "gpio";
    };

    config {
     pins = "gpio173";
     drive-strength = <2>;
     bias-pull-down;
    };
   };

   iris_ready_status_active: iris_ready_status_active {
    mux {
     pins = "gpio112";
     function = "gpio";
    };

    config {
     pins = "gpio112";
     drive-strength = <8>;
     bias-disable;
    };
   };

   iris_ready_status_suspend: iris_ready_status_suspend {
    mux {
     pins = "gpio112";
     function = "gpio";
    };

    config {
     pins = "gpio112";
     drive-strength = <2>;
     bias-pull-down;
    };
   };

   iris_vdd18_active: iris_vdd18_active {
    mux {
     pins = "gpio175";
     function = "gpio";
    };

    config {
     pins = "gpio175";
     drive-strength = <8>;
     bias-pull-up;
    };
   };

   iris_vdd18_suspend: iris_vdd18_suspend {
    mux {
     pins = "gpio175";
     function = "gpio";
    };

    config {
     pins = "gpio175";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
  };


  pri_aux_pcm_clk {
   pri_aux_pcm_clk_sleep: pri_aux_pcm_clk_sleep {
    mux {
     pins = "gpio138";
     function = "gpio";
    };

    config {
     pins = "gpio138";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   pri_aux_pcm_clk_active: pri_aux_pcm_clk_active {
    mux {
     pins = "gpio138";
     function = "mi2s0_sck";
    };

    config {
     pins = "gpio138";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  pri_aux_pcm_sync {
   pri_aux_pcm_sync_sleep: pri_aux_pcm_sync_sleep {
    mux {
     pins = "gpio141";
     function = "gpio";
    };

    config {
     pins = "gpio141";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   pri_aux_pcm_sync_active: pri_aux_pcm_sync_active {
    mux {
     pins = "gpio141";
     function = "mi2s0_ws";
    };

    config {
     pins = "gpio141";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  pri_aux_pcm_din {
   pri_aux_pcm_din_sleep: pri_aux_pcm_din_sleep {
    mux {
     pins = "gpio139";
     function = "gpio";
    };

    config {
     pins = "gpio139";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   pri_aux_pcm_din_active: pri_aux_pcm_din_active {
    mux {
     pins = "gpio139";
     function = "mi2s0_data0";
    };

    config {
     pins = "gpio139";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };

  pri_aux_pcm_dout {
   pri_aux_pcm_dout_sleep: pri_aux_pcm_dout_sleep {
    mux {
     pins = "gpio140";
     function = "gpio";
    };

    config {
     pins = "gpio140";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   pri_aux_pcm_dout_active: pri_aux_pcm_dout_active {
    mux {
     pins = "gpio140";
     function = "mi2s0_data1";
    };

    config {
     pins = "gpio140";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };

  sec_aux_pcm {
   sec_aux_pcm_clk_sleep: sec_aux_pcm_clk_sleep {
    mux {
     pins = "gpio142";
     function = "gpio";
    };

    config {
     pins = "gpio142";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   sec_aux_pcm_clk_active: sec_aux_pcm_clk_active {
    mux {
     pins = "gpio142";
     function = "mi2s1_sck";
    };

    config {
     pins = "gpio142";
     drive-strength = <8>;
     bias-disable;
    };
   };

   sec_aux_pcm_ws_sleep: sec_aux_pcm_ws_sleep {
    mux {
     pins = "gpio145";
     function = "gpio";
    };

    config {
     pins = "gpio145";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   sec_aux_pcm_ws_active: sec_aux_pcm_ws_active {
    mux {
     pins = "gpio145";
     function = "mi2s1_ws";
    };

    config {
     pins = "gpio145";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };

  sec_aux_pcm_din {
   sec_aux_pcm_din_sleep: sec_aux_pcm_din_sleep {
    mux {
     pins = "gpio143";
     function = "gpio";
    };

    config {
     pins = "gpio143";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   sec_aux_pcm_din_active: sec_aux_pcm_din_active {
    mux {
     pins = "gpio143";
     function = "mi2s1_data0";
    };

    config {
     pins = "gpio143";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };

  sec_aux_pcm_dout {
   sec_aux_pcm_dout_sleep: sec_aux_pcm_dout_sleep {
    mux {
     pins = "gpio144";
     function = "gpio";
    };

    config {
     pins = "gpio144";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   sec_aux_pcm_dout_active: sec_aux_pcm_dout_active {
    mux {
     pins = "gpio144";
     function = "mi2s1_data1";
    };

    config {
     pins = "gpio144";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };
# 1579 "../arch/arm64/boot/dts/vendor/qcom/kona-pinctrl.dtsi"
  pri_tdm_clk {
   pri_tdm_clk_sleep: pri_tdm_clk_sleep {
    mux {
     pins = "gpio138";
     function = "gpio";
    };

    config {
     pins = "gpio138";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   pri_tdm_clk_active: pri_tdm_clk_active {
    mux {
     pins = "gpio138";
     function = "mi2s0_sck";
    };

    config {
     pins = "gpio138";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  pri_tdm_sync {
   pri_tdm_sync_sleep: pri_tdm_sync_sleep {
    mux {
     pins = "gpio141";
     function = "gpio";
    };

    config {
     pins = "gpio141";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   pri_tdm_sync_active: pri_tdm_sync_active {
    mux {
     pins = "gpio141";
     function = "mi2s0_ws";
    };

    config {
     pins = "gpio141";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  pri_tdm_din {
   pri_tdm_din_sleep: pri_tdm_din_sleep {
    mux {
     pins = "gpio139";
     function = "gpio";
    };

    config {
     pins = "gpio139";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   pri_tdm_din_active: pri_tdm_din_active {
    mux {
     pins = "gpio139";
     function = "mi2s0_data0";
    };

    config {
     pins = "gpio139";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };

  pri_tdm_dout {
   pri_tdm_dout_sleep: pri_tdm_dout_sleep {
    mux {
     pins = "gpio140";
     function = "gpio";
    };

    config {
     pins = "gpio140";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   pri_tdm_dout_active: pri_tdm_dout_active {
    mux {
     pins = "gpio140";
     function = "mi2s0_data1";
    };

    config {
     pins = "gpio140";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };

  sec_tdm {
   sec_tdm_sck_sleep: sec_tdm_sck_sleep {
    mux {
     pins = "gpio142";
     function = "gpio";
    };

    config {
     pins = "gpio142";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   sec_tdm_sck_active: sec_tdm_sck_active {
    mux {
     pins = "gpio142";
     function = "mi2s1_sck";
    };

    config {
     pins = "gpio142";
     drive-strength = <8>;
     bias-disable;
    };
   };

   sec_tdm_ws_sleep: sec_tdm_ws_sleep {
    mux {
     pins = "gpio145";
     function = "gpio";
    };

    config {
     pins = "gpio145";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   sec_tdm_ws_active: sec_tdm_ws_active {
    mux {
     pins = "gpio145";
     function = "mi2s1_ws";
    };

    config {
     pins = "gpio145";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };

  sec_tdm_din {
   sec_tdm_din_sleep: sec_tdm_din_sleep {
    mux {
     pins = "gpio143";
     function = "gpio";
    };

    config {
     pins = "gpio143";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   sec_tdm_din_active: sec_tdm_din_active {
    mux {
     pins = "gpio143";
     function = "mi2s1_data0";
    };

    config {
     pins = "gpio143";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };

  sec_tdm_dout {
   sec_tdm_dout_sleep: sec_tdm_dout_sleep {
    mux {
     pins = "gpio144";
     function = "gpio";
    };

    config {
     pins = "gpio144";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   sec_tdm_dout_active: sec_tdm_dout_active {
    mux {
     pins = "gpio144";
     function = "mi2s1_data1";
    };

    config {
     pins = "gpio144";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };

  tert_tdm {
   tert_tdm_clk_sleep: tert_tdm_clk_sleep {
    mux {
     pins = "gpio133";
     function = "gpio";
    };

    config {
     pins = "gpio133";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   tert_tdm_clk_active: tert_tdm_clk_active {
    mux {
     pins = "gpio133";
     function = "mi2s2_sck";
    };

    config {
     pins = "gpio133";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };

   tert_tdm_ws_sleep: tert_tdm_ws_sleep {
    mux {
     pins = "gpio135";
     function = "gpio";
    };

    config {
     pins = "gpio135";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   tert_tdm_ws_active: tert_tdm_ws_active {
    mux {
     pins = "gpio135";
     function = "mi2s2_ws";
    };

    config {
     pins = "gpio135";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };
# 1930 "../arch/arm64/boot/dts/vendor/qcom/kona-pinctrl.dtsi"
  pri_mi2s_mclk {
   pri_mi2s_mclk_sleep: pri_mi2s_mclk_sleep {
    mux {
     pins = "gpio136";
     function = "gpio";
    };

    config {
     pins = "gpio136";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   pri_mi2s_mclk_active: pri_mi2s_mclk_active {
    mux {
     pins = "gpio136";
     function = "pri_mi2s";
    };

    config {
     pins = "gpio136";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  pri_mi2s_sck {
   pri_mi2s_sck_sleep: pri_mi2s_sck_sleep {
    mux {
     pins = "gpio138";
     function = "gpio";
    };

    config {
     pins = "gpio138";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   pri_mi2s_sck_active: pri_mi2s_sck_active {
    mux {
     pins = "gpio138";
     function = "mi2s0_sck";
    };

    config {
     pins = "gpio138";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  pri_mi2s_ws {
   pri_mi2s_ws_sleep: pri_mi2s_ws_sleep {
    mux {
     pins = "gpio141";
     function = "gpio";
    };

    config {
     pins = "gpio141";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   pri_mi2s_ws_active: pri_mi2s_ws_active {
    mux {
     pins = "gpio141";
     function = "mi2s0_ws";
    };

    config {
     pins = "gpio141";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  pri_mi2s_sd0 {
   pri_mi2s_sd0_sleep: pri_mi2s_sd0_sleep {
    mux {
     pins = "gpio139";
     function = "gpio";
    };

    config {
     pins = "gpio139";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   pri_mi2s_sd0_active: pri_mi2s_sd0_active {
    mux {
     pins = "gpio139";
     function = "mi2s0_data0";
    };

    config {
     pins = "gpio139";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  pri_mi2s_sd1 {
   pri_mi2s_sd1_sleep: pri_mi2s_sd1_sleep {
    mux {
     pins = "gpio140";
     function = "gpio";
    };

    config {
     pins = "gpio140";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   pri_mi2s_sd1_active: pri_mi2s_sd1_active {
    mux {
     pins = "gpio140";
     function = "mi2s0_data1";
    };

    config {
     pins = "gpio140";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  sec_mi2s_mclk {
   sec_mi2s_mclk_sleep: sec_mi2s_mclk_sleep {
    mux {
     pins = "gpio137";
     function = "gpio";
    };

    config {
     pins = "gpio137";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   sec_mi2s_mclk_active: sec_mi2s_mclk_active {
    mux {
     pins = "gpio137";
     function = "sec_mi2s";
    };

    config {
     pins = "gpio137";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  sec_mi2s_sck {
   sec_mi2s_sck_sleep: sec_mi2s_sck_sleep {
    mux {
     pins = "gpio142";
     function = "gpio";
    };

    config {
     pins = "gpio142";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   sec_mi2s_sck_active: sec_mi2s_sck_active {
    mux {
     pins = "gpio142";
     function = "mi2s1_sck";
    };

    config {
     pins = "gpio142";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };

  sec_mi2s_ws {
   sec_mi2s_ws_sleep: sec_mi2s_ws_sleep {
    mux {
     pins = "gpio145";
     function = "gpio";
    };

    config {
     pins = "gpio145";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   sec_mi2s_ws_active: sec_mi2s_ws_active {
    mux {
     pins = "gpio145";
     function = "mi2s1_ws";
    };

    config {
     pins = "gpio145";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };

  sec_mi2s_sd0 {
   sec_mi2s_sd0_sleep: sec_mi2s_sd0_sleep {
    mux {
     pins = "gpio143";
     function = "gpio";
    };

    config {
     pins = "gpio143";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   sec_mi2s_sd0_active: sec_mi2s_sd0_active {
    mux {
     pins = "gpio143";
     function = "mi2s1_data0";
    };

    config {
     pins = "gpio143";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };

  sec_mi2s_sd1 {
   sec_mi2s_sd1_sleep: sec_mi2s_sd1_sleep {
    mux {
     pins = "gpio144";
     function = "gpio";
    };

    config {
     pins = "gpio144";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   sec_mi2s_sd1_active: sec_mi2s_sd1_active {
    mux {
     pins = "gpio144";
     function = "mi2s1_data1";
    };

    config {
     pins = "gpio144";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };

  tert_mi2s_sck {
   tert_mi2s_sck_sleep: tert_mi2s_sck_sleep {
    mux {
     pins = "gpio133";
     function = "gpio";
    };

    config {
     pins = "gpio133";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   tert_mi2s_sck_active: tert_mi2s_sck_active {
    mux {
     pins = "gpio133";
     function = "mi2s2_sck";
    };

    config {
     pins = "gpio133";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };

  tert_mi2s_ws {
   tert_mi2s_ws_sleep: tert_mi2s_ws_sleep {
    mux {
     pins = "gpio135";
     function = "gpio";
    };

    config {
     pins = "gpio135";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   tert_mi2s_ws_active: tert_mi2s_ws_active {
    mux {
     pins = "gpio135";
     function = "mi2s2_ws";
    };

    config {
     pins = "gpio135";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };

  tert_mi2s_sd0 {
   tert_mi2s_sd0_sleep: tert_mi2s_sd0_sleep {
    mux {
     pins = "gpio134";
     function = "gpio";
    };

    config {
     pins = "gpio134";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   tert_mi2s_sd0_active: tert_mi2s_sd0_active {
    mux {
     pins = "gpio134";
     function = "mi2s2_data0";
    };

    config {
     pins = "gpio134";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };

  tert_mi2s_sd1 {
   tert_mi2s_sd1_sleep: tert_mi2s_sd1_sleep {
    mux {
     pins = "gpio137";
     function = "gpio";
    };

    config {
     pins = "gpio137";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   tert_mi2s_sd1_active: tert_mi2s_sd1_active {
    mux {
     pins = "gpio137";
     function = "mi2s2_data1";
    };

    config {
     pins = "gpio137";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };


  spkr_1_sd_n {
   spkr_1_sd_n_sleep: spkr_1_sd_n_sleep {
    mux {
     pins = "gpio26";
     function = "gpio";
    };

    config {
     pins = "gpio26";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   spkr_1_sd_n_active: spkr_1_sd_n_active {
    mux {
     pins = "gpio26";
     function = "gpio";
    };

    config {
     pins = "gpio26";
     drive-strength = <16>;
     bias-disable;
     output-high;
    };
   };
  };

  spkr_2_sd_n {
   spkr_2_sd_n_sleep: spkr_2_sd_n_sleep {
    mux {
     pins = "gpio127";
     function = "gpio";
    };

    config {
     pins = "gpio127";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   spkr_2_sd_n_active: spkr_2_sd_n_active {
    mux {
     pins = "gpio127";
     function = "gpio";
    };

    config {
     pins = "gpio127";
     drive-strength = <16>;
     bias-disable;
     output-high;
    };
   };
  };

  wcd938x_reset_active: wcd938x_reset_active {
   mux {
    pins = "gpio32";
    function = "func2";
   };

   config {
    pins = "gpio32";
    drive-strength = <16>;
    output-high;
   };
  };

  wcd938x_reset_sleep: wcd938x_reset_sleep {
   mux {
    pins = "gpio32";
    function = "func2";
   };

   config {
    pins = "gpio32";
    drive-strength = <16>;
    bias-disable;
    output-low;
   };
  };

  cam_sensor_mclk0_active: cam_sensor_mclk0_active {

   mux {
    pins = "gpio94";
    function = "cam_mclk";
   };

   config {
    pins = "gpio94";
    bias-disable;

    drive-strength = <6>;



   };
  };

  cam_sensor_mclk0_suspend: cam_sensor_mclk0_suspend {

   mux {
    pins = "gpio94";
    function = "cam_mclk";
   };

   config {
    pins = "gpio94";
    bias-pull-down;

    drive-strength = <6>;



   };
  };

  cam_sensor_mclk1_active: cam_sensor_mclk1_active {

   mux {
    pins = "gpio95";
    function = "cam_mclk";
   };

   config {
    pins = "gpio95";
    bias-disable;

    drive-strength = <6>;



   };
  };

  cam_sensor_mclk1_suspend: cam_sensor_mclk1_suspend {

   mux {
    pins = "gpio95";
    function = "cam_mclk";
   };

   config {
    pins = "gpio95";
    bias-pull-down;

    drive-strength = <6>;



   };
  };

  cam_sensor_mclk2_active: cam_sensor_mclk2_active {

   mux {
    pins = "gpio96";
    function = "cam_mclk";
   };

   config {
    pins = "gpio96";
    bias-disable;

    drive-strength = <6>;



   };
  };

  cam_sensor_mclk2_suspend: cam_sensor_mclk2_suspend {

   mux {
    pins = "gpio96";
    function = "cam_mclk";
   };

   config {
    pins = "gpio96";
    bias-pull-down;

    drive-strength = <6>;



   };
  };

  cam_sensor_mclk3_active: cam_sensor_mclk3_active {

   mux {
    pins = "gpio97";
    function = "cam_mclk";
   };

   config {
    pins = "gpio97";
    bias-disable;

    drive-strength = <6>;



   };
  };

  cam_sensor_mclk3_suspend: cam_sensor_mclk3_suspend {

   mux {
    pins = "gpio97";
    function = "cam_mclk";
   };

   config {
    pins = "gpio97";
    bias-pull-down;

    drive-strength = <6>;



   };
  };


  cam_sensor_mclk4_active: cam_sensor_mclk4_active {
   mux {
    pins = "gpio98";
    function = "cam_mclk";
   };

   config {
    pins = "gpio98";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_mclk4_suspend: cam_sensor_mclk4_suspend {
   mux {
    pins = "gpio98";
    function = "cam_mclk";
   };

   config {
    pins = "gpio98";
    bias-pull-down;
    drive-strength = <2>;
   };
  };

  cam_sensor_mclk5_active: cam_sensor_mclk5_active {
   mux {
    pins = "gpio99";
    function = "cam_mclk";
   };

   config {
    pins = "gpio99";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_mclk5_suspend: cam_sensor_mclk5_suspend {
   mux {
    pins = "gpio99";
    function = "cam_mclk";
   };

   config {
    pins = "gpio99";
    bias-pull-down;
    drive-strength = <2>;
   };
  };

  cam_sensor_mclk6_active: cam_sensor_mclk6_active {
   mux {
    pins = "gpio100";
    function = "cam_mclk";
   };

   config {
    pins = "gpio100";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_mclk6_suspend: cam_sensor_mclk6_suspend {
   mux {
    pins = "gpio100";
    function = "cam_mclk";
   };

   config {
    pins = "gpio100";
    bias-pull-down;
    drive-strength = <2>;
   };
  };


  cam_sensor_active_rear: cam_sensor_active_rear {

   mux {

    pins = "gpio90";

    function = "gpio";
   };

   config {

    pins = "gpio90";

    bias-disable;
    drive-strength = <8>;
   };
  };

  cam_sensor_suspend_rear: cam_sensor_suspend_rear {

   mux {

    pins = "gpio90";

    function = "gpio";
   };

   config {

    pins = "gpio90";

    bias-pull-down;
    drive-strength = <8>;
    output-low;
   };
  };

  cam_sensor_active_rear_aux: cam_sensor_active_rear_aux {

   mux {

    pins = "gpio76";

    function = "gpio";
   };

   config {

    pins = "gpio76";

    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_suspend_rear_aux: cam_sensor_suspend_rear_aux {

   mux {

    pins = "gpio76";

    function = "gpio";
   };

   config {

    pins = "gpio76";

    bias-pull-down;
    drive-strength = <2>;
    output-low;
   };
  };

  cam_sensor_active_rst2: cam_sensor_active_rst2 {

   mux {
    pins = "gpio78";
    function = "gpio";
   };

   config {
    pins = "gpio78";
    bias-disable;
    drive-strength = <2>;
   };
  };


  cam_sensor_laser_intr_active: cam_sensor_laser_intr_active {
   mux {
    pins = "gpio92";
    function = "gpio";
   };

   config {
    pins = "gpio92";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_laser_intr_suspend: cam_sensor_laser_intr_suspend{
   mux {
    pins = "gpio92";
    function = "gpio";
   };

   config {
    pins = "gpio92";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_laser_xsdn_active: cam_sensor_laser_xsdn_active {
   mux {
    pins = "gpio130";
    function = "gpio";
   };

   config {
    pins = "gpio130";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_laser_xsdn_suspend: cam_sensor_laser_xsdn_suspend{
   mux {
    pins = "gpio130";
    function = "gpio";
   };

          config {
    pins = "gpio130";
    bias-pull-down;
    drive-strength = <2>;
   };
  };


  cam_sensor_suspend_rst2: cam_sensor_suspend_rst2 {

   mux {
    pins = "gpio78";
    function = "gpio";
   };

   config {
    pins = "gpio78";
    bias-pull-down;
    drive-strength = <2>;
    output-low;
   };
  };

  cam_sensor_active_rst3: cam_sensor_active_rst3 {

   mux {
    pins = "gpio144";
    function = "gpio";
   };

   config {
    pins = "gpio144";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_suspend_rst3: cam_sensor_suspend_rst3 {

   mux {
    pins = "gpio144";
    function = "gpio";
   };

   config {
    pins = "gpio144";
    bias-pull-down;
    drive-strength = <2>;
    output-low;
   };
  };

  cam_sensor_active_rst4: cam_sensor_active_rst4 {

   mux {
    pins = "gpio25";
    function = "gpio";
   };

   config {
    pins = "gpio25";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_suspend_rst4: cam_sensor_suspend_rst4 {

   mux {
    pins = "gpio25";
    function = "gpio";
   };

   config {
    pins = "gpio25";
    bias-pull-down;
    drive-strength = <2>;
    output-low;
   };
  };

  cam_sensor_active_3: cam_sensor_active_3 {

   mux {

    pins = "gpio98";



    function = "gpio";
   };

   config {

    pins = "gpio98";



    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_suspend_3: cam_sensor_suspend_3 {

   mux {

    pins = "gpio98";



    function = "gpio";
   };

   config {

    pins = "gpio98";



    bias-pull-down;
    drive-strength = <2>;
    output-low;
   };
  };
# 2997 "../arch/arm64/boot/dts/vendor/qcom/kona-pinctrl.dtsi"
  cam_sensor_vana0_default: cam_sensor_vana0_default {

   mux {
    pins = "gpio145";
    function = "gpio";
   };

   config {
    pins = "gpio145";
    bias-disable;
    drive-strength = <2>;
   };
  };
  cam_sensor_vana1_default: cam_sensor_vana1_default {

   mux {
    pins = "gpio125";
    function = "gpio";
   };

   config {
    pins = "gpio125";
    bias-disable;
    drive-strength = <2>;
   };
  };
  cam_sensor_vana2_default: cam_sensor_vana2_default {

   mux {
    pins = "gpio144";
    function = "gpio";
   };

   config {
    pins = "gpio144";
    bias-disable;
    drive-strength = <2>;
   };
  };
  cam_sensor_vana3_default: cam_sensor_vana3_default {

   mux {
    pins = "gpio117";
    function = "gpio";
   };

   config {
    pins = "gpio117";
    bias-disable;
    drive-strength = <2>;
   };
  };
  cam_sensor_vana4_default: cam_sensor_vana4_default {

   mux {
    pins = "gpio74";
    function = "gpio";
   };

   config {
    pins = "gpio74";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cci0_active: cci0_active {
   mux {

    pins = "gpio101","gpio102";
    function = "cci_i2c";
   };

   config {
    pins = "gpio101","gpio102";
    bias-pull-up;
    drive-strength = <2>;
   };
  };

  cci0_suspend: cci0_suspend {
   mux {

    pins = "gpio101","gpio102";
    function = "cci_i2c";
   };

   config {
    pins = "gpio101","gpio102";
    bias-pull-down;
    drive-strength = <2>;
   };
  };

  cci1_active: cci1_active {
   mux {

    pins = "gpio103","gpio104";
    function = "cci_i2c";
   };

   config {
    pins = "gpio103","gpio104";
    bias-pull-up;
    drive-strength = <2>;
   };
  };

  cci1_suspend: cci1_suspend {
   mux {

    pins = "gpio103","gpio104";
    function = "cci_i2c";
   };

   config {
    pins = "gpio103","gpio104";
    bias-pull-down;
    drive-strength = <2>;
   };
  };

  cci2_active: cci2_active {
   mux {

    pins = "gpio105","gpio106";
    function = "cci_i2c";
   };

   config {
    pins = "gpio105","gpio106";
    bias-pull-up;
    drive-strength = <2>;
   };
  };

  cci2_suspend: cci2_suspend {
   mux {

    pins = "gpio105","gpio106";
    function = "cci_i2c";
   };

   config {
    pins = "gpio105","gpio106";
    bias-pull-down;
    drive-strength = <2>;
   };
  };

  cci3_active: cci3_active {
   mux {

    pins = "gpio107","gpio108";
    function = "cci_i2c";
   };

   config {
    pins = "gpio107","gpio108";
    bias-pull-up;
    drive-strength = <2>;
   };
  };

  cci3_suspend: cci3_suspend {
   mux {

    pins = "gpio107","gpio108";
    function = "cci_i2c";
   };

   config {
    pins = "gpio107","gpio108";
    bias-pull-down;
    drive-strength = <2>;
   };
  };

  tsif0_signals_active: tsif0_signals_active {
   tsif1_clk {
    pins = "gpio69";
    function = "tsif0_clk";
   };

   tsif1_en {
    pins = "gpio70";
    function = "tsif0_en";
   };

   tsif1_data {
    pins = "gpio71";
    function = "tsif0_data";
   };

   signals_cfg {
    pins = "gpio69", "gpio70", "gpio71";
    drive_strength = <2>;
    bias-pull-down;
   };
  };


  tsif0_sync_active: tsif0_sync_active {
   tsif1_sync {
    pins = "gpio72";
    function = "tsif0_sync";
    drive_strength = <2>;
    bias-pull-down;
   };
  };

  tsif1_signals_active: tsif1_signals_active {
   tsif2_clk {
    pins = "gpio73";
    function = "tsif1_clk";
   };

   tsif2_en {
    pins = "gpio74";
    function = "tsif1_en";
   };

   tsif2_data {

    function = "tsif1_data";
   };

   signals_cfg {
    pins = "gpio73", "gpio74";
    drive_strength = <2>;
    bias-pull-down;
   };

  };


  tsif1_sync_active: tsif1_sync_active {
   tsif2_sync {
    pins = "gpio76";
    function = "tsif1_sync";
    drive_strength = <2>;
    bias-pull-down;
   };
  };

  sde_led_driver_en1_gpio: sde_led_driver_en1_gpio {
   mux {
    pins = "gpio144";
    function = "gpio";
   };

   config {
    pins = "gpio144";
    bias-pull-down;
    drive-strength = <16>;
   };
  };

  sde_led_driver_en2_gpio: sde_led_driver_en2_gpio {
   mux {
    pins = "gpio140";
    function = "gpio";
   };

   config {
    pins = "gpio140";
    bias-pull-down;
    drive-strength = <16>;
   };
  };

  sde_led_5v_en_gpio: sde_led_5v_en_gpio {
   mux {
    pins = "gpio134";
    function = "gpio";
   };

   config {
    pins = "gpio134";
    bias-pull-down;
    drive-strength = <16>;
   };
  };

  sde_display_1p8_en_gpio: sde_display_1p8_en_gpio {
   mux {
    pins = "gpio133";
    function = "gpio";
   };

   config {
    pins = "gpio133";
    bias-pull-down;
    drive-strength = <16>;
   };
  };

  cam_sensor_6dof_vana_active: cam_sensor_6dof_vana_active {

   mux {
    pins = "gpio84";
    function = "gpio";
   };

   config {
    pins = "gpio84";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_6dof_vana_suspend: cam_sensor_6dof_vana_suspend {

   mux {
    pins = "gpio84";
    function = "gpio";
   };

   config {
    pins = "gpio84";
    bias-pull-down;
    drive-strength = <2>;
   };
  };

  cam_sensor_6dof_vdig_active: cam_sensor_6dof_vdig_active {

   mux {
    pins = "gpio82";
    function = "gpio";
   };

   config {
    pins = "gpio82";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_6dof_vdig_suspend: cam_sensor_6dof_vdig_suspend {

   mux {
    pins = "gpio82";
    function = "gpio";
   };

   config {
    pins = "gpio82";
    bias-pull-down;
    drive-strength = <2>;
   };
  };

  cam_sensor_6dof_vio_active: cam_sensor_6dof_vio_active {

   mux {
    pins = "gpio83";
    function = "gpio";
   };

   config {
    pins = "gpio83";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_6dof_vio_suspend: cam_sensor_6dof_vio_suspend {

   mux {
    pins = "gpio83";
    function = "gpio";
   };

   config {
    pins = "gpio83";
    bias-pull-down;
    drive-strength = <2>;
   };
  };

  cam_sensor_et_vana_active: cam_sensor_et_vana_active {

   mux {
    pins = "gpio114";
    function = "gpio";
   };

   config {
    pins = "gpio114";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_et_vana_suspend: cam_sensor_et_vana_suspend {

   mux {
    pins = "gpio114";
    function = "gpio";
   };

   config {
    pins = "gpio114";
    bias-pull-down;
    drive-strength = <2>;
   };
  };

  cam_sensor_et_vio_active: cam_sensor_et_vio_active {

   mux {
    pins = "gpio145";
    function = "gpio";
   };

   config {
    pins = "gpio145";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_et_vio_suspend: cam_sensor_et_vio_suspend {

   mux {
    pins = "gpio145";
    function = "gpio";
   };

   config {
    pins = "gpio145";
    bias-pull-down;
    drive-strength = <2>;
   };
  };

  cam_sensor_rgb_vana_active: cam_sensor_rgb_vana_active {
   mux {
    pins = "gpio117";
    function = "gpio";
   };

   config {
    pins = "gpio117";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_rgb_vana_suspend: cam_sensor_rgb_vana_suspend {
   mux {
    pins = "gpio117";
    function = "gpio";
   };

   config {
    pins = "gpio117";
    bias-pull-down;
    drive-strength = <2>;
   };
  };

  cam_sensor_rgb_vio_active: cam_sensor_rgb_vio_active {
   mux {
    pins = "gpio116";
    function = "gpio";
   };

   config {
    pins = "gpio116";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_rgb_vio_suspend: cam_sensor_rgb_vio_suspend {
   mux {
    pins = "gpio116";
    function = "gpio";
   };

   config {
    pins = "gpio116";
    bias-pull-down;
    drive-strength = <2>;
   };
  };

  cam_sensor_rgb_vdig_active: cam_sensor_rgb_vdig_active {
   mux {
    pins = "gpio115";
    function = "gpio";
   };

   config {
    pins = "gpio115";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_rgb_vdig_suspend: cam_sensor_rgb_vdig_suspend {
   mux {
    pins = "gpio115";
    function = "gpio";
   };

   config {
    pins = "gpio115";
    bias-pull-down;
    drive-strength = <2>;
   };
  };

  cam_sensor_active_etleft: cam_sensor_active_etleft {

   mux {
    pins = "gpio93";
    function = "gpio";
   };

   config {
    pins = "gpio93";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_suspend_etleft: cam_sensor_suspend_etleft {

   mux {
    pins = "gpio93";
    function = "gpio";
   };

   config {
    pins = "gpio93";
    bias-pull-down;
    drive-strength = <2>;
    output-low;
   };
  };

  cam_sensor_active_etright: cam_sensor_active_etright {

   mux {
    pins = "gpio92";
    function = "gpio";
   };

   config {
    pins = "gpio92";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_suspend_etright: cam_sensor_suspend_etright {

   mux {
    pins = "gpio92";
    function = "gpio";
   };

   config {
    pins = "gpio92";
    bias-pull-down;
    drive-strength = <2>;
    output-low;
   };
  };

  cam_sensor_active_6dofleft: cam_sensor_active_6dofleft {

   mux {
    pins = "gpio130";
    function = "gpio";
   };

   config {
    pins = "gpio130";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_suspend_6dofleft: cam_sensor_suspend_6dofleft {

   mux {
    pins = "gpio130";
    function = "gpio";
   };

   config {
    pins = "gpio130";
    bias-pull-down;
    drive-strength = <2>;
    output-low;
   };
  };

  cam_sensor_active_6dofright: cam_sensor_active_6dofright {

   mux {
    pins = "gpio131";
    function = "gpio";
   };

   config {
    pins = "gpio131";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_suspend_6dofright: cam_sensor_suspend_6dofright {

   mux {
    pins = "gpio131";
    function = "gpio";
   };

   config {
    pins = "gpio131";
    bias-pull-down;
    drive-strength = <2>;
    output-low;
   };
  };

  cam_sensor_active_rgbright: cam_sensor_active_rgbright {

   mux {
    pins = "gpio109";
    function = "gpio";
   };

   config {
    pins = "gpio109";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_suspend_rgbright: cam_sensor_suspend_rgbright {

   mux {
    pins = "gpio109";
    function = "gpio";
   };

   config {
    pins = "gpio109";
    bias-pull-down;
    drive-strength = <2>;
    output-low;
   };
  };

  cam_sensor_active_rgbleft: cam_sensor_active_rgbleft {

   mux {
    pins = "gpio78";
    function = "gpio";
   };

   config {
    pins = "gpio78";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_suspend_rgbleft: cam_sensor_suspend_rgbleft {

   mux {
    pins = "gpio78";
    function = "gpio";
   };

   config {
    pins = "gpio78";
    bias-pull-down;
    drive-strength = <2>;
    output-low;
   };
  };

  bt_en_sleep: bt_en_sleep {
   mux {
   pins = "gpio21";
   function = "gpio";
   };

   config {
   pins = "gpio21";
   drive-strength = <2>;
   output-low;
   bias-pull-down;
   };
  };

  ch101_rst: ch101_rst {
   mux {
    pins = "gpio140";
    function = "gpio";
   };

   config {
    pins = "gpio140";
    output-high;
    drive-strength = <2>;
   };
  };

  ch101_tmr_rst: ch101_tmr_rst {
   mux {
    pins = "gpio0";
    function = "gpio";
   };

   config {
    pins = "gpio0";
    bias-pull-up;
    drive-strength = <2>;
   };
  };

  ch101_0_irq: ch101_0_irq {
   mux {
    pins = "gpio129", "gpio141", "gpio113";
    function = "gpio";
   };

   config {
    pins = "gpio129", "gpio141", "gpio113";
    bias-no-pull;
    drive-strength = <2>;
   };
  };

  ch101_1_irq: ch101_1_irq {
   mux {
    pins = "gpio122", "gpio123", "gpio66";
    function = "gpio";
   };

   config {
    pins = "gpio122", "gpio123", "gpio66";
    bias-no-pull;
    drive-strength = <2>;
   };
  };


  qupv3_se0_i3c_pins: qupv3_se0_i3c_pins {
   qupv3_se0_i3c_active: qupv3_se0_i3c_active {
    mux {
     pins = "gpio28", "gpio29";
     function = "ibi_i3c";
    };

    config {
     pins = "gpio28", "gpio29";
     drive-strength = <16>;
     bias-pull-up;
    };
   };

   qupv3_se0_i3c_sleep: qupv3_se0_i3c_sleep {
    mux {
     pins = "gpio28", "gpio29";
     function = "ibi_i3c";
    };

    config {
     pins = "gpio28", "gpio29";
     drive-strength = <16>;
     bias-pull-up;
    };
   };

   qupv3_se0_i3c_disable: qupv3_se0_i3c_disable {
    mux {
     pins = "gpio28", "gpio29";
     function = "gpio";
    };

    config {
     pins = "gpio28", "gpio29";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
  };


  qupv3_se1_i3c_pins: qupv3_se1_i3c_pins {
   qupv3_se1_i3c_active: qupv3_se1_i3c_active {
    mux {
     pins = "gpio4", "gpio5";
     function = "ibi_i3c";
    };

    config {
     pins = "gpio4", "gpio5";
     drive-strength = <16>;
     bias-pull-up;
    };
   };

   qupv3_se1_i3c_sleep: qupv3_se1_i3c_sleep {
    mux {
     pins = "gpio4", "gpio5";
     function = "ibi_i3c";
    };

    config {
     pins = "gpio4", "gpio5";
     drive-strength = <16>;
     bias-pull-up;
    };
   };

   qupv3_se1_i3c_disable: qupv3_se1_i3c_disable {
    mux {
     pins = "gpio4", "gpio5";
     function = "gpio";
    };

    config {
     pins = "gpio4", "gpio5";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
  };


  qupv3_se0_i2c_pins: qupv3_se0_i2c_pins {
   qupv3_se0_i2c_active: qupv3_se0_i2c_active {
    mux {
     pins = "gpio28", "gpio29";
     function = "qup0";
    };

    config {
     pins = "gpio28", "gpio29";
     drive-strength = <2>;
     bias-disable;
    };
   };

   qupv3_se0_i2c_sleep: qupv3_se0_i2c_sleep {
    mux {
     pins = "gpio28", "gpio29";
     function = "gpio";
    };

    config {
     pins = "gpio28", "gpio29";
     drive-strength = <2>;
     bias-no-pull;
    };
   };
  };


  qupv3_se1_i2c_pins: qupv3_se1_i2c_pins {
   qupv3_se1_i2c_active: qupv3_se1_i2c_active {
    mux {
     pins = "gpio4", "gpio5";
     function = "qup1";
    };

    config {
     pins = "gpio4", "gpio5";
     drive-strength = <2>;
     bias-disable;
    };
   };

   qupv3_se1_i2c_sleep: qupv3_se1_i2c_sleep {
    mux {
     pins = "gpio4", "gpio5";
     function = "gpio";
    };

    config {
     pins = "gpio4", "gpio5";
     drive-strength = <2>;
     bias-no-pull;
    };
   };
  };

  lt9611_pins: lt9611_pins {
   mux {
    pins = "gpio2", "gpio1";
    function = "gpio";
   };

   config {
    pins = "gpio2", "gpio1";
    drive-strength = <8>;
    bias-disable = <0>;
   };
  };

  nfc {
   nfc_int_active: nfc_int_active {

    mux {

     pins = "gpio111";
     function = "gpio";
    };

    config {
     pins = "gpio111";
     drive-strength = <2>;
     bias-pull-up;
    };
   };

   nfc_int_suspend: nfc_int_suspend {

    mux {

     pins = "gpio111";
     function = "gpio";
    };

    config {
     pins = "gpio111";
     drive-strength = <2>;
     bias-pull-up;
    };
   };

   nfc_enable_active: nfc_enable_active {

    mux {

     pins = "gpio6", "gpio110";
     function = "gpio";
    };

    config {
     pins = "gpio6", "gpio110";
     drive-strength = <2>;
     bias-pull-up;
    };
   };

   nfc_enable_suspend: nfc_enable_suspend {

    mux {

     pins = "gpio6", "gpio110";
     function = "gpio";
    };

    config {
     pins = "gpio6", "gpio110";
     drive-strength = <2>;
     bias-disable;
    };
   };

   nfc_clk_req_active: nfc_clk_req_active {

    mux {

     pins = "gpio7";
     function = "gpio";
    };

    config {
     pins = "gpio7";
     drive-strength = <2>;
     bias-pull-up;
    };
   };

   nfc_clk_req_suspend: nfc_clk_req_suspend {

    mux {

     pins = "gpio7";
     function = "gpio";
    };

    config {
     pins = "gpio7";
     drive-strength = <2>;
     bias-disable;
    };
   };
  };


  qupv3_se2_i2c_pins: qupv3_se2_i2c_pins {
   qupv3_se2_i2c_active: qupv3_se2_i2c_active {
    mux {
     pins = "gpio115", "gpio116";
     function = "qup2";
    };

    config {
     pins = "gpio115", "gpio116";
     drive-strength = <2>;
     bias-disable;
    };
   };

   qupv3_se2_i2c_sleep: qupv3_se2_i2c_sleep {
    mux {
     pins = "gpio115", "gpio116";
     function = "gpio";
    };

    config {
     pins = "gpio115", "gpio116";
     drive-strength = <2>;
     bias-no-pull;
    };
   };
  };


  qupv3_se3_i2c_pins: qupv3_se3_i2c_pins {
   qupv3_se3_i2c_active: qupv3_se3_i2c_active {
    mux {
     pins = "gpio119", "gpio120";
     function = "qup3";
    };

    config {
     pins = "gpio119", "gpio120";
     drive-strength = <2>;
     bias-disable;
    };
   };

   qupv3_se3_i2c_sleep: qupv3_se3_i2c_sleep {
    mux {
     pins = "gpio119", "gpio120";
     function = "gpio";
    };

    config {
     pins = "gpio119", "gpio120";
     drive-strength = <2>;
     bias-no-pull;
    };
   };
  };


  qupv3_se4_i2c_pins: qupv3_se4_i2c_pins {
   qupv3_se4_i2c_active: qupv3_se4_i2c_active {
    mux {
     pins = "gpio8", "gpio9";
     function = "qup4";
    };

    config {
     pins = "gpio8", "gpio9";
     drive-strength = <2>;
     bias-disable;
    };
   };

   qupv3_se4_i2c_sleep: qupv3_se4_i2c_sleep {
    mux {
     pins = "gpio8", "gpio9";
     function = "gpio";
    };

    config {
     pins = "gpio8", "gpio9";
     drive-strength = <2>;
     bias-no-pull;
    };
   };
  };


  qupv3_se5_i2c_pins: qupv3_se5_i2c_pins {
   qupv3_se5_i2c_active: qupv3_se5_i2c_active {
    mux {
     pins = "gpio12", "gpio13";
     function = "qup5";
    };

    config {
     pins = "gpio12", "gpio13";
     drive-strength = <2>;
     bias-disable;
    };
   };

   qupv3_se5_i2c_sleep: qupv3_se5_i2c_sleep {
    mux {
     pins = "gpio12", "gpio13";
     function = "gpio";
    };

    config {
     pins = "gpio12", "gpio13";
     drive-strength = <2>;
     bias-no-pull;
    };
   };
  };


  qupv3_se6_i2c_pins: qupv3_se6_i2c_pins {
   qupv3_se6_i2c_active: qupv3_se6_i2c_active {
    mux {
     pins = "gpio16", "gpio17";
     function = "qup6";
    };

    config {
     pins = "gpio16", "gpio17";
     drive-strength = <2>;
     bias-disable;
    };
   };

   qupv3_se6_i2c_sleep: qupv3_se6_i2c_sleep {
    mux {
     pins = "gpio16", "gpio17";
     function = "gpio";
    };

    config {
     pins = "gpio16", "gpio17";
     drive-strength = <2>;
     bias-no-pull;
    };
   };
  };


  qupv3_se7_i2c_pins: qupv3_se7_i2c_pins {
   qupv3_se7_i2c_active: qupv3_se7_i2c_active {
    mux {
     pins = "gpio20", "gpio21";
     function = "qup7";
    };

    config {
     pins = "gpio20", "gpio21";
     drive-strength = <2>;
     bias-disable;
    };
   };

   qupv3_se7_i2c_sleep: qupv3_se7_i2c_sleep {
    mux {
     pins = "gpio20", "gpio21";
     function = "gpio";
    };

    config {
     pins = "gpio20", "gpio21";
     drive-strength = <2>;
     bias-no-pull;
    };
   };
  };

  qupv3_se0_spi_pins: qupv3_se0_spi_pins {
   qupv3_se0_spi_active: qupv3_se0_spi_active {
    mux {
     pins = "gpio28", "gpio29", "gpio30",
        "gpio31";
     function = "qup0";
    };

    config {
     pins = "gpio28", "gpio29", "gpio30",
        "gpio31";
     drive-strength = <6>;
     bias-disable;
    };
   };

   qupv3_se0_spi_sleep: qupv3_se0_spi_sleep {
    mux {
     pins = "gpio28", "gpio29", "gpio30",
        "gpio31";
     function = "gpio";
    };

    config {
     pins = "gpio28", "gpio29", "gpio30",
        "gpio31";
     drive-strength = <6>;
     bias-disable;
    };
   };
  };

  qupv3_se1_spi_pins: qupv3_se1_spi_pins {
   qupv3_se1_spi_active: qupv3_se1_spi_active {
    mux {
     pins = "gpio4", "gpio5", "gpio6",
        "gpio7";
     function = "qup1";
    };

    config {
     pins = "gpio4", "gpio5", "gpio6",
        "gpio7";
     drive-strength = <6>;
     bias-disable;
    };
   };

   qupv3_se1_spi_sleep: qupv3_se1_spi_sleep {
    mux {
     pins = "gpio4", "gpio5", "gpio6",
        "gpio7";
     function = "gpio";
    };

    config {
     pins = "gpio4", "gpio5", "gpio6",
        "gpio7";
     drive-strength = <6>;
     bias-disable;
    };
   };
  };

  qupv3_se2_spi_pins: qupv3_se2_spi_pins {
   qupv3_se2_spi_active: qupv3_se2_spi_active {
    mux {
     pins = "gpio115", "gpio116", "gpio117",
        "gpio118";
     function = "qup2";
    };

    config {
     pins = "gpio115", "gpio116", "gpio117",
        "gpio118";
     drive-strength = <6>;
     bias-disable;
    };
   };

   qupv3_se2_spi_sleep: qupv3_se2_spi_sleep {
    mux {
     pins = "gpio115", "gpio116", "gpio117",
        "gpio118";
     function = "gpio";
    };

    config {
     pins = "gpio115", "gpio116", "gpio117",
        "gpio118";
     drive-strength = <6>;
     bias-disable;
    };
   };
  };

  qupv3_se3_spi_pins: qupv3_se3_spi_pins {
   qupv3_se3_spi_active: qupv3_se3_spi_active {
    mux {
     pins = "gpio119", "gpio120", "gpio121",
        "gpio122";
     function = "qup3";
    };

    config {
     pins = "gpio119", "gpio120", "gpio121",
        "gpio122";
     drive-strength = <6>;
     bias-disable;
    };
   };

   qupv3_se3_spi_sleep: qupv3_se3_spi_sleep {
    mux {
     pins = "gpio119", "gpio120", "gpio121",
       "gpio122";
     function = "gpio";
    };

    config {
     pins = "gpio119", "gpio120", "gpio121",
       "gpio122";
     drive-strength = <6>;
     bias-disable;
    };
   };
  };

  qupv3_se4_spi_pins: qupv3_se4_spi_pins {
   qupv3_se4_spi_active: qupv3_se4_spi_active {
    mux {
     pins = "gpio8", "gpio9", "gpio10",
        "gpio11";
     function = "qup4";
    };

    config {
     pins = "gpio8", "gpio9", "gpio10",
        "gpio11";
     drive-strength = <6>;
     bias-disable;
    };
   };

   qupv3_se4_spi_sleep: qupv3_se4_spi_sleep {
    mux {
     pins = "gpio8", "gpio9", "gpio10",
        "gpio11";
     function = "gpio";
    };

    config {
     pins = "gpio8", "gpio9", "gpio10",
        "gpio11";
     drive-strength = <6>;
     bias-disable;
    };
   };
  };

  qupv3_se5_spi_pins: qupv3_se5_spi_pins {
   qupv3_se5_spi_active: qupv3_se5_spi_active {
    mux {
     pins = "gpio12", "gpio13", "gpio14",
        "gpio15";
     function = "qup5";
    };

    config {
     pins = "gpio12", "gpio13", "gpio14",
        "gpio15";
     drive-strength = <6>;
     bias-disable;
    };
   };

   qupv3_se5_spi_sleep: qupv3_se5_spi_sleep {
    mux {
     pins = "gpio12", "gpio13", "gpio14",
        "gpio15";
     function = "gpio";
    };

    config {
     pins = "gpio12", "13", "gpio14",
        "gpio15";
     drive-strength = <6>;
     bias-disable;
    };
   };
  };

  qupv3_se6_spi_pins: qupv3_se6_spi_pins {
   qupv3_se6_spi_active: qupv3_se6_spi_active {
    mux {
     pins = "gpio16", "gpio17", "gpio18",
        "gpio19";
     function = "qup6";
    };

    config {
     pins = "gpio16", "gpio17", "gpio18",
        "gpio19";
     drive-strength = <6>;
     bias-disable;
    };
   };

   qupv3_se6_spi_sleep: qupv3_se6_spi_sleep {
    mux {
     pins = "gpio16", "gpio17", "gpio18",
        "gpio19";
     function = "gpio";
    };

    config {
     pins = "gpio16", "gpio17", "gpio18",
        "gpio19";
     drive-strength = <6>;
     bias-disable;
    };
   };
  };

  qupv3_se7_spi_pins: qupv3_se7_spi_pins {
   qupv3_se7_spi_active: qupv3_se7_spi_active {
    mux {
     pins = "gpio20", "gpio21", "gpio22",
        "gpio23";
     function = "qup7";
    };

    config {
     pins = "gpio20", "gpio21", "gpio22",
        "gpio23";
     drive-strength = <6>;
     bias-disable;
    };
   };

   qupv3_se7_spi_sleep: qupv3_se7_spi_sleep {
    mux {
     pins = "gpio20", "gpio21", "gpio22",
        "gpio23";
     function = "gpio";
    };

    config {
     pins = "gpio20", "gpio21", "gpio22",
        "gpio23";
     drive-strength = <6>;
     bias-disable;
    };
   };
  };



  qupv3_se8_i2c_pins: qupv3_se8_i2c_pins {
   qupv3_se8_i2c_active: qupv3_se8_i2c_active {
    mux {
     pins = "gpio24", "gpio25";
     function = "qup8";
    };

    config {
     pins = "gpio24", "gpio25";
     drive-strength = <2>;
     bias-disable;
    };
   };

   qupv3_se8_i2c_sleep: qupv3_se8_i2c_sleep {
    mux {
     pins = "gpio24", "gpio25";
     function = "gpio";
    };

    config {
     pins = "gpio24", "gpio25";
     drive-strength = <2>;
     bias-no-pull;
    };
   };
  };


  qupv3_se9_i2c_pins: qupv3_se9_i2c_pins {
   qupv3_se9_i2c_active: qupv3_se9_i2c_active {
    mux {
     pins = "gpio125", "gpio126";
     function = "qup9";
    };

    config {
     pins = "gpio125", "gpio126";
     drive-strength = <2>;
     bias-disable;
    };
   };

   qupv3_se9_i2c_sleep: qupv3_se9_i2c_sleep {
    mux {
     pins = "gpio125", "gpio126";
     function = "gpio";
    };

    config {
     pins = "gpio125", "gpio126";
     drive-strength = <2>;
     bias-no-pull;
    };
   };
  };


  qupv3_se10_i2c_pins: qupv3_se10_i2c_pins {
   qupv3_se10_i2c_active: qupv3_se10_i2c_active {
    mux {
     pins = "gpio129", "gpio130";
     function = "qup10";
    };

    config {
     pins = "gpio129", "gpio130";
     drive-strength = <2>;
     bias-disable;
    };
   };

   qupv3_se10_i2c_sleep: qupv3_se10_i2c_sleep {
    mux {
     pins = "gpio129", "gpio130";
     function = "gpio";
    };

    config {
     pins = "gpio129", "gpio130";
     drive-strength = <2>;
     bias-no-pull;
    };
   };
  };


  qupv3_se11_i2c_pins: qupv3_se11_i2c_pins {
   qupv3_se11_i2c_active: qupv3_se11_i2c_active {
    mux {
     pins = "gpio60", "gpio61";
     function = "qup11";
    };

    config {
     pins = "gpio60", "gpio61";
     drive-strength = <2>;
     bias-disable;
    };
   };

   qupv3_se11_i2c_sleep: qupv3_se11_i2c_sleep {
    mux {
     pins = "gpio60", "gpio61";
     function = "gpio";
    };

    config {
     pins = "gpio60", "gpio61";
     drive-strength = <2>;
     bias-no-pull;
    };
   };
  };


  qupv3_se12_i2c_pins: qupv3_se12_i2c_pins {
   qupv3_se12_i2c_active: qupv3_se12_i2c_active {
    mux {
     pins = "gpio32", "gpio33";
     function = "qup12";
    };

    config {
     pins = "gpio32", "gpio33";
     drive-strength = <2>;
     bias-disable;
    };
   };

   qupv3_se12_i2c_sleep: qupv3_se12_i2c_sleep {
    mux {
     pins = "gpio32", "gpio33";
     function = "gpio";
    };

    config {
     pins = "gpio32", "gpio33";
     drive-strength = <2>;
     bias-no-pull;
    };
   };
  };


  qupv3_se13_i2c_pins: qupv3_se13_i2c_pins {
   qupv3_se13_i2c_active: qupv3_se13_i2c_active {
    mux {
     pins = "gpio36", "gpio37";
     function = "qup13";
    };

    config {
     pins = "gpio36", "gpio37";
     drive-strength = <2>;
     bias-disable;
    };
   };

   qupv3_se13_i2c_sleep: qupv3_se13_i2c_sleep {
    mux {
     pins = "gpio36", "gpio37";
     function = "gpio";
    };

    config {
     pins = "gpio36", "gpio37";
     drive-strength = <2>;
     bias-no-pull;
    };
   };
  };

  qupv3_se8_spi_pins: qupv3_se8_spi_pins {
   qupv3_se8_spi_active: qupv3_se8_spi_active {
    mux {
     pins = "gpio24", "gpio25", "gpio26",
        "gpio27";
     function = "qup8";
    };

    config {
     pins = "gpio24", "gpio25", "gpio26",
        "gpio27";
     drive-strength = <6>;
     bias-disable;
    };
   };

   qupv3_se8_spi_sleep: qupv3_se8_spi_sleep {
    mux {
     pins = "gpio24", "gpio25", "gpio26",
        "gpio27";
     function = "gpio";
    };

    config {
     pins = "gpio24", "gpio25", "gpio26",
        "gpio27";
     drive-strength = <6>;
     bias-disable;
    };
   };
  };

  qupv3_se9_spi_pins: qupv3_se9_spi_pins {
   qupv3_se9_spi_active: qupv3_se9_spi_active {
    mux {
     pins = "gpio125", "gpio126", "gpio127",
        "gpio128";
     function = "qup9";
    };

    config {
     pins = "gpio125", "gpio126", "gpio127",
        "gpio128";
     drive-strength = <6>;
     bias-disable;
    };
  };

   qupv3_se9_spi_sleep: qupv3_se9_spi_sleep {
    mux {
     pins = "gpio125", "gpio126", "gpio127",
        "gpio128";
     function = "gpio";
    };

    config {
     pins = "gpio125", "gpio126", "gpio127",
        "gpio128";
     drive-strength = <6>;
     bias-disable;
    };
   };
  };

  qupv3_se10_spi_pins: qupv3_se10_spi_pins {
   qupv3_se10_spi_active: qupv3_se10_spi_active {
    mux {
     pins = "gpio129", "gpio130", "gpio131",
        "gpio132";
     function = "qup10";
    };

    config {
     pins = "gpio129", "gpio130", "gpio131",
        "gpio132";
     drive-strength = <6>;
     bias-disable;
    };
   };

   qupv3_se10_spi_sleep: qupv3_se10_spi_sleep {
    mux {
     pins = "gpio129", "gpio130", "gpio131",
        "gpio132";
     function = "gpio";
    };

    config {
     pins = "gpio129", "gpio130", "gpio131",
        "gpio132";
     drive-strength = <6>;
     bias-disable;
    };
   };
  };

  qupv3_se11_spi_pins: qupv3_se11_spi_pins {
   qupv3_se11_spi_active: qupv3_se11_spi_active {
    mux {
     pins = "gpio60", "gpio61", "gpio62",
        "gpio63";
     function = "qup11";
    };

    config {
     pins = "gpio60", "gpio61", "gpio62",
        "gpio63";
     drive-strength = <6>;
     bias-disable;
    };
   };

   qupv3_se11_spi_sleep: qupv3_se11_spi_sleep {
    mux {
     pins = "gpio60", "gpio61", "gpio62",
        "gpio63";
     function = "gpio";
    };

    config {
     pins = "gpio60", "gpio61", "gpio62",
        "gpio63";
     drive-strength = <6>;
     bias-disable;
    };
   };
  };

  qupv3_se12_spi_pins: qupv3_se12_spi_pins {
   qupv3_se12_spi_active: qupv3_se12_spi_active {
    mux {
     pins = "gpio32", "gpio33", "gpio34",
        "gpio35";
     function = "qup12";
    };

    config {
     pins = "gpio32", "gpio33", "gpio34",
        "gpio35";
     drive-strength = <6>;
     bias-disable;
    };
   };

   qupv3_se12_spi_sleep: qupv3_se12_spi_sleep {
    mux {
     pins = "gpio32", "gpio33", "gpio34",
        "gpio35";
     function = "gpio";
    };

    config {
     pins = "gpio32", "gpio33", "gpio34",
        "gpio35";
     drive-strength = <6>;
     bias-disable;
    };
   };
  };

  qupv3_se13_spi_pins: qupv3_se13_spi_pins {
   qupv3_se13_spi_active: qupv3_se13_spi_active {
    mux {
     pins = "gpio36", "gpio37", "gpio38",
        "gpio39";
     function = "qup13";
    };

    config {
     pins = "gpio36", "gpio37", "gpio38",
        "gpio39";
     drive-strength = <6>;
     bias-disable;
    };
   };

   qupv3_se13_spi_sleep: qupv3_se13_spi_sleep {
    mux {
     pins = "gpio36", "gpio37", "gpio38",
        "gpio39";
     function = "gpio";
    };

    config {
     pins = "gpio36", "gpio37", "gpio38",
        "gpio39";
     drive-strength = <6>;
     bias-disable;
    };
   };
  };



  qupv3_se14_i2c_pins: qupv3_se14_i2c_pins {
   qupv3_se14_i2c_active: qupv3_se14_i2c_active {
    mux {
     pins = "gpio40", "gpio41";
     function = "qup14";
    };

    config {
     pins = "gpio40", "gpio41";
     drive-strength = <2>;
     bias-disable;
    };
   };

   qupv3_se14_i2c_sleep: qupv3_se14_i2c_sleep {
    mux {
     pins = "gpio40", "gpio41";
     function = "gpio";
    };

    config {
     pins = "gpio40", "gpio41";
     drive-strength = <2>;
     bias-no-pull;
    };
   };
  };


  qupv3_se15_i2c_pins: qupv3_se15_i2c_pins {
   qupv3_se15_i2c_active: qupv3_se15_i2c_active {
    mux {
     pins = "gpio44", "gpio45";
     function = "qup15";
    };

    config {
     pins = "gpio44", "gpio45";
     drive-strength = <2>;
     bias-disable;
    };
   };

   qupv3_se15_i2c_sleep: qupv3_se15_i2c_sleep {
    mux {
     pins = "gpio44", "gpio45";
     function = "gpio";
    };

    config {
     pins = "gpio44", "gpio45";
     drive-strength = <2>;
     bias-no-pull;
    };
   };
  };


  qupv3_se16_i2c_pins: qupv3_se16_i2c_pins {
   qupv3_se16_i2c_active: qupv3_se16_i2c_active {
    mux {
     pins = "gpio48", "gpio49";
     function = "qup16";
    };

    config {
     pins = "gpio48", "gpio49";
     drive-strength = <2>;
     bias-disable;
    };
   };

   qupv3_se16_i2c_sleep: qupv3_se16_i2c_sleep {
    mux {
     pins = "gpio48", "gpio49";
     function = "gpio";
    };

    config {
     pins = "gpio48", "gpio49";
     drive-strength = <2>;
     bias-no-pull;
    };
   };
  };


  qupv3_se17_i2c_pins: qupv3_se17_i2c_pins {
   qupv3_se17_i2c_active: qupv3_se17_i2c_active {
    mux {
     pins = "gpio52", "gpio53";
     function = "qup17";
    };

    config {
     pins = "gpio52", "gpio53";
     drive-strength = <2>;
     bias-disable;
    };
   };

   qupv3_se17_i2c_sleep: qupv3_se17_i2c_sleep {
    mux {
     pins = "gpio52", "gpio53";
     function = "gpio";
    };

    config {
     pins = "gpio52", "gpio53";
     drive-strength = <2>;
     bias-no-pull;
    };
   };
  };


  qupv3_se18_i2c_pins: qupv3_se18_i2c_pins {
   qupv3_se18_i2c_active: qupv3_se18_i2c_active {
    mux {
     pins = "gpio56", "gpio57";
     function = "qup18";
    };

    config {
     pins = "gpio56", "gpio57";
     drive-strength = <2>;
     bias-disable;
    };
   };

   qupv3_se18_i2c_sleep: qupv3_se18_i2c_sleep {
    mux {
     pins = "gpio56", "gpio57";
     function = "gpio";
    };

    config {
     pins = "gpio56", "gpio57";
     drive-strength = <2>;
     bias-no-pull;
    };
   };
  };


  qupv3_se19_i2c_pins: qupv3_se19_i2c_pins {
   qupv3_se19_i2c_active: qupv3_se19_i2c_active {
    mux {
     pins = "gpio0", "gpio1";
     function = "qup19";
    };

    config {
     pins = "gpio0", "gpio1";
     drive-strength = <2>;
     bias-disable;
    };
   };

   qupv3_se19_i2c_sleep: qupv3_se19_i2c_sleep {
    mux {
     pins = "gpio0", "gpio1";
     function = "gpio";
    };

    config {
     pins = "gpio0", "gpio1";
     drive-strength = <2>;
     bias-no-pull;
    };
   };
  };

  qupv3_se14_spi_pins: qupv3_se14_spi_pins {
   qupv3_se14_spi_active: qupv3_se14_spi_active {
    mux {
     pins = "gpio40", "gpio41", "gpio42",
        "gpio43";
     function = "qup14";
    };

    config {
     pins = "gpio40", "gpio41", "gpio42",
        "gpio43";
     drive-strength = <6>;
     bias-disable;
    };
   };

   qupv3_se14_spi_sleep: qupv3_se14_spi_sleep {
    mux {
     pins = "gpio40", "gpio41", "gpio42",
        "gpio43";
     function = "gpio";
    };

    config {
     pins = "gpio40", "gpio41", "gpio42",
        "gpio43";
     drive-strength = <6>;
     bias-disable;
    };
   };
  };

  qupv3_se15_spi_pins: qupv3_se15_spi_pins {
   qupv3_se15_spi_active: qupv3_se15_spi_active {
    mux {
     pins = "gpio44", "gpio45", "gpio46",
        "gpio47";
     function = "qup15";
    };

    config {
     pins = "gpio44", "gpio45", "gpio46",
        "gpio47";
     drive-strength = <6>;
     bias-disable;
    };
   };

   qupv3_se15_spi_sleep: qupv3_se15_spi_sleep {
    mux {
     pins = "gpio44", "gpio45", "gpio46",
        "gpio47";
     function = "gpio";
    };

    config {
     pins = "gpio44", "gpio45", "gpio46",
        "gpio47";
     drive-strength = <6>;
     bias-disable;
    };
   };
  };

  qupv3_se16_spi_pins: qupv3_se16_spi_pins {
   qupv3_se16_spi_active: qupv3_se16_spi_active {
    mux {
     pins = "gpio48", "gpio49", "gpio50",
        "gpio51";
     function = "qup16";
    };

    config {
     pins = "gpio48", "gpio49", "gpio50",
        "gpio51";
     drive-strength = <6>;
     bias-disable;
    };
   };

   qupv3_se16_spi_sleep: qupv3_se16_spi_sleep {
    mux {
     pins = "gpio48", "gpio49", "gpio50",
        "gpio51";
     function = "gpio";
    };

    config {
     pins = "gpio48", "gpio49", "gpio50",
        "gpio51";
     drive-strength = <6>;
     bias-disable;
    };
   };
  };

  qupv3_se17_spi_pins: qupv3_se17_spi_pins {
   qupv3_se17_spi_active: qupv3_se17_spi_active {
    mux {
     pins = "gpio52", "gpio53", "gpio54",
        "gpio55";
     function = "qup17";
    };

    config {
     pins = "gpio52", "gpio53", "gpio54",
        "gpio55";
     drive-strength = <6>;
     bias-disable;
    };
   };

   qupv3_se17_spi_sleep: qupv3_se17_spi_sleep {
    mux {
     pins = "gpio52", "gpio53", "gpio54",
        "gpio55";
     function = "gpio";
    };

    config {
     pins = "gpio52", "gpio53", "gpio54",
        "gpio55";
     drive-strength = <6>;
     bias-disable;
    };
   };
  };

  qupv3_se18_spi_pins: qupv3_se18_spi_pins {
   qupv3_se18_spi_active: qupv3_se18_spi_active {
    mux {
     pins = "gpio56", "gpio57", "gpio58",
        "gpio59";
     function = "qup18";
    };

    config {
     pins = "gpio56", "gpio57", "gpio58",
        "gpio59";
     drive-strength = <6>;
     bias-disable;
    };
   };

   qupv3_se18_spi_sleep: qupv3_se18_spi_sleep {
    mux {
     pins = "gpio56", "gpio57", "gpio58",
        "gpio59";
     function = "gpio";
    };

    config {
     pins = "gpio56", "gpio57", "gpio58",
        "gpio59";
     drive-strength = <6>;
     bias-disable;
    };
   };
  };

  qupv3_se19_spi_pins: qupv3_se19_spi_pins {
   qupv3_se19_spi_active: qupv3_se19_spi_active {
    mux {
     pins = "gpio0", "gpio1", "gpio2",
        "gpio3";
     function = "qup19";
    };

    config {
     pins = "gpio0", "gpio1", "gpio2",
        "gpio3";
     drive-strength = <6>;
     bias-disable;
    };
   };

   qupv3_se19_spi_sleep: qupv3_se19_spi_sleep {
    mux {
     pins = "gpio0", "gpio1", "gpio2",
        "gpio3";
     function = "gpio";
    };

    config {
     pins = "gpio0", "gpio1", "gpio2",
        "gpio3";
     drive-strength = <6>;
     bias-disable;
    };
   };
  };

  usb2_id_det_default: usb2_id_det_default {
   config {
    pins = "gpio91";
    function = "gpio";
    input-enable;
    bias-pull-up;
   };
  };

  wil6210_refclk_en_pin: wil6210_refclk_en_pin {
   mux {
    pins = "gpio14";
    function = "gpio";
   };

   config {
    pins = "gpio14";
    bias-pull-down;
    drive-strength = <2>;
   };
  };
  charger: charger {
   charging_reset_active: charging_reset_active {
    mux {
     pins = "gpio10";
     function = "gpio";
    };

    config {
     pins = "gpio10";
     drive-strength = <2>;
     bias-pull-up;
    };
   };

   charging_reset_sleep: charging_reset_sleep {
    mux {
     pins = "gpio10";
     function = "gpio";
    };

    config {
     pins = "gpio10";
     drive-strength = <2>;
     bias-pull-down;
    };
   };

   charging_clock_active: charging_clock_active {
    mux {
     pins = "gpio131";
     function = "gpio";
    };

    config {
     pins = "gpio131";
     drive-strength = <2>;
     bias-pull-up;
    };
   };

   charging_clock_sleep: charging_clock_sleep {
    mux {
     pins = "gpio131";
     function = "gpio";
    };

    config {
     pins = "gpio131";
     drive-strength = <2>;
     bias-pull-down;
    };
   };

   charging_data_active: charging_data_active {
    mux {
     pins = "gpio129";
     function = "gpio";
    };

    config {
     pins = "gpio129";
     drive-strength = <2>;
     bias-pull-up;
    };
   };

   charging_data_sleep: charging_data_sleep {
    mux {
     pins = "gpio129";
     function = "gpio";
    };

    config {
     pins = "gpio129";
     drive-strength = <2>;
     bias-pull-down;
    };
   };

   ship_sleep: ship_sleep {
    mux {
     pins = "gpio22";
     function = "gpio";
    };

    config {
     pins = "gpio22";
     drive-strength = <2>;
     bias-pull-down;
     output-low;
    };
   };

   ship_active: ship_active {
    mux {
     pins = "gpio22";
     function = "gpio";
    };

    config {
     pins = "gpio22";
     drive-strength = <2>;
     bias-pull-up;
     output-high;
    };
   };

   ccdetect_active: ccdetect_active {
    mux {
     pins = "gpio14";
     function = "gpio";
    };

    config {
     pins = "gpio14";
     drive-strength = <2>;
     input-enable;

     bias-disable;
    };
   };

   ccdetect_sleep: ccdetect_sleep {
    mux {
     pins = "gpio14";
     function = "gpio";
    };

    config {
     pins = "gpio14";
     drive-strength = <2>;


     input-enable;
     bias-disable;
    };
   };

   chargerid_switch_active: chargerid_switch_active {
    mux {
     pins = "gpio50";
     function = "gpio";
    };

    config {
     pins = "gpio50";
     drive-strength = <2>;
     bias-pull-up;
    };
   };

   chargerid_switch_sleep: chargerid_switch_sleep {
    mux {
     pins = "gpio50";
     function = "gpio";
    };

    config {
     pins = "gpio50";
     drive-strength = <2>;
     bias-pull-down;
    };
   };

   chargerid_switch_default: chargerid_switch_default {
    mux {
     pins = "gpio50";
     function = "gpio";
    };

    config {
     pins = "gpio50";
     drive-strength = <2>;
     bias-disable;
    };
   };

   charging_switch1_active: charging_switch1_active {
    mux {
     pins = "gpio82";
     function = "gpio";
    };

    config {
     pins = "gpio82";
     drive-strength = <2>;
     bias-pull-up;
    };
   };

   charging_switch1_sleep: charging_switch1_sleep {
    mux {
     pins = "gpio82";
     function = "gpio";
    };

    config {
     pins = "gpio82";
     drive-strength = <2>;
     bias-pull-down;
    };
   };

   charger_int_default: charger_int_default {
    mux {
     pins = "gpio15";
     function = "gpio";
    };

    config {
     pins = "gpio15";
     drive-strength = <2>;
     bias-disable;
     input-enable;
    };
   };

   input_pg_default: input_pg_default {
    mux {
     pins = "gpio6";
     function = "gpio";
    };

    config {
     pins = "gpio6";
     drive-strength = <2>;
     bias-disable;
     input-enable;
    };
   };

   charger_error_default: charger_error_default {
    mux {
     pins = "gpio118";
     function = "gpio";
    };

    config {
     pins = "gpio118";
     drive-strength = <2>;
     bias-disable;
     input-enable;
    };
   };

  };
 };
};
# 5082 "../arch/arm64/boot/dts/vendor/qcom/kona.dtsi" 2
# 1 "../arch/arm64/boot/dts/vendor/qcom/kona-smp2p.dtsi" 1



&soc {

 qcom,smp2p-adsp {
  compatible = "qcom,smp2p";
  qcom,smem = <443>, <429>;
  interrupt-parent = <&ipcc_mproc>;
  interrupts = <3 2
         1>;
  mboxes = <&ipcc_mproc 3
     2>;
  qcom,local-pid = <0>;
  qcom,remote-pid = <2>;

  adsp_smp2p_out: master-kernel {
   qcom,entry-name = "master-kernel";
   #qcom,smem-state-cells = <1>;
  };

  adsp_smp2p_in: slave-kernel {
   qcom,entry-name = "slave-kernel";
   interrupt-controller;
   #interrupt-cells = <2>;
  };

  smp2p_rdbg2_out: qcom,smp2p-rdbg2-out {
   qcom,entry-name = "rdbg";
   #qcom,smem-state-cells = <1>;
  };

  smp2p_rdbg2_in: qcom,smp2p-rdbg2-in {
   qcom,entry-name = "rdbg";
   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };

 qcom,smp2p-dsps {
  compatible = "qcom,smp2p";
  qcom,smem = <481>, <430>;
  interrupt-parent = <&ipcc_mproc>;
  interrupts = <4 2
         1>;
  mboxes = <&ipcc_mproc 4 2>;
  qcom,local-pid = <0>;
  qcom,remote-pid = <3>;

  dsps_smp2p_out: master-kernel {
   qcom,entry-name = "master-kernel";
   #qcom,smem-state-cells = <1>;
  };

  dsps_smp2p_in: slave-kernel {
   qcom,entry-name = "slave-kernel";
   interrupt-controller;
   #interrupt-cells = <2>;
  };

  sleepstate_smp2p_out: sleepstate-out {
   qcom,entry-name = "sleepstate";
   #qcom,smem-state-cells = <1>;
  };

  sleepstate_smp2p_in: qcom,sleepstate-in {
   qcom,entry-name = "sleepstate_see";
   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };

 qcom,smp2p-cdsp {
  compatible = "qcom,smp2p";
  qcom,smem = <94>, <432>;
  interrupt-parent = <&ipcc_mproc>;
  interrupts = <6 2
         1>;
  mboxes = <&ipcc_mproc 6 2>;
  qcom,local-pid = <0>;
  qcom,remote-pid = <5>;

  cdsp_smp2p_out: master-kernel {
   qcom,entry-name = "master-kernel";
   #qcom,smem-state-cells = <1>;
  };

  cdsp_smp2p_in: slave-kernel {
   qcom,entry-name = "slave-kernel";
   interrupt-controller;
   #interrupt-cells = <2>;
  };

  smp2p_qvrexternal5_out: qcom,smp2p-qvrexternal5-out {
   qcom,entry-name = "qvrexternal";
   #qcom,smem-state-cells = <1>;
  };

  smp2p_rdbg5_out: qcom,smp2p-rdbg5-out {
   qcom,entry-name = "rdbg";
   #qcom,smem-state-cells = <1>;
  };

  smp2p_rdbg5_in: qcom,smp2p-rdbg5-in {
   qcom,entry-name = "rdbg";
   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };

 qcom,smp2p-npu {
  compatible = "qcom,smp2p";
  qcom,smem = <617>, <616>;
  interrupt-parent = <&ipcc_mproc>;
  interrupts = <7 2
         1>;
  mboxes = <&msm_npu 7 2>;
  qcom,local-pid = <0>;
  qcom,remote-pid = <10>;

  npu_smp2p_out: master-kernel {
   qcom,entry-name = "master-kernel";
   #qcom,smem-state-cells = <1>;
  };

  npu_smp2p_in: slave-kernel {
   qcom,entry-name = "slave-kernel";
   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };
};
# 5083 "../arch/arm64/boot/dts/vendor/qcom/kona.dtsi" 2
# 1 "../arch/arm64/boot/dts/vendor/qcom/kona-usb.dtsi" 1

# 1 "../scripts/dtc/include-prefixes/dt-bindings/phy/qcom,kona-qmp-usb3.h" 1
# 3 "../arch/arm64/boot/dts/vendor/qcom/kona-usb.dtsi" 2

&soc {

 usb0: ssusb@a600000 {
  compatible = "qcom,dwc-usb3-msm";
  reg = <0x0a600000 0x100000>;
  reg-names = "core_base";

  iommus = <&apps_smmu 0x0 0x0>;
  qcom,iommu-dma = "atomic";
  qcom,iommu-dma-addr-pool = <0x90000000 0x60000000>;
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;

  interrupts-extended = <&pdc 14 1>,
        <&intc 0 130 4>,
        <&pdc 17 4>,
        <&pdc 15 1>;
  interrupt-names = "dp_hs_phy_irq", "pwr_event_irq",
    "ss_phy_irq", "dm_hs_phy_irq";
  qcom,use-pdc-interrupts;

  USB3_GDSC-supply = <&usb30_prim_gdsc>;
  dpdm-supply = <&usb2_phy0>;
  clocks = <&clock_gcc 182>,
   <&clock_gcc 15>,
   <&clock_gcc 8>,
   <&clock_gcc 184>,
   <&clock_gcc 187>,




    <&clock_gcc 199>;
  clock-names = "core_clk", "iface_clk", "bus_aggr_clk",
     "utmi_clk", "sleep_clk", "xo";

  resets = <&clock_gcc 34>;
  reset-names = "core_reset";

  qcom,core-clk-rate = <200000000>;
  qcom,core-clk-rate-hs = <66666667>;
  qcom,num-gsi-evt-buffs = <0x3>;
  qcom,gsi-reg-offset =
   <0x0fc
   0x110
   0x120
   0x130
   0x144
   0x1a4>;
  qcom,dwc-usb3-msm-tx-fifo-size = <27696>;

  qcom,msm-bus,name = "usb0";
  qcom,msm-bus,num-cases = <4>;
  qcom,msm-bus,num-paths = <3>;
  qcom,msm-bus,vectors-KBps =

   <61 512 0 0>,
   <61 676 0 0>,
   <1 583 0 0>,


   <61
    512 1000000 2500000>,
   <61 676 0 2400>,
   <1 583 0 40000>,


   <61
    512 240000 700000>,
   <61 676 0 2400>,
   <1 583 0 40000>,


   <61 512 1 1>,
   <61 676 1 1>,
   <1 583 1 1>;

  dwc3@a600000 {
   compatible = "snps,dwc3";
   reg = <0x0a600000 0xd93c>;
   interrupts = <0 133 4>;
   usb-phy = <&usb2_phy0>, <&usb_qmp_dp_phy>;
   linux,sysdev_is_parent;
   snps,disable-clk-gating;
   snps,has-lpm-erratum;
   snps,hird-threshold = /bits/ 8 <0x10>;
   snps,usb3-u1u2-disable;
   usb-core-id = <0>;
   tx-fifo-resize;
   maximum-speed = "super-speed-plus";
   dr_mode = "drd";
  };

  qcom,usbbam@a704000 {
   compatible = "qcom,usb-bam-msm";
   reg = <0xa704000 0x17000>;
   interrupts = <0 132 4>;

   qcom,usb-bam-fifo-baseaddr = <0x146bb000>;
   qcom,usb-bam-num-pipes = <4>;
   qcom,disable-clk-gating;
   qcom,usb-bam-override-threshold = <0x4001>;
   qcom,usb-bam-max-mbps-highspeed = <400>;
   qcom,usb-bam-max-mbps-superspeed = <3600>;
   qcom,reset-bam-on-connect;

   qcom,pipe0 {
    label = "ssusb-qdss-in-0";
    qcom,usb-bam-mem-type = <2>;
    qcom,dir = <1>;
    qcom,pipe-num = <0>;
    qcom,peer-bam = <0>;
    qcom,peer-bam-physical-address = <0x6064000>;
    qcom,src-bam-pipe-index = <0>;
    qcom,dst-bam-pipe-index = <0>;
    qcom,data-fifo-offset = <0x0>;
    qcom,data-fifo-size = <0x1800>;
    qcom,descriptor-fifo-offset = <0x1800>;
    qcom,descriptor-fifo-size = <0x800>;
   };
  };
 };


 usb2_phy0: hsphy@88e3000 {
  compatible = "qcom,usb-hsphy-snps-femto";
  reg = <0x88e3000 0x110>,
   <0x088e2000 0x4>;
  reg-names = "hsusb_phy_base",
   "eud_enable_reg";

  vdd-supply = <&pm8150_l5>;
  vdda18-supply = <&pm8150_l12>;
  vdda33-supply = <&pm8150_l2>;
  qcom,vdd-voltage-level = <0 880000 880000>;

  clocks = <&clock_rpmh 0>;
  clock-names = "ref_clk_src";

  resets = <&clock_gcc 27>;
  reset-names = "phy_reset";
  qcom,param-override-seq = <0x43 0x70>;
 };


 usb_qmp_dp_phy: ssphy@88e8000 {
  compatible = "qcom,usb-ssphy-qmp-dp-combo";
  reg = <0x88e8000 0x3000>;
  reg-names = "qmp_phy_base";

  vdd-supply = <&pm8150_l18>;
  qcom,vdd-voltage-level = <0 912000 912000>;
  qcom,vdd-max-load-uA = <47000>;
  core-supply = <&pm8150_l9>;
  qcom,vbus-valid-override;
  qcom,qmp-phy-init-seq =

   <0x1010 0x01 0
   0x101C 0x31 0
   0x1020 0x01 0
   0x1024 0xDE 0
   0x1028 0x07 0
   0x1030 0xDE 0
   0x1034 0x07 0
   0x1050 0x0A 0
   0x1060 0x20 0
   0x1074 0x06 0
   0x1078 0x06 0
   0x107C 0x16 0
   0x1080 0x16 0
   0x1084 0x36 0
   0x1088 0x36 0
   0x1094 0x1A 0
   0x10A4 0x04 0
   0x10AC 0x14 0
   0x10B0 0x34 0
   0x10B4 0x34 0
   0x10B8 0x82 0
   0x10BC 0x82 0
   0x10C4 0x82 0
   0x10CC 0xAB 0
   0x10D0 0xEA 0
   0x10D4 0x02 0
   0x10D8 0xAB 0
   0x10DC 0xEA 0
   0x10E0 0x02 0
   0x110C 0x02 0
   0x1110 0x24 0
   0x1118 0x24 0
   0x111C 0x02 0
   0x1158 0x01 0
   0x116C 0x08 0
   0x11AC 0xCA 0
   0x11B0 0x1E 0
   0x11B4 0xCA 0
   0x11B8 0x1E 0
   0x11BC 0x11 0
   0x1234 0x60 0
   0x1238 0x60 0
   0x123C 0x11 0
   0x1240 0x02 0
   0x1284 0xD5 0
   0x1288 0x00 0
   0x129C 0x12 0
   0x1304 0x40 0
   0x1408 0x09 0
   0x1414 0x05 0
   0x1430 0x2F 0
   0x1434 0x7F 0
   0x143C 0xFF 0
   0x1440 0x0F 0
   0x1444 0x99 0
   0x144C 0x08 0
   0x1450 0x08 0
   0x1454 0x00 0
   0x1458 0x04 0
   0x14D4 0x54 0
   0x14D8 0x0C 0
   0x14EC 0x0F 0
   0x14F0 0x4A 0
   0x14F4 0x0A 0
   0x14F8 0xC0 0
   0x14FC 0x00 0
   0x1510 0x77 0
   0x151C 0x04 0
   0x1524 0x0E 0
   0x1570 0xFF 0
   0x1574 0x7F 0
   0x1578 0x7F 0
   0x157C 0x7F 0
   0x1580 0x97 0
   0x1584 0xDC 0
   0x1588 0xDC 0
   0x158C 0x5C 0
   0x1590 0x7B 0
   0x1594 0xB4 0
   0x15B4 0x04 0
   0x15B8 0x38 0
   0x1460 0xA0 0
   0x15BC 0x0C 0
   0x14DC 0x1F 0
   0x15C4 0x10 0
   0x1634 0x60 0
   0x1638 0x60 0
   0x163C 0x11 0
   0x1640 0x02 0
   0x1684 0xD5 0
   0x1688 0x00 0
   0x169C 0x12 0
   0x1704 0x54 0
   0x1808 0x09 0
   0x1814 0x05 0
   0x1830 0x2F 0
   0x1834 0x7F 0
   0x183C 0xFF 0
   0x1840 0x0F 0
   0x1844 0x99 0
   0x184C 0x08 0
   0x1850 0x08 0
   0x1854 0x00 0
   0x1858 0x04 0
   0x18D4 0x54 0
   0x18D8 0x0C 0
   0x18EC 0x0F 0
   0x18F0 0x4A 0
   0x18F4 0x0A 0
   0x18F8 0xC0 0
   0x18FC 0x00 0
   0x1910 0x77 0
   0x191C 0x04 0
   0x1924 0x0E 0
   0x1970 0x7F 0
   0x1974 0xFF 0
   0x1978 0x3F 0
   0x197C 0x7F 0
   0x1980 0xA6 0
   0x1984 0xDC 0
   0x1988 0xDC 0
   0x198C 0x5C 0
   0x1990 0x7B 0
   0x1994 0xB4 0
   0x19B4 0x04 0
   0x19B8 0x38 0
   0x1860 0xA0 0
   0x19BC 0x0C 0
   0x18DC 0x1F 0
   0x19C4 0x10 0
   0x1CC4 0xD0 0
   0x1CC8 0x07 0
   0x1CCC 0x20 0
   0x1CD8 0x13 0
   0x1CDC 0x21 0
   0x1D88 0xA9 0
   0x1DB0 0x0A 0
   0x1DC0 0x88 0
   0x1DC4 0x13 0
   0x1DD0 0x0C 0
   0x1DDC 0x4B 0
   0x1DEC 0x10 0
   0x1F18 0xF8 0
   0x1F38 0x07 0
   0xffffffff 0xffffffff 0x00>;

  qcom,qmp-phy-reg-offset =
   <0x1C14
    0x1F08
    0x1F14
    0x1C40
    0x1C00
    0x1C44
    0xffff
    0x2a18
    0x0008
    0x0004
    0x001C
    0x0000
    0x0010
    0x000C
    0x1C8C>;

  clocks = <&clock_gcc 194>,
   <&clock_gcc 197>,
   <&clock_gcc 198>,
   <&clock_gcc 1>,
   <&clock_rpmh 0>,
   <&clock_gcc 196>;
  clock-names = "aux_clk", "pipe_clk", "pipe_clk_mux",
    "pipe_clk_ext_src", "ref_clk_src",
    "com_aux_clk";

  resets = <&clock_gcc 36>,
   <&clock_gcc 38>;
  reset-names = "global_phy_reset", "phy_reset";
 };

 usb_audio_qmi_dev {
  compatible = "qcom,usb-audio-qmi-dev";
  iommus = <&apps_smmu 0x180f 0x0>;
  qcom,iommu-dma = "disabled";
  qcom,usb-audio-stream-id = <0xf>;
  qcom,usb-audio-intr-num = <2>;
 };

 usb_nop_phy: usb_nop_phy {
  compatible = "usb-nop-xceiv";
 };


 usb1: ssusb@a800000 {
  compatible = "qcom,dwc-usb3-msm";
  reg = <0xa800000 0x100000>;
  reg-names = "core_base";

  iommus = <&apps_smmu 0x20 0x0>;
  qcom,iommu-dma = "atomic";
  qcom,iommu-dma-addr-pool = <0x90000000 0x60000000>;
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;

  interrupts-extended = <&pdc 12 (2 | 1)>,
        <&intc 0 135 4>,
        <&pdc 16 4>,
        <&pdc 13 (2 | 1)>;
  interrupt-names = "dp_hs_phy_irq", "pwr_event_irq",
    "ss_phy_irq", "dm_hs_phy_irq";
  qcom,use-pdc-interrupts;

  USB3_GDSC-supply = <&usb30_sec_gdsc>;
  clocks = <&clock_gcc 188>,
         <&clock_gcc 16>,
         <&clock_gcc 9>,
         <&clock_gcc 190>,
         <&clock_gcc 193>,
         <&clock_gcc 199>;

  clock-names = "core_clk", "iface_clk", "bus_aggr_clk",
    "utmi_clk", "sleep_clk", "xo";

  resets = <&clock_gcc 35>;
  reset-names = "core_reset";

  qcom,core-clk-rate = <200000000>;
  qcom,core-clk-rate-hs = <66666667>;
  qcom,num-gsi-evt-buffs = <0x3>;
  qcom,gsi-reg-offset =
   <0x0fc
    0x110
    0x120
    0x130
    0x144
    0x1a4>;
  qcom,dwc-usb3-msm-tx-fifo-size = <27696>;
  qcom,charging-disabled;

  qcom,msm-bus,name = "usb1";
  qcom,msm-bus,num-cases = <3>;
  qcom,msm-bus,num-paths = <3>;
  qcom,msm-bus,vectors-KBps =

   <101 512 0 0>,
   <101 676 0 0>,
   <1 751 0 0>,


   <101
    512 1000000 2500000>,
   <101 676 0 2400>,
   <1 751 0 40000>,


   <101
    512 240000 700000>,
   <101 676 0 2400>,
   <1 751 0 40000>;

  dwc3@a800000 {
   compatible = "snps,dwc3";
   reg = <0xa800000 0xd93c>;
   interrupts = <0 138 4>;
   usb-phy = <&usb2_phy1>, <&usb_qmp_phy>;
   linux,sysdev_is_parent;
   snps,disable-clk-gating;
   snps,has-lpm-erratum;
   snps,hird-threshold = /bits/ 8 <0x10>;
   snps,usb3_lpm_capable;
   usb-core-id = <1>;
   tx-fifo-resize;
   maximum-speed = "super-speed";
   dr_mode = "drd";
  };
 };


 usb2_phy1: hsphy@88e4000 {
  compatible = "qcom,usb-hsphy-snps-femto";
  reg = <0x88e4000 0x110>;
  reg-names = "hsusb_phy_base";

  vdd-supply = <&pm8150_l5>;
  vdda18-supply = <&pm8150_l12>;
  vdda33-supply = <&pm8150_l2>;
  qcom,vdd-voltage-level = <0 880000 880000>;

  clocks = <&clock_rpmh 0>;
  clock-names = "ref_clk_src";

  resets = <&clock_gcc 28>;
  reset-names = "phy_reset";
  qcom,param-override-seq = <0x43 0x70>;
 };


 usb_qmp_phy: ssphy@88eb000 {
  compatible = "qcom,usb-ssphy-qmp-v2";
  reg = <0x88eb000 0x1000>,
      <0x088eb88c 0x4>;
  reg-names = "qmp_phy_base",
   "pcs_clamp_enable_reg";

  vdd-supply = <&pm8150_l18>;
  qcom,vdd-voltage-level = <0 912000 912000>;
  qcom,vdd-max-load-uA = <47000>;
  core-supply = <&pm8150_l9>;
  qcom,vbus-valid-override;
  qcom,qmp-phy-init-seq =

      <0x0094 0x1a 0
       0x01BC 0x11 0
       0x0158 0x01 0
       0x00BC 0x82 0
       0x00CC 0xab 0
       0x00D0 0xea 0
       0x00D4 0x02 0
       0x01AC 0xca 0
       0x01B0 0x1e 0
       0x0074 0x06 0
       0x007C 0x16 0
       0x0084 0x36 0
       0x0110 0x24 0
       0x00B0 0x34 0
       0x00AC 0x14 0
       0x00A4 0x04 0
       0x0050 0x0a 0
       0x011C 0x02 0
       0x0118 0x24 0
       0x016C 0x08 0
       0x00C4 0x82 0
       0x00D8 0xab 0
       0x00DC 0xea 0
       0x00E0 0x02 0
       0x00B8 0x82 0
       0x00B4 0x34 0
       0x0078 0x06 0
       0x0080 0x16 0
       0x0088 0x36 0
       0x01B4 0xca 0
       0x01B8 0x1e 0
       0x0060 0x20 0
       0x0010 0x01 0
       0x001C 0x31 0
       0x0020 0x01 0
       0x0030 0xde 0
       0x0034 0x07 0
       0x0024 0xde 0
       0x0028 0x07 0
       0x010C 0x02 0
       0x0580 0xb8 0
       0x057C 0xff 0
       0x0578 0xbf 0
       0x0574 0x7f 0
       0x0570 0x7f 0
       0x0594 0xb4 0
       0x0590 0x7b 0
       0x058C 0x5c 0
       0x0588 0xdc 0
       0x0584 0xdc 0
       0x0444 0x99 0
       0x044C 0x04 0
       0x0450 0x08 0
       0x0454 0x05 0
       0x0458 0x05 0
       0x0430 0x2f 0
       0x043C 0xff 0
       0x0440 0x0f 0
       0x0434 0x7f 0
       0x0408 0x0A 0
       0x04D4 0x54 0
       0x04D8 0x0c 0
       0x04EC 0x0f 0
       0x04F0 0x4a 0
       0x04F4 0x0a 0
       0x05B4 0x04 0
       0x0510 0x47 0
       0x0514 0x80 0
       0x051C 0x04 0
       0x0524 0x0e 0
       0x04FC 0x00 0
       0x04F8 0xc0 0
       0x05B8 0x38 0
       0x0414 0x06 0
       0x05BC 0x0c 0
       0x04DC 0x1f 0
       0x029C 0x12 0
       0x0284 0xd5 0
       0x0288 0x82 0
       0x0304 0x40 0
       0x023C 0x11 0
       0x0240 0x02 0
       0x08C4 0xd0 0
       0x08C8 0x07 0
       0x08CC 0x20 0
       0x08D8 0x13 0
       0x0990 0xe7 0
       0x0994 0x03 0
       0x0988 0xa9 0
       0x09D0 0x0c 0
       0x0E38 0x07 0
       0x0E18 0xf8 0
       0x09B0 0x0a 0
       0x09C0 0x88 0
       0x09C4 0x13 0
       0x09DC 0x4b 0
       0x09EC 0x10 0
       0x08DC 0x21 0
       0xffffffff 0xffffffff 0x00>;

  qcom,qmp-phy-reg-offset =
    <0x0814
     0x0E08
     0x0E14
     0x0840
     0x0800
     0x0844>;

  clocks = <&clock_gcc 200>,
    <&clock_gcc 203>,
    <&clock_gcc 204>,
    <&clock_gcc 2>,
    <&clock_rpmh 0>,
    <&clock_gcc 199>,
    <&clock_gcc 202>;
  clock-names = "aux_clk", "pipe_clk", "pipe_clk_mux",
    "pipe_clk_ext_src", "ref_clk_src",
    "ref_clk", "com_aux_clk";

  resets = <&clock_gcc 39>,
   <&clock_gcc 41>;
  reset-names = "phy_reset", "phy_phy_reset";
 };
};
# 5084 "../arch/arm64/boot/dts/vendor/qcom/kona.dtsi" 2
# 1 "../arch/arm64/boot/dts/vendor/qcom/kona-coresight.dtsi" 1
&soc {
 replicator_qdss: replicator@6046000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb909>;

  reg = <0x6046000 0x1000>;
  reg-names = "replicator-base";

  coresight-name = "coresight-replicator-qdss";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;
   port@0 {
    reg = <0>;
    replicator0_out_tmc_etr: endpoint {
     remote-endpoint=
      <&tmc_etr_in_replicator0>;
    };
   };

   port@1 {
    reg = <0>;
    replicator_cx_in_swao_out: endpoint {
     slave-mode;
     remote-endpoint=
      <&replicator_swao_out_cx_in>;
    };
   };
  };
 };

 replicator_swao: replicator@6b06000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb909>;

  reg = <0x6b06000 0x1000>;
  reg-names = "replicator-base";

  coresight-name = "coresight-replicator-swao";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;





   port@0 {
    reg = <1>;
    replicator_swao_out_eud: endpoint {
     remote-endpoint =
       <&eud_in_replicator_swao>;
    };
   };

   port@1 {
    reg = <0>;
    replicator_swao_out_cx_in: endpoint {
     remote-endpoint =
     <&replicator_cx_in_swao_out>;
    };
   };

   port@2 {
    reg = <0>;
    replicator_swao_in_tmc_etf_swao: endpoint {
     slave-mode;
     remote-endpoint =
       <&tmc_etf_swao_out_replicator_swao>;
    };
   };
  };
 };

 dummy_eud: dummy_sink {
  compatible = "qcom,coresight-dummy";

  coresight-name = "coresight-eud";

  qcom,dummy-sink;
  port {
   eud_in_replicator_swao: endpoint {
    slave-mode;
    remote-endpoint =
     <&replicator_swao_out_eud>;
   };
  };
 };

 tmc_etf_swao: tmc@6b05000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb961>;

  reg = <0x6b05000 0x1000>;
  reg-names = "tmc-base";

  coresight-name = "coresight-tmc-etf";
  coresight-ctis = <&cti0_swao &cti3_swao>;
  coresight-csr = <&swao_csr>;
  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;
   port@0 {
    reg = <0>;
    tmc_etf_swao_out_replicator_swao: endpoint {
     remote-endpoint=
       <&replicator_swao_in_tmc_etf_swao>;
    };
   };

   port@1 {
    reg = <0>;
    tmc_etf_swao_in_funnel_swao: endpoint {
     slave-mode;
     remote-endpoint=
       <&funnel_swao_out_tmc_etf_swao>;
    };
   };
  };
 };

 funnel_swao: funnel@6b04000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb908>;

  reg = <0x6b04000 0x1000>;
  reg-names = "funnel-base";

  coresight-name = "coresight-funnel-swao";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;
   port@0 {
    reg = <0>;
    funnel_swao_out_tmc_etf_swao: endpoint {
     remote-endpoint =
      <&tmc_etf_swao_in_funnel_swao>;
    };
   };

   port@1 {
    reg = <3>;
    funnel_swao_in_ssc_etm0: endpoint {
     slave-mode;
     remote-endpoint=
      <&ssc_etm0_out_funnel_swao>;
    };
   };

   port@2 {
    reg = <5>;
    funnel_swao_in_audio_etm0: endpoint {
     slave-mode;
     remote-endpoint=
      <&audio_etm0_out_funnel_swao>;
    };
   };

   port@3 {
    reg = <6>;
    funnel_swao_in_tpda_swao: endpoint {
     slave-mode;
     remote-endpoint=
      <&tpda_swao_out_funnel_swao>;
    };
   };

   port@4 {
    reg = <7>;
    funnel_swao_in_funnel_merg: endpoint {
     slave-mode;
     remote-endpoint=
      <&funnel_merg_out_funnel_swao>;
    };
   };

   port@5 {
    reg = <5>;
    funnel_swao_in_lpass_lpi: endpoint {
     slave-mode;
     remote-endpoint=
      <&lpass_lpi_out_funnel_swao>;
    };
   };
  };
 };

 tpda_swao: tpda@6b08000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb969>;
  reg = <0x6b08000 0x1000>;
  reg-names = "tpda-base";

  coresight-name = "coresight-tpda-swao";

  qcom,tpda-atid = <71>;
  qcom,dsb-elem-size = <1 32>;
  qcom,cmb-elem-size = <0 64>;

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;
   port@0 {
    reg = <0>;
    tpda_swao_out_funnel_swao: endpoint {
     remote-endpoint =
      <&funnel_swao_in_tpda_swao>;
    };

   };

   port@1 {
    reg = <0>;
    tpda_swao_in_tpdm_swao0: endpoint {
     slave-mode;
     remote-endpoint =
      <&tpdm_swao0_out_tpda_swao>;
    };
   };

   port@2 {
    reg = <1>;
    tpda_swao_in_tpdm_swao1: endpoint {
     slave-mode;
     remote-endpoint =
      <&tpdm_swao1_out_tpda_swao>;
    };
   };
  };
 };

 tpdm_swao0: tpdm@6b09000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb968>;

  reg = <0x6b09000 0x1000>;
  reg-names = "tpdm-base";

  coresight-name = "coresight-tpdm-swao-0";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

  port {
   tpdm_swao0_out_tpda_swao: endpoint {
   remote-endpoint = <&tpda_swao_in_tpdm_swao0>;
   };
  };
 };

 tpdm_swao1: tpdm@6b0a000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb968>;
  reg = <0x6b0a000 0x1000>;
  reg-names = "tpdm-base";

  coresight-name="coresight-tpdm-swao-1";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

  qcom,msr-fix-req;

  port {
   tpdm_swao1_out_tpda_swao: endpoint {
    remote-endpoint = <&tpda_swao_in_tpdm_swao1>;
   };
  };
 };

 tmc_etr: tmc@6048000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb961>;

  reg = <0x6048000 0x1000>,
        <0x6064000 0x15000>;
  reg-names = "tmc-base", "bam-base";

  iommus = <&apps_smmu 0x0480 0>,
   <&apps_smmu 0x0520 0>;
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;

  arm,buffer-size = <0x400000>;
  arm,scatter-gather;

  coresight-name = "coresight-tmc-etr";
  coresight-ctis = <&cti0 &cti3_swao>;
  coresight-csr = <&csr>;

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

  interrupts = <0 270 1>;
  interrupt-names = "byte-cntr-irq";

  port {
   tmc_etr_in_replicator0: endpoint {
    slave-mode;
    remote-endpoint = <&replicator0_out_tmc_etr>;
   };
  };
 };

 funnel_merg: funnel@6045000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb908>;

  reg = <0x6045000 0x1000>;
  reg-names = "funnel-base";

  coresight-name = "coresight-funnel-merg";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;
   port@0 {
    reg = <0>;
    funnel_merg_out_funnel_swao: endpoint {
     remote-endpoint =
      <&funnel_swao_in_funnel_merg>;
    };
   };

   port@1 {
    reg = <0>;
    funnel_merg_in_funnel_in0: endpoint {
     slave-mode;
     remote-endpoint =
      <&funnel_in0_out_funnel_merg>;
    };
   };

   port@2 {
    reg = <1>;
    funnel_merg_in_funnel_in1: endpoint {
     slave-mode;
     remote-endpoint =
      <&funnel_in1_out_funnel_merg>;
    };
   };
  };
 };

 stm: stm@6002000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb962>;

  reg = <0x6002000 0x1000>,
        <0x16280000 0x180000>,
        <0x7820f0 0x4>;
  reg-names = "stm-base", "stm-stimulus-base", "stm-debug-status";

  coresight-name = "coresight-stm";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

  port {
   stm_out_funnel_in0: endpoint {
    remote-endpoint = <&funnel_in0_in_stm>;
   };
  };
 };

 csr: csr@6001000 {
  compatible = "qcom,coresight-csr";
  reg = <0x6001000 0x1000>;
  reg-names = "csr-base";

  coresight-name = "coresight-csr";
  qcom,usb-bam-support;
  qcom,hwctrl-set-support;
  qcom,set-byte-cntr-support;

  qcom,blk-size = <1>;
 };

 swao_csr: csr@6b0c000 {
  compatible = "qcom,coresight-csr";
  reg = <0x6b0c000 0x1000>;
  reg-names = "csr-base";

  coresight-name = "coresight-swao-csr";
  qcom,timestamp-support;

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

  qcom,blk-size = <1>;
 };

 funnel_in0: funnel@6041000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb908>;

  reg = <0x6041000 0x1000>;
  reg-names = "funnel-base";

  coresight-name = "coresight-funnel-in0";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;
   port@0 {
    reg = <0>;
    funnel_in0_out_funnel_merg: endpoint {
     remote-endpoint =
      <&funnel_merg_in_funnel_in0>;
    };
   };

   port@1 {
    reg = <6>;
    funnel_in0_in_funnel_qatb: endpoint {
     slave-mode;
     remote-endpoint =
      <&funnel_qatb_out_funnel_in0>;
    };
   };

   port@2 {
    reg = <7>;
    funnel_in0_in_stm: endpoint {
     slave-mode;
     remote-endpoint = <&stm_out_funnel_in0>;
    };
   };
  };
 };

 funnel_in1: funnel@6042000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb908>;

  reg = <0x6042000 0x1000>;
  reg-names = "funnel-base";

  coresight-name = "coresight-funnel-in1";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;
   port@0 {
    reg = <0>;
    funnel_in1_out_funnel_merg: endpoint {
     remote-endpoint =
      <&funnel_merg_in_funnel_in1>;
    };
   };

   port@1 {
    reg = <1>;
    funnel_in1_in_funnel_dl_north: endpoint {
     slave-mode;
     remote-endpoint =
     <&funnel_dl_north_out_funnel_in1>;
    };
   };

   port@2 {
    reg = <4>;
    funnel_in1_in_funnel_apss_merg: endpoint {
     slave-mode;
     remote-endpoint =
     <&funnel_apss_merg_out_funnel_in1>;
    };
   };
  };
 };

 funnel_gpu: funnel@6902000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb908>;

  reg = <0x6902000 0x1000>;
  reg-names = "funnel-base";

  coresight-name = "coresight-funnel-gpu";

  clocks = <&clock_aop 0>,
   <&clock_gpucc 9>,
   <&clock_gcc 22>,
   <&clock_gcc 38>,
   <&clock_gpucc 3>,
   <&clock_gpucc 0>,
   <&clock_cpucc 3>;

  clock-names = "apb_pclk",
   "rbbmtimer_clk",
   "mem_clk",
   "mem_iface_clk",
   "gmu_clk",
   "gpu_cc_ahb",
   "l3_vote";

  qcom,proxy-clks = "rbbmtimer_clk",
   "mem_clk",
   "mem_iface_clk",
   "gmu_clk",
   "gpu_cc_ahb",
   "l3_vote";

  vddcx-supply = <&gpu_cx_gdsc>;
  vdd-supply = <&gpu_gx_gdsc>;
  regulator-names = "vddcx", "vdd";
  qcom,proxy-regs = "vddcx", "vdd";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;
   port@0 {
    reg = <0>;
    funnel_gpu_out_tpda: endpoint {
     remote-endpoint =
       <&tpda_in_funnel_gpu>;
    };
   };

   port@1 {
    reg = <0>;
    funnel_gpu_in_tpdm_gpu: endpoint {
     slave-mode;
     remote-endpoint =
       <&tpdm_gpu_out_funnel_gpu>;
    };
   };
  };
 };

 tpdm_gpu: tpdm@6900000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b968>;
  reg = <0x6900000 0x1000>;
  reg-names = "tpdm-base";

  coresight-name = "coresight-tpdm-gpu";

  clocks = <&clock_aop 0>,
   <&clock_gpucc 9>,
   <&clock_gcc 22>,
   <&clock_gcc 38>,
   <&clock_gpucc 3>,
   <&clock_gpucc 0>,
   <&clock_cpucc 3>;
  clock-names = "apb_pclk",
   "rbbmtimer_clk",
   "mem_clk",
   "mem_iface_clk",
   "gmu_clk",
   "gpu_cc_ahb",
   "l3_vote";

  qcom,proxy-clks = "rbbmtimer_clk",
   "mem_clk",
   "mem_iface_clk",
   "gmu_clk",
   "gpu_cc_ahb",
   "l3_vote";

  vddcx-supply = <&gpu_cx_gdsc>;
  vdd-supply = <&gpu_gx_gdsc>;
  regulator-names = "vddcx", "vdd";
  qcom,proxy-regs = "vddcx", "vdd";

  port {
   tpdm_gpu_out_funnel_gpu: endpoint {
    remote-endpoint = <&funnel_gpu_in_tpdm_gpu>;
   };
  };
 };

 tpda: tpda@6004000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb969>;
  reg = <0x6004000 0x1000>;
  reg-names = "tpda-base";

  coresight-name = "coresight-tpda";

  qcom,tpda-atid = <65>;
  qcom,bc-elem-size = <16 32>,
        <24 32>,
        <25 32>;
  qcom,tc-elem-size = <16 32>,
        <25 32>;
  qcom,dsb-elem-size = <1 32>,
         <6 32>,
         <7 32>,
         <10 32>,
         <11 32>,
         <12 32>,
         <13 32>,
         <14 32>,
         <16 32>,
         <19 32>,
         <24 32>,
         <25 32>;
  qcom,cmb-elem-size = <7 64>,
         <13 32>,
         <15 32>,
         <16 32>,
         <17 32>,
         <18 64>,
         <20 64>,
         <21 64>,
         <22 32>,
         <23 32>,
         <25 64>;

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;
   port@0 {
    reg = <0>;
    tpda_out_funnel_qatb: endpoint {
     remote-endpoint =
      <&funnel_qatb_in_tpda>;
    };
   };

   port@1 {
    reg = <1>;
    tpda_in_funnel_gpu: endpoint {
     slave-mode;
     remote-endpoint =
      <&funnel_gpu_out_tpda>;
    };
   };

   port@2 {
    reg = <6>;
    tpda_6_in_tpdm_venus: endpoint {
     slave-mode;
     remote-endpoint =
      <&tpdm_venus_out_tpda6>;
    };
   };

   port@3 {
    reg = <7>;
    tpda_7_in_tpdm_mdss: endpoint {
     slave-mode;
     remote-endpoint =
      <&tpdm_mdss_out_tpda7>;
    };
   };

   port@4 {
    reg = <9>;
    tpda_9_in_tpdm_mm: endpoint {
     slave-mode;
     remote-endpoint =
      <&tpdm_mm_out_tpda9>;
    };
   };

   port@5 {
    reg = <10>;
    tpda_10_in_funnel_dl_center: endpoint {
     slave-mode;
     remote-endpoint =
      <&funnel_dl_center_out_tpda_10>;
    };
   };

   port@6 {
    reg = <11>;
    tpda_11_in_tpdm_ddr_ch02: endpoint {
     slave-mode;
     remote-endpoint =
      <&tpdm_ddr_ch02_out_tpda11>;
    };
   };

   port@7 {
    reg = <12>;
    tpda_12_in_tpdm_ddr_ch13: endpoint {
     slave-mode;
     remote-endpoint =
      <&tpdm_ddr_ch13_out_tpda12>;
    };
   };

   port@8 {
    reg = <13>;
    tpda_13_in_tpdm_ddr: endpoint {
     slave-mode;
     remote-endpoint =
      <&tpdm_ddr_out_tpda13>;
    };
   };

   port@9 {
    reg = <14>;
    tpda_14_in_tpdm_turing: endpoint {
     slave-mode;
     remote-endpoint =
      <&tpdm_turing_out_tpda14>;
    };
   };

   port@10 {
    reg = <15>;
    tpda_15_in_tpdm_llm_turing: endpoint {
     slave-mode;
     remote-endpoint =
      <&tpdm_llm_turing_out_tpda15>;
    };
   };

   port@11 {
    reg = <16>;
    tpda_16_in_tpdm_npu: endpoint {
     slave-mode;
     remote-endpoint =
      <&tpdm_npu_out_tpda16>;
    };
   };

   port@12 {
    reg = <17>;
    tpda_17_in_tpdm_npu_llm: endpoint {
     slave-mode;
     remote-endpoint =
      <&tpdm_npu_llm_out_tpda17>;
    };
   };

   port@13 {
    reg = <18>;
    tpda_18_in_tpdm_npu_dpm: endpoint {
     slave-mode;
     remote-endpoint =
      <&tpdm_npu_dpm_out_tpda18>;
    };
   };

   port@14 {
    reg = <19>;
    tpda_19_in_tpdm_dlct: endpoint {
     slave-mode;
     remote-endpoint =
      <&tpdm_dlct_out_tpda19>;
    };
   };

   port@15 {
    reg = <20>;
    tpda_20_in_tpdm_ipcc: endpoint {
     slave-mode;
     remote-endpoint =
      <&tpdm_ipcc_out_tpda20>;
    };
   };

   port@16 {
    reg = <21>;
    tpda_in_tpdm_vsense: endpoint {
     slave-mode;
     remote-endpoint =
      <&tpdm_vsense_out_tpda>;
    };
   };

   port@17 {
    reg = <22>;
    tpda_in_tpdm_dcc: endpoint {
     slave-mode;
     remote-endpoint =
      <&tpdm_dcc_out_tpda>;
    };
   };

   port@18 {
    reg = <23>;
    tpda_in_tpdm_prng: endpoint {
     slave-mode;
     remote-endpoint =
      <&tpdm_prng_out_tpda>;
    };
   };

   port@19 {
    reg = <24>;
    tpda_in_tpdm_qm: endpoint {
     slave-mode;
     remote-endpoint =
      <&tpdm_qm_out_tpda>;
    };
   };

   port@20 {
    reg = <25>;
    tpda_in_tpdm_pimem: endpoint {
     slave-mode;
     remote-endpoint =
      <&tpdm_pimem_out_tpda>;
    };
   };
  };
 };

 tpdm_dcc: tpdm@6870000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b968>;
  reg = <0x6870000 0x1000>;
  reg-names = "tpdm-base";

  coresight-name = "coresight-tpdm-dcc";

  qcom,hw-enable-check;

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

  port {
   tpdm_dcc_out_tpda: endpoint {
    remote-endpoint = <&tpda_in_tpdm_dcc>;
   };
  };
 };

 tpdm_vsense: tpdm@6840000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb968>;
  reg = <0x6840000 0x1000>;
  reg-names = "tpdm-base";

  status = "disabled";
  coresight-name = "coresight-tpdm-vsense";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

  port {
   tpdm_vsense_out_tpda: endpoint {
    remote-endpoint = <&tpda_in_tpdm_vsense>;
   };
  };
 };

 tpdm_prng: tpdm@684c000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb968>;
  reg = <0x684c000 0x1000>;
  reg-names = "tpdm-base";

  coresight-name = "coresight-tpdm-prng";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

  port {
   tpdm_prng_out_tpda: endpoint {
    remote-endpoint = <&tpda_in_tpdm_prng>;
   };
  };
 };

 tpdm_pimem: tpdm@6850000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb968>;
  reg = <0x6850000 0x1000>;
  reg-names = "tpdm-base";

  coresight-name = "coresight-tpdm-pimem";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

  port {
   tpdm_pimem_out_tpda: endpoint {
    remote-endpoint = <&tpda_in_tpdm_pimem>;
   };
  };
 };

 funnel_lpass: funnel@6846000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb908>;

  reg = <0x6846000 0x1000>;
  reg-names = "funnel-base";

  coresight-name = "coresight-funnel-lpass";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;
   port@0 {
    reg = <0>;
    funnel_lpass_out_funnel_dl_center: endpoint {
     remote-endpoint =
         <&funnel_dl_center_in_funnel_lpass>;
    };
   };

   port@1 {
    reg = <0>;
    funnel_lpass_in_tpdm_lpass: endpoint {
     slave-mode;
     remote-endpoint =
         <&tpdm_lpass_out_funnel_lpass>;
    };
   };
  };
 };

 tpdm_lpass: tpdm@6844000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb968>;
  reg = <0x6844000 0x1000>;
  reg-names = "tpdm-base";

  coresight-name = "coresight-tpdm-lpass";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

  qcom,msr-fix-req;

  port {
   tpdm_lpass_out_funnel_lpass: endpoint {
    remote-endpoint = <&funnel_lpass_in_tpdm_lpass>;
   };
  };
 };

 tpdm_dl_north: tpdm@6ac0000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb968>;
  reg = <0x6ac0000 0x1000>;
  reg-names = "tpdm-base";

  coresight-name = "coresight-tpdm-dl-north";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

  qcom,msr-fix-req;

  port {
   tpdm_dl_north_out_tpda_dl_north: endpoint {
    remote-endpoint =
     <&tpda_dl_north_in_tpdm_dl_north>;
   };
  };
 };

 tpdm_lpass_lpi: tpdm@6b26000 {
  compatible = "qcom,coresight-dummy";

  coresight-name = "coresight-tpdm-lpass-lpi";
  qcom,dummy-source;

  port {
   lpass_lpi_out_funnel_swao: endpoint {
    remote-endpoint =
     <&funnel_swao_in_lpass_lpi>;
   };
  };
 };

 tpda_dl_north: tpda@6ac1000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb969>;
  reg = <0x06ac1000 0x1000>;
  reg-names = "tpda-base";

  coresight-name = "coresight-tpda-dl-north";
  qcom,tpda-atid = <97>;

  qcom,dsb-elem-size = <0 32>;

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;
   port@0 {
    reg = <0>;
    tpda_dl_north_out_funnel_dl_north: endpoint {
     remote-endpoint =
     <&funnel_dl_north_in_tpda_dl_north>;
    };
   };

   port@1 {
    reg = <0>;
    tpda_dl_north_in_tpdm_dl_north: endpoint {
     slave-mode;
     remote-endpoint =
     <&tpdm_dl_north_out_tpda_dl_north>;
    };
   };
  };
 };

 funnel_dl_south: funnel@69c2000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb908>;
  reg = <0x69c2000 0x1000>;
  reg-names = "funnel-base";

  coresight-name = "coresight-funnel-dl-south";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;
   port@0 {
    reg = <0>;
    funnel_south_out_funnel_dl_compute: endpoint {
     remote-endpoint =
     <&funnel_dl_compute_in_funnel_dl_south>;
    };
   };

   port@1 {
    reg = <0>;
    funnel_dl_south_in_tpda_dl_south: endpoint {
     slave-mode;
     remote-endpoint =
     <&tpda_dl_south_out_funnel_dl_south>;
    };
   };
  };
 };

 tpda_dl_south: tpda@69c1000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb969>;
  reg = <0x69c1000 0x1000>;
  reg-names = "tpda-base";

  coresight-name = "coresight-tpda-dl-south";

  qcom,tpda-atid = <75>;
  qcom,dsb-elem-size = <0 64>;

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;
   port@0 {
    reg = <0>;
    tpda_dl_south_out_funnel_dl_south: endpoint {
     remote-endpoint =
     <&funnel_dl_south_in_tpda_dl_south>;
    };

   };

   port@1 {
    reg = <0>;
    tpda_dl_south_in_tpdm_dl_south: endpoint {
     slave-mode;
     remote-endpoint =
     <&tpdm_dl_south_out_tpda_dl_south>;
    };
   };
  };
 };

 tpdm_dl_south: tpdm@69c0000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb968>;
  reg = <0x69c0000 0x1000>;
  reg-names = "tpdm-base";

  coresight-name = "coresight-tpdm-dl-south";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

  port {
   tpdm_dl_south_out_tpda_dl_south: endpoint {
    remote-endpoint =
     <&tpda_dl_south_in_tpdm_dl_south>;
   };
  };
 };

 funnel_dl_north: funnel@6ac2000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb908>;

  reg = <0x6ac2000 0x1000>;
  reg-names = "funnel-base";

  coresight-name = "coresight-funnel-dl-north";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;
   port@0 {
    reg = <0>;
    funnel_dl_north_out_funnel_in1: endpoint {
     remote-endpoint =
         <&funnel_in1_in_funnel_dl_north>;
    };
   };

   port@1 {
    reg = <0>;
    funnel_dl_north_in_tpda_dl_north: endpoint {
     slave-mode;
     remote-endpoint =
     <&tpda_dl_north_out_funnel_dl_north>;
    };
   };
  };
 };

 funnel_dl_compute: funnel@6c39000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb908>;

  reg = <0x6c39000 0x1000>;
  reg-names = "funnel-base";

  coresight-name = "coresight-funnel-dl-compute";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;
   port@0 {
    reg = <0>;
    funnel_compute_out_funnel_dl_center: endpoint {
     remote-endpoint =
       <&funnel_dl_center_in_funnel_compute>;
    };
   };

   port@1 {
    reg = <0>;
    funnel_compute_in_funnel_turing: endpoint {
     slave-mode;
     remote-endpoint =
     <&funnel_turing_out_funnel_dl_compute>;
    };
   };

   port@2 {
    reg = <1>;
    funnel_compute_in_funnel_npu: endpoint {
     slave-mode;
     remote-endpoint =
     <&funnel_npu_out_funnel_dl_compute>;
    };
   };

   port@3 {
    reg = <3>;
    funnel_dl_compute_in_funnel_dl_south: endpoint {
     slave-mode;
     remote-endpoint =
     <&funnel_south_out_funnel_dl_compute>;
    };
   };
  };
 };

 tpdm_npu: tpdm@6c47000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb968>;
  reg = <0x6c47000 0x1000>;
  reg-names = "tpdm-base";

  coresight-name = "coresight-tpdm-npu";

  clocks = <&clock_aop 0>,
   <&clock_gcc 40>,
   <&clock_gcc 43>,
   <&clock_npucc 40>,
   <&clock_npucc 13>,
   <&clock_npucc 14>,
   <&clock_npucc 0>;

  clock-names = "apb_pclk",
   "gcc_npu_axi_clk",
   "gcc_npu_cfg_ahb_clk",
   "npu_cc_xo_clk",
   "npu_core_clk",
   "npu_core_clk_src",
   "npu_cc_atb_clk";

  qcom,proxy-clks = "gcc_npu_axi_clk",
   "gcc_npu_cfg_ahb_clk",
   "npu_cc_xo_clk",
   "npu_core_clk",
   "npu_core_clk_src",
   "npu_cc_atb_clk";

  vdd-supply = <&npu_core_gdsc>;
  vdd_cx-supply = <&VDD_CX_LEVEL>;
  qcom,proxy-regs ="vdd", "vdd_cx";

  port {
   tpdm_npu_out_funnel_npu: endpoint {
    remote-endpoint = <&funnel_npu_in_tpdm_npu>;
   };
  };
 };

 tpdm_npu_llm: tpdm@6c40000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb968>;
  reg = <0x6c40000 0x1000>;
  reg-names = "tpdm-base";

  coresight-name = "coresight-tpdm-npu-llm";
  clocks = <&clock_aop 0>,
   <&clock_gcc 40>,
   <&clock_gcc 43>,
   <&clock_npucc 40>,
   <&clock_npucc 13>,
   <&clock_npucc 14>,
   <&clock_npucc 0>,
   <&clock_npucc 26>,
   <&clock_npucc 29>,
   <&clock_npucc 28>,
   <&clock_npucc 27>,
   <&clock_npucc 16>;

  clock-names = "apb_pclk",
   "gcc_npu_axi_clk",
   "gcc_npu_cfg_ahb_clk",
   "npu_cc_xo_clk",
   "npu_core_clk",
   "npu_core_clk_src",
   "npu_cc_atb_clk",
   "npu_cc_llm_clk",
   "npu_cc_llm_xo_clk",
   "npu_cc_llm_temp_clk",
   "npu_cc_llm_curr_clk",
   "npu_cc_dl_llm_clk";

  qcom,proxy-clks = "gcc_npu_axi_clk",
   "gcc_npu_cfg_ahb_clk",
   "npu_cc_xo_clk",
   "npu_core_clk",
   "npu_core_clk_src",
   "npu_cc_atb_clk",
   "npu_cc_llm_clk",
   "npu_cc_llm_xo_clk",
   "npu_cc_llm_temp_clk",
   "npu_cc_llm_curr_clk",
   "npu_cc_dl_llm_clk";

  vdd-supply = <&npu_core_gdsc>;
  vdd_cx-supply = <&VDD_CX_LEVEL>;
  qcom,proxy-regs ="vdd", "vdd_cx";

  port {
   tpdm_npu_llm_out_funnel_npu: endpoint {
    remote-endpoint = <&funnel_npu_in_tpdm_npu_llm>;
   };
  };
 };

 tpdm_npu_dpm: tpdm@6c41000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb968>;
  reg = <0x6c41000 0x1000>;
  reg-names = "tpdm-base";

  coresight-name = "coresight-tpdm-npu-dpm";

  clocks = <&clock_aop 0>,
   <&clock_gcc 40>,
   <&clock_gcc 43>,
   <&clock_npucc 40>,
   <&clock_npucc 13>,
   <&clock_npucc 14>,
   <&clock_npucc 0>,
   <&clock_npucc 17>,
   <&clock_npucc 19>,
   <&clock_npucc 15>;

  clock-names = "apb_pclk",
   "gcc_npu_axi_clk",
   "gcc_npu_cfg_ahb_clk",
   "npu_cc_xo_clk",
   "npu_core_clk",
   "npu_core_clk_src",
   "npu_cc_atb_clk",
   "npu_cc_dpm_clk",
   "npu_cc_dpm_xo_clk",
   "npu_cc_dl_dpm_clk";

  qcom,proxy-clks = "gcc_npu_axi_clk",
   "gcc_npu_cfg_ahb_clk",
   "npu_cc_xo_clk",
   "npu_core_clk",
   "npu_core_clk_src",
   "npu_cc_atb_clk",
   "npu_cc_dpm_clk",
   "npu_cc_dpm_xo_clk",
   "npu_cc_dl_dpm_clk";

  vdd-supply = <&npu_core_gdsc>;
  vdd_cx-supply = <&VDD_CX_LEVEL>;
  qcom,proxy-regs ="vdd", "vdd_cx";

  port {
   tpdm_npu_dpm_out_funnel_npu: endpoint {
    remote-endpoint = <&funnel_npu_in_tpdm_npu_dpm>;
   };
  };
 };

 funnel_dl_center: funnel@6c2d000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb908>;

  reg = <0x6c2d000 0x1000>;
  reg-names = "funnel-base";

  coresight-name = "coresight-funnel-dl-center";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;
   port@0 {
    reg = <0>;
    tpdm_venus_out_tpda6: endpoint {
     remote-endpoint =
         <&tpda_6_in_tpdm_venus>;
     source = <&tpdm_venus>;
    };
   };

   port@1 {
    reg = <1>;
    tpdm_mdss_out_tpda7: endpoint {
     remote-endpoint =
         <&tpda_7_in_tpdm_mdss>;
     source = <&tpdm_mdss>;
    };
   };

   port@2 {
    reg = <2>;
    tpdm_mm_out_tpda9: endpoint {
     remote-endpoint =
         <&tpda_9_in_tpdm_mm>;
     source = <&tpdm_mm>;
    };
   };

   port@3 {
    reg = <3>;
    funnel_dl_center_out_tpda_10: endpoint {
     remote-endpoint =
         <&tpda_10_in_funnel_dl_center>;
     source = <&tpdm_lpass>;
    };
   };

   port@4 {
    reg = <4>;
    tpdm_ddr_ch02_out_tpda11: endpoint {
     remote-endpoint =
         <&tpda_11_in_tpdm_ddr_ch02>;
     source = <&tpdm_ddr_ch02>;
    };
   };

   port@5 {
    reg = <5>;
    tpdm_ddr_ch13_out_tpda12: endpoint {
     remote-endpoint =
         <&tpda_12_in_tpdm_ddr_ch13>;
     source = <&tpdm_ddr_ch13>;
    };
   };

   port@6 {
    reg = <6>;
    tpdm_ddr_out_tpda13: endpoint {
     remote-endpoint =
         <&tpda_13_in_tpdm_ddr>;
     source = <&tpdm_ddr>;
    };
   };

   port@7 {
    reg = <7>;
    tpdm_turing_out_tpda14: endpoint {
     remote-endpoint =
         <&tpda_14_in_tpdm_turing>;
     source = <&tpdm_turing>;
    };
   };

   port@8 {
    reg = <8>;
    tpdm_llm_turing_out_tpda15: endpoint {
     remote-endpoint =
         <&tpda_15_in_tpdm_llm_turing>;
     source = <&tpdm_llm_turing>;
    };
   };

   port@9 {
    reg = <9>;
    tpdm_npu_out_tpda16: endpoint {
    remote-endpoint =
     <&tpda_16_in_tpdm_npu>;
     source = <&tpdm_npu>;
    };
   };

   port@10 {
    reg = <10>;
    tpdm_npu_llm_out_tpda17: endpoint {
    remote-endpoint =
     <&tpda_17_in_tpdm_npu_llm>;
     source = <&tpdm_npu_llm>;
    };
   };

   port@11 {
    reg = <11>;
    tpdm_npu_dpm_out_tpda18: endpoint {
     remote-endpoint =
         <&tpda_18_in_tpdm_npu_dpm>;
     source = <&tpdm_npu_dpm>;
    };
   };

   port@12 {
    reg = <12>;
    tpdm_dlct_out_tpda19: endpoint {
     remote-endpoint =
         <&tpda_19_in_tpdm_dlct>;
     source = <&tpdm_dlct>;
    };
   };

   port@13 {
    reg = <13>;
    tpdm_ipcc_out_tpda20: endpoint {
     remote-endpoint =
         <&tpda_20_in_tpdm_ipcc>;
     source = <&tpdm_ipcc>;
    };
   };

   port@14 {
    reg = <14>;
    funnel_dl_center_out_qatb3: endpoint {
     remote-endpoint =
     <&qatb3_in_funnel_dl_center>;
    };
   };

   port@15 {
    reg = <2>;
    funnel_dl_center_in_funnel_dl_mm: endpoint {
     slave-mode;
     remote-endpoint =
     <&funnel_dl_mm_out_funnel_dl_center>;
    };
   };

   port@16 {
    reg = <3>;
    funnel_dl_center_in_funnel_lpass: endpoint {
     slave-mode;
     remote-endpoint =
     <&funnel_lpass_out_funnel_dl_center>;
    };
   };

   port@17 {
    reg = <4>;
    funnel_dl_center_in_funnel_ddr_0: endpoint {
     slave-mode;
     remote-endpoint =
     <&funnel_ddr_0_out_funnel_dl_center>;
    };
   };

   port@18 {
    reg = <5>;
    funnel_dl_center_in_funnel_compute: endpoint {
     slave-mode;
     remote-endpoint =
     <&funnel_compute_out_funnel_dl_center>;
    };
   };

   port@19 {
    reg = <6>;
    funnel_center_in_tpdm_dlct: endpoint {
     slave-mode;
     remote-endpoint =
     <&tpdm_dlct_out_funnel_center>;
    };
   };

   port@20 {
    reg = <7>;
    funnel_center_in_tpdm_ipcc: endpoint {
     slave-mode;
     remote-endpoint =
     <&tpdm_ipcc_out_funnel_center>;
    };
   };
  };
 };

 tpdm_dlct: tpdm@6c28000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb968>;
  reg = <0x6c28000 0x1000>;
  reg-names = "tpdm-base";

  coresight-name = "coresight-tpdm-dlct";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

  port {
   tpdm_dlct_out_funnel_center: endpoint {
    remote-endpoint = <&funnel_center_in_tpdm_dlct>;
   };
  };
 };

 tpdm_ipcc: tpdm@6c29000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb968>;
  reg = <0x6c29000 0x1000>;
  reg-names = "tpdm-base";

  coresight-name = "coresight-tpdm-ipcc";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

  port {
   tpdm_ipcc_out_funnel_center: endpoint {
    remote-endpoint = <&funnel_center_in_tpdm_ipcc>;
   };
  };
 };

 tpdm_qm: tpdm@69d0000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb968>;
  reg = <0x69d0000 0x1000>;
  reg-names = "tpdm-base";

  coresight-name = "coresight-tpdm-qm";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

  port {
   tpdm_qm_out_tpda: endpoint {
    remote-endpoint = <&tpda_in_tpdm_qm>;
   };
  };
 };

 tpda_apss: tpda@7863000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb969>;
  reg = <0x7863000 0x1000>;
  reg-names = "tpda-base";

  coresight-name = "coresight-tpda-apss";

  qcom,tpda-atid = <66>;
  qcom,dsb-elem-size = <3 32>;
  qcom,cmb-elem-size = <0 32>,
         <1 32>,
         <2 64>;

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;
   port@0 {
    reg = <0>;
    tpda_apss_out_funnel_apss_merg: endpoint {
     remote-endpoint =
            <&funnel_apss_merg_in_tpda_apss>;
    };
   };

   port@1 {
    reg = <0>;
    tpda_apss_in_tpdm_llm_silver: endpoint {
     slave-mode;
     remote-endpoint =
            <&tpdm_llm_silver_out_tpda_apss>;
    };
   };

   port@2 {
    reg = <1>;
    tpda_apss_in_tpdm_llm_gold: endpoint {
     slave-mode;
     remote-endpoint =
            <&tpdm_llm_gold_out_tpda_apss>;
    };
   };

   port@3 {
    reg = <2>;
    tpda_apss_in_tpdm_actpm: endpoint {
     slave-mode;
     remote-endpoint =
            <&tpdm_actpm_out_tpda_apss>;
    };
   };

   port@4 {
    reg = <3>;
    tpda_apss_in_tpdm_apss: endpoint {
     slave-mode;
     remote-endpoint =
            <&tpdm_apss_out_tpda_apss>;
    };
   };
  };
 };

 tpdm_llm_silver: tpdm@78a0000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb968>;
  reg = <0x78a0000 0x1000>;
  reg-names = "tpdm-base";

  coresight-name = "coresight-tpdm-llm-silver";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

  port {
   tpdm_llm_silver_out_tpda_apss: endpoint {
    remote-endpoint =
     <&tpda_apss_in_tpdm_llm_silver>;
   };
  };
 };

 tpdm_llm_gold: tpdm@78b0000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb968>;
  reg = <0x78b0000 0x1000>;
  reg-names = "tpdm-base";

  coresight-name = "coresight-tpdm-llm-gold";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

  port {
   tpdm_llm_gold_out_tpda_apss: endpoint {
    remote-endpoint =
     <&tpda_apss_in_tpdm_llm_gold>;
   };
  };
 };

 tpdm_actpm: tpdm@7860000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb968>;
  reg = <0x7860000 0x1000>;
  reg-names = "tpdm-base";

  coresight-name = "coresight-tpdm-actpm";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

  port {
   tpdm_actpm_out_tpda_apss: endpoint {
    remote-endpoint =
     <&tpda_apss_in_tpdm_actpm>;
   };
  };
 };

 tpdm_apss: tpdm@7861000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb968>;
  reg = <0x7861000 0x1000>;
  reg-names = "tpdm-base";

  coresight-name = "coresight-tpdm-apss";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

  port {
   tpdm_apss_out_tpda_apss: endpoint {
    remote-endpoint =
     <&tpda_apss_in_tpdm_apss>;
   };
  };
 };

 funnel_dl_mm: funnel@6c0b000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb908>;

  reg = <0x6c0b000 0x1000>;
  reg-names = "funnel-base";

  coresight-name = "coresight-funnel-dl-mm";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;
   port@0 {
    reg = <0>;
    funnel_dl_mm_out_funnel_dl_center: endpoint {
     remote-endpoint =
         <&funnel_dl_center_in_funnel_dl_mm>;
    };
   };

   port@1 {
    reg = <0>;
    funnel_dl_mm_in_funnel_venus: endpoint {
     slave-mode;
     remote-endpoint =
         <&funnel_venus_out_funnel_dl_mm>;
    };
   };

   port@2 {
    reg = <1>;
    funnel_dl_mm_in_tpdm_mdss: endpoint {
     slave-mode;
     remote-endpoint =
         <&tpdm_mdss_out_funnel_dl_mm>;
    };
   };

   port@3 {
    reg = <3>;
    funnel_dl_mm_in_tpdm_mm: endpoint {
     slave-mode;
     remote-endpoint =
         <&tpdm_mm_out_funnel_dl_mm>;
    };
   };
  };
 };

 funnel_venus: funnel@6832000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb908>;

  reg = <0x6832000 0x1000>;
  reg-names = "funnel-base";

  coresight-name = "coresight-funnel-venus";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;
   port@0 {
    reg = <0>;
    funnel_venus_out_funnel_dl_mm: endpoint {
     remote-endpoint =
         <&funnel_dl_mm_in_funnel_venus>;
    };
   };

   port@1 {
    reg = <0>;
    funnel_venus_in_tpdm_venus: endpoint {
     slave-mode;
     remote-endpoint =
         <&tpdm_venus_out_funnel_venus>;
    };
   };

  };
 };

 tpdm_venus: tpdm@6830000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb968>;
  reg = <0x6830000 0x1000>;
  reg-names = "tpdm-base";

  coresight-name = "coresight-tpdm-venus";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

  port {
   tpdm_venus_out_funnel_venus: endpoint {
    remote-endpoint =
        <&funnel_venus_in_tpdm_venus>;
   };
  };
 };

 tpdm_mdss: tpdm@6c60000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb968>;
  reg = <0x6c60000 0x1000>;
  reg-names = "tpdm-base";

  coresight-name = "coresight-tpdm-mdss";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

  port {
   tpdm_mdss_out_funnel_dl_mm: endpoint {
    remote-endpoint =
        <&funnel_dl_mm_in_tpdm_mdss>;
   };
  };
 };

 tpdm_mm: tpdm@6c08000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb968>;
  reg = <0x6c08000 0x1000>;
  reg-names = "tpdm-base";

  coresight-name = "coresight-tpdm-mm";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

  qcom,msr-fix-req;

  port {
   tpdm_mm_out_funnel_dl_mm: endpoint {
    remote-endpoint =
        <&funnel_dl_mm_in_tpdm_mm>;
   };
  };
 };

 funnel_npu: funnel@6c44000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb908>;

  reg = <0x6c44000 0x1000>;
  reg-names = "funnel-base";

  coresight-name = "coresight-funnel-npu";

  clocks = <&clock_aop 0>,
   <&clock_gcc 40>,
   <&clock_gcc 43>,
   <&clock_npucc 40>,
   <&clock_npucc 13>,
   <&clock_npucc 14>,
   <&clock_npucc 0>;

  clock-names = "apb_pclk",
   "gcc_npu_axi_clk",
   "gcc_npu_cfg_ahb_clk",
   "npu_cc_xo_clk",
   "npu_core_clk",
   "npu_core_clk_src",
   "npu_cc_atb_clk";

  qcom,proxy-clks = "gcc_npu_axi_clk",
   "gcc_npu_cfg_ahb_clk",
   "npu_cc_xo_clk",
   "npu_core_clk",
   "npu_core_clk_src",
   "npu_cc_atb_clk";

  vdd-supply = <&npu_core_gdsc>;
  vdd_cx-supply = <&VDD_CX_LEVEL>;
  regulator-names = "vdd", "vdd_cx";
  qcom,proxy-regs ="vdd", "vdd_cx";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;
   port@0 {
    reg = <0>;
    funnel_npu_out_funnel_dl_compute: endpoint {
     remote-endpoint =
         <&funnel_compute_in_funnel_npu>;
    };
   };

   port@1 {
    reg = <0>;
    funnel_npu_in_tpdm_npu: endpoint {
     slave-mode;
     remote-endpoint =
      <&tpdm_npu_out_funnel_npu>;
    };
   };

   port@2 {
    reg = <1>;
    funnel_npu_in_tpdm_npu_llm: endpoint {
     slave-mode;
     remote-endpoint =
      <&tpdm_npu_llm_out_funnel_npu>;
    };
   };

   port@3 {
    reg = <2>;
    funnel_npu_in_tpdm_npu_dpm: endpoint {
     slave-mode;
     remote-endpoint =
         <&tpdm_npu_dpm_out_funnel_npu>;
    };
   };

   port@4 {
    reg = <3>;
    funnel_npu_in_npu_etm0: endpoint {
     slave-mode;
     remote-endpoint =
         <&npu_etm0_out_funnel_npu>;
    };
   };
  };
 };

 funnel_turing: funnel@6983000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb908>;

  reg = <0x6983000 0x1000>;
  reg-names = "funnel-base";

  coresight-name = "coresight-funnel-turing";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;
   port@0 {
    reg = <0>;
    funnel_turing_out_funnel_dl_compute: endpoint {
     remote-endpoint =
         <&funnel_compute_in_funnel_turing>;
    };
   };

   port@1 {
    reg = <0>;
    funnel_turing_in_tpdm_turing: endpoint {
     slave-mode;
     remote-endpoint =
         <&tpdm_turing_out_funnel_turing>;
    };
   };

   port@2 {
    reg = <1>;
    funnel_turing_in_tpdm_llm_turing: endpoint {
     slave-mode;
     remote-endpoint =
        <&tpdm_llm_turing_out_funnel_turing>;
    };
   };

   port@3 {
    reg = <2>;
    funnel_turing_in_turing_etm0: endpoint {
     slave-mode;
     remote-endpoint =
         <&turing_etm0_out_funnel_turing>;
    };
   };
  };
 };

 tpdm_turing: tpdm@6980000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb968>;
  reg = <0x6980000 0x1000>;
  reg-names = "tpdm-base";

  coresight-name = "coresight-tpdm-turing";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

  qcom,msr-fix-req;

  port {
   tpdm_turing_out_funnel_turing: endpoint {
    remote-endpoint =
        <&funnel_turing_in_tpdm_turing>;
   };
  };
 };

 tpdm_llm_turing: tpdm@69810000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb968>;
  reg = <0x6981000 0x1000>;
  reg-names = "tpdm-base";

  coresight-name = "coresight-tpdm-turing-llm";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

  status = "disabled";

  port {
   tpdm_llm_turing_out_funnel_turing: endpoint {
    remote-endpoint =
        <&funnel_turing_in_tpdm_llm_turing>;
   };
  };
 };

 funnel_ddr_0: funnel@6e04000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb908>;

  reg = <0x6e04000 0x1000>;
  reg-names = "funnel-base";

  coresight-name = "coresight-funnel-ddr-0";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;
   port@0 {
    reg = <0>;
    funnel_ddr_0_out_funnel_dl_center: endpoint {
     remote-endpoint =
         <&funnel_dl_center_in_funnel_ddr_0>;
    };
   };

   port@1 {
    reg = <0>;
    funnel_ddr_0_in_funnel_ddr_ch02: endpoint {
     slave-mode;
     remote-endpoint =
         <&funnel_ddr_ch02_out_funnel_ddr_0>;
    };
   };

   port@2 {
    reg = <1>;
    funnel_ddr_0_in_funnel_ddr_ch13: endpoint {
     slave-mode;
     remote-endpoint =
         <&funnel_ddr_ch13_out_funnel_ddr_0>;
    };
   };

   port@3 {
    reg = <2>;
    funnel_ddr_0_in_tpdm_ddr: endpoint {
     slave-mode;
     remote-endpoint =
         <&tpdm_ddr_out_funnel_ddr_0>;
    };
   };
  };
 };

 funnel_ddr_ch02: funnel@6e12000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb908>;

  reg = <0x6e12000 0x1000>;
  reg-names = "funnel-base";

  coresight-name = "coresight-funnel-ddr-ch02";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;
   port@0 {
    reg = <0>;
    funnel_ddr_ch02_out_funnel_ddr_0: endpoint {
     remote-endpoint =
         <&funnel_ddr_0_in_funnel_ddr_ch02>;
    };
   };

   port@1 {
    reg = <0>;
    funnel_ddr_ch02_in_tpdm_ddr_ch02: endpoint {
     slave-mode;
     remote-endpoint =
        <&tpdm_ddr_ch02_out_funnel_ddr_ch02>;
    };
   };
  };
 };

 funnel_ddr_ch13: funnel@6e22000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb908>;

  reg = <0x6e22000 0x1000>;
  reg-names = "funnel-base";

  coresight-name = "coresight-funnel-ddr-ch13";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;
   port@0 {
    reg = <0>;
    funnel_ddr_ch13_out_funnel_ddr_0: endpoint {
     remote-endpoint =
         <&funnel_ddr_0_in_funnel_ddr_ch13>;
    };
   };

   port@1 {
    reg = <0>;
    funnel_ddr_ch13_in_tpdm_ddr_ch13: endpoint {
     slave-mode;
     remote-endpoint =
        <&tpdm_ddr_ch13_out_funnel_ddr_ch13>;
    };
   };
  };
 };

 tpdm_ddr_ch02: tpdm@6e10000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb968>;
  reg = <0x06e10000 0x1000>;
  reg-names = "tpdm-base";

  coresight-name = "coresight-tpdm-ddr-ch02";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

  qcom,msr-fix-req;

  port {
   tpdm_ddr_ch02_out_funnel_ddr_ch02: endpoint {
    remote-endpoint =
     <&funnel_ddr_ch02_in_tpdm_ddr_ch02>;
   };
  };
 };

 tpdm_ddr_ch13: tpdm@6e20000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb968>;
  reg = <0x06e20000 0x1000>;
  reg-names = "tpdm-base";

  coresight-name = "coresight-tpdm-ddr-ch13";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

  qcom,msr-fix-req;

  port {
   tpdm_ddr_ch13_out_funnel_ddr_ch13: endpoint {
    remote-endpoint =
     <&funnel_ddr_ch13_in_tpdm_ddr_ch13>;
   };
  };
 };

 tpdm_ddr: tpdm@6e00000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb968>;
  reg = <0x06e00000 0x1000>;
  reg-names = "tpdm-base";

  coresight-name = "coresight-tpdm-ddr";

  status = "disabled";
  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

  port {
   tpdm_ddr_out_funnel_ddr_0: endpoint {
    remote-endpoint = <&funnel_ddr_0_in_tpdm_ddr>;
   };
  };
 };

 funnel_qatb: funnel@6005000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb908>;

  reg = <0x6005000 0x1000>;
  reg-names = "funnel-base";

  coresight-name = "coresight-funnel-qatb";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;
   port@0 {
    reg = <0>;
    funnel_qatb_out_funnel_in0: endpoint {
     remote-endpoint =
      <&funnel_in0_in_funnel_qatb>;
    };
   };

   port@1 {
    reg = <0>;
    funnel_qatb_in_tpda: endpoint {
     slave-mode;
     remote-endpoint =
      <&tpda_out_funnel_qatb>;
    };
   };

   port@2 {
    reg = <3>;
    qatb3_in_funnel_dl_center: endpoint {
     slave-mode;
     remote-endpoint =
         <&funnel_dl_center_out_qatb3>;
    };
   };
  };
 };

 cti0_apss: cti@78e0000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb966>;
  reg = <0x78e0000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-apss_cti0";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";
 };

 cti1_apss: cti@78f0000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb966>;
  reg = <0x78f0000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-apss_cti1";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";
 };

 cti2_apss: cti@7900000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb966>;
  reg = <0x7900000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-apss_cti2";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";
 };

 cti0_ddr0: cti@6e01000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb966>;
  reg = <0x6e01000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-ddr_dl_0_cti_0";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";
 };

 cti1_ddr0: cti@6e02000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb966>;
  reg = <0x6e02000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-ddr_dl_0_cti_1";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";
 };

 cti2_ddr0: cti@6e03000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb966>;
  reg = <0x6e03000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-ddr_dl_0_cti_2";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";
 };

 cti0_ddr1: cti@6e0c000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb966>;
  reg = <0x6e0c000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-ddr_dl_1_cti_0";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";
 };

 cti1_ddr1: cti@6e0d000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb966>;
  reg = <0x6e0d000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-ddr_dl_1_cti_1";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";
 };

 cti2_ddr1: cti@6e0e000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb966>;
  reg = <0x6e0e000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-ddr_dl_1_cti_2";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";
 };

 cti_ddr_ch02: cti@6e11000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb966>;
  reg = <0x6e11000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-ddr_ch02_dl_cti_0";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";
 };

 cti_ddr_ch13: cti@6e21000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb966>;
  reg = <0x6e21000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-ddr_ch13_dl_cti_0";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";
 };

 cti0_dlmm: cti@6c09000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb966>;
  reg = <0x6c09000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-dlmm_cti0";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";
 };

 cti1_dlmm: cti@6c0a000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb966>;
  reg = <0x6c0a000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-dlmm_cti1";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";
 };

 cti0_dlct: cti@6c2a000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb966>;
  reg = <0x6c2a000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-dlct_cti0";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";
 };

 cti1_dlct: cti@6c2b000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb966>;
  reg = <0x6c2b000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-dlct_cti1";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";
 };

 cti2_dlct: cti@6c2c000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb966>;
  reg = <0x6c2c000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-dlct_cti2";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";
 };

 cti0: cti@6010000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb966>;
  reg = <0x6010000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti0";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

 };

 cti1: cti@6011000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb966>;
  reg = <0x6011000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti1";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

 };

 cti2: cti@6012000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb966>;
  reg = <0x6012000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti2";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

  qcom,cti-gpio-trigout = <4>;
  pinctrl-names = "cti-trigout-pctrl";
  pinctrl-0 = <&trigout_a>;
 };

 cti3: cti@6013000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb966>;
  reg = <0x6013000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti3";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

 };

 cti4: cti@6014000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb966>;
  reg = <0x6014000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti4";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

 };

 cti5: cti@6015000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb966>;
  reg = <0x6015000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti5";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

 };

 cti6: cti@6016000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb966>;
  reg = <0x6016000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti6";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

 };

 cti7: cti@6017000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb966>;
  reg = <0x6017000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti7";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

 };

 cti8: cti@6018000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb966>;
  reg = <0x6018000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti8";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

 };

 cti9: cti@6019000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb966>;
  reg = <0x6019000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti9";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

 };

 cti10: cti@601a000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb966>;
  reg = <0x601a000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti10";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

 };

 cti11: cti@601b000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb966>;
  reg = <0x601b000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti11";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

 };

 cti12: cti@601c000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb966>;
  reg = <0x601c000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti12";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

 };

 cti13: cti@601d000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb966>;
  reg = <0x601d000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti13";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

 };

 cti14: cti@601e000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb966>;
  reg = <0x601e000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti14";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

 };

 cti15: cti@601f000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb966>;
  reg = <0x601f000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti15";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

 };

 cti_cpu0: cti@7020000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb966>;
  reg = <0x7020000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-cpu0";
  cpu = <&CPU0>;

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

 };

 cti_cpu1: cti@7120000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb966>;
  reg = <0x7120000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-cpu1";
  cpu = <&CPU1>;

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";
 };

 cti_cpu2: cti@7220000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb966>;
  reg = <0x7220000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-cpu2";
  cpu = <&CPU2>;

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";
 };

 cti_cpu3: cti@7320000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb966>;
  reg = <0x7320000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-cpu3";
  cpu = <&CPU3>;

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";
 };

 cti_cpu4: cti@7420000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb966>;
  reg = <0x7420000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-cpu4";
  cpu = <&CPU4>;

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";
 };

 cti_cpu5: cti@7520000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb966>;
  reg = <0x7520000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-cpu5";
  cpu = <&CPU5>;

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";
 };

 cti_cpu6: cti@7620000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb966>;
  reg = <0x7620000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-cpu6";
  cpu = <&CPU6>;

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";
 };

 cti_cpu7: cti@7720000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb966>;
  reg = <0x7720000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-cpu7";
  cpu = <&CPU7>;

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";
 };

 cti_gpu_m3: cti@6962000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb966>;
  reg = <0x6962000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-gpu_cortex_m3";
  status = "disabled";
  clocks = <&clock_aop 0>,
   <&clock_gpucc 9>,
   <&clock_gcc 22>,
   <&clock_gcc 38>,
   <&clock_gpucc 3>,
   <&clock_gpucc 0>,
   <&clock_cpucc 3>;

  clock-names = "apb_pclk",
   "rbbmtimer_clk",
   "mem_clk",
   "mem_iface_clk",
   "gmu_clk",
   "gpu_cc_ahb",
   "l3_vote";

  qcom,proxy-clks = "rbbmtimer_clk",
   "mem_clk",
   "mem_iface_clk",
   "gmu_clk",
   "gpu_cc_ahb",
   "l3_vote";

  vddcx-supply = <&gpu_cx_gdsc>;
  vdd-supply = <&gpu_gx_gdsc>;
  regulator-names = "vddcx", "vdd";
  qcom,proxy-regs = "vddcx", "vdd";
 };

 cti_gpu_isdb: cti@6961000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb966>;
  reg = <0x6961000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-gpu_isdb_cti";
  status = "disabled";
  clocks = <&clock_aop 0>,
   <&clock_gpucc 9>,
   <&clock_gcc 22>,
   <&clock_gcc 38>,
   <&clock_gpucc 3>,
   <&clock_gpucc 0>,
   <&clock_cpucc 3>;

  clock-names = "apb_pclk",
   "rbbmtimer_clk",
   "mem_clk",
   "mem_iface_clk",
   "gmu_clk",
   "gpu_cc_ahb",
   "l3_vote";

  qcom,proxy-clks = "rbbmtimer_clk",
   "mem_clk",
   "mem_iface_clk",
   "gmu_clk",
   "gpu_cc_ahb",
   "l3_vote";

  vddcx-supply = <&gpu_cx_gdsc>;
  vdd-supply = <&gpu_gx_gdsc>;
  regulator-names = "vddcx", "vdd";
  qcom,proxy-regs = "vddcx", "vdd";
 };

 cti_iris: cti@6831000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb966>;
  reg = <0x6831000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-iris_dl_cti";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";
 };

 cti_lpass: cti@6845000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb966>;
  reg = <0x6845000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-lpass_dl_cti";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";
 };

 cti_lpass_lpi: cti@6b21000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb966>;
  reg = <0x6b21000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-lpass_lpi_cti";
  status = "disabled";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";
 };

 cti_lpass_q6: cti@6b2b000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb966>;
  reg = <0x6b2b000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-lpass_q6_cti";
  status = "disabled";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";
 };

 cti_mdss: cti@6c61000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb966>;
  reg = <0x6c61000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-mdss_dl_cti";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";
 };

 cti_npu_dl0: cti@6c42000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb966>;
  reg = <0x6c42000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-npu_dl_cti_0";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";
 };

 cti_npu_dl1: cti@6c43000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb966>;
  reg = <0x6c43000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-npu_dl_cti_1";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";
 };

 cti_npu: cti@6c4b000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb966>;
  reg = <0x6c4b000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-npu_q6_cti";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";
 };

 cti_titan: cti@6c13000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb966>;
  reg = <0x6c13000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-sierra_a6_cti";
  status = "disabled";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";
 };

 cti_sdc: cti@6b40000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb966>;
  reg = <0x6b40000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-ssc_cortex_m3";
  status = "disabled";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";
 };

 cti_ssc0: cti@6b4b000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb966>;
  reg = <0x6b4b000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-ssc_cti0_q6";
  status = "disabled";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";
 };

 cti_ssc1: cti@6b41000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb966>;
  reg = <0x6b41000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-ssc_cti1";
  status = "disabled";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";
 };

 cti_ssc4: cti@6b4e000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb966>;
  reg = <0x6b4e000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-ssc_cti_noc";
  status = "disabled";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";
 };

 cti0_swao:cti@6b00000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb966>;
  reg = <0x6b00000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-swao_cti0";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";
 };

 cti1_swao:cti@6b01000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb966>;
  reg = <0x6b01000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-swao_cti1";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";
 };

 cti2_swao:cti@6b02000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb966>;
  reg = <0x6b02000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-swao_cti2";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";
 };

 cti3_swao:cti@6b03000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb966>;
  reg = <0x6b03000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-swao_cti3";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";
 };

 cti_turing:cti@6982000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb966>;
  reg = <0x6982000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-turing_dl_cti";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";
 };

 cti_turing_q6:cti@698b000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb966>;
  reg = <0x698b000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-turing_q6_cti";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";
 };

 cti_compute:cti@6c38000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb966>;
  reg = <0x6c38000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-compute_dl_cti";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";
 };

 ipcb_tgu: tgu@6b0b000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb999>;
  reg = <0x06b0b000 0x1000>;
  reg-names = "tgu-base";
  tgu-steps = <3>;
  tgu-conditions = <4>;
  tgu-regs = <4>;
  tgu-timer-counters = <8>;

  coresight-name = "coresight-tgu-ipcb";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";
 };

 etm_turing: turing_etm0 {
  compatible = "qcom,coresight-remote-etm";

  coresight-name = "coresight-turing-etm0";
  qcom,inst-id = <13>;

  port {
   turing_etm0_out_funnel_turing: endpoint {
   remote-endpoint =
    <&funnel_turing_in_turing_etm0>;
   };
  };
 };

 audio_etm0 {
  compatible = "qcom,coresight-remote-etm";

  coresight-name = "coresight-audio-etm0";
  qcom,inst-id = <5>;

  port {
   audio_etm0_out_funnel_swao: endpoint {
    remote-endpoint =
     <&funnel_swao_in_audio_etm0>;
   };
  };
 };

 ssc_etm0 {
  compatible = "qcom,coresight-remote-etm";

  coresight-name = "coresight-ssc-etm0";
  qcom,inst-id = <8>;

  port {
   ssc_etm0_out_funnel_swao: endpoint {
    remote-endpoint =
     <&funnel_swao_in_ssc_etm0>;
   };
  };
 };

 npu_etm0 {
  compatible = "qcom,coresight-remote-etm";

  coresight-name = "coresight-npu-etm0";
  qcom,inst-id = <14>;

  port {
   npu_etm0_out_funnel_npu: endpoint {
    remote-endpoint =
     <&funnel_npu_in_npu_etm0>;
   };
  };
 };

 funnel_apss_merg: funnel@7810000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb908>;

  reg = <0x7810000 0x1000>;
  reg-names = "funnel-base";

  coresight-name = "coresight-funnel-apss-merg";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;
   port@0 {
    reg = <0>;
    funnel_apss_merg_out_funnel_in1: endpoint {
     remote-endpoint =
         <&funnel_in1_in_funnel_apss_merg>;
    };
   };

   port@1 {
    reg = <0>;
    funnel_apss_merg_in_funnel_apss: endpoint {
     slave-mode;
     remote-endpoint =
         <&funnel_apss_out_funnel_apss_merg>;
    };
   };

   port@2 {
    reg = <3>;
    funnel_apss_merg_in_tpda_apss: endpoint {
     slave-mode;
     remote-endpoint =
       <&tpda_apss_out_funnel_apss_merg>;
    };
   };

  };
 };

 etm0: etm@7040000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb95d>;

  reg = <0x7040000 0x1000>;
  cpu = <&CPU0>;

  qcom,tupwr-disable;
  coresight-name = "coresight-etm0";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

  port {
   etm0_out_funnel_apss: endpoint {
    remote-endpoint = <&funnel_apss_in_etm0>;
   };
  };
 };

 etm1: etm@7140000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb95d>;

  reg = <0x7140000 0x1000>;
  cpu = <&CPU1>;

  qcom,tupwr-disable;
  coresight-name = "coresight-etm1";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

  port {
   etm1_out_funnel_apss: endpoint {
    remote-endpoint = <&funnel_apss_in_etm1>;
   };
  };
 };

 etm2: etm@7240000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb95d>;

  reg = <0x7240000 0x1000>;
  cpu = <&CPU2>;

  qcom,tupwr-disable;
  coresight-name = "coresight-etm2";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

  port {
   etm2_out_funnel_apss: endpoint {
    remote-endpoint = <&funnel_apss_in_etm2>;
   };
  };
 };

 etm3: etm@7340000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb95d>;

  reg = <0x7340000 0x1000>;
  cpu = <&CPU3>;

  qcom,tupwr-disable;
  coresight-name = "coresight-etm3";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

  port {
   etm3_out_funnel_apss: endpoint {
    remote-endpoint = <&funnel_apss_in_etm3>;
   };
  };
 };

 etm4: etm@7440000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb95d>;

  reg = <0x7440000 0x1000>;
  cpu = <&CPU4>;

  qcom,tupwr-disable;
  coresight-name = "coresight-etm4";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

  port {
   etm4_out_funnel_apss: endpoint {
    remote-endpoint = <&funnel_apss_in_etm4>;
   };
  };
 };

 etm5: etm@7540000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb95d>;

  reg = <0x7540000 0x1000>;
  cpu = <&CPU5>;

  qcom,tupwr-disable;
  coresight-name = "coresight-etm5";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

  port {
   etm5_out_funnel_apss: endpoint {
    remote-endpoint = <&funnel_apss_in_etm5>;
   };
  };
 };

 etm6: etm@7640000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb95d>;

  reg = <0x7640000 0x1000>;
  cpu = <&CPU6>;

  qcom,tupwr-disable;
  coresight-name = "coresight-etm6";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

  port {
   etm6_out_funnel_apss: endpoint {
    remote-endpoint = <&funnel_apss_in_etm6>;
   };
  };
 };

 etm7: etm@7740000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb95d>;

  reg = <0x7740000 0x1000>;
  cpu = <&CPU7>;

  qcom,tupwr-disable;
  coresight-name = "coresight-etm7";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

  port {
   etm7_out_funnel_apss: endpoint {
    remote-endpoint = <&funnel_apss_in_etm7>;
   };
  };
 };

 funnel_apss: funnel@7800000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb908>;

  reg = <0x7800000 0x1000>;
  reg-names = "funnel-base";

  coresight-name = "coresight-funnel-apss";

  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;
   port@0 {
    reg = <0>;
    funnel_apss_out_funnel_apss_merg: endpoint {
     remote-endpoint =
         <&funnel_apss_merg_in_funnel_apss>;
    };
   };

   port@1 {
    reg = <0>;
    funnel_apss_in_etm0: endpoint {
     slave-mode;
     remote-endpoint =
      <&etm0_out_funnel_apss>;
    };
   };

   port@2 {
    reg = <1>;
    funnel_apss_in_etm1: endpoint {
     slave-mode;
     remote-endpoint =
      <&etm1_out_funnel_apss>;
    };
   };

   port@3 {
    reg = <2>;
    funnel_apss_in_etm2: endpoint {
     slave-mode;
     remote-endpoint =
      <&etm2_out_funnel_apss>;
    };
   };

   port@4 {
    reg = <3>;
    funnel_apss_in_etm3: endpoint {
     slave-mode;
     remote-endpoint =
      <&etm3_out_funnel_apss>;
    };
   };

   port@5 {
    reg = <4>;
    funnel_apss_in_etm4: endpoint {
     slave-mode;
     remote-endpoint =
      <&etm4_out_funnel_apss>;
    };
   };

   port@6 {
    reg = <5>;
    funnel_apss_in_etm5: endpoint {
     slave-mode;
     remote-endpoint =
      <&etm5_out_funnel_apss>;
    };
   };

   port@7 {
    reg = <6>;
    funnel_apss_in_etm6: endpoint {
     slave-mode;
     remote-endpoint =
      <&etm6_out_funnel_apss>;
    };
   };

   port@8 {
    reg = <7>;
    funnel_apss_in_etm7: endpoint {
     slave-mode;
     remote-endpoint =
      <&etm7_out_funnel_apss>;
    };
   };
  };
 };

 hwevent {
  compatible = "qcom,coresight-hwevent";

  coresight-name = "coresight-hwevent";
  coresight-csr = <&csr>;
  clocks = <&clock_aop 0>;
  clock-names = "apb_pclk";
 };
};
# 5085 "../arch/arm64/boot/dts/vendor/qcom/kona.dtsi" 2
# 1 "../arch/arm64/boot/dts/vendor/qcom/kona-sde.dtsi" 1
# 1 "../scripts/dtc/include-prefixes/dt-bindings/clock/mdss-7nm-pll-clk.h" 1
# 2 "../arch/arm64/boot/dts/vendor/qcom/kona-sde.dtsi" 2

&soc {
 mdss_mdp: qcom,mdss_mdp@ae00000 {
  compatible = "qcom,sde-kms";
  reg = <0x0ae00000 0x84208>,
        <0x0aeb0000 0x2008>,
        <0x0aeac000 0x214>,
        <0x0ae8f000 0x02c>,
        <0x0af50000 0x038>;
  reg-names = "mdp_phys",
   "vbif_phys",
   "regdma_phys",
   "sid_phys",
   "swfuse_phys";

  clocks =
   <&clock_gcc 24>,
   <&clock_gcc 25>,
   <&clock_gcc 26>,
   <&clock_dispcc 0>,
   <&clock_dispcc 42>,
   <&clock_dispcc 54>,
   <&clock_dispcc 44>,
   <&clock_dispcc 50>;
  clock-names = "gcc_iface", "gcc_bus", "gcc_nrt_bus",
    "iface_clk", "core_clk", "vsync_clk",
    "lut_clk", "rot_clk";
  clock-rate = <0 0 0 0 300000000 19200000 300000000 19200000>;
  clock-max-rate = <0 0 0 0 460000000 19200000 460000000
     460000000>;

  mmcx-supply = <&VDD_MMCX_LEVEL>;


  interrupts = <0 83 4>;
  interrupt-controller;
  #interrupt-cells = <1>;

  #power-domain-cells = <0>;


  qcom,sde-off = <0x1000>;
  qcom,sde-len = <0x494>;

  qcom,sde-ctl-off = <0x2000 0x2200 0x2400
         0x2600 0x2800 0x2a00>;
  qcom,sde-ctl-size = <0x1dc>;
  qcom,sde-ctl-display-pref = "primary", "none", "none",
       "none", "none";

  qcom,sde-mixer-off = <0x45000 0x46000 0x47000
          0x48000 0x49000 0x4a000>;
  qcom,sde-mixer-size = <0x320>;
  qcom,sde-mixer-display-pref = "primary", "primary", "none",
           "none", "none", "none";

  qcom,sde-mixer-cwb-pref = "none", "none", "cwb",
           "cwb", "cwb", "cwb";

  qcom,sde-dspp-top-off = <0x1300>;
  qcom,sde-dspp-top-size = <0x80>;
  qcom,sde-dspp-off = <0x55000 0x57000 0x59000 0x5b000>;
  qcom,sde-dspp-size = <0x1800>;

  qcom,sde-dest-scaler-top-off = <0x00061000>;
  qcom,sde-dest-scaler-top-size = <0x1c>;
  qcom,sde-dest-scaler-off = <0x800 0x1000>;
  qcom,sde-dest-scaler-size = <0x800>;

  qcom,sde-wb-off = <0x66000>;
  qcom,sde-wb-size = <0x2c8>;
  qcom,sde-wb-xin-id = <6>;
  qcom,sde-wb-id = <2>;
  qcom,sde-wb-clk-ctrl = <0x2bc 16>;

  qcom,sde-intf-off = <0x6b000 0x6b800
     0x6c000 0x6c800>;
  qcom,sde-intf-size = <0x2b8>;
  qcom,sde-intf-type = "dp", "dsi", "dsi", "dp";

  qcom,sde-pp-off = <0x71000 0x71800
       0x72000 0x72800 0x73000 0x73800>;
  qcom,sde-pp-slave = <0x0 0x0 0x0 0x0 0x0 0x0>;
  qcom,sde-pp-size = <0xd4>;
  qcom,sde-pp-merge-3d-id = <0x0 0x0 0x1 0x1 0x2 0x2>;

  qcom,sde-merge-3d-off = <0x84000 0x84100 0x84200>;
  qcom,sde-merge-3d-size = <0x100>;

  qcom,sde-te2-off = <0x2000 0x2000 0x0 0x0 0x0 0x0>;

  qcom,sde-cdm-off = <0x7a200>;
  qcom,sde-cdm-size = <0x224>;

  qcom,sde-dsc-off = <0x81000 0x81400 0x81800 0x81c00>;
  qcom,sde-dsc-size = <0x140>;
  qcom,sde-dsc-pair-mask = <2 1 4 3>;
  qcom,sde-dsc-linewidth = <2048>;

  qcom,sde-dither-off = <0x30e0 0x30e0 0x30e0
       0x30e0 0x30e0 0x30e0>;
  qcom,sde-dither-version = <0x00010000>;
  qcom,sde-dither-size = <0x20>;

  qcom,sde-sspp-type = "vig", "vig", "vig", "vig",
     "dma", "dma", "dma", "dma";

  qcom,sde-sspp-off = <0x5000 0x7000 0x9000 0xb000
     0x25000 0x27000 0x29000 0x2b000>;
  qcom,sde-sspp-src-size = <0x1f8>;

  qcom,sde-sspp-xin-id = <0 4 8 12
     1 5 9 13>;
  qcom,sde-sspp-excl-rect = <1 1 1 1
      1 1 1 1>;
  qcom,sde-sspp-smart-dma-priority = <5 6 7 8 1 2 3 4>;
  qcom,sde-smart-dma-rev = "smart_dma_v2p5";

  qcom,sde-mixer-pair-mask = <2 1 4 3 6 5>;

  qcom,sde-mixer-blend-op-off = <0x20 0x38 0x50 0x68 0x80 0x98
      0xb0 0xc8 0xe0 0xf8 0x110>;

  qcom,sde-max-per-pipe-bw-kbps = <4400000 4400000
       4400000 4400000
       4400000 4400000
       4400000 4400000>;

  qcom,sde-max-per-pipe-bw-high-kbps = <5300000 5300000
            5300000 5300000
            5300000 5300000
            5300000 5300000>;


  qcom,sde-sspp-clk-ctrl =
    <0x2ac 0>, <0x2b4 0>, <0x2bc 0>, <0x2c4 0>,
     <0x2ac 8>, <0x2b4 8>, <0x2bc 8>, <0x2c4 8>;
  qcom,sde-sspp-csc-off = <0x1a00>;
  qcom,sde-csc-type = "csc-10bit";
  qcom,sde-qseed-type = "qseedv3lite";
  qcom,sde-sspp-qseed-off = <0xa00>;
  qcom,sde-mixer-linewidth = <2560>;
  qcom,sde-sspp-linewidth = <4096>;
  qcom,sde-wb-linewidth = <4096>;
  qcom,sde-mixer-blendstages = <0xb>;
  qcom,sde-highest-bank-bit = <0x3>;
  qcom,sde-ubwc-version = <0x400>;
  qcom,sde-ubwc-swizzle = <0x6>;
  qcom,sde-ubwc-bw-calc-version = <0x1>;
  qcom,sde-ubwc-static = <0x1>;
  qcom,sde-macrotile-mode = <0x1>;
  qcom,sde-smart-panel-align-mode = <0xc>;
  qcom,sde-panic-per-pipe;
  qcom,sde-has-cdp;
  qcom,sde-has-src-split;
  qcom,sde-pipe-order-version = <0x1>;
  qcom,sde-has-dim-layer;
  qcom,sde-has-dest-scaler;
  qcom,sde-has-idle-pc;
  qcom,sde-max-dest-scaler-input-linewidth = <2048>;
  qcom,sde-max-dest-scaler-output-linewidth = <2560>;
  qcom,sde-max-bw-low-kbps = <13700000>;
  qcom,sde-max-bw-high-kbps = <16600000>;
  qcom,sde-min-core-ib-kbps = <4800000>;
  qcom,sde-min-llcc-ib-kbps = <0>;
  qcom,sde-min-dram-ib-kbps = <800000>;
  qcom,sde-dram-channels = <2>;
  qcom,sde-num-nrt-paths = <0>;
  qcom,sde-dspp-ltm-version = <0x00010000>;

  qcom,sde-dspp-ltm-off = <0x2a000 0x28100>;

  qcom,sde-uidle-off = <0x80000>;
  qcom,sde-uidle-size = <0x70>;

  qcom,sde-vbif-off = <0>;
  qcom,sde-vbif-size = <0x1040>;
  qcom,sde-vbif-id = <0>;
  qcom,sde-vbif-memtype-0 = <3 3 3 3 3 3 3 3>;
  qcom,sde-vbif-memtype-1 = <3 3 3 3 3 3>;

  qcom,sde-vbif-qos-rt-remap = <3 3 4 4 5 5 6 6>;
  qcom,sde-vbif-qos-nrt-remap = <3 3 3 3 3 3 3 3>;
  qcom,sde-vbif-qos-cwb-remap = <3 3 4 4 5 5 6 3>;
  qcom,sde-vbif-qos-lutdma-remap = <3 3 3 3 4 4 4 4>;


  qcom,sde-danger-lut = <0x000000ff 0x0000ffff
   0x00000000 0x00000000 0x0000ffff>;

  qcom,sde-safe-lut-linear = <0 0xfff0>;
  qcom,sde-safe-lut-macrotile = <0 0xff00>;

  qcom,sde-safe-lut-macrotile-qseed = <0 0xff00>;
  qcom,sde-safe-lut-nrt = <0 0xffff>;
  qcom,sde-safe-lut-cwb = <0 0x3ff>;

  qcom,sde-qos-lut-linear = <0 0x00112222 0x22335777>;
  qcom,sde-qos-lut-macrotile = <0 0x00112233 0x44556677>;
  qcom,sde-qos-lut-macrotile-qseed = <0 0x00112233 0x66777777>;
  qcom,sde-qos-lut-nrt = <0 0x00000000 0x00000000>;
  qcom,sde-qos-lut-cwb = <0 0x66666541 0x00000000>;

  qcom,sde-cdp-setting = <1 1>, <1 0>;

  qcom,sde-qos-cpu-mask = <0x3>;
  qcom,sde-qos-cpu-dma-latency = <300>;
  qcom,sde-qos-cpu-irq-latency = <300>;



  qcom,sde-reg-dma-off = <0>;
  qcom,sde-reg-dma-version = <0x00010002>;
  qcom,sde-reg-dma-trigger-off = <0x119c>;
  qcom,sde-reg-dma-xin-id = <7>;
  qcom,sde-reg-dma-clk-ctrl = <0x2bc 20>;

  qcom,sde-secure-sid-mask = <0x4000821>;

  qcom,sde-sspp-vig-blocks {
   qcom,sde-vig-csc-off = <0x1a00>;
   qcom,sde-vig-qseed-off = <0xa00>;
   qcom,sde-vig-qseed-size = <0xa0>;
   qcom,sde-vig-gamut = <0x1d00 0x00060000>;
   qcom,sde-vig-igc = <0x1d00 0x00060000>;
   qcom,sde-vig-inverse-pma;
  };

  qcom,sde-sspp-dma-blocks {
   dgm@0 {
    qcom,sde-dma-igc = <0x400 0x00050000>;
    qcom,sde-dma-gc = <0x600 0x00050000>;
    qcom,sde-dma-inverse-pma;
    qcom,sde-dma-csc-off = <0x200>;
   };

   dgm@1 {
    qcom,sde-dma-igc = <0x1400 0x00050000>;
    qcom,sde-dma-gc = <0x600 0x00050000>;
    qcom,sde-dma-inverse-pma;
    qcom,sde-dma-csc-off = <0x1200>;
   };
  };

  qcom,sde-dspp-blocks {
   qcom,sde-dspp-igc = <0x0 0x00030001>;
   qcom,sde-dspp-hsic = <0x800 0x00010007>;
   qcom,sde-dspp-memcolor = <0x880 0x00010007>;
   qcom,sde-dspp-hist = <0x800 0x00010007>;
   qcom,sde-dspp-sixzone= <0x900 0x00010007>;
   qcom,sde-dspp-vlut = <0xa00 0x00010008>;
   qcom,sde-dspp-gamut = <0x1000 0x00040002>;
   qcom,sde-dspp-pcc = <0x1700 0x00040000>;
   qcom,sde-dspp-gc = <0x17c0 0x00010008>;
   qcom,sde-dspp-dither = <0x82c 0x00010007>;
  };

  qcom,platform-supply-entries {
   #address-cells = <1>;
   #size-cells = <0>;

   qcom,platform-supply-entry@0 {
    reg = <0>;
    qcom,supply-name = "mmcx";
    qcom,supply-min-voltage = <0>;
    qcom,supply-max-voltage = <0>;
    qcom,supply-enable-load = <0>;
    qcom,supply-disable-load = <0>;
   };
  };

  smmu_sde_unsec: qcom,smmu_sde_unsec_cb {
   compatible = "qcom,smmu_sde_unsec";
   iommus = <&apps_smmu 0x820 0x402>;
   qcom,iommu-dma-addr-pool = <0x00020000 0xfffe0000>;
   qcom,iommu-faults = "non-fatal";
   qcom,iommu-earlymap;
  };

  smmu_sde_sec: qcom,smmu_sde_sec_cb {
   compatible = "qcom,smmu_sde_sec";
   iommus = <&apps_smmu 0x821 0x400>;
   qcom,iommu-dma-addr-pool = <0x00020000 0xfffe0000>;
   qcom,iommu-faults = "non-fatal";
   qcom,iommu-vmid = <0xa>;
  };


  qcom,sde-data-bus {
   qcom,msm-bus,name = "mdss_sde";
   qcom,msm-bus,num-cases = <3>;
   qcom,msm-bus,num-paths = <2>;
   qcom,msm-bus,vectors-KBps =
    <22 512 0 0>, <23 512 0 0>,
    <22 512 0 6400000>, <23 512 0 6400000>,
    <22 512 0 6400000>, <23 512 0 6400000>;
  };

  qcom,sde-reg-bus {
   qcom,msm-bus,name = "mdss_reg";
   qcom,msm-bus,num-cases = <4>;
   qcom,msm-bus,num-paths = <1>;
   qcom,msm-bus,vectors-KBps =
    <1 590 0 0>,
    <1 590 0 76800>,
    <1 590 0 150000>,
    <1 590 0 300000>;
  };
  qcom,sde-limits {
   qcom,sde-linewidth-limits {
    qcom,sde-limit-name = "sspp_linewidth_usecases";
    qcom,sde-limit-cases = "vig", "dma", "scale", "inline_rot";
    qcom,sde-limit-ids= <0x1 0x2 0x4 0x8>;
    qcom,sde-limit-values = <0x1 4096>,
       <0x5 2560>,
       <0x2 4096>,
       <0x9 1088>;
   };

   qcom,sde-bw-limits {
    qcom,sde-limit-name = "sde_bwlimit_usecases";
    qcom,sde-limit-cases = "per_vig_pipe",
       "per_dma_pipe",
       "total_max_bw",
       "camera_concurrency",
       "cwb_concurrency";
    qcom,sde-limit-ids = <0x1 0x2 0x4 0x8 0x10>;
    qcom,sde-limit-values = <0x1 5300000>,
       <0x11 5300000>,
       <0x9 4400000>,
       <0x19 4400000>,
       <0x2 5300000>,
       <0x12 5300000>,
       <0xa 4400000>,
       <0x1a 4400000>,
       <0x4 16600000>,
       <0x14 16600000>,
       <0xc 13700000>,
       <0x1c 13700000>;
   };
  };
 };

 sde_dp: qcom,dp_display@ae90000 {
  cell-index = <0>;
  compatible = "qcom,dp-display";

  vdda-1p2-supply = <&pm8150_l9>;
  vdda-0p9-supply = <&pm8150_l18>;

  reg = <0xae90000 0x0dc>,
   <0xae90200 0x0c0>,
   <0xae90400 0x508>,
   <0xae91000 0x094>,
   <0x88eaa00 0x200>,
   <0x88ea200 0x200>,
   <0x88ea600 0x200>,
   <0xaf02000 0x1a0>,
   <0x88ea040 0x10>,
   <0x88e8000 0x20>,
   <0x0aee1000 0x034>,
   <0xae91400 0x094>;

  reg-names = "dp_ahb", "dp_aux", "dp_link",
   "dp_p0", "dp_phy", "dp_ln_tx0", "dp_ln_tx1",
   "dp_mmss_cc", "dp_pll",
   "usb3_dp_com", "hdcp_physical", "dp_p1";

  interrupt-parent = <&mdss_mdp>;
  interrupts = <12 0>;

  clocks = <&clock_dispcc 12>,
   <&clock_rpmh 0>,
   <&clock_gcc 197>,
   <&clock_dispcc 18>,
   <&clock_dispcc 21>,
   <&clock_dispcc 27>,
   <&mdss_dp_pll 5>,
   <&clock_dispcc 23>,
   <&mdss_dp_pll 5>,
   <&clock_dispcc 26>,
   <&clock_dispcc 22>;
  clock-names = "core_aux_clk", "core_usb_ref_clk_src",
   "core_usb_pipe_clk", "link_clk", "link_iface_clk",
   "pixel_clk_rcg", "pixel_parent",
   "pixel1_clk_rcg", "pixel1_parent",
   "strm0_pixel_clk", "strm1_pixel_clk";

  qcom,phy-version = <0x420>;
  qcom,aux-cfg0-settings = [20 00];
  qcom,aux-cfg1-settings = [24 13];
  qcom,aux-cfg2-settings = [28 A4];
  qcom,aux-cfg3-settings = [2c 00];
  qcom,aux-cfg4-settings = [30 0a];
  qcom,aux-cfg5-settings = [34 26];
  qcom,aux-cfg6-settings = [38 0a];
  qcom,aux-cfg7-settings = [3c 03];
  qcom,aux-cfg8-settings = [40 b7];
  qcom,aux-cfg9-settings = [44 03];

  qcom,max-pclk-frequency-khz = <675000>;

  qcom,mst-enable;
  qcom,widebus-enable;
  qcom,dsc-feature-enable;
  qcom,fec-feature-enable;

  qcom,ctrl-supply-entries {
   #address-cells = <1>;
   #size-cells = <0>;

   qcom,ctrl-supply-entry@0 {
    reg = <0>;
    qcom,supply-name = "vdda-1p2";
    qcom,supply-min-voltage = <1200000>;
    qcom,supply-max-voltage = <1200000>;
    qcom,supply-enable-load = <33000>;
    qcom,supply-disable-load = <0>;
   };
  };

  qcom,phy-supply-entries {
   #address-cells = <1>;
   #size-cells = <0>;

   qcom,phy-supply-entry@0 {
    reg = <0>;
    qcom,supply-name = "vdda-0p9";
    qcom,supply-min-voltage = <912000>;
    qcom,supply-max-voltage = <912000>;
    qcom,supply-enable-load = <126000>;
    qcom,supply-disable-load = <0>;
   };
  };

  qcom,core-supply-entries {
   #address-cells = <1>;
   #size-cells = <0>;

   qcom,core-supply-entry@0 {
    reg = <0>;
    qcom,supply-name = "refgen";
    qcom,supply-min-voltage = <0>;
    qcom,supply-max-voltage = <0>;
    qcom,supply-enable-load = <0>;
    qcom,supply-disable-load = <0>;
   };
  };
 };

 sde_rscc: qcom,sde_rscc@af20000 {
  cell-index = <0>;
  compatible = "qcom,sde-rsc";
  reg = <0xaf20000 0x3c50>,
   <0xaf30000 0x3fd4>;
  reg-names = "drv", "wrapper";
  qcom,sde-rsc-version = <3>;

  qcom,sde-dram-channels = <2>;

  vdd-supply = <&mdss_core_gdsc>;
  clocks = <&clock_dispcc 53>,
   <&clock_dispcc 45>,
   <&clock_dispcc 52>;
  clock-names = "vsync_clk", "gdsc_clk", "iface_clk";


  qcom,sde-data-bus {
   qcom,msm-bus,name = "disp_rsc_mnoc_llcc";
   qcom,msm-bus,active-only;
   qcom,msm-bus,num-cases = <3>;
   qcom,msm-bus,num-paths = <2>;
   qcom,msm-bus,vectors-KBps =
       <20003 20513 0 0>, <20004 20513 0 0>,
       <20003 20513 0 6400000>, <20004 20513 0 6400000>,
       <20003 20513 0 6400000>, <20004 20513 0 6400000>;
  };

  qcom,sde-ebi-bus {
   qcom,msm-bus,name = "disp_rsc_ebi";
   qcom,msm-bus,active-only;
   qcom,msm-bus,num-cases = <3>;
   qcom,msm-bus,num-paths = <1>;
   qcom,msm-bus,vectors-KBps =
       <20000 20512 0 0>,
       <20000 20512 0 6400000>,
       <20000 20512 0 6400000>;
  };

  qcom,sde-reg-bus {
   qcom,msm-bus,name = "disp_rsc_reg";
   qcom,msm-bus,num-cases = <4>;
   qcom,msm-bus,num-paths = <1>;
   qcom,msm-bus,vectors-KBps =
    <1 590 0 0>,
    <1 590 0 76800>,
    <1 590 0 150000>,
    <1 590 0 300000>;
  };
 };

 mdss_rotator: qcom,mdss_rotator@aea8800 {
  compatible = "qcom,sde_rotator";
  reg = <0x0ae00000 0xac000>,
        <0x0aeb8000 0x3000>;
  reg-names = "mdp_phys",
   "rot_vbif_phys";
  status = "disabled";

  #list-cells = <1>;

  qcom,mdss-rot-mode = <1>;
  qcom,mdss-highest-bank-bit = <0x3>;


  qcom,msm-bus,name = "mdss_rotator";
  qcom,msm-bus,num-cases = <3>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
   <25 512 0 0>,
   <25 512 0 6400000>,
   <25 512 0 6400000>;

  rot-vdd-supply = <&mdss_core_gdsc>;
  qcom,supply-names = "rot-vdd";

  clocks =
   <&clock_gcc 24>,
   <&clock_gcc 26>,
   <&clock_dispcc 0>,
   <&clock_dispcc 50>;
  clock-names = "gcc_iface", "gcc_bus",
   "iface_clk", "rot_clk";

  interrupt-parent = <&mdss_mdp>;
  interrupts = <2 0>;

  power-domains = <&mdss_mdp>;


  qcom,mdss-rot-vbif-qos-setting = <3 3 3 3 3 3 3 3>;
  qcom,mdss-rot-vbif-memtype = <3 3>;
  qcom,mdss-rot-cdp-setting = <1 1>;
  qcom,mdss-rot-qos-lut = <0x0 0x0 0x0 0x0>;
  qcom,mdss-rot-danger-lut = <0x0 0x0>;
  qcom,mdss-rot-safe-lut = <0x0000ffff 0x0000ffff>;

  qcom,mdss-default-ot-rd-limit = <32>;
  qcom,mdss-default-ot-wr-limit = <32>;

  qcom,mdss-sbuf-headroom = <20>;


  rot_reg: qcom,rot-reg-bus {
   qcom,msm-bus,name = "mdss_rot_reg";
   qcom,msm-bus,num-cases = <2>;
   qcom,msm-bus,num-paths = <1>;
   qcom,msm-bus,vectors-KBps =
    <1 590 0 0>,
    <1 590 0 76800>;
  };

  smmu_rot_unsec: qcom,smmu_rot_unsec_cb {
   compatible = "qcom,smmu_sde_rot_unsec";
   iommus = <&apps_smmu 0x215C 0x0400>;
   qcom,iommu-dma-addr-pool = <0x00020000 0xfffe0000>;
   qcom,iommu-faults = "non-fatal";
  };
 };

 mdss_dsi0: qcom,mdss_dsi_ctrl0@ae94000 {
  compatible = "qcom,dsi-ctrl-hw-v2.4";
  label = "dsi-ctrl-0";
  cell-index = <0>;
  frame-threshold-time-us = <800>;
  reg = <0xae94000 0x400>,
   <0xaf08000 0x4>;
  reg-names = "dsi_ctrl", "disp_cc_base";
  interrupt-parent = <&mdss_mdp>;
  interrupts = <4 0>;
  vdda-1p2-supply = <&pm8150_l9>;
  refgen-supply = <&refgen>;
  clocks = <&clock_dispcc 2>,
   <&clock_dispcc 3>,
   <&clock_dispcc 5>,
   <&clock_dispcc 46>,
   <&clock_dispcc 47>,
   <&clock_dispcc 38>;
  clock-names = "byte_clk", "byte_clk_rcg", "byte_intf_clk",
    "pixel_clk", "pixel_clk_rcg", "esc_clk";

  qcom,ctrl-supply-entries {
   #address-cells = <1>;
   #size-cells = <0>;

   qcom,ctrl-supply-entry@0 {
    reg = <0>;
    qcom,supply-name = "vdda-1p2";
    qcom,supply-min-voltage = <1200000>;
    qcom,supply-max-voltage = <1200000>;
    qcom,supply-enable-load = <26700>;
    qcom,supply-disable-load = <0>;
   };
  };

  qcom,core-supply-entries {
   #address-cells = <1>;
   #size-cells = <0>;

   qcom,core-supply-entry@0 {
    reg = <0>;
    qcom,supply-name = "refgen";
    qcom,supply-min-voltage = <0>;
    qcom,supply-max-voltage = <0>;
    qcom,supply-enable-load = <0>;
    qcom,supply-disable-load = <0>;
   };
  };
 };

 mdss_dsi1: qcom,mdss_dsi_ctrl1@ae96000 {
  compatible = "qcom,dsi-ctrl-hw-v2.4";
  label = "dsi-ctrl-1";
  cell-index = <1>;
  frame-threshold-time-us = <800>;
  reg = <0xae96000 0x400>,
   <0xaf08000 0x4>;
  reg-names = "dsi_ctrl", "disp_cc_base";
  interrupt-parent = <&mdss_mdp>;
  interrupts = <5 0>;
  vdda-1p2-supply = <&pm8150_l9>;
  refgen-supply = <&refgen>;
  clocks = <&clock_dispcc 6>,
   <&clock_dispcc 7>,
   <&clock_dispcc 9>,
   <&clock_dispcc 48>,
   <&clock_dispcc 49>,
   <&clock_dispcc 40>;
  clock-names = "byte_clk", "byte_clk_rcg", "byte_intf_clk",
    "pixel_clk", "pixel_clk_rcg", "esc_clk";
  qcom,ctrl-supply-entries {
   #address-cells = <1>;
   #size-cells = <0>;

   qcom,ctrl-supply-entry@0 {
    reg = <0>;
    qcom,supply-name = "vdda-1p2";
    qcom,supply-min-voltage = <1200000>;
    qcom,supply-max-voltage = <1200000>;
    qcom,supply-enable-load = <26700>;
    qcom,supply-disable-load = <0>;
   };
  };

  qcom,core-supply-entries {
   #address-cells = <1>;
   #size-cells = <0>;

   qcom,core-supply-entry@0 {
    reg = <0>;
    qcom,supply-name = "refgen";
    qcom,supply-min-voltage = <0>;
    qcom,supply-max-voltage = <0>;
    qcom,supply-enable-load = <0>;
    qcom,supply-disable-load = <0>;
   };
  };
 };

 mdss_dsi_phy0: qcom,mdss_dsi_phy0@ae94400 {
  compatible = "qcom,dsi-phy-v4.1";
  label = "dsi-phy-0";
  cell-index = <0>;
  reg = <0xae94400 0x7c0>,
   <0xae94200 0x100>;
  reg-names = "dsi_phy", "dyn_refresh_base";
  vdda-0p9-supply = <&pm8150_l5>;
  qcom,platform-strength-ctrl = [55 03
      55 03
      55 03
      55 03
      55 00];
  qcom,platform-lane-config = [00 00 0a 0a
      00 00 0a 0a
      00 00 0a 0a
      00 00 0a 0a
      00 00 8a 8a];
  qcom,platform-regulator-settings = [1d 1d 1d 1d 1d];
  qcom,phy-supply-entries {
   #address-cells = <1>;
   #size-cells = <0>;
   qcom,phy-supply-entry@0 {
    reg = <0>;
    qcom,supply-name = "vdda-0p9";
    qcom,supply-min-voltage = <880000>;
    qcom,supply-max-voltage = <880000>;
    qcom,supply-enable-load = <46000>;
    qcom,supply-disable-load = <0>;
   };
  };
 };

 mdss_dsi_phy1: qcom,mdss_dsi_phy1@ae96400 {
  compatible = "qcom,dsi-phy-v4.1";
  label = "dsi-phy-1";
  cell-index = <1>;
  reg = <0xae96400 0x7c0>,
   <0xae96200 0x100>;
  reg-names = "dsi_phy", "dyn_refresh_base";
  vdda-0p9-supply = <&pm8150_l5>;
  qcom,platform-strength-ctrl = [55 03
      55 03
      55 03
      55 03
      55 00];
  qcom,platform-regulator-settings = [1d 1d 1d 1d 1d];
  qcom,platform-lane-config = [00 00 0a 0a
      00 00 0a 0a
      00 00 0a 0a
      00 00 0a 0a
      00 00 8a 8a];
  qcom,phy-supply-entries {
   #address-cells = <1>;
   #size-cells = <0>;
   qcom,phy-supply-entry@0 {
    reg = <0>;
    qcom,supply-name = "vdda-0p9";
    qcom,supply-min-voltage = <880000>;
    qcom,supply-max-voltage = <880000>;
    qcom,supply-enable-load = <46000>;
    qcom,supply-disable-load = <0>;
   };
  };
 };

};
# 5086 "../arch/arm64/boot/dts/vendor/qcom/kona.dtsi" 2
# 1 "../arch/arm64/boot/dts/vendor/qcom/kona-sde-pll.dtsi" 1
&soc {
 mdss_dsi0_pll: qcom,mdss_dsi_pll@ae94900 {
  compatible = "qcom,mdss_dsi_pll_7nm_v4_1";
  label = "MDSS DSI 0 PLL";
  cell-index = <0>;
  #clock-cells = <1>;
  reg = <0xae94900 0x260>,
        <0xae94400 0x800>,
        <0xaf03000 0x8>,
        <0xae94200 0x100>;
  reg-names = "pll_base", "phy_base", "gdsc_base",
    "dynamic_pll_base";
  clocks = <&clock_dispcc 0>;
  clock-names = "iface_clk";
  clock-rate = <0>;
  memory-region = <&dfps_data_memory>;
  qcom,dsi-pll-ssc-en;
  qcom,dsi-pll-ssc-mode = "down-spread";
 };

 mdss_dsi1_pll: qcom,mdss_dsi_pll@ae96900 {
  compatible = "qcom,mdss_dsi_pll_7nm_v4_1";
  label = "MDSS DSI 1 PLL";
  cell-index = <1>;
  #clock-cells = <1>;
  reg = <0xae96900 0x260>,
        <0xae96400 0x800>,
        <0xaf03000 0x8>,
        <0xae96200 0x100>;
  reg-names = "pll_base", "phy_base", "gdsc_base",
    "dynamic_pll_base";
  clocks = <&clock_dispcc 0>;
  clock-names = "iface_clk";
  clock-rate = <0>;
  qcom,dsi-pll-ssc-en;
  qcom,dsi-pll-ssc-mode = "down-spread";
 };

 mdss_dp_pll: qcom,mdss_dp_pll@c011000 {
  compatible = "qcom,mdss_dp_pll_7nm";
  label = "MDSS DP PLL";
  cell-index = <0>;
  #clock-cells = <1>;

  reg = <0x088ea000 0x200>,
        <0x088eaa00 0x200>,
        <0x088ea200 0x200>,
        <0x088ea2b8 0x8>,
        <0x088ea2e8 0x4>,
        <0x088ea600 0x200>,
        <0x088ea6b8 0x8>,
        <0x088ea6e8 0x4>,
        <0xaf03000 0x8>;
  reg-names = "pll_base", "phy_base",
   "ln_tx0_base", "ln_tx0_tran_base", "ln_tx0_vmode_base",
   "ln_tx1_base", "ln_tx1_tran_base", "ln_tx1_vmode_base",
   "gdsc_base";

  clocks = <&clock_dispcc 0>,
   <&clock_rpmh 0>,
   <&clock_gcc 24>,
   <&clock_gcc 197>;
  clock-names = "iface_clk", "ref_clk_src",
   "gcc_iface", "pipe_clk";
  clock-rate = <0>;
 };
};
# 5087 "../arch/arm64/boot/dts/vendor/qcom/kona.dtsi" 2
# 1 "../arch/arm64/boot/dts/vendor/qcom/msm-rdbg.dtsi" 1
&soc {

 qcom,smp2p_interrupt_rdbg_2_out {
  compatible = "qcom,smp2p-interrupt-rdbg-2-out";
  qcom,smem-states = <&smp2p_rdbg2_out 0>;
  qcom,smem-state-names = "rdbg-smp2p-out";
 };

 qcom,smp2p_interrupt_rdbg_2_in {
  compatible = "qcom,smp2p-interrupt-rdbg-2-in";
  interrupts-extended = <&smp2p_rdbg2_in 0 0>;
  interrupt-names = "rdbg-smp2p-in";
 };

 qcom,smp2p_interrupt_rdbg_5_out {
  compatible = "qcom,smp2p-interrupt-rdbg-5-out";
  qcom,smem-states = <&smp2p_rdbg5_out 0>;
  qcom,smem-state-names = "rdbg-smp2p-out";
 };

 qcom,smp2p_interrupt_rdbg_5_in {
  compatible = "qcom,smp2p-interrupt-rdbg-5-in";
  interrupts-extended = <&smp2p_rdbg5_in 0 0>;
  interrupt-names = "rdbg-smp2p-in";
 };
};
# 5088 "../arch/arm64/boot/dts/vendor/qcom/kona.dtsi" 2

# 1 "../arch/arm64/boot/dts/vendor/qcom/kona-pm.dtsi" 1
&soc {
 qcom,lpm-levels {
  compatible = "qcom,lpm-levels";
  #address-cells = <1>;
  #size-cells = <0>;
  qcom,pm-cluster@0 {
   reg = <0>;
   #address-cells = <1>;
   #size-cells = <0>;
   label = "L3";
   qcom,clstr-tmr-add = <1000>;
   qcom,psci-mode-shift = <4>;
   qcom,psci-mode-mask = <0xfff>;

   qcom,pm-cluster-level@0 {
    reg = <0>;
    label = "l3-wfi";
    qcom,psci-mode = <0x1>;
    qcom,entry-latency-us = <48>;
    qcom,exit-latency-us = <51>;
    qcom,min-residency-us = <99>;
   };

   qcom,pm-cluster-level@1 {
    reg = <1>;
    label = "llcc-off";
    qcom,psci-mode = <0xC24>;
    qcom,entry-latency-us = <3263>;
    qcom,exit-latency-us = <6562>;
    qcom,min-residency-us = <9987>;
    qcom,min-child-idx = <1>;
    qcom,is-reset;
    qcom,notify-rpm;
   };

   qcom,pm-cpu@0 {
    reg = <0>;
    #address-cells = <1>;
    #size-cells = <0>;
    qcom,psci-mode-shift = <0>;
    qcom,psci-mode-mask = <0xf>;
    qcom,ref-stddev = <500>;
    qcom,tmr-add = <1000>;
    qcom,ref-premature-cnt = <1>;
    qcom,disable-ipi-prediction;
    qcom,cpu = <&CPU0 &CPU1 &CPU2 &CPU3>;

    qcom,pm-cpu-level@0 {
     reg = <0>;
     label = "wfi";
     qcom,psci-cpu-mode = <0x1>;
     qcom,entry-latency-us = <57>;
     qcom,exit-latency-us = <43>;
     qcom,min-residency-us = <100>;
    };

    qcom,pm-cpu-level@1 {
     reg = <1>;
     label = "rail-pc";
     qcom,psci-cpu-mode = <0x4>;
     qcom,entry-latency-us = <360>;
     qcom,exit-latency-us = <531>;
     qcom,min-residency-us = <3934>;
     qcom,is-reset;
     qcom,use-broadcast-timer;
    };
   };

   qcom,pm-cpu@1 {
    reg = <1>;
    #address-cells = <1>;
    #size-cells = <0>;
    qcom,psci-mode-shift = <0>;
    qcom,psci-mode-mask = <0xf>;
    qcom,disable-ipi-prediction;
    qcom,cpu = <&CPU4 &CPU5 &CPU6 &CPU7>;

    qcom,pm-cpu-level@2 {
     reg = <2>;
     label = "wfi";
     qcom,psci-cpu-mode = <0x1>;
     qcom,entry-latency-us = <57>;
     qcom,exit-latency-us = <43>;
     qcom,min-residency-us = <83>;
    };

    qcom,pm-cpu-level@3 {
     reg = <3>;
     label = "rail-pc";
     qcom,psci-cpu-mode = <0x4>;
     qcom,entry-latency-us = <702>;
     qcom,exit-latency-us = <1061>;
     qcom,min-residency-us = <4488>;
     qcom,is-reset;
     qcom,use-broadcast-timer;
    };
   };
  };
 };

 qcom,rpm-stats@c3f0004 {
  compatible = "qcom,rpm-stats";
  reg = <0xc300000 0x1000>, <0xc3f0004 0x4>;
  reg-names = "phys_addr_base", "offset_addr";
  qcom,num-records = <3>;
 };

 qcom,ddr-stats@c3f0000 {
  compatible = "qcom,ddr-stats";
  reg = <0xc300000 0x1000>, <0xc3f001c 0x4>;
  reg-names = "phys_addr_base", "offset_addr";
 };

 qcom,rpmh-master-stats@b221200 {
  compatible = "qcom,rpmh-master-stats-v1";
  reg = <0xb221200 0x60>;
 };
};
# 5090 "../arch/arm64/boot/dts/vendor/qcom/kona.dtsi" 2
# 1 "../arch/arm64/boot/dts/vendor/qcom/camera/kona-camera.dtsi" 1
# 1 "../scripts/dtc/include-prefixes/dt-bindings/msm/msm-camera.h" 1
# 2 "../arch/arm64/boot/dts/vendor/qcom/camera/kona-camera.dtsi" 2

&soc {
 qcom,cam-req-mgr {
  compatible = "qcom,cam-req-mgr";
  status = "ok";
 };

 cam_csiphy0: qcom,csiphy@ac6a000 {
  cell-index = <0>;
  compatible = "qcom,csiphy-v1.2.1", "qcom,csiphy";
  reg = <0x0ac6a000 0x2000>;
  reg-names = "csiphy";
  reg-cam-base = <0x6a000>;
  interrupts = <0 477 1>;
  interrupt-names = "csiphy";
  gdscr-supply = <&titan_top_gdsc>;
  refgen-supply = <&refgen>;
  regulator-names = "gdscr", "refgen";
  csi-vdd-voltage = <1200000>;
  mipi-csi-vdd-supply = <&pm8150_l9>;
  clocks = <&clock_camcc 14>,
   <&clock_camcc 27>,
   <&clock_camcc 16>,
   <&clock_camcc 15>;
  clock-names = "cphy_rx_clk_src",
   "csiphy0_clk",
   "csi0phytimer_clk_src",
   "csi0phytimer_clk";
  src-clock-name = "csi0phytimer_clk_src";
  clock-cntl-level = "turbo";
  clock-rates =
   <400000000 0 300000000 0>;
  status = "ok";
 };

 cam_csiphy1: qcom,csiphy@ac6c000 {
  cell-index = <1>;
  compatible = "qcom,csiphy-v1.2.1", "qcom,csiphy";
  reg = <0xac6c000 0x2000>;
  reg-names = "csiphy";
  reg-cam-base = <0x6c000>;
  interrupts = <0 478 1>;
  interrupt-names = "csiphy";
  gdscr-supply = <&titan_top_gdsc>;
  refgen-supply = <&refgen>;
  regulator-names = "gdscr", "refgen";
  csi-vdd-voltage = <1200000>;
  mipi-csi-vdd-supply = <&pm8150_l9>;
  clocks = <&clock_camcc 14>,
   <&clock_camcc 28>,
   <&clock_camcc 18>,
   <&clock_camcc 17>;
  clock-names = "cphy_rx_clk_src",
   "csiphy1_clk",
   "csi1phytimer_clk_src",
   "csi1phytimer_clk";
  src-clock-name = "csi1phytimer_clk_src";
  clock-cntl-level = "turbo";
  clock-rates =
   <400000000 0 300000000 0>;

  status = "ok";
 };

 cam_csiphy2: qcom,csiphy@ac6e000 {
  cell-index = <2>;
  compatible = "qcom,csiphy-v1.2.1", "qcom,csiphy";
  reg = <0xac6e000 0x2000>;
  reg-names = "csiphy";
  reg-cam-base = <0x6e000>;
  interrupts = <0 479 1>;
  interrupt-names = "csiphy";
  gdscr-supply = <&titan_top_gdsc>;
  refgen-supply = <&refgen>;
  regulator-names = "gdscr", "refgen";
  csi-vdd-voltage = <1200000>;
  mipi-csi-vdd-supply = <&pm8150_l9>;
  clocks = <&clock_camcc 14>,
   <&clock_camcc 29>,
   <&clock_camcc 20>,
   <&clock_camcc 19>;
  clock-names = "cphy_rx_clk_src",
   "csiphy2_clk",
   "csi2phytimer_clk_src",
   "csi2phytimer_clk";
  src-clock-name = "csi2phytimer_clk_src";
  clock-cntl-level = "turbo";
  clock-rates =
   <400000000 0 300000000 0>;
  status = "ok";
 };

 cam_csiphy3: qcom,csiphy@ac70000 {
  cell-index = <3>;
  compatible = "qcom,csiphy-v1.2.1", "qcom,csiphy";
  reg = <0xac70000 0x2000>;
  reg-names = "csiphy";
  reg-cam-base = <0x70000>;
  interrupts = <0 448 1>;
  interrupt-names = "csiphy";
  gdscr-supply = <&titan_top_gdsc>;
  refgen-supply = <&refgen>;
  regulator-names = "gdscr", "refgen";
  csi-vdd-voltage = <1200000>;
  mipi-csi-vdd-supply = <&pm8150_l9>;
  clocks = <&clock_camcc 14>,
   <&clock_camcc 30>,
   <&clock_camcc 22>,
   <&clock_camcc 21>;
  clock-names = "cphy_rx_clk_src",
   "csiphy3_clk",
   "csi3phytimer_clk_src",
   "csi3phytimer_clk";
  src-clock-name = "csi3phytimer_clk_src";
  clock-cntl-level = "turbo";
  clock-rates =
   <400000000 0 300000000 0>;
  status = "ok";
 };

 cam_csiphy4: qcom,csiphy@ac72000 {
  cell-index = <4>;
  compatible = "qcom,csiphy-v1.2.1", "qcom,csiphy";
  reg = <0xac72000 0x2000>;
  reg-names = "csiphy";
  reg-cam-base = <0x72000>;
  interrupts = <0 86 1>;
  interrupt-names = "csiphy";
  gdscr-supply = <&titan_top_gdsc>;
  refgen-supply = <&refgen>;
  regulator-names = "gdscr", "refgen";
  csi-vdd-voltage = <1200000>;
  mipi-csi-vdd-supply = <&pm8150_l9>;
  clocks = <&clock_camcc 14>,
   <&clock_camcc 31>,
   <&clock_camcc 24>,
   <&clock_camcc 23>;
  clock-names = "cphy_rx_clk_src",
   "csiphy4_clk",
   "csi4phytimer_clk_src",
   "csi4phytimer_clk";
  src-clock-name = "csi4phytimer_clk_src";
  clock-cntl-level = "turbo";
  clock-rates =
   <400000000 0 300000000 0>;
  status = "ok";
 };

 cam_csiphy5: qcom,csiphy@ac74000 {
  cell-index = <5>;
  compatible = "qcom,csiphy-v1.2.1", "qcom,csiphy";
  reg = <0xac74000 0x2000>;
  reg-names = "csiphy";
  reg-cam-base = <0x74000>;
  interrupts = <0 89 1>;
  interrupt-names = "csiphy";
  gdscr-supply = <&titan_top_gdsc>;
  refgen-supply = <&refgen>;
  regulator-names = "gdscr", "refgen";
  csi-vdd-voltage = <1200000>;
  mipi-csi-vdd-supply = <&pm8150_l9>;
  clocks = <&clock_camcc 14>,
   <&clock_camcc 32>,
   <&clock_camcc 26>,
   <&clock_camcc 25>;
  clock-names = "cphy_rx_clk_src",
   "csiphy5_clk",
   "csi5phytimer_clk_src",
   "csi5phytimer_clk";
  src-clock-name = "csi5phytimer_clk_src";
  clock-cntl-level = "turbo";
  clock-rates =
   <400000000 0 300000000 0>;
  status = "ok";
 };

 cam_cci0: qcom,cci@ac4f000 {
  cell-index = <0>;
  compatible = "qcom,cci";
  reg = <0xac4f000 0x1000>;
  reg-names = "cci";
  reg-cam-base = <0x4f000>;
  interrupt-names = "cci";
  interrupts = <0 460 1>;
  status = "ok";
  gdscr-supply = <&titan_top_gdsc>;
  regulator-names = "gdscr";
  clocks = <&clock_camcc 9>,
   <&clock_camcc 8>;
  clock-names = "cci_0_clk_src",
   "cci_0_clk";
  src-clock-name = "cci_0_clk_src";
  clock-cntl-level = "lowsvs";
  clock-rates = <37500000 0>;
  pinctrl-names = "cam_default", "cam_suspend";
  pinctrl-0 = <&cci0_active &cci1_active>;
  pinctrl-1 = <&cci0_suspend &cci1_suspend>;
  gpios = <&tlmm 101 0>,
   <&tlmm 102 0>,
   <&tlmm 103 0>,
   <&tlmm 104 0>;
  gpio-req-tbl-num = <0 1 2 3>;
  gpio-req-tbl-flags = <1 1 1 1>;
  gpio-req-tbl-label = "CCI_I2C_DATA0",
     "CCI_I2C_CLK0",
     "CCI_I2C_DATA1",
     "CCI_I2C_CLK1";

  i2c_freq_100Khz_cci0: qcom,i2c_standard_mode {
   hw-thigh = <201>;
   hw-tlow = <174>;
   hw-tsu-sto = <204>;
   hw-tsu-sta = <231>;
   hw-thd-dat = <22>;
   hw-thd-sta = <162>;
   hw-tbuf = <227>;
   hw-scl-stretch-en = <0>;
   hw-trdhld = <6>;
   hw-tsp = <3>;
   cci-clk-src = <37500000>;
   status = "ok";
  };

  i2c_freq_400Khz_cci0: qcom,i2c_fast_mode {
   hw-thigh = <38>;
   hw-tlow = <56>;
   hw-tsu-sto = <40>;
   hw-tsu-sta = <40>;
   hw-thd-dat = <22>;
   hw-thd-sta = <35>;
   hw-tbuf = <62>;
   hw-scl-stretch-en = <0>;
   hw-trdhld = <6>;
   hw-tsp = <3>;
   cci-clk-src = <37500000>;
   status = "ok";
  };

  i2c_freq_custom_cci0: qcom,i2c_custom_mode {
   hw-thigh = <38>;
   hw-tlow = <56>;
   hw-tsu-sto = <40>;
   hw-tsu-sta = <40>;
   hw-thd-dat = <22>;
   hw-thd-sta = <35>;
   hw-tbuf = <62>;
   hw-scl-stretch-en = <1>;
   hw-trdhld = <6>;
   hw-tsp = <3>;
   cci-clk-src = <37500000>;
   status = "ok";
  };

  i2c_freq_1Mhz_cci0: qcom,i2c_fast_plus_mode {
   hw-thigh = <16>;
   hw-tlow = <22>;
   hw-tsu-sto = <17>;
   hw-tsu-sta = <18>;
   hw-thd-dat = <16>;
   hw-thd-sta = <15>;
   hw-tbuf = <24>;
   hw-scl-stretch-en = <0>;
   hw-trdhld = <3>;
   hw-tsp = <3>;
   cci-clk-src = <37500000>;
   status = "ok";
  };
 };

 cam_cci1: qcom,cci@ac50000 {
  cell-index = <1>;
  compatible = "qcom,cci";
  reg = <0xac50000 0x1000>;
  reg-names = "cci";
  reg-cam-base = <0x50000>;
  interrupt-names = "cci";
  interrupts = <0 271 1>;
  status = "ok";
  gdscr-supply = <&titan_top_gdsc>;
  regulator-names = "gdscr";
  clocks = <&clock_camcc 11>,
   <&clock_camcc 10>;
  clock-names = "cci_1_clk_src",
   "cci_1_clk";
  src-clock-name = "cci_1_clk_src";
  clock-cntl-level = "lowsvs";
  clock-rates = <37500000 0>;
  pinctrl-names = "cam_default", "cam_suspend";
  pinctrl-0 = <&cci2_active &cci3_active>;
  pinctrl-1 = <&cci2_suspend &cci3_suspend>;
  gpios = <&tlmm 105 0>,
   <&tlmm 106 0>,
   <&tlmm 107 0>,
   <&tlmm 108 0>;
  gpio-req-tbl-num = <0 1 2 3>;
  gpio-req-tbl-flags = <1 1 1 1>;
  gpio-req-tbl-label = "CCI_I2C_DATA2",
     "CCI_I2C_CLK2",
     "CCI_I2C_DATA3",
     "CCI_I2C_CLK3";

  i2c_freq_100Khz_cci1: qcom,i2c_standard_mode {
   hw-thigh = <201>;
   hw-tlow = <174>;
   hw-tsu-sto = <204>;
   hw-tsu-sta = <231>;
   hw-thd-dat = <22>;
   hw-thd-sta = <162>;
   hw-tbuf = <227>;
   hw-scl-stretch-en = <0>;
   hw-trdhld = <6>;
   hw-tsp = <3>;
   cci-clk-src = <37500000>;
   status = "ok";
  };

  i2c_freq_400Khz_cci1: qcom,i2c_fast_mode {
   hw-thigh = <38>;
   hw-tlow = <56>;
   hw-tsu-sto = <40>;
   hw-tsu-sta = <40>;
   hw-thd-dat = <22>;
   hw-thd-sta = <35>;
   hw-tbuf = <62>;



   hw-scl-stretch-en = <1>;

   hw-trdhld = <6>;
   hw-tsp = <3>;
   cci-clk-src = <37500000>;
   status = "ok";
  };

  i2c_freq_custom_cci1: qcom,i2c_custom_mode {
   hw-thigh = <38>;
   hw-tlow = <56>;
   hw-tsu-sto = <40>;
   hw-tsu-sta = <40>;
   hw-thd-dat = <22>;
   hw-thd-sta = <35>;
   hw-tbuf = <62>;
   hw-scl-stretch-en = <1>;
   hw-trdhld = <6>;
   hw-tsp = <3>;
   cci-clk-src = <37500000>;
   status = "ok";
  };

  i2c_freq_1Mhz_cci1: qcom,i2c_fast_plus_mode {
   hw-thigh = <16>;
   hw-tlow = <22>;
   hw-tsu-sto = <17>;
   hw-tsu-sta = <18>;
   hw-thd-dat = <16>;
   hw-thd-sta = <15>;
   hw-tbuf = <24>;



   hw-scl-stretch-en = <1>;

   hw-trdhld = <3>;
   hw-tsp = <3>;
   cci-clk-src = <37500000>;
   status = "ok";
  };
 };

 qcom,cam_smmu {
  compatible = "qcom,msm-cam-smmu";
  status = "ok";

  msm_cam_smmu_ife {
   compatible = "qcom,msm-cam-smmu-cb";
   iommus = <&apps_smmu 0x800 0x400>,
    <&apps_smmu 0x801 0x400>,
    <&apps_smmu 0x840 0x400>,
    <&apps_smmu 0x841 0x400>,
    <&apps_smmu 0xC00 0x400>,
    <&apps_smmu 0xC01 0x400>,
    <&apps_smmu 0xC40 0x400>,
    <&apps_smmu 0xC41 0x400>;
   qcom,iommu-dma-addr-pool = <0x7400000 0xd8c00000>;
   label = "ife";
   ife_iova_mem_map: iova-mem-map {

    iova-mem-region-io {
     iova-region-name = "io";
     iova-region-start = <0x7400000>;
     iova-region-len = <0xd8c00000>;
     iova-region-id = <0x3>;
     status = "ok";
    };
   };
  };

  msm_cam_smmu_jpeg {
   compatible = "qcom,msm-cam-smmu-cb";
   iommus = <&apps_smmu 0x2040 0x400>,
    <&apps_smmu 0x2440 0x400>;
   label = "jpeg";
   qcom,iommu-dma-addr-pool = <0x7400000 0xd8c00000>;
   jpeg_iova_mem_map: iova-mem-map {

    iova-mem-region-io {
     iova-region-name = "io";
     iova-region-start = <0x7400000>;
     iova-region-len = <0xd8c00000>;
     iova-region-id = <0x3>;
     status = "ok";
    };
   };
  };

  msm_cam_icp_fw {
   compatible = "qcom,msm-cam-smmu-fw-dev";
   label="icp";
   memory-region = <&pil_camera_mem>;
  };

  msm_cam_smmu_icp {
   compatible = "qcom,msm-cam-smmu-cb";
   iommus = <&apps_smmu 0x20E2 0x400>,
    <&apps_smmu 0x24E2 0x400>,
    <&apps_smmu 0x2000 0x400>,
    <&apps_smmu 0x2001 0x400>,
    <&apps_smmu 0x2400 0x400>,
    <&apps_smmu 0x2401 0x400>,
    <&apps_smmu 0x2060 0x400>,
    <&apps_smmu 0x2061 0x400>,
    <&apps_smmu 0x2460 0x400>,
    <&apps_smmu 0x2461 0x400>,
    <&apps_smmu 0x2020 0x400>,
    <&apps_smmu 0x2021 0x400>,
    <&apps_smmu 0x2420 0x400>,
    <&apps_smmu 0x2421 0x400>;
   label = "icp";
   qcom,iommu-dma-addr-pool = <0x10c00000 0xcf300000>;
   icp_iova_mem_map: iova-mem-map {
    iova-mem-region-firmware {

     iova-region-name = "firmware";
     iova-region-start = <0x0>;
     iova-region-len = <0x500000>;
     iova-region-id = <0x0>;
     status = "ok";
    };

    iova-mem-region-shared {

     iova-region-name = "shared";
     iova-region-start = <0x7400000>;
     iova-region-len = <0x9600000>;
     iova-region-id = <0x1>;
     status = "ok";
    };

    iova-mem-region-secondary-heap {

     iova-region-name = "secheap";
     iova-region-start = <0x10a00000>;
     iova-region-len = <0x100000>;
     iova-region-id = <0x4>;
     status = "ok";
    };

    iova-mem-region-io {

     iova-region-name = "io";
     iova-region-start = <0x10c00000>;
     iova-region-len = <0xcf300000>;
     iova-region-id = <0x3>;
     status = "ok";
    };

    iova-mem-qdss-region {

     iova-region-name = "qdss";
     iova-region-start = <0x10b00000>;
     iova-region-len = <0x100000>;
     iova-region-id = <0x5>;
     qdss-phy-addr = <0x16790000>;
     status = "ok";
    };
   };
  };

  msm_cam_smmu_cpas_cdm {
   compatible = "qcom,msm-cam-smmu-cb";
   iommus = <&apps_smmu 0x20C0 0x400>,
    <&apps_smmu 0x24C0 0x400>;
   label = "cpas-cdm0";
   qcom,iommu-dma-addr-pool = <0x7400000 0xd8c00000>;
   cpas_cdm_iova_mem_map: iova-mem-map {
    iova-mem-region-io {

     iova-region-name = "io";
     iova-region-start = <0x7400000>;
     iova-region-len = <0xd8c00000>;
     iova-region-id = <0x3>;
     status = "ok";
    };
   };
  };

  msm_cam_smmu_secure {
   compatible = "qcom,msm-cam-smmu-cb";
   label = "cam-secure";
   qcom,secure-cb;
  };

  msm_cam_smmu_fd {
   compatible = "qcom,msm-cam-smmu-cb";
   iommus = <&apps_smmu 0x2080 0x400>,
    <&apps_smmu 0x2480 0x400>;
   qcom,iommu-dma-addr-pool = <0x7400000 0xd8c00000>;
   label = "fd";
   fd_iova_mem_map: iova-mem-map {
    iova-mem-region-io {

     iova-region-name = "io";
     iova-region-start = <0x7400000>;
     iova-region-len = <0xd8c00000>;
     iova-region-id = <0x3>;
     status = "ok";
    };
   };
  };
 };

 qcom,cam-cpas@ac40000 {
  cell-index = <0>;
  compatible = "qcom,cam-cpas";
  label = "cpas";
  arch-compat = "cpas_top";
  status = "ok";
  reg-names = "cam_cpas_top", "cam_camnoc";
  reg = <0xac40000 0x1000>,
   <0xac42000 0x8000>;
  reg-cam-base = <0x40000 0x42000>;
  interrupt-names = "cpas_camnoc";
  interrupts = <0 459 1>;
  camnoc-axi-min-ib-bw = <3000000000>;
  regulator-names = "camss-vdd";
  camss-vdd-supply = <&titan_top_gdsc>;
  clock-names =
   "gcc_ahb_clk",
   "gcc_axi_hf_clk",
   "gcc_axi_sf_clk",
   "slow_ahb_clk_src",
   "cpas_ahb_clk",
   "cpas_core_ahb_clk",
   "camnoc_axi_clk_src",
   "camnoc_axi_clk";
  clocks =
   <&clock_gcc 11>,
   <&clock_gcc 12>,
   <&clock_gcc 13>,
   <&clock_camcc 109>,
   <&clock_camcc 13>,
   <&clock_camcc 12>,
   <&clock_camcc 6>,
   <&clock_camcc 5>;
  src-clock-name = "camnoc_axi_clk_src";
  clock-rates =
   <0 0 0 0 0 0 0 0>,
   <0 0 0 19200000 0 0 19200000 0>,
   <0 0 0 80000000 0 0 300000000 0>,
   <0 0 0 80000000 0 0 400000000 0>,
   <0 0 0 80000000 0 0 400000000 0>,
   <0 0 0 80000000 0 0 400000000 0>,
   <0 0 0 80000000 0 0 400000000 0>,
   <0 0 0 80000000 0 0 480000000 0>;
  clock-cntl-level = "suspend", "minsvs", "lowsvs", "svs",
   "svs_l1", "nominal", "nominal_l1", "turbo";
  control-camnoc-axi-clk;
  camnoc-bus-width = <32>;
  camnoc-axi-clk-bw-margin-perc = <20>;
  qcom,msm-bus,name = "cam_ahb";
  qcom,msm-bus,num-cases = <8>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
   <1
   589 0 0>,
   <1
   589 0 76800>,
   <1
   589 0 76800>,
   <1
   589 0 150000>,
   <1
   589 0 150000>,
   <1
   589 0 300000>,
   <1
   589 0 300000>,
   <1
   589 0 300000>;
  vdd-corners = <16
   48
   64
   128
   192
   256
   320
   336
   384
   416>;
  vdd-corner-ahb-mapping = "suspend", "minsvs",
   "lowsvs", "svs", "svs_l1",
   "nominal", "nominal", "nominal",
   "turbo", "turbo";
  client-id-based;
  client-names =
   "csiphy0", "csiphy1", "csiphy2", "csiphy3",
   "csiphy4", "csiphy5", "cci0", "cci1",
   "csid0", "csid1", "csid2", "csid3",
   "csid4", "csid5", "csid6", "ife0", "ife1",
   "ife2", "ife3", "ife4", "ife5", "ife6",
   "custom0", "ipe0", "cam-cdm-intf0", "cpas-cdm0",
   "bps0", "icp0", "jpeg-dma0", "jpeg-enc0", "fd0";

  camera-bus-nodes {
   level3-nodes {
    level-index = <3>;
    level3_rt0_rd_wr_sum: level3-rt0-rd-wr-sum {
     cell-index = <0>;
     node-name = "level3-rt0-rd-wr-sum";
     traffic-merge-type =
     <0>;
     qcom,axi-port-name = "cam_hf_0";
     ib-bw-voting-needed;
     qcom,axi-port-mnoc {
      qcom,msm-bus,name =
      "cam_hf_0_mnoc";
      qcom,msm-bus-vector-dyn-vote;
      qcom,msm-bus,num-cases = <2>;
      qcom,msm-bus,num-paths = <1>;
      qcom,msm-bus,vectors-KBps =
      <170
      512 0 0>,
      <170
      512 0 0>;
     };
    };

    level3_nrt0_rd_wr_sum: level3-nrt0-rd-wr-sum {
     cell-index = <1>;
     node-name = "level3-nrt0-rd-wr-sum";
     traffic-merge-type =
     <0>;
     qcom,axi-port-name = "cam_sf_0";
     qcom,axi-port-mnoc {
      qcom,msm-bus,name =
      "cam_sf_0_mnoc";
      qcom,msm-bus-vector-dyn-vote;
      qcom,msm-bus,num-cases = <2>;
      qcom,msm-bus,num-paths = <1>;
      qcom,msm-bus,vectors-KBps =
      <137
      512 0 0>,
      <137
      512 0 0>;
     };
    };

    level3_nrt1_rd_wr_sum: level3-nrt1-rd-wr-sum {
     cell-index = <2>;
     node-name = "level3-nrt1-rd-wr-sum";
     traffic-merge-type =
     <0>;
     qcom,axi-port-name = "cam_sf_icp";
     qcom,axi-port-mnoc {
      qcom,msm-bus,name =
      "cam_sf_icp_mnoc";
      qcom,msm-bus-vector-dyn-vote;
      qcom,msm-bus,num-cases = <2>;
      qcom,msm-bus,num-paths = <1>;
      qcom,msm-bus,vectors-KBps =
      <171
      512 0 0>,
      <171
      512 0 0>;
     };
    };
   };

   level2-nodes {
    level-index = <2>;
    camnoc-max-needed;
    level2_rt0_wr: level2-rt0-wr {
     cell-index = <3>;
     node-name = "level2-rt0-wr";
     parent-node = <&level3_rt0_rd_wr_sum>;
     traffic-merge-type =
     <1>;
    };

    level2_rt0_rd: level2-rt0-rd {
     cell-index = <4>;
     node-name = "level2-rt0-rd";
     parent-node = <&level3_rt0_rd_wr_sum>;
     traffic-merge-type =
     <1>;
    };

    level2_nrt0_wr: level2-nrt0-wr {
     cell-index = <5>;
     node-name = "level2-nrt0-wr";
     parent-node = <&level3_nrt0_rd_wr_sum>;
     traffic-merge-type =
     <1>;
    };

    level2_nrt0_rd: level2-nrt0-rd {
     cell-index = <6>;
     node-name = "level2-nrt0-rd";
     parent-node = <&level3_nrt0_rd_wr_sum>;
     traffic-merge-type =
     <1>;
    };

    level2_nrt1_rd: level2-nrt1-rd {
     cell-index = <7>;
     node-name = "level2-nrt1-rd";
     parent-node = <&level3_nrt1_rd_wr_sum>;
     traffic-merge-type =
     <0>;
     bus-width-factor = <4>;
    };
   };

   level1-nodes {
    level-index = <1>;
    camnoc-max-needed;
    level1_rt0_wr0: level1-rt0-wr0 {
     cell-index = <8>;
     node-name = "level1-rt0-wr0";
     parent-node = <&level2_rt0_wr>;
     traffic-merge-type =
     <0>;
    };

    level1_rt0_wr1: level1-rt0-wr1 {
     cell-index = <9>;
     node-name = "level1-rt0-wr1";
     parent-node = <&level2_rt0_wr>;
     traffic-merge-type =
     <0>;
    };

    level1_rt0_rd0: level1-rt0-rd0 {
     cell-index = <10>;
     node-name = "level1-rt0-rd0";
     parent-node = <&level2_rt0_rd>;
     traffic-merge-type =
     <0>;
    };

    level1_rt0_wr2: level1-rt0-wr2 {
     cell-index = <11>;
     node-name = "level1-rt0-wr2";
     parent-node = <&level2_rt0_wr>;
     traffic-merge-type =
     <0>;
    };

    level1_nrt0_wr0: level1-nrt0-wr0 {
     cell-index = <12>;
     node-name = "level1-nrt0-wr0";
     parent-node = <&level2_nrt0_wr>;
     traffic-merge-type =
     <0>;
    };

    level1_nrt0_rd0: level1-nrt0-rd0 {
     cell-index = <13>;
     node-name = "level1-nrt0-rd0";
     parent-node = <&level2_nrt0_rd>;
     traffic-merge-type =
     <0>;
    };

    level1_nrt0_wr1: level1-nrt0-wr1 {
     cell-index = <14>;
     node-name = "level1-nrt0-wr1";
     parent-node = <&level2_nrt0_wr>;
     traffic-merge-type =
     <0>;
    };

    level1_nrt0_rd2: level1-nrt0-rd2 {
     cell-index = <15>;
     node-name = "level1-nrt0-rd2";
     parent-node = <&level2_nrt0_rd>;
     traffic-merge-type =
     <0>;
    };
   };

   level0-nodes {
    level-index = <0>;
    ife0_ubwc_stats_wr: ife0-ubwc-stats-wr {
     cell-index = <16>;
     node-name = "ife0-ubwc-stats-wr";
     client-name = "ife0";
     traffic-data =
     <(256 + 2)>;
     traffic-transaction-type =
     <1>;
     constituent-paths =
     <(0 + 1)
     (0 + 2)
     (0 + 3)>;
     parent-node = <&level1_rt0_wr0>;
    };

    ife1_ubwc_stats_wr: ife1-ubwc-stats-wr {
     cell-index = <17>;
     node-name = "ife1-ubwc-stats-wr";
     client-name = "ife1";
     traffic-data =
     <(256 + 2)>;
     traffic-transaction-type =
     <1>;
     constituent-paths =
     <(0 + 1)
     (0 + 2)
     (0 + 3)>;
     parent-node = <&level1_rt0_wr0>;
    };

    ife0_linear_pdaf_wr: ife0-linear-pdaf-wr {
     cell-index = <18>;
     node-name = "ife0-linear-pdaf-wr";
     client-name = "ife0";
     traffic-data =
     <(256 + 1)>;
     traffic-transaction-type =
     <1>;
     constituent-paths =
     <(0 + 0)
     (0 + 8)>;
     parent-node = <&level1_rt0_wr1>;
    };

    ife1_linear_pdaf_wr: ife1-linear-pdaf-wr {
     cell-index = <19>;
     node-name = "ife1-linear-pdaf-wr";
     client-name = "ife1";
     traffic-data =
     <(256 + 1)>;
     traffic-transaction-type =
     <1>;
     constituent-paths =
     <(0 + 0)
     (0 + 8)>;
     parent-node = <&level1_rt0_wr1>;
    };

    ife2_rdi_all_wr: ife2-rdi-all-wr {
     cell-index = <20>;
     node-name = "ife2-rdi-all-wr";
     client-name = "ife2";
     traffic-data =
     <(256 + 5)>;
     traffic-transaction-type =
     <1>;
     constituent-paths =
     <(0 + 4)
     (0 + 5)
     (0 + 6)
     (0 + 7)>;
     parent-node = <&level1_rt0_wr1>;
    };

    ife3_rdi_all_wr: ife3-rdi-all-wr {
     cell-index = <21>;
     node-name = "ife3-rdi-all-wr";
     client-name = "ife3";
     traffic-data =
     <(256 + 5)>;
     traffic-transaction-type =
     <1>;
     constituent-paths =
     <(0 + 4)
     (0 + 5)
     (0 + 6)
     (0 + 7)>;
     parent-node = <&level1_rt0_wr1>;
    };

    ife4_rdi_all_wr: ife4-rdi-all-wr {
     cell-index = <22>;
     node-name = "ife4-rdi-all-wr";
     client-name = "ife4";
     traffic-data =
     <(256 + 5)>;
     traffic-transaction-type =
     <1>;
     constituent-paths =
     <(0 + 4)
     (0 + 5)
     (0 + 6)
     (0 + 7)>;
     parent-node = <&level1_rt0_wr1>;
    };

    ife5_rdi_all_wr: ife5-rdi-all-wr {
     cell-index = <23>;
     node-name = "ife5-rdi-all-wr";
     client-name = "ife5";
     traffic-data =
     <(256 + 5)>;
     traffic-transaction-type =
     <1>;
     constituent-paths =
     <(0 + 4)
     (0 + 5)
     (0 + 6)
     (0 + 7)>;
     parent-node = <&level1_rt0_wr1>;
    };

    ife0_rdi_all_rd: ife0-rdi-all-rd {
     cell-index = <24>;
     node-name = "ife0-rdi-all-rd";
     client-name = "ife0";
     traffic-data =
     <(256 + 5)>;
     traffic-transaction-type =
     <0>;
     constituent-paths =
     <(0 + 4)
     (0 + 5)
     (0 + 6)
     (0 + 7)>;
     parent-node = <&level1_rt0_rd0>;
    };

    ife1_rdi_all_rd: ife1-rdi-all-rd {
     cell-index = <25>;
     node-name = "ife1-rdi-all-rd";
     client-name = "ife1";
     traffic-data =
     <(256 + 5)>;
     traffic-transaction-type =
     <0>;
     constituent-paths =
     <(0 + 4)
     (0 + 5)
     (0 + 6)
     (0 + 7)>;
     parent-node = <&level1_rt0_rd0>;
    };

    custom0_all_rd: custom0-all-rd {
     cell-index = <26>;
     node-name = "custom0-all-rd";
     client-name = "custom0";
     traffic-data =
     <(256 + 0)>;
     traffic-transaction-type =
     <0>;
     parent-node = <&level1_rt0_rd0>;
    };

    ife0_rdi_pixel_raw_wr: ife0-rdi-pixel-raw-wr {
     cell-index = <27>;
     node-name = "ife0-rdi-pixel-raw-wr";
     client-name = "ife0";
     traffic-data =
     <(256 + 4)>;
     traffic-transaction-type =
     <1>;
     constituent-paths =
     <(0 + 4)
     (0 + 5)
     (0 + 6)
     (0 + 9)>;
     parent-node = <&level1_rt0_wr2>;
    };

    ife1_rdi_pixel_raw_wr: ife1-rdi-pixel-raw-wr {
     cell-index = <28>;
     node-name = "ife1-rdi-pixel-raw-wr";
     client-name = "ife1";
     traffic-data =
     <(256 + 4)>;
     traffic-transaction-type =
     <1>;
     constituent-paths =
     <(0 + 4)
     (0 + 5)
     (0 + 6)
     (0 + 9)>;
     parent-node = <&level1_rt0_wr2>;
    };

    ife6_rdi_all_wr: ife6-rdi-all-wr {
     cell-index = <29>;
     node-name = "ife6-rdi-all-wr";
     client-name = "ife6";
     traffic-data =
     <(256 + 5)>;
     traffic-transaction-type =
     <1>;
     constituent-paths =
     <(0 + 4)
     (0 + 5)
     (0 + 6)
     (0 + 7)>;
     parent-node = <&level1_rt0_wr2>;
    };

    custom0_all_wr: custom0-all-wr {
     cell-index = <30>;
     node-name = "custom0-all-wr";
     client-name = "custom0";
     traffic-data = <(256 + 0)>;
     traffic-transaction-type =
     <1>;
     parent-node = <&level1_rt0_wr2>;
    };

    ipe0_all_wr: ipe0-all-wr {
     cell-index = <31>;
     node-name = "ipe0-all-wr";
     client-name = "ipe0";
     traffic-data = <(256 + 0)>;
     traffic-transaction-type =
     <1>;
     constituent-paths =
     <(32 + 2)
     (32 + 3)
     (32 + 4)>;
     parent-node = <&level1_nrt0_wr0>;
    };

    bps0_all_wr: bps0-all-wr {
     cell-index = <32>;
     node-name = "bps0-all-wr";
     client-name = "bps0";
     traffic-data = <(256 + 0)>;
     traffic-transaction-type =
     <1>;
     parent-node = <&level1_nrt0_wr0>;
    };

    ipe0_ref_rd: ipe0-ref-rd {
     cell-index = <33>;
     node-name = "ipe0-ref-rd";
     client-name = "ipe0";
     traffic-data =
     <(32 + 1)>;
     traffic-transaction-type =
     <0>;
     parent-node = <&level1_nrt0_rd0>;
    };

    bps0_all_rd: bps0-all-rd {
     cell-index = <34>;
     node-name = "bps0-all-rd";
     client-name = "bps0";
     traffic-data = <(256 + 0)>;
     traffic-transaction-type =
     <0>;
     parent-node = <&level1_nrt0_rd0>;
    };

    ipe0_in_rd: ipe0-in-rd {
     cell-index = <35>;
     node-name = "ipe0-in-rd";
     client-name = "ipe0";
     traffic-data =
     <(32 + 0)>;
     traffic-transaction-type =
     <0>;
     parent-node = <&level2_nrt0_rd>;
    };

    jpeg_enc0_all_wr: jpeg-enc0-all-wr {
     cell-index = <36>;
     node-name = "jpeg-enc0-all-wr";
     client-name = "jpeg-enc0";
     traffic-data = <(256 + 0)>;
     traffic-transaction-type =
     <1>;
     parent-node = <&level1_nrt0_wr1>;
    };

    jpeg_dma0_all_wr: jpeg-dma0-all-wr {
     cell-index = <37>;
     node-name = "jpeg-dma0-all-wr";
     client-name = "jpeg-dma0";
     traffic-data = <(256 + 0)>;
     traffic-transaction-type =
     <1>;
     parent-node = <&level1_nrt0_wr1>;
    };

    jpeg_enc0_all_rd: jpeg-enc0-all-rd {
     cell-index = <38>;
     node-name = "jpeg-enc0-all-rd";
     client-name = "jpeg-enc0";
     traffic-data = <(256 + 0)>;
     traffic-transaction-type =
     <0>;
     parent-node = <&level1_nrt0_rd2>;
    };

    jpeg_dma0_all_rd: jpeg-dma0-all-rd {
     cell-index = <39>;
     node-name = "jpeg-dma0-all-rd";
     client-name = "jpeg-dma0";
     traffic-data = <(256 + 0)>;
     traffic-transaction-type =
     <0>;
     parent-node = <&level1_nrt0_rd2>;
    };

    fd0_all_wr: fd0-all-wr {
     cell-index = <40>;
     node-name = "fd0-all-wr";
     client-name = "fd0";
     traffic-data = <(256 + 0)>;
     traffic-transaction-type =
     <1>;
     parent-node = <&level2_nrt0_wr>;
    };

    fd0_all_rd: fd0-all-rd {
     cell-index = <41>;
     node-name = "fd0-all-rd";
     client-name = "fd0";
     traffic-data = <(256 + 0)>;
     traffic-transaction-type =
     <0>;
     parent-node = <&level2_nrt0_rd>;
    };

    cpas_cdm0_all_rd: cpas-cdm0-all-rd {
     cell-index = <42>;
     node-name = "cpas-cdm0-all-rd";
     client-name = "cpas-cdm0";
     traffic-data = <(256 + 0)>;
     traffic-transaction-type =
     <0>;
     parent-node = <&level2_nrt0_rd>;
    };

    icp0_all_rd: icp0-all-rd {
     cell-index = <43>;
     node-name = "icp0-all-rd";
     client-name = "icp0";
     traffic-data = <(256 + 0)>;
     traffic-transaction-type =
     <0>;
     parent-node = <&level2_nrt1_rd>;
    };
   };
  };
 };

 qcom,cam-cdm-intf {
  compatible = "qcom,cam-cdm-intf";
  cell-index = <0>;
  label = "cam-cdm-intf";
  num-hw-cdm = <3>;
  cdm-client-names = "vfe",
   "jpegdma",
   "jpegenc",
   "fd";
  status = "ok";
 };

 qcom,cpas-cdm0@ac4d000 {
  cell-index = <0>;
  compatible = "qcom,cam170-cpas-cdm0";
  label = "cpas-cdm";
  reg = <0xac4d000 0x1000>;
  reg-names = "cpas-cdm";
  reg-cam-base = <0x4d000>;
  interrupts = <0 461 1>;
  interrupt-names = "cpas-cdm";
  regulator-names = "camss";
  camss-supply = <&titan_top_gdsc>;
  clock-names = "cam_cc_cpas_slow_ahb_clk",
   "cam_cc_cpas_ahb_clk";
  clocks = <&clock_camcc 109>,
   <&clock_camcc 13>;
  clock-rates = <0 0>;
  clock-cntl-level = "svs";
  cdm-client-names = "ife";
  status = "ok";
 };

 qcom,cpas-cdm1@acb4200 {
  cell-index = <1>;
  compatible = "qcom,cam480-cpas-cdm1";
  label = "cpas-cdm";
  reg = <0xacb4200 0x1000>;
  reg-names = "cpas-cdm";
  reg-cam-base = <0xb4200>;
  interrupts = <0 456 1>;
  interrupt-names = "cpas-cdm";
  regulator-names = "camss";
  camss-supply = <&titan_top_gdsc>;
  clock-names = "cam_cc_cpas_slow_ahb_clk",
   "cam_cc_cpas_ahb_clk";
  clocks = <&clock_camcc 109>,
   <&clock_camcc 13>;
  clock-rates = <0 0>;
  clock-cntl-level = "svs";
  cdm-client-names = "ife0";
  status = "disabled";
 };

 qcom,cpas-cdm2@acc3200 {
  cell-index = <2>;
  compatible = "qcom,cam480-cpas-cdm2";
  label = "cpas-cdm";
  reg = <0xacc3200 0x1000>;
  reg-names = "cpas-cdm";
  reg-cam-base = <0xc3200>;
  interrupts = <0 287 1>;
  interrupt-names = "cpas-cdm";
  regulator-names = "camss";
  camss-supply = <&titan_top_gdsc>;
  clock-names = "cam_cc_cpas_slow_ahb_clk",
   "cam_cc_cpas_ahb_clk";
  clocks = <&clock_camcc 109>,
   <&clock_camcc 13>;
  clock-rates = <0 0>;
  clock-cntl-level = "svs";
  cdm-client-names = "ife1";
  status = "disabled";
 };

 qcom,cam-isp {
  compatible = "qcom,cam-isp";
  arch-compat = "ife";
  status = "ok";
 };

 cam_csid0: qcom,csid0@acb5200 {
  cell-index = <0>;
  compatible = "qcom,csid480";
  reg-names = "csid";
  reg = <0xacb5200 0x1000>;
  reg-cam-base = <0xb5200>;
  interrupt-names = "csid";
  interrupts = <0 464 1>;
  regulator-names = "camss", "ife0";
  camss-supply = <&titan_top_gdsc>;
  ife0-supply = <&ife_0_gdsc>;
  clock-names =
   "ife_csid_clk_src",
   "ife_csid_clk",
   "cphy_rx_clk_src",
   "ife_cphy_rx_clk",
   "ife_clk_src",
   "ife_clk",
   "ife_0_areg",
   "ife_0_ahb",
   "ife_axi_clk";
  clocks =
   <&clock_camcc 48>,
   <&clock_camcc 47>,
   <&clock_camcc 14>,
   <&clock_camcc 46>,
   <&clock_camcc 45>,
   <&clock_camcc 44>,
   <&clock_camcc 42>,
   <&clock_camcc 41>,
   <&clock_camcc 43>;
  clock-rates =
   <400000000 0 400000000 0 350000000 0 100000000 0 0>,
   <400000000 0 400000000 0 475000000 0 200000000 0 0>,
   <400000000 0 400000000 0 576000000 0 300000000 0 0>,
   <400000000 0 400000000 0 720000000 0 400000000 0 0>;
  clock-cntl-level = "lowsvs", "svs", "svs_l1", "turbo";
  src-clock-name = "ife_csid_clk_src";
  clock-control-debugfs = "true";
  status = "ok";
 };

 cam_vfe0: qcom,ife0@acb4000 {
  cell-index = <0>;
  compatible = "qcom,vfe480";
  reg-names = "ife", "cam_camnoc";
  reg = <0xacb4000 0xd000>,
   <0xac42000 0x8000>;
  reg-cam-base = <0xb4000 0x42000>;
  interrupt-names = "ife";
  interrupts = <0 465 1>;
  regulator-names = "camss", "ife0";
  camss-supply = <&titan_top_gdsc>;
  ife0-supply = <&ife_0_gdsc>;
  clock-names =
   "ife_0_ahb",
   "ife_0_areg",
   "ife_clk_src",
   "ife_clk",
   "ife_axi_clk";
  clocks =
   <&clock_camcc 41>,
   <&clock_camcc 42>,
   <&clock_camcc 45>,
   <&clock_camcc 44>,
   <&clock_camcc 43>;
  clock-rates =
   <0 100000000 350000000 0 0>,
   <0 200000000 475000000 0 0>,
   <0 300000000 576000000 0 0>,
   <0 400000000 720000000 0 0>;
  clock-cntl-level = "lowsvs", "svs", "svs_l1", "turbo";
  src-clock-name = "ife_clk_src";
  scl-clk-names = "ife_0_areg";
  clock-control-debugfs = "true";
  clock-names-option = "ife_dsp_clk";
  clocks-option = <&clock_camcc 49>;
  clock-rates-option = <720000000>;
  ubwc-static-cfg = <0x1026 0x1036>;
  status = "ok";
 };

 cam_csid1: qcom,csid1@acc4200 {
  cell-index = <1>;
  compatible = "qcom,csid480";
  reg-names = "csid";
  reg = <0xacc4200 0x1000>;
  reg-cam-base = <0xc4200>;
  interrupt-names = "csid";
  interrupts = <0 466 1>;
  regulator-names = "camss", "ife1";
  camss-supply = <&titan_top_gdsc>;
  ife1-supply = <&ife_1_gdsc>;
  clock-names =
   "ife_csid_clk_src",
   "ife_csid_clk",
   "cphy_rx_clk_src",
   "ife_cphy_rx_clk",
   "ife_clk_src",
   "ife_clk",
   "ife_1_areg",
   "ife_1_ahb",
   "ife_axi_clk";
  clocks =
   <&clock_camcc 57>,
   <&clock_camcc 56>,
   <&clock_camcc 14>,
   <&clock_camcc 55>,
   <&clock_camcc 54>,
   <&clock_camcc 53>,
   <&clock_camcc 51>,
   <&clock_camcc 50>,
   <&clock_camcc 52>;
  clock-rates =
   <400000000 0 400000000 0 350000000 0 100000000 0 0>,
   <400000000 0 400000000 0 475000000 0 200000000 0 0>,
   <400000000 0 400000000 0 576000000 0 300000000 0 0>,
   <400000000 0 400000000 0 720000000 0 400000000 0 0>;
  clock-cntl-level = "lowsvs", "svs", "svs_l1", "turbo";
  src-clock-name = "ife_csid_clk_src";
  clock-control-debugfs = "true";
  status = "ok";
 };

 cam_vfe1: qcom,ife1@acc3000 {
  cell-index = <1>;
  compatible = "qcom,vfe480";
  reg-names = "ife", "cam_camnoc";
  reg = <0xacc3000 0xd000>,
   <0xac42000 0x8000>;
  reg-cam-base = <0xc3000 0x42000>;
  interrupt-names = "ife";
  interrupts = <0 467 1>;
  regulator-names = "camss", "ife1";
  camss-supply = <&titan_top_gdsc>;
  ife1-supply = <&ife_1_gdsc>;
  clock-names =
   "ife_1_ahb",
   "ife_1_areg",
   "ife_clk_src",
   "ife_clk",
   "ife_axi_clk";
  clocks =
   <&clock_camcc 50>,
   <&clock_camcc 51>,
   <&clock_camcc 54>,
   <&clock_camcc 53>,
   <&clock_camcc 52>;
  clock-rates =
   <0 100000000 350000000 0 0>,
   <0 200000000 475000000 0 0>,
   <0 300000000 576000000 0 0>,
   <0 400000000 720000000 0 0>;
  clock-cntl-level = "lowsvs", "svs", "svs_l1", "turbo";
  src-clock-name = "ife_clk_src";
  scl-clk-names = "ife_1_areg";
  clock-control-debugfs = "true";
  clock-names-option = "ife_dsp_clk";
  clocks-option = <&clock_camcc 58>;
  clock-rates-option = <720000000>;
  ubwc-static-cfg = <0x1026 0x1036>;
  status = "ok";
 };

 cam_csid_lite0: qcom,csid-lite0@acd9200 {
  cell-index = <2>;
  compatible = "qcom,csid-lite480";
  reg-names = "csid-lite";
  reg = <0xacd9200 0x1000>;
  reg-cam-base = <0xd9200>;
  interrupt-names = "csid-lite";
  interrupts = <0 468 1>;
  regulator-names = "camss";
  camss-supply = <&titan_top_gdsc>;
  clock-names =
   "ife_csid_clk_src",
   "ife_csid_clk",
   "cphy_rx_clk_src",
   "ife_cphy_rx_clk",
   "ife_clk_src",
   "ife_lite_ahb",
   "ife_clk";
  clocks =
   <&clock_camcc 65>,
   <&clock_camcc 64>,
   <&clock_camcc 14>,
   <&clock_camcc 63>,
   <&clock_camcc 62>,
   <&clock_camcc 59>,
   <&clock_camcc 61>;
  clock-rates =
   <400000000 0 0 0 400000000 0 0>,
   <400000000 0 0 0 480000000 0 0>,
   <400000000 0 0 0 480000000 0 0>,
   <400000000 0 0 0 480000000 0 0>;
  clock-cntl-level = "lowsvs", "svs", "svs_l1", "turbo";
  src-clock-name = "ife_csid_clk_src";
  clock-control-debugfs = "true";
  status = "ok";
 };

 cam_vfe_lite0: qcom,ife-lite0@acd9000 {
  cell-index = <2>;
  compatible = "qcom,vfe-lite480";
  reg-names = "ife-lite";
  reg = <0xacd9000 0x2200>;
  reg-cam-base = <0xd9000>;
  interrupt-names = "ife-lite";
  interrupts = <0 469 1>;
  regulator-names = "camss";
  camss-supply = <&titan_top_gdsc>;
  clock-names =
   "ife_lite_ahb",
   "ife_lite_axi",
   "ife_clk_src",
   "ife_clk";
  clocks =
   <&clock_camcc 59>,
   <&clock_camcc 60>,
   <&clock_camcc 62>,
   <&clock_camcc 61>;
  clock-rates =
   <0 0 400000000 0>,
   <0 0 480000000 0>,
   <0 0 480000000 0>,
   <0 0 480000000 0>;
  clock-cntl-level = "lowsvs", "svs", "svs_l1", "turbo";
  src-clock-name = "ife_clk_src";
  clock-control-debugfs = "true";
  status = "ok";
 };

 cam_csid_lite1: qcom,csid-lite1@acdb400 {
  cell-index = <3>;
  compatible = "qcom,csid-lite480";
  reg-names = "csid-lite";
  reg = <0xacdb400 0x1000>;
  reg-cam-base = <0xdb400>;
  interrupt-names = "csid-lite";
  interrupts = <0 359 1>;
  regulator-names = "camss";
  camss-supply = <&titan_top_gdsc>;
  clock-names =
   "ife_csid_clk_src",
   "ife_csid_clk",
   "cphy_rx_clk_src",
   "ife_cphy_rx_clk",
   "ife_clk_src",
   "ife_lite_ahb",
   "ife_clk";
  clocks =
   <&clock_camcc 65>,
   <&clock_camcc 64>,
   <&clock_camcc 14>,
   <&clock_camcc 63>,
   <&clock_camcc 62>,
   <&clock_camcc 59>,
   <&clock_camcc 61>;
  clock-rates =
   <400000000 0 0 0 400000000 0 0>,
   <400000000 0 0 0 480000000 0 0>,
   <400000000 0 0 0 480000000 0 0>,
   <400000000 0 0 0 480000000 0 0>;
  clock-cntl-level = "lowsvs", "svs", "svs_l1", "turbo";
  src-clock-name = "ife_csid_clk_src";
  clock-control-debugfs = "true";
  status = "ok";
 };

 cam_vfe_lite1: qcom,ife-lite1@acdb200 {
  cell-index = <3>;
  compatible = "qcom,vfe-lite480";
  reg-names = "ife-lite";
  reg = <0xacdb200 0x2200>;
  reg-cam-base = <0xdb200>;
  interrupt-names = "ife-lite";
  interrupts = <0 360 1>;
  regulator-names = "camss";
  camss-supply = <&titan_top_gdsc>;
  clock-names =
   "ife_lite_ahb",
   "ife_lite_axi",
   "ife_clk_src",
   "ife_clk";
  clocks =
   <&clock_camcc 59>,
   <&clock_camcc 60>,
   <&clock_camcc 62>,
   <&clock_camcc 61>;
  clock-rates =
   <0 0 400000000 0>,
   <0 0 480000000 0>,
   <0 0 480000000 0>,
   <0 0 480000000 0>;
  clock-cntl-level = "lowsvs", "svs", "svs_l1", "turbo";
  src-clock-name = "ife_clk_src";
  clock-control-debugfs = "true";
  status = "ok";
 };

 qcom,cam-icp {
  compatible = "qcom,cam-icp";
  compat-hw-name = "qcom,a5",
   "qcom,ipe0",
   "qcom,bps";
  num-a5 = <1>;
  num-ipe = <1>;
  num-bps = <1>;
  status = "ok";
  icp_pc_en;
  ipe_bps_pc_en;
 };

 cam_a5: qcom,a5@ac00000 {
  cell-index = <0>;
  compatible = "qcom,cam-a5";
  reg = <0xac00000 0x6000>,
   <0xac10000 0x8000>,
   <0xac18000 0x3000>;
  reg-names = "a5_qgic", "a5_sierra", "a5_csr";
  reg-cam-base = <0x00000 0x10000 0x18000>;
  interrupts = <0 463 1>;
  interrupt-names = "a5";
  regulator-names = "camss-vdd";
  camss-vdd-supply = <&titan_top_gdsc>;
  clock-names =
   "soc_fast_ahb",
   "icp_ahb_clk",
   "icp_clk_src",
   "icp_clk";
  src-clock-name = "icp_clk_src";
  clocks =
   <&clock_camcc 33>,
   <&clock_camcc 38>,
   <&clock_camcc 40>,
   <&clock_camcc 39>;

  clock-rates =
   <100000000 0 400000000 0>,
   <200000000 0 480000000 0>,
   <300000000 0 600000000 0>,
   <400000000 0 600000000 0>,
   <400000000 0 600000000 0>;
  clock-cntl-level = "lowsvs", "svs", "svs_l1",
    "nominal", "turbo";
  fw_name = "CAMERA_ICP.elf";
  ubwc-ipe-fetch-cfg = <0x707b 0x7083>;
  ubwc-ipe-write-cfg = <0x161ef 0x1620f>;
  ubwc-bps-fetch-cfg = <0x707b 0x7083>;
  ubwc-bps-write-cfg = <0x161ef 0x1620f>;
  status = "ok";
 };

 cam_ipe0: qcom,ipe0 {
  cell-index = <0>;
  compatible = "qcom,cam-ipe";
  reg = <0xac9a000 0xc000>;
  reg-names = "ipe0_top";
  reg-cam-base = <0x9a000>;
  regulator-names = "ipe0-vdd";
  ipe0-vdd-supply = <&ipe_0_gdsc>;
  clock-names =
   "ipe_0_ahb_clk",
   "ipe_0_areg_clk",
   "ipe_0_axi_clk",
   "ipe_0_clk_src",
   "ipe_0_clk";
  src-clock-name = "ipe_0_clk_src";
  clock-control-debugfs = "true";
  clocks =
   <&clock_camcc 66>,
   <&clock_camcc 67>,
   <&clock_camcc 68>,
   <&clock_camcc 70>,
   <&clock_camcc 69>;

  clock-rates =
   <0 0 0 300000000 0>,
   <0 0 0 475000000 0>,
   <0 0 0 525000000 0>,
   <0 0 0 700000000 0>,
   <0 0 0 700000000 0>;
  clock-cntl-level = "lowsvs", "svs", "svs_l1",
    "nominal", "turbo";
  status = "ok";
 };

 cam_bps: qcom,bps {
  cell-index = <0>;
  compatible = "qcom,cam-bps";
  reg = <0xac7a000 0x8000>;
  reg-names = "bps_top";
  reg-cam-base = <0x7a000>;
  regulator-names = "bps-vdd";
  bps-vdd-supply = <&bps_gdsc>;
  clock-names =
   "bps_ahb_clk",
   "bps_areg_clk",
   "bps_axi_clk",
   "bps_clk_src",
   "bps_clk";
  src-clock-name = "bps_clk_src";
  clock-control-debugfs = "true";
  clocks =
   <&clock_camcc 0>,
   <&clock_camcc 1>,
   <&clock_camcc 2>,
   <&clock_camcc 4>,
   <&clock_camcc 3>;

  clock-rates =
   <0 0 0 200000000 0>,
   <0 0 0 400000000 0>,
   <0 0 0 480000000 0>,
   <0 0 0 600000000 0>,
   <0 0 0 600000000 0>;
  clock-cntl-level = "lowsvs", "svs", "svs_l1",
    "nominal", "turbo";
  status = "ok";
 };

 qcom,cam-jpeg {
  compatible = "qcom,cam-jpeg";
  compat-hw-name = "qcom,jpegenc",
   "qcom,jpegdma";
  num-jpeg-enc = <1>;
  num-jpeg-dma = <1>;
  status = "ok";
 };

 cam_jpeg_enc: qcom,jpegenc@ac53000 {
  cell-index = <0>;
  compatible = "qcom,cam_jpeg_enc";
  reg-names = "jpege_hw";
  reg = <0xac53000 0x4000>;
  reg-cam-base = <0x53000>;
  interrupt-names = "jpeg";
  interrupts = <0 474 1>;
  regulator-names = "camss-vdd";
  camss-vdd-supply = <&titan_top_gdsc>;
  clock-names =
   "jpegenc_clk_src",
   "jpegenc_clk";
  clocks =
   <&clock_camcc 72>,
   <&clock_camcc 71>;

  clock-rates = <600000000 0>;
  src-clock-name = "jpegenc_clk_src";
  clock-cntl-level = "nominal";
  status = "ok";
 };

 cam_jpeg_dma: qcom,jpegdma@ac57000 {
  cell-index = <0>;
  compatible = "qcom,cam_jpeg_dma";
  reg-names = "jpegdma_hw";
  reg = <0xac57000 0x4000>;
  reg-cam-base = <0x57000>;
  interrupt-names = "jpegdma";
  interrupts = <0 475 1>;
  regulator-names = "camss-vdd";
  camss-vdd-supply = <&titan_top_gdsc>;
  clock-names =
   "jpegdma_clk_src",
   "jpegdma_clk";
  clocks =
   <&clock_camcc 72>,
   <&clock_camcc 71>;

  clock-rates = <600000000 0>;
  src-clock-name = "jpegdma_clk_src";
  clock-cntl-level = "nominal";
  status = "ok";
 };

 qcom,cam-fd {
  compatible = "qcom,cam-fd";
  compat-hw-name = "qcom,fd";
  num-fd = <1>;
  status = "ok";
 };

 cam_fd: qcom,fd@ac5f000 {
  cell-index = <0>;
  compatible = "qcom,fd600";
  reg-names = "fd_core", "fd_wrapper";
  reg = <0xac5f000 0x1000>,
   <0xac60000 0x400>;
  reg-cam-base = <0x5f000 0x60000>;
  interrupt-names = "fd";
  interrupts = <0 462 1>;
  regulator-names = "camss-vdd";
  camss-vdd-supply = <&titan_top_gdsc>;
  clock-names =
   "fd_core_clk_src",
   "fd_core_clk",
   "fd_core_uar_clk";
  clocks =
   <&clock_camcc 35>,
   <&clock_camcc 34>,
   <&clock_camcc 36>;
  src-clock-name = "fd_core_clk_src";
  clock-control-debugfs = "true";
  clock-cntl-level = "svs", "svs_l1", "turbo";
  clock-rates =
   <400000000 0 0>,
   <480000000 0 0>,
   <600000000 0 0>;
  status = "ok";
 };
};
# 5091 "../arch/arm64/boot/dts/vendor/qcom/kona.dtsi" 2
# 1 "../arch/arm64/boot/dts/vendor/qcom/kona-qupv3.dtsi" 1


&soc {

 qupv3_0: qcom,qupv3_0_geni_se@9c0000 {
  compatible = "qcom,qupv3-geni-se";
  reg = <0x9c0000 0x2000>;
  qcom,bus-mas-id = <151>;
  qcom,bus-slv-id = <512>;
  iommus = <&apps_smmu 0x5a3 0x0>;
  qcom,iommu-dma-addr-pool = <0x40000000 0xc0000000>;
  qcom,iommu-dma = "fastmap";
 };


 i3c0: i3c-master@980000 {
  compatible = "qcom,geni-i3c";
  reg = <0x980000 0x4000>,
   <0x0EC30000 0x10000>;
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 88>,
   <&clock_gcc 132>,
   <&clock_gcc 133>;
  pinctrl-names = "default", "sleep", "disable";
  pinctrl-0 = <&qupv3_se0_i3c_active>;
  pinctrl-1 = <&qupv3_se0_i3c_sleep>;
  pinctrl-2 = <&qupv3_se0_i3c_disable>;
  interrupts-extended = <&intc 0 601 4>,
    <&pdc 31 4>,
    <&pdc 30 4>;

  #address-cells = <3>;
  #size-cells = <0>;
  qcom,wrapper-core = <&qupv3_0>;
  qcom,ibi-ctrl-id = <0>;
  status = "disabled";
 };


       i3c1: i3c-master@984000 {
  compatible = "qcom,geni-i3c";
  reg = <0x984000 0x4000>,
   <0xEC40000 0x10000>;
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 90>,
   <&clock_gcc 132>,
   <&clock_gcc 133>;
  pinctrl-names = "default", "sleep", "disable";
  pinctrl-0 = <&qupv3_se1_i3c_active>;
  pinctrl-1 = <&qupv3_se1_i3c_sleep>;
  pinctrl-2 = <&qupv3_se1_i3c_disable>;
  interrupts-extended = <&intc 0 602 4>,
    <&pdc 33 4>,
    <&pdc 32 4>;

  #address-cells = <3>;
  #size-cells = <0>;
  qcom,wrapper-core = <&qupv3_0>;
  qcom,ibi-ctrl-id = <1>;
  status = "disabled";
 };


 qupv3_se2_2uart: qcom,qup_uart@988000 {
  compatible = "qcom,msm-geni-console";
  reg = <0x988000 0x4000>;
  reg-names = "se_phys";
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 92>,
   <&clock_gcc 132>,
   <&clock_gcc 133>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se2_2uart_active>;
  pinctrl-1 = <&qupv3_se2_2uart_sleep>;
  interrupts = <0 603 4>;
  qcom,wrapper-core = <&qupv3_0>;
  qcom,change-sampling-rate;
  status = "disabled";
 };





 qupv3_se6_4uart: qcom,qup_uart@998000 {
  compatible = "qcom,msm-geni-serial-hs";
  reg = <0x998000 0x4000>;
  reg-names = "se_phys";
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 100>,
   <&clock_gcc 132>,
   <&clock_gcc 133>;
  pinctrl-names = "default", "active", "sleep";
  pinctrl-0 = <&qupv3_se6_default_cts>,
   <&qupv3_se6_default_rtsrx>, <&qupv3_se6_default_tx>;
  pinctrl-1 = <&qupv3_se6_ctsrx>, <&qupv3_se6_rts>,
       <&qupv3_se6_tx>;
  pinctrl-2 = <&qupv3_se6_ctsrx>, <&qupv3_se6_rts>,
       <&qupv3_se6_tx>;
  interrupts-extended = <&intc 0 607 4>,
     <&tlmm 19 0>;
  status = "disabled";
  qcom,wakeup-byte = <0xFD>;
  qcom,wrapper-core = <&qupv3_0>;
 };


 qupv3_se0_i2c: i2c@980000 {
  compatible = "qcom,i2c-geni";
  reg = <0x980000 0x4000>;
  interrupts = <0 601 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 88>,
   <&clock_gcc 132>,
   <&clock_gcc 133>;
  dmas = <&gpi_dma0 0 0 3 64 0>,
   <&gpi_dma0 1 0 3 64 0>;
  dma-names = "tx", "rx";
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se0_i2c_active>;
  pinctrl-1 = <&qupv3_se0_i2c_sleep>;
  qcom,wrapper-core = <&qupv3_0>;
  status = "disabled";
 };

 qupv3_se1_i2c: i2c@984000 {
  compatible = "qcom,i2c-geni";
  reg = <0x984000 0x4000>;
  interrupts = <0 602 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 90>,
   <&clock_gcc 132>,
   <&clock_gcc 133>;
  dmas = <&gpi_dma0 0 1 3 64 0>,
   <&gpi_dma0 1 1 3 64 0>;
  dma-names = "tx", "rx";
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se1_i2c_active>;
  pinctrl-1 = <&qupv3_se1_i2c_sleep>;
  qcom,wrapper-core = <&qupv3_0>;
  status = "disabled";
 };

 qupv3_se2_i2c: i2c@988000 {
  compatible = "qcom,i2c-geni";
  reg = <0x988000 0x4000>;
  interrupts = <0 603 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 92>,
   <&clock_gcc 132>,
   <&clock_gcc 133>;
  dmas = <&gpi_dma0 0 2 3 64 0>,
   <&gpi_dma0 1 2 3 64 0>;
  dma-names = "tx", "rx";
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se2_i2c_active>;
  pinctrl-1 = <&qupv3_se2_i2c_sleep>;
  qcom,wrapper-core = <&qupv3_0>;
  status = "disabled";
 };

 qupv3_se3_i2c: i2c@98c000 {
  compatible = "qcom,i2c-geni";
  reg = <0x98c000 0x4000>;
  interrupts = <0 604 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 94>,
   <&clock_gcc 132>,
   <&clock_gcc 133>;
  dmas = <&gpi_dma0 0 3 3 64 0>,
   <&gpi_dma0 1 3 3 64 0>;
  dma-names = "tx", "rx";
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se3_i2c_active>;
  pinctrl-1 = <&qupv3_se3_i2c_sleep>;
  qcom,wrapper-core = <&qupv3_0>;
  status = "disabled";
 };

 qupv3_se4_i2c: i2c@990000 {
  compatible = "qcom,i2c-geni";
  reg = <0x990000 0x4000>;
  interrupts = <0 605 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 96>,
   <&clock_gcc 132>,
   <&clock_gcc 133>;
  dmas = <&gpi_dma0 0 4 3 64 0>,
   <&gpi_dma0 1 4 3 64 0>;
  dma-names = "tx", "rx";
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se4_i2c_active>;
  pinctrl-1 = <&qupv3_se4_i2c_sleep>;
  qcom,wrapper-core = <&qupv3_0>;
  status = "disabled";
 };

 qupv3_se5_i2c: i2c@994000 {
  compatible = "qcom,i2c-geni";
  reg = <0x994000 0x4000>;
  interrupts = <0 606 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 98>,
   <&clock_gcc 132>,
   <&clock_gcc 133>;
  dmas = <&gpi_dma0 0 5 3 64 0>,
   <&gpi_dma0 1 5 3 64 0>;
  dma-names = "tx", "rx";
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se5_i2c_active>;
  pinctrl-1 = <&qupv3_se5_i2c_sleep>;
  qcom,wrapper-core = <&qupv3_0>;
  status = "disabled";
 };

 qupv3_se6_i2c: i2c@998000 {
  compatible = "qcom,i2c-geni";
  reg = <0x998000 0x4000>;
  interrupts = <0 607 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 100>,
   <&clock_gcc 132>,
   <&clock_gcc 133>;
  dmas = <&gpi_dma0 0 6 3 64 0>,
   <&gpi_dma0 1 6 3 64 0>;
  dma-names = "tx", "rx";
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se6_i2c_active>;
  pinctrl-1 = <&qupv3_se6_i2c_sleep>;
  qcom,wrapper-core = <&qupv3_0>;
  status = "disabled";
 };

 qupv3_se7_i2c: i2c@99c000 {
  compatible = "qcom,i2c-geni";
  reg = <0x99c000 0x4000>;
  interrupts = <0 608 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 102>,
   <&clock_gcc 132>,
   <&clock_gcc 133>;
  dmas = <&gpi_dma0 0 7 3 64 0>,
   <&gpi_dma0 1 7 3 64 0>;
  dma-names = "tx", "rx";
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se7_i2c_active>;
  pinctrl-1 = <&qupv3_se7_i2c_sleep>;
  qcom,wrapper-core = <&qupv3_0>;
  status = "disabled";
 };


 qupv3_se0_spi: spi@980000 {
  compatible = "qcom,spi-geni";
  #address-cells = <1>;
  #size-cells = <0>;
  reg = <0x980000 0x4000>;
  reg-names = "se_phys";
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 88>,
   <&clock_gcc 132>,
   <&clock_gcc 133>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se0_spi_active>;
  pinctrl-1 = <&qupv3_se0_spi_sleep>;
  interrupts = <0 601 4>;
  spi-max-frequency = <50000000>;
  qcom,wrapper-core = <&qupv3_0>;
  dmas = <&gpi_dma0 0 0 1 64 0>,
   <&gpi_dma0 1 0 1 64 0>;
  dma-names = "tx", "rx";
  status = "disabled";
 };

 qupv3_se1_spi: spi@984000 {
  compatible = "qcom,spi-geni";
  #address-cells = <1>;
  #size-cells = <0>;
  reg = <0x984000 0x4000>;
  reg-names = "se_phys";
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 90>,
   <&clock_gcc 132>,
   <&clock_gcc 133>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se1_spi_active>;
  pinctrl-1 = <&qupv3_se1_spi_sleep>;
  interrupts = <0 602 4>;
  spi-max-frequency = <50000000>;
  qcom,wrapper-core = <&qupv3_0>;
  dmas = <&gpi_dma0 0 1 1 64 0>,
   <&gpi_dma0 1 1 1 64 0>;
  dma-names = "tx", "rx";
  status = "disabled";
 };

 qupv3_se2_spi: spi@988000 {
  compatible = "qcom,spi-geni";
  #address-cells = <1>;
  #size-cells = <0>;
  reg = <0x988000 0x4000>;
  reg-names = "se_phys";
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 92>,
   <&clock_gcc 132>,
   <&clock_gcc 133>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se2_spi_active>;
  pinctrl-1 = <&qupv3_se2_spi_sleep>;
  interrupts = <0 603 4>;
  spi-max-frequency = <50000000>;
  qcom,wrapper-core = <&qupv3_0>;
  dmas = <&gpi_dma0 0 2 1 64 0>,
   <&gpi_dma0 1 2 1 64 0>;
  dma-names = "tx", "rx";
  status = "disabled";
 };

 qupv3_se3_spi: spi@98c000 {
  compatible = "qcom,spi-geni";
  #address-cells = <1>;
  #size-cells = <0>;
  reg = <0x98c000 0x4000>;
  reg-names = "se_phys";
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 94>,
   <&clock_gcc 132>,
   <&clock_gcc 133>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se3_spi_active>;
  pinctrl-1 = <&qupv3_se3_spi_sleep>;
  interrupts = <0 604 4>;
  spi-max-frequency = <50000000>;
  qcom,wrapper-core = <&qupv3_0>;
  dmas = <&gpi_dma0 0 3 1 64 0>,
   <&gpi_dma0 1 3 1 64 0>;
  dma-names = "tx", "rx";
  status = "disabled";
 };

 qupv3_se4_spi: spi@990000 {
  compatible = "qcom,spi-geni";
  #address-cells = <1>;
  #size-cells = <0>;
  reg = <0x990000 0x4000>;
  reg-names = "se_phys";
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 96>,
   <&clock_gcc 132>,
   <&clock_gcc 133>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se4_spi_active>;
  pinctrl-1 = <&qupv3_se4_spi_sleep>;
  interrupts = <0 605 4>;
  spi-max-frequency = <50000000>;
  qcom,wrapper-core = <&qupv3_0>;
  dmas = <&gpi_dma0 0 4 1 64 0>,
   <&gpi_dma0 1 4 1 64 0>;
  dma-names = "tx", "rx";
  status = "disabled";
 };

 qupv3_se5_spi: spi@994000 {
  compatible = "qcom,spi-geni";
  #address-cells = <1>;
  #size-cells = <0>;
  reg = <0x994000 0x4000>;
  reg-names = "se_phys";
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 98>,
   <&clock_gcc 132>,
   <&clock_gcc 133>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se5_spi_active>;
  pinctrl-1 = <&qupv3_se5_spi_sleep>;
  interrupts = <0 606 4>;
  spi-max-frequency = <50000000>;
  qcom,wrapper-core = <&qupv3_0>;
  dmas = <&gpi_dma0 0 5 1 64 0>,
   <&gpi_dma0 1 5 1 64 0>;
  dma-names = "tx", "rx";
  status = "disabled";
 };

 qupv3_se6_spi: spi@998000 {
  compatible = "qcom,spi-geni";
  #address-cells = <1>;
  #size-cells = <0>;
  reg = <0x998000 0x4000>;
  reg-names = "se_phys";
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 100>,
   <&clock_gcc 132>,
   <&clock_gcc 133>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se6_spi_active>;
  pinctrl-1 = <&qupv3_se6_spi_sleep>;
  interrupts = <0 607 4>;
  spi-max-frequency = <50000000>;
  qcom,wrapper-core = <&qupv3_0>;
  dmas = <&gpi_dma0 0 6 1 64 0>,
   <&gpi_dma0 1 6 1 64 0>;
  dma-names = "tx", "rx";
  status = "disabled";
 };

 qupv3_se7_spi: spi@99c000 {
  compatible = "qcom,spi-geni";
  #address-cells = <1>;
  #size-cells = <0>;
  reg = <0x99c000 0x4000>;
  reg-names = "se_phys";
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 102>,
   <&clock_gcc 132>,
   <&clock_gcc 133>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se7_spi_active>;
  pinctrl-1 = <&qupv3_se7_spi_sleep>;
  interrupts = <0 608 4>;
  spi-max-frequency = <50000000>;
  qcom,wrapper-core = <&qupv3_0>;
  dmas = <&gpi_dma0 0 7 1 64 0>,
   <&gpi_dma0 1 7 1 64 0>;
  dma-names = "tx", "rx";
  status = "disabled";
 };
# 461 "../arch/arm64/boot/dts/vendor/qcom/kona-qupv3.dtsi"
 qupv3_1: qcom,qupv3_1_geni_se@ac0000 {
  compatible = "qcom,qupv3-geni-se";
  reg = <0xac0000 0x2000>;
  qcom,bus-mas-id = <152>;
  qcom,bus-slv-id = <512>;
  iommus = <&apps_smmu 0x43 0x0>;
  qcom,iommu-dma-addr-pool = <0x40000000 0xc0000000>;
  qcom,iommu-dma = "fastmap";
 };


 qupv3_se12_2uart: qcom,qup_uart@a90000 {
  compatible = "qcom,msm-geni-console";
  reg = <0xa90000 0x4000>;
  reg-names = "se_phys";
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 114>,
   <&clock_gcc 134>,
   <&clock_gcc 135>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se12_2uart_active>;
  pinctrl-1 = <&qupv3_se12_2uart_sleep>;
  interrupts = <0 357 4>;
  qcom,wrapper-core = <&qupv3_1>;
  qcom,change-sampling-rate;
  status = "disabled";
 };
 qupv3_se13_4uart: qcom,qup_uart@a94000 {
  compatible = "qcom,msm-geni-serial-hs";
  reg = <0xa94000 0x4000>;
  reg-names = "se_phys";
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 116>,
   <&clock_gcc 134>,
   <&clock_gcc 135>;
  pinctrl-names = "default", "active", "sleep";
  pinctrl-0 = <&qupv3_se13_default_cts>,
   <&qupv3_se13_default_rtsrx>, <&qupv3_se13_default_tx>;
  pinctrl-1 = <&qupv3_se13_ctsrx>, <&qupv3_se13_rts>,
       <&qupv3_se13_tx>;
  pinctrl-2 = <&qupv3_se13_ctsrx>, <&qupv3_se13_rts>,
       <&qupv3_se13_tx>;
  interrupts-extended = <&intc 0 358 4>,
     <&tlmm 39 0>;
  status = "disabled";
  qcom,wakeup-byte = <0xFD>;
  qcom,wrapper-core = <&qupv3_1>;
 };


 qupv3_se8_i2c: i2c@a80000 {
  compatible = "qcom,i2c-geni";
  reg = <0xa80000 0x4000>;
  interrupts = <0 353 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 106>,
   <&clock_gcc 134>,
   <&clock_gcc 135>;
  dmas = <&gpi_dma1 0 0 3 64 0>,
   <&gpi_dma1 1 0 3 64 0>;
  dma-names = "tx", "rx";
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se8_i2c_active>;
  pinctrl-1 = <&qupv3_se8_i2c_sleep>;
  qcom,wrapper-core = <&qupv3_1>;
  status = "disabled";
 };

 qupv3_se9_i2c: i2c@a84000 {
  compatible = "qcom,i2c-geni";
  reg = <0xa84000 0x4000>;
  interrupts = <0 354 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 108>,
   <&clock_gcc 134>,
   <&clock_gcc 135>;
  dmas = <&gpi_dma1 0 1 3 64 0>,
   <&gpi_dma1 1 1 3 64 0>;
  dma-names = "tx", "rx";
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se9_i2c_active>;
  pinctrl-1 = <&qupv3_se9_i2c_sleep>;
  qcom,wrapper-core = <&qupv3_1>;
  status = "disabled";
 };

 qupv3_se10_i2c: i2c@a88000 {
  compatible = "qcom,i2c-geni";
  reg = <0xa88000 0x4000>;
  interrupts = <0 355 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 110>,
   <&clock_gcc 134>,
   <&clock_gcc 135>;
  dmas = <&gpi_dma1 0 2 3 64 0>,
   <&gpi_dma1 1 2 3 64 0>;
  dma-names = "tx", "rx";
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se10_i2c_active>;
  pinctrl-1 = <&qupv3_se10_i2c_sleep>;
  qcom,wrapper-core = <&qupv3_1>;
  status = "disabled";
 };

 qupv3_se11_i2c: i2c@a8c000 {
  compatible = "qcom,i2c-geni";
  reg = <0xa8c000 0x4000>;
  interrupts = <0 356 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 112>,
   <&clock_gcc 134>,
   <&clock_gcc 135>;
  dmas = <&gpi_dma1 0 3 3 64 0>,
   <&gpi_dma1 1 3 3 64 0>;
  dma-names = "tx", "rx";
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se11_i2c_active>;
  pinctrl-1 = <&qupv3_se11_i2c_sleep>;
  qcom,wrapper-core = <&qupv3_1>;
  status = "disabled";
 };

 qupv3_se12_i2c: i2c@a90000 {
  compatible = "qcom,i2c-geni";
  reg = <0xa90000 0x4000>;
  interrupts = <0 357 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 114>,
   <&clock_gcc 134>,
   <&clock_gcc 135>;
  dmas = <&gpi_dma1 0 4 3 64 0>,
   <&gpi_dma1 1 4 3 64 0>;
  dma-names = "tx", "rx";
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se12_i2c_active>;
  pinctrl-1 = <&qupv3_se12_i2c_sleep>;
  qcom,wrapper-core = <&qupv3_1>;
  status = "disabled";
 };

 qupv3_se13_i2c: i2c@a94000 {
  compatible = "qcom,i2c-geni";
  reg = <0xa94000 0x4000>;
  interrupts = <0 358 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 116>,
   <&clock_gcc 134>,
   <&clock_gcc 135>;
  dmas = <&gpi_dma1 0 5 3 64 0>,
   <&gpi_dma1 1 5 3 64 0>;
  dma-names = "tx", "rx";
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se13_i2c_active>;
  pinctrl-1 = <&qupv3_se13_i2c_sleep>;
  qcom,wrapper-core = <&qupv3_1>;
  status = "disabled";
 };


 qupv3_se8_spi: spi@a80000 {
  compatible = "qcom,spi-geni";
  #address-cells = <1>;
  #size-cells = <0>;
  reg = <0xa80000 0x4000>;
  reg-names = "se_phys";
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 106>,
   <&clock_gcc 134>,
   <&clock_gcc 135>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se8_spi_active>;
  pinctrl-1 = <&qupv3_se8_spi_active>;
  interrupts = <0 353 4>;
  spi-max-frequency = <50000000>;
  qcom,wrapper-core = <&qupv3_1>;
  dmas = <&gpi_dma1 0 0 1 64 0>,
   <&gpi_dma1 1 0 1 64 0>;
  dma-names = "tx", "rx";
  status = "disabled";
 };

 qupv3_se9_spi: spi@a84000 {
  compatible = "qcom,spi-geni";
  #address-cells = <1>;
  #size-cells = <0>;
  reg = <0xa84000 0x4000>;
  reg-names = "se_phys";
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 108>,
   <&clock_gcc 134>,
   <&clock_gcc 135>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se9_spi_active>;
  pinctrl-1 = <&qupv3_se9_spi_sleep>;
  interrupts = <0 354 4>;
  spi-max-frequency = <50000000>;
  qcom,wrapper-core = <&qupv3_1>;
  dmas = <&gpi_dma1 0 1 1 64 0>,
   <&gpi_dma1 1 1 1 64 0>;
  dma-names = "tx", "rx";
  status = "disabled";
 };

 qupv3_se10_spi: spi@a88000 {
  compatible = "qcom,spi-geni";
  #address-cells = <1>;
  #size-cells = <0>;
  reg = <0xa88000 0x4000>;
  reg-names = "se_phys";
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 110>,
   <&clock_gcc 134>,
   <&clock_gcc 135>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se10_spi_active>;
  pinctrl-1 = <&qupv3_se10_spi_sleep>;
  interrupts = <0 355 4>;
  spi-max-frequency = <50000000>;
  qcom,wrapper-core = <&qupv3_1>;
  dmas = <&gpi_dma1 0 2 1 64 0>,
   <&gpi_dma1 1 2 1 64 0>;
  dma-names = "tx", "rx";
  status = "disabled";
 };

 qupv3_se11_spi: spi@a8c000 {
  compatible = "qcom,spi-geni";
  #address-cells = <1>;
  #size-cells = <0>;
  reg = <0xa8c000 0x4000>;
  reg-names = "se_phys";
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 112>,
   <&clock_gcc 134>,
   <&clock_gcc 135>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se11_spi_active>;
  pinctrl-1 = <&qupv3_se11_spi_sleep>;
  interrupts = <0 356 4>;
  spi-max-frequency = <50000000>;
  qcom,wrapper-core = <&qupv3_1>;
  dmas = <&gpi_dma1 0 3 1 64 0>,
   <&gpi_dma1 1 3 1 64 0>;
  dma-names = "tx", "rx";
  status = "disabled";
 };

 qupv3_se12_spi: spi@a90000 {
  compatible = "qcom,spi-geni";
  #address-cells = <1>;
  #size-cells = <0>;
  reg = <0xa90000 0x4000>;
  reg-names = "se_phys";
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 114>,
   <&clock_gcc 134>,
   <&clock_gcc 135>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se12_spi_active>;
  pinctrl-1 = <&qupv3_se12_spi_sleep>;
  interrupts = <0 357 4>;
  spi-max-frequency = <50000000>;
  qcom,wrapper-core = <&qupv3_1>;
  dmas = <&gpi_dma1 0 4 1 64 0>,
   <&gpi_dma1 1 4 1 64 0>;
  dma-names = "tx", "rx";
  status = "disabled";
 };

 qupv3_se13_spi: spi@a94000 {
  compatible = "qcom,spi-geni";
  #address-cells = <1>;
  #size-cells = <0>;
  reg = <0xa94000 0x4000>;
  reg-names = "se_phys";
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 116>,
   <&clock_gcc 134>,
   <&clock_gcc 135>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se13_spi_active>;
  pinctrl-1 = <&qupv3_se13_spi_sleep>;
  interrupts = <0 358 4>;
  spi-max-frequency = <50000000>;
  qcom,wrapper-core = <&qupv3_1>;
  dmas = <&gpi_dma1 0 5 1 64 0>,
   <&gpi_dma1 1 5 1 64 0>;
  dma-names = "tx", "rx";
  status = "disabled";
 };


 qupv3_2: qcom,qupv3_2_geni_se@8c0000 {
  compatible = "qcom,qupv3-geni-se";
  reg = <0x8c0000 0x2000>;
  qcom,bus-mas-id = <153>;
  qcom,bus-slv-id = <512>;
  iommus = <&apps_smmu 0x63 0x0>;
  qcom,iommu-dma-addr-pool = <0x40000000 0xc0000000>;
  qcom,iommu-dma = "fastmap";
 };




 qupv3_se17_4uart: qcom,qup_uart@88c000 {
  compatible = "qcom,msm-geni-serial-hs";
  reg = <0x88c000 0x4000>;
  reg-names = "se_phys";
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 126>,
    <&clock_gcc 136>,
    <&clock_gcc 137>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se17_ctsrx>, <&qupv3_se17_rts>,
       <&qupv3_se17_tx>;
  pinctrl-1 = <&qupv3_se17_ctsrx>, <&qupv3_se17_rts>,
       <&qupv3_se17_tx>;
  interrupts-extended = <&intc 0 585 4>,
     <&tlmm 55 0>;
  status = "disabled";
  qcom,wakeup-byte = <0xFD>;
  qcom,wrapper-core = <&qupv3_2>;
 };




 qupv3_se18_2uart: qcom,qup_uart@890000 {
  compatible = "qcom,msm-geni-serial-hs";
  reg = <0x890000 0x4000>;
  reg-names = "se_phys";
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 128>,
    <&clock_gcc 136>,
    <&clock_gcc 137>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se18_rx>, <&qupv3_se18_tx>;
  pinctrl-1 = <&qupv3_se18_rx>, <&qupv3_se18_tx>;
  interrupts-extended = <&intc 0 586 4>,
      <&tlmm 59 0>;
  status = "disabled";
  qcom,wakeup-byte = <0xFD>;
  qcom,wrapper-core = <&qupv3_2>;
 };


 qupv3_se14_i2c: i2c@880000 {
  compatible = "qcom,i2c-geni";
  reg = <0x880000 0x4000>;
  interrupts = <0 373 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 120>,
   <&clock_gcc 136>,
   <&clock_gcc 137>;
  dmas = <&gpi_dma2 0 0 3 64 0>,
   <&gpi_dma2 1 0 3 64 0>;
  dma-names = "tx", "rx";
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se14_i2c_active>;
  pinctrl-1 = <&qupv3_se14_i2c_sleep>;
  qcom,wrapper-core = <&qupv3_2>;
  status = "disabled";
 };

 qupv3_se15_i2c: i2c@884000 {
  compatible = "qcom,i2c-geni";
  reg = <0x884000 0x4000>;
  interrupts = <0 583 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 122>,
   <&clock_gcc 136>,
   <&clock_gcc 137>;
  dmas = <&gpi_dma2 0 1 3 64 0>,
   <&gpi_dma2 1 1 3 64 0>;
  dma-names = "tx", "rx";
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se15_i2c_active>;
  pinctrl-1 = <&qupv3_se15_i2c_sleep>;
  qcom,wrapper-core = <&qupv3_2>;
  status = "ok";
 };

 qupv3_se16_i2c: i2c@888000 {
  compatible = "qcom,i2c-geni";
  reg = <0x888000 0x4000>;
  interrupts = <0 584 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 124>,
   <&clock_gcc 136>,
   <&clock_gcc 137>;
  dmas = <&gpi_dma2 0 2 3 64 0>,
   <&gpi_dma2 1 2 3 64 0>;
  dma-names = "tx", "rx";
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se16_i2c_active>;
  pinctrl-1 = <&qupv3_se16_i2c_sleep>;
  qcom,wrapper-core = <&qupv3_2>;
  status = "disabled";
 };

 qupv3_se17_i2c: i2c@88c000 {
  compatible = "qcom,i2c-geni";
  reg = <0x88c000 0x4000>;
  interrupts = <0 585 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 126>,
   <&clock_gcc 136>,
   <&clock_gcc 137>;
  dmas = <&gpi_dma2 0 3 3 64 0>,
   <&gpi_dma2 1 3 3 64 0>;
  dma-names = "tx", "rx";
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se17_i2c_active>;
  pinctrl-1 = <&qupv3_se17_i2c_sleep>;
  qcom,wrapper-core = <&qupv3_2>;
  status = "disabled";
 };

 qupv3_se18_i2c: i2c@890000 {
  compatible = "qcom,i2c-geni";
  reg = <0x890000 0x4000>;
  interrupts = <0 586 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 128>,
   <&clock_gcc 136>,
   <&clock_gcc 137>;
  dmas = <&gpi_dma2 0 4 3 64 0>,
   <&gpi_dma2 1 4 3 64 0>;
  dma-names = "tx", "rx";
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se18_i2c_active>;
  pinctrl-1 = <&qupv3_se18_i2c_sleep>;
  qcom,wrapper-core = <&qupv3_2>;
  status = "disabled";
 };

 qupv3_se19_i2c: i2c@894000 {
  compatible = "qcom,i2c-geni";
  reg = <0x894000 0x4000>;
  interrupts = <0 587 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 130>,
   <&clock_gcc 136>,
   <&clock_gcc 137>;
  dmas = <&gpi_dma2 0 5 3 64 0>,
   <&gpi_dma2 1 5 3 64 0>;
  dma-names = "tx", "rx";
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se19_i2c_active>;
  pinctrl-1 = <&qupv3_se19_i2c_sleep>;
  qcom,wrapper-core = <&qupv3_2>;
  status = "disabled";
 };


 qupv3_se14_spi: spi@880000 {
  compatible = "qcom,spi-geni";
  #address-cells = <1>;
  #size-cells = <0>;
  reg = <0x880000 0x4000>;
  reg-names = "se_phys";
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 120>,
   <&clock_gcc 136>,
   <&clock_gcc 137>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se14_spi_active>;
  pinctrl-1 = <&qupv3_se14_spi_sleep>;
  interrupts = <0 373 4>;
  spi-max-frequency = <50000000>;
  qcom,wrapper-core = <&qupv3_2>;
  dmas = <&gpi_dma2 0 0 1 64 0>,
   <&gpi_dma2 1 0 1 64 0>;
  dma-names = "tx", "rx";
  status = "disabled";
 };

 qupv3_se15_spi: spi@884000 {
  compatible = "qcom,spi-geni";
  #address-cells = <1>;
  #size-cells = <0>;
  reg = <0x884000 0x4000>;
  reg-names = "se_phys";
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 122>,
   <&clock_gcc 136>,
   <&clock_gcc 137>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se15_spi_active>;
  pinctrl-1 = <&qupv3_se15_spi_sleep>;
  interrupts = <0 583 4>;
  spi-max-frequency = <50000000>;
  qcom,wrapper-core = <&qupv3_2>;
  dmas = <&gpi_dma2 0 1 1 64 0>,
   <&gpi_dma2 1 1 1 64 0>;
  dma-names = "tx", "rx";
  status = "disabled";
 };

 qupv3_se16_spi: spi@888000 {
  compatible = "qcom,spi-geni";
  #address-cells = <1>;
  #size-cells = <0>;
  reg = <0x888000 0x4000>;
  reg-names = "se_phys";
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 124>,
   <&clock_gcc 136>,
   <&clock_gcc 137>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se16_spi_active>;
  pinctrl-1 = <&qupv3_se16_spi_sleep>;
  interrupts = <0 584 4>;
  spi-max-frequency = <50000000>;
  qcom,wrapper-core = <&qupv3_2>;
  dmas = <&gpi_dma2 0 2 1 64 0>,
   <&gpi_dma2 1 2 1 64 0>;
  dma-names = "tx", "rx";
  status = "disabled";
 };

 qupv3_se17_spi: spi@88c000 {
  compatible = "qcom,spi-geni";
  #address-cells = <1>;
  #size-cells = <0>;
  reg = <0x88c000 0x4000>;
  reg-names = "se_phys";
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 126>,
   <&clock_gcc 136>,
   <&clock_gcc 137>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se17_spi_active>;
  pinctrl-1 = <&qupv3_se17_spi_sleep>;
  interrupts = <0 585 4>;
  spi-max-frequency = <50000000>;
  qcom,wrapper-core = <&qupv3_2>;
  dmas = <&gpi_dma2 0 3 1 64 0>,
   <&gpi_dma2 1 3 1 64 0>;
  dma-names = "tx", "rx";
  status = "disabled";
 };

 qupv3_se18_spi: spi@890000 {
  compatible = "qcom,spi-geni";
  #address-cells = <1>;
  #size-cells = <0>;
  reg = <0x890000 0x4000>;
  reg-names = "se_phys";
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 128>,
   <&clock_gcc 136>,
   <&clock_gcc 137>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se18_spi_active>;
  pinctrl-1 = <&qupv3_se18_spi_sleep>;
  interrupts = <0 586 4>;
  spi-max-frequency = <50000000>;
  qcom,wrapper-core = <&qupv3_2>;
  dmas = <&gpi_dma2 0 4 1 64 0>,
   <&gpi_dma2 1 4 1 64 0>;
  dma-names = "tx", "rx";
  status = "disabled";
 };

 qupv3_se19_spi: spi@894000 {
  compatible = "qcom,spi-geni";
  #address-cells = <1>;
  #size-cells = <0>;
  reg = <0x894000 0x4000>;
  reg-names = "se_phys";
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 130>,
   <&clock_gcc 136>,
   <&clock_gcc 137>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se19_spi_active>;
  pinctrl-1 = <&qupv3_se19_spi_sleep>;
  interrupts = <0 587 4>;
  spi-max-frequency = <50000000>;
  qcom,wrapper-core = <&qupv3_2>;
  dmas = <&gpi_dma2 0 5 1 64 0>,
   <&gpi_dma2 1 5 1 64 0>;
  dma-names = "tx", "rx";
  status = "disabled";
 };

};
# 5092 "../arch/arm64/boot/dts/vendor/qcom/kona.dtsi" 2
# 1 "../arch/arm64/boot/dts/vendor/qcom/kona-audio.dtsi" 1
# 1 "../scripts/dtc/include-prefixes/dt-bindings/clock/qcom,audio-ext-clk.h" 1
# 2 "../arch/arm64/boot/dts/vendor/qcom/kona-audio.dtsi" 2
# 1 "../arch/arm64/boot/dts/vendor/qcom/msm-audio-lpass.dtsi" 1
&soc {
 pcm0: qcom,msm-pcm {
  compatible = "qcom,msm-pcm-dsp";
  qcom,msm-pcm-dsp-id = <0>;
 };

 routing: qcom,msm-pcm-routing {
  compatible = "qcom,msm-pcm-routing";
 };

 compr: qcom,msm-compr-dsp {
  compatible = "qcom,msm-compr-dsp";
 };

 pcm1: qcom,msm-pcm-low-latency {
  compatible = "qcom,msm-pcm-dsp";
  qcom,msm-pcm-dsp-id = <1>;
  qcom,msm-pcm-low-latency;
  qcom,latency-level = "regular";
 };

 pcm2: qcom,msm-ultra-low-latency {
  compatible = "qcom,msm-pcm-dsp";
  qcom,msm-pcm-dsp-id = <2>;
  qcom,msm-pcm-low-latency;
  qcom,latency-level = "ultra";
 };

 pcm_noirq: qcom,msm-pcm-dsp-noirq {
  compatible = "qcom,msm-pcm-dsp-noirq";
  qcom,msm-pcm-low-latency;
  qcom,latency-level = "ultra";
 };

 trans_loopback: qcom,msm-transcode-loopback {
  compatible = "qcom,msm-transcode-loopback";
 };

 compress: qcom,msm-compress-dsp {
  compatible = "qcom,msm-compress-dsp";
 };

 voip: qcom,msm-voip-dsp {
  compatible = "qcom,msm-voip-dsp";
 };

 voice: qcom,msm-pcm-voice {
  compatible = "qcom,msm-pcm-voice";
  qcom,destroy-cvd;
 };

 stub_codec: qcom,msm-stub-codec {
  compatible = "qcom,msm-stub-codec";
 };

 qcom,msm-dai-fe {
  compatible = "qcom,msm-dai-fe";
 };

 afe: qcom,msm-pcm-afe {
  compatible = "qcom,msm-pcm-afe";
 };

 dai_hdmi: qcom,msm-dai-q6-hdmi {
  compatible = "qcom,msm-dai-q6-hdmi";
  qcom,msm-dai-q6-dev-id = <8>;
 };

 dai_dp: qcom,msm-dai-q6-dp {
  compatible = "qcom,msm-dai-q6-hdmi";
  qcom,msm-dai-q6-dev-id = <0>;
 };

 dai_dp1: qcom,msm-dai-q6-dp1 {
  compatible = "qcom,msm-dai-q6-hdmi";
  qcom,msm-dai-q6-dev-id = <1>;
 };

 loopback: qcom,msm-pcm-loopback {
  compatible = "qcom,msm-pcm-loopback";
 };

 loopback1: qcom,msm-pcm-loopback-low-latency {
  compatible = "qcom,msm-pcm-loopback";
  qcom,msm-pcm-loopback-low-latency;
 };

 pcm_dtmf: qcom,msm-pcm-dtmf {
  compatible = "qcom,msm-pcm-dtmf";
 };

 msm_dai_mi2s: qcom,msm-dai-mi2s {
  compatible = "qcom,msm-dai-mi2s";
  dai_mi2s0: qcom,msm-dai-q6-mi2s-prim {
   compatible = "qcom,msm-dai-q6-mi2s";
   qcom,msm-dai-q6-mi2s-dev-id = <0>;
   qcom,msm-mi2s-rx-lines = <3>;
   qcom,msm-mi2s-tx-lines = <0>;
  };

  dai_mi2s1: qcom,msm-dai-q6-mi2s-sec {
   compatible = "qcom,msm-dai-q6-mi2s";
   qcom,msm-dai-q6-mi2s-dev-id = <1>;
   qcom,msm-mi2s-rx-lines = <1>;
   qcom,msm-mi2s-tx-lines = <0>;
  };

  dai_mi2s2: qcom,msm-dai-q6-mi2s-tert {
   compatible = "qcom,msm-dai-q6-mi2s";
   qcom,msm-dai-q6-mi2s-dev-id = <2>;

   qcom,msm-mi2s-rx-lines = <2>;
   qcom,msm-mi2s-tx-lines = <1>;

  };

  dai_mi2s3: qcom,msm-dai-q6-mi2s-quat {
   compatible = "qcom,msm-dai-q6-mi2s";
   qcom,msm-dai-q6-mi2s-dev-id = <3>;
   qcom,msm-mi2s-rx-lines = <1>;
   qcom,msm-mi2s-tx-lines = <2>;
  };

  dai_mi2s4: qcom,msm-dai-q6-mi2s-quin {
   compatible = "qcom,msm-dai-q6-mi2s";
   qcom,msm-dai-q6-mi2s-dev-id = <4>;
   qcom,msm-mi2s-rx-lines = <1>;
   qcom,msm-mi2s-tx-lines = <2>;
  };

  dai_mi2s5: qcom,msm-dai-q6-mi2s-senary {
   compatible = "qcom,msm-dai-q6-mi2s";
   qcom,msm-dai-q6-mi2s-dev-id = <5>;
   qcom,msm-mi2s-rx-lines = <0>;
   qcom,msm-mi2s-tx-lines = <3>;
  };
 };

 msm_dai_cdc_dma: qcom,msm-dai-cdc-dma {
  compatible = "qcom,msm-dai-cdc-dma";
  wsa_cdc_dma_0_rx: qcom,msm-dai-wsa-cdc-dma-0-rx {
   compatible = "qcom,msm-dai-cdc-dma-dev";
   qcom,msm-dai-cdc-dma-dev-id = <45056>;
  };

  wsa_cdc_dma_0_tx: qcom,msm-dai-wsa-cdc-dma-0-tx {
   compatible = "qcom,msm-dai-cdc-dma-dev";
   qcom,msm-dai-cdc-dma-dev-id = <45057>;
  };

  wsa_cdc_dma_1_rx: qcom,msm-dai-wsa-cdc-dma-1-rx {
   compatible = "qcom,msm-dai-cdc-dma-dev";
   qcom,msm-dai-cdc-dma-dev-id = <45058>;
  };

  wsa_cdc_dma_1_tx: qcom,msm-dai-wsa-cdc-dma-1-tx {
   compatible = "qcom,msm-dai-cdc-dma-dev";
   qcom,msm-dai-cdc-dma-dev-id = <45059>;
  };

  wsa_cdc_dma_2_tx: qcom,msm-dai-wsa-cdc-dma-2-tx {
   compatible = "qcom,msm-dai-cdc-dma-dev";
   qcom,msm-dai-cdc-dma-dev-id = <45061>;
  };

  va_cdc_dma_0_tx: qcom,msm-dai-va-cdc-dma-0-tx {
   compatible = "qcom,msm-dai-cdc-dma-dev";
   qcom,msm-dai-cdc-dma-dev-id = <45089>;
  };

  va_cdc_dma_1_tx: qcom,msm-dai-va-cdc-dma-1-tx {
   compatible = "qcom,msm-dai-cdc-dma-dev";
   qcom,msm-dai-cdc-dma-dev-id = <45091>;
  };

  va_cdc_dma_2_tx: qcom,msm-dai-va-cdc-dma-2-tx {
   compatible = "qcom,msm-dai-cdc-dma-dev";
   qcom,msm-dai-cdc-dma-dev-id = <45093>;
  };

  rx_cdc_dma_0_rx: qcom,msm-dai-rx-cdc-dma-0-rx {
   compatible = "qcom,msm-dai-cdc-dma-dev";
   qcom,msm-dai-cdc-dma-dev-id = <45104>;
  };

  rx_cdc_dma_1_rx: qcom,msm-dai-rx-cdc-dma-1-rx {
   compatible = "qcom,msm-dai-cdc-dma-dev";
   qcom,msm-dai-cdc-dma-dev-id = <45106>;
  };

  rx_cdc_dma_2_rx: qcom,msm-dai-rx-cdc-dma-2-rx {
   compatible = "qcom,msm-dai-cdc-dma-dev";
   qcom,msm-dai-cdc-dma-dev-id = <45108>;
  };

  rx_cdc_dma_3_rx: qcom,msm-dai-rx-cdc-dma-3-rx {
   compatible = "qcom,msm-dai-cdc-dma-dev";
   qcom,msm-dai-cdc-dma-dev-id = <45110>;
  };

  rx_cdc_dma_4_rx: qcom,msm-dai-rx-cdc-dma-4-rx {
   compatible = "qcom,msm-dai-cdc-dma-dev";
   qcom,msm-dai-cdc-dma-dev-id = <45112>;
  };

  rx_cdc_dma_5_rx: qcom,msm-dai-rx-cdc-dma-5-rx {
   compatible = "qcom,msm-dai-cdc-dma-dev";
   qcom,msm-dai-cdc-dma-dev-id = <45114>;
  };

  rx_cdc_dma_6_rx: qcom,msm-dai-rx-cdc-dma-6-rx {
   compatible = "qcom,msm-dai-cdc-dma-dev";
   qcom,msm-dai-cdc-dma-dev-id = <45116>;
  };

  rx_cdc_dma_7_rx: qcom,msm-dai-rx-cdc-dma-7-rx {
   compatible = "qcom,msm-dai-cdc-dma-dev";
   qcom,msm-dai-cdc-dma-dev-id = <45118>;
  };

  tx_cdc_dma_0_tx: qcom,msm-dai-tx-cdc-dma-0-tx {
   compatible = "qcom,msm-dai-cdc-dma-dev";
   qcom,msm-dai-cdc-dma-dev-id = <45105>;
  };

  tx_cdc_dma_1_tx: qcom,msm-dai-tx-cdc-dma-1-tx {
   compatible = "qcom,msm-dai-cdc-dma-dev";
   qcom,msm-dai-cdc-dma-dev-id = <45107>;
  };

  tx_cdc_dma_2_tx: qcom,msm-dai-tx-cdc-dma-2-tx {
   compatible = "qcom,msm-dai-cdc-dma-dev";
   qcom,msm-dai-cdc-dma-dev-id = <45109>;
  };

  tx_cdc_dma_3_tx: qcom,msm-dai-tx-cdc-dma-3-tx {
   compatible = "qcom,msm-dai-cdc-dma-dev";
   qcom,msm-dai-cdc-dma-dev-id = <45111>;
  };

  tx_cdc_dma_4_tx: qcom,msm-dai-tx-cdc-dma-4-tx {
   compatible = "qcom,msm-dai-cdc-dma-dev";
   qcom,msm-dai-cdc-dma-dev-id = <45113>;
  };

  tx_cdc_dma_5_tx: qcom,msm-dai-tx-cdc-dma-5-tx {
   compatible = "qcom,msm-dai-cdc-dma-dev";
   qcom,msm-dai-cdc-dma-dev-id = <45115>;
  };
 };

 lsm: qcom,msm-lsm-client {
  compatible = "qcom,msm-lsm-client";
 };

 qcom,msm-dai-q6 {
  compatible = "qcom,msm-dai-q6";
  sb_0_rx: qcom,msm-dai-q6-sb-0-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16384>;
  };

  sb_0_tx: qcom,msm-dai-q6-sb-0-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16385>;
  };

  sb_1_rx: qcom,msm-dai-q6-sb-1-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16386>;
  };

  sb_1_tx: qcom,msm-dai-q6-sb-1-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16387>;
  };

  sb_2_rx: qcom,msm-dai-q6-sb-2-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16388>;
  };

  sb_2_tx: qcom,msm-dai-q6-sb-2-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16389>;
  };

  sb_3_rx: qcom,msm-dai-q6-sb-3-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16390>;
  };

  sb_3_tx: qcom,msm-dai-q6-sb-3-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16391>;
  };

  sb_4_rx: qcom,msm-dai-q6-sb-4-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16392>;
  };

  sb_4_tx: qcom,msm-dai-q6-sb-4-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16393>;
  };

  sb_5_tx: qcom,msm-dai-q6-sb-5-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16395>;
  };

  sb_5_rx: qcom,msm-dai-q6-sb-5-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16394>;
  };

  sb_6_rx: qcom,msm-dai-q6-sb-6-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16396>;
  };

  sb_7_rx: qcom,msm-dai-q6-sb-7-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16398>;
   qcom,msm-dai-q6-slim-dev-id = <0>;
  };

  sb_7_tx: qcom,msm-dai-q6-sb-7-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16399>;
   qcom,msm-dai-q6-slim-dev-id = <0>;
  };

  sb_8_rx: qcom,msm-dai-q6-sb-8-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16400>;
  };

  sb_8_tx: qcom,msm-dai-q6-sb-8-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16401>;
   qcom,msm-dai-q6-slim-dev-id = <0>;
  };

  bt_sco_rx: qcom,msm-dai-q6-bt-sco-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <12288>;
  };

  bt_sco_tx: qcom,msm-dai-q6-bt-sco-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <12289>;
  };

  int_fm_rx: qcom,msm-dai-q6-int-fm-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <12292>;
  };

  int_fm_tx: qcom,msm-dai-q6-int-fm-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <12293>;
  };

  afe_pcm_rx: qcom,msm-dai-q6-be-afe-pcm-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <224>;
  };

  afe_pcm_tx: qcom,msm-dai-q6-be-afe-pcm-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <225>;
  };

  afe_proxy_rx: qcom,msm-dai-q6-afe-proxy-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <241>;
  };

  afe_proxy_tx: qcom,msm-dai-q6-afe-proxy-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <240>;
  };

  incall_record_rx: qcom,msm-dai-q6-incall-record-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <32771>;
  };

  incall_record_tx: qcom,msm-dai-q6-incall-record-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <32772>;
  };

  incall_music_rx: qcom,msm-dai-q6-incall-music-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <32773>;
  };

  incall_music_2_rx: qcom,msm-dai-q6-incall-music-2-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <32770>;
  };

  proxy_rx: qcom,msm-dai-q6-proxy-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <8194>;
  };

  proxy_tx: qcom,msm-dai-q6-proxy-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <8195>;
  };

  usb_audio_rx: qcom,msm-dai-q6-usb-audio-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <28672>;
  };

  usb_audio_tx: qcom,msm-dai-q6-usb-audio-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <28673>;
  };
 };

 hostless: qcom,msm-pcm-hostless {
  compatible = "qcom,msm-pcm-hostless";
 };

 audio_apr: qcom,msm-audio-apr {
  compatible = "qcom,msm-audio-apr";
  qcom,subsys-name = "apr_adsp";

  msm_audio_ion: qcom,msm-audio-ion {
   compatible = "qcom,msm-audio-ion";
   qcom,smmu-version = <2>;
   qcom,smmu-enabled;
   iommus = <&apps_smmu 0x1801 0x0>;
   qcom,iommu-dma-addr-pool = <0x10000000 0x10000000>;
  };
 };

 dai_pri_auxpcm: qcom,msm-pri-auxpcm {
  compatible = "qcom,msm-auxpcm-dev";
  qcom,msm-cpudai-auxpcm-mode = <0>, <0>;
  qcom,msm-cpudai-auxpcm-sync = <1>, <1>;
  qcom,msm-cpudai-auxpcm-frame = <5>, <4>;
  qcom,msm-cpudai-auxpcm-quant = <2>, <2>;
  qcom,msm-cpudai-auxpcm-num-slots = <1>, <1>;
  qcom,msm-cpudai-auxpcm-slot-mapping = <1>, <1>;
  qcom,msm-cpudai-auxpcm-data = <0>, <0>;
  qcom,msm-cpudai-auxpcm-pcm-clk-rate = <2048000>, <2048000>;
  qcom,msm-auxpcm-interface = "primary";
  qcom,msm-cpudai-afe-clk-ver = <2>;
 };

 dai_sec_auxpcm: qcom,msm-sec-auxpcm {
  compatible = "qcom,msm-auxpcm-dev";
  qcom,msm-cpudai-auxpcm-mode = <0>, <0>;
  qcom,msm-cpudai-auxpcm-sync = <1>, <1>;
  qcom,msm-cpudai-auxpcm-frame = <5>, <4>;
  qcom,msm-cpudai-auxpcm-quant = <2>, <2>;
  qcom,msm-cpudai-auxpcm-num-slots = <1>, <1>;
  qcom,msm-cpudai-auxpcm-slot-mapping = <1>, <1>;
  qcom,msm-cpudai-auxpcm-data = <0>, <0>;
  qcom,msm-cpudai-auxpcm-pcm-clk-rate = <2048000>, <2048000>;
  qcom,msm-auxpcm-interface = "secondary";
  qcom,msm-cpudai-afe-clk-ver = <2>;
 };

 dai_tert_auxpcm: qcom,msm-tert-auxpcm {
  compatible = "qcom,msm-auxpcm-dev";
  qcom,msm-cpudai-auxpcm-mode = <0>, <0>;
  qcom,msm-cpudai-auxpcm-sync = <1>, <1>;
  qcom,msm-cpudai-auxpcm-frame = <5>, <4>;
  qcom,msm-cpudai-auxpcm-quant = <2>, <2>;
  qcom,msm-cpudai-auxpcm-num-slots = <1>, <1>;
  qcom,msm-cpudai-auxpcm-slot-mapping = <1>, <1>;
  qcom,msm-cpudai-auxpcm-data = <0>, <0>;
  qcom,msm-cpudai-auxpcm-pcm-clk-rate = <2048000>, <2048000>;
  qcom,msm-auxpcm-interface = "tertiary";
  qcom,msm-cpudai-afe-clk-ver = <2>;
 };

 dai_quat_auxpcm: qcom,msm-quat-auxpcm {
  compatible = "qcom,msm-auxpcm-dev";
  qcom,msm-cpudai-auxpcm-mode = <0>, <0>;
  qcom,msm-cpudai-auxpcm-sync = <1>, <1>;
  qcom,msm-cpudai-auxpcm-frame = <5>, <4>;
  qcom,msm-cpudai-auxpcm-quant = <2>, <2>;
  qcom,msm-cpudai-auxpcm-num-slots = <1>, <1>;
  qcom,msm-cpudai-auxpcm-slot-mapping = <1>, <1>;
  qcom,msm-cpudai-auxpcm-data = <0>, <0>;
  qcom,msm-cpudai-auxpcm-pcm-clk-rate = <2048000>, <2048000>;
  qcom,msm-auxpcm-interface = "quaternary";
  qcom,msm-cpudai-afe-clk-ver = <2>;
 };

 dai_quin_auxpcm: qcom,msm-quin-auxpcm {
  compatible = "qcom,msm-auxpcm-dev";
  qcom,msm-cpudai-auxpcm-mode = <0>, <0>;
  qcom,msm-cpudai-auxpcm-sync = <1>, <1>;
  qcom,msm-cpudai-auxpcm-frame = <5>, <4>;
  qcom,msm-cpudai-auxpcm-quant = <2>, <2>;
  qcom,msm-cpudai-auxpcm-num-slots = <1>, <1>;
  qcom,msm-cpudai-auxpcm-slot-mapping = <1>, <1>;
  qcom,msm-cpudai-auxpcm-data = <0>, <0>;
  qcom,msm-cpudai-auxpcm-pcm-clk-rate = <2048000>, <2048000>;
  qcom,msm-auxpcm-interface = "quinary";
  qcom,msm-cpudai-afe-clk-ver = <2>;
 };

 dai_sen_auxpcm: qcom,msm-sen-auxpcm {
  compatible = "qcom,msm-auxpcm-dev";
  qcom,msm-cpudai-auxpcm-mode = <0>, <0>;
  qcom,msm-cpudai-auxpcm-sync = <1>, <1>;
  qcom,msm-cpudai-auxpcm-frame = <5>, <4>;
  qcom,msm-cpudai-auxpcm-quant = <2>, <2>;
  qcom,msm-cpudai-auxpcm-num-slots = <1>, <1>;
  qcom,msm-cpudai-auxpcm-slot-mapping = <1>, <1>;
  qcom,msm-cpudai-auxpcm-data = <0>, <0>;
  qcom,msm-cpudai-auxpcm-pcm-clk-rate = <2048000>, <2048000>;
  qcom,msm-auxpcm-interface = "senary";
  qcom,msm-cpudai-afe-clk-ver = <2>;
 };

 hdmi_dba: qcom,msm-hdmi-dba-codec-rx {
  compatible = "qcom,msm-hdmi-dba-codec-rx";
  qcom,dba-bridge-chip = "adv7533";
 };

 adsp_loader: qcom,msm-adsp-loader {
  status = "ok";
  compatible = "qcom,adsp-loader";
  qcom,adsp-state = <0>;
 };

 tdm_pri_rx: qcom,msm-dai-tdm-pri-rx {
  compatible = "qcom,msm-dai-tdm";
  qcom,msm-cpudai-tdm-group-id = <37120>;
  qcom,msm-cpudai-tdm-group-num-ports = <1>;
  qcom,msm-cpudai-tdm-group-port-id = <36864>;
  qcom,msm-cpudai-tdm-clk-rate = <1536000>;
  qcom,msm-cpudai-tdm-clk-internal = <1>;
  qcom,msm-cpudai-tdm-sync-mode = <1>;
  qcom,msm-cpudai-tdm-sync-src = <1>;
  qcom,msm-cpudai-tdm-data-out = <0>;
  qcom,msm-cpudai-tdm-invert-sync = <1>;
  qcom,msm-cpudai-tdm-data-delay = <1>;
  dai_pri_tdm_rx_0: qcom,msm-dai-q6-tdm-pri-rx-0 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36864>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };
 };

 tdm_pri_tx: qcom,msm-dai-tdm-pri-tx {
  compatible = "qcom,msm-dai-tdm";
  qcom,msm-cpudai-tdm-group-id = <37121>;
  qcom,msm-cpudai-tdm-group-num-ports = <1>;
  qcom,msm-cpudai-tdm-group-port-id = <36865>;
  qcom,msm-cpudai-tdm-clk-rate = <1536000>;
  qcom,msm-cpudai-tdm-clk-internal = <1>;
  qcom,msm-cpudai-tdm-sync-mode = <1>;
  qcom,msm-cpudai-tdm-sync-src = <1>;
  qcom,msm-cpudai-tdm-data-out = <0>;
  qcom,msm-cpudai-tdm-invert-sync = <1>;
  qcom,msm-cpudai-tdm-data-delay = <1>;
  dai_pri_tdm_tx_0: qcom,msm-dai-q6-tdm-pri-tx-0 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36865>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };
 };

 tdm_sec_rx: qcom,msm-dai-tdm-sec-rx {
  compatible = "qcom,msm-dai-tdm";
  qcom,msm-cpudai-tdm-group-id = <37136>;
  qcom,msm-cpudai-tdm-group-num-ports = <1>;
  qcom,msm-cpudai-tdm-group-port-id = <36880>;
  qcom,msm-cpudai-tdm-clk-rate = <1536000>;
  qcom,msm-cpudai-tdm-clk-internal = <1>;
  qcom,msm-cpudai-tdm-sync-mode = <1>;
  qcom,msm-cpudai-tdm-sync-src = <1>;
  qcom,msm-cpudai-tdm-data-out = <0>;
  qcom,msm-cpudai-tdm-invert-sync = <1>;
  qcom,msm-cpudai-tdm-data-delay = <1>;
  dai_sec_tdm_rx_0: qcom,msm-dai-q6-tdm-sec-rx-0 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36880>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };
 };

 tdm_sec_tx: qcom,msm-dai-tdm-sec-tx {
  compatible = "qcom,msm-dai-tdm";
  qcom,msm-cpudai-tdm-group-id = <37137>;
  qcom,msm-cpudai-tdm-group-num-ports = <1>;
  qcom,msm-cpudai-tdm-group-port-id = <36881>;
  qcom,msm-cpudai-tdm-clk-rate = <1536000>;
  qcom,msm-cpudai-tdm-clk-internal = <1>;
  qcom,msm-cpudai-tdm-sync-mode = <1>;
  qcom,msm-cpudai-tdm-sync-src = <1>;
  qcom,msm-cpudai-tdm-data-out = <0>;
  qcom,msm-cpudai-tdm-invert-sync = <1>;
  qcom,msm-cpudai-tdm-data-delay = <1>;
  dai_sec_tdm_tx_0: qcom,msm-dai-q6-tdm-sec-tx-0 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36881>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };
 };

 tdm_tert_rx: qcom,msm-dai-tdm-tert-rx {
  compatible = "qcom,msm-dai-tdm";
  qcom,msm-cpudai-tdm-group-id = <37152>;
  qcom,msm-cpudai-tdm-group-num-ports = <1>;
  qcom,msm-cpudai-tdm-group-port-id = <36896>;
  qcom,msm-cpudai-tdm-clk-rate = <1536000>;
  qcom,msm-cpudai-tdm-clk-internal = <1>;
  qcom,msm-cpudai-tdm-sync-mode = <1>;
  qcom,msm-cpudai-tdm-sync-src = <1>;
  qcom,msm-cpudai-tdm-data-out = <0>;
  qcom,msm-cpudai-tdm-invert-sync = <1>;
  qcom,msm-cpudai-tdm-data-delay = <1>;
  dai_tert_tdm_rx_0: qcom,msm-dai-q6-tdm-tert-rx-0 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36896>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };
 };

 tdm_tert_tx: qcom,msm-dai-tdm-tert-tx {
  compatible = "qcom,msm-dai-tdm";
  qcom,msm-cpudai-tdm-group-id = <37153>;
  qcom,msm-cpudai-tdm-group-num-ports = <1>;
  qcom,msm-cpudai-tdm-group-port-id = <36897 >;
  qcom,msm-cpudai-tdm-clk-rate = <1536000>;
  qcom,msm-cpudai-tdm-clk-internal = <1>;
  qcom,msm-cpudai-tdm-sync-mode = <1>;
  qcom,msm-cpudai-tdm-sync-src = <1>;
  qcom,msm-cpudai-tdm-data-out = <0>;
  qcom,msm-cpudai-tdm-invert-sync = <1>;
  qcom,msm-cpudai-tdm-data-delay = <1>;
  dai_tert_tdm_tx_0: qcom,msm-dai-q6-tdm-tert-tx-0 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36897 >;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };
 };

 tdm_quat_rx: qcom,msm-dai-tdm-quat-rx {
  compatible = "qcom,msm-dai-tdm";
  qcom,msm-cpudai-tdm-group-id = <37168>;
  qcom,msm-cpudai-tdm-group-num-ports = <1>;
  qcom,msm-cpudai-tdm-group-port-id = <36912>;
  qcom,msm-cpudai-tdm-clk-rate = <1536000>;
  qcom,msm-cpudai-tdm-clk-internal = <1>;
  qcom,msm-cpudai-tdm-sync-mode = <1>;
  qcom,msm-cpudai-tdm-sync-src = <1>;
  qcom,msm-cpudai-tdm-data-out = <0>;
  qcom,msm-cpudai-tdm-invert-sync = <1>;
  qcom,msm-cpudai-tdm-data-delay = <1>;
  dai_quat_tdm_rx_0: qcom,msm-dai-q6-tdm-quat-rx-0 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36912>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };
 };

 tdm_quat_tx: qcom,msm-dai-tdm-quat-tx {
  compatible = "qcom,msm-dai-tdm";
  qcom,msm-cpudai-tdm-group-id = <37169>;
  qcom,msm-cpudai-tdm-group-num-ports = <1>;
  qcom,msm-cpudai-tdm-group-port-id = <36913 >;
  qcom,msm-cpudai-tdm-clk-rate = <1536000>;
  qcom,msm-cpudai-tdm-clk-internal = <1>;
  qcom,msm-cpudai-tdm-sync-mode = <1>;
  qcom,msm-cpudai-tdm-sync-src = <1>;
  qcom,msm-cpudai-tdm-data-out = <0>;
  qcom,msm-cpudai-tdm-invert-sync = <1>;
  qcom,msm-cpudai-tdm-data-delay = <1>;
  dai_quat_tdm_tx_0: qcom,msm-dai-q6-tdm-quat-tx-0 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36913 >;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };
 };

 tdm_quin_rx: qcom,msm-dai-tdm-quin-rx {
  compatible = "qcom,msm-dai-tdm";
  qcom,msm-cpudai-tdm-group-id = <37184>;
  qcom,msm-cpudai-tdm-group-num-ports = <1>;
  qcom,msm-cpudai-tdm-group-port-id = <36928>;
  qcom,msm-cpudai-tdm-clk-rate = <1536000>;
  qcom,msm-cpudai-tdm-clk-internal = <1>;
  qcom,msm-cpudai-tdm-sync-mode = <1>;
  qcom,msm-cpudai-tdm-sync-src = <1>;
  qcom,msm-cpudai-tdm-data-out = <0>;
  qcom,msm-cpudai-tdm-invert-sync = <1>;
  qcom,msm-cpudai-tdm-data-delay = <1>;
  dai_quin_tdm_rx_0: qcom,msm-dai-q6-tdm-quin-rx-0 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36928>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };
 };

 tdm_quin_tx: qcom,msm-dai-tdm-quin-tx {
  compatible = "qcom,msm-dai-tdm";
  qcom,msm-cpudai-tdm-group-id = <37185>;
  qcom,msm-cpudai-tdm-group-num-ports = <1>;
  qcom,msm-cpudai-tdm-group-port-id = <36929>;
  qcom,msm-cpudai-tdm-clk-rate = <1536000>;
  qcom,msm-cpudai-tdm-clk-internal = <1>;
  qcom,msm-cpudai-tdm-sync-mode = <1>;
  qcom,msm-cpudai-tdm-sync-src = <1>;
  qcom,msm-cpudai-tdm-data-out = <0>;
  qcom,msm-cpudai-tdm-invert-sync = <1>;
  qcom,msm-cpudai-tdm-data-delay = <1>;
  dai_quin_tdm_tx_0: qcom,msm-dai-q6-tdm-quin-tx-0 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36929>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };
 };

 tdm_sen_rx: qcom,msm-dai-tdm-sen-rx {
  compatible = "qcom,msm-dai-tdm";
  qcom,msm-cpudai-tdm-group-id = <37200>;
  qcom,msm-cpudai-tdm-group-num-ports = <1>;
  qcom,msm-cpudai-tdm-group-port-id = <36944>;
  qcom,msm-cpudai-tdm-clk-rate = <1536000>;
  qcom,msm-cpudai-tdm-clk-internal = <1>;
  qcom,msm-cpudai-tdm-sync-mode = <1>;
  qcom,msm-cpudai-tdm-sync-src = <1>;
  qcom,msm-cpudai-tdm-data-out = <0>;
  qcom,msm-cpudai-tdm-invert-sync = <1>;
  qcom,msm-cpudai-tdm-data-delay = <1>;
  dai_sen_tdm_rx_0: qcom,msm-dai-q6-tdm-sen-rx-0 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36944>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };
 };

 tdm_sen_tx: qcom,msm-dai-tdm-sen-tx {
  compatible = "qcom,msm-dai-tdm";
  qcom,msm-cpudai-tdm-group-id = <37201>;
  qcom,msm-cpudai-tdm-group-num-ports = <1>;
  qcom,msm-cpudai-tdm-group-port-id = <36945>;
  qcom,msm-cpudai-tdm-clk-rate = <1536000>;
  qcom,msm-cpudai-tdm-clk-internal = <1>;
  qcom,msm-cpudai-tdm-sync-mode = <1>;
  qcom,msm-cpudai-tdm-sync-src = <1>;
  qcom,msm-cpudai-tdm-data-out = <0>;
  qcom,msm-cpudai-tdm-invert-sync = <1>;
  qcom,msm-cpudai-tdm-data-delay = <1>;
  dai_sen_tdm_tx_0: qcom,msm-dai-q6-tdm-sen-tx-0 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36945>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };
 };

 dai_pri_spdif_rx: qcom,msm-dai-q6-spdif-pri-rx {
  compatible = "qcom,msm-dai-q6-spdif";
  qcom,msm-dai-q6-dev-id = <20480>;
 };

 dai_pri_spdif_tx: qcom,msm-dai-q6-spdif-pri-tx {
  compatible = "qcom,msm-dai-q6-spdif";
  qcom,msm-dai-q6-dev-id = <20481>;
 };

 dai_sec_spdif_rx: qcom,msm-dai-q6-spdif-sec-rx {
  compatible = "qcom,msm-dai-q6-spdif";
  qcom,msm-dai-q6-dev-id = <20482>;
 };

 dai_sec_spdif_tx: qcom,msm-dai-q6-spdif-sec-tx {
  compatible = "qcom,msm-dai-q6-spdif";
  qcom,msm-dai-q6-dev-id = <20483>;
 };

 afe_loopback_tx: qcom,msm-dai-q6-afe-loopback-tx {
  compatible = "qcom,msm-dai-q6-dev";
  qcom,msm-dai-q6-dev-id = <24577>;
 };
};
# 3 "../arch/arm64/boot/dts/vendor/qcom/kona-audio.dtsi" 2

&msm_audio_ion {
 iommus = <&apps_smmu 0x1801 0x0>;
 qcom,smmu-sid-mask = /bits/ 64 <0xf>;
};

&soc {
 qcom,avtimer@39f0000 {
  compatible = "qcom,avtimer";
  reg = <0x039f000c 0x4>,
        <0x039f0010 0x4>;
  reg-names = "avtimer_lsb_addr", "avtimer_msb_addr";
  qcom,clk-div = <192>;
  qcom,clk-mult = <10>;
 };
};

&audio_apr {
 q6core: qcom,q6core-audio {
  compatible = "qcom,q6core-audio";

  lpass_core_hw_vote: vote_lpass_core_hw {
   compatible = "qcom,audio-ref-clk";
   qcom,codec-ext-clk-src = <9>;
   #clock-cells = <1>;
  };

  lpass_audio_hw_vote: vote_lpass_audio_hw {
   compatible = "qcom,audio-ref-clk";
   qcom,codec-ext-clk-src = <11>;
   #clock-cells = <1>;
  };

  bolero: bolero-cdc {
   compatible = "qcom,bolero-codec";
   clock-names = "lpass_core_hw_vote",
     "lpass_audio_hw_vote";
   clocks = <&lpass_core_hw_vote 0>,
     <&lpass_audio_hw_vote 0>;
   bolero-clk-rsc-mngr {
    compatible = "qcom,bolero-clk-rsc-mngr";
   };

   tx_macro: tx-macro@3220000 {
    swr2: tx_swr_master {
    };
   };

   rx_macro: rx-macro@3200000 {
    swr1: rx_swr_master {
    };
   };

   wsa_macro: wsa-macro@3240000 {
    swr0: wsa_swr_master {
    };
   };
  };
 };

 voice_mhi_audio: qcom,voice-mhi-audio {
  compatible = "qcom,voice-mhi-audio";
  memory-region = <&mailbox_mem>;
  voice_mhi_voting;
 };
};

&q6core {
 kona_snd: sound {
  compatible = "qcom,kona-asoc-snd";
  qcom,mi2s-audio-intf = <1>;
  qcom,auxpcm-audio-intf = <1>;
  qcom,tdm-audio-intf = <1>;
  qcom,wcn-bt = <0>;
  qcom,ext-disp-audio-rx = <0>;
  qcom,afe-rxtx-lb = <0>;

  clock-names = "lpass_audio_hw_vote";
  clocks = <&lpass_audio_hw_vote 0>;

  asoc-platform = <&pcm0>, <&pcm1>, <&pcm2>, <&voip>, <&voice>,
    <&loopback>, <&compress>, <&hostless>,
    <&afe>, <&lsm>, <&routing>, <&compr>,
    <&pcm_noirq>;
  asoc-platform-names = "msm-pcm-dsp.0", "msm-pcm-dsp.1",
    "msm-pcm-dsp.2", "msm-voip-dsp",
    "msm-pcm-voice", "msm-pcm-loopback",
    "msm-compress-dsp", "msm-pcm-hostless",
    "msm-pcm-afe", "msm-lsm-client",
    "msm-pcm-routing", "msm-compr-dsp",
    "msm-pcm-dsp-noirq";
  asoc-cpu = <&dai_dp>, <&dai_dp1>,
    <&dai_mi2s0>, <&dai_mi2s1>,
    <&dai_mi2s2>, <&dai_mi2s3>,
    <&dai_mi2s4>, <&dai_mi2s5>, <&dai_pri_auxpcm>,
    <&dai_sec_auxpcm>, <&dai_tert_auxpcm>,
    <&dai_quat_auxpcm>, <&dai_quin_auxpcm>,
    <&dai_sen_auxpcm>,
    <&afe_pcm_rx>, <&afe_pcm_tx>, <&afe_proxy_rx>,
    <&afe_proxy_tx>, <&incall_record_rx>,
    <&incall_record_tx>, <&incall_music_rx>,
    <&incall_music_2_rx>,
    <&proxy_rx>, <&proxy_tx>,
    <&usb_audio_rx>, <&usb_audio_tx>,
    <&sb_7_rx>, <&sb_7_tx>,
    <&dai_pri_tdm_rx_0>, <&dai_pri_tdm_tx_0>,
    <&dai_sec_tdm_rx_0>, <&dai_sec_tdm_tx_0>,
    <&dai_tert_tdm_rx_0>, <&dai_tert_tdm_tx_0>,
    <&dai_quat_tdm_rx_0>, <&dai_quat_tdm_tx_0>,
    <&dai_quin_tdm_rx_0>, <&dai_quin_tdm_tx_0>,
    <&dai_sen_tdm_rx_0>, <&dai_sen_tdm_tx_0>,
    <&wsa_cdc_dma_0_rx>, <&wsa_cdc_dma_0_tx>,
    <&wsa_cdc_dma_1_rx>, <&wsa_cdc_dma_1_tx>,
    <&wsa_cdc_dma_2_tx>,
    <&va_cdc_dma_0_tx>, <&va_cdc_dma_1_tx>,
    <&va_cdc_dma_2_tx>,
    <&rx_cdc_dma_0_rx>, <&tx_cdc_dma_0_tx>,
    <&rx_cdc_dma_1_rx>, <&tx_cdc_dma_1_tx>,
    <&rx_cdc_dma_2_rx>, <&tx_cdc_dma_2_tx>,
    <&rx_cdc_dma_3_rx>, <&tx_cdc_dma_3_tx>,
    <&rx_cdc_dma_4_rx>, <&tx_cdc_dma_4_tx>,
    <&rx_cdc_dma_5_rx>, <&tx_cdc_dma_5_tx>,
    <&rx_cdc_dma_6_rx>, <&rx_cdc_dma_7_rx>,
    <&afe_loopback_tx>;
  asoc-cpu-names = "msm-dai-q6-dp.0", "msm-dai-q6-dp.1",
    "msm-dai-q6-mi2s.0", "msm-dai-q6-mi2s.1",
    "msm-dai-q6-mi2s.2", "msm-dai-q6-mi2s.3",
    "msm-dai-q6-mi2s.4", "msm-dai-q6-mi2s.5",
    "msm-dai-q6-auxpcm.1",
    "msm-dai-q6-auxpcm.2", "msm-dai-q6-auxpcm.3",
    "msm-dai-q6-auxpcm.4", "msm-dai-q6-auxpcm.5",
    "msm-dai-q6-auxpcm.6", "msm-dai-q6-dev.224",
    "msm-dai-q6-dev.225", "msm-dai-q6-dev.241",
    "msm-dai-q6-dev.240", "msm-dai-q6-dev.32771",
    "msm-dai-q6-dev.32772", "msm-dai-q6-dev.32773",
    "msm-dai-q6-dev.32770",
    "msm-dai-q6-dev.8194", "msm-dai-q6-dev.8195",
    "msm-dai-q6-dev.28672", "msm-dai-q6-dev.28673",
    "msm-dai-q6-dev.16398", "msm-dai-q6-dev.16399",
    "msm-dai-q6-tdm.36864", "msm-dai-q6-tdm.36865",
    "msm-dai-q6-tdm.36880", "msm-dai-q6-tdm.36881",
    "msm-dai-q6-tdm.36896", "msm-dai-q6-tdm.36897",
    "msm-dai-q6-tdm.36912", "msm-dai-q6-tdm.36913",
    "msm-dai-q6-tdm.36928", "msm-dai-q6-tdm.36929",
    "msm-dai-q6-tdm.36944", "msm-dai-q6-tdm.36945",
    "msm-dai-cdc-dma-dev.45056",
    "msm-dai-cdc-dma-dev.45057",
    "msm-dai-cdc-dma-dev.45058",
    "msm-dai-cdc-dma-dev.45059",
    "msm-dai-cdc-dma-dev.45061",
    "msm-dai-cdc-dma-dev.45089",
    "msm-dai-cdc-dma-dev.45091",
    "msm-dai-cdc-dma-dev.45093",
    "msm-dai-cdc-dma-dev.45104",
    "msm-dai-cdc-dma-dev.45105",
    "msm-dai-cdc-dma-dev.45106",
    "msm-dai-cdc-dma-dev.45107",
    "msm-dai-cdc-dma-dev.45108",
    "msm-dai-cdc-dma-dev.45109",
    "msm-dai-cdc-dma-dev.45110",
    "msm-dai-cdc-dma-dev.45111",
    "msm-dai-cdc-dma-dev.45112",
    "msm-dai-cdc-dma-dev.45113",
    "msm-dai-cdc-dma-dev.45114",
    "msm-dai-cdc-dma-dev.45115",
    "msm-dai-cdc-dma-dev.45116",
    "msm-dai-cdc-dma-dev.45118",
    "msm-dai-q6-dev.24577";
  fsa4480-i2c-handle = <&fsa4480>;
 };
};

&qupv3_se15_i2c {
 status = "ok";

 fsa4480: fsa4480@42 {
  compatible = "qcom,fsa4480-i2c";
  reg = <0x42>;
  pinctrl-names = "default";
  pinctrl-0 = <&fsa_hs_det>;
  fsa4480,hs-det-gpio = <&tlmm 11 0x00>;
 };


 max989xx@39 {
  compatible = "maxim,max98927L";
  reg = <0x39>;
  mono_stereo_mode = <3>;
  interleave_mode = <1>;
  range_mohms = <4800 7800>;
  maxim,98927-reset-gpio = <&tlmm 91 0x00>;
  max989xx_vdd-supply = <&pm8150_s4>;
  status = "okay";
 };
 max989xx@3a {
  compatible = "maxim,max98927R";
  reg = <0x3a>;
  mono_stereo_mode = <3>;
  interleave_mode = <1>;
  range_mohms = <5500 8500>;
  maxim,98927-reset-gpio = <&tlmm 99 0x00>;
  max989xx_vdd-supply = <&pm8150_s4>;
  status = "okay";
 };

};


&tlmm {
 fsa_hs_det: fsa_hs_det {
  mux {
   pins = "gpio11";
   function = "gpio";
  };

  config {
   pins = "gpio11";
   drive-strength = <2>;
   bias-disable;
   output-high;
  };
 };
};
# 5093 "../arch/arm64/boot/dts/vendor/qcom/kona.dtsi" 2
# 1 "../arch/arm64/boot/dts/vendor/qcom/kona-audio-ar.dtsi" 1
# 1 "../scripts/dtc/include-prefixes/dt-bindings/sound/qcom,gpr.h" 1
# 2 "../arch/arm64/boot/dts/vendor/qcom/kona-audio-ar.dtsi" 2

&glink_adsp {
 audio_gpr: qcom,gpr {
  compatible = "qcom,gpr";
  qcom,glink-channels = "adsp_apps";
  qcom,intents = <0x200 20>;
  reg = <0x2>;
  spf_core {
   compatible = "qcom,spf_core";
   reg = <0x3>;
  };

  audio-pkt {
   compatible = "qcom,audio-pkt";
   qcom,audiopkt-ch-name = "apr_audio_svc";
   reg = <0x17>;
  };

  audio_prm: q6prm {
   compatible = "qcom,audio_prm";
   reg = <0x7>;
  };

  voice-mhi {
   compatible = "qcom,voice_mhi_gpr";
   reg = <0x6>;
  };
 };
};

&soc {
 spf_core_platform: spf_core_platform {
  compatible = "qcom,spf-core-platform";
 };

 audio_pkt_core_platform: qcom,audio-pkt-core-platform {
  compatible = "qcom,audio-pkt-core-platform";
 };
};

&spf_core_platform {
 msm_audio_ion_ar: qcom,msm-audio-ion-ar {
  compatible = "qcom,msm-audio-ion";
  qcom,smmu-version = <2>;
  qcom,smmu-enabled;
  iommus = <&apps_smmu 0x1801 0x0>;
  qcom,iommu-dma-addr-pool = <0x10000000 0x10000000>;
  qcom,smmu-sid-mask = /bits/ 64 <0xf>;
 };

 lpass_core_hw_vote_ar: vote_lpass_core_hw_ar {
  compatible = "qcom,audio-ref-clk";
  qcom,codec-ext-clk-src = <9>;
  #clock-cells = <1>;
 };

 lpass_audio_hw_vote_ar: vote_lpass_audio_hw_ar {
  compatible = "qcom,audio-ref-clk";
  qcom,codec-ext-clk-src = <11>;
  #clock-cells = <1>;
 };

 bolero_ar: bolero-cdc-ar {
  compatible = "qcom,bolero-codec";
  clock-names = "lpass_core_hw_vote",
    "lpass_audio_hw_vote";
  clocks = <&lpass_core_hw_vote_ar 0>,
    <&lpass_audio_hw_vote_ar 0>;
  bolero-clk-rsc-mngr-ar {
   compatible = "qcom,bolero-clk-rsc-mngr";
  };

  tx_macro_ar: tx-macro-ar@3220000 {
   swr_ar2: tx_swr_master_ar {
   };
  };

  rx_macro_ar: rx-macro-ar@3200000 {
   swr_ar1: rx_swr_master_ar {
   };
  };

  wsa_macro_ar: wsa-macro-ar@3240000 {
   swr_ar0: wsa_swr_master_ar {
   };
  };
 };

 voice_mhi_audio_ar: qcom,voice-mhi-audio-ar {
  compatible = "qcom,voice-mhi-audio";
  memory-region = <&mailbox_mem>;
  voice_mhi_voting;
 };

 kona_snd_ar: sound_ar {
  compatible = "qcom,kona-asoc-snd";
  qcom,mi2s-audio-intf = <1>;
  qcom,auxpcm-audio-intf = <1>;
  qcom,tdm-audio-intf = <1>;
  qcom,wcn-bt = <0>;
  qcom,ext-disp-audio-rx = <0>;
  qcom,afe-rxtx-lb = <0>;

  clock-names = "lpass_audio_hw_vote";
  clocks = <&lpass_audio_hw_vote_ar 0>;
  fsa4480-i2c-handle = <&fsa4480>;
 };
};
# 5094 "../arch/arm64/boot/dts/vendor/qcom/kona.dtsi" 2
# 1 "../arch/arm64/boot/dts/vendor/qcom/kona-thermal.dtsi" 1
# 1 "../scripts/dtc/include-prefixes/dt-bindings/thermal/thermal.h" 1
# 2 "../arch/arm64/boot/dts/vendor/qcom/kona-thermal.dtsi" 2
# 1 "../scripts/dtc/include-prefixes/dt-bindings/thermal/qmi_thermal.h" 1
# 3 "../arch/arm64/boot/dts/vendor/qcom/kona-thermal.dtsi" 2

&cpufreq_hw {
 qcom,cpu-isolation {
  compatible = "qcom,cpu-isolate";
  cpu0_isolate: cpu0-isolate {
   qcom,cpu = <&CPU0>;
   #cooling-cells = <2>;
  };

  cpu1_isolate: cpu1-isolate {
   qcom,cpu = <&CPU1>;
   #cooling-cells = <2>;
  };

  cpu2_isolate: cpu2-isolate {
   qcom,cpu = <&CPU2>;
   #cooling-cells = <2>;
  };

  cpu3_isolate: cpu3-isolate {
   qcom,cpu = <&CPU3>;
   #cooling-cells = <2>;
  };

  cpu4_isolate: cpu4-isolate {
   qcom,cpu = <&CPU4>;
   #cooling-cells = <2>;
  };

  cpu5_isolate: cpu5-isolate {
   qcom,cpu = <&CPU5>;
   #cooling-cells = <2>;
  };

  cpu6_isolate: cpu6-isolate {
   qcom,cpu = <&CPU6>;
   #cooling-cells = <2>;
  };

  cpu7_isolate: cpu7-isolate {
   qcom,cpu = <&CPU7>;
   #cooling-cells = <2>;
  };
 };

 qcom,limits-dcvs {
  compatible = "qcom,msm-hw-limits";
  isens_vref_0p8-supply = <&pm8150_l5_ao>;
  isens-vref-0p8-settings = <880000 880000 20000>;
  isens_vref_1p8-supply = <&pm8150_l12_ao>;
  isens-vref-1p8-settings = <1800000 1800000 20000>;
 };
};

&soc {
 qmi-tmd-devices {
  compatible = "qcom,qmi-cooling-devices";

  modem {
   qcom,instance-id = <0x64>;

   modem_pa: modem_pa {
    qcom,qmi-dev-name = "pa";
    #cooling-cells = <2>;
   };

   modem_pa_fr1: modem_pa_fr1 {
    qcom,qmi-dev-name = "pa_fr1";
    #cooling-cells = <2>;
   };

   modem_tj: modem_tj {
    qcom,qmi-dev-name = "modem";
    #cooling-cells = <2>;
   };

   modem_current: modem_current {
    qcom,qmi-dev-name = "modem_current";
    #cooling-cells = <2>;
   };

   modem_skin: modem_skin {
    qcom,qmi-dev-name = "modem_skin";
    #cooling-cells = <2>;
   };

   modem_mmw_skin0: modem_mmw_skin0 {
    qcom,qmi-dev-name = "mmw_skin0";
    #cooling-cells = <2>;
   };

   modem_mmw_skin1: modem_mmw_skin1 {
    qcom,qmi-dev-name = "mmw_skin1";
    #cooling-cells = <2>;
   };

   modem_mmw_skin2: modem_mmw_skin2 {
    qcom,qmi-dev-name = "mmw_skin2";
    #cooling-cells = <2>;
   };

   modem_mmw_skin3: modem_mmw_skin3 {
    qcom,qmi-dev-name = "mmw_skin3";
    #cooling-cells = <2>;
   };

   modem_mmw0: modem_mmw0 {
    qcom,qmi-dev-name = "mmw0";
    #cooling-cells = <2>;
   };

   modem_mmw1: modem_mmw1 {
    qcom,qmi-dev-name = "mmw1";
    #cooling-cells = <2>;
   };

   modem_mmw2: modem_mmw2 {
    qcom,qmi-dev-name = "mmw2";
    #cooling-cells = <2>;
   };

   modem_mmw3: modem_mmw3 {
    qcom,qmi-dev-name = "mmw3";
    #cooling-cells = <2>;
   };

   modem_bcl: modem_bcl {
    qcom,qmi-dev-name = "vbatt_low";
    #cooling-cells = <2>;
   };

   modem_charge_state: modem_charge_state {
    qcom,qmi-dev-name = "charge_state";
    #cooling-cells = <2>;
   };
  };
 };

 qmi_sensor: qmi-ts-sensors {
  compatible = "qcom,qmi-sensors";
  #thermal-sensor-cells = <1>;

  modem {
   qcom,instance-id = <0x64>;
   qcom,qmi-sensor-names = "pa",
      "pa_1",
      "qfe_wtr0",
      "modem_tsens",
      "qfe_mmw0",
      "qfe_mmw1",
      "qfe_mmw2",
      "qfe_mmw3",
      "xo_therm",
      "qfe_mmw_streamer0",
      "qfe_mmw0_mod",
      "qfe_mmw1_mod",
      "qfe_mmw2_mod",
      "qfe_mmw3_mod",
      "qfe_ret_pa0",
      "qfe_wtr_pa0",
      "qfe_wtr_pa1",
      "qfe_wtr_pa2",
      "qfe_wtr_pa3",
      "sys_therm1",
      "sys_therm2",
      "modem_tsens1";
  };
 };

 lmh_isense_cdsp {
  compatible = "qcom,msm-limits-cdsp";
 };
};

&thermal_zones {
 aoss0-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&tsens0 0>;
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
   active-config1 {
    temperature = <115000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 cpu-0-0-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&tsens0 1>;
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
   active-config1 {
    temperature = <115000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 cpu-0-1-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&tsens0 2>;
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
   active-config1 {
    temperature = <115000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 cpu-0-2-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&tsens0 3>;
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
   active-config1 {
    temperature = <115000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 cpu-0-3-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens0 4>;
  thermal-governor = "user_space";
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
   active-config1 {
    temperature = <115000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 cpuss-0-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens0 5>;
  thermal-governor = "user_space";
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
   active-config1 {
    temperature = <115000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 cpuss-1-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens0 6>;
  thermal-governor = "user_space";
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
   active-config1 {
    temperature = <115000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 cpu-1-0-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens0 7>;
  thermal-governor = "user_space";
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
   active-config1 {
    temperature = <115000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 cpu-1-1-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens0 8>;
  thermal-governor = "user_space";
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
   active-config1 {
    temperature = <115000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 cpu-1-2-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens0 9>;
  thermal-governor = "user_space";
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
   active-config1 {
    temperature = <115000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 cpu-1-3-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens0 10>;
  thermal-governor = "user_space";
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
   active-config1 {
    temperature = <115000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 cpu-1-4-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens0 11>;
  thermal-governor = "user_space";
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
   active-config1 {
    temperature = <115000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 cpu-1-5-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens0 12>;
  thermal-governor = "user_space";
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
   active-config1 {
    temperature = <115000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 cpu-1-6-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens0 13>;
  thermal-governor = "user_space";
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
   active-config1 {
    temperature = <115000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 cpu-1-7-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens0 14>;
  thermal-governor = "user_space";
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
   active-config1 {
    temperature = <115000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 gpuss-0-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens0 15>;
  thermal-governor = "user_space";
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
   active-config1 {
    temperature = <115000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 aoss-1-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens1 0>;
  thermal-governor = "user_space";
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
   active-config1 {
    temperature = <115000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 cwlan-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens1 1>;
  thermal-governor = "user_space";
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
   active-config1 {
    temperature = <115000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 video-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens1 2>;
  thermal-governor = "user_space";
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
   active-config1 {
    temperature = <115000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 ddr-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens1 3>;
  thermal-governor = "user_space";
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
   active-config1 {
    temperature = <115000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 q6-hvx-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens1 4>;
  thermal-governor = "user_space";
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
   active-config1 {
    temperature = <115000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 camera-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens1 5>;
  thermal-governor = "user_space";
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
   active-config1 {
    temperature = <115000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 cmpss-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens1 6>;
  thermal-governor = "user_space";
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
   active-config1 {
    temperature = <115000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 npu-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens1 7>;
  thermal-governor = "user_space";
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
   active-config1 {
    temperature = <115000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 gpuss-1-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&tsens1 8>;
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
   active-config1 {
    temperature = <115000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 gpuss-max-step {
  polling-delay-passive = <10>;
  polling-delay = <100>;
  thermal-governor = "step_wise";
  wake-capable-sensor;
  trips {
   gpu_trip0: gpu-trip0 {
    temperature = <95000>;
    hysteresis = <0>;
    type = "passive";
   };
  };

  cooling-maps {
   gpu_cdev {
    trip = <&gpu_trip0>;
    cooling-device = <&msm_gpu (~0)
       (~0)>;
   };
  };
 };

 apc-0-max-step {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "step_wise";
  wake-capable-sensor;
  trips {
   silver-trip {
    temperature = <120000>;
    hysteresis = <0>;
    type = "passive";
   };
  };
 };

 apc-1-max-step {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "step_wise";
  wake-capable-sensor;
  trips {
   gold-trip {
    temperature = <120000>;
    hysteresis = <0>;
    type = "passive";
   };
  };
 };

 pop-mem-step {
  polling-delay-passive = <10>;
  polling-delay = <0>;
  thermal-sensors = <&tsens1 3>;
  thermal-governor = "step_wise";
  wake-capable-sensor;
  trips {
   pop_trip: pop-trip {
    temperature = <95000>;
    hysteresis = <0>;
    type = "passive";
   };
  };

  cooling-maps {
   pop_cdev4 {
    trip = <&pop_trip>;
    cooling-device =
     <&CPU4 (~0)
      (~0)>;
   };

   pop_cdev7 {
    trip = <&pop_trip>;
    cooling-device =
     <&CPU7 (~0)
      (~0)>;
   };
  };
 };

 cpu-0-0-step {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "step_wise";
  thermal-sensors = <&tsens0 1>;
  wake-capable-sensor;
  trips {
   cpu00_config: cpu00-config {
    temperature = <110000>;
    hysteresis = <10000>;
    type = "passive";
   };
  };

  cooling-maps {
   cpu00_cdev {
    trip = <&cpu00_config>;
    cooling-device = <&cpu0_isolate 1 1>;
   };
  };
 };

 cpu-0-1-step {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "step_wise";
  thermal-sensors = <&tsens0 2>;
  wake-capable-sensor;
  trips {
   cpu01_config: cpu01-config {
    temperature = <110000>;
    hysteresis = <10000>;
    type = "passive";
   };
  };

  cooling-maps {
   cpu01_cdev {
    trip = <&cpu01_config>;
    cooling-device = <&cpu1_isolate 1 1>;
   };
  };
 };

 cpu-0-2-step {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "step_wise";
  thermal-sensors = <&tsens0 3>;
  wake-capable-sensor;
  trips {
   cpu02_config: cpu02-config {
    temperature = <110000>;
    hysteresis = <10000>;
    type = "passive";
   };
  };

  cooling-maps {
   cpu02_cdev {
    trip = <&cpu02_config>;
    cooling-device = <&cpu2_isolate 1 1>;
   };
  };
 };

 cpu-0-3-step {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens0 4>;
  thermal-governor = "step_wise";
  wake-capable-sensor;
  trips {
   cpu03_config: cpu03-config {
    temperature = <110000>;
    hysteresis = <10000>;
    type = "passive";
   };
  };

  cooling-maps {
   cpu03_cdev {
    trip = <&cpu03_config>;
    cooling-device = <&cpu3_isolate 1 1>;
   };
  };
 };

 cpu-1-0-step {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens0 7>;
  thermal-governor = "step_wise";
  wake-capable-sensor;
  trips {
   cpufreq_10_config: cpufreq-10-config {
    temperature = <75000>;
    hysteresis = <5000>;
    type = "passive";
   };

   cpu10_config: cpu10-config {
    temperature = <110000>;
    hysteresis = <10000>;
    type = "passive";
   };
  };

  cooling-maps {
   cpufreq_cdev {
    trip = <&cpufreq_10_config>;
    cooling-device = <&cpu7_notify 1 1>;
   };

   cpu10_cdev {
    trip = <&cpu10_config>;
    cooling-device = <&cpu4_isolate 1 1>;
   };
  };
 };

 cpu-1-1-step {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens0 8>;
  thermal-governor = "step_wise";
  wake-capable-sensor;
  trips {
   cpufreq_11_config: cpufreq-11-config {
    temperature = <75000>;
    hysteresis = <5000>;
    type = "passive";
   };

   cpu11_config: cpu11-config {
    temperature = <110000>;
    hysteresis = <10000>;
    type = "passive";
   };
  };

  cooling-maps {
   cpufreq_cdev {
    trip = <&cpufreq_11_config>;
    cooling-device = <&cpu7_notify 1 1>;
   };

   cpu11_cdev {
    trip = <&cpu11_config>;
    cooling-device = <&cpu5_isolate 1 1>;
   };
  };
 };

 cpu-1-2-step {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens0 9>;
  thermal-governor = "step_wise";
  wake-capable-sensor;
  trips {
   cpufreq_12_config: cpufreq-12-config {
    temperature = <75000>;
    hysteresis = <5000>;
    type = "passive";
   };

   cpu12_config: cpu12-config {
    temperature = <110000>;
    hysteresis = <10000>;
    type = "passive";
   };
  };

  cooling-maps {
   cpufreq_cdev {
    trip = <&cpufreq_12_config>;
    cooling-device = <&cpu7_notify 1 1>;
   };

   cpu12_cdev {
    trip = <&cpu12_config>;
    cooling-device = <&cpu6_isolate 1 1>;
   };
  };
 };

 cpu-1-3-step {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens0 10>;
  thermal-governor = "step_wise";
  wake-capable-sensor;
  trips {
   cpufreq_13_config: cpufreq-13-config {
    temperature = <75000>;
    hysteresis = <5000>;
    type = "passive";
   };

   cpu13_config: cpu13-config {
    temperature = <110000>;
    hysteresis = <10000>;
    type = "passive";
   };
  };

  cooling-maps {
   cpufreq_cdev {
    trip = <&cpufreq_13_config>;
    cooling-device = <&cpu7_notify 1 1>;
   };

   cpu13_cdev {
    trip = <&cpu13_config>;
    cooling-device = <&cpu7_isolate 1 1>;
   };
  };
 };

 cpu-1-4-step {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens0 11>;
  thermal-governor = "step_wise";
  wake-capable-sensor;
  trips {
   cpufreq_14_config: cpufreq-14-config {
    temperature = <75000>;
    hysteresis = <5000>;
    type = "passive";
   };

   cpu14_config: cpu14-config {
    temperature = <110000>;
    hysteresis = <10000>;
    type = "passive";
   };
  };

  cooling-maps {
   cpufreq_cdev {
    trip = <&cpufreq_14_config>;
    cooling-device = <&cpu7_notify 1 1>;
   };

   cpu14_cdev {
    trip = <&cpu14_config>;
    cooling-device = <&cpu4_isolate 1 1>;
   };
  };
 };

 cpu-1-5-step {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens0 12>;
  thermal-governor = "step_wise";
  wake-capable-sensor;
  trips {
   cpufreq_15_config: cpufreq-15-config {
    temperature = <75000>;
    hysteresis = <5000>;
    type = "passive";
   };

   cpu15_config: cpu15-config {
    temperature = <110000>;
    hysteresis = <10000>;
    type = "passive";
   };
  };

  cooling-maps {
   cpufreq_cdev {
    trip = <&cpufreq_15_config>;
    cooling-device = <&cpu7_notify 1 1>;
   };

   cpu15_cdev {
    trip = <&cpu15_config>;
    cooling-device = <&cpu5_isolate 1 1>;
   };
  };
 };

 cpu-1-6-step {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens0 13>;
  thermal-governor = "step_wise";
  wake-capable-sensor;
  trips {
   cpufreq_16_config: cpufreq-16-config {
    temperature = <75000>;
    hysteresis = <5000>;
    type = "passive";
   };

   cpu16_config: cpu16-config {
    temperature = <110000>;
    hysteresis = <10000>;
    type = "passive";
   };
  };

  cooling-maps {
   cpufreq_cdev {
    trip = <&cpufreq_16_config>;
    cooling-device = <&cpu7_notify 1 1>;
   };

   cpu16_cdev {
    trip = <&cpu16_config>;
    cooling-device = <&cpu6_isolate 1 1>;
   };
  };
 };

 cpu-1-7-step {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens0 14>;
  thermal-governor = "step_wise";
  wake-capable-sensor;
  trips {
   cpufreq_17_config: cpufreq-17-config {
    temperature = <75000>;
    hysteresis = <5000>;
    type = "passive";
   };

   cpu17_config: cpu17-config {
    temperature = <110000>;
    hysteresis = <10000>;
    type = "passive";
   };
  };

  cooling-maps {
   cpufreq_cdev {
    trip = <&cpufreq_17_config>;
    cooling-device = <&cpu7_notify 1 1>;
   };

   cpu17_cdev {
    trip = <&cpu17_config>;
    cooling-device = <&cpu7_isolate 1 1>;
   };
  };
 };

 cwlan-step {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens1 1>;
  thermal-governor = "step_wise";
  wake-capable-sensor;
  trips {
   cwlan_trip0: cwlan-trip0 {
    temperature = <100000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };

  cooling-maps {
   cdsp-cdev {
    trip = <&cwlan_trip0>;
    cooling-device = <&msm_cdsp_rm 3 3>;
   };

   gpu-cdev {
    trip = <&cwlan_trip0>;
    cooling-device = <&msm_gpu (((~0) - 1)-1)
       (((~0) - 1)-1)>;
   };

   modem-pa-cdev {
    trip = <&cwlan_trip0>;
    cooling-device = <&modem_pa 3 3>;
   };

   modem-tj-cdev {
    trip = <&cwlan_trip0>;
    cooling-device = <&modem_tj 3 3>;
   };

   npu_cdev {
    trip = <&cwlan_trip0>;
    cooling-device = <&msm_npu (((~0) - 1)-3)
       (((~0) - 1)-3)>;
   };
  };
 };

 video-step {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens1 2>;
  thermal-governor = "step_wise";
  wake-capable-sensor;
  trips {
   video_trip0: video-trip0 {
    temperature = <100000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };

  cooling-maps {
   cdsp-cdev {
    trip = <&video_trip0>;
    cooling-device = <&msm_cdsp_rm 3 3>;
   };

   gpu-cdev {
    trip = <&video_trip0>;
    cooling-device = <&msm_gpu (((~0) - 1)-1)
       (((~0) - 1)-1)>;
   };

   modem-pa-cdev {
    trip = <&video_trip0>;
    cooling-device = <&modem_pa 3 3>;
   };

   modem-tj-cdev {
    trip = <&video_trip0>;
    cooling-device = <&modem_tj 3 3>;
   };

   npu_cdev {
    trip = <&video_trip0>;
    cooling-device = <&msm_npu (((~0) - 1)-3)
       (((~0) - 1)-3)>;
   };
  };
 };

 ddr-step {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens1 3>;
  thermal-governor = "step_wise";
  wake-capable-sensor;
  trips {
   ddr_trip0: ddr-trip0 {
    temperature = <100000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };

  cooling-maps {
   cdsp-cdev {
    trip = <&ddr_trip0>;
    cooling-device = <&msm_cdsp_rm 3 3>;
   };

   gpu-cdev {
    trip = <&ddr_trip0>;
    cooling-device = <&msm_gpu (((~0) - 1)-1)
       (((~0) - 1)-1)>;
   };

   modem-pa-cdev {
    trip = <&ddr_trip0>;
    cooling-device = <&modem_pa 3 3>;
   };

   modem-tj-cdev {
    trip = <&ddr_trip0>;
    cooling-device = <&modem_tj 3 3>;
   };

   npu_cdev {
    trip = <&ddr_trip0>;
    cooling-device = <&msm_npu (((~0) - 1)-3)
       (((~0) - 1)-3)>;
   };
  };
 };

 q6-hvx-step {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens1 4>;
  thermal-governor = "step_wise";
  wake-capable-sensor;
  trips {
   q6_hvx_trip0: q6-hvx-trip0 {
    temperature = <100000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };

  cooling-maps {
   cdsp-cdev {
    trip = <&q6_hvx_trip0>;
    cooling-device = <&msm_cdsp_rm 3 3>;
   };

   gpu-cdev {
    trip = <&q6_hvx_trip0>;
    cooling-device = <&msm_gpu (((~0) - 1)-1)
       (((~0) - 1)-1)>;
   };

   modem-pa-cdev {
    trip = <&q6_hvx_trip0>;
    cooling-device = <&modem_pa 3 3>;
   };

   modem-tj-cdev {
    trip = <&q6_hvx_trip0>;
    cooling-device = <&modem_tj 3 3>;
   };

   npu_cdev {
    trip = <&q6_hvx_trip0>;
    cooling-device = <&msm_npu (((~0) - 1)-3)
       (((~0) - 1)-3)>;
   };
  };
 };

 camera-step {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens1 5>;
  thermal-governor = "step_wise";
  wake-capable-sensor;
  trips {
   camera_trip0: camera-trip0 {
    temperature = <100000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };

  cooling-maps {
   cdsp-cdev {
    trip = <&camera_trip0>;
    cooling-device = <&msm_cdsp_rm 3 3>;
   };

   gpu-cdev {
    trip = <&camera_trip0>;
    cooling-device = <&msm_gpu (((~0) - 1)-1)
       (((~0) - 1)-1)>;
   };

   modem-pa-cdev {
    trip = <&camera_trip0>;
    cooling-device = <&modem_pa 3 3>;
   };

   modem-tj-cdev {
    trip = <&camera_trip0>;
    cooling-device = <&modem_tj 3 3>;
   };

   npu_cdev {
    trip = <&camera_trip0>;
    cooling-device = <&msm_npu (((~0) - 1)-3)
       (((~0) - 1)-3)>;
   };
  };
 };

 cmpss-step {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens1 6>;
  thermal-governor = "step_wise";
  wake-capable-sensor;
  trips {
   cmpss_trip0: cmpss-trip0 {
    temperature = <100000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };

  cooling-maps {
   cdsp-cdev {
    trip = <&cmpss_trip0>;
    cooling-device = <&msm_cdsp_rm 3 3>;
   };

   gpu-cdev {
    trip = <&cmpss_trip0>;
    cooling-device = <&msm_gpu (((~0) - 1)-1)
       (((~0) - 1)-1)>;
   };

   modem-pa-cdev {
    trip = <&cmpss_trip0>;
    cooling-device = <&modem_pa 3 3>;
   };

   modem-tj-cdev {
    trip = <&cmpss_trip0>;
    cooling-device = <&modem_tj 3 3>;
   };

   npu_cdev {
    trip = <&cmpss_trip0>;
    cooling-device = <&msm_npu (((~0) - 1)-3)
       (((~0) - 1)-3)>;
   };
  };
 };

 npu-step {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens1 7>;
  thermal-governor = "step_wise";
  wake-capable-sensor;
  trips {
   npu_trip0: npu-trip0 {
    temperature = <100000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };

  cooling-maps {
   cdsp-cdev {
    trip = <&npu_trip0>;
    cooling-device = <&msm_cdsp_rm 3 3>;
   };

   gpu-cdev {
    trip = <&npu_trip0>;
    cooling-device = <&msm_gpu (((~0) - 1)-1)
       (((~0) - 1)-1)>;
   };

   modem-pa-cdev {
    trip = <&npu_trip0>;
    cooling-device = <&modem_pa 3 3>;
   };

   modem-tj-cdev {
    trip = <&npu_trip0>;
    cooling-device = <&modem_tj 3 3>;
   };

   npu_cdev {
    trip = <&npu_trip0>;
    cooling-device = <&msm_npu (((~0) - 1)-3)
       (((~0) - 1)-3)>;
   };
  };
 };

 modem-lte-sub6-pa1 {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&qmi_sensor
    (0x64 +0)>;
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 modem-lte-sub6-pa2 {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&qmi_sensor
    (0x64 +1)>;
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 modem-mmw0-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&qmi_sensor
    (0x64 +6)>;
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 modem-mmw1-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&qmi_sensor
    (0x64 +7)>;
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 modem-mmw2-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&qmi_sensor
    (0x64 +8)>;
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 modem-mmw3-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&qmi_sensor
    (0x64 +9)>;
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 modem-skin-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&qmi_sensor
    (0x64 +10)>;
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 modem-wifi-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&qmi_sensor
    (0x64 +23)>;
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 modem-ambient-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&qmi_sensor
    (0x64 +24)>;
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 modem-0-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&qmi_sensor
    (0x64 +5)>;
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 modem-1-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&qmi_sensor
    (0x64 +25)>;
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 modem-streamer-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&qmi_sensor
    (0x64 +13)>;
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 modem-mmw0-mod-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&qmi_sensor
    (0x64 +14)>;
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 modem-mmw1-mod-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&qmi_sensor
    (0x64 +15)>;
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 modem-mmw2-mod-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&qmi_sensor
    (0x64 +16)>;
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 modem-mmw3-mod-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&qmi_sensor
    (0x64 +17)>;
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };
};
# 5095 "../arch/arm64/boot/dts/vendor/qcom/kona.dtsi" 2
# 1 "../arch/arm64/boot/dts/vendor/qcom/kona-vidc.dtsi" 1




&soc {
 msm_vidc: qcom,vidc@aa00000 {
  compatible = "qcom,msm-vidc", "qcom,kona-vidc";
  status = "ok";
  sku-index = <0>;
  reg = <0x0aa00000 0x00100000>;
  interrupts = <0 174 4>;


  #address-cells = <1>;
  #size-cells = <1>;


  cache-slice-names = "vidsc0";


  iris-ctl-supply = <&mvs0c_gdsc>;
  vcodec-supply = <&mvs0_gdsc>;


  clock-names = "gcc_video_axi0",
   "core_clk", "vcodec_clk";
  clocks = <&clock_gcc 206>,
   <&clock_videocc 5>,
   <&clock_videocc 2>;
  qcom,proxy-clock-names = "gcc_video_axi0",
     "core_clk", "vcodec_clk";

  qcom,clock-configs = <0x0 0x1 0x1>;
  qcom,allowed-clock-rates = <239999999 338000000
      366000000 444000000>;
  resets = <&clock_gcc 43>,
   <&clock_videocc 2>;
  reset-names = "video_axi_reset", "video_core_reset";

  qcom,reg-presets = <0xB0088 0x0>;


  bus_cnoc {
   compatible = "qcom,msm-vidc,bus";
   label = "cnoc";
   qcom,bus-master = <1>;
   qcom,bus-slave = <596>;
   qcom,mode = "performance";
   qcom,bus-range-kbps = <762 762>;
  };

  venus_bus_ddr {
   compatible = "qcom,msm-vidc,bus";
   label = "venus-ddr";
   qcom,bus-master = <129>;
   qcom,bus-slave = <512>;
   qcom,mode = "venus-ddr";
   qcom,bus-range-kbps = <762 15000000>;
  };

  venus_bus_llcc {
   compatible = "qcom,msm-vidc,bus";
   label = "venus-llcc";
   qcom,bus-master = <63>;
   qcom,bus-slave = <770>;
   qcom,mode = "venuc-llcc";
   qcom,bus-range-kbps = <2288 15000000>;
  };


  non_secure_cb {
   compatible = "qcom,msm-vidc,context-bank";
   label = "venus_ns";
   iommus = <&apps_smmu 0x2100 0x0400>;
   qcom,iommu-dma-addr-pool = <0x25800000 0xba800000>;
   qcom,iommu-faults = "non-fatal";
   qcom,iommu-pagetable = "LLC";
   buffer-types = <0xfff>;
   virtual-addr-pool = <0x25800000 0xba800000>;
  };

  secure_non_pixel_cb {
   compatible = "qcom,msm-vidc,context-bank";
   label = "venus_sec_non_pixel";
   iommus = <&apps_smmu 0x2104 0x0400>;
   qcom,iommu-dma-addr-pool = <0x01000000 0x24800000>;
   qcom,iommu-faults = "non-fatal";
   qcom,iommu-pagetable = "LLC";
   qcom,iommu-vmid = <0xB>;
   buffer-types = <0x480>;
   virtual-addr-pool = <0x01000000 0x24800000>;
   qcom,secure-context-bank;
  };

  secure_bitstream_cb {
   compatible = "qcom,msm-vidc,context-bank";
   label = "venus_sec_bitstream";
   iommus = <&apps_smmu 0x2101 0x0404>;
   qcom,iommu-dma-addr-pool = <0x00500000 0xdfb00000>;
   qcom,iommu-faults = "non-fatal";
   qcom,iommu-pagetable = "LLC";
   qcom,iommu-vmid = <0x9>;
   buffer-types = <0x241>;
   virtual-addr-pool = <0x00500000 0xdfb00000>;
   qcom,secure-context-bank;
  };

  secure_pixel_cb {
   compatible = "qcom,msm-vidc,context-bank";
   label = "venus_sec_pixel";
   iommus = <&apps_smmu 0x2103 0x0400>;
   qcom,iommu-dma-addr-pool = <0x00500000 0xdfb00000>;
   qcom,iommu-faults = "non-fatal";
   qcom,iommu-pagetable = "LLC";
   qcom,iommu-vmid = <0xA>;
   buffer-types = <0x106>;
   virtual-addr-pool = <0x00500000 0xdfb00000>;
   qcom,secure-context-bank;
  };
 };
};
# 5096 "../arch/arm64/boot/dts/vendor/qcom/kona.dtsi" 2
# 1 "../arch/arm64/boot/dts/vendor/qcom/kona-cvp.dtsi" 1




&soc {
 msm_cvp: qcom,cvp@ab00000 {
  compatible = "qcom,msm-cvp", "qcom,kona-cvp";
  status = "ok";
  reg = <0xab00000 0x100000>;
  interrupts = <0 234 4>;


  cache-slice-names = "cvp";


  cvp-supply = <&mvs1c_gdsc>;
  cvp-core-supply = <&mvs1_gdsc>;


  clock-names = "gcc_video_axi1", "cvp_clk", "core_clk";
  clocks = <&clock_gcc 207>,
   <&clock_videocc 11>,
   <&clock_videocc 7>;
  qcom,proxy-clock-names = "gcc_video_axi1",
   "cvp_clk", "core_clk";


  qcom,clock-configs = <0x0 0x1 0x1>;
  qcom,allowed-clock-rates = <280000000 366000000 444000000>;

  resets = <&clock_gcc 44>,
   <&clock_videocc 5>;
  reset-names = "cvp_axi_reset", "cvp_core_reset";

  qcom,reg-presets = <0xB0088 0x0>;


  cvp_cnoc {
   compatible = "qcom,msm-cvp,bus";
   label = "cvp-cnoc";
   qcom,bus-master = <1>;
   qcom,bus-slave = <596>;
   qcom,bus-governor = "performance";
   qcom,bus-range-kbps = <1000 1000>;
  };

  cvp_bus_ddr {
   compatible = "qcom,msm-cvp,bus";
   label = "cvp-ddr";
   qcom,bus-master = <138>;
   qcom,bus-slave = <512>;
   qcom,bus-governor = "performance";
   qcom,bus-range-kbps = <1000 6533000>;
  };


  cvp_non_secure_cb {
   compatible = "qcom,msm-cvp,context-bank";
   label = "cvp_hlos";
   iommus =
    <&apps_smmu 0x2120 0x400>;
   buffer-types = <0xfff>;
   qcom,iommu-dma-addr-pool = <0x4b000000 0x90000000>;
  };


  cvp_secure_nonpixel_cb {
   compatible = "qcom,msm-cvp,context-bank";
   label = "cvp_sec_nonpixel";
   iommus =
    <&apps_smmu 0x2124 0x400>;
   buffer-types = <0x741>;
   qcom,iommu-dma-addr-pool = <0x01000000 0x25800000>;
   qcom,iommu-vmid = <0xB>;
  };

  cvp_secure_pixel_cb {
   compatible = "qcom,msm-cvp,context-bank";
   label = "cvp_sec_pixel";
   iommus =
    <&apps_smmu 0x2123 0x400>;
   buffer-types = <0x106>;
   qcom,iommu-dma-addr-pool = <0x26800000 0x24800000>;
   qcom,iommu-vmid = <0xA>;
  };


  qcom,msm-cvp,mem_cdsp {
   compatible = "qcom,msm-cvp,mem-cdsp";
   memory-region = <&cdsp_mem>;
  };
 };
};
# 5097 "../arch/arm64/boot/dts/vendor/qcom/kona.dtsi" 2
# 1 "../arch/arm64/boot/dts/vendor/qcom/kona-npu.dtsi" 1
&soc {
 msm_npu: qcom,msm_npu@9800000 {
  compatible = "qcom,msm-npu";
  status = "ok";
  reg = <0x9900000 0x20000>,
   <0x99F0000 0x10000>,
   <0x9980000 0x10000>,
   <0x17c00000 0x10000>,
   <0x01F40000 0x40000>;
  reg-names = "tcm", "core", "cc", "apss_shared", "tcsr";
  interrupts = <0 364 4>,
    <0 366 1>,
    <0 368 1>,
    <0 365 4>;
  interrupt-names = "error_irq", "wdg_bite_irq", "ipc_irq",
     "general_irq";
  iommus = <&apps_smmu 0x1081 0x400>, <&apps_smmu 0x1082 0x400>,
   <&apps_smmu 0x10A1 0x400>, <&apps_smmu 0x10A2 0x400>,
   <&apps_smmu 0x10C1 0x400>, <&apps_smmu 0x10C2 0x400>;
  qcom,npu-dsp-sid-mapped;

  clocks = <&clock_npucc 40>,
    <&clock_npucc 13>,
    <&clock_npucc 4>,
    <&clock_npucc 9>,
    <&clock_npucc 3>,
    <&clock_npucc 8>,
    <&clock_npucc 32>,
    <&clock_npucc 31>,
    <&clock_npucc 33>,
    <&clock_npucc 26>,
    <&clock_npucc 29>,
    <&clock_npucc 28>,
    <&clock_npucc 27>,
    <&clock_npucc 16>,
    <&clock_npucc 25>,
    <&clock_npucc 17>,
    <&clock_npucc 19>,
    <&clock_npucc 15>,
    <&clock_npucc 38>,
    <&clock_npucc 18>,
    <&clock_npucc 6>,
    <&clock_npucc 11>,
    <&clock_npucc 39>,
    <&clock_npucc 2>,
    <&clock_npucc 7>,
    <&clock_npucc 12>,
    <&clock_npucc 1>,
    <&clock_npucc 42>;
  clock-names = "xo_clk",
    "npu_core_clk",
    "cal_hm0_clk",
    "cal_hm1_clk",
    "cal_hm0_cdc_clk",
    "cal_hm1_cdc_clk",
    "axi_clk",
    "ahb_clk",
    "dma_clk",
    "llm_clk",
    "llm_xo_clk",
    "llm_temp_clk",
    "llm_curr_clk",
    "dl_llm_clk",
    "isense_clk",
    "dpm_clk",
    "dpm_xo_clk",
    "dl_dpm_clk",
    "rsc_xo_clk",
    "dpm_temp_clk",
    "cal_hm0_dpm_ip_clk",
    "cal_hm1_dpm_ip_clk",
    "s2p_clk",
    "bwmon_clk",
    "cal_hm0_perf_cnt_clk",
    "cal_hm1_perf_cnt_clk",
    "bto_core_clk",
    "dsp_core_clk_src";

  vdd-supply = <&npu_core_gdsc>;
  vdd_cx-supply = <&VDD_CX_LEVEL>;
  qcom,proxy-reg-names ="vdd", "vdd_cx";
  qcom,vdd_cx-uV-uA = <384 100000>;
  resets = <&clock_npucc 3>,
    <&clock_npucc 5>,
    <&clock_npucc 6>;
  reset-names = "dpm_temp_clk", "llm_curr_clk", "llm_temp_clk";
  #cooling-cells = <2>;
  mboxes = <&ipcc_mproc 7
    0>,
   <&ipcc_mproc 7
    2>,
   <&ipcc_mproc 7
    3>;
  mbox-names = "ipcc-glink", "ipcc-smp2p", "ipcc-ping";
  #mbox-cells = <2>;
  qcom,npubw-devs = <&npu_npu_llcc_bw>, <&npu_llcc_ddr_bw>,
   <&npudsp_npu_ddr_bw>;
  qcom,npubw-dev-names = "llcc_bw", "llcc_ddr_bw", "dsp_ddr_bw";
  qcom,src-dst-ports = <154 512>,
    <154 620>;
  qcom,npu-pwrlevels {
   #address-cells = <1>;
   #size-cells = <0>;
   compatible = "qcom,npu-pwrlevels";
   initial-pwrlevel = <4>;
   qcom,npu-pwrlevel@0 {
    reg = <0>;
    vreg = <1>;
    clk-freq = <19200000
     100000000
     300000000
     300000000
     300000000
     300000000
     200000000
     40000000
     300000000
     100000000
     19200000
     50000000
     50000000
     100000000
     100000000
     100000000
     19200000
     100000000
     19200000
     50000000
     200000000
     200000000
     50000000
     19200000
     300000000
     300000000
     19200000
     300000000>;
   };

   qcom,npu-pwrlevel@1 {
    reg = <1>;
    vreg = <2>;
    clk-freq = <19200000
     200000000
     466000000
     466000000
     466000000
     466000000
     267000000
     40000000
     403000000
     200000000
     19200000
     50000000
     50000000
     200000000
     200000000
     200000000
     19200000
     200000000
     19200000
     50000000
     466000000
     466000000
     50000000
     19200000
     466000000
     466000000
     19200000
     400000000>;
   };

   qcom,npu-pwrlevel@2 {
    reg = <2>;
    vreg = <3>;
    clk-freq = <19200000
     333000000
     533000000
     533000000
     533000000
     533000000
     403000000
     75000000
     533000000
     214000000
     19200000
     50000000
     100000000
     214000000
     214000000
     214000000
     19200000
     214000000
     19200000
     50000000
     533000000
     533000000
     50000000
     19200000
     533000000
     533000000
     19200000
     500000000>;
   };

   qcom,npu-pwrlevel@3 {
    reg = <3>;
    vreg = <4>;
    clk-freq = <19200000
     428000000
     850000000
     850000000
     850000000
     850000000
     533000000
     75000000
     700000000
     300000000
     19200000
     100000000
     200000000
     300000000
     300000000
     300000000
     19200000
     300000000
     19200000
     100000000
     850000000
     850000000
     100000000
     19200000
     850000000
     850000000
     19200000
     660000000>;
   };

   qcom,npu-pwrlevel@4 {
    reg = <4>;
    vreg = <6>;
    clk-freq = <19200000
     500000000
     1000000000
     1000000000
     1000000000
     1000000000
     700000000
     75000000
     806000000
     300000000
     19200000
     100000000
     200000000
     300000000
     300000000
     300000000
     19200000
     300000000
     19200000
     100000000
     1000000000
     1000000000
     100000000
     19200000
     1000000000
     1000000000
     19200000
     800000000>;
   };
  };
 };
};
# 5098 "../arch/arm64/boot/dts/vendor/qcom/kona.dtsi" 2
# 1 "../arch/arm64/boot/dts/vendor/qcom/kona-gpu.dtsi" 1



&soc {
 pil_gpu: qcom,kgsl-hyp {
  compatible = "qcom,pil-tz-generic";
  qcom,pas-id = <13>;
  qcom,firmware-name = "a650_zap";
 };

 msm_bus: qcom,kgsl-busmon {
  label = "kgsl-busmon";
  compatible = "qcom,kgsl-busmon";
  operating-points-v2 = <&gpu_opp_table>;
 };

 gpubw: qcom,gpubw {
  compatible = "qcom,devbw-ddr";
  governor = "bw_vbif";
  qcom,src-dst-ports = <26 512>;
  operating-points-v2 = <&suspendable_ddr_bw_opp_table>;
 };

 gpu_opp_table: gpu-opp-table {
  compatible = "operating-points-v2";

  opp-480000000 {
   opp-hz = /bits/ 64 <480000000>;
   opp-microvolt = <192>;
  };

  opp-381000000 {
   opp-hz = /bits/ 64 <381000000>;
   opp-microvolt = <128>;
  };

  opp-290000000 {
   opp-hz = /bits/ 64 <290000000>;
   opp-microvolt = <64>;
  };
 };

 msm_gpu: qcom,kgsl-3d0@3d00000 {
  label = "kgsl-3d0";
  compatible = "qcom,kgsl-3d0", "qcom,kgsl-3d";
  status = "ok";
  reg = <0x3d00000 0x40000>, <0x3d61000 0x800>,
   <0x3de0000 0x10000>, <0x3d8b000 0x2000>,
   <0x06900000 0x80000>;
  reg-names = "kgsl_3d0_reg_memory", "cx_dbgc", "rscc",
    "isense_cntl", "qdss_gfx";
  interrupts = <0 300 4>;
  interrupt-names = "kgsl_3d0_irq";
  qcom,id = <0>;

  qcom,chipid = <0x06050000>;

  qcom,initial-pwrlevel = <2>;

  qcom,idle-timeout = <80>;

  qcom,no-nap;

  qcom,highest-bank-bit = <16>;

  qcom,min-access-length = <32>;

  qcom,ubwc-mode = <4>;

  qcom,snapshot-size = <0x200000>;

  qcom,gpu-qdss-stm = <0x161c0000 0x40000>;

  #cooling-cells = <2>;
  qcom,tzone-names = "gpuss-0-usr", "gpuss-1-usr";

  qcom,pm-qos-active-latency = <44>;

  clocks = <&clock_gpucc 9>,
   <&clock_gcc 22>,
   <&clock_gcc 38>,
   <&clock_gpucc 3>,
   <&clock_gpucc 0>,
   <&clock_cpucc 3>;

  clock-names = "rbbmtimer_clk", "mem_clk",
    "mem_iface_clk", "gmu_clk",
    "gpu_cc_ahb", "l3_vote";

  qcom,isense-clk-on-level = <1>;


  qcom,gpubw-dev = <&gpubw>;
  qcom,bus-control;


  regulator-names = "vddcx", "vdd";

  vddcx-supply = <&gpu_cx_gdsc>;
  vdd-supply = <&gpu_gx_gdsc>;


  operating-points-v2 = <&gpu_opp_table>;

  nvmem-cells = <&gpu_lm_efuse>, <&gpu_speed_bin>;
  nvmem-cell-names = "isense_slope", "speed_bin";

  qcom,bus-accesses-ddr7 = <970>;
  qcom,bus-accesses-ddr8 = <1162>;


  qcom,gpu-bus-table-0 {
   compatible = "qcom,gpu-bus-table",
    "qcom,gpu-bus-table-ddr7";
   qcom,msm-bus,name = "grp3d";
   qcom,msm-bus,num-cases = <12>;
   qcom,msm-bus,num-paths = <1>;
   qcom,msm-bus,vectors-KBps =
    <26 512 0 ((0 * 1000000 * 4) / (1024))>,
    <26 512 0 ((200 * 1000000 * 4) / (1024))>,
    <26 512 0 ((300 * 1000000 * 4) / (1024))>,
    <26 512 0 ((451 * 1000000 * 4) / (1024))>,
    <26 512 0 ((547 * 1000000 * 4) / (1024))>,
    <26 512 0 ((681 * 1000000 * 4) / (1024))>,
    <26 512 0 ((768 * 1000000 * 4) / (1024))>,
    <26 512 0 ((1017 * 1000000 * 4) / (1024))>,
    <26 512 0 ((1353 * 1000000 * 4) / (1024))>,
    <26 512 0 ((1555 * 1000000 * 4) / (1024))>,
    <26 512 0 ((1804 * 1000000 * 4) / (1024))>,
    <26 512 0 ((2092 * 1000000 * 4) / (1024))>;
  };

  qcom,gpu-bus-table-1 {
   compatible = "qcom,gpu-bus-table",
    "qcom,gpu-bus-table-ddr8";
   qcom,msm-bus,name = "grp3d";
   qcom,msm-bus,num-cases = <12>;
   qcom,msm-bus,num-paths = <1>;
   qcom,msm-bus,vectors-KBps =
    <26 512 0 ((0 * 1000000 * 4) / (1024))>,
    <26 512 0 ((200 * 1000000 * 4) / (1024))>,
    <26 512 0 ((300 * 1000000 * 4) / (1024))>,
    <26 512 0 ((451 * 1000000 * 4) / (1024))>,
    <26 512 0 ((547 * 1000000 * 4) / (1024))>,
    <26 512 0 ((681 * 1000000 * 4) / (1024))>,
    <26 512 0 ((768 * 1000000 * 4) / (1024))>,
    <26 512 0 ((1017 * 1000000 * 4) / (1024))>,
    <26 512 0 ((1555 * 1000000 * 4) / (1024))>,
    <26 512 0 ((1804 * 1000000 * 4) / (1024))>,
    <26 512 0 ((2092 * 1000000 * 4) / (1024))>,
    <26 512 0 ((2736 * 1000000 * 4) / (1024))>;
  };

  qcom,l3-pwrlevels {
   #address-cells = <1>;
   #size-cells = <0>;

   compatible = "qcom,l3-pwrlevels";

   qcom,l3-pwrlevel@0 {
    reg = <0>;
    qcom,l3-freq = <0>;
   };

   qcom,l3-pwrlevel@1 {
    reg = <1>;
    qcom,l3-freq = <864000000>;
   };

   qcom,l3-pwrlevel@2 {
    reg = <2>;
    qcom,l3-freq = <1344000000>;
   };
  };


  qcom,gpu-mempools {
   #address-cells = <1>;
   #size-cells = <0>;
   compatible = "qcom,gpu-mempools";


   qcom,gpu-mempool@0 {
    reg = <0>;
    qcom,mempool-page-size = <4096>;
    qcom,mempool-reserved = <2048>;
    qcom,mempool-allocate;
   };

   qcom,gpu-mempool@1 {
    reg = <1>;
    qcom,mempool-page-size = <8192>;
    qcom,mempool-reserved = <1024>;
    qcom,mempool-allocate;
   };

   qcom,gpu-mempool@2 {
    reg = <2>;
    qcom,mempool-page-size = <65536>;
    qcom,mempool-reserved = <256>;
   };

   qcom,gpu-mempool@3 {
    reg = <3>;
    qcom,mempool-page-size = <1048576>;
    qcom,mempool-reserved = <32>;
   };
  };


  qcom,gpu-pwrlevels {
   #address-cells = <1>;
   #size-cells = <0>;

   compatible = "qcom,gpu-pwrlevels";

   qcom,gpu-pwrlevel@0 {
    reg = <0>;
    qcom,gpu-freq = <480000000>;
    qcom,bus-freq-ddr7 = <11>;
    qcom,bus-min-ddr7 = <11>;
    qcom,bus-max-ddr7 = <11>;

    qcom,bus-freq-ddr8 = <11>;
    qcom,bus-min-ddr8 = <11>;
    qcom,bus-max-ddr8 = <11>;
   };

   qcom,gpu-pwrlevel@1 {
    reg = <1>;
    qcom,gpu-freq = <381000000>;
    qcom,bus-freq-ddr7 = <9>;
    qcom,bus-min-ddr7 = <7>;
    qcom,bus-max-ddr7 = <11>;

    qcom,bus-freq-ddr8 = <8>;
    qcom,bus-min-ddr8 = <7>;
    qcom,bus-max-ddr8 = <11>;
   };

   qcom,gpu-pwrlevel@2 {
    reg = <2>;
    qcom,gpu-freq = <290000000>;
    qcom,bus-freq-ddr7 = <2>;
    qcom,bus-min-ddr7 = <1>;
    qcom,bus-max-ddr7 = <9>;

    qcom,bus-freq-ddr8 = <2>;
    qcom,bus-min-ddr8 = <1>;
    qcom,bus-max-ddr8 = <8>;
   };

   qcom,gpu-pwrlevel@3 {
    reg = <3>;
    qcom,gpu-freq = <0>;
    qcom,bus-freq = <0>;
    qcom,bus-min = <0>;
    qcom,bus-max = <0>;
   };
  };
 };

 kgsl_msm_iommu: qcom,kgsl-iommu@3da0000 {
  compatible = "qcom,kgsl-smmu-v2";

  reg = <0x03da0000 0x10000>;

  qcom,protect = <0xa0000 0xc000>;

  clocks = <&clock_gcc 38>,
   <&clock_gcc 39>,
   <&clock_gpucc 0>;
  clock-names = "gcc_gpu_memnoc_gfx",
   "gcc_gpu_snoc_dvm_gfx",
   "gpu_cc_ahb";

  qcom,secure_align_mask = <0xfff>;
  qcom,retention;
  qcom,hyp_secure_alloc;

  gfx3d_user: gfx3d_user {
   compatible = "qcom,smmu-kgsl-cb";
   label = "gfx3d_user";
   iommus = <&kgsl_smmu 0x0 0x401>;
   qcom,iommu-dma = "disabled";
   qcom,gpu-offset = <0xa8000>;
  };

  gfx3d_secure: gfx3d_secure {
   compatible = "qcom,smmu-kgsl-cb";
   label = "gfx3d_secure";
   iommus = <&kgsl_smmu 0x2 0x400>;
   qcom,iommu-dma = "disabled";
  };
 };

 gmu: qcom,gmu@3d6a000 {
  label = "kgsl-gmu";
  compatible = "qcom,gpu-gmu";

  reg = <0x3d6a000 0x30000>,
   <0xb290000 0x10000>,
   <0xb490000 0x10000>;
  reg-names = "kgsl_gmu_reg",
   "kgsl_gmu_pdc_cfg",
   "kgsl_gmu_pdc_seq";

  interrupts = <0 304 4>,
      <0 305 4>;
  interrupt-names = "kgsl_hfi_irq", "kgsl_gmu_irq";

  qcom,msm-bus,name = "cnoc";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
   <26 10036 0 0>,
   <26 10036 0 100>;

  regulator-names = "vddcx", "vdd";
  vddcx-supply = <&gpu_cx_gdsc>;
  vdd-supply = <&gpu_gx_gdsc>;

  clocks = <&clock_gpucc 3>,
    <&clock_gpucc 9>,
    <&clock_gcc 22>,
    <&clock_gcc 38>,
    <&clock_gpucc 0>,
    <&clock_aop 0>;

  clock-names = "gmu_clk", "cxo_clk", "axi_clk",
    "memnoc_clk", "gpu_cc_ahb",
    "apb_pclk";


  mboxes = <&qmp_aop 0>;
  mbox-names = "aop";

  gmu_user: gmu_user {
   compatible = "qcom,smmu-gmu-user-cb";
   iommus = <&kgsl_smmu 0x4 0x400>;
   qcom,iommu-dma = "disabled";
  };

  gmu_kernel: gmu_kernel {
   compatible = "qcom,smmu-gmu-kernel-cb";
   iommus = <&kgsl_smmu 0x5 0x400>;
   qcom,iommu-dma = "disabled";
  };
 };
};
# 5099 "../arch/arm64/boot/dts/vendor/qcom/kona.dtsi" 2
# 1 "../arch/arm64/boot/dts/vendor/qcom/msm-qvr-external.dtsi" 1
&soc {

 qcom,smp2p_interrupt_qvrexternal_5_out {
  compatible = "qcom,smp2p-interrupt-qvrexternal-5-out";
  qcom,smem-states = <&smp2p_qvrexternal5_out 0>;
  qcom,smem-state-names = "qvrexternal-smp2p-out";
 };

};
# 5100 "../arch/arm64/boot/dts/vendor/qcom/kona.dtsi" 2
# 1 "../arch/arm64/boot/dts/vendor/qcom/ipcc-test.dtsi" 1


&soc {
 ipcc_self_ping_apss: ipcc-self-ping-apss {
  compatible = "qcom,ipcc-self-ping";
  interrupts-extended = <&ipcc_mproc 8
   2 4>;
  mboxes = <&ipcc_mproc 8 2>;
 };

 ipcc_self_ping_cdsp: ipcc-self-ping-cdsp {
  compatible = "qcom,ipcc-self-ping";
  interrupts-extended = <&ipcc_mproc 6
    3 4>;
  mboxes = <&ipcc_mproc 6 3>;
 };

 ipcc_self_ping_adsp: ipcc-self-ping-adsp {
  compatible = "qcom,ipcc-self-ping";
  interrupts-extended = <&ipcc_mproc 3
    3 4>;
  mboxes = <&ipcc_mproc 3 3>;
 };

 ipcc_self_ping_slpi: ipcc-self-ping-slpi {
  compatible = "qcom,ipcc-self-ping";
  interrupts-extended = <&ipcc_mproc 4
    3 4>;
  mboxes = <&ipcc_mproc 4 3>;
 };

 ipcc_self_ping_npu: ipcc-self-ping-npu {
  compatible = "qcom,ipcc-self-ping";
  interrupts-extended = <&ipcc_mproc 7
    3 4>;
  mboxes = <&msm_npu 7 3>;
 };
};
# 5101 "../arch/arm64/boot/dts/vendor/qcom/kona.dtsi" 2

&qupv3_se15_i2c {
 status = "ok";
 nq@64 {
  compatible = "rtc6226";
  reg = <0x64>;
  fmint-gpio = <&tlmm 51 0>;
  vdd-supply = <&pm8150a_bob>;
  rtc6226,vdd-supply-voltage = <3296000 3296000>;
  vio-supply = <&pm8150_s4>;
  rtc6226,vio-supply-voltage = <1800000 1800000 >;
 };
};
# 4 "../arch/arm64/boot/dts/vendor/qcom/kona-qrd.dts" 2
# 1 "../arch/arm64/boot/dts/vendor/qcom/kona-qrd.dtsi" 1

# 1 "../arch/arm64/boot/dts/vendor/qcom/kona-pmic-overlay.dtsi" 1

# 1 "../scripts/dtc/include-prefixes/dt-bindings/pinctrl/qcom,pmic-gpio.h" 1
# 3 "../arch/arm64/boot/dts/vendor/qcom/kona-pmic-overlay.dtsi" 2

# 1 "../arch/arm64/boot/dts/vendor/qcom/pm8150.dtsi" 1

# 1 "../scripts/dtc/include-prefixes/dt-bindings/input/input.h" 1
# 13 "../scripts/dtc/include-prefixes/dt-bindings/input/input.h"
# 1 "../scripts/dtc/include-prefixes/dt-bindings/input/linux-event-codes.h" 1
# 14 "../scripts/dtc/include-prefixes/dt-bindings/input/input.h" 2
# 3 "../arch/arm64/boot/dts/vendor/qcom/pm8150.dtsi" 2
# 1 "../scripts/dtc/include-prefixes/dt-bindings/input/qcom,qpnp-power-on.h" 1
# 4 "../arch/arm64/boot/dts/vendor/qcom/pm8150.dtsi" 2


# 1 "../scripts/dtc/include-prefixes/dt-bindings/iio/qcom,spmi-vadc.h" 1
# 7 "../arch/arm64/boot/dts/vendor/qcom/pm8150.dtsi" 2

&spmi_bus {
 #address-cells = <2>;
 #size-cells = <0>;
 interrupt-controller;
 #interrupt-cells = <4>;

 qcom,pm8150@0 {
  compatible = "qcom,spmi-pmic";
  reg = <0x0 0>;
  #address-cells = <2>;
  #size-cells = <0>;

  qcom,power-on@800 {
   compatible = "qcom,qpnp-power-on";
   reg = <0x800 0x100>;
   interrupts = <0x0 0x8 0x0 (2 | 1)>,
         <0x0 0x8 0x1 (2 | 1)>;
   interrupt-names = "kpdpwr", "resin";
   qcom,pon-dbc-delay = <15625>;
   qcom,kpdpwr-sw-debounce;
   qcom,system-reset;
   qcom,store-hard-reset-reason;

   qcom,pon_1 {
    qcom,pon-type = <0>;
    linux,code = <116>;
    qcom,pull-up;
   };

   qcom,pon_2 {
    qcom,pon-type = <1>;
    linux,code = <114>;
    qcom,pull-up;
   };
  };

  pm8150_tz: qcom,temp-alarm@2400 {
   compatible = "qcom,spmi-temp-alarm";
   reg = <0x2400 0x100>;
   interrupts = <0x0 0x24 0x0 (2 | 1)>;
   io-channels = <&pm8150_vadc 0x06>;
   io-channel-names = "thermal";
   #thermal-sensor-cells = <0>;
   qcom,temperature-threshold-set = <1>;
  };

  pm8150_clkdiv: clock-controller@5b00 {
   compatible = "qcom,spmi-clkdiv";
   reg = <0x5b00 0x200>;
   #clock-cells = <1>;
   qcom,num-clkdivs = <2>;
   clock-output-names = "pm8150_div_clk1",
      "pm8150_div_clk2";
   clocks = <&clock_rpmh 0>;
   clock-names = "xo";
  };

  pm8150_sdam_2: sdam@b100 {
   compatible = "qcom,spmi-sdam";
   reg = <0xb100 0x100>;
  };

  pm8150_gpios: pinctrl@c000 {
   compatible = "qcom,spmi-gpio";
   reg = <0xc000 0xa00>;
   interrupts = <0x0 0xc0 0x0 0>,
     <0x0 0xc2 0x0 0>,
     <0x0 0xc5 0x0 0>,
     <0x0 0xc6 0x0 0>,
     <0x0 0xc8 0x0 0>,
     <0x0 0xc9 0x0 0>;
   interrupt-names = "pm8150_gpio1", "pm8150_gpio3",
     "pm8150_gpio6", "pm8150_gpio7",
     "pm8150_gpio9", "pm8150_gpio10";
   gpio-controller;
   #gpio-cells = <2>;
   qcom,gpios-disallowed = <2 4 5 8>;
  };

  pm8150_rtc: qcom,pm8150_rtc {
   compatible = "qcom,pm8941-rtc";
   interrupts = <0x0 0x61 0x1 0>;
  };

  pm8150_vadc: vadc@3100 {
   compatible = "qcom,spmi-adc5";
   reg = <0x3100 0x100>;
   #address-cells = <1>;
   #size-cells = <0>;
   interrupts = <0x0 0x31 0x0 1>;
   interrupt-names = "eoc-int-en-set";
   qcom,adc-vdd-reference = <1875>;
   #io-channel-cells = <1>;
   io-channel-ranges;


   ref_gnd@0 {
    reg = <0x00>;
    label = "ref_gnd";
    qcom,pre-scaling = <1 1>;
   };

   vref_1p25@1 {
    reg = <0x01>;
    label = "vref_1p25";
    qcom,pre-scaling = <1 1>;
   };

   die_temp@2 {
    reg = <0x06>;
    label = "die_temp";
    qcom,pre-scaling = <1 1>;
   };
  };

  pm8150_adc_tm: adc_tm@3500 {
   compatible = "qcom,adc-tm5";
   reg = <0x3500 0x100>;
   interrupts = <0x0 0x35 0x0 1>;
   interrupt-names = "thr-int-en";
   #address-cells = <1>;
   #size-cells = <0>;
   #thermal-sensor-cells = <1>;
   io-channels = <&pm8150_vadc 0x4d>,
     <&pm8150_vadc 0x4e>;
  };
 };

 qcom,pm8150@1 {
  compatible ="qcom,spmi-pmic";
  reg = <0x1 0>;
  #address-cells = <2>;
  #size-cells = <0>;
 };
};

&thermal_zones {
 pm8150_temp_alarm: pm8150_tz {
  polling-delay-passive = <100>;
  polling-delay = <0>;
  thermal-governor = "step_wise";
  thermal-sensors = <&pm8150_tz>;
  wake-capable-sensor;

  trips {
   pm8150_trip0: trip0 {
    temperature = <95000>;
    hysteresis = <0>;
    type = "passive";
   };

   pm8150_trip1: trip1 {
    temperature = <115000>;
    hysteresis = <0>;
    type = "passive";
   };

   trip2 {
    temperature = <145000>;
    hysteresis = <0>;
    type = "passive";
   };
  };
 };
};
# 5 "../arch/arm64/boot/dts/vendor/qcom/kona-pmic-overlay.dtsi" 2
# 1 "../arch/arm64/boot/dts/vendor/qcom/pm8150b.dtsi" 1




&spmi_bus {
 #address-cells = <2>;
 #size-cells = <0>;
 interrupt-controller;
 #interrupt-cells = <4>;

 qcom,pm8150b@2 {
  compatible = "qcom,spmi-pmic";
  reg = <0x2 0>;
  #address-cells = <2>;
  #size-cells = <0>;

  pm8150b_revid: qcom,revid@100 {
   compatible = "qcom,qpnp-revid";
   reg = <0x100 0x100>;
  };

  qcom,power-on@800 {
   compatible = "qcom,qpnp-power-on";
   reg = <0x800 0x100>;
  };

  pm8150b_tz: qcom,temp-alarm@2400 {
   compatible = "qcom,spmi-temp-alarm";
   reg = <0x2400 0x100>;
   interrupts = <0x2 0x24 0x0 (2 | 1)>;
   io-channels = <&pm8150b_vadc 0x06>;
   io-channel-names = "thermal";
   #thermal-sensor-cells = <0>;
   qcom,temperature-threshold-set = <1>;
  };

  pm8150b_clkdiv: clock-controller@6000 {
   compatible = "qcom,spmi-clkdiv";
   reg = <0x6000 0x100>;
   #clock-cells = <1>;
   qcom,num-clkdivs = <1>;
   clock-output-names = "pm8150b_div_clk1";
   clocks = <&clock_rpmh 0>;
   clock-names = "xo";
  };

  pm8150b_pbs1: qcom,pbs@7200 {
   compatible = "qcom,qpnp-pbs";
   reg = <0x7200 0x100>;
  };

  pm8150b_qnovo: qcom,sdam-qnovo@b000 {
   compatible = "qcom,qpnp-qnovo5";
   reg = <0xb000 0x100>;
   interrupts = <0x2 0xb0 1 1>;
   interrupt-names = "ptrain-done";
  };

  pm8150b_gpios: pinctrl@c000 {
   compatible = "qcom,spmi-gpio";
   reg = <0xc000 0xc00>;
   interrupts = <0x2 0xc0 0x0 0>,
     <0x2 0xc1 0x0 0>,
     <0x2 0xc4 0x0 0>,
     <0x2 0xc5 0x0 0>,
     <0x2 0xc6 0x0 0>,
     <0x2 0xc7 0x0 0>,
     <0x2 0xc8 0x0 0>,
     <0x2 0xc9 0x0 0>,
     <0x2 0xcb 0x0 0>;
   interrupt-names = "pm8150b_gpio1", "pm8150b_gpio2",
     "pm8150b_gpio5", "pm8150b_gpio6",
     "pm8150b_gpio7", "pm8150b_gpio8",
     "pm8150b_gpio9", "pm8150b_gpio10",
     "pm8150b_gpio12";
   gpio-controller;
   #gpio-cells = <2>;
   qcom,gpios-disallowed = <3 4 11>;
  };

  pm8150b_charger: qcom,qpnp-smb5 {
   compatible = "qcom,qpnp-smb5";
   #address-cells = <1>;
   #size-cells = <1>;
   #cooling-cells = <2>;

   qcom,pmic-revid = <&pm8150b_revid>;

   qcom,thermal-mitigation
     = <3000000 1500000 1000000 500000>;

   qcom,chg-term-src = <1>;
   qcom,charger-temp-max = <800>;
   qcom,smb-temp-max = <800>;
   status = "disabled";

   qcom,chgr@1000 {
    reg = <0x1000 0x100>;
    interrupts =
     <0x2 0x10 0x0 1>,
     <0x2 0x10 0x1 1>,
     <0x2 0x10 0x2 1>,
     <0x2 0x10 0x3 1>,
     <0x2 0x10 0x4 1>,
     <0x2 0x10 0x6 (2 | 1)>,
     <0x2 0x10 0x7 (2 | 1)>;

    interrupt-names = "chgr-error",
        "chg-state-change",
        "step-chg-state-change",
        "step-chg-soc-update-fail",
        "step-chg-soc-update-req",
        "vph-alarm",
        "vph-drop-prechg";
   };

   qcom,dcdc@1100 {
    reg = <0x1100 0x100>;
    interrupts =
     <0x2 0x11 0x0 (2 | 1)>,
     <0x2 0x11 0x1 (2 | 1)>,
     <0x2 0x11 0x2 (2 | 1)>,
     <0x2 0x11 0x4 (2 | 1)>,
     <0x2 0x11 0x5 (2 | 1)>,
     <0x2 0x11 0x6 (2 | 1)>,
     <0x2 0x11 0x7 (2 | 1)>;

    interrupt-names = "otg-fail",
        "otg-oc-disable-sw",
        "otg-oc-hiccup",
        "high-duty-cycle",
        "input-current-limiting",
        "concurrent-mode-disable",
        "switcher-power-ok";
   };

   qcom,batif@1200 {
    reg = <0x1200 0x100>;
    interrupts =
     <0x2 0x12 0x0 1>,
     <0x2 0x12 0x2 (2 | 1)>,
     <0x2 0x12 0x3 (2 | 1)>,
     <0x2 0x12 0x4 (2 | 1)>,
     <0x2 0x12 0x5 (2 | 1)>,
     <0x2 0x12 0x6 (2 | 1)>,
     <0x2 0x12 0x7 (2 | 1)>;

    interrupt-names = "bat-temp",
        "bat-ov",
        "bat-low",
        "bat-therm-or-id-missing",
        "bat-terminal-missing",
        "buck-oc",
        "vph-ov";
   };

   qcom,usb@1300 {
    reg = <0x1300 0x100>;
    interrupts =
     <0x2 0x13 0x0 (2 | 1)>,
     <0x2 0x13 0x1 (2 | 1)>,
     <0x2 0x13 0x2 (2 | 1)>,
     <0x2 0x13 0x3 (2 | 1)>,
     <0x2 0x13 0x4 (2 | 1)>,
     <0x2 0x13 0x5 (2 | 1)>,
     <0x2 0x13 0x6 1>,
     <0x2 0x13 0x7 1>;

    interrupt-names = "usbin-collapse",
        "usbin-vashdn",
        "usbin-uv",
        "usbin-ov",
        "usbin-plugin",
        "usbin-revi-change",
        "usbin-src-change",
        "usbin-icl-change";
   };

   qcom,dc@1400 {
    reg = <0x1400 0x100>;
    interrupts =
     <0x2 0x14 0x1 (2 | 1)>,
     <0x2 0x14 0x2 (2 | 1)>,
     <0x2 0x14 0x3 (2 | 1)>,
     <0x2 0x14 0x4 (2 | 1)>,
     <0x2 0x14 0x5 (2 | 1)>,
     <0x2 0x14 0x6 (2 | 1)>,
     <0x2 0x14 0x7 (2 | 1)>;

    interrupt-names = "dcin-vashdn",
        "dcin-uv",
        "dcin-ov",
        "dcin-plugin",
        "dcin-revi",
        "dcin-pon",
        "dcin-en";
   };

   qcom,typec@1500 {
    reg = <0x1500 0x100>;
    interrupts =
     <0x2 0x15 0x0 1>,
     <0x2 0x15 0x1 (2 | 1)>,
     <0x2 0x15 0x2 1>,
     <0x2 0x15 0x3 (2 | 1)>,
     <0x2 0x15 0x4 1>,
     <0x2 0x15 0x5 1>,
     <0x2 0x15 0x6 (2 | 1)>,
     <0x2 0x15 0x7 1>;

    interrupt-names = "typec-or-rid-detect-change",
        "typec-vpd-detect",
        "typec-cc-state-change",
        "typec-vconn-oc",
        "typec-vbus-change",
        "typec-attach-detach",
        "typec-legacy-cable-detect",
        "typec-try-snk-src-detect";
   };

   qcom,misc@1600 {
    reg = <0x1600 0x100>;
    interrupts =
     <0x2 0x16 0x0 1>,
     <0x2 0x16 0x1 1>,
     <0x2 0x16 0x2 (2 | 1)>,
     <0x2 0x16 0x3 (2 | 1)>,
     <0x2 0x16 0x4 (2 | 1)>,
     <0x2 0x16 0x6 (2 | 1)>,
     <0x2 0x16 0x7 (2 | 1)>;

    interrupt-names = "wdog-snarl",
        "wdog-bark",
        "aicl-fail",
        "aicl-done",
        "smb-en",
        "temp-change",
        "temp-change-smb";
   };
  };

  pm8150b_pdphy: qcom,usb-pdphy@1700 {
   compatible = "qcom,qpnp-pdphy";
   reg = <0x1700 0x100>;
   interrupts = <0x2 0x17 0x0 1>,
         <0x2 0x17 0x1 1>,
         <0x2 0x17 0x2 1>,
         <0x2 0x17 0x3 1>,
         <0x2 0x17 0x4 1>,
         <0x2 0x17 0x5 1>,
         <0x2 0x17 0x6 1>,
         <0x2 0x17 0x7 1>;

   interrupt-names = "sig-tx",
       "sig-rx",
       "msg-tx",
       "msg-rx",
       "msg-tx-failed",
       "msg-tx-discarded",
       "msg-rx-discarded",
       "fr-swap";

   qcom,default-sink-caps = <5000 3000>,
       <9000 3000>,
       <12000 2250>;
  };

  pm8150b_bcl: bcl@1d00 {
   compatible = "qcom,bcl-v5";
   reg = <0x1d00 0x100>;
   interrupts = <0x2 0x1d 0x0 0>,
     <0x2 0x1d 0x1 0>,
     <0x2 0x1d 0x2 0>;
   interrupt-names = "bcl-lvl0",
      "bcl-lvl1",
      "bcl-lvl2";
   #thermal-sensor-cells = <1>;
  };

  bcl_soc:bcl-soc {
   compatible = "qcom,msm-bcl-soc";
   #thermal-sensor-cells = <0>;
  };

  pm8150b_fg: qpnp,fg {
   compatible = "qcom,fg-gen4";
   #address-cells = <1>;
   #size-cells = <1>;
   qcom,pmic-revid = <&pm8150b_revid>;
   qcom,pmic-pbs = <&pm8150b_pbs1>;
   status = "disabled";

   qcom,fg-batt-soc@4000 {
    status = "okay";
    reg = <0x4000 0x100>;
    interrupts = <0x2 0x40 0x0 (2 | 1)>,
          <0x2 0x40 0x1 (2 | 1)>,
          <0x2 0x40 0x2
       1>,
          <0x2 0x40 0x3
       1>,
          <0x2 0x40 0x4 (2 | 1)>,
          <0x2 0x40 0x5
       1>,
          <0x2 0x40 0x6 (2 | 1)>,
          <0x2 0x40 0x7 (2 | 1)>;
    interrupt-names = "soc-update",
        "soc-ready",
        "bsoc-delta",
        "msoc-delta",
        "msoc-low",
        "msoc-empty",
        "msoc-high",
        "msoc-full";
   };

   qcom,fg-batt-info@4100 {
    status = "okay";
    reg = <0x4100 0x100>;
    interrupts = <0x2 0x41 0x0 (2 | 1)>,
          <0x2 0x41 0x1 (2 | 1)>,
          <0x2 0x41 0x3
       1>;
    interrupt-names = "vbatt-low",
        "vbatt-pred-delta",
        "esr-delta";
   };

   qcom,fg-rradc@4200 {
    status = "okay";
    reg = <0x4200 0x100>;
    interrupts = <0x2 0x42 0x0 (2 | 1)>,
          <0x2 0x42 0x1 (2 | 1)>,
          <0x2 0x42 0x2 (2 | 1)>,
          <0x2 0x42 0x3 (2 | 1)>,
          <0x2 0x42 0x4 (2 | 1)>;
    interrupt-names = "batt-missing",
        "batt-id",
        "batt-temp-delta",
        "batt-temp-hot",
        "batt-temp-cold";
   };

   qcom,fg-memif@4300 {
    status = "okay";
    reg = <0x4300 0x100>;
    interrupts = <0x2 0x43 0x0 (2 | 1)>,
          <0x2 0x43 0x1 (2 | 1)>,
          <0x2 0x43 0x2 (2 | 1)>,
          <0x2 0x43 0x3
       1>,
          <0x2 0x43 0x4
       2>;
    interrupt-names = "ima-rdy",
        "ima-xcp",
        "dma-xcp",
        "dma-grant",
        "mem-attn";
   };
  };

  pm8150b_vadc: vadc@3100 {
   compatible = "qcom,spmi-adc5";
   reg = <0x3100 0x100>, <0x3700 0x100>;
   reg-names = "adc5-usr-base", "adc5-cal-base";
   #address-cells = <1>;
   #size-cells = <0>;
   interrupts = <0x2 0x31 0x0 1>;
   interrupt-names = "eoc-int-en-set";
   qcom,adc-vdd-reference = <1875>;
   #io-channel-cells = <1>;
   io-channel-ranges;


   ref_gnd@0 {
    reg = <0x00>;
    label = "ref_gnd";
    qcom,pre-scaling = <1 1>;
   };

   vref_1p25@1 {
    reg = <0x01>;
    label = "vref_1p25";
    qcom,pre-scaling = <1 1>;
   };

   die_temp@2 {
    reg = <0x06>;
    label = "die_temp";
    qcom,pre-scaling = <1 1>;
   };

   chg_temp@9 {
    reg = <0x09>;
    label = "chg_temp";
    qcom,pre-scaling = <1 1>;
   };

   bat_id@4b {
    reg = <0x4b>;
    label = "bat_id";
    qcom,ratiometric;
    qcom,hw-settle-time = <200>;
    qcom,pre-scaling = <1 1>;
   };

   smb1390_therm@e {
    reg = <0x0e>;
    label = "smb1390_therm";
    qcom,hw-settle-time = <200>;
    qcom,pre-scaling = <1 1>;
   };

   smb1355_therm@4e {
    reg = <0x4e>;
    label = "smb1355_therm";
    qcom,ratiometric;
    qcom,hw-settle-time = <200>;
    qcom,pre-scaling = <1 1>;
   };
   chgID_voltage_adc {
    reg = <0x14>;
    label = "chgID_voltage_adc";
    qcom,pre-scaling = <1 1>;
    qcom,ratiometric;
    qcom,hw-settle-time = <200>;
   };
   usb_temp_adc {
    reg = <0x50>;
    label = "usb_temp_adc";
    qcom,pre-scaling = <1 1>;
    qcom,ratiometric;
    qcom,hw-settle-time = <200>;
   };

  };

  pm8150b_adc_tm: adc_tm@3500 {
   compatible = "qcom,adc-tm5";
   reg = <0x3500 0x100>;
   interrupts = <0x2 0x35 0x0 1>;
   interrupt-names = "thr-int-en";
   #address-cells = <1>;
   #size-cells = <0>;
   #thermal-sensor-cells = <1>;
   qcom,pmic-revid = <&pm8150b_revid>;
  };
 };

 qcom,pm8150b@3 {
  compatible ="qcom,spmi-pmic";
  reg = <0x3 0>;
  #address-cells = <2>;
  #size-cells = <0>;

  pm8150b_pwm: qcom,pwms@b100 {
   compatible = "qcom,pwm-lpg";
   reg = <0xb100 0x200>;
   reg-names = "lpg-base";
   #pwm-cells = <2>;
   qcom,num-lpg-channels = <2>;
  };

  pm8150b_hr_led: qcom,leds@d000 {
   compatible = "qcom,tri-led";
   reg = <0xd000 0x100>;
   nvmem-names = "pbs_sdam";
   nvmem = <&pm8150_sdam_2>;
   hr_led1 {
    label = "hr_led1";
    pwms = <&pm8150b_pwm 0 1000000>;
    led-sources = <0>;
   };

   hr_led2 {
    label = "hr_led2";
    pwms = <&pm8150b_pwm 1 1000000>;
    led-sources = <1>;
   };
  };

  pm8150b_haptics: qcom,haptics@c000 {
   compatible = "qcom,haptics";
   reg = <0xc000 0x100>;
   interrupts = <0x3 0xc0 0x0 (2 | 1)>,
         <0x3 0xc0 0x1 (2 | 1)>;
   interrupt-names = "hap-sc-irq", "hap-play-irq";
   qcom,actuator-type = "lra";
   qcom,vmax-mv = <3600>;
   qcom,play-rate-us = <6667>;
   qcom,lra-resonance-sig-shape = "sine";
   qcom,lra-auto-resonance-mode = "qwd";
   qcom,lra-allow-variable-play-rate;

   wf_0 {

    qcom,effect-id = <0>;
    qcom,wf-vmax-mv = <3600>;
    qcom,wf-pattern = [3e 3e 3e 3e 3e 3e 3e 3e];
    qcom,wf-play-rate-us = <6667>;
    qcom,wf-brake-pattern = [00 00 00 00];
    qcom,wf-repeat-count = <1>;
    qcom,wf-s-repeat-count = <1>;
    qcom,lra-auto-resonance-disable;
   };

   wf_1 {

    qcom,effect-id = <1>;
    qcom,wf-vmax-mv = <3600>;
    qcom,wf-pattern = [3e 3e 3e 3e 3e 3e 3e 3e];
    qcom,wf-play-rate-us = <6667>;
    qcom,wf-brake-pattern = [00 00 00 00];
    qcom,wf-repeat-count = <1>;
    qcom,wf-s-repeat-count = <1>;
    qcom,lra-auto-resonance-disable;
   };

   wf_2 {

    qcom,effect-id = <2>;
    qcom,wf-vmax-mv = <3600>;
    qcom,wf-pattern = [3e 3e 3e 3e 3e 3e 3e 3e];
    qcom,wf-play-rate-us = <6667>;
    qcom,wf-brake-pattern = [00 00 00 00];
    qcom,wf-repeat-count = <1>;
    qcom,wf-s-repeat-count = <1>;
    qcom,lra-auto-resonance-disable;
   };

   wf_3 {

    qcom,effect-id = <3>;
    qcom,wf-vmax-mv = <3600>;
    qcom,wf-pattern = [3e 3e 3e 3e 3e 3e 3e 3e];
    qcom,wf-play-rate-us = <6667>;
    qcom,wf-brake-pattern = [00 00 00 00];
    qcom,wf-repeat-count = <1>;
    qcom,wf-s-repeat-count = <1>;
    qcom,lra-auto-resonance-disable;
   };

   wf_4 {

    qcom,effect-id = <4>;
    qcom,wf-vmax-mv = <3600>;
    qcom,wf-pattern = [3e 3e 3e 3e 3e 3e 3e 3e];
    qcom,wf-play-rate-us = <6667>;
    qcom,wf-brake-pattern = [00 00 00 00];
    qcom,wf-repeat-count = <1>;
    qcom,wf-s-repeat-count = <1>;
    qcom,lra-auto-resonance-disable;
   };

   wf_5 {

    qcom,effect-id = <5>;
    qcom,wf-vmax-mv = <3600>;
    qcom,wf-pattern = [3e 3e 3e 3e 3e 3e 3e 3e];
    qcom,wf-play-rate-us = <6667>;
    qcom,wf-brake-pattern = [00 00 00 00];
    qcom,wf-repeat-count = <1>;
    qcom,wf-s-repeat-count = <1>;
    qcom,lra-auto-resonance-disable;
   };
  };
 };
};

&thermal_zones {
 pm8150b_temp_alarm: pm8150b_tz {
  polling-delay-passive = <100>;
  polling-delay = <0>;
  thermal-governor = "step_wise";
  thermal-sensors = <&pm8150b_tz>;
  wake-capable-sensor;

  trips {
   pm8150b_trip0: trip0 {
    temperature = <95000>;
    hysteresis = <0>;
    type = "passive";
   };

   pm8150b_trip1: trip1 {
    temperature = <115000>;
    hysteresis = <0>;
    type = "passive";
   };

   trip2 {
    temperature = <145000>;
    hysteresis = <0>;
    type = "passive";
   };
  };
 };

 pm8150b-ibat-lvl0 {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "step_wise";
  thermal-sensors = <&pm8150b_bcl 0>;
  wake-capable-sensor;

  trips {
   ibat_lvl0:ibat-lvl0 {
    temperature = <4500>;
    hysteresis = <200>;
    type = "passive";
   };
  };
 };

 pm8150b-ibat-lvl1 {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "step_wise";
  thermal-sensors = <&pm8150b_bcl 1>;
  wake-capable-sensor;

  trips {
   ibat_lvl1:ibat-lvl1 {
    temperature = <5000>;
    hysteresis = <200>;
    type = "passive";
   };
  };
 };

 pm8150b-vbat-lvl0 {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "low_limits_cap";
  thermal-sensors = <&pm8150b_bcl 2>;
  tracks-low;
  wake-capable-sensor;

  trips {
   vbat_lvl0: vbat-lvl0 {
    temperature = <3000>;
    hysteresis = <200>;
    type = "passive";
   };
  };
 };

 pm8150b-vbat-lvl1 {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "low_limits_cap";
  thermal-sensors = <&pm8150b_bcl 3>;
  tracks-low;
  wake-capable-sensor;

  trips {
   vbat_lvl1:vbat-lvl1 {
    temperature = <2800>;
    hysteresis = <200>;
    type = "passive";
   };
  };
 };

 pm8150b-vbat-lvl2 {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "low_limits_cap";
  thermal-sensors = <&pm8150b_bcl 4>;
  tracks-low;
  wake-capable-sensor;

  trips {
   vbat_lvl2:vbat-lvl2 {
    temperature = <2600>;
    hysteresis = <200>;
    type = "passive";
   };
  };
 };

 pm8150b-bcl-lvl0 {
  polling-delay-passive = <100>;
  polling-delay = <0>;
  thermal-governor = "step_wise";
  thermal-sensors = <&pm8150b_bcl 5>;
  wake-capable-sensor;

  trips {
   b_bcl_lvl0: b-bcl-lvl0 {
    temperature = <1>;
    hysteresis = <1>;
    type = "passive";
   };
  };
 };

 pm8150b-bcl-lvl1 {
  polling-delay-passive = <100>;
  polling-delay = <0>;
  thermal-governor = "step_wise";
  thermal-sensors = <&pm8150b_bcl 6>;
  wake-capable-sensor;

  trips {
   b_bcl_lvl1: b-bcl-lvl1 {
    temperature = <1>;
    hysteresis = <1>;
    type = "passive";
   };
  };
 };

 pm8150b-bcl-lvl2 {
  polling-delay-passive = <100>;
  polling-delay = <0>;
  thermal-governor = "step_wise";
  thermal-sensors = <&pm8150b_bcl 7>;
  wake-capable-sensor;

  trips {
   b_bcl_lvl2: b-bcl-lvl2 {
    temperature = <1>;
    hysteresis = <1>;
    type = "passive";
   };
  };
 };

 soc {
  polling-delay-passive = <100>;
  polling-delay = <0>;
  thermal-governor = "low_limits_cap";
  thermal-sensors = <&bcl_soc>;
  tracks-low;
  wake-capable-sensor;

  trips {
   soc_trip:soc-trip {
    temperature = <10>;
    hysteresis = <0>;
    type = "passive";
   };
  };
 };
};
# 6 "../arch/arm64/boot/dts/vendor/qcom/kona-pmic-overlay.dtsi" 2
# 1 "../arch/arm64/boot/dts/vendor/qcom/pm8150l.dtsi" 1




&spmi_bus {
 #address-cells = <2>;
 #size-cells = <0>;
 interrupt-controller;
 #interrupt-cells = <4>;

 qcom,pm8150l@4 {
  compatible = "qcom,spmi-pmic";
  reg = <0x4 0>;
  #address-cells = <2>;
  #size-cells = <0>;

  pm8150l_revid: qcom,revid@100 {
   compatible = "qcom,qpnp-revid";
   reg = <0x100 0x100>;
  };

  qcom,power-on@800 {
   compatible = "qcom,qpnp-power-on";
   reg = <0x800 0x100>;
  };

  pm8150l_tz: qcom,temp-alarm@2400 {
   compatible = "qcom,spmi-temp-alarm";
   reg = <0x2400 0x100>;
   interrupts = <0x4 0x24 0x0 (2 | 1)>;
   io-channels = <&pm8150l_vadc 0x06>;
   io-channel-names = "thermal";
   #thermal-sensor-cells = <0>;
   qcom,temperature-threshold-set = <1>;
  };

  pm8150l_clkdiv: clock-controller@5b00 {
   compatible = "qcom,spmi-clkdiv";
   reg = <0x5b00 0x100>;
   #clock-cells = <1>;
   qcom,num-clkdivs = <1>;
   clock-output-names = "pm8150l_div_clk1";
   clocks = <&clock_rpmh 0>;
   clock-names = "xo";
  };

  pm8150l_gpios: pinctrl@c000 {
   compatible = "qcom,spmi-gpio";
   reg = <0xc000 0xc00>;
   interrupts = <0x4 0xc0 0x0 0>,
     <0x4 0xc2 0x0 0>,
     <0x4 0xc3 0x0 0>,
     <0x4 0xc4 0x0 0>,
     <0x4 0xc5 0x0 0>,
     <0x4 0xc6 0x0 0>,
     <0x4 0xc7 0x0 0>,
     <0x4 0xc9 0x0 0>,
     <0x4 0xca 0x0 0>;
   interrupt-names = "pm8150l_gpio1", "pm8150l_gpio3",
     "pm8150l_gpio4", "pm8150l_gpio5",
     "pm8150l_gpio6", "pm8150l_gpio7",
     "pm8150l_gpio8", "pm8150l_gpio10",
     "pm8150l_gpio11";
   gpio-controller;
   #gpio-cells = <2>;
   qcom,gpios-disallowed = <2 9 12>;
  };

  pm8150l_vadc: vadc@3100 {
   compatible = "qcom,spmi-adc5";
   reg = <0x3100 0x100>;
   #address-cells = <1>;
   #size-cells = <0>;
   interrupts = <0x4 0x31 0x0 1>;
   interrupt-names = "eoc-int-en-set";
   qcom,adc-vdd-reference = <1875>;
   #io-channel-cells = <1>;
   io-channel-ranges;


   ref_gnd@0 {
    reg = <0x00>;
    label = "ref_gnd";
    qcom,pre-scaling = <1 1>;
   };

   vref_1p25@1 {
    reg = <0x01>;
    label = "vref_1p25";
    qcom,pre-scaling = <1 1>;
   };

   die_temp@2 {
    reg = <0x06>;
    label = "die_temp";
    qcom,pre-scaling = <1 1>;
   };
  };

  pm8150l_bcl: bcl@3d00 {
   compatible = "qcom,bcl-v5";
   reg = <0x3d00 0x100>;
   interrupts = <0x4 0x3d 0x0 0>,
     <0x4 0x3d 0x1 0>,
     <0x4 0x3d 0x2 0>;
   interrupt-names = "bcl-lvl0",
      "bcl-lvl1",
      "bcl-lvl2";
   #thermal-sensor-cells = <1>;
  };

  pm8150l_adc_tm: adc_tm@3500 {
   compatible = "qcom,adc-tm5";
   reg = <0x3500 0x100>;
   interrupts = <0x4 0x35 0x0 1>;
   interrupt-names = "thr-int-en";
   #address-cells = <1>;
   #size-cells = <0>;
   #thermal-sensor-cells = <1>;
   io-channels = <&pm8150l_vadc 0x4d>,
     <&pm8150l_vadc 0x4e>,
     <&pm8150l_vadc 0x4f>;
  };
 };

 qcom,pm8150l@5 {
  compatible ="qcom,spmi-pmic";
  reg = <0x5 0>;
  #address-cells = <2>;
  #size-cells = <0>;

  pm8150l_lcdb: qcom,lcdb@ec00 {
   compatible = "qcom,qpnp-lcdb-regulator";
   reg = <0xec00 0x100>;
   interrupts = <0x5 0xec 0x1 1>;
   interrupt-names = "sc-irq";
   qcom,pmic-revid = <&pm8150l_revid>;
   qcom,voltage-step-ramp;
   status = "disabled";

   lcdb_ldo_vreg: ldo {
    label = "ldo";
    regulator-name = "lcdb_ldo";
    regulator-min-microvolt = <4000000>;
    regulator-max-microvolt = <6000000>;
   };

   lcdb_ncp_vreg: ncp {
    label = "ncp";
    regulator-name = "lcdb_ncp";
    regulator-min-microvolt = <4000000>;
    regulator-max-microvolt = <6000000>;
   };

   lcdb_bst_vreg: bst {
    label = "bst";
    regulator-name = "lcdb_bst";
    regulator-min-microvolt = <4700000>;
    regulator-max-microvolt = <6275000>;
   };
  };

  flash_led: qcom,leds@d300 {
   compatible = "qcom,qpnp-flash-led-v2";
   status = "okay";
   reg = <0xd300 0x100>;
   label = "flash";
   interrupts = <0x5 0xd3 0x0 1>,
         <0x5 0xd3 0x3 1>,
         <0x5 0xd3 0x4 1>;
   interrupt-names = "led-fault-irq",
       "all-ramp-down-done-irq",
       "all-ramp-up-done-irq";
   qcom,hdrm-auto-mode;
   qcom,short-circuit-det;
   qcom,open-circuit-det;
   qcom,vph-droop-det;
   qcom,thermal-derate-en;
   qcom,thermal-derate-current = <200 500 1000>;
   qcom,isc-delay = <192>;
   qcom,pmic-revid = <&pm8150l_revid>;

   pm8150l_flash0: qcom,flash_0 {
    label = "flash";
    qcom,led-name = "led:flash_0";
    qcom,max-current = <1500>;
    qcom,default-led-trigger = "flash0_trigger";
    qcom,id = <0>;
    qcom,current-ma = <1000>;
    qcom,duration-ms = <1280>;
    qcom,ires-ua = <12500>;
    qcom,hdrm-voltage-mv = <325>;
    qcom,hdrm-vol-hi-lo-win-mv = <100>;
   };

   pm8150l_flash1: qcom,flash_1 {
    label = "flash";
    qcom,led-name = "led:flash_1";
    qcom,max-current = <1500>;
    qcom,default-led-trigger = "flash1_trigger";
    qcom,id = <1>;
    qcom,current-ma = <1000>;
    qcom,duration-ms = <1280>;
    qcom,ires-ua = <12500>;
    qcom,hdrm-voltage-mv = <325>;
    qcom,hdrm-vol-hi-lo-win-mv = <100>;
   };

   pm8150l_flash2: qcom,flash_2 {
    label = "flash";
    qcom,led-name = "led:flash_2";
    qcom,max-current = <750>;
    qcom,default-led-trigger = "flash2_trigger";
    qcom,id = <2>;
    qcom,current-ma = <500>;
    qcom,duration-ms = <1280>;
    qcom,ires-ua = <12500>;
    qcom,hdrm-voltage-mv = <325>;
    qcom,hdrm-vol-hi-lo-win-mv = <100>;
    status = "disabled";
   };

   pm8150l_torch0: qcom,torch_0 {
    label = "torch";
    qcom,led-name = "led:torch_0";
    qcom,max-current = <500>;
    qcom,default-led-trigger = "torch0_trigger";
    qcom,id = <0>;
    qcom,current-ma = <300>;
    qcom,ires-ua = <12500>;
    qcom,hdrm-voltage-mv = <325>;
    qcom,hdrm-vol-hi-lo-win-mv = <100>;
   };

   pm8150l_torch1: qcom,torch_1 {
    label = "torch";
    qcom,led-name = "led:torch_1";
    qcom,max-current = <500>;
    qcom,default-led-trigger = "torch1_trigger";
    qcom,id = <1>;
    qcom,current-ma = <300>;
    qcom,ires-ua = <12500>;
    qcom,hdrm-voltage-mv = <325>;
    qcom,hdrm-vol-hi-lo-win-mv = <100>;
   };

   pm8150l_torch2: qcom,torch_2 {
    label = "torch";
    qcom,led-name = "led:torch_2";
    qcom,max-current = <500>;
    qcom,default-led-trigger = "torch2_trigger";
    qcom,id = <2>;
    qcom,current-ma = <300>;
    qcom,ires-ua = <12500>;
    qcom,hdrm-voltage-mv = <325>;
    qcom,hdrm-vol-hi-lo-win-mv = <100>;
    status = "disabled";
   };

   pm8150l_switch0: qcom,led_switch_0 {
    label = "switch";
    qcom,led-name = "led:switch_0";
    qcom,led-mask = <1>;
    qcom,default-led-trigger = "switch0_trigger";
   };

   pm8150l_switch1: qcom,led_switch_1 {
    label = "switch";
    qcom,led-name = "led:switch_1";
    qcom,led-mask = <2>;
    qcom,default-led-trigger = "switch1_trigger";
   };

   pm8150l_switch2: qcom,led_switch_2 {
    label = "switch";
    qcom,led-name = "led:switch_2";
    qcom,led-mask = <3>;
    qcom,default-led-trigger = "switch2_trigger";
   };

   pm8150l_switch3: qcom,led_switch_3 {
    label = "switch";
    qcom,led-name = "led:switch_3";
    qcom,led-mask = <4>;
    qcom,default-led-trigger = "switch3_trigger";
   };
  };

  pm8150l_wled: qcom,wled@d800 {
   compatible = "qcom,pm8150l-spmi-wled";
   reg = <0xd800 0x100>, <0xd900 0x100>;
   reg-names = "wled-ctrl-base", "wled-sink-base";
   label = "backlight";
   interrupts = <0x5 0xd8 0x1 1>,
         <0x5 0xd8 0x4 (2 | 1)>,
         <0x5 0xd8 0x5 (2 | 1)>;
   interrupt-names = "ovp-irq", "pre-flash-irq",
       "flash-irq";
   qcom,pmic-revid = <&pm8150l_revid>;
   qcom,auto-calibration;
   status = "disabled";

   wled_flash: qcom,wled-flash {
    label = "flash";
    qcom,default-led-trigger = "wled_flash";
   };

   wled_torch: qcom,wled-torch {
    label = "torch";
    qcom,default-led-trigger = "wled_torch";
    qcom,wled-torch-timer = <1200>;
   };

   wled_switch: qcom,wled-switch {
    label = "switch";
    qcom,default-led-trigger = "wled_switch";
   };
  };

  pm8150l_lpg: qcom,pwms@b100 {
   compatible = "qcom,pwm-lpg";
   reg = <0xb100 0x300>, <0xb000 0x100>;
   reg-names = "lpg-base", "lut-base";
   #pwm-cells = <2>;
   qcom,num-lpg-channels = <3>;
   qcom,lut-patterns = <0 10 20 30 40 50 60 70 80 90 100
      90 80 70 60 50 40 30 20 10 0>;
   lpg1 {
    qcom,lpg-chan-id = <1>;
    qcom,ramp-step-ms = <100>;
    qcom,ramp-pause-hi-count = <2>;
    qcom,ramp-pause-lo-count = <2>;
    qcom,ramp-low-index = <0>;
    qcom,ramp-high-index = <20>;
    qcom,ramp-from-low-to-high;
    qcom,ramp-pattern-repeat;
   };

   lpg2 {
    qcom,lpg-chan-id = <2>;
    qcom,ramp-step-ms = <100>;
    qcom,ramp-pause-hi-count = <2>;
    qcom,ramp-pause-lo-count = <2>;
    qcom,ramp-low-index = <0>;
    qcom,ramp-high-index = <20>;
    qcom,ramp-from-low-to-high;
    qcom,ramp-pattern-repeat;
   };

   lpg3 {
    qcom,lpg-chan-id = <3>;
    qcom,ramp-step-ms = <100>;
    qcom,ramp-pause-hi-count = <2>;
    qcom,ramp-pause-lo-count = <2>;
    qcom,ramp-low-index = <0>;
    qcom,ramp-high-index = <20>;
    qcom,ramp-from-low-to-high;
    qcom,ramp-pattern-repeat;
   };
  };

  pm8150l_pwm: qcom,pwms@bc00 {
   compatible = "qcom,pwm-lpg";
   reg = <0xbc00 0x200>;
   reg-names = "lpg-base";
   #pwm-cells = <2>;
   qcom,num-lpg-channels = <2>;
  };

  pm8150l_rgb_led: qcom,leds@d000 {
   compatible = "qcom,tri-led";
   reg = <0xd000 0x100>;
   red {
    label = "red";
    pwms = <&pm8150l_lpg 0 1000000>;
    led-sources = <0>;
    linux,default-trigger = "timer";
   };

   green {
    label = "green";
    pwms = <&pm8150l_lpg 1 1000000>;
    led-sources = <1>;
    linux,default-trigger = "timer";
   };

   blue {
    label = "blue";
    pwms = <&pm8150l_lpg 2 1000000>;
    led-sources = <2>;
    linux,default-trigger = "timer";
   };
  };

  pm8150a_amoled: qcom,amoled {
   compatible = "qcom,qpnp-amoled-regulator";
   #address-cells = <1>;
   #size-cells = <1>;
   status = "disabled";

   oledb_vreg: oledb@e000 {
    reg = <0xe000 0x100>;
    reg-names = "oledb_base";
    regulator-name = "oledb";
    regulator-min-microvolt = <4925000>;
    regulator-max-microvolt = <8100000>;
    qcom,swire-control;
   };

   ab_vreg: ab@de00 {
    reg = <0xde00 0x100>;
    reg-names = "ab_base";
    regulator-name = "ab";
    regulator-min-microvolt = <4600000>;
    regulator-max-microvolt = <6100000>;
    qcom,swire-control;
   };

   ibb_vreg: ibb@dc00 {
    reg = <0xdc00 0x100>;
    reg-names = "ibb_base";
    regulator-name = "ibb";
    regulator-min-microvolt = <800000>;
    regulator-max-microvolt = <5400000>;
    qcom,swire-control;
   };
  };
 };
};

&thermal_zones {
 pm8150l_temp_alarm: pm8150l_tz {
  polling-delay-passive = <100>;
  polling-delay = <0>;
  thermal-governor = "step_wise";
  thermal-sensors = <&pm8150l_tz>;
  wake-capable-sensor;

  trips {
   trip0 {
    temperature = <95000>;
    hysteresis = <0>;
    type = "passive";
   };

   trip1 {
    temperature = <115000>;
    hysteresis = <0>;
    type = "passive";
   };

   trip2 {
    temperature = <145000>;
    hysteresis = <0>;
    type = "passive";
   };
  };
 };

 pm8150l-vph-lvl0 {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "low_limits_cap";
  thermal-sensors = <&pm8150l_bcl 2>;
  tracks-low;
  wake-capable-sensor;

  trips {
   vph_lvl0: vph-lvl0 {
    temperature = <3000>;
    hysteresis = <200>;
    type = "passive";
   };
  };
 };

 pm8150l-vph-lvl1 {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "low_limits_cap";
  thermal-sensors = <&pm8150l_bcl 3>;
  tracks-low;
  wake-capable-sensor;

  trips {
   vph_lvl1:vph-lvl1 {
    temperature = <2750>;
    hysteresis = <200>;
    type = "passive";
   };
  };
 };

 pm8150l-vph-lvl2 {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "low_limits_cap";
  thermal-sensors = <&pm8150l_bcl 4>;
  tracks-low;
  wake-capable-sensor;

  trips {
   vph_lvl2:vph-lvl2 {
    temperature = <2500>;
    hysteresis = <200>;
    type = "passive";
   };
  };
 };

 pm8150l-bcl-lvl0 {
  polling-delay-passive = <100>;
  polling-delay = <0>;
  thermal-governor = "step_wise";
  thermal-sensors = <&pm8150l_bcl 5>;
  wake-capable-sensor;

  trips {
   l_bcl_lvl0: l-bcl-lvl0 {
    temperature = <1>;
    hysteresis = <1>;
    type = "passive";
   };
  };
 };

 pm8150l-bcl-lvl1 {
  polling-delay-passive = <100>;
  polling-delay = <0>;
  thermal-governor = "step_wise";
  thermal-sensors = <&pm8150l_bcl 6>;
  wake-capable-sensor;

  trips {
   l_bcl_lvl1: l-bcl-lvl1 {
    temperature = <1>;
    hysteresis = <1>;
    type = "passive";
   };
  };
 };

 pm8150l-bcl-lvl2 {
  polling-delay-passive = <100>;
  polling-delay = <0>;
  thermal-governor = "step_wise";
  thermal-sensors = <&pm8150l_bcl 7>;
  wake-capable-sensor;

  trips {
   l_bcl_lvl2: l-bcl-lvl2 {
    temperature = <1>;
    hysteresis = <1>;
    type = "passive";
   };
  };
 };
};
# 7 "../arch/arm64/boot/dts/vendor/qcom/kona-pmic-overlay.dtsi" 2
# 1 "../arch/arm64/boot/dts/vendor/qcom/pm8009.dtsi" 1



&spmi_bus {
 #address-cells = <2>;
 #size-cells = <0>;
 interrupt-controller;
 #interrupt-cells = <4>;

 qcom,pm8009@a {
  compatible ="qcom,spmi-pmic";
  reg = <0xa 0>;
  #address-cells = <2>;
  #size-cells = <0>;

  qcom,revid@100 {
   compatible = "qcom,qpnp-revid";
   reg = <0x100 0x100>;
  };

  qcom,power-on@800 {
   compatible = "qcom,qpnp-power-on";
   reg = <0x800 0x100>;
  };

  pm8009_gpios: pinctrl@c000 {
   compatible = "qcom,spmi-gpio";
   reg = <0xc000 0x400>;
   interrupts = <0xa 0xc0 0 0>,
         <0xa 0xc1 0 0>,
         <0xa 0xc2 0 0>,
         <0xa 0xc3 0 0>;
   interrupt-names = "pm8009_gpio1", "pm8009_gpio2",
       "pm8009_gpio3", "pm8009_gpio4";
   gpio-controller;
   #gpio-cells = <2>;
  };
 };

 qcom,pm8009@b {
  compatible = "qcom,spmi-pmic";
  reg = <0xb 0>;
  #address-cells = <2>;
  #size-cells = <0>;
 };
};
# 8 "../arch/arm64/boot/dts/vendor/qcom/kona-pmic-overlay.dtsi" 2

&spmi_bus {
 #address-cells = <2>;
 #size-cells = <0>;
 interrupt-controller;
 #interrupt-cells = <4>;

 qcom,pmxprairie@8 {
  compatible = "qcom,spmi-pmic";
  reg = <0x8 0>;
  #address-cells = <2>;
  #size-cells = <0>;

  qcom,power-on@800 {
   compatible = "qcom,qpnp-power-on";
   reg = <0x800 0x100>;
   qcom,modem-reset;
  };
 };

 qcom,pmxprairie@9 {
  compatible ="qcom,spmi-pmic";
  reg = <0x9 0>;
  #address-cells = <2>;
  #size-cells = <0>;
 };
};

&pm8150_gpios {
 key_home {
  key_home_default: key_home_default {
   pins = "gpio1";
   function = "normal";
   input-enable;
   bias-pull-up;
   power-source = <0>;
  };
 };

 imu_clkin {
  imu_clkin_default: imu_clkin_default {
   pins = "gpio3";
   function = "func1";
   output-low;
   power-source = <0>;
   bias-disable;
   qcom,dtest-buffer = <1>;
   qcom,drive-strength = <1>;
  };

  imu_clkin_sleep: imu_clkin_sleep {
   pins = "gpio3";
   function = "func1";
   input-enable;
   bias-pull-down;
   power-source = <0>;
   qcom,dtest-buffer = <1>;
   qcom,drive-strength = <1>;
  };
 };

 key_vol_up {
  key_vol_up_default: key_vol_up_default {
   pins = "gpio6";
   function = "normal";
   input-enable;
   bias-pull-up;
   power-source = <1>;
  };
 };

 key_vol_down {
  key_vol_down_default: key_vol_down_default {
   pins = "gpio7";
   function = "normal";
   input-enable;
   bias-pull-up;
   power-source = <1>;
  };
 };


 key_confirm {
  key_confirm_default: key_confirm_default {
   pins = "gpio7";
   function = "normal";
   input-enable;
   bias-pull-up;
   power-source = <0>;
  };
 };

 usb2_vbus_boost {
  usb2_vbus_boost_default: usb2_vbus_boost_default {
   pins = "gpio9";
   function = "normal";
   output-low;
   power-source = <1>;
  };
 };

 usb2_vbus_det {
  usb2_vbus_det_default: usb2_vbus_det_default {
   pins = "gpio10";
   function = "normal";
   input-enable;
   bias-pull-down;
   power-source = <1>;
  };
 };
};

&pm8150b_gpios {
 qnovo_fet_ctrl {
  qnovo_fet_ctrl_state1: qnovo_fet_ctrl_state1 {
   pins = "gpio8";
   function = "normal";
   input-enable;
   output-disable;
   bias-disable;
   power-source = <0>;
  };

  qnovo_fet_ctrl_state2: qnovo_fet_ctrl_state2 {
   pins = "gpio8";
   function = "normal";
   input-enable;
   output-disable;
   bias-pull-down;
   power-source = <0>;
  };
 };

 smb_stat {
  smb_stat_default: smb_stat_default {
     pins = "gpio6";
     function = "normal";
     input-enable;
     bias-pull-up;
     qcom,pull-up-strength = <0>;
     power-source = <0>;
    };
 };
};

&pm8150b_qnovo {
 pinctrl-names = "q_state1", "q_state2";
 pinctrl-0 = <&qnovo_fet_ctrl_state1>;
 pinctrl-1 = <&qnovo_fet_ctrl_state2>;
};

&pm8150b_fg {
 nvmem-names = "fg_sdam";
 nvmem = <&pm8150_sdam_2>;
};

&pm8150b_charger {
 dpdm-supply = <&usb2_phy0>;
 smb5_vconn: qcom,smb5-vconn {
  regulator-name = "smb5-vconn";
 };

 smb5_vbus: qcom,smb5-vbus {
  regulator-name = "smb5-vbus";
 };
};

&pm8150b_pdphy {
 vdd-pdphy-supply = <&pm8150_l2>;
 vbus-supply = <&smb5_vbus>;
 vconn-supply = <&smb5_vconn>;
};

&pm8150b_gpios {
 haptics_boost {
  haptics_boost_default: haptics_boost_default {
   pins = "gpio5";
   function = "normal";
   output-enable;
   input-disable;
   bias-disable;
   qcom,drive-strength = <3>;
   power-source = <1>;
  };
 };
};

&soc {
 vreg_tof: regulator-dbb1 {
  compatible = "regulator-fixed";
  regulator-name = "vdd_tof";
  regulator-min-microvolt = <3600000>;
  regulator-max-microvolt = <3600000>;
  gpio = <&pm8009_gpios 1 0>;
  startup-delay-us = <1000>;
  enable-active-high;
 };

 vreg_hap_boost: regulator-haptics-boost {
  compatible = "regulator-fixed";
  regulator-name = "vdd_hap_boost";
  gpio = <&pm8150b_gpios 5 0>;
  pinctrl-names = "default";
  pinctrl-0 = <&haptics_boost_default>;
  startup-delay-us = <1000>;
  enable-active-high;
  status = "disabled";
 };
};

&usb0 {
 extcon = <&pm8150b_pdphy>, <&eud>;
};

&usb_qmp_dp_phy {
  extcon = <&pm8150b_pdphy>;
};

&sde_dp {
 extcon = <&pm8150b_pdphy>;
};
# 3 "../arch/arm64/boot/dts/vendor/qcom/kona-qrd.dtsi" 2
# 1 "../arch/arm64/boot/dts/vendor/qcom/kona-sde-display.dtsi" 1
# 1 "../arch/arm64/boot/dts/vendor/qcom/dsi-panel-sw43404-amoled-dsc-wqhd-cmd.dtsi" 1
&mdss_mdp {
 dsi_sw43404_amoled_cmd: qcom,mdss_dsi_sw43404_amoled_wqhd_cmd {
  qcom,mdss-dsi-panel-name =
   "sw43404 amoled cmd mode dsi boe panel with DSC";
  qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
  qcom,mdss-dsi-panel-physical-type = "oled";
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-color-order = "rgb_swap_rgb";
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;

  qcom,dsi-ctrl-num = <0>;
  qcom,dsi-phy-num = <0>;

  qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
  qcom,mdss-dsi-lane-map = "lane_map_0123";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-reset-sequence = <1 10>, <0 10>, <1 10>;
  qcom,mdss-dsi-te-pin-select = <1>;
  qcom,mdss-dsi-wr-mem-start = <0x2c>;
  qcom,mdss-dsi-wr-mem-continue = <0x3c>;
  qcom,mdss-dsi-te-dcs-command = <1>;
  qcom,mdss-dsi-te-check-enable;
  qcom,mdss-dsi-te-using-te-pin;
  qcom,mdss-dsi-panel-hdr-enabled;
  qcom,mdss-dsi-panel-hdr-color-primaries = <14500 15500 32000
   17000 15500 30000 8000 3000>;
  qcom,mdss-dsi-panel-peak-brightness = <4200000>;
  qcom,mdss-dsi-panel-blackness-level = <3230>;
  qcom,mdss-dsi-qsync-min-refresh-rate = <55>;

  qcom,mdss-dsi-display-timings {
   timing@0 {
    qcom,mdss-dsi-panel-framerate = <60>;
    qcom,mdss-dsi-panel-width = <1440>;
    qcom,mdss-dsi-panel-height = <2880>;
    qcom,mdss-dsi-h-front-porch = <60>;
    qcom,mdss-dsi-h-back-porch = <30>;
    qcom,mdss-dsi-h-pulse-width = <12>;
    qcom,mdss-dsi-h-sync-skew = <0>;
    qcom,mdss-dsi-v-back-porch = <8>;
    qcom,mdss-dsi-v-front-porch = <8>;
    qcom,mdss-dsi-v-pulse-width = <1>;
    qcom,mdss-dsi-h-left-border = <0>;
    qcom,mdss-dsi-h-right-border = <0>;
    qcom,mdss-dsi-v-top-border = <0>;
    qcom,mdss-dsi-v-bottom-border = <0>;
    qcom,mdss-dsi-panel-jitter = <0x6 0x1>;
    qcom,mdss-mdp-transfer-time-us = <15300>;

    qcom,mdss-dsi-timing-switch-command = [
     39 01 00 00 00 00 03 b0 a5 00
     39 01 00 00 00 00 0c b1 a0 9f 42 4f 63 0e 0a 10 0e 0a 10
     39 01 00 00 00 00 07 e4 30 06 00 40 34 03
    ];

    qcom,mdss-dsi-on-command = [
     39 01 00 00 00 00 03 b0 a5 00
     39 01 00 00 00 00 03 5c 42 00
     07 01 00 00 00 00 02 01 00
     0a 01 00 00 00 00 80 11 00 00 89 30 80
        0B 40 05 A0 05 A0 02 D0 02 D0 02 00
        02 68 00 20 9A DB 00 0A 00 0C 00 12
        00 0E 18 00 10 F0 03 0C 20 00 06 0B
        0B 33 0E 1C 2A 38 46 54 62 69 70 77
        79 7B 7D 7E 01 02 01 00 09 40 09 BE
        19 FC 19 FA 19 F8 1A 38 1A 78 1A B6
        2A F6 2B 34 2B 74 3B 74 6B F4 00 00
        00 00 00 00 00 00 00 00 00 00 00 00
        00 00 00 00 00 00 00 00 00 00 00 00
        00 00 00 00 00 00 00 00 00 00 00 00
        00 00
     39 01 00 00 00 00 03 b0 a5 00
     39 01 00 00 00 00 09 F8 00 08 10 08 2D
        00 00 2D
     15 01 00 00 00 00 02 55 08
     05 01 00 00 1e 00 02 11 00
     39 01 00 00 00 00 03 b0 a5 00
     15 01 00 00 00 00 02 e0 18
     39 01 00 00 00 00 0c c0 00 53 6f 51 50
        51 34 4f 5a 33 19
     05 01 00 00 78 00 02 35 00
     05 01 00 00 3c 00 02 29 00
    ];

    qcom,mdss-dsi-off-command = [
     05 01 00 00 14 00 02 28 00
     05 01 00 00 78 00 02 10 00];
    qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
    qcom,mdss-dsi-h-sync-pulse = <0>;
    qcom,mdss-dsi-qsync-on-commands =
     [15 01 00 00 00 00 02 5a 01];
    qcom,mdss-dsi-qsync-on-commands-state =
     "dsi_lp_mode";
    qcom,mdss-dsi-qsync-off-commands =
     [15 01 00 00 00 00 02 5a 00];
    qcom,mdss-dsi-qsync-off-commands-state =
     "dsi_lp_mode";
    qcom,mdss-dsi-lp1-command = [
     05 01 00 00 00 00 02 39 00
    ];
    qcom,mdss-dsi-lp1-command-state =
     "dsi_lp_mode";
    qcom,mdss-dsi-nolp-command = [
     05 01 00 00 00 00 02 38 00
    ];
    qcom,mdss-dsi-nolp-command-state =
     "dsi_lp_mode";
    qcom,compression-mode = "dsc";
    qcom,mdss-dsc-slice-height = <180>;
    qcom,mdss-dsc-slice-width = <720>;
    qcom,mdss-dsc-slice-per-pkt = <1>;
    qcom,mdss-dsc-bit-per-component = <8>;
    qcom,mdss-dsc-bit-per-pixel = <8>;
    qcom,mdss-dsc-block-prediction-enable;
   };

   timing@1 {
    qcom,mdss-dsi-panel-framerate = <50>;
    qcom,mdss-dsi-panel-width = <1440>;
    qcom,mdss-dsi-panel-height = <2880>;
    qcom,mdss-dsi-h-front-porch = <60>;
    qcom,mdss-dsi-h-back-porch = <30>;
    qcom,mdss-dsi-h-pulse-width = <12>;
    qcom,mdss-dsi-h-sync-skew = <0>;
    qcom,mdss-dsi-v-back-porch = <10>;
    qcom,mdss-dsi-v-front-porch = <8>;
    qcom,mdss-dsi-v-pulse-width = <1>;
    qcom,mdss-dsi-h-left-border = <0>;
    qcom,mdss-dsi-h-right-border = <0>;
    qcom,mdss-dsi-v-top-border = <0>;
    qcom,mdss-dsi-v-bottom-border = <0>;
    qcom,mdss-dsi-panel-jitter = <0x4 0x1>;

    qcom,mdss-dsi-timing-switch-command = [
     39 01 00 00 00 00 03 b0 a5 00
     39 01 00 00 00 00 0c b1 a0 9f 4f 4f 63 0e 0a 10 0e 0a 10
     39 01 00 00 00 00 07 e4 30 06 00 40 34 03
    ];

    qcom,mdss-dsi-on-command = [
     39 01 00 00 00 00 03 b0 a5 00
     39 01 00 00 00 00 03 5c 42 00
     07 01 00 00 00 00 02 01 00
     0a 01 00 00 00 00 80 11 00 00 89 30 80
     0B 40 05 A0 05 A0 02 D0 02 D0 02 00
     02 68 00 20 9A DB 00 0A 00 0C 00 12
     00 0E 18 00 10 F0 03 0C 20 00 06 0B
     0B 33 0E 1C 2A 38 46 54 62 69 70 77
     79 7B 7D 7E 01 02 01 00 09 40 09 BE
     19 FC 19 FA 19 F8 1A 38 1A 78 1A B6
     2A F6 2B 34 2B 74 3B 74 6B F4 00 00
     00 00 00 00 00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00 00 00 00 00
     00 00
     39 01 00 00 00 00 03 b0 a5 00
     39 01 00 00 00 00 09 F8 00 08 10 08 2D
     00 00 2D
     15 01 00 00 00 00 02 55 00
     05 01 00 00 1e 00 02 11 00
     39 01 00 00 00 00 03 b0 a5 00
     15 01 00 00 00 00 02 e0 18
     39 01 00 00 00 00 0c c0 00 53 6f 51 50
     51 34 4f 5a 33 19
     05 01 00 00 78 00 02 35 00
     05 01 00 00 3c 00 02 29 00
     39 01 00 00 00 00 03 b0 a5 00
     39 01 00 00 00 00 0c b1 a0 9f 4f 4f 63 0e 0a 10 0e 0a 10
     39 01 00 00 00 00 07 e4 30 06 00 40 34 03
     39 01 00 00 00 00 03 b0 a5 00
     39 01 00 00 00 00 0c b1 a0 9f 4f 4f 63 0e 0a 10 0e 0a 10
     39 01 00 00 00 00 07 e4 30 06 00 40 34 03
    ];

    qcom,mdss-dsi-off-command = [
     05 01 00 00 14 00 02 28 00
     05 01 00 00 78 00 02 10 00];
    qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
    qcom,mdss-dsi-h-sync-pulse = <0>;
    qcom,mdss-dsi-qsync-on-commands =
     [15 01 00 00 00 00 02 5a 01];
    qcom,mdss-dsi-qsync-on-commands-state =
     "dsi_lp_mode";
    qcom,mdss-dsi-qsync-off-commands =
     [15 01 00 00 00 00 02 5a 00];
    qcom,mdss-dsi-qsync-off-commands-state =
     "dsi_lp_mode";
    qcom,mdss-dsi-lp1-command = [
     05 01 00 00 00 00 02 39 00
     ];
    qcom,mdss-dsi-lp1-command-state =
     "dsi_lp_mode";
    qcom,mdss-dsi-nolp-command = [
     05 01 00 00 00 00 02 38 00
     ];
    qcom,mdss-dsi-nolp-command-state =
     "dsi_lp_mode";
    qcom,compression-mode = "dsc";
    qcom,mdss-dsc-slice-height = <180>;
    qcom,mdss-dsc-slice-width = <720>;
    qcom,mdss-dsc-slice-per-pkt = <1>;
    qcom,mdss-dsc-bit-per-component = <8>;
    qcom,mdss-dsc-bit-per-pixel = <8>;
    qcom,mdss-dsc-block-prediction-enable;
   };

   timing@2 {
    qcom,mdss-dsi-panel-framerate = <40>;
    qcom,mdss-dsi-panel-width = <1440>;
    qcom,mdss-dsi-panel-height = <2880>;
    qcom,mdss-dsi-h-front-porch = <60>;
    qcom,mdss-dsi-h-back-porch = <30>;
    qcom,mdss-dsi-h-pulse-width = <12>;
    qcom,mdss-dsi-h-sync-skew = <0>;
    qcom,mdss-dsi-v-back-porch = <12>;
    qcom,mdss-dsi-v-front-porch = <8>;
    qcom,mdss-dsi-v-pulse-width = <1>;
    qcom,mdss-dsi-h-left-border = <0>;
    qcom,mdss-dsi-h-right-border = <0>;
    qcom,mdss-dsi-v-top-border = <0>;
    qcom,mdss-dsi-v-bottom-border = <0>;
    qcom,mdss-dsi-panel-jitter = <0x4 0x1>;

    qcom,mdss-dsi-timing-switch-command = [
     39 01 00 00 00 00 03 b0 a5 00
     39 01 00 00 00 00 0c b1 a0 9f 63 4f 63 0e 0a 10 0e 0a 10
     39 01 00 00 00 00 07 e4 30 06 00 40 34 03
    ];

    qcom,mdss-dsi-on-command = [
     39 01 00 00 00 00 03 b0 a5 00
     39 01 00 00 00 00 03 5c 42 00
     07 01 00 00 00 00 02 01 00
     0a 01 00 00 00 00 80 11 00 00 89 30 80
     0B 40 05 A0 05 A0 02 D0 02 D0 02 00
     02 68 00 20 9A DB 00 0A 00 0C 00 12
     00 0E 18 00 10 F0 03 0C 20 00 06 0B
     0B 33 0E 1C 2A 38 46 54 62 69 70 77
     79 7B 7D 7E 01 02 01 00 09 40 09 BE
     19 FC 19 FA 19 F8 1A 38 1A 78 1A B6
     2A F6 2B 34 2B 74 3B 74 6B F4 00 00
     00 00 00 00 00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00 00 00 00 00
     00 00
     39 01 00 00 00 00 03 b0 a5 00
     39 01 00 00 00 00 09 F8 00 08 10 08 2D
     00 00 2D
     15 01 00 00 00 00 02 55 00
     05 01 00 00 1e 00 02 11 00
     39 01 00 00 00 00 03 b0 a5 00
     15 01 00 00 00 00 02 e0 18
     39 01 00 00 00 00 0c c0 00 53 6f 51 50
     51 34 4f 5a 33 19
     05 01 00 00 78 00 02 35 00
     05 01 00 00 3c 00 02 29 00
     39 01 00 00 00 00 03 b0 a5 00
     39 01 00 00 00 00 0c b1 a0 9f 4f 4f 63 0e 0a 10 0e 0a 10
     39 01 00 00 00 00 07 e4 30 06 00 40 34 03
     39 01 00 00 00 00 03 b0 a5 00
     39 01 00 00 00 00 0c b1 a0 9f 63 4f 63 0e 0a 10 0e 0a 10
     39 01 00 00 00 00 07 e4 30 06 00 40 34 03
    ];

    qcom,mdss-dsi-off-command = [
     05 01 00 00 14 00 02 28 00
     05 01 00 00 78 00 02 10 00];
    qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
    qcom,mdss-dsi-h-sync-pulse = <0>;
    qcom,mdss-dsi-qsync-on-commands =
     [15 01 00 00 00 00 02 5a 01];
    qcom,mdss-dsi-qsync-on-commands-state =
     "dsi_lp_mode";
    qcom,mdss-dsi-qsync-off-commands =
     [15 01 00 00 00 00 02 5a 00];
    qcom,mdss-dsi-qsync-off-commands-state =
     "dsi_lp_mode";
    qcom,mdss-dsi-lp1-command = [
     05 01 00 00 00 00 02 39 00
     ];
    qcom,mdss-dsi-lp1-command-state =
     "dsi_lp_mode";
    qcom,mdss-dsi-nolp-command = [
     05 01 00 00 00 00 02 38 00
     ];
    qcom,mdss-dsi-nolp-command-state =
     "dsi_lp_mode";
    qcom,compression-mode = "dsc";
    qcom,mdss-dsc-slice-height = <180>;
    qcom,mdss-dsc-slice-width = <720>;
    qcom,mdss-dsc-slice-per-pkt = <1>;
    qcom,mdss-dsc-bit-per-component = <8>;
    qcom,mdss-dsc-bit-per-pixel = <8>;
    qcom,mdss-dsc-block-prediction-enable;
   };
  };
 };
};
# 2 "../arch/arm64/boot/dts/vendor/qcom/kona-sde-display.dtsi" 2
# 1 "../arch/arm64/boot/dts/vendor/qcom/dsi-panel-sw43404-amoled-dsc-wqhd-video.dtsi" 1
&mdss_mdp {
 dsi_sw43404_amoled_video: qcom,mdss_dsi_sw43404_amoled_wqhd_video {
 qcom,mdss-dsi-panel-name =
  "sw43404 amoled video mode dsi boe panel with DSC";
 qcom,mdss-dsi-panel-type = "dsi_video_mode";
 qcom,mdss-dsi-panel-physical-type = "oled";
 qcom,dsi-ctrl-num = <0>;
 qcom,dsi-phy-num = <0>;

 qcom,mdss-dsi-virtual-channel-id = <0>;
 qcom,mdss-dsi-stream = <0>;
 qcom,mdss-dsi-bpp = <24>;
 qcom,mdss-dsi-border-color = <0>;
 qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
 qcom,mdss-dsi-bllp-eof-power-mode;
 qcom,mdss-dsi-bllp-power-mode;
 qcom,mdss-dsi-lane-0-state;
 qcom,mdss-dsi-lane-1-state;
 qcom,mdss-dsi-lane-2-state;
 qcom,mdss-dsi-lane-3-state;
 qcom,mdss-dsi-dma-trigger = "trigger_sw";
 qcom,mdss-dsi-mdp-trigger = "none";
 qcom,mdss-dsi-reset-sequence = <1 10>, <0 10>, <1 10>;
 qcom,adjust-timer-wakeup-ms = <1>;
 qcom,mdss-dsi-panel-hdr-enabled;
 qcom,mdss-dsi-panel-hdr-color-primaries = <14500 15500 32000
  17000 15500 30000 8000 3000>;
 qcom,mdss-dsi-panel-peak-brightness = <4200000>;
 qcom,mdss-dsi-panel-blackness-level = <3230>;

 qcom,mdss-dsi-display-timings {
  timing@0 {
   qcom,mdss-dsi-panel-width = <1440>;
   qcom,mdss-dsi-panel-height = <2880>;
   qcom,mdss-dsi-h-front-porch = <10>;
   qcom,mdss-dsi-h-back-porch = <10>;
   qcom,mdss-dsi-h-pulse-width = <12>;
   qcom,mdss-dsi-h-sync-skew = <0>;
   qcom,mdss-dsi-v-back-porch = <10>;
   qcom,mdss-dsi-v-front-porch = <10>;
   qcom,mdss-dsi-v-pulse-width = <1>;
   qcom,mdss-dsi-h-left-border = <0>;
   qcom,mdss-dsi-panel-framerate = <60>;
   qcom,mdss-dsi-on-command = [
     39 01 00 00 00 00 03 b0 a5 00
     07 01 00 00 00 00 02 01 00
     39 01 00 00 00 00 06 b2 00 5d 04 80 49
     15 01 00 00 00 00 02 3d 10
     15 01 00 00 00 00 02 36 00
     15 01 00 00 00 00 02 55 08
     39 01 00 00 00 00 09 f8 00 08 10 08 2d
        00 00 2d
     39 01 00 00 3c 00 03 51 00 00
     05 01 00 00 50 00 02 11 00
     39 01 00 00 00 00 03 b0 34 04
     39 01 00 00 00 00 05 c1 00 00 00 46
     39 01 00 00 00 00 03 b0 a5 00
     0a 01 00 00 00 00 80 11 00 00 89 30 80
        0B 40 05 A0 02 d0 02 D0 02 D0 02 00
        02 68 00 20 4e a8 00 0A 00 0C 00 23
        00 1c 18 00 10 F0 03 0C 20 00 06 0B
        0B 33 0E 1C 2A 38 46 54 62 69 70 77
        79 7B 7D 7E 01 02 01 00 09 40 09 BE
        19 FC 19 FA 19 F8 1A 38 1A 78 1A B6
        2A F6 2B 34 2B 74 3B 74 6B F4 00 00
        00 00 00 00 00 00 00 00 00 00 00 00
        00 00 00 00 00 00 00 00 00 00 00 00
        00 00 00 00 00 00 00 00 00 00 00 00
        00 00
     39 01 00 00 00 00 03 b0 a5 00
     15 01 00 00 00 00 02 e0 18
     39 01 00 00 00 00 0c c0 00 53 6f 51 50
    51 34 4f 5a 33 19
     05 01 00 00 78 00 02 29 00
   ];
   qcom,mdss-dsi-off-command = [05 01 00 00 78 00
      02 28 00 05 01 00 00 78 00 02 10 00];
   qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
   qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
   qcom,mdss-dsi-lp1-command = [
    05 01 00 00 00 00 02 39 00
   ];
   qcom,mdss-dsi-lp1-command-state =
    "dsi_lp_mode";
   qcom,mdss-dsi-nolp-command = [
    05 01 00 00 00 00 02 38 00
   ];
   qcom,mdss-dsi-nolp-command-state =
    "dsi_lp_mode";
   qcom,compression-mode = "dsc";
   qcom,mdss-dsc-slice-height = <180>;
   qcom,mdss-dsc-slice-width = <720>;
   qcom,mdss-dsc-slice-per-pkt = <2>;
   qcom,mdss-dsc-bit-per-component = <8>;
   qcom,mdss-dsc-bit-per-pixel = <8>;
   qcom,mdss-dsc-block-prediction-enable;
   };
  };
 };
};
# 3 "../arch/arm64/boot/dts/vendor/qcom/kona-sde-display.dtsi" 2
# 1 "../arch/arm64/boot/dts/vendor/qcom/dsi-panel-sw43404-amoled-dsc-fhd-plus-cmd.dtsi" 1
&mdss_mdp {
 dsi_sw43404_amoled_fhd_plus_cmd: qcom,mdss_dsi_sw43404_fhd_plus_cmd {
  qcom,mdss-dsi-panel-name =
    "sw43404 amoled boe fhd+ panel with DSC";
  qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
  qcom,mdss-dsi-panel-physical-type = "oled";
  qcom,dsi-ctrl-num = <0>;
  qcom,dsi-phy-num = <0>;

  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-color-order = "rgb_swap_rgb";
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;

  qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
  qcom,mdss-dsi-lane-map = "lane_map_0123";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-reset-sequence = <1 10>, <0 10>, <1 10>;
  qcom,mdss-dsi-te-pin-select = <1>;
  qcom,mdss-dsi-wr-mem-start = <0x2c>;
  qcom,mdss-dsi-wr-mem-continue = <0x3c>;
  qcom,mdss-dsi-te-dcs-command = <1>;
  qcom,mdss-dsi-te-check-enable;
  qcom,mdss-dsi-te-using-te-pin;
  qcom,mdss-pan-physical-width-dimension = <68>;
  qcom,mdss-pan-physical-height-dimension = <138>;
  qcom,mdss-dsi-panel-hdr-enabled;
  qcom,mdss-dsi-panel-hdr-color-primaries = <14500 15500 32000
   17000 15500 30000 8000 3000>;
  qcom,mdss-dsi-panel-peak-brightness = <4200000>;
  qcom,mdss-dsi-panel-blackness-level = <3230>;

  qcom,mdss-dsi-display-timings {
   timing@0 {
    qcom,mdss-dsi-panel-framerate = <60>;
    qcom,mdss-dsi-panel-width = <1080>;
    qcom,mdss-dsi-panel-height = <2160>;
    qcom,mdss-dsi-h-front-porch = <160>;
    qcom,mdss-dsi-h-back-porch = <72>;
    qcom,mdss-dsi-h-pulse-width = <16>;
    qcom,mdss-dsi-h-sync-skew = <0>;
    qcom,mdss-dsi-h-sync-pulse = <0>;
    qcom,mdss-dsi-v-back-porch = <8>;
    qcom,mdss-dsi-v-front-porch = <8>;
    qcom,mdss-dsi-v-pulse-width = <1>;
    qcom,mdss-dsi-h-left-border = <0>;
    qcom,mdss-dsi-h-right-border = <0>;
    qcom,mdss-dsi-v-top-border = <0>;
    qcom,mdss-dsi-v-bottom-border = <0>;
    qcom,mdss-dsi-panel-jitter = <0x3 0x1>;
    qcom,mdss-dsi-on-command = [
      39 01 00 00 00 00 03 b0 a5 00
      07 01 00 00 00 00 02 01 00
      0a 01 00 00 00 00 80 11 00 00 89 30 80
         08 70 04 38 02 1c 02 1c 02 1c 02 00
         02 0e 00 20 34 29 00 07 00 0C 00 2e
         00 31 18 00 10 F0 03 0C 20 00 06 0B
         0B 33 0E 1C 2A 38 46 54 62 69 70 77
         79 7B 7D 7E 01 02 01 00 09 40 09 BE
         19 FC 19 FA 19 F8 1A 38 1A 78 1A B6
         2A F6 2B 34 2B 74 3B 74 6B F4 00 00
         00 00 00 00 00 00 00 00 00 00 00 00
         00 00 00 00 00 00 00 00 00 00 00 00
         00 00 00 00 00 00 00 00 00 00 00 00
         00 00
      39 01 00 00 00 00 03 b0 a5 00
      15 01 00 00 00 00 02 5e 10
      39 01 00 00 00 00 06 b9 bf 11 40 00 30
      39 01 00 00 00 00 09 F8 00 08 10 08 2D
        00 00 2D
      15 01 00 00 00 00 02 55 08
      05 01 00 00 1e 00 02 11 00
      15 01 00 00 78 00 02 3d 01
      39 01 00 00 00 00 03 b0 a5 00
      05 01 00 00 78 00 02 35 00
      05 01 00 00 3c 00 02 29 00
    ];
    qcom,mdss-dsi-off-command = [
     05 01 00 00 14 00 02 28 00
     05 01 00 00 78 00 02 10 00];
    qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
    qcom,compression-mode = "dsc";
    qcom,mdss-dsc-slice-height = <270>;
    qcom,mdss-dsc-slice-width = <540>;
    qcom,mdss-dsc-slice-per-pkt = <1>;
    qcom,mdss-dsc-bit-per-component = <8>;
    qcom,mdss-dsc-bit-per-pixel = <8>;
    qcom,mdss-dsc-block-prediction-enable;
   };
  };
 };
};
# 4 "../arch/arm64/boot/dts/vendor/qcom/kona-sde-display.dtsi" 2
# 1 "../arch/arm64/boot/dts/vendor/qcom/dsi-panel-sharp-dsc-4k-cmd.dtsi" 1
&mdss_mdp {
 dsi_sharp_4k_dsc_cmd: qcom,mdss_dsi_sharp_4k_dsc_cmd {
  qcom,mdss-dsi-panel-name = "Sharp 4k cmd mode dsc dsi panel";
  qcom,mdss-dsi-panel-type = "dsi_cmd_mode";

  qcom,dsi-ctrl-num = <0 1>;
  qcom,dsi-phy-num = <0 1>;

  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-traffic-mode = "burst_mode";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-reset-sequence = <1 100>, <0 100>, <1 100>;
  qcom,mdss-pan-physical-width-dimension = <71>;
  qcom,mdss-pan-physical-height-dimension = <129>;
  qcom,mdss-dsi-te-pin-select = <1>;
  qcom,mdss-dsi-wr-mem-start = <0x2c>;
  qcom,mdss-dsi-wr-mem-continue = <0x3c>;
  qcom,mdss-dsi-te-dcs-command = <1>;
  qcom,mdss-dsi-te-check-enable;
  qcom,mdss-dsi-te-using-te-pin;
  qcom,dcs-cmd-by-left;
  qcom,mdss-dsi-tx-eot-append;
  qcom,adjust-timer-wakeup-ms = <1>;
  qcom,mdss-dsi-panel-hdr-enabled;
  qcom,mdss-dsi-panel-hdr-color-primaries = <14500 15500 32000
   17000 15500 30000 8000 3000>;
  qcom,mdss-dsi-panel-peak-brightness = <4200000>;
  qcom,mdss-dsi-panel-blackness-level = <3230>;

  qcom,mdss-dsi-display-timings {
   timing@0 {
    qcom,mdss-dsi-panel-width = <1080>;
    qcom,mdss-dsi-panel-height = <3840>;
    qcom,mdss-dsi-h-front-porch = <30>;
    qcom,mdss-dsi-h-back-porch = <100>;
    qcom,mdss-dsi-h-pulse-width = <4>;
    qcom,mdss-dsi-h-sync-skew = <0>;
    qcom,mdss-dsi-v-back-porch = <7>;
    qcom,mdss-dsi-v-front-porch = <8>;
    qcom,mdss-dsi-v-pulse-width = <1>;
    qcom,mdss-dsi-h-sync-pulse = <0>;
    qcom,mdss-dsi-panel-framerate = <60>;
    qcom,mdss-dsi-panel-jitter = <0x8 0xa>;

    qcom,mdss-dsi-on-command = [
     39 01 00 00 00 00 11 91 09 20 00 20 02
     00 03 1c 04 21 00
     0f 03 19 01 97
     39 01 00 00 00 00 03 92 10 f0
     15 01 00 00 00 00 02 90 03
     15 01 00 00 00 00 02 03 01
     39 01 00 00 00 00 06 f0 55 aa 52 08 04
     15 01 00 00 00 00 02 c0 03
     39 01 00 00 00 00 06 f0 55 aa 52 08 07
     15 01 00 00 00 00 02 ef 01
     39 01 00 00 00 00 06 f0 55 aa 52 08 00
     15 01 00 00 00 00 02 b4 01
     15 01 00 00 00 00 02 35 00
     39 01 00 00 00 00 06 f0 55 aa 52 08 01
     39 01 00 00 00 00 05 ff aa 55 a5 80
     15 01 00 00 00 00 02 6f 01
     15 01 00 00 00 00 02 f3 10
     39 01 00 00 00 00 05 ff aa 55 a5 00

     05 01 00 00 78 00 01 11

     05 01 00 00 78 00 01 29
     ];
    qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-off-command =
     [05 01 00 00 78 00 02 28 00
      05 01 00 00 78 00 02 10 00];
    qcom,mdss-dsi-off-command-state = "dsi_hs_mode";

    qcom,compression-mode = "dsc";
    qcom,mdss-dsc-slice-height = <32>;
    qcom,mdss-dsc-slice-width = <1080>;
    qcom,mdss-dsc-slice-per-pkt = <1>;
    qcom,mdss-dsc-bit-per-component = <8>;
    qcom,mdss-dsc-bit-per-pixel = <8>;
    qcom,mdss-dsc-block-prediction-enable;
   };
  };
 };
};
# 5 "../arch/arm64/boot/dts/vendor/qcom/kona-sde-display.dtsi" 2
# 1 "../arch/arm64/boot/dts/vendor/qcom/dsi-panel-sharp-dsc-4k-video.dtsi" 1
&mdss_mdp {
 dsi_sharp_4k_dsc_video: qcom,mdss_dsi_sharp_4k_dsc_video {
  qcom,mdss-dsi-panel-name = "Sharp 4k video mode dsc dsi panel";
  qcom,mdss-dsi-panel-type = "dsi_video_mode";

  qcom,dsi-ctrl-num = <0 1>;
  qcom,dsi-phy-num = <0 1>;

  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-traffic-mode = "burst_mode";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-reset-sequence = <1 100>, <0 100>, <1 100>;
  qcom,mdss-pan-physical-width-dimension = <71>;
  qcom,mdss-pan-physical-height-dimension = <129>;
  qcom,mdss-dsi-tx-eot-append;

  qcom,adjust-timer-wakeup-ms = <1>;
  qcom,mdss-dsi-panel-hdr-enabled;
  qcom,mdss-dsi-panel-hdr-color-primaries = <14500 15500 32000
   17000 15500 30000 8000 3000>;
  qcom,mdss-dsi-panel-peak-brightness = <4200000>;
  qcom,mdss-dsi-panel-blackness-level = <3230>;

  qcom,mdss-dsi-display-timings {
   timing@0 {
    qcom,mdss-dsi-panel-width = <1080>;
    qcom,mdss-dsi-panel-height = <3840>;
    qcom,mdss-dsi-h-front-porch = <30>;
    qcom,mdss-dsi-h-back-porch = <100>;
    qcom,mdss-dsi-h-pulse-width = <4>;
    qcom,mdss-dsi-h-sync-skew = <0>;
    qcom,mdss-dsi-v-back-porch = <7>;
    qcom,mdss-dsi-v-front-porch = <8>;
    qcom,mdss-dsi-v-pulse-width = <1>;
    qcom,mdss-dsi-h-sync-pulse = <0>;
    qcom,mdss-dsi-panel-framerate = <60>;

    qcom,mdss-dsi-on-command = [
     39 01 00 00 00 00 11 91 09 20 00 20 02
     00 03 1c 04 21 00
     0f 03 19 01 97
     39 01 00 00 00 00 03 92 10 f0
     15 01 00 00 00 00 02 90 03
     15 01 00 00 00 00 02 03 01
     39 01 00 00 00 00 06 f0 55 aa 52 08 04
     15 01 00 00 00 00 02 c0 03
     39 01 00 00 00 00 06 f0 55 aa 52 08 07
     15 01 00 00 00 00 02 ef 01
     39 01 00 00 00 00 06 f0 55 aa 52 08 00
     15 01 00 00 00 00 02 b4 10
     15 01 00 00 00 00 02 35 00
     39 01 00 00 00 00 06 f0 55 aa 52 08 01
     39 01 00 00 00 00 05 ff aa 55 a5 80
     15 01 00 00 00 00 02 6f 01
     15 01 00 00 00 00 02 f3 10
     39 01 00 00 00 00 05 ff aa 55 a5 00

     05 01 00 00 78 00 01 11

     05 01 00 00 78 00 01 29
     ];
    qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-off-command =
     [05 01 00 00 78 00 02 28 00
      05 01 00 00 78 00 02 10 00];
    qcom,mdss-dsi-off-command-state = "dsi_hs_mode";

    qcom,compression-mode = "dsc";
    qcom,mdss-dsc-slice-height = <32>;
    qcom,mdss-dsc-slice-width = <1080>;
    qcom,mdss-dsc-slice-per-pkt = <1>;
    qcom,mdss-dsc-bit-per-component = <8>;
    qcom,mdss-dsc-bit-per-pixel = <8>;
    qcom,mdss-dsc-block-prediction-enable;
   };
  };
 };
};
# 6 "../arch/arm64/boot/dts/vendor/qcom/kona-sde-display.dtsi" 2
# 1 "../arch/arm64/boot/dts/vendor/qcom/dsi-panel-sharp-qsync-wqhd-cmd.dtsi" 1
&mdss_mdp {
 dsi_sharp_qsync_wqhd_cmd: qcom,mdss_dsi_sharp_qsync_wqhd_cmd {
  qcom,mdss-dsi-panel-name = "Sharp 2k cmd mode qsync dsi panel";
  qcom,mdss-dsi-panel-type = "dsi_cmd_mode";

  qcom,dsi-ctrl-num = <0 1>;
  qcom,dsi-phy-num = <0 1>;

  qcom,mdss-dsi-panel-mode-switch;

  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-traffic-mode = "burst_mode";
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-reset-sequence = <1 10>, <0 10>, <1 10>;
  qcom,mdss-pan-physical-width-dimension = <74>;
  qcom,mdss-pan-physical-height-dimension = <134>;
  qcom,mdss-dsi-te-pin-select = <1>;
  qcom,mdss-dsi-wr-mem-start = <0x2c>;
  qcom,mdss-dsi-wr-mem-continue = <0x3c>;
  qcom,mdss-dsi-te-dcs-command = <1>;
  qcom,mdss-dsi-te-check-enable;
  qcom,mdss-dsi-te-using-te-pin;
  qcom,mdss-dsi-dma-schedule-line = <5>;
  qcom,adjust-timer-wakeup-ms = <1>;
  qcom,mdss-dsi-panel-hdr-enabled;
  qcom,mdss-dsi-panel-hdr-color-primaries = <15000 16000 33750
    15800 13250 34450 7500 3000>;
  qcom,mdss-dsi-panel-peak-brightness = <6450000>;
  qcom,mdss-dsi-panel-blackness-level = <4961>;

  qcom,mdss-dsi-display-timings {
   timing@0 {
    qcom,mdss-dsi-cmd-mode;
    qcom,mdss-dsi-panel-width = <720>;
    qcom,mdss-dsi-panel-height = <2560>;
    qcom,mdss-dsi-h-front-porch = <20>;
    qcom,mdss-dsi-h-back-porch = <12>;
    qcom,mdss-dsi-h-pulse-width = <8>;
    qcom,mdss-dsi-h-sync-skew = <0>;
    qcom,mdss-dsi-v-back-porch = <14>;
    qcom,mdss-dsi-v-front-porch = <16>;
    qcom,mdss-dsi-v-pulse-width = <2>;
    qcom,mdss-dsi-panel-framerate = <60>;
    qcom,mdss-dsi-panel-jitter = <0x3 0x1>;
    qcom,mdss-dsi-timing-switch-command = [
     39 01 00 00 00 00 02 ff 10
     39 01 00 00 00 00 02 fb 01
     39 01 00 00 00 00 02 c0 83
     39 01 00 00 00 00 11 c1 89 28 00 08 02
     00 02 68 00 d5 00 0a 0d b7 09 89
     39 01 00 00 00 00 03 c2 10 f0
     39 01 00 00 00 00 02 ff 24
     39 01 00 00 00 00 02 fb 01
     39 01 00 00 00 00 02 16 0a
     39 01 00 00 00 00 02 17 30
     39 01 00 00 00 00 02 ff 26
     39 01 00 00 00 00 02 fb 01
     39 01 00 00 00 00 02 60 00
     39 01 00 00 00 00 02 62 01
     15 01 00 00 00 00 02 ff 10
     05 01 00 00 00 00 01 28
     05 01 00 00 00 00 01 29
    ];
    qcom,mdss-dsi-on-command = [
     39 01 00 00 00 00 02 ff d0
     39 01 00 00 00 00 02 75 40
     39 01 00 00 10 00 02 f1 40
     39 01 00 00 00 00 02 ff 10
     39 01 00 00 10 00 06 2c 01 02 04 08 10
     39 01 00 00 00 00 02 ff d0
     39 01 00 00 00 00 02 75 00
     39 01 00 00 10 00 02 f1 00

     39 01 00 00 00 00 02 ff 10
     39 01 00 00 00 00 02 fb 01
     39 01 00 00 00 00 02 ba 03
     39 01 00 00 00 00 02 bc 08
     39 01 00 00 00 00 02 c0 83
     39 01 00 00 00 00 11 c1 89 28 00 08 02
      00 02 68 00 d5 00 0a 0d b7 09 89
     39 01 00 00 00 00 03 c2 10 f0
     39 01 00 00 00 00 02 d5 00
     39 01 00 00 00 00 02 d6 00
     39 01 00 00 00 00 02 de 00
     39 01 00 00 00 00 02 e1 00
     39 01 00 00 00 00 02 e5 01
     39 01 00 00 00 00 02 bb 10
     39 01 00 00 00 00 02 f6 70
     39 01 00 00 00 00 02 f7 80
     39 01 00 00 00 00 02 35 00
     39 01 00 00 00 00 02 44 00
     39 01 00 00 00 00 02 ff 20
     39 01 00 00 00 00 02 fb 01
     39 01 00 00 00 00 02 87 02
     39 01 00 00 00 00 02 5d 00
     39 01 00 00 00 00 02 5e 14
     39 01 00 00 00 00 02 5f eb
     39 01 00 00 00 00 02 ff 24
     39 01 00 00 00 00 02 fb 01
     39 01 00 00 00 00 02 14 00
     39 01 00 00 00 00 02 15 10
     39 01 00 00 00 00 02 16 0a
     39 01 00 00 00 00 02 17 30
     39 01 00 00 00 00 02 ff 26
     39 01 00 00 00 00 02 fb 01
     39 01 00 00 00 00 02 60 00
     39 01 00 00 00 00 02 62 01
     39 01 00 00 00 00 02 40 00
     39 01 00 00 00 00 02 ff 28
     39 01 00 00 00 00 02 fb 01
     39 01 00 00 00 00 02 91 02
     39 01 00 00 00 00 02 ff e0
     39 01 00 00 00 00 02 fb 01
     39 01 00 00 00 00 02 48 81
     39 01 00 00 00 00 02 8e 09
     39 01 00 00 00 00 02 ff f0
     39 01 00 00 00 00 02 fb 01
     39 01 00 00 00 00 02 33 20
     39 01 00 00 00 00 02 34 35
     39 01 00 00 00 00 02 ff 10
     05 01 00 00 78 00 01 11
     05 01 00 00 78 00 01 29
    ];
    qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-off-command = [
     15 01 00 00 00 00 02 ff 10
     15 01 00 00 00 00 02 bc 00
     05 01 00 00 10 00 01 28
     05 01 00 00 32 00 01 10
    ];
    qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
    qcom,cmd-to-video-mode-post-switch-commands = [
     39 00 00 00 00 00 02 ff 10
     39 00 00 00 00 00 02 fb 01
     39 00 00 00 00 00 02 bb 13
     39 00 00 00 00 00 02 ff 26
     39 00 00 00 00 00 02 fb 01
     39 00 00 00 00 00 02 60 00
     39 01 00 00 00 00 02 62 06
    ];
    qcom,video-to-cmd-mode-post-switch-commands-state =
      "dsi_lp_mode";
    qcom,compression-mode = "dsc";
    qcom,mdss-dsc-slice-height = <8>;
    qcom,mdss-dsc-slice-width = <720>;
    qcom,mdss-dsc-slice-per-pkt = <1>;
    qcom,mdss-dsc-bit-per-component = <8>;
    qcom,mdss-dsc-bit-per-pixel = <8>;
    qcom,mdss-dsc-block-prediction-enable;
   };

   timing@1 {
    qcom,mdss-dsi-video-mode;
    qcom,mdss-dsi-panel-width = <720>;
    qcom,mdss-dsi-panel-height = <2560>;
    qcom,mdss-dsi-h-front-porch = <80>;
    qcom,mdss-dsi-h-back-porch = <12>;
    qcom,mdss-dsi-h-pulse-width = <8>;
    qcom,mdss-dsi-h-sync-skew = <0>;
    qcom,mdss-dsi-v-back-porch = <14>;
    qcom,mdss-dsi-v-front-porch = <2608>;
    qcom,mdss-dsi-v-pulse-width = <2>;
    qcom,mdss-dsi-panel-framerate = <60>;
    qcom,mdss-dsi-on-command = [
     39 01 00 00 00 00 02 ff d0
     39 01 00 00 00 00 02 75 40
     39 01 00 00 10 00 02 f1 40
     39 01 00 00 00 00 02 ff 10
     39 01 00 00 10 00 06 2c 01 02 04 08 10
     39 01 00 00 00 00 02 ff d0
     39 01 00 00 00 00 02 75 00
     39 01 00 00 10 00 02 f1 00

     39 01 00 00 00 00 02 ff 10
     39 01 00 00 00 00 02 fb 01
     39 01 00 00 00 00 02 ba 03
     39 01 00 00 00 00 02 bc 08
     39 01 00 00 00 00 02 c0 83
     39 01 00 00 00 00 11 c1 89 28 00 08 02
      00 02 68 00 d5 00 0a 0d b7 09 89
     39 01 00 00 00 00 03 c2 10 f0
     39 01 00 00 00 00 02 d5 00
     39 01 00 00 00 00 02 d6 00
     39 01 00 00 00 00 02 de 00
     39 01 00 00 00 00 02 e1 00
     39 01 00 00 00 00 02 e5 01
     39 01 00 00 00 00 02 bb 03
     39 01 00 00 00 00 02 f6 70
     39 01 00 00 00 00 02 f7 80
     39 01 00 00 00 00 05 be 00 10 00 10
     39 01 00 00 00 00 02 35 00
     39 01 00 00 00 00 02 44 00
     39 01 00 00 00 00 02 ff 20
     39 01 00 00 00 00 02 fb 01
     39 01 00 00 00 00 02 87 02
     39 01 00 00 00 00 02 5d 00
     39 01 00 00 00 00 02 5e 14
     39 01 00 00 00 00 02 5f eb
     39 01 00 00 00 00 02 ff 26
     39 01 00 00 00 00 02 fb 01
     39 01 00 00 00 00 02 60 00
     39 01 00 00 00 00 02 62 01
     39 01 00 00 00 00 02 40 00
     39 01 00 00 00 00 02 ff 28
     39 01 00 00 00 00 02 fb 01
     39 01 00 00 00 00 02 91 02
     39 01 00 00 00 00 02 ff e0
     39 01 00 00 00 00 02 fb 01
     39 01 00 00 00 00 02 48 81
     39 01 00 00 00 00 02 8e 09
     39 01 00 00 00 00 02 ff f0
     39 01 00 00 00 00 02 fb 01
     39 01 00 00 00 00 02 33 20
     39 01 00 00 00 00 02 34 35
     39 01 00 00 00 00 02 ff 10
     05 01 00 00 78 00 01 11
     05 01 00 00 78 00 01 29
    ];
    qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-off-command = [
     15 01 00 00 00 00 02 ff 10
     15 01 00 00 00 00 02 bc 00
     05 01 00 00 10 00 01 28
     05 01 00 00 32 00 01 10
    ];
    qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
    qcom,video-to-cmd-mode-switch-commands = [
     39 00 00 00 00 00 02 ff 10
     39 00 00 00 00 00 02 fb 01
     39 01 00 00 00 00 02 bb 10
    ];
    qcom,video-to-cmd-mode-post-switch-commands = [
     39 00 00 00 00 00 02 ff 10
     39 00 00 00 00 00 02 fb 01
     39 00 00 00 00 00 02 bb 10
     39 00 00 00 00 00 02 ff 26
     39 00 00 00 00 00 02 fb 01
     39 00 00 00 00 00 02 60 00
     39 01 00 00 00 00 02 62 00
    ];
    qcom,video-to-cmd-mode-switch-commands-state =
      "dsi_lp_mode";
    qcom,video-to-cmd-mode-post-switch-commands-state =
      "dsi_lp_mode";
    qcom,compression-mode = "dsc";
    qcom,mdss-dsc-slice-height = <8>;
    qcom,mdss-dsc-slice-width = <720>;
    qcom,mdss-dsc-slice-per-pkt = <1>;
    qcom,mdss-dsc-bit-per-component = <8>;
    qcom,mdss-dsc-bit-per-pixel = <8>;
    qcom,mdss-dsc-block-prediction-enable;
   };

   timing@2 {
    qcom,mdss-dsi-panel-width = <540>;
    qcom,mdss-dsi-panel-height = <1920>;
    qcom,mdss-dsi-h-front-porch = <20>;
    qcom,mdss-dsi-h-back-porch = <12>;
    qcom,mdss-dsi-h-pulse-width = <8>;
    qcom,mdss-dsi-h-sync-skew = <0>;
    qcom,mdss-dsi-v-back-porch = <14>;
    qcom,mdss-dsi-v-front-porch = <16>;
    qcom,mdss-dsi-v-pulse-width = <2>;
    qcom,mdss-dsi-panel-framerate = <60>;
    qcom,mdss-dsi-panel-jitter = <0x3 0x1>;
    qcom,mdss-dsi-timing-switch-command = [
     39 01 00 00 00 00 02 ff 10
     39 01 00 00 00 00 02 fb 01
     39 01 00 00 00 00 02 c0 85
     39 01 00 00 00 00 11 c1 89 28 00 08 02
     00 02 0e 00 bb 00 07 0d b7 0c b7
     39 01 00 00 00 00 03 c2 10 f0
     39 01 00 00 00 00 02 ff 24
     39 01 00 00 00 00 02 fb 01
     39 01 00 00 00 00 02 16 0a
     39 01 00 00 00 00 02 17 30
     39 01 00 00 00 00 02 ff 26
     39 01 00 00 00 00 02 fb 01
     39 01 00 00 00 00 02 60 00
     39 01 00 00 00 00 02 62 01
     15 01 00 00 00 00 02 ff 10
     05 01 00 00 00 00 01 28
     05 01 00 00 00 00 01 29
    ];
    qcom,mdss-dsi-on-command = [
     39 01 00 00 00 00 02 ff d0
     39 01 00 00 00 00 02 75 40
     39 01 00 00 10 00 02 f1 40
     39 01 00 00 00 00 02 ff 10
     39 01 00 00 10 00 06 2c 01 02 04 08 10
     39 01 00 00 00 00 02 ff d0
     39 01 00 00 00 00 02 75 00
     39 01 00 00 10 00 02 f1 00

     39 01 00 00 00 00 02 ff 10
     39 01 00 00 00 00 02 fb 01
     39 01 00 00 00 00 02 ba 03
     39 01 00 00 00 00 02 bc 08
     39 01 00 00 00 00 02 c0 85
     39 01 00 00 00 00 11 c1 89 28 00 08 02
     00 02 0e 00 bb 00 07 0d b7 0c b7
     39 01 00 00 00 00 03 c2 10 f0
     39 01 00 00 00 00 02 d5 00
     39 01 00 00 00 00 02 d6 00
     39 01 00 00 00 00 02 de 00
     39 01 00 00 00 00 02 e1 00
     39 01 00 00 00 00 02 e5 01
     39 01 00 00 00 00 02 bb 10
     39 01 00 00 00 00 02 f6 70
     39 01 00 00 00 00 02 f7 80
     39 01 00 00 00 00 02 35 00
     39 01 00 00 00 00 02 44 00
     39 01 00 00 00 00 02 ff 20
     39 01 00 00 00 00 02 fb 01
     39 01 00 00 00 00 02 87 02
     39 01 00 00 00 00 02 5d 00
     39 01 00 00 00 00 02 5e 14
     39 01 00 00 00 00 02 5f eb
     39 01 00 00 00 00 02 ff 24
     39 01 00 00 00 00 02 fb 01
     39 01 00 00 00 00 02 14 00
     39 01 00 00 00 00 02 15 10
     39 01 00 00 00 00 02 16 0a
     39 01 00 00 00 00 02 17 30
     39 01 00 00 00 00 02 ff 26
     39 01 00 00 00 00 02 fb 01
     39 01 00 00 00 00 02 60 00
     39 01 00 00 00 00 02 62 01
     39 01 00 00 00 00 02 40 00
     39 01 00 00 00 00 02 ff 28
     39 01 00 00 00 00 02 fb 01
     39 01 00 00 00 00 02 91 02
     39 01 00 00 00 00 02 ff e0
     39 01 00 00 00 00 02 fb 01
     39 01 00 00 00 00 02 48 81
     39 01 00 00 00 00 02 8e 09
     39 01 00 00 00 00 02 ff f0
     39 01 00 00 00 00 02 fb 01
     39 01 00 00 00 00 02 33 20
     39 01 00 00 00 00 02 34 35
     39 01 00 00 00 00 02 ff 10
     05 01 00 00 78 00 01 11
     05 01 00 00 78 00 01 29
    ];
    qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-off-command = [
     15 01 00 00 00 00 02 ff 10
     15 01 00 00 00 00 02 bc 00
     05 01 00 00 10 00 01 28
     05 01 00 00 32 00 01 10
    ];
    qcom,mdss-dsi-off-command-state = "dsi_lp_mode";

    qcom,compression-mode = "dsc";
    qcom,mdss-dsc-slice-height = <8>;
    qcom,mdss-dsc-slice-width = <540>;
    qcom,mdss-dsc-slice-per-pkt = <1>;
    qcom,mdss-dsc-bit-per-component = <8>;
    qcom,mdss-dsc-bit-per-pixel = <8>;
    qcom,mdss-dsc-block-prediction-enable;
   };

   timing@3 {
    qcom,mdss-dsi-panel-width = <720>;
    qcom,mdss-dsi-panel-height = <2560>;
    qcom,mdss-dsi-h-front-porch = <20>;
    qcom,mdss-dsi-h-back-porch = <12>;
    qcom,mdss-dsi-h-pulse-width = <8>;
    qcom,mdss-dsi-h-sync-skew = <0>;
    qcom,mdss-dsi-v-back-porch = <14>;
    qcom,mdss-dsi-v-front-porch = <16>;
    qcom,mdss-dsi-v-pulse-width = <2>;
    qcom,mdss-dsi-panel-framerate = <90>;
    qcom,mdss-dsi-panel-jitter = <0x3 0x1>;
    qcom,mdss-dsi-timing-switch-command = [
     39 01 00 00 00 00 02 ff 10
     39 01 00 00 00 00 02 fb 01
     39 01 00 00 00 00 02 c0 83
     39 01 00 00 00 00 11 c1 89 28 00 08 02
     00 02 68 00 d5 00 0a 0d b7 09 89
     39 01 00 00 00 00 03 c2 10 f0
     39 01 00 00 00 00 02 ff 24
     39 01 00 00 00 00 02 fb 01
     39 01 00 00 00 00 02 16 03
     39 01 00 00 00 00 02 17 70
     39 01 00 00 00 00 02 ff 26
     39 01 00 00 00 00 02 fb 01
     39 01 00 00 00 00 02 60 00
     39 01 00 00 00 00 02 62 02
     15 01 00 00 00 00 02 ff 10
     05 01 00 00 00 00 01 28
     05 01 00 00 00 00 01 29
    ];
    qcom,mdss-dsi-on-command = [
     39 01 00 00 00 00 02 ff d0
     39 01 00 00 00 00 02 75 40
     39 01 00 00 10 00 02 f1 40
     39 01 00 00 00 00 02 ff 10
     39 01 00 00 10 00 06 2c 01 02 04 08 10
     39 01 00 00 00 00 02 ff d0
     39 01 00 00 00 00 02 75 00
     39 01 00 00 10 00 02 f1 00

     39 01 00 00 00 00 02 ff 10
     39 01 00 00 00 00 02 fb 01
     39 01 00 00 00 00 02 ba 03
     39 01 00 00 00 00 02 bc 08
     39 01 00 00 00 00 02 c0 83
     39 01 00 00 00 00 11 c1 89 28 00 08 02
      00 02 68 00 d5 00 0a 0d b7 09 89
     39 01 00 00 00 00 03 c2 10 f0
     39 01 00 00 00 00 02 d5 00
     39 01 00 00 00 00 02 d6 00
     39 01 00 00 00 00 02 de 00
     39 01 00 00 00 00 02 e1 00
     39 01 00 00 00 00 02 e5 01
     39 01 00 00 00 00 02 bb 10
     39 01 00 00 00 00 02 f6 70
     39 01 00 00 00 00 02 f7 80
     39 01 00 00 00 00 02 35 00
     39 01 00 00 00 00 02 44 00
     39 01 00 00 00 00 02 ff 20
     39 01 00 00 00 00 02 fb 01
     39 01 00 00 00 00 02 87 02
     39 01 00 00 00 00 02 5d 00
     39 01 00 00 00 00 02 5e 14
     39 01 00 00 00 00 02 5f eb
     39 01 00 00 00 00 02 ff 24
     39 01 00 00 00 00 02 fb 01
     39 01 00 00 00 00 02 14 00
     39 01 00 00 00 00 02 15 10
     39 01 00 00 00 00 02 16 03
     39 01 00 00 00 00 02 17 70
     39 01 00 00 00 00 02 ff 26
     39 01 00 00 00 00 02 fb 01
     39 01 00 00 00 00 02 60 00
     39 01 00 00 00 00 02 62 01
     39 01 00 00 00 00 02 40 00
     39 01 00 00 00 00 02 ff 28
     39 01 00 00 00 00 02 fb 01
     39 01 00 00 00 00 02 91 02
     39 01 00 00 00 00 02 ff e0
     39 01 00 00 00 00 02 fb 01
     39 01 00 00 00 00 02 48 81
     39 01 00 00 00 00 02 8e 09
     39 01 00 00 00 00 02 ff f0
     39 01 00 00 00 00 02 fb 01
     39 01 00 00 00 00 02 33 20
     39 01 00 00 00 00 02 34 35
     39 01 00 00 00 00 02 ff 10
     05 01 00 00 78 00 01 11
     05 01 00 00 78 00 01 29
    ];
    qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-off-command = [
     15 01 00 00 00 00 02 ff 10
     15 01 00 00 00 00 02 bc 00
     05 01 00 00 10 00 01 28
     05 01 00 00 32 00 01 10
    ];
    qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
    qcom,compression-mode = "dsc";
    qcom,mdss-dsc-slice-height = <8>;
    qcom,mdss-dsc-slice-width = <720>;
    qcom,mdss-dsc-slice-per-pkt = <1>;
    qcom,mdss-dsc-bit-per-component = <8>;
    qcom,mdss-dsc-bit-per-pixel = <8>;
    qcom,mdss-dsc-block-prediction-enable;
   };

   timing@4 {
    qcom,mdss-dsi-panel-width = <720>;
    qcom,mdss-dsi-panel-height = <2560>;
    qcom,mdss-dsi-h-front-porch = <20>;
    qcom,mdss-dsi-h-back-porch = <12>;
    qcom,mdss-dsi-h-pulse-width = <8>;
    qcom,mdss-dsi-h-sync-skew = <0>;
    qcom,mdss-dsi-v-back-porch = <14>;
    qcom,mdss-dsi-v-front-porch = <16>;
    qcom,mdss-dsi-v-pulse-width = <2>;
    qcom,mdss-dsi-panel-framerate = <120>;
    qcom,mdss-dsi-panel-jitter = <0x3 0x1>;
    qcom,mdss-dsi-timing-switch-command = [
     39 01 00 00 00 00 02 ff 10
     39 01 00 00 00 00 02 fb 01
     39 01 00 00 00 00 02 c0 83
     39 01 00 00 00 00 11 c1 89 28 00 08 02
     00 02 68 00 d5 00 0a 0d b7 09 89
     39 01 00 00 00 00 03 c2 10 f0
     39 01 00 00 00 00 02 ff 24
     39 01 00 00 00 00 02 fb 01
     39 01 00 00 00 00 02 16 00
     39 01 00 00 00 00 02 17 10
     39 01 00 00 00 00 02 ff 26
     39 01 00 00 00 00 02 fb 01
     39 01 00 00 00 00 02 60 00
     39 01 00 00 00 00 02 62 03
     15 01 00 00 00 00 02 ff 10
     05 01 00 00 00 00 01 28
     05 01 00 00 00 00 01 29
    ];
    qcom,mdss-dsi-on-command = [
     39 01 00 00 00 00 02 ff d0
     39 01 00 00 00 00 02 75 40
     39 01 00 00 10 00 02 f1 40
     39 01 00 00 00 00 02 ff 10
     39 01 00 00 10 00 06 2c 01 02 04 08 10
     39 01 00 00 00 00 02 ff d0
     39 01 00 00 00 00 02 75 00
     39 01 00 00 10 00 02 f1 00

     39 01 00 00 00 00 02 ff 10
     39 01 00 00 00 00 02 fb 01
     39 01 00 00 00 00 02 ba 03
     39 01 00 00 00 00 02 bc 08
     39 01 00 00 00 00 02 c0 83
     39 01 00 00 00 00 11 c1 89 28 00 08 02
      00 02 68 00 d5 00 0a 0d b7 09 89
     39 01 00 00 00 00 03 c2 10 f0
     39 01 00 00 00 00 02 d5 00
     39 01 00 00 00 00 02 d6 00
     39 01 00 00 00 00 02 de 00
     39 01 00 00 00 00 02 e1 00
     39 01 00 00 00 00 02 e5 01
     39 01 00 00 00 00 02 bb 10
     39 01 00 00 00 00 02 f6 70
     39 01 00 00 00 00 02 f7 80
     39 01 00 00 00 00 02 35 00
     39 01 00 00 00 00 02 44 00
     39 01 00 00 00 00 02 ff 20
     39 01 00 00 00 00 02 fb 01
     39 01 00 00 00 00 02 87 02
     39 01 00 00 00 00 02 5d 00
     39 01 00 00 00 00 02 5e 14
     39 01 00 00 00 00 02 5f eb
     39 01 00 00 00 00 02 ff 24
     39 01 00 00 00 00 02 fb 01
     39 01 00 00 00 00 02 14 00
     39 01 00 00 00 00 02 15 10
     39 01 00 00 00 00 02 16 00
     39 01 00 00 00 00 02 17 10
     39 01 00 00 00 00 02 ff 26
     39 01 00 00 00 00 02 fb 01
     39 01 00 00 00 00 02 60 00
     39 01 00 00 00 00 02 62 01
     39 01 00 00 00 00 02 40 00
     39 01 00 00 00 00 02 ff 28
     39 01 00 00 00 00 02 fb 01
     39 01 00 00 00 00 02 91 02
     39 01 00 00 00 00 02 ff e0
     39 01 00 00 00 00 02 fb 01
     39 01 00 00 00 00 02 48 81
     39 01 00 00 00 00 02 8e 09
     39 01 00 00 00 00 02 ff f0
     39 01 00 00 00 00 02 fb 01
     39 01 00 00 00 00 02 33 20
     39 01 00 00 00 00 02 34 35
     39 01 00 00 00 00 02 ff 10
     05 01 00 00 78 00 01 11
     05 01 00 00 78 00 01 29
    ];
    qcom,cmd-to-video-mode-post-switch-commands = [
     39 00 00 00 00 00 02 ff 10
     39 00 00 00 00 00 02 fb 01
     39 00 00 00 00 00 02 bb 13
     39 00 00 00 00 00 02 ff 26
     39 00 00 00 00 00 02 fb 01
     39 00 00 00 00 00 02 60 00
     39 01 00 00 00 00 02 62 06
    ];
    qcom,video-to-cmd-mode-post-switch-commands-state =
      "dsi_lp_mode";
    qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-off-command = [
     15 01 00 00 00 00 02 ff 10
     15 01 00 00 00 00 02 bc 00
     05 01 00 00 10 00 01 28
     05 01 00 00 32 00 01 10
    ];
    qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
    qcom,compression-mode = "dsc";
    qcom,mdss-dsc-slice-height = <8>;
    qcom,mdss-dsc-slice-width = <720>;
    qcom,mdss-dsc-slice-per-pkt = <1>;
    qcom,mdss-dsc-bit-per-component = <8>;
    qcom,mdss-dsc-bit-per-pixel = <8>;
    qcom,mdss-dsc-block-prediction-enable;
   };

   timing@5 {
    qcom,mdss-dsi-video-mode;
    qcom,mdss-dsi-panel-width = <720>;
    qcom,mdss-dsi-panel-height = <2560>;
    qcom,mdss-dsi-h-front-porch = <20>;
    qcom,mdss-dsi-h-back-porch = <12>;
    qcom,mdss-dsi-h-pulse-width = <8>;
    qcom,mdss-dsi-h-sync-skew = <0>;
    qcom,mdss-dsi-v-back-porch = <14>;
    qcom,mdss-dsi-v-front-porch = <16>;
    qcom,mdss-dsi-v-pulse-width = <2>;
    qcom,mdss-dsi-panel-framerate = <120>;
    qcom,mdss-dsi-on-command = [
     39 01 00 00 00 00 02 ff d0
     39 01 00 00 00 00 02 75 40
     39 01 00 00 10 00 02 f1 40
     39 01 00 00 00 00 02 ff 10
     39 01 00 00 10 00 06 2c 01 02 04 08 10
     39 01 00 00 00 00 02 ff d0
     39 01 00 00 00 00 02 75 00
     39 01 00 00 10 00 02 f1 00

     39 01 00 00 00 00 02 ff 10
     39 01 00 00 00 00 02 fb 01
     39 01 00 00 00 00 02 ba 03
     39 01 00 00 00 00 02 bc 08
     39 01 00 00 00 00 02 c0 83
     39 01 00 00 00 00 11 c1 89 28 00 08 02
      00 02 68 00 d5 00 0a 0d b7 09 89
     39 01 00 00 00 00 03 c2 10 f0
     39 01 00 00 00 00 02 d5 00
     39 01 00 00 00 00 02 d6 00
     39 01 00 00 00 00 02 de 00
     39 01 00 00 00 00 02 e1 00
     39 01 00 00 00 00 02 e5 01
     39 01 00 00 00 00 02 bb 03
     39 01 00 00 00 00 02 f6 70
     39 01 00 00 00 00 02 f7 80
     39 01 00 00 00 00 05 be 00 10 00 10
     39 01 00 00 00 00 02 35 00
     39 01 00 00 00 00 02 44 00
     39 01 00 00 00 00 02 ff 20
     39 01 00 00 00 00 02 fb 01
     39 01 00 00 00 00 02 87 02
     39 01 00 00 00 00 02 5d 00
     39 01 00 00 00 00 02 5e 14
     39 01 00 00 00 00 02 5f eb
     39 01 00 00 00 00 02 ff 26
     39 01 00 00 00 00 02 fb 01
     39 01 00 00 00 00 02 60 00
     39 01 00 00 00 00 02 62 01
     39 01 00 00 00 00 02 40 00
     39 01 00 00 00 00 02 ff 28
     39 01 00 00 00 00 02 fb 01
     39 01 00 00 00 00 02 91 02
     39 01 00 00 00 00 02 ff e0
     39 01 00 00 00 00 02 fb 01
     39 01 00 00 00 00 02 48 81
     39 01 00 00 00 00 02 8e 09
     39 01 00 00 00 00 02 ff f0
     39 01 00 00 00 00 02 fb 01
     39 01 00 00 00 00 02 33 20
     39 01 00 00 00 00 02 34 35
     39 01 00 00 00 00 02 ff 10
     05 01 00 00 78 00 01 11
     05 01 00 00 78 00 01 29
    ];
    qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-off-command = [
     15 01 00 00 00 00 02 ff 10
     15 01 00 00 00 00 02 bc 00
     05 01 00 00 10 00 01 28
     05 01 00 00 32 00 01 10
    ];
    qcom,video-to-cmd-mode-switch-commands = [
     39 00 00 00 00 00 02 ff 10
     39 00 00 00 00 00 02 fb 01
     39 01 00 00 00 00 02 bb 10
    ];
    qcom,video-to-cmd-mode-post-switch-commands = [
     39 00 00 00 00 00 02 ff 10
     39 00 00 00 00 00 02 fb 01
     39 00 00 00 00 00 02 bb 10
     39 00 00 00 00 00 02 ff 26
     39 00 00 00 00 00 02 fb 01
     39 00 00 00 00 00 02 60 00
     39 01 00 00 00 00 02 62 00
    ];
    qcom,video-to-cmd-mode-switch-commands-state =
      "dsi_lp_mode";
    qcom,video-to-cmd-mode-post-switch-commands-state =
      "dsi_lp_mode";
    qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
    qcom,compression-mode = "dsc";
    qcom,mdss-dsc-slice-height = <8>;
    qcom,mdss-dsc-slice-width = <720>;
    qcom,mdss-dsc-slice-per-pkt = <1>;
    qcom,mdss-dsc-bit-per-component = <8>;
    qcom,mdss-dsc-bit-per-pixel = <8>;
    qcom,mdss-dsc-block-prediction-enable;
   };

   timing@6 {
    qcom,mdss-dsi-panel-width = <540>;
    qcom,mdss-dsi-panel-height = <1920>;
    qcom,mdss-dsi-h-front-porch = <20>;
    qcom,mdss-dsi-h-back-porch = <12>;
    qcom,mdss-dsi-h-pulse-width = <8>;
    qcom,mdss-dsi-h-sync-skew = <0>;
    qcom,mdss-dsi-v-back-porch = <14>;
    qcom,mdss-dsi-v-front-porch = <16>;
    qcom,mdss-dsi-v-pulse-width = <2>;
    qcom,mdss-dsi-panel-framerate = <120>;
    qcom,mdss-dsi-panel-jitter = <0x3 0x1>;
    qcom,mdss-dsi-timing-switch-command = [
     39 01 00 00 00 00 02 ff 10
     39 01 00 00 00 00 02 fb 01
     39 01 00 00 00 00 02 c0 85
     39 01 00 00 00 00 11 c1 89 28 00 08 02
     00 02 0e 00 bb 00 07 0d b7 0c b7
     39 01 00 00 00 00 03 c2 10 f0
     39 01 00 00 00 00 02 ff 24
     39 01 00 00 00 00 02 fb 01
     39 01 00 00 00 00 02 16 00
     39 01 00 00 00 00 02 17 10
     39 01 00 00 00 00 02 ff 26
     39 01 00 00 00 00 02 fb 01
     39 01 00 00 00 00 02 60 00
     39 01 00 00 00 00 02 62 00
     15 01 00 00 00 00 02 ff 10
     05 01 00 00 00 00 01 28
     05 01 00 00 00 00 01 29
    ];
    qcom,mdss-dsi-on-command = [
     39 01 00 00 00 00 02 ff d0
     39 01 00 00 00 00 02 75 40
     39 01 00 00 10 00 02 f1 40
     39 01 00 00 00 00 02 ff 10
     39 01 00 00 10 00 06 2c 01 02 04 08 10
     39 01 00 00 00 00 02 ff d0
     39 01 00 00 00 00 02 75 00
     39 01 00 00 10 00 02 f1 00

     39 01 00 00 00 00 02 ff 10
     39 01 00 00 00 00 02 fb 01
     39 01 00 00 00 00 02 ba 03
     39 01 00 00 00 00 02 bc 08
     39 01 00 00 00 00 02 c0 85
     39 01 00 00 00 00 11 c1 89 28 00 08 02
     00 02 0e 00 bb 00 07 0d b7 0c b7
     39 01 00 00 00 00 03 c2 10 f0
     39 01 00 00 00 00 02 d5 00
     39 01 00 00 00 00 02 d6 00
     39 01 00 00 00 00 02 de 00
     39 01 00 00 00 00 02 e1 00
     39 01 00 00 00 00 02 e5 01
     39 01 00 00 00 00 02 bb 10
     39 01 00 00 00 00 02 f6 70
     39 01 00 00 00 00 02 f7 80
     39 01 00 00 00 00 02 35 00
     39 01 00 00 00 00 02 44 00
     39 01 00 00 00 00 02 ff 20
     39 01 00 00 00 00 02 fb 01
     39 01 00 00 00 00 02 87 02
     39 01 00 00 00 00 02 5d 00
     39 01 00 00 00 00 02 5e 14
     39 01 00 00 00 00 02 5f eb
     39 01 00 00 00 00 02 ff 24
     39 01 00 00 00 00 02 fb 01
     39 01 00 00 00 00 02 14 00
     39 01 00 00 00 00 02 15 10
     39 01 00 00 00 00 02 16 00
     39 01 00 00 00 00 02 17 10
     39 01 00 00 00 00 02 ff 26
     39 01 00 00 00 00 02 fb 01
     39 01 00 00 00 00 02 60 00
     39 01 00 00 00 00 02 62 00
     39 01 00 00 00 00 02 40 00
     39 01 00 00 00 00 02 ff 28
     39 01 00 00 00 00 02 fb 01
     39 01 00 00 00 00 02 91 02
     39 01 00 00 00 00 02 ff e0
     39 01 00 00 00 00 02 fb 01
     39 01 00 00 00 00 02 48 81
     39 01 00 00 00 00 02 8e 09
     39 01 00 00 00 00 02 ff f0
     39 01 00 00 00 00 02 fb 01
     39 01 00 00 00 00 02 33 20
     39 01 00 00 00 00 02 34 35
     39 01 00 00 00 00 02 ff 10
     05 01 00 00 78 00 01 11
     05 01 00 00 78 00 01 29
    ];
    qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-off-command = [
     15 01 00 00 00 00 02 ff 10
     15 01 00 00 00 00 02 bc 00
     05 01 00 00 10 00 01 28
     05 01 00 00 32 00 01 10
    ];
    qcom,mdss-dsi-off-command-state = "dsi_lp_mode";

    qcom,compression-mode = "dsc";
    qcom,mdss-dsc-slice-height = <8>;
    qcom,mdss-dsc-slice-width = <540>;
    qcom,mdss-dsc-slice-per-pkt = <1>;
    qcom,mdss-dsc-bit-per-component = <8>;
    qcom,mdss-dsc-bit-per-pixel = <8>;
    qcom,mdss-dsc-block-prediction-enable;
   };

   timing@7 {
    qcom,mdss-dsi-panel-width = <540>;
    qcom,mdss-dsi-panel-height = <1920>;
    qcom,mdss-dsi-h-front-porch = <80>;
    qcom,mdss-dsi-h-back-porch = <12>;
    qcom,mdss-dsi-h-pulse-width = <8>;
    qcom,mdss-dsi-h-sync-skew = <0>;
    qcom,mdss-dsi-v-back-porch = <14>;
    qcom,mdss-dsi-v-front-porch = <16>;
    qcom,mdss-dsi-v-pulse-width = <2>;
    qcom,mdss-dsi-panel-framerate = <90>;
    qcom,mdss-dsi-panel-jitter = <0x3 0x1>;
    qcom,mdss-dsi-timing-switch-command = [
     39 01 00 00 00 00 02 ff 10
     39 01 00 00 00 00 02 fb 01
     39 01 00 00 00 00 02 c0 85
     39 01 00 00 00 00 11 c1 89 28 00 08 02
     00 02 0e 00 bb 00 07 0d b7 0c b7
     39 01 00 00 00 00 03 c2 10 f0
     39 01 00 00 00 00 02 ff 24
     39 01 00 00 00 00 02 fb 01
     39 01 00 00 00 00 02 16 03
     39 01 00 00 00 00 02 17 70
     39 01 00 00 00 00 02 ff 26
     39 01 00 00 00 00 02 fb 01
     39 01 00 00 00 00 02 60 00
     39 01 00 00 00 00 02 62 02
     15 01 00 00 00 00 02 ff 10
     05 01 00 00 00 00 01 28
     05 01 00 00 00 00 01 29
    ];
    qcom,mdss-dsi-on-command = [
     39 01 00 00 00 00 02 ff d0
     39 01 00 00 00 00 02 75 40
     39 01 00 00 10 00 02 f1 40
     39 01 00 00 00 00 02 ff 10
     39 01 00 00 10 00 06 2c 01 02 04 08 10
     39 01 00 00 00 00 02 ff d0
     39 01 00 00 00 00 02 75 00
     39 01 00 00 10 00 02 f1 00

     39 01 00 00 00 00 02 ff 10
     39 01 00 00 00 00 02 fb 01
     39 01 00 00 00 00 02 ba 03
     39 01 00 00 00 00 02 bc 08
     39 01 00 00 00 00 02 c0 85
     39 01 00 00 00 00 11 c1 89 28 00 08 02
     00 02 0e 00 bb 00 07 0d b7 0c b7
     39 01 00 00 00 00 03 c2 10 f0
     39 01 00 00 00 00 02 d5 00
     39 01 00 00 00 00 02 d6 00
     39 01 00 00 00 00 02 de 00
     39 01 00 00 00 00 02 e1 00
     39 01 00 00 00 00 02 e5 01
     39 01 00 00 00 00 02 bb 10
     39 01 00 00 00 00 02 f6 70
     39 01 00 00 00 00 02 f7 80
     39 01 00 00 00 00 02 35 00
     39 01 00 00 00 00 02 44 00
     39 01 00 00 00 00 02 ff 20
     39 01 00 00 00 00 02 fb 01
     39 01 00 00 00 00 02 87 02
     39 01 00 00 00 00 02 5d 00
     39 01 00 00 00 00 02 5e 14
     39 01 00 00 00 00 02 5f eb
     39 01 00 00 00 00 02 ff 24
     39 01 00 00 00 00 02 fb 01
     39 01 00 00 00 00 02 14 00
     39 01 00 00 00 00 02 15 10
     39 01 00 00 00 00 02 16 03
     39 01 00 00 00 00 02 17 70
     39 01 00 00 00 00 02 ff 26
     39 01 00 00 00 00 02 fb 01
     39 01 00 00 00 00 02 60 00
     39 01 00 00 00 00 02 62 01
     39 01 00 00 00 00 02 40 00
     39 01 00 00 00 00 02 ff 28
     39 01 00 00 00 00 02 fb 01
     39 01 00 00 00 00 02 91 02
     39 01 00 00 00 00 02 ff e0
     39 01 00 00 00 00 02 fb 01
     39 01 00 00 00 00 02 48 81
     39 01 00 00 00 00 02 8e 09
     39 01 00 00 00 00 02 ff f0
     39 01 00 00 00 00 02 fb 01
     39 01 00 00 00 00 02 33 20
     39 01 00 00 00 00 02 34 35
     39 01 00 00 00 00 02 ff 10
     05 01 00 00 78 00 01 11
     05 01 00 00 78 00 01 29
    ];
    qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-off-command = [
     15 01 00 00 00 00 02 ff 10
     15 01 00 00 00 00 02 bc 00
     05 01 00 00 10 00 01 28
     05 01 00 00 32 00 01 10
    ];
    qcom,mdss-dsi-off-command-state = "dsi_lp_mode";

    qcom,compression-mode = "dsc";
    qcom,mdss-dsc-slice-height = <8>;
    qcom,mdss-dsc-slice-width = <540>;
    qcom,mdss-dsc-slice-per-pkt = <1>;
    qcom,mdss-dsc-bit-per-component = <8>;
    qcom,mdss-dsc-bit-per-pixel = <8>;
    qcom,mdss-dsc-block-prediction-enable;
   };
  };
 };
};
# 7 "../arch/arm64/boot/dts/vendor/qcom/kona-sde-display.dtsi" 2
# 1 "../arch/arm64/boot/dts/vendor/qcom/dsi-panel-sharp-qsync-wqhd-video.dtsi" 1
&mdss_mdp {
 dsi_sharp_qsync_wqhd_video: qcom,mdss_dsi_sharp_qsync_wqhd_video {
  qcom,mdss-dsi-panel-name =
     "Sharp 2k video mode qsync dsi panel";
  qcom,mdss-dsi-panel-type = "dsi_video_mode";

  qcom,dsi-ctrl-num = <0 1>;
  qcom,dsi-phy-num = <0 1>;

  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-traffic-mode = "burst_mode";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-reset-sequence = <1 10>, <0 10>, <1 10>;
  qcom,mdss-pan-physical-width-dimension = <74>;
  qcom,mdss-pan-physical-height-dimension = <134>;
  qcom,mdss-dsi-tx-eot-append;
  qcom,adjust-timer-wakeup-ms = <1>;
  qcom,mdss-dsi-panel-hdr-enabled;
  qcom,mdss-dsi-panel-hdr-color-primaries = <15000 16000 33750
    15800 13250 34450 7500 3000>;
  qcom,mdss-dsi-panel-peak-brightness = <6450000>;
  qcom,mdss-dsi-panel-blackness-level = <4961>;

  qcom,mdss-dsi-display-timings {
   timing@0 {
    qcom,mdss-dsi-panel-width = <720>;
    qcom,mdss-dsi-panel-height = <2560>;
    qcom,mdss-dsi-h-front-porch = <80>;
    qcom,mdss-dsi-h-back-porch = <12>;
    qcom,mdss-dsi-h-pulse-width = <8>;
    qcom,mdss-dsi-h-sync-skew = <0>;
    qcom,mdss-dsi-v-back-porch = <14>;
    qcom,mdss-dsi-v-front-porch = <2608>;
    qcom,mdss-dsi-v-pulse-width = <2>;
    qcom,mdss-dsi-panel-framerate = <60>;
    qcom,mdss-dsi-on-command = [
     39 01 00 00 00 00 02 ff d0
     39 01 00 00 00 00 02 75 40
     39 01 00 00 10 00 02 f1 40
     39 01 00 00 00 00 02 ff 10
     39 01 00 00 10 00 06 2c 01 02 04 08 10
     39 01 00 00 00 00 02 ff d0
     39 01 00 00 00 00 02 75 00
     39 01 00 00 10 00 02 f1 00

     39 01 00 00 00 00 02 ff 10
     39 01 00 00 00 00 02 fb 01
     39 01 00 00 00 00 02 ba 03
     39 01 00 00 00 00 02 bc 08
     39 01 00 00 00 00 02 c0 83
     39 01 00 00 00 00 11 c1 89 28 00 08 02
      00 02 68 00 d5 00 0a 0d b7 09 89
     39 01 00 00 00 00 03 c2 10 f0
     39 01 00 00 00 00 02 d5 00
     39 01 00 00 00 00 02 d6 00
     39 01 00 00 00 00 02 de 00
     39 01 00 00 00 00 02 e1 00
     39 01 00 00 00 00 02 e5 01
     39 01 00 00 00 00 02 bb 03
     39 01 00 00 00 00 02 f6 70
     39 01 00 00 00 00 02 f7 80
     39 01 00 00 00 00 05 be 00 10 00 10
     39 01 00 00 00 00 02 35 00
     39 01 00 00 00 00 02 44 00
     39 01 00 00 00 00 02 ff 20
     39 01 00 00 00 00 02 fb 01
     39 01 00 00 00 00 02 87 02
     39 01 00 00 00 00 02 5d 00
     39 01 00 00 00 00 02 5e 14
     39 01 00 00 00 00 02 5f eb
     39 01 00 00 00 00 02 ff 26
     39 01 00 00 00 00 02 fb 01
     39 01 00 00 00 00 02 60 00
     39 01 00 00 00 00 02 62 01
     39 01 00 00 00 00 02 40 00
     39 01 00 00 00 00 02 ff 28
     39 01 00 00 00 00 02 fb 01
     39 01 00 00 00 00 02 91 02
     39 01 00 00 00 00 02 ff e0
     39 01 00 00 00 00 02 fb 01
     39 01 00 00 00 00 02 48 81
     39 01 00 00 00 00 02 8e 09
     39 01 00 00 00 00 02 ff f0
     39 01 00 00 00 00 02 fb 01
     39 01 00 00 00 00 02 33 20
     39 01 00 00 00 00 02 34 35
     39 01 00 00 00 00 02 ff 10
     05 01 00 00 78 00 01 11
     05 01 00 00 78 00 01 29
    ];
    qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-off-command = [
     15 01 00 00 00 00 02 ff 10
     15 01 00 00 00 00 02 bc 00
     05 01 00 00 10 00 01 28
     05 01 00 00 32 00 01 10
    ];
    qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
    qcom,compression-mode = "dsc";
    qcom,mdss-dsc-slice-height = <8>;
    qcom,mdss-dsc-slice-width = <720>;
    qcom,mdss-dsc-slice-per-pkt = <1>;
    qcom,mdss-dsc-bit-per-component = <8>;
    qcom,mdss-dsc-bit-per-pixel = <8>;
    qcom,mdss-dsc-block-prediction-enable;
   };

  };
 };
};
# 8 "../arch/arm64/boot/dts/vendor/qcom/kona-sde-display.dtsi" 2
# 1 "../arch/arm64/boot/dts/vendor/qcom/dsi-panel-sharp-1080p-cmd.dtsi" 1
&mdss_mdp {
 dsi_sharp_1080_cmd: qcom,mdss_dsi_sharp_1080p_cmd {
  qcom,mdss-dsi-panel-name = "sharp 1080p cmd mode dsi panel";
  qcom,mdss-dsi-panel-controller = <&mdss_dsi0>;
  qcom,mdss-dsi-panel-type = "dsi_cmd_mode";

  qcom,dsi-ctrl-num = <0>;
  qcom,dsi-phy-num = <0>;

  qcom,mdss-dsi-panel-destination = "display_1";
  qcom,mdss-dsi-panel-clockrate = <850000000>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-reset-sequence = <1 10>, <0 10>, <1 10>;
  qcom,mdss-pan-physical-width-dimension = <64>;
  qcom,mdss-pan-physical-height-dimension = <117>;
  qcom,mdss-dsi-traffic-mode = "burst_mode";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_pwm";
  qcom,mdss-dsi-te-pin-select = <1>;
  qcom,mdss-dsi-wr-mem-start = <0x2c>;
  qcom,mdss-dsi-wr-mem-continue = <0x3c>;
  qcom,mdss-dsi-te-dcs-command = <1>;
  qcom,mdss-dsi-te-check-enable;
  qcom,mdss-dsi-te-using-te-pin;

  qcom,mdss-dsi-display-timings {
   timing@0 {
    qcom,mdss-dsi-panel-width = <1080>;
    qcom,mdss-dsi-panel-height = <1920>;
    qcom,mdss-dsi-h-front-porch = <0>;
    qcom,mdss-dsi-h-back-porch = <0>;
    qcom,mdss-dsi-h-pulse-width = <0>;
    qcom,mdss-dsi-h-sync-skew = <0>;
    qcom,mdss-dsi-v-back-porch = <0>;
    qcom,mdss-dsi-v-front-porch = <0>;
    qcom,mdss-dsi-v-pulse-width = <0>;
    qcom,mdss-dsi-h-left-border = <0>;
    qcom,mdss-dsi-h-right-border = <0>;
    qcom,mdss-dsi-v-top-border = <0>;
    qcom,mdss-dsi-v-bottom-border = <0>;
    qcom,mdss-dsi-panel-framerate = <60>;
    qcom,mdss-dsi-on-command = [
     15 01 00 00 00 00 02 bb 10
     15 01 00 00 00 00 02 b0 03
     05 01 00 00 78 00 01 11
     15 01 00 00 00 00 02 51 ff
     15 01 00 00 00 00 02 53 24
     15 01 00 00 00 00 02 ff 23
     15 01 00 00 00 00 02 08 05
     15 01 00 00 00 00 02 46 90
     15 01 00 00 00 00 02 ff 10
     15 01 00 00 00 00 02 ff f0
     15 01 00 00 00 00 02 92 01
     15 01 00 00 00 00 02 ff 10

     15 01 00 00 00 00 02 35 00
     05 01 00 00 28 00 01 29];
    qcom,mdss-dsi-off-command = [
     05 01 00 00 10 00 01 28
     05 01 00 00 40 00 01 10];
    qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
    qcom,mdss-dsi-h-sync-pulse = <0>;
   };
  };
 };
};
# 9 "../arch/arm64/boot/dts/vendor/qcom/kona-sde-display.dtsi" 2
# 1 "../arch/arm64/boot/dts/vendor/qcom/dsi-panel-nt35597-truly-dualmipi-wqxga-cmd.dtsi" 1
&mdss_mdp {
 dsi_dual_nt35597_truly_cmd: qcom,mdss_dsi_nt35597_truly_wqxga_cmd {
  qcom,mdss-dsi-panel-name =
   "Dual nt35597 cmd mode dsi truly panel without DSC";
  qcom,mdss-dsi-panel-type = "dsi_cmd_mode";

  qcom,dsi-ctrl-num = <0 1>;
  qcom,dsi-phy-num = <0 1>;

  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-color-order = "rgb_swap_rgb";
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,adjust-timer-wakeup-ms = <1>;
  qcom,mdss-dsi-reset-sequence = <1 10>, <0 10>, <1 10>;
  qcom,mdss-pan-physical-width-dimension = <74>;
  qcom,mdss-pan-physical-height-dimension = <131>;
  qcom,mdss-dsi-bl-max-level = <4095>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-te-pin-select = <1>;
  qcom,mdss-dsi-wr-mem-start = <0x2c>;
  qcom,mdss-dsi-wr-mem-continue = <0x3c>;
  qcom,mdss-dsi-te-dcs-command = <1>;
  qcom,mdss-dsi-te-check-enable;
  qcom,mdss-dsi-te-using-te-pin;
  qcom,mdss-dsi-panel-hdr-enabled;
  qcom,mdss-dsi-panel-hdr-color-primaries = <14500 15500 32000
   17000 15500 30000 8000 3000>;
  qcom,mdss-dsi-panel-peak-brightness = <4200000>;
  qcom,mdss-dsi-panel-blackness-level = <3230>;
  qcom,config-select = <&dsi_dual_nt35597_truly_cmd_config0>;
  dsi_dual_nt35597_truly_cmd_config0: config0 {
   qcom,split-mode = "dualctl-split";
  };

  qcom,mdss-dsi-display-timings {
   timing@0 {
    qcom,mdss-dsi-panel-framerate = <60>;
    qcom,mdss-dsi-panel-width = <720>;
    qcom,mdss-dsi-panel-height = <2560>;
    qcom,mdss-dsi-h-front-porch = <100>;
    qcom,mdss-dsi-h-back-porch = <32>;
    qcom,mdss-dsi-h-pulse-width = <16>;
    qcom,mdss-dsi-h-sync-skew = <0>;
    qcom,mdss-dsi-v-back-porch = <7>;
    qcom,mdss-dsi-v-front-porch = <8>;
    qcom,mdss-dsi-v-pulse-width = <1>;
    qcom,mdss-dsi-h-left-border = <0>;
    qcom,mdss-dsi-h-right-border = <0>;
    qcom,mdss-dsi-v-top-border = <0>;
    qcom,mdss-dsi-v-bottom-border = <0>;
    qcom,mdss-dsi-h-sync-pulse = <0>;
    qcom,mdss-dsi-panel-jitter = <0x1 0x1>;
    qcom,mdss-dsi-on-command = [

     15 01 00 00 00 00 02 FF 20
     15 01 00 00 00 00 02 fb 01
     15 01 00 00 00 00 02 00 01
     15 01 00 00 00 00 02 01 55
     15 01 00 00 00 00 02 02 45
     15 01 00 00 00 00 02 05 40
     15 01 00 00 00 00 02 06 19
     15 01 00 00 00 00 02 07 1E
     15 01 00 00 00 00 02 0B 73
     15 01 00 00 00 00 02 0C 73
     15 01 00 00 00 00 02 0E B0
     15 01 00 00 00 00 02 0F AE
     15 01 00 00 00 00 02 11 B8
     15 01 00 00 00 00 02 13 00
     15 01 00 00 00 00 02 58 80
     15 01 00 00 00 00 02 59 01
     15 01 00 00 00 00 02 5A 00
     15 01 00 00 00 00 02 5B 01
     15 01 00 00 00 00 02 5C 80
     15 01 00 00 00 00 02 5D 81
     15 01 00 00 00 00 02 5E 00
     15 01 00 00 00 00 02 5F 01
     15 01 00 00 00 00 02 72 31
     15 01 00 00 00 00 02 68 03

     15 01 00 00 00 00 02 ff 24
     15 01 00 00 00 00 02 fb 01
     15 01 00 00 00 00 02 00 1C
     15 01 00 00 00 00 02 01 0B
     15 01 00 00 00 00 02 02 0C
     15 01 00 00 00 00 02 03 01
     15 01 00 00 00 00 02 04 0F
     15 01 00 00 00 00 02 05 10
     15 01 00 00 00 00 02 06 10
     15 01 00 00 00 00 02 07 10
     15 01 00 00 00 00 02 08 89
     15 01 00 00 00 00 02 09 8A
     15 01 00 00 00 00 02 0A 13
     15 01 00 00 00 00 02 0B 13
     15 01 00 00 00 00 02 0C 15
     15 01 00 00 00 00 02 0D 15
     15 01 00 00 00 00 02 0E 17
     15 01 00 00 00 00 02 0F 17
     15 01 00 00 00 00 02 10 1C
     15 01 00 00 00 00 02 11 0B
     15 01 00 00 00 00 02 12 0C
     15 01 00 00 00 00 02 13 01
     15 01 00 00 00 00 02 14 0F
     15 01 00 00 00 00 02 15 10
     15 01 00 00 00 00 02 16 10
     15 01 00 00 00 00 02 17 10
     15 01 00 00 00 00 02 18 89
     15 01 00 00 00 00 02 19 8A
     15 01 00 00 00 00 02 1A 13
     15 01 00 00 00 00 02 1B 13
     15 01 00 00 00 00 02 1C 15
     15 01 00 00 00 00 02 1D 15
     15 01 00 00 00 00 02 1E 17
     15 01 00 00 00 00 02 1F 17

     15 01 00 00 00 00 02 20 40
     15 01 00 00 00 00 02 21 01
     15 01 00 00 00 00 02 22 00
     15 01 00 00 00 00 02 23 40
     15 01 00 00 00 00 02 24 40
     15 01 00 00 00 00 02 25 6D
     15 01 00 00 00 00 02 26 40
     15 01 00 00 00 00 02 27 40

     15 01 00 00 00 00 02 E0 00
     15 01 00 00 00 00 02 DC 21
     15 01 00 00 00 00 02 DD 22
     15 01 00 00 00 00 02 DE 07
     15 01 00 00 00 00 02 DF 07
     15 01 00 00 00 00 02 E3 6D
     15 01 00 00 00 00 02 E1 07
     15 01 00 00 00 00 02 E2 07

     15 01 00 00 00 00 02 29 D8
     15 01 00 00 00 00 02 2A 2A

     15 01 00 00 00 00 02 4B 03
     15 01 00 00 00 00 02 4C 11
     15 01 00 00 00 00 02 4D 10
     15 01 00 00 00 00 02 4E 01
     15 01 00 00 00 00 02 4F 01
     15 01 00 00 00 00 02 50 10
     15 01 00 00 00 00 02 51 00
     15 01 00 00 00 00 02 52 80
     15 01 00 00 00 00 02 53 00
     15 01 00 00 00 00 02 56 00
     15 01 00 00 00 00 02 54 07
     15 01 00 00 00 00 02 58 07
     15 01 00 00 00 00 02 55 25

     15 01 00 00 00 00 02 5B 43
     15 01 00 00 00 00 02 5C 00
     15 01 00 00 00 00 02 5F 73
     15 01 00 00 00 00 02 60 73
     15 01 00 00 00 00 02 63 22
     15 01 00 00 00 00 02 64 00
     15 01 00 00 00 00 02 67 08
     15 01 00 00 00 00 02 68 04

     15 01 00 00 00 00 02 72 02

     15 01 00 00 00 00 02 7A 80
     15 01 00 00 00 00 02 7B 91
     15 01 00 00 00 00 02 7C D8
     15 01 00 00 00 00 02 7D 60
     15 01 00 00 00 00 02 7F 15
     15 01 00 00 00 00 02 75 15

     15 01 00 00 00 00 02 B3 C0
     15 01 00 00 00 00 02 B4 00
     15 01 00 00 00 00 02 B5 00

     15 01 00 00 00 00 02 78 00
     15 01 00 00 00 00 02 79 00
     15 01 00 00 00 00 02 80 00
     15 01 00 00 00 00 02 83 00

     15 01 00 00 00 00 02 93 0A
     15 01 00 00 00 00 02 94 0A

     15 01 00 00 00 00 02 8A 00
     15 01 00 00 00 00 02 9B FF

     15 01 00 00 00 00 02 9D B0
     15 01 00 00 00 00 02 9F 63
     15 01 00 00 00 00 02 98 10

     15 01 00 00 00 00 02 EC 00

     15 01 00 00 00 00 02 ff 10

     15 01 00 00 00 00 04 3B 03 0A 0A

     15 01 00 00 00 00 02 35 00

     15 01 00 00 00 00 02 E5 01

     15 01 00 00 00 00 02 BB 10

     15 01 00 00 00 00 02 FB 01

     05 01 00 00 78 00 02 11 00
     05 01 00 00 78 00 02 29 00
     ];
    qcom,mdss-dsi-off-command = [05 01 00 00 78 00
     02 28 00 05 01 00 00 78 00 02 10 00];
    qcom,mdss-dsi-panel-timings = [cd 32 22 00 60
     64 26 34 29 03 04 00];
    qcom,mdss-dsi-panel-timings-phy-v2 =
     [23 1e 07 08 05 03 04 a0
     23 1e 07 08 05 03 04 a0
     23 1e 07 08 05 03 04 a0
     23 1e 07 08 05 03 04 a0
     23 18 07 08 04 03 04 a0];
    qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
   };
  };
 };
};
# 10 "../arch/arm64/boot/dts/vendor/qcom/kona-sde-display.dtsi" 2
# 1 "../arch/arm64/boot/dts/vendor/qcom/dsi-panel-nt35597-truly-dualmipi-wqxga-video.dtsi" 1
&mdss_mdp {
 dsi_dual_nt35597_truly_video: qcom,mdss_dsi_nt35597_wqxga_video_truly {
  qcom,mdss-dsi-panel-name =
   "Dual nt35597 video mode dsi truly panel without DSC";
  qcom,mdss-dsi-panel-type = "dsi_video_mode";

  qcom,dsi-ctrl-num = <0 1>;
  qcom,dsi-phy-num = <0 1>;

  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-hdr-enabled;
  qcom,mdss-dsi-panel-hdr-color-primaries = <14500 15500 32000
   17000 15500 30000 8000 3000>;
  qcom,mdss-dsi-panel-peak-brightness = <4200000>;
  qcom,mdss-dsi-panel-blackness-level = <3230>;
  qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-reset-sequence = <1 20>, <0 20>, <1 50>;
  qcom,mdss-pan-physical-width-dimension = <74>;
  qcom,mdss-pan-physical-height-dimension = <131>;
  qcom,mdss-dsi-tx-eot-append;
  qcom,mdss-dsi-underflow-color = <0x3ff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,config-select = <&dsi_dual_nt35597_truly_video_config0>;
  dsi_dual_nt35597_truly_video_config0: config0 {
   qcom,split-mode = "dualctl-split";
  };

  qcom,mdss-dsi-display-timings {
   timing@0 {
    qcom,mdss-dsi-panel-width = <720>;
    qcom,mdss-dsi-panel-height = <2560>;
    qcom,mdss-dsi-h-front-porch = <100>;
    qcom,mdss-dsi-h-back-porch = <32>;
    qcom,mdss-dsi-h-pulse-width = <16>;
    qcom,mdss-dsi-h-sync-skew = <0>;
    qcom,mdss-dsi-v-back-porch = <7>;
    qcom,mdss-dsi-v-front-porch = <8>;
    qcom,mdss-dsi-v-pulse-width = <1>;
    qcom,mdss-dsi-panel-framerate = <60>;
    qcom,mdss-dsi-on-command = [

     15 01 00 00 00 00 02 FF 20
     15 01 00 00 00 00 02 FB 01
     15 01 00 00 00 00 02 00 01
     15 01 00 00 00 00 02 01 55
     15 01 00 00 00 00 02 02 45
     15 01 00 00 00 00 02 05 40
     15 01 00 00 00 00 02 06 19
     15 01 00 00 00 00 02 07 1E
     15 01 00 00 00 00 02 0B 73
     15 01 00 00 00 00 02 0C 73
     15 01 00 00 00 00 02 0E B0
     15 01 00 00 00 00 02 0F AE
     15 01 00 00 00 00 02 11 B8
     15 01 00 00 00 00 02 13 00
     15 01 00 00 00 00 02 58 80
     15 01 00 00 00 00 02 59 01
     15 01 00 00 00 00 02 5A 00
     15 01 00 00 00 00 02 5B 01
     15 01 00 00 00 00 02 5C 80
     15 01 00 00 00 00 02 5D 81
     15 01 00 00 00 00 02 5E 00
     15 01 00 00 00 00 02 5F 01
     15 01 00 00 00 00 02 72 31
     15 01 00 00 00 00 02 68 03

     15 01 00 00 00 00 02 FF 24
     15 01 00 00 00 00 02 FB 01
     15 01 00 00 00 00 02 00 1C
     15 01 00 00 00 00 02 01 0B
     15 01 00 00 00 00 02 02 0C
     15 01 00 00 00 00 02 03 01
     15 01 00 00 00 00 02 04 0F
     15 01 00 00 00 00 02 05 10
     15 01 00 00 00 00 02 06 10
     15 01 00 00 00 00 02 07 10
     15 01 00 00 00 00 02 08 89
     15 01 00 00 00 00 02 09 8A
     15 01 00 00 00 00 02 0A 13
     15 01 00 00 00 00 02 0B 13
     15 01 00 00 00 00 02 0C 15
     15 01 00 00 00 00 02 0D 15
     15 01 00 00 00 00 02 0E 17
     15 01 00 00 00 00 02 0F 17
     15 01 00 00 00 00 02 10 1C
     15 01 00 00 00 00 02 11 0B
     15 01 00 00 00 00 02 12 0C
     15 01 00 00 00 00 02 13 01
     15 01 00 00 00 00 02 14 0F
     15 01 00 00 00 00 02 15 10
     15 01 00 00 00 00 02 16 10
     15 01 00 00 00 00 02 17 10
     15 01 00 00 00 00 02 18 89
     15 01 00 00 00 00 02 19 8A
     15 01 00 00 00 00 02 1A 13
     15 01 00 00 00 00 02 1B 13
     15 01 00 00 00 00 02 1C 15
     15 01 00 00 00 00 02 1D 15
     15 01 00 00 00 00 02 1E 17
     15 01 00 00 00 00 02 1F 17

     15 01 00 00 00 00 02 20 40
     15 01 00 00 00 00 02 21 01
     15 01 00 00 00 00 02 22 00
     15 01 00 00 00 00 02 23 40
     15 01 00 00 00 00 02 24 40
     15 01 00 00 00 00 02 25 6D
     15 01 00 00 00 00 02 26 40
     15 01 00 00 00 00 02 27 40

     15 01 00 00 00 00 02 E0 00
     15 01 00 00 00 00 02 DC 21
     15 01 00 00 00 00 02 DD 22
     15 01 00 00 00 00 02 DE 07
     15 01 00 00 00 00 02 DF 07
     15 01 00 00 00 00 02 E3 6D
     15 01 00 00 00 00 02 E1 07
     15 01 00 00 00 00 02 E2 07

     15 01 00 00 00 00 02 29 D8
     15 01 00 00 00 00 02 2A 2A

     15 01 00 00 00 00 02 4B 03
     15 01 00 00 00 00 02 4C 11
     15 01 00 00 00 00 02 4D 10
     15 01 00 00 00 00 02 4E 01
     15 01 00 00 00 00 02 4F 01
     15 01 00 00 00 00 02 50 10
     15 01 00 00 00 00 02 51 00
     15 01 00 00 00 00 02 52 80
     15 01 00 00 00 00 02 53 00
     15 01 00 00 00 00 02 56 00
     15 01 00 00 00 00 02 54 07
     15 01 00 00 00 00 02 58 07
     15 01 00 00 00 00 02 55 25

     15 01 00 00 00 00 02 5B 43
     15 01 00 00 00 00 02 5C 00
     15 01 00 00 00 00 02 5F 73
     15 01 00 00 00 00 02 60 73
     15 01 00 00 00 00 02 63 22
     15 01 00 00 00 00 02 64 00
     15 01 00 00 00 00 02 67 08
     15 01 00 00 00 00 02 68 04

     15 01 00 00 00 00 02 72 02

     15 01 00 00 00 00 02 7A 80
     15 01 00 00 00 00 02 7B 91
     15 01 00 00 00 00 02 7C D8
     15 01 00 00 00 00 02 7D 60
     15 01 00 00 00 00 02 7F 15
     15 01 00 00 00 00 02 75 15

     15 01 00 00 00 00 02 B3 C0
     15 01 00 00 00 00 02 B4 00
     15 01 00 00 00 00 02 B5 00

     15 01 00 00 00 00 02 78 00
     15 01 00 00 00 00 02 79 00
     15 01 00 00 00 00 02 80 00
     15 01 00 00 00 00 02 83 00

     15 01 00 00 00 00 02 93 0A
     15 01 00 00 00 00 02 94 0A

     15 01 00 00 00 00 02 8A 00
     15 01 00 00 00 00 02 9B FF

     15 01 00 00 00 00 02 9D B0
     15 01 00 00 00 00 02 9F 63
     15 01 00 00 00 00 02 98 10

     15 01 00 00 00 00 02 EC 00

     15 01 00 00 00 00 02 FF 10

     15 01 00 00 00 00 04 3B 03 0A 0A

     15 01 00 00 00 00 02 35 00

     15 01 00 00 00 00 02 E5 01

     15 01 00 00 00 00 02 BB 03

     15 01 00 00 00 00 02 FB 01

     05 01 00 00 78 00 02 11 00
     05 01 00 00 78 00 02 29 00
     ];
    qcom,mdss-dsi-off-command = [05 01 00 00 78 00
     02 28 00 05 01 00 00 78 00 02 10 00];
    qcom,mdss-dsi-panel-timings = [e2 36 24 00 66
     6a 28 38 2a 03 04 00];
    qcom,mdss-dsi-panel-timings-phy-v2 =
     [23 1e 07 08 05 03 04 a0
     23 1e 07 08 05 03 04 a0
     23 1e 07 08 05 03 04 a0
     23 1e 07 08 05 03 04 a0
     23 18 07 08 04 03 04 a0];
    qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
    qcom,mdss-dsi-h-sync-pulse = <0>;
   };
  };
 };
};
# 11 "../arch/arm64/boot/dts/vendor/qcom/kona-sde-display.dtsi" 2
# 1 "../arch/arm64/boot/dts/vendor/qcom/dsi-panel-nt35695b-truly-fhd-cmd.dtsi" 1
&mdss_mdp {
 dsi_nt35695b_truly_fhd_cmd: qcom,mdss_dsi_nt35695b_truly_fhd_cmd {
  qcom,mdss-dsi-panel-name =
    "nt35695b truly fhd command mode dsi panel";
  qcom,mdss-dsi-panel-type = "dsi_cmd_mode";

  qcom,dsi-ctrl-num = <0>;
  qcom,dsi-phy-num = <0>;

  qcom,dsi-sec-ctrl-num = <1>;
  qcom,dsi-sec-phy-num = <1>;

  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-traffic-mode = "burst_mode";
  qcom,mdss-dsi-te-pin-select = <1>;
  qcom,mdss-dsi-te-dcs-command = <1>;
  qcom,mdss-dsi-te-check-enable;
  qcom,mdss-dsi-te-using-te-pin;
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-reset-sequence = <1 10>, <0 10>, <1 10>;
  qcom,mdss-dsi-tx-eot-append;
  qcom,mdss-dsi-post-init-delay = <1>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";

  qcom,mdss-dsi-display-timings {
   timing@0 {
    qcom,mdss-dsi-panel-width = <1080>;
    qcom,mdss-dsi-panel-height = <1920>;
    qcom,mdss-dsi-h-front-porch = <120>;
    qcom,mdss-dsi-h-back-porch = <60>;
    qcom,mdss-dsi-h-pulse-width = <12>;
    qcom,mdss-dsi-h-sync-skew = <0>;
    qcom,mdss-dsi-v-back-porch = <2>;
    qcom,mdss-dsi-v-front-porch = <12>;
    qcom,mdss-dsi-v-pulse-width = <2>;
    qcom,mdss-dsi-h-sync-pulse = <0>;
    qcom,mdss-dsi-h-left-border = <0>;
    qcom,mdss-dsi-h-right-border = <0>;
    qcom,mdss-dsi-v-top-border = <0>;
    qcom,mdss-dsi-v-bottom-border = <0>;
    qcom,mdss-dsi-panel-framerate = <60>;
    qcom,mdss-dsi-on-command =
     [15 01 00 00 10 00 02 ff 20
     15 01 00 00 00 00 02 fb 01
     15 01 00 00 00 00 02 00 01
     15 01 00 00 00 00 02 01 55
     15 01 00 00 00 00 02 02 45
     15 01 00 00 00 00 02 03 55
     15 01 00 00 00 00 02 05 50
     15 01 00 00 00 00 02 06 a8
     15 01 00 00 00 00 02 07 ad
     15 01 00 00 00 00 02 08 0c
     15 01 00 00 00 00 02 0b aa
     15 01 00 00 00 00 02 0c aa
     15 01 00 00 00 00 02 0e b0
     15 01 00 00 00 00 02 0f b3
     15 01 00 00 00 00 02 11 28
     15 01 00 00 00 00 02 12 10
     15 01 00 00 00 00 02 13 01
     15 01 00 00 00 00 02 14 4a
     15 01 00 00 00 00 02 15 12
     15 01 00 00 00 00 02 16 12
     15 01 00 00 00 00 02 30 01
     15 01 00 00 00 00 02 72 11
     15 01 00 00 00 00 02 58 82
     15 01 00 00 00 00 02 59 00
     15 01 00 00 00 00 02 5a 02
     15 01 00 00 00 00 02 5b 00
     15 01 00 00 00 00 02 5c 82
     15 01 00 00 00 00 02 5d 80
     15 01 00 00 00 00 02 5e 02
     15 01 00 00 00 00 02 5f 00
     15 01 00 00 00 00 02 ff 24
     15 01 00 00 00 00 02 fb 01
     15 01 00 00 00 00 02 00 01
     15 01 00 00 00 00 02 01 0b
     15 01 00 00 00 00 02 02 0c
     15 01 00 00 00 00 02 03 89
     15 01 00 00 00 00 02 04 8a
     15 01 00 00 00 00 02 05 0f
     15 01 00 00 00 00 02 06 10
     15 01 00 00 00 00 02 07 10
     15 01 00 00 00 00 02 08 1c
     15 01 00 00 00 00 02 09 00
     15 01 00 00 00 00 02 0a 00
     15 01 00 00 00 00 02 0b 00
     15 01 00 00 00 00 02 0c 00
     15 01 00 00 00 00 02 0d 13
     15 01 00 00 00 00 02 0e 15
     15 01 00 00 00 00 02 0f 17
     15 01 00 00 00 00 02 10 01
     15 01 00 00 00 00 02 11 0b
     15 01 00 00 00 00 02 12 0c
     15 01 00 00 00 00 02 13 89
     15 01 00 00 00 00 02 14 8a
     15 01 00 00 00 00 02 15 0f
     15 01 00 00 00 00 02 16 10
     15 01 00 00 00 00 02 17 10
     15 01 00 00 00 00 02 18 1c
     15 01 00 00 00 00 02 19 00
     15 01 00 00 00 00 02 1a 00
     15 01 00 00 00 00 02 1b 00
     15 01 00 00 00 00 02 1c 00
     15 01 00 00 00 00 02 1d 13
     15 01 00 00 00 00 02 1e 15
     15 01 00 00 00 00 02 1f 17
     15 01 00 00 00 00 02 20 00
     15 01 00 00 00 00 02 21 01
     15 01 00 00 00 00 02 22 00
     15 01 00 00 00 00 02 23 40
     15 01 00 00 00 00 02 24 40
     15 01 00 00 00 00 02 25 6d
     15 01 00 00 00 00 02 26 40
     15 01 00 00 00 00 02 27 40
     15 01 00 00 00 00 02 29 d8
     15 01 00 00 00 00 02 2a 2a
     15 01 00 00 00 00 02 4b 03
     15 01 00 00 00 00 02 4c 11
     15 01 00 00 00 00 02 4d 10
     15 01 00 00 00 00 02 4e 01
     15 01 00 00 00 00 02 4f 01
     15 01 00 00 00 00 02 50 10
     15 01 00 00 00 00 02 51 00
     15 01 00 00 00 00 02 52 80
     15 01 00 00 00 00 02 53 00
     15 01 00 00 00 00 02 54 07
     15 01 00 00 00 00 02 55 25
     15 01 00 00 00 00 02 56 00
     15 01 00 00 00 00 02 58 07
     15 01 00 00 00 00 02 5b 43
     15 01 00 00 00 00 02 5c 00
     15 01 00 00 00 00 02 5f 73
     15 01 00 00 00 00 02 60 73
     15 01 00 00 00 00 02 63 22
     15 01 00 00 00 00 02 64 00
     15 01 00 00 00 00 02 67 08
     15 01 00 00 00 00 02 68 04
     15 01 00 00 00 00 02 7a 80
     15 01 00 00 00 00 02 7b 91
     15 01 00 00 00 00 02 7c d8
     15 01 00 00 00 00 02 7d 60
     15 01 00 00 00 00 02 93 06
     15 01 00 00 00 00 02 94 06
     15 01 00 00 00 00 02 8a 00
     15 01 00 00 00 00 02 9b 0f
     15 01 00 00 00 00 02 b3 c0
     15 01 00 00 00 00 02 b4 00
     15 01 00 00 00 00 02 b5 00
     15 01 00 00 00 00 02 b6 21
     15 01 00 00 00 00 02 b7 22
     15 01 00 00 00 00 02 b8 07
     15 01 00 00 00 00 02 b9 07
     15 01 00 00 00 00 02 ba 22
     15 01 00 00 00 00 02 bd 20
     15 01 00 00 00 00 02 be 07
     15 01 00 00 00 00 02 bf 07
     15 01 00 00 00 00 02 c1 6d
     15 01 00 00 00 00 02 c4 24
     15 01 00 00 00 00 02 e3 00
     15 01 00 00 00 00 02 ec 00
     15 01 00 00 00 00 02 ff 10
     15 01 00 00 00 00 02 bb 10
     15 01 00 00 00 00 02 35 00
     05 01 00 00 78 00 02 11 00
     05 01 00 00 78 00 02 29 00];
    qcom,mdss-dsi-off-command = [05 01 00 00 14
     00 02 28 00 05 01 00 00 78 00 02 10 00];
    qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
   };
  };
 };
};
# 12 "../arch/arm64/boot/dts/vendor/qcom/kona-sde-display.dtsi" 2
# 1 "../arch/arm64/boot/dts/vendor/qcom/dsi-panel-nt35695b-truly-fhd-video.dtsi" 1
&mdss_mdp {
 dsi_nt35695b_truly_fhd_video: qcom,mdss_dsi_nt35695b_truly_fhd_video {
  qcom,mdss-dsi-panel-name =
    "nt35695b truly fhd video mode dsi panel";
  qcom,mdss-dsi-panel-type = "dsi_video_mode";

  qcom,dsi-ctrl-num = <0>;
  qcom,dsi-phy-num = <0>;

  qcom,dsi-sec-ctrl-num = <1>;
  qcom,dsi-sec-phy-num = <1>;

  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-traffic-mode = "burst_mode";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-reset-sequence = <1 10>, <0 10>, <1 10>;
  qcom,mdss-dsi-tx-eot-append;
  qcom,mdss-dsi-post-init-delay = <1>;

  qcom,mdss-dsi-display-timings {
   timing@0 {
    qcom,mdss-dsi-panel-width = <1080>;
    qcom,mdss-dsi-panel-height = <1920>;
    qcom,mdss-dsi-h-front-porch = <120>;
    qcom,mdss-dsi-h-back-porch = <60>;
    qcom,mdss-dsi-h-pulse-width = <12>;
    qcom,mdss-dsi-h-sync-skew = <0>;
    qcom,mdss-dsi-h-sync-pulse = <0>;
    qcom,mdss-dsi-v-back-porch = <2>;
    qcom,mdss-dsi-v-front-porch = <12>;
    qcom,mdss-dsi-v-pulse-width = <2>;
    qcom,mdss-dsi-panel-framerate = <60>;
    qcom,mdss-dsi-h-left-border = <0>;
    qcom,mdss-dsi-h-right-border = <0>;
    qcom,mdss-dsi-v-top-border = <0>;
    qcom,mdss-dsi-v-bottom-border = <0>;
    qcom,mdss-dsi-on-command =
     [15 01 00 00 10 00 02 ff 20
     15 01 00 00 00 00 02 fb 01
     15 01 00 00 00 00 02 00 01
     15 01 00 00 00 00 02 01 55
     15 01 00 00 00 00 02 02 45
     15 01 00 00 00 00 02 03 55
     15 01 00 00 00 00 02 05 50
     15 01 00 00 00 00 02 06 a8
     15 01 00 00 00 00 02 07 ad
     15 01 00 00 00 00 02 08 0c
     15 01 00 00 00 00 02 0b aa
     15 01 00 00 00 00 02 0c aa
     15 01 00 00 00 00 02 0e b0
     15 01 00 00 00 00 02 0f b3
     15 01 00 00 00 00 02 11 28
     15 01 00 00 00 00 02 12 10
     15 01 00 00 00 00 02 13 01
     15 01 00 00 00 00 02 14 4a
     15 01 00 00 00 00 02 15 12
     15 01 00 00 00 00 02 16 12
     15 01 00 00 00 00 02 30 01
     15 01 00 00 00 00 02 72 11
     15 01 00 00 00 00 02 58 82
     15 01 00 00 00 00 02 59 00
     15 01 00 00 00 00 02 5a 02
     15 01 00 00 00 00 02 5b 00
     15 01 00 00 00 00 02 5c 82
     15 01 00 00 00 00 02 5d 80
     15 01 00 00 00 00 02 5e 02
     15 01 00 00 00 00 02 5f 00
     15 01 00 00 00 00 02 ff 24
     15 01 00 00 00 00 02 fb 01
     15 01 00 00 00 00 02 00 01
     15 01 00 00 00 00 02 01 0b
     15 01 00 00 00 00 02 02 0c
     15 01 00 00 00 00 02 03 89
     15 01 00 00 00 00 02 04 8a
     15 01 00 00 00 00 02 05 0f
     15 01 00 00 00 00 02 06 10
     15 01 00 00 00 00 02 07 10
     15 01 00 00 00 00 02 08 1c
     15 01 00 00 00 00 02 09 00
     15 01 00 00 00 00 02 0a 00
     15 01 00 00 00 00 02 0b 00
     15 01 00 00 00 00 02 0c 00
     15 01 00 00 00 00 02 0d 13
     15 01 00 00 00 00 02 0e 15
     15 01 00 00 00 00 02 0f 17
     15 01 00 00 00 00 02 10 01
     15 01 00 00 00 00 02 11 0b
     15 01 00 00 00 00 02 12 0c
     15 01 00 00 00 00 02 13 89
     15 01 00 00 00 00 02 14 8a
     15 01 00 00 00 00 02 15 0f
     15 01 00 00 00 00 02 16 10
     15 01 00 00 00 00 02 17 10
     15 01 00 00 00 00 02 18 1c
     15 01 00 00 00 00 02 19 00
     15 01 00 00 00 00 02 1a 00
     15 01 00 00 00 00 02 1b 00
     15 01 00 00 00 00 02 1c 00
     15 01 00 00 00 00 02 1d 13
     15 01 00 00 00 00 02 1e 15
     15 01 00 00 00 00 02 1f 17
     15 01 00 00 00 00 02 20 00
     15 01 00 00 00 00 02 21 01
     15 01 00 00 00 00 02 22 00
     15 01 00 00 00 00 02 23 40
     15 01 00 00 00 00 02 24 40
     15 01 00 00 00 00 02 25 6d
     15 01 00 00 00 00 02 26 40
     15 01 00 00 00 00 02 27 40
     15 01 00 00 00 00 02 29 d8
     15 01 00 00 00 00 02 2a 2a
     15 01 00 00 00 00 02 4b 03
     15 01 00 00 00 00 02 4c 11
     15 01 00 00 00 00 02 4d 10
     15 01 00 00 00 00 02 4e 01
     15 01 00 00 00 00 02 4f 01
     15 01 00 00 00 00 02 50 10
     15 01 00 00 00 00 02 51 00
     15 01 00 00 00 00 02 52 80
     15 01 00 00 00 00 02 53 00
     15 01 00 00 00 00 02 54 07
     15 01 00 00 00 00 02 55 25
     15 01 00 00 00 00 02 56 00
     15 01 00 00 00 00 02 58 07
     15 01 00 00 00 00 02 5b 43
     15 01 00 00 00 00 02 5c 00
     15 01 00 00 00 00 02 5f 73
     15 01 00 00 00 00 02 60 73
     15 01 00 00 00 00 02 63 22
     15 01 00 00 00 00 02 64 00
     15 01 00 00 00 00 02 67 08
     15 01 00 00 00 00 02 68 04
     15 01 00 00 00 00 02 7a 80
     15 01 00 00 00 00 02 7b 91
     15 01 00 00 00 00 02 7c d8
     15 01 00 00 00 00 02 7d 60
     15 01 00 00 00 00 02 93 06
     15 01 00 00 00 00 02 94 06
     15 01 00 00 00 00 02 8a 00
     15 01 00 00 00 00 02 9b 0f
     15 01 00 00 00 00 02 b3 c0
     15 01 00 00 00 00 02 b4 00
     15 01 00 00 00 00 02 b5 00
     15 01 00 00 00 00 02 b6 21
     15 01 00 00 00 00 02 b7 22
     15 01 00 00 00 00 02 b8 07
     15 01 00 00 00 00 02 b9 07
     15 01 00 00 00 00 02 ba 22
     15 01 00 00 00 00 02 bd 20
     15 01 00 00 00 00 02 be 07
     15 01 00 00 00 00 02 bf 07
     15 01 00 00 00 00 02 c1 6d
     15 01 00 00 00 00 02 c4 24
     15 01 00 00 00 00 02 e3 00
     15 01 00 00 00 00 02 ec 00
     15 01 00 00 00 00 02 ff 10
     15 01 00 00 00 00 02 bb 03
     05 01 00 00 78 00 02 11 00
     05 01 00 00 78 00 02 29 00];
    qcom,mdss-dsi-off-command = [05 01 00 00
     14 00 02 28 00 05 01 00 00 78 00
     02 10 00];
    qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
   };
  };
 };
};
# 13 "../arch/arm64/boot/dts/vendor/qcom/kona-sde-display.dtsi" 2
# 1 "../arch/arm64/boot/dts/vendor/qcom/dsi-panel-ext-bridge-1080p.dtsi" 1
&mdss_mdp {
 dsi_ext_bridge_1080p: qcom,mdss_dsi_ext_bridge_1080p {
  qcom,mdss-dsi-panel-name = "ext video mode dsi bridge";
  qcom,mdss-dsi-panel-type = "dsi_video_mode";

  qcom,dsi-ctrl-num = <0>;
  qcom,dsi-phy-num = <0>;
  qcom,dsi-select-clocks = "src_byte_clk0", "src_pixel_clk0";

  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-traffic-mode = "non_burst_sync_pulse";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-t-clk-post = <0x03>;
  qcom,mdss-dsi-t-clk-pre = <0x24>;
  qcom,mdss-dsi-force-clock-lane-hs;
  qcom,mdss-dsi-ext-bridge-mode;

  qcom,mdss-dsi-display-timings {
   timing@0 {
    qcom,mdss-dsi-panel-width = <1920>;
    qcom,mdss-dsi-panel-height = <1080>;
    qcom,mdss-dsi-h-front-porch = <88>;
    qcom,mdss-dsi-h-back-porch = <148>;
    qcom,mdss-dsi-h-pulse-width = <44>;
    qcom,mdss-dsi-h-sync-skew = <0>;
    qcom,mdss-dsi-v-back-porch = <36>;
    qcom,mdss-dsi-v-front-porch = <4>;
    qcom,mdss-dsi-v-pulse-width = <5>;
    qcom,mdss-dsi-h-sync-pulse = <0>;
    qcom,mdss-dsi-panel-framerate = <60>;
    qcom,display-topology = <1 0 1>;
    qcom,default-topology-index = <0>;
   };
  };
 };
};
# 14 "../arch/arm64/boot/dts/vendor/qcom/kona-sde-display.dtsi" 2
# 1 "../arch/arm64/boot/dts/vendor/qcom/dsi-panel-ext-bridge-4k-video.dtsi" 1
&mdss_mdp {
 dsi_ext_bridge_4k_vid: qcom,mdss_dsi_ext_bridge_4k_video {
  qcom,mdss-dsi-panel-name = "ext 4k video mode dsi bridge";
  qcom,mdss-dsi-panel-type = "dsi_video_mode";

  qcom,dsi-ctrl-num = <0 1>;
  qcom,dsi-phy-num = <0 1>;

  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-traffic-mode = "non_burst_sync_pulse";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-t-clk-post = <0x1e>;
  qcom,mdss-dsi-t-clk-pre = <0x2e>;
  qcom,mdss-dsi-force-clock-lane-hs;
  qcom,mdss-dsi-ext-bridge-mode;

  qcom,mdss-dsi-display-timings {
   timing@0 {
    qcom,mdss-dsi-panel-width = <1920>;
    qcom,mdss-dsi-panel-height = <2160>;
    qcom,mdss-dsi-h-front-porch = <88>;
    qcom,mdss-dsi-h-back-porch = <200>;
    qcom,mdss-dsi-h-pulse-width = <44>;
    qcom,mdss-dsi-h-sync-skew = <0>;
    qcom,mdss-dsi-v-back-porch = <72>;
    qcom,mdss-dsi-v-front-porch = <8>;
    qcom,mdss-dsi-v-pulse-width = <10>;
    qcom,mdss-dsi-h-sync-pulse = <0>;
    qcom,mdss-dsi-panel-framerate = <60>;
    qcom,display-topology = <2 0 2>;
    qcom,default-topology-index = <0>;
   };
  };
 };
};
# 15 "../arch/arm64/boot/dts/vendor/qcom/kona-sde-display.dtsi" 2
# 1 "../arch/arm64/boot/dts/vendor/qcom/dsi-panel-sim-cmd.dtsi" 1
&mdss_mdp {
 dsi_sim_cmd: qcom,mdss_dsi_sim_cmd {
  qcom,mdss-dsi-panel-name = "Simulator cmd mode dsi panel";
  qcom,mdss-dsi-panel-type = "dsi_cmd_mode";

  qcom,dsi-ctrl-num = <0>;
  qcom,dsi-phy-num = <0>;

  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-color-order = "rgb_swap_rgb";
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-panel-mode-switch;
  qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-reset-sequence = <1 10>, <0 10>, <1 10>;
  qcom,mdss-dsi-t-clk-post = <0x03>;
  qcom,mdss-dsi-t-clk-pre = <0x27>;
  qcom,mdss-dsi-bl-max-level = <4095>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-te-pin-select = <1>;
  qcom,mdss-dsi-wr-mem-start = <0x2c>;
  qcom,mdss-dsi-wr-mem-continue = <0x3c>;
  qcom,mdss-dsi-te-dcs-command = <1>;
  qcom,mdss-dsi-te-check-enable;
  qcom,mdss-dsi-te-using-wd;
  qcom,mdss-dsi-te-using-te-pin;
  qcom,mdss-dsi-panel-hdr-enabled;
  qcom,mdss-dsi-panel-hdr-color-primaries = <14500 15500 32000
   17000 15500 30000 8000 3000>;
  qcom,mdss-dsi-panel-peak-brightness = <4200000>;
  qcom,mdss-dsi-panel-blackness-level = <3230>;
  qcom,panel-ack-disabled;

  qcom,mdss-dsi-display-timings {
   timing@0 {
    qcom,mdss-dsi-panel-width = <1440>;
    qcom,mdss-dsi-panel-height = <2560>;
    qcom,mdss-dsi-h-front-porch = <120>;
    qcom,mdss-dsi-h-back-porch = <100>;
    qcom,mdss-dsi-h-pulse-width = <40>;
    qcom,mdss-dsi-h-sync-skew = <0>;
    qcom,mdss-dsi-v-back-porch = <100>;
    qcom,mdss-dsi-v-front-porch = <100>;
    qcom,mdss-dsi-v-pulse-width = <40>;
    qcom,mdss-dsi-h-left-border = <0>;
    qcom,mdss-dsi-h-right-border = <0>;
    qcom,mdss-dsi-v-top-border = <0>;
    qcom,mdss-dsi-cmd-mode;
    qcom,mdss-dsi-v-bottom-border = <0>;
    qcom,mdss-dsi-panel-framerate = <60>;
    qcom,mdss-dsi-panel-timings =
     [00 21 09 09 24 23 08 08 08 03 04 00];
    qcom,mdss-dsi-on-command =
     [29 01 00 00 00 00 02 b0 03
     05 01 00 00 0a 00 01 00

     15 01 00 00 0a 00 02 3a 77

     39 01 00 00 0a 00 05 2a 00 00 04 ff

     39 01 00 00 0a 00 05 2b 00 00 05 9f

     15 01 00 00 0a 00 02 35 00

     39 01 00 00 0a 00 03 44 00 00

     15 01 00 00 0a 00 02 51 ff

     15 01 00 00 0a 00 02 53 24

     15 01 00 00 0a 00 02 55 00

     05 01 00 00 78 00 01 11

     05 01 00 00 10 00 01 29];


    qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-off-command =
     [05 01 00 00 32 00 02 28 00
     05 01 00 00 78 00 02 10 00];
    qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
    qcom,cmd-to-video-mode-switch-commands = [
      39 01 00 00 00 00 03 b0 a5 00
      07 01 00 00 00 00 02 01 00
      39 01 00 00 00 00 06 b2 00 5d 04 80 49
      15 01 00 00 00 00 02 3d 10
      15 01 00 00 00 00 02 36 00
      15 01 00 00 00 00 02 55 0c
    ];
    qcom,cmd-to-video-mode-switch-commands-state =
     "dsi_lp_mode";
    qcom,compression-mode = "dsc";
    qcom,mdss-dsc-slice-height = <40>;
    qcom,mdss-dsc-slice-width = <720>;
    qcom,mdss-dsc-slice-per-pkt = <1>;
    qcom,mdss-dsc-bit-per-component = <8>;
    qcom,mdss-dsc-bit-per-pixel = <8>;
    qcom,mdss-dsc-block-prediction-enable;
   };

   timing@1 {
    qcom,mdss-dsi-panel-width = <1440>;
    qcom,mdss-dsi-panel-height = <2560>;
    qcom,mdss-dsi-h-front-porch = <120>;
    qcom,mdss-dsi-h-back-porch = <100>;
    qcom,mdss-dsi-h-pulse-width = <40>;
    qcom,mdss-dsi-h-sync-skew = <0>;
    qcom,mdss-dsi-v-back-porch = <100>;
    qcom,mdss-dsi-v-front-porch = <100>;
    qcom,mdss-dsi-v-pulse-width = <40>;
    qcom,mdss-dsi-h-left-border = <0>;
    qcom,mdss-dsi-h-right-border = <0>;
    qcom,mdss-dsi-v-top-border = <0>;
    qcom,mdss-dsi-v-bottom-border = <0>;
    qcom,mdss-dsi-panel-framerate = <60>;
    qcom,mdss-dsi-video-mode;
    qcom,mdss-dsi-panel-timings =
     [00 21 09 09 24 23 08 08 08 03 04 00];
    qcom,mdss-dsi-on-command =
     [29 01 00 00 00 00 02 b0 03
     05 01 00 00 0a 00 01 00

     15 01 00 00 0a 00 02 3a 77

     39 01 00 00 0a 00 05 2a 00 00 04 ff

     39 01 00 00 0a 00 05 2b 00 00 05 9f

     15 01 00 00 0a 00 02 35 00

     39 01 00 00 0a 00 03 44 00 00

     15 01 00 00 0a 00 02 51 ff

     15 01 00 00 0a 00 02 53 24

     15 01 00 00 0a 00 02 55 00

     05 01 00 00 78 00 01 11

     05 01 00 00 10 00 01 29];

    qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-off-command =
     [05 01 00 00 32 00 02 28 00
     05 01 00 00 78 00 02 10 00];
    qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
    qcom,video-to-cmd-mode-switch-commands = [
      39 01 00 00 00 00 03 b0 a5 00
      07 01 00 00 00 00 02 01 00
      39 01 00 00 00 00 06 b2 00 5d 04 80 49
      15 01 00 00 00 00 02 3d 11
      15 01 00 00 00 00 02 36 00
      15 01 00 00 00 00 02 55 0b
    ];
    qcom,video-to-cmd-mode-switch-commands-state =
     "dsi_lp_mode";
    qcom,compression-mode = "dsc";
    qcom,mdss-dsc-slice-height = <40>;
    qcom,mdss-dsc-slice-width = <720>;
    qcom,mdss-dsc-slice-per-pkt = <1>;
    qcom,mdss-dsc-bit-per-component = <8>;
    qcom,mdss-dsc-bit-per-pixel = <8>;
    qcom,mdss-dsc-block-prediction-enable;
   };

   timing@2 {
    qcom,mdss-dsi-panel-width = <1440>;
    qcom,mdss-dsi-panel-height = <2560>;
    qcom,mdss-dsi-h-front-porch = <120>;
    qcom,mdss-dsi-h-back-porch = <100>;
    qcom,mdss-dsi-h-pulse-width = <40>;
    qcom,mdss-dsi-h-sync-skew = <0>;
    qcom,mdss-dsi-v-back-porch = <100>;
    qcom,mdss-dsi-v-front-porch = <100>;
    qcom,mdss-dsi-v-pulse-width = <40>;
    qcom,mdss-dsi-h-left-border = <0>;
    qcom,mdss-dsi-h-right-border = <0>;
    qcom,mdss-dsi-v-top-border = <0>;
    qcom,mdss-dsi-v-bottom-border = <0>;
    qcom,mdss-dsi-panel-framerate = <60>;
    qcom,mdss-dsi-panel-timings =
     [00 21 09 09 24 23 08 08 08 03 04 00];
    qcom,mdss-dsi-on-command =
     [29 01 00 00 00 00 02 b0 03
     05 01 00 00 0a 00 01 00

     15 01 00 00 0a 00 02 3a 77

     39 01 00 00 0a 00 05 2a 00 00 04 ff

     39 01 00 00 0a 00 05 2b 00 00 05 9f

     15 01 00 00 0a 00 02 35 00

     39 01 00 00 0a 00 03 44 00 00

     15 01 00 00 0a 00 02 51 ff

     15 01 00 00 0a 00 02 53 24

     15 01 00 00 0a 00 02 55 00

     05 01 00 00 78 00 01 11

     05 01 00 00 10 00 01 29];

    qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-off-command =
     [05 01 00 00 32 00 02 28 00
     05 01 00 00 78 00 02 10 00];
    qcom,mdss-dsi-off-command-state = "dsi_hs_mode";

    qcom,compression-mode = "dsc";
    qcom,mdss-dsc-slice-height = <40>;
    qcom,mdss-dsc-slice-width = <720>;
    qcom,mdss-dsc-slice-per-pkt = <1>;
    qcom,mdss-dsc-bit-per-component = <8>;
    qcom,mdss-dsc-bit-per-pixel = <8>;
    qcom,mdss-dsc-block-prediction-enable;
   };

   timing@3 {
    qcom,mdss-dsi-panel-width = <1080>;
    qcom,mdss-dsi-panel-height = <1920>;
    qcom,mdss-dsi-h-front-porch = <120>;
    qcom,mdss-dsi-h-back-porch = <460>;
    qcom,mdss-dsi-h-pulse-width = <40>;
    qcom,mdss-dsi-h-sync-skew = <0>;
    qcom,mdss-dsi-v-back-porch = <100>;
    qcom,mdss-dsi-v-front-porch = <740>;
    qcom,mdss-dsi-v-pulse-width = <40>;
    qcom,mdss-dsi-h-left-border = <0>;
    qcom,mdss-dsi-h-right-border = <0>;
    qcom,mdss-dsi-v-top-border = <0>;
    qcom,mdss-dsi-v-bottom-border = <0>;
    qcom,mdss-dsi-panel-framerate = <60>;
    qcom,mdss-dsi-panel-timings =
     [00 21 09 09 24 23 08 08 08 03 04 00];
    qcom,mdss-dsi-on-command =
     [29 01 00 00 00 00 02 b0 03
     05 01 00 00 0a 00 01 00

     15 01 00 00 0a 00 02 3a 77

     39 01 00 00 0a 00 05 2a 00 00 04 ff

     39 01 00 00 0a 00 05 2b 00 00 05 9f

     15 01 00 00 0a 00 02 35 00

     39 01 00 00 0a 00 03 44 00 00

     15 01 00 00 0a 00 02 51 ff

     15 01 00 00 0a 00 02 53 24

     15 01 00 00 0a 00 02 55 00

     05 01 00 00 78 00 01 11

     05 01 00 00 10 00 01 29];

    qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-off-command =
     [05 01 00 00 32 00 02 28 00
     05 01 00 00 78 00 02 10 00];
    qcom,mdss-dsi-off-command-state = "dsi_hs_mode";

    qcom,compression-mode = "dsc";
    qcom,mdss-dsc-slice-height = <40>;
    qcom,mdss-dsc-slice-width = <540>;
    qcom,mdss-dsc-slice-per-pkt = <1>;
    qcom,mdss-dsc-bit-per-component = <8>;
    qcom,mdss-dsc-bit-per-pixel = <8>;
    qcom,mdss-dsc-block-prediction-enable;
   };

   timing@4 {
    qcom,mdss-dsi-panel-width = <720>;
    qcom,mdss-dsi-panel-height = <1280>;
    qcom,mdss-dsi-h-front-porch = <100>;
    qcom,mdss-dsi-h-back-porch = <840>;
    qcom,mdss-dsi-h-pulse-width = <40>;
    qcom,mdss-dsi-h-sync-skew = <0>;
    qcom,mdss-dsi-v-back-porch = <100>;
    qcom,mdss-dsi-v-front-porch = <1380>;
    qcom,mdss-dsi-v-pulse-width = <40>;
    qcom,mdss-dsi-h-left-border = <0>;
    qcom,mdss-dsi-h-right-border = <0>;
    qcom,mdss-dsi-v-top-border = <0>;
    qcom,mdss-dsi-v-bottom-border = <0>;
    qcom,mdss-dsi-panel-framerate = <60>;
    qcom,mdss-dsi-panel-timings =
     [00 21 09 09 24 23 08 08 08 03 04 00];
    qcom,mdss-dsi-on-command =
     [29 01 00 00 00 00 02 b0 03
     05 01 00 00 0a 00 01 00

     15 01 00 00 0a 00 02 3a 77

     39 01 00 00 0a 00 05 2a 00 00 04 ff

     39 01 00 00 0a 00 05 2b 00 00 05 9f

     15 01 00 00 0a 00 02 35 00

     39 01 00 00 0a 00 03 44 00 00

     15 01 00 00 0a 00 02 51 ff

     15 01 00 00 0a 00 02 53 24

     15 01 00 00 0a 00 02 55 00

     05 01 00 00 78 00 01 11

     05 01 00 00 10 00 01 29];

    qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-off-command =
     [05 01 00 00 32 00 02 28 00
     05 01 00 00 78 00 02 10 00];
    qcom,mdss-dsi-off-command-state = "dsi_hs_mode";

    qcom,compression-mode = "dsc";
    qcom,mdss-dsc-slice-height = <40>;
    qcom,mdss-dsc-slice-width = <360>;
    qcom,mdss-dsc-slice-per-pkt = <1>;
    qcom,mdss-dsc-bit-per-component = <8>;
    qcom,mdss-dsc-bit-per-pixel = <8>;
    qcom,mdss-dsc-block-prediction-enable;
   };
  };
 };
};
# 16 "../arch/arm64/boot/dts/vendor/qcom/kona-sde-display.dtsi" 2
# 1 "../arch/arm64/boot/dts/vendor/qcom/dsi-panel-sim-video.dtsi" 1
&mdss_mdp {
 dsi_sim_vid: qcom,mdss_dsi_sim_video {
  qcom,mdss-dsi-panel-name = "Simulator video mode dsi panel";
  qcom,mdss-dsi-panel-type = "dsi_video_mode";

  qcom,dsi-ctrl-num = <0>;
  qcom,dsi-phy-num = <0>;

  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-panel-hdr-enabled;
  qcom,mdss-dsi-panel-hdr-color-primaries = <14500 15500 32000
   17000 15500 30000 8000 3000>;
  qcom,mdss-dsi-panel-peak-brightness = <4200000>;
  qcom,mdss-dsi-panel-blackness-level = <3230>;
  qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-t-clk-post = <0x04>;
  qcom,mdss-dsi-t-clk-pre = <0x1b>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-reset-sequence = <1 0>, <0 0>, <1 0>;
  qcom,panel-ack-disabled;

  qcom,mdss-dsi-display-timings {
   timing@0 {
    qcom,mdss-dsi-panel-width = <640>;
    qcom,mdss-dsi-panel-height = <480>;
    qcom,mdss-dsi-h-front-porch = <8>;
    qcom,mdss-dsi-h-back-porch = <8>;
    qcom,mdss-dsi-h-pulse-width = <8>;
    qcom,mdss-dsi-h-sync-skew = <0>;
    qcom,mdss-dsi-v-back-porch = <6>;
    qcom,mdss-dsi-v-front-porch = <6>;
    qcom,mdss-dsi-v-pulse-width = <2>;
    qcom,mdss-dsi-h-left-border = <0>;
    qcom,mdss-dsi-h-right-border = <0>;
    qcom,mdss-dsi-v-top-border = <0>;
    qcom,mdss-dsi-v-bottom-border = <0>;
    qcom,mdss-dsi-panel-framerate = <60>;
    qcom,mdss-dsi-panel-timings =
     [00 00 00 00 00 00 00 00 00 00 00 00];
    qcom,mdss-dsi-on-command =
     [32 01 00 00 00 00 02 00 00];
    qcom,mdss-dsi-off-command =
     [22 01 00 00 00 00 02 00 00];
    qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-h-sync-pulse = <0>;
   };
  };
 };
};
# 17 "../arch/arm64/boot/dts/vendor/qcom/kona-sde-display.dtsi" 2
# 1 "../arch/arm64/boot/dts/vendor/qcom/dsi-panel-sim-dsc375-cmd.dtsi" 1
&mdss_mdp {
 dsi_sim_dsc_375_cmd: qcom,mdss_dsi_sim_dsc_375_cmd {
  qcom,mdss-dsi-panel-name =
   "Simulator cmd mode DSC 3.75:1 dsi panel";
  qcom,mdss-dsi-panel-type = "dsi_cmd_mode";

  qcom,dsi-ctrl-num = <0>;
  qcom,dsi-phy-num = <0>;

  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-color-order = "rgb_swap_rgb";
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-reset-sequence = <1 10>, <0 10>, <1 10>;
  qcom,mdss-dsi-bl-max-level = <4095>;
  qcom,adjust-timer-wakeup-ms = <1>;
  qcom,mdss-dsi-te-pin-select = <1>;
  qcom,mdss-dsi-wr-mem-start = <0x2c>;
  qcom,mdss-dsi-wr-mem-continue = <0x3c>;
  qcom,mdss-dsi-te-dcs-command = <1>;
  qcom,mdss-dsi-te-check-enable;
  qcom,mdss-dsi-te-using-wd;
  qcom,mdss-dsi-te-using-te-pin;
  qcom,panel-ack-disabled;

  qcom,mdss-dsi-display-timings {
   timing@0 {
    qcom,mdss-dsi-panel-framerate = <60>;
    qcom,mdss-dsi-panel-width = <1440>;
    qcom,mdss-dsi-panel-height = <2560>;
    qcom,mdss-dsi-h-front-porch = <100>;
    qcom,mdss-dsi-h-back-porch = <32>;
    qcom,mdss-dsi-h-pulse-width = <16>;
    qcom,mdss-dsi-h-sync-skew = <0>;
    qcom,mdss-dsi-v-back-porch = <8>;
    qcom,mdss-dsi-v-front-porch = <10>;
    qcom,mdss-dsi-v-pulse-width = <2>;
    qcom,mdss-dsi-h-left-border = <0>;
    qcom,mdss-dsi-h-right-border = <0>;
    qcom,mdss-dsi-v-top-border = <0>;
    qcom,mdss-dsi-v-bottom-border = <0>;
    qcom,mdss-dsi-on-command = [

     15 01 00 00 00 00 02 ff 20
     15 01 00 00 00 00 02 fb 01
     15 01 00 00 00 00 02 00 01
     15 01 00 00 00 00 02 01 55
     15 01 00 00 00 00 02 02 45
     15 01 00 00 00 00 02 05 40
     15 01 00 00 00 00 02 06 19
     15 01 00 00 00 00 02 07 1e
     15 01 00 00 00 00 02 0b 73
     15 01 00 00 00 00 02 0c 73
     15 01 00 00 00 00 02 0e b0
     15 01 00 00 00 00 02 0f aE
     15 01 00 00 00 00 02 11 b8
     15 01 00 00 00 00 02 13 00
     15 01 00 00 00 00 02 58 80
     15 01 00 00 00 00 02 59 01
     15 01 00 00 00 00 02 5a 00
     15 01 00 00 00 00 02 5b 01
     15 01 00 00 00 00 02 5c 80
     15 01 00 00 00 00 02 5d 81
     15 01 00 00 00 00 02 5e 00
     15 01 00 00 00 00 02 5f 01
     15 01 00 00 00 00 02 72 31
     15 01 00 00 00 00 02 68 03

     15 01 00 00 00 00 02 ff 24
     15 01 00 00 00 00 02 fb 01
     15 01 00 00 00 00 02 00 1c
     15 01 00 00 00 00 02 01 0b
     15 01 00 00 00 00 02 02 0c
     15 01 00 00 00 00 02 03 01
     15 01 00 00 00 00 02 04 0f
     15 01 00 00 00 00 02 05 10
     15 01 00 00 00 00 02 06 10
     15 01 00 00 00 00 02 07 10
     15 01 00 00 00 00 02 08 89
     15 01 00 00 00 00 02 09 8a
     15 01 00 00 00 00 02 0a 13
     15 01 00 00 00 00 02 0b 13
     15 01 00 00 00 00 02 0c 15
     15 01 00 00 00 00 02 0d 15
     15 01 00 00 00 00 02 0e 17
     15 01 00 00 00 00 02 0f 17
     15 01 00 00 00 00 02 10 1c
     15 01 00 00 00 00 02 11 0b
     15 01 00 00 00 00 02 12 0c
     15 01 00 00 00 00 02 13 01
     15 01 00 00 00 00 02 14 0f
     15 01 00 00 00 00 02 15 10
     15 01 00 00 00 00 02 16 10
     15 01 00 00 00 00 02 17 10
     15 01 00 00 00 00 02 18 89
     15 01 00 00 00 00 02 19 8a
     15 01 00 00 00 00 02 1a 13
     15 01 00 00 00 00 02 1b 13
     15 01 00 00 00 00 02 1c 15
     15 01 00 00 00 00 02 1d 15
     15 01 00 00 00 00 02 1e 17
     15 01 00 00 00 00 02 1f 17

     15 01 00 00 00 00 02 20 40
     15 01 00 00 00 00 02 21 01
     15 01 00 00 00 00 02 22 00
     15 01 00 00 00 00 02 23 40
     15 01 00 00 00 00 02 24 40
     15 01 00 00 00 00 02 25 6d
     15 01 00 00 00 00 02 26 40
     15 01 00 00 00 00 02 27 40

     15 01 00 00 00 00 02 e0 00
     15 01 00 00 00 00 02 dc 21
     15 01 00 00 00 00 02 dd 22
     15 01 00 00 00 00 02 de 07
     15 01 00 00 00 00 02 df 07
     15 01 00 00 00 00 02 e3 6d
     15 01 00 00 00 00 02 e1 07
     15 01 00 00 00 00 02 e2 07

     15 01 00 00 00 00 02 29 d8
     15 01 00 00 00 00 02 2a 2a

     15 01 00 00 00 00 02 4b 03
     15 01 00 00 00 00 02 4c 11
     15 01 00 00 00 00 02 4d 10
     15 01 00 00 00 00 02 4e 01
     15 01 00 00 00 00 02 4f 01
     15 01 00 00 00 00 02 50 10
     15 01 00 00 00 00 02 51 00
     15 01 00 00 00 00 02 52 80
     15 01 00 00 00 00 02 53 00
     15 01 00 00 00 00 02 56 00
     15 01 00 00 00 00 02 54 07
     15 01 00 00 00 00 02 58 07
     15 01 00 00 00 00 02 55 25

     15 01 00 00 00 00 02 5b 43
     15 01 00 00 00 00 02 5c 00
     15 01 00 00 00 00 02 5f 73
     15 01 00 00 00 00 02 60 73
     15 01 00 00 00 00 02 63 22
     15 01 00 00 00 00 02 64 00
     15 01 00 00 00 00 02 67 08
     15 01 00 00 00 00 02 68 04

     15 01 00 00 00 00 02 72 02

     15 01 00 00 00 00 02 7a 80
     15 01 00 00 00 00 02 7b 91
     15 01 00 00 00 00 02 7c d8
     15 01 00 00 00 00 02 7d 60
     15 01 00 00 00 00 02 7f 15
     15 01 00 00 00 00 02 75 15

     15 01 00 00 00 00 02 b3 c0
     15 01 00 00 00 00 02 b4 00
     15 01 00 00 00 00 02 b5 00

     15 01 00 00 00 00 02 78 00
     15 01 00 00 00 00 02 79 00
     15 01 00 00 00 00 02 80 00
     15 01 00 00 00 00 02 83 00

     15 01 00 00 00 00 02 93 0a
     15 01 00 00 00 00 02 94 0a

     15 01 00 00 00 00 02 8a 00
     15 01 00 00 00 00 02 9b ff

     15 01 00 00 00 00 02 9d b0
     15 01 00 00 00 00 02 9f 63
     15 01 00 00 00 00 02 98 10

     15 01 00 00 00 00 02 ec 00

     15 01 00 00 00 00 02 ff 10



     39 01 00 00 00 00 11 c1 09
     20 00 10 02 00 02 68 01 bb
     00 0a 06 67 04 c5

     39 01 00 00 00 00 03 c2 10 f0




     15 01 00 00 00 00 02 c0 03

     15 01 00 00 00 00 04 3b 03 0a 0a

     15 01 00 00 00 00 02 35 00

     15 01 00 00 00 00 02 e5 01

     15 01 00 00 00 00 02 bb 10

     15 01 00 00 00 00 02 fb 01

     05 01 00 00 78 00 02 11 00
     05 01 00 00 78 00 02 29 00
     ];
    qcom,mdss-dsi-off-command = [05 01 00 00 78 00
     02 28 00 05 01 00 00 78 00 02 10 00];

    qcom,mdss-dsi-on-command-state = "dsi_hs_mode";
    qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
    qcom,mdss-dsi-h-sync-pulse = <0>;
    qcom,compression-mode = "dsc";
    qcom,mdss-dsc-slice-height = <16>;
    qcom,mdss-dsc-slice-width = <720>;
    qcom,mdss-dsc-slice-per-pkt = <2>;
    qcom,mdss-dsc-bit-per-component = <10>;
    qcom,mdss-dsc-bit-per-pixel = <8>;
    qcom,mdss-dsc-block-prediction-enable;
   };

   timing@1 {
    qcom,mdss-dsi-panel-width = <1080>;
    qcom,mdss-dsi-panel-height = <1920>;
    qcom,mdss-dsi-h-front-porch = <0>;
    qcom,mdss-dsi-h-back-porch = <0>;
    qcom,mdss-dsi-h-pulse-width = <0>;
    qcom,mdss-dsi-h-sync-skew = <0>;
    qcom,mdss-dsi-v-back-porch = <0>;
    qcom,mdss-dsi-v-front-porch = <0>;
    qcom,mdss-dsi-v-pulse-width = <0>;
    qcom,mdss-dsi-h-left-border = <0>;
    qcom,mdss-dsi-h-right-border = <0>;
    qcom,mdss-dsi-v-top-border = <0>;
    qcom,mdss-dsi-v-bottom-border = <0>;
    qcom,mdss-dsi-panel-framerate = <60>;
    qcom,mdss-dsi-on-command = [
     15 01 00 00 00 00 02 bb 10
     15 01 00 00 00 00 02 b0 03
     05 01 00 00 78 00 01 11
     15 01 00 00 00 00 02 51 ff
     15 01 00 00 00 00 02 53 24
     15 01 00 00 00 00 02 ff 23
     15 01 00 00 00 00 02 08 05
     15 01 00 00 00 00 02 46 90
     15 01 00 00 00 00 02 ff 10
     15 01 00 00 00 00 02 ff f0
     15 01 00 00 00 00 02 92 01
     15 01 00 00 00 00 02 ff 10

     15 01 00 00 00 00 02 35 00
     05 01 00 00 28 00 01 29];
    qcom,mdss-dsi-off-command = [
     05 01 00 00 10 00 01 28
     05 01 00 00 40 00 01 10];
    qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
    qcom,mdss-dsi-h-sync-pulse = <0>;
    qcom,compression-mode = "dsc";
    qcom,mdss-dsc-slice-height = <16>;
    qcom,mdss-dsc-slice-width = <540>;
    qcom,mdss-dsc-slice-per-pkt = <2>;
    qcom,mdss-dsc-bit-per-component = <10>;
    qcom,mdss-dsc-bit-per-pixel = <8>;
    qcom,mdss-dsc-block-prediction-enable;
   };

   timing@2 {
    qcom,mdss-dsi-panel-width = <1080>;
    qcom,mdss-dsi-panel-height = <1920>;
    qcom,mdss-dsi-h-front-porch = <100>;
    qcom,mdss-dsi-h-back-porch = <32>;
    qcom,mdss-dsi-h-pulse-width = <16>;
    qcom,mdss-dsi-h-sync-skew = <0>;
    qcom,mdss-dsi-v-back-porch = <8>;
    qcom,mdss-dsi-v-front-porch = <10>;
    qcom,mdss-dsi-v-pulse-width = <2>;
    qcom,mdss-dsi-h-left-border = <0>;
    qcom,mdss-dsi-h-right-border = <0>;
    qcom,mdss-dsi-v-top-border = <0>;
    qcom,mdss-dsi-v-bottom-border = <0>;
    qcom,mdss-dsi-panel-framerate = <144>;
    qcom,mdss-dsi-on-command = [
     15 01 00 00 00 00 02 bb 10
     15 01 00 00 00 00 02 b0 03
     05 01 00 00 78 00 01 11
     15 01 00 00 00 00 02 51 ff
     15 01 00 00 00 00 02 53 24
     15 01 00 00 00 00 02 ff 23
     15 01 00 00 00 00 02 08 05
     15 01 00 00 00 00 02 46 90
     15 01 00 00 00 00 02 ff 10
     15 01 00 00 00 00 02 ff f0
     15 01 00 00 00 00 02 92 01
     15 01 00 00 00 00 02 ff 10

     15 01 00 00 00 00 02 35 00
     05 01 00 00 28 00 01 29];
    qcom,mdss-dsi-off-command = [
     05 01 00 00 10 00 01 28
     05 01 00 00 40 00 01 10];
    qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
    qcom,mdss-dsi-h-sync-pulse = <0>;
    qcom,compression-mode = "dsc";
    qcom,mdss-dsc-slice-height = <16>;
    qcom,mdss-dsc-slice-width = <540>;
    qcom,mdss-dsc-slice-per-pkt = <2>;
    qcom,mdss-dsc-bit-per-component = <10>;
    qcom,mdss-dsc-bit-per-pixel = <8>;
    qcom,mdss-dsc-block-prediction-enable;
   };
  };
 };
};
# 18 "../arch/arm64/boot/dts/vendor/qcom/kona-sde-display.dtsi" 2
# 1 "../arch/arm64/boot/dts/vendor/qcom/dsi-panel-sim-dsc-10bit-cmd.dtsi" 1
&mdss_mdp {
 dsi_sim_dsc_10b_cmd: qcom,mdss_dsi_sim_dsc_10b_cmd {
  qcom,mdss-dsi-panel-name =
   "Simulator cmd mode DSC3:1 10bit dsi panel";
  qcom,mdss-dsi-panel-type = "dsi_cmd_mode";

  qcom,dsi-ctrl-num = <0>;
  qcom,dsi-phy-num = <0>;

  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-bpp = <30>;
  qcom,mdss-dsi-color-order = "rgb_swap_rgb";
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-reset-sequence = <1 10>, <0 10>, <1 10>;
  qcom,mdss-dsi-bl-max-level = <4095>;
  qcom,adjust-timer-wakeup-ms = <1>;
  qcom,mdss-dsi-te-pin-select = <1>;
  qcom,mdss-dsi-wr-mem-start = <0x2c>;
  qcom,mdss-dsi-wr-mem-continue = <0x3c>;
  qcom,mdss-dsi-te-dcs-command = <1>;
  qcom,mdss-dsi-te-check-enable;
  qcom,mdss-dsi-te-using-wd;
  qcom,mdss-dsi-te-using-te-pin;
  qcom,panel-ack-disabled;

  qcom,mdss-dsi-display-timings {
   timing@0 {
    qcom,mdss-dsi-panel-framerate = <60>;
    qcom,mdss-dsi-panel-width = <1440>;
    qcom,mdss-dsi-panel-height = <2560>;
    qcom,mdss-dsi-h-front-porch = <100>;
    qcom,mdss-dsi-h-back-porch = <32>;
    qcom,mdss-dsi-h-pulse-width = <16>;
    qcom,mdss-dsi-h-sync-skew = <0>;
    qcom,mdss-dsi-v-back-porch = <8>;
    qcom,mdss-dsi-v-front-porch = <10>;
    qcom,mdss-dsi-v-pulse-width = <2>;
    qcom,mdss-dsi-h-left-border = <0>;
    qcom,mdss-dsi-h-right-border = <0>;
    qcom,mdss-dsi-v-top-border = <0>;
    qcom,mdss-dsi-v-bottom-border = <0>;
    qcom,mdss-dsi-on-command = [

     15 01 00 00 00 00 02 ff 20
     15 01 00 00 00 00 02 fb 01
     15 01 00 00 00 00 02 00 01
     15 01 00 00 00 00 02 01 55
     15 01 00 00 00 00 02 02 45
     15 01 00 00 00 00 02 05 40
     15 01 00 00 00 00 02 06 19
     15 01 00 00 00 00 02 07 1e
     15 01 00 00 00 00 02 0b 73
     15 01 00 00 00 00 02 0c 73
     15 01 00 00 00 00 02 0e b0
     15 01 00 00 00 00 02 0f aE
     15 01 00 00 00 00 02 11 b8
     15 01 00 00 00 00 02 13 00
     15 01 00 00 00 00 02 58 80
     15 01 00 00 00 00 02 59 01
     15 01 00 00 00 00 02 5a 00
     15 01 00 00 00 00 02 5b 01
     15 01 00 00 00 00 02 5c 80
     15 01 00 00 00 00 02 5d 81
     15 01 00 00 00 00 02 5e 00
     15 01 00 00 00 00 02 5f 01
     15 01 00 00 00 00 02 72 31
     15 01 00 00 00 00 02 68 03

     15 01 00 00 00 00 02 ff 24
     15 01 00 00 00 00 02 fb 01
     15 01 00 00 00 00 02 00 1c
     15 01 00 00 00 00 02 01 0b
     15 01 00 00 00 00 02 02 0c
     15 01 00 00 00 00 02 03 01
     15 01 00 00 00 00 02 04 0f
     15 01 00 00 00 00 02 05 10
     15 01 00 00 00 00 02 06 10
     15 01 00 00 00 00 02 07 10
     15 01 00 00 00 00 02 08 89
     15 01 00 00 00 00 02 09 8a
     15 01 00 00 00 00 02 0a 13
     15 01 00 00 00 00 02 0b 13
     15 01 00 00 00 00 02 0c 15
     15 01 00 00 00 00 02 0d 15
     15 01 00 00 00 00 02 0e 17
     15 01 00 00 00 00 02 0f 17
     15 01 00 00 00 00 02 10 1c
     15 01 00 00 00 00 02 11 0b
     15 01 00 00 00 00 02 12 0c
     15 01 00 00 00 00 02 13 01
     15 01 00 00 00 00 02 14 0f
     15 01 00 00 00 00 02 15 10
     15 01 00 00 00 00 02 16 10
     15 01 00 00 00 00 02 17 10
     15 01 00 00 00 00 02 18 89
     15 01 00 00 00 00 02 19 8a
     15 01 00 00 00 00 02 1a 13
     15 01 00 00 00 00 02 1b 13
     15 01 00 00 00 00 02 1c 15
     15 01 00 00 00 00 02 1d 15
     15 01 00 00 00 00 02 1e 17
     15 01 00 00 00 00 02 1f 17

     15 01 00 00 00 00 02 20 40
     15 01 00 00 00 00 02 21 01
     15 01 00 00 00 00 02 22 00
     15 01 00 00 00 00 02 23 40
     15 01 00 00 00 00 02 24 40
     15 01 00 00 00 00 02 25 6d
     15 01 00 00 00 00 02 26 40
     15 01 00 00 00 00 02 27 40

     15 01 00 00 00 00 02 e0 00
     15 01 00 00 00 00 02 dc 21
     15 01 00 00 00 00 02 dd 22
     15 01 00 00 00 00 02 de 07
     15 01 00 00 00 00 02 df 07
     15 01 00 00 00 00 02 e3 6d
     15 01 00 00 00 00 02 e1 07
     15 01 00 00 00 00 02 e2 07

     15 01 00 00 00 00 02 29 d8
     15 01 00 00 00 00 02 2a 2a

     15 01 00 00 00 00 02 4b 03
     15 01 00 00 00 00 02 4c 11
     15 01 00 00 00 00 02 4d 10
     15 01 00 00 00 00 02 4e 01
     15 01 00 00 00 00 02 4f 01
     15 01 00 00 00 00 02 50 10
     15 01 00 00 00 00 02 51 00
     15 01 00 00 00 00 02 52 80
     15 01 00 00 00 00 02 53 00
     15 01 00 00 00 00 02 56 00
     15 01 00 00 00 00 02 54 07
     15 01 00 00 00 00 02 58 07
     15 01 00 00 00 00 02 55 25

     15 01 00 00 00 00 02 5b 43
     15 01 00 00 00 00 02 5c 00
     15 01 00 00 00 00 02 5f 73
     15 01 00 00 00 00 02 60 73
     15 01 00 00 00 00 02 63 22
     15 01 00 00 00 00 02 64 00
     15 01 00 00 00 00 02 67 08
     15 01 00 00 00 00 02 68 04

     15 01 00 00 00 00 02 72 02

     15 01 00 00 00 00 02 7a 80
     15 01 00 00 00 00 02 7b 91
     15 01 00 00 00 00 02 7c d8
     15 01 00 00 00 00 02 7d 60
     15 01 00 00 00 00 02 7f 15
     15 01 00 00 00 00 02 75 15

     15 01 00 00 00 00 02 b3 c0
     15 01 00 00 00 00 02 b4 00
     15 01 00 00 00 00 02 b5 00

     15 01 00 00 00 00 02 78 00
     15 01 00 00 00 00 02 79 00
     15 01 00 00 00 00 02 80 00
     15 01 00 00 00 00 02 83 00

     15 01 00 00 00 00 02 93 0a
     15 01 00 00 00 00 02 94 0a

     15 01 00 00 00 00 02 8a 00
     15 01 00 00 00 00 02 9b ff

     15 01 00 00 00 00 02 9d b0
     15 01 00 00 00 00 02 9f 63
     15 01 00 00 00 00 02 98 10

     15 01 00 00 00 00 02 ec 00

     15 01 00 00 00 00 02 ff 10



     39 01 00 00 00 00 11 c1 09
     20 00 10 02 00 02 68 01 bb
     00 0a 06 67 04 c5

     39 01 00 00 00 00 03 c2 10 f0




     15 01 00 00 00 00 02 c0 03

     15 01 00 00 00 00 04 3b 03 0a 0a

     15 01 00 00 00 00 02 35 00

     15 01 00 00 00 00 02 e5 01

     15 01 00 00 00 00 02 bb 10

     15 01 00 00 00 00 02 fb 01

     05 01 00 00 78 00 02 11 00
     05 01 00 00 78 00 02 29 00
     ];
    qcom,mdss-dsi-off-command = [05 01 00 00 78 00
     02 28 00 05 01 00 00 78 00 02 10 00];

    qcom,mdss-dsi-on-command-state = "dsi_hs_mode";
    qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
    qcom,mdss-dsi-h-sync-pulse = <0>;
    qcom,compression-mode = "dsc";
    qcom,mdss-dsc-slice-height = <16>;
    qcom,mdss-dsc-slice-width = <720>;
    qcom,mdss-dsc-slice-per-pkt = <2>;
    qcom,mdss-dsc-bit-per-component = <10>;
    qcom,mdss-dsc-bit-per-pixel = <10>;
    qcom,mdss-dsc-block-prediction-enable;
   };

   timing@1 {
    qcom,mdss-dsi-panel-width = <1080>;
    qcom,mdss-dsi-panel-height = <1920>;
    qcom,mdss-dsi-h-front-porch = <0>;
    qcom,mdss-dsi-h-back-porch = <0>;
    qcom,mdss-dsi-h-pulse-width = <0>;
    qcom,mdss-dsi-h-sync-skew = <0>;
    qcom,mdss-dsi-v-back-porch = <0>;
    qcom,mdss-dsi-v-front-porch = <0>;
    qcom,mdss-dsi-v-pulse-width = <0>;
    qcom,mdss-dsi-h-left-border = <0>;
    qcom,mdss-dsi-h-right-border = <0>;
    qcom,mdss-dsi-v-top-border = <0>;
    qcom,mdss-dsi-v-bottom-border = <0>;
    qcom,mdss-dsi-panel-framerate = <60>;
    qcom,mdss-dsi-on-command = [
     15 01 00 00 00 00 02 bb 10
     15 01 00 00 00 00 02 b0 03
     05 01 00 00 78 00 01 11
     15 01 00 00 00 00 02 51 ff
     15 01 00 00 00 00 02 53 24
     15 01 00 00 00 00 02 ff 23
     15 01 00 00 00 00 02 08 05
     15 01 00 00 00 00 02 46 90
     15 01 00 00 00 00 02 ff 10
     15 01 00 00 00 00 02 ff f0
     15 01 00 00 00 00 02 92 01
     15 01 00 00 00 00 02 ff 10

     15 01 00 00 00 00 02 35 00
     05 01 00 00 28 00 01 29];
    qcom,mdss-dsi-off-command = [
     05 01 00 00 10 00 01 28
     05 01 00 00 40 00 01 10];
    qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
    qcom,mdss-dsi-h-sync-pulse = <0>;
    qcom,compression-mode = "dsc";
    qcom,mdss-dsc-slice-height = <16>;
    qcom,mdss-dsc-slice-width = <540>;
    qcom,mdss-dsc-slice-per-pkt = <2>;
    qcom,mdss-dsc-bit-per-component = <10>;
    qcom,mdss-dsc-bit-per-pixel = <10>;
    qcom,mdss-dsc-block-prediction-enable;
   };

   timing@2 {
    qcom,mdss-dsi-panel-framerate = <90>;
    qcom,mdss-dsi-panel-width = <1440>;
    qcom,mdss-dsi-panel-height = <2560>;
    qcom,mdss-dsi-h-front-porch = <100>;
    qcom,mdss-dsi-h-back-porch = <32>;
    qcom,mdss-dsi-h-pulse-width = <16>;
    qcom,mdss-dsi-h-sync-skew = <0>;
    qcom,mdss-dsi-v-back-porch = <8>;
    qcom,mdss-dsi-v-front-porch = <10>;
    qcom,mdss-dsi-v-pulse-width = <2>;
    qcom,mdss-dsi-h-left-border = <0>;
    qcom,mdss-dsi-h-right-border = <0>;
    qcom,mdss-dsi-v-top-border = <0>;
    qcom,mdss-dsi-v-bottom-border = <0>;
    qcom,mdss-dsi-on-command = [

     15 01 00 00 00 00 02 ff 20
     15 01 00 00 00 00 02 fb 01
     15 01 00 00 00 00 02 00 01
     15 01 00 00 00 00 02 01 55
     15 01 00 00 00 00 02 02 45
     15 01 00 00 00 00 02 05 40
     15 01 00 00 00 00 02 06 19
     15 01 00 00 00 00 02 07 1e
     15 01 00 00 00 00 02 0b 73
     15 01 00 00 00 00 02 0c 73
     15 01 00 00 00 00 02 0e b0
     15 01 00 00 00 00 02 0f aE
     15 01 00 00 00 00 02 11 b8
     15 01 00 00 00 00 02 13 00
     15 01 00 00 00 00 02 58 80
     15 01 00 00 00 00 02 59 01
     15 01 00 00 00 00 02 5a 00
     15 01 00 00 00 00 02 5b 01
     15 01 00 00 00 00 02 5c 80
     15 01 00 00 00 00 02 5d 81
     15 01 00 00 00 00 02 5e 00
     15 01 00 00 00 00 02 5f 01
     15 01 00 00 00 00 02 72 31
     15 01 00 00 00 00 02 68 03

     15 01 00 00 00 00 02 ff 24
     15 01 00 00 00 00 02 fb 01
     15 01 00 00 00 00 02 00 1c
     15 01 00 00 00 00 02 01 0b
     15 01 00 00 00 00 02 02 0c
     15 01 00 00 00 00 02 03 01
     15 01 00 00 00 00 02 04 0f
     15 01 00 00 00 00 02 05 10
     15 01 00 00 00 00 02 06 10
     15 01 00 00 00 00 02 07 10
     15 01 00 00 00 00 02 08 89
     15 01 00 00 00 00 02 09 8a
     15 01 00 00 00 00 02 0a 13
     15 01 00 00 00 00 02 0b 13
     15 01 00 00 00 00 02 0c 15
     15 01 00 00 00 00 02 0d 15
     15 01 00 00 00 00 02 0e 17
     15 01 00 00 00 00 02 0f 17
     15 01 00 00 00 00 02 10 1c
     15 01 00 00 00 00 02 11 0b
     15 01 00 00 00 00 02 12 0c
     15 01 00 00 00 00 02 13 01
     15 01 00 00 00 00 02 14 0f
     15 01 00 00 00 00 02 15 10
     15 01 00 00 00 00 02 16 10
     15 01 00 00 00 00 02 17 10
     15 01 00 00 00 00 02 18 89
     15 01 00 00 00 00 02 19 8a
     15 01 00 00 00 00 02 1a 13
     15 01 00 00 00 00 02 1b 13
     15 01 00 00 00 00 02 1c 15
     15 01 00 00 00 00 02 1d 15
     15 01 00 00 00 00 02 1e 17
     15 01 00 00 00 00 02 1f 17

     15 01 00 00 00 00 02 20 40
     15 01 00 00 00 00 02 21 01
     15 01 00 00 00 00 02 22 00
     15 01 00 00 00 00 02 23 40
     15 01 00 00 00 00 02 24 40
     15 01 00 00 00 00 02 25 6d
     15 01 00 00 00 00 02 26 40
     15 01 00 00 00 00 02 27 40

     15 01 00 00 00 00 02 e0 00
     15 01 00 00 00 00 02 dc 21
     15 01 00 00 00 00 02 dd 22
     15 01 00 00 00 00 02 de 07
     15 01 00 00 00 00 02 df 07
     15 01 00 00 00 00 02 e3 6d
     15 01 00 00 00 00 02 e1 07
     15 01 00 00 00 00 02 e2 07

     15 01 00 00 00 00 02 29 d8
     15 01 00 00 00 00 02 2a 2a

     15 01 00 00 00 00 02 4b 03
     15 01 00 00 00 00 02 4c 11
     15 01 00 00 00 00 02 4d 10
     15 01 00 00 00 00 02 4e 01
     15 01 00 00 00 00 02 4f 01
     15 01 00 00 00 00 02 50 10
     15 01 00 00 00 00 02 51 00
     15 01 00 00 00 00 02 52 80
     15 01 00 00 00 00 02 53 00
     15 01 00 00 00 00 02 56 00
     15 01 00 00 00 00 02 54 07
     15 01 00 00 00 00 02 58 07
     15 01 00 00 00 00 02 55 25

     15 01 00 00 00 00 02 5b 43
     15 01 00 00 00 00 02 5c 00
     15 01 00 00 00 00 02 5f 73
     15 01 00 00 00 00 02 60 73
     15 01 00 00 00 00 02 63 22
     15 01 00 00 00 00 02 64 00
     15 01 00 00 00 00 02 67 08
     15 01 00 00 00 00 02 68 04

     15 01 00 00 00 00 02 72 02

     15 01 00 00 00 00 02 7a 80
     15 01 00 00 00 00 02 7b 91
     15 01 00 00 00 00 02 7c d8
     15 01 00 00 00 00 02 7d 60
     15 01 00 00 00 00 02 7f 15
     15 01 00 00 00 00 02 75 15

     15 01 00 00 00 00 02 b3 c0
     15 01 00 00 00 00 02 b4 00
     15 01 00 00 00 00 02 b5 00

     15 01 00 00 00 00 02 78 00
     15 01 00 00 00 00 02 79 00
     15 01 00 00 00 00 02 80 00
     15 01 00 00 00 00 02 83 00

     15 01 00 00 00 00 02 93 0a
     15 01 00 00 00 00 02 94 0a

     15 01 00 00 00 00 02 8a 00
     15 01 00 00 00 00 02 9b ff

     15 01 00 00 00 00 02 9d b0
     15 01 00 00 00 00 02 9f 63
     15 01 00 00 00 00 02 98 10

     15 01 00 00 00 00 02 ec 00

     15 01 00 00 00 00 02 ff 10



     39 01 00 00 00 00 11 c1 09
     20 00 10 02 00 02 68 01 bb
     00 0a 06 67 04 c5

     39 01 00 00 00 00 03 c2 10 f0




     15 01 00 00 00 00 02 c0 03

     15 01 00 00 00 00 04 3b 03 0a 0a

     15 01 00 00 00 00 02 35 00

     15 01 00 00 00 00 02 e5 01

     15 01 00 00 00 00 02 bb 10

     15 01 00 00 00 00 02 fb 01

     05 01 00 00 78 00 02 11 00
     05 01 00 00 78 00 02 29 00
     ];
    qcom,mdss-dsi-off-command = [05 01 00 00 78 00
     02 28 00 05 01 00 00 78 00 02 10 00];

    qcom,mdss-dsi-on-command-state = "dsi_hs_mode";
    qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
    qcom,mdss-dsi-h-sync-pulse = <0>;
    qcom,compression-mode = "dsc";
    qcom,mdss-dsc-slice-height = <16>;
    qcom,mdss-dsc-slice-width = <720>;
    qcom,mdss-dsc-slice-per-pkt = <2>;
    qcom,mdss-dsc-bit-per-component = <10>;
    qcom,mdss-dsc-bit-per-pixel = <10>;
    qcom,mdss-dsc-block-prediction-enable;
   };
  };
 };
};
# 19 "../arch/arm64/boot/dts/vendor/qcom/kona-sde-display.dtsi" 2
# 1 "../arch/arm64/boot/dts/vendor/qcom/dsi-panel-sim-dualmipi-cmd.dtsi" 1
&mdss_mdp {
 dsi_dual_sim_cmd: qcom,mdss_dsi_dual_sim_cmd {
  qcom,mdss-dsi-panel-name = "Sim dual cmd mode dsi panel";
  qcom,mdss-dsi-panel-type = "dsi_cmd_mode";

  qcom,dsi-ctrl-num = <0 1>;
  qcom,dsi-phy-num = <0 1>;

  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-color-order = "rgb_swap_rgb";
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,cmd-sync-wait-broadcast;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-hor-line-idle = <0 40 256>,
      <40 120 128>,
      <120 240 64>;
  qcom,mdss-dsi-reset-sequence = <1 10>, <0 10>, <1 10>;
  qcom,mdss-dsi-bl-max-level = <4095>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-te-pin-select = <1>;
  qcom,mdss-dsi-wr-mem-start = <0x2c>;
  qcom,mdss-dsi-wr-mem-continue = <0x3c>;
  qcom,mdss-dsi-te-dcs-command = <1>;
  qcom,mdss-dsi-te-check-enable;
  qcom,mdss-dsi-te-using-wd;
  qcom,mdss-dsi-te-using-te-pin;
  qcom,panel-ack-disabled;
  qcom,mdss-dsi-qsync-min-refresh-rate = <45>;

  qcom,mdss-dsi-display-timings {
   timing@0 {
    qcom,mdss-dsi-panel-width = <540>;
    qcom,mdss-dsi-panel-height = <1920>;
    qcom,mdss-dsi-h-front-porch = <28>;
    qcom,mdss-dsi-h-back-porch = <4>;
    qcom,mdss-dsi-h-pulse-width = <4>;
    qcom,mdss-dsi-h-sync-skew = <0>;
    qcom,mdss-dsi-v-back-porch = <12>;
    qcom,mdss-dsi-v-front-porch = <12>;
    qcom,mdss-dsi-v-pulse-width = <2>;
    qcom,mdss-dsi-h-left-border = <0>;
    qcom,mdss-dsi-h-right-border = <0>;
    qcom,mdss-dsi-v-top-border = <0>;
    qcom,mdss-dsi-v-bottom-border = <0>;
    qcom,mdss-dsi-panel-framerate = <120>;
    qcom,mdss-dsi-on-command =
     [
     05 01 00 00 00 00 01 29];

    qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-off-command =
     [05 01 00 00 00 00 02 28 00
     05 01 00 00 00 00 02 10 00];
    qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
    qcom,mdss-dsi-qsync-on-commands =
     [15 01 00 00 00 00 02 51 00];
    qcom,mdss-dsi-qsync-on-commands-state =
     "dsi_hs_mode";
    qcom,mdss-dsi-qsync-off-commands =
     [15 01 00 00 00 00 02 51 00];
    qcom,mdss-dsi-qsync-off-commands-state =
     "dsi_hs_mode";
   };

   timing@1 {
    qcom,mdss-dsi-panel-width = <1280>;
    qcom,mdss-dsi-panel-height = <1440>;
    qcom,mdss-dsi-h-front-porch = <120>;
    qcom,mdss-dsi-h-back-porch = <44>;
    qcom,mdss-dsi-h-pulse-width = <16>;
    qcom,mdss-dsi-h-sync-skew = <0>;
    qcom,mdss-dsi-v-back-porch = <4>;
    qcom,mdss-dsi-v-front-porch = <8>;
    qcom,mdss-dsi-v-pulse-width = <4>;
    qcom,mdss-dsi-h-left-border = <0>;
    qcom,mdss-dsi-h-right-border = <0>;
    qcom,mdss-dsi-v-top-border = <0>;
    qcom,mdss-dsi-v-bottom-border = <0>;
    qcom,mdss-dsi-h-sync-pulse = <0>;
    qcom,mdss-dsi-panel-framerate = <60>;
    qcom,mdss-dsi-on-command =
     [
     05 01 00 00 00 00 01 29];
    qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-off-command =
     [05 01 00 00 00 00 02 28 00
     05 01 00 00 00 00 02 10 00];
    qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
    qcom,mdss-dsi-qsync-on-commands =
     [15 01 00 00 00 00 02 51 00];
    qcom,mdss-dsi-qsync-on-commands-state =
     "dsi_hs_mode";
    qcom,mdss-dsi-qsync-off-commands =
     [15 01 00 00 00 00 02 51 00];
    qcom,mdss-dsi-qsync-off-commands-state =
     "dsi_hs_mode";
   };

   timing@2 {
    qcom,mdss-dsi-panel-width = <1080>;
    qcom,mdss-dsi-panel-height = <3840>;
    qcom,mdss-dsi-h-front-porch = <30>;
    qcom,mdss-dsi-h-back-porch = <100>;
    qcom,mdss-dsi-h-pulse-width = <4>;
    qcom,mdss-dsi-h-sync-skew = <0>;
    qcom,mdss-dsi-v-back-porch = <7>;
    qcom,mdss-dsi-v-front-porch = <8>;
    qcom,mdss-dsi-v-pulse-width = <1>;
    qcom,mdss-dsi-h-sync-pulse = <0>;
    qcom,mdss-dsi-panel-framerate = <40>;
    qcom,mdss-dsi-on-command =
     [
     05 01 00 00 00 00 01 29];
    qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-off-command =
     [05 01 00 00 00 00 02 28 00
     05 01 00 00 00 00 02 10 00];
    qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
    qcom,mdss-dsi-qsync-on-commands =
     [15 01 00 00 00 00 02 51 00];
    qcom,mdss-dsi-qsync-on-commands-state =
     "dsi_hs_mode";
    qcom,mdss-dsi-qsync-off-commands =
     [15 01 00 00 00 00 02 51 00];
    qcom,mdss-dsi-qsync-off-commands-state =
     "dsi_hs_mode";
   };
  };
 };
};
# 20 "../arch/arm64/boot/dts/vendor/qcom/kona-sde-display.dtsi" 2
# 1 "../arch/arm64/boot/dts/vendor/qcom/dsi-panel-sim-dualmipi-video.dtsi" 1
&mdss_mdp {
 dsi_dual_sim_vid: qcom,mdss_dsi_dual_sim_video {
  qcom,mdss-dsi-panel-name = "Sim dual video mode dsi panel";
  qcom,mdss-dsi-panel-type = "dsi_video_mode";

  qcom,dsi-ctrl-num = <0 1>;
  qcom,dsi-phy-num = <0 1>;

  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-panel-broadcast-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-bl-max-level = <4095>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-reset-sequence = <1 20>, <0 200>, <1 20>;
  qcom,panel-ack-disabled;
  qcom,mdss-dsi-qsync-min-refresh-rate = <45>;

  qcom,mdss-dsi-display-timings {
   timing@0 {
    qcom,mdss-dsi-panel-width = <1280>;
    qcom,mdss-dsi-panel-height = <1440>;
    qcom,mdss-dsi-h-front-porch = <120>;
    qcom,mdss-dsi-h-back-porch = <44>;
    qcom,mdss-dsi-h-pulse-width = <16>;
    qcom,mdss-dsi-h-sync-skew = <0>;
    qcom,mdss-dsi-v-back-porch = <4>;
    qcom,mdss-dsi-v-front-porch = <8>;
    qcom,mdss-dsi-v-pulse-width = <4>;
    qcom,mdss-dsi-h-left-border = <0>;
    qcom,mdss-dsi-h-right-border = <0>;
    qcom,mdss-dsi-v-top-border = <0>;
    qcom,mdss-dsi-v-bottom-border = <0>;
    qcom,mdss-dsi-h-sync-pulse = <0>;
    qcom,mdss-dsi-panel-framerate = <60>;
    qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-off-command =
     [05 01 00 00 32 00 02 28 00
     05 01 00 00 78 00 02 10 00];
    qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
    qcom,mdss-dsi-qsync-on-commands =
     [15 01 00 00 00 00 02 51 00];
    qcom,mdss-dsi-qsync-on-commands-state =
     "dsi_hs_mode";
    qcom,mdss-dsi-qsync-off-commands =
     [15 01 00 00 00 00 02 51 00];
    qcom,mdss-dsi-qsync-off-commands-state =
     "dsi_hs_mode";
   };
  };
 };
};
# 21 "../arch/arm64/boot/dts/vendor/qcom/kona-sde-display.dtsi" 2
# 1 "../arch/arm64/boot/dts/vendor/qcom/dsi-panel-sim-dualmipi-dsc375-cmd.dtsi" 1
&mdss_mdp {
 dsi_dual_sim_dsc_375_cmd: qcom,mdss_dsi_dual_sim_dsc_375_cmd {
  qcom,mdss-dsi-panel-name =
   "Sim dual cmd mode DSC 3.75:1 dsi panel";
  qcom,mdss-dsi-panel-type = "dsi_cmd_mode";

  qcom,dsi-ctrl-num = <0 1>;
  qcom,dsi-phy-num = <0 1>;

  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-color-order = "rgb_swap_rgb";
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,cmd-sync-wait-broadcast;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-hor-line-idle = <0 40 256>,
      <40 120 128>,
      <120 240 64>;
  qcom,mdss-dsi-reset-sequence = <1 10>, <0 10>, <1 10>;
  qcom,mdss-dsi-bl-max-level = <4095>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-te-pin-select = <1>;
  qcom,mdss-dsi-wr-mem-start = <0x2c>;
  qcom,mdss-dsi-wr-mem-continue = <0x3c>;
  qcom,mdss-dsi-te-dcs-command = <1>;
  qcom,mdss-dsi-te-check-enable;
  qcom,mdss-dsi-te-using-wd;
  qcom,mdss-dsi-te-using-te-pin;
  qcom,panel-ack-disabled;

  qcom,mdss-dsi-display-timings {
   timing@0 {
    qcom,mdss-dsi-panel-width = <1080>;
    qcom,mdss-dsi-panel-height = <3840>;
    qcom,mdss-dsi-h-front-porch = <30>;
    qcom,mdss-dsi-h-back-porch = <100>;
    qcom,mdss-dsi-h-pulse-width = <4>;
    qcom,mdss-dsi-h-sync-skew = <0>;
    qcom,mdss-dsi-v-back-porch = <7>;
    qcom,mdss-dsi-v-front-porch = <8>;
    qcom,mdss-dsi-v-pulse-width = <1>;
    qcom,mdss-dsi-h-sync-pulse = <0>;
    qcom,mdss-dsi-panel-framerate = <30>;

    qcom,mdss-dsi-on-command = [
     39 01 00 00 00 00 11 91 09 20 00 20 02
     00 03 1c 04 21 00
     0f 03 19 01 97
     39 01 00 00 00 00 03 92 10 f0
     15 01 00 00 00 00 02 90 03
     15 01 00 00 00 00 02 03 01
     39 01 00 00 00 00 06 f0 55 aa 52 08 04
     15 01 00 00 00 00 02 c0 03
     39 01 00 00 00 00 06 f0 55 aa 52 08 07
     15 01 00 00 00 00 02 ef 01
     39 01 00 00 00 00 06 f0 55 aa 52 08 00
     15 01 00 00 00 00 02 b4 01
     15 01 00 00 00 00 02 35 00
     39 01 00 00 00 00 06 f0 55 aa 52 08 01
     39 01 00 00 00 00 05 ff aa 55 a5 80
     15 01 00 00 00 00 02 6f 01
     15 01 00 00 00 00 02 f3 10
     39 01 00 00 00 00 05 ff aa 55 a5 00

     05 01 00 00 78 00 01 11

     05 01 00 00 78 00 01 29
     ];
    qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-off-command =
     [05 01 00 00 78 00 02 28 00
      05 01 00 00 78 00 02 10 00];
    qcom,mdss-dsi-off-command-state = "dsi_hs_mode";

    qcom,compression-mode = "dsc";
    qcom,mdss-dsc-slice-height = <32>;
    qcom,mdss-dsc-slice-width = <1080>;
    qcom,mdss-dsc-slice-per-pkt = <1>;
    qcom,mdss-dsc-bit-per-component = <10>;
    qcom,mdss-dsc-bit-per-pixel = <8>;
    qcom,mdss-dsc-block-prediction-enable;
   };

   timing@1 {
    qcom,mdss-dsi-panel-width = <1080>;
    qcom,mdss-dsi-panel-height = <3840>;
    qcom,mdss-dsi-h-front-porch = <30>;
    qcom,mdss-dsi-h-back-porch = <100>;
    qcom,mdss-dsi-h-pulse-width = <4>;
    qcom,mdss-dsi-h-sync-skew = <0>;
    qcom,mdss-dsi-v-back-porch = <7>;
    qcom,mdss-dsi-v-front-porch = <8>;
    qcom,mdss-dsi-v-pulse-width = <1>;
    qcom,mdss-dsi-h-sync-pulse = <0>;
    qcom,mdss-dsi-panel-framerate = <60>;

    qcom,mdss-dsi-on-command = [
     39 01 00 00 00 00 11 91 09 20 00 20 02
     00 03 1c 04 21 00
     0f 03 19 01 97
     39 01 00 00 00 00 03 92 10 f0
     15 01 00 00 00 00 02 90 03
     15 01 00 00 00 00 02 03 01
     39 01 00 00 00 00 06 f0 55 aa 52 08 04
     15 01 00 00 00 00 02 c0 03
     39 01 00 00 00 00 06 f0 55 aa 52 08 07
     15 01 00 00 00 00 02 ef 01
     39 01 00 00 00 00 06 f0 55 aa 52 08 00
     15 01 00 00 00 00 02 b4 01
     15 01 00 00 00 00 02 35 00
     39 01 00 00 00 00 06 f0 55 aa 52 08 01
     39 01 00 00 00 00 05 ff aa 55 a5 80
     15 01 00 00 00 00 02 6f 01
     15 01 00 00 00 00 02 f3 10
     39 01 00 00 00 00 05 ff aa 55 a5 00

     05 01 00 00 78 00 01 11

     05 01 00 00 78 00 01 29
     ];
    qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-off-command =
     [05 01 00 00 78 00 02 28 00
      05 01 00 00 78 00 02 10 00];
    qcom,mdss-dsi-off-command-state = "dsi_hs_mode";

    qcom,compression-mode = "dsc";
    qcom,mdss-dsc-slice-height = <32>;
    qcom,mdss-dsc-slice-width = <1080>;
    qcom,mdss-dsc-slice-per-pkt = <1>;
    qcom,mdss-dsc-bit-per-component = <10>;
    qcom,mdss-dsc-bit-per-pixel = <8>;
    qcom,mdss-dsc-block-prediction-enable;
   };

   timing@2 {
    qcom,mdss-dsi-panel-width = <1080>;
    qcom,mdss-dsi-panel-height = <3840>;
    qcom,mdss-dsi-h-front-porch = <30>;
    qcom,mdss-dsi-h-back-porch = <100>;
    qcom,mdss-dsi-h-pulse-width = <4>;
    qcom,mdss-dsi-h-sync-skew = <0>;
    qcom,mdss-dsi-v-back-porch = <7>;
    qcom,mdss-dsi-v-front-porch = <8>;
    qcom,mdss-dsi-v-pulse-width = <1>;
    qcom,mdss-dsi-h-sync-pulse = <0>;
    qcom,mdss-dsi-panel-framerate = <90>;

    qcom,mdss-dsi-on-command = [
     39 01 00 00 00 00 11 91 09 20 00 20 02
     00 03 1c 04 21 00
     0f 03 19 01 97
     39 01 00 00 00 00 03 92 10 f0
     15 01 00 00 00 00 02 90 03
     15 01 00 00 00 00 02 03 01
     39 01 00 00 00 00 06 f0 55 aa 52 08 04
     15 01 00 00 00 00 02 c0 03
     39 01 00 00 00 00 06 f0 55 aa 52 08 07
     15 01 00 00 00 00 02 ef 01
     39 01 00 00 00 00 06 f0 55 aa 52 08 00
     15 01 00 00 00 00 02 b4 01
     15 01 00 00 00 00 02 35 00
     39 01 00 00 00 00 06 f0 55 aa 52 08 01
     39 01 00 00 00 00 05 ff aa 55 a5 80
     15 01 00 00 00 00 02 6f 01
     15 01 00 00 00 00 02 f3 10
     39 01 00 00 00 00 05 ff aa 55 a5 00

     05 01 00 00 78 00 01 11

     05 01 00 00 78 00 01 29
     ];
    qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-off-command =
     [05 01 00 00 78 00 02 28 00
      05 01 00 00 78 00 02 10 00];
    qcom,mdss-dsi-off-command-state = "dsi_hs_mode";

    qcom,compression-mode = "dsc";
    qcom,mdss-dsc-slice-height = <32>;
    qcom,mdss-dsc-slice-width = <1080>;
    qcom,mdss-dsc-slice-per-pkt = <1>;
    qcom,mdss-dsc-bit-per-component = <10>;
    qcom,mdss-dsc-bit-per-pixel = <8>;
    qcom,mdss-dsc-block-prediction-enable;
   };

   timing@3 {
    qcom,mdss-dsi-panel-width = <1080>;
    qcom,mdss-dsi-panel-height = <3840>;
    qcom,mdss-dsi-h-front-porch = <30>;
    qcom,mdss-dsi-h-back-porch = <100>;
    qcom,mdss-dsi-h-pulse-width = <4>;
    qcom,mdss-dsi-h-sync-skew = <0>;
    qcom,mdss-dsi-v-back-porch = <7>;
    qcom,mdss-dsi-v-front-porch = <8>;
    qcom,mdss-dsi-v-pulse-width = <1>;
    qcom,mdss-dsi-h-sync-pulse = <0>;
    qcom,mdss-dsi-panel-framerate = <120>;

    qcom,mdss-dsi-on-command = [
     39 01 00 00 00 00 11 91 09 20 00 20 02
     00 03 1c 04 21 00
     0f 03 19 01 97
     39 01 00 00 00 00 03 92 10 f0
     15 01 00 00 00 00 02 90 03
     15 01 00 00 00 00 02 03 01
     39 01 00 00 00 00 06 f0 55 aa 52 08 04
     15 01 00 00 00 00 02 c0 03
     39 01 00 00 00 00 06 f0 55 aa 52 08 07
     15 01 00 00 00 00 02 ef 01
     39 01 00 00 00 00 06 f0 55 aa 52 08 00
     15 01 00 00 00 00 02 b4 01
     15 01 00 00 00 00 02 35 00
     39 01 00 00 00 00 06 f0 55 aa 52 08 01
     39 01 00 00 00 00 05 ff aa 55 a5 80
     15 01 00 00 00 00 02 6f 01
     15 01 00 00 00 00 02 f3 10
     39 01 00 00 00 00 05 ff aa 55 a5 00

     05 01 00 00 78 00 01 11

     05 01 00 00 78 00 01 29
     ];
    qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-off-command =
     [05 01 00 00 78 00 02 28 00
      05 01 00 00 78 00 02 10 00];
    qcom,mdss-dsi-off-command-state = "dsi_hs_mode";

    qcom,compression-mode = "dsc";
    qcom,mdss-dsc-slice-height = <32>;
    qcom,mdss-dsc-slice-width = <1080>;
    qcom,mdss-dsc-slice-per-pkt = <1>;
    qcom,mdss-dsc-bit-per-component = <10>;
    qcom,mdss-dsc-bit-per-pixel = <8>;
    qcom,mdss-dsc-block-prediction-enable;
   };

   timing@4 {
    qcom,mdss-dsi-panel-width = <540>;
    qcom,mdss-dsi-panel-height = <1920>;
    qcom,mdss-dsi-h-front-porch = <30>;
    qcom,mdss-dsi-h-back-porch = <100>;
    qcom,mdss-dsi-h-pulse-width = <4>;
    qcom,mdss-dsi-h-sync-skew = <0>;
    qcom,mdss-dsi-v-back-porch = <7>;
    qcom,mdss-dsi-v-front-porch = <8>;
    qcom,mdss-dsi-v-pulse-width = <1>;
    qcom,mdss-dsi-h-sync-pulse = <0>;
    qcom,mdss-dsi-panel-framerate = <30>;

    qcom,mdss-dsi-on-command = [
     39 01 00 00 00 00 11 91 09 20 00 20 02
     00 03 1c 04 21 00
     0f 03 19 01 97
     39 01 00 00 00 00 03 92 10 f0
     15 01 00 00 00 00 02 90 03
     15 01 00 00 00 00 02 03 01
     39 01 00 00 00 00 06 f0 55 aa 52 08 04
     15 01 00 00 00 00 02 c0 03
     39 01 00 00 00 00 06 f0 55 aa 52 08 07
     15 01 00 00 00 00 02 ef 01
     39 01 00 00 00 00 06 f0 55 aa 52 08 00
     15 01 00 00 00 00 02 b4 01
     15 01 00 00 00 00 02 35 00
     39 01 00 00 00 00 06 f0 55 aa 52 08 01
     39 01 00 00 00 00 05 ff aa 55 a5 80
     15 01 00 00 00 00 02 6f 01
     15 01 00 00 00 00 02 f3 10
     39 01 00 00 00 00 05 ff aa 55 a5 00

     05 01 00 00 78 00 01 11

     05 01 00 00 78 00 01 29
     ];
    qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-off-command =
     [05 01 00 00 78 00 02 28 00
      05 01 00 00 78 00 02 10 00];
    qcom,mdss-dsi-off-command-state = "dsi_hs_mode";

    qcom,compression-mode = "dsc";
    qcom,mdss-dsc-slice-height = <32>;
    qcom,mdss-dsc-slice-width = <540>;
    qcom,mdss-dsc-slice-per-pkt = <1>;
    qcom,mdss-dsc-bit-per-component = <10>;
    qcom,mdss-dsc-bit-per-pixel = <8>;
    qcom,mdss-dsc-block-prediction-enable;
   };

   timing@5 {
    qcom,mdss-dsi-panel-width = <540>;
    qcom,mdss-dsi-panel-height = <1920>;
    qcom,mdss-dsi-h-front-porch = <30>;
    qcom,mdss-dsi-h-back-porch = <100>;
    qcom,mdss-dsi-h-pulse-width = <4>;
    qcom,mdss-dsi-h-sync-skew = <0>;
    qcom,mdss-dsi-v-back-porch = <7>;
    qcom,mdss-dsi-v-front-porch = <8>;
    qcom,mdss-dsi-v-pulse-width = <1>;
    qcom,mdss-dsi-h-sync-pulse = <0>;
    qcom,mdss-dsi-panel-framerate = <60>;

    qcom,mdss-dsi-on-command = [
     39 01 00 00 00 00 11 91 09 20 00 20 02
     00 03 1c 04 21 00
     0f 03 19 01 97
     39 01 00 00 00 00 03 92 10 f0
     15 01 00 00 00 00 02 90 03
     15 01 00 00 00 00 02 03 01
     39 01 00 00 00 00 06 f0 55 aa 52 08 04
     15 01 00 00 00 00 02 c0 03
     39 01 00 00 00 00 06 f0 55 aa 52 08 07
     15 01 00 00 00 00 02 ef 01
     39 01 00 00 00 00 06 f0 55 aa 52 08 00
     15 01 00 00 00 00 02 b4 01
     15 01 00 00 00 00 02 35 00
     39 01 00 00 00 00 06 f0 55 aa 52 08 01
     39 01 00 00 00 00 05 ff aa 55 a5 80
     15 01 00 00 00 00 02 6f 01
     15 01 00 00 00 00 02 f3 10
     39 01 00 00 00 00 05 ff aa 55 a5 00

     05 01 00 00 78 00 01 11

     05 01 00 00 78 00 01 29
     ];
    qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-off-command =
     [05 01 00 00 78 00 02 28 00
      05 01 00 00 78 00 02 10 00];
    qcom,mdss-dsi-off-command-state = "dsi_hs_mode";

    qcom,compression-mode = "dsc";
    qcom,mdss-dsc-slice-height = <32>;
    qcom,mdss-dsc-slice-width = <540>;
    qcom,mdss-dsc-slice-per-pkt = <1>;
    qcom,mdss-dsc-bit-per-component = <10>;
    qcom,mdss-dsc-bit-per-pixel = <8>;
    qcom,mdss-dsc-block-prediction-enable;
   };

   timing@6 {
    qcom,mdss-dsi-panel-width = <540>;
    qcom,mdss-dsi-panel-height = <1920>;
    qcom,mdss-dsi-h-front-porch = <30>;
    qcom,mdss-dsi-h-back-porch = <100>;
    qcom,mdss-dsi-h-pulse-width = <4>;
    qcom,mdss-dsi-h-sync-skew = <0>;
    qcom,mdss-dsi-v-back-porch = <7>;
    qcom,mdss-dsi-v-front-porch = <8>;
    qcom,mdss-dsi-v-pulse-width = <1>;
    qcom,mdss-dsi-h-sync-pulse = <0>;
    qcom,mdss-dsi-panel-framerate = <90>;

    qcom,mdss-dsi-on-command = [
     39 01 00 00 00 00 11 91 09 20 00 20 02
     00 03 1c 04 21 00
     0f 03 19 01 97
     39 01 00 00 00 00 03 92 10 f0
     15 01 00 00 00 00 02 90 03
     15 01 00 00 00 00 02 03 01
     39 01 00 00 00 00 06 f0 55 aa 52 08 04
     15 01 00 00 00 00 02 c0 03
     39 01 00 00 00 00 06 f0 55 aa 52 08 07
     15 01 00 00 00 00 02 ef 01
     39 01 00 00 00 00 06 f0 55 aa 52 08 00
     15 01 00 00 00 00 02 b4 01
     15 01 00 00 00 00 02 35 00
     39 01 00 00 00 00 06 f0 55 aa 52 08 01
     39 01 00 00 00 00 05 ff aa 55 a5 80
     15 01 00 00 00 00 02 6f 01
     15 01 00 00 00 00 02 f3 10
     39 01 00 00 00 00 05 ff aa 55 a5 00

     05 01 00 00 78 00 01 11

     05 01 00 00 78 00 01 29
     ];
    qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-off-command =
     [05 01 00 00 78 00 02 28 00
      05 01 00 00 78 00 02 10 00];
    qcom,mdss-dsi-off-command-state = "dsi_hs_mode";

    qcom,compression-mode = "dsc";
    qcom,mdss-dsc-slice-height = <32>;
    qcom,mdss-dsc-slice-width = <540>;
    qcom,mdss-dsc-slice-per-pkt = <1>;
    qcom,mdss-dsc-bit-per-component = <10>;
    qcom,mdss-dsc-bit-per-pixel = <8>;
    qcom,mdss-dsc-block-prediction-enable;
   };

   timing@7 {
    qcom,mdss-dsi-panel-width = <540>;
    qcom,mdss-dsi-panel-height = <1920>;
    qcom,mdss-dsi-h-front-porch = <30>;
    qcom,mdss-dsi-h-back-porch = <100>;
    qcom,mdss-dsi-h-pulse-width = <4>;
    qcom,mdss-dsi-h-sync-skew = <0>;
    qcom,mdss-dsi-v-back-porch = <7>;
    qcom,mdss-dsi-v-front-porch = <8>;
    qcom,mdss-dsi-v-pulse-width = <1>;
    qcom,mdss-dsi-h-sync-pulse = <0>;
    qcom,mdss-dsi-panel-framerate = <120>;

    qcom,mdss-dsi-on-command = [
     39 01 00 00 00 00 11 91 09 20 00 20 02
     00 03 1c 04 21 00
     0f 03 19 01 97
     39 01 00 00 00 00 03 92 10 f0
     15 01 00 00 00 00 02 90 03
     15 01 00 00 00 00 02 03 01
     39 01 00 00 00 00 06 f0 55 aa 52 08 04
     15 01 00 00 00 00 02 c0 03
     39 01 00 00 00 00 06 f0 55 aa 52 08 07
     15 01 00 00 00 00 02 ef 01
     39 01 00 00 00 00 06 f0 55 aa 52 08 00
     15 01 00 00 00 00 02 b4 01
     15 01 00 00 00 00 02 35 00
     39 01 00 00 00 00 06 f0 55 aa 52 08 01
     39 01 00 00 00 00 05 ff aa 55 a5 80
     15 01 00 00 00 00 02 6f 01
     15 01 00 00 00 00 02 f3 10
     39 01 00 00 00 00 05 ff aa 55 a5 00

     05 01 00 00 78 00 01 11

     05 01 00 00 78 00 01 29
     ];
    qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-off-command =
     [05 01 00 00 78 00 02 28 00
      05 01 00 00 78 00 02 10 00];
    qcom,mdss-dsi-off-command-state = "dsi_hs_mode";

    qcom,compression-mode = "dsc";
    qcom,mdss-dsc-slice-height = <32>;
    qcom,mdss-dsc-slice-width = <540>;
    qcom,mdss-dsc-slice-per-pkt = <1>;
    qcom,mdss-dsc-bit-per-component = <10>;
    qcom,mdss-dsc-bit-per-pixel = <8>;
    qcom,mdss-dsc-block-prediction-enable;
   };

   timing@8 {
    qcom,mdss-dsi-panel-framerate = <30>;
    qcom,mdss-dsi-panel-width = <720>;
    qcom,mdss-dsi-panel-height = <2560>;
    qcom,mdss-dsi-h-front-porch = <100>;
    qcom,mdss-dsi-h-back-porch = <32>;
    qcom,mdss-dsi-h-pulse-width = <16>;
    qcom,mdss-dsi-h-sync-skew = <0>;
    qcom,mdss-dsi-v-back-porch = <7>;
    qcom,mdss-dsi-v-front-porch = <8>;
    qcom,mdss-dsi-v-pulse-width = <1>;
    qcom,mdss-dsi-h-left-border = <0>;
    qcom,mdss-dsi-h-right-border = <0>;
    qcom,mdss-dsi-v-top-border = <0>;
    qcom,mdss-dsi-v-bottom-border = <0>;
    qcom,mdss-dsi-h-sync-pulse = <0>;
    qcom,mdss-dsi-on-command = [

     15 01 00 00 00 00 02 FF 20
     15 01 00 00 00 00 02 fb 01
     15 01 00 00 00 00 02 00 01
     15 01 00 00 00 00 02 01 55
     15 01 00 00 00 00 02 02 45
     15 01 00 00 00 00 02 05 40
     15 01 00 00 00 00 02 06 19
     15 01 00 00 00 00 02 07 1E
     15 01 00 00 00 00 02 0B 73
     15 01 00 00 00 00 02 0C 73
     15 01 00 00 00 00 02 0E B0
     15 01 00 00 00 00 02 0F AE
     15 01 00 00 00 00 02 11 B8
     15 01 00 00 00 00 02 13 00
     15 01 00 00 00 00 02 58 80
     15 01 00 00 00 00 02 59 01
     15 01 00 00 00 00 02 5A 00
     15 01 00 00 00 00 02 5B 01
     15 01 00 00 00 00 02 5C 80
     15 01 00 00 00 00 02 5D 81
     15 01 00 00 00 00 02 5E 00
     15 01 00 00 00 00 02 5F 01
     15 01 00 00 00 00 02 72 31
     15 01 00 00 00 00 02 68 03

     15 01 00 00 00 00 02 ff 24
     15 01 00 00 00 00 02 fb 01
     15 01 00 00 00 00 02 00 1C
     15 01 00 00 00 00 02 01 0B
     15 01 00 00 00 00 02 02 0C
     15 01 00 00 00 00 02 03 01
     15 01 00 00 00 00 02 04 0F
     15 01 00 00 00 00 02 05 10
     15 01 00 00 00 00 02 06 10
     15 01 00 00 00 00 02 07 10
     15 01 00 00 00 00 02 08 89
     15 01 00 00 00 00 02 09 8A
     15 01 00 00 00 00 02 0A 13
     15 01 00 00 00 00 02 0B 13
     15 01 00 00 00 00 02 0C 15
     15 01 00 00 00 00 02 0D 15
     15 01 00 00 00 00 02 0E 17
     15 01 00 00 00 00 02 0F 17
     15 01 00 00 00 00 02 10 1C
     15 01 00 00 00 00 02 11 0B
     15 01 00 00 00 00 02 12 0C
     15 01 00 00 00 00 02 13 01
     15 01 00 00 00 00 02 14 0F
     15 01 00 00 00 00 02 15 10
     15 01 00 00 00 00 02 16 10
     15 01 00 00 00 00 02 17 10
     15 01 00 00 00 00 02 18 89
     15 01 00 00 00 00 02 19 8A
     15 01 00 00 00 00 02 1A 13
     15 01 00 00 00 00 02 1B 13
     15 01 00 00 00 00 02 1C 15
     15 01 00 00 00 00 02 1D 15
     15 01 00 00 00 00 02 1E 17
     15 01 00 00 00 00 02 1F 17

     15 01 00 00 00 00 02 20 40
     15 01 00 00 00 00 02 21 01
     15 01 00 00 00 00 02 22 00
     15 01 00 00 00 00 02 23 40
     15 01 00 00 00 00 02 24 40
     15 01 00 00 00 00 02 25 6D
     15 01 00 00 00 00 02 26 40
     15 01 00 00 00 00 02 27 40

     15 01 00 00 00 00 02 E0 00
     15 01 00 00 00 00 02 DC 21
     15 01 00 00 00 00 02 DD 22
     15 01 00 00 00 00 02 DE 07
     15 01 00 00 00 00 02 DF 07
     15 01 00 00 00 00 02 E3 6D
     15 01 00 00 00 00 02 E1 07
     15 01 00 00 00 00 02 E2 07

     15 01 00 00 00 00 02 29 D8
     15 01 00 00 00 00 02 2A 2A

     15 01 00 00 00 00 02 4B 03
     15 01 00 00 00 00 02 4C 11
     15 01 00 00 00 00 02 4D 10
     15 01 00 00 00 00 02 4E 01
     15 01 00 00 00 00 02 4F 01
     15 01 00 00 00 00 02 50 10
     15 01 00 00 00 00 02 51 00
     15 01 00 00 00 00 02 52 80
     15 01 00 00 00 00 02 53 00
     15 01 00 00 00 00 02 56 00
     15 01 00 00 00 00 02 54 07
     15 01 00 00 00 00 02 58 07
     15 01 00 00 00 00 02 55 25

     15 01 00 00 00 00 02 5B 43
     15 01 00 00 00 00 02 5C 00
     15 01 00 00 00 00 02 5F 73
     15 01 00 00 00 00 02 60 73
     15 01 00 00 00 00 02 63 22
     15 01 00 00 00 00 02 64 00
     15 01 00 00 00 00 02 67 08
     15 01 00 00 00 00 02 68 04

     15 01 00 00 00 00 02 72 02

     15 01 00 00 00 00 02 7A 80
     15 01 00 00 00 00 02 7B 91
     15 01 00 00 00 00 02 7C D8
     15 01 00 00 00 00 02 7D 60
     15 01 00 00 00 00 02 7F 15
     15 01 00 00 00 00 02 75 15

     15 01 00 00 00 00 02 B3 C0
     15 01 00 00 00 00 02 B4 00
     15 01 00 00 00 00 02 B5 00

     15 01 00 00 00 00 02 78 00
     15 01 00 00 00 00 02 79 00
     15 01 00 00 00 00 02 80 00
     15 01 00 00 00 00 02 83 00

     15 01 00 00 00 00 02 93 0A
     15 01 00 00 00 00 02 94 0A

     15 01 00 00 00 00 02 8A 00
     15 01 00 00 00 00 02 9B FF

     15 01 00 00 00 00 02 9D B0
     15 01 00 00 00 00 02 9F 63
     15 01 00 00 00 00 02 98 10

     15 01 00 00 00 00 02 EC 00

     15 01 00 00 00 00 02 ff 10

     15 01 00 00 00 00 04 3B 03 0A 0A

     15 01 00 00 00 00 02 35 00

     15 01 00 00 00 00 02 E5 01

     15 01 00 00 00 00 02 BB 10

     15 01 00 00 00 00 02 FB 01

     05 01 00 00 78 00 02 11 00
     05 01 00 00 78 00 02 29 00
     ];
    qcom,mdss-dsi-off-command = [05 01 00 00 78 00
     02 28 00 05 01 00 00 78 00 02 10 00];
    qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
    qcom,compression-mode = "dsc";
    qcom,mdss-dsc-slice-height = <16>;
    qcom,mdss-dsc-slice-width = <720>;
    qcom,mdss-dsc-slice-per-pkt = <1>;
    qcom,mdss-dsc-bit-per-component = <10>;
    qcom,mdss-dsc-bit-per-pixel = <8>;
    qcom,mdss-dsc-block-prediction-enable;
   };

   timing@9 {
    qcom,mdss-dsi-panel-framerate = <60>;
    qcom,mdss-dsi-panel-width = <720>;
    qcom,mdss-dsi-panel-height = <2560>;
    qcom,mdss-dsi-h-front-porch = <100>;
    qcom,mdss-dsi-h-back-porch = <32>;
    qcom,mdss-dsi-h-pulse-width = <16>;
    qcom,mdss-dsi-h-sync-skew = <0>;
    qcom,mdss-dsi-v-back-porch = <7>;
    qcom,mdss-dsi-v-front-porch = <8>;
    qcom,mdss-dsi-v-pulse-width = <1>;
    qcom,mdss-dsi-h-left-border = <0>;
    qcom,mdss-dsi-h-right-border = <0>;
    qcom,mdss-dsi-v-top-border = <0>;
    qcom,mdss-dsi-v-bottom-border = <0>;
    qcom,mdss-dsi-h-sync-pulse = <0>;
    qcom,mdss-dsi-on-command = [

     15 01 00 00 00 00 02 FF 20
     15 01 00 00 00 00 02 fb 01
     15 01 00 00 00 00 02 00 01
     15 01 00 00 00 00 02 01 55
     15 01 00 00 00 00 02 02 45
     15 01 00 00 00 00 02 05 40
     15 01 00 00 00 00 02 06 19
     15 01 00 00 00 00 02 07 1E
     15 01 00 00 00 00 02 0B 73
     15 01 00 00 00 00 02 0C 73
     15 01 00 00 00 00 02 0E B0
     15 01 00 00 00 00 02 0F AE
     15 01 00 00 00 00 02 11 B8
     15 01 00 00 00 00 02 13 00
     15 01 00 00 00 00 02 58 80
     15 01 00 00 00 00 02 59 01
     15 01 00 00 00 00 02 5A 00
     15 01 00 00 00 00 02 5B 01
     15 01 00 00 00 00 02 5C 80
     15 01 00 00 00 00 02 5D 81
     15 01 00 00 00 00 02 5E 00
     15 01 00 00 00 00 02 5F 01
     15 01 00 00 00 00 02 72 31
     15 01 00 00 00 00 02 68 03

     15 01 00 00 00 00 02 ff 24
     15 01 00 00 00 00 02 fb 01
     15 01 00 00 00 00 02 00 1C
     15 01 00 00 00 00 02 01 0B
     15 01 00 00 00 00 02 02 0C
     15 01 00 00 00 00 02 03 01
     15 01 00 00 00 00 02 04 0F
     15 01 00 00 00 00 02 05 10
     15 01 00 00 00 00 02 06 10
     15 01 00 00 00 00 02 07 10
     15 01 00 00 00 00 02 08 89
     15 01 00 00 00 00 02 09 8A
     15 01 00 00 00 00 02 0A 13
     15 01 00 00 00 00 02 0B 13
     15 01 00 00 00 00 02 0C 15
     15 01 00 00 00 00 02 0D 15
     15 01 00 00 00 00 02 0E 17
     15 01 00 00 00 00 02 0F 17
     15 01 00 00 00 00 02 10 1C
     15 01 00 00 00 00 02 11 0B
     15 01 00 00 00 00 02 12 0C
     15 01 00 00 00 00 02 13 01
     15 01 00 00 00 00 02 14 0F
     15 01 00 00 00 00 02 15 10
     15 01 00 00 00 00 02 16 10
     15 01 00 00 00 00 02 17 10
     15 01 00 00 00 00 02 18 89
     15 01 00 00 00 00 02 19 8A
     15 01 00 00 00 00 02 1A 13
     15 01 00 00 00 00 02 1B 13
     15 01 00 00 00 00 02 1C 15
     15 01 00 00 00 00 02 1D 15
     15 01 00 00 00 00 02 1E 17
     15 01 00 00 00 00 02 1F 17

     15 01 00 00 00 00 02 20 40
     15 01 00 00 00 00 02 21 01
     15 01 00 00 00 00 02 22 00
     15 01 00 00 00 00 02 23 40
     15 01 00 00 00 00 02 24 40
     15 01 00 00 00 00 02 25 6D
     15 01 00 00 00 00 02 26 40
     15 01 00 00 00 00 02 27 40

     15 01 00 00 00 00 02 E0 00
     15 01 00 00 00 00 02 DC 21
     15 01 00 00 00 00 02 DD 22
     15 01 00 00 00 00 02 DE 07
     15 01 00 00 00 00 02 DF 07
     15 01 00 00 00 00 02 E3 6D
     15 01 00 00 00 00 02 E1 07
     15 01 00 00 00 00 02 E2 07

     15 01 00 00 00 00 02 29 D8
     15 01 00 00 00 00 02 2A 2A

     15 01 00 00 00 00 02 4B 03
     15 01 00 00 00 00 02 4C 11
     15 01 00 00 00 00 02 4D 10
     15 01 00 00 00 00 02 4E 01
     15 01 00 00 00 00 02 4F 01
     15 01 00 00 00 00 02 50 10
     15 01 00 00 00 00 02 51 00
     15 01 00 00 00 00 02 52 80
     15 01 00 00 00 00 02 53 00
     15 01 00 00 00 00 02 56 00
     15 01 00 00 00 00 02 54 07
     15 01 00 00 00 00 02 58 07
     15 01 00 00 00 00 02 55 25

     15 01 00 00 00 00 02 5B 43
     15 01 00 00 00 00 02 5C 00
     15 01 00 00 00 00 02 5F 73
     15 01 00 00 00 00 02 60 73
     15 01 00 00 00 00 02 63 22
     15 01 00 00 00 00 02 64 00
     15 01 00 00 00 00 02 67 08
     15 01 00 00 00 00 02 68 04

     15 01 00 00 00 00 02 72 02

     15 01 00 00 00 00 02 7A 80
     15 01 00 00 00 00 02 7B 91
     15 01 00 00 00 00 02 7C D8
     15 01 00 00 00 00 02 7D 60
     15 01 00 00 00 00 02 7F 15
     15 01 00 00 00 00 02 75 15

     15 01 00 00 00 00 02 B3 C0
     15 01 00 00 00 00 02 B4 00
     15 01 00 00 00 00 02 B5 00

     15 01 00 00 00 00 02 78 00
     15 01 00 00 00 00 02 79 00
     15 01 00 00 00 00 02 80 00
     15 01 00 00 00 00 02 83 00

     15 01 00 00 00 00 02 93 0A
     15 01 00 00 00 00 02 94 0A

     15 01 00 00 00 00 02 8A 00
     15 01 00 00 00 00 02 9B FF

     15 01 00 00 00 00 02 9D B0
     15 01 00 00 00 00 02 9F 63
     15 01 00 00 00 00 02 98 10

     15 01 00 00 00 00 02 EC 00

     15 01 00 00 00 00 02 ff 10

     15 01 00 00 00 00 04 3B 03 0A 0A

     15 01 00 00 00 00 02 35 00

     15 01 00 00 00 00 02 E5 01

     15 01 00 00 00 00 02 BB 10

     15 01 00 00 00 00 02 FB 01

     05 01 00 00 78 00 02 11 00
     05 01 00 00 78 00 02 29 00
     ];
    qcom,mdss-dsi-off-command = [05 01 00 00 78 00
     02 28 00 05 01 00 00 78 00 02 10 00];
    qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
    qcom,compression-mode = "dsc";
    qcom,mdss-dsc-slice-height = <16>;
    qcom,mdss-dsc-slice-width = <720>;
    qcom,mdss-dsc-slice-per-pkt = <1>;
    qcom,mdss-dsc-bit-per-component = <10>;
    qcom,mdss-dsc-bit-per-pixel = <8>;
    qcom,mdss-dsc-block-prediction-enable;
   };

   timing@10 {
    qcom,mdss-dsi-panel-framerate = <90>;
    qcom,mdss-dsi-panel-width = <720>;
    qcom,mdss-dsi-panel-height = <2560>;
    qcom,mdss-dsi-h-front-porch = <100>;
    qcom,mdss-dsi-h-back-porch = <32>;
    qcom,mdss-dsi-h-pulse-width = <16>;
    qcom,mdss-dsi-h-sync-skew = <0>;
    qcom,mdss-dsi-v-back-porch = <7>;
    qcom,mdss-dsi-v-front-porch = <8>;
    qcom,mdss-dsi-v-pulse-width = <1>;
    qcom,mdss-dsi-h-left-border = <0>;
    qcom,mdss-dsi-h-right-border = <0>;
    qcom,mdss-dsi-v-top-border = <0>;
    qcom,mdss-dsi-v-bottom-border = <0>;
    qcom,mdss-dsi-h-sync-pulse = <0>;
    qcom,mdss-dsi-on-command = [

     15 01 00 00 00 00 02 FF 20
     15 01 00 00 00 00 02 fb 01
     15 01 00 00 00 00 02 00 01
     15 01 00 00 00 00 02 01 55
     15 01 00 00 00 00 02 02 45
     15 01 00 00 00 00 02 05 40
     15 01 00 00 00 00 02 06 19
     15 01 00 00 00 00 02 07 1E
     15 01 00 00 00 00 02 0B 73
     15 01 00 00 00 00 02 0C 73
     15 01 00 00 00 00 02 0E B0
     15 01 00 00 00 00 02 0F AE
     15 01 00 00 00 00 02 11 B8
     15 01 00 00 00 00 02 13 00
     15 01 00 00 00 00 02 58 80
     15 01 00 00 00 00 02 59 01
     15 01 00 00 00 00 02 5A 00
     15 01 00 00 00 00 02 5B 01
     15 01 00 00 00 00 02 5C 80
     15 01 00 00 00 00 02 5D 81
     15 01 00 00 00 00 02 5E 00
     15 01 00 00 00 00 02 5F 01
     15 01 00 00 00 00 02 72 31
     15 01 00 00 00 00 02 68 03

     15 01 00 00 00 00 02 ff 24
     15 01 00 00 00 00 02 fb 01
     15 01 00 00 00 00 02 00 1C
     15 01 00 00 00 00 02 01 0B
     15 01 00 00 00 00 02 02 0C
     15 01 00 00 00 00 02 03 01
     15 01 00 00 00 00 02 04 0F
     15 01 00 00 00 00 02 05 10
     15 01 00 00 00 00 02 06 10
     15 01 00 00 00 00 02 07 10
     15 01 00 00 00 00 02 08 89
     15 01 00 00 00 00 02 09 8A
     15 01 00 00 00 00 02 0A 13
     15 01 00 00 00 00 02 0B 13
     15 01 00 00 00 00 02 0C 15
     15 01 00 00 00 00 02 0D 15
     15 01 00 00 00 00 02 0E 17
     15 01 00 00 00 00 02 0F 17
     15 01 00 00 00 00 02 10 1C
     15 01 00 00 00 00 02 11 0B
     15 01 00 00 00 00 02 12 0C
     15 01 00 00 00 00 02 13 01
     15 01 00 00 00 00 02 14 0F
     15 01 00 00 00 00 02 15 10
     15 01 00 00 00 00 02 16 10
     15 01 00 00 00 00 02 17 10
     15 01 00 00 00 00 02 18 89
     15 01 00 00 00 00 02 19 8A
     15 01 00 00 00 00 02 1A 13
     15 01 00 00 00 00 02 1B 13
     15 01 00 00 00 00 02 1C 15
     15 01 00 00 00 00 02 1D 15
     15 01 00 00 00 00 02 1E 17
     15 01 00 00 00 00 02 1F 17

     15 01 00 00 00 00 02 20 40
     15 01 00 00 00 00 02 21 01
     15 01 00 00 00 00 02 22 00
     15 01 00 00 00 00 02 23 40
     15 01 00 00 00 00 02 24 40
     15 01 00 00 00 00 02 25 6D
     15 01 00 00 00 00 02 26 40
     15 01 00 00 00 00 02 27 40

     15 01 00 00 00 00 02 E0 00
     15 01 00 00 00 00 02 DC 21
     15 01 00 00 00 00 02 DD 22
     15 01 00 00 00 00 02 DE 07
     15 01 00 00 00 00 02 DF 07
     15 01 00 00 00 00 02 E3 6D
     15 01 00 00 00 00 02 E1 07
     15 01 00 00 00 00 02 E2 07

     15 01 00 00 00 00 02 29 D8
     15 01 00 00 00 00 02 2A 2A

     15 01 00 00 00 00 02 4B 03
     15 01 00 00 00 00 02 4C 11
     15 01 00 00 00 00 02 4D 10
     15 01 00 00 00 00 02 4E 01
     15 01 00 00 00 00 02 4F 01
     15 01 00 00 00 00 02 50 10
     15 01 00 00 00 00 02 51 00
     15 01 00 00 00 00 02 52 80
     15 01 00 00 00 00 02 53 00
     15 01 00 00 00 00 02 56 00
     15 01 00 00 00 00 02 54 07
     15 01 00 00 00 00 02 58 07
     15 01 00 00 00 00 02 55 25

     15 01 00 00 00 00 02 5B 43
     15 01 00 00 00 00 02 5C 00
     15 01 00 00 00 00 02 5F 73
     15 01 00 00 00 00 02 60 73
     15 01 00 00 00 00 02 63 22
     15 01 00 00 00 00 02 64 00
     15 01 00 00 00 00 02 67 08
     15 01 00 00 00 00 02 68 04

     15 01 00 00 00 00 02 72 02

     15 01 00 00 00 00 02 7A 80
     15 01 00 00 00 00 02 7B 91
     15 01 00 00 00 00 02 7C D8
     15 01 00 00 00 00 02 7D 60
     15 01 00 00 00 00 02 7F 15
     15 01 00 00 00 00 02 75 15

     15 01 00 00 00 00 02 B3 C0
     15 01 00 00 00 00 02 B4 00
     15 01 00 00 00 00 02 B5 00

     15 01 00 00 00 00 02 78 00
     15 01 00 00 00 00 02 79 00
     15 01 00 00 00 00 02 80 00
     15 01 00 00 00 00 02 83 00

     15 01 00 00 00 00 02 93 0A
     15 01 00 00 00 00 02 94 0A

     15 01 00 00 00 00 02 8A 00
     15 01 00 00 00 00 02 9B FF

     15 01 00 00 00 00 02 9D B0
     15 01 00 00 00 00 02 9F 63
     15 01 00 00 00 00 02 98 10

     15 01 00 00 00 00 02 EC 00

     15 01 00 00 00 00 02 ff 10

     15 01 00 00 00 00 04 3B 03 0A 0A

     15 01 00 00 00 00 02 35 00

     15 01 00 00 00 00 02 E5 01

     15 01 00 00 00 00 02 BB 10

     15 01 00 00 00 00 02 FB 01

     05 01 00 00 78 00 02 11 00
     05 01 00 00 78 00 02 29 00
     ];
    qcom,mdss-dsi-off-command = [05 01 00 00 78 00
     02 28 00 05 01 00 00 78 00 02 10 00];
    qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
    qcom,compression-mode = "dsc";
    qcom,mdss-dsc-slice-height = <16>;
    qcom,mdss-dsc-slice-width = <720>;
    qcom,mdss-dsc-slice-per-pkt = <1>;
    qcom,mdss-dsc-bit-per-component = <10>;
    qcom,mdss-dsc-bit-per-pixel = <8>;
    qcom,mdss-dsc-block-prediction-enable;
   };

   timing@11 {
    qcom,mdss-dsi-panel-framerate = <120>;
    qcom,mdss-dsi-panel-width = <720>;
    qcom,mdss-dsi-panel-height = <2560>;
    qcom,mdss-dsi-h-front-porch = <100>;
    qcom,mdss-dsi-h-back-porch = <32>;
    qcom,mdss-dsi-h-pulse-width = <16>;
    qcom,mdss-dsi-h-sync-skew = <0>;
    qcom,mdss-dsi-v-back-porch = <7>;
    qcom,mdss-dsi-v-front-porch = <8>;
    qcom,mdss-dsi-v-pulse-width = <1>;
    qcom,mdss-dsi-h-left-border = <0>;
    qcom,mdss-dsi-h-right-border = <0>;
    qcom,mdss-dsi-v-top-border = <0>;
    qcom,mdss-dsi-v-bottom-border = <0>;
    qcom,mdss-dsi-h-sync-pulse = <0>;
    qcom,mdss-dsi-on-command = [

     15 01 00 00 00 00 02 FF 20
     15 01 00 00 00 00 02 fb 01
     15 01 00 00 00 00 02 00 01
     15 01 00 00 00 00 02 01 55
     15 01 00 00 00 00 02 02 45
     15 01 00 00 00 00 02 05 40
     15 01 00 00 00 00 02 06 19
     15 01 00 00 00 00 02 07 1E
     15 01 00 00 00 00 02 0B 73
     15 01 00 00 00 00 02 0C 73
     15 01 00 00 00 00 02 0E B0
     15 01 00 00 00 00 02 0F AE
     15 01 00 00 00 00 02 11 B8
     15 01 00 00 00 00 02 13 00
     15 01 00 00 00 00 02 58 80
     15 01 00 00 00 00 02 59 01
     15 01 00 00 00 00 02 5A 00
     15 01 00 00 00 00 02 5B 01
     15 01 00 00 00 00 02 5C 80
     15 01 00 00 00 00 02 5D 81
     15 01 00 00 00 00 02 5E 00
     15 01 00 00 00 00 02 5F 01
     15 01 00 00 00 00 02 72 31
     15 01 00 00 00 00 02 68 03

     15 01 00 00 00 00 02 ff 24
     15 01 00 00 00 00 02 fb 01
     15 01 00 00 00 00 02 00 1C
     15 01 00 00 00 00 02 01 0B
     15 01 00 00 00 00 02 02 0C
     15 01 00 00 00 00 02 03 01
     15 01 00 00 00 00 02 04 0F
     15 01 00 00 00 00 02 05 10
     15 01 00 00 00 00 02 06 10
     15 01 00 00 00 00 02 07 10
     15 01 00 00 00 00 02 08 89
     15 01 00 00 00 00 02 09 8A
     15 01 00 00 00 00 02 0A 13
     15 01 00 00 00 00 02 0B 13
     15 01 00 00 00 00 02 0C 15
     15 01 00 00 00 00 02 0D 15
     15 01 00 00 00 00 02 0E 17
     15 01 00 00 00 00 02 0F 17
     15 01 00 00 00 00 02 10 1C
     15 01 00 00 00 00 02 11 0B
     15 01 00 00 00 00 02 12 0C
     15 01 00 00 00 00 02 13 01
     15 01 00 00 00 00 02 14 0F
     15 01 00 00 00 00 02 15 10
     15 01 00 00 00 00 02 16 10
     15 01 00 00 00 00 02 17 10
     15 01 00 00 00 00 02 18 89
     15 01 00 00 00 00 02 19 8A
     15 01 00 00 00 00 02 1A 13
     15 01 00 00 00 00 02 1B 13
     15 01 00 00 00 00 02 1C 15
     15 01 00 00 00 00 02 1D 15
     15 01 00 00 00 00 02 1E 17
     15 01 00 00 00 00 02 1F 17

     15 01 00 00 00 00 02 20 40
     15 01 00 00 00 00 02 21 01
     15 01 00 00 00 00 02 22 00
     15 01 00 00 00 00 02 23 40
     15 01 00 00 00 00 02 24 40
     15 01 00 00 00 00 02 25 6D
     15 01 00 00 00 00 02 26 40
     15 01 00 00 00 00 02 27 40

     15 01 00 00 00 00 02 E0 00
     15 01 00 00 00 00 02 DC 21
     15 01 00 00 00 00 02 DD 22
     15 01 00 00 00 00 02 DE 07
     15 01 00 00 00 00 02 DF 07
     15 01 00 00 00 00 02 E3 6D
     15 01 00 00 00 00 02 E1 07
     15 01 00 00 00 00 02 E2 07

     15 01 00 00 00 00 02 29 D8
     15 01 00 00 00 00 02 2A 2A

     15 01 00 00 00 00 02 4B 03
     15 01 00 00 00 00 02 4C 11
     15 01 00 00 00 00 02 4D 10
     15 01 00 00 00 00 02 4E 01
     15 01 00 00 00 00 02 4F 01
     15 01 00 00 00 00 02 50 10
     15 01 00 00 00 00 02 51 00
     15 01 00 00 00 00 02 52 80
     15 01 00 00 00 00 02 53 00
     15 01 00 00 00 00 02 56 00
     15 01 00 00 00 00 02 54 07
     15 01 00 00 00 00 02 58 07
     15 01 00 00 00 00 02 55 25

     15 01 00 00 00 00 02 5B 43
     15 01 00 00 00 00 02 5C 00
     15 01 00 00 00 00 02 5F 73
     15 01 00 00 00 00 02 60 73
     15 01 00 00 00 00 02 63 22
     15 01 00 00 00 00 02 64 00
     15 01 00 00 00 00 02 67 08
     15 01 00 00 00 00 02 68 04

     15 01 00 00 00 00 02 72 02

     15 01 00 00 00 00 02 7A 80
     15 01 00 00 00 00 02 7B 91
     15 01 00 00 00 00 02 7C D8
     15 01 00 00 00 00 02 7D 60
     15 01 00 00 00 00 02 7F 15
     15 01 00 00 00 00 02 75 15

     15 01 00 00 00 00 02 B3 C0
     15 01 00 00 00 00 02 B4 00
     15 01 00 00 00 00 02 B5 00

     15 01 00 00 00 00 02 78 00
     15 01 00 00 00 00 02 79 00
     15 01 00 00 00 00 02 80 00
     15 01 00 00 00 00 02 83 00

     15 01 00 00 00 00 02 93 0A
     15 01 00 00 00 00 02 94 0A

     15 01 00 00 00 00 02 8A 00
     15 01 00 00 00 00 02 9B FF

     15 01 00 00 00 00 02 9D B0
     15 01 00 00 00 00 02 9F 63
     15 01 00 00 00 00 02 98 10

     15 01 00 00 00 00 02 EC 00

     15 01 00 00 00 00 02 ff 10

     15 01 00 00 00 00 04 3B 03 0A 0A

     15 01 00 00 00 00 02 35 00

     15 01 00 00 00 00 02 E5 01

     15 01 00 00 00 00 02 BB 10

     15 01 00 00 00 00 02 FB 01

     05 01 00 00 78 00 02 11 00
     05 01 00 00 78 00 02 29 00
     ];
    qcom,mdss-dsi-off-command = [05 01 00 00 78 00
     02 28 00 05 01 00 00 78 00 02 10 00];
    qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
    qcom,compression-mode = "dsc";
    qcom,mdss-dsc-slice-height = <16>;
    qcom,mdss-dsc-slice-width = <720>;
    qcom,mdss-dsc-slice-per-pkt = <1>;
    qcom,mdss-dsc-bit-per-component = <10>;
    qcom,mdss-dsc-bit-per-pixel = <8>;
    qcom,mdss-dsc-block-prediction-enable;
   };

   timing@12 {
    qcom,mdss-dsi-panel-width = <2520>;
    qcom,mdss-dsi-panel-height = <2160>;
    qcom,mdss-dsi-h-front-porch = <30>;
    qcom,mdss-dsi-h-back-porch = <100>;
    qcom,mdss-dsi-h-pulse-width = <4>;
    qcom,mdss-dsi-h-sync-skew = <0>;
    qcom,mdss-dsi-v-back-porch = <7>;
    qcom,mdss-dsi-v-front-porch = <8>;
    qcom,mdss-dsi-v-pulse-width = <1>;
    qcom,mdss-dsi-h-sync-pulse = <0>;
    qcom,mdss-dsi-panel-framerate = <60>;

    qcom,mdss-dsi-on-command = [
     39 01 00 00 00 00 11 91 09 20 00 20 02
     00 03 1c 04 21 00
     0f 03 19 01 97
     39 01 00 00 00 00 03 92 10 f0
     15 01 00 00 00 00 02 90 03
     15 01 00 00 00 00 02 03 01
     39 01 00 00 00 00 06 f0 55 aa 52 08 04
     15 01 00 00 00 00 02 c0 03
     39 01 00 00 00 00 06 f0 55 aa 52 08 07
     15 01 00 00 00 00 02 ef 01
     39 01 00 00 00 00 06 f0 55 aa 52 08 00
     15 01 00 00 00 00 02 b4 01
     15 01 00 00 00 00 02 35 00
     39 01 00 00 00 00 06 f0 55 aa 52 08 01
     39 01 00 00 00 00 05 ff aa 55 a5 80
     15 01 00 00 00 00 02 6f 01
     15 01 00 00 00 00 02 f3 10
     39 01 00 00 00 00 05 ff aa 55 a5 00

     05 01 00 00 78 00 01 11

     05 01 00 00 78 00 01 29
     ];
    qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-off-command =
     [05 01 00 00 78 00 02 28 00
      05 01 00 00 78 00 02 10 00];
    qcom,mdss-dsi-off-command-state = "dsi_hs_mode";

    qcom,compression-mode = "dsc";
    qcom,mdss-dsc-slice-height = <1080>;
    qcom,mdss-dsc-slice-width = <1260>;
    qcom,mdss-dsc-slice-per-pkt = <2>;
    qcom,mdss-dsc-bit-per-component = <10>;
    qcom,mdss-dsc-bit-per-pixel = <8>;
    qcom,mdss-dsc-block-prediction-enable;
   };

   timing@13 {
    qcom,mdss-dsi-panel-width = <360>;
    qcom,mdss-dsi-panel-height = <1280>;
    qcom,mdss-dsi-h-front-porch = <30>;
    qcom,mdss-dsi-h-back-porch = <100>;
    qcom,mdss-dsi-h-pulse-width = <4>;
    qcom,mdss-dsi-h-sync-skew = <0>;
    qcom,mdss-dsi-v-back-porch = <7>;
    qcom,mdss-dsi-v-front-porch = <8>;
    qcom,mdss-dsi-v-pulse-width = <1>;
    qcom,mdss-dsi-h-sync-pulse = <0>;
    qcom,mdss-dsi-panel-framerate = <30>;

    qcom,mdss-dsi-on-command = [
     39 01 00 00 00 00 11 91 09 20 00 20 02
     00 03 1c 04 21 00
     0f 03 19 01 97
     39 01 00 00 00 00 03 92 10 f0
     15 01 00 00 00 00 02 90 03
     15 01 00 00 00 00 02 03 01
     39 01 00 00 00 00 06 f0 55 aa 52 08 04
     15 01 00 00 00 00 02 c0 03
     39 01 00 00 00 00 06 f0 55 aa 52 08 07
     15 01 00 00 00 00 02 ef 01
     39 01 00 00 00 00 06 f0 55 aa 52 08 00
     15 01 00 00 00 00 02 b4 01
     15 01 00 00 00 00 02 35 00
     39 01 00 00 00 00 06 f0 55 aa 52 08 01
     39 01 00 00 00 00 05 ff aa 55 a5 80
     15 01 00 00 00 00 02 6f 01
     15 01 00 00 00 00 02 f3 10
     39 01 00 00 00 00 05 ff aa 55 a5 00

     05 01 00 00 78 00 01 11

     05 01 00 00 78 00 01 29
     ];
    qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-off-command =
     [05 01 00 00 78 00 02 28 00
      05 01 00 00 78 00 02 10 00];
    qcom,mdss-dsi-off-command-state = "dsi_hs_mode";

    qcom,compression-mode = "dsc";
    qcom,mdss-dsc-slice-height = <32>;
    qcom,mdss-dsc-slice-width = <360>;
    qcom,mdss-dsc-slice-per-pkt = <1>;
    qcom,mdss-dsc-bit-per-component = <10>;
    qcom,mdss-dsc-bit-per-pixel = <8>;
    qcom,mdss-dsc-block-prediction-enable;
   };

   timing@14 {
    qcom,mdss-dsi-panel-width = <360>;
    qcom,mdss-dsi-panel-height = <1280>;
    qcom,mdss-dsi-h-front-porch = <30>;
    qcom,mdss-dsi-h-back-porch = <100>;
    qcom,mdss-dsi-h-pulse-width = <4>;
    qcom,mdss-dsi-h-sync-skew = <0>;
    qcom,mdss-dsi-v-back-porch = <7>;
    qcom,mdss-dsi-v-front-porch = <8>;
    qcom,mdss-dsi-v-pulse-width = <1>;
    qcom,mdss-dsi-h-sync-pulse = <0>;
    qcom,mdss-dsi-panel-framerate = <60>;

    qcom,mdss-dsi-on-command = [
     39 01 00 00 00 00 11 91 09 20 00 20 02
     00 03 1c 04 21 00
     0f 03 19 01 97
     39 01 00 00 00 00 03 92 10 f0
     15 01 00 00 00 00 02 90 03
     15 01 00 00 00 00 02 03 01
     39 01 00 00 00 00 06 f0 55 aa 52 08 04
     15 01 00 00 00 00 02 c0 03
     39 01 00 00 00 00 06 f0 55 aa 52 08 07
     15 01 00 00 00 00 02 ef 01
     39 01 00 00 00 00 06 f0 55 aa 52 08 00
     15 01 00 00 00 00 02 b4 01
     15 01 00 00 00 00 02 35 00
     39 01 00 00 00 00 06 f0 55 aa 52 08 01
     39 01 00 00 00 00 05 ff aa 55 a5 80
     15 01 00 00 00 00 02 6f 01
     15 01 00 00 00 00 02 f3 10
     39 01 00 00 00 00 05 ff aa 55 a5 00

     05 01 00 00 78 00 01 11

     05 01 00 00 78 00 01 29
     ];
    qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-off-command =
     [05 01 00 00 78 00 02 28 00
      05 01 00 00 78 00 02 10 00];
    qcom,mdss-dsi-off-command-state = "dsi_hs_mode";

    qcom,compression-mode = "dsc";
    qcom,mdss-dsc-slice-height = <32>;
    qcom,mdss-dsc-slice-width = <360>;
    qcom,mdss-dsc-slice-per-pkt = <1>;
    qcom,mdss-dsc-bit-per-component = <10>;
    qcom,mdss-dsc-bit-per-pixel = <8>;
    qcom,mdss-dsc-block-prediction-enable;
   };

   timing@15 {
    qcom,mdss-dsi-panel-width = <360>;
    qcom,mdss-dsi-panel-height = <1280>;
    qcom,mdss-dsi-h-front-porch = <30>;
    qcom,mdss-dsi-h-back-porch = <100>;
    qcom,mdss-dsi-h-pulse-width = <4>;
    qcom,mdss-dsi-h-sync-skew = <0>;
    qcom,mdss-dsi-v-back-porch = <7>;
    qcom,mdss-dsi-v-front-porch = <8>;
    qcom,mdss-dsi-v-pulse-width = <1>;
    qcom,mdss-dsi-h-sync-pulse = <0>;
    qcom,mdss-dsi-panel-framerate = <90>;

    qcom,mdss-dsi-on-command = [
     39 01 00 00 00 00 11 91 09 20 00 20 02
     00 03 1c 04 21 00
     0f 03 19 01 97
     39 01 00 00 00 00 03 92 10 f0
     15 01 00 00 00 00 02 90 03
     15 01 00 00 00 00 02 03 01
     39 01 00 00 00 00 06 f0 55 aa 52 08 04
     15 01 00 00 00 00 02 c0 03
     39 01 00 00 00 00 06 f0 55 aa 52 08 07
     15 01 00 00 00 00 02 ef 01
     39 01 00 00 00 00 06 f0 55 aa 52 08 00
     15 01 00 00 00 00 02 b4 01
     15 01 00 00 00 00 02 35 00
     39 01 00 00 00 00 06 f0 55 aa 52 08 01
     39 01 00 00 00 00 05 ff aa 55 a5 80
     15 01 00 00 00 00 02 6f 01
     15 01 00 00 00 00 02 f3 10
     39 01 00 00 00 00 05 ff aa 55 a5 00

     05 01 00 00 78 00 01 11

     05 01 00 00 78 00 01 29
     ];
    qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-off-command =
     [05 01 00 00 78 00 02 28 00
      05 01 00 00 78 00 02 10 00];
    qcom,mdss-dsi-off-command-state = "dsi_hs_mode";

    qcom,compression-mode = "dsc";
    qcom,mdss-dsc-slice-height = <32>;
    qcom,mdss-dsc-slice-width = <360>;
    qcom,mdss-dsc-slice-per-pkt = <1>;
    qcom,mdss-dsc-bit-per-component = <10>;
    qcom,mdss-dsc-bit-per-pixel = <8>;
    qcom,mdss-dsc-block-prediction-enable;
   };

   timing@16 {
    qcom,mdss-dsi-panel-width = <360>;
    qcom,mdss-dsi-panel-height = <1280>;
    qcom,mdss-dsi-h-front-porch = <30>;
    qcom,mdss-dsi-h-back-porch = <100>;
    qcom,mdss-dsi-h-pulse-width = <4>;
    qcom,mdss-dsi-h-sync-skew = <0>;
    qcom,mdss-dsi-v-back-porch = <7>;
    qcom,mdss-dsi-v-front-porch = <8>;
    qcom,mdss-dsi-v-pulse-width = <1>;
    qcom,mdss-dsi-h-sync-pulse = <0>;
    qcom,mdss-dsi-panel-framerate = <120>;

    qcom,mdss-dsi-on-command = [
     39 01 00 00 00 00 11 91 09 20 00 20 02
     00 03 1c 04 21 00
     0f 03 19 01 97
     39 01 00 00 00 00 03 92 10 f0
     15 01 00 00 00 00 02 90 03
     15 01 00 00 00 00 02 03 01
     39 01 00 00 00 00 06 f0 55 aa 52 08 04
     15 01 00 00 00 00 02 c0 03
     39 01 00 00 00 00 06 f0 55 aa 52 08 07
     15 01 00 00 00 00 02 ef 01
     39 01 00 00 00 00 06 f0 55 aa 52 08 00
     15 01 00 00 00 00 02 b4 01
     15 01 00 00 00 00 02 35 00
     39 01 00 00 00 00 06 f0 55 aa 52 08 01
     39 01 00 00 00 00 05 ff aa 55 a5 80
     15 01 00 00 00 00 02 6f 01
     15 01 00 00 00 00 02 f3 10
     39 01 00 00 00 00 05 ff aa 55 a5 00

     05 01 00 00 78 00 01 11

     05 01 00 00 78 00 01 29
     ];
    qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-off-command =
     [05 01 00 00 78 00 02 28 00
      05 01 00 00 78 00 02 10 00];
    qcom,mdss-dsi-off-command-state = "dsi_hs_mode";

    qcom,compression-mode = "dsc";
    qcom,mdss-dsc-slice-height = <32>;
    qcom,mdss-dsc-slice-width = <360>;
    qcom,mdss-dsc-slice-per-pkt = <1>;
    qcom,mdss-dsc-bit-per-component = <10>;
    qcom,mdss-dsc-bit-per-pixel = <8>;
    qcom,mdss-dsc-block-prediction-enable;
   };

   timing@17 {
    qcom,mdss-dsi-panel-width = <540>;
    qcom,mdss-dsi-panel-height = <1920>;
    qcom,mdss-dsi-h-front-porch = <30>;
    qcom,mdss-dsi-h-back-porch = <100>;
    qcom,mdss-dsi-h-pulse-width = <4>;
    qcom,mdss-dsi-h-sync-skew = <0>;
    qcom,mdss-dsi-v-back-porch = <7>;
    qcom,mdss-dsi-v-front-porch = <8>;
    qcom,mdss-dsi-v-pulse-width = <1>;
    qcom,mdss-dsi-h-sync-pulse = <0>;
    qcom,mdss-dsi-panel-framerate = <144>;

    qcom,mdss-dsi-on-command = [
     39 01 00 00 00 00 11 91 09 20 00 20 02
     00 03 1c 04 21 00
     0f 03 19 01 97
     39 01 00 00 00 00 03 92 10 f0
     15 01 00 00 00 00 02 90 03
     15 01 00 00 00 00 02 03 01
     39 01 00 00 00 00 06 f0 55 aa 52 08 04
     15 01 00 00 00 00 02 c0 03
     39 01 00 00 00 00 06 f0 55 aa 52 08 07
     15 01 00 00 00 00 02 ef 01
     39 01 00 00 00 00 06 f0 55 aa 52 08 00
     15 01 00 00 00 00 02 b4 01
     15 01 00 00 00 00 02 35 00
     39 01 00 00 00 00 06 f0 55 aa 52 08 01
     39 01 00 00 00 00 05 ff aa 55 a5 80
     15 01 00 00 00 00 02 6f 01
     15 01 00 00 00 00 02 f3 10
     39 01 00 00 00 00 05 ff aa 55 a5 00

     05 01 00 00 78 00 01 11

     05 01 00 00 78 00 01 29
     ];
    qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-off-command =
     [05 01 00 00 78 00 02 28 00
      05 01 00 00 78 00 02 10 00];
    qcom,mdss-dsi-off-command-state = "dsi_hs_mode";

    qcom,compression-mode = "dsc";
    qcom,mdss-dsc-slice-height = <32>;
    qcom,mdss-dsc-slice-width = <540>;
    qcom,mdss-dsc-slice-per-pkt = <1>;
    qcom,mdss-dsc-bit-per-component = <8>;
    qcom,mdss-dsc-bit-per-pixel = <8>;
    qcom,mdss-dsc-block-prediction-enable;
   };
  };
 };
};
# 22 "../arch/arm64/boot/dts/vendor/qcom/kona-sde-display.dtsi" 2
# 1 "../arch/arm64/boot/dts/vendor/qcom/dsi-panel-sim-sec-hd-cmd.dtsi" 1
&mdss_mdp {
 dsi_sim_sec_hd_cmd: qcom,mdss_dsi_sim_sec_hd_cmd {
  qcom,mdss-dsi-panel-name =
    "sim hd command mode secondary dsi panel";
  qcom,mdss-dsi-panel-type = "dsi_cmd_mode";

  qcom,dsi-sec-ctrl-num = <1>;
  qcom,dsi-sec-phy-num = <1>;

  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-traffic-mode = "burst_mode";
  qcom,panel-ack-disabled;
  qcom,mdss-dsi-te-using-wd;
  qcom,mdss-dsi-te-pin-select = <1>;
  qcom,mdss-dsi-te-dcs-command = <1>;
  qcom,mdss-dsi-te-check-enable;
  qcom,mdss-dsi-te-using-te-pin;
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-reset-sequence = <1 10>, <0 10>, <1 10>;
  qcom,mdss-dsi-tx-eot-append;
  qcom,mdss-dsi-post-init-delay = <1>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";

  qcom,mdss-dsi-display-timings {
   timing@0 {
    qcom,mdss-dsi-panel-width = <720>;
    qcom,mdss-dsi-panel-height = <1280>;
    qcom,mdss-dsi-h-front-porch = <120>;
    qcom,mdss-dsi-h-back-porch = <60>;
    qcom,mdss-dsi-h-pulse-width = <12>;
    qcom,mdss-dsi-h-sync-skew = <0>;
    qcom,mdss-dsi-v-back-porch = <2>;
    qcom,mdss-dsi-v-front-porch = <12>;
    qcom,mdss-dsi-v-pulse-width = <2>;
    qcom,mdss-dsi-h-sync-pulse = <0>;
    qcom,mdss-dsi-h-left-border = <0>;
    qcom,mdss-dsi-h-right-border = <0>;
    qcom,mdss-dsi-v-top-border = <0>;
    qcom,mdss-dsi-v-bottom-border = <0>;
    qcom,mdss-dsi-panel-framerate = <60>;

    qcom,mdss-dsi-on-command = [

     05 01 00 00 78 00 01 11

     05 01 00 00 78 00 01 29
     ];
    qcom,mdss-dsi-off-command = [
     05 01 00 00 78 00 02 28 00
     05 01 00 00 78 00 02 10 00
     ];
    qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
   };
  };
 };
};
# 23 "../arch/arm64/boot/dts/vendor/qcom/kona-sde-display.dtsi" 2
# 1 "../arch/arm64/boot/dts/vendor/qcom/dsi-panel-xrsmrtvwr-jdi-dual-video.dtsi" 1
&mdss_mdp {
 dsi_dual_xrsmrtvwr_jdi_video: qcom,mdss_dsi_xrsmrtvwr_video_jdi {
  qcom,mdss-dsi-panel-name =
   "Dual Smart XR Viewer LPM029M483A R63455 jdi panel";
  qcom,mdss-dsi-panel-type = "dsi_video_mode";
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-hdr-enabled;
  qcom,mdss-dsi-panel-hdr-color-primaries = <14500 15500 32000
   17000 15500 30000 8000 3000>;
  qcom,mdss-dsi-panel-peak-brightness = <4200000>;
  qcom,mdss-dsi-panel-blackness-level = <3230>;

  qcom,dsi-ctrl-num = <0 1>;
  qcom,dsi-phy-num = <0 1>;
  qcom,dsi-select-clocks = "mux_byte_clk0", "mux_pixel_clk0";

  qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-reset-sequence = <1 20>, <0 20>, <1 50>;
  qcom,mdss-pan-physical-width-dimension = <52>;
  qcom,mdss-pan-physical-height-dimension = <52>;
  qcom,mdss-dsi-tx-eot-append;
  qcom,mdss-dsi-color-order = "rgb_swap_rgb";
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-bpp = <24>;

  qcom,mdss-dsi-display-timings {
   timing@0 {
    qcom,mdss-dsi-panel-width = <1440>;
    qcom,mdss-dsi-panel-height = <1440>;
    qcom,mdss-dsi-h-front-porch = <40>;
    qcom,mdss-dsi-h-back-porch = <40>;
    qcom,mdss-dsi-h-pulse-width = <20>;
    qcom,mdss-dsi-h-sync-skew = <0>;
    qcom,mdss-dsi-v-back-porch = <16>;
    qcom,mdss-dsi-v-front-porch = <322>;
    qcom,mdss-dsi-v-pulse-width = <4>;
    qcom,mdss-dsi-panel-framerate = <75>;
    qcom,mdss-dsi-on-command = [
     29 01 00 00 00 00 02 B0 04
     29 01 00 00 00 00 02 D6 00
     29 01 00 00 00 00 0A B6 30 6B 80 06 33
      8A 00 1A 7A
     29 01 00 00 00 00 05 B7 54 00 00 00
     29 01 00 00 00 00 0D B9 00 85 01 BF 00
      00 00 00 00 85 01 BF
     29 01 00 00 00 00 09 C0 61 86 58 02 08
      70 04 EC
     29 01 00 00 00 00 02 F1 1E
     29 01 00 00 00 00 09 C6 A0 05 A0 05 43
      9F 05 43
     29 01 00 00 00 00 02 CD 11
     29 01 00 00 00 00 08 CF 00 00 80 46 61
      00 00
     29 01 00 00 00 00 07 EC 01 8E 00 00 00
      00
     39 01 00 00 00 00 02 03 00
     39 01 00 00 00 00 03 44 00 00
     39 01 00 00 00 00 02 35 00
     39 01 00 00 00 00 02 36 00
     39 01 00 00 00 00 02 3A 77
     05 01 00 00 02 00 02 29 00
     05 01 00 00 80 00 02 11 00
     29 01 00 00 00 00 02 D6 80
     29 01 00 00 00 00 02 B0 03
     ];
    qcom,mdss-dsi-off-command = [
     05 01 00 00 32 00 02 28 00
     05 01 00 00 32 00 02 34 00
     05 01 00 00 78 00 02 10 00
     ];
    qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
    qcom,mdss-dsi-h-sync-pulse = <0>;
   };
  };
 };
};
# 24 "../arch/arm64/boot/dts/vendor/qcom/kona-sde-display.dtsi" 2
# 1 "../arch/arm64/boot/dts/vendor/qcom/dsi-panel-r66451-dsc-fhd-plus-144hz-cmd.dtsi" 1
&mdss_mdp {
 dsi_r66451_amoled_144hz_cmd: qcom,mdss_dsi_r66451_fhd_plus_144hz_cmd {
  qcom,mdss-dsi-panel-name =
   "r66451 amoled cmd mode dsi visionox panel with DSC";
  qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
  qcom,mdss-dsi-panel-physical-type = "oled";
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-color-order = "rgb_swap_rgb";
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;

  qcom,dsi-ctrl-num = <0>;
  qcom,dsi-phy-num = <0>;

  qcom,dsi-sec-ctrl-num = <1>;
  qcom,dsi-sec-phy-num = <1>;

  qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
  qcom,mdss-dsi-lane-map = "lane_map_0123";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-reset-sequence = <1 10>, <0 10>, <1 10>;

  qcom,mdss-dsi-te-pin-select = <1>;
  qcom,mdss-dsi-wr-mem-start = <0x2c>;
  qcom,mdss-dsi-wr-mem-continue = <0x3c>;
  qcom,mdss-dsi-te-dcs-command = <1>;
  qcom,mdss-dsi-te-check-enable;
  qcom,mdss-dsi-te-using-te-pin;
  qcom,mdss-dsi-display-timings {
   timing@0 {
    qcom,mdss-dsi-panel-framerate = <144>;
    qcom,mdss-dsi-panel-width = <1080>;
    qcom,mdss-dsi-panel-height = <2340>;
    qcom,mdss-dsi-h-front-porch = <95>;
    qcom,mdss-dsi-h-back-porch = <40>;
    qcom,mdss-dsi-h-pulse-width = <1>;
    qcom,mdss-dsi-h-sync-skew = <0>;
    qcom,mdss-dsi-v-back-porch = <4>;
    qcom,mdss-dsi-v-front-porch = <25>;
    qcom,mdss-dsi-v-pulse-width = <1>;
    qcom,mdss-dsi-h-left-border = <0>;
    qcom,mdss-dsi-h-right-border = <0>;
    qcom,mdss-dsi-v-top-border = <0>;
    qcom,mdss-dsi-v-bottom-border = <0>;
    qcom,mdss-dsi-panel-jitter = <0x4 0x1>;

    qcom,mdss-dsi-on-command = [
     39 01 00 00 00 00 02 B0 04
     39 01 00 00 00 00 03 E8 00 02
     39 01 00 00 00 00 03 E4 00 08
     39 01 00 00 00 00 02 B0 00
     39 01 00 00 00 00 32 C4 00 00 00 00 00
        00 00 00 10 00 00 02 00 00 00 29 00
        01 00 00 00 00 00 00 00 00 00 00 00
        22 00 00 00 00 11 00 00 0C 00 00 00
        00 30 00 00 00 00 00 00
     39 01 00 00 00 00 86 CF 64 0B 00 00 00
        00 00 00 08 00 0B 77 01 01 01 01 01
        01 02 02 02 02 02 03 00 00 00 00 00
        00 00 00 00 00 00 00 02 C9 02 C9 02
        C9 03 FF 03 FF 03 FF 00 00 00 00 00
        00 00 00 00 00 00 00 02 C9 02 C9 02
        C9 03 FF 03 FF 03 FF 01 62 01 62 01
        62 01 62 01 62 01 62 01 62 01 62 01
        62 01 62 01 62 01 62 19 19 19 19 19
        19 19 19 19 19 19 19 00 00 00 00 00
        00 00 00 00 00 00 00 00 00 0F F6 0F
        F6 0F F6 0F F6 0F F6 19
     39 01 00 00 00 00 0D D0 44 44 B2 28 00
        28 5A 00 5A 0D 17 01
     39 01 00 00 00 00 15 D3 49 00 00 01 1A
        15 00 15 07 0F 77 77 77 37 B2 11 00
        A0 3C 9A
     39 01 00 00 00 00 1A D7 00 B9 40 00 40
        04 00 F0 0F 00 40 00 00 00 00 00 00
        19 40 00 40 04 00 F0 0F
     39 01 00 00 00 00 34 D8 00 00 00 00 00
        00 00 00 00 30 00 30 00 30 00 30 00
        30 05 00 00 00 00 00 00 00 00 00 0F
        00 0F 00 00 00 00 00 00 00 00 00 00
        00 00 00 0F 00 2F 00 0F 00 20
     39 01 00 00 00 00 2B DF 50 42 58 81 2D
        00 00 00 00 00 00 6B 00 00 00 00 00
        00 00 00 01 0F FF D4 0E 00 00 00 00
        00 00 0F 53 18 00 0F 00 00 00 00 00
        00
     39 01 00 00 00 00 02 F7 01
     39 01 00 00 00 00 02 B0 80
     39 01 00 00 00 00 0a E4 34 B4 00 00 00
        30 04 0C E2
     39 01 00 00 00 00 02 E6 00
     39 01 00 00 00 00 02 B0 04
     39 01 00 00 00 00 03 DF 50 40
     39 01 00 00 00 00 06 F3 50 00 00 00 00
     39 01 00 00 00 00 02 F2 11
     39 01 00 00 00 00 06 F3 01 00 00 00 01
     39 01 00 00 00 00 03 F4 00 02
     39 01 00 00 00 00 02 F2 19
     39 01 00 00 00 00 03 DF 50 42
     39 01 00 00 00 00 02 35 00
     39 01 00 00 00 00 05 2A 00 00 04 37
     39 01 00 00 00 00 05 2B 00 00 09 23
     05 01 00 00 78 00 01 11
     05 01 00 00 00 00 01 29
    ];

    qcom,mdss-dsi-off-command = [
     05 01 00 00 14 00 02 28 00
     05 01 00 00 78 00 02 10 00];
    qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
    qcom,mdss-dsi-timing-switch-command-state =
     "dsi_lp_mode";
    qcom,mdss-dsi-h-sync-pulse = <0>;
    qcom,compression-mode = "dsc";
    qcom,mdss-dsc-slice-height = <20>;
    qcom,mdss-dsc-slice-width = <540>;
    qcom,mdss-dsc-slice-per-pkt = <1>;
    qcom,mdss-dsc-bit-per-component = <8>;
    qcom,mdss-dsc-bit-per-pixel = <8>;
    qcom,mdss-dsc-block-prediction-enable;
   };
  };
 };
};
# 25 "../arch/arm64/boot/dts/vendor/qcom/kona-sde-display.dtsi" 2

# 1 "../arch/arm64/boot/dts/vendor/qcom/dsi-panel-samsung_oplus_dsc.dtsi" 1
# 13 "../arch/arm64/boot/dts/vendor/qcom/dsi-panel-samsung_oplus_dsc.dtsi"
&mdss_mdp {
 dsi_samsung_oplus_dsc_cmd: qcom,mdss_dsi_samsung_oplus_dsc_cmd {
  qcom,mdss-dsi-panel-name = "samsung dsc cmd mode oplus dsi panel";
  qcom,mdss-dsi-panel-manufacture = "SAMSUNG";
  qcom,mdss-dsi-panel-version = "DSC";
  qcom,mdss-dsi-backlight-version = "SAMSUNG";
  qcom,mdss-dsi-backlight-manufacture = "SAMSUNG";
  qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-reset-sequence = <1 10>, <0 2>, <1 5>;
  qcom,mdss-dsi-traffic-mode = "burst_mode";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-color-order = "rgb_swap_rgb";
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-lane-map = "lane_map_0123";
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-te-pin-select = <1>;
  qcom,mdss-dsi-wr-mem-start = <0x2c>;
  qcom,mdss-dsi-wr-mem-continue = <0x3c>;
  qcom,mdss-dsi-te-dcs-command = <1>;
  qcom,mdss-dsi-bl-min-level = <1>;
  qcom,mdss-dsi-bl-max-level = <1023>;
  qcom,mdss-brightness-default-val = <200>;
  qcom,mdss-brightness-max-level = <1023>;
  qcom,mdss-pan-physical-width-dimension = <71>;
  qcom,mdss-pan-physical-height-dimension = <154>;
  qcom,mdss-dsi-init-delay-us = <1000>;
  qcom,mdss-dsi-te-check-enable;
  qcom,mdss-dsi-te-using-te-pin;
  qcom,mdss-dsi-lp11-init;
  qcom,mdss-dsi-high-brightness-panel;
  qcom,mdss-dsi-acl-cmd-index = <0>;
  qcom,mdss-dsi-acl-mode-index = <1>;
  qcom,mdss-bl-high2bit;
  qcom,mdss-dsi-panel-jitter = <0x4 0x1>;
  qcom,dynamic-mode-switch-enabled;
  qcom,dynamic-mode-switch-type = "dynamic-resolution-switch-immediate";
  qcom,mdss-dsi-panel-clockrate = <1100000000>;

  qcom,mdss-dsi-panel-hdr-enabled;
  qcom,mdss-dsi-panel-hdr-color-primaries = <15635 16450 34000 16000 13250 34500 7500 3000>;
  qcom,mdss-dsi-panel-peak-brightness = <5400000>;
  qcom,mdss-dsi-panel-average-brightness = <2000000>;
  qcom,mdss-dsi-panel-blackness-level = <2000>;
  qcom,mdss-dsi-panel-seria-num-year-index = <12>;
  qcom,mdss-dsi-panel-seria-num-mon-index = <12>;
  qcom,mdss-dsi-panel-seria-num-day-index = <13>;
  qcom,mdss-dsi-panel-seria-num-hour-index = <14>;
  qcom,mdss-dsi-panel-seria-num-min-index = <15>;
  qcom,mdss-dsi-panel-seria-num-sec-index = <16>;

  qcom,mdss-dsi-panel-status-check-mode = "reg_read";
  qcom,mdss-dsi-panel-status-command = [06 01 00 01 05 00 02 0A 00];
  qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-panel-status-value = <0x9F>;
  qcom,mdss-dsi-panel-status-read-length = <1>;
  qcom,mdss-dsi-panel-id1-command = [06 01 00 00 00 00 02 0A 00];
  qcom,mdss-dsi-panel-id2-command = [06 01 00 00 00 00 02 0E 00];
  qcom,mdss-dsi-panel-id3-command = [06 01 00 00 00 00 02 0F 00];
  qcom,mdss-dsi-panel-id4-command = [06 01 00 00 00 00 02 C4 00];
  qcom,mdss-dsi-panel-id5-command = [06 01 00 00 00 00 02 E7 00];
  qcom,mdss-dsi-panel-id6-command = [06 01 00 00 00 00 02 EA 00];
  qcom,mdss-dsi-panel-id7-command = [06 01 00 00 00 00 02 FB 00];
  qcom,mdss-dsi-panel-read-register-open-command = [
  39 01 00 00 00 00 03 F0 5A 5A
  ];
  qcom,mdss-dsi-panel-read-register-close-command = [
  39 01 00 00 00 00 03 F0 A5 A5
  ];
  qcom,mdss-dsi-panel-read-esd-registed-longread-command = [
  37 01 00 00 05 00 02 22 00
  ];
  qcom,mdss-dsi-panel-id1-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-panel-id2-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-panel-id3-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-panel-id4-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-panel-id5-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-panel-id6-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-panel-id7-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-panel-read-register-open-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-panel-read-register-close-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-panel-read-esd-registed-longread-command-state = "dsi_lp_mode";






  qcom,mdss-dsi-display-timings {
   timing@0{
    qcom,display-topology = <1 1 1>,<2 2 1>;
    qcom,default-topology-index = <1>;
    qcom,mdss-mdp-transfer-time-us = <8000>;
    qcom,mdss-dsi-timing-default;
    qcom,mdss-dsi-panel-framerate = <60>;
    qcom,mdss-dsi-panel-clockrate = <1100000000>;
    qcom,mdss-dsi-panel-phy-timings = [00 24 0A 0A 26 25 09 0A 06 02 04 00 1E 1A];
    qcom,mdss-dsi-panel-width = <1440>;
    qcom,mdss-dsi-panel-height = <3120>;
    qcom,mdss-dsi-h-front-porch = <16>;
    qcom,mdss-dsi-h-back-porch = <8>;
    qcom,mdss-dsi-h-pulse-width = <8>;
    qcom,mdss-dsi-h-sync-skew = <0>;
    qcom,mdss-dsi-v-back-porch = <1156>;
    qcom,mdss-dsi-v-front-porch = <400>;
    qcom,mdss-dsi-v-pulse-width = <28>;
    qcom,mdss-dsi-h-left-border = <0>;
    qcom,mdss-dsi-h-right-border = <0>;
    qcom,mdss-dsi-v-top-border = <0>;
    qcom,mdss-dsi-v-bottom-border = <0>;
    qcom,mdss-dsi-panel-jitter = <0x4 0x1>;
    qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
    qcom,esd-check-enabled;
    qcom,mdss-dsi-panel-status-check-mode = "reg_read";
    qcom,mdss-dsi-panel-status-command = [06 01 00 01 05 00 02 0A 00];
    qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-panel-status-value = <0x9F>;
    qcom,mdss-dsi-panel-status-read-length = <1>;
    qcom,mdss-dsi-panel-id1-command = [06 01 00 00 00 00 02 0A 00];
    qcom,mdss-dsi-panel-id2-command = [06 01 00 00 00 00 02 0E 00];
    qcom,mdss-dsi-panel-id3-command = [06 01 00 00 00 00 02 0F 00];
    qcom,mdss-dsi-panel-id4-command = [06 01 00 00 00 00 02 C4 00];
    qcom,mdss-dsi-panel-id5-command = [06 01 00 00 00 00 02 E7 00];
    qcom,mdss-dsi-panel-id6-command = [06 01 00 00 00 00 02 EA 00];
    qcom,mdss-dsi-panel-id7-command = [06 01 00 00 00 00 02 FB 00];
    qcom,mdss-dsi-panel-read-register-open-command = [
    39 01 00 00 00 00 03 F0 5A 5A
    ];
    qcom,mdss-dsi-panel-read-register-close-command = [
    39 01 00 00 00 00 03 F0 A5 A5
    ];
    qcom,mdss-dsi-panel-read-esd-registed-longread-command = [
    37 01 00 00 05 00 02 22 00
    ];
    qcom,mdss-dsi-panel-id1-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-panel-id2-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-panel-id3-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-panel-id4-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-panel-id5-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-panel-id6-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-panel-id7-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-panel-read-register-open-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-panel-read-register-close-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-panel-read-esd-registed-longread-command-state = "dsi_lp_mode";







    qcom,dsi-select-clocks = "mux_byte_clk0", "mux_pixel_clk0",
       "src_byte_clk0", "src_pixel_clk0",
       "shadow_byte_clk0", "shadow_pixel_clk0";




    qcom,mdss-dsi-timing-switch-command = [
    29 01 00 00 00 00 03 F0 5A 5A

    07 01 00 00 00 00 01 01
    15 01 00 00 00 00 02 C3 00
    29 01 00 00 00 00 05 2A 00 00 05 9F
    29 01 00 00 00 00 05 2B 00 00 0C 2F
    39 01 00 00 00 00 5A 0A
    10 00 00 89 30 80 0C 30
    05 A0 00 41 02 D0 02 D0
    02 00 02 C2 00 20 06 58
    00 0A 00 0F 01 E0 01 2D
    18 00 10 F0 03 0C 20 00
    06 0B 0B 33 0E 1C 2A 38
    46 54 62 69 70 77 79 7B
    7D 7E 01 02 01 00 09 40
    09 BE 19 FC 19 FA 19 F8
    1A 38 1A 78 1A B6 2A B6
    2A F4 2A F4 4B 34 63 74
    00
    15 01 00 00 00 00 02 53 20

    29 01 00 00 00 00 03 F0 A5 A5
    ];
    qcom,mdss-dsi-t-clk-pre = <0x1E>;
    qcom,mdss-dsi-t-clk-post = <0x1A>;
    qcom,mdss-dsi-on-command = [

    07 01 00 00 00 00 01 01
    15 01 00 00 00 00 02 C3 00
    39 01 00 00 00 00 5A 0A
    10 00 00 89 30 80 0C 30
    05 A0 00 41 02 D0 02 D0
    02 00 02 C2 00 20 06 58
    00 0A 00 0F 01 E0 01 2D
    18 00 10 F0 03 0C 20 00
    06 0B 0B 33 0E 1C 2A 38
    46 54 62 69 70 77 79 7B
    7D 7E 01 02 01 00 09 40
    09 BE 19 FC 19 FA 19 F8
    1A 38 1A 78 1A B6 2A B6
    2A F4 2A F4 4B 34 63 74
    00

    05 01 00 00 0A 00 01 11

    15 00 00 00 00 00 02 35 00

    39 01 00 00 00 00 05 2A 00 00 05 9F
    39 01 00 00 00 00 05 2B 00 00 0C 2F

    39 01 00 00 00 00 03 F0 5A 5A
    39 01 00 00 00 00 0A B9 01 C0 3C 0B 00 00 00 11 03
    39 01 00 00 00 00 03 F0 A5 A5

    39 01 00 00 00 00 03 F0 5A 5A
    15 01 00 00 00 00 02 B0 45
    15 01 00 00 00 00 02 B5 48
    39 01 00 00 00 00 03 F0 A5 A5

    39 01 00 00 00 00 03 F0 5A 5A
    39 01 00 00 00 00 03 FC 5A 5A
    15 01 00 00 00 00 02 B0 1E
    39 01 00 00 00 00 06 C5 09 10 B4 24 FB
    39 01 00 00 00 00 03 F0 A5 A5
    39 01 00 00 00 00 03 FC A5 A5

    39 01 00 00 00 00 03 F0 5A 5A
    39 01 00 00 00 00 03 FC 5A 5A
    15 01 00 00 00 00 02 B0 37
    39 01 00 00 00 00 06 C5 04 FF 00 01 64
    39 01 00 00 00 00 03 F0 A5 A5
    39 01 00 00 00 00 03 FC A5 A5

    39 01 00 00 00 00 03 FC 5A 5A
    15 01 00 00 00 00 02 B0 86
    15 01 00 00 00 00 02 EB 01
    39 01 00 00 00 00 03 FC A5 A5

    39 01 00 00 00 00 03 F0 5A 5A
    15 01 00 00 00 00 02 B0 05
    15 01 00 00 00 00 02 B1 01
    15 01 00 00 00 00 02 B0 02
    15 01 00 00 00 00 02 B5 D3
    15 01 00 00 00 00 02 53 20
    39 01 00 00 00 00 03 F0 A5 A5

    05 01 00 00 00 00 01 29
    ];
    qcom,mdss-113mhz-osc-dsi-on-command = [

    07 01 00 00 00 00 01 01
    15 01 00 00 00 00 02 C3 00
    39 01 00 00 00 00 5A 0A
    10 00 00 89 30 80 0C 30
    05 A0 00 41 02 D0 02 D0
    02 00 02 C2 00 20 06 58
    00 0A 00 0F 01 E0 01 2D
    18 00 10 F0 03 0C 20 00
    06 0B 0B 33 0E 1C 2A 38
    46 54 62 69 70 77 79 7B
    7D 7E 01 02 01 00 09 40
    09 BE 19 FC 19 FA 19 F8
    1A 38 1A 78 1A B6 2A B6
    2A F4 2A F4 4B 34 63 74
    00

    05 01 00 00 0A 00 01 11

    15 00 00 00 00 00 02 35 00

    39 01 00 00 00 00 05 2A 00 00 05 9F
    39 01 00 00 00 00 05 2B 00 00 0C 2F

    39 01 00 00 00 00 03 F0 5A 5A
    39 01 00 00 00 00 0A B9 01 C0 3C 0B 00 00 00 11 03
    39 01 00 00 00 00 03 F0 A5 A5

    39 01 00 00 00 00 03 F0 5A 5A
    15 01 00 00 00 00 02 B0 45
    15 01 00 00 00 00 02 B5 48
    39 01 00 00 00 00 03 F0 A5 A5

    39 01 00 00 00 00 03 F0 5A 5A
    39 01 00 00 00 00 03 FC 5A 5A
    15 01 00 00 00 00 02 B0 1E
    39 01 00 00 00 00 06 C5 08 10 B4 24 FB
    39 01 00 00 00 00 03 F0 A5 A5
    39 01 00 00 00 00 03 FC A5 A5

    39 01 00 00 00 00 03 F0 5A 5A
    39 01 00 00 00 00 03 FC 5A 5A
    15 01 00 00 00 00 02 B0 37
    39 01 00 00 00 00 06 C5 04 FF 00 01 64
    39 01 00 00 00 00 03 F0 A5 A5
    39 01 00 00 00 00 03 FC A5 A5

    39 01 00 00 00 00 03 FC 5A 5A
    15 01 00 00 00 00 02 B0 86
    15 01 00 00 00 00 02 EB 01
    39 01 00 00 00 00 03 FC A5 A5

    39 01 00 00 00 00 03 F0 5A 5A
    15 01 00 00 00 00 02 B0 05
    15 01 00 00 00 00 02 B1 01
    15 01 00 00 00 00 02 B0 02
    15 01 00 00 00 00 02 B5 D3
    15 01 00 00 00 00 02 53 20
    39 01 00 00 00 00 03 F0 A5 A5

    05 01 00 00 00 00 01 29
    ];
    qcom,mdss-dsi-timing-switch-command-state = "dsi_hs_mode";
    qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
    qcom,mdss-113mhz-osc-dsi-on-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
    qcom,mdss-dsi-h-sync-pulse = <0>;
    qcom,mdss-dsi-off-command=[
    05 01 00 00 0A 00 02 28 00
    05 01 00 00 78 00 02 10 00
    ];
    qcom,mdss-dsi-panel-hbm-brightness-on-command = [

    29 00 00 00 00 00 03 F0 5A 5A
    15 00 00 00 00 00 02 B0 02
    15 00 00 00 00 00 02 B5 53
    29 00 00 00 00 00 03 F0 A5 A5

    29 00 00 00 00 00 03 F0 5A 5A
    15 00 00 00 00 00 02 C7 27
    15 00 00 00 00 00 02 B0 34
    15 00 00 00 00 00 02 B1 4B
    15 00 00 00 00 00 02 B0 06
    29 00 00 00 00 00 20 B1 10
    00 00 0F 03 06 02 0C 18 24
    3C 77 00 FF 00 00 00 00 00
    10 02 0C 18 24 3C 59 77 9B
    BE E2 06
    15 00 00 00 00 00 02 B0 06
    29 00 00 00 00 00 18 B5 14
    14 14 14 14 14 14 14 14 14
    14 14 14 14 14 14 14 14 14
    14 14 14 14
    15 00 00 00 00 00 02 B0 17
    15 00 00 00 00 00 02 95 30
    29 00 00 00 00 00 03 F0 A5 A5

    15 01 00 00 11 00 02 53 20
    ];
    qcom,mdss-dsi-panel-hbm-brightness-off-command = [

    29 00 00 00 00 00 03 F0 5A 5A
    15 00 00 00 00 00 02 B0 02
    15 00 00 00 00 00 02 B5 53
    29 00 00 00 00 00 03 F0 A5 A5

    29 00 00 00 00 00 03 51 03 FF
    29 00 00 00 00 00 03 F0 5A 5A
    15 00 00 00 00 00 02 C7 23
    15 00 00 00 00 00 02 B0 34
    15 00 00 00 00 00 02 B1 6D
    15 00 00 00 00 00 02 B0 06
    29 00 00 00 00 00 20 B1 40
    00 00 1F 0F 18 08 30 60 90
    F0 DC FC FC 00 00 01 12 23
    40 08 30 60 90 F0 66 DC 6C
    FA 8A 18
    15 00 00 00 00 00 02 B0 06
    29 00 00 00 00 00 18 B5 50
    50 50 50 50 50 50 50 50 50
    50 50 50 50 50 50 50 50 50
    50 50 50 50
    15 00 00 00 00 00 02 B0 17
    15 00 00 00 00 00 02 95 00
    29 01 00 00 11 00 03 F0 A5 A5
    ];
    qcom,mdss-dsi-panel-hbm-on-command-1 = [
    ];
    qcom,mdss-dsi-panel-hbm-on-command-2 = [
    ];
    qcom,mdss-dsi-panel-hbm-on-command-3 = [
    ];
    qcom,mdss-dsi-panel-hbm-on-command-4 = [
    ];
    qcom,mdss-dsi-panel-hbm-on-command-5 = [

    29 00 00 00 00 00 03 F0 5A 5A
    15 00 00 00 00 00 02 B0 02
    15 00 00 00 00 00 02 B5 93
    29 00 00 00 00 00 03 F0 A5 A5

    29 00 00 00 00 00 03 F0 5A 5A
    15 00 00 00 00 00 02 C7 27
    15 00 00 00 00 00 02 B0 34
    15 00 00 00 00 00 02 B1 4B
    15 00 00 00 00 00 02 B0 06
    29 00 00 00 00 00 20 B1 10
    00 00 0F 03 06 02 0C 18 24
    3C 77 00 FF 00 00 00 00 00
    10 02 0C 18 24 3C 59 77 9B
    BE E2 06
    15 00 00 00 00 00 02 B0 06
    29 00 00 00 00 00 18 B5 14
    14 14 14 14 14 14 14 14 14
    14 14 14 14 14 14 14 14 14
    14 14 14 14
    15 00 00 00 00 00 02 B0 17
    15 00 00 00 00 00 02 95 30
    29 01 00 00 14 00 03 F0 A5 A5

    15 00 00 00 00 00 02 53 20
    29 01 00 00 0D 00 03 51 0F FF

    29 00 00 00 00 00 03 F0 5A 5A
    15 00 00 00 00 00 02 92 00
    29 01 00 00 00 00 03 F0 A5 A5
    ];
    qcom,mdss-dsi-panel-hbm-off-command = [

    29 00 00 00 00 00 03 F0 5A 5A
    15 00 00 00 00 00 02 B0 02
    15 00 00 00 00 00 02 B5 13
    29 00 00 00 00 00 03 F0 A5 A5

    15 01 00 00 11 00 02 53 30

    29 00 00 00 00 00 03 F0 5A 5A
    15 00 00 00 00 00 02 92 02
    29 00 00 00 00 00 03 F0 A5 A5

    29 00 00 00 00 00 03 51 03 FF
    29 00 00 00 00 00 03 F0 5A 5A
    15 00 00 00 00 00 02 C7 23
    15 00 00 00 00 00 02 B0 34
    15 00 00 00 00 00 02 B1 6D
    15 00 00 00 00 00 02 B0 06
    29 00 00 00 00 00 20 B1 40
    00 00 1F 0F 18 08 30 60 90
    F0 DC FC FC 00 00 01 12 23
    40 08 30 60 90 F0 66 DC 6C
    FA 8A 18
    15 00 00 00 00 00 02 B0 06
    29 00 00 00 00 00 18 B5 50
    50 50 50 50 50 50 50 50 50
    50 50 50 50 50 50 50 50 50
    50 50 50 50
    15 00 00 00 00 00 02 B0 17
    15 00 00 00 00 00 02 95 00
    29 00 00 00 00 00 03 F0 A5 A5
    15 01 00 00 00 00 02 53 20
    ];
    qcom,mdss-dsi-panel-serial-num-pre-command = [
    39 01 00 00 00 00 03 F0 5A 5A
    37 01 00 00 05 00 02 10 00
    ];
    qcom,mdss-dsi-panel-serial-num-command = [
    06 01 00 00 00 00 01 A1 00
    ];
    qcom,mdss-dsi-panel-stage-info-command = [
    06 01 00 00 00 00 01 DB 00
    ];
    qcom,mdss-dsi-panel-production-info-command = [
    06 01 00 00 00 00 01 DC 00
    ];
    qcom,mdss-dsi-panel-serial-num-post-command = [
    39 01 00 00 00 00 03 F0 A5 A5
    ];
    qcom,mdss-dsi-panel-aod-on-command-1 = [
    ];
    qcom,mdss-dsi-panel-aod-on-command-2 = [
    ];
    qcom,mdss-dsi-panel-aod-off-command = [
    ];
    qcom,mdss-dsi-panel-aod-off-samsung-command = [
    ];
    qcom,mdss-dsi-panel-aod-off-new-command = [
    ];
    qcom,mdss-dsi-panel-aod-off-hbm-on-command = [

    29 00 00 00 00 00 03 F0 5A 5A
    15 00 00 00 00 00 02 B0 02
    15 00 00 00 00 00 02 B5 93
    29 00 00 00 00 00 03 F0 A5 A5

    29 00 00 00 00 00 03 F0 5A 5A
    15 00 00 00 00 00 02 C7 27
    15 00 00 00 00 00 02 B0 34
    15 00 00 00 00 00 02 B1 4B
    15 00 00 00 00 00 02 B0 06
    29 00 00 00 00 00 20 B1 10
    00 00 0F 03 06 02 0C 18 24
    3C 77 00 FF 00 00 00 00 00
    10 02 0C 18 24 3C 59 77 9B
    BE E2 06
    15 00 00 00 00 00 02 B0 06
    29 00 00 00 00 00 18 B5 14
    14 14 14 14 14 14 14 14 14
    14 14 14 14 14 14 14 14 14
    14 14 14 14
    15 00 00 00 00 00 02 B0 17
    15 00 00 00 00 00 02 95 30
    29 01 00 00 00 00 03 F0 A5 A5

    15 00 00 00 00 00 02 53 20
    29 01 00 00 00 00 03 51 0F FF

    29 00 00 00 00 00 03 F0 5A 5A
    15 00 00 00 00 00 02 92 00
    29 01 00 00 00 00 03 F0 A5 A5
    ];
    qcom,mdss-dsi-panel-hbm-off-aod-on-command = [

    29 00 00 00 00 00 03 F0 5A 5A
    15 00 00 00 00 00 02 B0 02
    15 00 00 00 00 00 02 B5 13
    29 00 00 00 00 00 03 F0 A5 A5

    29 00 00 00 00 00 03 F0 5A 5A
    15 00 00 00 00 00 02 92 02
    29 00 00 00 00 00 03 F0 A5 A5

    29 00 00 00 00 00 03 51 03 FF
    29 00 00 00 00 00 03 F0 5A 5A
    15 00 00 00 00 00 02 C7 23
    15 00 00 00 00 00 02 B0 34
    15 00 00 00 00 00 02 B1 6D
    15 00 00 00 00 00 02 B0 06
    29 00 00 00 00 00 20 B1 40
    00 00 1F 0F 18 08 30 60 90
    F0 DC FC FC 00 00 01 12 23
    40 08 30 60 90 F0 66 DC 6C
    FA 8A 18
    15 00 00 00 00 00 02 B0 06
    29 00 00 00 00 00 18 B5 50
    50 50 50 50 50 50 50 50 50
    50 50 50 50 50 50 50 50 50
    50 50 50 50
    15 00 00 00 00 00 02 B0 17
    15 00 00 00 00 00 02 95 00
    29 01 00 00 00 00 03 F0 A5 A5
    ];
    qcom,mdss-dsi-panel-gamma-flash-pre-read-1-command = [

    29 01 00 00 00 00 03 F0 5A 5A




    29 01 00 00 00 00 03 F1 F1 A2
    29 01 00 00 00 00 0D C1 00 00 00 06 00 00 00 00 00 00 00 05
    15 01 00 00 00 00 02 C0 03
    29 01 00 00 00 00 0C C1 00 00 00 01 40 02 00 00 00 00 10
    15 01 00 00 00 00 02 C0 03
    29 01 00 00 00 00 0E C1 00 00 00 6B 00 00 00 0A 00 00 00 05 01
    15 01 00 00 00 00 02 B0 07
    ];
    qcom,mdss-dsi-panel-gamma-flash-pre-read-2-command = [
    15 01 00 00 00 00 02 C0 03
    15 01 00 00 00 00 02 B0 08
    ];
    qcom,mdss-dsi-panel-gamma-flash-read-fb-command = [

    06 01 00 00 00 00 02 FB 00
    ];
    qcom,mdss-dsi-panel-level2-key-enable-command = [
    29 01 00 00 00 00 03 F0 5A 5A
    ];
    qcom,mdss-dsi-panel-gamma-otp-read-c8-smrps-command = [
    37 01 00 00 05 00 02 87 00
    ];
    qcom,mdss-dsi-panel-gamma-otp-read-c8-command = [
    06 01 00 00 00 00 02 C8 00
    ];
    qcom,mdss-dsi-panel-gamma-otp-read-c9-smrps-command = [
    37 01 00 00 00 00 02 B4 00
    ];
    qcom,mdss-dsi-panel-gamma-otp-read-c9-command = [
    06 01 00 00 00 00 02 C9 00
    ];
    qcom,mdss-dsi-panel-gamma-otp-read-b3-smrps-command = [
    37 01 00 00 00 00 02 2F 00
    ];
    qcom,mdss-dsi-panel-gamma-otp-read-b3-command = [
    06 01 00 00 00 00 02 B3 00
    ];
    qcom,mdss-dsi-panel-level2-key-disable-command = [
    29 01 00 00 00 00 03 F0 A5 A5
    ];
    qcom,mdss-dsi-panel-display-srgb-color-mode-on-command = [
    29 01 00 00 00 00 02 81 80
    29 01 00 00 00 00 03 F0 5A 5A
    29 01 00 00 00 00 02 B0 02
    29 01 00 00 00 00 16 67 F8 00 00 00 F0 00 05 00 EC 0A EA ED FD 01 F7 F1 EA 00 FF FE FE
    29 01 00 00 00 00 03 67 00 00
    29 01 00 00 00 00 03 F0 A5 A5
    ];
    qcom,mdss-dsi-panel-night-mode-on-command = [
    29 01 00 00 00 00 02 81 80
    29 01 00 00 00 00 03 F0 5A 5A
    29 01 00 00 00 00 02 B0 02
    29 01 00 00 00 00 16 67 E5 08 00 86 FF 00 04 03 F8 1B F0 E8 E9 03 ED DD F0 00 FF FE E4
    29 01 00 00 00 00 03 67 00 00
    29 01 00 00 00 00 03 F0 A5 A5
    ];
    qcom,mdss-dsi-panel-display-p3-mode-on-command = [
    29 01 00 00 00 00 02 81 80
    29 01 00 00 00 00 03 F0 5A 5A
    29 01 00 00 00 00 02 B0 02
    29 01 00 00 00 00 16 67 FF 04 00 11 E4 01 07 04 C0 16 F2 E0 F5 07 E3 EC E7 00 FC FF EA
    29 01 00 00 00 00 03 67 00 00
    29 01 00 00 00 00 03 F0 A5 A5
    ];
    qcom,mdss-dsi-panel-display-wide-color-mode-on-command = [
    29 01 00 00 00 00 02 81 80
    29 01 00 00 00 00 03 F0 5A 5A
    29 01 00 00 00 00 02 B0 02
    29 01 00 00 00 00 16 67 FF 00 00 00 FF 00 00 00 FF 00 FF FF FF 00 FF FF FF 00 FF FF FF
    29 01 00 00 00 00 03 67 00 00
    29 01 00 00 00 00 03 F0 A5 A5
    ];
    qcom,mdss-dsi-panel-dci-p3-off-command = [
    29 01 00 00 00 00 03 F0 5A 5A
    29 01 00 00 00 00 03 67 00 01
    29 01 00 00 00 00 03 F0 A5 A5
    ];
    qcom,mdss-dsi-laoding-effect-enable-command = [
    29 01 00 00 00 00 03 F0 5A 5A
    29 01 00 00 00 00 02 B0 01
    29 01 00 00 00 00 02 95 81
    29 01 00 00 00 00 02 B0 14
    29 01 00 00 00 00 03 95 FF 6D
    29 01 00 00 00 00 03 F0 A5 A5
    ];
    qcom,mdss-dsi-laoding-effect-disable-command = [
    29 01 00 00 00 00 03 F0 5A 5A
    29 01 00 00 00 00 02 B0 01
    29 01 00 00 00 00 02 95 A1
    29 01 00 00 00 00 02 B0 14
    29 01 00 00 00 00 03 95 28 28
    29 01 00 00 00 00 03 F0 A5 A5
    ];
    qcom,mdss-dsi-customer-srgb-enable-command = [
    29 01 00 00 00 00 02 81 80
    29 01 00 00 00 00 03 F0 5A 5A
    29 01 00 00 10 00 02 B0 02
    29 01 00 0A 00 00 16 67 EA 12 06 4A F4 14 09 02 BF 47 FC DC D3 0B E5 D2 F6 14 FF FF FF
    29 01 00 00 00 00 03 67 00 00
    29 01 00 00 00 00 03 F0 A5 A5
    ];
    qcom,mdss-dsi-customer-p3-enable-command = [
    29 01 00 00 00 00 02 81 80
    29 01 00 00 00 00 03 F0 5A 5A
    29 01 00 00 10 00 02 B0 02
    29 01 00 0A 00 00 16 67 FF 05 00 0B EB 00 07 00 FF 14 F8 EA F0 03 F5 DE F5 00 FF FF FF
    29 01 00 00 00 00 03 67 00 00
    29 01 00 00 00 00 03 F0 A5 A5
    ];
    qcom,mdss-dsi-seed-command = [
    15 00 00 00 00 00 02 81 80
    29 00 00 00 00 00 03 F0 5A 5A
    15 00 00 00 00 00 02 B0 02
    29 00 00 00 00 00 16 67 D3 03 00 11 E4 01 0B 06 F0 1A FA FC E5 09 F6 EA F3 01 FC FF EA
    29 00 00 00 00 00 03 67 00 00
    29 01 00 00 00 00 03 F0 A5 A5
    ];
    qcom,mdss-dsi-seed-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-customer-p3-enable-command-state = "dsi_hs_mode";
    qcom,mdss-dsi-customer-srgb-enable-command-state = "dsi_hs_mode";
    qcom,mdss-dsi-laoding-effect-enable-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-laoding-effect-disable-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-panel-display-srgb-color-mode-on-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-panel-display-p3-mode-on-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-panel-display-wide-color-mode-on-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-panel-night-mode-on-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-panel-dci-p3-off-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-panel-aod-off-new-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-panel-aod-off-samsung-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-panel-aod-off-hbm-on-command-state = "dsi_hs_mode";
    qcom,mdss-dsi-panel-hbm-off-aod-on-command-state = "dsi_hs_mode";
    qcom,mdss-dsi-panel-aod-on-command-1-state = "dsi_lp_mode";
    qcom,mdss-dsi-panel-aod-on-command-2-state = "dsi_lp_mode";
    qcom,mdss-dsi-panel-aod-off-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-panel-serial-num-pre-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-panel-serial-num-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-panel-state-info-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-panel-production-info-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-panel-serial-num-post-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-panel-hbm-brightness-on-command-state = "dsi_hs_mode";
    qcom,mdss-dsi-panel-hbm-brightness-off-command-state = "dsi_hs_mode";
    qcom,mdss-dsi-panel-hbm-on-command-1-state = "dsi_lp_mode";
    qcom,mdss-dsi-panel-hbm-on-command-2-state = "dsi_lp_mode";
    qcom,mdss-dsi-panel-hbm-on-command-3-state = "dsi_lp_mode";
    qcom,mdss-dsi-panel-hbm-on-command-4-state = "dsi_lp_mode";
    qcom,mdss-dsi-panel-hbm-on-command-5-state = "dsi_hs_mode";
    qcom,mdss-dsi-panel-hbm-off-command-state = "dsi_hs_mode";
    qcom,mdss-dsi-panel-gamma-flash-pre-read-1-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-panel-gamma-flash-pre-read-2-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-panel-gamma-flash-read-fb-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-panel-level2-key-enable-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-panel-gamma-otp-read-c8-smrps-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-panel-gamma-otp-read-c8-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-panel-gamma-otp-read-c9-smrps-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-panel-gamma-otp-read-c9-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-panel-gamma-otp-read-b3-smrps-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-panel-gamma-otp-read-b3-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-panel-level2-key-disable-command-state = "dsi_lp_mode";
    qcom,panel-roi-alignment=<720 65 720 65 720 65>;
    qcom,compression-mode = "dsc";
    qcom,lm-split = <720 720>;
    qcom,mdss-dsc-encoders = <2>;
    qcom,mdss-dsc-slice-height = <65>;
    qcom,mdss-dsc-slice-width = <720>;
    qcom,mdss-dsc-slice-per-pkt = <2>;
    qcom,mdss-dsc-bit-per-component = <8>;
    qcom,mdss-dsc-bit-per-pixel = <8>;
    qcom,mdss-dsc-block-prediction-enable;
    };

   timing@1{
    qcom,display-topology = <1 1 1>,<2 2 1>;
    qcom,default-topology-index = <1>;
    qcom,mdss-mdp-transfer-time-us = <8000>;
    qcom,mdss-dsi-panel-framerate = <90>;
    qcom,mdss-dsi-panel-clockrate = <1100000000>;
    qcom,mdss-dsi-panel-width = <1080>;
    qcom,mdss-dsi-panel-height = <2336>;
    qcom,mdss-dsi-h-front-porch = <16>;
    qcom,mdss-dsi-h-back-porch = <8>;
    qcom,mdss-dsi-h-pulse-width = <8>;
    qcom,mdss-dsi-h-sync-skew = <0>;
    qcom,mdss-dsi-v-back-porch = <8>;
    qcom,mdss-dsi-v-front-porch = <4>;
    qcom,mdss-dsi-v-pulse-width = <4>;
    qcom,mdss-dsi-h-left-border = <0>;
    qcom,mdss-dsi-h-right-border = <0>;
    qcom,mdss-dsi-v-top-border = <0>;
    qcom,mdss-dsi-v-bottom-border = <0>;
    qcom,mdss-dsi-panel-jitter = <0x4 0x1>;
    qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
    qcom,esd-check-enabled;
    qcom,mdss-dsi-panel-status-check-mode = "reg_read";
    qcom,mdss-dsi-panel-status-command = [06 01 00 01 05 00 02 0A 00];
    qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-panel-status-value = <0x9F>;
    qcom,mdss-dsi-panel-status-read-length = <1>;
    qcom,mdss-dsi-panel-id1-command = [06 01 00 00 00 00 02 0A 00];
    qcom,mdss-dsi-panel-id2-command = [06 01 00 00 00 00 02 0E 00];
    qcom,mdss-dsi-panel-id3-command = [06 01 00 00 00 00 02 0F 00];
    qcom,mdss-dsi-panel-id4-command = [06 01 00 00 00 00 02 C4 00];
    qcom,mdss-dsi-panel-id5-command = [06 01 00 00 00 00 02 E7 00];
    qcom,mdss-dsi-panel-id6-command = [06 01 00 00 00 00 02 EA 00];
    qcom,mdss-dsi-panel-id7-command = [06 01 00 00 00 00 02 FB 00];
    qcom,mdss-dsi-panel-read-register-open-command = [
    39 01 00 00 00 00 03 F0 5A 5A];
    qcom,mdss-dsi-panel-read-register-close-command = [
    39 01 00 00 00 00 03 F0 A5 A5];
    qcom,mdss-dsi-panel-read-esd-registed-longread-command = [
    37 01 00 00 05 00 02 22 00
    ];
    qcom,mdss-dsi-panel-id1-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-panel-id2-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-panel-id3-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-panel-id4-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-panel-id5-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-panel-id6-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-panel-id7-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-panel-read-register-open-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-panel-read-register-close-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-panel-read-esd-registed-longread-command-state = "dsi_lp_mode";



    qcom,dsi-select-clocks = "mux_byte_clk0", "mux_pixel_clk0",
       "src_byte_clk0", "src_pixel_clk0",
       "shadow_byte_clk0", "shadow_pixel_clk0";



    qcom,mdss-dsi-timing-switch-command = [
    29 01 00 00 00 00 03 F0 5A 5A

    07 01 00 00 00 00 01 01
    15 01 00 00 00 00 02 C3 01
    29 01 00 00 00 00 05 2A 00 00 04 37
    29 01 00 00 00 00 05 2B 00 00 09 1F
    39 01 00 00 00 00 59 0A
    11 00 00 89 30 80 09 20
    04 38 00 49 02 1C 02 1C
    02 00 02 0E 00 20 07 16
    00 07 00 0C 01 56 01 65
    18 00 10 F0 03 0C 20 00
    06 0B 0B 33 0E 1C 2A 38
    46 54 62 69 70 77 79 7B
    7D 7E 01 02 01 00 09 40
    09 BE 19 FC 19 FA 19 F8
    1A 38 1A 78 1A B6 2A F6
    2B 34 2B 74 3B 74 6B F4
    15 01 00 00 00 00 02 53 30

    29 01 00 00 00 00 03 F0 A5 A5
    ];
    qcom,mdss-dsi-panel-phy-timings = [00 24 0A 0A 26 25 09 0A 06 02 04 00 1E 1A];
    qcom,mdss-dsi-t-clk-pre = <0x1E>;
    qcom,mdss-dsi-t-clk-post = <0x1A>;
    qcom,mdss-dsi-on-command = [

    29 01 00 00 00 00 03 F0 5A 5A
    07 01 00 00 00 00 01 01
    15 01 00 00 00 00 02 C3 01
    39 01 00 00 00 00 59 0A
    11 00 00 89 30 80 09 20
    04 38 00 49 02 1C 02 1C
    02 00 02 0E 00 20 07 16
    00 07 00 0C 01 56 01 65
    18 00 10 F0 03 0C 20 00
    06 0B 0B 33 0E 1C 2A 38
    46 54 62 69 70 77 79 7B
    7D 7E 01 02 01 00 09 40
    09 BE 19 FC 19 FA 19 F8
    1A 38 1A 78 1A B6 2A F6
    2B 34 2B 74 3B 74 6B F4
    29 01 00 00 00 00 03 F0 A5 A5

    05 01 00 00 0A 00 01 11

    15 00 00 00 00 00 02 35 00

    29 01 00 00 00 00 05 2A 00 00 04 37
    29 01 00 00 00 00 05 2B 00 00 09 1F

    39 01 00 00 00 00 03 F0 5A 5A
    39 01 00 00 00 00 0A B9 01 C0 3C 0B 00 00 00 11 03
    39 01 00 00 00 00 03 F0 A5 A5

    39 01 00 00 00 00 03 F0 5A 5A
    15 01 00 00 00 00 02 B0 45
    15 01 00 00 00 00 02 B5 48
    39 01 00 00 00 00 03 F0 A5 A5

    39 01 00 00 00 00 03 F0 5A 5A
    39 01 00 00 00 00 03 FC 5A 5A
    15 01 00 00 00 00 02 B0 1E
    39 01 00 00 00 00 06 C5 09 10 B4 24 FB
    39 01 00 00 00 00 03 F0 A5 A5
    39 01 00 00 00 00 03 FC A5 A5

    39 01 00 00 00 00 03 F0 5A 5A
    39 01 00 00 00 00 03 FC 5A 5A
    15 01 00 00 00 00 02 B0 37
    39 01 00 00 00 00 06 C5 04 FF 00 01 64
    39 01 00 00 00 00 03 F0 A5 A5
    39 01 00 00 00 00 03 FC A5 A5

    39 01 00 00 00 00 03 FC 5A 5A
    15 01 00 00 00 00 02 B0 86
    15 01 00 00 00 00 02 EB 01
    39 01 00 00 00 00 03 FC A5 A5

    39 01 00 00 00 00 03 F0 5A 5A
    15 01 00 00 00 00 02 B0 05
    15 01 00 00 00 00 02 B1 01
    15 01 00 00 00 00 02 B0 02
    15 01 00 00 00 00 02 B5 D3
    15 01 00 00 00 00 02 53 30
    39 01 00 00 00 00 03 F0 A5 A5

    05 01 00 00 00 00 01 29
    ];
    qcom,mdss-113mhz-osc-dsi-on-command = [

    29 01 00 00 00 00 03 F0 5A 5A
    07 01 00 00 00 00 01 01
    15 01 00 00 00 00 02 C3 01
    39 01 00 00 00 00 59 0A
    11 00 00 89 30 80 09 20
    04 38 00 49 02 1C 02 1C
    02 00 02 0E 00 20 07 16
    00 07 00 0C 01 56 01 65
    18 00 10 F0 03 0C 20 00
    06 0B 0B 33 0E 1C 2A 38
    46 54 62 69 70 77 79 7B
    7D 7E 01 02 01 00 09 40
    09 BE 19 FC 19 FA 19 F8
    1A 38 1A 78 1A B6 2A F6
    2B 34 2B 74 3B 74 6B F4
    29 01 00 00 00 00 03 F0 A5 A5

    05 01 00 00 0A 00 01 11

    15 00 00 00 00 00 02 35 00

    29 01 00 00 00 00 05 2A 00 00 04 37
    29 01 00 00 00 00 05 2B 00 00 09 1F

    39 01 00 00 00 00 03 F0 5A 5A
    39 01 00 00 00 00 0A B9 01 C0 3C 0B 00 00 00 11 03
    39 01 00 00 00 00 03 F0 A5 A5

    39 01 00 00 00 00 03 F0 5A 5A
    15 01 00 00 00 00 02 B0 45
    15 01 00 00 00 00 02 B5 48
    39 01 00 00 00 00 03 F0 A5 A5

    39 01 00 00 00 00 03 F0 5A 5A
    39 01 00 00 00 00 03 FC 5A 5A
    15 01 00 00 00 00 02 B0 1E
    39 01 00 00 00 00 06 C5 08 10 B4 24 FB
    39 01 00 00 00 00 03 F0 A5 A5
    39 01 00 00 00 00 03 FC A5 A5

    39 01 00 00 00 00 03 F0 5A 5A
    39 01 00 00 00 00 03 FC 5A 5A
    15 01 00 00 00 00 02 B0 37
    39 01 00 00 00 00 06 C5 04 FF 00 01 64
    39 01 00 00 00 00 03 F0 A5 A5
    39 01 00 00 00 00 03 FC A5 A5

    39 01 00 00 00 00 03 FC 5A 5A
    15 01 00 00 00 00 02 B0 86
    15 01 00 00 00 00 02 EB 01
    39 01 00 00 00 00 03 FC A5 A5

    39 01 00 00 00 00 03 F0 5A 5A
    15 01 00 00 00 00 02 B0 05
    15 01 00 00 00 00 02 B1 01
    15 01 00 00 00 00 02 B0 02
    15 01 00 00 00 00 02 B5 D3
    15 01 00 00 00 00 02 53 30
    39 01 00 00 00 00 03 F0 A5 A5

    05 01 00 00 00 00 01 29
    ];
    qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
    qcom,mdss-113mhz-osc-dsi-on-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
    qcom,mdss-dsi-timing-switch-command-state = "dsi_hs_mode";
    qcom,mdss-dsi-h-sync-pulse = <0>;
    qcom,mdss-dsi-off-command=[
    05 01 00 00 0A 00 02 28 00
    05 01 00 00 78 00 02 10 00
    ];
    qcom,mdss-dsi-panel-hbm-brightness-on-command = [

    29 00 00 00 00 00 03 F0 5A 5A
    15 00 00 00 00 00 02 B0 02
    15 00 00 00 00 00 02 B5 53
    29 00 00 00 00 00 03 F0 A5 A5

    29 00 00 00 00 00 03 F0 5A 5A
    15 00 00 00 00 00 02 C7 27
    15 00 00 00 00 00 02 B0 34
    15 00 00 00 00 00 02 B1 4B
    15 00 00 00 00 00 02 B0 06
    29 00 00 00 00 00 20 B1 10
    00 00 0F 03 06 02 0C 18 24
    3C 77 00 FF 00 00 00 00 00
    10 02 0C 18 24 3C 59 77 9B
    BE E2 06
    15 00 00 00 00 00 02 B0 06
    29 00 00 00 00 00 18 B5 14
    14 14 14 14 14 14 14 14 14
    14 14 14 14 14 14 14 14 14
    14 14 14 14
    15 00 00 00 00 00 02 B0 17
    15 00 00 00 00 00 02 95 30
    29 00 00 00 00 00 03 F0 A5 A5

    15 01 00 00 0C 00 02 53 30
    ];
    qcom,mdss-dsi-panel-hbm-brightness-off-command = [

    29 00 00 00 00 00 03 F0 5A 5A
    15 00 00 00 00 00 02 B0 02
    15 00 00 00 00 00 02 B5 53
    29 00 00 00 00 00 03 F0 A5 A5

    29 00 00 00 00 00 03 51 03 FF
    29 00 00 00 00 00 03 F0 5A 5A
    15 00 00 00 00 00 02 C7 23
    15 00 00 00 00 00 02 B0 34
    15 00 00 00 00 00 02 B1 6D
    15 00 00 00 00 00 02 B0 06
    29 00 00 00 00 00 20 B1 40
    00 00 1F 0F 18 08 30 60 90
    F0 DC FC FC 00 00 01 12 23
    40 08 30 60 90 F0 66 DC 6C
    FA 8A 18
    15 00 00 00 00 00 02 B0 06
    29 00 00 00 00 00 18 B5 50
    50 50 50 50 50 50 50 50 50
    50 50 50 50 50 50 50 50 50
    50 50 50 50
    15 00 00 00 00 00 02 B0 17
    15 00 00 00 00 00 02 95 00
    29 01 00 00 0C 00 03 F0 A5 A5
    ];
    qcom,mdss-dsi-panel-hbm-on-command-1 = [
    ];
    qcom,mdss-dsi-panel-hbm-on-command-2 = [
    ];
    qcom,mdss-dsi-panel-hbm-on-command-3 = [
    ];
    qcom,mdss-dsi-panel-hbm-on-command-4 = [
    ];
    qcom,mdss-dsi-panel-hbm-on-command-5 = [

    29 00 00 00 00 00 03 F0 5A 5A
    15 00 00 00 00 00 02 B0 02
    15 00 00 00 00 00 02 B5 93
    29 00 00 00 00 00 03 F0 A5 A5

    29 00 00 00 00 00 03 F0 5A 5A
    15 00 00 00 00 00 02 C7 27
    15 00 00 00 00 00 02 B0 34
    15 00 00 00 00 00 02 B1 4B
    15 00 00 00 00 00 02 B0 06
    29 00 00 00 00 00 20 B1 10
    00 00 0F 03 06 02 0C 18 24
    3C 77 00 FF 00 00 00 00 00
    10 02 0C 18 24 3C 59 77 9B
    BE E2 06
    15 00 00 00 00 00 02 B0 06
    29 00 00 00 00 00 18 B5 14
    14 14 14 14 14 14 14 14 14
    14 14 14 14 14 14 14 14 14
    14 14 14 14
    15 00 00 00 00 00 02 B0 17
    15 00 00 00 00 00 02 95 30
    29 01 00 00 10 00 03 F0 A5 A5

    15 00 00 00 00 00 02 53 30
    29 01 00 00 0C 00 03 51 0F FF

    29 00 00 00 00 00 03 F0 5A 5A
    15 00 00 00 00 00 02 92 00
    29 00 00 00 00 00 03 F0 A5 A5

    15 01 00 00 00 00 02 53 30
    ];
    qcom,mdss-dsi-panel-hbm-off-command = [

    29 00 00 00 00 00 03 F0 5A 5A
    15 00 00 00 00 00 02 B0 02
    15 00 00 00 00 00 02 B5 13
    29 00 00 00 00 00 03 F0 A5 A5

    29 00 00 00 00 00 03 F0 5A 5A
    15 00 00 00 00 00 02 92 02
    29 00 00 00 00 00 03 F0 A5 A5

    29 00 00 00 00 00 03 51 03 FF
    29 00 00 00 00 00 03 F0 5A 5A
    15 00 00 00 00 00 02 C7 23
    15 00 00 00 00 00 02 B0 34
    15 00 00 00 00 00 02 B1 6D
    15 00 00 00 00 00 02 B0 06
    29 00 00 00 00 00 20 B1 40
    00 00 1F 0F 18 08 30 60 90
    F0 DC FC FC 00 00 01 12 23
    40 08 30 60 90 F0 66 DC 6C
    FA 8A 18
    15 00 00 00 00 00 02 B0 06
    29 00 00 00 00 00 18 B5 50
    50 50 50 50 50 50 50 50 50
    50 50 50 50 50 50 50 50 50
    50 50 50 50
    15 00 00 00 00 00 02 B0 17
    15 00 00 00 00 00 02 95 00
    29 01 00 00 00 00 03 F0 A5 A5
    ];
    qcom,mdss-dsi-panel-serial-num-pre-command = [
    39 01 00 00 00 00 03 F0 5A 5A
    37 01 00 00 05 00 02 10 00
    ];
    qcom,mdss-dsi-panel-serial-num-command = [
    06 01 00 00 00 00 01 A1 00
    ];
    qcom,mdss-dsi-panel-stage-info-command = [
    06 01 00 00 00 00 01 DB 00
    ];
    qcom,mdss-dsi-panel-production-info-command = [
    06 01 00 00 00 00 01 DC 00
    ];
    qcom,mdss-dsi-panel-serial-num-post-command = [
    39 01 00 00 00 00 03 F0 A5 A5
    ];
    qcom,mdss-dsi-panel-aod-on-command-1 = [
    ];
    qcom,mdss-dsi-panel-aod-on-command-2 = [
    ];
    qcom,mdss-dsi-panel-aod-off-command = [
    ];
    qcom,mdss-dsi-panel-aod-off-samsung-command = [
    ];
    qcom,mdss-dsi-panel-aod-off-new-command = [
    ];
    qcom,mdss-dsi-panel-aod-off-hbm-on-command = [

    29 00 00 00 00 00 03 F0 5A 5A
    15 00 00 00 00 00 02 B0 02
    15 00 00 00 00 00 02 B5 93
    29 00 00 00 00 00 03 F0 A5 A5

    29 00 00 00 00 00 03 F0 5A 5A
    15 00 00 00 00 00 02 C7 27
    15 00 00 00 00 00 02 B0 34
    15 00 00 00 00 00 02 B1 4B
    15 00 00 00 00 00 02 B0 06
    29 00 00 00 00 00 20 B1 10
    00 00 0F 03 06 02 0C 18 24
    3C 77 00 FF 00 00 00 00 00
    10 02 0C 18 24 3C 59 77 9B
    BE E2 06
    15 00 00 00 00 00 02 B0 06
    29 00 00 00 00 00 18 B5 14
    14 14 14 14 14 14 14 14 14
    14 14 14 14 14 14 14 14 14
    14 14 14 14
    15 00 00 00 00 00 02 B0 17
    15 00 00 00 00 00 02 95 30
    29 01 00 00 00 00 03 F0 A5 A5

    15 00 00 00 00 00 02 53 30
    29 01 00 00 00 00 03 51 0F FF

    29 00 00 00 00 00 03 F0 5A 5A
    15 00 00 00 00 00 02 92 00
    29 00 00 00 00 00 03 F0 A5 A5

    15 01 00 00 00 00 02 53 30
    ];
    qcom,mdss-dsi-panel-hbm-off-aod-on-command = [

    29 00 00 00 00 00 03 F0 5A 5A
    15 00 00 00 00 00 02 B0 02
    15 00 00 00 00 00 02 B5 13
    29 00 00 00 00 00 03 F0 A5 A5

    29 00 00 00 00 00 03 F0 5A 5A
    15 00 00 00 00 00 02 92 02
    29 00 00 00 00 00 03 F0 A5 A5

    29 00 00 00 00 00 03 51 03 FF
    29 00 00 00 00 00 03 F0 5A 5A
    15 00 00 00 00 00 02 C7 23
    15 00 00 00 00 00 02 B0 34
    15 00 00 00 00 00 02 B1 6D
    15 00 00 00 00 00 02 B0 06
    29 00 00 00 00 00 20 B1 40
    00 00 1F 0F 18 08 30 60 90
    F0 DC FC FC 00 00 01 12 23
    40 08 30 60 90 F0 66 DC 6C
    FA 8A 18
    15 00 00 00 00 00 02 B0 06
    29 00 00 00 00 00 18 B5 50
    50 50 50 50 50 50 50 50 50
    50 50 50 50 50 50 50 50 50
    50 50 50 50
    15 00 00 00 00 00 02 B0 17
    15 00 00 00 00 00 02 95 00
    29 01 00 00 00 00 03 F0 A5 A5
    ];
    qcom,mdss-dsi-panel-gamma-flash-pre-read-1-command = [

    29 01 00 00 00 00 03 F0 5A 5A




    29 01 00 00 00 00 03 F1 F1 A2
    29 01 00 00 00 00 0D C1 00 00 00 06 00 00 00 00 00 00 00 05
    15 01 00 00 00 00 02 C0 03
    29 01 00 00 00 00 0C C1 00 00 00 01 40 02 00 00 00 00 10
    15 01 00 00 00 00 02 C0 03
    29 01 00 00 00 00 0E C1 00 00 00 6B 00 00 00 0A 00 00 00 05 01
    15 01 00 00 00 00 02 B0 07
    ];
    qcom,mdss-dsi-panel-gamma-flash-pre-read-2-command = [
    15 01 00 00 00 00 02 C0 03
    15 01 00 00 00 00 02 B0 08
    ];
    qcom,mdss-dsi-panel-gamma-flash-read-fb-command = [

    06 01 00 00 00 00 02 FB 00
    ];
    qcom,mdss-dsi-panel-level2-key-enable-command = [
    29 01 00 00 00 00 03 F0 5A 5A
    ];
    qcom,mdss-dsi-panel-gamma-otp-read-c8-smrps-command = [
    37 01 00 00 00 00 02 87 00
    ];
    qcom,mdss-dsi-panel-gamma-otp-read-c8-command = [
    06 01 00 00 00 00 02 C8 00
    ];
    qcom,mdss-dsi-panel-gamma-otp-read-c9-smrps-command = [
    37 01 00 00 00 00 02 B4 00
    ];
    qcom,mdss-dsi-panel-gamma-otp-read-c9-command = [
    06 01 00 00 00 00 02 C9 00
    ];
    qcom,mdss-dsi-panel-gamma-otp-read-b3-smrps-command = [
    37 01 00 00 00 00 02 2F 00
    ];
    qcom,mdss-dsi-panel-gamma-otp-read-b3-command = [
    06 01 00 00 00 00 02 B3 00
    ];
    qcom,mdss-dsi-panel-level2-key-disable-command = [
    29 01 00 00 00 00 03 F0 A5 A5
    ];
    qcom,mdss-dsi-panel-display-srgb-color-mode-on-command = [
    29 01 00 00 00 00 02 81 80
    29 01 00 00 00 00 03 F0 5A 5A
    29 01 00 00 00 00 02 B0 02
    29 01 00 00 00 00 16 67 F8 00 00 00 F0 00 05 00 EC 0A EA ED FD 01 F7 F1 EA 00 FF FE FE
    29 01 00 00 00 00 03 67 00 00
    29 01 00 00 00 00 03 F0 A5 A5
    ];
    qcom,mdss-dsi-panel-night-mode-on-command = [
    29 01 00 00 00 00 02 81 80
    29 01 00 00 00 00 03 F0 5A 5A
    29 01 00 00 00 00 02 B0 02
    29 01 00 00 00 00 16 67 E5 08 00 86 FF 00 04 03 F8 1B F0 E8 E9 03 ED DD F0 00 FF FE E4
    29 01 00 00 00 00 03 67 00 00
    29 01 00 00 00 00 03 F0 A5 A5
    ];
    qcom,mdss-dsi-panel-display-p3-mode-on-command = [
    29 01 00 00 00 00 02 81 80
    29 01 00 00 00 00 03 F0 5A 5A
    29 01 00 00 00 00 02 B0 02
    29 01 00 00 00 00 16 67 FF 04 00 11 E4 01 07 04 C0 16 F2 E0 F5 07 E3 EC E7 00 FC FF EA
    29 01 00 00 00 00 03 67 00 00
    29 01 00 00 00 00 03 F0 A5 A5
    ];
    qcom,mdss-dsi-panel-display-wide-color-mode-on-command = [
    29 01 00 00 00 00 02 81 80
    29 01 00 00 00 00 03 F0 5A 5A
    29 01 00 00 00 00 02 B0 02
    29 01 00 00 00 00 16 67 FF 00 00 00 FF 00 00 00 FF 00 FF FF FF 00 FF FF FF 00 FF FF FF
    29 01 00 00 00 00 03 67 00 00
    29 01 00 00 00 00 03 F0 A5 A5
    ];
    qcom,mdss-dsi-panel-dci-p3-off-command = [
    29 01 00 00 00 00 03 F0 5A 5A
    29 01 00 00 00 00 03 67 00 01
    29 01 00 00 00 00 03 F0 A5 A5
    ];
    qcom,mdss-dsi-laoding-effect-enable-command = [
    29 01 00 00 00 00 03 F0 5A 5A
    29 01 00 00 00 00 02 B0 01
    29 01 00 00 00 00 02 95 81
    29 01 00 00 00 00 02 B0 14
    29 01 00 00 00 00 03 95 FF 6D
    29 01 00 00 00 00 03 F0 A5 A5
    ];
    qcom,mdss-dsi-laoding-effect-disable-command = [
    29 01 00 00 00 00 03 F0 5A 5A
    29 01 00 00 00 00 02 B0 01
    29 01 00 00 00 00 02 95 A1
    29 01 00 00 00 00 02 B0 14
    29 01 00 00 00 00 03 95 28 28
    29 01 00 00 00 00 03 F0 A5 A5
    ];
    qcom,mdss-dsi-customer-srgb-enable-command = [
    29 01 00 00 00 00 02 81 80
    29 01 00 00 00 00 03 F0 5A 5A
    29 01 00 00 10 00 02 B0 02
    29 01 00 0A 00 00 16 67 EA 12 06 4A F4 14 09 02 BF 47 FC DC D3 0B E5 D2 F6 14 FF FF FF
    29 01 00 00 00 00 03 67 00 00
    29 01 00 00 00 00 03 F0 A5 A5
    ];
    qcom,mdss-dsi-customer-p3-enable-command = [
    29 01 00 00 00 00 02 81 80
    29 01 00 00 00 00 03 F0 5A 5A
    29 01 00 00 10 00 02 B0 02
    29 01 00 0A 00 00 16 67 FF 05 00 0B EB 00 07 00 FF 14 F8 EA F0 03 F5 DE F5 00 FF FF FF
    29 01 00 00 00 00 03 67 00 00
    29 01 00 00 00 00 03 F0 A5 A5
    ];
    qcom,mdss-dsi-seed-command = [
    15 00 00 00 00 00 02 81 80
    29 00 00 00 00 00 03 F0 5A 5A
    15 00 00 00 00 00 02 B0 02
    29 00 00 00 00 00 16 67 D3 03 00 11 E4 01 0B 06 F0 1A FA FC E5 09 F6 EA F3 01 FC FF EA
    29 00 00 00 00 00 03 67 00 00
    29 01 00 00 00 00 03 F0 A5 A5
    ];
    qcom,mdss-dsi-seed-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-customer-p3-enable-command-state = "dsi_hs_mode";
    qcom,mdss-dsi-customer-srgb-enable-command-state = "dsi_hs_mode";
    qcom,mdss-dsi-laoding-effect-enable-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-laoding-effect-disable-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-panel-display-srgb-color-mode-on-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-panel-display-p3-mode-on-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-panel-display-wide-color-mode-on-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-panel-night-mode-on-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-panel-dci-p3-off-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-panel-aod-off-new-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-panel-aod-off-samsung-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-panel-aod-off-hbm-on-command-state = "dsi_hs_mode";
    qcom,mdss-dsi-panel-hbm-off-aod-on-command-state = "dsi_hs_mode";
    qcom,mdss-dsi-panel-aod-on-command-1-state = "dsi_lp_mode";
    qcom,mdss-dsi-panel-aod-on-command-2-state = "dsi_lp_mode";
    qcom,mdss-dsi-panel-aod-off-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-panel-serial-num-pre-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-panel-serial-num-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-panel-state-info-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-panel-production-info-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-panel-serial-num-post-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-panel-hbm-brightness-on-command-state = "dsi_hs_mode";
    qcom,mdss-dsi-panel-hbm-brightness-off-command-state = "dsi_hs_mode";
    qcom,mdss-dsi-panel-hbm-on-command-1-state = "dsi_lp_mode";
    qcom,mdss-dsi-panel-hbm-on-command-2-state = "dsi_lp_mode";
    qcom,mdss-dsi-panel-hbm-on-command-3-state = "dsi_lp_mode";
    qcom,mdss-dsi-panel-hbm-on-command-4-state = "dsi_lp_mode";
    qcom,mdss-dsi-panel-hbm-on-command-5-state = "dsi_hs_mode";
    qcom,mdss-dsi-panel-hbm-off-command-state = "dsi_hs_mode";
    qcom,mdss-dsi-panel-gamma-flash-pre-read-1-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-panel-gamma-flash-pre-read-2-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-panel-gamma-flash-read-fb-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-panel-level2-key-enable-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-panel-gamma-otp-read-c8-smrps-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-panel-gamma-otp-read-c8-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-panel-gamma-otp-read-c9-smrps-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-panel-gamma-otp-read-c9-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-panel-gamma-otp-read-b3-smrps-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-panel-gamma-otp-read-b3-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-panel-level2-key-disable-command-state = "dsi_lp_mode";
    qcom,panel-roi-alignment=<540 73 540 73 540 73>;
    qcom,compression-mode = "dsc";
    qcom,lm-split = <540 540>;
    qcom,mdss-dsc-encoders = <2>;
    qcom,mdss-dsc-slice-height = <73>;
    qcom,mdss-dsc-slice-width = <540>;
    qcom,mdss-dsc-slice-per-pkt = <2>;
    qcom,mdss-dsc-bit-per-component = <8>;
    qcom,mdss-dsc-bit-per-pixel = <8>;
    qcom,mdss-dsc-block-prediction-enable;
    };

   timing@2{
    qcom,display-topology = <1 1 1>,<2 2 1>;
    qcom,default-topology-index = <1>;
    qcom,mdss-mdp-transfer-time-us = <8000>;
    qcom,mdss-dsi-timing-default;
    qcom,mdss-dsi-panel-framerate = <60>;
    qcom,mdss-dsi-panel-clockrate = <1100000000>;
    qcom,mdss-dsi-panel-phy-timings = [00 24 0A 0A 26 25 09 0A 06 02 04 00 1E 1A];
    qcom,mdss-dsi-panel-width = <1080>;
    qcom,mdss-dsi-panel-height = <2336>;
    qcom,mdss-dsi-h-front-porch = <16>;
    qcom,mdss-dsi-h-back-porch = <8>;
    qcom,mdss-dsi-h-pulse-width = <8>;
    qcom,mdss-dsi-h-sync-skew = <0>;
    qcom,mdss-dsi-v-back-porch = <1156>;
    qcom,mdss-dsi-v-front-porch = <400>;
    qcom,mdss-dsi-v-pulse-width = <28>;
    qcom,mdss-dsi-h-left-border = <0>;
    qcom,mdss-dsi-h-right-border = <0>;
    qcom,mdss-dsi-v-top-border = <0>;
    qcom,mdss-dsi-v-bottom-border = <0>;
    qcom,mdss-dsi-panel-jitter = <0x4 0x1>;
    qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
    qcom,esd-check-enabled;
    qcom,mdss-dsi-panel-status-check-mode = "reg_read";
    qcom,mdss-dsi-panel-status-command = [06 01 00 01 05 00 02 0A 00];
    qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-panel-status-value = <0x9F>;
    qcom,mdss-dsi-panel-status-read-length = <1>;
    qcom,mdss-dsi-panel-id1-command = [06 01 00 00 00 00 02 0A 00];
    qcom,mdss-dsi-panel-id2-command = [06 01 00 00 00 00 02 0E 00];
    qcom,mdss-dsi-panel-id3-command = [06 01 00 00 00 00 02 0F 00];
    qcom,mdss-dsi-panel-id4-command = [06 01 00 00 00 00 02 C4 00];
    qcom,mdss-dsi-panel-id5-command = [06 01 00 00 00 00 02 E7 00];
    qcom,mdss-dsi-panel-id6-command = [06 01 00 00 00 00 02 EA 00];
    qcom,mdss-dsi-panel-id7-command = [06 01 00 00 00 00 02 FB 00];
    qcom,mdss-dsi-panel-read-register-open-command = [
    39 01 00 00 00 00 03 F0 5A 5A
    ];
    qcom,mdss-dsi-panel-read-register-close-command = [
    39 01 00 00 00 00 03 F0 A5 A5
    ];
    qcom,mdss-dsi-panel-read-esd-registed-longread-command = [
    37 01 00 00 05 00 02 22 00
    ];
    qcom,mdss-dsi-panel-id1-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-panel-id2-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-panel-id3-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-panel-id4-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-panel-id5-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-panel-id6-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-panel-id7-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-panel-read-register-open-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-panel-read-register-close-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-panel-read-esd-registed-longread-command-state = "dsi_lp_mode";

    qcom,dsi-select-clocks = "mux_byte_clk0", "mux_pixel_clk0",
     "src_byte_clk0", "src_pixel_clk0",
     "shadow_byte_clk0", "shadow_pixel_clk0";


    qcom,mdss-dsi-timing-switch-command = [
    29 01 00 00 00 00 03 F0 5A 5A

    07 01 00 00 00 00 01 01
    15 01 00 00 00 00 02 C3 01
    29 01 00 00 00 00 05 2A 00 00 04 37
    29 01 00 00 00 00 05 2B 00 00 09 1F
    39 01 00 00 00 00 59 0A
    11 00 00 89 30 80 09 20
    04 38 00 49 02 1C 02 1C
    02 00 02 0E 00 20 07 16
    00 07 00 0C 01 56 01 65
    18 00 10 F0 03 0C 20 00
    06 0B 0B 33 0E 1C 2A 38
    46 54 62 69 70 77 79 7B
    7D 7E 01 02 01 00 09 40
    09 BE 19 FC 19 FA 19 F8
    1A 38 1A 78 1A B6 2A F6
    2B 34 2B 74 3B 74 6B F4
    15 01 00 00 00 00 02 53 20

    29 01 00 00 00 00 03 F0 A5 A5
    ];
    qcom,mdss-dsi-t-clk-pre = <0x1E>;
    qcom,mdss-dsi-t-clk-post = <0x1A>;
    qcom,mdss-dsi-on-command = [

    29 01 00 00 00 00 03 F0 5A 5A
    07 01 00 00 00 00 01 01
    15 01 00 00 00 00 02 C3 01
    39 01 00 00 00 00 59 0A
    11 00 00 89 30 80 09 20
    04 38 00 49 02 1C 02 1C
    02 00 02 0E 00 20 07 16
    00 07 00 0C 01 56 01 65
    18 00 10 F0 03 0C 20 00
    06 0B 0B 33 0E 1C 2A 38
    46 54 62 69 70 77 79 7B
    7D 7E 01 02 01 00 09 40
    09 BE 19 FC 19 FA 19 F8
    1A 38 1A 78 1A B6 2A F6
    2B 34 2B 74 3B 74 6B F4
    29 01 00 00 00 00 03 F0 A5 A5

    05 01 00 00 0A 00 01 11

    15 00 00 00 00 00 02 35 00

    29 01 00 00 00 00 05 2A 00 00 04 37
    29 01 00 00 00 00 05 2B 00 00 09 1F

    39 01 00 00 00 00 03 F0 5A 5A
    39 01 00 00 00 00 0A B9 01 C0 3C 0B 00 00 00 11 03
    39 01 00 00 00 00 03 F0 A5 A5

    39 01 00 00 00 00 03 F0 5A 5A
    15 01 00 00 00 00 02 B0 45
    15 01 00 00 00 00 02 B5 48
    39 01 00 00 00 00 03 F0 A5 A5

    39 01 00 00 00 00 03 F0 5A 5A
    39 01 00 00 00 00 03 FC 5A 5A
    15 01 00 00 00 00 02 B0 1E
    39 01 00 00 00 00 06 C5 09 10 B4 24 FB
    39 01 00 00 00 00 03 F0 A5 A5
    39 01 00 00 00 00 03 FC A5 A5

    39 01 00 00 00 00 03 F0 5A 5A
    39 01 00 00 00 00 03 FC 5A 5A
    15 01 00 00 00 00 02 B0 37
    39 01 00 00 00 00 06 C5 04 FF 00 01 64
    39 01 00 00 00 00 03 F0 A5 A5
    39 01 00 00 00 00 03 FC A5 A5

    39 01 00 00 00 00 03 FC 5A 5A
    15 01 00 00 00 00 02 B0 86
    15 01 00 00 00 00 02 EB 01
    39 01 00 00 00 00 03 FC A5 A5

    39 01 00 00 00 00 03 F0 5A 5A
    15 01 00 00 00 00 02 B0 05
    15 01 00 00 00 00 02 B1 01
    15 01 00 00 00 00 02 B0 02
    15 01 00 00 00 00 02 B5 D3
    15 01 00 00 00 00 02 53 20
    39 01 00 00 00 00 03 F0 A5 A5

    05 01 00 00 00 00 01 29
    ];
    qcom,mdss-113mhz-osc-dsi-on-command = [

    29 01 00 00 00 00 03 F0 5A 5A
    07 01 00 00 00 00 01 01
    15 01 00 00 00 00 02 C3 01
    39 01 00 00 00 00 59 0A
    11 00 00 89 30 80 09 20
    04 38 00 49 02 1C 02 1C
    02 00 02 0E 00 20 07 16
    00 07 00 0C 01 56 01 65
    18 00 10 F0 03 0C 20 00
    06 0B 0B 33 0E 1C 2A 38
    46 54 62 69 70 77 79 7B
    7D 7E 01 02 01 00 09 40
    09 BE 19 FC 19 FA 19 F8
    1A 38 1A 78 1A B6 2A F6
    2B 34 2B 74 3B 74 6B F4
    29 01 00 00 00 00 03 F0 A5 A5

    05 01 00 00 0A 00 01 11

    15 00 00 00 00 00 02 35 00

    29 01 00 00 00 00 05 2A 00 00 04 37
    29 01 00 00 00 00 05 2B 00 00 09 1F

    39 01 00 00 00 00 03 F0 5A 5A
    39 01 00 00 00 00 0A B9 01 C0 3C 0B 00 00 00 11 03
    39 01 00 00 00 00 03 F0 A5 A5

    39 01 00 00 00 00 03 F0 5A 5A
    15 01 00 00 00 00 02 B0 45
    15 01 00 00 00 00 02 B5 48
    39 01 00 00 00 00 03 F0 A5 A5

    39 01 00 00 00 00 03 F0 5A 5A
    39 01 00 00 00 00 03 FC 5A 5A
    15 01 00 00 00 00 02 B0 1E
    39 01 00 00 00 00 06 C5 08 10 B4 24 FB
    39 01 00 00 00 00 03 F0 A5 A5
    39 01 00 00 00 00 03 FC A5 A5

    39 01 00 00 00 00 03 F0 5A 5A
    39 01 00 00 00 00 03 FC 5A 5A
    15 01 00 00 00 00 02 B0 37
    39 01 00 00 00 00 06 C5 04 FF 00 01 64
    39 01 00 00 00 00 03 F0 A5 A5
    39 01 00 00 00 00 03 FC A5 A5

    39 01 00 00 00 00 03 FC 5A 5A
    15 01 00 00 00 00 02 B0 86
    15 01 00 00 00 00 02 EB 01
    39 01 00 00 00 00 03 FC A5 A5

    39 01 00 00 00 00 03 F0 5A 5A
    15 01 00 00 00 00 02 B0 05
    15 01 00 00 00 00 02 B1 01
    15 01 00 00 00 00 02 B0 02
    15 01 00 00 00 00 02 B5 D3
    15 01 00 00 00 00 02 53 20
    39 01 00 00 00 00 03 F0 A5 A5

    05 01 00 00 00 00 01 29
    ];
    qcom,mdss-dsi-timing-switch-command-state = "dsi_hs_mode";
    qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
    qcom,mdss-113mhz-osc-dsi-on-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
    qcom,mdss-dsi-h-sync-pulse = <0>;
    qcom,mdss-dsi-off-command=[
    05 01 00 00 0A 00 02 28 00
    05 01 00 00 78 00 02 10 00
    ];
    qcom,mdss-dsi-panel-hbm-brightness-on-command = [

    29 00 00 00 00 00 03 F0 5A 5A
    15 00 00 00 00 00 02 B0 02
    15 00 00 00 00 00 02 B5 53
    29 00 00 00 00 00 03 F0 A5 A5

    29 00 00 00 00 00 03 F0 5A 5A
    15 00 00 00 00 00 02 C7 27
    15 00 00 00 00 00 02 B0 34
    15 00 00 00 00 00 02 B1 4B
    15 00 00 00 00 00 02 B0 06
    29 00 00 00 00 00 20 B1 10
    00 00 0F 03 06 02 0C 18 24
    3C 77 00 FF 00 00 00 00 00
    10 02 0C 18 24 3C 59 77 9B
    BE E2 06
    15 00 00 00 00 00 02 B0 06
    29 00 00 00 00 00 18 B5 14
    14 14 14 14 14 14 14 14 14
    14 14 14 14 14 14 14 14 14
    14 14 14 14
    15 00 00 00 00 00 02 B0 17
    15 00 00 00 00 00 02 95 30
    29 00 00 00 00 00 03 F0 A5 A5

    15 01 00 00 11 00 02 53 20
    ];
    qcom,mdss-dsi-panel-hbm-brightness-off-command = [

    29 00 00 00 00 00 03 F0 5A 5A
    15 00 00 00 00 00 02 B0 02
    15 00 00 00 00 00 02 B5 53
    29 00 00 00 00 00 03 F0 A5 A5

    29 00 00 00 00 00 03 51 03 FF
    29 00 00 00 00 00 03 F0 5A 5A
    15 00 00 00 00 00 02 C7 23
    15 00 00 00 00 00 02 B0 34
    15 00 00 00 00 00 02 B1 6D
    15 00 00 00 00 00 02 B0 06
    29 00 00 00 00 00 20 B1 40
    00 00 1F 0F 18 08 30 60 90
    F0 DC FC FC 00 00 01 12 23
    40 08 30 60 90 F0 66 DC 6C
    FA 8A 18
    15 00 00 00 00 00 02 B0 06
    29 00 00 00 00 00 18 B5 50
    50 50 50 50 50 50 50 50 50
    50 50 50 50 50 50 50 50 50
    50 50 50 50
    15 00 00 00 00 00 02 B0 17
    15 00 00 00 00 00 02 95 00
    29 01 00 00 11 00 03 F0 A5 A5
    ];
    qcom,mdss-dsi-panel-hbm-on-command-1 = [
    ];
    qcom,mdss-dsi-panel-hbm-on-command-2 = [
    ];
    qcom,mdss-dsi-panel-hbm-on-command-3 = [
    ];
    qcom,mdss-dsi-panel-hbm-on-command-4 = [
    ];
    qcom,mdss-dsi-panel-hbm-on-command-5 = [

    29 00 00 00 00 00 03 F0 5A 5A
    15 00 00 00 00 00 02 B0 02
    15 00 00 00 00 00 02 B5 93
    29 00 00 00 00 00 03 F0 A5 A5

    29 00 00 00 00 00 03 F0 5A 5A
    15 00 00 00 00 00 02 C7 27
    15 00 00 00 00 00 02 B0 34
    15 00 00 00 00 00 02 B1 4B
    15 00 00 00 00 00 02 B0 06
    29 00 00 00 00 00 20 B1 10
    00 00 0F 03 06 02 0C 18 24
    3C 77 00 FF 00 00 00 00 00
    10 02 0C 18 24 3C 59 77 9B
    BE E2 06
    15 00 00 00 00 00 02 B0 06
    29 00 00 00 00 00 18 B5 14
    14 14 14 14 14 14 14 14 14
    14 14 14 14 14 14 14 14 14
    14 14 14 14
    15 00 00 00 00 00 02 B0 17
    15 00 00 00 00 00 02 95 30
    29 01 00 00 14 00 03 F0 A5 A5

    15 00 00 00 00 00 02 53 20
    29 01 00 00 0D 00 03 51 0F FF

    29 00 00 00 00 00 03 F0 5A 5A
    15 00 00 00 00 00 02 92 00
    29 01 00 00 00 00 03 F0 A5 A5
    ];
    qcom,mdss-dsi-panel-hbm-off-command = [

    29 00 00 00 00 00 03 F0 5A 5A
    15 00 00 00 00 00 02 B0 02
    15 00 00 00 00 00 02 B5 13
    29 00 00 00 00 00 03 F0 A5 A5

    15 01 00 00 11 00 02 53 30

    29 00 00 00 00 00 03 F0 5A 5A
    15 00 00 00 00 00 02 92 02
    29 00 00 00 00 00 03 F0 A5 A5

    29 00 00 00 00 00 03 51 03 FF
    29 00 00 00 00 00 03 F0 5A 5A
    15 00 00 00 00 00 02 C7 23
    15 00 00 00 00 00 02 B0 34
    15 00 00 00 00 00 02 B1 6D
    15 00 00 00 00 00 02 B0 06
    29 00 00 00 00 00 20 B1 40
    00 00 1F 0F 18 08 30 60 90
    F0 DC FC FC 00 00 01 12 23
    40 08 30 60 90 F0 66 DC 6C
    FA 8A 18
    15 00 00 00 00 00 02 B0 06
    29 00 00 00 00 00 18 B5 50
    50 50 50 50 50 50 50 50 50
    50 50 50 50 50 50 50 50 50
    50 50 50 50
    15 00 00 00 00 00 02 B0 17
    15 00 00 00 00 00 02 95 00
    29 00 00 00 00 00 03 F0 A5 A5
    15 01 00 00 00 00 02 53 20
    ];
    qcom,mdss-dsi-panel-serial-num-pre-command = [
    39 01 00 00 00 00 03 F0 5A 5A
    37 01 00 00 05 00 02 10 00
    ];
    qcom,mdss-dsi-panel-serial-num-command = [
    06 01 00 00 00 00 01 A1 00
    ];
    qcom,mdss-dsi-panel-stage-info-command = [
    06 01 00 00 00 00 01 DB 00
    ];
    qcom,mdss-dsi-panel-production-info-command = [
    06 01 00 00 00 00 01 DC 00
    ];
    qcom,mdss-dsi-panel-serial-num-post-command = [
    39 01 00 00 00 00 03 F0 A5 A5
    ];
    qcom,mdss-dsi-panel-aod-on-command-1 = [
    ];
    qcom,mdss-dsi-panel-aod-on-command-2 = [
    ];
    qcom,mdss-dsi-panel-aod-off-command = [
    ];
    qcom,mdss-dsi-panel-aod-off-samsung-command = [
    ];
    qcom,mdss-dsi-panel-aod-off-new-command = [
    ];
    qcom,mdss-dsi-panel-aod-off-hbm-on-command = [

    29 00 00 00 00 00 03 F0 5A 5A
    15 00 00 00 00 00 02 B0 02
    15 00 00 00 00 00 02 B5 93
    29 00 00 00 00 00 03 F0 A5 A5

    29 00 00 00 00 00 03 F0 5A 5A
    15 00 00 00 00 00 02 C7 27
    15 00 00 00 00 00 02 B0 34
    15 00 00 00 00 00 02 B1 4B
    15 00 00 00 00 00 02 B0 06
    29 00 00 00 00 00 20 B1 10
    00 00 0F 03 06 02 0C 18 24
    3C 77 00 FF 00 00 00 00 00
    10 02 0C 18 24 3C 59 77 9B
    BE E2 06
    15 00 00 00 00 00 02 B0 06
    29 00 00 00 00 00 18 B5 14
    14 14 14 14 14 14 14 14 14
    14 14 14 14 14 14 14 14 14
    14 14 14 14
    15 00 00 00 00 00 02 B0 17
    15 00 00 00 00 00 02 95 30
    29 01 00 00 00 00 03 F0 A5 A5

    15 00 00 00 00 00 02 53 20
    29 01 00 00 00 00 03 51 0F FF

    29 00 00 00 00 00 03 F0 5A 5A
    15 00 00 00 00 00 02 92 00
    29 01 00 00 00 00 03 F0 A5 A5
    ];
    qcom,mdss-dsi-panel-hbm-off-aod-on-command = [

    29 00 00 00 00 00 03 F0 5A 5A
    15 00 00 00 00 00 02 B0 02
    15 00 00 00 00 00 02 B5 13
    29 00 00 00 00 00 03 F0 A5 A5

    29 00 00 00 00 00 03 F0 5A 5A
    15 00 00 00 00 00 02 92 02
    29 00 00 00 00 00 03 F0 A5 A5

    29 00 00 00 00 00 03 51 03 FF
    29 00 00 00 00 00 03 F0 5A 5A
    15 00 00 00 00 00 02 C7 23
    15 00 00 00 00 00 02 B0 34
    15 00 00 00 00 00 02 B1 6D
    15 00 00 00 00 00 02 B0 06
    29 00 00 00 00 00 20 B1 40
    00 00 1F 0F 18 08 30 60 90
    F0 DC FC FC 00 00 01 12 23
    40 08 30 60 90 F0 66 DC 6C
    FA 8A 18
    15 00 00 00 00 00 02 B0 06
    29 00 00 00 00 00 18 B5 50
    50 50 50 50 50 50 50 50 50
    50 50 50 50 50 50 50 50 50
    50 50 50 50
    15 00 00 00 00 00 02 B0 17
    15 00 00 00 00 00 02 95 00
    29 01 00 00 00 00 03 F0 A5 A5
    ];
    qcom,mdss-dsi-panel-gamma-flash-pre-read-1-command = [

    29 01 00 00 00 00 03 F0 5A 5A




    29 01 00 00 00 00 03 F1 F1 A2
    29 01 00 00 00 00 0D C1 00 00 00 06 00 00 00 00 00 00 00 05
    15 01 00 00 00 00 02 C0 03
    29 01 00 00 00 00 0C C1 00 00 00 01 40 02 00 00 00 00 10
    15 01 00 00 00 00 02 C0 03
    29 01 00 00 00 00 0E C1 00 00 00 6B 00 00 00 0A 00 00 00 05 01
    15 01 00 00 00 00 02 B0 07
    ];
    qcom,mdss-dsi-panel-gamma-flash-pre-read-2-command = [
    15 01 00 00 00 00 02 C0 03
    15 01 00 00 00 00 02 B0 08
    ];
    qcom,mdss-dsi-panel-gamma-flash-read-fb-command = [

    06 01 00 00 00 00 02 FB 00
    ];
    qcom,mdss-dsi-panel-level2-key-enable-command = [
    29 01 00 00 00 00 03 F0 5A 5A
    ];
    qcom,mdss-dsi-panel-gamma-otp-read-c8-smrps-command = [
    37 01 00 00 05 00 02 87 00
    ];
    qcom,mdss-dsi-panel-gamma-otp-read-c8-command = [
    06 01 00 00 00 00 02 C8 00
    ];
    qcom,mdss-dsi-panel-gamma-otp-read-c9-smrps-command = [
    37 01 00 00 00 00 02 B4 00
    ];
    qcom,mdss-dsi-panel-gamma-otp-read-c9-command = [
    06 01 00 00 00 00 02 C9 00
    ];
    qcom,mdss-dsi-panel-gamma-otp-read-b3-smrps-command = [
    37 01 00 00 00 00 02 2F 00
    ];
    qcom,mdss-dsi-panel-gamma-otp-read-b3-command = [
    06 01 00 00 00 00 02 B3 00
    ];
    qcom,mdss-dsi-panel-level2-key-disable-command = [
    29 01 00 00 00 00 03 F0 A5 A5
    ];
    qcom,mdss-dsi-panel-display-srgb-color-mode-on-command = [
    29 01 00 00 00 00 02 81 80
    29 01 00 00 00 00 03 F0 5A 5A
    29 01 00 00 00 00 02 B0 02
    29 01 00 00 00 00 16 67 F8 00 00 00 F0 00 05 00 EC 0A EA ED FD 01 F7 F1 EA 00 FF FE FE
    29 01 00 00 00 00 03 67 00 00
    29 01 00 00 00 00 03 F0 A5 A5
    ];
    qcom,mdss-dsi-panel-night-mode-on-command = [
    29 01 00 00 00 00 02 81 80
    29 01 00 00 00 00 03 F0 5A 5A
    29 01 00 00 00 00 02 B0 02
    29 01 00 00 00 00 16 67 E5 08 00 86 FF 00 04 03 F8 1B F0 E8 E9 03 ED DD F0 00 FF FE E4
    29 01 00 00 00 00 03 67 00 00
    29 01 00 00 00 00 03 F0 A5 A5
    ];
    qcom,mdss-dsi-panel-display-p3-mode-on-command = [
    29 01 00 00 00 00 02 81 80
    29 01 00 00 00 00 03 F0 5A 5A
    29 01 00 00 00 00 02 B0 02
    29 01 00 00 00 00 16 67 FF 04 00 11 E4 01 07 04 C0 16 F2 E0 F5 07 E3 EC E7 00 FC FF EA
    29 01 00 00 00 00 03 67 00 00
    29 01 00 00 00 00 03 F0 A5 A5
    ];
    qcom,mdss-dsi-panel-display-wide-color-mode-on-command = [
    29 01 00 00 00 00 02 81 80
    29 01 00 00 00 00 03 F0 5A 5A
    29 01 00 00 00 00 02 B0 02
    29 01 00 00 00 00 16 67 FF 00 00 00 FF 00 00 00 FF 00 FF FF FF 00 FF FF FF 00 FF FF FF
    29 01 00 00 00 00 03 67 00 00
    29 01 00 00 00 00 03 F0 A5 A5
    ];
    qcom,mdss-dsi-panel-dci-p3-off-command = [
    29 01 00 00 00 00 03 F0 5A 5A
    29 01 00 00 00 00 03 67 00 01
    29 01 00 00 00 00 03 F0 A5 A5
    ];
    qcom,mdss-dsi-laoding-effect-enable-command = [
    29 01 00 00 00 00 03 F0 5A 5A
    29 01 00 00 00 00 02 B0 01
    29 01 00 00 00 00 02 95 81
    29 01 00 00 00 00 02 B0 14
    29 01 00 00 00 00 03 95 FF 6D
    29 01 00 00 00 00 03 F0 A5 A5
    ];
    qcom,mdss-dsi-laoding-effect-disable-command = [
    29 01 00 00 00 00 03 F0 5A 5A
    29 01 00 00 00 00 02 B0 01
    29 01 00 00 00 00 02 95 A1
    29 01 00 00 00 00 02 B0 14
    29 01 00 00 00 00 03 95 28 28
    29 01 00 00 00 00 03 F0 A5 A5
    ];
    qcom,mdss-dsi-customer-srgb-enable-command = [
    29 01 00 00 00 00 02 81 80
    29 01 00 00 00 00 03 F0 5A 5A
    29 01 00 00 10 00 02 B0 02
    29 01 00 0A 00 00 16 67 EA 12 06 4A F4 14 09 02 BF 47 FC DC D3 0B E5 D2 F6 14 FF FF FF
    29 01 00 00 00 00 03 67 00 00
    29 01 00 00 00 00 03 F0 A5 A5
    ];
    qcom,mdss-dsi-customer-p3-enable-command = [
    29 01 00 00 00 00 02 81 80
    29 01 00 00 00 00 03 F0 5A 5A
    29 01 00 00 10 00 02 B0 02
    29 01 00 0A 00 00 16 67 FF 05 00 0B EB 00 07 00 FF 14 F8 EA F0 03 F5 DE F5 00 FF FF FF
    29 01 00 00 00 00 03 67 00 00
    29 01 00 00 00 00 03 F0 A5 A5
    ];
    qcom,mdss-dsi-seed-command = [
    15 00 00 00 00 00 02 81 80
    29 00 00 00 00 00 03 F0 5A 5A
    15 00 00 00 00 00 02 B0 02
    29 00 00 00 00 00 16 67 D3 03 00 11 E4 01 0B 06 F0 1A FA FC E5 09 F6 EA F3 01 FC FF EA
    29 00 00 00 00 00 03 67 00 00
    29 01 00 00 00 00 03 F0 A5 A5
    ];
    qcom,mdss-dsi-seed-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-customer-p3-enable-command-state = "dsi_hs_mode";
    qcom,mdss-dsi-customer-srgb-enable-command-state = "dsi_hs_mode";
    qcom,mdss-dsi-laoding-effect-enable-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-laoding-effect-disable-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-panel-display-srgb-color-mode-on-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-panel-display-p3-mode-on-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-panel-display-wide-color-mode-on-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-panel-night-mode-on-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-panel-dci-p3-off-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-panel-aod-off-new-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-panel-aod-off-samsung-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-panel-aod-off-hbm-on-command-state = "dsi_hs_mode";
    qcom,mdss-dsi-panel-hbm-off-aod-on-command-state = "dsi_hs_mode";
    qcom,mdss-dsi-panel-aod-on-command-1-state = "dsi_lp_mode";
    qcom,mdss-dsi-panel-aod-on-command-2-state = "dsi_lp_mode";
    qcom,mdss-dsi-panel-aod-off-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-panel-serial-num-pre-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-panel-serial-num-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-panel-state-info-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-panel-production-info-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-panel-serial-num-post-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-panel-hbm-brightness-on-command-state = "dsi_hs_mode";
    qcom,mdss-dsi-panel-hbm-brightness-off-command-state = "dsi_hs_mode";
    qcom,mdss-dsi-panel-hbm-on-command-1-state = "dsi_lp_mode";
    qcom,mdss-dsi-panel-hbm-on-command-2-state = "dsi_lp_mode";
    qcom,mdss-dsi-panel-hbm-on-command-3-state = "dsi_lp_mode";
    qcom,mdss-dsi-panel-hbm-on-command-4-state = "dsi_lp_mode";
    qcom,mdss-dsi-panel-hbm-on-command-5-state = "dsi_hs_mode";
    qcom,mdss-dsi-panel-hbm-off-command-state = "dsi_hs_mode";
    qcom,mdss-dsi-panel-gamma-flash-pre-read-1-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-panel-gamma-flash-pre-read-2-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-panel-gamma-flash-read-fb-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-panel-level2-key-enable-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-panel-gamma-otp-read-c8-smrps-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-panel-gamma-otp-read-c8-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-panel-gamma-otp-read-c9-smrps-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-panel-gamma-otp-read-c9-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-panel-gamma-otp-read-b3-smrps-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-panel-gamma-otp-read-b3-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-panel-level2-key-disable-command-state = "dsi_lp_mode";
    qcom,panel-roi-alignment=<540 73 540 73 540 73>;
    qcom,compression-mode = "dsc";
    qcom,lm-split = <540 540>;
    qcom,mdss-dsc-encoders = <2>;
    qcom,mdss-dsc-slice-height = <73>;
    qcom,mdss-dsc-slice-width = <540>;
    qcom,mdss-dsc-slice-per-pkt = <2>;
    qcom,mdss-dsc-bit-per-component = <8>;
    qcom,mdss-dsc-bit-per-pixel = <8>;
    qcom,mdss-dsc-block-prediction-enable;
    };

   timing@3{
    qcom,display-topology = <1 1 1>,<2 2 1>;
    qcom,default-topology-index = <1>;
    qcom,mdss-mdp-transfer-time-us = <8000>;
    qcom,mdss-dsi-panel-framerate = <90>;
    qcom,mdss-dsi-panel-clockrate = <1100000000>;
    qcom,mdss-dsi-panel-width = <1440>;
    qcom,mdss-dsi-panel-height = <3120>;
    qcom,mdss-dsi-h-front-porch = <16>;
    qcom,mdss-dsi-h-back-porch = <8>;
    qcom,mdss-dsi-h-pulse-width = <8>;
    qcom,mdss-dsi-h-sync-skew = <0>;
    qcom,mdss-dsi-v-back-porch = <8>;
    qcom,mdss-dsi-v-front-porch = <4>;
    qcom,mdss-dsi-v-pulse-width = <4>;
    qcom,mdss-dsi-h-left-border = <0>;
    qcom,mdss-dsi-h-right-border = <0>;
    qcom,mdss-dsi-v-top-border = <0>;
    qcom,mdss-dsi-v-bottom-border = <0>;
    qcom,mdss-dsi-panel-jitter = <0x4 0x1>;
    qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
    qcom,esd-check-enabled;
    qcom,mdss-dsi-panel-status-check-mode = "reg_read";
    qcom,mdss-dsi-panel-status-command = [06 01 00 01 05 00 02 0A 00];
    qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-panel-status-value = <0x9F>;
    qcom,mdss-dsi-panel-status-read-length = <1>;
    qcom,mdss-dsi-panel-id1-command = [06 01 00 00 00 00 02 0A 00];
    qcom,mdss-dsi-panel-id2-command = [06 01 00 00 00 00 02 0E 00];
    qcom,mdss-dsi-panel-id3-command = [06 01 00 00 00 00 02 0F 00];
    qcom,mdss-dsi-panel-id4-command = [06 01 00 00 00 00 02 C4 00];
    qcom,mdss-dsi-panel-id5-command = [06 01 00 00 00 00 02 E7 00];
    qcom,mdss-dsi-panel-id6-command = [06 01 00 00 00 00 02 EA 00];
    qcom,mdss-dsi-panel-id7-command = [06 01 00 00 00 00 02 FB 00];
    qcom,mdss-dsi-panel-read-register-open-command = [
    39 01 00 00 00 00 03 F0 5A 5A];
    qcom,mdss-dsi-panel-read-register-close-command = [
    39 01 00 00 00 00 03 F0 A5 A5];
    qcom,mdss-dsi-panel-read-esd-registed-longread-command = [
    37 01 00 00 05 00 02 22 00
    ];
    qcom,mdss-dsi-panel-id1-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-panel-id2-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-panel-id3-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-panel-id4-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-panel-id5-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-panel-id6-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-panel-id7-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-panel-read-register-open-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-panel-read-register-close-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-panel-read-esd-registed-longread-command-state = "dsi_lp_mode";


    qcom,dsi-select-clocks = "mux_byte_clk0", "mux_pixel_clk0",
     "src_byte_clk0", "src_pixel_clk0",
     "shadow_byte_clk0", "shadow_pixel_clk0";



    qcom,mdss-dsi-timing-switch-command = [
    29 01 00 00 00 00 03 F0 5A 5A

    07 01 00 00 00 00 01 01
    15 01 00 00 00 00 02 C3 00
    29 01 00 00 00 00 05 2A 00 00 05 9F
    29 01 00 00 00 00 05 2B 00 00 0C 2F
    39 01 00 00 00 00 5A 0A
    10 00 00 89 30 80 0C 30
    05 A0 00 41 02 D0 02 D0
    02 00 02 C2 00 20 06 58
    00 0A 00 0F 01 E0 01 2D
    18 00 10 F0 03 0C 20 00
    06 0B 0B 33 0E 1C 2A 38
    46 54 62 69 70 77 79 7B
    7D 7E 01 02 01 00 09 40
    09 BE 19 FC 19 FA 19 F8
    1A 38 1A 78 1A B6 2A B6
    2A F4 2A F4 4B 34 63 74
    00
    15 01 00 00 00 00 02 53 30

    29 01 00 00 00 00 03 F0 A5 A5
    ];
    qcom,mdss-dsi-panel-phy-timings = [00 24 0A 0A 26 25 09 0A 06 02 04 00 1E 1A];
    qcom,mdss-dsi-t-clk-pre = <0x1E>;
    qcom,mdss-dsi-t-clk-post = <0x1A>;
    qcom,mdss-dsi-on-command = [

    07 01 00 00 00 00 01 01
    15 01 00 00 00 00 02 C3 00
    39 01 00 00 00 00 5A 0A
    10 00 00 89 30 80 0C 30
    05 A0 00 41 02 D0 02 D0
    02 00 02 C2 00 20 06 58
    00 0A 00 0F 01 E0 01 2D
    18 00 10 F0 03 0C 20 00
    06 0B 0B 33 0E 1C 2A 38
    46 54 62 69 70 77 79 7B
    7D 7E 01 02 01 00 09 40
    09 BE 19 FC 19 FA 19 F8
    1A 38 1A 78 1A B6 2A B6
    2A F4 2A F4 4B 34 63 74
    00

    05 01 00 00 0A 00 01 11

    15 00 00 00 00 00 02 35 00

    39 01 00 00 00 00 05 2A 00 00 05 9F
    39 01 00 00 00 00 05 2B 00 00 0C 2F

    39 01 00 00 00 00 03 F0 5A 5A
    39 01 00 00 00 00 0A B9 01 C0 3C 0B 00 00 00 11 03
    39 01 00 00 00 00 03 F0 A5 A5

    39 01 00 00 00 00 03 F0 5A 5A
    15 01 00 00 00 00 02 B0 45
    15 01 00 00 00 00 02 B5 48
    39 01 00 00 00 00 03 F0 A5 A5

    39 01 00 00 00 00 03 F0 5A 5A
    39 01 00 00 00 00 03 FC 5A 5A
    15 01 00 00 00 00 02 B0 1E
    39 01 00 00 00 00 06 C5 09 10 B4 24 FB
    39 01 00 00 00 00 03 F0 A5 A5
    39 01 00 00 00 00 03 FC A5 A5

    39 01 00 00 00 00 03 F0 5A 5A
    39 01 00 00 00 00 03 FC 5A 5A
    15 01 00 00 00 00 02 B0 37
    39 01 00 00 00 00 06 C5 04 FF 00 01 64
    39 01 00 00 00 00 03 F0 A5 A5
    39 01 00 00 00 00 03 FC A5 A5

    39 01 00 00 00 00 03 FC 5A 5A
    15 01 00 00 00 00 02 B0 86
    15 01 00 00 00 00 02 EB 01
    39 01 00 00 00 00 03 FC A5 A5

    39 01 00 00 00 00 03 F0 5A 5A
    15 01 00 00 00 00 02 B0 05
    15 01 00 00 00 00 02 B1 01
    15 01 00 00 00 00 02 B0 02
    15 01 00 00 00 00 02 B5 D3
    15 01 00 00 00 00 02 53 30
    39 01 00 00 00 00 03 F0 A5 A5

    05 01 00 00 00 00 01 29
    ];
    qcom,mdss-113mhz-osc-dsi-on-command = [

    07 01 00 00 00 00 01 01
    15 01 00 00 00 00 02 C3 00
    39 01 00 00 00 00 5A 0A
    10 00 00 89 30 80 0C 30
    05 A0 00 41 02 D0 02 D0
    02 00 02 C2 00 20 06 58
    00 0A 00 0F 01 E0 01 2D
    18 00 10 F0 03 0C 20 00
    06 0B 0B 33 0E 1C 2A 38
    46 54 62 69 70 77 79 7B
    7D 7E 01 02 01 00 09 40
    09 BE 19 FC 19 FA 19 F8
    1A 38 1A 78 1A B6 2A B6
    2A F4 2A F4 4B 34 63 74
    00

    05 01 00 00 0A 00 01 11

    15 00 00 00 00 00 02 35 00

    39 01 00 00 00 00 05 2A 00 00 05 9F
    39 01 00 00 00 00 05 2B 00 00 0C 2F

    39 01 00 00 00 00 03 F0 5A 5A
    39 01 00 00 00 00 0A B9 01 C0 3C 0B 00 00 00 11 03
    39 01 00 00 00 00 03 F0 A5 A5

    39 01 00 00 00 00 03 F0 5A 5A
    15 01 00 00 00 00 02 B0 45
    15 01 00 00 00 00 02 B5 48
    39 01 00 00 00 00 03 F0 A5 A5

    39 01 00 00 00 00 03 F0 5A 5A
    39 01 00 00 00 00 03 FC 5A 5A
    15 01 00 00 00 00 02 B0 1E
    39 01 00 00 00 00 06 C5 08 10 B4 24 FB
    39 01 00 00 00 00 03 F0 A5 A5
    39 01 00 00 00 00 03 FC A5 A5

    39 01 00 00 00 00 03 F0 5A 5A
    39 01 00 00 00 00 03 FC 5A 5A
    15 01 00 00 00 00 02 B0 37
    39 01 00 00 00 00 06 C5 04 FF 00 01 64
    39 01 00 00 00 00 03 F0 A5 A5
    39 01 00 00 00 00 03 FC A5 A5

    39 01 00 00 00 00 03 FC 5A 5A
    15 01 00 00 00 00 02 B0 86
    15 01 00 00 00 00 02 EB 01
    39 01 00 00 00 00 03 FC A5 A5

    39 01 00 00 00 00 03 F0 5A 5A
    15 01 00 00 00 00 02 B0 05
    15 01 00 00 00 00 02 B1 01
    15 01 00 00 00 00 02 B0 02
    15 01 00 00 00 00 02 B5 D3
    15 01 00 00 00 00 02 53 30
    39 01 00 00 00 00 03 F0 A5 A5

    05 01 00 00 00 00 01 29
    ];
    qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
    qcom,mdss-113mhz-osc-dsi-on-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
    qcom,mdss-dsi-timing-switch-command-state = "dsi_hs_mode";
    qcom,mdss-dsi-h-sync-pulse = <0>;
    qcom,mdss-dsi-off-command=[
    05 01 00 00 0A 00 02 28 00
    05 01 00 00 78 00 02 10 00
    ];
    qcom,mdss-dsi-panel-hbm-brightness-on-command = [

    29 00 00 00 00 00 03 F0 5A 5A
    15 00 00 00 00 00 02 B0 02
    15 00 00 00 00 00 02 B5 53
    29 00 00 00 00 00 03 F0 A5 A5

    29 00 00 00 00 00 03 F0 5A 5A
    15 00 00 00 00 00 02 C7 27
    15 00 00 00 00 00 02 B0 34
    15 00 00 00 00 00 02 B1 4B
    15 00 00 00 00 00 02 B0 06
    29 00 00 00 00 00 20 B1 10
    00 00 0F 03 06 02 0C 18 24
    3C 77 00 FF 00 00 00 00 00
    10 02 0C 18 24 3C 59 77 9B
    BE E2 06
    15 00 00 00 00 00 02 B0 06
    29 00 00 00 00 00 18 B5 14
    14 14 14 14 14 14 14 14 14
    14 14 14 14 14 14 14 14 14
    14 14 14 14
    15 00 00 00 00 00 02 B0 17
    15 00 00 00 00 00 02 95 30
    29 00 00 00 00 00 03 F0 A5 A5

    15 01 00 00 0C 00 02 53 30
    ];
    qcom,mdss-dsi-panel-hbm-brightness-off-command = [

    29 00 00 00 00 00 03 F0 5A 5A
    15 00 00 00 00 00 02 B0 02
    15 00 00 00 00 00 02 B5 53
    29 00 00 00 00 00 03 F0 A5 A5

    29 00 00 00 00 00 03 51 03 FF
    29 00 00 00 00 00 03 F0 5A 5A
    15 00 00 00 00 00 02 C7 23
    15 00 00 00 00 00 02 B0 34
    15 00 00 00 00 00 02 B1 6D
    15 00 00 00 00 00 02 B0 06
    29 00 00 00 00 00 20 B1 40
    00 00 1F 0F 18 08 30 60 90
    F0 DC FC FC 00 00 01 12 23
    40 08 30 60 90 F0 66 DC 6C
    FA 8A 18
    15 00 00 00 00 00 02 B0 06
    29 00 00 00 00 00 18 B5 50
    50 50 50 50 50 50 50 50 50
    50 50 50 50 50 50 50 50 50
    50 50 50 50
    15 00 00 00 00 00 02 B0 17
    15 00 00 00 00 00 02 95 00
    29 01 00 00 0C 00 03 F0 A5 A5
    ];
    qcom,mdss-dsi-panel-hbm-on-command-1 = [
    ];
    qcom,mdss-dsi-panel-hbm-on-command-2 = [
    ];
    qcom,mdss-dsi-panel-hbm-on-command-3 = [
    ];
    qcom,mdss-dsi-panel-hbm-on-command-4 = [
    ];
    qcom,mdss-dsi-panel-hbm-on-command-5 = [

    29 00 00 00 00 00 03 F0 5A 5A
    15 00 00 00 00 00 02 B0 02
    15 00 00 00 00 00 02 B5 93
    29 00 00 00 00 00 03 F0 A5 A5

    29 00 00 00 00 00 03 F0 5A 5A
    15 00 00 00 00 00 02 C7 27
    15 00 00 00 00 00 02 B0 34
    15 00 00 00 00 00 02 B1 4B
    15 00 00 00 00 00 02 B0 06
    29 00 00 00 00 00 20 B1 10
    00 00 0F 03 06 02 0C 18 24
    3C 77 00 FF 00 00 00 00 00
    10 02 0C 18 24 3C 59 77 9B
    BE E2 06
    15 00 00 00 00 00 02 B0 06
    29 00 00 00 00 00 18 B5 14
    14 14 14 14 14 14 14 14 14
    14 14 14 14 14 14 14 14 14
    14 14 14 14
    15 00 00 00 00 00 02 B0 17
    15 00 00 00 00 00 02 95 30
    29 01 00 00 10 00 03 F0 A5 A5

    15 00 00 00 00 00 02 53 30
    29 01 00 00 0C 00 03 51 0F FF

    29 00 00 00 00 00 03 F0 5A 5A
    15 00 00 00 00 00 02 92 00
    29 00 00 00 00 00 03 F0 A5 A5

    15 01 00 00 00 00 02 53 30
    ];
    qcom,mdss-dsi-panel-hbm-off-command = [

    29 00 00 00 00 00 03 F0 5A 5A
    15 00 00 00 00 00 02 B0 02
    15 00 00 00 00 00 02 B5 13
    29 00 00 00 00 00 03 F0 A5 A5

    29 00 00 00 00 00 03 F0 5A 5A
    15 00 00 00 00 00 02 92 02
    29 00 00 00 00 00 03 F0 A5 A5

    29 00 00 00 00 00 03 51 03 FF
    29 00 00 00 00 00 03 F0 5A 5A
    15 00 00 00 00 00 02 C7 23
    15 00 00 00 00 00 02 B0 34
    15 00 00 00 00 00 02 B1 6D
    15 00 00 00 00 00 02 B0 06
    29 00 00 00 00 00 20 B1 40
    00 00 1F 0F 18 08 30 60 90
    F0 DC FC FC 00 00 01 12 23
    40 08 30 60 90 F0 66 DC 6C
    FA 8A 18
    15 00 00 00 00 00 02 B0 06
    29 00 00 00 00 00 18 B5 50
    50 50 50 50 50 50 50 50 50
    50 50 50 50 50 50 50 50 50
    50 50 50 50
    15 00 00 00 00 00 02 B0 17
    15 00 00 00 00 00 02 95 00
    29 01 00 00 00 00 03 F0 A5 A5
    ];
    qcom,mdss-dsi-panel-serial-num-pre-command = [
    39 01 00 00 00 00 03 F0 5A 5A
    37 01 00 00 05 00 02 10 00
    ];
    qcom,mdss-dsi-panel-serial-num-command = [
    06 01 00 00 00 00 01 A1 00
    ];
    qcom,mdss-dsi-panel-stage-info-command = [
    06 01 00 00 00 00 01 DB 00
    ];
    qcom,mdss-dsi-panel-production-info-command = [
    06 01 00 00 00 00 01 DC 00
    ];
    qcom,mdss-dsi-panel-serial-num-post-command = [
    39 01 00 00 00 00 03 F0 A5 A5
    ];
    qcom,mdss-dsi-panel-aod-on-command-1 = [
    ];
    qcom,mdss-dsi-panel-aod-on-command-2 = [
    ];
    qcom,mdss-dsi-panel-aod-off-command = [
    ];
    qcom,mdss-dsi-panel-aod-off-samsung-command = [
    ];
    qcom,mdss-dsi-panel-aod-off-new-command = [
    ];
    qcom,mdss-dsi-panel-aod-off-hbm-on-command = [

    29 00 00 00 00 00 03 F0 5A 5A
    15 00 00 00 00 00 02 B0 02
    15 00 00 00 00 00 02 B5 93
    29 00 00 00 00 00 03 F0 A5 A5

    29 00 00 00 00 00 03 F0 5A 5A
    15 00 00 00 00 00 02 C7 27
    15 00 00 00 00 00 02 B0 34
    15 00 00 00 00 00 02 B1 4B
    15 00 00 00 00 00 02 B0 06
    29 00 00 00 00 00 20 B1 10
    00 00 0F 03 06 02 0C 18 24
    3C 77 00 FF 00 00 00 00 00
    10 02 0C 18 24 3C 59 77 9B
    BE E2 06
    15 00 00 00 00 00 02 B0 06
    29 00 00 00 00 00 18 B5 14
    14 14 14 14 14 14 14 14 14
    14 14 14 14 14 14 14 14 14
    14 14 14 14
    15 00 00 00 00 00 02 B0 17
    15 00 00 00 00 00 02 95 30
    29 01 00 00 00 00 03 F0 A5 A5

    15 00 00 00 00 00 02 53 30
    29 01 00 00 00 00 03 51 0F FF

    29 00 00 00 00 00 03 F0 5A 5A
    15 00 00 00 00 00 02 92 00
    29 00 00 00 00 00 03 F0 A5 A5

    15 01 00 00 00 00 02 53 30
    ];
    qcom,mdss-dsi-panel-hbm-off-aod-on-command = [

    29 00 00 00 00 00 03 F0 5A 5A
    15 00 00 00 00 00 02 B0 02
    15 00 00 00 00 00 02 B5 13
    29 00 00 00 00 00 03 F0 A5 A5

    29 00 00 00 00 00 03 F0 5A 5A
    15 00 00 00 00 00 02 92 02
    29 00 00 00 00 00 03 F0 A5 A5

    29 00 00 00 00 00 03 51 03 FF
    29 00 00 00 00 00 03 F0 5A 5A
    15 00 00 00 00 00 02 C7 23
    15 00 00 00 00 00 02 B0 34
    15 00 00 00 00 00 02 B1 6D
    15 00 00 00 00 00 02 B0 06
    29 00 00 00 00 00 20 B1 40
    00 00 1F 0F 18 08 30 60 90
    F0 DC FC FC 00 00 01 12 23
    40 08 30 60 90 F0 66 DC 6C
    FA 8A 18
    15 00 00 00 00 00 02 B0 06
    29 00 00 00 00 00 18 B5 50
    50 50 50 50 50 50 50 50 50
    50 50 50 50 50 50 50 50 50
    50 50 50 50
    15 00 00 00 00 00 02 B0 17
    15 00 00 00 00 00 02 95 00
    29 01 00 00 00 00 03 F0 A5 A5
    ];
    qcom,mdss-dsi-panel-gamma-flash-pre-read-1-command = [

    29 01 00 00 00 00 03 F0 5A 5A




    29 01 00 00 00 00 03 F1 F1 A2
    29 01 00 00 00 00 0D C1 00 00 00 06 00 00 00 00 00 00 00 05
    15 01 00 00 00 00 02 C0 03
    29 01 00 00 00 00 0C C1 00 00 00 01 40 02 00 00 00 00 10
    15 01 00 00 00 00 02 C0 03
    29 01 00 00 00 00 0E C1 00 00 00 6B 00 00 00 0A 00 00 00 05 01
    15 01 00 00 00 00 02 B0 07
    ];
    qcom,mdss-dsi-panel-gamma-flash-pre-read-2-command = [
    15 01 00 00 00 00 02 C0 03
    15 01 00 00 00 00 02 B0 08
    ];
    qcom,mdss-dsi-panel-gamma-flash-read-fb-command = [

    06 01 00 00 00 00 02 FB 00
    ];
    qcom,mdss-dsi-panel-level2-key-enable-command = [
    29 01 00 00 00 00 03 F0 5A 5A
    ];
    qcom,mdss-dsi-panel-gamma-otp-read-c8-smrps-command = [
    37 01 00 00 00 00 02 87 00
    ];
    qcom,mdss-dsi-panel-gamma-otp-read-c8-command = [
    06 01 00 00 00 00 02 C8 00
    ];
    qcom,mdss-dsi-panel-gamma-otp-read-c9-smrps-command = [
    37 01 00 00 00 00 02 B4 00
    ];
    qcom,mdss-dsi-panel-gamma-otp-read-c9-command = [
    06 01 00 00 00 00 02 C9 00
    ];
    qcom,mdss-dsi-panel-gamma-otp-read-b3-smrps-command = [
    37 01 00 00 00 00 02 2F 00
    ];
    qcom,mdss-dsi-panel-gamma-otp-read-b3-command = [
    06 01 00 00 00 00 02 B3 00
    ];
    qcom,mdss-dsi-panel-level2-key-disable-command = [
    29 01 00 00 00 00 03 F0 A5 A5
    ];
    qcom,mdss-dsi-panel-display-srgb-color-mode-on-command = [
    29 01 00 00 00 00 02 81 80
    29 01 00 00 00 00 03 F0 5A 5A
    29 01 00 00 00 00 02 B0 02
    29 01 00 00 00 00 16 67 F8 00 00 00 F0 00 05 00 EC 0A EA ED FD 01 F7 F1 EA 00 FF FE FE
    29 01 00 00 00 00 03 67 00 00
    29 01 00 00 00 00 03 F0 A5 A5
    ];
    qcom,mdss-dsi-panel-night-mode-on-command = [
    29 01 00 00 00 00 02 81 80
    29 01 00 00 00 00 03 F0 5A 5A
    29 01 00 00 00 00 02 B0 02
    29 01 00 00 00 00 16 67 E5 08 00 86 FF 00 04 03 F8 1B F0 E8 E9 03 ED DD F0 00 FF FE E4
    29 01 00 00 00 00 03 67 00 00
    29 01 00 00 00 00 03 F0 A5 A5
    ];
    qcom,mdss-dsi-panel-display-p3-mode-on-command = [
    29 01 00 00 00 00 02 81 80
    29 01 00 00 00 00 03 F0 5A 5A
    29 01 00 00 00 00 02 B0 02
    29 01 00 00 00 00 16 67 FF 04 00 11 E4 01 07 04 C0 16 F2 E0 F5 07 E3 EC E7 00 FC FF EA
    29 01 00 00 00 00 03 67 00 00
    29 01 00 00 00 00 03 F0 A5 A5
    ];
    qcom,mdss-dsi-panel-display-wide-color-mode-on-command = [
    29 01 00 00 00 00 02 81 80
    29 01 00 00 00 00 03 F0 5A 5A
    29 01 00 00 00 00 02 B0 02
    29 01 00 00 00 00 16 67 FF 00 00 00 FF 00 00 00 FF 00 FF FF FF 00 FF FF FF 00 FF FF FF
    29 01 00 00 00 00 03 67 00 00
    29 01 00 00 00 00 03 F0 A5 A5
    ];
    qcom,mdss-dsi-panel-dci-p3-off-command = [
    29 01 00 00 00 00 03 F0 5A 5A
    29 01 00 00 00 00 03 67 00 01
    29 01 00 00 00 00 03 F0 A5 A5
    ];
    qcom,mdss-dsi-laoding-effect-enable-command = [
    29 01 00 00 00 00 03 F0 5A 5A
    29 01 00 00 00 00 02 B0 01
    29 01 00 00 00 00 02 95 81
    29 01 00 00 00 00 02 B0 14
    29 01 00 00 00 00 03 95 FF 6D
    29 01 00 00 00 00 03 F0 A5 A5
    ];
    qcom,mdss-dsi-laoding-effect-disable-command = [
    29 01 00 00 00 00 03 F0 5A 5A
    29 01 00 00 00 00 02 B0 01
    29 01 00 00 00 00 02 95 A1
    29 01 00 00 00 00 02 B0 14
    29 01 00 00 00 00 03 95 28 28
    29 01 00 00 00 00 03 F0 A5 A5
    ];
    qcom,mdss-dsi-customer-srgb-enable-command = [
    29 01 00 00 00 00 02 81 80
    29 01 00 00 00 00 03 F0 5A 5A
    29 01 00 00 10 00 02 B0 02
    29 01 00 0A 00 00 16 67 EA 12 06 4A F4 14 09 02 BF 47 FC DC D3 0B E5 D2 F6 14 FF FF FF
    29 01 00 00 00 00 03 67 00 00
    29 01 00 00 00 00 03 F0 A5 A5
    ];
    qcom,mdss-dsi-customer-p3-enable-command = [
    29 01 00 00 00 00 02 81 80
    29 01 00 00 00 00 03 F0 5A 5A
    29 01 00 00 10 00 02 B0 02
    29 01 00 0A 00 00 16 67 FF 05 00 0B EB 00 07 00 FF 14 F8 EA F0 03 F5 DE F5 00 FF FF FF
    29 01 00 00 00 00 03 67 00 00
    29 01 00 00 00 00 03 F0 A5 A5
    ];
    qcom,mdss-dsi-seed-command = [
    15 00 00 00 00 00 02 81 80
    29 00 00 00 00 00 03 F0 5A 5A
    15 00 00 00 00 00 02 B0 02
    29 00 00 00 00 00 16 67 D3 03 00 11 E4 01 0B 06 F0 1A FA FC E5 09 F6 EA F3 01 FC FF EA
    29 00 00 00 00 00 03 67 00 00
    29 01 00 00 00 00 03 F0 A5 A5
    ];
    qcom,mdss-dsi-seed-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-customer-p3-enable-command-state = "dsi_hs_mode";
    qcom,mdss-dsi-customer-srgb-enable-command-state = "dsi_hs_mode";
    qcom,mdss-dsi-laoding-effect-enable-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-laoding-effect-disable-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-panel-display-srgb-color-mode-on-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-panel-display-p3-mode-on-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-panel-display-wide-color-mode-on-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-panel-night-mode-on-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-panel-dci-p3-off-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-panel-aod-off-new-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-panel-aod-off-samsung-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-panel-aod-off-hbm-on-command-state = "dsi_hs_mode";
    qcom,mdss-dsi-panel-hbm-off-aod-on-command-state = "dsi_hs_mode";
    qcom,mdss-dsi-panel-aod-on-command-1-state = "dsi_lp_mode";
    qcom,mdss-dsi-panel-aod-on-command-2-state = "dsi_lp_mode";
    qcom,mdss-dsi-panel-aod-off-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-panel-serial-num-pre-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-panel-serial-num-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-panel-state-info-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-panel-production-info-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-panel-serial-num-post-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-panel-hbm-brightness-on-command-state = "dsi_hs_mode";
    qcom,mdss-dsi-panel-hbm-brightness-off-command-state = "dsi_hs_mode";
    qcom,mdss-dsi-panel-hbm-on-command-1-state = "dsi_lp_mode";
    qcom,mdss-dsi-panel-hbm-on-command-2-state = "dsi_lp_mode";
    qcom,mdss-dsi-panel-hbm-on-command-3-state = "dsi_lp_mode";
    qcom,mdss-dsi-panel-hbm-on-command-4-state = "dsi_lp_mode";
    qcom,mdss-dsi-panel-hbm-on-command-5-state = "dsi_hs_mode";
    qcom,mdss-dsi-panel-hbm-off-command-state = "dsi_hs_mode";
    qcom,mdss-dsi-panel-gamma-flash-pre-read-1-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-panel-gamma-flash-pre-read-2-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-panel-gamma-flash-read-fb-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-panel-level2-key-enable-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-panel-gamma-otp-read-c8-smrps-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-panel-gamma-otp-read-c8-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-panel-gamma-otp-read-c9-smrps-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-panel-gamma-otp-read-c9-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-panel-gamma-otp-read-b3-smrps-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-panel-gamma-otp-read-b3-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-panel-level2-key-disable-command-state = "dsi_lp_mode";
    qcom,panel-roi-alignment=<720 65 720 65 720 65>;
    qcom,compression-mode = "dsc";
    qcom,lm-split = <720 720>;
    qcom,mdss-dsc-encoders = <2>;
    qcom,mdss-dsc-slice-height = <65>;
    qcom,mdss-dsc-slice-width = <720>;
    qcom,mdss-dsc-slice-per-pkt = <2>;
    qcom,mdss-dsc-bit-per-component = <8>;
    qcom,mdss-dsc-bit-per-pixel = <8>;
    qcom,mdss-dsc-block-prediction-enable;
    };

  };
 };
};

&dsi_samsung_oplus_dsc_cmd {
 qcom,dsi-ctrl-num = <0>;
 qcom,dsi-phy-num = <0>;

 qcom,panel-supply-entries = <&dsi_panel_pwr_supply>;
 qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
 qcom,mdss-dsi-bl-min-level = <1>;
 qcom,mdss-dsi-bl-max-level = <1023>;
 qcom,platform-te-gpio = <&tlmm 66 0>;
 qcom,platform-reset-gpio = <&tlmm 75 0>;
};

&soc {
 dsi_samsung_oplus_dsc_cmd_display {
  qcom,dsi-display-active;
 };
};

&dsi_samsung_oplus_dsc_cmd {
 qcom,ulps-enabled;
 qcom,dsi-select-clocks = "mux_byte_clk0", "mux_pixel_clk0";
 qcom,mdss-dsi-display-timings {
  timing@0 {
   qcom,mdss-dsi-panel-phy-timings = [00 24 0A 0A 26 25 09 0A 06 02 04 00 1E 1A];
   qcom,display-topology = <1 1 1>,<2 2 1>;
   qcom,default-topology-index = <1>;
   qcom,panel-roi-alignment=<720 65 720 65 720 65>;
  };
  timing@1 {
   qcom,mdss-dsi-panel-phy-timings = [00 24 0A 0A 26 25 09 0A 06 02 04 00 1E 1A];
   qcom,display-topology = <1 1 1>,<2 2 1>;
   qcom,default-topology-index = <1>;
   qcom,panel-roi-alignment=<540 73 540 73 540 73>;
  };
  timing@2 {
   qcom,mdss-dsi-panel-phy-timings = [00 24 0A 0A 26 25 09 0A 06 02 04 00 1E 1A];
   qcom,display-topology = <1 1 1>,<2 2 1>;
   qcom,default-topology-index = <1>;
   qcom,panel-roi-alignment=<540 73 540 73 540 73>;
  };
  timing@3 {
   qcom,mdss-dsi-panel-phy-timings = [00 24 0A 0A 26 25 09 0A 06 02 04 00 1E 1A];
   qcom,display-topology = <1 1 1>,<2 2 1>;
   qcom,default-topology-index = <1>;
   qcom,panel-roi-alignment=<720 65 720 65 720 65>;
  };
 };
};
# 27 "../arch/arm64/boot/dts/vendor/qcom/kona-sde-display.dtsi" 2
# 1 "../arch/arm64/boot/dts/vendor/qcom/dsi-panel-oppo19065-samsung-1440-3168-dsc-cmd.dtsi" 1
&mdss_mdp {
 dsi_oppo19065_samsung_1440_3168_dsc_cmd: qcom,mdss_dsi_oppo19065_samsung_1440_3168_dsc_cmd {
  qcom,mdss-dsi-panel-name = "samsung AMS678UW01 dsc cmd mode panel";
  oplus,mdss-dsi-vendor-name = "ANA6706";
  oplus,mdss-dsi-manufacture = "samsung1024";
  qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-color-order = "rgb_swap_rgb";
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,dsi-ctrl-num = <0>;
  qcom,dsi-phy-num = <0>;
  qcom,mdss-dsi-traffic-mode = "burst_mode";
  qcom,mdss-dsi-lane-map = "lane_map_0123";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-reset-sequence = <1 10>, <0 2>, <1 10>;
  qcom,mdss-dsi-te-pin-select = <1>;
  qcom,mdss-dsi-te-dcs-command = <1>;
  qcom,mdss-pan-physical-width-dimension = <71>;
  qcom,mdss-pan-physical-height-dimension = <157>;
  qcom,mdss-dsi-init-delay-us = <1000>;
  qcom,mdss-dsi-te-check-enable;
  qcom,mdss-dsi-te-using-te-pin;
  qcom,mdss-dsi-lp11-init;
  qcom,mdss-dsi-wr-mem-start = <0x2c>;
  qcom,mdss-dsi-wr-mem-continue = <0x3c>;

  qcom,mdss-dsi-panel-hdr-enabled;
  qcom,mdss-dsi-panel-hdr-color-primaries = <15635 16450 34000 16000 13250 34500 7500 3000>;
  qcom,mdss-dsi-panel-peak-brightness = <5400000>;
  qcom,mdss-dsi-panel-average-brightness = <2000000>;
  qcom,mdss-dsi-panel-blackness-level = <2000>;

  qcom,esd-check-enabled;
  qcom,mdss-dsi-panel-status-check-mode = "reg_read";
  qcom,mdss-dsi-panel-status-command = [
      06 01 00 01 05 00 02 E9 00
      06 01 00 01 05 00 02 EE 00
      06 01 00 01 05 00 02 0A 00
      ];
  qcom,mdss-dsi-panel-status-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-panel-status-value = <0x00 0x00 0x00 0x00 0x00 0x9C>;
  qcom,mdss-dsi-panel-status-read-length = <4 1 1>;

  qcom,dynamic-mode-switch-enabled;
  qcom,dynamic-mode-switch-type = "dynamic-resolution-switch-immediate";
  qcom,mdss-dsi-display-timings {
   timing@0{
    qcom,mdss-dsi-panel-jitter = <0x4 0x1>;
    qcom,mdss-dsi-timing-default;
    qcom,mdss-dsi-panel-framerate = <60>;
    qcom,mdss-dsi-panel-clockrate = <1004780000>;
    qcom,mdss-dsi-panel-width = <1440>;
    qcom,mdss-dsi-panel-height = <3168>;

    qcom,mdss-dsi-h-front-porch = <100>;
    qcom,mdss-dsi-h-back-porch = <48>;
    qcom,mdss-dsi-h-pulse-width = <12>;
    qcom,mdss-dsi-h-sync-skew = <0>;
    qcom,mdss-dsi-v-back-porch = <500>;
    qcom,mdss-dsi-v-front-porch = <500>;
    qcom,mdss-dsi-v-pulse-width = <20>;
    qcom,mdss-dsi-h-sync-pulse = <0>;

    qcom,mdss-dsi-h-left-border = <0>;
    qcom,mdss-dsi-h-right-border = <0>;
    qcom,mdss-dsi-v-top-border = <0>;
    qcom,mdss-dsi-v-bottom-border = <0>;

    qcom,dsi-select-clocks = "mux_byte_clk0", "mux_pixel_clk0","pw_bb_clk2";

    oplus,fod-on-vblank = <1>;
    oplus,fod-off-vblank = <0>;
    qcom,mdss-dsi-panel-read-register-open-command = [
     39 01 00 00 00 00 03 F0 5A 5A
     ];
    qcom,mdss-dsi-panel-id1-command = [
     06 01 00 00 00 00 01 E9
     ];
    qcom,mdss-dsi-panel-read-register-close-command = [
     39 01 00 00 00 00 03 F0 A5 A5
     ];
    qcom,mdss-dsi-timing-switch-command = [
     39 01 00 00 00 00 03 F0 5A 5A
     39 01 00 00 00 00 05 2A 00 00 05 9F
     39 01 00 00 00 00 05 2B 00 00 0C 5F
     15 01 00 00 00 00 02 60 00
     15 01 00 00 00 00 02 F7 0F
     15 01 00 00 00 00 02 BA 03
     39 01 00 00 07 00 03 F0 A5 A5
    ];
    qcom,mdss-dsi-on-command = [

     05 01 00 00 0B 00 01 11

     39 01 00 00 00 00 03 F0 5A 5A
     15 01 00 00 00 00 02 B0 4F
     39 01 00 00 00 00 03 F5 5C 78
     15 01 00 00 00 00 02 B0 07
     15 01 00 00 00 00 02 C0 68
     39 01 00 00 00 00 03 F0 A5 A5

     39 01 00 00 00 00 03 F0 5A 5A
     15 01 00 00 00 00 02 B0 22
     15 01 00 00 00 00 02 F5 65
     15 01 00 00 00 00 02 B0 38
     15 01 00 00 00 00 02 F5 0F
     15 01 00 00 00 00 02 B0 56
     15 01 00 00 00 00 02 F5 C4
     39 01 00 00 00 00 03 F0 A5 A5

     39 01 00 00 00 00 03 F0 5A 5A
     15 01 00 00 00 00 02 B0 03
     39 01 00 00 00 00 03 CB FF FF
     15 01 00 00 00 00 02 F7 0F
     39 01 00 00 0B 00 03 F0 A5 A5

     07 01 00 00 00 00 01 01

     39 01 00 00 00 00 59 9E
     11 00 00 AB 30 A0 0C 60
     05 A0 00 10 02 D0 03 84
     01 9A 02 68 00 19 01 d1
     00 0E 00 09 04 cd 05 d6
     16 00 10 EC 07 10 20 00
     06 0F 0F 33 0E 1C 2A 38
     46 54 62 69 70 77 79 7B
     7D 7E 02 02 22 00 2A 40
     32 BE 3A FC 3A FA 3A F8
     3B 38 3B 78 3B 76 4B B6
     4B B4 4B F4 5B F4 7C 34
     39 01 00 00 00 00 03 F0 5A 5A
     15 01 00 00 00 00 02 F7 0F
     39 01 00 00 00 00 03 F0 A5 A5

     15 01 00 00 00 00 02 35 00

     39 01 00 00 00 00 05 2A 00 00 05 9F
     39 01 00 00 00 00 05 2B 00 00 0C 5F

     39 01 00 00 00 00 03 F0 5A 5A
     15 01 00 00 00 00 02 B0 05
     39 01 00 00 00 00 05 B9 07 02 40 23
     39 01 00 00 00 00 03 F0 A5 A5

     39 01 00 00 00 00 03 F0 5A 5A
     15 01 00 00 00 00 02 B0 54
     15 01 00 00 00 00 02 B5 48
     39 01 00 00 6F 00 03 F0 A5 A5

     39 01 00 00 00 00 03 F0 5A 5A
     15 01 00 00 00 00 02 B0 0B
     15 01 00 00 00 00 02 B1 01
     15 01 00 00 00 00 02 B0 02
     15 01 00 00 00 00 02 B5 13
     15 01 00 00 00 00 02 53 28
     39 01 00 00 00 00 03 F0 A5 A5

     39 01 00 00 00 00 03 F0 5A 5A
     15 01 00 00 00 00 02 60 00
     15 01 00 00 00 00 02 F7 0F
     15 01 00 00 00 00 02 BA 03
     39 01 00 00 00 00 03 F0 A5 A5
    ];
    qcom,mdss-dsi-post-on-backlight = [

     39 01 00 00 00 00 03 9F 5A 5A
     05 01 00 00 00 00 01 29
     05 01 00 00 00 00 01 13
     39 01 00 00 00 00 03 9F A5 A5
    ];
    qcom,mdss-dsi-off-command=[
     05 01 00 00 0A 00 02 28 00
     05 01 00 00 78 00 02 10 00
    ];
    qcom,mdss-dsi-lp1-command = [

     15 01 00 00 00 00 02 82 00

     39 01 00 00 00 00 03 F0 5A 5A
     15 01 00 00 00 00 02 B0 06
     15 01 00 00 00 00 02 F4 8A
     15 01 00 00 00 00 02 BB 29
     15 01 00 00 00 00 02 6A 00
     15 01 00 00 00 00 02 53 22
     39 01 00 00 14 00 03 F0 A5 A5
    ];
    qcom,mdss-dsi-nolp-command = [
     39 01 00 00 00 00 03 F0 5A 5A
     15 00 00 00 00 00 02 60 00
     15 00 00 00 00 00 02 F7 0F
     39 01 00 00 00 00 03 F0 A5 A5

     39 01 00 00 00 00 03 F0 5A 5A
     15 01 00 00 00 00 02 6A 00
     15 01 00 00 00 00 02 53 28
     39 01 00 00 00 00 03 F0 A5 A5
    ];
    qcom,mdss-dsi-aod-hbm-on-command = [

     39 01 00 00 00 00 02 53 E0

     39 01 00 00 00 00 03 51 05 93
    ];
    qcom,mdss-dsi-aod-hbm-off-command = [
     15 01 00 00 00 00 02 53 22
     39 01 00 00 00 00 03 51 00 01
    ];
    qcom,mdss-dsi-hbm-on-command = [
     15 01 00 00 00 00 02 53 E0
     39 01 00 00 22 00 03 51 05 93
    ];
    qcom,mdss-dsi-normal-hbm-on-command = [
     15 01 00 00 00 00 02 53 E0
     39 01 00 00 00 00 03 51 07 FF
    ];
    qcom,mdss-dsi-aod-high-mode-command = [

     15 01 00 00 00 00 02 53 22
    ];
    qcom,mdss-dsi-aod-low-mode-command = [

     15 01 00 00 00 00 02 53 23
    ];
    qcom,mdss-dsi-seed-off-command = [

     39 01 00 00 00 00 03 F0 5A 5A
     15 01 00 00 00 00 02 84 00
     39 01 00 00 00 00 03 F0 A5 A5

     39 01 00 00 00 00 03 F0 5A 5A
     15 01 00 00 00 00 02 B8 01
     39 01 00 00 00 00 03 F0 A5 A5
    ];
    qcom,mdss-dsi-seed-0-command = [
     39 01 00 00 00 00 03 F0 5A 5A
     15 01 00 00 00 00 02 B0 0C
     15 01 00 00 00 00 02 92 07
     39 01 00 00 00 00 03 F0 A5 A5
    ];
    qcom,mdss-dsi-seed-1-command = [
     39 01 00 00 00 00 03 F0 5A 5A
     15 01 00 00 00 00 02 B0 0C
     15 01 00 00 00 00 02 92 27
     39 01 00 00 00 00 03 F0 A5 A5
    ];
    qcom,mdss-dsi-seed-2-command = [
     39 01 00 00 00 00 03 F0 5A 5A
     15 01 00 00 00 00 02 B0 0C
     15 01 00 00 00 00 02 92 07
     39 01 00 00 00 00 03 F0 A5 A5
    ];
    qcom,mdss-dsi-mca-on-command = [

     39 01 00 00 00 00 03 F0 5A 5A
     15 01 00 00 00 00 02 B0 06
     15 01 00 00 00 00 02 97 01
     15 01 00 00 00 00 02 B0 04
     15 01 00 00 00 00 02 98 01
     39 01 00 00 00 00 03 F0 A5 A5
    ];
    qcom,mdss-dsi-mca-off-command = [

     39 01 00 00 00 00 03 F0 5A 5A
     15 01 00 00 00 00 02 B0 06
     15 01 00 00 00 00 02 97 00
     15 01 00 00 00 00 02 B0 04
     15 01 00 00 00 00 02 98 00
     39 01 00 00 00 00 03 F0 A5 A5
    ];
    qcom,mdss-dsi-aod-hbm-on-command-state = "dsi_hs_mode";
    qcom,mdss-dsi-aod-hbm-off-command-state = "dsi_hs_mode";
    qcom,mdss-dsi-timing-switch-command-state = "dsi_hs_mode";
    qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
    qcom,mdss-dsi-seed-off-command-state = "dsi_hs_mode";
    qcom,mdss-dsi-seed-0-command-state = "dsi_hs_mode";
    qcom,mdss-dsi-seed-1-command-state = "dsi_hs_mode";
    qcom,mdss-dsi-seed-2-command-state = "dsi_hs_mode";

    qcom,compression-mode = "dsc";
    qcom,lm-split = <720 720>;
    qcom,mdss-dsc-encoders = <2>;
    qcom,mdss-dsc-slice-height = <16>;
    qcom,mdss-dsc-slice-width = <720>;
    qcom,mdss-dsc-slice-per-pkt = <2>;
    qcom,mdss-dsc-bit-per-component = <10>;
    qcom,mdss-dsc-bit-per-pixel = <10>;
    qcom,mdss-dsc-block-prediction-enable;
    qcom,mdss-dsi-panel-id1-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-panel-read-register-open-state = "dsi_lp_mode";
    qcom,mdss-dsi-panel-read-register-close-state = "dsi_lp_mode";
   };
   timing@1 {
    qcom,mdss-dsi-panel-jitter = <0x4 0x1>;
    qcom,mdss-dsi-panel-framerate = <120>;
    qcom,mdss-dsi-panel-clockrate = <1452000000>;
    qcom,mdss-dsi-panel-width = <1440>;
    qcom,mdss-dsi-panel-height = <3168>;

    qcom,mdss-dsi-h-front-porch = <100>;
    qcom,mdss-dsi-h-back-porch = <60>;
    qcom,mdss-dsi-h-pulse-width = <36>;
    qcom,mdss-dsi-h-sync-skew = <0>;
    qcom,mdss-dsi-v-back-porch = <120>;
    qcom,mdss-dsi-v-front-porch = <160>;
    qcom,mdss-dsi-v-pulse-width = <30>;
    qcom,mdss-dsi-h-sync-pulse = <0>;
    qcom,mdss-dsi-h-left-border = <0>;
    qcom,mdss-dsi-h-right-border = <0>;
    qcom,mdss-dsi-v-top-border = <0>;
    qcom,mdss-dsi-v-bottom-border = <0>;

    qcom,dsi-select-clocks = "mux_byte_clk0", "mux_pixel_clk0","pw_bb_clk2";

    oplus,fod-on-vblank = <2>;
    oplus,fod-off-vblank = <0>;

    qcom,mdss-dsi-panel-read-register-open-command = [
     39 01 00 00 00 00 03 F0 5A 5A
     ];
    qcom,mdss-dsi-panel-id1-command = [
     06 01 00 00 00 00 01 E9
     ];
    qcom,mdss-dsi-panel-read-register-close-command = [
     39 01 00 00 00 00 03 F0 A5 A5
     ];
    qcom,mdss-dsi-timing-switch-command = [
     39 01 00 00 00 00 03 F0 5A 5A
     39 01 00 00 00 00 05 2A 00 00 05 9F
     39 01 00 00 00 00 05 2B 00 00 0C 5F
     15 01 00 00 00 00 02 60 20
     15 01 00 00 00 00 02 F7 0F
     15 01 00 00 00 00 02 BA 03
     39 01 00 00 07 00 03 F0 A5 A5
    ];
    qcom,mdss-dsi-on-command = [

     05 01 00 00 0B 00 01 11

     39 01 00 00 00 00 03 F0 5A 5A
     15 01 00 00 00 00 02 B0 4F
     39 01 00 00 00 00 03 F5 5C 78
     15 01 00 00 00 00 02 B0 07
     15 01 00 00 00 00 02 C0 68
     39 01 00 00 00 00 03 F0 A5 A5

     39 01 00 00 00 00 03 F0 5A 5A
     15 01 00 00 00 00 02 B0 22
     15 01 00 00 00 00 02 F5 65
     15 01 00 00 00 00 02 B0 38
     15 01 00 00 00 00 02 F5 0F
     15 01 00 00 00 00 02 B0 56
     15 01 00 00 00 00 02 F5 C4
     39 01 00 00 00 00 03 F0 A5 A5

     39 01 00 00 00 00 03 F0 5A 5A
     15 01 00 00 00 00 02 B0 03
     39 01 00 00 00 00 03 CB FF FF
     15 01 00 00 00 00 02 F7 0F
     39 01 00 00 0B 00 03 F0 A5 A5

     07 01 00 00 00 00 01 01

     39 01 00 00 00 00 59 9E
     12 00 00 AB 30 80 0C 60
     05 A0 00 60 02 D0 02 D0
     02 00 02 C2 00 20 09 62
     00 0A 00 0F 01 44 00 CC
     18 00 10 F0 07 10 20 00
     06 0F 0F 33 0E 1C 2A 38
     46 54 62 69 70 77 79 7B
     7D 7E 02 02 22 00 2A 40
     2A BE 3A FC 3A FA 3A F8
     3B 38 3B 78 3B B6 4B B6
     4B F4 4B F4 6C 34 84 74
     39 01 00 00 00 00 03 F0 5A 5A
     15 01 00 00 00 00 02 F7 0F
     39 01 00 00 00 00 03 F0 A5 A5

     15 01 00 00 00 00 02 35 00

     39 01 00 00 00 00 05 2A 00 00 05 9F
     39 01 00 00 00 00 05 2B 00 00 0C 5F

     39 01 00 00 00 00 03 F0 5A 5A
     15 01 00 00 00 00 02 B0 05
     39 01 00 00 00 00 05 B9 07 02 40 23
     39 01 00 00 00 00 03 F0 A5 A5

     39 01 00 00 00 00 03 F0 5A 5A
     15 01 00 00 00 00 02 B0 54
     15 01 00 00 00 00 02 B5 48
     39 01 00 00 6F 00 03 F0 A5 A5

     39 01 00 00 00 00 03 F0 5A 5A
     15 01 00 00 00 00 02 B0 0B
     15 01 00 00 00 00 02 B1 01
     15 01 00 00 00 00 02 B0 02
     15 01 00 00 00 00 02 B5 13
     15 01 00 00 00 00 02 53 28
     39 01 00 00 00 00 03 F0 A5 A5

     39 01 00 00 00 00 03 F0 5A 5A
     15 01 00 00 00 00 02 60 20
     15 01 00 00 00 00 02 F7 0F
     15 01 00 00 00 00 02 BA 03
     39 01 00 00 00 00 03 F0 A5 A5
    ];
    qcom,mdss-dsi-post-on-backlight = [

     39 01 00 00 00 00 03 9F 5A 5A
     05 01 00 00 00 00 01 29
     05 01 00 00 00 00 01 13
     39 01 00 00 00 00 03 9F A5 A5
    ];
    qcom,mdss-dsi-off-command=[
     05 01 00 00 0A 00 02 28 00
     05 01 00 00 78 00 02 10 00
    ];
    qcom,mdss-dsi-lp1-command = [

     15 01 00 00 00 00 02 82 00

     39 01 00 00 00 00 03 F0 5A 5A
     15 01 00 00 00 00 02 B0 06
     15 01 00 00 00 00 02 F4 8A
     15 01 00 00 00 00 02 BB 29
     15 01 00 00 00 00 02 6A 00
     15 01 00 00 00 00 02 53 22
     39 01 00 00 14 00 03 F0 A5 A5
    ];
    qcom,mdss-dsi-nolp-command = [
     39 01 00 00 00 00 03 F0 5A 5A
     15 00 00 00 00 00 02 60 20
     15 00 00 00 00 00 02 F7 0F
     39 01 00 00 00 00 03 F0 A5 A5

     39 01 00 00 00 00 03 F0 5A 5A
     15 01 00 00 00 00 02 6A 00
     15 01 00 00 00 00 02 53 28
     39 01 00 00 00 00 03 F0 A5 A5
    ];
    qcom,mdss-dsi-aod-hbm-on-command = [

     39 01 00 00 00 00 02 53 E0

     39 01 00 00 00 00 03 51 05 93
    ];
    qcom,mdss-dsi-aod-hbm-off-command = [
     15 01 00 00 00 00 02 53 22
     39 01 00 00 00 00 03 51 00 01
    ];
    qcom,mdss-dsi-hbm-on-command = [
     15 01 00 00 00 00 02 53 E0
     39 01 00 00 22 00 03 51 05 93
    ];
    qcom,mdss-dsi-normal-hbm-on-command = [
     15 01 00 00 00 00 02 53 E0
     39 01 00 00 00 00 03 51 07 FF
    ];
    qcom,mdss-dsi-aod-high-mode-command = [

     15 01 00 00 00 00 02 53 22
    ];
    qcom,mdss-dsi-aod-low-mode-command = [

     15 01 00 00 00 00 02 53 23
    ];
    qcom,mdss-dsi-seed-off-command = [

     39 01 00 00 00 00 03 F0 5A 5A
     15 01 00 00 00 00 02 84 00
     39 01 00 00 00 00 03 F0 A5 A5

     39 01 00 00 00 00 03 F0 5A 5A
     15 01 00 00 00 00 02 B8 01
     39 01 00 00 00 00 03 F0 A5 A5
    ];
    qcom,mdss-dsi-seed-0-command = [
     39 01 00 00 00 00 03 F0 5A 5A
     15 01 00 00 00 00 02 B0 0C
     15 01 00 00 00 00 02 92 07
     39 01 00 00 00 00 03 F0 A5 A5
    ];
    qcom,mdss-dsi-seed-1-command = [
     39 01 00 00 00 00 03 F0 5A 5A
     15 01 00 00 00 00 02 B0 0C
     15 01 00 00 00 00 02 92 27
     39 01 00 00 00 00 03 F0 A5 A5
    ];
    qcom,mdss-dsi-seed-2-command = [
     39 01 00 00 00 00 03 F0 5A 5A
     15 01 00 00 00 00 02 B0 0C
     15 01 00 00 00 00 02 92 07
     39 01 00 00 00 00 03 F0 A5 A5
    ];
    qcom,mdss-dsi-mca-on-command = [

     39 01 00 00 00 00 03 F0 5A 5A
     15 01 00 00 00 00 02 B0 06
     15 01 00 00 00 00 02 97 01
     15 01 00 00 00 00 02 B0 04
     15 01 00 00 00 00 02 98 01
     39 01 00 00 00 00 03 F0 A5 A5
    ];
    qcom,mdss-dsi-mca-off-command = [

     39 01 00 00 00 00 03 F0 5A 5A
     15 01 00 00 00 00 02 B0 06
     15 01 00 00 00 00 02 97 00
     15 01 00 00 00 00 02 B0 04
     15 01 00 00 00 00 02 98 00
     39 01 00 00 00 00 03 F0 A5 A5
    ];
    qcom,mdss-dsi-aod-hbm-on-command-state = "dsi_hs_mode";
    qcom,mdss-dsi-aod-hbm-off-command-state = "dsi_hs_mode";
    qcom,mdss-dsi-timing-switch-command-state = "dsi_hs_mode";
    qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
    qcom,mdss-dsi-seed-off-command-state = "dsi_hs_mode";
    qcom,mdss-dsi-seed-0-command-state = "dsi_hs_mode";
    qcom,mdss-dsi-seed-1-command-state = "dsi_hs_mode";
    qcom,mdss-dsi-seed-2-command-state = "dsi_hs_mode";

    qcom,compression-mode = "dsc";
    qcom,lm-split = <720 720>;
    qcom,mdss-dsc-encoders = <2>;
    qcom,mdss-dsc-slice-height = <96>;
    qcom,mdss-dsc-slice-width = <720>;
    qcom,mdss-dsc-slice-per-pkt = <2>;
    qcom,mdss-dsc-bit-per-component = <10>;
    qcom,mdss-dsc-bit-per-pixel = <8>;
    qcom,mdss-dsc-block-prediction-enable;
    qcom,mdss-dsi-panel-id1-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-panel-read-register-open-state = "dsi_lp_mode";
    qcom,mdss-dsi-panel-read-register-close-state = "dsi_lp_mode";
   };
   timing@2 {
    qcom,mdss-dsi-panel-jitter = <0x4 0x1>;
    qcom,mdss-dsi-panel-framerate = <60>;
    qcom,mdss-dsi-panel-clockrate = <1004780000>;
    qcom,mdss-dsi-panel-width = <1080>;
    qcom,mdss-dsi-panel-height = <2376>;

    qcom,mdss-dsi-h-front-porch = <100>;
    qcom,mdss-dsi-h-back-porch = <60>;
    qcom,mdss-dsi-h-pulse-width = <36>;
    qcom,mdss-dsi-h-sync-skew = <0>;
    qcom,mdss-dsi-v-back-porch = <1200>;
    qcom,mdss-dsi-v-front-porch = <1200>;
    qcom,mdss-dsi-v-pulse-width = <40>;
    qcom,mdss-dsi-h-sync-pulse = <0>;
    qcom,mdss-dsi-h-left-border = <0>;
    qcom,mdss-dsi-h-right-border = <0>;
    qcom,mdss-dsi-v-top-border = <0>;
    qcom,mdss-dsi-v-bottom-border = <0>;

    qcom,dsi-select-clocks = "mux_byte_clk0", "mux_pixel_clk0","pw_bb_clk2";

    oplus,fod-on-vblank = <1>;
    oplus,fod-off-vblank = <0>;

    qcom,mdss-dsi-panel-read-register-open-command = [
     39 01 00 00 00 00 03 F0 5A 5A
     ];
    qcom,mdss-dsi-panel-id1-command = [
     06 01 00 00 00 00 01 E9
     ];
    qcom,mdss-dsi-panel-read-register-close-command = [
     39 01 00 00 00 00 03 F0 A5 A5
     ];
    qcom,mdss-dsi-timing-switch-command = [
     39 01 00 00 00 00 03 F0 5A 5A
     39 01 00 00 00 00 05 2A 00 00 04 37
     39 01 00 00 00 00 05 2B 00 00 09 47
     15 01 00 00 00 00 02 60 02
     15 01 00 00 00 00 02 F7 0F
     15 01 00 00 00 00 02 BA 02
     39 01 00 00 07 00 03 F0 A5 A5
    ];
    qcom,mdss-dsi-on-command = [

     05 01 00 00 0B 00 01 11

     39 01 00 00 00 00 03 F0 5A 5A
     15 01 00 00 00 00 02 B0 4F
     39 01 00 00 00 00 03 F5 5C 78
     15 01 00 00 00 00 02 B0 07
     15 01 00 00 00 00 02 C0 68
     39 01 00 00 00 00 03 F0 A5 A5

     39 01 00 00 00 00 03 F0 5A 5A
     15 01 00 00 00 00 02 B0 22
     15 01 00 00 00 00 02 F5 65
     15 01 00 00 00 00 02 B0 38
     15 01 00 00 00 00 02 F5 0F
     15 01 00 00 00 00 02 B0 56
     15 01 00 00 00 00 02 F5 C4
     39 01 00 00 00 00 03 F0 A5 A5

     39 01 00 00 00 00 03 F0 5A 5A
     15 01 00 00 00 00 02 B0 03
     39 01 00 00 00 00 03 CB FF FF
     15 01 00 00 00 00 02 F7 0F
     39 01 00 00 0B 00 03 F0 A5 A5

     07 01 00 00 00 00 01 01

     39 01 00 00 00 00 59 9E
     11 00 00 89 30 80 09 48
     04 38 00 48 02 1C 02 1C
     02 00 02 52 00 20 06 3B
     00 07 00 0F 01 B1 01 6A
     18 00 10 F0 03 0C 20 00
     06 0B 0B 33 0E 1C 2A 38
     46 54 62 69 70 77 79 7B
     7D 7E 01 02 01 00 09 40
     09 BE 19 FC 19 FA 19 F8
     1A 38 1A 78 1A B6 2A B6
     2A F4 2A F4 4B 34 63 74
     39 01 00 00 00 00 03 F0 5A 5A
     15 01 00 00 00 00 02 F7 0F
     39 01 00 00 00 00 03 F0 A5 A5

     15 01 00 00 00 00 02 35 00

     39 01 00 00 00 00 05 2A 00 00 04 37
     39 01 00 00 00 00 05 2B 00 00 09 47

     39 01 00 00 00 00 03 F0 5A 5A
     15 01 00 00 00 00 02 B0 05
     39 01 00 00 00 00 05 B9 07 02 40 23
     39 01 00 00 00 00 03 F0 A5 A5

     39 01 00 00 00 00 03 F0 5A 5A
     15 01 00 00 00 00 02 B0 54
     15 01 00 00 00 00 02 B5 48
     39 01 00 00 6F 00 03 F0 A5 A5

     39 01 00 00 00 00 03 F0 5A 5A
     15 01 00 00 00 00 02 B0 0B
     15 01 00 00 00 00 02 B1 01
     15 01 00 00 00 00 02 B0 02
     15 01 00 00 00 00 02 B5 13
     15 01 00 00 00 00 02 53 28
     39 01 00 00 00 00 03 F0 A5 A5

     39 01 00 00 00 00 03 F0 5A 5A
     15 01 00 00 00 00 02 60 02
     15 01 00 00 00 00 02 F7 0F
     15 01 00 00 00 00 02 BA 02
     39 01 00 00 00 00 03 F0 A5 A5
    ];
    qcom,mdss-dsi-post-on-backlight = [

     39 01 00 00 00 00 03 9F 5A 5A
     05 01 00 00 00 00 01 29
     05 01 00 00 00 00 01 13
     39 01 00 00 00 00 03 9F A5 A5
    ];
    qcom,mdss-dsi-off-command=[
     05 01 00 00 0A 00 02 28 00
     05 01 00 00 78 00 02 10 00
    ];
    qcom,mdss-dsi-lp1-command = [

     15 01 00 00 00 00 02 82 00

     39 01 00 00 00 00 03 F0 5A 5A
     15 01 00 00 00 00 02 B0 06
     15 01 00 00 00 00 02 F4 8A
     15 01 00 00 00 00 02 BB 29
     15 01 00 00 00 00 02 6A 00
     15 01 00 00 00 00 02 53 22
     39 01 00 00 14 00 03 F0 A5 A5
    ];
    qcom,mdss-dsi-nolp-command = [
     39 01 00 00 00 00 03 F0 5A 5A
     15 00 00 00 00 00 02 60 02
     15 00 00 00 00 00 02 F7 0F
     39 01 00 00 00 00 03 F0 A5 A5

     39 01 00 00 00 00 03 F0 5A 5A
     15 01 00 00 00 00 02 6A 00
     15 01 00 00 00 00 02 53 28
     39 01 00 00 00 00 03 F0 A5 A5
    ];
    qcom,mdss-dsi-aod-hbm-on-command = [

     39 01 00 00 00 00 02 53 E0

     39 01 00 00 00 00 03 51 05 93
    ];
    qcom,mdss-dsi-aod-hbm-off-command = [
     15 01 00 00 00 00 02 53 22
     39 01 00 00 00 00 03 51 00 01
    ];
    qcom,mdss-dsi-hbm-on-command = [
     15 01 00 00 00 00 02 53 E0
     39 01 00 00 22 00 03 51 05 93
    ];
    qcom,mdss-dsi-normal-hbm-on-command = [
     15 01 00 00 00 00 02 53 E0
     39 01 00 00 00 00 03 51 07 FF
    ];
    qcom,mdss-dsi-aod-high-mode-command = [

     15 01 00 00 00 00 02 53 22
    ];
    qcom,mdss-dsi-aod-low-mode-command = [

     15 01 00 00 00 00 02 53 23
    ];
    qcom,mdss-dsi-seed-off-command = [

     39 01 00 00 00 00 03 F0 5A 5A
     15 01 00 00 00 00 02 84 00
     39 01 00 00 00 00 03 F0 A5 A5

     39 01 00 00 00 00 03 F0 5A 5A
     15 01 00 00 00 00 02 B8 01
     39 01 00 00 00 00 03 F0 A5 A5
    ];
    qcom,mdss-dsi-seed-0-command = [
     39 01 00 00 00 00 03 F0 5A 5A
     15 01 00 00 00 00 02 B0 0C
     15 01 00 00 00 00 02 92 07
     39 01 00 00 00 00 03 F0 A5 A5
    ];
    qcom,mdss-dsi-seed-1-command = [
     39 01 00 00 00 00 03 F0 5A 5A
     15 01 00 00 00 00 02 B0 0C
     15 01 00 00 00 00 02 92 27
     39 01 00 00 00 00 03 F0 A5 A5
    ];
    qcom,mdss-dsi-seed-2-command = [
     39 01 00 00 00 00 03 F0 5A 5A
     15 01 00 00 00 00 02 B0 0C
     15 01 00 00 00 00 02 92 07
     39 01 00 00 00 00 03 F0 A5 A5
    ];
    qcom,mdss-dsi-mca-on-command = [

     39 01 00 00 00 00 03 F0 5A 5A
     15 01 00 00 00 00 02 B0 06
     15 01 00 00 00 00 02 97 01
     15 01 00 00 00 00 02 B0 04
     15 01 00 00 00 00 02 98 01
     39 01 00 00 00 00 03 F0 A5 A5
    ];
    qcom,mdss-dsi-mca-off-command = [

     39 01 00 00 00 00 03 F0 5A 5A
     15 01 00 00 00 00 02 B0 06
     15 01 00 00 00 00 02 97 00
     15 01 00 00 00 00 02 B0 04
     15 01 00 00 00 00 02 98 00
     39 01 00 00 00 00 03 F0 A5 A5
    ];
    qcom,mdss-dsi-aod-hbm-on-command-state = "dsi_hs_mode";
    qcom,mdss-dsi-aod-hbm-off-command-state = "dsi_hs_mode";
    qcom,mdss-dsi-timing-switch-command-state = "dsi_hs_mode";
    qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
    qcom,mdss-dsi-seed-off-command-state = "dsi_hs_mode";
    qcom,mdss-dsi-seed-0-command-state = "dsi_hs_mode";
    qcom,mdss-dsi-seed-1-command-state = "dsi_hs_mode";
    qcom,mdss-dsi-seed-2-command-state = "dsi_hs_mode";

    qcom,compression-mode = "dsc";
    qcom,lm-split = <540 540>;
    qcom,mdss-dsc-encoders = <2>;
    qcom,mdss-dsc-slice-height = <72>;
    qcom,mdss-dsc-slice-width = <540>;
    qcom,mdss-dsc-slice-per-pkt = <2>;
    qcom,mdss-dsc-bit-per-component = <8>;
    qcom,mdss-dsc-bit-per-pixel = <8>;
    qcom,mdss-dsc-block-prediction-enable;
    qcom,mdss-dsi-panel-id1-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-panel-read-register-open-state = "dsi_lp_mode";
    qcom,mdss-dsi-panel-read-register-close-state = "dsi_lp_mode";
   };
   timing@3 {
    qcom,mdss-dsi-panel-jitter = <0x4 0x1>;
    qcom,mdss-dsi-panel-framerate = <120>;
    qcom,mdss-dsi-panel-clockrate = <1004780000>;
    qcom,mdss-dsi-panel-width = <1080>;
    qcom,mdss-dsi-panel-height = <2376>;

    qcom,mdss-dsi-h-front-porch = <64>;
    qcom,mdss-dsi-h-back-porch = <32>;
    qcom,mdss-dsi-h-pulse-width = <16>;
    qcom,mdss-dsi-h-sync-skew = <0>;
    qcom,mdss-dsi-v-back-porch = <200>;
    qcom,mdss-dsi-v-front-porch = <200>;
    qcom,mdss-dsi-v-pulse-width = <60>;
    qcom,mdss-dsi-h-sync-pulse = <0>;
    qcom,mdss-dsi-h-left-border = <0>;
    qcom,mdss-dsi-h-right-border = <0>;
    qcom,mdss-dsi-v-top-border = <0>;
    qcom,mdss-dsi-v-bottom-border = <0>;

    qcom,dsi-select-clocks = "mux_byte_clk0", "mux_pixel_clk0","pw_bb_clk2";

    oplus,fod-on-vblank = <2>;
    oplus,fod-off-vblank = <0>;

    qcom,mdss-dsi-panel-read-register-open-command = [
     39 01 00 00 00 00 03 F0 5A 5A
     ];
    qcom,mdss-dsi-panel-id1-command = [
     06 01 00 00 00 00 01 E9
     ];
    qcom,mdss-dsi-panel-read-register-close-command = [
     39 01 00 00 00 00 03 F0 A5 A5
     ];
    qcom,mdss-dsi-timing-switch-command = [
     39 01 00 00 00 00 03 F0 5A 5A
     39 01 00 00 00 00 05 2A 00 00 04 37
     39 01 00 00 00 00 05 2B 00 00 09 47
     15 01 00 00 00 00 02 60 22
     15 01 00 00 00 00 02 F7 0F
     15 01 00 00 00 00 02 BA 02

     39 01 00 00 00 00 02 B9 01
     39 01 00 00 00 00 02 B0 01
     39 01 00 00 00 00 05 B9 0C 54 00 0B
     39 01 00 00 07 00 03 F0 A5 A5
    ];
    qcom,mdss-dsi-on-command = [

     05 01 00 00 0B 00 01 11

     39 01 00 00 00 00 03 F0 5A 5A
     15 01 00 00 00 00 02 B0 4F
     39 01 00 00 00 00 03 F5 5C 78
     15 01 00 00 00 00 02 B0 07
     15 01 00 00 00 00 02 C0 68
     39 01 00 00 00 00 03 F0 A5 A5

     39 01 00 00 00 00 03 F0 5A 5A
     15 01 00 00 00 00 02 B0 22
     15 01 00 00 00 00 02 F5 65
     15 01 00 00 00 00 02 B0 38
     15 01 00 00 00 00 02 F5 0F
     15 01 00 00 00 00 02 B0 56
     15 01 00 00 00 00 02 F5 C4
     39 01 00 00 00 00 03 F0 A5 A5

     39 01 00 00 00 00 03 F0 5A 5A
     15 01 00 00 00 00 02 B0 03
     39 01 00 00 00 00 03 CB FF FF
     15 01 00 00 00 00 02 F7 0F
     39 01 00 00 0B 00 03 F0 A5 A5

     07 01 00 00 00 00 01 01

     39 01 00 00 00 00 59 9E
     11 00 00 89 30 80 09 48
     04 38 00 48 02 1C 02 1C
     02 00 02 52 00 20 06 3B
     00 07 00 0F 01 B1 01 6A
     18 00 10 F0 03 0C 20 00
     06 0B 0B 33 0E 1C 2A 38
     46 54 62 69 70 77 79 7B
     7D 7E 01 02 01 00 09 40
     09 BE 19 FC 19 FA 19 F8
     1A 38 1A 78 1A B6 2A B6
     2A F4 2A F4 4B 34 63 74
     39 01 00 00 00 00 03 F0 5A 5A
     15 01 00 00 00 00 02 F7 0F
     39 01 00 00 00 00 03 F0 A5 A5

     15 01 00 00 00 00 02 35 00

     39 01 00 00 00 00 05 2A 00 00 04 37
     39 01 00 00 00 00 05 2B 00 00 09 47

     39 01 00 00 00 00 03 F0 5A 5A
     15 01 00 00 00 00 02 B0 05
     39 01 00 00 00 00 05 B9 07 02 40 23
     39 01 00 00 00 00 03 F0 A5 A5

     39 01 00 00 00 00 03 F0 5A 5A
     15 01 00 00 00 00 02 B0 54
     15 01 00 00 00 00 02 B5 48
     39 01 00 00 6F 00 03 F0 A5 A5

     39 01 00 00 00 00 03 F0 5A 5A
     15 01 00 00 00 00 02 B0 0B
     15 01 00 00 00 00 02 B1 01
     15 01 00 00 00 00 02 B0 02
     15 01 00 00 00 00 02 B5 13
     15 01 00 00 00 00 02 53 28
     39 01 00 00 00 00 03 F0 A5 A5

     39 01 00 00 00 00 03 F0 5A 5A
     15 01 00 00 00 00 02 60 22
     15 01 00 00 00 00 02 F7 0F
     15 01 00 00 00 00 02 BA 02

     39 01 00 00 00 00 02 B9 01
     39 01 00 00 00 00 02 B0 01
     39 01 00 00 00 00 05 B9 0C 54 00 0B
     39 01 00 00 00 00 03 F0 A5 A5
    ];
    qcom,mdss-dsi-post-on-backlight = [

     39 01 00 00 00 00 03 9F 5A 5A
     05 01 00 00 00 00 01 29
     05 01 00 00 00 00 01 13
     39 01 00 00 00 00 03 9F A5 A5
    ];
    qcom,mdss-dsi-off-command=[
     05 01 00 00 0A 00 02 28 00
     05 01 00 00 78 00 02 10 00
    ];
    qcom,mdss-dsi-lp1-command = [

     15 01 00 00 00 00 02 82 00

     39 01 00 00 00 00 03 F0 5A 5A
     15 01 00 00 00 00 02 B0 06
     15 01 00 00 00 00 02 F4 8A
     15 01 00 00 00 00 02 BB 29
     15 01 00 00 00 00 02 6A 00
     15 01 00 00 00 00 02 53 22
     39 01 00 00 14 00 03 F0 A5 A5
    ];
    qcom,mdss-dsi-nolp-command = [
     39 01 00 00 00 00 03 F0 5A 5A
     15 00 00 00 00 00 02 60 22
     15 00 00 00 00 00 02 F7 0F
     39 01 00 00 00 00 03 F0 A5 A5

     39 01 00 00 00 00 03 F0 5A 5A
     15 01 00 00 00 00 02 6A 00
     15 01 00 00 00 00 02 53 28
     39 01 00 00 00 00 03 F0 A5 A5
    ];
    qcom,mdss-dsi-aod-hbm-on-command = [

     39 01 00 00 00 00 02 53 E0

     39 01 00 00 00 00 03 51 05 93
    ];
    qcom,mdss-dsi-aod-hbm-off-command = [
     15 01 00 00 00 00 02 53 22
     39 01 00 00 00 00 03 51 00 01
    ];
    qcom,mdss-dsi-hbm-on-command = [
     15 01 00 00 00 00 02 53 E0
     39 01 00 00 22 00 03 51 05 93
    ];
    qcom,mdss-dsi-normal-hbm-on-command = [
     15 01 00 00 00 00 02 53 E0
     39 01 00 00 00 00 03 51 07 FF
    ];
    qcom,mdss-dsi-aod-high-mode-command = [

     15 01 00 00 00 00 02 53 22
    ];
    qcom,mdss-dsi-aod-low-mode-command = [

     15 01 00 00 00 00 02 53 23
    ];
    qcom,mdss-dsi-seed-off-command = [

     39 01 00 00 00 00 03 F0 5A 5A
     15 01 00 00 00 00 02 84 00
     39 01 00 00 00 00 03 F0 A5 A5

     39 01 00 00 00 00 03 F0 5A 5A
     15 01 00 00 00 00 02 B8 01
     39 01 00 00 00 00 03 F0 A5 A5
    ];
    qcom,mdss-dsi-seed-0-command = [
     39 01 00 00 00 00 03 F0 5A 5A
     15 01 00 00 00 00 02 B0 0C
     15 01 00 00 00 00 02 92 07
     39 01 00 00 00 00 03 F0 A5 A5
    ];
    qcom,mdss-dsi-seed-1-command = [
     39 01 00 00 00 00 03 F0 5A 5A
     15 01 00 00 00 00 02 B0 0C
     15 01 00 00 00 00 02 92 27
     39 01 00 00 00 00 03 F0 A5 A5
    ];
    qcom,mdss-dsi-seed-2-command = [
     39 01 00 00 00 00 03 F0 5A 5A
     15 01 00 00 00 00 02 B0 0C
     15 01 00 00 00 00 02 92 07
     39 01 00 00 00 00 03 F0 A5 A5
    ];
    qcom,mdss-dsi-mca-on-command = [

     39 01 00 00 00 00 03 F0 5A 5A
     15 01 00 00 00 00 02 B0 06
     15 01 00 00 00 00 02 97 01
     15 01 00 00 00 00 02 B0 04
     15 01 00 00 00 00 02 98 01
     39 01 00 00 00 00 03 F0 A5 A5
    ];
    qcom,mdss-dsi-mca-off-command = [

     39 01 00 00 00 00 03 F0 5A 5A
     15 01 00 00 00 00 02 B0 06
     15 01 00 00 00 00 02 97 00
     15 01 00 00 00 00 02 B0 04
     15 01 00 00 00 00 02 98 00
     39 01 00 00 00 00 03 F0 A5 A5
    ];
    qcom,mdss-dsi-aod-hbm-on-command-state = "dsi_hs_mode";
    qcom,mdss-dsi-aod-hbm-off-command-state = "dsi_hs_mode";
    qcom,mdss-dsi-timing-switch-command-state = "dsi_hs_mode";
    qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
    qcom,mdss-dsi-seed-off-command-state = "dsi_hs_mode";
    qcom,mdss-dsi-seed-0-command-state = "dsi_hs_mode";
    qcom,mdss-dsi-seed-1-command-state = "dsi_hs_mode";
    qcom,mdss-dsi-seed-2-command-state = "dsi_hs_mode";

    qcom,compression-mode = "dsc";
    qcom,lm-split = <540 540>;
    qcom,mdss-dsc-encoders = <2>;
    qcom,mdss-dsc-slice-height = <72>;
    qcom,mdss-dsc-slice-width = <540>;
    qcom,mdss-dsc-slice-per-pkt = <2>;
    qcom,mdss-dsc-bit-per-component = <8>;
    qcom,mdss-dsc-bit-per-pixel = <8>;
    qcom,mdss-dsc-block-prediction-enable;
    qcom,mdss-dsi-panel-id1-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-panel-read-register-open-state = "dsi_lp_mode";
    qcom,mdss-dsi-panel-read-register-close-state = "dsi_lp_mode";
   };
  };
 };
};

&dsi_oppo19065_samsung_1440_3168_dsc_cmd {
 qcom,panel-supply-entries = <&dsi_panel_pwr_supply>;
 qcom,iris-supply-entries = <&dsi_iris_pwr_supply>;
 qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
 qcom,mdss-dsi-bl-min-level = <1>;
 qcom,mdss-dsi-bl-normal-max-level = <1023>;
 qcom,mdss-dsi-bl-max-level = <2047>;
 qcom,mdss-brightness-normal-max-level = <1023>;
 qcom,mdss-brightness-max-level = <2047>;
 qcom,mdss-brightness-default-level = <400>;
 qcom,platform-te-gpio = <&tlmm 66 0>;
 qcom,platform-reset-gpio = <&tlmm 75 0>;
 qcom,platform-panel-vout-gpio = <&tlmm 8 0>;
 qcom,ulps-enabled;
 qcom,dsi-select-clocks = "mux_byte_clk0", "mux_pixel_clk0","pw_bb_clk2";

 qcom,mdss-dsi-display-timings {
  timing@0 {
    qcom,mdss-dsi-panel-phy-timings = [00 22 08 09 25 23 09 09 06 02 04 00 1C 19];
    qcom,display-topology = <1 1 1>,<2 2 1>;
    qcom,default-topology-index = <1>;
  };
  timing@1 {
   qcom,mdss-dsi-panel-phy-timings = [00 2F 0C 0C 2A 27 0C 0D 09 02 04 00 26 1B];
   qcom,display-topology = <1 1 1>,<2 2 1>;
   qcom,default-topology-index = <1>;
  };
  timing@2 {
   qcom,mdss-dsi-panel-phy-timings = [00 22 08 09 25 23 09 09 06 02 04 00 1C 19];
   qcom,display-topology = <1 1 1>,<2 2 1>;
   qcom,default-topology-index = <1>;
  };
  timing@3 {
   qcom,mdss-dsi-panel-phy-timings = [00 22 08 09 25 23 09 09 06 02 04 00 1C 19];
   qcom,display-topology = <1 1 1>,<2 2 1>;
   qcom,default-topology-index = <1>;
  };
 };
};

&dsi_oppo19065_samsung_1440_3168_dsc_cmd {
 qcom,platform-iris-reset-gpio = <&tlmm 174 0>;
 qcom,platform-iris-vdd-gpio = <&tlmm 175 0>;
 qcom,platform-analog-bypass-gpio = <&tlmm 173 0>;
 qcom,platform-analog-bypass-status-gpio = <&tlmm 112 0>;
 qcom,platform-panel-te-esd-gpio = <&tlmm 109 0>;
};
&dsi_oppo19065_samsung_1440_3168_dsc_cmd {
 qcom,panel_voltage_vddi_name = "vddio";
 qcom,panel_voltage_vddi = <0 1650000 1800000 1950000>;
 qcom,panel_voltage_vddr_name = "vddio";
 qcom,panel_voltage_vddr = <1 1650000 1800000 1950000>;
};
# 28 "../arch/arm64/boot/dts/vendor/qcom/kona-sde-display.dtsi" 2
# 1 "../arch/arm64/boot/dts/vendor/qcom/pxlw-iris5-cfg-oppo19065_samsung_1440_3168_cmd.dtsi" 1

&dsi_oppo19065_samsung_1440_3168_dsc_cmd {
 mdss_iris_cfg_oppo19065_samsung_1440_3168_dsc_cmd: pxlw,mdss_iris_cfg_oppo19065_samsung_1440_3168_dsc_cmd {

pxlw,panel-type = "PANEL_OLED";

pxlw,low-power = [00 01 01];
pxlw,chip-ver = <0x6935>;
pxlw,pkt-payload-size = <228>;
pxlw,last-for-per-pkt = <2>;
pxlw,pt-last-for-per-pkt = <0>;
pxlw,min-color-temp = <2500>;
pxlw,max-color-temp = <10000>;
pxlw,iris-me-hres = <576>;
pxlw,iris-me-vres = <1800>;

pxlw,iris-memc-dsc-bpp = <0x68>;


pxlw,iris-tx-mode = /bits/ 8 <1>;
pxlw,panel-dimming-brightness = <4095>;

pxlw,panel-te = <60>;
pxlw,ap-te = <60>;
pxlw,loop-back-mode = <0>;
pxlw,loop-back-mode-res = <255>;

pxlw,iris-lightup-sequence-pre0 = [

  00 a0 00
  00 00 00
];


pxlw,iris-lightup-sequence-pre1 = [

  00 a0 00
  00 00 00
];
pxlw,iris-lightup-sequence-cont-splash = [


  01 f0 00

  02 01 00
  02 00 00

  05 00 00
  05 f0 00

  04 f0 00
  04 80 00


  03 00 00
  03 01 00
  03 02 00
  03 03 00
  03 04 00
  03 80 00

  23 00 00
  23 80 00


  07 fa 01
  07 8a 01

  08 fa 01
  08 8a 00
];
pxlw,iris-lightup-sequence = [

  01 f0 01

  21 f1 01
  21 f0 01

  02 01 01
  02 00 00

  05 00 00
  05 f0 00

  06 f0 01
  06 00 01

  09 70 01

  80 00 01
  80 01 01
  80 f1 00
  81 00 01
  81 01 01
  81 02 01
  86 00 00
  83 00 01
  8a 00 01
  89 00 00
  82 04 01
  82 14 01
  82 24 01
  82 34 01
  82 44 01
  82 54 01
  82 64 01
  82 74 00
  82 84 00
  84 00 01
  85 00 01

  11 f1 01

  04 f0 01
  04 80 01

  03 f0 01
  03 f1 01
  03 f2 01
  03 f3 01
  03 f4 01
  03 20 01
  03 a0 01
  03 b0 01
  03 c0 01
  03 d0 01
  03 40 01
  03 80 01

  23 f0 01

  2e f0 01

  0c f0 01
  0c a0 01
  0c 80 01

  0e f0 01
  0e f1 01
  0e a0 01
  0e 80 01

  09 a0 01
  09 80 01

  0a f0 01
  0a a0 01
  0a 80 01
  0a 20 01

  0d f0 01
  0d a0 01
  0d 80 01
  0d 70 01
  0d 71 01

  0b f0 01
  0b a0 01

  2f f0 01

  0f f0 01
  0f a0 01
  0f 70 01

  2d f0 01

  07 f0 00
  07 a0 00
  07 80 00

  37 f0 00

  08 f0 00

  25 f0 01
  25 f1 01

  24 f0 01
  24 f1 01

  2a f0 01
  2b f0 01


  0c 00 01
  0c 11 01

  0a 00 01
  0a 10 01
  0a b0 01
  0a b1 01
  0a b2 01
  0a b3 01
  0a b4 01
  0a b5 01
  0a 40 01

  0d 00 01
  0d 10 01
  0d fd 01

  0f 00 01
  0f fc 01

  0e 00 01
  0e fd 01
  0e fc 01
  0e 40 01
  0e 50 01
  0e 60 01
  0e 70 01

  03 61 01
  03 95 01
  03 51 01
  03 23 01

  09 00 01
  09 93 01

  11 e1 00

  01 e0 00

  00 f0 00
];

pxlw,iris-mode-switch-sequence = [

  02 02 01






  01 f0 01

  02 01 01
  02 00 01

  11 f1 01

  04 f0 01
  04 80 01

  03 f0 01
  03 f1 01
  03 f2 01
  03 f3 01
  03 f4 01
  03 20 01
  03 a0 01
  03 b0 01
  03 c0 01
  03 d0 01
  03 40 01
  03 80 01

  2e f0 01

  0e a0 01
  0e 01 01

  0d f0 01

  0b f0 01
  0b a0 01

  2f f0 01

  2d f0 01

  07 f0 01
  07 a0 01
  07 80 01

  08 f0 01

  03 61 01
  03 95 01
  03 51 01
  03 23 01

  01 e0 01

  11 e1 00


  02 03 00
];

pxlw,iris-pq-default-val = [

  0c 00
  0c 11

  0a 00
  0a 10
  0a b0
  0a b1
  0a b2
  0a b3
  0a b4
  0a b5
  0a 40
  0a 20

  0d 00
  0d 10
  0d fd
  0d a0

  0f 00
  0f fc

  0e 00
  0e 40
  0e fc
  0e fd
  0e 50
  0e 60
  0e 70

  03 f1
  03 f2
  03 f4
  03 23
  03 a0
  03 b0
  03 c0
  03 d0
  03 40
  03 80
  03 61
  03 95
  03 51

  09 00
  09 93

  06 00

  80 00
  80 01
  80 f1
  81 00
  81 01
  81 02
  86 00
  83 00
  8a 00
  89 00
  82 04
  82 14
  82 24
  82 34
  82 44
  82 54
  82 64
  82 74
  82 84
  84 00
  85 00

  11 f1

  02 e0

  05 00
  05 f0

  04 f0
  04 80
];


  pxlw,iris-cmd-list =
  <





    0x29 0x01 0x00 0x01 0x01F1 0x11 0xFFFFFFF4
                                    0xF1800808 0x0F020200 0xF1800818 0x00000006 0xF1800A00 0x00004960
                                    0xF1800A08 0x00000307 0xF1800A14 0x00000307 0xF1800A1C 0x00000307
                                    0xF1800A24 0x00000307 0xF1800A2C 0x00000304


    0x29 0x01 0x00 0x01 0x00F0 0x11 0xFFFFFFF4
                                    0xF1800238 0x00770000 0xF1800300 0x059F0000 0xF1800304 0x0C5F0000
                                    0xF1801804 0x00000780 0xF1800104 0x01000000 0xF1800144 0x006002D0
                                    0xF1800148 0x00000384 0xF1800080 0x00000110


    0x29 0x01 0x00 0x01 0x00D0 0x03 0xFFFFFFF4
                                    0xF1800010 0x00200317


    0x29 0x01 0x00 0x01 0x00D1 0x03 0xFFFFFFF4
                                    0xF1800010 0x00200217


    0x29 0x00 0x00 0x01 0x00E0 0x23 0x0001000C 0xF1311E38
                                    0x0F020200 0x00000006 0x00004960 0x00000307 0x00770000 0x059F0000
                                    0x0C5F0000 0x00000780 0x01000000 0x006002D0 0x00000384 0x00000110
                                    0x00004960 0x00410304 0x0000027F 0x3D030007 0x250A2509 0x250A2209
                                    0x00000201 0x034E0100 0x00816500 0x00FFFFFF 0x0A8C0780 0x00CB40C4
                                    0x00000020 0x006002D0 0x00000384 0x059F0000 0x0C5F0000 0x000000F1
                                    0x03570708 0xC201C139 0x00200217


    0x29 0x01 0x00 0x01 0x00E0 0x06 0x0001000C 0xF1311FC4
                                    0x00000307 0x00000307 0x00000307 0x00000304


    0x29 0x01 0x64 0x00 0x00A0 0x15 0xFFFFFFF4
                                    0xF0000004 0x002A80AA 0xF0000008 0x0010F008 0xF0000020 0x002A80B4
                                    0xF0000024 0x0000F016 0xF0000000 0x00000051 0xF0000000 0x00000052
                                    0xF0000000 0x00000050 0xF000001C 0x00000081 0xF000001C 0x00000082
                                    0xF000001C 0x00000080


    0x29 0x01 0x00 0x00 0x0000 0x15 0xFFFFFFF4
                                    0xF000004C 0x0E109C20 0xF0000048 0x000032A0 0xF00000E0 0x00008180
                                    0xF00000E4 0x0000D400 0xF0000060 0x0F1BC3C6 0xF00000C0 0x000001D5
                                    0xF00000C4 0x00000A48 0xF0000088 0x0000004E 0xF00000F4 0x00000640
                                    0xF00000D4 0x3F420303


    0x29 0x01 0x00 0x00 0x0104 0x05 0xFFFFFFF4
                                    0xF00000EC 0x00000002 0xF00000EC 0x00000000


    0x29 0x01 0x00 0x00 0x0105 0x05 0xFFFFFFF4
                                    0xF00000EC 0x00000001 0xF00000EC 0x00000000


    0x29 0x01 0x00 0x00 0x0006 0x03 0xFFFFFFF4
                                    0xF00000E8 0x00000000


    0x29 0x01 0x00 0x00 0x0007 0x03 0xFFFFFFF4
                                    0xF00000F4 0x00000640


    0x29 0x01 0x00 0x00 0x0008 0x05 0xFFFFFFF4
                                    0xF00000EC 0x00000002 0xF00000EC 0x00000000


    0x29 0x01 0x00 0x00 0x0010 0x05 0xFFFFFFF4
                                    0xF0010004 0x03F000C0 0xF0010008 0x80000000


    0x29 0x01 0x00 0x00 0x0120 0x1D 0xFFFFFFF4
                                    0xF0000050 0x00000000 0xF0000054 0x00000000 0xF0000004 0x002A80AA
                                    0xF0000008 0x0010F008 0xF0000020 0x002A80B4 0xF0000024 0x0000F016
                                    0xF0000000 0x00000051 0xF0000000 0x00000052 0xF0000000 0x00000050
                                    0xF000001C 0x00000081 0xF000001C 0x00000082 0xF000001C 0x00000080
                                    0xF00000C4 0x00000A48 0xF0000088 0x0000004E


    0x29 0x01 0x00 0x00 0x0121 0x07 0xFFFFFFF4
                                    0xF0000048 0x000032A0 0xF0000060 0x0F1BC3C6 0xF000004C 0x0E109C20


    0x29 0x01 0x00 0x00 0x0122 0x05 0xFFFFFFF4
                                    0xF0000060 0x0F1BC006 0xF0000048 0x00002000


    0x29 0x01 0x00 0x00 0x0123 0x09 0xFFFFFFF4
                                    0xF000001C 0x00000084 0xF0000000 0x00000054 0xF0000050 0x0000CC26
                                    0xF0000054 0x7A544004


    0x29 0x01 0x00 0x00 0x0124 0x07 0xFFFFFFF4
                                    0xF0000050 0x00000000 0xF0000054 0x00000000 0xF000001C 0x00000080


    0x29 0x01 0x00 0x00 0x0125 0x03 0xFFFFFFF4
                                    0xF0000048 0x00004F60


    0x29 0x01 0x00 0x00 0x0126 0x09 0xFFFFFFF4
                                    0xF0000048 0x00004000 0xF000001C 0x00000084 0xF0000050 0x0000CC26
                                    0xF0000054 0x7A544004


    0x29 0x01 0x00 0x05 0x0000 0x030 0x00000000 0xF1200000
                                    0x00000003 0x00000003 0x000001C2 0x00000006 0x00000014 0x0000027C
                                    0x00000C60 0x00000280 0xA0914A53 0x80001111 0x80001111 0x00000008
                                    0x000010A7 0x00000000 0x00000000 0x00000000 0x00001094 0x001EAD3F
                                    0x00000000 0x000025BE 0x000025BE 0x000001CE 0x00000000 0x0020593F
                                    0x00000000 0x00000000 0x00000000 0x00000000 0x10000101 0x00010001
                                    0x80001111 0x001E8D5E 0x001E8D5E 0x000001CE 0x00000000 0x00000000
                                    0x0020593F 0x00203797 0x00000000 0x00000022 0x0000022A 0x00000101
                                    0x0025C3F8 0x00000000 0x00000000 0x00000005


    0x29 0x01 0x00 0x05 0x0001 0x30 0x00000000 0xF1200000
                                    0x00000003 0x00000003 0x000001C2 0x00000006 0x00000014 0x0000027C
                                    0x00000C60 0x00000280 0xA0914A53 0x80001111 0x80001111 0x00000008
                                    0x000010A7 0x00000000 0x00000000 0x00000000 0x00001094 0x001EAD3F
                                    0x00000000 0x000025BE 0x000025BE 0x000001CE 0x00000000 0x0020593F
                                    0x00000000 0x00000000 0x00000000 0x00000000 0x10000101 0x00010001
                                    0x80001111 0x001E8D5E 0x001E8D5E 0x000001CE 0x00000000 0x00000000
                                    0x0020593F 0x001EAD3F 0x00000000 0x00000022 0x0000022A 0x00000101
                                    0x0025C3F8 0x00000000 0x00000000 0x00000005


    0x29 0x01 0x00 0x05 0x00F0 0x03 0xFFFFFFF4
                                    0xF1210000 0x0000000F


    0x29 0x01 0x00 0x02 0x0000 0x23 0xFFFFFFF4
                                    0xF1880050 0x3D030007 0xF1880054 0x250A2509 0xF1880058 0x250A2209
                                    0xF1880004 0x00000201 0xF1880020 0x034E0100 0xF188002C 0x00816500
                                    0xF1880030 0x00FFFFFF 0xF1880034 0x0A8C0780 0xF1880038 0x00CB40C4
                                    0xF1880044 0x00000020 0xF1880010 0x006002D0 0xF1880014 0x00000384
                                    0xF1880018 0x059F0000 0xF188001C 0x0C5F0000 0xF1880008 0x000000F1
                                    0xF188000C 0x03570708 0xF1880000 0xC201C139


    0x29 0x01 0x00 0x02 0x0001 0x07 0xFFFFFFF4
                                    0xF18C0200 0x00004960 0xF18C0004 0x00410304 0xF18C0210 0x0000027F


    0x29 0x01 0x00 0x02 0x0002 0x03 0xFFFFFFF4
                                    0xF1880008 0x00000081


    0x29 0x01 0x00 0x02 0x0003 0x03 0xFFFFFFF4
                                    0xF1880008 0x000000F1


    0x29 0x01 0x00 0x04 0x00F0 0x009 0x0001000C 0xF1311578
                                    0xE0008007 0x21000803 0x4C6001C2 0x46000800 0x06081814 0x00044100
                                    0x00000000


    0x29 0x01 0x00 0x04 0x0080 0x003 0x0001000C 0xF1311594
                                    0x00000001


    0x29 0x01 0x00 0x09 0x0000 0x5E 0x0001000C 0xF1310FD8
                                    0x0000016D 0x0FFF0000 0x0FFF0000 0x04E80273 0x0000075C 0x099804CB
                                    0x00000E65 0x0FFF082E 0x0FFF082E 0x099904CC 0x00000E66 0x00140A02
                                    0x00000000 0x000000C8 0x00002828 0x00002828 0x02220028 0x02220028
                                    0x05A00C60 0x0000003A 0x00000100 0x00000020 0x00000000 0x092C030D
                                    0x0FFF0DC4 0x1E061E06 0x1E061E06 0x00000008 0x018C0049 0x0000001E
                                    0x01750000 0x000E0151 0x00000002 0x00000000 0x00000000 0x00000000
                                    0x00000009 0x056D7E29 0x7FD77E8F 0x02000079 0x021A0200 0x00007F71
                                    0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000
                                    0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000
                                    0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000
                                    0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000
                                    0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000
                                    0x0015EB43 0x002FAED1 0x000FB947 0x00408040 0x00000000 0x00000003
                                    0x1D0E3617 0x00140000 0x0007FFFF 0x00140000 0x00040000 0x00000000
                                    0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x07940708
                                    0x00000000 0x01100001


    0x29 0x01 0x00 0x09 0x0002 0x5E 0x0001000C 0xF1310FD8
                                    0x0000006D 0x0FFF0000 0x0FFF0000 0x04E80273 0x0000075C 0x099804CB
                                    0x00000E65 0x0FFF082E 0x0FFF082E 0x099904CC 0x00000E66 0x00140A02
                                    0x00000000 0x000000C8 0x00002828 0x00002828 0x02220028 0x02220028
                                    0x05A00C60 0x0000003A 0x00000100 0x00000020 0x00000000 0x092C030D
                                    0x0FFF0DC4 0x1E061E06 0x1E061E06 0x00000008 0x018C0049 0x0000001E
                                    0x01750000 0x000E0151 0x00000002 0x00000000 0x00000000 0x00000000
                                    0x00000009 0x056D7C52 0x7FAE7D1E 0x04000079 0x021A0400 0x00007EE2
                                    0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000
                                    0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000
                                    0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000
                                    0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000
                                    0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000
                                    0x0015EB43 0x002FAED1 0x000FB947 0x00408040 0x00000000 0x00000003
                                    0x1D0E3617 0x00140000 0x0007FFFF 0x00140000 0x00040000 0x00000000
                                    0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x07940708
                                    0x00000000 0x01100001


    0x29 0x01 0x00 0x09 0x0005 0x5E 0x0001000C 0xF1310FD8
                                    0x00001028 0x0FFF0000 0x0FFF0000 0x058F0124 0x00000804 0x0AE0023C
                                    0x00000FAD 0x00000011 0x0FFF082E 0x026600CC 0x002800CC 0x10080C06
                                    0x20CC0F33 0x000AFFFF 0x00006461 0x00006461 0x00A30064 0x00A30064
                                    0x05A00C60 0x0000003A 0x0000020B 0x00000020 0x00000000 0x092C030D
                                    0x0FFF0DC4 0x1E061E06 0x1E061E06 0x00000008 0x01790087 0x00120024
                                    0x016F0005 0x001C0101 0x00000007 0x00000000 0x00000000 0x00000000
                                    0x00000009 0x056D7C52 0x7FAE7D1E 0x04000079 0x021A0400 0x00007EE2
                                    0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000
                                    0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000
                                    0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000
                                    0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000
                                    0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000
                                    0x0020E04A 0x003C9FC4 0x0017AF51 0x00408040 0x00000000 0x00000000
                                    0x1C1C044E 0x00140000 0x0007FFFF 0x00140000 0x00040000 0x00000000
                                    0x00000000 0x0003FFFF 0x0003FFFF 0x00000000 0x00000000 0x07940708
                                    0x00000000 0x01400001


    0x29 0x01 0x00 0x09 0x0009 0x5E 0x0001000C 0xF1310FD8
                                    0x0000006D 0x0FFF0000 0x0FFF0000 0x04E80273 0x0000075C 0x099804CB
                                    0x00000E65 0x0FFF082E 0x0FFF082E 0x099904CC 0x00000E66 0x00140A02
                                    0x00000000 0x000000C8 0x00002828 0x00002828 0x02220028 0x02220028
                                    0x05A00C60 0x0000003A 0x00000100 0x00000020 0x00000000 0x092C030D
                                    0x0FFF0DC4 0x1E061E06 0x1E061E06 0x00000008 0x018C0049 0x0000001E
                                    0x01750000 0x000E0151 0x00000002 0x00000000 0x00000000 0x00000000
                                    0x00000009 0x056D7C52 0x7FAE7D1E 0x04000079 0x021A0400 0x00007EE2
                                    0x00000000 0x00000000 0x00000000 0x00000004 0x08000800 0x00000800
                                    0x0F0D7EAF 0x7B6E0BCC 0x00000000 0x00000000 0x00000000 0x00000000
                                    0x00000008 0x056D7C52 0x7FAE7D1E 0x04000079 0x021A0400 0x00007EE2
                                    0x00040000 0x00000000 0x00040000 0x00000000 0x00000000 0x00000000
                                    0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000
                                    0x0015EB43 0x002FAED1 0x000FB947 0x00408040 0x00000000 0x00000003
                                    0x110A3617 0x00140000 0x0007FFFF 0x00140001 0x00040000 0x00000000
                                    0x00000000 0x00000000 0x00000000 0x00000001 0x00000001 0x07940708
                                    0x00000000 0x01100001


    0x29 0x01 0x00 0x09 0x000C 0x5E 0x0001000C 0xF1310FD8
                                    0x00001028 0x0FFF0000 0x0FFF0000 0x058F0124 0x00000804 0x0AE0023C
                                    0x00000FAD 0x00000011 0x0FFF082E 0x026600CC 0x002800CC 0x10080C06
                                    0x20CC0F33 0x000AFFFF 0x00006461 0x00006461 0x00A30064 0x00A30064
                                    0x05A00C60 0x0000003A 0x0000020B 0x00000020 0x00000000 0x092C030D
                                    0x0FFF0DC4 0x1E061E06 0x1E061E06 0x00000008 0x01790087 0x00120024
                                    0x016F0005 0x001C0101 0x00000007 0x00000000 0x00000000 0x00000000
                                    0x00000009 0x056D7C52 0x7FAE7D1E 0x04000079 0x021A0400 0x00007EE2
                                    0x00000000 0x00000000 0x00000000 0x00000004 0x08000800 0x00000800
                                    0x0E2D7D3F 0x7A490B37 0x00000000 0x00000000 0x00000000 0x00000000
                                    0x00000008 0x04B27CA7 0x7F597D5A 0x040000E9 0x02640400 0x00007EA6
                                    0x00040000 0x00000000 0x00040000 0x00000000 0x00000000 0x00000000
                                    0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000
                                    0x0020E04A 0x003C9FC4 0x0017AF51 0x00408040 0x00000000 0x00000000
                                    0x1018044E 0x00140000 0x0007FFFF 0x00140000 0x00040000 0x00000000
                                    0x00000000 0x0003FFFF 0x0003FFFF 0x00000001 0x00000001 0x07940708
                                    0x00000000 0x01400001


    0x29 0x01 0x00 0x09 0x00FE 0x002 0x0001000C 0xF1311148



    0x29 0x01 0x00 0x09 0x00FD 0x002 0x0001000C 0xF1311348



    0x29 0x01 0x00 0x09 0x00A0 0x003 0x0001000C 0xF1311548
                                    0x00000800


    0x29 0x01 0x00 0x09 0x0080 0x003 0x0001000C 0xF1311574
                                    0x00000002


    0x29 0x01 0x00 0x09 0x0090 0x03 0x0001000C 0xF1311144
                                    0x01400001


    0x29 0x01 0x00 0x09 0x0091 0x03 0x0001000C 0xF131111C
                                    0x00140000


    0x29 0x01 0x00 0x09 0x0092 0x03 0x0001000C 0xF131102C
                                    0x00000020


    0x29 0x01 0x00 0x09 0x0093 0x04 0x0001000C 0xF1311020
                                    0x05A00C60 0x0000003A


    0x29 0x00 0x00 0x09 0x0070 0x003 0x00000000 0xF12D0028
                                    0x10000000


    0x29 0x01 0x00 0x09 0x0070 0x00B 0x00000000 0xF12D0004
                                    0x1F7115F4 0x0AAA27E8 0x00000000 0x061E0294 0x0FFE0F80 0x061E0294
                                    0x0FFE0F80 0x061E0294 0x0FFE0F80


    0x29 0x01 0x00 0x09 0x0070 0x00C 0x0001000C 0xF131154C
                                    0x1F7115F4 0x0AAA27E8 0x00000000 0x061E0294 0x0FFE0F80 0x061E0294
                                    0x0FFE0F80 0x061E0294 0x0FFE0F80 0x10000000


    0x29 0x01 0x00 0x03 0x00F0 0x00B 0x0001000C 0xF1310608
                                    0xA0E82014 0x00C8B794 0x39020160 0x50000016 0x0C6005A0 0x00000000
                                    0x038402D0 0x038402D0 0x00000080


    0x29 0x01 0x00 0x03 0x00F1 0x006 0x0001000C 0xF1310608
                                    0xA0E82014 0x00C8B794 0x39020160 0x50000016


    0x29 0x01 0x00 0x03 0x0090 0x0B 0x0001000C 0xF1310630
                                    0x0000001D 0x09510951 0x00000951 0x11227E80 0x7ACC0D6E 0x00000000
                                    0x00000000 0x00000000 0x00000000


    0x29 0x01 0x00 0x03 0x0091 0x0B 0x0001000C 0xF1310630
                                    0x0000001D 0x095A095A 0x0014095A 0x051F7FEC 0x7EFC0104 0x00007D12
                                    0x00000000 0x00000000 0x00000000


    0x29 0x01 0x00 0x03 0x0092 0x0B 0x0001000C 0xF1310630
                                    0x0000001D 0x095A0000 0x00000000 0x09250000 0x00000925 0x00000000
                                    0x00002000 0x00000000 0x00002000


    0x29 0x01 0x00 0x03 0x0093 0x0B 0x0001000C 0xF1310630
                                    0x0000000F 0x0951094E 0x7FFE094E 0x10E47E4C 0x7BBD0E56 0x00000000
                                    0x00000000 0x00000000 0x00000000


    0x29 0x01 0x00 0x03 0x0094 0x0B 0x0001000C 0xF1310630
                                    0x00000011 0x09DC773A 0x090B04A8 0x13777E3B 0x013A090B 0x00007132
                                    0x000FFB58 0x000FFB58 0x000FFB58


    0x29 0x01 0x00 0x03 0x0095 0x0B 0x0001000C 0xF1310630
                                    0x00000011 0x04B27CA7 0x7F597D5A 0x040000E9 0x02640400 0x00007EA6
                                    0x00002000 0x00000000 0x00002000


    0x29 0x01 0x00 0x03 0x00F4 0x00C 0x0001000C 0xF1310654
                                    0x00000000 0x00010000 0x00000200 0x00010001 0x00010001 0x000002D0
                                    0x00000200 0x000004FC 0x00000000 0x05000000


    0x29 0x01 0x00 0x03 0x0020 0x004 0x0001000C 0xF131067C
                                    0x05000008 0x00000063


    0x29 0x01 0x00 0x03 0x00A0 0x00C 0x0001000C 0xF1310684
                                    0xE4100010 0x00030AAA 0x00000000 0x0C6005A0 0x0C6005A0 0x00000093
                                    0x00040000 0x00000000 0x0C6005A0 0x0C6005A0


    0x29 0x01 0x00 0x03 0x0060 0x03 0x0001000C 0xF1310684
                                    0xC9110010


    0x29 0x01 0x00 0x03 0x0061 0x03 0x0001000C 0xF1310684
                                    0xE4100010


    0x29 0x01 0x00 0x03 0x0062 0x03 0x0001000C 0xF1310684
                                    0xE4100010


    0x29 0x01 0x00 0x03 0x00B0 0x00D 0x0001000C 0xF13106AC
                                    0xE4100030 0x00030AAA 0x92071B09 0x00000000 0x0C6005A0 0x0C6005A0
                                    0x0000003B 0x00040000 0x00000000 0x0C6005A0 0x07080240


    0x29 0x01 0x00 0x03 0x00C0 0x00D 0x0001000C 0xF13106D8
                                    0xE4D00010 0x00000AAA 0x00000000 0x0C6005A0 0x0C6005A0 0x00000010
                                    0x00020000 0x00000000 0x00000000 0x00000000 0x0C6005A0


    0x29 0x01 0x00 0x03 0x00D0 0x009 0x0001000C 0xF1310704
                                    0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00008200
                                    0x00000000


    0x29 0x00 0x00 0x03 0x00D1 0x02 0x00000008 0xF12410B0
    0x29 0x01 0x00 0x03 0x00D1 0x04 0x00000005 0xF12410B0 0x00000040 0x00000000


    0x29 0x01 0x00 0x03 0x00F2 0x009 0x0001000C 0xF1310720
                                    0x0C5F0000 0x059F0000 0x00000003 0x00040000 0x00040000 0x00300000
                                    0x00000000


    0x29 0x01 0x00 0x03 0x00F3 0x03 0x0001000C 0xF1311E30
                                    0x00000063


    0x29 0x01 0x00 0x03 0x0040 0x003 0x0001000C 0xF131062C
                                    0x00000004


    0x29 0x01 0x00 0x03 0x0080 0x003 0x0001000C 0xF131073C
                                    0x00000100


    0x29 0x01 0x00 0x03 0x0030 0x03 0xFFFFFFF4
                                    0xF1250000 0x00000200


    0x29 0x01 0x00 0x0E 0x0040 0x0B 0x0001000C 0xF1310850
                                    0x00000011 0x08000000 0x00000000 0x08000000 0x00000800 0x00000000
                                    0x00000000 0x00000000 0x00000000


    0x29 0x01 0x00 0x0E 0x0041 0x0B 0x0001000C 0xF1310850
                                    0x00000011 0x06A00000 0x00000000 0x06A00000 0x000006A0 0x00000000
                                    0x0B000B00 0x00000B00 0x00000B00


    0x29 0x01 0x00 0x0E 0x0060 0x0B 0x0001000C 0xF1310A08
                                    0x00000018 0x0951094E 0x7FFE094E 0x10E47E4C 0x7BBD0E56 0x00000000
                                    0x00000000 0x00000000 0x00000000


    0x29 0x01 0x00 0x0E 0x0061 0x0B 0x0001000C 0xF1310A08
                                    0x00000011 0x08E30000 0x00000000 0x08E30000 0x000008E3 0x00000000
                                    0x00000000 0x00000000 0x00000000


    0x29 0x01 0x00 0x0E 0x00F0 0x00C 0x0001000C 0xF131084C
                                    0x00014000 0x00000010 0x09510000 0x7FFE094E 0x10E47E4C 0x7BBD0E56
                                    0x00000000 0x00000000 0x00000000 0x00000000


    0x29 0x01 0x00 0x0E 0x00F1 0x28 0x0001000C 0xF1310A2C
                                    0xB29500A4 0x80808080 0x00000002 0x00FFFFFF 0x00580800 0x006155E0
                                    0x0066D648 0x006A568B 0x006CE6BC 0x006F46E3 0x00711703 0x0072B71E
                                    0x00742738 0x0075874C 0x0076B762 0x0077C773 0x0078C784 0x0079A792
                                    0x007A97A1 0x007B67AF 0x000007BC 0x007C87C2 0x007D47CE 0x007DE7D9
                                    0x007E97E3 0x007F27ED 0x007FC7F7 0x0080A801 0x00818811 0x0082381D
                                    0x0082A827 0x0082E82C 0x0082E82F 0x0082C82D 0x00824829 0x0081881F
                                    0x0080080E 0x00000800


    0x29 0x01 0x00 0x0E 0x0070 0x24 0x0001000C 0xF1310A3C
                                    0x00FFF800 0x00CB5E10 0x00B33BD8 0x00A49AB0 0x009AB9F4 0x0093196A
                                    0x008D1900 0x008828A7 0x0083E85E 0x00805820 0x00811808 0x00820819
                                    0x0082C825 0x00834830 0x0083C838 0x0084183F 0x00000843 0x00847845
                                    0x00849847 0x0084A84A 0x0084A84A 0x00849849 0x00847848 0x00846846
                                    0x00842844 0x0083F841 0x0083A83C 0x00834837 0x0082E831 0x0082682A
                                    0x0081D822 0x00811818 0x0080080A 0x00000800


    0x29 0x01 0x00 0x0E 0x0071 0x24 0x0001000C 0xF1310A3C
                                    0x00FFF800 0x00CB5E10 0x00B33BD8 0x00A49AB0 0x009AB9F4 0x0093196A
                                    0x008D1900 0x008828A7 0x0083E85E 0x00805820 0x00811808 0x00820819
                                    0x0082C825 0x00834830 0x0083C838 0x0084183F 0x00000843 0x00847845
                                    0x00849847 0x0084A84A 0x0084A84A 0x00849849 0x00847848 0x00846846
                                    0x00842844 0x0083F841 0x0083A83C 0x00834837 0x0082E831 0x0082682A
                                    0x0081D822 0x00811818 0x0080080A 0x00000800


    0x29 0x01 0x00 0x0E 0x0072 0x24 0x0001000C 0xF1310A3c
                                    0x00A60800 0x009409A0 0x008C6900 0x008808A0 0x0084B864 0x00820833
                                    0x0080280D 0x0081E810 0x0082F828 0x0083E837 0x00848843 0x0084F84C
                                    0x00856853 0x00859857 0x0085C85A 0x0085D85D 0x0000085E 0x0085D85E
                                    0x0085C85D 0x0085B85D 0x0085985A 0x00856858 0x00853855 0x0084F851
                                    0x0084B84D 0x00845848 0x0083F843 0x0083983C 0x00831835 0x0082882D
                                    0x0081E823 0x00812818 0x0080080A 0x00000800


    0x29 0x01 0x00 0x0E 0x0050 0x03 0x0001000C 0xF1310A2C
                                    0xB29500A4


    0x29 0x01 0x00 0x0E 0x0051 0x03 0x0001000C 0xF1310A2C
                                    0xB29500A5


    0x29 0x01 0x00 0x0E 0x0000 0x03 0x0001000C 0xF131084C
                                    0x00014000


    0x29 0x01 0x00 0x0E 0x0001 0x03 0x0001000C 0xF131084C
                                    0x00014040


    0x29 0x01 0x00 0x0E 0x00FE 0x002 0x0001000C 0xF1310874



    0x29 0x01 0x00 0x0E 0x00F8 0x002 0x0001000C 0xF1310AC4



    0x29 0x01 0x00 0x0E 0x00A0 0x003 0x0001000C 0xF1310BC4
                                    0x00002100


    0x29 0x01 0x00 0x0E 0x0080 0x003 0x0001000C 0xF1310BC8
                                    0x00000001


    0x29 0x01 0x00 0x0C 0x0000 0x1A 0x0001000C 0xF1310740
                                    0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000
                                    0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000
                                    0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00200040
                                    0x00000000 0x00000000 0x00FF00FF 0x00000000 0x00000000 0x000000E0


    0x29 0x01 0x00 0x0C 0x0001 0x1A 0x0001000C 0xF1310740
                                    0x00000000 0x00000000 0x03E00040 0x00600010 0x00020002 0x00000000
                                    0x03F40008 0x00200012 0x00020002 0x00000000 0x03F40008 0x00200012
                                    0x00080008 0x00000000 0x03F80000 0x00200008 0x00200040 0x00200040
                                    0x00000000 0x00000000 0x00FF00FF 0x00FF0002 0x000003FF 0x000000E1


    0x29 0x01 0x00 0x0C 0x0002 0x1A 0x0001000C 0xF1310740
                                    0x00000000 0x00000000 0x03E00040 0x00600010 0x00040004 0x00000000
                                    0x03F80010 0x00200012 0x00040004 0x00000000 0x03F80010 0x00200012
                                    0x00100010 0x00000000 0x03F80000 0x00200008 0x00200040 0x00200040
                                    0x00000000 0x00000001 0x00FF00FF 0x00FF0002 0x000003FF 0x000000E1


    0x29 0x01 0x00 0x0C 0x0003 0x1A 0x0001000C 0xF1310740
                                    0x00000000 0x00000000 0x03E00040 0x00600010 0x00070007 0x00000000
                                    0x03F70010 0x00200012 0x00070007 0x00000000 0x03F70010 0x00200012
                                    0x00120012 0x00000000 0x03F80000 0x00200008 0x00200040 0x00200040
                                    0x00000000 0x00000001 0x00FF00FF 0x00FF0002 0x000003FF 0x000000E1


    0x29 0x01 0x00 0x0C 0x0004 0x1A 0x0001000C 0xF1310740
                                    0x00000000 0x00000000 0x03E00040 0x00600010 0x00040004 0x00000000
                                    0x03F80010 0x00200012 0x00040004 0x00000000 0x03F80010 0x00200012
                                    0x00100010 0x00000000 0x03F80000 0x00200008 0x00200040 0x00200040
                                    0x00000000 0x00000001 0x00FF00FF 0x00D20002 0x000003FF 0x000000E1


    0x29 0x01 0x00 0x0C 0x0010 0x04 0x0001000C 0xF13107A0
                                    0x00000009 0x00000009


    0x29 0x01 0x00 0x0C 0x0011 0x04 0x0001000C 0xF13107A0
                                    0x00000009 0x00000008


    0x29 0x01 0x00 0x0C 0x00F0 0x01C 0x0001000C 0xF1310740
                                    0x001E000A 0x0000000A 0x00E00020 0x025800A0 0x00780028 0x00000028
                                    0x00E00020 0x032000A0 0x003C003C 0x00000014 0x00800000 0x03200078
                                    0x003C003C 0x0000003C 0x00000000 0x03FC0000 0x00200040 0x00200040
                                    0x00030000 0x00000000 0x00FF00FF 0x00FF0004 0x003F03FF 0x000000F0
                                    0x00000000 0x00000000


    0x29 0x01 0x00 0x0C 0x00A0 0x003 0x0001000C 0xF13107A8
                                    0x00010800


    0x29 0x01 0x00 0x0C 0x00A1 0x03 0x0001000C 0xF13107A8
                                    0x00010803


    0x29 0x01 0x00 0x0C 0x0080 0x003 0x0001000C 0xF13107AC
                                    0x00000001


    0x29 0x01 0x00 0x0D 0x0000 0x12 0x0001000C 0xF1310C3C
                                    0x01496190 0x0A143264 0x003FFFFF 0x10100514 0x00001010 0x1F4E11F4
                                    0x3847D384 0x32323264 0x00004419 0x00000000 0x000FFC0A 0x03FF0000
                                    0x0080100A 0x000140A6 0x00003C64 0x00201002


    0x29 0x01 0x00 0x0D 0x0001 0x12 0x0001000C 0xF1310C3C
                                    0x01496190 0x0A143264 0x003FFFFF 0x10100514 0x00001010 0x1F4E11F4
                                    0x3847D384 0x32323264 0x00004419 0x00000000 0x000FFC0A 0x03FF0000
                                    0x0080100A 0x000140A6 0x00003C64 0x00201002


    0x29 0x01 0x00 0x0D 0x0002 0x12 0x0001000C 0xF1310C3C
                                    0x01E96190 0x0A143264 0x003FFFFF 0x10100514 0x00001010 0x1F4E11F4
                                    0x3847D384 0x32323264 0x00019032 0x00000000 0x000FFC0A 0x03FF0000
                                    0x0080100A 0x000140A6 0x00003C64 0x00020202


    0x29 0x01 0x00 0x0D 0x0003 0x12 0x0001000C 0xF1310C3C
                                    0x02896190 0x0A143264 0x003FFFFF 0x20100514 0x00001010 0x1F4E11F4
                                    0x3847D384 0x32323264 0x0000F046 0x00000000 0x000FFC0A 0x03FF0000
                                    0x0080100A 0x000140A6 0x00003C64 0x00201002


    0x29 0x01 0x00 0x0D 0x0004 0x12 0x0001000C 0xF1310C3C
                                    0x01E96190 0x0A143264 0x003FFFFF 0x20100514 0x00001010 0x1F4E11F4
                                    0x3847D384 0x32323264 0x0000F046 0x00000000 0x000FFC0A 0x03FF0000
                                    0x0080100A 0x000140A6 0x00003C64 0x00100802


    0x29 0x01 0x00 0x0D 0x0005 0x12 0x0001000C 0xF1310C3C
                                    0x02896190 0x0A143264 0x003FFFFF 0x20100514 0x00001010 0x1F4E11F4
                                    0x3847D384 0x32323264 0x0000F046 0x00000000 0x000FFC0A 0x03FF0000
                                    0x0080100A 0x000140A6 0x00003C64 0x00080402


    0x29 0x01 0x00 0x0D 0x0006 0x12 0x0001000C 0xF1310C3C
                                    0x01496190 0x0A143264 0x003FFFFF 0x10100514 0x00001010 0x1F4E11F4
                                    0x3847D384 0x32323264 0x00004419 0x00000000 0x000FFC0A 0x03FF0000
                                    0x0080100A 0x000140A6 0x00003C64 0x00201002


    0x29 0x01 0x00 0x0D 0x0007 0x12 0x0001000C 0xF1310C3C
                                    0x01496190 0x0A143264 0x003FFFFF 0x10100514 0x00001010 0x1F4E11F4
                                    0x3847D384 0x32323264 0x00004419 0x00000000 0x000FFC0A 0x03FF0000
                                    0x0080100A 0x000140A6 0x00003C64 0x00201002


    0x29 0x01 0x00 0x0D 0x0008 0x12 0x0001000C 0xF1310C3C
                                    0x02896190 0x0A143264 0x003FFFFF 0x10100514 0x00001010 0x1F4E11F4
                                    0x3847D384 0x32323264 0x00006446 0x00000000 0x000FFC0A 0x03FF0000
                                    0x0080100A 0x000140A6 0x00003C64 0x00201002


    0x29 0x01 0x00 0x0D 0x0009 0x12 0x0001000C 0xF1310C3C
                                    0x02896190 0x0A143264 0x003FFFFF 0x20100514 0x00001010 0x1F4E11F4
                                    0x3847D384 0x32323264 0x0000F046 0x00000000 0x000FFC0A 0x03FF0000
                                    0x0080100A 0x000140A6 0x00003C64 0x00201002


    0x29 0x01 0x00 0x0D 0x000A 0x12 0x0001000C 0xF1310C3C
                                    0x02896190 0x0A143264 0x003FFFFF 0x20100514 0x00001010 0x1F4E11F4
                                    0x3847D384 0x32323264 0x0000F046 0x00000000 0x000FFC0A 0x03FF0000
                                    0x0080100A 0x000140A6 0x00003C64 0x00201002


    0x29 0x01 0x00 0x0D 0x000B 0x12 0x0001000C 0xF1310C3C
                                    0x02896190 0x0A143264 0x003FFFFF 0x20100514 0x00001010 0x1F4E11F4
                                    0x3847D384 0x32323264 0x0000F046 0x00000000 0x000FFC0A 0x03FF0000
                                    0x0080100A 0x000140A6 0x00003C64 0x00201002


    0x29 0x01 0x00 0x0D 0x0010 0x03 0x0001000C 0xF1310C7C
                                    0x2804003C


    0x29 0x01 0x00 0x0D 0x0011 0x03 0x0001000C 0xF1310C7C
                                    0x2804083C


    0x29 0x00 0x00 0x0D 0x00F0 0x003 0x0001000C 0xF1310C84
                                    0xC77F0437


    0x29 0x01 0x00 0x0D 0x00F0 0x02F 0x0001000C 0xF1310BCC
                                    0x059F0000 0x0C5F0000 0x0002C940 0x0002C940 0x0002C700 0x0002C700
                                    0x0002C0B5 0x0002C820 0x0002C0B5 0x0002C1D2 0x0002BF98 0x0027A120
                                    0x00000100 0x00240120 0x00480360 0x004F427A 0x009E876E 0x00400000
                                    0x00400000 0x00000402 0x00010041 0x00000402 0x00010041 0x00040000
                                    0x00000000 0x00000B63 0x0000052D 0x000000EC 0x000E1096 0x0A140000
                                    0x003FFFFF 0x0F100100 0x00001010 0x17C7D1F4 0x1F4029F4 0x00000096
                                    0x00006464 0x00000000 0x000FFC10 0x03FF0000 0x0081100A 0x000040A5
                                    0x00003C64 0x00201002 0x2804003C


    0x29 0x01 0x00 0x0D 0x00A0 0x003 0x0001000C 0xF1310C80
                                    0x00000000


    0x29 0x01 0x00 0x0D 0x0070 0x0D4 0x0001000C 0xF1310C88
                                    0x40000000 0x00000043 0x06010020 0x0C028080 0x120400E0 0x18058140
                                    0x1E0701A0 0x24088200 0x2A0A0260 0x300B82C0 0x360D0320 0x3C0E8380
                                    0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000
                                    0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000
                                    0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000
                                    0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000
                                    0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000
                                    0x00000000 0x00000000 0x00000000 0x00000000 0x000003E0 0x01002000
                                    0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000
                                    0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000
                                    0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000
                                    0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000
                                    0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000
                                    0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000
                                    0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000
                                    0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000
                                    0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000
                                    0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000
                                    0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000
                                    0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000
                                    0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000
                                    0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000
                                    0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000
                                    0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000
                                    0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000
                                    0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000
                                    0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000
                                    0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000
                                    0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000
                                    0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000
                                    0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000
                                    0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000
                                    0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000
                                    0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000
                                    0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000


    0x29 0x01 0x00 0x0D 0x0080 0x003 0x0001000C 0xF1310FD0
                                    0x00000004


    0x29 0x01 0x00 0x0D 0x0071 0x003 0x0001000C 0xF1310FD4
                                    0x80000001


    0x29 0x01 0x00 0x0A 0x0000 0x04 0x0001000C 0xF13107B0
                                    0x0820E000 0x03400010


    0x29 0x01 0x00 0x0A 0x0001 0x04 0x0001000C 0xF13107B0
                                    0x0820E800 0x03000000


    0x29 0x01 0x00 0x0A 0x0002 0x04 0x0001000C 0xF13107B0
                                    0x0820EC00 0x03000000


    0x29 0x01 0x00 0x0A 0x0003 0x04 0x0001000C 0xF13107B0
                                    0x0820EFC0 0x03000000


    0x29 0x01 0x00 0x0A 0x0020 0x08 0x0001000C 0xF13107F0
                                    0x382A0C12 0x36280C1A 0x66510C0E 0x47390C12 0x120A0C36 0x55440C0E


    0x29 0x01 0x00 0x0A 0x0021 0x08 0x0001000C 0xF13107F0
                                    0x382A0C12 0x500A2836 0x500A2836 0x500A2836 0x500A2836 0x55440C0E

    0x29 0x01 0x00 0x0A 0x0010 0x10 0x0001000C 0xF13107B8
                                    0x7A067844 0x1C43FF10 0x15450018 0x00002215 0x3FE6B47F 0x00A05000
                                    0x28ABF44B 0x7FF8103F 0x7840473A 0x005537B7 0x88034C40 0x708200D3
                                    0x88034C40 0x70820384


    0x29 0x01 0x00 0x0A 0x0011 0x10 0x0001000C 0xF13107B8
                                    0x7A06783D 0x0F43FF10 0x15450018 0x00282215 0x3FE6B47F 0x00E0302B
                                    0x2853F410 0x7FF8083F 0x7840473A 0x005537B7 0x88034C40 0x708200D3
                                    0x88034C40 0x70820384


    0x29 0x01 0x00 0x0A 0x0012 0x10 0x0001000C 0xF13107B8
                                    0x7A06783D 0x0F43FF10 0x15280018 0x00201815 0x3FE6B47F 0x1EC02022
                                    0x2853F410 0x21F80E3F 0x3020473A 0x005537B7 0x88034C40 0x708200D3
                                    0x88034C40 0x70820384


    0x29 0x01 0x00 0x0A 0x0013 0x10 0x0001000C 0xF13107B8
                                    0x7A06783D 0x0F43FF10 0x15280418 0x002C1815 0x3FE6B47F 0x08C06018
                                    0x2853F410 0x7FF80A3F 0xA040473A 0x005537B7 0x88034C40 0x708200D3
                                    0x88034C40 0x70820384


    0x29 0x01 0x00 0x0A 0x0014 0x10 0x0001000C 0xF13107B8
                                    0x7A06783D 0x0F43FF10 0x15450018 0x00282215 0x3FE6B47F 0x00C06018
                                    0x2853F410 0x7FF80CBF 0x3020473A 0x005537B7 0x88034C40 0x708200D3
                                    0x88034C40 0x70820384


    0x29 0x01 0x00 0x0A 0x0015 0x10 0x0001000C 0xF13107B8
                                    0x7A06783D 0x0F43FF10 0x15450018 0x00282215 0x3FE6B47F 0x00E0302B
                                    0x2853F410 0x7FF8083F 0x7840473A 0x005537B7 0x88034C40 0x708200D3
                                    0x88034C40 0x70820384


    0x29 0x01 0x00 0x0A 0x0040 0x08 0x0001000C 0xF1310820
                                    0x00000019 0x08000800 0x00000800 0x0E307D40 0x7A480B38 0x00000000


    0x29 0x01 0x00 0x0A 0x0041 0x08 0x0001000C 0xF1310820
                                    0x00000019 0x08000800 0x00000800 0x07177EA0 0x7D25059C 0x00000000


    0x29 0x01 0x00 0x0A 0x0045 0x08 0x0001000C 0xF1310820
                                    0x00000019 0x08000800 0x00000800 0x0F0D7EAF 0x7B6E0BCC 0x00000000


    0x29 0x01 0x00 0x0A 0x0046 0x08 0x0001000C 0xF1310820
                                    0x00000019 0x08000800 0x00000800 0x0F0D7EAF 0x7B6E0BCC 0x00000000


    0x29 0x01 0x00 0x0A 0x0047 0x08 0x0001000C 0xF1310820
                                    0x00000019 0x07330733 0x00000733 0x0CC57D86 0x7ADA0A19 0x00000000

    0x29 0x00 0x00 0x0A 0x00F0 0x012 0x0001000C 0xF13107B0
                                    0x0820EFC0 0x13000000 0x7A067844 0x1C43FF10 0x15450018 0x002C2215
                                    0x3FE6B47F 0x00A05000 0x28ABF44B 0x7FF8103F 0x7840473A 0x005537B7
                                    0x88034C40 0x708200D3 0x88034C40 0x70820384


    0x29 0x01 0x00 0x0A 0x00F0 0x00B 0x0001000C 0xF1310820
                                    0x0000001D 0x0951094E 0x7FFE094E 0x10E47E4C 0x7BBD0E56 0x00000000
                                    0x00000000 0x00000000 0x00000000


    0x29 0x01 0x00 0x0A 0x00A0 0x003 0x0001000C 0xF1310844
                                    0x00000800


    0x29 0x01 0x00 0x0A 0x0080 0x003 0x0001000C 0xF1310848
                                    0x00000100


    0x29 0x01 0x00 0x0B 0x00F0 0x013 0x0001000C 0xF1311598
                                    0x00026620 0x00000441 0x000E147A 0x000E147A 0x00006410 0x07080708
                                    0x00000003 0x00000003 0x00000000 0x0000001E 0x02400240 0x00140000
                                    0x00140000 0x00000003 0x00000003 0x00006410 0x00000000


    0x29 0x01 0x00 0x0B 0x00A0 0x003 0x0001000C 0xF13115DC
                                    0x00000800


    0x29 0x01 0x00 0x0F 0x00A0 0x003 0x0001000C 0xF1311748
                                    0x00000800


    0x29 0x00 0x00 0x0F 0x00F0 0x037 0x0001000C 0xF13118D0
                                    0x50850421 0x00000000 0x00000000 0x0000003F 0x00000000 0x00000080
                                    0x0000012C 0x00000400 0x00000600 0x00000E00 0x000002EC 0x00000400
                                    0x00000448 0x00000197 0x000002C5 0x00000300 0x000000D6 0x00000067
                                    0x00000009 0x00000043 0x00000026 0x00000004 0x00000140 0x000002D8
                                    0x0000014B 0x0000003F 0x00000002 0x00000FFF 0x000002D8 0x0000014B
                                    0x00000000 0x0000000E 0x00000800 0x00000000 0x00000B38 0x00000800
                                    0x00007D3E 0x00007A4A 0x00000800 0x00000E2C 0x00007FFE 0x00000800
                                    0x00000000 0x00000B38 0x00000800 0x00007D3E 0x00007A4A 0x00000800
                                    0x00000E2C 0x00007FFE 0x00000000 0x000003FF 0x00000FFF


    0x29 0x01 0x00 0x0F 0x00F0 0x023 0x0001000C 0xF131174C
                                    0x000003FF 0x000003E0 0x000003C0 0x000003A0 0x00000380 0x00000360
                                    0x00000340 0x00000320 0x00000300 0x000002E6 0x000002CD 0x000002B3
                                    0x0000029A 0x00000280 0x00000266 0x0000024D 0x00000233 0x0000021A
                                    0x00000200 0x000001E6 0x000001CD 0x000001B3 0x0000019A 0x00000180
                                    0x00000166 0x0000013A 0x0000010D 0x000000E0 0x000000B3 0x00000087
                                    0x0000005A 0x0000002D 0x00000000


    0x29 0x01 0x00 0x0F 0x00FE 0x002 0x0001000C 0xF13117D0



    0x29 0x01 0x00 0x0F 0x0070 0x01A 0x0001000C 0xF13119A4
                                    0x00000000 0x00000000 0x00000000 0x00000000 0x00000FFF 0x00000FFF
                                    0x00001000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000
                                    0x000003FF 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000
                                    0x00000000 0x00000000 0x00000000 0x00000063 0x00000000 0x00000FFF


    0x29 0x01 0x00 0x0F 0x0000 0x03 0x0001000C 0xF13118D0
                                    0x40850423


    0x29 0x01 0x00 0x0F 0x0001 0x03 0x0001000C 0xF13118D0
                                    0x40840423


    0x29 0x01 0x00 0x0F 0x0010 0x04 0x0001000C 0xF1311934
                                    0x00000000 0x00000000


    0x29 0x01 0x00 0x0F 0x0011 0x04 0x0001000C 0xF1311934
                                    0x00000027 0x00000002


    0x29 0x01 0x00 0x0F 0x0012 0x04 0x0001000C 0xF1311934
                                    0x00000022 0x00000002


    0x29 0x01 0x00 0x0F 0x0013 0x04 0x0001000C 0xF1311934
                                    0x0000001B 0x00000002


    0x29 0x01 0x00 0x0F 0x0020 0x03 0x0001000C 0xF13118D4
                                    0x00000000


    0x29 0x01 0x00 0x0F 0x0021 0x03 0x0001000C 0xF13118D4
                                    0x00000001


    0x29 0x01 0x00 0x0F 0x0030 0x03 0x0001000C 0xF13118D8
                                    0x00000000


    0x29 0x01 0x00 0x0F 0x0031 0x03 0x0001000C 0xF13118D8
                                    0x00000001


    0x29 0x01 0x00 0x0F 0x0040 0x03 0x0001000C 0xF131194C
                                    0x00000006


    0x29 0x01 0x00 0x0F 0x0041 0x03 0x0001000C 0xF131194C
                                    0x00000007


    0x29 0x01 0x00 0x07 0x00F0 0x01A 0x0001000C 0xF13115E0
                                    0x00480150 0x01E001E0 0xAB000011 0x600CA030 0x1000A005 0x8403D002
                                    0xFF1B9A01 0xD1011900 0x09000E00 0xD605CD04 0xEC100016 0x00201007
                                    0x330F0F06 0x382A1C0E 0x69625446 0x7B797770 0x02027E7D 0x402A0022
                                    0xFC3ABE32 0xF83AFA3A 0x783B383B 0xB64B763B 0xF44BB44B 0x347CF45B


    0x29 0x01 0x00 0x07 0x00A0 0x003 0x0001000C 0xF1311640
                                    0x00000800


    0x29 0x01 0x00 0x07 0x0080 0x003 0x0001000C 0xF1311644
                                    0x00000001


    0x29 0x01 0x00 0x08 0x00F0 0x042 0x0001000C 0xF1311648
                                    0x00000003 0x00000002 0x00F001E0 0x000202D0 0x00F001C2 0x00003840
                                    0x00003880 0x00001C20 0xC0002000 0x00F002D0 0x00F001E0 0x000202D0
                                    0x00F001C2 0x00003840 0x00003880 0x00001C20 0x00002000 0x00F002D0
                                    0x00000000 0xAB000011 0x600CA030 0x1000A005 0x8403D002 0xD8019A01
                                    0xD1011900 0x09000E00 0xD605CD04 0xEC100016 0x00201007 0x330F0F06
                                    0x382A1C0E 0x69625446 0x7B797770 0x02027E7D 0x402A0022 0xFC3ABE32
                                    0xF83AFA3A 0x783B383B 0xB64B763B 0xF44BB44B 0x347CF45B 0xAB000011
                                    0x600CA030 0x1000A005 0x8403D002 0xD8019A01 0xD1011900 0x09000E00
                                    0xD605CD04 0xEC100016 0x00201007 0x330F0F06 0x382A1C0E 0x69625446
                                    0x7B797770 0x02027E7D 0x402A0022 0xFC3ABE32 0xF83AFA3A 0x783B383B
                                    0xB64B763B 0xF44BB44B 0x347CF45B 0x00000004


    0x29 0x01 0x00 0x11 0x00F0 0x14E 0x0001000C 0xF1310000
                                    0x80080608 0xF1240000 0x80010628 0xF1240038 0x8001062C 0xF1240054
                                    0x80090630 0xF1240078 0x800A0654 0xF12400A0 0x8001067C 0xF1240108
                                    0x80010680 0xF1240120 0x800A0684 0xF1241000 0x800B06AC 0xF1241028
                                    0x800B06D8 0xF1241084 0x80070704 0xF12410B4 0x80070720 0xF12410F0
                                    0x8001073C 0xF1250000 0x80180740 0xF1A00000 0x800207A0 0xF1A0006C
                                    0x800107A8 0xF1A00060 0x800107AC 0xF1A00090 0x801007B0 0xF1560000
                                    0x800107F0 0xF1560050 0x800107F4 0xF156006C 0x800107F8 0xF1560088
                                    0x800107FC 0xF15600A4 0x80010800 0xF15600C0 0x80010804 0xF15600DC
                                    0x80010808 0xF1560058 0x8001080C 0xF1560074 0x80010810 0xF1560090
                                    0x80010814 0xF15600AC 0x80010818 0xF15600C8 0x8001081C 0xF15600E4
                                    0x80090820 0xF1560130 0x80010844 0xF1560118 0x80010848 0xF1560160
                                    0x8001084C 0xF1580000 0x80090850 0xF1580014 0x80630874 0xF1580100
                                    0x80020A00 0xF158003C 0x80090A08 0xF1580048 0x80030A2C 0xF158006C
                                    0x80010A38 0xF1580394 0x80220A3C 0xF1580078 0x80400AC4 0xF1580294
                                    0x80010BC4 0xF1580008 0x80010BC8 0xF1580290 0x84020BCC 0xF1520064
                                    0x840F0BD4 0xF1520094 0x840B0C10 0xF15200F8 0x84100C3C 0xF1520000
                                    0x84010C7C 0xF1520054 0x84010C80 0xF1520058 0x84010C84 0xF1520070
                                    0xC4D20C88 0xF1531008 0x84010FD0 0xF1531000 0xC4010FD4 0xF1531004
                                    0x805C0FD8 0xF12C0000 0x81001148 0xF12C1400 0x80011548 0xF12CFF08
                                    0xC00A154C 0xF12D0004 0x80011574 0xF12D0000 0x80061578 0xF1220000
                                    0x80011590 0xF1220028 0x80011594 0xF1220064 0x80111598 0xF1A20000
                                    0x800115DC 0xF1A20044 0x800215E0 0xF1680000 0x801615E8 0xF168000C
                                    0x80011640 0xF1680008 0x80011644 0xF169FF00 0x880A1648 0xF1640000
                                    0x88081670 0xF1640030 0x88011690 0xF1640054 0x882D1694 0xF1640064
                                    0x84011748 0xF1500404 0x8421174C 0xF1500178 0x844017D0 0xF1500304
                                    0x840518D0 0xF1500000 0x841218E4 0xF1500014 0x8402192C 0xF1500080
                                    0x84021934 0xF15000C8 0x8401193C 0xF15000DC 0x84021940 0xF1500100
                                    0x84011948 0xF150015C 0x8413194C 0xF150040C 0x84031998 0xF1500458
                                    0xC41819A4 0xF1518000 0x80031A04 0xF1400000 0x80011A10 0xF1400010
                                    0xC0011A14 0xF1400010 0x80011A18 0xF140001C 0x80031A1C 0xF1400024
                                    0x80011A28 0xF14000A8 0x80011A2C 0xF14000C8 0x80041A30 0xF1400104
                                    0x80021A40 0xF140011C 0x80011A48 0xF141FF00 0x80011A4C 0xF17A0000
                                    0x80011A50 0xF17BE000 0x0C191A54 0xF1720000 0x0C011AB8 0xF173FF00
                                    0x0C0A1ABC 0xF1700000 0x0C011AE4 0xF1700054 0x0C161AE8 0xF1700064
                                    0x0C011B40 0xF1700114 0x80121B44 0xF1A40000 0x8C2F1B8C 0xF16A0000
                                    0x8C011C48 0xF16BFF00 0x8C2F1C4C 0xF16C0000 0x8C011D08 0xF16DFF00
                                    0x8C0A1D0C 0xF1620000 0x8C081D34 0xF1620030 0x8C011D54 0xF1620054
                                    0x8C2D1D58 0xF1620064 0x80071E0C 0xF1540000 0x80011E28 0xF1540060
                                    0x80011E2C 0xF1550030 0x80011E30 0xF1240120 0x80011E34 0xF1240014
                                    0x9C011E38 0xF1800808 0x9C011E3C 0xF1800818 0x9C011E40 0xF1800A00
                                    0x9C011E44 0xF1800A08 0x9C011E48 0xF1800238 0x9C021E4C 0xF1800300
                                    0x9C011E54 0xF1801804 0x9C011E58 0xF1800104 0x9C021E5C 0xF1800144
                                    0x9C011E64 0xF1800080 0x9C011E68 0xF18C0200 0x9C011E6C 0xF18C0004
                                    0x9C011E70 0xF18C0210 0x9C031E74 0xF1880050 0x9C011E80 0xF1880004
                                    0x9C011E84 0xF1880020 0x9C041E88 0xF188002C 0x9C011E98 0xF1880044
                                    0x9C041E9C 0xF1880010 0x9C021EAC 0xF1880008 0x9C011EB4 0xF1880000
                                    0x9C011EB8 0xF1800010 0xB0011EBC 0xF1840808 0xB0011EC0 0xF1840818
                                    0xB0011EC4 0xF1840A00 0xB0011EC8 0xF1840A08 0xB0011ECC 0xF1840238
                                    0xB0011ED0 0xF1840300 0xB0011ED4 0xF1840304 0xB0011ED8 0xF1841804
                                    0xB0011EDC 0xF1840104 0xB0021EE0 0xF1840144 0xB0011EE8 0xF1840080
                                    0xB0021EEC 0xF16E0000 0xB0161EF4 0xF16E000C 0xB0011F4C 0xF16E0008
                                    0xB0011F50 0xF16FFF00 0xB0031F54 0xF17C0000 0xB0011F60 0xF17D1000
                                    0xB0061F64 0xF1280004 0xB0011F7C 0xF1280030 0xB0021F80 0xF1280038
                                    0xB00D1F88 0xF1281000 0xB0011FBC 0xF1280000 0xB0011FC0 0xF1290000
                                    0x9C011FC4 0xF1800A14 0x9C011FC8 0xF1800A1C 0x9C011FCC 0xF1800A24
                                    0x9C011FD0 0xF1800A2C


    0x29 0x01 0x00 0x11 0x00F1 0x14E 0x0001000C 0xF1310000
                                    0x80080608 0xF1240000 0x80010628 0xF1240038 0x8001062C 0xF1240054
                                    0x80090630 0xF1240078 0x800A0654 0xF12400A0 0x8001067C 0xF1240108
                                    0x80010680 0xF1240120 0x800A0684 0xF1241000 0x800B06AC 0xF1241028
                                    0x800B06D8 0xF1241084 0x80070704 0xF12410B4 0x80070720 0xF12410F0
                                    0x8001073C 0xF1250000 0x80180740 0xF1A00000 0x800207A0 0xF1A0006C
                                    0x800107A8 0xF1A00060 0x800107AC 0xF1A00090 0x801007B0 0xF1560000
                                    0x800107F0 0xF1560050 0x800107F4 0xF156006C 0x800107F8 0xF1560088
                                    0x800107FC 0xF15600A4 0x80010800 0xF15600C0 0x80010804 0xF15600DC
                                    0x80010808 0xF1560058 0x8001080C 0xF1560074 0x80010810 0xF1560090
                                    0x80010814 0xF15600AC 0x80010818 0xF15600C8 0x8001081C 0xF15600E4
                                    0x80090820 0xF1560130 0x80010844 0xF1560118 0x80010848 0xF1560160
                                    0x8001084C 0xF1580000 0x80090850 0xF1580014 0x80630874 0xF1580100
                                    0x80020A00 0xF158003C 0x80090A08 0xF1580048 0x80030A2C 0xF158006C
                                    0x80010A38 0xF1580394 0x80220A3C 0xF1580078 0x80400AC4 0xF1580294
                                    0x80010BC4 0xF1580008 0x80010BC8 0xF1580290 0x84020BCC 0xF1520064
                                    0x840F0BD4 0xF1520094 0x840B0C10 0xF15200F8 0x84100C3C 0xF1520000
                                    0x84010C7C 0xF1520054 0x84010C80 0xF1520058 0x84010C84 0xF1520070
                                    0x44D20C88 0xF1531008 0x84010FD0 0xF1531000 0x44010FD4 0xF1531004
                                    0x805C0FD8 0xF12C0000 0x81001148 0xF12C1400 0x80011548 0xF12CFF08
                                    0x400A154C 0xF12D0004 0x80011574 0xF12D0000 0x80061578 0xF1220000
                                    0x80011590 0xF1220028 0x80011594 0xF1220064 0x80111598 0xF1A20000
                                    0x800115DC 0xF1A20044 0x800215E0 0xF1680000 0x801615E8 0xF168000C
                                    0x80011640 0xF1680008 0x80011644 0xF169FF00 0x880A1648 0xF1640000
                                    0x88081670 0xF1640030 0x88011690 0xF1640054 0x882D1694 0xF1640064
                                    0x84011748 0xF1500404 0x8421174C 0xF1500178 0x844017D0 0xF1500304
                                    0x840518D0 0xF1500000 0x841218E4 0xF1500014 0x8402192C 0xF1500080
                                    0x84021934 0xF15000C8 0x8401193C 0xF15000DC 0x84021940 0xF1500100
                                    0x84011948 0xF150015C 0x8413194C 0xF150040C 0x84031998 0xF1500458
                                    0x441819A4 0xF1518000 0x80031A04 0xF1400000 0x80011A10 0xF1400010
                                    0x40011A14 0xF1400010 0x80011A18 0xF140001C 0x80031A1C 0xF1400024
                                    0x80011A28 0xF14000A8 0x80011A2C 0xF14000C8 0x80041A30 0xF1400104
                                    0x80021A40 0xF140011C 0x80011A48 0xF141FF00 0x80011A4C 0xF17A0000
                                    0x80011A50 0xF17BE000 0x0C191A54 0xF1720000 0x0C011AB8 0xF173FF00
                                    0x0C0A1ABC 0xF1700000 0x0C011AE4 0xF1700054 0x0C161AE8 0xF1700064
                                    0x0C011B40 0xF1700114 0x80121B44 0xF1A40000 0x8C2F1B8C 0xF16A0000
                                    0x8C011C48 0xF16BFF00 0x8C2F1C4C 0xF16C0000 0x8C011D08 0xF16DFF00
                                    0x8C0A1D0C 0xF1620000 0x8C081D34 0xF1620030 0x8C011D54 0xF1620054
                                    0x8C2D1D58 0xF1620064 0x80071E0C 0xF1540000 0x80011E28 0xF1540060
                                    0x80011E2C 0xF1550030 0x80011E30 0xF1240120 0x80011E34 0xF1240014
                                    0x9C011E38 0xF1800808 0x9C011E3C 0xF1800818 0x9C011E40 0xF1800A00
                                    0x9C011E44 0xF1800A08 0x9C011E48 0xF1800238 0x9C021E4C 0xF1800300
                                    0x9C011E54 0xF1801804 0x9C011E58 0xF1800104 0x9C021E5C 0xF1800144
                                    0x9C011E64 0xF1800080 0x9C011E68 0xF18C0200 0x9C011E6C 0xF18C0004
                                    0x9C011E70 0xF18C0210 0x9C031E74 0xF1880050 0x9C011E80 0xF1880004
                                    0x9C011E84 0xF1880020 0x9C041E88 0xF188002C 0x9C011E98 0xF1880044
                                    0x9C041E9C 0xF1880010 0x9C021EAC 0xF1880008 0x9C011EB4 0xF1880000
                                    0x9C011EB8 0xF1800010 0xB0011EBC 0xF1840808 0xB0011EC0 0xF1840818
                                    0xB0011EC4 0xF1840A00 0xB0011EC8 0xF1840A08 0xB0011ECC 0xF1840238
                                    0xB0011ED0 0xF1840300 0xB0011ED4 0xF1840304 0xB0011ED8 0xF1841804
                                    0xB0011EDC 0xF1840104 0xB0021EE0 0xF1840144 0xB0011EE8 0xF1840080
                                    0xB0021EEC 0xF16E0000 0xB0161EF4 0xF16E000C 0xB0011F4C 0xF16E0008
                                    0xB0011F50 0xF16FFF00 0xB0031F54 0xF17C0000 0xB0011F60 0xF17D1000
                                    0xB0061F64 0xF1280004 0xB0011F7C 0xF1280030 0xB0021F80 0xF1280038
                                    0xB00D1F88 0xF1281000 0xB0011FBC 0xF1280000 0xB0011FC0 0xF1290000
                                    0x9C011FC4 0xF1800A14 0x9C011FC8 0xF1800A1C 0x9C011FCC 0xF1800A24
                                    0x9C011FD0 0xF1800A2C


    0x29 0x01 0x00 0x11 0x00E1 0x09 0xFFFFFFF4
                                    0xF1300000 0x00000001 0xF1300004 0x00000000 0xF1300008 0x00A60000
                                    0xF1300004 0x0000000F


    0x29 0x01 0x00 0x11 0x00E2 0x05 0xFFFFFFF4
                                    0xF1300004 0x00000000 0xF1300004 0x00000001


    0x29 0x01 0x00 0x11 0x00E3 0x05 0xFFFFFFF4
                                    0xF1300004 0x00000000 0xF1300004 0x00000002


    0x29 0x01 0x00 0x11 0x00E4 0x05 0xFFFFFFF4
                                    0xF1300004 0x00000000 0xF1300004 0x00030000


    0x29 0x01 0x00 0x11 0x00E5 0x05 0xFFFFFFF4
                                    0xF1300004 0x00000000 0xF1300004 0x0000000F


    0x29 0x01 0x00 0x11 0x00E6 0x05 0xFFFFFFF4
                                    0xF1300004 0x00000000 0xF1300004 0x00000100


    0x29 0x01 0x00 0x11 0x00E7 0x05 0xFFFFFFF4
                                    0xF1300004 0x00000000 0xF1300004 0x00001000


    0x29 0x01 0x00 0x11 0x00E8 0x05 0xFFFFFFF4
                                    0xF1300004 0x00000000 0xF1300004 0x00000008


    0x29 0x01 0x00 0x11 0x01E9 0x05 0xFFFFFFF4
                                    0xF1300004 0x00000000 0xF1300004 0x0000008F


    0x29 0x01 0x00 0x06 0x00F0 0x03 0xFFFFFFF4
                                    0xF10C0014 0x0001100A


    0x29 0x01 0x00 0x06 0x0000 0x03 0xFFFFFFF4
                                    0xF10C0000 0x00001481


    0x29 0x01 0x00 0x06 0x0001 0x03 0xFFFFFFF4
                                    0xF10C0000 0x00001484


    0x29 0x01 0x00 0x2D 0x00F0 0x014 0x0001000C 0xF1311A04
                                    0x0BFCCE14 0x14031085 0x48004C02 0x00004082 0x00004082 0x00100E20
                                    0x00091000 0x000A1000 0x002002A4 0x00004040 0x10410400 0x05A005A0
                                    0x02400240 0x04980008 0x04980008 0x00020000 0x00000408 0x00000001


    0x29 0x01 0x00 0x2D 0x00FD 0x03 0x0001000C 0xF1311A08
                                    0x14031085


    0x29 0x01 0x00 0x2B 0x00F0 0x004 0x0001000C 0xF1311A4C
                                    0x00000033 0x00000100


    0x29 0x01 0x00 0x25 0x00F0 0x01C 0x0001000C 0xF1311A54
                                    0x00480158 0x03C003C0 0x00000800 0x89000011 0x600C6830 0x600CA005
                                    0x9204A005 0xB2047602 0x6A692000 0x0C001400 0x04000800 0xF1100018
                                    0x00200C03 0x330B0B06 0x382A1C0E 0x69625446 0x7B797770 0x02017E7D
                                    0x40090001 0xFC19BE09 0xF819FA19 0x781A381A 0xF62AB61A 0x742B342B
                                    0xF46B743B 0x00000001


    0x29 0x01 0x00 0x24 0x00F0 0x024 0x0001000C 0xF1311ABC
                                    0x00000003 0x00000002 0x01E001E0 0x000105A0 0x01E00125 0x00388EC0
                                    0x0038D900 0x000E29E0 0xC0003000 0x01E005A0 0x00000000 0x89000011
                                    0x600C6830 0x600CA005 0x9204A005 0xB2047602 0x6A692000 0x0C001400
                                    0x04000800 0xF1100018 0x00200C03 0x330B0B06 0x382A1C0E 0x69625446
                                    0x7B797770 0x02017E7D 0x40090001 0xFC19BE09 0xF819FA19 0x781A381A
                                    0xF62AB61A 0x742B342B 0xF46B743B 0x00000004


    0x29 0x01 0x00 0x2F 0x00F0 0x014 0x0001000C 0xF1311B44
                                    0x00026620 0x00000441 0x00048BA2 0x00048BA2 0x00006410 0x0C600C60
                                    0x00040003 0x00040003 0x00000000 0x0000001E 0x05A005A0 0x00033333
                                    0x00033333 0x00070003 0x00070003 0x00006410 0x00000000 0x00000800


    0x29 0x00 0x00 0x25 0x00F1 0x032 0x0001000C 0xF1311B8C
                                    0x00480158 0x03C003C0 0x00000800 0x89000011 0x600C6830 0x600CA005
                                    0x9204A005 0xB2047602 0x6A692000 0x0C001400 0x04000800 0xF1100018
                                    0x00200C03 0x330B0B06 0x382A1C0E 0x69625446 0x7B797770 0x02017E7D
                                    0x40090001 0xFC19BE09 0xF819FA19 0x781A381A 0xF62AB61A 0x742B342B
                                    0xF46B743B 0xAB000011 0x0807682C 0x08074002 0xD4014002 0x9E027602
                                    0xE49A2000 0x0C000800 0x0E000E00 0xF1100018 0x00201007 0x330F0F06
                                    0x382A1C0E 0x69625446 0x7B797770 0x80017D7C 0xBE323E22 0xFA3ABC3A
                                    0xFA42FA42 0x784B3843 0xF653B64B 0x3464345C 0x34843484 0x00000001


    0x29 0x01 0x00 0x25 0x00F1 0x032 0x0001000C 0xF1311C4C
                                    0x00480158 0x03C003C0 0x00000800 0x89000011 0x600C6830 0x600CA005
                                    0x9204A005 0xB2047602 0x6A692000 0x0C001400 0x04000800 0xF1100018
                                    0x00200C03 0x330B0B06 0x382A1C0E 0x69625446 0x7B797770 0x02017E7D
                                    0x40090001 0xFC19BE09 0xF819FA19 0x781A381A 0xF62AB61A 0x742B342B
                                    0xF46B743B 0xAB000011 0x0807682C 0x08074002 0xD4014002 0x9E027602
                                    0xE49A2000 0x0C000800 0x0E000E00 0xF1100018 0x00201007 0x330F0F06
                                    0x382A1C0E 0x69625446 0x7B797770 0x80017D7C 0xBE323E22 0xFA3ABC3A
                                    0xFA42FA42 0x784B3843 0xF653B64B 0x3464345C 0x34843484 0x00000001


    0x29 0x01 0x00 0x24 0x00F1 0x042 0x0001000C 0xF1311D0C
                                    0x00000003 0x00000002 0x01E001E0 0x000105A0 0x01E00125 0x00388EC0
                                    0x0038D900 0x000E29E0 0xC0003000 0x01E005A0 0x00C000C0 0x00010240
                                    0x00C00075 0x000CDAA0 0x000CF6C0 0x000336A8 0x00002000 0x00C00240
                                    0x00000000 0x89000011 0x600C6830 0x600CA005 0x9204A005 0xB2047602
                                    0x6A692000 0x0C001400 0x04000800 0xF1100018 0x00200C03 0x330B0B06
                                    0x382A1C0E 0x69625446 0x7B797770 0x02017E7D 0x40090001 0xFC19BE09
                                    0xF819FA19 0x781A381A 0xF62AB61A 0x742B342B 0xF46B743B 0xAB000011
                                    0x0807682C 0x08074002 0xD4014002 0x9E027602 0xE49A2000 0x0C000800
                                    0x0E000E00 0xF1100018 0x00201007 0x330F0F06 0x382A1C0E 0x69625446
                                    0x7B797770 0x80017D7C 0xBE323E22 0xFA3ABC3A 0xFA42FA42 0x784B3843
                                    0xF653B64B 0x3464345C 0x34843484 0x00000004


    0x29 0x01 0x00 0x2E 0x00F0 0x00B 0x0001000C 0xF1311E0C
                                    0x03E80081 0x0C6005A0 0x0C6005A0 0x0C6005A0 0x01000DE3 0x00000DE3
                                    0x000000E7 0x00000DE3 0x00000001


    0x29 0x01 0x00 0x2E 0x0010 0x03 0x0001000C 0xF1311E24
                                    0x00000DE3


    0x29 0x01 0x00 0x2E 0x0011 0x03 0xFFFFFFF4
                                    0xF1540018 0x00000DE3


    0x29 0x01 0x00 0x2E 0x0020 0x03 0x0001000C 0xF1311E24
                                    0x000000E7


    0x29 0x01 0x00 0x2E 0x0021 0x03 0xFFFFFFF4
                                    0xF1540018 0x000000E7


    0x29 0x01 0x00 0x37 0x00F0 0x01C 0x0001000C 0xF1311EEC
                                    0x00480150 0x01E001E0 0xAB000011 0x600CA030 0x6000A005 0x8403D002
                                    0xF0049A01 0xBE091900 0x0C000E00 0xF9000301 0xEC100016 0x00201007
                                    0x330F0F06 0x382A1C0E 0x69625446 0x7B797770 0xC2017E7D 0x402A0022
                                    0xFC3ABE32 0xF83AFA3A 0x783B383B 0xB64B763B 0xF44BB44B 0x347CF45B
                                    0x00000800 0x00000001


    0x29 0x01 0x00 0x2C 0x00F0 0x03 0xFFFFFFF4
                                    0xF17E0008 0x07800438


    0x29 0x01 0x00 0x2A 0x00F0 0x006 0x0001000C 0xF1311F54
                                    0x0C6005A0 0x00000010 0x93070380 0x00000001


    0x29 0x01 0x00 0x23 0x00F0 0x01A 0x0001000C 0xF1311F64
                                    0x00000001 0x00000024 0x00000000 0x0C6005A0 0x0710441E 0x00870010
                                    0x00400000 0x038402D0 0x038402D0 0xE4D00010 0x00800AAA 0x00000000
                                    0x0C6005A0 0x0C6005A0 0x00000010 0x00020000 0x00000000 0x0C6005A0
                                    0x0C6005A0 0x00000000 0x0C5F0000 0x059F0000 0xA0800008 0x00000004


    0x29 0x01 0x00 0x23 0x00F1 0x03 0xFFFFFFF4
                                    0xF1280000 0xA0800009


    0x29 0x01 0x00 0x21 0x00F1 0x006 0x0001000C 0xF1311EBC
                                    0x0F020200 0x00000006 0x00004960 0x000004F7


    0x29 0x01 0x00 0x21 0x00F0 0x00A 0x0001000C 0xF1311ECC
                                    0x00770000 0x059F0000 0x0C5F0000 0x00000780 0x01000000 0x006002D0
                                    0x00000384 0x00000010


    0x29 0x01 0x00 0x03 0x0050 0x03 0xFFFFFFF4
                                    0xF1240014 0x00000000


    0x29 0x01 0x00 0x03 0x0051 0x03 0x0001000C 0xF1311E34
                                    0x00000001


    0x29 0x01 0x00 0x03 0x0052 0x03 0x0001000C 0xF1311E34
                                    0x00000000


    0x29 0x01 0x00 0x03 0x0023 0x03 0x0001000C 0xF131067C
                                    0x05000008


    0x29 0x01 0x00 0x03 0x0022 0x03 0x0001000C 0xF1310718
                                    0x00008200


    0x29 0x01 0x00 0x0E 0x00FC 0x03 0x0001000C 0xF1310A04
                                    0x0000006E


    0x29 0x01 0x00 0x0E 0x00FD 0x03 0x0001000C 0xF1310A00
                                    0x00000100


    0x29 0x01 0x00 0x0A 0x00FB 0x03 0x0001000C 0xF13107B0
                                    0x0820E000


    0x29 0x01 0x00 0x0A 0x00B0 0x03 0x0001000C 0xF1310808
                                    0x00A1B818


    0x29 0x01 0x00 0x0A 0x00B1 0x03 0x0001000C 0xF131080C
                                    0x00A1B816


    0x29 0x01 0x00 0x0A 0x00B2 0x03 0x0001000C 0xF1310810
                                    0x00A1B812


    0x29 0x01 0x00 0x0A 0x00B3 0x03 0x0001000C 0xF1310814
                                    0x00A1B81D


    0x29 0x01 0x00 0x0A 0x00B4 0x03 0x0001000C 0xF1310818
                                    0x00A1B812


    0x29 0x01 0x00 0x0A 0x00B5 0x03 0x0001000C 0xF131081C
                                    0x00A1B823


    0x29 0x01 0x00 0x0D 0x00FD 0x03 0x0001000C 0xF1310C48
                                    0x0F100100


    0x29 0x01 0x00 0x06 0x00FD 0x03 0xFFFFFFF4
                                    0xF10C0010 0x00000001


    0x29 0x01 0x00 0x0F 0x00FD 0x03 0x0001000C 0xF131193C
                                    0x00000FFF


    0x29 0x01 0x00 0x0F 0x00FC 0x03 0x0001000C 0xF1311934
                                    0x00000000


    0x29 0x01 0x00 0x00 0x00F0 0x03 0xFFFFFFF4
                                    0xF0000060 0x0F1BC146


    0x29 0x01 0x00 0x00 0x00F1 0x03 0xFFFFFFF4
                                    0xF00000C0 0x000001D5


    0x29 0x00 0x00 0x04 0x00FA 0x0D 0xFFFFFFF4
                                    0xF1220000 0xE0008007 0xF1220004 0x21000803 0xF1220008 0x4C6001C2
                                    0xF122000C 0x46000800 0xF1220010 0x06081814 0xF1220014 0x00044100


    0x29 0x01 0x00 0x04 0x00FA 0x03 0xFFFFFFF4
                                    0xF1220028 0x00000000


    0x29 0x01 0x00 0x04 0x008A 0x03 0xFFFFFFF4
                                    0xF1220064 0x00000001


    0x29 0x00 0x00 0x03 0x00FA 0x19 0xFFFFFFF4
                                    0xF1240000 0xA0E82014 0xF1240004 0x00C8B794 0xF1240008 0x39020160
                                    0xF124000C 0x50000016 0xF1240010 0x0C6005A0 0xF1240014 0x00000000
                                    0xF1240018 0x038402D0 0xF124001C 0x038402D0 0xF1240038 0x00000080
                                    0xF1240054 0x00000004 0xF1240078 0x0000001D 0xF124007C 0x0951094E


    0x29 0x01 0x00 0x03 0x00FA 0x07 0xFFFFFFF4
                                    0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000


    0x29 0x01 0x00 0x03 0x008A 0x03 0xFFFFFFF4
                                    0x00000000 0x00000000


    0x29 0x00 0x00 0x07 0x00FA 0x05 0xFFFFFFF4
                                    0xF1680000 0x00480150 0xF1680004 0x01E001E0


    0x29 0x01 0x00 0x07 0x00FA 0x2D 0xFFFFFFF4
                                    0xF168000C 0xAB000011 0xF1680010 0x600CA030 0xF1680014 0x1000A005
                                    0xF1680018 0x8403D002 0xF168001C 0xFF1B9A01 0xF1680020 0xD1011900
                                    0xF1680024 0x09000E00 0xF1680028 0xD605CD04 0xF168002C 0xEC100016
                                    0xF1680030 0x00201007 0xF1680034 0x330F0F06 0xF1680038 0x382A1C0E
                                    0xF168003C 0x69625446 0xF1680040 0x7B797770 0xF1680044 0x02027E7D
                                    0xF1680048 0x402A0022 0xF168004C 0xFC3ABE32 0xF1680050 0xF83AFA3A
                                    0xF1680054 0x783B383B 0xF1680058 0xB64B763B 0xF168005C 0xF44BB44B
                                    0xF1680060 0x347CF45B


    0x29 0x01 0x00 0x07 0x008A 0x03 0xFFFFFFF4
                                    0xF169FF00 0x00000001


    0x29 0x00 0x00 0x08 0x00FA 0x05 0xFFFFFFF4
                                    0xF1640000 0x00000003 0xF1640004 0x00000002


    0x29 0x00 0x00 0x08 0x00FA 0x2D 0xFFFFFFF4
                                    0xF1640008 0x00F001E0 0xF164000C 0x000202D0 0xF1640010 0x00F001C2
                                    0xF1640014 0x00003840 0xF1640018 0x00003880 0xF164001C 0x00001C20
                                    0xF1640020 0xC0002000 0xF1640024 0x00F002D0 0xF1640030 0x00F001E0
                                    0xF1640034 0x000202D0 0xF1640038 0x00F001C2 0xF164003C 0x00003840
                                    0xF1640040 0x00003880 0xF1640044 0x00001C20 0xF1640048 0x00002000
                                    0xF164004C 0x00F002D0 0xF1640054 0x00000000 0xF1640064 0xAB000011
                                    0xF1640068 0x600CA030 0xF164006C 0x1000A005 0xF1640070 0x8403D002
                                    0xF1640074 0xD8019A01


    0x29 0x01 0x00 0x08 0x00FA 0x11 0xFFFFFFF4
                                    0xF1640078 0xD1011900 0xF164007C 0x09000E00 0xF1640080 0xD605CD04
                                    0xF1640084 0xEC100016 0xF1640088 0x00201007 0xF164008C 0x330F0F06
                                    0xF1640090 0x382A1C0E 0xF1640094 0x69625446


    0x29 0x01 0x00 0x08 0x008A 0x03 0xFFFFFFF4
                                    0xF164009C 0x02027E7D


    0x29 0x01 0x00 0x0E 0x00FA 0x05 0xFFFFFFF4
                                    0xF1580014 0x0000001C 0xF1580290 0x00000002


    0x29 0x01 0x00 0x0C 0x00FA 0x07 0xFFFFFFF4
                                    0xF1A0005C 0x000000F0 0xF1A00070 0x00000008 0xF1A00090 0x00000001


    0x29 0x01 0x00 0x0A 0x00FA 0x05 0xFFFFFFF4
                                    0xF1560118 0xFFFFFFFF 0xF1560160 0x00000001


    0x29 0x01 0x00 0x0B 0x00FA 0x23 0xFFFFFFF4
                                    0xF1A20000 0x00026620 0xF1A20004 0x00000441 0xF1A20008 0x000E147A
                                    0xF1A2000C 0x000E147A 0xF1A20010 0x00006410 0xF1A20014 0x07080708
                                    0xF1A20018 0x00000003 0xF1A2001C 0x00000003 0xF1A20020 0x00000000
                                    0xF1A20024 0x0000001E 0xF1A20028 0x02400240 0xF1A2002C 0x00140000
                                    0xF1A20030 0x00140000 0xF1A20034 0x00000003 0xF1A20038 0x00000003
                                    0xF1A2003C 0x00006410 0xF1A20040 0x00000000


    0x29 0x01 0x00 0x0B 0x00AA 0x03 0xFFFFFFF4
                                    0xF1A20044 0x00000800
    >;


  pxlw,iris-cmd-list-1 =
  <





    0x29 0x01 0x00 0x01 0x01F1 0x11 0xFFFFFFF4
                                    0xF1800808 0x0F020200 0xF1800818 0x00000006 0xF1800A00 0x00004960
                                    0xF1800A08 0x00000307 0xF1800A14 0x00000307 0xF1800A1C 0x00000307
                                    0xF1800A24 0x00000307 0xF1800A2C 0x00000304


    0x29 0x01 0x00 0x01 0x00F0 0x11 0xFFFFFFF4
                                    0xF1800238 0x00770000 0xF1800300 0x04370000 0xF1800304 0x09470000
                                    0xF1801804 0x00000780 0xF1800104 0x01000000 0xF1800144 0x0048021C
                                    0xF1800148 0x0000021C 0xF1800080 0x00000110


    0x29 0x01 0x00 0x01 0x00D0 0x03 0xFFFFFFF4
                                    0xF1800010 0x00200317


    0x29 0x01 0x00 0x01 0x00D1 0x03 0xFFFFFFF4
                                    0xF1800010 0x00200217


    0x29 0x00 0x00 0x01 0x00E0 0x23 0x0001000C 0xF1311E38
                                    0x0F020200 0x00000006 0x00004960 0x00000307 0x00770000 0x04370000
                                    0x09470000 0x00000780 0x01000000 0x0048021C 0x0000021C 0x00000110
                                    0x00004960 0x00410304 0x0000027F 0x3D030007 0x250A2509 0x250A2209
                                    0x00000201 0x034E0100 0x0040B280 0x00FFFFFF 0x0A8C0780 0x00CB40C4
                                    0x00000020 0x0048021C 0x0000021C 0x04370000 0x09470000 0x000000F1
                                    0x02130438 0xC201C139 0x00200217


    0x29 0x01 0x00 0x01 0x00E0 0x06 0x0001000C 0xF1311FC4
                                    0x00000307 0x00000307 0x00000307 0x00000304


    0x29 0x01 0x64 0x00 0x00A0 0x15 0xFFFFFFF4
                                    0xF0000004 0x002A80B5 0xF0000008 0x0000F00F 0xF0000020 0x002A80B4
                                    0xF0000024 0x0000F00F 0xF0000000 0x00000081 0xF0000000 0x00000082
                                    0xF0000000 0x00000080 0xF000001C 0x00000081 0xF000001C 0x00000082
                                    0xF000001C 0x00000080


    0x29 0x01 0x00 0x00 0x0000 0x15 0xFFFFFFF4
                                    0xF000004C 0x0E309C20 0xF0000048 0x00002AA0 0xF00000E0 0x00008180
                                    0xF00000E4 0x0000D400 0xF0000060 0x0F1BC3C6 0xF00000C0 0x000001D5
                                    0xF00000C4 0x00000503 0xF0000088 0x0000001C 0xF00000F4 0x00000640
                                    0xF00000D4 0x3F420303


    0x29 0x01 0x00 0x00 0x0104 0x05 0xFFFFFFF4
                                    0xF00000EC 0x00000002 0xF00000EC 0x00000000


    0x29 0x01 0x00 0x00 0x0105 0x05 0xFFFFFFF4
                                    0xF00000EC 0x00000001 0xF00000EC 0x00000000


    0x29 0x01 0x00 0x00 0x0006 0x03 0xFFFFFFF4
                                    0xF00000E8 0x00000000


    0x29 0x01 0x00 0x00 0x0007 0x03 0xFFFFFFF4
                                    0xF00000F4 0x00000640


    0x29 0x01 0x00 0x00 0x0008 0x05 0xFFFFFFF4
                                    0xF00000EC 0x00000002 0xF00000EC 0x00000000


    0x29 0x01 0x00 0x00 0x0010 0x05 0xFFFFFFF4
                                    0xF0010004 0x03F000C0 0xF0010008 0x80000000


    0x29 0x01 0x00 0x00 0x0120 0x1D 0xFFFFFFF4
                                    0xF0000050 0x00000000 0xF0000054 0x00000000 0xF0000004 0x002A80B5
                                    0xF0000008 0x0000F00F 0xF0000020 0x002A80B4 0xF0000024 0x0000F00F
                                    0xF0000000 0x00000081 0xF0000000 0x00000082 0xF0000000 0x00000080
                                    0xF000001C 0x00000081 0xF000001C 0x00000082 0xF000001C 0x00000080
                                    0xF00000C4 0x00000503 0xF0000088 0x0000001C


    0x29 0x01 0x00 0x00 0x0121 0x07 0xFFFFFFF4
                                    0xF0000048 0x00002AA0 0xF0000060 0x0F1BC3C6 0xF000004C 0x0E309C20


    0x29 0x01 0x00 0x00 0x0122 0x05 0xFFFFFFF4
                                    0xF0000060 0x0F1BC006 0xF0000048 0x00002000


    0x29 0x01 0x00 0x00 0x0123 0x09 0xFFFFFFF4
                                    0xF000001C 0x00000084 0xF0000000 0x00000084 0xF0000050 0x0000CC26
                                    0xF0000054 0x7A544004


    0x29 0x01 0x00 0x00 0x0124 0x07 0xFFFFFFF4
                                    0xF0000050 0x00000000 0xF0000054 0x00000000 0xF000001C 0x00000080


    0x29 0x01 0x00 0x00 0x0125 0x03 0xFFFFFFF4
                                    0xF0000048 0x00004F60


    0x29 0x01 0x00 0x00 0x0126 0x09 0xFFFFFFF4
                                    0xF0000048 0x00004000 0xF000001C 0x00000084 0xF0000050 0x0000CC26
                                    0xF0000054 0x7A544004


    0x29 0x01 0x00 0x05 0x0000 0x030 0x00000000 0xF1200000
                                    0x00000001 0x00000002 0x0000010E 0x00000002 0x0000003C 0x000000C8
                                    0x00000948 0x000004B6 0xA0914A53 0x80000EA1 0x80000EA1 0x00000008
                                    0x00000E2B 0x00000000 0x00000000 0x00000000 0x00000E10 0x000FAB6C
                                    0x00000000 0x00001EC8 0x00001EC8 0x00000114 0x00000000 0x00102C9F
                                    0x00000000 0x00000000 0x00000000 0x00000000 0x10000101 0x00010001
                                    0x80000EA1 0x000F90F2 0x000F90F2 0x00000114 0x00000000 0x00000000
                                    0x00102C9F 0x00101069 0x00000000 0x00000033 0x000001C5 0x00000101
                                    0x0025C3F8 0x00000000 0x00000000 0x00000005


    0x29 0x01 0x00 0x05 0x0001 0x30 0x00000000 0xF1200000
                                    0x00000001 0x00000002 0x0000010E 0x00000002 0x0000003C 0x000000C8
                                    0x00000948 0x000013B9 0xA0914A53 0x80001C92 0x80001C92 0x00000008
                                    0x00001C1B 0x00000000 0x00000000 0x00000000 0x00001C00 0x001EB2B1
                                    0x00000000 0x00003F2C 0x00003F2C 0x00000114 0x00000000 0x0020593F
                                    0x00000000 0x00000000 0x00000000 0x00000000 0x10000101 0x00010001
                                    0x80001C92 0x001E97B2 0x001E97B2 0x00000114 0x00000000 0x00000000
                                    0x0020593F 0x00203D09 0x00000000 0x00000033 0x000003A5 0x00000101
                                    0x0025C3F8 0x00000000 0x00000000 0x00000005


    0x29 0x01 0x00 0x05 0x00F0 0x03 0xFFFFFFF4
                                    0xF1210000 0x0000000F


    0x29 0x01 0x00 0x02 0x0000 0x23 0xFFFFFFF4
                                    0xF1880050 0x3D030007 0xF1880054 0x250A2509 0xF1880058 0x250A2209
                                    0xF1880004 0x00000201 0xF1880020 0x034E0100 0xF188002C 0x0040B280
                                    0xF1880030 0x00FFFFFF 0xF1880034 0x0A8C0780 0xF1880038 0x00CB40C4
                                    0xF1880044 0x00000020 0xF1880010 0x0048021C 0xF1880014 0x0000021C
                                    0xF1880018 0x04370000 0xF188001C 0x09470000 0xF1880008 0x000000F1
                                    0xF188000C 0x02130438 0xF1880000 0xC201C139


    0x29 0x01 0x00 0x02 0x0001 0x07 0xFFFFFFF4
                                    0xF18C0200 0x00004960 0xF18C0004 0x00410304 0xF18C0210 0x0000027F


    0x29 0x01 0x00 0x02 0x0002 0x03 0xFFFFFFF4
                                    0xF1880008 0x00000081


    0x29 0x01 0x00 0x02 0x0003 0x03 0xFFFFFFF4
                                    0xF1880008 0x000000F1


    0x29 0x01 0x00 0x04 0x00F0 0x009 0x0001000C 0xF1311578
                                    0xE0008007 0x21000803 0x4948010E 0x46000800 0x0608183C 0x00044100
                                    0x00000000


    0x29 0x01 0x00 0x04 0x0080 0x003 0x0001000C 0xF1311594
                                    0x00000001


    0x29 0x01 0x00 0x09 0x0000 0x5E 0x0001000C 0xF1310FD8
                                    0x0000016D 0x0FFF0000 0x0FFF0000 0x04E80273 0x0000075C 0x099804CB
                                    0x00000E65 0x0FFF082E 0x0FFF082E 0x099904CC 0x00000E66 0x00140A02
                                    0x00000000 0x000000C8 0x00002828 0x00002828 0x02220028 0x02220028
                                    0x04380948 0x00000068 0x00000100 0x00000020 0x00000000 0x092C030D
                                    0x0FFF0DC4 0x1E061E06 0x1E061E06 0x00000008 0x018C0049 0x0000001E
                                    0x01750000 0x000E0151 0x00000002 0x00000000 0x00000000 0x00000000
                                    0x00000009 0x056D7E29 0x7FD77E8F 0x02000079 0x021A0200 0x00007F71
                                    0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000
                                    0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000
                                    0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000
                                    0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000
                                    0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000
                                    0x0015EB43 0x002FAED1 0x000FB947 0x00408040 0x00000000 0x00000003
                                    0x1D0E3617 0x00140000 0x0007FFFF 0x00140000 0x00040000 0x00000000
                                    0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x07940708
                                    0x00000000 0x01100001


    0x29 0x01 0x00 0x09 0x0002 0x5E 0x0001000C 0xF1310FD8
                                    0x0000006D 0x0FFF0000 0x0FFF0000 0x04E80273 0x0000075C 0x099804CB
                                    0x00000E65 0x0FFF082E 0x0FFF082E 0x099904CC 0x00000E66 0x00140A02
                                    0x00000000 0x000000C8 0x00002828 0x00002828 0x02220028 0x02220028
                                    0x04380948 0x00000068 0x00000100 0x00000020 0x00000000 0x092C030D
                                    0x0FFF0DC4 0x1E061E06 0x1E061E06 0x00000008 0x018C0049 0x0000001E
                                    0x01750000 0x000E0151 0x00000002 0x00000000 0x00000000 0x00000000
                                    0x00000009 0x056D7C52 0x7FAE7D1E 0x04000079 0x021A0400 0x00007EE2
                                    0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000
                                    0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000
                                    0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000
                                    0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000
                                    0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000
                                    0x0015EB43 0x002FAED1 0x000FB947 0x00408040 0x00000000 0x00000003
                                    0x1D0E3617 0x00140000 0x0007FFFF 0x00140000 0x00040000 0x00000000
                                    0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x07940708
                                    0x00000000 0x01100001


    0x29 0x01 0x00 0x09 0x0005 0x5E 0x0001000C 0xF1310FD8
                                    0x00001028 0x0FFF0000 0x0FFF0000 0x058F0124 0x00000804 0x0AE0023C
                                    0x00000FAD 0x00000011 0x0FFF082E 0x026600CC 0x002800CC 0x10080C06
                                    0x20CC0F33 0x000AFFFF 0x00006461 0x00006461 0x00A30064 0x00A30064
                                    0x04380948 0x00000068 0x0000020B 0x00000020 0x00000000 0x092C030D
                                    0x0FFF0DC4 0x1E061E06 0x1E061E06 0x00000008 0x01790087 0x00120024
                                    0x016F0005 0x001C0101 0x00000007 0x00000000 0x00000000 0x00000000
                                    0x00000009 0x056D7C52 0x7FAE7D1E 0x04000079 0x021A0400 0x00007EE2
                                    0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000
                                    0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000
                                    0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000
                                    0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000
                                    0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000
                                    0x0020E04A 0x003C9FC4 0x0017AF51 0x00408040 0x00000000 0x00000000
                                    0x1C1C044E 0x00140000 0x0007FFFF 0x00140000 0x00040000 0x00000000
                                    0x00000000 0x0003FFFF 0x0003FFFF 0x00000000 0x00000000 0x07940708
                                    0x00000000 0x01400001


    0x29 0x01 0x00 0x09 0x0009 0x5E 0x0001000C 0xF1310FD8
                                    0x0000006D 0x0FFF0000 0x0FFF0000 0x04E80273 0x0000075C 0x099804CB
                                    0x00000E65 0x0FFF082E 0x0FFF082E 0x099904CC 0x00000E66 0x00140A02
                                    0x00000000 0x000000C8 0x00002828 0x00002828 0x02220028 0x02220028
                                    0x04380948 0x00000068 0x00000100 0x00000020 0x00000000 0x092C030D
                                    0x0FFF0DC4 0x1E061E06 0x1E061E06 0x00000008 0x018C0049 0x0000001E
                                    0x01750000 0x000E0151 0x00000002 0x00000000 0x00000000 0x00000000
                                    0x00000009 0x056D7C52 0x7FAE7D1E 0x04000079 0x021A0400 0x00007EE2
                                    0x00000000 0x00000000 0x00000000 0x00000004 0x08000800 0x00000800
                                    0x0F0D7EAF 0x7B6E0BCC 0x00000000 0x00000000 0x00000000 0x00000000
                                    0x00000008 0x056D7C52 0x7FAE7D1E 0x04000079 0x021A0400 0x00007EE2
                                    0x00040000 0x00000000 0x00040000 0x00000000 0x00000000 0x00000000
                                    0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000
                                    0x0015EB43 0x002FAED1 0x000FB947 0x00408040 0x00000000 0x00000003
                                    0x110A3617 0x00140000 0x0007FFFF 0x00140001 0x00040000 0x00000000
                                    0x00000000 0x00000000 0x00000000 0x00000001 0x00000001 0x07940708
                                    0x00000000 0x01100001


    0x29 0x01 0x00 0x09 0x000C 0x5E 0x0001000C 0xF1310FD8
                                    0x00001028 0x0FFF0000 0x0FFF0000 0x058F0124 0x00000804 0x0AE0023C
                                    0x00000FAD 0x00000011 0x0FFF082E 0x026600CC 0x002800CC 0x10080C06
                                    0x20CC0F33 0x000AFFFF 0x00006461 0x00006461 0x00A30064 0x00A30064
                                    0x04380948 0x00000068 0x0000020B 0x00000020 0x00000000 0x092C030D
                                    0x0FFF0DC4 0x1E061E06 0x1E061E06 0x00000008 0x01790087 0x00120024
                                    0x016F0005 0x001C0101 0x00000007 0x00000000 0x00000000 0x00000000
                                    0x00000009 0x056D7C52 0x7FAE7D1E 0x04000079 0x021A0400 0x00007EE2
                                    0x00000000 0x00000000 0x00000000 0x00000004 0x08000800 0x00000800
                                    0x0E2D7D3F 0x7A490B37 0x00000000 0x00000000 0x00000000 0x00000000
                                    0x00000008 0x04B27CA7 0x7F597D5A 0x040000E9 0x02640400 0x00007EA6
                                    0x00040000 0x00000000 0x00040000 0x00000000 0x00000000 0x00000000
                                    0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000
                                    0x0020E04A 0x003C9FC4 0x0017AF51 0x00408040 0x00000000 0x00000000
                                    0x1018044E 0x00140000 0x0007FFFF 0x00140000 0x00040000 0x00000000
                                    0x00000000 0x0003FFFF 0x0003FFFF 0x00000001 0x00000001 0x07940708
                                    0x00000000 0x01400001


    0x29 0x01 0x00 0x09 0x00FE 0x002 0x0001000C 0xF1311148



    0x29 0x01 0x00 0x09 0x00FD 0x002 0x0001000C 0xF1311348



    0x29 0x01 0x00 0x09 0x00A0 0x003 0x0001000C 0xF1311548
                                    0x00000800


    0x29 0x01 0x00 0x09 0x0080 0x003 0x0001000C 0xF1311574
                                    0x00000002


    0x29 0x01 0x00 0x09 0x0090 0x03 0x0001000C 0xF1311144
                                    0x01400001


    0x29 0x01 0x00 0x09 0x0091 0x03 0x0001000C 0xF131111C
                                    0x00140000


    0x29 0x01 0x00 0x09 0x0092 0x03 0x0001000C 0xF131102C
                                    0x00000020


    0x29 0x01 0x00 0x09 0x0093 0x04 0x0001000C 0xF1311020
                                    0x04380948 0x00000068


    0x29 0x00 0x00 0x09 0x0070 0x003 0x00000000 0xF12D0028
                                    0x10000000


    0x29 0x01 0x00 0x09 0x0070 0x00B 0x00000000 0xF12D0004
                                    0x1F7115F4 0x0AAA27E8 0x00000000 0x061E0294 0x0FFE0F80 0x061E0294
                                    0x0FFE0F80 0x061E0294 0x0FFE0F80


    0x29 0x01 0x00 0x09 0x0070 0x00C 0x0001000C 0xF131154C
                                    0x1F7115F4 0x0AAA27E8 0x00000000 0x061E0294 0x0FFE0F80 0x061E0294
                                    0x0FFE0F80 0x061E0294 0x0FFE0F80 0x10000000


    0x29 0x01 0x00 0x03 0x00F0 0x00B 0x0001000C 0xF1310608
                                    0xA0E82014 0x00C8B794 0x38020060 0x50000012 0x09480438 0x00000000
                                    0x021C021C 0x021C021C 0x00000080


    0x29 0x01 0x00 0x03 0x00F1 0x006 0x0001000C 0xF1310608
                                    0xA0E82014 0x00C8B794 0x38020060 0x50000012


    0x29 0x01 0x00 0x03 0x0090 0x0B 0x0001000C 0xF1310630
                                    0x0000001D 0x09510951 0x00000951 0x11227E80 0x7ACC0D6E 0x00000000
                                    0x00000000 0x00000000 0x00000000


    0x29 0x01 0x00 0x03 0x0091 0x0B 0x0001000C 0xF1310630
                                    0x0000001D 0x095A095A 0x0014095A 0x051F7FEC 0x7EFC0104 0x00007D12
                                    0x00000000 0x00000000 0x00000000


    0x29 0x01 0x00 0x03 0x0092 0x0B 0x0001000C 0xF1310630
                                    0x0000001D 0x095A0000 0x00000000 0x09250000 0x00000925 0x00000000
                                    0x00002000 0x00000000 0x00002000


    0x29 0x01 0x00 0x03 0x0093 0x0B 0x0001000C 0xF1310630
                                    0x0000000F 0x0951094E 0x7FFE094E 0x10E47E4C 0x7BBD0E56 0x00000000
                                    0x00000000 0x00000000 0x00000000


    0x29 0x01 0x00 0x03 0x0094 0x0B 0x0001000C 0xF1310630
                                    0x00000011 0x09DC773A 0x090B04A8 0x13777E3B 0x013A090B 0x00007132
                                    0x000FFB58 0x000FFB58 0x000FFB58


    0x29 0x01 0x00 0x03 0x0095 0x0B 0x0001000C 0xF1310630
                                    0x00000011 0x04B27CA7 0x7F597D5A 0x040000E9 0x02640400 0x00007EA6
                                    0x00002000 0x00000000 0x00002000


    0x29 0x01 0x00 0x03 0x00F4 0x00C 0x0001000C 0xF1310654
                                    0x00000000 0x00010000 0x00000200 0x00010001 0x00010001 0x000002D0
                                    0x00000200 0x000004FC 0x00000000 0x05000000


    0x29 0x01 0x00 0x03 0x0020 0x004 0x0001000C 0xF131067C
                                    0x05000008 0x00000063


    0x29 0x01 0x00 0x03 0x00A0 0x00C 0x0001000C 0xF1310684
                                    0xE4100010 0x00030888 0x00000000 0x09480438 0x09480438 0x0000006E
                                    0x00040000 0x00000000 0x09480438 0x09480438


    0x29 0x01 0x00 0x03 0x0060 0x03 0x0001000C 0xF1310684
                                    0xC9110010


    0x29 0x01 0x00 0x03 0x0061 0x03 0x0001000C 0xF1310684
                                    0xE4100010


    0x29 0x01 0x00 0x03 0x0062 0x03 0x0001000C 0xF1310684
                                    0xE4100010


    0x29 0x01 0x00 0x03 0x00B0 0x00D 0x0001000C 0xF13106AC
                                    0xE4100030 0x00030888 0x92071B09 0x00000000 0x09480438 0x09480438
                                    0x0000003B 0x00040000 0x00000000 0x09480438 0x07080240


    0x29 0x01 0x00 0x03 0x00C0 0x00D 0x0001000C 0xF13106D8
                                    0xE4D00010 0x00000888 0x00000000 0x09480438 0x09480438 0x00000010
                                    0x00020000 0x00000000 0x00000000 0x00000000 0x09480438


    0x29 0x01 0x00 0x03 0x00D0 0x009 0x0001000C 0xF1310704
                                    0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00008200
                                    0x00000000


    0x29 0x00 0x00 0x03 0x00D1 0x02 0x00000008 0xF12410B0
    0x29 0x01 0x00 0x03 0x00D1 0x04 0x00000005 0xF12410B0 0x00000040 0x00000000


    0x29 0x01 0x00 0x03 0x00F2 0x009 0x0001000C 0xF1310720
                                    0x09470000 0x04370000 0x00000003 0x00040000 0x00040000 0x00300000
                                    0x00000000


    0x29 0x01 0x00 0x03 0x00F3 0x03 0x0001000C 0xF1311E30
                                    0x00000063


    0x29 0x01 0x00 0x03 0x0040 0x003 0x0001000C 0xF131062C
                                    0x00000004


    0x29 0x01 0x00 0x03 0x0080 0x003 0x0001000C 0xF131073C
                                    0x00000100


    0x29 0x01 0x00 0x03 0x0030 0x03 0xFFFFFFF4
                                    0xF1250000 0x00000200


    0x29 0x01 0x00 0x0E 0x0040 0x0B 0x0001000C 0xF1310850
                                    0x00000011 0x08000000 0x00000000 0x08000000 0x00000800 0x00000000
                                    0x00000000 0x00000000 0x00000000


    0x29 0x01 0x00 0x0E 0x0041 0x0B 0x0001000C 0xF1310850
                                    0x00000011 0x06A00000 0x00000000 0x06A00000 0x000006A0 0x00000000
                                    0x0B000B00 0x00000B00 0x00000B00

    0x29 0x01 0x00 0x0E 0x0060 0x0B 0x0001000C 0xF1310A08
                                    0x00000018 0x0951094E 0x7FFE094E 0x10E47E4C 0x7BBD0E56 0x00000000
                                    0x00000000 0x00000000 0x00000000


    0x29 0x01 0x00 0x0E 0x0061 0x0B 0x0001000C 0xF1310A08
                                    0x00000011 0x08E30000 0x00000000 0x08E30000 0x000008E3 0x00000000
                                    0x00000000 0x00000000 0x00000000

    0x29 0x01 0x00 0x0E 0x00F0 0x00C 0x0001000C 0xF131084C
                                    0x00010000 0x00000010 0x09510000 0x7FFE094E 0x10E47E4C 0x7BBD0E56
                                    0x00000000 0x00000000 0x00000000 0x00000000


    0x29 0x01 0x00 0x0E 0x00F1 0x28 0x0001000C 0xF1310A2C
                                    0xB29500A4 0x80808080 0x00000002 0x00FFFFFF 0x00580800 0x006155E0
                                    0x0066D648 0x006A568B 0x006CE6BC 0x006F46E3 0x00711703 0x0072B71E
                                    0x00742738 0x0075874C 0x0076B762 0x0077C773 0x0078C784 0x0079A792
                                    0x007A97A1 0x007B67AF 0x000007BC 0x007C87C2 0x007D47CE 0x007DE7D9
                                    0x007E97E3 0x007F27ED 0x007FC7F7 0x0080A801 0x00818811 0x0082381D
                                    0x0082A827 0x0082E82C 0x0082E82F 0x0082C82D 0x00824829 0x0081881F
                                    0x0080080E 0x00000800


    0x29 0x01 0x00 0x0E 0x0070 0x24 0x0001000C 0xF1310A3C
                                    0x00FFF800 0x00CB5E10 0x00B33BD8 0x00A49AB0 0x009AB9F4 0x0093196A
                                    0x008D1900 0x008828A7 0x0083E85E 0x00805820 0x00811808 0x00820819
                                    0x0082C825 0x00834830 0x0083C838 0x0084183F 0x00000843 0x00847845
                                    0x00849847 0x0084A84A 0x0084A84A 0x00849849 0x00847848 0x00846846
                                    0x00842844 0x0083F841 0x0083A83C 0x00834837 0x0082E831 0x0082682A
                                    0x0081D822 0x00811818 0x0080080A 0x00000800


    0x29 0x01 0x00 0x0E 0x0071 0x24 0x0001000C 0xF1310A3C
                                    0x00FFF800 0x00CB5E10 0x00B33BD8 0x00A49AB0 0x009AB9F4 0x0093196A
                                    0x008D1900 0x008828A7 0x0083E85E 0x00805820 0x00811808 0x00820819
                                    0x0082C825 0x00834830 0x0083C838 0x0084183F 0x00000843 0x00847845
                                    0x00849847 0x0084A84A 0x0084A84A 0x00849849 0x00847848 0x00846846
                                    0x00842844 0x0083F841 0x0083A83C 0x00834837 0x0082E831 0x0082682A
                                    0x0081D822 0x00811818 0x0080080A 0x00000800


    0x29 0x01 0x00 0x0E 0x0072 0x24 0x0001000C 0xF1310A3C
                                    0x00A60800 0x009409A0 0x008C6900 0x008808A0 0x0084B864 0x00820833
                                    0x0080280D 0x0081E810 0x0082F828 0x0083E837 0x00848843 0x0084F84C
                                    0x00856853 0x00859857 0x0085C85A 0x0085D85D 0x0000085E 0x0085D85E
                                    0x0085C85D 0x0085B85D 0x0085985A 0x00856858 0x00853855 0x0084F851
                                    0x0084B84D 0x00845848 0x0083F843 0x0083983C 0x00831835 0x0082882D
                                    0x0081E823 0x00812818 0x0080080A 0x00000800


    0x29 0x01 0x00 0x0E 0x0050 0x03 0x0001000C 0xF1310A2C
                                    0xB29500A4


    0x29 0x01 0x00 0x0E 0x0051 0x03 0x0001000C 0xF1310A2C
                                    0xB29500A5


    0x29 0x01 0x00 0x0E 0x0000 0x03 0x0001000C 0xF131084C
                                    0x00010000


    0x29 0x01 0x00 0x0E 0x0001 0x03 0x0001000C 0xF131084C
                                    0x00010040


    0x29 0x01 0x00 0x0E 0x00FE 0x002 0x0001000C 0xF1310874



    0x29 0x01 0x00 0x0E 0x00F8 0x002 0x0001000C 0xF1310AC4



    0x29 0x01 0x00 0x0E 0x00A0 0x003 0x0001000C 0xF1310BC4
                                    0x00008100


    0x29 0x01 0x00 0x0E 0x0080 0x003 0x0001000C 0xF1310BC8
                                    0x00000001


    0x29 0x01 0x00 0x0C 0x0000 0x1A 0x0001000C 0xF1310740
                                    0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000
                                    0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000
                                    0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00200040
                                    0x00000000 0x00000000 0x00FF00FF 0x00000000 0x00000000 0x000000E0


    0x29 0x01 0x00 0x0C 0x0001 0x1A 0x0001000C 0xF1310740
                                    0x00000000 0x00000000 0x03E00040 0x00600010 0x00020002 0x00000000
                                    0x03F40008 0x00200012 0x00020002 0x00000000 0x03F40008 0x00200012
                                    0x00080008 0x00000000 0x03F80000 0x00200008 0x00200040 0x00200040
                                    0x00000000 0x00000000 0x00FF00FF 0x00FF0002 0x000003FF 0x000000E1


    0x29 0x01 0x00 0x0C 0x0002 0x1A 0x0001000C 0xF1310740
                                    0x00000000 0x00000000 0x03E00040 0x00600010 0x00040004 0x00000000
                                    0x03F80010 0x00200012 0x00040004 0x00000000 0x03F80010 0x00200012
                                    0x00100010 0x00000000 0x03F80000 0x00200008 0x00200040 0x00200040
                                    0x00000000 0x00000001 0x00FF00FF 0x00FF0002 0x000003FF 0x000000E1


    0x29 0x01 0x00 0x0C 0x0003 0x1A 0x0001000C 0xF1310740
                                    0x00000000 0x00000000 0x03E00040 0x00600010 0x00070007 0x00000000
                                    0x03F70010 0x00200012 0x00070007 0x00000000 0x03F70010 0x00200012
                                    0x00120012 0x00000000 0x03F80000 0x00200008 0x00200040 0x00200040
                                    0x00000000 0x00000001 0x00FF00FF 0x00FF0002 0x000003FF 0x000000E1


    0x29 0x01 0x00 0x0C 0x0004 0x1A 0x0001000C 0xF1310740
                                    0x00000000 0x00000000 0x03E00040 0x00600010 0x00040004 0x00000000
                                    0x03F80010 0x00200012 0x00040004 0x00000000 0x03F80010 0x00200012
                                    0x00100010 0x00000000 0x03F80000 0x00200008 0x00200040 0x00200040
                                    0x00000000 0x00000001 0x00FF00FF 0x00D20002 0x000003FF 0x000000E1


    0x29 0x01 0x00 0x0C 0x0010 0x04 0x0001000C 0xF13107A0
                                    0x00000009 0x00000009


    0x29 0x01 0x00 0x0C 0x0011 0x04 0x0001000C 0xF13107A0
                                    0x00000009 0x00000008


    0x29 0x01 0x00 0x0C 0x00F0 0x01C 0x0001000C 0xF1310740
                                    0x001E000A 0x0000000A 0x00E00020 0x025800A0 0x00780028 0x00000028
                                    0x00E00020 0x032000A0 0x003C003C 0x00000014 0x00800000 0x03200078
                                    0x003C003C 0x0000003C 0x00000000 0x03FC0000 0x00200040 0x00200040
                                    0x00030000 0x00000000 0x00FF00FF 0x00FF0004 0x003F03FF 0x000000F0
                                    0x00000000 0x00000000


    0x29 0x01 0x00 0x0C 0x00A0 0x003 0x0001000C 0xF13107A8
                                    0x00010800


    0x29 0x01 0x00 0x0C 0x00A1 0x03 0x0001000C 0xF13107A8
                                    0x00010803


    0x29 0x01 0x00 0x0C 0x0080 0x003 0x0001000C 0xF13107AC
                                    0x00000001


    0x29 0x01 0x00 0x0D 0x0000 0x12 0x0001000C 0xF1310C3C
                                    0x01496190 0x0A143264 0x003FFFFF 0x10100514 0x00001010 0x1F4E11F4
                                    0x3847D384 0x32323264 0x00004419 0x00000000 0x000FFC0A 0x03FF0000
                                    0x0080100A 0x000140A6 0x00003C64 0x00201002


    0x29 0x01 0x00 0x0D 0x0001 0x12 0x0001000C 0xF1310C3C
                                    0x01496190 0x0A143264 0x003FFFFF 0x10100514 0x00001010 0x1F4E11F4
                                    0x3847D384 0x32323264 0x00004419 0x00000000 0x000FFC0A 0x03FF0000
                                    0x0080100A 0x000140A6 0x00003C64 0x00201002


    0x29 0x01 0x00 0x0D 0x0002 0x12 0x0001000C 0xF1310C3C
                                    0x01E96190 0x0A143264 0x003FFFFF 0x10100514 0x00001010 0x1F4E11F4
                                    0x3847D384 0x32323264 0x00019032 0x00000000 0x000FFC0A 0x03FF0000
                                    0x0080100A 0x000140A6 0x00003C64 0x00020202


    0x29 0x01 0x00 0x0D 0x0003 0x12 0x0001000C 0xF1310C3C
                                    0x02896190 0x0A143264 0x003FFFFF 0x20100514 0x00001010 0x1F4E11F4
                                    0x3847D384 0x32323264 0x0000F046 0x00000000 0x000FFC0A 0x03FF0000
                                    0x0080100A 0x000140A6 0x00003C64 0x00201002


    0x29 0x01 0x00 0x0D 0x0004 0x12 0x0001000C 0xF1310C3C
                                    0x01E96190 0x0A143264 0x003FFFFF 0x20100514 0x00001010 0x1F4E11F4
                                    0x3847D384 0x32323264 0x0000F046 0x00000000 0x000FFC0A 0x03FF0000
                                    0x0080100A 0x000140A6 0x00003C64 0x00100802


    0x29 0x01 0x00 0x0D 0x0005 0x12 0x0001000C 0xF1310C3C
                                    0x02896190 0x0A143264 0x003FFFFF 0x20100514 0x00001010 0x1F4E11F4
                                    0x3847D384 0x32323264 0x0000F046 0x00000000 0x000FFC0A 0x03FF0000
                                    0x0080100A 0x000140A6 0x00003C64 0x00080402


    0x29 0x01 0x00 0x0D 0x0006 0x12 0x0001000C 0xF1310C3C
                                    0x01496190 0x0A143264 0x003FFFFF 0x10100514 0x00001010 0x1F4E11F4
                                    0x3847D384 0x32323264 0x00004419 0x00000000 0x000FFC0A 0x03FF0000
                                    0x0080100A 0x000140A6 0x00003C64 0x00201002


    0x29 0x01 0x00 0x0D 0x0007 0x12 0x0001000C 0xF1310C3C
                                    0x01496190 0x0A143264 0x003FFFFF 0x10100514 0x00001010 0x1F4E11F4
                                    0x3847D384 0x32323264 0x00004419 0x00000000 0x000FFC0A 0x03FF0000
                                    0x0080100A 0x000140A6 0x00003C64 0x00201002


    0x29 0x01 0x00 0x0D 0x0008 0x12 0x0001000C 0xF1310C3C
                                    0x02896190 0x0A143264 0x003FFFFF 0x10100514 0x00001010 0x1F4E11F4
                                    0x3847D384 0x32323264 0x00006446 0x00000000 0x000FFC0A 0x03FF0000
                                    0x0080100A 0x000140A6 0x00003C64 0x00201002


    0x29 0x01 0x00 0x0D 0x0009 0x12 0x0001000C 0xF1310C3C
                                    0x02896190 0x0A143264 0x003FFFFF 0x20100514 0x00001010 0x1F4E11F4
                                    0x3847D384 0x32323264 0x0000F046 0x00000000 0x000FFC0A 0x03FF0000
                                    0x0080100A 0x000140A6 0x00003C64 0x00201002


    0x29 0x01 0x00 0x0D 0x000A 0x12 0x0001000C 0xF1310C3C
                                    0x02896190 0x0A143264 0x003FFFFF 0x20100514 0x00001010 0x1F4E11F4
                                    0x3847D384 0x32323264 0x0000F046 0x00000000 0x000FFC0A 0x03FF0000
                                    0x0080100A 0x000140A6 0x00003C64 0x00201002


    0x29 0x01 0x00 0x0D 0x000B 0x12 0x0001000C 0xF1310C3C
                                    0x02896190 0x0A143264 0x003FFFFF 0x20100514 0x00001010 0x1F4E11F4
                                    0x3847D384 0x32323264 0x0000F046 0x00000000 0x000FFC0A 0x03FF0000
                                    0x0080100A 0x000140A6 0x00003C64 0x00201002


    0x29 0x01 0x00 0x0D 0x0010 0x03 0x0001000C 0xF1310C7C
                                    0x2804003C


    0x29 0x01 0x00 0x0D 0x0011 0x03 0x0001000C 0xF1310C7C
                                    0x2804083C


    0x29 0x00 0x00 0x0D 0x00F0 0x003 0x0001000C 0xF1310C84
                                    0xC77F0437


    0x29 0x01 0x00 0x0D 0x00F0 0x02F 0x0001000C 0xF1310BCC
                                    0x04370000 0x09470000 0x000191A0 0x000191A0 0x00018E40 0x00018E40
                                    0x00018B37 0x000190C8 0x00018B37 0x00018C0C 0x000188B8 0x001DC0D8
                                    0x00000100 0x001B00D8 0x00360288 0x003B81DC 0x00770594 0x00400000
                                    0x00400000 0x00000402 0x00010041 0x00000402 0x00010041 0x00040000
                                    0x00000000 0x00000F30 0x000006E7 0x000001A3 0x000E1096 0x0A140000
                                    0x003FFFFF 0x0F100100 0x00001010 0x17C7D1F4 0x1F4029F4 0x00000096
                                    0x00006464 0x00000000 0x000FFC10 0x03FF0000 0x0081100A 0x000040A5
                                    0x00003C64 0x00201002 0x2804003C


    0x29 0x01 0x00 0x0D 0x00A0 0x003 0x0001000C 0xF1310C80
                                    0x00000000


    0x29 0x01 0x00 0x0D 0x0070 0x0D4 0x0001000C 0xF1310C88
                                    0x40000000 0x00000043 0x06010020 0x0C028080 0x120400E0 0x18058140
                                    0x1E0701A0 0x24088200 0x2A0A0260 0x300B82C0 0x360D0320 0x3C0E8380
                                    0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000
                                    0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000
                                    0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000
                                    0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000
                                    0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000
                                    0x00000000 0x00000000 0x00000000 0x00000000 0x000003E0 0x01002000
                                    0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000
                                    0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000
                                    0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000
                                    0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000
                                    0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000
                                    0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000
                                    0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000
                                    0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000
                                    0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000
                                    0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000
                                    0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000
                                    0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000
                                    0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000
                                    0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000
                                    0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000
                                    0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000
                                    0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000
                                    0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000
                                    0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000
                                    0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000
                                    0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000
                                    0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000
                                    0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000
                                    0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000
                                    0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000
                                    0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000
                                    0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000


    0x29 0x01 0x00 0x0D 0x0080 0x003 0x0001000C 0xF1310FD0
                                    0x00000004


    0x29 0x01 0x00 0x0D 0x0071 0x003 0x0001000C 0xF1310FD4
                                    0x80000001


    0x29 0x01 0x00 0x0A 0x0000 0x04 0x0001000C 0xF13107B0
                                    0x0820E000 0x03400010


    0x29 0x01 0x00 0x0A 0x0001 0x04 0x0001000C 0xF13107B0
                                    0x0820E800 0x03000000


    0x29 0x01 0x00 0x0A 0x0002 0x04 0x0001000C 0xF13107B0
                                    0x0820EC00 0x03000000


    0x29 0x01 0x00 0x0A 0x0003 0x04 0x0001000C 0xF13107B0
                                    0x0820EFC0 0x03000000


    0x29 0x01 0x00 0x0A 0x0020 0x08 0x0001000C 0xF13107F0
                                    0x382A0C12 0x36280C1A 0x66510C0E 0x47390C12 0x120A0C36 0x55440C0E


    0x29 0x01 0x00 0x0A 0x0021 0x08 0x0001000C 0xF13107F0
                                    0x382A0C12 0x500A2836 0x500A2836 0x500A2836 0x500A2836 0x55440C0E



    0x29 0x01 0x00 0x0A 0x0010 0x10 0x0001000C 0xF13107B8
                                    0x7A067844 0x1C43FF10 0x15450018 0x00002215 0x3FE6B47F 0x00A05000
                                    0x28ABF44B 0x7FF8103F 0x7840473A 0x005537B7 0x88034C40 0x708200D3
                                    0x88034C40 0x70820384


    0x29 0x01 0x00 0x0A 0x0011 0x10 0x0001000C 0xF13107B8
                                    0x7A06783D 0x0F43FF10 0x15450018 0x00282215 0x3FE6B47F 0x00E0302B
                                    0x2853F410 0x7FF8083F 0x7840473A 0x005537B7 0x88034C40 0x708200D3
                                    0x88034C40 0x70820384


    0x29 0x01 0x00 0x0A 0x0012 0x10 0x0001000C 0xF13107B8
                                    0x7A06783D 0x0F43FF10 0x15280018 0x00201815 0x3FE6B47F 0x1EC02022
                                    0x2853F410 0x21F80E3F 0x3020473A 0x005537B7 0x88034C40 0x708200D3
                                    0x88034C40 0x70820384


    0x29 0x01 0x00 0x0A 0x0013 0x10 0x0001000C 0xF13107B8
                                    0x7A06783D 0x0F43FF10 0x15280418 0x002C1815 0x3FE6B47F 0x08C06018
                                    0x2853F410 0x7FF80A3F 0xA040473A 0x005537B7 0x88034C40 0x708200D3
                                    0x88034C40 0x70820384


    0x29 0x01 0x00 0x0A 0x0014 0x10 0x0001000C 0xF13107B8
                                    0x7A06783D 0x0F43FF10 0x15450018 0x00282215 0x3FE6B47F 0x00C06018
                                    0x2853F410 0x7FF80CBF 0x3020473A 0x005537B7 0x88034C40 0x708200D3
                                    0x88034C40 0x70820384



    0x29 0x01 0x00 0x0A 0x0015 0x010 0x0001000C 0xF13107B8
                                    0x7A06783D 0x0F43FF10 0x15450018 0x00282215 0x3FE6B47F 0x00E0302B
                                    0x2853F410 0x7FF8083F 0x7840473A 0x005537B7 0x88034C40 0x708200D3
                                    0x88034C40 0x70820384



    0x29 0x01 0x00 0x0A 0x0040 0x08 0x0001000C 0xF1310820
                                    0x00000019 0x08000800 0x00000800 0x0E307D40 0x7A480B38 0x00000000


    0x29 0x01 0x00 0x0A 0x0041 0x08 0x0001000C 0xF1310820
                                    0x00000019 0x08000800 0x00000800 0x07177EA0 0x7D25059C 0x00000000


    0x29 0x01 0x00 0x0A 0x0045 0x08 0x0001000C 0xF1310820
                                    0x00000019 0x08000800 0x00000800 0x0F0D7EAF 0x7B6E0BCC 0x00000000


    0x29 0x01 0x00 0x0A 0x0046 0x08 0x0001000C 0xF1310820
                                    0x00000019 0x08000800 0x00000800 0x0F0D7EAF 0x7B6E0BCC 0x00000000


    0x29 0x01 0x00 0x0A 0x0047 0x08 0x0001000C 0xF1310820
                                    0x00000019 0x07330733 0x00000733 0x0CC57D86 0x7ADA0A19 0x00000000

    0x29 0x00 0x00 0x0A 0x00F0 0x012 0x0001000C 0xF13107B0
                                    0x0820EFC0 0x13000000 0x7A067844 0x1C43FF10 0x15450018 0x002C2215
                                    0x3FE6B47F 0x00A05000 0x28ABF44B 0x7FF8103F 0x7840473A 0x005537B7
                                    0x88034C40 0x708200D3 0x88034C40 0x70820384


    0x29 0x01 0x00 0x0A 0x00F0 0x00B 0x0001000C 0xF1310820
                                    0x0000001D 0x0951094E 0x7FFE094E 0x10E47E4C 0x7BBD0E56 0x00000000
                                    0x00000000 0x00000000 0x00000000


    0x29 0x01 0x00 0x0A 0x00A0 0x003 0x0001000C 0xF1310844
                                    0x00000800

    0x29 0x01 0x00 0x0A 0x0080 0x003 0x0001000C 0xF1310848
                                    0x00000100


    0x29 0x01 0x00 0x0B 0x00F0 0x013 0x0001000C 0xF1311598
                                    0x00026620 0x00000441 0x000A8F5C 0x000A8F5C 0x00006410 0x07080708
                                    0x00010003 0x00010003 0x00000000 0x0000001E 0x02400240 0x000F0000
                                    0x000F0000 0x00000003 0x00000003 0x00006410 0x00000000


    0x29 0x01 0x00 0x0B 0x00A0 0x003 0x0001000C 0xF13115DC
                                    0x00000800


    0x29 0x01 0x00 0x0F 0x00A0 0x003 0x0001000C 0xF1311748
                                    0x00000800


    0x29 0x00 0x00 0x0F 0x00F0 0x037 0x0001000C 0xF13118D0
                                    0x50850421 0x00000000 0x00000000 0x0000003F 0x00000000 0x00000080
                                    0x0000012C 0x00000400 0x00000600 0x00000E00 0x000002EC 0x00000400
                                    0x00000448 0x00000197 0x000002C5 0x00000300 0x000000D6 0x00000067
                                    0x00000009 0x00000043 0x00000026 0x00000004 0x00000140 0x000003CB
                                    0x000001B9 0x0000003F 0x00000002 0x00000FFF 0x000003CB 0x000001B9
                                    0x00000000 0x0000000E 0x00000800 0x00000000 0x00000B38 0x00000800
                                    0x00007D3E 0x00007A4A 0x00000800 0x00000E2C 0x00007FFE 0x00000800
                                    0x00000000 0x00000B38 0x00000800 0x00007D3E 0x00007A4A 0x00000800
                                    0x00000E2C 0x00007FFE 0x00000000 0x000003FF 0x00000FFF


    0x29 0x01 0x00 0x0F 0x00F0 0x023 0x0001000C 0xF131174C
                                    0x000003FF 0x000003E0 0x000003C0 0x000003A0 0x00000380 0x00000360
                                    0x00000340 0x00000320 0x00000300 0x000002E6 0x000002CD 0x000002B3
                                    0x0000029A 0x00000280 0x00000266 0x0000024D 0x00000233 0x0000021A
                                    0x00000200 0x000001E6 0x000001CD 0x000001B3 0x0000019A 0x00000180
                                    0x00000166 0x0000013A 0x0000010D 0x000000E0 0x000000B3 0x00000087
                                    0x0000005A 0x0000002D 0x00000000


    0x29 0x01 0x00 0x0F 0x00FE 0x002 0x0001000C 0xF13117D0



    0x29 0x01 0x00 0x0F 0x0070 0x01A 0x0001000C 0xF13119A4
                                    0x00000000 0x00000000 0x00000000 0x00000000 0x00000FFF 0x00000FFF
                                    0x00001000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000
                                    0x000003FF 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000
                                    0x00000000 0x00000000 0x00000000 0x00000063 0x00000000 0x00000FFF


    0x29 0x01 0x00 0x0F 0x0000 0x03 0x0001000C 0xF13118D0
                                    0x40850423


    0x29 0x01 0x00 0x0F 0x0001 0x03 0x0001000C 0xF13118D0
                                    0x40840423


    0x29 0x01 0x00 0x0F 0x0010 0x04 0x0001000C 0xF1311934
                                    0x00000000 0x00000000


    0x29 0x01 0x00 0x0F 0x0011 0x04 0x0001000C 0xF1311934
                                    0x00000027 0x00000002


    0x29 0x01 0x00 0x0F 0x0012 0x04 0x0001000C 0xF1311934
                                    0x00000022 0x00000002


    0x29 0x01 0x00 0x0F 0x0013 0x04 0x0001000C 0xF1311934
                                    0x0000001B 0x00000002


    0x29 0x01 0x00 0x0F 0x0020 0x03 0x0001000C 0xF13118D4
                                    0x00000000


    0x29 0x01 0x00 0x0F 0x0021 0x03 0x0001000C 0xF13118D4
                                    0x00000001


    0x29 0x01 0x00 0x0F 0x0030 0x03 0x0001000C 0xF13118D8
                                    0x00000000


    0x29 0x01 0x00 0x0F 0x0031 0x03 0x0001000C 0xF13118D8
                                    0x00000001


    0x29 0x01 0x00 0x0F 0x0040 0x03 0x0001000C 0xF131194C
                                    0x00000006


    0x29 0x01 0x00 0x0F 0x0041 0x03 0x0001000C 0xF131194C
                                    0x00000007


    0x29 0x01 0x00 0x07 0x00F0 0x01A 0x0001000C 0xF13115E0
                                    0x00480150 0x01E001E0 0x89000011 0x48098030 0x48003804 0x1C021C02
                                    0xFF170002 0xFD062000 0x0C000700 0x6A015B01 0xF0100018 0x00200C03
                                    0x330B0B06 0x382A1C0E 0x69625446 0x7B797770 0x02017E7D 0x40090001
                                    0xFC19BE09 0xF819FA19 0x781A381A 0xF62AB61A 0x742B342B 0xF463743B


    0x29 0x01 0x00 0x07 0x00A0 0x003 0x0001000C 0xF1311640
                                    0x00000800


    0x29 0x01 0x00 0x07 0x0080 0x003 0x0001000C 0xF1311644
                                    0x00000001


    0x29 0x01 0x00 0x08 0x00F0 0x042 0x0001000C 0xF1311648
                                    0x00000003 0x00000002 0x00B40168 0x0002021C 0x00B4010E 0x000097E0
                                    0x00009900 0x00004BF0 0xC0002000 0x00B4021C 0x00B40168 0x0002021C
                                    0x00B4010E 0x000097E0 0x00009900 0x00004BF0 0x00002000 0x00B4021C
                                    0x00000000 0x89000011 0x48098030 0x48003804 0x1C021C02 0x0E020002
                                    0xFD062000 0x0C000700 0x6A015B01 0xF0100018 0x00200C03 0x330B0B06
                                    0x382A1C0E 0x69625446 0x7B797770 0x02017E7D 0x40090001 0xFC19BE09
                                    0xF819FA19 0x781A381A 0xF62AB61A 0x742B342B 0xF463743B 0x89000011
                                    0x48098030 0x48003804 0x1C021C02 0x0E020002 0xFD062000 0x0C000700
                                    0x6A015B01 0xF0100018 0x00200C03 0x330B0B06 0x382A1C0E 0x69625446
                                    0x7B797770 0x02017E7D 0x40090001 0xFC19BE09 0xF819FA19 0x781A381A
                                    0xF62AB61A 0x742B342B 0xF463743B 0x00000004


    0x29 0x01 0x00 0x11 0x00F0 0x14E 0x0001000C 0xF1310000
                                    0x80080608 0xF1240000 0x80010628 0xF1240038 0x8001062C 0xF1240054
                                    0x80090630 0xF1240078 0x800A0654 0xF12400A0 0x8001067C 0xF1240108
                                    0x80010680 0xF1240120 0x800A0684 0xF1241000 0x800B06AC 0xF1241028
                                    0x800B06D8 0xF1241084 0x80070704 0xF12410B4 0x80070720 0xF12410F0
                                    0x8001073C 0xF1250000 0x80180740 0xF1A00000 0x800207A0 0xF1A0006C
                                    0x800107A8 0xF1A00060 0x800107AC 0xF1A00090 0x801007B0 0xF1560000
                                    0x800107F0 0xF1560050 0x800107F4 0xF156006C 0x800107F8 0xF1560088
                                    0x800107FC 0xF15600A4 0x80010800 0xF15600C0 0x80010804 0xF15600DC
                                    0x80010808 0xF1560058 0x8001080C 0xF1560074 0x80010810 0xF1560090
                                    0x80010814 0xF15600AC 0x80010818 0xF15600C8 0x8001081C 0xF15600E4
                                    0x80090820 0xF1560130 0x80010844 0xF1560118 0x80010848 0xF1560160
                                    0x8001084C 0xF1580000 0x80090850 0xF1580014 0x80630874 0xF1580100
                                    0x80020A00 0xF158003C 0x80090A08 0xF1580048 0x80030A2C 0xF158006C
                                    0x80010A38 0xF1580394 0x80220A3C 0xF1580078 0x80400AC4 0xF1580294
                                    0x80010BC4 0xF1580008 0x80010BC8 0xF1580290 0x84020BCC 0xF1520064
                                    0x840F0BD4 0xF1520094 0x840B0C10 0xF15200F8 0x84100C3C 0xF1520000
                                    0x84010C7C 0xF1520054 0x84010C80 0xF1520058 0x84010C84 0xF1520070
                                    0xC4D20C88 0xF1531008 0x84010FD0 0xF1531000 0xC4010FD4 0xF1531004
                                    0x805C0FD8 0xF12C0000 0x81001148 0xF12C1400 0x80011548 0xF12CFF08
                                    0xC00A154C 0xF12D0004 0x80011574 0xF12D0000 0x80061578 0xF1220000
                                    0x80011590 0xF1220028 0x80011594 0xF1220064 0x80111598 0xF1A20000
                                    0x800115DC 0xF1A20044 0x800215E0 0xF1680000 0x801615E8 0xF168000C
                                    0x80011640 0xF1680008 0x80011644 0xF169FF00 0x880A1648 0xF1640000
                                    0x88081670 0xF1640030 0x88011690 0xF1640054 0x882D1694 0xF1640064
                                    0x84011748 0xF1500404 0x8421174C 0xF1500178 0x844017D0 0xF1500304
                                    0x840518D0 0xF1500000 0x841218E4 0xF1500014 0x8402192C 0xF1500080
                                    0x84021934 0xF15000C8 0x8401193C 0xF15000DC 0x84021940 0xF1500100
                                    0x84011948 0xF150015C 0x8413194C 0xF150040C 0x84031998 0xF1500458
                                    0xC41819A4 0xF1518000 0x80031A04 0xF1400000 0x80011A10 0xF1400010
                                    0xC0011A14 0xF1400010 0x80011A18 0xF140001C 0x80031A1C 0xF1400024
                                    0x80011A28 0xF14000A8 0x80011A2C 0xF14000C8 0x80041A30 0xF1400104
                                    0x80021A40 0xF140011C 0x80011A48 0xF141FF00 0x80011A4C 0xF17A0000
                                    0x80011A50 0xF17BE000 0x0C191A54 0xF1720000 0x0C011AB8 0xF173FF00
                                    0x0C0A1ABC 0xF1700000 0x0C011AE4 0xF1700054 0x0C161AE8 0xF1700064
                                    0x0C011B40 0xF1700114 0x80121B44 0xF1A40000 0x8C2F1B8C 0xF16A0000
                                    0x8C011C48 0xF16BFF00 0x8C2F1C4C 0xF16C0000 0x8C011D08 0xF16DFF00
                                    0x8C0A1D0C 0xF1620000 0x8C081D34 0xF1620030 0x8C011D54 0xF1620054
                                    0x8C2D1D58 0xF1620064 0x80071E0C 0xF1540000 0x80011E28 0xF1540060
                                    0x80011E2C 0xF1550030 0x80011E30 0xF1240120 0x80011E34 0xF1240014
                                    0x9C011E38 0xF1800808 0x9C011E3C 0xF1800818 0x9C011E40 0xF1800A00
                                    0x9C011E44 0xF1800A08 0x9C011E48 0xF1800238 0x9C021E4C 0xF1800300
                                    0x9C011E54 0xF1801804 0x9C011E58 0xF1800104 0x9C021E5C 0xF1800144
                                    0x9C011E64 0xF1800080 0x9C011E68 0xF18C0200 0x9C011E6C 0xF18C0004
                                    0x9C011E70 0xF18C0210 0x9C031E74 0xF1880050 0x9C011E80 0xF1880004
                                    0x9C011E84 0xF1880020 0x9C041E88 0xF188002C 0x9C011E98 0xF1880044
                                    0x9C041E9C 0xF1880010 0x9C021EAC 0xF1880008 0x9C011EB4 0xF1880000
                                    0x9C011EB8 0xF1800010 0xB0011EBC 0xF1840808 0xB0011EC0 0xF1840818
                                    0xB0011EC4 0xF1840A00 0xB0011EC8 0xF1840A08 0xB0011ECC 0xF1840238
                                    0xB0011ED0 0xF1840300 0xB0011ED4 0xF1840304 0xB0011ED8 0xF1841804
                                    0xB0011EDC 0xF1840104 0xB0021EE0 0xF1840144 0xB0011EE8 0xF1840080
                                    0xB0021EEC 0xF16E0000 0xB0161EF4 0xF16E000C 0xB0011F4C 0xF16E0008
                                    0xB0011F50 0xF16FFF00 0xB0031F54 0xF17C0000 0xB0011F60 0xF17D1000
                                    0xB0061F64 0xF1280004 0xB0011F7C 0xF1280030 0xB0021F80 0xF1280038
                                    0xB00D1F88 0xF1281000 0xB0011FBC 0xF1280000 0xB0011FC0 0xF1290000
                                    0x9C011FC4 0xF1800A14 0x9C011FC8 0xF1800A1C 0x9C011FCC 0xF1800A24
                                    0x9C011FD0 0xF1800A2C


    0x29 0x01 0x00 0x11 0x00F1 0x14E 0x0001000C 0xF1310000
                                    0x80080608 0xF1240000 0x80010628 0xF1240038 0x8001062C 0xF1240054
                                    0x80090630 0xF1240078 0x800A0654 0xF12400A0 0x8001067C 0xF1240108
                                    0x80010680 0xF1240120 0x800A0684 0xF1241000 0x800B06AC 0xF1241028
                                    0x800B06D8 0xF1241084 0x80070704 0xF12410B4 0x80070720 0xF12410F0
                                    0x8001073C 0xF1250000 0x80180740 0xF1A00000 0x800207A0 0xF1A0006C
                                    0x800107A8 0xF1A00060 0x800107AC 0xF1A00090 0x801007B0 0xF1560000
                                    0x800107F0 0xF1560050 0x800107F4 0xF156006C 0x800107F8 0xF1560088
                                    0x800107FC 0xF15600A4 0x80010800 0xF15600C0 0x80010804 0xF15600DC
                                    0x80010808 0xF1560058 0x8001080C 0xF1560074 0x80010810 0xF1560090
                                    0x80010814 0xF15600AC 0x80010818 0xF15600C8 0x8001081C 0xF15600E4
                                    0x80090820 0xF1560130 0x80010844 0xF1560118 0x80010848 0xF1560160
                                    0x8001084C 0xF1580000 0x80090850 0xF1580014 0x80630874 0xF1580100
                                    0x80020A00 0xF158003C 0x80090A08 0xF1580048 0x80030A2C 0xF158006C
                                    0x80010A38 0xF1580394 0x80220A3C 0xF1580078 0x80400AC4 0xF1580294
                                    0x80010BC4 0xF1580008 0x80010BC8 0xF1580290 0x84020BCC 0xF1520064
                                    0x840F0BD4 0xF1520094 0x840B0C10 0xF15200F8 0x84100C3C 0xF1520000
                                    0x84010C7C 0xF1520054 0x84010C80 0xF1520058 0x84010C84 0xF1520070
                                    0x44D20C88 0xF1531008 0x84010FD0 0xF1531000 0x44010FD4 0xF1531004
                                    0x805C0FD8 0xF12C0000 0x81001148 0xF12C1400 0x80011548 0xF12CFF08
                                    0x400A154C 0xF12D0004 0x80011574 0xF12D0000 0x80061578 0xF1220000
                                    0x80011590 0xF1220028 0x80011594 0xF1220064 0x80111598 0xF1A20000
                                    0x800115DC 0xF1A20044 0x800215E0 0xF1680000 0x801615E8 0xF168000C
                                    0x80011640 0xF1680008 0x80011644 0xF169FF00 0x880A1648 0xF1640000
                                    0x88081670 0xF1640030 0x88011690 0xF1640054 0x882D1694 0xF1640064
                                    0x84011748 0xF1500404 0x8421174C 0xF1500178 0x844017D0 0xF1500304
                                    0x840518D0 0xF1500000 0x841218E4 0xF1500014 0x8402192C 0xF1500080
                                    0x84021934 0xF15000C8 0x8401193C 0xF15000DC 0x84021940 0xF1500100
                                    0x84011948 0xF150015C 0x8413194C 0xF150040C 0x84031998 0xF1500458
                                    0x441819A4 0xF1518000 0x80031A04 0xF1400000 0x80011A10 0xF1400010
                                    0x40011A14 0xF1400010 0x80011A18 0xF140001C 0x80031A1C 0xF1400024
                                    0x80011A28 0xF14000A8 0x80011A2C 0xF14000C8 0x80041A30 0xF1400104
                                    0x80021A40 0xF140011C 0x80011A48 0xF141FF00 0x80011A4C 0xF17A0000
                                    0x80011A50 0xF17BE000 0x0C191A54 0xF1720000 0x0C011AB8 0xF173FF00
                                    0x0C0A1ABC 0xF1700000 0x0C011AE4 0xF1700054 0x0C161AE8 0xF1700064
                                    0x0C011B40 0xF1700114 0x80121B44 0xF1A40000 0x8C2F1B8C 0xF16A0000
                                    0x8C011C48 0xF16BFF00 0x8C2F1C4C 0xF16C0000 0x8C011D08 0xF16DFF00
                                    0x8C0A1D0C 0xF1620000 0x8C081D34 0xF1620030 0x8C011D54 0xF1620054
                                    0x8C2D1D58 0xF1620064 0x80071E0C 0xF1540000 0x80011E28 0xF1540060
                                    0x80011E2C 0xF1550030 0x80011E30 0xF1240120 0x80011E34 0xF1240014
                                    0x9C011E38 0xF1800808 0x9C011E3C 0xF1800818 0x9C011E40 0xF1800A00
                                    0x9C011E44 0xF1800A08 0x9C011E48 0xF1800238 0x9C021E4C 0xF1800300
                                    0x9C011E54 0xF1801804 0x9C011E58 0xF1800104 0x9C021E5C 0xF1800144
                                    0x9C011E64 0xF1800080 0x9C011E68 0xF18C0200 0x9C011E6C 0xF18C0004
                                    0x9C011E70 0xF18C0210 0x9C031E74 0xF1880050 0x9C011E80 0xF1880004
                                    0x9C011E84 0xF1880020 0x9C041E88 0xF188002C 0x9C011E98 0xF1880044
                                    0x9C041E9C 0xF1880010 0x9C021EAC 0xF1880008 0x9C011EB4 0xF1880000
                                    0x9C011EB8 0xF1800010 0xB0011EBC 0xF1840808 0xB0011EC0 0xF1840818
                                    0xB0011EC4 0xF1840A00 0xB0011EC8 0xF1840A08 0xB0011ECC 0xF1840238
                                    0xB0011ED0 0xF1840300 0xB0011ED4 0xF1840304 0xB0011ED8 0xF1841804
                                    0xB0011EDC 0xF1840104 0xB0021EE0 0xF1840144 0xB0011EE8 0xF1840080
                                    0xB0021EEC 0xF16E0000 0xB0161EF4 0xF16E000C 0xB0011F4C 0xF16E0008
                                    0xB0011F50 0xF16FFF00 0xB0031F54 0xF17C0000 0xB0011F60 0xF17D1000
                                    0xB0061F64 0xF1280004 0xB0011F7C 0xF1280030 0xB0021F80 0xF1280038
                                    0xB00D1F88 0xF1281000 0xB0011FBC 0xF1280000 0xB0011FC0 0xF1290000
                                    0x9C011FC4 0xF1800A14 0x9C011FC8 0xF1800A1C 0x9C011FCC 0xF1800A24
                                    0x9C011FD0 0xF1800A2C


    0x29 0x01 0x00 0x11 0x00E1 0x09 0xFFFFFFF4
                                    0xF1300000 0x00000001 0xF1300004 0x00000000 0xF1300008 0x00A60000
                                    0xF1300004 0x0000000F


    0x29 0x01 0x00 0x11 0x00E2 0x05 0xFFFFFFF4
                                    0xF1300004 0x00000000 0xF1300004 0x00000001


    0x29 0x01 0x00 0x11 0x00E3 0x05 0xFFFFFFF4
                                    0xF1300004 0x00000000 0xF1300004 0x00000002


    0x29 0x01 0x00 0x11 0x00E4 0x05 0xFFFFFFF4
                                    0xF1300004 0x00000000 0xF1300004 0x00030000


    0x29 0x01 0x00 0x11 0x00E5 0x05 0xFFFFFFF4
                                    0xF1300004 0x00000000 0xF1300004 0x0000000F


    0x29 0x01 0x00 0x11 0x00E6 0x05 0xFFFFFFF4
                                    0xF1300004 0x00000000 0xF1300004 0x00000100


    0x29 0x01 0x00 0x11 0x00E7 0x05 0xFFFFFFF4
                                    0xF1300004 0x00000000 0xF1300004 0x00001000


    0x29 0x01 0x00 0x11 0x00E8 0x05 0xFFFFFFF4
                                    0xF1300004 0x00000000 0xF1300004 0x00000008


    0x29 0x01 0x00 0x11 0x01E9 0x05 0xFFFFFFF4
                                    0xF1300004 0x00000000 0xF1300004 0x0000008F


    0x29 0x01 0x00 0x06 0x00F0 0x03 0xFFFFFFF4
                                    0xF10C0014 0x0001100A


    0x29 0x01 0x00 0x06 0x0000 0x03 0xFFFFFFF4
                                    0xF10C0000 0x00001481


    0x29 0x01 0x00 0x06 0x0001 0x03 0xFFFFFFF4
                                    0xF10C0000 0x00001484


    0x29 0x01 0x00 0x2D 0x00F0 0x014 0x0001000C 0xF1311A04
                                    0x08E4CE14 0x14051085 0x48004C02 0x00004082 0x00004082 0x00100E20
                                    0x00091000 0x000A1000 0x00200196 0x00004040 0x10410400 0x04380438
                                    0x02400240 0x03700008 0x03700008 0x00020000 0x00000408 0x00000001


    0x29 0x01 0x00 0x2D 0x00FD 0x03 0x0001000C 0xF1311A08
                                    0x14051085


    0x29 0x01 0x00 0x2B 0x00F0 0x004 0x0001000C 0xF1311A4C
                                    0x00000033 0x00000100


    0x29 0x01 0x00 0x25 0x00F0 0x01C 0x0001000C 0xF1311A54
                                    0x00480158 0x03C003C0 0x00000800 0x89000011 0x48096830 0x48093804
                                    0x6E033804 0xD4037602 0x1EFF2000 0x0C000F00 0x06000B00 0xF1100018
                                    0x00200C03 0x330B0B06 0x382A1C0E 0x69625446 0x7B797770 0x02017E7D
                                    0x40090001 0xFC19BE09 0xF819FA19 0x781A381A 0xF62AB61A 0x742B342B
                                    0xF46B743B 0x00000001


    0x29 0x01 0x00 0x24 0x00F0 0x024 0x0001000C 0xF1311ABC
                                    0x00000003 0x00000002 0x01680168 0x00010438 0x016800DC 0x001FD4F0
                                    0x001FE780 0x0007F9E0 0xC0003000 0x01680438 0x00000000 0x89000011
                                    0x48096830 0x48093804 0x6E033804 0xD4037602 0x1EFF2000 0x0C000F00
                                    0x06000B00 0xF1100018 0x00200C03 0x330B0B06 0x382A1C0E 0x69625446
                                    0x7B797770 0x02017E7D 0x40090001 0xFC19BE09 0xF819FA19 0x781A381A
                                    0xF62AB61A 0x742B342B 0xF46B743B 0x00000004


    0x29 0x01 0x00 0x2F 0x00F0 0x014 0x0001000C 0xF1311B44
                                    0x00026620 0x00000441 0x00060F83 0x00060F83 0x00006410 0x09480948
                                    0x00030003 0x00030003 0x00000000 0x0000001E 0x04380438 0x00044444
                                    0x00044444 0x00050003 0x00050003 0x00006410 0x00000000 0x00000800


    0x29 0x00 0x00 0x25 0x00F1 0x032 0x0001000C 0xF1311B8C
                                    0x00480158 0x03C003C0 0x00000800 0x89000011 0x48096830 0x48093804
                                    0x6E033804 0xD4037602 0x1EFF2000 0x0C000F00 0x06000B00 0xF1100018
                                    0x00200C03 0x330B0B06 0x382A1C0E 0x69625446 0x7B797770 0x02017E7D
                                    0x40090001 0xFC19BE09 0xF819FA19 0x781A381A 0xF62AB61A 0x742B342B
                                    0xF46B743B 0xAB000011 0x0807682C 0x08074002 0xD4014002 0x9E027602
                                    0xE49A2000 0x0C000800 0x0E000E00 0xF1100018 0x00201007 0x330F0F06
                                    0x382A1C0E 0x69625446 0x7B797770 0x80017D7C 0xBE323E22 0xFA3ABC3A
                                    0xFA42FA42 0x784B3843 0xF653B64B 0x3464345C 0x34843484 0x00000001


    0x29 0x01 0x00 0x25 0x00F1 0x032 0x0001000C 0xF1311C4C
                                    0x00480158 0x03C003C0 0x00000800 0x89000011 0x48096830 0x48093804
                                    0x6E033804 0xD4037602 0x1EFF2000 0x0C000F00 0x06000B00 0xF1100018
                                    0x00200C03 0x330B0B06 0x382A1C0E 0x69625446 0x7B797770 0x02017E7D
                                    0x40090001 0xFC19BE09 0xF819FA19 0x781A381A 0xF62AB61A 0x742B342B
                                    0xF46B743B 0xAB000011 0x0807682C 0x08074002 0xD4014002 0x9E027602
                                    0xE49A2000 0x0C000800 0x0E000E00 0xF1100018 0x00201007 0x330F0F06
                                    0x382A1C0E 0x69625446 0x7B797770 0x80017D7C 0xBE323E22 0xFA3ABC3A
                                    0xFA42FA42 0x784B3843 0xF653B64B 0x3464345C 0x34843484 0x00000001


    0x29 0x01 0x00 0x24 0x00F1 0x042 0x0001000C 0xF1311D0C
                                    0x00000003 0x00000002 0x01680168 0x00010438 0x016800DC 0x001FD4F0
                                    0x001FE780 0x0007F9E0 0xC0003000 0x01680438 0x00C000C0 0x00010240
                                    0x00C00075 0x000CDAA0 0x000CF6C0 0x000336A8 0x00002000 0x00C00240
                                    0x00000000 0x89000011 0x48096830 0x48093804 0x6E033804 0xD4037602
                                    0x1EFF2000 0x0C000F00 0x06000B00 0xF1100018 0x00200C03 0x330B0B06
                                    0x382A1C0E 0x69625446 0x7B797770 0x02017E7D 0x40090001 0xFC19BE09
                                    0xF819FA19 0x781A381A 0xF62AB61A 0x742B342B 0xF46B743B 0xAB000011
                                    0x0807682C 0x08074002 0xD4014002 0x9E027602 0xE49A2000 0x0C000800
                                    0x0E000E00 0xF1100018 0x00201007 0x330F0F06 0x382A1C0E 0x69625446
                                    0x7B797770 0x80017D7C 0xBE323E22 0xFA3ABC3A 0xFA42FA42 0x784B3843
                                    0xF653B64B 0x3464345C 0x34843484 0x00000004


    0x29 0x01 0x00 0x2E 0x00F0 0x00B 0x0001000C 0xF1311E0C
                                    0x03E80081 0x09480438 0x09480438 0x09480438 0x01000657 0x00000657
                                    0x000000F7 0x00000657 0x00000001


    0x29 0x01 0x00 0x2E 0x0010 0x03 0x0001000C 0xF1311E24
                                    0x0000099E


    0x29 0x01 0x00 0x2E 0x0011 0x03 0xFFFFFFF4
                                    0xF1540018 0x0000099E


    0x29 0x01 0x00 0x2E 0x0020 0x03 0x0001000C 0xF1311E24
                                    0x000000F7


    0x29 0x01 0x00 0x2E 0x0021 0x03 0xFFFFFFF4
                                    0xF1540018 0x000000F7


    0x29 0x01 0x00 0x37 0x00F0 0x01C 0x0001000C 0xF1311EEC
                                    0x00480150 0x01E001E0 0x89000011 0x48098030 0x48003804 0x1C021C02
                                    0x2A040002 0xFD062000 0x0C000700 0x6A015B01 0xF0100018 0x00200C03
                                    0x330B0B06 0x382A1C0E 0x69625446 0x7B797770 0x02017E7D 0x40090001
                                    0xFC19BE09 0xF819FA19 0x781A381A 0xF62AB61A 0x742B342B 0xF463743B
                                    0x00000800 0x00000001


    0x29 0x01 0x00 0x2C 0x00F0 0x03 0xFFFFFFF4
                                    0xF17E0008 0x07800438


    0x29 0x01 0x00 0x2A 0x00F0 0x006 0x0001000C 0xF1311F54
                                    0x09480438 0x00000010 0x93070380 0x00000001


    0x29 0x01 0x00 0x23 0x00F0 0x01A 0x0001000C 0xF1311F64
                                    0x00000001 0x00000020 0x00000000 0x09480438 0x0710441E 0x00870010
                                    0x00400000 0x021C021C 0x021C021C 0xE4D00010 0x00800888 0x00000000
                                    0x09480438 0x09480438 0x00000010 0x00020000 0x00000000 0x09480438
                                    0x09480438 0x00000000 0x09470000 0x04370000 0xA0800008 0x00000004


    0x29 0x01 0x00 0x23 0x00F1 0x03 0xFFFFFFF4
                                    0xF1280000 0xA0800009


    0x29 0x01 0x00 0x21 0x00F1 0x006 0x0001000C 0xF1311EBC
                                    0x0F020200 0x00000006 0x00004960 0x000004F7


    0x29 0x01 0x00 0x21 0x00F0 0x00A 0x0001000C 0xF1311ECC
                                    0x00770000 0x04370000 0x09470000 0x00000780 0x01000000 0x0048021C
                                    0x0000021C 0x00000010


    0x29 0x01 0x00 0x03 0x0050 0x03 0xFFFFFFF4
                                    0xF1240014 0x00000000


    0x29 0x01 0x00 0x03 0x0051 0x03 0x0001000C 0xF1311E34
                                    0x00000001


    0x29 0x01 0x00 0x03 0x0052 0x03 0x0001000C 0xF1311E34
                                    0x00000000


    0x29 0x01 0x00 0x03 0x0023 0x03 0x0001000C 0xF131067C
                                    0x05000008


    0x29 0x01 0x00 0x03 0x0022 0x03 0x0001000C 0xF1310718
                                    0x00008200


    0x29 0x01 0x00 0x0E 0x00FC 0x03 0x0001000C 0xF1310A04
                                    0x0000006E


    0x29 0x01 0x00 0x0E 0x00FD 0x03 0x0001000C 0xF1310A00
                                    0x00000100


    0x29 0x01 0x00 0x0A 0x00FB 0x03 0x0001000C 0xF13107B0
                                    0x0820E000


    0x29 0x01 0x00 0x0A 0x00B0 0x03 0x0001000C 0xF1310808
                                    0x00A1B818


    0x29 0x01 0x00 0x0A 0x00B1 0x03 0x0001000C 0xF131080C
                                    0x00A1B816


    0x29 0x01 0x00 0x0A 0x00B2 0x03 0x0001000C 0xF1310810
                                    0x00A1B812


    0x29 0x01 0x00 0x0A 0x00B3 0x03 0x0001000C 0xF1310814
                                    0x00A1B81D


    0x29 0x01 0x00 0x0A 0x00B4 0x03 0x0001000C 0xF1310818
                                    0x00A1B812


    0x29 0x01 0x00 0x0A 0x00B5 0x03 0x0001000C 0xF131081C
                                    0x00A1B823


    0x29 0x01 0x00 0x0D 0x00FD 0x03 0x0001000C 0xF1310C48
                                    0x0F100100


    0x29 0x01 0x00 0x06 0x00FD 0x03 0xFFFFFFF4
                                    0xF10C0010 0x00000001


    0x29 0x01 0x00 0x0F 0x00FD 0x03 0x0001000C 0xF131193C
                                    0x00000FFF


    0x29 0x01 0x00 0x0F 0x00FC 0x03 0x0001000C 0xF1311934
                                    0x00000000


    0x29 0x01 0x00 0x00 0x00F0 0x03 0xFFFFFFF4
                                    0xF0000060 0x0F1BC146


    0x29 0x01 0x00 0x00 0x00F1 0x03 0xFFFFFFF4
                                    0xF00000C0 0x000001D5


    0x29 0x00 0x00 0x04 0x00FA 0x0D 0xFFFFFFF4
                                    0xF1220000 0xE0008007 0xF1220004 0x21000803 0xF1220008 0x4948010E
                                    0xF122000C 0x46000800 0xF1220010 0x0608183C 0xF1220014 0x00044100


    0x29 0x01 0x00 0x04 0x00FA 0x03 0xFFFFFFF4
                                    0xF1220028 0x00000000


    0x29 0x01 0x00 0x04 0x008A 0x03 0xFFFFFFF4
                                    0xF1220064 0x00000001


    0x29 0x00 0x00 0x03 0x00FA 0x19 0xFFFFFFF4
                                    0xF1240000 0xA0E82014 0xF1240004 0x00C8B794 0xF1240008 0x38020060
                                    0xF124000C 0x50000012 0xF1240010 0x09480438 0xF1240014 0x00000000
                                    0xF1240018 0x021C021C 0xF124001C 0x021C021C 0xF1240038 0x00000080
                                    0xF1240054 0x00000004 0xF1240078 0x0000001D 0xF124007C 0x0951094E


    0x29 0x01 0x00 0x03 0x00FA 0x07 0xFFFFFFF4
                                    0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000


    0x29 0x01 0x00 0x03 0x008A 0x03 0xFFFFFFF4
                                    0x00000000 0x00000000


    0x29 0x00 0x00 0x07 0x00FA 0x05 0xFFFFFFF4
                                    0xF1680000 0x00480150 0xF1680004 0x01E001E0


    0x29 0x01 0x00 0x07 0x00FA 0x2D 0xFFFFFFF4
                                    0xF168000C 0x89000011 0xF1680010 0x48098030 0xF1680014 0x48003804
                                    0xF1680018 0x1C021C02 0xF168001C 0xFF170002 0xF1680020 0xFD062000
                                    0xF1680024 0x0C000700 0xF1680028 0x6A015B01 0xF168002C 0xF0100018
                                    0xF1680030 0x00200C03 0xF1680034 0x330B0B06 0xF1680038 0x382A1C0E
                                    0xF168003C 0x69625446 0xF1680040 0x7B797770 0xF1680044 0x02017E7D
                                    0xF1680048 0x40090001 0xF168004C 0xFC19BE09 0xF1680050 0xF819FA19
                                    0xF1680054 0x781A381A 0xF1680058 0xF62AB61A 0xF168005C 0x742B342B
                                    0xF1680060 0xF463743B


    0x29 0x01 0x00 0x07 0x008A 0x03 0xFFFFFFF4
                                    0xF169FF00 0x00000001


    0x29 0x00 0x00 0x08 0x00FA 0x05 0xFFFFFFF4
                                    0xF1640000 0x00000003 0xF1640004 0x00000002


    0x29 0x00 0x00 0x08 0x00FA 0x2D 0xFFFFFFF4
                                    0xF1640008 0x00B40168 0xF164000C 0x0002021C 0xF1640010 0x00B4010E
                                    0xF1640014 0x000097E0 0xF1640018 0x00009900 0xF164001C 0x00004BF0
                                    0xF1640020 0xC0002000 0xF1640024 0x00B4021C 0xF1640030 0x00B40168
                                    0xF1640034 0x0002021C 0xF1640038 0x00B4010E 0xF164003C 0x000097E0
                                    0xF1640040 0x00009900 0xF1640044 0x00004BF0 0xF1640048 0x00002000
                                    0xF164004C 0x00B4021C 0xF1640054 0x00000000 0xF1640064 0x89000011
                                    0xF1640068 0x48098030 0xF164006C 0x48003804 0xF1640070 0x1C021C02
                                    0xF1640074 0x0E020002


    0x29 0x01 0x00 0x08 0x00FA 0x11 0xFFFFFFF4
                                    0xF1640078 0xFD062000 0xF164007C 0x0C000700 0xF1640080 0x6A015B01
                                    0xF1640084 0xF0100018 0xF1640088 0x00200C03 0xF164008C 0x330B0B06
                                    0xF1640090 0x382A1C0E 0xF1640094 0x69625446


    0x29 0x01 0x00 0x08 0x008A 0x03 0xFFFFFFF4
                                    0xF164009C 0x02017E7D


    0x29 0x01 0x00 0x0E 0x00FA 0x05 0xFFFFFFF4
                                    0xF1580014 0x0000001C 0xF1580290 0x00000002


    0x29 0x01 0x00 0x0C 0x00FA 0x07 0xFFFFFFF4
                                    0xF1A0005C 0x000000F0 0xF1A00070 0x00000008 0xF1A00090 0x00000001


    0x29 0x01 0x00 0x0A 0x00FA 0x05 0xFFFFFFF4
                                    0xF1560118 0xFFFFFFFF 0xF1560160 0x00000001


    0x29 0x01 0x00 0x0B 0x00FA 0x23 0xFFFFFFF4
                                    0xF1A20000 0x00026620 0xF1A20004 0x00000441 0xF1A20008 0x000A8F5C
                                    0xF1A2000C 0x000A8F5C 0xF1A20010 0x00006410 0xF1A20014 0x07080708
                                    0xF1A20018 0x00010003 0xF1A2001C 0x00010003 0xF1A20020 0x00000000
                                    0xF1A20024 0x0000001E 0xF1A20028 0x02400240 0xF1A2002C 0x000F0000
                                    0xF1A20030 0x000F0000 0xF1A20034 0x00000003 0xF1A20038 0x00000003
                                    0xF1A2003C 0x00006410 0xF1A20040 0x00000000


    0x29 0x01 0x00 0x0B 0x00AA 0x03 0xFFFFFFF4
                                    0xF1A20044 0x00000800
    >;

    };
};
# 29 "../arch/arm64/boot/dts/vendor/qcom/kona-sde-display.dtsi" 2


# 1 "../arch/arm64/boot/dts/vendor/qcom/dsi-panel-nt36672e-fhd-plus-60hz-video.dtsi" 1
&mdss_mdp {
 dsi_nt36672e_fhd_plus_60_video: qcom,mdss_dsi_nt36672e_fhd_plus_60_video {
  qcom,mdss-dsi-panel-name =
   "nt36672e 60 Hz fhd plus video mode panel without DSC";
  qcom,mdss-dsi-panel-type = "dsi_video_mode";
  qcom,dsi-ctrl-num = <0>;
  qcom,dsi-phy-num = <0>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-traffic-mode = "burst_mode";
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-reset-sequence = <1 10>, <0 10>, <1 10>;
  qcom,mdss-dsi-tx-eot-append;
  qcom,adjust-timer-wakeup-ms = <1>;
  qcom,mdss-dsi-panel-hdr-enabled;
  qcom,mdss-dsi-panel-hdr-color-primaries = <39000 16000 33750
       39800 13250 34450 7500 3000>;
  qcom,mdss-dsi-panel-peak-brightness = <6450000>;
  qcom,mdss-dsi-panel-blackness-level = <4961>;

  qcom,mdss-dsi-display-timings {
   timing@0 {
    qcom,mdss-dsi-panel-width = <1080>;
    qcom,mdss-dsi-panel-height = <2408>;
    qcom,mdss-dsi-h-front-porch = <76>;
    qcom,mdss-dsi-h-back-porch = <56>;
    qcom,mdss-dsi-h-pulse-width = <12>;
    qcom,mdss-dsi-h-sync-skew = <0>;
    qcom,mdss-dsi-v-back-porch = <10>;
    qcom,mdss-dsi-v-front-porch = <46>;
    qcom,mdss-dsi-v-pulse-width = <10>;
    qcom,mdss-dsi-panel-framerate = <60>;
    qcom,mdss-dsi-on-command = [
     39 01 00 00 00 00 02 FF 10
     39 01 00 00 00 00 02 FB 01
     39 01 00 00 00 00 02 B0 00
     39 01 00 00 00 00 02 C0 00
     39 01 00 00 00 00 11 C1 89 28 00 08 00 AA 02 0E 00 2B 00 07 0D B7 0C B7
     39 01 00 00 00 00 03 C2 1B A0
     39 01 00 00 00 00 02 FF 20
     39 01 00 00 00 00 02 FB 01
     39 01 00 00 00 00 02 01 66
     39 01 00 00 00 00 02 06 40
     39 01 00 00 00 00 02 07 38
     39 01 00 00 00 00 02 2F 83
     39 01 00 00 00 00 02 69 91
     39 01 00 00 00 00 02 95 D1
     39 01 00 00 00 00 02 96 D1
     39 01 00 00 00 00 02 F2 64
     39 01 00 00 00 00 02 F3 54
     39 01 00 00 00 00 02 F4 64
     39 01 00 00 00 00 02 F5 54
     39 01 00 00 00 00 02 F6 64
     39 01 00 00 00 00 02 F7 54
     39 01 00 00 00 00 02 F8 64
     39 01 00 00 00 00 02 F9 54
     39 01 00 00 00 00 02 FF 24
     39 01 00 00 00 00 02 FB 01
     39 01 00 00 00 00 02 01 0F
     39 01 00 00 00 00 02 03 0C
     39 01 00 00 00 00 02 05 1D
     39 01 00 00 00 00 02 08 2F
     39 01 00 00 00 00 02 09 2E
     39 01 00 00 00 00 02 0A 2D
     39 01 00 00 00 00 02 0B 2C
     39 01 00 00 00 00 02 11 17
     39 01 00 00 00 00 02 12 13
     39 01 00 00 00 00 02 13 15
     39 01 00 00 00 00 02 15 14
     39 01 00 00 00 00 02 16 16
     39 01 00 00 00 00 02 17 18
     39 01 00 00 00 00 02 1B 01
     39 01 00 00 00 00 02 1D 1D
     39 01 00 00 00 00 02 20 2F
     39 01 00 00 00 00 02 21 2E
     39 01 00 00 00 00 02 22 2D
     39 01 00 00 00 00 02 23 2C
     39 01 00 00 00 00 02 29 17
     39 01 00 00 00 00 02 2A 13
     39 01 00 00 00 00 02 2B 15
     39 01 00 00 00 00 02 2F 14
     39 01 00 00 00 00 02 30 16
     39 01 00 00 00 00 02 31 18
     39 01 00 00 00 00 02 32 04
     39 01 00 00 00 00 02 34 10
     39 01 00 00 00 00 02 35 1F
     39 01 00 00 00 00 02 36 1F
     39 01 00 00 00 00 02 4D 14
     39 01 00 00 00 00 02 4E 36
     39 01 00 00 00 00 02 4F 36
     39 01 00 00 00 00 02 53 36
     39 01 00 00 00 00 02 71 30
     39 01 00 00 00 00 02 79 11
     39 01 00 00 00 00 02 7A 82
     39 01 00 00 00 00 02 7B 8F
     39 01 00 00 00 00 02 7D 04
     39 01 00 00 00 00 02 80 04
     39 01 00 00 00 00 02 81 04
     39 01 00 00 00 00 02 82 13
     39 01 00 00 00 00 02 84 31
     39 01 00 00 00 00 02 85 00
     39 01 00 00 00 00 02 86 00
     39 01 00 00 00 00 02 87 00
     39 01 00 00 00 00 02 90 13
     39 01 00 00 00 00 02 92 31
     39 01 00 00 00 00 02 93 00
     39 01 00 00 00 00 02 94 00
     39 01 00 00 00 00 02 95 00
     39 01 00 00 00 00 02 9C F4
     39 01 00 00 00 00 02 9D 01
     39 01 00 00 00 00 02 A0 0F
     39 01 00 00 00 00 02 A2 0F
     39 01 00 00 00 00 02 A3 02
     39 01 00 00 00 00 02 A4 04
     39 01 00 00 00 00 02 A5 04
     39 01 00 00 00 00 02 C6 C0
     39 01 00 00 00 00 02 C9 00
     39 01 00 00 00 00 02 D9 80
     39 01 00 00 00 00 02 E9 02
     39 01 00 00 00 00 02 FF 25
     39 01 00 00 00 00 02 FB 01
     39 01 00 00 00 00 02 18 22
     39 01 00 00 00 00 02 19 E4
     39 01 00 00 00 00 02 21 40
     39 01 00 00 00 00 02 66 D8
     39 01 00 00 00 00 02 68 50
     39 01 00 00 00 00 02 69 10
     39 01 00 00 00 00 02 6B 00
     39 01 00 00 00 00 02 6D 0D
     39 01 00 00 00 00 02 6E 48
     39 01 00 00 00 00 02 72 41
     39 01 00 00 00 00 02 73 4A
     39 01 00 00 00 00 02 74 D0
     39 01 00 00 00 00 02 77 62
     39 01 00 00 00 00 02 79 7E
     39 01 00 00 00 00 02 7D 03
     39 01 00 00 00 00 02 7E 15
     39 01 00 00 00 00 02 7F 00
     39 01 00 00 00 00 02 84 4D
     39 01 00 00 00 00 02 CF 80
     39 01 00 00 00 00 02 D6 80
     39 01 00 00 00 00 02 D7 80
     39 01 00 00 00 00 02 EF 20
     39 01 00 00 00 00 02 F0 84
     39 01 00 00 00 00 02 FF 26
     39 01 00 00 00 00 02 FB 01
     39 01 00 00 00 00 02 81 0F
     39 01 00 00 00 00 02 83 01
     39 01 00 00 00 00 02 84 03
     39 01 00 00 00 00 02 85 01
     39 01 00 00 00 00 02 86 03
     39 01 00 00 00 00 02 87 01
     39 01 00 00 00 00 02 88 05
     39 01 00 00 00 00 02 8A 1A
     39 01 00 00 00 00 02 8B 11
     39 01 00 00 00 00 02 8C 24
     39 01 00 00 00 00 02 8E 42
     39 01 00 00 00 00 02 8F 11
     39 01 00 00 00 00 02 90 11
     39 01 00 00 00 00 02 91 11
     39 01 00 00 00 00 02 9A 80
     39 01 00 00 00 00 02 9B 04
     39 01 00 00 00 00 02 9C 00
     39 01 00 00 00 00 02 9D 00
     39 01 00 00 00 00 02 9E 00
     39 01 00 00 00 00 02 FF 27
     39 01 00 00 00 00 02 FB 01
     39 01 00 00 00 00 02 01 68
     39 01 00 00 00 00 02 20 81
     39 01 00 00 00 00 02 21 6A
     39 01 00 00 00 00 02 25 81
     39 01 00 00 00 00 02 26 94
     39 01 00 00 00 00 02 6E 00
     39 01 00 00 00 00 02 6F 00
     39 01 00 00 00 00 02 70 00
     39 01 00 00 00 00 02 71 00
     39 01 00 00 00 00 02 72 00
     39 01 00 00 00 00 02 75 00
     39 01 00 00 00 00 02 76 00
     39 01 00 00 00 00 02 77 00
     39 01 00 00 00 00 02 7D 09
     39 01 00 00 00 00 02 7E 67
     39 01 00 00 00 00 02 80 23
     39 01 00 00 00 00 02 82 09
     39 01 00 00 00 00 02 83 67
     39 01 00 00 00 00 02 88 01
     39 01 00 00 00 00 02 89 10
     39 01 00 00 00 00 02 A5 10
     39 01 00 00 00 00 02 A6 23
     39 01 00 00 00 00 02 A7 01
     39 01 00 00 00 00 02 B6 40
     39 01 00 00 00 00 02 E5 02
     39 01 00 00 00 00 02 E6 D3
     39 01 00 00 00 00 02 EB 03
     39 01 00 00 00 00 02 EC 28
     39 01 00 00 00 00 02 FF 2A
     39 01 00 00 00 00 02 FB 01
     39 01 00 00 00 00 02 00 91
     39 01 00 00 00 00 02 03 20
     39 01 00 00 00 00 02 07 50
     39 01 00 00 00 00 02 0A 70
     39 01 00 00 00 00 02 0C 04
     39 01 00 00 00 00 02 0D 40
     39 01 00 00 00 00 02 0F 01
     39 01 00 00 00 00 02 11 E0
     39 01 00 00 00 00 02 15 0F
     39 01 00 00 00 00 02 16 A4
     39 01 00 00 00 00 02 19 0F
     39 01 00 00 00 00 02 1A 78
     39 01 00 00 00 00 02 1B 23
     39 01 00 00 00 00 02 1D 36
     39 01 00 00 00 00 02 1E 3E
     39 01 00 00 00 00 02 1F 3E
     39 01 00 00 00 00 02 20 3E
     39 01 00 00 00 00 02 28 FD
     39 01 00 00 00 00 02 29 12
     39 01 00 00 00 00 02 2A E1
     39 01 00 00 00 00 02 2D 0A
     39 01 00 00 00 00 02 30 49
     39 01 00 00 00 00 02 33 96
     39 01 00 00 00 00 02 34 FF
     39 01 00 00 00 00 02 35 40
     39 01 00 00 00 00 02 36 DE
     39 01 00 00 00 00 02 37 F9
     39 01 00 00 00 00 02 38 45
     39 01 00 00 00 00 02 39 D9
     39 01 00 00 00 00 02 3A 49
     39 01 00 00 00 00 02 4A F0
     39 01 00 00 00 00 02 7A 09
     39 01 00 00 00 00 02 7B 40
     39 01 00 00 00 00 02 7F F0
     39 01 00 00 00 00 02 83 0F
     39 01 00 00 00 00 02 84 A4
     39 01 00 00 00 00 02 87 0F
     39 01 00 00 00 00 02 88 78
     39 01 00 00 00 00 02 89 23
     39 01 00 00 00 00 02 8B 36
     39 01 00 00 00 00 02 8C 7D
     39 01 00 00 00 00 02 8D 7D
     39 01 00 00 00 00 02 8E 7D
     39 01 00 00 00 00 02 FF 20
     39 01 00 00 00 00 02 FB 01
     39 01 00 00 00 00 11 B0 00 00 00 17 00 49 00 6A 00 89 00 9F 00 B6 00 C8
     39 01 00 00 00 00 11 B1 00 D9 01 10 01 3A 01 7A 01 A9 01 F2 02 2D 02 2E
     39 01 00 00 00 00 11 B2 02 64 02 A3 02 CA 03 00 03 1E 03 4A 03 59 03 6A
     39 01 00 00 00 00 0F B3 03 7D 03 93 03 AB 03 C8 03 EC 03 FE 00 00
     39 01 00 00 00 00 11 B4 00 00 00 1B 00 51 00 71 00 90 00 A7 00 BF 00 D1
     39 01 00 00 00 00 11 B5 00 E2 01 1A 01 43 01 83 01 B2 01 FA 02 34 02 36
     39 01 00 00 00 00 11 B6 02 6B 02 A8 02 D0 03 03 03 21 03 4D 03 5B 03 6B
     39 01 00 00 00 00 0F B7 03 7E 03 94 03 AC 03 C8 03 EC 03 FE 00 00
     39 01 00 00 00 00 11 B8 00 00 00 1B 00 51 00 72 00 92 00 A8 00 BF 00 D1
     39 01 00 00 00 00 11 B9 00 E2 01 18 01 42 01 81 01 AF 01 F5 02 2F 02 31
     39 01 00 00 00 00 11 BA 02 68 02 A6 02 CD 03 01 03 1F 03 4A 03 59 03 6A
     39 01 00 00 00 00 0F BB 03 7D 03 93 03 AB 03 C8 03 EC 03 FE 00 00
     39 01 00 00 00 00 02 FF 21
     39 01 00 00 00 00 02 FB 01
     39 01 00 00 00 00 11 B0 00 00 00 17 00 49 00 6A 00 89 00 9F 00 B6 00 C8
     39 01 00 00 00 00 11 B1 00 D9 01 10 01 3A 01 7A 01 A9 01 F2 02 2D 02 2E
     39 01 00 00 00 00 11 B2 02 64 02 A3 02 CA 03 00 03 1E 03 4A 03 59 03 6A
     39 01 00 00 00 00 0F B3 03 7D 03 93 03 AB 03 C8 03 EC 03 FE 00 00
     39 01 00 00 00 00 11 B4 00 00 00 1B 00 51 00 71 00 90 00 A7 00 BF 00 D1
     39 01 00 00 00 00 11 B5 00 E2 01 1A 01 43 01 83 01 B2 01 FA 02 34 02 36
     39 01 00 00 00 00 11 B6 02 6B 02 A8 02 D0 03 03 03 21 03 4D 03 5B 03 6B
     39 01 00 00 00 00 0F B7 03 7E 03 94 03 AC 03 C8 03 EC 03 FE 00 00
     39 01 00 00 00 00 11 B8 00 00 00 1B 00 51 00 72 00 92 00 A8 00 BF 00 D1
     39 01 00 00 00 00 11 B9 00 E2 01 18 01 42 01 81 01 AF 01 F5 02 2F 02 31
     39 01 00 00 00 00 11 BA 02 68 02 A6 02 CD 03 01 03 1F 03 4A 03 59 03 6A
     39 01 00 00 00 00 0F BB 03 7D 03 93 03 AB 03 C8 03 EC 03 FE 00 00
     39 01 00 00 00 00 02 FF 2C
     39 01 00 00 00 00 02 FB 01
     39 01 00 00 00 00 02 61 1F
     39 01 00 00 00 00 02 62 1F
     39 01 00 00 00 00 02 7E 03
     39 01 00 00 00 00 02 6A 14
     39 01 00 00 00 00 02 6B 36
     39 01 00 00 00 00 02 6C 36
     39 01 00 00 00 00 02 6D 36
     39 01 00 00 00 00 02 53 04
     39 01 00 00 00 00 02 54 04
     39 01 00 00 00 00 02 55 04
     39 01 00 00 00 00 02 56 0F
     39 01 00 00 00 00 02 58 0F
     39 01 00 00 00 00 02 59 0F
     39 01 00 00 00 00 02 FF F0
     39 01 00 00 00 00 02 FB 01
     39 01 00 00 00 00 02 5A 00
     15 01 00 00 00 00 02 FF 10
     15 01 00 00 00 00 02 FB 01
     15 01 00 00 00 00 02 51 FF
     15 01 00 00 00 00 02 53 24
     15 01 00 00 00 00 02 55 01
     05 01 00 00 78 00 01 11
     05 01 00 00 64 00 01 29
    ];
    qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
    qcom,mdss-dsi-off-command = [
     05 01 00 00 10 00 01 28
     05 01 00 00 32 00 01 10
    ];
   };
  };
 };
};
# 32 "../arch/arm64/boot/dts/vendor/qcom/kona-sde-display.dtsi" 2


&tlmm {
 display_panel_avdd_default: display_panel_avdd_default {
  mux {
   pins = "gpio61";
   function = "gpio";
  };

  config {
   pins = "gpio61";
   drive-strength = <8>;
   bias-disable = <0>;
   output-high;
  };
 };
};

&soc {
 ext_disp: qcom,msm-ext-disp {
  compatible = "qcom,msm-ext-disp";

  ext_disp_audio_codec: qcom,msm-ext-disp-audio-codec-rx {
   compatible = "qcom,msm-ext-disp-audio-codec-rx";
  };
 };


 dsi_iris_pwr_supply: dsi_iris_pwr_supply {
  #address-cells = <1>;
  #size-cells = <0>;

  qcom,panel-supply-entry@0 {
   reg = <0>;
   qcom,supply-name = "px_v18r";
   qcom,supply-min-voltage = <1800000>;
   qcom,supply-max-voltage = <1800000>;
   qcom,supply-enable-load = <62000>;
   qcom,supply-disable-load = <80>;
   qcom,supply-post-on-sleep = <0>;
  };
 };




 dsi_panel_pwr_supply: dsi_panel_pwr_supply {
  #address-cells = <1>;
  #size-cells = <0>;

  qcom,panel-supply-entry@0 {
   reg = <0>;
   qcom,supply-name = "vddio";
   qcom,supply-min-voltage = <1800000>;
   qcom,supply-max-voltage = <1800000>;
   qcom,supply-enable-load = <62000>;
   qcom,supply-disable-load = <80>;
   qcom,supply-post-on-sleep = <0>;
  };

  qcom,panel-supply-entry@1 {
   reg = <1>;
   qcom,supply-name = "vout";
   qcom,supply-min-voltage = <1280000>;
   qcom,supply-max-voltage = <1280000>;
   qcom,supply-enable-load = <62000>;
   qcom,supply-disable-load = <80>;
   qcom,supply-post-on-sleep = <0>;
  };

  qcom,panel-supply-entry@2 {
   reg = <2>;
   qcom,supply-name = "vdd";
   qcom,supply-min-voltage = <3000000>;
   qcom,supply-max-voltage = <3000000>;
   qcom,supply-enable-load = <857000>;
   qcom,supply-disable-load = <0>;
   qcom,supply-post-on-sleep = <0>;
  };
 };

 dsi_panel_pwr_supply_lab_ibb: dsi_panel_pwr_supply_lab_ibb {
  #address-cells = <1>;
  #size-cells = <0>;

  qcom,panel-supply-entry@0 {
   reg = <0>;
   qcom,supply-name = "vddio";
   qcom,supply-min-voltage = <1800000>;
   qcom,supply-max-voltage = <1800000>;
   qcom,supply-enable-load = <62000>;
   qcom,supply-disable-load = <80>;
   qcom,supply-post-on-sleep = <20>;
  };

  qcom,panel-supply-entry@1 {
   reg = <1>;
   qcom,supply-name = "lab";
   qcom,supply-min-voltage = <5600000>;
   qcom,supply-max-voltage = <6000000>;
   qcom,supply-enable-load = <100000>;
   qcom,supply-disable-load = <100>;
  };

  qcom,panel-supply-entry@2 {
   reg = <2>;
   qcom,supply-name = "ibb";
   qcom,supply-min-voltage = <5600000>;
   qcom,supply-max-voltage = <6000000>;
   qcom,supply-enable-load = <100000>;
   qcom,supply-disable-load = <100>;
   qcom,supply-post-on-sleep = <20>;
  };
 };

 dsi_panel_pwr_supply_avdd: dsi_panel_pwr_supply_avdd {
  #address-cells = <1>;
  #size-cells = <0>;

  qcom,panel-supply-entry@0 {
   reg = <0>;
   qcom,supply-name = "vddio";
   qcom,supply-min-voltage = <1800000>;
   qcom,supply-max-voltage = <1800000>;
   qcom,supply-enable-load = <62000>;
   qcom,supply-disable-load = <80>;
   qcom,supply-post-on-sleep = <20>;
  };

  qcom,panel-supply-entry@1 {
   reg = <1>;
   qcom,supply-name = "avdd";
   qcom,supply-min-voltage = <4600000>;
   qcom,supply-max-voltage = <6000000>;
   qcom,supply-enable-load = <100000>;
   qcom,supply-disable-load = <100>;
  };
 };

 display_panel_avdd: display_gpio_regulator@1 {
  compatible = "regulator-fixed";
  regulator-name = "display_panel_avdd";
  regulator-min-microvolt = <5500000>;
  regulator-max-microvolt = <5500000>;
  regulator-enable-ramp-delay = <233>;



  enable-active-high;
  regulator-boot-on;




 };

 sde_dsi: qcom,dsi-display-primary {
  compatible = "qcom,dsi-display";
  label = "primary";

  qcom,dsi-ctrl = <&mdss_dsi0 &mdss_dsi1>;
  qcom,dsi-phy = <&mdss_dsi_phy0 &mdss_dsi_phy1>;

  clocks = <&mdss_dsi0_pll 6>,
    <&mdss_dsi0_pll 9>,
    <&mdss_dsi0_pll 3>,
    <&mdss_dsi0_pll 8>,
    <&mdss_dsi0_pll 18>,
    <&mdss_dsi0_pll 21>,
    <&mdss_dsi0_pll 13>,
    <&mdss_dsi0_pll 17>,
    <&mdss_dsi0_pll 22>,
    <&mdss_dsi0_pll 25>,
    <&mdss_dsi1_pll 32>,
    <&mdss_dsi1_pll 35>,
    <&mdss_dsi1_pll 29>,
    <&mdss_dsi1_pll 34>,
    <&mdss_dsi1_pll 44>,
    <&mdss_dsi1_pll 47>,
    <&mdss_dsi1_pll 39>,
    <&mdss_dsi1_pll 43>,
    <&mdss_dsi1_pll 48>,
    <&mdss_dsi1_pll 51>,
    <&clock_rpmh 4>;





  clock-names = "mux_byte_clk0", "mux_pixel_clk0",
    "src_byte_clk0", "src_pixel_clk0",
    "cphy_byte_clk0", "cphy_pixel_clk0",
    "shadow_byte_clk0", "shadow_pixel_clk0",
    "shadow_cphybyte_clk0", "shadow_cphypixel_clk0",
    "mux_byte_clk1", "mux_pixel_clk1",
    "src_byte_clk1", "src_pixel_clk1",
    "cphy_byte_clk1", "cphy_pixel_clk1",
    "shadow_byte_clk1", "shadow_pixel_clk1",
    "shadow_cphybyte_clk1", "shadow_cphypixel_clk1",
    "pw_bb_clk2";




  pinctrl-names = "panel_active", "panel_suspend";

  pinctrl-0 = <&sde_dsi_active &panel_vout_active &sde_te_active &iris_reset_active &iris_wakeup_active &iris_ready_status_active>;
  pinctrl-1 = <&sde_dsi_suspend &panel_vout_suspend &sde_te_suspend &iris_wakeup_suspend &iris_reset_suspend &iris_ready_status_suspend>;


  qcom,platform-te-gpio = <&tlmm 66 0>;
  qcom,panel-te-source = <0>;


  px_v18r-supply = <&pm8150_l7>;
  vddio-supply = <&pm8150_l14>;
  vdd-supply = <&pm8150a_l11>;
  vout-supply = <&L2C>;

  avdd-supply = <&display_panel_avdd>;

  qcom,mdp = <&mdss_mdp>;

  qcom,dsi-default-panel = <&dsi_oppo19065_samsung_1440_3168_dsc_cmd>;
  pxlw,iris-lightup-config = <&mdss_iris_cfg_oppo19065_samsung_1440_3168_dsc_cmd>;

 };

 sde_dsi1: qcom,dsi-display-secondary {
  compatible = "qcom,dsi-display";
  label = "secondary";

  qcom,dsi-ctrl = <&mdss_dsi0 &mdss_dsi1>;
  qcom,dsi-phy = <&mdss_dsi_phy0 &mdss_dsi_phy1>;

  clocks = <&mdss_dsi0_pll 6>,
    <&mdss_dsi0_pll 9>,
    <&mdss_dsi0_pll 18>,
    <&mdss_dsi0_pll 21>,
    <&mdss_dsi1_pll 32>,
    <&mdss_dsi1_pll 35>,
    <&mdss_dsi1_pll 44>,
    <&mdss_dsi1_pll 47>;
  clock-names = "mux_byte_clk0", "mux_pixel_clk0",
         "cphy_byte_clk0", "cphy_pixel_clk0",
         "mux_byte_clk1", "mux_pixel_clk1",
         "cphy_byte_clk1", "cphy_pixel_clk1";

  pinctrl-names = "panel_active", "panel_suspend";
  pinctrl-0 = <&sde_dsi1_active &sde_te1_active>;
  pinctrl-1 = <&sde_dsi1_suspend &sde_te1_suspend>;

  qcom,platform-te-gpio = <&tlmm 67 0>;
  qcom,panel-te-source = <1>;


  px_v18r-supply = <&pm8150_l7>;
  vddio-supply = <&pm8150_l14>;
  vdd-supply = <&pm8150a_l11>;
  vout-supply = <&L2C>;

  avdd-supply = <&display_panel_avdd>;
  qcom,dsi-default-panel = <&dsi_oppo19065_samsung_1440_3168_dsc_cmd>;

  qcom,mdp = <&mdss_mdp>;
 };

 sde_wb: qcom,wb-display@0 {
  compatible = "qcom,wb-display";
  cell-index = <0>;
  label = "wb_display";
 };

 msm_notifier: qcom,msm_notifier@0 {
  compatible = "qcom,msm-notifier";
  panel = <&dsi_oppo19065_samsung_1440_3168_dsc_cmd>;
 };

};

&sde_dp {
 qcom,dp-usbpd-detection = <&pm8150b_pdphy>;
 qcom,ext-disp = <&ext_disp>;
 qcom,dp-aux-switch = <&fsa4480>;

 qcom,usbplug-cc-gpio = <&tlmm 65 0>;

 pinctrl-names = "mdss_dp_active", "mdss_dp_sleep";
 pinctrl-0 = <&sde_dp_usbplug_cc_active>;
 pinctrl-1 = <&sde_dp_usbplug_cc_suspend>;
};

&mdss_mdp {
 connectors = <&sde_dp &sde_wb &sde_dsi &sde_dsi1 &sde_rscc>;
};


&dsi_ext_bridge_1080p {
 qcom,dsi-select-clocks = "mux_byte_clk0", "mux_pixel_clk0";
 qcom,mdss-dsi-display-timings {
  timing@0 {
   qcom,mdss-dsi-panel-phy-timings = [00 1e 08 07 24 22 08
    08 05 02 04 00 19 17];
   qcom,display-topology = <1 0 1>;
   qcom,default-topology-index = <0>;
  };
 };
};

&dsi_ext_bridge_4k_vid {
 qcom,dsi-select-clocks = "mux_byte_clk0", "mux_pixel_clk0";
 qcom,mdss-dsi-display-timings {
  timing@0 {
   qcom,mdss-dsi-panel-phy-timings = [00 3a 0f 0f 2e 2b 0f
    10 0b 02 04 00 2e 1e];
   qcom,display-topology = <2 0 2>;
   qcom,default-topology-index = <0>;
  };
 };
};

&dsi_dual_xrsmrtvwr_jdi_video {
 qcom,mdss-dsi-min-refresh-rate = <53>;
 qcom,mdss-dsi-max-refresh-rate = <80>;
 qcom,mdss-dsi-panel-status-command = [06 01 00 01 00 00 01 0a];
 qcom,mdss-dsi-panel-status-command-state = "dsi_hs_mode";
 qcom,mdss-dsi-panel-status-value = <0x9c>;
 qcom,mdss-dsi-panel-on-check-value = <0x9c>;
 qcom,mdss-dsi-panel-status-read-length = <1>;
 qcom,dsi-select-clocks = "mux_byte_clk0", "mux_pixel_clk0";
 qcom,mdss-dsi-display-timings {
  timing@0 {
   qcom,mdss-dsi-panel-phy-timings = [00 17 05 05 20 1F
    06 06 03 02 04 00 13 15];
   qcom,display-topology = <2 0 2>,
      <1 0 2>;
   qcom,default-topology-index = <0>;
  };
 };
};

&dsi_sw43404_amoled_cmd {
 qcom,ulps-enabled;
 qcom,esd-check-enabled;
 qcom,mdss-dsi-panel-status-check-mode = "reg_read";
 qcom,mdss-dsi-panel-status-command = [06 01 00 01 00 00 01 0a];
 qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
 qcom,mdss-dsi-panel-status-value = <0x9c>;
 qcom,mdss-dsi-panel-status-read-length = <1>;

 qcom,dsi-dyn-clk-enable;
 qcom,dsi-dyn-clk-list = <552424501 549895420 547366339>;

 qcom,dsi-select-clocks = "mux_byte_clk0", "mux_pixel_clk0",
    "src_byte_clk0", "src_pixel_clk0",
    "shadow_byte_clk0", "shadow_pixel_clk0";

 qcom,mdss-dsi-display-timings {
  timing@0 {
   qcom,mdss-dsi-panel-phy-timings = [00 14 05 05 1f 1e 05
    05 03 02 04 00 12 15];
   qcom,display-topology = <2 2 1>;
   qcom,default-topology-index = <0>;
   qcom,partial-update-enabled = "single_roi";
   qcom,panel-roi-alignment = <720 180 180 180 1440 180>;
  };

  timing@1 {
   qcom,mdss-dsi-panel-phy-timings = [00 13 04 04 1f 1e 05
    05 03 02 04 00 12 14];
   qcom,display-topology = <2 2 1>;
   qcom,default-topology-index = <0>;
   qcom,partial-update-enabled = "single_roi";
   qcom,panel-roi-alignment = <720 180 180 180 1440 180>;
  };

  timing@2 {
   qcom,mdss-dsi-panel-phy-timings = [00 11 03 04 1e 1e 04
    04 02 02 04 00 10 14];
   qcom,display-topology = <2 2 1>;
   qcom,default-topology-index = <0>;
   qcom,partial-update-enabled = "single_roi";
   qcom,panel-roi-alignment = <720 180 180 180 1440 180>;
  };
 };
};

&dsi_sw43404_amoled_video {
 qcom,esd-check-enabled;
 qcom,mdss-dsi-panel-status-check-mode = "reg_read";
 qcom,mdss-dsi-panel-status-command = [06 01 00 01 00 00 01 0a];
 qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
 qcom,mdss-dsi-panel-status-value = <0x9c>;
 qcom,mdss-dsi-panel-status-read-length = <1>;
 qcom,dsi-supported-dfps-list = <60 57 55>;
 qcom,mdss-dsi-pan-enable-dynamic-fps;
 qcom,mdss-dsi-pan-fps-update = "dfps_immediate_porch_mode_hfp";
 qcom,mdss-dsi-min-refresh-rate = <55>;
 qcom,mdss-dsi-max-refresh-rate = <60>;

 qcom,dsi-dyn-clk-enable;
 qcom,dsi-dyn-clk-list =
  <534712320 532484352 530256384>;

 qcom,dsi-select-clocks = "mux_byte_clk0", "mux_pixel_clk0",
    "src_byte_clk0", "src_pixel_clk0",
    "shadow_byte_clk0", "shadow_pixel_clk0";

 qcom,mdss-dsi-display-timings {
  timing@0 {
   qcom,mdss-dsi-panel-phy-timings = [00 14 05 05 1f 1e 05
    05 03 02 04 00 12 15];
   qcom,display-topology = <2 2 1>;
   qcom,default-topology-index = <0>;
  };
 };
};

&dsi_sw43404_amoled_fhd_plus_cmd {
 qcom,ulps-enabled;
 qcom,esd-check-enabled;
 qcom,mdss-dsi-panel-status-check-mode = "reg_read";
 qcom,mdss-dsi-panel-status-command = [06 01 00 01 00 00 01 0a];
 qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
 qcom,mdss-dsi-panel-status-value = <0x9c>;
 qcom,mdss-dsi-panel-status-read-length = <1>;
 qcom,dsi-select-clocks = "mux_byte_clk0", "mux_pixel_clk0";
 qcom,mdss-dsi-display-timings {
  timing@0 {
   qcom,mdss-dsi-panel-phy-timings = [00 12 04 04 1e 1e 04
    05 02 03 04 00 11 14];
   qcom,display-topology = <2 2 1>;
   qcom,default-topology-index = <0>;
   qcom,partial-update-enabled = "single_roi";
   qcom,panel-roi-alignment = <540 270 270 270 1080 270>;
   qcom,mdss-dsi-panel-clockrate = <400000000>;
  };
 };
};

&dsi_sharp_4k_dsc_cmd {
 qcom,ulps-enabled;
 qcom,dsi-select-clocks = "mux_byte_clk0", "mux_pixel_clk0";
 qcom,mdss-dsi-display-timings {
  timing@0 {
   qcom,mdss-dsi-panel-phy-timings = [00 1e 08 07 24 22 08
    08 05 02 04 00 19 18];
   qcom,display-topology = <2 2 2>;
   qcom,default-topology-index = <0>;
  };
 };
};

&dsi_sharp_4k_dsc_video {
 qcom,dsi-select-clocks = "mux_byte_clk0", "mux_pixel_clk0";
 qcom,mdss-dsi-display-timings {
  timing@0 {
   qcom,mdss-dsi-panel-phy-timings = [00 1e 08 07 24 22 08
    08 05 02 04 00 19 18];
   qcom,display-topology = <2 2 2>;
   qcom,default-topology-index = <0>;
  };
 };
};

&dsi_sharp_qsync_wqhd_cmd {
 qcom,dsi-select-clocks = "mux_byte_clk0", "mux_pixel_clk0";
 qcom,mdss-dsi-display-timings {
  timing@0 {
   qcom,mdss-dsi-panel-phy-timings = [00 0b 03 02 1d 1c 03
    03 01 02 04 00 0c 12];
   qcom,display-topology = <2 2 2>;
   qcom,default-topology-index = <0>;
   qcom,partial-update-enabled = "single_roi";
   qcom,panel-roi-alignment = <720 8 8 8 1440 8>;
  };

  timing@1 {
   qcom,mdss-dsi-panel-phy-timings = [00 16 06 05 20 1f 06
    06 03 02 04 00 13 15];
   qcom,display-topology = <2 2 2>;
   qcom,default-topology-index = <0>;
  };

  timing@2 {
   qcom,mdss-dsi-panel-phy-timings = [00 0a 01 02 1b 1c 02
    02 00 02 04 00 0a 12];
   qcom,display-topology = <2 2 2>;
   qcom,default-topology-index = <0>;
   qcom,partial-update-enabled = "single_roi";
   qcom,panel-roi-alignment = <540 8 8 8 1080 8>;
  };

  timing@3 {
   qcom,mdss-dsi-panel-phy-timings = [00 10 03 03 1e 1e 04
    04 02 02 04 00 0f 13];
   qcom,display-topology = <2 2 2>;
   qcom,default-topology-index = <0>;
   qcom,partial-update-enabled = "single_roi";
   qcom,panel-roi-alignment = <720 8 8 8 1440 8>;
  };

  timing@4 {
   qcom,mdss-dsi-panel-phy-timings = [00 13 05 04 1f 1e 05
     05 03 02 04 00 12 14];
   qcom,display-topology = <2 2 2>;
   qcom,default-topology-index = <0>;
   qcom,partial-update-enabled = "single_roi";
   qcom,panel-roi-alignment = <720 8 8 8 1440 8>;
  };

  timing@5 {
   qcom,mdss-dsi-panel-phy-timings = [00 16 06 05 20 1f 06
    06 03 02 04 00 13 15];
   qcom,display-topology = <2 2 2>;
   qcom,default-topology-index = <0>;
  };

  timing@6 {
   qcom,mdss-dsi-panel-phy-timings = [00 0e 03 03 1e 1d 04
    04 02 02 04 00 0e 13];
   qcom,display-topology = <2 2 2>;
   qcom,default-topology-index = <0>;
   qcom,partial-update-enabled = "single_roi";
   qcom,panel-roi-alignment = <540 8 8 8 1080 8>;
  };

  timing@7 {
   qcom,mdss-dsi-panel-phy-timings = [00 0b 02 02 1c 1c 03
    02 01 02 04 00 0c 12];
   qcom,display-topology = <2 2 2>;
   qcom,default-topology-index = <0>;
   qcom,partial-update-enabled = "single_roi";
   qcom,panel-roi-alignment = <540 8 8 8 1080 8>;
  };
 };
};

&dsi_sharp_qsync_wqhd_video {
 qcom,dsi-select-clocks = "mux_byte_clk0", "mux_pixel_clk0";
 qcom,mdss-dsi-display-timings {
  timing@0 {
   qcom,mdss-dsi-panel-phy-timings = [00 16 06 05 20 1f 06
    06 03 02 04 00 13 15];
   qcom,display-topology = <2 2 2>;
   qcom,default-topology-index = <0>;
  };
 };
};

&dsi_nt36672e_fhd_plus_60_video {
 qcom,dsi-select-clocks = "mux_byte_clk0", "mux_pixel_clk0";
 qcom,mdss-dsi-display-timings {
  timing@0 {
   qcom,mdss-dsi-panel-phy-timings = [00 13 05 04 1f 1e 05
    05 03 02 04 00 12 14];
   qcom,display-topology = <1 0 1>;
   qcom,default-topology-index = <0>;
  };
 };
};

&dsi_sharp_1080_cmd {
 qcom,ulps-enabled;
 qcom,dsi-select-clocks = "mux_byte_clk0", "mux_pixel_clk0";
 qcom,mdss-dsi-display-timings {
  timing@0 {
   qcom,mdss-dsi-panel-phy-timings = [00 1E 08 08 24 22 08
    08 05 02 04 00 19 18];
   qcom,display-topology = <1 0 1>;
   qcom,default-topology-index = <0>;
   qcom,mdss-dsi-panel-clockrate = <900000000>;
  };
 };
};

&dsi_dual_nt35597_truly_cmd {
 qcom,ulps-enabled;
 qcom,dsi-select-clocks = "mux_byte_clk0", "mux_pixel_clk0";
 qcom,mdss-dsi-display-timings {
  timing@0 {
   qcom,mdss-dsi-panel-phy-timings = [00 1c 08 07 23 22 07
    07 05 02 04 00 18 17];
   qcom,display-topology = <2 0 2>,
      <1 0 2>;
   qcom,default-topology-index = <0>;
  };
 };
};

&dsi_dual_nt35597_truly_video {
 qcom,dsi-select-clocks = "mux_byte_clk0", "mux_pixel_clk0";
 qcom,mdss-dsi-min-refresh-rate = <53>;
 qcom,mdss-dsi-max-refresh-rate = <60>;
 qcom,mdss-dsi-pan-enable-dynamic-fps;
 qcom,mdss-dsi-pan-fps-update = "dfps_immediate_porch_mode_vfp";
 qcom,mdss-dsi-display-timings {
  timing@0 {
   qcom,mdss-dsi-panel-phy-timings = [00 1c 08 07 23 22 07
    07 05 02 04 00 18 17];
   qcom,display-topology = <2 0 2>,
      <1 0 2>;
   qcom,default-topology-index = <0>;
  };
 };
};

&dsi_nt35695b_truly_fhd_cmd {
 qcom,ulps-enabled;
 qcom,dsi-select-clocks = "mux_byte_clk0", "mux_pixel_clk0";
 qcom,dsi-select-sec-clocks = "mux_byte_clk1", "mux_pixel_clk1";
 qcom,mdss-dsi-display-timings {
  timing@0 {
   qcom,mdss-dsi-panel-phy-timings = [00 1e 08 07 24 22
    08 08 05 02 04 00 19 17];
   qcom,display-topology = <1 0 1>;
   qcom,default-topology-index = <0>;
  };
 };
};

&dsi_nt35695b_truly_fhd_video {
 qcom,dsi-select-clocks = "mux_byte_clk0", "mux_pixel_clk0";
 qcom,dsi-select-sec-clocks = "mux_byte_clk1", "mux_pixel_clk1";
 qcom,mdss-dsi-display-timings {
  timing@0 {
   qcom,mdss-dsi-panel-phy-timings = [00 1e 08 07 24 22
    08 08 05 02 04 00 19 17];
   qcom,display-topology = <1 0 1>;
   qcom,default-topology-index = <0>;
  };
 };
};

&dsi_sim_cmd {
 qcom,ulps-enabled;
 qcom,dsi-select-clocks = "mux_byte_clk0", "mux_pixel_clk0";
 qcom,mdss-dsi-display-timings {
  timing@0 {
   qcom,mdss-dsi-panel-phy-timings = [00 1c 08 07 23 22 07
    07 05 02 04 00 18 17];
   qcom,display-topology = <1 1 1>,
      <2 2 1>;
   qcom,default-topology-index = <1>;
   qcom,panel-roi-alignment = <720 40 720 40 720 40>;
   qcom,partial-update-enabled = "single_roi";
  };

  timing@1 {
   qcom,mdss-dsi-panel-phy-timings = [00 1c 08 07 23 22 07
    07 05 02 04 00 18 17];
   qcom,display-topology = <1 1 1>,
      <2 2 1>;
   qcom,default-topology-index = <1>;
   qcom,panel-roi-alignment = <720 40 720 40 720 40>;
   qcom,partial-update-enabled = "single_roi";
  };

  timing@2 {
   qcom,mdss-dsi-panel-phy-timings = [00 1c 08 07 23 22 07
    07 05 02 04 00 18 17];
   qcom,display-topology = <1 1 1>,
      <2 2 1>;
   qcom,default-topology-index = <1>;
   qcom,panel-roi-alignment = <720 40 720 40 720 40>;
   qcom,partial-update-enabled = "single_roi";
  };

  timing@3 {
   qcom,mdss-dsi-panel-phy-timings = [00 1c 08 07 23 22 07
    07 05 02 04 00 18 17];
   qcom,display-topology = <1 1 1>,
      <2 2 1>;
   qcom,default-topology-index = <1>;
   qcom,panel-roi-alignment = <540 40 540 40 540 40>;
   qcom,partial-update-enabled = "single_roi";
  };

  timing@4 {
   qcom,mdss-dsi-panel-phy-timings = [00 1c 08 07 23 22 07
    07 05 02 04 00 18 17];
   qcom,display-topology = <1 1 1>,
      <2 2 1>;
   qcom,default-topology-index = <1>;
   qcom,panel-roi-alignment = <360 40 360 40 360 40>;
   qcom,partial-update-enabled = "single_roi";
  };
 };
};

&dsi_sim_vid {
 qcom,dsi-select-clocks = "mux_byte_clk0", "mux_pixel_clk0";
 qcom,mdss-dsi-display-timings {
  timing@0 {
   qcom,mdss-dsi-panel-phy-timings = [00 1c 08 07 23 22 07
    07 05 02 04 00 18 17];
   qcom,display-topology = <1 0 1>,
      <2 0 1>;
   qcom,default-topology-index = <0>;
  };
 };
};

&dsi_sim_dsc_375_cmd {
 qcom,ulps-enabled;
 qcom,dsi-select-clocks = "mux_byte_clk0", "mux_pixel_clk0";
 qcom,mdss-dsi-display-timings {
  timing@0 {
   qcom,mdss-dsi-panel-phy-timings = [00 1c 08 07 23 22 07
    07 05 02 04 00 18 17];
   qcom,display-topology = <1 1 1>;
   qcom,default-topology-index = <0>;
  };

  timing@1 {
   qcom,mdss-dsi-panel-phy-timings = [00 1e 08 07 24 22 08
    08 05 02 04 00 19 18];
   qcom,display-topology = <1 1 1>,
      <2 2 1>,
      <2 1 1>;
   qcom,default-topology-index = <0>;
  };

  timing@2 {
   qcom,mdss-dsi-panel-phy-timings = [00 1a 06 06 22 20 07
    06 04 02 04 00 16 16];
   qcom,display-topology = <1 1 1>;
   qcom,default-topology-index = <0>;
  };
 };
};

&dsi_sim_dsc_10b_cmd {
 qcom,ulps-enabled;
 qcom,dsi-select-clocks = "mux_byte_clk0", "mux_pixel_clk0";
 qcom,mdss-dsi-display-timings {
  timing@0 {
   qcom,mdss-dsi-panel-phy-timings = [00 1c 08 07 23 22 07
    07 05 02 04 00 18 17];
   qcom,display-topology = <1 1 1>;
   qcom,default-topology-index = <0>;
  };

  timing@1 {
   qcom,mdss-dsi-panel-phy-timings = [00 1e 08 07 24 22 08
    08 05 02 04 00 19 18];
   qcom,display-topology = <1 1 1>,
      <2 2 1>,
      <2 1 1>;
   qcom,default-topology-index = <0>;
  };

  timing@2 {
   qcom,mdss-dsi-panel-phy-timings = [00 1c 08 07 23 22 07
    07 05 02 04 00 18 17];
   qcom,display-topology = <1 1 1>;
   qcom,default-topology-index = <0>;
  };
 };
};

&dsi_dual_sim_cmd {
 qcom,ulps-enabled;
 qcom,dsi-select-clocks = "mux_byte_clk0", "mux_pixel_clk0";
 qcom,mdss-dsi-display-timings {
  timing@0 {
   qcom,mdss-dsi-panel-phy-timings = [00 24 09 09 26 24 09
    09 06 02 04 00 18 17];
   qcom,display-topology = <2 0 2>;
   qcom,default-topology-index = <0>;
  };

  timing@1 {
   qcom,mdss-dsi-panel-phy-timings = [00 1c 08 07 23 22 07
    07 05 02 04 00 18 17];
   qcom,display-topology = <2 0 2>,
      <1 0 2>;
   qcom,default-topology-index = <0>;
  };

  timing@2 {
   qcom,mdss-dsi-panel-phy-timings = [00 1e 08 07 24 22 08
    08 05 02 04 00 19 18];
   qcom,display-topology = <2 0 2>;
   qcom,default-topology-index = <0>;
  };
 };
};

&dsi_dual_sim_vid {
 qcom,dsi-select-clocks = "mux_byte_clk0", "mux_pixel_clk0";
 qcom,mdss-dsi-display-timings {
  timing@0 {
   qcom,mdss-dsi-panel-phy-timings = [00 1c 08 07 23 22 07
    07 05 02 04 00 18 17];
   qcom,display-topology = <2 0 2>,
      <1 0 2>;
   qcom,default-topology-index = <0>;
  };
 };
};

&dsi_dual_sim_dsc_375_cmd {
 qcom,ulps-enabled;
 qcom,dsi-select-clocks = "mux_byte_clk0", "mux_pixel_clk0";
 qcom,mdss-dsi-display-timings {
  timing@0 {
   qcom,mdss-dsi-panel-phy-timings = [00 0e 03 03 1e 1d 04
    04 02 02 04 00 0e 13];
   qcom,display-topology = <2 2 2>;
   qcom,default-topology-index = <0>;
  };

  timing@1 {
   qcom,mdss-dsi-panel-phy-timings = [00 18 06 06 21 20 06
    06 04 02 04 00 15 16];
   qcom,display-topology = <2 2 2>;
   qcom,default-topology-index = <0>;
  };

  timing@2 {
   qcom,mdss-dsi-panel-phy-timings = [00 22 09 09 25 23 09
    09 06 02 04 00 1c 19];
   qcom,display-topology = <2 2 2>;
   qcom,default-topology-index = <0>;
  };

  timing@3 {
   qcom,mdss-dsi-panel-phy-timings = [00 2c 0c 0c 29 27 0c
    0c 08 02 04 00 24 1b];
   qcom,display-topology = <2 2 2>;
   qcom,default-topology-index = <0>;
  };

  timing@4 {
   qcom,mdss-dsi-panel-phy-timings = [01 09 01 01 1b 1b 01
    01 01 02 04 00 0a 11];
   qcom,display-topology = <2 2 2>;
   qcom,default-topology-index = <0>;
  };

  timing@5 {
   qcom,mdss-dsi-panel-phy-timings = [00 0b 02 02 1c 1c 03
    02 01 02 04 00 0c 12];
   qcom,display-topology = <2 2 2>;
   qcom,default-topology-index = <0>;
  };

  timing@6 {
   qcom,mdss-dsi-panel-phy-timings = [00 0e 03 03 1e 1d 04
    03 02 02 04 00 0e 13];
   qcom,display-topology = <2 2 2>;
   qcom,default-topology-index = <0>;
  };

  timing@7 {
   qcom,mdss-dsi-panel-phy-timings = [00 11 04 04 1e 1e 04
    04 02 02 04 00 10 14];
   qcom,display-topology = <2 2 2>;
   qcom,default-topology-index = <0>;
  };

  timing@8 {
   qcom,mdss-dsi-panel-phy-timings = [00 0a 02 02 1c 1c 02
    02 01 02 04 00 0b 12];
   qcom,display-topology = <2 2 2>;
   qcom,default-topology-index = <0>;
  };

  timing@9 {
   qcom,mdss-dsi-panel-phy-timings = [00 0f 03 03 1e 1d 04
    04 02 02 04 00 0f 13];
   qcom,display-topology = <2 2 2>;
   qcom,default-topology-index = <0>;
  };

  timing@10 {
   qcom,mdss-dsi-panel-phy-timings = [00 14 05 05 1f 1f 05
    05 03 02 04 00 12 15];
   qcom,display-topology = <2 2 2>;
   qcom,default-topology-index = <0>;
  };

  timing@11 {
   qcom,mdss-dsi-panel-phy-timings = [00 19 06 06 21 20 07
    06 04 02 04 00 15 16];
   qcom,display-topology = <2 2 2>;
   qcom,default-topology-index = <0>;
  };

  timing@12 {
   qcom,mdss-dsi-panel-phy-timings = [00 1a 07 06 22 21 07
    07 04 02 04 00 16 16];
   qcom,display-topology = <2 2 2>;
   qcom,default-topology-index = <0>;
  };

  timing@13 {
   qcom,mdss-dsi-panel-phy-timings = [03 07 00 01 1a 1a 01
    01 00 02 04 00 08 11];
   qcom,display-topology = <2 2 2>;
   qcom,default-topology-index = <0>;
  };

  timing@14 {
   qcom,mdss-dsi-panel-phy-timings = [01 09 01 01 1b 1b 01
    01 01 02 04 00 0a 11];
   qcom,display-topology = <2 2 2>;
   qcom,default-topology-index = <0>;
  };

  timing@15 {
   qcom,mdss-dsi-panel-phy-timings = [00 0a 02 02 1c 1c 02
    02 01 02 04 00 0b 12];
   qcom,display-topology = <2 2 2>;
   qcom,default-topology-index = <0>;
  };

  timing@16 {
   qcom,mdss-dsi-panel-phy-timings = [00 0b 02 02 1c 1c 03
    03 01 02 04 00 0c 12];
   qcom,display-topology = <2 2 2>;
   qcom,default-topology-index = <0>;
  };

  timing@17 {
   qcom,mdss-dsi-panel-phy-timings = [00 13 05 04 1f 1e 05
    05 03 02 04 00 12 14];
   qcom,display-topology = <2 2 2>;
   qcom,default-topology-index = <0>;
  };
 };
};

&dsi_sim_sec_hd_cmd {
 qcom,ulps-enabled;
 qcom,dsi-select-sec-clocks = "mux_byte_clk1", "mux_pixel_clk1";
 qcom,mdss-dsi-display-timings {
  timing@0 {
   qcom,mdss-dsi-panel-phy-timings = [00 1e 08 07 24 22
    08 08 05 02 04 00 19 17];
   qcom,display-topology = <1 0 1>;
   qcom,default-topology-index = <0>;
   qcom,panel-roi-alignment = <720 40 720 40 720 40>;
   qcom,partial-update-enabled = "single_roi";
  };
 };
};

&dsi_r66451_amoled_144hz_cmd {
 qcom,ulps-enabled;
 qcom,esd-check-enabled;
 qcom,mdss-dsi-panel-status-check-mode = "reg_read";
 qcom,mdss-dsi-panel-status-command = [06 01 00 01 00 00 01 0a];
 qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
 qcom,mdss-dsi-panel-status-value = <0x1c>;
 qcom,mdss-dsi-panel-status-read-length = <1>;
 qcom,dsi-select-clocks = "mux_byte_clk0", "mux_pixel_clk0";
 qcom,mdss-dsi-display-timings {
  timing@0 {
   qcom,mdss-dsi-panel-phy-timings = [00 22 09 09 19 17 09
     09 09 02 04 00 1d 0e];
   qcom,display-topology = <2 2 1>;
   qcom,default-topology-index = <0>;
  };
 };
};
# 4 "../arch/arm64/boot/dts/vendor/qcom/kona-qrd.dtsi" 2
# 1 "../arch/arm64/boot/dts/vendor/qcom/camera/kona-camera-sensor-qrd.dtsi" 1
&soc {
 led_flash_rear: qcom,camera-flash0 {
  cell-index = <0>;
  compatible = "qcom,camera-flash";
  flash-source = <&pm8150l_flash0 &pm8150l_flash1>;
  torch-source = <&pm8150l_torch0 &pm8150l_torch1>;
  switch-source = <&pm8150l_switch2>;
  status = "ok";
 };

 led_flash_rear_aux: qcom,camera-flash1 {
  cell-index = <1>;
  compatible = "qcom,camera-flash";
  flash-source = <&pm8150l_flash0 &pm8150l_flash1>;
  torch-source = <&pm8150l_torch0 &pm8150l_torch1>;
  switch-source = <&pm8150l_switch2>;
  status = "ok";
 };

 led_flash_triple_rear: qcom,camera-flash@4 {
  cell-index = <4>;
  compatible = "qcom,camera-flash";
  flash-source = <&pm8150l_flash0 &pm8150l_flash1>;
  torch-source = <&pm8150l_torch0 &pm8150l_torch1>;
  switch-source = <&pm8150l_switch2>;
  status = "ok";
 };

 led_flash_triple_rear_aux: qcom,camera-flash@5 {
  cell-index = <5>;
  compatible = "qcom,camera-flash";
  flash-source = <&pm8150l_flash0 &pm8150l_flash1>;
  torch-source = <&pm8150l_torch0 &pm8150l_torch1>;
  switch-source = <&pm8150l_switch2>;
  status = "ok";
 };

 led_flash_triple_rear_aux2: qcom,camera-flash@6 {
  cell-index = <6>;
  compatible = "qcom,camera-flash";
  flash-source = <&pm8150l_flash0 &pm8150l_flash1>;
  torch-source = <&pm8150l_torch0 &pm8150l_torch1>;
  switch-source = <&pm8150l_switch2>;
  status = "ok";
 };

 qcom,cam-res-mgr {
  compatible = "qcom,cam-res-mgr";
  status = "ok";
 };
};

&cam_cci0 {
 actuator_rear: qcom,actuator0 {
  cell-index = <0>;
  compatible = "qcom,actuator";
  cci-master = <0>;
  cam_vaf-supply = <&pm8150a_l7>;
  regulator-names = "cam_vaf";
  rgltr-cntrl-support;
  rgltr-min-voltage = <2856000>;
  rgltr-max-voltage = <3104000>;
  rgltr-load-current = <100000>;
 };

 actuator_rear_aux: qcom,actuator1 {
  cell-index = <1>;
  compatible = "qcom,actuator";
  cci-master = <1>;
  cam_vaf-supply = <&pm8150a_l7>;
  regulator-names = "cam_vaf";
  rgltr-cntrl-support;
  rgltr-min-voltage = <2856000>;
  rgltr-max-voltage = <3104000>;
  rgltr-load-current = <100000>;
 };

 actuator_triple_wide: qcom,actuator4 {
  cell-index = <4>;
  compatible = "qcom,actuator";
  cci-master = <0>;
  cam_vaf-supply = <&pm8150a_l7>;
  regulator-names = "cam_vaf";
  rgltr-cntrl-support;
  rgltr-min-voltage = <2856000>;
  rgltr-max-voltage = <3104000>;
  rgltr-load-current = <100000>;
 };

 actuator_triple_tele: qcom,actuator5 {
  cell-index = <5>;
  compatible = "qcom,actuator";
  cci-master = <0>;
  cam_vaf-supply = <&pm8150a_l7>;
  regulator-names = "cam_vaf";
  rgltr-cntrl-support;
  rgltr-min-voltage = <2856000>;
  rgltr-max-voltage = <3104000>;
  rgltr-load-current = <100000>;
 };

 actuator_triple_uw: qcom,actuator6 {
  cell-index = <6>;
  compatible = "qcom,actuator";
  cci-master = <1>;
  cam_vaf-supply = <&pm8150a_l7>;
  regulator-names = "cam_vaf";
  rgltr-cntrl-support;
  rgltr-min-voltage = <2856000>;
  rgltr-max-voltage = <3104000>;
  rgltr-load-current = <100000>;
 };

 eeprom_rear: qcom,eeprom0 {
  cell-index = <0>;
  compatible = "qcom,eeprom";
  cam_vio-supply = <&pm8009_l7>;
  cam_vana-supply = <&pm8009_l5>;
  cam_vdig-supply = <&pm8009_l1>;
  cam_clk-supply = <&titan_top_gdsc>;
  cam_vaf-supply = <&pm8150a_l7>;
  regulator-names = "cam_vio", "cam_vana", "cam_vdig",
   "cam_clk", "cam_vaf";
  rgltr-cntrl-support;
  rgltr-min-voltage = <1800000 2800000 1104000 0 2856000>;
  rgltr-max-voltage = <1800000 3000000 1104000 0 3104000>;
  rgltr-load-current = <120000 80000 1200000 0 100000>;
  gpio-no-mux = <0>;
  pinctrl-names = "cam_default", "cam_suspend";
  pinctrl-0 = <&cam_sensor_mclk0_active
    &cam_sensor_active_rear>;
  pinctrl-1 = <&cam_sensor_mclk0_suspend
    &cam_sensor_suspend_rear>;
  gpios = <&tlmm 94 0>,
   <&tlmm 93 0>;
  gpio-reset = <1>;
  gpio-req-tbl-num = <0 1>;
  gpio-req-tbl-flags = <1 0>;
  gpio-req-tbl-label = "CAMIF_MCLK0",
     "CAM_RESET0";
  sensor-position = <0>;
  sensor-mode = <0>;
  cci-master = <0>;
  status = "ok";
  clocks = <&clock_camcc 73>;
  clock-names = "cam_clk";
  clock-cntl-level = "turbo";
  clock-rates = <24000000>;
 };

 eeprom_rear_aux: qcom,eeprom1 {
  cell-index = <1>;
  compatible = "qcom,eeprom";
  cam_vdig-supply = <&pm8009_l2>;
  cam_vio-supply = <&pm8009_l7>;
  cam_vana-supply = <&pm8009_l6>;
  cam_clk-supply = <&titan_top_gdsc>;
  cam_vaf-supply = <&pm8150a_l7>;
  regulator-names = "cam_vio", "cam_vana", "cam_vdig",
   "cam_clk", "cam_vaf";
  rgltr-cntrl-support;
  rgltr-min-voltage = <1800000 2800000 1200000 0 2856000>;
  rgltr-max-voltage = <1800000 3000000 1200000 0 3104000>;
  rgltr-load-current = <120000 80000 1200000 0 100000>;
  gpio-no-mux = <0>;
  pinctrl-names = "cam_default", "cam_suspend";
  pinctrl-0 = <&cam_sensor_mclk1_active
     &cam_sensor_active_rear_aux>;
  pinctrl-1 = <&cam_sensor_mclk1_suspend
     &cam_sensor_suspend_rear_aux>;
  gpios = <&tlmm 95 0>,
   <&tlmm 92 0>;
  gpio-reset = <1>;
  gpio-req-tbl-num = <0 1>;
  gpio-req-tbl-flags = <1 0>;
  gpio-req-tbl-label = "CAMIF_MCLK1",
     "CAM_RESET1";
  sensor-position = <0>;
  sensor-mode = <0>;
  cci-master = <1>;
  status = "ok";
  clocks = <&clock_camcc 77>;
  clock-names = "cam_clk";
  clock-cntl-level = "turbo";
  clock-rates = <24000000>;
 };

 eeprom_triple_wide: qcom,eeprom4 {
  cell-index = <4>;
  compatible = "qcom,eeprom";
  cam_vio-supply = <&pm8009_l7>;
  cam_vana-supply = <&pm8009_l5>;
  cam_vdig-supply = <&pm8009_l1>;
  cam_clk-supply = <&titan_top_gdsc>;
  cam_vaf-supply = <&pm8150a_l7>;
  regulator-names = "cam_vio", "cam_vana", "cam_vdig",
   "cam_clk", "cam_vaf";
  rgltr-cntrl-support;
  rgltr-min-voltage = <1800000 2800000 1104000 0 2856000>;
  rgltr-max-voltage = <1800000 3000000 1104000 0 3104000>;
  rgltr-load-current = <120000 80000 1200000 0 0>;
  gpio-no-mux = <0>;
  pinctrl-names = "cam_default", "cam_suspend";
  pinctrl-0 = <&cam_sensor_mclk0_active
    &cam_sensor_active_rear>;
  pinctrl-1 = <&cam_sensor_mclk0_suspend
    &cam_sensor_suspend_rear>;
  gpios = <&tlmm 94 0>,
   <&tlmm 93 0>;
  gpio-reset = <1>;
  gpio-req-tbl-num = <0 1>;
  gpio-req-tbl-flags = <1 0>;
  gpio-req-tbl-label = "CAMIF_MCLK0",
     "CAM_RESET0";
  sensor-position = <0>;
  sensor-mode = <0>;
  cci-master = <0>;
  status = "ok";
  clocks = <&clock_camcc 73>;
  clock-names = "cam_clk";
  clock-cntl-level = "turbo";
  clock-rates = <24000000>;
 };

 eeprom_triple_tele: qcom,eeprom5 {
  cell-index = <5>;
  compatible = "qcom,eeprom";
  cam_vdig-supply = <&pm8009_l2>;
  cam_vio-supply = <&pm8009_l7>;
  cam_vana-supply = <&pm8009_l6>;
  cam_clk-supply = <&titan_top_gdsc>;
  cam_vaf-supply = <&pm8150a_l7>;
  regulator-names = "cam_vio", "cam_vana", "cam_vdig",
   "cam_clk", "cam_vaf";
  rgltr-cntrl-support;
  rgltr-min-voltage = <1800000 2800000 1200000 0 2856000>;
  rgltr-max-voltage = <1800000 3000000 1200000 0 3104000>;
  rgltr-load-current = <120000 80000 1200000 0 0>;
  gpio-no-mux = <0>;
  pinctrl-names = "cam_default", "cam_suspend";
  pinctrl-0 = <&cam_sensor_mclk1_active
     &cam_sensor_active_rear_aux>;
  pinctrl-1 = <&cam_sensor_mclk1_suspend
     &cam_sensor_suspend_rear_aux>;
  gpios = <&tlmm 95 0>,
   <&tlmm 92 0>;
  gpio-reset = <1>;
  gpio-req-tbl-num = <0 1>;
  gpio-req-tbl-flags = <1 0>;
  gpio-req-tbl-label = "CAMIF_MCLK1",
     "CAM_RESET1";
  sensor-position = <0>;
  sensor-mode = <0>;
  cci-master = <0>;
  status = "ok";
  clocks = <&clock_camcc 77>;
  clock-names = "cam_clk";
  clock-cntl-level = "turbo";
  clock-rates = <24000000>;
 };

 eeprom_triple_uw: qcom,eeprom6 {
  cell-index = <6>;
  compatible = "qcom,eeprom";
  cam_vio-supply = <&pm8009_l7>;
  cam_vana-supply = <&pm8009_l6>;
  cam_vdig-supply = <&pm8009_l3>;
  cam_clk-supply = <&titan_top_gdsc>;
  cam_vaf-supply = <&pm8150a_l7>;
  regulator-names = "cam_vio", "cam_vana", "cam_vdig",
   "cam_clk", "cam_vaf";
  rgltr-cntrl-support;
  rgltr-min-voltage = <1800000 2800000 1056000 0 2856000>;
  rgltr-max-voltage = <1800000 3000000 1056000 0 3104000>;
  rgltr-load-current = <120000 80000 1200000 0 0>;
  gpio-no-mux = <0>;
  pinctrl-names = "cam_default", "cam_suspend";
  pinctrl-0 = <&cam_sensor_mclk2_active
     &cam_sensor_active_rst2>;
  pinctrl-1 = <&cam_sensor_mclk2_suspend
     &cam_sensor_suspend_rst2>;
  gpios = <&tlmm 96 0>,
   <&tlmm 78 0>;
  gpio-reset = <1>;
  gpio-req-tbl-num = <0 1>;
  gpio-req-tbl-flags = <1 0>;
  gpio-req-tbl-label = "CAMIF_MCLK2",
     "CAM_RESET2";
  sensor-position = <1>;
  sensor-mode = <0>;
  cci-master = <1>;
  status = "ok";
  clocks = <&clock_camcc 77>;
  clock-names = "cam_clk";
  clock-cntl-level = "turbo";
  clock-rates = <24000000>;
 };

 qcom,cam-sensor0 {
  cell-index = <0>;
  compatible = "qcom,cam-sensor";
  csiphy-sd-index = <0>;
  sensor-position-roll = <90>;
  sensor-position-pitch = <0>;
  sensor-position-yaw = <180>;
  actuator-src = <&actuator_rear>;
  led-flash-src = <&led_flash_rear>;
  eeprom-src = <&eeprom_rear>;
  cam_vio-supply = <&pm8009_l7>;
  cam_bob-supply = <&pm8150a_bob>;
  cam_vana-supply = <&pm8009_l5>;
  cam_vdig-supply = <&pm8009_l1>;
  cam_clk-supply = <&titan_top_gdsc>;
  regulator-names = "cam_vio", "cam_vana", "cam_vdig",
   "cam_clk", "cam_bob";
  rgltr-cntrl-support;
  pwm-switch;
  rgltr-min-voltage = <1800000 2800000 1104000 0 3008000>;
  rgltr-max-voltage = <1800000 3000000 1104000 0 3960000>;
  rgltr-load-current = <120000 80000 1200000 0 2000000>;
  gpio-no-mux = <0>;
  pinctrl-names = "cam_default", "cam_suspend";
  pinctrl-0 = <&cam_sensor_mclk0_active
    &cam_sensor_active_rear>;
  pinctrl-1 = <&cam_sensor_mclk0_suspend
    &cam_sensor_suspend_rear>;
  gpios = <&tlmm 94 0>,
   <&tlmm 93 0>;
  gpio-reset = <1>;
  gpio-req-tbl-num = <0 1>;
  gpio-req-tbl-flags = <1 0>;
  gpio-req-tbl-label = "CAMIF_MCLK0",
     "CAM_RESET0";
  sensor-mode = <0>;
  cci-master = <0>;
  status = "ok";
  clocks = <&clock_camcc 73>;
  clock-names = "cam_clk";
  clock-cntl-level = "turbo";
  clock-rates = <24000000>;
 };

 qcom,cam-sensor1 {
  cell-index = <1>;
  compatible = "qcom,cam-sensor";
  csiphy-sd-index = <1>;
  sensor-position-roll = <90>;
  sensor-position-pitch = <0>;
  sensor-position-yaw = <180>;
  eeprom-src = <&eeprom_rear_aux>;
  led-flash-src = <&led_flash_rear_aux>;
  actuator-src = <&actuator_rear_aux>;
  cam_bob-supply = <&pm8150a_bob>;
  cam_vdig-supply = <&pm8009_l2>;
  cam_vio-supply = <&pm8009_l7>;
  cam_vana-supply = <&pm8009_l6>;
  cam_clk-supply = <&titan_top_gdsc>;
  regulator-names = "cam_vio", "cam_vana", "cam_vdig",
   "cam_clk", "cam_bob";
  rgltr-cntrl-support;
  pwm-switch;
  rgltr-min-voltage = <1800000 2800000 1200000 0 3008000>;
  rgltr-max-voltage = <1800000 3000000 1200000 0 3960000>;
  rgltr-load-current = <120000 80000 1200000 0 2000000>;
  gpio-no-mux = <0>;
  pinctrl-names = "cam_default", "cam_suspend";
  pinctrl-0 = <&cam_sensor_mclk1_active
    &cam_sensor_active_rear_aux>;
  pinctrl-1 = <&cam_sensor_mclk1_suspend
    &cam_sensor_suspend_rear_aux>;
  gpios = <&tlmm 95 0>,
   <&tlmm 92 0>;
  gpio-reset = <1>;
  gpio-req-tbl-num = <0 1>;
  gpio-req-tbl-flags = <1 0>;
  gpio-req-tbl-label = "CAMIF_MCLK1",
     "CAM_RESET1";
  sensor-mode = <0>;
  cci-master = <1>;
  status = "ok";
  clocks = <&clock_camcc 75>;
  clock-names = "cam_clk";
  clock-cntl-level = "turbo";
  clock-rates = <24000000>;
 };

 qcom,cam-sensor4 {
  cell-index = <4>;
  compatible = "qcom,cam-sensor";
  csiphy-sd-index = <0>;
  sensor-position-roll = <90>;
  sensor-position-pitch = <0>;
  sensor-position-yaw = <180>;
  actuator-src = <&actuator_triple_wide>;
  led-flash-src = <&led_flash_triple_rear>;
  eeprom-src = <&eeprom_triple_wide>;
  cam_vio-supply = <&pm8009_l7>;
  cam_bob-supply = <&pm8150a_bob>;
  cam_vana-supply = <&pm8009_l5>;
  cam_vdig-supply = <&pm8009_l1>;
  cam_clk-supply = <&titan_top_gdsc>;
  regulator-names = "cam_vio", "cam_vana", "cam_vdig",
   "cam_clk", "cam_bob";
  rgltr-cntrl-support;
  pwm-switch;
  rgltr-min-voltage = <1800000 2800000 1104000 0 3008000>;
  rgltr-max-voltage = <1800000 3000000 1104000 0 3960000>;
  rgltr-load-current = <120000 80000 1200000 0 2000000>;
  gpio-no-mux = <0>;
  pinctrl-names = "cam_default", "cam_suspend";
  pinctrl-0 = <&cam_sensor_mclk0_active
    &cam_sensor_active_rear>;
  pinctrl-1 = <&cam_sensor_mclk0_suspend
    &cam_sensor_suspend_rear>;
  gpios = <&tlmm 94 0>,
   <&tlmm 93 0>;
  gpio-reset = <1>;
  gpio-req-tbl-num = <0 1>;
  gpio-req-tbl-flags = <1 0>;
  gpio-req-tbl-label = "CAMIF_MCLK0",
     "CAM_RESET0";
  sensor-mode = <0>;
  cci-master = <0>;
  status = "ok";
  clocks = <&clock_camcc 73>;
  clock-names = "cam_clk";
  clock-cntl-level = "turbo";
  clock-rates = <24000000>;
 };

 qcom,cam-sensor5 {
  cell-index = <5>;
  compatible = "qcom,cam-sensor";
  csiphy-sd-index = <1>;
  sensor-position-roll = <90>;
  sensor-position-pitch = <0>;
  sensor-position-yaw = <180>;
  eeprom-src = <&eeprom_triple_tele>;
  actuator-src = <&actuator_triple_tele>;
  led-flash-src = <&led_flash_triple_rear_aux>;
  cam_bob-supply = <&pm8150a_bob>;
  cam_vdig-supply = <&pm8009_l2>;
  cam_vio-supply = <&pm8009_l7>;
  cam_vana-supply = <&pm8009_l6>;
  cam_clk-supply = <&titan_top_gdsc>;
  regulator-names = "cam_vio", "cam_vana", "cam_vdig",
   "cam_clk", "cam_bob";
  rgltr-cntrl-support;
  pwm-switch;
  rgltr-min-voltage = <1800000 2800000 1200000 0 3008000>;
  rgltr-max-voltage = <1800000 3000000 1200000 0 3960000>;
  rgltr-load-current = <120000 80000 1200000 0 2000000>;
  gpio-no-mux = <0>;
  pinctrl-names = "cam_default", "cam_suspend";
  pinctrl-0 = <&cam_sensor_mclk1_active
    &cam_sensor_active_rear_aux>;
  pinctrl-1 = <&cam_sensor_mclk1_suspend
    &cam_sensor_suspend_rear_aux>;
  gpios = <&tlmm 95 0>,
   <&tlmm 92 0>;
  gpio-reset = <1>;
  gpio-req-tbl-num = <0 1>;
  gpio-req-tbl-flags = <1 0>;
  gpio-req-tbl-label = "CAMIF_MCLK1",
     "CAM_RESET1";
  sensor-mode = <0>;
  cci-master = <0>;
  status = "ok";
  clocks = <&clock_camcc 75>;
  clock-names = "cam_clk";
  clock-cntl-level = "turbo";
  clock-rates = <24000000>;
 };

 qcom,cam-sensor6 {
  cell-index = <6>;
  compatible = "qcom,cam-sensor";
  csiphy-sd-index = <2>;
  sensor-position-roll = <270>;
  sensor-position-pitch = <0>;
  sensor-position-yaw = <0>;
  eeprom-src = <&eeprom_triple_uw>;
  actuator-src = <&actuator_triple_uw>;
  led-flash-src = <&led_flash_triple_rear_aux2>;
  cam_vio-supply = <&pm8009_l7>;
  cam_bob-supply = <&pm8150a_bob>;
  cam_vana-supply = <&pm8009_l6>;
  cam_vdig-supply = <&pm8009_l3>;
  cam_clk-supply = <&titan_top_gdsc>;
  regulator-names = "cam_vio", "cam_vana", "cam_vdig",
   "cam_clk", "cam_bob";
  rgltr-cntrl-support;
  pwm-switch;
  rgltr-min-voltage = <1800000 2800000 1056000 0 3008000>;
  rgltr-max-voltage = <1800000 3000000 1056000 0 3960000>;
  rgltr-load-current = <120000 80000 1200000 0 2000000>;
  gpio-no-mux = <0>;
  pinctrl-names = "cam_default", "cam_suspend";
  pinctrl-0 = <&cam_sensor_mclk2_active
     &cam_sensor_active_rst2>;
  pinctrl-1 = <&cam_sensor_mclk2_suspend
     &cam_sensor_suspend_rst2>;
  gpios = <&tlmm 96 0>,
   <&tlmm 78 0>;
  gpio-reset = <1>;
  gpio-req-tbl-num = <0 1>;
  gpio-req-tbl-flags = <1 0>;
  gpio-req-tbl-label = "CAMIF_MCLK2",
     "CAM_RESET2";
  sensor-mode = <0>;
  cci-master = <1>;
  status = "ok";
  clocks = <&clock_camcc 77>;
  clock-names = "cam_clk";
  clock-cntl-level = "turbo";
  clock-rates = <24000000>;
 };
};

&cam_cci1 {
 eeprom_front: qcom,eeprom2 {
  cell-index = <2>;
  compatible = "qcom,eeprom";
  cam_vio-supply = <&pm8009_l7>;
  cam_vana-supply = <&pm8009_l6>;
  cam_vdig-supply = <&pm8009_l3>;
  cam_clk-supply = <&titan_top_gdsc>;
  cam_vaf-supply = <&pm8150a_l7>;
  regulator-names = "cam_vio", "cam_vana", "cam_vdig",
   "cam_clk", "cam_vaf";
  rgltr-cntrl-support;
  rgltr-min-voltage = <1800000 2800000 1056000 0 2856000>;
  rgltr-max-voltage = <1800000 3000000 1056000 0 3104000>;
  rgltr-load-current = <120000 80000 1200000 0 100000>;
  gpio-no-mux = <0>;
  pinctrl-names = "cam_default", "cam_suspend";
  pinctrl-0 = <&cam_sensor_mclk2_active
     &cam_sensor_active_rst2>;
  pinctrl-1 = <&cam_sensor_mclk2_suspend
     &cam_sensor_suspend_rst2>;
  gpios = <&tlmm 96 0>,
   <&tlmm 78 0>;
  gpio-reset = <1>;
  gpio-req-tbl-num = <0 1>;
  gpio-req-tbl-flags = <1 0>;
  gpio-req-tbl-label = "CAMIF_MCLK2",
     "CAM_RESET2";
  sensor-position = <1>;
  sensor-mode = <0>;
  cci-master = <0>;
  status = "ok";
  clocks = <&clock_camcc 77>;
  clock-names = "cam_clk";
  clock-cntl-level = "turbo";
  clock-rates = <24000000>;
 };

 eeprom_tof: qcom,eeprom3 {
  cell-index = <3>;
  compatible = "qcom,eeprom";
  cam_vio-supply = <&pm8009_l7>;
  cam_vdig-supply = <&vreg_tof>;
  cam_clk-supply = <&titan_top_gdsc>;
  regulator-names = "cam_vio", "cam_vdig",
   "cam_clk";
  rgltr-cntrl-support;
  rgltr-min-voltage = <0 3600000 0>;
  rgltr-max-voltage = <0 3600000 0>;
  rgltr-load-current = <180000 120000 0>;
  gpio-no-mux = <0>;
  pinctrl-names = "cam_default", "cam_suspend";
  pinctrl-0 = <&cam_sensor_mclk3_active
   &cam_sensor_active_3>;
  pinctrl-1 = <&cam_sensor_mclk3_suspend
   &cam_sensor_suspend_3>;
  gpios = <&tlmm 97 0>,
   <&tlmm 109 0>;
  gpio-reset = <1>;
  gpio-req-tbl-num = <0 1>;
  gpio-req-tbl-flags = <1 0>;
  gpio-req-tbl-label = "CAMIF_MCLK3",
   "CAM_RESET3";
  sensor-position = <1>;
  sensor-mode = <0>;
  cci-master = <1>;
  status = "ok";
  clocks = <&clock_camcc 79>;
  clock-names = "cam_clk";
  clock-cntl-level = "turbo";
  clock-rates = <24000000>;
 };

 qcom,cam-sensor2 {
  cell-index = <2>;
  compatible = "qcom,cam-sensor";
  csiphy-sd-index = <2>;
  sensor-position-roll = <270>;
  sensor-position-pitch = <0>;
  sensor-position-yaw = <0>;
  eeprom-src = <&eeprom_front>;
  cam_vio-supply = <&pm8009_l7>;
  cam_bob-supply = <&pm8150a_bob>;
  cam_vana-supply = <&pm8009_l6>;
  cam_vdig-supply = <&pm8009_l3>;
  cam_clk-supply = <&titan_top_gdsc>;
  regulator-names = "cam_vio", "cam_vana", "cam_vdig",
   "cam_clk", "cam_bob";
  rgltr-cntrl-support;
  pwm-switch;
  rgltr-min-voltage = <1800000 2800000 1056000 0 3008000>;
  rgltr-max-voltage = <1800000 3000000 1056000 0 3960000>;
  rgltr-load-current = <120000 80000 1200000 0 2000000>;
  gpio-no-mux = <0>;
  pinctrl-names = "cam_default", "cam_suspend";
  pinctrl-0 = <&cam_sensor_mclk2_active
     &cam_sensor_active_rst2>;
  pinctrl-1 = <&cam_sensor_mclk2_suspend
     &cam_sensor_suspend_rst2>;
  gpios = <&tlmm 96 0>,
   <&tlmm 78 0>;
  gpio-reset = <1>;
  gpio-req-tbl-num = <0 1>;
  gpio-req-tbl-flags = <1 0>;
  gpio-req-tbl-label = "CAMIF_MCLK2",
     "CAM_RESET2";
  sensor-mode = <0>;
  cci-master = <0>;
  status = "ok";
  clocks = <&clock_camcc 77>;
  clock-names = "cam_clk";
  clock-cntl-level = "turbo";
  clock-rates = <24000000>;
 };

 qcom,cam-sensor3 {
  cell-index = <3>;
  compatible = "qcom,cam-sensor";
  csiphy-sd-index = <3>;
  eeprom-src = <&eeprom_tof>;
  sensor-position-roll = <270>;
  sensor-position-pitch = <0>;
  sensor-position-yaw = <0>;
  cam_vio-supply = <&pm8009_l7>;
  cam_vdig-supply = <&vreg_tof>;
  cam_clk-supply = <&titan_top_gdsc>;
  regulator-names = "cam_vio", "cam_vdig",
   "cam_clk";
  rgltr-cntrl-support;
  rgltr-min-voltage = <1800000 3600000 0>;
  rgltr-max-voltage = <1800000 3600000 0>;
  rgltr-load-current = <180000 120000 0>;
  gpio-no-mux = <0>;
  pinctrl-names = "cam_default", "cam_suspend";
  pinctrl-0 = <&cam_sensor_mclk3_active
     &cam_sensor_active_3>;
  pinctrl-1 = <&cam_sensor_mclk3_suspend
     &cam_sensor_suspend_3>;
  gpios = <&tlmm 97 0>,
   <&tlmm 109 0>;
  gpio-reset = <1>;
  gpio-req-tbl-num = <0 1>;
  gpio-req-tbl-flags = <1 0>;
  gpio-req-tbl-label = "CAMIF_MCLK3",
     "CAM_RESET3";
  sensor-mode = <0>;
  cci-master = <1>;
  status = "ok";
  clocks = <&clock_camcc 79>;
  clock-names = "cam_clk";
  clock-cntl-level = "turbo";
  clock-rates = <24000000>;
 };
};
# 5 "../arch/arm64/boot/dts/vendor/qcom/kona-qrd.dtsi" 2
# 1 "../arch/arm64/boot/dts/vendor/qcom/kona-audio-overlay.dtsi" 1

# 1 "../scripts/dtc/include-prefixes/dt-bindings/sound/qcom,bolero-clk-rsc.h" 1
# 3 "../arch/arm64/boot/dts/vendor/qcom/kona-audio-overlay.dtsi" 2
# 1 "../scripts/dtc/include-prefixes/dt-bindings/sound/audio-codec-port-types.h" 1
# 4 "../arch/arm64/boot/dts/vendor/qcom/kona-audio-overlay.dtsi" 2

# 1 "../arch/arm64/boot/dts/vendor/qcom/kona-lpi.dtsi" 1
&q6core {
 lpi_tlmm: lpi_pinctrl@33c0000 {
  compatible = "qcom,lpi-pinctrl";
  reg = <0x33c0000 0x0>;
  qcom,slew-reg = <0x355a000 0x0>;
  qcom,num-gpios = <14>;
  gpio-controller;
  #gpio-cells = <2>;
  qcom,lpi-offset-tbl = <0x00000000>, <0x00001000>,
          <0x00002000>, <0x00003000>,
          <0x00004000>, <0x00005000>,
          <0x00006000>, <0x00007000>,
          <0x00008000>, <0x00009000>,
          <0x0000A000>, <0x0000B000>,
          <0x0000C000>, <0x0000D000>;
  qcom,lpi-slew-offset-tbl = <0x00000000>, <0x00000002>,
        <0x00000004>, <0x00000008>,
        <0x0000000A>, <0x0000000C>,
        <0x00000000>, <0x00000000>,
        <0x00000000>, <0x00000000>,
        <0x00000010>, <0x00000012>,
        <0x00000000>, <0x00000000>;

  clock-names = "lpass_core_hw_vote",
    "lpass_audio_hw_vote";
  clocks = <&lpass_core_hw_vote 0>,
    <&lpass_audio_hw_vote 0>;

  quat_mi2s_sck {
   quat_mi2s_sck_sleep: quat_mi2s_sck_sleep {
    mux {
     pins = "gpio0";
     function = "func2";
    };

    config {
     pins = "gpio0";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   quat_mi2s_sck_active: quat_mi2s_sck_active {
    mux {
     pins = "gpio0";
     function = "func2";
    };

    config {
     pins = "gpio0";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  quat_mi2s_ws {
   quat_mi2s_ws_sleep: quat_mi2s_ws_sleep {
    mux {
     pins = "gpio1";
     function = "func2";
    };

    config {
     pins = "gpio1";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   quat_mi2s_ws_active: quat_mi2s_ws_active {
    mux {
     pins = "gpio1";
     function = "func2";
    };

    config {
     pins = "gpio1";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  quat_mi2s_sd0 {
   quat_mi2s_sd0_sleep: quat_mi2s_sd0_sleep {
    mux {
     pins = "gpio2";
     function = "func2";
    };

    config {
     pins = "gpio2";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   quat_mi2s_sd0_active: quat_mi2s_sd0_active {
    mux {
     pins = "gpio2";
     function = "func2";
    };

    config {
     pins = "gpio2";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  quat_mi2s_sd1 {
   quat_mi2s_sd1_sleep: quat_mi2s_sd1_sleep {
    mux {
     pins = "gpio3";
     function = "func2";
    };

    config {
     pins = "gpio3";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   quat_mi2s_sd1_active: quat_mi2s_sd1_active {
    mux {
     pins = "gpio3";
     function = "func2";
    };

    config {
     pins = "gpio3";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  quat_mi2s_sd2 {
   quat_mi2s_sd2_sleep: quat_mi2s_sd2_sleep {
    mux {
     pins = "gpio4";
     function = "func2";
    };

    config {
     pins = "gpio4";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   quat_mi2s_sd2_active: quat_mi2s_sd2_active {
    mux {
     pins = "gpio4";
     function = "func2";
    };

    config {
     pins = "gpio4";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  quat_mi2s_sd3 {
   quat_mi2s_sd3_sleep: quat_mi2s_sd3_sleep {
    mux {
     pins = "gpio5";
     function = "func4";
    };

    config {
     pins = "gpio5";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   quat_mi2s_sd3_active: quat_mi2s_sd3_active {
    mux {
     pins = "gpio5";
     function = "func4";
    };

    config {
     pins = "gpio5";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  lpi_i2s1_sck {
   lpi_i2s1_sck_sleep: lpi_i2s1_sck_sleep {
    mux {
     pins = "gpio6";
     function = "func2";
    };

    config {
     pins = "gpio6";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   lpi_i2s1_sck_active: lpi_i2s1_sck_active {
    mux {
     pins = "gpio6";
     function = "func2";
    };

    config {
     pins = "gpio6";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  lpi_i2s1_ws {
   lpi_i2s1_ws_sleep: lpi_i2s1_ws_sleep {
    mux {
     pins = "gpio7";
     function = "func2";
    };

    config {
     pins = "gpio7";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   lpi_i2s1_ws_active: lpi_i2s1_ws_active {
    mux {
     pins = "gpio7";
     function = "func2";
    };

    config {
     pins = "gpio7";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  lpi_i2s1_sd0 {
   lpi_i2s1_sd0_sleep: lpi_i2s1_sd0_sleep {
    mux {
     pins = "gpio8";
     function = "func2";
    };

    config {
     pins = "gpio8";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   lpi_i2s1_sd0_active: lpi_i2s1_sd0_active {
    mux {
     pins = "gpio8";
     function = "func2";
    };

    config {
     pins = "gpio8";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  lpi_i2s1_sd1 {
   lpi_i2s1_sd1_sleep: lpi_i2s1_sd1_sleep {
    mux {
     pins = "gpio9";
     function = "func2";
    };

    config {
     pins = "gpio9";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   lpi_i2s1_sd1_active: lpi_i2s1_sd1_active {
    mux {
     pins = "gpio9";
     function = "func2";
    };

    config {
     pins = "gpio9";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  lpi_i2s2_sck {
   lpi_i2s2_sck_sleep: lpi_i2s2_sck_sleep {
    mux {
     pins = "gpio10";
     function = "func1";
    };

    config {
     pins = "gpio10";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   lpi_i2s2_sck_active: lpi_i2s2_sck_active {
    mux {
     pins = "gpio10";
     function = "func1";
    };

    config {
     pins = "gpio10";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  lpi_i2s2_ws {
   lpi_i2s2_ws_sleep: lpi_i2s2_ws_sleep {
    mux {
     pins = "gpio11";
     function = "func1";
    };

    config {
     pins = "gpio11";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   lpi_i2s2_ws_active: lpi_i2s2_ws_active {
    mux {
     pins = "gpio11";
     function = "func1";
    };

    config {
     pins = "gpio11";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  lpi_i2s2_sd0 {
   lpi_i2s2_sd0_sleep: lpi_i2s2_sd0_sleep {
    mux {
     pins = "gpio12";
     function = "func2";
    };

    config {
     pins = "gpio12";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   lpi_i2s2_sd0_active: lpi_i2s2_sd0_active {
    mux {
     pins = "gpio12";
     function = "func2";
    };

    config {
     pins = "gpio12";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  lpi_i2s2_sd1 {
   lpi_i2s2_sd1_sleep: lpi_i2s2_sd1_sleep {
    mux {
     pins = "gpio13";
     function = "func2";
    };

    config {
     pins = "gpio13";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   lpi_i2s2_sd1_active: lpi_i2s2_sd1_active {
    mux {
     pins = "gpio13";
     function = "func2";
    };

    config {
     pins = "gpio13";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  quat_tdm_sck {
   quat_tdm_sck_sleep: quat_tdm_sck_sleep {
    mux {
     pins = "gpio0";
     function = "func2";
    };

    config {
     pins = "gpio0";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   quat_tdm_sck_active: quat_tdm_sck_active {
    mux {
     pins = "gpio0";
     function = "func2";
    };

    config {
     pins = "gpio0";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  quat_tdm_ws {
   quat_tdm_ws_sleep: quat_tdm_ws_sleep {
    mux {
     pins = "gpio1";
     function = "func2";
    };

    config {
     pins = "gpio1";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   quat_tdm_ws_active: quat_tdm_ws_active {
    mux {
     pins = "gpio1";
     function = "func2";
    };

    config {
     pins = "gpio1";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  quat_tdm_sd0 {
   quat_tdm_sd0_sleep: quat_tdm_sd0_sleep {
    mux {
     pins = "gpio2";
     function = "func2";
    };

    config {
     pins = "gpio2";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   quat_tdm_sd0_active: quat_tdm_sd0_active {
    mux {
     pins = "gpio2";
     function = "func2";
    };

    config {
     pins = "gpio2";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  quat_tdm_sd1 {
   quat_tdm_sd1_sleep: quat_tdm_sd1_sleep {
    mux {
     pins = "gpio3";
     function = "func2";
    };

    config {
     pins = "gpio3";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   quat_tdm_sd1_active: quat_tdm_sd1_active {
    mux {
     pins = "gpio3";
     function = "func2";
    };

    config {
     pins = "gpio3";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  quat_tdm_sd2 {
   quat_tdm_sd2_sleep: quat_tdm_sd2_sleep {
    mux {
     pins = "gpio4";
     function = "func2";
    };

    config {
     pins = "gpio4";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   quat_tdm_sd2_active: quat_tdm_sd2_active {
    mux {
     pins = "gpio4";
     function = "func2";
    };

    config {
     pins = "gpio4";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  quat_tdm_sd3 {
   quat_tdm_sd3_sleep: quat_tdm_sd3_sleep {
    mux {
     pins = "gpio5";
     function = "func4";
    };

    config {
     pins = "gpio5";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   quat_tdm_sd3_active: quat_tdm_sd3_active {
    mux {
     pins = "gpio5";
     function = "func4";
    };

    config {
     pins = "gpio5";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  lpi_tdm1_sck {
   lpi_tdm1_sck_sleep: lpi_tdm1_sck_sleep {
    mux {
     pins = "gpio6";
     function = "func2";
    };

    config {
     pins = "gpio6";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   lpi_tdm1_sck_active: lpi_tdm1_sck_active {
    mux {
     pins = "gpio6";
     function = "func2";
    };

    config {
     pins = "gpio6";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  lpi_tdm1_ws {
   lpi_tdm1_ws_sleep: lpi_tdm1_ws_sleep {
    mux {
     pins = "gpio7";
     function = "func2";
    };

    config {
     pins = "gpio7";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   lpi_tdm1_ws_active: lpi_tdm1_ws_active {
    mux {
     pins = "gpio7";
     function = "func2";
    };

    config {
     pins = "gpio7";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  lpi_tdm1_sd0 {
   lpi_tdm1_sd0_sleep: lpi_tdm1_sd0_sleep {
    mux {
     pins = "gpio8";
     function = "func2";
    };

    config {
     pins = "gpio8";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   lpi_tdm1_sd0_active: lpi_tdm1_sd0_active {
    mux {
     pins = "gpio8";
     function = "func2";
    };

    config {
     pins = "gpio8";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  lpi_tdm1_sd1 {
   lpi_tdm1_sd1_sleep: lpi_tdm1_sd1_sleep {
    mux {
     pins = "gpio9";
     function = "func2";
    };

    config {
     pins = "gpio9";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   lpi_tdm1_sd1_active: lpi_tdm1_sd1_active {
    mux {
     pins = "gpio9";
     function = "func2";
    };

    config {
     pins = "gpio9";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  lpi_tdm2_sck {
   lpi_tdm2_sck_sleep: lpi_tdm2_sck_sleep {
    mux {
     pins = "gpio10";
     function = "func1";
    };

    config {
     pins = "gpio10";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   lpi_tdm2_sck_active: lpi_tdm2_sck_active {
    mux {
     pins = "gpio10";
     function = "func1";
    };

    config {
     pins = "gpio10";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  lpi_tdm2_ws {
   lpi_tdm2_ws_sleep: lpi_tdm2_ws_sleep {
    mux {
     pins = "gpio11";
     function = "func1";
    };

    config {
     pins = "gpio11";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   lpi_tdm2_ws_active: lpi_tdm2_ws_active {
    mux {
     pins = "gpio11";
     function = "func1";
    };

    config {
     pins = "gpio11";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  lpi_tdm2_sd0 {
   lpi_tdm2_sd0_sleep: lpi_tdm2_sd0_sleep {
    mux {
     pins = "gpio12";
     function = "func2";
    };

    config {
     pins = "gpio12";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   lpi_tdm2_sd0_active: lpi_tdm2_sd0_active {
    mux {
     pins = "gpio12";
     function = "func2";
    };

    config {
     pins = "gpio12";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  lpi_tdm2_sd1 {
   lpi_tdm2_sd1_sleep: lpi_tdm2_sd1_sleep {
    mux {
     pins = "gpio13";
     function = "func2";
    };

    config {
     pins = "gpio13";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   lpi_tdm2_sd1_active: lpi_tdm2_sd1_active {
    mux {
     pins = "gpio13";
     function = "func2";
    };

    config {
     pins = "gpio13";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  quat_aux_sck {
   quat_aux_sck_sleep: quat_aux_sck_sleep {
    mux {
     pins = "gpio0";
     function = "func2";
    };

    config {
     pins = "gpio0";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   quat_aux_sck_active: quat_aux_sck_active {
    mux {
     pins = "gpio0";
     function = "func2";
    };

    config {
     pins = "gpio0";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  quat_aux_ws {
   quat_aux_ws_sleep: quat_aux_ws_sleep {
    mux {
     pins = "gpio1";
     function = "func2";
    };

    config {
     pins = "gpio1";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   quat_aux_ws_active: quat_aux_ws_active {
    mux {
     pins = "gpio1";
     function = "func2";
    };

    config {
     pins = "gpio1";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  quat_aux_sd0 {
   quat_aux_sd0_sleep: quat_aux_sd0_sleep {
    mux {
     pins = "gpio2";
     function = "func2";
    };

    config {
     pins = "gpio2";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   quat_aux_sd0_active: quat_aux_sd0_active {
    mux {
     pins = "gpio2";
     function = "func2";
    };

    config {
     pins = "gpio2";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  quat_aux_sd1 {
   quat_aux_sd1_sleep: quat_aux_sd1_sleep {
    mux {
     pins = "gpio3";
     function = "func2";
    };

    config {
     pins = "gpio3";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   quat_aux_sd1_active: quat_aux_sd1_active {
    mux {
     pins = "gpio3";
     function = "func2";
    };

    config {
     pins = "gpio3";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  quat_aux_sd2 {
   quat_aux_sd2_sleep: quat_aux_sd2_sleep {
    mux {
     pins = "gpio4";
     function = "func2";
    };

    config {
     pins = "gpio4";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   quat_aux_sd2_active: quat_aux_sd2_active {
    mux {
     pins = "gpio4";
     function = "func2";
    };

    config {
     pins = "gpio4";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  quat_aux_sd3 {
   quat_aux_sd3_sleep: quat_aux_sd3_sleep {
    mux {
     pins = "gpio5";
     function = "func4";
    };

    config {
     pins = "gpio5";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   quat_aux_sd3_active: quat_aux_sd3_active {
    mux {
     pins = "gpio5";
     function = "func4";
    };

    config {
     pins = "gpio5";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  lpi_aux1_sck {
   lpi_aux1_sck_sleep: lpi_aux1_sck_sleep {
    mux {
     pins = "gpio6";
     function = "func2";
    };

    config {
     pins = "gpio6";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   lpi_aux1_sck_active: lpi_aux1_sck_active {
    mux {
     pins = "gpio6";
     function = "func2";
    };

    config {
     pins = "gpio6";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  lpi_aux1_ws {
   lpi_aux1_ws_sleep: lpi_aux1_ws_sleep {
    mux {
     pins = "gpio7";
     function = "func2";
    };

    config {
     pins = "gpio7";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   lpi_aux1_ws_active: lpi_aux1_ws_active {
    mux {
     pins = "gpio7";
     function = "func2";
    };

    config {
     pins = "gpio7";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  lpi_aux1_sd0 {
   lpi_aux1_sd0_sleep: lpi_aux1_sd0_sleep {
    mux {
     pins = "gpio8";
     function = "func2";
    };

    config {
     pins = "gpio8";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   lpi_aux1_sd0_active: lpi_aux1_sd0_active {
    mux {
     pins = "gpio8";
     function = "func2";
    };

    config {
     pins = "gpio8";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  lpi_aux1_sd1 {
   lpi_aux1_sd1_sleep: lpi_aux1_sd1_sleep {
    mux {
     pins = "gpio9";
     function = "func2";
    };

    config {
     pins = "gpio9";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   lpi_aux1_sd1_active: lpi_aux1_sd1_active {
    mux {
     pins = "gpio9";
     function = "func2";
    };

    config {
     pins = "gpio9";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  lpi_aux2_sck {
   lpi_aux2_sck_sleep: lpi_aux2_sck_sleep {
    mux {
     pins = "gpio10";
     function = "func1";
    };

    config {
     pins = "gpio10";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   lpi_aux2_sck_active: lpi_aux2_sck_active {
    mux {
     pins = "gpio10";
     function = "func1";
    };

    config {
     pins = "gpio10";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  lpi_aux2_ws {
   lpi_aux2_ws_sleep: lpi_aux2_ws_sleep {
    mux {
     pins = "gpio11";
     function = "func1";
    };

    config {
     pins = "gpio11";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   lpi_aux2_ws_active: lpi_aux2_ws_active {
    mux {
     pins = "gpio11";
     function = "func1";
    };

    config {
     pins = "gpio11";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  lpi_aux2_sd0 {
   lpi_aux2_sd0_sleep: lpi_aux2_sd0_sleep {
    mux {
     pins = "gpio12";
     function = "func2";
    };

    config {
     pins = "gpio12";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   lpi_aux2_sd0_active: lpi_aux2_sd0_active {
    mux {
     pins = "gpio12";
     function = "func2";
    };

    config {
     pins = "gpio12";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  lpi_aux2_sd1 {
   lpi_aux2_sd1_sleep: lpi_aux2_sd1_sleep {
    mux {
     pins = "gpio13";
     function = "func2";
    };

    config {
     pins = "gpio13";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   lpi_aux2_sd1_active: lpi_aux2_sd1_active {
    mux {
     pins = "gpio13";
     function = "func2";
    };

    config {
     pins = "gpio13";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  wsa_swr_clk_pin {
   wsa_swr_clk_sleep: wsa_swr_clk_sleep {
    mux {
     pins = "gpio10";
     function = "func2";
    };

    config {
     pins = "gpio10";
     drive-strength = <2>;
     input-enable;
     bias-pull-down;
    };
   };

   wsa_swr_clk_active: wsa_swr_clk_active {
    mux {
     pins = "gpio10";
     function = "func2";
    };

    config {
     pins = "gpio10";
     drive-strength = <2>;
     slew-rate = <1>;
     bias-disable;
    };
   };
  };

  wsa_swr_data_pin {
   wsa_swr_data_sleep: wsa_swr_data_sleep {
    mux {
     pins = "gpio11";
     function = "func2";
    };

    config {
     pins = "gpio11";
     drive-strength = <2>;
     input-enable;
     bias-pull-down;
    };
   };

   wsa_swr_data_active: wsa_swr_data_active {
    mux {
     pins = "gpio11";
     function = "func2";
    };

    config {
     pins = "gpio11";
     drive-strength = <2>;
     slew-rate = <1>;
     bias-bus-hold;
    };
   };
  };

  tx_swr_clk_sleep: tx_swr_clk_sleep {
   mux {
    pins = "gpio0";
    function = "func1";
    input-enable;
    bias-pull-down;
   };

   config {
    pins = "gpio0";
    drive-strength = <2>;
   };
  };

  tx_swr_clk_active: tx_swr_clk_active {
   mux {
    pins = "gpio0";
    function = "func1";
   };

   config {
    pins = "gpio0";
    drive-strength = <2>;
    slew-rate = <1>;
    bias-disable;
   };
  };

  tx_swr_data1_sleep: tx_swr_data1_sleep {
   mux {
    pins = "gpio1";
    function = "func1";
   };

   config {
    pins = "gpio1";
    drive-strength = <2>;
    input-enable;
    bias-bus-hold;
   };
  };

  tx_swr_data1_active: tx_swr_data1_active {
   mux {
    pins = "gpio1";
    function = "func1";
   };

   config {
    pins = "gpio1";
    drive-strength = <2>;
    slew-rate = <1>;
    bias-bus-hold;
   };
  };

  tx_swr_data2_sleep: tx_swr_data2_sleep {
   mux {
    pins = "gpio2";
    function = "func1";
   };

   config {
    pins = "gpio2";
    drive-strength = <2>;
    input-enable;
    bias-pull-down;
   };
  };

  tx_swr_data2_active: tx_swr_data2_active {
   mux {
    pins = "gpio2";
    function = "func1";
   };

   config {
    pins = "gpio2";
    drive-strength = <2>;
    slew-rate = <1>;
    bias-bus-hold;
   };
  };

  rx_swr_clk_sleep: rx_swr_clk_sleep {
   mux {
    pins = "gpio3";
    function = "func1";
   };

   config {
    pins = "gpio3";
    drive-strength = <2>;
    input-enable;
    bias-pull-down;
   };
  };

  rx_swr_clk_active: rx_swr_clk_active {
   mux {
    pins = "gpio3";
    function = "func1";
   };

   config {
    pins = "gpio3";
    drive-strength = <2>;
    slew-rate = <1>;
    bias-disable;
   };
  };

  rx_swr_data_sleep: rx_swr_data_sleep {
   mux {
    pins = "gpio4";
    function = "func1";
   };

   config {
    pins = "gpio4";
    drive-strength = <2>;
    input-enable;
    bias-pull-down;
   };
  };

  rx_swr_data_active: rx_swr_data_active {
   mux {
    pins = "gpio4";
    function = "func1";
   };

   config {
    pins = "gpio4";
    drive-strength = <2>;
    slew-rate = <1>;
    bias-bus-hold;
   };
  };

  rx_swr_data1_sleep: rx_swr_data1_sleep {
   mux {
    pins = "gpio5";
    function = "func2";
   };

   config {
    pins = "gpio5";
    drive-strength = <2>;
    input-enable;
    bias-pull-down;
   };
  };

  rx_swr_data1_active: rx_swr_data1_active {
   mux {
    pins = "gpio5";
    function = "func2";
   };

   config {
    pins = "gpio5";
    drive-strength = <2>;
    slew-rate = <1>;
    bias-bus-hold;
   };
  };

  cdc_dmic01_clk_active: dmic01_clk_active {
   mux {
    pins = "gpio6";
    function = "func1";
   };

   config {
    pins = "gpio6";
    drive-strength = <8>;
    output-high;
   };
  };

  cdc_dmic01_clk_sleep: dmic01_clk_sleep {
   mux {
    pins = "gpio6";
    function = "func1";
   };

   config {
    pins = "gpio6";
    drive-strength = <2>;
    bias-disable;
    output-low;
   };
  };

  cdc_dmic01_data_active: dmic01_data_active {
   mux {
    pins = "gpio7";
    function = "func1";
   };

   config {
    pins = "gpio7";
    drive-strength = <8>;
    input-enable;
   };
  };

  cdc_dmic01_data_sleep: dmic01_data_sleep {
   mux {
    pins = "gpio7";
    function = "func1";
   };

   config {
    pins = "gpio7";
    drive-strength = <2>;
    pull-down;
    input-enable;
   };
  };

  cdc_dmic23_clk_active: dmic23_clk_active {
   mux {
    pins = "gpio8";
    function = "func1";
   };

   config {
    pins = "gpio8";
    drive-strength = <8>;
    output-high;
   };
  };

  cdc_dmic23_clk_sleep: dmic23_clk_sleep {
   mux {
    pins = "gpio8";
    function = "func1";
   };

   config {
    pins = "gpio8";
    drive-strength = <2>;
    bias-disable;
    output-low;
   };
  };

  cdc_dmic23_data_active: dmic23_data_active {
   mux {
    pins = "gpio9";
    function = "func1";
   };

   config {
    pins = "gpio9";
    drive-strength = <8>;
    input-enable;
   };
  };

  cdc_dmic23_data_sleep: dmic23_data_sleep {
   mux {
    pins = "gpio9";
    function = "func1";
   };

   config {
    pins = "gpio9";
    drive-strength = <2>;
    pull-down;
    input-enable;
   };
  };

  cdc_dmic45_clk_active: dmic45_clk_active {
   mux {
    pins = "gpio12";
    function = "func1";
   };

   config {
    pins = "gpio12";
    drive-strength = <8>;
    output-high;
   };
  };

  cdc_dmic45_clk_sleep: dmic45_clk_sleep {
   mux {
    pins = "gpio12";
    function = "func1";
   };

   config {
    pins = "gpio12";
    drive-strength = <2>;
    bias-disable;
    output-low;
   };
  };

  cdc_dmic45_data_active: dmic45_data_active {
   mux {
    pins = "gpio13";
    function = "func1";
   };

   config {
    pins = "gpio13";
    drive-strength = <8>;
    input-enable;
   };
  };

  cdc_dmic45_data_sleep: dmic45_data_sleep {
   mux {
    pins = "gpio13";
    function = "func1";
   };

   config {
    pins = "gpio13";
    drive-strength = <2>;
    pull-down;
    input-enable;
   };
  };
 };
};
# 6 "../arch/arm64/boot/dts/vendor/qcom/kona-audio-overlay.dtsi" 2
# 1 "../arch/arm64/boot/dts/vendor/qcom/kona-va-bolero.dtsi" 1
&bolero {
 va_macro: va-macro@3370000 {
  compatible = "qcom,va-macro";
  reg = <0x3370000 0x0>;
  clock-names = "lpass_audio_hw_vote";
  clocks = <&lpass_audio_hw_vote 0>;
  va-vdd-micb-supply = <&S4A>;
  qcom,va-vdd-micb-voltage = <1800000 1800000>;
  qcom,va-vdd-micb-current = <11200>;
  qcom,va-dmic-sample-rate = <600000>;
  qcom,va-clk-mux-select = <1>;
  qcom,va-island-mode-muxsel = <0x033A0000>;
  qcom,default-clk-id = <0>;
 };
};

&va_cdc_dma_0_tx {
 qcom,msm-dai-is-island-supported = <1>;
};
# 7 "../arch/arm64/boot/dts/vendor/qcom/kona-audio-overlay.dtsi" 2

&bolero {
 qcom,num-macros = <4>;
 bolero-clk-rsc-mngr {
  compatible = "qcom,bolero-clk-rsc-mngr";
  qcom,fs-gen-sequence = <0x3000 0x1>,
     <0x3004 0x1>, <0x3080 0x2>;
 qcom,rx_mclk_mode_muxsel = <0x033240D8>;
 qcom,wsa_mclk_mode_muxsel = <0x033220D8>;
 qcom,va_mclk_mode_muxsel = <0x033A0000>;
 clock-names = "tx_core_clk", "tx_npl_clk", "rx_core_clk", "rx_npl_clk",
   "wsa_core_clk", "wsa_npl_clk", "va_core_clk", "va_npl_clk";
 clocks = <&clock_audio_tx_1 0>, <&clock_audio_tx_2 0>,
  <&clock_audio_rx_1 0>, <&clock_audio_rx_2 0>,
  <&clock_audio_wsa_1 0>, <&clock_audio_wsa_2 0>,
  <&clock_audio_va_1 0>, <&clock_audio_va_2 0>;
 };

 tx_macro: tx-macro@3220000 {
  compatible = "qcom,tx-macro";
  reg = <0x3220000 0x0>;
  clock-names = "tx_core_clk", "tx_npl_clk";
  clocks = <&clock_audio_tx_1 0>,
    <&clock_audio_tx_2 0>;
  qcom,tx-swr-gpios = <&tx_swr_gpios>;
  qcom,tx-dmic-sample-rate = <2400000>;
  swr2: tx_swr_master {
   compatible = "qcom,swr-mstr";
   #address-cells = <2>;
   #size-cells = <0>;
   clock-names = "lpass_core_hw_vote",
     "lpass_audio_hw_vote";
   clocks = <&lpass_core_hw_vote 0>,
     <&lpass_audio_hw_vote 0>;
   qcom,swr-master-version = <0x01050001>;
   qcom,swr_master_id = <3>;
   qcom,mipi-sdw-block-packing-mode = <1>;
   swrm-io-base = <0x3230000 0x0>;
   interrupts-extended =
    <&intc 0 297 4>,
    <&pdc 109 4>;
   interrupt-names = "swr_master_irq", "swr_wake_irq";
   qcom,swr-wakeup-required = <1>;
   qcom,swr-num-ports = <5>;
   qcom,swr-port-mapping = <1 33 0xF>,
    <2 18 0x1>, <2 19 0x2>,
    <3 20 0x1>, <3 21 0x2>,
    <4 22 0x1>, <4 23 0x2>,
    <4 24 0x4>, <4 25 0x8>,
    <5 26 0x1>, <5 27 0x2>,
    <5 28 0x4>, <5 29 0x8>;
   qcom,swr-num-dev = <1>;
   qcom,swr-clock-stop-mode0 = <1>;
   qcom,swr-mstr-irq-wakeup-capable = <1>;
   wcd938x_tx_slave: wcd938x-tx-slave {
    compatible = "qcom,wcd938x-slave";
    reg = <0x0D 0x01170223>;
   };
  };
 };

 rx_macro: rx-macro@3200000 {
  compatible = "qcom,rx-macro";
  reg = <0x3200000 0x0>;
  clock-names = "rx_core_clk", "rx_npl_clk";
  clocks = <&clock_audio_rx_1 0>,
    <&clock_audio_rx_2 0>;
  qcom,rx-swr-gpios = <&rx_swr_gpios>;
  qcom,rx_mclk_mode_muxsel = <0x033240D8>;
  qcom,rx-bcl-pmic-params = /bits/ 8 <0x00 0x04 0x3E>;
  qcom,default-clk-id = <0>;
  swr1: rx_swr_master {
   compatible = "qcom,swr-mstr";
   #address-cells = <2>;
   #size-cells = <0>;
   clock-names = "lpass_core_hw_vote",
     "lpass_audio_hw_vote";
   clocks = <&lpass_core_hw_vote 0>,
     <&lpass_audio_hw_vote 0>;
   qcom,swr-master-version = <0x01050001>;
   qcom,swr_master_id = <2>;
   qcom,mipi-sdw-block-packing-mode = <1>;
   swrm-io-base = <0x3210000 0x0>;
   interrupts = <0 298 4>;
   interrupt-names = "swr_master_irq";
   qcom,swr-num-ports = <5>;
   qcom,disable-div2-clk-switch = <1>;
   qcom,swr-port-mapping = <1 9 0x1>,
    <1 10 0x2>, <2 13 0x1>,
    <3 11 0x1>, <3 12 0x2>,
    <4 14 0x1>, <5 15 0x1>,
    <5 16 0x2>;
   qcom,swr-num-dev = <1>;
   qcom,swr-clock-stop-mode0 = <1>;
   wcd938x_rx_slave: wcd938x-rx-slave {
    compatible = "qcom,wcd938x-slave";
    reg = <0x0D 0x01170224>;
   };
  };
 };

 wsa_macro: wsa-macro@3240000 {
  compatible = "qcom,wsa-macro";
  reg = <0x3240000 0x0>;
  clock-names = "wsa_core_clk", "wsa_npl_clk";
  clocks = <&clock_audio_wsa_1 0>,
    <&clock_audio_wsa_2 0>;
  qcom,wsa-swr-gpios = <&wsa_swr_gpios>;
  qcom,wsa-bcl-pmic-params = /bits/ 8 <0x00 0x04 0x3E>;
  qcom,default-clk-id = <0>;
  swr0: wsa_swr_master {
   compatible = "qcom,swr-mstr";
   #address-cells = <2>;
   #size-cells = <0>;
   clock-names = "lpass_core_hw_vote",
     "lpass_audio_hw_vote";
   clocks = <&lpass_core_hw_vote 0>,
     <&lpass_audio_hw_vote 0>;
   qcom,swr-master-version = <0x01050001>;
   qcom,swr_master_id = <1>;
   qcom,mipi-sdw-block-packing-mode = <0>;
   swrm-io-base = <0x3250000 0x0>;
   interrupts = <0 202 4>;
   interrupt-names = "swr_master_irq";
   qcom,swr-num-ports = <8>;
   qcom,swr-port-mapping = <1 1 0x1>,
    <2 3 0xF>, <3 2 0x3>,
    <4 5 0x1>, <5 7 0xF>,
    <6 6 0x3>, <7 4 0x3>,
    <8 8 0x3>;
   qcom,swr-num-dev = <2>;
   wsa881x_0211: wsa881x@20170211 {
    compatible = "qcom,wsa881x";
    reg = <0x10 0x20170211>;
    qcom,spkr-sd-n-node = <&wsa_spkr_en1>;
    qcom,bolero-handle = <&bolero>;
   };

   wsa881x_0212: wsa881x@20170212 {
    compatible = "qcom,wsa881x";
    reg = <0x10 0x20170212>;
    qcom,spkr-sd-n-node = <&wsa_spkr_en2>;
    qcom,bolero-handle = <&bolero>;
   };

   wsa881x_0213: wsa881x@21170213 {
    compatible = "qcom,wsa881x";
    reg = <0x10 0x21170213>;
    qcom,spkr-sd-n-node = <&wsa_spkr_en1>;
    qcom,bolero-handle = <&bolero>;
   };

   wsa881x_0214: wsa881x@21170214 {
    compatible = "qcom,wsa881x";
    reg = <0x10 0x21170214>;
    qcom,spkr-sd-n-node = <&wsa_spkr_en2>;
    qcom,bolero-handle = <&bolero>;
   };
  };

 };

 wcd938x_codec: wcd938x-codec {
  compatible = "qcom,wcd938x-codec";
  qcom,split-codec = <1>;
  qcom,rx_swr_ch_map = <0 9 0x1 0 9>,
   <0 10 0x2 0 10>, <1 13 0x1 0 13>,
   <2 11 0x1 0 11>, <2 12 0x2 0 12>,
   <3 14 0x1 0 14>, <4 15 0x1 0 15>,
   <4 16 0x2 0 16>;
  qcom,tx_swr_ch_map = <0 18 0x1 0 18>,
   <0 19 0x2 0 19>, <1 20 0x1 0 20>,
   <1 21 0x2 0 21>, <2 22 0x1 0 22>,
   <2 23 0x2 0 23>, <2 17 0x4 0 24>,
   <2 24 0x4 0 24>, <2 25 0x8 0 25>,
   <3 26 0x1 0 26>, <3 27 0x2 0 27>,
   <3 28 0x4 0 28>, <3 29 0x8 0 29>;

  qcom,wcd-rst-gpio-node = <&wcd938x_rst_gpio>;
  qcom,rx-slave = <&wcd938x_rx_slave>;
  qcom,tx-slave = <&wcd938x_tx_slave>;

  cdc-vdd-rxtx-supply = <&S4A>;
  qcom,cdc-vdd-rxtx-voltage = <1800000 1800000>;
  qcom,cdc-vdd-rxtx-current = <30000>;

  cdc-vddio-supply = <&S4A>;
  qcom,cdc-vddio-voltage = <1800000 1800000>;
  qcom,cdc-vddio-current = <30000>;

  cdc-vdd-buck-supply = <&S4A>;
  qcom,cdc-vdd-buck-voltage = <1800000 1800000>;
  qcom,cdc-vdd-buck-current = <650000>;

  cdc-vdd-mic-bias-supply = <&BOB>;
  qcom,cdc-vdd-mic-bias-voltage = <3296000 3296000>;
  qcom,cdc-vdd-mic-bias-current = <30000>;

  qcom,cdc-micbias1-mv = <1800>;

  qcom,cdc-micbias2-mv = <2700>;

  qcom,cdc-micbias3-mv = <1800>;
  qcom,cdc-micbias4-mv = <1800>;

  qcom,cdc-static-supplies = "cdc-vdd-rxtx",
        "cdc-vddio",
        "cdc-vdd-buck",
        "cdc-vdd-mic-bias";
 };

};

&kona_snd {
 qcom,model = "kona-mtp-snd-card";




 qcom,msm-mi2s-master = <0>, <1>, <1>, <1>, <1>, <1>;
 qcom,msm-mi2s-ext-mclk = <1>, <0>, <0>, <0>, <0>, <0>;

 qcom,wcn-bt = <1>;
 qcom,ext-disp-audio-rx = <1>;
 qcom,audio-routing =



  "AMIC2", "MIC BIAS2",
  "MIC BIAS2", "Analog Mic2",







  "TX DMIC0", "MIC BIAS1",
  "MIC BIAS1", "Digital Mic0",
  "TX DMIC1", "MIC BIAS3",
  "MIC BIAS3", "Digital Mic1",

  "TX DMIC2", "MIC BIAS4",
  "MIC BIAS4", "Digital Mic2",

  "TX DMIC3", "MIC BIAS4",
  "MIC BIAS4", "Digital Mic3",

  "TX DMIC4", "MIC BIAS4",
  "MIC BIAS4", "Digital Mic4",
  "TX DMIC5", "MIC BIAS4",
  "MIC BIAS4", "Digital Mic5",


  "DMIC1", "MIC BIAS1",
  "MIC BIAS1", "Digital Mic0",
  "DMIC2", "MIC BIAS1",
  "MIC BIAS1", "Digital Mic1",

  "DMIC3", "MIC BIAS3",
  "MIC BIAS3", "Digital Mic2",
  "DMIC4", "MIC BIAS3",
  "MIC BIAS3", "Digital Mic3",

  "DMIC5", "MIC BIAS4",
  "MIC BIAS4", "Digital Mic4",
  "DMIC6", "MIC BIAS4",
  "MIC BIAS4", "Digital Mic5",

  "IN1_HPHL", "HPHL_OUT",
  "IN2_HPHR", "HPHR_OUT",
  "IN3_AUX", "AUX_OUT",
  "TX SWR_ADC0", "ADC1_OUTPUT",
  "TX SWR_ADC1", "ADC2_OUTPUT",
  "TX SWR_ADC2", "ADC3_OUTPUT",
  "TX SWR_ADC3", "ADC4_OUTPUT",
  "TX SWR_DMIC0", "DMIC1_OUTPUT",
  "TX SWR_DMIC1", "DMIC2_OUTPUT",
  "TX SWR_DMIC2", "DMIC3_OUTPUT",
  "TX SWR_DMIC3", "DMIC4_OUTPUT",
  "TX SWR_DMIC4", "DMIC5_OUTPUT",
  "TX SWR_DMIC5", "DMIC6_OUTPUT",
  "TX SWR_DMIC6", "DMIC7_OUTPUT",
  "TX SWR_DMIC7", "DMIC8_OUTPUT",
  "WSA SRC0_INP", "SRC0",
  "WSA_TX DEC0_INP", "TX DEC0 MUX",
  "WSA_TX DEC1_INP", "TX DEC1 MUX",
  "RX_TX DEC0_INP", "TX DEC0 MUX",
  "RX_TX DEC1_INP", "TX DEC1 MUX",
  "RX_TX DEC2_INP", "TX DEC2 MUX",
  "RX_TX DEC3_INP", "TX DEC3 MUX",
  "SpkrLeft IN", "WSA_SPK1 OUT",
  "SpkrRight IN", "WSA_SPK2 OUT",
  "VA_AIF1 CAP", "VA_SWR_CLK",
  "VA_AIF2 CAP", "VA_SWR_CLK",
  "VA_AIF3 CAP", "VA_SWR_CLK",
  "VA MIC BIAS3", "Digital Mic0",
  "VA MIC BIAS3", "Digital Mic1",
  "VA MIC BIAS1", "Digital Mic2",
  "VA MIC BIAS1", "Digital Mic3",
  "VA MIC BIAS4", "Digital Mic4",
  "VA MIC BIAS4", "Digital Mic5",
  "VA DMIC0", "VA MIC BIAS3",
  "VA DMIC1", "VA MIC BIAS3",
  "VA DMIC2", "VA MIC BIAS1",
  "VA DMIC3", "VA MIC BIAS1",
  "VA DMIC4", "VA MIC BIAS4",
  "VA DMIC5", "VA MIC BIAS4",
  "VA SWR_ADC0", "VA_SWR_CLK",
  "VA SWR_ADC1", "VA_SWR_CLK",
  "VA SWR_ADC2", "VA_SWR_CLK",
  "VA SWR_ADC3", "VA_SWR_CLK",
  "VA SWR_MIC0", "VA_SWR_CLK",
  "VA SWR_MIC1", "VA_SWR_CLK",
  "VA SWR_MIC2", "VA_SWR_CLK",
  "VA SWR_MIC3", "VA_SWR_CLK",
  "VA SWR_MIC4", "VA_SWR_CLK",
  "VA SWR_MIC5", "VA_SWR_CLK",
  "VA SWR_MIC6", "VA_SWR_CLK",
  "VA SWR_MIC7", "VA_SWR_CLK",
  "VA SWR_ADC0", "ADC1_OUTPUT",
  "VA SWR_ADC1", "ADC2_OUTPUT",
  "VA SWR_ADC2", "ADC3_OUTPUT",
  "VA SWR_ADC3", "ADC4_OUTPUT",
  "VA SWR_MIC0", "DMIC1_OUTPUT",
  "VA SWR_MIC1", "DMIC2_OUTPUT",
  "VA SWR_MIC2", "DMIC3_OUTPUT",
  "VA SWR_MIC3", "DMIC4_OUTPUT",
  "VA SWR_MIC4", "DMIC5_OUTPUT",
  "VA SWR_MIC5", "DMIC6_OUTPUT",
  "VA SWR_MIC6", "DMIC7_OUTPUT",
  "VA SWR_MIC7", "DMIC8_OUTPUT";
 qcom,msm-mbhc-hphl-swh = <1>;
 qcom,msm-mbhc-gnd-swh = <1>;
 qcom,cdc-dmic01-gpios = <&cdc_dmic01_gpios>;
 qcom,cdc-dmic23-gpios = <&cdc_dmic23_gpios>;
 qcom,cdc-dmic45-gpios = <&cdc_dmic45_gpios>;


 qcom,tert-mi2s-gpios = <&cdc_tert_mi2s_gpios>;

 asoc-codec = <&stub_codec>, <&bolero>, <&ext_disp_audio_codec>;
 asoc-codec-names = "msm-stub-codec.1", "bolero_codec",
      "msm-ext-disp-audio-codec-rx";


 qcom,msm-mbhc-hs-mic-max-threshold-mv = <2600>;
 qcom,msm-mbhc-hs-mic-min-threshold-mv = <75>;
 oplus,mbhc-check-cross-conn = <0>;
        qcom,msm-mbhc-usbc-audio-supported = <1>;



 qcom,wsa-max-devs = <0>;
 oplus,speaker-pa = "maxim";

 qcom,wsa-devs = <&wsa881x_0211>, <&wsa881x_0212>,
   <&wsa881x_0213>, <&wsa881x_0214>;
 qcom,wsa-aux-dev-prefix = "SpkrLeft", "SpkrRight",
      "SpkrLeft", "SpkrRight";
 qcom,codec-max-aux-devs = <1>;
 qcom,codec-aux-devs = <&wcd938x_codec>;
 qcom,msm_audio_ssr_devs = <&audio_apr>, <&q6core>, <&lpi_tlmm>,
      <&bolero>;
};

&q6core {
 cdc_dmic01_gpios: cdc_dmic01_pinctrl {
  compatible = "qcom,msm-cdc-pinctrl";
  pinctrl-names = "aud_active", "aud_sleep";
  pinctrl-0 = <&cdc_dmic01_clk_active &cdc_dmic01_data_active>;
  pinctrl-1 = <&cdc_dmic01_clk_sleep &cdc_dmic01_data_sleep>;
  qcom,lpi-gpios;
 };

 cdc_dmic23_gpios: cdc_dmic23_pinctrl {
  compatible = "qcom,msm-cdc-pinctrl";
  pinctrl-names = "aud_active", "aud_sleep";
  pinctrl-0 = <&cdc_dmic23_clk_active &cdc_dmic23_data_active>;
  pinctrl-1 = <&cdc_dmic23_clk_sleep &cdc_dmic23_data_sleep>;
  qcom,lpi-gpios;
 };

 cdc_dmic45_gpios: cdc_dmic45_pinctrl {
  compatible = "qcom,msm-cdc-pinctrl";
  pinctrl-names = "aud_active", "aud_sleep";
  pinctrl-0 = <&cdc_dmic45_clk_active &cdc_dmic45_data_active>;
  pinctrl-1 = <&cdc_dmic45_clk_sleep &cdc_dmic45_data_sleep>;
  qcom,lpi-gpios;
  qcom,tlmm-gpio = <158>;
 };

 wsa_swr_gpios: wsa_swr_clk_data_pinctrl {
  compatible = "qcom,msm-cdc-pinctrl";
  pinctrl-names = "aud_active", "aud_sleep";
  pinctrl-0 = <&wsa_swr_clk_active &wsa_swr_data_active>;
  pinctrl-1 = <&wsa_swr_clk_sleep &wsa_swr_data_sleep>;
  qcom,lpi-gpios;
 };

 rx_swr_gpios: rx_swr_clk_data_pinctrl {
  compatible = "qcom,msm-cdc-pinctrl";
  pinctrl-names = "aud_active", "aud_sleep";
  pinctrl-0 = <&rx_swr_clk_active &rx_swr_data_active
    &rx_swr_data1_active>;
  pinctrl-1 = <&rx_swr_clk_sleep &rx_swr_data_sleep
    &rx_swr_data1_sleep>;
  qcom,lpi-gpios;
 };

 tx_swr_gpios: tx_swr_clk_data_pinctrl {
  compatible = "qcom,msm-cdc-pinctrl";
  pinctrl-names = "aud_active", "aud_sleep";
  pinctrl-0 = <&tx_swr_clk_active &tx_swr_data1_active
       &tx_swr_data2_active>;
  pinctrl-1 = <&tx_swr_clk_sleep &tx_swr_data1_sleep
       &tx_swr_data2_sleep>;
  qcom,lpi-gpios;
  qcom,tlmm-gpio = <147>;
 };
};

&soc {

 cdc_tert_mi2s_gpios: msm_cdc_pinctrl_tert{
  compatible = "qcom,msm-cdc-pinctrl";
  pinctrl-names = "aud_active", "aud_sleep";
  pinctrl-0 = <&tert_mi2s_sck_active &tert_mi2s_ws_active &tert_mi2s_sd0_active &tert_mi2s_sd1_active>;
  pinctrl-1 = <&tert_mi2s_sck_sleep &tert_mi2s_ws_sleep &tert_mi2s_sd0_sleep &tert_mi2s_sd1_sleep>;
 };


 wsa_spkr_en1: wsa_spkr_en1_pinctrl {
  compatible = "qcom,msm-cdc-pinctrl";
  pinctrl-names = "aud_active", "aud_sleep";
  pinctrl-0 = <&spkr_1_sd_n_active>;
  pinctrl-1 = <&spkr_1_sd_n_sleep>;
 };

 wsa_spkr_en2: wsa_spkr_en2_pinctrl {
  compatible = "qcom,msm-cdc-pinctrl";



 };

 wcd938x_rst_gpio: msm_cdc_pinctrl@32 {
  compatible = "qcom,msm-cdc-pinctrl";
  pinctrl-names = "aud_active", "aud_sleep";
  pinctrl-0 = <&wcd938x_reset_active>;
  pinctrl-1 = <&wcd938x_reset_sleep>;
 };

 clock_audio_wsa_1: wsa_core_clk {
  compatible = "qcom,audio-ref-clk";
  qcom,codec-ext-clk-src = <3>;
  qcom,codec-lpass-ext-clk-freq = <19200000>;
  qcom,codec-lpass-clk-id = <0x309>;
  #clock-cells = <1>;
 };

 clock_audio_wsa_2: wsa_npl_clk {
  compatible = "qcom,audio-ref-clk";
  qcom,codec-ext-clk-src = <4>;
  qcom,codec-lpass-ext-clk-freq = <19200000>;
  qcom,codec-lpass-clk-id = <0x30A>;
  #clock-cells = <1>;
 };

 clock_audio_rx_1: rx_core_clk {
  compatible = "qcom,audio-ref-clk";
  qcom,codec-ext-clk-src = <5>;
  qcom,codec-lpass-ext-clk-freq = <22579200>;
  qcom,codec-lpass-clk-id = <0x30E>;
  #clock-cells = <1>;
 };

 clock_audio_rx_2: rx_npl_clk {
  compatible = "qcom,audio-ref-clk";
  qcom,codec-ext-clk-src = <6>;
  qcom,codec-lpass-ext-clk-freq = <22579200>;
  qcom,codec-lpass-clk-id = <0x30F>;
  #clock-cells = <1>;
 };

 clock_audio_tx_1: tx_core_clk {
  compatible = "qcom,audio-ref-clk";
  qcom,codec-ext-clk-src = <7>;
  qcom,codec-lpass-ext-clk-freq = <19200000>;
  qcom,codec-lpass-clk-id = <0x30C>;
  #clock-cells = <1>;
 };

 clock_audio_tx_2: tx_npl_clk {
  compatible = "qcom,audio-ref-clk";
  qcom,codec-ext-clk-src = <8>;
  qcom,codec-lpass-ext-clk-freq = <19200000>;
  qcom,codec-lpass-clk-id = <0x30D>;
  #clock-cells = <1>;
 };

 clock_audio_va_1: va_core_clk {
  compatible = "qcom,audio-ref-clk";
  qcom,codec-ext-clk-src = <2>;
  qcom,codec-lpass-ext-clk-freq = <19200000>;
  qcom,codec-lpass-clk-id = <0x30B>;
  #clock-cells = <1>;
 };

 clock_audio_va_2: va_npl_clk {
  compatible = "qcom,audio-ref-clk";
  qcom,codec-ext-clk-src = <10>;
  qcom,codec-lpass-ext-clk-freq = <19200000>;
  qcom,codec-lpass-clk-id = <0x310>;
  #clock-cells = <1>;
 };
};
# 6 "../arch/arm64/boot/dts/vendor/qcom/kona-qrd.dtsi" 2
# 1 "../arch/arm64/boot/dts/vendor/qcom/kona-thermal-overlay.dtsi" 1


&mdss_mdp {
 #cooling-cells = <2>;
};

&thermal_zones {
 soc {
  cooling-maps {
   soc_cpu4 {
    trip = <&soc_trip>;
    cooling-device = <&cpu4_isolate 1 1>;
   };

   soc_cpu5 {
    trip = <&soc_trip>;
    cooling-device = <&cpu5_isolate 1 1>;
   };

   soc_cpu6 {
    trip = <&soc_trip>;
    cooling-device = <&cpu6_isolate 1 1>;
   };

   soc_cpu7 {
    trip = <&soc_trip>;
    cooling-device = <&cpu7_isolate 1 1>;
   };
  };
 };

 pm8150b-bcl-lvl0 {
  cooling-maps {
   vbat_cpu4 {
    trip = <&b_bcl_lvl0>;
    cooling-device = <&cpu4_isolate 1 1>;
   };

   vbat_cpu5 {
    trip = <&b_bcl_lvl0>;
    cooling-device = <&cpu5_isolate 1 1>;
   };

   vbat_gpu0 {
    trip = <&b_bcl_lvl0>;
    cooling-device = <&msm_gpu 2 2>;
   };
  };
 };

 pm8150b-bcl-lvl1 {
  cooling-maps {
   vbat_cpu6 {
    trip = <&b_bcl_lvl1>;
    cooling-device = <&cpu6_isolate 1 1>;
   };

   vbat_cpu7 {
    trip = <&b_bcl_lvl1>;
    cooling-device = <&cpu7_isolate 1 1>;
   };

   vbat_gpu1 {
    trip = <&b_bcl_lvl1>;
    cooling-device = <&msm_gpu 4 4>;
   };
  };
 };

 pm8150b-bcl-lvl2 {
  cooling-maps {
   vbat_gpu2 {
    trip = <&b_bcl_lvl2>;
    cooling-device = <&msm_gpu ((~0) - 1)
       ((~0) - 1)>;
   };
  };
 };

 pm8150l-bcl-lvl0 {
  disable-thermal-zone;
  cooling-maps {
   vph_cpu4 {
    trip = <&l_bcl_lvl0>;
    cooling-device = <&cpu4_isolate 1 1>;
   };

   vph_cpu5 {
    trip = <&l_bcl_lvl0>;
    cooling-device = <&cpu5_isolate 1 1>;
   };

   vph_gpu0 {
    trip = <&l_bcl_lvl0>;
    cooling-device = <&msm_gpu 2 2>;
   };
  };
 };

 pm8150l-bcl-lvl1 {
  disable-thermal-zone;
  cooling-maps {
   vph_cpu6 {
    trip = <&l_bcl_lvl1>;
    cooling-device = <&cpu6_isolate 1 1>;
   };

   vph_cpu7 {
    trip = <&l_bcl_lvl1>;
    cooling-device = <&cpu7_isolate 1 1>;
   };

   vph_gpu1 {
    trip = <&l_bcl_lvl1>;
    cooling-device = <&msm_gpu 4 4>;
   };
  };
 };

 pm8150l-bcl-lvl2 {
  disable-thermal-zone;
  cooling-maps {
   vph_gpu2 {
    trip = <&l_bcl_lvl2>;
    cooling-device = <&msm_gpu ((~0) - 1)
       ((~0) - 1)>;
   };
  };
 };
};
# 7 "../arch/arm64/boot/dts/vendor/qcom/kona-qrd.dtsi" 2

&vendor {
 kona_qrd_batterydata: qcom,battery-data {
  qcom,batt-id-range-pct = <15>;

# 1 "../arch/arm64/boot/dts/vendor/qcom/fg-gen4-batterydata-mlp466274-3650mah.dtsi" 1
qcom,mlp466274_3650mah_averaged_masterslave_jan21st2019 {

 qcom,max-voltage-uv = <4400000>;
 qcom,fg-cc-cv-threshold-mv = <4390>;
 qcom,fastchg-current-ma = <5325>;
 qcom,batt-id-kohm = <44>;

 qcom,jeita-hard-thresholds = <0x58cd 0x181d>;

 qcom,jeita-soft-thresholds = <0x4621 0x20b8>;

 qcom,jeita-soft-hys-thresholds = <0x4206 0x23c0>;
 qcom,jeita-fcc-ranges = <0 150 710000
    151 450 5325000
    451 550 1775000>;
 qcom,jeita-fv-ranges = <0 150 4150000
    151 450 4400000
    451 550 4150000>;
 qcom,jeita-soft-fcc-ua = <710000 1775000>;
 qcom,jeita-soft-fv-uv = <4150000 4150000>;
 qcom,battery-beta = <4250>;
 qcom,battery-type = "mlp466274_3650mah_masterslave_jan21st2019";
 qcom,therm-coefficients = <0x2318 0xd0c 0xdaf7 0xc556 0x848d>;
 qcom,therm-center-offset = <0x70>;
 qcom,rslow-normal-coeffs = <0xa9 0x15 0x87 0x0d>;
 qcom,rslow-low-coeffs = <0xae 0x0c 0x65 0xfc>;
 qcom,checksum = <0x393C>;
 qcom,gui-version = "PM855GUI - 1.0.0.13";
 qcom,fg-profile-data = [
   09 00 15 EA
   CA DC 05 E3
   99 DC 00 00
   A6 BD 4F 8A
   F9 87 88 9D
   79 9A E7 87
   48 00 A9 15
   87 0D 7C 04
   30 02 CE 07
   32 00 BF EB
   95 ED 67 D5
   16 0A 1A EB
   5C B2 FE 0D
   A9 06 23 BB
   60 00 3E 00
   3D 00 3E 00
   38 00 32 00
   33 00 38 00
   40 00 4A 00
   5A 00 60 00
   51 00 41 00
   36 00 31 00
   2E 00 3C 00
   45 64 43 00
   47 00 40 00
   60 00 54 00
   45 00 50 08
   53 08 3F 00
   66 28 61 48
   51 58 4A 0E
   47 00 D8 00
   F6 1F 7F 0D
   FA 03 53 07
   73 1C DE 0A
   82 0C 64 23
   1A 17 4E 42
   8C 55 99 03
   7D 13 79 1F
   98 05 91 0A
   2B 06 BE 1C
   32 02 67 05
   F4 02 F9 17
   27 23 72 45
   DB 52 72 13
   FE 1F 14 ED
   F1 CA CA 85
   D3 1C 8C C1
   78 05 11 BB
   4C 17 80 8B
   33 85 0F 9B
   88 80 09 80
   01 F2 F2 05
   FE 03 AC FB
   00 F8 51 DD
   44 EB F4 07
   89 F5 8C CA
   33 18 2A 00
   11 DD AB 01
   86 05 2F 03
   CE 07 32 00
   3D 03 D9 03
   45 05 01 07
   23 02 17 05
   C8 03 9F 07
   33 03 50 00
   3F 00 3F 00
   41 64 43 00
   42 F8 3F 00
   45 00 44 00
   42 00 3B 10
   45 10 3D 00
   44 20 43 40
   45 58 4B 0F
   39 00 3A 00
   44 08 56 00
   4B 00 3E 00
   3A 10 48 10
   45 00 4D 20
   5F 40 40 58
   42 10 4E 00
   4B 08 2C 10
   D8 08 B3 1F
   41 FC B9 03
   EF 06 C5 1C
   57 23 D8 45
   2D 52 7D 18
   86 03 8C 04
   5C 02 6C 12
   3F 0A 68 20
   D1 04 1D 03
   A0 05 B9 1C
   1B 03 FB 05
   1F 02 94 18
   4E 03 DD 04
   14 02 70 00
   9D 23 A2 04
   D6 02 A4 05
   E6 1C D7 03
   78 04 CB 03
   84 18 F7 02
   88 05 D7 02
   95 00 58 01
   C0 00 FA 00
   29 0E 00 00
 ];
};
# 12 "../arch/arm64/boot/dts/vendor/qcom/kona-qrd.dtsi" 2
# 1 "../arch/arm64/boot/dts/vendor/qcom/fg-gen4-batterydata-atl466274-3650mah.dtsi" 1

qcom,atl466274_3650mah_averaged_masterslave_may14th2019 {

 qcom,max-voltage-uv = <4400000>;
 qcom,fg-cc-cv-threshold-mv = <4390>;
 qcom,fastchg-current-ma = <5325>;
 qcom,batt-id-kohm = <31>;

 qcom,jeita-hard-thresholds = <0x58cd 0x181d>;

 qcom,jeita-soft-thresholds = <0x4ccc 0x20b8>;

 qcom,jeita-soft-hys-thresholds = <0x48d4 0x23c0>;
 qcom,jeita-fcc-ranges = <0 100 1065000
    101 200 1775000
    201 450 5325000
    451 550 1775000>;
 qcom,jeita-fv-ranges = <0 100 4400000
    101 200 4400000
    201 450 4400000
    451 550 4050000>;
 qcom,jeita-soft-fcc-ua = <1065000 1775000>;
 qcom,jeita-soft-fv-uv = <4400000 4050000>;
 qcom,battery-beta = <4250>;
 qcom,battery-type = "ATL466274_3650mah_masterslave_may14th2019";
 qcom,therm-coefficients = <0x2318 0xd0c 0xdaf7 0xc556 0x848d>;
 qcom,therm-center-offset = <0x70>;
 qcom,rslow-normal-coeffs = <0xb1 0xfa 0x99 0x13>;
 qcom,rslow-low-coeffs = <0x79 0x15 0x21 0xfa>;
 qcom,checksum = <0xCC95>;
 qcom,gui-version = "PM855GUI - 1.0.0.13";
 qcom,fg-profile-data = [
   09 00 CB E3
   B1 DD D0 DB
   31 D4 00 00
   9F BD BE 83
   FE 87 38 9C
   6C 87 9B 80
   1A 00 B1 FA
   99 13 B9 06
   13 FA CE 07
   32 00 3D EB
   F9 ED BF D5
   38 0A 45 DB
   BD 9C 6F 12
   8B E3 55 C4
   60 00 4A 00
   47 00 43 00
   34 00 31 00
   34 00 43 00
   40 00 42 00
   44 00 60 00
   33 00 3D 00
   47 00 3F 00
   37 00 75 00
   5D 64 49 00
   40 00 40 08
   60 00 50 00
   4C 00 58 08
   4C 10 45 00
   84 28 5D 48
   4F 58 48 0E
   45 00 D8 08
   6F 20 6F 14
   61 03 7F FD
   A0 1C E7 02
   0D 04 24 22
   9B 17 2C 42
   B2 55 61 03
   71 13 44 22
   57 05 4B 0A
   5F 04 06 1D
   D3 02 A2 05
   F5 02 30 18
   25 23 6C 45
   E4 52 95 12
   D5 1F 3F E5
   D9 CA DF BD
   E0 1C 8B C9
   5B 05 43 BB
   55 17 B2 8B
   E2 84 97 93
   84 98 09 80
   A3 03 CD 05
   66 05 3D F2
   00 F8 58 D5
   E3 E2 F7 07
   D5 EB 0A C5
   37 18 17 00
   33 E7 CB 02
   36 07 5E 03
   CE 07 32 00
   2B 03 07 04
   3D 05 D6 02
   EB 05 73 03
   9F 03 33 03
   02 05 4C 00
   3D 00 42 00
   42 64 46 00
   4A 00 3E 08
   44 F8 46 00
   46 00 3B 10
   3E 10 3B 00
   49 28 4A 48
   52 60 64 0D
   40 00 48 00
   50 08 4C 00
   39 00 3E 00
   3D 10 48 10
   42 00 51 20
   65 40 43 58
   4D 0E 48 00
   38 00 20 08
   D8 00 2D 20
   39 05 B1 0A
   33 0C BD 1C
   71 23 97 45
   8D 52 5C 18
   22 02 7F 05
   0C 02 6A 11
   3F 0A 36 20
   E5 04 25 03
   8D 05 C5 1C
   FD 02 FA 05
   37 02 88 18
   B2 03 1A 04
   DA 02 6C 00
   78 20 8C 04
   75 03 37 05
   D7 1C 3B 02
   84 05 BF 02
   93 18 11 03
   4E 05 45 03
   7A 00 1D 01
   C0 00 FA 00
   47 0E 00 00
 ];
};
# 13 "../arch/arm64/boot/dts/vendor/qcom/kona-qrd.dtsi" 2
 };
};

&qupv3_se12_2uart {
 status = "okay";
};

&pm8150a_amoled {
 status = "ok";
};

&qupv3_se6_4uart {
 status = "ok";
};
# 45 "../arch/arm64/boot/dts/vendor/qcom/kona-qrd.dtsi"
&kona_snd {
 qcom,model = "kona-qrd-snd-card";
 qcom,audio-routing =
  "AMIC2", "MIC BIAS2",
  "MIC BIAS2", "Analog Mic2",
  "TX DMIC0", "MIC BIAS3",
  "MIC BIAS3", "Digital Mic0",
  "TX DMIC1", "MIC BIAS3",
  "MIC BIAS3", "Digital Mic1",
  "TX DMIC2", "MIC BIAS1",
  "MIC BIAS1", "Digital Mic2",
  "TX DMIC3", "MIC BIAS1",
  "MIC BIAS1", "Digital Mic3",
  "TX DMIC5", "MIC BIAS4",
  "MIC BIAS4", "Digital Mic5",
  "IN1_HPHL", "HPHL_OUT",
  "IN2_HPHR", "HPHR_OUT",
  "IN3_AUX", "AUX_OUT",
  "TX SWR_ADC0", "ADC1_OUTPUT",
  "TX SWR_ADC1", "ADC2_OUTPUT",
  "TX SWR_ADC2", "ADC3_OUTPUT",
  "TX SWR_ADC3", "ADC4_OUTPUT",
  "TX SWR_DMIC0", "DMIC1_OUTPUT",
  "TX SWR_DMIC1", "DMIC2_OUTPUT",
  "TX SWR_DMIC2", "DMIC3_OUTPUT",
  "TX SWR_DMIC3", "DMIC4_OUTPUT",
  "TX SWR_DMIC4", "DMIC5_OUTPUT",
  "TX SWR_DMIC5", "DMIC6_OUTPUT",
  "TX SWR_DMIC6", "DMIC7_OUTPUT",
  "TX SWR_DMIC7", "DMIC8_OUTPUT",
  "WSA SRC0_INP", "SRC0",
  "WSA_TX DEC0_INP", "TX DEC0 MUX",
  "WSA_TX DEC1_INP", "TX DEC1 MUX",
  "RX_TX DEC0_INP", "TX DEC0 MUX",
  "RX_TX DEC1_INP", "TX DEC1 MUX",
  "RX_TX DEC2_INP", "TX DEC2 MUX",
  "RX_TX DEC3_INP", "TX DEC3 MUX",
  "SpkrRight IN", "WSA_SPK2 OUT",
  "VA_AIF1 CAP", "VA_SWR_CLK",
  "VA_AIF2 CAP", "VA_SWR_CLK",
  "VA_AIF3 CAP", "VA_SWR_CLK",
  "VA MIC BIAS3", "Digital Mic0",
  "VA MIC BIAS3", "Digital Mic1",
  "VA MIC BIAS1", "Digital Mic2",
  "VA MIC BIAS1", "Digital Mic3",
  "VA MIC BIAS4", "Digital Mic5",
  "VA DMIC0", "VA MIC BIAS3",
  "VA DMIC1", "VA MIC BIAS3",
  "VA DMIC2", "VA MIC BIAS1",
  "VA DMIC3", "VA MIC BIAS1",
  "VA DMIC5", "VA MIC BIAS4",
  "VA SWR_ADC1", "VA_SWR_CLK",
  "VA SWR_MIC0", "VA_SWR_CLK",
  "VA SWR_MIC1", "VA_SWR_CLK",
  "VA SWR_MIC2", "VA_SWR_CLK",
  "VA SWR_MIC3", "VA_SWR_CLK",
  "VA SWR_MIC4", "VA_SWR_CLK",
  "VA SWR_MIC5", "VA_SWR_CLK",
  "VA SWR_MIC6", "VA_SWR_CLK",
  "VA SWR_MIC7", "VA_SWR_CLK",
  "VA SWR_MIC0", "DMIC1_OUTPUT",
  "VA SWR_MIC1", "DMIC2_OUTPUT",
  "VA SWR_MIC2", "DMIC3_OUTPUT",
  "VA SWR_MIC3", "DMIC4_OUTPUT",
  "VA SWR_MIC4", "DMIC5_OUTPUT",
  "VA SWR_MIC5", "DMIC6_OUTPUT",
  "VA SWR_MIC6", "DMIC7_OUTPUT",
  "VA SWR_MIC7", "DMIC8_OUTPUT",
  "VA SWR_ADC1", "ADC2_OUTPUT";
 qcom,wsa-max-devs = <1>;
 qcom,wsa-devs = <&wsa881x_0212>, <&wsa881x_0214>;
 qcom,wsa-aux-dev-prefix = "SpkrRight", "SpkrRight";

 qcom,msm-mbhc-usbc-audio-supported = <1>;
 qcom,msm-mbhc-hphl-swh = <0>;
 qcom,msm-mbhc-gnd-swh = <0>;

 qcom,tert-mi2s-gpios = <&cdc_tert_mi2s_gpios>;
};

&qupv3_se1_i2c {
 status = "ok";
 qcom,clk-freq-out = <1000000>;
 #address-cells = <1>;
 #size-cells = <0>;
 nq@28 {
  compatible = "qcom,nq-nci";
  reg = <0x28>;
  qcom,nq-irq = <&tlmm 111 0x00>;
  qcom,nq-ven = <&tlmm 6 0x00>;
  qcom,nq-firm = <&tlmm 110 0x00>;
  qcom,nq-clkreq = <&tlmm 7 0x00>;
  interrupt-parent = <&tlmm>;
  interrupts = <111 0>;
  interrupt-names = "nfc_irq";
  pinctrl-names = "nfc_active", "nfc_suspend";
  pinctrl-0 = <&nfc_int_active &nfc_enable_active
    &nfc_clk_req_active>;
  pinctrl-1 = <&nfc_int_suspend &nfc_enable_suspend
    &nfc_clk_req_suspend>;
 };
};

&qupv3_se13_i2c {
 #address-cells = <1>;
 #size-cells = <0>;

 status = "ok";
 qcom,i2c-touch-active = "st,fts";

 st_fts@49 {
  compatible = "st,fts";
  reg = <0x49>;
  interrupt-parent = <&tlmm>;
  interrupts = <39 0x2008>;
  vdd-supply = <&pm8150a_l1>;
  avdd-supply = <&pm8150_l13>;
  pinctrl-names = "pmx_ts_active", "pmx_ts_suspend";
  pinctrl-0 = <&ts_active>;
  pinctrl-1 = <&ts_int_suspend &ts_reset_suspend>;
  st,irq-gpio = <&tlmm 39 0x2008>;
  st,reset-gpio = <&tlmm 38 0x00>;
  st,regulator_dvdd = "vdd";
  st,regulator_avdd = "avdd";
  panel = <&dsi_sw43404_amoled_cmd &dsi_sw43404_amoled_video
    &dsi_sw43404_amoled_fhd_plus_cmd>;
 };
};

&ufsphy_mem {
 compatible = "qcom,ufs-phy-qmp-v4";

 vdda-phy-supply = <&pm8150_l5>;
 vdda-phy-always-on;
 vdda-pll-supply = <&pm8150_l9>;
 vdda-phy-max-microamp = <89900>;
 vdda-pll-max-microamp = <18800>;

 status = "ok";
};

&ufshc_mem {
 vdd-hba-supply = <&ufs_phy_gdsc>;
 vdd-hba-fixed-regulator;
 vcc-supply = <&pm8150_l17>;
 vcc-voltage-level = <2504000 2950000>;
 vcc-low-voltage-sup;
 vccq-supply = <&pm8150_l6>;
 vccq2-supply = <&pm8150_s4>;
 vcc-max-microamp = <800000>;
 vccq-max-microamp = <800000>;
 vccq2-max-microamp = <800000>;

 qcom,vddp-ref-clk-supply = <&pm8150_l6>;
 qcom,vddp-ref-clk-max-microamp = <100>;
 qcom,vccq-parent-supply = <&pm8150a_s8>;
 qcom,vccq-parent-max-microamp = <210000>;

 status = "ok";
};

&soc {
 gpio_keys {
  compatible = "gpio-keys";
  label = "gpio-keys";

  pinctrl-names = "default";
  pinctrl-0 = <&key_vol_up_default>;

  vol_up {
   label = "volume_up";
   gpios = <&pm8150_gpios 6 1>;
   linux,input-type = <1>;
   linux,code = <115>;
   gpio-key,wakeup;
   debounce-interval = <15>;
   linux,can-disable;
  };
 };

 qcom,qbt_handler {
  compatible = "qcom,qbt-handler";
  qcom,ipc-gpio = <&tlmm 23 0>;
  pinctrl-names = "default";
  pinctrl-0 = <&key_home_default>;
  qcom,finger-detect-gpio = <&pm8150_gpios 1 0>;
 };
};

&vreg_hap_boost {
 status = "ok";
};

&pm8150b_haptics {
 qcom,vmax-mv = <1697>;
 qcom,play-rate-us = <5882>;
 vdd-supply = <&vreg_hap_boost>;

 wf_0 {

  qcom,wf-play-rate-us = <5882>;
  qcom,wf-vmax-mv = <1697>;
 };

 wf_1 {

  qcom,wf-play-rate-us = <5882>;
  qcom,wf-vmax-mv = <1697>;
 };

 wf_2 {

  qcom,wf-play-rate-us = <5882>;
  qcom,wf-vmax-mv = <1697>;
 };

 wf_3 {

  qcom,wf-play-rate-us = <5882>;
  qcom,wf-vmax-mv = <1697>;
 };

 wf_4 {

  qcom,wf-play-rate-us = <5882>;
  qcom,wf-vmax-mv = <1697>;
 };

 wf_5 {

  qcom,wf-play-rate-us = <5882>;
  qcom,wf-vmax-mv = <1697>;
 };
};

&pm8150b_vadc {
 #address-cells = <1>;
 #size-cells = <0>;

 vph_pwr@83 {
  reg = <0x83>;
  label = "vph_pwr";
  qcom,pre-scaling = <1 3>;
 };

 conn_therm@4f {
  reg = <0x4f>;
  label = "conn_therm";
  qcom,ratiometric;
  qcom,hw-settle-time = <200>;
  qcom,pre-scaling = <1 1>;
 };

 chg_sbux@99 {
  reg = <0x99>;
  label = "chg_sbux";
  qcom,pre-scaling = <1 3>;
 };

 mid_chg_div6@1e {
  reg = <0x1e>;
  label = "chg_mid";
  qcom,pre-scaling = <1 6>;
 };

 usb_in_i_uv@7 {
  reg = <0x07>;
  label = "usb_in_i_uv";
  qcom,pre-scaling = <1 1>;
 };

 usb_in_v_div_16@8 {
  reg = <0x08>;
  label = "usb_in_v_div_16";
  qcom,pre-scaling = <1 16>;
 };
};

&qupv3_se15_i2c {
 #address-cells = <1>;
 #size-cells = <0>;
 status = "ok";
 redriver: redriver@1c {
  compatible = "onnn,redriver";
  reg = <0x1c>;
  extcon = <&pm8150b_pdphy>, <&pm8150b_pdphy>;
  eq = /bits/ 8 <

    0x4 0x4 0x4 0x4

    0x6 0x4 0x4 0x6>;
  flat-gain = /bits/ 8 <

    0x3 0x1 0x1 0x3

    0x2 0x1 0x1 0x2>;
  output-comp = /bits/ 8 <

    0x3 0x3 0x3 0x3

    0x3 0x3 0x3 0x3>;
  loss-match = /bits/ 8 <

    0x1 0x3 0x3 0x1

    0x3 0x3 0x3 0x3>;
 };



# 1 "../arch/arm64/boot/dts/vendor/qcom/smb1390.dtsi" 1


smb1390: qcom,smb1390@10 {
 compatible = "qcom,i2c-pmic";
 reg = <0x10>;
 #address-cells = <1>;
 #size-cells = <0>;
 interrupt-parent = <&spmi_bus>;
 interrupts = <0x2 0xC5 0x0 8>;
 interrupt_names = "smb1390";
 interrupt-controller;
 #interrupt-cells = <3>;
 qcom,periph-map = <0x10>;
 status = "disabled";

 smb1390_revid: qcom,revid@100 {
  compatible = "qcom,qpnp-revid";
  reg = <0x100>;
 };

 smb1390_charger: qcom,charge_pump {
  compatible = "qcom,smb1390-charger-psy";
  qcom,pmic-revid = <&smb1390_revid>;
  interrupt-parent = <&smb1390>;
  status = "disabled";

  qcom,core {
   interrupts = <0x10 0x0 (2 | 1)>,
         <0x10 0x1 (2 | 1)>,
         <0x10 0x2 (2 | 1)>,
         <0x10 0x3 (2 | 1)>,
         <0x10 0x4 (2 | 1)>,
         <0x10 0x5 1>,
         <0x10 0x6 1>,
         <0x10 0x7 1>;
   interrupt-names = "switcher-off-window",
       "switcher-off-fault",
       "tsd-fault",
       "irev-fault",
       "vph-ov-hard",
       "vph-ov-soft",
       "ilim",
       "temp-alarm";
  };
 };
};

smb1390_slave: qcom,smb1390_slave@18 {
 compatible = "qcom,i2c-pmic";
 reg = <0x18>;
 #address-cells = <1>;
 #size-cells = <0>;
 qcom,periph-map = <0x10>;
 status = "disabled";

 smb1390_slave_charger: qcom,charge_pump_slave {
  compatible = "qcom,smb1390-slave";
  status = "disabled";
 };
};
# 355 "../arch/arm64/boot/dts/vendor/qcom/kona-qrd.dtsi" 2
};

&smb1390 {
 pinctrl-names = "default";
 pinctrl-0 = <&smb_stat_default>;
 status = "ok";
};

&smb1390_charger {
 io-channels = <&pm8150b_vadc 0x0e>;
 io-channel-names = "cp_die_temp";
 qcom,parallel-output-mode = <2>;
 qcom,min-ilim-ua = <750000>;
 qcom,parallel-input-mode = <1>;
 status = "ok";
};

&smb1390_slave {
 status = "ok";
};

&smb1390_slave_charger {
 status = "ok";
};

&pm8150b_charger {
 status = "ok";
 qcom,sec-charger-config = <1>;
 qcom,auto-recharge-soc = <98>;
 io-channels = <&pm8150b_vadc 0x1e>,
        <&pm8150b_vadc 0x07>,
        <&pm8150b_vadc 0x99>,
        <&pm8150b_vadc 0x83>,
        <&pm8150b_vadc 0x09>;
 io-channel-names = "mid_voltage",
      "usb_in_current",
      "sbux_res",
      "vph_voltage",
      "chg_temp";
 qcom,battery-data = <&kona_qrd_batterydata>;
 qcom,sw-jeita-enable;
 qcom,wd-bark-time-secs = <16>;
 qcom,suspend-input-on-debug-batt;
 qcom,fcc-stepping-enable;
 qcom,smb-internal-pull-kohm = <0>;
 qcom,thermal-mitigation = <5325000 4500000 4000000 3500000 3000000
    2500000 2000000 1500000 1000000 500000>;
};

&pm8150b_fg {
 status = "ok";
 qcom,battery-data = <&kona_qrd_batterydata>;
 qcom,hold-soc-while-full;
 qcom,linearize-soc;
 qcom,five-pin-battery;
 qcom,cl-wt-enable;
 qcom,soc-scale-mode-en;

 qcom,fg-esr-timer-chg-fast = <0 7>;
 qcom,fg-esr-timer-dischg-fast = <0 7>;
 qcom,fg-esr-timer-chg-slow = <0 96>;
 qcom,fg-esr-timer-dischg-slow = <0 96>;
 qcom,fg-esr-cal-soc-thresh = <26 230>;
 qcom,fg-esr-cal-temp-thresh = <10 40>;
};

&pm8150_vadc {
 #address-cells = <1>;
 #size-cells = <0>;

 vph_pwr@83 {
  reg = <0x83>;
  label = "vph_pwr";
  qcom,pre-scaling = <1 3>;
 };

 vcoin@85 {
  reg = <0x85>;
  label = "vcoin";
  qcom,pre-scaling = <1 3>;
 };

 xo_therm@4c {
  reg = <0x4c>;
  label = "xo_therm";
  qcom,ratiometric;
  qcom,hw-settle-time = <200>;
  qcom,pre-scaling = <1 1>;
 };

 skin_therm@4d {
  reg = <0x4d>;
  label = "skin_therm";
  qcom,ratiometric;
  qcom,hw-settle-time = <200>;
  qcom,pre-scaling = <1 1>;
 };

 pa_therm1@4e {
  reg = <0x4e>;
  label = "pa_therm1";
  qcom,ratiometric;
  qcom,hw-settle-time = <200>;
  qcom,pre-scaling = <1 1>;
 };
};

&pm8150l_vadc {
 #address-cells = <1>;
 #size-cells = <0>;

 vph_pwr@83 {
  reg = <0x83>;
  label = "vph_pwr";
  qcom,pre-scaling = <1 3>;
 };

 camera_flash_therm@4d {
  reg = <0x4d>;
  label = "camera_flash_therm";
  qcom,ratiometric;
  qcom,hw-settle-time = <200>;
  qcom,pre-scaling = <1 1>;
 };

 skin_msm_therm@4e {
  reg = <0x4e>;
  label = "skin_msm_therm";
  qcom,ratiometric;
  qcom,hw-settle-time = <200>;
  qcom,pre-scaling = <1 1>;
 };

 pa_therm2@4f {
  reg = <0x4f>;
  label = "pa_therm2";
  qcom,ratiometric;
  qcom,hw-settle-time = <200>;
  qcom,pre-scaling = <1 1>;
 };
};

&pm8150b_adc_tm {
 #address-cells = <1>;
 #size-cells = <0>;

 io-channels = <&pm8150b_vadc 0x4f>;

 conn_therm@4f {
  reg = <0x4f>;
  qcom,ratiometric;
  qcom,hw-settle-time = <200>;
 };
};

&pm8150_adc_tm {
 #address-cells = <1>;
 #size-cells = <0>;

 io-channels = <&pm8150_vadc 0x4c>,
   <&pm8150_vadc 0x4d>,
   <&pm8150_vadc 0x4e>;

 xo_therm@4c {
  reg = <0x4c>;
  qcom,ratiometric;
  qcom,hw-settle-time = <200>;
 };

 skin_therm@4d {
  reg = <0x4d>;
  qcom,ratiometric;
  qcom,hw-settle-time = <200>;
 };

 pa_therm1@4e {
  reg = <0x4e>;
  qcom,ratiometric;
  qcom,hw-settle-time = <200>;
 };
};

&pm8150l_adc_tm {
 #address-cells = <1>;
 #size-cells = <0>;

 camera_flash_therm@4d {
  reg = <0x4d>;
  qcom,ratiometric;
  qcom,hw-settle-time = <200>;
 };

 skin_msm_therm@4e {
  reg = <0x4e>;
  qcom,ratiometric;
  qcom,hw-settle-time = <200>;
 };

 pa_therm2@4f {
  reg = <0x4f>;
  qcom,ratiometric;
  qcom,hw-settle-time = <200>;
 };
};

&spmi_debug_bus {
 status = "ok";
};

&dsi_sw43404_amoled_cmd {
 qcom,panel-supply-entries = <&dsi_panel_pwr_supply>;
 qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
 qcom,mdss-dsi-bl-min-level = <1>;
 qcom,mdss-dsi-bl-max-level = <1023>;
 qcom,mdss-brightness-max-level = <255>;
 qcom,platform-te-gpio = <&tlmm 66 0>;
 qcom,platform-reset-gpio = <&tlmm 75 0>;
 qcom,mdss-dsi-panel-test-pin = <&tlmm 46 0>;
};

&dsi_sw43404_amoled_video {
 qcom,panel-supply-entries = <&dsi_panel_pwr_supply>;
 qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
 qcom,mdss-dsi-bl-min-level = <1>;
 qcom,mdss-dsi-bl-max-level = <1023>;
 qcom,mdss-brightness-max-level = <255>;
 qcom,platform-reset-gpio = <&tlmm 75 0>;
 qcom,mdss-dsi-panel-test-pin = <&tlmm 46 0>;
};

&dsi_sw43404_amoled_fhd_plus_cmd {
 qcom,panel-supply-entries = <&dsi_panel_pwr_supply>;
 qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
 qcom,mdss-dsi-bl-min-level = <1>;
 qcom,mdss-dsi-bl-max-level = <1023>;
 qcom,mdss-brightness-max-level = <255>;
 qcom,platform-te-gpio = <&tlmm 66 0>;
 qcom,platform-reset-gpio = <&tlmm 75 0>;
 qcom,mdss-dsi-panel-test-pin = <&tlmm 46 0>;
};

&dsi_sim_cmd {
 qcom,panel-supply-entries = <&dsi_panel_pwr_supply>;
 qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
 qcom,platform-reset-gpio = <&tlmm 75 0>;
};

&dsi_sim_vid {
 qcom,panel-supply-entries = <&dsi_panel_pwr_supply>;
 qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
 qcom,platform-reset-gpio = <&tlmm 75 0>;
};

&dsi_sim_dsc_375_cmd {
 qcom,panel-supply-entries = <&dsi_panel_pwr_supply>;
 qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
 qcom,platform-reset-gpio = <&tlmm 75 0>;
};

&dsi_sim_dsc_10b_cmd {
 qcom,panel-supply-entries = <&dsi_panel_pwr_supply>;
 qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
 qcom,platform-reset-gpio = <&tlmm 75 0>;
};


&sde_dsi {
 qcom,dsi-default-panel = <&dsi_oppo19065_samsung_1440_3168_dsc_cmd>;
};

&thermal_zones {
 conn-therm-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&pm8150b_adc_tm 0x4f>;
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 xo-therm-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&pm8150_adc_tm 0x4c>;
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 skin-therm-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&pm8150_adc_tm 0x4d>;
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 mmw-pa1-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&pm8150_adc_tm 0x4e>;
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 camera-therm-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&pm8150l_adc_tm 0x4d>;
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 skin-msm-therm-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&pm8150l_adc_tm 0x4e>;
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };

   active-config1 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 mmw-pa2-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&pm8150l_adc_tm 0x4f>;
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 gpu-skin-avg-step {
  polling-delay-passive = <1000>;
  polling-delay = <5000>;
  thermal-governor = "step_wise";
  trips {
   virt_trip: virt-trip {
    temperature = <64600>;
    hysteresis = <2000>;
    type = "passive";
   };
  };

  cooling-maps {
   gpu_cdev {
    trip = <&virt_trip>;
    cooling-device = <&msm_gpu 0 1>;
   };
  };
 };

 skin-msm-therm-step {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "step_wise";
  thermal-sensors = <&pm8150l_adc_tm 0x4e>;
  wake-capable-sensor;
  trips {
   skin_trip: skin-config0 {
    temperature = <46000>;
    hysteresis = <0>;
    type = "passive";
   };
  };

  cooling-maps {
   lcd_cdev {
    trip = <&skin_trip>;
    cooling-device = <&mdss_mdp 153 153>;
   };
  };
 };

 xo-therm-step {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "step_wise";
  thermal-sensors = <&pm8150_adc_tm 0x4c>;

  trips {
   xo_lvl0: active-config0 {
    temperature = <42000>;
    hysteresis = <2000>;
    type = "passive";
   };

   xo_lvl1: active-config1 {
    temperature = <46000>;
    hysteresis = <2000>;
    type = "passive";
   };

   xo_lvl2: active-config2 {
    temperature = <56000>;
    hysteresis = <6000>;
    type = "passive";
   };
  };

  cooling-maps {
   xo_skin_lvl0 {
    trip = <&xo_lvl0>;
    cooling-device = <&modem_mmw_skin2 1 1>;
   };

   xo_skin_lvl1 {
    trip = <&xo_lvl1>;
    cooling-device = <&modem_mmw_skin2 2 2>;
   };

   xo_skin_lvl2 {
    trip = <&xo_lvl2>;
    cooling-device = <&modem_mmw_skin2 3 3>;
   };
  };
 };

 mmw-pa1-step {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "step_wise";
  thermal-sensors = <&pm8150_adc_tm 0x4e>;

  trips {
   pa1_lvl0: active-config0 {
    temperature = <44000>;
    hysteresis = <5000>;
    type = "passive";
   };

   pa1_lvl1: active-config1 {
    temperature = <48000>;
    hysteresis = <2000>;
    type = "passive";
   };

   pa1_lvl2: active-config2 {
    temperature = <56000>;
    hysteresis = <6000>;
    type = "passive";
   };
  };

  cooling-maps {
   pa1_skin_lvl0 {
    trip = <&pa1_lvl0>;
    cooling-device = <&modem_mmw_skin0 1 1>;
   };

   pa1_skin_lvl1 {
    trip = <&pa1_lvl1>;
    cooling-device = <&modem_mmw_skin0 2 2>;
   };

   pa1_skin_lvl2 {
    trip = <&pa1_lvl2>;
    cooling-device = <&modem_mmw_skin0 3 3>;
   };
  };
 };

 mmw-pa2-step {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "step_wise";
  thermal-sensors = <&pm8150l_adc_tm 0x4f>;

  trips {
   pa2_lvl0: active-config0 {
    temperature = <42000>;
    hysteresis = <4000>;
    type = "passive";
   };

   pa2_lvl1: active-config1 {
    temperature = <46000>;
    hysteresis = <2000>;
    type = "passive";
   };

   pa2_lvl2: active-config2 {
    temperature = <56000>;
    hysteresis = <6000>;
    type = "passive";
   };
  };

  cooling-maps {
   pa2_skin_lvl0 {
    trip = <&pa2_lvl0>;
    cooling-device = <&modem_mmw_skin1 1 1>;
   };

   pa2_skin_lvl1 {
    trip = <&pa2_lvl1>;
    cooling-device = <&modem_mmw_skin1 2 2>;
   };

   pa2_skin_lvl2 {
    trip = <&pa2_lvl2>;
    cooling-device = <&modem_mmw_skin1 3 3>;
   };
  };
 };

 skin-therm-step {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "step_wise";
  thermal-sensors = <&pm8150_adc_tm 0x4d>;
  wake-capable-sensor;
  disable-thermal-zone;

  trips {
   skin_therm0: active-config0 {
    temperature = <62000>;
    hysteresis = <5000>;
    type = "passive";
   };

   skin_therm1: active-config1 {
    temperature = <65000>;
    hysteresis = <5000>;
    type = "passive";
   };

   skin_therm2: active-config2 {
    temperature = <72000>;
    hysteresis = <2000>;
    type = "passive";
   };
  };

  cooling-maps {
   skin_lvl0 {
    trip = <&skin_therm0>;
    cooling-device = <&modem_skin 1 1>;
   };

   skin_lvl1 {
    trip = <&skin_therm1>;
    cooling-device = <&modem_skin 2 2>;
   };

   skin_lvl2 {
    trip = <&skin_therm2>;
    cooling-device = <&modem_skin 3 3>;
   };
  };

 };
};

&sdhc_2 {
 vdd-supply = <&pm8150a_l9>;
 qcom,vdd-voltage-level = <2950000 2960000>;
 qcom,vdd-current-level = <200 800000>;

 vdd-io-supply = <&pm8150a_l6>;
 qcom,vdd-io-voltage-level = <1808000 2960000>;
 qcom,vdd-io-current-level = <200 22000>;

 pinctrl-names = "active", "sleep";
 pinctrl-0 = <&sdc2_clk_on &sdc2_cmd_on &sdc2_data_on &storage_cd>;
 pinctrl-1 = <&sdc2_clk_off &sdc2_cmd_off &sdc2_data_off &storage_cd>;

 cd-gpios = <&tlmm 77 1>;

 status = "ok";
};

&vendor {
 bluetooth: bt_qca6390 {
  compatible = "qca,qca6390";
  pinctrl-names = "default";
  pinctrl-0 = <&bt_en_sleep>;
  qca,bt-reset-gpio = <&tlmm 21 0>;
  qca,bt-sw-ctrl-gpio = <&tlmm 124 0>;
  qca,bt-vdd-aon-supply = <&pm8150_s6>;
  qca,bt-vdd-dig-supply = <&pm8009_s2>;
  qca,bt-vdd-rfa1-supply = <&pm8150_s5>;
  qca,bt-vdd-rfa2-supply = <&pm8150a_s8>;
  qca,bt-vdd-asd-supply = <&pm8150_l16>;

  qca,bt-vdd-aon-voltage-level = <950000 950000>;
  qca,bt-vdd-dig-voltage-level = <950000 952000>;
  qca,bt-vdd-rfa1-voltage-level = <1900000 1900000>;
  qca,bt-vdd-rfa2-voltage-level = <1350000 1350000>;
  qca,bt-vdd-asd-voltage-level = <3024000 3304000>;

  qca,bt-vdd-asd-current-level = <10000>;
 };
};

&usb0 {
 dwc3@a600000 {
  maximum-speed = "super-speed-plus";
 };
};

&usb1 {
 qcom,default-mode-none;
};

&wil6210 {
 status = "ok";
};

&usb2_phy0 {
 qcom,param-override-seq =
  <0xc7 0x6c
  0x0f 0x70
  0x03 0x74>;
};
# 5 "../arch/arm64/boot/dts/vendor/qcom/kona-qrd.dts" 2

/ {
 model = "Qualcomm Technologies, Inc. kona QRD";
 compatible = "qcom,kona-qrd", "qcom,kona", "qcom,qrd";
 qcom,board-id = <11 0>;
};
