Vivado Simulator 2017.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVivado2017.1/Vivado/2017.1/bin/unwrapped/win64.o/xelab.exe -wto cb7bbf1433d34de7b2427441b30068d6 --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot PN24_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.PN24_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "PN24_tb_time_synth.sdf", for root module "PN24_tb/PN128".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "PN24_tb_time_synth.sdf", for root module "PN24_tb/PN128".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.CARRY4
Compiling module xil_defaultlib.CtrlSignal128
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.OBUF
Compiling module xil_defaultlib.CtrlSignal64_1
Compiling module xil_defaultlib.BenesNetwork64
Compiling module xil_defaultlib.CtrlSignal64
Compiling module xil_defaultlib.BenesNetwork64_0
Compiling module xil_defaultlib.BenesNetwork128
Compiling module xil_defaultlib.PN24_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot PN24_tb_time_synth
