{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 19 16:25:14 2014 " "Info: Processing started: Wed Feb 19 16:25:14 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Lab2 -c Lab2 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Lab2 -c Lab2 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "g01_BCD_to_display.vhd" "" { Text "P:/DSDLabs/Lab2/g01_BCD_to_display.vhd" 17 -1 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "clk " "Info: No valid register-to-register data paths exist for clock \"clk\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "g01_binary_to_BCD:BCD\|lpm_rom:bcd_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_v111:auto_generated\|ram_block1a0~porta_address_reg4 bin\[4\] clk 0.690 ns memory " "Info: tsu for memory \"g01_binary_to_BCD:BCD\|lpm_rom:bcd_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_v111:auto_generated\|ram_block1a0~porta_address_reg4\" (data pin = \"bin\[4\]\", clock pin = \"clk\") is 0.690 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.584 ns + Longest pin memory " "Info: + Longest pin to memory delay is 3.584 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.006 ns) 1.006 ns bin\[4\] 1 PIN PIN_W12 1 " "Info: 1: + IC(0.000 ns) + CELL(1.006 ns) = 1.006 ns; Loc. = PIN_W12; Fanout = 1; PIN Node = 'bin\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bin[4] } "NODE_NAME" } } { "g01_BCD_to_display.vhd" "" { Text "P:/DSDLabs/Lab2/g01_BCD_to_display.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.419 ns) + CELL(0.159 ns) 3.584 ns g01_binary_to_BCD:BCD\|lpm_rom:bcd_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_v111:auto_generated\|ram_block1a0~porta_address_reg4 2 MEM M4K_X17_Y16 8 " "Info: 2: + IC(2.419 ns) + CELL(0.159 ns) = 3.584 ns; Loc. = M4K_X17_Y16; Fanout = 8; MEM Node = 'g01_binary_to_BCD:BCD\|lpm_rom:bcd_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_v111:auto_generated\|ram_block1a0~porta_address_reg4'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.578 ns" { bin[4] g01_binary_to_BCD:BCD|lpm_rom:bcd_table|altrom:srom|altsyncram:rom_block|altsyncram_v111:auto_generated|ram_block1a0~porta_address_reg4 } "NODE_NAME" } } { "db/altsyncram_v111.tdf" "" { Text "P:/DSDLabs/Lab2/db/altsyncram_v111.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.165 ns ( 32.51 % ) " "Info: Total cell delay = 1.165 ns ( 32.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.419 ns ( 67.49 % ) " "Info: Total interconnect delay = 2.419 ns ( 67.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.584 ns" { bin[4] g01_binary_to_BCD:BCD|lpm_rom:bcd_table|altrom:srom|altsyncram:rom_block|altsyncram_v111:auto_generated|ram_block1a0~porta_address_reg4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "3.584 ns" { bin[4] {} bin[4]~combout {} g01_binary_to_BCD:BCD|lpm_rom:bcd_table|altrom:srom|altsyncram:rom_block|altsyncram_v111:auto_generated|ram_block1a0~porta_address_reg4 {} } { 0.000ns 0.000ns 2.419ns } { 0.000ns 1.006ns 0.159ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.040 ns + " "Info: + Micro setup delay of destination is 0.040 ns" {  } { { "db/altsyncram_v111.tdf" "" { Text "P:/DSDLabs/Lab2/db/altsyncram_v111.tdf" 34 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.934 ns - Shortest memory " "Info: - Shortest clock path from clock \"clk\" to destination memory is 2.934 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "g01_BCD_to_display.vhd" "" { Text "P:/DSDLabs/Lab2/g01_BCD_to_display.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G2 6 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 6; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "g01_BCD_to_display.vhd" "" { Text "P:/DSDLabs/Lab2/g01_BCD_to_display.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.923 ns) + CELL(0.747 ns) 2.934 ns g01_binary_to_BCD:BCD\|lpm_rom:bcd_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_v111:auto_generated\|ram_block1a0~porta_address_reg4 3 MEM M4K_X17_Y16 8 " "Info: 3: + IC(0.923 ns) + CELL(0.747 ns) = 2.934 ns; Loc. = M4K_X17_Y16; Fanout = 8; MEM Node = 'g01_binary_to_BCD:BCD\|lpm_rom:bcd_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_v111:auto_generated\|ram_block1a0~porta_address_reg4'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.670 ns" { clk~clkctrl g01_binary_to_BCD:BCD|lpm_rom:bcd_table|altrom:srom|altsyncram:rom_block|altsyncram_v111:auto_generated|ram_block1a0~porta_address_reg4 } "NODE_NAME" } } { "db/altsyncram_v111.tdf" "" { Text "P:/DSDLabs/Lab2/db/altsyncram_v111.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.773 ns ( 60.43 % ) " "Info: Total cell delay = 1.773 ns ( 60.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.161 ns ( 39.57 % ) " "Info: Total interconnect delay = 1.161 ns ( 39.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.934 ns" { clk clk~clkctrl g01_binary_to_BCD:BCD|lpm_rom:bcd_table|altrom:srom|altsyncram:rom_block|altsyncram_v111:auto_generated|ram_block1a0~porta_address_reg4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.934 ns" { clk {} clk~combout {} clk~clkctrl {} g01_binary_to_BCD:BCD|lpm_rom:bcd_table|altrom:srom|altsyncram:rom_block|altsyncram_v111:auto_generated|ram_block1a0~porta_address_reg4 {} } { 0.000ns 0.000ns 0.238ns 0.923ns } { 0.000ns 1.026ns 0.000ns 0.747ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.584 ns" { bin[4] g01_binary_to_BCD:BCD|lpm_rom:bcd_table|altrom:srom|altsyncram:rom_block|altsyncram_v111:auto_generated|ram_block1a0~porta_address_reg4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "3.584 ns" { bin[4] {} bin[4]~combout {} g01_binary_to_BCD:BCD|lpm_rom:bcd_table|altrom:srom|altsyncram:rom_block|altsyncram_v111:auto_generated|ram_block1a0~porta_address_reg4 {} } { 0.000ns 0.000ns 2.419ns } { 0.000ns 1.006ns 0.159ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.934 ns" { clk clk~clkctrl g01_binary_to_BCD:BCD|lpm_rom:bcd_table|altrom:srom|altsyncram:rom_block|altsyncram_v111:auto_generated|ram_block1a0~porta_address_reg4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.934 ns" { clk {} clk~combout {} clk~clkctrl {} g01_binary_to_BCD:BCD|lpm_rom:bcd_table|altrom:srom|altsyncram:rom_block|altsyncram_v111:auto_generated|ram_block1a0~porta_address_reg4 {} } { 0.000ns 0.000ns 0.238ns 0.923ns } { 0.000ns 1.026ns 0.000ns 0.747ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk segments1\[6\] g01_binary_to_BCD:BCD\|lpm_rom:bcd_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_v111:auto_generated\|ram_block1a0~porta_address_reg0 13.375 ns memory " "Info: tco from clock \"clk\" to destination pin \"segments1\[6\]\" through memory \"g01_binary_to_BCD:BCD\|lpm_rom:bcd_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_v111:auto_generated\|ram_block1a0~porta_address_reg0\" is 13.375 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.934 ns + Longest memory " "Info: + Longest clock path from clock \"clk\" to source memory is 2.934 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "g01_BCD_to_display.vhd" "" { Text "P:/DSDLabs/Lab2/g01_BCD_to_display.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G2 6 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 6; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "g01_BCD_to_display.vhd" "" { Text "P:/DSDLabs/Lab2/g01_BCD_to_display.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.923 ns) + CELL(0.747 ns) 2.934 ns g01_binary_to_BCD:BCD\|lpm_rom:bcd_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_v111:auto_generated\|ram_block1a0~porta_address_reg0 3 MEM M4K_X17_Y16 8 " "Info: 3: + IC(0.923 ns) + CELL(0.747 ns) = 2.934 ns; Loc. = M4K_X17_Y16; Fanout = 8; MEM Node = 'g01_binary_to_BCD:BCD\|lpm_rom:bcd_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_v111:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.670 ns" { clk~clkctrl g01_binary_to_BCD:BCD|lpm_rom:bcd_table|altrom:srom|altsyncram:rom_block|altsyncram_v111:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_v111.tdf" "" { Text "P:/DSDLabs/Lab2/db/altsyncram_v111.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.773 ns ( 60.43 % ) " "Info: Total cell delay = 1.773 ns ( 60.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.161 ns ( 39.57 % ) " "Info: Total interconnect delay = 1.161 ns ( 39.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.934 ns" { clk clk~clkctrl g01_binary_to_BCD:BCD|lpm_rom:bcd_table|altrom:srom|altsyncram:rom_block|altsyncram_v111:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.934 ns" { clk {} clk~combout {} clk~clkctrl {} g01_binary_to_BCD:BCD|lpm_rom:bcd_table|altrom:srom|altsyncram:rom_block|altsyncram_v111:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.238ns 0.923ns } { 0.000ns 1.026ns 0.000ns 0.747ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.234 ns + " "Info: + Micro clock to output delay of source is 0.234 ns" {  } { { "db/altsyncram_v111.tdf" "" { Text "P:/DSDLabs/Lab2/db/altsyncram_v111.tdf" 34 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.207 ns + Longest memory pin " "Info: + Longest memory to pin delay is 10.207 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns g01_binary_to_BCD:BCD\|lpm_rom:bcd_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_v111:auto_generated\|ram_block1a0~porta_address_reg0 1 MEM M4K_X17_Y16 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X17_Y16; Fanout = 8; MEM Node = 'g01_binary_to_BCD:BCD\|lpm_rom:bcd_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_v111:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g01_binary_to_BCD:BCD|lpm_rom:bcd_table|altrom:srom|altsyncram:rom_block|altsyncram_v111:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_v111.tdf" "" { Text "P:/DSDLabs/Lab2/db/altsyncram_v111.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.377 ns) 3.377 ns g01_binary_to_BCD:BCD\|lpm_rom:bcd_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_v111:auto_generated\|q_a\[6\] 2 MEM M4K_X17_Y16 7 " "Info: 2: + IC(0.000 ns) + CELL(3.377 ns) = 3.377 ns; Loc. = M4K_X17_Y16; Fanout = 7; MEM Node = 'g01_binary_to_BCD:BCD\|lpm_rom:bcd_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_v111:auto_generated\|q_a\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.377 ns" { g01_binary_to_BCD:BCD|lpm_rom:bcd_table|altrom:srom|altsyncram:rom_block|altsyncram_v111:auto_generated|ram_block1a0~porta_address_reg0 g01_binary_to_BCD:BCD|lpm_rom:bcd_table|altrom:srom|altsyncram:rom_block|altsyncram_v111:auto_generated|q_a[6] } "NODE_NAME" } } { "db/altsyncram_v111.tdf" "" { Text "P:/DSDLabs/Lab2/db/altsyncram_v111.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.283 ns) + CELL(0.545 ns) 6.205 ns g01_7_segment_decoder:seg1\|Mux1~0 3 COMB LCCOMB_X4_Y20_N12 1 " "Info: 3: + IC(2.283 ns) + CELL(0.545 ns) = 6.205 ns; Loc. = LCCOMB_X4_Y20_N12; Fanout = 1; COMB Node = 'g01_7_segment_decoder:seg1\|Mux1~0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.828 ns" { g01_binary_to_BCD:BCD|lpm_rom:bcd_table|altrom:srom|altsyncram:rom_block|altsyncram_v111:auto_generated|q_a[6] g01_7_segment_decoder:seg1|Mux1~0 } "NODE_NAME" } } { "g01_7_segment_decoder.vhd" "" { Text "P:/DSDLabs/Lab2/g01_7_segment_decoder.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.142 ns) + CELL(2.860 ns) 10.207 ns segments1\[6\] 4 PIN PIN_D1 0 " "Info: 4: + IC(1.142 ns) + CELL(2.860 ns) = 10.207 ns; Loc. = PIN_D1; Fanout = 0; PIN Node = 'segments1\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "4.002 ns" { g01_7_segment_decoder:seg1|Mux1~0 segments1[6] } "NODE_NAME" } } { "g01_BCD_to_display.vhd" "" { Text "P:/DSDLabs/Lab2/g01_BCD_to_display.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.782 ns ( 66.44 % ) " "Info: Total cell delay = 6.782 ns ( 66.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.425 ns ( 33.56 % ) " "Info: Total interconnect delay = 3.425 ns ( 33.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "10.207 ns" { g01_binary_to_BCD:BCD|lpm_rom:bcd_table|altrom:srom|altsyncram:rom_block|altsyncram_v111:auto_generated|ram_block1a0~porta_address_reg0 g01_binary_to_BCD:BCD|lpm_rom:bcd_table|altrom:srom|altsyncram:rom_block|altsyncram_v111:auto_generated|q_a[6] g01_7_segment_decoder:seg1|Mux1~0 segments1[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "10.207 ns" { g01_binary_to_BCD:BCD|lpm_rom:bcd_table|altrom:srom|altsyncram:rom_block|altsyncram_v111:auto_generated|ram_block1a0~porta_address_reg0 {} g01_binary_to_BCD:BCD|lpm_rom:bcd_table|altrom:srom|altsyncram:rom_block|altsyncram_v111:auto_generated|q_a[6] {} g01_7_segment_decoder:seg1|Mux1~0 {} segments1[6] {} } { 0.000ns 0.000ns 2.283ns 1.142ns } { 0.000ns 3.377ns 0.545ns 2.860ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.934 ns" { clk clk~clkctrl g01_binary_to_BCD:BCD|lpm_rom:bcd_table|altrom:srom|altsyncram:rom_block|altsyncram_v111:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.934 ns" { clk {} clk~combout {} clk~clkctrl {} g01_binary_to_BCD:BCD|lpm_rom:bcd_table|altrom:srom|altsyncram:rom_block|altsyncram_v111:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.238ns 0.923ns } { 0.000ns 1.026ns 0.000ns 0.747ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "10.207 ns" { g01_binary_to_BCD:BCD|lpm_rom:bcd_table|altrom:srom|altsyncram:rom_block|altsyncram_v111:auto_generated|ram_block1a0~porta_address_reg0 g01_binary_to_BCD:BCD|lpm_rom:bcd_table|altrom:srom|altsyncram:rom_block|altsyncram_v111:auto_generated|q_a[6] g01_7_segment_decoder:seg1|Mux1~0 segments1[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "10.207 ns" { g01_binary_to_BCD:BCD|lpm_rom:bcd_table|altrom:srom|altsyncram:rom_block|altsyncram_v111:auto_generated|ram_block1a0~porta_address_reg0 {} g01_binary_to_BCD:BCD|lpm_rom:bcd_table|altrom:srom|altsyncram:rom_block|altsyncram_v111:auto_generated|q_a[6] {} g01_7_segment_decoder:seg1|Mux1~0 {} segments1[6] {} } { 0.000ns 0.000ns 2.283ns 1.142ns } { 0.000ns 3.377ns 0.545ns 2.860ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "g01_binary_to_BCD:BCD\|lpm_rom:bcd_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_v111:auto_generated\|ram_block1a0~porta_address_reg2 bin\[2\] clk 0.186 ns memory " "Info: th for memory \"g01_binary_to_BCD:BCD\|lpm_rom:bcd_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_v111:auto_generated\|ram_block1a0~porta_address_reg2\" (data pin = \"bin\[2\]\", clock pin = \"clk\") is 0.186 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.934 ns + Longest memory " "Info: + Longest clock path from clock \"clk\" to destination memory is 2.934 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "g01_BCD_to_display.vhd" "" { Text "P:/DSDLabs/Lab2/g01_BCD_to_display.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G2 6 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 6; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "g01_BCD_to_display.vhd" "" { Text "P:/DSDLabs/Lab2/g01_BCD_to_display.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.923 ns) + CELL(0.747 ns) 2.934 ns g01_binary_to_BCD:BCD\|lpm_rom:bcd_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_v111:auto_generated\|ram_block1a0~porta_address_reg2 3 MEM M4K_X17_Y16 8 " "Info: 3: + IC(0.923 ns) + CELL(0.747 ns) = 2.934 ns; Loc. = M4K_X17_Y16; Fanout = 8; MEM Node = 'g01_binary_to_BCD:BCD\|lpm_rom:bcd_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_v111:auto_generated\|ram_block1a0~porta_address_reg2'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.670 ns" { clk~clkctrl g01_binary_to_BCD:BCD|lpm_rom:bcd_table|altrom:srom|altsyncram:rom_block|altsyncram_v111:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } } { "db/altsyncram_v111.tdf" "" { Text "P:/DSDLabs/Lab2/db/altsyncram_v111.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.773 ns ( 60.43 % ) " "Info: Total cell delay = 1.773 ns ( 60.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.161 ns ( 39.57 % ) " "Info: Total interconnect delay = 1.161 ns ( 39.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.934 ns" { clk clk~clkctrl g01_binary_to_BCD:BCD|lpm_rom:bcd_table|altrom:srom|altsyncram:rom_block|altsyncram_v111:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.934 ns" { clk {} clk~combout {} clk~clkctrl {} g01_binary_to_BCD:BCD|lpm_rom:bcd_table|altrom:srom|altsyncram:rom_block|altsyncram_v111:auto_generated|ram_block1a0~porta_address_reg2 {} } { 0.000ns 0.000ns 0.238ns 0.923ns } { 0.000ns 1.026ns 0.000ns 0.747ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.250 ns + " "Info: + Micro hold delay of destination is 0.250 ns" {  } { { "db/altsyncram_v111.tdf" "" { Text "P:/DSDLabs/Lab2/db/altsyncram_v111.tdf" 34 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.998 ns - Shortest pin memory " "Info: - Shortest pin to memory delay is 2.998 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.036 ns) 1.036 ns bin\[2\] 1 PIN PIN_M22 1 " "Info: 1: + IC(0.000 ns) + CELL(1.036 ns) = 1.036 ns; Loc. = PIN_M22; Fanout = 1; PIN Node = 'bin\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bin[2] } "NODE_NAME" } } { "g01_BCD_to_display.vhd" "" { Text "P:/DSDLabs/Lab2/g01_BCD_to_display.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.803 ns) + CELL(0.159 ns) 2.998 ns g01_binary_to_BCD:BCD\|lpm_rom:bcd_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_v111:auto_generated\|ram_block1a0~porta_address_reg2 2 MEM M4K_X17_Y16 8 " "Info: 2: + IC(1.803 ns) + CELL(0.159 ns) = 2.998 ns; Loc. = M4K_X17_Y16; Fanout = 8; MEM Node = 'g01_binary_to_BCD:BCD\|lpm_rom:bcd_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_v111:auto_generated\|ram_block1a0~porta_address_reg2'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.962 ns" { bin[2] g01_binary_to_BCD:BCD|lpm_rom:bcd_table|altrom:srom|altsyncram:rom_block|altsyncram_v111:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } } { "db/altsyncram_v111.tdf" "" { Text "P:/DSDLabs/Lab2/db/altsyncram_v111.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.195 ns ( 39.86 % ) " "Info: Total cell delay = 1.195 ns ( 39.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.803 ns ( 60.14 % ) " "Info: Total interconnect delay = 1.803 ns ( 60.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.998 ns" { bin[2] g01_binary_to_BCD:BCD|lpm_rom:bcd_table|altrom:srom|altsyncram:rom_block|altsyncram_v111:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.998 ns" { bin[2] {} bin[2]~combout {} g01_binary_to_BCD:BCD|lpm_rom:bcd_table|altrom:srom|altsyncram:rom_block|altsyncram_v111:auto_generated|ram_block1a0~porta_address_reg2 {} } { 0.000ns 0.000ns 1.803ns } { 0.000ns 1.036ns 0.159ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.934 ns" { clk clk~clkctrl g01_binary_to_BCD:BCD|lpm_rom:bcd_table|altrom:srom|altsyncram:rom_block|altsyncram_v111:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.934 ns" { clk {} clk~combout {} clk~clkctrl {} g01_binary_to_BCD:BCD|lpm_rom:bcd_table|altrom:srom|altsyncram:rom_block|altsyncram_v111:auto_generated|ram_block1a0~porta_address_reg2 {} } { 0.000ns 0.000ns 0.238ns 0.923ns } { 0.000ns 1.026ns 0.000ns 0.747ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.998 ns" { bin[2] g01_binary_to_BCD:BCD|lpm_rom:bcd_table|altrom:srom|altsyncram:rom_block|altsyncram_v111:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.998 ns" { bin[2] {} bin[2]~combout {} g01_binary_to_BCD:BCD|lpm_rom:bcd_table|altrom:srom|altsyncram:rom_block|altsyncram_v111:auto_generated|ram_block1a0~porta_address_reg2 {} } { 0.000ns 0.000ns 1.803ns } { 0.000ns 1.036ns 0.159ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "212 " "Info: Peak virtual memory: 212 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 19 16:25:15 2014 " "Info: Processing ended: Wed Feb 19 16:25:15 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
