
bin/Debug/proj2.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         000000dc  00800100  000028b2  00002946  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         0000288a  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .siminfo      00000028  0000288a  0000288a  0000291e  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .bss          000001bb  008001dc  008001dc  00002a22  2**0
                  ALLOC
  4 .stab         000034c8  00000000  00000000  00002a24  2**2
                  CONTENTS, READONLY, DEBUGGING
  5 .stabstr      00001e68  00000000  00000000  00005eec  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .comment      00000011  00000000  00000000  00007d54  2**0
                  CONTENTS, READONLY
  7 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00007d68  2**2
                  CONTENTS, READONLY
  8 .debug_info   000005f4  00000000  00000000  00007da8  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 000005a2  00000000  00000000  0000839c  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_line   0000001a  00000000  00000000  0000893e  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    00000208  00000000  00000000  00008958  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 34 00 	jmp	0x68	; 0x68 <__ctors_end>
       4:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
       8:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
       c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      10:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      14:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      18:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      1c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      20:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      24:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      28:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      2c:	0c 94 a1 06 	jmp	0xd42	; 0xd42 <__vector_11>
      30:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      34:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      38:	0c 94 ab 02 	jmp	0x556	; 0x556 <__vector_14>
      3c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      40:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      44:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      48:	0c 94 6f 0f 	jmp	0x1ede	; 0x1ede <__vector_18>
      4c:	0c 94 a0 0f 	jmp	0x1f40	; 0x1f40 <__vector_19>
      50:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      54:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      58:	0c 94 da 03 	jmp	0x7b4	; 0x7b4 <__vector_22>
      5c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      60:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      64:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>

00000068 <__ctors_end>:
      68:	11 24       	eor	r1, r1
      6a:	1f be       	out	0x3f, r1	; 63
      6c:	cf ef       	ldi	r28, 0xFF	; 255
      6e:	d8 e0       	ldi	r29, 0x08	; 8
      70:	de bf       	out	0x3e, r29	; 62
      72:	cd bf       	out	0x3d, r28	; 61

00000074 <__do_copy_data>:
      74:	11 e0       	ldi	r17, 0x01	; 1
      76:	a0 e0       	ldi	r26, 0x00	; 0
      78:	b1 e0       	ldi	r27, 0x01	; 1
      7a:	e2 eb       	ldi	r30, 0xB2	; 178
      7c:	f8 e2       	ldi	r31, 0x28	; 40
      7e:	02 c0       	rjmp	.+4      	; 0x84 <__do_copy_data+0x10>
      80:	05 90       	lpm	r0, Z+
      82:	0d 92       	st	X+, r0
      84:	ac 3d       	cpi	r26, 0xDC	; 220
      86:	b1 07       	cpc	r27, r17
      88:	d9 f7       	brne	.-10     	; 0x80 <__do_copy_data+0xc>

0000008a <__do_clear_bss>:
      8a:	23 e0       	ldi	r18, 0x03	; 3
      8c:	ac ed       	ldi	r26, 0xDC	; 220
      8e:	b1 e0       	ldi	r27, 0x01	; 1
      90:	01 c0       	rjmp	.+2      	; 0x94 <.do_clear_bss_start>

00000092 <.do_clear_bss_loop>:
      92:	1d 92       	st	X+, r1

00000094 <.do_clear_bss_start>:
      94:	a7 39       	cpi	r26, 0x97	; 151
      96:	b2 07       	cpc	r27, r18
      98:	e1 f7       	brne	.-8      	; 0x92 <.do_clear_bss_loop>
      9a:	0e 94 8e 05 	call	0xb1c	; 0xb1c <main>
      9e:	0c 94 43 14 	jmp	0x2886	; 0x2886 <_exit>

000000a2 <__bad_interrupt>:
      a2:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000a6 <config_init>:
    .use_static_ip=0,
    .static_ip={192, 168, 1, 100},
    .checksum=0};

void config_init()
{
      a6:	ef 92       	push	r14
      a8:	ff 92       	push	r15
      aa:	0f 93       	push	r16
      ac:	1f 93       	push	r17
      ae:	cf 93       	push	r28
      b0:	df 93       	push	r29
      b2:	cd b7       	in	r28, 0x3d	; 61
      b4:	de b7       	in	r29, 0x3e	; 62
      b6:	28 97       	sbiw	r28, 0x08	; 8
      b8:	0f b6       	in	r0, 0x3f	; 63
      ba:	f8 94       	cli
      bc:	de bf       	out	0x3e, r29	; 62
      be:	0f be       	out	0x3f, r0	; 63
      c0:	cd bf       	out	0x3d, r28	; 61

    }

    //uart_writedec32(write_busy);
    //get_writebusy();
}
      c2:	0d b7       	in	r16, 0x3d	; 61
      c4:	1e b7       	in	r17, 0x3e	; 62
    .static_ip={192, 168, 1, 100},
    .checksum=0};

void config_init()
{
    while(eeprom_isbusy());  //waits for EEPROM to get out of busy state
      c6:	00 00       	nop
      c8:	0e 94 08 03 	call	0x610	; 0x610 <eeprom_isbusy>
      cc:	89 2b       	or	r24, r25
      ce:	e1 f7       	brne	.-8      	; 0xc8 <config_init+0x22>

    //initialize config
    unsigned int base_addr=0x040;
      d0:	80 e4       	ldi	r24, 0x40	; 64
      d2:	90 e0       	ldi	r25, 0x00	; 0
      d4:	9a 83       	std	Y+2, r25	; 0x02
      d6:	89 83       	std	Y+1, r24	; 0x01
    int size = sizeof(config_struct)+1;
      d8:	83 e1       	ldi	r24, 0x13	; 19
      da:	90 e0       	ldi	r25, 0x00	; 0
      dc:	9c 83       	std	Y+4, r25	; 0x04
      de:	8b 83       	std	Y+3, r24	; 0x03
    unsigned char buf[size];
      e0:	8b 81       	ldd	r24, Y+3	; 0x03
      e2:	9c 81       	ldd	r25, Y+4	; 0x04
      e4:	2d b7       	in	r18, 0x3d	; 61
      e6:	3e b7       	in	r19, 0x3e	; 62
      e8:	79 01       	movw	r14, r18
      ea:	9c 01       	movw	r18, r24
      ec:	21 50       	subi	r18, 0x01	; 1
      ee:	31 09       	sbc	r19, r1
      f0:	3e 83       	std	Y+6, r19	; 0x06
      f2:	2d 83       	std	Y+5, r18	; 0x05
      f4:	2d b7       	in	r18, 0x3d	; 61
      f6:	3e b7       	in	r19, 0x3e	; 62
      f8:	28 1b       	sub	r18, r24
      fa:	39 0b       	sbc	r19, r25
      fc:	0f b6       	in	r0, 0x3f	; 63
      fe:	f8 94       	cli
     100:	3e bf       	out	0x3e, r19	; 62
     102:	0f be       	out	0x3f, r0	; 63
     104:	2d bf       	out	0x3d, r18	; 61
     106:	8d b7       	in	r24, 0x3d	; 61
     108:	9e b7       	in	r25, 0x3e	; 62
     10a:	01 96       	adiw	r24, 0x01	; 1
     10c:	98 87       	std	Y+8, r25	; 0x08
     10e:	8f 83       	std	Y+7, r24	; 0x07
    eeprom_readbuf(base_addr, buf, size);
     110:	4b 81       	ldd	r20, Y+3	; 0x03
     112:	2f 81       	ldd	r18, Y+7	; 0x07
     114:	38 85       	ldd	r19, Y+8	; 0x08
     116:	89 81       	ldd	r24, Y+1	; 0x01
     118:	9a 81       	ldd	r25, Y+2	; 0x02
     11a:	b9 01       	movw	r22, r18
     11c:	0e 94 85 03 	call	0x70a	; 0x70a <eeprom_readbuf>

    memcpy((unsigned char*)&config, (unsigned char*)buf, size);
     120:	2b 81       	ldd	r18, Y+3	; 0x03
     122:	3c 81       	ldd	r19, Y+4	; 0x04
     124:	8f 81       	ldd	r24, Y+7	; 0x07
     126:	98 85       	ldd	r25, Y+8	; 0x08
     128:	a9 01       	movw	r20, r18
     12a:	bc 01       	movw	r22, r24
     12c:	85 e8       	ldi	r24, 0x85	; 133
     12e:	92 e0       	ldi	r25, 0x02	; 2
     130:	0e 94 31 14 	call	0x2862	; 0x2862 <memcpy>

    if(!config_is_data_valid())
     134:	0e 94 cc 00 	call	0x198	; 0x198 <config_is_data_valid>
     138:	89 2b       	or	r24, r25
     13a:	b1 f4       	brne	.+44     	; 0x168 <config_init+0xc2>
    {

        //Write default values to EEPROM location 0x040
        config_write_defaults();
     13c:	0e 94 50 01 	call	0x2a0	; 0x2a0 <config_write_defaults>

        //Initialize config by reading location 0x040
        eeprom_readbuf(base_addr, (unsigned char*)buf, size);
     140:	4b 81       	ldd	r20, Y+3	; 0x03
     142:	2f 81       	ldd	r18, Y+7	; 0x07
     144:	38 85       	ldd	r19, Y+8	; 0x08
     146:	89 81       	ldd	r24, Y+1	; 0x01
     148:	9a 81       	ldd	r25, Y+2	; 0x02
     14a:	b9 01       	movw	r22, r18
     14c:	0e 94 85 03 	call	0x70a	; 0x70a <eeprom_readbuf>
        memcpy((unsigned char*)&config, (unsigned char*)buf, size);
     150:	2b 81       	ldd	r18, Y+3	; 0x03
     152:	3c 81       	ldd	r19, Y+4	; 0x04
     154:	8f 81       	ldd	r24, Y+7	; 0x07
     156:	98 85       	ldd	r25, Y+8	; 0x08
     158:	a9 01       	movw	r20, r18
     15a:	bc 01       	movw	r22, r24
     15c:	85 e8       	ldi	r24, 0x85	; 133
     15e:	92 e0       	ldi	r25, 0x02	; 2
     160:	0e 94 31 14 	call	0x2862	; 0x2862 <memcpy>

        //Clearing modified flag
        modified=0;
     164:	10 92 84 02 	sts	0x0284, r1	; 0x800284 <modified>
     168:	0f b6       	in	r0, 0x3f	; 63
     16a:	f8 94       	cli
     16c:	fe be       	out	0x3e, r15	; 62
     16e:	0f be       	out	0x3f, r0	; 63
     170:	ed be       	out	0x3d, r14	; 61

    }

    //uart_writedec32(write_busy);
    //get_writebusy();
}
     172:	00 00       	nop
     174:	0f b6       	in	r0, 0x3f	; 63
     176:	f8 94       	cli
     178:	1e bf       	out	0x3e, r17	; 62
     17a:	0f be       	out	0x3f, r0	; 63
     17c:	0d bf       	out	0x3d, r16	; 61
     17e:	28 96       	adiw	r28, 0x08	; 8
     180:	0f b6       	in	r0, 0x3f	; 63
     182:	f8 94       	cli
     184:	de bf       	out	0x3e, r29	; 62
     186:	0f be       	out	0x3f, r0	; 63
     188:	cd bf       	out	0x3d, r28	; 61
     18a:	df 91       	pop	r29
     18c:	cf 91       	pop	r28
     18e:	1f 91       	pop	r17
     190:	0f 91       	pop	r16
     192:	ff 90       	pop	r15
     194:	ef 90       	pop	r14
     196:	08 95       	ret

00000198 <config_is_data_valid>:

int config_is_data_valid()
{
     198:	cf 93       	push	r28
     19a:	df 93       	push	r29
     19c:	cd b7       	in	r28, 0x3d	; 61
     19e:	de b7       	in	r29, 0x3e	; 62
    return (config.token=="ASU") && is_checksum_valid((unsigned char*)&config, sizeof(config_struct));
     1a0:	85 e8       	ldi	r24, 0x85	; 133
     1a2:	92 e0       	ldi	r25, 0x02	; 2
     1a4:	8e 55       	subi	r24, 0x5E	; 94
     1a6:	91 40       	sbci	r25, 0x01	; 1
     1a8:	59 f4       	brne	.+22     	; 0x1c0 <config_is_data_valid+0x28>
     1aa:	62 e1       	ldi	r22, 0x12	; 18
     1ac:	70 e0       	ldi	r23, 0x00	; 0
     1ae:	85 e8       	ldi	r24, 0x85	; 133
     1b0:	92 e0       	ldi	r25, 0x02	; 2
     1b2:	0e 94 3a 07 	call	0xe74	; 0xe74 <is_checksum_valid>
     1b6:	89 2b       	or	r24, r25
     1b8:	19 f0       	breq	.+6      	; 0x1c0 <config_is_data_valid+0x28>
     1ba:	81 e0       	ldi	r24, 0x01	; 1
     1bc:	90 e0       	ldi	r25, 0x00	; 0
     1be:	02 c0       	rjmp	.+4      	; 0x1c4 <config_is_data_valid+0x2c>
     1c0:	80 e0       	ldi	r24, 0x00	; 0
     1c2:	90 e0       	ldi	r25, 0x00	; 0
}
     1c4:	df 91       	pop	r29
     1c6:	cf 91       	pop	r28
     1c8:	08 95       	ret

000001ca <config_set_modified>:

void config_set_modified()
{
     1ca:	cf 93       	push	r28
     1cc:	df 93       	push	r29
     1ce:	cd b7       	in	r28, 0x3d	; 61
     1d0:	de b7       	in	r29, 0x3e	; 62
    modified=1;
     1d2:	81 e0       	ldi	r24, 0x01	; 1
     1d4:	80 93 84 02 	sts	0x0284, r24	; 0x800284 <modified>
}
     1d8:	00 00       	nop
     1da:	df 91       	pop	r29
     1dc:	cf 91       	pop	r28
     1de:	08 95       	ret

000001e0 <config_update>:

void config_update()
{
     1e0:	ef 92       	push	r14
     1e2:	ff 92       	push	r15
     1e4:	0f 93       	push	r16
     1e6:	1f 93       	push	r17
     1e8:	cf 93       	push	r28
     1ea:	df 93       	push	r29
     1ec:	cd b7       	in	r28, 0x3d	; 61
     1ee:	de b7       	in	r29, 0x3e	; 62
     1f0:	28 97       	sbiw	r28, 0x08	; 8
     1f2:	0f b6       	in	r0, 0x3f	; 63
     1f4:	f8 94       	cli
     1f6:	de bf       	out	0x3e, r29	; 62
     1f8:	0f be       	out	0x3f, r0	; 63
     1fa:	cd bf       	out	0x3d, r28	; 61
        //Clearing modified flag
        modified=0;

    }

}
     1fc:	0d b7       	in	r16, 0x3d	; 61
     1fe:	1e b7       	in	r17, 0x3e	; 62
    modified=1;
}

void config_update()
{
    if(!eeprom_isbusy() && modified)
     200:	0e 94 08 03 	call	0x610	; 0x610 <eeprom_isbusy>
     204:	89 2b       	or	r24, r25
     206:	c9 f5       	brne	.+114    	; 0x27a <config_update+0x9a>
     208:	80 91 84 02 	lds	r24, 0x0284	; 0x800284 <modified>
     20c:	88 23       	and	r24, r24
     20e:	a9 f1       	breq	.+106    	; 0x27a <config_update+0x9a>
    {
     210:	8d b7       	in	r24, 0x3d	; 61
     212:	9e b7       	in	r25, 0x3e	; 62
     214:	7c 01       	movw	r14, r24
        //Update the checksum
        update_checksum((unsigned char*)&config, sizeof(config));
     216:	62 e1       	ldi	r22, 0x12	; 18
     218:	70 e0       	ldi	r23, 0x00	; 0
     21a:	85 e8       	ldi	r24, 0x85	; 133
     21c:	92 e0       	ldi	r25, 0x02	; 2
     21e:	0e 94 10 07 	call	0xe20	; 0xe20 <update_checksum>

        //Write config to eeprom
        unsigned int base_addr = 0x040;
     222:	80 e4       	ldi	r24, 0x40	; 64
     224:	90 e0       	ldi	r25, 0x00	; 0
     226:	9a 83       	std	Y+2, r25	; 0x02
     228:	89 83       	std	Y+1, r24	; 0x01
        int size = sizeof(config_struct)+1;
     22a:	83 e1       	ldi	r24, 0x13	; 19
     22c:	90 e0       	ldi	r25, 0x00	; 0
     22e:	9c 83       	std	Y+4, r25	; 0x04
     230:	8b 83       	std	Y+3, r24	; 0x03
        unsigned char buf[size];
     232:	8b 81       	ldd	r24, Y+3	; 0x03
     234:	9c 81       	ldd	r25, Y+4	; 0x04
     236:	9c 01       	movw	r18, r24
     238:	21 50       	subi	r18, 0x01	; 1
     23a:	31 09       	sbc	r19, r1
     23c:	3e 83       	std	Y+6, r19	; 0x06
     23e:	2d 83       	std	Y+5, r18	; 0x05
     240:	2d b7       	in	r18, 0x3d	; 61
     242:	3e b7       	in	r19, 0x3e	; 62
     244:	28 1b       	sub	r18, r24
     246:	39 0b       	sbc	r19, r25
     248:	0f b6       	in	r0, 0x3f	; 63
     24a:	f8 94       	cli
     24c:	3e bf       	out	0x3e, r19	; 62
     24e:	0f be       	out	0x3f, r0	; 63
     250:	2d bf       	out	0x3d, r18	; 61
     252:	8d b7       	in	r24, 0x3d	; 61
     254:	9e b7       	in	r25, 0x3e	; 62
     256:	01 96       	adiw	r24, 0x01	; 1
     258:	98 87       	std	Y+8, r25	; 0x08
     25a:	8f 83       	std	Y+7, r24	; 0x07
        eeprom_writebuf(base_addr, (unsigned char*)buf, size);
     25c:	4b 81       	ldd	r20, Y+3	; 0x03
     25e:	2f 81       	ldd	r18, Y+7	; 0x07
     260:	38 85       	ldd	r19, Y+8	; 0x08
     262:	89 81       	ldd	r24, Y+1	; 0x01
     264:	9a 81       	ldd	r25, Y+2	; 0x02
     266:	b9 01       	movw	r22, r18
     268:	0e 94 17 03 	call	0x62e	; 0x62e <eeprom_writebuf>

        //Clearing modified flag
        modified=0;
     26c:	10 92 84 02 	sts	0x0284, r1	; 0x800284 <modified>
     270:	0f b6       	in	r0, 0x3f	; 63
     272:	f8 94       	cli
     274:	fe be       	out	0x3e, r15	; 62
     276:	0f be       	out	0x3f, r0	; 63
     278:	ed be       	out	0x3d, r14	; 61

    }

}
     27a:	00 00       	nop
     27c:	0f b6       	in	r0, 0x3f	; 63
     27e:	f8 94       	cli
     280:	1e bf       	out	0x3e, r17	; 62
     282:	0f be       	out	0x3f, r0	; 63
     284:	0d bf       	out	0x3d, r16	; 61
     286:	28 96       	adiw	r28, 0x08	; 8
     288:	0f b6       	in	r0, 0x3f	; 63
     28a:	f8 94       	cli
     28c:	de bf       	out	0x3e, r29	; 62
     28e:	0f be       	out	0x3f, r0	; 63
     290:	cd bf       	out	0x3d, r28	; 61
     292:	df 91       	pop	r29
     294:	cf 91       	pop	r28
     296:	1f 91       	pop	r17
     298:	0f 91       	pop	r16
     29a:	ff 90       	pop	r15
     29c:	ef 90       	pop	r14
     29e:	08 95       	ret

000002a0 <config_write_defaults>:

void config_write_defaults()
{
     2a0:	ef 92       	push	r14
     2a2:	ff 92       	push	r15
     2a4:	0f 93       	push	r16
     2a6:	1f 93       	push	r17
     2a8:	cf 93       	push	r28
     2aa:	df 93       	push	r29
     2ac:	cd b7       	in	r28, 0x3d	; 61
     2ae:	de b7       	in	r29, 0x3e	; 62
     2b0:	28 97       	sbiw	r28, 0x08	; 8
     2b2:	0f b6       	in	r0, 0x3f	; 63
     2b4:	f8 94       	cli
     2b6:	de bf       	out	0x3e, r29	; 62
     2b8:	0f be       	out	0x3f, r0	; 63
     2ba:	cd bf       	out	0x3d, r28	; 61
    int size = sizeof(config_struct);
    unsigned char buf[size];
    memcpy((unsigned char*)buf, (unsigned char*)&config_defaults, size);

    eeprom_writebuf(base_addr, (unsigned char*)buf, size);
}
     2bc:	0d b7       	in	r16, 0x3d	; 61
     2be:	1e b7       	in	r17, 0x3e	; 62
    }

}

void config_write_defaults()
{
     2c0:	8d b7       	in	r24, 0x3d	; 61
     2c2:	9e b7       	in	r25, 0x3e	; 62
     2c4:	7c 01       	movw	r14, r24
    update_checksum((unsigned char*)&config, sizeof(config));
     2c6:	62 e1       	ldi	r22, 0x12	; 18
     2c8:	70 e0       	ldi	r23, 0x00	; 0
     2ca:	85 e8       	ldi	r24, 0x85	; 133
     2cc:	92 e0       	ldi	r25, 0x02	; 2
     2ce:	0e 94 10 07 	call	0xe20	; 0xe20 <update_checksum>

    //Writing defaults to eeprom
    unsigned int base_addr = 0x040;
     2d2:	80 e4       	ldi	r24, 0x40	; 64
     2d4:	90 e0       	ldi	r25, 0x00	; 0
     2d6:	9a 83       	std	Y+2, r25	; 0x02
     2d8:	89 83       	std	Y+1, r24	; 0x01
    int size = sizeof(config_struct);
     2da:	82 e1       	ldi	r24, 0x12	; 18
     2dc:	90 e0       	ldi	r25, 0x00	; 0
     2de:	9c 83       	std	Y+4, r25	; 0x04
     2e0:	8b 83       	std	Y+3, r24	; 0x03
    unsigned char buf[size];
     2e2:	8b 81       	ldd	r24, Y+3	; 0x03
     2e4:	9c 81       	ldd	r25, Y+4	; 0x04
     2e6:	9c 01       	movw	r18, r24
     2e8:	21 50       	subi	r18, 0x01	; 1
     2ea:	31 09       	sbc	r19, r1
     2ec:	3e 83       	std	Y+6, r19	; 0x06
     2ee:	2d 83       	std	Y+5, r18	; 0x05
     2f0:	2d b7       	in	r18, 0x3d	; 61
     2f2:	3e b7       	in	r19, 0x3e	; 62
     2f4:	28 1b       	sub	r18, r24
     2f6:	39 0b       	sbc	r19, r25
     2f8:	0f b6       	in	r0, 0x3f	; 63
     2fa:	f8 94       	cli
     2fc:	3e bf       	out	0x3e, r19	; 62
     2fe:	0f be       	out	0x3f, r0	; 63
     300:	2d bf       	out	0x3d, r18	; 61
     302:	8d b7       	in	r24, 0x3d	; 61
     304:	9e b7       	in	r25, 0x3e	; 62
     306:	01 96       	adiw	r24, 0x01	; 1
     308:	98 87       	std	Y+8, r25	; 0x08
     30a:	8f 83       	std	Y+7, r24	; 0x07
    memcpy((unsigned char*)buf, (unsigned char*)&config_defaults, size);
     30c:	2b 81       	ldd	r18, Y+3	; 0x03
     30e:	3c 81       	ldd	r19, Y+4	; 0x04
     310:	8f 81       	ldd	r24, Y+7	; 0x07
     312:	98 85       	ldd	r25, Y+8	; 0x08
     314:	a9 01       	movw	r20, r18
     316:	60 e0       	ldi	r22, 0x00	; 0
     318:	71 e0       	ldi	r23, 0x01	; 1
     31a:	0e 94 31 14 	call	0x2862	; 0x2862 <memcpy>

    eeprom_writebuf(base_addr, (unsigned char*)buf, size);
     31e:	4b 81       	ldd	r20, Y+3	; 0x03
     320:	2f 81       	ldd	r18, Y+7	; 0x07
     322:	38 85       	ldd	r19, Y+8	; 0x08
     324:	89 81       	ldd	r24, Y+1	; 0x01
     326:	9a 81       	ldd	r25, Y+2	; 0x02
     328:	b9 01       	movw	r22, r18
     32a:	0e 94 17 03 	call	0x62e	; 0x62e <eeprom_writebuf>
     32e:	0f b6       	in	r0, 0x3f	; 63
     330:	f8 94       	cli
     332:	fe be       	out	0x3e, r15	; 62
     334:	0f be       	out	0x3f, r0	; 63
     336:	ed be       	out	0x3d, r14	; 61
}
     338:	00 00       	nop
     33a:	0f b6       	in	r0, 0x3f	; 63
     33c:	f8 94       	cli
     33e:	1e bf       	out	0x3e, r17	; 62
     340:	0f be       	out	0x3f, r0	; 63
     342:	0d bf       	out	0x3d, r16	; 61
     344:	28 96       	adiw	r28, 0x08	; 8
     346:	0f b6       	in	r0, 0x3f	; 63
     348:	f8 94       	cli
     34a:	de bf       	out	0x3e, r29	; 62
     34c:	0f be       	out	0x3f, r0	; 63
     34e:	cd bf       	out	0x3d, r28	; 61
     350:	df 91       	pop	r29
     352:	cf 91       	pop	r28
     354:	1f 91       	pop	r17
     356:	0f 91       	pop	r16
     358:	ff 90       	pop	r15
     35a:	ef 90       	pop	r14
     35c:	08 95       	ret

0000035e <delay_init>:
static unsigned int limit[2] = {0, 0};
static unsigned char initialized = 0;

//typedef void (*func_t)(void);

void delay_init() {
     35e:	cf 93       	push	r28
     360:	df 93       	push	r29
     362:	00 d0       	rcall	.+0      	; 0x364 <delay_init+0x6>
     364:	cd b7       	in	r28, 0x3d	; 61
     366:	de b7       	in	r29, 0x3e	; 62
    if (!initialized) {
     368:	80 91 e4 01 	lds	r24, 0x01E4	; 0x8001e4 <initialized>
     36c:	88 23       	and	r24, r24
     36e:	89 f5       	brne	.+98     	; 0x3d2 <delay_init+0x74>
        /*

        unsigned int PRESCALER_VALUE = 64;
        */

        unsigned int COMPARE_VALUE = 250;
     370:	8a ef       	ldi	r24, 0xFA	; 250
     372:	90 e0       	ldi	r25, 0x00	; 0
     374:	9a 83       	std	Y+2, r25	; 0x02
     376:	89 83       	std	Y+1, r24	; 0x01



        OCR0A = COMPARE_VALUE-1; // Set timer0 compare value to 250-1 = 249
     378:	87 e4       	ldi	r24, 0x47	; 71
     37a:	90 e0       	ldi	r25, 0x00	; 0
     37c:	29 81       	ldd	r18, Y+1	; 0x01
     37e:	21 50       	subi	r18, 0x01	; 1
     380:	fc 01       	movw	r30, r24
     382:	20 83       	st	Z, r18

        // Set CTC mode and correct clock divisor
        TCCR0A |= (1 << WGM01); // Set CTC mode //WGM01
     384:	84 e4       	ldi	r24, 0x44	; 68
     386:	90 e0       	ldi	r25, 0x00	; 0
     388:	24 e4       	ldi	r18, 0x44	; 68
     38a:	30 e0       	ldi	r19, 0x00	; 0
     38c:	f9 01       	movw	r30, r18
     38e:	20 81       	ld	r18, Z
     390:	22 60       	ori	r18, 0x02	; 2
     392:	fc 01       	movw	r30, r24
     394:	20 83       	st	Z, r18
        TCCR0B |= (1 << CS01) | (1 << CS00); // Set clock divisor (prescaler value = 64)  CS00/CS01
     396:	85 e4       	ldi	r24, 0x45	; 69
     398:	90 e0       	ldi	r25, 0x00	; 0
     39a:	25 e4       	ldi	r18, 0x45	; 69
     39c:	30 e0       	ldi	r19, 0x00	; 0
     39e:	f9 01       	movw	r30, r18
     3a0:	20 81       	ld	r18, Z
     3a2:	23 60       	ori	r18, 0x03	; 3
     3a4:	fc 01       	movw	r30, r24
     3a6:	20 83       	st	Z, r18

        // Enable global interrupts
        // __builtin_avr_sei();
        SREG |= (1<<I_SREG);
     3a8:	8f e5       	ldi	r24, 0x5F	; 95
     3aa:	90 e0       	ldi	r25, 0x00	; 0
     3ac:	2f e5       	ldi	r18, 0x5F	; 95
     3ae:	30 e0       	ldi	r19, 0x00	; 0
     3b0:	f9 01       	movw	r30, r18
     3b2:	20 81       	ld	r18, Z
     3b4:	20 68       	ori	r18, 0x80	; 128
     3b6:	fc 01       	movw	r30, r24
     3b8:	20 83       	st	Z, r18

        // Enable interrupts on output compare A
        TIMSK0 |= (1 << OCIE0A);  //OCIE0A
     3ba:	8e e6       	ldi	r24, 0x6E	; 110
     3bc:	90 e0       	ldi	r25, 0x00	; 0
     3be:	2e e6       	ldi	r18, 0x6E	; 110
     3c0:	30 e0       	ldi	r19, 0x00	; 0
     3c2:	f9 01       	movw	r30, r18
     3c4:	20 81       	ld	r18, Z
     3c6:	22 60       	ori	r18, 0x02	; 2
     3c8:	fc 01       	movw	r30, r24
     3ca:	20 83       	st	Z, r18

        // Stop further initialization by setting initialized to 1
        initialized = 1;
     3cc:	81 e0       	ldi	r24, 0x01	; 1
     3ce:	80 93 e4 01 	sts	0x01E4, r24	; 0x8001e4 <initialized>
    }
}
     3d2:	00 00       	nop
     3d4:	0f 90       	pop	r0
     3d6:	0f 90       	pop	r0
     3d8:	df 91       	pop	r29
     3da:	cf 91       	pop	r28
     3dc:	08 95       	ret

000003de <delay_get>:


unsigned int delay_get(unsigned int num) {
     3de:	cf 93       	push	r28
     3e0:	df 93       	push	r29
     3e2:	00 d0       	rcall	.+0      	; 0x3e4 <delay_get+0x6>
     3e4:	00 d0       	rcall	.+0      	; 0x3e6 <delay_get+0x8>
     3e6:	00 d0       	rcall	.+0      	; 0x3e8 <delay_get+0xa>
     3e8:	cd b7       	in	r28, 0x3d	; 61
     3ea:	de b7       	in	r29, 0x3e	; 62
     3ec:	9e 83       	std	Y+6, r25	; 0x06
     3ee:	8d 83       	std	Y+5, r24	; 0x05

    unsigned int count_value;

    // Get global interrupt enable bit state
    unsigned int sreg_state = SREG & (1 << I_SREG);
     3f0:	8f e5       	ldi	r24, 0x5F	; 95
     3f2:	90 e0       	ldi	r25, 0x00	; 0
     3f4:	fc 01       	movw	r30, r24
     3f6:	80 81       	ld	r24, Z
     3f8:	08 2e       	mov	r0, r24
     3fa:	00 0c       	add	r0, r0
     3fc:	99 0b       	sbc	r25, r25
     3fe:	80 78       	andi	r24, 0x80	; 128
     400:	99 27       	eor	r25, r25
     402:	9a 83       	std	Y+2, r25	; 0x02
     404:	89 83       	std	Y+1, r24	; 0x01

    // Disable interrupts
    // __builtin_avr_cli(); //
    SREG &= ~(1<<I_SREG);
     406:	8f e5       	ldi	r24, 0x5F	; 95
     408:	90 e0       	ldi	r25, 0x00	; 0
     40a:	2f e5       	ldi	r18, 0x5F	; 95
     40c:	30 e0       	ldi	r19, 0x00	; 0
     40e:	f9 01       	movw	r30, r18
     410:	20 81       	ld	r18, Z
     412:	2f 77       	andi	r18, 0x7F	; 127
     414:	fc 01       	movw	r30, r24
     416:	20 83       	st	Z, r18

    // Get the delay_count[num] value
    count_value = delay_count[num];
     418:	8d 81       	ldd	r24, Y+5	; 0x05
     41a:	9e 81       	ldd	r25, Y+6	; 0x06
     41c:	88 0f       	add	r24, r24
     41e:	99 1f       	adc	r25, r25
     420:	84 52       	subi	r24, 0x24	; 36
     422:	9e 4f       	sbci	r25, 0xFE	; 254
     424:	fc 01       	movw	r30, r24
     426:	80 81       	ld	r24, Z
     428:	91 81       	ldd	r25, Z+1	; 0x01
     42a:	9c 83       	std	Y+4, r25	; 0x04
     42c:	8b 83       	std	Y+3, r24	; 0x03

    // Restore global interrupt state
    if (sreg_state) {
     42e:	89 81       	ldd	r24, Y+1	; 0x01
     430:	9a 81       	ldd	r25, Y+2	; 0x02
     432:	89 2b       	or	r24, r25
     434:	49 f0       	breq	.+18     	; 0x448 <__LOCK_REGION_LENGTH__+0x48>
        SREG |= (1<<I_SREG); //Enable interrupts
     436:	8f e5       	ldi	r24, 0x5F	; 95
     438:	90 e0       	ldi	r25, 0x00	; 0
     43a:	2f e5       	ldi	r18, 0x5F	; 95
     43c:	30 e0       	ldi	r19, 0x00	; 0
     43e:	f9 01       	movw	r30, r18
     440:	20 81       	ld	r18, Z
     442:	20 68       	ori	r18, 0x80	; 128
     444:	fc 01       	movw	r30, r24
     446:	20 83       	st	Z, r18
    }

    // Return the count value
    return count_value;
     448:	8b 81       	ldd	r24, Y+3	; 0x03
     44a:	9c 81       	ldd	r25, Y+4	; 0x04
}
     44c:	26 96       	adiw	r28, 0x06	; 6
     44e:	0f b6       	in	r0, 0x3f	; 63
     450:	f8 94       	cli
     452:	de bf       	out	0x3e, r29	; 62
     454:	0f be       	out	0x3f, r0	; 63
     456:	cd bf       	out	0x3d, r28	; 61
     458:	df 91       	pop	r29
     45a:	cf 91       	pop	r28
     45c:	08 95       	ret

0000045e <delay_set>:


void delay_set(unsigned int num, unsigned int time) {
     45e:	cf 93       	push	r28
     460:	df 93       	push	r29
     462:	00 d0       	rcall	.+0      	; 0x464 <delay_set+0x6>
     464:	00 d0       	rcall	.+0      	; 0x466 <delay_set+0x8>
     466:	00 d0       	rcall	.+0      	; 0x468 <delay_set+0xa>
     468:	cd b7       	in	r28, 0x3d	; 61
     46a:	de b7       	in	r29, 0x3e	; 62
     46c:	9c 83       	std	Y+4, r25	; 0x04
     46e:	8b 83       	std	Y+3, r24	; 0x03
     470:	7e 83       	std	Y+6, r23	; 0x06
     472:	6d 83       	std	Y+5, r22	; 0x05

    // If not initialized, initialize the delay counter
    if (!initialized) {
     474:	80 91 e4 01 	lds	r24, 0x01E4	; 0x8001e4 <initialized>
     478:	88 23       	and	r24, r24
     47a:	11 f4       	brne	.+4      	; 0x480 <delay_set+0x22>
        delay_init();
     47c:	0e 94 af 01 	call	0x35e	; 0x35e <delay_init>
    }
    // Get global interrupt enable bit state
    unsigned int sreg_state = SREG & (1 << 7);
     480:	8f e5       	ldi	r24, 0x5F	; 95
     482:	90 e0       	ldi	r25, 0x00	; 0
     484:	fc 01       	movw	r30, r24
     486:	80 81       	ld	r24, Z
     488:	08 2e       	mov	r0, r24
     48a:	00 0c       	add	r0, r0
     48c:	99 0b       	sbc	r25, r25
     48e:	80 78       	andi	r24, 0x80	; 128
     490:	99 27       	eor	r25, r25
     492:	9a 83       	std	Y+2, r25	; 0x02
     494:	89 83       	std	Y+1, r24	; 0x01

    // Disable Interrupts
    SREG &= ~(1<<I_SREG); //cli()
     496:	8f e5       	ldi	r24, 0x5F	; 95
     498:	90 e0       	ldi	r25, 0x00	; 0
     49a:	2f e5       	ldi	r18, 0x5F	; 95
     49c:	30 e0       	ldi	r19, 0x00	; 0
     49e:	f9 01       	movw	r30, r18
     4a0:	20 81       	ld	r18, Z
     4a2:	2f 77       	andi	r18, 0x7F	; 127
     4a4:	fc 01       	movw	r30, r24
     4a6:	20 83       	st	Z, r18

    // Set the limit for delay[num] and clear the count for delay[num]
    limit[num] = time;
     4a8:	8b 81       	ldd	r24, Y+3	; 0x03
     4aa:	9c 81       	ldd	r25, Y+4	; 0x04
     4ac:	88 0f       	add	r24, r24
     4ae:	99 1f       	adc	r25, r25
     4b0:	80 52       	subi	r24, 0x20	; 32
     4b2:	9e 4f       	sbci	r25, 0xFE	; 254
     4b4:	2d 81       	ldd	r18, Y+5	; 0x05
     4b6:	3e 81       	ldd	r19, Y+6	; 0x06
     4b8:	fc 01       	movw	r30, r24
     4ba:	31 83       	std	Z+1, r19	; 0x01
     4bc:	20 83       	st	Z, r18
    delay_count[num] = 0;
     4be:	8b 81       	ldd	r24, Y+3	; 0x03
     4c0:	9c 81       	ldd	r25, Y+4	; 0x04
     4c2:	88 0f       	add	r24, r24
     4c4:	99 1f       	adc	r25, r25
     4c6:	84 52       	subi	r24, 0x24	; 36
     4c8:	9e 4f       	sbci	r25, 0xFE	; 254
     4ca:	fc 01       	movw	r30, r24
     4cc:	11 82       	std	Z+1, r1	; 0x01
     4ce:	10 82       	st	Z, r1

    // Restore global interrupt state
    if (sreg_state) {
     4d0:	89 81       	ldd	r24, Y+1	; 0x01
     4d2:	9a 81       	ldd	r25, Y+2	; 0x02
     4d4:	89 2b       	or	r24, r25
     4d6:	49 f0       	breq	.+18     	; 0x4ea <delay_set+0x8c>
        SREG |= (1<<I_SREG);   //sei()
     4d8:	8f e5       	ldi	r24, 0x5F	; 95
     4da:	90 e0       	ldi	r25, 0x00	; 0
     4dc:	2f e5       	ldi	r18, 0x5F	; 95
     4de:	30 e0       	ldi	r19, 0x00	; 0
     4e0:	f9 01       	movw	r30, r18
     4e2:	20 81       	ld	r18, Z
     4e4:	20 68       	ori	r18, 0x80	; 128
     4e6:	fc 01       	movw	r30, r24
     4e8:	20 83       	st	Z, r18
    }
}
     4ea:	00 00       	nop
     4ec:	26 96       	adiw	r28, 0x06	; 6
     4ee:	0f b6       	in	r0, 0x3f	; 63
     4f0:	f8 94       	cli
     4f2:	de bf       	out	0x3e, r29	; 62
     4f4:	0f be       	out	0x3f, r0	; 63
     4f6:	cd bf       	out	0x3d, r28	; 61
     4f8:	df 91       	pop	r29
     4fa:	cf 91       	pop	r28
     4fc:	08 95       	ret

000004fe <delay_isdone>:


unsigned int delay_isdone(unsigned int num) {
     4fe:	cf 93       	push	r28
     500:	df 93       	push	r29
     502:	00 d0       	rcall	.+0      	; 0x504 <delay_isdone+0x6>
     504:	00 d0       	rcall	.+0      	; 0x506 <delay_isdone+0x8>
     506:	cd b7       	in	r28, 0x3d	; 61
     508:	de b7       	in	r29, 0x3e	; 62
     50a:	9c 83       	std	Y+4, r25	; 0x04
     50c:	8b 83       	std	Y+3, r24	; 0x03
    unsigned int result = 0;
     50e:	1a 82       	std	Y+2, r1	; 0x02
     510:	19 82       	std	Y+1, r1	; 0x01

    // If delay_count[num] equals limit[num], set result to 1
    if (delay_count[num] == limit[num]) {
     512:	8b 81       	ldd	r24, Y+3	; 0x03
     514:	9c 81       	ldd	r25, Y+4	; 0x04
     516:	88 0f       	add	r24, r24
     518:	99 1f       	adc	r25, r25
     51a:	84 52       	subi	r24, 0x24	; 36
     51c:	9e 4f       	sbci	r25, 0xFE	; 254
     51e:	fc 01       	movw	r30, r24
     520:	20 81       	ld	r18, Z
     522:	31 81       	ldd	r19, Z+1	; 0x01
     524:	8b 81       	ldd	r24, Y+3	; 0x03
     526:	9c 81       	ldd	r25, Y+4	; 0x04
     528:	88 0f       	add	r24, r24
     52a:	99 1f       	adc	r25, r25
     52c:	80 52       	subi	r24, 0x20	; 32
     52e:	9e 4f       	sbci	r25, 0xFE	; 254
     530:	fc 01       	movw	r30, r24
     532:	80 81       	ld	r24, Z
     534:	91 81       	ldd	r25, Z+1	; 0x01
     536:	28 17       	cp	r18, r24
     538:	39 07       	cpc	r19, r25
     53a:	21 f4       	brne	.+8      	; 0x544 <delay_isdone+0x46>
        result = 1;
     53c:	81 e0       	ldi	r24, 0x01	; 1
     53e:	90 e0       	ldi	r25, 0x00	; 0
     540:	9a 83       	std	Y+2, r25	; 0x02
     542:	89 83       	std	Y+1, r24	; 0x01
    }

    // Return the result
    return result;
     544:	89 81       	ldd	r24, Y+1	; 0x01
     546:	9a 81       	ldd	r25, Y+2	; 0x02
}
     548:	0f 90       	pop	r0
     54a:	0f 90       	pop	r0
     54c:	0f 90       	pop	r0
     54e:	0f 90       	pop	r0
     550:	df 91       	pop	r29
     552:	cf 91       	pop	r28
     554:	08 95       	ret

00000556 <__vector_14>:

//map to ivt

void __vector_14(void) __attribute__ ((signal, used, externally_visible));

void __vector_14(void) {
     556:	1f 92       	push	r1
     558:	0f 92       	push	r0
     55a:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
     55e:	0f 92       	push	r0
     560:	11 24       	eor	r1, r1
     562:	2f 93       	push	r18
     564:	3f 93       	push	r19
     566:	8f 93       	push	r24
     568:	9f 93       	push	r25
     56a:	ef 93       	push	r30
     56c:	ff 93       	push	r31
     56e:	cf 93       	push	r28
     570:	df 93       	push	r29
     572:	00 d0       	rcall	.+0      	; 0x574 <__vector_14+0x1e>
     574:	cd b7       	in	r28, 0x3d	; 61
     576:	de b7       	in	r29, 0x3e	; 62
    for (unsigned int i = 0; i < sizeof(delay_count) / sizeof(delay_count[0]); i++) {
     578:	1a 82       	std	Y+2, r1	; 0x02
     57a:	19 82       	std	Y+1, r1	; 0x01
     57c:	2f c0       	rjmp	.+94     	; 0x5dc <__vector_14+0x86>
        if (delay_count[i] < limit[i]) {
     57e:	89 81       	ldd	r24, Y+1	; 0x01
     580:	9a 81       	ldd	r25, Y+2	; 0x02
     582:	88 0f       	add	r24, r24
     584:	99 1f       	adc	r25, r25
     586:	84 52       	subi	r24, 0x24	; 36
     588:	9e 4f       	sbci	r25, 0xFE	; 254
     58a:	fc 01       	movw	r30, r24
     58c:	20 81       	ld	r18, Z
     58e:	31 81       	ldd	r19, Z+1	; 0x01
     590:	89 81       	ldd	r24, Y+1	; 0x01
     592:	9a 81       	ldd	r25, Y+2	; 0x02
     594:	88 0f       	add	r24, r24
     596:	99 1f       	adc	r25, r25
     598:	80 52       	subi	r24, 0x20	; 32
     59a:	9e 4f       	sbci	r25, 0xFE	; 254
     59c:	fc 01       	movw	r30, r24
     59e:	80 81       	ld	r24, Z
     5a0:	91 81       	ldd	r25, Z+1	; 0x01
     5a2:	28 17       	cp	r18, r24
     5a4:	39 07       	cpc	r19, r25
     5a6:	a8 f4       	brcc	.+42     	; 0x5d2 <__vector_14+0x7c>
            delay_count[i]++;
     5a8:	89 81       	ldd	r24, Y+1	; 0x01
     5aa:	9a 81       	ldd	r25, Y+2	; 0x02
     5ac:	88 0f       	add	r24, r24
     5ae:	99 1f       	adc	r25, r25
     5b0:	84 52       	subi	r24, 0x24	; 36
     5b2:	9e 4f       	sbci	r25, 0xFE	; 254
     5b4:	fc 01       	movw	r30, r24
     5b6:	80 81       	ld	r24, Z
     5b8:	91 81       	ldd	r25, Z+1	; 0x01
     5ba:	9c 01       	movw	r18, r24
     5bc:	2f 5f       	subi	r18, 0xFF	; 255
     5be:	3f 4f       	sbci	r19, 0xFF	; 255
     5c0:	89 81       	ldd	r24, Y+1	; 0x01
     5c2:	9a 81       	ldd	r25, Y+2	; 0x02
     5c4:	88 0f       	add	r24, r24
     5c6:	99 1f       	adc	r25, r25
     5c8:	84 52       	subi	r24, 0x24	; 36
     5ca:	9e 4f       	sbci	r25, 0xFE	; 254
     5cc:	fc 01       	movw	r30, r24
     5ce:	31 83       	std	Z+1, r19	; 0x01
     5d0:	20 83       	st	Z, r18
//map to ivt

void __vector_14(void) __attribute__ ((signal, used, externally_visible));

void __vector_14(void) {
    for (unsigned int i = 0; i < sizeof(delay_count) / sizeof(delay_count[0]); i++) {
     5d2:	89 81       	ldd	r24, Y+1	; 0x01
     5d4:	9a 81       	ldd	r25, Y+2	; 0x02
     5d6:	01 96       	adiw	r24, 0x01	; 1
     5d8:	9a 83       	std	Y+2, r25	; 0x02
     5da:	89 83       	std	Y+1, r24	; 0x01
     5dc:	89 81       	ldd	r24, Y+1	; 0x01
     5de:	9a 81       	ldd	r25, Y+2	; 0x02
     5e0:	02 97       	sbiw	r24, 0x02	; 2
     5e2:	68 f2       	brcs	.-102    	; 0x57e <__vector_14+0x28>
        if (delay_count[i] < limit[i]) {
            delay_count[i]++;
        }
    }
}
     5e4:	00 00       	nop
     5e6:	0f 90       	pop	r0
     5e8:	0f 90       	pop	r0
     5ea:	df 91       	pop	r29
     5ec:	cf 91       	pop	r28
     5ee:	ff 91       	pop	r31
     5f0:	ef 91       	pop	r30
     5f2:	9f 91       	pop	r25
     5f4:	8f 91       	pop	r24
     5f6:	3f 91       	pop	r19
     5f8:	2f 91       	pop	r18
     5fa:	0f 90       	pop	r0
     5fc:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
     600:	0f 90       	pop	r0
     602:	1f 90       	pop	r1
     604:	18 95       	reti

00000606 <eeprom_unlock>:
#pragma GCC push_options
#pragma GCC optimize ("Os")
void eeprom_unlock()
{
    //EECR &= ~(1<<EEPE);
    EECR |= (1<<EEMPE);                     //enable master write
     606:	fa 9a       	sbi	0x1f, 2	; 31
    EECR |= (1<<EEPE);                      //enable write
     608:	f9 9a       	sbi	0x1f, 1	; 31
     60a:	08 95       	ret

0000060c <eeprom_readenable>:

#pragma GCC push_options
#pragma GCC optimize ("Os")
void eeprom_readenable()
{
    EECR |= (1<<EERE);
     60c:	f8 9a       	sbi	0x1f, 0	; 31
     60e:	08 95       	ret

00000610 <eeprom_isbusy>:
}
#pragma GCC pop_options

int eeprom_isbusy(){
     610:	cf 93       	push	r28
     612:	df 93       	push	r29
     614:	cd b7       	in	r28, 0x3d	; 61
     616:	de b7       	in	r29, 0x3e	; 62
    //if(write_busy==1)
    //{
    //    int i=0;
    //}
    return write_busy==1;
     618:	90 91 e5 01 	lds	r25, 0x01E5	; 0x8001e5 <write_busy>
     61c:	81 e0       	ldi	r24, 0x01	; 1
     61e:	91 30       	cpi	r25, 0x01	; 1
     620:	09 f0       	breq	.+2      	; 0x624 <eeprom_isbusy+0x14>
     622:	80 e0       	ldi	r24, 0x00	; 0
     624:	88 2f       	mov	r24, r24
     626:	90 e0       	ldi	r25, 0x00	; 0
    //return 0;
}
     628:	df 91       	pop	r29
     62a:	cf 91       	pop	r28
     62c:	08 95       	ret

0000062e <eeprom_writebuf>:

void eeprom_writebuf(unsigned int addr, unsigned char* buf, unsigned char size){
     62e:	cf 93       	push	r28
     630:	df 93       	push	r29
     632:	cd b7       	in	r28, 0x3d	; 61
     634:	de b7       	in	r29, 0x3e	; 62
     636:	27 97       	sbiw	r28, 0x07	; 7
     638:	0f b6       	in	r0, 0x3f	; 63
     63a:	f8 94       	cli
     63c:	de bf       	out	0x3e, r29	; 62
     63e:	0f be       	out	0x3f, r0	; 63
     640:	cd bf       	out	0x3d, r28	; 61
     642:	9c 83       	std	Y+4, r25	; 0x04
     644:	8b 83       	std	Y+3, r24	; 0x03
     646:	7e 83       	std	Y+6, r23	; 0x06
     648:	6d 83       	std	Y+5, r22	; 0x05
     64a:	4f 83       	std	Y+7, r20	; 0x07
    writeaddr = addr;
     64c:	8b 81       	ldd	r24, Y+3	; 0x03
     64e:	9c 81       	ldd	r25, Y+4	; 0x04
     650:	90 93 98 02 	sts	0x0298, r25	; 0x800298 <writeaddr+0x1>
     654:	80 93 97 02 	sts	0x0297, r24	; 0x800297 <writeaddr>
    write_busy = 1;
     658:	81 e0       	ldi	r24, 0x01	; 1
     65a:	80 93 e5 01 	sts	0x01E5, r24	; 0x8001e5 <write_busy>
    bufidx = 0;
     65e:	10 92 da 02 	sts	0x02DA, r1	; 0x8002da <bufidx>

    //Copying
    for (int i=0;i<size;i++)
     662:	1a 82       	std	Y+2, r1	; 0x02
     664:	19 82       	std	Y+1, r1	; 0x01
     666:	13 c0       	rjmp	.+38     	; 0x68e <eeprom_writebuf+0x60>
    {
        writebuf[i] = buf[i];
     668:	89 81       	ldd	r24, Y+1	; 0x01
     66a:	9a 81       	ldd	r25, Y+2	; 0x02
     66c:	2d 81       	ldd	r18, Y+5	; 0x05
     66e:	3e 81       	ldd	r19, Y+6	; 0x06
     670:	82 0f       	add	r24, r18
     672:	93 1f       	adc	r25, r19
     674:	fc 01       	movw	r30, r24
     676:	20 81       	ld	r18, Z
     678:	89 81       	ldd	r24, Y+1	; 0x01
     67a:	9a 81       	ldd	r25, Y+2	; 0x02
     67c:	86 56       	subi	r24, 0x66	; 102
     67e:	9d 4f       	sbci	r25, 0xFD	; 253
     680:	fc 01       	movw	r30, r24
     682:	20 83       	st	Z, r18
    writeaddr = addr;
    write_busy = 1;
    bufidx = 0;

    //Copying
    for (int i=0;i<size;i++)
     684:	89 81       	ldd	r24, Y+1	; 0x01
     686:	9a 81       	ldd	r25, Y+2	; 0x02
     688:	01 96       	adiw	r24, 0x01	; 1
     68a:	9a 83       	std	Y+2, r25	; 0x02
     68c:	89 83       	std	Y+1, r24	; 0x01
     68e:	8f 81       	ldd	r24, Y+7	; 0x07
     690:	28 2f       	mov	r18, r24
     692:	30 e0       	ldi	r19, 0x00	; 0
     694:	89 81       	ldd	r24, Y+1	; 0x01
     696:	9a 81       	ldd	r25, Y+2	; 0x02
     698:	82 17       	cp	r24, r18
     69a:	93 07       	cpc	r25, r19
     69c:	2c f3       	brlt	.-54     	; 0x668 <eeprom_writebuf+0x3a>
    {
        writebuf[i] = buf[i];
    }


    writesize = size;
     69e:	8f 81       	ldd	r24, Y+7	; 0x07
     6a0:	80 93 99 02 	sts	0x0299, r24	; 0x800299 <writesize>

    //init EEPROM
    EECR |= (1<<EEPM1);
     6a4:	8f e3       	ldi	r24, 0x3F	; 63
     6a6:	90 e0       	ldi	r25, 0x00	; 0
     6a8:	2f e3       	ldi	r18, 0x3F	; 63
     6aa:	30 e0       	ldi	r19, 0x00	; 0
     6ac:	f9 01       	movw	r30, r18
     6ae:	20 81       	ld	r18, Z
     6b0:	20 62       	ori	r18, 0x20	; 32
     6b2:	fc 01       	movw	r30, r24
     6b4:	20 83       	st	Z, r18
    EECR &= ~(1<<EEPM0);
     6b6:	8f e3       	ldi	r24, 0x3F	; 63
     6b8:	90 e0       	ldi	r25, 0x00	; 0
     6ba:	2f e3       	ldi	r18, 0x3F	; 63
     6bc:	30 e0       	ldi	r19, 0x00	; 0
     6be:	f9 01       	movw	r30, r18
     6c0:	20 81       	ld	r18, Z
     6c2:	2f 7e       	andi	r18, 0xEF	; 239
     6c4:	fc 01       	movw	r30, r24
     6c6:	20 83       	st	Z, r18

    //EEARH &= ~(1<<EEAR8);

    SREG |= (1<<I_SREG);        //Global interrupt enable
     6c8:	8f e5       	ldi	r24, 0x5F	; 95
     6ca:	90 e0       	ldi	r25, 0x00	; 0
     6cc:	2f e5       	ldi	r18, 0x5F	; 95
     6ce:	30 e0       	ldi	r19, 0x00	; 0
     6d0:	f9 01       	movw	r30, r18
     6d2:	20 81       	ld	r18, Z
     6d4:	20 68       	ori	r18, 0x80	; 128
     6d6:	fc 01       	movw	r30, r24
     6d8:	20 83       	st	Z, r18
    EECR |= (1<<EERIE);         //Enabling EEPROM ready interrupt
     6da:	8f e3       	ldi	r24, 0x3F	; 63
     6dc:	90 e0       	ldi	r25, 0x00	; 0
     6de:	2f e3       	ldi	r18, 0x3F	; 63
     6e0:	30 e0       	ldi	r19, 0x00	; 0
     6e2:	f9 01       	movw	r30, r18
     6e4:	20 81       	ld	r18, Z
     6e6:	28 60       	ori	r18, 0x08	; 8
     6e8:	fc 01       	movw	r30, r24
     6ea:	20 83       	st	Z, r18

    while(write_busy);
     6ec:	00 00       	nop
     6ee:	80 91 e5 01 	lds	r24, 0x01E5	; 0x8001e5 <write_busy>
     6f2:	88 23       	and	r24, r24
     6f4:	e1 f7       	brne	.-8      	; 0x6ee <eeprom_writebuf+0xc0>
}
     6f6:	00 00       	nop
     6f8:	27 96       	adiw	r28, 0x07	; 7
     6fa:	0f b6       	in	r0, 0x3f	; 63
     6fc:	f8 94       	cli
     6fe:	de bf       	out	0x3e, r29	; 62
     700:	0f be       	out	0x3f, r0	; 63
     702:	cd bf       	out	0x3d, r28	; 61
     704:	df 91       	pop	r29
     706:	cf 91       	pop	r28
     708:	08 95       	ret

0000070a <eeprom_readbuf>:

void eeprom_readbuf(unsigned int addr, unsigned char* buf, unsigned char size)
{
     70a:	cf 93       	push	r28
     70c:	df 93       	push	r29
     70e:	cd b7       	in	r28, 0x3d	; 61
     710:	de b7       	in	r29, 0x3e	; 62
     712:	29 97       	sbiw	r28, 0x09	; 9
     714:	0f b6       	in	r0, 0x3f	; 63
     716:	f8 94       	cli
     718:	de bf       	out	0x3e, r29	; 62
     71a:	0f be       	out	0x3f, r0	; 63
     71c:	cd bf       	out	0x3d, r28	; 61
     71e:	9e 83       	std	Y+6, r25	; 0x06
     720:	8d 83       	std	Y+5, r24	; 0x05
     722:	78 87       	std	Y+8, r23	; 0x08
     724:	6f 83       	std	Y+7, r22	; 0x07
     726:	49 87       	std	Y+9, r20	; 0x09
    unsigned int read_addr=addr;
     728:	8d 81       	ldd	r24, Y+5	; 0x05
     72a:	9e 81       	ldd	r25, Y+6	; 0x06
     72c:	9a 83       	std	Y+2, r25	; 0x02
     72e:	89 83       	std	Y+1, r24	; 0x01
    for(int i=0;i<size;i++)
     730:	1c 82       	std	Y+4, r1	; 0x04
     732:	1b 82       	std	Y+3, r1	; 0x03
     734:	2d c0       	rjmp	.+90     	; 0x790 <eeprom_readbuf+0x86>
    {
        //Read from EEPROM and store in buf[0:size-1]
        while(EECR & (1<<EEPE));     //waiting until EEPE becomes 0
     736:	00 00       	nop
     738:	8f e3       	ldi	r24, 0x3F	; 63
     73a:	90 e0       	ldi	r25, 0x00	; 0
     73c:	fc 01       	movw	r30, r24
     73e:	80 81       	ld	r24, Z
     740:	08 2e       	mov	r0, r24
     742:	00 0c       	add	r0, r0
     744:	99 0b       	sbc	r25, r25
     746:	82 70       	andi	r24, 0x02	; 2
     748:	99 27       	eor	r25, r25
     74a:	89 2b       	or	r24, r25
     74c:	a9 f7       	brne	.-22     	; 0x738 <eeprom_readbuf+0x2e>

        EEAR = read_addr;
     74e:	81 e4       	ldi	r24, 0x41	; 65
     750:	90 e0       	ldi	r25, 0x00	; 0
     752:	29 81       	ldd	r18, Y+1	; 0x01
     754:	3a 81       	ldd	r19, Y+2	; 0x02
     756:	fc 01       	movw	r30, r24
     758:	31 83       	std	Z+1, r19	; 0x01
     75a:	20 83       	st	Z, r18

        eeprom_readenable();
     75c:	0e 94 06 03 	call	0x60c	; 0x60c <eeprom_readenable>

        //Wait for 4 cycles
        __builtin_avr_delay_cycles(4);
     760:	00 c0       	rjmp	.+0      	; 0x762 <eeprom_readbuf+0x58>
     762:	00 c0       	rjmp	.+0      	; 0x764 <eeprom_readbuf+0x5a>

        buf[i] = EEDR;
     764:	8b 81       	ldd	r24, Y+3	; 0x03
     766:	9c 81       	ldd	r25, Y+4	; 0x04
     768:	2f 81       	ldd	r18, Y+7	; 0x07
     76a:	38 85       	ldd	r19, Y+8	; 0x08
     76c:	82 0f       	add	r24, r18
     76e:	93 1f       	adc	r25, r19
     770:	20 e4       	ldi	r18, 0x40	; 64
     772:	30 e0       	ldi	r19, 0x00	; 0
     774:	f9 01       	movw	r30, r18
     776:	20 81       	ld	r18, Z
     778:	fc 01       	movw	r30, r24
     77a:	20 83       	st	Z, r18
        read_addr++;
     77c:	89 81       	ldd	r24, Y+1	; 0x01
     77e:	9a 81       	ldd	r25, Y+2	; 0x02
     780:	01 96       	adiw	r24, 0x01	; 1
     782:	9a 83       	std	Y+2, r25	; 0x02
     784:	89 83       	std	Y+1, r24	; 0x01
}

void eeprom_readbuf(unsigned int addr, unsigned char* buf, unsigned char size)
{
    unsigned int read_addr=addr;
    for(int i=0;i<size;i++)
     786:	8b 81       	ldd	r24, Y+3	; 0x03
     788:	9c 81       	ldd	r25, Y+4	; 0x04
     78a:	01 96       	adiw	r24, 0x01	; 1
     78c:	9c 83       	std	Y+4, r25	; 0x04
     78e:	8b 83       	std	Y+3, r24	; 0x03
     790:	89 85       	ldd	r24, Y+9	; 0x09
     792:	28 2f       	mov	r18, r24
     794:	30 e0       	ldi	r19, 0x00	; 0
     796:	8b 81       	ldd	r24, Y+3	; 0x03
     798:	9c 81       	ldd	r25, Y+4	; 0x04
     79a:	82 17       	cp	r24, r18
     79c:	93 07       	cpc	r25, r19
     79e:	5c f2       	brlt	.-106    	; 0x736 <eeprom_readbuf+0x2c>
        __builtin_avr_delay_cycles(4);

        buf[i] = EEDR;
        read_addr++;
    }
}
     7a0:	00 00       	nop
     7a2:	29 96       	adiw	r28, 0x09	; 9
     7a4:	0f b6       	in	r0, 0x3f	; 63
     7a6:	f8 94       	cli
     7a8:	de bf       	out	0x3e, r29	; 62
     7aa:	0f be       	out	0x3f, r0	; 63
     7ac:	cd bf       	out	0x3d, r28	; 61
     7ae:	df 91       	pop	r29
     7b0:	cf 91       	pop	r28
     7b2:	08 95       	ret

000007b4 <__vector_22>:

void __vector_22(void) __attribute__ ((signal, used, externally_visible));

void __vector_22(){
     7b4:	1f 92       	push	r1
     7b6:	0f 92       	push	r0
     7b8:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
     7bc:	0f 92       	push	r0
     7be:	11 24       	eor	r1, r1
     7c0:	2f 93       	push	r18
     7c2:	3f 93       	push	r19
     7c4:	4f 93       	push	r20
     7c6:	5f 93       	push	r21
     7c8:	6f 93       	push	r22
     7ca:	7f 93       	push	r23
     7cc:	8f 93       	push	r24
     7ce:	9f 93       	push	r25
     7d0:	af 93       	push	r26
     7d2:	bf 93       	push	r27
     7d4:	ef 93       	push	r30
     7d6:	ff 93       	push	r31
     7d8:	cf 93       	push	r28
     7da:	df 93       	push	r29
     7dc:	cd b7       	in	r28, 0x3d	; 61
     7de:	de b7       	in	r29, 0x3e	; 62
    //EEPROM ready
    if(bufidx<writesize)
     7e0:	90 91 da 02 	lds	r25, 0x02DA	; 0x8002da <bufidx>
     7e4:	80 91 99 02 	lds	r24, 0x0299	; 0x800299 <writesize>
     7e8:	98 17       	cp	r25, r24
     7ea:	08 f0       	brcs	.+2      	; 0x7ee <__vector_22+0x3a>
     7ec:	59 c0       	rjmp	.+178    	; 0x8a0 <__vector_22+0xec>
    {
        //Clear the global interrupt flag
        SREG &= ~(1<<I_SREG);
     7ee:	8f e5       	ldi	r24, 0x5F	; 95
     7f0:	90 e0       	ldi	r25, 0x00	; 0
     7f2:	2f e5       	ldi	r18, 0x5F	; 95
     7f4:	30 e0       	ldi	r19, 0x00	; 0
     7f6:	f9 01       	movw	r30, r18
     7f8:	20 81       	ld	r18, Z
     7fa:	2f 77       	andi	r18, 0x7F	; 127
     7fc:	fc 01       	movw	r30, r24
     7fe:	20 83       	st	Z, r18

        //Write writebuf[bufidx] to EEPROM writeaddr

        while (EECR & (1<<EEPE));     //waiting until EEPE becomes 0
     800:	00 00       	nop
     802:	8f e3       	ldi	r24, 0x3F	; 63
     804:	90 e0       	ldi	r25, 0x00	; 0
     806:	fc 01       	movw	r30, r24
     808:	80 81       	ld	r24, Z
     80a:	08 2e       	mov	r0, r24
     80c:	00 0c       	add	r0, r0
     80e:	99 0b       	sbc	r25, r25
     810:	82 70       	andi	r24, 0x02	; 2
     812:	99 27       	eor	r25, r25
     814:	89 2b       	or	r24, r25
     816:	a9 f7       	brne	.-22     	; 0x802 <__vector_22+0x4e>

        //while (SPMCSR & (1<<SELFPRGEN));     //waiting until SELFPRGEN becomes 0

        eeprom_unlock();
     818:	0e 94 03 03 	call	0x606	; 0x606 <eeprom_unlock>

        EEAR = writeaddr;                      //Writes address to EEARL register
     81c:	81 e4       	ldi	r24, 0x41	; 65
     81e:	90 e0       	ldi	r25, 0x00	; 0
     820:	20 91 97 02 	lds	r18, 0x0297	; 0x800297 <writeaddr>
     824:	30 91 98 02 	lds	r19, 0x0298	; 0x800298 <writeaddr+0x1>
     828:	fc 01       	movw	r30, r24
     82a:	31 83       	std	Z+1, r19	; 0x01
     82c:	20 83       	st	Z, r18
        EEDR = writebuf[bufidx];                //Writes data to EEDR register
     82e:	80 e4       	ldi	r24, 0x40	; 64
     830:	90 e0       	ldi	r25, 0x00	; 0
     832:	20 91 da 02 	lds	r18, 0x02DA	; 0x8002da <bufidx>
     836:	22 2f       	mov	r18, r18
     838:	30 e0       	ldi	r19, 0x00	; 0
     83a:	26 56       	subi	r18, 0x66	; 102
     83c:	3d 4f       	sbci	r19, 0xFD	; 253
     83e:	f9 01       	movw	r30, r18
     840:	20 81       	ld	r18, Z
     842:	fc 01       	movw	r30, r24
     844:	20 83       	st	Z, r18



        writeaddr++;
     846:	80 91 97 02 	lds	r24, 0x0297	; 0x800297 <writeaddr>
     84a:	90 91 98 02 	lds	r25, 0x0298	; 0x800298 <writeaddr+0x1>
     84e:	01 96       	adiw	r24, 0x01	; 1
     850:	90 93 98 02 	sts	0x0298, r25	; 0x800298 <writeaddr+0x1>
     854:	80 93 97 02 	sts	0x0297, r24	; 0x800297 <writeaddr>
        bufidx++;
     858:	80 91 da 02 	lds	r24, 0x02DA	; 0x8002da <bufidx>
     85c:	8f 5f       	subi	r24, 0xFF	; 255
     85e:	80 93 da 02 	sts	0x02DA, r24	; 0x8002da <bufidx>

        //Set the interrupt flag
        SREG |= (1<<I_SREG);
     862:	8f e5       	ldi	r24, 0x5F	; 95
     864:	90 e0       	ldi	r25, 0x00	; 0
     866:	2f e5       	ldi	r18, 0x5F	; 95
     868:	30 e0       	ldi	r19, 0x00	; 0
     86a:	f9 01       	movw	r30, r18
     86c:	20 81       	ld	r18, Z
     86e:	20 68       	ori	r18, 0x80	; 128
     870:	fc 01       	movw	r30, r24
     872:	20 83       	st	Z, r18

        //Re-enable eeprom ready interrupt (just in case)
        EECR |= (1<<EERIE);
     874:	8f e3       	ldi	r24, 0x3F	; 63
     876:	90 e0       	ldi	r25, 0x00	; 0
     878:	2f e3       	ldi	r18, 0x3F	; 63
     87a:	30 e0       	ldi	r19, 0x00	; 0
     87c:	f9 01       	movw	r30, r18
     87e:	20 81       	ld	r18, Z
     880:	28 60       	ori	r18, 0x08	; 8
     882:	fc 01       	movw	r30, r24
     884:	20 83       	st	Z, r18

        while(EECR & (1<<EEPE));
     886:	00 00       	nop
     888:	8f e3       	ldi	r24, 0x3F	; 63
     88a:	90 e0       	ldi	r25, 0x00	; 0
     88c:	fc 01       	movw	r30, r24
     88e:	80 81       	ld	r24, Z
     890:	08 2e       	mov	r0, r24
     892:	00 0c       	add	r0, r0
     894:	99 0b       	sbc	r25, r25
     896:	82 70       	andi	r24, 0x02	; 2
     898:	99 27       	eor	r25, r25
     89a:	89 2b       	or	r24, r25
     89c:	a9 f7       	brne	.-22     	; 0x888 <__vector_22+0xd4>
    {
        //Disable EEPROM ready interrupts
        EECR &= ~(1<<EERIE);
        write_busy=0;
    }
}
     89e:	11 c0       	rjmp	.+34     	; 0x8c2 <__vector_22+0x10e>
        //Re-enable eeprom ready interrupt (just in case)
        EECR |= (1<<EERIE);

        while(EECR & (1<<EEPE));
    }
    else if (bufidx>=writesize)
     8a0:	90 91 da 02 	lds	r25, 0x02DA	; 0x8002da <bufidx>
     8a4:	80 91 99 02 	lds	r24, 0x0299	; 0x800299 <writesize>
     8a8:	98 17       	cp	r25, r24
     8aa:	58 f0       	brcs	.+22     	; 0x8c2 <__vector_22+0x10e>
    {
        //Disable EEPROM ready interrupts
        EECR &= ~(1<<EERIE);
     8ac:	8f e3       	ldi	r24, 0x3F	; 63
     8ae:	90 e0       	ldi	r25, 0x00	; 0
     8b0:	2f e3       	ldi	r18, 0x3F	; 63
     8b2:	30 e0       	ldi	r19, 0x00	; 0
     8b4:	f9 01       	movw	r30, r18
     8b6:	20 81       	ld	r18, Z
     8b8:	27 7f       	andi	r18, 0xF7	; 247
     8ba:	fc 01       	movw	r30, r24
     8bc:	20 83       	st	Z, r18
        write_busy=0;
     8be:	10 92 e5 01 	sts	0x01E5, r1	; 0x8001e5 <write_busy>
    }
}
     8c2:	00 00       	nop
     8c4:	df 91       	pop	r29
     8c6:	cf 91       	pop	r28
     8c8:	ff 91       	pop	r31
     8ca:	ef 91       	pop	r30
     8cc:	bf 91       	pop	r27
     8ce:	af 91       	pop	r26
     8d0:	9f 91       	pop	r25
     8d2:	8f 91       	pop	r24
     8d4:	7f 91       	pop	r23
     8d6:	6f 91       	pop	r22
     8d8:	5f 91       	pop	r21
     8da:	4f 91       	pop	r20
     8dc:	3f 91       	pop	r19
     8de:	2f 91       	pop	r18
     8e0:	0f 90       	pop	r0
     8e2:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
     8e6:	0f 90       	pop	r0
     8e8:	1f 90       	pop	r1
     8ea:	18 95       	reti

000008ec <EEPROM_set_write_mode>:

void EEPROM_set_write_mode(){
     8ec:	cf 93       	push	r28
     8ee:	df 93       	push	r29
     8f0:	cd b7       	in	r28, 0x3d	; 61
     8f2:	de b7       	in	r29, 0x3e	; 62
    EECR |= (1<<EEPM1);
     8f4:	8f e3       	ldi	r24, 0x3F	; 63
     8f6:	90 e0       	ldi	r25, 0x00	; 0
     8f8:	2f e3       	ldi	r18, 0x3F	; 63
     8fa:	30 e0       	ldi	r19, 0x00	; 0
     8fc:	f9 01       	movw	r30, r18
     8fe:	20 81       	ld	r18, Z
     900:	20 62       	ori	r18, 0x20	; 32
     902:	fc 01       	movw	r30, r24
     904:	20 83       	st	Z, r18
}
     906:	00 00       	nop
     908:	df 91       	pop	r29
     90a:	cf 91       	pop	r28
     90c:	08 95       	ret

0000090e <led_init>:

const char *Blink_msg;
unsigned int Blink_pos;
enum Blink_state { phase1, phase2 } blink_state;

void led_init() {
     90e:	cf 93       	push	r28
     910:	df 93       	push	r29
     912:	cd b7       	in	r28, 0x3d	; 61
     914:	de b7       	in	r29, 0x3e	; 62
    DDRB |= LED_PIN; // Set LED pin as output
     916:	84 e2       	ldi	r24, 0x24	; 36
     918:	90 e0       	ldi	r25, 0x00	; 0
     91a:	24 e2       	ldi	r18, 0x24	; 36
     91c:	30 e0       	ldi	r19, 0x00	; 0
     91e:	f9 01       	movw	r30, r18
     920:	20 81       	ld	r18, Z
     922:	22 60       	ori	r18, 0x02	; 2
     924:	fc 01       	movw	r30, r24
     926:	20 83       	st	Z, r18
    PORTB &= ~LED_PIN; // Turn off the LED
     928:	85 e2       	ldi	r24, 0x25	; 37
     92a:	90 e0       	ldi	r25, 0x00	; 0
     92c:	25 e2       	ldi	r18, 0x25	; 37
     92e:	30 e0       	ldi	r19, 0x00	; 0
     930:	f9 01       	movw	r30, r18
     932:	20 81       	ld	r18, Z
     934:	2d 7f       	andi	r18, 0xFD	; 253
     936:	fc 01       	movw	r30, r24
     938:	20 83       	st	Z, r18
}
     93a:	00 00       	nop
     93c:	df 91       	pop	r29
     93e:	cf 91       	pop	r28
     940:	08 95       	ret

00000942 <led_on>:

void led_on() {
     942:	cf 93       	push	r28
     944:	df 93       	push	r29
     946:	cd b7       	in	r28, 0x3d	; 61
     948:	de b7       	in	r29, 0x3e	; 62
    PORTB |= LED_PIN;
     94a:	85 e2       	ldi	r24, 0x25	; 37
     94c:	90 e0       	ldi	r25, 0x00	; 0
     94e:	25 e2       	ldi	r18, 0x25	; 37
     950:	30 e0       	ldi	r19, 0x00	; 0
     952:	f9 01       	movw	r30, r18
     954:	20 81       	ld	r18, Z
     956:	22 60       	ori	r18, 0x02	; 2
     958:	fc 01       	movw	r30, r24
     95a:	20 83       	st	Z, r18
}
     95c:	00 00       	nop
     95e:	df 91       	pop	r29
     960:	cf 91       	pop	r28
     962:	08 95       	ret

00000964 <led_off>:

void led_off() {
     964:	cf 93       	push	r28
     966:	df 93       	push	r29
     968:	cd b7       	in	r28, 0x3d	; 61
     96a:	de b7       	in	r29, 0x3e	; 62
    PORTB &= ~LED_PIN;
     96c:	85 e2       	ldi	r24, 0x25	; 37
     96e:	90 e0       	ldi	r25, 0x00	; 0
     970:	25 e2       	ldi	r18, 0x25	; 37
     972:	30 e0       	ldi	r19, 0x00	; 0
     974:	f9 01       	movw	r30, r18
     976:	20 81       	ld	r18, Z
     978:	2d 7f       	andi	r18, 0xFD	; 253
     97a:	fc 01       	movw	r30, r24
     97c:	20 83       	st	Z, r18
}
     97e:	00 00       	nop
     980:	df 91       	pop	r29
     982:	cf 91       	pop	r28
     984:	08 95       	ret

00000986 <led_is_on>:

int led_is_on() {
     986:	cf 93       	push	r28
     988:	df 93       	push	r29
     98a:	cd b7       	in	r28, 0x3d	; 61
     98c:	de b7       	in	r29, 0x3e	; 62
    return (PORTB & LED_PIN) ? 1 : 0;
     98e:	85 e2       	ldi	r24, 0x25	; 37
     990:	90 e0       	ldi	r25, 0x00	; 0
     992:	fc 01       	movw	r30, r24
     994:	80 81       	ld	r24, Z
     996:	88 2f       	mov	r24, r24
     998:	90 e0       	ldi	r25, 0x00	; 0
     99a:	82 70       	andi	r24, 0x02	; 2
     99c:	99 27       	eor	r25, r25
     99e:	21 e0       	ldi	r18, 0x01	; 1
     9a0:	89 2b       	or	r24, r25
     9a2:	09 f4       	brne	.+2      	; 0x9a6 <led_is_on+0x20>
     9a4:	20 e0       	ldi	r18, 0x00	; 0
     9a6:	82 2f       	mov	r24, r18
     9a8:	90 e0       	ldi	r25, 0x00	; 0
}
     9aa:	df 91       	pop	r29
     9ac:	cf 91       	pop	r28
     9ae:	08 95       	ret

000009b0 <led_set_blink>:

void led_set_blink(char *msg) {
     9b0:	cf 93       	push	r28
     9b2:	df 93       	push	r29
     9b4:	00 d0       	rcall	.+0      	; 0x9b6 <led_set_blink+0x6>
     9b6:	cd b7       	in	r28, 0x3d	; 61
     9b8:	de b7       	in	r29, 0x3e	; 62
     9ba:	9a 83       	std	Y+2, r25	; 0x02
     9bc:	89 83       	std	Y+1, r24	; 0x01
    Blink_msg = msg;
     9be:	89 81       	ldd	r24, Y+1	; 0x01
     9c0:	9a 81       	ldd	r25, Y+2	; 0x02
     9c2:	90 93 7b 02 	sts	0x027B, r25	; 0x80027b <Blink_msg+0x1>
     9c6:	80 93 7a 02 	sts	0x027A, r24	; 0x80027a <Blink_msg>
    Blink_pos = 0;
     9ca:	10 92 7d 02 	sts	0x027D, r1	; 0x80027d <Blink_pos+0x1>
     9ce:	10 92 7c 02 	sts	0x027C, r1	; 0x80027c <Blink_pos>
    blink_state = phase1;
     9d2:	10 92 7f 02 	sts	0x027F, r1	; 0x80027f <blink_state+0x1>
     9d6:	10 92 7e 02 	sts	0x027E, r1	; 0x80027e <blink_state>
    delay_set(0, 0);
     9da:	60 e0       	ldi	r22, 0x00	; 0
     9dc:	70 e0       	ldi	r23, 0x00	; 0
     9de:	80 e0       	ldi	r24, 0x00	; 0
     9e0:	90 e0       	ldi	r25, 0x00	; 0
     9e2:	0e 94 2f 02 	call	0x45e	; 0x45e <delay_set>
    led_off();
     9e6:	0e 94 b2 04 	call	0x964	; 0x964 <led_off>
}
     9ea:	00 00       	nop
     9ec:	0f 90       	pop	r0
     9ee:	0f 90       	pop	r0
     9f0:	df 91       	pop	r29
     9f2:	cf 91       	pop	r28
     9f4:	08 95       	ret

000009f6 <led_update>:

void led_update() {
     9f6:	cf 93       	push	r28
     9f8:	df 93       	push	r29
     9fa:	cd b7       	in	r28, 0x3d	; 61
     9fc:	de b7       	in	r29, 0x3e	; 62
    switch (blink_state) {
     9fe:	80 91 7e 02 	lds	r24, 0x027E	; 0x80027e <blink_state>
     a02:	90 91 7f 02 	lds	r25, 0x027F	; 0x80027f <blink_state+0x1>
     a06:	00 97       	sbiw	r24, 0x00	; 0
     a08:	21 f0       	breq	.+8      	; 0xa12 <led_update+0x1c>
     a0a:	01 97       	sbiw	r24, 0x01	; 1
     a0c:	09 f4       	brne	.+2      	; 0xa10 <led_update+0x1a>
     a0e:	51 c0       	rjmp	.+162    	; 0xab2 <led_update+0xbc>
                blink_state = phase1;
            }
            break;

        default:
            break;
     a10:	81 c0       	rjmp	.+258    	; 0xb14 <led_update+0x11e>
}

void led_update() {
    switch (blink_state) {
        case phase1:
            if (delay_isdone(0)) {
     a12:	80 e0       	ldi	r24, 0x00	; 0
     a14:	90 e0       	ldi	r25, 0x00	; 0
     a16:	0e 94 7f 02 	call	0x4fe	; 0x4fe <delay_isdone>
     a1a:	89 2b       	or	r24, r25
     a1c:	09 f4       	brne	.+2      	; 0xa20 <led_update+0x2a>
     a1e:	77 c0       	rjmp	.+238    	; 0xb0e <led_update+0x118>
                switch (Blink_msg[Blink_pos]) {
     a20:	20 91 7a 02 	lds	r18, 0x027A	; 0x80027a <Blink_msg>
     a24:	30 91 7b 02 	lds	r19, 0x027B	; 0x80027b <Blink_msg+0x1>
     a28:	80 91 7c 02 	lds	r24, 0x027C	; 0x80027c <Blink_pos>
     a2c:	90 91 7d 02 	lds	r25, 0x027D	; 0x80027d <Blink_pos+0x1>
     a30:	82 0f       	add	r24, r18
     a32:	93 1f       	adc	r25, r19
     a34:	fc 01       	movw	r30, r24
     a36:	80 81       	ld	r24, Z
     a38:	08 2e       	mov	r0, r24
     a3a:	00 0c       	add	r0, r0
     a3c:	99 0b       	sbc	r25, r25
     a3e:	8d 32       	cpi	r24, 0x2D	; 45
     a40:	91 05       	cpc	r25, r1
     a42:	31 f0       	breq	.+12     	; 0xa50 <led_update+0x5a>
     a44:	8e 32       	cpi	r24, 0x2E	; 46
     a46:	91 05       	cpc	r25, r1
     a48:	91 f0       	breq	.+36     	; 0xa6e <led_update+0x78>
     a4a:	80 97       	sbiw	r24, 0x20	; 32
     a4c:	f9 f0       	breq	.+62     	; 0xa8c <led_update+0x96>
     a4e:	27 c0       	rjmp	.+78     	; 0xa9e <led_update+0xa8>
                    case '-':
                        led_on();
     a50:	0e 94 a1 04 	call	0x942	; 0x942 <led_on>
                        delay_set(0, 750);
     a54:	6e ee       	ldi	r22, 0xEE	; 238
     a56:	72 e0       	ldi	r23, 0x02	; 2
     a58:	80 e0       	ldi	r24, 0x00	; 0
     a5a:	90 e0       	ldi	r25, 0x00	; 0
     a5c:	0e 94 2f 02 	call	0x45e	; 0x45e <delay_set>
                        //delay_set(0,7);
                        blink_state = phase2;
     a60:	81 e0       	ldi	r24, 0x01	; 1
     a62:	90 e0       	ldi	r25, 0x00	; 0
     a64:	90 93 7f 02 	sts	0x027F, r25	; 0x80027f <blink_state+0x1>
     a68:	80 93 7e 02 	sts	0x027E, r24	; 0x80027e <blink_state>
                        break;
     a6c:	21 c0       	rjmp	.+66     	; 0xab0 <led_update+0xba>
                    case '.':
                        led_on();
     a6e:	0e 94 a1 04 	call	0x942	; 0x942 <led_on>
                        delay_set(0, 250);
     a72:	6a ef       	ldi	r22, 0xFA	; 250
     a74:	70 e0       	ldi	r23, 0x00	; 0
     a76:	80 e0       	ldi	r24, 0x00	; 0
     a78:	90 e0       	ldi	r25, 0x00	; 0
     a7a:	0e 94 2f 02 	call	0x45e	; 0x45e <delay_set>
                        //delay_set(0,2);
                        blink_state = phase2;
     a7e:	81 e0       	ldi	r24, 0x01	; 1
     a80:	90 e0       	ldi	r25, 0x00	; 0
     a82:	90 93 7f 02 	sts	0x027F, r25	; 0x80027f <blink_state+0x1>
     a86:	80 93 7e 02 	sts	0x027E, r24	; 0x80027e <blink_state>
                        break;
     a8a:	12 c0       	rjmp	.+36     	; 0xab0 <led_update+0xba>
                    case ' ':
                        led_off();
     a8c:	0e 94 b2 04 	call	0x964	; 0x964 <led_off>
                        delay_set(0, 1000);
     a90:	68 ee       	ldi	r22, 0xE8	; 232
     a92:	73 e0       	ldi	r23, 0x03	; 3
     a94:	80 e0       	ldi	r24, 0x00	; 0
     a96:	90 e0       	ldi	r25, 0x00	; 0
     a98:	0e 94 2f 02 	call	0x45e	; 0x45e <delay_set>
                        //blink_state = phase2;
                        break;
     a9c:	09 c0       	rjmp	.+18     	; 0xab0 <led_update+0xba>
                    default:
                        led_off();
     a9e:	0e 94 b2 04 	call	0x964	; 0x964 <led_off>
                        delay_set(0, 0);
     aa2:	60 e0       	ldi	r22, 0x00	; 0
     aa4:	70 e0       	ldi	r23, 0x00	; 0
     aa6:	80 e0       	ldi	r24, 0x00	; 0
     aa8:	90 e0       	ldi	r25, 0x00	; 0
     aaa:	0e 94 2f 02 	call	0x45e	; 0x45e <delay_set>
                        break;
     aae:	00 00       	nop
                }
            }
            break;
     ab0:	2e c0       	rjmp	.+92     	; 0xb0e <led_update+0x118>

        case phase2:
            if (delay_isdone(0)) {
     ab2:	80 e0       	ldi	r24, 0x00	; 0
     ab4:	90 e0       	ldi	r25, 0x00	; 0
     ab6:	0e 94 7f 02 	call	0x4fe	; 0x4fe <delay_isdone>
     aba:	89 2b       	or	r24, r25
     abc:	51 f1       	breq	.+84     	; 0xb12 <led_update+0x11c>
                led_off();
     abe:	0e 94 b2 04 	call	0x964	; 0x964 <led_off>
                delay_set(0, 100);
     ac2:	64 e6       	ldi	r22, 0x64	; 100
     ac4:	70 e0       	ldi	r23, 0x00	; 0
     ac6:	80 e0       	ldi	r24, 0x00	; 0
     ac8:	90 e0       	ldi	r25, 0x00	; 0
     aca:	0e 94 2f 02 	call	0x45e	; 0x45e <delay_set>
                //delay_set(0, 1);
                Blink_pos++;
     ace:	80 91 7c 02 	lds	r24, 0x027C	; 0x80027c <Blink_pos>
     ad2:	90 91 7d 02 	lds	r25, 0x027D	; 0x80027d <Blink_pos+0x1>
     ad6:	01 96       	adiw	r24, 0x01	; 1
     ad8:	90 93 7d 02 	sts	0x027D, r25	; 0x80027d <Blink_pos+0x1>
     adc:	80 93 7c 02 	sts	0x027C, r24	; 0x80027c <Blink_pos>
                if (Blink_pos >= strlen(Blink_msg)) {
     ae0:	80 91 7a 02 	lds	r24, 0x027A	; 0x80027a <Blink_msg>
     ae4:	90 91 7b 02 	lds	r25, 0x027B	; 0x80027b <Blink_msg+0x1>
     ae8:	0e 94 3a 14 	call	0x2874	; 0x2874 <strlen>
     aec:	9c 01       	movw	r18, r24
     aee:	80 91 7c 02 	lds	r24, 0x027C	; 0x80027c <Blink_pos>
     af2:	90 91 7d 02 	lds	r25, 0x027D	; 0x80027d <Blink_pos+0x1>
     af6:	82 17       	cp	r24, r18
     af8:	93 07       	cpc	r25, r19
     afa:	20 f0       	brcs	.+8      	; 0xb04 <led_update+0x10e>
                    Blink_pos = 0;
     afc:	10 92 7d 02 	sts	0x027D, r1	; 0x80027d <Blink_pos+0x1>
     b00:	10 92 7c 02 	sts	0x027C, r1	; 0x80027c <Blink_pos>
                }
                blink_state = phase1;
     b04:	10 92 7f 02 	sts	0x027F, r1	; 0x80027f <blink_state+0x1>
     b08:	10 92 7e 02 	sts	0x027E, r1	; 0x80027e <blink_state>
            }
            break;
     b0c:	02 c0       	rjmp	.+4      	; 0xb12 <led_update+0x11c>
                        led_off();
                        delay_set(0, 0);
                        break;
                }
            }
            break;
     b0e:	00 00       	nop
     b10:	01 c0       	rjmp	.+2      	; 0xb14 <led_update+0x11e>
                if (Blink_pos >= strlen(Blink_msg)) {
                    Blink_pos = 0;
                }
                blink_state = phase1;
            }
            break;
     b12:	00 00       	nop

        default:
            break;
    }
}
     b14:	00 00       	nop
     b16:	df 91       	pop	r29
     b18:	cf 91       	pop	r28
     b1a:	08 95       	ret

00000b1c <main>:
 #include "vpd.h"
 #include "uart.h"
 #include "log.h"

int main(void)
{
     b1c:	cf 93       	push	r28
     b1e:	df 93       	push	r29
     b20:	00 d0       	rcall	.+0      	; 0xb22 <main+0x6>
     b22:	cd b7       	in	r28, 0x3d	; 61
     b24:	de b7       	in	r29, 0x3e	; 62
    /* Initialize uart, led, and rtc hardware */
    uart_init();
     b26:	0e 94 c8 0d 	call	0x1b90	; 0x1b90 <uart_init>
    config_init();
     b2a:	0e 94 53 00 	call	0xa6	; 0xa6 <config_init>
    led_init();
     b2e:	0e 94 87 04 	call	0x90e	; 0x90e <led_init>
    log_init();
     b32:	0e 94 a3 08 	call	0x1146	; 0x1146 <log_init>
    rtc_init();
     b36:	0e 94 69 0a 	call	0x14d2	; 0x14d2 <rtc_init>
    vpd_init();
     b3a:	0e 94 5d 07 	call	0xeba	; 0xeba <vpd_init>
    //timer1_init();
    delay_init();
     b3e:	0e 94 af 01 	call	0x35e	; 0x35e <delay_init>

    /* Initialize led blink pattern to "--- -.-" in Morse Code */
    led_set_blink("-");
     b42:	82 e6       	ldi	r24, 0x62	; 98
     b44:	91 e0       	ldi	r25, 0x01	; 1
     b46:	0e 94 d8 04 	call	0x9b0	; 0x9b0 <led_set_blink>

    /* Set RTC date/time to "01/01/2019 00:00:00" */
    rtc_set_by_datestr("01/01/2019 00:00:00");
     b4a:	84 e6       	ldi	r24, 0x64	; 100
     b4c:	91 e0       	ldi	r25, 0x01	; 1
     b4e:	0e 94 98 0a 	call	0x1530	; 0x1530 <rtc_set_by_datestr>

    /* Output project information to the console */
    uart_writestr("SER 486 Project 2 - Manish Mysore Rajesh Gangadhar\n\r");
     b52:	88 e7       	ldi	r24, 0x78	; 120
     b54:	91 e0       	ldi	r25, 0x01	; 1
     b56:	0e 94 ce 0d 	call	0x1b9c	; 0x1b9c <uart_writestr>

    uart_writestr(vpd.model);
     b5a:	80 ee       	ldi	r24, 0xE0	; 224
     b5c:	92 e0       	ldi	r25, 0x02	; 2
     b5e:	0e 94 ce 0d 	call	0x1b9c	; 0x1b9c <uart_writestr>
    uart_writestr("\n\r");
     b62:	8d ea       	ldi	r24, 0xAD	; 173
     b64:	91 e0       	ldi	r25, 0x01	; 1
     b66:	0e 94 ce 0d 	call	0x1b9c	; 0x1b9c <uart_writestr>
    uart_writestr(vpd.manufacturer);
     b6a:	8c ee       	ldi	r24, 0xEC	; 236
     b6c:	92 e0       	ldi	r25, 0x02	; 2
     b6e:	0e 94 ce 0d 	call	0x1b9c	; 0x1b9c <uart_writestr>
    uart_writestr("\n\r");
     b72:	8d ea       	ldi	r24, 0xAD	; 173
     b74:	91 e0       	ldi	r25, 0x01	; 1
     b76:	0e 94 ce 0d 	call	0x1b9c	; 0x1b9c <uart_writestr>
    uart_writestr(vpd.token);
     b7a:	8b ed       	ldi	r24, 0xDB	; 219
     b7c:	92 e0       	ldi	r25, 0x02	; 2
     b7e:	0e 94 ce 0d 	call	0x1b9c	; 0x1b9c <uart_writestr>
    uart_writestr("\n\r");
     b82:	8d ea       	ldi	r24, 0xAD	; 173
     b84:	91 e0       	ldi	r25, 0x01	; 1
     b86:	0e 94 ce 0d 	call	0x1b9c	; 0x1b9c <uart_writestr>

    //Set the config.use_static_ip=1 and set modified
    config.use_static_ip=1;
     b8a:	81 e0       	ldi	r24, 0x01	; 1
     b8c:	80 93 91 02 	sts	0x0291, r24	; 0x800291 <config+0xc>
    config_set_modified();
     b90:	0e 94 e5 00 	call	0x1ca	; 0x1ca <config_set_modified>

    //Clear event log and add three records to it
    log_clear();
     b94:	0e 94 ef 09 	call	0x13de	; 0x13de <log_clear>
    log_add_record(0xaa);
     b98:	8a ea       	ldi	r24, 0xAA	; 170
     b9a:	0e 94 9e 09 	call	0x133c	; 0x133c <log_add_record>
    log_add_record(0xbb);
     b9e:	8b eb       	ldi	r24, 0xBB	; 187
     ba0:	0e 94 9e 09 	call	0x133c	; 0x133c <log_add_record>
    log_add_record(0xcc);
     ba4:	8c ec       	ldi	r24, 0xCC	; 204
     ba6:	0e 94 9e 09 	call	0x133c	; 0x133c <log_add_record>

    int dumped=0;
     baa:	1a 82       	std	Y+2, r1	; 0x02
     bac:	19 82       	std	Y+1, r1	; 0x01


    while(1)
    {
        led_update();
     bae:	0e 94 fb 04 	call	0x9f6	; 0x9f6 <led_update>
        log_update();
     bb2:	0e 94 68 09 	call	0x12d0	; 0x12d0 <log_update>
        config_update();
     bb6:	0e 94 f0 00 	call	0x1e0	; 0x1e0 <config_update>

        if(!eeprom_isbusy() && (!dumped))
     bba:	0e 94 08 03 	call	0x610	; 0x610 <eeprom_isbusy>
     bbe:	89 2b       	or	r24, r25
     bc0:	b1 f7       	brne	.-20     	; 0xbae <main+0x92>
     bc2:	89 81       	ldd	r24, Y+1	; 0x01
     bc4:	9a 81       	ldd	r25, Y+2	; 0x02
     bc6:	89 2b       	or	r24, r25
     bc8:	91 f7       	brne	.-28     	; 0xbae <main+0x92>
        {
            dump_eeprom(0, 0x100);
     bca:	60 e0       	ldi	r22, 0x00	; 0
     bcc:	71 e0       	ldi	r23, 0x01	; 1
     bce:	80 e0       	ldi	r24, 0x00	; 0
     bd0:	90 e0       	ldi	r25, 0x00	; 0
     bd2:	0e 94 92 0e 	call	0x1d24	; 0x1d24 <dump_eeprom>
            dumped=1;
     bd6:	81 e0       	ldi	r24, 0x01	; 1
     bd8:	90 e0       	ldi	r25, 0x00	; 0
     bda:	9a 83       	std	Y+2, r25	; 0x02
     bdc:	89 83       	std	Y+1, r24	; 0x01
        }
    }
     bde:	e7 cf       	rjmp	.-50     	; 0xbae <main+0x92>

00000be0 <timer1_init>:
#define OCIE1A 1

#define I_SREG 7
static volatile unsigned long count = 0;

void timer1_init() {
     be0:	cf 93       	push	r28
     be2:	df 93       	push	r29
     be4:	00 d0       	rcall	.+0      	; 0xbe6 <timer1_init+0x6>
     be6:	cd b7       	in	r28, 0x3d	; 61
     be8:	de b7       	in	r29, 0x3e	; 62
    // Example: (16,000,000 / 1024 / 15625) = 1 Hz

    /*
    unsigned int PRESCALER_VALUE = 1024;
    */
    unsigned int COMPARE_VALUE = 15625;  //16 bit max value = 2^16 - 65535
     bea:	89 e0       	ldi	r24, 0x09	; 9
     bec:	9d e3       	ldi	r25, 0x3D	; 61
     bee:	9a 83       	std	Y+2, r25	; 0x02
     bf0:	89 83       	std	Y+1, r24	; 0x01

    // Set CTC mode
    TCCR1B |= (1 << WGM12); // WGM12
     bf2:	81 e8       	ldi	r24, 0x81	; 129
     bf4:	90 e0       	ldi	r25, 0x00	; 0
     bf6:	21 e8       	ldi	r18, 0x81	; 129
     bf8:	30 e0       	ldi	r19, 0x00	; 0
     bfa:	f9 01       	movw	r30, r18
     bfc:	20 81       	ld	r18, Z
     bfe:	28 60       	ori	r18, 0x08	; 8
     c00:	fc 01       	movw	r30, r24
     c02:	20 83       	st	Z, r18

    // Set clock divisor (prescaler value = 1024)
    TCCR1B |= (1 << CS12) | (1 << CS10); // CS12 and CS10
     c04:	81 e8       	ldi	r24, 0x81	; 129
     c06:	90 e0       	ldi	r25, 0x00	; 0
     c08:	21 e8       	ldi	r18, 0x81	; 129
     c0a:	30 e0       	ldi	r19, 0x00	; 0
     c0c:	f9 01       	movw	r30, r18
     c0e:	20 81       	ld	r18, Z
     c10:	25 60       	ori	r18, 0x05	; 5
     c12:	fc 01       	movw	r30, r24
     c14:	20 83       	st	Z, r18

    // Set compare value
    OCR1A = COMPARE_VALUE - 1;
     c16:	88 e8       	ldi	r24, 0x88	; 136
     c18:	90 e0       	ldi	r25, 0x00	; 0
     c1a:	29 81       	ldd	r18, Y+1	; 0x01
     c1c:	3a 81       	ldd	r19, Y+2	; 0x02
     c1e:	21 50       	subi	r18, 0x01	; 1
     c20:	31 09       	sbc	r19, r1
     c22:	fc 01       	movw	r30, r24
     c24:	31 83       	std	Z+1, r19	; 0x01
     c26:	20 83       	st	Z, r18

    // Enable interrupts on output compare A
    TIMSK1 |= (1 << OCIE1A); // OCIE1A
     c28:	8f e6       	ldi	r24, 0x6F	; 111
     c2a:	90 e0       	ldi	r25, 0x00	; 0
     c2c:	2f e6       	ldi	r18, 0x6F	; 111
     c2e:	30 e0       	ldi	r19, 0x00	; 0
     c30:	f9 01       	movw	r30, r18
     c32:	20 81       	ld	r18, Z
     c34:	22 60       	ori	r18, 0x02	; 2
     c36:	fc 01       	movw	r30, r24
     c38:	20 83       	st	Z, r18

    // Enable global interrupts
    // __builtin_avr_sei();
    SREG |= (1<<I_SREG);
     c3a:	8f e5       	ldi	r24, 0x5F	; 95
     c3c:	90 e0       	ldi	r25, 0x00	; 0
     c3e:	2f e5       	ldi	r18, 0x5F	; 95
     c40:	30 e0       	ldi	r19, 0x00	; 0
     c42:	f9 01       	movw	r30, r18
     c44:	20 81       	ld	r18, Z
     c46:	20 68       	ori	r18, 0x80	; 128
     c48:	fc 01       	movw	r30, r24
     c4a:	20 83       	st	Z, r18
}
     c4c:	00 00       	nop
     c4e:	0f 90       	pop	r0
     c50:	0f 90       	pop	r0
     c52:	df 91       	pop	r29
     c54:	cf 91       	pop	r28
     c56:	08 95       	ret

00000c58 <timer1_get>:

unsigned long timer1_get() {
     c58:	cf 93       	push	r28
     c5a:	df 93       	push	r29
     c5c:	00 d0       	rcall	.+0      	; 0xc5e <timer1_get+0x6>
     c5e:	00 d0       	rcall	.+0      	; 0xc60 <timer1_get+0x8>
     c60:	00 d0       	rcall	.+0      	; 0xc62 <timer1_get+0xa>
     c62:	cd b7       	in	r28, 0x3d	; 61
     c64:	de b7       	in	r29, 0x3e	; 62
    unsigned long count_value;

    // Get global interrupt enable bit state
    unsigned int sreg_state = SREG & (1 << I_SREG);
     c66:	8f e5       	ldi	r24, 0x5F	; 95
     c68:	90 e0       	ldi	r25, 0x00	; 0
     c6a:	fc 01       	movw	r30, r24
     c6c:	80 81       	ld	r24, Z
     c6e:	88 2f       	mov	r24, r24
     c70:	90 e0       	ldi	r25, 0x00	; 0
     c72:	80 78       	andi	r24, 0x80	; 128
     c74:	99 27       	eor	r25, r25
     c76:	9a 83       	std	Y+2, r25	; 0x02
     c78:	89 83       	std	Y+1, r24	; 0x01

    // Disable interrupts
    // __builtin_avr_cli();
    SREG &= ~(1<<I_SREG);
     c7a:	8f e5       	ldi	r24, 0x5F	; 95
     c7c:	90 e0       	ldi	r25, 0x00	; 0
     c7e:	2f e5       	ldi	r18, 0x5F	; 95
     c80:	30 e0       	ldi	r19, 0x00	; 0
     c82:	f9 01       	movw	r30, r18
     c84:	20 81       	ld	r18, Z
     c86:	2f 77       	andi	r18, 0x7F	; 127
     c88:	fc 01       	movw	r30, r24
     c8a:	20 83       	st	Z, r18

    // Get the count value
    count_value = count;
     c8c:	80 91 e6 01 	lds	r24, 0x01E6	; 0x8001e6 <count>
     c90:	90 91 e7 01 	lds	r25, 0x01E7	; 0x8001e7 <count+0x1>
     c94:	a0 91 e8 01 	lds	r26, 0x01E8	; 0x8001e8 <count+0x2>
     c98:	b0 91 e9 01 	lds	r27, 0x01E9	; 0x8001e9 <count+0x3>
     c9c:	8b 83       	std	Y+3, r24	; 0x03
     c9e:	9c 83       	std	Y+4, r25	; 0x04
     ca0:	ad 83       	std	Y+5, r26	; 0x05
     ca2:	be 83       	std	Y+6, r27	; 0x06

    // Restore global interrupt state
    if (sreg_state) {
     ca4:	89 81       	ldd	r24, Y+1	; 0x01
     ca6:	9a 81       	ldd	r25, Y+2	; 0x02
     ca8:	89 2b       	or	r24, r25
     caa:	49 f0       	breq	.+18     	; 0xcbe <timer1_get+0x66>
        // __builtin_avr_sei();
        SREG |= (1<<I_SREG);
     cac:	8f e5       	ldi	r24, 0x5F	; 95
     cae:	90 e0       	ldi	r25, 0x00	; 0
     cb0:	2f e5       	ldi	r18, 0x5F	; 95
     cb2:	30 e0       	ldi	r19, 0x00	; 0
     cb4:	f9 01       	movw	r30, r18
     cb6:	20 81       	ld	r18, Z
     cb8:	20 68       	ori	r18, 0x80	; 128
     cba:	fc 01       	movw	r30, r24
     cbc:	20 83       	st	Z, r18
    }

    // Return the count value
    return count_value;
     cbe:	8b 81       	ldd	r24, Y+3	; 0x03
     cc0:	9c 81       	ldd	r25, Y+4	; 0x04
     cc2:	ad 81       	ldd	r26, Y+5	; 0x05
     cc4:	be 81       	ldd	r27, Y+6	; 0x06
}
     cc6:	bc 01       	movw	r22, r24
     cc8:	cd 01       	movw	r24, r26
     cca:	26 96       	adiw	r28, 0x06	; 6
     ccc:	0f b6       	in	r0, 0x3f	; 63
     cce:	f8 94       	cli
     cd0:	de bf       	out	0x3e, r29	; 62
     cd2:	0f be       	out	0x3f, r0	; 63
     cd4:	cd bf       	out	0x3d, r28	; 61
     cd6:	df 91       	pop	r29
     cd8:	cf 91       	pop	r28
     cda:	08 95       	ret

00000cdc <timer1_clear>:

void timer1_clear() {
     cdc:	cf 93       	push	r28
     cde:	df 93       	push	r29
     ce0:	00 d0       	rcall	.+0      	; 0xce2 <timer1_clear+0x6>
     ce2:	cd b7       	in	r28, 0x3d	; 61
     ce4:	de b7       	in	r29, 0x3e	; 62
    // Get global interrupt enable bit state
    unsigned int sreg_state = SREG & (1 << I_SREG);
     ce6:	8f e5       	ldi	r24, 0x5F	; 95
     ce8:	90 e0       	ldi	r25, 0x00	; 0
     cea:	fc 01       	movw	r30, r24
     cec:	80 81       	ld	r24, Z
     cee:	88 2f       	mov	r24, r24
     cf0:	90 e0       	ldi	r25, 0x00	; 0
     cf2:	80 78       	andi	r24, 0x80	; 128
     cf4:	99 27       	eor	r25, r25
     cf6:	9a 83       	std	Y+2, r25	; 0x02
     cf8:	89 83       	std	Y+1, r24	; 0x01

    // Disable interrupts
    // __builtin_avr_cli();
    SREG &= ~(1<<I_SREG);
     cfa:	8f e5       	ldi	r24, 0x5F	; 95
     cfc:	90 e0       	ldi	r25, 0x00	; 0
     cfe:	2f e5       	ldi	r18, 0x5F	; 95
     d00:	30 e0       	ldi	r19, 0x00	; 0
     d02:	f9 01       	movw	r30, r18
     d04:	20 81       	ld	r18, Z
     d06:	2f 77       	andi	r18, 0x7F	; 127
     d08:	fc 01       	movw	r30, r24
     d0a:	20 83       	st	Z, r18

    // Clear count value
    count = 0;
     d0c:	10 92 e6 01 	sts	0x01E6, r1	; 0x8001e6 <count>
     d10:	10 92 e7 01 	sts	0x01E7, r1	; 0x8001e7 <count+0x1>
     d14:	10 92 e8 01 	sts	0x01E8, r1	; 0x8001e8 <count+0x2>
     d18:	10 92 e9 01 	sts	0x01E9, r1	; 0x8001e9 <count+0x3>

    // Restore global interrupt state
    if (sreg_state) {
     d1c:	89 81       	ldd	r24, Y+1	; 0x01
     d1e:	9a 81       	ldd	r25, Y+2	; 0x02
     d20:	89 2b       	or	r24, r25
     d22:	49 f0       	breq	.+18     	; 0xd36 <timer1_clear+0x5a>
        // __builtin_avr_sei();
        SREG |= (1<<I_SREG);
     d24:	8f e5       	ldi	r24, 0x5F	; 95
     d26:	90 e0       	ldi	r25, 0x00	; 0
     d28:	2f e5       	ldi	r18, 0x5F	; 95
     d2a:	30 e0       	ldi	r19, 0x00	; 0
     d2c:	f9 01       	movw	r30, r18
     d2e:	20 81       	ld	r18, Z
     d30:	20 68       	ori	r18, 0x80	; 128
     d32:	fc 01       	movw	r30, r24
     d34:	20 83       	st	Z, r18
    }
}
     d36:	00 00       	nop
     d38:	0f 90       	pop	r0
     d3a:	0f 90       	pop	r0
     d3c:	df 91       	pop	r29
     d3e:	cf 91       	pop	r28
     d40:	08 95       	ret

00000d42 <__vector_11>:


void __vector_11(void) __attribute__ ((signal, used, externally_visible));

void __vector_11(void)
{
     d42:	1f 92       	push	r1
     d44:	0f 92       	push	r0
     d46:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
     d4a:	0f 92       	push	r0
     d4c:	11 24       	eor	r1, r1
     d4e:	8f 93       	push	r24
     d50:	9f 93       	push	r25
     d52:	af 93       	push	r26
     d54:	bf 93       	push	r27
     d56:	cf 93       	push	r28
     d58:	df 93       	push	r29
     d5a:	cd b7       	in	r28, 0x3d	; 61
     d5c:	de b7       	in	r29, 0x3e	; 62
    // Increment the count by 1
    count++;
     d5e:	80 91 e6 01 	lds	r24, 0x01E6	; 0x8001e6 <count>
     d62:	90 91 e7 01 	lds	r25, 0x01E7	; 0x8001e7 <count+0x1>
     d66:	a0 91 e8 01 	lds	r26, 0x01E8	; 0x8001e8 <count+0x2>
     d6a:	b0 91 e9 01 	lds	r27, 0x01E9	; 0x8001e9 <count+0x3>
     d6e:	01 96       	adiw	r24, 0x01	; 1
     d70:	a1 1d       	adc	r26, r1
     d72:	b1 1d       	adc	r27, r1
     d74:	80 93 e6 01 	sts	0x01E6, r24	; 0x8001e6 <count>
     d78:	90 93 e7 01 	sts	0x01E7, r25	; 0x8001e7 <count+0x1>
     d7c:	a0 93 e8 01 	sts	0x01E8, r26	; 0x8001e8 <count+0x2>
     d80:	b0 93 e9 01 	sts	0x01E9, r27	; 0x8001e9 <count+0x3>
}
     d84:	00 00       	nop
     d86:	df 91       	pop	r29
     d88:	cf 91       	pop	r28
     d8a:	bf 91       	pop	r27
     d8c:	af 91       	pop	r26
     d8e:	9f 91       	pop	r25
     d90:	8f 91       	pop	r24
     d92:	0f 90       	pop	r0
     d94:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
     d98:	0f 90       	pop	r0
     d9a:	1f 90       	pop	r1
     d9c:	18 95       	reti

00000d9e <calc_checksum>:
#define SREG    *((volatile char*) 0x5F)

#define C_SREG 0

unsigned char calc_checksum(unsigned char *data, unsigned int dsize)
{
     d9e:	cf 93       	push	r28
     da0:	df 93       	push	r29
     da2:	cd b7       	in	r28, 0x3d	; 61
     da4:	de b7       	in	r29, 0x3e	; 62
     da6:	27 97       	sbiw	r28, 0x07	; 7
     da8:	0f b6       	in	r0, 0x3f	; 63
     daa:	f8 94       	cli
     dac:	de bf       	out	0x3e, r29	; 62
     dae:	0f be       	out	0x3f, r0	; 63
     db0:	cd bf       	out	0x3d, r28	; 61
     db2:	9d 83       	std	Y+5, r25	; 0x05
     db4:	8c 83       	std	Y+4, r24	; 0x04
     db6:	7f 83       	std	Y+7, r23	; 0x07
     db8:	6e 83       	std	Y+6, r22	; 0x06
    //Storing checksum result in unsigned byte
    unsigned char checksum_result;

    for(int i=0;i<dsize;i++)
     dba:	1b 82       	std	Y+3, r1	; 0x03
     dbc:	1a 82       	std	Y+2, r1	; 0x02
     dbe:	1e c0       	rjmp	.+60     	; 0xdfc <calc_checksum+0x5e>
    {
        checksum_result += data[i];
     dc0:	8a 81       	ldd	r24, Y+2	; 0x02
     dc2:	9b 81       	ldd	r25, Y+3	; 0x03
     dc4:	2c 81       	ldd	r18, Y+4	; 0x04
     dc6:	3d 81       	ldd	r19, Y+5	; 0x05
     dc8:	82 0f       	add	r24, r18
     dca:	93 1f       	adc	r25, r19
     dcc:	fc 01       	movw	r30, r24
     dce:	80 81       	ld	r24, Z
     dd0:	99 81       	ldd	r25, Y+1	; 0x01
     dd2:	89 0f       	add	r24, r25
     dd4:	89 83       	std	Y+1, r24	; 0x01
        if(SREG & (1<<C_SREG))
     dd6:	8f e5       	ldi	r24, 0x5F	; 95
     dd8:	90 e0       	ldi	r25, 0x00	; 0
     dda:	fc 01       	movw	r30, r24
     ddc:	80 81       	ld	r24, Z
     dde:	08 2e       	mov	r0, r24
     de0:	00 0c       	add	r0, r0
     de2:	99 0b       	sbc	r25, r25
     de4:	81 70       	andi	r24, 0x01	; 1
     de6:	99 27       	eor	r25, r25
     de8:	89 2b       	or	r24, r25
     dea:	19 f0       	breq	.+6      	; 0xdf2 <calc_checksum+0x54>
        {
            //carry wraparound
            checksum_result+=1;
     dec:	89 81       	ldd	r24, Y+1	; 0x01
     dee:	8f 5f       	subi	r24, 0xFF	; 255
     df0:	89 83       	std	Y+1, r24	; 0x01
unsigned char calc_checksum(unsigned char *data, unsigned int dsize)
{
    //Storing checksum result in unsigned byte
    unsigned char checksum_result;

    for(int i=0;i<dsize;i++)
     df2:	8a 81       	ldd	r24, Y+2	; 0x02
     df4:	9b 81       	ldd	r25, Y+3	; 0x03
     df6:	01 96       	adiw	r24, 0x01	; 1
     df8:	9b 83       	std	Y+3, r25	; 0x03
     dfa:	8a 83       	std	Y+2, r24	; 0x02
     dfc:	2a 81       	ldd	r18, Y+2	; 0x02
     dfe:	3b 81       	ldd	r19, Y+3	; 0x03
     e00:	8e 81       	ldd	r24, Y+6	; 0x06
     e02:	9f 81       	ldd	r25, Y+7	; 0x07
     e04:	28 17       	cp	r18, r24
     e06:	39 07       	cpc	r19, r25
     e08:	d8 f2       	brcs	.-74     	; 0xdc0 <calc_checksum+0x22>
            checksum_result+=1;
        }

    }

    return ~checksum_result;
     e0a:	89 81       	ldd	r24, Y+1	; 0x01
     e0c:	80 95       	com	r24

}
     e0e:	27 96       	adiw	r28, 0x07	; 7
     e10:	0f b6       	in	r0, 0x3f	; 63
     e12:	f8 94       	cli
     e14:	de bf       	out	0x3e, r29	; 62
     e16:	0f be       	out	0x3f, r0	; 63
     e18:	cd bf       	out	0x3d, r28	; 61
     e1a:	df 91       	pop	r29
     e1c:	cf 91       	pop	r28
     e1e:	08 95       	ret

00000e20 <update_checksum>:

void update_checksum(unsigned char *data, unsigned int dsize)
{
     e20:	cf 93       	push	r28
     e22:	df 93       	push	r29
     e24:	00 d0       	rcall	.+0      	; 0xe26 <update_checksum+0x6>
     e26:	00 d0       	rcall	.+0      	; 0xe28 <update_checksum+0x8>
     e28:	00 d0       	rcall	.+0      	; 0xe2a <update_checksum+0xa>
     e2a:	cd b7       	in	r28, 0x3d	; 61
     e2c:	de b7       	in	r29, 0x3e	; 62
     e2e:	9c 83       	std	Y+4, r25	; 0x04
     e30:	8b 83       	std	Y+3, r24	; 0x03
     e32:	7e 83       	std	Y+6, r23	; 0x06
     e34:	6d 83       	std	Y+5, r22	; 0x05
    unsigned char checksum_val = calc_checksum(data, dsize);
     e36:	2d 81       	ldd	r18, Y+5	; 0x05
     e38:	3e 81       	ldd	r19, Y+6	; 0x06
     e3a:	8b 81       	ldd	r24, Y+3	; 0x03
     e3c:	9c 81       	ldd	r25, Y+4	; 0x04
     e3e:	b9 01       	movw	r22, r18
     e40:	0e 94 cf 06 	call	0xd9e	; 0xd9e <calc_checksum>
     e44:	89 83       	std	Y+1, r24	; 0x01
    unsigned char last_byte = 0b11111111 + (~checksum_val + 0b00000001);
     e46:	89 81       	ldd	r24, Y+1	; 0x01
     e48:	80 95       	com	r24
     e4a:	8a 83       	std	Y+2, r24	; 0x02
    data[dsize-1]=last_byte;
     e4c:	8d 81       	ldd	r24, Y+5	; 0x05
     e4e:	9e 81       	ldd	r25, Y+6	; 0x06
     e50:	01 97       	sbiw	r24, 0x01	; 1
     e52:	2b 81       	ldd	r18, Y+3	; 0x03
     e54:	3c 81       	ldd	r19, Y+4	; 0x04
     e56:	82 0f       	add	r24, r18
     e58:	93 1f       	adc	r25, r19
     e5a:	2a 81       	ldd	r18, Y+2	; 0x02
     e5c:	fc 01       	movw	r30, r24
     e5e:	20 83       	st	Z, r18
}
     e60:	00 00       	nop
     e62:	26 96       	adiw	r28, 0x06	; 6
     e64:	0f b6       	in	r0, 0x3f	; 63
     e66:	f8 94       	cli
     e68:	de bf       	out	0x3e, r29	; 62
     e6a:	0f be       	out	0x3f, r0	; 63
     e6c:	cd bf       	out	0x3d, r28	; 61
     e6e:	df 91       	pop	r29
     e70:	cf 91       	pop	r28
     e72:	08 95       	ret

00000e74 <is_checksum_valid>:


int is_checksum_valid(unsigned char* data, unsigned int dsize)
{
     e74:	cf 93       	push	r28
     e76:	df 93       	push	r29
     e78:	00 d0       	rcall	.+0      	; 0xe7a <is_checksum_valid+0x6>
     e7a:	00 d0       	rcall	.+0      	; 0xe7c <is_checksum_valid+0x8>
     e7c:	1f 92       	push	r1
     e7e:	cd b7       	in	r28, 0x3d	; 61
     e80:	de b7       	in	r29, 0x3e	; 62
     e82:	9b 83       	std	Y+3, r25	; 0x03
     e84:	8a 83       	std	Y+2, r24	; 0x02
     e86:	7d 83       	std	Y+5, r23	; 0x05
     e88:	6c 83       	std	Y+4, r22	; 0x04
    unsigned char checksum_val = calc_checksum(data, dsize);
     e8a:	2c 81       	ldd	r18, Y+4	; 0x04
     e8c:	3d 81       	ldd	r19, Y+5	; 0x05
     e8e:	8a 81       	ldd	r24, Y+2	; 0x02
     e90:	9b 81       	ldd	r25, Y+3	; 0x03
     e92:	b9 01       	movw	r22, r18
     e94:	0e 94 cf 06 	call	0xd9e	; 0xd9e <calc_checksum>
     e98:	89 83       	std	Y+1, r24	; 0x01

    if(checksum_val==0)
     e9a:	89 81       	ldd	r24, Y+1	; 0x01
     e9c:	88 23       	and	r24, r24
     e9e:	19 f4       	brne	.+6      	; 0xea6 <is_checksum_valid+0x32>
        return 1;
     ea0:	81 e0       	ldi	r24, 0x01	; 1
     ea2:	90 e0       	ldi	r25, 0x00	; 0
     ea4:	02 c0       	rjmp	.+4      	; 0xeaa <is_checksum_valid+0x36>
    else
        return 0;
     ea6:	80 e0       	ldi	r24, 0x00	; 0
     ea8:	90 e0       	ldi	r25, 0x00	; 0
}
     eaa:	0f 90       	pop	r0
     eac:	0f 90       	pop	r0
     eae:	0f 90       	pop	r0
     eb0:	0f 90       	pop	r0
     eb2:	0f 90       	pop	r0
     eb4:	df 91       	pop	r29
     eb6:	cf 91       	pop	r28
     eb8:	08 95       	ret

00000eba <vpd_init>:
*/

vpd_struct vpd_defaults = {"aSER", "Manish", "Mani", "abcd1234", 0, {0x4C,0x41, 0x4E, 0x4D, 0x41, 0x4E}, "USA", 0};

void vpd_init()
{
     eba:	ef 92       	push	r14
     ebc:	ff 92       	push	r15
     ebe:	0f 93       	push	r16
     ec0:	1f 93       	push	r17
     ec2:	cf 93       	push	r28
     ec4:	df 93       	push	r29
     ec6:	cd b7       	in	r28, 0x3d	; 61
     ec8:	de b7       	in	r29, 0x3e	; 62
     eca:	2c 97       	sbiw	r28, 0x0c	; 12
     ecc:	0f b6       	in	r0, 0x3f	; 63
     ece:	f8 94       	cli
     ed0:	de bf       	out	0x3e, r29	; 62
     ed2:	0f be       	out	0x3f, r0	; 63
     ed4:	cd bf       	out	0x3d, r28	; 61
        //Initialize data by reading default values
        eeprom_readbuf(base_addr, (unsigned char*)buf, size);
        memcpy((unsigned char*)&vpd, buf, size);

    }
}
     ed6:	0d b7       	in	r16, 0x3d	; 61
     ed8:	1e b7       	in	r17, 0x3e	; 62

vpd_struct vpd_defaults = {"aSER", "Manish", "Mani", "abcd1234", 0, {0x4C,0x41, 0x4E, 0x4D, 0x41, 0x4E}, "USA", 0};

void vpd_init()
{
    while(eeprom_isbusy());  //waits for EEPROM to get out of busy state
     eda:	00 00       	nop
     edc:	0e 94 08 03 	call	0x610	; 0x610 <eeprom_isbusy>
     ee0:	89 2b       	or	r24, r25
     ee2:	e1 f7       	brne	.-8      	; 0xedc <vpd_init+0x22>

    //Read 43 bytes from 0x000
    unsigned int base_addr=0x000;
     ee4:	1c 82       	std	Y+4, r1	; 0x04
     ee6:	1b 82       	std	Y+3, r1	; 0x03
    int size = sizeof(vpd_struct);
     ee8:	88 e3       	ldi	r24, 0x38	; 56
     eea:	90 e0       	ldi	r25, 0x00	; 0
     eec:	9e 83       	std	Y+6, r25	; 0x06
     eee:	8d 83       	std	Y+5, r24	; 0x05
    unsigned char buf[size+10];
     ef0:	8d 81       	ldd	r24, Y+5	; 0x05
     ef2:	9e 81       	ldd	r25, Y+6	; 0x06
     ef4:	0a 96       	adiw	r24, 0x0a	; 10
     ef6:	2d b7       	in	r18, 0x3d	; 61
     ef8:	3e b7       	in	r19, 0x3e	; 62
     efa:	79 01       	movw	r14, r18
     efc:	9c 01       	movw	r18, r24
     efe:	21 50       	subi	r18, 0x01	; 1
     f00:	31 09       	sbc	r19, r1
     f02:	38 87       	std	Y+8, r19	; 0x08
     f04:	2f 83       	std	Y+7, r18	; 0x07
     f06:	2d b7       	in	r18, 0x3d	; 61
     f08:	3e b7       	in	r19, 0x3e	; 62
     f0a:	28 1b       	sub	r18, r24
     f0c:	39 0b       	sbc	r19, r25
     f0e:	0f b6       	in	r0, 0x3f	; 63
     f10:	f8 94       	cli
     f12:	3e bf       	out	0x3e, r19	; 62
     f14:	0f be       	out	0x3f, r0	; 63
     f16:	2d bf       	out	0x3d, r18	; 61
     f18:	8d b7       	in	r24, 0x3d	; 61
     f1a:	9e b7       	in	r25, 0x3e	; 62
     f1c:	01 96       	adiw	r24, 0x01	; 1
     f1e:	9a 87       	std	Y+10, r25	; 0x0a
     f20:	89 87       	std	Y+9, r24	; 0x09
    unsigned char* p = (unsigned char*)&vpd;
     f22:	8b ed       	ldi	r24, 0xDB	; 219
     f24:	92 e0       	ldi	r25, 0x02	; 2
     f26:	9c 87       	std	Y+12, r25	; 0x0c
     f28:	8b 87       	std	Y+11, r24	; 0x0b


    eeprom_readbuf(base_addr, (unsigned char*)buf, size);
     f2a:	4d 81       	ldd	r20, Y+5	; 0x05
     f2c:	29 85       	ldd	r18, Y+9	; 0x09
     f2e:	3a 85       	ldd	r19, Y+10	; 0x0a
     f30:	8b 81       	ldd	r24, Y+3	; 0x03
     f32:	9c 81       	ldd	r25, Y+4	; 0x04
     f34:	b9 01       	movw	r22, r18
     f36:	0e 94 85 03 	call	0x70a	; 0x70a <eeprom_readbuf>
    //memcpy((unsigned char*)&vpd, (unsigned char*)buf, size);

    for(int i=0;i<size;i++)
     f3a:	1a 82       	std	Y+2, r1	; 0x02
     f3c:	19 82       	std	Y+1, r1	; 0x01
     f3e:	15 c0       	rjmp	.+42     	; 0xf6a <vpd_init+0xb0>
    {
        p[i]=buf[i];
     f40:	89 81       	ldd	r24, Y+1	; 0x01
     f42:	9a 81       	ldd	r25, Y+2	; 0x02
     f44:	2b 85       	ldd	r18, Y+11	; 0x0b
     f46:	3c 85       	ldd	r19, Y+12	; 0x0c
     f48:	82 0f       	add	r24, r18
     f4a:	93 1f       	adc	r25, r19
     f4c:	49 85       	ldd	r20, Y+9	; 0x09
     f4e:	5a 85       	ldd	r21, Y+10	; 0x0a
     f50:	29 81       	ldd	r18, Y+1	; 0x01
     f52:	3a 81       	ldd	r19, Y+2	; 0x02
     f54:	24 0f       	add	r18, r20
     f56:	35 1f       	adc	r19, r21
     f58:	f9 01       	movw	r30, r18
     f5a:	20 81       	ld	r18, Z
     f5c:	fc 01       	movw	r30, r24
     f5e:	20 83       	st	Z, r18


    eeprom_readbuf(base_addr, (unsigned char*)buf, size);
    //memcpy((unsigned char*)&vpd, (unsigned char*)buf, size);

    for(int i=0;i<size;i++)
     f60:	89 81       	ldd	r24, Y+1	; 0x01
     f62:	9a 81       	ldd	r25, Y+2	; 0x02
     f64:	01 96       	adiw	r24, 0x01	; 1
     f66:	9a 83       	std	Y+2, r25	; 0x02
     f68:	89 83       	std	Y+1, r24	; 0x01
     f6a:	29 81       	ldd	r18, Y+1	; 0x01
     f6c:	3a 81       	ldd	r19, Y+2	; 0x02
     f6e:	8d 81       	ldd	r24, Y+5	; 0x05
     f70:	9e 81       	ldd	r25, Y+6	; 0x06
     f72:	28 17       	cp	r18, r24
     f74:	39 07       	cpc	r19, r25
     f76:	24 f3       	brlt	.-56     	; 0xf40 <vpd_init+0x86>
    }


    //eeprom_readbuf(base_addr, (unsigned char*)&vpd, size);

    if(!vpd_is_data_valid())
     f78:	0e 94 ec 07 	call	0xfd8	; 0xfd8 <vpd_is_data_valid>
     f7c:	89 2b       	or	r24, r25
     f7e:	a1 f4       	brne	.+40     	; 0xfa8 <vpd_init+0xee>
    {
        vpd_write_defaults();
     f80:	0e 94 05 08 	call	0x100a	; 0x100a <vpd_write_defaults>

        //Initialize data by reading default values
        eeprom_readbuf(base_addr, (unsigned char*)buf, size);
     f84:	4d 81       	ldd	r20, Y+5	; 0x05
     f86:	29 85       	ldd	r18, Y+9	; 0x09
     f88:	3a 85       	ldd	r19, Y+10	; 0x0a
     f8a:	8b 81       	ldd	r24, Y+3	; 0x03
     f8c:	9c 81       	ldd	r25, Y+4	; 0x04
     f8e:	b9 01       	movw	r22, r18
     f90:	0e 94 85 03 	call	0x70a	; 0x70a <eeprom_readbuf>
        memcpy((unsigned char*)&vpd, buf, size);
     f94:	2d 81       	ldd	r18, Y+5	; 0x05
     f96:	3e 81       	ldd	r19, Y+6	; 0x06
     f98:	89 85       	ldd	r24, Y+9	; 0x09
     f9a:	9a 85       	ldd	r25, Y+10	; 0x0a
     f9c:	a9 01       	movw	r20, r18
     f9e:	bc 01       	movw	r22, r24
     fa0:	8b ed       	ldi	r24, 0xDB	; 219
     fa2:	92 e0       	ldi	r25, 0x02	; 2
     fa4:	0e 94 31 14 	call	0x2862	; 0x2862 <memcpy>
     fa8:	0f b6       	in	r0, 0x3f	; 63
     faa:	f8 94       	cli
     fac:	fe be       	out	0x3e, r15	; 62
     fae:	0f be       	out	0x3f, r0	; 63
     fb0:	ed be       	out	0x3d, r14	; 61

    }
}
     fb2:	00 00       	nop
     fb4:	0f b6       	in	r0, 0x3f	; 63
     fb6:	f8 94       	cli
     fb8:	1e bf       	out	0x3e, r17	; 62
     fba:	0f be       	out	0x3f, r0	; 63
     fbc:	0d bf       	out	0x3d, r16	; 61
     fbe:	2c 96       	adiw	r28, 0x0c	; 12
     fc0:	0f b6       	in	r0, 0x3f	; 63
     fc2:	f8 94       	cli
     fc4:	de bf       	out	0x3e, r29	; 62
     fc6:	0f be       	out	0x3f, r0	; 63
     fc8:	cd bf       	out	0x3d, r28	; 61
     fca:	df 91       	pop	r29
     fcc:	cf 91       	pop	r28
     fce:	1f 91       	pop	r17
     fd0:	0f 91       	pop	r16
     fd2:	ff 90       	pop	r15
     fd4:	ef 90       	pop	r14
     fd6:	08 95       	ret

00000fd8 <vpd_is_data_valid>:

int vpd_is_data_valid()
{
     fd8:	cf 93       	push	r28
     fda:	df 93       	push	r29
     fdc:	cd b7       	in	r28, 0x3d	; 61
     fde:	de b7       	in	r29, 0x3e	; 62
    return (vpd.token == "SER") && is_checksum_valid((unsigned char*)&vpd, sizeof(vpd_struct));
     fe0:	8b ed       	ldi	r24, 0xDB	; 219
     fe2:	92 e0       	ldi	r25, 0x02	; 2
     fe4:	80 5b       	subi	r24, 0xB0	; 176
     fe6:	91 40       	sbci	r25, 0x01	; 1
     fe8:	59 f4       	brne	.+22     	; 0x1000 <vpd_is_data_valid+0x28>
     fea:	68 e3       	ldi	r22, 0x38	; 56
     fec:	70 e0       	ldi	r23, 0x00	; 0
     fee:	8b ed       	ldi	r24, 0xDB	; 219
     ff0:	92 e0       	ldi	r25, 0x02	; 2
     ff2:	0e 94 3a 07 	call	0xe74	; 0xe74 <is_checksum_valid>
     ff6:	89 2b       	or	r24, r25
     ff8:	19 f0       	breq	.+6      	; 0x1000 <vpd_is_data_valid+0x28>
     ffa:	81 e0       	ldi	r24, 0x01	; 1
     ffc:	90 e0       	ldi	r25, 0x00	; 0
     ffe:	02 c0       	rjmp	.+4      	; 0x1004 <vpd_is_data_valid+0x2c>
    1000:	80 e0       	ldi	r24, 0x00	; 0
    1002:	90 e0       	ldi	r25, 0x00	; 0
}
    1004:	df 91       	pop	r29
    1006:	cf 91       	pop	r28
    1008:	08 95       	ret

0000100a <vpd_write_defaults>:

void vpd_write_defaults()
{
    100a:	ef 92       	push	r14
    100c:	ff 92       	push	r15
    100e:	0f 93       	push	r16
    1010:	1f 93       	push	r17
    1012:	cf 93       	push	r28
    1014:	df 93       	push	r29
    1016:	cd b7       	in	r28, 0x3d	; 61
    1018:	de b7       	in	r29, 0x3e	; 62
    101a:	2c 97       	sbiw	r28, 0x0c	; 12
    101c:	0f b6       	in	r0, 0x3f	; 63
    101e:	f8 94       	cli
    1020:	de bf       	out	0x3e, r29	; 62
    1022:	0f be       	out	0x3f, r0	; 63
    1024:	cd bf       	out	0x3d, r28	; 61
    //memcpy((unsigned char*)buf, (unsigned char*)&vpd_defaults, size);
    eeprom_writebuf(base_addr, (unsigned char*)buf, size);


    //eeprom_writebuf(base_addr, (unsigned char*)&vpd, size);
}
    1026:	0d b7       	in	r16, 0x3d	; 61
    1028:	1e b7       	in	r17, 0x3e	; 62
{
    return (vpd.token == "SER") && is_checksum_valid((unsigned char*)&vpd, sizeof(vpd_struct));
}

void vpd_write_defaults()
{
    102a:	8d b7       	in	r24, 0x3d	; 61
    102c:	9e b7       	in	r25, 0x3e	; 62
    102e:	7c 01       	movw	r14, r24
    update_checksum((unsigned char*)&vpd, sizeof(vpd));
    1030:	68 e3       	ldi	r22, 0x38	; 56
    1032:	70 e0       	ldi	r23, 0x00	; 0
    1034:	8b ed       	ldi	r24, 0xDB	; 219
    1036:	92 e0       	ldi	r25, 0x02	; 2
    1038:	0e 94 10 07 	call	0xe20	; 0xe20 <update_checksum>

    //Writing defaults to eeprom
    unsigned int base_addr = 0x000;
    103c:	1c 82       	std	Y+4, r1	; 0x04
    103e:	1b 82       	std	Y+3, r1	; 0x03
    int size = sizeof(vpd_struct);
    1040:	88 e3       	ldi	r24, 0x38	; 56
    1042:	90 e0       	ldi	r25, 0x00	; 0
    1044:	9e 83       	std	Y+6, r25	; 0x06
    1046:	8d 83       	std	Y+5, r24	; 0x05
    unsigned char buf[size+10];
    1048:	8d 81       	ldd	r24, Y+5	; 0x05
    104a:	9e 81       	ldd	r25, Y+6	; 0x06
    104c:	0a 96       	adiw	r24, 0x0a	; 10
    104e:	9c 01       	movw	r18, r24
    1050:	21 50       	subi	r18, 0x01	; 1
    1052:	31 09       	sbc	r19, r1
    1054:	38 87       	std	Y+8, r19	; 0x08
    1056:	2f 83       	std	Y+7, r18	; 0x07
    1058:	2d b7       	in	r18, 0x3d	; 61
    105a:	3e b7       	in	r19, 0x3e	; 62
    105c:	28 1b       	sub	r18, r24
    105e:	39 0b       	sbc	r19, r25
    1060:	0f b6       	in	r0, 0x3f	; 63
    1062:	f8 94       	cli
    1064:	3e bf       	out	0x3e, r19	; 62
    1066:	0f be       	out	0x3f, r0	; 63
    1068:	2d bf       	out	0x3d, r18	; 61
    106a:	8d b7       	in	r24, 0x3d	; 61
    106c:	9e b7       	in	r25, 0x3e	; 62
    106e:	01 96       	adiw	r24, 0x01	; 1
    1070:	9a 87       	std	Y+10, r25	; 0x0a
    1072:	89 87       	std	Y+9, r24	; 0x09
    unsigned char* p = (unsigned char*)&vpd_defaults;
    1074:	82 e1       	ldi	r24, 0x12	; 18
    1076:	91 e0       	ldi	r25, 0x01	; 1
    1078:	9c 87       	std	Y+12, r25	; 0x0c
    107a:	8b 87       	std	Y+11, r24	; 0x0b

    for(int i=0;i<size;i++)
    107c:	1a 82       	std	Y+2, r1	; 0x02
    107e:	19 82       	std	Y+1, r1	; 0x01
    1080:	15 c0       	rjmp	.+42     	; 0x10ac <vpd_write_defaults+0xa2>
    {
        buf[i] = p[i];
    1082:	89 81       	ldd	r24, Y+1	; 0x01
    1084:	9a 81       	ldd	r25, Y+2	; 0x02
    1086:	2b 85       	ldd	r18, Y+11	; 0x0b
    1088:	3c 85       	ldd	r19, Y+12	; 0x0c
    108a:	82 0f       	add	r24, r18
    108c:	93 1f       	adc	r25, r19
    108e:	fc 01       	movw	r30, r24
    1090:	40 81       	ld	r20, Z
    1092:	29 85       	ldd	r18, Y+9	; 0x09
    1094:	3a 85       	ldd	r19, Y+10	; 0x0a
    1096:	89 81       	ldd	r24, Y+1	; 0x01
    1098:	9a 81       	ldd	r25, Y+2	; 0x02
    109a:	82 0f       	add	r24, r18
    109c:	93 1f       	adc	r25, r19
    109e:	fc 01       	movw	r30, r24
    10a0:	40 83       	st	Z, r20
    unsigned int base_addr = 0x000;
    int size = sizeof(vpd_struct);
    unsigned char buf[size+10];
    unsigned char* p = (unsigned char*)&vpd_defaults;

    for(int i=0;i<size;i++)
    10a2:	89 81       	ldd	r24, Y+1	; 0x01
    10a4:	9a 81       	ldd	r25, Y+2	; 0x02
    10a6:	01 96       	adiw	r24, 0x01	; 1
    10a8:	9a 83       	std	Y+2, r25	; 0x02
    10aa:	89 83       	std	Y+1, r24	; 0x01
    10ac:	29 81       	ldd	r18, Y+1	; 0x01
    10ae:	3a 81       	ldd	r19, Y+2	; 0x02
    10b0:	8d 81       	ldd	r24, Y+5	; 0x05
    10b2:	9e 81       	ldd	r25, Y+6	; 0x06
    10b4:	28 17       	cp	r18, r24
    10b6:	39 07       	cpc	r19, r25
    10b8:	24 f3       	brlt	.-56     	; 0x1082 <vpd_write_defaults+0x78>
        buf[i] = p[i];
    }


    //memcpy((unsigned char*)buf, (unsigned char*)&vpd_defaults, size);
    eeprom_writebuf(base_addr, (unsigned char*)buf, size);
    10ba:	4d 81       	ldd	r20, Y+5	; 0x05
    10bc:	29 85       	ldd	r18, Y+9	; 0x09
    10be:	3a 85       	ldd	r19, Y+10	; 0x0a
    10c0:	8b 81       	ldd	r24, Y+3	; 0x03
    10c2:	9c 81       	ldd	r25, Y+4	; 0x04
    10c4:	b9 01       	movw	r22, r18
    10c6:	0e 94 17 03 	call	0x62e	; 0x62e <eeprom_writebuf>
    10ca:	0f b6       	in	r0, 0x3f	; 63
    10cc:	f8 94       	cli
    10ce:	fe be       	out	0x3e, r15	; 62
    10d0:	0f be       	out	0x3f, r0	; 63
    10d2:	ed be       	out	0x3d, r14	; 61


    //eeprom_writebuf(base_addr, (unsigned char*)&vpd, size);
}
    10d4:	00 00       	nop
    10d6:	0f b6       	in	r0, 0x3f	; 63
    10d8:	f8 94       	cli
    10da:	1e bf       	out	0x3e, r17	; 62
    10dc:	0f be       	out	0x3f, r0	; 63
    10de:	0d bf       	out	0x3d, r16	; 61
    10e0:	2c 96       	adiw	r28, 0x0c	; 12
    10e2:	0f b6       	in	r0, 0x3f	; 63
    10e4:	f8 94       	cli
    10e6:	de bf       	out	0x3e, r29	; 62
    10e8:	0f be       	out	0x3f, r0	; 63
    10ea:	cd bf       	out	0x3d, r28	; 61
    10ec:	df 91       	pop	r29
    10ee:	cf 91       	pop	r28
    10f0:	1f 91       	pop	r17
    10f2:	0f 91       	pop	r16
    10f4:	ff 90       	pop	r15
    10f6:	ef 90       	pop	r14
    10f8:	08 95       	ret

000010fa <log_is_data_valid>:
    10fa:	80 31       	cpi	r24, 0x10	; 16
    10fc:	91 05       	cpc	r25, r1
    10fe:	04 f5       	brge	.+64     	; 0x1140 <log_is_data_valid+0x46>
    1100:	27 e0       	ldi	r18, 0x07	; 7
    1102:	28 9f       	mul	r18, r24
    1104:	a0 01       	movw	r20, r0
    1106:	29 9f       	mul	r18, r25
    1108:	50 0d       	add	r21, r0
    110a:	11 24       	eor	r1, r1
    110c:	fa 01       	movw	r30, r20
    110e:	e3 51       	subi	r30, 0x13	; 19
    1110:	fe 4f       	sbci	r31, 0xFE	; 254
    1112:	80 81       	ld	r24, Z
    1114:	81 32       	cpi	r24, 0x21	; 33
    1116:	a0 f4       	brcc	.+40     	; 0x1140 <log_is_data_valid+0x46>
    1118:	80 e0       	ldi	r24, 0x00	; 0
    111a:	90 e0       	ldi	r25, 0x00	; 0
    111c:	20 e0       	ldi	r18, 0x00	; 0
    111e:	fa 01       	movw	r30, r20
    1120:	e8 0f       	add	r30, r24
    1122:	f9 1f       	adc	r31, r25
    1124:	e3 51       	subi	r30, 0x13	; 19
    1126:	fe 4f       	sbci	r31, 0xFE	; 254
    1128:	30 81       	ld	r19, Z
    112a:	23 0f       	add	r18, r19
    112c:	01 96       	adiw	r24, 0x01	; 1
    112e:	87 30       	cpi	r24, 0x07	; 7
    1130:	91 05       	cpc	r25, r1
    1132:	a9 f7       	brne	.-22     	; 0x111e <log_is_data_valid+0x24>
    1134:	81 e0       	ldi	r24, 0x01	; 1
    1136:	90 e0       	ldi	r25, 0x00	; 0
    1138:	22 23       	and	r18, r18
    113a:	21 f0       	breq	.+8      	; 0x1144 <log_is_data_valid+0x4a>
    113c:	80 e0       	ldi	r24, 0x00	; 0
    113e:	08 95       	ret
    1140:	80 e0       	ldi	r24, 0x00	; 0
    1142:	90 e0       	ldi	r25, 0x00	; 0
    1144:	08 95       	ret

00001146 <log_init>:
    1146:	6f 92       	push	r6
    1148:	7f 92       	push	r7
    114a:	8f 92       	push	r8
    114c:	9f 92       	push	r9
    114e:	af 92       	push	r10
    1150:	bf 92       	push	r11
    1152:	cf 92       	push	r12
    1154:	df 92       	push	r13
    1156:	ef 92       	push	r14
    1158:	ff 92       	push	r15
    115a:	0f 93       	push	r16
    115c:	1f 93       	push	r17
    115e:	cf 93       	push	r28
    1160:	df 93       	push	r29
    1162:	0e 94 08 03 	call	0x610	; 0x610 <eeprom_isbusy>
    1166:	89 2b       	or	r24, r25
    1168:	e1 f7       	brne	.-8      	; 0x1162 <log_init+0x1c>
    116a:	0d e5       	ldi	r16, 0x5D	; 93
    116c:	12 e0       	ldi	r17, 0x02	; 2
    116e:	c0 e8       	ldi	r28, 0x80	; 128
    1170:	d0 e0       	ldi	r29, 0x00	; 0
    1172:	be 01       	movw	r22, r28
    1174:	63 59       	subi	r22, 0x93	; 147
    1176:	7e 4f       	sbci	r23, 0xFE	; 254
    1178:	47 e0       	ldi	r20, 0x07	; 7
    117a:	ce 01       	movw	r24, r28
    117c:	0e 94 85 03 	call	0x70a	; 0x70a <eeprom_readbuf>
    1180:	f8 01       	movw	r30, r16
    1182:	11 92       	st	Z+, r1
    1184:	8f 01       	movw	r16, r30
    1186:	27 96       	adiw	r28, 0x07	; 7
    1188:	c0 3f       	cpi	r28, 0xF0	; 240
    118a:	d1 05       	cpc	r29, r1
    118c:	91 f7       	brne	.-28     	; 0x1172 <log_init+0x2c>
    118e:	4d ee       	ldi	r20, 0xED	; 237
    1190:	e4 2e       	mov	r14, r20
    1192:	41 e0       	ldi	r20, 0x01	; 1
    1194:	f4 2e       	mov	r15, r20
    1196:	87 01       	movw	r16, r14
    1198:	c0 e0       	ldi	r28, 0x00	; 0
    119a:	d0 e0       	ldi	r29, 0x00	; 0
    119c:	d1 2c       	mov	r13, r1
    119e:	b1 2c       	mov	r11, r1
    11a0:	77 24       	eor	r7, r7
    11a2:	7a 94       	dec	r7
    11a4:	ce 01       	movw	r24, r28
    11a6:	0e 94 7d 08 	call	0x10fa	; 0x10fa <log_is_data_valid>
    11aa:	89 2b       	or	r24, r25
    11ac:	41 f0       	breq	.+16     	; 0x11be <log_init+0x78>
    11ae:	f8 01       	movw	r30, r16
    11b0:	80 81       	ld	r24, Z
    11b2:	87 15       	cp	r24, r7
    11b4:	20 f4       	brcc	.+8      	; 0x11be <log_init+0x78>
    11b6:	bc 2e       	mov	r11, r28
    11b8:	78 2e       	mov	r7, r24
    11ba:	dd 24       	eor	r13, r13
    11bc:	d3 94       	inc	r13
    11be:	21 96       	adiw	r28, 0x01	; 1
    11c0:	09 5f       	subi	r16, 0xF9	; 249
    11c2:	1f 4f       	sbci	r17, 0xFF	; 255
    11c4:	c0 31       	cpi	r28, 0x10	; 16
    11c6:	d1 05       	cpc	r29, r1
    11c8:	69 f7       	brne	.-38     	; 0x11a4 <log_init+0x5e>
    11ca:	dd 20       	and	r13, r13
    11cc:	09 f4       	brne	.+2      	; 0x11d0 <log_init+0x8a>
    11ce:	6a c0       	rjmp	.+212    	; 0x12a4 <log_init+0x15e>
    11d0:	b0 92 ec 01 	sts	0x01EC, r11	; 0x8001ec <last_written>
    11d4:	70 92 eb 01 	sts	0x01EB, r7	; 0x8001eb <last_transaction_written>
    11d8:	cb 2d       	mov	r28, r11
    11da:	d0 e0       	ldi	r29, 0x00	; 0
    11dc:	8e 01       	movw	r16, r28
    11de:	0f 5f       	subi	r16, 0xFF	; 255
    11e0:	1f 4f       	sbci	r17, 0xFF	; 255
    11e2:	87 2c       	mov	r8, r7
    11e4:	2f e0       	ldi	r18, 0x0F	; 15
    11e6:	a2 2e       	mov	r10, r18
    11e8:	37 e0       	ldi	r19, 0x07	; 7
    11ea:	93 2e       	mov	r9, r19
    11ec:	68 01       	movw	r12, r16
    11ee:	ff e0       	ldi	r31, 0x0F	; 15
    11f0:	cf 22       	and	r12, r31
    11f2:	dd 24       	eor	r13, r13
    11f4:	c6 01       	movw	r24, r12
    11f6:	0e 94 7d 08 	call	0x10fa	; 0x10fa <log_is_data_valid>
    11fa:	89 2b       	or	r24, r25
    11fc:	61 f4       	brne	.+24     	; 0x1216 <log_init+0xd0>
    11fe:	b0 92 ea 01 	sts	0x01EA, r11	; 0x8001ea <tail>
    1202:	8e 01       	movw	r16, r28
    1204:	01 50       	subi	r16, 0x01	; 1
    1206:	11 09       	sbc	r17, r1
    1208:	60 97       	sbiw	r28, 0x10	; 16
    120a:	80 e1       	ldi	r24, 0x10	; 16
    120c:	a8 2e       	mov	r10, r24
    120e:	b1 2c       	mov	r11, r1
    1210:	97 e0       	ldi	r25, 0x07	; 7
    1212:	69 2e       	mov	r6, r25
    1214:	3a c0       	rjmp	.+116    	; 0x128a <log_init+0x144>
    1216:	9c 9c       	mul	r9, r12
    1218:	f0 01       	movw	r30, r0
    121a:	9d 9c       	mul	r9, r13
    121c:	f0 0d       	add	r31, r0
    121e:	11 24       	eor	r1, r1
    1220:	e3 51       	subi	r30, 0x13	; 19
    1222:	fe 4f       	sbci	r31, 0xFE	; 254
    1224:	40 81       	ld	r20, Z
    1226:	24 2f       	mov	r18, r20
    1228:	30 e0       	ldi	r19, 0x00	; 0
    122a:	88 2d       	mov	r24, r8
    122c:	90 e0       	ldi	r25, 0x00	; 0
    122e:	01 96       	adiw	r24, 0x01	; 1
    1230:	8f 71       	andi	r24, 0x1F	; 31
    1232:	99 27       	eor	r25, r25
    1234:	28 17       	cp	r18, r24
    1236:	39 07       	cpc	r19, r25
    1238:	11 f7       	brne	.-60     	; 0x11fe <log_init+0xb8>
    123a:	c0 92 ec 01 	sts	0x01EC, r12	; 0x8001ec <last_written>
    123e:	40 93 eb 01 	sts	0x01EB, r20	; 0x8001eb <last_transaction_written>
    1242:	aa 94       	dec	r10
    1244:	0f 5f       	subi	r16, 0xFF	; 255
    1246:	1f 4f       	sbci	r17, 0xFF	; 255
    1248:	aa 20       	and	r10, r10
    124a:	c9 f2       	breq	.-78     	; 0x11fe <log_init+0xb8>
    124c:	84 2e       	mov	r8, r20
    124e:	ce cf       	rjmp	.-100    	; 0x11ec <log_init+0xa6>
    1250:	f7 01       	movw	r30, r14
    1252:	20 81       	ld	r18, Z
    1254:	30 e0       	ldi	r19, 0x00	; 0
    1256:	87 2d       	mov	r24, r7
    1258:	90 e0       	ldi	r25, 0x00	; 0
    125a:	4f 96       	adiw	r24, 0x1f	; 31
    125c:	8f 71       	andi	r24, 0x1F	; 31
    125e:	99 27       	eor	r25, r25
    1260:	28 17       	cp	r18, r24
    1262:	39 07       	cpc	r19, r25
    1264:	31 f5       	brne	.+76     	; 0x12b2 <log_init+0x16c>
    1266:	c0 92 ea 01 	sts	0x01EA, r12	; 0x8001ea <tail>
    126a:	68 9c       	mul	r6, r8
    126c:	f0 01       	movw	r30, r0
    126e:	69 9c       	mul	r6, r9
    1270:	f0 0d       	add	r31, r0
    1272:	11 24       	eor	r1, r1
    1274:	e3 51       	subi	r30, 0x13	; 19
    1276:	fe 4f       	sbci	r31, 0xFE	; 254
    1278:	70 80       	ld	r7, Z
    127a:	01 50       	subi	r16, 0x01	; 1
    127c:	11 09       	sbc	r17, r1
    127e:	f7 e0       	ldi	r31, 0x07	; 7
    1280:	ef 0e       	add	r14, r31
    1282:	f1 1c       	adc	r15, r1
    1284:	0c 17       	cp	r16, r28
    1286:	1d 07       	cpc	r17, r29
    1288:	a1 f0       	breq	.+40     	; 0x12b2 <log_init+0x16c>
    128a:	c8 01       	movw	r24, r16
    128c:	b5 01       	movw	r22, r10
    128e:	0e 94 c2 13 	call	0x2784	; 0x2784 <__divmodhi4>
    1292:	6c 01       	movw	r12, r24
    1294:	4c 01       	movw	r8, r24
    1296:	99 24       	eor	r9, r9
    1298:	c4 01       	movw	r24, r8
    129a:	0e 94 7d 08 	call	0x10fa	; 0x10fa <log_is_data_valid>
    129e:	89 2b       	or	r24, r25
    12a0:	b9 f6       	brne	.-82     	; 0x1250 <log_init+0x10a>
    12a2:	07 c0       	rjmp	.+14     	; 0x12b2 <log_init+0x16c>
    12a4:	8f e0       	ldi	r24, 0x0F	; 15
    12a6:	80 93 ec 01 	sts	0x01EC, r24	; 0x8001ec <last_written>
    12aa:	10 92 eb 01 	sts	0x01EB, r1	; 0x8001eb <last_transaction_written>
    12ae:	10 92 ea 01 	sts	0x01EA, r1	; 0x8001ea <tail>
    12b2:	df 91       	pop	r29
    12b4:	cf 91       	pop	r28
    12b6:	1f 91       	pop	r17
    12b8:	0f 91       	pop	r16
    12ba:	ff 90       	pop	r15
    12bc:	ef 90       	pop	r14
    12be:	df 90       	pop	r13
    12c0:	cf 90       	pop	r12
    12c2:	bf 90       	pop	r11
    12c4:	af 90       	pop	r10
    12c6:	9f 90       	pop	r9
    12c8:	8f 90       	pop	r8
    12ca:	7f 90       	pop	r7
    12cc:	6f 90       	pop	r6
    12ce:	08 95       	ret

000012d0 <log_update>:
    12d0:	ef 92       	push	r14
    12d2:	ff 92       	push	r15
    12d4:	1f 93       	push	r17
    12d6:	cf 93       	push	r28
    12d8:	df 93       	push	r29
    12da:	0e 94 08 03 	call	0x610	; 0x610 <eeprom_isbusy>
    12de:	89 2b       	or	r24, r25
    12e0:	39 f5       	brne	.+78     	; 0x1330 <log_update+0x60>
    12e2:	ed e5       	ldi	r30, 0x5D	; 93
    12e4:	f2 e0       	ldi	r31, 0x02	; 2
    12e6:	c0 e0       	ldi	r28, 0x00	; 0
    12e8:	d0 e0       	ldi	r29, 0x00	; 0
    12ea:	81 91       	ld	r24, Z+
    12ec:	88 23       	and	r24, r24
    12ee:	e1 f0       	breq	.+56     	; 0x1328 <log_update+0x58>
    12f0:	17 e0       	ldi	r17, 0x07	; 7
    12f2:	1c 9f       	mul	r17, r28
    12f4:	c0 01       	movw	r24, r0
    12f6:	1d 9f       	mul	r17, r29
    12f8:	90 0d       	add	r25, r0
    12fa:	11 24       	eor	r1, r1
    12fc:	9c 01       	movw	r18, r24
    12fe:	23 51       	subi	r18, 0x13	; 19
    1300:	3e 4f       	sbci	r19, 0xFE	; 254
    1302:	79 01       	movw	r14, r18
    1304:	67 e0       	ldi	r22, 0x07	; 7
    1306:	70 e0       	ldi	r23, 0x00	; 0
    1308:	c9 01       	movw	r24, r18
    130a:	0e 94 10 07 	call	0xe20	; 0xe20 <update_checksum>
    130e:	c1 9f       	mul	r28, r17
    1310:	c0 01       	movw	r24, r0
    1312:	11 24       	eor	r1, r1
    1314:	47 e0       	ldi	r20, 0x07	; 7
    1316:	b7 01       	movw	r22, r14
    1318:	80 58       	subi	r24, 0x80	; 128
    131a:	9f 4f       	sbci	r25, 0xFF	; 255
    131c:	0e 94 17 03 	call	0x62e	; 0x62e <eeprom_writebuf>
    1320:	c3 5a       	subi	r28, 0xA3	; 163
    1322:	dd 4f       	sbci	r29, 0xFD	; 253
    1324:	18 82       	st	Y, r1
    1326:	04 c0       	rjmp	.+8      	; 0x1330 <log_update+0x60>
    1328:	21 96       	adiw	r28, 0x01	; 1
    132a:	c0 31       	cpi	r28, 0x10	; 16
    132c:	d1 05       	cpc	r29, r1
    132e:	e9 f6       	brne	.-70     	; 0x12ea <log_update+0x1a>
    1330:	df 91       	pop	r29
    1332:	cf 91       	pop	r28
    1334:	1f 91       	pop	r17
    1336:	ff 90       	pop	r15
    1338:	ef 90       	pop	r14
    133a:	08 95       	ret

0000133c <log_add_record>:
    133c:	ef 92       	push	r14
    133e:	ff 92       	push	r15
    1340:	0f 93       	push	r16
    1342:	1f 93       	push	r17
    1344:	cf 93       	push	r28
    1346:	df 93       	push	r29
    1348:	e8 2e       	mov	r14, r24
    134a:	c0 91 ec 01 	lds	r28, 0x01EC	; 0x8001ec <last_written>
    134e:	d0 e0       	ldi	r29, 0x00	; 0
    1350:	21 96       	adiw	r28, 0x01	; 1
    1352:	cf 70       	andi	r28, 0x0F	; 15
    1354:	dd 27       	eor	r29, r29
    1356:	80 91 ea 01 	lds	r24, 0x01EA	; 0x8001ea <tail>
    135a:	90 e0       	ldi	r25, 0x00	; 0
    135c:	0e 94 7d 08 	call	0x10fa	; 0x10fa <log_is_data_valid>
    1360:	f8 2e       	mov	r15, r24
    1362:	80 91 eb 01 	lds	r24, 0x01EB	; 0x8001eb <last_transaction_written>
    1366:	8f 5f       	subi	r24, 0xFF	; 255
    1368:	81 32       	cpi	r24, 0x21	; 33
    136a:	18 f4       	brcc	.+6      	; 0x1372 <log_add_record+0x36>
    136c:	80 93 eb 01 	sts	0x01EB, r24	; 0x8001eb <last_transaction_written>
    1370:	02 c0       	rjmp	.+4      	; 0x1376 <log_add_record+0x3a>
    1372:	10 92 eb 01 	sts	0x01EB, r1	; 0x8001eb <last_transaction_written>
    1376:	87 e0       	ldi	r24, 0x07	; 7
    1378:	8c 9f       	mul	r24, r28
    137a:	80 01       	movw	r16, r0
    137c:	8d 9f       	mul	r24, r29
    137e:	10 0d       	add	r17, r0
    1380:	11 24       	eor	r1, r1
    1382:	03 51       	subi	r16, 0x13	; 19
    1384:	1e 4f       	sbci	r17, 0xFE	; 254
    1386:	80 91 eb 01 	lds	r24, 0x01EB	; 0x8001eb <last_transaction_written>
    138a:	f8 01       	movw	r30, r16
    138c:	80 83       	st	Z, r24
    138e:	0e 94 6b 0a 	call	0x14d6	; 0x14d6 <rtc_get_date>
    1392:	f8 01       	movw	r30, r16
    1394:	61 83       	std	Z+1, r22	; 0x01
    1396:	72 83       	std	Z+2, r23	; 0x02
    1398:	83 83       	std	Z+3, r24	; 0x03
    139a:	94 83       	std	Z+4, r25	; 0x04
    139c:	e5 82       	std	Z+5, r14	; 0x05
    139e:	c0 93 ec 01 	sts	0x01EC, r28	; 0x8001ec <last_written>
    13a2:	67 e0       	ldi	r22, 0x07	; 7
    13a4:	70 e0       	ldi	r23, 0x00	; 0
    13a6:	c8 01       	movw	r24, r16
    13a8:	0e 94 10 07 	call	0xe20	; 0xe20 <update_checksum>
    13ac:	c3 5a       	subi	r28, 0xA3	; 163
    13ae:	dd 4f       	sbci	r29, 0xFD	; 253
    13b0:	81 e0       	ldi	r24, 0x01	; 1
    13b2:	88 83       	st	Y, r24
    13b4:	80 91 ec 01 	lds	r24, 0x01EC	; 0x8001ec <last_written>
    13b8:	90 91 ea 01 	lds	r25, 0x01EA	; 0x8001ea <tail>
    13bc:	89 13       	cpse	r24, r25
    13be:	08 c0       	rjmp	.+16     	; 0x13d0 <log_add_record+0x94>
    13c0:	ff 20       	and	r15, r15
    13c2:	31 f0       	breq	.+12     	; 0x13d0 <log_add_record+0x94>
    13c4:	90 e0       	ldi	r25, 0x00	; 0
    13c6:	01 96       	adiw	r24, 0x01	; 1
    13c8:	8f 70       	andi	r24, 0x0F	; 15
    13ca:	99 27       	eor	r25, r25
    13cc:	80 93 ea 01 	sts	0x01EA, r24	; 0x8001ea <tail>
    13d0:	df 91       	pop	r29
    13d2:	cf 91       	pop	r28
    13d4:	1f 91       	pop	r17
    13d6:	0f 91       	pop	r16
    13d8:	ff 90       	pop	r15
    13da:	ef 90       	pop	r14
    13dc:	08 95       	ret

000013de <log_clear>:
    13de:	ed ee       	ldi	r30, 0xED	; 237
    13e0:	f1 e0       	ldi	r31, 0x01	; 1
    13e2:	ad e5       	ldi	r26, 0x5D	; 93
    13e4:	b2 e0       	ldi	r27, 0x02	; 2
    13e6:	8f ef       	ldi	r24, 0xFF	; 255
    13e8:	4f ef       	ldi	r20, 0xFF	; 255
    13ea:	5f ef       	ldi	r21, 0xFF	; 255
    13ec:	ba 01       	movw	r22, r20
    13ee:	91 e0       	ldi	r25, 0x01	; 1
    13f0:	80 83       	st	Z, r24
    13f2:	85 83       	std	Z+5, r24	; 0x05
    13f4:	41 83       	std	Z+1, r20	; 0x01
    13f6:	52 83       	std	Z+2, r21	; 0x02
    13f8:	63 83       	std	Z+3, r22	; 0x03
    13fa:	74 83       	std	Z+4, r23	; 0x04
    13fc:	9d 93       	st	X+, r25
    13fe:	37 96       	adiw	r30, 0x07	; 7
    1400:	22 e0       	ldi	r18, 0x02	; 2
    1402:	ed 35       	cpi	r30, 0x5D	; 93
    1404:	f2 07       	cpc	r31, r18
    1406:	a1 f7       	brne	.-24     	; 0x13f0 <log_clear+0x12>
    1408:	8f e0       	ldi	r24, 0x0F	; 15
    140a:	80 93 ec 01 	sts	0x01EC, r24	; 0x8001ec <last_written>
    140e:	10 92 ea 01 	sts	0x01EA, r1	; 0x8001ea <tail>
    1412:	10 92 eb 01 	sts	0x01EB, r1	; 0x8001eb <last_transaction_written>
    1416:	08 95       	ret

00001418 <log_get_num_entries>:
    1418:	0f 93       	push	r16
    141a:	1f 93       	push	r17
    141c:	cf 93       	push	r28
    141e:	df 93       	push	r29
    1420:	00 91 ea 01 	lds	r16, 0x01EA	; 0x8001ea <tail>
    1424:	c0 2f       	mov	r28, r16
    1426:	10 e0       	ldi	r17, 0x00	; 0
    1428:	d0 e0       	ldi	r29, 0x00	; 0
    142a:	ce 01       	movw	r24, r28
    142c:	0e 94 7d 08 	call	0x10fa	; 0x10fa <log_is_data_valid>
    1430:	89 2b       	or	r24, r25
    1432:	29 f0       	breq	.+10     	; 0x143e <log_get_num_entries+0x26>
    1434:	21 96       	adiw	r28, 0x01	; 1
    1436:	cf 70       	andi	r28, 0x0F	; 15
    1438:	1f 5f       	subi	r17, 0xFF	; 255
    143a:	0c 13       	cpse	r16, r28
    143c:	f5 cf       	rjmp	.-22     	; 0x1428 <log_get_num_entries+0x10>
    143e:	81 2f       	mov	r24, r17
    1440:	df 91       	pop	r29
    1442:	cf 91       	pop	r28
    1444:	1f 91       	pop	r17
    1446:	0f 91       	pop	r16
    1448:	08 95       	ret

0000144a <log_get_record>:
    144a:	af 92       	push	r10
    144c:	bf 92       	push	r11
    144e:	cf 92       	push	r12
    1450:	df 92       	push	r13
    1452:	ef 92       	push	r14
    1454:	ff 92       	push	r15
    1456:	0f 93       	push	r16
    1458:	1f 93       	push	r17
    145a:	cf 93       	push	r28
    145c:	df 93       	push	r29
    145e:	6b 01       	movw	r12, r22
    1460:	7c 01       	movw	r14, r24
    1462:	8a 01       	movw	r16, r20
    1464:	59 01       	movw	r10, r18
    1466:	0e 94 0c 0a 	call	0x1418	; 0x1418 <log_get_num_entries>
    146a:	90 e0       	ldi	r25, 0x00	; 0
    146c:	a0 e0       	ldi	r26, 0x00	; 0
    146e:	b0 e0       	ldi	r27, 0x00	; 0
    1470:	c8 16       	cp	r12, r24
    1472:	d9 06       	cpc	r13, r25
    1474:	ea 06       	cpc	r14, r26
    1476:	fb 06       	cpc	r15, r27
    1478:	f8 f4       	brcc	.+62     	; 0x14b8 <log_get_record+0x6e>
    147a:	80 91 ea 01 	lds	r24, 0x01EA	; 0x8001ea <tail>
    147e:	90 e0       	ldi	r25, 0x00	; 0
    1480:	c8 0e       	add	r12, r24
    1482:	d9 1e       	adc	r13, r25
    1484:	8f e0       	ldi	r24, 0x0F	; 15
    1486:	c8 22       	and	r12, r24
    1488:	dd 24       	eor	r13, r13
    148a:	87 e0       	ldi	r24, 0x07	; 7
    148c:	8c 9d       	mul	r24, r12
    148e:	f0 01       	movw	r30, r0
    1490:	8d 9d       	mul	r24, r13
    1492:	f0 0d       	add	r31, r0
    1494:	11 24       	eor	r1, r1
    1496:	e3 51       	subi	r30, 0x13	; 19
    1498:	fe 4f       	sbci	r31, 0xFE	; 254
    149a:	81 81       	ldd	r24, Z+1	; 0x01
    149c:	92 81       	ldd	r25, Z+2	; 0x02
    149e:	a3 81       	ldd	r26, Z+3	; 0x03
    14a0:	b4 81       	ldd	r27, Z+4	; 0x04
    14a2:	e8 01       	movw	r28, r16
    14a4:	88 83       	st	Y, r24
    14a6:	99 83       	std	Y+1, r25	; 0x01
    14a8:	aa 83       	std	Y+2, r26	; 0x02
    14aa:	bb 83       	std	Y+3, r27	; 0x03
    14ac:	85 81       	ldd	r24, Z+5	; 0x05
    14ae:	f5 01       	movw	r30, r10
    14b0:	80 83       	st	Z, r24
    14b2:	81 e0       	ldi	r24, 0x01	; 1
    14b4:	90 e0       	ldi	r25, 0x00	; 0
    14b6:	02 c0       	rjmp	.+4      	; 0x14bc <log_get_record+0x72>
    14b8:	80 e0       	ldi	r24, 0x00	; 0
    14ba:	90 e0       	ldi	r25, 0x00	; 0
    14bc:	df 91       	pop	r29
    14be:	cf 91       	pop	r28
    14c0:	1f 91       	pop	r17
    14c2:	0f 91       	pop	r16
    14c4:	ff 90       	pop	r15
    14c6:	ef 90       	pop	r14
    14c8:	df 90       	pop	r13
    14ca:	cf 90       	pop	r12
    14cc:	bf 90       	pop	r11
    14ce:	af 90       	pop	r10
    14d0:	08 95       	ret

000014d2 <rtc_init>:
    14d2:	0c 94 f0 05 	jmp	0xbe0	; 0xbe0 <timer1_init>

000014d6 <rtc_get_date>:
    14d6:	0f 93       	push	r16
    14d8:	1f 93       	push	r17
    14da:	0e 94 2c 06 	call	0xc58	; 0xc58 <timer1_get>
    14de:	00 91 13 03 	lds	r16, 0x0313	; 0x800313 <rtc_base>
    14e2:	10 91 14 03 	lds	r17, 0x0314	; 0x800314 <rtc_base+0x1>
    14e6:	20 91 15 03 	lds	r18, 0x0315	; 0x800315 <rtc_base+0x2>
    14ea:	30 91 16 03 	lds	r19, 0x0316	; 0x800316 <rtc_base+0x3>
    14ee:	60 0f       	add	r22, r16
    14f0:	71 1f       	adc	r23, r17
    14f2:	82 1f       	adc	r24, r18
    14f4:	93 1f       	adc	r25, r19
    14f6:	1f 91       	pop	r17
    14f8:	0f 91       	pop	r16
    14fa:	08 95       	ret

000014fc <is_leapyear>:
    14fc:	9c 01       	movw	r18, r24
    14fe:	60 e9       	ldi	r22, 0x90	; 144
    1500:	71 e0       	ldi	r23, 0x01	; 1
    1502:	0e 94 ae 13 	call	0x275c	; 0x275c <__udivmodhi4>
    1506:	89 2b       	or	r24, r25
    1508:	79 f0       	breq	.+30     	; 0x1528 <is_leapyear+0x2c>
    150a:	c9 01       	movw	r24, r18
    150c:	83 70       	andi	r24, 0x03	; 3
    150e:	99 27       	eor	r25, r25
    1510:	89 2b       	or	r24, r25
    1512:	61 f4       	brne	.+24     	; 0x152c <is_leapyear+0x30>
    1514:	c9 01       	movw	r24, r18
    1516:	64 e6       	ldi	r22, 0x64	; 100
    1518:	70 e0       	ldi	r23, 0x00	; 0
    151a:	0e 94 ae 13 	call	0x275c	; 0x275c <__udivmodhi4>
    151e:	9c 01       	movw	r18, r24
    1520:	81 e0       	ldi	r24, 0x01	; 1
    1522:	23 2b       	or	r18, r19
    1524:	21 f4       	brne	.+8      	; 0x152e <is_leapyear+0x32>
    1526:	02 c0       	rjmp	.+4      	; 0x152c <is_leapyear+0x30>
    1528:	81 e0       	ldi	r24, 0x01	; 1
    152a:	08 95       	ret
    152c:	80 e0       	ldi	r24, 0x00	; 0
    152e:	08 95       	ret

00001530 <rtc_set_by_datestr>:
    1530:	2f 92       	push	r2
    1532:	3f 92       	push	r3
    1534:	4f 92       	push	r4
    1536:	5f 92       	push	r5
    1538:	6f 92       	push	r6
    153a:	7f 92       	push	r7
    153c:	8f 92       	push	r8
    153e:	9f 92       	push	r9
    1540:	af 92       	push	r10
    1542:	bf 92       	push	r11
    1544:	cf 92       	push	r12
    1546:	df 92       	push	r13
    1548:	ef 92       	push	r14
    154a:	ff 92       	push	r15
    154c:	0f 93       	push	r16
    154e:	1f 93       	push	r17
    1550:	cf 93       	push	r28
    1552:	df 93       	push	r29
    1554:	cd b7       	in	r28, 0x3d	; 61
    1556:	de b7       	in	r29, 0x3e	; 62
    1558:	67 97       	sbiw	r28, 0x17	; 23
    155a:	0f b6       	in	r0, 0x3f	; 63
    155c:	f8 94       	cli
    155e:	de bf       	out	0x3e, r29	; 62
    1560:	0f be       	out	0x3f, r0	; 63
    1562:	cd bf       	out	0x3d, r28	; 61
    1564:	2c e0       	ldi	r18, 0x0C	; 12
    1566:	e4 eb       	ldi	r30, 0xB4	; 180
    1568:	f1 e0       	ldi	r31, 0x01	; 1
    156a:	ae 01       	movw	r20, r28
    156c:	4f 5f       	subi	r20, 0xFF	; 255
    156e:	5f 4f       	sbci	r21, 0xFF	; 255
    1570:	1a 01       	movw	r2, r20
    1572:	da 01       	movw	r26, r20
    1574:	01 90       	ld	r0, Z+
    1576:	0d 92       	st	X+, r0
    1578:	2a 95       	dec	r18
    157a:	e1 f7       	brne	.-8      	; 0x1574 <rtc_set_by_datestr+0x44>
    157c:	dc 01       	movw	r26, r24
    157e:	2c 91       	ld	r18, X
    1580:	22 0f       	add	r18, r18
    1582:	20 56       	subi	r18, 0x60	; 96
    1584:	32 2f       	mov	r19, r18
    1586:	33 0f       	add	r19, r19
    1588:	33 0f       	add	r19, r19
    158a:	23 0f       	add	r18, r19
    158c:	11 96       	adiw	r26, 0x01	; 1
    158e:	3c 91       	ld	r19, X
    1590:	11 97       	sbiw	r26, 0x01	; 1
    1592:	31 53       	subi	r19, 0x31	; 49
    1594:	23 0f       	add	r18, r19
    1596:	2d 87       	std	Y+13, r18	; 0x0d
    1598:	13 96       	adiw	r26, 0x03	; 3
    159a:	2c 91       	ld	r18, X
    159c:	13 97       	sbiw	r26, 0x03	; 3
    159e:	02 2e       	mov	r0, r18
    15a0:	00 0c       	add	r0, r0
    15a2:	33 0b       	sbc	r19, r19
    15a4:	20 53       	subi	r18, 0x30	; 48
    15a6:	31 09       	sbc	r19, r1
    15a8:	6a e0       	ldi	r22, 0x0A	; 10
    15aa:	62 9f       	mul	r22, r18
    15ac:	a0 01       	movw	r20, r0
    15ae:	63 9f       	mul	r22, r19
    15b0:	50 0d       	add	r21, r0
    15b2:	11 24       	eor	r1, r1
    15b4:	14 96       	adiw	r26, 0x04	; 4
    15b6:	cc 90       	ld	r12, X
    15b8:	0c 2c       	mov	r0, r12
    15ba:	00 0c       	add	r0, r0
    15bc:	dd 08       	sbc	r13, r13
    15be:	b0 e3       	ldi	r27, 0x30	; 48
    15c0:	cb 1a       	sub	r12, r27
    15c2:	d1 08       	sbc	r13, r1
    15c4:	c4 0e       	add	r12, r20
    15c6:	d5 1e       	adc	r13, r21
    15c8:	86 01       	movw	r16, r12
    15ca:	01 50       	subi	r16, 0x01	; 1
    15cc:	11 09       	sbc	r17, r1
    15ce:	fc 01       	movw	r30, r24
    15d0:	26 81       	ldd	r18, Z+6	; 0x06
    15d2:	02 2e       	mov	r0, r18
    15d4:	00 0c       	add	r0, r0
    15d6:	33 0b       	sbc	r19, r19
    15d8:	20 53       	subi	r18, 0x30	; 48
    15da:	31 09       	sbc	r19, r1
    15dc:	e8 ee       	ldi	r30, 0xE8	; 232
    15de:	f3 e0       	ldi	r31, 0x03	; 3
    15e0:	2e 9f       	mul	r18, r30
    15e2:	a0 01       	movw	r20, r0
    15e4:	2f 9f       	mul	r18, r31
    15e6:	50 0d       	add	r21, r0
    15e8:	3e 9f       	mul	r19, r30
    15ea:	50 0d       	add	r21, r0
    15ec:	11 24       	eor	r1, r1
    15ee:	dc 01       	movw	r26, r24
    15f0:	17 96       	adiw	r26, 0x07	; 7
    15f2:	2c 91       	ld	r18, X
    15f4:	17 97       	sbiw	r26, 0x07	; 7
    15f6:	02 2e       	mov	r0, r18
    15f8:	00 0c       	add	r0, r0
    15fa:	33 0b       	sbc	r19, r19
    15fc:	20 53       	subi	r18, 0x30	; 48
    15fe:	31 09       	sbc	r19, r1
    1600:	74 e6       	ldi	r23, 0x64	; 100
    1602:	72 9f       	mul	r23, r18
    1604:	70 01       	movw	r14, r0
    1606:	73 9f       	mul	r23, r19
    1608:	f0 0c       	add	r15, r0
    160a:	11 24       	eor	r1, r1
    160c:	e4 0e       	add	r14, r20
    160e:	f5 1e       	adc	r15, r21
    1610:	18 96       	adiw	r26, 0x08	; 8
    1612:	4c 91       	ld	r20, X
    1614:	18 97       	sbiw	r26, 0x08	; 8
    1616:	04 2e       	mov	r0, r20
    1618:	00 0c       	add	r0, r0
    161a:	55 0b       	sbc	r21, r21
    161c:	40 53       	subi	r20, 0x30	; 48
    161e:	51 09       	sbc	r21, r1
    1620:	64 9f       	mul	r22, r20
    1622:	90 01       	movw	r18, r0
    1624:	65 9f       	mul	r22, r21
    1626:	30 0d       	add	r19, r0
    1628:	11 24       	eor	r1, r1
    162a:	e2 0e       	add	r14, r18
    162c:	f3 1e       	adc	r15, r19
    162e:	19 96       	adiw	r26, 0x09	; 9
    1630:	2c 91       	ld	r18, X
    1632:	19 97       	sbiw	r26, 0x09	; 9
    1634:	f7 01       	movw	r30, r14
    1636:	e2 0f       	add	r30, r18
    1638:	f1 1d       	adc	r31, r1
    163a:	27 fd       	sbrc	r18, 7
    163c:	fa 95       	dec	r31
    163e:	af 01       	movw	r20, r30
    1640:	58 50       	subi	r21, 0x08	; 8
    1642:	7a 01       	movw	r14, r20
    1644:	1b 96       	adiw	r26, 0x0b	; 11
    1646:	2c 91       	ld	r18, X
    1648:	1b 97       	sbiw	r26, 0x0b	; 11
    164a:	22 0f       	add	r18, r18
    164c:	20 56       	subi	r18, 0x60	; 96
    164e:	32 2f       	mov	r19, r18
    1650:	33 0f       	add	r19, r19
    1652:	33 0f       	add	r19, r19
    1654:	23 0f       	add	r18, r19
    1656:	1c 96       	adiw	r26, 0x0c	; 12
    1658:	3c 91       	ld	r19, X
    165a:	1c 97       	sbiw	r26, 0x0c	; 12
    165c:	30 53       	subi	r19, 0x30	; 48
    165e:	23 0f       	add	r18, r19
    1660:	29 8b       	std	Y+17, r18	; 0x11
    1662:	1e 96       	adiw	r26, 0x0e	; 14
    1664:	2c 91       	ld	r18, X
    1666:	1e 97       	sbiw	r26, 0x0e	; 14
    1668:	22 0f       	add	r18, r18
    166a:	20 56       	subi	r18, 0x60	; 96
    166c:	32 2f       	mov	r19, r18
    166e:	33 0f       	add	r19, r19
    1670:	33 0f       	add	r19, r19
    1672:	23 0f       	add	r18, r19
    1674:	1f 96       	adiw	r26, 0x0f	; 15
    1676:	3c 91       	ld	r19, X
    1678:	1f 97       	sbiw	r26, 0x0f	; 15
    167a:	30 53       	subi	r19, 0x30	; 48
    167c:	23 0f       	add	r18, r19
    167e:	2a 8b       	std	Y+18, r18	; 0x12
    1680:	51 96       	adiw	r26, 0x11	; 17
    1682:	2c 91       	ld	r18, X
    1684:	51 97       	sbiw	r26, 0x11	; 17
    1686:	22 0f       	add	r18, r18
    1688:	20 56       	subi	r18, 0x60	; 96
    168a:	32 2f       	mov	r19, r18
    168c:	33 0f       	add	r19, r19
    168e:	33 0f       	add	r19, r19
    1690:	23 0f       	add	r18, r19
    1692:	52 96       	adiw	r26, 0x12	; 18
    1694:	8c 91       	ld	r24, X
    1696:	80 53       	subi	r24, 0x30	; 48
    1698:	28 0f       	add	r18, r24
    169a:	2b 8b       	std	Y+19, r18	; 0x13
    169c:	ca 01       	movw	r24, r20
    169e:	0e 94 7e 0a 	call	0x14fc	; 0x14fc <is_leapyear>
    16a2:	88 23       	and	r24, r24
    16a4:	21 f0       	breq	.+8      	; 0x16ae <rtc_set_by_datestr+0x17e>
    16a6:	5d 85       	ldd	r21, Y+13	; 0x0d
    16a8:	52 30       	cpi	r21, 0x02	; 2
    16aa:	08 f0       	brcs	.+2      	; 0x16ae <rtc_set_by_datestr+0x17e>
    16ac:	86 01       	movw	r16, r12
    16ae:	c7 01       	movw	r24, r14
    16b0:	60 e9       	ldi	r22, 0x90	; 144
    16b2:	71 e0       	ldi	r23, 0x01	; 1
    16b4:	0e 94 ae 13 	call	0x275c	; 0x275c <__udivmodhi4>
    16b8:	fc 01       	movw	r30, r24
    16ba:	db 01       	movw	r26, r22
    16bc:	20 e8       	ldi	r18, 0x80	; 128
    16be:	39 e5       	ldi	r19, 0x59	; 89
    16c0:	40 e6       	ldi	r20, 0x60	; 96
    16c2:	50 ef       	ldi	r21, 0xF0	; 240
    16c4:	0e 94 26 14 	call	0x284c	; 0x284c <__muluhisi3>
    16c8:	2b 01       	movw	r4, r22
    16ca:	3c 01       	movw	r6, r24
    16cc:	cf 01       	movw	r24, r30
    16ce:	64 e6       	ldi	r22, 0x64	; 100
    16d0:	70 e0       	ldi	r23, 0x00	; 0
    16d2:	0e 94 ae 13 	call	0x275c	; 0x275c <__udivmodhi4>
    16d6:	fc 01       	movw	r30, r24
    16d8:	db 01       	movw	r26, r22
    16da:	20 e0       	ldi	r18, 0x00	; 0
    16dc:	32 ec       	ldi	r19, 0xC2	; 194
    16de:	47 e1       	ldi	r20, 0x17	; 23
    16e0:	5c eb       	ldi	r21, 0xBC	; 188
    16e2:	0e 94 26 14 	call	0x284c	; 0x284c <__muluhisi3>
    16e6:	4b 01       	movw	r8, r22
    16e8:	5c 01       	movw	r10, r24
    16ea:	df 01       	movw	r26, r30
    16ec:	b6 95       	lsr	r27
    16ee:	a7 95       	ror	r26
    16f0:	b6 95       	lsr	r27
    16f2:	a7 95       	ror	r26
    16f4:	20 e8       	ldi	r18, 0x80	; 128
    16f6:	3f e1       	ldi	r19, 0x1F	; 31
    16f8:	46 e8       	ldi	r20, 0x86	; 134
    16fa:	57 e0       	ldi	r21, 0x07	; 7
    16fc:	0e 94 26 14 	call	0x284c	; 0x284c <__muluhisi3>
    1700:	6b 01       	movw	r12, r22
    1702:	7c 01       	movw	r14, r24
    1704:	df 01       	movw	r26, r30
    1706:	a3 70       	andi	r26, 0x03	; 3
    1708:	bb 27       	eor	r27, r27
    170a:	20 e8       	ldi	r18, 0x80	; 128
    170c:	33 e3       	ldi	r19, 0x33	; 51
    170e:	41 ee       	ldi	r20, 0xE1	; 225
    1710:	51 e0       	ldi	r21, 0x01	; 1
    1712:	0e 94 26 14 	call	0x284c	; 0x284c <__muluhisi3>
    1716:	6c 8b       	std	Y+20, r22	; 0x14
    1718:	7d 8b       	std	Y+21, r23	; 0x15
    171a:	8e 8b       	std	Y+22, r24	; 0x16
    171c:	9f 8b       	std	Y+23, r25	; 0x17
    171e:	f1 01       	movw	r30, r2
    1720:	8e 2f       	mov	r24, r30
    1722:	82 19       	sub	r24, r2
    1724:	9d 85       	ldd	r25, Y+13	; 0x0d
    1726:	89 17       	cp	r24, r25
    1728:	20 f4       	brcc	.+8      	; 0x1732 <rtc_set_by_datestr+0x202>
    172a:	81 91       	ld	r24, Z+
    172c:	08 0f       	add	r16, r24
    172e:	11 1d       	adc	r17, r1
    1730:	f7 cf       	rjmp	.-18     	; 0x1720 <rtc_set_by_datestr+0x1f0>
    1732:	a9 89       	ldd	r26, Y+17	; 0x11
    1734:	2a 2f       	mov	r18, r26
    1736:	30 e0       	ldi	r19, 0x00	; 0
    1738:	a0 e1       	ldi	r26, 0x10	; 16
    173a:	be e0       	ldi	r27, 0x0E	; 14
    173c:	0e 94 17 14 	call	0x282e	; 0x282e <__umulhisi3>
    1740:	6d 87       	std	Y+13, r22	; 0x0d
    1742:	7e 87       	std	Y+14, r23	; 0x0e
    1744:	8f 87       	std	Y+15, r24	; 0x0f
    1746:	98 8b       	std	Y+16, r25	; 0x10
    1748:	ba 89       	ldd	r27, Y+18	; 0x12
    174a:	2b 2f       	mov	r18, r27
    174c:	30 e0       	ldi	r19, 0x00	; 0
    174e:	ac e3       	ldi	r26, 0x3C	; 60
    1750:	b0 e0       	ldi	r27, 0x00	; 0
    1752:	0e 94 17 14 	call	0x282e	; 0x282e <__umulhisi3>
    1756:	2d 85       	ldd	r18, Y+13	; 0x0d
    1758:	3e 85       	ldd	r19, Y+14	; 0x0e
    175a:	4f 85       	ldd	r20, Y+15	; 0x0f
    175c:	58 89       	ldd	r21, Y+16	; 0x10
    175e:	26 0f       	add	r18, r22
    1760:	37 1f       	adc	r19, r23
    1762:	48 1f       	adc	r20, r24
    1764:	59 1f       	adc	r21, r25
    1766:	da 01       	movw	r26, r20
    1768:	c9 01       	movw	r24, r18
    176a:	3b 89       	ldd	r19, Y+19	; 0x13
    176c:	83 0f       	add	r24, r19
    176e:	91 1d       	adc	r25, r1
    1770:	a1 1d       	adc	r26, r1
    1772:	b1 1d       	adc	r27, r1
    1774:	48 0e       	add	r4, r24
    1776:	59 1e       	adc	r5, r25
    1778:	6a 1e       	adc	r6, r26
    177a:	7b 1e       	adc	r7, r27
    177c:	84 0c       	add	r8, r4
    177e:	95 1c       	adc	r9, r5
    1780:	a6 1c       	adc	r10, r6
    1782:	b7 1c       	adc	r11, r7
    1784:	c8 0c       	add	r12, r8
    1786:	d9 1c       	adc	r13, r9
    1788:	ea 1c       	adc	r14, r10
    178a:	fb 1c       	adc	r15, r11
    178c:	8c 89       	ldd	r24, Y+20	; 0x14
    178e:	9d 89       	ldd	r25, Y+21	; 0x15
    1790:	ae 89       	ldd	r26, Y+22	; 0x16
    1792:	bf 89       	ldd	r27, Y+23	; 0x17
    1794:	c8 0e       	add	r12, r24
    1796:	d9 1e       	adc	r13, r25
    1798:	ea 1e       	adc	r14, r26
    179a:	fb 1e       	adc	r15, r27
    179c:	d8 01       	movw	r26, r16
    179e:	20 e8       	ldi	r18, 0x80	; 128
    17a0:	31 e5       	ldi	r19, 0x51	; 81
    17a2:	41 e0       	ldi	r20, 0x01	; 1
    17a4:	50 e0       	ldi	r21, 0x00	; 0
    17a6:	0e 94 26 14 	call	0x284c	; 0x284c <__muluhisi3>
    17aa:	dc 01       	movw	r26, r24
    17ac:	cb 01       	movw	r24, r22
    17ae:	8c 0d       	add	r24, r12
    17b0:	9d 1d       	adc	r25, r13
    17b2:	ae 1d       	adc	r26, r14
    17b4:	bf 1d       	adc	r27, r15
    17b6:	80 93 13 03 	sts	0x0313, r24	; 0x800313 <rtc_base>
    17ba:	90 93 14 03 	sts	0x0314, r25	; 0x800314 <rtc_base+0x1>
    17be:	a0 93 15 03 	sts	0x0315, r26	; 0x800315 <rtc_base+0x2>
    17c2:	b0 93 16 03 	sts	0x0316, r27	; 0x800316 <rtc_base+0x3>
    17c6:	67 96       	adiw	r28, 0x17	; 23
    17c8:	0f b6       	in	r0, 0x3f	; 63
    17ca:	f8 94       	cli
    17cc:	de bf       	out	0x3e, r29	; 62
    17ce:	0f be       	out	0x3f, r0	; 63
    17d0:	cd bf       	out	0x3d, r28	; 61
    17d2:	df 91       	pop	r29
    17d4:	cf 91       	pop	r28
    17d6:	1f 91       	pop	r17
    17d8:	0f 91       	pop	r16
    17da:	ff 90       	pop	r15
    17dc:	ef 90       	pop	r14
    17de:	df 90       	pop	r13
    17e0:	cf 90       	pop	r12
    17e2:	bf 90       	pop	r11
    17e4:	af 90       	pop	r10
    17e6:	9f 90       	pop	r9
    17e8:	8f 90       	pop	r8
    17ea:	7f 90       	pop	r7
    17ec:	6f 90       	pop	r6
    17ee:	5f 90       	pop	r5
    17f0:	4f 90       	pop	r4
    17f2:	3f 90       	pop	r3
    17f4:	2f 90       	pop	r2
    17f6:	0c 94 6e 06 	jmp	0xcdc	; 0xcdc <timer1_clear>

000017fa <get_month>:
    17fa:	ef 92       	push	r14
    17fc:	ff 92       	push	r15
    17fe:	0f 93       	push	r16
    1800:	1f 93       	push	r17
    1802:	cf 93       	push	r28
    1804:	df 93       	push	r29
    1806:	cd b7       	in	r28, 0x3d	; 61
    1808:	de b7       	in	r29, 0x3e	; 62
    180a:	68 97       	sbiw	r28, 0x18	; 24
    180c:	0f b6       	in	r0, 0x3f	; 63
    180e:	f8 94       	cli
    1810:	de bf       	out	0x3e, r29	; 62
    1812:	0f be       	out	0x3f, r0	; 63
    1814:	cd bf       	out	0x3d, r28	; 61
    1816:	7b 01       	movw	r14, r22
    1818:	2c e0       	ldi	r18, 0x0C	; 12
    181a:	e4 eb       	ldi	r30, 0xB4	; 180
    181c:	f1 e0       	ldi	r31, 0x01	; 1
    181e:	de 01       	movw	r26, r28
    1820:	1d 96       	adiw	r26, 0x0d	; 13
    1822:	01 90       	ld	r0, Z+
    1824:	0d 92       	st	X+, r0
    1826:	2a 95       	dec	r18
    1828:	e1 f7       	brne	.-8      	; 0x1822 <get_month+0x28>
    182a:	8e 01       	movw	r16, r28
    182c:	0f 5f       	subi	r16, 0xFF	; 255
    182e:	1f 4f       	sbci	r17, 0xFF	; 255
    1830:	2c e0       	ldi	r18, 0x0C	; 12
    1832:	f8 01       	movw	r30, r16
    1834:	11 92       	st	Z+, r1
    1836:	2a 95       	dec	r18
    1838:	e9 f7       	brne	.-6      	; 0x1834 <get_month+0x3a>
    183a:	0e 94 7e 0a 	call	0x14fc	; 0x14fc <is_leapyear>
    183e:	8a 83       	std	Y+2, r24	; 0x02
    1840:	de 01       	movw	r26, r28
    1842:	1d 96       	adiw	r26, 0x0d	; 13
    1844:	80 e0       	ldi	r24, 0x00	; 0
    1846:	f7 01       	movw	r30, r14
    1848:	40 81       	ld	r20, Z
    184a:	51 81       	ldd	r21, Z+1	; 0x01
    184c:	9d 91       	ld	r25, X+
    184e:	f8 01       	movw	r30, r16
    1850:	21 91       	ld	r18, Z+
    1852:	8f 01       	movw	r16, r30
    1854:	30 e0       	ldi	r19, 0x00	; 0
    1856:	29 0f       	add	r18, r25
    1858:	31 1d       	adc	r19, r1
    185a:	42 17       	cp	r20, r18
    185c:	53 07       	cpc	r21, r19
    185e:	40 f0       	brcs	.+16     	; 0x1870 <get_month+0x76>
    1860:	42 1b       	sub	r20, r18
    1862:	53 0b       	sbc	r21, r19
    1864:	f7 01       	movw	r30, r14
    1866:	51 83       	std	Z+1, r21	; 0x01
    1868:	40 83       	st	Z, r20
    186a:	8f 5f       	subi	r24, 0xFF	; 255
    186c:	8c 30       	cpi	r24, 0x0C	; 12
    186e:	59 f7       	brne	.-42     	; 0x1846 <get_month+0x4c>
    1870:	68 96       	adiw	r28, 0x18	; 24
    1872:	0f b6       	in	r0, 0x3f	; 63
    1874:	f8 94       	cli
    1876:	de bf       	out	0x3e, r29	; 62
    1878:	0f be       	out	0x3f, r0	; 63
    187a:	cd bf       	out	0x3d, r28	; 61
    187c:	df 91       	pop	r29
    187e:	cf 91       	pop	r28
    1880:	1f 91       	pop	r17
    1882:	0f 91       	pop	r16
    1884:	ff 90       	pop	r15
    1886:	ef 90       	pop	r14
    1888:	08 95       	ret

0000188a <rtc_num2datestr>:
    188a:	4f 92       	push	r4
    188c:	5f 92       	push	r5
    188e:	6f 92       	push	r6
    1890:	7f 92       	push	r7
    1892:	8f 92       	push	r8
    1894:	9f 92       	push	r9
    1896:	af 92       	push	r10
    1898:	bf 92       	push	r11
    189a:	cf 92       	push	r12
    189c:	df 92       	push	r13
    189e:	ef 92       	push	r14
    18a0:	ff 92       	push	r15
    18a2:	cf 93       	push	r28
    18a4:	df 93       	push	r29
    18a6:	00 d0       	rcall	.+0      	; 0x18a8 <rtc_num2datestr+0x1e>
    18a8:	cd b7       	in	r28, 0x3d	; 61
    18aa:	de b7       	in	r29, 0x3e	; 62
    18ac:	2b 01       	movw	r4, r22
    18ae:	3c 01       	movw	r6, r24
    18b0:	81 e0       	ldi	r24, 0x01	; 1
    18b2:	90 e0       	ldi	r25, 0x00	; 0
    18b4:	a0 e0       	ldi	r26, 0x00	; 0
    18b6:	b0 e0       	ldi	r27, 0x00	; 0
    18b8:	20 e8       	ldi	r18, 0x80	; 128
    18ba:	42 16       	cp	r4, r18
    18bc:	29 e5       	ldi	r18, 0x59	; 89
    18be:	52 06       	cpc	r5, r18
    18c0:	20 e6       	ldi	r18, 0x60	; 96
    18c2:	62 06       	cpc	r6, r18
    18c4:	20 ef       	ldi	r18, 0xF0	; 240
    18c6:	72 06       	cpc	r7, r18
    18c8:	18 f4       	brcc	.+6      	; 0x18d0 <rtc_num2datestr+0x46>
    18ca:	80 e0       	ldi	r24, 0x00	; 0
    18cc:	90 e0       	ldi	r25, 0x00	; 0
    18ce:	dc 01       	movw	r26, r24
    18d0:	20 e9       	ldi	r18, 0x90	; 144
    18d2:	31 e0       	ldi	r19, 0x01	; 1
    18d4:	82 9f       	mul	r24, r18
    18d6:	50 01       	movw	r10, r0
    18d8:	83 9f       	mul	r24, r19
    18da:	b0 0c       	add	r11, r0
    18dc:	92 9f       	mul	r25, r18
    18de:	b0 0c       	add	r11, r0
    18e0:	11 24       	eor	r1, r1
    18e2:	80 e3       	ldi	r24, 0x30	; 48
    18e4:	a8 1a       	sub	r10, r24
    18e6:	88 ef       	ldi	r24, 0xF8	; 248
    18e8:	b8 0a       	sbc	r11, r24
    18ea:	c1 2c       	mov	r12, r1
    18ec:	d1 2c       	mov	r13, r1
    18ee:	76 01       	movw	r14, r12
    18f0:	c3 94       	inc	r12
    18f2:	20 e8       	ldi	r18, 0x80	; 128
    18f4:	42 16       	cp	r4, r18
    18f6:	29 e5       	ldi	r18, 0x59	; 89
    18f8:	52 06       	cpc	r5, r18
    18fa:	20 e6       	ldi	r18, 0x60	; 96
    18fc:	62 06       	cpc	r6, r18
    18fe:	20 ef       	ldi	r18, 0xF0	; 240
    1900:	72 06       	cpc	r7, r18
    1902:	18 f4       	brcc	.+6      	; 0x190a <rtc_num2datestr+0x80>
    1904:	c1 2c       	mov	r12, r1
    1906:	d1 2c       	mov	r13, r1
    1908:	76 01       	movw	r14, r12
    190a:	a7 01       	movw	r20, r14
    190c:	96 01       	movw	r18, r12
    190e:	60 e8       	ldi	r22, 0x80	; 128
    1910:	79 e5       	ldi	r23, 0x59	; 89
    1912:	80 e6       	ldi	r24, 0x60	; 96
    1914:	90 ef       	ldi	r25, 0xF0	; 240
    1916:	0e 94 9e 13 	call	0x273c	; 0x273c <__mulsi3>
    191a:	73 01       	movw	r14, r6
    191c:	62 01       	movw	r12, r4
    191e:	c6 1a       	sub	r12, r22
    1920:	d7 0a       	sbc	r13, r23
    1922:	e8 0a       	sbc	r14, r24
    1924:	f9 0a       	sbc	r15, r25
    1926:	81 e0       	ldi	r24, 0x01	; 1
    1928:	90 e0       	ldi	r25, 0x00	; 0
    192a:	a0 e0       	ldi	r26, 0x00	; 0
    192c:	b0 e0       	ldi	r27, 0x00	; 0
    192e:	c1 14       	cp	r12, r1
    1930:	22 ec       	ldi	r18, 0xC2	; 194
    1932:	d2 06       	cpc	r13, r18
    1934:	27 e1       	ldi	r18, 0x17	; 23
    1936:	e2 06       	cpc	r14, r18
    1938:	2c eb       	ldi	r18, 0xBC	; 188
    193a:	f2 06       	cpc	r15, r18
    193c:	18 f4       	brcc	.+6      	; 0x1944 <rtc_num2datestr+0xba>
    193e:	80 e0       	ldi	r24, 0x00	; 0
    1940:	90 e0       	ldi	r25, 0x00	; 0
    1942:	dc 01       	movw	r26, r24
    1944:	44 e6       	ldi	r20, 0x64	; 100
    1946:	48 9f       	mul	r20, r24
    1948:	90 01       	movw	r18, r0
    194a:	49 9f       	mul	r20, r25
    194c:	30 0d       	add	r19, r0
    194e:	11 24       	eor	r1, r1
    1950:	a2 0e       	add	r10, r18
    1952:	b3 1e       	adc	r11, r19
    1954:	21 e0       	ldi	r18, 0x01	; 1
    1956:	30 e0       	ldi	r19, 0x00	; 0
    1958:	40 e0       	ldi	r20, 0x00	; 0
    195a:	50 e0       	ldi	r21, 0x00	; 0
    195c:	c1 14       	cp	r12, r1
    195e:	82 ec       	ldi	r24, 0xC2	; 194
    1960:	d8 06       	cpc	r13, r24
    1962:	87 e1       	ldi	r24, 0x17	; 23
    1964:	e8 06       	cpc	r14, r24
    1966:	8c eb       	ldi	r24, 0xBC	; 188
    1968:	f8 06       	cpc	r15, r24
    196a:	18 f4       	brcc	.+6      	; 0x1972 <rtc_num2datestr+0xe8>
    196c:	20 e0       	ldi	r18, 0x00	; 0
    196e:	30 e0       	ldi	r19, 0x00	; 0
    1970:	a9 01       	movw	r20, r18
    1972:	60 e0       	ldi	r22, 0x00	; 0
    1974:	72 ec       	ldi	r23, 0xC2	; 194
    1976:	87 e1       	ldi	r24, 0x17	; 23
    1978:	9c eb       	ldi	r25, 0xBC	; 188
    197a:	0e 94 9e 13 	call	0x273c	; 0x273c <__mulsi3>
    197e:	a7 01       	movw	r20, r14
    1980:	96 01       	movw	r18, r12
    1982:	26 1b       	sub	r18, r22
    1984:	37 0b       	sbc	r19, r23
    1986:	48 0b       	sbc	r20, r24
    1988:	59 0b       	sbc	r21, r25
    198a:	ca 01       	movw	r24, r20
    198c:	b9 01       	movw	r22, r18
    198e:	20 e8       	ldi	r18, 0x80	; 128
    1990:	3f e1       	ldi	r19, 0x1F	; 31
    1992:	46 e8       	ldi	r20, 0x86	; 134
    1994:	57 e0       	ldi	r21, 0x07	; 7
    1996:	0e 94 d6 13 	call	0x27ac	; 0x27ac <__udivmodsi4>
    199a:	22 0f       	add	r18, r18
    199c:	33 1f       	adc	r19, r19
    199e:	22 0f       	add	r18, r18
    19a0:	33 1f       	adc	r19, r19
    19a2:	a2 0e       	add	r10, r18
    19a4:	b3 1e       	adc	r11, r19
    19a6:	20 e8       	ldi	r18, 0x80	; 128
    19a8:	33 e3       	ldi	r19, 0x33	; 51
    19aa:	41 ee       	ldi	r20, 0xE1	; 225
    19ac:	51 e0       	ldi	r21, 0x01	; 1
    19ae:	0e 94 d6 13 	call	0x27ac	; 0x27ac <__udivmodsi4>
    19b2:	75 01       	movw	r14, r10
    19b4:	e2 0e       	add	r14, r18
    19b6:	f3 1e       	adc	r15, r19
    19b8:	20 e8       	ldi	r18, 0x80	; 128
    19ba:	31 e5       	ldi	r19, 0x51	; 81
    19bc:	41 e0       	ldi	r20, 0x01	; 1
    19be:	50 e0       	ldi	r21, 0x00	; 0
    19c0:	0e 94 d6 13 	call	0x27ac	; 0x27ac <__udivmodsi4>
    19c4:	4b 01       	movw	r8, r22
    19c6:	5c 01       	movw	r10, r24
    19c8:	3a 83       	std	Y+2, r19	; 0x02
    19ca:	29 83       	std	Y+1, r18	; 0x01
    19cc:	be 01       	movw	r22, r28
    19ce:	6f 5f       	subi	r22, 0xFF	; 255
    19d0:	7f 4f       	sbci	r23, 0xFF	; 255
    19d2:	c7 01       	movw	r24, r14
    19d4:	0e 94 fd 0b 	call	0x17fa	; 0x17fa <get_month>
    19d8:	d8 2e       	mov	r13, r24
    19da:	c5 01       	movw	r24, r10
    19dc:	b4 01       	movw	r22, r8
    19de:	20 e1       	ldi	r18, 0x10	; 16
    19e0:	3e e0       	ldi	r19, 0x0E	; 14
    19e2:	40 e0       	ldi	r20, 0x00	; 0
    19e4:	50 e0       	ldi	r21, 0x00	; 0
    19e6:	0e 94 d6 13 	call	0x27ac	; 0x27ac <__udivmodsi4>
    19ea:	29 01       	movw	r4, r18
    19ec:	3a 01       	movw	r6, r20
    19ee:	4b 01       	movw	r8, r22
    19f0:	5c 01       	movw	r10, r24
    19f2:	60 ec       	ldi	r22, 0xC0	; 192
    19f4:	71 e0       	ldi	r23, 0x01	; 1
    19f6:	8a e4       	ldi	r24, 0x4A	; 74
    19f8:	91 e0       	ldi	r25, 0x01	; 1
    19fa:	0e 94 5c 0d 	call	0x1ab8	; 0x1ab8 <str_cpy>
    19fe:	6d 2d       	mov	r22, r13
    1a00:	70 e0       	ldi	r23, 0x00	; 0
    1a02:	6f 5f       	subi	r22, 0xFF	; 255
    1a04:	7f 4f       	sbci	r23, 0xFF	; 255
    1a06:	42 e0       	ldi	r20, 0x02	; 2
    1a08:	8a e4       	ldi	r24, 0x4A	; 74
    1a0a:	91 e0       	ldi	r25, 0x01	; 1
    1a0c:	0e 94 66 0d 	call	0x1acc	; 0x1acc <str_writeudec16>
    1a10:	69 81       	ldd	r22, Y+1	; 0x01
    1a12:	7a 81       	ldd	r23, Y+2	; 0x02
    1a14:	6f 5f       	subi	r22, 0xFF	; 255
    1a16:	7f 4f       	sbci	r23, 0xFF	; 255
    1a18:	42 e0       	ldi	r20, 0x02	; 2
    1a1a:	8d e4       	ldi	r24, 0x4D	; 77
    1a1c:	91 e0       	ldi	r25, 0x01	; 1
    1a1e:	0e 94 66 0d 	call	0x1acc	; 0x1acc <str_writeudec16>
    1a22:	44 e0       	ldi	r20, 0x04	; 4
    1a24:	b7 01       	movw	r22, r14
    1a26:	80 e5       	ldi	r24, 0x50	; 80
    1a28:	91 e0       	ldi	r25, 0x01	; 1
    1a2a:	0e 94 66 0d 	call	0x1acc	; 0x1acc <str_writeudec16>
    1a2e:	42 e0       	ldi	r20, 0x02	; 2
    1a30:	b2 01       	movw	r22, r4
    1a32:	85 e5       	ldi	r24, 0x55	; 85
    1a34:	91 e0       	ldi	r25, 0x01	; 1
    1a36:	0e 94 66 0d 	call	0x1acc	; 0x1acc <str_writeudec16>
    1a3a:	c5 01       	movw	r24, r10
    1a3c:	b4 01       	movw	r22, r8
    1a3e:	2c e3       	ldi	r18, 0x3C	; 60
    1a40:	30 e0       	ldi	r19, 0x00	; 0
    1a42:	40 e0       	ldi	r20, 0x00	; 0
    1a44:	50 e0       	ldi	r21, 0x00	; 0
    1a46:	0e 94 d6 13 	call	0x27ac	; 0x27ac <__udivmodsi4>
    1a4a:	49 01       	movw	r8, r18
    1a4c:	5a 01       	movw	r10, r20
    1a4e:	6b 01       	movw	r12, r22
    1a50:	7c 01       	movw	r14, r24
    1a52:	42 e0       	ldi	r20, 0x02	; 2
    1a54:	b4 01       	movw	r22, r8
    1a56:	88 e5       	ldi	r24, 0x58	; 88
    1a58:	91 e0       	ldi	r25, 0x01	; 1
    1a5a:	0e 94 66 0d 	call	0x1acc	; 0x1acc <str_writeudec16>
    1a5e:	42 e0       	ldi	r20, 0x02	; 2
    1a60:	b6 01       	movw	r22, r12
    1a62:	8b e5       	ldi	r24, 0x5B	; 91
    1a64:	91 e0       	ldi	r25, 0x01	; 1
    1a66:	0e 94 66 0d 	call	0x1acc	; 0x1acc <str_writeudec16>
    1a6a:	8a e4       	ldi	r24, 0x4A	; 74
    1a6c:	91 e0       	ldi	r25, 0x01	; 1
    1a6e:	0f 90       	pop	r0
    1a70:	0f 90       	pop	r0
    1a72:	df 91       	pop	r29
    1a74:	cf 91       	pop	r28
    1a76:	ff 90       	pop	r15
    1a78:	ef 90       	pop	r14
    1a7a:	df 90       	pop	r13
    1a7c:	cf 90       	pop	r12
    1a7e:	bf 90       	pop	r11
    1a80:	af 90       	pop	r10
    1a82:	9f 90       	pop	r9
    1a84:	8f 90       	pop	r8
    1a86:	7f 90       	pop	r7
    1a88:	6f 90       	pop	r6
    1a8a:	5f 90       	pop	r5
    1a8c:	4f 90       	pop	r4
    1a8e:	08 95       	ret

00001a90 <rtc_get_date_string>:
    1a90:	0f 93       	push	r16
    1a92:	1f 93       	push	r17
    1a94:	0e 94 2c 06 	call	0xc58	; 0xc58 <timer1_get>
    1a98:	00 91 13 03 	lds	r16, 0x0313	; 0x800313 <rtc_base>
    1a9c:	10 91 14 03 	lds	r17, 0x0314	; 0x800314 <rtc_base+0x1>
    1aa0:	20 91 15 03 	lds	r18, 0x0315	; 0x800315 <rtc_base+0x2>
    1aa4:	30 91 16 03 	lds	r19, 0x0316	; 0x800316 <rtc_base+0x3>
    1aa8:	60 0f       	add	r22, r16
    1aaa:	71 1f       	adc	r23, r17
    1aac:	82 1f       	adc	r24, r18
    1aae:	93 1f       	adc	r25, r19
    1ab0:	1f 91       	pop	r17
    1ab2:	0f 91       	pop	r16
    1ab4:	0c 94 45 0c 	jmp	0x188a	; 0x188a <rtc_num2datestr>

00001ab8 <str_cpy>:
    1ab8:	fc 01       	movw	r30, r24
    1aba:	db 01       	movw	r26, r22
    1abc:	8d 91       	ld	r24, X+
    1abe:	bd 01       	movw	r22, r26
    1ac0:	88 23       	and	r24, r24
    1ac2:	11 f0       	breq	.+4      	; 0x1ac8 <str_cpy+0x10>
    1ac4:	81 93       	st	Z+, r24
    1ac6:	f9 cf       	rjmp	.-14     	; 0x1aba <str_cpy+0x2>
    1ac8:	10 82       	st	Z, r1
    1aca:	08 95       	ret

00001acc <str_writeudec16>:
    1acc:	9f 92       	push	r9
    1ace:	af 92       	push	r10
    1ad0:	bf 92       	push	r11
    1ad2:	cf 92       	push	r12
    1ad4:	df 92       	push	r13
    1ad6:	ef 92       	push	r14
    1ad8:	ff 92       	push	r15
    1ada:	0f 93       	push	r16
    1adc:	1f 93       	push	r17
    1ade:	cf 93       	push	r28
    1ae0:	df 93       	push	r29
    1ae2:	00 d0       	rcall	.+0      	; 0x1ae4 <str_writeudec16+0x18>
    1ae4:	00 d0       	rcall	.+0      	; 0x1ae6 <str_writeudec16+0x1a>
    1ae6:	1f 92       	push	r1
    1ae8:	cd b7       	in	r28, 0x3d	; 61
    1aea:	de b7       	in	r29, 0x3e	; 62
    1aec:	fc 01       	movw	r30, r24
    1aee:	6b 01       	movw	r12, r22
    1af0:	9e 01       	movw	r18, r28
    1af2:	2f 5f       	subi	r18, 0xFF	; 255
    1af4:	3f 4f       	sbci	r19, 0xFF	; 255
    1af6:	8e 01       	movw	r16, r28
    1af8:	0a 5f       	subi	r16, 0xFA	; 250
    1afa:	1f 4f       	sbci	r17, 0xFF	; 255
    1afc:	ee 24       	eor	r14, r14
    1afe:	e3 94       	inc	r14
    1b00:	f1 2c       	mov	r15, r1
    1b02:	9a e0       	ldi	r25, 0x0A	; 10
    1b04:	99 2e       	mov	r9, r25
    1b06:	9e 9c       	mul	r9, r14
    1b08:	50 01       	movw	r10, r0
    1b0a:	9f 9c       	mul	r9, r15
    1b0c:	b0 0c       	add	r11, r0
    1b0e:	11 24       	eor	r1, r1
    1b10:	c6 01       	movw	r24, r12
    1b12:	b5 01       	movw	r22, r10
    1b14:	0e 94 ae 13 	call	0x275c	; 0x275c <__udivmodhi4>
    1b18:	b7 01       	movw	r22, r14
    1b1a:	0e 94 ae 13 	call	0x275c	; 0x275c <__udivmodhi4>
    1b1e:	d9 01       	movw	r26, r18
    1b20:	6d 93       	st	X+, r22
    1b22:	9d 01       	movw	r18, r26
    1b24:	c6 1a       	sub	r12, r22
    1b26:	d1 08       	sbc	r13, r1
    1b28:	67 fd       	sbrc	r22, 7
    1b2a:	d3 94       	inc	r13
    1b2c:	75 01       	movw	r14, r10
    1b2e:	a0 17       	cp	r26, r16
    1b30:	b1 07       	cpc	r27, r17
    1b32:	49 f7       	brne	.-46     	; 0x1b06 <str_writeudec16+0x3a>
    1b34:	60 e0       	ldi	r22, 0x00	; 0
    1b36:	70 e0       	ldi	r23, 0x00	; 0
    1b38:	84 e0       	ldi	r24, 0x04	; 4
    1b3a:	90 e0       	ldi	r25, 0x00	; 0
    1b3c:	50 e0       	ldi	r21, 0x00	; 0
    1b3e:	d8 01       	movw	r26, r16
    1b40:	2e 91       	ld	r18, -X
    1b42:	8d 01       	movw	r16, r26
    1b44:	21 11       	cpse	r18, r1
    1b46:	05 c0       	rjmp	.+10     	; 0x1b52 <str_writeudec16+0x86>
    1b48:	61 15       	cp	r22, r1
    1b4a:	71 05       	cpc	r23, r1
    1b4c:	11 f4       	brne	.+4      	; 0x1b52 <str_writeudec16+0x86>
    1b4e:	00 97       	sbiw	r24, 0x00	; 0
    1b50:	41 f4       	brne	.+16     	; 0x1b62 <str_writeudec16+0x96>
    1b52:	84 17       	cp	r24, r20
    1b54:	95 07       	cpc	r25, r21
    1b56:	2c f4       	brge	.+10     	; 0x1b62 <str_writeudec16+0x96>
    1b58:	20 5d       	subi	r18, 0xD0	; 208
    1b5a:	21 93       	st	Z+, r18
    1b5c:	61 e0       	ldi	r22, 0x01	; 1
    1b5e:	70 e0       	ldi	r23, 0x00	; 0
    1b60:	04 c0       	rjmp	.+8      	; 0x1b6a <str_writeudec16+0x9e>
    1b62:	84 17       	cp	r24, r20
    1b64:	95 07       	cpc	r25, r21
    1b66:	0c f4       	brge	.+2      	; 0x1b6a <str_writeudec16+0x9e>
    1b68:	31 96       	adiw	r30, 0x01	; 1
    1b6a:	01 97       	sbiw	r24, 0x01	; 1
    1b6c:	40 f7       	brcc	.-48     	; 0x1b3e <str_writeudec16+0x72>
    1b6e:	0f 90       	pop	r0
    1b70:	0f 90       	pop	r0
    1b72:	0f 90       	pop	r0
    1b74:	0f 90       	pop	r0
    1b76:	0f 90       	pop	r0
    1b78:	df 91       	pop	r29
    1b7a:	cf 91       	pop	r28
    1b7c:	1f 91       	pop	r17
    1b7e:	0f 91       	pop	r16
    1b80:	ff 90       	pop	r15
    1b82:	ef 90       	pop	r14
    1b84:	df 90       	pop	r13
    1b86:	cf 90       	pop	r12
    1b88:	bf 90       	pop	r11
    1b8a:	af 90       	pop	r10
    1b8c:	9f 90       	pop	r9
    1b8e:	08 95       	ret

00001b90 <uart_init>:
    1b90:	0e 94 5c 0f 	call	0x1eb8	; 0x1eb8 <serial_init>
    1b94:	78 94       	sei
    1b96:	08 95       	ret

00001b98 <uart_writechar>:
    1b98:	0c 94 f4 0f 	jmp	0x1fe8	; 0x1fe8 <serial_writechar>

00001b9c <uart_writestr>:
    1b9c:	cf 93       	push	r28
    1b9e:	df 93       	push	r29
    1ba0:	ec 01       	movw	r28, r24
    1ba2:	89 91       	ld	r24, Y+
    1ba4:	88 23       	and	r24, r24
    1ba6:	19 f0       	breq	.+6      	; 0x1bae <uart_writestr+0x12>
    1ba8:	0e 94 f4 0f 	call	0x1fe8	; 0x1fe8 <serial_writechar>
    1bac:	fa cf       	rjmp	.-12     	; 0x1ba2 <uart_writestr+0x6>
    1bae:	df 91       	pop	r29
    1bb0:	cf 91       	pop	r28
    1bb2:	08 95       	ret

00001bb4 <uart_writehex8>:
    1bb4:	cf 93       	push	r28
    1bb6:	c8 2f       	mov	r28, r24
    1bb8:	90 e0       	ldi	r25, 0x00	; 0
    1bba:	24 e0       	ldi	r18, 0x04	; 4
    1bbc:	95 95       	asr	r25
    1bbe:	87 95       	ror	r24
    1bc0:	2a 95       	dec	r18
    1bc2:	e1 f7       	brne	.-8      	; 0x1bbc <uart_writehex8+0x8>
    1bc4:	8a 30       	cpi	r24, 0x0A	; 10
    1bc6:	10 f4       	brcc	.+4      	; 0x1bcc <uart_writehex8+0x18>
    1bc8:	80 5d       	subi	r24, 0xD0	; 208
    1bca:	01 c0       	rjmp	.+2      	; 0x1bce <uart_writehex8+0x1a>
    1bcc:	89 5c       	subi	r24, 0xC9	; 201
    1bce:	0e 94 f4 0f 	call	0x1fe8	; 0x1fe8 <serial_writechar>
    1bd2:	8c 2f       	mov	r24, r28
    1bd4:	8f 70       	andi	r24, 0x0F	; 15
    1bd6:	8a 30       	cpi	r24, 0x0A	; 10
    1bd8:	10 f0       	brcs	.+4      	; 0x1bde <uart_writehex8+0x2a>
    1bda:	89 5c       	subi	r24, 0xC9	; 201
    1bdc:	01 c0       	rjmp	.+2      	; 0x1be0 <uart_writehex8+0x2c>
    1bde:	80 5d       	subi	r24, 0xD0	; 208
    1be0:	cf 91       	pop	r28
    1be2:	0c 94 f4 0f 	jmp	0x1fe8	; 0x1fe8 <serial_writechar>

00001be6 <uart_writehex16>:
    1be6:	cf 93       	push	r28
    1be8:	c8 2f       	mov	r28, r24
    1bea:	89 2f       	mov	r24, r25
    1bec:	0e 94 da 0d 	call	0x1bb4	; 0x1bb4 <uart_writehex8>
    1bf0:	8c 2f       	mov	r24, r28
    1bf2:	cf 91       	pop	r28
    1bf4:	0c 94 da 0d 	jmp	0x1bb4	; 0x1bb4 <uart_writehex8>

00001bf8 <uart_writedec32>:
    1bf8:	2f 92       	push	r2
    1bfa:	3f 92       	push	r3
    1bfc:	4f 92       	push	r4
    1bfe:	5f 92       	push	r5
    1c00:	6f 92       	push	r6
    1c02:	7f 92       	push	r7
    1c04:	8f 92       	push	r8
    1c06:	9f 92       	push	r9
    1c08:	af 92       	push	r10
    1c0a:	bf 92       	push	r11
    1c0c:	cf 92       	push	r12
    1c0e:	df 92       	push	r13
    1c10:	ef 92       	push	r14
    1c12:	ff 92       	push	r15
    1c14:	0f 93       	push	r16
    1c16:	1f 93       	push	r17
    1c18:	cf 93       	push	r28
    1c1a:	df 93       	push	r29
    1c1c:	cd b7       	in	r28, 0x3d	; 61
    1c1e:	de b7       	in	r29, 0x3e	; 62
    1c20:	63 97       	sbiw	r28, 0x13	; 19
    1c22:	0f b6       	in	r0, 0x3f	; 63
    1c24:	f8 94       	cli
    1c26:	de bf       	out	0x3e, r29	; 62
    1c28:	0f be       	out	0x3f, r0	; 63
    1c2a:	cd bf       	out	0x3d, r28	; 61
    1c2c:	6b 01       	movw	r12, r22
    1c2e:	7c 01       	movw	r14, r24
    1c30:	97 ff       	sbrs	r25, 7
    1c32:	0d c0       	rjmp	.+26     	; 0x1c4e <uart_writedec32+0x56>
    1c34:	f0 94       	com	r15
    1c36:	e0 94       	com	r14
    1c38:	d0 94       	com	r13
    1c3a:	c0 94       	com	r12
    1c3c:	c1 1c       	adc	r12, r1
    1c3e:	d1 1c       	adc	r13, r1
    1c40:	e1 1c       	adc	r14, r1
    1c42:	f1 1c       	adc	r15, r1
    1c44:	81 e0       	ldi	r24, 0x01	; 1
    1c46:	90 e0       	ldi	r25, 0x00	; 0
    1c48:	9b 8b       	std	Y+19, r25	; 0x13
    1c4a:	8a 8b       	std	Y+18, r24	; 0x12
    1c4c:	02 c0       	rjmp	.+4      	; 0x1c52 <uart_writedec32+0x5a>
    1c4e:	1b 8a       	std	Y+19, r1	; 0x13
    1c50:	1a 8a       	std	Y+18, r1	; 0x12
    1c52:	fe 01       	movw	r30, r28
    1c54:	31 96       	adiw	r30, 0x01	; 1
    1c56:	5f 01       	movw	r10, r30
    1c58:	8e 01       	movw	r16, r28
    1c5a:	05 5f       	subi	r16, 0xF5	; 245
    1c5c:	1f 4f       	sbci	r17, 0xFF	; 255
    1c5e:	f9 8b       	std	Y+17, r31	; 0x11
    1c60:	e8 8b       	std	Y+16, r30	; 0x10
    1c62:	66 24       	eor	r6, r6
    1c64:	63 94       	inc	r6
    1c66:	71 2c       	mov	r7, r1
    1c68:	81 2c       	mov	r8, r1
    1c6a:	91 2c       	mov	r9, r1
    1c6c:	aa e0       	ldi	r26, 0x0A	; 10
    1c6e:	b0 e0       	ldi	r27, 0x00	; 0
    1c70:	93 01       	movw	r18, r6
    1c72:	a4 01       	movw	r20, r8
    1c74:	0e 94 26 14 	call	0x284c	; 0x284c <__muluhisi3>
    1c78:	1b 01       	movw	r2, r22
    1c7a:	2c 01       	movw	r4, r24
    1c7c:	c7 01       	movw	r24, r14
    1c7e:	b6 01       	movw	r22, r12
    1c80:	91 01       	movw	r18, r2
    1c82:	a2 01       	movw	r20, r4
    1c84:	0e 94 f8 13 	call	0x27f0	; 0x27f0 <__divmodsi4>
    1c88:	93 01       	movw	r18, r6
    1c8a:	a4 01       	movw	r20, r8
    1c8c:	0e 94 f8 13 	call	0x27f0	; 0x27f0 <__divmodsi4>
    1c90:	e8 89       	ldd	r30, Y+16	; 0x10
    1c92:	f9 89       	ldd	r31, Y+17	; 0x11
    1c94:	21 93       	st	Z+, r18
    1c96:	f9 8b       	std	Y+17, r31	; 0x11
    1c98:	e8 8b       	std	Y+16, r30	; 0x10
    1c9a:	82 2f       	mov	r24, r18
    1c9c:	22 0f       	add	r18, r18
    1c9e:	99 0b       	sbc	r25, r25
    1ca0:	aa 0b       	sbc	r26, r26
    1ca2:	bb 0b       	sbc	r27, r27
    1ca4:	c8 1a       	sub	r12, r24
    1ca6:	d9 0a       	sbc	r13, r25
    1ca8:	ea 0a       	sbc	r14, r26
    1caa:	fb 0a       	sbc	r15, r27
    1cac:	31 01       	movw	r6, r2
    1cae:	42 01       	movw	r8, r4
    1cb0:	0e 17       	cp	r16, r30
    1cb2:	1f 07       	cpc	r17, r31
    1cb4:	d9 f6       	brne	.-74     	; 0x1c6c <uart_writedec32+0x74>
    1cb6:	8a 89       	ldd	r24, Y+18	; 0x12
    1cb8:	9b 89       	ldd	r25, Y+19	; 0x13
    1cba:	89 2b       	or	r24, r25
    1cbc:	11 f0       	breq	.+4      	; 0x1cc2 <uart_writedec32+0xca>
    1cbe:	8d e2       	ldi	r24, 0x2D	; 45
    1cc0:	01 c0       	rjmp	.+2      	; 0x1cc4 <uart_writedec32+0xcc>
    1cc2:	80 e2       	ldi	r24, 0x20	; 32
    1cc4:	0e 94 f4 0f 	call	0x1fe8	; 0x1fe8 <serial_writechar>
    1cc8:	20 e0       	ldi	r18, 0x00	; 0
    1cca:	30 e0       	ldi	r19, 0x00	; 0
    1ccc:	f8 01       	movw	r30, r16
    1cce:	82 91       	ld	r24, -Z
    1cd0:	8f 01       	movw	r16, r30
    1cd2:	81 11       	cpse	r24, r1
    1cd4:	06 c0       	rjmp	.+12     	; 0x1ce2 <uart_writedec32+0xea>
    1cd6:	21 15       	cp	r18, r1
    1cd8:	31 05       	cpc	r19, r1
    1cda:	19 f4       	brne	.+6      	; 0x1ce2 <uart_writedec32+0xea>
    1cdc:	ea 15       	cp	r30, r10
    1cde:	fb 05       	cpc	r31, r11
    1ce0:	29 f4       	brne	.+10     	; 0x1cec <uart_writedec32+0xf4>
    1ce2:	80 5d       	subi	r24, 0xD0	; 208
    1ce4:	0e 94 f4 0f 	call	0x1fe8	; 0x1fe8 <serial_writechar>
    1ce8:	21 e0       	ldi	r18, 0x01	; 1
    1cea:	30 e0       	ldi	r19, 0x00	; 0
    1cec:	0a 15       	cp	r16, r10
    1cee:	1b 05       	cpc	r17, r11
    1cf0:	69 f7       	brne	.-38     	; 0x1ccc <uart_writedec32+0xd4>
    1cf2:	63 96       	adiw	r28, 0x13	; 19
    1cf4:	0f b6       	in	r0, 0x3f	; 63
    1cf6:	f8 94       	cli
    1cf8:	de bf       	out	0x3e, r29	; 62
    1cfa:	0f be       	out	0x3f, r0	; 63
    1cfc:	cd bf       	out	0x3d, r28	; 61
    1cfe:	df 91       	pop	r29
    1d00:	cf 91       	pop	r28
    1d02:	1f 91       	pop	r17
    1d04:	0f 91       	pop	r16
    1d06:	ff 90       	pop	r15
    1d08:	ef 90       	pop	r14
    1d0a:	df 90       	pop	r13
    1d0c:	cf 90       	pop	r12
    1d0e:	bf 90       	pop	r11
    1d10:	af 90       	pop	r10
    1d12:	9f 90       	pop	r9
    1d14:	8f 90       	pop	r8
    1d16:	7f 90       	pop	r7
    1d18:	6f 90       	pop	r6
    1d1a:	5f 90       	pop	r5
    1d1c:	4f 90       	pop	r4
    1d1e:	3f 90       	pop	r3
    1d20:	2f 90       	pop	r2
    1d22:	08 95       	ret

00001d24 <dump_eeprom>:
    1d24:	2f 92       	push	r2
    1d26:	3f 92       	push	r3
    1d28:	4f 92       	push	r4
    1d2a:	5f 92       	push	r5
    1d2c:	6f 92       	push	r6
    1d2e:	7f 92       	push	r7
    1d30:	8f 92       	push	r8
    1d32:	9f 92       	push	r9
    1d34:	af 92       	push	r10
    1d36:	bf 92       	push	r11
    1d38:	cf 92       	push	r12
    1d3a:	df 92       	push	r13
    1d3c:	ef 92       	push	r14
    1d3e:	ff 92       	push	r15
    1d40:	0f 93       	push	r16
    1d42:	1f 93       	push	r17
    1d44:	cf 93       	push	r28
    1d46:	df 93       	push	r29
    1d48:	cd b7       	in	r28, 0x3d	; 61
    1d4a:	de b7       	in	r29, 0x3e	; 62
    1d4c:	64 97       	sbiw	r28, 0x14	; 20
    1d4e:	0f b6       	in	r0, 0x3f	; 63
    1d50:	f8 94       	cli
    1d52:	de bf       	out	0x3e, r29	; 62
    1d54:	0f be       	out	0x3f, r0	; 63
    1d56:	cd bf       	out	0x3d, r28	; 61
    1d58:	8c 01       	movw	r16, r24
    1d5a:	61 15       	cp	r22, r1
    1d5c:	71 05       	cpc	r23, r1
    1d5e:	09 f4       	brne	.+2      	; 0x1d62 <dump_eeprom+0x3e>
    1d60:	92 c0       	rjmp	.+292    	; 0x1e86 <dump_eeprom+0x162>
    1d62:	81 2c       	mov	r8, r1
    1d64:	91 2c       	mov	r9, r1
    1d66:	54 01       	movw	r10, r8
    1d68:	cb 01       	movw	r24, r22
    1d6a:	a0 e0       	ldi	r26, 0x00	; 0
    1d6c:	b0 e0       	ldi	r27, 0x00	; 0
    1d6e:	89 8b       	std	Y+17, r24	; 0x11
    1d70:	9a 8b       	std	Y+18, r25	; 0x12
    1d72:	ab 8b       	std	Y+19, r26	; 0x13
    1d74:	bc 8b       	std	Y+20, r27	; 0x14
    1d76:	de 01       	movw	r26, r28
    1d78:	11 96       	adiw	r26, 0x01	; 1
    1d7a:	1d 01       	movw	r2, r26
    1d7c:	89 89       	ldd	r24, Y+17	; 0x11
    1d7e:	9a 89       	ldd	r25, Y+18	; 0x12
    1d80:	ab 89       	ldd	r26, Y+19	; 0x13
    1d82:	bc 89       	ldd	r27, Y+20	; 0x14
    1d84:	88 16       	cp	r8, r24
    1d86:	99 06       	cpc	r9, r25
    1d88:	aa 06       	cpc	r10, r26
    1d8a:	bb 06       	cpc	r11, r27
    1d8c:	08 f0       	brcs	.+2      	; 0x1d90 <dump_eeprom+0x6c>
    1d8e:	7b c0       	rjmp	.+246    	; 0x1e86 <dump_eeprom+0x162>
    1d90:	81 2f       	mov	r24, r17
    1d92:	0e 94 da 0d 	call	0x1bb4	; 0x1bb4 <uart_writehex8>
    1d96:	80 2f       	mov	r24, r16
    1d98:	80 7f       	andi	r24, 0xF0	; 240
    1d9a:	0e 94 da 0d 	call	0x1bb4	; 0x1bb4 <uart_writehex8>
    1d9e:	80 e2       	ldi	r24, 0x20	; 32
    1da0:	0e 94 cc 0d 	call	0x1b98	; 0x1b98 <uart_writechar>
    1da4:	61 01       	movw	r12, r2
    1da6:	78 01       	movw	r14, r16
    1da8:	41 2c       	mov	r4, r1
    1daa:	51 2c       	mov	r5, r1
    1dac:	32 01       	movw	r6, r4
    1dae:	41 e0       	ldi	r20, 0x01	; 1
    1db0:	b6 01       	movw	r22, r12
    1db2:	c7 01       	movw	r24, r14
    1db4:	0e 94 85 03 	call	0x70a	; 0x70a <eeprom_readbuf>
    1db8:	bf ef       	ldi	r27, 0xFF	; 255
    1dba:	eb 1a       	sub	r14, r27
    1dbc:	fb 0a       	sbc	r15, r27
    1dbe:	ef ef       	ldi	r30, 0xFF	; 255
    1dc0:	4e 1a       	sub	r4, r30
    1dc2:	5e 0a       	sbc	r5, r30
    1dc4:	6e 0a       	sbc	r6, r30
    1dc6:	7e 0a       	sbc	r7, r30
    1dc8:	ff ef       	ldi	r31, 0xFF	; 255
    1dca:	8f 1a       	sub	r8, r31
    1dcc:	9f 0a       	sbc	r9, r31
    1dce:	af 0a       	sbc	r10, r31
    1dd0:	bf 0a       	sbc	r11, r31
    1dd2:	89 89       	ldd	r24, Y+17	; 0x11
    1dd4:	9a 89       	ldd	r25, Y+18	; 0x12
    1dd6:	ab 89       	ldd	r26, Y+19	; 0x13
    1dd8:	bc 89       	ldd	r27, Y+20	; 0x14
    1dda:	88 16       	cp	r8, r24
    1ddc:	99 06       	cpc	r9, r25
    1dde:	aa 06       	cpc	r10, r26
    1de0:	bb 06       	cpc	r11, r27
    1de2:	50 f0       	brcs	.+20     	; 0x1df8 <dump_eeprom+0xd4>
    1de4:	68 01       	movw	r12, r16
    1de6:	9f e0       	ldi	r25, 0x0F	; 15
    1de8:	c9 22       	and	r12, r25
    1dea:	dd 24       	eor	r13, r13
    1dec:	00 e0       	ldi	r16, 0x00	; 0
    1dee:	10 e0       	ldi	r17, 0x00	; 0
    1df0:	32 01       	movw	r6, r4
    1df2:	6c 0c       	add	r6, r12
    1df4:	7d 1c       	adc	r7, r13
    1df6:	09 c0       	rjmp	.+18     	; 0x1e0a <dump_eeprom+0xe6>
    1df8:	af ef       	ldi	r26, 0xFF	; 255
    1dfa:	ca 1a       	sub	r12, r26
    1dfc:	da 0a       	sbc	r13, r26
    1dfe:	c7 01       	movw	r24, r14
    1e00:	8f 70       	andi	r24, 0x0F	; 15
    1e02:	99 27       	eor	r25, r25
    1e04:	89 2b       	or	r24, r25
    1e06:	99 f6       	brne	.-90     	; 0x1dae <dump_eeprom+0x8a>
    1e08:	ed cf       	rjmp	.-38     	; 0x1de4 <dump_eeprom+0xc0>
    1e0a:	0c 15       	cp	r16, r12
    1e0c:	1d 05       	cpc	r17, r13
    1e0e:	18 f0       	brcs	.+6      	; 0x1e16 <dump_eeprom+0xf2>
    1e10:	06 15       	cp	r16, r6
    1e12:	17 05       	cpc	r17, r7
    1e14:	28 f0       	brcs	.+10     	; 0x1e20 <dump_eeprom+0xfc>
    1e16:	84 ed       	ldi	r24, 0xD4	; 212
    1e18:	91 e0       	ldi	r25, 0x01	; 1
    1e1a:	0e 94 ce 0d 	call	0x1b9c	; 0x1b9c <uart_writestr>
    1e1e:	0b c0       	rjmp	.+22     	; 0x1e36 <dump_eeprom+0x112>
    1e20:	f8 01       	movw	r30, r16
    1e22:	ec 19       	sub	r30, r12
    1e24:	fd 09       	sbc	r31, r13
    1e26:	e2 0d       	add	r30, r2
    1e28:	f3 1d       	adc	r31, r3
    1e2a:	80 81       	ld	r24, Z
    1e2c:	0e 94 da 0d 	call	0x1bb4	; 0x1bb4 <uart_writehex8>
    1e30:	80 e2       	ldi	r24, 0x20	; 32
    1e32:	0e 94 cc 0d 	call	0x1b98	; 0x1b98 <uart_writechar>
    1e36:	0f 5f       	subi	r16, 0xFF	; 255
    1e38:	1f 4f       	sbci	r17, 0xFF	; 255
    1e3a:	00 31       	cpi	r16, 0x10	; 16
    1e3c:	11 05       	cpc	r17, r1
    1e3e:	29 f7       	brne	.-54     	; 0x1e0a <dump_eeprom+0xe6>
    1e40:	00 e0       	ldi	r16, 0x00	; 0
    1e42:	10 e0       	ldi	r17, 0x00	; 0
    1e44:	c0 16       	cp	r12, r16
    1e46:	d1 06       	cpc	r13, r17
    1e48:	31 f0       	breq	.+12     	; 0x1e56 <dump_eeprom+0x132>
    1e4a:	80 e2       	ldi	r24, 0x20	; 32
    1e4c:	0e 94 cc 0d 	call	0x1b98	; 0x1b98 <uart_writechar>
    1e50:	0f 5f       	subi	r16, 0xFF	; 255
    1e52:	1f 4f       	sbci	r17, 0xFF	; 255
    1e54:	f7 cf       	rjmp	.-18     	; 0x1e44 <dump_eeprom+0x120>
    1e56:	81 01       	movw	r16, r2
    1e58:	c8 01       	movw	r24, r16
    1e5a:	82 19       	sub	r24, r2
    1e5c:	93 09       	sbc	r25, r3
    1e5e:	84 15       	cp	r24, r4
    1e60:	95 05       	cpc	r25, r5
    1e62:	58 f4       	brcc	.+22     	; 0x1e7a <dump_eeprom+0x156>
    1e64:	f8 01       	movw	r30, r16
    1e66:	81 91       	ld	r24, Z+
    1e68:	8f 01       	movw	r16, r30
    1e6a:	90 ee       	ldi	r25, 0xE0	; 224
    1e6c:	98 0f       	add	r25, r24
    1e6e:	90 36       	cpi	r25, 0x60	; 96
    1e70:	08 f0       	brcs	.+2      	; 0x1e74 <dump_eeprom+0x150>
    1e72:	8e e2       	ldi	r24, 0x2E	; 46
    1e74:	0e 94 cc 0d 	call	0x1b98	; 0x1b98 <uart_writechar>
    1e78:	ef cf       	rjmp	.-34     	; 0x1e58 <dump_eeprom+0x134>
    1e7a:	88 ed       	ldi	r24, 0xD8	; 216
    1e7c:	91 e0       	ldi	r25, 0x01	; 1
    1e7e:	0e 94 ce 0d 	call	0x1b9c	; 0x1b9c <uart_writestr>
    1e82:	87 01       	movw	r16, r14
    1e84:	7b cf       	rjmp	.-266    	; 0x1d7c <dump_eeprom+0x58>
    1e86:	64 96       	adiw	r28, 0x14	; 20
    1e88:	0f b6       	in	r0, 0x3f	; 63
    1e8a:	f8 94       	cli
    1e8c:	de bf       	out	0x3e, r29	; 62
    1e8e:	0f be       	out	0x3f, r0	; 63
    1e90:	cd bf       	out	0x3d, r28	; 61
    1e92:	df 91       	pop	r29
    1e94:	cf 91       	pop	r28
    1e96:	1f 91       	pop	r17
    1e98:	0f 91       	pop	r16
    1e9a:	ff 90       	pop	r15
    1e9c:	ef 90       	pop	r14
    1e9e:	df 90       	pop	r13
    1ea0:	cf 90       	pop	r12
    1ea2:	bf 90       	pop	r11
    1ea4:	af 90       	pop	r10
    1ea6:	9f 90       	pop	r9
    1ea8:	8f 90       	pop	r8
    1eaa:	7f 90       	pop	r7
    1eac:	6f 90       	pop	r6
    1eae:	5f 90       	pop	r5
    1eb0:	4f 90       	pop	r4
    1eb2:	3f 90       	pop	r3
    1eb4:	2f 90       	pop	r2
    1eb6:	08 95       	ret

00001eb8 <serial_init>:
    1eb8:	10 92 c0 00 	sts	0x00C0, r1	; 0x8000c0 <__TEXT_REGION_LENGTH__+0x7e00c0>
    1ebc:	87 e6       	ldi	r24, 0x67	; 103
    1ebe:	90 e0       	ldi	r25, 0x00	; 0
    1ec0:	90 93 c5 00 	sts	0x00C5, r25	; 0x8000c5 <__TEXT_REGION_LENGTH__+0x7e00c5>
    1ec4:	80 93 c4 00 	sts	0x00C4, r24	; 0x8000c4 <__TEXT_REGION_LENGTH__+0x7e00c4>
    1ec8:	e1 ec       	ldi	r30, 0xC1	; 193
    1eca:	f0 e0       	ldi	r31, 0x00	; 0
    1ecc:	88 e1       	ldi	r24, 0x18	; 24
    1ece:	80 83       	st	Z, r24
    1ed0:	86 e0       	ldi	r24, 0x06	; 6
    1ed2:	80 93 c2 00 	sts	0x00C2, r24	; 0x8000c2 <__TEXT_REGION_LENGTH__+0x7e00c2>
    1ed6:	80 81       	ld	r24, Z
    1ed8:	80 6a       	ori	r24, 0xA0	; 160
    1eda:	80 83       	st	Z, r24
    1edc:	08 95       	ret

00001ede <__vector_18>:
    1ede:	1f 92       	push	r1
    1ee0:	0f 92       	push	r0
    1ee2:	0f b6       	in	r0, 0x3f	; 63
    1ee4:	0f 92       	push	r0
    1ee6:	11 24       	eor	r1, r1
    1ee8:	2f 93       	push	r18
    1eea:	8f 93       	push	r24
    1eec:	9f 93       	push	r25
    1eee:	ef 93       	push	r30
    1ef0:	ff 93       	push	r31
    1ef2:	80 91 6f 02 	lds	r24, 0x026F	; 0x80026f <rxtail>
    1ef6:	20 91 70 02 	lds	r18, 0x0270	; 0x800270 <rxhead>
    1efa:	90 e0       	ldi	r25, 0x00	; 0
    1efc:	82 1b       	sub	r24, r18
    1efe:	91 09       	sbc	r25, r1
    1f00:	01 97       	sbiw	r24, 0x01	; 1
    1f02:	8f 73       	andi	r24, 0x3F	; 63
    1f04:	99 27       	eor	r25, r25
    1f06:	89 2b       	or	r24, r25
    1f08:	79 f0       	breq	.+30     	; 0x1f28 <__vector_18+0x4a>
    1f0a:	e0 91 70 02 	lds	r30, 0x0270	; 0x800270 <rxhead>
    1f0e:	f0 e0       	ldi	r31, 0x00	; 0
    1f10:	80 91 c6 00 	lds	r24, 0x00C6	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7e00c6>
    1f14:	e9 5e       	subi	r30, 0xE9	; 233
    1f16:	fc 4f       	sbci	r31, 0xFC	; 252
    1f18:	80 83       	st	Z, r24
    1f1a:	80 91 70 02 	lds	r24, 0x0270	; 0x800270 <rxhead>
    1f1e:	8f 5f       	subi	r24, 0xFF	; 255
    1f20:	8f 73       	andi	r24, 0x3F	; 63
    1f22:	80 93 70 02 	sts	0x0270, r24	; 0x800270 <rxhead>
    1f26:	02 c0       	rjmp	.+4      	; 0x1f2c <__vector_18+0x4e>
    1f28:	80 91 c6 00 	lds	r24, 0x00C6	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7e00c6>
    1f2c:	ff 91       	pop	r31
    1f2e:	ef 91       	pop	r30
    1f30:	9f 91       	pop	r25
    1f32:	8f 91       	pop	r24
    1f34:	2f 91       	pop	r18
    1f36:	0f 90       	pop	r0
    1f38:	0f be       	out	0x3f, r0	; 63
    1f3a:	0f 90       	pop	r0
    1f3c:	1f 90       	pop	r1
    1f3e:	18 95       	reti

00001f40 <__vector_19>:
    1f40:	1f 92       	push	r1
    1f42:	0f 92       	push	r0
    1f44:	0f b6       	in	r0, 0x3f	; 63
    1f46:	0f 92       	push	r0
    1f48:	11 24       	eor	r1, r1
    1f4a:	2f 93       	push	r18
    1f4c:	8f 93       	push	r24
    1f4e:	9f 93       	push	r25
    1f50:	ef 93       	push	r30
    1f52:	ff 93       	push	r31
    1f54:	80 91 6e 02 	lds	r24, 0x026E	; 0x80026e <txhead>
    1f58:	20 91 6d 02 	lds	r18, 0x026D	; 0x80026d <txtail>
    1f5c:	90 e0       	ldi	r25, 0x00	; 0
    1f5e:	82 1b       	sub	r24, r18
    1f60:	91 09       	sbc	r25, r1
    1f62:	8f 73       	andi	r24, 0x3F	; 63
    1f64:	99 27       	eor	r25, r25
    1f66:	89 2b       	or	r24, r25
    1f68:	79 f0       	breq	.+30     	; 0x1f88 <__vector_19+0x48>
    1f6a:	e0 91 6d 02 	lds	r30, 0x026D	; 0x80026d <txtail>
    1f6e:	f0 e0       	ldi	r31, 0x00	; 0
    1f70:	e9 5a       	subi	r30, 0xA9	; 169
    1f72:	fc 4f       	sbci	r31, 0xFC	; 252
    1f74:	80 81       	ld	r24, Z
    1f76:	80 93 c6 00 	sts	0x00C6, r24	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7e00c6>
    1f7a:	80 91 6d 02 	lds	r24, 0x026D	; 0x80026d <txtail>
    1f7e:	8f 5f       	subi	r24, 0xFF	; 255
    1f80:	8f 73       	andi	r24, 0x3F	; 63
    1f82:	80 93 6d 02 	sts	0x026D, r24	; 0x80026d <txtail>
    1f86:	05 c0       	rjmp	.+10     	; 0x1f92 <__vector_19+0x52>
    1f88:	80 91 c1 00 	lds	r24, 0x00C1	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7e00c1>
    1f8c:	8f 7d       	andi	r24, 0xDF	; 223
    1f8e:	80 93 c1 00 	sts	0x00C1, r24	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7e00c1>
    1f92:	ff 91       	pop	r31
    1f94:	ef 91       	pop	r30
    1f96:	9f 91       	pop	r25
    1f98:	8f 91       	pop	r24
    1f9a:	2f 91       	pop	r18
    1f9c:	0f 90       	pop	r0
    1f9e:	0f be       	out	0x3f, r0	; 63
    1fa0:	0f 90       	pop	r0
    1fa2:	1f 90       	pop	r1
    1fa4:	18 95       	reti

00001fa6 <serial_rxchars>:
    1fa6:	80 91 70 02 	lds	r24, 0x0270	; 0x800270 <rxhead>
    1faa:	90 91 6f 02 	lds	r25, 0x026F	; 0x80026f <rxtail>
    1fae:	89 1b       	sub	r24, r25
    1fb0:	8f 73       	andi	r24, 0x3F	; 63
    1fb2:	08 95       	ret

00001fb4 <serial_popchar>:
    1fb4:	80 91 70 02 	lds	r24, 0x0270	; 0x800270 <rxhead>
    1fb8:	20 91 6f 02 	lds	r18, 0x026F	; 0x80026f <rxtail>
    1fbc:	90 e0       	ldi	r25, 0x00	; 0
    1fbe:	82 1b       	sub	r24, r18
    1fc0:	91 09       	sbc	r25, r1
    1fc2:	8f 73       	andi	r24, 0x3F	; 63
    1fc4:	99 27       	eor	r25, r25
    1fc6:	89 2b       	or	r24, r25
    1fc8:	69 f0       	breq	.+26     	; 0x1fe4 <serial_popchar+0x30>
    1fca:	e0 91 6f 02 	lds	r30, 0x026F	; 0x80026f <rxtail>
    1fce:	f0 e0       	ldi	r31, 0x00	; 0
    1fd0:	e9 5e       	subi	r30, 0xE9	; 233
    1fd2:	fc 4f       	sbci	r31, 0xFC	; 252
    1fd4:	80 81       	ld	r24, Z
    1fd6:	90 91 6f 02 	lds	r25, 0x026F	; 0x80026f <rxtail>
    1fda:	9f 5f       	subi	r25, 0xFF	; 255
    1fdc:	9f 73       	andi	r25, 0x3F	; 63
    1fde:	90 93 6f 02 	sts	0x026F, r25	; 0x80026f <rxtail>
    1fe2:	08 95       	ret
    1fe4:	80 e0       	ldi	r24, 0x00	; 0
    1fe6:	08 95       	ret

00001fe8 <serial_writechar>:
    1fe8:	0f b6       	in	r0, 0x3f	; 63
    1fea:	07 fe       	sbrs	r0, 7
    1fec:	0e c0       	rjmp	.+28     	; 0x200a <serial_writechar+0x22>
    1fee:	20 91 6d 02 	lds	r18, 0x026D	; 0x80026d <txtail>
    1ff2:	90 91 6e 02 	lds	r25, 0x026E	; 0x80026e <txhead>
    1ff6:	30 e0       	ldi	r19, 0x00	; 0
    1ff8:	29 1b       	sub	r18, r25
    1ffa:	31 09       	sbc	r19, r1
    1ffc:	21 50       	subi	r18, 0x01	; 1
    1ffe:	31 09       	sbc	r19, r1
    2000:	2f 73       	andi	r18, 0x3F	; 63
    2002:	33 27       	eor	r19, r19
    2004:	23 2b       	or	r18, r19
    2006:	99 f3       	breq	.-26     	; 0x1fee <serial_writechar+0x6>
    2008:	0d c0       	rjmp	.+26     	; 0x2024 <serial_writechar+0x3c>
    200a:	20 91 6d 02 	lds	r18, 0x026D	; 0x80026d <txtail>
    200e:	90 91 6e 02 	lds	r25, 0x026E	; 0x80026e <txhead>
    2012:	30 e0       	ldi	r19, 0x00	; 0
    2014:	29 1b       	sub	r18, r25
    2016:	31 09       	sbc	r19, r1
    2018:	21 50       	subi	r18, 0x01	; 1
    201a:	31 09       	sbc	r19, r1
    201c:	2f 73       	andi	r18, 0x3F	; 63
    201e:	33 27       	eor	r19, r19
    2020:	23 2b       	or	r18, r19
    2022:	61 f0       	breq	.+24     	; 0x203c <serial_writechar+0x54>
    2024:	e0 91 6e 02 	lds	r30, 0x026E	; 0x80026e <txhead>
    2028:	f0 e0       	ldi	r31, 0x00	; 0
    202a:	e9 5a       	subi	r30, 0xA9	; 169
    202c:	fc 4f       	sbci	r31, 0xFC	; 252
    202e:	80 83       	st	Z, r24
    2030:	80 91 6e 02 	lds	r24, 0x026E	; 0x80026e <txhead>
    2034:	8f 5f       	subi	r24, 0xFF	; 255
    2036:	8f 73       	andi	r24, 0x3F	; 63
    2038:	80 93 6e 02 	sts	0x026E, r24	; 0x80026e <txhead>
    203c:	80 91 c1 00 	lds	r24, 0x00C1	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7e00c1>
    2040:	80 62       	ori	r24, 0x20	; 32
    2042:	80 93 c1 00 	sts	0x00C1, r24	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7e00c1>
    2046:	08 95       	ret

00002048 <serial_writestr>:
    2048:	1f 93       	push	r17
    204a:	cf 93       	push	r28
    204c:	df 93       	push	r29
    204e:	ec 01       	movw	r28, r24
    2050:	80 e0       	ldi	r24, 0x00	; 0
    2052:	11 e0       	ldi	r17, 0x01	; 1
    2054:	18 0f       	add	r17, r24
    2056:	fe 01       	movw	r30, r28
    2058:	e8 0f       	add	r30, r24
    205a:	f1 1d       	adc	r31, r1
    205c:	80 81       	ld	r24, Z
    205e:	88 23       	and	r24, r24
    2060:	21 f0       	breq	.+8      	; 0x206a <serial_writestr+0x22>
    2062:	0e 94 f4 0f 	call	0x1fe8	; 0x1fe8 <serial_writechar>
    2066:	81 2f       	mov	r24, r17
    2068:	f4 cf       	rjmp	.-24     	; 0x2052 <serial_writestr+0xa>
    206a:	df 91       	pop	r29
    206c:	cf 91       	pop	r28
    206e:	1f 91       	pop	r17
    2070:	08 95       	ret

00002072 <serial_writestr_P>:
    2072:	1f 93       	push	r17
    2074:	cf 93       	push	r28
    2076:	df 93       	push	r29
    2078:	ec 01       	movw	r28, r24
    207a:	80 e0       	ldi	r24, 0x00	; 0
    207c:	11 e0       	ldi	r17, 0x01	; 1
    207e:	18 0f       	add	r17, r24
    2080:	fe 01       	movw	r30, r28
    2082:	e8 0f       	add	r30, r24
    2084:	f1 1d       	adc	r31, r1
    2086:	84 91       	lpm	r24, Z
    2088:	88 23       	and	r24, r24
    208a:	21 f0       	breq	.+8      	; 0x2094 <serial_writestr_P+0x22>
    208c:	0e 94 f4 0f 	call	0x1fe8	; 0x1fe8 <serial_writechar>
    2090:	81 2f       	mov	r24, r17
    2092:	f4 cf       	rjmp	.-24     	; 0x207c <serial_writestr_P+0xa>
    2094:	df 91       	pop	r29
    2096:	cf 91       	pop	r28
    2098:	1f 91       	pop	r17
    209a:	08 95       	ret

0000209c <_Z10delay_initv>:
    209c:	cf 93       	push	r28
    209e:	df 93       	push	r29
    20a0:	00 d0       	rcall	.+0      	; 0x20a2 <_Z10delay_initv+0x6>
    20a2:	cd b7       	in	r28, 0x3d	; 61
    20a4:	de b7       	in	r29, 0x3e	; 62
    20a6:	80 91 79 02 	lds	r24, 0x0279	; 0x800279 <_ZL11initialized>
    20aa:	88 23       	and	r24, r24
    20ac:	89 f5       	brne	.+98     	; 0x2110 <_Z10delay_initv+0x74>
    20ae:	8a ef       	ldi	r24, 0xFA	; 250
    20b0:	90 e0       	ldi	r25, 0x00	; 0
    20b2:	9a 83       	std	Y+2, r25	; 0x02
    20b4:	89 83       	std	Y+1, r24	; 0x01
    20b6:	87 e4       	ldi	r24, 0x47	; 71
    20b8:	90 e0       	ldi	r25, 0x00	; 0
    20ba:	29 81       	ldd	r18, Y+1	; 0x01
    20bc:	21 50       	subi	r18, 0x01	; 1
    20be:	fc 01       	movw	r30, r24
    20c0:	20 83       	st	Z, r18
    20c2:	84 e4       	ldi	r24, 0x44	; 68
    20c4:	90 e0       	ldi	r25, 0x00	; 0
    20c6:	24 e4       	ldi	r18, 0x44	; 68
    20c8:	30 e0       	ldi	r19, 0x00	; 0
    20ca:	f9 01       	movw	r30, r18
    20cc:	20 81       	ld	r18, Z
    20ce:	22 60       	ori	r18, 0x02	; 2
    20d0:	fc 01       	movw	r30, r24
    20d2:	20 83       	st	Z, r18
    20d4:	85 e4       	ldi	r24, 0x45	; 69
    20d6:	90 e0       	ldi	r25, 0x00	; 0
    20d8:	25 e4       	ldi	r18, 0x45	; 69
    20da:	30 e0       	ldi	r19, 0x00	; 0
    20dc:	f9 01       	movw	r30, r18
    20de:	20 81       	ld	r18, Z
    20e0:	23 60       	ori	r18, 0x03	; 3
    20e2:	fc 01       	movw	r30, r24
    20e4:	20 83       	st	Z, r18
    20e6:	8f e5       	ldi	r24, 0x5F	; 95
    20e8:	90 e0       	ldi	r25, 0x00	; 0
    20ea:	2f e5       	ldi	r18, 0x5F	; 95
    20ec:	30 e0       	ldi	r19, 0x00	; 0
    20ee:	f9 01       	movw	r30, r18
    20f0:	20 81       	ld	r18, Z
    20f2:	20 68       	ori	r18, 0x80	; 128
    20f4:	fc 01       	movw	r30, r24
    20f6:	20 83       	st	Z, r18
    20f8:	8e e6       	ldi	r24, 0x6E	; 110
    20fa:	90 e0       	ldi	r25, 0x00	; 0
    20fc:	2e e6       	ldi	r18, 0x6E	; 110
    20fe:	30 e0       	ldi	r19, 0x00	; 0
    2100:	f9 01       	movw	r30, r18
    2102:	20 81       	ld	r18, Z
    2104:	22 60       	ori	r18, 0x02	; 2
    2106:	fc 01       	movw	r30, r24
    2108:	20 83       	st	Z, r18
    210a:	81 e0       	ldi	r24, 0x01	; 1
    210c:	80 93 79 02 	sts	0x0279, r24	; 0x800279 <_ZL11initialized>
    2110:	00 00       	nop
    2112:	0f 90       	pop	r0
    2114:	0f 90       	pop	r0
    2116:	df 91       	pop	r29
    2118:	cf 91       	pop	r28
    211a:	08 95       	ret

0000211c <_Z9delay_getj>:
    211c:	cf 93       	push	r28
    211e:	df 93       	push	r29
    2120:	00 d0       	rcall	.+0      	; 0x2122 <_Z9delay_getj+0x6>
    2122:	00 d0       	rcall	.+0      	; 0x2124 <_Z9delay_getj+0x8>
    2124:	00 d0       	rcall	.+0      	; 0x2126 <_Z9delay_getj+0xa>
    2126:	cd b7       	in	r28, 0x3d	; 61
    2128:	de b7       	in	r29, 0x3e	; 62
    212a:	9e 83       	std	Y+6, r25	; 0x06
    212c:	8d 83       	std	Y+5, r24	; 0x05
    212e:	8f e5       	ldi	r24, 0x5F	; 95
    2130:	90 e0       	ldi	r25, 0x00	; 0
    2132:	fc 01       	movw	r30, r24
    2134:	80 81       	ld	r24, Z
    2136:	08 2e       	mov	r0, r24
    2138:	00 0c       	add	r0, r0
    213a:	99 0b       	sbc	r25, r25
    213c:	80 78       	andi	r24, 0x80	; 128
    213e:	99 27       	eor	r25, r25
    2140:	9a 83       	std	Y+2, r25	; 0x02
    2142:	89 83       	std	Y+1, r24	; 0x01
    2144:	8f e5       	ldi	r24, 0x5F	; 95
    2146:	90 e0       	ldi	r25, 0x00	; 0
    2148:	2f e5       	ldi	r18, 0x5F	; 95
    214a:	30 e0       	ldi	r19, 0x00	; 0
    214c:	f9 01       	movw	r30, r18
    214e:	20 81       	ld	r18, Z
    2150:	2f 77       	andi	r18, 0x7F	; 127
    2152:	fc 01       	movw	r30, r24
    2154:	20 83       	st	Z, r18
    2156:	8d 81       	ldd	r24, Y+5	; 0x05
    2158:	9e 81       	ldd	r25, Y+6	; 0x06
    215a:	88 0f       	add	r24, r24
    215c:	99 1f       	adc	r25, r25
    215e:	8f 58       	subi	r24, 0x8F	; 143
    2160:	9d 4f       	sbci	r25, 0xFD	; 253
    2162:	fc 01       	movw	r30, r24
    2164:	80 81       	ld	r24, Z
    2166:	91 81       	ldd	r25, Z+1	; 0x01
    2168:	9c 83       	std	Y+4, r25	; 0x04
    216a:	8b 83       	std	Y+3, r24	; 0x03
    216c:	89 81       	ldd	r24, Y+1	; 0x01
    216e:	9a 81       	ldd	r25, Y+2	; 0x02
    2170:	89 2b       	or	r24, r25
    2172:	49 f0       	breq	.+18     	; 0x2186 <_Z9delay_getj+0x6a>
    2174:	8f e5       	ldi	r24, 0x5F	; 95
    2176:	90 e0       	ldi	r25, 0x00	; 0
    2178:	2f e5       	ldi	r18, 0x5F	; 95
    217a:	30 e0       	ldi	r19, 0x00	; 0
    217c:	f9 01       	movw	r30, r18
    217e:	20 81       	ld	r18, Z
    2180:	20 68       	ori	r18, 0x80	; 128
    2182:	fc 01       	movw	r30, r24
    2184:	20 83       	st	Z, r18
    2186:	8b 81       	ldd	r24, Y+3	; 0x03
    2188:	9c 81       	ldd	r25, Y+4	; 0x04
    218a:	26 96       	adiw	r28, 0x06	; 6
    218c:	0f b6       	in	r0, 0x3f	; 63
    218e:	f8 94       	cli
    2190:	de bf       	out	0x3e, r29	; 62
    2192:	0f be       	out	0x3f, r0	; 63
    2194:	cd bf       	out	0x3d, r28	; 61
    2196:	df 91       	pop	r29
    2198:	cf 91       	pop	r28
    219a:	08 95       	ret

0000219c <_Z9delay_setjj>:
    219c:	cf 93       	push	r28
    219e:	df 93       	push	r29
    21a0:	00 d0       	rcall	.+0      	; 0x21a2 <_Z9delay_setjj+0x6>
    21a2:	00 d0       	rcall	.+0      	; 0x21a4 <_Z9delay_setjj+0x8>
    21a4:	00 d0       	rcall	.+0      	; 0x21a6 <_Z9delay_setjj+0xa>
    21a6:	cd b7       	in	r28, 0x3d	; 61
    21a8:	de b7       	in	r29, 0x3e	; 62
    21aa:	9c 83       	std	Y+4, r25	; 0x04
    21ac:	8b 83       	std	Y+3, r24	; 0x03
    21ae:	7e 83       	std	Y+6, r23	; 0x06
    21b0:	6d 83       	std	Y+5, r22	; 0x05
    21b2:	80 91 79 02 	lds	r24, 0x0279	; 0x800279 <_ZL11initialized>
    21b6:	88 23       	and	r24, r24
    21b8:	11 f4       	brne	.+4      	; 0x21be <_Z9delay_setjj+0x22>
    21ba:	0e 94 4e 10 	call	0x209c	; 0x209c <_Z10delay_initv>
    21be:	8f e5       	ldi	r24, 0x5F	; 95
    21c0:	90 e0       	ldi	r25, 0x00	; 0
    21c2:	fc 01       	movw	r30, r24
    21c4:	80 81       	ld	r24, Z
    21c6:	08 2e       	mov	r0, r24
    21c8:	00 0c       	add	r0, r0
    21ca:	99 0b       	sbc	r25, r25
    21cc:	80 78       	andi	r24, 0x80	; 128
    21ce:	99 27       	eor	r25, r25
    21d0:	9a 83       	std	Y+2, r25	; 0x02
    21d2:	89 83       	std	Y+1, r24	; 0x01
    21d4:	8f e5       	ldi	r24, 0x5F	; 95
    21d6:	90 e0       	ldi	r25, 0x00	; 0
    21d8:	2f e5       	ldi	r18, 0x5F	; 95
    21da:	30 e0       	ldi	r19, 0x00	; 0
    21dc:	f9 01       	movw	r30, r18
    21de:	20 81       	ld	r18, Z
    21e0:	2f 77       	andi	r18, 0x7F	; 127
    21e2:	fc 01       	movw	r30, r24
    21e4:	20 83       	st	Z, r18
    21e6:	8b 81       	ldd	r24, Y+3	; 0x03
    21e8:	9c 81       	ldd	r25, Y+4	; 0x04
    21ea:	88 0f       	add	r24, r24
    21ec:	99 1f       	adc	r25, r25
    21ee:	8b 58       	subi	r24, 0x8B	; 139
    21f0:	9d 4f       	sbci	r25, 0xFD	; 253
    21f2:	2d 81       	ldd	r18, Y+5	; 0x05
    21f4:	3e 81       	ldd	r19, Y+6	; 0x06
    21f6:	fc 01       	movw	r30, r24
    21f8:	31 83       	std	Z+1, r19	; 0x01
    21fa:	20 83       	st	Z, r18
    21fc:	8b 81       	ldd	r24, Y+3	; 0x03
    21fe:	9c 81       	ldd	r25, Y+4	; 0x04
    2200:	88 0f       	add	r24, r24
    2202:	99 1f       	adc	r25, r25
    2204:	8f 58       	subi	r24, 0x8F	; 143
    2206:	9d 4f       	sbci	r25, 0xFD	; 253
    2208:	fc 01       	movw	r30, r24
    220a:	11 82       	std	Z+1, r1	; 0x01
    220c:	10 82       	st	Z, r1
    220e:	89 81       	ldd	r24, Y+1	; 0x01
    2210:	9a 81       	ldd	r25, Y+2	; 0x02
    2212:	89 2b       	or	r24, r25
    2214:	49 f0       	breq	.+18     	; 0x2228 <_Z9delay_setjj+0x8c>
    2216:	8f e5       	ldi	r24, 0x5F	; 95
    2218:	90 e0       	ldi	r25, 0x00	; 0
    221a:	2f e5       	ldi	r18, 0x5F	; 95
    221c:	30 e0       	ldi	r19, 0x00	; 0
    221e:	f9 01       	movw	r30, r18
    2220:	20 81       	ld	r18, Z
    2222:	20 68       	ori	r18, 0x80	; 128
    2224:	fc 01       	movw	r30, r24
    2226:	20 83       	st	Z, r18
    2228:	00 00       	nop
    222a:	26 96       	adiw	r28, 0x06	; 6
    222c:	0f b6       	in	r0, 0x3f	; 63
    222e:	f8 94       	cli
    2230:	de bf       	out	0x3e, r29	; 62
    2232:	0f be       	out	0x3f, r0	; 63
    2234:	cd bf       	out	0x3d, r28	; 61
    2236:	df 91       	pop	r29
    2238:	cf 91       	pop	r28
    223a:	08 95       	ret

0000223c <_Z12delay_isdonej>:
    223c:	cf 93       	push	r28
    223e:	df 93       	push	r29
    2240:	00 d0       	rcall	.+0      	; 0x2242 <_Z12delay_isdonej+0x6>
    2242:	00 d0       	rcall	.+0      	; 0x2244 <_Z12delay_isdonej+0x8>
    2244:	cd b7       	in	r28, 0x3d	; 61
    2246:	de b7       	in	r29, 0x3e	; 62
    2248:	9c 83       	std	Y+4, r25	; 0x04
    224a:	8b 83       	std	Y+3, r24	; 0x03
    224c:	1a 82       	std	Y+2, r1	; 0x02
    224e:	19 82       	std	Y+1, r1	; 0x01
    2250:	8b 81       	ldd	r24, Y+3	; 0x03
    2252:	9c 81       	ldd	r25, Y+4	; 0x04
    2254:	88 0f       	add	r24, r24
    2256:	99 1f       	adc	r25, r25
    2258:	8f 58       	subi	r24, 0x8F	; 143
    225a:	9d 4f       	sbci	r25, 0xFD	; 253
    225c:	fc 01       	movw	r30, r24
    225e:	20 81       	ld	r18, Z
    2260:	31 81       	ldd	r19, Z+1	; 0x01
    2262:	8b 81       	ldd	r24, Y+3	; 0x03
    2264:	9c 81       	ldd	r25, Y+4	; 0x04
    2266:	88 0f       	add	r24, r24
    2268:	99 1f       	adc	r25, r25
    226a:	8b 58       	subi	r24, 0x8B	; 139
    226c:	9d 4f       	sbci	r25, 0xFD	; 253
    226e:	fc 01       	movw	r30, r24
    2270:	80 81       	ld	r24, Z
    2272:	91 81       	ldd	r25, Z+1	; 0x01
    2274:	41 e0       	ldi	r20, 0x01	; 1
    2276:	28 17       	cp	r18, r24
    2278:	39 07       	cpc	r19, r25
    227a:	09 f0       	breq	.+2      	; 0x227e <_Z12delay_isdonej+0x42>
    227c:	40 e0       	ldi	r20, 0x00	; 0
    227e:	44 23       	and	r20, r20
    2280:	21 f0       	breq	.+8      	; 0x228a <_Z12delay_isdonej+0x4e>
    2282:	81 e0       	ldi	r24, 0x01	; 1
    2284:	90 e0       	ldi	r25, 0x00	; 0
    2286:	9a 83       	std	Y+2, r25	; 0x02
    2288:	89 83       	std	Y+1, r24	; 0x01
    228a:	89 81       	ldd	r24, Y+1	; 0x01
    228c:	9a 81       	ldd	r25, Y+2	; 0x02
    228e:	0f 90       	pop	r0
    2290:	0f 90       	pop	r0
    2292:	0f 90       	pop	r0
    2294:	0f 90       	pop	r0
    2296:	df 91       	pop	r29
    2298:	cf 91       	pop	r28
    229a:	08 95       	ret

0000229c <_Z11__vector_14v>:
    229c:	1f 92       	push	r1
    229e:	0f 92       	push	r0
    22a0:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    22a4:	0f 92       	push	r0
    22a6:	11 24       	eor	r1, r1
    22a8:	2f 93       	push	r18
    22aa:	3f 93       	push	r19
    22ac:	4f 93       	push	r20
    22ae:	8f 93       	push	r24
    22b0:	9f 93       	push	r25
    22b2:	ef 93       	push	r30
    22b4:	ff 93       	push	r31
    22b6:	cf 93       	push	r28
    22b8:	df 93       	push	r29
    22ba:	00 d0       	rcall	.+0      	; 0x22bc <_Z11__vector_14v+0x20>
    22bc:	cd b7       	in	r28, 0x3d	; 61
    22be:	de b7       	in	r29, 0x3e	; 62
    22c0:	1a 82       	std	Y+2, r1	; 0x02
    22c2:	19 82       	std	Y+1, r1	; 0x01
    22c4:	22 e0       	ldi	r18, 0x02	; 2
    22c6:	30 e0       	ldi	r19, 0x00	; 0
    22c8:	89 81       	ldd	r24, Y+1	; 0x01
    22ca:	9a 81       	ldd	r25, Y+2	; 0x02
    22cc:	82 17       	cp	r24, r18
    22ce:	93 07       	cpc	r25, r19
    22d0:	a0 f5       	brcc	.+104    	; 0x233a <_Z11__vector_14v+0x9e>
    22d2:	89 81       	ldd	r24, Y+1	; 0x01
    22d4:	9a 81       	ldd	r25, Y+2	; 0x02
    22d6:	88 0f       	add	r24, r24
    22d8:	99 1f       	adc	r25, r25
    22da:	8f 58       	subi	r24, 0x8F	; 143
    22dc:	9d 4f       	sbci	r25, 0xFD	; 253
    22de:	fc 01       	movw	r30, r24
    22e0:	20 81       	ld	r18, Z
    22e2:	31 81       	ldd	r19, Z+1	; 0x01
    22e4:	89 81       	ldd	r24, Y+1	; 0x01
    22e6:	9a 81       	ldd	r25, Y+2	; 0x02
    22e8:	88 0f       	add	r24, r24
    22ea:	99 1f       	adc	r25, r25
    22ec:	8b 58       	subi	r24, 0x8B	; 139
    22ee:	9d 4f       	sbci	r25, 0xFD	; 253
    22f0:	fc 01       	movw	r30, r24
    22f2:	80 81       	ld	r24, Z
    22f4:	91 81       	ldd	r25, Z+1	; 0x01
    22f6:	41 e0       	ldi	r20, 0x01	; 1
    22f8:	28 17       	cp	r18, r24
    22fa:	39 07       	cpc	r19, r25
    22fc:	08 f0       	brcs	.+2      	; 0x2300 <_Z11__vector_14v+0x64>
    22fe:	40 e0       	ldi	r20, 0x00	; 0
    2300:	44 23       	and	r20, r20
    2302:	a9 f0       	breq	.+42     	; 0x232e <_Z11__vector_14v+0x92>
    2304:	89 81       	ldd	r24, Y+1	; 0x01
    2306:	9a 81       	ldd	r25, Y+2	; 0x02
    2308:	88 0f       	add	r24, r24
    230a:	99 1f       	adc	r25, r25
    230c:	8f 58       	subi	r24, 0x8F	; 143
    230e:	9d 4f       	sbci	r25, 0xFD	; 253
    2310:	fc 01       	movw	r30, r24
    2312:	80 81       	ld	r24, Z
    2314:	91 81       	ldd	r25, Z+1	; 0x01
    2316:	9c 01       	movw	r18, r24
    2318:	2f 5f       	subi	r18, 0xFF	; 255
    231a:	3f 4f       	sbci	r19, 0xFF	; 255
    231c:	89 81       	ldd	r24, Y+1	; 0x01
    231e:	9a 81       	ldd	r25, Y+2	; 0x02
    2320:	88 0f       	add	r24, r24
    2322:	99 1f       	adc	r25, r25
    2324:	8f 58       	subi	r24, 0x8F	; 143
    2326:	9d 4f       	sbci	r25, 0xFD	; 253
    2328:	fc 01       	movw	r30, r24
    232a:	31 83       	std	Z+1, r19	; 0x01
    232c:	20 83       	st	Z, r18
    232e:	89 81       	ldd	r24, Y+1	; 0x01
    2330:	9a 81       	ldd	r25, Y+2	; 0x02
    2332:	01 96       	adiw	r24, 0x01	; 1
    2334:	9a 83       	std	Y+2, r25	; 0x02
    2336:	89 83       	std	Y+1, r24	; 0x01
    2338:	c5 cf       	rjmp	.-118    	; 0x22c4 <_Z11__vector_14v+0x28>
    233a:	00 00       	nop
    233c:	0f 90       	pop	r0
    233e:	0f 90       	pop	r0
    2340:	df 91       	pop	r29
    2342:	cf 91       	pop	r28
    2344:	ff 91       	pop	r31
    2346:	ef 91       	pop	r30
    2348:	9f 91       	pop	r25
    234a:	8f 91       	pop	r24
    234c:	4f 91       	pop	r20
    234e:	3f 91       	pop	r19
    2350:	2f 91       	pop	r18
    2352:	0f 90       	pop	r0
    2354:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    2358:	0f 90       	pop	r0
    235a:	1f 90       	pop	r1
    235c:	18 95       	reti

0000235e <_Z8led_initv>:
    235e:	cf 93       	push	r28
    2360:	df 93       	push	r29
    2362:	cd b7       	in	r28, 0x3d	; 61
    2364:	de b7       	in	r29, 0x3e	; 62
    2366:	84 e2       	ldi	r24, 0x24	; 36
    2368:	90 e0       	ldi	r25, 0x00	; 0
    236a:	24 e2       	ldi	r18, 0x24	; 36
    236c:	30 e0       	ldi	r19, 0x00	; 0
    236e:	f9 01       	movw	r30, r18
    2370:	20 81       	ld	r18, Z
    2372:	22 60       	ori	r18, 0x02	; 2
    2374:	fc 01       	movw	r30, r24
    2376:	20 83       	st	Z, r18
    2378:	85 e2       	ldi	r24, 0x25	; 37
    237a:	90 e0       	ldi	r25, 0x00	; 0
    237c:	25 e2       	ldi	r18, 0x25	; 37
    237e:	30 e0       	ldi	r19, 0x00	; 0
    2380:	f9 01       	movw	r30, r18
    2382:	20 81       	ld	r18, Z
    2384:	2d 7f       	andi	r18, 0xFD	; 253
    2386:	fc 01       	movw	r30, r24
    2388:	20 83       	st	Z, r18
    238a:	00 00       	nop
    238c:	df 91       	pop	r29
    238e:	cf 91       	pop	r28
    2390:	08 95       	ret

00002392 <_Z6led_onv>:
    2392:	cf 93       	push	r28
    2394:	df 93       	push	r29
    2396:	cd b7       	in	r28, 0x3d	; 61
    2398:	de b7       	in	r29, 0x3e	; 62
    239a:	85 e2       	ldi	r24, 0x25	; 37
    239c:	90 e0       	ldi	r25, 0x00	; 0
    239e:	25 e2       	ldi	r18, 0x25	; 37
    23a0:	30 e0       	ldi	r19, 0x00	; 0
    23a2:	f9 01       	movw	r30, r18
    23a4:	20 81       	ld	r18, Z
    23a6:	22 60       	ori	r18, 0x02	; 2
    23a8:	fc 01       	movw	r30, r24
    23aa:	20 83       	st	Z, r18
    23ac:	00 00       	nop
    23ae:	df 91       	pop	r29
    23b0:	cf 91       	pop	r28
    23b2:	08 95       	ret

000023b4 <_Z7led_offv>:
    23b4:	cf 93       	push	r28
    23b6:	df 93       	push	r29
    23b8:	cd b7       	in	r28, 0x3d	; 61
    23ba:	de b7       	in	r29, 0x3e	; 62
    23bc:	85 e2       	ldi	r24, 0x25	; 37
    23be:	90 e0       	ldi	r25, 0x00	; 0
    23c0:	25 e2       	ldi	r18, 0x25	; 37
    23c2:	30 e0       	ldi	r19, 0x00	; 0
    23c4:	f9 01       	movw	r30, r18
    23c6:	20 81       	ld	r18, Z
    23c8:	2d 7f       	andi	r18, 0xFD	; 253
    23ca:	fc 01       	movw	r30, r24
    23cc:	20 83       	st	Z, r18
    23ce:	00 00       	nop
    23d0:	df 91       	pop	r29
    23d2:	cf 91       	pop	r28
    23d4:	08 95       	ret

000023d6 <_Z9led_is_onv>:
    23d6:	cf 93       	push	r28
    23d8:	df 93       	push	r29
    23da:	cd b7       	in	r28, 0x3d	; 61
    23dc:	de b7       	in	r29, 0x3e	; 62
    23de:	85 e2       	ldi	r24, 0x25	; 37
    23e0:	90 e0       	ldi	r25, 0x00	; 0
    23e2:	fc 01       	movw	r30, r24
    23e4:	80 81       	ld	r24, Z
    23e6:	88 2f       	mov	r24, r24
    23e8:	90 e0       	ldi	r25, 0x00	; 0
    23ea:	82 70       	andi	r24, 0x02	; 2
    23ec:	99 27       	eor	r25, r25
    23ee:	89 2b       	or	r24, r25
    23f0:	19 f0       	breq	.+6      	; 0x23f8 <_Z9led_is_onv+0x22>
    23f2:	81 e0       	ldi	r24, 0x01	; 1
    23f4:	90 e0       	ldi	r25, 0x00	; 0
    23f6:	02 c0       	rjmp	.+4      	; 0x23fc <_Z9led_is_onv+0x26>
    23f8:	80 e0       	ldi	r24, 0x00	; 0
    23fa:	90 e0       	ldi	r25, 0x00	; 0
    23fc:	df 91       	pop	r29
    23fe:	cf 91       	pop	r28
    2400:	08 95       	ret

00002402 <_Z13led_set_blinkPc>:
    2402:	cf 93       	push	r28
    2404:	df 93       	push	r29
    2406:	00 d0       	rcall	.+0      	; 0x2408 <_Z13led_set_blinkPc+0x6>
    2408:	cd b7       	in	r28, 0x3d	; 61
    240a:	de b7       	in	r29, 0x3e	; 62
    240c:	9a 83       	std	Y+2, r25	; 0x02
    240e:	89 83       	std	Y+1, r24	; 0x01
    2410:	89 81       	ldd	r24, Y+1	; 0x01
    2412:	9a 81       	ldd	r25, Y+2	; 0x02
    2414:	90 93 7b 02 	sts	0x027B, r25	; 0x80027b <Blink_msg+0x1>
    2418:	80 93 7a 02 	sts	0x027A, r24	; 0x80027a <Blink_msg>
    241c:	10 92 7d 02 	sts	0x027D, r1	; 0x80027d <Blink_pos+0x1>
    2420:	10 92 7c 02 	sts	0x027C, r1	; 0x80027c <Blink_pos>
    2424:	10 92 7f 02 	sts	0x027F, r1	; 0x80027f <blink_state+0x1>
    2428:	10 92 7e 02 	sts	0x027E, r1	; 0x80027e <blink_state>
    242c:	60 e0       	ldi	r22, 0x00	; 0
    242e:	70 e0       	ldi	r23, 0x00	; 0
    2430:	80 e0       	ldi	r24, 0x00	; 0
    2432:	90 e0       	ldi	r25, 0x00	; 0
    2434:	0e 94 ce 10 	call	0x219c	; 0x219c <_Z9delay_setjj>
    2438:	0e 94 da 11 	call	0x23b4	; 0x23b4 <_Z7led_offv>
    243c:	00 00       	nop
    243e:	0f 90       	pop	r0
    2440:	0f 90       	pop	r0
    2442:	df 91       	pop	r29
    2444:	cf 91       	pop	r28
    2446:	08 95       	ret

00002448 <_Z10led_updatev>:
    2448:	cf 93       	push	r28
    244a:	df 93       	push	r29
    244c:	cd b7       	in	r28, 0x3d	; 61
    244e:	de b7       	in	r29, 0x3e	; 62
    2450:	80 91 7e 02 	lds	r24, 0x027E	; 0x80027e <blink_state>
    2454:	90 91 7f 02 	lds	r25, 0x027F	; 0x80027f <blink_state+0x1>
    2458:	00 97       	sbiw	r24, 0x00	; 0
    245a:	21 f0       	breq	.+8      	; 0x2464 <_Z10led_updatev+0x1c>
    245c:	01 97       	sbiw	r24, 0x01	; 1
    245e:	09 f4       	brne	.+2      	; 0x2462 <_Z10led_updatev+0x1a>
    2460:	55 c0       	rjmp	.+170    	; 0x250c <_Z10led_updatev+0xc4>
    2462:	89 c0       	rjmp	.+274    	; 0x2576 <_Z10led_updatev+0x12e>
    2464:	80 e0       	ldi	r24, 0x00	; 0
    2466:	90 e0       	ldi	r25, 0x00	; 0
    2468:	0e 94 1e 11 	call	0x223c	; 0x223c <_Z12delay_isdonej>
    246c:	21 e0       	ldi	r18, 0x01	; 1
    246e:	89 2b       	or	r24, r25
    2470:	09 f4       	brne	.+2      	; 0x2474 <_Z10led_updatev+0x2c>
    2472:	20 e0       	ldi	r18, 0x00	; 0
    2474:	22 23       	and	r18, r18
    2476:	09 f4       	brne	.+2      	; 0x247a <_Z10led_updatev+0x32>
    2478:	7b c0       	rjmp	.+246    	; 0x2570 <_Z10led_updatev+0x128>
    247a:	20 91 7a 02 	lds	r18, 0x027A	; 0x80027a <Blink_msg>
    247e:	30 91 7b 02 	lds	r19, 0x027B	; 0x80027b <Blink_msg+0x1>
    2482:	80 91 7c 02 	lds	r24, 0x027C	; 0x80027c <Blink_pos>
    2486:	90 91 7d 02 	lds	r25, 0x027D	; 0x80027d <Blink_pos+0x1>
    248a:	82 0f       	add	r24, r18
    248c:	93 1f       	adc	r25, r19
    248e:	fc 01       	movw	r30, r24
    2490:	80 81       	ld	r24, Z
    2492:	08 2e       	mov	r0, r24
    2494:	00 0c       	add	r0, r0
    2496:	99 0b       	sbc	r25, r25
    2498:	8d 32       	cpi	r24, 0x2D	; 45
    249a:	91 05       	cpc	r25, r1
    249c:	31 f0       	breq	.+12     	; 0x24aa <_Z10led_updatev+0x62>
    249e:	8e 32       	cpi	r24, 0x2E	; 46
    24a0:	91 05       	cpc	r25, r1
    24a2:	91 f0       	breq	.+36     	; 0x24c8 <_Z10led_updatev+0x80>
    24a4:	80 97       	sbiw	r24, 0x20	; 32
    24a6:	f9 f0       	breq	.+62     	; 0x24e6 <_Z10led_updatev+0x9e>
    24a8:	27 c0       	rjmp	.+78     	; 0x24f8 <_Z10led_updatev+0xb0>
    24aa:	0e 94 c9 11 	call	0x2392	; 0x2392 <_Z6led_onv>
    24ae:	6e ee       	ldi	r22, 0xEE	; 238
    24b0:	72 e0       	ldi	r23, 0x02	; 2
    24b2:	80 e0       	ldi	r24, 0x00	; 0
    24b4:	90 e0       	ldi	r25, 0x00	; 0
    24b6:	0e 94 ce 10 	call	0x219c	; 0x219c <_Z9delay_setjj>
    24ba:	81 e0       	ldi	r24, 0x01	; 1
    24bc:	90 e0       	ldi	r25, 0x00	; 0
    24be:	90 93 7f 02 	sts	0x027F, r25	; 0x80027f <blink_state+0x1>
    24c2:	80 93 7e 02 	sts	0x027E, r24	; 0x80027e <blink_state>
    24c6:	21 c0       	rjmp	.+66     	; 0x250a <_Z10led_updatev+0xc2>
    24c8:	0e 94 c9 11 	call	0x2392	; 0x2392 <_Z6led_onv>
    24cc:	6a ef       	ldi	r22, 0xFA	; 250
    24ce:	70 e0       	ldi	r23, 0x00	; 0
    24d0:	80 e0       	ldi	r24, 0x00	; 0
    24d2:	90 e0       	ldi	r25, 0x00	; 0
    24d4:	0e 94 ce 10 	call	0x219c	; 0x219c <_Z9delay_setjj>
    24d8:	81 e0       	ldi	r24, 0x01	; 1
    24da:	90 e0       	ldi	r25, 0x00	; 0
    24dc:	90 93 7f 02 	sts	0x027F, r25	; 0x80027f <blink_state+0x1>
    24e0:	80 93 7e 02 	sts	0x027E, r24	; 0x80027e <blink_state>
    24e4:	12 c0       	rjmp	.+36     	; 0x250a <_Z10led_updatev+0xc2>
    24e6:	0e 94 da 11 	call	0x23b4	; 0x23b4 <_Z7led_offv>
    24ea:	68 ee       	ldi	r22, 0xE8	; 232
    24ec:	73 e0       	ldi	r23, 0x03	; 3
    24ee:	80 e0       	ldi	r24, 0x00	; 0
    24f0:	90 e0       	ldi	r25, 0x00	; 0
    24f2:	0e 94 ce 10 	call	0x219c	; 0x219c <_Z9delay_setjj>
    24f6:	09 c0       	rjmp	.+18     	; 0x250a <_Z10led_updatev+0xc2>
    24f8:	0e 94 da 11 	call	0x23b4	; 0x23b4 <_Z7led_offv>
    24fc:	60 e0       	ldi	r22, 0x00	; 0
    24fe:	70 e0       	ldi	r23, 0x00	; 0
    2500:	80 e0       	ldi	r24, 0x00	; 0
    2502:	90 e0       	ldi	r25, 0x00	; 0
    2504:	0e 94 ce 10 	call	0x219c	; 0x219c <_Z9delay_setjj>
    2508:	00 00       	nop
    250a:	32 c0       	rjmp	.+100    	; 0x2570 <_Z10led_updatev+0x128>
    250c:	80 e0       	ldi	r24, 0x00	; 0
    250e:	90 e0       	ldi	r25, 0x00	; 0
    2510:	0e 94 1e 11 	call	0x223c	; 0x223c <_Z12delay_isdonej>
    2514:	21 e0       	ldi	r18, 0x01	; 1
    2516:	89 2b       	or	r24, r25
    2518:	09 f4       	brne	.+2      	; 0x251c <_Z10led_updatev+0xd4>
    251a:	20 e0       	ldi	r18, 0x00	; 0
    251c:	22 23       	and	r18, r18
    251e:	51 f1       	breq	.+84     	; 0x2574 <_Z10led_updatev+0x12c>
    2520:	0e 94 da 11 	call	0x23b4	; 0x23b4 <_Z7led_offv>
    2524:	64 e6       	ldi	r22, 0x64	; 100
    2526:	70 e0       	ldi	r23, 0x00	; 0
    2528:	80 e0       	ldi	r24, 0x00	; 0
    252a:	90 e0       	ldi	r25, 0x00	; 0
    252c:	0e 94 ce 10 	call	0x219c	; 0x219c <_Z9delay_setjj>
    2530:	80 91 7c 02 	lds	r24, 0x027C	; 0x80027c <Blink_pos>
    2534:	90 91 7d 02 	lds	r25, 0x027D	; 0x80027d <Blink_pos+0x1>
    2538:	01 96       	adiw	r24, 0x01	; 1
    253a:	90 93 7d 02 	sts	0x027D, r25	; 0x80027d <Blink_pos+0x1>
    253e:	80 93 7c 02 	sts	0x027C, r24	; 0x80027c <Blink_pos>
    2542:	80 91 7a 02 	lds	r24, 0x027A	; 0x80027a <Blink_msg>
    2546:	90 91 7b 02 	lds	r25, 0x027B	; 0x80027b <Blink_msg+0x1>
    254a:	0e 94 3a 14 	call	0x2874	; 0x2874 <strlen>
    254e:	9c 01       	movw	r18, r24
    2550:	80 91 7c 02 	lds	r24, 0x027C	; 0x80027c <Blink_pos>
    2554:	90 91 7d 02 	lds	r25, 0x027D	; 0x80027d <Blink_pos+0x1>
    2558:	82 17       	cp	r24, r18
    255a:	93 07       	cpc	r25, r19
    255c:	20 f0       	brcs	.+8      	; 0x2566 <_Z10led_updatev+0x11e>
    255e:	10 92 7d 02 	sts	0x027D, r1	; 0x80027d <Blink_pos+0x1>
    2562:	10 92 7c 02 	sts	0x027C, r1	; 0x80027c <Blink_pos>
    2566:	10 92 7f 02 	sts	0x027F, r1	; 0x80027f <blink_state+0x1>
    256a:	10 92 7e 02 	sts	0x027E, r1	; 0x80027e <blink_state>
    256e:	02 c0       	rjmp	.+4      	; 0x2574 <_Z10led_updatev+0x12c>
    2570:	00 00       	nop
    2572:	01 c0       	rjmp	.+2      	; 0x2576 <_Z10led_updatev+0x12e>
    2574:	00 00       	nop
    2576:	00 00       	nop
    2578:	df 91       	pop	r29
    257a:	cf 91       	pop	r28
    257c:	08 95       	ret

0000257e <_Z11timer1_initv>:
    257e:	cf 93       	push	r28
    2580:	df 93       	push	r29
    2582:	00 d0       	rcall	.+0      	; 0x2584 <_Z11timer1_initv+0x6>
    2584:	cd b7       	in	r28, 0x3d	; 61
    2586:	de b7       	in	r29, 0x3e	; 62
    2588:	89 e0       	ldi	r24, 0x09	; 9
    258a:	9d e3       	ldi	r25, 0x3D	; 61
    258c:	9a 83       	std	Y+2, r25	; 0x02
    258e:	89 83       	std	Y+1, r24	; 0x01
    2590:	81 e8       	ldi	r24, 0x81	; 129
    2592:	90 e0       	ldi	r25, 0x00	; 0
    2594:	21 e8       	ldi	r18, 0x81	; 129
    2596:	30 e0       	ldi	r19, 0x00	; 0
    2598:	f9 01       	movw	r30, r18
    259a:	20 81       	ld	r18, Z
    259c:	28 60       	ori	r18, 0x08	; 8
    259e:	fc 01       	movw	r30, r24
    25a0:	20 83       	st	Z, r18
    25a2:	81 e8       	ldi	r24, 0x81	; 129
    25a4:	90 e0       	ldi	r25, 0x00	; 0
    25a6:	21 e8       	ldi	r18, 0x81	; 129
    25a8:	30 e0       	ldi	r19, 0x00	; 0
    25aa:	f9 01       	movw	r30, r18
    25ac:	20 81       	ld	r18, Z
    25ae:	25 60       	ori	r18, 0x05	; 5
    25b0:	fc 01       	movw	r30, r24
    25b2:	20 83       	st	Z, r18
    25b4:	88 e8       	ldi	r24, 0x88	; 136
    25b6:	90 e0       	ldi	r25, 0x00	; 0
    25b8:	29 81       	ldd	r18, Y+1	; 0x01
    25ba:	3a 81       	ldd	r19, Y+2	; 0x02
    25bc:	21 50       	subi	r18, 0x01	; 1
    25be:	31 09       	sbc	r19, r1
    25c0:	fc 01       	movw	r30, r24
    25c2:	31 83       	std	Z+1, r19	; 0x01
    25c4:	20 83       	st	Z, r18
    25c6:	8f e6       	ldi	r24, 0x6F	; 111
    25c8:	90 e0       	ldi	r25, 0x00	; 0
    25ca:	2f e6       	ldi	r18, 0x6F	; 111
    25cc:	30 e0       	ldi	r19, 0x00	; 0
    25ce:	f9 01       	movw	r30, r18
    25d0:	20 81       	ld	r18, Z
    25d2:	22 60       	ori	r18, 0x02	; 2
    25d4:	fc 01       	movw	r30, r24
    25d6:	20 83       	st	Z, r18
    25d8:	8f e5       	ldi	r24, 0x5F	; 95
    25da:	90 e0       	ldi	r25, 0x00	; 0
    25dc:	2f e5       	ldi	r18, 0x5F	; 95
    25de:	30 e0       	ldi	r19, 0x00	; 0
    25e0:	f9 01       	movw	r30, r18
    25e2:	20 81       	ld	r18, Z
    25e4:	20 68       	ori	r18, 0x80	; 128
    25e6:	fc 01       	movw	r30, r24
    25e8:	20 83       	st	Z, r18
    25ea:	00 00       	nop
    25ec:	0f 90       	pop	r0
    25ee:	0f 90       	pop	r0
    25f0:	df 91       	pop	r29
    25f2:	cf 91       	pop	r28
    25f4:	08 95       	ret

000025f6 <_Z10timer1_getv>:
    25f6:	cf 93       	push	r28
    25f8:	df 93       	push	r29
    25fa:	00 d0       	rcall	.+0      	; 0x25fc <_Z10timer1_getv+0x6>
    25fc:	00 d0       	rcall	.+0      	; 0x25fe <_Z10timer1_getv+0x8>
    25fe:	00 d0       	rcall	.+0      	; 0x2600 <_Z10timer1_getv+0xa>
    2600:	cd b7       	in	r28, 0x3d	; 61
    2602:	de b7       	in	r29, 0x3e	; 62
    2604:	8f e5       	ldi	r24, 0x5F	; 95
    2606:	90 e0       	ldi	r25, 0x00	; 0
    2608:	fc 01       	movw	r30, r24
    260a:	80 81       	ld	r24, Z
    260c:	88 2f       	mov	r24, r24
    260e:	90 e0       	ldi	r25, 0x00	; 0
    2610:	80 78       	andi	r24, 0x80	; 128
    2612:	99 27       	eor	r25, r25
    2614:	9a 83       	std	Y+2, r25	; 0x02
    2616:	89 83       	std	Y+1, r24	; 0x01
    2618:	8f e5       	ldi	r24, 0x5F	; 95
    261a:	90 e0       	ldi	r25, 0x00	; 0
    261c:	2f e5       	ldi	r18, 0x5F	; 95
    261e:	30 e0       	ldi	r19, 0x00	; 0
    2620:	f9 01       	movw	r30, r18
    2622:	20 81       	ld	r18, Z
    2624:	2f 77       	andi	r18, 0x7F	; 127
    2626:	fc 01       	movw	r30, r24
    2628:	20 83       	st	Z, r18
    262a:	80 91 80 02 	lds	r24, 0x0280	; 0x800280 <_ZL5count>
    262e:	90 91 81 02 	lds	r25, 0x0281	; 0x800281 <_ZL5count+0x1>
    2632:	a0 91 82 02 	lds	r26, 0x0282	; 0x800282 <_ZL5count+0x2>
    2636:	b0 91 83 02 	lds	r27, 0x0283	; 0x800283 <_ZL5count+0x3>
    263a:	8b 83       	std	Y+3, r24	; 0x03
    263c:	9c 83       	std	Y+4, r25	; 0x04
    263e:	ad 83       	std	Y+5, r26	; 0x05
    2640:	be 83       	std	Y+6, r27	; 0x06
    2642:	89 81       	ldd	r24, Y+1	; 0x01
    2644:	9a 81       	ldd	r25, Y+2	; 0x02
    2646:	89 2b       	or	r24, r25
    2648:	49 f0       	breq	.+18     	; 0x265c <_Z10timer1_getv+0x66>
    264a:	8f e5       	ldi	r24, 0x5F	; 95
    264c:	90 e0       	ldi	r25, 0x00	; 0
    264e:	2f e5       	ldi	r18, 0x5F	; 95
    2650:	30 e0       	ldi	r19, 0x00	; 0
    2652:	f9 01       	movw	r30, r18
    2654:	20 81       	ld	r18, Z
    2656:	20 68       	ori	r18, 0x80	; 128
    2658:	fc 01       	movw	r30, r24
    265a:	20 83       	st	Z, r18
    265c:	8b 81       	ldd	r24, Y+3	; 0x03
    265e:	9c 81       	ldd	r25, Y+4	; 0x04
    2660:	ad 81       	ldd	r26, Y+5	; 0x05
    2662:	be 81       	ldd	r27, Y+6	; 0x06
    2664:	bc 01       	movw	r22, r24
    2666:	cd 01       	movw	r24, r26
    2668:	26 96       	adiw	r28, 0x06	; 6
    266a:	0f b6       	in	r0, 0x3f	; 63
    266c:	f8 94       	cli
    266e:	de bf       	out	0x3e, r29	; 62
    2670:	0f be       	out	0x3f, r0	; 63
    2672:	cd bf       	out	0x3d, r28	; 61
    2674:	df 91       	pop	r29
    2676:	cf 91       	pop	r28
    2678:	08 95       	ret

0000267a <_Z12timer1_clearv>:
    267a:	cf 93       	push	r28
    267c:	df 93       	push	r29
    267e:	00 d0       	rcall	.+0      	; 0x2680 <_Z12timer1_clearv+0x6>
    2680:	cd b7       	in	r28, 0x3d	; 61
    2682:	de b7       	in	r29, 0x3e	; 62
    2684:	8f e5       	ldi	r24, 0x5F	; 95
    2686:	90 e0       	ldi	r25, 0x00	; 0
    2688:	fc 01       	movw	r30, r24
    268a:	80 81       	ld	r24, Z
    268c:	88 2f       	mov	r24, r24
    268e:	90 e0       	ldi	r25, 0x00	; 0
    2690:	80 78       	andi	r24, 0x80	; 128
    2692:	99 27       	eor	r25, r25
    2694:	9a 83       	std	Y+2, r25	; 0x02
    2696:	89 83       	std	Y+1, r24	; 0x01
    2698:	8f e5       	ldi	r24, 0x5F	; 95
    269a:	90 e0       	ldi	r25, 0x00	; 0
    269c:	2f e5       	ldi	r18, 0x5F	; 95
    269e:	30 e0       	ldi	r19, 0x00	; 0
    26a0:	f9 01       	movw	r30, r18
    26a2:	20 81       	ld	r18, Z
    26a4:	2f 77       	andi	r18, 0x7F	; 127
    26a6:	fc 01       	movw	r30, r24
    26a8:	20 83       	st	Z, r18
    26aa:	10 92 80 02 	sts	0x0280, r1	; 0x800280 <_ZL5count>
    26ae:	10 92 81 02 	sts	0x0281, r1	; 0x800281 <_ZL5count+0x1>
    26b2:	10 92 82 02 	sts	0x0282, r1	; 0x800282 <_ZL5count+0x2>
    26b6:	10 92 83 02 	sts	0x0283, r1	; 0x800283 <_ZL5count+0x3>
    26ba:	89 81       	ldd	r24, Y+1	; 0x01
    26bc:	9a 81       	ldd	r25, Y+2	; 0x02
    26be:	89 2b       	or	r24, r25
    26c0:	49 f0       	breq	.+18     	; 0x26d4 <_Z12timer1_clearv+0x5a>
    26c2:	8f e5       	ldi	r24, 0x5F	; 95
    26c4:	90 e0       	ldi	r25, 0x00	; 0
    26c6:	2f e5       	ldi	r18, 0x5F	; 95
    26c8:	30 e0       	ldi	r19, 0x00	; 0
    26ca:	f9 01       	movw	r30, r18
    26cc:	20 81       	ld	r18, Z
    26ce:	20 68       	ori	r18, 0x80	; 128
    26d0:	fc 01       	movw	r30, r24
    26d2:	20 83       	st	Z, r18
    26d4:	00 00       	nop
    26d6:	0f 90       	pop	r0
    26d8:	0f 90       	pop	r0
    26da:	df 91       	pop	r29
    26dc:	cf 91       	pop	r28
    26de:	08 95       	ret

000026e0 <_Z11__vector_11v>:
    26e0:	1f 92       	push	r1
    26e2:	0f 92       	push	r0
    26e4:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    26e8:	0f 92       	push	r0
    26ea:	11 24       	eor	r1, r1
    26ec:	8f 93       	push	r24
    26ee:	9f 93       	push	r25
    26f0:	af 93       	push	r26
    26f2:	bf 93       	push	r27
    26f4:	cf 93       	push	r28
    26f6:	df 93       	push	r29
    26f8:	cd b7       	in	r28, 0x3d	; 61
    26fa:	de b7       	in	r29, 0x3e	; 62
    26fc:	80 91 80 02 	lds	r24, 0x0280	; 0x800280 <_ZL5count>
    2700:	90 91 81 02 	lds	r25, 0x0281	; 0x800281 <_ZL5count+0x1>
    2704:	a0 91 82 02 	lds	r26, 0x0282	; 0x800282 <_ZL5count+0x2>
    2708:	b0 91 83 02 	lds	r27, 0x0283	; 0x800283 <_ZL5count+0x3>
    270c:	01 96       	adiw	r24, 0x01	; 1
    270e:	a1 1d       	adc	r26, r1
    2710:	b1 1d       	adc	r27, r1
    2712:	80 93 80 02 	sts	0x0280, r24	; 0x800280 <_ZL5count>
    2716:	90 93 81 02 	sts	0x0281, r25	; 0x800281 <_ZL5count+0x1>
    271a:	a0 93 82 02 	sts	0x0282, r26	; 0x800282 <_ZL5count+0x2>
    271e:	b0 93 83 02 	sts	0x0283, r27	; 0x800283 <_ZL5count+0x3>
    2722:	00 00       	nop
    2724:	df 91       	pop	r29
    2726:	cf 91       	pop	r28
    2728:	bf 91       	pop	r27
    272a:	af 91       	pop	r26
    272c:	9f 91       	pop	r25
    272e:	8f 91       	pop	r24
    2730:	0f 90       	pop	r0
    2732:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    2736:	0f 90       	pop	r0
    2738:	1f 90       	pop	r1
    273a:	18 95       	reti

0000273c <__mulsi3>:
    273c:	db 01       	movw	r26, r22
    273e:	8f 93       	push	r24
    2740:	9f 93       	push	r25
    2742:	0e 94 26 14 	call	0x284c	; 0x284c <__muluhisi3>
    2746:	bf 91       	pop	r27
    2748:	af 91       	pop	r26
    274a:	a2 9f       	mul	r26, r18
    274c:	80 0d       	add	r24, r0
    274e:	91 1d       	adc	r25, r1
    2750:	a3 9f       	mul	r26, r19
    2752:	90 0d       	add	r25, r0
    2754:	b2 9f       	mul	r27, r18
    2756:	90 0d       	add	r25, r0
    2758:	11 24       	eor	r1, r1
    275a:	08 95       	ret

0000275c <__udivmodhi4>:
    275c:	aa 1b       	sub	r26, r26
    275e:	bb 1b       	sub	r27, r27
    2760:	51 e1       	ldi	r21, 0x11	; 17
    2762:	07 c0       	rjmp	.+14     	; 0x2772 <__udivmodhi4_ep>

00002764 <__udivmodhi4_loop>:
    2764:	aa 1f       	adc	r26, r26
    2766:	bb 1f       	adc	r27, r27
    2768:	a6 17       	cp	r26, r22
    276a:	b7 07       	cpc	r27, r23
    276c:	10 f0       	brcs	.+4      	; 0x2772 <__udivmodhi4_ep>
    276e:	a6 1b       	sub	r26, r22
    2770:	b7 0b       	sbc	r27, r23

00002772 <__udivmodhi4_ep>:
    2772:	88 1f       	adc	r24, r24
    2774:	99 1f       	adc	r25, r25
    2776:	5a 95       	dec	r21
    2778:	a9 f7       	brne	.-22     	; 0x2764 <__udivmodhi4_loop>
    277a:	80 95       	com	r24
    277c:	90 95       	com	r25
    277e:	bc 01       	movw	r22, r24
    2780:	cd 01       	movw	r24, r26
    2782:	08 95       	ret

00002784 <__divmodhi4>:
    2784:	97 fb       	bst	r25, 7
    2786:	07 2e       	mov	r0, r23
    2788:	16 f4       	brtc	.+4      	; 0x278e <__divmodhi4+0xa>
    278a:	00 94       	com	r0
    278c:	07 d0       	rcall	.+14     	; 0x279c <__divmodhi4_neg1>
    278e:	77 fd       	sbrc	r23, 7
    2790:	09 d0       	rcall	.+18     	; 0x27a4 <__divmodhi4_neg2>
    2792:	0e 94 ae 13 	call	0x275c	; 0x275c <__udivmodhi4>
    2796:	07 fc       	sbrc	r0, 7
    2798:	05 d0       	rcall	.+10     	; 0x27a4 <__divmodhi4_neg2>
    279a:	3e f4       	brtc	.+14     	; 0x27aa <__divmodhi4_exit>

0000279c <__divmodhi4_neg1>:
    279c:	90 95       	com	r25
    279e:	81 95       	neg	r24
    27a0:	9f 4f       	sbci	r25, 0xFF	; 255
    27a2:	08 95       	ret

000027a4 <__divmodhi4_neg2>:
    27a4:	70 95       	com	r23
    27a6:	61 95       	neg	r22
    27a8:	7f 4f       	sbci	r23, 0xFF	; 255

000027aa <__divmodhi4_exit>:
    27aa:	08 95       	ret

000027ac <__udivmodsi4>:
    27ac:	a1 e2       	ldi	r26, 0x21	; 33
    27ae:	1a 2e       	mov	r1, r26
    27b0:	aa 1b       	sub	r26, r26
    27b2:	bb 1b       	sub	r27, r27
    27b4:	fd 01       	movw	r30, r26
    27b6:	0d c0       	rjmp	.+26     	; 0x27d2 <__udivmodsi4_ep>

000027b8 <__udivmodsi4_loop>:
    27b8:	aa 1f       	adc	r26, r26
    27ba:	bb 1f       	adc	r27, r27
    27bc:	ee 1f       	adc	r30, r30
    27be:	ff 1f       	adc	r31, r31
    27c0:	a2 17       	cp	r26, r18
    27c2:	b3 07       	cpc	r27, r19
    27c4:	e4 07       	cpc	r30, r20
    27c6:	f5 07       	cpc	r31, r21
    27c8:	20 f0       	brcs	.+8      	; 0x27d2 <__udivmodsi4_ep>
    27ca:	a2 1b       	sub	r26, r18
    27cc:	b3 0b       	sbc	r27, r19
    27ce:	e4 0b       	sbc	r30, r20
    27d0:	f5 0b       	sbc	r31, r21

000027d2 <__udivmodsi4_ep>:
    27d2:	66 1f       	adc	r22, r22
    27d4:	77 1f       	adc	r23, r23
    27d6:	88 1f       	adc	r24, r24
    27d8:	99 1f       	adc	r25, r25
    27da:	1a 94       	dec	r1
    27dc:	69 f7       	brne	.-38     	; 0x27b8 <__udivmodsi4_loop>
    27de:	60 95       	com	r22
    27e0:	70 95       	com	r23
    27e2:	80 95       	com	r24
    27e4:	90 95       	com	r25
    27e6:	9b 01       	movw	r18, r22
    27e8:	ac 01       	movw	r20, r24
    27ea:	bd 01       	movw	r22, r26
    27ec:	cf 01       	movw	r24, r30
    27ee:	08 95       	ret

000027f0 <__divmodsi4>:
    27f0:	05 2e       	mov	r0, r21
    27f2:	97 fb       	bst	r25, 7
    27f4:	1e f4       	brtc	.+6      	; 0x27fc <__divmodsi4+0xc>
    27f6:	00 94       	com	r0
    27f8:	0e 94 0f 14 	call	0x281e	; 0x281e <__negsi2>
    27fc:	57 fd       	sbrc	r21, 7
    27fe:	07 d0       	rcall	.+14     	; 0x280e <__divmodsi4_neg2>
    2800:	0e 94 d6 13 	call	0x27ac	; 0x27ac <__udivmodsi4>
    2804:	07 fc       	sbrc	r0, 7
    2806:	03 d0       	rcall	.+6      	; 0x280e <__divmodsi4_neg2>
    2808:	4e f4       	brtc	.+18     	; 0x281c <__divmodsi4_exit>
    280a:	0c 94 0f 14 	jmp	0x281e	; 0x281e <__negsi2>

0000280e <__divmodsi4_neg2>:
    280e:	50 95       	com	r21
    2810:	40 95       	com	r20
    2812:	30 95       	com	r19
    2814:	21 95       	neg	r18
    2816:	3f 4f       	sbci	r19, 0xFF	; 255
    2818:	4f 4f       	sbci	r20, 0xFF	; 255
    281a:	5f 4f       	sbci	r21, 0xFF	; 255

0000281c <__divmodsi4_exit>:
    281c:	08 95       	ret

0000281e <__negsi2>:
    281e:	90 95       	com	r25
    2820:	80 95       	com	r24
    2822:	70 95       	com	r23
    2824:	61 95       	neg	r22
    2826:	7f 4f       	sbci	r23, 0xFF	; 255
    2828:	8f 4f       	sbci	r24, 0xFF	; 255
    282a:	9f 4f       	sbci	r25, 0xFF	; 255
    282c:	08 95       	ret

0000282e <__umulhisi3>:
    282e:	a2 9f       	mul	r26, r18
    2830:	b0 01       	movw	r22, r0
    2832:	b3 9f       	mul	r27, r19
    2834:	c0 01       	movw	r24, r0
    2836:	a3 9f       	mul	r26, r19
    2838:	70 0d       	add	r23, r0
    283a:	81 1d       	adc	r24, r1
    283c:	11 24       	eor	r1, r1
    283e:	91 1d       	adc	r25, r1
    2840:	b2 9f       	mul	r27, r18
    2842:	70 0d       	add	r23, r0
    2844:	81 1d       	adc	r24, r1
    2846:	11 24       	eor	r1, r1
    2848:	91 1d       	adc	r25, r1
    284a:	08 95       	ret

0000284c <__muluhisi3>:
    284c:	0e 94 17 14 	call	0x282e	; 0x282e <__umulhisi3>
    2850:	a5 9f       	mul	r26, r21
    2852:	90 0d       	add	r25, r0
    2854:	b4 9f       	mul	r27, r20
    2856:	90 0d       	add	r25, r0
    2858:	a4 9f       	mul	r26, r20
    285a:	80 0d       	add	r24, r0
    285c:	91 1d       	adc	r25, r1
    285e:	11 24       	eor	r1, r1
    2860:	08 95       	ret

00002862 <memcpy>:
    2862:	fb 01       	movw	r30, r22
    2864:	dc 01       	movw	r26, r24
    2866:	02 c0       	rjmp	.+4      	; 0x286c <memcpy+0xa>
    2868:	01 90       	ld	r0, Z+
    286a:	0d 92       	st	X+, r0
    286c:	41 50       	subi	r20, 0x01	; 1
    286e:	50 40       	sbci	r21, 0x00	; 0
    2870:	d8 f7       	brcc	.-10     	; 0x2868 <memcpy+0x6>
    2872:	08 95       	ret

00002874 <strlen>:
    2874:	fc 01       	movw	r30, r24
    2876:	01 90       	ld	r0, Z+
    2878:	00 20       	and	r0, r0
    287a:	e9 f7       	brne	.-6      	; 0x2876 <strlen+0x2>
    287c:	80 95       	com	r24
    287e:	90 95       	com	r25
    2880:	8e 0f       	add	r24, r30
    2882:	9f 1f       	adc	r25, r31
    2884:	08 95       	ret

00002886 <_exit>:
    2886:	f8 94       	cli

00002888 <__stop_program>:
    2888:	ff cf       	rjmp	.-2      	; 0x2888 <__stop_program>
