CKID0001:@|S:u_pll_pix2byte_RGB888_1lane.PLLInst_0@|E:u_LP_HS_DELAY_CNTRL.data_dly\[54\]\.hold_data_CF5[5]@|F:@syn_sample_clock_path==CKID0001@|M:ClockId0001 
CKID0002:@|S:u_DPHY_TX_INST.u_oDDRx4.Inst3_CLKDIVC@|E:u_DPHY_TX_INST.u_oDDRx4.FF_0@|F:@syn_sample_clock_path==CKID0002@|M:ClockId0002 
CKID0003:@|S:PIXCLK@|E:LCD_Power_Controller_lcd_1v8_enio@|F:@syn_sample_clock_path==CKID0003@|M:ClockId0003 
