# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"tb_module_counter_test_time_synth.v" \
"../../../../../learn_counter_2.srcs/sim_1/new/tb_module_counter_test.v" \

# Do not sort compile order
nosort
