INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Project/pipeline/pipeline.srcs/sources_1/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Project/pipeline/pipeline.srcs/sources_1/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Project/pipeline/pipeline.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Project/pipeline/pipeline.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Project/pipeline/pipeline.srcs/sources_1/new/aludecode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludecode
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Project/pipeline/pipeline.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Project/pipeline/pipeline.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Project/pipeline/pipeline.srcs/sources_1/new/cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Project/pipeline/pipeline.srcs/sources_1/new/flipenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flipenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Project/pipeline/pipeline.srcs/sources_1/new/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Project/pipeline/pipeline.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Project/pipeline/pipeline.srcs/sources_1/new/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Project/pipeline/pipeline.srcs/sources_1/new/path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module path
INFO: [VRFC 10-2458] undeclared symbol func, assumed default net type wire [D:/Vivado/Project/pipeline/pipeline.srcs/sources_1/new/path.v:151]
INFO: [VRFC 10-2458] undeclared symbol rd1E, assumed default net type wire [D:/Vivado/Project/pipeline/pipeline.srcs/sources_1/new/path.v:171]
INFO: [VRFC 10-2458] undeclared symbol rd2E, assumed default net type wire [D:/Vivado/Project/pipeline/pipeline.srcs/sources_1/new/path.v:180]
INFO: [VRFC 10-2458] undeclared symbol rd2EE, assumed default net type wire [D:/Vivado/Project/pipeline/pipeline.srcs/sources_1/new/path.v:232]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Project/pipeline/pipeline.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Project/pipeline/pipeline.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Project/pipeline/pipeline.srcs/sources_1/new/signextend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signextend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Project/pipeline/pipeline.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Project/pipeline/pipeline.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
