Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_14 -L c_reg_fd_v12_0_10 -L xbip_dsp48_wrapper_v3_0_7 -L xbip_pipe_v3_0_10 -L c_addsub_v12_0_20 -L c_counter_binary_v12_0_21 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot NextVideoTB_behav xil_defaultlib.NextVideoTB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2996] 'ModClk' is not found for implicit .* port connection [H:/Vivado/NextVideo/NextVideo.srcs/sim_1/new/NextVideoTB.sv:68]
ERROR: [VRFC 10-8530] module 'count_extender(WIDTH=10)' is ignored due to previous errors [H:/Vivado/NextVideo/NextVideo.srcs/sources_1/new/count_extender.sv:22]
ERROR: [VRFC 10-8530] module 'counter(WIDTH=2)' is ignored due to previous errors [H:/Vivado/NextVideo/NextVideo.srcs/sources_1/new/counter.sv:22]
ERROR: [VRFC 10-8530] module 'MMCME2_ADV(CLKFBOUT_MULT_F=19.125,CLKIN1_PERIOD=20.0,CLKOUT0_DIVIDE_F=106.25)' is ignored due to previous errors [/proj/xbuilds/SWIP/2025.1_0521_0003/installs/lin64/2025.1/data/verilog/src/unisims/MMCME2_ADV.v:123]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
