Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date              : Tue Feb 16 00:27:12 2021
| Host              : MOONCELL running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file CNN_imp_wrapper_timing_summary_routed.rpt -pb CNN_imp_wrapper_timing_summary_routed.pb -rpx CNN_imp_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : CNN_imp_wrapper
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.29 08-03-2020
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.366        0.000                      0                66363        0.011        0.000                      0                66363        3.500        0.000                       0                 13131  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
clk_pl_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0            4.366        0.000                      0                66363        0.011        0.000                      0                66363        3.500        0.000                       0                 13131  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        4.366ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.366ns  (required time - arrival time)
  Source:                 CNN_imp_i/mlp_0/inst/weights_1_V_U/mlp_weights_1_V_ram_U/ram13_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U71/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/DSP_A_B_DATA_INST/A[8]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.937ns  (logic 2.347ns (47.539%)  route 2.590ns (52.461%))
  Logic Levels:           6  (LUT3=1 RAMB36E2=5)
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.702ns = ( 11.702 - 10.000 ) 
    Source Clock Delay      (SCD):    2.072ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.865ns (routing 0.638ns, distribution 1.227ns)
  Clock Net Delay (Destination): 1.535ns (routing 0.576ns, distribution 0.959ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  CNN_imp_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    CNN_imp_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  CNN_imp_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13903, routed)       1.865     2.072    CNN_imp_i/mlp_0/inst/weights_1_V_U/mlp_weights_1_V_ram_U/ap_clk
    RAMB36_X0Y9          RAMB36E2                                     r  CNN_imp_i/mlp_0/inst/weights_1_V_U/mlp_weights_1_V_ram_U/ram13_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_CASDOUTB[0])
                                                      1.263     3.335 r  CNN_imp_i/mlp_0/inst/weights_1_V_U/mlp_weights_1_V_ram_U/ram13_reg_bram_0/CASDOUTB[0]
                         net (fo=1, routed)           0.031     3.366    CNN_imp_i/mlp_0/inst/weights_1_V_U/mlp_weights_1_V_ram_U/ram13_reg_bram_0_n_72
    RAMB36_X0Y10         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[0]_CASDOUTB[0])
                                                      0.220     3.586 r  CNN_imp_i/mlp_0/inst/weights_1_V_U/mlp_weights_1_V_ram_U/ram13_reg_bram_1/CASDOUTB[0]
                         net (fo=1, routed)           0.031     3.617    CNN_imp_i/mlp_0/inst/weights_1_V_U/mlp_weights_1_V_ram_U/ram13_reg_bram_1_n_72
    RAMB36_X0Y11         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[0]_CASDOUTB[0])
                                                      0.220     3.837 r  CNN_imp_i/mlp_0/inst/weights_1_V_U/mlp_weights_1_V_ram_U/ram13_reg_bram_2/CASDOUTB[0]
                         net (fo=1, routed)           0.031     3.868    CNN_imp_i/mlp_0/inst/weights_1_V_U/mlp_weights_1_V_ram_U/ram13_reg_bram_2_n_72
    RAMB36_X0Y12         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[0]_CASDOUTB[0])
                                                      0.220     4.088 r  CNN_imp_i/mlp_0/inst/weights_1_V_U/mlp_weights_1_V_ram_U/ram13_reg_bram_3/CASDOUTB[0]
                         net (fo=1, routed)           0.031     4.119    CNN_imp_i/mlp_0/inst/weights_1_V_U/mlp_weights_1_V_ram_U/ram13_reg_bram_3_n_72
    RAMB36_X0Y13         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[0]_CASDOUTB[0])
                                                      0.220     4.339 r  CNN_imp_i/mlp_0/inst/weights_1_V_U/mlp_weights_1_V_ram_U/ram13_reg_bram_4/CASDOUTB[0]
                         net (fo=1, routed)           0.031     4.370    CNN_imp_i/mlp_0/inst/weights_1_V_U/mlp_weights_1_V_ram_U/ram13_reg_bram_4_n_72
    RAMB36_X0Y14         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[0]_DOUTBDOUT[0])
                                                      0.120     4.490 r  CNN_imp_i/mlp_0/inst/weights_1_V_U/mlp_weights_1_V_ram_U/ram13_reg_bram_5/DOUTBDOUT[0]
                         net (fo=4, routed)           2.100     6.590    CNN_imp_i/mlp_0/inst/weights_1_V_U/mlp_weights_1_V_ram_U/q14[0]
    SLICE_X19Y85         LUT3 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.084     6.674 r  CNN_imp_i/mlp_0/inst/weights_1_V_U/mlp_weights_1_V_ram_U/p_reg_reg_i_5__0/O
                         net (fo=3, routed)           0.335     7.009    CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U71/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/A[8]
    DSP48E2_X1Y36        DSP_A_B_DATA                                 r  CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U71/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/DSP_A_B_DATA_INST/A[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  CNN_imp_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    CNN_imp_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  CNN_imp_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13903, routed)       1.535    11.702    CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U71/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/CLK
    DSP48E2_X1Y36        DSP_A_B_DATA                                 r  CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U71/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.107    11.809    
                         clock uncertainty           -0.130    11.679    
    DSP48E2_X1Y36        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[8])
                                                     -0.304    11.375    CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U71/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                         11.375    
                         arrival time                          -7.009    
  -------------------------------------------------------------------
                         slack                                  4.366    

Slack (MET) :             4.412ns  (required time - arrival time)
  Source:                 CNN_imp_i/mlp_0/inst/ap_CS_fsm_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNN_imp_i/mlp_0/inst/weights_1_V_U/mlp_weights_1_V_ram_U/ram1_reg_bram_2/ENARDEN
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.987ns  (logic 0.908ns (18.207%)  route 4.079ns (81.793%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.739ns = ( 11.739 - 10.000 ) 
    Source Clock Delay      (SCD):    1.956ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.749ns (routing 0.638ns, distribution 1.111ns)
  Clock Net Delay (Destination): 1.572ns (routing 0.576ns, distribution 0.996ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  CNN_imp_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    CNN_imp_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  CNN_imp_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13903, routed)       1.749     1.956    CNN_imp_i/mlp_0/inst/ap_clk
    SLICE_X18Y85         FDRE                                         r  CNN_imp_i/mlp_0/inst/ap_CS_fsm_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y85         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     2.052 r  CNN_imp_i/mlp_0/inst/ap_CS_fsm_reg[48]/Q
                         net (fo=64, routed)          0.781     2.833    CNN_imp_i/mlp_0/inst/grp_axi_transfer_fu_4024/ap_CS_fsm_reg[172]_0[46]
    SLICE_X11Y86         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     2.981 f  CNN_imp_i/mlp_0/inst/grp_axi_transfer_fu_4024/loop_read_reg_138[0]_i_7/O
                         net (fo=1, routed)           0.102     3.083    CNN_imp_i/mlp_0/inst/grp_axi_transfer_fu_4024/loop_read_reg_138[0]_i_7_n_5
    SLICE_X11Y88         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.098     3.181 f  CNN_imp_i/mlp_0/inst/grp_axi_transfer_fu_4024/loop_read_reg_138[0]_i_3/O
                         net (fo=18, routed)          0.172     3.353    CNN_imp_i/mlp_0/inst/grp_axi_transfer_fu_4024/ap_CS_fsm_reg[9]_0
    SLICE_X11Y92         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.040     3.393 r  CNN_imp_i/mlp_0/inst/grp_axi_transfer_fu_4024/ap_CS_fsm[174]_i_3/O
                         net (fo=55, routed)          0.305     3.698    CNN_imp_i/mlp_0/inst/grp_axi_transfer_fu_4024/ap_CS_fsm[174]_i_3_n_5
    SLICE_X9Y88          LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.120     3.818 f  CNN_imp_i/mlp_0/inst/grp_axi_transfer_fu_4024/ram0_reg_bram_0_i_86/O
                         net (fo=16, routed)          0.525     4.343    CNN_imp_i/mlp_0/inst/grp_axi_transfer_fu_4024/icmp_ln54_reg_13897_reg[0]
    SLICE_X13Y85         LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.100     4.443 r  CNN_imp_i/mlp_0/inst/grp_axi_transfer_fu_4024/ram0_reg_bram_1_i_2/O
                         net (fo=95, routed)          1.070     5.513    CNN_imp_i/mlp_0/inst/weights_1_V_U/weights_1_V_ce0
    SLICE_X18Y34         LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.164     5.677 r  CNN_imp_i/mlp_0/inst/weights_1_V_U/ram1_reg_bram_2_i_1/O
                         net (fo=5, routed)           0.184     5.861    CNN_imp_i/mlp_0/inst/weights_1_V_U/mlp_weights_1_V_ram_U/ram1_reg_bram_2_0[0]
    SLICE_X18Y34         LUT2 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.142     6.003 r  CNN_imp_i/mlp_0/inst/weights_1_V_U/mlp_weights_1_V_ram_U/ram1_reg_bram_2_ENARDEN_cooolgate_en_gate_121/O
                         net (fo=1, routed)           0.940     6.943    CNN_imp_i/mlp_0/inst/weights_1_V_U/mlp_weights_1_V_ram_U/ram1_reg_bram_2_ENARDEN_cooolgate_en_sig_61
    RAMB36_X1Y2          RAMB36E2                                     r  CNN_imp_i/mlp_0/inst/weights_1_V_U/mlp_weights_1_V_ram_U/ram1_reg_bram_2/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  CNN_imp_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    CNN_imp_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  CNN_imp_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13903, routed)       1.572    11.739    CNN_imp_i/mlp_0/inst/weights_1_V_U/mlp_weights_1_V_ram_U/ap_clk
    RAMB36_X1Y2          RAMB36E2                                     r  CNN_imp_i/mlp_0/inst/weights_1_V_U/mlp_weights_1_V_ram_U/ram1_reg_bram_2/CLKARDCLK
                         clock pessimism              0.107    11.846    
                         clock uncertainty           -0.130    11.716    
    RAMB36_X1Y2          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ENARDEN)
                                                     -0.361    11.355    CNN_imp_i/mlp_0/inst/weights_1_V_U/mlp_weights_1_V_ram_U/ram1_reg_bram_2
  -------------------------------------------------------------------
                         required time                         11.355    
                         arrival time                          -6.943    
  -------------------------------------------------------------------
                         slack                                  4.412    

Slack (MET) :             4.469ns  (required time - arrival time)
  Source:                 CNN_imp_i/mlp_0/inst/ap_CS_fsm_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNN_imp_i/mlp_0/inst/weights_1_V_U/mlp_weights_1_V_ram_U/ram3_reg_bram_2/ENARDEN
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.918ns  (logic 0.855ns (17.385%)  route 4.063ns (82.615%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.727ns = ( 11.727 - 10.000 ) 
    Source Clock Delay      (SCD):    1.956ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.749ns (routing 0.638ns, distribution 1.111ns)
  Clock Net Delay (Destination): 1.560ns (routing 0.576ns, distribution 0.984ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  CNN_imp_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    CNN_imp_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  CNN_imp_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13903, routed)       1.749     1.956    CNN_imp_i/mlp_0/inst/ap_clk
    SLICE_X18Y85         FDRE                                         r  CNN_imp_i/mlp_0/inst/ap_CS_fsm_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y85         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     2.052 r  CNN_imp_i/mlp_0/inst/ap_CS_fsm_reg[48]/Q
                         net (fo=64, routed)          0.781     2.833    CNN_imp_i/mlp_0/inst/grp_axi_transfer_fu_4024/ap_CS_fsm_reg[172]_0[46]
    SLICE_X11Y86         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     2.981 f  CNN_imp_i/mlp_0/inst/grp_axi_transfer_fu_4024/loop_read_reg_138[0]_i_7/O
                         net (fo=1, routed)           0.102     3.083    CNN_imp_i/mlp_0/inst/grp_axi_transfer_fu_4024/loop_read_reg_138[0]_i_7_n_5
    SLICE_X11Y88         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.098     3.181 f  CNN_imp_i/mlp_0/inst/grp_axi_transfer_fu_4024/loop_read_reg_138[0]_i_3/O
                         net (fo=18, routed)          0.172     3.353    CNN_imp_i/mlp_0/inst/grp_axi_transfer_fu_4024/ap_CS_fsm_reg[9]_0
    SLICE_X11Y92         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.040     3.393 r  CNN_imp_i/mlp_0/inst/grp_axi_transfer_fu_4024/ap_CS_fsm[174]_i_3/O
                         net (fo=55, routed)          0.305     3.698    CNN_imp_i/mlp_0/inst/grp_axi_transfer_fu_4024/ap_CS_fsm[174]_i_3_n_5
    SLICE_X9Y88          LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.120     3.818 f  CNN_imp_i/mlp_0/inst/grp_axi_transfer_fu_4024/ram0_reg_bram_0_i_86/O
                         net (fo=16, routed)          0.525     4.343    CNN_imp_i/mlp_0/inst/grp_axi_transfer_fu_4024/icmp_ln54_reg_13897_reg[0]
    SLICE_X13Y85         LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.100     4.443 r  CNN_imp_i/mlp_0/inst/grp_axi_transfer_fu_4024/ram0_reg_bram_1_i_2/O
                         net (fo=95, routed)          1.071     5.514    CNN_imp_i/mlp_0/inst/weights_1_V_U/weights_1_V_ce0
    SLICE_X18Y34         LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.168     5.682 r  CNN_imp_i/mlp_0/inst/weights_1_V_U/ram3_reg_bram_2_i_1/O
                         net (fo=5, routed)           0.198     5.880    CNN_imp_i/mlp_0/inst/weights_1_V_U/mlp_weights_1_V_ram_U/ram3_reg_bram_2_0[0]
    SLICE_X18Y34         LUT2 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.085     5.965 r  CNN_imp_i/mlp_0/inst/weights_1_V_U/mlp_weights_1_V_ram_U/ram3_reg_bram_2_ENARDEN_cooolgate_en_gate_145/O
                         net (fo=1, routed)           0.909     6.874    CNN_imp_i/mlp_0/inst/weights_1_V_U/mlp_weights_1_V_ram_U/ram3_reg_bram_2_ENARDEN_cooolgate_en_sig_73
    RAMB36_X0Y5          RAMB36E2                                     r  CNN_imp_i/mlp_0/inst/weights_1_V_U/mlp_weights_1_V_ram_U/ram3_reg_bram_2/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  CNN_imp_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    CNN_imp_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  CNN_imp_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13903, routed)       1.560    11.727    CNN_imp_i/mlp_0/inst/weights_1_V_U/mlp_weights_1_V_ram_U/ap_clk
    RAMB36_X0Y5          RAMB36E2                                     r  CNN_imp_i/mlp_0/inst/weights_1_V_U/mlp_weights_1_V_ram_U/ram3_reg_bram_2/CLKARDCLK
                         clock pessimism              0.107    11.834    
                         clock uncertainty           -0.130    11.704    
    RAMB36_X0Y5          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ENARDEN)
                                                     -0.361    11.343    CNN_imp_i/mlp_0/inst/weights_1_V_U/mlp_weights_1_V_ram_U/ram3_reg_bram_2
  -------------------------------------------------------------------
                         required time                         11.343    
                         arrival time                          -6.874    
  -------------------------------------------------------------------
                         slack                                  4.469    

Slack (MET) :             4.529ns  (required time - arrival time)
  Source:                 CNN_imp_i/mlp_0/inst/ap_CS_fsm_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNN_imp_i/mlp_0/inst/weights_1_V_U/mlp_weights_1_V_ram_U/ram6_reg_bram_0/ENARDEN
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.984ns  (logic 0.818ns (16.413%)  route 4.166ns (83.587%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.853ns = ( 11.853 - 10.000 ) 
    Source Clock Delay      (SCD):    1.956ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.749ns (routing 0.638ns, distribution 1.111ns)
  Clock Net Delay (Destination): 1.686ns (routing 0.576ns, distribution 1.110ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  CNN_imp_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    CNN_imp_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  CNN_imp_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13903, routed)       1.749     1.956    CNN_imp_i/mlp_0/inst/ap_clk
    SLICE_X18Y85         FDRE                                         r  CNN_imp_i/mlp_0/inst/ap_CS_fsm_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y85         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     2.052 r  CNN_imp_i/mlp_0/inst/ap_CS_fsm_reg[48]/Q
                         net (fo=64, routed)          0.781     2.833    CNN_imp_i/mlp_0/inst/grp_axi_transfer_fu_4024/ap_CS_fsm_reg[172]_0[46]
    SLICE_X11Y86         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     2.981 f  CNN_imp_i/mlp_0/inst/grp_axi_transfer_fu_4024/loop_read_reg_138[0]_i_7/O
                         net (fo=1, routed)           0.102     3.083    CNN_imp_i/mlp_0/inst/grp_axi_transfer_fu_4024/loop_read_reg_138[0]_i_7_n_5
    SLICE_X11Y88         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.098     3.181 f  CNN_imp_i/mlp_0/inst/grp_axi_transfer_fu_4024/loop_read_reg_138[0]_i_3/O
                         net (fo=18, routed)          0.172     3.353    CNN_imp_i/mlp_0/inst/grp_axi_transfer_fu_4024/ap_CS_fsm_reg[9]_0
    SLICE_X11Y92         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.040     3.393 r  CNN_imp_i/mlp_0/inst/grp_axi_transfer_fu_4024/ap_CS_fsm[174]_i_3/O
                         net (fo=55, routed)          0.305     3.698    CNN_imp_i/mlp_0/inst/grp_axi_transfer_fu_4024/ap_CS_fsm[174]_i_3_n_5
    SLICE_X9Y88          LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.120     3.818 f  CNN_imp_i/mlp_0/inst/grp_axi_transfer_fu_4024/ram0_reg_bram_0_i_86/O
                         net (fo=16, routed)          0.525     4.343    CNN_imp_i/mlp_0/inst/grp_axi_transfer_fu_4024/icmp_ln54_reg_13897_reg[0]
    SLICE_X13Y85         LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.100     4.443 r  CNN_imp_i/mlp_0/inst/grp_axi_transfer_fu_4024/ram0_reg_bram_1_i_2/O
                         net (fo=95, routed)          0.999     5.442    CNN_imp_i/mlp_0/inst/weights_1_V_U/weights_1_V_ce0
    SLICE_X15Y42         LUT4 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.080     5.522 r  CNN_imp_i/mlp_0/inst/weights_1_V_U/ram6_reg_bram_0_i_1/O
                         net (fo=5, routed)           0.293     5.815    CNN_imp_i/mlp_0/inst/weights_1_V_U/mlp_weights_1_V_ram_U/ram6_reg_bram_0_0[0]
    SLICE_X15Y42         LUT2 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.136     5.951 r  CNN_imp_i/mlp_0/inst/weights_1_V_U/mlp_weights_1_V_ram_U/ram6_reg_bram_0_ENARDEN_cooolgate_en_gate_177/O
                         net (fo=1, routed)           0.989     6.940    CNN_imp_i/mlp_0/inst/weights_1_V_U/mlp_weights_1_V_ram_U/ram6_reg_bram_0_ENARDEN_cooolgate_en_sig_89
    RAMB36_X4Y4          RAMB36E2                                     r  CNN_imp_i/mlp_0/inst/weights_1_V_U/mlp_weights_1_V_ram_U/ram6_reg_bram_0/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  CNN_imp_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    CNN_imp_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  CNN_imp_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13903, routed)       1.686    11.853    CNN_imp_i/mlp_0/inst/weights_1_V_U/mlp_weights_1_V_ram_U/ap_clk
    RAMB36_X4Y4          RAMB36E2                                     r  CNN_imp_i/mlp_0/inst/weights_1_V_U/mlp_weights_1_V_ram_U/ram6_reg_bram_0/CLKARDCLK
                         clock pessimism              0.107    11.960    
                         clock uncertainty           -0.130    11.830    
    RAMB36_X4Y4          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ENARDEN)
                                                     -0.361    11.469    CNN_imp_i/mlp_0/inst/weights_1_V_U/mlp_weights_1_V_ram_U/ram6_reg_bram_0
  -------------------------------------------------------------------
                         required time                         11.469    
                         arrival time                          -6.940    
  -------------------------------------------------------------------
                         slack                                  4.529    

Slack (MET) :             4.538ns  (required time - arrival time)
  Source:                 CNN_imp_i/mlp_0/inst/ap_CS_fsm_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNN_imp_i/mlp_0/inst/weights_1_V_U/mlp_weights_1_V_ram_U/ram14_reg_bram_1/ENARDEN
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.036ns  (logic 0.822ns (16.322%)  route 4.214ns (83.678%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.914ns = ( 11.914 - 10.000 ) 
    Source Clock Delay      (SCD):    1.956ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.749ns (routing 0.638ns, distribution 1.111ns)
  Clock Net Delay (Destination): 1.747ns (routing 0.576ns, distribution 1.171ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  CNN_imp_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    CNN_imp_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  CNN_imp_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13903, routed)       1.749     1.956    CNN_imp_i/mlp_0/inst/ap_clk
    SLICE_X18Y85         FDRE                                         r  CNN_imp_i/mlp_0/inst/ap_CS_fsm_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y85         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     2.052 r  CNN_imp_i/mlp_0/inst/ap_CS_fsm_reg[48]/Q
                         net (fo=64, routed)          0.781     2.833    CNN_imp_i/mlp_0/inst/grp_axi_transfer_fu_4024/ap_CS_fsm_reg[172]_0[46]
    SLICE_X11Y86         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     2.981 f  CNN_imp_i/mlp_0/inst/grp_axi_transfer_fu_4024/loop_read_reg_138[0]_i_7/O
                         net (fo=1, routed)           0.102     3.083    CNN_imp_i/mlp_0/inst/grp_axi_transfer_fu_4024/loop_read_reg_138[0]_i_7_n_5
    SLICE_X11Y88         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.098     3.181 f  CNN_imp_i/mlp_0/inst/grp_axi_transfer_fu_4024/loop_read_reg_138[0]_i_3/O
                         net (fo=18, routed)          0.172     3.353    CNN_imp_i/mlp_0/inst/grp_axi_transfer_fu_4024/ap_CS_fsm_reg[9]_0
    SLICE_X11Y92         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.040     3.393 r  CNN_imp_i/mlp_0/inst/grp_axi_transfer_fu_4024/ap_CS_fsm[174]_i_3/O
                         net (fo=55, routed)          0.305     3.698    CNN_imp_i/mlp_0/inst/grp_axi_transfer_fu_4024/ap_CS_fsm[174]_i_3_n_5
    SLICE_X9Y88          LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.120     3.818 f  CNN_imp_i/mlp_0/inst/grp_axi_transfer_fu_4024/ram0_reg_bram_0_i_86/O
                         net (fo=16, routed)          0.525     4.343    CNN_imp_i/mlp_0/inst/grp_axi_transfer_fu_4024/icmp_ln54_reg_13897_reg[0]
    SLICE_X13Y85         LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.100     4.443 r  CNN_imp_i/mlp_0/inst/grp_axi_transfer_fu_4024/ram0_reg_bram_1_i_2/O
                         net (fo=95, routed)          1.112     5.555    CNN_imp_i/mlp_0/inst/weights_1_V_U/weights_1_V_ce0
    SLICE_X15Y47         LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.135     5.690 r  CNN_imp_i/mlp_0/inst/weights_1_V_U/ram14_reg_bram_1_i_1/O
                         net (fo=5, routed)           0.198     5.888    CNN_imp_i/mlp_0/inst/weights_1_V_U/mlp_weights_1_V_ram_U/ram14_reg_bram_1_0[0]
    SLICE_X15Y47         LUT2 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.085     5.973 r  CNN_imp_i/mlp_0/inst/weights_1_V_U/mlp_weights_1_V_ram_U/ram14_reg_bram_1_ENARDEN_cooolgate_en_gate_107/O
                         net (fo=1, routed)           1.019     6.992    CNN_imp_i/mlp_0/inst/weights_1_V_U/mlp_weights_1_V_ram_U/ram14_reg_bram_1_ENARDEN_cooolgate_en_sig_54
    RAMB36_X5Y9          RAMB36E2                                     r  CNN_imp_i/mlp_0/inst/weights_1_V_U/mlp_weights_1_V_ram_U/ram14_reg_bram_1/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  CNN_imp_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    CNN_imp_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  CNN_imp_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13903, routed)       1.747    11.914    CNN_imp_i/mlp_0/inst/weights_1_V_U/mlp_weights_1_V_ram_U/ap_clk
    RAMB36_X5Y9          RAMB36E2                                     r  CNN_imp_i/mlp_0/inst/weights_1_V_U/mlp_weights_1_V_ram_U/ram14_reg_bram_1/CLKARDCLK
                         clock pessimism              0.107    12.021    
                         clock uncertainty           -0.130    11.891    
    RAMB36_X5Y9          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ENARDEN)
                                                     -0.361    11.530    CNN_imp_i/mlp_0/inst/weights_1_V_U/mlp_weights_1_V_ram_U/ram14_reg_bram_1
  -------------------------------------------------------------------
                         required time                         11.530    
                         arrival time                          -6.992    
  -------------------------------------------------------------------
                         slack                                  4.538    

Slack (MET) :             4.540ns  (required time - arrival time)
  Source:                 CNN_imp_i/mlp_0/inst/weights_1_V_U/mlp_weights_1_V_ram_U/ram13_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U7/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/DSP_A_B_DATA_INST/A[8]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.777ns  (logic 2.347ns (49.131%)  route 2.430ns (50.869%))
  Logic Levels:           6  (LUT3=1 RAMB36E2=5)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.716ns = ( 11.716 - 10.000 ) 
    Source Clock Delay      (SCD):    2.072ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.865ns (routing 0.638ns, distribution 1.227ns)
  Clock Net Delay (Destination): 1.549ns (routing 0.576ns, distribution 0.973ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  CNN_imp_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    CNN_imp_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  CNN_imp_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13903, routed)       1.865     2.072    CNN_imp_i/mlp_0/inst/weights_1_V_U/mlp_weights_1_V_ram_U/ap_clk
    RAMB36_X0Y9          RAMB36E2                                     r  CNN_imp_i/mlp_0/inst/weights_1_V_U/mlp_weights_1_V_ram_U/ram13_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_CASDOUTB[0])
                                                      1.263     3.335 r  CNN_imp_i/mlp_0/inst/weights_1_V_U/mlp_weights_1_V_ram_U/ram13_reg_bram_0/CASDOUTB[0]
                         net (fo=1, routed)           0.031     3.366    CNN_imp_i/mlp_0/inst/weights_1_V_U/mlp_weights_1_V_ram_U/ram13_reg_bram_0_n_72
    RAMB36_X0Y10         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[0]_CASDOUTB[0])
                                                      0.220     3.586 r  CNN_imp_i/mlp_0/inst/weights_1_V_U/mlp_weights_1_V_ram_U/ram13_reg_bram_1/CASDOUTB[0]
                         net (fo=1, routed)           0.031     3.617    CNN_imp_i/mlp_0/inst/weights_1_V_U/mlp_weights_1_V_ram_U/ram13_reg_bram_1_n_72
    RAMB36_X0Y11         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[0]_CASDOUTB[0])
                                                      0.220     3.837 r  CNN_imp_i/mlp_0/inst/weights_1_V_U/mlp_weights_1_V_ram_U/ram13_reg_bram_2/CASDOUTB[0]
                         net (fo=1, routed)           0.031     3.868    CNN_imp_i/mlp_0/inst/weights_1_V_U/mlp_weights_1_V_ram_U/ram13_reg_bram_2_n_72
    RAMB36_X0Y12         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[0]_CASDOUTB[0])
                                                      0.220     4.088 r  CNN_imp_i/mlp_0/inst/weights_1_V_U/mlp_weights_1_V_ram_U/ram13_reg_bram_3/CASDOUTB[0]
                         net (fo=1, routed)           0.031     4.119    CNN_imp_i/mlp_0/inst/weights_1_V_U/mlp_weights_1_V_ram_U/ram13_reg_bram_3_n_72
    RAMB36_X0Y13         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[0]_CASDOUTB[0])
                                                      0.220     4.339 r  CNN_imp_i/mlp_0/inst/weights_1_V_U/mlp_weights_1_V_ram_U/ram13_reg_bram_4/CASDOUTB[0]
                         net (fo=1, routed)           0.031     4.370    CNN_imp_i/mlp_0/inst/weights_1_V_U/mlp_weights_1_V_ram_U/ram13_reg_bram_4_n_72
    RAMB36_X0Y14         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[0]_DOUTBDOUT[0])
                                                      0.120     4.490 r  CNN_imp_i/mlp_0/inst/weights_1_V_U/mlp_weights_1_V_ram_U/ram13_reg_bram_5/DOUTBDOUT[0]
                         net (fo=4, routed)           2.100     6.590    CNN_imp_i/mlp_0/inst/weights_1_V_U/mlp_weights_1_V_ram_U/q14[0]
    SLICE_X19Y85         LUT3 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.084     6.674 r  CNN_imp_i/mlp_0/inst/weights_1_V_U/mlp_weights_1_V_ram_U/p_reg_reg_i_5__0/O
                         net (fo=3, routed)           0.175     6.849    CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U7/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/A[8]
    DSP48E2_X1Y34        DSP_A_B_DATA                                 r  CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U7/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/DSP_A_B_DATA_INST/A[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  CNN_imp_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    CNN_imp_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  CNN_imp_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13903, routed)       1.549    11.716    CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U7/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/CLK
    DSP48E2_X1Y34        DSP_A_B_DATA                                 r  CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U7/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.107    11.823    
                         clock uncertainty           -0.130    11.693    
    DSP48E2_X1Y34        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[8])
                                                     -0.304    11.389    CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U7/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                         11.389    
                         arrival time                          -6.849    
  -------------------------------------------------------------------
                         slack                                  4.540    

Slack (MET) :             4.575ns  (required time - arrival time)
  Source:                 CNN_imp_i/mlp_0/inst/ap_CS_fsm_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNN_imp_i/mlp_0/inst/weights_1_V_U/mlp_weights_1_V_ram_U/ram12_reg_bram_0/ENARDEN
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.903ns  (logic 0.918ns (18.723%)  route 3.985ns (81.277%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.818ns = ( 11.818 - 10.000 ) 
    Source Clock Delay      (SCD):    1.956ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.749ns (routing 0.638ns, distribution 1.111ns)
  Clock Net Delay (Destination): 1.651ns (routing 0.576ns, distribution 1.075ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  CNN_imp_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    CNN_imp_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  CNN_imp_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13903, routed)       1.749     1.956    CNN_imp_i/mlp_0/inst/ap_clk
    SLICE_X18Y85         FDRE                                         r  CNN_imp_i/mlp_0/inst/ap_CS_fsm_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y85         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     2.052 r  CNN_imp_i/mlp_0/inst/ap_CS_fsm_reg[48]/Q
                         net (fo=64, routed)          0.781     2.833    CNN_imp_i/mlp_0/inst/grp_axi_transfer_fu_4024/ap_CS_fsm_reg[172]_0[46]
    SLICE_X11Y86         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     2.981 f  CNN_imp_i/mlp_0/inst/grp_axi_transfer_fu_4024/loop_read_reg_138[0]_i_7/O
                         net (fo=1, routed)           0.102     3.083    CNN_imp_i/mlp_0/inst/grp_axi_transfer_fu_4024/loop_read_reg_138[0]_i_7_n_5
    SLICE_X11Y88         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.098     3.181 f  CNN_imp_i/mlp_0/inst/grp_axi_transfer_fu_4024/loop_read_reg_138[0]_i_3/O
                         net (fo=18, routed)          0.172     3.353    CNN_imp_i/mlp_0/inst/grp_axi_transfer_fu_4024/ap_CS_fsm_reg[9]_0
    SLICE_X11Y92         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.040     3.393 r  CNN_imp_i/mlp_0/inst/grp_axi_transfer_fu_4024/ap_CS_fsm[174]_i_3/O
                         net (fo=55, routed)          0.305     3.698    CNN_imp_i/mlp_0/inst/grp_axi_transfer_fu_4024/ap_CS_fsm[174]_i_3_n_5
    SLICE_X9Y88          LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.120     3.818 f  CNN_imp_i/mlp_0/inst/grp_axi_transfer_fu_4024/ram0_reg_bram_0_i_86/O
                         net (fo=16, routed)          0.525     4.343    CNN_imp_i/mlp_0/inst/grp_axi_transfer_fu_4024/icmp_ln54_reg_13897_reg[0]
    SLICE_X13Y85         LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.100     4.443 r  CNN_imp_i/mlp_0/inst/grp_axi_transfer_fu_4024/ram0_reg_bram_1_i_2/O
                         net (fo=95, routed)          1.083     5.526    CNN_imp_i/mlp_0/inst/weights_1_V_U/weights_1_V_ce0
    SLICE_X16Y39         LUT4 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.198     5.724 r  CNN_imp_i/mlp_0/inst/weights_1_V_U/ram12_reg_bram_0_i_2/O
                         net (fo=5, routed)           0.294     6.018    CNN_imp_i/mlp_0/inst/weights_1_V_U/mlp_weights_1_V_ram_U/ram12_reg_bram_0_0[0]
    SLICE_X16Y32         LUT2 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.118     6.136 r  CNN_imp_i/mlp_0/inst/weights_1_V_U/mlp_weights_1_V_ram_U/ram12_reg_bram_0_ENARDEN_cooolgate_en_gate_81/O
                         net (fo=1, routed)           0.723     6.859    CNN_imp_i/mlp_0/inst/weights_1_V_U/mlp_weights_1_V_ram_U/ram12_reg_bram_0_ENARDEN_cooolgate_en_sig_41
    RAMB36_X3Y6          RAMB36E2                                     r  CNN_imp_i/mlp_0/inst/weights_1_V_U/mlp_weights_1_V_ram_U/ram12_reg_bram_0/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  CNN_imp_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    CNN_imp_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  CNN_imp_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13903, routed)       1.651    11.818    CNN_imp_i/mlp_0/inst/weights_1_V_U/mlp_weights_1_V_ram_U/ap_clk
    RAMB36_X3Y6          RAMB36E2                                     r  CNN_imp_i/mlp_0/inst/weights_1_V_U/mlp_weights_1_V_ram_U/ram12_reg_bram_0/CLKARDCLK
                         clock pessimism              0.107    11.925    
                         clock uncertainty           -0.130    11.795    
    RAMB36_X3Y6          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ENARDEN)
                                                     -0.361    11.434    CNN_imp_i/mlp_0/inst/weights_1_V_U/mlp_weights_1_V_ram_U/ram12_reg_bram_0
  -------------------------------------------------------------------
                         required time                         11.434    
                         arrival time                          -6.859    
  -------------------------------------------------------------------
                         slack                                  4.575    

Slack (MET) :             4.597ns  (required time - arrival time)
  Source:                 CNN_imp_i/mlp_0/inst/ap_CS_fsm_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNN_imp_i/mlp_0/inst/weights_1_V_U/mlp_weights_1_V_ram_U/ram3_reg_bram_3/ENARDEN
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.783ns  (logic 0.848ns (17.729%)  route 3.935ns (82.271%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.720ns = ( 11.720 - 10.000 ) 
    Source Clock Delay      (SCD):    1.956ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.749ns (routing 0.638ns, distribution 1.111ns)
  Clock Net Delay (Destination): 1.553ns (routing 0.576ns, distribution 0.977ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  CNN_imp_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    CNN_imp_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  CNN_imp_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13903, routed)       1.749     1.956    CNN_imp_i/mlp_0/inst/ap_clk
    SLICE_X18Y85         FDRE                                         r  CNN_imp_i/mlp_0/inst/ap_CS_fsm_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y85         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     2.052 r  CNN_imp_i/mlp_0/inst/ap_CS_fsm_reg[48]/Q
                         net (fo=64, routed)          0.781     2.833    CNN_imp_i/mlp_0/inst/grp_axi_transfer_fu_4024/ap_CS_fsm_reg[172]_0[46]
    SLICE_X11Y86         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     2.981 f  CNN_imp_i/mlp_0/inst/grp_axi_transfer_fu_4024/loop_read_reg_138[0]_i_7/O
                         net (fo=1, routed)           0.102     3.083    CNN_imp_i/mlp_0/inst/grp_axi_transfer_fu_4024/loop_read_reg_138[0]_i_7_n_5
    SLICE_X11Y88         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.098     3.181 f  CNN_imp_i/mlp_0/inst/grp_axi_transfer_fu_4024/loop_read_reg_138[0]_i_3/O
                         net (fo=18, routed)          0.172     3.353    CNN_imp_i/mlp_0/inst/grp_axi_transfer_fu_4024/ap_CS_fsm_reg[9]_0
    SLICE_X11Y92         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.040     3.393 r  CNN_imp_i/mlp_0/inst/grp_axi_transfer_fu_4024/ap_CS_fsm[174]_i_3/O
                         net (fo=55, routed)          0.305     3.698    CNN_imp_i/mlp_0/inst/grp_axi_transfer_fu_4024/ap_CS_fsm[174]_i_3_n_5
    SLICE_X9Y88          LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.120     3.818 f  CNN_imp_i/mlp_0/inst/grp_axi_transfer_fu_4024/ram0_reg_bram_0_i_86/O
                         net (fo=16, routed)          0.525     4.343    CNN_imp_i/mlp_0/inst/grp_axi_transfer_fu_4024/icmp_ln54_reg_13897_reg[0]
    SLICE_X13Y85         LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.100     4.443 r  CNN_imp_i/mlp_0/inst/grp_axi_transfer_fu_4024/ram0_reg_bram_1_i_2/O
                         net (fo=95, routed)          1.099     5.542    CNN_imp_i/mlp_0/inst/weights_1_V_U/weights_1_V_ce0
    SLICE_X18Y32         LUT2 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.080     5.622 r  CNN_imp_i/mlp_0/inst/weights_1_V_U/ram3_reg_bram_3_i_1/O
                         net (fo=5, routed)           0.201     5.823    CNN_imp_i/mlp_0/inst/weights_1_V_U/mlp_weights_1_V_ram_U/ram3_reg_bram_3_0[0]
    SLICE_X18Y32         LUT2 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.166     5.989 r  CNN_imp_i/mlp_0/inst/weights_1_V_U/mlp_weights_1_V_ram_U/ram3_reg_bram_3_ENARDEN_cooolgate_en_gate_147/O
                         net (fo=1, routed)           0.750     6.739    CNN_imp_i/mlp_0/inst/weights_1_V_U/mlp_weights_1_V_ram_U/ram3_reg_bram_3_ENARDEN_cooolgate_en_sig_74
    RAMB36_X0Y6          RAMB36E2                                     r  CNN_imp_i/mlp_0/inst/weights_1_V_U/mlp_weights_1_V_ram_U/ram3_reg_bram_3/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  CNN_imp_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    CNN_imp_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  CNN_imp_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13903, routed)       1.553    11.720    CNN_imp_i/mlp_0/inst/weights_1_V_U/mlp_weights_1_V_ram_U/ap_clk
    RAMB36_X0Y6          RAMB36E2                                     r  CNN_imp_i/mlp_0/inst/weights_1_V_U/mlp_weights_1_V_ram_U/ram3_reg_bram_3/CLKARDCLK
                         clock pessimism              0.107    11.827    
                         clock uncertainty           -0.130    11.697    
    RAMB36_X0Y6          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ENARDEN)
                                                     -0.361    11.336    CNN_imp_i/mlp_0/inst/weights_1_V_U/mlp_weights_1_V_ram_U/ram3_reg_bram_3
  -------------------------------------------------------------------
                         required time                         11.336    
                         arrival time                          -6.739    
  -------------------------------------------------------------------
                         slack                                  4.597    

Slack (MET) :             4.606ns  (required time - arrival time)
  Source:                 CNN_imp_i/mlp_0/inst/ap_CS_fsm_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNN_imp_i/mlp_0/inst/weights_1_V_U/mlp_weights_1_V_ram_U/ram14_reg_bram_0/ENARDEN
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.964ns  (logic 0.887ns (17.869%)  route 4.077ns (82.131%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.910ns = ( 11.910 - 10.000 ) 
    Source Clock Delay      (SCD):    1.956ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.749ns (routing 0.638ns, distribution 1.111ns)
  Clock Net Delay (Destination): 1.743ns (routing 0.576ns, distribution 1.167ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  CNN_imp_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    CNN_imp_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  CNN_imp_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13903, routed)       1.749     1.956    CNN_imp_i/mlp_0/inst/ap_clk
    SLICE_X18Y85         FDRE                                         r  CNN_imp_i/mlp_0/inst/ap_CS_fsm_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y85         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     2.052 r  CNN_imp_i/mlp_0/inst/ap_CS_fsm_reg[48]/Q
                         net (fo=64, routed)          0.781     2.833    CNN_imp_i/mlp_0/inst/grp_axi_transfer_fu_4024/ap_CS_fsm_reg[172]_0[46]
    SLICE_X11Y86         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     2.981 f  CNN_imp_i/mlp_0/inst/grp_axi_transfer_fu_4024/loop_read_reg_138[0]_i_7/O
                         net (fo=1, routed)           0.102     3.083    CNN_imp_i/mlp_0/inst/grp_axi_transfer_fu_4024/loop_read_reg_138[0]_i_7_n_5
    SLICE_X11Y88         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.098     3.181 f  CNN_imp_i/mlp_0/inst/grp_axi_transfer_fu_4024/loop_read_reg_138[0]_i_3/O
                         net (fo=18, routed)          0.172     3.353    CNN_imp_i/mlp_0/inst/grp_axi_transfer_fu_4024/ap_CS_fsm_reg[9]_0
    SLICE_X11Y92         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.040     3.393 r  CNN_imp_i/mlp_0/inst/grp_axi_transfer_fu_4024/ap_CS_fsm[174]_i_3/O
                         net (fo=55, routed)          0.305     3.698    CNN_imp_i/mlp_0/inst/grp_axi_transfer_fu_4024/ap_CS_fsm[174]_i_3_n_5
    SLICE_X9Y88          LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.120     3.818 f  CNN_imp_i/mlp_0/inst/grp_axi_transfer_fu_4024/ram0_reg_bram_0_i_86/O
                         net (fo=16, routed)          0.525     4.343    CNN_imp_i/mlp_0/inst/grp_axi_transfer_fu_4024/icmp_ln54_reg_13897_reg[0]
    SLICE_X13Y85         LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.100     4.443 r  CNN_imp_i/mlp_0/inst/grp_axi_transfer_fu_4024/ram0_reg_bram_1_i_2/O
                         net (fo=95, routed)          0.939     5.382    CNN_imp_i/mlp_0/inst/weights_1_V_U/weights_1_V_ce0
    SLICE_X15Y43         LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.164     5.546 r  CNN_imp_i/mlp_0/inst/weights_1_V_U/ram14_reg_bram_0_i_1/O
                         net (fo=5, routed)           0.182     5.728    CNN_imp_i/mlp_0/inst/weights_1_V_U/mlp_weights_1_V_ram_U/ram14_reg_bram_0_0[0]
    SLICE_X15Y43         LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.121     5.849 r  CNN_imp_i/mlp_0/inst/weights_1_V_U/mlp_weights_1_V_ram_U/ram14_reg_bram_0_ENARDEN_cooolgate_en_gate_105/O
                         net (fo=1, routed)           1.071     6.920    CNN_imp_i/mlp_0/inst/weights_1_V_U/mlp_weights_1_V_ram_U/ram14_reg_bram_0_ENARDEN_cooolgate_en_sig_53
    RAMB36_X5Y8          RAMB36E2                                     r  CNN_imp_i/mlp_0/inst/weights_1_V_U/mlp_weights_1_V_ram_U/ram14_reg_bram_0/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  CNN_imp_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    CNN_imp_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  CNN_imp_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13903, routed)       1.743    11.910    CNN_imp_i/mlp_0/inst/weights_1_V_U/mlp_weights_1_V_ram_U/ap_clk
    RAMB36_X5Y8          RAMB36E2                                     r  CNN_imp_i/mlp_0/inst/weights_1_V_U/mlp_weights_1_V_ram_U/ram14_reg_bram_0/CLKARDCLK
                         clock pessimism              0.107    12.017    
                         clock uncertainty           -0.130    11.887    
    RAMB36_X5Y8          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ENARDEN)
                                                     -0.361    11.526    CNN_imp_i/mlp_0/inst/weights_1_V_U/mlp_weights_1_V_ram_U/ram14_reg_bram_0
  -------------------------------------------------------------------
                         required time                         11.526    
                         arrival time                          -6.920    
  -------------------------------------------------------------------
                         slack                                  4.606    

Slack (MET) :             4.615ns  (required time - arrival time)
  Source:                 CNN_imp_i/mlp_0/inst/ap_CS_fsm_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNN_imp_i/mlp_0/inst/weights_1_V_U/mlp_weights_1_V_ram_U/ram1_reg_bram_3/ENARDEN
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.780ns  (logic 0.908ns (18.996%)  route 3.872ns (81.004%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.735ns = ( 11.735 - 10.000 ) 
    Source Clock Delay      (SCD):    1.956ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.749ns (routing 0.638ns, distribution 1.111ns)
  Clock Net Delay (Destination): 1.568ns (routing 0.576ns, distribution 0.992ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  CNN_imp_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    CNN_imp_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  CNN_imp_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13903, routed)       1.749     1.956    CNN_imp_i/mlp_0/inst/ap_clk
    SLICE_X18Y85         FDRE                                         r  CNN_imp_i/mlp_0/inst/ap_CS_fsm_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y85         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     2.052 r  CNN_imp_i/mlp_0/inst/ap_CS_fsm_reg[48]/Q
                         net (fo=64, routed)          0.781     2.833    CNN_imp_i/mlp_0/inst/grp_axi_transfer_fu_4024/ap_CS_fsm_reg[172]_0[46]
    SLICE_X11Y86         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     2.981 f  CNN_imp_i/mlp_0/inst/grp_axi_transfer_fu_4024/loop_read_reg_138[0]_i_7/O
                         net (fo=1, routed)           0.102     3.083    CNN_imp_i/mlp_0/inst/grp_axi_transfer_fu_4024/loop_read_reg_138[0]_i_7_n_5
    SLICE_X11Y88         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.098     3.181 f  CNN_imp_i/mlp_0/inst/grp_axi_transfer_fu_4024/loop_read_reg_138[0]_i_3/O
                         net (fo=18, routed)          0.172     3.353    CNN_imp_i/mlp_0/inst/grp_axi_transfer_fu_4024/ap_CS_fsm_reg[9]_0
    SLICE_X11Y92         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.040     3.393 r  CNN_imp_i/mlp_0/inst/grp_axi_transfer_fu_4024/ap_CS_fsm[174]_i_3/O
                         net (fo=55, routed)          0.305     3.698    CNN_imp_i/mlp_0/inst/grp_axi_transfer_fu_4024/ap_CS_fsm[174]_i_3_n_5
    SLICE_X9Y88          LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.120     3.818 f  CNN_imp_i/mlp_0/inst/grp_axi_transfer_fu_4024/ram0_reg_bram_0_i_86/O
                         net (fo=16, routed)          0.525     4.343    CNN_imp_i/mlp_0/inst/grp_axi_transfer_fu_4024/icmp_ln54_reg_13897_reg[0]
    SLICE_X13Y85         LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.100     4.443 r  CNN_imp_i/mlp_0/inst/grp_axi_transfer_fu_4024/ram0_reg_bram_1_i_2/O
                         net (fo=95, routed)          0.942     5.385    CNN_imp_i/mlp_0/inst/weights_1_V_U/weights_1_V_ce0
    SLICE_X15Y42         LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.164     5.549 r  CNN_imp_i/mlp_0/inst/weights_1_V_U/ram1_reg_bram_3_i_1/O
                         net (fo=5, routed)           0.184     5.733    CNN_imp_i/mlp_0/inst/weights_1_V_U/mlp_weights_1_V_ram_U/ram1_reg_bram_3_0[0]
    SLICE_X15Y42         LUT2 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.142     5.875 r  CNN_imp_i/mlp_0/inst/weights_1_V_U/mlp_weights_1_V_ram_U/ram1_reg_bram_3_ENARDEN_cooolgate_en_gate_123/O
                         net (fo=1, routed)           0.861     6.736    CNN_imp_i/mlp_0/inst/weights_1_V_U/mlp_weights_1_V_ram_U/ram1_reg_bram_3_ENARDEN_cooolgate_en_sig_62
    RAMB36_X1Y3          RAMB36E2                                     r  CNN_imp_i/mlp_0/inst/weights_1_V_U/mlp_weights_1_V_ram_U/ram1_reg_bram_3/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  CNN_imp_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    CNN_imp_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  CNN_imp_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13903, routed)       1.568    11.735    CNN_imp_i/mlp_0/inst/weights_1_V_U/mlp_weights_1_V_ram_U/ap_clk
    RAMB36_X1Y3          RAMB36E2                                     r  CNN_imp_i/mlp_0/inst/weights_1_V_U/mlp_weights_1_V_ram_U/ram1_reg_bram_3/CLKARDCLK
                         clock pessimism              0.107    11.842    
                         clock uncertainty           -0.130    11.712    
    RAMB36_X1Y3          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ENARDEN)
                                                     -0.361    11.351    CNN_imp_i/mlp_0/inst/weights_1_V_U/mlp_weights_1_V_ram_U/ram1_reg_bram_3
  -------------------------------------------------------------------
                         required time                         11.351    
                         arrival time                          -6.736    
  -------------------------------------------------------------------
                         slack                                  4.615    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 CNN_imp_i/mlp_0/inst/grp_axi_transfer_fu_4024/in_read_1_reg_148_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNN_imp_i/mlp_0/inst/new_weight_fu_670_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.072ns (42.105%)  route 0.099ns (57.895%))
  Logic Levels:           0  
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Net Delay (Source):      1.517ns (routing 0.576ns, distribution 0.941ns)
  Clock Net Delay (Destination): 1.738ns (routing 0.638ns, distribution 1.100ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  CNN_imp_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    CNN_imp_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  CNN_imp_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13903, routed)       1.517     1.684    CNN_imp_i/mlp_0/inst/grp_axi_transfer_fu_4024/ap_clk
    SLICE_X15Y90         FDRE                                         r  CNN_imp_i/mlp_0/inst/grp_axi_transfer_fu_4024/in_read_1_reg_148_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y90         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.072     1.756 r  CNN_imp_i/mlp_0/inst/grp_axi_transfer_fu_4024/in_read_1_reg_148_reg[6]/Q
                         net (fo=3, routed)           0.099     1.855    CNN_imp_i/mlp_0/inst/grp_axi_transfer_fu_4024_ap_return[14]
    SLICE_X15Y88         FDRE                                         r  CNN_imp_i/mlp_0/inst/new_weight_fu_670_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  CNN_imp_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    CNN_imp_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  CNN_imp_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13903, routed)       1.738     1.945    CNN_imp_i/mlp_0/inst/ap_clk
    SLICE_X15Y88         FDRE                                         r  CNN_imp_i/mlp_0/inst/new_weight_fu_670_reg[14]/C
                         clock pessimism             -0.156     1.789    
    SLICE_X15Y88         FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.055     1.844    CNN_imp_i/mlp_0/inst/new_weight_fu_670_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 CNN_imp_i/CNN_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNN_imp_i/CNN_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.124ns  (logic 0.039ns (31.452%)  route 0.085ns (68.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.264ns
    Source Clock Delay      (SCD):    1.033ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Net Delay (Source):      0.922ns (routing 0.324ns, distribution 0.598ns)
  Clock Net Delay (Destination): 1.126ns (routing 0.365ns, distribution 0.761ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  CNN_imp_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    CNN_imp_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  CNN_imp_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13903, routed)       0.922     1.033    CNN_imp_i/CNN_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X18Y133        FDRE                                         r  CNN_imp_i/CNN_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y133        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.072 r  CNN_imp_i/CNN_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/Q
                         net (fo=9, routed)           0.085     1.157    CNN_imp_i/CNN_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/addra[0]
    RAMB36_X2Y26         RAMB36E2                                     r  CNN_imp_i/CNN_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  CNN_imp_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    CNN_imp_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  CNN_imp_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13903, routed)       1.126     1.264    CNN_imp_i/CNN_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y26         RAMB36E2                                     r  CNN_imp_i/CNN_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.131     1.133    
    RAMB36_X2Y26         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.006     1.139    CNN_imp_i/CNN_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.139    
                         arrival time                           1.157    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 CNN_imp_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1935]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNN_imp_i/CNN_DMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_12/DINADIN[12]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.069ns (31.222%)  route 0.152ns (68.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.228ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.136ns
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Net Delay (Source):      1.578ns (routing 0.576ns, distribution 1.002ns)
  Clock Net Delay (Destination): 1.929ns (routing 0.638ns, distribution 1.291ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  CNN_imp_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    CNN_imp_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  CNN_imp_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13903, routed)       1.578     1.745    CNN_imp_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/aclk
    SLICE_X5Y141         FDRE                                         r  CNN_imp_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1935]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y141         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.069     1.814 r  CNN_imp_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1935]/Q
                         net (fo=1, routed)           0.152     1.966    CNN_imp_i/CNN_DMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[876]
    RAMB36_X0Y28         RAMB36E2                                     r  CNN_imp_i/CNN_DMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_12/DINADIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  CNN_imp_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    CNN_imp_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  CNN_imp_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13903, routed)       1.929     2.136    CNN_imp_i/CNN_DMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X0Y28         RAMB36E2                                     r  CNN_imp_i/CNN_DMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_12/CLKBWRCLK
                         clock pessimism             -0.163     1.973    
    RAMB36_X0Y28         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINADIN[12])
                                                     -0.029     1.944    CNN_imp_i/CNN_DMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_12
  -------------------------------------------------------------------
                         required time                         -1.944    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 CNN_imp_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1692]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNN_imp_i/CNN_DMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_8/DINBDIN[25]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.070ns (30.837%)  route 0.157ns (69.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.230ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.123ns
    Source Clock Delay      (SCD):    1.730ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Net Delay (Source):      1.563ns (routing 0.576ns, distribution 0.987ns)
  Clock Net Delay (Destination): 1.916ns (routing 0.638ns, distribution 1.278ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  CNN_imp_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    CNN_imp_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  CNN_imp_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13903, routed)       1.563     1.730    CNN_imp_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/aclk
    SLICE_X8Y158         FDRE                                         r  CNN_imp_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1692]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y158         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.070     1.800 r  CNN_imp_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1692]/Q
                         net (fo=1, routed)           0.157     1.957    CNN_imp_i/CNN_DMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[633]
    RAMB36_X1Y31         RAMB36E2                                     r  CNN_imp_i/CNN_DMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_8/DINBDIN[25]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  CNN_imp_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    CNN_imp_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  CNN_imp_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13903, routed)       1.916     2.123    CNN_imp_i/CNN_DMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y31         RAMB36E2                                     r  CNN_imp_i/CNN_DMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_8/CLKBWRCLK
                         clock pessimism             -0.163     1.960    
    RAMB36_X1Y31         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[25])
                                                     -0.029     1.931    CNN_imp_i/CNN_DMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_8
  -------------------------------------------------------------------
                         required time                         -1.931    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 CNN_imp_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1151]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNN_imp_i/CNN_DMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/DINADIN[20]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.070ns (30.702%)  route 0.158ns (69.298%))
  Logic Levels:           0  
  Clock Path Skew:        0.229ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.124ns
    Source Clock Delay      (SCD):    1.732ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Net Delay (Source):      1.565ns (routing 0.576ns, distribution 0.989ns)
  Clock Net Delay (Destination): 1.917ns (routing 0.638ns, distribution 1.279ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  CNN_imp_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    CNN_imp_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  CNN_imp_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13903, routed)       1.565     1.732    CNN_imp_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/aclk
    SLICE_X2Y153         FDRE                                         r  CNN_imp_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1151]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y153         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.070     1.802 r  CNN_imp_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1151]/Q
                         net (fo=1, routed)           0.158     1.960    CNN_imp_i/CNN_DMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[92]
    RAMB36_X0Y30         RAMB36E2                                     r  CNN_imp_i/CNN_DMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/DINADIN[20]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  CNN_imp_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    CNN_imp_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  CNN_imp_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13903, routed)       1.917     2.124    CNN_imp_i/CNN_DMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X0Y30         RAMB36E2                                     r  CNN_imp_i/CNN_DMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
                         clock pessimism             -0.163     1.961    
    RAMB36_X0Y30         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINADIN[20])
                                                     -0.029     1.932    CNN_imp_i/CNN_DMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1
  -------------------------------------------------------------------
                         required time                         -1.932    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 CNN_imp_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i_reg[1064]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNN_imp_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[10].srl_nx1/shift_reg_reg[0]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.073ns (37.436%)  route 0.122ns (62.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.149ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.741ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Net Delay (Source):      1.574ns (routing 0.576ns, distribution 0.998ns)
  Clock Net Delay (Destination): 1.843ns (routing 0.638ns, distribution 1.205ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  CNN_imp_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    CNN_imp_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  CNN_imp_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13903, routed)       1.574     1.741    CNN_imp_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/aclk
    SLICE_X18Y146        FDRE                                         r  CNN_imp_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i_reg[1064]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y146        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.073     1.814 r  CNN_imp_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i_reg[1064]/Q
                         net (fo=2, routed)           0.122     1.936    CNN_imp_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[10].srl_nx1/s_axi_awaddr[0]
    SLICE_X19Y147        SRL16E                                       r  CNN_imp_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[10].srl_nx1/shift_reg_reg[0]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  CNN_imp_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    CNN_imp_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  CNN_imp_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13903, routed)       1.843     2.050    CNN_imp_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[10].srl_nx1/aclk
    SLICE_X19Y147        SRL16E                                       r  CNN_imp_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[10].srl_nx1/shift_reg_reg[0]_srl16/CLK
                         clock pessimism             -0.160     1.890    
    SLICE_X19Y147        SRL16E (Hold_H6LUT_SLICEM_CLK_D)
                                                      0.018     1.908    CNN_imp_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[10].srl_nx1/shift_reg_reg[0]_srl16
  -------------------------------------------------------------------
                         required time                         -1.908    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 CNN_imp_i/mlp_0/inst/weights_2_V_load_28_reg_18411_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNN_imp_i/mlp_0/inst/weights_2_V_load_28_reg_18411_pp7_iter4_reg_reg[9]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.070ns (38.251%)  route 0.113ns (61.749%))
  Logic Levels:           0  
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Net Delay (Source):      1.546ns (routing 0.576ns, distribution 0.970ns)
  Clock Net Delay (Destination): 1.802ns (routing 0.638ns, distribution 1.164ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  CNN_imp_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    CNN_imp_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  CNN_imp_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13903, routed)       1.546     1.713    CNN_imp_i/mlp_0/inst/ap_clk
    SLICE_X18Y115        FDRE                                         r  CNN_imp_i/mlp_0/inst/weights_2_V_load_28_reg_18411_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y115        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.070     1.783 r  CNN_imp_i/mlp_0/inst/weights_2_V_load_28_reg_18411_reg[9]/Q
                         net (fo=1, routed)           0.113     1.896    CNN_imp_i/mlp_0/inst/weights_2_V_load_28_reg_18411[9]
    SLICE_X19Y115        SRL16E                                       r  CNN_imp_i/mlp_0/inst/weights_2_V_load_28_reg_18411_pp7_iter4_reg_reg[9]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  CNN_imp_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    CNN_imp_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  CNN_imp_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13903, routed)       1.802     2.009    CNN_imp_i/mlp_0/inst/ap_clk
    SLICE_X19Y115        SRL16E                                       r  CNN_imp_i/mlp_0/inst/weights_2_V_load_28_reg_18411_pp7_iter4_reg_reg[9]_srl4/CLK
                         clock pessimism             -0.156     1.853    
    SLICE_X19Y115        SRL16E (Hold_B6LUT_SLICEM_CLK_D)
                                                      0.014     1.867    CNN_imp_i/mlp_0/inst/weights_2_V_load_28_reg_18411_pp7_iter4_reg_reg[9]_srl4
  -------------------------------------------------------------------
                         required time                         -1.867    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 CNN_imp_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[4].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[134]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNN_imp_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer_reg[1884]/D
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.072ns (36.735%)  route 0.124ns (63.265%))
  Logic Levels:           0  
  Clock Path Skew:        0.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Net Delay (Source):      1.578ns (routing 0.576ns, distribution 1.002ns)
  Clock Net Delay (Destination): 1.812ns (routing 0.638ns, distribution 1.174ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  CNN_imp_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    CNN_imp_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  CNN_imp_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13903, routed)       1.578     1.745    CNN_imp_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[4].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X4Y137         FDRE                                         r  CNN_imp_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[4].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[134]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y137         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.072     1.817 r  CNN_imp_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[4].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[134]/Q
                         net (fo=2, routed)           0.124     1.941    CNN_imp_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_axi_rdata[825]
    SLICE_X3Y136         FDSE                                         r  CNN_imp_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer_reg[1884]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  CNN_imp_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    CNN_imp_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  CNN_imp_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13903, routed)       1.812     2.019    CNN_imp_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/aclk
    SLICE_X3Y136         FDSE                                         r  CNN_imp_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer_reg[1884]/C
                         clock pessimism             -0.160     1.859    
    SLICE_X3Y136         FDSE (Hold_EFF_SLICEL_C_D)
                                                      0.053     1.912    CNN_imp_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer_reg[1884]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 CNN_imp_i/mlp_0/inst/reg_4107_pp6_iter1_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNN_imp_i/mlp_0/inst/reg_4107_pp6_iter2_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.081ns  (logic 0.039ns (48.148%)  route 0.042ns (51.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.161ns
    Source Clock Delay      (SCD):    1.009ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Net Delay (Source):      0.898ns (routing 0.324ns, distribution 0.574ns)
  Clock Net Delay (Destination): 1.023ns (routing 0.365ns, distribution 0.658ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  CNN_imp_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    CNN_imp_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  CNN_imp_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13903, routed)       0.898     1.009    CNN_imp_i/mlp_0/inst/ap_clk
    SLICE_X13Y56         FDRE                                         r  CNN_imp_i/mlp_0/inst/reg_4107_pp6_iter1_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y56         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.048 r  CNN_imp_i/mlp_0/inst/reg_4107_pp6_iter1_reg_reg[11]/Q
                         net (fo=1, routed)           0.042     1.090    CNN_imp_i/mlp_0/inst/reg_4107_pp6_iter1_reg[11]
    SLICE_X13Y56         FDRE                                         r  CNN_imp_i/mlp_0/inst/reg_4107_pp6_iter2_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  CNN_imp_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    CNN_imp_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  CNN_imp_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13903, routed)       1.023     1.161    CNN_imp_i/mlp_0/inst/ap_clk
    SLICE_X13Y56         FDRE                                         r  CNN_imp_i/mlp_0/inst/reg_4107_pp6_iter2_reg_reg[11]/C
                         clock pessimism             -0.146     1.015    
    SLICE_X13Y56         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     1.061    CNN_imp_i/mlp_0/inst/reg_4107_pp6_iter2_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.061    
                         arrival time                           1.090    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 CNN_imp_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1063]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNN_imp_i/CNN_DMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DINADIN[4]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.070ns (29.536%)  route 0.167ns (70.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.236ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    1.733ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Net Delay (Source):      1.566ns (routing 0.576ns, distribution 0.990ns)
  Clock Net Delay (Destination): 1.925ns (routing 0.638ns, distribution 1.287ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  CNN_imp_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    CNN_imp_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  CNN_imp_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13903, routed)       1.566     1.733    CNN_imp_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/aclk
    SLICE_X4Y156         FDRE                                         r  CNN_imp_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1063]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y156         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.070     1.803 r  CNN_imp_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1063]/Q
                         net (fo=1, routed)           0.167     1.970    CNN_imp_i/CNN_DMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[4]
    RAMB36_X0Y31         RAMB36E2                                     r  CNN_imp_i/CNN_DMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DINADIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  CNN_imp_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    CNN_imp_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  CNN_imp_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13903, routed)       1.925     2.132    CNN_imp_i/CNN_DMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X0Y31         RAMB36E2                                     r  CNN_imp_i/CNN_DMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.163     1.969    
    RAMB36_X0Y31         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINADIN[4])
                                                     -0.029     1.940    CNN_imp_i/CNN_DMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.940    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.030    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CNN_imp_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS8/MAXIGP2ACLK     n/a            3.000         10.000      7.000      PS8_X0Y0      CNN_imp_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Min Period        n/a     PS8/SAXIGP2RCLK     n/a            3.000         10.000      7.000      PS8_X0Y0      CNN_imp_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Min Period        n/a     PS8/SAXIGP2WCLK     n/a            3.000         10.000      7.000      PS8_X0Y0      CNN_imp_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB36_X1Y12  CNN_imp_i/mlp_0/inst/weights_1_V_U/mlp_weights_1_V_ram_U/ram0_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB36_X1Y13  CNN_imp_i/mlp_0/inst/weights_1_V_U/mlp_weights_1_V_ram_U/ram0_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB36_X1Y14  CNN_imp_i/mlp_0/inst/weights_1_V_U/mlp_weights_1_V_ram_U/ram0_reg_bram_2/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB36_X1Y15  CNN_imp_i/mlp_0/inst/weights_1_V_U/mlp_weights_1_V_ram_U/ram0_reg_bram_3/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB36_X1Y16  CNN_imp_i/mlp_0/inst/weights_1_V_U/mlp_weights_1_V_ram_U/ram0_reg_bram_4/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB36_X1Y17  CNN_imp_i/mlp_0/inst/weights_1_V_U/mlp_weights_1_V_ram_U/ram0_reg_bram_5/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB36_X2Y9   CNN_imp_i/mlp_0/inst/weights_1_V_U/mlp_weights_1_V_ram_U/ram10_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    PS8/SAXIGP2RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      CNN_imp_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Slow    PS8/SAXIGP2WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      CNN_imp_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Fast    PS8/MAXIGP2ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      CNN_imp_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Slow    PS8/MAXIGP2ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      CNN_imp_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Fast    PS8/SAXIGP2RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      CNN_imp_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Fast    PS8/SAXIGP2WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      CNN_imp_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X16Y39  CNN_imp_i/mlp_0/inst/reg_4127_pp6_iter2_reg_reg[10]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X16Y39  CNN_imp_i/mlp_0/inst/reg_4127_pp6_iter2_reg_reg[11]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X16Y39  CNN_imp_i/mlp_0/inst/reg_4127_pp6_iter2_reg_reg[8]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X16Y39  CNN_imp_i/mlp_0/inst/reg_4127_pp6_iter2_reg_reg[9]_srl2/CLK
High Pulse Width  Slow    PS8/MAXIGP2ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      CNN_imp_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Fast    PS8/SAXIGP2RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      CNN_imp_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Fast    PS8/SAXIGP2WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      CNN_imp_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Fast    PS8/MAXIGP2ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      CNN_imp_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Slow    PS8/SAXIGP2RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      CNN_imp_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Slow    PS8/SAXIGP2WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      CNN_imp_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X9Y83   CNN_imp_i/mlp_0/inst/or_ln_reg_16698_pp6_iter14_reg_reg[0]_srl14/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X9Y83   CNN_imp_i/mlp_0/inst/or_ln_reg_16698_pp6_iter14_reg_reg[0]_srl14/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X9Y83   CNN_imp_i/mlp_0/inst/or_ln_reg_16698_pp6_iter14_reg_reg[1]_srl14/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X9Y83   CNN_imp_i/mlp_0/inst/or_ln_reg_16698_pp6_iter14_reg_reg[1]_srl14/CLK



