{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1444095249502 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1444095249515 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 05 21:34:09 2015 " "Processing started: Mon Oct 05 21:34:09 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1444095249515 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1444095249515 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Part_5 -c Part_5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Part_5 -c Part_5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1444095249515 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1444095250540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part_5.v 3 3 " "Found 3 design units, including 3 entities, in source file part_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 Part_5 " "Found entity 1: Part_5" {  } { { "Part_5.v" "" { Text "C:/Users/Haowei/Desktop/U of T Courses/Year 2 Fall/ECE253/Labs/Lab2/Part 5/Part_5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444095271315 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux_2bit_3to1 " "Found entity 2: mux_2bit_3to1" {  } { { "Part_5.v" "" { Text "C:/Users/Haowei/Desktop/U of T Courses/Year 2 Fall/ECE253/Labs/Lab2/Part 5/Part_5.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444095271315 ""} { "Info" "ISGN_ENTITY_NAME" "3 char_7seg " "Found entity 3: char_7seg" {  } { { "Part_5.v" "" { Text "C:/Users/Haowei/Desktop/U of T Courses/Year 2 Fall/ECE253/Labs/Lab2/Part 5/Part_5.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444095271315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444095271315 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "s Part_5.v(18) " "Verilog HDL error at Part_5.v(18): object \"s\" is not declared" {  } { { "Part_5.v" "" { Text "C:/Users/Haowei/Desktop/U of T Courses/Year 2 Fall/ECE253/Labs/Lab2/Part 5/Part_5.v" 18 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1444095271330 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "SW Part_5.v(18) " "Verilog HDL error at Part_5.v(18): object \"SW\" is not declared" {  } { { "Part_5.v" "" { Text "C:/Users/Haowei/Desktop/U of T Courses/Year 2 Fall/ECE253/Labs/Lab2/Part 5/Part_5.v" 18 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1444095271330 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "s Part_5.v(19) " "Verilog HDL error at Part_5.v(19): object \"s\" is not declared" {  } { { "Part_5.v" "" { Text "C:/Users/Haowei/Desktop/U of T Courses/Year 2 Fall/ECE253/Labs/Lab2/Part 5/Part_5.v" 19 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1444095271330 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "SW Part_5.v(19) " "Verilog HDL error at Part_5.v(19): object \"SW\" is not declared" {  } { { "Part_5.v" "" { Text "C:/Users/Haowei/Desktop/U of T Courses/Year 2 Fall/ECE253/Labs/Lab2/Part 5/Part_5.v" 19 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1444095271330 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "U Part_5.v(21) " "Verilog HDL error at Part_5.v(21): value cannot be assigned to input \"U\"" {  } { { "Part_5.v" "" { Text "C:/Users/Haowei/Desktop/U of T Courses/Year 2 Fall/ECE253/Labs/Lab2/Part 5/Part_5.v" 21 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444095271330 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "SW Part_5.v(21) " "Verilog HDL error at Part_5.v(21): object \"SW\" is not declared" {  } { { "Part_5.v" "" { Text "C:/Users/Haowei/Desktop/U of T Courses/Year 2 Fall/ECE253/Labs/Lab2/Part 5/Part_5.v" 21 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1444095271331 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "U Part_5.v(22) " "Verilog HDL error at Part_5.v(22): value cannot be assigned to input \"U\"" {  } { { "Part_5.v" "" { Text "C:/Users/Haowei/Desktop/U of T Courses/Year 2 Fall/ECE253/Labs/Lab2/Part 5/Part_5.v" 22 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444095271331 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "SW Part_5.v(22) " "Verilog HDL error at Part_5.v(22): object \"SW\" is not declared" {  } { { "Part_5.v" "" { Text "C:/Users/Haowei/Desktop/U of T Courses/Year 2 Fall/ECE253/Labs/Lab2/Part 5/Part_5.v" 22 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1444095271331 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "V Part_5.v(24) " "Verilog HDL error at Part_5.v(24): value cannot be assigned to input \"V\"" {  } { { "Part_5.v" "" { Text "C:/Users/Haowei/Desktop/U of T Courses/Year 2 Fall/ECE253/Labs/Lab2/Part 5/Part_5.v" 24 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444095271331 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "SW Part_5.v(24) " "Verilog HDL error at Part_5.v(24): object \"SW\" is not declared" {  } { { "Part_5.v" "" { Text "C:/Users/Haowei/Desktop/U of T Courses/Year 2 Fall/ECE253/Labs/Lab2/Part 5/Part_5.v" 24 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1444095271331 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "V Part_5.v(25) " "Verilog HDL error at Part_5.v(25): value cannot be assigned to input \"V\"" {  } { { "Part_5.v" "" { Text "C:/Users/Haowei/Desktop/U of T Courses/Year 2 Fall/ECE253/Labs/Lab2/Part 5/Part_5.v" 25 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444095271331 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "SW Part_5.v(25) " "Verilog HDL error at Part_5.v(25): object \"SW\" is not declared" {  } { { "Part_5.v" "" { Text "C:/Users/Haowei/Desktop/U of T Courses/Year 2 Fall/ECE253/Labs/Lab2/Part 5/Part_5.v" 25 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1444095271331 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "W Part_5.v(27) " "Verilog HDL error at Part_5.v(27): value cannot be assigned to input \"W\"" {  } { { "Part_5.v" "" { Text "C:/Users/Haowei/Desktop/U of T Courses/Year 2 Fall/ECE253/Labs/Lab2/Part 5/Part_5.v" 27 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444095271331 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "SW Part_5.v(27) " "Verilog HDL error at Part_5.v(27): object \"SW\" is not declared" {  } { { "Part_5.v" "" { Text "C:/Users/Haowei/Desktop/U of T Courses/Year 2 Fall/ECE253/Labs/Lab2/Part 5/Part_5.v" 27 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1444095271331 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "W Part_5.v(28) " "Verilog HDL error at Part_5.v(28): value cannot be assigned to input \"W\"" {  } { { "Part_5.v" "" { Text "C:/Users/Haowei/Desktop/U of T Courses/Year 2 Fall/ECE253/Labs/Lab2/Part 5/Part_5.v" 28 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444095271331 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "SW Part_5.v(28) " "Verilog HDL error at Part_5.v(28): object \"SW\" is not declared" {  } { { "Part_5.v" "" { Text "C:/Users/Haowei/Desktop/U of T Courses/Year 2 Fall/ECE253/Labs/Lab2/Part 5/Part_5.v" 28 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1444095271332 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "s Part_5.v(30) " "Verilog HDL error at Part_5.v(30): object \"s\" is not declared" {  } { { "Part_5.v" "" { Text "C:/Users/Haowei/Desktop/U of T Courses/Year 2 Fall/ECE253/Labs/Lab2/Part 5/Part_5.v" 30 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1444095271332 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "s Part_5.v(31) " "Verilog HDL error at Part_5.v(31): object \"s\" is not declared" {  } { { "Part_5.v" "" { Text "C:/Users/Haowei/Desktop/U of T Courses/Year 2 Fall/ECE253/Labs/Lab2/Part 5/Part_5.v" 31 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1444095271332 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 18 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 18 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "711 " "Peak virtual memory: 711 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1444095271510 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Oct 05 21:34:31 2015 " "Processing ended: Mon Oct 05 21:34:31 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1444095271510 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1444095271510 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:56 " "Total CPU time (on all processors): 00:00:56" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1444095271510 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1444095271510 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 20 s 1  " "Quartus II Full Compilation was unsuccessful. 20 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1444095272173 ""}
