Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Wed Apr  8 17:54:23 2015
| Host         : paasei running 64-bit Scientific Linux release 6.5 (Carbon)
| Command      : report_timing -delay_type max -max_paths 10 -sort_by group -input_pins -file postlogopt_timing_max.rpt
| Design       : diffeq_f_systemC
| Device       : xcku035-ffva1156
| Speed File   : -3  PREVIEW 1.10 09-18-2014
------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.224ns  (required time - arrival time)
  Source:                 temp__0/temp/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            temp/temp/DSP_A_B_DATA_INST/B[12]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.434ns  (logic 4.734ns (73.575%)  route 1.700ns (26.425%))
  Logic Levels:           20  (CARRY8=5 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=2 DSP_MULTIPLIER=2 DSP_OUTPUT=3 DSP_PREADD_DATA=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.791ns = ( 7.791 - 7.000 ) 
    Source Clock Delay      (SCD):    1.136ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.529     0.529 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.529    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.529 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.270     0.799    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.067     0.866 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, unplaced)       0.270     1.136    temp__0/temp/CLK
                                                                      r  temp__0/temp/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_A2_DATA[12])
                                                      0.212     1.348 r  temp__0/temp/DSP_A_B_DATA_INST/A2_DATA[12]
                         net (fo=1, unplaced)         0.000     1.348    temp__0/temp/DSP_A_B_DATA.A2_DATA<12>
                                                                      r  temp__0/temp/DSP_PREADD_DATA_INST/A2_DATA[12]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[12]_A2A1[12])
                                                      0.118     1.466 r  temp__0/temp/DSP_PREADD_DATA_INST/A2A1[12]
                         net (fo=1, unplaced)         0.000     1.466    temp__0/temp/DSP_PREADD_DATA.A2A1<12>
                                                                      r  temp__0/temp/DSP_MULTIPLIER_INST/A2A1[12]
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[12]_U[25])
                                                      0.647     2.113 f  temp__0/temp/DSP_MULTIPLIER_INST/U[25]
                         net (fo=1, unplaced)         0.000     2.113    temp__0/temp/DSP_MULTIPLIER.U<25>
                                                                      f  temp__0/temp/DSP_M_DATA_INST/U[25]
                         DSP_M_DATA (Prop_DSP_M_DATA_U[25]_U_DATA[25])
                                                      0.059     2.172 r  temp__0/temp/DSP_M_DATA_INST/U_DATA[25]
                         net (fo=1, unplaced)         0.000     2.172    temp__0/temp/DSP_M_DATA.U_DATA<25>
                                                                      r  temp__0/temp/DSP_ALU_INST/U_DATA[25]
                         DSP_ALU (Prop_DSP_ALU_U_DATA[25]_ALU_OUT[47])
                                                      0.540     2.712 f  temp__0/temp/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     2.712    temp__0/temp/DSP_ALU.ALU_OUT<47>
                                                                      f  temp__0/temp/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.076     2.788 r  temp__0/temp/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.034     2.822    temp__1/temp/PCIN[47]
                                                                      r  temp__1/temp/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[1])
                                                      0.416     3.238 f  temp__1/temp/DSP_ALU_INST/ALU_OUT[1]
                         net (fo=1, unplaced)         0.000     3.238    temp__1/temp/DSP_ALU.ALU_OUT<1>
                                                                      f  temp__1/temp/DSP_OUTPUT_INST/ALU_OUT[1]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[1]_P[1])
                                                      0.141     3.379 r  temp__1/temp/DSP_OUTPUT_INST/P[1]
                         net (fo=2, unplaced)         0.540     3.918    n_104_temp__1/temp
                                                                      r  uport2_i_2__0/DI[2]
                         CARRY8 (Prop_CARRY8_DI[2]_CO[7])
                                                      0.315     4.233 r  uport2_i_2__0/CO[7]
                         net (fo=1, unplaced)         0.013     4.246    n_0_uport2_i_2__0
                                                                      r  uport2_i_1__0/CI
                         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     4.351 f  uport2_i_1__0/O[0]
                         net (fo=2, unplaced)         0.270     4.621    uport2/uport2/B[7]
                                                                      f  uport2/uport2/DSP_A_B_DATA_INST/B[7]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[7]_B2_DATA[7])
                                                      0.175     4.796 r  uport2/uport2/DSP_A_B_DATA_INST/B2_DATA[7]
                         net (fo=1, unplaced)         0.000     4.796    uport2/uport2/DSP_A_B_DATA.B2_DATA<7>
                                                                      r  uport2/uport2/DSP_PREADD_DATA_INST/B2_DATA[7]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[7]_B2B1[7])
                                                      0.066     4.862 r  uport2/uport2/DSP_PREADD_DATA_INST/B2B1[7]
                         net (fo=1, unplaced)         0.000     4.862    uport2/uport2/DSP_PREADD_DATA.B2B1<7>
                                                                      r  uport2/uport2/DSP_MULTIPLIER_INST/B2B1[7]
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[7]_V[6])
                                                      0.454     5.316 f  uport2/uport2/DSP_MULTIPLIER_INST/V[6]
                         net (fo=1, unplaced)         0.000     5.316    uport2/uport2/DSP_MULTIPLIER.V<6>
                                                                      f  uport2/uport2/DSP_M_DATA_INST/V[6]
                         DSP_M_DATA (Prop_DSP_M_DATA_V[6]_V_DATA[6])
                                                      0.100     5.416 r  uport2/uport2/DSP_M_DATA_INST/V_DATA[6]
                         net (fo=1, unplaced)         0.000     5.416    uport2/uport2/DSP_M_DATA.V_DATA<6>
                                                                      r  uport2/uport2/DSP_ALU_INST/V_DATA[6]
                         DSP_ALU (Prop_DSP_ALU_V_DATA[6]_ALU_OUT[6])
                                                      0.537     5.953 f  uport2/uport2/DSP_ALU_INST/ALU_OUT[6]
                         net (fo=1, unplaced)         0.000     5.953    uport2/uport2/DSP_ALU.ALU_OUT<6>
                                                                      f  uport2/uport2/DSP_OUTPUT_INST/ALU_OUT[6]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[6]_P[6])
                                                      0.071     6.024 r  uport2/uport2/DSP_OUTPUT_INST/P[6]
                         net (fo=1, unplaced)         0.270     6.294    n_99_uport2/uport2
                                                                      r  uport[31]_i_71/I1
                         LUT2 (Prop_LUT2_I1_O)        0.037     6.331 r  uport[31]_i_71/O
                         net (fo=1, unplaced)         0.000     6.331    n_0_uport[31]_i_71
                                                                      r  uport_reg[31]_i_53/S[7]
                         CARRY8 (Prop_CARRY8_S[7]_CO[7])
                                                      0.178     6.509 r  uport_reg[31]_i_53/CO[7]
                         net (fo=1, unplaced)         0.013     6.522    n_0_uport_reg[31]_i_53
                                                                      r  uport_reg[31]_i_51/CI
                         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     6.627 r  uport_reg[31]_i_51/O[0]
                         net (fo=3, unplaced)         0.291     6.918    n_15_uport_reg[31]_i_51
                                                                      r  uport[31]_i_34/I1
                         LUT6 (Prop_LUT6_I1_O)        0.034     6.952 r  uport[31]_i_34/O
                         net (fo=1, unplaced)         0.000     6.952    n_0_uport[31]_i_34
                                                                      r  uport_reg[31]_i_2/S[0]
                         CARRY8 (Prop_CARRY8_S[0]_O[5])
                                                      0.348     7.300 r  uport_reg[31]_i_2/O[5]
                         net (fo=2, unplaced)         0.270     7.570    temp/temp/B[12]
                         DSP_A_B_DATA                                 r  temp/temp/DSP_A_B_DATA_INST/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk
                         net (fo=0)                   0.000     7.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.219     7.219 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     7.219    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     7.219 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.256     7.476    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.059     7.535 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, unplaced)       0.256     7.791    temp/temp/CLK
                                                                      r  temp/temp/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.331     8.122    
                         clock uncertainty           -0.035     8.087    
                         DSP_A_B_DATA (Setup_DSP_A_B_DATA_CLK_B[12])
                                                     -0.293     7.794    temp/temp/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          7.794    
                         arrival time                          -7.570    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.254ns  (required time - arrival time)
  Source:                 temp__0/temp/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            temp/temp/DSP_A_B_DATA_INST/B[11]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.404ns  (logic 4.704ns (73.451%)  route 1.700ns (26.549%))
  Logic Levels:           20  (CARRY8=5 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=2 DSP_MULTIPLIER=2 DSP_OUTPUT=3 DSP_PREADD_DATA=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.791ns = ( 7.791 - 7.000 ) 
    Source Clock Delay      (SCD):    1.136ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.529     0.529 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.529    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.529 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.270     0.799    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.067     0.866 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, unplaced)       0.270     1.136    temp__0/temp/CLK
                                                                      r  temp__0/temp/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_A2_DATA[12])
                                                      0.212     1.348 r  temp__0/temp/DSP_A_B_DATA_INST/A2_DATA[12]
                         net (fo=1, unplaced)         0.000     1.348    temp__0/temp/DSP_A_B_DATA.A2_DATA<12>
                                                                      r  temp__0/temp/DSP_PREADD_DATA_INST/A2_DATA[12]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[12]_A2A1[12])
                                                      0.118     1.466 r  temp__0/temp/DSP_PREADD_DATA_INST/A2A1[12]
                         net (fo=1, unplaced)         0.000     1.466    temp__0/temp/DSP_PREADD_DATA.A2A1<12>
                                                                      r  temp__0/temp/DSP_MULTIPLIER_INST/A2A1[12]
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[12]_U[25])
                                                      0.647     2.113 f  temp__0/temp/DSP_MULTIPLIER_INST/U[25]
                         net (fo=1, unplaced)         0.000     2.113    temp__0/temp/DSP_MULTIPLIER.U<25>
                                                                      f  temp__0/temp/DSP_M_DATA_INST/U[25]
                         DSP_M_DATA (Prop_DSP_M_DATA_U[25]_U_DATA[25])
                                                      0.059     2.172 r  temp__0/temp/DSP_M_DATA_INST/U_DATA[25]
                         net (fo=1, unplaced)         0.000     2.172    temp__0/temp/DSP_M_DATA.U_DATA<25>
                                                                      r  temp__0/temp/DSP_ALU_INST/U_DATA[25]
                         DSP_ALU (Prop_DSP_ALU_U_DATA[25]_ALU_OUT[47])
                                                      0.540     2.712 f  temp__0/temp/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     2.712    temp__0/temp/DSP_ALU.ALU_OUT<47>
                                                                      f  temp__0/temp/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.076     2.788 r  temp__0/temp/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.034     2.822    temp__1/temp/PCIN[47]
                                                                      r  temp__1/temp/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[1])
                                                      0.416     3.238 f  temp__1/temp/DSP_ALU_INST/ALU_OUT[1]
                         net (fo=1, unplaced)         0.000     3.238    temp__1/temp/DSP_ALU.ALU_OUT<1>
                                                                      f  temp__1/temp/DSP_OUTPUT_INST/ALU_OUT[1]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[1]_P[1])
                                                      0.141     3.379 r  temp__1/temp/DSP_OUTPUT_INST/P[1]
                         net (fo=2, unplaced)         0.540     3.918    n_104_temp__1/temp
                                                                      r  uport2_i_2__0/DI[2]
                         CARRY8 (Prop_CARRY8_DI[2]_CO[7])
                                                      0.315     4.233 r  uport2_i_2__0/CO[7]
                         net (fo=1, unplaced)         0.013     4.246    n_0_uport2_i_2__0
                                                                      r  uport2_i_1__0/CI
                         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     4.351 f  uport2_i_1__0/O[0]
                         net (fo=2, unplaced)         0.270     4.621    uport2/uport2/B[7]
                                                                      f  uport2/uport2/DSP_A_B_DATA_INST/B[7]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[7]_B2_DATA[7])
                                                      0.175     4.796 r  uport2/uport2/DSP_A_B_DATA_INST/B2_DATA[7]
                         net (fo=1, unplaced)         0.000     4.796    uport2/uport2/DSP_A_B_DATA.B2_DATA<7>
                                                                      r  uport2/uport2/DSP_PREADD_DATA_INST/B2_DATA[7]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[7]_B2B1[7])
                                                      0.066     4.862 r  uport2/uport2/DSP_PREADD_DATA_INST/B2B1[7]
                         net (fo=1, unplaced)         0.000     4.862    uport2/uport2/DSP_PREADD_DATA.B2B1<7>
                                                                      r  uport2/uport2/DSP_MULTIPLIER_INST/B2B1[7]
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[7]_V[6])
                                                      0.454     5.316 f  uport2/uport2/DSP_MULTIPLIER_INST/V[6]
                         net (fo=1, unplaced)         0.000     5.316    uport2/uport2/DSP_MULTIPLIER.V<6>
                                                                      f  uport2/uport2/DSP_M_DATA_INST/V[6]
                         DSP_M_DATA (Prop_DSP_M_DATA_V[6]_V_DATA[6])
                                                      0.100     5.416 r  uport2/uport2/DSP_M_DATA_INST/V_DATA[6]
                         net (fo=1, unplaced)         0.000     5.416    uport2/uport2/DSP_M_DATA.V_DATA<6>
                                                                      r  uport2/uport2/DSP_ALU_INST/V_DATA[6]
                         DSP_ALU (Prop_DSP_ALU_V_DATA[6]_ALU_OUT[6])
                                                      0.537     5.953 f  uport2/uport2/DSP_ALU_INST/ALU_OUT[6]
                         net (fo=1, unplaced)         0.000     5.953    uport2/uport2/DSP_ALU.ALU_OUT<6>
                                                                      f  uport2/uport2/DSP_OUTPUT_INST/ALU_OUT[6]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[6]_P[6])
                                                      0.071     6.024 r  uport2/uport2/DSP_OUTPUT_INST/P[6]
                         net (fo=1, unplaced)         0.270     6.294    n_99_uport2/uport2
                                                                      r  uport[31]_i_71/I1
                         LUT2 (Prop_LUT2_I1_O)        0.037     6.331 r  uport[31]_i_71/O
                         net (fo=1, unplaced)         0.000     6.331    n_0_uport[31]_i_71
                                                                      r  uport_reg[31]_i_53/S[7]
                         CARRY8 (Prop_CARRY8_S[7]_CO[7])
                                                      0.178     6.509 r  uport_reg[31]_i_53/CO[7]
                         net (fo=1, unplaced)         0.013     6.522    n_0_uport_reg[31]_i_53
                                                                      r  uport_reg[31]_i_51/CI
                         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     6.627 r  uport_reg[31]_i_51/O[0]
                         net (fo=3, unplaced)         0.291     6.918    n_15_uport_reg[31]_i_51
                                                                      r  uport[31]_i_34/I1
                         LUT6 (Prop_LUT6_I1_O)        0.034     6.952 r  uport[31]_i_34/O
                         net (fo=1, unplaced)         0.000     6.952    n_0_uport[31]_i_34
                                                                      r  uport_reg[31]_i_2/S[0]
                         CARRY8 (Prop_CARRY8_S[0]_O[4])
                                                      0.318     7.270 r  uport_reg[31]_i_2/O[4]
                         net (fo=2, unplaced)         0.270     7.540    temp/temp/B[11]
                         DSP_A_B_DATA                                 r  temp/temp/DSP_A_B_DATA_INST/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk
                         net (fo=0)                   0.000     7.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.219     7.219 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     7.219    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     7.219 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.256     7.476    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.059     7.535 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, unplaced)       0.256     7.791    temp/temp/CLK
                                                                      r  temp/temp/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.331     8.122    
                         clock uncertainty           -0.035     8.087    
                         DSP_A_B_DATA (Setup_DSP_A_B_DATA_CLK_B[11])
                                                     -0.293     7.794    temp/temp/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          7.794    
                         arrival time                          -7.540    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.259ns  (required time - arrival time)
  Source:                 temp__0/temp/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            temp/temp/DSP_A_B_DATA_INST/B[13]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.401ns  (logic 4.701ns (73.438%)  route 1.700ns (26.562%))
  Logic Levels:           20  (CARRY8=5 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=2 DSP_MULTIPLIER=2 DSP_OUTPUT=3 DSP_PREADD_DATA=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.791ns = ( 7.791 - 7.000 ) 
    Source Clock Delay      (SCD):    1.136ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.529     0.529 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.529    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.529 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.270     0.799    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.067     0.866 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, unplaced)       0.270     1.136    temp__0/temp/CLK
                                                                      r  temp__0/temp/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_A2_DATA[12])
                                                      0.212     1.348 r  temp__0/temp/DSP_A_B_DATA_INST/A2_DATA[12]
                         net (fo=1, unplaced)         0.000     1.348    temp__0/temp/DSP_A_B_DATA.A2_DATA<12>
                                                                      r  temp__0/temp/DSP_PREADD_DATA_INST/A2_DATA[12]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[12]_A2A1[12])
                                                      0.118     1.466 r  temp__0/temp/DSP_PREADD_DATA_INST/A2A1[12]
                         net (fo=1, unplaced)         0.000     1.466    temp__0/temp/DSP_PREADD_DATA.A2A1<12>
                                                                      r  temp__0/temp/DSP_MULTIPLIER_INST/A2A1[12]
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[12]_U[25])
                                                      0.647     2.113 f  temp__0/temp/DSP_MULTIPLIER_INST/U[25]
                         net (fo=1, unplaced)         0.000     2.113    temp__0/temp/DSP_MULTIPLIER.U<25>
                                                                      f  temp__0/temp/DSP_M_DATA_INST/U[25]
                         DSP_M_DATA (Prop_DSP_M_DATA_U[25]_U_DATA[25])
                                                      0.059     2.172 r  temp__0/temp/DSP_M_DATA_INST/U_DATA[25]
                         net (fo=1, unplaced)         0.000     2.172    temp__0/temp/DSP_M_DATA.U_DATA<25>
                                                                      r  temp__0/temp/DSP_ALU_INST/U_DATA[25]
                         DSP_ALU (Prop_DSP_ALU_U_DATA[25]_ALU_OUT[47])
                                                      0.540     2.712 f  temp__0/temp/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     2.712    temp__0/temp/DSP_ALU.ALU_OUT<47>
                                                                      f  temp__0/temp/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.076     2.788 r  temp__0/temp/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.034     2.822    temp__1/temp/PCIN[47]
                                                                      r  temp__1/temp/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[1])
                                                      0.416     3.238 f  temp__1/temp/DSP_ALU_INST/ALU_OUT[1]
                         net (fo=1, unplaced)         0.000     3.238    temp__1/temp/DSP_ALU.ALU_OUT<1>
                                                                      f  temp__1/temp/DSP_OUTPUT_INST/ALU_OUT[1]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[1]_P[1])
                                                      0.141     3.379 r  temp__1/temp/DSP_OUTPUT_INST/P[1]
                         net (fo=2, unplaced)         0.540     3.918    n_104_temp__1/temp
                                                                      r  uport2_i_2__0/DI[2]
                         CARRY8 (Prop_CARRY8_DI[2]_CO[7])
                                                      0.315     4.233 r  uport2_i_2__0/CO[7]
                         net (fo=1, unplaced)         0.013     4.246    n_0_uport2_i_2__0
                                                                      r  uport2_i_1__0/CI
                         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     4.351 f  uport2_i_1__0/O[0]
                         net (fo=2, unplaced)         0.270     4.621    uport2/uport2/B[7]
                                                                      f  uport2/uport2/DSP_A_B_DATA_INST/B[7]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[7]_B2_DATA[7])
                                                      0.175     4.796 r  uport2/uport2/DSP_A_B_DATA_INST/B2_DATA[7]
                         net (fo=1, unplaced)         0.000     4.796    uport2/uport2/DSP_A_B_DATA.B2_DATA<7>
                                                                      r  uport2/uport2/DSP_PREADD_DATA_INST/B2_DATA[7]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[7]_B2B1[7])
                                                      0.066     4.862 r  uport2/uport2/DSP_PREADD_DATA_INST/B2B1[7]
                         net (fo=1, unplaced)         0.000     4.862    uport2/uport2/DSP_PREADD_DATA.B2B1<7>
                                                                      r  uport2/uport2/DSP_MULTIPLIER_INST/B2B1[7]
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[7]_V[6])
                                                      0.454     5.316 f  uport2/uport2/DSP_MULTIPLIER_INST/V[6]
                         net (fo=1, unplaced)         0.000     5.316    uport2/uport2/DSP_MULTIPLIER.V<6>
                                                                      f  uport2/uport2/DSP_M_DATA_INST/V[6]
                         DSP_M_DATA (Prop_DSP_M_DATA_V[6]_V_DATA[6])
                                                      0.100     5.416 r  uport2/uport2/DSP_M_DATA_INST/V_DATA[6]
                         net (fo=1, unplaced)         0.000     5.416    uport2/uport2/DSP_M_DATA.V_DATA<6>
                                                                      r  uport2/uport2/DSP_ALU_INST/V_DATA[6]
                         DSP_ALU (Prop_DSP_ALU_V_DATA[6]_ALU_OUT[6])
                                                      0.537     5.953 f  uport2/uport2/DSP_ALU_INST/ALU_OUT[6]
                         net (fo=1, unplaced)         0.000     5.953    uport2/uport2/DSP_ALU.ALU_OUT<6>
                                                                      f  uport2/uport2/DSP_OUTPUT_INST/ALU_OUT[6]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[6]_P[6])
                                                      0.071     6.024 r  uport2/uport2/DSP_OUTPUT_INST/P[6]
                         net (fo=1, unplaced)         0.270     6.294    n_99_uport2/uport2
                                                                      r  uport[31]_i_71/I1
                         LUT2 (Prop_LUT2_I1_O)        0.037     6.331 r  uport[31]_i_71/O
                         net (fo=1, unplaced)         0.000     6.331    n_0_uport[31]_i_71
                                                                      r  uport_reg[31]_i_53/S[7]
                         CARRY8 (Prop_CARRY8_S[7]_CO[7])
                                                      0.178     6.509 r  uport_reg[31]_i_53/CO[7]
                         net (fo=1, unplaced)         0.013     6.522    n_0_uport_reg[31]_i_53
                                                                      r  uport_reg[31]_i_51/CI
                         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     6.627 r  uport_reg[31]_i_51/O[0]
                         net (fo=3, unplaced)         0.291     6.918    n_15_uport_reg[31]_i_51
                                                                      r  uport[31]_i_34/I1
                         LUT6 (Prop_LUT6_I1_O)        0.034     6.952 r  uport[31]_i_34/O
                         net (fo=1, unplaced)         0.000     6.952    n_0_uport[31]_i_34
                                                                      r  uport_reg[31]_i_2/S[0]
                         CARRY8 (Prop_CARRY8_S[0]_O[6])
                                                      0.315     7.267 r  uport_reg[31]_i_2/O[6]
                         net (fo=2, unplaced)         0.270     7.537    temp/temp/B[13]
                         DSP_A_B_DATA                                 r  temp/temp/DSP_A_B_DATA_INST/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk
                         net (fo=0)                   0.000     7.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.219     7.219 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     7.219    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     7.219 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.256     7.476    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.059     7.535 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, unplaced)       0.256     7.791    temp/temp/CLK
                                                                      r  temp/temp/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.331     8.122    
                         clock uncertainty           -0.035     8.087    
                         DSP_A_B_DATA (Setup_DSP_A_B_DATA_CLK_B[13])
                                                     -0.291     7.796    temp/temp/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          7.796    
                         arrival time                          -7.537    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.272ns  (required time - arrival time)
  Source:                 temp__0/temp/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            temp/temp/DSP_A_B_DATA_INST/B[14]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.444ns  (logic 4.744ns (73.616%)  route 1.700ns (26.384%))
  Logic Levels:           20  (CARRY8=5 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=2 DSP_MULTIPLIER=2 DSP_OUTPUT=3 DSP_PREADD_DATA=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.791ns = ( 7.791 - 7.000 ) 
    Source Clock Delay      (SCD):    1.136ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.529     0.529 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.529    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.529 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.270     0.799    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.067     0.866 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, unplaced)       0.270     1.136    temp__0/temp/CLK
                                                                      r  temp__0/temp/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_A2_DATA[12])
                                                      0.212     1.348 r  temp__0/temp/DSP_A_B_DATA_INST/A2_DATA[12]
                         net (fo=1, unplaced)         0.000     1.348    temp__0/temp/DSP_A_B_DATA.A2_DATA<12>
                                                                      r  temp__0/temp/DSP_PREADD_DATA_INST/A2_DATA[12]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[12]_A2A1[12])
                                                      0.118     1.466 r  temp__0/temp/DSP_PREADD_DATA_INST/A2A1[12]
                         net (fo=1, unplaced)         0.000     1.466    temp__0/temp/DSP_PREADD_DATA.A2A1<12>
                                                                      r  temp__0/temp/DSP_MULTIPLIER_INST/A2A1[12]
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[12]_U[25])
                                                      0.647     2.113 f  temp__0/temp/DSP_MULTIPLIER_INST/U[25]
                         net (fo=1, unplaced)         0.000     2.113    temp__0/temp/DSP_MULTIPLIER.U<25>
                                                                      f  temp__0/temp/DSP_M_DATA_INST/U[25]
                         DSP_M_DATA (Prop_DSP_M_DATA_U[25]_U_DATA[25])
                                                      0.059     2.172 r  temp__0/temp/DSP_M_DATA_INST/U_DATA[25]
                         net (fo=1, unplaced)         0.000     2.172    temp__0/temp/DSP_M_DATA.U_DATA<25>
                                                                      r  temp__0/temp/DSP_ALU_INST/U_DATA[25]
                         DSP_ALU (Prop_DSP_ALU_U_DATA[25]_ALU_OUT[47])
                                                      0.540     2.712 f  temp__0/temp/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     2.712    temp__0/temp/DSP_ALU.ALU_OUT<47>
                                                                      f  temp__0/temp/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.076     2.788 r  temp__0/temp/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.034     2.822    temp__1/temp/PCIN[47]
                                                                      r  temp__1/temp/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[1])
                                                      0.416     3.238 f  temp__1/temp/DSP_ALU_INST/ALU_OUT[1]
                         net (fo=1, unplaced)         0.000     3.238    temp__1/temp/DSP_ALU.ALU_OUT<1>
                                                                      f  temp__1/temp/DSP_OUTPUT_INST/ALU_OUT[1]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[1]_P[1])
                                                      0.141     3.379 r  temp__1/temp/DSP_OUTPUT_INST/P[1]
                         net (fo=2, unplaced)         0.540     3.918    n_104_temp__1/temp
                                                                      r  uport2_i_2__0/DI[2]
                         CARRY8 (Prop_CARRY8_DI[2]_CO[7])
                                                      0.315     4.233 r  uport2_i_2__0/CO[7]
                         net (fo=1, unplaced)         0.013     4.246    n_0_uport2_i_2__0
                                                                      r  uport2_i_1__0/CI
                         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     4.351 f  uport2_i_1__0/O[0]
                         net (fo=2, unplaced)         0.270     4.621    uport2/uport2/B[7]
                                                                      f  uport2/uport2/DSP_A_B_DATA_INST/B[7]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[7]_B2_DATA[7])
                                                      0.175     4.796 r  uport2/uport2/DSP_A_B_DATA_INST/B2_DATA[7]
                         net (fo=1, unplaced)         0.000     4.796    uport2/uport2/DSP_A_B_DATA.B2_DATA<7>
                                                                      r  uport2/uport2/DSP_PREADD_DATA_INST/B2_DATA[7]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[7]_B2B1[7])
                                                      0.066     4.862 r  uport2/uport2/DSP_PREADD_DATA_INST/B2B1[7]
                         net (fo=1, unplaced)         0.000     4.862    uport2/uport2/DSP_PREADD_DATA.B2B1<7>
                                                                      r  uport2/uport2/DSP_MULTIPLIER_INST/B2B1[7]
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[7]_V[6])
                                                      0.454     5.316 f  uport2/uport2/DSP_MULTIPLIER_INST/V[6]
                         net (fo=1, unplaced)         0.000     5.316    uport2/uport2/DSP_MULTIPLIER.V<6>
                                                                      f  uport2/uport2/DSP_M_DATA_INST/V[6]
                         DSP_M_DATA (Prop_DSP_M_DATA_V[6]_V_DATA[6])
                                                      0.100     5.416 r  uport2/uport2/DSP_M_DATA_INST/V_DATA[6]
                         net (fo=1, unplaced)         0.000     5.416    uport2/uport2/DSP_M_DATA.V_DATA<6>
                                                                      r  uport2/uport2/DSP_ALU_INST/V_DATA[6]
                         DSP_ALU (Prop_DSP_ALU_V_DATA[6]_ALU_OUT[6])
                                                      0.537     5.953 f  uport2/uport2/DSP_ALU_INST/ALU_OUT[6]
                         net (fo=1, unplaced)         0.000     5.953    uport2/uport2/DSP_ALU.ALU_OUT<6>
                                                                      f  uport2/uport2/DSP_OUTPUT_INST/ALU_OUT[6]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[6]_P[6])
                                                      0.071     6.024 r  uport2/uport2/DSP_OUTPUT_INST/P[6]
                         net (fo=1, unplaced)         0.270     6.294    n_99_uport2/uport2
                                                                      r  uport[31]_i_71/I1
                         LUT2 (Prop_LUT2_I1_O)        0.037     6.331 r  uport[31]_i_71/O
                         net (fo=1, unplaced)         0.000     6.331    n_0_uport[31]_i_71
                                                                      r  uport_reg[31]_i_53/S[7]
                         CARRY8 (Prop_CARRY8_S[7]_CO[7])
                                                      0.178     6.509 r  uport_reg[31]_i_53/CO[7]
                         net (fo=1, unplaced)         0.013     6.522    n_0_uport_reg[31]_i_53
                                                                      r  uport_reg[31]_i_51/CI
                         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     6.627 r  uport_reg[31]_i_51/O[0]
                         net (fo=3, unplaced)         0.291     6.918    n_15_uport_reg[31]_i_51
                                                                      r  uport[31]_i_34/I1
                         LUT6 (Prop_LUT6_I1_O)        0.034     6.952 r  uport[31]_i_34/O
                         net (fo=1, unplaced)         0.000     6.952    n_0_uport[31]_i_34
                                                                      r  uport_reg[31]_i_2/S[0]
                         CARRY8 (Prop_CARRY8_S[0]_O[7])
                                                      0.358     7.310 r  uport_reg[31]_i_2/O[7]
                         net (fo=2, unplaced)         0.270     7.580    temp/temp/B[14]
                         DSP_A_B_DATA                                 r  temp/temp/DSP_A_B_DATA_INST/B[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk
                         net (fo=0)                   0.000     7.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.219     7.219 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     7.219    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     7.219 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.256     7.476    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.059     7.535 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, unplaced)       0.256     7.791    temp/temp/CLK
                                                                      r  temp/temp/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.331     8.122    
                         clock uncertainty           -0.035     8.087    
                         DSP_A_B_DATA (Setup_DSP_A_B_DATA_CLK_B[14])
                                                     -0.235     7.852    temp/temp/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          7.852    
                         arrival time                          -7.580    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.411ns  (required time - arrival time)
  Source:                 temp__0/temp/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            temp/temp/DSP_A_B_DATA_INST/B[10]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.342ns  (logic 4.642ns (73.191%)  route 1.700ns (26.809%))
  Logic Levels:           20  (CARRY8=5 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=2 DSP_MULTIPLIER=2 DSP_OUTPUT=3 DSP_PREADD_DATA=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.791ns = ( 7.791 - 7.000 ) 
    Source Clock Delay      (SCD):    1.136ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.529     0.529 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.529    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.529 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.270     0.799    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.067     0.866 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, unplaced)       0.270     1.136    temp__0/temp/CLK
                                                                      r  temp__0/temp/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_A2_DATA[12])
                                                      0.212     1.348 r  temp__0/temp/DSP_A_B_DATA_INST/A2_DATA[12]
                         net (fo=1, unplaced)         0.000     1.348    temp__0/temp/DSP_A_B_DATA.A2_DATA<12>
                                                                      r  temp__0/temp/DSP_PREADD_DATA_INST/A2_DATA[12]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[12]_A2A1[12])
                                                      0.118     1.466 r  temp__0/temp/DSP_PREADD_DATA_INST/A2A1[12]
                         net (fo=1, unplaced)         0.000     1.466    temp__0/temp/DSP_PREADD_DATA.A2A1<12>
                                                                      r  temp__0/temp/DSP_MULTIPLIER_INST/A2A1[12]
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[12]_U[25])
                                                      0.647     2.113 f  temp__0/temp/DSP_MULTIPLIER_INST/U[25]
                         net (fo=1, unplaced)         0.000     2.113    temp__0/temp/DSP_MULTIPLIER.U<25>
                                                                      f  temp__0/temp/DSP_M_DATA_INST/U[25]
                         DSP_M_DATA (Prop_DSP_M_DATA_U[25]_U_DATA[25])
                                                      0.059     2.172 r  temp__0/temp/DSP_M_DATA_INST/U_DATA[25]
                         net (fo=1, unplaced)         0.000     2.172    temp__0/temp/DSP_M_DATA.U_DATA<25>
                                                                      r  temp__0/temp/DSP_ALU_INST/U_DATA[25]
                         DSP_ALU (Prop_DSP_ALU_U_DATA[25]_ALU_OUT[47])
                                                      0.540     2.712 f  temp__0/temp/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     2.712    temp__0/temp/DSP_ALU.ALU_OUT<47>
                                                                      f  temp__0/temp/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.076     2.788 r  temp__0/temp/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.034     2.822    temp__1/temp/PCIN[47]
                                                                      r  temp__1/temp/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[1])
                                                      0.416     3.238 f  temp__1/temp/DSP_ALU_INST/ALU_OUT[1]
                         net (fo=1, unplaced)         0.000     3.238    temp__1/temp/DSP_ALU.ALU_OUT<1>
                                                                      f  temp__1/temp/DSP_OUTPUT_INST/ALU_OUT[1]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[1]_P[1])
                                                      0.141     3.379 r  temp__1/temp/DSP_OUTPUT_INST/P[1]
                         net (fo=2, unplaced)         0.540     3.918    n_104_temp__1/temp
                                                                      r  uport2_i_2__0/DI[2]
                         CARRY8 (Prop_CARRY8_DI[2]_CO[7])
                                                      0.315     4.233 r  uport2_i_2__0/CO[7]
                         net (fo=1, unplaced)         0.013     4.246    n_0_uport2_i_2__0
                                                                      r  uport2_i_1__0/CI
                         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     4.351 f  uport2_i_1__0/O[0]
                         net (fo=2, unplaced)         0.270     4.621    uport2/uport2/B[7]
                                                                      f  uport2/uport2/DSP_A_B_DATA_INST/B[7]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[7]_B2_DATA[7])
                                                      0.175     4.796 r  uport2/uport2/DSP_A_B_DATA_INST/B2_DATA[7]
                         net (fo=1, unplaced)         0.000     4.796    uport2/uport2/DSP_A_B_DATA.B2_DATA<7>
                                                                      r  uport2/uport2/DSP_PREADD_DATA_INST/B2_DATA[7]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[7]_B2B1[7])
                                                      0.066     4.862 r  uport2/uport2/DSP_PREADD_DATA_INST/B2B1[7]
                         net (fo=1, unplaced)         0.000     4.862    uport2/uport2/DSP_PREADD_DATA.B2B1<7>
                                                                      r  uport2/uport2/DSP_MULTIPLIER_INST/B2B1[7]
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[7]_V[6])
                                                      0.454     5.316 f  uport2/uport2/DSP_MULTIPLIER_INST/V[6]
                         net (fo=1, unplaced)         0.000     5.316    uport2/uport2/DSP_MULTIPLIER.V<6>
                                                                      f  uport2/uport2/DSP_M_DATA_INST/V[6]
                         DSP_M_DATA (Prop_DSP_M_DATA_V[6]_V_DATA[6])
                                                      0.100     5.416 r  uport2/uport2/DSP_M_DATA_INST/V_DATA[6]
                         net (fo=1, unplaced)         0.000     5.416    uport2/uport2/DSP_M_DATA.V_DATA<6>
                                                                      r  uport2/uport2/DSP_ALU_INST/V_DATA[6]
                         DSP_ALU (Prop_DSP_ALU_V_DATA[6]_ALU_OUT[6])
                                                      0.537     5.953 f  uport2/uport2/DSP_ALU_INST/ALU_OUT[6]
                         net (fo=1, unplaced)         0.000     5.953    uport2/uport2/DSP_ALU.ALU_OUT<6>
                                                                      f  uport2/uport2/DSP_OUTPUT_INST/ALU_OUT[6]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[6]_P[6])
                                                      0.071     6.024 r  uport2/uport2/DSP_OUTPUT_INST/P[6]
                         net (fo=1, unplaced)         0.270     6.294    n_99_uport2/uport2
                                                                      r  uport[31]_i_71/I1
                         LUT2 (Prop_LUT2_I1_O)        0.037     6.331 r  uport[31]_i_71/O
                         net (fo=1, unplaced)         0.000     6.331    n_0_uport[31]_i_71
                                                                      r  uport_reg[31]_i_53/S[7]
                         CARRY8 (Prop_CARRY8_S[7]_CO[7])
                                                      0.178     6.509 r  uport_reg[31]_i_53/CO[7]
                         net (fo=1, unplaced)         0.013     6.522    n_0_uport_reg[31]_i_53
                                                                      r  uport_reg[31]_i_51/CI
                         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     6.627 r  uport_reg[31]_i_51/O[0]
                         net (fo=3, unplaced)         0.291     6.918    n_15_uport_reg[31]_i_51
                                                                      r  uport[31]_i_34/I1
                         LUT6 (Prop_LUT6_I1_O)        0.034     6.952 r  uport[31]_i_34/O
                         net (fo=1, unplaced)         0.000     6.952    n_0_uport[31]_i_34
                                                                      r  uport_reg[31]_i_2/S[0]
                         CARRY8 (Prop_CARRY8_S[0]_O[3])
                                                      0.256     7.208 r  uport_reg[31]_i_2/O[3]
                         net (fo=2, unplaced)         0.270     7.478    temp/temp/B[10]
                         DSP_A_B_DATA                                 r  temp/temp/DSP_A_B_DATA_INST/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk
                         net (fo=0)                   0.000     7.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.219     7.219 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     7.219    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     7.219 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.256     7.476    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.059     7.535 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, unplaced)       0.256     7.791    temp/temp/CLK
                                                                      r  temp/temp/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.331     8.122    
                         clock uncertainty           -0.035     8.087    
                         DSP_A_B_DATA (Setup_DSP_A_B_DATA_CLK_B[10])
                                                     -0.198     7.889    temp/temp/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          7.889    
                         arrival time                          -7.478    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.432ns  (required time - arrival time)
  Source:                 temp__0/temp/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            temp/temp/DSP_A_B_DATA_INST/B[9]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.312ns  (logic 4.612ns (73.064%)  route 1.700ns (26.936%))
  Logic Levels:           20  (CARRY8=5 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=2 DSP_MULTIPLIER=2 DSP_OUTPUT=3 DSP_PREADD_DATA=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.791ns = ( 7.791 - 7.000 ) 
    Source Clock Delay      (SCD):    1.136ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.529     0.529 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.529    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.529 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.270     0.799    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.067     0.866 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, unplaced)       0.270     1.136    temp__0/temp/CLK
                                                                      r  temp__0/temp/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_A2_DATA[12])
                                                      0.212     1.348 r  temp__0/temp/DSP_A_B_DATA_INST/A2_DATA[12]
                         net (fo=1, unplaced)         0.000     1.348    temp__0/temp/DSP_A_B_DATA.A2_DATA<12>
                                                                      r  temp__0/temp/DSP_PREADD_DATA_INST/A2_DATA[12]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[12]_A2A1[12])
                                                      0.118     1.466 r  temp__0/temp/DSP_PREADD_DATA_INST/A2A1[12]
                         net (fo=1, unplaced)         0.000     1.466    temp__0/temp/DSP_PREADD_DATA.A2A1<12>
                                                                      r  temp__0/temp/DSP_MULTIPLIER_INST/A2A1[12]
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[12]_U[25])
                                                      0.647     2.113 f  temp__0/temp/DSP_MULTIPLIER_INST/U[25]
                         net (fo=1, unplaced)         0.000     2.113    temp__0/temp/DSP_MULTIPLIER.U<25>
                                                                      f  temp__0/temp/DSP_M_DATA_INST/U[25]
                         DSP_M_DATA (Prop_DSP_M_DATA_U[25]_U_DATA[25])
                                                      0.059     2.172 r  temp__0/temp/DSP_M_DATA_INST/U_DATA[25]
                         net (fo=1, unplaced)         0.000     2.172    temp__0/temp/DSP_M_DATA.U_DATA<25>
                                                                      r  temp__0/temp/DSP_ALU_INST/U_DATA[25]
                         DSP_ALU (Prop_DSP_ALU_U_DATA[25]_ALU_OUT[47])
                                                      0.540     2.712 f  temp__0/temp/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     2.712    temp__0/temp/DSP_ALU.ALU_OUT<47>
                                                                      f  temp__0/temp/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.076     2.788 r  temp__0/temp/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.034     2.822    temp__1/temp/PCIN[47]
                                                                      r  temp__1/temp/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[1])
                                                      0.416     3.238 f  temp__1/temp/DSP_ALU_INST/ALU_OUT[1]
                         net (fo=1, unplaced)         0.000     3.238    temp__1/temp/DSP_ALU.ALU_OUT<1>
                                                                      f  temp__1/temp/DSP_OUTPUT_INST/ALU_OUT[1]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[1]_P[1])
                                                      0.141     3.379 r  temp__1/temp/DSP_OUTPUT_INST/P[1]
                         net (fo=2, unplaced)         0.540     3.918    n_104_temp__1/temp
                                                                      r  uport2_i_2__0/DI[2]
                         CARRY8 (Prop_CARRY8_DI[2]_CO[7])
                                                      0.315     4.233 r  uport2_i_2__0/CO[7]
                         net (fo=1, unplaced)         0.013     4.246    n_0_uport2_i_2__0
                                                                      r  uport2_i_1__0/CI
                         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     4.351 f  uport2_i_1__0/O[0]
                         net (fo=2, unplaced)         0.270     4.621    uport2/uport2/B[7]
                                                                      f  uport2/uport2/DSP_A_B_DATA_INST/B[7]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[7]_B2_DATA[7])
                                                      0.175     4.796 r  uport2/uport2/DSP_A_B_DATA_INST/B2_DATA[7]
                         net (fo=1, unplaced)         0.000     4.796    uport2/uport2/DSP_A_B_DATA.B2_DATA<7>
                                                                      r  uport2/uport2/DSP_PREADD_DATA_INST/B2_DATA[7]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[7]_B2B1[7])
                                                      0.066     4.862 r  uport2/uport2/DSP_PREADD_DATA_INST/B2B1[7]
                         net (fo=1, unplaced)         0.000     4.862    uport2/uport2/DSP_PREADD_DATA.B2B1<7>
                                                                      r  uport2/uport2/DSP_MULTIPLIER_INST/B2B1[7]
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[7]_V[6])
                                                      0.454     5.316 f  uport2/uport2/DSP_MULTIPLIER_INST/V[6]
                         net (fo=1, unplaced)         0.000     5.316    uport2/uport2/DSP_MULTIPLIER.V<6>
                                                                      f  uport2/uport2/DSP_M_DATA_INST/V[6]
                         DSP_M_DATA (Prop_DSP_M_DATA_V[6]_V_DATA[6])
                                                      0.100     5.416 r  uport2/uport2/DSP_M_DATA_INST/V_DATA[6]
                         net (fo=1, unplaced)         0.000     5.416    uport2/uport2/DSP_M_DATA.V_DATA<6>
                                                                      r  uport2/uport2/DSP_ALU_INST/V_DATA[6]
                         DSP_ALU (Prop_DSP_ALU_V_DATA[6]_ALU_OUT[6])
                                                      0.537     5.953 f  uport2/uport2/DSP_ALU_INST/ALU_OUT[6]
                         net (fo=1, unplaced)         0.000     5.953    uport2/uport2/DSP_ALU.ALU_OUT<6>
                                                                      f  uport2/uport2/DSP_OUTPUT_INST/ALU_OUT[6]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[6]_P[6])
                                                      0.071     6.024 r  uport2/uport2/DSP_OUTPUT_INST/P[6]
                         net (fo=1, unplaced)         0.270     6.294    n_99_uport2/uport2
                                                                      r  uport[31]_i_71/I1
                         LUT2 (Prop_LUT2_I1_O)        0.037     6.331 r  uport[31]_i_71/O
                         net (fo=1, unplaced)         0.000     6.331    n_0_uport[31]_i_71
                                                                      r  uport_reg[31]_i_53/S[7]
                         CARRY8 (Prop_CARRY8_S[7]_CO[7])
                                                      0.178     6.509 r  uport_reg[31]_i_53/CO[7]
                         net (fo=1, unplaced)         0.013     6.522    n_0_uport_reg[31]_i_53
                                                                      r  uport_reg[31]_i_51/CI
                         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     6.627 r  uport_reg[31]_i_51/O[0]
                         net (fo=3, unplaced)         0.291     6.918    n_15_uport_reg[31]_i_51
                                                                      r  uport[31]_i_34/I1
                         LUT6 (Prop_LUT6_I1_O)        0.034     6.952 r  uport[31]_i_34/O
                         net (fo=1, unplaced)         0.000     6.952    n_0_uport[31]_i_34
                                                                      r  uport_reg[31]_i_2/S[0]
                         CARRY8 (Prop_CARRY8_S[0]_O[2])
                                                      0.226     7.178 r  uport_reg[31]_i_2/O[2]
                         net (fo=2, unplaced)         0.270     7.448    temp/temp/B[9]
                         DSP_A_B_DATA                                 r  temp/temp/DSP_A_B_DATA_INST/B[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk
                         net (fo=0)                   0.000     7.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.219     7.219 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     7.219    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     7.219 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.256     7.476    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.059     7.535 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, unplaced)       0.256     7.791    temp/temp/CLK
                                                                      r  temp/temp/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.331     8.122    
                         clock uncertainty           -0.035     8.087    
                         DSP_A_B_DATA (Setup_DSP_A_B_DATA_CLK_B[9])
                                                     -0.207     7.880    temp/temp/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          7.880    
                         arrival time                          -7.448    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.500ns  (required time - arrival time)
  Source:                 temp__0/temp/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            temp/temp/DSP_A_B_DATA_INST/B[8]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.228ns  (logic 4.584ns (73.600%)  route 1.644ns (26.400%))
  Logic Levels:           19  (CARRY8=4 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=2 DSP_MULTIPLIER=2 DSP_OUTPUT=3 DSP_PREADD_DATA=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.791ns = ( 7.791 - 7.000 ) 
    Source Clock Delay      (SCD):    1.136ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.529     0.529 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.529    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.529 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.270     0.799    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.067     0.866 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, unplaced)       0.270     1.136    temp__0/temp/CLK
                                                                      r  temp__0/temp/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_A2_DATA[12])
                                                      0.212     1.348 r  temp__0/temp/DSP_A_B_DATA_INST/A2_DATA[12]
                         net (fo=1, unplaced)         0.000     1.348    temp__0/temp/DSP_A_B_DATA.A2_DATA<12>
                                                                      r  temp__0/temp/DSP_PREADD_DATA_INST/A2_DATA[12]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[12]_A2A1[12])
                                                      0.118     1.466 r  temp__0/temp/DSP_PREADD_DATA_INST/A2A1[12]
                         net (fo=1, unplaced)         0.000     1.466    temp__0/temp/DSP_PREADD_DATA.A2A1<12>
                                                                      r  temp__0/temp/DSP_MULTIPLIER_INST/A2A1[12]
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[12]_U[25])
                                                      0.647     2.113 f  temp__0/temp/DSP_MULTIPLIER_INST/U[25]
                         net (fo=1, unplaced)         0.000     2.113    temp__0/temp/DSP_MULTIPLIER.U<25>
                                                                      f  temp__0/temp/DSP_M_DATA_INST/U[25]
                         DSP_M_DATA (Prop_DSP_M_DATA_U[25]_U_DATA[25])
                                                      0.059     2.172 r  temp__0/temp/DSP_M_DATA_INST/U_DATA[25]
                         net (fo=1, unplaced)         0.000     2.172    temp__0/temp/DSP_M_DATA.U_DATA<25>
                                                                      r  temp__0/temp/DSP_ALU_INST/U_DATA[25]
                         DSP_ALU (Prop_DSP_ALU_U_DATA[25]_ALU_OUT[47])
                                                      0.540     2.712 f  temp__0/temp/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     2.712    temp__0/temp/DSP_ALU.ALU_OUT<47>
                                                                      f  temp__0/temp/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.076     2.788 r  temp__0/temp/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.034     2.822    temp__1/temp/PCIN[47]
                                                                      r  temp__1/temp/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[0])
                                                      0.389     3.211 f  temp__1/temp/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, unplaced)         0.000     3.211    temp__1/temp/DSP_ALU.ALU_OUT<0>
                                                                      f  temp__1/temp/DSP_OUTPUT_INST/ALU_OUT[0]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.155     3.366 r  temp__1/temp/DSP_OUTPUT_INST/P[0]
                         net (fo=2, unplaced)         0.540     3.905    n_105_temp__1/temp
                                                                      r  uport2_i_2__0/DI[1]
                         CARRY8 (Prop_CARRY8_DI[1]_O[4])
                                                      0.233     4.138 f  uport2_i_2__0/O[4]
                         net (fo=2, unplaced)         0.270     4.408    uport2/uport2/B[3]
                                                                      f  uport2/uport2/DSP_A_B_DATA_INST/B[3]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[3]_B2_DATA[3])
                                                      0.210     4.618 r  uport2/uport2/DSP_A_B_DATA_INST/B2_DATA[3]
                         net (fo=1, unplaced)         0.000     4.618    uport2/uport2/DSP_A_B_DATA.B2_DATA<3>
                                                                      r  uport2/uport2/DSP_PREADD_DATA_INST/B2_DATA[3]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[3]_B2B1[3])
                                                      0.077     4.695 r  uport2/uport2/DSP_PREADD_DATA_INST/B2B1[3]
                         net (fo=1, unplaced)         0.000     4.695    uport2/uport2/DSP_PREADD_DATA.B2B1<3>
                                                                      r  uport2/uport2/DSP_MULTIPLIER_INST/B2B1[3]
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[3]_U[2])
                                                      0.497     5.192 f  uport2/uport2/DSP_MULTIPLIER_INST/U[2]
                         net (fo=1, unplaced)         0.000     5.192    uport2/uport2/DSP_MULTIPLIER.U<2>
                                                                      f  uport2/uport2/DSP_M_DATA_INST/U[2]
                         DSP_M_DATA (Prop_DSP_M_DATA_U[2]_U_DATA[2])
                                                      0.070     5.262 r  uport2/uport2/DSP_M_DATA_INST/U_DATA[2]
                         net (fo=1, unplaced)         0.000     5.262    uport2/uport2/DSP_M_DATA.U_DATA<2>
                                                                      r  uport2/uport2/DSP_ALU_INST/U_DATA[2]
                         DSP_ALU (Prop_DSP_ALU_U_DATA[2]_ALU_OUT[2])
                                                      0.493     5.755 f  uport2/uport2/DSP_ALU_INST/ALU_OUT[2]
                         net (fo=1, unplaced)         0.000     5.755    uport2/uport2/DSP_ALU.ALU_OUT<2>
                                                                      f  uport2/uport2/DSP_OUTPUT_INST/ALU_OUT[2]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[2]_P[2])
                                                      0.104     5.859 r  uport2/uport2/DSP_OUTPUT_INST/P[2]
                         net (fo=1, unplaced)         0.270     6.129    n_103_uport2/uport2
                                                                      r  uport[31]_i_75/I1
                         LUT2 (Prop_LUT2_I1_O)        0.037     6.166 r  uport[31]_i_75/O
                         net (fo=1, unplaced)         0.000     6.166    n_0_uport[31]_i_75
                                                                      r  uport_reg[31]_i_53/S[3]
                         CARRY8 (Prop_CARRY8_S[3]_O[5])
                                                      0.253     6.419 r  uport_reg[31]_i_53/O[5]
                         net (fo=3, unplaced)         0.261     6.680    n_10_uport_reg[31]_i_53
                                                                      r  uport[23]_i_12/I1
                         LUT6 (Prop_LUT6_I1_O)        0.037     6.717 r  uport[23]_i_12/O
                         net (fo=1, unplaced)         0.000     6.717    n_0_uport[23]_i_12
                                                                      r  uport_reg[23]_i_1/S[5]
                         CARRY8 (Prop_CARRY8_S[5]_CO[7])
                                                      0.243     6.960 r  uport_reg[23]_i_1/CO[7]
                         net (fo=1, unplaced)         0.000     6.960    n_0_uport_reg[23]_i_1
                                                                      r  uport_reg[31]_i_2/CI
                         CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.134     7.094 r  uport_reg[31]_i_2/O[1]
                         net (fo=2, unplaced)         0.270     7.364    temp/temp/B[8]
                         DSP_A_B_DATA                                 r  temp/temp/DSP_A_B_DATA_INST/B[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk
                         net (fo=0)                   0.000     7.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.219     7.219 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     7.219    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     7.219 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.256     7.476    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.059     7.535 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, unplaced)       0.256     7.791    temp/temp/CLK
                                                                      r  temp/temp/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.331     8.122    
                         clock uncertainty           -0.035     8.087    
                         DSP_A_B_DATA (Setup_DSP_A_B_DATA_CLK_B[8])
                                                     -0.223     7.864    temp/temp/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          7.864    
                         arrival time                          -7.364    
  -------------------------------------------------------------------
                         slack                                  0.500    

Slack (MET) :             0.559ns  (required time - arrival time)
  Source:                 temp__0/temp/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            temp/temp/DSP_A_B_DATA_INST/B[7]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.199ns  (logic 4.555ns (73.476%)  route 1.644ns (26.524%))
  Logic Levels:           19  (CARRY8=4 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=2 DSP_MULTIPLIER=2 DSP_OUTPUT=3 DSP_PREADD_DATA=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.791ns = ( 7.791 - 7.000 ) 
    Source Clock Delay      (SCD):    1.136ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.529     0.529 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.529    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.529 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.270     0.799    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.067     0.866 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, unplaced)       0.270     1.136    temp__0/temp/CLK
                                                                      r  temp__0/temp/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_A2_DATA[12])
                                                      0.212     1.348 r  temp__0/temp/DSP_A_B_DATA_INST/A2_DATA[12]
                         net (fo=1, unplaced)         0.000     1.348    temp__0/temp/DSP_A_B_DATA.A2_DATA<12>
                                                                      r  temp__0/temp/DSP_PREADD_DATA_INST/A2_DATA[12]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[12]_A2A1[12])
                                                      0.118     1.466 r  temp__0/temp/DSP_PREADD_DATA_INST/A2A1[12]
                         net (fo=1, unplaced)         0.000     1.466    temp__0/temp/DSP_PREADD_DATA.A2A1<12>
                                                                      r  temp__0/temp/DSP_MULTIPLIER_INST/A2A1[12]
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[12]_U[25])
                                                      0.647     2.113 f  temp__0/temp/DSP_MULTIPLIER_INST/U[25]
                         net (fo=1, unplaced)         0.000     2.113    temp__0/temp/DSP_MULTIPLIER.U<25>
                                                                      f  temp__0/temp/DSP_M_DATA_INST/U[25]
                         DSP_M_DATA (Prop_DSP_M_DATA_U[25]_U_DATA[25])
                                                      0.059     2.172 r  temp__0/temp/DSP_M_DATA_INST/U_DATA[25]
                         net (fo=1, unplaced)         0.000     2.172    temp__0/temp/DSP_M_DATA.U_DATA<25>
                                                                      r  temp__0/temp/DSP_ALU_INST/U_DATA[25]
                         DSP_ALU (Prop_DSP_ALU_U_DATA[25]_ALU_OUT[47])
                                                      0.540     2.712 f  temp__0/temp/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     2.712    temp__0/temp/DSP_ALU.ALU_OUT<47>
                                                                      f  temp__0/temp/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.076     2.788 r  temp__0/temp/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.034     2.822    temp__1/temp/PCIN[47]
                                                                      r  temp__1/temp/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[0])
                                                      0.389     3.211 f  temp__1/temp/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, unplaced)         0.000     3.211    temp__1/temp/DSP_ALU.ALU_OUT<0>
                                                                      f  temp__1/temp/DSP_OUTPUT_INST/ALU_OUT[0]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.155     3.366 r  temp__1/temp/DSP_OUTPUT_INST/P[0]
                         net (fo=2, unplaced)         0.540     3.905    n_105_temp__1/temp
                                                                      r  uport2_i_2__0/DI[1]
                         CARRY8 (Prop_CARRY8_DI[1]_O[4])
                                                      0.233     4.138 f  uport2_i_2__0/O[4]
                         net (fo=2, unplaced)         0.270     4.408    uport2/uport2/B[3]
                                                                      f  uport2/uport2/DSP_A_B_DATA_INST/B[3]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[3]_B2_DATA[3])
                                                      0.210     4.618 r  uport2/uport2/DSP_A_B_DATA_INST/B2_DATA[3]
                         net (fo=1, unplaced)         0.000     4.618    uport2/uport2/DSP_A_B_DATA.B2_DATA<3>
                                                                      r  uport2/uport2/DSP_PREADD_DATA_INST/B2_DATA[3]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[3]_B2B1[3])
                                                      0.077     4.695 r  uport2/uport2/DSP_PREADD_DATA_INST/B2B1[3]
                         net (fo=1, unplaced)         0.000     4.695    uport2/uport2/DSP_PREADD_DATA.B2B1<3>
                                                                      r  uport2/uport2/DSP_MULTIPLIER_INST/B2B1[3]
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[3]_U[2])
                                                      0.497     5.192 f  uport2/uport2/DSP_MULTIPLIER_INST/U[2]
                         net (fo=1, unplaced)         0.000     5.192    uport2/uport2/DSP_MULTIPLIER.U<2>
                                                                      f  uport2/uport2/DSP_M_DATA_INST/U[2]
                         DSP_M_DATA (Prop_DSP_M_DATA_U[2]_U_DATA[2])
                                                      0.070     5.262 r  uport2/uport2/DSP_M_DATA_INST/U_DATA[2]
                         net (fo=1, unplaced)         0.000     5.262    uport2/uport2/DSP_M_DATA.U_DATA<2>
                                                                      r  uport2/uport2/DSP_ALU_INST/U_DATA[2]
                         DSP_ALU (Prop_DSP_ALU_U_DATA[2]_ALU_OUT[2])
                                                      0.493     5.755 f  uport2/uport2/DSP_ALU_INST/ALU_OUT[2]
                         net (fo=1, unplaced)         0.000     5.755    uport2/uport2/DSP_ALU.ALU_OUT<2>
                                                                      f  uport2/uport2/DSP_OUTPUT_INST/ALU_OUT[2]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[2]_P[2])
                                                      0.104     5.859 r  uport2/uport2/DSP_OUTPUT_INST/P[2]
                         net (fo=1, unplaced)         0.270     6.129    n_103_uport2/uport2
                                                                      r  uport[31]_i_75/I1
                         LUT2 (Prop_LUT2_I1_O)        0.037     6.166 r  uport[31]_i_75/O
                         net (fo=1, unplaced)         0.000     6.166    n_0_uport[31]_i_75
                                                                      r  uport_reg[31]_i_53/S[3]
                         CARRY8 (Prop_CARRY8_S[3]_O[5])
                                                      0.253     6.419 r  uport_reg[31]_i_53/O[5]
                         net (fo=3, unplaced)         0.261     6.680    n_10_uport_reg[31]_i_53
                                                                      r  uport[23]_i_12/I1
                         LUT6 (Prop_LUT6_I1_O)        0.037     6.717 r  uport[23]_i_12/O
                         net (fo=1, unplaced)         0.000     6.717    n_0_uport[23]_i_12
                                                                      r  uport_reg[23]_i_1/S[5]
                         CARRY8 (Prop_CARRY8_S[5]_CO[7])
                                                      0.243     6.960 r  uport_reg[23]_i_1/CO[7]
                         net (fo=1, unplaced)         0.000     6.960    n_0_uport_reg[23]_i_1
                                                                      r  uport_reg[31]_i_2/CI
                         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     7.065 r  uport_reg[31]_i_2/O[0]
                         net (fo=2, unplaced)         0.270     7.335    temp/temp/B[7]
                         DSP_A_B_DATA                                 r  temp/temp/DSP_A_B_DATA_INST/B[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk
                         net (fo=0)                   0.000     7.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.219     7.219 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     7.219    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     7.219 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.256     7.476    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.059     7.535 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, unplaced)       0.256     7.791    temp/temp/CLK
                                                                      r  temp/temp/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.331     8.122    
                         clock uncertainty           -0.035     8.087    
                         DSP_A_B_DATA (Setup_DSP_A_B_DATA_CLK_B[7])
                                                     -0.193     7.894    temp/temp/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          7.894    
                         arrival time                          -7.335    
  -------------------------------------------------------------------
                         slack                                  0.559    

Slack (MET) :             0.655ns  (required time - arrival time)
  Source:                 temp__0/temp/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            temp/temp/DSP_A_B_DATA_INST/B[6]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.089ns  (logic 4.443ns (72.964%)  route 1.646ns (27.036%))
  Logic Levels:           18  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=2 DSP_MULTIPLIER=2 DSP_OUTPUT=3 DSP_PREADD_DATA=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.791ns = ( 7.791 - 7.000 ) 
    Source Clock Delay      (SCD):    1.136ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.529     0.529 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.529    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.529 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.270     0.799    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.067     0.866 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, unplaced)       0.270     1.136    temp__0/temp/CLK
                                                                      r  temp__0/temp/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_A2_DATA[12])
                                                      0.212     1.348 r  temp__0/temp/DSP_A_B_DATA_INST/A2_DATA[12]
                         net (fo=1, unplaced)         0.000     1.348    temp__0/temp/DSP_A_B_DATA.A2_DATA<12>
                                                                      r  temp__0/temp/DSP_PREADD_DATA_INST/A2_DATA[12]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[12]_A2A1[12])
                                                      0.118     1.466 r  temp__0/temp/DSP_PREADD_DATA_INST/A2A1[12]
                         net (fo=1, unplaced)         0.000     1.466    temp__0/temp/DSP_PREADD_DATA.A2A1<12>
                                                                      r  temp__0/temp/DSP_MULTIPLIER_INST/A2A1[12]
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[12]_U[25])
                                                      0.647     2.113 f  temp__0/temp/DSP_MULTIPLIER_INST/U[25]
                         net (fo=1, unplaced)         0.000     2.113    temp__0/temp/DSP_MULTIPLIER.U<25>
                                                                      f  temp__0/temp/DSP_M_DATA_INST/U[25]
                         DSP_M_DATA (Prop_DSP_M_DATA_U[25]_U_DATA[25])
                                                      0.059     2.172 r  temp__0/temp/DSP_M_DATA_INST/U_DATA[25]
                         net (fo=1, unplaced)         0.000     2.172    temp__0/temp/DSP_M_DATA.U_DATA<25>
                                                                      r  temp__0/temp/DSP_ALU_INST/U_DATA[25]
                         DSP_ALU (Prop_DSP_ALU_U_DATA[25]_ALU_OUT[47])
                                                      0.540     2.712 f  temp__0/temp/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     2.712    temp__0/temp/DSP_ALU.ALU_OUT<47>
                                                                      f  temp__0/temp/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.076     2.788 r  temp__0/temp/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.034     2.822    temp__1/temp/PCIN[47]
                                                                      r  temp__1/temp/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[0])
                                                      0.389     3.211 f  temp__1/temp/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, unplaced)         0.000     3.211    temp__1/temp/DSP_ALU.ALU_OUT<0>
                                                                      f  temp__1/temp/DSP_OUTPUT_INST/ALU_OUT[0]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.155     3.366 r  temp__1/temp/DSP_OUTPUT_INST/P[0]
                         net (fo=2, unplaced)         0.540     3.905    n_105_temp__1/temp
                                                                      r  uport2_i_2__0/DI[1]
                         CARRY8 (Prop_CARRY8_DI[1]_O[4])
                                                      0.233     4.138 f  uport2_i_2__0/O[4]
                         net (fo=2, unplaced)         0.270     4.408    uport2/uport2/B[3]
                                                                      f  uport2/uport2/DSP_A_B_DATA_INST/B[3]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[3]_B2_DATA[3])
                                                      0.210     4.618 r  uport2/uport2/DSP_A_B_DATA_INST/B2_DATA[3]
                         net (fo=1, unplaced)         0.000     4.618    uport2/uport2/DSP_A_B_DATA.B2_DATA<3>
                                                                      r  uport2/uport2/DSP_PREADD_DATA_INST/B2_DATA[3]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[3]_B2B1[3])
                                                      0.077     4.695 r  uport2/uport2/DSP_PREADD_DATA_INST/B2B1[3]
                         net (fo=1, unplaced)         0.000     4.695    uport2/uport2/DSP_PREADD_DATA.B2B1<3>
                                                                      r  uport2/uport2/DSP_MULTIPLIER_INST/B2B1[3]
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[3]_U[2])
                                                      0.497     5.192 f  uport2/uport2/DSP_MULTIPLIER_INST/U[2]
                         net (fo=1, unplaced)         0.000     5.192    uport2/uport2/DSP_MULTIPLIER.U<2>
                                                                      f  uport2/uport2/DSP_M_DATA_INST/U[2]
                         DSP_M_DATA (Prop_DSP_M_DATA_U[2]_U_DATA[2])
                                                      0.070     5.262 r  uport2/uport2/DSP_M_DATA_INST/U_DATA[2]
                         net (fo=1, unplaced)         0.000     5.262    uport2/uport2/DSP_M_DATA.U_DATA<2>
                                                                      r  uport2/uport2/DSP_ALU_INST/U_DATA[2]
                         DSP_ALU (Prop_DSP_ALU_U_DATA[2]_ALU_OUT[2])
                                                      0.493     5.755 f  uport2/uport2/DSP_ALU_INST/ALU_OUT[2]
                         net (fo=1, unplaced)         0.000     5.755    uport2/uport2/DSP_ALU.ALU_OUT<2>
                                                                      f  uport2/uport2/DSP_OUTPUT_INST/ALU_OUT[2]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[2]_P[2])
                                                      0.104     5.859 r  uport2/uport2/DSP_OUTPUT_INST/P[2]
                         net (fo=1, unplaced)         0.270     6.129    n_103_uport2/uport2
                                                                      r  uport[31]_i_75/I1
                         LUT2 (Prop_LUT2_I1_O)        0.037     6.166 r  uport[31]_i_75/O
                         net (fo=1, unplaced)         0.000     6.166    n_0_uport[31]_i_75
                                                                      r  uport_reg[31]_i_53/S[3]
                         CARRY8 (Prop_CARRY8_S[3]_O[4])
                                                      0.224     6.390 f  uport_reg[31]_i_53/O[4]
                         net (fo=3, unplaced)         0.263     6.653    n_11_uport_reg[31]_i_53
                                                                      f  uport[23]_i_4/I0
                         LUT3 (Prop_LUT3_I0_O)        0.100     6.753 r  uport[23]_i_4/O
                         net (fo=1, unplaced)         0.000     6.753    n_0_uport[23]_i_4
                                                                      r  uport_reg[23]_i_1/DI[5]
                         CARRY8 (Prop_CARRY8_DI[5]_O[7])
                                                      0.202     6.955 r  uport_reg[23]_i_1/O[7]
                         net (fo=2, unplaced)         0.270     7.225    temp/temp/B[6]
                         DSP_A_B_DATA                                 r  temp/temp/DSP_A_B_DATA_INST/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk
                         net (fo=0)                   0.000     7.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.219     7.219 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     7.219    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     7.219 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.256     7.476    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.059     7.535 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, unplaced)       0.256     7.791    temp/temp/CLK
                                                                      r  temp/temp/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.331     8.122    
                         clock uncertainty           -0.035     8.087    
                         DSP_A_B_DATA (Setup_DSP_A_B_DATA_CLK_B[6])
                                                     -0.207     7.880    temp/temp/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          7.880    
                         arrival time                          -7.225    
  -------------------------------------------------------------------
                         slack                                  0.655    

Slack (MET) :             0.658ns  (required time - arrival time)
  Source:                 temp__0/temp/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            temp/temp/DSP_A_B_DATA_INST/B[5]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.068ns  (logic 4.422ns (72.871%)  route 1.646ns (27.129%))
  Logic Levels:           18  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=2 DSP_MULTIPLIER=2 DSP_OUTPUT=3 DSP_PREADD_DATA=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.791ns = ( 7.791 - 7.000 ) 
    Source Clock Delay      (SCD):    1.136ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.529     0.529 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.529    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.529 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.270     0.799    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.067     0.866 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, unplaced)       0.270     1.136    temp__0/temp/CLK
                                                                      r  temp__0/temp/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_A2_DATA[12])
                                                      0.212     1.348 r  temp__0/temp/DSP_A_B_DATA_INST/A2_DATA[12]
                         net (fo=1, unplaced)         0.000     1.348    temp__0/temp/DSP_A_B_DATA.A2_DATA<12>
                                                                      r  temp__0/temp/DSP_PREADD_DATA_INST/A2_DATA[12]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[12]_A2A1[12])
                                                      0.118     1.466 r  temp__0/temp/DSP_PREADD_DATA_INST/A2A1[12]
                         net (fo=1, unplaced)         0.000     1.466    temp__0/temp/DSP_PREADD_DATA.A2A1<12>
                                                                      r  temp__0/temp/DSP_MULTIPLIER_INST/A2A1[12]
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[12]_U[25])
                                                      0.647     2.113 f  temp__0/temp/DSP_MULTIPLIER_INST/U[25]
                         net (fo=1, unplaced)         0.000     2.113    temp__0/temp/DSP_MULTIPLIER.U<25>
                                                                      f  temp__0/temp/DSP_M_DATA_INST/U[25]
                         DSP_M_DATA (Prop_DSP_M_DATA_U[25]_U_DATA[25])
                                                      0.059     2.172 r  temp__0/temp/DSP_M_DATA_INST/U_DATA[25]
                         net (fo=1, unplaced)         0.000     2.172    temp__0/temp/DSP_M_DATA.U_DATA<25>
                                                                      r  temp__0/temp/DSP_ALU_INST/U_DATA[25]
                         DSP_ALU (Prop_DSP_ALU_U_DATA[25]_ALU_OUT[47])
                                                      0.540     2.712 f  temp__0/temp/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     2.712    temp__0/temp/DSP_ALU.ALU_OUT<47>
                                                                      f  temp__0/temp/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.076     2.788 r  temp__0/temp/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.034     2.822    temp__1/temp/PCIN[47]
                                                                      r  temp__1/temp/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[0])
                                                      0.389     3.211 f  temp__1/temp/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, unplaced)         0.000     3.211    temp__1/temp/DSP_ALU.ALU_OUT<0>
                                                                      f  temp__1/temp/DSP_OUTPUT_INST/ALU_OUT[0]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.155     3.366 r  temp__1/temp/DSP_OUTPUT_INST/P[0]
                         net (fo=2, unplaced)         0.540     3.905    n_105_temp__1/temp
                                                                      r  uport2_i_2__0/DI[1]
                         CARRY8 (Prop_CARRY8_DI[1]_O[4])
                                                      0.233     4.138 f  uport2_i_2__0/O[4]
                         net (fo=2, unplaced)         0.270     4.408    uport2/uport2/B[3]
                                                                      f  uport2/uport2/DSP_A_B_DATA_INST/B[3]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[3]_B2_DATA[3])
                                                      0.210     4.618 r  uport2/uport2/DSP_A_B_DATA_INST/B2_DATA[3]
                         net (fo=1, unplaced)         0.000     4.618    uport2/uport2/DSP_A_B_DATA.B2_DATA<3>
                                                                      r  uport2/uport2/DSP_PREADD_DATA_INST/B2_DATA[3]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[3]_B2B1[3])
                                                      0.077     4.695 r  uport2/uport2/DSP_PREADD_DATA_INST/B2B1[3]
                         net (fo=1, unplaced)         0.000     4.695    uport2/uport2/DSP_PREADD_DATA.B2B1<3>
                                                                      r  uport2/uport2/DSP_MULTIPLIER_INST/B2B1[3]
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[3]_U[2])
                                                      0.497     5.192 f  uport2/uport2/DSP_MULTIPLIER_INST/U[2]
                         net (fo=1, unplaced)         0.000     5.192    uport2/uport2/DSP_MULTIPLIER.U<2>
                                                                      f  uport2/uport2/DSP_M_DATA_INST/U[2]
                         DSP_M_DATA (Prop_DSP_M_DATA_U[2]_U_DATA[2])
                                                      0.070     5.262 r  uport2/uport2/DSP_M_DATA_INST/U_DATA[2]
                         net (fo=1, unplaced)         0.000     5.262    uport2/uport2/DSP_M_DATA.U_DATA<2>
                                                                      r  uport2/uport2/DSP_ALU_INST/U_DATA[2]
                         DSP_ALU (Prop_DSP_ALU_U_DATA[2]_ALU_OUT[2])
                                                      0.493     5.755 f  uport2/uport2/DSP_ALU_INST/ALU_OUT[2]
                         net (fo=1, unplaced)         0.000     5.755    uport2/uport2/DSP_ALU.ALU_OUT<2>
                                                                      f  uport2/uport2/DSP_OUTPUT_INST/ALU_OUT[2]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[2]_P[2])
                                                      0.104     5.859 r  uport2/uport2/DSP_OUTPUT_INST/P[2]
                         net (fo=1, unplaced)         0.270     6.129    n_103_uport2/uport2
                                                                      r  uport[31]_i_75/I1
                         LUT2 (Prop_LUT2_I1_O)        0.037     6.166 r  uport[31]_i_75/O
                         net (fo=1, unplaced)         0.000     6.166    n_0_uport[31]_i_75
                                                                      r  uport_reg[31]_i_53/S[3]
                         CARRY8 (Prop_CARRY8_S[3]_O[4])
                                                      0.224     6.390 f  uport_reg[31]_i_53/O[4]
                         net (fo=3, unplaced)         0.263     6.653    n_11_uport_reg[31]_i_53
                                                                      f  uport[23]_i_4/I0
                         LUT3 (Prop_LUT3_I0_O)        0.100     6.753 r  uport[23]_i_4/O
                         net (fo=1, unplaced)         0.000     6.753    n_0_uport[23]_i_4
                                                                      r  uport_reg[23]_i_1/DI[5]
                         CARRY8 (Prop_CARRY8_DI[5]_O[6])
                                                      0.181     6.934 r  uport_reg[23]_i_1/O[6]
                         net (fo=2, unplaced)         0.270     7.204    temp/temp/B[5]
                         DSP_A_B_DATA                                 r  temp/temp/DSP_A_B_DATA_INST/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk
                         net (fo=0)                   0.000     7.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.219     7.219 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     7.219    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     7.219 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.256     7.476    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.059     7.535 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, unplaced)       0.256     7.791    temp/temp/CLK
                                                                      r  temp/temp/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.331     8.122    
                         clock uncertainty           -0.035     8.087    
                         DSP_A_B_DATA (Setup_DSP_A_B_DATA_CLK_B[5])
                                                     -0.225     7.862    temp/temp/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          7.862    
                         arrival time                          -7.204    
  -------------------------------------------------------------------
                         slack                                  0.658    




