(S (NP (NP (JJ Traditional) (JJ logical) (NN equivalence) (NN checking)) (PRN (-LRB- -LRB-) (NP (NNP LEC)) (-RRB- -RRB-)) (SBAR (WHNP (WDT which)) (S (VP (VBZ plays) (NP (DT a) (JJ major) (NN role)) (PP (IN in) (NP (JJ entire) (NN chip) (NN design) (NN process))))))) (VP (VBZ faces) (NP (NP (NNS challenges)) (PP (IN of) (S (VP (VBG meeting) (NP (NP (DT the) (NNS requirements)) (VP (VBN demanded) (PP (IN by) (NP (NP (DT the) (JJ many) (VBG emerging) (NNS technologies)) (SBAR (WHNP (WDT that)) (S (VP (VBP are) (VP (VBN based) (PP (IN on) (NP (NP (JJ logic) (NNS models)) (ADJP (JJ different) (PP (IN from) (NP (NP (JJ standard) (JJ complementary) (NN metal) (IN oxide) (NN semiconductor)) (PRN (-LRB- -LRB-) (NP (NNP CMOS)) (-RRB- -RRB-)))))))))))))))))))) (. .))
(S (PP (IN In) (NP (DT this) (NN paper))) (, ,) (NP (PRP we)) (VP (VBP propose) (NP (NP (DT a) (NNP LEC) (NN framework)) (SBAR (S (VP (TO to) (VP (VB be) (VP (VBN employed) (PP (IN in) (NP (NP (DT the) (NN verification) (NN process)) (PP (IN of) (NP (JJ beyond-CMOS) (NNS circuits)))))))))))) (. .))
(S (NP (PRP$ Our) (NNP LEC) (NN framework)) (VP (VBZ is) (ADJP (ADJP (JJ compatible) (PP (IN with) (NP (VBG existing) (NNP CMOS) (NNS technologies)))) (, ,) (CC but) (, ,) (ADVP (RB also)) (ADJP (JJ able) (S (VP (TO to) (VP (VB check) (NP (NP (NNS features) (CC and) (NNS capabilities)) (SBAR (WHNP (WDT that)) (S (VP (VBP are) (ADJP (JJ unique) (PP (TO to) (NP (JJ beyond-CMOS) (NNS technologies)))))))))))))) (. .))
(S (PP (IN For) (NP (NN instance))) (, ,) (S (NP (NP (DT the) (NN performance)) (PP (IN of) (NP (DT some) (VBG emerging) (NNS technologies)))) (VP (NNS benefits) (PP (IN from) (NP (JJ ultra-deep) (NN pipelining))))) (CC and) (S (NP (NP (NN verification)) (PP (IN of) (NP (JJ such) (NNS circuits)))) (VP (VBZ requires) (NP (JJ new) (NNS models) (CC and) (NNS algorithms)))) (. .))
(S (NP (PRP We)) (, ,) (ADVP (RB therefore)) (, ,) (VP (VBD present) (NP (NP (DT the) (NNP Multi-Cycle) (NNP Input) (NNP Dependency) (PRN (-LRB- -LRB-) (NNP MCID) (-RRB- -RRB-)) (NN circuit) (NN model)) (SBAR (WHNP (WDT which)) (S (VP (VBZ is) (NP (NP (DT a) (JJ novel) (NN model) (NN representation)) (PP (IN of) (NP (NN design))) (SBAR (S (VP (TO to) (VP (ADVP (RB explicitly)) (VB capture) (NP (NP (DT the) (NN dependency)) (PP (IN of) (NP (NP (JJ primary) (NNS outputs)) (PP (IN of) (NP (DT the) (NN circuit))))) (PP (IN on) (NP (NP (NNS sequences)) (PP (IN of) (NP (JJ internal) (NNS signals) (CC and) (NNS inputs)))))))))))))))) (. .))
(S (S (VP (VBG Embedding) (NP (NP (DT the) (VBN proposed) (NN circuit) (NN model)) (CC and) (NP (JJ several) (JJ structural) (NN checking) (NNS modules))))) (, ,) (NP (NP (DT the) (NN process)) (PP (IN of) (NP (NN verification)))) (VP (MD can) (VP (VB be) (ADJP (JJ independent) (PP (IN of) (NP (DT the) (VBG underlying) (NN technology) (CC and) (NN signaling)))))) (. .))
(S (NP (PRP We)) (VP (VBP benchmark) (NP (DT the) (VBN proposed) (NN framework)) (PP (IN on) (NP (NN post-synthesis) (JJ rapid) (NN single-flux-quantum) (PRN (-LRB- -LRB-) (NNP RSFQ) (-RRB- -RRB-)) (NNS netlists)))) (. .))
(S (NP (NNP Results)) (VP (VBP show) (NP (NP (DT a) (JJ comparative) (NN verification) (NN time)) (PP (IN of) (NP (NP (NNP RSFQ) (NN circuit) (NN benchmark)) (PP (VBG including) (NP (NP (JJ 32-bit) (NNP Kogge-Stone) (NN adder)) (, ,) (NP (JJ 16-bit) (NN integer) (NN divider)) (, ,) (CC and) (NP (NNP ISCAS'85) (NNS circuits)))))) (PP (IN with) (NP (NP (NN respect)) (PP (TO to) (NP (NP (NNP ABC) (NN tool)) (PP (IN for) (NP (JJ similar) (NNP CMOS) (NNS circuits))))))))) (. .))
