Simulator report for debounce_input_signal
Tue Dec 22 00:08:43 2015
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 224 nodes    ;
; Simulation Coverage         ;      99.55 % ;
; Total Number of Transitions ; 9162         ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone II   ;
+-----------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                      ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Option                                                                                     ; Setting    ; Default Value ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Simulation mode                                                                            ; Functional ; Timing        ;
; Start time                                                                                 ; 0 ns       ; 0 ns          ;
; Simulation results format                                                                  ; CVWF       ;               ;
; Add pins automatically to simulation output waveforms                                      ; On         ; On            ;
; Check outputs                                                                              ; Off        ; Off           ;
; Report simulation coverage                                                                 ; On         ; On            ;
; Display complete 1/0 value coverage report                                                 ; On         ; On            ;
; Display missing 1-value coverage report                                                    ; On         ; On            ;
; Display missing 0-value coverage report                                                    ; On         ; On            ;
; Detect setup and hold time violations                                                      ; Off        ; Off           ;
; Detect glitches                                                                            ; Off        ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off        ; Off           ;
; Generate Signal Activity File                                                              ; Off        ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off        ; Off           ;
; Group bus channels in simulation results                                                   ; Off        ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On         ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off        ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; On         ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto       ; Auto          ;
+--------------------------------------------------------------------------------------------+------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      99.55 % ;
; Total nodes checked                                 ; 224          ;
; Total output ports checked                          ; 224          ;
; Total output ports with complete 1/0-value coverage ; 223          ;
; Total output ports with no 1/0-value coverage       ; 1            ;
; Total output ports with no 1-value coverage         ; 1            ;
; Total output ports with no 0-value coverage         ; 1            ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                  ;
+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+------------------+
; Node Name                                                                   ; Output Port Name                                                            ; Output Port Type ;
+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+------------------+
; |debounce_input_signal|sw                                                   ; |debounce_input_signal|sw                                                   ; regout           ;
; |debounce_input_signal|sw_raw                                               ; |debounce_input_signal|sw_raw                                               ; regout           ;
; |debounce_input_signal|state_reg[1]~reg0                                    ; |debounce_input_signal|state_reg[1]~reg0                                    ; regout           ;
; |debounce_input_signal|state_reg[0]~reg0                                    ; |debounce_input_signal|state_reg[0]~reg0                                    ; regout           ;
; |debounce_input_signal|q_reg[4]~reg0                                        ; |debounce_input_signal|q_reg[4]~reg0                                        ; regout           ;
; |debounce_input_signal|q_reg[3]~reg0                                        ; |debounce_input_signal|q_reg[3]~reg0                                        ; regout           ;
; |debounce_input_signal|q_reg[2]~reg0                                        ; |debounce_input_signal|q_reg[2]~reg0                                        ; regout           ;
; |debounce_input_signal|q_reg[1]~reg0                                        ; |debounce_input_signal|q_reg[1]~reg0                                        ; regout           ;
; |debounce_input_signal|state_next~0                                         ; |debounce_input_signal|state_next~0                                         ; out              ;
; |debounce_input_signal|state_next~1                                         ; |debounce_input_signal|state_next~1                                         ; out              ;
; |debounce_input_signal|q_next~0                                             ; |debounce_input_signal|q_next~0                                             ; out              ;
; |debounce_input_signal|q_next~1                                             ; |debounce_input_signal|q_next~1                                             ; out              ;
; |debounce_input_signal|q_next~2                                             ; |debounce_input_signal|q_next~2                                             ; out              ;
; |debounce_input_signal|q_next~3                                             ; |debounce_input_signal|q_next~3                                             ; out              ;
; |debounce_input_signal|q_next~4                                             ; |debounce_input_signal|q_next~4                                             ; out              ;
; |debounce_input_signal|state_next~2                                         ; |debounce_input_signal|state_next~2                                         ; out              ;
; |debounce_input_signal|state_next~3                                         ; |debounce_input_signal|state_next~3                                         ; out              ;
; |debounce_input_signal|q_next~5                                             ; |debounce_input_signal|q_next~5                                             ; out              ;
; |debounce_input_signal|q_next~6                                             ; |debounce_input_signal|q_next~6                                             ; out              ;
; |debounce_input_signal|q_next~7                                             ; |debounce_input_signal|q_next~7                                             ; out              ;
; |debounce_input_signal|q_next~8                                             ; |debounce_input_signal|q_next~8                                             ; out              ;
; |debounce_input_signal|q_next~9                                             ; |debounce_input_signal|q_next~9                                             ; out              ;
; |debounce_input_signal|state_next~4                                         ; |debounce_input_signal|state_next~4                                         ; out              ;
; |debounce_input_signal|state_next~5                                         ; |debounce_input_signal|state_next~5                                         ; out              ;
; |debounce_input_signal|db_tick~0                                            ; |debounce_input_signal|db_tick~0                                            ; out              ;
; |debounce_input_signal|state_next~6                                         ; |debounce_input_signal|state_next~6                                         ; out              ;
; |debounce_input_signal|state_next~7                                         ; |debounce_input_signal|state_next~7                                         ; out              ;
; |debounce_input_signal|q_next~10                                            ; |debounce_input_signal|q_next~10                                            ; out              ;
; |debounce_input_signal|q_next~11                                            ; |debounce_input_signal|q_next~11                                            ; out              ;
; |debounce_input_signal|q_next~12                                            ; |debounce_input_signal|q_next~12                                            ; out              ;
; |debounce_input_signal|q_next~13                                            ; |debounce_input_signal|q_next~13                                            ; out              ;
; |debounce_input_signal|q_next~14                                            ; |debounce_input_signal|q_next~14                                            ; out              ;
; |debounce_input_signal|debounced_level~reg0                                 ; |debounce_input_signal|debounced_level~reg0                                 ; regout           ;
; |debounce_input_signal|debounced_tick~reg0                                  ; |debounce_input_signal|debounced_tick~reg0                                  ; regout           ;
; |debounce_input_signal|state_next~8                                         ; |debounce_input_signal|state_next~8                                         ; out              ;
; |debounce_input_signal|q_next~15                                            ; |debounce_input_signal|q_next~15                                            ; out              ;
; |debounce_input_signal|q_next~16                                            ; |debounce_input_signal|q_next~16                                            ; out              ;
; |debounce_input_signal|q_next~17                                            ; |debounce_input_signal|q_next~17                                            ; out              ;
; |debounce_input_signal|q_next~18                                            ; |debounce_input_signal|q_next~18                                            ; out              ;
; |debounce_input_signal|q_next~19                                            ; |debounce_input_signal|q_next~19                                            ; out              ;
; |debounce_input_signal|state_next~9                                         ; |debounce_input_signal|state_next~9                                         ; out              ;
; |debounce_input_signal|state_next~10                                        ; |debounce_input_signal|state_next~10                                        ; out              ;
; |debounce_input_signal|q_reg[0]~reg0                                        ; |debounce_input_signal|q_reg[0]~reg0                                        ; regout           ;
; |debounce_input_signal|db_level~0                                           ; |debounce_input_signal|db_level~0                                           ; out0             ;
; |debounce_input_signal|db_tick                                              ; |debounce_input_signal|db_tick                                              ; out              ;
; |debounce_input_signal|clk                                                  ; |debounce_input_signal|clk                                                  ; out              ;
; |debounce_input_signal|input_signal                                         ; |debounce_input_signal|input_signal                                         ; out              ;
; |debounce_input_signal|debounced_level                                      ; |debounce_input_signal|debounced_level                                      ; pin_out          ;
; |debounce_input_signal|debounced_tick                                       ; |debounce_input_signal|debounced_tick                                       ; pin_out          ;
; |debounce_input_signal|q_reg[0]                                             ; |debounce_input_signal|q_reg[0]                                             ; pin_out          ;
; |debounce_input_signal|q_reg[1]                                             ; |debounce_input_signal|q_reg[1]                                             ; pin_out          ;
; |debounce_input_signal|q_reg[2]                                             ; |debounce_input_signal|q_reg[2]                                             ; pin_out          ;
; |debounce_input_signal|q_reg[3]                                             ; |debounce_input_signal|q_reg[3]                                             ; pin_out          ;
; |debounce_input_signal|q_reg[4]                                             ; |debounce_input_signal|q_reg[4]                                             ; pin_out          ;
; |debounce_input_signal|q_next[0]                                            ; |debounce_input_signal|q_next[0]                                            ; pin_out          ;
; |debounce_input_signal|q_next[1]                                            ; |debounce_input_signal|q_next[1]                                            ; pin_out          ;
; |debounce_input_signal|q_next[2]                                            ; |debounce_input_signal|q_next[2]                                            ; pin_out          ;
; |debounce_input_signal|q_next[3]                                            ; |debounce_input_signal|q_next[3]                                            ; pin_out          ;
; |debounce_input_signal|q_next[4]                                            ; |debounce_input_signal|q_next[4]                                            ; pin_out          ;
; |debounce_input_signal|state_reg[0]                                         ; |debounce_input_signal|state_reg[0]                                         ; pin_out          ;
; |debounce_input_signal|state_reg[1]                                         ; |debounce_input_signal|state_reg[1]                                         ; pin_out          ;
; |debounce_input_signal|state_next[0]                                        ; |debounce_input_signal|state_next[0]                                        ; pin_out          ;
; |debounce_input_signal|state_next[1]                                        ; |debounce_input_signal|state_next[1]                                        ; pin_out          ;
; |debounce_input_signal|Decoder0~0                                           ; |debounce_input_signal|Decoder0~0                                           ; out0             ;
; |debounce_input_signal|Decoder0~1                                           ; |debounce_input_signal|Decoder0~1                                           ; out0             ;
; |debounce_input_signal|Add0~0                                               ; |debounce_input_signal|Add0~0                                               ; out0             ;
; |debounce_input_signal|Add0~1                                               ; |debounce_input_signal|Add0~1                                               ; out0             ;
; |debounce_input_signal|Add0~2                                               ; |debounce_input_signal|Add0~2                                               ; out0             ;
; |debounce_input_signal|Add0~3                                               ; |debounce_input_signal|Add0~3                                               ; out0             ;
; |debounce_input_signal|Add0~4                                               ; |debounce_input_signal|Add0~4                                               ; out0             ;
; |debounce_input_signal|Add0~5                                               ; |debounce_input_signal|Add0~5                                               ; out0             ;
; |debounce_input_signal|Add0~6                                               ; |debounce_input_signal|Add0~6                                               ; out0             ;
; |debounce_input_signal|Add0~7                                               ; |debounce_input_signal|Add0~7                                               ; out0             ;
; |debounce_input_signal|Add0~8                                               ; |debounce_input_signal|Add0~8                                               ; out0             ;
; |debounce_input_signal|Add0~9                                               ; |debounce_input_signal|Add0~9                                               ; out0             ;
; |debounce_input_signal|Equal0~0                                             ; |debounce_input_signal|Equal0~0                                             ; out0             ;
; |debounce_input_signal|lpm_mux:Mux6|mux_umc:auto_generated|_~0              ; |debounce_input_signal|lpm_mux:Mux6|mux_umc:auto_generated|_~0              ; out0             ;
; |debounce_input_signal|lpm_mux:Mux6|mux_umc:auto_generated|_~1              ; |debounce_input_signal|lpm_mux:Mux6|mux_umc:auto_generated|_~1              ; out0             ;
; |debounce_input_signal|lpm_mux:Mux6|mux_umc:auto_generated|_~2              ; |debounce_input_signal|lpm_mux:Mux6|mux_umc:auto_generated|_~2              ; out0             ;
; |debounce_input_signal|lpm_mux:Mux6|mux_umc:auto_generated|_~3              ; |debounce_input_signal|lpm_mux:Mux6|mux_umc:auto_generated|_~3              ; out0             ;
; |debounce_input_signal|lpm_mux:Mux6|mux_umc:auto_generated|_~4              ; |debounce_input_signal|lpm_mux:Mux6|mux_umc:auto_generated|_~4              ; out0             ;
; |debounce_input_signal|lpm_mux:Mux6|mux_umc:auto_generated|_~5              ; |debounce_input_signal|lpm_mux:Mux6|mux_umc:auto_generated|_~5              ; out0             ;
; |debounce_input_signal|lpm_mux:Mux6|mux_umc:auto_generated|_~6              ; |debounce_input_signal|lpm_mux:Mux6|mux_umc:auto_generated|_~6              ; out0             ;
; |debounce_input_signal|lpm_mux:Mux6|mux_umc:auto_generated|_~7              ; |debounce_input_signal|lpm_mux:Mux6|mux_umc:auto_generated|_~7              ; out0             ;
; |debounce_input_signal|lpm_mux:Mux6|mux_umc:auto_generated|_~8              ; |debounce_input_signal|lpm_mux:Mux6|mux_umc:auto_generated|_~8              ; out0             ;
; |debounce_input_signal|lpm_mux:Mux6|mux_umc:auto_generated|result_node[0]~0 ; |debounce_input_signal|lpm_mux:Mux6|mux_umc:auto_generated|result_node[0]~0 ; out0             ;
; |debounce_input_signal|lpm_mux:Mux6|mux_umc:auto_generated|_~9              ; |debounce_input_signal|lpm_mux:Mux6|mux_umc:auto_generated|_~9              ; out0             ;
; |debounce_input_signal|lpm_mux:Mux6|mux_umc:auto_generated|_~10             ; |debounce_input_signal|lpm_mux:Mux6|mux_umc:auto_generated|_~10             ; out0             ;
; |debounce_input_signal|lpm_mux:Mux6|mux_umc:auto_generated|_~11             ; |debounce_input_signal|lpm_mux:Mux6|mux_umc:auto_generated|_~11             ; out0             ;
; |debounce_input_signal|lpm_mux:Mux6|mux_umc:auto_generated|_~12             ; |debounce_input_signal|lpm_mux:Mux6|mux_umc:auto_generated|_~12             ; out0             ;
; |debounce_input_signal|lpm_mux:Mux6|mux_umc:auto_generated|_~13             ; |debounce_input_signal|lpm_mux:Mux6|mux_umc:auto_generated|_~13             ; out0             ;
; |debounce_input_signal|lpm_mux:Mux6|mux_umc:auto_generated|_~14             ; |debounce_input_signal|lpm_mux:Mux6|mux_umc:auto_generated|_~14             ; out0             ;
; |debounce_input_signal|lpm_mux:Mux6|mux_umc:auto_generated|_~15             ; |debounce_input_signal|lpm_mux:Mux6|mux_umc:auto_generated|_~15             ; out0             ;
; |debounce_input_signal|lpm_mux:Mux6|mux_umc:auto_generated|_~16             ; |debounce_input_signal|lpm_mux:Mux6|mux_umc:auto_generated|_~16             ; out0             ;
; |debounce_input_signal|lpm_mux:Mux6|mux_umc:auto_generated|_~17             ; |debounce_input_signal|lpm_mux:Mux6|mux_umc:auto_generated|_~17             ; out0             ;
; |debounce_input_signal|lpm_mux:Mux6|mux_umc:auto_generated|result_node[0]~1 ; |debounce_input_signal|lpm_mux:Mux6|mux_umc:auto_generated|result_node[0]~1 ; out0             ;
; |debounce_input_signal|lpm_mux:Mux6|mux_umc:auto_generated|result_node[0]   ; |debounce_input_signal|lpm_mux:Mux6|mux_umc:auto_generated|result_node[0]   ; out0             ;
; |debounce_input_signal|lpm_mux:Mux5|mux_umc:auto_generated|_~0              ; |debounce_input_signal|lpm_mux:Mux5|mux_umc:auto_generated|_~0              ; out0             ;
; |debounce_input_signal|lpm_mux:Mux5|mux_umc:auto_generated|_~1              ; |debounce_input_signal|lpm_mux:Mux5|mux_umc:auto_generated|_~1              ; out0             ;
; |debounce_input_signal|lpm_mux:Mux5|mux_umc:auto_generated|_~2              ; |debounce_input_signal|lpm_mux:Mux5|mux_umc:auto_generated|_~2              ; out0             ;
; |debounce_input_signal|lpm_mux:Mux5|mux_umc:auto_generated|_~3              ; |debounce_input_signal|lpm_mux:Mux5|mux_umc:auto_generated|_~3              ; out0             ;
; |debounce_input_signal|lpm_mux:Mux5|mux_umc:auto_generated|_~4              ; |debounce_input_signal|lpm_mux:Mux5|mux_umc:auto_generated|_~4              ; out0             ;
; |debounce_input_signal|lpm_mux:Mux5|mux_umc:auto_generated|_~5              ; |debounce_input_signal|lpm_mux:Mux5|mux_umc:auto_generated|_~5              ; out0             ;
; |debounce_input_signal|lpm_mux:Mux5|mux_umc:auto_generated|_~6              ; |debounce_input_signal|lpm_mux:Mux5|mux_umc:auto_generated|_~6              ; out0             ;
; |debounce_input_signal|lpm_mux:Mux5|mux_umc:auto_generated|_~7              ; |debounce_input_signal|lpm_mux:Mux5|mux_umc:auto_generated|_~7              ; out0             ;
; |debounce_input_signal|lpm_mux:Mux5|mux_umc:auto_generated|_~8              ; |debounce_input_signal|lpm_mux:Mux5|mux_umc:auto_generated|_~8              ; out0             ;
; |debounce_input_signal|lpm_mux:Mux5|mux_umc:auto_generated|result_node[0]~0 ; |debounce_input_signal|lpm_mux:Mux5|mux_umc:auto_generated|result_node[0]~0 ; out0             ;
; |debounce_input_signal|lpm_mux:Mux5|mux_umc:auto_generated|_~9              ; |debounce_input_signal|lpm_mux:Mux5|mux_umc:auto_generated|_~9              ; out0             ;
; |debounce_input_signal|lpm_mux:Mux5|mux_umc:auto_generated|_~10             ; |debounce_input_signal|lpm_mux:Mux5|mux_umc:auto_generated|_~10             ; out0             ;
; |debounce_input_signal|lpm_mux:Mux5|mux_umc:auto_generated|_~11             ; |debounce_input_signal|lpm_mux:Mux5|mux_umc:auto_generated|_~11             ; out0             ;
; |debounce_input_signal|lpm_mux:Mux5|mux_umc:auto_generated|_~12             ; |debounce_input_signal|lpm_mux:Mux5|mux_umc:auto_generated|_~12             ; out0             ;
; |debounce_input_signal|lpm_mux:Mux5|mux_umc:auto_generated|_~13             ; |debounce_input_signal|lpm_mux:Mux5|mux_umc:auto_generated|_~13             ; out0             ;
; |debounce_input_signal|lpm_mux:Mux5|mux_umc:auto_generated|_~14             ; |debounce_input_signal|lpm_mux:Mux5|mux_umc:auto_generated|_~14             ; out0             ;
; |debounce_input_signal|lpm_mux:Mux5|mux_umc:auto_generated|_~15             ; |debounce_input_signal|lpm_mux:Mux5|mux_umc:auto_generated|_~15             ; out0             ;
; |debounce_input_signal|lpm_mux:Mux5|mux_umc:auto_generated|_~16             ; |debounce_input_signal|lpm_mux:Mux5|mux_umc:auto_generated|_~16             ; out0             ;
; |debounce_input_signal|lpm_mux:Mux5|mux_umc:auto_generated|_~17             ; |debounce_input_signal|lpm_mux:Mux5|mux_umc:auto_generated|_~17             ; out0             ;
; |debounce_input_signal|lpm_mux:Mux5|mux_umc:auto_generated|result_node[0]~1 ; |debounce_input_signal|lpm_mux:Mux5|mux_umc:auto_generated|result_node[0]~1 ; out0             ;
; |debounce_input_signal|lpm_mux:Mux5|mux_umc:auto_generated|result_node[0]   ; |debounce_input_signal|lpm_mux:Mux5|mux_umc:auto_generated|result_node[0]   ; out0             ;
; |debounce_input_signal|lpm_mux:Mux4|mux_umc:auto_generated|_~0              ; |debounce_input_signal|lpm_mux:Mux4|mux_umc:auto_generated|_~0              ; out0             ;
; |debounce_input_signal|lpm_mux:Mux4|mux_umc:auto_generated|_~1              ; |debounce_input_signal|lpm_mux:Mux4|mux_umc:auto_generated|_~1              ; out0             ;
; |debounce_input_signal|lpm_mux:Mux4|mux_umc:auto_generated|_~2              ; |debounce_input_signal|lpm_mux:Mux4|mux_umc:auto_generated|_~2              ; out0             ;
; |debounce_input_signal|lpm_mux:Mux4|mux_umc:auto_generated|_~3              ; |debounce_input_signal|lpm_mux:Mux4|mux_umc:auto_generated|_~3              ; out0             ;
; |debounce_input_signal|lpm_mux:Mux4|mux_umc:auto_generated|_~4              ; |debounce_input_signal|lpm_mux:Mux4|mux_umc:auto_generated|_~4              ; out0             ;
; |debounce_input_signal|lpm_mux:Mux4|mux_umc:auto_generated|_~5              ; |debounce_input_signal|lpm_mux:Mux4|mux_umc:auto_generated|_~5              ; out0             ;
; |debounce_input_signal|lpm_mux:Mux4|mux_umc:auto_generated|_~6              ; |debounce_input_signal|lpm_mux:Mux4|mux_umc:auto_generated|_~6              ; out0             ;
; |debounce_input_signal|lpm_mux:Mux4|mux_umc:auto_generated|_~7              ; |debounce_input_signal|lpm_mux:Mux4|mux_umc:auto_generated|_~7              ; out0             ;
; |debounce_input_signal|lpm_mux:Mux4|mux_umc:auto_generated|_~8              ; |debounce_input_signal|lpm_mux:Mux4|mux_umc:auto_generated|_~8              ; out0             ;
; |debounce_input_signal|lpm_mux:Mux4|mux_umc:auto_generated|result_node[0]~0 ; |debounce_input_signal|lpm_mux:Mux4|mux_umc:auto_generated|result_node[0]~0 ; out0             ;
; |debounce_input_signal|lpm_mux:Mux4|mux_umc:auto_generated|_~9              ; |debounce_input_signal|lpm_mux:Mux4|mux_umc:auto_generated|_~9              ; out0             ;
; |debounce_input_signal|lpm_mux:Mux4|mux_umc:auto_generated|_~10             ; |debounce_input_signal|lpm_mux:Mux4|mux_umc:auto_generated|_~10             ; out0             ;
; |debounce_input_signal|lpm_mux:Mux4|mux_umc:auto_generated|_~11             ; |debounce_input_signal|lpm_mux:Mux4|mux_umc:auto_generated|_~11             ; out0             ;
; |debounce_input_signal|lpm_mux:Mux4|mux_umc:auto_generated|_~12             ; |debounce_input_signal|lpm_mux:Mux4|mux_umc:auto_generated|_~12             ; out0             ;
; |debounce_input_signal|lpm_mux:Mux4|mux_umc:auto_generated|_~13             ; |debounce_input_signal|lpm_mux:Mux4|mux_umc:auto_generated|_~13             ; out0             ;
; |debounce_input_signal|lpm_mux:Mux4|mux_umc:auto_generated|_~14             ; |debounce_input_signal|lpm_mux:Mux4|mux_umc:auto_generated|_~14             ; out0             ;
; |debounce_input_signal|lpm_mux:Mux4|mux_umc:auto_generated|_~15             ; |debounce_input_signal|lpm_mux:Mux4|mux_umc:auto_generated|_~15             ; out0             ;
; |debounce_input_signal|lpm_mux:Mux4|mux_umc:auto_generated|_~16             ; |debounce_input_signal|lpm_mux:Mux4|mux_umc:auto_generated|_~16             ; out0             ;
; |debounce_input_signal|lpm_mux:Mux4|mux_umc:auto_generated|_~17             ; |debounce_input_signal|lpm_mux:Mux4|mux_umc:auto_generated|_~17             ; out0             ;
; |debounce_input_signal|lpm_mux:Mux4|mux_umc:auto_generated|result_node[0]~1 ; |debounce_input_signal|lpm_mux:Mux4|mux_umc:auto_generated|result_node[0]~1 ; out0             ;
; |debounce_input_signal|lpm_mux:Mux4|mux_umc:auto_generated|result_node[0]   ; |debounce_input_signal|lpm_mux:Mux4|mux_umc:auto_generated|result_node[0]   ; out0             ;
; |debounce_input_signal|lpm_mux:Mux3|mux_umc:auto_generated|_~0              ; |debounce_input_signal|lpm_mux:Mux3|mux_umc:auto_generated|_~0              ; out0             ;
; |debounce_input_signal|lpm_mux:Mux3|mux_umc:auto_generated|_~1              ; |debounce_input_signal|lpm_mux:Mux3|mux_umc:auto_generated|_~1              ; out0             ;
; |debounce_input_signal|lpm_mux:Mux3|mux_umc:auto_generated|_~2              ; |debounce_input_signal|lpm_mux:Mux3|mux_umc:auto_generated|_~2              ; out0             ;
; |debounce_input_signal|lpm_mux:Mux3|mux_umc:auto_generated|_~3              ; |debounce_input_signal|lpm_mux:Mux3|mux_umc:auto_generated|_~3              ; out0             ;
; |debounce_input_signal|lpm_mux:Mux3|mux_umc:auto_generated|_~4              ; |debounce_input_signal|lpm_mux:Mux3|mux_umc:auto_generated|_~4              ; out0             ;
; |debounce_input_signal|lpm_mux:Mux3|mux_umc:auto_generated|_~5              ; |debounce_input_signal|lpm_mux:Mux3|mux_umc:auto_generated|_~5              ; out0             ;
; |debounce_input_signal|lpm_mux:Mux3|mux_umc:auto_generated|_~6              ; |debounce_input_signal|lpm_mux:Mux3|mux_umc:auto_generated|_~6              ; out0             ;
; |debounce_input_signal|lpm_mux:Mux3|mux_umc:auto_generated|_~7              ; |debounce_input_signal|lpm_mux:Mux3|mux_umc:auto_generated|_~7              ; out0             ;
; |debounce_input_signal|lpm_mux:Mux3|mux_umc:auto_generated|_~8              ; |debounce_input_signal|lpm_mux:Mux3|mux_umc:auto_generated|_~8              ; out0             ;
; |debounce_input_signal|lpm_mux:Mux3|mux_umc:auto_generated|result_node[0]~0 ; |debounce_input_signal|lpm_mux:Mux3|mux_umc:auto_generated|result_node[0]~0 ; out0             ;
; |debounce_input_signal|lpm_mux:Mux3|mux_umc:auto_generated|_~9              ; |debounce_input_signal|lpm_mux:Mux3|mux_umc:auto_generated|_~9              ; out0             ;
; |debounce_input_signal|lpm_mux:Mux3|mux_umc:auto_generated|_~10             ; |debounce_input_signal|lpm_mux:Mux3|mux_umc:auto_generated|_~10             ; out0             ;
; |debounce_input_signal|lpm_mux:Mux3|mux_umc:auto_generated|_~11             ; |debounce_input_signal|lpm_mux:Mux3|mux_umc:auto_generated|_~11             ; out0             ;
; |debounce_input_signal|lpm_mux:Mux3|mux_umc:auto_generated|_~12             ; |debounce_input_signal|lpm_mux:Mux3|mux_umc:auto_generated|_~12             ; out0             ;
; |debounce_input_signal|lpm_mux:Mux3|mux_umc:auto_generated|_~13             ; |debounce_input_signal|lpm_mux:Mux3|mux_umc:auto_generated|_~13             ; out0             ;
; |debounce_input_signal|lpm_mux:Mux3|mux_umc:auto_generated|_~14             ; |debounce_input_signal|lpm_mux:Mux3|mux_umc:auto_generated|_~14             ; out0             ;
; |debounce_input_signal|lpm_mux:Mux3|mux_umc:auto_generated|_~15             ; |debounce_input_signal|lpm_mux:Mux3|mux_umc:auto_generated|_~15             ; out0             ;
; |debounce_input_signal|lpm_mux:Mux3|mux_umc:auto_generated|_~16             ; |debounce_input_signal|lpm_mux:Mux3|mux_umc:auto_generated|_~16             ; out0             ;
; |debounce_input_signal|lpm_mux:Mux3|mux_umc:auto_generated|_~17             ; |debounce_input_signal|lpm_mux:Mux3|mux_umc:auto_generated|_~17             ; out0             ;
; |debounce_input_signal|lpm_mux:Mux3|mux_umc:auto_generated|result_node[0]~1 ; |debounce_input_signal|lpm_mux:Mux3|mux_umc:auto_generated|result_node[0]~1 ; out0             ;
; |debounce_input_signal|lpm_mux:Mux3|mux_umc:auto_generated|result_node[0]   ; |debounce_input_signal|lpm_mux:Mux3|mux_umc:auto_generated|result_node[0]   ; out0             ;
; |debounce_input_signal|lpm_mux:Mux2|mux_umc:auto_generated|_~0              ; |debounce_input_signal|lpm_mux:Mux2|mux_umc:auto_generated|_~0              ; out0             ;
; |debounce_input_signal|lpm_mux:Mux2|mux_umc:auto_generated|_~1              ; |debounce_input_signal|lpm_mux:Mux2|mux_umc:auto_generated|_~1              ; out0             ;
; |debounce_input_signal|lpm_mux:Mux2|mux_umc:auto_generated|_~2              ; |debounce_input_signal|lpm_mux:Mux2|mux_umc:auto_generated|_~2              ; out0             ;
; |debounce_input_signal|lpm_mux:Mux2|mux_umc:auto_generated|_~3              ; |debounce_input_signal|lpm_mux:Mux2|mux_umc:auto_generated|_~3              ; out0             ;
; |debounce_input_signal|lpm_mux:Mux2|mux_umc:auto_generated|_~4              ; |debounce_input_signal|lpm_mux:Mux2|mux_umc:auto_generated|_~4              ; out0             ;
; |debounce_input_signal|lpm_mux:Mux2|mux_umc:auto_generated|_~5              ; |debounce_input_signal|lpm_mux:Mux2|mux_umc:auto_generated|_~5              ; out0             ;
; |debounce_input_signal|lpm_mux:Mux2|mux_umc:auto_generated|_~6              ; |debounce_input_signal|lpm_mux:Mux2|mux_umc:auto_generated|_~6              ; out0             ;
; |debounce_input_signal|lpm_mux:Mux2|mux_umc:auto_generated|_~7              ; |debounce_input_signal|lpm_mux:Mux2|mux_umc:auto_generated|_~7              ; out0             ;
; |debounce_input_signal|lpm_mux:Mux2|mux_umc:auto_generated|_~8              ; |debounce_input_signal|lpm_mux:Mux2|mux_umc:auto_generated|_~8              ; out0             ;
; |debounce_input_signal|lpm_mux:Mux2|mux_umc:auto_generated|result_node[0]~0 ; |debounce_input_signal|lpm_mux:Mux2|mux_umc:auto_generated|result_node[0]~0 ; out0             ;
; |debounce_input_signal|lpm_mux:Mux2|mux_umc:auto_generated|_~9              ; |debounce_input_signal|lpm_mux:Mux2|mux_umc:auto_generated|_~9              ; out0             ;
; |debounce_input_signal|lpm_mux:Mux2|mux_umc:auto_generated|_~10             ; |debounce_input_signal|lpm_mux:Mux2|mux_umc:auto_generated|_~10             ; out0             ;
; |debounce_input_signal|lpm_mux:Mux2|mux_umc:auto_generated|_~11             ; |debounce_input_signal|lpm_mux:Mux2|mux_umc:auto_generated|_~11             ; out0             ;
; |debounce_input_signal|lpm_mux:Mux2|mux_umc:auto_generated|_~12             ; |debounce_input_signal|lpm_mux:Mux2|mux_umc:auto_generated|_~12             ; out0             ;
; |debounce_input_signal|lpm_mux:Mux2|mux_umc:auto_generated|_~13             ; |debounce_input_signal|lpm_mux:Mux2|mux_umc:auto_generated|_~13             ; out0             ;
; |debounce_input_signal|lpm_mux:Mux2|mux_umc:auto_generated|_~14             ; |debounce_input_signal|lpm_mux:Mux2|mux_umc:auto_generated|_~14             ; out0             ;
; |debounce_input_signal|lpm_mux:Mux2|mux_umc:auto_generated|_~15             ; |debounce_input_signal|lpm_mux:Mux2|mux_umc:auto_generated|_~15             ; out0             ;
; |debounce_input_signal|lpm_mux:Mux2|mux_umc:auto_generated|_~16             ; |debounce_input_signal|lpm_mux:Mux2|mux_umc:auto_generated|_~16             ; out0             ;
; |debounce_input_signal|lpm_mux:Mux2|mux_umc:auto_generated|_~17             ; |debounce_input_signal|lpm_mux:Mux2|mux_umc:auto_generated|_~17             ; out0             ;
; |debounce_input_signal|lpm_mux:Mux2|mux_umc:auto_generated|result_node[0]~1 ; |debounce_input_signal|lpm_mux:Mux2|mux_umc:auto_generated|result_node[0]~1 ; out0             ;
; |debounce_input_signal|lpm_mux:Mux2|mux_umc:auto_generated|result_node[0]   ; |debounce_input_signal|lpm_mux:Mux2|mux_umc:auto_generated|result_node[0]   ; out0             ;
; |debounce_input_signal|lpm_mux:Mux1|mux_umc:auto_generated|_~0              ; |debounce_input_signal|lpm_mux:Mux1|mux_umc:auto_generated|_~0              ; out0             ;
; |debounce_input_signal|lpm_mux:Mux1|mux_umc:auto_generated|_~1              ; |debounce_input_signal|lpm_mux:Mux1|mux_umc:auto_generated|_~1              ; out0             ;
; |debounce_input_signal|lpm_mux:Mux1|mux_umc:auto_generated|_~2              ; |debounce_input_signal|lpm_mux:Mux1|mux_umc:auto_generated|_~2              ; out0             ;
; |debounce_input_signal|lpm_mux:Mux1|mux_umc:auto_generated|_~3              ; |debounce_input_signal|lpm_mux:Mux1|mux_umc:auto_generated|_~3              ; out0             ;
; |debounce_input_signal|lpm_mux:Mux1|mux_umc:auto_generated|_~4              ; |debounce_input_signal|lpm_mux:Mux1|mux_umc:auto_generated|_~4              ; out0             ;
; |debounce_input_signal|lpm_mux:Mux1|mux_umc:auto_generated|_~5              ; |debounce_input_signal|lpm_mux:Mux1|mux_umc:auto_generated|_~5              ; out0             ;
; |debounce_input_signal|lpm_mux:Mux1|mux_umc:auto_generated|_~6              ; |debounce_input_signal|lpm_mux:Mux1|mux_umc:auto_generated|_~6              ; out0             ;
; |debounce_input_signal|lpm_mux:Mux1|mux_umc:auto_generated|_~7              ; |debounce_input_signal|lpm_mux:Mux1|mux_umc:auto_generated|_~7              ; out0             ;
; |debounce_input_signal|lpm_mux:Mux1|mux_umc:auto_generated|_~8              ; |debounce_input_signal|lpm_mux:Mux1|mux_umc:auto_generated|_~8              ; out0             ;
; |debounce_input_signal|lpm_mux:Mux1|mux_umc:auto_generated|result_node[0]~0 ; |debounce_input_signal|lpm_mux:Mux1|mux_umc:auto_generated|result_node[0]~0 ; out0             ;
; |debounce_input_signal|lpm_mux:Mux1|mux_umc:auto_generated|_~9              ; |debounce_input_signal|lpm_mux:Mux1|mux_umc:auto_generated|_~9              ; out0             ;
; |debounce_input_signal|lpm_mux:Mux1|mux_umc:auto_generated|_~10             ; |debounce_input_signal|lpm_mux:Mux1|mux_umc:auto_generated|_~10             ; out0             ;
; |debounce_input_signal|lpm_mux:Mux1|mux_umc:auto_generated|_~11             ; |debounce_input_signal|lpm_mux:Mux1|mux_umc:auto_generated|_~11             ; out0             ;
; |debounce_input_signal|lpm_mux:Mux1|mux_umc:auto_generated|_~12             ; |debounce_input_signal|lpm_mux:Mux1|mux_umc:auto_generated|_~12             ; out0             ;
; |debounce_input_signal|lpm_mux:Mux1|mux_umc:auto_generated|_~13             ; |debounce_input_signal|lpm_mux:Mux1|mux_umc:auto_generated|_~13             ; out0             ;
; |debounce_input_signal|lpm_mux:Mux1|mux_umc:auto_generated|_~14             ; |debounce_input_signal|lpm_mux:Mux1|mux_umc:auto_generated|_~14             ; out0             ;
; |debounce_input_signal|lpm_mux:Mux1|mux_umc:auto_generated|_~15             ; |debounce_input_signal|lpm_mux:Mux1|mux_umc:auto_generated|_~15             ; out0             ;
; |debounce_input_signal|lpm_mux:Mux1|mux_umc:auto_generated|_~16             ; |debounce_input_signal|lpm_mux:Mux1|mux_umc:auto_generated|_~16             ; out0             ;
; |debounce_input_signal|lpm_mux:Mux1|mux_umc:auto_generated|_~17             ; |debounce_input_signal|lpm_mux:Mux1|mux_umc:auto_generated|_~17             ; out0             ;
; |debounce_input_signal|lpm_mux:Mux1|mux_umc:auto_generated|result_node[0]~1 ; |debounce_input_signal|lpm_mux:Mux1|mux_umc:auto_generated|result_node[0]~1 ; out0             ;
; |debounce_input_signal|lpm_mux:Mux1|mux_umc:auto_generated|result_node[0]   ; |debounce_input_signal|lpm_mux:Mux1|mux_umc:auto_generated|result_node[0]   ; out0             ;
; |debounce_input_signal|lpm_mux:Mux0|mux_umc:auto_generated|_~0              ; |debounce_input_signal|lpm_mux:Mux0|mux_umc:auto_generated|_~0              ; out0             ;
; |debounce_input_signal|lpm_mux:Mux0|mux_umc:auto_generated|_~1              ; |debounce_input_signal|lpm_mux:Mux0|mux_umc:auto_generated|_~1              ; out0             ;
; |debounce_input_signal|lpm_mux:Mux0|mux_umc:auto_generated|_~2              ; |debounce_input_signal|lpm_mux:Mux0|mux_umc:auto_generated|_~2              ; out0             ;
; |debounce_input_signal|lpm_mux:Mux0|mux_umc:auto_generated|_~3              ; |debounce_input_signal|lpm_mux:Mux0|mux_umc:auto_generated|_~3              ; out0             ;
; |debounce_input_signal|lpm_mux:Mux0|mux_umc:auto_generated|_~4              ; |debounce_input_signal|lpm_mux:Mux0|mux_umc:auto_generated|_~4              ; out0             ;
; |debounce_input_signal|lpm_mux:Mux0|mux_umc:auto_generated|_~5              ; |debounce_input_signal|lpm_mux:Mux0|mux_umc:auto_generated|_~5              ; out0             ;
; |debounce_input_signal|lpm_mux:Mux0|mux_umc:auto_generated|_~6              ; |debounce_input_signal|lpm_mux:Mux0|mux_umc:auto_generated|_~6              ; out0             ;
; |debounce_input_signal|lpm_mux:Mux0|mux_umc:auto_generated|_~7              ; |debounce_input_signal|lpm_mux:Mux0|mux_umc:auto_generated|_~7              ; out0             ;
; |debounce_input_signal|lpm_mux:Mux0|mux_umc:auto_generated|_~8              ; |debounce_input_signal|lpm_mux:Mux0|mux_umc:auto_generated|_~8              ; out0             ;
; |debounce_input_signal|lpm_mux:Mux0|mux_umc:auto_generated|result_node[0]~0 ; |debounce_input_signal|lpm_mux:Mux0|mux_umc:auto_generated|result_node[0]~0 ; out0             ;
; |debounce_input_signal|lpm_mux:Mux0|mux_umc:auto_generated|_~9              ; |debounce_input_signal|lpm_mux:Mux0|mux_umc:auto_generated|_~9              ; out0             ;
; |debounce_input_signal|lpm_mux:Mux0|mux_umc:auto_generated|_~10             ; |debounce_input_signal|lpm_mux:Mux0|mux_umc:auto_generated|_~10             ; out0             ;
; |debounce_input_signal|lpm_mux:Mux0|mux_umc:auto_generated|_~11             ; |debounce_input_signal|lpm_mux:Mux0|mux_umc:auto_generated|_~11             ; out0             ;
; |debounce_input_signal|lpm_mux:Mux0|mux_umc:auto_generated|_~12             ; |debounce_input_signal|lpm_mux:Mux0|mux_umc:auto_generated|_~12             ; out0             ;
; |debounce_input_signal|lpm_mux:Mux0|mux_umc:auto_generated|_~13             ; |debounce_input_signal|lpm_mux:Mux0|mux_umc:auto_generated|_~13             ; out0             ;
; |debounce_input_signal|lpm_mux:Mux0|mux_umc:auto_generated|_~14             ; |debounce_input_signal|lpm_mux:Mux0|mux_umc:auto_generated|_~14             ; out0             ;
; |debounce_input_signal|lpm_mux:Mux0|mux_umc:auto_generated|_~15             ; |debounce_input_signal|lpm_mux:Mux0|mux_umc:auto_generated|_~15             ; out0             ;
; |debounce_input_signal|lpm_mux:Mux0|mux_umc:auto_generated|_~16             ; |debounce_input_signal|lpm_mux:Mux0|mux_umc:auto_generated|_~16             ; out0             ;
; |debounce_input_signal|lpm_mux:Mux0|mux_umc:auto_generated|_~17             ; |debounce_input_signal|lpm_mux:Mux0|mux_umc:auto_generated|_~17             ; out0             ;
; |debounce_input_signal|lpm_mux:Mux0|mux_umc:auto_generated|result_node[0]~1 ; |debounce_input_signal|lpm_mux:Mux0|mux_umc:auto_generated|result_node[0]~1 ; out0             ;
; |debounce_input_signal|lpm_mux:Mux0|mux_umc:auto_generated|result_node[0]   ; |debounce_input_signal|lpm_mux:Mux0|mux_umc:auto_generated|result_node[0]   ; out0             ;
+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+--------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                       ;
+------------------------------+------------------------------+------------------+
; Node Name                    ; Output Port Name             ; Output Port Type ;
+------------------------------+------------------------------+------------------+
; |debounce_input_signal|reset ; |debounce_input_signal|reset ; out              ;
+------------------------------+------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+--------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                       ;
+------------------------------+------------------------------+------------------+
; Node Name                    ; Output Port Name             ; Output Port Type ;
+------------------------------+------------------------------+------------------+
; |debounce_input_signal|reset ; |debounce_input_signal|reset ; out              ;
+------------------------------+------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue Dec 22 00:08:43 2015
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off debounce_input_signal -c debounce_input_signal
Info: Using vector source file "C:/TRIUMF/common/edevel00232_common_rtl_library/tsb/ip/sim/debounce_input_signal.vwf"
Info: Overwriting simulation input file with simulation results
    Info: A backup of debounce_input_signal.vwf called debounce_input_signal.sim_ori.vwf has been created in the db folder
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      99.55 %
Info: Number of transitions in simulation is 9162
Info: Vector file debounce_input_signal.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 157 megabytes
    Info: Processing ended: Tue Dec 22 00:08:43 2015
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


