/* FE Release Version: 2.4.24 */
/*
 *      CONFIDENTIAL AND PROPRIETARY SOFTWARE OF ARM PHYSICAL IP, INC.
 *     
 *      Copyright (c) 1993 - 2022 ARM Physical IP, Inc.  All Rights Reserved.
 *     
 *      Use of this Software is subject to the terms and conditions of the
 *      applicable license agreement with ARM Physical IP, Inc.
 *      In addition, this Software is protected by patents, copyright law 
 *      and international treaties.
 *     
 *      The copyright notice(s) in this Software does not indicate actual or
 *      intended publication of this Software.
 *
 *      Synopsys model for Synchronous Single-Port Ram
 *
 *       Instance Name:              sram_512w_32b_120mhz_wwm
 *       Words:                      512
 *       Bits:                       32
 *       Mux:                        16
 *       Drive:                      6
 *       Write Mask:                 On
 *       Write Thru:                 On
 *       Extra Margin Adjustment:    On
 *       Redundant Rows:             0
 *       Redundant Columns:          0
 *       Test Muxes                  On
 *       Power Gating:               Off
 *       Retention:                  On
 *       Pipeline:                   On
 *       Weak Bit Test:	        Off
 *       Read Disturb Test:	        Off
 *       
 *       Creation Date:  Sat Dec 10 13:29:17 2022
 *       Version: 	r0p0-00eac0
 *
 *      Verified With: Synopsys Primetime, Cadence Encounter Timing System,
 *                     Magma Talus, Synopsys Design Compiler, Cadence RTL Compiler.
 *
 *      Modeling Assumptions: This library contains a black box description
 *          for a memory element.  At the library level, a default_max_transition
 *          constraint is set to the maximum characterized input slew.  Each
 *          output has a max_capacitance constraint set to the highest characterized
 *          output load.  These two constraints force Design Compiler to synthesize
 *          circuits that operate within the characterization space.  The user can
 *          tighten these constraints, if desired.  When writing SDF from Synopsys 
 *          Design Compiler or Synopsys Primetime, use the version 3.0 or 2.1 option.
 *          This ensures the SDF will annotate to simulation models provided with this
 *          generator.
 *
 *      Modeling Limitations: 
 *          Due to limitations of the .lib format, some data reduction was necessary.
 *          When reducing data, minimum values were chosen for the fast case corner
 *          and maximum values were used for the typical and best case corners.  It
 *          is recommended that critical timing and setup and hold times be checked 
 *          at all corners.
 *
 *      Known Bugs: None.
 *
 *      Known Work Arounds: N/A
 *
 */

library(USERLIB_nldm_ss_0p90v_0p90v_m40c) {
  delay_model         : table_lookup;
  library_features(report_delay_calculation);
  revision            : 1.1;        
  date                : "Sat Dec 10 13:29:17 2022";
  comment             : "Copyright (c) 1993 - 2022 ARM Physical IP, Inc.  All Rights Reserved.";

  /* unit attributes */
  time_unit           : "1ns";
  voltage_unit        : "1V";
  current_unit        : "1mA";
  leakage_power_unit  : "1mW";
  nom_process         : 1;
  nom_temperature     : -40.000;
  nom_voltage         : 0.900;
  capacitive_load_unit(1,pf);
  pulling_resistance_unit       : "1kohm";

  /* default attributes */
  default_cell_leakage_power    : 0;
  default_fanout_load           : 1;
  default_inout_pin_cap         : 0.005;
  default_input_pin_cap         : 0.005;
  default_output_pin_cap        : 0.0;
  default_max_transition        : 1;

  /* threshold definitions */
  default_leakage_power_density : 0.0;
  slew_derate_from_library      : 1.000;
  slew_lower_threshold_pct_fall : 10.000;
  slew_upper_threshold_pct_fall : 90.000;
  slew_lower_threshold_pct_rise : 10.000;
  slew_upper_threshold_pct_rise : 90.000;
  input_threshold_pct_fall      : 50.000;
  input_threshold_pct_rise      : 50.000;
  output_threshold_pct_fall     : 50.000;
  output_threshold_pct_rise     : 50.000;

  /* k-factors */
  k_process_cell_fall           : 1;
  k_process_cell_leakage_power  : 0;
  k_process_cell_rise           : 1;
  k_process_fall_transition     : 1;
  k_process_hold_fall           : 1;
  k_process_hold_rise           : 1;
  k_process_internal_power      : 0;
  k_process_min_pulse_width_high : 1;
  k_process_min_pulse_width_low : 1;
  k_process_pin_cap             : 0;
  k_process_recovery_fall       : 1;
  k_process_recovery_rise       : 1;
  k_process_rise_transition     : 1;
  k_process_setup_fall          : 1;
  k_process_setup_rise          : 1;
  k_process_wire_cap            : 0;
  k_process_wire_res            : 0;
  k_temp_cell_fall              : 0.000;
  k_temp_cell_rise              : 0.000;
  k_temp_hold_fall              : 0.000;
  k_temp_hold_rise              : 0.000;
  k_temp_min_pulse_width_high   : 0.000;
  k_temp_min_pulse_width_low    : 0.000;
  k_temp_min_period             : 0.000;
  k_temp_rise_propagation       : 0.000;
  k_temp_fall_propagation       : 0.000;
  k_temp_rise_transition        : 0.0;
  k_temp_fall_transition        : 0.0;
  k_temp_recovery_fall          : 0.000;
  k_temp_recovery_rise          : 0.000;
  k_temp_setup_fall             : 0.000;
  k_temp_setup_rise             : 0.000;
  k_volt_cell_fall              : 0.000;
  k_volt_cell_rise              : 0.000;
  k_volt_hold_fall              : 0.000;
  k_volt_hold_rise              : 0.000;
  k_volt_min_pulse_width_high   : 0.000;
  k_volt_min_pulse_width_low    : 0.000;
  k_volt_min_period             : 0.000;
  k_volt_rise_propagation       : 0.000;
  k_volt_fall_propagation       : 0.000;
  k_volt_rise_transition        : 0.0;
  k_volt_fall_transition        : 0.0;
  k_volt_recovery_fall          : 0.000;
  k_volt_recovery_rise          : 0.000;
  k_volt_setup_fall             : 0.000;
  k_volt_setup_rise             : 0.000;

  /* operation conditions */
  voltage_map (VDDCE, 0.9);
  voltage_map (VDDPE, 0.9);
  voltage_map (VSSE, 0);
  operating_conditions(ss_0p90v_0p90v_m40c) {
    process      : 1;
    temperature  : -40.000;
    voltage      : 0.900;
    tree_type    : balanced_tree;
  }
  default_operating_conditions : ss_0p90v_0p90v_m40c;

  /* wire-loads */
  wire_load("sample") {
    resistance   : 1.6e-05;
    capacitance  : 0.0002;
    area         : 1.7;
    slope        : 500;
    fanout_length(1,500);
  }

  /* templates */ 
  define ("peak_current", "cell", "float");
  lu_table_template(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
    variable_1 : input_net_transition;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(sram_512w_32b_120mhz_wwm_mux_mem_out_delay_template) {
    variable_1 : input_net_transition;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(sram_512w_32b_120mhz_wwm_mem_out_delay_template) {
    variable_1 : input_net_transition;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
    variable_1 : input_net_transition;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(sram_512w_32b_120mhz_wwm_mem_out_slew_template) {
    variable_1 : input_net_transition;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(sram_512w_32b_120mhz_wwm_clk_setup_constraint_template) {
    variable_1 : related_pin_transition;
    variable_2 : constrained_pin_transition;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(sram_512w_32b_120mhz_wwm_constraint_template) {
     variable_1 : related_pin_transition;
     variable_2 : constrained_pin_transition;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  power_lut_template(sram_512w_32b_120mhz_wwm_energy_template_clkslew_load) {
    variable_1 : input_transition_time;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  power_lut_template(sram_512w_32b_120mhz_wwm_energy_template_sigslew_load) {
    variable_1 : input_transition_time;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  power_lut_template(sram_512w_32b_120mhz_wwm_energy_template_load) {
    variable_1 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  power_lut_template(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
    variable_1 : input_transition_time;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  power_lut_template(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
    variable_1 : input_transition_time;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  type (sram_512w_32b_120mhz_wwm_DATA) {
    base_type : array ;
    data_type : bit ;
    bit_width : 32;
    bit_from : 31;
    bit_to : 0 ;
    downto : true ;
  }
  type (sram_512w_32b_120mhz_wwm_UPM) {
    base_type : array ;
    data_type : bit ;
    bit_width : 3;
    bit_from : 2;
    bit_to : 0 ;
    downto : true ;
  }
  type (sram_512w_32b_120mhz_wwm_ADDRESS) {
    base_type : array ;
    data_type : bit ;
    bit_width : 9;
    bit_from : 8;
    bit_to : 0 ;
    downto : true ;
  }
  type (sram_512w_32b_120mhz_wwm_WRITE) {
    base_type : array ;
    data_type : bit ;
    bit_width : 4;
    bit_from : 3;
    bit_to : 0 ;
    downto : true ;
  }
  cell(sram_512w_32b_120mhz_wwm) {
    area : 35811.319500;
    dont_use : TRUE;
    dont_touch : TRUE;
    interface_timing : TRUE;
    power_gating_cell : "mtcmos";
    memory() {
      type : ram;
      address_width : 9;
      word_width : 32;
    }
    pin(CENY) {
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      direction : output;
      max_capacitance : 0.250000;
      timing() {
        related_pin : "CEN";
        timing_sense : positive_unate;
        timing_type : combinational;
        when : "TEN";
        sdf_cond : "TEN == 1'b1";
         cell_rise(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.155427, 0.167170, 0.183946, 0.217498, 0.266148, 0.381902, 0.566437", \
             "0.160539, 0.172282, 0.189058, 0.222610, 0.271260, 0.387014, 0.571549", \
             "0.166240, 0.177983, 0.194759, 0.228311, 0.276961, 0.392715, 0.577250", \
             "0.177840, 0.189583, 0.206359, 0.239911, 0.288561, 0.404315, 0.588850", \
             "0.212048, 0.223791, 0.240567, 0.274119, 0.322769, 0.438523, 0.623058", \
             "0.269062, 0.280805, 0.297581, 0.331133, 0.379783, 0.495537, 0.680072", \
             "0.343967, 0.355710, 0.372486, 0.406038, 0.454688, 0.570442, 0.754977" \
           );
         }
         rise_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.038332, 0.062163, 0.097057, 0.168100, 0.272027, 0.520137, 0.914821", \
             "0.038316, 0.062096, 0.097177, 0.168435, 0.272426, 0.520537, 0.914624", \
             "0.038265, 0.061974, 0.097104, 0.168261, 0.272246, 0.519593, 0.915155", \
             "0.038425, 0.062021, 0.097004, 0.168463, 0.272656, 0.519690, 0.914305", \
             "0.038389, 0.062209, 0.097229, 0.168093, 0.272400, 0.520995, 0.914543", \
             "0.038548, 0.062182, 0.097166, 0.168217, 0.272320, 0.519269, 0.914872", \
             "0.038571, 0.062253, 0.097024, 0.168008, 0.272413, 0.520133, 0.913231" \
           );
         }
         cell_fall(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.164449, 0.171358, 0.181228, 0.200968, 0.229592, 0.297695, 0.406267", \
             "0.169704, 0.176613, 0.186483, 0.206223, 0.234846, 0.302950, 0.411521", \
             "0.175564, 0.182474, 0.192344, 0.212084, 0.240707, 0.308811, 0.417382", \
             "0.187488, 0.194397, 0.204268, 0.224008, 0.252631, 0.320735, 0.429306", \
             "0.222654, 0.229563, 0.239433, 0.259173, 0.287796, 0.355900, 0.464471", \
             "0.281263, 0.288172, 0.298042, 0.317782, 0.346405, 0.414509, 0.523080", \
             "0.358263, 0.365172, 0.375042, 0.394782, 0.423406, 0.491509, 0.600080" \
           );
         }
         fall_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.032574, 0.046465, 0.067065, 0.108882, 0.170814, 0.322048, 0.563972", \
             "0.032459, 0.046415, 0.066855, 0.109005, 0.171329, 0.321995, 0.564432", \
             "0.032384, 0.046684, 0.066951, 0.108857, 0.171014, 0.321778, 0.564268", \
             "0.032506, 0.046493, 0.067178, 0.108952, 0.171153, 0.322286, 0.565356", \
             "0.032426, 0.046489, 0.067162, 0.109001, 0.171280, 0.321395, 0.566089", \
             "0.032510, 0.046471, 0.066933, 0.108807, 0.171732, 0.322185, 0.563381", \
             "0.032517, 0.046480, 0.066947, 0.108920, 0.171116, 0.321655, 0.562141" \
           );
         }
      }
      timing() {
        related_pin : "TCEN";
        timing_sense : positive_unate;
        timing_type : combinational;
        when : "!TEN";
        sdf_cond : "TEN == 1'b0";
         cell_rise(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.150327, 0.162070, 0.178846, 0.212398, 0.261048, 0.376802, 0.561337", \
             "0.155439, 0.167182, 0.183958, 0.217510, 0.266160, 0.381914, 0.566449", \
             "0.161140, 0.172883, 0.189659, 0.223211, 0.271861, 0.387615, 0.572150", \
             "0.172740, 0.184483, 0.201259, 0.234811, 0.283461, 0.399215, 0.583750", \
             "0.206948, 0.218691, 0.235467, 0.269019, 0.317669, 0.433423, 0.617958", \
             "0.263962, 0.275705, 0.292481, 0.326033, 0.374683, 0.490437, 0.674972", \
             "0.338867, 0.350610, 0.367386, 0.400938, 0.449588, 0.565342, 0.749877" \
           );
         }
         rise_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.038420, 0.062101, 0.096716, 0.168148, 0.271968, 0.521681, 0.912267", \
             "0.038471, 0.062017, 0.096842, 0.168295, 0.271941, 0.521842, 0.911319", \
             "0.038409, 0.061928, 0.096942, 0.168149, 0.272187, 0.521467, 0.911046", \
             "0.038422, 0.062049, 0.096802, 0.167912, 0.271999, 0.522149, 0.911048", \
             "0.038512, 0.062102, 0.096782, 0.168049, 0.272149, 0.521343, 0.912205", \
             "0.038451, 0.061957, 0.097001, 0.168284, 0.271990, 0.520740, 0.910933", \
             "0.038406, 0.061920, 0.096951, 0.168059, 0.271798, 0.521700, 0.912013" \
           );
         }
         cell_fall(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.167749, 0.174658, 0.184528, 0.204268, 0.232892, 0.300995, 0.409567", \
             "0.173004, 0.179913, 0.189783, 0.209523, 0.238146, 0.306250, 0.414821", \
             "0.178864, 0.185774, 0.195644, 0.215384, 0.244007, 0.312111, 0.420682", \
             "0.190788, 0.197697, 0.207568, 0.227308, 0.255931, 0.324035, 0.432606", \
             "0.225954, 0.232863, 0.242733, 0.262473, 0.291096, 0.359200, 0.467771", \
             "0.284563, 0.291472, 0.301342, 0.321082, 0.349705, 0.417809, 0.526380", \
             "0.361563, 0.368472, 0.378342, 0.398082, 0.426706, 0.494809, 0.603380" \
           );
         }
         fall_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.032557, 0.046553, 0.067228, 0.109330, 0.171597, 0.322208, 0.565711", \
             "0.032768, 0.046671, 0.066894, 0.108995, 0.171178, 0.321824, 0.561703", \
             "0.032740, 0.046545, 0.066925, 0.109088, 0.171785, 0.321827, 0.562538", \
             "0.032613, 0.046675, 0.066877, 0.109014, 0.171349, 0.321183, 0.563093", \
             "0.032777, 0.046725, 0.067043, 0.109187, 0.171460, 0.321898, 0.563180", \
             "0.033176, 0.046957, 0.067396, 0.109175, 0.171608, 0.322055, 0.561571", \
             "0.033322, 0.047230, 0.067326, 0.109071, 0.170943, 0.323466, 0.563349" \
           );
         }
      }
      timing() {
        related_pin : "TEN";
        timing_sense : non_unate;
        timing_type : combinational;
         cell_rise(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.357637, 0.369380, 0.386156, 0.419708, 0.468358, 0.584112, 0.768647", \
             "0.362172, 0.373915, 0.390691, 0.424242, 0.472893, 0.588646, 0.773181", \
             "0.367229, 0.378972, 0.395748, 0.429300, 0.477950, 0.593704, 0.778239", \
             "0.377519, 0.389262, 0.406038, 0.439590, 0.488240, 0.603994, 0.788529", \
             "0.407864, 0.419607, 0.436383, 0.469935, 0.518585, 0.634339, 0.818874", \
             "0.458440, 0.470183, 0.486959, 0.520511, 0.569161, 0.684915, 0.869450", \
             "0.524887, 0.536630, 0.553406, 0.586958, 0.635608, 0.751362, 0.935897" \
           );
         }
         rise_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.038381, 0.061975, 0.096913, 0.168232, 0.272075, 0.522243, 0.913612", \
             "0.038492, 0.062025, 0.096942, 0.168014, 0.272018, 0.521564, 0.912172", \
             "0.038312, 0.061959, 0.096685, 0.167992, 0.271953, 0.521306, 0.912968", \
             "0.038324, 0.062093, 0.096968, 0.168270, 0.271759, 0.521943, 0.911060", \
             "0.038344, 0.062028, 0.096967, 0.167619, 0.272061, 0.521807, 0.912917", \
             "0.038381, 0.061991, 0.096781, 0.168002, 0.272246, 0.521558, 0.912838", \
             "0.038454, 0.062026, 0.096839, 0.167977, 0.271870, 0.520944, 0.912553" \
           );
         }
         cell_fall(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.312475, 0.319384, 0.329254, 0.348995, 0.377618, 0.445722, 0.554293", \
             "0.319901, 0.326810, 0.336680, 0.356420, 0.385044, 0.453147, 0.561718", \
             "0.328183, 0.335092, 0.344962, 0.364703, 0.393326, 0.461430, 0.570001", \
             "0.345034, 0.351943, 0.361813, 0.381553, 0.410176, 0.478280, 0.586851", \
             "0.394728, 0.401637, 0.411507, 0.431247, 0.459871, 0.527974, 0.636546", \
             "0.477552, 0.484461, 0.494331, 0.514071, 0.542695, 0.610798, 0.719370", \
             "0.586366, 0.593275, 0.603145, 0.622885, 0.651508, 0.719612, 0.828183" \
           );
         }
         fall_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.032711, 0.046584, 0.067025, 0.108888, 0.171222, 0.322032, 0.564595", \
             "0.032650, 0.046637, 0.067088, 0.108827, 0.171138, 0.322041, 0.562428", \
             "0.032695, 0.046647, 0.066851, 0.108940, 0.170835, 0.322076, 0.563556", \
             "0.032813, 0.046635, 0.067107, 0.108750, 0.171376, 0.321847, 0.562762", \
             "0.032683, 0.046601, 0.066931, 0.108632, 0.170906, 0.321471, 0.563547", \
             "0.032851, 0.046868, 0.066931, 0.109414, 0.171189, 0.321602, 0.563235", \
             "0.032753, 0.046692, 0.067294, 0.108789, 0.171355, 0.321909, 0.563284" \
           );
         }
      }
    }
    bus(WENY) {
      bus_type : sram_512w_32b_120mhz_wwm_WRITE;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      direction : output;
      max_capacitance : 0.250000;
      timing() {
        related_pin : "WEN";
        timing_sense : positive_unate;
        timing_type : combinational;
        when : "TEN";
        sdf_cond : "TEN == 1'b1";
         cell_rise(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.235728, 0.247471, 0.264247, 0.297799, 0.346449, 0.462203, 0.646738", \
             "0.241283, 0.253026, 0.269802, 0.303354, 0.352004, 0.467758, 0.652293", \
             "0.247479, 0.259222, 0.275998, 0.309550, 0.358200, 0.473954, 0.658489", \
             "0.260084, 0.271828, 0.288603, 0.322155, 0.370805, 0.486559, 0.671094", \
             "0.297260, 0.309003, 0.325779, 0.359330, 0.407981, 0.523734, 0.708269", \
             "0.359218, 0.370961, 0.387737, 0.421289, 0.469939, 0.585693, 0.770228", \
             "0.440619, 0.452362, 0.469138, 0.502690, 0.551340, 0.667094, 0.851629" \
           );
         }
         rise_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.039205, 0.062674, 0.097185, 0.168422, 0.272379, 0.520933, 0.919654", \
             "0.039154, 0.062740, 0.097254, 0.168795, 0.273419, 0.521874, 0.918638", \
             "0.039167, 0.062712, 0.097453, 0.169009, 0.272208, 0.519984, 0.919357", \
             "0.038994, 0.062526, 0.097360, 0.168260, 0.272413, 0.520199, 0.917677", \
             "0.039015, 0.062641, 0.097195, 0.168676, 0.273240, 0.519820, 0.919146", \
             "0.038897, 0.062401, 0.097003, 0.168658, 0.272227, 0.521155, 0.916817", \
             "0.039129, 0.062616, 0.097190, 0.168613, 0.272781, 0.522185, 0.917275" \
           );
         }
         cell_fall(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.363736, 0.370645, 0.380515, 0.400255, 0.428879, 0.496982, 0.605554", \
             "0.371979, 0.378888, 0.388758, 0.408499, 0.437122, 0.505226, 0.613797", \
             "0.381174, 0.388083, 0.397953, 0.417693, 0.446316, 0.514420, 0.622991", \
             "0.399880, 0.406789, 0.416659, 0.436399, 0.465022, 0.533126, 0.641697", \
             "0.455046, 0.461955, 0.471826, 0.491566, 0.520189, 0.588293, 0.696864", \
             "0.546991, 0.553900, 0.563770, 0.583510, 0.612134, 0.680237, 0.788808", \
             "0.667787, 0.674696, 0.684566, 0.704306, 0.732930, 0.801033, 0.909605" \
           );
         }
         fall_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.044123, 0.058278, 0.078284, 0.118907, 0.179125, 0.327041, 0.567614", \
             "0.044215, 0.058706, 0.078222, 0.118515, 0.179157, 0.326042, 0.568692", \
             "0.043997, 0.058417, 0.078334, 0.118554, 0.179061, 0.327758, 0.568554", \
             "0.044250, 0.058328, 0.078309, 0.118687, 0.178643, 0.327702, 0.569685", \
             "0.044063, 0.058805, 0.078153, 0.118409, 0.178875, 0.327228, 0.569613", \
             "0.044186, 0.058687, 0.078370, 0.118885, 0.181124, 0.326016, 0.565088", \
             "0.044072, 0.058451, 0.078501, 0.118859, 0.178926, 0.326231, 0.565532" \
           );
         }
      }
      timing() {
        related_pin : "TWEN";
        timing_sense : positive_unate;
        timing_type : combinational;
        when : "!TEN";
        sdf_cond : "TEN == 1'b0";
         cell_rise(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.231528, 0.243271, 0.260047, 0.293599, 0.342249, 0.458003, 0.642538", \
             "0.237083, 0.248826, 0.265602, 0.299154, 0.347804, 0.463558, 0.648093", \
             "0.243279, 0.255022, 0.271798, 0.305350, 0.354000, 0.469754, 0.654289", \
             "0.255884, 0.267628, 0.284403, 0.317955, 0.366605, 0.482359, 0.666894", \
             "0.293060, 0.304803, 0.321579, 0.355130, 0.403781, 0.519534, 0.704069", \
             "0.355018, 0.366761, 0.383537, 0.417089, 0.465739, 0.581493, 0.766028", \
             "0.436419, 0.448162, 0.464938, 0.498490, 0.547140, 0.662894, 0.847429" \
           );
         }
         rise_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.038809, 0.062222, 0.097009, 0.167963, 0.271440, 0.520271, 0.916978", \
             "0.038818, 0.062186, 0.096869, 0.167768, 0.271568, 0.521302, 0.916506", \
             "0.038815, 0.062191, 0.096874, 0.168072, 0.271410, 0.519565, 0.916421", \
             "0.038828, 0.062232, 0.096949, 0.167799, 0.271561, 0.521258, 0.916435", \
             "0.038901, 0.062239, 0.097096, 0.168126, 0.271591, 0.519528, 0.916507", \
             "0.038761, 0.062231, 0.096986, 0.168204, 0.271787, 0.518883, 0.916496", \
             "0.038848, 0.062185, 0.097001, 0.168066, 0.271606, 0.519965, 0.916529" \
           );
         }
         cell_fall(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.359436, 0.366345, 0.376215, 0.395955, 0.424579, 0.492682, 0.601254", \
             "0.367679, 0.374588, 0.384458, 0.404199, 0.432822, 0.500926, 0.609497", \
             "0.376874, 0.383783, 0.393653, 0.413393, 0.442016, 0.510120, 0.618691", \
             "0.395580, 0.402489, 0.412359, 0.432099, 0.460722, 0.528826, 0.637397", \
             "0.450746, 0.457655, 0.467526, 0.487266, 0.515889, 0.583993, 0.692564", \
             "0.542691, 0.549600, 0.559470, 0.579210, 0.607834, 0.675937, 0.784508", \
             "0.663487, 0.670396, 0.680266, 0.700006, 0.728630, 0.796733, 0.905305" \
           );
         }
         fall_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.043975, 0.058475, 0.078605, 0.118867, 0.179162, 0.326473, 0.571055", \
             "0.044083, 0.058454, 0.078272, 0.119027, 0.179183, 0.326557, 0.566293", \
             "0.043992, 0.058600, 0.078192, 0.118835, 0.179216, 0.326568, 0.565320", \
             "0.043981, 0.058134, 0.078243, 0.118435, 0.179599, 0.327224, 0.565163", \
             "0.043945, 0.058172, 0.078281, 0.118551, 0.179149, 0.326629, 0.568211", \
             "0.044010, 0.058483, 0.078513, 0.118502, 0.179130, 0.330052, 0.568697", \
             "0.043953, 0.058193, 0.078528, 0.118443, 0.178746, 0.326404, 0.565564" \
           );
         }
      }
      timing() {
        related_pin : "TEN";
        timing_sense : non_unate;
        timing_type : combinational;
         cell_rise(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.572903, 0.584646, 0.601422, 0.634973, 0.683624, 0.799377, 0.983913", \
             "0.577437, 0.589180, 0.605956, 0.639508, 0.688158, 0.803912, 0.988447", \
             "0.582495, 0.594238, 0.611014, 0.644565, 0.693216, 0.808969, 0.993505", \
             "0.592784, 0.604527, 0.621303, 0.654855, 0.703505, 0.819259, 1.003794", \
             "0.623130, 0.634873, 0.651649, 0.685201, 0.733851, 0.849605, 1.034140", \
             "0.673706, 0.685449, 0.702225, 0.735777, 0.784427, 0.900181, 1.084716", \
             "0.740152, 0.751895, 0.768671, 0.802223, 0.850873, 0.966627, 1.151162" \
           );
         }
         rise_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.038830, 0.062273, 0.097073, 0.168114, 0.271555, 0.521283, 0.917114", \
             "0.038872, 0.062230, 0.097111, 0.167838, 0.271220, 0.519403, 0.916468", \
             "0.038834, 0.062227, 0.096984, 0.167876, 0.271163, 0.519496, 0.916167", \
             "0.038913, 0.062224, 0.097069, 0.168108, 0.271633, 0.521473, 0.916402", \
             "0.038873, 0.062231, 0.097073, 0.168062, 0.271641, 0.521344, 0.916065", \
             "0.038783, 0.062239, 0.097029, 0.167841, 0.271339, 0.519935, 0.916082", \
             "0.038785, 0.062232, 0.097002, 0.168251, 0.271489, 0.518893, 0.916309" \
           );
         }
         cell_fall(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.692773, 0.699682, 0.709552, 0.729292, 0.757915, 0.826019, 0.934590", \
             "0.700198, 0.707107, 0.716977, 0.736718, 0.765341, 0.833445, 0.942016", \
             "0.708481, 0.715390, 0.725260, 0.745000, 0.773623, 0.841727, 0.950298", \
             "0.725331, 0.732240, 0.742110, 0.761850, 0.790474, 0.858577, 0.967149", \
             "0.775025, 0.781935, 0.791805, 0.811545, 0.840168, 0.908272, 1.016843", \
             "0.857849, 0.864759, 0.874629, 0.894369, 0.922992, 0.991096, 1.099667", \
             "0.966663, 0.973572, 0.983442, 1.003182, 1.031806, 1.099909, 1.208481" \
           );
         }
         fall_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.044299, 0.058312, 0.078139, 0.118688, 0.178807, 0.326930, 0.567023", \
             "0.044189, 0.058690, 0.078200, 0.119087, 0.178882, 0.327896, 0.571007", \
             "0.044190, 0.058733, 0.078385, 0.118813, 0.178808, 0.326686, 0.565523", \
             "0.044316, 0.058681, 0.078192, 0.118781, 0.179080, 0.327566, 0.565302", \
             "0.044310, 0.058428, 0.078623, 0.118426, 0.179134, 0.327399, 0.565508", \
             "0.044024, 0.058703, 0.078802, 0.118844, 0.179022, 0.327091, 0.566817", \
             "0.044053, 0.058690, 0.078108, 0.119045, 0.178863, 0.327076, 0.566568" \
           );
         }
      }
    }
    bus(AY) {
      bus_type : sram_512w_32b_120mhz_wwm_ADDRESS;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      direction : output;
      max_capacitance : 0.250000;
      timing() {
        related_pin : "A";
        timing_sense : positive_unate;
        timing_type : combinational;
        when : "TEN";
        sdf_cond : "TEN == 1'b1";
         cell_rise(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.176238, 0.187981, 0.204757, 0.238309, 0.286959, 0.402713, 0.587248", \
             "0.182484, 0.194227, 0.211003, 0.244555, 0.293205, 0.408959, 0.593494", \
             "0.189451, 0.201195, 0.217971, 0.251522, 0.300173, 0.415926, 0.600461", \
             "0.203626, 0.215369, 0.232145, 0.265697, 0.314347, 0.430101, 0.614636", \
             "0.245430, 0.257173, 0.273949, 0.307501, 0.356151, 0.471905, 0.656440", \
             "0.315102, 0.326845, 0.343621, 0.377173, 0.425823, 0.541577, 0.726112", \
             "0.406637, 0.418381, 0.435157, 0.468708, 0.517359, 0.633112, 0.817647" \
           );
         }
         rise_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.035010, 0.059871, 0.096485, 0.170704, 0.278985, 0.535441, 0.945956", \
             "0.035172, 0.059912, 0.096412, 0.170845, 0.278756, 0.538171, 0.943852", \
             "0.034990, 0.059994, 0.096516, 0.170752, 0.278393, 0.535183, 0.945779", \
             "0.035085, 0.059857, 0.096353, 0.170888, 0.278462, 0.535661, 0.945811", \
             "0.034807, 0.059779, 0.096413, 0.170602, 0.279029, 0.536444, 0.946245", \
             "0.035160, 0.059944, 0.096348, 0.170592, 0.279194, 0.537375, 0.948375", \
             "0.035333, 0.060228, 0.096593, 0.170945, 0.279168, 0.537683, 0.946714" \
           );
         }
         cell_fall(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.251186, 0.258095, 0.267965, 0.287705, 0.316328, 0.384432, 0.493003", \
             "0.258763, 0.265672, 0.275542, 0.295283, 0.323906, 0.392010, 0.500581", \
             "0.267215, 0.274124, 0.283995, 0.303735, 0.332358, 0.400462, 0.509033", \
             "0.284411, 0.291320, 0.301190, 0.320930, 0.349554, 0.417657, 0.526228", \
             "0.335123, 0.342032, 0.351902, 0.371643, 0.400266, 0.468370, 0.576941", \
             "0.419644, 0.426553, 0.436423, 0.456163, 0.484786, 0.552890, 0.661461", \
             "0.530686, 0.537595, 0.547465, 0.567206, 0.595829, 0.663933, 0.772504" \
           );
         }
         fall_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.035242, 0.049349, 0.070056, 0.112613, 0.176320, 0.329717, 0.578575", \
             "0.034921, 0.049575, 0.070147, 0.112671, 0.176348, 0.330245, 0.579530", \
             "0.034911, 0.049399, 0.070213, 0.112769, 0.176283, 0.329505, 0.579599", \
             "0.034923, 0.049493, 0.070099, 0.112890, 0.175994, 0.329439, 0.580789", \
             "0.034962, 0.049425, 0.070046, 0.112621, 0.176261, 0.330001, 0.581157", \
             "0.035046, 0.049342, 0.070086, 0.112826, 0.176395, 0.330957, 0.576767", \
             "0.035054, 0.049680, 0.070177, 0.112768, 0.176881, 0.330129, 0.580971" \
           );
         }
      }
      timing() {
        related_pin : "TA";
        timing_sense : positive_unate;
        timing_type : combinational;
        when : "!TEN";
        sdf_cond : "TEN == 1'b0";
         cell_rise(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.174838, 0.186581, 0.203357, 0.236909, 0.285559, 0.401313, 0.585848", \
             "0.181084, 0.192827, 0.209603, 0.243155, 0.291805, 0.407559, 0.592094", \
             "0.188051, 0.199795, 0.216571, 0.250122, 0.298773, 0.414526, 0.599061", \
             "0.202226, 0.213969, 0.230745, 0.264297, 0.312947, 0.428701, 0.613236", \
             "0.244030, 0.255773, 0.272549, 0.306101, 0.354751, 0.470505, 0.655040", \
             "0.313702, 0.325445, 0.342221, 0.375773, 0.424423, 0.540177, 0.724712", \
             "0.405237, 0.416981, 0.433757, 0.467308, 0.515959, 0.631712, 0.816247" \
           );
         }
         rise_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.035056, 0.059948, 0.096306, 0.170656, 0.278383, 0.536902, 0.946751", \
             "0.035088, 0.060017, 0.096238, 0.170498, 0.278338, 0.536377, 0.947200", \
             "0.035095, 0.060000, 0.096459, 0.170664, 0.278649, 0.537218, 0.947143", \
             "0.035072, 0.060097, 0.096494, 0.170508, 0.278332, 0.536295, 0.947249", \
             "0.035104, 0.060017, 0.096648, 0.170719, 0.278374, 0.536942, 0.947091", \
             "0.035078, 0.059930, 0.096471, 0.170298, 0.279072, 0.537463, 0.947167", \
             "0.035107, 0.059998, 0.096418, 0.170712, 0.278263, 0.537004, 0.946966" \
           );
         }
         cell_fall(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.257386, 0.264295, 0.274165, 0.293905, 0.322528, 0.390632, 0.499203", \
             "0.264963, 0.271872, 0.281742, 0.301483, 0.330106, 0.398210, 0.506781", \
             "0.273415, 0.280324, 0.290195, 0.309935, 0.338558, 0.406662, 0.515233", \
             "0.290611, 0.297520, 0.307390, 0.327130, 0.355754, 0.423857, 0.532428", \
             "0.341323, 0.348232, 0.358102, 0.377843, 0.406466, 0.474570, 0.583141", \
             "0.425844, 0.432753, 0.442623, 0.462363, 0.490986, 0.559090, 0.667661", \
             "0.536886, 0.543795, 0.553665, 0.573406, 0.602029, 0.670133, 0.778704" \
           );
         }
         fall_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.034849, 0.049479, 0.070205, 0.112879, 0.176744, 0.330563, 0.577034", \
             "0.034805, 0.049362, 0.069990, 0.112564, 0.176358, 0.330754, 0.576919", \
             "0.034793, 0.049510, 0.070195, 0.112822, 0.176271, 0.330875, 0.577654", \
             "0.034851, 0.049567, 0.070020, 0.112608, 0.176100, 0.330246, 0.578295", \
             "0.034772, 0.049451, 0.070142, 0.112957, 0.176493, 0.331443, 0.575918", \
             "0.034940, 0.049666, 0.070012, 0.112580, 0.176281, 0.330194, 0.575598", \
             "0.035165, 0.049775, 0.070490, 0.112581, 0.176298, 0.331568, 0.575821" \
           );
         }
      }
      timing() {
        related_pin : "TEN";
        timing_sense : non_unate;
        timing_type : combinational;
         cell_rise(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.462143, 0.473886, 0.490662, 0.524214, 0.572864, 0.688618, 0.873153", \
             "0.466677, 0.478420, 0.495196, 0.528748, 0.577398, 0.693152, 0.877687", \
             "0.471735, 0.483478, 0.500254, 0.533806, 0.582456, 0.698210, 0.882745", \
             "0.482024, 0.493768, 0.510543, 0.544095, 0.592745, 0.708499, 0.893034", \
             "0.512370, 0.524113, 0.540889, 0.574441, 0.623091, 0.738845, 0.923380", \
             "0.562946, 0.574689, 0.591465, 0.625017, 0.673667, 0.789421, 0.973956", \
             "0.629392, 0.641136, 0.657911, 0.691463, 0.740113, 0.855867, 1.040402" \
           );
         }
         rise_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.035091, 0.060077, 0.096222, 0.170590, 0.278296, 0.536363, 0.945428", \
             "0.035090, 0.060010, 0.096618, 0.170509, 0.278580, 0.537092, 0.946994", \
             "0.035094, 0.059920, 0.096356, 0.170806, 0.278932, 0.537379, 0.947051", \
             "0.035102, 0.060087, 0.096230, 0.170624, 0.279084, 0.536373, 0.946816", \
             "0.035120, 0.060041, 0.096271, 0.170677, 0.279060, 0.536136, 0.946932", \
             "0.035074, 0.060011, 0.096499, 0.170735, 0.278624, 0.536884, 0.947062", \
             "0.035050, 0.059891, 0.096254, 0.170680, 0.278169, 0.537414, 0.947271" \
           );
         }
         cell_fall(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.496160, 0.503069, 0.512939, 0.532679, 0.561302, 0.629406, 0.737977", \
             "0.503585, 0.510494, 0.520364, 0.540105, 0.568728, 0.636832, 0.745403", \
             "0.511868, 0.518777, 0.528647, 0.548387, 0.577010, 0.645114, 0.753685", \
             "0.528718, 0.535627, 0.545497, 0.565237, 0.593861, 0.661964, 0.770536", \
             "0.578412, 0.585322, 0.595192, 0.614932, 0.643555, 0.711659, 0.820230", \
             "0.661236, 0.668146, 0.678016, 0.697756, 0.726379, 0.794483, 0.903054", \
             "0.770050, 0.776959, 0.786829, 0.806569, 0.835193, 0.903296, 1.011868" \
           );
         }
         fall_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.035174, 0.049351, 0.070211, 0.112964, 0.176215, 0.329883, 0.580982", \
             "0.034762, 0.049653, 0.070294, 0.112622, 0.176451, 0.329821, 0.577272", \
             "0.034766, 0.049394, 0.070120, 0.112541, 0.176103, 0.329434, 0.579638", \
             "0.034744, 0.049561, 0.070216, 0.113129, 0.176268, 0.329902, 0.579505", \
             "0.034891, 0.049676, 0.070171, 0.113156, 0.176258, 0.329925, 0.579575", \
             "0.034826, 0.049648, 0.070026, 0.112920, 0.176710, 0.329708, 0.580729", \
             "0.034909, 0.049360, 0.070139, 0.112949, 0.176671, 0.329654, 0.580497" \
           );
         }
      }
    }
    bus(DY) {
      bus_type : sram_512w_32b_120mhz_wwm_DATA;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      direction : output;
      max_capacitance : 0.250000;
      timing() {
        related_pin : "D";
        timing_sense : positive_unate;
        timing_type : combinational;
        when : "TEN";
        sdf_cond : "TEN == 1'b1";
         cell_rise(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.224828, 0.236571, 0.253347, 0.286899, 0.335549, 0.451303, 0.635838", \
             "0.231588, 0.243331, 0.260107, 0.293659, 0.342309, 0.458063, 0.642598", \
             "0.239128, 0.250871, 0.267647, 0.301199, 0.349849, 0.465603, 0.650138", \
             "0.254468, 0.266211, 0.282987, 0.316539, 0.365189, 0.480943, 0.665478", \
             "0.299708, 0.311451, 0.328227, 0.361779, 0.410429, 0.526183, 0.710718", \
             "0.375108, 0.386851, 0.403627, 0.437179, 0.485829, 0.601583, 0.786118", \
             "0.474168, 0.485911, 0.502687, 0.536239, 0.584889, 0.700643, 0.885178" \
           );
         }
         rise_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.040257, 0.064038, 0.099005, 0.170622, 0.275881, 0.525909, 0.925411", \
             "0.040154, 0.063944, 0.099073, 0.170907, 0.275710, 0.524959, 0.924456", \
             "0.040301, 0.063906, 0.099122, 0.170446, 0.274746, 0.526106, 0.925202", \
             "0.040266, 0.063980, 0.099296, 0.170638, 0.275594, 0.524342, 0.923142", \
             "0.040203, 0.064076, 0.098946, 0.170555, 0.275486, 0.524443, 0.925550", \
             "0.040189, 0.063876, 0.098747, 0.170825, 0.275747, 0.523934, 0.924077", \
             "0.040539, 0.064078, 0.099339, 0.170923, 0.275057, 0.525780, 0.924930" \
           );
         }
         cell_fall(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.347316, 0.354225, 0.364096, 0.383836, 0.412459, 0.480563, 0.589134", \
             "0.355445, 0.362354, 0.372224, 0.391965, 0.420588, 0.488692, 0.597263", \
             "0.364512, 0.371421, 0.381291, 0.401032, 0.429655, 0.497759, 0.606330", \
             "0.382959, 0.389868, 0.399738, 0.419478, 0.448101, 0.516205, 0.624776", \
             "0.437360, 0.444269, 0.454139, 0.473879, 0.502502, 0.570606, 0.679177", \
             "0.528028, 0.534937, 0.544807, 0.564547, 0.593171, 0.661275, 0.769846", \
             "0.647148, 0.654057, 0.663927, 0.683667, 0.712290, 0.780394, 0.888965" \
           );
         }
         fall_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.045711, 0.060511, 0.080026, 0.120658, 0.181370, 0.329498, 0.568327", \
             "0.045943, 0.060250, 0.079998, 0.120848, 0.181162, 0.328798, 0.568231", \
             "0.045670, 0.060223, 0.079932, 0.120644, 0.181258, 0.330079, 0.568128", \
             "0.045723, 0.060259, 0.080019, 0.120663, 0.181617, 0.330003, 0.569117", \
             "0.046042, 0.060198, 0.080137, 0.120582, 0.181373, 0.330098, 0.569001", \
             "0.045631, 0.059892, 0.080446, 0.121019, 0.181021, 0.329069, 0.571933", \
             "0.045818, 0.060031, 0.079877, 0.120607, 0.180854, 0.328642, 0.572823" \
           );
         }
      }
      timing() {
        related_pin : "TD";
        timing_sense : positive_unate;
        timing_type : combinational;
        when : "!TEN";
        sdf_cond : "TEN == 1'b0";
         cell_rise(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.223428, 0.235171, 0.251947, 0.285499, 0.334149, 0.449903, 0.634438", \
             "0.230188, 0.241931, 0.258707, 0.292259, 0.340909, 0.456663, 0.641198", \
             "0.237728, 0.249471, 0.266247, 0.299799, 0.348449, 0.464203, 0.648738", \
             "0.253068, 0.264811, 0.281587, 0.315139, 0.363789, 0.479543, 0.664078", \
             "0.298308, 0.310051, 0.326827, 0.360379, 0.409029, 0.524783, 0.709318", \
             "0.373708, 0.385451, 0.402227, 0.435779, 0.484429, 0.600183, 0.784718", \
             "0.472768, 0.484511, 0.501287, 0.534839, 0.583489, 0.699243, 0.883778" \
           );
         }
         rise_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.040084, 0.063781, 0.098712, 0.170230, 0.274466, 0.524711, 0.922943", \
             "0.039984, 0.063770, 0.098559, 0.169920, 0.274438, 0.525670, 0.922833", \
             "0.039992, 0.063767, 0.098607, 0.170395, 0.274231, 0.524364, 0.922894", \
             "0.039991, 0.063816, 0.098711, 0.169963, 0.274418, 0.525606, 0.922934", \
             "0.040030, 0.063802, 0.098738, 0.170302, 0.274417, 0.523974, 0.922613", \
             "0.040012, 0.063915, 0.098842, 0.170474, 0.274596, 0.522887, 0.923271", \
             "0.040158, 0.063667, 0.098819, 0.170230, 0.274423, 0.524677, 0.922827" \
           );
         }
         cell_fall(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.352016, 0.358925, 0.368796, 0.388536, 0.417159, 0.485263, 0.593834", \
             "0.360145, 0.367054, 0.376924, 0.396665, 0.425288, 0.493392, 0.601963", \
             "0.369212, 0.376121, 0.385991, 0.405732, 0.434355, 0.502459, 0.611030", \
             "0.387659, 0.394568, 0.404438, 0.424178, 0.452801, 0.520905, 0.629476", \
             "0.442060, 0.448969, 0.458839, 0.478579, 0.507202, 0.575306, 0.683877", \
             "0.532728, 0.539637, 0.549507, 0.569247, 0.597871, 0.665975, 0.774546", \
             "0.651848, 0.658757, 0.668627, 0.688367, 0.716990, 0.785094, 0.893665" \
           );
         }
         fall_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.045870, 0.060079, 0.079941, 0.121202, 0.181067, 0.332683, 0.570209", \
             "0.045799, 0.060067, 0.080300, 0.120339, 0.181143, 0.332156, 0.571777", \
             "0.045881, 0.060665, 0.080438, 0.121175, 0.181114, 0.332109, 0.568796", \
             "0.046164, 0.060004, 0.080073, 0.120685, 0.180983, 0.329233, 0.568150", \
             "0.045908, 0.059986, 0.080602, 0.120681, 0.181061, 0.332272, 0.571873", \
             "0.045980, 0.060301, 0.080050, 0.120398, 0.180826, 0.333017, 0.572105", \
             "0.046246, 0.060589, 0.080027, 0.121133, 0.181360, 0.328345, 0.568536" \
           );
         }
      }
      timing() {
        related_pin : "TEN";
        timing_sense : non_unate;
        timing_type : combinational;
         cell_rise(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.570961, 0.582704, 0.599480, 0.633032, 0.681682, 0.797436, 0.981971", \
             "0.575496, 0.587239, 0.604015, 0.637566, 0.686217, 0.801970, 0.986506", \
             "0.580553, 0.592296, 0.609072, 0.642624, 0.691274, 0.807028, 0.991563", \
             "0.590843, 0.602586, 0.619362, 0.652914, 0.701564, 0.817318, 1.001853", \
             "0.621188, 0.632932, 0.649707, 0.683259, 0.731909, 0.847663, 1.032198", \
             "0.671764, 0.683508, 0.700283, 0.733835, 0.782485, 0.898239, 1.082774", \
             "0.738211, 0.749954, 0.766730, 0.800282, 0.848932, 0.964686, 1.149221" \
           );
         }
         rise_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.040020, 0.063816, 0.098738, 0.170404, 0.274460, 0.525536, 0.923038", \
             "0.040006, 0.063767, 0.098703, 0.169920, 0.274092, 0.524180, 0.922629", \
             "0.040012, 0.063780, 0.098777, 0.170180, 0.274092, 0.524343, 0.922794", \
             "0.040239, 0.063815, 0.098733, 0.170328, 0.274450, 0.525620, 0.922911", \
             "0.040051, 0.063804, 0.098734, 0.170328, 0.274500, 0.525695, 0.922843", \
             "0.040036, 0.063661, 0.098699, 0.170148, 0.274112, 0.524778, 0.922847", \
             "0.039951, 0.063752, 0.098664, 0.170478, 0.274479, 0.522873, 0.922630" \
           );
         }
         cell_fall(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.682015, 0.688924, 0.698794, 0.718534, 0.747157, 0.815261, 0.923832", \
             "0.689440, 0.696349, 0.706219, 0.725960, 0.754583, 0.822687, 0.931258", \
             "0.697723, 0.704632, 0.714502, 0.734242, 0.762865, 0.830969, 0.939540", \
             "0.714573, 0.721482, 0.731352, 0.751092, 0.779716, 0.847819, 0.956390", \
             "0.764267, 0.771176, 0.781047, 0.800787, 0.829410, 0.897514, 1.006085", \
             "0.847091, 0.854000, 0.863871, 0.883611, 0.912234, 0.980338, 1.088909", \
             "0.955905, 0.962814, 0.972684, 0.992424, 1.021048, 1.089151, 1.197722" \
           );
         }
         fall_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.045937, 0.060441, 0.080376, 0.120958, 0.181544, 0.328609, 0.568891", \
             "0.045718, 0.060414, 0.080338, 0.121093, 0.181713, 0.329031, 0.569876", \
             "0.045701, 0.059971, 0.080067, 0.121014, 0.181485, 0.330058, 0.569815", \
             "0.045952, 0.060418, 0.080034, 0.120954, 0.181829, 0.328970, 0.569797", \
             "0.045913, 0.060434, 0.079958, 0.120570, 0.181904, 0.328814, 0.569838", \
             "0.045951, 0.060436, 0.080023, 0.120752, 0.181634, 0.329924, 0.569097", \
             "0.045864, 0.060152, 0.080303, 0.120921, 0.181489, 0.329803, 0.569248" \
           );
         }
      }
    }
    pin(GWENY) {
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      direction : output;
      max_capacitance : 0.250000;
      timing() {
        related_pin : "GWEN";
        timing_sense : positive_unate;
        timing_type : combinational;
        when : "TEN";
        sdf_cond : "TEN == 1'b1";
         cell_rise(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.235728, 0.247471, 0.264247, 0.297799, 0.346449, 0.462203, 0.646738", \
             "0.241283, 0.253026, 0.269802, 0.303354, 0.352004, 0.467758, 0.652293", \
             "0.247479, 0.259222, 0.275998, 0.309550, 0.358200, 0.473954, 0.658489", \
             "0.260084, 0.271828, 0.288603, 0.322155, 0.370805, 0.486559, 0.671094", \
             "0.297260, 0.309003, 0.325779, 0.359330, 0.407981, 0.523734, 0.708269", \
             "0.359218, 0.370961, 0.387737, 0.421289, 0.469939, 0.585693, 0.770228", \
             "0.440619, 0.452362, 0.469138, 0.502690, 0.551340, 0.667094, 0.851629" \
           );
         }
         rise_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.037551, 0.061717, 0.097043, 0.168977, 0.273619, 0.524230, 0.922118", \
             "0.037566, 0.061654, 0.096965, 0.168878, 0.274048, 0.524255, 0.922355", \
             "0.037514, 0.061681, 0.097067, 0.168954, 0.273639, 0.523479, 0.922148", \
             "0.037568, 0.061568, 0.096894, 0.168927, 0.274397, 0.523690, 0.921807", \
             "0.037478, 0.061628, 0.096871, 0.168954, 0.273781, 0.524496, 0.921856", \
             "0.037483, 0.061514, 0.096847, 0.168499, 0.273933, 0.523018, 0.922055", \
             "0.037472, 0.061414, 0.096830, 0.168817, 0.274086, 0.523956, 0.919927" \
           );
         }
         cell_fall(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.363736, 0.370645, 0.380515, 0.400255, 0.428879, 0.496982, 0.605554", \
             "0.371979, 0.378888, 0.388758, 0.408499, 0.437122, 0.505226, 0.613797", \
             "0.381174, 0.388083, 0.397953, 0.417693, 0.446316, 0.514420, 0.622991", \
             "0.399880, 0.406789, 0.416659, 0.436399, 0.465022, 0.533126, 0.641697", \
             "0.455046, 0.461955, 0.471826, 0.491566, 0.520189, 0.588293, 0.696864", \
             "0.546991, 0.553900, 0.563770, 0.583510, 0.612134, 0.680237, 0.788808", \
             "0.667787, 0.674696, 0.684566, 0.704306, 0.732930, 0.801033, 0.909605" \
           );
         }
         fall_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.032263, 0.046172, 0.066904, 0.108820, 0.171716, 0.322966, 0.566185", \
             "0.032033, 0.046180, 0.066650, 0.108961, 0.171669, 0.322936, 0.566313", \
             "0.031975, 0.046191, 0.066784, 0.108880, 0.171326, 0.322657, 0.566206", \
             "0.031976, 0.046294, 0.066603, 0.108894, 0.171808, 0.323127, 0.567336", \
             "0.032155, 0.046223, 0.066952, 0.109011, 0.171576, 0.322318, 0.568056", \
             "0.032080, 0.046083, 0.066635, 0.108722, 0.171645, 0.323592, 0.570145", \
             "0.032140, 0.046492, 0.066722, 0.108682, 0.171359, 0.323184, 0.564728" \
           );
         }
      }
      timing() {
        related_pin : "TGWEN";
        timing_sense : positive_unate;
        timing_type : combinational;
        when : "!TEN";
        sdf_cond : "TEN == 1'b0";
         cell_rise(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.231528, 0.243271, 0.260047, 0.293599, 0.342249, 0.458003, 0.642538", \
             "0.237083, 0.248826, 0.265602, 0.299154, 0.347804, 0.463558, 0.648093", \
             "0.243279, 0.255022, 0.271798, 0.305350, 0.354000, 0.469754, 0.654289", \
             "0.255884, 0.267628, 0.284403, 0.317955, 0.366605, 0.482359, 0.666894", \
             "0.293060, 0.304803, 0.321579, 0.355130, 0.403781, 0.519534, 0.704069", \
             "0.355018, 0.366761, 0.383537, 0.417089, 0.465739, 0.581493, 0.766028", \
             "0.436419, 0.448162, 0.464938, 0.498490, 0.547140, 0.662894, 0.847429" \
           );
         }
         rise_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.037456, 0.061450, 0.096699, 0.168938, 0.273698, 0.525374, 0.919401", \
             "0.037405, 0.061512, 0.096574, 0.168671, 0.273590, 0.525703, 0.918241", \
             "0.037401, 0.061449, 0.096701, 0.168527, 0.273668, 0.525032, 0.918284", \
             "0.037366, 0.061453, 0.096648, 0.168751, 0.273615, 0.525718, 0.918154", \
             "0.037474, 0.061530, 0.096781, 0.168815, 0.273665, 0.525251, 0.919098", \
             "0.037435, 0.061357, 0.096824, 0.168817, 0.273791, 0.524345, 0.918226", \
             "0.037444, 0.061370, 0.096643, 0.168754, 0.273671, 0.525511, 0.919380" \
           );
         }
         cell_fall(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.359436, 0.366345, 0.376215, 0.395955, 0.424579, 0.492682, 0.601254", \
             "0.367679, 0.374588, 0.384458, 0.404199, 0.432822, 0.500926, 0.609497", \
             "0.376874, 0.383783, 0.393653, 0.413393, 0.442016, 0.510120, 0.618691", \
             "0.395580, 0.402489, 0.412359, 0.432099, 0.460722, 0.528826, 0.637397", \
             "0.450746, 0.457655, 0.467526, 0.487266, 0.515889, 0.583993, 0.692564", \
             "0.542691, 0.549600, 0.559470, 0.579210, 0.607834, 0.675937, 0.784508", \
             "0.663487, 0.670396, 0.680266, 0.700006, 0.728630, 0.796733, 0.905305" \
           );
         }
         fall_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.031949, 0.046110, 0.066650, 0.109192, 0.171722, 0.322303, 0.568195", \
             "0.031816, 0.045965, 0.066971, 0.108910, 0.171628, 0.323753, 0.564709", \
             "0.031796, 0.046135, 0.066447, 0.108851, 0.171353, 0.322775, 0.564288", \
             "0.031801, 0.046417, 0.066345, 0.108895, 0.171867, 0.323102, 0.565093", \
             "0.031827, 0.045995, 0.066571, 0.108633, 0.171340, 0.322325, 0.566816", \
             "0.031847, 0.046043, 0.066269, 0.108667, 0.171289, 0.323187, 0.566365", \
             "0.031920, 0.045835, 0.066334, 0.108457, 0.171910, 0.323163, 0.565971" \
           );
         }
      }
      timing() {
        related_pin : "TEN";
        timing_sense : non_unate;
        timing_type : combinational;
         cell_rise(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.572903, 0.584646, 0.601422, 0.634973, 0.683624, 0.799377, 0.983913", \
             "0.577437, 0.589180, 0.605956, 0.639508, 0.688158, 0.803912, 0.988447", \
             "0.582495, 0.594238, 0.611014, 0.644565, 0.693216, 0.808969, 0.993505", \
             "0.592784, 0.604527, 0.621303, 0.654855, 0.703505, 0.819259, 1.003794", \
             "0.623130, 0.634873, 0.651649, 0.685201, 0.733851, 0.849605, 1.034140", \
             "0.673706, 0.685449, 0.702225, 0.735777, 0.784427, 0.900181, 1.084716", \
             "0.740152, 0.751895, 0.768671, 0.802223, 0.850873, 0.966627, 1.151162" \
           );
         }
         rise_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.037443, 0.061467, 0.096511, 0.168288, 0.273545, 0.526180, 0.921347", \
             "0.037421, 0.061472, 0.096783, 0.168708, 0.273747, 0.524913, 0.919584", \
             "0.037516, 0.061329, 0.096674, 0.168663, 0.273480, 0.524875, 0.920120", \
             "0.037425, 0.061493, 0.096721, 0.168707, 0.273952, 0.525729, 0.918359", \
             "0.037405, 0.061557, 0.096804, 0.168736, 0.273588, 0.526087, 0.920241", \
             "0.037513, 0.061534, 0.096925, 0.168708, 0.273800, 0.525336, 0.919924", \
             "0.037565, 0.061472, 0.096881, 0.168661, 0.273654, 0.524271, 0.919726" \
           );
         }
         cell_fall(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.692773, 0.699682, 0.709552, 0.729292, 0.757915, 0.826019, 0.934590", \
             "0.700198, 0.707107, 0.716977, 0.736718, 0.765341, 0.833445, 0.942016", \
             "0.708481, 0.715390, 0.725260, 0.745000, 0.773623, 0.841727, 0.950298", \
             "0.725331, 0.732240, 0.742110, 0.761850, 0.790474, 0.858577, 0.967149", \
             "0.775025, 0.781935, 0.791805, 0.811545, 0.840168, 0.908272, 1.016843", \
             "0.857849, 0.864759, 0.874629, 0.894369, 0.922992, 0.991096, 1.099667", \
             "0.966663, 0.973572, 0.983442, 1.003182, 1.031806, 1.099909, 1.208481" \
           );
         }
         fall_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.031873, 0.046280, 0.066495, 0.108981, 0.171169, 0.323080, 0.565755", \
             "0.032095, 0.046178, 0.066482, 0.109444, 0.171473, 0.322848, 0.565603", \
             "0.032028, 0.046337, 0.066399, 0.108671, 0.171059, 0.322888, 0.565273", \
             "0.031881, 0.046050, 0.066399, 0.109340, 0.171863, 0.324665, 0.565103", \
             "0.032020, 0.046308, 0.066554, 0.108856, 0.171601, 0.322652, 0.565274", \
             "0.032038, 0.045992, 0.066738, 0.108923, 0.171791, 0.323303, 0.565648", \
             "0.031888, 0.046090, 0.066798, 0.108814, 0.171695, 0.323174, 0.565699" \
           );
         }
      }
    }
    bus(Q) {
      bus_type : sram_512w_32b_120mhz_wwm_DATA;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      direction : output;
      max_capacitance : 0.750000;
      timing() {
        related_pin : "CLK";
        timing_type : rising_edge;
        timing_sense : non_unate;
         cell_rise(sram_512w_32b_120mhz_wwm_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.463827, 0.472215, 0.485635, 0.510799, 0.566719, 0.667374, 0.879869", \
             "0.467211, 0.475599, 0.489019, 0.514183, 0.570103, 0.670758, 0.883253", \
             "0.470985, 0.479373, 0.492794, 0.517958, 0.573878, 0.674533, 0.887028", \
             "0.478665, 0.487053, 0.500473, 0.525637, 0.581557, 0.682213, 0.894707", \
             "0.501313, 0.509701, 0.523121, 0.548285, 0.604205, 0.704860, 0.917355", \
             "0.539059, 0.547447, 0.560868, 0.586032, 0.641951, 0.742607, 0.955102", \
             "0.588650, 0.597038, 0.610459, 0.635623, 0.691542, 0.792198, 1.004693" \
           );
         }
         rise_transition(sram_512w_32b_120mhz_wwm_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.022539, 0.040447, 0.070493, 0.127775, 0.257802, 0.490623, 0.982592", \
             "0.022558, 0.040501, 0.070361, 0.128076, 0.257594, 0.491454, 0.981634", \
             "0.022518, 0.040507, 0.070462, 0.127905, 0.257516, 0.491492, 0.982031", \
             "0.022428, 0.040380, 0.070300, 0.127929, 0.257373, 0.491310, 0.981859", \
             "0.022373, 0.040335, 0.070353, 0.127833, 0.257068, 0.490723, 0.982454", \
             "0.022412, 0.040355, 0.070301, 0.127722, 0.257231, 0.491237, 0.983135", \
             "0.022338, 0.040326, 0.070523, 0.127822, 0.256967, 0.491404, 0.983014" \
           );
         }
         cell_fall(sram_512w_32b_120mhz_wwm_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.540010, 0.544945, 0.552841, 0.567646, 0.600546, 0.659767, 0.784788", \
             "0.543394, 0.548329, 0.556225, 0.571030, 0.603931, 0.663151, 0.788173", \
             "0.547169, 0.552104, 0.560000, 0.574805, 0.607705, 0.666926, 0.791947", \
             "0.554848, 0.559783, 0.567679, 0.582484, 0.615385, 0.674605, 0.799627", \
             "0.577496, 0.582431, 0.590327, 0.605132, 0.638033, 0.697253, 0.822274", \
             "0.615242, 0.620177, 0.628073, 0.642879, 0.675779, 0.735000, 0.860021", \
             "0.664833, 0.669768, 0.677664, 0.692470, 0.725370, 0.784591, 0.909612" \
           );
         }
         fall_transition(sram_512w_32b_120mhz_wwm_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.021356, 0.031757, 0.047714, 0.078415, 0.149208, 0.278879, 0.556629", \
             "0.021342, 0.031962, 0.047769, 0.078375, 0.149182, 0.278624, 0.556192", \
             "0.021322, 0.031787, 0.047842, 0.078720, 0.149707, 0.277744, 0.556346", \
             "0.021404, 0.031782, 0.047770, 0.078734, 0.148909, 0.277742, 0.554345", \
             "0.021522, 0.031845, 0.047919, 0.078441, 0.148921, 0.277824, 0.556823", \
             "0.021372, 0.031786, 0.047784, 0.078253, 0.149167, 0.278516, 0.555481", \
             "0.021399, 0.031578, 0.047654, 0.078624, 0.148897, 0.278340, 0.556382" \
           );
         }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_load) {
          index_1 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
          values ("0.017592, 0.030019, 0.049903, 0.087186, 0.170035, 0.319164, 0.633992");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_load) {
          index_1 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
          values ("0.019329, 0.019329, 0.019329, 0.019329, 0.019329, 0.019329, 0.019329");
        }
      }
    }
    bus(QI) {
      bus_type : sram_512w_32b_120mhz_wwm_DATA;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      direction : output;
      max_capacitance : 0.750000;
      memory_read() {
        address : A;
      }
      timing() {
        related_pin : "CLK";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "(!EMA[2]) & (!EMA[1]) & (!EMA[0])";
        sdf_cond : "EMA[2]== 1'b0 && EMA[1]== 1'b0 && EMA[0]== 1'b0";
         cell_rise(sram_512w_32b_120mhz_wwm_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "1.297624, 1.306012, 1.319433, 1.344597, 1.400517, 1.501172, 1.713667", \
             "1.301009, 1.309397, 1.322817, 1.347981, 1.403901, 1.504556, 1.717051", \
             "1.304783, 1.313171, 1.326592, 1.351756, 1.407676, 1.508331, 1.720826", \
             "1.312463, 1.320851, 1.334271, 1.359435, 1.415355, 1.516010, 1.728505", \
             "1.335111, 1.343498, 1.356919, 1.382083, 1.438003, 1.538658, 1.751153", \
             "1.372857, 1.381245, 1.394666, 1.419829, 1.475749, 1.576405, 1.788900", \
             "1.422448, 1.430836, 1.444257, 1.469420, 1.525340, 1.625996, 1.838491" \
           );
         }
         rise_transition(sram_512w_32b_120mhz_wwm_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.034375, 0.052204, 0.080717, 0.135912, 0.263607, 0.495949, 0.989988", \
             "0.034461, 0.052012, 0.080493, 0.135832, 0.263378, 0.495563, 0.996306", \
             "0.034391, 0.052015, 0.080449, 0.135873, 0.263269, 0.495331, 0.996306", \
             "0.034478, 0.052053, 0.080667, 0.136086, 0.263357, 0.496331, 0.995572", \
             "0.034366, 0.052095, 0.080536, 0.135778, 0.263629, 0.495549, 0.996050", \
             "0.034378, 0.052144, 0.080676, 0.136022, 0.263508, 0.496037, 0.996206", \
             "0.034454, 0.052042, 0.080422, 0.135915, 0.263588, 0.495820, 0.995309" \
           );
         }
         cell_fall(sram_512w_32b_120mhz_wwm_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "1.276918, 1.281853, 1.289749, 1.304554, 1.337454, 1.396675, 1.521696", \
             "1.280302, 1.285237, 1.293133, 1.307938, 1.340839, 1.400059, 1.525081", \
             "1.284077, 1.289012, 1.296908, 1.311713, 1.344613, 1.403834, 1.528855", \
             "1.291756, 1.296691, 1.304587, 1.319392, 1.352293, 1.411513, 1.536535", \
             "1.314404, 1.319339, 1.327235, 1.342040, 1.374940, 1.434161, 1.559182", \
             "1.352150, 1.357085, 1.364981, 1.379787, 1.412687, 1.471908, 1.596929", \
             "1.401741, 1.406676, 1.414572, 1.429378, 1.462278, 1.521498, 1.646520" \
           );
         }
         fall_transition(sram_512w_32b_120mhz_wwm_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.045842, 0.057558, 0.074576, 0.104211, 0.170489, 0.296258, 0.568503", \
             "0.045898, 0.058685, 0.073898, 0.103522, 0.170658, 0.296080, 0.568017", \
             "0.046259, 0.057982, 0.073887, 0.103731, 0.170542, 0.295854, 0.569714", \
             "0.046013, 0.057524, 0.074220, 0.104062, 0.171331, 0.296429, 0.570109", \
             "0.046367, 0.058384, 0.074276, 0.103619, 0.170818, 0.296566, 0.569712", \
             "0.046078, 0.058013, 0.073970, 0.104246, 0.170299, 0.296414, 0.569465", \
             "0.046014, 0.058119, 0.073870, 0.103949, 0.170523, 0.296495, 0.568725" \
           );
         }
      }
      timing() {
        related_pin : "CLK";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "(!EMA[2]) & (!EMA[1]) & (EMA[0])";
        sdf_cond : "EMA[2]== 1'b0 && EMA[1]== 1'b0 && EMA[0]== 1'b1";
         cell_rise(sram_512w_32b_120mhz_wwm_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "1.392284, 1.400672, 1.414093, 1.439257, 1.495177, 1.595832, 1.808327", \
             "1.395668, 1.404056, 1.417477, 1.442641, 1.498561, 1.599216, 1.811711", \
             "1.399443, 1.407831, 1.421252, 1.446416, 1.502335, 1.602991, 1.815486", \
             "1.407123, 1.415510, 1.428931, 1.454095, 1.510015, 1.610670, 1.823165", \
             "1.429770, 1.438158, 1.451579, 1.476743, 1.532663, 1.633318, 1.845813", \
             "1.467517, 1.475905, 1.489325, 1.514489, 1.570409, 1.671065, 1.883559", \
             "1.517108, 1.525496, 1.538916, 1.564080, 1.620000, 1.720656, 1.933150" \
           );
         }
         rise_transition(sram_512w_32b_120mhz_wwm_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.034375, 0.052204, 0.080717, 0.135912, 0.263607, 0.495949, 0.989988", \
             "0.034461, 0.052012, 0.080493, 0.135832, 0.263378, 0.495563, 0.996306", \
             "0.034391, 0.052015, 0.080449, 0.135873, 0.263269, 0.495331, 0.996306", \
             "0.034478, 0.052053, 0.080667, 0.136086, 0.263357, 0.496331, 0.995572", \
             "0.034366, 0.052095, 0.080536, 0.135778, 0.263629, 0.495549, 0.996050", \
             "0.034378, 0.052144, 0.080676, 0.136022, 0.263508, 0.496037, 0.996206", \
             "0.034454, 0.052042, 0.080422, 0.135915, 0.263588, 0.495820, 0.995309" \
           );
         }
         cell_fall(sram_512w_32b_120mhz_wwm_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "1.371578, 1.376513, 1.384409, 1.399214, 1.432114, 1.491335, 1.616356", \
             "1.374962, 1.379897, 1.387793, 1.402598, 1.435498, 1.494719, 1.619740", \
             "1.378736, 1.383671, 1.391568, 1.406373, 1.439273, 1.498494, 1.623515", \
             "1.386416, 1.391351, 1.399247, 1.414052, 1.446953, 1.506173, 1.631194", \
             "1.409064, 1.413999, 1.421895, 1.436700, 1.469600, 1.528821, 1.653842", \
             "1.446810, 1.451745, 1.459641, 1.474446, 1.507347, 1.566567, 1.691589", \
             "1.496401, 1.501336, 1.509232, 1.524037, 1.556938, 1.616158, 1.741180" \
           );
         }
         fall_transition(sram_512w_32b_120mhz_wwm_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.045842, 0.057558, 0.074576, 0.104211, 0.170489, 0.296258, 0.568503", \
             "0.045898, 0.058685, 0.073898, 0.103522, 0.170658, 0.296080, 0.568017", \
             "0.046259, 0.057982, 0.073887, 0.103731, 0.170542, 0.295854, 0.569714", \
             "0.046013, 0.057524, 0.074220, 0.104062, 0.171331, 0.296429, 0.570109", \
             "0.046367, 0.058384, 0.074276, 0.103619, 0.170818, 0.296566, 0.569712", \
             "0.046078, 0.058013, 0.073970, 0.104246, 0.170299, 0.296414, 0.569465", \
             "0.046014, 0.058119, 0.073870, 0.103949, 0.170523, 0.296495, 0.568725" \
           );
         }
      }
      timing() {
        related_pin : "CLK";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "(!EMA[2]) & (EMA[1]) & (!EMA[0])";
        sdf_cond : "EMA[2]== 1'b0 && EMA[1]== 1'b1 && EMA[0]== 1'b0";
         cell_rise(sram_512w_32b_120mhz_wwm_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "1.572584, 1.580972, 1.594393, 1.619557, 1.675477, 1.776132, 1.988627", \
             "1.575969, 1.584357, 1.597777, 1.622941, 1.678861, 1.779516, 1.992011", \
             "1.579743, 1.588131, 1.601552, 1.626716, 1.682636, 1.783291, 1.995786", \
             "1.587423, 1.595811, 1.609231, 1.634395, 1.690315, 1.790970, 2.003465", \
             "1.610071, 1.618458, 1.631879, 1.657043, 1.712963, 1.813618, 2.026113", \
             "1.647817, 1.656205, 1.669626, 1.694790, 1.750709, 1.851365, 2.063860", \
             "1.697408, 1.705796, 1.719217, 1.744380, 1.800300, 1.900956, 2.113451" \
           );
         }
         rise_transition(sram_512w_32b_120mhz_wwm_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.034375, 0.052204, 0.080717, 0.135912, 0.263607, 0.495949, 0.989988", \
             "0.034461, 0.052012, 0.080493, 0.135832, 0.263378, 0.495563, 0.996306", \
             "0.034391, 0.052015, 0.080449, 0.135873, 0.263269, 0.495331, 0.996306", \
             "0.034478, 0.052053, 0.080667, 0.136086, 0.263357, 0.496331, 0.995572", \
             "0.034366, 0.052095, 0.080536, 0.135778, 0.263629, 0.495549, 0.996050", \
             "0.034378, 0.052144, 0.080676, 0.136022, 0.263508, 0.496037, 0.996206", \
             "0.034454, 0.052042, 0.080422, 0.135915, 0.263588, 0.495820, 0.995309" \
           );
         }
         cell_fall(sram_512w_32b_120mhz_wwm_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "1.551878, 1.556813, 1.564709, 1.579514, 1.612414, 1.671635, 1.796656", \
             "1.555262, 1.560197, 1.568093, 1.582898, 1.615799, 1.675019, 1.800041", \
             "1.559037, 1.563972, 1.571868, 1.586673, 1.619573, 1.678794, 1.803815", \
             "1.566716, 1.571651, 1.579547, 1.594352, 1.627253, 1.686473, 1.811495", \
             "1.589364, 1.594299, 1.602195, 1.617000, 1.649901, 1.709121, 1.834142", \
             "1.627110, 1.632045, 1.639941, 1.654747, 1.687647, 1.746868, 1.871889", \
             "1.676701, 1.681636, 1.689532, 1.704338, 1.737238, 1.796459, 1.921480" \
           );
         }
         fall_transition(sram_512w_32b_120mhz_wwm_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.045842, 0.057558, 0.074576, 0.104211, 0.170489, 0.296258, 0.568503", \
             "0.045898, 0.058685, 0.073898, 0.103522, 0.170658, 0.296080, 0.568017", \
             "0.046259, 0.057982, 0.073887, 0.103731, 0.170542, 0.295854, 0.569714", \
             "0.046013, 0.057524, 0.074220, 0.104062, 0.171331, 0.296429, 0.570109", \
             "0.046367, 0.058384, 0.074276, 0.103619, 0.170818, 0.296566, 0.569712", \
             "0.046078, 0.058013, 0.073970, 0.104246, 0.170299, 0.296414, 0.569465", \
             "0.046014, 0.058119, 0.073870, 0.103949, 0.170523, 0.296495, 0.568725" \
           );
         }
      }
      timing() {
        related_pin : "CLK";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "(!EMA[2]) & (EMA[1]) & (EMA[0])";
        sdf_cond : "EMA[2]== 1'b0 && EMA[1]== 1'b1 && EMA[0]== 1'b1";
         cell_rise(sram_512w_32b_120mhz_wwm_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "1.621166, 1.629554, 1.642974, 1.668138, 1.724058, 1.824714, 2.037208", \
             "1.624550, 1.632938, 1.646359, 1.671522, 1.727442, 1.828098, 2.040593", \
             "1.628325, 1.636712, 1.650133, 1.675297, 1.731217, 1.831872, 2.044367", \
             "1.636004, 1.644392, 1.657813, 1.682977, 1.738896, 1.839552, 2.052047", \
             "1.658652, 1.667040, 1.680461, 1.705624, 1.761544, 1.862200, 2.074695", \
             "1.696398, 1.704786, 1.718207, 1.743371, 1.799290, 1.899946, 2.112441", \
             "1.745989, 1.754377, 1.767798, 1.792962, 1.848881, 1.949537, 2.162032" \
           );
         }
         rise_transition(sram_512w_32b_120mhz_wwm_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.034375, 0.052204, 0.080717, 0.135912, 0.263607, 0.495949, 0.989988", \
             "0.034461, 0.052012, 0.080493, 0.135832, 0.263378, 0.495563, 0.996306", \
             "0.034391, 0.052015, 0.080449, 0.135873, 0.263269, 0.495331, 0.996306", \
             "0.034478, 0.052053, 0.080667, 0.136086, 0.263357, 0.496331, 0.995572", \
             "0.034366, 0.052095, 0.080536, 0.135778, 0.263629, 0.495549, 0.996050", \
             "0.034378, 0.052144, 0.080676, 0.136022, 0.263508, 0.496037, 0.996206", \
             "0.034454, 0.052042, 0.080422, 0.135915, 0.263588, 0.495820, 0.995309" \
           );
         }
         cell_fall(sram_512w_32b_120mhz_wwm_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "1.600459, 1.605394, 1.613290, 1.628095, 1.660996, 1.720216, 1.845238", \
             "1.603843, 1.608778, 1.616674, 1.631480, 1.664380, 1.723601, 1.848622", \
             "1.607618, 1.612553, 1.620449, 1.635254, 1.668155, 1.727375, 1.852396", \
             "1.615297, 1.620232, 1.628128, 1.642934, 1.675834, 1.735055, 1.860076", \
             "1.637945, 1.642880, 1.650776, 1.665581, 1.698482, 1.757702, 1.882724", \
             "1.675692, 1.680627, 1.688523, 1.703328, 1.736228, 1.795449, 1.920470", \
             "1.725283, 1.730218, 1.738114, 1.752919, 1.785819, 1.845040, 1.970061" \
           );
         }
         fall_transition(sram_512w_32b_120mhz_wwm_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.045842, 0.057558, 0.074576, 0.104211, 0.170489, 0.296258, 0.568503", \
             "0.045898, 0.058685, 0.073898, 0.103522, 0.170658, 0.296080, 0.568017", \
             "0.046259, 0.057982, 0.073887, 0.103731, 0.170542, 0.295854, 0.569714", \
             "0.046013, 0.057524, 0.074220, 0.104062, 0.171331, 0.296429, 0.570109", \
             "0.046367, 0.058384, 0.074276, 0.103619, 0.170818, 0.296566, 0.569712", \
             "0.046078, 0.058013, 0.073970, 0.104246, 0.170299, 0.296414, 0.569465", \
             "0.046014, 0.058119, 0.073870, 0.103949, 0.170523, 0.296495, 0.568725" \
           );
         }
      }
      timing() {
        related_pin : "CLK";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "(EMA[2]) & (!EMA[1]) & (!EMA[0])";
        sdf_cond : "EMA[2]== 1'b1 && EMA[1]== 1'b0 && EMA[0]== 1'b0";
         cell_rise(sram_512w_32b_120mhz_wwm_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000" \
           );
         }
         rise_transition(sram_512w_32b_120mhz_wwm_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.034375, 0.052204, 0.080717, 0.135912, 0.263607, 0.495949, 0.989988", \
             "0.034461, 0.052012, 0.080493, 0.135832, 0.263378, 0.495563, 0.996306", \
             "0.034391, 0.052015, 0.080449, 0.135873, 0.263269, 0.495331, 0.996306", \
             "0.034478, 0.052053, 0.080667, 0.136086, 0.263357, 0.496331, 0.995572", \
             "0.034366, 0.052095, 0.080536, 0.135778, 0.263629, 0.495549, 0.996050", \
             "0.034378, 0.052144, 0.080676, 0.136022, 0.263508, 0.496037, 0.996206", \
             "0.034454, 0.052042, 0.080422, 0.135915, 0.263588, 0.495820, 0.995309" \
           );
         }
         cell_fall(sram_512w_32b_120mhz_wwm_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000" \
           );
         }
         fall_transition(sram_512w_32b_120mhz_wwm_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.045842, 0.057558, 0.074576, 0.104211, 0.170489, 0.296258, 0.568503", \
             "0.045898, 0.058685, 0.073898, 0.103522, 0.170658, 0.296080, 0.568017", \
             "0.046259, 0.057982, 0.073887, 0.103731, 0.170542, 0.295854, 0.569714", \
             "0.046013, 0.057524, 0.074220, 0.104062, 0.171331, 0.296429, 0.570109", \
             "0.046367, 0.058384, 0.074276, 0.103619, 0.170818, 0.296566, 0.569712", \
             "0.046078, 0.058013, 0.073970, 0.104246, 0.170299, 0.296414, 0.569465", \
             "0.046014, 0.058119, 0.073870, 0.103949, 0.170523, 0.296495, 0.568725" \
           );
         }
      }
      timing() {
        related_pin : "CLK";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "(EMA[2]) & (!EMA[1]) & (EMA[0])";
        sdf_cond : "EMA[2]== 1'b1 && EMA[1]== 1'b0 && EMA[0]== 1'b1";
         cell_rise(sram_512w_32b_120mhz_wwm_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000" \
           );
         }
         rise_transition(sram_512w_32b_120mhz_wwm_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.034375, 0.052204, 0.080717, 0.135912, 0.263607, 0.495949, 0.989988", \
             "0.034461, 0.052012, 0.080493, 0.135832, 0.263378, 0.495563, 0.996306", \
             "0.034391, 0.052015, 0.080449, 0.135873, 0.263269, 0.495331, 0.996306", \
             "0.034478, 0.052053, 0.080667, 0.136086, 0.263357, 0.496331, 0.995572", \
             "0.034366, 0.052095, 0.080536, 0.135778, 0.263629, 0.495549, 0.996050", \
             "0.034378, 0.052144, 0.080676, 0.136022, 0.263508, 0.496037, 0.996206", \
             "0.034454, 0.052042, 0.080422, 0.135915, 0.263588, 0.495820, 0.995309" \
           );
         }
         cell_fall(sram_512w_32b_120mhz_wwm_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000" \
           );
         }
         fall_transition(sram_512w_32b_120mhz_wwm_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.045842, 0.057558, 0.074576, 0.104211, 0.170489, 0.296258, 0.568503", \
             "0.045898, 0.058685, 0.073898, 0.103522, 0.170658, 0.296080, 0.568017", \
             "0.046259, 0.057982, 0.073887, 0.103731, 0.170542, 0.295854, 0.569714", \
             "0.046013, 0.057524, 0.074220, 0.104062, 0.171331, 0.296429, 0.570109", \
             "0.046367, 0.058384, 0.074276, 0.103619, 0.170818, 0.296566, 0.569712", \
             "0.046078, 0.058013, 0.073970, 0.104246, 0.170299, 0.296414, 0.569465", \
             "0.046014, 0.058119, 0.073870, 0.103949, 0.170523, 0.296495, 0.568725" \
           );
         }
      }
      timing() {
        related_pin : "CLK";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "(EMA[2]) & (EMA[1]) & (!EMA[0])";
        sdf_cond : "EMA[2]== 1'b1 && EMA[1]== 1'b1 && EMA[0]== 1'b0";
         cell_rise(sram_512w_32b_120mhz_wwm_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000" \
           );
         }
         rise_transition(sram_512w_32b_120mhz_wwm_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.034375, 0.052204, 0.080717, 0.135912, 0.263607, 0.495949, 0.989988", \
             "0.034461, 0.052012, 0.080493, 0.135832, 0.263378, 0.495563, 0.996306", \
             "0.034391, 0.052015, 0.080449, 0.135873, 0.263269, 0.495331, 0.996306", \
             "0.034478, 0.052053, 0.080667, 0.136086, 0.263357, 0.496331, 0.995572", \
             "0.034366, 0.052095, 0.080536, 0.135778, 0.263629, 0.495549, 0.996050", \
             "0.034378, 0.052144, 0.080676, 0.136022, 0.263508, 0.496037, 0.996206", \
             "0.034454, 0.052042, 0.080422, 0.135915, 0.263588, 0.495820, 0.995309" \
           );
         }
         cell_fall(sram_512w_32b_120mhz_wwm_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000" \
           );
         }
         fall_transition(sram_512w_32b_120mhz_wwm_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.045842, 0.057558, 0.074576, 0.104211, 0.170489, 0.296258, 0.568503", \
             "0.045898, 0.058685, 0.073898, 0.103522, 0.170658, 0.296080, 0.568017", \
             "0.046259, 0.057982, 0.073887, 0.103731, 0.170542, 0.295854, 0.569714", \
             "0.046013, 0.057524, 0.074220, 0.104062, 0.171331, 0.296429, 0.570109", \
             "0.046367, 0.058384, 0.074276, 0.103619, 0.170818, 0.296566, 0.569712", \
             "0.046078, 0.058013, 0.073970, 0.104246, 0.170299, 0.296414, 0.569465", \
             "0.046014, 0.058119, 0.073870, 0.103949, 0.170523, 0.296495, 0.568725" \
           );
         }
      }
      timing() {
        related_pin : "CLK";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "(EMA[2]) & (EMA[1]) & (EMA[0])";
        sdf_cond : "EMA[2]== 1'b1 && EMA[1]== 1'b1 && EMA[0]== 1'b1";
         cell_rise(sram_512w_32b_120mhz_wwm_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000" \
           );
         }
         rise_transition(sram_512w_32b_120mhz_wwm_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.034375, 0.052204, 0.080717, 0.135912, 0.263607, 0.495949, 0.989988", \
             "0.034461, 0.052012, 0.080493, 0.135832, 0.263378, 0.495563, 0.996306", \
             "0.034391, 0.052015, 0.080449, 0.135873, 0.263269, 0.495331, 0.996306", \
             "0.034478, 0.052053, 0.080667, 0.136086, 0.263357, 0.496331, 0.995572", \
             "0.034366, 0.052095, 0.080536, 0.135778, 0.263629, 0.495549, 0.996050", \
             "0.034378, 0.052144, 0.080676, 0.136022, 0.263508, 0.496037, 0.996206", \
             "0.034454, 0.052042, 0.080422, 0.135915, 0.263588, 0.495820, 0.995309" \
           );
         }
         cell_fall(sram_512w_32b_120mhz_wwm_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000" \
           );
         }
         fall_transition(sram_512w_32b_120mhz_wwm_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.045842, 0.057558, 0.074576, 0.104211, 0.170489, 0.296258, 0.568503", \
             "0.045898, 0.058685, 0.073898, 0.103522, 0.170658, 0.296080, 0.568017", \
             "0.046259, 0.057982, 0.073887, 0.103731, 0.170542, 0.295854, 0.569714", \
             "0.046013, 0.057524, 0.074220, 0.104062, 0.171331, 0.296429, 0.570109", \
             "0.046367, 0.058384, 0.074276, 0.103619, 0.170818, 0.296566, 0.569712", \
             "0.046078, 0.058013, 0.073970, 0.104246, 0.170299, 0.296414, 0.569465", \
             "0.046014, 0.058119, 0.073870, 0.103949, 0.170523, 0.296495, 0.568725" \
           );
         }
      }
      timing() {
        related_pin : "RETN";
        timing_type  : clear;
        timing_sense : positive_unate;
          cell_fall(sram_512w_32b_120mhz_wwm_mem_out_delay_template) {
            index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
            index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
            values ( \
              "0.863285, 0.873043, 0.888654, 0.917926, 0.982974, 1.100061, 1.347244", \
              "0.869164, 0.878921, 0.894533, 0.923804, 0.988853, 1.105940, 1.353123", \
              "0.875721, 0.885478, 0.901090, 0.930361, 0.995410, 1.112496, 1.359680", \
              "0.889061, 0.898818, 0.914430, 0.943701, 1.008750, 1.125836, 1.373020", \
              "0.928402, 0.938159, 0.953771, 0.983043, 1.048091, 1.165178, 1.412361", \
              "0.993971, 1.003728, 1.019340, 1.048612, 1.113660, 1.230747, 1.477930", \
              "1.080115, 1.089872, 1.105484, 1.134756, 1.199804, 1.316891, 1.564074" \
            );
          }
          fall_transition(sram_512w_32b_120mhz_wwm_mem_out_slew_template) {
            index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
            index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
            values ( \
              "0.109806, 0.115101, 0.119614, 0.137215, 0.190196, 0.302533, 0.555229", \
              "0.110105, 0.115114, 0.119642, 0.136953, 0.190275, 0.301052, 0.555060", \
              "0.109773, 0.115155, 0.119638, 0.137083, 0.192286, 0.300109, 0.555098", \
              "0.109368, 0.115148, 0.119640, 0.137433, 0.192266, 0.300898, 0.555517", \
              "0.109720, 0.115106, 0.119671, 0.137281, 0.192450, 0.303614, 0.551160", \
              "0.109753, 0.115136, 0.119686, 0.136842, 0.190803, 0.302777, 0.554936", \
              "0.109867, 0.115185, 0.119665, 0.137268, 0.190205, 0.301100, 0.551045" \
            );
          }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_load) {
          index_1 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
          values ("0.027640, 0.041554, 0.063816, 0.105559, 0.198319, 0.365288, 0.717778");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_load) {
          index_1 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
          values ("0.041067, 0.041067, 0.041067, 0.041067, 0.041067, 0.041067, 0.041067");
        }
      }
    }
    pin(PENY) {
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      direction : output;
      max_capacitance : 0.250000;
      timing() {
        related_pin : "CLK";
        timing_type : rising_edge;
        timing_sense : non_unate;
         cell_rise(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.468859, 0.480602, 0.497378, 0.530930, 0.579580, 0.695334, 0.879869", \
             "0.472243, 0.483987, 0.500763, 0.534314, 0.582965, 0.698718, 0.883253", \
             "0.476018, 0.487761, 0.504537, 0.538089, 0.586739, 0.702493, 0.887028", \
             "0.483698, 0.495441, 0.512217, 0.545768, 0.594419, 0.710172, 0.894707", \
             "0.506345, 0.518089, 0.534864, 0.568416, 0.617066, 0.732820, 0.917355", \
             "0.544092, 0.555835, 0.572611, 0.606163, 0.654813, 0.770567, 0.955102", \
             "0.593683, 0.605426, 0.622202, 0.655754, 0.704404, 0.820158, 1.004693" \
           );
         }
         rise_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.049543, 0.075623, 0.113246, 0.189949, 0.301561, 0.566962, 0.991053", \
             "0.049793, 0.075749, 0.113268, 0.189737, 0.301749, 0.567068, 0.991335", \
             "0.049491, 0.075437, 0.113254, 0.190203, 0.301219, 0.566739, 0.991239", \
             "0.049540, 0.075393, 0.113237, 0.189802, 0.301209, 0.566851, 0.991188", \
             "0.049974, 0.075660, 0.113125, 0.189848, 0.301396, 0.566812, 0.991327", \
             "0.049850, 0.075662, 0.113328, 0.189784, 0.301641, 0.566877, 0.991519", \
             "0.049613, 0.075663, 0.113505, 0.189873, 0.301424, 0.566742, 0.991544" \
           );
         }
         cell_fall(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.542971, 0.549880, 0.559750, 0.579490, 0.608114, 0.676217, 0.784788", \
             "0.546355, 0.553264, 0.563134, 0.582874, 0.611498, 0.679601, 0.788173", \
             "0.550130, 0.557039, 0.566909, 0.586649, 0.615272, 0.683376, 0.791947", \
             "0.557809, 0.564718, 0.574588, 0.594328, 0.622952, 0.691055, 0.799627", \
             "0.580457, 0.587366, 0.597236, 0.616976, 0.645600, 0.713703, 0.822274", \
             "0.618203, 0.625112, 0.634982, 0.654723, 0.683346, 0.751450, 0.860021", \
             "0.667794, 0.674703, 0.684573, 0.704314, 0.732937, 0.801041, 0.909612" \
           );
         }
         fall_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.036746, 0.051829, 0.073711, 0.117857, 0.183689, 0.341382, 0.594945", \
             "0.036630, 0.051611, 0.073737, 0.118211, 0.183745, 0.340875, 0.595629", \
             "0.036873, 0.051652, 0.073751, 0.117976, 0.183451, 0.340677, 0.591898", \
             "0.036598, 0.051840, 0.073766, 0.118292, 0.183559, 0.341219, 0.595543", \
             "0.036759, 0.051652, 0.073554, 0.117953, 0.183488, 0.341008, 0.596481", \
             "0.036708, 0.052004, 0.073776, 0.118063, 0.183952, 0.341339, 0.591646", \
             "0.037020, 0.051652, 0.073452, 0.117936, 0.183823, 0.340851, 0.596745" \
           );
         }
      }
    }
    pin(CLK) {
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      direction : input;
      capacitance : 0.033160;
      clock : true;
      max_transition : 1.000;
      min_pulse_width_high : 0.126;
      min_pulse_width_low : 0.115;
      min_period : 1.993;
      minimum_period() {
        constraint : 1.669;
        when : "(!EMA[2]) & (!EMA[1]) & (!EMA[0])";
        sdf_cond : "EMA2eq0andEMA1eq0andEMA0eq0";
      }
      minimum_period() {
        constraint : 1.764;
        when : "(!EMA[2]) & (!EMA[1]) & (EMA[0])";
        sdf_cond : "EMA2eq0andEMA1eq0andEMA0eq1";
      }
      minimum_period() {
        constraint : 1.944;
        when : "(!EMA[2]) & (EMA[1]) & (!EMA[0])";
        sdf_cond : "EMA2eq0andEMA1eq1andEMA0eq0";
      }
      minimum_period() {
        constraint : 1.993;
        when : "(!EMA[2]) & (EMA[1]) & (EMA[0])";
        sdf_cond : "EMA2eq0andEMA1eq1andEMA0eq1";
      }
      minimum_period() {
        constraint : 999.000;
        when : "(EMA[2]) & (!EMA[1]) & (!EMA[0])";
        sdf_cond : "EMA2eq1andEMA1eq0andEMA0eq0";
      }
      minimum_period() {
        constraint : 999.001;
        when : "(EMA[2]) & (!EMA[1]) & (EMA[0])";
        sdf_cond : "EMA2eq1andEMA1eq0andEMA0eq1";
      }
      minimum_period() {
        constraint : 999.002;
        when : "(EMA[2]) & (EMA[1]) & (!EMA[0])";
        sdf_cond : "EMA2eq1andEMA1eq1andEMA0eq0";
      }
      minimum_period() {
        constraint : 999.003;
        when : "(EMA[2]) & (EMA[1]) & (EMA[0])";
        sdf_cond : "EMA2eq1andEMA1eq1andEMA0eq1";
      }

      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & ((!CEN & TEN &  !GWEN ) + (!TCEN & !TEN & !TGWEN )) \
                  & (!EMA[2]) & (!EMA[1]) & (!EMA[0])";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("12.489137, 12.489137, 12.489137, 12.489137, 12.489137, 12.489137, 12.489137");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.061757, 0.061757, 0.061757, 0.061757, 0.061757, 0.061757, 0.061757");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & ((!CEN & TEN &  !GWEN ) + (!TCEN & !TEN & !TGWEN )) \
                  & (!EMA[2]) & (!EMA[1]) & (EMA[0])";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("12.991475, 12.991475, 12.991475, 12.991475, 12.991475, 12.991475, 12.991475");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.061757, 0.061757, 0.061757, 0.061757, 0.061757, 0.061757, 0.061757");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & ((!CEN & TEN &  !GWEN ) + (!TCEN & !TEN & !TGWEN )) \
                  & (!EMA[2]) & (EMA[1]) & (!EMA[0])";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("13.584862, 13.584862, 13.584862, 13.584862, 13.584862, 13.584862, 13.584862");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.061757, 0.061757, 0.061757, 0.061757, 0.061757, 0.061757, 0.061757");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & ((!CEN & TEN &  !GWEN ) + (!TCEN & !TEN & !TGWEN )) \
                  & (!EMA[2]) & (EMA[1]) & (EMA[0])";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("13.584862, 13.584862, 13.584862, 13.584862, 13.584862, 13.584862, 13.584862");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.061757, 0.061757, 0.061757, 0.061757, 0.061757, 0.061757, 0.061757");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & ((!CEN & TEN &  !GWEN ) + (!TCEN & !TEN & !TGWEN )) \
                  & (EMA[2]) & (!EMA[1]) & (!EMA[0])";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("14.105660, 14.105660, 14.105660, 14.105660, 14.105660, 14.105660, 14.105660");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.061671, 0.061671, 0.061671, 0.061671, 0.061671, 0.061671, 0.061671");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & ((!CEN & TEN &  !GWEN ) + (!TCEN & !TEN & !TGWEN )) \
                  & (EMA[2]) & (!EMA[1]) & (EMA[0])";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("14.123644, 14.123644, 14.123644, 14.123644, 14.123644, 14.123644, 14.123644");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.061363, 0.061363, 0.061363, 0.061363, 0.061363, 0.061363, 0.061363");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & ((!CEN & TEN &  !GWEN ) + (!TCEN & !TEN & !TGWEN )) \
                  & (EMA[2]) & (EMA[1]) & (!EMA[0])";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("14.269210, 14.269210, 14.269210, 14.269210, 14.269210, 14.269210, 14.269210");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.061361, 0.061361, 0.061361, 0.061361, 0.061361, 0.061361, 0.061361");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & ((!CEN & TEN &  !GWEN ) + (!TCEN & !TEN & !TGWEN )) \
                  & (EMA[2]) & (EMA[1]) & (EMA[0])";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("14.056631, 14.056631, 14.056631, 14.056631, 14.056631, 14.056631, 14.056631");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.060933, 0.060933, 0.060933, 0.060933, 0.060933, 0.060933, 0.060933");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & ((!CEN & TEN &  GWEN ) + (!TCEN & !TEN & TGWEN )) \
                   & (!EMA[2]) & (!EMA[1]) & (!EMA[0])";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("16.468992, 16.468992, 16.468992, 16.468992, 16.468992, 16.468992, 16.468992");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.061866, 0.061866, 0.061866, 0.061866, 0.061866, 0.061866, 0.061866");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & ((!CEN & TEN &  GWEN ) + (!TCEN & !TEN & TGWEN )) \
                   & (!EMA[2]) & (!EMA[1]) & (EMA[0])";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("17.116378, 17.116378, 17.116378, 17.116378, 17.116378, 17.116378, 17.116378");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.061866, 0.061866, 0.061866, 0.061866, 0.061866, 0.061866, 0.061866");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & ((!CEN & TEN &  GWEN ) + (!TCEN & !TEN & TGWEN )) \
                   & (!EMA[2]) & (EMA[1]) & (!EMA[0])";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("17.852091, 17.852091, 17.852091, 17.852091, 17.852091, 17.852091, 17.852091");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.061866, 0.061866, 0.061866, 0.061866, 0.061866, 0.061866, 0.061866");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & ((!CEN & TEN &  GWEN ) + (!TCEN & !TEN & TGWEN )) \
                   & (!EMA[2]) & (EMA[1]) & (EMA[0])";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("17.918650, 17.918650, 17.918650, 17.918650, 17.918650, 17.918650, 17.918650");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.061866, 0.061866, 0.061866, 0.061866, 0.061866, 0.061866, 0.061866");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & ((!CEN & TEN &  GWEN ) + (!TCEN & !TEN & TGWEN )) \
                   & (EMA[2]) & (!EMA[1]) & (!EMA[0])";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("18.739943, 18.739943, 18.739943, 18.739943, 18.739943, 18.739943, 18.739943");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.061517, 0.061517, 0.061517, 0.061517, 0.061517, 0.061517, 0.061517");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & ((!CEN & TEN &  GWEN ) + (!TCEN & !TEN & TGWEN )) \
                   & (EMA[2]) & (!EMA[1]) & (EMA[0])";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("18.694431, 18.694431, 18.694431, 18.694431, 18.694431, 18.694431, 18.694431");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.061628, 0.061628, 0.061628, 0.061628, 0.061628, 0.061628, 0.061628");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & ((!CEN & TEN &  GWEN ) + (!TCEN & !TEN & TGWEN )) \
                   & (EMA[2]) & (EMA[1]) & (!EMA[0])";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("18.715619, 18.715619, 18.715619, 18.715619, 18.715619, 18.715619, 18.715619");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.061476, 0.061476, 0.061476, 0.061476, 0.061476, 0.061476, 0.061476");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & ((!CEN & TEN &  GWEN ) + (!TCEN & !TEN & TGWEN )) \
                   & (EMA[2]) & (EMA[1]) & (EMA[0])";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("18.816400, 18.816400, 18.816400, 18.816400, 18.816400, 18.816400, 18.816400");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.061425, 0.061425, 0.061425, 0.061425, 0.061425, 0.061425, 0.061425");
        }
      }
      internal_power() {
        /* CLK de-select power table  */
        related_pg_pin : "VDDPE";
        when : "RETN & ((CEN & TEN) + (TCEN & !TEN))";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.008006, 0.008006, 0.008006, 0.008006, 0.008006, 0.008006, 0.008006");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.050516, 0.050516, 0.050516, 0.050516, 0.050516, 0.050516, 0.050516");
        }
      }
    }
    pin(CEN) {
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      direction : input;
      capacitance : 0.003803;
      timing() {
        related_pin : CLK;
        timing_type : setup_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.142893, 0.148004, 0.153706, 0.165305, 0.199514, 0.256528, 0.331432", \
          "0.142220, 0.147331, 0.153033, 0.164632, 0.198841, 0.255855, 0.330759", \
          "0.141469, 0.146581, 0.152282, 0.163882, 0.198090, 0.255104, 0.330009", \
          "0.139942, 0.145054, 0.150755, 0.162354, 0.196563, 0.253577, 0.328481", \
          "0.135438, 0.140550, 0.146251, 0.157850, 0.192059, 0.249073, 0.323977", \
          "0.127932, 0.133043, 0.138745, 0.150344, 0.184552, 0.241566, 0.316471", \
          "0.118069, 0.123181, 0.128882, 0.140482, 0.174690, 0.231704, 0.306609" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.165963, 0.171217, 0.177078, 0.189002, 0.224167, 0.282776, 0.359777", \
          "0.165290, 0.170544, 0.176405, 0.188329, 0.223494, 0.282103, 0.359104", \
          "0.164539, 0.169794, 0.175655, 0.187578, 0.222744, 0.281353, 0.358353", \
          "0.163012, 0.168266, 0.174127, 0.186051, 0.221217, 0.279826, 0.356826", \
          "0.158508, 0.163762, 0.169623, 0.181547, 0.216713, 0.275322, 0.352322", \
          "0.151001, 0.156256, 0.162117, 0.174041, 0.209206, 0.267815, 0.344815", \
          "0.141139, 0.146394, 0.152255, 0.164179, 0.199344, 0.257953, 0.334953" \
        );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : hold_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.148566, 0.143312, 0.137451, 0.125527, 0.090362, 0.031753, 0.000000", \
          "0.151951, 0.146696, 0.140835, 0.128911, 0.093746, 0.035137, 0.000000", \
          "0.155725, 0.150471, 0.144610, 0.132686, 0.097520, 0.038911, 0.000000", \
          "0.163405, 0.158150, 0.152289, 0.140365, 0.105200, 0.046591, 0.000000", \
          "0.186053, 0.180798, 0.174937, 0.163013, 0.127848, 0.069239, 0.000000", \
          "0.223799, 0.218544, 0.212683, 0.200760, 0.165594, 0.106985, 0.029985", \
          "0.273390, 0.268135, 0.262274, 0.250350, 0.215185, 0.156576, 0.079576" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.171636, 0.166525, 0.160823, 0.149224, 0.115015, 0.058001, 0.000000", \
          "0.175020, 0.169909, 0.164207, 0.152608, 0.118400, 0.061386, 0.000000", \
          "0.178795, 0.173683, 0.167982, 0.156383, 0.122174, 0.065160, 0.000000", \
          "0.186474, 0.181363, 0.175661, 0.164062, 0.129854, 0.072840, 0.000000", \
          "0.209122, 0.204011, 0.198309, 0.186710, 0.152502, 0.095488, 0.020583", \
          "0.246869, 0.241757, 0.236056, 0.224456, 0.190248, 0.133234, 0.058329", \
          "0.296460, 0.291348, 0.285647, 0.274047, 0.239839, 0.182825, 0.107920" \
        );
        }
      }
      /* RETN(R) to CEN(F) HD */
      timing() {
        related_pin : RETN;
        timing_type : non_seq_hold_rising;
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.367796, 0.369648, 0.371714, 0.375918, 0.388316, 0.408978, 0.436124", \
          "0.367796, 0.369648, 0.371714, 0.375918, 0.388316, 0.408978, 0.436124", \
          "0.367796, 0.369648, 0.371714, 0.375918, 0.388316, 0.408978, 0.436124", \
          "0.367796, 0.369648, 0.371714, 0.375918, 0.388316, 0.408978, 0.436124", \
          "0.367796, 0.369648, 0.371714, 0.375918, 0.388316, 0.408978, 0.436124", \
          "0.367796, 0.369648, 0.371714, 0.375918, 0.388316, 0.408978, 0.436124", \
          "0.367796, 0.369648, 0.371714, 0.375918, 0.388316, 0.408978, 0.436124" \
        );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & TEN";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.025803, 0.025785, 0.025765, 0.025725, 0.025605, 0.025405, 0.025143");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.018739, 0.018782, 0.018829, 0.018925, 0.019208, 0.019680, 0.020300");
        }
      }
    }
    bus(WEN) {
      bus_type : sram_512w_32b_120mhz_wwm_WRITE;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      direction : input;
      capacitance : 0.028131;
      timing() {
        related_pin : CLK;
        timing_type : setup_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.258550, 0.264105, 0.270300, 0.282906, 0.320081, 0.382039, 0.463440", \
          "0.255165, 0.260720, 0.266916, 0.279522, 0.316697, 0.378655, 0.460056", \
          "0.251391, 0.256946, 0.263142, 0.275747, 0.312922, 0.374881, 0.456281", \
          "0.243711, 0.249266, 0.255462, 0.268068, 0.305243, 0.367201, 0.448602", \
          "0.221064, 0.226618, 0.232814, 0.245420, 0.282595, 0.344553, 0.425954", \
          "0.183317, 0.188872, 0.195068, 0.207673, 0.244848, 0.306807, 0.388208", \
          "0.133726, 0.139281, 0.145477, 0.158082, 0.195257, 0.257216, 0.338617" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.089635, 0.097878, 0.107072, 0.125778, 0.180945, 0.272889, 0.393686", \
          "0.086250, 0.094494, 0.103688, 0.122394, 0.177561, 0.269505, 0.390301", \
          "0.082476, 0.090719, 0.099914, 0.118619, 0.173786, 0.265731, 0.386527", \
          "0.074796, 0.083040, 0.092234, 0.110940, 0.166107, 0.258051, 0.378847", \
          "0.052148, 0.060392, 0.069586, 0.088292, 0.143459, 0.235403, 0.356199", \
          "0.014402, 0.022645, 0.031840, 0.050546, 0.105712, 0.197657, 0.318453", \
          "0.000000, 0.000000, 0.000000, 0.000955, 0.056122, 0.148066, 0.268862" \
        );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : hold_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.042700, 0.036468, 0.029516, 0.022028, 0.017492, 0.009932, 0.000000", \
          "0.046084, 0.039852, 0.032900, 0.022028, 0.017492, 0.009932, 0.000000", \
          "0.049859, 0.043626, 0.036675, 0.022531, 0.017492, 0.009932, 0.000000", \
          "0.057538, 0.051306, 0.044354, 0.030211, 0.017492, 0.009932, 0.000000", \
          "0.080186, 0.073954, 0.067002, 0.052858, 0.017492, 0.009932, 0.000000", \
          "0.117933, 0.111700, 0.104748, 0.090605, 0.048894, 0.009932, 0.000000", \
          "0.167524, 0.161291, 0.154339, 0.140196, 0.098485, 0.028966, 0.000000" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.225606, 0.216685, 0.206734, 0.186490, 0.126788, 0.027283, 0.000000", \
          "0.228990, 0.220069, 0.210118, 0.189874, 0.130172, 0.030667, 0.000000", \
          "0.232765, 0.223844, 0.213893, 0.193649, 0.133946, 0.034442, 0.000000", \
          "0.240444, 0.231523, 0.221573, 0.201329, 0.141626, 0.042121, 0.000000", \
          "0.263092, 0.254171, 0.244220, 0.223976, 0.164274, 0.064769, 0.000000", \
          "0.300838, 0.291917, 0.281967, 0.261723, 0.202020, 0.102516, 0.000000", \
          "0.350429, 0.341508, 0.331558, 0.311314, 0.251611, 0.152107, 0.021378" \
        );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & TEN";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.799594, 0.799733, 0.799888, 0.800203, 0.801133, 0.802683, 0.804719");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.858930, 0.858828, 0.858715, 0.858483, 0.857801, 0.856664, 0.855169");
        }
      }
    }
    bus(A) {
      bus_type : sram_512w_32b_120mhz_wwm_ADDRESS;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      direction : input;
      capacitance : 0.004516;
      timing() {
        related_pin : CLK;
        timing_type : setup_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.377011, 0.383257, 0.390225, 0.404399, 0.446203, 0.515875, 0.607411", \
          "0.373627, 0.379873, 0.386840, 0.401015, 0.442819, 0.512491, 0.604026", \
          "0.369852, 0.376099, 0.383066, 0.397241, 0.439044, 0.508717, 0.600252", \
          "0.362173, 0.368419, 0.375386, 0.389561, 0.431365, 0.501037, 0.592572", \
          "0.339525, 0.345771, 0.352738, 0.366913, 0.408717, 0.478389, 0.569924", \
          "0.301778, 0.308025, 0.314992, 0.329167, 0.370970, 0.440643, 0.532178", \
          "0.252187, 0.258434, 0.265401, 0.279576, 0.321379, 0.391052, 0.482587" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.391183, 0.398761, 0.407213, 0.424408, 0.475121, 0.559641, 0.670684", \
          "0.387799, 0.395377, 0.403829, 0.421024, 0.471737, 0.556257, 0.667299", \
          "0.384024, 0.391602, 0.400054, 0.417250, 0.467962, 0.552482, 0.663525", \
          "0.376345, 0.383923, 0.392375, 0.409570, 0.460282, 0.544803, 0.655845", \
          "0.353697, 0.361275, 0.369727, 0.386922, 0.437635, 0.522155, 0.633198", \
          "0.315951, 0.323528, 0.331980, 0.349176, 0.399888, 0.484409, 0.595451", \
          "0.266360, 0.273937, 0.282389, 0.299585, 0.350297, 0.434818, 0.545860" \
        );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : hold_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.084362, 0.078116, 0.071149, 0.056974, 0.015170, 0.000000, 0.000000", \
          "0.089102, 0.082856, 0.075888, 0.061714, 0.019910, 0.001356, 0.001356", \
          "0.094389, 0.088142, 0.081175, 0.067000, 0.025197, 0.002868, 0.002868", \
          "0.105144, 0.098898, 0.091931, 0.077756, 0.035952, 0.005944, 0.005944", \
          "0.136864, 0.130618, 0.123650, 0.109476, 0.067672, 0.015016, 0.015016", \
          "0.189731, 0.183484, 0.176517, 0.162342, 0.120539, 0.050866, 0.030136", \
          "0.259186, 0.252939, 0.245972, 0.231797, 0.189994, 0.120321, 0.050000" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.147596, 0.140019, 0.131567, 0.114371, 0.063659, 0.000000, 0.000000", \
          "0.152336, 0.144758, 0.136306, 0.119111, 0.068398, 0.001356, 0.001356", \
          "0.157623, 0.150045, 0.141593, 0.124397, 0.073685, 0.002868, 0.002868", \
          "0.168378, 0.160801, 0.152348, 0.135153, 0.084441, 0.005944, 0.005944", \
          "0.200098, 0.192520, 0.184068, 0.166873, 0.116160, 0.031640, 0.015016", \
          "0.252964, 0.245387, 0.236935, 0.219739, 0.169027, 0.084506, 0.030136", \
          "0.322420, 0.314842, 0.306390, 0.289194, 0.238482, 0.153962, 0.050000" \
        );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & TEN";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.290621, 0.290675, 0.290734, 0.290856, 0.291216, 0.291814, 0.292601");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.286324, 0.286328, 0.286332, 0.286342, 0.286369, 0.286415, 0.286475");
        }
      }
    }
    bus(D) {
      bus_type : sram_512w_32b_120mhz_wwm_DATA;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      memory_write() {
        address : A;
        clocked_on : "CLK";
      }
      direction : input;
      capacitance : 0.002395;
      timing() {
        related_pin : CLK;
        timing_type : setup_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.272150, 0.278910, 0.286450, 0.301790, 0.347030, 0.422430, 0.521490", \
          "0.268766, 0.275526, 0.283066, 0.298406, 0.343646, 0.419046, 0.518106", \
          "0.264991, 0.271751, 0.279291, 0.294631, 0.339871, 0.415271, 0.514331", \
          "0.257311, 0.264071, 0.271611, 0.286951, 0.332191, 0.407591, 0.506651", \
          "0.234664, 0.241424, 0.248964, 0.264304, 0.309544, 0.384944, 0.484004", \
          "0.196917, 0.203677, 0.211217, 0.226557, 0.271797, 0.347197, 0.446257", \
          "0.147326, 0.154086, 0.161626, 0.176966, 0.222206, 0.297606, 0.396666" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.164677, 0.172806, 0.181873, 0.200319, 0.254720, 0.345389, 0.464508", \
          "0.161293, 0.169422, 0.178489, 0.196935, 0.251336, 0.342005, 0.461124", \
          "0.157518, 0.165647, 0.174714, 0.193160, 0.247561, 0.338230, 0.457350", \
          "0.149839, 0.157968, 0.167035, 0.185481, 0.239882, 0.330551, 0.449670", \
          "0.127191, 0.135320, 0.144387, 0.162833, 0.217234, 0.307903, 0.427022", \
          "0.089445, 0.097573, 0.106640, 0.125087, 0.179488, 0.270156, 0.389276", \
          "0.039854, 0.047983, 0.057049, 0.075496, 0.129897, 0.220565, 0.339685" \
        );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : hold_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.035866, 0.028428, 0.023566, 0.022028, 0.017492, 0.009932, 0.000000", \
          "0.039250, 0.031813, 0.023566, 0.022028, 0.017492, 0.009932, 0.000000", \
          "0.043025, 0.035587, 0.027291, 0.022028, 0.017492, 0.009932, 0.000000", \
          "0.050704, 0.043267, 0.034971, 0.022028, 0.017492, 0.009932, 0.000000", \
          "0.073352, 0.065914, 0.057618, 0.040740, 0.017492, 0.009932, 0.000000", \
          "0.111099, 0.103661, 0.095365, 0.078487, 0.028711, 0.009932, 0.000000", \
          "0.160690, 0.153252, 0.144956, 0.128078, 0.078302, 0.009932, 0.000000" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.106575, 0.097768, 0.087945, 0.067961, 0.017492, 0.009932, 0.000000", \
          "0.109959, 0.101152, 0.091329, 0.071345, 0.017492, 0.009932, 0.000000", \
          "0.113734, 0.104927, 0.095104, 0.075120, 0.017492, 0.009932, 0.000000", \
          "0.121413, 0.112606, 0.102783, 0.082799, 0.023862, 0.009932, 0.000000", \
          "0.144061, 0.135254, 0.125431, 0.105447, 0.046510, 0.009932, 0.000000", \
          "0.181807, 0.173001, 0.163178, 0.143193, 0.084256, 0.009932, 0.000000", \
          "0.231398, 0.222592, 0.212769, 0.192784, 0.133847, 0.035619, 0.000000" \
        );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & TEN & (! \
                (GWEN) \
                   )";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.123411, 0.123434, 0.123459, 0.123511, 0.123663, 0.123916, 0.124249");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.118059, 0.117979, 0.117889, 0.117706, 0.117167, 0.116269, 0.115089");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & TEN & ( \
                (GWEN) \
                   )";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.025580, 0.025603, 0.025628, 0.025680, 0.025832, 0.026085, 0.026418");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.028479, 0.028399, 0.028309, 0.028126, 0.027587, 0.026689, 0.025509");
        }
      }
    }
    bus(EMA) {
      bus_type : sram_512w_32b_120mhz_wwm_UPM;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      direction : input;
      capacitance : 0.003497;
      timing() {
        related_pin : CLK;
        timing_type : setup_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "1.661553, 1.668313, 1.675853, 1.691193, 1.736433, 1.811833, 1.910893", \
          "1.658169, 1.664929, 1.672469, 1.687809, 1.733049, 1.808449, 1.907509", \
          "1.654394, 1.661154, 1.668694, 1.684034, 1.729274, 1.804674, 1.903734", \
          "1.646714, 1.653474, 1.661014, 1.676354, 1.721594, 1.796994, 1.896054", \
          "1.630725, 1.630827, 1.638367, 1.653707, 1.698947, 1.774347, 1.873407", \
          "1.630725, 1.630725, 1.630725, 1.630725, 1.661200, 1.736600, 1.835660", \
          "1.630725, 1.630725, 1.630725, 1.630725, 1.630725, 1.687009, 1.786069" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "1.661553, 1.668313, 1.675853, 1.691193, 1.736433, 1.811833, 1.910893", \
          "1.658169, 1.664929, 1.672469, 1.687809, 1.733049, 1.808449, 1.907509", \
          "1.654394, 1.661154, 1.668694, 1.684034, 1.729274, 1.804674, 1.903734", \
          "1.646714, 1.653474, 1.661014, 1.676354, 1.721594, 1.796994, 1.896054", \
          "1.630725, 1.630827, 1.638367, 1.653707, 1.698947, 1.774347, 1.873407", \
          "1.630725, 1.630725, 1.630725, 1.630725, 1.661200, 1.736600, 1.835660", \
          "1.630725, 1.630725, 1.630725, 1.630725, 1.630725, 1.687009, 1.786069" \
        );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : hold_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "1.985094, 1.991854, 1.999394, 2.014734, 2.059974, 2.135374, 2.234434", \
          "1.981710, 1.988470, 1.996010, 2.011350, 2.056590, 2.131990, 2.231050", \
          "1.977935, 1.984695, 1.992235, 2.007575, 2.052815, 2.128215, 2.227275", \
          "1.970256, 1.977016, 1.984556, 1.999896, 2.045136, 2.120536, 2.219596", \
          "1.954266, 1.954368, 1.961908, 1.977248, 2.022488, 2.097888, 2.196948", \
          "1.954266, 1.954266, 1.954266, 1.954266, 1.984742, 2.060142, 2.159202", \
          "1.954266, 1.954266, 1.954266, 1.954266, 1.954266, 2.010551, 2.109611" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "1.985094, 1.991854, 1.999394, 2.014734, 2.059974, 2.135374, 2.234434", \
          "1.981710, 1.988470, 1.996010, 2.011350, 2.056590, 2.131990, 2.231050", \
          "1.977935, 1.984695, 1.992235, 2.007575, 2.052815, 2.128215, 2.227275", \
          "1.970256, 1.977016, 1.984556, 1.999896, 2.045136, 2.120536, 2.219596", \
          "1.954266, 1.954368, 1.961908, 1.977248, 2.022488, 2.097888, 2.196948", \
          "1.954266, 1.954266, 1.954266, 1.954266, 1.984742, 2.060142, 2.159202", \
          "1.954266, 1.954266, 1.954266, 1.954266, 1.954266, 2.010551, 2.109611" \
        );
        }
      }
    }
    pin(TEN) {
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      direction : input;
      capacitance : 0.005015;
      timing() {
        related_pin : CLK;
        timing_type : setup_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "1.058650, 1.069430, 1.081455, 1.105920, 1.178069, 1.298317, 1.456299", \
          "1.055265, 1.066046, 1.078071, 1.102535, 1.174685, 1.294933, 1.452915", \
          "1.051491, 1.062272, 1.074296, 1.098761, 1.170910, 1.291158, 1.449140", \
          "1.043811, 1.054592, 1.066617, 1.091081, 1.163230, 1.283479, 1.441461", \
          "1.021163, 1.031944, 1.043969, 1.068434, 1.140583, 1.260831, 1.418813", \
          "0.983417, 0.994198, 1.006223, 1.030687, 1.102836, 1.223085, 1.381066", \
          "0.933826, 0.944607, 0.956632, 0.981096, 1.053245, 1.173494, 1.331475" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.977453, 0.992457, 1.009191, 1.043237, 1.143644, 1.310988, 1.530844", \
          "0.974069, 0.989072, 1.005807, 1.039853, 1.140260, 1.307604, 1.527460", \
          "0.970295, 0.985298, 1.002032, 1.036078, 1.136485, 1.303829, 1.523685", \
          "0.962615, 0.977618, 0.994353, 1.028399, 1.128805, 1.296150, 1.516006", \
          "0.939967, 0.954971, 0.971705, 1.005751, 1.106158, 1.273502, 1.493358", \
          "0.902221, 0.917224, 0.933959, 0.968005, 1.068411, 1.235756, 1.455612", \
          "0.852630, 0.867633, 0.884368, 0.918414, 1.018820, 1.186165, 1.406021" \
        );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : hold_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
        );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN"; 
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.150355, 0.150439, 0.150532, 0.150721, 0.151278, 0.152208, 0.153429");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.262590, 0.262471, 0.262339, 0.262071, 0.261278, 0.259958, 0.258223");
        }
      }
    }
    pin(BEN) {
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      direction : input;
      capacitance : 0.003155;
      timing() {
        related_pin : CLK;
        timing_type : setup_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.009938, 0.014418, 0.019414, 0.029580, 0.059560, 0.109527, 0.175174", \
          "0.006554, 0.011034, 0.016030, 0.026196, 0.056176, 0.106143, 0.171790", \
          "0.002779, 0.007259, 0.012256, 0.022421, 0.052402, 0.102369, 0.168015", \
          "0.000000, 0.000000, 0.004576, 0.014742, 0.044722, 0.094689, 0.160335", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.022074, 0.072041, 0.137688", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.034295, 0.099941", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.050350" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.138818, 0.146218, 0.154471, 0.171263, 0.220783, 0.303317, 0.411750", \
          "0.135434, 0.142834, 0.151087, 0.167878, 0.217399, 0.299933, 0.408365", \
          "0.131659, 0.139059, 0.147312, 0.164104, 0.213624, 0.296158, 0.404591", \
          "0.123980, 0.131379, 0.139633, 0.156424, 0.205945, 0.288479, 0.396911", \
          "0.101332, 0.108732, 0.116985, 0.133776, 0.183297, 0.265831, 0.374263", \
          "0.063586, 0.070985, 0.079239, 0.096030, 0.145550, 0.228084, 0.336517", \
          "0.013995, 0.021394, 0.029648, 0.046439, 0.095959, 0.178493, 0.286926" \
        );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : hold_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.023760, 0.016360, 0.008107, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.027144, 0.019744, 0.011491, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.030919, 0.023519, 0.015266, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.038598, 0.031199, 0.022945, 0.006154, 0.000000, 0.000000, 0.000000", \
          "0.061246, 0.053846, 0.045593, 0.028802, 0.000000, 0.000000, 0.000000", \
          "0.098992, 0.091593, 0.083339, 0.066548, 0.017028, 0.000000, 0.000000", \
          "0.148583, 0.141184, 0.132930, 0.116139, 0.066619, 0.000000, 0.000000" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.006388, 0.001908, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
        );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.247993, 0.247993, 0.247993, 0.247994, 0.247995, 0.247998, 0.248002");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.331267, 0.331264, 0.331261, 0.331256, 0.331239, 0.331210, 0.331173");
        }
      }
    }
    pin(TCEN) {
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      direction : input;
      capacitance : 0.004232;
      timing() {
        related_pin : CLK;
        timing_type : setup_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.142893, 0.148004, 0.153706, 0.165305, 0.199514, 0.256528, 0.331432", \
          "0.142220, 0.147331, 0.153033, 0.164632, 0.198841, 0.255855, 0.330759", \
          "0.141469, 0.146581, 0.152282, 0.163882, 0.198090, 0.255104, 0.330009", \
          "0.139942, 0.145054, 0.150755, 0.162354, 0.196563, 0.253577, 0.328481", \
          "0.135438, 0.140550, 0.146251, 0.157850, 0.192059, 0.249073, 0.323977", \
          "0.127932, 0.133043, 0.138745, 0.150344, 0.184552, 0.241566, 0.316471", \
          "0.118069, 0.123181, 0.128882, 0.140482, 0.174690, 0.231704, 0.306609" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.165963, 0.171217, 0.177078, 0.189002, 0.224167, 0.282776, 0.359777", \
          "0.165290, 0.170544, 0.176405, 0.188329, 0.223494, 0.282103, 0.359104", \
          "0.164539, 0.169794, 0.175655, 0.187578, 0.222744, 0.281353, 0.358353", \
          "0.163012, 0.168266, 0.174127, 0.186051, 0.221217, 0.279826, 0.356826", \
          "0.158508, 0.163762, 0.169623, 0.181547, 0.216713, 0.275322, 0.352322", \
          "0.151001, 0.156256, 0.162117, 0.174041, 0.209206, 0.267815, 0.344815", \
          "0.141139, 0.146394, 0.152255, 0.164179, 0.199344, 0.257953, 0.334953" \
        );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : hold_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.148566, 0.143312, 0.137451, 0.125527, 0.090362, 0.031753, 0.000000", \
          "0.151951, 0.146696, 0.140835, 0.128911, 0.093746, 0.035137, 0.000000", \
          "0.155725, 0.150471, 0.144610, 0.132686, 0.097520, 0.038911, 0.000000", \
          "0.163405, 0.158150, 0.152289, 0.140365, 0.105200, 0.046591, 0.000000", \
          "0.186053, 0.180798, 0.174937, 0.163013, 0.127848, 0.069239, 0.000000", \
          "0.223799, 0.218544, 0.212683, 0.200760, 0.165594, 0.106985, 0.029985", \
          "0.273390, 0.268135, 0.262274, 0.250350, 0.215185, 0.156576, 0.079576" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.171636, 0.166525, 0.160823, 0.149224, 0.115015, 0.058001, 0.000000", \
          "0.175020, 0.169909, 0.164207, 0.152608, 0.118400, 0.061386, 0.000000", \
          "0.178795, 0.173683, 0.167982, 0.156383, 0.122174, 0.065160, 0.000000", \
          "0.186474, 0.181363, 0.175661, 0.164062, 0.129854, 0.072840, 0.000000", \
          "0.209122, 0.204011, 0.198309, 0.186710, 0.152502, 0.095488, 0.020583", \
          "0.246869, 0.241757, 0.236056, 0.224456, 0.190248, 0.133234, 0.058329", \
          "0.296460, 0.291348, 0.285647, 0.274047, 0.239839, 0.182825, 0.107920" \
        );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & !TEN";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.027436, 0.027412, 0.027384, 0.027328, 0.027163, 0.026887, 0.026525");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.020199, 0.020246, 0.020298, 0.020404, 0.020716, 0.021237, 0.021921");
        }
      }
    }
    bus(TWEN) {
      bus_type : sram_512w_32b_120mhz_wwm_WRITE;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      direction : input;
      capacitance : 0.028459;
      timing() {
        related_pin : CLK;
        timing_type : setup_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.258550, 0.264105, 0.270300, 0.282906, 0.320081, 0.382039, 0.463440", \
          "0.255165, 0.260720, 0.266916, 0.279522, 0.316697, 0.378655, 0.460056", \
          "0.251391, 0.256946, 0.263142, 0.275747, 0.312922, 0.374881, 0.456281", \
          "0.243711, 0.249266, 0.255462, 0.268068, 0.305243, 0.367201, 0.448602", \
          "0.221064, 0.226618, 0.232814, 0.245420, 0.282595, 0.344553, 0.425954", \
          "0.183317, 0.188872, 0.195068, 0.207673, 0.244848, 0.306807, 0.388208", \
          "0.133726, 0.139281, 0.145477, 0.158082, 0.195257, 0.257216, 0.338617" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.089635, 0.097878, 0.107072, 0.125778, 0.180945, 0.272889, 0.393686", \
          "0.086250, 0.094494, 0.103688, 0.122394, 0.177561, 0.269505, 0.390301", \
          "0.082476, 0.090719, 0.099914, 0.118619, 0.173786, 0.265731, 0.386527", \
          "0.074796, 0.083040, 0.092234, 0.110940, 0.166107, 0.258051, 0.378847", \
          "0.052148, 0.060392, 0.069586, 0.088292, 0.143459, 0.235403, 0.356199", \
          "0.014402, 0.022645, 0.031840, 0.050546, 0.105712, 0.197657, 0.318453", \
          "0.000000, 0.000000, 0.000000, 0.000955, 0.056122, 0.148066, 0.268862" \
        );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : hold_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.042700, 0.036468, 0.029516, 0.022028, 0.017492, 0.009932, 0.000000", \
          "0.046084, 0.039852, 0.032900, 0.022028, 0.017492, 0.009932, 0.000000", \
          "0.049859, 0.043626, 0.036675, 0.022531, 0.017492, 0.009932, 0.000000", \
          "0.057538, 0.051306, 0.044354, 0.030211, 0.017492, 0.009932, 0.000000", \
          "0.080186, 0.073954, 0.067002, 0.052858, 0.017492, 0.009932, 0.000000", \
          "0.117933, 0.111700, 0.104748, 0.090605, 0.048894, 0.009932, 0.000000", \
          "0.167524, 0.161291, 0.154339, 0.140196, 0.098485, 0.028966, 0.000000" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.225606, 0.216685, 0.206734, 0.186490, 0.126788, 0.027283, 0.000000", \
          "0.228990, 0.220069, 0.210118, 0.189874, 0.130172, 0.030667, 0.000000", \
          "0.232765, 0.223844, 0.213893, 0.193649, 0.133946, 0.034442, 0.000000", \
          "0.240444, 0.231523, 0.221573, 0.201329, 0.141626, 0.042121, 0.000000", \
          "0.263092, 0.254171, 0.244220, 0.223976, 0.164274, 0.064769, 0.000000", \
          "0.300838, 0.291917, 0.281967, 0.261723, 0.202020, 0.102516, 0.000000", \
          "0.350429, 0.341508, 0.331558, 0.311314, 0.251611, 0.152107, 0.021378" \
        );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & !TEN";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.054339, 0.054274, 0.054200, 0.054051, 0.053610, 0.052876, 0.051911");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.071104, 0.071072, 0.071036, 0.070963, 0.070747, 0.070388, 0.069915");
        }
      }
    }
    bus(TA) {
      bus_type : sram_512w_32b_120mhz_wwm_ADDRESS;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      direction : input;
      capacitance : 0.004282;
      timing() {
        related_pin : CLK;
        timing_type : setup_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.377011, 0.383257, 0.390225, 0.404399, 0.446203, 0.515875, 0.607411", \
          "0.373627, 0.379873, 0.386840, 0.401015, 0.442819, 0.512491, 0.604026", \
          "0.369852, 0.376099, 0.383066, 0.397241, 0.439044, 0.508717, 0.600252", \
          "0.362173, 0.368419, 0.375386, 0.389561, 0.431365, 0.501037, 0.592572", \
          "0.339525, 0.345771, 0.352738, 0.366913, 0.408717, 0.478389, 0.569924", \
          "0.301778, 0.308025, 0.314992, 0.329167, 0.370970, 0.440643, 0.532178", \
          "0.252187, 0.258434, 0.265401, 0.279576, 0.321379, 0.391052, 0.482587" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.391183, 0.398761, 0.407213, 0.424408, 0.475121, 0.559641, 0.670684", \
          "0.387799, 0.395377, 0.403829, 0.421024, 0.471737, 0.556257, 0.667299", \
          "0.384024, 0.391602, 0.400054, 0.417250, 0.467962, 0.552482, 0.663525", \
          "0.376345, 0.383923, 0.392375, 0.409570, 0.460282, 0.544803, 0.655845", \
          "0.353697, 0.361275, 0.369727, 0.386922, 0.437635, 0.522155, 0.633198", \
          "0.315951, 0.323528, 0.331980, 0.349176, 0.399888, 0.484409, 0.595451", \
          "0.266360, 0.273937, 0.282389, 0.299585, 0.350297, 0.434818, 0.545860" \
        );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : hold_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.084362, 0.078116, 0.071149, 0.056974, 0.015170, 0.000000, 0.000000", \
          "0.089102, 0.082856, 0.075888, 0.061714, 0.019910, 0.001356, 0.001356", \
          "0.094389, 0.088142, 0.081175, 0.067000, 0.025197, 0.002868, 0.002868", \
          "0.105144, 0.098898, 0.091931, 0.077756, 0.035952, 0.005944, 0.005944", \
          "0.136864, 0.130618, 0.123650, 0.109476, 0.067672, 0.015016, 0.015016", \
          "0.189731, 0.183484, 0.176517, 0.162342, 0.120539, 0.050866, 0.030136", \
          "0.259186, 0.252939, 0.245972, 0.231797, 0.189994, 0.120321, 0.050000" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.147596, 0.140019, 0.131567, 0.114371, 0.063659, 0.000000, 0.000000", \
          "0.152336, 0.144758, 0.136306, 0.119111, 0.068398, 0.001356, 0.001356", \
          "0.157623, 0.150045, 0.141593, 0.124397, 0.073685, 0.002868, 0.002868", \
          "0.168378, 0.160801, 0.152348, 0.135153, 0.084441, 0.005944, 0.005944", \
          "0.200098, 0.192520, 0.184068, 0.166873, 0.116160, 0.031640, 0.015016", \
          "0.252964, 0.245387, 0.236935, 0.219739, 0.169027, 0.084506, 0.030136", \
          "0.322420, 0.314842, 0.306390, 0.289194, 0.238482, 0.153962, 0.050000" \
        );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & !TEN";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.285597, 0.285615, 0.285635, 0.285676, 0.285796, 0.285997, 0.286260");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.285700, 0.285715, 0.285733, 0.285769, 0.285876, 0.286054, 0.286288");
        }
      }
    }
    bus(TD) {
      bus_type : sram_512w_32b_120mhz_wwm_DATA;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      memory_write() {
        address : TA;
        clocked_on : "CLK";
      }
      direction : input;
      capacitance : 0.002897;
      timing() {
        related_pin : CLK;
        timing_type : setup_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.272150, 0.278910, 0.286450, 0.301790, 0.347030, 0.422430, 0.521490", \
          "0.268766, 0.275526, 0.283066, 0.298406, 0.343646, 0.419046, 0.518106", \
          "0.264991, 0.271751, 0.279291, 0.294631, 0.339871, 0.415271, 0.514331", \
          "0.257311, 0.264071, 0.271611, 0.286951, 0.332191, 0.407591, 0.506651", \
          "0.234664, 0.241424, 0.248964, 0.264304, 0.309544, 0.384944, 0.484004", \
          "0.196917, 0.203677, 0.211217, 0.226557, 0.271797, 0.347197, 0.446257", \
          "0.147326, 0.154086, 0.161626, 0.176966, 0.222206, 0.297606, 0.396666" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.164677, 0.172806, 0.181873, 0.200319, 0.254720, 0.345389, 0.464508", \
          "0.161293, 0.169422, 0.178489, 0.196935, 0.251336, 0.342005, 0.461124", \
          "0.157518, 0.165647, 0.174714, 0.193160, 0.247561, 0.338230, 0.457350", \
          "0.149839, 0.157968, 0.167035, 0.185481, 0.239882, 0.330551, 0.449670", \
          "0.127191, 0.135320, 0.144387, 0.162833, 0.217234, 0.307903, 0.427022", \
          "0.089445, 0.097573, 0.106640, 0.125087, 0.179488, 0.270156, 0.389276", \
          "0.039854, 0.047983, 0.057049, 0.075496, 0.129897, 0.220565, 0.339685" \
        );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : hold_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.035866, 0.028428, 0.023566, 0.022028, 0.017492, 0.009932, 0.000000", \
          "0.039250, 0.031813, 0.023566, 0.022028, 0.017492, 0.009932, 0.000000", \
          "0.043025, 0.035587, 0.027291, 0.022028, 0.017492, 0.009932, 0.000000", \
          "0.050704, 0.043267, 0.034971, 0.022028, 0.017492, 0.009932, 0.000000", \
          "0.073352, 0.065914, 0.057618, 0.040740, 0.017492, 0.009932, 0.000000", \
          "0.111099, 0.103661, 0.095365, 0.078487, 0.028711, 0.009932, 0.000000", \
          "0.160690, 0.153252, 0.144956, 0.128078, 0.078302, 0.009932, 0.000000" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.106575, 0.097768, 0.087945, 0.067961, 0.017492, 0.009932, 0.000000", \
          "0.109959, 0.101152, 0.091329, 0.071345, 0.017492, 0.009932, 0.000000", \
          "0.113734, 0.104927, 0.095104, 0.075120, 0.017492, 0.009932, 0.000000", \
          "0.121413, 0.112606, 0.102783, 0.082799, 0.023862, 0.009932, 0.000000", \
          "0.144061, 0.135254, 0.125431, 0.105447, 0.046510, 0.009932, 0.000000", \
          "0.181807, 0.173001, 0.163178, 0.143193, 0.084256, 0.009932, 0.000000", \
          "0.231398, 0.222592, 0.212769, 0.192784, 0.133847, 0.035619, 0.000000" \
        );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN &  !TEN & (! \
                   (TGWEN) \
                   )";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.123769, 0.123821, 0.123879, 0.123997, 0.124345, 0.124924, 0.125686");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.115585, 0.115610, 0.115638, 0.115696, 0.115864, 0.116144, 0.116513");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN &  !TEN & ( \
                   (TGWEN) \
                   )";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.025639, 0.025691, 0.025749, 0.025867, 0.026215, 0.026795, 0.027556");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.027897, 0.027922, 0.027950, 0.028008, 0.028176, 0.028456, 0.028825");
        }
       }
    }
    bus(TQ) {
      bus_type : sram_512w_32b_120mhz_wwm_DATA;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      direction : input;
      capacitance : 0.006847;
      timing() {
        related_pin : CLK;
        timing_type : setup_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.002539", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
        );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : hold_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.262627, 0.258947, 0.254842, 0.246491, 0.221861, 0.180812, 0.126881", \
          "0.266012, 0.262331, 0.258226, 0.249875, 0.225245, 0.184196, 0.130265", \
          "0.269786, 0.266106, 0.262001, 0.253650, 0.229020, 0.187970, 0.134040", \
          "0.277466, 0.273785, 0.269680, 0.261329, 0.236699, 0.195650, 0.141719", \
          "0.300113, 0.296433, 0.292328, 0.283977, 0.259347, 0.218298, 0.164367", \
          "0.337860, 0.334180, 0.330075, 0.321723, 0.297093, 0.256044, 0.202113", \
          "0.387451, 0.383771, 0.379666, 0.371314, 0.346684, 0.305635, 0.251704" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.162901, 0.157124, 0.150680, 0.137571, 0.098908, 0.034470, 0.000000", \
          "0.166286, 0.160508, 0.154065, 0.140955, 0.102292, 0.037854, 0.000000", \
          "0.170060, 0.164283, 0.157839, 0.144729, 0.106067, 0.041629, 0.000000", \
          "0.177740, 0.171962, 0.165519, 0.152409, 0.113746, 0.049308, 0.000000", \
          "0.200387, 0.194610, 0.188166, 0.175057, 0.136394, 0.071956, 0.000000", \
          "0.238134, 0.232357, 0.225913, 0.212803, 0.174140, 0.109702, 0.025044", \
          "0.287725, 0.281948, 0.275504, 0.262394, 0.223731, 0.159293, 0.074635" \
        );
        }
      }
    }
    pin(GWEN) {
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      direction : input;
      capacitance : 0.007423;
      timing() {
        related_pin : CLK;
        timing_type : setup_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.143420, 0.148376, 0.153905, 0.165153, 0.198324, 0.253610, 0.326243", \
          "0.140035, 0.144992, 0.150521, 0.161768, 0.194940, 0.250225, 0.322859", \
          "0.136261, 0.141217, 0.146746, 0.157994, 0.191165, 0.246451, 0.319085", \
          "0.128581, 0.133538, 0.139067, 0.150314, 0.183486, 0.238771, 0.311405", \
          "0.105934, 0.110890, 0.116419, 0.127667, 0.160838, 0.216123, 0.288757", \
          "0.068187, 0.073144, 0.078672, 0.089920, 0.123091, 0.178377, 0.251011", \
          "0.018596, 0.023553, 0.029081, 0.040329, 0.073501, 0.128786, 0.201420" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.191283, 0.196280, 0.201854, 0.213194, 0.246637, 0.302375, 0.375603", \
          "0.187899, 0.192896, 0.198470, 0.209810, 0.243252, 0.298990, 0.372219", \
          "0.184124, 0.189121, 0.194695, 0.206035, 0.239478, 0.295216, 0.368444", \
          "0.176445, 0.181442, 0.187016, 0.198356, 0.231798, 0.287536, 0.360765", \
          "0.153797, 0.158794, 0.164368, 0.175708, 0.209150, 0.264888, 0.338117", \
          "0.116050, 0.121048, 0.126621, 0.137961, 0.171404, 0.227142, 0.300370", \
          "0.066460, 0.071457, 0.077031, 0.088370, 0.121813, 0.177551, 0.250779" \
        );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : hold_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.220500, 0.214865, 0.208581, 0.195795, 0.158088, 0.095242, 0.075000", \
          "0.223884, 0.218249, 0.211965, 0.199179, 0.161472, 0.098626, 0.075000", \
          "0.227658, 0.222024, 0.215739, 0.202954, 0.165246, 0.102401, 0.075000", \
          "0.235338, 0.229703, 0.223419, 0.210633, 0.172926, 0.110080, 0.075000", \
          "0.257986, 0.252351, 0.246067, 0.233281, 0.195574, 0.132728, 0.075000", \
          "0.295732, 0.290098, 0.283813, 0.271027, 0.233320, 0.170474, 0.087908", \
          "0.345323, 0.339689, 0.333404, 0.320618, 0.282911, 0.220065, 0.137499" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.238414, 0.232739, 0.226409, 0.213531, 0.175552, 0.112254, 0.075000", \
          "0.241798, 0.236123, 0.229793, 0.216915, 0.178936, 0.115638, 0.075000", \
          "0.245573, 0.239898, 0.233568, 0.220690, 0.182711, 0.119413, 0.075000", \
          "0.253252, 0.247577, 0.241247, 0.228369, 0.190391, 0.127093, 0.075000", \
          "0.275900, 0.270225, 0.263895, 0.251017, 0.213038, 0.149740, 0.075000", \
          "0.313646, 0.307971, 0.301641, 0.288764, 0.250785, 0.187487, 0.104326", \
          "0.363237, 0.357562, 0.351232, 0.338354, 0.300376, 0.237078, 0.153917" \
        );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & TEN";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("2.368219, 2.368253, 2.368291, 2.368369, 2.368599, 2.368981, 2.369484");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("2.571101, 2.571033, 2.570957, 2.570802, 2.570345, 2.569584, 2.568585");
        }
      }
    }
    pin(TGWEN) {
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      direction : input;
      capacitance : 0.007501;
      timing() {
        related_pin : CLK;
        timing_type : setup_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.258550, 0.264105, 0.270300, 0.282906, 0.320081, 0.382039, 0.463440", \
          "0.255165, 0.260720, 0.266916, 0.279522, 0.316697, 0.378655, 0.460056", \
          "0.251391, 0.256946, 0.263142, 0.275747, 0.312922, 0.374881, 0.456281", \
          "0.243711, 0.249266, 0.255462, 0.268068, 0.305243, 0.367201, 0.448602", \
          "0.221064, 0.226618, 0.232814, 0.245420, 0.282595, 0.344553, 0.425954", \
          "0.183317, 0.188872, 0.195068, 0.207673, 0.244848, 0.306807, 0.388208", \
          "0.133726, 0.139281, 0.145477, 0.158082, 0.195257, 0.257216, 0.338617" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.089635, 0.097878, 0.107072, 0.125778, 0.180945, 0.272889, 0.393686", \
          "0.086250, 0.094494, 0.103688, 0.122394, 0.177561, 0.269505, 0.390301", \
          "0.082476, 0.090719, 0.099914, 0.118619, 0.173786, 0.265731, 0.386527", \
          "0.074796, 0.083040, 0.092234, 0.110940, 0.166107, 0.258051, 0.378847", \
          "0.052148, 0.060392, 0.069586, 0.088292, 0.143459, 0.235403, 0.356199", \
          "0.014402, 0.022645, 0.031840, 0.050546, 0.105712, 0.197657, 0.318453", \
          "0.000000, 0.000000, 0.000000, 0.000955, 0.056122, 0.148066, 0.268862" \
        );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : hold_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.042700, 0.036468, 0.029516, 0.022028, 0.017492, 0.009932, 0.000000", \
          "0.046084, 0.039852, 0.032900, 0.022028, 0.017492, 0.009932, 0.000000", \
          "0.049859, 0.043626, 0.036675, 0.022531, 0.017492, 0.009932, 0.000000", \
          "0.057538, 0.051306, 0.044354, 0.030211, 0.017492, 0.009932, 0.000000", \
          "0.080186, 0.073954, 0.067002, 0.052858, 0.017492, 0.009932, 0.000000", \
          "0.117933, 0.111700, 0.104748, 0.090605, 0.048894, 0.009932, 0.000000", \
          "0.167524, 0.161291, 0.154339, 0.140196, 0.098485, 0.028966, 0.000000" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.225606, 0.216685, 0.206734, 0.186490, 0.126788, 0.027283, 0.000000", \
          "0.228990, 0.220069, 0.210118, 0.189874, 0.130172, 0.030667, 0.000000", \
          "0.232765, 0.223844, 0.213893, 0.193649, 0.133946, 0.034442, 0.000000", \
          "0.240444, 0.231523, 0.221573, 0.201329, 0.141626, 0.042121, 0.000000", \
          "0.263092, 0.254171, 0.244220, 0.223976, 0.164274, 0.064769, 0.000000", \
          "0.300838, 0.291917, 0.281967, 0.261723, 0.202020, 0.102516, 0.000000", \
          "0.350429, 0.341508, 0.331558, 0.311314, 0.251611, 0.152107, 0.021378" \
        );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & !TEN";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.130025, 0.129967, 0.129903, 0.129771, 0.129384, 0.128739, 0.127891");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.095192, 0.095240, 0.095293, 0.095402, 0.095722, 0.096256, 0.096957");
        }
      }
    }
    pin(RETN) {
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      power_gating_pin (power_pin_1, "1");
      direction : input;
      capacitance : 0.004525;
      timing() {
        related_pin : CLK;
        timing_type : setup_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.131911, 0.143987, 0.157456, 0.184858, 0.265673, 0.400363, 0.577319", \
          "0.131238, 0.143314, 0.156783, 0.184185, 0.265000, 0.399690, 0.576646", \
          "0.130487, 0.142563, 0.156032, 0.183435, 0.264249, 0.398939, 0.575895", \
          "0.128960, 0.141036, 0.154505, 0.181907, 0.262722, 0.397412, 0.574368", \
          "0.124456, 0.136532, 0.150001, 0.177404, 0.258218, 0.392908, 0.569864", \
          "0.116950, 0.129025, 0.142494, 0.169897, 0.250711, 0.385402, 0.562357", \
          "0.107088, 0.119163, 0.132632, 0.160035, 0.240849, 0.375540, 0.552495" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.156693, 0.167826, 0.180244, 0.205507, 0.280014, 0.404192, 0.567336", \
          "0.156020, 0.167153, 0.179571, 0.204834, 0.279341, 0.403519, 0.566663", \
          "0.155269, 0.166402, 0.178820, 0.204084, 0.278591, 0.402769, 0.565913", \
          "0.153742, 0.164875, 0.177293, 0.202557, 0.277063, 0.401241, 0.564386", \
          "0.149238, 0.160371, 0.172789, 0.198053, 0.272559, 0.396737, 0.559882", \
          "0.141731, 0.152864, 0.165282, 0.190546, 0.265053, 0.389231, 0.552375", \
          "0.131869, 0.143002, 0.155420, 0.180684, 0.255191, 0.379369, 0.542513" \
        );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : hold_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.137585, 0.139294, 0.141201, 0.145080, 0.156521, 0.175588, 0.245886", \
          "0.140969, 0.142678, 0.144585, 0.148464, 0.159905, 0.178972, 0.245886", \
          "0.144743, 0.146453, 0.148360, 0.152239, 0.163679, 0.182747, 0.245886", \
          "0.152423, 0.154132, 0.156039, 0.159918, 0.171359, 0.190426, 0.245886", \
          "0.175071, 0.176780, 0.178687, 0.182566, 0.194007, 0.213074, 0.245886", \
          "0.212817, 0.214527, 0.216433, 0.220313, 0.231753, 0.250821, 0.275871", \
          "0.262408, 0.264118, 0.266024, 0.269904, 0.281344, 0.300412, 0.325462" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.162366, 0.163133, 0.163989, 0.165729, 0.170862, 0.179417, 0.207560", \
          "0.165750, 0.166517, 0.167373, 0.169113, 0.174246, 0.182801, 0.207560", \
          "0.169525, 0.170292, 0.171147, 0.172888, 0.178021, 0.186576, 0.207560", \
          "0.177204, 0.177971, 0.178827, 0.180567, 0.185700, 0.194255, 0.207560", \
          "0.199852, 0.200619, 0.201475, 0.203215, 0.208348, 0.216903, 0.228143", \
          "0.237599, 0.238366, 0.239221, 0.240962, 0.246095, 0.254650, 0.265889", \
          "0.287190, 0.287957, 0.288812, 0.290553, 0.295686, 0.304241, 0.315480" \
        );
        }
      }
      /* CEN(R) to RETN(F) HD */
      timing() {
        related_pin : CEN;
        timing_type : non_seq_hold_rising;
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "1.985094, 1.991854, 1.999394, 2.014734, 2.059974, 2.135374, 2.234434", \
          "1.981710, 1.988470, 1.996010, 2.011350, 2.056590, 2.131990, 2.231050", \
          "1.977935, 1.984695, 1.992235, 2.007575, 2.052815, 2.128215, 2.227275", \
          "1.970256, 1.977016, 1.984556, 1.999896, 2.045136, 2.120536, 2.219596", \
          "1.954266, 1.954368, 1.961908, 1.977248, 2.022488, 2.097888, 2.196948", \
          "1.954266, 1.954266, 1.954266, 1.954266, 1.984742, 2.060142, 2.159202", \
          "1.954266, 1.954266, 1.954266, 1.954266, 1.954266, 2.010551, 2.109611" \
        );
        }
      }
    }
    pin(PEN) {
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      direction : input;
      capacitance : 0.006715;
      timing() {
        related_pin : CLK;
        timing_type : setup_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.128689, 0.128689, 0.128689, 0.128689, 0.128689, 0.128689, 0.128689", \
          "0.128689, 0.128689, 0.128689, 0.128689, 0.128689, 0.128689, 0.128689", \
          "0.128689, 0.128689, 0.128689, 0.128689, 0.128689, 0.128689, 0.128689", \
          "0.128689, 0.128689, 0.128689, 0.128689, 0.128689, 0.128689, 0.128689", \
          "0.128689, 0.128689, 0.128689, 0.128689, 0.128689, 0.128689, 0.128689", \
          "0.128689, 0.128689, 0.128689, 0.128689, 0.128689, 0.128689, 0.128689", \
          "0.128689, 0.128689, 0.128689, 0.128689, 0.128689, 0.128689, 0.128689" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.153861, 0.153861, 0.153861, 0.153861, 0.153861, 0.153861, 0.153861", \
          "0.153861, 0.153861, 0.153861, 0.153861, 0.153861, 0.153861, 0.153861", \
          "0.153861, 0.153861, 0.153861, 0.153861, 0.153861, 0.153861, 0.153861", \
          "0.153861, 0.153861, 0.153861, 0.153861, 0.153861, 0.153861, 0.153861", \
          "0.153861, 0.153861, 0.153861, 0.153861, 0.153861, 0.153861, 0.153861", \
          "0.153861, 0.153861, 0.153861, 0.153861, 0.153861, 0.153861, 0.153861", \
          "0.153861, 0.153861, 0.153861, 0.153861, 0.153861, 0.153861, 0.153861" \
        );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : hold_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
        );
        }
      }
      internal_power() {
      related_pg_pin : "VDDPE";
      when : "RETN & TEN";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.007378, 0.007358, 0.007335, 0.007289, 0.007154, 0.006928, 0.006632");
        }
      }
    }
    pin(TPEN) {
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      direction : input;
      capacitance : 0.001774;
      timing() {
        related_pin : CLK;
        timing_type : setup_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.128689, 0.128689, 0.128689, 0.128689, 0.128689, 0.128689, 0.128689", \
          "0.128689, 0.128689, 0.128689, 0.128689, 0.128689, 0.128689, 0.128689", \
          "0.128689, 0.128689, 0.128689, 0.128689, 0.128689, 0.128689, 0.128689", \
          "0.128689, 0.128689, 0.128689, 0.128689, 0.128689, 0.128689, 0.128689", \
          "0.128689, 0.128689, 0.128689, 0.128689, 0.128689, 0.128689, 0.128689", \
          "0.128689, 0.128689, 0.128689, 0.128689, 0.128689, 0.128689, 0.128689", \
          "0.128689, 0.128689, 0.128689, 0.128689, 0.128689, 0.128689, 0.128689" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.153861, 0.153861, 0.153861, 0.153861, 0.153861, 0.153861, 0.153861", \
          "0.153861, 0.153861, 0.153861, 0.153861, 0.153861, 0.153861, 0.153861", \
          "0.153861, 0.153861, 0.153861, 0.153861, 0.153861, 0.153861, 0.153861", \
          "0.153861, 0.153861, 0.153861, 0.153861, 0.153861, 0.153861, 0.153861", \
          "0.153861, 0.153861, 0.153861, 0.153861, 0.153861, 0.153861, 0.153861", \
          "0.153861, 0.153861, 0.153861, 0.153861, 0.153861, 0.153861, 0.153861", \
          "0.153861, 0.153861, 0.153861, 0.153861, 0.153861, 0.153861, 0.153861" \
        );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : hold_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
        );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & !TEN";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.003460, 0.003457, 0.003453, 0.003446, 0.003424, 0.003389, 0.003341");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.003688, 0.003687, 0.003685, 0.003681, 0.003670, 0.003651, 0.003627");
        }
      }
    }
    pg_pin(VSSE) {
      voltage_name : VSSE;
      pg_type : primary_ground;
    }
    pg_pin(VDDPE) {
      voltage_name : VDDPE;
      pg_type : primary_power;
    }
    pg_pin(VDDCE) {
      voltage_name : VDDCE;
      pg_type : primary_power;
    }
    /* Retention-Mode Leakage Power */
    leakage_power() {
      related_pg_pin : "VDDPE";
      when :"!RETN";
      value : 0.000e+00;
    }
    leakage_power() {
      related_pg_pin : "VDDCE";
      when :"!RETN";
      value : 8.965e-03;
    }
    /* Default Leakage Power */
    leakage_power() {
      related_pg_pin : "VDDPE";
      value : 0.013149;
    }
    leakage_power() {
      related_pg_pin : "VDDCE";
      value : 9.020e-03;
    }
  }
}
