
data_aqusition_card.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009cf4  080001c0  080001c0  000101c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000dc  08009eb4  08009eb4  00019eb4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009f90  08009f90  00020010  2**0
                  CONTENTS
  4 .ARM          00000000  08009f90  08009f90  00020010  2**0
                  CONTENTS
  5 .preinit_array 00000000  08009f90  08009f90  00020010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009f90  08009f90  00019f90  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009f94  08009f94  00019f94  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000010  20000000  08009f98  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001b5c  20000010  08009fa8  00020010  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001b6c  08009fa8  00021b6c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
 12 .debug_info   000407af  00000000  00000000  00020040  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004d92  00000000  00000000  000607ef  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002af8  00000000  00000000  00065588  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00002920  00000000  00000000  00068080  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00032a95  00000000  00000000  0006a9a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00028a68  00000000  00000000  0009d435  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00143b39  00000000  00000000  000c5e9d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  002099d6  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000ba4c  00000000  00000000  00209a2c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	; (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	; (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	20000010 	.word	0x20000010
 80001dc:	00000000 	.word	0x00000000
 80001e0:	08009e9c 	.word	0x08009e9c

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	; (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	; (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	; (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	20000014 	.word	0x20000014
 80001fc:	08009e9c 	.word	0x08009e9c

08000200 <_ZN16ISM330DHCXSensor7IO_ReadEPhht>:
	 * @param  pBuffer: pointer to data to be read.
	 * @param  RegisterAddr: specifies internal address register to be read.
	 * @param  NumByteToRead: number of bytes to be read.
	 * @retval 0 if ok, an error code otherwise.
	 */
	uint8_t IO_Read(uint8_t *pBuffer, uint8_t RegisterAddr,
 8000200:	b580      	push	{r7, lr}
 8000202:	b086      	sub	sp, #24
 8000204:	af00      	add	r7, sp, #0
 8000206:	60f8      	str	r0, [r7, #12]
 8000208:	60b9      	str	r1, [r7, #8]
 800020a:	4611      	mov	r1, r2
 800020c:	461a      	mov	r2, r3
 800020e:	460b      	mov	r3, r1
 8000210:	71fb      	strb	r3, [r7, #7]
 8000212:	4613      	mov	r3, r2
 8000214:	80bb      	strh	r3, [r7, #4]
			uint16_t nBytesToRead) {
		if (&hspi1 != NULL) {
//
//			dev_spi->beginTransaction(
//					SPISettings(spi_speed, MSBFIRST, SPI_MODE3));
			HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_RESET);
 8000216:	2200      	movs	r2, #0
 8000218:	2110      	movs	r1, #16
 800021a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800021e:	f003 fe23 	bl	8003e68 <HAL_GPIO_WritePin>

//digitalWrite(cs_pin, LOW);
			uint8_t msg = RegisterAddr | 0x80;
 8000222:	79fb      	ldrb	r3, [r7, #7]
 8000224:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000228:	b2db      	uxtb	r3, r3
 800022a:	75fb      	strb	r3, [r7, #23]
			/* Write Reg Address */
			HAL_SPI_Transmit(&hspi1, &msg, 1, 100);
 800022c:	f107 0117 	add.w	r1, r7, #23
 8000230:	2364      	movs	r3, #100	; 0x64
 8000232:	2201      	movs	r2, #1
 8000234:	4809      	ldr	r0, [pc, #36]	; (800025c <_ZN16ISM330DHCXSensor7IO_ReadEPhht+0x5c>)
 8000236:	f005 ff2e 	bl	8006096 <HAL_SPI_Transmit>
//			dev_spi->transfer(RegisterAddr | 0x80);
			/* Read the data */
//			for (uint16_t i = 0; i < NumByteToRead; i++) {
//				*(pBuffer + i) = dev_spi->transfer(0x00);
//			}
			HAL_SPI_Receive(&hspi1, pBuffer, nBytesToRead, 100);
 800023a:	88ba      	ldrh	r2, [r7, #4]
 800023c:	2364      	movs	r3, #100	; 0x64
 800023e:	68b9      	ldr	r1, [r7, #8]
 8000240:	4806      	ldr	r0, [pc, #24]	; (800025c <_ZN16ISM330DHCXSensor7IO_ReadEPhht+0x5c>)
 8000242:	f006 f896 	bl	8006372 <HAL_SPI_Receive>

			HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_SET);
 8000246:	2201      	movs	r2, #1
 8000248:	2110      	movs	r1, #16
 800024a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800024e:	f003 fe0b 	bl	8003e68 <HAL_GPIO_WritePin>

			return 0;
 8000252:	2300      	movs	r3, #0
		}

		return 1;
	}
 8000254:	4618      	mov	r0, r3
 8000256:	3718      	adds	r7, #24
 8000258:	46bd      	mov	sp, r7
 800025a:	bd80      	pop	{r7, pc}
 800025c:	2000002c 	.word	0x2000002c

08000260 <_ZN16ISM330DHCXSensor8IO_WriteEPhht>:
	 * @param  pBuffer: pointer to data to be written.
	 * @param  RegisterAddr: specifies internal address register to be written.
	 * @param  NumByteToWrite: number of bytes to write.
	 * @retval 0 if ok, an error code otherwise.
	 */
	uint8_t IO_Write(uint8_t *pBuffer, uint8_t RegisterAddr,
 8000260:	b580      	push	{r7, lr}
 8000262:	b084      	sub	sp, #16
 8000264:	af00      	add	r7, sp, #0
 8000266:	60f8      	str	r0, [r7, #12]
 8000268:	60b9      	str	r1, [r7, #8]
 800026a:	4611      	mov	r1, r2
 800026c:	461a      	mov	r2, r3
 800026e:	460b      	mov	r3, r1
 8000270:	71fb      	strb	r3, [r7, #7]
 8000272:	4613      	mov	r3, r2
 8000274:	80bb      	strh	r3, [r7, #4]
			uint16_t nBytesToWrite) {
		if (&hspi1!=NULL) {
			HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_RESET);
 8000276:	2200      	movs	r2, #0
 8000278:	2110      	movs	r1, #16
 800027a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800027e:	f003 fdf3 	bl	8003e68 <HAL_GPIO_WritePin>

			//digitalWrite(cs_pin, LOW);

			/* Write Reg Address */
			HAL_SPI_Transmit(&hspi1, &RegisterAddr, nBytesToWrite, 100);
 8000282:	88ba      	ldrh	r2, [r7, #4]
 8000284:	1df9      	adds	r1, r7, #7
 8000286:	2364      	movs	r3, #100	; 0x64
 8000288:	4806      	ldr	r0, [pc, #24]	; (80002a4 <_ZN16ISM330DHCXSensor8IO_WriteEPhht+0x44>)
 800028a:	f005 ff04 	bl	8006096 <HAL_SPI_Transmit>

//			HAL_SPI_Receive(&hspi1, pBuffer, nBytesToWrite, 100);

			HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_SET);
 800028e:	2201      	movs	r2, #1
 8000290:	2110      	movs	r1, #16
 8000292:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000296:	f003 fde7 	bl	8003e68 <HAL_GPIO_WritePin>

			return 0;
 800029a:	2300      	movs	r3, #0
		}

		return 1;
	}
 800029c:	4618      	mov	r0, r3
 800029e:	3710      	adds	r7, #16
 80002a0:	46bd      	mov	sp, r7
 80002a2:	bd80      	pop	{r7, pc}
 80002a4:	2000002c 	.word	0x2000002c

080002a8 <_ZN16ISM330DHCXSensorC1Ev>:
/** Constructor SPI
 *  @param spi object
 *  @param cs_pin the chip select pin
 *  @param spi_speed the SPI speed
 */
ISM330DHCXSensor::ISM330DHCXSensor() {
 80002a8:	b580      	push	{r7, lr}
 80002aa:	b082      	sub	sp, #8
 80002ac:	af00      	add	r7, sp, #0
 80002ae:	6078      	str	r0, [r7, #4]
	HAL_SPI_Init(&hspi1);
 80002b0:	480c      	ldr	r0, [pc, #48]	; (80002e4 <_ZN16ISM330DHCXSensorC1Ev+0x3c>)
 80002b2:	f005 fe4d 	bl	8005f50 <HAL_SPI_Init>
	reg_ctx.write_reg = ISM330DHCX_io_write;
 80002b6:	687b      	ldr	r3, [r7, #4]
 80002b8:	4a0b      	ldr	r2, [pc, #44]	; (80002e8 <_ZN16ISM330DHCXSensorC1Ev+0x40>)
 80002ba:	611a      	str	r2, [r3, #16]
	reg_ctx.read_reg = ISM330DHCX_io_read;
 80002bc:	687b      	ldr	r3, [r7, #4]
 80002be:	4a0b      	ldr	r2, [pc, #44]	; (80002ec <_ZN16ISM330DHCXSensorC1Ev+0x44>)
 80002c0:	615a      	str	r2, [r3, #20]
	reg_ctx.handle = (void*) this;
 80002c2:	687b      	ldr	r3, [r7, #4]
 80002c4:	687a      	ldr	r2, [r7, #4]
 80002c6:	619a      	str	r2, [r3, #24]
	address = 0U;
 80002c8:	687b      	ldr	r3, [r7, #4]
 80002ca:	2200      	movs	r2, #0
 80002cc:	701a      	strb	r2, [r3, #0]
	acc_is_enabled = 0U;
 80002ce:	687b      	ldr	r3, [r7, #4]
 80002d0:	2200      	movs	r2, #0
 80002d2:	731a      	strb	r2, [r3, #12]
	gyro_is_enabled = 0U;
 80002d4:	687b      	ldr	r3, [r7, #4]
 80002d6:	2200      	movs	r2, #0
 80002d8:	735a      	strb	r2, [r3, #13]
}
 80002da:	687b      	ldr	r3, [r7, #4]
 80002dc:	4618      	mov	r0, r3
 80002de:	3708      	adds	r7, #8
 80002e0:	46bd      	mov	sp, r7
 80002e2:	bd80      	pop	{r7, pc}
 80002e4:	2000002c 	.word	0x2000002c
 80002e8:	08000c61 	.word	0x08000c61
 80002ec:	08000c8b 	.word	0x08000c8b

080002f0 <_ZN16ISM330DHCXSensor4InitEv>:

/**
 *  @brief Initialize the sensor
 *  @retval 0 in case of success, an error code otherwise
 */
ISM330DHCXStatusTypeDef ISM330DHCXSensor::Init() {
 80002f0:	b580      	push	{r7, lr}
 80002f2:	b082      	sub	sp, #8
 80002f4:	af00      	add	r7, sp, #0
 80002f6:	6078      	str	r0, [r7, #4]

	/* SW reset */
	if (ism330dhcx_reset_set(&(reg_ctx), PROPERTY_ENABLE) != ISM330DHCX_OK) {
 80002f8:	687b      	ldr	r3, [r7, #4]
 80002fa:	3310      	adds	r3, #16
 80002fc:	2101      	movs	r1, #1
 80002fe:	4618      	mov	r0, r3
 8000300:	f001 f8c9 	bl	8001496 <ism330dhcx_reset_set>
 8000304:	4603      	mov	r3, r0
 8000306:	2b00      	cmp	r3, #0
 8000308:	bf14      	ite	ne
 800030a:	2301      	movne	r3, #1
 800030c:	2300      	moveq	r3, #0
 800030e:	b2db      	uxtb	r3, r3
 8000310:	2b00      	cmp	r3, #0
 8000312:	d002      	beq.n	800031a <_ZN16ISM330DHCXSensor4InitEv+0x2a>
		return ISM330DHCX_ERROR;
 8000314:	f04f 33ff 	mov.w	r3, #4294967295
 8000318:	e07d      	b.n	8000416 <_ZN16ISM330DHCXSensor4InitEv+0x126>
	}

	/* Enable register address automatically incremented during a multiple byte
	 access with a serial interface */
	if (ism330dhcx_auto_increment_set(&(reg_ctx), PROPERTY_ENABLE)
 800031a:	687b      	ldr	r3, [r7, #4]
 800031c:	3310      	adds	r3, #16
 800031e:	2101      	movs	r1, #1
 8000320:	4618      	mov	r0, r3
 8000322:	f001 f8de 	bl	80014e2 <ism330dhcx_auto_increment_set>
 8000326:	4603      	mov	r3, r0
			!= ISM330DHCX_OK) {
 8000328:	2b00      	cmp	r3, #0
 800032a:	bf14      	ite	ne
 800032c:	2301      	movne	r3, #1
 800032e:	2300      	moveq	r3, #0
 8000330:	b2db      	uxtb	r3, r3
	if (ism330dhcx_auto_increment_set(&(reg_ctx), PROPERTY_ENABLE)
 8000332:	2b00      	cmp	r3, #0
 8000334:	d002      	beq.n	800033c <_ZN16ISM330DHCXSensor4InitEv+0x4c>
		return ISM330DHCX_ERROR;
 8000336:	f04f 33ff 	mov.w	r3, #4294967295
 800033a:	e06c      	b.n	8000416 <_ZN16ISM330DHCXSensor4InitEv+0x126>
	}

	/* Enable BDU */
	if (ism330dhcx_block_data_update_set(&(reg_ctx), PROPERTY_ENABLE)
 800033c:	687b      	ldr	r3, [r7, #4]
 800033e:	3310      	adds	r3, #16
 8000340:	2101      	movs	r1, #1
 8000342:	4618      	mov	r0, r3
 8000344:	f001 f84a 	bl	80013dc <ism330dhcx_block_data_update_set>
 8000348:	4603      	mov	r3, r0
			!= ISM330DHCX_OK) {
 800034a:	2b00      	cmp	r3, #0
 800034c:	bf14      	ite	ne
 800034e:	2301      	movne	r3, #1
 8000350:	2300      	moveq	r3, #0
 8000352:	b2db      	uxtb	r3, r3
	if (ism330dhcx_block_data_update_set(&(reg_ctx), PROPERTY_ENABLE)
 8000354:	2b00      	cmp	r3, #0
 8000356:	d002      	beq.n	800035e <_ZN16ISM330DHCXSensor4InitEv+0x6e>
		return ISM330DHCX_ERROR;
 8000358:	f04f 33ff 	mov.w	r3, #4294967295
 800035c:	e05b      	b.n	8000416 <_ZN16ISM330DHCXSensor4InitEv+0x126>
	}

	/* FIFO mode selection */
	if (ism330dhcx_fifo_mode_set(&(reg_ctx), ISM330DHCX_BYPASS_MODE)
 800035e:	687b      	ldr	r3, [r7, #4]
 8000360:	3310      	adds	r3, #16
 8000362:	2100      	movs	r1, #0
 8000364:	4618      	mov	r0, r3
 8000366:	f001 f92e 	bl	80015c6 <ism330dhcx_fifo_mode_set>
 800036a:	4603      	mov	r3, r0
			!= ISM330DHCX_OK) {
 800036c:	2b00      	cmp	r3, #0
 800036e:	bf14      	ite	ne
 8000370:	2301      	movne	r3, #1
 8000372:	2300      	moveq	r3, #0
 8000374:	b2db      	uxtb	r3, r3
	if (ism330dhcx_fifo_mode_set(&(reg_ctx), ISM330DHCX_BYPASS_MODE)
 8000376:	2b00      	cmp	r3, #0
 8000378:	d002      	beq.n	8000380 <_ZN16ISM330DHCXSensor4InitEv+0x90>
		return ISM330DHCX_ERROR;
 800037a:	f04f 33ff 	mov.w	r3, #4294967295
 800037e:	e04a      	b.n	8000416 <_ZN16ISM330DHCXSensor4InitEv+0x126>
	}

	/* ACCELEROMETER Output data rate selection - power down */
	if (ism330dhcx_xl_data_rate_set(&(reg_ctx), ISM330DHCX_XL_ODR_OFF)
 8000380:	687b      	ldr	r3, [r7, #4]
 8000382:	3310      	adds	r3, #16
 8000384:	2100      	movs	r1, #0
 8000386:	4618      	mov	r0, r3
 8000388:	f000 fd22 	bl	8000dd0 <ism330dhcx_xl_data_rate_set>
 800038c:	4603      	mov	r3, r0
			!= ISM330DHCX_OK) {
 800038e:	2b00      	cmp	r3, #0
 8000390:	bf14      	ite	ne
 8000392:	2301      	movne	r3, #1
 8000394:	2300      	moveq	r3, #0
 8000396:	b2db      	uxtb	r3, r3
	if (ism330dhcx_xl_data_rate_set(&(reg_ctx), ISM330DHCX_XL_ODR_OFF)
 8000398:	2b00      	cmp	r3, #0
 800039a:	d002      	beq.n	80003a2 <_ZN16ISM330DHCXSensor4InitEv+0xb2>
		return ISM330DHCX_ERROR;
 800039c:	f04f 33ff 	mov.w	r3, #4294967295
 80003a0:	e039      	b.n	8000416 <_ZN16ISM330DHCXSensor4InitEv+0x126>
	}

	/* ACCELEROMETER Full scale selection */
	if (ism330dhcx_xl_full_scale_set(&(reg_ctx), ISM330DHCX_2g)
 80003a2:	687b      	ldr	r3, [r7, #4]
 80003a4:	3310      	adds	r3, #16
 80003a6:	2100      	movs	r1, #0
 80003a8:	4618      	mov	r0, r3
 80003aa:	f000 fcb3 	bl	8000d14 <ism330dhcx_xl_full_scale_set>
 80003ae:	4603      	mov	r3, r0
			!= ISM330DHCX_OK) {
 80003b0:	2b00      	cmp	r3, #0
 80003b2:	bf14      	ite	ne
 80003b4:	2301      	movne	r3, #1
 80003b6:	2300      	moveq	r3, #0
 80003b8:	b2db      	uxtb	r3, r3
	if (ism330dhcx_xl_full_scale_set(&(reg_ctx), ISM330DHCX_2g)
 80003ba:	2b00      	cmp	r3, #0
 80003bc:	d002      	beq.n	80003c4 <_ZN16ISM330DHCXSensor4InitEv+0xd4>
		return ISM330DHCX_ERROR;
 80003be:	f04f 33ff 	mov.w	r3, #4294967295
 80003c2:	e028      	b.n	8000416 <_ZN16ISM330DHCXSensor4InitEv+0x126>
	}

	/* GYROSCOPE Output data rate selection - power down */
	if (ism330dhcx_gy_data_rate_set(&(reg_ctx), ISM330DHCX_GY_ODR_OFF)
 80003c4:	687b      	ldr	r3, [r7, #4]
 80003c6:	3310      	adds	r3, #16
 80003c8:	2100      	movs	r1, #0
 80003ca:	4618      	mov	r0, r3
 80003cc:	f000 fe96 	bl	80010fc <ism330dhcx_gy_data_rate_set>
 80003d0:	4603      	mov	r3, r0
			!= ISM330DHCX_OK) {
 80003d2:	2b00      	cmp	r3, #0
 80003d4:	bf14      	ite	ne
 80003d6:	2301      	movne	r3, #1
 80003d8:	2300      	moveq	r3, #0
 80003da:	b2db      	uxtb	r3, r3
	if (ism330dhcx_gy_data_rate_set(&(reg_ctx), ISM330DHCX_GY_ODR_OFF)
 80003dc:	2b00      	cmp	r3, #0
 80003de:	d002      	beq.n	80003e6 <_ZN16ISM330DHCXSensor4InitEv+0xf6>
		return ISM330DHCX_ERROR;
 80003e0:	f04f 33ff 	mov.w	r3, #4294967295
 80003e4:	e017      	b.n	8000416 <_ZN16ISM330DHCXSensor4InitEv+0x126>
	}

	/* GYROSCOPE Full scale selection */
	if (ism330dhcx_gy_full_scale_set(&(reg_ctx), ISM330DHCX_2000dps)
 80003e6:	687b      	ldr	r3, [r7, #4]
 80003e8:	3310      	adds	r3, #16
 80003ea:	210c      	movs	r1, #12
 80003ec:	4618      	mov	r0, r3
 80003ee:	f000 fe5f 	bl	80010b0 <ism330dhcx_gy_full_scale_set>
 80003f2:	4603      	mov	r3, r0
			!= ISM330DHCX_OK) {
 80003f4:	2b00      	cmp	r3, #0
 80003f6:	bf14      	ite	ne
 80003f8:	2301      	movne	r3, #1
 80003fa:	2300      	moveq	r3, #0
 80003fc:	b2db      	uxtb	r3, r3
	if (ism330dhcx_gy_full_scale_set(&(reg_ctx), ISM330DHCX_2000dps)
 80003fe:	2b00      	cmp	r3, #0
 8000400:	d002      	beq.n	8000408 <_ZN16ISM330DHCXSensor4InitEv+0x118>
		return ISM330DHCX_ERROR;
 8000402:	f04f 33ff 	mov.w	r3, #4294967295
 8000406:	e006      	b.n	8000416 <_ZN16ISM330DHCXSensor4InitEv+0x126>
	}

	acc_is_enabled = 0U;
 8000408:	687b      	ldr	r3, [r7, #4]
 800040a:	2200      	movs	r2, #0
 800040c:	731a      	strb	r2, [r3, #12]
	gyro_is_enabled = 0U;
 800040e:	687b      	ldr	r3, [r7, #4]
 8000410:	2200      	movs	r2, #0
 8000412:	735a      	strb	r2, [r3, #13]

	return ISM330DHCX_OK;
 8000414:	2300      	movs	r3, #0
}
 8000416:	4618      	mov	r0, r3
 8000418:	3708      	adds	r7, #8
 800041a:	46bd      	mov	sp, r7
 800041c:	bd80      	pop	{r7, pc}

0800041e <_ZN16ISM330DHCXSensor5beginEv>:

/**
 * @brief  Configure the sensor in order to be used
 * @retval 0 in case of success, an error code otherwise
 */
ISM330DHCXStatusTypeDef ISM330DHCXSensor::begin() {
 800041e:	b580      	push	{r7, lr}
 8000420:	b082      	sub	sp, #8
 8000422:	af00      	add	r7, sp, #0
 8000424:	6078      	str	r0, [r7, #4]
	if (&hspi1 != NULL) {
		// Configure CS pin
		HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_SET);
 8000426:	2201      	movs	r2, #1
 8000428:	2110      	movs	r1, #16
 800042a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800042e:	f003 fd1b 	bl	8003e68 <HAL_GPIO_WritePin>

	}

	if (Init() != ISM330DHCX_OK) {
 8000432:	6878      	ldr	r0, [r7, #4]
 8000434:	f7ff ff5c 	bl	80002f0 <_ZN16ISM330DHCXSensor4InitEv>
 8000438:	4603      	mov	r3, r0
 800043a:	2b00      	cmp	r3, #0
 800043c:	bf14      	ite	ne
 800043e:	2301      	movne	r3, #1
 8000440:	2300      	moveq	r3, #0
 8000442:	b2db      	uxtb	r3, r3
 8000444:	2b00      	cmp	r3, #0
 8000446:	d002      	beq.n	800044e <_ZN16ISM330DHCXSensor5beginEv+0x30>
		return ISM330DHCX_ERROR;
 8000448:	f04f 33ff 	mov.w	r3, #4294967295
 800044c:	e000      	b.n	8000450 <_ZN16ISM330DHCXSensor5beginEv+0x32>
	}

	return ISM330DHCX_OK;
 800044e:	2300      	movs	r3, #0
}
 8000450:	4618      	mov	r0, r3
 8000452:	3708      	adds	r7, #8
 8000454:	46bd      	mov	sp, r7
 8000456:	bd80      	pop	{r7, pc}

08000458 <_ZN16ISM330DHCXSensor10ACC_EnableEv>:

/**
 * @brief Enabled the ISM330DHCX accelerometer sensor
 * @retval 0 in case of success, an error code otherwise
 */
ISM330DHCXStatusTypeDef ISM330DHCXSensor::ACC_Enable() {
 8000458:	b580      	push	{r7, lr}
 800045a:	b082      	sub	sp, #8
 800045c:	af00      	add	r7, sp, #0
 800045e:	6078      	str	r0, [r7, #4]
	if (acc_is_enabled == 1U) {
 8000460:	687b      	ldr	r3, [r7, #4]
 8000462:	7b1b      	ldrb	r3, [r3, #12]
 8000464:	2b01      	cmp	r3, #1
 8000466:	d101      	bne.n	800046c <_ZN16ISM330DHCXSensor10ACC_EnableEv+0x14>
		return ISM330DHCX_OK;
 8000468:	2300      	movs	r3, #0
 800046a:	e014      	b.n	8000496 <_ZN16ISM330DHCXSensor10ACC_EnableEv+0x3e>
	}

	/*ODR selection*/
	if (ism330dhcx_xl_data_rate_set(&(reg_ctx), ISM330DHCX_XL_ODR_104Hz)
 800046c:	687b      	ldr	r3, [r7, #4]
 800046e:	3310      	adds	r3, #16
 8000470:	2104      	movs	r1, #4
 8000472:	4618      	mov	r0, r3
 8000474:	f000 fcac 	bl	8000dd0 <ism330dhcx_xl_data_rate_set>
 8000478:	4603      	mov	r3, r0
			!= ISM330DHCX_OK) {
 800047a:	2b00      	cmp	r3, #0
 800047c:	bf14      	ite	ne
 800047e:	2301      	movne	r3, #1
 8000480:	2300      	moveq	r3, #0
 8000482:	b2db      	uxtb	r3, r3
	if (ism330dhcx_xl_data_rate_set(&(reg_ctx), ISM330DHCX_XL_ODR_104Hz)
 8000484:	2b00      	cmp	r3, #0
 8000486:	d002      	beq.n	800048e <_ZN16ISM330DHCXSensor10ACC_EnableEv+0x36>
		return ISM330DHCX_ERROR;
 8000488:	f04f 33ff 	mov.w	r3, #4294967295
 800048c:	e003      	b.n	8000496 <_ZN16ISM330DHCXSensor10ACC_EnableEv+0x3e>
	}

	acc_is_enabled = 1U;
 800048e:	687b      	ldr	r3, [r7, #4]
 8000490:	2201      	movs	r2, #1
 8000492:	731a      	strb	r2, [r3, #12]
	return ISM330DHCX_OK;
 8000494:	2300      	movs	r3, #0
}
 8000496:	4618      	mov	r0, r3
 8000498:	3708      	adds	r7, #8
 800049a:	46bd      	mov	sp, r7
 800049c:	bd80      	pop	{r7, pc}
	...

080004a0 <_ZN16ISM330DHCXSensor18ACC_GetSensitivityEPf>:
 * @brief Get the ISM330DHCX accelerometer sensitivity
 * @param Sensitivity pointer
 * @retval 0 in case of success, an error code otherwise
 */
ISM330DHCXStatusTypeDef ISM330DHCXSensor::ACC_GetSensitivity(
		float *Sensitivity) {
 80004a0:	b580      	push	{r7, lr}
 80004a2:	b084      	sub	sp, #16
 80004a4:	af00      	add	r7, sp, #0
 80004a6:	6078      	str	r0, [r7, #4]
 80004a8:	6039      	str	r1, [r7, #0]
	ism330dhcx_fs_xl_t full_scale;
	ISM330DHCXStatusTypeDef ret = ISM330DHCX_OK;
 80004aa:	2300      	movs	r3, #0
 80004ac:	73fb      	strb	r3, [r7, #15]

	/**Read actual full scale selection from sensor  */
	if (ism330dhcx_xl_full_scale_get(&reg_ctx, &full_scale) != ISM330DHCX_OK) {
 80004ae:	687b      	ldr	r3, [r7, #4]
 80004b0:	3310      	adds	r3, #16
 80004b2:	f107 020e 	add.w	r2, r7, #14
 80004b6:	4611      	mov	r1, r2
 80004b8:	4618      	mov	r0, r3
 80004ba:	f000 fc51 	bl	8000d60 <ism330dhcx_xl_full_scale_get>
 80004be:	4603      	mov	r3, r0
 80004c0:	2b00      	cmp	r3, #0
 80004c2:	bf14      	ite	ne
 80004c4:	2301      	movne	r3, #1
 80004c6:	2300      	moveq	r3, #0
 80004c8:	b2db      	uxtb	r3, r3
 80004ca:	2b00      	cmp	r3, #0
 80004cc:	d002      	beq.n	80004d4 <_ZN16ISM330DHCXSensor18ACC_GetSensitivityEPf+0x34>
		return ISM330DHCX_ERROR;
 80004ce:	f04f 33ff 	mov.w	r3, #4294967295
 80004d2:	e022      	b.n	800051a <_ZN16ISM330DHCXSensor18ACC_GetSensitivityEPf+0x7a>
	}

	/*Store the value of Sensitivity based on actual full scale*/
	switch (full_scale) {
 80004d4:	7bbb      	ldrb	r3, [r7, #14]
 80004d6:	2b03      	cmp	r3, #3
 80004d8:	d81a      	bhi.n	8000510 <_ZN16ISM330DHCXSensor18ACC_GetSensitivityEPf+0x70>
 80004da:	a201      	add	r2, pc, #4	; (adr r2, 80004e0 <_ZN16ISM330DHCXSensor18ACC_GetSensitivityEPf+0x40>)
 80004dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80004e0:	080004f1 	.word	0x080004f1
 80004e4:	08000509 	.word	0x08000509
 80004e8:	080004f9 	.word	0x080004f9
 80004ec:	08000501 	.word	0x08000501
	case ISM330DHCX_2g:
		*Sensitivity = ISM330DHCX_ACC_SENSITIVITY_FS_2G;
 80004f0:	683b      	ldr	r3, [r7, #0]
 80004f2:	4a0c      	ldr	r2, [pc, #48]	; (8000524 <_ZN16ISM330DHCXSensor18ACC_GetSensitivityEPf+0x84>)
 80004f4:	601a      	str	r2, [r3, #0]
		break;
 80004f6:	e00e      	b.n	8000516 <_ZN16ISM330DHCXSensor18ACC_GetSensitivityEPf+0x76>

	case ISM330DHCX_4g:
		*Sensitivity = ISM330DHCX_ACC_SENSITIVITY_FS_4G;
 80004f8:	683b      	ldr	r3, [r7, #0]
 80004fa:	4a0b      	ldr	r2, [pc, #44]	; (8000528 <_ZN16ISM330DHCXSensor18ACC_GetSensitivityEPf+0x88>)
 80004fc:	601a      	str	r2, [r3, #0]
		break;
 80004fe:	e00a      	b.n	8000516 <_ZN16ISM330DHCXSensor18ACC_GetSensitivityEPf+0x76>

	case ISM330DHCX_8g:
		*Sensitivity = ISM330DHCX_ACC_SENSITIVITY_FS_8G;
 8000500:	683b      	ldr	r3, [r7, #0]
 8000502:	4a0a      	ldr	r2, [pc, #40]	; (800052c <_ZN16ISM330DHCXSensor18ACC_GetSensitivityEPf+0x8c>)
 8000504:	601a      	str	r2, [r3, #0]
		break;
 8000506:	e006      	b.n	8000516 <_ZN16ISM330DHCXSensor18ACC_GetSensitivityEPf+0x76>

	case ISM330DHCX_16g:
		*Sensitivity = ISM330DHCX_ACC_SENSITIVITY_FS_16G;
 8000508:	683b      	ldr	r3, [r7, #0]
 800050a:	4a09      	ldr	r2, [pc, #36]	; (8000530 <_ZN16ISM330DHCXSensor18ACC_GetSensitivityEPf+0x90>)
 800050c:	601a      	str	r2, [r3, #0]
		break;
 800050e:	e002      	b.n	8000516 <_ZN16ISM330DHCXSensor18ACC_GetSensitivityEPf+0x76>

	default:
		ret = ISM330DHCX_ERROR;
 8000510:	23ff      	movs	r3, #255	; 0xff
 8000512:	73fb      	strb	r3, [r7, #15]
		break;
 8000514:	bf00      	nop
	}
	return ret;
 8000516:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800051a:	4618      	mov	r0, r3
 800051c:	3710      	adds	r7, #16
 800051e:	46bd      	mov	sp, r7
 8000520:	bd80      	pop	{r7, pc}
 8000522:	bf00      	nop
 8000524:	3d79db23 	.word	0x3d79db23
 8000528:	3df9db23 	.word	0x3df9db23
 800052c:	3e79db23 	.word	0x3e79db23
 8000530:	3ef9db23 	.word	0x3ef9db23

08000534 <_ZN16ISM330DHCXSensor21ACC_SetOutputDataRateEf>:
/**
 * @brief Set the ISM330DHCX accelerometer Output Data Rate
 * @param Odr the output data rate value to be set
 * @retval 0 in case of success, an error code otherwise
 */
ISM330DHCXStatusTypeDef ISM330DHCXSensor::ACC_SetOutputDataRate(float Odr) {
 8000534:	b580      	push	{r7, lr}
 8000536:	b084      	sub	sp, #16
 8000538:	af00      	add	r7, sp, #0
 800053a:	6078      	str	r0, [r7, #4]
 800053c:	ed87 0a00 	vstr	s0, [r7]
	ism330dhcx_odr_xl_t new_odr;

	new_odr =
			(Odr <= 12.5f) ? ISM330DHCX_XL_ODR_12Hz5 :
 8000540:	edd7 7a00 	vldr	s15, [r7]
 8000544:	eeb2 7a09 	vmov.f32	s14, #41	; 0x41480000  12.5
 8000548:	eef4 7ac7 	vcmpe.f32	s15, s14
 800054c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000550:	d801      	bhi.n	8000556 <_ZN16ISM330DHCXSensor21ACC_SetOutputDataRateEf+0x22>
 8000552:	2301      	movs	r3, #1
 8000554:	e058      	b.n	8000608 <_ZN16ISM330DHCXSensor21ACC_SetOutputDataRateEf+0xd4>
			(Odr <= 26.0f) ? ISM330DHCX_XL_ODR_26Hz :
 8000556:	edd7 7a00 	vldr	s15, [r7]
 800055a:	eeb3 7a0a 	vmov.f32	s14, #58	; 0x41d00000  26.0
 800055e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000562:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000566:	d801      	bhi.n	800056c <_ZN16ISM330DHCXSensor21ACC_SetOutputDataRateEf+0x38>
 8000568:	2302      	movs	r3, #2
 800056a:	e04d      	b.n	8000608 <_ZN16ISM330DHCXSensor21ACC_SetOutputDataRateEf+0xd4>
			(Odr <= 52.0f) ? ISM330DHCX_XL_ODR_52Hz :
 800056c:	edd7 7a00 	vldr	s15, [r7]
 8000570:	ed9f 7a31 	vldr	s14, [pc, #196]	; 8000638 <_ZN16ISM330DHCXSensor21ACC_SetOutputDataRateEf+0x104>
 8000574:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000578:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800057c:	d801      	bhi.n	8000582 <_ZN16ISM330DHCXSensor21ACC_SetOutputDataRateEf+0x4e>
 800057e:	2303      	movs	r3, #3
 8000580:	e042      	b.n	8000608 <_ZN16ISM330DHCXSensor21ACC_SetOutputDataRateEf+0xd4>
			(Odr <= 104.0f) ? ISM330DHCX_XL_ODR_104Hz :
 8000582:	edd7 7a00 	vldr	s15, [r7]
 8000586:	ed9f 7a2d 	vldr	s14, [pc, #180]	; 800063c <_ZN16ISM330DHCXSensor21ACC_SetOutputDataRateEf+0x108>
 800058a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800058e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000592:	d801      	bhi.n	8000598 <_ZN16ISM330DHCXSensor21ACC_SetOutputDataRateEf+0x64>
 8000594:	2304      	movs	r3, #4
 8000596:	e037      	b.n	8000608 <_ZN16ISM330DHCXSensor21ACC_SetOutputDataRateEf+0xd4>
			(Odr <= 208.0f) ? ISM330DHCX_XL_ODR_208Hz :
 8000598:	edd7 7a00 	vldr	s15, [r7]
 800059c:	ed9f 7a28 	vldr	s14, [pc, #160]	; 8000640 <_ZN16ISM330DHCXSensor21ACC_SetOutputDataRateEf+0x10c>
 80005a0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80005a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80005a8:	d801      	bhi.n	80005ae <_ZN16ISM330DHCXSensor21ACC_SetOutputDataRateEf+0x7a>
 80005aa:	2305      	movs	r3, #5
 80005ac:	e02c      	b.n	8000608 <_ZN16ISM330DHCXSensor21ACC_SetOutputDataRateEf+0xd4>
			(Odr <= 417.0f) ? ISM330DHCX_XL_ODR_417Hz :
 80005ae:	edd7 7a00 	vldr	s15, [r7]
 80005b2:	ed9f 7a24 	vldr	s14, [pc, #144]	; 8000644 <_ZN16ISM330DHCXSensor21ACC_SetOutputDataRateEf+0x110>
 80005b6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80005ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80005be:	d801      	bhi.n	80005c4 <_ZN16ISM330DHCXSensor21ACC_SetOutputDataRateEf+0x90>
 80005c0:	2306      	movs	r3, #6
 80005c2:	e021      	b.n	8000608 <_ZN16ISM330DHCXSensor21ACC_SetOutputDataRateEf+0xd4>
			(Odr <= 833.0f) ? ISM330DHCX_XL_ODR_833Hz :
 80005c4:	edd7 7a00 	vldr	s15, [r7]
 80005c8:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 8000648 <_ZN16ISM330DHCXSensor21ACC_SetOutputDataRateEf+0x114>
 80005cc:	eef4 7ac7 	vcmpe.f32	s15, s14
 80005d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80005d4:	d801      	bhi.n	80005da <_ZN16ISM330DHCXSensor21ACC_SetOutputDataRateEf+0xa6>
 80005d6:	2307      	movs	r3, #7
 80005d8:	e016      	b.n	8000608 <_ZN16ISM330DHCXSensor21ACC_SetOutputDataRateEf+0xd4>
			(Odr <= 1667.0f) ? ISM330DHCX_XL_ODR_1667Hz :
 80005da:	edd7 7a00 	vldr	s15, [r7]
 80005de:	ed9f 7a1b 	vldr	s14, [pc, #108]	; 800064c <_ZN16ISM330DHCXSensor21ACC_SetOutputDataRateEf+0x118>
 80005e2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80005e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80005ea:	d801      	bhi.n	80005f0 <_ZN16ISM330DHCXSensor21ACC_SetOutputDataRateEf+0xbc>
 80005ec:	2308      	movs	r3, #8
 80005ee:	e00b      	b.n	8000608 <_ZN16ISM330DHCXSensor21ACC_SetOutputDataRateEf+0xd4>
			(Odr <= 3333.0f) ?
 80005f0:	edd7 7a00 	vldr	s15, [r7]
 80005f4:	ed9f 7a16 	vldr	s14, [pc, #88]	; 8000650 <_ZN16ISM330DHCXSensor21ACC_SetOutputDataRateEf+0x11c>
 80005f8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80005fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000600:	d801      	bhi.n	8000606 <_ZN16ISM330DHCXSensor21ACC_SetOutputDataRateEf+0xd2>
 8000602:	2309      	movs	r3, #9
 8000604:	e000      	b.n	8000608 <_ZN16ISM330DHCXSensor21ACC_SetOutputDataRateEf+0xd4>
 8000606:	230a      	movs	r3, #10
	new_odr =
 8000608:	73fb      	strb	r3, [r7, #15]
					ISM330DHCX_XL_ODR_3333Hz : ISM330DHCX_XL_ODR_6667Hz;

	/* Output data rate selection */
	if (ism330dhcx_xl_data_rate_set(&(reg_ctx), new_odr) != ISM330DHCX_OK) {
 800060a:	687b      	ldr	r3, [r7, #4]
 800060c:	3310      	adds	r3, #16
 800060e:	7bfa      	ldrb	r2, [r7, #15]
 8000610:	4611      	mov	r1, r2
 8000612:	4618      	mov	r0, r3
 8000614:	f000 fbdc 	bl	8000dd0 <ism330dhcx_xl_data_rate_set>
 8000618:	4603      	mov	r3, r0
 800061a:	2b00      	cmp	r3, #0
 800061c:	bf14      	ite	ne
 800061e:	2301      	movne	r3, #1
 8000620:	2300      	moveq	r3, #0
 8000622:	b2db      	uxtb	r3, r3
 8000624:	2b00      	cmp	r3, #0
 8000626:	d002      	beq.n	800062e <_ZN16ISM330DHCXSensor21ACC_SetOutputDataRateEf+0xfa>
		return ISM330DHCX_ERROR;
 8000628:	f04f 33ff 	mov.w	r3, #4294967295
 800062c:	e000      	b.n	8000630 <_ZN16ISM330DHCXSensor21ACC_SetOutputDataRateEf+0xfc>
	}

	return ISM330DHCX_OK;
 800062e:	2300      	movs	r3, #0
}
 8000630:	4618      	mov	r0, r3
 8000632:	3710      	adds	r7, #16
 8000634:	46bd      	mov	sp, r7
 8000636:	bd80      	pop	{r7, pc}
 8000638:	42500000 	.word	0x42500000
 800063c:	42d00000 	.word	0x42d00000
 8000640:	43500000 	.word	0x43500000
 8000644:	43d08000 	.word	0x43d08000
 8000648:	44504000 	.word	0x44504000
 800064c:	44d06000 	.word	0x44d06000
 8000650:	45505000 	.word	0x45505000

08000654 <_ZN16ISM330DHCXSensor16ACC_SetFullScaleEl>:
/**
 * @brief Set the ISM330DHCX accelerometer sensor full scale
 * @param fullscale the fullscale to be set
 * @retval  0 in case of success, an error code otherwise
 */
ISM330DHCXStatusTypeDef ISM330DHCXSensor::ACC_SetFullScale(int32_t FullScale) {
 8000654:	b580      	push	{r7, lr}
 8000656:	b084      	sub	sp, #16
 8000658:	af00      	add	r7, sp, #0
 800065a:	6078      	str	r0, [r7, #4]
 800065c:	6039      	str	r1, [r7, #0]
	ism330dhcx_fs_xl_t new_fs;

	new_fs = (FullScale <= 2) ? ISM330DHCX_2g :
 800065e:	683b      	ldr	r3, [r7, #0]
 8000660:	2b02      	cmp	r3, #2
 8000662:	dd0b      	ble.n	800067c <_ZN16ISM330DHCXSensor16ACC_SetFullScaleEl+0x28>
				(FullScale <= 4) ? ISM330DHCX_4g :
 8000664:	683b      	ldr	r3, [r7, #0]
 8000666:	2b04      	cmp	r3, #4
 8000668:	dd06      	ble.n	8000678 <_ZN16ISM330DHCXSensor16ACC_SetFullScaleEl+0x24>
				(FullScale <= 8) ? ISM330DHCX_8g : ISM330DHCX_16g;
 800066a:	683b      	ldr	r3, [r7, #0]
 800066c:	2b08      	cmp	r3, #8
 800066e:	dc01      	bgt.n	8000674 <_ZN16ISM330DHCXSensor16ACC_SetFullScaleEl+0x20>
 8000670:	2303      	movs	r3, #3
 8000672:	e004      	b.n	800067e <_ZN16ISM330DHCXSensor16ACC_SetFullScaleEl+0x2a>
 8000674:	2301      	movs	r3, #1
 8000676:	e002      	b.n	800067e <_ZN16ISM330DHCXSensor16ACC_SetFullScaleEl+0x2a>
				(FullScale <= 4) ? ISM330DHCX_4g :
 8000678:	2302      	movs	r3, #2
 800067a:	e000      	b.n	800067e <_ZN16ISM330DHCXSensor16ACC_SetFullScaleEl+0x2a>
	new_fs = (FullScale <= 2) ? ISM330DHCX_2g :
 800067c:	2300      	movs	r3, #0
 800067e:	73fb      	strb	r3, [r7, #15]

	if (ism330dhcx_xl_full_scale_set(&(reg_ctx), new_fs) != ISM330DHCX_OK) {
 8000680:	687b      	ldr	r3, [r7, #4]
 8000682:	3310      	adds	r3, #16
 8000684:	7bfa      	ldrb	r2, [r7, #15]
 8000686:	4611      	mov	r1, r2
 8000688:	4618      	mov	r0, r3
 800068a:	f000 fb43 	bl	8000d14 <ism330dhcx_xl_full_scale_set>
 800068e:	4603      	mov	r3, r0
 8000690:	2b00      	cmp	r3, #0
 8000692:	bf14      	ite	ne
 8000694:	2301      	movne	r3, #1
 8000696:	2300      	moveq	r3, #0
 8000698:	b2db      	uxtb	r3, r3
 800069a:	2b00      	cmp	r3, #0
 800069c:	d002      	beq.n	80006a4 <_ZN16ISM330DHCXSensor16ACC_SetFullScaleEl+0x50>
		return ISM330DHCX_ERROR;
 800069e:	f04f 33ff 	mov.w	r3, #4294967295
 80006a2:	e000      	b.n	80006a6 <_ZN16ISM330DHCXSensor16ACC_SetFullScaleEl+0x52>
	}

	return ISM330DHCX_OK;
 80006a4:	2300      	movs	r3, #0
}
 80006a6:	4618      	mov	r0, r3
 80006a8:	3710      	adds	r7, #16
 80006aa:	46bd      	mov	sp, r7
 80006ac:	bd80      	pop	{r7, pc}

080006ae <_ZN16ISM330DHCXSensor14ACC_GetAxesRawEPs>:
/**
 * @brief Get the ISM330DHCX accelerometer sensor raw axes
 * @param value pointer where the raw values are written
 * @retval 0 in case of success, an error code otherwise
 */
ISM330DHCXStatusTypeDef ISM330DHCXSensor::ACC_GetAxesRaw(int16_t *Value) {
 80006ae:	b580      	push	{r7, lr}
 80006b0:	b084      	sub	sp, #16
 80006b2:	af00      	add	r7, sp, #0
 80006b4:	6078      	str	r0, [r7, #4]
 80006b6:	6039      	str	r1, [r7, #0]
	axis3bit16_t data_raw;

	/*Read raw data values */
	if (ism330dhcx_acceleration_raw_get(&reg_ctx, data_raw.u8bit)
 80006b8:	687b      	ldr	r3, [r7, #4]
 80006ba:	3310      	adds	r3, #16
 80006bc:	f107 0208 	add.w	r2, r7, #8
 80006c0:	4611      	mov	r1, r2
 80006c2:	4618      	mov	r0, r3
 80006c4:	f000 feb0 	bl	8001428 <ism330dhcx_acceleration_raw_get>
 80006c8:	4603      	mov	r3, r0
			!= ISM330DHCX_OK) {
 80006ca:	2b00      	cmp	r3, #0
 80006cc:	bf14      	ite	ne
 80006ce:	2301      	movne	r3, #1
 80006d0:	2300      	moveq	r3, #0
 80006d2:	b2db      	uxtb	r3, r3
	if (ism330dhcx_acceleration_raw_get(&reg_ctx, data_raw.u8bit)
 80006d4:	2b00      	cmp	r3, #0
 80006d6:	d002      	beq.n	80006de <_ZN16ISM330DHCXSensor14ACC_GetAxesRawEPs+0x30>
		return ISM330DHCX_ERROR;
 80006d8:	f04f 33ff 	mov.w	r3, #4294967295
 80006dc:	e00e      	b.n	80006fc <_ZN16ISM330DHCXSensor14ACC_GetAxesRawEPs+0x4e>
	}

	/*Formatting data */
	Value[0] = data_raw.i16bit[0];
 80006de:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 80006e2:	683b      	ldr	r3, [r7, #0]
 80006e4:	801a      	strh	r2, [r3, #0]
	Value[1] = data_raw.i16bit[1];
 80006e6:	683b      	ldr	r3, [r7, #0]
 80006e8:	3302      	adds	r3, #2
 80006ea:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 80006ee:	801a      	strh	r2, [r3, #0]
	Value[2] = data_raw.i16bit[2];
 80006f0:	683b      	ldr	r3, [r7, #0]
 80006f2:	3304      	adds	r3, #4
 80006f4:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 80006f8:	801a      	strh	r2, [r3, #0]

	return ISM330DHCX_OK;
 80006fa:	2300      	movs	r3, #0
}
 80006fc:	4618      	mov	r0, r3
 80006fe:	3710      	adds	r7, #16
 8000700:	46bd      	mov	sp, r7
 8000702:	bd80      	pop	{r7, pc}

08000704 <_ZN16ISM330DHCXSensor11ACC_GetAxesEPl>:
/**
 * @brief Get the ISM330DHCX accelerometer sensor axes
 * @param acceleration pointer where the axes are written
 * @retval 0 in case of success, an error code otherwise
 */
ISM330DHCXStatusTypeDef ISM330DHCXSensor::ACC_GetAxes(int32_t *Acceleration) {
 8000704:	b580      	push	{r7, lr}
 8000706:	b086      	sub	sp, #24
 8000708:	af00      	add	r7, sp, #0
 800070a:	6078      	str	r0, [r7, #4]
 800070c:	6039      	str	r1, [r7, #0]
	float sensitivity = 0.0f;
 800070e:	f04f 0300 	mov.w	r3, #0
 8000712:	617b      	str	r3, [r7, #20]
	int16_t data_raw[3];

	/* Get actualSensitivity */
	if (ACC_GetSensitivity(&sensitivity) != ISM330DHCX_OK) {
 8000714:	f107 0314 	add.w	r3, r7, #20
 8000718:	4619      	mov	r1, r3
 800071a:	6878      	ldr	r0, [r7, #4]
 800071c:	f7ff fec0 	bl	80004a0 <_ZN16ISM330DHCXSensor18ACC_GetSensitivityEPf>
 8000720:	4603      	mov	r3, r0
 8000722:	2b00      	cmp	r3, #0
 8000724:	bf14      	ite	ne
 8000726:	2301      	movne	r3, #1
 8000728:	2300      	moveq	r3, #0
 800072a:	b2db      	uxtb	r3, r3
 800072c:	2b00      	cmp	r3, #0
 800072e:	d002      	beq.n	8000736 <_ZN16ISM330DHCXSensor11ACC_GetAxesEPl+0x32>
		return ISM330DHCX_ERROR;
 8000730:	f04f 33ff 	mov.w	r3, #4294967295
 8000734:	e043      	b.n	80007be <_ZN16ISM330DHCXSensor11ACC_GetAxesEPl+0xba>
	}

	/*Get Data Raw*/
	if (ACC_GetAxesRaw(data_raw) != ISM330DHCX_OK) {
 8000736:	f107 030c 	add.w	r3, r7, #12
 800073a:	4619      	mov	r1, r3
 800073c:	6878      	ldr	r0, [r7, #4]
 800073e:	f7ff ffb6 	bl	80006ae <_ZN16ISM330DHCXSensor14ACC_GetAxesRawEPs>
 8000742:	4603      	mov	r3, r0
 8000744:	2b00      	cmp	r3, #0
 8000746:	bf14      	ite	ne
 8000748:	2301      	movne	r3, #1
 800074a:	2300      	moveq	r3, #0
 800074c:	b2db      	uxtb	r3, r3
 800074e:	2b00      	cmp	r3, #0
 8000750:	d002      	beq.n	8000758 <_ZN16ISM330DHCXSensor11ACC_GetAxesEPl+0x54>
		return ISM330DHCX_ERROR;
 8000752:	f04f 33ff 	mov.w	r3, #4294967295
 8000756:	e032      	b.n	80007be <_ZN16ISM330DHCXSensor11ACC_GetAxesEPl+0xba>
	}

	/*Calculate data */
	Acceleration[0] = (int32_t) ((float) data_raw[0] * sensitivity);
 8000758:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800075c:	ee07 3a90 	vmov	s15, r3
 8000760:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000764:	edd7 7a05 	vldr	s15, [r7, #20]
 8000768:	ee67 7a27 	vmul.f32	s15, s14, s15
 800076c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000770:	ee17 2a90 	vmov	r2, s15
 8000774:	683b      	ldr	r3, [r7, #0]
 8000776:	601a      	str	r2, [r3, #0]
	Acceleration[1] = (int32_t) ((float) data_raw[1] * sensitivity);
 8000778:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800077c:	ee07 3a90 	vmov	s15, r3
 8000780:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000784:	edd7 7a05 	vldr	s15, [r7, #20]
 8000788:	ee67 7a27 	vmul.f32	s15, s14, s15
 800078c:	683b      	ldr	r3, [r7, #0]
 800078e:	3304      	adds	r3, #4
 8000790:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000794:	ee17 2a90 	vmov	r2, s15
 8000798:	601a      	str	r2, [r3, #0]
	Acceleration[2] = (int32_t) ((float) data_raw[2] * sensitivity);
 800079a:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800079e:	ee07 3a90 	vmov	s15, r3
 80007a2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80007a6:	edd7 7a05 	vldr	s15, [r7, #20]
 80007aa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80007ae:	683b      	ldr	r3, [r7, #0]
 80007b0:	3308      	adds	r3, #8
 80007b2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80007b6:	ee17 2a90 	vmov	r2, s15
 80007ba:	601a      	str	r2, [r3, #0]

	return ISM330DHCX_OK;
 80007bc:	2300      	movs	r3, #0
}
 80007be:	4618      	mov	r0, r3
 80007c0:	3718      	adds	r7, #24
 80007c2:	46bd      	mov	sp, r7
 80007c4:	bd80      	pop	{r7, pc}

080007c6 <_ZN16ISM330DHCXSensor11GYRO_EnableEv>:

/**
 * @brief Enabled the ISM330DHCX gyroscope sensor
 * @retval 0 in case of success, an error code otherwise
 */
ISM330DHCXStatusTypeDef ISM330DHCXSensor::GYRO_Enable() {
 80007c6:	b580      	push	{r7, lr}
 80007c8:	b082      	sub	sp, #8
 80007ca:	af00      	add	r7, sp, #0
 80007cc:	6078      	str	r0, [r7, #4]
	/*Check if the component is already enabled*/
	if (gyro_is_enabled == 1U) {
 80007ce:	687b      	ldr	r3, [r7, #4]
 80007d0:	7b5b      	ldrb	r3, [r3, #13]
 80007d2:	2b01      	cmp	r3, #1
 80007d4:	d101      	bne.n	80007da <_ZN16ISM330DHCXSensor11GYRO_EnableEv+0x14>
		return ISM330DHCX_OK;
 80007d6:	2300      	movs	r3, #0
 80007d8:	e014      	b.n	8000804 <_ZN16ISM330DHCXSensor11GYRO_EnableEv+0x3e>
	}

	/*Output data rate selection */
	if (ism330dhcx_gy_data_rate_set(&reg_ctx, ISM330DHCX_GY_ODR_104Hz)
 80007da:	687b      	ldr	r3, [r7, #4]
 80007dc:	3310      	adds	r3, #16
 80007de:	2104      	movs	r1, #4
 80007e0:	4618      	mov	r0, r3
 80007e2:	f000 fc8b 	bl	80010fc <ism330dhcx_gy_data_rate_set>
 80007e6:	4603      	mov	r3, r0
			!= ISM330DHCX_OK) {
 80007e8:	2b00      	cmp	r3, #0
 80007ea:	bf14      	ite	ne
 80007ec:	2301      	movne	r3, #1
 80007ee:	2300      	moveq	r3, #0
 80007f0:	b2db      	uxtb	r3, r3
	if (ism330dhcx_gy_data_rate_set(&reg_ctx, ISM330DHCX_GY_ODR_104Hz)
 80007f2:	2b00      	cmp	r3, #0
 80007f4:	d002      	beq.n	80007fc <_ZN16ISM330DHCXSensor11GYRO_EnableEv+0x36>
		return ISM330DHCX_ERROR;
 80007f6:	f04f 33ff 	mov.w	r3, #4294967295
 80007fa:	e003      	b.n	8000804 <_ZN16ISM330DHCXSensor11GYRO_EnableEv+0x3e>
	}

	gyro_is_enabled = 1U;
 80007fc:	687b      	ldr	r3, [r7, #4]
 80007fe:	2201      	movs	r2, #1
 8000800:	735a      	strb	r2, [r3, #13]

	return ISM330DHCX_OK;
 8000802:	2300      	movs	r3, #0
}
 8000804:	4618      	mov	r0, r3
 8000806:	3708      	adds	r7, #8
 8000808:	46bd      	mov	sp, r7
 800080a:	bd80      	pop	{r7, pc}

0800080c <_ZN16ISM330DHCXSensor22GYRO_SetOutputDataRateEf>:
/**
 * @brief Set the ISM330DHCX gyroscope Output Data Rate
 * @param Odr the output data rate value to be set
 * @retval 0 in case of success, an error code otherwise
 */
ISM330DHCXStatusTypeDef ISM330DHCXSensor::GYRO_SetOutputDataRate(float Odr) {
 800080c:	b580      	push	{r7, lr}
 800080e:	b084      	sub	sp, #16
 8000810:	af00      	add	r7, sp, #0
 8000812:	6078      	str	r0, [r7, #4]
 8000814:	ed87 0a00 	vstr	s0, [r7]
	ism330dhcx_odr_g_t new_odr;

	new_odr =
			(Odr <= 12.5f) ? ISM330DHCX_GY_ODR_12Hz5 :
 8000818:	edd7 7a00 	vldr	s15, [r7]
 800081c:	eeb2 7a09 	vmov.f32	s14, #41	; 0x41480000  12.5
 8000820:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000824:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000828:	d801      	bhi.n	800082e <_ZN16ISM330DHCXSensor22GYRO_SetOutputDataRateEf+0x22>
 800082a:	2301      	movs	r3, #1
 800082c:	e058      	b.n	80008e0 <_ZN16ISM330DHCXSensor22GYRO_SetOutputDataRateEf+0xd4>
			(Odr <= 26.0f) ? ISM330DHCX_GY_ODR_26Hz :
 800082e:	edd7 7a00 	vldr	s15, [r7]
 8000832:	eeb3 7a0a 	vmov.f32	s14, #58	; 0x41d00000  26.0
 8000836:	eef4 7ac7 	vcmpe.f32	s15, s14
 800083a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800083e:	d801      	bhi.n	8000844 <_ZN16ISM330DHCXSensor22GYRO_SetOutputDataRateEf+0x38>
 8000840:	2302      	movs	r3, #2
 8000842:	e04d      	b.n	80008e0 <_ZN16ISM330DHCXSensor22GYRO_SetOutputDataRateEf+0xd4>
			(Odr <= 52.0f) ? ISM330DHCX_GY_ODR_52Hz :
 8000844:	edd7 7a00 	vldr	s15, [r7]
 8000848:	ed9f 7a31 	vldr	s14, [pc, #196]	; 8000910 <_ZN16ISM330DHCXSensor22GYRO_SetOutputDataRateEf+0x104>
 800084c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000850:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000854:	d801      	bhi.n	800085a <_ZN16ISM330DHCXSensor22GYRO_SetOutputDataRateEf+0x4e>
 8000856:	2303      	movs	r3, #3
 8000858:	e042      	b.n	80008e0 <_ZN16ISM330DHCXSensor22GYRO_SetOutputDataRateEf+0xd4>
			(Odr <= 104.0f) ? ISM330DHCX_GY_ODR_104Hz :
 800085a:	edd7 7a00 	vldr	s15, [r7]
 800085e:	ed9f 7a2d 	vldr	s14, [pc, #180]	; 8000914 <_ZN16ISM330DHCXSensor22GYRO_SetOutputDataRateEf+0x108>
 8000862:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000866:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800086a:	d801      	bhi.n	8000870 <_ZN16ISM330DHCXSensor22GYRO_SetOutputDataRateEf+0x64>
 800086c:	2304      	movs	r3, #4
 800086e:	e037      	b.n	80008e0 <_ZN16ISM330DHCXSensor22GYRO_SetOutputDataRateEf+0xd4>
			(Odr <= 208.0f) ? ISM330DHCX_GY_ODR_208Hz :
 8000870:	edd7 7a00 	vldr	s15, [r7]
 8000874:	ed9f 7a28 	vldr	s14, [pc, #160]	; 8000918 <_ZN16ISM330DHCXSensor22GYRO_SetOutputDataRateEf+0x10c>
 8000878:	eef4 7ac7 	vcmpe.f32	s15, s14
 800087c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000880:	d801      	bhi.n	8000886 <_ZN16ISM330DHCXSensor22GYRO_SetOutputDataRateEf+0x7a>
 8000882:	2305      	movs	r3, #5
 8000884:	e02c      	b.n	80008e0 <_ZN16ISM330DHCXSensor22GYRO_SetOutputDataRateEf+0xd4>
			(Odr <= 417.0f) ? ISM330DHCX_GY_ODR_417Hz :
 8000886:	edd7 7a00 	vldr	s15, [r7]
 800088a:	ed9f 7a24 	vldr	s14, [pc, #144]	; 800091c <_ZN16ISM330DHCXSensor22GYRO_SetOutputDataRateEf+0x110>
 800088e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000892:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000896:	d801      	bhi.n	800089c <_ZN16ISM330DHCXSensor22GYRO_SetOutputDataRateEf+0x90>
 8000898:	2306      	movs	r3, #6
 800089a:	e021      	b.n	80008e0 <_ZN16ISM330DHCXSensor22GYRO_SetOutputDataRateEf+0xd4>
			(Odr <= 833.0f) ? ISM330DHCX_GY_ODR_833Hz :
 800089c:	edd7 7a00 	vldr	s15, [r7]
 80008a0:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 8000920 <_ZN16ISM330DHCXSensor22GYRO_SetOutputDataRateEf+0x114>
 80008a4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80008a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80008ac:	d801      	bhi.n	80008b2 <_ZN16ISM330DHCXSensor22GYRO_SetOutputDataRateEf+0xa6>
 80008ae:	2307      	movs	r3, #7
 80008b0:	e016      	b.n	80008e0 <_ZN16ISM330DHCXSensor22GYRO_SetOutputDataRateEf+0xd4>
			(Odr <= 1667.0f) ? ISM330DHCX_GY_ODR_1667Hz :
 80008b2:	edd7 7a00 	vldr	s15, [r7]
 80008b6:	ed9f 7a1b 	vldr	s14, [pc, #108]	; 8000924 <_ZN16ISM330DHCXSensor22GYRO_SetOutputDataRateEf+0x118>
 80008ba:	eef4 7ac7 	vcmpe.f32	s15, s14
 80008be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80008c2:	d801      	bhi.n	80008c8 <_ZN16ISM330DHCXSensor22GYRO_SetOutputDataRateEf+0xbc>
 80008c4:	2308      	movs	r3, #8
 80008c6:	e00b      	b.n	80008e0 <_ZN16ISM330DHCXSensor22GYRO_SetOutputDataRateEf+0xd4>
			(Odr <= 3333.0f) ?
 80008c8:	edd7 7a00 	vldr	s15, [r7]
 80008cc:	ed9f 7a16 	vldr	s14, [pc, #88]	; 8000928 <_ZN16ISM330DHCXSensor22GYRO_SetOutputDataRateEf+0x11c>
 80008d0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80008d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80008d8:	d801      	bhi.n	80008de <_ZN16ISM330DHCXSensor22GYRO_SetOutputDataRateEf+0xd2>
 80008da:	2309      	movs	r3, #9
 80008dc:	e000      	b.n	80008e0 <_ZN16ISM330DHCXSensor22GYRO_SetOutputDataRateEf+0xd4>
 80008de:	230a      	movs	r3, #10
	new_odr =
 80008e0:	73fb      	strb	r3, [r7, #15]
					ISM330DHCX_GY_ODR_3333Hz : ISM330DHCX_GY_ODR_6667Hz;

	/* Output data rate selection */
	if (ism330dhcx_gy_data_rate_set(&reg_ctx, new_odr) != ISM330DHCX_OK) {
 80008e2:	687b      	ldr	r3, [r7, #4]
 80008e4:	3310      	adds	r3, #16
 80008e6:	7bfa      	ldrb	r2, [r7, #15]
 80008e8:	4611      	mov	r1, r2
 80008ea:	4618      	mov	r0, r3
 80008ec:	f000 fc06 	bl	80010fc <ism330dhcx_gy_data_rate_set>
 80008f0:	4603      	mov	r3, r0
 80008f2:	2b00      	cmp	r3, #0
 80008f4:	bf14      	ite	ne
 80008f6:	2301      	movne	r3, #1
 80008f8:	2300      	moveq	r3, #0
 80008fa:	b2db      	uxtb	r3, r3
 80008fc:	2b00      	cmp	r3, #0
 80008fe:	d002      	beq.n	8000906 <_ZN16ISM330DHCXSensor22GYRO_SetOutputDataRateEf+0xfa>
		return ISM330DHCX_ERROR;
 8000900:	f04f 33ff 	mov.w	r3, #4294967295
 8000904:	e000      	b.n	8000908 <_ZN16ISM330DHCXSensor22GYRO_SetOutputDataRateEf+0xfc>
	}

	return ISM330DHCX_OK;
 8000906:	2300      	movs	r3, #0
}
 8000908:	4618      	mov	r0, r3
 800090a:	3710      	adds	r7, #16
 800090c:	46bd      	mov	sp, r7
 800090e:	bd80      	pop	{r7, pc}
 8000910:	42500000 	.word	0x42500000
 8000914:	42d00000 	.word	0x42d00000
 8000918:	43500000 	.word	0x43500000
 800091c:	43d08000 	.word	0x43d08000
 8000920:	44504000 	.word	0x44504000
 8000924:	44d06000 	.word	0x44d06000
 8000928:	45505000 	.word	0x45505000

0800092c <_ZN16ISM330DHCXSensor17GYRO_SetFullScaleEl>:
/**
 * @brief Set the ISM330DHCX gyroscope sensor full scale
 * @param fullscale the fullscale to be set
 * @retval  0 in case of success, an error code otherwise
 */
ISM330DHCXStatusTypeDef ISM330DHCXSensor::GYRO_SetFullScale(int32_t FullScale) {
 800092c:	b580      	push	{r7, lr}
 800092e:	b084      	sub	sp, #16
 8000930:	af00      	add	r7, sp, #0
 8000932:	6078      	str	r0, [r7, #4]
 8000934:	6039      	str	r1, [r7, #0]
	ism330dhcx_fs_g_t new_fs;

	new_fs = (FullScale <= 125) ? ISM330DHCX_125dps :
 8000936:	683b      	ldr	r3, [r7, #0]
 8000938:	2b7d      	cmp	r3, #125	; 0x7d
 800093a:	dd18      	ble.n	800096e <_ZN16ISM330DHCXSensor17GYRO_SetFullScaleEl+0x42>
				(FullScale <= 250) ? ISM330DHCX_250dps :
 800093c:	683b      	ldr	r3, [r7, #0]
 800093e:	2bfa      	cmp	r3, #250	; 0xfa
 8000940:	dd13      	ble.n	800096a <_ZN16ISM330DHCXSensor17GYRO_SetFullScaleEl+0x3e>
				(FullScale <= 500) ? ISM330DHCX_500dps :
 8000942:	683b      	ldr	r3, [r7, #0]
 8000944:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8000948:	dd0d      	ble.n	8000966 <_ZN16ISM330DHCXSensor17GYRO_SetFullScaleEl+0x3a>
				(FullScale <= 1000) ? ISM330DHCX_1000dps :
 800094a:	683b      	ldr	r3, [r7, #0]
 800094c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000950:	dd07      	ble.n	8000962 <_ZN16ISM330DHCXSensor17GYRO_SetFullScaleEl+0x36>
				(FullScale <= 2000) ? ISM330DHCX_2000dps : ISM330DHCX_4000dps;
 8000952:	683b      	ldr	r3, [r7, #0]
 8000954:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8000958:	dc01      	bgt.n	800095e <_ZN16ISM330DHCXSensor17GYRO_SetFullScaleEl+0x32>
 800095a:	230c      	movs	r3, #12
 800095c:	e008      	b.n	8000970 <_ZN16ISM330DHCXSensor17GYRO_SetFullScaleEl+0x44>
 800095e:	2301      	movs	r3, #1
 8000960:	e006      	b.n	8000970 <_ZN16ISM330DHCXSensor17GYRO_SetFullScaleEl+0x44>
				(FullScale <= 1000) ? ISM330DHCX_1000dps :
 8000962:	2308      	movs	r3, #8
 8000964:	e004      	b.n	8000970 <_ZN16ISM330DHCXSensor17GYRO_SetFullScaleEl+0x44>
				(FullScale <= 500) ? ISM330DHCX_500dps :
 8000966:	2304      	movs	r3, #4
 8000968:	e002      	b.n	8000970 <_ZN16ISM330DHCXSensor17GYRO_SetFullScaleEl+0x44>
				(FullScale <= 250) ? ISM330DHCX_250dps :
 800096a:	2300      	movs	r3, #0
 800096c:	e000      	b.n	8000970 <_ZN16ISM330DHCXSensor17GYRO_SetFullScaleEl+0x44>
	new_fs = (FullScale <= 125) ? ISM330DHCX_125dps :
 800096e:	2302      	movs	r3, #2
 8000970:	73fb      	strb	r3, [r7, #15]

	if (ism330dhcx_gy_full_scale_set(&reg_ctx, new_fs) != ISM330DHCX_OK) {
 8000972:	687b      	ldr	r3, [r7, #4]
 8000974:	3310      	adds	r3, #16
 8000976:	7bfa      	ldrb	r2, [r7, #15]
 8000978:	4611      	mov	r1, r2
 800097a:	4618      	mov	r0, r3
 800097c:	f000 fb98 	bl	80010b0 <ism330dhcx_gy_full_scale_set>
 8000980:	4603      	mov	r3, r0
 8000982:	2b00      	cmp	r3, #0
 8000984:	bf14      	ite	ne
 8000986:	2301      	movne	r3, #1
 8000988:	2300      	moveq	r3, #0
 800098a:	b2db      	uxtb	r3, r3
 800098c:	2b00      	cmp	r3, #0
 800098e:	d002      	beq.n	8000996 <_ZN16ISM330DHCXSensor17GYRO_SetFullScaleEl+0x6a>
		return ISM330DHCX_ERROR;
 8000990:	f04f 33ff 	mov.w	r3, #4294967295
 8000994:	e000      	b.n	8000998 <_ZN16ISM330DHCXSensor17GYRO_SetFullScaleEl+0x6c>
	}

	return ISM330DHCX_OK;
 8000996:	2300      	movs	r3, #0
}
 8000998:	4618      	mov	r0, r3
 800099a:	3710      	adds	r7, #16
 800099c:	46bd      	mov	sp, r7
 800099e:	bd80      	pop	{r7, pc}

080009a0 <_ZN16ISM330DHCXSensor16FIFO_ACC_Set_BDREf>:
/**
 * @brief  Set the ISM330DHCX FIFO ACC ODR value
 * @param  Odr FIFO ODR value
 * @retval 0 in case of success, an error code otherwise
 */
ISM330DHCXStatusTypeDef ISM330DHCXSensor::FIFO_ACC_Set_BDR(float Bdr) {
 80009a0:	b580      	push	{r7, lr}
 80009a2:	b084      	sub	sp, #16
 80009a4:	af00      	add	r7, sp, #0
 80009a6:	6078      	str	r0, [r7, #4]
 80009a8:	ed87 0a00 	vstr	s0, [r7]
	ism330dhcx_bdr_xl_t new_odr;

	new_odr =
			(Bdr <= 12.5f) ? ISM330DHCX_XL_BATCHED_AT_12Hz5 :
 80009ac:	edd7 7a00 	vldr	s15, [r7]
 80009b0:	eeb2 7a09 	vmov.f32	s14, #41	; 0x41480000  12.5
 80009b4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80009b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80009bc:	d801      	bhi.n	80009c2 <_ZN16ISM330DHCXSensor16FIFO_ACC_Set_BDREf+0x22>
 80009be:	2301      	movs	r3, #1
 80009c0:	e058      	b.n	8000a74 <_ZN16ISM330DHCXSensor16FIFO_ACC_Set_BDREf+0xd4>
			(Bdr <= 26.0f) ? ISM330DHCX_XL_BATCHED_AT_26Hz :
 80009c2:	edd7 7a00 	vldr	s15, [r7]
 80009c6:	eeb3 7a0a 	vmov.f32	s14, #58	; 0x41d00000  26.0
 80009ca:	eef4 7ac7 	vcmpe.f32	s15, s14
 80009ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80009d2:	d801      	bhi.n	80009d8 <_ZN16ISM330DHCXSensor16FIFO_ACC_Set_BDREf+0x38>
 80009d4:	2302      	movs	r3, #2
 80009d6:	e04d      	b.n	8000a74 <_ZN16ISM330DHCXSensor16FIFO_ACC_Set_BDREf+0xd4>
			(Bdr <= 52.0f) ? ISM330DHCX_XL_BATCHED_AT_52Hz :
 80009d8:	edd7 7a00 	vldr	s15, [r7]
 80009dc:	ed9f 7a31 	vldr	s14, [pc, #196]	; 8000aa4 <_ZN16ISM330DHCXSensor16FIFO_ACC_Set_BDREf+0x104>
 80009e0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80009e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80009e8:	d801      	bhi.n	80009ee <_ZN16ISM330DHCXSensor16FIFO_ACC_Set_BDREf+0x4e>
 80009ea:	2303      	movs	r3, #3
 80009ec:	e042      	b.n	8000a74 <_ZN16ISM330DHCXSensor16FIFO_ACC_Set_BDREf+0xd4>
			(Bdr <= 104.0f) ? ISM330DHCX_XL_BATCHED_AT_104Hz :
 80009ee:	edd7 7a00 	vldr	s15, [r7]
 80009f2:	ed9f 7a2d 	vldr	s14, [pc, #180]	; 8000aa8 <_ZN16ISM330DHCXSensor16FIFO_ACC_Set_BDREf+0x108>
 80009f6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80009fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80009fe:	d801      	bhi.n	8000a04 <_ZN16ISM330DHCXSensor16FIFO_ACC_Set_BDREf+0x64>
 8000a00:	2304      	movs	r3, #4
 8000a02:	e037      	b.n	8000a74 <_ZN16ISM330DHCXSensor16FIFO_ACC_Set_BDREf+0xd4>
			(Bdr <= 208.0f) ? ISM330DHCX_XL_BATCHED_AT_208Hz :
 8000a04:	edd7 7a00 	vldr	s15, [r7]
 8000a08:	ed9f 7a28 	vldr	s14, [pc, #160]	; 8000aac <_ZN16ISM330DHCXSensor16FIFO_ACC_Set_BDREf+0x10c>
 8000a0c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000a10:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000a14:	d801      	bhi.n	8000a1a <_ZN16ISM330DHCXSensor16FIFO_ACC_Set_BDREf+0x7a>
 8000a16:	2305      	movs	r3, #5
 8000a18:	e02c      	b.n	8000a74 <_ZN16ISM330DHCXSensor16FIFO_ACC_Set_BDREf+0xd4>
			(Bdr <= 417.0f) ? ISM330DHCX_XL_BATCHED_AT_417Hz :
 8000a1a:	edd7 7a00 	vldr	s15, [r7]
 8000a1e:	ed9f 7a24 	vldr	s14, [pc, #144]	; 8000ab0 <_ZN16ISM330DHCXSensor16FIFO_ACC_Set_BDREf+0x110>
 8000a22:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000a26:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000a2a:	d801      	bhi.n	8000a30 <_ZN16ISM330DHCXSensor16FIFO_ACC_Set_BDREf+0x90>
 8000a2c:	2306      	movs	r3, #6
 8000a2e:	e021      	b.n	8000a74 <_ZN16ISM330DHCXSensor16FIFO_ACC_Set_BDREf+0xd4>
			(Bdr <= 833.0f) ? ISM330DHCX_XL_BATCHED_AT_833Hz :
 8000a30:	edd7 7a00 	vldr	s15, [r7]
 8000a34:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 8000ab4 <_ZN16ISM330DHCXSensor16FIFO_ACC_Set_BDREf+0x114>
 8000a38:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000a3c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000a40:	d801      	bhi.n	8000a46 <_ZN16ISM330DHCXSensor16FIFO_ACC_Set_BDREf+0xa6>
 8000a42:	2307      	movs	r3, #7
 8000a44:	e016      	b.n	8000a74 <_ZN16ISM330DHCXSensor16FIFO_ACC_Set_BDREf+0xd4>
			(Bdr <= 1667.0f) ? ISM330DHCX_XL_BATCHED_AT_1667Hz :
 8000a46:	edd7 7a00 	vldr	s15, [r7]
 8000a4a:	ed9f 7a1b 	vldr	s14, [pc, #108]	; 8000ab8 <_ZN16ISM330DHCXSensor16FIFO_ACC_Set_BDREf+0x118>
 8000a4e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000a52:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000a56:	d801      	bhi.n	8000a5c <_ZN16ISM330DHCXSensor16FIFO_ACC_Set_BDREf+0xbc>
 8000a58:	2308      	movs	r3, #8
 8000a5a:	e00b      	b.n	8000a74 <_ZN16ISM330DHCXSensor16FIFO_ACC_Set_BDREf+0xd4>
			(Bdr <= 3333.0f) ?
 8000a5c:	edd7 7a00 	vldr	s15, [r7]
 8000a60:	ed9f 7a16 	vldr	s14, [pc, #88]	; 8000abc <_ZN16ISM330DHCXSensor16FIFO_ACC_Set_BDREf+0x11c>
 8000a64:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000a68:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000a6c:	d801      	bhi.n	8000a72 <_ZN16ISM330DHCXSensor16FIFO_ACC_Set_BDREf+0xd2>
 8000a6e:	2309      	movs	r3, #9
 8000a70:	e000      	b.n	8000a74 <_ZN16ISM330DHCXSensor16FIFO_ACC_Set_BDREf+0xd4>
 8000a72:	230a      	movs	r3, #10
	new_odr =
 8000a74:	73fb      	strb	r3, [r7, #15]
					ISM330DHCX_XL_BATCHED_AT_3333Hz :
					ISM330DHCX_XL_BATCHED_AT_6667Hz;

	if (ism330dhcx_fifo_xl_batch_set(&reg_ctx, new_odr) != ISM330DHCX_OK) {
 8000a76:	687b      	ldr	r3, [r7, #4]
 8000a78:	3310      	adds	r3, #16
 8000a7a:	7bfa      	ldrb	r2, [r7, #15]
 8000a7c:	4611      	mov	r1, r2
 8000a7e:	4618      	mov	r0, r3
 8000a80:	f000 fd55 	bl	800152e <ism330dhcx_fifo_xl_batch_set>
 8000a84:	4603      	mov	r3, r0
 8000a86:	2b00      	cmp	r3, #0
 8000a88:	bf14      	ite	ne
 8000a8a:	2301      	movne	r3, #1
 8000a8c:	2300      	moveq	r3, #0
 8000a8e:	b2db      	uxtb	r3, r3
 8000a90:	2b00      	cmp	r3, #0
 8000a92:	d002      	beq.n	8000a9a <_ZN16ISM330DHCXSensor16FIFO_ACC_Set_BDREf+0xfa>
		return ISM330DHCX_ERROR;
 8000a94:	f04f 33ff 	mov.w	r3, #4294967295
 8000a98:	e000      	b.n	8000a9c <_ZN16ISM330DHCXSensor16FIFO_ACC_Set_BDREf+0xfc>
	}

	return ISM330DHCX_OK;
 8000a9a:	2300      	movs	r3, #0
}
 8000a9c:	4618      	mov	r0, r3
 8000a9e:	3710      	adds	r7, #16
 8000aa0:	46bd      	mov	sp, r7
 8000aa2:	bd80      	pop	{r7, pc}
 8000aa4:	42500000 	.word	0x42500000
 8000aa8:	42d00000 	.word	0x42d00000
 8000aac:	43500000 	.word	0x43500000
 8000ab0:	43d08000 	.word	0x43d08000
 8000ab4:	44504000 	.word	0x44504000
 8000ab8:	44d06000 	.word	0x44d06000
 8000abc:	45505000 	.word	0x45505000

08000ac0 <_ZN16ISM330DHCXSensor17FIFO_GYRO_Set_BDREf>:
/**
 * @brief  Set the ISM330DHCX FIFO GYRO ODR value
 * @param  Odr FIFO ODR value
 * @retval 0 in case of success, an error code otherwise
 */
ISM330DHCXStatusTypeDef ISM330DHCXSensor::FIFO_GYRO_Set_BDR(float Bdr) {
 8000ac0:	b580      	push	{r7, lr}
 8000ac2:	b084      	sub	sp, #16
 8000ac4:	af00      	add	r7, sp, #0
 8000ac6:	6078      	str	r0, [r7, #4]
 8000ac8:	ed87 0a00 	vstr	s0, [r7]
	ism330dhcx_bdr_gy_t new_odr;

	new_odr =
			(Bdr <= 12.5f) ? ISM330DHCX_GY_BATCHED_AT_12Hz5 :
 8000acc:	edd7 7a00 	vldr	s15, [r7]
 8000ad0:	eeb2 7a09 	vmov.f32	s14, #41	; 0x41480000  12.5
 8000ad4:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000ad8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000adc:	d801      	bhi.n	8000ae2 <_ZN16ISM330DHCXSensor17FIFO_GYRO_Set_BDREf+0x22>
 8000ade:	2301      	movs	r3, #1
 8000ae0:	e058      	b.n	8000b94 <_ZN16ISM330DHCXSensor17FIFO_GYRO_Set_BDREf+0xd4>
			(Bdr <= 26.0f) ? ISM330DHCX_GY_BATCHED_AT_26Hz :
 8000ae2:	edd7 7a00 	vldr	s15, [r7]
 8000ae6:	eeb3 7a0a 	vmov.f32	s14, #58	; 0x41d00000  26.0
 8000aea:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000aee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000af2:	d801      	bhi.n	8000af8 <_ZN16ISM330DHCXSensor17FIFO_GYRO_Set_BDREf+0x38>
 8000af4:	2302      	movs	r3, #2
 8000af6:	e04d      	b.n	8000b94 <_ZN16ISM330DHCXSensor17FIFO_GYRO_Set_BDREf+0xd4>
			(Bdr <= 52.0f) ? ISM330DHCX_GY_BATCHED_AT_52Hz :
 8000af8:	edd7 7a00 	vldr	s15, [r7]
 8000afc:	ed9f 7a31 	vldr	s14, [pc, #196]	; 8000bc4 <_ZN16ISM330DHCXSensor17FIFO_GYRO_Set_BDREf+0x104>
 8000b00:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000b04:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000b08:	d801      	bhi.n	8000b0e <_ZN16ISM330DHCXSensor17FIFO_GYRO_Set_BDREf+0x4e>
 8000b0a:	2303      	movs	r3, #3
 8000b0c:	e042      	b.n	8000b94 <_ZN16ISM330DHCXSensor17FIFO_GYRO_Set_BDREf+0xd4>
			(Bdr <= 104.0f) ? ISM330DHCX_GY_BATCHED_AT_104Hz :
 8000b0e:	edd7 7a00 	vldr	s15, [r7]
 8000b12:	ed9f 7a2d 	vldr	s14, [pc, #180]	; 8000bc8 <_ZN16ISM330DHCXSensor17FIFO_GYRO_Set_BDREf+0x108>
 8000b16:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000b1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000b1e:	d801      	bhi.n	8000b24 <_ZN16ISM330DHCXSensor17FIFO_GYRO_Set_BDREf+0x64>
 8000b20:	2304      	movs	r3, #4
 8000b22:	e037      	b.n	8000b94 <_ZN16ISM330DHCXSensor17FIFO_GYRO_Set_BDREf+0xd4>
			(Bdr <= 208.0f) ? ISM330DHCX_GY_BATCHED_AT_208Hz :
 8000b24:	edd7 7a00 	vldr	s15, [r7]
 8000b28:	ed9f 7a28 	vldr	s14, [pc, #160]	; 8000bcc <_ZN16ISM330DHCXSensor17FIFO_GYRO_Set_BDREf+0x10c>
 8000b2c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000b30:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000b34:	d801      	bhi.n	8000b3a <_ZN16ISM330DHCXSensor17FIFO_GYRO_Set_BDREf+0x7a>
 8000b36:	2305      	movs	r3, #5
 8000b38:	e02c      	b.n	8000b94 <_ZN16ISM330DHCXSensor17FIFO_GYRO_Set_BDREf+0xd4>
			(Bdr <= 417.0f) ? ISM330DHCX_GY_BATCHED_AT_417Hz :
 8000b3a:	edd7 7a00 	vldr	s15, [r7]
 8000b3e:	ed9f 7a24 	vldr	s14, [pc, #144]	; 8000bd0 <_ZN16ISM330DHCXSensor17FIFO_GYRO_Set_BDREf+0x110>
 8000b42:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000b46:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000b4a:	d801      	bhi.n	8000b50 <_ZN16ISM330DHCXSensor17FIFO_GYRO_Set_BDREf+0x90>
 8000b4c:	2306      	movs	r3, #6
 8000b4e:	e021      	b.n	8000b94 <_ZN16ISM330DHCXSensor17FIFO_GYRO_Set_BDREf+0xd4>
			(Bdr <= 833.0f) ? ISM330DHCX_GY_BATCHED_AT_833Hz :
 8000b50:	edd7 7a00 	vldr	s15, [r7]
 8000b54:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 8000bd4 <_ZN16ISM330DHCXSensor17FIFO_GYRO_Set_BDREf+0x114>
 8000b58:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000b5c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000b60:	d801      	bhi.n	8000b66 <_ZN16ISM330DHCXSensor17FIFO_GYRO_Set_BDREf+0xa6>
 8000b62:	2307      	movs	r3, #7
 8000b64:	e016      	b.n	8000b94 <_ZN16ISM330DHCXSensor17FIFO_GYRO_Set_BDREf+0xd4>
			(Bdr <= 1667.0f) ? ISM330DHCX_GY_BATCHED_AT_1667Hz :
 8000b66:	edd7 7a00 	vldr	s15, [r7]
 8000b6a:	ed9f 7a1b 	vldr	s14, [pc, #108]	; 8000bd8 <_ZN16ISM330DHCXSensor17FIFO_GYRO_Set_BDREf+0x118>
 8000b6e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000b72:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000b76:	d801      	bhi.n	8000b7c <_ZN16ISM330DHCXSensor17FIFO_GYRO_Set_BDREf+0xbc>
 8000b78:	2308      	movs	r3, #8
 8000b7a:	e00b      	b.n	8000b94 <_ZN16ISM330DHCXSensor17FIFO_GYRO_Set_BDREf+0xd4>
			(Bdr <= 3333.0f) ?
 8000b7c:	edd7 7a00 	vldr	s15, [r7]
 8000b80:	ed9f 7a16 	vldr	s14, [pc, #88]	; 8000bdc <_ZN16ISM330DHCXSensor17FIFO_GYRO_Set_BDREf+0x11c>
 8000b84:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000b88:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000b8c:	d801      	bhi.n	8000b92 <_ZN16ISM330DHCXSensor17FIFO_GYRO_Set_BDREf+0xd2>
 8000b8e:	2309      	movs	r3, #9
 8000b90:	e000      	b.n	8000b94 <_ZN16ISM330DHCXSensor17FIFO_GYRO_Set_BDREf+0xd4>
 8000b92:	230a      	movs	r3, #10
	new_odr =
 8000b94:	73fb      	strb	r3, [r7, #15]
					ISM330DHCX_GY_BATCHED_AT_3333Hz :
					ISM330DHCX_GY_BATCHED_AT_6667Hz;

	if (ism330dhcx_fifo_gy_batch_set(&reg_ctx, new_odr) != ISM330DHCX_OK) {
 8000b96:	687b      	ldr	r3, [r7, #4]
 8000b98:	3310      	adds	r3, #16
 8000b9a:	7bfa      	ldrb	r2, [r7, #15]
 8000b9c:	4611      	mov	r1, r2
 8000b9e:	4618      	mov	r0, r3
 8000ba0:	f000 fceb 	bl	800157a <ism330dhcx_fifo_gy_batch_set>
 8000ba4:	4603      	mov	r3, r0
 8000ba6:	2b00      	cmp	r3, #0
 8000ba8:	bf14      	ite	ne
 8000baa:	2301      	movne	r3, #1
 8000bac:	2300      	moveq	r3, #0
 8000bae:	b2db      	uxtb	r3, r3
 8000bb0:	2b00      	cmp	r3, #0
 8000bb2:	d002      	beq.n	8000bba <_ZN16ISM330DHCXSensor17FIFO_GYRO_Set_BDREf+0xfa>
		return ISM330DHCX_ERROR;
 8000bb4:	f04f 33ff 	mov.w	r3, #4294967295
 8000bb8:	e000      	b.n	8000bbc <_ZN16ISM330DHCXSensor17FIFO_GYRO_Set_BDREf+0xfc>
	}

	return ISM330DHCX_OK;
 8000bba:	2300      	movs	r3, #0
}
 8000bbc:	4618      	mov	r0, r3
 8000bbe:	3710      	adds	r7, #16
 8000bc0:	46bd      	mov	sp, r7
 8000bc2:	bd80      	pop	{r7, pc}
 8000bc4:	42500000 	.word	0x42500000
 8000bc8:	42d00000 	.word	0x42d00000
 8000bcc:	43500000 	.word	0x43500000
 8000bd0:	43d08000 	.word	0x43d08000
 8000bd4:	44504000 	.word	0x44504000
 8000bd8:	44d06000 	.word	0x44d06000
 8000bdc:	45505000 	.word	0x45505000

08000be0 <_ZN16ISM330DHCXSensor13FIFO_Set_ModeEh>:
/**
 * @brief  Set the ISM330DHCX FIFO mode
 * @param  Mode FIFO mode
 * @retval 0 in case of success, an error code otherwise
 */
ISM330DHCXStatusTypeDef ISM330DHCXSensor::FIFO_Set_Mode(uint8_t Mode) {
 8000be0:	b580      	push	{r7, lr}
 8000be2:	b084      	sub	sp, #16
 8000be4:	af00      	add	r7, sp, #0
 8000be6:	6078      	str	r0, [r7, #4]
 8000be8:	460b      	mov	r3, r1
 8000bea:	70fb      	strb	r3, [r7, #3]
	ISM330DHCXStatusTypeDef ret = ISM330DHCX_OK;
 8000bec:	2300      	movs	r3, #0
 8000bee:	73fb      	strb	r3, [r7, #15]

	/* Verify that the passed parameter contains one of the valid values */
	switch ((ism330dhcx_fifo_mode_t) Mode) {
 8000bf0:	78fb      	ldrb	r3, [r7, #3]
 8000bf2:	2b06      	cmp	r3, #6
 8000bf4:	bf8c      	ite	hi
 8000bf6:	2201      	movhi	r2, #1
 8000bf8:	2200      	movls	r2, #0
 8000bfa:	b2d2      	uxtb	r2, r2
 8000bfc:	2a00      	cmp	r2, #0
 8000bfe:	d10b      	bne.n	8000c18 <_ZN16ISM330DHCXSensor13FIFO_Set_ModeEh+0x38>
 8000c00:	2201      	movs	r2, #1
 8000c02:	fa02 f303 	lsl.w	r3, r2, r3
 8000c06:	f003 035b 	and.w	r3, r3, #91	; 0x5b
 8000c0a:	2b00      	cmp	r3, #0
 8000c0c:	bf14      	ite	ne
 8000c0e:	2301      	movne	r3, #1
 8000c10:	2300      	moveq	r3, #0
 8000c12:	b2db      	uxtb	r3, r3
 8000c14:	2b00      	cmp	r3, #0
 8000c16:	d102      	bne.n	8000c1e <_ZN16ISM330DHCXSensor13FIFO_Set_ModeEh+0x3e>
	case ISM330DHCX_BYPASS_TO_STREAM_MODE:
	case ISM330DHCX_STREAM_MODE:
		break;

	default:
		ret = ISM330DHCX_ERROR;
 8000c18:	23ff      	movs	r3, #255	; 0xff
 8000c1a:	73fb      	strb	r3, [r7, #15]
		break;
 8000c1c:	e000      	b.n	8000c20 <_ZN16ISM330DHCXSensor13FIFO_Set_ModeEh+0x40>
		break;
 8000c1e:	bf00      	nop
	}

	if (ret == ISM330DHCX_ERROR) {
 8000c20:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000c24:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000c28:	d102      	bne.n	8000c30 <_ZN16ISM330DHCXSensor13FIFO_Set_ModeEh+0x50>
		return ret;
 8000c2a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000c2e:	e013      	b.n	8000c58 <_ZN16ISM330DHCXSensor13FIFO_Set_ModeEh+0x78>
	}

	if (ism330dhcx_fifo_mode_set(&reg_ctx, (ism330dhcx_fifo_mode_t) Mode)
 8000c30:	687b      	ldr	r3, [r7, #4]
 8000c32:	3310      	adds	r3, #16
 8000c34:	78fa      	ldrb	r2, [r7, #3]
 8000c36:	4611      	mov	r1, r2
 8000c38:	4618      	mov	r0, r3
 8000c3a:	f000 fcc4 	bl	80015c6 <ism330dhcx_fifo_mode_set>
 8000c3e:	4603      	mov	r3, r0
			!= ISM330DHCX_OK) {
 8000c40:	2b00      	cmp	r3, #0
 8000c42:	bf14      	ite	ne
 8000c44:	2301      	movne	r3, #1
 8000c46:	2300      	moveq	r3, #0
 8000c48:	b2db      	uxtb	r3, r3
	if (ism330dhcx_fifo_mode_set(&reg_ctx, (ism330dhcx_fifo_mode_t) Mode)
 8000c4a:	2b00      	cmp	r3, #0
 8000c4c:	d002      	beq.n	8000c54 <_ZN16ISM330DHCXSensor13FIFO_Set_ModeEh+0x74>
		return ISM330DHCX_ERROR;
 8000c4e:	f04f 33ff 	mov.w	r3, #4294967295
 8000c52:	e001      	b.n	8000c58 <_ZN16ISM330DHCXSensor13FIFO_Set_ModeEh+0x78>
	}

	return ret;
 8000c54:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8000c58:	4618      	mov	r0, r3
 8000c5a:	3710      	adds	r7, #16
 8000c5c:	46bd      	mov	sp, r7
 8000c5e:	bd80      	pop	{r7, pc}

08000c60 <ISM330DHCX_io_write>:

	return ISM330DHCX_OK;
}

int32_t ISM330DHCX_io_write(void *handle, uint8_t WriteAddr, uint8_t *pBuffer,
		uint16_t nBytesToWrite) {
 8000c60:	b580      	push	{r7, lr}
 8000c62:	b084      	sub	sp, #16
 8000c64:	af00      	add	r7, sp, #0
 8000c66:	60f8      	str	r0, [r7, #12]
 8000c68:	607a      	str	r2, [r7, #4]
 8000c6a:	461a      	mov	r2, r3
 8000c6c:	460b      	mov	r3, r1
 8000c6e:	72fb      	strb	r3, [r7, #11]
 8000c70:	4613      	mov	r3, r2
 8000c72:	813b      	strh	r3, [r7, #8]
	return ((ISM330DHCXSensor*) handle)->IO_Write(pBuffer, WriteAddr,
 8000c74:	893b      	ldrh	r3, [r7, #8]
 8000c76:	7afa      	ldrb	r2, [r7, #11]
 8000c78:	6879      	ldr	r1, [r7, #4]
 8000c7a:	68f8      	ldr	r0, [r7, #12]
 8000c7c:	f7ff faf0 	bl	8000260 <_ZN16ISM330DHCXSensor8IO_WriteEPhht>
 8000c80:	4603      	mov	r3, r0
			nBytesToWrite);
}
 8000c82:	4618      	mov	r0, r3
 8000c84:	3710      	adds	r7, #16
 8000c86:	46bd      	mov	sp, r7
 8000c88:	bd80      	pop	{r7, pc}

08000c8a <ISM330DHCX_io_read>:

int32_t ISM330DHCX_io_read(void *handle, uint8_t ReadAddr, uint8_t *pBuffer,
		uint16_t nBytesToRead) {
 8000c8a:	b580      	push	{r7, lr}
 8000c8c:	b084      	sub	sp, #16
 8000c8e:	af00      	add	r7, sp, #0
 8000c90:	60f8      	str	r0, [r7, #12]
 8000c92:	607a      	str	r2, [r7, #4]
 8000c94:	461a      	mov	r2, r3
 8000c96:	460b      	mov	r3, r1
 8000c98:	72fb      	strb	r3, [r7, #11]
 8000c9a:	4613      	mov	r3, r2
 8000c9c:	813b      	strh	r3, [r7, #8]
	return ((ISM330DHCXSensor*) handle)->IO_Read(pBuffer, ReadAddr,
 8000c9e:	893b      	ldrh	r3, [r7, #8]
 8000ca0:	7afa      	ldrb	r2, [r7, #11]
 8000ca2:	6879      	ldr	r1, [r7, #4]
 8000ca4:	68f8      	ldr	r0, [r7, #12]
 8000ca6:	f7ff faab 	bl	8000200 <_ZN16ISM330DHCXSensor7IO_ReadEPhht>
 8000caa:	4603      	mov	r3, r0
			nBytesToRead);
}
 8000cac:	4618      	mov	r0, r3
 8000cae:	3710      	adds	r7, #16
 8000cb0:	46bd      	mov	sp, r7
 8000cb2:	bd80      	pop	{r7, pc}

08000cb4 <ism330dhcx_read_reg>:
  * @retval       interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t ism330dhcx_read_reg(ism330dhcx_ctx_t *ctx, uint8_t reg, uint8_t *data,
                            uint16_t len)
{
 8000cb4:	b590      	push	{r4, r7, lr}
 8000cb6:	b087      	sub	sp, #28
 8000cb8:	af00      	add	r7, sp, #0
 8000cba:	60f8      	str	r0, [r7, #12]
 8000cbc:	607a      	str	r2, [r7, #4]
 8000cbe:	461a      	mov	r2, r3
 8000cc0:	460b      	mov	r3, r1
 8000cc2:	72fb      	strb	r3, [r7, #11]
 8000cc4:	4613      	mov	r3, r2
 8000cc6:	813b      	strh	r3, [r7, #8]
  int32_t ret;
  ret = ctx->read_reg(ctx->handle, reg, data, len);
 8000cc8:	68fb      	ldr	r3, [r7, #12]
 8000cca:	685c      	ldr	r4, [r3, #4]
 8000ccc:	68fb      	ldr	r3, [r7, #12]
 8000cce:	6898      	ldr	r0, [r3, #8]
 8000cd0:	893b      	ldrh	r3, [r7, #8]
 8000cd2:	7af9      	ldrb	r1, [r7, #11]
 8000cd4:	687a      	ldr	r2, [r7, #4]
 8000cd6:	47a0      	blx	r4
 8000cd8:	6178      	str	r0, [r7, #20]
  return ret;
 8000cda:	697b      	ldr	r3, [r7, #20]
}
 8000cdc:	4618      	mov	r0, r3
 8000cde:	371c      	adds	r7, #28
 8000ce0:	46bd      	mov	sp, r7
 8000ce2:	bd90      	pop	{r4, r7, pc}

08000ce4 <ism330dhcx_write_reg>:
  * @retval       interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t ism330dhcx_write_reg(ism330dhcx_ctx_t *ctx, uint8_t reg, uint8_t *data,
                             uint16_t len)
{
 8000ce4:	b590      	push	{r4, r7, lr}
 8000ce6:	b087      	sub	sp, #28
 8000ce8:	af00      	add	r7, sp, #0
 8000cea:	60f8      	str	r0, [r7, #12]
 8000cec:	607a      	str	r2, [r7, #4]
 8000cee:	461a      	mov	r2, r3
 8000cf0:	460b      	mov	r3, r1
 8000cf2:	72fb      	strb	r3, [r7, #11]
 8000cf4:	4613      	mov	r3, r2
 8000cf6:	813b      	strh	r3, [r7, #8]
  int32_t ret;
  ret = ctx->write_reg(ctx->handle, reg, data, len);
 8000cf8:	68fb      	ldr	r3, [r7, #12]
 8000cfa:	681c      	ldr	r4, [r3, #0]
 8000cfc:	68fb      	ldr	r3, [r7, #12]
 8000cfe:	6898      	ldr	r0, [r3, #8]
 8000d00:	893b      	ldrh	r3, [r7, #8]
 8000d02:	7af9      	ldrb	r1, [r7, #11]
 8000d04:	687a      	ldr	r2, [r7, #4]
 8000d06:	47a0      	blx	r4
 8000d08:	6178      	str	r0, [r7, #20]
  return ret;
 8000d0a:	697b      	ldr	r3, [r7, #20]
}
 8000d0c:	4618      	mov	r0, r3
 8000d0e:	371c      	adds	r7, #28
 8000d10:	46bd      	mov	sp, r7
 8000d12:	bd90      	pop	{r4, r7, pc}

08000d14 <ism330dhcx_xl_full_scale_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t ism330dhcx_xl_full_scale_set(ism330dhcx_ctx_t *ctx,
                                     ism330dhcx_fs_xl_t val)
{
 8000d14:	b580      	push	{r7, lr}
 8000d16:	b084      	sub	sp, #16
 8000d18:	af00      	add	r7, sp, #0
 8000d1a:	6078      	str	r0, [r7, #4]
 8000d1c:	460b      	mov	r3, r1
 8000d1e:	70fb      	strb	r3, [r7, #3]
  ism330dhcx_ctrl1_xl_t ctrl1_xl;
  int32_t ret;

  ret = ism330dhcx_read_reg(ctx, ISM330DHCX_CTRL1_XL, (uint8_t *)&ctrl1_xl, 1);
 8000d20:	f107 0208 	add.w	r2, r7, #8
 8000d24:	2301      	movs	r3, #1
 8000d26:	2110      	movs	r1, #16
 8000d28:	6878      	ldr	r0, [r7, #4]
 8000d2a:	f7ff ffc3 	bl	8000cb4 <ism330dhcx_read_reg>
 8000d2e:	60f8      	str	r0, [r7, #12]
  if (ret == 0) {
 8000d30:	68fb      	ldr	r3, [r7, #12]
 8000d32:	2b00      	cmp	r3, #0
 8000d34:	d10f      	bne.n	8000d56 <ism330dhcx_xl_full_scale_set+0x42>
    ctrl1_xl.fs_xl = (uint8_t)val;
 8000d36:	78fb      	ldrb	r3, [r7, #3]
 8000d38:	f003 0303 	and.w	r3, r3, #3
 8000d3c:	b2da      	uxtb	r2, r3
 8000d3e:	7a3b      	ldrb	r3, [r7, #8]
 8000d40:	f362 0383 	bfi	r3, r2, #2, #2
 8000d44:	723b      	strb	r3, [r7, #8]
    ret = ism330dhcx_write_reg(ctx, ISM330DHCX_CTRL1_XL,
 8000d46:	f107 0208 	add.w	r2, r7, #8
 8000d4a:	2301      	movs	r3, #1
 8000d4c:	2110      	movs	r1, #16
 8000d4e:	6878      	ldr	r0, [r7, #4]
 8000d50:	f7ff ffc8 	bl	8000ce4 <ism330dhcx_write_reg>
 8000d54:	60f8      	str	r0, [r7, #12]
                               (uint8_t *)&ctrl1_xl, 1);
  }
  return ret;
 8000d56:	68fb      	ldr	r3, [r7, #12]
}
 8000d58:	4618      	mov	r0, r3
 8000d5a:	3710      	adds	r7, #16
 8000d5c:	46bd      	mov	sp, r7
 8000d5e:	bd80      	pop	{r7, pc}

08000d60 <ism330dhcx_xl_full_scale_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t ism330dhcx_xl_full_scale_get(ism330dhcx_ctx_t *ctx,
                                     ism330dhcx_fs_xl_t *val)
{
 8000d60:	b580      	push	{r7, lr}
 8000d62:	b084      	sub	sp, #16
 8000d64:	af00      	add	r7, sp, #0
 8000d66:	6078      	str	r0, [r7, #4]
 8000d68:	6039      	str	r1, [r7, #0]
  ism330dhcx_ctrl1_xl_t ctrl1_xl;
  int32_t ret;

  ret = ism330dhcx_read_reg(ctx, ISM330DHCX_CTRL1_XL, (uint8_t *)&ctrl1_xl, 1);
 8000d6a:	f107 0208 	add.w	r2, r7, #8
 8000d6e:	2301      	movs	r3, #1
 8000d70:	2110      	movs	r1, #16
 8000d72:	6878      	ldr	r0, [r7, #4]
 8000d74:	f7ff ff9e 	bl	8000cb4 <ism330dhcx_read_reg>
 8000d78:	60f8      	str	r0, [r7, #12]
  switch (ctrl1_xl.fs_xl) {
 8000d7a:	7a3b      	ldrb	r3, [r7, #8]
 8000d7c:	f3c3 0381 	ubfx	r3, r3, #2, #2
 8000d80:	b2db      	uxtb	r3, r3
 8000d82:	2b03      	cmp	r3, #3
 8000d84:	d81a      	bhi.n	8000dbc <ism330dhcx_xl_full_scale_get+0x5c>
 8000d86:	a201      	add	r2, pc, #4	; (adr r2, 8000d8c <ism330dhcx_xl_full_scale_get+0x2c>)
 8000d88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000d8c:	08000d9d 	.word	0x08000d9d
 8000d90:	08000da5 	.word	0x08000da5
 8000d94:	08000dad 	.word	0x08000dad
 8000d98:	08000db5 	.word	0x08000db5
    case ISM330DHCX_2g:
      *val = ISM330DHCX_2g;
 8000d9c:	683b      	ldr	r3, [r7, #0]
 8000d9e:	2200      	movs	r2, #0
 8000da0:	701a      	strb	r2, [r3, #0]
      break;
 8000da2:	e00f      	b.n	8000dc4 <ism330dhcx_xl_full_scale_get+0x64>
    case ISM330DHCX_16g:
      *val = ISM330DHCX_16g;
 8000da4:	683b      	ldr	r3, [r7, #0]
 8000da6:	2201      	movs	r2, #1
 8000da8:	701a      	strb	r2, [r3, #0]
      break;
 8000daa:	e00b      	b.n	8000dc4 <ism330dhcx_xl_full_scale_get+0x64>
    case ISM330DHCX_4g:
      *val = ISM330DHCX_4g;
 8000dac:	683b      	ldr	r3, [r7, #0]
 8000dae:	2202      	movs	r2, #2
 8000db0:	701a      	strb	r2, [r3, #0]
      break;
 8000db2:	e007      	b.n	8000dc4 <ism330dhcx_xl_full_scale_get+0x64>
    case ISM330DHCX_8g:
      *val = ISM330DHCX_8g;
 8000db4:	683b      	ldr	r3, [r7, #0]
 8000db6:	2203      	movs	r2, #3
 8000db8:	701a      	strb	r2, [r3, #0]
      break;
 8000dba:	e003      	b.n	8000dc4 <ism330dhcx_xl_full_scale_get+0x64>
    default:
      *val = ISM330DHCX_2g;
 8000dbc:	683b      	ldr	r3, [r7, #0]
 8000dbe:	2200      	movs	r2, #0
 8000dc0:	701a      	strb	r2, [r3, #0]
      break;
 8000dc2:	bf00      	nop
  }
  return ret;
 8000dc4:	68fb      	ldr	r3, [r7, #12]
}
 8000dc6:	4618      	mov	r0, r3
 8000dc8:	3710      	adds	r7, #16
 8000dca:	46bd      	mov	sp, r7
 8000dcc:	bd80      	pop	{r7, pc}
 8000dce:	bf00      	nop

08000dd0 <ism330dhcx_xl_data_rate_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t ism330dhcx_xl_data_rate_set(ism330dhcx_ctx_t *ctx,
                                    ism330dhcx_odr_xl_t val)
{
 8000dd0:	b580      	push	{r7, lr}
 8000dd2:	b086      	sub	sp, #24
 8000dd4:	af00      	add	r7, sp, #0
 8000dd6:	6078      	str	r0, [r7, #4]
 8000dd8:	460b      	mov	r3, r1
 8000dda:	70fb      	strb	r3, [r7, #3]
  ism330dhcx_odr_xl_t odr_xl =  val;
 8000ddc:	78fb      	ldrb	r3, [r7, #3]
 8000dde:	75fb      	strb	r3, [r7, #23]
  ism330dhcx_mlc_odr_t mlc_odr;
  ism330dhcx_ctrl1_xl_t ctrl1_xl;
  int32_t ret;

  /* Check the Finite State Machine data rate constraints */
  ret =  ism330dhcx_fsm_enable_get(ctx, &fsm_enable);
 8000de0:	f107 030c 	add.w	r3, r7, #12
 8000de4:	4619      	mov	r1, r3
 8000de6:	6878      	ldr	r0, [r7, #4]
 8000de8:	f000 fc13 	bl	8001612 <ism330dhcx_fsm_enable_get>
 8000dec:	6138      	str	r0, [r7, #16]
  if (ret == 0) {
 8000dee:	693b      	ldr	r3, [r7, #16]
 8000df0:	2b00      	cmp	r3, #0
 8000df2:	f040 80c4 	bne.w	8000f7e <ism330dhcx_xl_data_rate_set+0x1ae>
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 8000df6:	7b3b      	ldrb	r3, [r7, #12]
 8000df8:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8000dfc:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm2_en  |
 8000dfe:	7b3b      	ldrb	r3, [r7, #12]
 8000e00:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8000e04:	b2db      	uxtb	r3, r3
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 8000e06:	4313      	orrs	r3, r2
 8000e08:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm3_en  |
 8000e0a:	7b3b      	ldrb	r3, [r7, #12]
 8000e0c:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8000e10:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm2_en  |
 8000e12:	4313      	orrs	r3, r2
 8000e14:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm4_en  |
 8000e16:	7b3b      	ldrb	r3, [r7, #12]
 8000e18:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8000e1c:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm3_en  |
 8000e1e:	4313      	orrs	r3, r2
 8000e20:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm5_en  |
 8000e22:	7b3b      	ldrb	r3, [r7, #12]
 8000e24:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8000e28:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm4_en  |
 8000e2a:	4313      	orrs	r3, r2
 8000e2c:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm6_en  |
 8000e2e:	7b3b      	ldrb	r3, [r7, #12]
 8000e30:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8000e34:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm5_en  |
 8000e36:	4313      	orrs	r3, r2
 8000e38:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm7_en  |
 8000e3a:	7b3b      	ldrb	r3, [r7, #12]
 8000e3c:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8000e40:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm6_en  |
 8000e42:	4313      	orrs	r3, r2
 8000e44:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm8_en  |
 8000e46:	7b3b      	ldrb	r3, [r7, #12]
 8000e48:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8000e4c:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm7_en  |
 8000e4e:	4313      	orrs	r3, r2
 8000e50:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm9_en  |
 8000e52:	7b7b      	ldrb	r3, [r7, #13]
 8000e54:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8000e58:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm8_en  |
 8000e5a:	4313      	orrs	r3, r2
 8000e5c:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm10_en |
 8000e5e:	7b7b      	ldrb	r3, [r7, #13]
 8000e60:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8000e64:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm9_en  |
 8000e66:	4313      	orrs	r3, r2
 8000e68:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm11_en |
 8000e6a:	7b7b      	ldrb	r3, [r7, #13]
 8000e6c:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8000e70:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm10_en |
 8000e72:	4313      	orrs	r3, r2
 8000e74:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm12_en |
 8000e76:	7b7b      	ldrb	r3, [r7, #13]
 8000e78:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8000e7c:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm11_en |
 8000e7e:	4313      	orrs	r3, r2
 8000e80:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm13_en |
 8000e82:	7b7b      	ldrb	r3, [r7, #13]
 8000e84:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8000e88:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm12_en |
 8000e8a:	4313      	orrs	r3, r2
 8000e8c:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm14_en |
 8000e8e:	7b7b      	ldrb	r3, [r7, #13]
 8000e90:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8000e94:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm13_en |
 8000e96:	4313      	orrs	r3, r2
 8000e98:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm15_en |
 8000e9a:	7b7b      	ldrb	r3, [r7, #13]
 8000e9c:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8000ea0:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm14_en |
 8000ea2:	4313      	orrs	r3, r2
 8000ea4:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm16_en) == PROPERTY_ENABLE) {
 8000ea6:	7b7b      	ldrb	r3, [r7, #13]
 8000ea8:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8000eac:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm15_en |
 8000eae:	4313      	orrs	r3, r2
 8000eb0:	b2db      	uxtb	r3, r3
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 8000eb2:	2b01      	cmp	r3, #1
 8000eb4:	d163      	bne.n	8000f7e <ism330dhcx_xl_data_rate_set+0x1ae>

      ret =  ism330dhcx_fsm_data_rate_get(ctx, &fsm_odr);
 8000eb6:	f107 030b 	add.w	r3, r7, #11
 8000eba:	4619      	mov	r1, r3
 8000ebc:	6878      	ldr	r0, [r7, #4]
 8000ebe:	f000 fbd5 	bl	800166c <ism330dhcx_fsm_data_rate_get>
 8000ec2:	6138      	str	r0, [r7, #16]
      if (ret == 0) {
 8000ec4:	693b      	ldr	r3, [r7, #16]
 8000ec6:	2b00      	cmp	r3, #0
 8000ec8:	d159      	bne.n	8000f7e <ism330dhcx_xl_data_rate_set+0x1ae>
        switch (fsm_odr) {
 8000eca:	7afb      	ldrb	r3, [r7, #11]
 8000ecc:	2b03      	cmp	r3, #3
 8000ece:	d853      	bhi.n	8000f78 <ism330dhcx_xl_data_rate_set+0x1a8>
 8000ed0:	a201      	add	r2, pc, #4	; (adr r2, 8000ed8 <ism330dhcx_xl_data_rate_set+0x108>)
 8000ed2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ed6:	bf00      	nop
 8000ed8:	08000ee9 	.word	0x08000ee9
 8000edc:	08000efb 	.word	0x08000efb
 8000ee0:	08000f19 	.word	0x08000f19
 8000ee4:	08000f43 	.word	0x08000f43
          case ISM330DHCX_ODR_FSM_12Hz5:

            if (val == ISM330DHCX_XL_ODR_OFF) {
 8000ee8:	78fb      	ldrb	r3, [r7, #3]
 8000eea:	2b00      	cmp	r3, #0
 8000eec:	d102      	bne.n	8000ef4 <ism330dhcx_xl_data_rate_set+0x124>
              odr_xl = ISM330DHCX_XL_ODR_12Hz5;
 8000eee:	2301      	movs	r3, #1
 8000ef0:	75fb      	strb	r3, [r7, #23]

            } else {
              odr_xl = val;
            }
            break;
 8000ef2:	e045      	b.n	8000f80 <ism330dhcx_xl_data_rate_set+0x1b0>
              odr_xl = val;
 8000ef4:	78fb      	ldrb	r3, [r7, #3]
 8000ef6:	75fb      	strb	r3, [r7, #23]
            break;
 8000ef8:	e042      	b.n	8000f80 <ism330dhcx_xl_data_rate_set+0x1b0>
          case ISM330DHCX_ODR_FSM_26Hz:

            if (val == ISM330DHCX_XL_ODR_OFF) {
 8000efa:	78fb      	ldrb	r3, [r7, #3]
 8000efc:	2b00      	cmp	r3, #0
 8000efe:	d102      	bne.n	8000f06 <ism330dhcx_xl_data_rate_set+0x136>
              odr_xl = ISM330DHCX_XL_ODR_26Hz;
 8000f00:	2302      	movs	r3, #2
 8000f02:	75fb      	strb	r3, [r7, #23]
              odr_xl = ISM330DHCX_XL_ODR_26Hz;

            } else {
              odr_xl = val;
            }
            break;
 8000f04:	e03c      	b.n	8000f80 <ism330dhcx_xl_data_rate_set+0x1b0>
            } else if (val == ISM330DHCX_XL_ODR_12Hz5) {
 8000f06:	78fb      	ldrb	r3, [r7, #3]
 8000f08:	2b01      	cmp	r3, #1
 8000f0a:	d102      	bne.n	8000f12 <ism330dhcx_xl_data_rate_set+0x142>
              odr_xl = ISM330DHCX_XL_ODR_26Hz;
 8000f0c:	2302      	movs	r3, #2
 8000f0e:	75fb      	strb	r3, [r7, #23]
            break;
 8000f10:	e036      	b.n	8000f80 <ism330dhcx_xl_data_rate_set+0x1b0>
              odr_xl = val;
 8000f12:	78fb      	ldrb	r3, [r7, #3]
 8000f14:	75fb      	strb	r3, [r7, #23]
            break;
 8000f16:	e033      	b.n	8000f80 <ism330dhcx_xl_data_rate_set+0x1b0>
          case ISM330DHCX_ODR_FSM_52Hz:

            if (val == ISM330DHCX_XL_ODR_OFF) {
 8000f18:	78fb      	ldrb	r3, [r7, #3]
 8000f1a:	2b00      	cmp	r3, #0
 8000f1c:	d102      	bne.n	8000f24 <ism330dhcx_xl_data_rate_set+0x154>
              odr_xl = ISM330DHCX_XL_ODR_52Hz;
 8000f1e:	2303      	movs	r3, #3
 8000f20:	75fb      	strb	r3, [r7, #23]
              odr_xl = ISM330DHCX_XL_ODR_52Hz;

            } else {
              odr_xl = val;
            }
            break;
 8000f22:	e02d      	b.n	8000f80 <ism330dhcx_xl_data_rate_set+0x1b0>
            } else if (val == ISM330DHCX_XL_ODR_12Hz5) {
 8000f24:	78fb      	ldrb	r3, [r7, #3]
 8000f26:	2b01      	cmp	r3, #1
 8000f28:	d102      	bne.n	8000f30 <ism330dhcx_xl_data_rate_set+0x160>
              odr_xl = ISM330DHCX_XL_ODR_52Hz;
 8000f2a:	2303      	movs	r3, #3
 8000f2c:	75fb      	strb	r3, [r7, #23]
            break;
 8000f2e:	e027      	b.n	8000f80 <ism330dhcx_xl_data_rate_set+0x1b0>
            } else if (val == ISM330DHCX_XL_ODR_26Hz) {
 8000f30:	78fb      	ldrb	r3, [r7, #3]
 8000f32:	2b02      	cmp	r3, #2
 8000f34:	d102      	bne.n	8000f3c <ism330dhcx_xl_data_rate_set+0x16c>
              odr_xl = ISM330DHCX_XL_ODR_52Hz;
 8000f36:	2303      	movs	r3, #3
 8000f38:	75fb      	strb	r3, [r7, #23]
            break;
 8000f3a:	e021      	b.n	8000f80 <ism330dhcx_xl_data_rate_set+0x1b0>
              odr_xl = val;
 8000f3c:	78fb      	ldrb	r3, [r7, #3]
 8000f3e:	75fb      	strb	r3, [r7, #23]
            break;
 8000f40:	e01e      	b.n	8000f80 <ism330dhcx_xl_data_rate_set+0x1b0>
          case ISM330DHCX_ODR_FSM_104Hz:

            if (val == ISM330DHCX_XL_ODR_OFF) {
 8000f42:	78fb      	ldrb	r3, [r7, #3]
 8000f44:	2b00      	cmp	r3, #0
 8000f46:	d102      	bne.n	8000f4e <ism330dhcx_xl_data_rate_set+0x17e>
              odr_xl = ISM330DHCX_XL_ODR_104Hz;
 8000f48:	2304      	movs	r3, #4
 8000f4a:	75fb      	strb	r3, [r7, #23]
              odr_xl = ISM330DHCX_XL_ODR_104Hz;

            } else {
              odr_xl = val;
            }
            break;
 8000f4c:	e018      	b.n	8000f80 <ism330dhcx_xl_data_rate_set+0x1b0>
            } else if (val == ISM330DHCX_XL_ODR_12Hz5) {
 8000f4e:	78fb      	ldrb	r3, [r7, #3]
 8000f50:	2b01      	cmp	r3, #1
 8000f52:	d102      	bne.n	8000f5a <ism330dhcx_xl_data_rate_set+0x18a>
              odr_xl = ISM330DHCX_XL_ODR_104Hz;
 8000f54:	2304      	movs	r3, #4
 8000f56:	75fb      	strb	r3, [r7, #23]
            break;
 8000f58:	e012      	b.n	8000f80 <ism330dhcx_xl_data_rate_set+0x1b0>
            } else if (val == ISM330DHCX_XL_ODR_26Hz) {
 8000f5a:	78fb      	ldrb	r3, [r7, #3]
 8000f5c:	2b02      	cmp	r3, #2
 8000f5e:	d102      	bne.n	8000f66 <ism330dhcx_xl_data_rate_set+0x196>
              odr_xl = ISM330DHCX_XL_ODR_104Hz;
 8000f60:	2304      	movs	r3, #4
 8000f62:	75fb      	strb	r3, [r7, #23]
            break;
 8000f64:	e00c      	b.n	8000f80 <ism330dhcx_xl_data_rate_set+0x1b0>
            } else if (val == ISM330DHCX_XL_ODR_52Hz) {
 8000f66:	78fb      	ldrb	r3, [r7, #3]
 8000f68:	2b03      	cmp	r3, #3
 8000f6a:	d102      	bne.n	8000f72 <ism330dhcx_xl_data_rate_set+0x1a2>
              odr_xl = ISM330DHCX_XL_ODR_104Hz;
 8000f6c:	2304      	movs	r3, #4
 8000f6e:	75fb      	strb	r3, [r7, #23]
            break;
 8000f70:	e006      	b.n	8000f80 <ism330dhcx_xl_data_rate_set+0x1b0>
              odr_xl = val;
 8000f72:	78fb      	ldrb	r3, [r7, #3]
 8000f74:	75fb      	strb	r3, [r7, #23]
            break;
 8000f76:	e003      	b.n	8000f80 <ism330dhcx_xl_data_rate_set+0x1b0>
          default:
            odr_xl = val;
 8000f78:	78fb      	ldrb	r3, [r7, #3]
 8000f7a:	75fb      	strb	r3, [r7, #23]
            break;
 8000f7c:	e000      	b.n	8000f80 <ism330dhcx_xl_data_rate_set+0x1b0>
        }
      }
 8000f7e:	bf00      	nop
    }
  }

  /* Check the Machine Learning Core data rate constraints */
  mlc_enable = PROPERTY_DISABLE;
 8000f80:	2300      	movs	r3, #0
 8000f82:	72bb      	strb	r3, [r7, #10]
  if (ret == 0) {
 8000f84:	693b      	ldr	r3, [r7, #16]
 8000f86:	2b00      	cmp	r3, #0
 8000f88:	d16d      	bne.n	8001066 <ism330dhcx_xl_data_rate_set+0x296>
    ret =  ism330dhcx_mlc_get(ctx, &mlc_enable);
 8000f8a:	f107 030a 	add.w	r3, r7, #10
 8000f8e:	4619      	mov	r1, r3
 8000f90:	6878      	ldr	r0, [r7, #4]
 8000f92:	f000 fbb3 	bl	80016fc <ism330dhcx_mlc_get>
 8000f96:	6138      	str	r0, [r7, #16]
    if (mlc_enable == PROPERTY_ENABLE) {
 8000f98:	7abb      	ldrb	r3, [r7, #10]
 8000f9a:	2b01      	cmp	r3, #1
 8000f9c:	d163      	bne.n	8001066 <ism330dhcx_xl_data_rate_set+0x296>

      ret =  ism330dhcx_mlc_data_rate_get(ctx, &mlc_odr);
 8000f9e:	f107 0309 	add.w	r3, r7, #9
 8000fa2:	4619      	mov	r1, r3
 8000fa4:	6878      	ldr	r0, [r7, #4]
 8000fa6:	f000 fbd3 	bl	8001750 <ism330dhcx_mlc_data_rate_get>
 8000faa:	6138      	str	r0, [r7, #16]
      if (ret == 0) {
 8000fac:	693b      	ldr	r3, [r7, #16]
 8000fae:	2b00      	cmp	r3, #0
 8000fb0:	d159      	bne.n	8001066 <ism330dhcx_xl_data_rate_set+0x296>
        switch (mlc_odr) {
 8000fb2:	7a7b      	ldrb	r3, [r7, #9]
 8000fb4:	2b03      	cmp	r3, #3
 8000fb6:	d853      	bhi.n	8001060 <ism330dhcx_xl_data_rate_set+0x290>
 8000fb8:	a201      	add	r2, pc, #4	; (adr r2, 8000fc0 <ism330dhcx_xl_data_rate_set+0x1f0>)
 8000fba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000fbe:	bf00      	nop
 8000fc0:	08000fd1 	.word	0x08000fd1
 8000fc4:	08000fe3 	.word	0x08000fe3
 8000fc8:	08001001 	.word	0x08001001
 8000fcc:	0800102b 	.word	0x0800102b
          case ISM330DHCX_ODR_PRGS_12Hz5:

            if (val == ISM330DHCX_XL_ODR_OFF) {
 8000fd0:	78fb      	ldrb	r3, [r7, #3]
 8000fd2:	2b00      	cmp	r3, #0
 8000fd4:	d102      	bne.n	8000fdc <ism330dhcx_xl_data_rate_set+0x20c>
              odr_xl = ISM330DHCX_XL_ODR_12Hz5;
 8000fd6:	2301      	movs	r3, #1
 8000fd8:	75fb      	strb	r3, [r7, #23]

            } else {
              odr_xl = val;
            }
            break;
 8000fda:	e045      	b.n	8001068 <ism330dhcx_xl_data_rate_set+0x298>
              odr_xl = val;
 8000fdc:	78fb      	ldrb	r3, [r7, #3]
 8000fde:	75fb      	strb	r3, [r7, #23]
            break;
 8000fe0:	e042      	b.n	8001068 <ism330dhcx_xl_data_rate_set+0x298>
          case ISM330DHCX_ODR_PRGS_26Hz:
            if (val == ISM330DHCX_XL_ODR_OFF) {
 8000fe2:	78fb      	ldrb	r3, [r7, #3]
 8000fe4:	2b00      	cmp	r3, #0
 8000fe6:	d102      	bne.n	8000fee <ism330dhcx_xl_data_rate_set+0x21e>
              odr_xl = ISM330DHCX_XL_ODR_26Hz;
 8000fe8:	2302      	movs	r3, #2
 8000fea:	75fb      	strb	r3, [r7, #23]
              odr_xl = ISM330DHCX_XL_ODR_26Hz;

            } else {
              odr_xl = val;
            }
            break;
 8000fec:	e03c      	b.n	8001068 <ism330dhcx_xl_data_rate_set+0x298>
            } else if (val == ISM330DHCX_XL_ODR_12Hz5) {
 8000fee:	78fb      	ldrb	r3, [r7, #3]
 8000ff0:	2b01      	cmp	r3, #1
 8000ff2:	d102      	bne.n	8000ffa <ism330dhcx_xl_data_rate_set+0x22a>
              odr_xl = ISM330DHCX_XL_ODR_26Hz;
 8000ff4:	2302      	movs	r3, #2
 8000ff6:	75fb      	strb	r3, [r7, #23]
            break;
 8000ff8:	e036      	b.n	8001068 <ism330dhcx_xl_data_rate_set+0x298>
              odr_xl = val;
 8000ffa:	78fb      	ldrb	r3, [r7, #3]
 8000ffc:	75fb      	strb	r3, [r7, #23]
            break;
 8000ffe:	e033      	b.n	8001068 <ism330dhcx_xl_data_rate_set+0x298>
          case ISM330DHCX_ODR_PRGS_52Hz:

            if (val == ISM330DHCX_XL_ODR_OFF) {
 8001000:	78fb      	ldrb	r3, [r7, #3]
 8001002:	2b00      	cmp	r3, #0
 8001004:	d102      	bne.n	800100c <ism330dhcx_xl_data_rate_set+0x23c>
              odr_xl = ISM330DHCX_XL_ODR_52Hz;
 8001006:	2303      	movs	r3, #3
 8001008:	75fb      	strb	r3, [r7, #23]
              odr_xl = ISM330DHCX_XL_ODR_52Hz;

            } else {
              odr_xl = val;
            }
            break;
 800100a:	e02d      	b.n	8001068 <ism330dhcx_xl_data_rate_set+0x298>
            } else if (val == ISM330DHCX_XL_ODR_12Hz5) {
 800100c:	78fb      	ldrb	r3, [r7, #3]
 800100e:	2b01      	cmp	r3, #1
 8001010:	d102      	bne.n	8001018 <ism330dhcx_xl_data_rate_set+0x248>
              odr_xl = ISM330DHCX_XL_ODR_52Hz;
 8001012:	2303      	movs	r3, #3
 8001014:	75fb      	strb	r3, [r7, #23]
            break;
 8001016:	e027      	b.n	8001068 <ism330dhcx_xl_data_rate_set+0x298>
            } else if (val == ISM330DHCX_XL_ODR_26Hz) {
 8001018:	78fb      	ldrb	r3, [r7, #3]
 800101a:	2b02      	cmp	r3, #2
 800101c:	d102      	bne.n	8001024 <ism330dhcx_xl_data_rate_set+0x254>
              odr_xl = ISM330DHCX_XL_ODR_52Hz;
 800101e:	2303      	movs	r3, #3
 8001020:	75fb      	strb	r3, [r7, #23]
            break;
 8001022:	e021      	b.n	8001068 <ism330dhcx_xl_data_rate_set+0x298>
              odr_xl = val;
 8001024:	78fb      	ldrb	r3, [r7, #3]
 8001026:	75fb      	strb	r3, [r7, #23]
            break;
 8001028:	e01e      	b.n	8001068 <ism330dhcx_xl_data_rate_set+0x298>
          case ISM330DHCX_ODR_PRGS_104Hz:
            if (val == ISM330DHCX_XL_ODR_OFF) {
 800102a:	78fb      	ldrb	r3, [r7, #3]
 800102c:	2b00      	cmp	r3, #0
 800102e:	d102      	bne.n	8001036 <ism330dhcx_xl_data_rate_set+0x266>
              odr_xl = ISM330DHCX_XL_ODR_104Hz;
 8001030:	2304      	movs	r3, #4
 8001032:	75fb      	strb	r3, [r7, #23]
              odr_xl = ISM330DHCX_XL_ODR_104Hz;

            } else {
              odr_xl = val;
            }
            break;
 8001034:	e018      	b.n	8001068 <ism330dhcx_xl_data_rate_set+0x298>
            } else if (val == ISM330DHCX_XL_ODR_12Hz5) {
 8001036:	78fb      	ldrb	r3, [r7, #3]
 8001038:	2b01      	cmp	r3, #1
 800103a:	d102      	bne.n	8001042 <ism330dhcx_xl_data_rate_set+0x272>
              odr_xl = ISM330DHCX_XL_ODR_104Hz;
 800103c:	2304      	movs	r3, #4
 800103e:	75fb      	strb	r3, [r7, #23]
            break;
 8001040:	e012      	b.n	8001068 <ism330dhcx_xl_data_rate_set+0x298>
            } else if (val == ISM330DHCX_XL_ODR_26Hz) {
 8001042:	78fb      	ldrb	r3, [r7, #3]
 8001044:	2b02      	cmp	r3, #2
 8001046:	d102      	bne.n	800104e <ism330dhcx_xl_data_rate_set+0x27e>
              odr_xl = ISM330DHCX_XL_ODR_104Hz;
 8001048:	2304      	movs	r3, #4
 800104a:	75fb      	strb	r3, [r7, #23]
            break;
 800104c:	e00c      	b.n	8001068 <ism330dhcx_xl_data_rate_set+0x298>
            } else if (val == ISM330DHCX_XL_ODR_52Hz) {
 800104e:	78fb      	ldrb	r3, [r7, #3]
 8001050:	2b03      	cmp	r3, #3
 8001052:	d102      	bne.n	800105a <ism330dhcx_xl_data_rate_set+0x28a>
              odr_xl = ISM330DHCX_XL_ODR_104Hz;
 8001054:	2304      	movs	r3, #4
 8001056:	75fb      	strb	r3, [r7, #23]
            break;
 8001058:	e006      	b.n	8001068 <ism330dhcx_xl_data_rate_set+0x298>
              odr_xl = val;
 800105a:	78fb      	ldrb	r3, [r7, #3]
 800105c:	75fb      	strb	r3, [r7, #23]
            break;
 800105e:	e003      	b.n	8001068 <ism330dhcx_xl_data_rate_set+0x298>
          default:
            odr_xl = val;
 8001060:	78fb      	ldrb	r3, [r7, #3]
 8001062:	75fb      	strb	r3, [r7, #23]
            break;
 8001064:	e000      	b.n	8001068 <ism330dhcx_xl_data_rate_set+0x298>
        }
      }
 8001066:	bf00      	nop
    }
  }
  if (ret == 0) {
 8001068:	693b      	ldr	r3, [r7, #16]
 800106a:	2b00      	cmp	r3, #0
 800106c:	d107      	bne.n	800107e <ism330dhcx_xl_data_rate_set+0x2ae>
    ret = ism330dhcx_read_reg(ctx, ISM330DHCX_CTRL1_XL,
 800106e:	f107 0208 	add.w	r2, r7, #8
 8001072:	2301      	movs	r3, #1
 8001074:	2110      	movs	r1, #16
 8001076:	6878      	ldr	r0, [r7, #4]
 8001078:	f7ff fe1c 	bl	8000cb4 <ism330dhcx_read_reg>
 800107c:	6138      	str	r0, [r7, #16]
                              (uint8_t *)&ctrl1_xl, 1);
  }
  if (ret == 0) {
 800107e:	693b      	ldr	r3, [r7, #16]
 8001080:	2b00      	cmp	r3, #0
 8001082:	d10f      	bne.n	80010a4 <ism330dhcx_xl_data_rate_set+0x2d4>
    ctrl1_xl.odr_xl = (uint8_t)odr_xl;
 8001084:	7dfb      	ldrb	r3, [r7, #23]
 8001086:	f003 030f 	and.w	r3, r3, #15
 800108a:	b2da      	uxtb	r2, r3
 800108c:	7a3b      	ldrb	r3, [r7, #8]
 800108e:	f362 1307 	bfi	r3, r2, #4, #4
 8001092:	723b      	strb	r3, [r7, #8]
    ret = ism330dhcx_write_reg(ctx, ISM330DHCX_CTRL1_XL,
 8001094:	f107 0208 	add.w	r2, r7, #8
 8001098:	2301      	movs	r3, #1
 800109a:	2110      	movs	r1, #16
 800109c:	6878      	ldr	r0, [r7, #4]
 800109e:	f7ff fe21 	bl	8000ce4 <ism330dhcx_write_reg>
 80010a2:	6138      	str	r0, [r7, #16]
                               (uint8_t *)&ctrl1_xl, 1);
  }
  return ret;
 80010a4:	693b      	ldr	r3, [r7, #16]
}
 80010a6:	4618      	mov	r0, r3
 80010a8:	3718      	adds	r7, #24
 80010aa:	46bd      	mov	sp, r7
 80010ac:	bd80      	pop	{r7, pc}
 80010ae:	bf00      	nop

080010b0 <ism330dhcx_gy_full_scale_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t ism330dhcx_gy_full_scale_set(ism330dhcx_ctx_t *ctx,
                                     ism330dhcx_fs_g_t val)
{
 80010b0:	b580      	push	{r7, lr}
 80010b2:	b084      	sub	sp, #16
 80010b4:	af00      	add	r7, sp, #0
 80010b6:	6078      	str	r0, [r7, #4]
 80010b8:	460b      	mov	r3, r1
 80010ba:	70fb      	strb	r3, [r7, #3]
  ism330dhcx_ctrl2_g_t ctrl2_g;
  int32_t ret;

  ret = ism330dhcx_read_reg(ctx, ISM330DHCX_CTRL2_G, (uint8_t *)&ctrl2_g, 1);
 80010bc:	f107 0208 	add.w	r2, r7, #8
 80010c0:	2301      	movs	r3, #1
 80010c2:	2111      	movs	r1, #17
 80010c4:	6878      	ldr	r0, [r7, #4]
 80010c6:	f7ff fdf5 	bl	8000cb4 <ism330dhcx_read_reg>
 80010ca:	60f8      	str	r0, [r7, #12]
  if (ret == 0) {
 80010cc:	68fb      	ldr	r3, [r7, #12]
 80010ce:	2b00      	cmp	r3, #0
 80010d0:	d10f      	bne.n	80010f2 <ism330dhcx_gy_full_scale_set+0x42>
    ctrl2_g.fs_g = (uint8_t)val;
 80010d2:	78fb      	ldrb	r3, [r7, #3]
 80010d4:	f003 030f 	and.w	r3, r3, #15
 80010d8:	b2da      	uxtb	r2, r3
 80010da:	7a3b      	ldrb	r3, [r7, #8]
 80010dc:	f362 0303 	bfi	r3, r2, #0, #4
 80010e0:	723b      	strb	r3, [r7, #8]
    ret = ism330dhcx_write_reg(ctx, ISM330DHCX_CTRL2_G, (uint8_t *)&ctrl2_g, 1);
 80010e2:	f107 0208 	add.w	r2, r7, #8
 80010e6:	2301      	movs	r3, #1
 80010e8:	2111      	movs	r1, #17
 80010ea:	6878      	ldr	r0, [r7, #4]
 80010ec:	f7ff fdfa 	bl	8000ce4 <ism330dhcx_write_reg>
 80010f0:	60f8      	str	r0, [r7, #12]
  }
  return ret;
 80010f2:	68fb      	ldr	r3, [r7, #12]
}
 80010f4:	4618      	mov	r0, r3
 80010f6:	3710      	adds	r7, #16
 80010f8:	46bd      	mov	sp, r7
 80010fa:	bd80      	pop	{r7, pc}

080010fc <ism330dhcx_gy_data_rate_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t ism330dhcx_gy_data_rate_set(ism330dhcx_ctx_t *ctx,
                                    ism330dhcx_odr_g_t val)
{
 80010fc:	b580      	push	{r7, lr}
 80010fe:	b086      	sub	sp, #24
 8001100:	af00      	add	r7, sp, #0
 8001102:	6078      	str	r0, [r7, #4]
 8001104:	460b      	mov	r3, r1
 8001106:	70fb      	strb	r3, [r7, #3]
  ism330dhcx_odr_g_t odr_gy =  val;
 8001108:	78fb      	ldrb	r3, [r7, #3]
 800110a:	75fb      	strb	r3, [r7, #23]
  ism330dhcx_mlc_odr_t mlc_odr;
  ism330dhcx_ctrl2_g_t ctrl2_g;
  int32_t ret;

  /* Check the Finite State Machine data rate constraints */
  ret =  ism330dhcx_fsm_enable_get(ctx, &fsm_enable);
 800110c:	f107 030c 	add.w	r3, r7, #12
 8001110:	4619      	mov	r1, r3
 8001112:	6878      	ldr	r0, [r7, #4]
 8001114:	f000 fa7d 	bl	8001612 <ism330dhcx_fsm_enable_get>
 8001118:	6138      	str	r0, [r7, #16]
  if (ret == 0) {
 800111a:	693b      	ldr	r3, [r7, #16]
 800111c:	2b00      	cmp	r3, #0
 800111e:	f040 80c4 	bne.w	80012aa <ism330dhcx_gy_data_rate_set+0x1ae>
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 8001122:	7b3b      	ldrb	r3, [r7, #12]
 8001124:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8001128:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm2_en  |
 800112a:	7b3b      	ldrb	r3, [r7, #12]
 800112c:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8001130:	b2db      	uxtb	r3, r3
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 8001132:	4313      	orrs	r3, r2
 8001134:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm3_en  |
 8001136:	7b3b      	ldrb	r3, [r7, #12]
 8001138:	f3c3 0380 	ubfx	r3, r3, #2, #1
 800113c:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm2_en  |
 800113e:	4313      	orrs	r3, r2
 8001140:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm4_en  |
 8001142:	7b3b      	ldrb	r3, [r7, #12]
 8001144:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8001148:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm3_en  |
 800114a:	4313      	orrs	r3, r2
 800114c:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm5_en  |
 800114e:	7b3b      	ldrb	r3, [r7, #12]
 8001150:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8001154:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm4_en  |
 8001156:	4313      	orrs	r3, r2
 8001158:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm6_en  |
 800115a:	7b3b      	ldrb	r3, [r7, #12]
 800115c:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8001160:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm5_en  |
 8001162:	4313      	orrs	r3, r2
 8001164:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm7_en  |
 8001166:	7b3b      	ldrb	r3, [r7, #12]
 8001168:	f3c3 1380 	ubfx	r3, r3, #6, #1
 800116c:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm6_en  |
 800116e:	4313      	orrs	r3, r2
 8001170:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm8_en  |
 8001172:	7b3b      	ldrb	r3, [r7, #12]
 8001174:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8001178:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm7_en  |
 800117a:	4313      	orrs	r3, r2
 800117c:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm9_en  |
 800117e:	7b7b      	ldrb	r3, [r7, #13]
 8001180:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8001184:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm8_en  |
 8001186:	4313      	orrs	r3, r2
 8001188:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm10_en |
 800118a:	7b7b      	ldrb	r3, [r7, #13]
 800118c:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8001190:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm9_en  |
 8001192:	4313      	orrs	r3, r2
 8001194:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm11_en |
 8001196:	7b7b      	ldrb	r3, [r7, #13]
 8001198:	f3c3 0380 	ubfx	r3, r3, #2, #1
 800119c:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm10_en |
 800119e:	4313      	orrs	r3, r2
 80011a0:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm12_en |
 80011a2:	7b7b      	ldrb	r3, [r7, #13]
 80011a4:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 80011a8:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm11_en |
 80011aa:	4313      	orrs	r3, r2
 80011ac:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm13_en |
 80011ae:	7b7b      	ldrb	r3, [r7, #13]
 80011b0:	f3c3 1300 	ubfx	r3, r3, #4, #1
 80011b4:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm12_en |
 80011b6:	4313      	orrs	r3, r2
 80011b8:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm14_en |
 80011ba:	7b7b      	ldrb	r3, [r7, #13]
 80011bc:	f3c3 1340 	ubfx	r3, r3, #5, #1
 80011c0:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm13_en |
 80011c2:	4313      	orrs	r3, r2
 80011c4:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm15_en |
 80011c6:	7b7b      	ldrb	r3, [r7, #13]
 80011c8:	f3c3 1380 	ubfx	r3, r3, #6, #1
 80011cc:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm14_en |
 80011ce:	4313      	orrs	r3, r2
 80011d0:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm16_en) == PROPERTY_ENABLE) {
 80011d2:	7b7b      	ldrb	r3, [r7, #13]
 80011d4:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 80011d8:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm15_en |
 80011da:	4313      	orrs	r3, r2
 80011dc:	b2db      	uxtb	r3, r3
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 80011de:	2b01      	cmp	r3, #1
 80011e0:	d163      	bne.n	80012aa <ism330dhcx_gy_data_rate_set+0x1ae>

      ret =  ism330dhcx_fsm_data_rate_get(ctx, &fsm_odr);
 80011e2:	f107 030b 	add.w	r3, r7, #11
 80011e6:	4619      	mov	r1, r3
 80011e8:	6878      	ldr	r0, [r7, #4]
 80011ea:	f000 fa3f 	bl	800166c <ism330dhcx_fsm_data_rate_get>
 80011ee:	6138      	str	r0, [r7, #16]
      if (ret == 0) {
 80011f0:	693b      	ldr	r3, [r7, #16]
 80011f2:	2b00      	cmp	r3, #0
 80011f4:	d159      	bne.n	80012aa <ism330dhcx_gy_data_rate_set+0x1ae>
        switch (fsm_odr) {
 80011f6:	7afb      	ldrb	r3, [r7, #11]
 80011f8:	2b03      	cmp	r3, #3
 80011fa:	d853      	bhi.n	80012a4 <ism330dhcx_gy_data_rate_set+0x1a8>
 80011fc:	a201      	add	r2, pc, #4	; (adr r2, 8001204 <ism330dhcx_gy_data_rate_set+0x108>)
 80011fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001202:	bf00      	nop
 8001204:	08001215 	.word	0x08001215
 8001208:	08001227 	.word	0x08001227
 800120c:	08001245 	.word	0x08001245
 8001210:	0800126f 	.word	0x0800126f
          case ISM330DHCX_ODR_FSM_12Hz5:

            if (val == ISM330DHCX_GY_ODR_OFF) {
 8001214:	78fb      	ldrb	r3, [r7, #3]
 8001216:	2b00      	cmp	r3, #0
 8001218:	d102      	bne.n	8001220 <ism330dhcx_gy_data_rate_set+0x124>
              odr_gy = ISM330DHCX_GY_ODR_12Hz5;
 800121a:	2301      	movs	r3, #1
 800121c:	75fb      	strb	r3, [r7, #23]

            } else {
              odr_gy = val;
            }
            break;
 800121e:	e045      	b.n	80012ac <ism330dhcx_gy_data_rate_set+0x1b0>
              odr_gy = val;
 8001220:	78fb      	ldrb	r3, [r7, #3]
 8001222:	75fb      	strb	r3, [r7, #23]
            break;
 8001224:	e042      	b.n	80012ac <ism330dhcx_gy_data_rate_set+0x1b0>
          case ISM330DHCX_ODR_FSM_26Hz:

            if (val == ISM330DHCX_GY_ODR_OFF) {
 8001226:	78fb      	ldrb	r3, [r7, #3]
 8001228:	2b00      	cmp	r3, #0
 800122a:	d102      	bne.n	8001232 <ism330dhcx_gy_data_rate_set+0x136>
              odr_gy = ISM330DHCX_GY_ODR_26Hz;
 800122c:	2302      	movs	r3, #2
 800122e:	75fb      	strb	r3, [r7, #23]
              odr_gy = ISM330DHCX_GY_ODR_26Hz;

            } else {
              odr_gy = val;
            }
            break;
 8001230:	e03c      	b.n	80012ac <ism330dhcx_gy_data_rate_set+0x1b0>
            } else if (val == ISM330DHCX_GY_ODR_12Hz5) {
 8001232:	78fb      	ldrb	r3, [r7, #3]
 8001234:	2b01      	cmp	r3, #1
 8001236:	d102      	bne.n	800123e <ism330dhcx_gy_data_rate_set+0x142>
              odr_gy = ISM330DHCX_GY_ODR_26Hz;
 8001238:	2302      	movs	r3, #2
 800123a:	75fb      	strb	r3, [r7, #23]
            break;
 800123c:	e036      	b.n	80012ac <ism330dhcx_gy_data_rate_set+0x1b0>
              odr_gy = val;
 800123e:	78fb      	ldrb	r3, [r7, #3]
 8001240:	75fb      	strb	r3, [r7, #23]
            break;
 8001242:	e033      	b.n	80012ac <ism330dhcx_gy_data_rate_set+0x1b0>
          case ISM330DHCX_ODR_FSM_52Hz:

            if (val == ISM330DHCX_GY_ODR_OFF) {
 8001244:	78fb      	ldrb	r3, [r7, #3]
 8001246:	2b00      	cmp	r3, #0
 8001248:	d102      	bne.n	8001250 <ism330dhcx_gy_data_rate_set+0x154>
              odr_gy = ISM330DHCX_GY_ODR_52Hz;
 800124a:	2303      	movs	r3, #3
 800124c:	75fb      	strb	r3, [r7, #23]
              odr_gy = ISM330DHCX_GY_ODR_52Hz;

            } else {
              odr_gy = val;
            }
            break;
 800124e:	e02d      	b.n	80012ac <ism330dhcx_gy_data_rate_set+0x1b0>
            } else if (val == ISM330DHCX_GY_ODR_12Hz5) {
 8001250:	78fb      	ldrb	r3, [r7, #3]
 8001252:	2b01      	cmp	r3, #1
 8001254:	d102      	bne.n	800125c <ism330dhcx_gy_data_rate_set+0x160>
              odr_gy = ISM330DHCX_GY_ODR_52Hz;
 8001256:	2303      	movs	r3, #3
 8001258:	75fb      	strb	r3, [r7, #23]
            break;
 800125a:	e027      	b.n	80012ac <ism330dhcx_gy_data_rate_set+0x1b0>
            } else if (val == ISM330DHCX_GY_ODR_26Hz) {
 800125c:	78fb      	ldrb	r3, [r7, #3]
 800125e:	2b02      	cmp	r3, #2
 8001260:	d102      	bne.n	8001268 <ism330dhcx_gy_data_rate_set+0x16c>
              odr_gy = ISM330DHCX_GY_ODR_52Hz;
 8001262:	2303      	movs	r3, #3
 8001264:	75fb      	strb	r3, [r7, #23]
            break;
 8001266:	e021      	b.n	80012ac <ism330dhcx_gy_data_rate_set+0x1b0>
              odr_gy = val;
 8001268:	78fb      	ldrb	r3, [r7, #3]
 800126a:	75fb      	strb	r3, [r7, #23]
            break;
 800126c:	e01e      	b.n	80012ac <ism330dhcx_gy_data_rate_set+0x1b0>
          case ISM330DHCX_ODR_FSM_104Hz:

            if (val == ISM330DHCX_GY_ODR_OFF) {
 800126e:	78fb      	ldrb	r3, [r7, #3]
 8001270:	2b00      	cmp	r3, #0
 8001272:	d102      	bne.n	800127a <ism330dhcx_gy_data_rate_set+0x17e>
              odr_gy = ISM330DHCX_GY_ODR_104Hz;
 8001274:	2304      	movs	r3, #4
 8001276:	75fb      	strb	r3, [r7, #23]
              odr_gy = ISM330DHCX_GY_ODR_104Hz;

            } else {
              odr_gy = val;
            }
            break;
 8001278:	e018      	b.n	80012ac <ism330dhcx_gy_data_rate_set+0x1b0>
            } else if (val == ISM330DHCX_GY_ODR_12Hz5) {
 800127a:	78fb      	ldrb	r3, [r7, #3]
 800127c:	2b01      	cmp	r3, #1
 800127e:	d102      	bne.n	8001286 <ism330dhcx_gy_data_rate_set+0x18a>
              odr_gy = ISM330DHCX_GY_ODR_104Hz;
 8001280:	2304      	movs	r3, #4
 8001282:	75fb      	strb	r3, [r7, #23]
            break;
 8001284:	e012      	b.n	80012ac <ism330dhcx_gy_data_rate_set+0x1b0>
            } else if (val == ISM330DHCX_GY_ODR_26Hz) {
 8001286:	78fb      	ldrb	r3, [r7, #3]
 8001288:	2b02      	cmp	r3, #2
 800128a:	d102      	bne.n	8001292 <ism330dhcx_gy_data_rate_set+0x196>
              odr_gy = ISM330DHCX_GY_ODR_104Hz;
 800128c:	2304      	movs	r3, #4
 800128e:	75fb      	strb	r3, [r7, #23]
            break;
 8001290:	e00c      	b.n	80012ac <ism330dhcx_gy_data_rate_set+0x1b0>
            } else if (val == ISM330DHCX_GY_ODR_52Hz) {
 8001292:	78fb      	ldrb	r3, [r7, #3]
 8001294:	2b03      	cmp	r3, #3
 8001296:	d102      	bne.n	800129e <ism330dhcx_gy_data_rate_set+0x1a2>
              odr_gy = ISM330DHCX_GY_ODR_104Hz;
 8001298:	2304      	movs	r3, #4
 800129a:	75fb      	strb	r3, [r7, #23]
            break;
 800129c:	e006      	b.n	80012ac <ism330dhcx_gy_data_rate_set+0x1b0>
              odr_gy = val;
 800129e:	78fb      	ldrb	r3, [r7, #3]
 80012a0:	75fb      	strb	r3, [r7, #23]
            break;
 80012a2:	e003      	b.n	80012ac <ism330dhcx_gy_data_rate_set+0x1b0>
          default:
            odr_gy = val;
 80012a4:	78fb      	ldrb	r3, [r7, #3]
 80012a6:	75fb      	strb	r3, [r7, #23]
            break;
 80012a8:	e000      	b.n	80012ac <ism330dhcx_gy_data_rate_set+0x1b0>
        }
      }
 80012aa:	bf00      	nop
    }
  }

  /* Check the Machine Learning Core data rate constraints */
  mlc_enable = PROPERTY_DISABLE;
 80012ac:	2300      	movs	r3, #0
 80012ae:	72bb      	strb	r3, [r7, #10]
  if (ret == 0) {
 80012b0:	693b      	ldr	r3, [r7, #16]
 80012b2:	2b00      	cmp	r3, #0
 80012b4:	d16d      	bne.n	8001392 <ism330dhcx_gy_data_rate_set+0x296>
    ret =  ism330dhcx_mlc_get(ctx, &mlc_enable);
 80012b6:	f107 030a 	add.w	r3, r7, #10
 80012ba:	4619      	mov	r1, r3
 80012bc:	6878      	ldr	r0, [r7, #4]
 80012be:	f000 fa1d 	bl	80016fc <ism330dhcx_mlc_get>
 80012c2:	6138      	str	r0, [r7, #16]
    if (mlc_enable == PROPERTY_ENABLE) {
 80012c4:	7abb      	ldrb	r3, [r7, #10]
 80012c6:	2b01      	cmp	r3, #1
 80012c8:	d163      	bne.n	8001392 <ism330dhcx_gy_data_rate_set+0x296>

      ret =  ism330dhcx_mlc_data_rate_get(ctx, &mlc_odr);
 80012ca:	f107 0309 	add.w	r3, r7, #9
 80012ce:	4619      	mov	r1, r3
 80012d0:	6878      	ldr	r0, [r7, #4]
 80012d2:	f000 fa3d 	bl	8001750 <ism330dhcx_mlc_data_rate_get>
 80012d6:	6138      	str	r0, [r7, #16]
      if (ret == 0) {
 80012d8:	693b      	ldr	r3, [r7, #16]
 80012da:	2b00      	cmp	r3, #0
 80012dc:	d159      	bne.n	8001392 <ism330dhcx_gy_data_rate_set+0x296>
        switch (mlc_odr) {
 80012de:	7a7b      	ldrb	r3, [r7, #9]
 80012e0:	2b03      	cmp	r3, #3
 80012e2:	d853      	bhi.n	800138c <ism330dhcx_gy_data_rate_set+0x290>
 80012e4:	a201      	add	r2, pc, #4	; (adr r2, 80012ec <ism330dhcx_gy_data_rate_set+0x1f0>)
 80012e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80012ea:	bf00      	nop
 80012ec:	080012fd 	.word	0x080012fd
 80012f0:	0800130f 	.word	0x0800130f
 80012f4:	0800132d 	.word	0x0800132d
 80012f8:	08001357 	.word	0x08001357
          case ISM330DHCX_ODR_PRGS_12Hz5:

            if (val == ISM330DHCX_GY_ODR_OFF) {
 80012fc:	78fb      	ldrb	r3, [r7, #3]
 80012fe:	2b00      	cmp	r3, #0
 8001300:	d102      	bne.n	8001308 <ism330dhcx_gy_data_rate_set+0x20c>
              odr_gy = ISM330DHCX_GY_ODR_12Hz5;
 8001302:	2301      	movs	r3, #1
 8001304:	75fb      	strb	r3, [r7, #23]

            } else {
              odr_gy = val;
            }
            break;
 8001306:	e045      	b.n	8001394 <ism330dhcx_gy_data_rate_set+0x298>
              odr_gy = val;
 8001308:	78fb      	ldrb	r3, [r7, #3]
 800130a:	75fb      	strb	r3, [r7, #23]
            break;
 800130c:	e042      	b.n	8001394 <ism330dhcx_gy_data_rate_set+0x298>
          case ISM330DHCX_ODR_PRGS_26Hz:

            if (val == ISM330DHCX_GY_ODR_OFF) {
 800130e:	78fb      	ldrb	r3, [r7, #3]
 8001310:	2b00      	cmp	r3, #0
 8001312:	d102      	bne.n	800131a <ism330dhcx_gy_data_rate_set+0x21e>
              odr_gy = ISM330DHCX_GY_ODR_26Hz;
 8001314:	2302      	movs	r3, #2
 8001316:	75fb      	strb	r3, [r7, #23]
              odr_gy = ISM330DHCX_GY_ODR_26Hz;

            } else {
              odr_gy = val;
            }
            break;
 8001318:	e03c      	b.n	8001394 <ism330dhcx_gy_data_rate_set+0x298>
            } else if (val == ISM330DHCX_GY_ODR_12Hz5) {
 800131a:	78fb      	ldrb	r3, [r7, #3]
 800131c:	2b01      	cmp	r3, #1
 800131e:	d102      	bne.n	8001326 <ism330dhcx_gy_data_rate_set+0x22a>
              odr_gy = ISM330DHCX_GY_ODR_26Hz;
 8001320:	2302      	movs	r3, #2
 8001322:	75fb      	strb	r3, [r7, #23]
            break;
 8001324:	e036      	b.n	8001394 <ism330dhcx_gy_data_rate_set+0x298>
              odr_gy = val;
 8001326:	78fb      	ldrb	r3, [r7, #3]
 8001328:	75fb      	strb	r3, [r7, #23]
            break;
 800132a:	e033      	b.n	8001394 <ism330dhcx_gy_data_rate_set+0x298>
          case ISM330DHCX_ODR_PRGS_52Hz:

            if (val == ISM330DHCX_GY_ODR_OFF) {
 800132c:	78fb      	ldrb	r3, [r7, #3]
 800132e:	2b00      	cmp	r3, #0
 8001330:	d102      	bne.n	8001338 <ism330dhcx_gy_data_rate_set+0x23c>
              odr_gy = ISM330DHCX_GY_ODR_52Hz;
 8001332:	2303      	movs	r3, #3
 8001334:	75fb      	strb	r3, [r7, #23]
              odr_gy = ISM330DHCX_GY_ODR_52Hz;

            } else {
              odr_gy = val;
            }
            break;
 8001336:	e02d      	b.n	8001394 <ism330dhcx_gy_data_rate_set+0x298>
            } else if (val == ISM330DHCX_GY_ODR_12Hz5) {
 8001338:	78fb      	ldrb	r3, [r7, #3]
 800133a:	2b01      	cmp	r3, #1
 800133c:	d102      	bne.n	8001344 <ism330dhcx_gy_data_rate_set+0x248>
              odr_gy = ISM330DHCX_GY_ODR_52Hz;
 800133e:	2303      	movs	r3, #3
 8001340:	75fb      	strb	r3, [r7, #23]
            break;
 8001342:	e027      	b.n	8001394 <ism330dhcx_gy_data_rate_set+0x298>
            } else if (val == ISM330DHCX_GY_ODR_26Hz) {
 8001344:	78fb      	ldrb	r3, [r7, #3]
 8001346:	2b02      	cmp	r3, #2
 8001348:	d102      	bne.n	8001350 <ism330dhcx_gy_data_rate_set+0x254>
              odr_gy = ISM330DHCX_GY_ODR_52Hz;
 800134a:	2303      	movs	r3, #3
 800134c:	75fb      	strb	r3, [r7, #23]
            break;
 800134e:	e021      	b.n	8001394 <ism330dhcx_gy_data_rate_set+0x298>
              odr_gy = val;
 8001350:	78fb      	ldrb	r3, [r7, #3]
 8001352:	75fb      	strb	r3, [r7, #23]
            break;
 8001354:	e01e      	b.n	8001394 <ism330dhcx_gy_data_rate_set+0x298>
          case ISM330DHCX_ODR_PRGS_104Hz:

            if (val == ISM330DHCX_GY_ODR_OFF) {
 8001356:	78fb      	ldrb	r3, [r7, #3]
 8001358:	2b00      	cmp	r3, #0
 800135a:	d102      	bne.n	8001362 <ism330dhcx_gy_data_rate_set+0x266>
              odr_gy = ISM330DHCX_GY_ODR_104Hz;
 800135c:	2304      	movs	r3, #4
 800135e:	75fb      	strb	r3, [r7, #23]
              odr_gy = ISM330DHCX_GY_ODR_104Hz;

            } else {
              odr_gy = val;
            }
            break;
 8001360:	e018      	b.n	8001394 <ism330dhcx_gy_data_rate_set+0x298>
            } else if (val == ISM330DHCX_GY_ODR_12Hz5) {
 8001362:	78fb      	ldrb	r3, [r7, #3]
 8001364:	2b01      	cmp	r3, #1
 8001366:	d102      	bne.n	800136e <ism330dhcx_gy_data_rate_set+0x272>
              odr_gy = ISM330DHCX_GY_ODR_104Hz;
 8001368:	2304      	movs	r3, #4
 800136a:	75fb      	strb	r3, [r7, #23]
            break;
 800136c:	e012      	b.n	8001394 <ism330dhcx_gy_data_rate_set+0x298>
            } else if (val == ISM330DHCX_GY_ODR_26Hz) {
 800136e:	78fb      	ldrb	r3, [r7, #3]
 8001370:	2b02      	cmp	r3, #2
 8001372:	d102      	bne.n	800137a <ism330dhcx_gy_data_rate_set+0x27e>
              odr_gy = ISM330DHCX_GY_ODR_104Hz;
 8001374:	2304      	movs	r3, #4
 8001376:	75fb      	strb	r3, [r7, #23]
            break;
 8001378:	e00c      	b.n	8001394 <ism330dhcx_gy_data_rate_set+0x298>
            } else if (val == ISM330DHCX_GY_ODR_52Hz) {
 800137a:	78fb      	ldrb	r3, [r7, #3]
 800137c:	2b03      	cmp	r3, #3
 800137e:	d102      	bne.n	8001386 <ism330dhcx_gy_data_rate_set+0x28a>
              odr_gy = ISM330DHCX_GY_ODR_104Hz;
 8001380:	2304      	movs	r3, #4
 8001382:	75fb      	strb	r3, [r7, #23]
            break;
 8001384:	e006      	b.n	8001394 <ism330dhcx_gy_data_rate_set+0x298>
              odr_gy = val;
 8001386:	78fb      	ldrb	r3, [r7, #3]
 8001388:	75fb      	strb	r3, [r7, #23]
            break;
 800138a:	e003      	b.n	8001394 <ism330dhcx_gy_data_rate_set+0x298>
          default:
            odr_gy = val;
 800138c:	78fb      	ldrb	r3, [r7, #3]
 800138e:	75fb      	strb	r3, [r7, #23]
            break;
 8001390:	e000      	b.n	8001394 <ism330dhcx_gy_data_rate_set+0x298>
        }
      }
 8001392:	bf00      	nop
    }
  }
  if (ret == 0) {
 8001394:	693b      	ldr	r3, [r7, #16]
 8001396:	2b00      	cmp	r3, #0
 8001398:	d107      	bne.n	80013aa <ism330dhcx_gy_data_rate_set+0x2ae>
    ret = ism330dhcx_read_reg(ctx, ISM330DHCX_CTRL2_G, (uint8_t *)&ctrl2_g, 1);
 800139a:	f107 0208 	add.w	r2, r7, #8
 800139e:	2301      	movs	r3, #1
 80013a0:	2111      	movs	r1, #17
 80013a2:	6878      	ldr	r0, [r7, #4]
 80013a4:	f7ff fc86 	bl	8000cb4 <ism330dhcx_read_reg>
 80013a8:	6138      	str	r0, [r7, #16]
  }
  if (ret == 0) {
 80013aa:	693b      	ldr	r3, [r7, #16]
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	d10f      	bne.n	80013d0 <ism330dhcx_gy_data_rate_set+0x2d4>
    ctrl2_g.odr_g = (uint8_t)odr_gy;
 80013b0:	7dfb      	ldrb	r3, [r7, #23]
 80013b2:	f003 030f 	and.w	r3, r3, #15
 80013b6:	b2da      	uxtb	r2, r3
 80013b8:	7a3b      	ldrb	r3, [r7, #8]
 80013ba:	f362 1307 	bfi	r3, r2, #4, #4
 80013be:	723b      	strb	r3, [r7, #8]
    ret = ism330dhcx_write_reg(ctx, ISM330DHCX_CTRL2_G, (uint8_t *)&ctrl2_g, 1);
 80013c0:	f107 0208 	add.w	r2, r7, #8
 80013c4:	2301      	movs	r3, #1
 80013c6:	2111      	movs	r1, #17
 80013c8:	6878      	ldr	r0, [r7, #4]
 80013ca:	f7ff fc8b 	bl	8000ce4 <ism330dhcx_write_reg>
 80013ce:	6138      	str	r0, [r7, #16]
  }
  return ret;
 80013d0:	693b      	ldr	r3, [r7, #16]
}
 80013d2:	4618      	mov	r0, r3
 80013d4:	3718      	adds	r7, #24
 80013d6:	46bd      	mov	sp, r7
 80013d8:	bd80      	pop	{r7, pc}
 80013da:	bf00      	nop

080013dc <ism330dhcx_block_data_update_set>:
  * @param  val    Change the values of bdu in reg CTRL3_C
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t ism330dhcx_block_data_update_set(ism330dhcx_ctx_t *ctx, uint8_t val)
{
 80013dc:	b580      	push	{r7, lr}
 80013de:	b084      	sub	sp, #16
 80013e0:	af00      	add	r7, sp, #0
 80013e2:	6078      	str	r0, [r7, #4]
 80013e4:	460b      	mov	r3, r1
 80013e6:	70fb      	strb	r3, [r7, #3]
  ism330dhcx_ctrl3_c_t ctrl3_c;
  int32_t ret;

  ret = ism330dhcx_read_reg(ctx, ISM330DHCX_CTRL3_C, (uint8_t *)&ctrl3_c, 1);
 80013e8:	f107 0208 	add.w	r2, r7, #8
 80013ec:	2301      	movs	r3, #1
 80013ee:	2112      	movs	r1, #18
 80013f0:	6878      	ldr	r0, [r7, #4]
 80013f2:	f7ff fc5f 	bl	8000cb4 <ism330dhcx_read_reg>
 80013f6:	60f8      	str	r0, [r7, #12]
  if (ret == 0) {
 80013f8:	68fb      	ldr	r3, [r7, #12]
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	d10f      	bne.n	800141e <ism330dhcx_block_data_update_set+0x42>
    ctrl3_c.bdu = (uint8_t)val;
 80013fe:	78fb      	ldrb	r3, [r7, #3]
 8001400:	f003 0301 	and.w	r3, r3, #1
 8001404:	b2da      	uxtb	r2, r3
 8001406:	7a3b      	ldrb	r3, [r7, #8]
 8001408:	f362 1386 	bfi	r3, r2, #6, #1
 800140c:	723b      	strb	r3, [r7, #8]
    ret = ism330dhcx_write_reg(ctx, ISM330DHCX_CTRL3_C, (uint8_t *)&ctrl3_c, 1);
 800140e:	f107 0208 	add.w	r2, r7, #8
 8001412:	2301      	movs	r3, #1
 8001414:	2112      	movs	r1, #18
 8001416:	6878      	ldr	r0, [r7, #4]
 8001418:	f7ff fc64 	bl	8000ce4 <ism330dhcx_write_reg>
 800141c:	60f8      	str	r0, [r7, #12]
  }
  return ret;
 800141e:	68fb      	ldr	r3, [r7, #12]
}
 8001420:	4618      	mov	r0, r3
 8001422:	3710      	adds	r7, #16
 8001424:	46bd      	mov	sp, r7
 8001426:	bd80      	pop	{r7, pc}

08001428 <ism330dhcx_acceleration_raw_get>:
  * @param  buff   Buffer that stores data read
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t ism330dhcx_acceleration_raw_get(ism330dhcx_ctx_t *ctx, uint8_t *buff)
{
 8001428:	b580      	push	{r7, lr}
 800142a:	b084      	sub	sp, #16
 800142c:	af00      	add	r7, sp, #0
 800142e:	6078      	str	r0, [r7, #4]
 8001430:	6039      	str	r1, [r7, #0]
  int32_t ret;
  ret = ism330dhcx_read_reg(ctx, ISM330DHCX_OUTX_L_A, buff, 6);
 8001432:	2306      	movs	r3, #6
 8001434:	683a      	ldr	r2, [r7, #0]
 8001436:	2128      	movs	r1, #40	; 0x28
 8001438:	6878      	ldr	r0, [r7, #4]
 800143a:	f7ff fc3b 	bl	8000cb4 <ism330dhcx_read_reg>
 800143e:	60f8      	str	r0, [r7, #12]
  return ret;
 8001440:	68fb      	ldr	r3, [r7, #12]
}
 8001442:	4618      	mov	r0, r3
 8001444:	3710      	adds	r7, #16
 8001446:	46bd      	mov	sp, r7
 8001448:	bd80      	pop	{r7, pc}

0800144a <ism330dhcx_mem_bank_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t ism330dhcx_mem_bank_set(ism330dhcx_ctx_t *ctx,
                                ism330dhcx_reg_access_t val)
{
 800144a:	b580      	push	{r7, lr}
 800144c:	b084      	sub	sp, #16
 800144e:	af00      	add	r7, sp, #0
 8001450:	6078      	str	r0, [r7, #4]
 8001452:	460b      	mov	r3, r1
 8001454:	70fb      	strb	r3, [r7, #3]
  ism330dhcx_func_cfg_access_t func_cfg_access;
  int32_t ret;

  ret = ism330dhcx_read_reg(ctx, ISM330DHCX_FUNC_CFG_ACCESS,
 8001456:	f107 0208 	add.w	r2, r7, #8
 800145a:	2301      	movs	r3, #1
 800145c:	2101      	movs	r1, #1
 800145e:	6878      	ldr	r0, [r7, #4]
 8001460:	f7ff fc28 	bl	8000cb4 <ism330dhcx_read_reg>
 8001464:	60f8      	str	r0, [r7, #12]
                            (uint8_t *)&func_cfg_access, 1);
  if (ret == 0) {
 8001466:	68fb      	ldr	r3, [r7, #12]
 8001468:	2b00      	cmp	r3, #0
 800146a:	d10f      	bne.n	800148c <ism330dhcx_mem_bank_set+0x42>
    func_cfg_access.reg_access = (uint8_t)val;
 800146c:	78fb      	ldrb	r3, [r7, #3]
 800146e:	f003 0303 	and.w	r3, r3, #3
 8001472:	b2da      	uxtb	r2, r3
 8001474:	7a3b      	ldrb	r3, [r7, #8]
 8001476:	f362 1387 	bfi	r3, r2, #6, #2
 800147a:	723b      	strb	r3, [r7, #8]
    ret = ism330dhcx_write_reg(ctx, ISM330DHCX_FUNC_CFG_ACCESS,
 800147c:	f107 0208 	add.w	r2, r7, #8
 8001480:	2301      	movs	r3, #1
 8001482:	2101      	movs	r1, #1
 8001484:	6878      	ldr	r0, [r7, #4]
 8001486:	f7ff fc2d 	bl	8000ce4 <ism330dhcx_write_reg>
 800148a:	60f8      	str	r0, [r7, #12]
                               (uint8_t *)&func_cfg_access, 1);
  }
  return ret;
 800148c:	68fb      	ldr	r3, [r7, #12]
}
 800148e:	4618      	mov	r0, r3
 8001490:	3710      	adds	r7, #16
 8001492:	46bd      	mov	sp, r7
 8001494:	bd80      	pop	{r7, pc}

08001496 <ism330dhcx_reset_set>:
  * @param  val    Change the values of sw_reset in reg CTRL3_C
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t ism330dhcx_reset_set(ism330dhcx_ctx_t *ctx, uint8_t val)
{
 8001496:	b580      	push	{r7, lr}
 8001498:	b084      	sub	sp, #16
 800149a:	af00      	add	r7, sp, #0
 800149c:	6078      	str	r0, [r7, #4]
 800149e:	460b      	mov	r3, r1
 80014a0:	70fb      	strb	r3, [r7, #3]
  ism330dhcx_ctrl3_c_t ctrl3_c;
  int32_t ret;

  ret = ism330dhcx_read_reg(ctx, ISM330DHCX_CTRL3_C, (uint8_t *)&ctrl3_c, 1);
 80014a2:	f107 0208 	add.w	r2, r7, #8
 80014a6:	2301      	movs	r3, #1
 80014a8:	2112      	movs	r1, #18
 80014aa:	6878      	ldr	r0, [r7, #4]
 80014ac:	f7ff fc02 	bl	8000cb4 <ism330dhcx_read_reg>
 80014b0:	60f8      	str	r0, [r7, #12]
  if (ret == 0) {
 80014b2:	68fb      	ldr	r3, [r7, #12]
 80014b4:	2b00      	cmp	r3, #0
 80014b6:	d10f      	bne.n	80014d8 <ism330dhcx_reset_set+0x42>
    ctrl3_c.sw_reset = (uint8_t)val;
 80014b8:	78fb      	ldrb	r3, [r7, #3]
 80014ba:	f003 0301 	and.w	r3, r3, #1
 80014be:	b2da      	uxtb	r2, r3
 80014c0:	7a3b      	ldrb	r3, [r7, #8]
 80014c2:	f362 0300 	bfi	r3, r2, #0, #1
 80014c6:	723b      	strb	r3, [r7, #8]
    ret = ism330dhcx_write_reg(ctx, ISM330DHCX_CTRL3_C,
 80014c8:	f107 0208 	add.w	r2, r7, #8
 80014cc:	2301      	movs	r3, #1
 80014ce:	2112      	movs	r1, #18
 80014d0:	6878      	ldr	r0, [r7, #4]
 80014d2:	f7ff fc07 	bl	8000ce4 <ism330dhcx_write_reg>
 80014d6:	60f8      	str	r0, [r7, #12]
                               (uint8_t *)&ctrl3_c, 1);
  }
  return ret;
 80014d8:	68fb      	ldr	r3, [r7, #12]
}
 80014da:	4618      	mov	r0, r3
 80014dc:	3710      	adds	r7, #16
 80014de:	46bd      	mov	sp, r7
 80014e0:	bd80      	pop	{r7, pc}

080014e2 <ism330dhcx_auto_increment_set>:
  * @param  val    Change the values of if_inc in reg CTRL3_C
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t ism330dhcx_auto_increment_set(ism330dhcx_ctx_t *ctx, uint8_t val)
{
 80014e2:	b580      	push	{r7, lr}
 80014e4:	b084      	sub	sp, #16
 80014e6:	af00      	add	r7, sp, #0
 80014e8:	6078      	str	r0, [r7, #4]
 80014ea:	460b      	mov	r3, r1
 80014ec:	70fb      	strb	r3, [r7, #3]
  ism330dhcx_ctrl3_c_t ctrl3_c;
  int32_t ret;

  ret = ism330dhcx_read_reg(ctx, ISM330DHCX_CTRL3_C, (uint8_t *)&ctrl3_c, 1);
 80014ee:	f107 0208 	add.w	r2, r7, #8
 80014f2:	2301      	movs	r3, #1
 80014f4:	2112      	movs	r1, #18
 80014f6:	6878      	ldr	r0, [r7, #4]
 80014f8:	f7ff fbdc 	bl	8000cb4 <ism330dhcx_read_reg>
 80014fc:	60f8      	str	r0, [r7, #12]
  if (ret == 0) {
 80014fe:	68fb      	ldr	r3, [r7, #12]
 8001500:	2b00      	cmp	r3, #0
 8001502:	d10f      	bne.n	8001524 <ism330dhcx_auto_increment_set+0x42>
    ctrl3_c.if_inc = (uint8_t)val;
 8001504:	78fb      	ldrb	r3, [r7, #3]
 8001506:	f003 0301 	and.w	r3, r3, #1
 800150a:	b2da      	uxtb	r2, r3
 800150c:	7a3b      	ldrb	r3, [r7, #8]
 800150e:	f362 0382 	bfi	r3, r2, #2, #1
 8001512:	723b      	strb	r3, [r7, #8]
    ret = ism330dhcx_write_reg(ctx, ISM330DHCX_CTRL3_C, (uint8_t *)&ctrl3_c, 1);
 8001514:	f107 0208 	add.w	r2, r7, #8
 8001518:	2301      	movs	r3, #1
 800151a:	2112      	movs	r1, #18
 800151c:	6878      	ldr	r0, [r7, #4]
 800151e:	f7ff fbe1 	bl	8000ce4 <ism330dhcx_write_reg>
 8001522:	60f8      	str	r0, [r7, #12]
  }
  return ret;
 8001524:	68fb      	ldr	r3, [r7, #12]
}
 8001526:	4618      	mov	r0, r3
 8001528:	3710      	adds	r7, #16
 800152a:	46bd      	mov	sp, r7
 800152c:	bd80      	pop	{r7, pc}

0800152e <ism330dhcx_fifo_xl_batch_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t ism330dhcx_fifo_xl_batch_set(ism330dhcx_ctx_t *ctx,
                                     ism330dhcx_bdr_xl_t val)
{
 800152e:	b580      	push	{r7, lr}
 8001530:	b084      	sub	sp, #16
 8001532:	af00      	add	r7, sp, #0
 8001534:	6078      	str	r0, [r7, #4]
 8001536:	460b      	mov	r3, r1
 8001538:	70fb      	strb	r3, [r7, #3]
  ism330dhcx_fifo_ctrl3_t fifo_ctrl3;
  int32_t ret;

  ret = ism330dhcx_read_reg(ctx, ISM330DHCX_FIFO_CTRL3,
 800153a:	f107 0208 	add.w	r2, r7, #8
 800153e:	2301      	movs	r3, #1
 8001540:	2109      	movs	r1, #9
 8001542:	6878      	ldr	r0, [r7, #4]
 8001544:	f7ff fbb6 	bl	8000cb4 <ism330dhcx_read_reg>
 8001548:	60f8      	str	r0, [r7, #12]
                            (uint8_t *)&fifo_ctrl3, 1);
  if (ret == 0) {
 800154a:	68fb      	ldr	r3, [r7, #12]
 800154c:	2b00      	cmp	r3, #0
 800154e:	d10f      	bne.n	8001570 <ism330dhcx_fifo_xl_batch_set+0x42>
    fifo_ctrl3.bdr_xl = (uint8_t)val;
 8001550:	78fb      	ldrb	r3, [r7, #3]
 8001552:	f003 030f 	and.w	r3, r3, #15
 8001556:	b2da      	uxtb	r2, r3
 8001558:	7a3b      	ldrb	r3, [r7, #8]
 800155a:	f362 0303 	bfi	r3, r2, #0, #4
 800155e:	723b      	strb	r3, [r7, #8]
    ret = ism330dhcx_write_reg(ctx, ISM330DHCX_FIFO_CTRL3,
 8001560:	f107 0208 	add.w	r2, r7, #8
 8001564:	2301      	movs	r3, #1
 8001566:	2109      	movs	r1, #9
 8001568:	6878      	ldr	r0, [r7, #4]
 800156a:	f7ff fbbb 	bl	8000ce4 <ism330dhcx_write_reg>
 800156e:	60f8      	str	r0, [r7, #12]
                               (uint8_t *)&fifo_ctrl3, 1);
  }
  return ret;
 8001570:	68fb      	ldr	r3, [r7, #12]
}
 8001572:	4618      	mov	r0, r3
 8001574:	3710      	adds	r7, #16
 8001576:	46bd      	mov	sp, r7
 8001578:	bd80      	pop	{r7, pc}

0800157a <ism330dhcx_fifo_gy_batch_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t ism330dhcx_fifo_gy_batch_set(ism330dhcx_ctx_t *ctx,
                                     ism330dhcx_bdr_gy_t val)
{
 800157a:	b580      	push	{r7, lr}
 800157c:	b084      	sub	sp, #16
 800157e:	af00      	add	r7, sp, #0
 8001580:	6078      	str	r0, [r7, #4]
 8001582:	460b      	mov	r3, r1
 8001584:	70fb      	strb	r3, [r7, #3]
  ism330dhcx_fifo_ctrl3_t fifo_ctrl3;
  int32_t ret;

  ret = ism330dhcx_read_reg(ctx, ISM330DHCX_FIFO_CTRL3,
 8001586:	f107 0208 	add.w	r2, r7, #8
 800158a:	2301      	movs	r3, #1
 800158c:	2109      	movs	r1, #9
 800158e:	6878      	ldr	r0, [r7, #4]
 8001590:	f7ff fb90 	bl	8000cb4 <ism330dhcx_read_reg>
 8001594:	60f8      	str	r0, [r7, #12]
                            (uint8_t *)&fifo_ctrl3, 1);
  if (ret == 0) {
 8001596:	68fb      	ldr	r3, [r7, #12]
 8001598:	2b00      	cmp	r3, #0
 800159a:	d10f      	bne.n	80015bc <ism330dhcx_fifo_gy_batch_set+0x42>
    fifo_ctrl3.bdr_gy = (uint8_t)val;
 800159c:	78fb      	ldrb	r3, [r7, #3]
 800159e:	f003 030f 	and.w	r3, r3, #15
 80015a2:	b2da      	uxtb	r2, r3
 80015a4:	7a3b      	ldrb	r3, [r7, #8]
 80015a6:	f362 1307 	bfi	r3, r2, #4, #4
 80015aa:	723b      	strb	r3, [r7, #8]
    ret = ism330dhcx_write_reg(ctx, ISM330DHCX_FIFO_CTRL3,
 80015ac:	f107 0208 	add.w	r2, r7, #8
 80015b0:	2301      	movs	r3, #1
 80015b2:	2109      	movs	r1, #9
 80015b4:	6878      	ldr	r0, [r7, #4]
 80015b6:	f7ff fb95 	bl	8000ce4 <ism330dhcx_write_reg>
 80015ba:	60f8      	str	r0, [r7, #12]
                               (uint8_t *)&fifo_ctrl3, 1);
  }
  return ret;
 80015bc:	68fb      	ldr	r3, [r7, #12]
}
 80015be:	4618      	mov	r0, r3
 80015c0:	3710      	adds	r7, #16
 80015c2:	46bd      	mov	sp, r7
 80015c4:	bd80      	pop	{r7, pc}

080015c6 <ism330dhcx_fifo_mode_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t ism330dhcx_fifo_mode_set(ism330dhcx_ctx_t *ctx,
                                 ism330dhcx_fifo_mode_t val)
{
 80015c6:	b580      	push	{r7, lr}
 80015c8:	b084      	sub	sp, #16
 80015ca:	af00      	add	r7, sp, #0
 80015cc:	6078      	str	r0, [r7, #4]
 80015ce:	460b      	mov	r3, r1
 80015d0:	70fb      	strb	r3, [r7, #3]
  ism330dhcx_fifo_ctrl4_t fifo_ctrl4;
  int32_t ret;

  ret = ism330dhcx_read_reg(ctx, ISM330DHCX_FIFO_CTRL4,
 80015d2:	f107 0208 	add.w	r2, r7, #8
 80015d6:	2301      	movs	r3, #1
 80015d8:	210a      	movs	r1, #10
 80015da:	6878      	ldr	r0, [r7, #4]
 80015dc:	f7ff fb6a 	bl	8000cb4 <ism330dhcx_read_reg>
 80015e0:	60f8      	str	r0, [r7, #12]
                            (uint8_t *)&fifo_ctrl4, 1);
  if (ret == 0) {
 80015e2:	68fb      	ldr	r3, [r7, #12]
 80015e4:	2b00      	cmp	r3, #0
 80015e6:	d10f      	bne.n	8001608 <ism330dhcx_fifo_mode_set+0x42>
    fifo_ctrl4.fifo_mode = (uint8_t)val;
 80015e8:	78fb      	ldrb	r3, [r7, #3]
 80015ea:	f003 0307 	and.w	r3, r3, #7
 80015ee:	b2da      	uxtb	r2, r3
 80015f0:	7a3b      	ldrb	r3, [r7, #8]
 80015f2:	f362 0302 	bfi	r3, r2, #0, #3
 80015f6:	723b      	strb	r3, [r7, #8]
    ret = ism330dhcx_write_reg(ctx, ISM330DHCX_FIFO_CTRL4,
 80015f8:	f107 0208 	add.w	r2, r7, #8
 80015fc:	2301      	movs	r3, #1
 80015fe:	210a      	movs	r1, #10
 8001600:	6878      	ldr	r0, [r7, #4]
 8001602:	f7ff fb6f 	bl	8000ce4 <ism330dhcx_write_reg>
 8001606:	60f8      	str	r0, [r7, #12]
                               (uint8_t *)&fifo_ctrl4, 1);
  }
  return ret;
 8001608:	68fb      	ldr	r3, [r7, #12]
}
 800160a:	4618      	mov	r0, r3
 800160c:	3710      	adds	r7, #16
 800160e:	46bd      	mov	sp, r7
 8001610:	bd80      	pop	{r7, pc}

08001612 <ism330dhcx_fsm_enable_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t ism330dhcx_fsm_enable_get(ism330dhcx_ctx_t *ctx,
                                  ism330dhcx_emb_fsm_enable_t *val)
{
 8001612:	b580      	push	{r7, lr}
 8001614:	b084      	sub	sp, #16
 8001616:	af00      	add	r7, sp, #0
 8001618:	6078      	str	r0, [r7, #4]
 800161a:	6039      	str	r1, [r7, #0]
  int32_t ret;

  ret = ism330dhcx_mem_bank_set(ctx, ISM330DHCX_EMBEDDED_FUNC_BANK);
 800161c:	2102      	movs	r1, #2
 800161e:	6878      	ldr	r0, [r7, #4]
 8001620:	f7ff ff13 	bl	800144a <ism330dhcx_mem_bank_set>
 8001624:	60f8      	str	r0, [r7, #12]
  if (ret == 0) {
 8001626:	68fb      	ldr	r3, [r7, #12]
 8001628:	2b00      	cmp	r3, #0
 800162a:	d106      	bne.n	800163a <ism330dhcx_fsm_enable_get+0x28>
    ret = ism330dhcx_read_reg(ctx, ISM330DHCX_FSM_ENABLE_A,
                              (uint8_t *)&val->fsm_enable_a, 1);
 800162c:	683a      	ldr	r2, [r7, #0]
    ret = ism330dhcx_read_reg(ctx, ISM330DHCX_FSM_ENABLE_A,
 800162e:	2301      	movs	r3, #1
 8001630:	2146      	movs	r1, #70	; 0x46
 8001632:	6878      	ldr	r0, [r7, #4]
 8001634:	f7ff fb3e 	bl	8000cb4 <ism330dhcx_read_reg>
 8001638:	60f8      	str	r0, [r7, #12]
  }
  if (ret == 0) {
 800163a:	68fb      	ldr	r3, [r7, #12]
 800163c:	2b00      	cmp	r3, #0
 800163e:	d107      	bne.n	8001650 <ism330dhcx_fsm_enable_get+0x3e>
    ret = ism330dhcx_read_reg(ctx, ISM330DHCX_FSM_ENABLE_B,
                              (uint8_t *)&val->fsm_enable_b, 1);
 8001640:	683b      	ldr	r3, [r7, #0]
 8001642:	1c5a      	adds	r2, r3, #1
    ret = ism330dhcx_read_reg(ctx, ISM330DHCX_FSM_ENABLE_B,
 8001644:	2301      	movs	r3, #1
 8001646:	2147      	movs	r1, #71	; 0x47
 8001648:	6878      	ldr	r0, [r7, #4]
 800164a:	f7ff fb33 	bl	8000cb4 <ism330dhcx_read_reg>
 800164e:	60f8      	str	r0, [r7, #12]
  }
  if (ret == 0) {
 8001650:	68fb      	ldr	r3, [r7, #12]
 8001652:	2b00      	cmp	r3, #0
 8001654:	d104      	bne.n	8001660 <ism330dhcx_fsm_enable_get+0x4e>
    ret = ism330dhcx_mem_bank_set(ctx, ISM330DHCX_USER_BANK);
 8001656:	2100      	movs	r1, #0
 8001658:	6878      	ldr	r0, [r7, #4]
 800165a:	f7ff fef6 	bl	800144a <ism330dhcx_mem_bank_set>
 800165e:	60f8      	str	r0, [r7, #12]
  }
  return ret;
 8001660:	68fb      	ldr	r3, [r7, #12]
}
 8001662:	4618      	mov	r0, r3
 8001664:	3710      	adds	r7, #16
 8001666:	46bd      	mov	sp, r7
 8001668:	bd80      	pop	{r7, pc}
	...

0800166c <ism330dhcx_fsm_data_rate_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t ism330dhcx_fsm_data_rate_get(ism330dhcx_ctx_t *ctx,
                                     ism330dhcx_fsm_odr_t *val)
{
 800166c:	b580      	push	{r7, lr}
 800166e:	b084      	sub	sp, #16
 8001670:	af00      	add	r7, sp, #0
 8001672:	6078      	str	r0, [r7, #4]
 8001674:	6039      	str	r1, [r7, #0]
  ism330dhcx_emb_func_odr_cfg_b_t emb_func_odr_cfg_b;
  int32_t ret;

  ret = ism330dhcx_mem_bank_set(ctx, ISM330DHCX_EMBEDDED_FUNC_BANK);
 8001676:	2102      	movs	r1, #2
 8001678:	6878      	ldr	r0, [r7, #4]
 800167a:	f7ff fee6 	bl	800144a <ism330dhcx_mem_bank_set>
 800167e:	60f8      	str	r0, [r7, #12]

  if (ret == 0) {
 8001680:	68fb      	ldr	r3, [r7, #12]
 8001682:	2b00      	cmp	r3, #0
 8001684:	d107      	bne.n	8001696 <ism330dhcx_fsm_data_rate_get+0x2a>
    ret = ism330dhcx_read_reg(ctx, ISM330DHCX_EMB_FUNC_ODR_CFG_B,
 8001686:	f107 0208 	add.w	r2, r7, #8
 800168a:	2301      	movs	r3, #1
 800168c:	215f      	movs	r1, #95	; 0x5f
 800168e:	6878      	ldr	r0, [r7, #4]
 8001690:	f7ff fb10 	bl	8000cb4 <ism330dhcx_read_reg>
 8001694:	60f8      	str	r0, [r7, #12]
                              (uint8_t *)&emb_func_odr_cfg_b, 1);
  }
  if (ret == 0) {
 8001696:	68fb      	ldr	r3, [r7, #12]
 8001698:	2b00      	cmp	r3, #0
 800169a:	d104      	bne.n	80016a6 <ism330dhcx_fsm_data_rate_get+0x3a>
    ret = ism330dhcx_mem_bank_set(ctx, ISM330DHCX_USER_BANK);
 800169c:	2100      	movs	r1, #0
 800169e:	6878      	ldr	r0, [r7, #4]
 80016a0:	f7ff fed3 	bl	800144a <ism330dhcx_mem_bank_set>
 80016a4:	60f8      	str	r0, [r7, #12]
  }
  switch (emb_func_odr_cfg_b.fsm_odr) {
 80016a6:	7a3b      	ldrb	r3, [r7, #8]
 80016a8:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 80016ac:	b2db      	uxtb	r3, r3
 80016ae:	2b03      	cmp	r3, #3
 80016b0:	d81a      	bhi.n	80016e8 <ism330dhcx_fsm_data_rate_get+0x7c>
 80016b2:	a201      	add	r2, pc, #4	; (adr r2, 80016b8 <ism330dhcx_fsm_data_rate_get+0x4c>)
 80016b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80016b8:	080016c9 	.word	0x080016c9
 80016bc:	080016d1 	.word	0x080016d1
 80016c0:	080016d9 	.word	0x080016d9
 80016c4:	080016e1 	.word	0x080016e1
    case ISM330DHCX_ODR_FSM_12Hz5:
      *val = ISM330DHCX_ODR_FSM_12Hz5;
 80016c8:	683b      	ldr	r3, [r7, #0]
 80016ca:	2200      	movs	r2, #0
 80016cc:	701a      	strb	r2, [r3, #0]
      break;
 80016ce:	e00f      	b.n	80016f0 <ism330dhcx_fsm_data_rate_get+0x84>
    case ISM330DHCX_ODR_FSM_26Hz:
      *val = ISM330DHCX_ODR_FSM_26Hz;
 80016d0:	683b      	ldr	r3, [r7, #0]
 80016d2:	2201      	movs	r2, #1
 80016d4:	701a      	strb	r2, [r3, #0]
      break;
 80016d6:	e00b      	b.n	80016f0 <ism330dhcx_fsm_data_rate_get+0x84>
    case ISM330DHCX_ODR_FSM_52Hz:
      *val = ISM330DHCX_ODR_FSM_52Hz;
 80016d8:	683b      	ldr	r3, [r7, #0]
 80016da:	2202      	movs	r2, #2
 80016dc:	701a      	strb	r2, [r3, #0]
      break;
 80016de:	e007      	b.n	80016f0 <ism330dhcx_fsm_data_rate_get+0x84>
    case ISM330DHCX_ODR_FSM_104Hz:
      *val = ISM330DHCX_ODR_FSM_104Hz;
 80016e0:	683b      	ldr	r3, [r7, #0]
 80016e2:	2203      	movs	r2, #3
 80016e4:	701a      	strb	r2, [r3, #0]
      break;
 80016e6:	e003      	b.n	80016f0 <ism330dhcx_fsm_data_rate_get+0x84>
    default:
      *val = ISM330DHCX_ODR_FSM_12Hz5;
 80016e8:	683b      	ldr	r3, [r7, #0]
 80016ea:	2200      	movs	r2, #0
 80016ec:	701a      	strb	r2, [r3, #0]
      break;
 80016ee:	bf00      	nop
  }
  return ret;
 80016f0:	68fb      	ldr	r3, [r7, #12]
}
 80016f2:	4618      	mov	r0, r3
 80016f4:	3710      	adds	r7, #16
 80016f6:	46bd      	mov	sp, r7
 80016f8:	bd80      	pop	{r7, pc}
 80016fa:	bf00      	nop

080016fc <ism330dhcx_mlc_get>:
  * @param  val      Get the values of mlc_en in
  *                  reg EMB_FUNC_EN_B
  *
  */
int32_t ism330dhcx_mlc_get(ism330dhcx_ctx_t *ctx, uint8_t *val)
{
 80016fc:	b580      	push	{r7, lr}
 80016fe:	b084      	sub	sp, #16
 8001700:	af00      	add	r7, sp, #0
 8001702:	6078      	str	r0, [r7, #4]
 8001704:	6039      	str	r1, [r7, #0]
  ism330dhcx_emb_func_en_b_t reg;
  int32_t ret;

  ret = ism330dhcx_mem_bank_set(ctx, ISM330DHCX_EMBEDDED_FUNC_BANK);
 8001706:	2102      	movs	r1, #2
 8001708:	6878      	ldr	r0, [r7, #4]
 800170a:	f7ff fe9e 	bl	800144a <ism330dhcx_mem_bank_set>
 800170e:	60f8      	str	r0, [r7, #12]
  if (ret == 0) {
 8001710:	68fb      	ldr	r3, [r7, #12]
 8001712:	2b00      	cmp	r3, #0
 8001714:	d107      	bne.n	8001726 <ism330dhcx_mlc_get+0x2a>
    ret = ism330dhcx_read_reg(ctx, ISM330DHCX_EMB_FUNC_EN_B,
 8001716:	f107 0208 	add.w	r2, r7, #8
 800171a:	2301      	movs	r3, #1
 800171c:	2105      	movs	r1, #5
 800171e:	6878      	ldr	r0, [r7, #4]
 8001720:	f7ff fac8 	bl	8000cb4 <ism330dhcx_read_reg>
 8001724:	60f8      	str	r0, [r7, #12]
                              (uint8_t *)&reg, 1);
  }
  if (ret == 0) {
 8001726:	68fb      	ldr	r3, [r7, #12]
 8001728:	2b00      	cmp	r3, #0
 800172a:	d10b      	bne.n	8001744 <ism330dhcx_mlc_get+0x48>
    ret = ism330dhcx_mem_bank_set(ctx, ISM330DHCX_USER_BANK);
 800172c:	2100      	movs	r1, #0
 800172e:	6878      	ldr	r0, [r7, #4]
 8001730:	f7ff fe8b 	bl	800144a <ism330dhcx_mem_bank_set>
 8001734:	60f8      	str	r0, [r7, #12]
    *val  = reg.mlc_en;
 8001736:	7a3b      	ldrb	r3, [r7, #8]
 8001738:	f3c3 1300 	ubfx	r3, r3, #4, #1
 800173c:	b2db      	uxtb	r3, r3
 800173e:	461a      	mov	r2, r3
 8001740:	683b      	ldr	r3, [r7, #0]
 8001742:	701a      	strb	r2, [r3, #0]
  }
  return ret;
 8001744:	68fb      	ldr	r3, [r7, #12]
}
 8001746:	4618      	mov	r0, r3
 8001748:	3710      	adds	r7, #16
 800174a:	46bd      	mov	sp, r7
 800174c:	bd80      	pop	{r7, pc}
	...

08001750 <ism330dhcx_mlc_data_rate_get>:
  *                  reg EMB_FUNC_ODR_CFG_C
  *
  */
int32_t ism330dhcx_mlc_data_rate_get(ism330dhcx_ctx_t *ctx,
                                     ism330dhcx_mlc_odr_t *val)
{
 8001750:	b580      	push	{r7, lr}
 8001752:	b084      	sub	sp, #16
 8001754:	af00      	add	r7, sp, #0
 8001756:	6078      	str	r0, [r7, #4]
 8001758:	6039      	str	r1, [r7, #0]
  ism330dhcx_emb_func_odr_cfg_c_t reg;
  int32_t ret;

  ret = ism330dhcx_mem_bank_set(ctx, ISM330DHCX_EMBEDDED_FUNC_BANK);
 800175a:	2102      	movs	r1, #2
 800175c:	6878      	ldr	r0, [r7, #4]
 800175e:	f7ff fe74 	bl	800144a <ism330dhcx_mem_bank_set>
 8001762:	60f8      	str	r0, [r7, #12]
  if (ret == 0) {
 8001764:	68fb      	ldr	r3, [r7, #12]
 8001766:	2b00      	cmp	r3, #0
 8001768:	d107      	bne.n	800177a <ism330dhcx_mlc_data_rate_get+0x2a>
    ret = ism330dhcx_read_reg(ctx, ISM330DHCX_EMB_FUNC_ODR_CFG_C,
 800176a:	f107 0208 	add.w	r2, r7, #8
 800176e:	2301      	movs	r3, #1
 8001770:	2160      	movs	r1, #96	; 0x60
 8001772:	6878      	ldr	r0, [r7, #4]
 8001774:	f7ff fa9e 	bl	8000cb4 <ism330dhcx_read_reg>
 8001778:	60f8      	str	r0, [r7, #12]
                              (uint8_t *)&reg, 1);
  }
  if (ret == 0) {
 800177a:	68fb      	ldr	r3, [r7, #12]
 800177c:	2b00      	cmp	r3, #0
 800177e:	d12a      	bne.n	80017d6 <ism330dhcx_mlc_data_rate_get+0x86>
    switch (reg.mlc_odr) {
 8001780:	7a3b      	ldrb	r3, [r7, #8]
 8001782:	f3c3 1301 	ubfx	r3, r3, #4, #2
 8001786:	b2db      	uxtb	r3, r3
 8001788:	2b03      	cmp	r3, #3
 800178a:	d81b      	bhi.n	80017c4 <ism330dhcx_mlc_data_rate_get+0x74>
 800178c:	a201      	add	r2, pc, #4	; (adr r2, 8001794 <ism330dhcx_mlc_data_rate_get+0x44>)
 800178e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001792:	bf00      	nop
 8001794:	080017a5 	.word	0x080017a5
 8001798:	080017ad 	.word	0x080017ad
 800179c:	080017b5 	.word	0x080017b5
 80017a0:	080017bd 	.word	0x080017bd
      case ISM330DHCX_ODR_PRGS_12Hz5:
        *val = ISM330DHCX_ODR_PRGS_12Hz5;
 80017a4:	683b      	ldr	r3, [r7, #0]
 80017a6:	2200      	movs	r2, #0
 80017a8:	701a      	strb	r2, [r3, #0]
        break;
 80017aa:	e00f      	b.n	80017cc <ism330dhcx_mlc_data_rate_get+0x7c>
      case ISM330DHCX_ODR_PRGS_26Hz:
        *val = ISM330DHCX_ODR_PRGS_26Hz;
 80017ac:	683b      	ldr	r3, [r7, #0]
 80017ae:	2201      	movs	r2, #1
 80017b0:	701a      	strb	r2, [r3, #0]
        break;
 80017b2:	e00b      	b.n	80017cc <ism330dhcx_mlc_data_rate_get+0x7c>
      case ISM330DHCX_ODR_PRGS_52Hz:
        *val = ISM330DHCX_ODR_PRGS_52Hz;
 80017b4:	683b      	ldr	r3, [r7, #0]
 80017b6:	2202      	movs	r2, #2
 80017b8:	701a      	strb	r2, [r3, #0]
        break;
 80017ba:	e007      	b.n	80017cc <ism330dhcx_mlc_data_rate_get+0x7c>
      case ISM330DHCX_ODR_PRGS_104Hz:
        *val = ISM330DHCX_ODR_PRGS_104Hz;
 80017bc:	683b      	ldr	r3, [r7, #0]
 80017be:	2203      	movs	r2, #3
 80017c0:	701a      	strb	r2, [r3, #0]
        break;
 80017c2:	e003      	b.n	80017cc <ism330dhcx_mlc_data_rate_get+0x7c>
      default:
        *val = ISM330DHCX_ODR_PRGS_12Hz5;
 80017c4:	683b      	ldr	r3, [r7, #0]
 80017c6:	2200      	movs	r2, #0
 80017c8:	701a      	strb	r2, [r3, #0]
        break;
 80017ca:	bf00      	nop
    }
    ret = ism330dhcx_mem_bank_set(ctx, ISM330DHCX_USER_BANK);
 80017cc:	2100      	movs	r1, #0
 80017ce:	6878      	ldr	r0, [r7, #4]
 80017d0:	f7ff fe3b 	bl	800144a <ism330dhcx_mem_bank_set>
 80017d4:	60f8      	str	r0, [r7, #12]
  }
  return ret;
 80017d6:	68fb      	ldr	r3, [r7, #12]
}
 80017d8:	4618      	mov	r0, r3
 80017da:	3710      	adds	r7, #16
 80017dc:	46bd      	mov	sp, r7
 80017de:	bd80      	pop	{r7, pc}

080017e0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80017e0:	b580      	push	{r7, lr}
 80017e2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80017e4:	f000 fe25 	bl	8002432 <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80017e8:	f000 f82e 	bl	8001848 <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80017ec:	f000 fa6c 	bl	8001cc8 <_ZL12MX_GPIO_Initv>
  MX_DMA_Init();
 80017f0:	f000 fa40 	bl	8001c74 <_ZL11MX_DMA_Initv>
  MX_ADC1_Init();
 80017f4:	f000 f88a 	bl	800190c <_ZL12MX_ADC1_Initv>
  MX_CAN1_Init();
 80017f8:	f000 f94e 	bl	8001a98 <_ZL12MX_CAN1_Initv>
  MX_RTC_Init();
 80017fc:	f000 f988 	bl	8001b10 <_ZL11MX_RTC_Initv>
  MX_SPI1_Init();
 8001800:	f000 f9f6 	bl	8001bf0 <_ZL12MX_SPI1_Initv>


  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8001804:	f005 fdc0 	bl	8007388 <osKernelInitialize>
	/* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8001808:	4a09      	ldr	r2, [pc, #36]	; (8001830 <main+0x50>)
 800180a:	2100      	movs	r1, #0
 800180c:	4809      	ldr	r0, [pc, #36]	; (8001834 <main+0x54>)
 800180e:	f005 fe05 	bl	800741c <osThreadNew>
 8001812:	4603      	mov	r3, r0
 8001814:	4a08      	ldr	r2, [pc, #32]	; (8001838 <main+0x58>)
 8001816:	6013      	str	r3, [r2, #0]

  /* creation of blink01 */
  blink01Handle = osThreadNew(StartBlink01, NULL, &blink01_attributes);
 8001818:	4a08      	ldr	r2, [pc, #32]	; (800183c <main+0x5c>)
 800181a:	2100      	movs	r1, #0
 800181c:	4808      	ldr	r0, [pc, #32]	; (8001840 <main+0x60>)
 800181e:	f005 fdfd 	bl	800741c <osThreadNew>
 8001822:	4603      	mov	r3, r0
 8001824:	4a07      	ldr	r2, [pc, #28]	; (8001844 <main+0x64>)
 8001826:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
	/* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8001828:	f005 fdd2 	bl	80073d0 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {
 800182c:	e7fe      	b.n	800182c <main+0x4c>
 800182e:	bf00      	nop
 8001830:	08009f00 	.word	0x08009f00
 8001834:	08001e29 	.word	0x08001e29
 8001838:	20000200 	.word	0x20000200
 800183c:	08009f24 	.word	0x08009f24
 8001840:	08001e39 	.word	0x08001e39
 8001844:	20000204 	.word	0x20000204

08001848 <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001848:	b580      	push	{r7, lr}
 800184a:	b098      	sub	sp, #96	; 0x60
 800184c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800184e:	f107 0318 	add.w	r3, r7, #24
 8001852:	2248      	movs	r2, #72	; 0x48
 8001854:	2100      	movs	r1, #0
 8001856:	4618      	mov	r0, r3
 8001858:	f008 fb18 	bl	8009e8c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800185c:	1d3b      	adds	r3, r7, #4
 800185e:	2200      	movs	r2, #0
 8001860:	601a      	str	r2, [r3, #0]
 8001862:	605a      	str	r2, [r3, #4]
 8001864:	609a      	str	r2, [r3, #8]
 8001866:	60da      	str	r2, [r3, #12]
 8001868:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST) != HAL_OK)
 800186a:	2000      	movs	r0, #0
 800186c:	f002 fb56 	bl	8003f1c <HAL_PWREx_ControlVoltageScaling>
 8001870:	4603      	mov	r3, r0
 8001872:	2b00      	cmp	r3, #0
 8001874:	bf14      	ite	ne
 8001876:	2301      	movne	r3, #1
 8001878:	2300      	moveq	r3, #0
 800187a:	b2db      	uxtb	r3, r3
 800187c:	2b00      	cmp	r3, #0
 800187e:	d001      	beq.n	8001884 <_Z18SystemClock_Configv+0x3c>
  {
    Error_Handler();
 8001880:	f000 fb54 	bl	8001f2c <Error_Handler>
  }
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_MSI;
 8001884:	2318      	movs	r3, #24
 8001886:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8001888:	2301      	movs	r3, #1
 800188a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 800188c:	2301      	movs	r3, #1
 800188e:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8001890:	2300      	movs	r3, #0
 8001892:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8001894:	2360      	movs	r3, #96	; 0x60
 8001896:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001898:	2302      	movs	r3, #2
 800189a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 800189c:	2301      	movs	r3, #1
 800189e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLM = 1;
 80018a0:	2301      	movs	r3, #1
 80018a2:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLN = 60;
 80018a4:	233c      	movs	r3, #60	; 0x3c
 80018a6:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80018a8:	2302      	movs	r3, #2
 80018aa:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80018ac:	2302      	movs	r3, #2
 80018ae:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80018b0:	2302      	movs	r3, #2
 80018b2:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80018b4:	f107 0318 	add.w	r3, r7, #24
 80018b8:	4618      	mov	r0, r3
 80018ba:	f002 fc2d 	bl	8004118 <HAL_RCC_OscConfig>
 80018be:	4603      	mov	r3, r0
 80018c0:	2b00      	cmp	r3, #0
 80018c2:	bf14      	ite	ne
 80018c4:	2301      	movne	r3, #1
 80018c6:	2300      	moveq	r3, #0
 80018c8:	b2db      	uxtb	r3, r3
 80018ca:	2b00      	cmp	r3, #0
 80018cc:	d001      	beq.n	80018d2 <_Z18SystemClock_Configv+0x8a>
  {
    Error_Handler();
 80018ce:	f000 fb2d 	bl	8001f2c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80018d2:	230f      	movs	r3, #15
 80018d4:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80018d6:	2303      	movs	r3, #3
 80018d8:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80018da:	2300      	movs	r3, #0
 80018dc:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80018de:	2300      	movs	r3, #0
 80018e0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80018e2:	2300      	movs	r3, #0
 80018e4:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80018e6:	1d3b      	adds	r3, r7, #4
 80018e8:	2105      	movs	r1, #5
 80018ea:	4618      	mov	r0, r3
 80018ec:	f003 f89c 	bl	8004a28 <HAL_RCC_ClockConfig>
 80018f0:	4603      	mov	r3, r0
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	bf14      	ite	ne
 80018f6:	2301      	movne	r3, #1
 80018f8:	2300      	moveq	r3, #0
 80018fa:	b2db      	uxtb	r3, r3
 80018fc:	2b00      	cmp	r3, #0
 80018fe:	d001      	beq.n	8001904 <_Z18SystemClock_Configv+0xbc>
  {
    Error_Handler();
 8001900:	f000 fb14 	bl	8001f2c <Error_Handler>
  }
}
 8001904:	bf00      	nop
 8001906:	3760      	adds	r7, #96	; 0x60
 8001908:	46bd      	mov	sp, r7
 800190a:	bd80      	pop	{r7, pc}

0800190c <_ZL12MX_ADC1_Initv>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800190c:	b580      	push	{r7, lr}
 800190e:	b08a      	sub	sp, #40	; 0x28
 8001910:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8001912:	f107 031c 	add.w	r3, r7, #28
 8001916:	2200      	movs	r2, #0
 8001918:	601a      	str	r2, [r3, #0]
 800191a:	605a      	str	r2, [r3, #4]
 800191c:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800191e:	1d3b      	adds	r3, r7, #4
 8001920:	2200      	movs	r2, #0
 8001922:	601a      	str	r2, [r3, #0]
 8001924:	605a      	str	r2, [r3, #4]
 8001926:	609a      	str	r2, [r3, #8]
 8001928:	60da      	str	r2, [r3, #12]
 800192a:	611a      	str	r2, [r3, #16]
 800192c:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 800192e:	4b54      	ldr	r3, [pc, #336]	; (8001a80 <_ZL12MX_ADC1_Initv+0x174>)
 8001930:	4a54      	ldr	r2, [pc, #336]	; (8001a84 <_ZL12MX_ADC1_Initv+0x178>)
 8001932:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV4;
 8001934:	4b52      	ldr	r3, [pc, #328]	; (8001a80 <_ZL12MX_ADC1_Initv+0x174>)
 8001936:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 800193a:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800193c:	4b50      	ldr	r3, [pc, #320]	; (8001a80 <_ZL12MX_ADC1_Initv+0x174>)
 800193e:	2200      	movs	r2, #0
 8001940:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001942:	4b4f      	ldr	r3, [pc, #316]	; (8001a80 <_ZL12MX_ADC1_Initv+0x174>)
 8001944:	2200      	movs	r2, #0
 8001946:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8001948:	4b4d      	ldr	r3, [pc, #308]	; (8001a80 <_ZL12MX_ADC1_Initv+0x174>)
 800194a:	2201      	movs	r2, #1
 800194c:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800194e:	4b4c      	ldr	r3, [pc, #304]	; (8001a80 <_ZL12MX_ADC1_Initv+0x174>)
 8001950:	2204      	movs	r2, #4
 8001952:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001954:	4b4a      	ldr	r3, [pc, #296]	; (8001a80 <_ZL12MX_ADC1_Initv+0x174>)
 8001956:	2200      	movs	r2, #0
 8001958:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800195a:	4b49      	ldr	r3, [pc, #292]	; (8001a80 <_ZL12MX_ADC1_Initv+0x174>)
 800195c:	2201      	movs	r2, #1
 800195e:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 4;
 8001960:	4b47      	ldr	r3, [pc, #284]	; (8001a80 <_ZL12MX_ADC1_Initv+0x174>)
 8001962:	2204      	movs	r2, #4
 8001964:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001966:	4b46      	ldr	r3, [pc, #280]	; (8001a80 <_ZL12MX_ADC1_Initv+0x174>)
 8001968:	2200      	movs	r2, #0
 800196a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800196e:	4b44      	ldr	r3, [pc, #272]	; (8001a80 <_ZL12MX_ADC1_Initv+0x174>)
 8001970:	2200      	movs	r2, #0
 8001972:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001974:	4b42      	ldr	r3, [pc, #264]	; (8001a80 <_ZL12MX_ADC1_Initv+0x174>)
 8001976:	2200      	movs	r2, #0
 8001978:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = ENABLE;
 800197a:	4b41      	ldr	r3, [pc, #260]	; (8001a80 <_ZL12MX_ADC1_Initv+0x174>)
 800197c:	2201      	movs	r2, #1
 800197e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001982:	4b3f      	ldr	r3, [pc, #252]	; (8001a80 <_ZL12MX_ADC1_Initv+0x174>)
 8001984:	2200      	movs	r2, #0
 8001986:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8001988:	4b3d      	ldr	r3, [pc, #244]	; (8001a80 <_ZL12MX_ADC1_Initv+0x174>)
 800198a:	2200      	movs	r2, #0
 800198c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001990:	483b      	ldr	r0, [pc, #236]	; (8001a80 <_ZL12MX_ADC1_Initv+0x174>)
 8001992:	f000 ff27 	bl	80027e4 <HAL_ADC_Init>
 8001996:	4603      	mov	r3, r0
 8001998:	2b00      	cmp	r3, #0
 800199a:	bf14      	ite	ne
 800199c:	2301      	movne	r3, #1
 800199e:	2300      	moveq	r3, #0
 80019a0:	b2db      	uxtb	r3, r3
 80019a2:	2b00      	cmp	r3, #0
 80019a4:	d001      	beq.n	80019aa <_ZL12MX_ADC1_Initv+0x9e>
  {
    Error_Handler();
 80019a6:	f000 fac1 	bl	8001f2c <Error_Handler>
  }
  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80019aa:	2300      	movs	r3, #0
 80019ac:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80019ae:	f107 031c 	add.w	r3, r7, #28
 80019b2:	4619      	mov	r1, r3
 80019b4:	4832      	ldr	r0, [pc, #200]	; (8001a80 <_ZL12MX_ADC1_Initv+0x174>)
 80019b6:	f001 fc89 	bl	80032cc <HAL_ADCEx_MultiModeConfigChannel>
 80019ba:	4603      	mov	r3, r0
 80019bc:	2b00      	cmp	r3, #0
 80019be:	bf14      	ite	ne
 80019c0:	2301      	movne	r3, #1
 80019c2:	2300      	moveq	r3, #0
 80019c4:	b2db      	uxtb	r3, r3
 80019c6:	2b00      	cmp	r3, #0
 80019c8:	d001      	beq.n	80019ce <_ZL12MX_ADC1_Initv+0xc2>
  {
    Error_Handler();
 80019ca:	f000 faaf 	bl	8001f2c <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80019ce:	4b2e      	ldr	r3, [pc, #184]	; (8001a88 <_ZL12MX_ADC1_Initv+0x17c>)
 80019d0:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80019d2:	2306      	movs	r3, #6
 80019d4:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_6CYCLES_5;
 80019d6:	2301      	movs	r3, #1
 80019d8:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80019da:	237f      	movs	r3, #127	; 0x7f
 80019dc:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80019de:	2304      	movs	r3, #4
 80019e0:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80019e2:	2300      	movs	r3, #0
 80019e4:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80019e6:	1d3b      	adds	r3, r7, #4
 80019e8:	4619      	mov	r1, r3
 80019ea:	4825      	ldr	r0, [pc, #148]	; (8001a80 <_ZL12MX_ADC1_Initv+0x174>)
 80019ec:	f001 f84c 	bl	8002a88 <HAL_ADC_ConfigChannel>
 80019f0:	4603      	mov	r3, r0
 80019f2:	2b00      	cmp	r3, #0
 80019f4:	bf14      	ite	ne
 80019f6:	2301      	movne	r3, #1
 80019f8:	2300      	moveq	r3, #0
 80019fa:	b2db      	uxtb	r3, r3
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	d001      	beq.n	8001a04 <_ZL12MX_ADC1_Initv+0xf8>
  {
    Error_Handler();
 8001a00:	f000 fa94 	bl	8001f2c <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8001a04:	4b21      	ldr	r3, [pc, #132]	; (8001a8c <_ZL12MX_ADC1_Initv+0x180>)
 8001a06:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8001a08:	230c      	movs	r3, #12
 8001a0a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001a0c:	1d3b      	adds	r3, r7, #4
 8001a0e:	4619      	mov	r1, r3
 8001a10:	481b      	ldr	r0, [pc, #108]	; (8001a80 <_ZL12MX_ADC1_Initv+0x174>)
 8001a12:	f001 f839 	bl	8002a88 <HAL_ADC_ConfigChannel>
 8001a16:	4603      	mov	r3, r0
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	bf14      	ite	ne
 8001a1c:	2301      	movne	r3, #1
 8001a1e:	2300      	moveq	r3, #0
 8001a20:	b2db      	uxtb	r3, r3
 8001a22:	2b00      	cmp	r3, #0
 8001a24:	d001      	beq.n	8001a2a <_ZL12MX_ADC1_Initv+0x11e>
  {
    Error_Handler();
 8001a26:	f000 fa81 	bl	8001f2c <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8001a2a:	4b19      	ldr	r3, [pc, #100]	; (8001a90 <_ZL12MX_ADC1_Initv+0x184>)
 8001a2c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8001a2e:	2312      	movs	r3, #18
 8001a30:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001a32:	1d3b      	adds	r3, r7, #4
 8001a34:	4619      	mov	r1, r3
 8001a36:	4812      	ldr	r0, [pc, #72]	; (8001a80 <_ZL12MX_ADC1_Initv+0x174>)
 8001a38:	f001 f826 	bl	8002a88 <HAL_ADC_ConfigChannel>
 8001a3c:	4603      	mov	r3, r0
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	bf14      	ite	ne
 8001a42:	2301      	movne	r3, #1
 8001a44:	2300      	moveq	r3, #0
 8001a46:	b2db      	uxtb	r3, r3
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	d001      	beq.n	8001a50 <_ZL12MX_ADC1_Initv+0x144>
  {
    Error_Handler();
 8001a4c:	f000 fa6e 	bl	8001f2c <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8001a50:	4b10      	ldr	r3, [pc, #64]	; (8001a94 <_ZL12MX_ADC1_Initv+0x188>)
 8001a52:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8001a54:	2318      	movs	r3, #24
 8001a56:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001a58:	1d3b      	adds	r3, r7, #4
 8001a5a:	4619      	mov	r1, r3
 8001a5c:	4808      	ldr	r0, [pc, #32]	; (8001a80 <_ZL12MX_ADC1_Initv+0x174>)
 8001a5e:	f001 f813 	bl	8002a88 <HAL_ADC_ConfigChannel>
 8001a62:	4603      	mov	r3, r0
 8001a64:	2b00      	cmp	r3, #0
 8001a66:	bf14      	ite	ne
 8001a68:	2301      	movne	r3, #1
 8001a6a:	2300      	moveq	r3, #0
 8001a6c:	b2db      	uxtb	r3, r3
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	d001      	beq.n	8001a76 <_ZL12MX_ADC1_Initv+0x16a>
  {
    Error_Handler();
 8001a72:	f000 fa5b 	bl	8001f2c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001a76:	bf00      	nop
 8001a78:	3728      	adds	r7, #40	; 0x28
 8001a7a:	46bd      	mov	sp, r7
 8001a7c:	bd80      	pop	{r7, pc}
 8001a7e:	bf00      	nop
 8001a80:	20000090 	.word	0x20000090
 8001a84:	50040000 	.word	0x50040000
 8001a88:	04300002 	.word	0x04300002
 8001a8c:	08600004 	.word	0x08600004
 8001a90:	0c900008 	.word	0x0c900008
 8001a94:	10c00010 	.word	0x10c00010

08001a98 <_ZL12MX_CAN1_Initv>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 8001a98:	b580      	push	{r7, lr}
 8001a9a:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8001a9c:	4b1a      	ldr	r3, [pc, #104]	; (8001b08 <_ZL12MX_CAN1_Initv+0x70>)
 8001a9e:	4a1b      	ldr	r2, [pc, #108]	; (8001b0c <_ZL12MX_CAN1_Initv+0x74>)
 8001aa0:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 8;
 8001aa2:	4b19      	ldr	r3, [pc, #100]	; (8001b08 <_ZL12MX_CAN1_Initv+0x70>)
 8001aa4:	2208      	movs	r2, #8
 8001aa6:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8001aa8:	4b17      	ldr	r3, [pc, #92]	; (8001b08 <_ZL12MX_CAN1_Initv+0x70>)
 8001aaa:	2200      	movs	r2, #0
 8001aac:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8001aae:	4b16      	ldr	r3, [pc, #88]	; (8001b08 <_ZL12MX_CAN1_Initv+0x70>)
 8001ab0:	2200      	movs	r2, #0
 8001ab2:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_12TQ;
 8001ab4:	4b14      	ldr	r3, [pc, #80]	; (8001b08 <_ZL12MX_CAN1_Initv+0x70>)
 8001ab6:	f44f 2230 	mov.w	r2, #720896	; 0xb0000
 8001aba:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_2TQ;
 8001abc:	4b12      	ldr	r3, [pc, #72]	; (8001b08 <_ZL12MX_CAN1_Initv+0x70>)
 8001abe:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8001ac2:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8001ac4:	4b10      	ldr	r3, [pc, #64]	; (8001b08 <_ZL12MX_CAN1_Initv+0x70>)
 8001ac6:	2200      	movs	r2, #0
 8001ac8:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8001aca:	4b0f      	ldr	r3, [pc, #60]	; (8001b08 <_ZL12MX_CAN1_Initv+0x70>)
 8001acc:	2200      	movs	r2, #0
 8001ace:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8001ad0:	4b0d      	ldr	r3, [pc, #52]	; (8001b08 <_ZL12MX_CAN1_Initv+0x70>)
 8001ad2:	2200      	movs	r2, #0
 8001ad4:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8001ad6:	4b0c      	ldr	r3, [pc, #48]	; (8001b08 <_ZL12MX_CAN1_Initv+0x70>)
 8001ad8:	2200      	movs	r2, #0
 8001ada:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8001adc:	4b0a      	ldr	r3, [pc, #40]	; (8001b08 <_ZL12MX_CAN1_Initv+0x70>)
 8001ade:	2200      	movs	r2, #0
 8001ae0:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8001ae2:	4b09      	ldr	r3, [pc, #36]	; (8001b08 <_ZL12MX_CAN1_Initv+0x70>)
 8001ae4:	2200      	movs	r2, #0
 8001ae6:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8001ae8:	4807      	ldr	r0, [pc, #28]	; (8001b08 <_ZL12MX_CAN1_Initv+0x70>)
 8001aea:	f001 fc93 	bl	8003414 <HAL_CAN_Init>
 8001aee:	4603      	mov	r3, r0
 8001af0:	2b00      	cmp	r3, #0
 8001af2:	bf14      	ite	ne
 8001af4:	2301      	movne	r3, #1
 8001af6:	2300      	moveq	r3, #0
 8001af8:	b2db      	uxtb	r3, r3
 8001afa:	2b00      	cmp	r3, #0
 8001afc:	d001      	beq.n	8001b02 <_ZL12MX_CAN1_Initv+0x6a>
  {
    Error_Handler();
 8001afe:	f000 fa15 	bl	8001f2c <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 8001b02:	bf00      	nop
 8001b04:	bd80      	pop	{r7, pc}
 8001b06:	bf00      	nop
 8001b08:	20000158 	.word	0x20000158
 8001b0c:	40006400 	.word	0x40006400

08001b10 <_ZL11MX_RTC_Initv>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8001b10:	b580      	push	{r7, lr}
 8001b12:	b086      	sub	sp, #24
 8001b14:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8001b16:	1d3b      	adds	r3, r7, #4
 8001b18:	2200      	movs	r2, #0
 8001b1a:	601a      	str	r2, [r3, #0]
 8001b1c:	605a      	str	r2, [r3, #4]
 8001b1e:	609a      	str	r2, [r3, #8]
 8001b20:	60da      	str	r2, [r3, #12]
 8001b22:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8001b24:	2300      	movs	r3, #0
 8001b26:	603b      	str	r3, [r7, #0]
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8001b28:	4b2f      	ldr	r3, [pc, #188]	; (8001be8 <_ZL11MX_RTC_Initv+0xd8>)
 8001b2a:	4a30      	ldr	r2, [pc, #192]	; (8001bec <_ZL11MX_RTC_Initv+0xdc>)
 8001b2c:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8001b2e:	4b2e      	ldr	r3, [pc, #184]	; (8001be8 <_ZL11MX_RTC_Initv+0xd8>)
 8001b30:	2200      	movs	r2, #0
 8001b32:	609a      	str	r2, [r3, #8]
  hrtc.Init.AsynchPrediv = 127;
 8001b34:	4b2c      	ldr	r3, [pc, #176]	; (8001be8 <_ZL11MX_RTC_Initv+0xd8>)
 8001b36:	227f      	movs	r2, #127	; 0x7f
 8001b38:	60da      	str	r2, [r3, #12]
  hrtc.Init.SynchPrediv = 255;
 8001b3a:	4b2b      	ldr	r3, [pc, #172]	; (8001be8 <_ZL11MX_RTC_Initv+0xd8>)
 8001b3c:	22ff      	movs	r2, #255	; 0xff
 8001b3e:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8001b40:	4b29      	ldr	r3, [pc, #164]	; (8001be8 <_ZL11MX_RTC_Initv+0xd8>)
 8001b42:	2200      	movs	r2, #0
 8001b44:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8001b46:	4b28      	ldr	r3, [pc, #160]	; (8001be8 <_ZL11MX_RTC_Initv+0xd8>)
 8001b48:	2200      	movs	r2, #0
 8001b4a:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8001b4c:	4b26      	ldr	r3, [pc, #152]	; (8001be8 <_ZL11MX_RTC_Initv+0xd8>)
 8001b4e:	2200      	movs	r2, #0
 8001b50:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001b52:	4b25      	ldr	r3, [pc, #148]	; (8001be8 <_ZL11MX_RTC_Initv+0xd8>)
 8001b54:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001b58:	621a      	str	r2, [r3, #32]
  hrtc.Init.BinMode = RTC_BINARY_NONE;
 8001b5a:	4b23      	ldr	r3, [pc, #140]	; (8001be8 <_ZL11MX_RTC_Initv+0xd8>)
 8001b5c:	2200      	movs	r2, #0
 8001b5e:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001b60:	4821      	ldr	r0, [pc, #132]	; (8001be8 <_ZL11MX_RTC_Initv+0xd8>)
 8001b62:	f003 ff83 	bl	8005a6c <HAL_RTC_Init>
 8001b66:	4603      	mov	r3, r0
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	bf14      	ite	ne
 8001b6c:	2301      	movne	r3, #1
 8001b6e:	2300      	moveq	r3, #0
 8001b70:	b2db      	uxtb	r3, r3
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	d001      	beq.n	8001b7a <_ZL11MX_RTC_Initv+0x6a>
  {
    Error_Handler();
 8001b76:	f000 f9d9 	bl	8001f2c <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 8001b7a:	2300      	movs	r3, #0
 8001b7c:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x0;
 8001b7e:	2300      	movs	r3, #0
 8001b80:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 8001b82:	2300      	movs	r3, #0
 8001b84:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8001b86:	2300      	movs	r3, #0
 8001b88:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8001b8a:	2300      	movs	r3, #0
 8001b8c:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8001b8e:	1d3b      	adds	r3, r7, #4
 8001b90:	2201      	movs	r2, #1
 8001b92:	4619      	mov	r1, r3
 8001b94:	4814      	ldr	r0, [pc, #80]	; (8001be8 <_ZL11MX_RTC_Initv+0xd8>)
 8001b96:	f003 fff9 	bl	8005b8c <HAL_RTC_SetTime>
 8001b9a:	4603      	mov	r3, r0
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	bf14      	ite	ne
 8001ba0:	2301      	movne	r3, #1
 8001ba2:	2300      	moveq	r3, #0
 8001ba4:	b2db      	uxtb	r3, r3
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	d001      	beq.n	8001bae <_ZL11MX_RTC_Initv+0x9e>
  {
    Error_Handler();
 8001baa:	f000 f9bf 	bl	8001f2c <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8001bae:	2301      	movs	r3, #1
 8001bb0:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 8001bb2:	2301      	movs	r3, #1
 8001bb4:	707b      	strb	r3, [r7, #1]
  sDate.Date = 0x1;
 8001bb6:	2301      	movs	r3, #1
 8001bb8:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0x0;
 8001bba:	2300      	movs	r3, #0
 8001bbc:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8001bbe:	463b      	mov	r3, r7
 8001bc0:	2201      	movs	r2, #1
 8001bc2:	4619      	mov	r1, r3
 8001bc4:	4808      	ldr	r0, [pc, #32]	; (8001be8 <_ZL11MX_RTC_Initv+0xd8>)
 8001bc6:	f004 f881 	bl	8005ccc <HAL_RTC_SetDate>
 8001bca:	4603      	mov	r3, r0
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	bf14      	ite	ne
 8001bd0:	2301      	movne	r3, #1
 8001bd2:	2300      	moveq	r3, #0
 8001bd4:	b2db      	uxtb	r3, r3
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	d001      	beq.n	8001bde <_ZL11MX_RTC_Initv+0xce>
  {
    Error_Handler();
 8001bda:	f000 f9a7 	bl	8001f2c <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8001bde:	bf00      	nop
 8001be0:	3718      	adds	r7, #24
 8001be2:	46bd      	mov	sp, r7
 8001be4:	bd80      	pop	{r7, pc}
 8001be6:	bf00      	nop
 8001be8:	20000180 	.word	0x20000180
 8001bec:	40002800 	.word	0x40002800

08001bf0 <_ZL12MX_SPI1_Initv>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001bf0:	b580      	push	{r7, lr}
 8001bf2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001bf4:	4b1d      	ldr	r3, [pc, #116]	; (8001c6c <_ZL12MX_SPI1_Initv+0x7c>)
 8001bf6:	4a1e      	ldr	r2, [pc, #120]	; (8001c70 <_ZL12MX_SPI1_Initv+0x80>)
 8001bf8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001bfa:	4b1c      	ldr	r3, [pc, #112]	; (8001c6c <_ZL12MX_SPI1_Initv+0x7c>)
 8001bfc:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001c00:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001c02:	4b1a      	ldr	r3, [pc, #104]	; (8001c6c <_ZL12MX_SPI1_Initv+0x7c>)
 8001c04:	2200      	movs	r2, #0
 8001c06:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001c08:	4b18      	ldr	r3, [pc, #96]	; (8001c6c <_ZL12MX_SPI1_Initv+0x7c>)
 8001c0a:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8001c0e:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8001c10:	4b16      	ldr	r3, [pc, #88]	; (8001c6c <_ZL12MX_SPI1_Initv+0x7c>)
 8001c12:	2202      	movs	r2, #2
 8001c14:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 8001c16:	4b15      	ldr	r3, [pc, #84]	; (8001c6c <_ZL12MX_SPI1_Initv+0x7c>)
 8001c18:	2201      	movs	r2, #1
 8001c1a:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001c1c:	4b13      	ldr	r3, [pc, #76]	; (8001c6c <_ZL12MX_SPI1_Initv+0x7c>)
 8001c1e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001c22:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 8001c24:	4b11      	ldr	r3, [pc, #68]	; (8001c6c <_ZL12MX_SPI1_Initv+0x7c>)
 8001c26:	2230      	movs	r2, #48	; 0x30
 8001c28:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001c2a:	4b10      	ldr	r3, [pc, #64]	; (8001c6c <_ZL12MX_SPI1_Initv+0x7c>)
 8001c2c:	2200      	movs	r2, #0
 8001c2e:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001c30:	4b0e      	ldr	r3, [pc, #56]	; (8001c6c <_ZL12MX_SPI1_Initv+0x7c>)
 8001c32:	2200      	movs	r2, #0
 8001c34:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001c36:	4b0d      	ldr	r3, [pc, #52]	; (8001c6c <_ZL12MX_SPI1_Initv+0x7c>)
 8001c38:	2200      	movs	r2, #0
 8001c3a:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8001c3c:	4b0b      	ldr	r3, [pc, #44]	; (8001c6c <_ZL12MX_SPI1_Initv+0x7c>)
 8001c3e:	2207      	movs	r2, #7
 8001c40:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001c42:	4b0a      	ldr	r3, [pc, #40]	; (8001c6c <_ZL12MX_SPI1_Initv+0x7c>)
 8001c44:	2200      	movs	r2, #0
 8001c46:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8001c48:	4b08      	ldr	r3, [pc, #32]	; (8001c6c <_ZL12MX_SPI1_Initv+0x7c>)
 8001c4a:	2200      	movs	r2, #0
 8001c4c:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001c4e:	4807      	ldr	r0, [pc, #28]	; (8001c6c <_ZL12MX_SPI1_Initv+0x7c>)
 8001c50:	f004 f97e 	bl	8005f50 <HAL_SPI_Init>
 8001c54:	4603      	mov	r3, r0
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	bf14      	ite	ne
 8001c5a:	2301      	movne	r3, #1
 8001c5c:	2300      	moveq	r3, #0
 8001c5e:	b2db      	uxtb	r3, r3
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	d001      	beq.n	8001c68 <_ZL12MX_SPI1_Initv+0x78>
  {
    Error_Handler();
 8001c64:	f000 f962 	bl	8001f2c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001c68:	bf00      	nop
 8001c6a:	bd80      	pop	{r7, pc}
 8001c6c:	2000002c 	.word	0x2000002c
 8001c70:	40013000 	.word	0x40013000

08001c74 <_ZL11MX_DMA_Initv>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001c74:	b580      	push	{r7, lr}
 8001c76:	b082      	sub	sp, #8
 8001c78:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8001c7a:	4b12      	ldr	r3, [pc, #72]	; (8001cc4 <_ZL11MX_DMA_Initv+0x50>)
 8001c7c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001c7e:	4a11      	ldr	r2, [pc, #68]	; (8001cc4 <_ZL11MX_DMA_Initv+0x50>)
 8001c80:	f043 0304 	orr.w	r3, r3, #4
 8001c84:	6493      	str	r3, [r2, #72]	; 0x48
 8001c86:	4b0f      	ldr	r3, [pc, #60]	; (8001cc4 <_ZL11MX_DMA_Initv+0x50>)
 8001c88:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001c8a:	f003 0304 	and.w	r3, r3, #4
 8001c8e:	607b      	str	r3, [r7, #4]
 8001c90:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001c92:	4b0c      	ldr	r3, [pc, #48]	; (8001cc4 <_ZL11MX_DMA_Initv+0x50>)
 8001c94:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001c96:	4a0b      	ldr	r2, [pc, #44]	; (8001cc4 <_ZL11MX_DMA_Initv+0x50>)
 8001c98:	f043 0301 	orr.w	r3, r3, #1
 8001c9c:	6493      	str	r3, [r2, #72]	; 0x48
 8001c9e:	4b09      	ldr	r3, [pc, #36]	; (8001cc4 <_ZL11MX_DMA_Initv+0x50>)
 8001ca0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001ca2:	f003 0301 	and.w	r3, r3, #1
 8001ca6:	603b      	str	r3, [r7, #0]
 8001ca8:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 5, 0);
 8001caa:	2200      	movs	r2, #0
 8001cac:	2105      	movs	r1, #5
 8001cae:	200b      	movs	r0, #11
 8001cb0:	f001 fd64 	bl	800377c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001cb4:	200b      	movs	r0, #11
 8001cb6:	f001 fd7d 	bl	80037b4 <HAL_NVIC_EnableIRQ>

}
 8001cba:	bf00      	nop
 8001cbc:	3708      	adds	r7, #8
 8001cbe:	46bd      	mov	sp, r7
 8001cc0:	bd80      	pop	{r7, pc}
 8001cc2:	bf00      	nop
 8001cc4:	40021000 	.word	0x40021000

08001cc8 <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001cc8:	b580      	push	{r7, lr}
 8001cca:	b088      	sub	sp, #32
 8001ccc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cce:	f107 030c 	add.w	r3, r7, #12
 8001cd2:	2200      	movs	r2, #0
 8001cd4:	601a      	str	r2, [r3, #0]
 8001cd6:	605a      	str	r2, [r3, #4]
 8001cd8:	609a      	str	r2, [r3, #8]
 8001cda:	60da      	str	r2, [r3, #12]
 8001cdc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001cde:	4b4f      	ldr	r3, [pc, #316]	; (8001e1c <_ZL12MX_GPIO_Initv+0x154>)
 8001ce0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ce2:	4a4e      	ldr	r2, [pc, #312]	; (8001e1c <_ZL12MX_GPIO_Initv+0x154>)
 8001ce4:	f043 0304 	orr.w	r3, r3, #4
 8001ce8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001cea:	4b4c      	ldr	r3, [pc, #304]	; (8001e1c <_ZL12MX_GPIO_Initv+0x154>)
 8001cec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001cee:	f003 0304 	and.w	r3, r3, #4
 8001cf2:	60bb      	str	r3, [r7, #8]
 8001cf4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001cf6:	4b49      	ldr	r3, [pc, #292]	; (8001e1c <_ZL12MX_GPIO_Initv+0x154>)
 8001cf8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001cfa:	4a48      	ldr	r2, [pc, #288]	; (8001e1c <_ZL12MX_GPIO_Initv+0x154>)
 8001cfc:	f043 0301 	orr.w	r3, r3, #1
 8001d00:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001d02:	4b46      	ldr	r3, [pc, #280]	; (8001e1c <_ZL12MX_GPIO_Initv+0x154>)
 8001d04:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d06:	f003 0301 	and.w	r3, r3, #1
 8001d0a:	607b      	str	r3, [r7, #4]
 8001d0c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d0e:	4b43      	ldr	r3, [pc, #268]	; (8001e1c <_ZL12MX_GPIO_Initv+0x154>)
 8001d10:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d12:	4a42      	ldr	r2, [pc, #264]	; (8001e1c <_ZL12MX_GPIO_Initv+0x154>)
 8001d14:	f043 0302 	orr.w	r3, r3, #2
 8001d18:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001d1a:	4b40      	ldr	r3, [pc, #256]	; (8001e1c <_ZL12MX_GPIO_Initv+0x154>)
 8001d1c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d1e:	f003 0302 	and.w	r3, r3, #2
 8001d22:	603b      	str	r3, [r7, #0]
 8001d24:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_RESET);
 8001d26:	2200      	movs	r2, #0
 8001d28:	2110      	movs	r1, #16
 8001d2a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001d2e:	f002 f89b 	bl	8003e68 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED0_Pin|LED1_Pin|LED2_Pin|LED3_Pin
 8001d32:	2200      	movs	r2, #0
 8001d34:	f24f 0180 	movw	r1, #61568	; 0xf080
 8001d38:	4839      	ldr	r0, [pc, #228]	; (8001e20 <_ZL12MX_GPIO_Initv+0x158>)
 8001d3a:	f002 f895 	bl	8003e68 <HAL_GPIO_WritePin>
                          |GPIO_PIN_7, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8, GPIO_PIN_RESET);
 8001d3e:	2200      	movs	r2, #0
 8001d40:	f44f 71e0 	mov.w	r1, #448	; 0x1c0
 8001d44:	4837      	ldr	r0, [pc, #220]	; (8001e24 <_ZL12MX_GPIO_Initv+0x15c>)
 8001d46:	f002 f88f 	bl	8003e68 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : SPI1_CS_Pin */
  GPIO_InitStruct.Pin = SPI1_CS_Pin;
 8001d4a:	2310      	movs	r3, #16
 8001d4c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d4e:	2301      	movs	r3, #1
 8001d50:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001d52:	2302      	movs	r3, #2
 8001d54:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d56:	2300      	movs	r3, #0
 8001d58:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(SPI1_CS_GPIO_Port, &GPIO_InitStruct);
 8001d5a:	f107 030c 	add.w	r3, r7, #12
 8001d5e:	4619      	mov	r1, r3
 8001d60:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001d64:	f001 feee 	bl	8003b44 <HAL_GPIO_Init>

  /*Configure GPIO pins : EEPROM_SCL_Pin EEPROM_SDA_Pin */
  GPIO_InitStruct.Pin = EEPROM_SCL_Pin|EEPROM_SDA_Pin;
 8001d68:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001d6c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001d6e:	2312      	movs	r3, #18
 8001d70:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d72:	2300      	movs	r3, #0
 8001d74:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d76:	2303      	movs	r3, #3
 8001d78:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001d7a:	2304      	movs	r3, #4
 8001d7c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d7e:	f107 030c 	add.w	r3, r7, #12
 8001d82:	4619      	mov	r1, r3
 8001d84:	4826      	ldr	r0, [pc, #152]	; (8001e20 <_ZL12MX_GPIO_Initv+0x158>)
 8001d86:	f001 fedd 	bl	8003b44 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED0_Pin LED1_Pin LED2_Pin LED3_Pin
                           PB7 */
  GPIO_InitStruct.Pin = LED0_Pin|LED1_Pin|LED2_Pin|LED3_Pin
 8001d8a:	f24f 0380 	movw	r3, #61568	; 0xf080
 8001d8e:	60fb      	str	r3, [r7, #12]
                          |GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d90:	2301      	movs	r3, #1
 8001d92:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d94:	2300      	movs	r3, #0
 8001d96:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d98:	2300      	movs	r3, #0
 8001d9a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d9c:	f107 030c 	add.w	r3, r7, #12
 8001da0:	4619      	mov	r1, r3
 8001da2:	481f      	ldr	r0, [pc, #124]	; (8001e20 <_ZL12MX_GPIO_Initv+0x158>)
 8001da4:	f001 fece 	bl	8003b44 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC6 PC7 PC8 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8;
 8001da8:	f44f 73e0 	mov.w	r3, #448	; 0x1c0
 8001dac:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001dae:	2301      	movs	r3, #1
 8001db0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001db2:	2300      	movs	r3, #0
 8001db4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001db6:	2300      	movs	r3, #0
 8001db8:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001dba:	f107 030c 	add.w	r3, r7, #12
 8001dbe:	4619      	mov	r1, r3
 8001dc0:	4818      	ldr	r0, [pc, #96]	; (8001e24 <_ZL12MX_GPIO_Initv+0x15c>)
 8001dc2:	f001 febf 	bl	8003b44 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001dc6:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001dca:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001dcc:	2300      	movs	r3, #0
 8001dce:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dd0:	2300      	movs	r3, #0
 8001dd2:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001dd4:	f107 030c 	add.w	r3, r7, #12
 8001dd8:	4619      	mov	r1, r3
 8001dda:	4812      	ldr	r0, [pc, #72]	; (8001e24 <_ZL12MX_GPIO_Initv+0x15c>)
 8001ddc:	f001 feb2 	bl	8003b44 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001de0:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001de4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001de6:	2300      	movs	r3, #0
 8001de8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dea:	2300      	movs	r3, #0
 8001dec:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001dee:	f107 030c 	add.w	r3, r7, #12
 8001df2:	4619      	mov	r1, r3
 8001df4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001df8:	f001 fea4 	bl	8003b44 <HAL_GPIO_Init>

  /*Configure GPIO pin : ISM_INT1_Pin */
  GPIO_InitStruct.Pin = ISM_INT1_Pin;
 8001dfc:	2340      	movs	r3, #64	; 0x40
 8001dfe:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001e00:	2300      	movs	r3, #0
 8001e02:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e04:	2300      	movs	r3, #0
 8001e06:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(ISM_INT1_GPIO_Port, &GPIO_InitStruct);
 8001e08:	f107 030c 	add.w	r3, r7, #12
 8001e0c:	4619      	mov	r1, r3
 8001e0e:	4804      	ldr	r0, [pc, #16]	; (8001e20 <_ZL12MX_GPIO_Initv+0x158>)
 8001e10:	f001 fe98 	bl	8003b44 <HAL_GPIO_Init>

}
 8001e14:	bf00      	nop
 8001e16:	3720      	adds	r7, #32
 8001e18:	46bd      	mov	sp, r7
 8001e1a:	bd80      	pop	{r7, pc}
 8001e1c:	40021000 	.word	0x40021000
 8001e20:	48000400 	.word	0x48000400
 8001e24:	48000800 	.word	0x48000800

08001e28 <_Z16StartDefaultTaskPv>:
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8001e28:	b580      	push	{r7, lr}
 8001e2a:	b082      	sub	sp, #8
 8001e2c:	af00      	add	r7, sp, #0
 8001e2e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
	/* Infinite loop */

	for (;;) {
		osDelay(1);
 8001e30:	2001      	movs	r0, #1
 8001e32:	f005 fb85 	bl	8007540 <osDelay>
 8001e36:	e7fb      	b.n	8001e30 <_Z16StartDefaultTaskPv+0x8>

08001e38 <_Z12StartBlink01Pv>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartBlink01 */
void StartBlink01(void *argument)
{
 8001e38:	b580      	push	{r7, lr}
 8001e3a:	b08c      	sub	sp, #48	; 0x30
 8001e3c:	af00      	add	r7, sp, #0
 8001e3e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartBlink01 */

	ISM330DHCXSensor AccGyr;
 8001e40:	f107 0310 	add.w	r3, r7, #16
 8001e44:	4618      	mov	r0, r3
 8001e46:	f7fe fa2f 	bl	80002a8 <_ZN16ISM330DHCXSensorC1Ev>
	AccGyr.begin();
 8001e4a:	f107 0310 	add.w	r3, r7, #16
 8001e4e:	4618      	mov	r0, r3
 8001e50:	f7fe fae5 	bl	800041e <_ZN16ISM330DHCXSensor5beginEv>
	AccGyr.ACC_Enable();
 8001e54:	f107 0310 	add.w	r3, r7, #16
 8001e58:	4618      	mov	r0, r3
 8001e5a:	f7fe fafd 	bl	8000458 <_ZN16ISM330DHCXSensor10ACC_EnableEv>
	AccGyr.GYRO_Enable();
 8001e5e:	f107 0310 	add.w	r3, r7, #16
 8001e62:	4618      	mov	r0, r3
 8001e64:	f7fe fcaf 	bl	80007c6 <_ZN16ISM330DHCXSensor11GYRO_EnableEv>
	// Configure ODR and FS of the acc and gyro
	AccGyr.ACC_SetOutputDataRate(SENSOR_ODR);
 8001e68:	f107 0310 	add.w	r3, r7, #16
 8001e6c:	ed9f 0a22 	vldr	s0, [pc, #136]	; 8001ef8 <_Z12StartBlink01Pv+0xc0>
 8001e70:	4618      	mov	r0, r3
 8001e72:	f7fe fb5f 	bl	8000534 <_ZN16ISM330DHCXSensor21ACC_SetOutputDataRateEf>
	AccGyr.ACC_SetFullScale(ACC_FS);
 8001e76:	f107 0310 	add.w	r3, r7, #16
 8001e7a:	2102      	movs	r1, #2
 8001e7c:	4618      	mov	r0, r3
 8001e7e:	f7fe fbe9 	bl	8000654 <_ZN16ISM330DHCXSensor16ACC_SetFullScaleEl>
	AccGyr.GYRO_SetOutputDataRate(SENSOR_ODR);
 8001e82:	f107 0310 	add.w	r3, r7, #16
 8001e86:	ed9f 0a1c 	vldr	s0, [pc, #112]	; 8001ef8 <_Z12StartBlink01Pv+0xc0>
 8001e8a:	4618      	mov	r0, r3
 8001e8c:	f7fe fcbe 	bl	800080c <_ZN16ISM330DHCXSensor22GYRO_SetOutputDataRateEf>
	AccGyr.GYRO_SetFullScale(GYR_FS);
 8001e90:	f107 0310 	add.w	r3, r7, #16
 8001e94:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001e98:	4618      	mov	r0, r3
 8001e9a:	f7fe fd47 	bl	800092c <_ZN16ISM330DHCXSensor17GYRO_SetFullScaleEl>
	// Configure FIFO BDR for acc and gyro
	AccGyr.FIFO_ACC_Set_BDR(SENSOR_ODR);
 8001e9e:	f107 0310 	add.w	r3, r7, #16
 8001ea2:	ed9f 0a15 	vldr	s0, [pc, #84]	; 8001ef8 <_Z12StartBlink01Pv+0xc0>
 8001ea6:	4618      	mov	r0, r3
 8001ea8:	f7fe fd7a 	bl	80009a0 <_ZN16ISM330DHCXSensor16FIFO_ACC_Set_BDREf>
	AccGyr.FIFO_GYRO_Set_BDR(SENSOR_ODR);
 8001eac:	f107 0310 	add.w	r3, r7, #16
 8001eb0:	ed9f 0a11 	vldr	s0, [pc, #68]	; 8001ef8 <_Z12StartBlink01Pv+0xc0>
 8001eb4:	4618      	mov	r0, r3
 8001eb6:	f7fe fe03 	bl	8000ac0 <_ZN16ISM330DHCXSensor17FIFO_GYRO_Set_BDREf>
	// Set FIFO in Continuous mode
	AccGyr.FIFO_Set_Mode(ISM330DHCX_STREAM_MODE);
 8001eba:	f107 0310 	add.w	r3, r7, #16
 8001ebe:	2106      	movs	r1, #6
 8001ec0:	4618      	mov	r0, r3
 8001ec2:	f7fe fe8d 	bl	8000be0 <_ZN16ISM330DHCXSensor13FIFO_Set_ModeEh>


	uint8_t status;
	uint16_t fifo_samples;
	uint8_t data[8] = { 0, 1, 2, 3, 4, 5, 6, 7 };
 8001ec6:	4a0d      	ldr	r2, [pc, #52]	; (8001efc <_Z12StartBlink01Pv+0xc4>)
 8001ec8:	f107 0308 	add.w	r3, r7, #8
 8001ecc:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001ed0:	e883 0003 	stmia.w	r3, {r0, r1}
	uint32_t mail_box = 0;
 8001ed4:	2300      	movs	r3, #0
 8001ed6:	62fb      	str	r3, [r7, #44]	; 0x2c
	/* Infinite loop */
	for (;;) {
		osDelay(10);
 8001ed8:	200a      	movs	r0, #10
 8001eda:	f005 fb31 	bl	8007540 <osDelay>
		HAL_GPIO_TogglePin(LED0_GPIO_Port, LED0_Pin);
 8001ede:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001ee2:	4807      	ldr	r0, [pc, #28]	; (8001f00 <_Z12StartBlink01Pv+0xc8>)
 8001ee4:	f001 ffd8 	bl	8003e98 <HAL_GPIO_TogglePin>


		AccGyr.ACC_GetAxes(accelerometer);
 8001ee8:	f107 0310 	add.w	r3, r7, #16
 8001eec:	4905      	ldr	r1, [pc, #20]	; (8001f04 <_Z12StartBlink01Pv+0xcc>)
 8001eee:	4618      	mov	r0, r3
 8001ef0:	f7fe fc08 	bl	8000704 <_ZN16ISM330DHCXSensor11ACC_GetAxesEPl>
		osDelay(10);
 8001ef4:	e7f0      	b.n	8001ed8 <_Z12StartBlink01Pv+0xa0>
 8001ef6:	bf00      	nop
 8001ef8:	42500000 	.word	0x42500000
 8001efc:	08009ee0 	.word	0x08009ee0
 8001f00:	48000400 	.word	0x48000400
 8001f04:	20000208 	.word	0x20000208

08001f08 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001f08:	b580      	push	{r7, lr}
 8001f0a:	b082      	sub	sp, #8
 8001f0c:	af00      	add	r7, sp, #0
 8001f0e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	4a04      	ldr	r2, [pc, #16]	; (8001f28 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001f16:	4293      	cmp	r3, r2
 8001f18:	d101      	bne.n	8001f1e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001f1a:	f000 faa3 	bl	8002464 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001f1e:	bf00      	nop
 8001f20:	3708      	adds	r7, #8
 8001f22:	46bd      	mov	sp, r7
 8001f24:	bd80      	pop	{r7, pc}
 8001f26:	bf00      	nop
 8001f28:	40001000 	.word	0x40001000

08001f2c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001f2c:	b480      	push	{r7}
 8001f2e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001f30:	b672      	cpsid	i
}
 8001f32:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8001f34:	e7fe      	b.n	8001f34 <Error_Handler+0x8>
	...

08001f38 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001f38:	b580      	push	{r7, lr}
 8001f3a:	b082      	sub	sp, #8
 8001f3c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f3e:	4b15      	ldr	r3, [pc, #84]	; (8001f94 <HAL_MspInit+0x5c>)
 8001f40:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001f42:	4a14      	ldr	r2, [pc, #80]	; (8001f94 <HAL_MspInit+0x5c>)
 8001f44:	f043 0301 	orr.w	r3, r3, #1
 8001f48:	6613      	str	r3, [r2, #96]	; 0x60
 8001f4a:	4b12      	ldr	r3, [pc, #72]	; (8001f94 <HAL_MspInit+0x5c>)
 8001f4c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001f4e:	f003 0301 	and.w	r3, r3, #1
 8001f52:	607b      	str	r3, [r7, #4]
 8001f54:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001f56:	4b0f      	ldr	r3, [pc, #60]	; (8001f94 <HAL_MspInit+0x5c>)
 8001f58:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f5a:	4a0e      	ldr	r2, [pc, #56]	; (8001f94 <HAL_MspInit+0x5c>)
 8001f5c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001f60:	6593      	str	r3, [r2, #88]	; 0x58
 8001f62:	4b0c      	ldr	r3, [pc, #48]	; (8001f94 <HAL_MspInit+0x5c>)
 8001f64:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f66:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f6a:	603b      	str	r3, [r7, #0]
 8001f6c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001f6e:	2200      	movs	r2, #0
 8001f70:	210f      	movs	r1, #15
 8001f72:	f06f 0001 	mvn.w	r0, #1
 8001f76:	f001 fc01 	bl	800377c <HAL_NVIC_SetPriority>

  /* Peripheral interrupt init */
  /* PVD_PVM_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PVD_PVM_IRQn, 5, 0);
 8001f7a:	2200      	movs	r2, #0
 8001f7c:	2105      	movs	r1, #5
 8001f7e:	2001      	movs	r0, #1
 8001f80:	f001 fbfc 	bl	800377c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(PVD_PVM_IRQn);
 8001f84:	2001      	movs	r0, #1
 8001f86:	f001 fc15 	bl	80037b4 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001f8a:	bf00      	nop
 8001f8c:	3708      	adds	r7, #8
 8001f8e:	46bd      	mov	sp, r7
 8001f90:	bd80      	pop	{r7, pc}
 8001f92:	bf00      	nop
 8001f94:	40021000 	.word	0x40021000

08001f98 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001f98:	b580      	push	{r7, lr}
 8001f9a:	b0b0      	sub	sp, #192	; 0xc0
 8001f9c:	af00      	add	r7, sp, #0
 8001f9e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fa0:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8001fa4:	2200      	movs	r2, #0
 8001fa6:	601a      	str	r2, [r3, #0]
 8001fa8:	605a      	str	r2, [r3, #4]
 8001faa:	609a      	str	r2, [r3, #8]
 8001fac:	60da      	str	r2, [r3, #12]
 8001fae:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001fb0:	f107 0314 	add.w	r3, r7, #20
 8001fb4:	2298      	movs	r2, #152	; 0x98
 8001fb6:	2100      	movs	r1, #0
 8001fb8:	4618      	mov	r0, r3
 8001fba:	f007 ff67 	bl	8009e8c <memset>
  if(hadc->Instance==ADC1)
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	4a3c      	ldr	r2, [pc, #240]	; (80020b4 <HAL_ADC_MspInit+0x11c>)
 8001fc4:	4293      	cmp	r3, r2
 8001fc6:	d171      	bne.n	80020ac <HAL_ADC_MspInit+0x114>
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001fc8:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001fcc:	617b      	str	r3, [r7, #20]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8001fce:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8001fd2:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 8001fd6:	2301      	movs	r3, #1
 8001fd8:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8001fda:	2301      	movs	r3, #1
 8001fdc:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 16;
 8001fde:	2310      	movs	r3, #16
 8001fe0:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV2;
 8001fe2:	2302      	movs	r3, #2
 8001fe4:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8001fe6:	2302      	movs	r3, #2
 8001fe8:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8001fea:	2302      	movs	r3, #2
 8001fec:	62fb      	str	r3, [r7, #44]	; 0x2c
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 8001fee:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001ff2:	633b      	str	r3, [r7, #48]	; 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001ff4:	f107 0314 	add.w	r3, r7, #20
 8001ff8:	4618      	mov	r0, r3
 8001ffa:	f002 ffe3 	bl	8004fc4 <HAL_RCCEx_PeriphCLKConfig>
 8001ffe:	4603      	mov	r3, r0
 8002000:	2b00      	cmp	r3, #0
 8002002:	d001      	beq.n	8002008 <HAL_ADC_MspInit+0x70>
    {
      Error_Handler();
 8002004:	f7ff ff92 	bl	8001f2c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8002008:	4b2b      	ldr	r3, [pc, #172]	; (80020b8 <HAL_ADC_MspInit+0x120>)
 800200a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800200c:	4a2a      	ldr	r2, [pc, #168]	; (80020b8 <HAL_ADC_MspInit+0x120>)
 800200e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002012:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002014:	4b28      	ldr	r3, [pc, #160]	; (80020b8 <HAL_ADC_MspInit+0x120>)
 8002016:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002018:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800201c:	613b      	str	r3, [r7, #16]
 800201e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002020:	4b25      	ldr	r3, [pc, #148]	; (80020b8 <HAL_ADC_MspInit+0x120>)
 8002022:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002024:	4a24      	ldr	r2, [pc, #144]	; (80020b8 <HAL_ADC_MspInit+0x120>)
 8002026:	f043 0304 	orr.w	r3, r3, #4
 800202a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800202c:	4b22      	ldr	r3, [pc, #136]	; (80020b8 <HAL_ADC_MspInit+0x120>)
 800202e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002030:	f003 0304 	and.w	r3, r3, #4
 8002034:	60fb      	str	r3, [r7, #12]
 8002036:	68fb      	ldr	r3, [r7, #12]
    PC2     ------> ADC1_IN3
    PC3     ------> ADC1_IN4
    PC4     ------> ADC1_IN13
    PC5     ------> ADC1_IN14
    */
    GPIO_InitStruct.Pin = ADC0_Pin|ADC1_Pin|ADC2_Pin|ADC3_Pin
 8002038:	233f      	movs	r3, #63	; 0x3f
 800203a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
                          |ADC4_Pin|ADC5_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 800203e:	230b      	movs	r3, #11
 8002040:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002044:	2300      	movs	r3, #0
 8002046:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800204a:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 800204e:	4619      	mov	r1, r3
 8002050:	481a      	ldr	r0, [pc, #104]	; (80020bc <HAL_ADC_MspInit+0x124>)
 8002052:	f001 fd77 	bl	8003b44 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8002056:	4b1a      	ldr	r3, [pc, #104]	; (80020c0 <HAL_ADC_MspInit+0x128>)
 8002058:	4a1a      	ldr	r2, [pc, #104]	; (80020c4 <HAL_ADC_MspInit+0x12c>)
 800205a:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 800205c:	4b18      	ldr	r3, [pc, #96]	; (80020c0 <HAL_ADC_MspInit+0x128>)
 800205e:	2205      	movs	r2, #5
 8002060:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002062:	4b17      	ldr	r3, [pc, #92]	; (80020c0 <HAL_ADC_MspInit+0x128>)
 8002064:	2200      	movs	r2, #0
 8002066:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002068:	4b15      	ldr	r3, [pc, #84]	; (80020c0 <HAL_ADC_MspInit+0x128>)
 800206a:	2200      	movs	r2, #0
 800206c:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800206e:	4b14      	ldr	r3, [pc, #80]	; (80020c0 <HAL_ADC_MspInit+0x128>)
 8002070:	2280      	movs	r2, #128	; 0x80
 8002072:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002074:	4b12      	ldr	r3, [pc, #72]	; (80020c0 <HAL_ADC_MspInit+0x128>)
 8002076:	f44f 7280 	mov.w	r2, #256	; 0x100
 800207a:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800207c:	4b10      	ldr	r3, [pc, #64]	; (80020c0 <HAL_ADC_MspInit+0x128>)
 800207e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002082:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8002084:	4b0e      	ldr	r3, [pc, #56]	; (80020c0 <HAL_ADC_MspInit+0x128>)
 8002086:	2220      	movs	r2, #32
 8002088:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800208a:	4b0d      	ldr	r3, [pc, #52]	; (80020c0 <HAL_ADC_MspInit+0x128>)
 800208c:	2200      	movs	r2, #0
 800208e:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8002090:	480b      	ldr	r0, [pc, #44]	; (80020c0 <HAL_ADC_MspInit+0x128>)
 8002092:	f001 fb9d 	bl	80037d0 <HAL_DMA_Init>
 8002096:	4603      	mov	r3, r0
 8002098:	2b00      	cmp	r3, #0
 800209a:	d001      	beq.n	80020a0 <HAL_ADC_MspInit+0x108>
    {
      Error_Handler();
 800209c:	f7ff ff46 	bl	8001f2c <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	4a07      	ldr	r2, [pc, #28]	; (80020c0 <HAL_ADC_MspInit+0x128>)
 80020a4:	651a      	str	r2, [r3, #80]	; 0x50
 80020a6:	4a06      	ldr	r2, [pc, #24]	; (80020c0 <HAL_ADC_MspInit+0x128>)
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	6293      	str	r3, [r2, #40]	; 0x28
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80020ac:	bf00      	nop
 80020ae:	37c0      	adds	r7, #192	; 0xc0
 80020b0:	46bd      	mov	sp, r7
 80020b2:	bd80      	pop	{r7, pc}
 80020b4:	50040000 	.word	0x50040000
 80020b8:	40021000 	.word	0x40021000
 80020bc:	48000800 	.word	0x48000800
 80020c0:	200000f8 	.word	0x200000f8
 80020c4:	40020008 	.word	0x40020008

080020c8 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 80020c8:	b580      	push	{r7, lr}
 80020ca:	b08a      	sub	sp, #40	; 0x28
 80020cc:	af00      	add	r7, sp, #0
 80020ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020d0:	f107 0314 	add.w	r3, r7, #20
 80020d4:	2200      	movs	r2, #0
 80020d6:	601a      	str	r2, [r3, #0]
 80020d8:	605a      	str	r2, [r3, #4]
 80020da:	609a      	str	r2, [r3, #8]
 80020dc:	60da      	str	r2, [r3, #12]
 80020de:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	4a17      	ldr	r2, [pc, #92]	; (8002144 <HAL_CAN_MspInit+0x7c>)
 80020e6:	4293      	cmp	r3, r2
 80020e8:	d128      	bne.n	800213c <HAL_CAN_MspInit+0x74>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 80020ea:	4b17      	ldr	r3, [pc, #92]	; (8002148 <HAL_CAN_MspInit+0x80>)
 80020ec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80020ee:	4a16      	ldr	r2, [pc, #88]	; (8002148 <HAL_CAN_MspInit+0x80>)
 80020f0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80020f4:	6593      	str	r3, [r2, #88]	; 0x58
 80020f6:	4b14      	ldr	r3, [pc, #80]	; (8002148 <HAL_CAN_MspInit+0x80>)
 80020f8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80020fa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80020fe:	613b      	str	r3, [r7, #16]
 8002100:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002102:	4b11      	ldr	r3, [pc, #68]	; (8002148 <HAL_CAN_MspInit+0x80>)
 8002104:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002106:	4a10      	ldr	r2, [pc, #64]	; (8002148 <HAL_CAN_MspInit+0x80>)
 8002108:	f043 0302 	orr.w	r3, r3, #2
 800210c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800210e:	4b0e      	ldr	r3, [pc, #56]	; (8002148 <HAL_CAN_MspInit+0x80>)
 8002110:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002112:	f003 0302 	and.w	r3, r3, #2
 8002116:	60fb      	str	r3, [r7, #12]
 8002118:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PB8     ------> CAN1_RX
    PB9     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800211a:	f44f 7340 	mov.w	r3, #768	; 0x300
 800211e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002120:	2302      	movs	r3, #2
 8002122:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002124:	2300      	movs	r3, #0
 8002126:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002128:	2303      	movs	r3, #3
 800212a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 800212c:	2309      	movs	r3, #9
 800212e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002130:	f107 0314 	add.w	r3, r7, #20
 8002134:	4619      	mov	r1, r3
 8002136:	4805      	ldr	r0, [pc, #20]	; (800214c <HAL_CAN_MspInit+0x84>)
 8002138:	f001 fd04 	bl	8003b44 <HAL_GPIO_Init>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }

}
 800213c:	bf00      	nop
 800213e:	3728      	adds	r7, #40	; 0x28
 8002140:	46bd      	mov	sp, r7
 8002142:	bd80      	pop	{r7, pc}
 8002144:	40006400 	.word	0x40006400
 8002148:	40021000 	.word	0x40021000
 800214c:	48000400 	.word	0x48000400

08002150 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8002150:	b580      	push	{r7, lr}
 8002152:	b0aa      	sub	sp, #168	; 0xa8
 8002154:	af00      	add	r7, sp, #0
 8002156:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002158:	f107 0310 	add.w	r3, r7, #16
 800215c:	2298      	movs	r2, #152	; 0x98
 800215e:	2100      	movs	r1, #0
 8002160:	4618      	mov	r0, r3
 8002162:	f007 fe93 	bl	8009e8c <memset>
  if(hrtc->Instance==RTC)
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	4a16      	ldr	r2, [pc, #88]	; (80021c4 <HAL_RTC_MspInit+0x74>)
 800216c:	4293      	cmp	r3, r2
 800216e:	d124      	bne.n	80021ba <HAL_RTC_MspInit+0x6a>
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8002170:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002174:	613b      	str	r3, [r7, #16]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8002176:	f44f 7300 	mov.w	r3, #512	; 0x200
 800217a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800217e:	f107 0310 	add.w	r3, r7, #16
 8002182:	4618      	mov	r0, r3
 8002184:	f002 ff1e 	bl	8004fc4 <HAL_RCCEx_PeriphCLKConfig>
 8002188:	4603      	mov	r3, r0
 800218a:	2b00      	cmp	r3, #0
 800218c:	d001      	beq.n	8002192 <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 800218e:	f7ff fecd 	bl	8001f2c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8002192:	4b0d      	ldr	r3, [pc, #52]	; (80021c8 <HAL_RTC_MspInit+0x78>)
 8002194:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002198:	4a0b      	ldr	r2, [pc, #44]	; (80021c8 <HAL_RTC_MspInit+0x78>)
 800219a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800219e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 80021a2:	4b09      	ldr	r3, [pc, #36]	; (80021c8 <HAL_RTC_MspInit+0x78>)
 80021a4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80021a6:	4a08      	ldr	r2, [pc, #32]	; (80021c8 <HAL_RTC_MspInit+0x78>)
 80021a8:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80021ac:	6593      	str	r3, [r2, #88]	; 0x58
 80021ae:	4b06      	ldr	r3, [pc, #24]	; (80021c8 <HAL_RTC_MspInit+0x78>)
 80021b0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80021b2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80021b6:	60fb      	str	r3, [r7, #12]
 80021b8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 80021ba:	bf00      	nop
 80021bc:	37a8      	adds	r7, #168	; 0xa8
 80021be:	46bd      	mov	sp, r7
 80021c0:	bd80      	pop	{r7, pc}
 80021c2:	bf00      	nop
 80021c4:	40002800 	.word	0x40002800
 80021c8:	40021000 	.word	0x40021000

080021cc <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80021cc:	b580      	push	{r7, lr}
 80021ce:	b08a      	sub	sp, #40	; 0x28
 80021d0:	af00      	add	r7, sp, #0
 80021d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021d4:	f107 0314 	add.w	r3, r7, #20
 80021d8:	2200      	movs	r2, #0
 80021da:	601a      	str	r2, [r3, #0]
 80021dc:	605a      	str	r2, [r3, #4]
 80021de:	609a      	str	r2, [r3, #8]
 80021e0:	60da      	str	r2, [r3, #12]
 80021e2:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	4a17      	ldr	r2, [pc, #92]	; (8002248 <HAL_SPI_MspInit+0x7c>)
 80021ea:	4293      	cmp	r3, r2
 80021ec:	d128      	bne.n	8002240 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80021ee:	4b17      	ldr	r3, [pc, #92]	; (800224c <HAL_SPI_MspInit+0x80>)
 80021f0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80021f2:	4a16      	ldr	r2, [pc, #88]	; (800224c <HAL_SPI_MspInit+0x80>)
 80021f4:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80021f8:	6613      	str	r3, [r2, #96]	; 0x60
 80021fa:	4b14      	ldr	r3, [pc, #80]	; (800224c <HAL_SPI_MspInit+0x80>)
 80021fc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80021fe:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002202:	613b      	str	r3, [r7, #16]
 8002204:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002206:	4b11      	ldr	r3, [pc, #68]	; (800224c <HAL_SPI_MspInit+0x80>)
 8002208:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800220a:	4a10      	ldr	r2, [pc, #64]	; (800224c <HAL_SPI_MspInit+0x80>)
 800220c:	f043 0301 	orr.w	r3, r3, #1
 8002210:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002212:	4b0e      	ldr	r3, [pc, #56]	; (800224c <HAL_SPI_MspInit+0x80>)
 8002214:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002216:	f003 0301 	and.w	r3, r3, #1
 800221a:	60fb      	str	r3, [r7, #12]
 800221c:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 800221e:	23e0      	movs	r3, #224	; 0xe0
 8002220:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002222:	2302      	movs	r3, #2
 8002224:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002226:	2300      	movs	r3, #0
 8002228:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800222a:	2303      	movs	r3, #3
 800222c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800222e:	2305      	movs	r3, #5
 8002230:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002232:	f107 0314 	add.w	r3, r7, #20
 8002236:	4619      	mov	r1, r3
 8002238:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800223c:	f001 fc82 	bl	8003b44 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8002240:	bf00      	nop
 8002242:	3728      	adds	r7, #40	; 0x28
 8002244:	46bd      	mov	sp, r7
 8002246:	bd80      	pop	{r7, pc}
 8002248:	40013000 	.word	0x40013000
 800224c:	40021000 	.word	0x40021000

08002250 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002250:	b580      	push	{r7, lr}
 8002252:	b084      	sub	sp, #16
 8002254:	af00      	add	r7, sp, #0
 8002256:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	4a0d      	ldr	r2, [pc, #52]	; (8002294 <HAL_TIM_Base_MspInit+0x44>)
 800225e:	4293      	cmp	r3, r2
 8002260:	d113      	bne.n	800228a <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002262:	4b0d      	ldr	r3, [pc, #52]	; (8002298 <HAL_TIM_Base_MspInit+0x48>)
 8002264:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002266:	4a0c      	ldr	r2, [pc, #48]	; (8002298 <HAL_TIM_Base_MspInit+0x48>)
 8002268:	f043 0302 	orr.w	r3, r3, #2
 800226c:	6593      	str	r3, [r2, #88]	; 0x58
 800226e:	4b0a      	ldr	r3, [pc, #40]	; (8002298 <HAL_TIM_Base_MspInit+0x48>)
 8002270:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002272:	f003 0302 	and.w	r3, r3, #2
 8002276:	60fb      	str	r3, [r7, #12]
 8002278:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 5, 0);
 800227a:	2200      	movs	r2, #0
 800227c:	2105      	movs	r1, #5
 800227e:	201d      	movs	r0, #29
 8002280:	f001 fa7c 	bl	800377c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002284:	201d      	movs	r0, #29
 8002286:	f001 fa95 	bl	80037b4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 800228a:	bf00      	nop
 800228c:	3710      	adds	r7, #16
 800228e:	46bd      	mov	sp, r7
 8002290:	bd80      	pop	{r7, pc}
 8002292:	bf00      	nop
 8002294:	40000400 	.word	0x40000400
 8002298:	40021000 	.word	0x40021000

0800229c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800229c:	b580      	push	{r7, lr}
 800229e:	b08c      	sub	sp, #48	; 0x30
 80022a0:	af00      	add	r7, sp, #0
 80022a2:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 80022a4:	2300      	movs	r3, #0
 80022a6:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 80022a8:	2300      	movs	r3, #0
 80022aa:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 80022ac:	2200      	movs	r2, #0
 80022ae:	6879      	ldr	r1, [r7, #4]
 80022b0:	2036      	movs	r0, #54	; 0x36
 80022b2:	f001 fa63 	bl	800377c <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80022b6:	2036      	movs	r0, #54	; 0x36
 80022b8:	f001 fa7c 	bl	80037b4 <HAL_NVIC_EnableIRQ>

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 80022bc:	4b1e      	ldr	r3, [pc, #120]	; (8002338 <HAL_InitTick+0x9c>)
 80022be:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80022c0:	4a1d      	ldr	r2, [pc, #116]	; (8002338 <HAL_InitTick+0x9c>)
 80022c2:	f043 0310 	orr.w	r3, r3, #16
 80022c6:	6593      	str	r3, [r2, #88]	; 0x58
 80022c8:	4b1b      	ldr	r3, [pc, #108]	; (8002338 <HAL_InitTick+0x9c>)
 80022ca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80022cc:	f003 0310 	and.w	r3, r3, #16
 80022d0:	60fb      	str	r3, [r7, #12]
 80022d2:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80022d4:	f107 0210 	add.w	r2, r7, #16
 80022d8:	f107 0314 	add.w	r3, r7, #20
 80022dc:	4611      	mov	r1, r2
 80022de:	4618      	mov	r0, r3
 80022e0:	f002 fd7c 	bl	8004ddc <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 80022e4:	f002 fd64 	bl	8004db0 <HAL_RCC_GetPCLK1Freq>
 80022e8:	62f8      	str	r0, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80022ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80022ec:	4a13      	ldr	r2, [pc, #76]	; (800233c <HAL_InitTick+0xa0>)
 80022ee:	fba2 2303 	umull	r2, r3, r2, r3
 80022f2:	0c9b      	lsrs	r3, r3, #18
 80022f4:	3b01      	subs	r3, #1
 80022f6:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 80022f8:	4b11      	ldr	r3, [pc, #68]	; (8002340 <HAL_InitTick+0xa4>)
 80022fa:	4a12      	ldr	r2, [pc, #72]	; (8002344 <HAL_InitTick+0xa8>)
 80022fc:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 80022fe:	4b10      	ldr	r3, [pc, #64]	; (8002340 <HAL_InitTick+0xa4>)
 8002300:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002304:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8002306:	4a0e      	ldr	r2, [pc, #56]	; (8002340 <HAL_InitTick+0xa4>)
 8002308:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800230a:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 800230c:	4b0c      	ldr	r3, [pc, #48]	; (8002340 <HAL_InitTick+0xa4>)
 800230e:	2200      	movs	r2, #0
 8002310:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002312:	4b0b      	ldr	r3, [pc, #44]	; (8002340 <HAL_InitTick+0xa4>)
 8002314:	2200      	movs	r2, #0
 8002316:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8002318:	4809      	ldr	r0, [pc, #36]	; (8002340 <HAL_InitTick+0xa4>)
 800231a:	f004 fd29 	bl	8006d70 <HAL_TIM_Base_Init>
 800231e:	4603      	mov	r3, r0
 8002320:	2b00      	cmp	r3, #0
 8002322:	d104      	bne.n	800232e <HAL_InitTick+0x92>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 8002324:	4806      	ldr	r0, [pc, #24]	; (8002340 <HAL_InitTick+0xa4>)
 8002326:	f004 fd7b 	bl	8006e20 <HAL_TIM_Base_Start_IT>
 800232a:	4603      	mov	r3, r0
 800232c:	e000      	b.n	8002330 <HAL_InitTick+0x94>
  }

  /* Return function status */
  return HAL_ERROR;
 800232e:	2301      	movs	r3, #1
}
 8002330:	4618      	mov	r0, r3
 8002332:	3730      	adds	r7, #48	; 0x30
 8002334:	46bd      	mov	sp, r7
 8002336:	bd80      	pop	{r7, pc}
 8002338:	40021000 	.word	0x40021000
 800233c:	431bde83 	.word	0x431bde83
 8002340:	20001adc 	.word	0x20001adc
 8002344:	40001000 	.word	0x40001000

08002348 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002348:	b480      	push	{r7}
 800234a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800234c:	e7fe      	b.n	800234c <NMI_Handler+0x4>

0800234e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800234e:	b480      	push	{r7}
 8002350:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002352:	e7fe      	b.n	8002352 <HardFault_Handler+0x4>

08002354 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002354:	b480      	push	{r7}
 8002356:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002358:	e7fe      	b.n	8002358 <MemManage_Handler+0x4>

0800235a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800235a:	b480      	push	{r7}
 800235c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800235e:	e7fe      	b.n	800235e <BusFault_Handler+0x4>

08002360 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002360:	b480      	push	{r7}
 8002362:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002364:	e7fe      	b.n	8002364 <UsageFault_Handler+0x4>

08002366 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002366:	b480      	push	{r7}
 8002368:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800236a:	bf00      	nop
 800236c:	46bd      	mov	sp, r7
 800236e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002372:	4770      	bx	lr

08002374 <PVD_PVM_IRQHandler>:

/**
  * @brief This function handles PVD/PVM1/PVM2/PVM3/PVM4 interrupts through EXTI lines 16/35/36/37/38.
  */
void PVD_PVM_IRQHandler(void)
{
 8002374:	b580      	push	{r7, lr}
 8002376:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN PVD_PVM_IRQn 0 */

  /* USER CODE END PVD_PVM_IRQn 0 */
  HAL_PWREx_PVD_PVM_IRQHandler();
 8002378:	f001 fe74 	bl	8004064 <HAL_PWREx_PVD_PVM_IRQHandler>
  /* USER CODE BEGIN PVD_PVM_IRQn 1 */

  /* USER CODE END PVD_PVM_IRQn 1 */
}
 800237c:	bf00      	nop
 800237e:	bd80      	pop	{r7, pc}

08002380 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8002380:	b580      	push	{r7, lr}
 8002382:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002384:	4802      	ldr	r0, [pc, #8]	; (8002390 <DMA1_Channel1_IRQHandler+0x10>)
 8002386:	f001 facb 	bl	8003920 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800238a:	bf00      	nop
 800238c:	bd80      	pop	{r7, pc}
 800238e:	bf00      	nop
 8002390:	200000f8 	.word	0x200000f8

08002394 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002394:	b580      	push	{r7, lr}
 8002396:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002398:	4802      	ldr	r0, [pc, #8]	; (80023a4 <TIM3_IRQHandler+0x10>)
 800239a:	f004 fdb1 	bl	8006f00 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800239e:	bf00      	nop
 80023a0:	bd80      	pop	{r7, pc}
 80023a2:	bf00      	nop
 80023a4:	200001b4 	.word	0x200001b4

080023a8 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80023a8:	b580      	push	{r7, lr}
 80023aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80023ac:	4802      	ldr	r0, [pc, #8]	; (80023b8 <TIM6_DAC_IRQHandler+0x10>)
 80023ae:	f004 fda7 	bl	8006f00 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80023b2:	bf00      	nop
 80023b4:	bd80      	pop	{r7, pc}
 80023b6:	bf00      	nop
 80023b8:	20001adc 	.word	0x20001adc

080023bc <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80023bc:	b480      	push	{r7}
 80023be:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80023c0:	4b06      	ldr	r3, [pc, #24]	; (80023dc <SystemInit+0x20>)
 80023c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80023c6:	4a05      	ldr	r2, [pc, #20]	; (80023dc <SystemInit+0x20>)
 80023c8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80023cc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 80023d0:	bf00      	nop
 80023d2:	46bd      	mov	sp, r7
 80023d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d8:	4770      	bx	lr
 80023da:	bf00      	nop
 80023dc:	e000ed00 	.word	0xe000ed00

080023e0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80023e0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002418 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80023e4:	f7ff ffea 	bl	80023bc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80023e8:	480c      	ldr	r0, [pc, #48]	; (800241c <LoopForever+0x6>)
  ldr r1, =_edata
 80023ea:	490d      	ldr	r1, [pc, #52]	; (8002420 <LoopForever+0xa>)
  ldr r2, =_sidata
 80023ec:	4a0d      	ldr	r2, [pc, #52]	; (8002424 <LoopForever+0xe>)
  movs r3, #0
 80023ee:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80023f0:	e002      	b.n	80023f8 <LoopCopyDataInit>

080023f2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80023f2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80023f4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80023f6:	3304      	adds	r3, #4

080023f8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80023f8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80023fa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80023fc:	d3f9      	bcc.n	80023f2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80023fe:	4a0a      	ldr	r2, [pc, #40]	; (8002428 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002400:	4c0a      	ldr	r4, [pc, #40]	; (800242c <LoopForever+0x16>)
  movs r3, #0
 8002402:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002404:	e001      	b.n	800240a <LoopFillZerobss>

08002406 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002406:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002408:	3204      	adds	r2, #4

0800240a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800240a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800240c:	d3fb      	bcc.n	8002406 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800240e:	f007 fd0b 	bl	8009e28 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002412:	f7ff f9e5 	bl	80017e0 <main>

08002416 <LoopForever>:

LoopForever:
    b LoopForever
 8002416:	e7fe      	b.n	8002416 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8002418:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 800241c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002420:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 8002424:	08009f98 	.word	0x08009f98
  ldr r2, =_sbss
 8002428:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 800242c:	20001b6c 	.word	0x20001b6c

08002430 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002430:	e7fe      	b.n	8002430 <ADC1_2_IRQHandler>

08002432 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002432:	b580      	push	{r7, lr}
 8002434:	b082      	sub	sp, #8
 8002436:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002438:	2300      	movs	r3, #0
 800243a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800243c:	2003      	movs	r0, #3
 800243e:	f001 f992 	bl	8003766 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002442:	200f      	movs	r0, #15
 8002444:	f7ff ff2a 	bl	800229c <HAL_InitTick>
 8002448:	4603      	mov	r3, r0
 800244a:	2b00      	cmp	r3, #0
 800244c:	d002      	beq.n	8002454 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800244e:	2301      	movs	r3, #1
 8002450:	71fb      	strb	r3, [r7, #7]
 8002452:	e001      	b.n	8002458 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002454:	f7ff fd70 	bl	8001f38 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002458:	79fb      	ldrb	r3, [r7, #7]
}
 800245a:	4618      	mov	r0, r3
 800245c:	3708      	adds	r7, #8
 800245e:	46bd      	mov	sp, r7
 8002460:	bd80      	pop	{r7, pc}
	...

08002464 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002464:	b480      	push	{r7}
 8002466:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002468:	4b06      	ldr	r3, [pc, #24]	; (8002484 <HAL_IncTick+0x20>)
 800246a:	781b      	ldrb	r3, [r3, #0]
 800246c:	461a      	mov	r2, r3
 800246e:	4b06      	ldr	r3, [pc, #24]	; (8002488 <HAL_IncTick+0x24>)
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	4413      	add	r3, r2
 8002474:	4a04      	ldr	r2, [pc, #16]	; (8002488 <HAL_IncTick+0x24>)
 8002476:	6013      	str	r3, [r2, #0]
}
 8002478:	bf00      	nop
 800247a:	46bd      	mov	sp, r7
 800247c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002480:	4770      	bx	lr
 8002482:	bf00      	nop
 8002484:	20000008 	.word	0x20000008
 8002488:	20001b28 	.word	0x20001b28

0800248c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800248c:	b480      	push	{r7}
 800248e:	af00      	add	r7, sp, #0
  return uwTick;
 8002490:	4b03      	ldr	r3, [pc, #12]	; (80024a0 <HAL_GetTick+0x14>)
 8002492:	681b      	ldr	r3, [r3, #0]
}
 8002494:	4618      	mov	r0, r3
 8002496:	46bd      	mov	sp, r7
 8002498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800249c:	4770      	bx	lr
 800249e:	bf00      	nop
 80024a0:	20001b28 	.word	0x20001b28

080024a4 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80024a4:	b480      	push	{r7}
 80024a6:	b083      	sub	sp, #12
 80024a8:	af00      	add	r7, sp, #0
 80024aa:	6078      	str	r0, [r7, #4]
 80024ac:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	689b      	ldr	r3, [r3, #8]
 80024b2:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 80024b6:	683b      	ldr	r3, [r7, #0]
 80024b8:	431a      	orrs	r2, r3
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	609a      	str	r2, [r3, #8]
}
 80024be:	bf00      	nop
 80024c0:	370c      	adds	r7, #12
 80024c2:	46bd      	mov	sp, r7
 80024c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c8:	4770      	bx	lr

080024ca <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80024ca:	b480      	push	{r7}
 80024cc:	b083      	sub	sp, #12
 80024ce:	af00      	add	r7, sp, #0
 80024d0:	6078      	str	r0, [r7, #4]
 80024d2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	689b      	ldr	r3, [r3, #8]
 80024d8:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 80024dc:	683b      	ldr	r3, [r7, #0]
 80024de:	431a      	orrs	r2, r3
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	609a      	str	r2, [r3, #8]
}
 80024e4:	bf00      	nop
 80024e6:	370c      	adds	r7, #12
 80024e8:	46bd      	mov	sp, r7
 80024ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ee:	4770      	bx	lr

080024f0 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 80024f0:	b480      	push	{r7}
 80024f2:	b083      	sub	sp, #12
 80024f4:	af00      	add	r7, sp, #0
 80024f6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	689b      	ldr	r3, [r3, #8]
 80024fc:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8002500:	4618      	mov	r0, r3
 8002502:	370c      	adds	r7, #12
 8002504:	46bd      	mov	sp, r7
 8002506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800250a:	4770      	bx	lr

0800250c <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 800250c:	b480      	push	{r7}
 800250e:	b087      	sub	sp, #28
 8002510:	af00      	add	r7, sp, #0
 8002512:	60f8      	str	r0, [r7, #12]
 8002514:	60b9      	str	r1, [r7, #8]
 8002516:	607a      	str	r2, [r7, #4]
 8002518:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800251a:	68fb      	ldr	r3, [r7, #12]
 800251c:	3360      	adds	r3, #96	; 0x60
 800251e:	461a      	mov	r2, r3
 8002520:	68bb      	ldr	r3, [r7, #8]
 8002522:	009b      	lsls	r3, r3, #2
 8002524:	4413      	add	r3, r2
 8002526:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002528:	697b      	ldr	r3, [r7, #20]
 800252a:	681a      	ldr	r2, [r3, #0]
 800252c:	4b08      	ldr	r3, [pc, #32]	; (8002550 <LL_ADC_SetOffset+0x44>)
 800252e:	4013      	ands	r3, r2
 8002530:	687a      	ldr	r2, [r7, #4]
 8002532:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 8002536:	683a      	ldr	r2, [r7, #0]
 8002538:	430a      	orrs	r2, r1
 800253a:	4313      	orrs	r3, r2
 800253c:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8002540:	697b      	ldr	r3, [r7, #20]
 8002542:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8002544:	bf00      	nop
 8002546:	371c      	adds	r7, #28
 8002548:	46bd      	mov	sp, r7
 800254a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800254e:	4770      	bx	lr
 8002550:	03fff000 	.word	0x03fff000

08002554 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8002554:	b480      	push	{r7}
 8002556:	b085      	sub	sp, #20
 8002558:	af00      	add	r7, sp, #0
 800255a:	6078      	str	r0, [r7, #4]
 800255c:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	3360      	adds	r3, #96	; 0x60
 8002562:	461a      	mov	r2, r3
 8002564:	683b      	ldr	r3, [r7, #0]
 8002566:	009b      	lsls	r3, r3, #2
 8002568:	4413      	add	r3, r2
 800256a:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800256c:	68fb      	ldr	r3, [r7, #12]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8002574:	4618      	mov	r0, r3
 8002576:	3714      	adds	r7, #20
 8002578:	46bd      	mov	sp, r7
 800257a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800257e:	4770      	bx	lr

08002580 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8002580:	b480      	push	{r7}
 8002582:	b087      	sub	sp, #28
 8002584:	af00      	add	r7, sp, #0
 8002586:	60f8      	str	r0, [r7, #12]
 8002588:	60b9      	str	r1, [r7, #8]
 800258a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	3360      	adds	r3, #96	; 0x60
 8002590:	461a      	mov	r2, r3
 8002592:	68bb      	ldr	r3, [r7, #8]
 8002594:	009b      	lsls	r3, r3, #2
 8002596:	4413      	add	r3, r2
 8002598:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800259a:	697b      	ldr	r3, [r7, #20]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	431a      	orrs	r2, r3
 80025a6:	697b      	ldr	r3, [r7, #20]
 80025a8:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80025aa:	bf00      	nop
 80025ac:	371c      	adds	r7, #28
 80025ae:	46bd      	mov	sp, r7
 80025b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b4:	4770      	bx	lr

080025b6 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 80025b6:	b480      	push	{r7}
 80025b8:	b083      	sub	sp, #12
 80025ba:	af00      	add	r7, sp, #0
 80025bc:	6078      	str	r0, [r7, #4]
 80025be:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	695b      	ldr	r3, [r3, #20]
 80025c4:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80025c8:	683b      	ldr	r3, [r7, #0]
 80025ca:	431a      	orrs	r2, r3
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	615a      	str	r2, [r3, #20]
}
 80025d0:	bf00      	nop
 80025d2:	370c      	adds	r7, #12
 80025d4:	46bd      	mov	sp, r7
 80025d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025da:	4770      	bx	lr

080025dc <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80025dc:	b480      	push	{r7}
 80025de:	b087      	sub	sp, #28
 80025e0:	af00      	add	r7, sp, #0
 80025e2:	60f8      	str	r0, [r7, #12]
 80025e4:	60b9      	str	r1, [r7, #8]
 80025e6:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 80025e8:	68fb      	ldr	r3, [r7, #12]
 80025ea:	3330      	adds	r3, #48	; 0x30
 80025ec:	461a      	mov	r2, r3
 80025ee:	68bb      	ldr	r3, [r7, #8]
 80025f0:	0a1b      	lsrs	r3, r3, #8
 80025f2:	009b      	lsls	r3, r3, #2
 80025f4:	f003 030c 	and.w	r3, r3, #12
 80025f8:	4413      	add	r3, r2
 80025fa:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80025fc:	697b      	ldr	r3, [r7, #20]
 80025fe:	681a      	ldr	r2, [r3, #0]
 8002600:	68bb      	ldr	r3, [r7, #8]
 8002602:	f003 031f 	and.w	r3, r3, #31
 8002606:	211f      	movs	r1, #31
 8002608:	fa01 f303 	lsl.w	r3, r1, r3
 800260c:	43db      	mvns	r3, r3
 800260e:	401a      	ands	r2, r3
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	0e9b      	lsrs	r3, r3, #26
 8002614:	f003 011f 	and.w	r1, r3, #31
 8002618:	68bb      	ldr	r3, [r7, #8]
 800261a:	f003 031f 	and.w	r3, r3, #31
 800261e:	fa01 f303 	lsl.w	r3, r1, r3
 8002622:	431a      	orrs	r2, r3
 8002624:	697b      	ldr	r3, [r7, #20]
 8002626:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8002628:	bf00      	nop
 800262a:	371c      	adds	r7, #28
 800262c:	46bd      	mov	sp, r7
 800262e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002632:	4770      	bx	lr

08002634 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8002634:	b480      	push	{r7}
 8002636:	b087      	sub	sp, #28
 8002638:	af00      	add	r7, sp, #0
 800263a:	60f8      	str	r0, [r7, #12]
 800263c:	60b9      	str	r1, [r7, #8]
 800263e:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	3314      	adds	r3, #20
 8002644:	461a      	mov	r2, r3
 8002646:	68bb      	ldr	r3, [r7, #8]
 8002648:	0e5b      	lsrs	r3, r3, #25
 800264a:	009b      	lsls	r3, r3, #2
 800264c:	f003 0304 	and.w	r3, r3, #4
 8002650:	4413      	add	r3, r2
 8002652:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002654:	697b      	ldr	r3, [r7, #20]
 8002656:	681a      	ldr	r2, [r3, #0]
 8002658:	68bb      	ldr	r3, [r7, #8]
 800265a:	0d1b      	lsrs	r3, r3, #20
 800265c:	f003 031f 	and.w	r3, r3, #31
 8002660:	2107      	movs	r1, #7
 8002662:	fa01 f303 	lsl.w	r3, r1, r3
 8002666:	43db      	mvns	r3, r3
 8002668:	401a      	ands	r2, r3
 800266a:	68bb      	ldr	r3, [r7, #8]
 800266c:	0d1b      	lsrs	r3, r3, #20
 800266e:	f003 031f 	and.w	r3, r3, #31
 8002672:	6879      	ldr	r1, [r7, #4]
 8002674:	fa01 f303 	lsl.w	r3, r1, r3
 8002678:	431a      	orrs	r2, r3
 800267a:	697b      	ldr	r3, [r7, #20]
 800267c:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 800267e:	bf00      	nop
 8002680:	371c      	adds	r7, #28
 8002682:	46bd      	mov	sp, r7
 8002684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002688:	4770      	bx	lr
	...

0800268c <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 800268c:	b480      	push	{r7}
 800268e:	b085      	sub	sp, #20
 8002690:	af00      	add	r7, sp, #0
 8002692:	60f8      	str	r0, [r7, #12]
 8002694:	60b9      	str	r1, [r7, #8]
 8002696:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8002698:	68fb      	ldr	r3, [r7, #12]
 800269a:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 800269e:	68bb      	ldr	r3, [r7, #8]
 80026a0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80026a4:	43db      	mvns	r3, r3
 80026a6:	401a      	ands	r2, r3
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	f003 0318 	and.w	r3, r3, #24
 80026ae:	4908      	ldr	r1, [pc, #32]	; (80026d0 <LL_ADC_SetChannelSingleDiff+0x44>)
 80026b0:	40d9      	lsrs	r1, r3
 80026b2:	68bb      	ldr	r3, [r7, #8]
 80026b4:	400b      	ands	r3, r1
 80026b6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80026ba:	431a      	orrs	r2, r3
 80026bc:	68fb      	ldr	r3, [r7, #12]
 80026be:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80026c2:	bf00      	nop
 80026c4:	3714      	adds	r7, #20
 80026c6:	46bd      	mov	sp, r7
 80026c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026cc:	4770      	bx	lr
 80026ce:	bf00      	nop
 80026d0:	0007ffff 	.word	0x0007ffff

080026d4 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80026d4:	b480      	push	{r7}
 80026d6:	b083      	sub	sp, #12
 80026d8:	af00      	add	r7, sp, #0
 80026da:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	689b      	ldr	r3, [r3, #8]
 80026e0:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 80026e4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80026e8:	687a      	ldr	r2, [r7, #4]
 80026ea:	6093      	str	r3, [r2, #8]
}
 80026ec:	bf00      	nop
 80026ee:	370c      	adds	r7, #12
 80026f0:	46bd      	mov	sp, r7
 80026f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f6:	4770      	bx	lr

080026f8 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 80026f8:	b480      	push	{r7}
 80026fa:	b083      	sub	sp, #12
 80026fc:	af00      	add	r7, sp, #0
 80026fe:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	689b      	ldr	r3, [r3, #8]
 8002704:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002708:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800270c:	d101      	bne.n	8002712 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800270e:	2301      	movs	r3, #1
 8002710:	e000      	b.n	8002714 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8002712:	2300      	movs	r3, #0
}
 8002714:	4618      	mov	r0, r3
 8002716:	370c      	adds	r7, #12
 8002718:	46bd      	mov	sp, r7
 800271a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800271e:	4770      	bx	lr

08002720 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002720:	b480      	push	{r7}
 8002722:	b083      	sub	sp, #12
 8002724:	af00      	add	r7, sp, #0
 8002726:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	689b      	ldr	r3, [r3, #8]
 800272c:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8002730:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002734:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 800273c:	bf00      	nop
 800273e:	370c      	adds	r7, #12
 8002740:	46bd      	mov	sp, r7
 8002742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002746:	4770      	bx	lr

08002748 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8002748:	b480      	push	{r7}
 800274a:	b083      	sub	sp, #12
 800274c:	af00      	add	r7, sp, #0
 800274e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	689b      	ldr	r3, [r3, #8]
 8002754:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002758:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800275c:	d101      	bne.n	8002762 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800275e:	2301      	movs	r3, #1
 8002760:	e000      	b.n	8002764 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8002762:	2300      	movs	r3, #0
}
 8002764:	4618      	mov	r0, r3
 8002766:	370c      	adds	r7, #12
 8002768:	46bd      	mov	sp, r7
 800276a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800276e:	4770      	bx	lr

08002770 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8002770:	b480      	push	{r7}
 8002772:	b083      	sub	sp, #12
 8002774:	af00      	add	r7, sp, #0
 8002776:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	689b      	ldr	r3, [r3, #8]
 800277c:	f003 0301 	and.w	r3, r3, #1
 8002780:	2b01      	cmp	r3, #1
 8002782:	d101      	bne.n	8002788 <LL_ADC_IsEnabled+0x18>
 8002784:	2301      	movs	r3, #1
 8002786:	e000      	b.n	800278a <LL_ADC_IsEnabled+0x1a>
 8002788:	2300      	movs	r3, #0
}
 800278a:	4618      	mov	r0, r3
 800278c:	370c      	adds	r7, #12
 800278e:	46bd      	mov	sp, r7
 8002790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002794:	4770      	bx	lr

08002796 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8002796:	b480      	push	{r7}
 8002798:	b083      	sub	sp, #12
 800279a:	af00      	add	r7, sp, #0
 800279c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	689b      	ldr	r3, [r3, #8]
 80027a2:	f003 0304 	and.w	r3, r3, #4
 80027a6:	2b04      	cmp	r3, #4
 80027a8:	d101      	bne.n	80027ae <LL_ADC_REG_IsConversionOngoing+0x18>
 80027aa:	2301      	movs	r3, #1
 80027ac:	e000      	b.n	80027b0 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80027ae:	2300      	movs	r3, #0
}
 80027b0:	4618      	mov	r0, r3
 80027b2:	370c      	adds	r7, #12
 80027b4:	46bd      	mov	sp, r7
 80027b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ba:	4770      	bx	lr

080027bc <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80027bc:	b480      	push	{r7}
 80027be:	b083      	sub	sp, #12
 80027c0:	af00      	add	r7, sp, #0
 80027c2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	689b      	ldr	r3, [r3, #8]
 80027c8:	f003 0308 	and.w	r3, r3, #8
 80027cc:	2b08      	cmp	r3, #8
 80027ce:	d101      	bne.n	80027d4 <LL_ADC_INJ_IsConversionOngoing+0x18>
 80027d0:	2301      	movs	r3, #1
 80027d2:	e000      	b.n	80027d6 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80027d4:	2300      	movs	r3, #0
}
 80027d6:	4618      	mov	r0, r3
 80027d8:	370c      	adds	r7, #12
 80027da:	46bd      	mov	sp, r7
 80027dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027e0:	4770      	bx	lr
	...

080027e4 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80027e4:	b590      	push	{r4, r7, lr}
 80027e6:	b089      	sub	sp, #36	; 0x24
 80027e8:	af00      	add	r7, sp, #0
 80027ea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80027ec:	2300      	movs	r3, #0
 80027ee:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 80027f0:	2300      	movs	r3, #0
 80027f2:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d101      	bne.n	80027fe <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80027fa:	2301      	movs	r3, #1
 80027fc:	e134      	b.n	8002a68 <HAL_ADC_Init+0x284>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	691b      	ldr	r3, [r3, #16]
 8002802:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002808:	2b00      	cmp	r3, #0
 800280a:	d109      	bne.n	8002820 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800280c:	6878      	ldr	r0, [r7, #4]
 800280e:	f7ff fbc3 	bl	8001f98 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	2200      	movs	r2, #0
 8002816:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	2200      	movs	r2, #0
 800281c:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	4618      	mov	r0, r3
 8002826:	f7ff ff67 	bl	80026f8 <LL_ADC_IsDeepPowerDownEnabled>
 800282a:	4603      	mov	r3, r0
 800282c:	2b00      	cmp	r3, #0
 800282e:	d004      	beq.n	800283a <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	4618      	mov	r0, r3
 8002836:	f7ff ff4d 	bl	80026d4 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	4618      	mov	r0, r3
 8002840:	f7ff ff82 	bl	8002748 <LL_ADC_IsInternalRegulatorEnabled>
 8002844:	4603      	mov	r3, r0
 8002846:	2b00      	cmp	r3, #0
 8002848:	d115      	bne.n	8002876 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	4618      	mov	r0, r3
 8002850:	f7ff ff66 	bl	8002720 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002854:	4b86      	ldr	r3, [pc, #536]	; (8002a70 <HAL_ADC_Init+0x28c>)
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	099b      	lsrs	r3, r3, #6
 800285a:	4a86      	ldr	r2, [pc, #536]	; (8002a74 <HAL_ADC_Init+0x290>)
 800285c:	fba2 2303 	umull	r2, r3, r2, r3
 8002860:	099b      	lsrs	r3, r3, #6
 8002862:	3301      	adds	r3, #1
 8002864:	005b      	lsls	r3, r3, #1
 8002866:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002868:	e002      	b.n	8002870 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 800286a:	68bb      	ldr	r3, [r7, #8]
 800286c:	3b01      	subs	r3, #1
 800286e:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002870:	68bb      	ldr	r3, [r7, #8]
 8002872:	2b00      	cmp	r3, #0
 8002874:	d1f9      	bne.n	800286a <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	4618      	mov	r0, r3
 800287c:	f7ff ff64 	bl	8002748 <LL_ADC_IsInternalRegulatorEnabled>
 8002880:	4603      	mov	r3, r0
 8002882:	2b00      	cmp	r3, #0
 8002884:	d10d      	bne.n	80028a2 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800288a:	f043 0210 	orr.w	r2, r3, #16
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	659a      	str	r2, [r3, #88]	; 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002896:	f043 0201 	orr.w	r2, r3, #1
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 800289e:	2301      	movs	r3, #1
 80028a0:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	4618      	mov	r0, r3
 80028a8:	f7ff ff75 	bl	8002796 <LL_ADC_REG_IsConversionOngoing>
 80028ac:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80028b2:	f003 0310 	and.w	r3, r3, #16
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	f040 80cd 	bne.w	8002a56 <HAL_ADC_Init+0x272>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 80028bc:	697b      	ldr	r3, [r7, #20]
 80028be:	2b00      	cmp	r3, #0
 80028c0:	f040 80c9 	bne.w	8002a56 <HAL_ADC_Init+0x272>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80028c8:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 80028cc:	f043 0202 	orr.w	r2, r3, #2
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	659a      	str	r2, [r3, #88]	; 0x58
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	4618      	mov	r0, r3
 80028da:	f7ff ff49 	bl	8002770 <LL_ADC_IsEnabled>
 80028de:	4603      	mov	r3, r0
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	d110      	bne.n	8002906 <HAL_ADC_Init+0x122>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80028e4:	4864      	ldr	r0, [pc, #400]	; (8002a78 <HAL_ADC_Init+0x294>)
 80028e6:	f7ff ff43 	bl	8002770 <LL_ADC_IsEnabled>
 80028ea:	4604      	mov	r4, r0
 80028ec:	4863      	ldr	r0, [pc, #396]	; (8002a7c <HAL_ADC_Init+0x298>)
 80028ee:	f7ff ff3f 	bl	8002770 <LL_ADC_IsEnabled>
 80028f2:	4603      	mov	r3, r0
 80028f4:	4323      	orrs	r3, r4
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d105      	bne.n	8002906 <HAL_ADC_Init+0x122>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	685b      	ldr	r3, [r3, #4]
 80028fe:	4619      	mov	r1, r3
 8002900:	485f      	ldr	r0, [pc, #380]	; (8002a80 <HAL_ADC_Init+0x29c>)
 8002902:	f7ff fdcf 	bl	80024a4 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	7e5b      	ldrb	r3, [r3, #25]
 800290a:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002910:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 8002916:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 800291c:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002924:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002926:	4313      	orrs	r3, r2
 8002928:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002930:	2b01      	cmp	r3, #1
 8002932:	d106      	bne.n	8002942 <HAL_ADC_Init+0x15e>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002938:	3b01      	subs	r3, #1
 800293a:	045b      	lsls	r3, r3, #17
 800293c:	69ba      	ldr	r2, [r7, #24]
 800293e:	4313      	orrs	r3, r2
 8002940:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002946:	2b00      	cmp	r3, #0
 8002948:	d009      	beq.n	800295e <HAL_ADC_Init+0x17a>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800294e:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002956:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002958:	69ba      	ldr	r2, [r7, #24]
 800295a:	4313      	orrs	r3, r2
 800295c:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	68da      	ldr	r2, [r3, #12]
 8002964:	4b47      	ldr	r3, [pc, #284]	; (8002a84 <HAL_ADC_Init+0x2a0>)
 8002966:	4013      	ands	r3, r2
 8002968:	687a      	ldr	r2, [r7, #4]
 800296a:	6812      	ldr	r2, [r2, #0]
 800296c:	69b9      	ldr	r1, [r7, #24]
 800296e:	430b      	orrs	r3, r1
 8002970:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	4618      	mov	r0, r3
 8002978:	f7ff ff0d 	bl	8002796 <LL_ADC_REG_IsConversionOngoing>
 800297c:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	4618      	mov	r0, r3
 8002984:	f7ff ff1a 	bl	80027bc <LL_ADC_INJ_IsConversionOngoing>
 8002988:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800298a:	693b      	ldr	r3, [r7, #16]
 800298c:	2b00      	cmp	r3, #0
 800298e:	d140      	bne.n	8002a12 <HAL_ADC_Init+0x22e>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	2b00      	cmp	r3, #0
 8002994:	d13d      	bne.n	8002a12 <HAL_ADC_Init+0x22e>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	6cda      	ldr	r2, [r3, #76]	; 0x4c
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	7e1b      	ldrb	r3, [r3, #24]
 800299e:	039b      	lsls	r3, r3, #14
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 80029a0:	431a      	orrs	r2, r3
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80029a8:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 80029aa:	4313      	orrs	r3, r2
 80029ac:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	68db      	ldr	r3, [r3, #12]
 80029b4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80029b8:	f023 0306 	bic.w	r3, r3, #6
 80029bc:	687a      	ldr	r2, [r7, #4]
 80029be:	6812      	ldr	r2, [r2, #0]
 80029c0:	69b9      	ldr	r1, [r7, #24]
 80029c2:	430b      	orrs	r3, r1
 80029c4:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80029cc:	2b01      	cmp	r3, #1
 80029ce:	d118      	bne.n	8002a02 <HAL_ADC_Init+0x21e>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	691b      	ldr	r3, [r3, #16]
 80029d6:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 80029da:	f023 0304 	bic.w	r3, r3, #4
 80029de:	687a      	ldr	r2, [r7, #4]
 80029e0:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 80029e2:	687a      	ldr	r2, [r7, #4]
 80029e4:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80029e6:	4311      	orrs	r1, r2
 80029e8:	687a      	ldr	r2, [r7, #4]
 80029ea:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80029ec:	4311      	orrs	r1, r2
 80029ee:	687a      	ldr	r2, [r7, #4]
 80029f0:	6c92      	ldr	r2, [r2, #72]	; 0x48
 80029f2:	430a      	orrs	r2, r1
 80029f4:	431a      	orrs	r2, r3
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	f042 0201 	orr.w	r2, r2, #1
 80029fe:	611a      	str	r2, [r3, #16]
 8002a00:	e007      	b.n	8002a12 <HAL_ADC_Init+0x22e>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	691a      	ldr	r2, [r3, #16]
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	f022 0201 	bic.w	r2, r2, #1
 8002a10:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	691b      	ldr	r3, [r3, #16]
 8002a16:	2b01      	cmp	r3, #1
 8002a18:	d10c      	bne.n	8002a34 <HAL_ADC_Init+0x250>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a20:	f023 010f 	bic.w	r1, r3, #15
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	69db      	ldr	r3, [r3, #28]
 8002a28:	1e5a      	subs	r2, r3, #1
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	430a      	orrs	r2, r1
 8002a30:	631a      	str	r2, [r3, #48]	; 0x30
 8002a32:	e007      	b.n	8002a44 <HAL_ADC_Init+0x260>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	f022 020f 	bic.w	r2, r2, #15
 8002a42:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a48:	f023 0303 	bic.w	r3, r3, #3
 8002a4c:	f043 0201 	orr.w	r2, r3, #1
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	659a      	str	r2, [r3, #88]	; 0x58
 8002a54:	e007      	b.n	8002a66 <HAL_ADC_Init+0x282>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a5a:	f043 0210 	orr.w	r2, r3, #16
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8002a62:	2301      	movs	r3, #1
 8002a64:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8002a66:	7ffb      	ldrb	r3, [r7, #31]
}
 8002a68:	4618      	mov	r0, r3
 8002a6a:	3724      	adds	r7, #36	; 0x24
 8002a6c:	46bd      	mov	sp, r7
 8002a6e:	bd90      	pop	{r4, r7, pc}
 8002a70:	20000000 	.word	0x20000000
 8002a74:	053e2d63 	.word	0x053e2d63
 8002a78:	50040000 	.word	0x50040000
 8002a7c:	50040100 	.word	0x50040100
 8002a80:	50040300 	.word	0x50040300
 8002a84:	fff0c007 	.word	0xfff0c007

08002a88 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002a88:	b580      	push	{r7, lr}
 8002a8a:	b0b6      	sub	sp, #216	; 0xd8
 8002a8c:	af00      	add	r7, sp, #0
 8002a8e:	6078      	str	r0, [r7, #4]
 8002a90:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002a92:	2300      	movs	r3, #0
 8002a94:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8002a98:	2300      	movs	r3, #0
 8002a9a:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8002aa2:	2b01      	cmp	r3, #1
 8002aa4:	d101      	bne.n	8002aaa <HAL_ADC_ConfigChannel+0x22>
 8002aa6:	2302      	movs	r3, #2
 8002aa8:	e3d5      	b.n	8003256 <HAL_ADC_ConfigChannel+0x7ce>
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	2201      	movs	r2, #1
 8002aae:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	4618      	mov	r0, r3
 8002ab8:	f7ff fe6d 	bl	8002796 <LL_ADC_REG_IsConversionOngoing>
 8002abc:	4603      	mov	r3, r0
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	f040 83ba 	bne.w	8003238 <HAL_ADC_ConfigChannel+0x7b0>
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (sConfig->Rank <= 5U)
 8002ac4:	683b      	ldr	r3, [r7, #0]
 8002ac6:	685b      	ldr	r3, [r3, #4]
 8002ac8:	2b05      	cmp	r3, #5
 8002aca:	d824      	bhi.n	8002b16 <HAL_ADC_ConfigChannel+0x8e>
    {
      switch (sConfig->Rank)
 8002acc:	683b      	ldr	r3, [r7, #0]
 8002ace:	685b      	ldr	r3, [r3, #4]
 8002ad0:	3b02      	subs	r3, #2
 8002ad2:	2b03      	cmp	r3, #3
 8002ad4:	d81b      	bhi.n	8002b0e <HAL_ADC_ConfigChannel+0x86>
 8002ad6:	a201      	add	r2, pc, #4	; (adr r2, 8002adc <HAL_ADC_ConfigChannel+0x54>)
 8002ad8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002adc:	08002aed 	.word	0x08002aed
 8002ae0:	08002af5 	.word	0x08002af5
 8002ae4:	08002afd 	.word	0x08002afd
 8002ae8:	08002b05 	.word	0x08002b05
      {
        case 2U:
          sConfig->Rank = ADC_REGULAR_RANK_2;
 8002aec:	683b      	ldr	r3, [r7, #0]
 8002aee:	220c      	movs	r2, #12
 8002af0:	605a      	str	r2, [r3, #4]
          break;
 8002af2:	e011      	b.n	8002b18 <HAL_ADC_ConfigChannel+0x90>
        case 3U:
          sConfig->Rank = ADC_REGULAR_RANK_3;
 8002af4:	683b      	ldr	r3, [r7, #0]
 8002af6:	2212      	movs	r2, #18
 8002af8:	605a      	str	r2, [r3, #4]
          break;
 8002afa:	e00d      	b.n	8002b18 <HAL_ADC_ConfigChannel+0x90>
        case 4U:
          sConfig->Rank = ADC_REGULAR_RANK_4;
 8002afc:	683b      	ldr	r3, [r7, #0]
 8002afe:	2218      	movs	r2, #24
 8002b00:	605a      	str	r2, [r3, #4]
          break;
 8002b02:	e009      	b.n	8002b18 <HAL_ADC_ConfigChannel+0x90>
        case 5U:
          sConfig->Rank = ADC_REGULAR_RANK_5;
 8002b04:	683b      	ldr	r3, [r7, #0]
 8002b06:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002b0a:	605a      	str	r2, [r3, #4]
          break;
 8002b0c:	e004      	b.n	8002b18 <HAL_ADC_ConfigChannel+0x90>
        /* case 1U */
        default:
          sConfig->Rank = ADC_REGULAR_RANK_1;
 8002b0e:	683b      	ldr	r3, [r7, #0]
 8002b10:	2206      	movs	r2, #6
 8002b12:	605a      	str	r2, [r3, #4]
          break;
 8002b14:	e000      	b.n	8002b18 <HAL_ADC_ConfigChannel+0x90>
      }
    }
 8002b16:	bf00      	nop
#endif

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	6818      	ldr	r0, [r3, #0]
 8002b1c:	683b      	ldr	r3, [r7, #0]
 8002b1e:	6859      	ldr	r1, [r3, #4]
 8002b20:	683b      	ldr	r3, [r7, #0]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	461a      	mov	r2, r3
 8002b26:	f7ff fd59 	bl	80025dc <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	4618      	mov	r0, r3
 8002b30:	f7ff fe31 	bl	8002796 <LL_ADC_REG_IsConversionOngoing>
 8002b34:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	4618      	mov	r0, r3
 8002b3e:	f7ff fe3d 	bl	80027bc <LL_ADC_INJ_IsConversionOngoing>
 8002b42:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002b46:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	f040 81c1 	bne.w	8002ed2 <HAL_ADC_ConfigChannel+0x44a>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002b50:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	f040 81bc 	bne.w	8002ed2 <HAL_ADC_ConfigChannel+0x44a>
       )
    {
#if defined(ADC_SMPR1_SMPPLUS)
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8002b5a:	683b      	ldr	r3, [r7, #0]
 8002b5c:	689b      	ldr	r3, [r3, #8]
 8002b5e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8002b62:	d10f      	bne.n	8002b84 <HAL_ADC_ConfigChannel+0xfc>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	6818      	ldr	r0, [r3, #0]
 8002b68:	683b      	ldr	r3, [r7, #0]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	2200      	movs	r2, #0
 8002b6e:	4619      	mov	r1, r3
 8002b70:	f7ff fd60 	bl	8002634 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 8002b7c:	4618      	mov	r0, r3
 8002b7e:	f7ff fd1a 	bl	80025b6 <LL_ADC_SetSamplingTimeCommonConfig>
 8002b82:	e00e      	b.n	8002ba2 <HAL_ADC_ConfigChannel+0x11a>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	6818      	ldr	r0, [r3, #0]
 8002b88:	683b      	ldr	r3, [r7, #0]
 8002b8a:	6819      	ldr	r1, [r3, #0]
 8002b8c:	683b      	ldr	r3, [r7, #0]
 8002b8e:	689b      	ldr	r3, [r3, #8]
 8002b90:	461a      	mov	r2, r3
 8002b92:	f7ff fd4f 	bl	8002634 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	2100      	movs	r1, #0
 8002b9c:	4618      	mov	r0, r3
 8002b9e:	f7ff fd0a 	bl	80025b6 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8002ba2:	683b      	ldr	r3, [r7, #0]
 8002ba4:	695a      	ldr	r2, [r3, #20]
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	68db      	ldr	r3, [r3, #12]
 8002bac:	08db      	lsrs	r3, r3, #3
 8002bae:	f003 0303 	and.w	r3, r3, #3
 8002bb2:	005b      	lsls	r3, r3, #1
 8002bb4:	fa02 f303 	lsl.w	r3, r2, r3
 8002bb8:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002bbc:	683b      	ldr	r3, [r7, #0]
 8002bbe:	691b      	ldr	r3, [r3, #16]
 8002bc0:	2b04      	cmp	r3, #4
 8002bc2:	d00a      	beq.n	8002bda <HAL_ADC_ConfigChannel+0x152>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	6818      	ldr	r0, [r3, #0]
 8002bc8:	683b      	ldr	r3, [r7, #0]
 8002bca:	6919      	ldr	r1, [r3, #16]
 8002bcc:	683b      	ldr	r3, [r7, #0]
 8002bce:	681a      	ldr	r2, [r3, #0]
 8002bd0:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8002bd4:	f7ff fc9a 	bl	800250c <LL_ADC_SetOffset>
 8002bd8:	e17b      	b.n	8002ed2 <HAL_ADC_ConfigChannel+0x44a>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	2100      	movs	r1, #0
 8002be0:	4618      	mov	r0, r3
 8002be2:	f7ff fcb7 	bl	8002554 <LL_ADC_GetOffsetChannel>
 8002be6:	4603      	mov	r3, r0
 8002be8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	d10a      	bne.n	8002c06 <HAL_ADC_ConfigChannel+0x17e>
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	2100      	movs	r1, #0
 8002bf6:	4618      	mov	r0, r3
 8002bf8:	f7ff fcac 	bl	8002554 <LL_ADC_GetOffsetChannel>
 8002bfc:	4603      	mov	r3, r0
 8002bfe:	0e9b      	lsrs	r3, r3, #26
 8002c00:	f003 021f 	and.w	r2, r3, #31
 8002c04:	e01e      	b.n	8002c44 <HAL_ADC_ConfigChannel+0x1bc>
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	2100      	movs	r1, #0
 8002c0c:	4618      	mov	r0, r3
 8002c0e:	f7ff fca1 	bl	8002554 <LL_ADC_GetOffsetChannel>
 8002c12:	4603      	mov	r3, r0
 8002c14:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c18:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8002c1c:	fa93 f3a3 	rbit	r3, r3
 8002c20:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002c24:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8002c28:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8002c2c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	d101      	bne.n	8002c38 <HAL_ADC_ConfigChannel+0x1b0>
  {
    return 32U;
 8002c34:	2320      	movs	r3, #32
 8002c36:	e004      	b.n	8002c42 <HAL_ADC_ConfigChannel+0x1ba>
  }
  return __builtin_clz(value);
 8002c38:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8002c3c:	fab3 f383 	clz	r3, r3
 8002c40:	b2db      	uxtb	r3, r3
 8002c42:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002c44:	683b      	ldr	r3, [r7, #0]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	d105      	bne.n	8002c5c <HAL_ADC_ConfigChannel+0x1d4>
 8002c50:	683b      	ldr	r3, [r7, #0]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	0e9b      	lsrs	r3, r3, #26
 8002c56:	f003 031f 	and.w	r3, r3, #31
 8002c5a:	e018      	b.n	8002c8e <HAL_ADC_ConfigChannel+0x206>
 8002c5c:	683b      	ldr	r3, [r7, #0]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c64:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8002c68:	fa93 f3a3 	rbit	r3, r3
 8002c6c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 8002c70:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002c74:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 8002c78:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	d101      	bne.n	8002c84 <HAL_ADC_ConfigChannel+0x1fc>
    return 32U;
 8002c80:	2320      	movs	r3, #32
 8002c82:	e004      	b.n	8002c8e <HAL_ADC_ConfigChannel+0x206>
  return __builtin_clz(value);
 8002c84:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8002c88:	fab3 f383 	clz	r3, r3
 8002c8c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002c8e:	429a      	cmp	r2, r3
 8002c90:	d106      	bne.n	8002ca0 <HAL_ADC_ConfigChannel+0x218>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	2200      	movs	r2, #0
 8002c98:	2100      	movs	r1, #0
 8002c9a:	4618      	mov	r0, r3
 8002c9c:	f7ff fc70 	bl	8002580 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	2101      	movs	r1, #1
 8002ca6:	4618      	mov	r0, r3
 8002ca8:	f7ff fc54 	bl	8002554 <LL_ADC_GetOffsetChannel>
 8002cac:	4603      	mov	r3, r0
 8002cae:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d10a      	bne.n	8002ccc <HAL_ADC_ConfigChannel+0x244>
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	2101      	movs	r1, #1
 8002cbc:	4618      	mov	r0, r3
 8002cbe:	f7ff fc49 	bl	8002554 <LL_ADC_GetOffsetChannel>
 8002cc2:	4603      	mov	r3, r0
 8002cc4:	0e9b      	lsrs	r3, r3, #26
 8002cc6:	f003 021f 	and.w	r2, r3, #31
 8002cca:	e01e      	b.n	8002d0a <HAL_ADC_ConfigChannel+0x282>
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	2101      	movs	r1, #1
 8002cd2:	4618      	mov	r0, r3
 8002cd4:	f7ff fc3e 	bl	8002554 <LL_ADC_GetOffsetChannel>
 8002cd8:	4603      	mov	r3, r0
 8002cda:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cde:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8002ce2:	fa93 f3a3 	rbit	r3, r3
 8002ce6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 8002cea:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8002cee:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 8002cf2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d101      	bne.n	8002cfe <HAL_ADC_ConfigChannel+0x276>
    return 32U;
 8002cfa:	2320      	movs	r3, #32
 8002cfc:	e004      	b.n	8002d08 <HAL_ADC_ConfigChannel+0x280>
  return __builtin_clz(value);
 8002cfe:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8002d02:	fab3 f383 	clz	r3, r3
 8002d06:	b2db      	uxtb	r3, r3
 8002d08:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002d0a:	683b      	ldr	r3, [r7, #0]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d105      	bne.n	8002d22 <HAL_ADC_ConfigChannel+0x29a>
 8002d16:	683b      	ldr	r3, [r7, #0]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	0e9b      	lsrs	r3, r3, #26
 8002d1c:	f003 031f 	and.w	r3, r3, #31
 8002d20:	e018      	b.n	8002d54 <HAL_ADC_ConfigChannel+0x2cc>
 8002d22:	683b      	ldr	r3, [r7, #0]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d2a:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8002d2e:	fa93 f3a3 	rbit	r3, r3
 8002d32:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 8002d36:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8002d3a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 8002d3e:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d101      	bne.n	8002d4a <HAL_ADC_ConfigChannel+0x2c2>
    return 32U;
 8002d46:	2320      	movs	r3, #32
 8002d48:	e004      	b.n	8002d54 <HAL_ADC_ConfigChannel+0x2cc>
  return __builtin_clz(value);
 8002d4a:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002d4e:	fab3 f383 	clz	r3, r3
 8002d52:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002d54:	429a      	cmp	r2, r3
 8002d56:	d106      	bne.n	8002d66 <HAL_ADC_ConfigChannel+0x2de>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	2200      	movs	r2, #0
 8002d5e:	2101      	movs	r1, #1
 8002d60:	4618      	mov	r0, r3
 8002d62:	f7ff fc0d 	bl	8002580 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	2102      	movs	r1, #2
 8002d6c:	4618      	mov	r0, r3
 8002d6e:	f7ff fbf1 	bl	8002554 <LL_ADC_GetOffsetChannel>
 8002d72:	4603      	mov	r3, r0
 8002d74:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d10a      	bne.n	8002d92 <HAL_ADC_ConfigChannel+0x30a>
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	2102      	movs	r1, #2
 8002d82:	4618      	mov	r0, r3
 8002d84:	f7ff fbe6 	bl	8002554 <LL_ADC_GetOffsetChannel>
 8002d88:	4603      	mov	r3, r0
 8002d8a:	0e9b      	lsrs	r3, r3, #26
 8002d8c:	f003 021f 	and.w	r2, r3, #31
 8002d90:	e01e      	b.n	8002dd0 <HAL_ADC_ConfigChannel+0x348>
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	2102      	movs	r1, #2
 8002d98:	4618      	mov	r0, r3
 8002d9a:	f7ff fbdb 	bl	8002554 <LL_ADC_GetOffsetChannel>
 8002d9e:	4603      	mov	r3, r0
 8002da0:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002da4:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002da8:	fa93 f3a3 	rbit	r3, r3
 8002dac:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 8002db0:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002db4:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 8002db8:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d101      	bne.n	8002dc4 <HAL_ADC_ConfigChannel+0x33c>
    return 32U;
 8002dc0:	2320      	movs	r3, #32
 8002dc2:	e004      	b.n	8002dce <HAL_ADC_ConfigChannel+0x346>
  return __builtin_clz(value);
 8002dc4:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002dc8:	fab3 f383 	clz	r3, r3
 8002dcc:	b2db      	uxtb	r3, r3
 8002dce:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002dd0:	683b      	ldr	r3, [r7, #0]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	d105      	bne.n	8002de8 <HAL_ADC_ConfigChannel+0x360>
 8002ddc:	683b      	ldr	r3, [r7, #0]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	0e9b      	lsrs	r3, r3, #26
 8002de2:	f003 031f 	and.w	r3, r3, #31
 8002de6:	e016      	b.n	8002e16 <HAL_ADC_ConfigChannel+0x38e>
 8002de8:	683b      	ldr	r3, [r7, #0]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002df0:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8002df4:	fa93 f3a3 	rbit	r3, r3
 8002df8:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 8002dfa:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8002dfc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 8002e00:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	d101      	bne.n	8002e0c <HAL_ADC_ConfigChannel+0x384>
    return 32U;
 8002e08:	2320      	movs	r3, #32
 8002e0a:	e004      	b.n	8002e16 <HAL_ADC_ConfigChannel+0x38e>
  return __builtin_clz(value);
 8002e0c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002e10:	fab3 f383 	clz	r3, r3
 8002e14:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002e16:	429a      	cmp	r2, r3
 8002e18:	d106      	bne.n	8002e28 <HAL_ADC_ConfigChannel+0x3a0>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	2200      	movs	r2, #0
 8002e20:	2102      	movs	r1, #2
 8002e22:	4618      	mov	r0, r3
 8002e24:	f7ff fbac 	bl	8002580 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	2103      	movs	r1, #3
 8002e2e:	4618      	mov	r0, r3
 8002e30:	f7ff fb90 	bl	8002554 <LL_ADC_GetOffsetChannel>
 8002e34:	4603      	mov	r3, r0
 8002e36:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d10a      	bne.n	8002e54 <HAL_ADC_ConfigChannel+0x3cc>
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	2103      	movs	r1, #3
 8002e44:	4618      	mov	r0, r3
 8002e46:	f7ff fb85 	bl	8002554 <LL_ADC_GetOffsetChannel>
 8002e4a:	4603      	mov	r3, r0
 8002e4c:	0e9b      	lsrs	r3, r3, #26
 8002e4e:	f003 021f 	and.w	r2, r3, #31
 8002e52:	e017      	b.n	8002e84 <HAL_ADC_ConfigChannel+0x3fc>
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	2103      	movs	r1, #3
 8002e5a:	4618      	mov	r0, r3
 8002e5c:	f7ff fb7a 	bl	8002554 <LL_ADC_GetOffsetChannel>
 8002e60:	4603      	mov	r3, r0
 8002e62:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e64:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002e66:	fa93 f3a3 	rbit	r3, r3
 8002e6a:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 8002e6c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002e6e:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 8002e70:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	d101      	bne.n	8002e7a <HAL_ADC_ConfigChannel+0x3f2>
    return 32U;
 8002e76:	2320      	movs	r3, #32
 8002e78:	e003      	b.n	8002e82 <HAL_ADC_ConfigChannel+0x3fa>
  return __builtin_clz(value);
 8002e7a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002e7c:	fab3 f383 	clz	r3, r3
 8002e80:	b2db      	uxtb	r3, r3
 8002e82:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002e84:	683b      	ldr	r3, [r7, #0]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d105      	bne.n	8002e9c <HAL_ADC_ConfigChannel+0x414>
 8002e90:	683b      	ldr	r3, [r7, #0]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	0e9b      	lsrs	r3, r3, #26
 8002e96:	f003 031f 	and.w	r3, r3, #31
 8002e9a:	e011      	b.n	8002ec0 <HAL_ADC_ConfigChannel+0x438>
 8002e9c:	683b      	ldr	r3, [r7, #0]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ea2:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002ea4:	fa93 f3a3 	rbit	r3, r3
 8002ea8:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 8002eaa:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002eac:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 8002eae:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d101      	bne.n	8002eb8 <HAL_ADC_ConfigChannel+0x430>
    return 32U;
 8002eb4:	2320      	movs	r3, #32
 8002eb6:	e003      	b.n	8002ec0 <HAL_ADC_ConfigChannel+0x438>
  return __builtin_clz(value);
 8002eb8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002eba:	fab3 f383 	clz	r3, r3
 8002ebe:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002ec0:	429a      	cmp	r2, r3
 8002ec2:	d106      	bne.n	8002ed2 <HAL_ADC_ConfigChannel+0x44a>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	2200      	movs	r2, #0
 8002eca:	2103      	movs	r1, #3
 8002ecc:	4618      	mov	r0, r3
 8002ece:	f7ff fb57 	bl	8002580 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	4618      	mov	r0, r3
 8002ed8:	f7ff fc4a 	bl	8002770 <LL_ADC_IsEnabled>
 8002edc:	4603      	mov	r3, r0
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	f040 8140 	bne.w	8003164 <HAL_ADC_ConfigChannel+0x6dc>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	6818      	ldr	r0, [r3, #0]
 8002ee8:	683b      	ldr	r3, [r7, #0]
 8002eea:	6819      	ldr	r1, [r3, #0]
 8002eec:	683b      	ldr	r3, [r7, #0]
 8002eee:	68db      	ldr	r3, [r3, #12]
 8002ef0:	461a      	mov	r2, r3
 8002ef2:	f7ff fbcb 	bl	800268c <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002ef6:	683b      	ldr	r3, [r7, #0]
 8002ef8:	68db      	ldr	r3, [r3, #12]
 8002efa:	4a8f      	ldr	r2, [pc, #572]	; (8003138 <HAL_ADC_ConfigChannel+0x6b0>)
 8002efc:	4293      	cmp	r3, r2
 8002efe:	f040 8131 	bne.w	8003164 <HAL_ADC_ConfigChannel+0x6dc>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002f06:	683b      	ldr	r3, [r7, #0]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d10b      	bne.n	8002f2a <HAL_ADC_ConfigChannel+0x4a2>
 8002f12:	683b      	ldr	r3, [r7, #0]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	0e9b      	lsrs	r3, r3, #26
 8002f18:	3301      	adds	r3, #1
 8002f1a:	f003 031f 	and.w	r3, r3, #31
 8002f1e:	2b09      	cmp	r3, #9
 8002f20:	bf94      	ite	ls
 8002f22:	2301      	movls	r3, #1
 8002f24:	2300      	movhi	r3, #0
 8002f26:	b2db      	uxtb	r3, r3
 8002f28:	e019      	b.n	8002f5e <HAL_ADC_ConfigChannel+0x4d6>
 8002f2a:	683b      	ldr	r3, [r7, #0]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f30:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002f32:	fa93 f3a3 	rbit	r3, r3
 8002f36:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 8002f38:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002f3a:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 8002f3c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d101      	bne.n	8002f46 <HAL_ADC_ConfigChannel+0x4be>
    return 32U;
 8002f42:	2320      	movs	r3, #32
 8002f44:	e003      	b.n	8002f4e <HAL_ADC_ConfigChannel+0x4c6>
  return __builtin_clz(value);
 8002f46:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002f48:	fab3 f383 	clz	r3, r3
 8002f4c:	b2db      	uxtb	r3, r3
 8002f4e:	3301      	adds	r3, #1
 8002f50:	f003 031f 	and.w	r3, r3, #31
 8002f54:	2b09      	cmp	r3, #9
 8002f56:	bf94      	ite	ls
 8002f58:	2301      	movls	r3, #1
 8002f5a:	2300      	movhi	r3, #0
 8002f5c:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d079      	beq.n	8003056 <HAL_ADC_ConfigChannel+0x5ce>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002f62:	683b      	ldr	r3, [r7, #0]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d107      	bne.n	8002f7e <HAL_ADC_ConfigChannel+0x4f6>
 8002f6e:	683b      	ldr	r3, [r7, #0]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	0e9b      	lsrs	r3, r3, #26
 8002f74:	3301      	adds	r3, #1
 8002f76:	069b      	lsls	r3, r3, #26
 8002f78:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002f7c:	e015      	b.n	8002faa <HAL_ADC_ConfigChannel+0x522>
 8002f7e:	683b      	ldr	r3, [r7, #0]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f84:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002f86:	fa93 f3a3 	rbit	r3, r3
 8002f8a:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8002f8c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002f8e:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 8002f90:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d101      	bne.n	8002f9a <HAL_ADC_ConfigChannel+0x512>
    return 32U;
 8002f96:	2320      	movs	r3, #32
 8002f98:	e003      	b.n	8002fa2 <HAL_ADC_ConfigChannel+0x51a>
  return __builtin_clz(value);
 8002f9a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002f9c:	fab3 f383 	clz	r3, r3
 8002fa0:	b2db      	uxtb	r3, r3
 8002fa2:	3301      	adds	r3, #1
 8002fa4:	069b      	lsls	r3, r3, #26
 8002fa6:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002faa:	683b      	ldr	r3, [r7, #0]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	d109      	bne.n	8002fca <HAL_ADC_ConfigChannel+0x542>
 8002fb6:	683b      	ldr	r3, [r7, #0]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	0e9b      	lsrs	r3, r3, #26
 8002fbc:	3301      	adds	r3, #1
 8002fbe:	f003 031f 	and.w	r3, r3, #31
 8002fc2:	2101      	movs	r1, #1
 8002fc4:	fa01 f303 	lsl.w	r3, r1, r3
 8002fc8:	e017      	b.n	8002ffa <HAL_ADC_ConfigChannel+0x572>
 8002fca:	683b      	ldr	r3, [r7, #0]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fd0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002fd2:	fa93 f3a3 	rbit	r3, r3
 8002fd6:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 8002fd8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002fda:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 8002fdc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d101      	bne.n	8002fe6 <HAL_ADC_ConfigChannel+0x55e>
    return 32U;
 8002fe2:	2320      	movs	r3, #32
 8002fe4:	e003      	b.n	8002fee <HAL_ADC_ConfigChannel+0x566>
  return __builtin_clz(value);
 8002fe6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002fe8:	fab3 f383 	clz	r3, r3
 8002fec:	b2db      	uxtb	r3, r3
 8002fee:	3301      	adds	r3, #1
 8002ff0:	f003 031f 	and.w	r3, r3, #31
 8002ff4:	2101      	movs	r1, #1
 8002ff6:	fa01 f303 	lsl.w	r3, r1, r3
 8002ffa:	ea42 0103 	orr.w	r1, r2, r3
 8002ffe:	683b      	ldr	r3, [r7, #0]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003006:	2b00      	cmp	r3, #0
 8003008:	d10a      	bne.n	8003020 <HAL_ADC_ConfigChannel+0x598>
 800300a:	683b      	ldr	r3, [r7, #0]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	0e9b      	lsrs	r3, r3, #26
 8003010:	3301      	adds	r3, #1
 8003012:	f003 021f 	and.w	r2, r3, #31
 8003016:	4613      	mov	r3, r2
 8003018:	005b      	lsls	r3, r3, #1
 800301a:	4413      	add	r3, r2
 800301c:	051b      	lsls	r3, r3, #20
 800301e:	e018      	b.n	8003052 <HAL_ADC_ConfigChannel+0x5ca>
 8003020:	683b      	ldr	r3, [r7, #0]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003026:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003028:	fa93 f3a3 	rbit	r3, r3
 800302c:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 800302e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003030:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 8003032:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003034:	2b00      	cmp	r3, #0
 8003036:	d101      	bne.n	800303c <HAL_ADC_ConfigChannel+0x5b4>
    return 32U;
 8003038:	2320      	movs	r3, #32
 800303a:	e003      	b.n	8003044 <HAL_ADC_ConfigChannel+0x5bc>
  return __builtin_clz(value);
 800303c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800303e:	fab3 f383 	clz	r3, r3
 8003042:	b2db      	uxtb	r3, r3
 8003044:	3301      	adds	r3, #1
 8003046:	f003 021f 	and.w	r2, r3, #31
 800304a:	4613      	mov	r3, r2
 800304c:	005b      	lsls	r3, r3, #1
 800304e:	4413      	add	r3, r2
 8003050:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003052:	430b      	orrs	r3, r1
 8003054:	e081      	b.n	800315a <HAL_ADC_ConfigChannel+0x6d2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8003056:	683b      	ldr	r3, [r7, #0]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800305e:	2b00      	cmp	r3, #0
 8003060:	d107      	bne.n	8003072 <HAL_ADC_ConfigChannel+0x5ea>
 8003062:	683b      	ldr	r3, [r7, #0]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	0e9b      	lsrs	r3, r3, #26
 8003068:	3301      	adds	r3, #1
 800306a:	069b      	lsls	r3, r3, #26
 800306c:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003070:	e015      	b.n	800309e <HAL_ADC_ConfigChannel+0x616>
 8003072:	683b      	ldr	r3, [r7, #0]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003078:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800307a:	fa93 f3a3 	rbit	r3, r3
 800307e:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 8003080:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003082:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 8003084:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003086:	2b00      	cmp	r3, #0
 8003088:	d101      	bne.n	800308e <HAL_ADC_ConfigChannel+0x606>
    return 32U;
 800308a:	2320      	movs	r3, #32
 800308c:	e003      	b.n	8003096 <HAL_ADC_ConfigChannel+0x60e>
  return __builtin_clz(value);
 800308e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003090:	fab3 f383 	clz	r3, r3
 8003094:	b2db      	uxtb	r3, r3
 8003096:	3301      	adds	r3, #1
 8003098:	069b      	lsls	r3, r3, #26
 800309a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800309e:	683b      	ldr	r3, [r7, #0]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d109      	bne.n	80030be <HAL_ADC_ConfigChannel+0x636>
 80030aa:	683b      	ldr	r3, [r7, #0]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	0e9b      	lsrs	r3, r3, #26
 80030b0:	3301      	adds	r3, #1
 80030b2:	f003 031f 	and.w	r3, r3, #31
 80030b6:	2101      	movs	r1, #1
 80030b8:	fa01 f303 	lsl.w	r3, r1, r3
 80030bc:	e017      	b.n	80030ee <HAL_ADC_ConfigChannel+0x666>
 80030be:	683b      	ldr	r3, [r7, #0]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030c4:	6a3b      	ldr	r3, [r7, #32]
 80030c6:	fa93 f3a3 	rbit	r3, r3
 80030ca:	61fb      	str	r3, [r7, #28]
  return result;
 80030cc:	69fb      	ldr	r3, [r7, #28]
 80030ce:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 80030d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	d101      	bne.n	80030da <HAL_ADC_ConfigChannel+0x652>
    return 32U;
 80030d6:	2320      	movs	r3, #32
 80030d8:	e003      	b.n	80030e2 <HAL_ADC_ConfigChannel+0x65a>
  return __builtin_clz(value);
 80030da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030dc:	fab3 f383 	clz	r3, r3
 80030e0:	b2db      	uxtb	r3, r3
 80030e2:	3301      	adds	r3, #1
 80030e4:	f003 031f 	and.w	r3, r3, #31
 80030e8:	2101      	movs	r1, #1
 80030ea:	fa01 f303 	lsl.w	r3, r1, r3
 80030ee:	ea42 0103 	orr.w	r1, r2, r3
 80030f2:	683b      	ldr	r3, [r7, #0]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d10d      	bne.n	800311a <HAL_ADC_ConfigChannel+0x692>
 80030fe:	683b      	ldr	r3, [r7, #0]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	0e9b      	lsrs	r3, r3, #26
 8003104:	3301      	adds	r3, #1
 8003106:	f003 021f 	and.w	r2, r3, #31
 800310a:	4613      	mov	r3, r2
 800310c:	005b      	lsls	r3, r3, #1
 800310e:	4413      	add	r3, r2
 8003110:	3b1e      	subs	r3, #30
 8003112:	051b      	lsls	r3, r3, #20
 8003114:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003118:	e01e      	b.n	8003158 <HAL_ADC_ConfigChannel+0x6d0>
 800311a:	683b      	ldr	r3, [r7, #0]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003120:	697b      	ldr	r3, [r7, #20]
 8003122:	fa93 f3a3 	rbit	r3, r3
 8003126:	613b      	str	r3, [r7, #16]
  return result;
 8003128:	693b      	ldr	r3, [r7, #16]
 800312a:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800312c:	69bb      	ldr	r3, [r7, #24]
 800312e:	2b00      	cmp	r3, #0
 8003130:	d104      	bne.n	800313c <HAL_ADC_ConfigChannel+0x6b4>
    return 32U;
 8003132:	2320      	movs	r3, #32
 8003134:	e006      	b.n	8003144 <HAL_ADC_ConfigChannel+0x6bc>
 8003136:	bf00      	nop
 8003138:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 800313c:	69bb      	ldr	r3, [r7, #24]
 800313e:	fab3 f383 	clz	r3, r3
 8003142:	b2db      	uxtb	r3, r3
 8003144:	3301      	adds	r3, #1
 8003146:	f003 021f 	and.w	r2, r3, #31
 800314a:	4613      	mov	r3, r2
 800314c:	005b      	lsls	r3, r3, #1
 800314e:	4413      	add	r3, r2
 8003150:	3b1e      	subs	r3, #30
 8003152:	051b      	lsls	r3, r3, #20
 8003154:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003158:	430b      	orrs	r3, r1
 800315a:	683a      	ldr	r2, [r7, #0]
 800315c:	6892      	ldr	r2, [r2, #8]
 800315e:	4619      	mov	r1, r3
 8003160:	f7ff fa68 	bl	8002634 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8003164:	683b      	ldr	r3, [r7, #0]
 8003166:	681a      	ldr	r2, [r3, #0]
 8003168:	4b3d      	ldr	r3, [pc, #244]	; (8003260 <HAL_ADC_ConfigChannel+0x7d8>)
 800316a:	4013      	ands	r3, r2
 800316c:	2b00      	cmp	r3, #0
 800316e:	d06c      	beq.n	800324a <HAL_ADC_ConfigChannel+0x7c2>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003170:	483c      	ldr	r0, [pc, #240]	; (8003264 <HAL_ADC_ConfigChannel+0x7dc>)
 8003172:	f7ff f9bd 	bl	80024f0 <LL_ADC_GetCommonPathInternalCh>
 8003176:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800317a:	683b      	ldr	r3, [r7, #0]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	4a3a      	ldr	r2, [pc, #232]	; (8003268 <HAL_ADC_ConfigChannel+0x7e0>)
 8003180:	4293      	cmp	r3, r2
 8003182:	d127      	bne.n	80031d4 <HAL_ADC_ConfigChannel+0x74c>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003184:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003188:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800318c:	2b00      	cmp	r3, #0
 800318e:	d121      	bne.n	80031d4 <HAL_ADC_ConfigChannel+0x74c>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	4a35      	ldr	r2, [pc, #212]	; (800326c <HAL_ADC_ConfigChannel+0x7e4>)
 8003196:	4293      	cmp	r3, r2
 8003198:	d157      	bne.n	800324a <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800319a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800319e:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80031a2:	4619      	mov	r1, r3
 80031a4:	482f      	ldr	r0, [pc, #188]	; (8003264 <HAL_ADC_ConfigChannel+0x7dc>)
 80031a6:	f7ff f990 	bl	80024ca <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80031aa:	4b31      	ldr	r3, [pc, #196]	; (8003270 <HAL_ADC_ConfigChannel+0x7e8>)
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	099b      	lsrs	r3, r3, #6
 80031b0:	4a30      	ldr	r2, [pc, #192]	; (8003274 <HAL_ADC_ConfigChannel+0x7ec>)
 80031b2:	fba2 2303 	umull	r2, r3, r2, r3
 80031b6:	099b      	lsrs	r3, r3, #6
 80031b8:	1c5a      	adds	r2, r3, #1
 80031ba:	4613      	mov	r3, r2
 80031bc:	005b      	lsls	r3, r3, #1
 80031be:	4413      	add	r3, r2
 80031c0:	009b      	lsls	r3, r3, #2
 80031c2:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80031c4:	e002      	b.n	80031cc <HAL_ADC_ConfigChannel+0x744>
          {
            wait_loop_index--;
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	3b01      	subs	r3, #1
 80031ca:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d1f9      	bne.n	80031c6 <HAL_ADC_ConfigChannel+0x73e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80031d2:	e03a      	b.n	800324a <HAL_ADC_ConfigChannel+0x7c2>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80031d4:	683b      	ldr	r3, [r7, #0]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	4a27      	ldr	r2, [pc, #156]	; (8003278 <HAL_ADC_ConfigChannel+0x7f0>)
 80031da:	4293      	cmp	r3, r2
 80031dc:	d113      	bne.n	8003206 <HAL_ADC_ConfigChannel+0x77e>
 80031de:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80031e2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d10d      	bne.n	8003206 <HAL_ADC_ConfigChannel+0x77e>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	4a1f      	ldr	r2, [pc, #124]	; (800326c <HAL_ADC_ConfigChannel+0x7e4>)
 80031f0:	4293      	cmp	r3, r2
 80031f2:	d12a      	bne.n	800324a <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80031f4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80031f8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80031fc:	4619      	mov	r1, r3
 80031fe:	4819      	ldr	r0, [pc, #100]	; (8003264 <HAL_ADC_ConfigChannel+0x7dc>)
 8003200:	f7ff f963 	bl	80024ca <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003204:	e021      	b.n	800324a <HAL_ADC_ConfigChannel+0x7c2>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 8003206:	683b      	ldr	r3, [r7, #0]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	4a1c      	ldr	r2, [pc, #112]	; (800327c <HAL_ADC_ConfigChannel+0x7f4>)
 800320c:	4293      	cmp	r3, r2
 800320e:	d11c      	bne.n	800324a <HAL_ADC_ConfigChannel+0x7c2>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8003210:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003214:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003218:	2b00      	cmp	r3, #0
 800321a:	d116      	bne.n	800324a <HAL_ADC_ConfigChannel+0x7c2>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	4a12      	ldr	r2, [pc, #72]	; (800326c <HAL_ADC_ConfigChannel+0x7e4>)
 8003222:	4293      	cmp	r3, r2
 8003224:	d111      	bne.n	800324a <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003226:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800322a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800322e:	4619      	mov	r1, r3
 8003230:	480c      	ldr	r0, [pc, #48]	; (8003264 <HAL_ADC_ConfigChannel+0x7dc>)
 8003232:	f7ff f94a 	bl	80024ca <LL_ADC_SetCommonPathInternalCh>
 8003236:	e008      	b.n	800324a <HAL_ADC_ConfigChannel+0x7c2>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800323c:	f043 0220 	orr.w	r2, r3, #32
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8003244:	2301      	movs	r3, #1
 8003246:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	2200      	movs	r2, #0
 800324e:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Return function status */
  return tmp_hal_status;
 8003252:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 8003256:	4618      	mov	r0, r3
 8003258:	37d8      	adds	r7, #216	; 0xd8
 800325a:	46bd      	mov	sp, r7
 800325c:	bd80      	pop	{r7, pc}
 800325e:	bf00      	nop
 8003260:	80080000 	.word	0x80080000
 8003264:	50040300 	.word	0x50040300
 8003268:	c7520000 	.word	0xc7520000
 800326c:	50040000 	.word	0x50040000
 8003270:	20000000 	.word	0x20000000
 8003274:	053e2d63 	.word	0x053e2d63
 8003278:	cb840000 	.word	0xcb840000
 800327c:	80000001 	.word	0x80000001

08003280 <LL_ADC_IsEnabled>:
{
 8003280:	b480      	push	{r7}
 8003282:	b083      	sub	sp, #12
 8003284:	af00      	add	r7, sp, #0
 8003286:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	689b      	ldr	r3, [r3, #8]
 800328c:	f003 0301 	and.w	r3, r3, #1
 8003290:	2b01      	cmp	r3, #1
 8003292:	d101      	bne.n	8003298 <LL_ADC_IsEnabled+0x18>
 8003294:	2301      	movs	r3, #1
 8003296:	e000      	b.n	800329a <LL_ADC_IsEnabled+0x1a>
 8003298:	2300      	movs	r3, #0
}
 800329a:	4618      	mov	r0, r3
 800329c:	370c      	adds	r7, #12
 800329e:	46bd      	mov	sp, r7
 80032a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032a4:	4770      	bx	lr

080032a6 <LL_ADC_REG_IsConversionOngoing>:
{
 80032a6:	b480      	push	{r7}
 80032a8:	b083      	sub	sp, #12
 80032aa:	af00      	add	r7, sp, #0
 80032ac:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	689b      	ldr	r3, [r3, #8]
 80032b2:	f003 0304 	and.w	r3, r3, #4
 80032b6:	2b04      	cmp	r3, #4
 80032b8:	d101      	bne.n	80032be <LL_ADC_REG_IsConversionOngoing+0x18>
 80032ba:	2301      	movs	r3, #1
 80032bc:	e000      	b.n	80032c0 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80032be:	2300      	movs	r3, #0
}
 80032c0:	4618      	mov	r0, r3
 80032c2:	370c      	adds	r7, #12
 80032c4:	46bd      	mov	sp, r7
 80032c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ca:	4770      	bx	lr

080032cc <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 80032cc:	b590      	push	{r4, r7, lr}
 80032ce:	b0a1      	sub	sp, #132	; 0x84
 80032d0:	af00      	add	r7, sp, #0
 80032d2:	6078      	str	r0, [r7, #4]
 80032d4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80032d6:	2300      	movs	r3, #0
 80032d8:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 80032e2:	2b01      	cmp	r3, #1
 80032e4:	d101      	bne.n	80032ea <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 80032e6:	2302      	movs	r3, #2
 80032e8:	e089      	b.n	80033fe <HAL_ADCEx_MultiModeConfigChannel+0x132>
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	2201      	movs	r2, #1
 80032ee:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
 80032f2:	2300      	movs	r3, #0
 80032f4:	667b      	str	r3, [r7, #100]	; 0x64
  ADC_CLEAR_ERRORCODE(&tmphadcSlave);
 80032f6:	2300      	movs	r3, #0
 80032f8:	66bb      	str	r3, [r7, #104]	; 0x68

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	4a42      	ldr	r2, [pc, #264]	; (8003408 <HAL_ADCEx_MultiModeConfigChannel+0x13c>)
 8003300:	4293      	cmp	r3, r2
 8003302:	d102      	bne.n	800330a <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8003304:	4b41      	ldr	r3, [pc, #260]	; (800340c <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8003306:	60fb      	str	r3, [r7, #12]
 8003308:	e001      	b.n	800330e <HAL_ADCEx_MultiModeConfigChannel+0x42>
 800330a:	2300      	movs	r3, #0
 800330c:	60fb      	str	r3, [r7, #12]

  if (tmphadcSlave.Instance == NULL)
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	2b00      	cmp	r3, #0
 8003312:	d10b      	bne.n	800332c <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003318:	f043 0220 	orr.w	r2, r3, #32
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	659a      	str	r2, [r3, #88]	; 0x58

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	2200      	movs	r2, #0
 8003324:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

    return HAL_ERROR;
 8003328:	2301      	movs	r3, #1
 800332a:	e068      	b.n	80033fe <HAL_ADCEx_MultiModeConfigChannel+0x132>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	4618      	mov	r0, r3
 8003330:	f7ff ffb9 	bl	80032a6 <LL_ADC_REG_IsConversionOngoing>
 8003334:	67b8      	str	r0, [r7, #120]	; 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	4618      	mov	r0, r3
 800333c:	f7ff ffb3 	bl	80032a6 <LL_ADC_REG_IsConversionOngoing>
 8003340:	4603      	mov	r3, r0
 8003342:	2b00      	cmp	r3, #0
 8003344:	d14a      	bne.n	80033dc <HAL_ADCEx_MultiModeConfigChannel+0x110>
      && (tmphadcSlave_conversion_on_going == 0UL))
 8003346:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003348:	2b00      	cmp	r3, #0
 800334a:	d147      	bne.n	80033dc <HAL_ADCEx_MultiModeConfigChannel+0x110>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 800334c:	4b30      	ldr	r3, [pc, #192]	; (8003410 <HAL_ADCEx_MultiModeConfigChannel+0x144>)
 800334e:	677b      	str	r3, [r7, #116]	; 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8003350:	683b      	ldr	r3, [r7, #0]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	2b00      	cmp	r3, #0
 8003356:	d027      	beq.n	80033a8 <HAL_ADCEx_MultiModeConfigChannel+0xdc>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8003358:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800335a:	689b      	ldr	r3, [r3, #8]
 800335c:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003360:	683b      	ldr	r3, [r7, #0]
 8003362:	6859      	ldr	r1, [r3, #4]
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800336a:	035b      	lsls	r3, r3, #13
 800336c:	430b      	orrs	r3, r1
 800336e:	431a      	orrs	r2, r3
 8003370:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003372:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003374:	4824      	ldr	r0, [pc, #144]	; (8003408 <HAL_ADCEx_MultiModeConfigChannel+0x13c>)
 8003376:	f7ff ff83 	bl	8003280 <LL_ADC_IsEnabled>
 800337a:	4604      	mov	r4, r0
 800337c:	4823      	ldr	r0, [pc, #140]	; (800340c <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 800337e:	f7ff ff7f 	bl	8003280 <LL_ADC_IsEnabled>
 8003382:	4603      	mov	r3, r0
 8003384:	4323      	orrs	r3, r4
 8003386:	2b00      	cmp	r3, #0
 8003388:	d132      	bne.n	80033f0 <HAL_ADCEx_MultiModeConfigChannel+0x124>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 800338a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800338c:	689b      	ldr	r3, [r3, #8]
 800338e:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8003392:	f023 030f 	bic.w	r3, r3, #15
 8003396:	683a      	ldr	r2, [r7, #0]
 8003398:	6811      	ldr	r1, [r2, #0]
 800339a:	683a      	ldr	r2, [r7, #0]
 800339c:	6892      	ldr	r2, [r2, #8]
 800339e:	430a      	orrs	r2, r1
 80033a0:	431a      	orrs	r2, r3
 80033a2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80033a4:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80033a6:	e023      	b.n	80033f0 <HAL_ADCEx_MultiModeConfigChannel+0x124>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 80033a8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80033aa:	689b      	ldr	r3, [r3, #8]
 80033ac:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80033b0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80033b2:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80033b4:	4814      	ldr	r0, [pc, #80]	; (8003408 <HAL_ADCEx_MultiModeConfigChannel+0x13c>)
 80033b6:	f7ff ff63 	bl	8003280 <LL_ADC_IsEnabled>
 80033ba:	4604      	mov	r4, r0
 80033bc:	4813      	ldr	r0, [pc, #76]	; (800340c <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 80033be:	f7ff ff5f 	bl	8003280 <LL_ADC_IsEnabled>
 80033c2:	4603      	mov	r3, r0
 80033c4:	4323      	orrs	r3, r4
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d112      	bne.n	80033f0 <HAL_ADCEx_MultiModeConfigChannel+0x124>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80033ca:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80033cc:	689b      	ldr	r3, [r3, #8]
 80033ce:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 80033d2:	f023 030f 	bic.w	r3, r3, #15
 80033d6:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 80033d8:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80033da:	e009      	b.n	80033f0 <HAL_ADCEx_MultiModeConfigChannel+0x124>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80033e0:	f043 0220 	orr.w	r2, r3, #32
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 80033e8:	2301      	movs	r3, #1
 80033ea:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 80033ee:	e000      	b.n	80033f2 <HAL_ADCEx_MultiModeConfigChannel+0x126>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80033f0:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	2200      	movs	r2, #0
 80033f6:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Return function status */
  return tmp_hal_status;
 80033fa:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
 80033fe:	4618      	mov	r0, r3
 8003400:	3784      	adds	r7, #132	; 0x84
 8003402:	46bd      	mov	sp, r7
 8003404:	bd90      	pop	{r4, r7, pc}
 8003406:	bf00      	nop
 8003408:	50040000 	.word	0x50040000
 800340c:	50040100 	.word	0x50040100
 8003410:	50040300 	.word	0x50040300

08003414 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8003414:	b580      	push	{r7, lr}
 8003416:	b084      	sub	sp, #16
 8003418:	af00      	add	r7, sp, #0
 800341a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	2b00      	cmp	r3, #0
 8003420:	d101      	bne.n	8003426 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8003422:	2301      	movs	r3, #1
 8003424:	e0ed      	b.n	8003602 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	f893 3020 	ldrb.w	r3, [r3, #32]
 800342c:	b2db      	uxtb	r3, r3
 800342e:	2b00      	cmp	r3, #0
 8003430:	d102      	bne.n	8003438 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8003432:	6878      	ldr	r0, [r7, #4]
 8003434:	f7fe fe48 	bl	80020c8 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	681a      	ldr	r2, [r3, #0]
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	f042 0201 	orr.w	r2, r2, #1
 8003446:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003448:	f7ff f820 	bl	800248c <HAL_GetTick>
 800344c:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800344e:	e012      	b.n	8003476 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003450:	f7ff f81c 	bl	800248c <HAL_GetTick>
 8003454:	4602      	mov	r2, r0
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	1ad3      	subs	r3, r2, r3
 800345a:	2b0a      	cmp	r3, #10
 800345c:	d90b      	bls.n	8003476 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003462:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	2205      	movs	r2, #5
 800346e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8003472:	2301      	movs	r3, #1
 8003474:	e0c5      	b.n	8003602 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	685b      	ldr	r3, [r3, #4]
 800347c:	f003 0301 	and.w	r3, r3, #1
 8003480:	2b00      	cmp	r3, #0
 8003482:	d0e5      	beq.n	8003450 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	681a      	ldr	r2, [r3, #0]
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	f022 0202 	bic.w	r2, r2, #2
 8003492:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003494:	f7fe fffa 	bl	800248c <HAL_GetTick>
 8003498:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800349a:	e012      	b.n	80034c2 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800349c:	f7fe fff6 	bl	800248c <HAL_GetTick>
 80034a0:	4602      	mov	r2, r0
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	1ad3      	subs	r3, r2, r3
 80034a6:	2b0a      	cmp	r3, #10
 80034a8:	d90b      	bls.n	80034c2 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034ae:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	2205      	movs	r2, #5
 80034ba:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80034be:	2301      	movs	r3, #1
 80034c0:	e09f      	b.n	8003602 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	685b      	ldr	r3, [r3, #4]
 80034c8:	f003 0302 	and.w	r3, r3, #2
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d1e5      	bne.n	800349c <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	7e1b      	ldrb	r3, [r3, #24]
 80034d4:	2b01      	cmp	r3, #1
 80034d6:	d108      	bne.n	80034ea <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	681a      	ldr	r2, [r3, #0]
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80034e6:	601a      	str	r2, [r3, #0]
 80034e8:	e007      	b.n	80034fa <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	681a      	ldr	r2, [r3, #0]
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80034f8:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	7e5b      	ldrb	r3, [r3, #25]
 80034fe:	2b01      	cmp	r3, #1
 8003500:	d108      	bne.n	8003514 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	681a      	ldr	r2, [r3, #0]
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003510:	601a      	str	r2, [r3, #0]
 8003512:	e007      	b.n	8003524 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	681a      	ldr	r2, [r3, #0]
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003522:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	7e9b      	ldrb	r3, [r3, #26]
 8003528:	2b01      	cmp	r3, #1
 800352a:	d108      	bne.n	800353e <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	681a      	ldr	r2, [r3, #0]
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	f042 0220 	orr.w	r2, r2, #32
 800353a:	601a      	str	r2, [r3, #0]
 800353c:	e007      	b.n	800354e <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	681a      	ldr	r2, [r3, #0]
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	f022 0220 	bic.w	r2, r2, #32
 800354c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	7edb      	ldrb	r3, [r3, #27]
 8003552:	2b01      	cmp	r3, #1
 8003554:	d108      	bne.n	8003568 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	681a      	ldr	r2, [r3, #0]
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	f022 0210 	bic.w	r2, r2, #16
 8003564:	601a      	str	r2, [r3, #0]
 8003566:	e007      	b.n	8003578 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	681a      	ldr	r2, [r3, #0]
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	f042 0210 	orr.w	r2, r2, #16
 8003576:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	7f1b      	ldrb	r3, [r3, #28]
 800357c:	2b01      	cmp	r3, #1
 800357e:	d108      	bne.n	8003592 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	681a      	ldr	r2, [r3, #0]
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	f042 0208 	orr.w	r2, r2, #8
 800358e:	601a      	str	r2, [r3, #0]
 8003590:	e007      	b.n	80035a2 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	681a      	ldr	r2, [r3, #0]
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	f022 0208 	bic.w	r2, r2, #8
 80035a0:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	7f5b      	ldrb	r3, [r3, #29]
 80035a6:	2b01      	cmp	r3, #1
 80035a8:	d108      	bne.n	80035bc <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	681a      	ldr	r2, [r3, #0]
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	f042 0204 	orr.w	r2, r2, #4
 80035b8:	601a      	str	r2, [r3, #0]
 80035ba:	e007      	b.n	80035cc <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	681a      	ldr	r2, [r3, #0]
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	f022 0204 	bic.w	r2, r2, #4
 80035ca:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	689a      	ldr	r2, [r3, #8]
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	68db      	ldr	r3, [r3, #12]
 80035d4:	431a      	orrs	r2, r3
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	691b      	ldr	r3, [r3, #16]
 80035da:	431a      	orrs	r2, r3
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	695b      	ldr	r3, [r3, #20]
 80035e0:	ea42 0103 	orr.w	r1, r2, r3
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	685b      	ldr	r3, [r3, #4]
 80035e8:	1e5a      	subs	r2, r3, #1
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	430a      	orrs	r2, r1
 80035f0:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	2200      	movs	r2, #0
 80035f6:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	2201      	movs	r2, #1
 80035fc:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8003600:	2300      	movs	r3, #0
}
 8003602:	4618      	mov	r0, r3
 8003604:	3710      	adds	r7, #16
 8003606:	46bd      	mov	sp, r7
 8003608:	bd80      	pop	{r7, pc}
	...

0800360c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800360c:	b480      	push	{r7}
 800360e:	b085      	sub	sp, #20
 8003610:	af00      	add	r7, sp, #0
 8003612:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	f003 0307 	and.w	r3, r3, #7
 800361a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800361c:	4b0c      	ldr	r3, [pc, #48]	; (8003650 <__NVIC_SetPriorityGrouping+0x44>)
 800361e:	68db      	ldr	r3, [r3, #12]
 8003620:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003622:	68ba      	ldr	r2, [r7, #8]
 8003624:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003628:	4013      	ands	r3, r2
 800362a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003630:	68bb      	ldr	r3, [r7, #8]
 8003632:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003634:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003638:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800363c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800363e:	4a04      	ldr	r2, [pc, #16]	; (8003650 <__NVIC_SetPriorityGrouping+0x44>)
 8003640:	68bb      	ldr	r3, [r7, #8]
 8003642:	60d3      	str	r3, [r2, #12]
}
 8003644:	bf00      	nop
 8003646:	3714      	adds	r7, #20
 8003648:	46bd      	mov	sp, r7
 800364a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800364e:	4770      	bx	lr
 8003650:	e000ed00 	.word	0xe000ed00

08003654 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003654:	b480      	push	{r7}
 8003656:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003658:	4b04      	ldr	r3, [pc, #16]	; (800366c <__NVIC_GetPriorityGrouping+0x18>)
 800365a:	68db      	ldr	r3, [r3, #12]
 800365c:	0a1b      	lsrs	r3, r3, #8
 800365e:	f003 0307 	and.w	r3, r3, #7
}
 8003662:	4618      	mov	r0, r3
 8003664:	46bd      	mov	sp, r7
 8003666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800366a:	4770      	bx	lr
 800366c:	e000ed00 	.word	0xe000ed00

08003670 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003670:	b480      	push	{r7}
 8003672:	b083      	sub	sp, #12
 8003674:	af00      	add	r7, sp, #0
 8003676:	4603      	mov	r3, r0
 8003678:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800367a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800367e:	2b00      	cmp	r3, #0
 8003680:	db0b      	blt.n	800369a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003682:	79fb      	ldrb	r3, [r7, #7]
 8003684:	f003 021f 	and.w	r2, r3, #31
 8003688:	4907      	ldr	r1, [pc, #28]	; (80036a8 <__NVIC_EnableIRQ+0x38>)
 800368a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800368e:	095b      	lsrs	r3, r3, #5
 8003690:	2001      	movs	r0, #1
 8003692:	fa00 f202 	lsl.w	r2, r0, r2
 8003696:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800369a:	bf00      	nop
 800369c:	370c      	adds	r7, #12
 800369e:	46bd      	mov	sp, r7
 80036a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036a4:	4770      	bx	lr
 80036a6:	bf00      	nop
 80036a8:	e000e100 	.word	0xe000e100

080036ac <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80036ac:	b480      	push	{r7}
 80036ae:	b083      	sub	sp, #12
 80036b0:	af00      	add	r7, sp, #0
 80036b2:	4603      	mov	r3, r0
 80036b4:	6039      	str	r1, [r7, #0]
 80036b6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80036b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036bc:	2b00      	cmp	r3, #0
 80036be:	db0a      	blt.n	80036d6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80036c0:	683b      	ldr	r3, [r7, #0]
 80036c2:	b2da      	uxtb	r2, r3
 80036c4:	490c      	ldr	r1, [pc, #48]	; (80036f8 <__NVIC_SetPriority+0x4c>)
 80036c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036ca:	0112      	lsls	r2, r2, #4
 80036cc:	b2d2      	uxtb	r2, r2
 80036ce:	440b      	add	r3, r1
 80036d0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80036d4:	e00a      	b.n	80036ec <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80036d6:	683b      	ldr	r3, [r7, #0]
 80036d8:	b2da      	uxtb	r2, r3
 80036da:	4908      	ldr	r1, [pc, #32]	; (80036fc <__NVIC_SetPriority+0x50>)
 80036dc:	79fb      	ldrb	r3, [r7, #7]
 80036de:	f003 030f 	and.w	r3, r3, #15
 80036e2:	3b04      	subs	r3, #4
 80036e4:	0112      	lsls	r2, r2, #4
 80036e6:	b2d2      	uxtb	r2, r2
 80036e8:	440b      	add	r3, r1
 80036ea:	761a      	strb	r2, [r3, #24]
}
 80036ec:	bf00      	nop
 80036ee:	370c      	adds	r7, #12
 80036f0:	46bd      	mov	sp, r7
 80036f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036f6:	4770      	bx	lr
 80036f8:	e000e100 	.word	0xe000e100
 80036fc:	e000ed00 	.word	0xe000ed00

08003700 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003700:	b480      	push	{r7}
 8003702:	b089      	sub	sp, #36	; 0x24
 8003704:	af00      	add	r7, sp, #0
 8003706:	60f8      	str	r0, [r7, #12]
 8003708:	60b9      	str	r1, [r7, #8]
 800370a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	f003 0307 	and.w	r3, r3, #7
 8003712:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003714:	69fb      	ldr	r3, [r7, #28]
 8003716:	f1c3 0307 	rsb	r3, r3, #7
 800371a:	2b04      	cmp	r3, #4
 800371c:	bf28      	it	cs
 800371e:	2304      	movcs	r3, #4
 8003720:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003722:	69fb      	ldr	r3, [r7, #28]
 8003724:	3304      	adds	r3, #4
 8003726:	2b06      	cmp	r3, #6
 8003728:	d902      	bls.n	8003730 <NVIC_EncodePriority+0x30>
 800372a:	69fb      	ldr	r3, [r7, #28]
 800372c:	3b03      	subs	r3, #3
 800372e:	e000      	b.n	8003732 <NVIC_EncodePriority+0x32>
 8003730:	2300      	movs	r3, #0
 8003732:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003734:	f04f 32ff 	mov.w	r2, #4294967295
 8003738:	69bb      	ldr	r3, [r7, #24]
 800373a:	fa02 f303 	lsl.w	r3, r2, r3
 800373e:	43da      	mvns	r2, r3
 8003740:	68bb      	ldr	r3, [r7, #8]
 8003742:	401a      	ands	r2, r3
 8003744:	697b      	ldr	r3, [r7, #20]
 8003746:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003748:	f04f 31ff 	mov.w	r1, #4294967295
 800374c:	697b      	ldr	r3, [r7, #20]
 800374e:	fa01 f303 	lsl.w	r3, r1, r3
 8003752:	43d9      	mvns	r1, r3
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003758:	4313      	orrs	r3, r2
         );
}
 800375a:	4618      	mov	r0, r3
 800375c:	3724      	adds	r7, #36	; 0x24
 800375e:	46bd      	mov	sp, r7
 8003760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003764:	4770      	bx	lr

08003766 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003766:	b580      	push	{r7, lr}
 8003768:	b082      	sub	sp, #8
 800376a:	af00      	add	r7, sp, #0
 800376c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800376e:	6878      	ldr	r0, [r7, #4]
 8003770:	f7ff ff4c 	bl	800360c <__NVIC_SetPriorityGrouping>
}
 8003774:	bf00      	nop
 8003776:	3708      	adds	r7, #8
 8003778:	46bd      	mov	sp, r7
 800377a:	bd80      	pop	{r7, pc}

0800377c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800377c:	b580      	push	{r7, lr}
 800377e:	b086      	sub	sp, #24
 8003780:	af00      	add	r7, sp, #0
 8003782:	4603      	mov	r3, r0
 8003784:	60b9      	str	r1, [r7, #8]
 8003786:	607a      	str	r2, [r7, #4]
 8003788:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800378a:	2300      	movs	r3, #0
 800378c:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800378e:	f7ff ff61 	bl	8003654 <__NVIC_GetPriorityGrouping>
 8003792:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003794:	687a      	ldr	r2, [r7, #4]
 8003796:	68b9      	ldr	r1, [r7, #8]
 8003798:	6978      	ldr	r0, [r7, #20]
 800379a:	f7ff ffb1 	bl	8003700 <NVIC_EncodePriority>
 800379e:	4602      	mov	r2, r0
 80037a0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80037a4:	4611      	mov	r1, r2
 80037a6:	4618      	mov	r0, r3
 80037a8:	f7ff ff80 	bl	80036ac <__NVIC_SetPriority>
}
 80037ac:	bf00      	nop
 80037ae:	3718      	adds	r7, #24
 80037b0:	46bd      	mov	sp, r7
 80037b2:	bd80      	pop	{r7, pc}

080037b4 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80037b4:	b580      	push	{r7, lr}
 80037b6:	b082      	sub	sp, #8
 80037b8:	af00      	add	r7, sp, #0
 80037ba:	4603      	mov	r3, r0
 80037bc:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80037be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037c2:	4618      	mov	r0, r3
 80037c4:	f7ff ff54 	bl	8003670 <__NVIC_EnableIRQ>
}
 80037c8:	bf00      	nop
 80037ca:	3708      	adds	r7, #8
 80037cc:	46bd      	mov	sp, r7
 80037ce:	bd80      	pop	{r7, pc}

080037d0 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80037d0:	b580      	push	{r7, lr}
 80037d2:	b084      	sub	sp, #16
 80037d4:	af00      	add	r7, sp, #0
 80037d6:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d101      	bne.n	80037e2 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80037de:	2301      	movs	r3, #1
 80037e0:	e08d      	b.n	80038fe <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	461a      	mov	r2, r3
 80037e8:	4b47      	ldr	r3, [pc, #284]	; (8003908 <HAL_DMA_Init+0x138>)
 80037ea:	429a      	cmp	r2, r3
 80037ec:	d80f      	bhi.n	800380e <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	461a      	mov	r2, r3
 80037f4:	4b45      	ldr	r3, [pc, #276]	; (800390c <HAL_DMA_Init+0x13c>)
 80037f6:	4413      	add	r3, r2
 80037f8:	4a45      	ldr	r2, [pc, #276]	; (8003910 <HAL_DMA_Init+0x140>)
 80037fa:	fba2 2303 	umull	r2, r3, r2, r3
 80037fe:	091b      	lsrs	r3, r3, #4
 8003800:	009a      	lsls	r2, r3, #2
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	4a42      	ldr	r2, [pc, #264]	; (8003914 <HAL_DMA_Init+0x144>)
 800380a:	641a      	str	r2, [r3, #64]	; 0x40
 800380c:	e00e      	b.n	800382c <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	461a      	mov	r2, r3
 8003814:	4b40      	ldr	r3, [pc, #256]	; (8003918 <HAL_DMA_Init+0x148>)
 8003816:	4413      	add	r3, r2
 8003818:	4a3d      	ldr	r2, [pc, #244]	; (8003910 <HAL_DMA_Init+0x140>)
 800381a:	fba2 2303 	umull	r2, r3, r2, r3
 800381e:	091b      	lsrs	r3, r3, #4
 8003820:	009a      	lsls	r2, r3, #2
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	4a3c      	ldr	r2, [pc, #240]	; (800391c <HAL_DMA_Init+0x14c>)
 800382a:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	2202      	movs	r2, #2
 8003830:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8003842:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003846:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8003850:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	691b      	ldr	r3, [r3, #16]
 8003856:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800385c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	699b      	ldr	r3, [r3, #24]
 8003862:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003868:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	6a1b      	ldr	r3, [r3, #32]
 800386e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003870:	68fa      	ldr	r2, [r7, #12]
 8003872:	4313      	orrs	r3, r2
 8003874:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	68fa      	ldr	r2, [r7, #12]
 800387c:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800387e:	6878      	ldr	r0, [r7, #4]
 8003880:	f000 f8fe 	bl	8003a80 <DMA_CalcDMAMUXChannelBaseAndMask>

  if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	689b      	ldr	r3, [r3, #8]
 8003888:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800388c:	d102      	bne.n	8003894 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	2200      	movs	r2, #0
 8003892:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	685a      	ldr	r2, [r3, #4]
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800389c:	b2d2      	uxtb	r2, r2
 800389e:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80038a4:	687a      	ldr	r2, [r7, #4]
 80038a6:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80038a8:	605a      	str	r2, [r3, #4]

  if(((hdma->Init.Request > 0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	685b      	ldr	r3, [r3, #4]
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d010      	beq.n	80038d4 <HAL_DMA_Init+0x104>
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	685b      	ldr	r3, [r3, #4]
 80038b6:	2b04      	cmp	r3, #4
 80038b8:	d80c      	bhi.n	80038d4 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80038ba:	6878      	ldr	r0, [r7, #4]
 80038bc:	f000 f91e 	bl	8003afc <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80038c4:	2200      	movs	r2, #0
 80038c6:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80038cc:	687a      	ldr	r2, [r7, #4]
 80038ce:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 80038d0:	605a      	str	r2, [r3, #4]
 80038d2:	e008      	b.n	80038e6 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	2200      	movs	r2, #0
 80038d8:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	2200      	movs	r2, #0
 80038de:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	2200      	movs	r2, #0
 80038e4:	65da      	str	r2, [r3, #92]	; 0x5c
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	2200      	movs	r2, #0
 80038ea:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	2201      	movs	r2, #1
 80038f0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	2200      	movs	r2, #0
 80038f8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 80038fc:	2300      	movs	r3, #0
}
 80038fe:	4618      	mov	r0, r3
 8003900:	3710      	adds	r7, #16
 8003902:	46bd      	mov	sp, r7
 8003904:	bd80      	pop	{r7, pc}
 8003906:	bf00      	nop
 8003908:	40020407 	.word	0x40020407
 800390c:	bffdfff8 	.word	0xbffdfff8
 8003910:	cccccccd 	.word	0xcccccccd
 8003914:	40020000 	.word	0x40020000
 8003918:	bffdfbf8 	.word	0xbffdfbf8
 800391c:	40020400 	.word	0x40020400

08003920 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003920:	b580      	push	{r7, lr}
 8003922:	b084      	sub	sp, #16
 8003924:	af00      	add	r7, sp, #0
 8003926:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800393c:	f003 031c 	and.w	r3, r3, #28
 8003940:	2204      	movs	r2, #4
 8003942:	409a      	lsls	r2, r3
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	4013      	ands	r3, r2
 8003948:	2b00      	cmp	r3, #0
 800394a:	d026      	beq.n	800399a <HAL_DMA_IRQHandler+0x7a>
 800394c:	68bb      	ldr	r3, [r7, #8]
 800394e:	f003 0304 	and.w	r3, r3, #4
 8003952:	2b00      	cmp	r3, #0
 8003954:	d021      	beq.n	800399a <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	f003 0320 	and.w	r3, r3, #32
 8003960:	2b00      	cmp	r3, #0
 8003962:	d107      	bne.n	8003974 <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	681a      	ldr	r2, [r3, #0]
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	f022 0204 	bic.w	r2, r2, #4
 8003972:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003978:	f003 021c 	and.w	r2, r3, #28
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003980:	2104      	movs	r1, #4
 8003982:	fa01 f202 	lsl.w	r2, r1, r2
 8003986:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if(hdma->XferHalfCpltCallback != NULL)
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800398c:	2b00      	cmp	r3, #0
 800398e:	d071      	beq.n	8003a74 <HAL_DMA_IRQHandler+0x154>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003994:	6878      	ldr	r0, [r7, #4]
 8003996:	4798      	blx	r3
      if(hdma->XferHalfCpltCallback != NULL)
 8003998:	e06c      	b.n	8003a74 <HAL_DMA_IRQHandler+0x154>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800399e:	f003 031c 	and.w	r3, r3, #28
 80039a2:	2202      	movs	r2, #2
 80039a4:	409a      	lsls	r2, r3
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	4013      	ands	r3, r2
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d02e      	beq.n	8003a0c <HAL_DMA_IRQHandler+0xec>
 80039ae:	68bb      	ldr	r3, [r7, #8]
 80039b0:	f003 0302 	and.w	r3, r3, #2
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	d029      	beq.n	8003a0c <HAL_DMA_IRQHandler+0xec>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	f003 0320 	and.w	r3, r3, #32
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d10b      	bne.n	80039de <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	681a      	ldr	r2, [r3, #0]
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	f022 020a 	bic.w	r2, r2, #10
 80039d4:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	2201      	movs	r2, #1
 80039da:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80039e2:	f003 021c 	and.w	r2, r3, #28
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039ea:	2102      	movs	r1, #2
 80039ec:	fa01 f202 	lsl.w	r2, r1, r2
 80039f0:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	2200      	movs	r2, #0
 80039f6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if(hdma->XferCpltCallback != NULL)
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d038      	beq.n	8003a74 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a06:	6878      	ldr	r0, [r7, #4]
 8003a08:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8003a0a:	e033      	b.n	8003a74 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a10:	f003 031c 	and.w	r3, r3, #28
 8003a14:	2208      	movs	r2, #8
 8003a16:	409a      	lsls	r2, r3
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	4013      	ands	r3, r2
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	d02a      	beq.n	8003a76 <HAL_DMA_IRQHandler+0x156>
 8003a20:	68bb      	ldr	r3, [r7, #8]
 8003a22:	f003 0308 	and.w	r3, r3, #8
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d025      	beq.n	8003a76 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	681a      	ldr	r2, [r3, #0]
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	f022 020e 	bic.w	r2, r2, #14
 8003a38:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a3e:	f003 021c 	and.w	r2, r3, #28
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a46:	2101      	movs	r1, #1
 8003a48:	fa01 f202 	lsl.w	r2, r1, r2
 8003a4c:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	2201      	movs	r2, #1
 8003a52:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	2201      	movs	r2, #1
 8003a58:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	2200      	movs	r2, #0
 8003a60:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d004      	beq.n	8003a76 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003a70:	6878      	ldr	r0, [r7, #4]
 8003a72:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8003a74:	bf00      	nop
 8003a76:	bf00      	nop
}
 8003a78:	3710      	adds	r7, #16
 8003a7a:	46bd      	mov	sp, r7
 8003a7c:	bd80      	pop	{r7, pc}
	...

08003a80 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003a80:	b480      	push	{r7}
 8003a82:	b085      	sub	sp, #20
 8003a84:	af00      	add	r7, sp, #0
 8003a86:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	461a      	mov	r2, r3
 8003a8e:	4b17      	ldr	r3, [pc, #92]	; (8003aec <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8003a90:	429a      	cmp	r2, r3
 8003a92:	d80a      	bhi.n	8003aaa <DMA_CalcDMAMUXChannelBaseAndMask+0x2a>
  {
    /* DMA1 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a98:	089b      	lsrs	r3, r3, #2
 8003a9a:	009b      	lsls	r3, r3, #2
 8003a9c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8003aa0:	f503 3302 	add.w	r3, r3, #133120	; 0x20800
 8003aa4:	687a      	ldr	r2, [r7, #4]
 8003aa6:	6493      	str	r3, [r2, #72]	; 0x48
 8003aa8:	e007      	b.n	8003aba <DMA_CalcDMAMUXChannelBaseAndMask+0x3a>
  }
  else
  {
    /* DMA2 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003aae:	089b      	lsrs	r3, r3, #2
 8003ab0:	009a      	lsls	r2, r3, #2
 8003ab2:	4b0f      	ldr	r3, [pc, #60]	; (8003af0 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8003ab4:	4413      	add	r3, r2
 8003ab6:	687a      	ldr	r2, [r7, #4]
 8003ab8:	6493      	str	r3, [r2, #72]	; 0x48
  }

  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	b2db      	uxtb	r3, r3
 8003ac0:	3b08      	subs	r3, #8
 8003ac2:	4a0c      	ldr	r2, [pc, #48]	; (8003af4 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8003ac4:	fba2 2303 	umull	r2, r3, r2, r3
 8003ac8:	091b      	lsrs	r3, r3, #4
 8003aca:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	4a0a      	ldr	r2, [pc, #40]	; (8003af8 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8003ad0:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	f003 031f 	and.w	r3, r3, #31
 8003ad8:	2201      	movs	r2, #1
 8003ada:	409a      	lsls	r2, r3
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	651a      	str	r2, [r3, #80]	; 0x50
}
 8003ae0:	bf00      	nop
 8003ae2:	3714      	adds	r7, #20
 8003ae4:	46bd      	mov	sp, r7
 8003ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aea:	4770      	bx	lr
 8003aec:	40020407 	.word	0x40020407
 8003af0:	4002081c 	.word	0x4002081c
 8003af4:	cccccccd 	.word	0xcccccccd
 8003af8:	40020880 	.word	0x40020880

08003afc <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003afc:	b480      	push	{r7}
 8003afe:	b085      	sub	sp, #20
 8003b00:	af00      	add	r7, sp, #0
 8003b02:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	685b      	ldr	r3, [r3, #4]
 8003b08:	b2db      	uxtb	r3, r3
 8003b0a:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8003b0c:	68fa      	ldr	r2, [r7, #12]
 8003b0e:	4b0b      	ldr	r3, [pc, #44]	; (8003b3c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8003b10:	4413      	add	r3, r2
 8003b12:	009b      	lsls	r3, r3, #2
 8003b14:	461a      	mov	r2, r3
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	4a08      	ldr	r2, [pc, #32]	; (8003b40 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8003b1e:	659a      	str	r2, [r3, #88]	; 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	3b01      	subs	r3, #1
 8003b24:	f003 0303 	and.w	r3, r3, #3
 8003b28:	2201      	movs	r2, #1
 8003b2a:	409a      	lsls	r2, r3
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	65da      	str	r2, [r3, #92]	; 0x5c
}
 8003b30:	bf00      	nop
 8003b32:	3714      	adds	r7, #20
 8003b34:	46bd      	mov	sp, r7
 8003b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b3a:	4770      	bx	lr
 8003b3c:	1000823f 	.word	0x1000823f
 8003b40:	40020940 	.word	0x40020940

08003b44 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003b44:	b480      	push	{r7}
 8003b46:	b087      	sub	sp, #28
 8003b48:	af00      	add	r7, sp, #0
 8003b4a:	6078      	str	r0, [r7, #4]
 8003b4c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003b4e:	2300      	movs	r3, #0
 8003b50:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003b52:	e166      	b.n	8003e22 <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003b54:	683b      	ldr	r3, [r7, #0]
 8003b56:	681a      	ldr	r2, [r3, #0]
 8003b58:	2101      	movs	r1, #1
 8003b5a:	697b      	ldr	r3, [r7, #20]
 8003b5c:	fa01 f303 	lsl.w	r3, r1, r3
 8003b60:	4013      	ands	r3, r2
 8003b62:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	f000 8158 	beq.w	8003e1c <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003b6c:	683b      	ldr	r3, [r7, #0]
 8003b6e:	685b      	ldr	r3, [r3, #4]
 8003b70:	f003 0303 	and.w	r3, r3, #3
 8003b74:	2b01      	cmp	r3, #1
 8003b76:	d005      	beq.n	8003b84 <HAL_GPIO_Init+0x40>
 8003b78:	683b      	ldr	r3, [r7, #0]
 8003b7a:	685b      	ldr	r3, [r3, #4]
 8003b7c:	f003 0303 	and.w	r3, r3, #3
 8003b80:	2b02      	cmp	r3, #2
 8003b82:	d130      	bne.n	8003be6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	689b      	ldr	r3, [r3, #8]
 8003b88:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003b8a:	697b      	ldr	r3, [r7, #20]
 8003b8c:	005b      	lsls	r3, r3, #1
 8003b8e:	2203      	movs	r2, #3
 8003b90:	fa02 f303 	lsl.w	r3, r2, r3
 8003b94:	43db      	mvns	r3, r3
 8003b96:	693a      	ldr	r2, [r7, #16]
 8003b98:	4013      	ands	r3, r2
 8003b9a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003b9c:	683b      	ldr	r3, [r7, #0]
 8003b9e:	68da      	ldr	r2, [r3, #12]
 8003ba0:	697b      	ldr	r3, [r7, #20]
 8003ba2:	005b      	lsls	r3, r3, #1
 8003ba4:	fa02 f303 	lsl.w	r3, r2, r3
 8003ba8:	693a      	ldr	r2, [r7, #16]
 8003baa:	4313      	orrs	r3, r2
 8003bac:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	693a      	ldr	r2, [r7, #16]
 8003bb2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	685b      	ldr	r3, [r3, #4]
 8003bb8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003bba:	2201      	movs	r2, #1
 8003bbc:	697b      	ldr	r3, [r7, #20]
 8003bbe:	fa02 f303 	lsl.w	r3, r2, r3
 8003bc2:	43db      	mvns	r3, r3
 8003bc4:	693a      	ldr	r2, [r7, #16]
 8003bc6:	4013      	ands	r3, r2
 8003bc8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003bca:	683b      	ldr	r3, [r7, #0]
 8003bcc:	685b      	ldr	r3, [r3, #4]
 8003bce:	091b      	lsrs	r3, r3, #4
 8003bd0:	f003 0201 	and.w	r2, r3, #1
 8003bd4:	697b      	ldr	r3, [r7, #20]
 8003bd6:	fa02 f303 	lsl.w	r3, r2, r3
 8003bda:	693a      	ldr	r2, [r7, #16]
 8003bdc:	4313      	orrs	r3, r2
 8003bde:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	693a      	ldr	r2, [r7, #16]
 8003be4:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003be6:	683b      	ldr	r3, [r7, #0]
 8003be8:	685b      	ldr	r3, [r3, #4]
 8003bea:	f003 0303 	and.w	r3, r3, #3
 8003bee:	2b03      	cmp	r3, #3
 8003bf0:	d017      	beq.n	8003c22 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	68db      	ldr	r3, [r3, #12]
 8003bf6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003bf8:	697b      	ldr	r3, [r7, #20]
 8003bfa:	005b      	lsls	r3, r3, #1
 8003bfc:	2203      	movs	r2, #3
 8003bfe:	fa02 f303 	lsl.w	r3, r2, r3
 8003c02:	43db      	mvns	r3, r3
 8003c04:	693a      	ldr	r2, [r7, #16]
 8003c06:	4013      	ands	r3, r2
 8003c08:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003c0a:	683b      	ldr	r3, [r7, #0]
 8003c0c:	689a      	ldr	r2, [r3, #8]
 8003c0e:	697b      	ldr	r3, [r7, #20]
 8003c10:	005b      	lsls	r3, r3, #1
 8003c12:	fa02 f303 	lsl.w	r3, r2, r3
 8003c16:	693a      	ldr	r2, [r7, #16]
 8003c18:	4313      	orrs	r3, r2
 8003c1a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	693a      	ldr	r2, [r7, #16]
 8003c20:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003c22:	683b      	ldr	r3, [r7, #0]
 8003c24:	685b      	ldr	r3, [r3, #4]
 8003c26:	f003 0303 	and.w	r3, r3, #3
 8003c2a:	2b02      	cmp	r3, #2
 8003c2c:	d123      	bne.n	8003c76 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003c2e:	697b      	ldr	r3, [r7, #20]
 8003c30:	08da      	lsrs	r2, r3, #3
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	3208      	adds	r2, #8
 8003c36:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003c3a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003c3c:	697b      	ldr	r3, [r7, #20]
 8003c3e:	f003 0307 	and.w	r3, r3, #7
 8003c42:	009b      	lsls	r3, r3, #2
 8003c44:	220f      	movs	r2, #15
 8003c46:	fa02 f303 	lsl.w	r3, r2, r3
 8003c4a:	43db      	mvns	r3, r3
 8003c4c:	693a      	ldr	r2, [r7, #16]
 8003c4e:	4013      	ands	r3, r2
 8003c50:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003c52:	683b      	ldr	r3, [r7, #0]
 8003c54:	691a      	ldr	r2, [r3, #16]
 8003c56:	697b      	ldr	r3, [r7, #20]
 8003c58:	f003 0307 	and.w	r3, r3, #7
 8003c5c:	009b      	lsls	r3, r3, #2
 8003c5e:	fa02 f303 	lsl.w	r3, r2, r3
 8003c62:	693a      	ldr	r2, [r7, #16]
 8003c64:	4313      	orrs	r3, r2
 8003c66:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003c68:	697b      	ldr	r3, [r7, #20]
 8003c6a:	08da      	lsrs	r2, r3, #3
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	3208      	adds	r2, #8
 8003c70:	6939      	ldr	r1, [r7, #16]
 8003c72:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003c7c:	697b      	ldr	r3, [r7, #20]
 8003c7e:	005b      	lsls	r3, r3, #1
 8003c80:	2203      	movs	r2, #3
 8003c82:	fa02 f303 	lsl.w	r3, r2, r3
 8003c86:	43db      	mvns	r3, r3
 8003c88:	693a      	ldr	r2, [r7, #16]
 8003c8a:	4013      	ands	r3, r2
 8003c8c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003c8e:	683b      	ldr	r3, [r7, #0]
 8003c90:	685b      	ldr	r3, [r3, #4]
 8003c92:	f003 0203 	and.w	r2, r3, #3
 8003c96:	697b      	ldr	r3, [r7, #20]
 8003c98:	005b      	lsls	r3, r3, #1
 8003c9a:	fa02 f303 	lsl.w	r3, r2, r3
 8003c9e:	693a      	ldr	r2, [r7, #16]
 8003ca0:	4313      	orrs	r3, r2
 8003ca2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	693a      	ldr	r2, [r7, #16]
 8003ca8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003caa:	683b      	ldr	r3, [r7, #0]
 8003cac:	685b      	ldr	r3, [r3, #4]
 8003cae:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	f000 80b2 	beq.w	8003e1c <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003cb8:	4b61      	ldr	r3, [pc, #388]	; (8003e40 <HAL_GPIO_Init+0x2fc>)
 8003cba:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003cbc:	4a60      	ldr	r2, [pc, #384]	; (8003e40 <HAL_GPIO_Init+0x2fc>)
 8003cbe:	f043 0301 	orr.w	r3, r3, #1
 8003cc2:	6613      	str	r3, [r2, #96]	; 0x60
 8003cc4:	4b5e      	ldr	r3, [pc, #376]	; (8003e40 <HAL_GPIO_Init+0x2fc>)
 8003cc6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003cc8:	f003 0301 	and.w	r3, r3, #1
 8003ccc:	60bb      	str	r3, [r7, #8]
 8003cce:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003cd0:	4a5c      	ldr	r2, [pc, #368]	; (8003e44 <HAL_GPIO_Init+0x300>)
 8003cd2:	697b      	ldr	r3, [r7, #20]
 8003cd4:	089b      	lsrs	r3, r3, #2
 8003cd6:	3302      	adds	r3, #2
 8003cd8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003cdc:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003cde:	697b      	ldr	r3, [r7, #20]
 8003ce0:	f003 0303 	and.w	r3, r3, #3
 8003ce4:	009b      	lsls	r3, r3, #2
 8003ce6:	220f      	movs	r2, #15
 8003ce8:	fa02 f303 	lsl.w	r3, r2, r3
 8003cec:	43db      	mvns	r3, r3
 8003cee:	693a      	ldr	r2, [r7, #16]
 8003cf0:	4013      	ands	r3, r2
 8003cf2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8003cfa:	d02b      	beq.n	8003d54 <HAL_GPIO_Init+0x210>
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	4a52      	ldr	r2, [pc, #328]	; (8003e48 <HAL_GPIO_Init+0x304>)
 8003d00:	4293      	cmp	r3, r2
 8003d02:	d025      	beq.n	8003d50 <HAL_GPIO_Init+0x20c>
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	4a51      	ldr	r2, [pc, #324]	; (8003e4c <HAL_GPIO_Init+0x308>)
 8003d08:	4293      	cmp	r3, r2
 8003d0a:	d01f      	beq.n	8003d4c <HAL_GPIO_Init+0x208>
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	4a50      	ldr	r2, [pc, #320]	; (8003e50 <HAL_GPIO_Init+0x30c>)
 8003d10:	4293      	cmp	r3, r2
 8003d12:	d019      	beq.n	8003d48 <HAL_GPIO_Init+0x204>
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	4a4f      	ldr	r2, [pc, #316]	; (8003e54 <HAL_GPIO_Init+0x310>)
 8003d18:	4293      	cmp	r3, r2
 8003d1a:	d013      	beq.n	8003d44 <HAL_GPIO_Init+0x200>
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	4a4e      	ldr	r2, [pc, #312]	; (8003e58 <HAL_GPIO_Init+0x314>)
 8003d20:	4293      	cmp	r3, r2
 8003d22:	d00d      	beq.n	8003d40 <HAL_GPIO_Init+0x1fc>
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	4a4d      	ldr	r2, [pc, #308]	; (8003e5c <HAL_GPIO_Init+0x318>)
 8003d28:	4293      	cmp	r3, r2
 8003d2a:	d007      	beq.n	8003d3c <HAL_GPIO_Init+0x1f8>
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	4a4c      	ldr	r2, [pc, #304]	; (8003e60 <HAL_GPIO_Init+0x31c>)
 8003d30:	4293      	cmp	r3, r2
 8003d32:	d101      	bne.n	8003d38 <HAL_GPIO_Init+0x1f4>
 8003d34:	2307      	movs	r3, #7
 8003d36:	e00e      	b.n	8003d56 <HAL_GPIO_Init+0x212>
 8003d38:	2308      	movs	r3, #8
 8003d3a:	e00c      	b.n	8003d56 <HAL_GPIO_Init+0x212>
 8003d3c:	2306      	movs	r3, #6
 8003d3e:	e00a      	b.n	8003d56 <HAL_GPIO_Init+0x212>
 8003d40:	2305      	movs	r3, #5
 8003d42:	e008      	b.n	8003d56 <HAL_GPIO_Init+0x212>
 8003d44:	2304      	movs	r3, #4
 8003d46:	e006      	b.n	8003d56 <HAL_GPIO_Init+0x212>
 8003d48:	2303      	movs	r3, #3
 8003d4a:	e004      	b.n	8003d56 <HAL_GPIO_Init+0x212>
 8003d4c:	2302      	movs	r3, #2
 8003d4e:	e002      	b.n	8003d56 <HAL_GPIO_Init+0x212>
 8003d50:	2301      	movs	r3, #1
 8003d52:	e000      	b.n	8003d56 <HAL_GPIO_Init+0x212>
 8003d54:	2300      	movs	r3, #0
 8003d56:	697a      	ldr	r2, [r7, #20]
 8003d58:	f002 0203 	and.w	r2, r2, #3
 8003d5c:	0092      	lsls	r2, r2, #2
 8003d5e:	4093      	lsls	r3, r2
 8003d60:	693a      	ldr	r2, [r7, #16]
 8003d62:	4313      	orrs	r3, r2
 8003d64:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003d66:	4937      	ldr	r1, [pc, #220]	; (8003e44 <HAL_GPIO_Init+0x300>)
 8003d68:	697b      	ldr	r3, [r7, #20]
 8003d6a:	089b      	lsrs	r3, r3, #2
 8003d6c:	3302      	adds	r3, #2
 8003d6e:	693a      	ldr	r2, [r7, #16]
 8003d70:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003d74:	4b3b      	ldr	r3, [pc, #236]	; (8003e64 <HAL_GPIO_Init+0x320>)
 8003d76:	689b      	ldr	r3, [r3, #8]
 8003d78:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	43db      	mvns	r3, r3
 8003d7e:	693a      	ldr	r2, [r7, #16]
 8003d80:	4013      	ands	r3, r2
 8003d82:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003d84:	683b      	ldr	r3, [r7, #0]
 8003d86:	685b      	ldr	r3, [r3, #4]
 8003d88:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	d003      	beq.n	8003d98 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8003d90:	693a      	ldr	r2, [r7, #16]
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	4313      	orrs	r3, r2
 8003d96:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003d98:	4a32      	ldr	r2, [pc, #200]	; (8003e64 <HAL_GPIO_Init+0x320>)
 8003d9a:	693b      	ldr	r3, [r7, #16]
 8003d9c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003d9e:	4b31      	ldr	r3, [pc, #196]	; (8003e64 <HAL_GPIO_Init+0x320>)
 8003da0:	68db      	ldr	r3, [r3, #12]
 8003da2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	43db      	mvns	r3, r3
 8003da8:	693a      	ldr	r2, [r7, #16]
 8003daa:	4013      	ands	r3, r2
 8003dac:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003dae:	683b      	ldr	r3, [r7, #0]
 8003db0:	685b      	ldr	r3, [r3, #4]
 8003db2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	d003      	beq.n	8003dc2 <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 8003dba:	693a      	ldr	r2, [r7, #16]
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	4313      	orrs	r3, r2
 8003dc0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003dc2:	4a28      	ldr	r2, [pc, #160]	; (8003e64 <HAL_GPIO_Init+0x320>)
 8003dc4:	693b      	ldr	r3, [r7, #16]
 8003dc6:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8003dc8:	4b26      	ldr	r3, [pc, #152]	; (8003e64 <HAL_GPIO_Init+0x320>)
 8003dca:	685b      	ldr	r3, [r3, #4]
 8003dcc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	43db      	mvns	r3, r3
 8003dd2:	693a      	ldr	r2, [r7, #16]
 8003dd4:	4013      	ands	r3, r2
 8003dd6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003dd8:	683b      	ldr	r3, [r7, #0]
 8003dda:	685b      	ldr	r3, [r3, #4]
 8003ddc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	d003      	beq.n	8003dec <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8003de4:	693a      	ldr	r2, [r7, #16]
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	4313      	orrs	r3, r2
 8003dea:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003dec:	4a1d      	ldr	r2, [pc, #116]	; (8003e64 <HAL_GPIO_Init+0x320>)
 8003dee:	693b      	ldr	r3, [r7, #16]
 8003df0:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8003df2:	4b1c      	ldr	r3, [pc, #112]	; (8003e64 <HAL_GPIO_Init+0x320>)
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	43db      	mvns	r3, r3
 8003dfc:	693a      	ldr	r2, [r7, #16]
 8003dfe:	4013      	ands	r3, r2
 8003e00:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003e02:	683b      	ldr	r3, [r7, #0]
 8003e04:	685b      	ldr	r3, [r3, #4]
 8003e06:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d003      	beq.n	8003e16 <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 8003e0e:	693a      	ldr	r2, [r7, #16]
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	4313      	orrs	r3, r2
 8003e14:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003e16:	4a13      	ldr	r2, [pc, #76]	; (8003e64 <HAL_GPIO_Init+0x320>)
 8003e18:	693b      	ldr	r3, [r7, #16]
 8003e1a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003e1c:	697b      	ldr	r3, [r7, #20]
 8003e1e:	3301      	adds	r3, #1
 8003e20:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003e22:	683b      	ldr	r3, [r7, #0]
 8003e24:	681a      	ldr	r2, [r3, #0]
 8003e26:	697b      	ldr	r3, [r7, #20]
 8003e28:	fa22 f303 	lsr.w	r3, r2, r3
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	f47f ae91 	bne.w	8003b54 <HAL_GPIO_Init+0x10>
  }
}
 8003e32:	bf00      	nop
 8003e34:	bf00      	nop
 8003e36:	371c      	adds	r7, #28
 8003e38:	46bd      	mov	sp, r7
 8003e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e3e:	4770      	bx	lr
 8003e40:	40021000 	.word	0x40021000
 8003e44:	40010000 	.word	0x40010000
 8003e48:	48000400 	.word	0x48000400
 8003e4c:	48000800 	.word	0x48000800
 8003e50:	48000c00 	.word	0x48000c00
 8003e54:	48001000 	.word	0x48001000
 8003e58:	48001400 	.word	0x48001400
 8003e5c:	48001800 	.word	0x48001800
 8003e60:	48001c00 	.word	0x48001c00
 8003e64:	40010400 	.word	0x40010400

08003e68 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003e68:	b480      	push	{r7}
 8003e6a:	b083      	sub	sp, #12
 8003e6c:	af00      	add	r7, sp, #0
 8003e6e:	6078      	str	r0, [r7, #4]
 8003e70:	460b      	mov	r3, r1
 8003e72:	807b      	strh	r3, [r7, #2]
 8003e74:	4613      	mov	r3, r2
 8003e76:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003e78:	787b      	ldrb	r3, [r7, #1]
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d003      	beq.n	8003e86 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003e7e:	887a      	ldrh	r2, [r7, #2]
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003e84:	e002      	b.n	8003e8c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003e86:	887a      	ldrh	r2, [r7, #2]
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003e8c:	bf00      	nop
 8003e8e:	370c      	adds	r7, #12
 8003e90:	46bd      	mov	sp, r7
 8003e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e96:	4770      	bx	lr

08003e98 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003e98:	b480      	push	{r7}
 8003e9a:	b085      	sub	sp, #20
 8003e9c:	af00      	add	r7, sp, #0
 8003e9e:	6078      	str	r0, [r7, #4]
 8003ea0:	460b      	mov	r3, r1
 8003ea2:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	695b      	ldr	r3, [r3, #20]
 8003ea8:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003eaa:	887a      	ldrh	r2, [r7, #2]
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	4013      	ands	r3, r2
 8003eb0:	041a      	lsls	r2, r3, #16
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	43d9      	mvns	r1, r3
 8003eb6:	887b      	ldrh	r3, [r7, #2]
 8003eb8:	400b      	ands	r3, r1
 8003eba:	431a      	orrs	r2, r3
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	619a      	str	r2, [r3, #24]
}
 8003ec0:	bf00      	nop
 8003ec2:	3714      	adds	r7, #20
 8003ec4:	46bd      	mov	sp, r7
 8003ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eca:	4770      	bx	lr

08003ecc <HAL_PWR_PVDCallback>:
/**
  * @brief PWR PVD interrupt callback
  * @retval None
  */
__weak void HAL_PWR_PVDCallback(void)
{
 8003ecc:	b480      	push	{r7}
 8003ece:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_PWR_PVDCallback can be implemented in the user file
   */
}
 8003ed0:	bf00      	nop
 8003ed2:	46bd      	mov	sp, r7
 8003ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ed8:	4770      	bx	lr
	...

08003edc <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003edc:	b480      	push	{r7}
 8003ede:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003ee0:	4b0d      	ldr	r3, [pc, #52]	; (8003f18 <HAL_PWREx_GetVoltageRange+0x3c>)
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003ee8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003eec:	d102      	bne.n	8003ef4 <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 8003eee:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003ef2:	e00b      	b.n	8003f0c <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 8003ef4:	4b08      	ldr	r3, [pc, #32]	; (8003f18 <HAL_PWREx_GetVoltageRange+0x3c>)
 8003ef6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003efa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003efe:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003f02:	d102      	bne.n	8003f0a <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 8003f04:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003f08:	e000      	b.n	8003f0c <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 8003f0a:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 8003f0c:	4618      	mov	r0, r3
 8003f0e:	46bd      	mov	sp, r7
 8003f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f14:	4770      	bx	lr
 8003f16:	bf00      	nop
 8003f18:	40007000 	.word	0x40007000

08003f1c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003f1c:	b480      	push	{r7}
 8003f1e:	b085      	sub	sp, #20
 8003f20:	af00      	add	r7, sp, #0
 8003f22:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d141      	bne.n	8003fae <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003f2a:	4b4b      	ldr	r3, [pc, #300]	; (8004058 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003f32:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003f36:	d131      	bne.n	8003f9c <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003f38:	4b47      	ldr	r3, [pc, #284]	; (8004058 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003f3a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003f3e:	4a46      	ldr	r2, [pc, #280]	; (8004058 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003f40:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003f44:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003f48:	4b43      	ldr	r3, [pc, #268]	; (8004058 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003f50:	4a41      	ldr	r2, [pc, #260]	; (8004058 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003f52:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003f56:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8003f58:	4b40      	ldr	r3, [pc, #256]	; (800405c <HAL_PWREx_ControlVoltageScaling+0x140>)
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	2232      	movs	r2, #50	; 0x32
 8003f5e:	fb02 f303 	mul.w	r3, r2, r3
 8003f62:	4a3f      	ldr	r2, [pc, #252]	; (8004060 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003f64:	fba2 2303 	umull	r2, r3, r2, r3
 8003f68:	0c9b      	lsrs	r3, r3, #18
 8003f6a:	3301      	adds	r3, #1
 8003f6c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003f6e:	e002      	b.n	8003f76 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	3b01      	subs	r3, #1
 8003f74:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003f76:	4b38      	ldr	r3, [pc, #224]	; (8004058 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003f78:	695b      	ldr	r3, [r3, #20]
 8003f7a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003f7e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003f82:	d102      	bne.n	8003f8a <HAL_PWREx_ControlVoltageScaling+0x6e>
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d1f2      	bne.n	8003f70 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003f8a:	4b33      	ldr	r3, [pc, #204]	; (8004058 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003f8c:	695b      	ldr	r3, [r3, #20]
 8003f8e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003f92:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003f96:	d158      	bne.n	800404a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003f98:	2303      	movs	r3, #3
 8003f9a:	e057      	b.n	800404c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003f9c:	4b2e      	ldr	r3, [pc, #184]	; (8004058 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003f9e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003fa2:	4a2d      	ldr	r2, [pc, #180]	; (8004058 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003fa4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003fa8:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8003fac:	e04d      	b.n	800404a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003fb4:	d141      	bne.n	800403a <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003fb6:	4b28      	ldr	r3, [pc, #160]	; (8004058 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003fbe:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003fc2:	d131      	bne.n	8004028 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003fc4:	4b24      	ldr	r3, [pc, #144]	; (8004058 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003fc6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003fca:	4a23      	ldr	r2, [pc, #140]	; (8004058 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003fcc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003fd0:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003fd4:	4b20      	ldr	r3, [pc, #128]	; (8004058 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003fdc:	4a1e      	ldr	r2, [pc, #120]	; (8004058 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003fde:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003fe2:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8003fe4:	4b1d      	ldr	r3, [pc, #116]	; (800405c <HAL_PWREx_ControlVoltageScaling+0x140>)
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	2232      	movs	r2, #50	; 0x32
 8003fea:	fb02 f303 	mul.w	r3, r2, r3
 8003fee:	4a1c      	ldr	r2, [pc, #112]	; (8004060 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003ff0:	fba2 2303 	umull	r2, r3, r2, r3
 8003ff4:	0c9b      	lsrs	r3, r3, #18
 8003ff6:	3301      	adds	r3, #1
 8003ff8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003ffa:	e002      	b.n	8004002 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	3b01      	subs	r3, #1
 8004000:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004002:	4b15      	ldr	r3, [pc, #84]	; (8004058 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004004:	695b      	ldr	r3, [r3, #20]
 8004006:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800400a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800400e:	d102      	bne.n	8004016 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	2b00      	cmp	r3, #0
 8004014:	d1f2      	bne.n	8003ffc <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004016:	4b10      	ldr	r3, [pc, #64]	; (8004058 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004018:	695b      	ldr	r3, [r3, #20]
 800401a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800401e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004022:	d112      	bne.n	800404a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8004024:	2303      	movs	r3, #3
 8004026:	e011      	b.n	800404c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004028:	4b0b      	ldr	r3, [pc, #44]	; (8004058 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800402a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800402e:	4a0a      	ldr	r2, [pc, #40]	; (8004058 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004030:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004034:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8004038:	e007      	b.n	800404a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800403a:	4b07      	ldr	r3, [pc, #28]	; (8004058 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8004042:	4a05      	ldr	r2, [pc, #20]	; (8004058 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004044:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004048:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 800404a:	2300      	movs	r3, #0
}
 800404c:	4618      	mov	r0, r3
 800404e:	3714      	adds	r7, #20
 8004050:	46bd      	mov	sp, r7
 8004052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004056:	4770      	bx	lr
 8004058:	40007000 	.word	0x40007000
 800405c:	20000000 	.word	0x20000000
 8004060:	431bde83 	.word	0x431bde83

08004064 <HAL_PWREx_PVD_PVM_IRQHandler>:
  * @brief This function handles the PWR PVD/PVMx interrupt request.
  * @note This API should be called under the PVD_PVM_IRQHandler().
  * @retval None
  */
void HAL_PWREx_PVD_PVM_IRQHandler(void)
{
 8004064:	b580      	push	{r7, lr}
 8004066:	af00      	add	r7, sp, #0
  /* Check PWR exti flag */
  if(__HAL_PWR_PVD_EXTI_GET_FLAG() != 0x0U)
 8004068:	4b1c      	ldr	r3, [pc, #112]	; (80040dc <HAL_PWREx_PVD_PVM_IRQHandler+0x78>)
 800406a:	695b      	ldr	r3, [r3, #20]
 800406c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004070:	2b00      	cmp	r3, #0
 8004072:	d005      	beq.n	8004080 <HAL_PWREx_PVD_PVM_IRQHandler+0x1c>
  {
    /* PWR PVD interrupt user callback */
    HAL_PWR_PVDCallback();
 8004074:	f7ff ff2a 	bl	8003ecc <HAL_PWR_PVDCallback>

    /* Clear PVD exti pending bit */
    __HAL_PWR_PVD_EXTI_CLEAR_FLAG();
 8004078:	4b18      	ldr	r3, [pc, #96]	; (80040dc <HAL_PWREx_PVD_PVM_IRQHandler+0x78>)
 800407a:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800407e:	615a      	str	r2, [r3, #20]
  }
  /* Next, successively check PVMx exti flags */
#if defined(PWR_CR2_PVME1)
  if(__HAL_PWR_PVM1_EXTI_GET_FLAG() != 0x0U)
 8004080:	4b16      	ldr	r3, [pc, #88]	; (80040dc <HAL_PWREx_PVD_PVM_IRQHandler+0x78>)
 8004082:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004084:	f003 0308 	and.w	r3, r3, #8
 8004088:	2b00      	cmp	r3, #0
 800408a:	d004      	beq.n	8004096 <HAL_PWREx_PVD_PVM_IRQHandler+0x32>
  {
    /* PWR PVM1 interrupt user callback */
    HAL_PWREx_PVM1Callback();
 800408c:	f000 f828 	bl	80040e0 <HAL_PWREx_PVM1Callback>

    /* Clear PVM1 exti pending bit */
    __HAL_PWR_PVM1_EXTI_CLEAR_FLAG();
 8004090:	4b12      	ldr	r3, [pc, #72]	; (80040dc <HAL_PWREx_PVD_PVM_IRQHandler+0x78>)
 8004092:	2208      	movs	r2, #8
 8004094:	635a      	str	r2, [r3, #52]	; 0x34
  }
#endif /* PWR_CR2_PVME1 */
#if defined(PWR_CR2_PVME2)
  if(__HAL_PWR_PVM2_EXTI_GET_FLAG() != 0x0U)
 8004096:	4b11      	ldr	r3, [pc, #68]	; (80040dc <HAL_PWREx_PVD_PVM_IRQHandler+0x78>)
 8004098:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800409a:	f003 0310 	and.w	r3, r3, #16
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d004      	beq.n	80040ac <HAL_PWREx_PVD_PVM_IRQHandler+0x48>
  {
    /* PWR PVM2 interrupt user callback */
    HAL_PWREx_PVM2Callback();
 80040a2:	f000 f824 	bl	80040ee <HAL_PWREx_PVM2Callback>

    /* Clear PVM2 exti pending bit */
    __HAL_PWR_PVM2_EXTI_CLEAR_FLAG();
 80040a6:	4b0d      	ldr	r3, [pc, #52]	; (80040dc <HAL_PWREx_PVD_PVM_IRQHandler+0x78>)
 80040a8:	2210      	movs	r2, #16
 80040aa:	635a      	str	r2, [r3, #52]	; 0x34
  }
#endif /* PWR_CR2_PVME2 */
  if(__HAL_PWR_PVM3_EXTI_GET_FLAG() != 0x0U)
 80040ac:	4b0b      	ldr	r3, [pc, #44]	; (80040dc <HAL_PWREx_PVD_PVM_IRQHandler+0x78>)
 80040ae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80040b0:	f003 0320 	and.w	r3, r3, #32
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d004      	beq.n	80040c2 <HAL_PWREx_PVD_PVM_IRQHandler+0x5e>
  {
    /* PWR PVM3 interrupt user callback */
    HAL_PWREx_PVM3Callback();
 80040b8:	f000 f820 	bl	80040fc <HAL_PWREx_PVM3Callback>

    /* Clear PVM3 exti pending bit */
    __HAL_PWR_PVM3_EXTI_CLEAR_FLAG();
 80040bc:	4b07      	ldr	r3, [pc, #28]	; (80040dc <HAL_PWREx_PVD_PVM_IRQHandler+0x78>)
 80040be:	2220      	movs	r2, #32
 80040c0:	635a      	str	r2, [r3, #52]	; 0x34
  }
  if(__HAL_PWR_PVM4_EXTI_GET_FLAG() != 0x0U)
 80040c2:	4b06      	ldr	r3, [pc, #24]	; (80040dc <HAL_PWREx_PVD_PVM_IRQHandler+0x78>)
 80040c4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80040c6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80040ca:	2b00      	cmp	r3, #0
 80040cc:	d004      	beq.n	80040d8 <HAL_PWREx_PVD_PVM_IRQHandler+0x74>
  {
    /* PWR PVM4 interrupt user callback */
    HAL_PWREx_PVM4Callback();
 80040ce:	f000 f81c 	bl	800410a <HAL_PWREx_PVM4Callback>

    /* Clear PVM4 exti pending bit */
    __HAL_PWR_PVM4_EXTI_CLEAR_FLAG();
 80040d2:	4b02      	ldr	r3, [pc, #8]	; (80040dc <HAL_PWREx_PVD_PVM_IRQHandler+0x78>)
 80040d4:	2240      	movs	r2, #64	; 0x40
 80040d6:	635a      	str	r2, [r3, #52]	; 0x34
  }
}
 80040d8:	bf00      	nop
 80040da:	bd80      	pop	{r7, pc}
 80040dc:	40010400 	.word	0x40010400

080040e0 <HAL_PWREx_PVM1Callback>:
/**
  * @brief PWR PVM1 interrupt callback
  * @retval None
  */
__weak void HAL_PWREx_PVM1Callback(void)
{
 80040e0:	b480      	push	{r7}
 80040e2:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified; when the callback is needed,
            HAL_PWREx_PVM1Callback() API can be implemented in the user file
   */
}
 80040e4:	bf00      	nop
 80040e6:	46bd      	mov	sp, r7
 80040e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ec:	4770      	bx	lr

080040ee <HAL_PWREx_PVM2Callback>:
/**
  * @brief PWR PVM2 interrupt callback
  * @retval None
  */
__weak void HAL_PWREx_PVM2Callback(void)
{
 80040ee:	b480      	push	{r7}
 80040f0:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified; when the callback is needed,
            HAL_PWREx_PVM2Callback() API can be implemented in the user file
   */
}
 80040f2:	bf00      	nop
 80040f4:	46bd      	mov	sp, r7
 80040f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040fa:	4770      	bx	lr

080040fc <HAL_PWREx_PVM3Callback>:
/**
  * @brief PWR PVM3 interrupt callback
  * @retval None
  */
__weak void HAL_PWREx_PVM3Callback(void)
{
 80040fc:	b480      	push	{r7}
 80040fe:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified; when the callback is needed,
            HAL_PWREx_PVM3Callback() API can be implemented in the user file
   */
}
 8004100:	bf00      	nop
 8004102:	46bd      	mov	sp, r7
 8004104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004108:	4770      	bx	lr

0800410a <HAL_PWREx_PVM4Callback>:
/**
  * @brief PWR PVM4 interrupt callback
  * @retval None
  */
__weak void HAL_PWREx_PVM4Callback(void)
{
 800410a:	b480      	push	{r7}
 800410c:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified; when the callback is needed,
            HAL_PWREx_PVM4Callback() API can be implemented in the user file
   */
}
 800410e:	bf00      	nop
 8004110:	46bd      	mov	sp, r7
 8004112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004116:	4770      	bx	lr

08004118 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004118:	b580      	push	{r7, lr}
 800411a:	b08a      	sub	sp, #40	; 0x28
 800411c:	af00      	add	r7, sp, #0
 800411e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	2b00      	cmp	r3, #0
 8004124:	d102      	bne.n	800412c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8004126:	2301      	movs	r3, #1
 8004128:	f000 bc76 	b.w	8004a18 <HAL_RCC_OscConfig+0x900>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800412c:	4ba1      	ldr	r3, [pc, #644]	; (80043b4 <HAL_RCC_OscConfig+0x29c>)
 800412e:	689b      	ldr	r3, [r3, #8]
 8004130:	f003 030c 	and.w	r3, r3, #12
 8004134:	623b      	str	r3, [r7, #32]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004136:	4b9f      	ldr	r3, [pc, #636]	; (80043b4 <HAL_RCC_OscConfig+0x29c>)
 8004138:	68db      	ldr	r3, [r3, #12]
 800413a:	f003 0303 	and.w	r3, r3, #3
 800413e:	61fb      	str	r3, [r7, #28]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	f003 0310 	and.w	r3, r3, #16
 8004148:	2b00      	cmp	r3, #0
 800414a:	f000 80e6 	beq.w	800431a <HAL_RCC_OscConfig+0x202>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800414e:	6a3b      	ldr	r3, [r7, #32]
 8004150:	2b00      	cmp	r3, #0
 8004152:	d007      	beq.n	8004164 <HAL_RCC_OscConfig+0x4c>
 8004154:	6a3b      	ldr	r3, [r7, #32]
 8004156:	2b0c      	cmp	r3, #12
 8004158:	f040 808d 	bne.w	8004276 <HAL_RCC_OscConfig+0x15e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800415c:	69fb      	ldr	r3, [r7, #28]
 800415e:	2b01      	cmp	r3, #1
 8004160:	f040 8089 	bne.w	8004276 <HAL_RCC_OscConfig+0x15e>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004164:	4b93      	ldr	r3, [pc, #588]	; (80043b4 <HAL_RCC_OscConfig+0x29c>)
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	f003 0302 	and.w	r3, r3, #2
 800416c:	2b00      	cmp	r3, #0
 800416e:	d006      	beq.n	800417e <HAL_RCC_OscConfig+0x66>
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	69db      	ldr	r3, [r3, #28]
 8004174:	2b00      	cmp	r3, #0
 8004176:	d102      	bne.n	800417e <HAL_RCC_OscConfig+0x66>
      {
        return HAL_ERROR;
 8004178:	2301      	movs	r3, #1
 800417a:	f000 bc4d 	b.w	8004a18 <HAL_RCC_OscConfig+0x900>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004182:	4b8c      	ldr	r3, [pc, #560]	; (80043b4 <HAL_RCC_OscConfig+0x29c>)
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	f003 0308 	and.w	r3, r3, #8
 800418a:	2b00      	cmp	r3, #0
 800418c:	d004      	beq.n	8004198 <HAL_RCC_OscConfig+0x80>
 800418e:	4b89      	ldr	r3, [pc, #548]	; (80043b4 <HAL_RCC_OscConfig+0x29c>)
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004196:	e005      	b.n	80041a4 <HAL_RCC_OscConfig+0x8c>
 8004198:	4b86      	ldr	r3, [pc, #536]	; (80043b4 <HAL_RCC_OscConfig+0x29c>)
 800419a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800419e:	091b      	lsrs	r3, r3, #4
 80041a0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80041a4:	4293      	cmp	r3, r2
 80041a6:	d224      	bcs.n	80041f2 <HAL_RCC_OscConfig+0xda>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041ac:	4618      	mov	r0, r3
 80041ae:	f000 fe47 	bl	8004e40 <RCC_SetFlashLatencyFromMSIRange>
 80041b2:	4603      	mov	r3, r0
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	d002      	beq.n	80041be <HAL_RCC_OscConfig+0xa6>
          {
            return HAL_ERROR;
 80041b8:	2301      	movs	r3, #1
 80041ba:	f000 bc2d 	b.w	8004a18 <HAL_RCC_OscConfig+0x900>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80041be:	4b7d      	ldr	r3, [pc, #500]	; (80043b4 <HAL_RCC_OscConfig+0x29c>)
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	4a7c      	ldr	r2, [pc, #496]	; (80043b4 <HAL_RCC_OscConfig+0x29c>)
 80041c4:	f043 0308 	orr.w	r3, r3, #8
 80041c8:	6013      	str	r3, [r2, #0]
 80041ca:	4b7a      	ldr	r3, [pc, #488]	; (80043b4 <HAL_RCC_OscConfig+0x29c>)
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041d6:	4977      	ldr	r1, [pc, #476]	; (80043b4 <HAL_RCC_OscConfig+0x29c>)
 80041d8:	4313      	orrs	r3, r2
 80041da:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80041dc:	4b75      	ldr	r3, [pc, #468]	; (80043b4 <HAL_RCC_OscConfig+0x29c>)
 80041de:	685b      	ldr	r3, [r3, #4]
 80041e0:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	6a1b      	ldr	r3, [r3, #32]
 80041e8:	021b      	lsls	r3, r3, #8
 80041ea:	4972      	ldr	r1, [pc, #456]	; (80043b4 <HAL_RCC_OscConfig+0x29c>)
 80041ec:	4313      	orrs	r3, r2
 80041ee:	604b      	str	r3, [r1, #4]
 80041f0:	e025      	b.n	800423e <HAL_RCC_OscConfig+0x126>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80041f2:	4b70      	ldr	r3, [pc, #448]	; (80043b4 <HAL_RCC_OscConfig+0x29c>)
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	4a6f      	ldr	r2, [pc, #444]	; (80043b4 <HAL_RCC_OscConfig+0x29c>)
 80041f8:	f043 0308 	orr.w	r3, r3, #8
 80041fc:	6013      	str	r3, [r2, #0]
 80041fe:	4b6d      	ldr	r3, [pc, #436]	; (80043b4 <HAL_RCC_OscConfig+0x29c>)
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800420a:	496a      	ldr	r1, [pc, #424]	; (80043b4 <HAL_RCC_OscConfig+0x29c>)
 800420c:	4313      	orrs	r3, r2
 800420e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004210:	4b68      	ldr	r3, [pc, #416]	; (80043b4 <HAL_RCC_OscConfig+0x29c>)
 8004212:	685b      	ldr	r3, [r3, #4]
 8004214:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	6a1b      	ldr	r3, [r3, #32]
 800421c:	021b      	lsls	r3, r3, #8
 800421e:	4965      	ldr	r1, [pc, #404]	; (80043b4 <HAL_RCC_OscConfig+0x29c>)
 8004220:	4313      	orrs	r3, r2
 8004222:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004224:	6a3b      	ldr	r3, [r7, #32]
 8004226:	2b00      	cmp	r3, #0
 8004228:	d109      	bne.n	800423e <HAL_RCC_OscConfig+0x126>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800422e:	4618      	mov	r0, r3
 8004230:	f000 fe06 	bl	8004e40 <RCC_SetFlashLatencyFromMSIRange>
 8004234:	4603      	mov	r3, r0
 8004236:	2b00      	cmp	r3, #0
 8004238:	d001      	beq.n	800423e <HAL_RCC_OscConfig+0x126>
            {
              return HAL_ERROR;
 800423a:	2301      	movs	r3, #1
 800423c:	e3ec      	b.n	8004a18 <HAL_RCC_OscConfig+0x900>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800423e:	f000 fd1f 	bl	8004c80 <HAL_RCC_GetSysClockFreq>
 8004242:	4602      	mov	r2, r0
 8004244:	4b5b      	ldr	r3, [pc, #364]	; (80043b4 <HAL_RCC_OscConfig+0x29c>)
 8004246:	689b      	ldr	r3, [r3, #8]
 8004248:	091b      	lsrs	r3, r3, #4
 800424a:	f003 030f 	and.w	r3, r3, #15
 800424e:	495a      	ldr	r1, [pc, #360]	; (80043b8 <HAL_RCC_OscConfig+0x2a0>)
 8004250:	5ccb      	ldrb	r3, [r1, r3]
 8004252:	f003 031f 	and.w	r3, r3, #31
 8004256:	fa22 f303 	lsr.w	r3, r2, r3
 800425a:	4a58      	ldr	r2, [pc, #352]	; (80043bc <HAL_RCC_OscConfig+0x2a4>)
 800425c:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800425e:	4b58      	ldr	r3, [pc, #352]	; (80043c0 <HAL_RCC_OscConfig+0x2a8>)
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	4618      	mov	r0, r3
 8004264:	f7fe f81a 	bl	800229c <HAL_InitTick>
 8004268:	4603      	mov	r3, r0
 800426a:	75fb      	strb	r3, [r7, #23]
        if(status != HAL_OK)
 800426c:	7dfb      	ldrb	r3, [r7, #23]
 800426e:	2b00      	cmp	r3, #0
 8004270:	d052      	beq.n	8004318 <HAL_RCC_OscConfig+0x200>
        {
          return status;
 8004272:	7dfb      	ldrb	r3, [r7, #23]
 8004274:	e3d0      	b.n	8004a18 <HAL_RCC_OscConfig+0x900>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	69db      	ldr	r3, [r3, #28]
 800427a:	2b00      	cmp	r3, #0
 800427c:	d032      	beq.n	80042e4 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800427e:	4b4d      	ldr	r3, [pc, #308]	; (80043b4 <HAL_RCC_OscConfig+0x29c>)
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	4a4c      	ldr	r2, [pc, #304]	; (80043b4 <HAL_RCC_OscConfig+0x29c>)
 8004284:	f043 0301 	orr.w	r3, r3, #1
 8004288:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800428a:	f7fe f8ff 	bl	800248c <HAL_GetTick>
 800428e:	61b8      	str	r0, [r7, #24]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004290:	e008      	b.n	80042a4 <HAL_RCC_OscConfig+0x18c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004292:	f7fe f8fb 	bl	800248c <HAL_GetTick>
 8004296:	4602      	mov	r2, r0
 8004298:	69bb      	ldr	r3, [r7, #24]
 800429a:	1ad3      	subs	r3, r2, r3
 800429c:	2b02      	cmp	r3, #2
 800429e:	d901      	bls.n	80042a4 <HAL_RCC_OscConfig+0x18c>
          {
            return HAL_TIMEOUT;
 80042a0:	2303      	movs	r3, #3
 80042a2:	e3b9      	b.n	8004a18 <HAL_RCC_OscConfig+0x900>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80042a4:	4b43      	ldr	r3, [pc, #268]	; (80043b4 <HAL_RCC_OscConfig+0x29c>)
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	f003 0302 	and.w	r3, r3, #2
 80042ac:	2b00      	cmp	r3, #0
 80042ae:	d0f0      	beq.n	8004292 <HAL_RCC_OscConfig+0x17a>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80042b0:	4b40      	ldr	r3, [pc, #256]	; (80043b4 <HAL_RCC_OscConfig+0x29c>)
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	4a3f      	ldr	r2, [pc, #252]	; (80043b4 <HAL_RCC_OscConfig+0x29c>)
 80042b6:	f043 0308 	orr.w	r3, r3, #8
 80042ba:	6013      	str	r3, [r2, #0]
 80042bc:	4b3d      	ldr	r3, [pc, #244]	; (80043b4 <HAL_RCC_OscConfig+0x29c>)
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042c8:	493a      	ldr	r1, [pc, #232]	; (80043b4 <HAL_RCC_OscConfig+0x29c>)
 80042ca:	4313      	orrs	r3, r2
 80042cc:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80042ce:	4b39      	ldr	r3, [pc, #228]	; (80043b4 <HAL_RCC_OscConfig+0x29c>)
 80042d0:	685b      	ldr	r3, [r3, #4]
 80042d2:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	6a1b      	ldr	r3, [r3, #32]
 80042da:	021b      	lsls	r3, r3, #8
 80042dc:	4935      	ldr	r1, [pc, #212]	; (80043b4 <HAL_RCC_OscConfig+0x29c>)
 80042de:	4313      	orrs	r3, r2
 80042e0:	604b      	str	r3, [r1, #4]
 80042e2:	e01a      	b.n	800431a <HAL_RCC_OscConfig+0x202>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80042e4:	4b33      	ldr	r3, [pc, #204]	; (80043b4 <HAL_RCC_OscConfig+0x29c>)
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	4a32      	ldr	r2, [pc, #200]	; (80043b4 <HAL_RCC_OscConfig+0x29c>)
 80042ea:	f023 0301 	bic.w	r3, r3, #1
 80042ee:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80042f0:	f7fe f8cc 	bl	800248c <HAL_GetTick>
 80042f4:	61b8      	str	r0, [r7, #24]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80042f6:	e008      	b.n	800430a <HAL_RCC_OscConfig+0x1f2>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80042f8:	f7fe f8c8 	bl	800248c <HAL_GetTick>
 80042fc:	4602      	mov	r2, r0
 80042fe:	69bb      	ldr	r3, [r7, #24]
 8004300:	1ad3      	subs	r3, r2, r3
 8004302:	2b02      	cmp	r3, #2
 8004304:	d901      	bls.n	800430a <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8004306:	2303      	movs	r3, #3
 8004308:	e386      	b.n	8004a18 <HAL_RCC_OscConfig+0x900>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800430a:	4b2a      	ldr	r3, [pc, #168]	; (80043b4 <HAL_RCC_OscConfig+0x29c>)
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	f003 0302 	and.w	r3, r3, #2
 8004312:	2b00      	cmp	r3, #0
 8004314:	d1f0      	bne.n	80042f8 <HAL_RCC_OscConfig+0x1e0>
 8004316:	e000      	b.n	800431a <HAL_RCC_OscConfig+0x202>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004318:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	f003 0301 	and.w	r3, r3, #1
 8004322:	2b00      	cmp	r3, #0
 8004324:	d073      	beq.n	800440e <HAL_RCC_OscConfig+0x2f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8004326:	6a3b      	ldr	r3, [r7, #32]
 8004328:	2b08      	cmp	r3, #8
 800432a:	d005      	beq.n	8004338 <HAL_RCC_OscConfig+0x220>
 800432c:	6a3b      	ldr	r3, [r7, #32]
 800432e:	2b0c      	cmp	r3, #12
 8004330:	d10e      	bne.n	8004350 <HAL_RCC_OscConfig+0x238>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8004332:	69fb      	ldr	r3, [r7, #28]
 8004334:	2b03      	cmp	r3, #3
 8004336:	d10b      	bne.n	8004350 <HAL_RCC_OscConfig+0x238>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004338:	4b1e      	ldr	r3, [pc, #120]	; (80043b4 <HAL_RCC_OscConfig+0x29c>)
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004340:	2b00      	cmp	r3, #0
 8004342:	d063      	beq.n	800440c <HAL_RCC_OscConfig+0x2f4>
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	685b      	ldr	r3, [r3, #4]
 8004348:	2b00      	cmp	r3, #0
 800434a:	d15f      	bne.n	800440c <HAL_RCC_OscConfig+0x2f4>
      {
        return HAL_ERROR;
 800434c:	2301      	movs	r3, #1
 800434e:	e363      	b.n	8004a18 <HAL_RCC_OscConfig+0x900>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	685b      	ldr	r3, [r3, #4]
 8004354:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004358:	d106      	bne.n	8004368 <HAL_RCC_OscConfig+0x250>
 800435a:	4b16      	ldr	r3, [pc, #88]	; (80043b4 <HAL_RCC_OscConfig+0x29c>)
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	4a15      	ldr	r2, [pc, #84]	; (80043b4 <HAL_RCC_OscConfig+0x29c>)
 8004360:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004364:	6013      	str	r3, [r2, #0]
 8004366:	e01d      	b.n	80043a4 <HAL_RCC_OscConfig+0x28c>
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	685b      	ldr	r3, [r3, #4]
 800436c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004370:	d10c      	bne.n	800438c <HAL_RCC_OscConfig+0x274>
 8004372:	4b10      	ldr	r3, [pc, #64]	; (80043b4 <HAL_RCC_OscConfig+0x29c>)
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	4a0f      	ldr	r2, [pc, #60]	; (80043b4 <HAL_RCC_OscConfig+0x29c>)
 8004378:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800437c:	6013      	str	r3, [r2, #0]
 800437e:	4b0d      	ldr	r3, [pc, #52]	; (80043b4 <HAL_RCC_OscConfig+0x29c>)
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	4a0c      	ldr	r2, [pc, #48]	; (80043b4 <HAL_RCC_OscConfig+0x29c>)
 8004384:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004388:	6013      	str	r3, [r2, #0]
 800438a:	e00b      	b.n	80043a4 <HAL_RCC_OscConfig+0x28c>
 800438c:	4b09      	ldr	r3, [pc, #36]	; (80043b4 <HAL_RCC_OscConfig+0x29c>)
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	4a08      	ldr	r2, [pc, #32]	; (80043b4 <HAL_RCC_OscConfig+0x29c>)
 8004392:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004396:	6013      	str	r3, [r2, #0]
 8004398:	4b06      	ldr	r3, [pc, #24]	; (80043b4 <HAL_RCC_OscConfig+0x29c>)
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	4a05      	ldr	r2, [pc, #20]	; (80043b4 <HAL_RCC_OscConfig+0x29c>)
 800439e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80043a2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	685b      	ldr	r3, [r3, #4]
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d01b      	beq.n	80043e4 <HAL_RCC_OscConfig+0x2cc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80043ac:	f7fe f86e 	bl	800248c <HAL_GetTick>
 80043b0:	61b8      	str	r0, [r7, #24]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80043b2:	e010      	b.n	80043d6 <HAL_RCC_OscConfig+0x2be>
 80043b4:	40021000 	.word	0x40021000
 80043b8:	08009f48 	.word	0x08009f48
 80043bc:	20000000 	.word	0x20000000
 80043c0:	20000004 	.word	0x20000004
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80043c4:	f7fe f862 	bl	800248c <HAL_GetTick>
 80043c8:	4602      	mov	r2, r0
 80043ca:	69bb      	ldr	r3, [r7, #24]
 80043cc:	1ad3      	subs	r3, r2, r3
 80043ce:	2b64      	cmp	r3, #100	; 0x64
 80043d0:	d901      	bls.n	80043d6 <HAL_RCC_OscConfig+0x2be>
          {
            return HAL_TIMEOUT;
 80043d2:	2303      	movs	r3, #3
 80043d4:	e320      	b.n	8004a18 <HAL_RCC_OscConfig+0x900>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80043d6:	4ba0      	ldr	r3, [pc, #640]	; (8004658 <HAL_RCC_OscConfig+0x540>)
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d0f0      	beq.n	80043c4 <HAL_RCC_OscConfig+0x2ac>
 80043e2:	e014      	b.n	800440e <HAL_RCC_OscConfig+0x2f6>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80043e4:	f7fe f852 	bl	800248c <HAL_GetTick>
 80043e8:	61b8      	str	r0, [r7, #24]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80043ea:	e008      	b.n	80043fe <HAL_RCC_OscConfig+0x2e6>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80043ec:	f7fe f84e 	bl	800248c <HAL_GetTick>
 80043f0:	4602      	mov	r2, r0
 80043f2:	69bb      	ldr	r3, [r7, #24]
 80043f4:	1ad3      	subs	r3, r2, r3
 80043f6:	2b64      	cmp	r3, #100	; 0x64
 80043f8:	d901      	bls.n	80043fe <HAL_RCC_OscConfig+0x2e6>
          {
            return HAL_TIMEOUT;
 80043fa:	2303      	movs	r3, #3
 80043fc:	e30c      	b.n	8004a18 <HAL_RCC_OscConfig+0x900>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80043fe:	4b96      	ldr	r3, [pc, #600]	; (8004658 <HAL_RCC_OscConfig+0x540>)
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004406:	2b00      	cmp	r3, #0
 8004408:	d1f0      	bne.n	80043ec <HAL_RCC_OscConfig+0x2d4>
 800440a:	e000      	b.n	800440e <HAL_RCC_OscConfig+0x2f6>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800440c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	f003 0302 	and.w	r3, r3, #2
 8004416:	2b00      	cmp	r3, #0
 8004418:	d060      	beq.n	80044dc <HAL_RCC_OscConfig+0x3c4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800441a:	6a3b      	ldr	r3, [r7, #32]
 800441c:	2b04      	cmp	r3, #4
 800441e:	d005      	beq.n	800442c <HAL_RCC_OscConfig+0x314>
 8004420:	6a3b      	ldr	r3, [r7, #32]
 8004422:	2b0c      	cmp	r3, #12
 8004424:	d119      	bne.n	800445a <HAL_RCC_OscConfig+0x342>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8004426:	69fb      	ldr	r3, [r7, #28]
 8004428:	2b02      	cmp	r3, #2
 800442a:	d116      	bne.n	800445a <HAL_RCC_OscConfig+0x342>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800442c:	4b8a      	ldr	r3, [pc, #552]	; (8004658 <HAL_RCC_OscConfig+0x540>)
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004434:	2b00      	cmp	r3, #0
 8004436:	d005      	beq.n	8004444 <HAL_RCC_OscConfig+0x32c>
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	68db      	ldr	r3, [r3, #12]
 800443c:	2b00      	cmp	r3, #0
 800443e:	d101      	bne.n	8004444 <HAL_RCC_OscConfig+0x32c>
      {
        return HAL_ERROR;
 8004440:	2301      	movs	r3, #1
 8004442:	e2e9      	b.n	8004a18 <HAL_RCC_OscConfig+0x900>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004444:	4b84      	ldr	r3, [pc, #528]	; (8004658 <HAL_RCC_OscConfig+0x540>)
 8004446:	685b      	ldr	r3, [r3, #4]
 8004448:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	691b      	ldr	r3, [r3, #16]
 8004450:	061b      	lsls	r3, r3, #24
 8004452:	4981      	ldr	r1, [pc, #516]	; (8004658 <HAL_RCC_OscConfig+0x540>)
 8004454:	4313      	orrs	r3, r2
 8004456:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004458:	e040      	b.n	80044dc <HAL_RCC_OscConfig+0x3c4>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	68db      	ldr	r3, [r3, #12]
 800445e:	2b00      	cmp	r3, #0
 8004460:	d023      	beq.n	80044aa <HAL_RCC_OscConfig+0x392>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004462:	4b7d      	ldr	r3, [pc, #500]	; (8004658 <HAL_RCC_OscConfig+0x540>)
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	4a7c      	ldr	r2, [pc, #496]	; (8004658 <HAL_RCC_OscConfig+0x540>)
 8004468:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800446c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800446e:	f7fe f80d 	bl	800248c <HAL_GetTick>
 8004472:	61b8      	str	r0, [r7, #24]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004474:	e008      	b.n	8004488 <HAL_RCC_OscConfig+0x370>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004476:	f7fe f809 	bl	800248c <HAL_GetTick>
 800447a:	4602      	mov	r2, r0
 800447c:	69bb      	ldr	r3, [r7, #24]
 800447e:	1ad3      	subs	r3, r2, r3
 8004480:	2b02      	cmp	r3, #2
 8004482:	d901      	bls.n	8004488 <HAL_RCC_OscConfig+0x370>
          {
            return HAL_TIMEOUT;
 8004484:	2303      	movs	r3, #3
 8004486:	e2c7      	b.n	8004a18 <HAL_RCC_OscConfig+0x900>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004488:	4b73      	ldr	r3, [pc, #460]	; (8004658 <HAL_RCC_OscConfig+0x540>)
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004490:	2b00      	cmp	r3, #0
 8004492:	d0f0      	beq.n	8004476 <HAL_RCC_OscConfig+0x35e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004494:	4b70      	ldr	r3, [pc, #448]	; (8004658 <HAL_RCC_OscConfig+0x540>)
 8004496:	685b      	ldr	r3, [r3, #4]
 8004498:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	691b      	ldr	r3, [r3, #16]
 80044a0:	061b      	lsls	r3, r3, #24
 80044a2:	496d      	ldr	r1, [pc, #436]	; (8004658 <HAL_RCC_OscConfig+0x540>)
 80044a4:	4313      	orrs	r3, r2
 80044a6:	604b      	str	r3, [r1, #4]
 80044a8:	e018      	b.n	80044dc <HAL_RCC_OscConfig+0x3c4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80044aa:	4b6b      	ldr	r3, [pc, #428]	; (8004658 <HAL_RCC_OscConfig+0x540>)
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	4a6a      	ldr	r2, [pc, #424]	; (8004658 <HAL_RCC_OscConfig+0x540>)
 80044b0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80044b4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80044b6:	f7fd ffe9 	bl	800248c <HAL_GetTick>
 80044ba:	61b8      	str	r0, [r7, #24]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80044bc:	e008      	b.n	80044d0 <HAL_RCC_OscConfig+0x3b8>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80044be:	f7fd ffe5 	bl	800248c <HAL_GetTick>
 80044c2:	4602      	mov	r2, r0
 80044c4:	69bb      	ldr	r3, [r7, #24]
 80044c6:	1ad3      	subs	r3, r2, r3
 80044c8:	2b02      	cmp	r3, #2
 80044ca:	d901      	bls.n	80044d0 <HAL_RCC_OscConfig+0x3b8>
          {
            return HAL_TIMEOUT;
 80044cc:	2303      	movs	r3, #3
 80044ce:	e2a3      	b.n	8004a18 <HAL_RCC_OscConfig+0x900>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80044d0:	4b61      	ldr	r3, [pc, #388]	; (8004658 <HAL_RCC_OscConfig+0x540>)
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80044d8:	2b00      	cmp	r3, #0
 80044da:	d1f0      	bne.n	80044be <HAL_RCC_OscConfig+0x3a6>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	f003 0308 	and.w	r3, r3, #8
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	d07f      	beq.n	80045e8 <HAL_RCC_OscConfig+0x4d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	695b      	ldr	r3, [r3, #20]
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	d05f      	beq.n	80045b0 <HAL_RCC_OscConfig+0x498>
    {
#if defined(RCC_CSR_LSIPREDIV)
      uint32_t csr_temp = RCC->CSR;
 80044f0:	4b59      	ldr	r3, [pc, #356]	; (8004658 <HAL_RCC_OscConfig+0x540>)
 80044f2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80044f6:	613b      	str	r3, [r7, #16]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(RCC_OscInitStruct->LSIDiv));

      if (RCC_OscInitStruct->LSIDiv != (csr_temp & RCC_CSR_LSIPREDIV))
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	699a      	ldr	r2, [r3, #24]
 80044fc:	693b      	ldr	r3, [r7, #16]
 80044fe:	f003 0310 	and.w	r3, r3, #16
 8004502:	429a      	cmp	r2, r3
 8004504:	d037      	beq.n	8004576 <HAL_RCC_OscConfig+0x45e>
      {
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 8004506:	693b      	ldr	r3, [r7, #16]
 8004508:	f003 0302 	and.w	r3, r3, #2
 800450c:	2b00      	cmp	r3, #0
 800450e:	d006      	beq.n	800451e <HAL_RCC_OscConfig+0x406>
            ((csr_temp & RCC_CSR_LSION) != RCC_CSR_LSION))
 8004510:	693b      	ldr	r3, [r7, #16]
 8004512:	f003 0301 	and.w	r3, r3, #1
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 8004516:	2b00      	cmp	r3, #0
 8004518:	d101      	bne.n	800451e <HAL_RCC_OscConfig+0x406>
        {
           /* If LSIRDY is set while LSION is not enabled,
              LSIPREDIV can't be updated  */
          return HAL_ERROR;
 800451a:	2301      	movs	r3, #1
 800451c:	e27c      	b.n	8004a18 <HAL_RCC_OscConfig+0x900>
        }

        /* Turn off LSI before changing RCC_CSR_LSIPREDIV */
        if ((csr_temp & RCC_CSR_LSION) == RCC_CSR_LSION)
 800451e:	693b      	ldr	r3, [r7, #16]
 8004520:	f003 0301 	and.w	r3, r3, #1
 8004524:	2b00      	cmp	r3, #0
 8004526:	d01b      	beq.n	8004560 <HAL_RCC_OscConfig+0x448>
        {
          __HAL_RCC_LSI_DISABLE();
 8004528:	4b4b      	ldr	r3, [pc, #300]	; (8004658 <HAL_RCC_OscConfig+0x540>)
 800452a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800452e:	4a4a      	ldr	r2, [pc, #296]	; (8004658 <HAL_RCC_OscConfig+0x540>)
 8004530:	f023 0301 	bic.w	r3, r3, #1
 8004534:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8004538:	f7fd ffa8 	bl	800248c <HAL_GetTick>
 800453c:	61b8      	str	r0, [r7, #24]

          /* Wait till LSI is disabled */
          while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800453e:	e008      	b.n	8004552 <HAL_RCC_OscConfig+0x43a>
          {
            if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004540:	f7fd ffa4 	bl	800248c <HAL_GetTick>
 8004544:	4602      	mov	r2, r0
 8004546:	69bb      	ldr	r3, [r7, #24]
 8004548:	1ad3      	subs	r3, r2, r3
 800454a:	2b11      	cmp	r3, #17
 800454c:	d901      	bls.n	8004552 <HAL_RCC_OscConfig+0x43a>
            {
              return HAL_TIMEOUT;
 800454e:	2303      	movs	r3, #3
 8004550:	e262      	b.n	8004a18 <HAL_RCC_OscConfig+0x900>
          while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004552:	4b41      	ldr	r3, [pc, #260]	; (8004658 <HAL_RCC_OscConfig+0x540>)
 8004554:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004558:	f003 0302 	and.w	r3, r3, #2
 800455c:	2b00      	cmp	r3, #0
 800455e:	d1ef      	bne.n	8004540 <HAL_RCC_OscConfig+0x428>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
 8004560:	4b3d      	ldr	r3, [pc, #244]	; (8004658 <HAL_RCC_OscConfig+0x540>)
 8004562:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004566:	f023 0210 	bic.w	r2, r3, #16
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	699b      	ldr	r3, [r3, #24]
 800456e:	493a      	ldr	r1, [pc, #232]	; (8004658 <HAL_RCC_OscConfig+0x540>)
 8004570:	4313      	orrs	r3, r2
 8004572:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004576:	4b38      	ldr	r3, [pc, #224]	; (8004658 <HAL_RCC_OscConfig+0x540>)
 8004578:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800457c:	4a36      	ldr	r2, [pc, #216]	; (8004658 <HAL_RCC_OscConfig+0x540>)
 800457e:	f043 0301 	orr.w	r3, r3, #1
 8004582:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004586:	f7fd ff81 	bl	800248c <HAL_GetTick>
 800458a:	61b8      	str	r0, [r7, #24]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800458c:	e008      	b.n	80045a0 <HAL_RCC_OscConfig+0x488>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800458e:	f7fd ff7d 	bl	800248c <HAL_GetTick>
 8004592:	4602      	mov	r2, r0
 8004594:	69bb      	ldr	r3, [r7, #24]
 8004596:	1ad3      	subs	r3, r2, r3
 8004598:	2b11      	cmp	r3, #17
 800459a:	d901      	bls.n	80045a0 <HAL_RCC_OscConfig+0x488>
        {
          return HAL_TIMEOUT;
 800459c:	2303      	movs	r3, #3
 800459e:	e23b      	b.n	8004a18 <HAL_RCC_OscConfig+0x900>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80045a0:	4b2d      	ldr	r3, [pc, #180]	; (8004658 <HAL_RCC_OscConfig+0x540>)
 80045a2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80045a6:	f003 0302 	and.w	r3, r3, #2
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d0ef      	beq.n	800458e <HAL_RCC_OscConfig+0x476>
 80045ae:	e01b      	b.n	80045e8 <HAL_RCC_OscConfig+0x4d0>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80045b0:	4b29      	ldr	r3, [pc, #164]	; (8004658 <HAL_RCC_OscConfig+0x540>)
 80045b2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80045b6:	4a28      	ldr	r2, [pc, #160]	; (8004658 <HAL_RCC_OscConfig+0x540>)
 80045b8:	f023 0301 	bic.w	r3, r3, #1
 80045bc:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80045c0:	f7fd ff64 	bl	800248c <HAL_GetTick>
 80045c4:	61b8      	str	r0, [r7, #24]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80045c6:	e008      	b.n	80045da <HAL_RCC_OscConfig+0x4c2>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80045c8:	f7fd ff60 	bl	800248c <HAL_GetTick>
 80045cc:	4602      	mov	r2, r0
 80045ce:	69bb      	ldr	r3, [r7, #24]
 80045d0:	1ad3      	subs	r3, r2, r3
 80045d2:	2b11      	cmp	r3, #17
 80045d4:	d901      	bls.n	80045da <HAL_RCC_OscConfig+0x4c2>
        {
          return HAL_TIMEOUT;
 80045d6:	2303      	movs	r3, #3
 80045d8:	e21e      	b.n	8004a18 <HAL_RCC_OscConfig+0x900>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80045da:	4b1f      	ldr	r3, [pc, #124]	; (8004658 <HAL_RCC_OscConfig+0x540>)
 80045dc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80045e0:	f003 0302 	and.w	r3, r3, #2
 80045e4:	2b00      	cmp	r3, #0
 80045e6:	d1ef      	bne.n	80045c8 <HAL_RCC_OscConfig+0x4b0>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	f003 0304 	and.w	r3, r3, #4
 80045f0:	2b00      	cmp	r3, #0
 80045f2:	f000 80c1 	beq.w	8004778 <HAL_RCC_OscConfig+0x660>
  {
    FlagStatus       pwrclkchanged = RESET;
 80045f6:	2300      	movs	r3, #0
 80045f8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80045fc:	4b16      	ldr	r3, [pc, #88]	; (8004658 <HAL_RCC_OscConfig+0x540>)
 80045fe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004600:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004604:	2b00      	cmp	r3, #0
 8004606:	d10e      	bne.n	8004626 <HAL_RCC_OscConfig+0x50e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004608:	4b13      	ldr	r3, [pc, #76]	; (8004658 <HAL_RCC_OscConfig+0x540>)
 800460a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800460c:	4a12      	ldr	r2, [pc, #72]	; (8004658 <HAL_RCC_OscConfig+0x540>)
 800460e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004612:	6593      	str	r3, [r2, #88]	; 0x58
 8004614:	4b10      	ldr	r3, [pc, #64]	; (8004658 <HAL_RCC_OscConfig+0x540>)
 8004616:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004618:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800461c:	60fb      	str	r3, [r7, #12]
 800461e:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8004620:	2301      	movs	r3, #1
 8004622:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004626:	4b0d      	ldr	r3, [pc, #52]	; (800465c <HAL_RCC_OscConfig+0x544>)
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800462e:	2b00      	cmp	r3, #0
 8004630:	d11c      	bne.n	800466c <HAL_RCC_OscConfig+0x554>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004632:	4b0a      	ldr	r3, [pc, #40]	; (800465c <HAL_RCC_OscConfig+0x544>)
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	4a09      	ldr	r2, [pc, #36]	; (800465c <HAL_RCC_OscConfig+0x544>)
 8004638:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800463c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800463e:	f7fd ff25 	bl	800248c <HAL_GetTick>
 8004642:	61b8      	str	r0, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004644:	e00c      	b.n	8004660 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004646:	f7fd ff21 	bl	800248c <HAL_GetTick>
 800464a:	4602      	mov	r2, r0
 800464c:	69bb      	ldr	r3, [r7, #24]
 800464e:	1ad3      	subs	r3, r2, r3
 8004650:	2b02      	cmp	r3, #2
 8004652:	d905      	bls.n	8004660 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 8004654:	2303      	movs	r3, #3
 8004656:	e1df      	b.n	8004a18 <HAL_RCC_OscConfig+0x900>
 8004658:	40021000 	.word	0x40021000
 800465c:	40007000 	.word	0x40007000
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004660:	4b99      	ldr	r3, [pc, #612]	; (80048c8 <HAL_RCC_OscConfig+0x7b0>)
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004668:	2b00      	cmp	r3, #0
 800466a:	d0ec      	beq.n	8004646 <HAL_RCC_OscConfig+0x52e>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
#if defined(RCC_BDCR_LSESYSDIS)
    if((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	689b      	ldr	r3, [r3, #8]
 8004670:	f003 0301 	and.w	r3, r3, #1
 8004674:	2b00      	cmp	r3, #0
 8004676:	d02c      	beq.n	80046d2 <HAL_RCC_OscConfig+0x5ba>
    {
      /* Set LSESYSDIS bit according to LSE propagation option (enabled or disabled) */
      MODIFY_REG(RCC->BDCR, RCC_BDCR_LSESYSDIS, (RCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSDIS));
 8004678:	4b94      	ldr	r3, [pc, #592]	; (80048cc <HAL_RCC_OscConfig+0x7b4>)
 800467a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800467e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	689b      	ldr	r3, [r3, #8]
 8004686:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800468a:	4990      	ldr	r1, [pc, #576]	; (80048cc <HAL_RCC_OscConfig+0x7b4>)
 800468c:	4313      	orrs	r3, r2
 800468e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

      if((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	689b      	ldr	r3, [r3, #8]
 8004696:	f003 0304 	and.w	r3, r3, #4
 800469a:	2b00      	cmp	r3, #0
 800469c:	d010      	beq.n	80046c0 <HAL_RCC_OscConfig+0x5a8>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 800469e:	4b8b      	ldr	r3, [pc, #556]	; (80048cc <HAL_RCC_OscConfig+0x7b4>)
 80046a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80046a4:	4a89      	ldr	r2, [pc, #548]	; (80048cc <HAL_RCC_OscConfig+0x7b4>)
 80046a6:	f043 0304 	orr.w	r3, r3, #4
 80046aa:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80046ae:	4b87      	ldr	r3, [pc, #540]	; (80048cc <HAL_RCC_OscConfig+0x7b4>)
 80046b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80046b4:	4a85      	ldr	r2, [pc, #532]	; (80048cc <HAL_RCC_OscConfig+0x7b4>)
 80046b6:	f043 0301 	orr.w	r3, r3, #1
 80046ba:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80046be:	e018      	b.n	80046f2 <HAL_RCC_OscConfig+0x5da>
      }
      else
      {
        /* LSE oscillator enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80046c0:	4b82      	ldr	r3, [pc, #520]	; (80048cc <HAL_RCC_OscConfig+0x7b4>)
 80046c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80046c6:	4a81      	ldr	r2, [pc, #516]	; (80048cc <HAL_RCC_OscConfig+0x7b4>)
 80046c8:	f043 0301 	orr.w	r3, r3, #1
 80046cc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80046d0:	e00f      	b.n	80046f2 <HAL_RCC_OscConfig+0x5da>
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80046d2:	4b7e      	ldr	r3, [pc, #504]	; (80048cc <HAL_RCC_OscConfig+0x7b4>)
 80046d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80046d8:	4a7c      	ldr	r2, [pc, #496]	; (80048cc <HAL_RCC_OscConfig+0x7b4>)
 80046da:	f023 0301 	bic.w	r3, r3, #1
 80046de:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 80046e2:	4b7a      	ldr	r3, [pc, #488]	; (80048cc <HAL_RCC_OscConfig+0x7b4>)
 80046e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80046e8:	4a78      	ldr	r2, [pc, #480]	; (80048cc <HAL_RCC_OscConfig+0x7b4>)
 80046ea:	f023 0304 	bic.w	r3, r3, #4
 80046ee:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	689b      	ldr	r3, [r3, #8]
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d016      	beq.n	8004728 <HAL_RCC_OscConfig+0x610>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80046fa:	f7fd fec7 	bl	800248c <HAL_GetTick>
 80046fe:	61b8      	str	r0, [r7, #24]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004700:	e00a      	b.n	8004718 <HAL_RCC_OscConfig+0x600>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004702:	f7fd fec3 	bl	800248c <HAL_GetTick>
 8004706:	4602      	mov	r2, r0
 8004708:	69bb      	ldr	r3, [r7, #24]
 800470a:	1ad3      	subs	r3, r2, r3
 800470c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004710:	4293      	cmp	r3, r2
 8004712:	d901      	bls.n	8004718 <HAL_RCC_OscConfig+0x600>
        {
          return HAL_TIMEOUT;
 8004714:	2303      	movs	r3, #3
 8004716:	e17f      	b.n	8004a18 <HAL_RCC_OscConfig+0x900>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004718:	4b6c      	ldr	r3, [pc, #432]	; (80048cc <HAL_RCC_OscConfig+0x7b4>)
 800471a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800471e:	f003 0302 	and.w	r3, r3, #2
 8004722:	2b00      	cmp	r3, #0
 8004724:	d0ed      	beq.n	8004702 <HAL_RCC_OscConfig+0x5ea>
 8004726:	e01d      	b.n	8004764 <HAL_RCC_OscConfig+0x64c>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004728:	f7fd feb0 	bl	800248c <HAL_GetTick>
 800472c:	61b8      	str	r0, [r7, #24]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800472e:	e00a      	b.n	8004746 <HAL_RCC_OscConfig+0x62e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004730:	f7fd feac 	bl	800248c <HAL_GetTick>
 8004734:	4602      	mov	r2, r0
 8004736:	69bb      	ldr	r3, [r7, #24]
 8004738:	1ad3      	subs	r3, r2, r3
 800473a:	f241 3288 	movw	r2, #5000	; 0x1388
 800473e:	4293      	cmp	r3, r2
 8004740:	d901      	bls.n	8004746 <HAL_RCC_OscConfig+0x62e>
        {
          return HAL_TIMEOUT;
 8004742:	2303      	movs	r3, #3
 8004744:	e168      	b.n	8004a18 <HAL_RCC_OscConfig+0x900>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004746:	4b61      	ldr	r3, [pc, #388]	; (80048cc <HAL_RCC_OscConfig+0x7b4>)
 8004748:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800474c:	f003 0302 	and.w	r3, r3, #2
 8004750:	2b00      	cmp	r3, #0
 8004752:	d1ed      	bne.n	8004730 <HAL_RCC_OscConfig+0x618>
        }
      }

#if defined(RCC_BDCR_LSESYSDIS)
      /* By default, stop disabling LSE propagation */
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
 8004754:	4b5d      	ldr	r3, [pc, #372]	; (80048cc <HAL_RCC_OscConfig+0x7b4>)
 8004756:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800475a:	4a5c      	ldr	r2, [pc, #368]	; (80048cc <HAL_RCC_OscConfig+0x7b4>)
 800475c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004760:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004764:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004768:	2b01      	cmp	r3, #1
 800476a:	d105      	bne.n	8004778 <HAL_RCC_OscConfig+0x660>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800476c:	4b57      	ldr	r3, [pc, #348]	; (80048cc <HAL_RCC_OscConfig+0x7b4>)
 800476e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004770:	4a56      	ldr	r2, [pc, #344]	; (80048cc <HAL_RCC_OscConfig+0x7b4>)
 8004772:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004776:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	f003 0320 	and.w	r3, r3, #32
 8004780:	2b00      	cmp	r3, #0
 8004782:	d03c      	beq.n	80047fe <HAL_RCC_OscConfig+0x6e6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004788:	2b00      	cmp	r3, #0
 800478a:	d01c      	beq.n	80047c6 <HAL_RCC_OscConfig+0x6ae>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800478c:	4b4f      	ldr	r3, [pc, #316]	; (80048cc <HAL_RCC_OscConfig+0x7b4>)
 800478e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004792:	4a4e      	ldr	r2, [pc, #312]	; (80048cc <HAL_RCC_OscConfig+0x7b4>)
 8004794:	f043 0301 	orr.w	r3, r3, #1
 8004798:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800479c:	f7fd fe76 	bl	800248c <HAL_GetTick>
 80047a0:	61b8      	str	r0, [r7, #24]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80047a2:	e008      	b.n	80047b6 <HAL_RCC_OscConfig+0x69e>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80047a4:	f7fd fe72 	bl	800248c <HAL_GetTick>
 80047a8:	4602      	mov	r2, r0
 80047aa:	69bb      	ldr	r3, [r7, #24]
 80047ac:	1ad3      	subs	r3, r2, r3
 80047ae:	2b02      	cmp	r3, #2
 80047b0:	d901      	bls.n	80047b6 <HAL_RCC_OscConfig+0x69e>
        {
          return HAL_TIMEOUT;
 80047b2:	2303      	movs	r3, #3
 80047b4:	e130      	b.n	8004a18 <HAL_RCC_OscConfig+0x900>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80047b6:	4b45      	ldr	r3, [pc, #276]	; (80048cc <HAL_RCC_OscConfig+0x7b4>)
 80047b8:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80047bc:	f003 0302 	and.w	r3, r3, #2
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	d0ef      	beq.n	80047a4 <HAL_RCC_OscConfig+0x68c>
 80047c4:	e01b      	b.n	80047fe <HAL_RCC_OscConfig+0x6e6>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80047c6:	4b41      	ldr	r3, [pc, #260]	; (80048cc <HAL_RCC_OscConfig+0x7b4>)
 80047c8:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80047cc:	4a3f      	ldr	r2, [pc, #252]	; (80048cc <HAL_RCC_OscConfig+0x7b4>)
 80047ce:	f023 0301 	bic.w	r3, r3, #1
 80047d2:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80047d6:	f7fd fe59 	bl	800248c <HAL_GetTick>
 80047da:	61b8      	str	r0, [r7, #24]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80047dc:	e008      	b.n	80047f0 <HAL_RCC_OscConfig+0x6d8>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80047de:	f7fd fe55 	bl	800248c <HAL_GetTick>
 80047e2:	4602      	mov	r2, r0
 80047e4:	69bb      	ldr	r3, [r7, #24]
 80047e6:	1ad3      	subs	r3, r2, r3
 80047e8:	2b02      	cmp	r3, #2
 80047ea:	d901      	bls.n	80047f0 <HAL_RCC_OscConfig+0x6d8>
        {
          return HAL_TIMEOUT;
 80047ec:	2303      	movs	r3, #3
 80047ee:	e113      	b.n	8004a18 <HAL_RCC_OscConfig+0x900>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80047f0:	4b36      	ldr	r3, [pc, #216]	; (80048cc <HAL_RCC_OscConfig+0x7b4>)
 80047f2:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80047f6:	f003 0302 	and.w	r3, r3, #2
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d1ef      	bne.n	80047de <HAL_RCC_OscConfig+0x6c6>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004802:	2b00      	cmp	r3, #0
 8004804:	f000 8107 	beq.w	8004a16 <HAL_RCC_OscConfig+0x8fe>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800480c:	2b02      	cmp	r3, #2
 800480e:	f040 80cf 	bne.w	80049b0 <HAL_RCC_OscConfig+0x898>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8004812:	4b2e      	ldr	r3, [pc, #184]	; (80048cc <HAL_RCC_OscConfig+0x7b4>)
 8004814:	68db      	ldr	r3, [r3, #12]
 8004816:	61fb      	str	r3, [r7, #28]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004818:	69fb      	ldr	r3, [r7, #28]
 800481a:	f003 0203 	and.w	r2, r3, #3
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004822:	429a      	cmp	r2, r3
 8004824:	d12c      	bne.n	8004880 <HAL_RCC_OscConfig+0x768>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004826:	69fb      	ldr	r3, [r7, #28]
 8004828:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004830:	3b01      	subs	r3, #1
 8004832:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004834:	429a      	cmp	r2, r3
 8004836:	d123      	bne.n	8004880 <HAL_RCC_OscConfig+0x768>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004838:	69fb      	ldr	r3, [r7, #28]
 800483a:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004842:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004844:	429a      	cmp	r2, r3
 8004846:	d11b      	bne.n	8004880 <HAL_RCC_OscConfig+0x768>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004848:	69fb      	ldr	r3, [r7, #28]
 800484a:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004852:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004854:	429a      	cmp	r2, r3
 8004856:	d113      	bne.n	8004880 <HAL_RCC_OscConfig+0x768>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004858:	69fb      	ldr	r3, [r7, #28]
 800485a:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004862:	085b      	lsrs	r3, r3, #1
 8004864:	3b01      	subs	r3, #1
 8004866:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004868:	429a      	cmp	r2, r3
 800486a:	d109      	bne.n	8004880 <HAL_RCC_OscConfig+0x768>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800486c:	69fb      	ldr	r3, [r7, #28]
 800486e:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004876:	085b      	lsrs	r3, r3, #1
 8004878:	3b01      	subs	r3, #1
 800487a:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800487c:	429a      	cmp	r2, r3
 800487e:	d071      	beq.n	8004964 <HAL_RCC_OscConfig+0x84c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004880:	6a3b      	ldr	r3, [r7, #32]
 8004882:	2b0c      	cmp	r3, #12
 8004884:	d06c      	beq.n	8004960 <HAL_RCC_OscConfig+0x848>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8004886:	4b11      	ldr	r3, [pc, #68]	; (80048cc <HAL_RCC_OscConfig+0x7b4>)
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800488e:	2b00      	cmp	r3, #0
 8004890:	d105      	bne.n	800489e <HAL_RCC_OscConfig+0x786>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8004892:	4b0e      	ldr	r3, [pc, #56]	; (80048cc <HAL_RCC_OscConfig+0x7b4>)
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800489a:	2b00      	cmp	r3, #0
 800489c:	d001      	beq.n	80048a2 <HAL_RCC_OscConfig+0x78a>
#endif
            )
          {
            return HAL_ERROR;
 800489e:	2301      	movs	r3, #1
 80048a0:	e0ba      	b.n	8004a18 <HAL_RCC_OscConfig+0x900>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80048a2:	4b0a      	ldr	r3, [pc, #40]	; (80048cc <HAL_RCC_OscConfig+0x7b4>)
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	4a09      	ldr	r2, [pc, #36]	; (80048cc <HAL_RCC_OscConfig+0x7b4>)
 80048a8:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80048ac:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80048ae:	f7fd fded 	bl	800248c <HAL_GetTick>
 80048b2:	61b8      	str	r0, [r7, #24]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80048b4:	e00c      	b.n	80048d0 <HAL_RCC_OscConfig+0x7b8>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80048b6:	f7fd fde9 	bl	800248c <HAL_GetTick>
 80048ba:	4602      	mov	r2, r0
 80048bc:	69bb      	ldr	r3, [r7, #24]
 80048be:	1ad3      	subs	r3, r2, r3
 80048c0:	2b02      	cmp	r3, #2
 80048c2:	d905      	bls.n	80048d0 <HAL_RCC_OscConfig+0x7b8>
              {
                return HAL_TIMEOUT;
 80048c4:	2303      	movs	r3, #3
 80048c6:	e0a7      	b.n	8004a18 <HAL_RCC_OscConfig+0x900>
 80048c8:	40007000 	.word	0x40007000
 80048cc:	40021000 	.word	0x40021000
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80048d0:	4b53      	ldr	r3, [pc, #332]	; (8004a20 <HAL_RCC_OscConfig+0x908>)
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80048d8:	2b00      	cmp	r3, #0
 80048da:	d1ec      	bne.n	80048b6 <HAL_RCC_OscConfig+0x79e>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80048dc:	4b50      	ldr	r3, [pc, #320]	; (8004a20 <HAL_RCC_OscConfig+0x908>)
 80048de:	68da      	ldr	r2, [r3, #12]
 80048e0:	4b50      	ldr	r3, [pc, #320]	; (8004a24 <HAL_RCC_OscConfig+0x90c>)
 80048e2:	4013      	ands	r3, r2
 80048e4:	687a      	ldr	r2, [r7, #4]
 80048e6:	6b11      	ldr	r1, [r2, #48]	; 0x30
 80048e8:	687a      	ldr	r2, [r7, #4]
 80048ea:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80048ec:	3a01      	subs	r2, #1
 80048ee:	0112      	lsls	r2, r2, #4
 80048f0:	4311      	orrs	r1, r2
 80048f2:	687a      	ldr	r2, [r7, #4]
 80048f4:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80048f6:	0212      	lsls	r2, r2, #8
 80048f8:	4311      	orrs	r1, r2
 80048fa:	687a      	ldr	r2, [r7, #4]
 80048fc:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80048fe:	0852      	lsrs	r2, r2, #1
 8004900:	3a01      	subs	r2, #1
 8004902:	0552      	lsls	r2, r2, #21
 8004904:	4311      	orrs	r1, r2
 8004906:	687a      	ldr	r2, [r7, #4]
 8004908:	6c52      	ldr	r2, [r2, #68]	; 0x44
 800490a:	0852      	lsrs	r2, r2, #1
 800490c:	3a01      	subs	r2, #1
 800490e:	0652      	lsls	r2, r2, #25
 8004910:	4311      	orrs	r1, r2
 8004912:	687a      	ldr	r2, [r7, #4]
 8004914:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8004916:	06d2      	lsls	r2, r2, #27
 8004918:	430a      	orrs	r2, r1
 800491a:	4941      	ldr	r1, [pc, #260]	; (8004a20 <HAL_RCC_OscConfig+0x908>)
 800491c:	4313      	orrs	r3, r2
 800491e:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8004920:	4b3f      	ldr	r3, [pc, #252]	; (8004a20 <HAL_RCC_OscConfig+0x908>)
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	4a3e      	ldr	r2, [pc, #248]	; (8004a20 <HAL_RCC_OscConfig+0x908>)
 8004926:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800492a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800492c:	4b3c      	ldr	r3, [pc, #240]	; (8004a20 <HAL_RCC_OscConfig+0x908>)
 800492e:	68db      	ldr	r3, [r3, #12]
 8004930:	4a3b      	ldr	r2, [pc, #236]	; (8004a20 <HAL_RCC_OscConfig+0x908>)
 8004932:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004936:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004938:	f7fd fda8 	bl	800248c <HAL_GetTick>
 800493c:	61b8      	str	r0, [r7, #24]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800493e:	e008      	b.n	8004952 <HAL_RCC_OscConfig+0x83a>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004940:	f7fd fda4 	bl	800248c <HAL_GetTick>
 8004944:	4602      	mov	r2, r0
 8004946:	69bb      	ldr	r3, [r7, #24]
 8004948:	1ad3      	subs	r3, r2, r3
 800494a:	2b02      	cmp	r3, #2
 800494c:	d901      	bls.n	8004952 <HAL_RCC_OscConfig+0x83a>
              {
                return HAL_TIMEOUT;
 800494e:	2303      	movs	r3, #3
 8004950:	e062      	b.n	8004a18 <HAL_RCC_OscConfig+0x900>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004952:	4b33      	ldr	r3, [pc, #204]	; (8004a20 <HAL_RCC_OscConfig+0x908>)
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800495a:	2b00      	cmp	r3, #0
 800495c:	d0f0      	beq.n	8004940 <HAL_RCC_OscConfig+0x828>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800495e:	e05a      	b.n	8004a16 <HAL_RCC_OscConfig+0x8fe>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8004960:	2301      	movs	r3, #1
 8004962:	e059      	b.n	8004a18 <HAL_RCC_OscConfig+0x900>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004964:	4b2e      	ldr	r3, [pc, #184]	; (8004a20 <HAL_RCC_OscConfig+0x908>)
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800496c:	2b00      	cmp	r3, #0
 800496e:	d152      	bne.n	8004a16 <HAL_RCC_OscConfig+0x8fe>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8004970:	4b2b      	ldr	r3, [pc, #172]	; (8004a20 <HAL_RCC_OscConfig+0x908>)
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	4a2a      	ldr	r2, [pc, #168]	; (8004a20 <HAL_RCC_OscConfig+0x908>)
 8004976:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800497a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800497c:	4b28      	ldr	r3, [pc, #160]	; (8004a20 <HAL_RCC_OscConfig+0x908>)
 800497e:	68db      	ldr	r3, [r3, #12]
 8004980:	4a27      	ldr	r2, [pc, #156]	; (8004a20 <HAL_RCC_OscConfig+0x908>)
 8004982:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004986:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8004988:	f7fd fd80 	bl	800248c <HAL_GetTick>
 800498c:	61b8      	str	r0, [r7, #24]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800498e:	e008      	b.n	80049a2 <HAL_RCC_OscConfig+0x88a>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004990:	f7fd fd7c 	bl	800248c <HAL_GetTick>
 8004994:	4602      	mov	r2, r0
 8004996:	69bb      	ldr	r3, [r7, #24]
 8004998:	1ad3      	subs	r3, r2, r3
 800499a:	2b02      	cmp	r3, #2
 800499c:	d901      	bls.n	80049a2 <HAL_RCC_OscConfig+0x88a>
            {
              return HAL_TIMEOUT;
 800499e:	2303      	movs	r3, #3
 80049a0:	e03a      	b.n	8004a18 <HAL_RCC_OscConfig+0x900>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80049a2:	4b1f      	ldr	r3, [pc, #124]	; (8004a20 <HAL_RCC_OscConfig+0x908>)
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	d0f0      	beq.n	8004990 <HAL_RCC_OscConfig+0x878>
 80049ae:	e032      	b.n	8004a16 <HAL_RCC_OscConfig+0x8fe>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80049b0:	6a3b      	ldr	r3, [r7, #32]
 80049b2:	2b0c      	cmp	r3, #12
 80049b4:	d02d      	beq.n	8004a12 <HAL_RCC_OscConfig+0x8fa>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80049b6:	4b1a      	ldr	r3, [pc, #104]	; (8004a20 <HAL_RCC_OscConfig+0x908>)
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	4a19      	ldr	r2, [pc, #100]	; (8004a20 <HAL_RCC_OscConfig+0x908>)
 80049bc:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80049c0:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 80049c2:	4b17      	ldr	r3, [pc, #92]	; (8004a20 <HAL_RCC_OscConfig+0x908>)
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	d105      	bne.n	80049da <HAL_RCC_OscConfig+0x8c2>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 80049ce:	4b14      	ldr	r3, [pc, #80]	; (8004a20 <HAL_RCC_OscConfig+0x908>)
 80049d0:	68db      	ldr	r3, [r3, #12]
 80049d2:	4a13      	ldr	r2, [pc, #76]	; (8004a20 <HAL_RCC_OscConfig+0x908>)
 80049d4:	f023 0303 	bic.w	r3, r3, #3
 80049d8:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80049da:	4b11      	ldr	r3, [pc, #68]	; (8004a20 <HAL_RCC_OscConfig+0x908>)
 80049dc:	68db      	ldr	r3, [r3, #12]
 80049de:	4a10      	ldr	r2, [pc, #64]	; (8004a20 <HAL_RCC_OscConfig+0x908>)
 80049e0:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 80049e4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80049e8:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80049ea:	f7fd fd4f 	bl	800248c <HAL_GetTick>
 80049ee:	61b8      	str	r0, [r7, #24]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80049f0:	e008      	b.n	8004a04 <HAL_RCC_OscConfig+0x8ec>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80049f2:	f7fd fd4b 	bl	800248c <HAL_GetTick>
 80049f6:	4602      	mov	r2, r0
 80049f8:	69bb      	ldr	r3, [r7, #24]
 80049fa:	1ad3      	subs	r3, r2, r3
 80049fc:	2b02      	cmp	r3, #2
 80049fe:	d901      	bls.n	8004a04 <HAL_RCC_OscConfig+0x8ec>
          {
            return HAL_TIMEOUT;
 8004a00:	2303      	movs	r3, #3
 8004a02:	e009      	b.n	8004a18 <HAL_RCC_OscConfig+0x900>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004a04:	4b06      	ldr	r3, [pc, #24]	; (8004a20 <HAL_RCC_OscConfig+0x908>)
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004a0c:	2b00      	cmp	r3, #0
 8004a0e:	d1f0      	bne.n	80049f2 <HAL_RCC_OscConfig+0x8da>
 8004a10:	e001      	b.n	8004a16 <HAL_RCC_OscConfig+0x8fe>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8004a12:	2301      	movs	r3, #1
 8004a14:	e000      	b.n	8004a18 <HAL_RCC_OscConfig+0x900>
      }
    }
  }
  return HAL_OK;
 8004a16:	2300      	movs	r3, #0
}
 8004a18:	4618      	mov	r0, r3
 8004a1a:	3728      	adds	r7, #40	; 0x28
 8004a1c:	46bd      	mov	sp, r7
 8004a1e:	bd80      	pop	{r7, pc}
 8004a20:	40021000 	.word	0x40021000
 8004a24:	019d800c 	.word	0x019d800c

08004a28 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004a28:	b580      	push	{r7, lr}
 8004a2a:	b086      	sub	sp, #24
 8004a2c:	af00      	add	r7, sp, #0
 8004a2e:	6078      	str	r0, [r7, #4]
 8004a30:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8004a32:	2300      	movs	r3, #0
 8004a34:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	d101      	bne.n	8004a40 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004a3c:	2301      	movs	r3, #1
 8004a3e:	e10f      	b.n	8004c60 <HAL_RCC_ClockConfig+0x238>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004a40:	4b89      	ldr	r3, [pc, #548]	; (8004c68 <HAL_RCC_ClockConfig+0x240>)
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	f003 030f 	and.w	r3, r3, #15
 8004a48:	683a      	ldr	r2, [r7, #0]
 8004a4a:	429a      	cmp	r2, r3
 8004a4c:	d910      	bls.n	8004a70 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004a4e:	4b86      	ldr	r3, [pc, #536]	; (8004c68 <HAL_RCC_ClockConfig+0x240>)
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	f023 020f 	bic.w	r2, r3, #15
 8004a56:	4984      	ldr	r1, [pc, #528]	; (8004c68 <HAL_RCC_ClockConfig+0x240>)
 8004a58:	683b      	ldr	r3, [r7, #0]
 8004a5a:	4313      	orrs	r3, r2
 8004a5c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004a5e:	4b82      	ldr	r3, [pc, #520]	; (8004c68 <HAL_RCC_ClockConfig+0x240>)
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	f003 030f 	and.w	r3, r3, #15
 8004a66:	683a      	ldr	r2, [r7, #0]
 8004a68:	429a      	cmp	r2, r3
 8004a6a:	d001      	beq.n	8004a70 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004a6c:	2301      	movs	r3, #1
 8004a6e:	e0f7      	b.n	8004c60 <HAL_RCC_ClockConfig+0x238>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	f003 0301 	and.w	r3, r3, #1
 8004a78:	2b00      	cmp	r3, #0
 8004a7a:	f000 8089 	beq.w	8004b90 <HAL_RCC_ClockConfig+0x168>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	685b      	ldr	r3, [r3, #4]
 8004a82:	2b03      	cmp	r3, #3
 8004a84:	d133      	bne.n	8004aee <HAL_RCC_ClockConfig+0xc6>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004a86:	4b79      	ldr	r3, [pc, #484]	; (8004c6c <HAL_RCC_ClockConfig+0x244>)
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	d101      	bne.n	8004a96 <HAL_RCC_ClockConfig+0x6e>
      {
        return HAL_ERROR;
 8004a92:	2301      	movs	r3, #1
 8004a94:	e0e4      	b.n	8004c60 <HAL_RCC_ClockConfig+0x238>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 8004a96:	f000 fa2d 	bl	8004ef4 <RCC_GetSysClockFreqFromPLLSource>
 8004a9a:	4603      	mov	r3, r0
 8004a9c:	4a74      	ldr	r2, [pc, #464]	; (8004c70 <HAL_RCC_ClockConfig+0x248>)
 8004a9e:	4293      	cmp	r3, r2
 8004aa0:	d955      	bls.n	8004b4e <HAL_RCC_ClockConfig+0x126>
      {
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8004aa2:	4b72      	ldr	r3, [pc, #456]	; (8004c6c <HAL_RCC_ClockConfig+0x244>)
 8004aa4:	689b      	ldr	r3, [r3, #8]
 8004aa6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	d10a      	bne.n	8004ac4 <HAL_RCC_ClockConfig+0x9c>
        {
          /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004aae:	4b6f      	ldr	r3, [pc, #444]	; (8004c6c <HAL_RCC_ClockConfig+0x244>)
 8004ab0:	689b      	ldr	r3, [r3, #8]
 8004ab2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004ab6:	4a6d      	ldr	r2, [pc, #436]	; (8004c6c <HAL_RCC_ClockConfig+0x244>)
 8004ab8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004abc:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8004abe:	2380      	movs	r3, #128	; 0x80
 8004ac0:	617b      	str	r3, [r7, #20]
 8004ac2:	e044      	b.n	8004b4e <HAL_RCC_ClockConfig+0x126>
        }
        else if((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) && (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	f003 0302 	and.w	r3, r3, #2
 8004acc:	2b00      	cmp	r3, #0
 8004ace:	d03e      	beq.n	8004b4e <HAL_RCC_ClockConfig+0x126>
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	689b      	ldr	r3, [r3, #8]
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	d13a      	bne.n	8004b4e <HAL_RCC_ClockConfig+0x126>
        {
          /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004ad8:	4b64      	ldr	r3, [pc, #400]	; (8004c6c <HAL_RCC_ClockConfig+0x244>)
 8004ada:	689b      	ldr	r3, [r3, #8]
 8004adc:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004ae0:	4a62      	ldr	r2, [pc, #392]	; (8004c6c <HAL_RCC_ClockConfig+0x244>)
 8004ae2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004ae6:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8004ae8:	2380      	movs	r3, #128	; 0x80
 8004aea:	617b      	str	r3, [r7, #20]
 8004aec:	e02f      	b.n	8004b4e <HAL_RCC_ClockConfig+0x126>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	685b      	ldr	r3, [r3, #4]
 8004af2:	2b02      	cmp	r3, #2
 8004af4:	d107      	bne.n	8004b06 <HAL_RCC_ClockConfig+0xde>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004af6:	4b5d      	ldr	r3, [pc, #372]	; (8004c6c <HAL_RCC_ClockConfig+0x244>)
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004afe:	2b00      	cmp	r3, #0
 8004b00:	d115      	bne.n	8004b2e <HAL_RCC_ClockConfig+0x106>
        {
          return HAL_ERROR;
 8004b02:	2301      	movs	r3, #1
 8004b04:	e0ac      	b.n	8004c60 <HAL_RCC_ClockConfig+0x238>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	685b      	ldr	r3, [r3, #4]
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	d107      	bne.n	8004b1e <HAL_RCC_ClockConfig+0xf6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004b0e:	4b57      	ldr	r3, [pc, #348]	; (8004c6c <HAL_RCC_ClockConfig+0x244>)
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	f003 0302 	and.w	r3, r3, #2
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	d109      	bne.n	8004b2e <HAL_RCC_ClockConfig+0x106>
        {
          return HAL_ERROR;
 8004b1a:	2301      	movs	r3, #1
 8004b1c:	e0a0      	b.n	8004c60 <HAL_RCC_ClockConfig+0x238>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004b1e:	4b53      	ldr	r3, [pc, #332]	; (8004c6c <HAL_RCC_ClockConfig+0x244>)
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	d101      	bne.n	8004b2e <HAL_RCC_ClockConfig+0x106>
        {
          return HAL_ERROR;
 8004b2a:	2301      	movs	r3, #1
 8004b2c:	e098      	b.n	8004c60 <HAL_RCC_ClockConfig+0x238>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 8004b2e:	f000 f8a7 	bl	8004c80 <HAL_RCC_GetSysClockFreq>
 8004b32:	4603      	mov	r3, r0
 8004b34:	4a4e      	ldr	r2, [pc, #312]	; (8004c70 <HAL_RCC_ClockConfig+0x248>)
 8004b36:	4293      	cmp	r3, r2
 8004b38:	d909      	bls.n	8004b4e <HAL_RCC_ClockConfig+0x126>
      {
        /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004b3a:	4b4c      	ldr	r3, [pc, #304]	; (8004c6c <HAL_RCC_ClockConfig+0x244>)
 8004b3c:	689b      	ldr	r3, [r3, #8]
 8004b3e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004b42:	4a4a      	ldr	r2, [pc, #296]	; (8004c6c <HAL_RCC_ClockConfig+0x244>)
 8004b44:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004b48:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8004b4a:	2380      	movs	r3, #128	; 0x80
 8004b4c:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004b4e:	4b47      	ldr	r3, [pc, #284]	; (8004c6c <HAL_RCC_ClockConfig+0x244>)
 8004b50:	689b      	ldr	r3, [r3, #8]
 8004b52:	f023 0203 	bic.w	r2, r3, #3
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	685b      	ldr	r3, [r3, #4]
 8004b5a:	4944      	ldr	r1, [pc, #272]	; (8004c6c <HAL_RCC_ClockConfig+0x244>)
 8004b5c:	4313      	orrs	r3, r2
 8004b5e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004b60:	f7fd fc94 	bl	800248c <HAL_GetTick>
 8004b64:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004b66:	e00a      	b.n	8004b7e <HAL_RCC_ClockConfig+0x156>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004b68:	f7fd fc90 	bl	800248c <HAL_GetTick>
 8004b6c:	4602      	mov	r2, r0
 8004b6e:	693b      	ldr	r3, [r7, #16]
 8004b70:	1ad3      	subs	r3, r2, r3
 8004b72:	f241 3288 	movw	r2, #5000	; 0x1388
 8004b76:	4293      	cmp	r3, r2
 8004b78:	d901      	bls.n	8004b7e <HAL_RCC_ClockConfig+0x156>
      {
        return HAL_TIMEOUT;
 8004b7a:	2303      	movs	r3, #3
 8004b7c:	e070      	b.n	8004c60 <HAL_RCC_ClockConfig+0x238>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004b7e:	4b3b      	ldr	r3, [pc, #236]	; (8004c6c <HAL_RCC_ClockConfig+0x244>)
 8004b80:	689b      	ldr	r3, [r3, #8]
 8004b82:	f003 020c 	and.w	r2, r3, #12
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	685b      	ldr	r3, [r3, #4]
 8004b8a:	009b      	lsls	r3, r3, #2
 8004b8c:	429a      	cmp	r2, r3
 8004b8e:	d1eb      	bne.n	8004b68 <HAL_RCC_ClockConfig+0x140>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	f003 0302 	and.w	r3, r3, #2
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	d009      	beq.n	8004bb0 <HAL_RCC_ClockConfig+0x188>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004b9c:	4b33      	ldr	r3, [pc, #204]	; (8004c6c <HAL_RCC_ClockConfig+0x244>)
 8004b9e:	689b      	ldr	r3, [r3, #8]
 8004ba0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	689b      	ldr	r3, [r3, #8]
 8004ba8:	4930      	ldr	r1, [pc, #192]	; (8004c6c <HAL_RCC_ClockConfig+0x244>)
 8004baa:	4313      	orrs	r3, r2
 8004bac:	608b      	str	r3, [r1, #8]
 8004bae:	e008      	b.n	8004bc2 <HAL_RCC_ClockConfig+0x19a>
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8004bb0:	697b      	ldr	r3, [r7, #20]
 8004bb2:	2b80      	cmp	r3, #128	; 0x80
 8004bb4:	d105      	bne.n	8004bc2 <HAL_RCC_ClockConfig+0x19a>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8004bb6:	4b2d      	ldr	r3, [pc, #180]	; (8004c6c <HAL_RCC_ClockConfig+0x244>)
 8004bb8:	689b      	ldr	r3, [r3, #8]
 8004bba:	4a2c      	ldr	r2, [pc, #176]	; (8004c6c <HAL_RCC_ClockConfig+0x244>)
 8004bbc:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004bc0:	6093      	str	r3, [r2, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004bc2:	4b29      	ldr	r3, [pc, #164]	; (8004c68 <HAL_RCC_ClockConfig+0x240>)
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	f003 030f 	and.w	r3, r3, #15
 8004bca:	683a      	ldr	r2, [r7, #0]
 8004bcc:	429a      	cmp	r2, r3
 8004bce:	d210      	bcs.n	8004bf2 <HAL_RCC_ClockConfig+0x1ca>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004bd0:	4b25      	ldr	r3, [pc, #148]	; (8004c68 <HAL_RCC_ClockConfig+0x240>)
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	f023 020f 	bic.w	r2, r3, #15
 8004bd8:	4923      	ldr	r1, [pc, #140]	; (8004c68 <HAL_RCC_ClockConfig+0x240>)
 8004bda:	683b      	ldr	r3, [r7, #0]
 8004bdc:	4313      	orrs	r3, r2
 8004bde:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004be0:	4b21      	ldr	r3, [pc, #132]	; (8004c68 <HAL_RCC_ClockConfig+0x240>)
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	f003 030f 	and.w	r3, r3, #15
 8004be8:	683a      	ldr	r2, [r7, #0]
 8004bea:	429a      	cmp	r2, r3
 8004bec:	d001      	beq.n	8004bf2 <HAL_RCC_ClockConfig+0x1ca>
    {
      return HAL_ERROR;
 8004bee:	2301      	movs	r3, #1
 8004bf0:	e036      	b.n	8004c60 <HAL_RCC_ClockConfig+0x238>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	f003 0304 	and.w	r3, r3, #4
 8004bfa:	2b00      	cmp	r3, #0
 8004bfc:	d008      	beq.n	8004c10 <HAL_RCC_ClockConfig+0x1e8>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004bfe:	4b1b      	ldr	r3, [pc, #108]	; (8004c6c <HAL_RCC_ClockConfig+0x244>)
 8004c00:	689b      	ldr	r3, [r3, #8]
 8004c02:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	68db      	ldr	r3, [r3, #12]
 8004c0a:	4918      	ldr	r1, [pc, #96]	; (8004c6c <HAL_RCC_ClockConfig+0x244>)
 8004c0c:	4313      	orrs	r3, r2
 8004c0e:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	f003 0308 	and.w	r3, r3, #8
 8004c18:	2b00      	cmp	r3, #0
 8004c1a:	d009      	beq.n	8004c30 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004c1c:	4b13      	ldr	r3, [pc, #76]	; (8004c6c <HAL_RCC_ClockConfig+0x244>)
 8004c1e:	689b      	ldr	r3, [r3, #8]
 8004c20:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	691b      	ldr	r3, [r3, #16]
 8004c28:	00db      	lsls	r3, r3, #3
 8004c2a:	4910      	ldr	r1, [pc, #64]	; (8004c6c <HAL_RCC_ClockConfig+0x244>)
 8004c2c:	4313      	orrs	r3, r2
 8004c2e:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004c30:	f000 f826 	bl	8004c80 <HAL_RCC_GetSysClockFreq>
 8004c34:	4602      	mov	r2, r0
 8004c36:	4b0d      	ldr	r3, [pc, #52]	; (8004c6c <HAL_RCC_ClockConfig+0x244>)
 8004c38:	689b      	ldr	r3, [r3, #8]
 8004c3a:	091b      	lsrs	r3, r3, #4
 8004c3c:	f003 030f 	and.w	r3, r3, #15
 8004c40:	490c      	ldr	r1, [pc, #48]	; (8004c74 <HAL_RCC_ClockConfig+0x24c>)
 8004c42:	5ccb      	ldrb	r3, [r1, r3]
 8004c44:	f003 031f 	and.w	r3, r3, #31
 8004c48:	fa22 f303 	lsr.w	r3, r2, r3
 8004c4c:	4a0a      	ldr	r2, [pc, #40]	; (8004c78 <HAL_RCC_ClockConfig+0x250>)
 8004c4e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8004c50:	4b0a      	ldr	r3, [pc, #40]	; (8004c7c <HAL_RCC_ClockConfig+0x254>)
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	4618      	mov	r0, r3
 8004c56:	f7fd fb21 	bl	800229c <HAL_InitTick>
 8004c5a:	4603      	mov	r3, r0
 8004c5c:	73fb      	strb	r3, [r7, #15]

  return status;
 8004c5e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004c60:	4618      	mov	r0, r3
 8004c62:	3718      	adds	r7, #24
 8004c64:	46bd      	mov	sp, r7
 8004c66:	bd80      	pop	{r7, pc}
 8004c68:	40022000 	.word	0x40022000
 8004c6c:	40021000 	.word	0x40021000
 8004c70:	04c4b400 	.word	0x04c4b400
 8004c74:	08009f48 	.word	0x08009f48
 8004c78:	20000000 	.word	0x20000000
 8004c7c:	20000004 	.word	0x20000004

08004c80 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004c80:	b480      	push	{r7}
 8004c82:	b089      	sub	sp, #36	; 0x24
 8004c84:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8004c86:	2300      	movs	r3, #0
 8004c88:	61fb      	str	r3, [r7, #28]
 8004c8a:	2300      	movs	r3, #0
 8004c8c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004c8e:	4b3e      	ldr	r3, [pc, #248]	; (8004d88 <HAL_RCC_GetSysClockFreq+0x108>)
 8004c90:	689b      	ldr	r3, [r3, #8]
 8004c92:	f003 030c 	and.w	r3, r3, #12
 8004c96:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004c98:	4b3b      	ldr	r3, [pc, #236]	; (8004d88 <HAL_RCC_GetSysClockFreq+0x108>)
 8004c9a:	68db      	ldr	r3, [r3, #12]
 8004c9c:	f003 0303 	and.w	r3, r3, #3
 8004ca0:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004ca2:	693b      	ldr	r3, [r7, #16]
 8004ca4:	2b00      	cmp	r3, #0
 8004ca6:	d005      	beq.n	8004cb4 <HAL_RCC_GetSysClockFreq+0x34>
 8004ca8:	693b      	ldr	r3, [r7, #16]
 8004caa:	2b0c      	cmp	r3, #12
 8004cac:	d121      	bne.n	8004cf2 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8004cae:	68fb      	ldr	r3, [r7, #12]
 8004cb0:	2b01      	cmp	r3, #1
 8004cb2:	d11e      	bne.n	8004cf2 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8004cb4:	4b34      	ldr	r3, [pc, #208]	; (8004d88 <HAL_RCC_GetSysClockFreq+0x108>)
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	f003 0308 	and.w	r3, r3, #8
 8004cbc:	2b00      	cmp	r3, #0
 8004cbe:	d107      	bne.n	8004cd0 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8004cc0:	4b31      	ldr	r3, [pc, #196]	; (8004d88 <HAL_RCC_GetSysClockFreq+0x108>)
 8004cc2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004cc6:	0a1b      	lsrs	r3, r3, #8
 8004cc8:	f003 030f 	and.w	r3, r3, #15
 8004ccc:	61fb      	str	r3, [r7, #28]
 8004cce:	e005      	b.n	8004cdc <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8004cd0:	4b2d      	ldr	r3, [pc, #180]	; (8004d88 <HAL_RCC_GetSysClockFreq+0x108>)
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	091b      	lsrs	r3, r3, #4
 8004cd6:	f003 030f 	and.w	r3, r3, #15
 8004cda:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8004cdc:	4a2b      	ldr	r2, [pc, #172]	; (8004d8c <HAL_RCC_GetSysClockFreq+0x10c>)
 8004cde:	69fb      	ldr	r3, [r7, #28]
 8004ce0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004ce4:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004ce6:	693b      	ldr	r3, [r7, #16]
 8004ce8:	2b00      	cmp	r3, #0
 8004cea:	d10d      	bne.n	8004d08 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8004cec:	69fb      	ldr	r3, [r7, #28]
 8004cee:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004cf0:	e00a      	b.n	8004d08 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8004cf2:	693b      	ldr	r3, [r7, #16]
 8004cf4:	2b04      	cmp	r3, #4
 8004cf6:	d102      	bne.n	8004cfe <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004cf8:	4b25      	ldr	r3, [pc, #148]	; (8004d90 <HAL_RCC_GetSysClockFreq+0x110>)
 8004cfa:	61bb      	str	r3, [r7, #24]
 8004cfc:	e004      	b.n	8004d08 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8004cfe:	693b      	ldr	r3, [r7, #16]
 8004d00:	2b08      	cmp	r3, #8
 8004d02:	d101      	bne.n	8004d08 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004d04:	4b23      	ldr	r3, [pc, #140]	; (8004d94 <HAL_RCC_GetSysClockFreq+0x114>)
 8004d06:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8004d08:	693b      	ldr	r3, [r7, #16]
 8004d0a:	2b0c      	cmp	r3, #12
 8004d0c:	d134      	bne.n	8004d78 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004d0e:	4b1e      	ldr	r3, [pc, #120]	; (8004d88 <HAL_RCC_GetSysClockFreq+0x108>)
 8004d10:	68db      	ldr	r3, [r3, #12]
 8004d12:	f003 0303 	and.w	r3, r3, #3
 8004d16:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004d18:	68bb      	ldr	r3, [r7, #8]
 8004d1a:	2b02      	cmp	r3, #2
 8004d1c:	d003      	beq.n	8004d26 <HAL_RCC_GetSysClockFreq+0xa6>
 8004d1e:	68bb      	ldr	r3, [r7, #8]
 8004d20:	2b03      	cmp	r3, #3
 8004d22:	d003      	beq.n	8004d2c <HAL_RCC_GetSysClockFreq+0xac>
 8004d24:	e005      	b.n	8004d32 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8004d26:	4b1a      	ldr	r3, [pc, #104]	; (8004d90 <HAL_RCC_GetSysClockFreq+0x110>)
 8004d28:	617b      	str	r3, [r7, #20]
      break;
 8004d2a:	e005      	b.n	8004d38 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8004d2c:	4b19      	ldr	r3, [pc, #100]	; (8004d94 <HAL_RCC_GetSysClockFreq+0x114>)
 8004d2e:	617b      	str	r3, [r7, #20]
      break;
 8004d30:	e002      	b.n	8004d38 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8004d32:	69fb      	ldr	r3, [r7, #28]
 8004d34:	617b      	str	r3, [r7, #20]
      break;
 8004d36:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004d38:	4b13      	ldr	r3, [pc, #76]	; (8004d88 <HAL_RCC_GetSysClockFreq+0x108>)
 8004d3a:	68db      	ldr	r3, [r3, #12]
 8004d3c:	091b      	lsrs	r3, r3, #4
 8004d3e:	f003 030f 	and.w	r3, r3, #15
 8004d42:	3301      	adds	r3, #1
 8004d44:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8004d46:	4b10      	ldr	r3, [pc, #64]	; (8004d88 <HAL_RCC_GetSysClockFreq+0x108>)
 8004d48:	68db      	ldr	r3, [r3, #12]
 8004d4a:	0a1b      	lsrs	r3, r3, #8
 8004d4c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004d50:	697a      	ldr	r2, [r7, #20]
 8004d52:	fb02 f203 	mul.w	r2, r2, r3
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d5c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004d5e:	4b0a      	ldr	r3, [pc, #40]	; (8004d88 <HAL_RCC_GetSysClockFreq+0x108>)
 8004d60:	68db      	ldr	r3, [r3, #12]
 8004d62:	0e5b      	lsrs	r3, r3, #25
 8004d64:	f003 0303 	and.w	r3, r3, #3
 8004d68:	3301      	adds	r3, #1
 8004d6a:	005b      	lsls	r3, r3, #1
 8004d6c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8004d6e:	697a      	ldr	r2, [r7, #20]
 8004d70:	683b      	ldr	r3, [r7, #0]
 8004d72:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d76:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8004d78:	69bb      	ldr	r3, [r7, #24]
}
 8004d7a:	4618      	mov	r0, r3
 8004d7c:	3724      	adds	r7, #36	; 0x24
 8004d7e:	46bd      	mov	sp, r7
 8004d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d84:	4770      	bx	lr
 8004d86:	bf00      	nop
 8004d88:	40021000 	.word	0x40021000
 8004d8c:	08009f60 	.word	0x08009f60
 8004d90:	00f42400 	.word	0x00f42400
 8004d94:	007a1200 	.word	0x007a1200

08004d98 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004d98:	b480      	push	{r7}
 8004d9a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004d9c:	4b03      	ldr	r3, [pc, #12]	; (8004dac <HAL_RCC_GetHCLKFreq+0x14>)
 8004d9e:	681b      	ldr	r3, [r3, #0]
}
 8004da0:	4618      	mov	r0, r3
 8004da2:	46bd      	mov	sp, r7
 8004da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004da8:	4770      	bx	lr
 8004daa:	bf00      	nop
 8004dac:	20000000 	.word	0x20000000

08004db0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004db0:	b580      	push	{r7, lr}
 8004db2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8004db4:	f7ff fff0 	bl	8004d98 <HAL_RCC_GetHCLKFreq>
 8004db8:	4602      	mov	r2, r0
 8004dba:	4b06      	ldr	r3, [pc, #24]	; (8004dd4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004dbc:	689b      	ldr	r3, [r3, #8]
 8004dbe:	0a1b      	lsrs	r3, r3, #8
 8004dc0:	f003 0307 	and.w	r3, r3, #7
 8004dc4:	4904      	ldr	r1, [pc, #16]	; (8004dd8 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004dc6:	5ccb      	ldrb	r3, [r1, r3]
 8004dc8:	f003 031f 	and.w	r3, r3, #31
 8004dcc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004dd0:	4618      	mov	r0, r3
 8004dd2:	bd80      	pop	{r7, pc}
 8004dd4:	40021000 	.word	0x40021000
 8004dd8:	08009f58 	.word	0x08009f58

08004ddc <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004ddc:	b480      	push	{r7}
 8004dde:	b083      	sub	sp, #12
 8004de0:	af00      	add	r7, sp, #0
 8004de2:	6078      	str	r0, [r7, #4]
 8004de4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	220f      	movs	r2, #15
 8004dea:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8004dec:	4b12      	ldr	r3, [pc, #72]	; (8004e38 <HAL_RCC_GetClockConfig+0x5c>)
 8004dee:	689b      	ldr	r3, [r3, #8]
 8004df0:	f003 0203 	and.w	r2, r3, #3
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8004df8:	4b0f      	ldr	r3, [pc, #60]	; (8004e38 <HAL_RCC_GetClockConfig+0x5c>)
 8004dfa:	689b      	ldr	r3, [r3, #8]
 8004dfc:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8004e04:	4b0c      	ldr	r3, [pc, #48]	; (8004e38 <HAL_RCC_GetClockConfig+0x5c>)
 8004e06:	689b      	ldr	r3, [r3, #8]
 8004e08:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8004e10:	4b09      	ldr	r3, [pc, #36]	; (8004e38 <HAL_RCC_GetClockConfig+0x5c>)
 8004e12:	689b      	ldr	r3, [r3, #8]
 8004e14:	08db      	lsrs	r3, r3, #3
 8004e16:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8004e1e:	4b07      	ldr	r3, [pc, #28]	; (8004e3c <HAL_RCC_GetClockConfig+0x60>)
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	f003 020f 	and.w	r2, r3, #15
 8004e26:	683b      	ldr	r3, [r7, #0]
 8004e28:	601a      	str	r2, [r3, #0]
}
 8004e2a:	bf00      	nop
 8004e2c:	370c      	adds	r7, #12
 8004e2e:	46bd      	mov	sp, r7
 8004e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e34:	4770      	bx	lr
 8004e36:	bf00      	nop
 8004e38:	40021000 	.word	0x40021000
 8004e3c:	40022000 	.word	0x40022000

08004e40 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8004e40:	b580      	push	{r7, lr}
 8004e42:	b086      	sub	sp, #24
 8004e44:	af00      	add	r7, sp, #0
 8004e46:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8004e48:	2300      	movs	r3, #0
 8004e4a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8004e4c:	4b27      	ldr	r3, [pc, #156]	; (8004eec <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8004e4e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004e50:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004e54:	2b00      	cmp	r3, #0
 8004e56:	d003      	beq.n	8004e60 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8004e58:	f7ff f840 	bl	8003edc <HAL_PWREx_GetVoltageRange>
 8004e5c:	6178      	str	r0, [r7, #20]
 8004e5e:	e014      	b.n	8004e8a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8004e60:	4b22      	ldr	r3, [pc, #136]	; (8004eec <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8004e62:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004e64:	4a21      	ldr	r2, [pc, #132]	; (8004eec <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8004e66:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004e6a:	6593      	str	r3, [r2, #88]	; 0x58
 8004e6c:	4b1f      	ldr	r3, [pc, #124]	; (8004eec <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8004e6e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004e70:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004e74:	60fb      	str	r3, [r7, #12]
 8004e76:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8004e78:	f7ff f830 	bl	8003edc <HAL_PWREx_GetVoltageRange>
 8004e7c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8004e7e:	4b1b      	ldr	r3, [pc, #108]	; (8004eec <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8004e80:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004e82:	4a1a      	ldr	r2, [pc, #104]	; (8004eec <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8004e84:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004e88:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004e8a:	697b      	ldr	r3, [r7, #20]
 8004e8c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004e90:	d10b      	bne.n	8004eaa <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	2b80      	cmp	r3, #128	; 0x80
 8004e96:	d913      	bls.n	8004ec0 <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	2ba0      	cmp	r3, #160	; 0xa0
 8004e9c:	d902      	bls.n	8004ea4 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004e9e:	2302      	movs	r3, #2
 8004ea0:	613b      	str	r3, [r7, #16]
 8004ea2:	e00d      	b.n	8004ec0 <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004ea4:	2301      	movs	r3, #1
 8004ea6:	613b      	str	r3, [r7, #16]
 8004ea8:	e00a      	b.n	8004ec0 <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	2b7f      	cmp	r3, #127	; 0x7f
 8004eae:	d902      	bls.n	8004eb6 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 8004eb0:	2302      	movs	r3, #2
 8004eb2:	613b      	str	r3, [r7, #16]
 8004eb4:	e004      	b.n	8004ec0 <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	2b70      	cmp	r3, #112	; 0x70
 8004eba:	d101      	bne.n	8004ec0 <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004ebc:	2301      	movs	r3, #1
 8004ebe:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8004ec0:	4b0b      	ldr	r3, [pc, #44]	; (8004ef0 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	f023 020f 	bic.w	r2, r3, #15
 8004ec8:	4909      	ldr	r1, [pc, #36]	; (8004ef0 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8004eca:	693b      	ldr	r3, [r7, #16]
 8004ecc:	4313      	orrs	r3, r2
 8004ece:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8004ed0:	4b07      	ldr	r3, [pc, #28]	; (8004ef0 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	f003 030f 	and.w	r3, r3, #15
 8004ed8:	693a      	ldr	r2, [r7, #16]
 8004eda:	429a      	cmp	r2, r3
 8004edc:	d001      	beq.n	8004ee2 <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 8004ede:	2301      	movs	r3, #1
 8004ee0:	e000      	b.n	8004ee4 <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 8004ee2:	2300      	movs	r3, #0
}
 8004ee4:	4618      	mov	r0, r3
 8004ee6:	3718      	adds	r7, #24
 8004ee8:	46bd      	mov	sp, r7
 8004eea:	bd80      	pop	{r7, pc}
 8004eec:	40021000 	.word	0x40021000
 8004ef0:	40022000 	.word	0x40022000

08004ef4 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8004ef4:	b480      	push	{r7}
 8004ef6:	b087      	sub	sp, #28
 8004ef8:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U;
 8004efa:	2300      	movs	r3, #0
 8004efc:	617b      	str	r3, [r7, #20]
  uint32_t pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_MSI)
 8004efe:	4b2d      	ldr	r3, [pc, #180]	; (8004fb4 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8004f00:	68db      	ldr	r3, [r3, #12]
 8004f02:	f003 0303 	and.w	r3, r3, #3
 8004f06:	2b01      	cmp	r3, #1
 8004f08:	d118      	bne.n	8004f3c <RCC_GetSysClockFreqFromPLLSource+0x48>
  {
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8004f0a:	4b2a      	ldr	r3, [pc, #168]	; (8004fb4 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	f003 0308 	and.w	r3, r3, #8
 8004f12:	2b00      	cmp	r3, #0
 8004f14:	d107      	bne.n	8004f26 <RCC_GetSysClockFreqFromPLLSource+0x32>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8004f16:	4b27      	ldr	r3, [pc, #156]	; (8004fb4 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8004f18:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004f1c:	0a1b      	lsrs	r3, r3, #8
 8004f1e:	f003 030f 	and.w	r3, r3, #15
 8004f22:	617b      	str	r3, [r7, #20]
 8004f24:	e005      	b.n	8004f32 <RCC_GetSysClockFreqFromPLLSource+0x3e>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8004f26:	4b23      	ldr	r3, [pc, #140]	; (8004fb4 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	091b      	lsrs	r3, r3, #4
 8004f2c:	f003 030f 	and.w	r3, r3, #15
 8004f30:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8004f32:	4a21      	ldr	r2, [pc, #132]	; (8004fb8 <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 8004f34:	697b      	ldr	r3, [r7, #20]
 8004f36:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004f3a:	617b      	str	r3, [r7, #20]
  }

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004f3c:	4b1d      	ldr	r3, [pc, #116]	; (8004fb4 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8004f3e:	68db      	ldr	r3, [r3, #12]
 8004f40:	f003 0303 	and.w	r3, r3, #3
 8004f44:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8004f46:	68fb      	ldr	r3, [r7, #12]
 8004f48:	2b02      	cmp	r3, #2
 8004f4a:	d003      	beq.n	8004f54 <RCC_GetSysClockFreqFromPLLSource+0x60>
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	2b03      	cmp	r3, #3
 8004f50:	d003      	beq.n	8004f5a <RCC_GetSysClockFreqFromPLLSource+0x66>
 8004f52:	e005      	b.n	8004f60 <RCC_GetSysClockFreqFromPLLSource+0x6c>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 8004f54:	4b19      	ldr	r3, [pc, #100]	; (8004fbc <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 8004f56:	613b      	str	r3, [r7, #16]
    break;
 8004f58:	e005      	b.n	8004f66 <RCC_GetSysClockFreqFromPLLSource+0x72>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 8004f5a:	4b19      	ldr	r3, [pc, #100]	; (8004fc0 <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 8004f5c:	613b      	str	r3, [r7, #16]
    break;
 8004f5e:	e002      	b.n	8004f66 <RCC_GetSysClockFreqFromPLLSource+0x72>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
  default:
    pllvco = msirange;
 8004f60:	697b      	ldr	r3, [r7, #20]
 8004f62:	613b      	str	r3, [r7, #16]
    break;
 8004f64:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004f66:	4b13      	ldr	r3, [pc, #76]	; (8004fb4 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8004f68:	68db      	ldr	r3, [r3, #12]
 8004f6a:	091b      	lsrs	r3, r3, #4
 8004f6c:	f003 030f 	and.w	r3, r3, #15
 8004f70:	3301      	adds	r3, #1
 8004f72:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8004f74:	4b0f      	ldr	r3, [pc, #60]	; (8004fb4 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8004f76:	68db      	ldr	r3, [r3, #12]
 8004f78:	0a1b      	lsrs	r3, r3, #8
 8004f7a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004f7e:	693a      	ldr	r2, [r7, #16]
 8004f80:	fb02 f203 	mul.w	r2, r2, r3
 8004f84:	68bb      	ldr	r3, [r7, #8]
 8004f86:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f8a:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004f8c:	4b09      	ldr	r3, [pc, #36]	; (8004fb4 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8004f8e:	68db      	ldr	r3, [r3, #12]
 8004f90:	0e5b      	lsrs	r3, r3, #25
 8004f92:	f003 0303 	and.w	r3, r3, #3
 8004f96:	3301      	adds	r3, #1
 8004f98:	005b      	lsls	r3, r3, #1
 8004f9a:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 8004f9c:	693a      	ldr	r2, [r7, #16]
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	fbb2 f3f3 	udiv	r3, r2, r3
 8004fa4:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 8004fa6:	683b      	ldr	r3, [r7, #0]
}
 8004fa8:	4618      	mov	r0, r3
 8004faa:	371c      	adds	r7, #28
 8004fac:	46bd      	mov	sp, r7
 8004fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fb2:	4770      	bx	lr
 8004fb4:	40021000 	.word	0x40021000
 8004fb8:	08009f60 	.word	0x08009f60
 8004fbc:	00f42400 	.word	0x00f42400
 8004fc0:	007a1200 	.word	0x007a1200

08004fc4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004fc4:	b580      	push	{r7, lr}
 8004fc6:	b086      	sub	sp, #24
 8004fc8:	af00      	add	r7, sp, #0
 8004fca:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004fcc:	2300      	movs	r3, #0
 8004fce:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004fd0:	2300      	movs	r3, #0
 8004fd2:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	d040      	beq.n	8005062 <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004fe4:	2b80      	cmp	r3, #128	; 0x80
 8004fe6:	d02a      	beq.n	800503e <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8004fe8:	2b80      	cmp	r3, #128	; 0x80
 8004fea:	d825      	bhi.n	8005038 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8004fec:	2b60      	cmp	r3, #96	; 0x60
 8004fee:	d026      	beq.n	800503e <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8004ff0:	2b60      	cmp	r3, #96	; 0x60
 8004ff2:	d821      	bhi.n	8005038 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8004ff4:	2b40      	cmp	r3, #64	; 0x40
 8004ff6:	d006      	beq.n	8005006 <HAL_RCCEx_PeriphCLKConfig+0x42>
 8004ff8:	2b40      	cmp	r3, #64	; 0x40
 8004ffa:	d81d      	bhi.n	8005038 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8004ffc:	2b00      	cmp	r3, #0
 8004ffe:	d009      	beq.n	8005014 <HAL_RCCEx_PeriphCLKConfig+0x50>
 8005000:	2b20      	cmp	r3, #32
 8005002:	d010      	beq.n	8005026 <HAL_RCCEx_PeriphCLKConfig+0x62>
 8005004:	e018      	b.n	8005038 <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8005006:	4b89      	ldr	r3, [pc, #548]	; (800522c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005008:	68db      	ldr	r3, [r3, #12]
 800500a:	4a88      	ldr	r2, [pc, #544]	; (800522c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800500c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005010:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005012:	e015      	b.n	8005040 <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	3304      	adds	r3, #4
 8005018:	2100      	movs	r1, #0
 800501a:	4618      	mov	r0, r3
 800501c:	f000 fb3e 	bl	800569c <RCCEx_PLLSAI1_Config>
 8005020:	4603      	mov	r3, r0
 8005022:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005024:	e00c      	b.n	8005040 <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	3320      	adds	r3, #32
 800502a:	2100      	movs	r1, #0
 800502c:	4618      	mov	r0, r3
 800502e:	f000 fc29 	bl	8005884 <RCCEx_PLLSAI2_Config>
 8005032:	4603      	mov	r3, r0
 8005034:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005036:	e003      	b.n	8005040 <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005038:	2301      	movs	r3, #1
 800503a:	74fb      	strb	r3, [r7, #19]
      break;
 800503c:	e000      	b.n	8005040 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 800503e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005040:	7cfb      	ldrb	r3, [r7, #19]
 8005042:	2b00      	cmp	r3, #0
 8005044:	d10b      	bne.n	800505e <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005046:	4b79      	ldr	r3, [pc, #484]	; (800522c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005048:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800504c:	f023 02e0 	bic.w	r2, r3, #224	; 0xe0
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005054:	4975      	ldr	r1, [pc, #468]	; (800522c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005056:	4313      	orrs	r3, r2
 8005058:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 800505c:	e001      	b.n	8005062 <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800505e:	7cfb      	ldrb	r3, [r7, #19]
 8005060:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800506a:	2b00      	cmp	r3, #0
 800506c:	d047      	beq.n	80050fe <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005072:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005076:	d030      	beq.n	80050da <HAL_RCCEx_PeriphCLKConfig+0x116>
 8005078:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800507c:	d82a      	bhi.n	80050d4 <HAL_RCCEx_PeriphCLKConfig+0x110>
 800507e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005082:	d02a      	beq.n	80050da <HAL_RCCEx_PeriphCLKConfig+0x116>
 8005084:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005088:	d824      	bhi.n	80050d4 <HAL_RCCEx_PeriphCLKConfig+0x110>
 800508a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800508e:	d008      	beq.n	80050a2 <HAL_RCCEx_PeriphCLKConfig+0xde>
 8005090:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005094:	d81e      	bhi.n	80050d4 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8005096:	2b00      	cmp	r3, #0
 8005098:	d00a      	beq.n	80050b0 <HAL_RCCEx_PeriphCLKConfig+0xec>
 800509a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800509e:	d010      	beq.n	80050c2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 80050a0:	e018      	b.n	80050d4 <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80050a2:	4b62      	ldr	r3, [pc, #392]	; (800522c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80050a4:	68db      	ldr	r3, [r3, #12]
 80050a6:	4a61      	ldr	r2, [pc, #388]	; (800522c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80050a8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80050ac:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80050ae:	e015      	b.n	80050dc <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	3304      	adds	r3, #4
 80050b4:	2100      	movs	r1, #0
 80050b6:	4618      	mov	r0, r3
 80050b8:	f000 faf0 	bl	800569c <RCCEx_PLLSAI1_Config>
 80050bc:	4603      	mov	r3, r0
 80050be:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80050c0:	e00c      	b.n	80050dc <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	3320      	adds	r3, #32
 80050c6:	2100      	movs	r1, #0
 80050c8:	4618      	mov	r0, r3
 80050ca:	f000 fbdb 	bl	8005884 <RCCEx_PLLSAI2_Config>
 80050ce:	4603      	mov	r3, r0
 80050d0:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80050d2:	e003      	b.n	80050dc <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80050d4:	2301      	movs	r3, #1
 80050d6:	74fb      	strb	r3, [r7, #19]
      break;
 80050d8:	e000      	b.n	80050dc <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 80050da:	bf00      	nop
    }

    if(ret == HAL_OK)
 80050dc:	7cfb      	ldrb	r3, [r7, #19]
 80050de:	2b00      	cmp	r3, #0
 80050e0:	d10b      	bne.n	80050fa <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80050e2:	4b52      	ldr	r3, [pc, #328]	; (800522c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80050e4:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80050e8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80050f0:	494e      	ldr	r1, [pc, #312]	; (800522c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80050f2:	4313      	orrs	r3, r2
 80050f4:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 80050f8:	e001      	b.n	80050fe <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80050fa:	7cfb      	ldrb	r3, [r7, #19]
 80050fc:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005106:	2b00      	cmp	r3, #0
 8005108:	f000 809f 	beq.w	800524a <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 800510c:	2300      	movs	r3, #0
 800510e:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8005110:	4b46      	ldr	r3, [pc, #280]	; (800522c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005112:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005114:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005118:	2b00      	cmp	r3, #0
 800511a:	d101      	bne.n	8005120 <HAL_RCCEx_PeriphCLKConfig+0x15c>
 800511c:	2301      	movs	r3, #1
 800511e:	e000      	b.n	8005122 <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8005120:	2300      	movs	r3, #0
 8005122:	2b00      	cmp	r3, #0
 8005124:	d00d      	beq.n	8005142 <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005126:	4b41      	ldr	r3, [pc, #260]	; (800522c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005128:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800512a:	4a40      	ldr	r2, [pc, #256]	; (800522c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800512c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005130:	6593      	str	r3, [r2, #88]	; 0x58
 8005132:	4b3e      	ldr	r3, [pc, #248]	; (800522c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005134:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005136:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800513a:	60bb      	str	r3, [r7, #8]
 800513c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800513e:	2301      	movs	r3, #1
 8005140:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005142:	4b3b      	ldr	r3, [pc, #236]	; (8005230 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	4a3a      	ldr	r2, [pc, #232]	; (8005230 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8005148:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800514c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800514e:	f7fd f99d 	bl	800248c <HAL_GetTick>
 8005152:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8005154:	e009      	b.n	800516a <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005156:	f7fd f999 	bl	800248c <HAL_GetTick>
 800515a:	4602      	mov	r2, r0
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	1ad3      	subs	r3, r2, r3
 8005160:	2b02      	cmp	r3, #2
 8005162:	d902      	bls.n	800516a <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 8005164:	2303      	movs	r3, #3
 8005166:	74fb      	strb	r3, [r7, #19]
        break;
 8005168:	e005      	b.n	8005176 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800516a:	4b31      	ldr	r3, [pc, #196]	; (8005230 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005172:	2b00      	cmp	r3, #0
 8005174:	d0ef      	beq.n	8005156 <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 8005176:	7cfb      	ldrb	r3, [r7, #19]
 8005178:	2b00      	cmp	r3, #0
 800517a:	d15b      	bne.n	8005234 <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800517c:	4b2b      	ldr	r3, [pc, #172]	; (800522c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800517e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005182:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005186:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8005188:	697b      	ldr	r3, [r7, #20]
 800518a:	2b00      	cmp	r3, #0
 800518c:	d01f      	beq.n	80051ce <HAL_RCCEx_PeriphCLKConfig+0x20a>
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005194:	697a      	ldr	r2, [r7, #20]
 8005196:	429a      	cmp	r2, r3
 8005198:	d019      	beq.n	80051ce <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800519a:	4b24      	ldr	r3, [pc, #144]	; (800522c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800519c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80051a0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80051a4:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80051a6:	4b21      	ldr	r3, [pc, #132]	; (800522c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80051a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80051ac:	4a1f      	ldr	r2, [pc, #124]	; (800522c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80051ae:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80051b2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80051b6:	4b1d      	ldr	r3, [pc, #116]	; (800522c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80051b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80051bc:	4a1b      	ldr	r2, [pc, #108]	; (800522c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80051be:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80051c2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80051c6:	4a19      	ldr	r2, [pc, #100]	; (800522c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80051c8:	697b      	ldr	r3, [r7, #20]
 80051ca:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80051ce:	697b      	ldr	r3, [r7, #20]
 80051d0:	f003 0301 	and.w	r3, r3, #1
 80051d4:	2b00      	cmp	r3, #0
 80051d6:	d016      	beq.n	8005206 <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80051d8:	f7fd f958 	bl	800248c <HAL_GetTick>
 80051dc:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80051de:	e00b      	b.n	80051f8 <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80051e0:	f7fd f954 	bl	800248c <HAL_GetTick>
 80051e4:	4602      	mov	r2, r0
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	1ad3      	subs	r3, r2, r3
 80051ea:	f241 3288 	movw	r2, #5000	; 0x1388
 80051ee:	4293      	cmp	r3, r2
 80051f0:	d902      	bls.n	80051f8 <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 80051f2:	2303      	movs	r3, #3
 80051f4:	74fb      	strb	r3, [r7, #19]
            break;
 80051f6:	e006      	b.n	8005206 <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80051f8:	4b0c      	ldr	r3, [pc, #48]	; (800522c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80051fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80051fe:	f003 0302 	and.w	r3, r3, #2
 8005202:	2b00      	cmp	r3, #0
 8005204:	d0ec      	beq.n	80051e0 <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 8005206:	7cfb      	ldrb	r3, [r7, #19]
 8005208:	2b00      	cmp	r3, #0
 800520a:	d10c      	bne.n	8005226 <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800520c:	4b07      	ldr	r3, [pc, #28]	; (800522c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800520e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005212:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800521c:	4903      	ldr	r1, [pc, #12]	; (800522c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800521e:	4313      	orrs	r3, r2
 8005220:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8005224:	e008      	b.n	8005238 <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005226:	7cfb      	ldrb	r3, [r7, #19]
 8005228:	74bb      	strb	r3, [r7, #18]
 800522a:	e005      	b.n	8005238 <HAL_RCCEx_PeriphCLKConfig+0x274>
 800522c:	40021000 	.word	0x40021000
 8005230:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005234:	7cfb      	ldrb	r3, [r7, #19]
 8005236:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005238:	7c7b      	ldrb	r3, [r7, #17]
 800523a:	2b01      	cmp	r3, #1
 800523c:	d105      	bne.n	800524a <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800523e:	4ba0      	ldr	r3, [pc, #640]	; (80054c0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005240:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005242:	4a9f      	ldr	r2, [pc, #636]	; (80054c0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005244:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005248:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	f003 0301 	and.w	r3, r3, #1
 8005252:	2b00      	cmp	r3, #0
 8005254:	d00a      	beq.n	800526c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005256:	4b9a      	ldr	r3, [pc, #616]	; (80054c0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005258:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800525c:	f023 0203 	bic.w	r2, r3, #3
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005264:	4996      	ldr	r1, [pc, #600]	; (80054c0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005266:	4313      	orrs	r3, r2
 8005268:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	f003 0302 	and.w	r3, r3, #2
 8005274:	2b00      	cmp	r3, #0
 8005276:	d00a      	beq.n	800528e <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005278:	4b91      	ldr	r3, [pc, #580]	; (80054c0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800527a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800527e:	f023 020c 	bic.w	r2, r3, #12
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005286:	498e      	ldr	r1, [pc, #568]	; (80054c0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005288:	4313      	orrs	r3, r2
 800528a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	f003 0304 	and.w	r3, r3, #4
 8005296:	2b00      	cmp	r3, #0
 8005298:	d00a      	beq.n	80052b0 <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800529a:	4b89      	ldr	r3, [pc, #548]	; (80054c0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800529c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80052a0:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80052a8:	4985      	ldr	r1, [pc, #532]	; (80054c0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80052aa:	4313      	orrs	r3, r2
 80052ac:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	f003 0308 	and.w	r3, r3, #8
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	d00a      	beq.n	80052d2 <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80052bc:	4b80      	ldr	r3, [pc, #512]	; (80054c0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80052be:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80052c2:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80052ca:	497d      	ldr	r1, [pc, #500]	; (80054c0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80052cc:	4313      	orrs	r3, r2
 80052ce:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	f003 0310 	and.w	r3, r3, #16
 80052da:	2b00      	cmp	r3, #0
 80052dc:	d00a      	beq.n	80052f4 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80052de:	4b78      	ldr	r3, [pc, #480]	; (80054c0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80052e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80052e4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80052ec:	4974      	ldr	r1, [pc, #464]	; (80054c0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80052ee:	4313      	orrs	r3, r2
 80052f0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	f003 0320 	and.w	r3, r3, #32
 80052fc:	2b00      	cmp	r3, #0
 80052fe:	d00a      	beq.n	8005316 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005300:	4b6f      	ldr	r3, [pc, #444]	; (80054c0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005302:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005306:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800530e:	496c      	ldr	r1, [pc, #432]	; (80054c0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005310:	4313      	orrs	r3, r2
 8005312:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800531e:	2b00      	cmp	r3, #0
 8005320:	d00a      	beq.n	8005338 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005322:	4b67      	ldr	r3, [pc, #412]	; (80054c0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005324:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005328:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005330:	4963      	ldr	r1, [pc, #396]	; (80054c0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005332:	4313      	orrs	r3, r2
 8005334:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005340:	2b00      	cmp	r3, #0
 8005342:	d00a      	beq.n	800535a <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8005344:	4b5e      	ldr	r3, [pc, #376]	; (80054c0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005346:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800534a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005352:	495b      	ldr	r1, [pc, #364]	; (80054c0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005354:	4313      	orrs	r3, r2
 8005356:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005362:	2b00      	cmp	r3, #0
 8005364:	d00a      	beq.n	800537c <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005366:	4b56      	ldr	r3, [pc, #344]	; (80054c0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005368:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800536c:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005374:	4952      	ldr	r1, [pc, #328]	; (80054c0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005376:	4313      	orrs	r3, r2
 8005378:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005384:	2b00      	cmp	r3, #0
 8005386:	d00a      	beq.n	800539e <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005388:	4b4d      	ldr	r3, [pc, #308]	; (80054c0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800538a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800538e:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005396:	494a      	ldr	r1, [pc, #296]	; (80054c0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005398:	4313      	orrs	r3, r2
 800539a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80053a6:	2b00      	cmp	r3, #0
 80053a8:	d00a      	beq.n	80053c0 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80053aa:	4b45      	ldr	r3, [pc, #276]	; (80054c0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80053ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80053b0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80053b8:	4941      	ldr	r1, [pc, #260]	; (80054c0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80053ba:	4313      	orrs	r3, r2
 80053bc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80053c8:	2b00      	cmp	r3, #0
 80053ca:	d00a      	beq.n	80053e2 <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80053cc:	4b3c      	ldr	r3, [pc, #240]	; (80054c0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80053ce:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80053d2:	f023 0203 	bic.w	r2, r3, #3
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80053da:	4939      	ldr	r1, [pc, #228]	; (80054c0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80053dc:	4313      	orrs	r3, r2
 80053de:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80053ea:	2b00      	cmp	r3, #0
 80053ec:	d028      	beq.n	8005440 <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80053ee:	4b34      	ldr	r3, [pc, #208]	; (80054c0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80053f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80053f4:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80053fc:	4930      	ldr	r1, [pc, #192]	; (80054c0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80053fe:	4313      	orrs	r3, r2
 8005400:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005408:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800540c:	d106      	bne.n	800541c <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800540e:	4b2c      	ldr	r3, [pc, #176]	; (80054c0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005410:	68db      	ldr	r3, [r3, #12]
 8005412:	4a2b      	ldr	r2, [pc, #172]	; (80054c0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005414:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005418:	60d3      	str	r3, [r2, #12]
 800541a:	e011      	b.n	8005440 <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005420:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005424:	d10c      	bne.n	8005440 <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	3304      	adds	r3, #4
 800542a:	2101      	movs	r1, #1
 800542c:	4618      	mov	r0, r3
 800542e:	f000 f935 	bl	800569c <RCCEx_PLLSAI1_Config>
 8005432:	4603      	mov	r3, r0
 8005434:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8005436:	7cfb      	ldrb	r3, [r7, #19]
 8005438:	2b00      	cmp	r3, #0
 800543a:	d001      	beq.n	8005440 <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 800543c:	7cfb      	ldrb	r3, [r7, #19]
 800543e:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005448:	2b00      	cmp	r3, #0
 800544a:	d04d      	beq.n	80054e8 <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005450:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005454:	d108      	bne.n	8005468 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 8005456:	4b1a      	ldr	r3, [pc, #104]	; (80054c0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005458:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800545c:	4a18      	ldr	r2, [pc, #96]	; (80054c0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800545e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005462:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 8005466:	e012      	b.n	800548e <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 8005468:	4b15      	ldr	r3, [pc, #84]	; (80054c0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800546a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800546e:	4a14      	ldr	r2, [pc, #80]	; (80054c0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005470:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005474:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 8005478:	4b11      	ldr	r3, [pc, #68]	; (80054c0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800547a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800547e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005486:	490e      	ldr	r1, [pc, #56]	; (80054c0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005488:	4313      	orrs	r3, r2
 800548a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005492:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005496:	d106      	bne.n	80054a6 <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005498:	4b09      	ldr	r3, [pc, #36]	; (80054c0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800549a:	68db      	ldr	r3, [r3, #12]
 800549c:	4a08      	ldr	r2, [pc, #32]	; (80054c0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800549e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80054a2:	60d3      	str	r3, [r2, #12]
 80054a4:	e020      	b.n	80054e8 <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80054aa:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80054ae:	d109      	bne.n	80054c4 <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80054b0:	4b03      	ldr	r3, [pc, #12]	; (80054c0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80054b2:	68db      	ldr	r3, [r3, #12]
 80054b4:	4a02      	ldr	r2, [pc, #8]	; (80054c0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80054b6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80054ba:	60d3      	str	r3, [r2, #12]
 80054bc:	e014      	b.n	80054e8 <HAL_RCCEx_PeriphCLKConfig+0x524>
 80054be:	bf00      	nop
 80054c0:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80054c8:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80054cc:	d10c      	bne.n	80054e8 <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	3304      	adds	r3, #4
 80054d2:	2101      	movs	r1, #1
 80054d4:	4618      	mov	r0, r3
 80054d6:	f000 f8e1 	bl	800569c <RCCEx_PLLSAI1_Config>
 80054da:	4603      	mov	r3, r0
 80054dc:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80054de:	7cfb      	ldrb	r3, [r7, #19]
 80054e0:	2b00      	cmp	r3, #0
 80054e2:	d001      	beq.n	80054e8 <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 80054e4:	7cfb      	ldrb	r3, [r7, #19]
 80054e6:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80054f0:	2b00      	cmp	r3, #0
 80054f2:	d028      	beq.n	8005546 <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80054f4:	4b68      	ldr	r3, [pc, #416]	; (8005698 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 80054f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80054fa:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005502:	4965      	ldr	r1, [pc, #404]	; (8005698 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 8005504:	4313      	orrs	r3, r2
 8005506:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800550e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005512:	d106      	bne.n	8005522 <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005514:	4b60      	ldr	r3, [pc, #384]	; (8005698 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 8005516:	68db      	ldr	r3, [r3, #12]
 8005518:	4a5f      	ldr	r2, [pc, #380]	; (8005698 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 800551a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800551e:	60d3      	str	r3, [r2, #12]
 8005520:	e011      	b.n	8005546 <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005526:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800552a:	d10c      	bne.n	8005546 <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	3304      	adds	r3, #4
 8005530:	2101      	movs	r1, #1
 8005532:	4618      	mov	r0, r3
 8005534:	f000 f8b2 	bl	800569c <RCCEx_PLLSAI1_Config>
 8005538:	4603      	mov	r3, r0
 800553a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800553c:	7cfb      	ldrb	r3, [r7, #19]
 800553e:	2b00      	cmp	r3, #0
 8005540:	d001      	beq.n	8005546 <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 8005542:	7cfb      	ldrb	r3, [r7, #19]
 8005544:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800554e:	2b00      	cmp	r3, #0
 8005550:	d01e      	beq.n	8005590 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005552:	4b51      	ldr	r3, [pc, #324]	; (8005698 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 8005554:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005558:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005562:	494d      	ldr	r1, [pc, #308]	; (8005698 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 8005564:	4313      	orrs	r3, r2
 8005566:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005570:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005574:	d10c      	bne.n	8005590 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	3304      	adds	r3, #4
 800557a:	2102      	movs	r1, #2
 800557c:	4618      	mov	r0, r3
 800557e:	f000 f88d 	bl	800569c <RCCEx_PLLSAI1_Config>
 8005582:	4603      	mov	r3, r0
 8005584:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005586:	7cfb      	ldrb	r3, [r7, #19]
 8005588:	2b00      	cmp	r3, #0
 800558a:	d001      	beq.n	8005590 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 800558c:	7cfb      	ldrb	r3, [r7, #19]
 800558e:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005598:	2b00      	cmp	r3, #0
 800559a:	d00b      	beq.n	80055b4 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800559c:	4b3e      	ldr	r3, [pc, #248]	; (8005698 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 800559e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80055a2:	f023 0204 	bic.w	r2, r3, #4
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80055ac:	493a      	ldr	r1, [pc, #232]	; (8005698 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 80055ae:	4313      	orrs	r3, r2
 80055b0:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80055bc:	2b00      	cmp	r3, #0
 80055be:	d00b      	beq.n	80055d8 <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 80055c0:	4b35      	ldr	r3, [pc, #212]	; (8005698 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 80055c2:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80055c6:	f023 0218 	bic.w	r2, r3, #24
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80055d0:	4931      	ldr	r1, [pc, #196]	; (8005698 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 80055d2:	4313      	orrs	r3, r2
 80055d4:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* DFSDM1_Filter0 */

#if defined(LTDC)

  /*-------------------------- LTDC clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80055e0:	2b00      	cmp	r3, #0
 80055e2:	d035      	beq.n	8005650 <HAL_RCCEx_PeriphCLKConfig+0x68c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LTDCCLKSOURCE(PeriphClkInit->LtdcClockSelection));

    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80055e4:	4b2c      	ldr	r3, [pc, #176]	; (8005698 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	4a2b      	ldr	r2, [pc, #172]	; (8005698 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 80055ea:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80055ee:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80055f0:	f7fc ff4c 	bl	800248c <HAL_GetTick>
 80055f4:	60f8      	str	r0, [r7, #12]

    /* Wait till PLLSAI2 is ready */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80055f6:	e009      	b.n	800560c <HAL_RCCEx_PeriphCLKConfig+0x648>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80055f8:	f7fc ff48 	bl	800248c <HAL_GetTick>
 80055fc:	4602      	mov	r2, r0
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	1ad3      	subs	r3, r2, r3
 8005602:	2b02      	cmp	r3, #2
 8005604:	d902      	bls.n	800560c <HAL_RCCEx_PeriphCLKConfig+0x648>
      {
        ret = HAL_TIMEOUT;
 8005606:	2303      	movs	r3, #3
 8005608:	74fb      	strb	r3, [r7, #19]
        break;
 800560a:	e005      	b.n	8005618 <HAL_RCCEx_PeriphCLKConfig+0x654>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800560c:	4b22      	ldr	r3, [pc, #136]	; (8005698 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005614:	2b00      	cmp	r3, #0
 8005616:	d1ef      	bne.n	80055f8 <HAL_RCCEx_PeriphCLKConfig+0x634>
      }
    }

    if(ret == HAL_OK)
 8005618:	7cfb      	ldrb	r3, [r7, #19]
 800561a:	2b00      	cmp	r3, #0
 800561c:	d113      	bne.n	8005646 <HAL_RCCEx_PeriphCLKConfig+0x682>
    {
      /* Configure the LTDC clock source */
      __HAL_RCC_LTDC_CONFIG(PeriphClkInit->LtdcClockSelection);
 800561e:	4b1e      	ldr	r3, [pc, #120]	; (8005698 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 8005620:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8005624:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800562e:	491a      	ldr	r1, [pc, #104]	; (8005698 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 8005630:	4313      	orrs	r3, r2
 8005632:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	3320      	adds	r3, #32
 800563a:	2102      	movs	r1, #2
 800563c:	4618      	mov	r0, r3
 800563e:	f000 f921 	bl	8005884 <RCCEx_PLLSAI2_Config>
 8005642:	4603      	mov	r3, r0
 8005644:	74fb      	strb	r3, [r7, #19]
    }

    if(ret != HAL_OK)
 8005646:	7cfb      	ldrb	r3, [r7, #19]
 8005648:	2b00      	cmp	r3, #0
 800564a:	d001      	beq.n	8005650 <HAL_RCCEx_PeriphCLKConfig+0x68c>
    {
      /* set overall return value */
      status = ret;
 800564c:	7cfb      	ldrb	r3, [r7, #19]
 800564e:	74bb      	strb	r3, [r7, #18]
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005658:	2b00      	cmp	r3, #0
 800565a:	d017      	beq.n	800568c <HAL_RCCEx_PeriphCLKConfig+0x6c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 800565c:	4b0e      	ldr	r3, [pc, #56]	; (8005698 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 800565e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8005662:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800566c:	490a      	ldr	r1, [pc, #40]	; (8005698 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 800566e:	4313      	orrs	r3, r2
 8005670:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800567a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800567e:	d105      	bne.n	800568c <HAL_RCCEx_PeriphCLKConfig+0x6c8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005680:	4b05      	ldr	r3, [pc, #20]	; (8005698 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 8005682:	68db      	ldr	r3, [r3, #12]
 8005684:	4a04      	ldr	r2, [pc, #16]	; (8005698 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 8005686:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800568a:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800568c:	7cbb      	ldrb	r3, [r7, #18]
}
 800568e:	4618      	mov	r0, r3
 8005690:	3718      	adds	r7, #24
 8005692:	46bd      	mov	sp, r7
 8005694:	bd80      	pop	{r7, pc}
 8005696:	bf00      	nop
 8005698:	40021000 	.word	0x40021000

0800569c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 800569c:	b580      	push	{r7, lr}
 800569e:	b084      	sub	sp, #16
 80056a0:	af00      	add	r7, sp, #0
 80056a2:	6078      	str	r0, [r7, #4]
 80056a4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80056a6:	2300      	movs	r3, #0
 80056a8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80056aa:	4b72      	ldr	r3, [pc, #456]	; (8005874 <RCCEx_PLLSAI1_Config+0x1d8>)
 80056ac:	68db      	ldr	r3, [r3, #12]
 80056ae:	f003 0303 	and.w	r3, r3, #3
 80056b2:	2b00      	cmp	r3, #0
 80056b4:	d00e      	beq.n	80056d4 <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80056b6:	4b6f      	ldr	r3, [pc, #444]	; (8005874 <RCCEx_PLLSAI1_Config+0x1d8>)
 80056b8:	68db      	ldr	r3, [r3, #12]
 80056ba:	f003 0203 	and.w	r2, r3, #3
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	429a      	cmp	r2, r3
 80056c4:	d103      	bne.n	80056ce <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	681b      	ldr	r3, [r3, #0]
       ||
 80056ca:	2b00      	cmp	r3, #0
 80056cc:	d142      	bne.n	8005754 <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 80056ce:	2301      	movs	r3, #1
 80056d0:	73fb      	strb	r3, [r7, #15]
 80056d2:	e03f      	b.n	8005754 <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	2b03      	cmp	r3, #3
 80056da:	d018      	beq.n	800570e <RCCEx_PLLSAI1_Config+0x72>
 80056dc:	2b03      	cmp	r3, #3
 80056de:	d825      	bhi.n	800572c <RCCEx_PLLSAI1_Config+0x90>
 80056e0:	2b01      	cmp	r3, #1
 80056e2:	d002      	beq.n	80056ea <RCCEx_PLLSAI1_Config+0x4e>
 80056e4:	2b02      	cmp	r3, #2
 80056e6:	d009      	beq.n	80056fc <RCCEx_PLLSAI1_Config+0x60>
 80056e8:	e020      	b.n	800572c <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80056ea:	4b62      	ldr	r3, [pc, #392]	; (8005874 <RCCEx_PLLSAI1_Config+0x1d8>)
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	f003 0302 	and.w	r3, r3, #2
 80056f2:	2b00      	cmp	r3, #0
 80056f4:	d11d      	bne.n	8005732 <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 80056f6:	2301      	movs	r3, #1
 80056f8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80056fa:	e01a      	b.n	8005732 <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80056fc:	4b5d      	ldr	r3, [pc, #372]	; (8005874 <RCCEx_PLLSAI1_Config+0x1d8>)
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005704:	2b00      	cmp	r3, #0
 8005706:	d116      	bne.n	8005736 <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 8005708:	2301      	movs	r3, #1
 800570a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800570c:	e013      	b.n	8005736 <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800570e:	4b59      	ldr	r3, [pc, #356]	; (8005874 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005716:	2b00      	cmp	r3, #0
 8005718:	d10f      	bne.n	800573a <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800571a:	4b56      	ldr	r3, [pc, #344]	; (8005874 <RCCEx_PLLSAI1_Config+0x1d8>)
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005722:	2b00      	cmp	r3, #0
 8005724:	d109      	bne.n	800573a <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 8005726:	2301      	movs	r3, #1
 8005728:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800572a:	e006      	b.n	800573a <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 800572c:	2301      	movs	r3, #1
 800572e:	73fb      	strb	r3, [r7, #15]
      break;
 8005730:	e004      	b.n	800573c <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8005732:	bf00      	nop
 8005734:	e002      	b.n	800573c <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8005736:	bf00      	nop
 8005738:	e000      	b.n	800573c <RCCEx_PLLSAI1_Config+0xa0>
      break;
 800573a:	bf00      	nop
    }

    if(status == HAL_OK)
 800573c:	7bfb      	ldrb	r3, [r7, #15]
 800573e:	2b00      	cmp	r3, #0
 8005740:	d108      	bne.n	8005754 <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 8005742:	4b4c      	ldr	r3, [pc, #304]	; (8005874 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005744:	68db      	ldr	r3, [r3, #12]
 8005746:	f023 0203 	bic.w	r2, r3, #3
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	4949      	ldr	r1, [pc, #292]	; (8005874 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005750:	4313      	orrs	r3, r2
 8005752:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8005754:	7bfb      	ldrb	r3, [r7, #15]
 8005756:	2b00      	cmp	r3, #0
 8005758:	f040 8086 	bne.w	8005868 <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800575c:	4b45      	ldr	r3, [pc, #276]	; (8005874 <RCCEx_PLLSAI1_Config+0x1d8>)
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	4a44      	ldr	r2, [pc, #272]	; (8005874 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005762:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8005766:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005768:	f7fc fe90 	bl	800248c <HAL_GetTick>
 800576c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800576e:	e009      	b.n	8005784 <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005770:	f7fc fe8c 	bl	800248c <HAL_GetTick>
 8005774:	4602      	mov	r2, r0
 8005776:	68bb      	ldr	r3, [r7, #8]
 8005778:	1ad3      	subs	r3, r2, r3
 800577a:	2b02      	cmp	r3, #2
 800577c:	d902      	bls.n	8005784 <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 800577e:	2303      	movs	r3, #3
 8005780:	73fb      	strb	r3, [r7, #15]
        break;
 8005782:	e005      	b.n	8005790 <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005784:	4b3b      	ldr	r3, [pc, #236]	; (8005874 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800578c:	2b00      	cmp	r3, #0
 800578e:	d1ef      	bne.n	8005770 <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8005790:	7bfb      	ldrb	r3, [r7, #15]
 8005792:	2b00      	cmp	r3, #0
 8005794:	d168      	bne.n	8005868 <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005796:	683b      	ldr	r3, [r7, #0]
 8005798:	2b00      	cmp	r3, #0
 800579a:	d113      	bne.n	80057c4 <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800579c:	4b35      	ldr	r3, [pc, #212]	; (8005874 <RCCEx_PLLSAI1_Config+0x1d8>)
 800579e:	691a      	ldr	r2, [r3, #16]
 80057a0:	4b35      	ldr	r3, [pc, #212]	; (8005878 <RCCEx_PLLSAI1_Config+0x1dc>)
 80057a2:	4013      	ands	r3, r2
 80057a4:	687a      	ldr	r2, [r7, #4]
 80057a6:	6892      	ldr	r2, [r2, #8]
 80057a8:	0211      	lsls	r1, r2, #8
 80057aa:	687a      	ldr	r2, [r7, #4]
 80057ac:	68d2      	ldr	r2, [r2, #12]
 80057ae:	06d2      	lsls	r2, r2, #27
 80057b0:	4311      	orrs	r1, r2
 80057b2:	687a      	ldr	r2, [r7, #4]
 80057b4:	6852      	ldr	r2, [r2, #4]
 80057b6:	3a01      	subs	r2, #1
 80057b8:	0112      	lsls	r2, r2, #4
 80057ba:	430a      	orrs	r2, r1
 80057bc:	492d      	ldr	r1, [pc, #180]	; (8005874 <RCCEx_PLLSAI1_Config+0x1d8>)
 80057be:	4313      	orrs	r3, r2
 80057c0:	610b      	str	r3, [r1, #16]
 80057c2:	e02d      	b.n	8005820 <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80057c4:	683b      	ldr	r3, [r7, #0]
 80057c6:	2b01      	cmp	r3, #1
 80057c8:	d115      	bne.n	80057f6 <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80057ca:	4b2a      	ldr	r3, [pc, #168]	; (8005874 <RCCEx_PLLSAI1_Config+0x1d8>)
 80057cc:	691a      	ldr	r2, [r3, #16]
 80057ce:	4b2b      	ldr	r3, [pc, #172]	; (800587c <RCCEx_PLLSAI1_Config+0x1e0>)
 80057d0:	4013      	ands	r3, r2
 80057d2:	687a      	ldr	r2, [r7, #4]
 80057d4:	6892      	ldr	r2, [r2, #8]
 80057d6:	0211      	lsls	r1, r2, #8
 80057d8:	687a      	ldr	r2, [r7, #4]
 80057da:	6912      	ldr	r2, [r2, #16]
 80057dc:	0852      	lsrs	r2, r2, #1
 80057de:	3a01      	subs	r2, #1
 80057e0:	0552      	lsls	r2, r2, #21
 80057e2:	4311      	orrs	r1, r2
 80057e4:	687a      	ldr	r2, [r7, #4]
 80057e6:	6852      	ldr	r2, [r2, #4]
 80057e8:	3a01      	subs	r2, #1
 80057ea:	0112      	lsls	r2, r2, #4
 80057ec:	430a      	orrs	r2, r1
 80057ee:	4921      	ldr	r1, [pc, #132]	; (8005874 <RCCEx_PLLSAI1_Config+0x1d8>)
 80057f0:	4313      	orrs	r3, r2
 80057f2:	610b      	str	r3, [r1, #16]
 80057f4:	e014      	b.n	8005820 <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80057f6:	4b1f      	ldr	r3, [pc, #124]	; (8005874 <RCCEx_PLLSAI1_Config+0x1d8>)
 80057f8:	691a      	ldr	r2, [r3, #16]
 80057fa:	4b21      	ldr	r3, [pc, #132]	; (8005880 <RCCEx_PLLSAI1_Config+0x1e4>)
 80057fc:	4013      	ands	r3, r2
 80057fe:	687a      	ldr	r2, [r7, #4]
 8005800:	6892      	ldr	r2, [r2, #8]
 8005802:	0211      	lsls	r1, r2, #8
 8005804:	687a      	ldr	r2, [r7, #4]
 8005806:	6952      	ldr	r2, [r2, #20]
 8005808:	0852      	lsrs	r2, r2, #1
 800580a:	3a01      	subs	r2, #1
 800580c:	0652      	lsls	r2, r2, #25
 800580e:	4311      	orrs	r1, r2
 8005810:	687a      	ldr	r2, [r7, #4]
 8005812:	6852      	ldr	r2, [r2, #4]
 8005814:	3a01      	subs	r2, #1
 8005816:	0112      	lsls	r2, r2, #4
 8005818:	430a      	orrs	r2, r1
 800581a:	4916      	ldr	r1, [pc, #88]	; (8005874 <RCCEx_PLLSAI1_Config+0x1d8>)
 800581c:	4313      	orrs	r3, r2
 800581e:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8005820:	4b14      	ldr	r3, [pc, #80]	; (8005874 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	4a13      	ldr	r2, [pc, #76]	; (8005874 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005826:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800582a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800582c:	f7fc fe2e 	bl	800248c <HAL_GetTick>
 8005830:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005832:	e009      	b.n	8005848 <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005834:	f7fc fe2a 	bl	800248c <HAL_GetTick>
 8005838:	4602      	mov	r2, r0
 800583a:	68bb      	ldr	r3, [r7, #8]
 800583c:	1ad3      	subs	r3, r2, r3
 800583e:	2b02      	cmp	r3, #2
 8005840:	d902      	bls.n	8005848 <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8005842:	2303      	movs	r3, #3
 8005844:	73fb      	strb	r3, [r7, #15]
          break;
 8005846:	e005      	b.n	8005854 <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005848:	4b0a      	ldr	r3, [pc, #40]	; (8005874 <RCCEx_PLLSAI1_Config+0x1d8>)
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005850:	2b00      	cmp	r3, #0
 8005852:	d0ef      	beq.n	8005834 <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8005854:	7bfb      	ldrb	r3, [r7, #15]
 8005856:	2b00      	cmp	r3, #0
 8005858:	d106      	bne.n	8005868 <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800585a:	4b06      	ldr	r3, [pc, #24]	; (8005874 <RCCEx_PLLSAI1_Config+0x1d8>)
 800585c:	691a      	ldr	r2, [r3, #16]
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	699b      	ldr	r3, [r3, #24]
 8005862:	4904      	ldr	r1, [pc, #16]	; (8005874 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005864:	4313      	orrs	r3, r2
 8005866:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8005868:	7bfb      	ldrb	r3, [r7, #15]
}
 800586a:	4618      	mov	r0, r3
 800586c:	3710      	adds	r7, #16
 800586e:	46bd      	mov	sp, r7
 8005870:	bd80      	pop	{r7, pc}
 8005872:	bf00      	nop
 8005874:	40021000 	.word	0x40021000
 8005878:	07ff800f 	.word	0x07ff800f
 800587c:	ff9f800f 	.word	0xff9f800f
 8005880:	f9ff800f 	.word	0xf9ff800f

08005884 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8005884:	b580      	push	{r7, lr}
 8005886:	b084      	sub	sp, #16
 8005888:	af00      	add	r7, sp, #0
 800588a:	6078      	str	r0, [r7, #4]
 800588c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800588e:	2300      	movs	r3, #0
 8005890:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8005892:	4b72      	ldr	r3, [pc, #456]	; (8005a5c <RCCEx_PLLSAI2_Config+0x1d8>)
 8005894:	68db      	ldr	r3, [r3, #12]
 8005896:	f003 0303 	and.w	r3, r3, #3
 800589a:	2b00      	cmp	r3, #0
 800589c:	d00e      	beq.n	80058bc <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800589e:	4b6f      	ldr	r3, [pc, #444]	; (8005a5c <RCCEx_PLLSAI2_Config+0x1d8>)
 80058a0:	68db      	ldr	r3, [r3, #12]
 80058a2:	f003 0203 	and.w	r2, r3, #3
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	429a      	cmp	r2, r3
 80058ac:	d103      	bne.n	80058b6 <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	681b      	ldr	r3, [r3, #0]
       ||
 80058b2:	2b00      	cmp	r3, #0
 80058b4:	d142      	bne.n	800593c <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 80058b6:	2301      	movs	r3, #1
 80058b8:	73fb      	strb	r3, [r7, #15]
 80058ba:	e03f      	b.n	800593c <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	2b03      	cmp	r3, #3
 80058c2:	d018      	beq.n	80058f6 <RCCEx_PLLSAI2_Config+0x72>
 80058c4:	2b03      	cmp	r3, #3
 80058c6:	d825      	bhi.n	8005914 <RCCEx_PLLSAI2_Config+0x90>
 80058c8:	2b01      	cmp	r3, #1
 80058ca:	d002      	beq.n	80058d2 <RCCEx_PLLSAI2_Config+0x4e>
 80058cc:	2b02      	cmp	r3, #2
 80058ce:	d009      	beq.n	80058e4 <RCCEx_PLLSAI2_Config+0x60>
 80058d0:	e020      	b.n	8005914 <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80058d2:	4b62      	ldr	r3, [pc, #392]	; (8005a5c <RCCEx_PLLSAI2_Config+0x1d8>)
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	f003 0302 	and.w	r3, r3, #2
 80058da:	2b00      	cmp	r3, #0
 80058dc:	d11d      	bne.n	800591a <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 80058de:	2301      	movs	r3, #1
 80058e0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80058e2:	e01a      	b.n	800591a <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80058e4:	4b5d      	ldr	r3, [pc, #372]	; (8005a5c <RCCEx_PLLSAI2_Config+0x1d8>)
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80058ec:	2b00      	cmp	r3, #0
 80058ee:	d116      	bne.n	800591e <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 80058f0:	2301      	movs	r3, #1
 80058f2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80058f4:	e013      	b.n	800591e <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80058f6:	4b59      	ldr	r3, [pc, #356]	; (8005a5c <RCCEx_PLLSAI2_Config+0x1d8>)
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80058fe:	2b00      	cmp	r3, #0
 8005900:	d10f      	bne.n	8005922 <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8005902:	4b56      	ldr	r3, [pc, #344]	; (8005a5c <RCCEx_PLLSAI2_Config+0x1d8>)
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800590a:	2b00      	cmp	r3, #0
 800590c:	d109      	bne.n	8005922 <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 800590e:	2301      	movs	r3, #1
 8005910:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8005912:	e006      	b.n	8005922 <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 8005914:	2301      	movs	r3, #1
 8005916:	73fb      	strb	r3, [r7, #15]
      break;
 8005918:	e004      	b.n	8005924 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 800591a:	bf00      	nop
 800591c:	e002      	b.n	8005924 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 800591e:	bf00      	nop
 8005920:	e000      	b.n	8005924 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8005922:	bf00      	nop
    }

    if(status == HAL_OK)
 8005924:	7bfb      	ldrb	r3, [r7, #15]
 8005926:	2b00      	cmp	r3, #0
 8005928:	d108      	bne.n	800593c <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 800592a:	4b4c      	ldr	r3, [pc, #304]	; (8005a5c <RCCEx_PLLSAI2_Config+0x1d8>)
 800592c:	68db      	ldr	r3, [r3, #12]
 800592e:	f023 0203 	bic.w	r2, r3, #3
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	4949      	ldr	r1, [pc, #292]	; (8005a5c <RCCEx_PLLSAI2_Config+0x1d8>)
 8005938:	4313      	orrs	r3, r2
 800593a:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 800593c:	7bfb      	ldrb	r3, [r7, #15]
 800593e:	2b00      	cmp	r3, #0
 8005940:	f040 8086 	bne.w	8005a50 <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8005944:	4b45      	ldr	r3, [pc, #276]	; (8005a5c <RCCEx_PLLSAI2_Config+0x1d8>)
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	4a44      	ldr	r2, [pc, #272]	; (8005a5c <RCCEx_PLLSAI2_Config+0x1d8>)
 800594a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800594e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005950:	f7fc fd9c 	bl	800248c <HAL_GetTick>
 8005954:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005956:	e009      	b.n	800596c <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005958:	f7fc fd98 	bl	800248c <HAL_GetTick>
 800595c:	4602      	mov	r2, r0
 800595e:	68bb      	ldr	r3, [r7, #8]
 8005960:	1ad3      	subs	r3, r2, r3
 8005962:	2b02      	cmp	r3, #2
 8005964:	d902      	bls.n	800596c <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8005966:	2303      	movs	r3, #3
 8005968:	73fb      	strb	r3, [r7, #15]
        break;
 800596a:	e005      	b.n	8005978 <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800596c:	4b3b      	ldr	r3, [pc, #236]	; (8005a5c <RCCEx_PLLSAI2_Config+0x1d8>)
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005974:	2b00      	cmp	r3, #0
 8005976:	d1ef      	bne.n	8005958 <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8005978:	7bfb      	ldrb	r3, [r7, #15]
 800597a:	2b00      	cmp	r3, #0
 800597c:	d168      	bne.n	8005a50 <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800597e:	683b      	ldr	r3, [r7, #0]
 8005980:	2b00      	cmp	r3, #0
 8005982:	d113      	bne.n	80059ac <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005984:	4b35      	ldr	r3, [pc, #212]	; (8005a5c <RCCEx_PLLSAI2_Config+0x1d8>)
 8005986:	695a      	ldr	r2, [r3, #20]
 8005988:	4b35      	ldr	r3, [pc, #212]	; (8005a60 <RCCEx_PLLSAI2_Config+0x1dc>)
 800598a:	4013      	ands	r3, r2
 800598c:	687a      	ldr	r2, [r7, #4]
 800598e:	6892      	ldr	r2, [r2, #8]
 8005990:	0211      	lsls	r1, r2, #8
 8005992:	687a      	ldr	r2, [r7, #4]
 8005994:	68d2      	ldr	r2, [r2, #12]
 8005996:	06d2      	lsls	r2, r2, #27
 8005998:	4311      	orrs	r1, r2
 800599a:	687a      	ldr	r2, [r7, #4]
 800599c:	6852      	ldr	r2, [r2, #4]
 800599e:	3a01      	subs	r2, #1
 80059a0:	0112      	lsls	r2, r2, #4
 80059a2:	430a      	orrs	r2, r1
 80059a4:	492d      	ldr	r1, [pc, #180]	; (8005a5c <RCCEx_PLLSAI2_Config+0x1d8>)
 80059a6:	4313      	orrs	r3, r2
 80059a8:	614b      	str	r3, [r1, #20]
 80059aa:	e02d      	b.n	8005a08 <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 80059ac:	683b      	ldr	r3, [r7, #0]
 80059ae:	2b01      	cmp	r3, #1
 80059b0:	d115      	bne.n	80059de <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80059b2:	4b2a      	ldr	r3, [pc, #168]	; (8005a5c <RCCEx_PLLSAI2_Config+0x1d8>)
 80059b4:	695a      	ldr	r2, [r3, #20]
 80059b6:	4b2b      	ldr	r3, [pc, #172]	; (8005a64 <RCCEx_PLLSAI2_Config+0x1e0>)
 80059b8:	4013      	ands	r3, r2
 80059ba:	687a      	ldr	r2, [r7, #4]
 80059bc:	6892      	ldr	r2, [r2, #8]
 80059be:	0211      	lsls	r1, r2, #8
 80059c0:	687a      	ldr	r2, [r7, #4]
 80059c2:	6912      	ldr	r2, [r2, #16]
 80059c4:	0852      	lsrs	r2, r2, #1
 80059c6:	3a01      	subs	r2, #1
 80059c8:	0552      	lsls	r2, r2, #21
 80059ca:	4311      	orrs	r1, r2
 80059cc:	687a      	ldr	r2, [r7, #4]
 80059ce:	6852      	ldr	r2, [r2, #4]
 80059d0:	3a01      	subs	r2, #1
 80059d2:	0112      	lsls	r2, r2, #4
 80059d4:	430a      	orrs	r2, r1
 80059d6:	4921      	ldr	r1, [pc, #132]	; (8005a5c <RCCEx_PLLSAI2_Config+0x1d8>)
 80059d8:	4313      	orrs	r3, r2
 80059da:	614b      	str	r3, [r1, #20]
 80059dc:	e014      	b.n	8005a08 <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80059de:	4b1f      	ldr	r3, [pc, #124]	; (8005a5c <RCCEx_PLLSAI2_Config+0x1d8>)
 80059e0:	695a      	ldr	r2, [r3, #20]
 80059e2:	4b21      	ldr	r3, [pc, #132]	; (8005a68 <RCCEx_PLLSAI2_Config+0x1e4>)
 80059e4:	4013      	ands	r3, r2
 80059e6:	687a      	ldr	r2, [r7, #4]
 80059e8:	6892      	ldr	r2, [r2, #8]
 80059ea:	0211      	lsls	r1, r2, #8
 80059ec:	687a      	ldr	r2, [r7, #4]
 80059ee:	6952      	ldr	r2, [r2, #20]
 80059f0:	0852      	lsrs	r2, r2, #1
 80059f2:	3a01      	subs	r2, #1
 80059f4:	0652      	lsls	r2, r2, #25
 80059f6:	4311      	orrs	r1, r2
 80059f8:	687a      	ldr	r2, [r7, #4]
 80059fa:	6852      	ldr	r2, [r2, #4]
 80059fc:	3a01      	subs	r2, #1
 80059fe:	0112      	lsls	r2, r2, #4
 8005a00:	430a      	orrs	r2, r1
 8005a02:	4916      	ldr	r1, [pc, #88]	; (8005a5c <RCCEx_PLLSAI2_Config+0x1d8>)
 8005a04:	4313      	orrs	r3, r2
 8005a06:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8005a08:	4b14      	ldr	r3, [pc, #80]	; (8005a5c <RCCEx_PLLSAI2_Config+0x1d8>)
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	4a13      	ldr	r2, [pc, #76]	; (8005a5c <RCCEx_PLLSAI2_Config+0x1d8>)
 8005a0e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005a12:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005a14:	f7fc fd3a 	bl	800248c <HAL_GetTick>
 8005a18:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005a1a:	e009      	b.n	8005a30 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005a1c:	f7fc fd36 	bl	800248c <HAL_GetTick>
 8005a20:	4602      	mov	r2, r0
 8005a22:	68bb      	ldr	r3, [r7, #8]
 8005a24:	1ad3      	subs	r3, r2, r3
 8005a26:	2b02      	cmp	r3, #2
 8005a28:	d902      	bls.n	8005a30 <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8005a2a:	2303      	movs	r3, #3
 8005a2c:	73fb      	strb	r3, [r7, #15]
          break;
 8005a2e:	e005      	b.n	8005a3c <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005a30:	4b0a      	ldr	r3, [pc, #40]	; (8005a5c <RCCEx_PLLSAI2_Config+0x1d8>)
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005a38:	2b00      	cmp	r3, #0
 8005a3a:	d0ef      	beq.n	8005a1c <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8005a3c:	7bfb      	ldrb	r3, [r7, #15]
 8005a3e:	2b00      	cmp	r3, #0
 8005a40:	d106      	bne.n	8005a50 <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8005a42:	4b06      	ldr	r3, [pc, #24]	; (8005a5c <RCCEx_PLLSAI2_Config+0x1d8>)
 8005a44:	695a      	ldr	r2, [r3, #20]
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	699b      	ldr	r3, [r3, #24]
 8005a4a:	4904      	ldr	r1, [pc, #16]	; (8005a5c <RCCEx_PLLSAI2_Config+0x1d8>)
 8005a4c:	4313      	orrs	r3, r2
 8005a4e:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8005a50:	7bfb      	ldrb	r3, [r7, #15]
}
 8005a52:	4618      	mov	r0, r3
 8005a54:	3710      	adds	r7, #16
 8005a56:	46bd      	mov	sp, r7
 8005a58:	bd80      	pop	{r7, pc}
 8005a5a:	bf00      	nop
 8005a5c:	40021000 	.word	0x40021000
 8005a60:	07ff800f 	.word	0x07ff800f
 8005a64:	ff9f800f 	.word	0xff9f800f
 8005a68:	f9ff800f 	.word	0xf9ff800f

08005a6c <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8005a6c:	b580      	push	{r7, lr}
 8005a6e:	b084      	sub	sp, #16
 8005a70:	af00      	add	r7, sp, #0
 8005a72:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8005a74:	2301      	movs	r3, #1
 8005a76:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	2b00      	cmp	r3, #0
 8005a7c:	d07f      	beq.n	8005b7e <HAL_RTC_Init+0x112>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else /* #if (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */
    if (hrtc->State == HAL_RTC_STATE_RESET)
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8005a84:	b2db      	uxtb	r3, r3
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	d106      	bne.n	8005a98 <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	2200      	movs	r2, #0
 8005a8e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 8005a92:	6878      	ldr	r0, [r7, #4]
 8005a94:	f7fc fb5c 	bl	8002150 <HAL_RTC_MspInit>
    }
#endif /* #if (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */

#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
    /* Process TAMP ip offset from RTC one */
    hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	f44f 6240 	mov.w	r2, #3072	; 0xc00
 8005a9e:	605a      	str	r2, [r3, #4]
#endif
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	2202      	movs	r2, #2
 8005aa4:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31

    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	22ca      	movs	r2, #202	; 0xca
 8005aae:	625a      	str	r2, [r3, #36]	; 0x24
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	2253      	movs	r2, #83	; 0x53
 8005ab6:	625a      	str	r2, [r3, #36]	; 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 8005ab8:	6878      	ldr	r0, [r7, #4]
 8005aba:	f000 f9b5 	bl	8005e28 <RTC_EnterInitMode>
 8005abe:	4603      	mov	r3, r0
 8005ac0:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 8005ac2:	7bfb      	ldrb	r3, [r7, #15]
 8005ac4:	2b00      	cmp	r3, #0
 8005ac6:	d15a      	bne.n	8005b7e <HAL_RTC_Init+0x112>
    {
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
      /* Clear RTC_CR FMT, OSEL, POL and TAMPOE Bits */
      hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	699b      	ldr	r3, [r3, #24]
 8005ace:	687a      	ldr	r2, [r7, #4]
 8005ad0:	6812      	ldr	r2, [r2, #0]
 8005ad2:	f023 638e 	bic.w	r3, r3, #74448896	; 0x4700000
 8005ad6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005ada:	6193      	str	r3, [r2, #24]
#else
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL);
#endif
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	6999      	ldr	r1, [r3, #24]
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	689a      	ldr	r2, [r3, #8]
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	695b      	ldr	r3, [r3, #20]
 8005aea:	431a      	orrs	r2, r3
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	69db      	ldr	r3, [r3, #28]
 8005af0:	431a      	orrs	r2, r3
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	430a      	orrs	r2, r1
 8005af8:	619a      	str	r2, [r3, #24]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	687a      	ldr	r2, [r7, #4]
 8005b00:	6912      	ldr	r2, [r2, #16]
 8005b02:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	6919      	ldr	r1, [r3, #16]
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	68db      	ldr	r3, [r3, #12]
 8005b0e:	041a      	lsls	r2, r3, #16
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	430a      	orrs	r2, r1
 8005b16:	611a      	str	r2, [r3, #16]

#if defined (STM32L4P5xx) || defined (STM32L4Q5xx)
      /* Configure the Binary mode */
      MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
 8005b18:	4b1b      	ldr	r3, [pc, #108]	; (8005b88 <HAL_RTC_Init+0x11c>)
 8005b1a:	68db      	ldr	r3, [r3, #12]
 8005b1c:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b28:	430b      	orrs	r3, r1
 8005b2a:	4917      	ldr	r1, [pc, #92]	; (8005b88 <HAL_RTC_Init+0x11c>)
 8005b2c:	4313      	orrs	r3, r2
 8005b2e:	60cb      	str	r3, [r1, #12]
#endif

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8005b30:	6878      	ldr	r0, [r7, #4]
 8005b32:	f000 f9af 	bl	8005e94 <RTC_ExitInitMode>
 8005b36:	4603      	mov	r3, r0
 8005b38:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 8005b3a:	7bfb      	ldrb	r3, [r7, #15]
 8005b3c:	2b00      	cmp	r3, #0
 8005b3e:	d11e      	bne.n	8005b7e <HAL_RTC_Init+0x112>
      {
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	699a      	ldr	r2, [r3, #24]
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	f022 4260 	bic.w	r2, r2, #3758096384	; 0xe0000000
 8005b4e:	619a      	str	r2, [r3, #24]
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	6999      	ldr	r1, [r3, #24]
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	6a1b      	ldr	r3, [r3, #32]
 8005b5e:	431a      	orrs	r2, r3
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	699b      	ldr	r3, [r3, #24]
 8005b64:	431a      	orrs	r2, r3
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	430a      	orrs	r2, r1
 8005b6c:	619a      	str	r2, [r3, #24]
        hrtc->Instance->OR &= ~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
        hrtc->Instance->OR |= (hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
#endif

        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	22ff      	movs	r2, #255	; 0xff
 8005b74:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_READY;
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	2201      	movs	r2, #1
 8005b7a:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
      }
    }
  }

  return status;
 8005b7e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005b80:	4618      	mov	r0, r3
 8005b82:	3710      	adds	r7, #16
 8005b84:	46bd      	mov	sp, r7
 8005b86:	bd80      	pop	{r7, pc}
 8005b88:	40002800 	.word	0x40002800

08005b8c <HAL_RTC_SetTime>:
  *             @arg RTC_FORMAT_BIN: Binary format
  *             @arg RTC_FORMAT_BCD: BCD format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8005b8c:	b590      	push	{r4, r7, lr}
 8005b8e:	b087      	sub	sp, #28
 8005b90:	af00      	add	r7, sp, #0
 8005b92:	60f8      	str	r0, [r7, #12]
 8005b94:	60b9      	str	r1, [r7, #8]
 8005b96:	607a      	str	r2, [r7, #4]
    assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));
  }
#endif

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005b98:	68fb      	ldr	r3, [r7, #12]
 8005b9a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8005b9e:	2b01      	cmp	r3, #1
 8005ba0:	d101      	bne.n	8005ba6 <HAL_RTC_SetTime+0x1a>
 8005ba2:	2302      	movs	r3, #2
 8005ba4:	e08b      	b.n	8005cbe <HAL_RTC_SetTime+0x132>
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	2201      	movs	r2, #1
 8005baa:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	2202      	movs	r2, #2
 8005bb2:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	22ca      	movs	r2, #202	; 0xca
 8005bbc:	625a      	str	r2, [r3, #36]	; 0x24
 8005bbe:	68fb      	ldr	r3, [r7, #12]
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	2253      	movs	r2, #83	; 0x53
 8005bc4:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8005bc6:	68f8      	ldr	r0, [r7, #12]
 8005bc8:	f000 f92e 	bl	8005e28 <RTC_EnterInitMode>
 8005bcc:	4603      	mov	r3, r0
 8005bce:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 8005bd0:	7cfb      	ldrb	r3, [r7, #19]
 8005bd2:	2b00      	cmp	r3, #0
 8005bd4:	d15e      	bne.n	8005c94 <HAL_RTC_SetTime+0x108>
  {
    /* Check Binary mode ((32-bit free-running counter) */
    if (READ_BIT(RTC->ICSR, RTC_ICSR_BIN) != RTC_BINARY_ONLY)
 8005bd6:	4b3c      	ldr	r3, [pc, #240]	; (8005cc8 <HAL_RTC_SetTime+0x13c>)
 8005bd8:	68db      	ldr	r3, [r3, #12]
 8005bda:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005bde:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005be2:	d057      	beq.n	8005c94 <HAL_RTC_SetTime+0x108>
    {
      if (Format == RTC_FORMAT_BIN)
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	2b00      	cmp	r3, #0
 8005be8:	d125      	bne.n	8005c36 <HAL_RTC_SetTime+0xaa>
      {
        if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 8005bea:	4b37      	ldr	r3, [pc, #220]	; (8005cc8 <HAL_RTC_SetTime+0x13c>)
 8005bec:	699b      	ldr	r3, [r3, #24]
 8005bee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005bf2:	2b00      	cmp	r3, #0
 8005bf4:	d102      	bne.n	8005bfc <HAL_RTC_SetTime+0x70>
          assert_param(IS_RTC_HOUR12(sTime->Hours));
          assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
        }
        else
        {
          sTime->TimeFormat = 0x00U;
 8005bf6:	68bb      	ldr	r3, [r7, #8]
 8005bf8:	2200      	movs	r2, #0
 8005bfa:	70da      	strb	r2, [r3, #3]
          assert_param(IS_RTC_HOUR24(sTime->Hours));
        }
        assert_param(IS_RTC_MINUTES(sTime->Minutes));
        assert_param(IS_RTC_SECONDS(sTime->Seconds));

        tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8005bfc:	68bb      	ldr	r3, [r7, #8]
 8005bfe:	781b      	ldrb	r3, [r3, #0]
 8005c00:	4618      	mov	r0, r3
 8005c02:	f000 f985 	bl	8005f10 <RTC_ByteToBcd2>
 8005c06:	4603      	mov	r3, r0
 8005c08:	041c      	lsls	r4, r3, #16
                            ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8005c0a:	68bb      	ldr	r3, [r7, #8]
 8005c0c:	785b      	ldrb	r3, [r3, #1]
 8005c0e:	4618      	mov	r0, r3
 8005c10:	f000 f97e 	bl	8005f10 <RTC_ByteToBcd2>
 8005c14:	4603      	mov	r3, r0
 8005c16:	021b      	lsls	r3, r3, #8
        tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8005c18:	431c      	orrs	r4, r3
                            ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8005c1a:	68bb      	ldr	r3, [r7, #8]
 8005c1c:	789b      	ldrb	r3, [r3, #2]
 8005c1e:	4618      	mov	r0, r3
 8005c20:	f000 f976 	bl	8005f10 <RTC_ByteToBcd2>
 8005c24:	4603      	mov	r3, r0
                            ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8005c26:	ea44 0203 	orr.w	r2, r4, r3
                            (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 8005c2a:	68bb      	ldr	r3, [r7, #8]
 8005c2c:	78db      	ldrb	r3, [r3, #3]
 8005c2e:	059b      	lsls	r3, r3, #22
        tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8005c30:	4313      	orrs	r3, r2
 8005c32:	617b      	str	r3, [r7, #20]
 8005c34:	e017      	b.n	8005c66 <HAL_RTC_SetTime+0xda>

      }
      else
      {
        if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 8005c36:	4b24      	ldr	r3, [pc, #144]	; (8005cc8 <HAL_RTC_SetTime+0x13c>)
 8005c38:	699b      	ldr	r3, [r3, #24]
 8005c3a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005c3e:	2b00      	cmp	r3, #0
 8005c40:	d102      	bne.n	8005c48 <HAL_RTC_SetTime+0xbc>
          assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
          assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
        }
        else
        {
          sTime->TimeFormat = 0x00U;
 8005c42:	68bb      	ldr	r3, [r7, #8]
 8005c44:	2200      	movs	r2, #0
 8005c46:	70da      	strb	r2, [r3, #3]
          assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
        }
        assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
        assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
        tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8005c48:	68bb      	ldr	r3, [r7, #8]
 8005c4a:	781b      	ldrb	r3, [r3, #0]
 8005c4c:	041a      	lsls	r2, r3, #16
                  ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8005c4e:	68bb      	ldr	r3, [r7, #8]
 8005c50:	785b      	ldrb	r3, [r3, #1]
 8005c52:	021b      	lsls	r3, r3, #8
        tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8005c54:	4313      	orrs	r3, r2
                  ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8005c56:	68ba      	ldr	r2, [r7, #8]
 8005c58:	7892      	ldrb	r2, [r2, #2]
                  ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8005c5a:	431a      	orrs	r2, r3
                  ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8005c5c:	68bb      	ldr	r3, [r7, #8]
 8005c5e:	78db      	ldrb	r3, [r3, #3]
 8005c60:	059b      	lsls	r3, r3, #22
        tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8005c62:	4313      	orrs	r3, r2
 8005c64:	617b      	str	r3, [r7, #20]
      }

      /* Set the RTC_TR register */
      WRITE_REG(RTC->TR, (tmpreg & RTC_TR_RESERVED_MASK));
 8005c66:	4a18      	ldr	r2, [pc, #96]	; (8005cc8 <HAL_RTC_SetTime+0x13c>)
 8005c68:	697b      	ldr	r3, [r7, #20]
 8005c6a:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8005c6e:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8005c72:	6013      	str	r3, [r2, #0]

      /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
      CLEAR_BIT(RTC->CR, RTC_CR_BKP);
 8005c74:	4b14      	ldr	r3, [pc, #80]	; (8005cc8 <HAL_RTC_SetTime+0x13c>)
 8005c76:	699b      	ldr	r3, [r3, #24]
 8005c78:	4a13      	ldr	r2, [pc, #76]	; (8005cc8 <HAL_RTC_SetTime+0x13c>)
 8005c7a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005c7e:	6193      	str	r3, [r2, #24]

      /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
      SET_BIT(RTC->CR, (sTime->DayLightSaving | sTime->StoreOperation));
 8005c80:	4b11      	ldr	r3, [pc, #68]	; (8005cc8 <HAL_RTC_SetTime+0x13c>)
 8005c82:	699a      	ldr	r2, [r3, #24]
 8005c84:	68bb      	ldr	r3, [r7, #8]
 8005c86:	68d9      	ldr	r1, [r3, #12]
 8005c88:	68bb      	ldr	r3, [r7, #8]
 8005c8a:	691b      	ldr	r3, [r3, #16]
 8005c8c:	430b      	orrs	r3, r1
 8005c8e:	490e      	ldr	r1, [pc, #56]	; (8005cc8 <HAL_RTC_SetTime+0x13c>)
 8005c90:	4313      	orrs	r3, r2
 8005c92:	618b      	str	r3, [r1, #24]
    }
  }

  /* Exit Initialization mode */
  status = RTC_ExitInitMode(hrtc);
 8005c94:	68f8      	ldr	r0, [r7, #12]
 8005c96:	f000 f8fd 	bl	8005e94 <RTC_ExitInitMode>
 8005c9a:	4603      	mov	r3, r0
 8005c9c:	74fb      	strb	r3, [r7, #19]


  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	22ff      	movs	r2, #255	; 0xff
 8005ca4:	625a      	str	r2, [r3, #36]	; 0x24

  if (status == HAL_OK)
 8005ca6:	7cfb      	ldrb	r3, [r7, #19]
 8005ca8:	2b00      	cmp	r3, #0
 8005caa:	d103      	bne.n	8005cb4 <HAL_RTC_SetTime+0x128>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8005cac:	68fb      	ldr	r3, [r7, #12]
 8005cae:	2201      	movs	r2, #1
 8005cb0:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8005cb4:	68fb      	ldr	r3, [r7, #12]
 8005cb6:	2200      	movs	r2, #0
 8005cb8:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

  return status;
 8005cbc:	7cfb      	ldrb	r3, [r7, #19]
}
 8005cbe:	4618      	mov	r0, r3
 8005cc0:	371c      	adds	r7, #28
 8005cc2:	46bd      	mov	sp, r7
 8005cc4:	bd90      	pop	{r4, r7, pc}
 8005cc6:	bf00      	nop
 8005cc8:	40002800 	.word	0x40002800

08005ccc <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary format
  *            @arg RTC_FORMAT_BCD: BCD format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8005ccc:	b590      	push	{r4, r7, lr}
 8005cce:	b087      	sub	sp, #28
 8005cd0:	af00      	add	r7, sp, #0
 8005cd2:	60f8      	str	r0, [r7, #12]
 8005cd4:	60b9      	str	r1, [r7, #8]
 8005cd6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005cd8:	68fb      	ldr	r3, [r7, #12]
 8005cda:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8005cde:	2b01      	cmp	r3, #1
 8005ce0:	d101      	bne.n	8005ce6 <HAL_RTC_SetDate+0x1a>
 8005ce2:	2302      	movs	r3, #2
 8005ce4:	e074      	b.n	8005dd0 <HAL_RTC_SetDate+0x104>
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	2201      	movs	r2, #1
 8005cea:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	2202      	movs	r2, #2
 8005cf2:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	2b00      	cmp	r3, #0
 8005cfa:	d10e      	bne.n	8005d1a <HAL_RTC_SetDate+0x4e>
 8005cfc:	68bb      	ldr	r3, [r7, #8]
 8005cfe:	785b      	ldrb	r3, [r3, #1]
 8005d00:	f003 0310 	and.w	r3, r3, #16
 8005d04:	2b00      	cmp	r3, #0
 8005d06:	d008      	beq.n	8005d1a <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8005d08:	68bb      	ldr	r3, [r7, #8]
 8005d0a:	785b      	ldrb	r3, [r3, #1]
 8005d0c:	f023 0310 	bic.w	r3, r3, #16
 8005d10:	b2db      	uxtb	r3, r3
 8005d12:	330a      	adds	r3, #10
 8005d14:	b2da      	uxtb	r2, r3
 8005d16:	68bb      	ldr	r3, [r7, #8]
 8005d18:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	2b00      	cmp	r3, #0
 8005d1e:	d11c      	bne.n	8005d5a <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 8005d20:	68bb      	ldr	r3, [r7, #8]
 8005d22:	78db      	ldrb	r3, [r3, #3]
 8005d24:	4618      	mov	r0, r3
 8005d26:	f000 f8f3 	bl	8005f10 <RTC_ByteToBcd2>
 8005d2a:	4603      	mov	r3, r0
 8005d2c:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8005d2e:	68bb      	ldr	r3, [r7, #8]
 8005d30:	785b      	ldrb	r3, [r3, #1]
 8005d32:	4618      	mov	r0, r3
 8005d34:	f000 f8ec 	bl	8005f10 <RTC_ByteToBcd2>
 8005d38:	4603      	mov	r3, r0
 8005d3a:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 8005d3c:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date) << RTC_DR_DU_Pos) | \
 8005d3e:	68bb      	ldr	r3, [r7, #8]
 8005d40:	789b      	ldrb	r3, [r3, #2]
 8005d42:	4618      	mov	r0, r3
 8005d44:	f000 f8e4 	bl	8005f10 <RTC_ByteToBcd2>
 8005d48:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8005d4a:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay << RTC_DR_WDU_Pos));
 8005d4e:	68bb      	ldr	r3, [r7, #8]
 8005d50:	781b      	ldrb	r3, [r3, #0]
 8005d52:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 8005d54:	4313      	orrs	r3, r2
 8005d56:	617b      	str	r3, [r7, #20]
 8005d58:	e00e      	b.n	8005d78 <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8005d5a:	68bb      	ldr	r3, [r7, #8]
 8005d5c:	78db      	ldrb	r3, [r3, #3]
 8005d5e:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8005d60:	68bb      	ldr	r3, [r7, #8]
 8005d62:	785b      	ldrb	r3, [r3, #1]
 8005d64:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8005d66:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date) << RTC_DR_DU_Pos) | \
 8005d68:	68ba      	ldr	r2, [r7, #8]
 8005d6a:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8005d6c:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8005d6e:	68bb      	ldr	r3, [r7, #8]
 8005d70:	781b      	ldrb	r3, [r3, #0]
 8005d72:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8005d74:	4313      	orrs	r3, r2
 8005d76:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005d78:	68fb      	ldr	r3, [r7, #12]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	22ca      	movs	r2, #202	; 0xca
 8005d7e:	625a      	str	r2, [r3, #36]	; 0x24
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	2253      	movs	r2, #83	; 0x53
 8005d86:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8005d88:	68f8      	ldr	r0, [r7, #12]
 8005d8a:	f000 f84d 	bl	8005e28 <RTC_EnterInitMode>
 8005d8e:	4603      	mov	r3, r0
 8005d90:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 8005d92:	7cfb      	ldrb	r3, [r7, #19]
 8005d94:	2b00      	cmp	r3, #0
 8005d96:	d10b      	bne.n	8005db0 <HAL_RTC_SetDate+0xe4>
  {
    /* Set the RTC_DR register */
    WRITE_REG(RTC->DR, (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK));
 8005d98:	4a0f      	ldr	r2, [pc, #60]	; (8005dd8 <HAL_RTC_SetDate+0x10c>)
 8005d9a:	697b      	ldr	r3, [r7, #20]
 8005d9c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8005da0:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8005da4:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8005da6:	68f8      	ldr	r0, [r7, #12]
 8005da8:	f000 f874 	bl	8005e94 <RTC_ExitInitMode>
 8005dac:	4603      	mov	r3, r0
 8005dae:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	22ff      	movs	r2, #255	; 0xff
 8005db6:	625a      	str	r2, [r3, #36]	; 0x24

  if (status == HAL_OK)
 8005db8:	7cfb      	ldrb	r3, [r7, #19]
 8005dba:	2b00      	cmp	r3, #0
 8005dbc:	d103      	bne.n	8005dc6 <HAL_RTC_SetDate+0xfa>
  {
    hrtc->State = HAL_RTC_STATE_READY ;
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	2201      	movs	r2, #1
 8005dc2:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8005dc6:	68fb      	ldr	r3, [r7, #12]
 8005dc8:	2200      	movs	r2, #0
 8005dca:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

  return status;
 8005dce:	7cfb      	ldrb	r3, [r7, #19]
}
 8005dd0:	4618      	mov	r0, r3
 8005dd2:	371c      	adds	r7, #28
 8005dd4:	46bd      	mov	sp, r7
 8005dd6:	bd90      	pop	{r4, r7, pc}
 8005dd8:	40002800 	.word	0x40002800

08005ddc <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8005ddc:	b580      	push	{r7, lr}
 8005dde:	b084      	sub	sp, #16
 8005de0:	af00      	add	r7, sp, #0
 8005de2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear RSF flag */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  hrtc->Instance->ICSR &= (uint32_t)RTC_RSF_MASK;
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	68da      	ldr	r2, [r3, #12]
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8005df2:	60da      	str	r2, [r3, #12]
#else
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
#endif

  tickstart = HAL_GetTick();
 8005df4:	f7fc fb4a 	bl	800248c <HAL_GetTick>
 8005df8:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  while ((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 8005dfa:	e009      	b.n	8005e10 <HAL_RTC_WaitForSynchro+0x34>
#else
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
#endif
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8005dfc:	f7fc fb46 	bl	800248c <HAL_GetTick>
 8005e00:	4602      	mov	r2, r0
 8005e02:	68fb      	ldr	r3, [r7, #12]
 8005e04:	1ad3      	subs	r3, r2, r3
 8005e06:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005e0a:	d901      	bls.n	8005e10 <HAL_RTC_WaitForSynchro+0x34>
    {
      return HAL_TIMEOUT;
 8005e0c:	2303      	movs	r3, #3
 8005e0e:	e007      	b.n	8005e20 <HAL_RTC_WaitForSynchro+0x44>
  while ((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	68db      	ldr	r3, [r3, #12]
 8005e16:	f003 0320 	and.w	r3, r3, #32
 8005e1a:	2b00      	cmp	r3, #0
 8005e1c:	d0ee      	beq.n	8005dfc <HAL_RTC_WaitForSynchro+0x20>
    }
  }

  return HAL_OK;
 8005e1e:	2300      	movs	r3, #0
}
 8005e20:	4618      	mov	r0, r3
 8005e22:	3710      	adds	r7, #16
 8005e24:	46bd      	mov	sp, r7
 8005e26:	bd80      	pop	{r7, pc}

08005e28 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8005e28:	b580      	push	{r7, lr}
 8005e2a:	b084      	sub	sp, #16
 8005e2c:	af00      	add	r7, sp, #0
 8005e2e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005e30:	2300      	movs	r3, #0
 8005e32:	73fb      	strb	r3, [r7, #15]

  /* Check if the Initialization mode is set */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  if ((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U)
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	68db      	ldr	r3, [r3, #12]
 8005e3a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005e3e:	2b00      	cmp	r3, #0
 8005e40:	d123      	bne.n	8005e8a <RTC_EnterInitMode+0x62>
  {
    /* Set the Initialization mode */
    SET_BIT(hrtc->Instance->ICSR, RTC_ICSR_INIT);
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	68da      	ldr	r2, [r3, #12]
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8005e50:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8005e52:	f7fc fb1b 	bl	800248c <HAL_GetTick>
 8005e56:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(hrtc->Instance->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8005e58:	e00d      	b.n	8005e76 <RTC_EnterInitMode+0x4e>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 8005e5a:	f7fc fb17 	bl	800248c <HAL_GetTick>
 8005e5e:	4602      	mov	r2, r0
 8005e60:	68bb      	ldr	r3, [r7, #8]
 8005e62:	1ad3      	subs	r3, r2, r3
 8005e64:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005e68:	d905      	bls.n	8005e76 <RTC_EnterInitMode+0x4e>
      {
        status = HAL_TIMEOUT;
 8005e6a:	2303      	movs	r3, #3
 8005e6c:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	2203      	movs	r2, #3
 8005e72:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
    while ((READ_BIT(hrtc->Instance->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	68db      	ldr	r3, [r3, #12]
 8005e7c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005e80:	2b00      	cmp	r3, #0
 8005e82:	d102      	bne.n	8005e8a <RTC_EnterInitMode+0x62>
 8005e84:	7bfb      	ldrb	r3, [r7, #15]
 8005e86:	2b03      	cmp	r3, #3
 8005e88:	d1e7      	bne.n	8005e5a <RTC_EnterInitMode+0x32>
      }
    }
  }
#endif /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */

  return status;
 8005e8a:	7bfb      	ldrb	r3, [r7, #15]
}
 8005e8c:	4618      	mov	r0, r3
 8005e8e:	3710      	adds	r7, #16
 8005e90:	46bd      	mov	sp, r7
 8005e92:	bd80      	pop	{r7, pc}

08005e94 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8005e94:	b580      	push	{r7, lr}
 8005e96:	b084      	sub	sp, #16
 8005e98:	af00      	add	r7, sp, #0
 8005e9a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005e9c:	2300      	movs	r3, #0
 8005e9e:	73fb      	strb	r3, [r7, #15]

  /* Exit Initialization mode */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined(STM32L4P5xx) || defined(STM32L4Q5xx)
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 8005ea0:	4b1a      	ldr	r3, [pc, #104]	; (8005f0c <RTC_ExitInitMode+0x78>)
 8005ea2:	68db      	ldr	r3, [r3, #12]
 8005ea4:	4a19      	ldr	r2, [pc, #100]	; (8005f0c <RTC_ExitInitMode+0x78>)
 8005ea6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005eaa:	60d3      	str	r3, [r2, #12]
  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ISR, RTC_ISR_INIT);
#endif

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 8005eac:	4b17      	ldr	r3, [pc, #92]	; (8005f0c <RTC_ExitInitMode+0x78>)
 8005eae:	699b      	ldr	r3, [r3, #24]
 8005eb0:	f003 0320 	and.w	r3, r3, #32
 8005eb4:	2b00      	cmp	r3, #0
 8005eb6:	d10c      	bne.n	8005ed2 <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8005eb8:	6878      	ldr	r0, [r7, #4]
 8005eba:	f7ff ff8f 	bl	8005ddc <HAL_RTC_WaitForSynchro>
 8005ebe:	4603      	mov	r3, r0
 8005ec0:	2b00      	cmp	r3, #0
 8005ec2:	d01e      	beq.n	8005f02 <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	2203      	movs	r2, #3
 8005ec8:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
      status = HAL_TIMEOUT;
 8005ecc:	2303      	movs	r3, #3
 8005ece:	73fb      	strb	r3, [r7, #15]
 8005ed0:	e017      	b.n	8005f02 <RTC_ExitInitMode+0x6e>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8005ed2:	4b0e      	ldr	r3, [pc, #56]	; (8005f0c <RTC_ExitInitMode+0x78>)
 8005ed4:	699b      	ldr	r3, [r3, #24]
 8005ed6:	4a0d      	ldr	r2, [pc, #52]	; (8005f0c <RTC_ExitInitMode+0x78>)
 8005ed8:	f023 0320 	bic.w	r3, r3, #32
 8005edc:	6193      	str	r3, [r2, #24]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8005ede:	6878      	ldr	r0, [r7, #4]
 8005ee0:	f7ff ff7c 	bl	8005ddc <HAL_RTC_WaitForSynchro>
 8005ee4:	4603      	mov	r3, r0
 8005ee6:	2b00      	cmp	r3, #0
 8005ee8:	d005      	beq.n	8005ef6 <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	2203      	movs	r2, #3
 8005eee:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
      status = HAL_TIMEOUT;
 8005ef2:	2303      	movs	r3, #3
 8005ef4:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8005ef6:	4b05      	ldr	r3, [pc, #20]	; (8005f0c <RTC_ExitInitMode+0x78>)
 8005ef8:	699b      	ldr	r3, [r3, #24]
 8005efa:	4a04      	ldr	r2, [pc, #16]	; (8005f0c <RTC_ExitInitMode+0x78>)
 8005efc:	f043 0320 	orr.w	r3, r3, #32
 8005f00:	6193      	str	r3, [r2, #24]
  }

  return status;
 8005f02:	7bfb      	ldrb	r3, [r7, #15]
}
 8005f04:	4618      	mov	r0, r3
 8005f06:	3710      	adds	r7, #16
 8005f08:	46bd      	mov	sp, r7
 8005f0a:	bd80      	pop	{r7, pc}
 8005f0c:	40002800 	.word	0x40002800

08005f10 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8005f10:	b480      	push	{r7}
 8005f12:	b085      	sub	sp, #20
 8005f14:	af00      	add	r7, sp, #0
 8005f16:	4603      	mov	r3, r0
 8005f18:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8005f1a:	2300      	movs	r3, #0
 8005f1c:	60fb      	str	r3, [r7, #12]
  uint8_t temp = Value;
 8005f1e:	79fb      	ldrb	r3, [r7, #7]
 8005f20:	72fb      	strb	r3, [r7, #11]

  while (temp >= 10U)
 8005f22:	e005      	b.n	8005f30 <RTC_ByteToBcd2+0x20>
  {
    bcdhigh++;
 8005f24:	68fb      	ldr	r3, [r7, #12]
 8005f26:	3301      	adds	r3, #1
 8005f28:	60fb      	str	r3, [r7, #12]
    temp -= 10U;
 8005f2a:	7afb      	ldrb	r3, [r7, #11]
 8005f2c:	3b0a      	subs	r3, #10
 8005f2e:	72fb      	strb	r3, [r7, #11]
  while (temp >= 10U)
 8005f30:	7afb      	ldrb	r3, [r7, #11]
 8005f32:	2b09      	cmp	r3, #9
 8005f34:	d8f6      	bhi.n	8005f24 <RTC_ByteToBcd2+0x14>
  }

  return ((uint8_t)(bcdhigh << 4U) | temp);
 8005f36:	68fb      	ldr	r3, [r7, #12]
 8005f38:	b2db      	uxtb	r3, r3
 8005f3a:	011b      	lsls	r3, r3, #4
 8005f3c:	b2da      	uxtb	r2, r3
 8005f3e:	7afb      	ldrb	r3, [r7, #11]
 8005f40:	4313      	orrs	r3, r2
 8005f42:	b2db      	uxtb	r3, r3
}
 8005f44:	4618      	mov	r0, r3
 8005f46:	3714      	adds	r7, #20
 8005f48:	46bd      	mov	sp, r7
 8005f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f4e:	4770      	bx	lr

08005f50 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005f50:	b580      	push	{r7, lr}
 8005f52:	b084      	sub	sp, #16
 8005f54:	af00      	add	r7, sp, #0
 8005f56:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	2b00      	cmp	r3, #0
 8005f5c:	d101      	bne.n	8005f62 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005f5e:	2301      	movs	r3, #1
 8005f60:	e095      	b.n	800608e <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f66:	2b00      	cmp	r3, #0
 8005f68:	d108      	bne.n	8005f7c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	685b      	ldr	r3, [r3, #4]
 8005f6e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005f72:	d009      	beq.n	8005f88 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	2200      	movs	r2, #0
 8005f78:	61da      	str	r2, [r3, #28]
 8005f7a:	e005      	b.n	8005f88 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	2200      	movs	r2, #0
 8005f80:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	2200      	movs	r2, #0
 8005f86:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	2200      	movs	r2, #0
 8005f8c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005f94:	b2db      	uxtb	r3, r3
 8005f96:	2b00      	cmp	r3, #0
 8005f98:	d106      	bne.n	8005fa8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	2200      	movs	r2, #0
 8005f9e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005fa2:	6878      	ldr	r0, [r7, #4]
 8005fa4:	f7fc f912 	bl	80021cc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	2202      	movs	r2, #2
 8005fac:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	681a      	ldr	r2, [r3, #0]
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005fbe:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	68db      	ldr	r3, [r3, #12]
 8005fc4:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005fc8:	d902      	bls.n	8005fd0 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8005fca:	2300      	movs	r3, #0
 8005fcc:	60fb      	str	r3, [r7, #12]
 8005fce:	e002      	b.n	8005fd6 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8005fd0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005fd4:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	68db      	ldr	r3, [r3, #12]
 8005fda:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8005fde:	d007      	beq.n	8005ff0 <HAL_SPI_Init+0xa0>
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	68db      	ldr	r3, [r3, #12]
 8005fe4:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005fe8:	d002      	beq.n	8005ff0 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	2200      	movs	r2, #0
 8005fee:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	685b      	ldr	r3, [r3, #4]
 8005ff4:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	689b      	ldr	r3, [r3, #8]
 8005ffc:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8006000:	431a      	orrs	r2, r3
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	691b      	ldr	r3, [r3, #16]
 8006006:	f003 0302 	and.w	r3, r3, #2
 800600a:	431a      	orrs	r2, r3
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	695b      	ldr	r3, [r3, #20]
 8006010:	f003 0301 	and.w	r3, r3, #1
 8006014:	431a      	orrs	r2, r3
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	699b      	ldr	r3, [r3, #24]
 800601a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800601e:	431a      	orrs	r2, r3
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	69db      	ldr	r3, [r3, #28]
 8006024:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8006028:	431a      	orrs	r2, r3
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	6a1b      	ldr	r3, [r3, #32]
 800602e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006032:	ea42 0103 	orr.w	r1, r2, r3
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800603a:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	430a      	orrs	r2, r1
 8006044:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	699b      	ldr	r3, [r3, #24]
 800604a:	0c1b      	lsrs	r3, r3, #16
 800604c:	f003 0204 	and.w	r2, r3, #4
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006054:	f003 0310 	and.w	r3, r3, #16
 8006058:	431a      	orrs	r2, r3
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800605e:	f003 0308 	and.w	r3, r3, #8
 8006062:	431a      	orrs	r2, r3
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	68db      	ldr	r3, [r3, #12]
 8006068:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 800606c:	ea42 0103 	orr.w	r1, r2, r3
 8006070:	68fb      	ldr	r3, [r7, #12]
 8006072:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	430a      	orrs	r2, r1
 800607c:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	2200      	movs	r2, #0
 8006082:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	2201      	movs	r2, #1
 8006088:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 800608c:	2300      	movs	r3, #0
}
 800608e:	4618      	mov	r0, r3
 8006090:	3710      	adds	r7, #16
 8006092:	46bd      	mov	sp, r7
 8006094:	bd80      	pop	{r7, pc}

08006096 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006096:	b580      	push	{r7, lr}
 8006098:	b088      	sub	sp, #32
 800609a:	af00      	add	r7, sp, #0
 800609c:	60f8      	str	r0, [r7, #12]
 800609e:	60b9      	str	r1, [r7, #8]
 80060a0:	603b      	str	r3, [r7, #0]
 80060a2:	4613      	mov	r3, r2
 80060a4:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80060a6:	2300      	movs	r3, #0
 80060a8:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80060aa:	68fb      	ldr	r3, [r7, #12]
 80060ac:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 80060b0:	2b01      	cmp	r3, #1
 80060b2:	d101      	bne.n	80060b8 <HAL_SPI_Transmit+0x22>
 80060b4:	2302      	movs	r3, #2
 80060b6:	e158      	b.n	800636a <HAL_SPI_Transmit+0x2d4>
 80060b8:	68fb      	ldr	r3, [r7, #12]
 80060ba:	2201      	movs	r2, #1
 80060bc:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80060c0:	f7fc f9e4 	bl	800248c <HAL_GetTick>
 80060c4:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80060c6:	88fb      	ldrh	r3, [r7, #6]
 80060c8:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80060ca:	68fb      	ldr	r3, [r7, #12]
 80060cc:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80060d0:	b2db      	uxtb	r3, r3
 80060d2:	2b01      	cmp	r3, #1
 80060d4:	d002      	beq.n	80060dc <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80060d6:	2302      	movs	r3, #2
 80060d8:	77fb      	strb	r3, [r7, #31]
    goto error;
 80060da:	e13d      	b.n	8006358 <HAL_SPI_Transmit+0x2c2>
  }

  if ((pData == NULL) || (Size == 0U))
 80060dc:	68bb      	ldr	r3, [r7, #8]
 80060de:	2b00      	cmp	r3, #0
 80060e0:	d002      	beq.n	80060e8 <HAL_SPI_Transmit+0x52>
 80060e2:	88fb      	ldrh	r3, [r7, #6]
 80060e4:	2b00      	cmp	r3, #0
 80060e6:	d102      	bne.n	80060ee <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80060e8:	2301      	movs	r3, #1
 80060ea:	77fb      	strb	r3, [r7, #31]
    goto error;
 80060ec:	e134      	b.n	8006358 <HAL_SPI_Transmit+0x2c2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80060ee:	68fb      	ldr	r3, [r7, #12]
 80060f0:	2203      	movs	r2, #3
 80060f2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80060f6:	68fb      	ldr	r3, [r7, #12]
 80060f8:	2200      	movs	r2, #0
 80060fa:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80060fc:	68fb      	ldr	r3, [r7, #12]
 80060fe:	68ba      	ldr	r2, [r7, #8]
 8006100:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8006102:	68fb      	ldr	r3, [r7, #12]
 8006104:	88fa      	ldrh	r2, [r7, #6]
 8006106:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8006108:	68fb      	ldr	r3, [r7, #12]
 800610a:	88fa      	ldrh	r2, [r7, #6]
 800610c:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800610e:	68fb      	ldr	r3, [r7, #12]
 8006110:	2200      	movs	r2, #0
 8006112:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8006114:	68fb      	ldr	r3, [r7, #12]
 8006116:	2200      	movs	r2, #0
 8006118:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 800611c:	68fb      	ldr	r3, [r7, #12]
 800611e:	2200      	movs	r2, #0
 8006120:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 8006124:	68fb      	ldr	r3, [r7, #12]
 8006126:	2200      	movs	r2, #0
 8006128:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 800612a:	68fb      	ldr	r3, [r7, #12]
 800612c:	2200      	movs	r2, #0
 800612e:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006130:	68fb      	ldr	r3, [r7, #12]
 8006132:	689b      	ldr	r3, [r3, #8]
 8006134:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006138:	d10f      	bne.n	800615a <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800613a:	68fb      	ldr	r3, [r7, #12]
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	681a      	ldr	r2, [r3, #0]
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006148:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800614a:	68fb      	ldr	r3, [r7, #12]
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	681a      	ldr	r2, [r3, #0]
 8006150:	68fb      	ldr	r3, [r7, #12]
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006158:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800615a:	68fb      	ldr	r3, [r7, #12]
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006164:	2b40      	cmp	r3, #64	; 0x40
 8006166:	d007      	beq.n	8006178 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	681a      	ldr	r2, [r3, #0]
 800616e:	68fb      	ldr	r3, [r7, #12]
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006176:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006178:	68fb      	ldr	r3, [r7, #12]
 800617a:	68db      	ldr	r3, [r3, #12]
 800617c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8006180:	d94b      	bls.n	800621a <HAL_SPI_Transmit+0x184>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006182:	68fb      	ldr	r3, [r7, #12]
 8006184:	685b      	ldr	r3, [r3, #4]
 8006186:	2b00      	cmp	r3, #0
 8006188:	d002      	beq.n	8006190 <HAL_SPI_Transmit+0xfa>
 800618a:	8afb      	ldrh	r3, [r7, #22]
 800618c:	2b01      	cmp	r3, #1
 800618e:	d13e      	bne.n	800620e <HAL_SPI_Transmit+0x178>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006190:	68fb      	ldr	r3, [r7, #12]
 8006192:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006194:	881a      	ldrh	r2, [r3, #0]
 8006196:	68fb      	ldr	r3, [r7, #12]
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800619c:	68fb      	ldr	r3, [r7, #12]
 800619e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80061a0:	1c9a      	adds	r2, r3, #2
 80061a2:	68fb      	ldr	r3, [r7, #12]
 80061a4:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 80061a6:	68fb      	ldr	r3, [r7, #12]
 80061a8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80061aa:	b29b      	uxth	r3, r3
 80061ac:	3b01      	subs	r3, #1
 80061ae:	b29a      	uxth	r2, r3
 80061b0:	68fb      	ldr	r3, [r7, #12]
 80061b2:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80061b4:	e02b      	b.n	800620e <HAL_SPI_Transmit+0x178>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80061b6:	68fb      	ldr	r3, [r7, #12]
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	689b      	ldr	r3, [r3, #8]
 80061bc:	f003 0302 	and.w	r3, r3, #2
 80061c0:	2b02      	cmp	r3, #2
 80061c2:	d112      	bne.n	80061ea <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80061c4:	68fb      	ldr	r3, [r7, #12]
 80061c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80061c8:	881a      	ldrh	r2, [r3, #0]
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80061d0:	68fb      	ldr	r3, [r7, #12]
 80061d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80061d4:	1c9a      	adds	r2, r3, #2
 80061d6:	68fb      	ldr	r3, [r7, #12]
 80061d8:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80061da:	68fb      	ldr	r3, [r7, #12]
 80061dc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80061de:	b29b      	uxth	r3, r3
 80061e0:	3b01      	subs	r3, #1
 80061e2:	b29a      	uxth	r2, r3
 80061e4:	68fb      	ldr	r3, [r7, #12]
 80061e6:	87da      	strh	r2, [r3, #62]	; 0x3e
 80061e8:	e011      	b.n	800620e <HAL_SPI_Transmit+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80061ea:	f7fc f94f 	bl	800248c <HAL_GetTick>
 80061ee:	4602      	mov	r2, r0
 80061f0:	69bb      	ldr	r3, [r7, #24]
 80061f2:	1ad3      	subs	r3, r2, r3
 80061f4:	683a      	ldr	r2, [r7, #0]
 80061f6:	429a      	cmp	r2, r3
 80061f8:	d803      	bhi.n	8006202 <HAL_SPI_Transmit+0x16c>
 80061fa:	683b      	ldr	r3, [r7, #0]
 80061fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006200:	d102      	bne.n	8006208 <HAL_SPI_Transmit+0x172>
 8006202:	683b      	ldr	r3, [r7, #0]
 8006204:	2b00      	cmp	r3, #0
 8006206:	d102      	bne.n	800620e <HAL_SPI_Transmit+0x178>
        {
          errorcode = HAL_TIMEOUT;
 8006208:	2303      	movs	r3, #3
 800620a:	77fb      	strb	r3, [r7, #31]
          goto error;
 800620c:	e0a4      	b.n	8006358 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 800620e:	68fb      	ldr	r3, [r7, #12]
 8006210:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006212:	b29b      	uxth	r3, r3
 8006214:	2b00      	cmp	r3, #0
 8006216:	d1ce      	bne.n	80061b6 <HAL_SPI_Transmit+0x120>
 8006218:	e07c      	b.n	8006314 <HAL_SPI_Transmit+0x27e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800621a:	68fb      	ldr	r3, [r7, #12]
 800621c:	685b      	ldr	r3, [r3, #4]
 800621e:	2b00      	cmp	r3, #0
 8006220:	d002      	beq.n	8006228 <HAL_SPI_Transmit+0x192>
 8006222:	8afb      	ldrh	r3, [r7, #22]
 8006224:	2b01      	cmp	r3, #1
 8006226:	d170      	bne.n	800630a <HAL_SPI_Transmit+0x274>
    {
      if (hspi->TxXferCount > 1U)
 8006228:	68fb      	ldr	r3, [r7, #12]
 800622a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800622c:	b29b      	uxth	r3, r3
 800622e:	2b01      	cmp	r3, #1
 8006230:	d912      	bls.n	8006258 <HAL_SPI_Transmit+0x1c2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006232:	68fb      	ldr	r3, [r7, #12]
 8006234:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006236:	881a      	ldrh	r2, [r3, #0]
 8006238:	68fb      	ldr	r3, [r7, #12]
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800623e:	68fb      	ldr	r3, [r7, #12]
 8006240:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006242:	1c9a      	adds	r2, r3, #2
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800624c:	b29b      	uxth	r3, r3
 800624e:	3b02      	subs	r3, #2
 8006250:	b29a      	uxth	r2, r3
 8006252:	68fb      	ldr	r3, [r7, #12]
 8006254:	87da      	strh	r2, [r3, #62]	; 0x3e
 8006256:	e058      	b.n	800630a <HAL_SPI_Transmit+0x274>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006258:	68fb      	ldr	r3, [r7, #12]
 800625a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800625c:	68fb      	ldr	r3, [r7, #12]
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	330c      	adds	r3, #12
 8006262:	7812      	ldrb	r2, [r2, #0]
 8006264:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800626a:	1c5a      	adds	r2, r3, #1
 800626c:	68fb      	ldr	r3, [r7, #12]
 800626e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8006270:	68fb      	ldr	r3, [r7, #12]
 8006272:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006274:	b29b      	uxth	r3, r3
 8006276:	3b01      	subs	r3, #1
 8006278:	b29a      	uxth	r2, r3
 800627a:	68fb      	ldr	r3, [r7, #12]
 800627c:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 800627e:	e044      	b.n	800630a <HAL_SPI_Transmit+0x274>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	689b      	ldr	r3, [r3, #8]
 8006286:	f003 0302 	and.w	r3, r3, #2
 800628a:	2b02      	cmp	r3, #2
 800628c:	d12b      	bne.n	80062e6 <HAL_SPI_Transmit+0x250>
      {
        if (hspi->TxXferCount > 1U)
 800628e:	68fb      	ldr	r3, [r7, #12]
 8006290:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006292:	b29b      	uxth	r3, r3
 8006294:	2b01      	cmp	r3, #1
 8006296:	d912      	bls.n	80062be <HAL_SPI_Transmit+0x228>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006298:	68fb      	ldr	r3, [r7, #12]
 800629a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800629c:	881a      	ldrh	r2, [r3, #0]
 800629e:	68fb      	ldr	r3, [r7, #12]
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80062a4:	68fb      	ldr	r3, [r7, #12]
 80062a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80062a8:	1c9a      	adds	r2, r3, #2
 80062aa:	68fb      	ldr	r3, [r7, #12]
 80062ac:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 80062ae:	68fb      	ldr	r3, [r7, #12]
 80062b0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80062b2:	b29b      	uxth	r3, r3
 80062b4:	3b02      	subs	r3, #2
 80062b6:	b29a      	uxth	r2, r3
 80062b8:	68fb      	ldr	r3, [r7, #12]
 80062ba:	87da      	strh	r2, [r3, #62]	; 0x3e
 80062bc:	e025      	b.n	800630a <HAL_SPI_Transmit+0x274>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80062be:	68fb      	ldr	r3, [r7, #12]
 80062c0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80062c2:	68fb      	ldr	r3, [r7, #12]
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	330c      	adds	r3, #12
 80062c8:	7812      	ldrb	r2, [r2, #0]
 80062ca:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80062cc:	68fb      	ldr	r3, [r7, #12]
 80062ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80062d0:	1c5a      	adds	r2, r3, #1
 80062d2:	68fb      	ldr	r3, [r7, #12]
 80062d4:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 80062d6:	68fb      	ldr	r3, [r7, #12]
 80062d8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80062da:	b29b      	uxth	r3, r3
 80062dc:	3b01      	subs	r3, #1
 80062de:	b29a      	uxth	r2, r3
 80062e0:	68fb      	ldr	r3, [r7, #12]
 80062e2:	87da      	strh	r2, [r3, #62]	; 0x3e
 80062e4:	e011      	b.n	800630a <HAL_SPI_Transmit+0x274>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80062e6:	f7fc f8d1 	bl	800248c <HAL_GetTick>
 80062ea:	4602      	mov	r2, r0
 80062ec:	69bb      	ldr	r3, [r7, #24]
 80062ee:	1ad3      	subs	r3, r2, r3
 80062f0:	683a      	ldr	r2, [r7, #0]
 80062f2:	429a      	cmp	r2, r3
 80062f4:	d803      	bhi.n	80062fe <HAL_SPI_Transmit+0x268>
 80062f6:	683b      	ldr	r3, [r7, #0]
 80062f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80062fc:	d102      	bne.n	8006304 <HAL_SPI_Transmit+0x26e>
 80062fe:	683b      	ldr	r3, [r7, #0]
 8006300:	2b00      	cmp	r3, #0
 8006302:	d102      	bne.n	800630a <HAL_SPI_Transmit+0x274>
        {
          errorcode = HAL_TIMEOUT;
 8006304:	2303      	movs	r3, #3
 8006306:	77fb      	strb	r3, [r7, #31]
          goto error;
 8006308:	e026      	b.n	8006358 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 800630a:	68fb      	ldr	r3, [r7, #12]
 800630c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800630e:	b29b      	uxth	r3, r3
 8006310:	2b00      	cmp	r3, #0
 8006312:	d1b5      	bne.n	8006280 <HAL_SPI_Transmit+0x1ea>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006314:	69ba      	ldr	r2, [r7, #24]
 8006316:	6839      	ldr	r1, [r7, #0]
 8006318:	68f8      	ldr	r0, [r7, #12]
 800631a:	f000 fce3 	bl	8006ce4 <SPI_EndRxTxTransaction>
 800631e:	4603      	mov	r3, r0
 8006320:	2b00      	cmp	r3, #0
 8006322:	d002      	beq.n	800632a <HAL_SPI_Transmit+0x294>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006324:	68fb      	ldr	r3, [r7, #12]
 8006326:	2220      	movs	r2, #32
 8006328:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800632a:	68fb      	ldr	r3, [r7, #12]
 800632c:	689b      	ldr	r3, [r3, #8]
 800632e:	2b00      	cmp	r3, #0
 8006330:	d10a      	bne.n	8006348 <HAL_SPI_Transmit+0x2b2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006332:	2300      	movs	r3, #0
 8006334:	613b      	str	r3, [r7, #16]
 8006336:	68fb      	ldr	r3, [r7, #12]
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	68db      	ldr	r3, [r3, #12]
 800633c:	613b      	str	r3, [r7, #16]
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	689b      	ldr	r3, [r3, #8]
 8006344:	613b      	str	r3, [r7, #16]
 8006346:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006348:	68fb      	ldr	r3, [r7, #12]
 800634a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800634c:	2b00      	cmp	r3, #0
 800634e:	d002      	beq.n	8006356 <HAL_SPI_Transmit+0x2c0>
  {
    errorcode = HAL_ERROR;
 8006350:	2301      	movs	r3, #1
 8006352:	77fb      	strb	r3, [r7, #31]
 8006354:	e000      	b.n	8006358 <HAL_SPI_Transmit+0x2c2>
  }

error:
 8006356:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8006358:	68fb      	ldr	r3, [r7, #12]
 800635a:	2201      	movs	r2, #1
 800635c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006360:	68fb      	ldr	r3, [r7, #12]
 8006362:	2200      	movs	r2, #0
 8006364:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8006368:	7ffb      	ldrb	r3, [r7, #31]
}
 800636a:	4618      	mov	r0, r3
 800636c:	3720      	adds	r7, #32
 800636e:	46bd      	mov	sp, r7
 8006370:	bd80      	pop	{r7, pc}

08006372 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006372:	b580      	push	{r7, lr}
 8006374:	b088      	sub	sp, #32
 8006376:	af02      	add	r7, sp, #8
 8006378:	60f8      	str	r0, [r7, #12]
 800637a:	60b9      	str	r1, [r7, #8]
 800637c:	603b      	str	r3, [r7, #0]
 800637e:	4613      	mov	r3, r2
 8006380:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t tmpreg = 0U;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8006382:	2300      	movs	r3, #0
 8006384:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8006386:	68fb      	ldr	r3, [r7, #12]
 8006388:	685b      	ldr	r3, [r3, #4]
 800638a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800638e:	d112      	bne.n	80063b6 <HAL_SPI_Receive+0x44>
 8006390:	68fb      	ldr	r3, [r7, #12]
 8006392:	689b      	ldr	r3, [r3, #8]
 8006394:	2b00      	cmp	r3, #0
 8006396:	d10e      	bne.n	80063b6 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8006398:	68fb      	ldr	r3, [r7, #12]
 800639a:	2204      	movs	r2, #4
 800639c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80063a0:	88fa      	ldrh	r2, [r7, #6]
 80063a2:	683b      	ldr	r3, [r7, #0]
 80063a4:	9300      	str	r3, [sp, #0]
 80063a6:	4613      	mov	r3, r2
 80063a8:	68ba      	ldr	r2, [r7, #8]
 80063aa:	68b9      	ldr	r1, [r7, #8]
 80063ac:	68f8      	ldr	r0, [r7, #12]
 80063ae:	f000 f910 	bl	80065d2 <HAL_SPI_TransmitReceive>
 80063b2:	4603      	mov	r3, r0
 80063b4:	e109      	b.n	80065ca <HAL_SPI_Receive+0x258>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80063b6:	68fb      	ldr	r3, [r7, #12]
 80063b8:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 80063bc:	2b01      	cmp	r3, #1
 80063be:	d101      	bne.n	80063c4 <HAL_SPI_Receive+0x52>
 80063c0:	2302      	movs	r3, #2
 80063c2:	e102      	b.n	80065ca <HAL_SPI_Receive+0x258>
 80063c4:	68fb      	ldr	r3, [r7, #12]
 80063c6:	2201      	movs	r2, #1
 80063c8:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80063cc:	f7fc f85e 	bl	800248c <HAL_GetTick>
 80063d0:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 80063d2:	68fb      	ldr	r3, [r7, #12]
 80063d4:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80063d8:	b2db      	uxtb	r3, r3
 80063da:	2b01      	cmp	r3, #1
 80063dc:	d002      	beq.n	80063e4 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 80063de:	2302      	movs	r3, #2
 80063e0:	75fb      	strb	r3, [r7, #23]
    goto error;
 80063e2:	e0e9      	b.n	80065b8 <HAL_SPI_Receive+0x246>
  }

  if ((pData == NULL) || (Size == 0U))
 80063e4:	68bb      	ldr	r3, [r7, #8]
 80063e6:	2b00      	cmp	r3, #0
 80063e8:	d002      	beq.n	80063f0 <HAL_SPI_Receive+0x7e>
 80063ea:	88fb      	ldrh	r3, [r7, #6]
 80063ec:	2b00      	cmp	r3, #0
 80063ee:	d102      	bne.n	80063f6 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 80063f0:	2301      	movs	r3, #1
 80063f2:	75fb      	strb	r3, [r7, #23]
    goto error;
 80063f4:	e0e0      	b.n	80065b8 <HAL_SPI_Receive+0x246>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80063f6:	68fb      	ldr	r3, [r7, #12]
 80063f8:	2204      	movs	r2, #4
 80063fa:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80063fe:	68fb      	ldr	r3, [r7, #12]
 8006400:	2200      	movs	r2, #0
 8006402:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8006404:	68fb      	ldr	r3, [r7, #12]
 8006406:	68ba      	ldr	r2, [r7, #8]
 8006408:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 800640a:	68fb      	ldr	r3, [r7, #12]
 800640c:	88fa      	ldrh	r2, [r7, #6]
 800640e:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 8006412:	68fb      	ldr	r3, [r7, #12]
 8006414:	88fa      	ldrh	r2, [r7, #6]
 8006416:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800641a:	68fb      	ldr	r3, [r7, #12]
 800641c:	2200      	movs	r2, #0
 800641e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 8006420:	68fb      	ldr	r3, [r7, #12]
 8006422:	2200      	movs	r2, #0
 8006424:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 8006426:	68fb      	ldr	r3, [r7, #12]
 8006428:	2200      	movs	r2, #0
 800642a:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 800642c:	68fb      	ldr	r3, [r7, #12]
 800642e:	2200      	movs	r2, #0
 8006430:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8006432:	68fb      	ldr	r3, [r7, #12]
 8006434:	2200      	movs	r2, #0
 8006436:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006438:	68fb      	ldr	r3, [r7, #12]
 800643a:	68db      	ldr	r3, [r3, #12]
 800643c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8006440:	d908      	bls.n	8006454 <HAL_SPI_Receive+0xe2>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006442:	68fb      	ldr	r3, [r7, #12]
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	685a      	ldr	r2, [r3, #4]
 8006448:	68fb      	ldr	r3, [r7, #12]
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8006450:	605a      	str	r2, [r3, #4]
 8006452:	e007      	b.n	8006464 <HAL_SPI_Receive+0xf2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006454:	68fb      	ldr	r3, [r7, #12]
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	685a      	ldr	r2, [r3, #4]
 800645a:	68fb      	ldr	r3, [r7, #12]
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8006462:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006464:	68fb      	ldr	r3, [r7, #12]
 8006466:	689b      	ldr	r3, [r3, #8]
 8006468:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800646c:	d10f      	bne.n	800648e <HAL_SPI_Receive+0x11c>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800646e:	68fb      	ldr	r3, [r7, #12]
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	681a      	ldr	r2, [r3, #0]
 8006474:	68fb      	ldr	r3, [r7, #12]
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800647c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800647e:	68fb      	ldr	r3, [r7, #12]
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	681a      	ldr	r2, [r3, #0]
 8006484:	68fb      	ldr	r3, [r7, #12]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800648c:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800648e:	68fb      	ldr	r3, [r7, #12]
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006498:	2b40      	cmp	r3, #64	; 0x40
 800649a:	d007      	beq.n	80064ac <HAL_SPI_Receive+0x13a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800649c:	68fb      	ldr	r3, [r7, #12]
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	681a      	ldr	r2, [r3, #0]
 80064a2:	68fb      	ldr	r3, [r7, #12]
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80064aa:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 80064ac:	68fb      	ldr	r3, [r7, #12]
 80064ae:	68db      	ldr	r3, [r3, #12]
 80064b0:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80064b4:	d867      	bhi.n	8006586 <HAL_SPI_Receive+0x214>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80064b6:	e030      	b.n	800651a <HAL_SPI_Receive+0x1a8>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80064b8:	68fb      	ldr	r3, [r7, #12]
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	689b      	ldr	r3, [r3, #8]
 80064be:	f003 0301 	and.w	r3, r3, #1
 80064c2:	2b01      	cmp	r3, #1
 80064c4:	d117      	bne.n	80064f6 <HAL_SPI_Receive+0x184>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80064c6:	68fb      	ldr	r3, [r7, #12]
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	f103 020c 	add.w	r2, r3, #12
 80064ce:	68fb      	ldr	r3, [r7, #12]
 80064d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064d2:	7812      	ldrb	r2, [r2, #0]
 80064d4:	b2d2      	uxtb	r2, r2
 80064d6:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064dc:	1c5a      	adds	r2, r3, #1
 80064de:	68fb      	ldr	r3, [r7, #12]
 80064e0:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 80064e2:	68fb      	ldr	r3, [r7, #12]
 80064e4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80064e8:	b29b      	uxth	r3, r3
 80064ea:	3b01      	subs	r3, #1
 80064ec:	b29a      	uxth	r2, r3
 80064ee:	68fb      	ldr	r3, [r7, #12]
 80064f0:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 80064f4:	e011      	b.n	800651a <HAL_SPI_Receive+0x1a8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80064f6:	f7fb ffc9 	bl	800248c <HAL_GetTick>
 80064fa:	4602      	mov	r2, r0
 80064fc:	693b      	ldr	r3, [r7, #16]
 80064fe:	1ad3      	subs	r3, r2, r3
 8006500:	683a      	ldr	r2, [r7, #0]
 8006502:	429a      	cmp	r2, r3
 8006504:	d803      	bhi.n	800650e <HAL_SPI_Receive+0x19c>
 8006506:	683b      	ldr	r3, [r7, #0]
 8006508:	f1b3 3fff 	cmp.w	r3, #4294967295
 800650c:	d102      	bne.n	8006514 <HAL_SPI_Receive+0x1a2>
 800650e:	683b      	ldr	r3, [r7, #0]
 8006510:	2b00      	cmp	r3, #0
 8006512:	d102      	bne.n	800651a <HAL_SPI_Receive+0x1a8>
        {
          errorcode = HAL_TIMEOUT;
 8006514:	2303      	movs	r3, #3
 8006516:	75fb      	strb	r3, [r7, #23]
          goto error;
 8006518:	e04e      	b.n	80065b8 <HAL_SPI_Receive+0x246>
    while (hspi->RxXferCount > 0U)
 800651a:	68fb      	ldr	r3, [r7, #12]
 800651c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006520:	b29b      	uxth	r3, r3
 8006522:	2b00      	cmp	r3, #0
 8006524:	d1c8      	bne.n	80064b8 <HAL_SPI_Receive+0x146>
 8006526:	e034      	b.n	8006592 <HAL_SPI_Receive+0x220>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8006528:	68fb      	ldr	r3, [r7, #12]
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	689b      	ldr	r3, [r3, #8]
 800652e:	f003 0301 	and.w	r3, r3, #1
 8006532:	2b01      	cmp	r3, #1
 8006534:	d115      	bne.n	8006562 <HAL_SPI_Receive+0x1f0>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006536:	68fb      	ldr	r3, [r7, #12]
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	68da      	ldr	r2, [r3, #12]
 800653c:	68fb      	ldr	r3, [r7, #12]
 800653e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006540:	b292      	uxth	r2, r2
 8006542:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006548:	1c9a      	adds	r2, r3, #2
 800654a:	68fb      	ldr	r3, [r7, #12]
 800654c:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800654e:	68fb      	ldr	r3, [r7, #12]
 8006550:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006554:	b29b      	uxth	r3, r3
 8006556:	3b01      	subs	r3, #1
 8006558:	b29a      	uxth	r2, r3
 800655a:	68fb      	ldr	r3, [r7, #12]
 800655c:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 8006560:	e011      	b.n	8006586 <HAL_SPI_Receive+0x214>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006562:	f7fb ff93 	bl	800248c <HAL_GetTick>
 8006566:	4602      	mov	r2, r0
 8006568:	693b      	ldr	r3, [r7, #16]
 800656a:	1ad3      	subs	r3, r2, r3
 800656c:	683a      	ldr	r2, [r7, #0]
 800656e:	429a      	cmp	r2, r3
 8006570:	d803      	bhi.n	800657a <HAL_SPI_Receive+0x208>
 8006572:	683b      	ldr	r3, [r7, #0]
 8006574:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006578:	d102      	bne.n	8006580 <HAL_SPI_Receive+0x20e>
 800657a:	683b      	ldr	r3, [r7, #0]
 800657c:	2b00      	cmp	r3, #0
 800657e:	d102      	bne.n	8006586 <HAL_SPI_Receive+0x214>
        {
          errorcode = HAL_TIMEOUT;
 8006580:	2303      	movs	r3, #3
 8006582:	75fb      	strb	r3, [r7, #23]
          goto error;
 8006584:	e018      	b.n	80065b8 <HAL_SPI_Receive+0x246>
    while (hspi->RxXferCount > 0U)
 8006586:	68fb      	ldr	r3, [r7, #12]
 8006588:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800658c:	b29b      	uxth	r3, r3
 800658e:	2b00      	cmp	r3, #0
 8006590:	d1ca      	bne.n	8006528 <HAL_SPI_Receive+0x1b6>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006592:	693a      	ldr	r2, [r7, #16]
 8006594:	6839      	ldr	r1, [r7, #0]
 8006596:	68f8      	ldr	r0, [r7, #12]
 8006598:	f000 fb4c 	bl	8006c34 <SPI_EndRxTransaction>
 800659c:	4603      	mov	r3, r0
 800659e:	2b00      	cmp	r3, #0
 80065a0:	d002      	beq.n	80065a8 <HAL_SPI_Receive+0x236>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80065a2:	68fb      	ldr	r3, [r7, #12]
 80065a4:	2220      	movs	r2, #32
 80065a6:	661a      	str	r2, [r3, #96]	; 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80065a8:	68fb      	ldr	r3, [r7, #12]
 80065aa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80065ac:	2b00      	cmp	r3, #0
 80065ae:	d002      	beq.n	80065b6 <HAL_SPI_Receive+0x244>
  {
    errorcode = HAL_ERROR;
 80065b0:	2301      	movs	r3, #1
 80065b2:	75fb      	strb	r3, [r7, #23]
 80065b4:	e000      	b.n	80065b8 <HAL_SPI_Receive+0x246>
  }

error :
 80065b6:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80065b8:	68fb      	ldr	r3, [r7, #12]
 80065ba:	2201      	movs	r2, #1
 80065bc:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	2200      	movs	r2, #0
 80065c4:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 80065c8:	7dfb      	ldrb	r3, [r7, #23]
}
 80065ca:	4618      	mov	r0, r3
 80065cc:	3718      	adds	r7, #24
 80065ce:	46bd      	mov	sp, r7
 80065d0:	bd80      	pop	{r7, pc}

080065d2 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80065d2:	b580      	push	{r7, lr}
 80065d4:	b08a      	sub	sp, #40	; 0x28
 80065d6:	af00      	add	r7, sp, #0
 80065d8:	60f8      	str	r0, [r7, #12]
 80065da:	60b9      	str	r1, [r7, #8]
 80065dc:	607a      	str	r2, [r7, #4]
 80065de:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80065e0:	2301      	movs	r3, #1
 80065e2:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80065e4:	2300      	movs	r3, #0
 80065e6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80065ea:	68fb      	ldr	r3, [r7, #12]
 80065ec:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 80065f0:	2b01      	cmp	r3, #1
 80065f2:	d101      	bne.n	80065f8 <HAL_SPI_TransmitReceive+0x26>
 80065f4:	2302      	movs	r3, #2
 80065f6:	e1fb      	b.n	80069f0 <HAL_SPI_TransmitReceive+0x41e>
 80065f8:	68fb      	ldr	r3, [r7, #12]
 80065fa:	2201      	movs	r2, #1
 80065fc:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006600:	f7fb ff44 	bl	800248c <HAL_GetTick>
 8006604:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800660c:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 800660e:	68fb      	ldr	r3, [r7, #12]
 8006610:	685b      	ldr	r3, [r3, #4]
 8006612:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8006614:	887b      	ldrh	r3, [r7, #2]
 8006616:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 8006618:	887b      	ldrh	r3, [r7, #2]
 800661a:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800661c:	7efb      	ldrb	r3, [r7, #27]
 800661e:	2b01      	cmp	r3, #1
 8006620:	d00e      	beq.n	8006640 <HAL_SPI_TransmitReceive+0x6e>
 8006622:	697b      	ldr	r3, [r7, #20]
 8006624:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006628:	d106      	bne.n	8006638 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800662a:	68fb      	ldr	r3, [r7, #12]
 800662c:	689b      	ldr	r3, [r3, #8]
 800662e:	2b00      	cmp	r3, #0
 8006630:	d102      	bne.n	8006638 <HAL_SPI_TransmitReceive+0x66>
 8006632:	7efb      	ldrb	r3, [r7, #27]
 8006634:	2b04      	cmp	r3, #4
 8006636:	d003      	beq.n	8006640 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 8006638:	2302      	movs	r3, #2
 800663a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 800663e:	e1cd      	b.n	80069dc <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8006640:	68bb      	ldr	r3, [r7, #8]
 8006642:	2b00      	cmp	r3, #0
 8006644:	d005      	beq.n	8006652 <HAL_SPI_TransmitReceive+0x80>
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	2b00      	cmp	r3, #0
 800664a:	d002      	beq.n	8006652 <HAL_SPI_TransmitReceive+0x80>
 800664c:	887b      	ldrh	r3, [r7, #2]
 800664e:	2b00      	cmp	r3, #0
 8006650:	d103      	bne.n	800665a <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8006652:	2301      	movs	r3, #1
 8006654:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8006658:	e1c0      	b.n	80069dc <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800665a:	68fb      	ldr	r3, [r7, #12]
 800665c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8006660:	b2db      	uxtb	r3, r3
 8006662:	2b04      	cmp	r3, #4
 8006664:	d003      	beq.n	800666e <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	2205      	movs	r2, #5
 800666a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800666e:	68fb      	ldr	r3, [r7, #12]
 8006670:	2200      	movs	r2, #0
 8006672:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8006674:	68fb      	ldr	r3, [r7, #12]
 8006676:	687a      	ldr	r2, [r7, #4]
 8006678:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 800667a:	68fb      	ldr	r3, [r7, #12]
 800667c:	887a      	ldrh	r2, [r7, #2]
 800667e:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 8006682:	68fb      	ldr	r3, [r7, #12]
 8006684:	887a      	ldrh	r2, [r7, #2]
 8006686:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800668a:	68fb      	ldr	r3, [r7, #12]
 800668c:	68ba      	ldr	r2, [r7, #8]
 800668e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 8006690:	68fb      	ldr	r3, [r7, #12]
 8006692:	887a      	ldrh	r2, [r7, #2]
 8006694:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8006696:	68fb      	ldr	r3, [r7, #12]
 8006698:	887a      	ldrh	r2, [r7, #2]
 800669a:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800669c:	68fb      	ldr	r3, [r7, #12]
 800669e:	2200      	movs	r2, #0
 80066a0:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 80066a2:	68fb      	ldr	r3, [r7, #12]
 80066a4:	2200      	movs	r2, #0
 80066a6:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 80066a8:	68fb      	ldr	r3, [r7, #12]
 80066aa:	68db      	ldr	r3, [r3, #12]
 80066ac:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80066b0:	d802      	bhi.n	80066b8 <HAL_SPI_TransmitReceive+0xe6>
 80066b2:	8a3b      	ldrh	r3, [r7, #16]
 80066b4:	2b01      	cmp	r3, #1
 80066b6:	d908      	bls.n	80066ca <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80066b8:	68fb      	ldr	r3, [r7, #12]
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	685a      	ldr	r2, [r3, #4]
 80066be:	68fb      	ldr	r3, [r7, #12]
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80066c6:	605a      	str	r2, [r3, #4]
 80066c8:	e007      	b.n	80066da <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80066ca:	68fb      	ldr	r3, [r7, #12]
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	685a      	ldr	r2, [r3, #4]
 80066d0:	68fb      	ldr	r3, [r7, #12]
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80066d8:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80066da:	68fb      	ldr	r3, [r7, #12]
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80066e4:	2b40      	cmp	r3, #64	; 0x40
 80066e6:	d007      	beq.n	80066f8 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80066e8:	68fb      	ldr	r3, [r7, #12]
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	681a      	ldr	r2, [r3, #0]
 80066ee:	68fb      	ldr	r3, [r7, #12]
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80066f6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80066f8:	68fb      	ldr	r3, [r7, #12]
 80066fa:	68db      	ldr	r3, [r3, #12]
 80066fc:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8006700:	d97c      	bls.n	80067fc <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006702:	68fb      	ldr	r3, [r7, #12]
 8006704:	685b      	ldr	r3, [r3, #4]
 8006706:	2b00      	cmp	r3, #0
 8006708:	d002      	beq.n	8006710 <HAL_SPI_TransmitReceive+0x13e>
 800670a:	8a7b      	ldrh	r3, [r7, #18]
 800670c:	2b01      	cmp	r3, #1
 800670e:	d169      	bne.n	80067e4 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006710:	68fb      	ldr	r3, [r7, #12]
 8006712:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006714:	881a      	ldrh	r2, [r3, #0]
 8006716:	68fb      	ldr	r3, [r7, #12]
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800671c:	68fb      	ldr	r3, [r7, #12]
 800671e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006720:	1c9a      	adds	r2, r3, #2
 8006722:	68fb      	ldr	r3, [r7, #12]
 8006724:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8006726:	68fb      	ldr	r3, [r7, #12]
 8006728:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800672a:	b29b      	uxth	r3, r3
 800672c:	3b01      	subs	r3, #1
 800672e:	b29a      	uxth	r2, r3
 8006730:	68fb      	ldr	r3, [r7, #12]
 8006732:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006734:	e056      	b.n	80067e4 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006736:	68fb      	ldr	r3, [r7, #12]
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	689b      	ldr	r3, [r3, #8]
 800673c:	f003 0302 	and.w	r3, r3, #2
 8006740:	2b02      	cmp	r3, #2
 8006742:	d11b      	bne.n	800677c <HAL_SPI_TransmitReceive+0x1aa>
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006748:	b29b      	uxth	r3, r3
 800674a:	2b00      	cmp	r3, #0
 800674c:	d016      	beq.n	800677c <HAL_SPI_TransmitReceive+0x1aa>
 800674e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006750:	2b01      	cmp	r3, #1
 8006752:	d113      	bne.n	800677c <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006754:	68fb      	ldr	r3, [r7, #12]
 8006756:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006758:	881a      	ldrh	r2, [r3, #0]
 800675a:	68fb      	ldr	r3, [r7, #12]
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006760:	68fb      	ldr	r3, [r7, #12]
 8006762:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006764:	1c9a      	adds	r2, r3, #2
 8006766:	68fb      	ldr	r3, [r7, #12]
 8006768:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800676a:	68fb      	ldr	r3, [r7, #12]
 800676c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800676e:	b29b      	uxth	r3, r3
 8006770:	3b01      	subs	r3, #1
 8006772:	b29a      	uxth	r2, r3
 8006774:	68fb      	ldr	r3, [r7, #12]
 8006776:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006778:	2300      	movs	r3, #0
 800677a:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800677c:	68fb      	ldr	r3, [r7, #12]
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	689b      	ldr	r3, [r3, #8]
 8006782:	f003 0301 	and.w	r3, r3, #1
 8006786:	2b01      	cmp	r3, #1
 8006788:	d11c      	bne.n	80067c4 <HAL_SPI_TransmitReceive+0x1f2>
 800678a:	68fb      	ldr	r3, [r7, #12]
 800678c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006790:	b29b      	uxth	r3, r3
 8006792:	2b00      	cmp	r3, #0
 8006794:	d016      	beq.n	80067c4 <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006796:	68fb      	ldr	r3, [r7, #12]
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	68da      	ldr	r2, [r3, #12]
 800679c:	68fb      	ldr	r3, [r7, #12]
 800679e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80067a0:	b292      	uxth	r2, r2
 80067a2:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80067a4:	68fb      	ldr	r3, [r7, #12]
 80067a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80067a8:	1c9a      	adds	r2, r3, #2
 80067aa:	68fb      	ldr	r3, [r7, #12]
 80067ac:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 80067ae:	68fb      	ldr	r3, [r7, #12]
 80067b0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80067b4:	b29b      	uxth	r3, r3
 80067b6:	3b01      	subs	r3, #1
 80067b8:	b29a      	uxth	r2, r3
 80067ba:	68fb      	ldr	r3, [r7, #12]
 80067bc:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80067c0:	2301      	movs	r3, #1
 80067c2:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80067c4:	f7fb fe62 	bl	800248c <HAL_GetTick>
 80067c8:	4602      	mov	r2, r0
 80067ca:	69fb      	ldr	r3, [r7, #28]
 80067cc:	1ad3      	subs	r3, r2, r3
 80067ce:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80067d0:	429a      	cmp	r2, r3
 80067d2:	d807      	bhi.n	80067e4 <HAL_SPI_TransmitReceive+0x212>
 80067d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80067d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80067da:	d003      	beq.n	80067e4 <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 80067dc:	2303      	movs	r3, #3
 80067de:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 80067e2:	e0fb      	b.n	80069dc <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80067e4:	68fb      	ldr	r3, [r7, #12]
 80067e6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80067e8:	b29b      	uxth	r3, r3
 80067ea:	2b00      	cmp	r3, #0
 80067ec:	d1a3      	bne.n	8006736 <HAL_SPI_TransmitReceive+0x164>
 80067ee:	68fb      	ldr	r3, [r7, #12]
 80067f0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80067f4:	b29b      	uxth	r3, r3
 80067f6:	2b00      	cmp	r3, #0
 80067f8:	d19d      	bne.n	8006736 <HAL_SPI_TransmitReceive+0x164>
 80067fa:	e0df      	b.n	80069bc <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80067fc:	68fb      	ldr	r3, [r7, #12]
 80067fe:	685b      	ldr	r3, [r3, #4]
 8006800:	2b00      	cmp	r3, #0
 8006802:	d003      	beq.n	800680c <HAL_SPI_TransmitReceive+0x23a>
 8006804:	8a7b      	ldrh	r3, [r7, #18]
 8006806:	2b01      	cmp	r3, #1
 8006808:	f040 80cb 	bne.w	80069a2 <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 800680c:	68fb      	ldr	r3, [r7, #12]
 800680e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006810:	b29b      	uxth	r3, r3
 8006812:	2b01      	cmp	r3, #1
 8006814:	d912      	bls.n	800683c <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006816:	68fb      	ldr	r3, [r7, #12]
 8006818:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800681a:	881a      	ldrh	r2, [r3, #0]
 800681c:	68fb      	ldr	r3, [r7, #12]
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006822:	68fb      	ldr	r3, [r7, #12]
 8006824:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006826:	1c9a      	adds	r2, r3, #2
 8006828:	68fb      	ldr	r3, [r7, #12]
 800682a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 800682c:	68fb      	ldr	r3, [r7, #12]
 800682e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006830:	b29b      	uxth	r3, r3
 8006832:	3b02      	subs	r3, #2
 8006834:	b29a      	uxth	r2, r3
 8006836:	68fb      	ldr	r3, [r7, #12]
 8006838:	87da      	strh	r2, [r3, #62]	; 0x3e
 800683a:	e0b2      	b.n	80069a2 <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800683c:	68fb      	ldr	r3, [r7, #12]
 800683e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006840:	68fb      	ldr	r3, [r7, #12]
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	330c      	adds	r3, #12
 8006846:	7812      	ldrb	r2, [r2, #0]
 8006848:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800684a:	68fb      	ldr	r3, [r7, #12]
 800684c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800684e:	1c5a      	adds	r2, r3, #1
 8006850:	68fb      	ldr	r3, [r7, #12]
 8006852:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8006854:	68fb      	ldr	r3, [r7, #12]
 8006856:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006858:	b29b      	uxth	r3, r3
 800685a:	3b01      	subs	r3, #1
 800685c:	b29a      	uxth	r2, r3
 800685e:	68fb      	ldr	r3, [r7, #12]
 8006860:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006862:	e09e      	b.n	80069a2 <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006864:	68fb      	ldr	r3, [r7, #12]
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	689b      	ldr	r3, [r3, #8]
 800686a:	f003 0302 	and.w	r3, r3, #2
 800686e:	2b02      	cmp	r3, #2
 8006870:	d134      	bne.n	80068dc <HAL_SPI_TransmitReceive+0x30a>
 8006872:	68fb      	ldr	r3, [r7, #12]
 8006874:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006876:	b29b      	uxth	r3, r3
 8006878:	2b00      	cmp	r3, #0
 800687a:	d02f      	beq.n	80068dc <HAL_SPI_TransmitReceive+0x30a>
 800687c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800687e:	2b01      	cmp	r3, #1
 8006880:	d12c      	bne.n	80068dc <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8006882:	68fb      	ldr	r3, [r7, #12]
 8006884:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006886:	b29b      	uxth	r3, r3
 8006888:	2b01      	cmp	r3, #1
 800688a:	d912      	bls.n	80068b2 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800688c:	68fb      	ldr	r3, [r7, #12]
 800688e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006890:	881a      	ldrh	r2, [r3, #0]
 8006892:	68fb      	ldr	r3, [r7, #12]
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8006898:	68fb      	ldr	r3, [r7, #12]
 800689a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800689c:	1c9a      	adds	r2, r3, #2
 800689e:	68fb      	ldr	r3, [r7, #12]
 80068a0:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 80068a2:	68fb      	ldr	r3, [r7, #12]
 80068a4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80068a6:	b29b      	uxth	r3, r3
 80068a8:	3b02      	subs	r3, #2
 80068aa:	b29a      	uxth	r2, r3
 80068ac:	68fb      	ldr	r3, [r7, #12]
 80068ae:	87da      	strh	r2, [r3, #62]	; 0x3e
 80068b0:	e012      	b.n	80068d8 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80068b2:	68fb      	ldr	r3, [r7, #12]
 80068b4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80068b6:	68fb      	ldr	r3, [r7, #12]
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	330c      	adds	r3, #12
 80068bc:	7812      	ldrb	r2, [r2, #0]
 80068be:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80068c0:	68fb      	ldr	r3, [r7, #12]
 80068c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80068c4:	1c5a      	adds	r2, r3, #1
 80068c6:	68fb      	ldr	r3, [r7, #12]
 80068c8:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 80068ca:	68fb      	ldr	r3, [r7, #12]
 80068cc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80068ce:	b29b      	uxth	r3, r3
 80068d0:	3b01      	subs	r3, #1
 80068d2:	b29a      	uxth	r2, r3
 80068d4:	68fb      	ldr	r3, [r7, #12]
 80068d6:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80068d8:	2300      	movs	r3, #0
 80068da:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80068dc:	68fb      	ldr	r3, [r7, #12]
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	689b      	ldr	r3, [r3, #8]
 80068e2:	f003 0301 	and.w	r3, r3, #1
 80068e6:	2b01      	cmp	r3, #1
 80068e8:	d148      	bne.n	800697c <HAL_SPI_TransmitReceive+0x3aa>
 80068ea:	68fb      	ldr	r3, [r7, #12]
 80068ec:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80068f0:	b29b      	uxth	r3, r3
 80068f2:	2b00      	cmp	r3, #0
 80068f4:	d042      	beq.n	800697c <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 80068f6:	68fb      	ldr	r3, [r7, #12]
 80068f8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80068fc:	b29b      	uxth	r3, r3
 80068fe:	2b01      	cmp	r3, #1
 8006900:	d923      	bls.n	800694a <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006902:	68fb      	ldr	r3, [r7, #12]
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	68da      	ldr	r2, [r3, #12]
 8006908:	68fb      	ldr	r3, [r7, #12]
 800690a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800690c:	b292      	uxth	r2, r2
 800690e:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8006910:	68fb      	ldr	r3, [r7, #12]
 8006912:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006914:	1c9a      	adds	r2, r3, #2
 8006916:	68fb      	ldr	r3, [r7, #12]
 8006918:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 800691a:	68fb      	ldr	r3, [r7, #12]
 800691c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006920:	b29b      	uxth	r3, r3
 8006922:	3b02      	subs	r3, #2
 8006924:	b29a      	uxth	r2, r3
 8006926:	68fb      	ldr	r3, [r7, #12]
 8006928:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 800692c:	68fb      	ldr	r3, [r7, #12]
 800692e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006932:	b29b      	uxth	r3, r3
 8006934:	2b01      	cmp	r3, #1
 8006936:	d81f      	bhi.n	8006978 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006938:	68fb      	ldr	r3, [r7, #12]
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	685a      	ldr	r2, [r3, #4]
 800693e:	68fb      	ldr	r3, [r7, #12]
 8006940:	681b      	ldr	r3, [r3, #0]
 8006942:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8006946:	605a      	str	r2, [r3, #4]
 8006948:	e016      	b.n	8006978 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800694a:	68fb      	ldr	r3, [r7, #12]
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	f103 020c 	add.w	r2, r3, #12
 8006952:	68fb      	ldr	r3, [r7, #12]
 8006954:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006956:	7812      	ldrb	r2, [r2, #0]
 8006958:	b2d2      	uxtb	r2, r2
 800695a:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 800695c:	68fb      	ldr	r3, [r7, #12]
 800695e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006960:	1c5a      	adds	r2, r3, #1
 8006962:	68fb      	ldr	r3, [r7, #12]
 8006964:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 8006966:	68fb      	ldr	r3, [r7, #12]
 8006968:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800696c:	b29b      	uxth	r3, r3
 800696e:	3b01      	subs	r3, #1
 8006970:	b29a      	uxth	r2, r3
 8006972:	68fb      	ldr	r3, [r7, #12]
 8006974:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006978:	2301      	movs	r3, #1
 800697a:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800697c:	f7fb fd86 	bl	800248c <HAL_GetTick>
 8006980:	4602      	mov	r2, r0
 8006982:	69fb      	ldr	r3, [r7, #28]
 8006984:	1ad3      	subs	r3, r2, r3
 8006986:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006988:	429a      	cmp	r2, r3
 800698a:	d803      	bhi.n	8006994 <HAL_SPI_TransmitReceive+0x3c2>
 800698c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800698e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006992:	d102      	bne.n	800699a <HAL_SPI_TransmitReceive+0x3c8>
 8006994:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006996:	2b00      	cmp	r3, #0
 8006998:	d103      	bne.n	80069a2 <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 800699a:	2303      	movs	r3, #3
 800699c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 80069a0:	e01c      	b.n	80069dc <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80069a2:	68fb      	ldr	r3, [r7, #12]
 80069a4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80069a6:	b29b      	uxth	r3, r3
 80069a8:	2b00      	cmp	r3, #0
 80069aa:	f47f af5b 	bne.w	8006864 <HAL_SPI_TransmitReceive+0x292>
 80069ae:	68fb      	ldr	r3, [r7, #12]
 80069b0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80069b4:	b29b      	uxth	r3, r3
 80069b6:	2b00      	cmp	r3, #0
 80069b8:	f47f af54 	bne.w	8006864 <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80069bc:	69fa      	ldr	r2, [r7, #28]
 80069be:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80069c0:	68f8      	ldr	r0, [r7, #12]
 80069c2:	f000 f98f 	bl	8006ce4 <SPI_EndRxTxTransaction>
 80069c6:	4603      	mov	r3, r0
 80069c8:	2b00      	cmp	r3, #0
 80069ca:	d006      	beq.n	80069da <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 80069cc:	2301      	movs	r3, #1
 80069ce:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80069d2:	68fb      	ldr	r3, [r7, #12]
 80069d4:	2220      	movs	r2, #32
 80069d6:	661a      	str	r2, [r3, #96]	; 0x60
 80069d8:	e000      	b.n	80069dc <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 80069da:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80069dc:	68fb      	ldr	r3, [r7, #12]
 80069de:	2201      	movs	r2, #1
 80069e0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 80069e4:	68fb      	ldr	r3, [r7, #12]
 80069e6:	2200      	movs	r2, #0
 80069e8:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 80069ec:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 80069f0:	4618      	mov	r0, r3
 80069f2:	3728      	adds	r7, #40	; 0x28
 80069f4:	46bd      	mov	sp, r7
 80069f6:	bd80      	pop	{r7, pc}

080069f8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80069f8:	b580      	push	{r7, lr}
 80069fa:	b088      	sub	sp, #32
 80069fc:	af00      	add	r7, sp, #0
 80069fe:	60f8      	str	r0, [r7, #12]
 8006a00:	60b9      	str	r1, [r7, #8]
 8006a02:	603b      	str	r3, [r7, #0]
 8006a04:	4613      	mov	r3, r2
 8006a06:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006a08:	f7fb fd40 	bl	800248c <HAL_GetTick>
 8006a0c:	4602      	mov	r2, r0
 8006a0e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a10:	1a9b      	subs	r3, r3, r2
 8006a12:	683a      	ldr	r2, [r7, #0]
 8006a14:	4413      	add	r3, r2
 8006a16:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006a18:	f7fb fd38 	bl	800248c <HAL_GetTick>
 8006a1c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8006a1e:	4b39      	ldr	r3, [pc, #228]	; (8006b04 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	015b      	lsls	r3, r3, #5
 8006a24:	0d1b      	lsrs	r3, r3, #20
 8006a26:	69fa      	ldr	r2, [r7, #28]
 8006a28:	fb02 f303 	mul.w	r3, r2, r3
 8006a2c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006a2e:	e054      	b.n	8006ada <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006a30:	683b      	ldr	r3, [r7, #0]
 8006a32:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006a36:	d050      	beq.n	8006ada <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006a38:	f7fb fd28 	bl	800248c <HAL_GetTick>
 8006a3c:	4602      	mov	r2, r0
 8006a3e:	69bb      	ldr	r3, [r7, #24]
 8006a40:	1ad3      	subs	r3, r2, r3
 8006a42:	69fa      	ldr	r2, [r7, #28]
 8006a44:	429a      	cmp	r2, r3
 8006a46:	d902      	bls.n	8006a4e <SPI_WaitFlagStateUntilTimeout+0x56>
 8006a48:	69fb      	ldr	r3, [r7, #28]
 8006a4a:	2b00      	cmp	r3, #0
 8006a4c:	d13d      	bne.n	8006aca <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006a4e:	68fb      	ldr	r3, [r7, #12]
 8006a50:	681b      	ldr	r3, [r3, #0]
 8006a52:	685a      	ldr	r2, [r3, #4]
 8006a54:	68fb      	ldr	r3, [r7, #12]
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8006a5c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006a5e:	68fb      	ldr	r3, [r7, #12]
 8006a60:	685b      	ldr	r3, [r3, #4]
 8006a62:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006a66:	d111      	bne.n	8006a8c <SPI_WaitFlagStateUntilTimeout+0x94>
 8006a68:	68fb      	ldr	r3, [r7, #12]
 8006a6a:	689b      	ldr	r3, [r3, #8]
 8006a6c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006a70:	d004      	beq.n	8006a7c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006a72:	68fb      	ldr	r3, [r7, #12]
 8006a74:	689b      	ldr	r3, [r3, #8]
 8006a76:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006a7a:	d107      	bne.n	8006a8c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006a7c:	68fb      	ldr	r3, [r7, #12]
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	681a      	ldr	r2, [r3, #0]
 8006a82:	68fb      	ldr	r3, [r7, #12]
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006a8a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006a8c:	68fb      	ldr	r3, [r7, #12]
 8006a8e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006a90:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006a94:	d10f      	bne.n	8006ab6 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8006a96:	68fb      	ldr	r3, [r7, #12]
 8006a98:	681b      	ldr	r3, [r3, #0]
 8006a9a:	681a      	ldr	r2, [r3, #0]
 8006a9c:	68fb      	ldr	r3, [r7, #12]
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006aa4:	601a      	str	r2, [r3, #0]
 8006aa6:	68fb      	ldr	r3, [r7, #12]
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	681a      	ldr	r2, [r3, #0]
 8006aac:	68fb      	ldr	r3, [r7, #12]
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006ab4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006ab6:	68fb      	ldr	r3, [r7, #12]
 8006ab8:	2201      	movs	r2, #1
 8006aba:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006abe:	68fb      	ldr	r3, [r7, #12]
 8006ac0:	2200      	movs	r2, #0
 8006ac2:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8006ac6:	2303      	movs	r3, #3
 8006ac8:	e017      	b.n	8006afa <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006aca:	697b      	ldr	r3, [r7, #20]
 8006acc:	2b00      	cmp	r3, #0
 8006ace:	d101      	bne.n	8006ad4 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8006ad0:	2300      	movs	r3, #0
 8006ad2:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8006ad4:	697b      	ldr	r3, [r7, #20]
 8006ad6:	3b01      	subs	r3, #1
 8006ad8:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006ada:	68fb      	ldr	r3, [r7, #12]
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	689a      	ldr	r2, [r3, #8]
 8006ae0:	68bb      	ldr	r3, [r7, #8]
 8006ae2:	4013      	ands	r3, r2
 8006ae4:	68ba      	ldr	r2, [r7, #8]
 8006ae6:	429a      	cmp	r2, r3
 8006ae8:	bf0c      	ite	eq
 8006aea:	2301      	moveq	r3, #1
 8006aec:	2300      	movne	r3, #0
 8006aee:	b2db      	uxtb	r3, r3
 8006af0:	461a      	mov	r2, r3
 8006af2:	79fb      	ldrb	r3, [r7, #7]
 8006af4:	429a      	cmp	r2, r3
 8006af6:	d19b      	bne.n	8006a30 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8006af8:	2300      	movs	r3, #0
}
 8006afa:	4618      	mov	r0, r3
 8006afc:	3720      	adds	r7, #32
 8006afe:	46bd      	mov	sp, r7
 8006b00:	bd80      	pop	{r7, pc}
 8006b02:	bf00      	nop
 8006b04:	20000000 	.word	0x20000000

08006b08 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006b08:	b580      	push	{r7, lr}
 8006b0a:	b08a      	sub	sp, #40	; 0x28
 8006b0c:	af00      	add	r7, sp, #0
 8006b0e:	60f8      	str	r0, [r7, #12]
 8006b10:	60b9      	str	r1, [r7, #8]
 8006b12:	607a      	str	r2, [r7, #4]
 8006b14:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8006b16:	2300      	movs	r3, #0
 8006b18:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8006b1a:	f7fb fcb7 	bl	800248c <HAL_GetTick>
 8006b1e:	4602      	mov	r2, r0
 8006b20:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b22:	1a9b      	subs	r3, r3, r2
 8006b24:	683a      	ldr	r2, [r7, #0]
 8006b26:	4413      	add	r3, r2
 8006b28:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 8006b2a:	f7fb fcaf 	bl	800248c <HAL_GetTick>
 8006b2e:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8006b30:	68fb      	ldr	r3, [r7, #12]
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	330c      	adds	r3, #12
 8006b36:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8006b38:	4b3d      	ldr	r3, [pc, #244]	; (8006c30 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8006b3a:	681a      	ldr	r2, [r3, #0]
 8006b3c:	4613      	mov	r3, r2
 8006b3e:	009b      	lsls	r3, r3, #2
 8006b40:	4413      	add	r3, r2
 8006b42:	00da      	lsls	r2, r3, #3
 8006b44:	1ad3      	subs	r3, r2, r3
 8006b46:	0d1b      	lsrs	r3, r3, #20
 8006b48:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006b4a:	fb02 f303 	mul.w	r3, r2, r3
 8006b4e:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8006b50:	e060      	b.n	8006c14 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8006b52:	68bb      	ldr	r3, [r7, #8]
 8006b54:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8006b58:	d107      	bne.n	8006b6a <SPI_WaitFifoStateUntilTimeout+0x62>
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	2b00      	cmp	r3, #0
 8006b5e:	d104      	bne.n	8006b6a <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8006b60:	69fb      	ldr	r3, [r7, #28]
 8006b62:	781b      	ldrb	r3, [r3, #0]
 8006b64:	b2db      	uxtb	r3, r3
 8006b66:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8006b68:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8006b6a:	683b      	ldr	r3, [r7, #0]
 8006b6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006b70:	d050      	beq.n	8006c14 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006b72:	f7fb fc8b 	bl	800248c <HAL_GetTick>
 8006b76:	4602      	mov	r2, r0
 8006b78:	6a3b      	ldr	r3, [r7, #32]
 8006b7a:	1ad3      	subs	r3, r2, r3
 8006b7c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006b7e:	429a      	cmp	r2, r3
 8006b80:	d902      	bls.n	8006b88 <SPI_WaitFifoStateUntilTimeout+0x80>
 8006b82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b84:	2b00      	cmp	r3, #0
 8006b86:	d13d      	bne.n	8006c04 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006b88:	68fb      	ldr	r3, [r7, #12]
 8006b8a:	681b      	ldr	r3, [r3, #0]
 8006b8c:	685a      	ldr	r2, [r3, #4]
 8006b8e:	68fb      	ldr	r3, [r7, #12]
 8006b90:	681b      	ldr	r3, [r3, #0]
 8006b92:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8006b96:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006b98:	68fb      	ldr	r3, [r7, #12]
 8006b9a:	685b      	ldr	r3, [r3, #4]
 8006b9c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006ba0:	d111      	bne.n	8006bc6 <SPI_WaitFifoStateUntilTimeout+0xbe>
 8006ba2:	68fb      	ldr	r3, [r7, #12]
 8006ba4:	689b      	ldr	r3, [r3, #8]
 8006ba6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006baa:	d004      	beq.n	8006bb6 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006bac:	68fb      	ldr	r3, [r7, #12]
 8006bae:	689b      	ldr	r3, [r3, #8]
 8006bb0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006bb4:	d107      	bne.n	8006bc6 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006bb6:	68fb      	ldr	r3, [r7, #12]
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	681a      	ldr	r2, [r3, #0]
 8006bbc:	68fb      	ldr	r3, [r7, #12]
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006bc4:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006bc6:	68fb      	ldr	r3, [r7, #12]
 8006bc8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006bca:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006bce:	d10f      	bne.n	8006bf0 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8006bd0:	68fb      	ldr	r3, [r7, #12]
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	681a      	ldr	r2, [r3, #0]
 8006bd6:	68fb      	ldr	r3, [r7, #12]
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006bde:	601a      	str	r2, [r3, #0]
 8006be0:	68fb      	ldr	r3, [r7, #12]
 8006be2:	681b      	ldr	r3, [r3, #0]
 8006be4:	681a      	ldr	r2, [r3, #0]
 8006be6:	68fb      	ldr	r3, [r7, #12]
 8006be8:	681b      	ldr	r3, [r3, #0]
 8006bea:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006bee:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006bf0:	68fb      	ldr	r3, [r7, #12]
 8006bf2:	2201      	movs	r2, #1
 8006bf4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006bf8:	68fb      	ldr	r3, [r7, #12]
 8006bfa:	2200      	movs	r2, #0
 8006bfc:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8006c00:	2303      	movs	r3, #3
 8006c02:	e010      	b.n	8006c26 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006c04:	69bb      	ldr	r3, [r7, #24]
 8006c06:	2b00      	cmp	r3, #0
 8006c08:	d101      	bne.n	8006c0e <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8006c0a:	2300      	movs	r3, #0
 8006c0c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 8006c0e:	69bb      	ldr	r3, [r7, #24]
 8006c10:	3b01      	subs	r3, #1
 8006c12:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8006c14:	68fb      	ldr	r3, [r7, #12]
 8006c16:	681b      	ldr	r3, [r3, #0]
 8006c18:	689a      	ldr	r2, [r3, #8]
 8006c1a:	68bb      	ldr	r3, [r7, #8]
 8006c1c:	4013      	ands	r3, r2
 8006c1e:	687a      	ldr	r2, [r7, #4]
 8006c20:	429a      	cmp	r2, r3
 8006c22:	d196      	bne.n	8006b52 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8006c24:	2300      	movs	r3, #0
}
 8006c26:	4618      	mov	r0, r3
 8006c28:	3728      	adds	r7, #40	; 0x28
 8006c2a:	46bd      	mov	sp, r7
 8006c2c:	bd80      	pop	{r7, pc}
 8006c2e:	bf00      	nop
 8006c30:	20000000 	.word	0x20000000

08006c34 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8006c34:	b580      	push	{r7, lr}
 8006c36:	b086      	sub	sp, #24
 8006c38:	af02      	add	r7, sp, #8
 8006c3a:	60f8      	str	r0, [r7, #12]
 8006c3c:	60b9      	str	r1, [r7, #8]
 8006c3e:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006c40:	68fb      	ldr	r3, [r7, #12]
 8006c42:	685b      	ldr	r3, [r3, #4]
 8006c44:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006c48:	d111      	bne.n	8006c6e <SPI_EndRxTransaction+0x3a>
 8006c4a:	68fb      	ldr	r3, [r7, #12]
 8006c4c:	689b      	ldr	r3, [r3, #8]
 8006c4e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006c52:	d004      	beq.n	8006c5e <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006c54:	68fb      	ldr	r3, [r7, #12]
 8006c56:	689b      	ldr	r3, [r3, #8]
 8006c58:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006c5c:	d107      	bne.n	8006c6e <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8006c5e:	68fb      	ldr	r3, [r7, #12]
 8006c60:	681b      	ldr	r3, [r3, #0]
 8006c62:	681a      	ldr	r2, [r3, #0]
 8006c64:	68fb      	ldr	r3, [r7, #12]
 8006c66:	681b      	ldr	r3, [r3, #0]
 8006c68:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006c6c:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	9300      	str	r3, [sp, #0]
 8006c72:	68bb      	ldr	r3, [r7, #8]
 8006c74:	2200      	movs	r2, #0
 8006c76:	2180      	movs	r1, #128	; 0x80
 8006c78:	68f8      	ldr	r0, [r7, #12]
 8006c7a:	f7ff febd 	bl	80069f8 <SPI_WaitFlagStateUntilTimeout>
 8006c7e:	4603      	mov	r3, r0
 8006c80:	2b00      	cmp	r3, #0
 8006c82:	d007      	beq.n	8006c94 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006c84:	68fb      	ldr	r3, [r7, #12]
 8006c86:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006c88:	f043 0220 	orr.w	r2, r3, #32
 8006c8c:	68fb      	ldr	r3, [r7, #12]
 8006c8e:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8006c90:	2303      	movs	r3, #3
 8006c92:	e023      	b.n	8006cdc <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006c94:	68fb      	ldr	r3, [r7, #12]
 8006c96:	685b      	ldr	r3, [r3, #4]
 8006c98:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006c9c:	d11d      	bne.n	8006cda <SPI_EndRxTransaction+0xa6>
 8006c9e:	68fb      	ldr	r3, [r7, #12]
 8006ca0:	689b      	ldr	r3, [r3, #8]
 8006ca2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006ca6:	d004      	beq.n	8006cb2 <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006ca8:	68fb      	ldr	r3, [r7, #12]
 8006caa:	689b      	ldr	r3, [r3, #8]
 8006cac:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006cb0:	d113      	bne.n	8006cda <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	9300      	str	r3, [sp, #0]
 8006cb6:	68bb      	ldr	r3, [r7, #8]
 8006cb8:	2200      	movs	r2, #0
 8006cba:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8006cbe:	68f8      	ldr	r0, [r7, #12]
 8006cc0:	f7ff ff22 	bl	8006b08 <SPI_WaitFifoStateUntilTimeout>
 8006cc4:	4603      	mov	r3, r0
 8006cc6:	2b00      	cmp	r3, #0
 8006cc8:	d007      	beq.n	8006cda <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006cca:	68fb      	ldr	r3, [r7, #12]
 8006ccc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006cce:	f043 0220 	orr.w	r2, r3, #32
 8006cd2:	68fb      	ldr	r3, [r7, #12]
 8006cd4:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 8006cd6:	2303      	movs	r3, #3
 8006cd8:	e000      	b.n	8006cdc <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 8006cda:	2300      	movs	r3, #0
}
 8006cdc:	4618      	mov	r0, r3
 8006cde:	3710      	adds	r7, #16
 8006ce0:	46bd      	mov	sp, r7
 8006ce2:	bd80      	pop	{r7, pc}

08006ce4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006ce4:	b580      	push	{r7, lr}
 8006ce6:	b086      	sub	sp, #24
 8006ce8:	af02      	add	r7, sp, #8
 8006cea:	60f8      	str	r0, [r7, #12]
 8006cec:	60b9      	str	r1, [r7, #8]
 8006cee:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	9300      	str	r3, [sp, #0]
 8006cf4:	68bb      	ldr	r3, [r7, #8]
 8006cf6:	2200      	movs	r2, #0
 8006cf8:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8006cfc:	68f8      	ldr	r0, [r7, #12]
 8006cfe:	f7ff ff03 	bl	8006b08 <SPI_WaitFifoStateUntilTimeout>
 8006d02:	4603      	mov	r3, r0
 8006d04:	2b00      	cmp	r3, #0
 8006d06:	d007      	beq.n	8006d18 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006d08:	68fb      	ldr	r3, [r7, #12]
 8006d0a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006d0c:	f043 0220 	orr.w	r2, r3, #32
 8006d10:	68fb      	ldr	r3, [r7, #12]
 8006d12:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8006d14:	2303      	movs	r3, #3
 8006d16:	e027      	b.n	8006d68 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	9300      	str	r3, [sp, #0]
 8006d1c:	68bb      	ldr	r3, [r7, #8]
 8006d1e:	2200      	movs	r2, #0
 8006d20:	2180      	movs	r1, #128	; 0x80
 8006d22:	68f8      	ldr	r0, [r7, #12]
 8006d24:	f7ff fe68 	bl	80069f8 <SPI_WaitFlagStateUntilTimeout>
 8006d28:	4603      	mov	r3, r0
 8006d2a:	2b00      	cmp	r3, #0
 8006d2c:	d007      	beq.n	8006d3e <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006d2e:	68fb      	ldr	r3, [r7, #12]
 8006d30:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006d32:	f043 0220 	orr.w	r2, r3, #32
 8006d36:	68fb      	ldr	r3, [r7, #12]
 8006d38:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8006d3a:	2303      	movs	r3, #3
 8006d3c:	e014      	b.n	8006d68 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	9300      	str	r3, [sp, #0]
 8006d42:	68bb      	ldr	r3, [r7, #8]
 8006d44:	2200      	movs	r2, #0
 8006d46:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8006d4a:	68f8      	ldr	r0, [r7, #12]
 8006d4c:	f7ff fedc 	bl	8006b08 <SPI_WaitFifoStateUntilTimeout>
 8006d50:	4603      	mov	r3, r0
 8006d52:	2b00      	cmp	r3, #0
 8006d54:	d007      	beq.n	8006d66 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006d56:	68fb      	ldr	r3, [r7, #12]
 8006d58:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006d5a:	f043 0220 	orr.w	r2, r3, #32
 8006d5e:	68fb      	ldr	r3, [r7, #12]
 8006d60:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8006d62:	2303      	movs	r3, #3
 8006d64:	e000      	b.n	8006d68 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8006d66:	2300      	movs	r3, #0
}
 8006d68:	4618      	mov	r0, r3
 8006d6a:	3710      	adds	r7, #16
 8006d6c:	46bd      	mov	sp, r7
 8006d6e:	bd80      	pop	{r7, pc}

08006d70 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006d70:	b580      	push	{r7, lr}
 8006d72:	b082      	sub	sp, #8
 8006d74:	af00      	add	r7, sp, #0
 8006d76:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	2b00      	cmp	r3, #0
 8006d7c:	d101      	bne.n	8006d82 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006d7e:	2301      	movs	r3, #1
 8006d80:	e049      	b.n	8006e16 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006d88:	b2db      	uxtb	r3, r3
 8006d8a:	2b00      	cmp	r3, #0
 8006d8c:	d106      	bne.n	8006d9c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	2200      	movs	r2, #0
 8006d92:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006d96:	6878      	ldr	r0, [r7, #4]
 8006d98:	f7fb fa5a 	bl	8002250 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	2202      	movs	r2, #2
 8006da0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	681a      	ldr	r2, [r3, #0]
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	3304      	adds	r3, #4
 8006dac:	4619      	mov	r1, r3
 8006dae:	4610      	mov	r0, r2
 8006db0:	f000 f9ee 	bl	8007190 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	2201      	movs	r2, #1
 8006db8:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	2201      	movs	r2, #1
 8006dc0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	2201      	movs	r2, #1
 8006dc8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	2201      	movs	r2, #1
 8006dd0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	2201      	movs	r2, #1
 8006dd8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	2201      	movs	r2, #1
 8006de0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	2201      	movs	r2, #1
 8006de8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	2201      	movs	r2, #1
 8006df0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	2201      	movs	r2, #1
 8006df8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	2201      	movs	r2, #1
 8006e00:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	2201      	movs	r2, #1
 8006e08:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	2201      	movs	r2, #1
 8006e10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006e14:	2300      	movs	r3, #0
}
 8006e16:	4618      	mov	r0, r3
 8006e18:	3708      	adds	r7, #8
 8006e1a:	46bd      	mov	sp, r7
 8006e1c:	bd80      	pop	{r7, pc}
	...

08006e20 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006e20:	b480      	push	{r7}
 8006e22:	b085      	sub	sp, #20
 8006e24:	af00      	add	r7, sp, #0
 8006e26:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006e2e:	b2db      	uxtb	r3, r3
 8006e30:	2b01      	cmp	r3, #1
 8006e32:	d001      	beq.n	8006e38 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006e34:	2301      	movs	r3, #1
 8006e36:	e04f      	b.n	8006ed8 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	2202      	movs	r2, #2
 8006e3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	68da      	ldr	r2, [r3, #12]
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	f042 0201 	orr.w	r2, r2, #1
 8006e4e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	4a23      	ldr	r2, [pc, #140]	; (8006ee4 <HAL_TIM_Base_Start_IT+0xc4>)
 8006e56:	4293      	cmp	r3, r2
 8006e58:	d01d      	beq.n	8006e96 <HAL_TIM_Base_Start_IT+0x76>
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006e62:	d018      	beq.n	8006e96 <HAL_TIM_Base_Start_IT+0x76>
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	4a1f      	ldr	r2, [pc, #124]	; (8006ee8 <HAL_TIM_Base_Start_IT+0xc8>)
 8006e6a:	4293      	cmp	r3, r2
 8006e6c:	d013      	beq.n	8006e96 <HAL_TIM_Base_Start_IT+0x76>
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	681b      	ldr	r3, [r3, #0]
 8006e72:	4a1e      	ldr	r2, [pc, #120]	; (8006eec <HAL_TIM_Base_Start_IT+0xcc>)
 8006e74:	4293      	cmp	r3, r2
 8006e76:	d00e      	beq.n	8006e96 <HAL_TIM_Base_Start_IT+0x76>
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	4a1c      	ldr	r2, [pc, #112]	; (8006ef0 <HAL_TIM_Base_Start_IT+0xd0>)
 8006e7e:	4293      	cmp	r3, r2
 8006e80:	d009      	beq.n	8006e96 <HAL_TIM_Base_Start_IT+0x76>
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	681b      	ldr	r3, [r3, #0]
 8006e86:	4a1b      	ldr	r2, [pc, #108]	; (8006ef4 <HAL_TIM_Base_Start_IT+0xd4>)
 8006e88:	4293      	cmp	r3, r2
 8006e8a:	d004      	beq.n	8006e96 <HAL_TIM_Base_Start_IT+0x76>
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	681b      	ldr	r3, [r3, #0]
 8006e90:	4a19      	ldr	r2, [pc, #100]	; (8006ef8 <HAL_TIM_Base_Start_IT+0xd8>)
 8006e92:	4293      	cmp	r3, r2
 8006e94:	d115      	bne.n	8006ec2 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	681b      	ldr	r3, [r3, #0]
 8006e9a:	689a      	ldr	r2, [r3, #8]
 8006e9c:	4b17      	ldr	r3, [pc, #92]	; (8006efc <HAL_TIM_Base_Start_IT+0xdc>)
 8006e9e:	4013      	ands	r3, r2
 8006ea0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006ea2:	68fb      	ldr	r3, [r7, #12]
 8006ea4:	2b06      	cmp	r3, #6
 8006ea6:	d015      	beq.n	8006ed4 <HAL_TIM_Base_Start_IT+0xb4>
 8006ea8:	68fb      	ldr	r3, [r7, #12]
 8006eaa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006eae:	d011      	beq.n	8006ed4 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	681b      	ldr	r3, [r3, #0]
 8006eb4:	681a      	ldr	r2, [r3, #0]
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	f042 0201 	orr.w	r2, r2, #1
 8006ebe:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006ec0:	e008      	b.n	8006ed4 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	681b      	ldr	r3, [r3, #0]
 8006ec6:	681a      	ldr	r2, [r3, #0]
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	f042 0201 	orr.w	r2, r2, #1
 8006ed0:	601a      	str	r2, [r3, #0]
 8006ed2:	e000      	b.n	8006ed6 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006ed4:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006ed6:	2300      	movs	r3, #0
}
 8006ed8:	4618      	mov	r0, r3
 8006eda:	3714      	adds	r7, #20
 8006edc:	46bd      	mov	sp, r7
 8006ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ee2:	4770      	bx	lr
 8006ee4:	40012c00 	.word	0x40012c00
 8006ee8:	40000400 	.word	0x40000400
 8006eec:	40000800 	.word	0x40000800
 8006ef0:	40000c00 	.word	0x40000c00
 8006ef4:	40013400 	.word	0x40013400
 8006ef8:	40014000 	.word	0x40014000
 8006efc:	00010007 	.word	0x00010007

08006f00 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006f00:	b580      	push	{r7, lr}
 8006f02:	b082      	sub	sp, #8
 8006f04:	af00      	add	r7, sp, #0
 8006f06:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	681b      	ldr	r3, [r3, #0]
 8006f0c:	691b      	ldr	r3, [r3, #16]
 8006f0e:	f003 0302 	and.w	r3, r3, #2
 8006f12:	2b02      	cmp	r3, #2
 8006f14:	d122      	bne.n	8006f5c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	681b      	ldr	r3, [r3, #0]
 8006f1a:	68db      	ldr	r3, [r3, #12]
 8006f1c:	f003 0302 	and.w	r3, r3, #2
 8006f20:	2b02      	cmp	r3, #2
 8006f22:	d11b      	bne.n	8006f5c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	681b      	ldr	r3, [r3, #0]
 8006f28:	f06f 0202 	mvn.w	r2, #2
 8006f2c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	2201      	movs	r2, #1
 8006f32:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	681b      	ldr	r3, [r3, #0]
 8006f38:	699b      	ldr	r3, [r3, #24]
 8006f3a:	f003 0303 	and.w	r3, r3, #3
 8006f3e:	2b00      	cmp	r3, #0
 8006f40:	d003      	beq.n	8006f4a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006f42:	6878      	ldr	r0, [r7, #4]
 8006f44:	f000 f905 	bl	8007152 <HAL_TIM_IC_CaptureCallback>
 8006f48:	e005      	b.n	8006f56 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006f4a:	6878      	ldr	r0, [r7, #4]
 8006f4c:	f000 f8f7 	bl	800713e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006f50:	6878      	ldr	r0, [r7, #4]
 8006f52:	f000 f908 	bl	8007166 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	2200      	movs	r2, #0
 8006f5a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	691b      	ldr	r3, [r3, #16]
 8006f62:	f003 0304 	and.w	r3, r3, #4
 8006f66:	2b04      	cmp	r3, #4
 8006f68:	d122      	bne.n	8006fb0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	681b      	ldr	r3, [r3, #0]
 8006f6e:	68db      	ldr	r3, [r3, #12]
 8006f70:	f003 0304 	and.w	r3, r3, #4
 8006f74:	2b04      	cmp	r3, #4
 8006f76:	d11b      	bne.n	8006fb0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	681b      	ldr	r3, [r3, #0]
 8006f7c:	f06f 0204 	mvn.w	r2, #4
 8006f80:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	2202      	movs	r2, #2
 8006f86:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	699b      	ldr	r3, [r3, #24]
 8006f8e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006f92:	2b00      	cmp	r3, #0
 8006f94:	d003      	beq.n	8006f9e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006f96:	6878      	ldr	r0, [r7, #4]
 8006f98:	f000 f8db 	bl	8007152 <HAL_TIM_IC_CaptureCallback>
 8006f9c:	e005      	b.n	8006faa <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006f9e:	6878      	ldr	r0, [r7, #4]
 8006fa0:	f000 f8cd 	bl	800713e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006fa4:	6878      	ldr	r0, [r7, #4]
 8006fa6:	f000 f8de 	bl	8007166 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	2200      	movs	r2, #0
 8006fae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	681b      	ldr	r3, [r3, #0]
 8006fb4:	691b      	ldr	r3, [r3, #16]
 8006fb6:	f003 0308 	and.w	r3, r3, #8
 8006fba:	2b08      	cmp	r3, #8
 8006fbc:	d122      	bne.n	8007004 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	681b      	ldr	r3, [r3, #0]
 8006fc2:	68db      	ldr	r3, [r3, #12]
 8006fc4:	f003 0308 	and.w	r3, r3, #8
 8006fc8:	2b08      	cmp	r3, #8
 8006fca:	d11b      	bne.n	8007004 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	f06f 0208 	mvn.w	r2, #8
 8006fd4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	2204      	movs	r2, #4
 8006fda:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	681b      	ldr	r3, [r3, #0]
 8006fe0:	69db      	ldr	r3, [r3, #28]
 8006fe2:	f003 0303 	and.w	r3, r3, #3
 8006fe6:	2b00      	cmp	r3, #0
 8006fe8:	d003      	beq.n	8006ff2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006fea:	6878      	ldr	r0, [r7, #4]
 8006fec:	f000 f8b1 	bl	8007152 <HAL_TIM_IC_CaptureCallback>
 8006ff0:	e005      	b.n	8006ffe <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006ff2:	6878      	ldr	r0, [r7, #4]
 8006ff4:	f000 f8a3 	bl	800713e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006ff8:	6878      	ldr	r0, [r7, #4]
 8006ffa:	f000 f8b4 	bl	8007166 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	2200      	movs	r2, #0
 8007002:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	681b      	ldr	r3, [r3, #0]
 8007008:	691b      	ldr	r3, [r3, #16]
 800700a:	f003 0310 	and.w	r3, r3, #16
 800700e:	2b10      	cmp	r3, #16
 8007010:	d122      	bne.n	8007058 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	68db      	ldr	r3, [r3, #12]
 8007018:	f003 0310 	and.w	r3, r3, #16
 800701c:	2b10      	cmp	r3, #16
 800701e:	d11b      	bne.n	8007058 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	681b      	ldr	r3, [r3, #0]
 8007024:	f06f 0210 	mvn.w	r2, #16
 8007028:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	2208      	movs	r2, #8
 800702e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	681b      	ldr	r3, [r3, #0]
 8007034:	69db      	ldr	r3, [r3, #28]
 8007036:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800703a:	2b00      	cmp	r3, #0
 800703c:	d003      	beq.n	8007046 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800703e:	6878      	ldr	r0, [r7, #4]
 8007040:	f000 f887 	bl	8007152 <HAL_TIM_IC_CaptureCallback>
 8007044:	e005      	b.n	8007052 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007046:	6878      	ldr	r0, [r7, #4]
 8007048:	f000 f879 	bl	800713e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800704c:	6878      	ldr	r0, [r7, #4]
 800704e:	f000 f88a 	bl	8007166 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	2200      	movs	r2, #0
 8007056:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	681b      	ldr	r3, [r3, #0]
 800705c:	691b      	ldr	r3, [r3, #16]
 800705e:	f003 0301 	and.w	r3, r3, #1
 8007062:	2b01      	cmp	r3, #1
 8007064:	d10e      	bne.n	8007084 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	681b      	ldr	r3, [r3, #0]
 800706a:	68db      	ldr	r3, [r3, #12]
 800706c:	f003 0301 	and.w	r3, r3, #1
 8007070:	2b01      	cmp	r3, #1
 8007072:	d107      	bne.n	8007084 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	681b      	ldr	r3, [r3, #0]
 8007078:	f06f 0201 	mvn.w	r2, #1
 800707c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800707e:	6878      	ldr	r0, [r7, #4]
 8007080:	f7fa ff42 	bl	8001f08 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	681b      	ldr	r3, [r3, #0]
 8007088:	691b      	ldr	r3, [r3, #16]
 800708a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800708e:	2b80      	cmp	r3, #128	; 0x80
 8007090:	d10e      	bne.n	80070b0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	68db      	ldr	r3, [r3, #12]
 8007098:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800709c:	2b80      	cmp	r3, #128	; 0x80
 800709e:	d107      	bne.n	80070b0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	681b      	ldr	r3, [r3, #0]
 80070a4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80070a8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80070aa:	6878      	ldr	r0, [r7, #4]
 80070ac:	f000 f914 	bl	80072d8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	691b      	ldr	r3, [r3, #16]
 80070b6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80070ba:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80070be:	d10e      	bne.n	80070de <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	681b      	ldr	r3, [r3, #0]
 80070c4:	68db      	ldr	r3, [r3, #12]
 80070c6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80070ca:	2b80      	cmp	r3, #128	; 0x80
 80070cc:	d107      	bne.n	80070de <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	681b      	ldr	r3, [r3, #0]
 80070d2:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80070d6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80070d8:	6878      	ldr	r0, [r7, #4]
 80070da:	f000 f907 	bl	80072ec <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	681b      	ldr	r3, [r3, #0]
 80070e2:	691b      	ldr	r3, [r3, #16]
 80070e4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80070e8:	2b40      	cmp	r3, #64	; 0x40
 80070ea:	d10e      	bne.n	800710a <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	68db      	ldr	r3, [r3, #12]
 80070f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80070f6:	2b40      	cmp	r3, #64	; 0x40
 80070f8:	d107      	bne.n	800710a <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8007102:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007104:	6878      	ldr	r0, [r7, #4]
 8007106:	f000 f838 	bl	800717a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	681b      	ldr	r3, [r3, #0]
 800710e:	691b      	ldr	r3, [r3, #16]
 8007110:	f003 0320 	and.w	r3, r3, #32
 8007114:	2b20      	cmp	r3, #32
 8007116:	d10e      	bne.n	8007136 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	68db      	ldr	r3, [r3, #12]
 800711e:	f003 0320 	and.w	r3, r3, #32
 8007122:	2b20      	cmp	r3, #32
 8007124:	d107      	bne.n	8007136 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	681b      	ldr	r3, [r3, #0]
 800712a:	f06f 0220 	mvn.w	r2, #32
 800712e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007130:	6878      	ldr	r0, [r7, #4]
 8007132:	f000 f8c7 	bl	80072c4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007136:	bf00      	nop
 8007138:	3708      	adds	r7, #8
 800713a:	46bd      	mov	sp, r7
 800713c:	bd80      	pop	{r7, pc}

0800713e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800713e:	b480      	push	{r7}
 8007140:	b083      	sub	sp, #12
 8007142:	af00      	add	r7, sp, #0
 8007144:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007146:	bf00      	nop
 8007148:	370c      	adds	r7, #12
 800714a:	46bd      	mov	sp, r7
 800714c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007150:	4770      	bx	lr

08007152 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007152:	b480      	push	{r7}
 8007154:	b083      	sub	sp, #12
 8007156:	af00      	add	r7, sp, #0
 8007158:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800715a:	bf00      	nop
 800715c:	370c      	adds	r7, #12
 800715e:	46bd      	mov	sp, r7
 8007160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007164:	4770      	bx	lr

08007166 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007166:	b480      	push	{r7}
 8007168:	b083      	sub	sp, #12
 800716a:	af00      	add	r7, sp, #0
 800716c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800716e:	bf00      	nop
 8007170:	370c      	adds	r7, #12
 8007172:	46bd      	mov	sp, r7
 8007174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007178:	4770      	bx	lr

0800717a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800717a:	b480      	push	{r7}
 800717c:	b083      	sub	sp, #12
 800717e:	af00      	add	r7, sp, #0
 8007180:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007182:	bf00      	nop
 8007184:	370c      	adds	r7, #12
 8007186:	46bd      	mov	sp, r7
 8007188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800718c:	4770      	bx	lr
	...

08007190 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8007190:	b480      	push	{r7}
 8007192:	b085      	sub	sp, #20
 8007194:	af00      	add	r7, sp, #0
 8007196:	6078      	str	r0, [r7, #4]
 8007198:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	681b      	ldr	r3, [r3, #0]
 800719e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	4a40      	ldr	r2, [pc, #256]	; (80072a4 <TIM_Base_SetConfig+0x114>)
 80071a4:	4293      	cmp	r3, r2
 80071a6:	d013      	beq.n	80071d0 <TIM_Base_SetConfig+0x40>
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80071ae:	d00f      	beq.n	80071d0 <TIM_Base_SetConfig+0x40>
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	4a3d      	ldr	r2, [pc, #244]	; (80072a8 <TIM_Base_SetConfig+0x118>)
 80071b4:	4293      	cmp	r3, r2
 80071b6:	d00b      	beq.n	80071d0 <TIM_Base_SetConfig+0x40>
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	4a3c      	ldr	r2, [pc, #240]	; (80072ac <TIM_Base_SetConfig+0x11c>)
 80071bc:	4293      	cmp	r3, r2
 80071be:	d007      	beq.n	80071d0 <TIM_Base_SetConfig+0x40>
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	4a3b      	ldr	r2, [pc, #236]	; (80072b0 <TIM_Base_SetConfig+0x120>)
 80071c4:	4293      	cmp	r3, r2
 80071c6:	d003      	beq.n	80071d0 <TIM_Base_SetConfig+0x40>
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	4a3a      	ldr	r2, [pc, #232]	; (80072b4 <TIM_Base_SetConfig+0x124>)
 80071cc:	4293      	cmp	r3, r2
 80071ce:	d108      	bne.n	80071e2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80071d0:	68fb      	ldr	r3, [r7, #12]
 80071d2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80071d6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80071d8:	683b      	ldr	r3, [r7, #0]
 80071da:	685b      	ldr	r3, [r3, #4]
 80071dc:	68fa      	ldr	r2, [r7, #12]
 80071de:	4313      	orrs	r3, r2
 80071e0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	4a2f      	ldr	r2, [pc, #188]	; (80072a4 <TIM_Base_SetConfig+0x114>)
 80071e6:	4293      	cmp	r3, r2
 80071e8:	d01f      	beq.n	800722a <TIM_Base_SetConfig+0x9a>
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80071f0:	d01b      	beq.n	800722a <TIM_Base_SetConfig+0x9a>
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	4a2c      	ldr	r2, [pc, #176]	; (80072a8 <TIM_Base_SetConfig+0x118>)
 80071f6:	4293      	cmp	r3, r2
 80071f8:	d017      	beq.n	800722a <TIM_Base_SetConfig+0x9a>
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	4a2b      	ldr	r2, [pc, #172]	; (80072ac <TIM_Base_SetConfig+0x11c>)
 80071fe:	4293      	cmp	r3, r2
 8007200:	d013      	beq.n	800722a <TIM_Base_SetConfig+0x9a>
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	4a2a      	ldr	r2, [pc, #168]	; (80072b0 <TIM_Base_SetConfig+0x120>)
 8007206:	4293      	cmp	r3, r2
 8007208:	d00f      	beq.n	800722a <TIM_Base_SetConfig+0x9a>
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	4a29      	ldr	r2, [pc, #164]	; (80072b4 <TIM_Base_SetConfig+0x124>)
 800720e:	4293      	cmp	r3, r2
 8007210:	d00b      	beq.n	800722a <TIM_Base_SetConfig+0x9a>
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	4a28      	ldr	r2, [pc, #160]	; (80072b8 <TIM_Base_SetConfig+0x128>)
 8007216:	4293      	cmp	r3, r2
 8007218:	d007      	beq.n	800722a <TIM_Base_SetConfig+0x9a>
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	4a27      	ldr	r2, [pc, #156]	; (80072bc <TIM_Base_SetConfig+0x12c>)
 800721e:	4293      	cmp	r3, r2
 8007220:	d003      	beq.n	800722a <TIM_Base_SetConfig+0x9a>
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	4a26      	ldr	r2, [pc, #152]	; (80072c0 <TIM_Base_SetConfig+0x130>)
 8007226:	4293      	cmp	r3, r2
 8007228:	d108      	bne.n	800723c <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800722a:	68fb      	ldr	r3, [r7, #12]
 800722c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007230:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007232:	683b      	ldr	r3, [r7, #0]
 8007234:	68db      	ldr	r3, [r3, #12]
 8007236:	68fa      	ldr	r2, [r7, #12]
 8007238:	4313      	orrs	r3, r2
 800723a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800723c:	68fb      	ldr	r3, [r7, #12]
 800723e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007242:	683b      	ldr	r3, [r7, #0]
 8007244:	695b      	ldr	r3, [r3, #20]
 8007246:	4313      	orrs	r3, r2
 8007248:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	68fa      	ldr	r2, [r7, #12]
 800724e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007250:	683b      	ldr	r3, [r7, #0]
 8007252:	689a      	ldr	r2, [r3, #8]
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007258:	683b      	ldr	r3, [r7, #0]
 800725a:	681a      	ldr	r2, [r3, #0]
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	4a10      	ldr	r2, [pc, #64]	; (80072a4 <TIM_Base_SetConfig+0x114>)
 8007264:	4293      	cmp	r3, r2
 8007266:	d00f      	beq.n	8007288 <TIM_Base_SetConfig+0xf8>
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	4a12      	ldr	r2, [pc, #72]	; (80072b4 <TIM_Base_SetConfig+0x124>)
 800726c:	4293      	cmp	r3, r2
 800726e:	d00b      	beq.n	8007288 <TIM_Base_SetConfig+0xf8>
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	4a11      	ldr	r2, [pc, #68]	; (80072b8 <TIM_Base_SetConfig+0x128>)
 8007274:	4293      	cmp	r3, r2
 8007276:	d007      	beq.n	8007288 <TIM_Base_SetConfig+0xf8>
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	4a10      	ldr	r2, [pc, #64]	; (80072bc <TIM_Base_SetConfig+0x12c>)
 800727c:	4293      	cmp	r3, r2
 800727e:	d003      	beq.n	8007288 <TIM_Base_SetConfig+0xf8>
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	4a0f      	ldr	r2, [pc, #60]	; (80072c0 <TIM_Base_SetConfig+0x130>)
 8007284:	4293      	cmp	r3, r2
 8007286:	d103      	bne.n	8007290 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007288:	683b      	ldr	r3, [r7, #0]
 800728a:	691a      	ldr	r2, [r3, #16]
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	2201      	movs	r2, #1
 8007294:	615a      	str	r2, [r3, #20]
}
 8007296:	bf00      	nop
 8007298:	3714      	adds	r7, #20
 800729a:	46bd      	mov	sp, r7
 800729c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072a0:	4770      	bx	lr
 80072a2:	bf00      	nop
 80072a4:	40012c00 	.word	0x40012c00
 80072a8:	40000400 	.word	0x40000400
 80072ac:	40000800 	.word	0x40000800
 80072b0:	40000c00 	.word	0x40000c00
 80072b4:	40013400 	.word	0x40013400
 80072b8:	40014000 	.word	0x40014000
 80072bc:	40014400 	.word	0x40014400
 80072c0:	40014800 	.word	0x40014800

080072c4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80072c4:	b480      	push	{r7}
 80072c6:	b083      	sub	sp, #12
 80072c8:	af00      	add	r7, sp, #0
 80072ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80072cc:	bf00      	nop
 80072ce:	370c      	adds	r7, #12
 80072d0:	46bd      	mov	sp, r7
 80072d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072d6:	4770      	bx	lr

080072d8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80072d8:	b480      	push	{r7}
 80072da:	b083      	sub	sp, #12
 80072dc:	af00      	add	r7, sp, #0
 80072de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80072e0:	bf00      	nop
 80072e2:	370c      	adds	r7, #12
 80072e4:	46bd      	mov	sp, r7
 80072e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072ea:	4770      	bx	lr

080072ec <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80072ec:	b480      	push	{r7}
 80072ee:	b083      	sub	sp, #12
 80072f0:	af00      	add	r7, sp, #0
 80072f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80072f4:	bf00      	nop
 80072f6:	370c      	adds	r7, #12
 80072f8:	46bd      	mov	sp, r7
 80072fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072fe:	4770      	bx	lr

08007300 <__NVIC_SetPriority>:
{
 8007300:	b480      	push	{r7}
 8007302:	b083      	sub	sp, #12
 8007304:	af00      	add	r7, sp, #0
 8007306:	4603      	mov	r3, r0
 8007308:	6039      	str	r1, [r7, #0]
 800730a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800730c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007310:	2b00      	cmp	r3, #0
 8007312:	db0a      	blt.n	800732a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007314:	683b      	ldr	r3, [r7, #0]
 8007316:	b2da      	uxtb	r2, r3
 8007318:	490c      	ldr	r1, [pc, #48]	; (800734c <__NVIC_SetPriority+0x4c>)
 800731a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800731e:	0112      	lsls	r2, r2, #4
 8007320:	b2d2      	uxtb	r2, r2
 8007322:	440b      	add	r3, r1
 8007324:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8007328:	e00a      	b.n	8007340 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800732a:	683b      	ldr	r3, [r7, #0]
 800732c:	b2da      	uxtb	r2, r3
 800732e:	4908      	ldr	r1, [pc, #32]	; (8007350 <__NVIC_SetPriority+0x50>)
 8007330:	79fb      	ldrb	r3, [r7, #7]
 8007332:	f003 030f 	and.w	r3, r3, #15
 8007336:	3b04      	subs	r3, #4
 8007338:	0112      	lsls	r2, r2, #4
 800733a:	b2d2      	uxtb	r2, r2
 800733c:	440b      	add	r3, r1
 800733e:	761a      	strb	r2, [r3, #24]
}
 8007340:	bf00      	nop
 8007342:	370c      	adds	r7, #12
 8007344:	46bd      	mov	sp, r7
 8007346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800734a:	4770      	bx	lr
 800734c:	e000e100 	.word	0xe000e100
 8007350:	e000ed00 	.word	0xe000ed00

08007354 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8007354:	b580      	push	{r7, lr}
 8007356:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8007358:	4b05      	ldr	r3, [pc, #20]	; (8007370 <SysTick_Handler+0x1c>)
 800735a:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800735c:	f002 f936 	bl	80095cc <xTaskGetSchedulerState>
 8007360:	4603      	mov	r3, r0
 8007362:	2b01      	cmp	r3, #1
 8007364:	d001      	beq.n	800736a <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8007366:	f000 fd97 	bl	8007e98 <xPortSysTickHandler>
  }
}
 800736a:	bf00      	nop
 800736c:	bd80      	pop	{r7, pc}
 800736e:	bf00      	nop
 8007370:	e000e010 	.word	0xe000e010

08007374 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8007374:	b580      	push	{r7, lr}
 8007376:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8007378:	2100      	movs	r1, #0
 800737a:	f06f 0004 	mvn.w	r0, #4
 800737e:	f7ff ffbf 	bl	8007300 <__NVIC_SetPriority>
#endif
}
 8007382:	bf00      	nop
 8007384:	bd80      	pop	{r7, pc}
	...

08007388 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8007388:	b480      	push	{r7}
 800738a:	b083      	sub	sp, #12
 800738c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800738e:	f3ef 8305 	mrs	r3, IPSR
 8007392:	603b      	str	r3, [r7, #0]
  return(result);
 8007394:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8007396:	2b00      	cmp	r3, #0
 8007398:	d003      	beq.n	80073a2 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800739a:	f06f 0305 	mvn.w	r3, #5
 800739e:	607b      	str	r3, [r7, #4]
 80073a0:	e00c      	b.n	80073bc <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 80073a2:	4b0a      	ldr	r3, [pc, #40]	; (80073cc <osKernelInitialize+0x44>)
 80073a4:	681b      	ldr	r3, [r3, #0]
 80073a6:	2b00      	cmp	r3, #0
 80073a8:	d105      	bne.n	80073b6 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80073aa:	4b08      	ldr	r3, [pc, #32]	; (80073cc <osKernelInitialize+0x44>)
 80073ac:	2201      	movs	r2, #1
 80073ae:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80073b0:	2300      	movs	r3, #0
 80073b2:	607b      	str	r3, [r7, #4]
 80073b4:	e002      	b.n	80073bc <osKernelInitialize+0x34>
    } else {
      stat = osError;
 80073b6:	f04f 33ff 	mov.w	r3, #4294967295
 80073ba:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80073bc:	687b      	ldr	r3, [r7, #4]
}
 80073be:	4618      	mov	r0, r3
 80073c0:	370c      	adds	r7, #12
 80073c2:	46bd      	mov	sp, r7
 80073c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073c8:	4770      	bx	lr
 80073ca:	bf00      	nop
 80073cc:	20000214 	.word	0x20000214

080073d0 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80073d0:	b580      	push	{r7, lr}
 80073d2:	b082      	sub	sp, #8
 80073d4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80073d6:	f3ef 8305 	mrs	r3, IPSR
 80073da:	603b      	str	r3, [r7, #0]
  return(result);
 80073dc:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80073de:	2b00      	cmp	r3, #0
 80073e0:	d003      	beq.n	80073ea <osKernelStart+0x1a>
    stat = osErrorISR;
 80073e2:	f06f 0305 	mvn.w	r3, #5
 80073e6:	607b      	str	r3, [r7, #4]
 80073e8:	e010      	b.n	800740c <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 80073ea:	4b0b      	ldr	r3, [pc, #44]	; (8007418 <osKernelStart+0x48>)
 80073ec:	681b      	ldr	r3, [r3, #0]
 80073ee:	2b01      	cmp	r3, #1
 80073f0:	d109      	bne.n	8007406 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 80073f2:	f7ff ffbf 	bl	8007374 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 80073f6:	4b08      	ldr	r3, [pc, #32]	; (8007418 <osKernelStart+0x48>)
 80073f8:	2202      	movs	r2, #2
 80073fa:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80073fc:	f001 fc9e 	bl	8008d3c <vTaskStartScheduler>
      stat = osOK;
 8007400:	2300      	movs	r3, #0
 8007402:	607b      	str	r3, [r7, #4]
 8007404:	e002      	b.n	800740c <osKernelStart+0x3c>
    } else {
      stat = osError;
 8007406:	f04f 33ff 	mov.w	r3, #4294967295
 800740a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800740c:	687b      	ldr	r3, [r7, #4]
}
 800740e:	4618      	mov	r0, r3
 8007410:	3708      	adds	r7, #8
 8007412:	46bd      	mov	sp, r7
 8007414:	bd80      	pop	{r7, pc}
 8007416:	bf00      	nop
 8007418:	20000214 	.word	0x20000214

0800741c <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800741c:	b580      	push	{r7, lr}
 800741e:	b08e      	sub	sp, #56	; 0x38
 8007420:	af04      	add	r7, sp, #16
 8007422:	60f8      	str	r0, [r7, #12]
 8007424:	60b9      	str	r1, [r7, #8]
 8007426:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8007428:	2300      	movs	r3, #0
 800742a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800742c:	f3ef 8305 	mrs	r3, IPSR
 8007430:	617b      	str	r3, [r7, #20]
  return(result);
 8007432:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8007434:	2b00      	cmp	r3, #0
 8007436:	d17e      	bne.n	8007536 <osThreadNew+0x11a>
 8007438:	68fb      	ldr	r3, [r7, #12]
 800743a:	2b00      	cmp	r3, #0
 800743c:	d07b      	beq.n	8007536 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800743e:	2380      	movs	r3, #128	; 0x80
 8007440:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8007442:	2318      	movs	r3, #24
 8007444:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8007446:	2300      	movs	r3, #0
 8007448:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 800744a:	f04f 33ff 	mov.w	r3, #4294967295
 800744e:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	2b00      	cmp	r3, #0
 8007454:	d045      	beq.n	80074e2 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	681b      	ldr	r3, [r3, #0]
 800745a:	2b00      	cmp	r3, #0
 800745c:	d002      	beq.n	8007464 <osThreadNew+0x48>
        name = attr->name;
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	681b      	ldr	r3, [r3, #0]
 8007462:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	699b      	ldr	r3, [r3, #24]
 8007468:	2b00      	cmp	r3, #0
 800746a:	d002      	beq.n	8007472 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	699b      	ldr	r3, [r3, #24]
 8007470:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8007472:	69fb      	ldr	r3, [r7, #28]
 8007474:	2b00      	cmp	r3, #0
 8007476:	d008      	beq.n	800748a <osThreadNew+0x6e>
 8007478:	69fb      	ldr	r3, [r7, #28]
 800747a:	2b38      	cmp	r3, #56	; 0x38
 800747c:	d805      	bhi.n	800748a <osThreadNew+0x6e>
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	685b      	ldr	r3, [r3, #4]
 8007482:	f003 0301 	and.w	r3, r3, #1
 8007486:	2b00      	cmp	r3, #0
 8007488:	d001      	beq.n	800748e <osThreadNew+0x72>
        return (NULL);
 800748a:	2300      	movs	r3, #0
 800748c:	e054      	b.n	8007538 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	695b      	ldr	r3, [r3, #20]
 8007492:	2b00      	cmp	r3, #0
 8007494:	d003      	beq.n	800749e <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	695b      	ldr	r3, [r3, #20]
 800749a:	089b      	lsrs	r3, r3, #2
 800749c:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	689b      	ldr	r3, [r3, #8]
 80074a2:	2b00      	cmp	r3, #0
 80074a4:	d00e      	beq.n	80074c4 <osThreadNew+0xa8>
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	68db      	ldr	r3, [r3, #12]
 80074aa:	2b5b      	cmp	r3, #91	; 0x5b
 80074ac:	d90a      	bls.n	80074c4 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80074b2:	2b00      	cmp	r3, #0
 80074b4:	d006      	beq.n	80074c4 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	695b      	ldr	r3, [r3, #20]
 80074ba:	2b00      	cmp	r3, #0
 80074bc:	d002      	beq.n	80074c4 <osThreadNew+0xa8>
        mem = 1;
 80074be:	2301      	movs	r3, #1
 80074c0:	61bb      	str	r3, [r7, #24]
 80074c2:	e010      	b.n	80074e6 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	689b      	ldr	r3, [r3, #8]
 80074c8:	2b00      	cmp	r3, #0
 80074ca:	d10c      	bne.n	80074e6 <osThreadNew+0xca>
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	68db      	ldr	r3, [r3, #12]
 80074d0:	2b00      	cmp	r3, #0
 80074d2:	d108      	bne.n	80074e6 <osThreadNew+0xca>
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	691b      	ldr	r3, [r3, #16]
 80074d8:	2b00      	cmp	r3, #0
 80074da:	d104      	bne.n	80074e6 <osThreadNew+0xca>
          mem = 0;
 80074dc:	2300      	movs	r3, #0
 80074de:	61bb      	str	r3, [r7, #24]
 80074e0:	e001      	b.n	80074e6 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 80074e2:	2300      	movs	r3, #0
 80074e4:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80074e6:	69bb      	ldr	r3, [r7, #24]
 80074e8:	2b01      	cmp	r3, #1
 80074ea:	d110      	bne.n	800750e <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 80074f0:	687a      	ldr	r2, [r7, #4]
 80074f2:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80074f4:	9202      	str	r2, [sp, #8]
 80074f6:	9301      	str	r3, [sp, #4]
 80074f8:	69fb      	ldr	r3, [r7, #28]
 80074fa:	9300      	str	r3, [sp, #0]
 80074fc:	68bb      	ldr	r3, [r7, #8]
 80074fe:	6a3a      	ldr	r2, [r7, #32]
 8007500:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8007502:	68f8      	ldr	r0, [r7, #12]
 8007504:	f001 fa44 	bl	8008990 <xTaskCreateStatic>
 8007508:	4603      	mov	r3, r0
 800750a:	613b      	str	r3, [r7, #16]
 800750c:	e013      	b.n	8007536 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800750e:	69bb      	ldr	r3, [r7, #24]
 8007510:	2b00      	cmp	r3, #0
 8007512:	d110      	bne.n	8007536 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8007514:	6a3b      	ldr	r3, [r7, #32]
 8007516:	b29a      	uxth	r2, r3
 8007518:	f107 0310 	add.w	r3, r7, #16
 800751c:	9301      	str	r3, [sp, #4]
 800751e:	69fb      	ldr	r3, [r7, #28]
 8007520:	9300      	str	r3, [sp, #0]
 8007522:	68bb      	ldr	r3, [r7, #8]
 8007524:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8007526:	68f8      	ldr	r0, [r7, #12]
 8007528:	f001 fa8f 	bl	8008a4a <xTaskCreate>
 800752c:	4603      	mov	r3, r0
 800752e:	2b01      	cmp	r3, #1
 8007530:	d001      	beq.n	8007536 <osThreadNew+0x11a>
            hTask = NULL;
 8007532:	2300      	movs	r3, #0
 8007534:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8007536:	693b      	ldr	r3, [r7, #16]
}
 8007538:	4618      	mov	r0, r3
 800753a:	3728      	adds	r7, #40	; 0x28
 800753c:	46bd      	mov	sp, r7
 800753e:	bd80      	pop	{r7, pc}

08007540 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8007540:	b580      	push	{r7, lr}
 8007542:	b084      	sub	sp, #16
 8007544:	af00      	add	r7, sp, #0
 8007546:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007548:	f3ef 8305 	mrs	r3, IPSR
 800754c:	60bb      	str	r3, [r7, #8]
  return(result);
 800754e:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8007550:	2b00      	cmp	r3, #0
 8007552:	d003      	beq.n	800755c <osDelay+0x1c>
    stat = osErrorISR;
 8007554:	f06f 0305 	mvn.w	r3, #5
 8007558:	60fb      	str	r3, [r7, #12]
 800755a:	e007      	b.n	800756c <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800755c:	2300      	movs	r3, #0
 800755e:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	2b00      	cmp	r3, #0
 8007564:	d002      	beq.n	800756c <osDelay+0x2c>
      vTaskDelay(ticks);
 8007566:	6878      	ldr	r0, [r7, #4]
 8007568:	f001 fbb4 	bl	8008cd4 <vTaskDelay>
    }
  }

  return (stat);
 800756c:	68fb      	ldr	r3, [r7, #12]
}
 800756e:	4618      	mov	r0, r3
 8007570:	3710      	adds	r7, #16
 8007572:	46bd      	mov	sp, r7
 8007574:	bd80      	pop	{r7, pc}
	...

08007578 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8007578:	b480      	push	{r7}
 800757a:	b085      	sub	sp, #20
 800757c:	af00      	add	r7, sp, #0
 800757e:	60f8      	str	r0, [r7, #12]
 8007580:	60b9      	str	r1, [r7, #8]
 8007582:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8007584:	68fb      	ldr	r3, [r7, #12]
 8007586:	4a07      	ldr	r2, [pc, #28]	; (80075a4 <vApplicationGetIdleTaskMemory+0x2c>)
 8007588:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800758a:	68bb      	ldr	r3, [r7, #8]
 800758c:	4a06      	ldr	r2, [pc, #24]	; (80075a8 <vApplicationGetIdleTaskMemory+0x30>)
 800758e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	2280      	movs	r2, #128	; 0x80
 8007594:	601a      	str	r2, [r3, #0]
}
 8007596:	bf00      	nop
 8007598:	3714      	adds	r7, #20
 800759a:	46bd      	mov	sp, r7
 800759c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075a0:	4770      	bx	lr
 80075a2:	bf00      	nop
 80075a4:	20000218 	.word	0x20000218
 80075a8:	20000274 	.word	0x20000274

080075ac <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80075ac:	b480      	push	{r7}
 80075ae:	b085      	sub	sp, #20
 80075b0:	af00      	add	r7, sp, #0
 80075b2:	60f8      	str	r0, [r7, #12]
 80075b4:	60b9      	str	r1, [r7, #8]
 80075b6:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80075b8:	68fb      	ldr	r3, [r7, #12]
 80075ba:	4a07      	ldr	r2, [pc, #28]	; (80075d8 <vApplicationGetTimerTaskMemory+0x2c>)
 80075bc:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80075be:	68bb      	ldr	r3, [r7, #8]
 80075c0:	4a06      	ldr	r2, [pc, #24]	; (80075dc <vApplicationGetTimerTaskMemory+0x30>)
 80075c2:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	f44f 7280 	mov.w	r2, #256	; 0x100
 80075ca:	601a      	str	r2, [r3, #0]
}
 80075cc:	bf00      	nop
 80075ce:	3714      	adds	r7, #20
 80075d0:	46bd      	mov	sp, r7
 80075d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075d6:	4770      	bx	lr
 80075d8:	20000474 	.word	0x20000474
 80075dc:	200004d0 	.word	0x200004d0

080075e0 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80075e0:	b580      	push	{r7, lr}
 80075e2:	b08a      	sub	sp, #40	; 0x28
 80075e4:	af00      	add	r7, sp, #0
 80075e6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80075e8:	2300      	movs	r3, #0
 80075ea:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80075ec:	f001 fc0c 	bl	8008e08 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80075f0:	4b5b      	ldr	r3, [pc, #364]	; (8007760 <pvPortMalloc+0x180>)
 80075f2:	681b      	ldr	r3, [r3, #0]
 80075f4:	2b00      	cmp	r3, #0
 80075f6:	d101      	bne.n	80075fc <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80075f8:	f000 f920 	bl	800783c <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80075fc:	4b59      	ldr	r3, [pc, #356]	; (8007764 <pvPortMalloc+0x184>)
 80075fe:	681a      	ldr	r2, [r3, #0]
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	4013      	ands	r3, r2
 8007604:	2b00      	cmp	r3, #0
 8007606:	f040 8093 	bne.w	8007730 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	2b00      	cmp	r3, #0
 800760e:	d01d      	beq.n	800764c <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8007610:	2208      	movs	r2, #8
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	4413      	add	r3, r2
 8007616:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	f003 0307 	and.w	r3, r3, #7
 800761e:	2b00      	cmp	r3, #0
 8007620:	d014      	beq.n	800764c <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	f023 0307 	bic.w	r3, r3, #7
 8007628:	3308      	adds	r3, #8
 800762a:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	f003 0307 	and.w	r3, r3, #7
 8007632:	2b00      	cmp	r3, #0
 8007634:	d00a      	beq.n	800764c <pvPortMalloc+0x6c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8007636:	f04f 0350 	mov.w	r3, #80	; 0x50
 800763a:	f383 8811 	msr	BASEPRI, r3
 800763e:	f3bf 8f6f 	isb	sy
 8007642:	f3bf 8f4f 	dsb	sy
 8007646:	617b      	str	r3, [r7, #20]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8007648:	bf00      	nop
 800764a:	e7fe      	b.n	800764a <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	2b00      	cmp	r3, #0
 8007650:	d06e      	beq.n	8007730 <pvPortMalloc+0x150>
 8007652:	4b45      	ldr	r3, [pc, #276]	; (8007768 <pvPortMalloc+0x188>)
 8007654:	681b      	ldr	r3, [r3, #0]
 8007656:	687a      	ldr	r2, [r7, #4]
 8007658:	429a      	cmp	r2, r3
 800765a:	d869      	bhi.n	8007730 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800765c:	4b43      	ldr	r3, [pc, #268]	; (800776c <pvPortMalloc+0x18c>)
 800765e:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8007660:	4b42      	ldr	r3, [pc, #264]	; (800776c <pvPortMalloc+0x18c>)
 8007662:	681b      	ldr	r3, [r3, #0]
 8007664:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007666:	e004      	b.n	8007672 <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8007668:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800766a:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800766c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800766e:	681b      	ldr	r3, [r3, #0]
 8007670:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007672:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007674:	685b      	ldr	r3, [r3, #4]
 8007676:	687a      	ldr	r2, [r7, #4]
 8007678:	429a      	cmp	r2, r3
 800767a:	d903      	bls.n	8007684 <pvPortMalloc+0xa4>
 800767c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800767e:	681b      	ldr	r3, [r3, #0]
 8007680:	2b00      	cmp	r3, #0
 8007682:	d1f1      	bne.n	8007668 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8007684:	4b36      	ldr	r3, [pc, #216]	; (8007760 <pvPortMalloc+0x180>)
 8007686:	681b      	ldr	r3, [r3, #0]
 8007688:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800768a:	429a      	cmp	r2, r3
 800768c:	d050      	beq.n	8007730 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800768e:	6a3b      	ldr	r3, [r7, #32]
 8007690:	681b      	ldr	r3, [r3, #0]
 8007692:	2208      	movs	r2, #8
 8007694:	4413      	add	r3, r2
 8007696:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8007698:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800769a:	681a      	ldr	r2, [r3, #0]
 800769c:	6a3b      	ldr	r3, [r7, #32]
 800769e:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80076a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80076a2:	685a      	ldr	r2, [r3, #4]
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	1ad2      	subs	r2, r2, r3
 80076a8:	2308      	movs	r3, #8
 80076aa:	005b      	lsls	r3, r3, #1
 80076ac:	429a      	cmp	r2, r3
 80076ae:	d91f      	bls.n	80076f0 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80076b0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	4413      	add	r3, r2
 80076b6:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80076b8:	69bb      	ldr	r3, [r7, #24]
 80076ba:	f003 0307 	and.w	r3, r3, #7
 80076be:	2b00      	cmp	r3, #0
 80076c0:	d00a      	beq.n	80076d8 <pvPortMalloc+0xf8>
	__asm volatile
 80076c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80076c6:	f383 8811 	msr	BASEPRI, r3
 80076ca:	f3bf 8f6f 	isb	sy
 80076ce:	f3bf 8f4f 	dsb	sy
 80076d2:	613b      	str	r3, [r7, #16]
}
 80076d4:	bf00      	nop
 80076d6:	e7fe      	b.n	80076d6 <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80076d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80076da:	685a      	ldr	r2, [r3, #4]
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	1ad2      	subs	r2, r2, r3
 80076e0:	69bb      	ldr	r3, [r7, #24]
 80076e2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80076e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80076e6:	687a      	ldr	r2, [r7, #4]
 80076e8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80076ea:	69b8      	ldr	r0, [r7, #24]
 80076ec:	f000 f908 	bl	8007900 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80076f0:	4b1d      	ldr	r3, [pc, #116]	; (8007768 <pvPortMalloc+0x188>)
 80076f2:	681a      	ldr	r2, [r3, #0]
 80076f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80076f6:	685b      	ldr	r3, [r3, #4]
 80076f8:	1ad3      	subs	r3, r2, r3
 80076fa:	4a1b      	ldr	r2, [pc, #108]	; (8007768 <pvPortMalloc+0x188>)
 80076fc:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80076fe:	4b1a      	ldr	r3, [pc, #104]	; (8007768 <pvPortMalloc+0x188>)
 8007700:	681a      	ldr	r2, [r3, #0]
 8007702:	4b1b      	ldr	r3, [pc, #108]	; (8007770 <pvPortMalloc+0x190>)
 8007704:	681b      	ldr	r3, [r3, #0]
 8007706:	429a      	cmp	r2, r3
 8007708:	d203      	bcs.n	8007712 <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800770a:	4b17      	ldr	r3, [pc, #92]	; (8007768 <pvPortMalloc+0x188>)
 800770c:	681b      	ldr	r3, [r3, #0]
 800770e:	4a18      	ldr	r2, [pc, #96]	; (8007770 <pvPortMalloc+0x190>)
 8007710:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8007712:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007714:	685a      	ldr	r2, [r3, #4]
 8007716:	4b13      	ldr	r3, [pc, #76]	; (8007764 <pvPortMalloc+0x184>)
 8007718:	681b      	ldr	r3, [r3, #0]
 800771a:	431a      	orrs	r2, r3
 800771c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800771e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8007720:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007722:	2200      	movs	r2, #0
 8007724:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8007726:	4b13      	ldr	r3, [pc, #76]	; (8007774 <pvPortMalloc+0x194>)
 8007728:	681b      	ldr	r3, [r3, #0]
 800772a:	3301      	adds	r3, #1
 800772c:	4a11      	ldr	r2, [pc, #68]	; (8007774 <pvPortMalloc+0x194>)
 800772e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8007730:	f001 fb78 	bl	8008e24 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8007734:	69fb      	ldr	r3, [r7, #28]
 8007736:	f003 0307 	and.w	r3, r3, #7
 800773a:	2b00      	cmp	r3, #0
 800773c:	d00a      	beq.n	8007754 <pvPortMalloc+0x174>
	__asm volatile
 800773e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007742:	f383 8811 	msr	BASEPRI, r3
 8007746:	f3bf 8f6f 	isb	sy
 800774a:	f3bf 8f4f 	dsb	sy
 800774e:	60fb      	str	r3, [r7, #12]
}
 8007750:	bf00      	nop
 8007752:	e7fe      	b.n	8007752 <pvPortMalloc+0x172>
	return pvReturn;
 8007754:	69fb      	ldr	r3, [r7, #28]
}
 8007756:	4618      	mov	r0, r3
 8007758:	3728      	adds	r7, #40	; 0x28
 800775a:	46bd      	mov	sp, r7
 800775c:	bd80      	pop	{r7, pc}
 800775e:	bf00      	nop
 8007760:	20001490 	.word	0x20001490
 8007764:	200014a4 	.word	0x200014a4
 8007768:	20001494 	.word	0x20001494
 800776c:	20001488 	.word	0x20001488
 8007770:	20001498 	.word	0x20001498
 8007774:	2000149c 	.word	0x2000149c

08007778 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8007778:	b580      	push	{r7, lr}
 800777a:	b086      	sub	sp, #24
 800777c:	af00      	add	r7, sp, #0
 800777e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	2b00      	cmp	r3, #0
 8007788:	d04d      	beq.n	8007826 <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800778a:	2308      	movs	r3, #8
 800778c:	425b      	negs	r3, r3
 800778e:	697a      	ldr	r2, [r7, #20]
 8007790:	4413      	add	r3, r2
 8007792:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8007794:	697b      	ldr	r3, [r7, #20]
 8007796:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8007798:	693b      	ldr	r3, [r7, #16]
 800779a:	685a      	ldr	r2, [r3, #4]
 800779c:	4b24      	ldr	r3, [pc, #144]	; (8007830 <vPortFree+0xb8>)
 800779e:	681b      	ldr	r3, [r3, #0]
 80077a0:	4013      	ands	r3, r2
 80077a2:	2b00      	cmp	r3, #0
 80077a4:	d10a      	bne.n	80077bc <vPortFree+0x44>
	__asm volatile
 80077a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80077aa:	f383 8811 	msr	BASEPRI, r3
 80077ae:	f3bf 8f6f 	isb	sy
 80077b2:	f3bf 8f4f 	dsb	sy
 80077b6:	60fb      	str	r3, [r7, #12]
}
 80077b8:	bf00      	nop
 80077ba:	e7fe      	b.n	80077ba <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80077bc:	693b      	ldr	r3, [r7, #16]
 80077be:	681b      	ldr	r3, [r3, #0]
 80077c0:	2b00      	cmp	r3, #0
 80077c2:	d00a      	beq.n	80077da <vPortFree+0x62>
	__asm volatile
 80077c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80077c8:	f383 8811 	msr	BASEPRI, r3
 80077cc:	f3bf 8f6f 	isb	sy
 80077d0:	f3bf 8f4f 	dsb	sy
 80077d4:	60bb      	str	r3, [r7, #8]
}
 80077d6:	bf00      	nop
 80077d8:	e7fe      	b.n	80077d8 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80077da:	693b      	ldr	r3, [r7, #16]
 80077dc:	685a      	ldr	r2, [r3, #4]
 80077de:	4b14      	ldr	r3, [pc, #80]	; (8007830 <vPortFree+0xb8>)
 80077e0:	681b      	ldr	r3, [r3, #0]
 80077e2:	4013      	ands	r3, r2
 80077e4:	2b00      	cmp	r3, #0
 80077e6:	d01e      	beq.n	8007826 <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80077e8:	693b      	ldr	r3, [r7, #16]
 80077ea:	681b      	ldr	r3, [r3, #0]
 80077ec:	2b00      	cmp	r3, #0
 80077ee:	d11a      	bne.n	8007826 <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80077f0:	693b      	ldr	r3, [r7, #16]
 80077f2:	685a      	ldr	r2, [r3, #4]
 80077f4:	4b0e      	ldr	r3, [pc, #56]	; (8007830 <vPortFree+0xb8>)
 80077f6:	681b      	ldr	r3, [r3, #0]
 80077f8:	43db      	mvns	r3, r3
 80077fa:	401a      	ands	r2, r3
 80077fc:	693b      	ldr	r3, [r7, #16]
 80077fe:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8007800:	f001 fb02 	bl	8008e08 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8007804:	693b      	ldr	r3, [r7, #16]
 8007806:	685a      	ldr	r2, [r3, #4]
 8007808:	4b0a      	ldr	r3, [pc, #40]	; (8007834 <vPortFree+0xbc>)
 800780a:	681b      	ldr	r3, [r3, #0]
 800780c:	4413      	add	r3, r2
 800780e:	4a09      	ldr	r2, [pc, #36]	; (8007834 <vPortFree+0xbc>)
 8007810:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8007812:	6938      	ldr	r0, [r7, #16]
 8007814:	f000 f874 	bl	8007900 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8007818:	4b07      	ldr	r3, [pc, #28]	; (8007838 <vPortFree+0xc0>)
 800781a:	681b      	ldr	r3, [r3, #0]
 800781c:	3301      	adds	r3, #1
 800781e:	4a06      	ldr	r2, [pc, #24]	; (8007838 <vPortFree+0xc0>)
 8007820:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8007822:	f001 faff 	bl	8008e24 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8007826:	bf00      	nop
 8007828:	3718      	adds	r7, #24
 800782a:	46bd      	mov	sp, r7
 800782c:	bd80      	pop	{r7, pc}
 800782e:	bf00      	nop
 8007830:	200014a4 	.word	0x200014a4
 8007834:	20001494 	.word	0x20001494
 8007838:	200014a0 	.word	0x200014a0

0800783c <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800783c:	b480      	push	{r7}
 800783e:	b085      	sub	sp, #20
 8007840:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8007842:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8007846:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8007848:	4b27      	ldr	r3, [pc, #156]	; (80078e8 <prvHeapInit+0xac>)
 800784a:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800784c:	68fb      	ldr	r3, [r7, #12]
 800784e:	f003 0307 	and.w	r3, r3, #7
 8007852:	2b00      	cmp	r3, #0
 8007854:	d00c      	beq.n	8007870 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8007856:	68fb      	ldr	r3, [r7, #12]
 8007858:	3307      	adds	r3, #7
 800785a:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800785c:	68fb      	ldr	r3, [r7, #12]
 800785e:	f023 0307 	bic.w	r3, r3, #7
 8007862:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8007864:	68ba      	ldr	r2, [r7, #8]
 8007866:	68fb      	ldr	r3, [r7, #12]
 8007868:	1ad3      	subs	r3, r2, r3
 800786a:	4a1f      	ldr	r2, [pc, #124]	; (80078e8 <prvHeapInit+0xac>)
 800786c:	4413      	add	r3, r2
 800786e:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8007870:	68fb      	ldr	r3, [r7, #12]
 8007872:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8007874:	4a1d      	ldr	r2, [pc, #116]	; (80078ec <prvHeapInit+0xb0>)
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800787a:	4b1c      	ldr	r3, [pc, #112]	; (80078ec <prvHeapInit+0xb0>)
 800787c:	2200      	movs	r2, #0
 800787e:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	68ba      	ldr	r2, [r7, #8]
 8007884:	4413      	add	r3, r2
 8007886:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8007888:	2208      	movs	r2, #8
 800788a:	68fb      	ldr	r3, [r7, #12]
 800788c:	1a9b      	subs	r3, r3, r2
 800788e:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007890:	68fb      	ldr	r3, [r7, #12]
 8007892:	f023 0307 	bic.w	r3, r3, #7
 8007896:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8007898:	68fb      	ldr	r3, [r7, #12]
 800789a:	4a15      	ldr	r2, [pc, #84]	; (80078f0 <prvHeapInit+0xb4>)
 800789c:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800789e:	4b14      	ldr	r3, [pc, #80]	; (80078f0 <prvHeapInit+0xb4>)
 80078a0:	681b      	ldr	r3, [r3, #0]
 80078a2:	2200      	movs	r2, #0
 80078a4:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80078a6:	4b12      	ldr	r3, [pc, #72]	; (80078f0 <prvHeapInit+0xb4>)
 80078a8:	681b      	ldr	r3, [r3, #0]
 80078aa:	2200      	movs	r2, #0
 80078ac:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80078b2:	683b      	ldr	r3, [r7, #0]
 80078b4:	68fa      	ldr	r2, [r7, #12]
 80078b6:	1ad2      	subs	r2, r2, r3
 80078b8:	683b      	ldr	r3, [r7, #0]
 80078ba:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80078bc:	4b0c      	ldr	r3, [pc, #48]	; (80078f0 <prvHeapInit+0xb4>)
 80078be:	681a      	ldr	r2, [r3, #0]
 80078c0:	683b      	ldr	r3, [r7, #0]
 80078c2:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80078c4:	683b      	ldr	r3, [r7, #0]
 80078c6:	685b      	ldr	r3, [r3, #4]
 80078c8:	4a0a      	ldr	r2, [pc, #40]	; (80078f4 <prvHeapInit+0xb8>)
 80078ca:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80078cc:	683b      	ldr	r3, [r7, #0]
 80078ce:	685b      	ldr	r3, [r3, #4]
 80078d0:	4a09      	ldr	r2, [pc, #36]	; (80078f8 <prvHeapInit+0xbc>)
 80078d2:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80078d4:	4b09      	ldr	r3, [pc, #36]	; (80078fc <prvHeapInit+0xc0>)
 80078d6:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80078da:	601a      	str	r2, [r3, #0]
}
 80078dc:	bf00      	nop
 80078de:	3714      	adds	r7, #20
 80078e0:	46bd      	mov	sp, r7
 80078e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078e6:	4770      	bx	lr
 80078e8:	200008d0 	.word	0x200008d0
 80078ec:	20001488 	.word	0x20001488
 80078f0:	20001490 	.word	0x20001490
 80078f4:	20001498 	.word	0x20001498
 80078f8:	20001494 	.word	0x20001494
 80078fc:	200014a4 	.word	0x200014a4

08007900 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8007900:	b480      	push	{r7}
 8007902:	b085      	sub	sp, #20
 8007904:	af00      	add	r7, sp, #0
 8007906:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8007908:	4b28      	ldr	r3, [pc, #160]	; (80079ac <prvInsertBlockIntoFreeList+0xac>)
 800790a:	60fb      	str	r3, [r7, #12]
 800790c:	e002      	b.n	8007914 <prvInsertBlockIntoFreeList+0x14>
 800790e:	68fb      	ldr	r3, [r7, #12]
 8007910:	681b      	ldr	r3, [r3, #0]
 8007912:	60fb      	str	r3, [r7, #12]
 8007914:	68fb      	ldr	r3, [r7, #12]
 8007916:	681b      	ldr	r3, [r3, #0]
 8007918:	687a      	ldr	r2, [r7, #4]
 800791a:	429a      	cmp	r2, r3
 800791c:	d8f7      	bhi.n	800790e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800791e:	68fb      	ldr	r3, [r7, #12]
 8007920:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8007922:	68fb      	ldr	r3, [r7, #12]
 8007924:	685b      	ldr	r3, [r3, #4]
 8007926:	68ba      	ldr	r2, [r7, #8]
 8007928:	4413      	add	r3, r2
 800792a:	687a      	ldr	r2, [r7, #4]
 800792c:	429a      	cmp	r2, r3
 800792e:	d108      	bne.n	8007942 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8007930:	68fb      	ldr	r3, [r7, #12]
 8007932:	685a      	ldr	r2, [r3, #4]
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	685b      	ldr	r3, [r3, #4]
 8007938:	441a      	add	r2, r3
 800793a:	68fb      	ldr	r3, [r7, #12]
 800793c:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800793e:	68fb      	ldr	r3, [r7, #12]
 8007940:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	685b      	ldr	r3, [r3, #4]
 800794a:	68ba      	ldr	r2, [r7, #8]
 800794c:	441a      	add	r2, r3
 800794e:	68fb      	ldr	r3, [r7, #12]
 8007950:	681b      	ldr	r3, [r3, #0]
 8007952:	429a      	cmp	r2, r3
 8007954:	d118      	bne.n	8007988 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8007956:	68fb      	ldr	r3, [r7, #12]
 8007958:	681a      	ldr	r2, [r3, #0]
 800795a:	4b15      	ldr	r3, [pc, #84]	; (80079b0 <prvInsertBlockIntoFreeList+0xb0>)
 800795c:	681b      	ldr	r3, [r3, #0]
 800795e:	429a      	cmp	r2, r3
 8007960:	d00d      	beq.n	800797e <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	685a      	ldr	r2, [r3, #4]
 8007966:	68fb      	ldr	r3, [r7, #12]
 8007968:	681b      	ldr	r3, [r3, #0]
 800796a:	685b      	ldr	r3, [r3, #4]
 800796c:	441a      	add	r2, r3
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8007972:	68fb      	ldr	r3, [r7, #12]
 8007974:	681b      	ldr	r3, [r3, #0]
 8007976:	681a      	ldr	r2, [r3, #0]
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	601a      	str	r2, [r3, #0]
 800797c:	e008      	b.n	8007990 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800797e:	4b0c      	ldr	r3, [pc, #48]	; (80079b0 <prvInsertBlockIntoFreeList+0xb0>)
 8007980:	681a      	ldr	r2, [r3, #0]
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	601a      	str	r2, [r3, #0]
 8007986:	e003      	b.n	8007990 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8007988:	68fb      	ldr	r3, [r7, #12]
 800798a:	681a      	ldr	r2, [r3, #0]
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8007990:	68fa      	ldr	r2, [r7, #12]
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	429a      	cmp	r2, r3
 8007996:	d002      	beq.n	800799e <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8007998:	68fb      	ldr	r3, [r7, #12]
 800799a:	687a      	ldr	r2, [r7, #4]
 800799c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800799e:	bf00      	nop
 80079a0:	3714      	adds	r7, #20
 80079a2:	46bd      	mov	sp, r7
 80079a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079a8:	4770      	bx	lr
 80079aa:	bf00      	nop
 80079ac:	20001488 	.word	0x20001488
 80079b0:	20001490 	.word	0x20001490

080079b4 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80079b4:	b480      	push	{r7}
 80079b6:	b083      	sub	sp, #12
 80079b8:	af00      	add	r7, sp, #0
 80079ba:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	f103 0208 	add.w	r2, r3, #8
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	f04f 32ff 	mov.w	r2, #4294967295
 80079cc:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	f103 0208 	add.w	r2, r3, #8
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	f103 0208 	add.w	r2, r3, #8
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	2200      	movs	r2, #0
 80079e6:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80079e8:	bf00      	nop
 80079ea:	370c      	adds	r7, #12
 80079ec:	46bd      	mov	sp, r7
 80079ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079f2:	4770      	bx	lr

080079f4 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80079f4:	b480      	push	{r7}
 80079f6:	b083      	sub	sp, #12
 80079f8:	af00      	add	r7, sp, #0
 80079fa:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	2200      	movs	r2, #0
 8007a00:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8007a02:	bf00      	nop
 8007a04:	370c      	adds	r7, #12
 8007a06:	46bd      	mov	sp, r7
 8007a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a0c:	4770      	bx	lr

08007a0e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007a0e:	b480      	push	{r7}
 8007a10:	b085      	sub	sp, #20
 8007a12:	af00      	add	r7, sp, #0
 8007a14:	6078      	str	r0, [r7, #4]
 8007a16:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	685b      	ldr	r3, [r3, #4]
 8007a1c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8007a1e:	683b      	ldr	r3, [r7, #0]
 8007a20:	68fa      	ldr	r2, [r7, #12]
 8007a22:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8007a24:	68fb      	ldr	r3, [r7, #12]
 8007a26:	689a      	ldr	r2, [r3, #8]
 8007a28:	683b      	ldr	r3, [r7, #0]
 8007a2a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8007a2c:	68fb      	ldr	r3, [r7, #12]
 8007a2e:	689b      	ldr	r3, [r3, #8]
 8007a30:	683a      	ldr	r2, [r7, #0]
 8007a32:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8007a34:	68fb      	ldr	r3, [r7, #12]
 8007a36:	683a      	ldr	r2, [r7, #0]
 8007a38:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8007a3a:	683b      	ldr	r3, [r7, #0]
 8007a3c:	687a      	ldr	r2, [r7, #4]
 8007a3e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	681b      	ldr	r3, [r3, #0]
 8007a44:	1c5a      	adds	r2, r3, #1
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	601a      	str	r2, [r3, #0]
}
 8007a4a:	bf00      	nop
 8007a4c:	3714      	adds	r7, #20
 8007a4e:	46bd      	mov	sp, r7
 8007a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a54:	4770      	bx	lr

08007a56 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007a56:	b480      	push	{r7}
 8007a58:	b085      	sub	sp, #20
 8007a5a:	af00      	add	r7, sp, #0
 8007a5c:	6078      	str	r0, [r7, #4]
 8007a5e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8007a60:	683b      	ldr	r3, [r7, #0]
 8007a62:	681b      	ldr	r3, [r3, #0]
 8007a64:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8007a66:	68bb      	ldr	r3, [r7, #8]
 8007a68:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007a6c:	d103      	bne.n	8007a76 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	691b      	ldr	r3, [r3, #16]
 8007a72:	60fb      	str	r3, [r7, #12]
 8007a74:	e00c      	b.n	8007a90 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	3308      	adds	r3, #8
 8007a7a:	60fb      	str	r3, [r7, #12]
 8007a7c:	e002      	b.n	8007a84 <vListInsert+0x2e>
 8007a7e:	68fb      	ldr	r3, [r7, #12]
 8007a80:	685b      	ldr	r3, [r3, #4]
 8007a82:	60fb      	str	r3, [r7, #12]
 8007a84:	68fb      	ldr	r3, [r7, #12]
 8007a86:	685b      	ldr	r3, [r3, #4]
 8007a88:	681b      	ldr	r3, [r3, #0]
 8007a8a:	68ba      	ldr	r2, [r7, #8]
 8007a8c:	429a      	cmp	r2, r3
 8007a8e:	d2f6      	bcs.n	8007a7e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8007a90:	68fb      	ldr	r3, [r7, #12]
 8007a92:	685a      	ldr	r2, [r3, #4]
 8007a94:	683b      	ldr	r3, [r7, #0]
 8007a96:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8007a98:	683b      	ldr	r3, [r7, #0]
 8007a9a:	685b      	ldr	r3, [r3, #4]
 8007a9c:	683a      	ldr	r2, [r7, #0]
 8007a9e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8007aa0:	683b      	ldr	r3, [r7, #0]
 8007aa2:	68fa      	ldr	r2, [r7, #12]
 8007aa4:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8007aa6:	68fb      	ldr	r3, [r7, #12]
 8007aa8:	683a      	ldr	r2, [r7, #0]
 8007aaa:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8007aac:	683b      	ldr	r3, [r7, #0]
 8007aae:	687a      	ldr	r2, [r7, #4]
 8007ab0:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	681b      	ldr	r3, [r3, #0]
 8007ab6:	1c5a      	adds	r2, r3, #1
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	601a      	str	r2, [r3, #0]
}
 8007abc:	bf00      	nop
 8007abe:	3714      	adds	r7, #20
 8007ac0:	46bd      	mov	sp, r7
 8007ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ac6:	4770      	bx	lr

08007ac8 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8007ac8:	b480      	push	{r7}
 8007aca:	b085      	sub	sp, #20
 8007acc:	af00      	add	r7, sp, #0
 8007ace:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	691b      	ldr	r3, [r3, #16]
 8007ad4:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	685b      	ldr	r3, [r3, #4]
 8007ada:	687a      	ldr	r2, [r7, #4]
 8007adc:	6892      	ldr	r2, [r2, #8]
 8007ade:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	689b      	ldr	r3, [r3, #8]
 8007ae4:	687a      	ldr	r2, [r7, #4]
 8007ae6:	6852      	ldr	r2, [r2, #4]
 8007ae8:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8007aea:	68fb      	ldr	r3, [r7, #12]
 8007aec:	685b      	ldr	r3, [r3, #4]
 8007aee:	687a      	ldr	r2, [r7, #4]
 8007af0:	429a      	cmp	r2, r3
 8007af2:	d103      	bne.n	8007afc <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	689a      	ldr	r2, [r3, #8]
 8007af8:	68fb      	ldr	r3, [r7, #12]
 8007afa:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	2200      	movs	r2, #0
 8007b00:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8007b02:	68fb      	ldr	r3, [r7, #12]
 8007b04:	681b      	ldr	r3, [r3, #0]
 8007b06:	1e5a      	subs	r2, r3, #1
 8007b08:	68fb      	ldr	r3, [r7, #12]
 8007b0a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8007b0c:	68fb      	ldr	r3, [r7, #12]
 8007b0e:	681b      	ldr	r3, [r3, #0]
}
 8007b10:	4618      	mov	r0, r3
 8007b12:	3714      	adds	r7, #20
 8007b14:	46bd      	mov	sp, r7
 8007b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b1a:	4770      	bx	lr

08007b1c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8007b1c:	b480      	push	{r7}
 8007b1e:	b085      	sub	sp, #20
 8007b20:	af00      	add	r7, sp, #0
 8007b22:	60f8      	str	r0, [r7, #12]
 8007b24:	60b9      	str	r1, [r7, #8]
 8007b26:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8007b28:	68fb      	ldr	r3, [r7, #12]
 8007b2a:	3b04      	subs	r3, #4
 8007b2c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8007b2e:	68fb      	ldr	r3, [r7, #12]
 8007b30:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8007b34:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007b36:	68fb      	ldr	r3, [r7, #12]
 8007b38:	3b04      	subs	r3, #4
 8007b3a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8007b3c:	68bb      	ldr	r3, [r7, #8]
 8007b3e:	f023 0201 	bic.w	r2, r3, #1
 8007b42:	68fb      	ldr	r3, [r7, #12]
 8007b44:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007b46:	68fb      	ldr	r3, [r7, #12]
 8007b48:	3b04      	subs	r3, #4
 8007b4a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8007b4c:	4a0c      	ldr	r2, [pc, #48]	; (8007b80 <pxPortInitialiseStack+0x64>)
 8007b4e:	68fb      	ldr	r3, [r7, #12]
 8007b50:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8007b52:	68fb      	ldr	r3, [r7, #12]
 8007b54:	3b14      	subs	r3, #20
 8007b56:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8007b58:	687a      	ldr	r2, [r7, #4]
 8007b5a:	68fb      	ldr	r3, [r7, #12]
 8007b5c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8007b5e:	68fb      	ldr	r3, [r7, #12]
 8007b60:	3b04      	subs	r3, #4
 8007b62:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8007b64:	68fb      	ldr	r3, [r7, #12]
 8007b66:	f06f 0202 	mvn.w	r2, #2
 8007b6a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8007b6c:	68fb      	ldr	r3, [r7, #12]
 8007b6e:	3b20      	subs	r3, #32
 8007b70:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8007b72:	68fb      	ldr	r3, [r7, #12]
}
 8007b74:	4618      	mov	r0, r3
 8007b76:	3714      	adds	r7, #20
 8007b78:	46bd      	mov	sp, r7
 8007b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b7e:	4770      	bx	lr
 8007b80:	08007b85 	.word	0x08007b85

08007b84 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8007b84:	b480      	push	{r7}
 8007b86:	b085      	sub	sp, #20
 8007b88:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8007b8a:	2300      	movs	r3, #0
 8007b8c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8007b8e:	4b12      	ldr	r3, [pc, #72]	; (8007bd8 <prvTaskExitError+0x54>)
 8007b90:	681b      	ldr	r3, [r3, #0]
 8007b92:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007b96:	d00a      	beq.n	8007bae <prvTaskExitError+0x2a>
	__asm volatile
 8007b98:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b9c:	f383 8811 	msr	BASEPRI, r3
 8007ba0:	f3bf 8f6f 	isb	sy
 8007ba4:	f3bf 8f4f 	dsb	sy
 8007ba8:	60fb      	str	r3, [r7, #12]
}
 8007baa:	bf00      	nop
 8007bac:	e7fe      	b.n	8007bac <prvTaskExitError+0x28>
	__asm volatile
 8007bae:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007bb2:	f383 8811 	msr	BASEPRI, r3
 8007bb6:	f3bf 8f6f 	isb	sy
 8007bba:	f3bf 8f4f 	dsb	sy
 8007bbe:	60bb      	str	r3, [r7, #8]
}
 8007bc0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8007bc2:	bf00      	nop
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	2b00      	cmp	r3, #0
 8007bc8:	d0fc      	beq.n	8007bc4 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8007bca:	bf00      	nop
 8007bcc:	bf00      	nop
 8007bce:	3714      	adds	r7, #20
 8007bd0:	46bd      	mov	sp, r7
 8007bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bd6:	4770      	bx	lr
 8007bd8:	2000000c 	.word	0x2000000c
 8007bdc:	00000000 	.word	0x00000000

08007be0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8007be0:	4b07      	ldr	r3, [pc, #28]	; (8007c00 <pxCurrentTCBConst2>)
 8007be2:	6819      	ldr	r1, [r3, #0]
 8007be4:	6808      	ldr	r0, [r1, #0]
 8007be6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007bea:	f380 8809 	msr	PSP, r0
 8007bee:	f3bf 8f6f 	isb	sy
 8007bf2:	f04f 0000 	mov.w	r0, #0
 8007bf6:	f380 8811 	msr	BASEPRI, r0
 8007bfa:	4770      	bx	lr
 8007bfc:	f3af 8000 	nop.w

08007c00 <pxCurrentTCBConst2>:
 8007c00:	200014b0 	.word	0x200014b0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8007c04:	bf00      	nop
 8007c06:	bf00      	nop

08007c08 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8007c08:	4808      	ldr	r0, [pc, #32]	; (8007c2c <prvPortStartFirstTask+0x24>)
 8007c0a:	6800      	ldr	r0, [r0, #0]
 8007c0c:	6800      	ldr	r0, [r0, #0]
 8007c0e:	f380 8808 	msr	MSP, r0
 8007c12:	f04f 0000 	mov.w	r0, #0
 8007c16:	f380 8814 	msr	CONTROL, r0
 8007c1a:	b662      	cpsie	i
 8007c1c:	b661      	cpsie	f
 8007c1e:	f3bf 8f4f 	dsb	sy
 8007c22:	f3bf 8f6f 	isb	sy
 8007c26:	df00      	svc	0
 8007c28:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8007c2a:	bf00      	nop
 8007c2c:	e000ed08 	.word	0xe000ed08

08007c30 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8007c30:	b580      	push	{r7, lr}
 8007c32:	b086      	sub	sp, #24
 8007c34:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8007c36:	4b46      	ldr	r3, [pc, #280]	; (8007d50 <xPortStartScheduler+0x120>)
 8007c38:	681b      	ldr	r3, [r3, #0]
 8007c3a:	4a46      	ldr	r2, [pc, #280]	; (8007d54 <xPortStartScheduler+0x124>)
 8007c3c:	4293      	cmp	r3, r2
 8007c3e:	d10a      	bne.n	8007c56 <xPortStartScheduler+0x26>
	__asm volatile
 8007c40:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007c44:	f383 8811 	msr	BASEPRI, r3
 8007c48:	f3bf 8f6f 	isb	sy
 8007c4c:	f3bf 8f4f 	dsb	sy
 8007c50:	613b      	str	r3, [r7, #16]
}
 8007c52:	bf00      	nop
 8007c54:	e7fe      	b.n	8007c54 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8007c56:	4b3e      	ldr	r3, [pc, #248]	; (8007d50 <xPortStartScheduler+0x120>)
 8007c58:	681b      	ldr	r3, [r3, #0]
 8007c5a:	4a3f      	ldr	r2, [pc, #252]	; (8007d58 <xPortStartScheduler+0x128>)
 8007c5c:	4293      	cmp	r3, r2
 8007c5e:	d10a      	bne.n	8007c76 <xPortStartScheduler+0x46>
	__asm volatile
 8007c60:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007c64:	f383 8811 	msr	BASEPRI, r3
 8007c68:	f3bf 8f6f 	isb	sy
 8007c6c:	f3bf 8f4f 	dsb	sy
 8007c70:	60fb      	str	r3, [r7, #12]
}
 8007c72:	bf00      	nop
 8007c74:	e7fe      	b.n	8007c74 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8007c76:	4b39      	ldr	r3, [pc, #228]	; (8007d5c <xPortStartScheduler+0x12c>)
 8007c78:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8007c7a:	697b      	ldr	r3, [r7, #20]
 8007c7c:	781b      	ldrb	r3, [r3, #0]
 8007c7e:	b2db      	uxtb	r3, r3
 8007c80:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8007c82:	697b      	ldr	r3, [r7, #20]
 8007c84:	22ff      	movs	r2, #255	; 0xff
 8007c86:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8007c88:	697b      	ldr	r3, [r7, #20]
 8007c8a:	781b      	ldrb	r3, [r3, #0]
 8007c8c:	b2db      	uxtb	r3, r3
 8007c8e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8007c90:	78fb      	ldrb	r3, [r7, #3]
 8007c92:	b2db      	uxtb	r3, r3
 8007c94:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8007c98:	b2da      	uxtb	r2, r3
 8007c9a:	4b31      	ldr	r3, [pc, #196]	; (8007d60 <xPortStartScheduler+0x130>)
 8007c9c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8007c9e:	4b31      	ldr	r3, [pc, #196]	; (8007d64 <xPortStartScheduler+0x134>)
 8007ca0:	2207      	movs	r2, #7
 8007ca2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007ca4:	e009      	b.n	8007cba <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8007ca6:	4b2f      	ldr	r3, [pc, #188]	; (8007d64 <xPortStartScheduler+0x134>)
 8007ca8:	681b      	ldr	r3, [r3, #0]
 8007caa:	3b01      	subs	r3, #1
 8007cac:	4a2d      	ldr	r2, [pc, #180]	; (8007d64 <xPortStartScheduler+0x134>)
 8007cae:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8007cb0:	78fb      	ldrb	r3, [r7, #3]
 8007cb2:	b2db      	uxtb	r3, r3
 8007cb4:	005b      	lsls	r3, r3, #1
 8007cb6:	b2db      	uxtb	r3, r3
 8007cb8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007cba:	78fb      	ldrb	r3, [r7, #3]
 8007cbc:	b2db      	uxtb	r3, r3
 8007cbe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007cc2:	2b80      	cmp	r3, #128	; 0x80
 8007cc4:	d0ef      	beq.n	8007ca6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8007cc6:	4b27      	ldr	r3, [pc, #156]	; (8007d64 <xPortStartScheduler+0x134>)
 8007cc8:	681b      	ldr	r3, [r3, #0]
 8007cca:	f1c3 0307 	rsb	r3, r3, #7
 8007cce:	2b04      	cmp	r3, #4
 8007cd0:	d00a      	beq.n	8007ce8 <xPortStartScheduler+0xb8>
	__asm volatile
 8007cd2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007cd6:	f383 8811 	msr	BASEPRI, r3
 8007cda:	f3bf 8f6f 	isb	sy
 8007cde:	f3bf 8f4f 	dsb	sy
 8007ce2:	60bb      	str	r3, [r7, #8]
}
 8007ce4:	bf00      	nop
 8007ce6:	e7fe      	b.n	8007ce6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8007ce8:	4b1e      	ldr	r3, [pc, #120]	; (8007d64 <xPortStartScheduler+0x134>)
 8007cea:	681b      	ldr	r3, [r3, #0]
 8007cec:	021b      	lsls	r3, r3, #8
 8007cee:	4a1d      	ldr	r2, [pc, #116]	; (8007d64 <xPortStartScheduler+0x134>)
 8007cf0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8007cf2:	4b1c      	ldr	r3, [pc, #112]	; (8007d64 <xPortStartScheduler+0x134>)
 8007cf4:	681b      	ldr	r3, [r3, #0]
 8007cf6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8007cfa:	4a1a      	ldr	r2, [pc, #104]	; (8007d64 <xPortStartScheduler+0x134>)
 8007cfc:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	b2da      	uxtb	r2, r3
 8007d02:	697b      	ldr	r3, [r7, #20]
 8007d04:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8007d06:	4b18      	ldr	r3, [pc, #96]	; (8007d68 <xPortStartScheduler+0x138>)
 8007d08:	681b      	ldr	r3, [r3, #0]
 8007d0a:	4a17      	ldr	r2, [pc, #92]	; (8007d68 <xPortStartScheduler+0x138>)
 8007d0c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8007d10:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8007d12:	4b15      	ldr	r3, [pc, #84]	; (8007d68 <xPortStartScheduler+0x138>)
 8007d14:	681b      	ldr	r3, [r3, #0]
 8007d16:	4a14      	ldr	r2, [pc, #80]	; (8007d68 <xPortStartScheduler+0x138>)
 8007d18:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8007d1c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8007d1e:	f000 f8dd 	bl	8007edc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8007d22:	4b12      	ldr	r3, [pc, #72]	; (8007d6c <xPortStartScheduler+0x13c>)
 8007d24:	2200      	movs	r2, #0
 8007d26:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8007d28:	f000 f8fc 	bl	8007f24 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8007d2c:	4b10      	ldr	r3, [pc, #64]	; (8007d70 <xPortStartScheduler+0x140>)
 8007d2e:	681b      	ldr	r3, [r3, #0]
 8007d30:	4a0f      	ldr	r2, [pc, #60]	; (8007d70 <xPortStartScheduler+0x140>)
 8007d32:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8007d36:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8007d38:	f7ff ff66 	bl	8007c08 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8007d3c:	f001 f9da 	bl	80090f4 <vTaskSwitchContext>
	prvTaskExitError();
 8007d40:	f7ff ff20 	bl	8007b84 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8007d44:	2300      	movs	r3, #0
}
 8007d46:	4618      	mov	r0, r3
 8007d48:	3718      	adds	r7, #24
 8007d4a:	46bd      	mov	sp, r7
 8007d4c:	bd80      	pop	{r7, pc}
 8007d4e:	bf00      	nop
 8007d50:	e000ed00 	.word	0xe000ed00
 8007d54:	410fc271 	.word	0x410fc271
 8007d58:	410fc270 	.word	0x410fc270
 8007d5c:	e000e400 	.word	0xe000e400
 8007d60:	200014a8 	.word	0x200014a8
 8007d64:	200014ac 	.word	0x200014ac
 8007d68:	e000ed20 	.word	0xe000ed20
 8007d6c:	2000000c 	.word	0x2000000c
 8007d70:	e000ef34 	.word	0xe000ef34

08007d74 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8007d74:	b480      	push	{r7}
 8007d76:	b083      	sub	sp, #12
 8007d78:	af00      	add	r7, sp, #0
	__asm volatile
 8007d7a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d7e:	f383 8811 	msr	BASEPRI, r3
 8007d82:	f3bf 8f6f 	isb	sy
 8007d86:	f3bf 8f4f 	dsb	sy
 8007d8a:	607b      	str	r3, [r7, #4]
}
 8007d8c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8007d8e:	4b0f      	ldr	r3, [pc, #60]	; (8007dcc <vPortEnterCritical+0x58>)
 8007d90:	681b      	ldr	r3, [r3, #0]
 8007d92:	3301      	adds	r3, #1
 8007d94:	4a0d      	ldr	r2, [pc, #52]	; (8007dcc <vPortEnterCritical+0x58>)
 8007d96:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8007d98:	4b0c      	ldr	r3, [pc, #48]	; (8007dcc <vPortEnterCritical+0x58>)
 8007d9a:	681b      	ldr	r3, [r3, #0]
 8007d9c:	2b01      	cmp	r3, #1
 8007d9e:	d10f      	bne.n	8007dc0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8007da0:	4b0b      	ldr	r3, [pc, #44]	; (8007dd0 <vPortEnterCritical+0x5c>)
 8007da2:	681b      	ldr	r3, [r3, #0]
 8007da4:	b2db      	uxtb	r3, r3
 8007da6:	2b00      	cmp	r3, #0
 8007da8:	d00a      	beq.n	8007dc0 <vPortEnterCritical+0x4c>
	__asm volatile
 8007daa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007dae:	f383 8811 	msr	BASEPRI, r3
 8007db2:	f3bf 8f6f 	isb	sy
 8007db6:	f3bf 8f4f 	dsb	sy
 8007dba:	603b      	str	r3, [r7, #0]
}
 8007dbc:	bf00      	nop
 8007dbe:	e7fe      	b.n	8007dbe <vPortEnterCritical+0x4a>
	}
}
 8007dc0:	bf00      	nop
 8007dc2:	370c      	adds	r7, #12
 8007dc4:	46bd      	mov	sp, r7
 8007dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dca:	4770      	bx	lr
 8007dcc:	2000000c 	.word	0x2000000c
 8007dd0:	e000ed04 	.word	0xe000ed04

08007dd4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8007dd4:	b480      	push	{r7}
 8007dd6:	b083      	sub	sp, #12
 8007dd8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8007dda:	4b12      	ldr	r3, [pc, #72]	; (8007e24 <vPortExitCritical+0x50>)
 8007ddc:	681b      	ldr	r3, [r3, #0]
 8007dde:	2b00      	cmp	r3, #0
 8007de0:	d10a      	bne.n	8007df8 <vPortExitCritical+0x24>
	__asm volatile
 8007de2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007de6:	f383 8811 	msr	BASEPRI, r3
 8007dea:	f3bf 8f6f 	isb	sy
 8007dee:	f3bf 8f4f 	dsb	sy
 8007df2:	607b      	str	r3, [r7, #4]
}
 8007df4:	bf00      	nop
 8007df6:	e7fe      	b.n	8007df6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8007df8:	4b0a      	ldr	r3, [pc, #40]	; (8007e24 <vPortExitCritical+0x50>)
 8007dfa:	681b      	ldr	r3, [r3, #0]
 8007dfc:	3b01      	subs	r3, #1
 8007dfe:	4a09      	ldr	r2, [pc, #36]	; (8007e24 <vPortExitCritical+0x50>)
 8007e00:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8007e02:	4b08      	ldr	r3, [pc, #32]	; (8007e24 <vPortExitCritical+0x50>)
 8007e04:	681b      	ldr	r3, [r3, #0]
 8007e06:	2b00      	cmp	r3, #0
 8007e08:	d105      	bne.n	8007e16 <vPortExitCritical+0x42>
 8007e0a:	2300      	movs	r3, #0
 8007e0c:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8007e0e:	683b      	ldr	r3, [r7, #0]
 8007e10:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8007e14:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8007e16:	bf00      	nop
 8007e18:	370c      	adds	r7, #12
 8007e1a:	46bd      	mov	sp, r7
 8007e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e20:	4770      	bx	lr
 8007e22:	bf00      	nop
 8007e24:	2000000c 	.word	0x2000000c
	...

08007e30 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8007e30:	f3ef 8009 	mrs	r0, PSP
 8007e34:	f3bf 8f6f 	isb	sy
 8007e38:	4b15      	ldr	r3, [pc, #84]	; (8007e90 <pxCurrentTCBConst>)
 8007e3a:	681a      	ldr	r2, [r3, #0]
 8007e3c:	f01e 0f10 	tst.w	lr, #16
 8007e40:	bf08      	it	eq
 8007e42:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8007e46:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007e4a:	6010      	str	r0, [r2, #0]
 8007e4c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8007e50:	f04f 0050 	mov.w	r0, #80	; 0x50
 8007e54:	f380 8811 	msr	BASEPRI, r0
 8007e58:	f3bf 8f4f 	dsb	sy
 8007e5c:	f3bf 8f6f 	isb	sy
 8007e60:	f001 f948 	bl	80090f4 <vTaskSwitchContext>
 8007e64:	f04f 0000 	mov.w	r0, #0
 8007e68:	f380 8811 	msr	BASEPRI, r0
 8007e6c:	bc09      	pop	{r0, r3}
 8007e6e:	6819      	ldr	r1, [r3, #0]
 8007e70:	6808      	ldr	r0, [r1, #0]
 8007e72:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007e76:	f01e 0f10 	tst.w	lr, #16
 8007e7a:	bf08      	it	eq
 8007e7c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8007e80:	f380 8809 	msr	PSP, r0
 8007e84:	f3bf 8f6f 	isb	sy
 8007e88:	4770      	bx	lr
 8007e8a:	bf00      	nop
 8007e8c:	f3af 8000 	nop.w

08007e90 <pxCurrentTCBConst>:
 8007e90:	200014b0 	.word	0x200014b0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8007e94:	bf00      	nop
 8007e96:	bf00      	nop

08007e98 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8007e98:	b580      	push	{r7, lr}
 8007e9a:	b082      	sub	sp, #8
 8007e9c:	af00      	add	r7, sp, #0
	__asm volatile
 8007e9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ea2:	f383 8811 	msr	BASEPRI, r3
 8007ea6:	f3bf 8f6f 	isb	sy
 8007eaa:	f3bf 8f4f 	dsb	sy
 8007eae:	607b      	str	r3, [r7, #4]
}
 8007eb0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8007eb2:	f001 f865 	bl	8008f80 <xTaskIncrementTick>
 8007eb6:	4603      	mov	r3, r0
 8007eb8:	2b00      	cmp	r3, #0
 8007eba:	d003      	beq.n	8007ec4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8007ebc:	4b06      	ldr	r3, [pc, #24]	; (8007ed8 <xPortSysTickHandler+0x40>)
 8007ebe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007ec2:	601a      	str	r2, [r3, #0]
 8007ec4:	2300      	movs	r3, #0
 8007ec6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007ec8:	683b      	ldr	r3, [r7, #0]
 8007eca:	f383 8811 	msr	BASEPRI, r3
}
 8007ece:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8007ed0:	bf00      	nop
 8007ed2:	3708      	adds	r7, #8
 8007ed4:	46bd      	mov	sp, r7
 8007ed6:	bd80      	pop	{r7, pc}
 8007ed8:	e000ed04 	.word	0xe000ed04

08007edc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8007edc:	b480      	push	{r7}
 8007ede:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8007ee0:	4b0b      	ldr	r3, [pc, #44]	; (8007f10 <vPortSetupTimerInterrupt+0x34>)
 8007ee2:	2200      	movs	r2, #0
 8007ee4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8007ee6:	4b0b      	ldr	r3, [pc, #44]	; (8007f14 <vPortSetupTimerInterrupt+0x38>)
 8007ee8:	2200      	movs	r2, #0
 8007eea:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8007eec:	4b0a      	ldr	r3, [pc, #40]	; (8007f18 <vPortSetupTimerInterrupt+0x3c>)
 8007eee:	681b      	ldr	r3, [r3, #0]
 8007ef0:	4a0a      	ldr	r2, [pc, #40]	; (8007f1c <vPortSetupTimerInterrupt+0x40>)
 8007ef2:	fba2 2303 	umull	r2, r3, r2, r3
 8007ef6:	099b      	lsrs	r3, r3, #6
 8007ef8:	4a09      	ldr	r2, [pc, #36]	; (8007f20 <vPortSetupTimerInterrupt+0x44>)
 8007efa:	3b01      	subs	r3, #1
 8007efc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8007efe:	4b04      	ldr	r3, [pc, #16]	; (8007f10 <vPortSetupTimerInterrupt+0x34>)
 8007f00:	2207      	movs	r2, #7
 8007f02:	601a      	str	r2, [r3, #0]
}
 8007f04:	bf00      	nop
 8007f06:	46bd      	mov	sp, r7
 8007f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f0c:	4770      	bx	lr
 8007f0e:	bf00      	nop
 8007f10:	e000e010 	.word	0xe000e010
 8007f14:	e000e018 	.word	0xe000e018
 8007f18:	20000000 	.word	0x20000000
 8007f1c:	10624dd3 	.word	0x10624dd3
 8007f20:	e000e014 	.word	0xe000e014

08007f24 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8007f24:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8007f34 <vPortEnableVFP+0x10>
 8007f28:	6801      	ldr	r1, [r0, #0]
 8007f2a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8007f2e:	6001      	str	r1, [r0, #0]
 8007f30:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8007f32:	bf00      	nop
 8007f34:	e000ed88 	.word	0xe000ed88

08007f38 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8007f38:	b480      	push	{r7}
 8007f3a:	b085      	sub	sp, #20
 8007f3c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8007f3e:	f3ef 8305 	mrs	r3, IPSR
 8007f42:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8007f44:	68fb      	ldr	r3, [r7, #12]
 8007f46:	2b0f      	cmp	r3, #15
 8007f48:	d914      	bls.n	8007f74 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8007f4a:	4a17      	ldr	r2, [pc, #92]	; (8007fa8 <vPortValidateInterruptPriority+0x70>)
 8007f4c:	68fb      	ldr	r3, [r7, #12]
 8007f4e:	4413      	add	r3, r2
 8007f50:	781b      	ldrb	r3, [r3, #0]
 8007f52:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8007f54:	4b15      	ldr	r3, [pc, #84]	; (8007fac <vPortValidateInterruptPriority+0x74>)
 8007f56:	781b      	ldrb	r3, [r3, #0]
 8007f58:	7afa      	ldrb	r2, [r7, #11]
 8007f5a:	429a      	cmp	r2, r3
 8007f5c:	d20a      	bcs.n	8007f74 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 8007f5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f62:	f383 8811 	msr	BASEPRI, r3
 8007f66:	f3bf 8f6f 	isb	sy
 8007f6a:	f3bf 8f4f 	dsb	sy
 8007f6e:	607b      	str	r3, [r7, #4]
}
 8007f70:	bf00      	nop
 8007f72:	e7fe      	b.n	8007f72 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8007f74:	4b0e      	ldr	r3, [pc, #56]	; (8007fb0 <vPortValidateInterruptPriority+0x78>)
 8007f76:	681b      	ldr	r3, [r3, #0]
 8007f78:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8007f7c:	4b0d      	ldr	r3, [pc, #52]	; (8007fb4 <vPortValidateInterruptPriority+0x7c>)
 8007f7e:	681b      	ldr	r3, [r3, #0]
 8007f80:	429a      	cmp	r2, r3
 8007f82:	d90a      	bls.n	8007f9a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8007f84:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f88:	f383 8811 	msr	BASEPRI, r3
 8007f8c:	f3bf 8f6f 	isb	sy
 8007f90:	f3bf 8f4f 	dsb	sy
 8007f94:	603b      	str	r3, [r7, #0]
}
 8007f96:	bf00      	nop
 8007f98:	e7fe      	b.n	8007f98 <vPortValidateInterruptPriority+0x60>
	}
 8007f9a:	bf00      	nop
 8007f9c:	3714      	adds	r7, #20
 8007f9e:	46bd      	mov	sp, r7
 8007fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fa4:	4770      	bx	lr
 8007fa6:	bf00      	nop
 8007fa8:	e000e3f0 	.word	0xe000e3f0
 8007fac:	200014a8 	.word	0x200014a8
 8007fb0:	e000ed0c 	.word	0xe000ed0c
 8007fb4:	200014ac 	.word	0x200014ac

08007fb8 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8007fb8:	b580      	push	{r7, lr}
 8007fba:	b084      	sub	sp, #16
 8007fbc:	af00      	add	r7, sp, #0
 8007fbe:	6078      	str	r0, [r7, #4]
 8007fc0:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8007fc6:	68fb      	ldr	r3, [r7, #12]
 8007fc8:	2b00      	cmp	r3, #0
 8007fca:	d10a      	bne.n	8007fe2 <xQueueGenericReset+0x2a>
	__asm volatile
 8007fcc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007fd0:	f383 8811 	msr	BASEPRI, r3
 8007fd4:	f3bf 8f6f 	isb	sy
 8007fd8:	f3bf 8f4f 	dsb	sy
 8007fdc:	60bb      	str	r3, [r7, #8]
}
 8007fde:	bf00      	nop
 8007fe0:	e7fe      	b.n	8007fe0 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8007fe2:	f7ff fec7 	bl	8007d74 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007fe6:	68fb      	ldr	r3, [r7, #12]
 8007fe8:	681a      	ldr	r2, [r3, #0]
 8007fea:	68fb      	ldr	r3, [r7, #12]
 8007fec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007fee:	68f9      	ldr	r1, [r7, #12]
 8007ff0:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8007ff2:	fb01 f303 	mul.w	r3, r1, r3
 8007ff6:	441a      	add	r2, r3
 8007ff8:	68fb      	ldr	r3, [r7, #12]
 8007ffa:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8007ffc:	68fb      	ldr	r3, [r7, #12]
 8007ffe:	2200      	movs	r2, #0
 8008000:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8008002:	68fb      	ldr	r3, [r7, #12]
 8008004:	681a      	ldr	r2, [r3, #0]
 8008006:	68fb      	ldr	r3, [r7, #12]
 8008008:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800800a:	68fb      	ldr	r3, [r7, #12]
 800800c:	681a      	ldr	r2, [r3, #0]
 800800e:	68fb      	ldr	r3, [r7, #12]
 8008010:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008012:	3b01      	subs	r3, #1
 8008014:	68f9      	ldr	r1, [r7, #12]
 8008016:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8008018:	fb01 f303 	mul.w	r3, r1, r3
 800801c:	441a      	add	r2, r3
 800801e:	68fb      	ldr	r3, [r7, #12]
 8008020:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8008022:	68fb      	ldr	r3, [r7, #12]
 8008024:	22ff      	movs	r2, #255	; 0xff
 8008026:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800802a:	68fb      	ldr	r3, [r7, #12]
 800802c:	22ff      	movs	r2, #255	; 0xff
 800802e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8008032:	683b      	ldr	r3, [r7, #0]
 8008034:	2b00      	cmp	r3, #0
 8008036:	d114      	bne.n	8008062 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008038:	68fb      	ldr	r3, [r7, #12]
 800803a:	691b      	ldr	r3, [r3, #16]
 800803c:	2b00      	cmp	r3, #0
 800803e:	d01a      	beq.n	8008076 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008040:	68fb      	ldr	r3, [r7, #12]
 8008042:	3310      	adds	r3, #16
 8008044:	4618      	mov	r0, r3
 8008046:	f001 f903 	bl	8009250 <xTaskRemoveFromEventList>
 800804a:	4603      	mov	r3, r0
 800804c:	2b00      	cmp	r3, #0
 800804e:	d012      	beq.n	8008076 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8008050:	4b0c      	ldr	r3, [pc, #48]	; (8008084 <xQueueGenericReset+0xcc>)
 8008052:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008056:	601a      	str	r2, [r3, #0]
 8008058:	f3bf 8f4f 	dsb	sy
 800805c:	f3bf 8f6f 	isb	sy
 8008060:	e009      	b.n	8008076 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8008062:	68fb      	ldr	r3, [r7, #12]
 8008064:	3310      	adds	r3, #16
 8008066:	4618      	mov	r0, r3
 8008068:	f7ff fca4 	bl	80079b4 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800806c:	68fb      	ldr	r3, [r7, #12]
 800806e:	3324      	adds	r3, #36	; 0x24
 8008070:	4618      	mov	r0, r3
 8008072:	f7ff fc9f 	bl	80079b4 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8008076:	f7ff fead 	bl	8007dd4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800807a:	2301      	movs	r3, #1
}
 800807c:	4618      	mov	r0, r3
 800807e:	3710      	adds	r7, #16
 8008080:	46bd      	mov	sp, r7
 8008082:	bd80      	pop	{r7, pc}
 8008084:	e000ed04 	.word	0xe000ed04

08008088 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8008088:	b580      	push	{r7, lr}
 800808a:	b08e      	sub	sp, #56	; 0x38
 800808c:	af02      	add	r7, sp, #8
 800808e:	60f8      	str	r0, [r7, #12]
 8008090:	60b9      	str	r1, [r7, #8]
 8008092:	607a      	str	r2, [r7, #4]
 8008094:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8008096:	68fb      	ldr	r3, [r7, #12]
 8008098:	2b00      	cmp	r3, #0
 800809a:	d10a      	bne.n	80080b2 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 800809c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80080a0:	f383 8811 	msr	BASEPRI, r3
 80080a4:	f3bf 8f6f 	isb	sy
 80080a8:	f3bf 8f4f 	dsb	sy
 80080ac:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80080ae:	bf00      	nop
 80080b0:	e7fe      	b.n	80080b0 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80080b2:	683b      	ldr	r3, [r7, #0]
 80080b4:	2b00      	cmp	r3, #0
 80080b6:	d10a      	bne.n	80080ce <xQueueGenericCreateStatic+0x46>
	__asm volatile
 80080b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80080bc:	f383 8811 	msr	BASEPRI, r3
 80080c0:	f3bf 8f6f 	isb	sy
 80080c4:	f3bf 8f4f 	dsb	sy
 80080c8:	627b      	str	r3, [r7, #36]	; 0x24
}
 80080ca:	bf00      	nop
 80080cc:	e7fe      	b.n	80080cc <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	2b00      	cmp	r3, #0
 80080d2:	d002      	beq.n	80080da <xQueueGenericCreateStatic+0x52>
 80080d4:	68bb      	ldr	r3, [r7, #8]
 80080d6:	2b00      	cmp	r3, #0
 80080d8:	d001      	beq.n	80080de <xQueueGenericCreateStatic+0x56>
 80080da:	2301      	movs	r3, #1
 80080dc:	e000      	b.n	80080e0 <xQueueGenericCreateStatic+0x58>
 80080de:	2300      	movs	r3, #0
 80080e0:	2b00      	cmp	r3, #0
 80080e2:	d10a      	bne.n	80080fa <xQueueGenericCreateStatic+0x72>
	__asm volatile
 80080e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80080e8:	f383 8811 	msr	BASEPRI, r3
 80080ec:	f3bf 8f6f 	isb	sy
 80080f0:	f3bf 8f4f 	dsb	sy
 80080f4:	623b      	str	r3, [r7, #32]
}
 80080f6:	bf00      	nop
 80080f8:	e7fe      	b.n	80080f8 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	2b00      	cmp	r3, #0
 80080fe:	d102      	bne.n	8008106 <xQueueGenericCreateStatic+0x7e>
 8008100:	68bb      	ldr	r3, [r7, #8]
 8008102:	2b00      	cmp	r3, #0
 8008104:	d101      	bne.n	800810a <xQueueGenericCreateStatic+0x82>
 8008106:	2301      	movs	r3, #1
 8008108:	e000      	b.n	800810c <xQueueGenericCreateStatic+0x84>
 800810a:	2300      	movs	r3, #0
 800810c:	2b00      	cmp	r3, #0
 800810e:	d10a      	bne.n	8008126 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8008110:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008114:	f383 8811 	msr	BASEPRI, r3
 8008118:	f3bf 8f6f 	isb	sy
 800811c:	f3bf 8f4f 	dsb	sy
 8008120:	61fb      	str	r3, [r7, #28]
}
 8008122:	bf00      	nop
 8008124:	e7fe      	b.n	8008124 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8008126:	2350      	movs	r3, #80	; 0x50
 8008128:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800812a:	697b      	ldr	r3, [r7, #20]
 800812c:	2b50      	cmp	r3, #80	; 0x50
 800812e:	d00a      	beq.n	8008146 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8008130:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008134:	f383 8811 	msr	BASEPRI, r3
 8008138:	f3bf 8f6f 	isb	sy
 800813c:	f3bf 8f4f 	dsb	sy
 8008140:	61bb      	str	r3, [r7, #24]
}
 8008142:	bf00      	nop
 8008144:	e7fe      	b.n	8008144 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8008146:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8008148:	683b      	ldr	r3, [r7, #0]
 800814a:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800814c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800814e:	2b00      	cmp	r3, #0
 8008150:	d00d      	beq.n	800816e <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8008152:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008154:	2201      	movs	r2, #1
 8008156:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800815a:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800815e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008160:	9300      	str	r3, [sp, #0]
 8008162:	4613      	mov	r3, r2
 8008164:	687a      	ldr	r2, [r7, #4]
 8008166:	68b9      	ldr	r1, [r7, #8]
 8008168:	68f8      	ldr	r0, [r7, #12]
 800816a:	f000 f805 	bl	8008178 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800816e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8008170:	4618      	mov	r0, r3
 8008172:	3730      	adds	r7, #48	; 0x30
 8008174:	46bd      	mov	sp, r7
 8008176:	bd80      	pop	{r7, pc}

08008178 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8008178:	b580      	push	{r7, lr}
 800817a:	b084      	sub	sp, #16
 800817c:	af00      	add	r7, sp, #0
 800817e:	60f8      	str	r0, [r7, #12]
 8008180:	60b9      	str	r1, [r7, #8]
 8008182:	607a      	str	r2, [r7, #4]
 8008184:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8008186:	68bb      	ldr	r3, [r7, #8]
 8008188:	2b00      	cmp	r3, #0
 800818a:	d103      	bne.n	8008194 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800818c:	69bb      	ldr	r3, [r7, #24]
 800818e:	69ba      	ldr	r2, [r7, #24]
 8008190:	601a      	str	r2, [r3, #0]
 8008192:	e002      	b.n	800819a <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8008194:	69bb      	ldr	r3, [r7, #24]
 8008196:	687a      	ldr	r2, [r7, #4]
 8008198:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800819a:	69bb      	ldr	r3, [r7, #24]
 800819c:	68fa      	ldr	r2, [r7, #12]
 800819e:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80081a0:	69bb      	ldr	r3, [r7, #24]
 80081a2:	68ba      	ldr	r2, [r7, #8]
 80081a4:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80081a6:	2101      	movs	r1, #1
 80081a8:	69b8      	ldr	r0, [r7, #24]
 80081aa:	f7ff ff05 	bl	8007fb8 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80081ae:	69bb      	ldr	r3, [r7, #24]
 80081b0:	78fa      	ldrb	r2, [r7, #3]
 80081b2:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80081b6:	bf00      	nop
 80081b8:	3710      	adds	r7, #16
 80081ba:	46bd      	mov	sp, r7
 80081bc:	bd80      	pop	{r7, pc}
	...

080081c0 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80081c0:	b580      	push	{r7, lr}
 80081c2:	b08e      	sub	sp, #56	; 0x38
 80081c4:	af00      	add	r7, sp, #0
 80081c6:	60f8      	str	r0, [r7, #12]
 80081c8:	60b9      	str	r1, [r7, #8]
 80081ca:	607a      	str	r2, [r7, #4]
 80081cc:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80081ce:	2300      	movs	r3, #0
 80081d0:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80081d2:	68fb      	ldr	r3, [r7, #12]
 80081d4:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80081d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80081d8:	2b00      	cmp	r3, #0
 80081da:	d10a      	bne.n	80081f2 <xQueueGenericSend+0x32>
	__asm volatile
 80081dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80081e0:	f383 8811 	msr	BASEPRI, r3
 80081e4:	f3bf 8f6f 	isb	sy
 80081e8:	f3bf 8f4f 	dsb	sy
 80081ec:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80081ee:	bf00      	nop
 80081f0:	e7fe      	b.n	80081f0 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80081f2:	68bb      	ldr	r3, [r7, #8]
 80081f4:	2b00      	cmp	r3, #0
 80081f6:	d103      	bne.n	8008200 <xQueueGenericSend+0x40>
 80081f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80081fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80081fc:	2b00      	cmp	r3, #0
 80081fe:	d101      	bne.n	8008204 <xQueueGenericSend+0x44>
 8008200:	2301      	movs	r3, #1
 8008202:	e000      	b.n	8008206 <xQueueGenericSend+0x46>
 8008204:	2300      	movs	r3, #0
 8008206:	2b00      	cmp	r3, #0
 8008208:	d10a      	bne.n	8008220 <xQueueGenericSend+0x60>
	__asm volatile
 800820a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800820e:	f383 8811 	msr	BASEPRI, r3
 8008212:	f3bf 8f6f 	isb	sy
 8008216:	f3bf 8f4f 	dsb	sy
 800821a:	627b      	str	r3, [r7, #36]	; 0x24
}
 800821c:	bf00      	nop
 800821e:	e7fe      	b.n	800821e <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8008220:	683b      	ldr	r3, [r7, #0]
 8008222:	2b02      	cmp	r3, #2
 8008224:	d103      	bne.n	800822e <xQueueGenericSend+0x6e>
 8008226:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008228:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800822a:	2b01      	cmp	r3, #1
 800822c:	d101      	bne.n	8008232 <xQueueGenericSend+0x72>
 800822e:	2301      	movs	r3, #1
 8008230:	e000      	b.n	8008234 <xQueueGenericSend+0x74>
 8008232:	2300      	movs	r3, #0
 8008234:	2b00      	cmp	r3, #0
 8008236:	d10a      	bne.n	800824e <xQueueGenericSend+0x8e>
	__asm volatile
 8008238:	f04f 0350 	mov.w	r3, #80	; 0x50
 800823c:	f383 8811 	msr	BASEPRI, r3
 8008240:	f3bf 8f6f 	isb	sy
 8008244:	f3bf 8f4f 	dsb	sy
 8008248:	623b      	str	r3, [r7, #32]
}
 800824a:	bf00      	nop
 800824c:	e7fe      	b.n	800824c <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800824e:	f001 f9bd 	bl	80095cc <xTaskGetSchedulerState>
 8008252:	4603      	mov	r3, r0
 8008254:	2b00      	cmp	r3, #0
 8008256:	d102      	bne.n	800825e <xQueueGenericSend+0x9e>
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	2b00      	cmp	r3, #0
 800825c:	d101      	bne.n	8008262 <xQueueGenericSend+0xa2>
 800825e:	2301      	movs	r3, #1
 8008260:	e000      	b.n	8008264 <xQueueGenericSend+0xa4>
 8008262:	2300      	movs	r3, #0
 8008264:	2b00      	cmp	r3, #0
 8008266:	d10a      	bne.n	800827e <xQueueGenericSend+0xbe>
	__asm volatile
 8008268:	f04f 0350 	mov.w	r3, #80	; 0x50
 800826c:	f383 8811 	msr	BASEPRI, r3
 8008270:	f3bf 8f6f 	isb	sy
 8008274:	f3bf 8f4f 	dsb	sy
 8008278:	61fb      	str	r3, [r7, #28]
}
 800827a:	bf00      	nop
 800827c:	e7fe      	b.n	800827c <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800827e:	f7ff fd79 	bl	8007d74 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8008282:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008284:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008286:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008288:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800828a:	429a      	cmp	r2, r3
 800828c:	d302      	bcc.n	8008294 <xQueueGenericSend+0xd4>
 800828e:	683b      	ldr	r3, [r7, #0]
 8008290:	2b02      	cmp	r3, #2
 8008292:	d129      	bne.n	80082e8 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8008294:	683a      	ldr	r2, [r7, #0]
 8008296:	68b9      	ldr	r1, [r7, #8]
 8008298:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800829a:	f000 fa0b 	bl	80086b4 <prvCopyDataToQueue>
 800829e:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80082a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80082a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80082a4:	2b00      	cmp	r3, #0
 80082a6:	d010      	beq.n	80082ca <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80082a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80082aa:	3324      	adds	r3, #36	; 0x24
 80082ac:	4618      	mov	r0, r3
 80082ae:	f000 ffcf 	bl	8009250 <xTaskRemoveFromEventList>
 80082b2:	4603      	mov	r3, r0
 80082b4:	2b00      	cmp	r3, #0
 80082b6:	d013      	beq.n	80082e0 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80082b8:	4b3f      	ldr	r3, [pc, #252]	; (80083b8 <xQueueGenericSend+0x1f8>)
 80082ba:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80082be:	601a      	str	r2, [r3, #0]
 80082c0:	f3bf 8f4f 	dsb	sy
 80082c4:	f3bf 8f6f 	isb	sy
 80082c8:	e00a      	b.n	80082e0 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80082ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80082cc:	2b00      	cmp	r3, #0
 80082ce:	d007      	beq.n	80082e0 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80082d0:	4b39      	ldr	r3, [pc, #228]	; (80083b8 <xQueueGenericSend+0x1f8>)
 80082d2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80082d6:	601a      	str	r2, [r3, #0]
 80082d8:	f3bf 8f4f 	dsb	sy
 80082dc:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80082e0:	f7ff fd78 	bl	8007dd4 <vPortExitCritical>
				return pdPASS;
 80082e4:	2301      	movs	r3, #1
 80082e6:	e063      	b.n	80083b0 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	2b00      	cmp	r3, #0
 80082ec:	d103      	bne.n	80082f6 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80082ee:	f7ff fd71 	bl	8007dd4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80082f2:	2300      	movs	r3, #0
 80082f4:	e05c      	b.n	80083b0 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 80082f6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80082f8:	2b00      	cmp	r3, #0
 80082fa:	d106      	bne.n	800830a <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80082fc:	f107 0314 	add.w	r3, r7, #20
 8008300:	4618      	mov	r0, r3
 8008302:	f001 f809 	bl	8009318 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8008306:	2301      	movs	r3, #1
 8008308:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800830a:	f7ff fd63 	bl	8007dd4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800830e:	f000 fd7b 	bl	8008e08 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8008312:	f7ff fd2f 	bl	8007d74 <vPortEnterCritical>
 8008316:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008318:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800831c:	b25b      	sxtb	r3, r3
 800831e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008322:	d103      	bne.n	800832c <xQueueGenericSend+0x16c>
 8008324:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008326:	2200      	movs	r2, #0
 8008328:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800832c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800832e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008332:	b25b      	sxtb	r3, r3
 8008334:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008338:	d103      	bne.n	8008342 <xQueueGenericSend+0x182>
 800833a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800833c:	2200      	movs	r2, #0
 800833e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008342:	f7ff fd47 	bl	8007dd4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008346:	1d3a      	adds	r2, r7, #4
 8008348:	f107 0314 	add.w	r3, r7, #20
 800834c:	4611      	mov	r1, r2
 800834e:	4618      	mov	r0, r3
 8008350:	f000 fff8 	bl	8009344 <xTaskCheckForTimeOut>
 8008354:	4603      	mov	r3, r0
 8008356:	2b00      	cmp	r3, #0
 8008358:	d124      	bne.n	80083a4 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800835a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800835c:	f000 faa2 	bl	80088a4 <prvIsQueueFull>
 8008360:	4603      	mov	r3, r0
 8008362:	2b00      	cmp	r3, #0
 8008364:	d018      	beq.n	8008398 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8008366:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008368:	3310      	adds	r3, #16
 800836a:	687a      	ldr	r2, [r7, #4]
 800836c:	4611      	mov	r1, r2
 800836e:	4618      	mov	r0, r3
 8008370:	f000 ff1e 	bl	80091b0 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8008374:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008376:	f000 fa2d 	bl	80087d4 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800837a:	f000 fd53 	bl	8008e24 <xTaskResumeAll>
 800837e:	4603      	mov	r3, r0
 8008380:	2b00      	cmp	r3, #0
 8008382:	f47f af7c 	bne.w	800827e <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8008386:	4b0c      	ldr	r3, [pc, #48]	; (80083b8 <xQueueGenericSend+0x1f8>)
 8008388:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800838c:	601a      	str	r2, [r3, #0]
 800838e:	f3bf 8f4f 	dsb	sy
 8008392:	f3bf 8f6f 	isb	sy
 8008396:	e772      	b.n	800827e <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8008398:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800839a:	f000 fa1b 	bl	80087d4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800839e:	f000 fd41 	bl	8008e24 <xTaskResumeAll>
 80083a2:	e76c      	b.n	800827e <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80083a4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80083a6:	f000 fa15 	bl	80087d4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80083aa:	f000 fd3b 	bl	8008e24 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80083ae:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80083b0:	4618      	mov	r0, r3
 80083b2:	3738      	adds	r7, #56	; 0x38
 80083b4:	46bd      	mov	sp, r7
 80083b6:	bd80      	pop	{r7, pc}
 80083b8:	e000ed04 	.word	0xe000ed04

080083bc <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80083bc:	b580      	push	{r7, lr}
 80083be:	b090      	sub	sp, #64	; 0x40
 80083c0:	af00      	add	r7, sp, #0
 80083c2:	60f8      	str	r0, [r7, #12]
 80083c4:	60b9      	str	r1, [r7, #8]
 80083c6:	607a      	str	r2, [r7, #4]
 80083c8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80083ca:	68fb      	ldr	r3, [r7, #12]
 80083cc:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 80083ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80083d0:	2b00      	cmp	r3, #0
 80083d2:	d10a      	bne.n	80083ea <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 80083d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80083d8:	f383 8811 	msr	BASEPRI, r3
 80083dc:	f3bf 8f6f 	isb	sy
 80083e0:	f3bf 8f4f 	dsb	sy
 80083e4:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80083e6:	bf00      	nop
 80083e8:	e7fe      	b.n	80083e8 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80083ea:	68bb      	ldr	r3, [r7, #8]
 80083ec:	2b00      	cmp	r3, #0
 80083ee:	d103      	bne.n	80083f8 <xQueueGenericSendFromISR+0x3c>
 80083f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80083f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80083f4:	2b00      	cmp	r3, #0
 80083f6:	d101      	bne.n	80083fc <xQueueGenericSendFromISR+0x40>
 80083f8:	2301      	movs	r3, #1
 80083fa:	e000      	b.n	80083fe <xQueueGenericSendFromISR+0x42>
 80083fc:	2300      	movs	r3, #0
 80083fe:	2b00      	cmp	r3, #0
 8008400:	d10a      	bne.n	8008418 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8008402:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008406:	f383 8811 	msr	BASEPRI, r3
 800840a:	f3bf 8f6f 	isb	sy
 800840e:	f3bf 8f4f 	dsb	sy
 8008412:	627b      	str	r3, [r7, #36]	; 0x24
}
 8008414:	bf00      	nop
 8008416:	e7fe      	b.n	8008416 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8008418:	683b      	ldr	r3, [r7, #0]
 800841a:	2b02      	cmp	r3, #2
 800841c:	d103      	bne.n	8008426 <xQueueGenericSendFromISR+0x6a>
 800841e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008420:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008422:	2b01      	cmp	r3, #1
 8008424:	d101      	bne.n	800842a <xQueueGenericSendFromISR+0x6e>
 8008426:	2301      	movs	r3, #1
 8008428:	e000      	b.n	800842c <xQueueGenericSendFromISR+0x70>
 800842a:	2300      	movs	r3, #0
 800842c:	2b00      	cmp	r3, #0
 800842e:	d10a      	bne.n	8008446 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8008430:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008434:	f383 8811 	msr	BASEPRI, r3
 8008438:	f3bf 8f6f 	isb	sy
 800843c:	f3bf 8f4f 	dsb	sy
 8008440:	623b      	str	r3, [r7, #32]
}
 8008442:	bf00      	nop
 8008444:	e7fe      	b.n	8008444 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8008446:	f7ff fd77 	bl	8007f38 <vPortValidateInterruptPriority>
	__asm volatile
 800844a:	f3ef 8211 	mrs	r2, BASEPRI
 800844e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008452:	f383 8811 	msr	BASEPRI, r3
 8008456:	f3bf 8f6f 	isb	sy
 800845a:	f3bf 8f4f 	dsb	sy
 800845e:	61fa      	str	r2, [r7, #28]
 8008460:	61bb      	str	r3, [r7, #24]
	return ulOriginalBASEPRI;
 8008462:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8008464:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8008466:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008468:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800846a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800846c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800846e:	429a      	cmp	r2, r3
 8008470:	d302      	bcc.n	8008478 <xQueueGenericSendFromISR+0xbc>
 8008472:	683b      	ldr	r3, [r7, #0]
 8008474:	2b02      	cmp	r3, #2
 8008476:	d12f      	bne.n	80084d8 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8008478:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800847a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800847e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008482:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008484:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008486:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8008488:	683a      	ldr	r2, [r7, #0]
 800848a:	68b9      	ldr	r1, [r7, #8]
 800848c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800848e:	f000 f911 	bl	80086b4 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8008492:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8008496:	f1b3 3fff 	cmp.w	r3, #4294967295
 800849a:	d112      	bne.n	80084c2 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800849c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800849e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80084a0:	2b00      	cmp	r3, #0
 80084a2:	d016      	beq.n	80084d2 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80084a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80084a6:	3324      	adds	r3, #36	; 0x24
 80084a8:	4618      	mov	r0, r3
 80084aa:	f000 fed1 	bl	8009250 <xTaskRemoveFromEventList>
 80084ae:	4603      	mov	r3, r0
 80084b0:	2b00      	cmp	r3, #0
 80084b2:	d00e      	beq.n	80084d2 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	2b00      	cmp	r3, #0
 80084b8:	d00b      	beq.n	80084d2 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80084ba:	687b      	ldr	r3, [r7, #4]
 80084bc:	2201      	movs	r2, #1
 80084be:	601a      	str	r2, [r3, #0]
 80084c0:	e007      	b.n	80084d2 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80084c2:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80084c6:	3301      	adds	r3, #1
 80084c8:	b2db      	uxtb	r3, r3
 80084ca:	b25a      	sxtb	r2, r3
 80084cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80084ce:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 80084d2:	2301      	movs	r3, #1
 80084d4:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 80084d6:	e001      	b.n	80084dc <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80084d8:	2300      	movs	r3, #0
 80084da:	63fb      	str	r3, [r7, #60]	; 0x3c
 80084dc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80084de:	617b      	str	r3, [r7, #20]
	__asm volatile
 80084e0:	697b      	ldr	r3, [r7, #20]
 80084e2:	f383 8811 	msr	BASEPRI, r3
}
 80084e6:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80084e8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 80084ea:	4618      	mov	r0, r3
 80084ec:	3740      	adds	r7, #64	; 0x40
 80084ee:	46bd      	mov	sp, r7
 80084f0:	bd80      	pop	{r7, pc}
	...

080084f4 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80084f4:	b580      	push	{r7, lr}
 80084f6:	b08c      	sub	sp, #48	; 0x30
 80084f8:	af00      	add	r7, sp, #0
 80084fa:	60f8      	str	r0, [r7, #12]
 80084fc:	60b9      	str	r1, [r7, #8]
 80084fe:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8008500:	2300      	movs	r3, #0
 8008502:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8008504:	68fb      	ldr	r3, [r7, #12]
 8008506:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8008508:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800850a:	2b00      	cmp	r3, #0
 800850c:	d10a      	bne.n	8008524 <xQueueReceive+0x30>
	__asm volatile
 800850e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008512:	f383 8811 	msr	BASEPRI, r3
 8008516:	f3bf 8f6f 	isb	sy
 800851a:	f3bf 8f4f 	dsb	sy
 800851e:	623b      	str	r3, [r7, #32]
}
 8008520:	bf00      	nop
 8008522:	e7fe      	b.n	8008522 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008524:	68bb      	ldr	r3, [r7, #8]
 8008526:	2b00      	cmp	r3, #0
 8008528:	d103      	bne.n	8008532 <xQueueReceive+0x3e>
 800852a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800852c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800852e:	2b00      	cmp	r3, #0
 8008530:	d101      	bne.n	8008536 <xQueueReceive+0x42>
 8008532:	2301      	movs	r3, #1
 8008534:	e000      	b.n	8008538 <xQueueReceive+0x44>
 8008536:	2300      	movs	r3, #0
 8008538:	2b00      	cmp	r3, #0
 800853a:	d10a      	bne.n	8008552 <xQueueReceive+0x5e>
	__asm volatile
 800853c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008540:	f383 8811 	msr	BASEPRI, r3
 8008544:	f3bf 8f6f 	isb	sy
 8008548:	f3bf 8f4f 	dsb	sy
 800854c:	61fb      	str	r3, [r7, #28]
}
 800854e:	bf00      	nop
 8008550:	e7fe      	b.n	8008550 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008552:	f001 f83b 	bl	80095cc <xTaskGetSchedulerState>
 8008556:	4603      	mov	r3, r0
 8008558:	2b00      	cmp	r3, #0
 800855a:	d102      	bne.n	8008562 <xQueueReceive+0x6e>
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	2b00      	cmp	r3, #0
 8008560:	d101      	bne.n	8008566 <xQueueReceive+0x72>
 8008562:	2301      	movs	r3, #1
 8008564:	e000      	b.n	8008568 <xQueueReceive+0x74>
 8008566:	2300      	movs	r3, #0
 8008568:	2b00      	cmp	r3, #0
 800856a:	d10a      	bne.n	8008582 <xQueueReceive+0x8e>
	__asm volatile
 800856c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008570:	f383 8811 	msr	BASEPRI, r3
 8008574:	f3bf 8f6f 	isb	sy
 8008578:	f3bf 8f4f 	dsb	sy
 800857c:	61bb      	str	r3, [r7, #24]
}
 800857e:	bf00      	nop
 8008580:	e7fe      	b.n	8008580 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008582:	f7ff fbf7 	bl	8007d74 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008586:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008588:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800858a:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800858c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800858e:	2b00      	cmp	r3, #0
 8008590:	d01f      	beq.n	80085d2 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8008592:	68b9      	ldr	r1, [r7, #8]
 8008594:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008596:	f000 f8f7 	bl	8008788 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800859a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800859c:	1e5a      	subs	r2, r3, #1
 800859e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80085a0:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80085a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80085a4:	691b      	ldr	r3, [r3, #16]
 80085a6:	2b00      	cmp	r3, #0
 80085a8:	d00f      	beq.n	80085ca <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80085aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80085ac:	3310      	adds	r3, #16
 80085ae:	4618      	mov	r0, r3
 80085b0:	f000 fe4e 	bl	8009250 <xTaskRemoveFromEventList>
 80085b4:	4603      	mov	r3, r0
 80085b6:	2b00      	cmp	r3, #0
 80085b8:	d007      	beq.n	80085ca <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80085ba:	4b3d      	ldr	r3, [pc, #244]	; (80086b0 <xQueueReceive+0x1bc>)
 80085bc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80085c0:	601a      	str	r2, [r3, #0]
 80085c2:	f3bf 8f4f 	dsb	sy
 80085c6:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80085ca:	f7ff fc03 	bl	8007dd4 <vPortExitCritical>
				return pdPASS;
 80085ce:	2301      	movs	r3, #1
 80085d0:	e069      	b.n	80086a6 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80085d2:	687b      	ldr	r3, [r7, #4]
 80085d4:	2b00      	cmp	r3, #0
 80085d6:	d103      	bne.n	80085e0 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80085d8:	f7ff fbfc 	bl	8007dd4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80085dc:	2300      	movs	r3, #0
 80085de:	e062      	b.n	80086a6 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 80085e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80085e2:	2b00      	cmp	r3, #0
 80085e4:	d106      	bne.n	80085f4 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80085e6:	f107 0310 	add.w	r3, r7, #16
 80085ea:	4618      	mov	r0, r3
 80085ec:	f000 fe94 	bl	8009318 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80085f0:	2301      	movs	r3, #1
 80085f2:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80085f4:	f7ff fbee 	bl	8007dd4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80085f8:	f000 fc06 	bl	8008e08 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80085fc:	f7ff fbba 	bl	8007d74 <vPortEnterCritical>
 8008600:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008602:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8008606:	b25b      	sxtb	r3, r3
 8008608:	f1b3 3fff 	cmp.w	r3, #4294967295
 800860c:	d103      	bne.n	8008616 <xQueueReceive+0x122>
 800860e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008610:	2200      	movs	r2, #0
 8008612:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008616:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008618:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800861c:	b25b      	sxtb	r3, r3
 800861e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008622:	d103      	bne.n	800862c <xQueueReceive+0x138>
 8008624:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008626:	2200      	movs	r2, #0
 8008628:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800862c:	f7ff fbd2 	bl	8007dd4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008630:	1d3a      	adds	r2, r7, #4
 8008632:	f107 0310 	add.w	r3, r7, #16
 8008636:	4611      	mov	r1, r2
 8008638:	4618      	mov	r0, r3
 800863a:	f000 fe83 	bl	8009344 <xTaskCheckForTimeOut>
 800863e:	4603      	mov	r3, r0
 8008640:	2b00      	cmp	r3, #0
 8008642:	d123      	bne.n	800868c <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008644:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008646:	f000 f917 	bl	8008878 <prvIsQueueEmpty>
 800864a:	4603      	mov	r3, r0
 800864c:	2b00      	cmp	r3, #0
 800864e:	d017      	beq.n	8008680 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8008650:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008652:	3324      	adds	r3, #36	; 0x24
 8008654:	687a      	ldr	r2, [r7, #4]
 8008656:	4611      	mov	r1, r2
 8008658:	4618      	mov	r0, r3
 800865a:	f000 fda9 	bl	80091b0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800865e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008660:	f000 f8b8 	bl	80087d4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8008664:	f000 fbde 	bl	8008e24 <xTaskResumeAll>
 8008668:	4603      	mov	r3, r0
 800866a:	2b00      	cmp	r3, #0
 800866c:	d189      	bne.n	8008582 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 800866e:	4b10      	ldr	r3, [pc, #64]	; (80086b0 <xQueueReceive+0x1bc>)
 8008670:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008674:	601a      	str	r2, [r3, #0]
 8008676:	f3bf 8f4f 	dsb	sy
 800867a:	f3bf 8f6f 	isb	sy
 800867e:	e780      	b.n	8008582 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8008680:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008682:	f000 f8a7 	bl	80087d4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008686:	f000 fbcd 	bl	8008e24 <xTaskResumeAll>
 800868a:	e77a      	b.n	8008582 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800868c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800868e:	f000 f8a1 	bl	80087d4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008692:	f000 fbc7 	bl	8008e24 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008696:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008698:	f000 f8ee 	bl	8008878 <prvIsQueueEmpty>
 800869c:	4603      	mov	r3, r0
 800869e:	2b00      	cmp	r3, #0
 80086a0:	f43f af6f 	beq.w	8008582 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80086a4:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80086a6:	4618      	mov	r0, r3
 80086a8:	3730      	adds	r7, #48	; 0x30
 80086aa:	46bd      	mov	sp, r7
 80086ac:	bd80      	pop	{r7, pc}
 80086ae:	bf00      	nop
 80086b0:	e000ed04 	.word	0xe000ed04

080086b4 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80086b4:	b580      	push	{r7, lr}
 80086b6:	b086      	sub	sp, #24
 80086b8:	af00      	add	r7, sp, #0
 80086ba:	60f8      	str	r0, [r7, #12]
 80086bc:	60b9      	str	r1, [r7, #8]
 80086be:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80086c0:	2300      	movs	r3, #0
 80086c2:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80086c4:	68fb      	ldr	r3, [r7, #12]
 80086c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80086c8:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80086ca:	68fb      	ldr	r3, [r7, #12]
 80086cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80086ce:	2b00      	cmp	r3, #0
 80086d0:	d10d      	bne.n	80086ee <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80086d2:	68fb      	ldr	r3, [r7, #12]
 80086d4:	681b      	ldr	r3, [r3, #0]
 80086d6:	2b00      	cmp	r3, #0
 80086d8:	d14d      	bne.n	8008776 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80086da:	68fb      	ldr	r3, [r7, #12]
 80086dc:	689b      	ldr	r3, [r3, #8]
 80086de:	4618      	mov	r0, r3
 80086e0:	f000 ff92 	bl	8009608 <xTaskPriorityDisinherit>
 80086e4:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80086e6:	68fb      	ldr	r3, [r7, #12]
 80086e8:	2200      	movs	r2, #0
 80086ea:	609a      	str	r2, [r3, #8]
 80086ec:	e043      	b.n	8008776 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80086ee:	687b      	ldr	r3, [r7, #4]
 80086f0:	2b00      	cmp	r3, #0
 80086f2:	d119      	bne.n	8008728 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80086f4:	68fb      	ldr	r3, [r7, #12]
 80086f6:	6858      	ldr	r0, [r3, #4]
 80086f8:	68fb      	ldr	r3, [r7, #12]
 80086fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80086fc:	461a      	mov	r2, r3
 80086fe:	68b9      	ldr	r1, [r7, #8]
 8008700:	f001 fbb6 	bl	8009e70 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8008704:	68fb      	ldr	r3, [r7, #12]
 8008706:	685a      	ldr	r2, [r3, #4]
 8008708:	68fb      	ldr	r3, [r7, #12]
 800870a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800870c:	441a      	add	r2, r3
 800870e:	68fb      	ldr	r3, [r7, #12]
 8008710:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8008712:	68fb      	ldr	r3, [r7, #12]
 8008714:	685a      	ldr	r2, [r3, #4]
 8008716:	68fb      	ldr	r3, [r7, #12]
 8008718:	689b      	ldr	r3, [r3, #8]
 800871a:	429a      	cmp	r2, r3
 800871c:	d32b      	bcc.n	8008776 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800871e:	68fb      	ldr	r3, [r7, #12]
 8008720:	681a      	ldr	r2, [r3, #0]
 8008722:	68fb      	ldr	r3, [r7, #12]
 8008724:	605a      	str	r2, [r3, #4]
 8008726:	e026      	b.n	8008776 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8008728:	68fb      	ldr	r3, [r7, #12]
 800872a:	68d8      	ldr	r0, [r3, #12]
 800872c:	68fb      	ldr	r3, [r7, #12]
 800872e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008730:	461a      	mov	r2, r3
 8008732:	68b9      	ldr	r1, [r7, #8]
 8008734:	f001 fb9c 	bl	8009e70 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8008738:	68fb      	ldr	r3, [r7, #12]
 800873a:	68da      	ldr	r2, [r3, #12]
 800873c:	68fb      	ldr	r3, [r7, #12]
 800873e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008740:	425b      	negs	r3, r3
 8008742:	441a      	add	r2, r3
 8008744:	68fb      	ldr	r3, [r7, #12]
 8008746:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8008748:	68fb      	ldr	r3, [r7, #12]
 800874a:	68da      	ldr	r2, [r3, #12]
 800874c:	68fb      	ldr	r3, [r7, #12]
 800874e:	681b      	ldr	r3, [r3, #0]
 8008750:	429a      	cmp	r2, r3
 8008752:	d207      	bcs.n	8008764 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8008754:	68fb      	ldr	r3, [r7, #12]
 8008756:	689a      	ldr	r2, [r3, #8]
 8008758:	68fb      	ldr	r3, [r7, #12]
 800875a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800875c:	425b      	negs	r3, r3
 800875e:	441a      	add	r2, r3
 8008760:	68fb      	ldr	r3, [r7, #12]
 8008762:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	2b02      	cmp	r3, #2
 8008768:	d105      	bne.n	8008776 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800876a:	693b      	ldr	r3, [r7, #16]
 800876c:	2b00      	cmp	r3, #0
 800876e:	d002      	beq.n	8008776 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8008770:	693b      	ldr	r3, [r7, #16]
 8008772:	3b01      	subs	r3, #1
 8008774:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8008776:	693b      	ldr	r3, [r7, #16]
 8008778:	1c5a      	adds	r2, r3, #1
 800877a:	68fb      	ldr	r3, [r7, #12]
 800877c:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800877e:	697b      	ldr	r3, [r7, #20]
}
 8008780:	4618      	mov	r0, r3
 8008782:	3718      	adds	r7, #24
 8008784:	46bd      	mov	sp, r7
 8008786:	bd80      	pop	{r7, pc}

08008788 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8008788:	b580      	push	{r7, lr}
 800878a:	b082      	sub	sp, #8
 800878c:	af00      	add	r7, sp, #0
 800878e:	6078      	str	r0, [r7, #4]
 8008790:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008796:	2b00      	cmp	r3, #0
 8008798:	d018      	beq.n	80087cc <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	68da      	ldr	r2, [r3, #12]
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80087a2:	441a      	add	r2, r3
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	68da      	ldr	r2, [r3, #12]
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	689b      	ldr	r3, [r3, #8]
 80087b0:	429a      	cmp	r2, r3
 80087b2:	d303      	bcc.n	80087bc <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	681a      	ldr	r2, [r3, #0]
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80087bc:	687b      	ldr	r3, [r7, #4]
 80087be:	68d9      	ldr	r1, [r3, #12]
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80087c4:	461a      	mov	r2, r3
 80087c6:	6838      	ldr	r0, [r7, #0]
 80087c8:	f001 fb52 	bl	8009e70 <memcpy>
	}
}
 80087cc:	bf00      	nop
 80087ce:	3708      	adds	r7, #8
 80087d0:	46bd      	mov	sp, r7
 80087d2:	bd80      	pop	{r7, pc}

080087d4 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80087d4:	b580      	push	{r7, lr}
 80087d6:	b084      	sub	sp, #16
 80087d8:	af00      	add	r7, sp, #0
 80087da:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80087dc:	f7ff faca 	bl	8007d74 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80087e6:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80087e8:	e011      	b.n	800880e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80087ea:	687b      	ldr	r3, [r7, #4]
 80087ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80087ee:	2b00      	cmp	r3, #0
 80087f0:	d012      	beq.n	8008818 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	3324      	adds	r3, #36	; 0x24
 80087f6:	4618      	mov	r0, r3
 80087f8:	f000 fd2a 	bl	8009250 <xTaskRemoveFromEventList>
 80087fc:	4603      	mov	r3, r0
 80087fe:	2b00      	cmp	r3, #0
 8008800:	d001      	beq.n	8008806 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8008802:	f000 fe01 	bl	8009408 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8008806:	7bfb      	ldrb	r3, [r7, #15]
 8008808:	3b01      	subs	r3, #1
 800880a:	b2db      	uxtb	r3, r3
 800880c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800880e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008812:	2b00      	cmp	r3, #0
 8008814:	dce9      	bgt.n	80087ea <prvUnlockQueue+0x16>
 8008816:	e000      	b.n	800881a <prvUnlockQueue+0x46>
					break;
 8008818:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	22ff      	movs	r2, #255	; 0xff
 800881e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8008822:	f7ff fad7 	bl	8007dd4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8008826:	f7ff faa5 	bl	8007d74 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800882a:	687b      	ldr	r3, [r7, #4]
 800882c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8008830:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008832:	e011      	b.n	8008858 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	691b      	ldr	r3, [r3, #16]
 8008838:	2b00      	cmp	r3, #0
 800883a:	d012      	beq.n	8008862 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	3310      	adds	r3, #16
 8008840:	4618      	mov	r0, r3
 8008842:	f000 fd05 	bl	8009250 <xTaskRemoveFromEventList>
 8008846:	4603      	mov	r3, r0
 8008848:	2b00      	cmp	r3, #0
 800884a:	d001      	beq.n	8008850 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800884c:	f000 fddc 	bl	8009408 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8008850:	7bbb      	ldrb	r3, [r7, #14]
 8008852:	3b01      	subs	r3, #1
 8008854:	b2db      	uxtb	r3, r3
 8008856:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008858:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800885c:	2b00      	cmp	r3, #0
 800885e:	dce9      	bgt.n	8008834 <prvUnlockQueue+0x60>
 8008860:	e000      	b.n	8008864 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8008862:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8008864:	687b      	ldr	r3, [r7, #4]
 8008866:	22ff      	movs	r2, #255	; 0xff
 8008868:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800886c:	f7ff fab2 	bl	8007dd4 <vPortExitCritical>
}
 8008870:	bf00      	nop
 8008872:	3710      	adds	r7, #16
 8008874:	46bd      	mov	sp, r7
 8008876:	bd80      	pop	{r7, pc}

08008878 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8008878:	b580      	push	{r7, lr}
 800887a:	b084      	sub	sp, #16
 800887c:	af00      	add	r7, sp, #0
 800887e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8008880:	f7ff fa78 	bl	8007d74 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008888:	2b00      	cmp	r3, #0
 800888a:	d102      	bne.n	8008892 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800888c:	2301      	movs	r3, #1
 800888e:	60fb      	str	r3, [r7, #12]
 8008890:	e001      	b.n	8008896 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8008892:	2300      	movs	r3, #0
 8008894:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8008896:	f7ff fa9d 	bl	8007dd4 <vPortExitCritical>

	return xReturn;
 800889a:	68fb      	ldr	r3, [r7, #12]
}
 800889c:	4618      	mov	r0, r3
 800889e:	3710      	adds	r7, #16
 80088a0:	46bd      	mov	sp, r7
 80088a2:	bd80      	pop	{r7, pc}

080088a4 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80088a4:	b580      	push	{r7, lr}
 80088a6:	b084      	sub	sp, #16
 80088a8:	af00      	add	r7, sp, #0
 80088aa:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80088ac:	f7ff fa62 	bl	8007d74 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80088b8:	429a      	cmp	r2, r3
 80088ba:	d102      	bne.n	80088c2 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80088bc:	2301      	movs	r3, #1
 80088be:	60fb      	str	r3, [r7, #12]
 80088c0:	e001      	b.n	80088c6 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80088c2:	2300      	movs	r3, #0
 80088c4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80088c6:	f7ff fa85 	bl	8007dd4 <vPortExitCritical>

	return xReturn;
 80088ca:	68fb      	ldr	r3, [r7, #12]
}
 80088cc:	4618      	mov	r0, r3
 80088ce:	3710      	adds	r7, #16
 80088d0:	46bd      	mov	sp, r7
 80088d2:	bd80      	pop	{r7, pc}

080088d4 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80088d4:	b480      	push	{r7}
 80088d6:	b085      	sub	sp, #20
 80088d8:	af00      	add	r7, sp, #0
 80088da:	6078      	str	r0, [r7, #4]
 80088dc:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80088de:	2300      	movs	r3, #0
 80088e0:	60fb      	str	r3, [r7, #12]
 80088e2:	e014      	b.n	800890e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80088e4:	4a0f      	ldr	r2, [pc, #60]	; (8008924 <vQueueAddToRegistry+0x50>)
 80088e6:	68fb      	ldr	r3, [r7, #12]
 80088e8:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80088ec:	2b00      	cmp	r3, #0
 80088ee:	d10b      	bne.n	8008908 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80088f0:	490c      	ldr	r1, [pc, #48]	; (8008924 <vQueueAddToRegistry+0x50>)
 80088f2:	68fb      	ldr	r3, [r7, #12]
 80088f4:	683a      	ldr	r2, [r7, #0]
 80088f6:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80088fa:	4a0a      	ldr	r2, [pc, #40]	; (8008924 <vQueueAddToRegistry+0x50>)
 80088fc:	68fb      	ldr	r3, [r7, #12]
 80088fe:	00db      	lsls	r3, r3, #3
 8008900:	4413      	add	r3, r2
 8008902:	687a      	ldr	r2, [r7, #4]
 8008904:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8008906:	e006      	b.n	8008916 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008908:	68fb      	ldr	r3, [r7, #12]
 800890a:	3301      	adds	r3, #1
 800890c:	60fb      	str	r3, [r7, #12]
 800890e:	68fb      	ldr	r3, [r7, #12]
 8008910:	2b07      	cmp	r3, #7
 8008912:	d9e7      	bls.n	80088e4 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8008914:	bf00      	nop
 8008916:	bf00      	nop
 8008918:	3714      	adds	r7, #20
 800891a:	46bd      	mov	sp, r7
 800891c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008920:	4770      	bx	lr
 8008922:	bf00      	nop
 8008924:	20001b2c 	.word	0x20001b2c

08008928 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8008928:	b580      	push	{r7, lr}
 800892a:	b086      	sub	sp, #24
 800892c:	af00      	add	r7, sp, #0
 800892e:	60f8      	str	r0, [r7, #12]
 8008930:	60b9      	str	r1, [r7, #8]
 8008932:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8008934:	68fb      	ldr	r3, [r7, #12]
 8008936:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8008938:	f7ff fa1c 	bl	8007d74 <vPortEnterCritical>
 800893c:	697b      	ldr	r3, [r7, #20]
 800893e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8008942:	b25b      	sxtb	r3, r3
 8008944:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008948:	d103      	bne.n	8008952 <vQueueWaitForMessageRestricted+0x2a>
 800894a:	697b      	ldr	r3, [r7, #20]
 800894c:	2200      	movs	r2, #0
 800894e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008952:	697b      	ldr	r3, [r7, #20]
 8008954:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008958:	b25b      	sxtb	r3, r3
 800895a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800895e:	d103      	bne.n	8008968 <vQueueWaitForMessageRestricted+0x40>
 8008960:	697b      	ldr	r3, [r7, #20]
 8008962:	2200      	movs	r2, #0
 8008964:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008968:	f7ff fa34 	bl	8007dd4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800896c:	697b      	ldr	r3, [r7, #20]
 800896e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008970:	2b00      	cmp	r3, #0
 8008972:	d106      	bne.n	8008982 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8008974:	697b      	ldr	r3, [r7, #20]
 8008976:	3324      	adds	r3, #36	; 0x24
 8008978:	687a      	ldr	r2, [r7, #4]
 800897a:	68b9      	ldr	r1, [r7, #8]
 800897c:	4618      	mov	r0, r3
 800897e:	f000 fc3b 	bl	80091f8 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8008982:	6978      	ldr	r0, [r7, #20]
 8008984:	f7ff ff26 	bl	80087d4 <prvUnlockQueue>
	}
 8008988:	bf00      	nop
 800898a:	3718      	adds	r7, #24
 800898c:	46bd      	mov	sp, r7
 800898e:	bd80      	pop	{r7, pc}

08008990 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8008990:	b580      	push	{r7, lr}
 8008992:	b08e      	sub	sp, #56	; 0x38
 8008994:	af04      	add	r7, sp, #16
 8008996:	60f8      	str	r0, [r7, #12]
 8008998:	60b9      	str	r1, [r7, #8]
 800899a:	607a      	str	r2, [r7, #4]
 800899c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800899e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80089a0:	2b00      	cmp	r3, #0
 80089a2:	d10a      	bne.n	80089ba <xTaskCreateStatic+0x2a>
	__asm volatile
 80089a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80089a8:	f383 8811 	msr	BASEPRI, r3
 80089ac:	f3bf 8f6f 	isb	sy
 80089b0:	f3bf 8f4f 	dsb	sy
 80089b4:	623b      	str	r3, [r7, #32]
}
 80089b6:	bf00      	nop
 80089b8:	e7fe      	b.n	80089b8 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80089ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80089bc:	2b00      	cmp	r3, #0
 80089be:	d10a      	bne.n	80089d6 <xTaskCreateStatic+0x46>
	__asm volatile
 80089c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80089c4:	f383 8811 	msr	BASEPRI, r3
 80089c8:	f3bf 8f6f 	isb	sy
 80089cc:	f3bf 8f4f 	dsb	sy
 80089d0:	61fb      	str	r3, [r7, #28]
}
 80089d2:	bf00      	nop
 80089d4:	e7fe      	b.n	80089d4 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80089d6:	235c      	movs	r3, #92	; 0x5c
 80089d8:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80089da:	693b      	ldr	r3, [r7, #16]
 80089dc:	2b5c      	cmp	r3, #92	; 0x5c
 80089de:	d00a      	beq.n	80089f6 <xTaskCreateStatic+0x66>
	__asm volatile
 80089e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80089e4:	f383 8811 	msr	BASEPRI, r3
 80089e8:	f3bf 8f6f 	isb	sy
 80089ec:	f3bf 8f4f 	dsb	sy
 80089f0:	61bb      	str	r3, [r7, #24]
}
 80089f2:	bf00      	nop
 80089f4:	e7fe      	b.n	80089f4 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80089f6:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80089f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80089fa:	2b00      	cmp	r3, #0
 80089fc:	d01e      	beq.n	8008a3c <xTaskCreateStatic+0xac>
 80089fe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008a00:	2b00      	cmp	r3, #0
 8008a02:	d01b      	beq.n	8008a3c <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8008a04:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008a06:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8008a08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a0a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008a0c:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8008a0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a10:	2202      	movs	r2, #2
 8008a12:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8008a16:	2300      	movs	r3, #0
 8008a18:	9303      	str	r3, [sp, #12]
 8008a1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a1c:	9302      	str	r3, [sp, #8]
 8008a1e:	f107 0314 	add.w	r3, r7, #20
 8008a22:	9301      	str	r3, [sp, #4]
 8008a24:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008a26:	9300      	str	r3, [sp, #0]
 8008a28:	683b      	ldr	r3, [r7, #0]
 8008a2a:	687a      	ldr	r2, [r7, #4]
 8008a2c:	68b9      	ldr	r1, [r7, #8]
 8008a2e:	68f8      	ldr	r0, [r7, #12]
 8008a30:	f000 f850 	bl	8008ad4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008a34:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8008a36:	f000 f8dd 	bl	8008bf4 <prvAddNewTaskToReadyList>
 8008a3a:	e001      	b.n	8008a40 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8008a3c:	2300      	movs	r3, #0
 8008a3e:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8008a40:	697b      	ldr	r3, [r7, #20]
	}
 8008a42:	4618      	mov	r0, r3
 8008a44:	3728      	adds	r7, #40	; 0x28
 8008a46:	46bd      	mov	sp, r7
 8008a48:	bd80      	pop	{r7, pc}

08008a4a <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8008a4a:	b580      	push	{r7, lr}
 8008a4c:	b08c      	sub	sp, #48	; 0x30
 8008a4e:	af04      	add	r7, sp, #16
 8008a50:	60f8      	str	r0, [r7, #12]
 8008a52:	60b9      	str	r1, [r7, #8]
 8008a54:	603b      	str	r3, [r7, #0]
 8008a56:	4613      	mov	r3, r2
 8008a58:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8008a5a:	88fb      	ldrh	r3, [r7, #6]
 8008a5c:	009b      	lsls	r3, r3, #2
 8008a5e:	4618      	mov	r0, r3
 8008a60:	f7fe fdbe 	bl	80075e0 <pvPortMalloc>
 8008a64:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8008a66:	697b      	ldr	r3, [r7, #20]
 8008a68:	2b00      	cmp	r3, #0
 8008a6a:	d00e      	beq.n	8008a8a <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8008a6c:	205c      	movs	r0, #92	; 0x5c
 8008a6e:	f7fe fdb7 	bl	80075e0 <pvPortMalloc>
 8008a72:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8008a74:	69fb      	ldr	r3, [r7, #28]
 8008a76:	2b00      	cmp	r3, #0
 8008a78:	d003      	beq.n	8008a82 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8008a7a:	69fb      	ldr	r3, [r7, #28]
 8008a7c:	697a      	ldr	r2, [r7, #20]
 8008a7e:	631a      	str	r2, [r3, #48]	; 0x30
 8008a80:	e005      	b.n	8008a8e <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8008a82:	6978      	ldr	r0, [r7, #20]
 8008a84:	f7fe fe78 	bl	8007778 <vPortFree>
 8008a88:	e001      	b.n	8008a8e <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8008a8a:	2300      	movs	r3, #0
 8008a8c:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8008a8e:	69fb      	ldr	r3, [r7, #28]
 8008a90:	2b00      	cmp	r3, #0
 8008a92:	d017      	beq.n	8008ac4 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8008a94:	69fb      	ldr	r3, [r7, #28]
 8008a96:	2200      	movs	r2, #0
 8008a98:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8008a9c:	88fa      	ldrh	r2, [r7, #6]
 8008a9e:	2300      	movs	r3, #0
 8008aa0:	9303      	str	r3, [sp, #12]
 8008aa2:	69fb      	ldr	r3, [r7, #28]
 8008aa4:	9302      	str	r3, [sp, #8]
 8008aa6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008aa8:	9301      	str	r3, [sp, #4]
 8008aaa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008aac:	9300      	str	r3, [sp, #0]
 8008aae:	683b      	ldr	r3, [r7, #0]
 8008ab0:	68b9      	ldr	r1, [r7, #8]
 8008ab2:	68f8      	ldr	r0, [r7, #12]
 8008ab4:	f000 f80e 	bl	8008ad4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008ab8:	69f8      	ldr	r0, [r7, #28]
 8008aba:	f000 f89b 	bl	8008bf4 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8008abe:	2301      	movs	r3, #1
 8008ac0:	61bb      	str	r3, [r7, #24]
 8008ac2:	e002      	b.n	8008aca <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8008ac4:	f04f 33ff 	mov.w	r3, #4294967295
 8008ac8:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8008aca:	69bb      	ldr	r3, [r7, #24]
	}
 8008acc:	4618      	mov	r0, r3
 8008ace:	3720      	adds	r7, #32
 8008ad0:	46bd      	mov	sp, r7
 8008ad2:	bd80      	pop	{r7, pc}

08008ad4 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8008ad4:	b580      	push	{r7, lr}
 8008ad6:	b088      	sub	sp, #32
 8008ad8:	af00      	add	r7, sp, #0
 8008ada:	60f8      	str	r0, [r7, #12]
 8008adc:	60b9      	str	r1, [r7, #8]
 8008ade:	607a      	str	r2, [r7, #4]
 8008ae0:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8008ae2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008ae4:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	009b      	lsls	r3, r3, #2
 8008aea:	461a      	mov	r2, r3
 8008aec:	21a5      	movs	r1, #165	; 0xa5
 8008aee:	f001 f9cd 	bl	8009e8c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8008af2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008af4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008af6:	687b      	ldr	r3, [r7, #4]
 8008af8:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8008afc:	3b01      	subs	r3, #1
 8008afe:	009b      	lsls	r3, r3, #2
 8008b00:	4413      	add	r3, r2
 8008b02:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8008b04:	69bb      	ldr	r3, [r7, #24]
 8008b06:	f023 0307 	bic.w	r3, r3, #7
 8008b0a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8008b0c:	69bb      	ldr	r3, [r7, #24]
 8008b0e:	f003 0307 	and.w	r3, r3, #7
 8008b12:	2b00      	cmp	r3, #0
 8008b14:	d00a      	beq.n	8008b2c <prvInitialiseNewTask+0x58>
	__asm volatile
 8008b16:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008b1a:	f383 8811 	msr	BASEPRI, r3
 8008b1e:	f3bf 8f6f 	isb	sy
 8008b22:	f3bf 8f4f 	dsb	sy
 8008b26:	617b      	str	r3, [r7, #20]
}
 8008b28:	bf00      	nop
 8008b2a:	e7fe      	b.n	8008b2a <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8008b2c:	68bb      	ldr	r3, [r7, #8]
 8008b2e:	2b00      	cmp	r3, #0
 8008b30:	d01f      	beq.n	8008b72 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008b32:	2300      	movs	r3, #0
 8008b34:	61fb      	str	r3, [r7, #28]
 8008b36:	e012      	b.n	8008b5e <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8008b38:	68ba      	ldr	r2, [r7, #8]
 8008b3a:	69fb      	ldr	r3, [r7, #28]
 8008b3c:	4413      	add	r3, r2
 8008b3e:	7819      	ldrb	r1, [r3, #0]
 8008b40:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008b42:	69fb      	ldr	r3, [r7, #28]
 8008b44:	4413      	add	r3, r2
 8008b46:	3334      	adds	r3, #52	; 0x34
 8008b48:	460a      	mov	r2, r1
 8008b4a:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8008b4c:	68ba      	ldr	r2, [r7, #8]
 8008b4e:	69fb      	ldr	r3, [r7, #28]
 8008b50:	4413      	add	r3, r2
 8008b52:	781b      	ldrb	r3, [r3, #0]
 8008b54:	2b00      	cmp	r3, #0
 8008b56:	d006      	beq.n	8008b66 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008b58:	69fb      	ldr	r3, [r7, #28]
 8008b5a:	3301      	adds	r3, #1
 8008b5c:	61fb      	str	r3, [r7, #28]
 8008b5e:	69fb      	ldr	r3, [r7, #28]
 8008b60:	2b0f      	cmp	r3, #15
 8008b62:	d9e9      	bls.n	8008b38 <prvInitialiseNewTask+0x64>
 8008b64:	e000      	b.n	8008b68 <prvInitialiseNewTask+0x94>
			{
				break;
 8008b66:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8008b68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008b6a:	2200      	movs	r2, #0
 8008b6c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8008b70:	e003      	b.n	8008b7a <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8008b72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008b74:	2200      	movs	r2, #0
 8008b76:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8008b7a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008b7c:	2b37      	cmp	r3, #55	; 0x37
 8008b7e:	d901      	bls.n	8008b84 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8008b80:	2337      	movs	r3, #55	; 0x37
 8008b82:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8008b84:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008b86:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008b88:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8008b8a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008b8c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008b8e:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8008b90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008b92:	2200      	movs	r2, #0
 8008b94:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8008b96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008b98:	3304      	adds	r3, #4
 8008b9a:	4618      	mov	r0, r3
 8008b9c:	f7fe ff2a 	bl	80079f4 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8008ba0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008ba2:	3318      	adds	r3, #24
 8008ba4:	4618      	mov	r0, r3
 8008ba6:	f7fe ff25 	bl	80079f4 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8008baa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008bac:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008bae:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008bb0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008bb2:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8008bb6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008bb8:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8008bba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008bbc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008bbe:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8008bc0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008bc2:	2200      	movs	r2, #0
 8008bc4:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8008bc6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008bc8:	2200      	movs	r2, #0
 8008bca:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8008bce:	683a      	ldr	r2, [r7, #0]
 8008bd0:	68f9      	ldr	r1, [r7, #12]
 8008bd2:	69b8      	ldr	r0, [r7, #24]
 8008bd4:	f7fe ffa2 	bl	8007b1c <pxPortInitialiseStack>
 8008bd8:	4602      	mov	r2, r0
 8008bda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008bdc:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8008bde:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008be0:	2b00      	cmp	r3, #0
 8008be2:	d002      	beq.n	8008bea <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8008be4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008be6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008be8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008bea:	bf00      	nop
 8008bec:	3720      	adds	r7, #32
 8008bee:	46bd      	mov	sp, r7
 8008bf0:	bd80      	pop	{r7, pc}
	...

08008bf4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8008bf4:	b580      	push	{r7, lr}
 8008bf6:	b082      	sub	sp, #8
 8008bf8:	af00      	add	r7, sp, #0
 8008bfa:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8008bfc:	f7ff f8ba 	bl	8007d74 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8008c00:	4b2d      	ldr	r3, [pc, #180]	; (8008cb8 <prvAddNewTaskToReadyList+0xc4>)
 8008c02:	681b      	ldr	r3, [r3, #0]
 8008c04:	3301      	adds	r3, #1
 8008c06:	4a2c      	ldr	r2, [pc, #176]	; (8008cb8 <prvAddNewTaskToReadyList+0xc4>)
 8008c08:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8008c0a:	4b2c      	ldr	r3, [pc, #176]	; (8008cbc <prvAddNewTaskToReadyList+0xc8>)
 8008c0c:	681b      	ldr	r3, [r3, #0]
 8008c0e:	2b00      	cmp	r3, #0
 8008c10:	d109      	bne.n	8008c26 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8008c12:	4a2a      	ldr	r2, [pc, #168]	; (8008cbc <prvAddNewTaskToReadyList+0xc8>)
 8008c14:	687b      	ldr	r3, [r7, #4]
 8008c16:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8008c18:	4b27      	ldr	r3, [pc, #156]	; (8008cb8 <prvAddNewTaskToReadyList+0xc4>)
 8008c1a:	681b      	ldr	r3, [r3, #0]
 8008c1c:	2b01      	cmp	r3, #1
 8008c1e:	d110      	bne.n	8008c42 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8008c20:	f000 fc16 	bl	8009450 <prvInitialiseTaskLists>
 8008c24:	e00d      	b.n	8008c42 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8008c26:	4b26      	ldr	r3, [pc, #152]	; (8008cc0 <prvAddNewTaskToReadyList+0xcc>)
 8008c28:	681b      	ldr	r3, [r3, #0]
 8008c2a:	2b00      	cmp	r3, #0
 8008c2c:	d109      	bne.n	8008c42 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8008c2e:	4b23      	ldr	r3, [pc, #140]	; (8008cbc <prvAddNewTaskToReadyList+0xc8>)
 8008c30:	681b      	ldr	r3, [r3, #0]
 8008c32:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008c34:	687b      	ldr	r3, [r7, #4]
 8008c36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008c38:	429a      	cmp	r2, r3
 8008c3a:	d802      	bhi.n	8008c42 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8008c3c:	4a1f      	ldr	r2, [pc, #124]	; (8008cbc <prvAddNewTaskToReadyList+0xc8>)
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8008c42:	4b20      	ldr	r3, [pc, #128]	; (8008cc4 <prvAddNewTaskToReadyList+0xd0>)
 8008c44:	681b      	ldr	r3, [r3, #0]
 8008c46:	3301      	adds	r3, #1
 8008c48:	4a1e      	ldr	r2, [pc, #120]	; (8008cc4 <prvAddNewTaskToReadyList+0xd0>)
 8008c4a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8008c4c:	4b1d      	ldr	r3, [pc, #116]	; (8008cc4 <prvAddNewTaskToReadyList+0xd0>)
 8008c4e:	681a      	ldr	r2, [r3, #0]
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8008c54:	687b      	ldr	r3, [r7, #4]
 8008c56:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008c58:	4b1b      	ldr	r3, [pc, #108]	; (8008cc8 <prvAddNewTaskToReadyList+0xd4>)
 8008c5a:	681b      	ldr	r3, [r3, #0]
 8008c5c:	429a      	cmp	r2, r3
 8008c5e:	d903      	bls.n	8008c68 <prvAddNewTaskToReadyList+0x74>
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008c64:	4a18      	ldr	r2, [pc, #96]	; (8008cc8 <prvAddNewTaskToReadyList+0xd4>)
 8008c66:	6013      	str	r3, [r2, #0]
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008c6c:	4613      	mov	r3, r2
 8008c6e:	009b      	lsls	r3, r3, #2
 8008c70:	4413      	add	r3, r2
 8008c72:	009b      	lsls	r3, r3, #2
 8008c74:	4a15      	ldr	r2, [pc, #84]	; (8008ccc <prvAddNewTaskToReadyList+0xd8>)
 8008c76:	441a      	add	r2, r3
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	3304      	adds	r3, #4
 8008c7c:	4619      	mov	r1, r3
 8008c7e:	4610      	mov	r0, r2
 8008c80:	f7fe fec5 	bl	8007a0e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8008c84:	f7ff f8a6 	bl	8007dd4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8008c88:	4b0d      	ldr	r3, [pc, #52]	; (8008cc0 <prvAddNewTaskToReadyList+0xcc>)
 8008c8a:	681b      	ldr	r3, [r3, #0]
 8008c8c:	2b00      	cmp	r3, #0
 8008c8e:	d00e      	beq.n	8008cae <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8008c90:	4b0a      	ldr	r3, [pc, #40]	; (8008cbc <prvAddNewTaskToReadyList+0xc8>)
 8008c92:	681b      	ldr	r3, [r3, #0]
 8008c94:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008c9a:	429a      	cmp	r2, r3
 8008c9c:	d207      	bcs.n	8008cae <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8008c9e:	4b0c      	ldr	r3, [pc, #48]	; (8008cd0 <prvAddNewTaskToReadyList+0xdc>)
 8008ca0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008ca4:	601a      	str	r2, [r3, #0]
 8008ca6:	f3bf 8f4f 	dsb	sy
 8008caa:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008cae:	bf00      	nop
 8008cb0:	3708      	adds	r7, #8
 8008cb2:	46bd      	mov	sp, r7
 8008cb4:	bd80      	pop	{r7, pc}
 8008cb6:	bf00      	nop
 8008cb8:	20001984 	.word	0x20001984
 8008cbc:	200014b0 	.word	0x200014b0
 8008cc0:	20001990 	.word	0x20001990
 8008cc4:	200019a0 	.word	0x200019a0
 8008cc8:	2000198c 	.word	0x2000198c
 8008ccc:	200014b4 	.word	0x200014b4
 8008cd0:	e000ed04 	.word	0xe000ed04

08008cd4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8008cd4:	b580      	push	{r7, lr}
 8008cd6:	b084      	sub	sp, #16
 8008cd8:	af00      	add	r7, sp, #0
 8008cda:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8008cdc:	2300      	movs	r3, #0
 8008cde:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	2b00      	cmp	r3, #0
 8008ce4:	d017      	beq.n	8008d16 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8008ce6:	4b13      	ldr	r3, [pc, #76]	; (8008d34 <vTaskDelay+0x60>)
 8008ce8:	681b      	ldr	r3, [r3, #0]
 8008cea:	2b00      	cmp	r3, #0
 8008cec:	d00a      	beq.n	8008d04 <vTaskDelay+0x30>
	__asm volatile
 8008cee:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008cf2:	f383 8811 	msr	BASEPRI, r3
 8008cf6:	f3bf 8f6f 	isb	sy
 8008cfa:	f3bf 8f4f 	dsb	sy
 8008cfe:	60bb      	str	r3, [r7, #8]
}
 8008d00:	bf00      	nop
 8008d02:	e7fe      	b.n	8008d02 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8008d04:	f000 f880 	bl	8008e08 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8008d08:	2100      	movs	r1, #0
 8008d0a:	6878      	ldr	r0, [r7, #4]
 8008d0c:	f000 fcea 	bl	80096e4 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8008d10:	f000 f888 	bl	8008e24 <xTaskResumeAll>
 8008d14:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8008d16:	68fb      	ldr	r3, [r7, #12]
 8008d18:	2b00      	cmp	r3, #0
 8008d1a:	d107      	bne.n	8008d2c <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8008d1c:	4b06      	ldr	r3, [pc, #24]	; (8008d38 <vTaskDelay+0x64>)
 8008d1e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008d22:	601a      	str	r2, [r3, #0]
 8008d24:	f3bf 8f4f 	dsb	sy
 8008d28:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8008d2c:	bf00      	nop
 8008d2e:	3710      	adds	r7, #16
 8008d30:	46bd      	mov	sp, r7
 8008d32:	bd80      	pop	{r7, pc}
 8008d34:	200019ac 	.word	0x200019ac
 8008d38:	e000ed04 	.word	0xe000ed04

08008d3c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8008d3c:	b580      	push	{r7, lr}
 8008d3e:	b08a      	sub	sp, #40	; 0x28
 8008d40:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8008d42:	2300      	movs	r3, #0
 8008d44:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8008d46:	2300      	movs	r3, #0
 8008d48:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8008d4a:	463a      	mov	r2, r7
 8008d4c:	1d39      	adds	r1, r7, #4
 8008d4e:	f107 0308 	add.w	r3, r7, #8
 8008d52:	4618      	mov	r0, r3
 8008d54:	f7fe fc10 	bl	8007578 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8008d58:	6839      	ldr	r1, [r7, #0]
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	68ba      	ldr	r2, [r7, #8]
 8008d5e:	9202      	str	r2, [sp, #8]
 8008d60:	9301      	str	r3, [sp, #4]
 8008d62:	2300      	movs	r3, #0
 8008d64:	9300      	str	r3, [sp, #0]
 8008d66:	2300      	movs	r3, #0
 8008d68:	460a      	mov	r2, r1
 8008d6a:	4921      	ldr	r1, [pc, #132]	; (8008df0 <vTaskStartScheduler+0xb4>)
 8008d6c:	4821      	ldr	r0, [pc, #132]	; (8008df4 <vTaskStartScheduler+0xb8>)
 8008d6e:	f7ff fe0f 	bl	8008990 <xTaskCreateStatic>
 8008d72:	4603      	mov	r3, r0
 8008d74:	4a20      	ldr	r2, [pc, #128]	; (8008df8 <vTaskStartScheduler+0xbc>)
 8008d76:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8008d78:	4b1f      	ldr	r3, [pc, #124]	; (8008df8 <vTaskStartScheduler+0xbc>)
 8008d7a:	681b      	ldr	r3, [r3, #0]
 8008d7c:	2b00      	cmp	r3, #0
 8008d7e:	d002      	beq.n	8008d86 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8008d80:	2301      	movs	r3, #1
 8008d82:	617b      	str	r3, [r7, #20]
 8008d84:	e001      	b.n	8008d8a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8008d86:	2300      	movs	r3, #0
 8008d88:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8008d8a:	697b      	ldr	r3, [r7, #20]
 8008d8c:	2b01      	cmp	r3, #1
 8008d8e:	d102      	bne.n	8008d96 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8008d90:	f000 fcfc 	bl	800978c <xTimerCreateTimerTask>
 8008d94:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8008d96:	697b      	ldr	r3, [r7, #20]
 8008d98:	2b01      	cmp	r3, #1
 8008d9a:	d116      	bne.n	8008dca <vTaskStartScheduler+0x8e>
	__asm volatile
 8008d9c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008da0:	f383 8811 	msr	BASEPRI, r3
 8008da4:	f3bf 8f6f 	isb	sy
 8008da8:	f3bf 8f4f 	dsb	sy
 8008dac:	613b      	str	r3, [r7, #16]
}
 8008dae:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8008db0:	4b12      	ldr	r3, [pc, #72]	; (8008dfc <vTaskStartScheduler+0xc0>)
 8008db2:	f04f 32ff 	mov.w	r2, #4294967295
 8008db6:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8008db8:	4b11      	ldr	r3, [pc, #68]	; (8008e00 <vTaskStartScheduler+0xc4>)
 8008dba:	2201      	movs	r2, #1
 8008dbc:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8008dbe:	4b11      	ldr	r3, [pc, #68]	; (8008e04 <vTaskStartScheduler+0xc8>)
 8008dc0:	2200      	movs	r2, #0
 8008dc2:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8008dc4:	f7fe ff34 	bl	8007c30 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8008dc8:	e00e      	b.n	8008de8 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8008dca:	697b      	ldr	r3, [r7, #20]
 8008dcc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008dd0:	d10a      	bne.n	8008de8 <vTaskStartScheduler+0xac>
	__asm volatile
 8008dd2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008dd6:	f383 8811 	msr	BASEPRI, r3
 8008dda:	f3bf 8f6f 	isb	sy
 8008dde:	f3bf 8f4f 	dsb	sy
 8008de2:	60fb      	str	r3, [r7, #12]
}
 8008de4:	bf00      	nop
 8008de6:	e7fe      	b.n	8008de6 <vTaskStartScheduler+0xaa>
}
 8008de8:	bf00      	nop
 8008dea:	3718      	adds	r7, #24
 8008dec:	46bd      	mov	sp, r7
 8008dee:	bd80      	pop	{r7, pc}
 8008df0:	08009ee8 	.word	0x08009ee8
 8008df4:	08009421 	.word	0x08009421
 8008df8:	200019a8 	.word	0x200019a8
 8008dfc:	200019a4 	.word	0x200019a4
 8008e00:	20001990 	.word	0x20001990
 8008e04:	20001988 	.word	0x20001988

08008e08 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8008e08:	b480      	push	{r7}
 8008e0a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8008e0c:	4b04      	ldr	r3, [pc, #16]	; (8008e20 <vTaskSuspendAll+0x18>)
 8008e0e:	681b      	ldr	r3, [r3, #0]
 8008e10:	3301      	adds	r3, #1
 8008e12:	4a03      	ldr	r2, [pc, #12]	; (8008e20 <vTaskSuspendAll+0x18>)
 8008e14:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8008e16:	bf00      	nop
 8008e18:	46bd      	mov	sp, r7
 8008e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e1e:	4770      	bx	lr
 8008e20:	200019ac 	.word	0x200019ac

08008e24 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8008e24:	b580      	push	{r7, lr}
 8008e26:	b084      	sub	sp, #16
 8008e28:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8008e2a:	2300      	movs	r3, #0
 8008e2c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8008e2e:	2300      	movs	r3, #0
 8008e30:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8008e32:	4b42      	ldr	r3, [pc, #264]	; (8008f3c <xTaskResumeAll+0x118>)
 8008e34:	681b      	ldr	r3, [r3, #0]
 8008e36:	2b00      	cmp	r3, #0
 8008e38:	d10a      	bne.n	8008e50 <xTaskResumeAll+0x2c>
	__asm volatile
 8008e3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008e3e:	f383 8811 	msr	BASEPRI, r3
 8008e42:	f3bf 8f6f 	isb	sy
 8008e46:	f3bf 8f4f 	dsb	sy
 8008e4a:	603b      	str	r3, [r7, #0]
}
 8008e4c:	bf00      	nop
 8008e4e:	e7fe      	b.n	8008e4e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8008e50:	f7fe ff90 	bl	8007d74 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8008e54:	4b39      	ldr	r3, [pc, #228]	; (8008f3c <xTaskResumeAll+0x118>)
 8008e56:	681b      	ldr	r3, [r3, #0]
 8008e58:	3b01      	subs	r3, #1
 8008e5a:	4a38      	ldr	r2, [pc, #224]	; (8008f3c <xTaskResumeAll+0x118>)
 8008e5c:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008e5e:	4b37      	ldr	r3, [pc, #220]	; (8008f3c <xTaskResumeAll+0x118>)
 8008e60:	681b      	ldr	r3, [r3, #0]
 8008e62:	2b00      	cmp	r3, #0
 8008e64:	d162      	bne.n	8008f2c <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8008e66:	4b36      	ldr	r3, [pc, #216]	; (8008f40 <xTaskResumeAll+0x11c>)
 8008e68:	681b      	ldr	r3, [r3, #0]
 8008e6a:	2b00      	cmp	r3, #0
 8008e6c:	d05e      	beq.n	8008f2c <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008e6e:	e02f      	b.n	8008ed0 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008e70:	4b34      	ldr	r3, [pc, #208]	; (8008f44 <xTaskResumeAll+0x120>)
 8008e72:	68db      	ldr	r3, [r3, #12]
 8008e74:	68db      	ldr	r3, [r3, #12]
 8008e76:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008e78:	68fb      	ldr	r3, [r7, #12]
 8008e7a:	3318      	adds	r3, #24
 8008e7c:	4618      	mov	r0, r3
 8008e7e:	f7fe fe23 	bl	8007ac8 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008e82:	68fb      	ldr	r3, [r7, #12]
 8008e84:	3304      	adds	r3, #4
 8008e86:	4618      	mov	r0, r3
 8008e88:	f7fe fe1e 	bl	8007ac8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8008e8c:	68fb      	ldr	r3, [r7, #12]
 8008e8e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008e90:	4b2d      	ldr	r3, [pc, #180]	; (8008f48 <xTaskResumeAll+0x124>)
 8008e92:	681b      	ldr	r3, [r3, #0]
 8008e94:	429a      	cmp	r2, r3
 8008e96:	d903      	bls.n	8008ea0 <xTaskResumeAll+0x7c>
 8008e98:	68fb      	ldr	r3, [r7, #12]
 8008e9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008e9c:	4a2a      	ldr	r2, [pc, #168]	; (8008f48 <xTaskResumeAll+0x124>)
 8008e9e:	6013      	str	r3, [r2, #0]
 8008ea0:	68fb      	ldr	r3, [r7, #12]
 8008ea2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008ea4:	4613      	mov	r3, r2
 8008ea6:	009b      	lsls	r3, r3, #2
 8008ea8:	4413      	add	r3, r2
 8008eaa:	009b      	lsls	r3, r3, #2
 8008eac:	4a27      	ldr	r2, [pc, #156]	; (8008f4c <xTaskResumeAll+0x128>)
 8008eae:	441a      	add	r2, r3
 8008eb0:	68fb      	ldr	r3, [r7, #12]
 8008eb2:	3304      	adds	r3, #4
 8008eb4:	4619      	mov	r1, r3
 8008eb6:	4610      	mov	r0, r2
 8008eb8:	f7fe fda9 	bl	8007a0e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008ebc:	68fb      	ldr	r3, [r7, #12]
 8008ebe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008ec0:	4b23      	ldr	r3, [pc, #140]	; (8008f50 <xTaskResumeAll+0x12c>)
 8008ec2:	681b      	ldr	r3, [r3, #0]
 8008ec4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008ec6:	429a      	cmp	r2, r3
 8008ec8:	d302      	bcc.n	8008ed0 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8008eca:	4b22      	ldr	r3, [pc, #136]	; (8008f54 <xTaskResumeAll+0x130>)
 8008ecc:	2201      	movs	r2, #1
 8008ece:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008ed0:	4b1c      	ldr	r3, [pc, #112]	; (8008f44 <xTaskResumeAll+0x120>)
 8008ed2:	681b      	ldr	r3, [r3, #0]
 8008ed4:	2b00      	cmp	r3, #0
 8008ed6:	d1cb      	bne.n	8008e70 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8008ed8:	68fb      	ldr	r3, [r7, #12]
 8008eda:	2b00      	cmp	r3, #0
 8008edc:	d001      	beq.n	8008ee2 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8008ede:	f000 fb55 	bl	800958c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8008ee2:	4b1d      	ldr	r3, [pc, #116]	; (8008f58 <xTaskResumeAll+0x134>)
 8008ee4:	681b      	ldr	r3, [r3, #0]
 8008ee6:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8008ee8:	687b      	ldr	r3, [r7, #4]
 8008eea:	2b00      	cmp	r3, #0
 8008eec:	d010      	beq.n	8008f10 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8008eee:	f000 f847 	bl	8008f80 <xTaskIncrementTick>
 8008ef2:	4603      	mov	r3, r0
 8008ef4:	2b00      	cmp	r3, #0
 8008ef6:	d002      	beq.n	8008efe <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8008ef8:	4b16      	ldr	r3, [pc, #88]	; (8008f54 <xTaskResumeAll+0x130>)
 8008efa:	2201      	movs	r2, #1
 8008efc:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	3b01      	subs	r3, #1
 8008f02:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	2b00      	cmp	r3, #0
 8008f08:	d1f1      	bne.n	8008eee <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8008f0a:	4b13      	ldr	r3, [pc, #76]	; (8008f58 <xTaskResumeAll+0x134>)
 8008f0c:	2200      	movs	r2, #0
 8008f0e:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8008f10:	4b10      	ldr	r3, [pc, #64]	; (8008f54 <xTaskResumeAll+0x130>)
 8008f12:	681b      	ldr	r3, [r3, #0]
 8008f14:	2b00      	cmp	r3, #0
 8008f16:	d009      	beq.n	8008f2c <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8008f18:	2301      	movs	r3, #1
 8008f1a:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8008f1c:	4b0f      	ldr	r3, [pc, #60]	; (8008f5c <xTaskResumeAll+0x138>)
 8008f1e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008f22:	601a      	str	r2, [r3, #0]
 8008f24:	f3bf 8f4f 	dsb	sy
 8008f28:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008f2c:	f7fe ff52 	bl	8007dd4 <vPortExitCritical>

	return xAlreadyYielded;
 8008f30:	68bb      	ldr	r3, [r7, #8]
}
 8008f32:	4618      	mov	r0, r3
 8008f34:	3710      	adds	r7, #16
 8008f36:	46bd      	mov	sp, r7
 8008f38:	bd80      	pop	{r7, pc}
 8008f3a:	bf00      	nop
 8008f3c:	200019ac 	.word	0x200019ac
 8008f40:	20001984 	.word	0x20001984
 8008f44:	20001944 	.word	0x20001944
 8008f48:	2000198c 	.word	0x2000198c
 8008f4c:	200014b4 	.word	0x200014b4
 8008f50:	200014b0 	.word	0x200014b0
 8008f54:	20001998 	.word	0x20001998
 8008f58:	20001994 	.word	0x20001994
 8008f5c:	e000ed04 	.word	0xe000ed04

08008f60 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8008f60:	b480      	push	{r7}
 8008f62:	b083      	sub	sp, #12
 8008f64:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8008f66:	4b05      	ldr	r3, [pc, #20]	; (8008f7c <xTaskGetTickCount+0x1c>)
 8008f68:	681b      	ldr	r3, [r3, #0]
 8008f6a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8008f6c:	687b      	ldr	r3, [r7, #4]
}
 8008f6e:	4618      	mov	r0, r3
 8008f70:	370c      	adds	r7, #12
 8008f72:	46bd      	mov	sp, r7
 8008f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f78:	4770      	bx	lr
 8008f7a:	bf00      	nop
 8008f7c:	20001988 	.word	0x20001988

08008f80 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8008f80:	b580      	push	{r7, lr}
 8008f82:	b086      	sub	sp, #24
 8008f84:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8008f86:	2300      	movs	r3, #0
 8008f88:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008f8a:	4b4f      	ldr	r3, [pc, #316]	; (80090c8 <xTaskIncrementTick+0x148>)
 8008f8c:	681b      	ldr	r3, [r3, #0]
 8008f8e:	2b00      	cmp	r3, #0
 8008f90:	f040 808f 	bne.w	80090b2 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8008f94:	4b4d      	ldr	r3, [pc, #308]	; (80090cc <xTaskIncrementTick+0x14c>)
 8008f96:	681b      	ldr	r3, [r3, #0]
 8008f98:	3301      	adds	r3, #1
 8008f9a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8008f9c:	4a4b      	ldr	r2, [pc, #300]	; (80090cc <xTaskIncrementTick+0x14c>)
 8008f9e:	693b      	ldr	r3, [r7, #16]
 8008fa0:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8008fa2:	693b      	ldr	r3, [r7, #16]
 8008fa4:	2b00      	cmp	r3, #0
 8008fa6:	d120      	bne.n	8008fea <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8008fa8:	4b49      	ldr	r3, [pc, #292]	; (80090d0 <xTaskIncrementTick+0x150>)
 8008faa:	681b      	ldr	r3, [r3, #0]
 8008fac:	681b      	ldr	r3, [r3, #0]
 8008fae:	2b00      	cmp	r3, #0
 8008fb0:	d00a      	beq.n	8008fc8 <xTaskIncrementTick+0x48>
	__asm volatile
 8008fb2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008fb6:	f383 8811 	msr	BASEPRI, r3
 8008fba:	f3bf 8f6f 	isb	sy
 8008fbe:	f3bf 8f4f 	dsb	sy
 8008fc2:	603b      	str	r3, [r7, #0]
}
 8008fc4:	bf00      	nop
 8008fc6:	e7fe      	b.n	8008fc6 <xTaskIncrementTick+0x46>
 8008fc8:	4b41      	ldr	r3, [pc, #260]	; (80090d0 <xTaskIncrementTick+0x150>)
 8008fca:	681b      	ldr	r3, [r3, #0]
 8008fcc:	60fb      	str	r3, [r7, #12]
 8008fce:	4b41      	ldr	r3, [pc, #260]	; (80090d4 <xTaskIncrementTick+0x154>)
 8008fd0:	681b      	ldr	r3, [r3, #0]
 8008fd2:	4a3f      	ldr	r2, [pc, #252]	; (80090d0 <xTaskIncrementTick+0x150>)
 8008fd4:	6013      	str	r3, [r2, #0]
 8008fd6:	4a3f      	ldr	r2, [pc, #252]	; (80090d4 <xTaskIncrementTick+0x154>)
 8008fd8:	68fb      	ldr	r3, [r7, #12]
 8008fda:	6013      	str	r3, [r2, #0]
 8008fdc:	4b3e      	ldr	r3, [pc, #248]	; (80090d8 <xTaskIncrementTick+0x158>)
 8008fde:	681b      	ldr	r3, [r3, #0]
 8008fe0:	3301      	adds	r3, #1
 8008fe2:	4a3d      	ldr	r2, [pc, #244]	; (80090d8 <xTaskIncrementTick+0x158>)
 8008fe4:	6013      	str	r3, [r2, #0]
 8008fe6:	f000 fad1 	bl	800958c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8008fea:	4b3c      	ldr	r3, [pc, #240]	; (80090dc <xTaskIncrementTick+0x15c>)
 8008fec:	681b      	ldr	r3, [r3, #0]
 8008fee:	693a      	ldr	r2, [r7, #16]
 8008ff0:	429a      	cmp	r2, r3
 8008ff2:	d349      	bcc.n	8009088 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008ff4:	4b36      	ldr	r3, [pc, #216]	; (80090d0 <xTaskIncrementTick+0x150>)
 8008ff6:	681b      	ldr	r3, [r3, #0]
 8008ff8:	681b      	ldr	r3, [r3, #0]
 8008ffa:	2b00      	cmp	r3, #0
 8008ffc:	d104      	bne.n	8009008 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008ffe:	4b37      	ldr	r3, [pc, #220]	; (80090dc <xTaskIncrementTick+0x15c>)
 8009000:	f04f 32ff 	mov.w	r2, #4294967295
 8009004:	601a      	str	r2, [r3, #0]
					break;
 8009006:	e03f      	b.n	8009088 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009008:	4b31      	ldr	r3, [pc, #196]	; (80090d0 <xTaskIncrementTick+0x150>)
 800900a:	681b      	ldr	r3, [r3, #0]
 800900c:	68db      	ldr	r3, [r3, #12]
 800900e:	68db      	ldr	r3, [r3, #12]
 8009010:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8009012:	68bb      	ldr	r3, [r7, #8]
 8009014:	685b      	ldr	r3, [r3, #4]
 8009016:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8009018:	693a      	ldr	r2, [r7, #16]
 800901a:	687b      	ldr	r3, [r7, #4]
 800901c:	429a      	cmp	r2, r3
 800901e:	d203      	bcs.n	8009028 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8009020:	4a2e      	ldr	r2, [pc, #184]	; (80090dc <xTaskIncrementTick+0x15c>)
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8009026:	e02f      	b.n	8009088 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009028:	68bb      	ldr	r3, [r7, #8]
 800902a:	3304      	adds	r3, #4
 800902c:	4618      	mov	r0, r3
 800902e:	f7fe fd4b 	bl	8007ac8 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8009032:	68bb      	ldr	r3, [r7, #8]
 8009034:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009036:	2b00      	cmp	r3, #0
 8009038:	d004      	beq.n	8009044 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800903a:	68bb      	ldr	r3, [r7, #8]
 800903c:	3318      	adds	r3, #24
 800903e:	4618      	mov	r0, r3
 8009040:	f7fe fd42 	bl	8007ac8 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8009044:	68bb      	ldr	r3, [r7, #8]
 8009046:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009048:	4b25      	ldr	r3, [pc, #148]	; (80090e0 <xTaskIncrementTick+0x160>)
 800904a:	681b      	ldr	r3, [r3, #0]
 800904c:	429a      	cmp	r2, r3
 800904e:	d903      	bls.n	8009058 <xTaskIncrementTick+0xd8>
 8009050:	68bb      	ldr	r3, [r7, #8]
 8009052:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009054:	4a22      	ldr	r2, [pc, #136]	; (80090e0 <xTaskIncrementTick+0x160>)
 8009056:	6013      	str	r3, [r2, #0]
 8009058:	68bb      	ldr	r3, [r7, #8]
 800905a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800905c:	4613      	mov	r3, r2
 800905e:	009b      	lsls	r3, r3, #2
 8009060:	4413      	add	r3, r2
 8009062:	009b      	lsls	r3, r3, #2
 8009064:	4a1f      	ldr	r2, [pc, #124]	; (80090e4 <xTaskIncrementTick+0x164>)
 8009066:	441a      	add	r2, r3
 8009068:	68bb      	ldr	r3, [r7, #8]
 800906a:	3304      	adds	r3, #4
 800906c:	4619      	mov	r1, r3
 800906e:	4610      	mov	r0, r2
 8009070:	f7fe fccd 	bl	8007a0e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009074:	68bb      	ldr	r3, [r7, #8]
 8009076:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009078:	4b1b      	ldr	r3, [pc, #108]	; (80090e8 <xTaskIncrementTick+0x168>)
 800907a:	681b      	ldr	r3, [r3, #0]
 800907c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800907e:	429a      	cmp	r2, r3
 8009080:	d3b8      	bcc.n	8008ff4 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8009082:	2301      	movs	r3, #1
 8009084:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009086:	e7b5      	b.n	8008ff4 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8009088:	4b17      	ldr	r3, [pc, #92]	; (80090e8 <xTaskIncrementTick+0x168>)
 800908a:	681b      	ldr	r3, [r3, #0]
 800908c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800908e:	4915      	ldr	r1, [pc, #84]	; (80090e4 <xTaskIncrementTick+0x164>)
 8009090:	4613      	mov	r3, r2
 8009092:	009b      	lsls	r3, r3, #2
 8009094:	4413      	add	r3, r2
 8009096:	009b      	lsls	r3, r3, #2
 8009098:	440b      	add	r3, r1
 800909a:	681b      	ldr	r3, [r3, #0]
 800909c:	2b01      	cmp	r3, #1
 800909e:	d901      	bls.n	80090a4 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 80090a0:	2301      	movs	r3, #1
 80090a2:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80090a4:	4b11      	ldr	r3, [pc, #68]	; (80090ec <xTaskIncrementTick+0x16c>)
 80090a6:	681b      	ldr	r3, [r3, #0]
 80090a8:	2b00      	cmp	r3, #0
 80090aa:	d007      	beq.n	80090bc <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 80090ac:	2301      	movs	r3, #1
 80090ae:	617b      	str	r3, [r7, #20]
 80090b0:	e004      	b.n	80090bc <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80090b2:	4b0f      	ldr	r3, [pc, #60]	; (80090f0 <xTaskIncrementTick+0x170>)
 80090b4:	681b      	ldr	r3, [r3, #0]
 80090b6:	3301      	adds	r3, #1
 80090b8:	4a0d      	ldr	r2, [pc, #52]	; (80090f0 <xTaskIncrementTick+0x170>)
 80090ba:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80090bc:	697b      	ldr	r3, [r7, #20]
}
 80090be:	4618      	mov	r0, r3
 80090c0:	3718      	adds	r7, #24
 80090c2:	46bd      	mov	sp, r7
 80090c4:	bd80      	pop	{r7, pc}
 80090c6:	bf00      	nop
 80090c8:	200019ac 	.word	0x200019ac
 80090cc:	20001988 	.word	0x20001988
 80090d0:	2000193c 	.word	0x2000193c
 80090d4:	20001940 	.word	0x20001940
 80090d8:	2000199c 	.word	0x2000199c
 80090dc:	200019a4 	.word	0x200019a4
 80090e0:	2000198c 	.word	0x2000198c
 80090e4:	200014b4 	.word	0x200014b4
 80090e8:	200014b0 	.word	0x200014b0
 80090ec:	20001998 	.word	0x20001998
 80090f0:	20001994 	.word	0x20001994

080090f4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80090f4:	b480      	push	{r7}
 80090f6:	b085      	sub	sp, #20
 80090f8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80090fa:	4b28      	ldr	r3, [pc, #160]	; (800919c <vTaskSwitchContext+0xa8>)
 80090fc:	681b      	ldr	r3, [r3, #0]
 80090fe:	2b00      	cmp	r3, #0
 8009100:	d003      	beq.n	800910a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8009102:	4b27      	ldr	r3, [pc, #156]	; (80091a0 <vTaskSwitchContext+0xac>)
 8009104:	2201      	movs	r2, #1
 8009106:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8009108:	e041      	b.n	800918e <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 800910a:	4b25      	ldr	r3, [pc, #148]	; (80091a0 <vTaskSwitchContext+0xac>)
 800910c:	2200      	movs	r2, #0
 800910e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009110:	4b24      	ldr	r3, [pc, #144]	; (80091a4 <vTaskSwitchContext+0xb0>)
 8009112:	681b      	ldr	r3, [r3, #0]
 8009114:	60fb      	str	r3, [r7, #12]
 8009116:	e010      	b.n	800913a <vTaskSwitchContext+0x46>
 8009118:	68fb      	ldr	r3, [r7, #12]
 800911a:	2b00      	cmp	r3, #0
 800911c:	d10a      	bne.n	8009134 <vTaskSwitchContext+0x40>
	__asm volatile
 800911e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009122:	f383 8811 	msr	BASEPRI, r3
 8009126:	f3bf 8f6f 	isb	sy
 800912a:	f3bf 8f4f 	dsb	sy
 800912e:	607b      	str	r3, [r7, #4]
}
 8009130:	bf00      	nop
 8009132:	e7fe      	b.n	8009132 <vTaskSwitchContext+0x3e>
 8009134:	68fb      	ldr	r3, [r7, #12]
 8009136:	3b01      	subs	r3, #1
 8009138:	60fb      	str	r3, [r7, #12]
 800913a:	491b      	ldr	r1, [pc, #108]	; (80091a8 <vTaskSwitchContext+0xb4>)
 800913c:	68fa      	ldr	r2, [r7, #12]
 800913e:	4613      	mov	r3, r2
 8009140:	009b      	lsls	r3, r3, #2
 8009142:	4413      	add	r3, r2
 8009144:	009b      	lsls	r3, r3, #2
 8009146:	440b      	add	r3, r1
 8009148:	681b      	ldr	r3, [r3, #0]
 800914a:	2b00      	cmp	r3, #0
 800914c:	d0e4      	beq.n	8009118 <vTaskSwitchContext+0x24>
 800914e:	68fa      	ldr	r2, [r7, #12]
 8009150:	4613      	mov	r3, r2
 8009152:	009b      	lsls	r3, r3, #2
 8009154:	4413      	add	r3, r2
 8009156:	009b      	lsls	r3, r3, #2
 8009158:	4a13      	ldr	r2, [pc, #76]	; (80091a8 <vTaskSwitchContext+0xb4>)
 800915a:	4413      	add	r3, r2
 800915c:	60bb      	str	r3, [r7, #8]
 800915e:	68bb      	ldr	r3, [r7, #8]
 8009160:	685b      	ldr	r3, [r3, #4]
 8009162:	685a      	ldr	r2, [r3, #4]
 8009164:	68bb      	ldr	r3, [r7, #8]
 8009166:	605a      	str	r2, [r3, #4]
 8009168:	68bb      	ldr	r3, [r7, #8]
 800916a:	685a      	ldr	r2, [r3, #4]
 800916c:	68bb      	ldr	r3, [r7, #8]
 800916e:	3308      	adds	r3, #8
 8009170:	429a      	cmp	r2, r3
 8009172:	d104      	bne.n	800917e <vTaskSwitchContext+0x8a>
 8009174:	68bb      	ldr	r3, [r7, #8]
 8009176:	685b      	ldr	r3, [r3, #4]
 8009178:	685a      	ldr	r2, [r3, #4]
 800917a:	68bb      	ldr	r3, [r7, #8]
 800917c:	605a      	str	r2, [r3, #4]
 800917e:	68bb      	ldr	r3, [r7, #8]
 8009180:	685b      	ldr	r3, [r3, #4]
 8009182:	68db      	ldr	r3, [r3, #12]
 8009184:	4a09      	ldr	r2, [pc, #36]	; (80091ac <vTaskSwitchContext+0xb8>)
 8009186:	6013      	str	r3, [r2, #0]
 8009188:	4a06      	ldr	r2, [pc, #24]	; (80091a4 <vTaskSwitchContext+0xb0>)
 800918a:	68fb      	ldr	r3, [r7, #12]
 800918c:	6013      	str	r3, [r2, #0]
}
 800918e:	bf00      	nop
 8009190:	3714      	adds	r7, #20
 8009192:	46bd      	mov	sp, r7
 8009194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009198:	4770      	bx	lr
 800919a:	bf00      	nop
 800919c:	200019ac 	.word	0x200019ac
 80091a0:	20001998 	.word	0x20001998
 80091a4:	2000198c 	.word	0x2000198c
 80091a8:	200014b4 	.word	0x200014b4
 80091ac:	200014b0 	.word	0x200014b0

080091b0 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80091b0:	b580      	push	{r7, lr}
 80091b2:	b084      	sub	sp, #16
 80091b4:	af00      	add	r7, sp, #0
 80091b6:	6078      	str	r0, [r7, #4]
 80091b8:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80091ba:	687b      	ldr	r3, [r7, #4]
 80091bc:	2b00      	cmp	r3, #0
 80091be:	d10a      	bne.n	80091d6 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 80091c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80091c4:	f383 8811 	msr	BASEPRI, r3
 80091c8:	f3bf 8f6f 	isb	sy
 80091cc:	f3bf 8f4f 	dsb	sy
 80091d0:	60fb      	str	r3, [r7, #12]
}
 80091d2:	bf00      	nop
 80091d4:	e7fe      	b.n	80091d4 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80091d6:	4b07      	ldr	r3, [pc, #28]	; (80091f4 <vTaskPlaceOnEventList+0x44>)
 80091d8:	681b      	ldr	r3, [r3, #0]
 80091da:	3318      	adds	r3, #24
 80091dc:	4619      	mov	r1, r3
 80091de:	6878      	ldr	r0, [r7, #4]
 80091e0:	f7fe fc39 	bl	8007a56 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80091e4:	2101      	movs	r1, #1
 80091e6:	6838      	ldr	r0, [r7, #0]
 80091e8:	f000 fa7c 	bl	80096e4 <prvAddCurrentTaskToDelayedList>
}
 80091ec:	bf00      	nop
 80091ee:	3710      	adds	r7, #16
 80091f0:	46bd      	mov	sp, r7
 80091f2:	bd80      	pop	{r7, pc}
 80091f4:	200014b0 	.word	0x200014b0

080091f8 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80091f8:	b580      	push	{r7, lr}
 80091fa:	b086      	sub	sp, #24
 80091fc:	af00      	add	r7, sp, #0
 80091fe:	60f8      	str	r0, [r7, #12]
 8009200:	60b9      	str	r1, [r7, #8]
 8009202:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8009204:	68fb      	ldr	r3, [r7, #12]
 8009206:	2b00      	cmp	r3, #0
 8009208:	d10a      	bne.n	8009220 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800920a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800920e:	f383 8811 	msr	BASEPRI, r3
 8009212:	f3bf 8f6f 	isb	sy
 8009216:	f3bf 8f4f 	dsb	sy
 800921a:	617b      	str	r3, [r7, #20]
}
 800921c:	bf00      	nop
 800921e:	e7fe      	b.n	800921e <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8009220:	4b0a      	ldr	r3, [pc, #40]	; (800924c <vTaskPlaceOnEventListRestricted+0x54>)
 8009222:	681b      	ldr	r3, [r3, #0]
 8009224:	3318      	adds	r3, #24
 8009226:	4619      	mov	r1, r3
 8009228:	68f8      	ldr	r0, [r7, #12]
 800922a:	f7fe fbf0 	bl	8007a0e <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800922e:	687b      	ldr	r3, [r7, #4]
 8009230:	2b00      	cmp	r3, #0
 8009232:	d002      	beq.n	800923a <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8009234:	f04f 33ff 	mov.w	r3, #4294967295
 8009238:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800923a:	6879      	ldr	r1, [r7, #4]
 800923c:	68b8      	ldr	r0, [r7, #8]
 800923e:	f000 fa51 	bl	80096e4 <prvAddCurrentTaskToDelayedList>
	}
 8009242:	bf00      	nop
 8009244:	3718      	adds	r7, #24
 8009246:	46bd      	mov	sp, r7
 8009248:	bd80      	pop	{r7, pc}
 800924a:	bf00      	nop
 800924c:	200014b0 	.word	0x200014b0

08009250 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8009250:	b580      	push	{r7, lr}
 8009252:	b086      	sub	sp, #24
 8009254:	af00      	add	r7, sp, #0
 8009256:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009258:	687b      	ldr	r3, [r7, #4]
 800925a:	68db      	ldr	r3, [r3, #12]
 800925c:	68db      	ldr	r3, [r3, #12]
 800925e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8009260:	693b      	ldr	r3, [r7, #16]
 8009262:	2b00      	cmp	r3, #0
 8009264:	d10a      	bne.n	800927c <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8009266:	f04f 0350 	mov.w	r3, #80	; 0x50
 800926a:	f383 8811 	msr	BASEPRI, r3
 800926e:	f3bf 8f6f 	isb	sy
 8009272:	f3bf 8f4f 	dsb	sy
 8009276:	60fb      	str	r3, [r7, #12]
}
 8009278:	bf00      	nop
 800927a:	e7fe      	b.n	800927a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800927c:	693b      	ldr	r3, [r7, #16]
 800927e:	3318      	adds	r3, #24
 8009280:	4618      	mov	r0, r3
 8009282:	f7fe fc21 	bl	8007ac8 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009286:	4b1e      	ldr	r3, [pc, #120]	; (8009300 <xTaskRemoveFromEventList+0xb0>)
 8009288:	681b      	ldr	r3, [r3, #0]
 800928a:	2b00      	cmp	r3, #0
 800928c:	d11d      	bne.n	80092ca <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800928e:	693b      	ldr	r3, [r7, #16]
 8009290:	3304      	adds	r3, #4
 8009292:	4618      	mov	r0, r3
 8009294:	f7fe fc18 	bl	8007ac8 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8009298:	693b      	ldr	r3, [r7, #16]
 800929a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800929c:	4b19      	ldr	r3, [pc, #100]	; (8009304 <xTaskRemoveFromEventList+0xb4>)
 800929e:	681b      	ldr	r3, [r3, #0]
 80092a0:	429a      	cmp	r2, r3
 80092a2:	d903      	bls.n	80092ac <xTaskRemoveFromEventList+0x5c>
 80092a4:	693b      	ldr	r3, [r7, #16]
 80092a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80092a8:	4a16      	ldr	r2, [pc, #88]	; (8009304 <xTaskRemoveFromEventList+0xb4>)
 80092aa:	6013      	str	r3, [r2, #0]
 80092ac:	693b      	ldr	r3, [r7, #16]
 80092ae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80092b0:	4613      	mov	r3, r2
 80092b2:	009b      	lsls	r3, r3, #2
 80092b4:	4413      	add	r3, r2
 80092b6:	009b      	lsls	r3, r3, #2
 80092b8:	4a13      	ldr	r2, [pc, #76]	; (8009308 <xTaskRemoveFromEventList+0xb8>)
 80092ba:	441a      	add	r2, r3
 80092bc:	693b      	ldr	r3, [r7, #16]
 80092be:	3304      	adds	r3, #4
 80092c0:	4619      	mov	r1, r3
 80092c2:	4610      	mov	r0, r2
 80092c4:	f7fe fba3 	bl	8007a0e <vListInsertEnd>
 80092c8:	e005      	b.n	80092d6 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80092ca:	693b      	ldr	r3, [r7, #16]
 80092cc:	3318      	adds	r3, #24
 80092ce:	4619      	mov	r1, r3
 80092d0:	480e      	ldr	r0, [pc, #56]	; (800930c <xTaskRemoveFromEventList+0xbc>)
 80092d2:	f7fe fb9c 	bl	8007a0e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80092d6:	693b      	ldr	r3, [r7, #16]
 80092d8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80092da:	4b0d      	ldr	r3, [pc, #52]	; (8009310 <xTaskRemoveFromEventList+0xc0>)
 80092dc:	681b      	ldr	r3, [r3, #0]
 80092de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80092e0:	429a      	cmp	r2, r3
 80092e2:	d905      	bls.n	80092f0 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80092e4:	2301      	movs	r3, #1
 80092e6:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80092e8:	4b0a      	ldr	r3, [pc, #40]	; (8009314 <xTaskRemoveFromEventList+0xc4>)
 80092ea:	2201      	movs	r2, #1
 80092ec:	601a      	str	r2, [r3, #0]
 80092ee:	e001      	b.n	80092f4 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 80092f0:	2300      	movs	r3, #0
 80092f2:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80092f4:	697b      	ldr	r3, [r7, #20]
}
 80092f6:	4618      	mov	r0, r3
 80092f8:	3718      	adds	r7, #24
 80092fa:	46bd      	mov	sp, r7
 80092fc:	bd80      	pop	{r7, pc}
 80092fe:	bf00      	nop
 8009300:	200019ac 	.word	0x200019ac
 8009304:	2000198c 	.word	0x2000198c
 8009308:	200014b4 	.word	0x200014b4
 800930c:	20001944 	.word	0x20001944
 8009310:	200014b0 	.word	0x200014b0
 8009314:	20001998 	.word	0x20001998

08009318 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8009318:	b480      	push	{r7}
 800931a:	b083      	sub	sp, #12
 800931c:	af00      	add	r7, sp, #0
 800931e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8009320:	4b06      	ldr	r3, [pc, #24]	; (800933c <vTaskInternalSetTimeOutState+0x24>)
 8009322:	681a      	ldr	r2, [r3, #0]
 8009324:	687b      	ldr	r3, [r7, #4]
 8009326:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8009328:	4b05      	ldr	r3, [pc, #20]	; (8009340 <vTaskInternalSetTimeOutState+0x28>)
 800932a:	681a      	ldr	r2, [r3, #0]
 800932c:	687b      	ldr	r3, [r7, #4]
 800932e:	605a      	str	r2, [r3, #4]
}
 8009330:	bf00      	nop
 8009332:	370c      	adds	r7, #12
 8009334:	46bd      	mov	sp, r7
 8009336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800933a:	4770      	bx	lr
 800933c:	2000199c 	.word	0x2000199c
 8009340:	20001988 	.word	0x20001988

08009344 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8009344:	b580      	push	{r7, lr}
 8009346:	b088      	sub	sp, #32
 8009348:	af00      	add	r7, sp, #0
 800934a:	6078      	str	r0, [r7, #4]
 800934c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800934e:	687b      	ldr	r3, [r7, #4]
 8009350:	2b00      	cmp	r3, #0
 8009352:	d10a      	bne.n	800936a <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8009354:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009358:	f383 8811 	msr	BASEPRI, r3
 800935c:	f3bf 8f6f 	isb	sy
 8009360:	f3bf 8f4f 	dsb	sy
 8009364:	613b      	str	r3, [r7, #16]
}
 8009366:	bf00      	nop
 8009368:	e7fe      	b.n	8009368 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800936a:	683b      	ldr	r3, [r7, #0]
 800936c:	2b00      	cmp	r3, #0
 800936e:	d10a      	bne.n	8009386 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8009370:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009374:	f383 8811 	msr	BASEPRI, r3
 8009378:	f3bf 8f6f 	isb	sy
 800937c:	f3bf 8f4f 	dsb	sy
 8009380:	60fb      	str	r3, [r7, #12]
}
 8009382:	bf00      	nop
 8009384:	e7fe      	b.n	8009384 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8009386:	f7fe fcf5 	bl	8007d74 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800938a:	4b1d      	ldr	r3, [pc, #116]	; (8009400 <xTaskCheckForTimeOut+0xbc>)
 800938c:	681b      	ldr	r3, [r3, #0]
 800938e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8009390:	687b      	ldr	r3, [r7, #4]
 8009392:	685b      	ldr	r3, [r3, #4]
 8009394:	69ba      	ldr	r2, [r7, #24]
 8009396:	1ad3      	subs	r3, r2, r3
 8009398:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800939a:	683b      	ldr	r3, [r7, #0]
 800939c:	681b      	ldr	r3, [r3, #0]
 800939e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80093a2:	d102      	bne.n	80093aa <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80093a4:	2300      	movs	r3, #0
 80093a6:	61fb      	str	r3, [r7, #28]
 80093a8:	e023      	b.n	80093f2 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80093aa:	687b      	ldr	r3, [r7, #4]
 80093ac:	681a      	ldr	r2, [r3, #0]
 80093ae:	4b15      	ldr	r3, [pc, #84]	; (8009404 <xTaskCheckForTimeOut+0xc0>)
 80093b0:	681b      	ldr	r3, [r3, #0]
 80093b2:	429a      	cmp	r2, r3
 80093b4:	d007      	beq.n	80093c6 <xTaskCheckForTimeOut+0x82>
 80093b6:	687b      	ldr	r3, [r7, #4]
 80093b8:	685b      	ldr	r3, [r3, #4]
 80093ba:	69ba      	ldr	r2, [r7, #24]
 80093bc:	429a      	cmp	r2, r3
 80093be:	d302      	bcc.n	80093c6 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80093c0:	2301      	movs	r3, #1
 80093c2:	61fb      	str	r3, [r7, #28]
 80093c4:	e015      	b.n	80093f2 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80093c6:	683b      	ldr	r3, [r7, #0]
 80093c8:	681b      	ldr	r3, [r3, #0]
 80093ca:	697a      	ldr	r2, [r7, #20]
 80093cc:	429a      	cmp	r2, r3
 80093ce:	d20b      	bcs.n	80093e8 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80093d0:	683b      	ldr	r3, [r7, #0]
 80093d2:	681a      	ldr	r2, [r3, #0]
 80093d4:	697b      	ldr	r3, [r7, #20]
 80093d6:	1ad2      	subs	r2, r2, r3
 80093d8:	683b      	ldr	r3, [r7, #0]
 80093da:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80093dc:	6878      	ldr	r0, [r7, #4]
 80093de:	f7ff ff9b 	bl	8009318 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80093e2:	2300      	movs	r3, #0
 80093e4:	61fb      	str	r3, [r7, #28]
 80093e6:	e004      	b.n	80093f2 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 80093e8:	683b      	ldr	r3, [r7, #0]
 80093ea:	2200      	movs	r2, #0
 80093ec:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80093ee:	2301      	movs	r3, #1
 80093f0:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80093f2:	f7fe fcef 	bl	8007dd4 <vPortExitCritical>

	return xReturn;
 80093f6:	69fb      	ldr	r3, [r7, #28]
}
 80093f8:	4618      	mov	r0, r3
 80093fa:	3720      	adds	r7, #32
 80093fc:	46bd      	mov	sp, r7
 80093fe:	bd80      	pop	{r7, pc}
 8009400:	20001988 	.word	0x20001988
 8009404:	2000199c 	.word	0x2000199c

08009408 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8009408:	b480      	push	{r7}
 800940a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800940c:	4b03      	ldr	r3, [pc, #12]	; (800941c <vTaskMissedYield+0x14>)
 800940e:	2201      	movs	r2, #1
 8009410:	601a      	str	r2, [r3, #0]
}
 8009412:	bf00      	nop
 8009414:	46bd      	mov	sp, r7
 8009416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800941a:	4770      	bx	lr
 800941c:	20001998 	.word	0x20001998

08009420 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8009420:	b580      	push	{r7, lr}
 8009422:	b082      	sub	sp, #8
 8009424:	af00      	add	r7, sp, #0
 8009426:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8009428:	f000 f852 	bl	80094d0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800942c:	4b06      	ldr	r3, [pc, #24]	; (8009448 <prvIdleTask+0x28>)
 800942e:	681b      	ldr	r3, [r3, #0]
 8009430:	2b01      	cmp	r3, #1
 8009432:	d9f9      	bls.n	8009428 <prvIdleTask+0x8>
			{
				taskYIELD();
 8009434:	4b05      	ldr	r3, [pc, #20]	; (800944c <prvIdleTask+0x2c>)
 8009436:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800943a:	601a      	str	r2, [r3, #0]
 800943c:	f3bf 8f4f 	dsb	sy
 8009440:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8009444:	e7f0      	b.n	8009428 <prvIdleTask+0x8>
 8009446:	bf00      	nop
 8009448:	200014b4 	.word	0x200014b4
 800944c:	e000ed04 	.word	0xe000ed04

08009450 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8009450:	b580      	push	{r7, lr}
 8009452:	b082      	sub	sp, #8
 8009454:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009456:	2300      	movs	r3, #0
 8009458:	607b      	str	r3, [r7, #4]
 800945a:	e00c      	b.n	8009476 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800945c:	687a      	ldr	r2, [r7, #4]
 800945e:	4613      	mov	r3, r2
 8009460:	009b      	lsls	r3, r3, #2
 8009462:	4413      	add	r3, r2
 8009464:	009b      	lsls	r3, r3, #2
 8009466:	4a12      	ldr	r2, [pc, #72]	; (80094b0 <prvInitialiseTaskLists+0x60>)
 8009468:	4413      	add	r3, r2
 800946a:	4618      	mov	r0, r3
 800946c:	f7fe faa2 	bl	80079b4 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009470:	687b      	ldr	r3, [r7, #4]
 8009472:	3301      	adds	r3, #1
 8009474:	607b      	str	r3, [r7, #4]
 8009476:	687b      	ldr	r3, [r7, #4]
 8009478:	2b37      	cmp	r3, #55	; 0x37
 800947a:	d9ef      	bls.n	800945c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800947c:	480d      	ldr	r0, [pc, #52]	; (80094b4 <prvInitialiseTaskLists+0x64>)
 800947e:	f7fe fa99 	bl	80079b4 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8009482:	480d      	ldr	r0, [pc, #52]	; (80094b8 <prvInitialiseTaskLists+0x68>)
 8009484:	f7fe fa96 	bl	80079b4 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8009488:	480c      	ldr	r0, [pc, #48]	; (80094bc <prvInitialiseTaskLists+0x6c>)
 800948a:	f7fe fa93 	bl	80079b4 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800948e:	480c      	ldr	r0, [pc, #48]	; (80094c0 <prvInitialiseTaskLists+0x70>)
 8009490:	f7fe fa90 	bl	80079b4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8009494:	480b      	ldr	r0, [pc, #44]	; (80094c4 <prvInitialiseTaskLists+0x74>)
 8009496:	f7fe fa8d 	bl	80079b4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800949a:	4b0b      	ldr	r3, [pc, #44]	; (80094c8 <prvInitialiseTaskLists+0x78>)
 800949c:	4a05      	ldr	r2, [pc, #20]	; (80094b4 <prvInitialiseTaskLists+0x64>)
 800949e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80094a0:	4b0a      	ldr	r3, [pc, #40]	; (80094cc <prvInitialiseTaskLists+0x7c>)
 80094a2:	4a05      	ldr	r2, [pc, #20]	; (80094b8 <prvInitialiseTaskLists+0x68>)
 80094a4:	601a      	str	r2, [r3, #0]
}
 80094a6:	bf00      	nop
 80094a8:	3708      	adds	r7, #8
 80094aa:	46bd      	mov	sp, r7
 80094ac:	bd80      	pop	{r7, pc}
 80094ae:	bf00      	nop
 80094b0:	200014b4 	.word	0x200014b4
 80094b4:	20001914 	.word	0x20001914
 80094b8:	20001928 	.word	0x20001928
 80094bc:	20001944 	.word	0x20001944
 80094c0:	20001958 	.word	0x20001958
 80094c4:	20001970 	.word	0x20001970
 80094c8:	2000193c 	.word	0x2000193c
 80094cc:	20001940 	.word	0x20001940

080094d0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80094d0:	b580      	push	{r7, lr}
 80094d2:	b082      	sub	sp, #8
 80094d4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80094d6:	e019      	b.n	800950c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80094d8:	f7fe fc4c 	bl	8007d74 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80094dc:	4b10      	ldr	r3, [pc, #64]	; (8009520 <prvCheckTasksWaitingTermination+0x50>)
 80094de:	68db      	ldr	r3, [r3, #12]
 80094e0:	68db      	ldr	r3, [r3, #12]
 80094e2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80094e4:	687b      	ldr	r3, [r7, #4]
 80094e6:	3304      	adds	r3, #4
 80094e8:	4618      	mov	r0, r3
 80094ea:	f7fe faed 	bl	8007ac8 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80094ee:	4b0d      	ldr	r3, [pc, #52]	; (8009524 <prvCheckTasksWaitingTermination+0x54>)
 80094f0:	681b      	ldr	r3, [r3, #0]
 80094f2:	3b01      	subs	r3, #1
 80094f4:	4a0b      	ldr	r2, [pc, #44]	; (8009524 <prvCheckTasksWaitingTermination+0x54>)
 80094f6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80094f8:	4b0b      	ldr	r3, [pc, #44]	; (8009528 <prvCheckTasksWaitingTermination+0x58>)
 80094fa:	681b      	ldr	r3, [r3, #0]
 80094fc:	3b01      	subs	r3, #1
 80094fe:	4a0a      	ldr	r2, [pc, #40]	; (8009528 <prvCheckTasksWaitingTermination+0x58>)
 8009500:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8009502:	f7fe fc67 	bl	8007dd4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8009506:	6878      	ldr	r0, [r7, #4]
 8009508:	f000 f810 	bl	800952c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800950c:	4b06      	ldr	r3, [pc, #24]	; (8009528 <prvCheckTasksWaitingTermination+0x58>)
 800950e:	681b      	ldr	r3, [r3, #0]
 8009510:	2b00      	cmp	r3, #0
 8009512:	d1e1      	bne.n	80094d8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */

}
 8009514:	bf00      	nop
 8009516:	bf00      	nop
 8009518:	3708      	adds	r7, #8
 800951a:	46bd      	mov	sp, r7
 800951c:	bd80      	pop	{r7, pc}
 800951e:	bf00      	nop
 8009520:	20001958 	.word	0x20001958
 8009524:	20001984 	.word	0x20001984
 8009528:	2000196c 	.word	0x2000196c

0800952c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800952c:	b580      	push	{r7, lr}
 800952e:	b084      	sub	sp, #16
 8009530:	af00      	add	r7, sp, #0
 8009532:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8009534:	687b      	ldr	r3, [r7, #4]
 8009536:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800953a:	2b00      	cmp	r3, #0
 800953c:	d108      	bne.n	8009550 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800953e:	687b      	ldr	r3, [r7, #4]
 8009540:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009542:	4618      	mov	r0, r3
 8009544:	f7fe f918 	bl	8007778 <vPortFree>
				vPortFree( pxTCB );
 8009548:	6878      	ldr	r0, [r7, #4]
 800954a:	f7fe f915 	bl	8007778 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800954e:	e018      	b.n	8009582 <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8009550:	687b      	ldr	r3, [r7, #4]
 8009552:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8009556:	2b01      	cmp	r3, #1
 8009558:	d103      	bne.n	8009562 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800955a:	6878      	ldr	r0, [r7, #4]
 800955c:	f7fe f90c 	bl	8007778 <vPortFree>
	}
 8009560:	e00f      	b.n	8009582 <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8009562:	687b      	ldr	r3, [r7, #4]
 8009564:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8009568:	2b02      	cmp	r3, #2
 800956a:	d00a      	beq.n	8009582 <prvDeleteTCB+0x56>
	__asm volatile
 800956c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009570:	f383 8811 	msr	BASEPRI, r3
 8009574:	f3bf 8f6f 	isb	sy
 8009578:	f3bf 8f4f 	dsb	sy
 800957c:	60fb      	str	r3, [r7, #12]
}
 800957e:	bf00      	nop
 8009580:	e7fe      	b.n	8009580 <prvDeleteTCB+0x54>
	}
 8009582:	bf00      	nop
 8009584:	3710      	adds	r7, #16
 8009586:	46bd      	mov	sp, r7
 8009588:	bd80      	pop	{r7, pc}
	...

0800958c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800958c:	b480      	push	{r7}
 800958e:	b083      	sub	sp, #12
 8009590:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009592:	4b0c      	ldr	r3, [pc, #48]	; (80095c4 <prvResetNextTaskUnblockTime+0x38>)
 8009594:	681b      	ldr	r3, [r3, #0]
 8009596:	681b      	ldr	r3, [r3, #0]
 8009598:	2b00      	cmp	r3, #0
 800959a:	d104      	bne.n	80095a6 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800959c:	4b0a      	ldr	r3, [pc, #40]	; (80095c8 <prvResetNextTaskUnblockTime+0x3c>)
 800959e:	f04f 32ff 	mov.w	r2, #4294967295
 80095a2:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80095a4:	e008      	b.n	80095b8 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80095a6:	4b07      	ldr	r3, [pc, #28]	; (80095c4 <prvResetNextTaskUnblockTime+0x38>)
 80095a8:	681b      	ldr	r3, [r3, #0]
 80095aa:	68db      	ldr	r3, [r3, #12]
 80095ac:	68db      	ldr	r3, [r3, #12]
 80095ae:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80095b0:	687b      	ldr	r3, [r7, #4]
 80095b2:	685b      	ldr	r3, [r3, #4]
 80095b4:	4a04      	ldr	r2, [pc, #16]	; (80095c8 <prvResetNextTaskUnblockTime+0x3c>)
 80095b6:	6013      	str	r3, [r2, #0]
}
 80095b8:	bf00      	nop
 80095ba:	370c      	adds	r7, #12
 80095bc:	46bd      	mov	sp, r7
 80095be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095c2:	4770      	bx	lr
 80095c4:	2000193c 	.word	0x2000193c
 80095c8:	200019a4 	.word	0x200019a4

080095cc <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80095cc:	b480      	push	{r7}
 80095ce:	b083      	sub	sp, #12
 80095d0:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80095d2:	4b0b      	ldr	r3, [pc, #44]	; (8009600 <xTaskGetSchedulerState+0x34>)
 80095d4:	681b      	ldr	r3, [r3, #0]
 80095d6:	2b00      	cmp	r3, #0
 80095d8:	d102      	bne.n	80095e0 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80095da:	2301      	movs	r3, #1
 80095dc:	607b      	str	r3, [r7, #4]
 80095de:	e008      	b.n	80095f2 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80095e0:	4b08      	ldr	r3, [pc, #32]	; (8009604 <xTaskGetSchedulerState+0x38>)
 80095e2:	681b      	ldr	r3, [r3, #0]
 80095e4:	2b00      	cmp	r3, #0
 80095e6:	d102      	bne.n	80095ee <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80095e8:	2302      	movs	r3, #2
 80095ea:	607b      	str	r3, [r7, #4]
 80095ec:	e001      	b.n	80095f2 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80095ee:	2300      	movs	r3, #0
 80095f0:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80095f2:	687b      	ldr	r3, [r7, #4]
	}
 80095f4:	4618      	mov	r0, r3
 80095f6:	370c      	adds	r7, #12
 80095f8:	46bd      	mov	sp, r7
 80095fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095fe:	4770      	bx	lr
 8009600:	20001990 	.word	0x20001990
 8009604:	200019ac 	.word	0x200019ac

08009608 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8009608:	b580      	push	{r7, lr}
 800960a:	b086      	sub	sp, #24
 800960c:	af00      	add	r7, sp, #0
 800960e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8009610:	687b      	ldr	r3, [r7, #4]
 8009612:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8009614:	2300      	movs	r3, #0
 8009616:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8009618:	687b      	ldr	r3, [r7, #4]
 800961a:	2b00      	cmp	r3, #0
 800961c:	d056      	beq.n	80096cc <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800961e:	4b2e      	ldr	r3, [pc, #184]	; (80096d8 <xTaskPriorityDisinherit+0xd0>)
 8009620:	681b      	ldr	r3, [r3, #0]
 8009622:	693a      	ldr	r2, [r7, #16]
 8009624:	429a      	cmp	r2, r3
 8009626:	d00a      	beq.n	800963e <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8009628:	f04f 0350 	mov.w	r3, #80	; 0x50
 800962c:	f383 8811 	msr	BASEPRI, r3
 8009630:	f3bf 8f6f 	isb	sy
 8009634:	f3bf 8f4f 	dsb	sy
 8009638:	60fb      	str	r3, [r7, #12]
}
 800963a:	bf00      	nop
 800963c:	e7fe      	b.n	800963c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800963e:	693b      	ldr	r3, [r7, #16]
 8009640:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009642:	2b00      	cmp	r3, #0
 8009644:	d10a      	bne.n	800965c <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8009646:	f04f 0350 	mov.w	r3, #80	; 0x50
 800964a:	f383 8811 	msr	BASEPRI, r3
 800964e:	f3bf 8f6f 	isb	sy
 8009652:	f3bf 8f4f 	dsb	sy
 8009656:	60bb      	str	r3, [r7, #8]
}
 8009658:	bf00      	nop
 800965a:	e7fe      	b.n	800965a <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800965c:	693b      	ldr	r3, [r7, #16]
 800965e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009660:	1e5a      	subs	r2, r3, #1
 8009662:	693b      	ldr	r3, [r7, #16]
 8009664:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8009666:	693b      	ldr	r3, [r7, #16]
 8009668:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800966a:	693b      	ldr	r3, [r7, #16]
 800966c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800966e:	429a      	cmp	r2, r3
 8009670:	d02c      	beq.n	80096cc <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8009672:	693b      	ldr	r3, [r7, #16]
 8009674:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009676:	2b00      	cmp	r3, #0
 8009678:	d128      	bne.n	80096cc <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800967a:	693b      	ldr	r3, [r7, #16]
 800967c:	3304      	adds	r3, #4
 800967e:	4618      	mov	r0, r3
 8009680:	f7fe fa22 	bl	8007ac8 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8009684:	693b      	ldr	r3, [r7, #16]
 8009686:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8009688:	693b      	ldr	r3, [r7, #16]
 800968a:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800968c:	693b      	ldr	r3, [r7, #16]
 800968e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009690:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8009694:	693b      	ldr	r3, [r7, #16]
 8009696:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8009698:	693b      	ldr	r3, [r7, #16]
 800969a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800969c:	4b0f      	ldr	r3, [pc, #60]	; (80096dc <xTaskPriorityDisinherit+0xd4>)
 800969e:	681b      	ldr	r3, [r3, #0]
 80096a0:	429a      	cmp	r2, r3
 80096a2:	d903      	bls.n	80096ac <xTaskPriorityDisinherit+0xa4>
 80096a4:	693b      	ldr	r3, [r7, #16]
 80096a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80096a8:	4a0c      	ldr	r2, [pc, #48]	; (80096dc <xTaskPriorityDisinherit+0xd4>)
 80096aa:	6013      	str	r3, [r2, #0]
 80096ac:	693b      	ldr	r3, [r7, #16]
 80096ae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80096b0:	4613      	mov	r3, r2
 80096b2:	009b      	lsls	r3, r3, #2
 80096b4:	4413      	add	r3, r2
 80096b6:	009b      	lsls	r3, r3, #2
 80096b8:	4a09      	ldr	r2, [pc, #36]	; (80096e0 <xTaskPriorityDisinherit+0xd8>)
 80096ba:	441a      	add	r2, r3
 80096bc:	693b      	ldr	r3, [r7, #16]
 80096be:	3304      	adds	r3, #4
 80096c0:	4619      	mov	r1, r3
 80096c2:	4610      	mov	r0, r2
 80096c4:	f7fe f9a3 	bl	8007a0e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80096c8:	2301      	movs	r3, #1
 80096ca:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80096cc:	697b      	ldr	r3, [r7, #20]
	}
 80096ce:	4618      	mov	r0, r3
 80096d0:	3718      	adds	r7, #24
 80096d2:	46bd      	mov	sp, r7
 80096d4:	bd80      	pop	{r7, pc}
 80096d6:	bf00      	nop
 80096d8:	200014b0 	.word	0x200014b0
 80096dc:	2000198c 	.word	0x2000198c
 80096e0:	200014b4 	.word	0x200014b4

080096e4 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80096e4:	b580      	push	{r7, lr}
 80096e6:	b084      	sub	sp, #16
 80096e8:	af00      	add	r7, sp, #0
 80096ea:	6078      	str	r0, [r7, #4]
 80096ec:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80096ee:	4b21      	ldr	r3, [pc, #132]	; (8009774 <prvAddCurrentTaskToDelayedList+0x90>)
 80096f0:	681b      	ldr	r3, [r3, #0]
 80096f2:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80096f4:	4b20      	ldr	r3, [pc, #128]	; (8009778 <prvAddCurrentTaskToDelayedList+0x94>)
 80096f6:	681b      	ldr	r3, [r3, #0]
 80096f8:	3304      	adds	r3, #4
 80096fa:	4618      	mov	r0, r3
 80096fc:	f7fe f9e4 	bl	8007ac8 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8009700:	687b      	ldr	r3, [r7, #4]
 8009702:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009706:	d10a      	bne.n	800971e <prvAddCurrentTaskToDelayedList+0x3a>
 8009708:	683b      	ldr	r3, [r7, #0]
 800970a:	2b00      	cmp	r3, #0
 800970c:	d007      	beq.n	800971e <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800970e:	4b1a      	ldr	r3, [pc, #104]	; (8009778 <prvAddCurrentTaskToDelayedList+0x94>)
 8009710:	681b      	ldr	r3, [r3, #0]
 8009712:	3304      	adds	r3, #4
 8009714:	4619      	mov	r1, r3
 8009716:	4819      	ldr	r0, [pc, #100]	; (800977c <prvAddCurrentTaskToDelayedList+0x98>)
 8009718:	f7fe f979 	bl	8007a0e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800971c:	e026      	b.n	800976c <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800971e:	68fa      	ldr	r2, [r7, #12]
 8009720:	687b      	ldr	r3, [r7, #4]
 8009722:	4413      	add	r3, r2
 8009724:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8009726:	4b14      	ldr	r3, [pc, #80]	; (8009778 <prvAddCurrentTaskToDelayedList+0x94>)
 8009728:	681b      	ldr	r3, [r3, #0]
 800972a:	68ba      	ldr	r2, [r7, #8]
 800972c:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800972e:	68ba      	ldr	r2, [r7, #8]
 8009730:	68fb      	ldr	r3, [r7, #12]
 8009732:	429a      	cmp	r2, r3
 8009734:	d209      	bcs.n	800974a <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009736:	4b12      	ldr	r3, [pc, #72]	; (8009780 <prvAddCurrentTaskToDelayedList+0x9c>)
 8009738:	681a      	ldr	r2, [r3, #0]
 800973a:	4b0f      	ldr	r3, [pc, #60]	; (8009778 <prvAddCurrentTaskToDelayedList+0x94>)
 800973c:	681b      	ldr	r3, [r3, #0]
 800973e:	3304      	adds	r3, #4
 8009740:	4619      	mov	r1, r3
 8009742:	4610      	mov	r0, r2
 8009744:	f7fe f987 	bl	8007a56 <vListInsert>
}
 8009748:	e010      	b.n	800976c <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800974a:	4b0e      	ldr	r3, [pc, #56]	; (8009784 <prvAddCurrentTaskToDelayedList+0xa0>)
 800974c:	681a      	ldr	r2, [r3, #0]
 800974e:	4b0a      	ldr	r3, [pc, #40]	; (8009778 <prvAddCurrentTaskToDelayedList+0x94>)
 8009750:	681b      	ldr	r3, [r3, #0]
 8009752:	3304      	adds	r3, #4
 8009754:	4619      	mov	r1, r3
 8009756:	4610      	mov	r0, r2
 8009758:	f7fe f97d 	bl	8007a56 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800975c:	4b0a      	ldr	r3, [pc, #40]	; (8009788 <prvAddCurrentTaskToDelayedList+0xa4>)
 800975e:	681b      	ldr	r3, [r3, #0]
 8009760:	68ba      	ldr	r2, [r7, #8]
 8009762:	429a      	cmp	r2, r3
 8009764:	d202      	bcs.n	800976c <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8009766:	4a08      	ldr	r2, [pc, #32]	; (8009788 <prvAddCurrentTaskToDelayedList+0xa4>)
 8009768:	68bb      	ldr	r3, [r7, #8]
 800976a:	6013      	str	r3, [r2, #0]
}
 800976c:	bf00      	nop
 800976e:	3710      	adds	r7, #16
 8009770:	46bd      	mov	sp, r7
 8009772:	bd80      	pop	{r7, pc}
 8009774:	20001988 	.word	0x20001988
 8009778:	200014b0 	.word	0x200014b0
 800977c:	20001970 	.word	0x20001970
 8009780:	20001940 	.word	0x20001940
 8009784:	2000193c 	.word	0x2000193c
 8009788:	200019a4 	.word	0x200019a4

0800978c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800978c:	b580      	push	{r7, lr}
 800978e:	b08a      	sub	sp, #40	; 0x28
 8009790:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8009792:	2300      	movs	r3, #0
 8009794:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8009796:	f000 fb07 	bl	8009da8 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800979a:	4b1c      	ldr	r3, [pc, #112]	; (800980c <xTimerCreateTimerTask+0x80>)
 800979c:	681b      	ldr	r3, [r3, #0]
 800979e:	2b00      	cmp	r3, #0
 80097a0:	d021      	beq.n	80097e6 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80097a2:	2300      	movs	r3, #0
 80097a4:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80097a6:	2300      	movs	r3, #0
 80097a8:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80097aa:	1d3a      	adds	r2, r7, #4
 80097ac:	f107 0108 	add.w	r1, r7, #8
 80097b0:	f107 030c 	add.w	r3, r7, #12
 80097b4:	4618      	mov	r0, r3
 80097b6:	f7fd fef9 	bl	80075ac <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80097ba:	6879      	ldr	r1, [r7, #4]
 80097bc:	68bb      	ldr	r3, [r7, #8]
 80097be:	68fa      	ldr	r2, [r7, #12]
 80097c0:	9202      	str	r2, [sp, #8]
 80097c2:	9301      	str	r3, [sp, #4]
 80097c4:	2302      	movs	r3, #2
 80097c6:	9300      	str	r3, [sp, #0]
 80097c8:	2300      	movs	r3, #0
 80097ca:	460a      	mov	r2, r1
 80097cc:	4910      	ldr	r1, [pc, #64]	; (8009810 <xTimerCreateTimerTask+0x84>)
 80097ce:	4811      	ldr	r0, [pc, #68]	; (8009814 <xTimerCreateTimerTask+0x88>)
 80097d0:	f7ff f8de 	bl	8008990 <xTaskCreateStatic>
 80097d4:	4603      	mov	r3, r0
 80097d6:	4a10      	ldr	r2, [pc, #64]	; (8009818 <xTimerCreateTimerTask+0x8c>)
 80097d8:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80097da:	4b0f      	ldr	r3, [pc, #60]	; (8009818 <xTimerCreateTimerTask+0x8c>)
 80097dc:	681b      	ldr	r3, [r3, #0]
 80097de:	2b00      	cmp	r3, #0
 80097e0:	d001      	beq.n	80097e6 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80097e2:	2301      	movs	r3, #1
 80097e4:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80097e6:	697b      	ldr	r3, [r7, #20]
 80097e8:	2b00      	cmp	r3, #0
 80097ea:	d10a      	bne.n	8009802 <xTimerCreateTimerTask+0x76>
	__asm volatile
 80097ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80097f0:	f383 8811 	msr	BASEPRI, r3
 80097f4:	f3bf 8f6f 	isb	sy
 80097f8:	f3bf 8f4f 	dsb	sy
 80097fc:	613b      	str	r3, [r7, #16]
}
 80097fe:	bf00      	nop
 8009800:	e7fe      	b.n	8009800 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8009802:	697b      	ldr	r3, [r7, #20]
}
 8009804:	4618      	mov	r0, r3
 8009806:	3718      	adds	r7, #24
 8009808:	46bd      	mov	sp, r7
 800980a:	bd80      	pop	{r7, pc}
 800980c:	200019e0 	.word	0x200019e0
 8009810:	08009ef0 	.word	0x08009ef0
 8009814:	08009951 	.word	0x08009951
 8009818:	200019e4 	.word	0x200019e4

0800981c <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800981c:	b580      	push	{r7, lr}
 800981e:	b08a      	sub	sp, #40	; 0x28
 8009820:	af00      	add	r7, sp, #0
 8009822:	60f8      	str	r0, [r7, #12]
 8009824:	60b9      	str	r1, [r7, #8]
 8009826:	607a      	str	r2, [r7, #4]
 8009828:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800982a:	2300      	movs	r3, #0
 800982c:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800982e:	68fb      	ldr	r3, [r7, #12]
 8009830:	2b00      	cmp	r3, #0
 8009832:	d10a      	bne.n	800984a <xTimerGenericCommand+0x2e>
	__asm volatile
 8009834:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009838:	f383 8811 	msr	BASEPRI, r3
 800983c:	f3bf 8f6f 	isb	sy
 8009840:	f3bf 8f4f 	dsb	sy
 8009844:	623b      	str	r3, [r7, #32]
}
 8009846:	bf00      	nop
 8009848:	e7fe      	b.n	8009848 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800984a:	4b1a      	ldr	r3, [pc, #104]	; (80098b4 <xTimerGenericCommand+0x98>)
 800984c:	681b      	ldr	r3, [r3, #0]
 800984e:	2b00      	cmp	r3, #0
 8009850:	d02a      	beq.n	80098a8 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8009852:	68bb      	ldr	r3, [r7, #8]
 8009854:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8009856:	687b      	ldr	r3, [r7, #4]
 8009858:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800985a:	68fb      	ldr	r3, [r7, #12]
 800985c:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800985e:	68bb      	ldr	r3, [r7, #8]
 8009860:	2b05      	cmp	r3, #5
 8009862:	dc18      	bgt.n	8009896 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8009864:	f7ff feb2 	bl	80095cc <xTaskGetSchedulerState>
 8009868:	4603      	mov	r3, r0
 800986a:	2b02      	cmp	r3, #2
 800986c:	d109      	bne.n	8009882 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800986e:	4b11      	ldr	r3, [pc, #68]	; (80098b4 <xTimerGenericCommand+0x98>)
 8009870:	6818      	ldr	r0, [r3, #0]
 8009872:	f107 0110 	add.w	r1, r7, #16
 8009876:	2300      	movs	r3, #0
 8009878:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800987a:	f7fe fca1 	bl	80081c0 <xQueueGenericSend>
 800987e:	6278      	str	r0, [r7, #36]	; 0x24
 8009880:	e012      	b.n	80098a8 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8009882:	4b0c      	ldr	r3, [pc, #48]	; (80098b4 <xTimerGenericCommand+0x98>)
 8009884:	6818      	ldr	r0, [r3, #0]
 8009886:	f107 0110 	add.w	r1, r7, #16
 800988a:	2300      	movs	r3, #0
 800988c:	2200      	movs	r2, #0
 800988e:	f7fe fc97 	bl	80081c0 <xQueueGenericSend>
 8009892:	6278      	str	r0, [r7, #36]	; 0x24
 8009894:	e008      	b.n	80098a8 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8009896:	4b07      	ldr	r3, [pc, #28]	; (80098b4 <xTimerGenericCommand+0x98>)
 8009898:	6818      	ldr	r0, [r3, #0]
 800989a:	f107 0110 	add.w	r1, r7, #16
 800989e:	2300      	movs	r3, #0
 80098a0:	683a      	ldr	r2, [r7, #0]
 80098a2:	f7fe fd8b 	bl	80083bc <xQueueGenericSendFromISR>
 80098a6:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80098a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80098aa:	4618      	mov	r0, r3
 80098ac:	3728      	adds	r7, #40	; 0x28
 80098ae:	46bd      	mov	sp, r7
 80098b0:	bd80      	pop	{r7, pc}
 80098b2:	bf00      	nop
 80098b4:	200019e0 	.word	0x200019e0

080098b8 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80098b8:	b580      	push	{r7, lr}
 80098ba:	b088      	sub	sp, #32
 80098bc:	af02      	add	r7, sp, #8
 80098be:	6078      	str	r0, [r7, #4]
 80098c0:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80098c2:	4b22      	ldr	r3, [pc, #136]	; (800994c <prvProcessExpiredTimer+0x94>)
 80098c4:	681b      	ldr	r3, [r3, #0]
 80098c6:	68db      	ldr	r3, [r3, #12]
 80098c8:	68db      	ldr	r3, [r3, #12]
 80098ca:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80098cc:	697b      	ldr	r3, [r7, #20]
 80098ce:	3304      	adds	r3, #4
 80098d0:	4618      	mov	r0, r3
 80098d2:	f7fe f8f9 	bl	8007ac8 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80098d6:	697b      	ldr	r3, [r7, #20]
 80098d8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80098dc:	f003 0304 	and.w	r3, r3, #4
 80098e0:	2b00      	cmp	r3, #0
 80098e2:	d022      	beq.n	800992a <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80098e4:	697b      	ldr	r3, [r7, #20]
 80098e6:	699a      	ldr	r2, [r3, #24]
 80098e8:	687b      	ldr	r3, [r7, #4]
 80098ea:	18d1      	adds	r1, r2, r3
 80098ec:	687b      	ldr	r3, [r7, #4]
 80098ee:	683a      	ldr	r2, [r7, #0]
 80098f0:	6978      	ldr	r0, [r7, #20]
 80098f2:	f000 f8d1 	bl	8009a98 <prvInsertTimerInActiveList>
 80098f6:	4603      	mov	r3, r0
 80098f8:	2b00      	cmp	r3, #0
 80098fa:	d01f      	beq.n	800993c <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80098fc:	2300      	movs	r3, #0
 80098fe:	9300      	str	r3, [sp, #0]
 8009900:	2300      	movs	r3, #0
 8009902:	687a      	ldr	r2, [r7, #4]
 8009904:	2100      	movs	r1, #0
 8009906:	6978      	ldr	r0, [r7, #20]
 8009908:	f7ff ff88 	bl	800981c <xTimerGenericCommand>
 800990c:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800990e:	693b      	ldr	r3, [r7, #16]
 8009910:	2b00      	cmp	r3, #0
 8009912:	d113      	bne.n	800993c <prvProcessExpiredTimer+0x84>
	__asm volatile
 8009914:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009918:	f383 8811 	msr	BASEPRI, r3
 800991c:	f3bf 8f6f 	isb	sy
 8009920:	f3bf 8f4f 	dsb	sy
 8009924:	60fb      	str	r3, [r7, #12]
}
 8009926:	bf00      	nop
 8009928:	e7fe      	b.n	8009928 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800992a:	697b      	ldr	r3, [r7, #20]
 800992c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009930:	f023 0301 	bic.w	r3, r3, #1
 8009934:	b2da      	uxtb	r2, r3
 8009936:	697b      	ldr	r3, [r7, #20]
 8009938:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800993c:	697b      	ldr	r3, [r7, #20]
 800993e:	6a1b      	ldr	r3, [r3, #32]
 8009940:	6978      	ldr	r0, [r7, #20]
 8009942:	4798      	blx	r3
}
 8009944:	bf00      	nop
 8009946:	3718      	adds	r7, #24
 8009948:	46bd      	mov	sp, r7
 800994a:	bd80      	pop	{r7, pc}
 800994c:	200019d8 	.word	0x200019d8

08009950 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8009950:	b580      	push	{r7, lr}
 8009952:	b084      	sub	sp, #16
 8009954:	af00      	add	r7, sp, #0
 8009956:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8009958:	f107 0308 	add.w	r3, r7, #8
 800995c:	4618      	mov	r0, r3
 800995e:	f000 f857 	bl	8009a10 <prvGetNextExpireTime>
 8009962:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8009964:	68bb      	ldr	r3, [r7, #8]
 8009966:	4619      	mov	r1, r3
 8009968:	68f8      	ldr	r0, [r7, #12]
 800996a:	f000 f803 	bl	8009974 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800996e:	f000 f8d5 	bl	8009b1c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8009972:	e7f1      	b.n	8009958 <prvTimerTask+0x8>

08009974 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8009974:	b580      	push	{r7, lr}
 8009976:	b084      	sub	sp, #16
 8009978:	af00      	add	r7, sp, #0
 800997a:	6078      	str	r0, [r7, #4]
 800997c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800997e:	f7ff fa43 	bl	8008e08 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8009982:	f107 0308 	add.w	r3, r7, #8
 8009986:	4618      	mov	r0, r3
 8009988:	f000 f866 	bl	8009a58 <prvSampleTimeNow>
 800998c:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800998e:	68bb      	ldr	r3, [r7, #8]
 8009990:	2b00      	cmp	r3, #0
 8009992:	d130      	bne.n	80099f6 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8009994:	683b      	ldr	r3, [r7, #0]
 8009996:	2b00      	cmp	r3, #0
 8009998:	d10a      	bne.n	80099b0 <prvProcessTimerOrBlockTask+0x3c>
 800999a:	687a      	ldr	r2, [r7, #4]
 800999c:	68fb      	ldr	r3, [r7, #12]
 800999e:	429a      	cmp	r2, r3
 80099a0:	d806      	bhi.n	80099b0 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 80099a2:	f7ff fa3f 	bl	8008e24 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80099a6:	68f9      	ldr	r1, [r7, #12]
 80099a8:	6878      	ldr	r0, [r7, #4]
 80099aa:	f7ff ff85 	bl	80098b8 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80099ae:	e024      	b.n	80099fa <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 80099b0:	683b      	ldr	r3, [r7, #0]
 80099b2:	2b00      	cmp	r3, #0
 80099b4:	d008      	beq.n	80099c8 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80099b6:	4b13      	ldr	r3, [pc, #76]	; (8009a04 <prvProcessTimerOrBlockTask+0x90>)
 80099b8:	681b      	ldr	r3, [r3, #0]
 80099ba:	681b      	ldr	r3, [r3, #0]
 80099bc:	2b00      	cmp	r3, #0
 80099be:	d101      	bne.n	80099c4 <prvProcessTimerOrBlockTask+0x50>
 80099c0:	2301      	movs	r3, #1
 80099c2:	e000      	b.n	80099c6 <prvProcessTimerOrBlockTask+0x52>
 80099c4:	2300      	movs	r3, #0
 80099c6:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80099c8:	4b0f      	ldr	r3, [pc, #60]	; (8009a08 <prvProcessTimerOrBlockTask+0x94>)
 80099ca:	6818      	ldr	r0, [r3, #0]
 80099cc:	687a      	ldr	r2, [r7, #4]
 80099ce:	68fb      	ldr	r3, [r7, #12]
 80099d0:	1ad3      	subs	r3, r2, r3
 80099d2:	683a      	ldr	r2, [r7, #0]
 80099d4:	4619      	mov	r1, r3
 80099d6:	f7fe ffa7 	bl	8008928 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80099da:	f7ff fa23 	bl	8008e24 <xTaskResumeAll>
 80099de:	4603      	mov	r3, r0
 80099e0:	2b00      	cmp	r3, #0
 80099e2:	d10a      	bne.n	80099fa <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 80099e4:	4b09      	ldr	r3, [pc, #36]	; (8009a0c <prvProcessTimerOrBlockTask+0x98>)
 80099e6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80099ea:	601a      	str	r2, [r3, #0]
 80099ec:	f3bf 8f4f 	dsb	sy
 80099f0:	f3bf 8f6f 	isb	sy
}
 80099f4:	e001      	b.n	80099fa <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80099f6:	f7ff fa15 	bl	8008e24 <xTaskResumeAll>
}
 80099fa:	bf00      	nop
 80099fc:	3710      	adds	r7, #16
 80099fe:	46bd      	mov	sp, r7
 8009a00:	bd80      	pop	{r7, pc}
 8009a02:	bf00      	nop
 8009a04:	200019dc 	.word	0x200019dc
 8009a08:	200019e0 	.word	0x200019e0
 8009a0c:	e000ed04 	.word	0xe000ed04

08009a10 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8009a10:	b480      	push	{r7}
 8009a12:	b085      	sub	sp, #20
 8009a14:	af00      	add	r7, sp, #0
 8009a16:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8009a18:	4b0e      	ldr	r3, [pc, #56]	; (8009a54 <prvGetNextExpireTime+0x44>)
 8009a1a:	681b      	ldr	r3, [r3, #0]
 8009a1c:	681b      	ldr	r3, [r3, #0]
 8009a1e:	2b00      	cmp	r3, #0
 8009a20:	d101      	bne.n	8009a26 <prvGetNextExpireTime+0x16>
 8009a22:	2201      	movs	r2, #1
 8009a24:	e000      	b.n	8009a28 <prvGetNextExpireTime+0x18>
 8009a26:	2200      	movs	r2, #0
 8009a28:	687b      	ldr	r3, [r7, #4]
 8009a2a:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8009a2c:	687b      	ldr	r3, [r7, #4]
 8009a2e:	681b      	ldr	r3, [r3, #0]
 8009a30:	2b00      	cmp	r3, #0
 8009a32:	d105      	bne.n	8009a40 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8009a34:	4b07      	ldr	r3, [pc, #28]	; (8009a54 <prvGetNextExpireTime+0x44>)
 8009a36:	681b      	ldr	r3, [r3, #0]
 8009a38:	68db      	ldr	r3, [r3, #12]
 8009a3a:	681b      	ldr	r3, [r3, #0]
 8009a3c:	60fb      	str	r3, [r7, #12]
 8009a3e:	e001      	b.n	8009a44 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8009a40:	2300      	movs	r3, #0
 8009a42:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8009a44:	68fb      	ldr	r3, [r7, #12]
}
 8009a46:	4618      	mov	r0, r3
 8009a48:	3714      	adds	r7, #20
 8009a4a:	46bd      	mov	sp, r7
 8009a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a50:	4770      	bx	lr
 8009a52:	bf00      	nop
 8009a54:	200019d8 	.word	0x200019d8

08009a58 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8009a58:	b580      	push	{r7, lr}
 8009a5a:	b084      	sub	sp, #16
 8009a5c:	af00      	add	r7, sp, #0
 8009a5e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8009a60:	f7ff fa7e 	bl	8008f60 <xTaskGetTickCount>
 8009a64:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8009a66:	4b0b      	ldr	r3, [pc, #44]	; (8009a94 <prvSampleTimeNow+0x3c>)
 8009a68:	681b      	ldr	r3, [r3, #0]
 8009a6a:	68fa      	ldr	r2, [r7, #12]
 8009a6c:	429a      	cmp	r2, r3
 8009a6e:	d205      	bcs.n	8009a7c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8009a70:	f000 f936 	bl	8009ce0 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8009a74:	687b      	ldr	r3, [r7, #4]
 8009a76:	2201      	movs	r2, #1
 8009a78:	601a      	str	r2, [r3, #0]
 8009a7a:	e002      	b.n	8009a82 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8009a7c:	687b      	ldr	r3, [r7, #4]
 8009a7e:	2200      	movs	r2, #0
 8009a80:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8009a82:	4a04      	ldr	r2, [pc, #16]	; (8009a94 <prvSampleTimeNow+0x3c>)
 8009a84:	68fb      	ldr	r3, [r7, #12]
 8009a86:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8009a88:	68fb      	ldr	r3, [r7, #12]
}
 8009a8a:	4618      	mov	r0, r3
 8009a8c:	3710      	adds	r7, #16
 8009a8e:	46bd      	mov	sp, r7
 8009a90:	bd80      	pop	{r7, pc}
 8009a92:	bf00      	nop
 8009a94:	200019e8 	.word	0x200019e8

08009a98 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8009a98:	b580      	push	{r7, lr}
 8009a9a:	b086      	sub	sp, #24
 8009a9c:	af00      	add	r7, sp, #0
 8009a9e:	60f8      	str	r0, [r7, #12]
 8009aa0:	60b9      	str	r1, [r7, #8]
 8009aa2:	607a      	str	r2, [r7, #4]
 8009aa4:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8009aa6:	2300      	movs	r3, #0
 8009aa8:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8009aaa:	68fb      	ldr	r3, [r7, #12]
 8009aac:	68ba      	ldr	r2, [r7, #8]
 8009aae:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8009ab0:	68fb      	ldr	r3, [r7, #12]
 8009ab2:	68fa      	ldr	r2, [r7, #12]
 8009ab4:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8009ab6:	68ba      	ldr	r2, [r7, #8]
 8009ab8:	687b      	ldr	r3, [r7, #4]
 8009aba:	429a      	cmp	r2, r3
 8009abc:	d812      	bhi.n	8009ae4 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009abe:	687a      	ldr	r2, [r7, #4]
 8009ac0:	683b      	ldr	r3, [r7, #0]
 8009ac2:	1ad2      	subs	r2, r2, r3
 8009ac4:	68fb      	ldr	r3, [r7, #12]
 8009ac6:	699b      	ldr	r3, [r3, #24]
 8009ac8:	429a      	cmp	r2, r3
 8009aca:	d302      	bcc.n	8009ad2 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8009acc:	2301      	movs	r3, #1
 8009ace:	617b      	str	r3, [r7, #20]
 8009ad0:	e01b      	b.n	8009b0a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8009ad2:	4b10      	ldr	r3, [pc, #64]	; (8009b14 <prvInsertTimerInActiveList+0x7c>)
 8009ad4:	681a      	ldr	r2, [r3, #0]
 8009ad6:	68fb      	ldr	r3, [r7, #12]
 8009ad8:	3304      	adds	r3, #4
 8009ada:	4619      	mov	r1, r3
 8009adc:	4610      	mov	r0, r2
 8009ade:	f7fd ffba 	bl	8007a56 <vListInsert>
 8009ae2:	e012      	b.n	8009b0a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8009ae4:	687a      	ldr	r2, [r7, #4]
 8009ae6:	683b      	ldr	r3, [r7, #0]
 8009ae8:	429a      	cmp	r2, r3
 8009aea:	d206      	bcs.n	8009afa <prvInsertTimerInActiveList+0x62>
 8009aec:	68ba      	ldr	r2, [r7, #8]
 8009aee:	683b      	ldr	r3, [r7, #0]
 8009af0:	429a      	cmp	r2, r3
 8009af2:	d302      	bcc.n	8009afa <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8009af4:	2301      	movs	r3, #1
 8009af6:	617b      	str	r3, [r7, #20]
 8009af8:	e007      	b.n	8009b0a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8009afa:	4b07      	ldr	r3, [pc, #28]	; (8009b18 <prvInsertTimerInActiveList+0x80>)
 8009afc:	681a      	ldr	r2, [r3, #0]
 8009afe:	68fb      	ldr	r3, [r7, #12]
 8009b00:	3304      	adds	r3, #4
 8009b02:	4619      	mov	r1, r3
 8009b04:	4610      	mov	r0, r2
 8009b06:	f7fd ffa6 	bl	8007a56 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8009b0a:	697b      	ldr	r3, [r7, #20]
}
 8009b0c:	4618      	mov	r0, r3
 8009b0e:	3718      	adds	r7, #24
 8009b10:	46bd      	mov	sp, r7
 8009b12:	bd80      	pop	{r7, pc}
 8009b14:	200019dc 	.word	0x200019dc
 8009b18:	200019d8 	.word	0x200019d8

08009b1c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8009b1c:	b580      	push	{r7, lr}
 8009b1e:	b08e      	sub	sp, #56	; 0x38
 8009b20:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8009b22:	e0ca      	b.n	8009cba <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8009b24:	687b      	ldr	r3, [r7, #4]
 8009b26:	2b00      	cmp	r3, #0
 8009b28:	da18      	bge.n	8009b5c <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8009b2a:	1d3b      	adds	r3, r7, #4
 8009b2c:	3304      	adds	r3, #4
 8009b2e:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8009b30:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009b32:	2b00      	cmp	r3, #0
 8009b34:	d10a      	bne.n	8009b4c <prvProcessReceivedCommands+0x30>
	__asm volatile
 8009b36:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009b3a:	f383 8811 	msr	BASEPRI, r3
 8009b3e:	f3bf 8f6f 	isb	sy
 8009b42:	f3bf 8f4f 	dsb	sy
 8009b46:	61fb      	str	r3, [r7, #28]
}
 8009b48:	bf00      	nop
 8009b4a:	e7fe      	b.n	8009b4a <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8009b4c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009b4e:	681b      	ldr	r3, [r3, #0]
 8009b50:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009b52:	6850      	ldr	r0, [r2, #4]
 8009b54:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009b56:	6892      	ldr	r2, [r2, #8]
 8009b58:	4611      	mov	r1, r2
 8009b5a:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8009b5c:	687b      	ldr	r3, [r7, #4]
 8009b5e:	2b00      	cmp	r3, #0
 8009b60:	f2c0 80aa 	blt.w	8009cb8 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8009b64:	68fb      	ldr	r3, [r7, #12]
 8009b66:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8009b68:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009b6a:	695b      	ldr	r3, [r3, #20]
 8009b6c:	2b00      	cmp	r3, #0
 8009b6e:	d004      	beq.n	8009b7a <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009b70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009b72:	3304      	adds	r3, #4
 8009b74:	4618      	mov	r0, r3
 8009b76:	f7fd ffa7 	bl	8007ac8 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8009b7a:	463b      	mov	r3, r7
 8009b7c:	4618      	mov	r0, r3
 8009b7e:	f7ff ff6b 	bl	8009a58 <prvSampleTimeNow>
 8009b82:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8009b84:	687b      	ldr	r3, [r7, #4]
 8009b86:	2b09      	cmp	r3, #9
 8009b88:	f200 8097 	bhi.w	8009cba <prvProcessReceivedCommands+0x19e>
 8009b8c:	a201      	add	r2, pc, #4	; (adr r2, 8009b94 <prvProcessReceivedCommands+0x78>)
 8009b8e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009b92:	bf00      	nop
 8009b94:	08009bbd 	.word	0x08009bbd
 8009b98:	08009bbd 	.word	0x08009bbd
 8009b9c:	08009bbd 	.word	0x08009bbd
 8009ba0:	08009c31 	.word	0x08009c31
 8009ba4:	08009c45 	.word	0x08009c45
 8009ba8:	08009c8f 	.word	0x08009c8f
 8009bac:	08009bbd 	.word	0x08009bbd
 8009bb0:	08009bbd 	.word	0x08009bbd
 8009bb4:	08009c31 	.word	0x08009c31
 8009bb8:	08009c45 	.word	0x08009c45
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8009bbc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009bbe:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009bc2:	f043 0301 	orr.w	r3, r3, #1
 8009bc6:	b2da      	uxtb	r2, r3
 8009bc8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009bca:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8009bce:	68ba      	ldr	r2, [r7, #8]
 8009bd0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009bd2:	699b      	ldr	r3, [r3, #24]
 8009bd4:	18d1      	adds	r1, r2, r3
 8009bd6:	68bb      	ldr	r3, [r7, #8]
 8009bd8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009bda:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009bdc:	f7ff ff5c 	bl	8009a98 <prvInsertTimerInActiveList>
 8009be0:	4603      	mov	r3, r0
 8009be2:	2b00      	cmp	r3, #0
 8009be4:	d069      	beq.n	8009cba <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009be6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009be8:	6a1b      	ldr	r3, [r3, #32]
 8009bea:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009bec:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009bee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009bf0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009bf4:	f003 0304 	and.w	r3, r3, #4
 8009bf8:	2b00      	cmp	r3, #0
 8009bfa:	d05e      	beq.n	8009cba <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8009bfc:	68ba      	ldr	r2, [r7, #8]
 8009bfe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009c00:	699b      	ldr	r3, [r3, #24]
 8009c02:	441a      	add	r2, r3
 8009c04:	2300      	movs	r3, #0
 8009c06:	9300      	str	r3, [sp, #0]
 8009c08:	2300      	movs	r3, #0
 8009c0a:	2100      	movs	r1, #0
 8009c0c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009c0e:	f7ff fe05 	bl	800981c <xTimerGenericCommand>
 8009c12:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8009c14:	6a3b      	ldr	r3, [r7, #32]
 8009c16:	2b00      	cmp	r3, #0
 8009c18:	d14f      	bne.n	8009cba <prvProcessReceivedCommands+0x19e>
	__asm volatile
 8009c1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009c1e:	f383 8811 	msr	BASEPRI, r3
 8009c22:	f3bf 8f6f 	isb	sy
 8009c26:	f3bf 8f4f 	dsb	sy
 8009c2a:	61bb      	str	r3, [r7, #24]
}
 8009c2c:	bf00      	nop
 8009c2e:	e7fe      	b.n	8009c2e <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009c30:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009c32:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009c36:	f023 0301 	bic.w	r3, r3, #1
 8009c3a:	b2da      	uxtb	r2, r3
 8009c3c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009c3e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 8009c42:	e03a      	b.n	8009cba <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8009c44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009c46:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009c4a:	f043 0301 	orr.w	r3, r3, #1
 8009c4e:	b2da      	uxtb	r2, r3
 8009c50:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009c52:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8009c56:	68ba      	ldr	r2, [r7, #8]
 8009c58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009c5a:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8009c5c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009c5e:	699b      	ldr	r3, [r3, #24]
 8009c60:	2b00      	cmp	r3, #0
 8009c62:	d10a      	bne.n	8009c7a <prvProcessReceivedCommands+0x15e>
	__asm volatile
 8009c64:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009c68:	f383 8811 	msr	BASEPRI, r3
 8009c6c:	f3bf 8f6f 	isb	sy
 8009c70:	f3bf 8f4f 	dsb	sy
 8009c74:	617b      	str	r3, [r7, #20]
}
 8009c76:	bf00      	nop
 8009c78:	e7fe      	b.n	8009c78 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8009c7a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009c7c:	699a      	ldr	r2, [r3, #24]
 8009c7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c80:	18d1      	adds	r1, r2, r3
 8009c82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c84:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009c86:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009c88:	f7ff ff06 	bl	8009a98 <prvInsertTimerInActiveList>
					break;
 8009c8c:	e015      	b.n	8009cba <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8009c8e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009c90:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009c94:	f003 0302 	and.w	r3, r3, #2
 8009c98:	2b00      	cmp	r3, #0
 8009c9a:	d103      	bne.n	8009ca4 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 8009c9c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009c9e:	f7fd fd6b 	bl	8007778 <vPortFree>
 8009ca2:	e00a      	b.n	8009cba <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009ca4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009ca6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009caa:	f023 0301 	bic.w	r3, r3, #1
 8009cae:	b2da      	uxtb	r2, r3
 8009cb0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009cb2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8009cb6:	e000      	b.n	8009cba <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8009cb8:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8009cba:	4b08      	ldr	r3, [pc, #32]	; (8009cdc <prvProcessReceivedCommands+0x1c0>)
 8009cbc:	681b      	ldr	r3, [r3, #0]
 8009cbe:	1d39      	adds	r1, r7, #4
 8009cc0:	2200      	movs	r2, #0
 8009cc2:	4618      	mov	r0, r3
 8009cc4:	f7fe fc16 	bl	80084f4 <xQueueReceive>
 8009cc8:	4603      	mov	r3, r0
 8009cca:	2b00      	cmp	r3, #0
 8009ccc:	f47f af2a 	bne.w	8009b24 <prvProcessReceivedCommands+0x8>
	}
}
 8009cd0:	bf00      	nop
 8009cd2:	bf00      	nop
 8009cd4:	3730      	adds	r7, #48	; 0x30
 8009cd6:	46bd      	mov	sp, r7
 8009cd8:	bd80      	pop	{r7, pc}
 8009cda:	bf00      	nop
 8009cdc:	200019e0 	.word	0x200019e0

08009ce0 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8009ce0:	b580      	push	{r7, lr}
 8009ce2:	b088      	sub	sp, #32
 8009ce4:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8009ce6:	e048      	b.n	8009d7a <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8009ce8:	4b2d      	ldr	r3, [pc, #180]	; (8009da0 <prvSwitchTimerLists+0xc0>)
 8009cea:	681b      	ldr	r3, [r3, #0]
 8009cec:	68db      	ldr	r3, [r3, #12]
 8009cee:	681b      	ldr	r3, [r3, #0]
 8009cf0:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009cf2:	4b2b      	ldr	r3, [pc, #172]	; (8009da0 <prvSwitchTimerLists+0xc0>)
 8009cf4:	681b      	ldr	r3, [r3, #0]
 8009cf6:	68db      	ldr	r3, [r3, #12]
 8009cf8:	68db      	ldr	r3, [r3, #12]
 8009cfa:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009cfc:	68fb      	ldr	r3, [r7, #12]
 8009cfe:	3304      	adds	r3, #4
 8009d00:	4618      	mov	r0, r3
 8009d02:	f7fd fee1 	bl	8007ac8 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009d06:	68fb      	ldr	r3, [r7, #12]
 8009d08:	6a1b      	ldr	r3, [r3, #32]
 8009d0a:	68f8      	ldr	r0, [r7, #12]
 8009d0c:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009d0e:	68fb      	ldr	r3, [r7, #12]
 8009d10:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009d14:	f003 0304 	and.w	r3, r3, #4
 8009d18:	2b00      	cmp	r3, #0
 8009d1a:	d02e      	beq.n	8009d7a <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8009d1c:	68fb      	ldr	r3, [r7, #12]
 8009d1e:	699b      	ldr	r3, [r3, #24]
 8009d20:	693a      	ldr	r2, [r7, #16]
 8009d22:	4413      	add	r3, r2
 8009d24:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8009d26:	68ba      	ldr	r2, [r7, #8]
 8009d28:	693b      	ldr	r3, [r7, #16]
 8009d2a:	429a      	cmp	r2, r3
 8009d2c:	d90e      	bls.n	8009d4c <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8009d2e:	68fb      	ldr	r3, [r7, #12]
 8009d30:	68ba      	ldr	r2, [r7, #8]
 8009d32:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8009d34:	68fb      	ldr	r3, [r7, #12]
 8009d36:	68fa      	ldr	r2, [r7, #12]
 8009d38:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8009d3a:	4b19      	ldr	r3, [pc, #100]	; (8009da0 <prvSwitchTimerLists+0xc0>)
 8009d3c:	681a      	ldr	r2, [r3, #0]
 8009d3e:	68fb      	ldr	r3, [r7, #12]
 8009d40:	3304      	adds	r3, #4
 8009d42:	4619      	mov	r1, r3
 8009d44:	4610      	mov	r0, r2
 8009d46:	f7fd fe86 	bl	8007a56 <vListInsert>
 8009d4a:	e016      	b.n	8009d7a <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8009d4c:	2300      	movs	r3, #0
 8009d4e:	9300      	str	r3, [sp, #0]
 8009d50:	2300      	movs	r3, #0
 8009d52:	693a      	ldr	r2, [r7, #16]
 8009d54:	2100      	movs	r1, #0
 8009d56:	68f8      	ldr	r0, [r7, #12]
 8009d58:	f7ff fd60 	bl	800981c <xTimerGenericCommand>
 8009d5c:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8009d5e:	687b      	ldr	r3, [r7, #4]
 8009d60:	2b00      	cmp	r3, #0
 8009d62:	d10a      	bne.n	8009d7a <prvSwitchTimerLists+0x9a>
	__asm volatile
 8009d64:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009d68:	f383 8811 	msr	BASEPRI, r3
 8009d6c:	f3bf 8f6f 	isb	sy
 8009d70:	f3bf 8f4f 	dsb	sy
 8009d74:	603b      	str	r3, [r7, #0]
}
 8009d76:	bf00      	nop
 8009d78:	e7fe      	b.n	8009d78 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8009d7a:	4b09      	ldr	r3, [pc, #36]	; (8009da0 <prvSwitchTimerLists+0xc0>)
 8009d7c:	681b      	ldr	r3, [r3, #0]
 8009d7e:	681b      	ldr	r3, [r3, #0]
 8009d80:	2b00      	cmp	r3, #0
 8009d82:	d1b1      	bne.n	8009ce8 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8009d84:	4b06      	ldr	r3, [pc, #24]	; (8009da0 <prvSwitchTimerLists+0xc0>)
 8009d86:	681b      	ldr	r3, [r3, #0]
 8009d88:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8009d8a:	4b06      	ldr	r3, [pc, #24]	; (8009da4 <prvSwitchTimerLists+0xc4>)
 8009d8c:	681b      	ldr	r3, [r3, #0]
 8009d8e:	4a04      	ldr	r2, [pc, #16]	; (8009da0 <prvSwitchTimerLists+0xc0>)
 8009d90:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8009d92:	4a04      	ldr	r2, [pc, #16]	; (8009da4 <prvSwitchTimerLists+0xc4>)
 8009d94:	697b      	ldr	r3, [r7, #20]
 8009d96:	6013      	str	r3, [r2, #0]
}
 8009d98:	bf00      	nop
 8009d9a:	3718      	adds	r7, #24
 8009d9c:	46bd      	mov	sp, r7
 8009d9e:	bd80      	pop	{r7, pc}
 8009da0:	200019d8 	.word	0x200019d8
 8009da4:	200019dc 	.word	0x200019dc

08009da8 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8009da8:	b580      	push	{r7, lr}
 8009daa:	b082      	sub	sp, #8
 8009dac:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8009dae:	f7fd ffe1 	bl	8007d74 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8009db2:	4b15      	ldr	r3, [pc, #84]	; (8009e08 <prvCheckForValidListAndQueue+0x60>)
 8009db4:	681b      	ldr	r3, [r3, #0]
 8009db6:	2b00      	cmp	r3, #0
 8009db8:	d120      	bne.n	8009dfc <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8009dba:	4814      	ldr	r0, [pc, #80]	; (8009e0c <prvCheckForValidListAndQueue+0x64>)
 8009dbc:	f7fd fdfa 	bl	80079b4 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8009dc0:	4813      	ldr	r0, [pc, #76]	; (8009e10 <prvCheckForValidListAndQueue+0x68>)
 8009dc2:	f7fd fdf7 	bl	80079b4 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8009dc6:	4b13      	ldr	r3, [pc, #76]	; (8009e14 <prvCheckForValidListAndQueue+0x6c>)
 8009dc8:	4a10      	ldr	r2, [pc, #64]	; (8009e0c <prvCheckForValidListAndQueue+0x64>)
 8009dca:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8009dcc:	4b12      	ldr	r3, [pc, #72]	; (8009e18 <prvCheckForValidListAndQueue+0x70>)
 8009dce:	4a10      	ldr	r2, [pc, #64]	; (8009e10 <prvCheckForValidListAndQueue+0x68>)
 8009dd0:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8009dd2:	2300      	movs	r3, #0
 8009dd4:	9300      	str	r3, [sp, #0]
 8009dd6:	4b11      	ldr	r3, [pc, #68]	; (8009e1c <prvCheckForValidListAndQueue+0x74>)
 8009dd8:	4a11      	ldr	r2, [pc, #68]	; (8009e20 <prvCheckForValidListAndQueue+0x78>)
 8009dda:	2110      	movs	r1, #16
 8009ddc:	200a      	movs	r0, #10
 8009dde:	f7fe f953 	bl	8008088 <xQueueGenericCreateStatic>
 8009de2:	4603      	mov	r3, r0
 8009de4:	4a08      	ldr	r2, [pc, #32]	; (8009e08 <prvCheckForValidListAndQueue+0x60>)
 8009de6:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8009de8:	4b07      	ldr	r3, [pc, #28]	; (8009e08 <prvCheckForValidListAndQueue+0x60>)
 8009dea:	681b      	ldr	r3, [r3, #0]
 8009dec:	2b00      	cmp	r3, #0
 8009dee:	d005      	beq.n	8009dfc <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8009df0:	4b05      	ldr	r3, [pc, #20]	; (8009e08 <prvCheckForValidListAndQueue+0x60>)
 8009df2:	681b      	ldr	r3, [r3, #0]
 8009df4:	490b      	ldr	r1, [pc, #44]	; (8009e24 <prvCheckForValidListAndQueue+0x7c>)
 8009df6:	4618      	mov	r0, r3
 8009df8:	f7fe fd6c 	bl	80088d4 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8009dfc:	f7fd ffea 	bl	8007dd4 <vPortExitCritical>
}
 8009e00:	bf00      	nop
 8009e02:	46bd      	mov	sp, r7
 8009e04:	bd80      	pop	{r7, pc}
 8009e06:	bf00      	nop
 8009e08:	200019e0 	.word	0x200019e0
 8009e0c:	200019b0 	.word	0x200019b0
 8009e10:	200019c4 	.word	0x200019c4
 8009e14:	200019d8 	.word	0x200019d8
 8009e18:	200019dc 	.word	0x200019dc
 8009e1c:	20001a8c 	.word	0x20001a8c
 8009e20:	200019ec 	.word	0x200019ec
 8009e24:	08009ef8 	.word	0x08009ef8

08009e28 <__libc_init_array>:
 8009e28:	b570      	push	{r4, r5, r6, lr}
 8009e2a:	4d0d      	ldr	r5, [pc, #52]	; (8009e60 <__libc_init_array+0x38>)
 8009e2c:	4c0d      	ldr	r4, [pc, #52]	; (8009e64 <__libc_init_array+0x3c>)
 8009e2e:	1b64      	subs	r4, r4, r5
 8009e30:	10a4      	asrs	r4, r4, #2
 8009e32:	2600      	movs	r6, #0
 8009e34:	42a6      	cmp	r6, r4
 8009e36:	d109      	bne.n	8009e4c <__libc_init_array+0x24>
 8009e38:	4d0b      	ldr	r5, [pc, #44]	; (8009e68 <__libc_init_array+0x40>)
 8009e3a:	4c0c      	ldr	r4, [pc, #48]	; (8009e6c <__libc_init_array+0x44>)
 8009e3c:	f000 f82e 	bl	8009e9c <_init>
 8009e40:	1b64      	subs	r4, r4, r5
 8009e42:	10a4      	asrs	r4, r4, #2
 8009e44:	2600      	movs	r6, #0
 8009e46:	42a6      	cmp	r6, r4
 8009e48:	d105      	bne.n	8009e56 <__libc_init_array+0x2e>
 8009e4a:	bd70      	pop	{r4, r5, r6, pc}
 8009e4c:	f855 3b04 	ldr.w	r3, [r5], #4
 8009e50:	4798      	blx	r3
 8009e52:	3601      	adds	r6, #1
 8009e54:	e7ee      	b.n	8009e34 <__libc_init_array+0xc>
 8009e56:	f855 3b04 	ldr.w	r3, [r5], #4
 8009e5a:	4798      	blx	r3
 8009e5c:	3601      	adds	r6, #1
 8009e5e:	e7f2      	b.n	8009e46 <__libc_init_array+0x1e>
 8009e60:	08009f90 	.word	0x08009f90
 8009e64:	08009f90 	.word	0x08009f90
 8009e68:	08009f90 	.word	0x08009f90
 8009e6c:	08009f94 	.word	0x08009f94

08009e70 <memcpy>:
 8009e70:	440a      	add	r2, r1
 8009e72:	4291      	cmp	r1, r2
 8009e74:	f100 33ff 	add.w	r3, r0, #4294967295
 8009e78:	d100      	bne.n	8009e7c <memcpy+0xc>
 8009e7a:	4770      	bx	lr
 8009e7c:	b510      	push	{r4, lr}
 8009e7e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009e82:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009e86:	4291      	cmp	r1, r2
 8009e88:	d1f9      	bne.n	8009e7e <memcpy+0xe>
 8009e8a:	bd10      	pop	{r4, pc}

08009e8c <memset>:
 8009e8c:	4402      	add	r2, r0
 8009e8e:	4603      	mov	r3, r0
 8009e90:	4293      	cmp	r3, r2
 8009e92:	d100      	bne.n	8009e96 <memset+0xa>
 8009e94:	4770      	bx	lr
 8009e96:	f803 1b01 	strb.w	r1, [r3], #1
 8009e9a:	e7f9      	b.n	8009e90 <memset+0x4>

08009e9c <_init>:
 8009e9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009e9e:	bf00      	nop
 8009ea0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009ea2:	bc08      	pop	{r3}
 8009ea4:	469e      	mov	lr, r3
 8009ea6:	4770      	bx	lr

08009ea8 <_fini>:
 8009ea8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009eaa:	bf00      	nop
 8009eac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009eae:	bc08      	pop	{r3}
 8009eb0:	469e      	mov	lr, r3
 8009eb2:	4770      	bx	lr
