\section*{List of Included Papers}
This thesis is based on the following publications:

\textbf{Published:}

\newcounter{saveenum}

\begin{enumerate}
\item \textbf{S. Tewari}, A. Kumar and K. Paul, ``\textit{SACC: Split and Combine Approach to Reduce the Off-chip Memory Accesses of LSTM Accelerators}'', in DATE 2021.

\item \textbf{S. Tewari}, A. Kumar and K. Paul, ``\textit{Minimizing Off-Chip Memory Access for CNN Accelerators}'', in IEEE Consumer Electronics Magazine 2021.

\item \textbf{S. Tewari}, A. Kumar and K. Paul, ``\textit{Bus Width Aware Off-Chip Memory Access Minimization for CNN Accelerators}", in ISVLSI 2020.

\item D. Stathis, Y. Yang, \textbf{S. Tewari}, A. Hemani, K. Paul, M. Grabherr and R. Ahmad, ``\textit{Approximate Computing Applied to Bacterial Genome Identification using Self-Organizing Maps}'', in ISVLSI 2019.

\setcounter{saveenum}{\value{enumi}}
\end{enumerate}



%\textbf{In-review/Under preparation:}
%\begin{enumerate}
%  \setcounter{enumi}{\value{saveenum}}
%
%\item \textbf{Rajesh Kedia}, Shikha Goel, M. Balakrishnan, Kolin Paul, and Rijurekha Sen. ``\textit{Design space exploration of FPGA based system with heterogeneous DNN accelerators}''. Submitted to IEEE Embedded Systems Letters.
%
%\item \textbf{Rajesh Kedia}, M. Balakrishnan, and Kolin Paul. ``\textit{An integrated flow for designing Context-aware Adaptive Embedded Systems}'' -- under preparation.
%
%\item Shikha Goel, \textbf{Rajesh Kedia}, M. Balakrishnan, and Rijurekha Sen. ``\textit{INFER: INterFerence-aware Estimation of Runtime for concurrent DNN execution on DPUs}'' -- under preparation.
%
%\end{enumerate}



