```verilog
module top_module(
    input a,
    input b,
    input c,
    input d,
    output out
); 

    // Simplified expression using Karnaugh map reduction
    // The simplified Boolean expression is: (a'b + ab') ⊕ (c ⊕ d)

    assign out = ((~a & b) | (a & ~b)) ^ (c ^ d);

endmodule
```