##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CLK_24MHz
		4.2::Critical Path Report for CLK_500kHz
		4.3::Critical Path Report for clock_motor
		4.4::Critical Path Report for soundUART_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CLK_500kHz(routed):R vs. CLK_24MHz:R)
		5.2::Critical Path Report for (CLK_500kHz(routed):F vs. CLK_24MHz:R)
		5.3::Critical Path Report for (CLK_24MHz:R vs. CLK_24MHz:R)
		5.4::Critical Path Report for (CLK_500kHz:R vs. CLK_500kHz:R)
		5.5::Critical Path Report for (soundUART_IntClock:R vs. soundUART_IntClock:R)
		5.6::Critical Path Report for (clock_motor:R vs. clock_motor:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 12
Clock: ADC_SAR_1_theACLK                  | N/A                   | Target: 1.60 MHz   | 
Clock: ADC_SAR_1_theACLK(fixed-function)  | N/A                   | Target: 1.60 MHz   | 
Clock: CLK_24MHz                          | Frequency: 51.77 MHz  | Target: 24.00 MHz  | 
Clock: CLK_500kHz                         | Frequency: 64.67 MHz  | Target: 0.50 MHz   | 
Clock: CLK_500kHz(routed)                 | N/A                   | Target: 0.50 MHz   | 
Clock: CyBUS_CLK                          | N/A                   | Target: 24.00 MHz  | 
Clock: CyILO                              | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                              | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK                       | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                          | N/A                   | Target: 24.00 MHz  | 
Clock: clock_motor                        | Frequency: 83.52 MHz  | Target: 0.05 MHz   | 
Clock: soundUART_IntClock                 | Frequency: 53.93 MHz  | Target: 0.08 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock        Capture Clock       Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------------  ------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CLK_24MHz           CLK_24MHz           41666.7          22350       N/A              N/A         N/A              N/A         N/A              N/A         
CLK_500kHz          CLK_500kHz          2e+006           1984538     N/A              N/A         N/A              N/A         N/A              N/A         
CLK_500kHz(routed)  CLK_24MHz           41666.7          21010       N/A              N/A         N/A              N/A         41666.7          21010       
clock_motor         clock_motor         2e+007           19988027    N/A              N/A         N/A              N/A         N/A              N/A         
soundUART_IntClock  soundUART_IntClock  1.30417e+007     13023125    N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name      Setup to Clk  Clock Name:Phase  
-------------  ------------  ----------------  
echo_1(0)_PAD  26642         CLK_24MHz:R       
echo_2(0)_PAD  28124         CLK_24MHz:R       
echo_3(0)_PAD  30824         CLK_24MHz:R       
echo_4(0)_PAD  29345         CLK_24MHz:R       


                       3.2::Clock to Out
                       -----------------

Port Name        Clock to Out  Clock Name:Phase      
---------------  ------------  --------------------  
Pin_pwm1(0)_PAD  24085         clock_motor:R         
Pin_pwm2(0)_PAD  24101         clock_motor:R         
Tx_1(0)_PAD      32596         soundUART_IntClock:R  
trigger(0)_PAD   22269         CLK_500kHz:R          


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CLK_24MHz
***************************************
Clock: CLK_24MHz
Frequency: 51.77 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_395/q
Path End       : \pulseCounter:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \pulseCounter:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 22350p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CLK_24MHz:R#1 vs. CLK_24MHz:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15086
-------------------------------------   ----- 
End-of-path arrival time (ps)           15086
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_395/clock_0                                            macrocell23         0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_395/q                                              macrocell23     1250   1250  22350  RISE       1
\pulseCounter:CounterUDB:hwCapture\/main_1             macrocell1      2236   3486  22350  RISE       1
\pulseCounter:CounterUDB:hwCapture\/q                  macrocell1      3350   6836  22350  RISE       1
\pulseCounter:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell3   3120   9956  22350  RISE       1
\pulseCounter:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell3   5130  15086  22350  RISE       1
\pulseCounter:CounterUDB:sC16:counterdp:u1\/ci         datapathcell4      0  15086  22350  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\pulseCounter:CounterUDB:sC16:counterdp:u1\/clock          datapathcell4       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CLK_500kHz
****************************************
Clock: CLK_500kHz
Frequency: 64.67 MHz | Target: 0.50 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \triggerPWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \triggerPWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \triggerPWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 1984538p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CLK_500kHz:R#1 vs. CLK_500kHz:R#2)   2000000
- Setup time                                           -4230
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11232
-------------------------------------   ----- 
End-of-path arrival time (ps)           11232
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\triggerPWM:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell1       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\triggerPWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    760    760  1984538  RISE       1
\triggerPWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    760  1984538  RISE       1
\triggerPWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2740   3500  1984538  RISE       1
\triggerPWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell1   2602   6102  1984538  RISE       1
\triggerPWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell1   5130  11232  1984538  RISE       1
\triggerPWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell2      0  11232  1984538  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\triggerPWM:PWMUDB:sP16:pwmdp:u1\/clock                    datapathcell2       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for clock_motor
*****************************************
Clock: clock_motor
Frequency: 83.52 MHz | Target: 0.05 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorPWM_2:PWMUDB:runmode_enable\/q
Path End       : \motorPWM_2:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \motorPWM_2:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 19988027p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (clock_motor:R#1 vs. clock_motor:R#2)   20000000
- Setup time                                              -6060
----------------------------------------------------   -------- 
End-of-path required time (ps)                         19993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5913
-------------------------------------   ---- 
End-of-path arrival time (ps)           5913
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\motorPWM_2:PWMUDB:runmode_enable\/clock_0                 macrocell28         0      0  RISE       1

Data path
pin name                                    model name     delay     AT     slack  edge  Fanout
------------------------------------------  -------------  -----  -----  --------  ----  ------
\motorPWM_2:PWMUDB:runmode_enable\/q        macrocell28     1250   1250  19988027  RISE       1
\motorPWM_2:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell6   4663   5913  19988027  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\motorPWM_2:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell6       0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for soundUART_IntClock
************************************************
Clock: soundUART_IntClock
Frequency: 53.93 MHz | Target: 0.08 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \soundUART:BUART:tx_state_1\/q
Path End       : \soundUART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \soundUART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13023125p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (soundUART_IntClock:R#1 vs. soundUART_IntClock:R#2)   13041667
- Setup time                                                            -6190
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13035477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12352
-------------------------------------   ----- 
End-of-path arrival time (ps)           12352
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:tx_state_1\/clock_0                       macrocell33         0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\soundUART:BUART:tx_state_1\/q                      macrocell33     1250   1250  13023125  RISE       1
\soundUART:BUART:counter_load_not\/main_0           macrocell13     5453   6703  13023125  RISE       1
\soundUART:BUART:counter_load_not\/q                macrocell13     3350  10053  13023125  RISE       1
\soundUART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell8   2298  12352  13023125  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell8       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CLK_500kHz(routed):R vs. CLK_24MHz:R)
********************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock/dclk_1
Path End       : \pulseCounter:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \pulseCounter:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 21010p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CLK_500kHz(routed):R#1 vs. CLK_24MHz:R#2)   41667
- Setup time                                                -4230
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16427
-------------------------------------   ----- 
End-of-path arrival time (ps)           16427
 
Data path
pin name                                               model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0   COMP  RISE       1
\pulseCounter:CounterUDB:count_enable\/main_6          macrocell4       5268   5268  21010  RISE       1
\pulseCounter:CounterUDB:count_enable\/q               macrocell4       3350   8618  21010  RISE       1
\pulseCounter:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell3    2679  11297  21010  RISE       1
\pulseCounter:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell3    5130  16427  21010  RISE       1
\pulseCounter:CounterUDB:sC16:counterdp:u1\/ci         datapathcell4       0  16427  21010  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\pulseCounter:CounterUDB:sC16:counterdp:u1\/clock          datapathcell4       0      0  RISE       1


5.2::Critical Path Report for (CLK_500kHz(routed):F vs. CLK_24MHz:R)
********************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock/dclk_1
Path End       : \pulseCounter:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \pulseCounter:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 21010p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CLK_500kHz(routed):F#1 vs. CLK_24MHz:R#26)   1041667
- Setup time                                                   -4230
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1037437

Launch Clock Arrival Time                   1000000
+ Clock path delay                            0
+ Data path delay                         16427
-------------------------------------   ------- 
End-of-path arrival time (ps)           1016427
 
Data path
pin name                                               model name      delay       AT  slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -------  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0  1000000   COMP  FALL       1
\pulseCounter:CounterUDB:count_enable\/main_6          macrocell4       5268  1005268  21010  FALL       1
\pulseCounter:CounterUDB:count_enable\/q               macrocell4       3350  1008618  21010  FALL       1
\pulseCounter:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell3    2679  1011297  21010  FALL       1
\pulseCounter:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell3    5130  1016427  21010  FALL       1
\pulseCounter:CounterUDB:sC16:counterdp:u1\/ci         datapathcell4       0  1016427  21010  FALL       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\pulseCounter:CounterUDB:sC16:counterdp:u1\/clock          datapathcell4       0      0  RISE       1


5.3::Critical Path Report for (CLK_24MHz:R vs. CLK_24MHz:R)
***********************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_395/q
Path End       : \pulseCounter:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \pulseCounter:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 22350p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CLK_24MHz:R#1 vs. CLK_24MHz:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15086
-------------------------------------   ----- 
End-of-path arrival time (ps)           15086
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_395/clock_0                                            macrocell23         0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_395/q                                              macrocell23     1250   1250  22350  RISE       1
\pulseCounter:CounterUDB:hwCapture\/main_1             macrocell1      2236   3486  22350  RISE       1
\pulseCounter:CounterUDB:hwCapture\/q                  macrocell1      3350   6836  22350  RISE       1
\pulseCounter:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell3   3120   9956  22350  RISE       1
\pulseCounter:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell3   5130  15086  22350  RISE       1
\pulseCounter:CounterUDB:sC16:counterdp:u1\/ci         datapathcell4      0  15086  22350  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\pulseCounter:CounterUDB:sC16:counterdp:u1\/clock          datapathcell4       0      0  RISE       1


5.4::Critical Path Report for (CLK_500kHz:R vs. CLK_500kHz:R)
*************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \triggerPWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \triggerPWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \triggerPWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 1984538p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CLK_500kHz:R#1 vs. CLK_500kHz:R#2)   2000000
- Setup time                                           -4230
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11232
-------------------------------------   ----- 
End-of-path arrival time (ps)           11232
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\triggerPWM:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell1       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\triggerPWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    760    760  1984538  RISE       1
\triggerPWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    760  1984538  RISE       1
\triggerPWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2740   3500  1984538  RISE       1
\triggerPWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell1   2602   6102  1984538  RISE       1
\triggerPWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell1   5130  11232  1984538  RISE       1
\triggerPWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell2      0  11232  1984538  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\triggerPWM:PWMUDB:sP16:pwmdp:u1\/clock                    datapathcell2       0      0  RISE       1


5.5::Critical Path Report for (soundUART_IntClock:R vs. soundUART_IntClock:R)
*****************************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \soundUART:BUART:tx_state_1\/q
Path End       : \soundUART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \soundUART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13023125p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (soundUART_IntClock:R#1 vs. soundUART_IntClock:R#2)   13041667
- Setup time                                                            -6190
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13035477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12352
-------------------------------------   ----- 
End-of-path arrival time (ps)           12352
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:tx_state_1\/clock_0                       macrocell33         0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\soundUART:BUART:tx_state_1\/q                      macrocell33     1250   1250  13023125  RISE       1
\soundUART:BUART:counter_load_not\/main_0           macrocell13     5453   6703  13023125  RISE       1
\soundUART:BUART:counter_load_not\/q                macrocell13     3350  10053  13023125  RISE       1
\soundUART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell8   2298  12352  13023125  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell8       0      0  RISE       1


5.6::Critical Path Report for (clock_motor:R vs. clock_motor:R)
***************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorPWM_2:PWMUDB:runmode_enable\/q
Path End       : \motorPWM_2:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \motorPWM_2:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 19988027p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (clock_motor:R#1 vs. clock_motor:R#2)   20000000
- Setup time                                              -6060
----------------------------------------------------   -------- 
End-of-path required time (ps)                         19993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5913
-------------------------------------   ---- 
End-of-path arrival time (ps)           5913
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\motorPWM_2:PWMUDB:runmode_enable\/clock_0                 macrocell28         0      0  RISE       1

Data path
pin name                                    model name     delay     AT     slack  edge  Fanout
------------------------------------------  -------------  -----  -----  --------  ----  ------
\motorPWM_2:PWMUDB:runmode_enable\/q        macrocell28     1250   1250  19988027  RISE       1
\motorPWM_2:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell6   4663   5913  19988027  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\motorPWM_2:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell6       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock/dclk_1
Path End       : \pulseCounter:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \pulseCounter:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 21010p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CLK_500kHz(routed):F#1 vs. CLK_24MHz:R#26)   1041667
- Setup time                                                   -4230
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1037437

Launch Clock Arrival Time                   1000000
+ Clock path delay                            0
+ Data path delay                         16427
-------------------------------------   ------- 
End-of-path arrival time (ps)           1016427
 
Data path
pin name                                               model name      delay       AT  slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -------  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0  1000000   COMP  FALL       1
\pulseCounter:CounterUDB:count_enable\/main_6          macrocell4       5268  1005268  21010  FALL       1
\pulseCounter:CounterUDB:count_enable\/q               macrocell4       3350  1008618  21010  FALL       1
\pulseCounter:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell3    2679  1011297  21010  FALL       1
\pulseCounter:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell3    5130  1016427  21010  FALL       1
\pulseCounter:CounterUDB:sC16:counterdp:u1\/ci         datapathcell4       0  1016427  21010  FALL       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\pulseCounter:CounterUDB:sC16:counterdp:u1\/clock          datapathcell4       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock/dclk_1
Path End       : \pulseCounter:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \pulseCounter:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 24166p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CLK_500kHz(routed):F#1 vs. CLK_24MHz:R#26)   1041667
- Setup time                                                   -6190
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1035477

Launch Clock Arrival Time                   1000000
+ Clock path delay                            0
+ Data path delay                         11311
-------------------------------------   ------- 
End-of-path arrival time (ps)           1011311
 
Data path
pin name                                               model name      delay       AT  slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -------  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0  1000000   COMP  FALL       1
\pulseCounter:CounterUDB:count_enable\/main_6          macrocell4       5268  1005268  21010  FALL       1
\pulseCounter:CounterUDB:count_enable\/q               macrocell4       3350  1008618  21010  FALL       1
\pulseCounter:CounterUDB:sC16:counterdp:u1\/cs_addr_1  datapathcell4    2692  1011311  24166  FALL       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\pulseCounter:CounterUDB:sC16:counterdp:u1\/clock          datapathcell4       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock/dclk_1
Path End       : \pulseCounter:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \pulseCounter:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 24180p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CLK_500kHz(routed):F#1 vs. CLK_24MHz:R#26)   1041667
- Setup time                                                   -6190
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1035477

Launch Clock Arrival Time                   1000000
+ Clock path delay                            0
+ Data path delay                         11297
-------------------------------------   ------- 
End-of-path arrival time (ps)           1011297
 
Data path
pin name                                               model name      delay       AT  slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -------  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0  1000000   COMP  FALL       1
\pulseCounter:CounterUDB:count_enable\/main_6          macrocell4       5268  1005268  21010  FALL       1
\pulseCounter:CounterUDB:count_enable\/q               macrocell4       3350  1008618  21010  FALL       1
\pulseCounter:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell3    2679  1011297  24180  FALL       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\pulseCounter:CounterUDB:sC16:counterdp:u0\/clock          datapathcell3       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_395/q
Path End       : \pulseCounter:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \pulseCounter:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 25474p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CLK_24MHz:R#1 vs. CLK_24MHz:R#2)   41667
- Setup time                                       -6190
------------------------------------------------   ----- 
End-of-path required time (ps)                     35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10002
-------------------------------------   ----- 
End-of-path arrival time (ps)           10002
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_395/clock_0                                            macrocell23         0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_395/q                                              macrocell23     1250   1250  22350  RISE       1
\pulseCounter:CounterUDB:hwCapture\/main_1             macrocell1      2236   3486  22350  RISE       1
\pulseCounter:CounterUDB:hwCapture\/q                  macrocell1      3350   6836  22350  RISE       1
\pulseCounter:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell4   3166  10002  25474  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\pulseCounter:CounterUDB:sC16:counterdp:u1\/clock          datapathcell4       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_395/q
Path End       : \pulseCounter:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \pulseCounter:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 25520p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CLK_24MHz:R#1 vs. CLK_24MHz:R#2)   41667
- Setup time                                       -6190
------------------------------------------------   ----- 
End-of-path required time (ps)                     35477

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9956
-------------------------------------   ---- 
End-of-path arrival time (ps)           9956
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_395/clock_0                                            macrocell23         0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_395/q                                              macrocell23     1250   1250  22350  RISE       1
\pulseCounter:CounterUDB:hwCapture\/main_1             macrocell1      2236   3486  22350  RISE       1
\pulseCounter:CounterUDB:hwCapture\/q                  macrocell1      3350   6836  22350  RISE       1
\pulseCounter:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell3   3120   9956  25520  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\pulseCounter:CounterUDB:sC16:counterdp:u0\/clock          datapathcell3       0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_395/q
Path End       : \pulseCounter:CounterUDB:sC16:counterdp:u1\/f0_load
Capture Clock  : \pulseCounter:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 28534p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CLK_24MHz:R#1 vs. CLK_24MHz:R#2)   41667
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                     38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10002
-------------------------------------   ----- 
End-of-path arrival time (ps)           10002
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_395/clock_0                                            macrocell23         0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_395/q                                            macrocell23     1250   1250  22350  RISE       1
\pulseCounter:CounterUDB:hwCapture\/main_1           macrocell1      2236   3486  22350  RISE       1
\pulseCounter:CounterUDB:hwCapture\/q                macrocell1      3350   6836  22350  RISE       1
\pulseCounter:CounterUDB:sC16:counterdp:u1\/f0_load  datapathcell4   3166  10002  28534  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\pulseCounter:CounterUDB:sC16:counterdp:u1\/clock          datapathcell4       0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_395/q
Path End       : \pulseCounter:CounterUDB:sC16:counterdp:u0\/f0_load
Capture Clock  : \pulseCounter:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 28580p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CLK_24MHz:R#1 vs. CLK_24MHz:R#2)   41667
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                     38537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9956
-------------------------------------   ---- 
End-of-path arrival time (ps)           9956
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_395/clock_0                                            macrocell23         0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_395/q                                            macrocell23     1250   1250  22350  RISE       1
\pulseCounter:CounterUDB:hwCapture\/main_1           macrocell1      2236   3486  22350  RISE       1
\pulseCounter:CounterUDB:hwCapture\/q                macrocell1      3350   6836  22350  RISE       1
\pulseCounter:CounterUDB:sC16:counterdp:u0\/f0_load  datapathcell3   3120   9956  28580  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\pulseCounter:CounterUDB:sC16:counterdp:u0\/clock          datapathcell3       0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pulseCounter:CounterUDB:sC16:counterdp:u0\/cl1
Path End       : \pulseCounter:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \pulseCounter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 29467p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CLK_24MHz:R#1 vs. CLK_24MHz:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11699
-------------------------------------   ----- 
End-of-path arrival time (ps)           11699
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\pulseCounter:CounterUDB:sC16:counterdp:u0\/clock          datapathcell3       0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\pulseCounter:CounterUDB:sC16:counterdp:u0\/cl1       datapathcell3   1600   1600  29467  RISE       1
\pulseCounter:CounterUDB:sC16:counterdp:u1\/cl1i      datapathcell4      0   1600  29467  RISE       1
\pulseCounter:CounterUDB:sC16:counterdp:u1\/cl1_comb  datapathcell4   2270   3870  29467  RISE       1
\pulseCounter:CounterUDB:status_0\/main_0             macrocell2      2232   6102  29467  RISE       1
\pulseCounter:CounterUDB:status_0\/q                  macrocell2      3350   9452  29467  RISE       1
\pulseCounter:CounterUDB:sSTSReg:stsreg\/status_0     statusicell1    2248  11699  29467  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\pulseCounter:CounterUDB:sSTSReg:stsreg\/clock             statusicell1        0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pulseCounter:CounterUDB:sC16:counterdp:u0\/ce0
Path End       : \pulseCounter:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \pulseCounter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 29824p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CLK_24MHz:R#1 vs. CLK_24MHz:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11343
-------------------------------------   ----- 
End-of-path arrival time (ps)           11343
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\pulseCounter:CounterUDB:sC16:counterdp:u0\/clock          datapathcell3       0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\pulseCounter:CounterUDB:sC16:counterdp:u0\/ce0       datapathcell3   1240   1240  29824  RISE       1
\pulseCounter:CounterUDB:sC16:counterdp:u1\/ce0i      datapathcell4      0   1240  29824  RISE       1
\pulseCounter:CounterUDB:sC16:counterdp:u1\/ce0_comb  datapathcell4   2270   3510  29824  RISE       1
\pulseCounter:CounterUDB:status_2\/main_0             macrocell3      2239   5749  29824  RISE       1
\pulseCounter:CounterUDB:status_2\/q                  macrocell3      3350   9099  29824  RISE       1
\pulseCounter:CounterUDB:sSTSReg:stsreg\/status_2     statusicell1    2243  11343  29824  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\pulseCounter:CounterUDB:sSTSReg:stsreg\/clock             statusicell1        0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_395/q
Path End       : \pulseCounter:CounterUDB:sSTSReg:stsreg\/status_4
Capture Clock  : \pulseCounter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 31158p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CLK_24MHz:R#1 vs. CLK_24MHz:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10009
-------------------------------------   ----- 
End-of-path arrival time (ps)           10009
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_395/clock_0                                            macrocell23         0      0  RISE       1

Data path
pin name                                           model name    delay     AT  slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -----  ----  ------
Net_395/q                                          macrocell23    1250   1250  22350  RISE       1
\pulseCounter:CounterUDB:hwCapture\/main_1         macrocell1     2236   3486  22350  RISE       1
\pulseCounter:CounterUDB:hwCapture\/q              macrocell1     3350   6836  22350  RISE       1
\pulseCounter:CounterUDB:sSTSReg:stsreg\/status_4  statusicell1   3173  10009  31158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\pulseCounter:CounterUDB:sSTSReg:stsreg\/clock             statusicell1        0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pulseCounter:CounterUDB:sC16:counterdp:u0\/cl1
Path End       : \pulseCounter:CounterUDB:prevCompare\/main_0
Capture Clock  : \pulseCounter:CounterUDB:prevCompare\/clock_0
Path slack     : 32055p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CLK_24MHz:R#1 vs. CLK_24MHz:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6102
-------------------------------------   ---- 
End-of-path arrival time (ps)           6102
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\pulseCounter:CounterUDB:sC16:counterdp:u0\/clock          datapathcell3       0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\pulseCounter:CounterUDB:sC16:counterdp:u0\/cl1       datapathcell3   1600   1600  29467  RISE       1
\pulseCounter:CounterUDB:sC16:counterdp:u1\/cl1i      datapathcell4      0   1600  29467  RISE       1
\pulseCounter:CounterUDB:sC16:counterdp:u1\/cl1_comb  datapathcell4   2270   3870  29467  RISE       1
\pulseCounter:CounterUDB:prevCompare\/main_0          macrocell21     2232   6102  32055  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\pulseCounter:CounterUDB:prevCompare\/clock_0              macrocell21         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pulseCounter:CounterUDB:sC16:counterdp:u0\/ce0
Path End       : \pulseCounter:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \pulseCounter:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 32407p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CLK_24MHz:R#1 vs. CLK_24MHz:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5749
-------------------------------------   ---- 
End-of-path arrival time (ps)           5749
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\pulseCounter:CounterUDB:sC16:counterdp:u0\/clock          datapathcell3       0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\pulseCounter:CounterUDB:sC16:counterdp:u0\/ce0       datapathcell3   1240   1240  29824  RISE       1
\pulseCounter:CounterUDB:sC16:counterdp:u1\/ce0i      datapathcell4      0   1240  29824  RISE       1
\pulseCounter:CounterUDB:sC16:counterdp:u1\/ce0_comb  datapathcell4   2270   3510  29824  RISE       1
\pulseCounter:CounterUDB:overflow_reg_i\/main_0       macrocell20     2239   5749  32407  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\pulseCounter:CounterUDB:overflow_reg_i\/clock_0           macrocell20         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock/dclk_1
Path End       : \pulseCounter:CounterUDB:count_stored_i\/main_4
Capture Clock  : \pulseCounter:CounterUDB:count_stored_i\/clock_0
Path slack     : 32888p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CLK_500kHz(routed):F#1 vs. CLK_24MHz:R#26)   1041667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1038157

Launch Clock Arrival Time                   1000000
+ Clock path delay                            0
+ Data path delay                          5268
-------------------------------------   ------- 
End-of-path arrival time (ps)           1005268
 
Data path
pin name                                         model name      delay       AT  slack  edge  Fanout
-----------------------------------------------  --------------  -----  -------  -----  ----  ------
ClockBlock/dclk_1                                clockblockcell      0  1000000   COMP  FALL       1
\pulseCounter:CounterUDB:count_stored_i\/main_4  macrocell22      5268  1005268  32888  FALL       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\pulseCounter:CounterUDB:count_stored_i\/clock_0           macrocell22         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pulseCounter:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \pulseCounter:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \pulseCounter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 33701p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CLK_24MHz:R#1 vs. CLK_24MHz:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7465
-------------------------------------   ---- 
End-of-path arrival time (ps)           7465
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\pulseCounter:CounterUDB:sC16:counterdp:u0\/clock          datapathcell3       0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\pulseCounter:CounterUDB:sC16:counterdp:u0\/z0       datapathcell3    760    760  33701  RISE       1
\pulseCounter:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell4      0    760  33701  RISE       1
\pulseCounter:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell4   2740   3500  33701  RISE       1
\pulseCounter:CounterUDB:sSTSReg:stsreg\/status_1    statusicell1    3965   7465  33701  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\pulseCounter:CounterUDB:sSTSReg:stsreg\/clock             statusicell1        0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_395/q
Path End       : \pulseCounter:CounterUDB:prevCapture\/main_0
Capture Clock  : \pulseCounter:CounterUDB:prevCapture\/clock_0
Path slack     : 34670p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CLK_24MHz:R#1 vs. CLK_24MHz:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3486
-------------------------------------   ---- 
End-of-path arrival time (ps)           3486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_395/clock_0                                            macrocell23         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_395/q                                     macrocell23   1250   1250  22350  RISE       1
\pulseCounter:CounterUDB:prevCapture\/main_0  macrocell19   2236   3486  34670  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\pulseCounter:CounterUDB:prevCapture\/clock_0              macrocell19         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \triggerPWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \triggerPWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \triggerPWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 1984538p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CLK_500kHz:R#1 vs. CLK_500kHz:R#2)   2000000
- Setup time                                           -4230
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11232
-------------------------------------   ----- 
End-of-path arrival time (ps)           11232
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\triggerPWM:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell1       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\triggerPWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    760    760  1984538  RISE       1
\triggerPWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    760  1984538  RISE       1
\triggerPWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2740   3500  1984538  RISE       1
\triggerPWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell1   2602   6102  1984538  RISE       1
\triggerPWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell1   5130  11232  1984538  RISE       1
\triggerPWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell2      0  11232  1984538  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\triggerPWM:PWMUDB:sP16:pwmdp:u1\/clock                    datapathcell2       0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \triggerPWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \triggerPWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \triggerPWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 1987837p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CLK_500kHz:R#1 vs. CLK_500kHz:R#2)   2000000
- Setup time                                           -6060
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6103
-------------------------------------   ---- 
End-of-path arrival time (ps)           6103
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\triggerPWM:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell1       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\triggerPWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    760    760  1984538  RISE       1
\triggerPWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    760  1984538  RISE       1
\triggerPWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2740   3500  1984538  RISE       1
\triggerPWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell2   2603   6103  1987837  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\triggerPWM:PWMUDB:sP16:pwmdp:u1\/clock                    datapathcell2       0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \triggerPWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \triggerPWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \triggerPWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 1987838p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CLK_500kHz:R#1 vs. CLK_500kHz:R#2)   2000000
- Setup time                                           -6060
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6102
-------------------------------------   ---- 
End-of-path arrival time (ps)           6102
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\triggerPWM:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell1       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\triggerPWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    760    760  1984538  RISE       1
\triggerPWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    760  1984538  RISE       1
\triggerPWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2740   3500  1984538  RISE       1
\triggerPWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell1   2602   6102  1987838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\triggerPWM:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell1       0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \triggerPWM:PWMUDB:runmode_enable\/q
Path End       : \triggerPWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \triggerPWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 1989897p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CLK_500kHz:R#1 vs. CLK_500kHz:R#2)   2000000
- Setup time                                           -6060
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4043
-------------------------------------   ---- 
End-of-path arrival time (ps)           4043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\triggerPWM:PWMUDB:runmode_enable\/clock_0                 macrocell17         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\triggerPWM:PWMUDB:runmode_enable\/q         macrocell17     1250   1250  1986625  RISE       1
\triggerPWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell2   2793   4043  1989897  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\triggerPWM:PWMUDB:sP16:pwmdp:u1\/clock                    datapathcell2       0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \triggerPWM:PWMUDB:runmode_enable\/q
Path End       : \triggerPWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \triggerPWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 1989925p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CLK_500kHz:R#1 vs. CLK_500kHz:R#2)   2000000
- Setup time                                           -6060
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4015
-------------------------------------   ---- 
End-of-path arrival time (ps)           4015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\triggerPWM:PWMUDB:runmode_enable\/clock_0                 macrocell17         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\triggerPWM:PWMUDB:runmode_enable\/q         macrocell17     1250   1250  1986625  RISE       1
\triggerPWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell1   2765   4015  1989925  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\triggerPWM:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell1       0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \triggerPWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_1155/main_1
Capture Clock  : Net_1155/clock_0
Path slack     : 1990438p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CLK_500kHz:R#1 vs. CLK_500kHz:R#2)   2000000
- Setup time                                           -3510
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6052
-------------------------------------   ---- 
End-of-path arrival time (ps)           6052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\triggerPWM:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\triggerPWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell1   1520   1520  1990438  RISE       1
\triggerPWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell2      0   1520  1990438  RISE       1
\triggerPWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell2   2230   3750  1990438  RISE       1
Net_1155/main_1                             macrocell18     2302   6052  1990438  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1155/clock_0                                           macrocell18         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \triggerPWM:PWMUDB:runmode_enable\/q
Path End       : Net_1155/main_0
Capture Clock  : Net_1155/clock_0
Path slack     : 1992938p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CLK_500kHz:R#1 vs. CLK_500kHz:R#2)   2000000
- Setup time                                           -3510
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\triggerPWM:PWMUDB:runmode_enable\/clock_0                 macrocell17         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\triggerPWM:PWMUDB:runmode_enable\/q  macrocell17   1250   1250  1986625  RISE       1
Net_1155/main_0                       macrocell18   2302   3552  1992938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1155/clock_0                                           macrocell18         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \triggerPWM:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \triggerPWM:PWMUDB:runmode_enable\/main_0
Capture Clock  : \triggerPWM:PWMUDB:runmode_enable\/clock_0
Path slack     : 1992974p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CLK_500kHz:R#1 vs. CLK_500kHz:R#2)   2000000
- Setup time                                           -3510
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3516
-------------------------------------   ---- 
End-of-path arrival time (ps)           3516
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\triggerPWM:PWMUDB:genblk1:ctrlreg\/clock                  controlcell1        0      0  RISE       1

Data path
pin name                                       model name    delay     AT    slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -------  ----  ------
\triggerPWM:PWMUDB:genblk1:ctrlreg\/control_7  controlcell1   1210   1210  1992974  RISE       1
\triggerPWM:PWMUDB:runmode_enable\/main_0      macrocell17    2306   3516  1992974  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\triggerPWM:PWMUDB:runmode_enable\/clock_0                 macrocell17         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \soundUART:BUART:tx_state_1\/q
Path End       : \soundUART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \soundUART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13023125p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (soundUART_IntClock:R#1 vs. soundUART_IntClock:R#2)   13041667
- Setup time                                                            -6190
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13035477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12352
-------------------------------------   ----- 
End-of-path arrival time (ps)           12352
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:tx_state_1\/clock_0                       macrocell33         0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\soundUART:BUART:tx_state_1\/q                      macrocell33     1250   1250  13023125  RISE       1
\soundUART:BUART:counter_load_not\/main_0           macrocell13     5453   6703  13023125  RISE       1
\soundUART:BUART:counter_load_not\/q                macrocell13     3350  10053  13023125  RISE       1
\soundUART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell8   2298  12352  13023125  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell8       0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \soundUART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \soundUART:BUART:sTX:TxSts\/status_0
Capture Clock  : \soundUART:BUART:sTX:TxSts\/clock
Path slack     : 13026966p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (soundUART_IntClock:R#1 vs. soundUART_IntClock:R#2)   13041667
- Setup time                                                             -500
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14201
-------------------------------------   ----- 
End-of-path arrival time (ps)           14201
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:sTX:TxShifter:u0\/clock                   datapathcell7       0      0  RISE       1

Data path
pin name                                             model name     delay     AT     slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  --------  ----  ------
\soundUART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell7   3580   3580  13026966  RISE       1
\soundUART:BUART:tx_status_0\/main_3                 macrocell14     4960   8540  13026966  RISE       1
\soundUART:BUART:tx_status_0\/q                      macrocell14     3350  11890  13026966  RISE       1
\soundUART:BUART:sTX:TxSts\/status_0                 statusicell4    2311  14201  13026966  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:sTX:TxSts\/clock                          statusicell4        0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \soundUART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \soundUART:BUART:tx_state_0\/main_3
Capture Clock  : \soundUART:BUART:tx_state_0\/clock_0
Path slack     : 13029631p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (soundUART_IntClock:R#1 vs. soundUART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8526
-------------------------------------   ---- 
End-of-path arrival time (ps)           8526
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:sTX:TxShifter:u0\/clock                   datapathcell7       0      0  RISE       1

Data path
pin name                                             model name     delay     AT     slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  --------  ----  ------
\soundUART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell7   3580   3580  13026966  RISE       1
\soundUART:BUART:tx_state_0\/main_3                  macrocell34     4946   8526  13029631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:tx_state_0\/clock_0                       macrocell34         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \soundUART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \soundUART:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \soundUART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13029679p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (soundUART_IntClock:R#1 vs. soundUART_IntClock:R#2)   13041667
- Setup time                                                            -6010
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5977
-------------------------------------   ---- 
End-of-path arrival time (ps)           5977
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell8       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\soundUART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8    190    190  13026855  RISE       1
\soundUART:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell7   5787   5977  13029679  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:sTX:TxShifter:u0\/clock                   datapathcell7       0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \soundUART:BUART:tx_state_0\/q
Path End       : \soundUART:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \soundUART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13030757p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (soundUART_IntClock:R#1 vs. soundUART_IntClock:R#2)   13041667
- Setup time                                                            -6010
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4899
-------------------------------------   ---- 
End-of-path arrival time (ps)           4899
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:tx_state_0\/clock_0                       macrocell34         0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\soundUART:BUART:tx_state_0\/q                macrocell34     1250   1250  13023713  RISE       1
\soundUART:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell7   3649   4899  13030757  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:sTX:TxShifter:u0\/clock                   datapathcell7       0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \soundUART:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \soundUART:BUART:txn\/main_3
Capture Clock  : \soundUART:BUART:txn\/clock_0
Path slack     : 13030900p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (soundUART_IntClock:R#1 vs. soundUART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7257
-------------------------------------   ---- 
End-of-path arrival time (ps)           7257
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:sTX:TxShifter:u0\/clock                   datapathcell7       0      0  RISE       1

Data path
pin name                                    model name     delay     AT     slack  edge  Fanout
------------------------------------------  -------------  -----  -----  --------  ----  ------
\soundUART:BUART:sTX:TxShifter:u0\/so_comb  datapathcell7   4370   4370  13030900  RISE       1
\soundUART:BUART:txn\/main_3                macrocell32     2887   7257  13030900  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:txn\/clock_0                              macrocell32         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \soundUART:BUART:tx_state_1\/q
Path End       : \soundUART:BUART:txn\/main_1
Capture Clock  : \soundUART:BUART:txn\/clock_0
Path slack     : 13030902p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (soundUART_IntClock:R#1 vs. soundUART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7255
-------------------------------------   ---- 
End-of-path arrival time (ps)           7255
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:tx_state_1\/clock_0                       macrocell33         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\soundUART:BUART:tx_state_1\/q  macrocell33   1250   1250  13023125  RISE       1
\soundUART:BUART:txn\/main_1    macrocell32   6005   7255  13030902  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:txn\/clock_0                              macrocell32         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \soundUART:BUART:tx_state_1\/q
Path End       : \soundUART:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \soundUART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13030905p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (soundUART_IntClock:R#1 vs. soundUART_IntClock:R#2)   13041667
- Setup time                                                            -6010
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4752
-------------------------------------   ---- 
End-of-path arrival time (ps)           4752
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:tx_state_1\/clock_0                       macrocell33         0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\soundUART:BUART:tx_state_1\/q                macrocell33     1250   1250  13023125  RISE       1
\soundUART:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell7   3502   4752  13030905  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:sTX:TxShifter:u0\/clock                   datapathcell7       0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \soundUART:BUART:tx_state_2\/q
Path End       : \soundUART:BUART:tx_state_0\/main_4
Capture Clock  : \soundUART:BUART:tx_state_0\/clock_0
Path slack     : 13030908p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (soundUART_IntClock:R#1 vs. soundUART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7249
-------------------------------------   ---- 
End-of-path arrival time (ps)           7249
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:tx_state_2\/clock_0                       macrocell35         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\soundUART:BUART:tx_state_2\/q       macrocell35   1250   1250  13025496  RISE       1
\soundUART:BUART:tx_state_0\/main_4  macrocell34   5999   7249  13030908  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:tx_state_0\/clock_0                       macrocell34         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \soundUART:BUART:tx_state_2\/q
Path End       : \soundUART:BUART:tx_state_1\/main_3
Capture Clock  : \soundUART:BUART:tx_state_1\/clock_0
Path slack     : 13030924p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (soundUART_IntClock:R#1 vs. soundUART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7233
-------------------------------------   ---- 
End-of-path arrival time (ps)           7233
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:tx_state_2\/clock_0                       macrocell35         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\soundUART:BUART:tx_state_2\/q       macrocell35   1250   1250  13025496  RISE       1
\soundUART:BUART:tx_state_1\/main_3  macrocell33   5983   7233  13030924  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:tx_state_1\/clock_0                       macrocell33         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \soundUART:BUART:tx_state_1\/q
Path End       : \soundUART:BUART:tx_state_2\/main_0
Capture Clock  : \soundUART:BUART:tx_state_2\/clock_0
Path slack     : 13031848p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (soundUART_IntClock:R#1 vs. soundUART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6308
-------------------------------------   ---- 
End-of-path arrival time (ps)           6308
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:tx_state_1\/clock_0                       macrocell33         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\soundUART:BUART:tx_state_1\/q       macrocell33   1250   1250  13023125  RISE       1
\soundUART:BUART:tx_state_2\/main_0  macrocell35   5058   6308  13031848  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:tx_state_2\/clock_0                       macrocell35         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \soundUART:BUART:tx_state_0\/q
Path End       : \soundUART:BUART:tx_state_2\/main_1
Capture Clock  : \soundUART:BUART:tx_state_2\/clock_0
Path slack     : 13032021p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (soundUART_IntClock:R#1 vs. soundUART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6136
-------------------------------------   ---- 
End-of-path arrival time (ps)           6136
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:tx_state_0\/clock_0                       macrocell34         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\soundUART:BUART:tx_state_0\/q       macrocell34   1250   1250  13023713  RISE       1
\soundUART:BUART:tx_state_2\/main_1  macrocell35   4886   6136  13032021  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:tx_state_2\/clock_0                       macrocell35         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \soundUART:BUART:tx_state_0\/q
Path End       : \soundUART:BUART:txn\/main_2
Capture Clock  : \soundUART:BUART:txn\/clock_0
Path slack     : 13032045p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (soundUART_IntClock:R#1 vs. soundUART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6112
-------------------------------------   ---- 
End-of-path arrival time (ps)           6112
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:tx_state_0\/clock_0                       macrocell34         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\soundUART:BUART:tx_state_0\/q  macrocell34   1250   1250  13023713  RISE       1
\soundUART:BUART:txn\/main_2    macrocell32   4862   6112  13032045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:txn\/clock_0                              macrocell32         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \soundUART:BUART:tx_state_2\/q
Path End       : \soundUART:BUART:tx_bitclk\/main_3
Capture Clock  : \soundUART:BUART:tx_bitclk\/clock_0
Path slack     : 13032183p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (soundUART_IntClock:R#1 vs. soundUART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5974
-------------------------------------   ---- 
End-of-path arrival time (ps)           5974
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:tx_state_2\/clock_0                       macrocell35         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\soundUART:BUART:tx_state_2\/q      macrocell35   1250   1250  13025496  RISE       1
\soundUART:BUART:tx_bitclk\/main_3  macrocell36   4724   5974  13032183  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:tx_bitclk\/clock_0                        macrocell36         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \soundUART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \soundUART:BUART:tx_state_1\/main_2
Capture Clock  : \soundUART:BUART:tx_state_1\/clock_0
Path slack     : 13033174p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (soundUART_IntClock:R#1 vs. soundUART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4983
-------------------------------------   ---- 
End-of-path arrival time (ps)           4983
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell8       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\soundUART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8    190    190  13026855  RISE       1
\soundUART:BUART:tx_state_1\/main_2               macrocell33     4793   4983  13033174  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:tx_state_1\/clock_0                       macrocell33         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \soundUART:BUART:tx_bitclk\/q
Path End       : \soundUART:BUART:tx_state_2\/main_5
Capture Clock  : \soundUART:BUART:tx_state_2\/clock_0
Path slack     : 13033200p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (soundUART_IntClock:R#1 vs. soundUART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4956
-------------------------------------   ---- 
End-of-path arrival time (ps)           4956
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:tx_bitclk\/clock_0                        macrocell36         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\soundUART:BUART:tx_bitclk\/q        macrocell36   1250   1250  13033200  RISE       1
\soundUART:BUART:tx_state_2\/main_5  macrocell35   3706   4956  13033200  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:tx_state_2\/clock_0                       macrocell35         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \soundUART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \soundUART:BUART:tx_state_0\/main_2
Capture Clock  : \soundUART:BUART:tx_state_0\/clock_0
Path slack     : 13033212p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (soundUART_IntClock:R#1 vs. soundUART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4945
-------------------------------------   ---- 
End-of-path arrival time (ps)           4945
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell8       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\soundUART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8    190    190  13026855  RISE       1
\soundUART:BUART:tx_state_0\/main_2               macrocell34     4755   4945  13033212  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:tx_state_0\/clock_0                       macrocell34         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \soundUART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \soundUART:BUART:tx_bitclk\/main_2
Capture Clock  : \soundUART:BUART:tx_bitclk\/clock_0
Path slack     : 13033212p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (soundUART_IntClock:R#1 vs. soundUART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4944
-------------------------------------   ---- 
End-of-path arrival time (ps)           4944
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell8       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\soundUART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8    190    190  13026855  RISE       1
\soundUART:BUART:tx_bitclk\/main_2                macrocell36     4754   4944  13033212  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:tx_bitclk\/clock_0                        macrocell36         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \soundUART:BUART:tx_bitclk\/q
Path End       : \soundUART:BUART:txn\/main_6
Capture Clock  : \soundUART:BUART:txn\/clock_0
Path slack     : 13033220p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (soundUART_IntClock:R#1 vs. soundUART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4937
-------------------------------------   ---- 
End-of-path arrival time (ps)           4937
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:tx_bitclk\/clock_0                        macrocell36         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\soundUART:BUART:tx_bitclk\/q  macrocell36   1250   1250  13033200  RISE       1
\soundUART:BUART:txn\/main_6   macrocell32   3687   4937  13033220  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:txn\/clock_0                              macrocell32         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \soundUART:BUART:tx_state_0\/q
Path End       : \soundUART:BUART:tx_bitclk\/main_1
Capture Clock  : \soundUART:BUART:tx_bitclk\/clock_0
Path slack     : 13033259p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (soundUART_IntClock:R#1 vs. soundUART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4897
-------------------------------------   ---- 
End-of-path arrival time (ps)           4897
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:tx_state_0\/clock_0                       macrocell34         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\soundUART:BUART:tx_state_0\/q      macrocell34   1250   1250  13023713  RISE       1
\soundUART:BUART:tx_bitclk\/main_1  macrocell36   3647   4897  13033259  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:tx_bitclk\/clock_0                        macrocell36         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \soundUART:BUART:tx_state_0\/q
Path End       : \soundUART:BUART:tx_state_0\/main_1
Capture Clock  : \soundUART:BUART:tx_state_0\/clock_0
Path slack     : 13033263p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (soundUART_IntClock:R#1 vs. soundUART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4894
-------------------------------------   ---- 
End-of-path arrival time (ps)           4894
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:tx_state_0\/clock_0                       macrocell34         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\soundUART:BUART:tx_state_0\/q       macrocell34   1250   1250  13023713  RISE       1
\soundUART:BUART:tx_state_0\/main_1  macrocell34   3644   4894  13033263  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:tx_state_0\/clock_0                       macrocell34         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \soundUART:BUART:tx_state_1\/q
Path End       : \soundUART:BUART:tx_state_1\/main_0
Capture Clock  : \soundUART:BUART:tx_state_1\/clock_0
Path slack     : 13033415p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (soundUART_IntClock:R#1 vs. soundUART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4742
-------------------------------------   ---- 
End-of-path arrival time (ps)           4742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:tx_state_1\/clock_0                       macrocell33         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\soundUART:BUART:tx_state_1\/q       macrocell33   1250   1250  13023125  RISE       1
\soundUART:BUART:tx_state_1\/main_0  macrocell33   3492   4742  13033415  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:tx_state_1\/clock_0                       macrocell33         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \soundUART:BUART:tx_state_1\/q
Path End       : \soundUART:BUART:tx_state_0\/main_0
Capture Clock  : \soundUART:BUART:tx_state_0\/clock_0
Path slack     : 13033416p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (soundUART_IntClock:R#1 vs. soundUART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4741
-------------------------------------   ---- 
End-of-path arrival time (ps)           4741
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:tx_state_1\/clock_0                       macrocell33         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\soundUART:BUART:tx_state_1\/q       macrocell33   1250   1250  13023125  RISE       1
\soundUART:BUART:tx_state_0\/main_0  macrocell34   3491   4741  13033416  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:tx_state_0\/clock_0                       macrocell34         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \soundUART:BUART:tx_state_1\/q
Path End       : \soundUART:BUART:tx_bitclk\/main_0
Capture Clock  : \soundUART:BUART:tx_bitclk\/clock_0
Path slack     : 13033417p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (soundUART_IntClock:R#1 vs. soundUART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4740
-------------------------------------   ---- 
End-of-path arrival time (ps)           4740
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:tx_state_1\/clock_0                       macrocell33         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\soundUART:BUART:tx_state_1\/q      macrocell33   1250   1250  13023125  RISE       1
\soundUART:BUART:tx_bitclk\/main_0  macrocell36   3490   4740  13033417  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:tx_bitclk\/clock_0                        macrocell36         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \soundUART:BUART:tx_state_0\/q
Path End       : \soundUART:BUART:tx_state_1\/main_1
Capture Clock  : \soundUART:BUART:tx_state_1\/clock_0
Path slack     : 13033645p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (soundUART_IntClock:R#1 vs. soundUART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4512
-------------------------------------   ---- 
End-of-path arrival time (ps)           4512
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:tx_state_0\/clock_0                       macrocell34         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\soundUART:BUART:tx_state_0\/q       macrocell34   1250   1250  13023713  RISE       1
\soundUART:BUART:tx_state_1\/main_1  macrocell33   3262   4512  13033645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:tx_state_1\/clock_0                       macrocell33         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \soundUART:BUART:tx_state_2\/q
Path End       : \soundUART:BUART:tx_state_2\/main_3
Capture Clock  : \soundUART:BUART:tx_state_2\/clock_0
Path slack     : 13033823p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (soundUART_IntClock:R#1 vs. soundUART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4334
-------------------------------------   ---- 
End-of-path arrival time (ps)           4334
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:tx_state_2\/clock_0                       macrocell35         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\soundUART:BUART:tx_state_2\/q       macrocell35   1250   1250  13025496  RISE       1
\soundUART:BUART:tx_state_2\/main_3  macrocell35   3084   4334  13033823  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:tx_state_2\/clock_0                       macrocell35         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \soundUART:BUART:tx_state_2\/q
Path End       : \soundUART:BUART:txn\/main_4
Capture Clock  : \soundUART:BUART:txn\/clock_0
Path slack     : 13033961p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (soundUART_IntClock:R#1 vs. soundUART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4196
-------------------------------------   ---- 
End-of-path arrival time (ps)           4196
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:tx_state_2\/clock_0                       macrocell35         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\soundUART:BUART:tx_state_2\/q  macrocell35   1250   1250  13025496  RISE       1
\soundUART:BUART:txn\/main_4    macrocell32   2946   4196  13033961  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:txn\/clock_0                              macrocell32         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \soundUART:BUART:tx_bitclk\/q
Path End       : \soundUART:BUART:tx_state_0\/main_5
Capture Clock  : \soundUART:BUART:tx_state_0\/clock_0
Path slack     : 13033980p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (soundUART_IntClock:R#1 vs. soundUART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4176
-------------------------------------   ---- 
End-of-path arrival time (ps)           4176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:tx_bitclk\/clock_0                        macrocell36         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\soundUART:BUART:tx_bitclk\/q        macrocell36   1250   1250  13033200  RISE       1
\soundUART:BUART:tx_state_0\/main_5  macrocell34   2926   4176  13033980  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:tx_state_0\/clock_0                       macrocell34         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \soundUART:BUART:tx_bitclk\/q
Path End       : \soundUART:BUART:tx_state_1\/main_5
Capture Clock  : \soundUART:BUART:tx_state_1\/clock_0
Path slack     : 13033981p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (soundUART_IntClock:R#1 vs. soundUART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4175
-------------------------------------   ---- 
End-of-path arrival time (ps)           4175
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:tx_bitclk\/clock_0                        macrocell36         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\soundUART:BUART:tx_bitclk\/q        macrocell36   1250   1250  13033200  RISE       1
\soundUART:BUART:tx_state_1\/main_5  macrocell33   2925   4175  13033981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:tx_state_1\/clock_0                       macrocell33         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \soundUART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \soundUART:BUART:tx_state_1\/main_4
Capture Clock  : \soundUART:BUART:tx_state_1\/clock_0
Path slack     : 13034426p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (soundUART_IntClock:R#1 vs. soundUART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3731
-------------------------------------   ---- 
End-of-path arrival time (ps)           3731
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell8       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\soundUART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell8    190    190  13034426  RISE       1
\soundUART:BUART:tx_state_1\/main_4               macrocell33     3541   3731  13034426  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:tx_state_1\/clock_0                       macrocell33         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \soundUART:BUART:txn\/q
Path End       : \soundUART:BUART:txn\/main_0
Capture Clock  : \soundUART:BUART:txn\/clock_0
Path slack     : 13034614p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (soundUART_IntClock:R#1 vs. soundUART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3542
-------------------------------------   ---- 
End-of-path arrival time (ps)           3542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:txn\/clock_0                              macrocell32         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\soundUART:BUART:txn\/q       macrocell32   1250   1250  13034614  RISE       1
\soundUART:BUART:txn\/main_0  macrocell32   2292   3542  13034614  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:txn\/clock_0                              macrocell32         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \soundUART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \soundUART:BUART:tx_state_2\/main_2
Capture Clock  : \soundUART:BUART:tx_state_2\/clock_0
Path slack     : 13035184p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (soundUART_IntClock:R#1 vs. soundUART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2973
-------------------------------------   ---- 
End-of-path arrival time (ps)           2973
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell8       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\soundUART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8    190    190  13026855  RISE       1
\soundUART:BUART:tx_state_2\/main_2               macrocell35     2783   2973  13035184  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:tx_state_2\/clock_0                       macrocell35         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \soundUART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \soundUART:BUART:txn\/main_5
Capture Clock  : \soundUART:BUART:txn\/clock_0
Path slack     : 13035351p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (soundUART_IntClock:R#1 vs. soundUART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2806
-------------------------------------   ---- 
End-of-path arrival time (ps)           2806
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell8       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\soundUART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell8    190    190  13034426  RISE       1
\soundUART:BUART:txn\/main_5                      macrocell32     2616   2806  13035351  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:txn\/clock_0                              macrocell32         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \soundUART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \soundUART:BUART:tx_state_2\/main_4
Capture Clock  : \soundUART:BUART:tx_state_2\/clock_0
Path slack     : 13035363p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (soundUART_IntClock:R#1 vs. soundUART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2793
-------------------------------------   ---- 
End-of-path arrival time (ps)           2793
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell8       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\soundUART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell8    190    190  13034426  RISE       1
\soundUART:BUART:tx_state_2\/main_4               macrocell35     2603   2793  13035363  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:tx_state_2\/clock_0                       macrocell35         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorPWM_2:PWMUDB:runmode_enable\/q
Path End       : \motorPWM_2:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \motorPWM_2:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 19988027p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (clock_motor:R#1 vs. clock_motor:R#2)   20000000
- Setup time                                              -6060
----------------------------------------------------   -------- 
End-of-path required time (ps)                         19993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5913
-------------------------------------   ---- 
End-of-path arrival time (ps)           5913
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\motorPWM_2:PWMUDB:runmode_enable\/clock_0                 macrocell28         0      0  RISE       1

Data path
pin name                                    model name     delay     AT     slack  edge  Fanout
------------------------------------------  -------------  -----  -----  --------  ----  ------
\motorPWM_2:PWMUDB:runmode_enable\/q        macrocell28     1250   1250  19988027  RISE       1
\motorPWM_2:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell6   4663   5913  19988027  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\motorPWM_2:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell6       0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorPWM_2:PWMUDB:runmode_enable\/q
Path End       : \motorPWM_2:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \motorPWM_2:PWMUDB:genblk8:stsreg\/clock
Path slack     : 19988516p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (clock_motor:R#1 vs. clock_motor:R#2)   20000000
- Setup time                                               -500
----------------------------------------------------   -------- 
End-of-path required time (ps)                         19999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10984
-------------------------------------   ----- 
End-of-path arrival time (ps)           10984
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\motorPWM_2:PWMUDB:runmode_enable\/clock_0                 macrocell28         0      0  RISE       1

Data path
pin name                                     model name    delay     AT     slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  --------  ----  ------
\motorPWM_2:PWMUDB:runmode_enable\/q         macrocell28    1250   1250  19988027  RISE       1
\motorPWM_2:PWMUDB:status_2\/main_0          macrocell11    4081   5331  19988516  RISE       1
\motorPWM_2:PWMUDB:status_2\/q               macrocell11    3350   8681  19988516  RISE       1
\motorPWM_2:PWMUDB:genblk8:stsreg\/status_2  statusicell3   2303  10984  19988516  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\motorPWM_2:PWMUDB:genblk8:stsreg\/clock                   statusicell3        0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorPWM_1:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \motorPWM_1:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \motorPWM_1:PWMUDB:genblk8:stsreg\/clock
Path slack     : 19988753p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (clock_motor:R#1 vs. clock_motor:R#2)   20000000
- Setup time                                               -500
----------------------------------------------------   -------- 
End-of-path required time (ps)                         19999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10747
-------------------------------------   ----- 
End-of-path arrival time (ps)           10747
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\motorPWM_1:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell5       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\motorPWM_1:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell5   2290   2290  19988753  RISE       1
\motorPWM_1:PWMUDB:status_2\/main_1          macrocell9      2792   5082  19988753  RISE       1
\motorPWM_1:PWMUDB:status_2\/q               macrocell9      3350   8432  19988753  RISE       1
\motorPWM_1:PWMUDB:genblk8:stsreg\/status_2  statusicell2    2315  10747  19988753  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\motorPWM_1:PWMUDB:genblk8:stsreg\/clock                   statusicell2        0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorPWM_1:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \motorPWM_1:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \motorPWM_1:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 19988857p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (clock_motor:R#1 vs. clock_motor:R#2)   20000000
- Setup time                                              -6060
----------------------------------------------------   -------- 
End-of-path required time (ps)                         19993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5083
-------------------------------------   ---- 
End-of-path arrival time (ps)           5083
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\motorPWM_1:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell5       0      0  RISE       1

Data path
pin name                                    model name     delay     AT     slack  edge  Fanout
------------------------------------------  -------------  -----  -----  --------  ----  ------
\motorPWM_1:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell5   2290   2290  19988753  RISE       1
\motorPWM_1:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell5   2793   5083  19988857  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\motorPWM_1:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell5       0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorPWM_2:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \motorPWM_2:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \motorPWM_2:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 19988858p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (clock_motor:R#1 vs. clock_motor:R#2)   20000000
- Setup time                                              -6060
----------------------------------------------------   -------- 
End-of-path required time (ps)                         19993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5082
-------------------------------------   ---- 
End-of-path arrival time (ps)           5082
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\motorPWM_2:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell6       0      0  RISE       1

Data path
pin name                                    model name     delay     AT     slack  edge  Fanout
------------------------------------------  -------------  -----  -----  --------  ----  ------
\motorPWM_2:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell6   2290   2290  19988779  RISE       1
\motorPWM_2:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell6   2792   5082  19988858  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\motorPWM_2:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell6       0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorPWM_1:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_1467/main_1
Capture Clock  : Net_1467/clock_0
Path slack     : 19989138p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (clock_motor:R#1 vs. clock_motor:R#2)   20000000
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         19996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7352
-------------------------------------   ---- 
End-of-path arrival time (ps)           7352
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\motorPWM_1:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell5       0      0  RISE       1

Data path
pin name                                   model name     delay     AT     slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  --------  ----  ------
\motorPWM_1:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell5   2510   2510  19989138  RISE       1
Net_1467/main_1                            macrocell27     4842   7352  19989138  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1467/clock_0                                           macrocell27         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorPWM_1:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \motorPWM_1:PWMUDB:prevCompare1\/main_0
Capture Clock  : \motorPWM_1:PWMUDB:prevCompare1\/clock_0
Path slack     : 19989701p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (clock_motor:R#1 vs. clock_motor:R#2)   20000000
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         19996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6789
-------------------------------------   ---- 
End-of-path arrival time (ps)           6789
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\motorPWM_1:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell5       0      0  RISE       1

Data path
pin name                                   model name     delay     AT     slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  --------  ----  ------
\motorPWM_1:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell5   2510   2510  19989138  RISE       1
\motorPWM_1:PWMUDB:prevCompare1\/main_0    macrocell25     4279   6789  19989701  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\motorPWM_1:PWMUDB:prevCompare1\/clock_0                   macrocell25         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorPWM_1:PWMUDB:runmode_enable\/q
Path End       : \motorPWM_1:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \motorPWM_1:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 19989897p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (clock_motor:R#1 vs. clock_motor:R#2)   20000000
- Setup time                                              -6060
----------------------------------------------------   -------- 
End-of-path required time (ps)                         19993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4043
-------------------------------------   ---- 
End-of-path arrival time (ps)           4043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\motorPWM_1:PWMUDB:runmode_enable\/clock_0                 macrocell24         0      0  RISE       1

Data path
pin name                                    model name     delay     AT     slack  edge  Fanout
------------------------------------------  -------------  -----  -----  --------  ----  ------
\motorPWM_1:PWMUDB:runmode_enable\/q        macrocell24     1250   1250  19989811  RISE       1
\motorPWM_1:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell5   2793   4043  19989897  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\motorPWM_1:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell5       0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorPWM_2:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \motorPWM_2:PWMUDB:prevCompare1\/main_0
Capture Clock  : \motorPWM_2:PWMUDB:prevCompare1\/clock_0
Path slack     : 19991061p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (clock_motor:R#1 vs. clock_motor:R#2)   20000000
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         19996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5429
-------------------------------------   ---- 
End-of-path arrival time (ps)           5429
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\motorPWM_2:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell6       0      0  RISE       1

Data path
pin name                                   model name     delay     AT     slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  --------  ----  ------
\motorPWM_2:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell6   2510   2510  19991061  RISE       1
\motorPWM_2:PWMUDB:prevCompare1\/main_0    macrocell29     2919   5429  19991061  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\motorPWM_2:PWMUDB:prevCompare1\/clock_0                   macrocell29         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorPWM_2:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_1540/main_1
Capture Clock  : Net_1540/clock_0
Path slack     : 19991063p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (clock_motor:R#1 vs. clock_motor:R#2)   20000000
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         19996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5427
-------------------------------------   ---- 
End-of-path arrival time (ps)           5427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\motorPWM_2:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell6       0      0  RISE       1

Data path
pin name                                   model name     delay     AT     slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  --------  ----  ------
\motorPWM_2:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell6   2510   2510  19991061  RISE       1
Net_1540/main_1                            macrocell31     2917   5427  19991063  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1540/clock_0                                           macrocell31         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorPWM_2:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \motorPWM_2:PWMUDB:status_0\/main_1
Capture Clock  : \motorPWM_2:PWMUDB:status_0\/clock_0
Path slack     : 19991072p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (clock_motor:R#1 vs. clock_motor:R#2)   20000000
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         19996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5418
-------------------------------------   ---- 
End-of-path arrival time (ps)           5418
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\motorPWM_2:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell6       0      0  RISE       1

Data path
pin name                                   model name     delay     AT     slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  --------  ----  ------
\motorPWM_2:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell6   2510   2510  19991061  RISE       1
\motorPWM_2:PWMUDB:status_0\/main_1        macrocell30     2908   5418  19991072  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\motorPWM_2:PWMUDB:status_0\/clock_0                       macrocell30         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorPWM_1:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \motorPWM_1:PWMUDB:status_0\/main_1
Capture Clock  : \motorPWM_1:PWMUDB:status_0\/clock_0
Path slack     : 19991333p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (clock_motor:R#1 vs. clock_motor:R#2)   20000000
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         19996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5157
-------------------------------------   ---- 
End-of-path arrival time (ps)           5157
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\motorPWM_1:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell5       0      0  RISE       1

Data path
pin name                                   model name     delay     AT     slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  --------  ----  ------
\motorPWM_1:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell5   2510   2510  19989138  RISE       1
\motorPWM_1:PWMUDB:status_0\/main_1        macrocell26     2647   5157  19991333  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\motorPWM_1:PWMUDB:status_0\/clock_0                       macrocell26         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorPWM_1:PWMUDB:runmode_enable\/q
Path End       : Net_1467/main_0
Capture Clock  : Net_1467/clock_0
Path slack     : 19991532p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (clock_motor:R#1 vs. clock_motor:R#2)   20000000
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         19996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4958
-------------------------------------   ---- 
End-of-path arrival time (ps)           4958
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\motorPWM_1:PWMUDB:runmode_enable\/clock_0                 macrocell24         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\motorPWM_1:PWMUDB:runmode_enable\/q  macrocell24   1250   1250  19989811  RISE       1
Net_1467/main_0                       macrocell27   3708   4958  19991532  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1467/clock_0                                           macrocell27         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorPWM_2:PWMUDB:runmode_enable\/q
Path End       : Net_1540/main_0
Capture Clock  : Net_1540/clock_0
Path slack     : 19991966p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (clock_motor:R#1 vs. clock_motor:R#2)   20000000
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         19996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4524
-------------------------------------   ---- 
End-of-path arrival time (ps)           4524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\motorPWM_2:PWMUDB:runmode_enable\/clock_0                 macrocell28         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\motorPWM_2:PWMUDB:runmode_enable\/q  macrocell28   1250   1250  19988027  RISE       1
Net_1540/main_0                       macrocell31   3274   4524  19991966  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1540/clock_0                                           macrocell31         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorPWM_1:PWMUDB:prevCompare1\/q
Path End       : \motorPWM_1:PWMUDB:status_0\/main_0
Capture Clock  : \motorPWM_1:PWMUDB:status_0\/clock_0
Path slack     : 19992330p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (clock_motor:R#1 vs. clock_motor:R#2)   20000000
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         19996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4160
-------------------------------------   ---- 
End-of-path arrival time (ps)           4160
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\motorPWM_1:PWMUDB:prevCompare1\/clock_0                   macrocell25         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\motorPWM_1:PWMUDB:prevCompare1\/q   macrocell25   1250   1250  19992330  RISE       1
\motorPWM_1:PWMUDB:status_0\/main_0  macrocell26   2910   4160  19992330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\motorPWM_1:PWMUDB:status_0\/clock_0                       macrocell26         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorPWM_1:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \motorPWM_1:PWMUDB:runmode_enable\/main_0
Capture Clock  : \motorPWM_1:PWMUDB:runmode_enable\/clock_0
Path slack     : 19992944p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (clock_motor:R#1 vs. clock_motor:R#2)   20000000
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         19996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3546
-------------------------------------   ---- 
End-of-path arrival time (ps)           3546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\motorPWM_1:PWMUDB:genblk1:ctrlreg\/clock                  controlcell3        0      0  RISE       1

Data path
pin name                                       model name    delay     AT     slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  --------  ----  ------
\motorPWM_1:PWMUDB:genblk1:ctrlreg\/control_7  controlcell3   1210   1210  19992944  RISE       1
\motorPWM_1:PWMUDB:runmode_enable\/main_0      macrocell24    2336   3546  19992944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\motorPWM_1:PWMUDB:runmode_enable\/clock_0                 macrocell24         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorPWM_2:PWMUDB:prevCompare1\/q
Path End       : \motorPWM_2:PWMUDB:status_0\/main_0
Capture Clock  : \motorPWM_2:PWMUDB:status_0\/clock_0
Path slack     : 19992950p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (clock_motor:R#1 vs. clock_motor:R#2)   20000000
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         19996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3540
-------------------------------------   ---- 
End-of-path arrival time (ps)           3540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\motorPWM_2:PWMUDB:prevCompare1\/clock_0                   macrocell29         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\motorPWM_2:PWMUDB:prevCompare1\/q   macrocell29   1250   1250  19992950  RISE       1
\motorPWM_2:PWMUDB:status_0\/main_0  macrocell30   2290   3540  19992950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\motorPWM_2:PWMUDB:status_0\/clock_0                       macrocell30         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorPWM_2:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \motorPWM_2:PWMUDB:runmode_enable\/main_0
Capture Clock  : \motorPWM_2:PWMUDB:runmode_enable\/clock_0
Path slack     : 19992966p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (clock_motor:R#1 vs. clock_motor:R#2)   20000000
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         19996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3524
-------------------------------------   ---- 
End-of-path arrival time (ps)           3524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\motorPWM_2:PWMUDB:genblk1:ctrlreg\/clock                  controlcell4        0      0  RISE       1

Data path
pin name                                       model name    delay     AT     slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  --------  ----  ------
\motorPWM_2:PWMUDB:genblk1:ctrlreg\/control_7  controlcell4   1210   1210  19992966  RISE       1
\motorPWM_2:PWMUDB:runmode_enable\/main_0      macrocell28    2314   3524  19992966  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\motorPWM_2:PWMUDB:runmode_enable\/clock_0                 macrocell28         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorPWM_1:PWMUDB:status_0\/q
Path End       : \motorPWM_1:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \motorPWM_1:PWMUDB:genblk8:stsreg\/clock
Path slack     : 19995926p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (clock_motor:R#1 vs. clock_motor:R#2)   20000000
- Setup time                                               -500
----------------------------------------------------   -------- 
End-of-path required time (ps)                         19999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3574
-------------------------------------   ---- 
End-of-path arrival time (ps)           3574
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\motorPWM_1:PWMUDB:status_0\/clock_0                       macrocell26         0      0  RISE       1

Data path
pin name                                     model name    delay     AT     slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  --------  ----  ------
\motorPWM_1:PWMUDB:status_0\/q               macrocell26    1250   1250  19995926  RISE       1
\motorPWM_1:PWMUDB:genblk8:stsreg\/status_0  statusicell2   2324   3574  19995926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\motorPWM_1:PWMUDB:genblk8:stsreg\/clock                   statusicell2        0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorPWM_2:PWMUDB:status_0\/q
Path End       : \motorPWM_2:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \motorPWM_2:PWMUDB:genblk8:stsreg\/clock
Path slack     : 19995945p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (clock_motor:R#1 vs. clock_motor:R#2)   20000000
- Setup time                                               -500
----------------------------------------------------   -------- 
End-of-path required time (ps)                         19999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3555
-------------------------------------   ---- 
End-of-path arrival time (ps)           3555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\motorPWM_2:PWMUDB:status_0\/clock_0                       macrocell30         0      0  RISE       1

Data path
pin name                                     model name    delay     AT     slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  --------  ----  ------
\motorPWM_2:PWMUDB:status_0\/q               macrocell30    1250   1250  19995945  RISE       1
\motorPWM_2:PWMUDB:genblk8:stsreg\/status_0  statusicell3   2305   3555  19995945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\motorPWM_2:PWMUDB:genblk8:stsreg\/clock                   statusicell3        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

