vhdl work "C:\Users\Mikkel Jaedicke\Dropbox\Semesterprojekt F14\FPGA\ver5\tic_counter.vhd"
vhdl work "C:\Users\Mikkel Jaedicke\Dropbox\Semesterprojekt F14\FPGA\ver5\SPI.vhd"
vhdl work "C:\Users\Mikkel Jaedicke\Dropbox\Semesterprojekt F14\FPGA\ver5\PWM_generator.vhd"
vhdl work "C:\Users\Mikkel Jaedicke\Dropbox\Semesterprojekt F14\FPGA\ver5\output_decoder.vhd"
vhdl work "C:\Users\Mikkel Jaedicke\Dropbox\Semesterprojekt F14\FPGA\ver5\input_decoder.vhd"
vhdl work "C:\Users\Mikkel Jaedicke\Dropbox\Semesterprojekt F14\FPGA\ver5\display_debug.vhd"
vhdl work "C:\Users\Mikkel Jaedicke\Dropbox\Semesterprojekt F14\FPGA\ver5\decoder_reset.vhd"
vhdl work "C:\Users\Mikkel Jaedicke\Dropbox\Semesterprojekt F14\FPGA\ver5\clk_scaler.vhd"
vhdl work "C:\Users\Mikkel Jaedicke\Dropbox\Semesterprojekt F14\FPGA\ver5\main.vhd"
