// Seed: 3198714842
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    module_0
);
  input wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire [-1 : 1] id_8;
endmodule
module module_1 (
    output tri id_0,
    input wand id_1,
    output wire id_2,
    input uwire id_3,
    input wor id_4,
    output wor id_5,
    inout uwire id_6,
    output uwire id_7,
    input uwire id_8,
    input wor id_9
    , id_17,
    output supply0 id_10,
    input supply1 id_11,
    output wand id_12,
    input supply1 id_13,
    output supply0 id_14,
    output supply1 id_15
);
  wire id_18;
  xor primCall (id_6, id_18, id_13, id_3, id_9, id_11, id_8, id_1, id_17);
  module_0 modCall_1 (
      id_18,
      id_17,
      id_18,
      id_18,
      id_18,
      id_17,
      id_18
  );
endmodule
