# system info dircc_processing_counter_test_sys on 2017.05.26.19:10:01
system_info:
name,value
DEVICE,5CSEMA5F31C6
DEVICE_FAMILY,Cyclone V
GENERATION_ID,1495822200
#
#
# Files generated for dircc_processing_counter_test_sys on 2017.05.26.19:10:01
files:
filepath,kind,attributes,module,is_top
simulation/dircc_processing_counter_test_sys.v,VERILOG,,dircc_processing_counter_test_sys,true
simulation/submodules/dircc_processing_counter_test_sys_node_0.v,VERILOG,,dircc_processing_counter_test_sys_node_0,false
simulation/submodules/dircc_processing_counter_test_sys_node_1.v,VERILOG,,dircc_processing_counter_test_sys_node_1,false
simulation/submodules/dircc_processing_counter_test_sys_node_65536.v,VERILOG,,dircc_processing_counter_test_sys_node_65536,false
simulation/submodules/dircc_processing_counter_test_sys_node_65537.v,VERILOG,,dircc_processing_counter_test_sys_node_65537,false
simulation/submodules/dircc_avalon_st_terminal.v,VERILOG,,dircc_avalon_st_terminal_inst,false
simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
simulation/submodules/dircc_address_gen.sv,SYSTEM_VERILOG,,dircc_address_gen,false
simulation/submodules/dircc_types.sv,SYSTEM_VERILOG,,dircc_processing,false
simulation/submodules/dircc_system_states_pkg.sv,SYSTEM_VERILOG,,dircc_processing,false
simulation/submodules/dircc_application_pkg.sv,SYSTEM_VERILOG,,dircc_processing,false
simulation/submodules/dircc_counter_compute_handler.sv,SYSTEM_VERILOG,,dircc_processing,false
simulation/submodules/dircc_counter_receive_handler.sv,SYSTEM_VERILOG,,dircc_processing,false
simulation/submodules/dircc_counter_rts_handler.sv,SYSTEM_VERILOG,,dircc_processing,false
simulation/submodules/dircc_counter_send_handler.sv,SYSTEM_VERILOG,,dircc_processing,false
simulation/submodules/dircc_processing.sv,SYSTEM_VERILOG,,dircc_processing,false
simulation/submodules/dircc_avalon_st_packet_sender.sv,SYSTEM_VERILOG,,dircc_processing,false
simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,dircc_processing,false
simulation/submodules/dircc_avalon_st_packet_receiver.sv,SYSTEM_VERILOG,,dircc_processing,false
simulation/submodules/dircc_status_register.sv,SYSTEM_VERILOG,,dircc_processing,false
simulation/submodules/dircc_processing_counter_test_sys_node_0_routing.v,VERILOG,,dircc_processing_counter_test_sys_node_0_routing,false
simulation/submodules/dircc_processing_counter_test_sys_node_1_routing.v,VERILOG,,dircc_processing_counter_test_sys_node_1_routing,false
simulation/submodules/dircc_processing_counter_test_sys_node_65536_routing.v,VERILOG,,dircc_processing_counter_test_sys_node_65536_routing,false
simulation/submodules/dircc_processing_counter_test_sys_node_65537_routing.v,VERILOG,,dircc_processing_counter_test_sys_node_65537_routing,false
simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
simulation/submodules/dircc_processing_counter_test_sys_node_0_routing_input_mux.sv,SYSTEM_VERILOG,,dircc_processing_counter_test_sys_node_0_routing_input_mux,false
simulation/submodules/dircc_processing_counter_test_sys_node_0_routing_output_demux.sv,SYSTEM_VERILOG,,dircc_processing_counter_test_sys_node_0_routing_output_demux,false
simulation/submodules/dircc_router.sv,SYSTEM_VERILOG,,dircc_router,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
dircc_processing_counter_test_sys.node_0,dircc_processing_counter_test_sys_node_0
dircc_processing_counter_test_sys.node_0.address,dircc_address_gen
dircc_processing_counter_test_sys.node_0.dircc_processing_counter,dircc_processing
dircc_processing_counter_test_sys.node_0.routing,dircc_processing_counter_test_sys_node_0_routing
dircc_processing_counter_test_sys.node_0.routing.input_fifo_east,altera_avalon_sc_fifo
dircc_processing_counter_test_sys.node_0.routing.input_fifo_north,altera_avalon_sc_fifo
dircc_processing_counter_test_sys.node_0.routing.input_fifo_south,altera_avalon_sc_fifo
dircc_processing_counter_test_sys.node_0.routing.input_fifo_west,altera_avalon_sc_fifo
dircc_processing_counter_test_sys.node_0.routing.input_mux,dircc_processing_counter_test_sys_node_0_routing_input_mux
dircc_processing_counter_test_sys.node_0.routing.output_demux,dircc_processing_counter_test_sys_node_0_routing_output_demux
dircc_processing_counter_test_sys.node_0.routing.router,dircc_router
dircc_processing_counter_test_sys.node_0.rst_controller,altera_reset_controller
dircc_processing_counter_test_sys.node_1,dircc_processing_counter_test_sys_node_1
dircc_processing_counter_test_sys.node_1.address,dircc_address_gen
dircc_processing_counter_test_sys.node_1.dircc_processing_counter,dircc_processing
dircc_processing_counter_test_sys.node_1.routing,dircc_processing_counter_test_sys_node_1_routing
dircc_processing_counter_test_sys.node_1.routing.input_fifo_east,altera_avalon_sc_fifo
dircc_processing_counter_test_sys.node_1.routing.input_fifo_north,altera_avalon_sc_fifo
dircc_processing_counter_test_sys.node_1.routing.input_fifo_south,altera_avalon_sc_fifo
dircc_processing_counter_test_sys.node_1.routing.input_fifo_west,altera_avalon_sc_fifo
dircc_processing_counter_test_sys.node_1.routing.input_mux,dircc_processing_counter_test_sys_node_0_routing_input_mux
dircc_processing_counter_test_sys.node_1.routing.output_demux,dircc_processing_counter_test_sys_node_0_routing_output_demux
dircc_processing_counter_test_sys.node_1.routing.router,dircc_router
dircc_processing_counter_test_sys.node_1.rst_controller,altera_reset_controller
dircc_processing_counter_test_sys.node_65536,dircc_processing_counter_test_sys_node_65536
dircc_processing_counter_test_sys.node_65536.address,dircc_address_gen
dircc_processing_counter_test_sys.node_65536.dircc_processing_counter,dircc_processing
dircc_processing_counter_test_sys.node_65536.routing,dircc_processing_counter_test_sys_node_65536_routing
dircc_processing_counter_test_sys.node_65536.routing.input_fifo_east,altera_avalon_sc_fifo
dircc_processing_counter_test_sys.node_65536.routing.input_fifo_north,altera_avalon_sc_fifo
dircc_processing_counter_test_sys.node_65536.routing.input_fifo_south,altera_avalon_sc_fifo
dircc_processing_counter_test_sys.node_65536.routing.input_fifo_west,altera_avalon_sc_fifo
dircc_processing_counter_test_sys.node_65536.routing.input_mux,dircc_processing_counter_test_sys_node_0_routing_input_mux
dircc_processing_counter_test_sys.node_65536.routing.output_demux,dircc_processing_counter_test_sys_node_0_routing_output_demux
dircc_processing_counter_test_sys.node_65536.routing.router,dircc_router
dircc_processing_counter_test_sys.node_65536.rst_controller,altera_reset_controller
dircc_processing_counter_test_sys.node_65537,dircc_processing_counter_test_sys_node_65537
dircc_processing_counter_test_sys.node_65537.address,dircc_address_gen
dircc_processing_counter_test_sys.node_65537.dircc_processing_counter,dircc_processing
dircc_processing_counter_test_sys.node_65537.routing,dircc_processing_counter_test_sys_node_65537_routing
dircc_processing_counter_test_sys.node_65537.routing.input_fifo_east,altera_avalon_sc_fifo
dircc_processing_counter_test_sys.node_65537.routing.input_fifo_north,altera_avalon_sc_fifo
dircc_processing_counter_test_sys.node_65537.routing.input_fifo_south,altera_avalon_sc_fifo
dircc_processing_counter_test_sys.node_65537.routing.input_fifo_west,altera_avalon_sc_fifo
dircc_processing_counter_test_sys.node_65537.routing.input_mux,dircc_processing_counter_test_sys_node_0_routing_input_mux
dircc_processing_counter_test_sys.node_65537.routing.output_demux,dircc_processing_counter_test_sys_node_0_routing_output_demux
dircc_processing_counter_test_sys.node_65537.routing.router,dircc_router
dircc_processing_counter_test_sys.node_65537.rst_controller,altera_reset_controller
dircc_processing_counter_test_sys.terminal_east_0,dircc_avalon_st_terminal_inst
dircc_processing_counter_test_sys.terminal_east_1,dircc_avalon_st_terminal_inst
dircc_processing_counter_test_sys.terminal_north_0,dircc_avalon_st_terminal_inst
dircc_processing_counter_test_sys.terminal_north_1,dircc_avalon_st_terminal_inst
dircc_processing_counter_test_sys.terminal_south_0,dircc_avalon_st_terminal_inst
dircc_processing_counter_test_sys.terminal_south_1,dircc_avalon_st_terminal_inst
dircc_processing_counter_test_sys.terminal_west_0,dircc_avalon_st_terminal_inst
dircc_processing_counter_test_sys.terminal_west_1,dircc_avalon_st_terminal_inst
dircc_processing_counter_test_sys.rst_controller,altera_reset_controller
