Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Mon May 26 07:20:34 2025
| Host         : WD850X2TB running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_utilization -file ./results/utilization.rpt
| Design       : top
| Device       : xczu2cg-sfvc784-1-e
| Speed File   : -1
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+------------+-----------+-------+
|          Site Type         |  Used | Fixed | Prohibited | Available | Util% |
+----------------------------+-------+-------+------------+-----------+-------+
| CLB LUTs                   | 11684 |     0 |          0 |     47232 | 24.74 |
|   LUT as Logic             |  9331 |     0 |          0 |     47232 | 19.76 |
|   LUT as Memory            |  2353 |     0 |          0 |     28800 |  8.17 |
|     LUT as Distributed RAM |  1092 |     0 |            |           |       |
|     LUT as Shift Register  |  1261 |     0 |            |           |       |
| CLB Registers              | 15350 |     0 |          0 |     94464 | 16.25 |
|   Register as Flip Flop    | 15350 |     0 |          0 |     94464 | 16.25 |
|   Register as Latch        |     0 |     0 |          0 |     94464 |  0.00 |
| CARRY8                     |   111 |     0 |          0 |      8820 |  1.26 |
| F7 Muxes                   |   153 |     0 |          0 |     35280 |  0.43 |
| F8 Muxes                   |    34 |     0 |          0 |     17640 |  0.19 |
| F9 Muxes                   |     0 |     0 |          0 |      8820 |  0.00 |
+----------------------------+-------+-------+------------+-----------+-------+
* Warning! LUT value is adjusted to account for LUT combining.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 41    |          Yes |           - |          Set |
| 262   |          Yes |           - |        Reset |
| 599   |          Yes |         Set |            - |
| 14448 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+-------+-------+------------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Prohibited | Available | Util% |
+--------------------------------------------+-------+-------+------------+-----------+-------+
| CLB                                        |  2417 |     0 |          0 |      8820 | 27.40 |
|   CLBL                                     |  1585 |     0 |            |           |       |
|   CLBM                                     |   832 |     0 |            |           |       |
| LUT as Logic                               |  9331 |     0 |          0 |     47232 | 19.76 |
|   using O5 output only                     |   386 |       |            |           |       |
|   using O6 output only                     |  6601 |       |            |           |       |
|   using O5 and O6                          |  2344 |       |            |           |       |
| LUT as Memory                              |  2353 |     0 |          0 |     28800 |  8.17 |
|   LUT as Distributed RAM                   |  1092 |     0 |            |           |       |
|     using O5 output only                   |     0 |       |            |           |       |
|     using O6 output only                   |   112 |       |            |           |       |
|     using O5 and O6                        |   980 |       |            |           |       |
|   LUT as Shift Register                    |  1261 |     0 |            |           |       |
|     using O5 output only                   |     0 |       |            |           |       |
|     using O6 output only                   |  1022 |       |            |           |       |
|     using O5 and O6                        |   239 |       |            |           |       |
| CLB Registers                              | 15350 |     0 |          0 |     94464 | 16.25 |
|   Register driven from within the CLB      |  9173 |       |            |           |       |
|   Register driven from outside the CLB     |  6177 |       |            |           |       |
|     LUT in front of the register is unused |  3823 |       |            |           |       |
|     LUT in front of the register is used   |  2354 |       |            |           |       |
| Unique Control Sets                        |   865 |       |          0 |     17640 |  4.90 |
+--------------------------------------------+-------+-------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+------------+-----------+-------+
|     Site Type     | Used | Fixed | Prohibited | Available | Util% |
+-------------------+------+-------+------------+-----------+-------+
| Block RAM Tile    |   16 |     0 |          0 |       150 | 10.67 |
|   RAMB36/FIFO*    |   15 |     0 |          0 |       150 | 10.00 |
|     RAMB36E2 only |   15 |       |            |           |       |
|   RAMB18          |    2 |     0 |          0 |       300 |  0.67 |
|     RAMB18E2 only |    2 |       |            |           |       |
+-------------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| DSPs           |    8 |     0 |          0 |       240 |  3.33 |
|   DSP48E2 only |    8 |       |            |           |       |
+----------------+------+-------+------------+-----------+-------+


5. I/O
------

+------------------+------+-------+------------+-----------+-------+
|     Site Type    | Used | Fixed | Prohibited | Available | Util% |
+------------------+------+-------+------------+-----------+-------+
| Bonded IOB       |    2 |     2 |          0 |       252 |  0.79 |
| HPIOB_M          |    0 |     0 |          0 |        72 |  0.00 |
| HPIOB_S          |    0 |     0 |          0 |        72 |  0.00 |
| HDIOB_M          |    2 |     2 |          0 |        48 |  4.17 |
|   INPUT          |    0 |       |            |           |       |
|   OUTPUT         |    2 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HDIOB_S          |    0 |     0 |          0 |        48 |  0.00 |
| HPIOB_SNGL       |    0 |     0 |          0 |        12 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |          0 |        72 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |          0 |        72 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |          0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |          0 |        24 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |          0 |       936 |  0.00 |
| BITSLICE_TX      |    0 |     0 |          0 |        24 |  0.00 |
| RIU_OR           |    0 |     0 |          0 |        12 |  0.00 |
+------------------+------+-------+------------+-----------+-------+


6. CLOCK
--------

+------------+------+-------+------------+-----------+-------+
|  Site Type | Used | Fixed | Prohibited | Available | Util% |
+------------+------+-------+------------+-----------+-------+
| BUFGCE     |    1 |     0 |          0 |        88 |  1.14 |
| BUFGCE_DIV |    0 |     0 |          0 |        12 |  0.00 |
| BUFG_PS    |    1 |     0 |          0 |        72 |  1.39 |
| BUFGCTRL*  |    0 |     0 |          0 |        24 |  0.00 |
| PLL        |    0 |     0 |          0 |         6 |  0.00 |
| MMCM       |    0 |     0 |          0 |         3 |  0.00 |
+------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------+------+-------+------------+-----------+--------+
| Site Type | Used | Fixed | Prohibited | Available |  Util% |
+-----------+------+-------+------------+-----------+--------+
| PS8       |    1 |     0 |          0 |         1 | 100.00 |
| SYSMONE4  |    0 |     0 |          0 |         1 |   0.00 |
+-----------+------+-------+------------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    1 |     0 |          0 |         4 | 25.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


9. Primitives
-------------

+----------+-------+---------------------+
| Ref Name |  Used | Functional Category |
+----------+-------+---------------------+
| FDRE     | 14448 |            Register |
| LUT6     |  4288 |                 CLB |
| LUT3     |  2110 |                 CLB |
| LUT5     |  1984 |                 CLB |
| LUT4     |  1938 |                 CLB |
| RAMD32   |  1716 |                 CLB |
| LUT2     |  1025 |                 CLB |
| SRLC32E  |   934 |                 CLB |
| FDSE     |   599 |            Register |
| SRL16E   |   564 |                 CLB |
| LUT1     |   330 |                 CLB |
| FDCE     |   262 |            Register |
| RAMS32   |   244 |                 CLB |
| MUXF7    |   153 |                 CLB |
| RAMD64E  |   112 |                 CLB |
| CARRY8   |   111 |                 CLB |
| FDPE     |    41 |            Register |
| MUXF8    |    34 |                 CLB |
| RAMB36E2 |    15 |            BLOCKRAM |
| DSP48E2  |     8 |          Arithmetic |
| SRLC16E  |     2 |                 CLB |
| RAMB18E2 |     2 |            BLOCKRAM |
| OBUF     |     2 |                 I/O |
| PS8      |     1 |            Advanced |
| BUFG_PS  |     1 |               Clock |
| BUFGCE   |     1 |               Clock |
| BSCANE2  |     1 |       Configuration |
+----------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+-------------+------+
|   Ref Name  | Used |
+-------------+------+
| vinstru_ila |    1 |
| dbg_hub     |    1 |
+-------------+------+


