Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto f1a030eb72f44efca035727241454eb7 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot jpeg_testbench_func_synth xil_defaultlib.jpeg_testbench xil_defaultlib.glbl -log elaborate.log -cc clang 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2063] Module <blk_mem_gen_0> not found while processing module instance <jpeg_buffer> [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/image_processor.v:140]
ERROR: [VRFC 10-2063] Module <edge_detector> not found while processing module instance <edge_detector_inst> [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sources_1/image_processor.v:151]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
