// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Intel and sold by Intel or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition"

// DATE "07/03/2023 16:10:46"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module DE2_115 (
	CLOCK_50,
	CLOCK2_50,
	CLOCK3_50,
	SMA_CLKIN,
	SMA_CLKOUT,
	LEDG,
	LEDR,
	KEY,
	EX_IO,
	SW,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	HEX6,
	HEX7,
	LCD_BLON,
	LCD_DATA,
	LCD_EN,
	LCD_ON,
	LCD_RS,
	LCD_RW,
	UART_CTS,
	UART_RTS,
	UART_RXD,
	UART_TXD,
	PS2_CLK,
	PS2_CLK2,
	PS2_DAT,
	PS2_DAT2,
	SD_CLK,
	SD_CMD,
	SD_DAT,
	SD_WP_N,
	VGA_B,
	VGA_BLANK_N,
	VGA_CLK,
	VGA_G,
	VGA_HS,
	VGA_R,
	VGA_SYNC_N,
	VGA_VS,
	AUD_ADCDAT,
	AUD_ADCLRCK,
	AUD_BCLK,
	AUD_DACDAT,
	AUD_DACLRCK,
	AUD_XCK,
	EEP_I2C_SCLK,
	EEP_I2C_SDAT,
	I2C_SCLK,
	I2C_SDAT,
	ENET0_GTX_CLK,
	ENET0_INT_N,
	ENET0_LINK100,
	ENET0_MDC,
	ENET0_MDIO,
	ENET0_RST_N,
	ENET0_RX_CLK,
	ENET0_RX_COL,
	ENET0_RX_CRS,
	ENET0_RX_DATA,
	ENET0_RX_DV,
	ENET0_RX_ER,
	ENET0_TX_CLK,
	ENET0_TX_DATA,
	ENET0_TX_EN,
	ENET0_TX_ER,
	ENETCLK_25,
	ENET1_GTX_CLK,
	ENET1_INT_N,
	ENET1_LINK100,
	ENET1_MDC,
	ENET1_MDIO,
	ENET1_RST_N,
	ENET1_RX_CLK,
	ENET1_RX_COL,
	ENET1_RX_CRS,
	ENET1_RX_DATA,
	ENET1_RX_DV,
	ENET1_RX_ER,
	ENET1_TX_CLK,
	ENET1_TX_DATA,
	ENET1_TX_EN,
	ENET1_TX_ER,
	TD_CLK27,
	TD_DATA,
	TD_HS,
	TD_RESET_N,
	TD_VS,
	OTG_ADDR,
	OTG_CS_N,
	OTG_DACK_N,
	OTG_DATA,
	OTG_DREQ,
	OTG_FSPEED,
	OTG_INT,
	OTG_LSPEED,
	OTG_RD_N,
	OTG_RST_N,
	OTG_WE_N,
	IRDA_RXD,
	DRAM_ADDR,
	DRAM_BA,
	DRAM_CAS_N,
	DRAM_CKE,
	DRAM_CLK,
	DRAM_CS_N,
	DRAM_DQ,
	DRAM_DQM,
	DRAM_RAS_N,
	DRAM_WE_N,
	SRAM_ADDR,
	SRAM_CE_N,
	SRAM_DQ,
	SRAM_LB_N,
	SRAM_OE_N,
	SRAM_UB_N,
	SRAM_WE_N,
	FL_ADDR,
	FL_CE_N,
	FL_DQ,
	FL_OE_N,
	FL_RST_N,
	FL_RY,
	FL_WE_N,
	FL_WP_N,
	GPIO,
	HSMC_CLKIN_N1,
	HSMC_CLKIN_N2,
	HSMC_CLKIN_P1,
	HSMC_CLKIN_P2,
	HSMC_CLKIN0,
	HSMC_CLKOUT_N1,
	HSMC_CLKOUT_N2,
	HSMC_CLKOUT_P1,
	HSMC_CLKOUT_P2,
	HSMC_CLKOUT0,
	HSMC_D,
	HSMC_RX_D_N,
	HSMC_RX_D_P,
	HSMC_TX_D_N,
	HSMC_TX_D_P);
input 	CLOCK_50;
input 	CLOCK2_50;
input 	CLOCK3_50;
input 	SMA_CLKIN;
output 	SMA_CLKOUT;
output 	[8:0] LEDG;
output 	[17:0] LEDR;
input 	[3:0] KEY;
output 	[6:0] EX_IO;
input 	[17:0] SW;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;
output 	[6:0] HEX5;
output 	[6:0] HEX6;
output 	[6:0] HEX7;
output 	LCD_BLON;
output 	[7:0] LCD_DATA;
output 	LCD_EN;
output 	LCD_ON;
output 	LCD_RS;
output 	LCD_RW;
output 	UART_CTS;
input 	UART_RTS;
input 	UART_RXD;
output 	UART_TXD;
output 	PS2_CLK;
output 	PS2_CLK2;
output 	PS2_DAT;
output 	PS2_DAT2;
output 	SD_CLK;
output 	SD_CMD;
output 	[3:0] SD_DAT;
input 	SD_WP_N;
output 	[7:0] VGA_B;
output 	VGA_BLANK_N;
output 	VGA_CLK;
output 	[7:0] VGA_G;
output 	VGA_HS;
output 	[7:0] VGA_R;
output 	VGA_SYNC_N;
output 	VGA_VS;
input 	AUD_ADCDAT;
output 	AUD_ADCLRCK;
output 	AUD_BCLK;
output 	AUD_DACDAT;
output 	AUD_DACLRCK;
output 	AUD_XCK;
output 	EEP_I2C_SCLK;
output 	EEP_I2C_SDAT;
output 	I2C_SCLK;
output 	I2C_SDAT;
output 	ENET0_GTX_CLK;
input 	ENET0_INT_N;
input 	ENET0_LINK100;
output 	ENET0_MDC;
output 	ENET0_MDIO;
output 	ENET0_RST_N;
input 	ENET0_RX_CLK;
input 	ENET0_RX_COL;
input 	ENET0_RX_CRS;
input 	[3:0] ENET0_RX_DATA;
input 	ENET0_RX_DV;
input 	ENET0_RX_ER;
input 	ENET0_TX_CLK;
output 	[3:0] ENET0_TX_DATA;
output 	ENET0_TX_EN;
output 	ENET0_TX_ER;
input 	ENETCLK_25;
output 	ENET1_GTX_CLK;
input 	ENET1_INT_N;
input 	ENET1_LINK100;
output 	ENET1_MDC;
output 	ENET1_MDIO;
output 	ENET1_RST_N;
input 	ENET1_RX_CLK;
input 	ENET1_RX_COL;
input 	ENET1_RX_CRS;
input 	[3:0] ENET1_RX_DATA;
input 	ENET1_RX_DV;
input 	ENET1_RX_ER;
input 	ENET1_TX_CLK;
output 	[3:0] ENET1_TX_DATA;
output 	ENET1_TX_EN;
output 	ENET1_TX_ER;
input 	TD_CLK27;
input 	[7:0] TD_DATA;
input 	TD_HS;
output 	TD_RESET_N;
input 	TD_VS;
output 	[1:0] OTG_ADDR;
output 	OTG_CS_N;
output 	[1:0] OTG_DACK_N;
output 	[15:0] OTG_DATA;
input 	[1:0] OTG_DREQ;
output 	OTG_FSPEED;
input 	[1:0] OTG_INT;
output 	OTG_LSPEED;
output 	OTG_RD_N;
output 	OTG_RST_N;
output 	OTG_WE_N;
input 	IRDA_RXD;
output 	[12:0] DRAM_ADDR;
output 	[1:0] DRAM_BA;
output 	DRAM_CAS_N;
output 	DRAM_CKE;
output 	DRAM_CLK;
output 	DRAM_CS_N;
output 	[31:0] DRAM_DQ;
output 	[3:0] DRAM_DQM;
output 	DRAM_RAS_N;
output 	DRAM_WE_N;
output 	[19:0] SRAM_ADDR;
output 	SRAM_CE_N;
output 	[15:0] SRAM_DQ;
output 	SRAM_LB_N;
output 	SRAM_OE_N;
output 	SRAM_UB_N;
output 	SRAM_WE_N;
output 	[22:0] FL_ADDR;
output 	FL_CE_N;
output 	[7:0] FL_DQ;
output 	FL_OE_N;
output 	FL_RST_N;
input 	FL_RY;
output 	FL_WE_N;
output 	FL_WP_N;
output 	[35:0] GPIO;
input 	HSMC_CLKIN_N1;
input 	HSMC_CLKIN_N2;
input 	HSMC_CLKIN_P1;
input 	HSMC_CLKIN_P2;
input 	HSMC_CLKIN0;
output 	HSMC_CLKOUT_N1;
output 	HSMC_CLKOUT_N2;
output 	HSMC_CLKOUT_P1;
output 	HSMC_CLKOUT_P2;
output 	HSMC_CLKOUT0;
output 	[3:0] HSMC_D;
output 	[16:0] HSMC_RX_D_N;
output 	[16:0] HSMC_RX_D_P;
output 	[16:0] HSMC_TX_D_N;
output 	[16:0] HSMC_TX_D_P;

// Design Ports Information
// CLOCK_50	=>  Location: PIN_Y2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CLOCK2_50	=>  Location: PIN_Y1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CLOCK3_50	=>  Location: PIN_AG14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SMA_CLKIN	=>  Location: PIN_AH14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SMA_CLKOUT	=>  Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDG[0]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[1]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[2]	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[3]	=>  Location: PIN_E24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[4]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[5]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[6]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[7]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[8]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[1]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[2]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[3]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[4]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[5]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[6]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[7]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[8]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[9]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[10]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[11]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[12]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[13]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[14]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[15]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[16]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[17]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AC26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[10]	=>  Location: PIN_AC24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[11]	=>  Location: PIN_AB24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[12]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[13]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[14]	=>  Location: PIN_AA23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[15]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[16]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[17]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[1]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[2]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[3]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[4]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[5]	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[6]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[0]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[1]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[2]	=>  Location: PIN_AB20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[3]	=>  Location: PIN_AA21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[4]	=>  Location: PIN_AD24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[5]	=>  Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[6]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[0]	=>  Location: PIN_AB19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[1]	=>  Location: PIN_AA19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[2]	=>  Location: PIN_AG21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[3]	=>  Location: PIN_AH21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[4]	=>  Location: PIN_AE19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[5]	=>  Location: PIN_AF19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[6]	=>  Location: PIN_AE18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[0]	=>  Location: PIN_AD18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[1]	=>  Location: PIN_AC18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[2]	=>  Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[3]	=>  Location: PIN_AH19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[4]	=>  Location: PIN_AG19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[5]	=>  Location: PIN_AF18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[6]	=>  Location: PIN_AH18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[0]	=>  Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[1]	=>  Location: PIN_AB16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[2]	=>  Location: PIN_AA16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[3]	=>  Location: PIN_AB17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[4]	=>  Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[5]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[6]	=>  Location: PIN_AC17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[0]	=>  Location: PIN_AD17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[1]	=>  Location: PIN_AE17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[2]	=>  Location: PIN_AG17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[3]	=>  Location: PIN_AH17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[4]	=>  Location: PIN_AF17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[5]	=>  Location: PIN_AG18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[6]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LCD_BLON	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LCD_EN	=>  Location: PIN_AB5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LCD_ON	=>  Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LCD_RS	=>  Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LCD_RW	=>  Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// UART_CTS	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// UART_RTS	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// UART_RXD	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// UART_TXD	=>  Location: PIN_F7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SD_CLK	=>  Location: PIN_G7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SD_WP_N	=>  Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// VGA_B[0]	=>  Location: PIN_AA12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[1]	=>  Location: PIN_Y5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[2]	=>  Location: PIN_AG4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[3]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[4]	=>  Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[5]	=>  Location: PIN_R1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[6]	=>  Location: PIN_AF13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[7]	=>  Location: PIN_AB9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_BLANK_N	=>  Location: PIN_V8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_CLK	=>  Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[0]	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[1]	=>  Location: PIN_A3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[2]	=>  Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[3]	=>  Location: PIN_E5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[4]	=>  Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[5]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[6]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[7]	=>  Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_HS	=>  Location: PIN_AH12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[0]	=>  Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[1]	=>  Location: PIN_N8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[2]	=>  Location: PIN_C3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[3]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[4]	=>  Location: PIN_K3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[5]	=>  Location: PIN_AH8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[6]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[7]	=>  Location: PIN_G4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_SYNC_N	=>  Location: PIN_J3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_VS	=>  Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// AUD_ADCDAT	=>  Location: PIN_AG15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// AUD_DACDAT	=>  Location: PIN_AF12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// AUD_XCK	=>  Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// EEP_I2C_SCLK	=>  Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// I2C_SCLK	=>  Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ENET0_GTX_CLK	=>  Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ENET0_INT_N	=>  Location: PIN_A25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ENET0_LINK100	=>  Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ENET0_MDC	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ENET0_RST_N	=>  Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ENET0_RX_CLK	=>  Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ENET0_RX_COL	=>  Location: PIN_C22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ENET0_RX_CRS	=>  Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ENET0_RX_DATA[0]	=>  Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ENET0_RX_DATA[1]	=>  Location: PIN_C24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ENET0_RX_DATA[2]	=>  Location: PIN_D21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ENET0_RX_DATA[3]	=>  Location: PIN_D18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ENET0_RX_DV	=>  Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ENET0_RX_ER	=>  Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ENET0_TX_CLK	=>  Location: PIN_D22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ENET0_TX_DATA[0]	=>  Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ENET0_TX_DATA[1]	=>  Location: PIN_V7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ENET0_TX_DATA[2]	=>  Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ENET0_TX_DATA[3]	=>  Location: PIN_M8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ENET0_TX_EN	=>  Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ENET0_TX_ER	=>  Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ENETCLK_25	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ENET1_GTX_CLK	=>  Location: PIN_G1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ENET1_INT_N	=>  Location: PIN_D25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ENET1_LINK100	=>  Location: PIN_D24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ENET1_MDC	=>  Location: PIN_AE1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ENET1_RST_N	=>  Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ENET1_RX_CLK	=>  Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ENET1_RX_COL	=>  Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ENET1_RX_CRS	=>  Location: PIN_A23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ENET1_RX_DATA[0]	=>  Location: PIN_B25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ENET1_RX_DATA[1]	=>  Location: PIN_B22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ENET1_RX_DATA[2]	=>  Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ENET1_RX_DATA[3]	=>  Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ENET1_RX_DV	=>  Location: PIN_C21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ENET1_RX_ER	=>  Location: PIN_C23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ENET1_TX_CLK	=>  Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ENET1_TX_DATA[0]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ENET1_TX_DATA[1]	=>  Location: PIN_Y7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ENET1_TX_DATA[2]	=>  Location: PIN_J7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ENET1_TX_DATA[3]	=>  Location: PIN_H13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ENET1_TX_EN	=>  Location: PIN_AE14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ENET1_TX_ER	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// TD_CLK27	=>  Location: PIN_C20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// TD_DATA[0]	=>  Location: PIN_A26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// TD_DATA[1]	=>  Location: PIN_C25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// TD_DATA[2]	=>  Location: PIN_A22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// TD_DATA[3]	=>  Location: PIN_B26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// TD_DATA[4]	=>  Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// TD_DATA[5]	=>  Location: PIN_A21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// TD_DATA[6]	=>  Location: PIN_C18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// TD_DATA[7]	=>  Location: PIN_B21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// TD_HS	=>  Location: PIN_D20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// TD_RESET_N	=>  Location: PIN_AH11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// TD_VS	=>  Location: PIN_D23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// OTG_ADDR[0]	=>  Location: PIN_AE6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_ADDR[1]	=>  Location: PIN_AC1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_CS_N	=>  Location: PIN_AC8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_DACK_N[0]	=>  Location: PIN_AA5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_DACK_N[1]	=>  Location: PIN_AG11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_DREQ[0]	=>  Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// OTG_DREQ[1]	=>  Location: PIN_C26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// OTG_INT[0]	=>  Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// OTG_INT[1]	=>  Location: PIN_B23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// OTG_RD_N	=>  Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_RST_N	=>  Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_WE_N	=>  Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// IRDA_RXD	=>  Location: PIN_A15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DRAM_ADDR[0]	=>  Location: PIN_V6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[1]	=>  Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[2]	=>  Location: PIN_AB6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[3]	=>  Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[4]	=>  Location: PIN_AE3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[5]	=>  Location: PIN_F8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[6]	=>  Location: PIN_D4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[7]	=>  Location: PIN_F5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[8]	=>  Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[9]	=>  Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[10]	=>  Location: PIN_E4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[11]	=>  Location: PIN_AH4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[12]	=>  Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_BA[0]	=>  Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_BA[1]	=>  Location: PIN_AE4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_CAS_N	=>  Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_CKE	=>  Location: PIN_AA4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_CLK	=>  Location: PIN_AD8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_CS_N	=>  Location: PIN_AF7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQM[0]	=>  Location: PIN_AF3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQM[1]	=>  Location: PIN_AF6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQM[2]	=>  Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQM[3]	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_RAS_N	=>  Location: PIN_H5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_WE_N	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDR[0]	=>  Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDR[1]	=>  Location: PIN_H14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDR[2]	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDR[3]	=>  Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDR[4]	=>  Location: PIN_AE7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDR[5]	=>  Location: PIN_J5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDR[6]	=>  Location: PIN_V3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDR[7]	=>  Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDR[8]	=>  Location: PIN_U8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDR[9]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDR[10]	=>  Location: PIN_A4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDR[11]	=>  Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDR[12]	=>  Location: PIN_AC10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDR[13]	=>  Location: PIN_AG7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDR[14]	=>  Location: PIN_M7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDR[15]	=>  Location: PIN_W8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDR[16]	=>  Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDR[17]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDR[18]	=>  Location: PIN_AC5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDR[19]	=>  Location: PIN_AE5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_CE_N	=>  Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_LB_N	=>  Location: PIN_Y4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_OE_N	=>  Location: PIN_B3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_UB_N	=>  Location: PIN_W3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_WE_N	=>  Location: PIN_AF4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_ADDR[0]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_ADDR[1]	=>  Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_ADDR[2]	=>  Location: PIN_AH10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_ADDR[3]	=>  Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_ADDR[4]	=>  Location: PIN_AG10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_ADDR[5]	=>  Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_ADDR[6]	=>  Location: PIN_D7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_ADDR[7]	=>  Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_ADDR[8]	=>  Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_ADDR[9]	=>  Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_ADDR[10]	=>  Location: PIN_AG3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_ADDR[11]	=>  Location: PIN_AA3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_ADDR[12]	=>  Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_ADDR[13]	=>  Location: PIN_AB4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_ADDR[14]	=>  Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_ADDR[15]	=>  Location: PIN_AD14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_ADDR[16]	=>  Location: PIN_AD1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_ADDR[17]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_ADDR[18]	=>  Location: PIN_AC2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_ADDR[19]	=>  Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_ADDR[20]	=>  Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_ADDR[21]	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_ADDR[22]	=>  Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_CE_N	=>  Location: PIN_G8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_OE_N	=>  Location: PIN_J6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_RST_N	=>  Location: PIN_AG6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_RY	=>  Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// FL_WE_N	=>  Location: PIN_AB10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_WP_N	=>  Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HSMC_CLKIN_N1	=>  Location: PIN_J28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_CLKIN_N2	=>  Location: PIN_Y28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_CLKIN_P1	=>  Location: PIN_J27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_CLKIN_P2	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_CLKIN0	=>  Location: PIN_AH15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_CLKOUT_N1	=>  Location: PIN_G24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_CLKOUT_N2	=>  Location: PIN_V24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_CLKOUT_P1	=>  Location: PIN_G23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_CLKOUT_P2	=>  Location: PIN_V23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_CLKOUT0	=>  Location: PIN_AD28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// EX_IO[0]	=>  Location: PIN_AF8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// EX_IO[1]	=>  Location: PIN_G2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// EX_IO[2]	=>  Location: PIN_C5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// EX_IO[3]	=>  Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// EX_IO[4]	=>  Location: PIN_AD3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// EX_IO[5]	=>  Location: PIN_Y12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// EX_IO[6]	=>  Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LCD_DATA[0]	=>  Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LCD_DATA[1]	=>  Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LCD_DATA[2]	=>  Location: PIN_AC7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LCD_DATA[3]	=>  Location: PIN_AB11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LCD_DATA[4]	=>  Location: PIN_AB2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LCD_DATA[5]	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LCD_DATA[6]	=>  Location: PIN_AB14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LCD_DATA[7]	=>  Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// PS2_CLK	=>  Location: PIN_AB1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// PS2_CLK2	=>  Location: PIN_N3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// PS2_DAT	=>  Location: PIN_AE10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// PS2_DAT2	=>  Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SD_CMD	=>  Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SD_DAT[0]	=>  Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SD_DAT[1]	=>  Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SD_DAT[2]	=>  Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SD_DAT[3]	=>  Location: PIN_AA6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// AUD_ADCLRCK	=>  Location: PIN_AD2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// AUD_BCLK	=>  Location: PIN_AA8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// AUD_DACLRCK	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// EEP_I2C_SDAT	=>  Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// I2C_SDAT	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ENET0_MDIO	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ENET1_MDIO	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_DATA[0]	=>  Location: PIN_AF11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_DATA[1]	=>  Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_DATA[2]	=>  Location: PIN_AD7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_DATA[3]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_DATA[4]	=>  Location: PIN_J12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_DATA[5]	=>  Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_DATA[6]	=>  Location: PIN_AA7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_DATA[7]	=>  Location: PIN_AC4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_DATA[8]	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_DATA[9]	=>  Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_DATA[10]	=>  Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_DATA[11]	=>  Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_DATA[12]	=>  Location: PIN_W7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_DATA[13]	=>  Location: PIN_Y10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_DATA[14]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_DATA[15]	=>  Location: PIN_AB7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_FSPEED	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_LSPEED	=>  Location: PIN_Y14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[0]	=>  Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[1]	=>  Location: PIN_AD5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[2]	=>  Location: PIN_AH7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[3]	=>  Location: PIN_G9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[4]	=>  Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[5]	=>  Location: PIN_L5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[6]	=>  Location: PIN_K8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[7]	=>  Location: PIN_Y15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[8]	=>  Location: PIN_C4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[9]	=>  Location: PIN_U5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[10]	=>  Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[11]	=>  Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[12]	=>  Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[13]	=>  Location: PIN_AE9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[14]	=>  Location: PIN_AB3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[15]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[16]	=>  Location: PIN_E7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[17]	=>  Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[18]	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[19]	=>  Location: PIN_W1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[20]	=>  Location: PIN_K7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[21]	=>  Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[22]	=>  Location: PIN_Y6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[23]	=>  Location: PIN_W4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[24]	=>  Location: PIN_AE8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[25]	=>  Location: PIN_AD10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[26]	=>  Location: PIN_V4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[27]	=>  Location: PIN_AD4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[28]	=>  Location: PIN_C6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[29]	=>  Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[30]	=>  Location: PIN_V5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[31]	=>  Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_DQ[0]	=>  Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_DQ[1]	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_DQ[2]	=>  Location: PIN_AF5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_DQ[3]	=>  Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_DQ[4]	=>  Location: PIN_N4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_DQ[5]	=>  Location: PIN_AG8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_DQ[6]	=>  Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_DQ[7]	=>  Location: PIN_AH6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_DQ[8]	=>  Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_DQ[9]	=>  Location: PIN_AH3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_DQ[10]	=>  Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_DQ[11]	=>  Location: PIN_U6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_DQ[12]	=>  Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_DQ[13]	=>  Location: PIN_AB8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_DQ[14]	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_DQ[15]	=>  Location: PIN_E3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_DQ[0]	=>  Location: PIN_AE2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_DQ[1]	=>  Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_DQ[2]	=>  Location: PIN_AC11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_DQ[3]	=>  Location: PIN_H7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_DQ[4]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_DQ[5]	=>  Location: PIN_AC3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_DQ[6]	=>  Location: PIN_AF2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_DQ[7]	=>  Location: PIN_AG12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[0]	=>  Location: PIN_AB22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[1]	=>  Location: PIN_AC15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[2]	=>  Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[3]	=>  Location: PIN_Y17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[4]	=>  Location: PIN_AC21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[5]	=>  Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[6]	=>  Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[7]	=>  Location: PIN_AE16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[8]	=>  Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[9]	=>  Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[10]	=>  Location: PIN_AC19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[11]	=>  Location: PIN_AF16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[12]	=>  Location: PIN_AD19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[13]	=>  Location: PIN_AF15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[14]	=>  Location: PIN_AF24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[15]	=>  Location: PIN_AE21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[16]	=>  Location: PIN_AF25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[17]	=>  Location: PIN_AC22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[18]	=>  Location: PIN_AE22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[19]	=>  Location: PIN_AF21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[20]	=>  Location: PIN_AF22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[21]	=>  Location: PIN_AD22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[22]	=>  Location: PIN_AG25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[23]	=>  Location: PIN_AD25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[24]	=>  Location: PIN_AH25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[25]	=>  Location: PIN_AE25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[26]	=>  Location: PIN_AG22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[27]	=>  Location: PIN_AE24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[28]	=>  Location: PIN_AH22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[29]	=>  Location: PIN_AF26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[30]	=>  Location: PIN_AE20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[31]	=>  Location: PIN_AG23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[32]	=>  Location: PIN_AF20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[33]	=>  Location: PIN_AH26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[34]	=>  Location: PIN_AH23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[35]	=>  Location: PIN_AG26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HSMC_D[0]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_D[1]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_D[2]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_D[3]	=>  Location: PIN_AF27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_RX_D_N[0]	=>  Location: PIN_F25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_RX_D_N[1]	=>  Location: PIN_C27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_RX_D_N[2]	=>  Location: PIN_E26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_RX_D_N[3]	=>  Location: PIN_G26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_RX_D_N[4]	=>  Location: PIN_H26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_RX_D_N[5]	=>  Location: PIN_K26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_RX_D_N[6]	=>  Location: PIN_L24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_RX_D_N[7]	=>  Location: PIN_M26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_RX_D_N[8]	=>  Location: PIN_R26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_RX_D_N[9]	=>  Location: PIN_T26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_RX_D_N[10]	=>  Location: PIN_U26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_RX_D_N[11]	=>  Location: PIN_L22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_RX_D_N[12]	=>  Location: PIN_N26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_RX_D_N[13]	=>  Location: PIN_P26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_RX_D_N[14]	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_RX_D_N[15]	=>  Location: PIN_R23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_RX_D_N[16]	=>  Location: PIN_T22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_RX_D_P[0]	=>  Location: PIN_F24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_RX_D_P[1]	=>  Location: PIN_D26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_RX_D_P[2]	=>  Location: PIN_F26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_RX_D_P[3]	=>  Location: PIN_G25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_RX_D_P[4]	=>  Location: PIN_H25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_RX_D_P[5]	=>  Location: PIN_K25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_RX_D_P[6]	=>  Location: PIN_L23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_RX_D_P[7]	=>  Location: PIN_M25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_RX_D_P[8]	=>  Location: PIN_R25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_RX_D_P[9]	=>  Location: PIN_T25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_RX_D_P[10]	=>  Location: PIN_U25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_RX_D_P[11]	=>  Location: PIN_L21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_RX_D_P[12]	=>  Location: PIN_N25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_RX_D_P[13]	=>  Location: PIN_P25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_RX_D_P[14]	=>  Location: PIN_P21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_RX_D_P[15]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_RX_D_P[16]	=>  Location: PIN_T21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_TX_D_N[0]	=>  Location: PIN_D28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_TX_D_N[1]	=>  Location: PIN_E28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_TX_D_N[2]	=>  Location: PIN_F28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_TX_D_N[3]	=>  Location: PIN_G28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_TX_D_N[4]	=>  Location: PIN_K28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_TX_D_N[5]	=>  Location: PIN_M28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_TX_D_N[6]	=>  Location: PIN_K22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_TX_D_N[7]	=>  Location: PIN_H24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_TX_D_N[8]	=>  Location: PIN_J24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_TX_D_N[9]	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_TX_D_N[10]	=>  Location: PIN_J26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_TX_D_N[11]	=>  Location: PIN_L28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_TX_D_N[12]	=>  Location: PIN_V26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_TX_D_N[13]	=>  Location: PIN_R28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_TX_D_N[14]	=>  Location: PIN_U28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_TX_D_N[15]	=>  Location: PIN_V28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_TX_D_N[16]	=>  Location: PIN_V22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_TX_D_P[0]	=>  Location: PIN_D27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_TX_D_P[1]	=>  Location: PIN_E27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_TX_D_P[2]	=>  Location: PIN_F27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_TX_D_P[3]	=>  Location: PIN_G27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_TX_D_P[4]	=>  Location: PIN_K27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_TX_D_P[5]	=>  Location: PIN_M27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_TX_D_P[6]	=>  Location: PIN_K21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_TX_D_P[7]	=>  Location: PIN_H23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_TX_D_P[8]	=>  Location: PIN_J23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_TX_D_P[9]	=>  Location: PIN_P27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_TX_D_P[10]	=>  Location: PIN_J25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_TX_D_P[11]	=>  Location: PIN_L27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_TX_D_P[12]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_TX_D_P[13]	=>  Location: PIN_R27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_TX_D_P[14]	=>  Location: PIN_U27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_TX_D_P[15]	=>  Location: PIN_V27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSMC_TX_D_P[16]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("DE2_115_v.sdo");
// synopsys translate_on

wire \CLOCK_50~input_o ;
wire \CLOCK2_50~input_o ;
wire \CLOCK3_50~input_o ;
wire \SMA_CLKIN~input_o ;
wire \KEY[0]~input_o ;
wire \KEY[1]~input_o ;
wire \SW[0]~input_o ;
wire \SW[1]~input_o ;
wire \SW[2]~input_o ;
wire \SW[3]~input_o ;
wire \SW[4]~input_o ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \SW[7]~input_o ;
wire \SW[8]~input_o ;
wire \SW[9]~input_o ;
wire \SW[10]~input_o ;
wire \SW[11]~input_o ;
wire \SW[12]~input_o ;
wire \SW[13]~input_o ;
wire \SW[14]~input_o ;
wire \SW[15]~input_o ;
wire \SW[16]~input_o ;
wire \SW[17]~input_o ;
wire \UART_RTS~input_o ;
wire \UART_RXD~input_o ;
wire \SD_WP_N~input_o ;
wire \AUD_ADCDAT~input_o ;
wire \ENET0_INT_N~input_o ;
wire \ENET0_LINK100~input_o ;
wire \ENET0_RX_CLK~input_o ;
wire \ENET0_RX_COL~input_o ;
wire \ENET0_RX_CRS~input_o ;
wire \ENET0_RX_DATA[0]~input_o ;
wire \ENET0_RX_DATA[1]~input_o ;
wire \ENET0_RX_DATA[2]~input_o ;
wire \ENET0_RX_DATA[3]~input_o ;
wire \ENET0_RX_DV~input_o ;
wire \ENET0_RX_ER~input_o ;
wire \ENET0_TX_CLK~input_o ;
wire \ENETCLK_25~input_o ;
wire \ENET1_INT_N~input_o ;
wire \ENET1_LINK100~input_o ;
wire \ENET1_RX_CLK~input_o ;
wire \ENET1_RX_COL~input_o ;
wire \ENET1_RX_CRS~input_o ;
wire \ENET1_RX_DATA[0]~input_o ;
wire \ENET1_RX_DATA[1]~input_o ;
wire \ENET1_RX_DATA[2]~input_o ;
wire \ENET1_RX_DATA[3]~input_o ;
wire \ENET1_RX_DV~input_o ;
wire \ENET1_RX_ER~input_o ;
wire \ENET1_TX_CLK~input_o ;
wire \TD_CLK27~input_o ;
wire \TD_DATA[0]~input_o ;
wire \TD_DATA[1]~input_o ;
wire \TD_DATA[2]~input_o ;
wire \TD_DATA[3]~input_o ;
wire \TD_DATA[4]~input_o ;
wire \TD_DATA[5]~input_o ;
wire \TD_DATA[6]~input_o ;
wire \TD_DATA[7]~input_o ;
wire \TD_HS~input_o ;
wire \TD_VS~input_o ;
wire \OTG_DREQ[0]~input_o ;
wire \OTG_DREQ[1]~input_o ;
wire \OTG_INT[0]~input_o ;
wire \OTG_INT[1]~input_o ;
wire \IRDA_RXD~input_o ;
wire \FL_RY~input_o ;
wire \HSMC_CLKIN_N1~input_o ;
wire \HSMC_CLKIN_N2~input_o ;
wire \HSMC_CLKIN_P1~input_o ;
wire \HSMC_CLKIN_P2~input_o ;
wire \HSMC_CLKIN0~input_o ;
wire \EX_IO[0]~input_o ;
wire \EX_IO[1]~input_o ;
wire \EX_IO[2]~input_o ;
wire \EX_IO[3]~input_o ;
wire \EX_IO[4]~input_o ;
wire \EX_IO[5]~input_o ;
wire \EX_IO[6]~input_o ;
wire \LCD_DATA[0]~input_o ;
wire \LCD_DATA[1]~input_o ;
wire \LCD_DATA[2]~input_o ;
wire \LCD_DATA[3]~input_o ;
wire \LCD_DATA[4]~input_o ;
wire \LCD_DATA[5]~input_o ;
wire \LCD_DATA[6]~input_o ;
wire \LCD_DATA[7]~input_o ;
wire \PS2_CLK~input_o ;
wire \PS2_CLK2~input_o ;
wire \PS2_DAT~input_o ;
wire \PS2_DAT2~input_o ;
wire \SD_CMD~input_o ;
wire \SD_DAT[0]~input_o ;
wire \SD_DAT[1]~input_o ;
wire \SD_DAT[2]~input_o ;
wire \SD_DAT[3]~input_o ;
wire \AUD_ADCLRCK~input_o ;
wire \AUD_BCLK~input_o ;
wire \AUD_DACLRCK~input_o ;
wire \EEP_I2C_SDAT~input_o ;
wire \I2C_SDAT~input_o ;
wire \ENET0_MDIO~input_o ;
wire \ENET1_MDIO~input_o ;
wire \OTG_DATA[0]~input_o ;
wire \OTG_DATA[1]~input_o ;
wire \OTG_DATA[2]~input_o ;
wire \OTG_DATA[3]~input_o ;
wire \OTG_DATA[4]~input_o ;
wire \OTG_DATA[5]~input_o ;
wire \OTG_DATA[6]~input_o ;
wire \OTG_DATA[7]~input_o ;
wire \OTG_DATA[8]~input_o ;
wire \OTG_DATA[9]~input_o ;
wire \OTG_DATA[10]~input_o ;
wire \OTG_DATA[11]~input_o ;
wire \OTG_DATA[12]~input_o ;
wire \OTG_DATA[13]~input_o ;
wire \OTG_DATA[14]~input_o ;
wire \OTG_DATA[15]~input_o ;
wire \OTG_FSPEED~input_o ;
wire \OTG_LSPEED~input_o ;
wire \DRAM_DQ[0]~input_o ;
wire \DRAM_DQ[1]~input_o ;
wire \DRAM_DQ[2]~input_o ;
wire \DRAM_DQ[3]~input_o ;
wire \DRAM_DQ[4]~input_o ;
wire \DRAM_DQ[5]~input_o ;
wire \DRAM_DQ[6]~input_o ;
wire \DRAM_DQ[7]~input_o ;
wire \DRAM_DQ[8]~input_o ;
wire \DRAM_DQ[9]~input_o ;
wire \DRAM_DQ[10]~input_o ;
wire \DRAM_DQ[11]~input_o ;
wire \DRAM_DQ[12]~input_o ;
wire \DRAM_DQ[13]~input_o ;
wire \DRAM_DQ[14]~input_o ;
wire \DRAM_DQ[15]~input_o ;
wire \DRAM_DQ[16]~input_o ;
wire \DRAM_DQ[17]~input_o ;
wire \DRAM_DQ[18]~input_o ;
wire \DRAM_DQ[19]~input_o ;
wire \DRAM_DQ[20]~input_o ;
wire \DRAM_DQ[21]~input_o ;
wire \DRAM_DQ[22]~input_o ;
wire \DRAM_DQ[23]~input_o ;
wire \DRAM_DQ[24]~input_o ;
wire \DRAM_DQ[25]~input_o ;
wire \DRAM_DQ[26]~input_o ;
wire \DRAM_DQ[27]~input_o ;
wire \DRAM_DQ[28]~input_o ;
wire \DRAM_DQ[29]~input_o ;
wire \DRAM_DQ[30]~input_o ;
wire \DRAM_DQ[31]~input_o ;
wire \SRAM_DQ[0]~input_o ;
wire \SRAM_DQ[1]~input_o ;
wire \SRAM_DQ[2]~input_o ;
wire \SRAM_DQ[3]~input_o ;
wire \SRAM_DQ[4]~input_o ;
wire \SRAM_DQ[5]~input_o ;
wire \SRAM_DQ[6]~input_o ;
wire \SRAM_DQ[7]~input_o ;
wire \SRAM_DQ[8]~input_o ;
wire \SRAM_DQ[9]~input_o ;
wire \SRAM_DQ[10]~input_o ;
wire \SRAM_DQ[11]~input_o ;
wire \SRAM_DQ[12]~input_o ;
wire \SRAM_DQ[13]~input_o ;
wire \SRAM_DQ[14]~input_o ;
wire \SRAM_DQ[15]~input_o ;
wire \FL_DQ[0]~input_o ;
wire \FL_DQ[1]~input_o ;
wire \FL_DQ[2]~input_o ;
wire \FL_DQ[3]~input_o ;
wire \FL_DQ[4]~input_o ;
wire \FL_DQ[5]~input_o ;
wire \FL_DQ[6]~input_o ;
wire \FL_DQ[7]~input_o ;
wire \GPIO[0]~input_o ;
wire \GPIO[1]~input_o ;
wire \GPIO[2]~input_o ;
wire \GPIO[3]~input_o ;
wire \GPIO[4]~input_o ;
wire \GPIO[5]~input_o ;
wire \GPIO[6]~input_o ;
wire \GPIO[7]~input_o ;
wire \GPIO[8]~input_o ;
wire \GPIO[9]~input_o ;
wire \GPIO[10]~input_o ;
wire \GPIO[11]~input_o ;
wire \GPIO[12]~input_o ;
wire \GPIO[13]~input_o ;
wire \GPIO[14]~input_o ;
wire \GPIO[15]~input_o ;
wire \GPIO[16]~input_o ;
wire \GPIO[17]~input_o ;
wire \GPIO[18]~input_o ;
wire \GPIO[19]~input_o ;
wire \GPIO[20]~input_o ;
wire \GPIO[21]~input_o ;
wire \GPIO[22]~input_o ;
wire \GPIO[23]~input_o ;
wire \GPIO[24]~input_o ;
wire \GPIO[25]~input_o ;
wire \GPIO[26]~input_o ;
wire \GPIO[27]~input_o ;
wire \GPIO[28]~input_o ;
wire \GPIO[29]~input_o ;
wire \GPIO[30]~input_o ;
wire \GPIO[31]~input_o ;
wire \GPIO[32]~input_o ;
wire \GPIO[33]~input_o ;
wire \GPIO[34]~input_o ;
wire \GPIO[35]~input_o ;
wire \HSMC_D[0]~input_o ;
wire \HSMC_D[1]~input_o ;
wire \HSMC_D[2]~input_o ;
wire \HSMC_D[3]~input_o ;
wire \HSMC_RX_D_N[0]~input_o ;
wire \HSMC_RX_D_N[1]~input_o ;
wire \HSMC_RX_D_N[2]~input_o ;
wire \HSMC_RX_D_N[3]~input_o ;
wire \HSMC_RX_D_N[4]~input_o ;
wire \HSMC_RX_D_N[5]~input_o ;
wire \HSMC_RX_D_N[6]~input_o ;
wire \HSMC_RX_D_N[7]~input_o ;
wire \HSMC_RX_D_N[8]~input_o ;
wire \HSMC_RX_D_N[9]~input_o ;
wire \HSMC_RX_D_N[10]~input_o ;
wire \HSMC_RX_D_N[11]~input_o ;
wire \HSMC_RX_D_N[12]~input_o ;
wire \HSMC_RX_D_N[13]~input_o ;
wire \HSMC_RX_D_N[14]~input_o ;
wire \HSMC_RX_D_N[15]~input_o ;
wire \HSMC_RX_D_N[16]~input_o ;
wire \HSMC_RX_D_P[0]~input_o ;
wire \HSMC_RX_D_P[1]~input_o ;
wire \HSMC_RX_D_P[2]~input_o ;
wire \HSMC_RX_D_P[3]~input_o ;
wire \HSMC_RX_D_P[4]~input_o ;
wire \HSMC_RX_D_P[5]~input_o ;
wire \HSMC_RX_D_P[6]~input_o ;
wire \HSMC_RX_D_P[7]~input_o ;
wire \HSMC_RX_D_P[8]~input_o ;
wire \HSMC_RX_D_P[9]~input_o ;
wire \HSMC_RX_D_P[10]~input_o ;
wire \HSMC_RX_D_P[11]~input_o ;
wire \HSMC_RX_D_P[12]~input_o ;
wire \HSMC_RX_D_P[13]~input_o ;
wire \HSMC_RX_D_P[14]~input_o ;
wire \HSMC_RX_D_P[15]~input_o ;
wire \HSMC_RX_D_P[16]~input_o ;
wire \HSMC_TX_D_N[0]~input_o ;
wire \HSMC_TX_D_N[1]~input_o ;
wire \HSMC_TX_D_N[2]~input_o ;
wire \HSMC_TX_D_N[3]~input_o ;
wire \HSMC_TX_D_N[4]~input_o ;
wire \HSMC_TX_D_N[5]~input_o ;
wire \HSMC_TX_D_N[6]~input_o ;
wire \HSMC_TX_D_N[7]~input_o ;
wire \HSMC_TX_D_N[8]~input_o ;
wire \HSMC_TX_D_N[9]~input_o ;
wire \HSMC_TX_D_N[10]~input_o ;
wire \HSMC_TX_D_N[11]~input_o ;
wire \HSMC_TX_D_N[12]~input_o ;
wire \HSMC_TX_D_N[13]~input_o ;
wire \HSMC_TX_D_N[14]~input_o ;
wire \HSMC_TX_D_N[15]~input_o ;
wire \HSMC_TX_D_N[16]~input_o ;
wire \HSMC_TX_D_P[0]~input_o ;
wire \HSMC_TX_D_P[1]~input_o ;
wire \HSMC_TX_D_P[2]~input_o ;
wire \HSMC_TX_D_P[3]~input_o ;
wire \HSMC_TX_D_P[4]~input_o ;
wire \HSMC_TX_D_P[5]~input_o ;
wire \HSMC_TX_D_P[6]~input_o ;
wire \HSMC_TX_D_P[7]~input_o ;
wire \HSMC_TX_D_P[8]~input_o ;
wire \HSMC_TX_D_P[9]~input_o ;
wire \HSMC_TX_D_P[10]~input_o ;
wire \HSMC_TX_D_P[11]~input_o ;
wire \HSMC_TX_D_P[12]~input_o ;
wire \HSMC_TX_D_P[13]~input_o ;
wire \HSMC_TX_D_P[14]~input_o ;
wire \HSMC_TX_D_P[15]~input_o ;
wire \HSMC_TX_D_P[16]~input_o ;
wire \EX_IO[0]~output_o ;
wire \EX_IO[1]~output_o ;
wire \EX_IO[2]~output_o ;
wire \EX_IO[3]~output_o ;
wire \EX_IO[4]~output_o ;
wire \EX_IO[5]~output_o ;
wire \EX_IO[6]~output_o ;
wire \LCD_DATA[0]~output_o ;
wire \LCD_DATA[1]~output_o ;
wire \LCD_DATA[2]~output_o ;
wire \LCD_DATA[3]~output_o ;
wire \LCD_DATA[4]~output_o ;
wire \LCD_DATA[5]~output_o ;
wire \LCD_DATA[6]~output_o ;
wire \LCD_DATA[7]~output_o ;
wire \PS2_CLK~output_o ;
wire \PS2_CLK2~output_o ;
wire \PS2_DAT~output_o ;
wire \PS2_DAT2~output_o ;
wire \SD_CMD~output_o ;
wire \SD_DAT[0]~output_o ;
wire \SD_DAT[1]~output_o ;
wire \SD_DAT[2]~output_o ;
wire \SD_DAT[3]~output_o ;
wire \AUD_ADCLRCK~output_o ;
wire \AUD_BCLK~output_o ;
wire \AUD_DACLRCK~output_o ;
wire \EEP_I2C_SDAT~output_o ;
wire \I2C_SDAT~output_o ;
wire \ENET0_MDIO~output_o ;
wire \ENET1_MDIO~output_o ;
wire \OTG_DATA[0]~output_o ;
wire \OTG_DATA[1]~output_o ;
wire \OTG_DATA[2]~output_o ;
wire \OTG_DATA[3]~output_o ;
wire \OTG_DATA[4]~output_o ;
wire \OTG_DATA[5]~output_o ;
wire \OTG_DATA[6]~output_o ;
wire \OTG_DATA[7]~output_o ;
wire \OTG_DATA[8]~output_o ;
wire \OTG_DATA[9]~output_o ;
wire \OTG_DATA[10]~output_o ;
wire \OTG_DATA[11]~output_o ;
wire \OTG_DATA[12]~output_o ;
wire \OTG_DATA[13]~output_o ;
wire \OTG_DATA[14]~output_o ;
wire \OTG_DATA[15]~output_o ;
wire \OTG_FSPEED~output_o ;
wire \OTG_LSPEED~output_o ;
wire \DRAM_DQ[0]~output_o ;
wire \DRAM_DQ[1]~output_o ;
wire \DRAM_DQ[2]~output_o ;
wire \DRAM_DQ[3]~output_o ;
wire \DRAM_DQ[4]~output_o ;
wire \DRAM_DQ[5]~output_o ;
wire \DRAM_DQ[6]~output_o ;
wire \DRAM_DQ[7]~output_o ;
wire \DRAM_DQ[8]~output_o ;
wire \DRAM_DQ[9]~output_o ;
wire \DRAM_DQ[10]~output_o ;
wire \DRAM_DQ[11]~output_o ;
wire \DRAM_DQ[12]~output_o ;
wire \DRAM_DQ[13]~output_o ;
wire \DRAM_DQ[14]~output_o ;
wire \DRAM_DQ[15]~output_o ;
wire \DRAM_DQ[16]~output_o ;
wire \DRAM_DQ[17]~output_o ;
wire \DRAM_DQ[18]~output_o ;
wire \DRAM_DQ[19]~output_o ;
wire \DRAM_DQ[20]~output_o ;
wire \DRAM_DQ[21]~output_o ;
wire \DRAM_DQ[22]~output_o ;
wire \DRAM_DQ[23]~output_o ;
wire \DRAM_DQ[24]~output_o ;
wire \DRAM_DQ[25]~output_o ;
wire \DRAM_DQ[26]~output_o ;
wire \DRAM_DQ[27]~output_o ;
wire \DRAM_DQ[28]~output_o ;
wire \DRAM_DQ[29]~output_o ;
wire \DRAM_DQ[30]~output_o ;
wire \DRAM_DQ[31]~output_o ;
wire \SRAM_DQ[0]~output_o ;
wire \SRAM_DQ[1]~output_o ;
wire \SRAM_DQ[2]~output_o ;
wire \SRAM_DQ[3]~output_o ;
wire \SRAM_DQ[4]~output_o ;
wire \SRAM_DQ[5]~output_o ;
wire \SRAM_DQ[6]~output_o ;
wire \SRAM_DQ[7]~output_o ;
wire \SRAM_DQ[8]~output_o ;
wire \SRAM_DQ[9]~output_o ;
wire \SRAM_DQ[10]~output_o ;
wire \SRAM_DQ[11]~output_o ;
wire \SRAM_DQ[12]~output_o ;
wire \SRAM_DQ[13]~output_o ;
wire \SRAM_DQ[14]~output_o ;
wire \SRAM_DQ[15]~output_o ;
wire \FL_DQ[0]~output_o ;
wire \FL_DQ[1]~output_o ;
wire \FL_DQ[2]~output_o ;
wire \FL_DQ[3]~output_o ;
wire \FL_DQ[4]~output_o ;
wire \FL_DQ[5]~output_o ;
wire \FL_DQ[6]~output_o ;
wire \FL_DQ[7]~output_o ;
wire \GPIO[0]~output_o ;
wire \GPIO[1]~output_o ;
wire \GPIO[2]~output_o ;
wire \GPIO[3]~output_o ;
wire \GPIO[4]~output_o ;
wire \GPIO[5]~output_o ;
wire \GPIO[6]~output_o ;
wire \GPIO[7]~output_o ;
wire \GPIO[8]~output_o ;
wire \GPIO[9]~output_o ;
wire \GPIO[10]~output_o ;
wire \GPIO[11]~output_o ;
wire \GPIO[12]~output_o ;
wire \GPIO[13]~output_o ;
wire \GPIO[14]~output_o ;
wire \GPIO[15]~output_o ;
wire \GPIO[16]~output_o ;
wire \GPIO[17]~output_o ;
wire \GPIO[18]~output_o ;
wire \GPIO[19]~output_o ;
wire \GPIO[20]~output_o ;
wire \GPIO[21]~output_o ;
wire \GPIO[22]~output_o ;
wire \GPIO[23]~output_o ;
wire \GPIO[24]~output_o ;
wire \GPIO[25]~output_o ;
wire \GPIO[26]~output_o ;
wire \GPIO[27]~output_o ;
wire \GPIO[28]~output_o ;
wire \GPIO[29]~output_o ;
wire \GPIO[30]~output_o ;
wire \GPIO[31]~output_o ;
wire \GPIO[32]~output_o ;
wire \GPIO[33]~output_o ;
wire \GPIO[34]~output_o ;
wire \GPIO[35]~output_o ;
wire \HSMC_D[0]~output_o ;
wire \HSMC_D[1]~output_o ;
wire \HSMC_D[2]~output_o ;
wire \HSMC_D[3]~output_o ;
wire \HSMC_RX_D_N[0]~output_o ;
wire \HSMC_RX_D_N[1]~output_o ;
wire \HSMC_RX_D_N[2]~output_o ;
wire \HSMC_RX_D_N[3]~output_o ;
wire \HSMC_RX_D_N[4]~output_o ;
wire \HSMC_RX_D_N[5]~output_o ;
wire \HSMC_RX_D_N[6]~output_o ;
wire \HSMC_RX_D_N[7]~output_o ;
wire \HSMC_RX_D_N[8]~output_o ;
wire \HSMC_RX_D_N[9]~output_o ;
wire \HSMC_RX_D_N[10]~output_o ;
wire \HSMC_RX_D_N[11]~output_o ;
wire \HSMC_RX_D_N[12]~output_o ;
wire \HSMC_RX_D_N[13]~output_o ;
wire \HSMC_RX_D_N[14]~output_o ;
wire \HSMC_RX_D_N[15]~output_o ;
wire \HSMC_RX_D_N[16]~output_o ;
wire \HSMC_RX_D_P[0]~output_o ;
wire \HSMC_RX_D_P[1]~output_o ;
wire \HSMC_RX_D_P[2]~output_o ;
wire \HSMC_RX_D_P[3]~output_o ;
wire \HSMC_RX_D_P[4]~output_o ;
wire \HSMC_RX_D_P[5]~output_o ;
wire \HSMC_RX_D_P[6]~output_o ;
wire \HSMC_RX_D_P[7]~output_o ;
wire \HSMC_RX_D_P[8]~output_o ;
wire \HSMC_RX_D_P[9]~output_o ;
wire \HSMC_RX_D_P[10]~output_o ;
wire \HSMC_RX_D_P[11]~output_o ;
wire \HSMC_RX_D_P[12]~output_o ;
wire \HSMC_RX_D_P[13]~output_o ;
wire \HSMC_RX_D_P[14]~output_o ;
wire \HSMC_RX_D_P[15]~output_o ;
wire \HSMC_RX_D_P[16]~output_o ;
wire \HSMC_TX_D_N[0]~output_o ;
wire \HSMC_TX_D_N[1]~output_o ;
wire \HSMC_TX_D_N[2]~output_o ;
wire \HSMC_TX_D_N[3]~output_o ;
wire \HSMC_TX_D_N[4]~output_o ;
wire \HSMC_TX_D_N[5]~output_o ;
wire \HSMC_TX_D_N[6]~output_o ;
wire \HSMC_TX_D_N[7]~output_o ;
wire \HSMC_TX_D_N[8]~output_o ;
wire \HSMC_TX_D_N[9]~output_o ;
wire \HSMC_TX_D_N[10]~output_o ;
wire \HSMC_TX_D_N[11]~output_o ;
wire \HSMC_TX_D_N[12]~output_o ;
wire \HSMC_TX_D_N[13]~output_o ;
wire \HSMC_TX_D_N[14]~output_o ;
wire \HSMC_TX_D_N[15]~output_o ;
wire \HSMC_TX_D_N[16]~output_o ;
wire \HSMC_TX_D_P[0]~output_o ;
wire \HSMC_TX_D_P[1]~output_o ;
wire \HSMC_TX_D_P[2]~output_o ;
wire \HSMC_TX_D_P[3]~output_o ;
wire \HSMC_TX_D_P[4]~output_o ;
wire \HSMC_TX_D_P[5]~output_o ;
wire \HSMC_TX_D_P[6]~output_o ;
wire \HSMC_TX_D_P[7]~output_o ;
wire \HSMC_TX_D_P[8]~output_o ;
wire \HSMC_TX_D_P[9]~output_o ;
wire \HSMC_TX_D_P[10]~output_o ;
wire \HSMC_TX_D_P[11]~output_o ;
wire \HSMC_TX_D_P[12]~output_o ;
wire \HSMC_TX_D_P[13]~output_o ;
wire \HSMC_TX_D_P[14]~output_o ;
wire \HSMC_TX_D_P[15]~output_o ;
wire \HSMC_TX_D_P[16]~output_o ;
wire \SMA_CLKOUT~output_o ;
wire \LEDG[0]~output_o ;
wire \LEDG[1]~output_o ;
wire \LEDG[2]~output_o ;
wire \LEDG[3]~output_o ;
wire \LEDG[4]~output_o ;
wire \LEDG[5]~output_o ;
wire \LEDG[6]~output_o ;
wire \LEDG[7]~output_o ;
wire \LEDG[8]~output_o ;
wire \LEDR[0]~output_o ;
wire \LEDR[1]~output_o ;
wire \LEDR[2]~output_o ;
wire \LEDR[3]~output_o ;
wire \LEDR[4]~output_o ;
wire \LEDR[5]~output_o ;
wire \LEDR[6]~output_o ;
wire \LEDR[7]~output_o ;
wire \LEDR[8]~output_o ;
wire \LEDR[9]~output_o ;
wire \LEDR[10]~output_o ;
wire \LEDR[11]~output_o ;
wire \LEDR[12]~output_o ;
wire \LEDR[13]~output_o ;
wire \LEDR[14]~output_o ;
wire \LEDR[15]~output_o ;
wire \LEDR[16]~output_o ;
wire \LEDR[17]~output_o ;
wire \HEX0[0]~output_o ;
wire \HEX0[1]~output_o ;
wire \HEX0[2]~output_o ;
wire \HEX0[3]~output_o ;
wire \HEX0[4]~output_o ;
wire \HEX0[5]~output_o ;
wire \HEX0[6]~output_o ;
wire \HEX1[0]~output_o ;
wire \HEX1[1]~output_o ;
wire \HEX1[2]~output_o ;
wire \HEX1[3]~output_o ;
wire \HEX1[4]~output_o ;
wire \HEX1[5]~output_o ;
wire \HEX1[6]~output_o ;
wire \HEX2[0]~output_o ;
wire \HEX2[1]~output_o ;
wire \HEX2[2]~output_o ;
wire \HEX2[3]~output_o ;
wire \HEX2[4]~output_o ;
wire \HEX2[5]~output_o ;
wire \HEX2[6]~output_o ;
wire \HEX3[0]~output_o ;
wire \HEX3[1]~output_o ;
wire \HEX3[2]~output_o ;
wire \HEX3[3]~output_o ;
wire \HEX3[4]~output_o ;
wire \HEX3[5]~output_o ;
wire \HEX3[6]~output_o ;
wire \HEX4[0]~output_o ;
wire \HEX4[1]~output_o ;
wire \HEX4[2]~output_o ;
wire \HEX4[3]~output_o ;
wire \HEX4[4]~output_o ;
wire \HEX4[5]~output_o ;
wire \HEX4[6]~output_o ;
wire \HEX5[0]~output_o ;
wire \HEX5[1]~output_o ;
wire \HEX5[2]~output_o ;
wire \HEX5[3]~output_o ;
wire \HEX5[4]~output_o ;
wire \HEX5[5]~output_o ;
wire \HEX5[6]~output_o ;
wire \HEX6[0]~output_o ;
wire \HEX6[1]~output_o ;
wire \HEX6[2]~output_o ;
wire \HEX6[3]~output_o ;
wire \HEX6[4]~output_o ;
wire \HEX6[5]~output_o ;
wire \HEX6[6]~output_o ;
wire \HEX7[0]~output_o ;
wire \HEX7[1]~output_o ;
wire \HEX7[2]~output_o ;
wire \HEX7[3]~output_o ;
wire \HEX7[4]~output_o ;
wire \HEX7[5]~output_o ;
wire \HEX7[6]~output_o ;
wire \LCD_BLON~output_o ;
wire \LCD_EN~output_o ;
wire \LCD_ON~output_o ;
wire \LCD_RS~output_o ;
wire \LCD_RW~output_o ;
wire \UART_CTS~output_o ;
wire \UART_TXD~output_o ;
wire \SD_CLK~output_o ;
wire \VGA_B[0]~output_o ;
wire \VGA_B[1]~output_o ;
wire \VGA_B[2]~output_o ;
wire \VGA_B[3]~output_o ;
wire \VGA_B[4]~output_o ;
wire \VGA_B[5]~output_o ;
wire \VGA_B[6]~output_o ;
wire \VGA_B[7]~output_o ;
wire \VGA_BLANK_N~output_o ;
wire \VGA_CLK~output_o ;
wire \VGA_G[0]~output_o ;
wire \VGA_G[1]~output_o ;
wire \VGA_G[2]~output_o ;
wire \VGA_G[3]~output_o ;
wire \VGA_G[4]~output_o ;
wire \VGA_G[5]~output_o ;
wire \VGA_G[6]~output_o ;
wire \VGA_G[7]~output_o ;
wire \VGA_HS~output_o ;
wire \VGA_R[0]~output_o ;
wire \VGA_R[1]~output_o ;
wire \VGA_R[2]~output_o ;
wire \VGA_R[3]~output_o ;
wire \VGA_R[4]~output_o ;
wire \VGA_R[5]~output_o ;
wire \VGA_R[6]~output_o ;
wire \VGA_R[7]~output_o ;
wire \VGA_SYNC_N~output_o ;
wire \VGA_VS~output_o ;
wire \AUD_DACDAT~output_o ;
wire \AUD_XCK~output_o ;
wire \EEP_I2C_SCLK~output_o ;
wire \I2C_SCLK~output_o ;
wire \ENET0_GTX_CLK~output_o ;
wire \ENET0_MDC~output_o ;
wire \ENET0_RST_N~output_o ;
wire \ENET0_TX_DATA[0]~output_o ;
wire \ENET0_TX_DATA[1]~output_o ;
wire \ENET0_TX_DATA[2]~output_o ;
wire \ENET0_TX_DATA[3]~output_o ;
wire \ENET0_TX_EN~output_o ;
wire \ENET0_TX_ER~output_o ;
wire \ENET1_GTX_CLK~output_o ;
wire \ENET1_MDC~output_o ;
wire \ENET1_RST_N~output_o ;
wire \ENET1_TX_DATA[0]~output_o ;
wire \ENET1_TX_DATA[1]~output_o ;
wire \ENET1_TX_DATA[2]~output_o ;
wire \ENET1_TX_DATA[3]~output_o ;
wire \ENET1_TX_EN~output_o ;
wire \ENET1_TX_ER~output_o ;
wire \TD_RESET_N~output_o ;
wire \OTG_ADDR[0]~output_o ;
wire \OTG_ADDR[1]~output_o ;
wire \OTG_CS_N~output_o ;
wire \OTG_DACK_N[0]~output_o ;
wire \OTG_DACK_N[1]~output_o ;
wire \OTG_RD_N~output_o ;
wire \OTG_RST_N~output_o ;
wire \OTG_WE_N~output_o ;
wire \DRAM_ADDR[0]~output_o ;
wire \DRAM_ADDR[1]~output_o ;
wire \DRAM_ADDR[2]~output_o ;
wire \DRAM_ADDR[3]~output_o ;
wire \DRAM_ADDR[4]~output_o ;
wire \DRAM_ADDR[5]~output_o ;
wire \DRAM_ADDR[6]~output_o ;
wire \DRAM_ADDR[7]~output_o ;
wire \DRAM_ADDR[8]~output_o ;
wire \DRAM_ADDR[9]~output_o ;
wire \DRAM_ADDR[10]~output_o ;
wire \DRAM_ADDR[11]~output_o ;
wire \DRAM_ADDR[12]~output_o ;
wire \DRAM_BA[0]~output_o ;
wire \DRAM_BA[1]~output_o ;
wire \DRAM_CAS_N~output_o ;
wire \DRAM_CKE~output_o ;
wire \DRAM_CLK~output_o ;
wire \DRAM_CS_N~output_o ;
wire \DRAM_DQM[0]~output_o ;
wire \DRAM_DQM[1]~output_o ;
wire \DRAM_DQM[2]~output_o ;
wire \DRAM_DQM[3]~output_o ;
wire \DRAM_RAS_N~output_o ;
wire \DRAM_WE_N~output_o ;
wire \SRAM_ADDR[0]~output_o ;
wire \SRAM_ADDR[1]~output_o ;
wire \SRAM_ADDR[2]~output_o ;
wire \SRAM_ADDR[3]~output_o ;
wire \SRAM_ADDR[4]~output_o ;
wire \SRAM_ADDR[5]~output_o ;
wire \SRAM_ADDR[6]~output_o ;
wire \SRAM_ADDR[7]~output_o ;
wire \SRAM_ADDR[8]~output_o ;
wire \SRAM_ADDR[9]~output_o ;
wire \SRAM_ADDR[10]~output_o ;
wire \SRAM_ADDR[11]~output_o ;
wire \SRAM_ADDR[12]~output_o ;
wire \SRAM_ADDR[13]~output_o ;
wire \SRAM_ADDR[14]~output_o ;
wire \SRAM_ADDR[15]~output_o ;
wire \SRAM_ADDR[16]~output_o ;
wire \SRAM_ADDR[17]~output_o ;
wire \SRAM_ADDR[18]~output_o ;
wire \SRAM_ADDR[19]~output_o ;
wire \SRAM_CE_N~output_o ;
wire \SRAM_LB_N~output_o ;
wire \SRAM_OE_N~output_o ;
wire \SRAM_UB_N~output_o ;
wire \SRAM_WE_N~output_o ;
wire \FL_ADDR[0]~output_o ;
wire \FL_ADDR[1]~output_o ;
wire \FL_ADDR[2]~output_o ;
wire \FL_ADDR[3]~output_o ;
wire \FL_ADDR[4]~output_o ;
wire \FL_ADDR[5]~output_o ;
wire \FL_ADDR[6]~output_o ;
wire \FL_ADDR[7]~output_o ;
wire \FL_ADDR[8]~output_o ;
wire \FL_ADDR[9]~output_o ;
wire \FL_ADDR[10]~output_o ;
wire \FL_ADDR[11]~output_o ;
wire \FL_ADDR[12]~output_o ;
wire \FL_ADDR[13]~output_o ;
wire \FL_ADDR[14]~output_o ;
wire \FL_ADDR[15]~output_o ;
wire \FL_ADDR[16]~output_o ;
wire \FL_ADDR[17]~output_o ;
wire \FL_ADDR[18]~output_o ;
wire \FL_ADDR[19]~output_o ;
wire \FL_ADDR[20]~output_o ;
wire \FL_ADDR[21]~output_o ;
wire \FL_ADDR[22]~output_o ;
wire \FL_CE_N~output_o ;
wire \FL_OE_N~output_o ;
wire \FL_RST_N~output_o ;
wire \FL_WE_N~output_o ;
wire \FL_WP_N~output_o ;
wire \HSMC_CLKOUT_N1~output_o ;
wire \HSMC_CLKOUT_N2~output_o ;
wire \HSMC_CLKOUT_P1~output_o ;
wire \HSMC_CLKOUT_P2~output_o ;
wire \HSMC_CLKOUT0~output_o ;
wire \KEY[3]~input_o ;
wire \KEY[2]~input_o ;
wire \top|PCin[2]~30_combout ;
wire \top|PCin[3]~33 ;
wire \top|PCin[4]~34_combout ;
wire \top|PCin[4]~35 ;
wire \top|PCin[5]~36_combout ;
wire \top|PCin[5]~37 ;
wire \top|PCin[6]~38_combout ;
wire \top|PCin[6]~39 ;
wire \top|PCin[7]~40_combout ;
wire \top|PCin[7]~41 ;
wire \top|PCin[8]~42_combout ;
wire \top|PCin[8]~43 ;
wire \top|PCin[9]~44_combout ;
wire \top|PCin[9]~45 ;
wire \top|PCin[10]~46_combout ;
wire \top|PCin[10]~47 ;
wire \top|PCin[11]~48_combout ;
wire \top|PCin[11]~49 ;
wire \top|PCin[12]~50_combout ;
wire \top|PCin[12]~51 ;
wire \top|PCin[13]~52_combout ;
wire \top|PCin[13]~53 ;
wire \top|PCin[14]~54_combout ;
wire \top|PCin[14]~55 ;
wire \top|PCin[15]~56_combout ;
wire \top|PCin[15]~57 ;
wire \top|PCin[16]~58_combout ;
wire \top|PCin[16]~59 ;
wire \top|PCin[17]~60_combout ;
wire \top|PCin[17]~61 ;
wire \top|PCin[18]~62_combout ;
wire \top|PCin[18]~63 ;
wire \top|PCin[19]~64_combout ;
wire \top|PCin[19]~65 ;
wire \top|PCin[20]~66_combout ;
wire \top|PCin[20]~67 ;
wire \top|PCin[21]~68_combout ;
wire \top|PCin[21]~69 ;
wire \top|PCin[22]~70_combout ;
wire \top|PCin[22]~71 ;
wire \top|PCin[23]~72_combout ;
wire \top|PCin[23]~73 ;
wire \top|PCin[24]~74_combout ;
wire \top|PCin[24]~75 ;
wire \top|PCin[25]~76_combout ;
wire \top|Equal0~6_combout ;
wire \top|Equal0~5_combout ;
wire \top|Equal0~0_combout ;
wire \top|Equal0~2_combout ;
wire \top|Equal0~3_combout ;
wire \top|Equal0~1_combout ;
wire \top|Equal0~4_combout ;
wire \top|PCin[25]~77 ;
wire \top|PCin[26]~78_combout ;
wire \top|PCin[26]~79 ;
wire \top|PCin[27]~80_combout ;
wire \top|PCin[27]~81 ;
wire \top|PCin[28]~82_combout ;
wire \top|PCin[28]~83 ;
wire \top|PCin[29]~84_combout ;
wire \top|PCin[29]~85 ;
wire \top|PCin[30]~86_combout ;
wire \top|Equal0~7_combout ;
wire \top|PCin[30]~87 ;
wire \top|PCin[31]~88_combout ;
wire \top|Equal0~8_combout ;
wire \top|Equal0~9_combout ;
wire \top|Reset_Now~q ;
wire \top|PCin[2]~31 ;
wire \top|PCin[3]~32_combout ;
wire \top|Regs|Decoder0~2_combout ;
wire \top|IM|Memory~5_combout ;
wire \top|IM|Memory~6_combout ;
wire \top|IM|Memory~6clkctrl_outclk ;
wire \top|IM|Memory~18_combout ;
wire \top|IM|Memory~7_combout ;
wire \top|Controller|WideOr6~2_combout ;
wire \top|Controller|RegWrite~combout ;
wire \top|Regs|Registradores~55_combout ;
wire \top|Regs|Registradores[0][1]~56_combout ;
wire \top|Regs|Registradores[0][0]~q ;
wire \top|IM|Memory~0_combout ;
wire \top|Regs|Mux31~0_combout ;
wire \top|Controller|WideOr6~0_combout ;
wire \top|Controller|ALUSrc~combout ;
wire \top|IM|Memory~8_combout ;
wire \top|Controller|WideOr6~1_combout ;
wire \top|IM|Memory~19_combout ;
wire \top|ALU_Controller|Mux5~0_combout ;
wire \top|IM|Memory~3_combout ;
wire \top|IM|Memory~4_combout ;
wire \top|IM|Memory~1_combout ;
wire \top|IM|Memory~2_combout ;
wire \top|ALU|Add0~26_combout ;
wire \top|ALU|Add0~27_combout ;
wire \top|IM|Memory~11_combout ;
wire \top|IM|Memory~10_combout ;
wire \top|IM|Memory~9_combout ;
wire \top|ALU|Add0~28_combout ;
wire \top|Regs|Registradores~94_combout ;
wire \top|Regs|Registradores[4][4]~59_combout ;
wire \top|Regs|Registradores[4][0]~q ;
wire \top|ALU|Add0~35_combout ;
wire \top|Regs|Decoder0~3_combout ;
wire \top|Regs|Registradores~57_combout ;
wire \top|Regs|Registradores[2][9]~58_combout ;
wire \top|Regs|Registradores[2][0]~q ;
wire \top|ALU|Add0~34_combout ;
wire \top|ALU|Add0~31_combout ;
wire \top|ALU|Add0~36_combout ;
wire \top|ALU|Add0~37_combout ;
wire \top|ALU|Add0~200_combout ;
wire \top|ALU|Add0~201_combout ;
wire \top|ALU|Add0~38_combout ;
wire \top|ALU|Add0~29_combout ;
wire \top|ALU|Add0~30_combout ;
wire \top|ALU|Add0~32_combout ;
wire \top|ALU|Add0~33_combout ;
wire \top|IM|Memory~12_combout ;
wire \top|ALU|Add0~39_combout ;
wire \top|ALU|Add0~40_combout ;
wire \top|ALU|Add0~41_combout ;
wire \top|ALU|Add0~42_combout ;
wire \top|ALU_Controller|Mux5~1_combout ;
wire \top|ALU_Controller|Mux5~2_combout ;
wire \top|ALU|Add0~44_cout ;
wire \top|ALU|Add0~45_combout ;
wire \top|Regs|Decoder0~0_combout ;
wire \top|Regs|Decoder0~1_combout ;
wire \top|Regs|Registradores~36_combout ;
wire \top|Regs|Registradores[1][1]~37_combout ;
wire \top|Regs|Registradores[1][0]~q ;
wire \top|Regs|Register_Out[0]~feeder_combout ;
wire \print|LEDR[0]~feeder_combout ;
wire \top|ALU|Add0~56_combout ;
wire \top|IM|Memory~13_combout ;
wire \top|ALU|Add0~55_combout ;
wire \top|IM|Memory~14_combout ;
wire \top|IM|Memory~15_combout ;
wire \top|Regs|Registradores~60_combout ;
wire \top|Regs|Registradores[0][1]~q ;
wire \top|Regs|Registradores~61_combout ;
wire \top|Regs|Registradores[2][1]~q ;
wire \top|Regs|Registradores~95_combout ;
wire \top|Regs|Registradores[4][1]~q ;
wire \top|ALU|Add0~47_combout ;
wire \top|ALU|Add0~48_combout ;
wire \top|ALU|Add0~49_combout ;
wire \top|ALU|Add0~50_combout ;
wire \top|ALU|Add0~51_combout ;
wire \top|ALU|Add0~52_combout ;
wire \top|ALU|Add0~202_combout ;
wire \top|ALU|Add0~53_combout ;
wire \top|ALU|Add0~54_combout ;
wire \top|ALU|Add0~57_combout ;
wire \top|Regs|Mux30~0_combout ;
wire \top|ALU|Add0~46 ;
wire \top|ALU|Add0~58_combout ;
wire \top|Regs|Registradores~38_combout ;
wire \top|Regs|Registradores[1][1]~q ;
wire \top|Regs|Register_Out[1]~feeder_combout ;
wire \print|LEDR[1]~feeder_combout ;
wire \top|Regs|Registradores~62_combout ;
wire \top|Regs|Registradores[0][2]~q ;
wire \top|Regs|Mux29~0_combout ;
wire \top|IM|Memory~17_combout ;
wire \top|IM|Memory~16_combout ;
wire \top|ALU|Add0~60_combout ;
wire \top|Regs|Registradores~63_combout ;
wire \top|Regs|Registradores[2][2]~q ;
wire \top|Regs|Registradores~96_combout ;
wire \top|Regs|Registradores[4][2]~q ;
wire \top|ALU|Add0~61_combout ;
wire \top|ALU|Add0~62_combout ;
wire \top|ALU|Add0~63_combout ;
wire \top|ALU|Add0~64_combout ;
wire \top|ALU|Add0~65_combout ;
wire \top|ALU|Add0~66_combout ;
wire \top|ALU|Add0~203_combout ;
wire \top|ALU|Add0~67_combout ;
wire \top|ALU|Add0~68_combout ;
wire \top|ALU|Add0~69_combout ;
wire \top|ALU|Add0~59 ;
wire \top|ALU|Add0~70_combout ;
wire \top|Regs|Registradores~39_combout ;
wire \top|Regs|Registradores[1][2]~q ;
wire \top|Regs|Register_Out[2]~feeder_combout ;
wire \print|LEDR[2]~feeder_combout ;
wire \top|Regs|Registradores~64_combout ;
wire \top|Regs|Registradores[0][3]~q ;
wire \top|Regs|Registradores~97_combout ;
wire \top|Regs|Registradores[4][3]~q ;
wire \top|ALU|Add0~75_combout ;
wire \top|Regs|Registradores~65_combout ;
wire \top|Regs|Registradores[2][3]~q ;
wire \top|ALU|Add0~76_combout ;
wire \top|ALU|Add0~77_combout ;
wire \top|ALU|Add0~72_combout ;
wire \top|ALU|Add0~73_combout ;
wire \top|ALU|Add0~74_combout ;
wire \top|MUX_ALU|Out[4]~0_combout ;
wire \top|ALU|Add0~78_combout ;
wire \top|Regs|Mux28~0_combout ;
wire \top|ALU|Add0~71 ;
wire \top|ALU|Add0~79_combout ;
wire \top|Regs|Registradores~40_combout ;
wire \top|Regs|Registradores[1][3]~q ;
wire \top|Regs|Register_Out[3]~feeder_combout ;
wire \print|LEDR[3]~feeder_combout ;
wire \top|MUX_ALU|Out[4]~5_combout ;
wire \top|Regs|Registradores~67_combout ;
wire \top|Regs|Registradores[2][4]~q ;
wire \top|Regs|Registradores~66_combout ;
wire \top|Regs|Registradores[0][4]~q ;
wire \top|MUX_ALU|Out[4]~2_combout ;
wire \top|MUX_ALU|Out[4]~3_combout ;
wire \top|Regs|Registradores~98_combout ;
wire \top|Regs|Registradores[4][4]~q ;
wire \top|MUX_ALU|Out[4]~1_combout ;
wire \top|MUX_ALU|Out[4]~4_combout ;
wire \top|ALU|Add0~81_combout ;
wire \top|Regs|Mux27~0_combout ;
wire \top|ALU|Add0~80 ;
wire \top|ALU|Add0~82_combout ;
wire \top|Regs|Registradores~41_combout ;
wire \top|Regs|Registradores[1][4]~q ;
wire \top|Regs|Register_Out[4]~feeder_combout ;
wire \print|LEDR[4]~feeder_combout ;
wire \top|Regs|Registradores~68_combout ;
wire \top|Regs|Registradores[0][5]~q ;
wire \top|Regs|Mux26~0_combout ;
wire \top|Regs|Registradores~69_combout ;
wire \top|Regs|Registradores[2][5]~q ;
wire \top|Regs|Registradores~99_combout ;
wire \top|Regs|Registradores[4][5]~q ;
wire \top|ALU|Add0~84_combout ;
wire \top|ALU|Add0~85_combout ;
wire \top|ALU|Add0~86_combout ;
wire \top|ALU|Add0~88_combout ;
wire \top|ALU|Add0~89_combout ;
wire \top|ALU|Add0~90_combout ;
wire \top|ALU|Add0~91_combout ;
wire \top|ALU|Add0~87_combout ;
wire \top|ALU|Add0~92_combout ;
wire \top|ALU|Add0~83 ;
wire \top|ALU|Add0~93_combout ;
wire \top|Regs|Registradores~42_combout ;
wire \top|Regs|Registradores[1][5]~q ;
wire \top|Regs|Register_Out[5]~feeder_combout ;
wire \print|LEDR[5]~feeder_combout ;
wire \top|Regs|Registradores~70_combout ;
wire \top|Regs|Registradores[0][6]~q ;
wire \top|Regs|Mux25~0_combout ;
wire \top|Regs|Registradores~100_combout ;
wire \top|Regs|Registradores[4][6]~q ;
wire \top|Regs|Registradores~71_combout ;
wire \top|Regs|Registradores[2][6]~q ;
wire \top|ALU|Add0~95_combout ;
wire \top|ALU|Add0~96_combout ;
wire \top|ALU|Add0~97_combout ;
wire \top|ALU|Add0~98_combout ;
wire \top|ALU|Add0~99_combout ;
wire \top|ALU|Add0~100_combout ;
wire \top|ALU|Add0~101_combout ;
wire \top|ALU|Add0~94 ;
wire \top|ALU|Add0~102_combout ;
wire \top|Regs|Registradores~43_combout ;
wire \top|Regs|Registradores[1][6]~q ;
wire \top|Regs|Register_Out[6]~feeder_combout ;
wire \print|LEDR[6]~feeder_combout ;
wire \top|Regs|Registradores~72_combout ;
wire \top|Regs|Registradores[0][7]~q ;
wire \top|Regs|Mux24~0_combout ;
wire \top|Regs|Registradores~101_combout ;
wire \top|Regs|Registradores[4][7]~q ;
wire \top|ALU|Add0~107_combout ;
wire \top|Regs|Registradores~73_combout ;
wire \top|Regs|Registradores[2][7]~q ;
wire \top|ALU|Add0~108_combout ;
wire \top|ALU|Add0~109_combout ;
wire \top|ALU|Add0~104_combout ;
wire \top|ALU|Add0~105_combout ;
wire \top|ALU|Add0~106_combout ;
wire \top|ALU|Add0~110_combout ;
wire \top|ALU|Add0~103 ;
wire \top|ALU|Add0~111_combout ;
wire \top|Regs|Registradores~44_combout ;
wire \top|Regs|Registradores[1][7]~q ;
wire \top|Regs|Register_Out[7]~feeder_combout ;
wire \top|Regs|Registradores~74_combout ;
wire \top|Regs|Registradores[0][8]~q ;
wire \top|Regs|Mux23~0_combout ;
wire \top|Regs|Registradores~102_combout ;
wire \top|Regs|Registradores[4][8]~q ;
wire \top|Regs|Registradores~75_combout ;
wire \top|Regs|Registradores[2][8]~q ;
wire \top|ALU|Add0~113_combout ;
wire \top|ALU|Add0~114_combout ;
wire \top|ALU|Add0~115_combout ;
wire \top|ALU|Add0~116_combout ;
wire \top|ALU|Add0~117_combout ;
wire \top|ALU|Add0~118_combout ;
wire \top|ALU|Add0~119_combout ;
wire \top|ALU|Add0~112 ;
wire \top|ALU|Add0~120_combout ;
wire \top|Regs|Registradores~45_combout ;
wire \top|Regs|Registradores[1][8]~q ;
wire \top|Regs|Register_Out[8]~feeder_combout ;
wire \print|LEDR[8]~feeder_combout ;
wire \top|Regs|Registradores~76_combout ;
wire \top|Regs|Registradores[0][9]~q ;
wire \top|Regs|Mux22~0_combout ;
wire \top|Regs|Registradores~77_combout ;
wire \top|Regs|Registradores[2][9]~q ;
wire \top|Regs|Registradores~103_combout ;
wire \top|Regs|Registradores[4][9]~q ;
wire \top|ALU|Add0~125_combout ;
wire \top|ALU|Add0~126_combout ;
wire \top|ALU|Add0~127_combout ;
wire \top|ALU|Add0~122_combout ;
wire \top|ALU|Add0~123_combout ;
wire \top|ALU|Add0~124_combout ;
wire \top|ALU|Add0~128_combout ;
wire \top|ALU|Add0~121 ;
wire \top|ALU|Add0~129_combout ;
wire \top|Regs|Registradores~46_combout ;
wire \top|Regs|Registradores[1][9]~q ;
wire \top|Regs|Register_Out[9]~feeder_combout ;
wire \top|Regs|Registradores~78_combout ;
wire \top|Regs|Registradores[0][10]~q ;
wire \top|Regs|Registradores~104_combout ;
wire \top|Regs|Registradores[4][10]~q ;
wire \top|ALU|Add0~131_combout ;
wire \top|Regs|Registradores~79_combout ;
wire \top|Regs|Registradores[2][10]~q ;
wire \top|ALU|Add0~132_combout ;
wire \top|ALU|Add0~133_combout ;
wire \top|ALU|Add0~134_combout ;
wire \top|ALU|Add0~135_combout ;
wire \top|ALU|Add0~136_combout ;
wire \top|ALU|Add0~204_combout ;
wire \top|ALU|Add0~137_combout ;
wire \top|ALU|Add0~138_combout ;
wire \top|Regs|Mux21~0_combout ;
wire \top|ALU|Add0~130 ;
wire \top|ALU|Add0~139_combout ;
wire \top|Regs|Registradores~47_combout ;
wire \top|Regs|Registradores[1][10]~q ;
wire \top|Regs|Register_Out[10]~feeder_combout ;
wire \print|LEDR[10]~feeder_combout ;
wire \top|Regs|Registradores~80_combout ;
wire \top|Regs|Registradores[0][11]~q ;
wire \top|Regs|Mux20~0_combout ;
wire \top|Regs|Registradores~81_combout ;
wire \top|Regs|Registradores[2][11]~q ;
wire \top|Regs|Registradores~105_combout ;
wire \top|Regs|Registradores[4][11]~q ;
wire \top|ALU|Add0~144_combout ;
wire \top|ALU|Add0~145_combout ;
wire \top|ALU|Add0~146_combout ;
wire \top|ALU|Add0~141_combout ;
wire \top|ALU|Add0~142_combout ;
wire \top|ALU|Add0~143_combout ;
wire \top|ALU|Add0~147_combout ;
wire \top|ALU|Add0~140 ;
wire \top|ALU|Add0~148_combout ;
wire \top|Regs|Registradores~48_combout ;
wire \top|Regs|Registradores[1][11]~q ;
wire \top|Regs|Register_Out[11]~feeder_combout ;
wire \top|Regs|Registradores~106_combout ;
wire \top|Regs|Registradores[4][12]~q ;
wire \top|Regs|Registradores~83_combout ;
wire \top|Regs|Registradores[2][12]~q ;
wire \top|ALU|Add0~150_combout ;
wire \top|ALU|Add0~151_combout ;
wire \top|Regs|Registradores~82_combout ;
wire \top|Regs|Registradores[0][12]~q ;
wire \top|ALU|Add0~152_combout ;
wire \top|ALU|Add0~153_combout ;
wire \top|ALU|Add0~154_combout ;
wire \top|ALU|Add0~155_combout ;
wire \top|ALU|Add0~156_combout ;
wire \top|Regs|Mux19~0_combout ;
wire \top|ALU|Add0~149 ;
wire \top|ALU|Add0~157_combout ;
wire \top|Regs|Registradores~49_combout ;
wire \top|Regs|Registradores[1][12]~q ;
wire \top|Regs|Register_Out[12]~feeder_combout ;
wire \print|LEDR[12]~feeder_combout ;
wire \top|Regs|Registradores~84_combout ;
wire \top|Regs|Registradores[0][13]~q ;
wire \top|Regs|Mux18~0_combout ;
wire \top|Regs|Registradores~85_combout ;
wire \top|Regs|Registradores[2][13]~q ;
wire \top|ALU|Add0~159_combout ;
wire \top|Regs|Registradores~107_combout ;
wire \top|Regs|Registradores[4][13]~q ;
wire \top|ALU|Add0~160_combout ;
wire \top|ALU|Add0~161_combout ;
wire \top|ALU|Add0~162_combout ;
wire \top|ALU|Add0~163_combout ;
wire \top|ALU|Add0~164_combout ;
wire \top|ALU|Add0~165_combout ;
wire \top|ALU|Add0~158 ;
wire \top|ALU|Add0~166_combout ;
wire \top|Regs|Registradores~50_combout ;
wire \top|Regs|Registradores[1][13]~q ;
wire \top|Regs|Register_Out[13]~feeder_combout ;
wire \print|LEDR[13]~feeder_combout ;
wire \top|Regs|Registradores~86_combout ;
wire \top|Regs|Registradores[0][14]~q ;
wire \top|Regs|Registradores~108_combout ;
wire \top|Regs|Registradores[4][14]~q ;
wire \top|Regs|Registradores~87_combout ;
wire \top|Regs|Registradores[2][14]~q ;
wire \top|ALU|Add0~168_combout ;
wire \top|ALU|Add0~169_combout ;
wire \top|ALU|Add0~170_combout ;
wire \top|ALU|Add0~205_combout ;
wire \top|ALU|Add0~171_combout ;
wire \top|ALU|Add0~172_combout ;
wire \top|ALU|Add0~173_combout ;
wire \top|Regs|Mux17~0_combout ;
wire \top|ALU|Add0~167 ;
wire \top|ALU|Add0~174_combout ;
wire \top|Regs|Registradores~51_combout ;
wire \top|Regs|Registradores[1][14]~q ;
wire \top|Regs|Register_Out[14]~feeder_combout ;
wire \print|LEDR[14]~feeder_combout ;
wire \top|Regs|Registradores~88_combout ;
wire \top|Regs|Registradores[0][15]~q ;
wire \top|Regs|Registradores~109_combout ;
wire \top|Regs|Registradores[4][15]~q ;
wire \top|Regs|Registradores~89_combout ;
wire \top|Regs|Registradores[2][15]~q ;
wire \top|ALU|Add0~176_combout ;
wire \top|ALU|Add0~177_combout ;
wire \top|ALU|Add0~178_combout ;
wire \top|ALU|Add0~206_combout ;
wire \top|ALU|Add0~179_combout ;
wire \top|ALU|Add0~180_combout ;
wire \top|ALU|Add0~181_combout ;
wire \top|Regs|Mux16~0_combout ;
wire \top|ALU|Add0~175 ;
wire \top|ALU|Add0~182_combout ;
wire \top|Regs|Registradores~52_combout ;
wire \top|Regs|Registradores[1][15]~q ;
wire \top|Regs|Register_Out[15]~feeder_combout ;
wire \top|Regs|Registradores~90_combout ;
wire \top|Regs|Registradores[0][16]~q ;
wire \top|Regs|Mux15~0_combout ;
wire \top|Regs|Registradores~91_combout ;
wire \top|Regs|Registradores[2][16]~q ;
wire \top|Regs|Registradores~110_combout ;
wire \top|Regs|Registradores[4][16]~q ;
wire \top|ALU|Add0~207_combout ;
wire \top|ALU|Add0~187_combout ;
wire \top|ALU|Add0~188_combout ;
wire \top|ALU|Add0~184_combout ;
wire \top|ALU|Add0~185_combout ;
wire \top|ALU|Add0~186_combout ;
wire \top|ALU|Add0~189_combout ;
wire \top|ALU|Add0~183 ;
wire \top|ALU|Add0~190_combout ;
wire \top|Regs|Registradores~53_combout ;
wire \top|Regs|Registradores[1][16]~q ;
wire \top|Regs|Register_Out[16]~feeder_combout ;
wire \top|Regs|Registradores~92_combout ;
wire \top|Regs|Registradores[0][17]~q ;
wire \top|Regs|Registradores~93_combout ;
wire \top|Regs|Registradores[2][17]~q ;
wire \top|Regs|Registradores~111_combout ;
wire \top|Regs|Registradores[4][17]~q ;
wire \top|ALU|Add0~208_combout ;
wire \top|ALU|Add0~195_combout ;
wire \top|ALU|Add0~196_combout ;
wire \top|ALU|Add0~192_combout ;
wire \top|ALU|Add0~193_combout ;
wire \top|ALU|Add0~194_combout ;
wire \top|ALU|Add0~197_combout ;
wire \top|Regs|Mux14~0_combout ;
wire \top|ALU|Add0~191 ;
wire \top|ALU|Add0~198_combout ;
wire \top|Regs|Registradores~54_combout ;
wire \top|Regs|Registradores[1][17]~q ;
wire \top|Regs|Register_Out[17]~feeder_combout ;
wire \print|LEDR[17]~feeder_combout ;
wire \bd|WideOr6~0_combout ;
wire \bd|leds1[0]~feeder_combout ;
wire \bd|WideOr5~0_combout ;
wire \bd|leds1[1]~feeder_combout ;
wire \bd|leds1[3]~feeder_combout ;
wire \bd|leds1[4]~feeder_combout ;
wire \bd|WideOr0~0_combout ;
wire \bd|WideOr13~0_combout ;
wire \bd|WideOr12~0_combout ;
wire \bd|WideOr11~0_combout ;
wire \bd|WideOr10~0_combout ;
wire \bd|WideOr9~0_combout ;
wire \bd|WideOr8~0_combout ;
wire \bd|WideOr7~0_combout ;
wire \inst2|Equal0~3_combout ;
wire \inst2|Equal0~2_combout ;
wire \inst2|WideNor0~0_combout ;
wire \inst2|Selector6~0_combout ;
wire \inst2|Equal0~0_combout ;
wire \inst2|Equal0~4_combout ;
wire \inst2|Selector5~0_combout ;
wire \inst2|Equal0~5_combout ;
wire \inst2|Selector4~0_combout ;
wire \inst2|Equal0~6_combout ;
wire \inst2|Selector0~0_combout ;
wire \inst2|Selector3~0_combout ;
wire \inst2|Selector2~4_combout ;
wire \inst2|Selector2~5_combout ;
wire \inst2|Selector1~4_combout ;
wire \inst2|Selector1~5_combout ;
wire \inst2|Equal0~1_combout ;
wire \inst2|Selector0~1_combout ;
wire \top|Instruct_Count[6]~feeder_combout ;
wire \top|Instruct_Count[5]~feeder_combout ;
wire \top|Instruct_Count[7]~feeder_combout ;
wire \inst|WideNor0~0_combout ;
wire \inst|Equal1~0_combout ;
wire \inst|Equal4~0_combout ;
wire \inst|Selector6~0_combout ;
wire \inst|Selector5~0_combout ;
wire \inst|Selector5~1_combout ;
wire \inst|Equal2~0_combout ;
wire \inst|Selector4~0_combout ;
wire \inst|Selector0~0_combout ;
wire \inst|Selector3~0_combout ;
wire \inst|Selector2~0_combout ;
wire \inst|Selector2~1_combout ;
wire \inst|Selector1~0_combout ;
wire \inst|Equal0~0_combout ;
wire \inst|Selector0~1_combout ;
wire [31:0] \top|PCin ;
wire [17:0] \print|LEDR ;
wire [6:0] \bd|leds1 ;
wire [6:0] \inst|ledsout ;
wire [6:0] \bd|leds2 ;
wire [1:0] \top|Controller|ALUOp ;
wire [6:0] \inst2|ledsout ;
wire [31:0] \top|Regs|Register_Out ;
wire [31:0] \top|Instruct_Count ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X23_Y0_N16
cycloneive_io_obuf \EX_IO[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EX_IO[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \EX_IO[0]~output .bus_hold = "false";
defparam \EX_IO[0]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y55_N9
cycloneive_io_obuf \EX_IO[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EX_IO[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \EX_IO[1]~output .bus_hold = "false";
defparam \EX_IO[1]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X3_Y73_N9
cycloneive_io_obuf \EX_IO[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EX_IO[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \EX_IO[2]~output .bus_hold = "false";
defparam \EX_IO[2]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y32_N16
cycloneive_io_obuf \EX_IO[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EX_IO[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \EX_IO[3]~output .bus_hold = "false";
defparam \EX_IO[3]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N16
cycloneive_io_obuf \EX_IO[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EX_IO[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \EX_IO[4]~output .bus_hold = "false";
defparam \EX_IO[4]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N23
cycloneive_io_obuf \EX_IO[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EX_IO[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \EX_IO[5]~output .bus_hold = "false";
defparam \EX_IO[5]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y52_N2
cycloneive_io_obuf \EX_IO[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EX_IO[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \EX_IO[6]~output .bus_hold = "false";
defparam \EX_IO[6]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y33_N16
cycloneive_io_obuf \LCD_DATA[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LCD_DATA[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \LCD_DATA[0]~output .bus_hold = "false";
defparam \LCD_DATA[0]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N9
cycloneive_io_obuf \LCD_DATA[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LCD_DATA[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \LCD_DATA[1]~output .bus_hold = "false";
defparam \LCD_DATA[1]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N2
cycloneive_io_obuf \LCD_DATA[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LCD_DATA[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \LCD_DATA[2]~output .bus_hold = "false";
defparam \LCD_DATA[2]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X27_Y0_N9
cycloneive_io_obuf \LCD_DATA[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LCD_DATA[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \LCD_DATA[3]~output .bus_hold = "false";
defparam \LCD_DATA[3]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N16
cycloneive_io_obuf \LCD_DATA[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LCD_DATA[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \LCD_DATA[4]~output .bus_hold = "false";
defparam \LCD_DATA[4]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N16
cycloneive_io_obuf \LCD_DATA[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LCD_DATA[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \LCD_DATA[5]~output .bus_hold = "false";
defparam \LCD_DATA[5]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N16
cycloneive_io_obuf \LCD_DATA[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LCD_DATA[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \LCD_DATA[6]~output .bus_hold = "false";
defparam \LCD_DATA[6]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N9
cycloneive_io_obuf \LCD_DATA[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LCD_DATA[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \LCD_DATA[7]~output .bus_hold = "false";
defparam \LCD_DATA[7]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N23
cycloneive_io_obuf \PS2_CLK~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PS2_CLK~output_o ),
	.obar());
// synopsys translate_off
defparam \PS2_CLK~output .bus_hold = "false";
defparam \PS2_CLK~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y46_N23
cycloneive_io_obuf \PS2_CLK2~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PS2_CLK2~output_o ),
	.obar());
// synopsys translate_off
defparam \PS2_CLK2~output .bus_hold = "false";
defparam \PS2_CLK2~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N23
cycloneive_io_obuf \PS2_DAT~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PS2_DAT~output_o ),
	.obar());
// synopsys translate_off
defparam \PS2_DAT~output .bus_hold = "false";
defparam \PS2_DAT~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N23
cycloneive_io_obuf \PS2_DAT2~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PS2_DAT2~output_o ),
	.obar());
// synopsys translate_off
defparam \PS2_DAT2~output .bus_hold = "false";
defparam \PS2_DAT2~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y33_N23
cycloneive_io_obuf \SD_CMD~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SD_CMD~output_o ),
	.obar());
// synopsys translate_off
defparam \SD_CMD~output .bus_hold = "false";
defparam \SD_CMD~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X29_Y73_N2
cycloneive_io_obuf \SD_DAT[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SD_DAT[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \SD_DAT[0]~output .bus_hold = "false";
defparam \SD_DAT[0]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N16
cycloneive_io_obuf \SD_DAT[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SD_DAT[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \SD_DAT[1]~output .bus_hold = "false";
defparam \SD_DAT[1]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y55_N23
cycloneive_io_obuf \SD_DAT[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SD_DAT[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \SD_DAT[2]~output .bus_hold = "false";
defparam \SD_DAT[2]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N16
cycloneive_io_obuf \SD_DAT[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SD_DAT[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \SD_DAT[3]~output .bus_hold = "false";
defparam \SD_DAT[3]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N23
cycloneive_io_obuf \AUD_ADCLRCK~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AUD_ADCLRCK~output_o ),
	.obar());
// synopsys translate_off
defparam \AUD_ADCLRCK~output .bus_hold = "false";
defparam \AUD_ADCLRCK~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N16
cycloneive_io_obuf \AUD_BCLK~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AUD_BCLK~output_o ),
	.obar());
// synopsys translate_off
defparam \AUD_BCLK~output .bus_hold = "false";
defparam \AUD_BCLK~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N16
cycloneive_io_obuf \AUD_DACLRCK~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AUD_DACLRCK~output_o ),
	.obar());
// synopsys translate_off
defparam \AUD_DACLRCK~output .bus_hold = "false";
defparam \AUD_DACLRCK~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X42_Y0_N23
cycloneive_io_obuf \EEP_I2C_SDAT~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EEP_I2C_SDAT~output_o ),
	.obar());
// synopsys translate_off
defparam \EEP_I2C_SDAT~output .bus_hold = "false";
defparam \EEP_I2C_SDAT~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X18_Y73_N23
cycloneive_io_obuf \I2C_SDAT~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\I2C_SDAT~output_o ),
	.obar());
// synopsys translate_off
defparam \I2C_SDAT~output .bus_hold = "false";
defparam \I2C_SDAT~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N2
cycloneive_io_obuf \ENET0_MDIO~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ENET0_MDIO~output_o ),
	.obar());
// synopsys translate_off
defparam \ENET0_MDIO~output .bus_hold = "false";
defparam \ENET0_MDIO~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N9
cycloneive_io_obuf \ENET1_MDIO~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ENET1_MDIO~output_o ),
	.obar());
// synopsys translate_off
defparam \ENET1_MDIO~output .bus_hold = "false";
defparam \ENET1_MDIO~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N16
cycloneive_io_obuf \OTG_DATA[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OTG_DATA[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \OTG_DATA[0]~output .bus_hold = "false";
defparam \OTG_DATA[0]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N2
cycloneive_io_obuf \OTG_DATA[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OTG_DATA[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \OTG_DATA[1]~output .bus_hold = "false";
defparam \OTG_DATA[1]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N2
cycloneive_io_obuf \OTG_DATA[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OTG_DATA[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \OTG_DATA[2]~output .bus_hold = "false";
defparam \OTG_DATA[2]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y30_N2
cycloneive_io_obuf \OTG_DATA[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OTG_DATA[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \OTG_DATA[3]~output .bus_hold = "false";
defparam \OTG_DATA[3]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N9
cycloneive_io_obuf \OTG_DATA[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OTG_DATA[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \OTG_DATA[4]~output .bus_hold = "false";
defparam \OTG_DATA[4]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N16
cycloneive_io_obuf \OTG_DATA[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OTG_DATA[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \OTG_DATA[5]~output .bus_hold = "false";
defparam \OTG_DATA[5]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N16
cycloneive_io_obuf \OTG_DATA[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OTG_DATA[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \OTG_DATA[6]~output .bus_hold = "false";
defparam \OTG_DATA[6]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N2
cycloneive_io_obuf \OTG_DATA[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OTG_DATA[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \OTG_DATA[7]~output .bus_hold = "false";
defparam \OTG_DATA[7]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N2
cycloneive_io_obuf \OTG_DATA[8]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OTG_DATA[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \OTG_DATA[8]~output .bus_hold = "false";
defparam \OTG_DATA[8]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y52_N16
cycloneive_io_obuf \OTG_DATA[9]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OTG_DATA[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \OTG_DATA[9]~output .bus_hold = "false";
defparam \OTG_DATA[9]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N23
cycloneive_io_obuf \OTG_DATA[10]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OTG_DATA[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \OTG_DATA[10]~output .bus_hold = "false";
defparam \OTG_DATA[10]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N16
cycloneive_io_obuf \OTG_DATA[11]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OTG_DATA[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \OTG_DATA[11]~output .bus_hold = "false";
defparam \OTG_DATA[11]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N23
cycloneive_io_obuf \OTG_DATA[12]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OTG_DATA[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \OTG_DATA[12]~output .bus_hold = "false";
defparam \OTG_DATA[12]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N9
cycloneive_io_obuf \OTG_DATA[13]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OTG_DATA[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \OTG_DATA[13]~output .bus_hold = "false";
defparam \OTG_DATA[13]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N23
cycloneive_io_obuf \OTG_DATA[14]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OTG_DATA[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \OTG_DATA[14]~output .bus_hold = "false";
defparam \OTG_DATA[14]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
cycloneive_io_obuf \OTG_DATA[15]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OTG_DATA[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \OTG_DATA[15]~output .bus_hold = "false";
defparam \OTG_DATA[15]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y69_N9
cycloneive_io_obuf \OTG_FSPEED~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OTG_FSPEED~output_o ),
	.obar());
// synopsys translate_off
defparam \OTG_FSPEED~output .bus_hold = "false";
defparam \OTG_FSPEED~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N9
cycloneive_io_obuf \OTG_LSPEED~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OTG_LSPEED~output_o ),
	.obar());
// synopsys translate_off
defparam \OTG_LSPEED~output .bus_hold = "false";
defparam \OTG_LSPEED~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y57_N16
cycloneive_io_obuf \DRAM_DQ[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[0]~output .bus_hold = "false";
defparam \DRAM_DQ[0]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N23
cycloneive_io_obuf \DRAM_DQ[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[1]~output .bus_hold = "false";
defparam \DRAM_DQ[1]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N9
cycloneive_io_obuf \DRAM_DQ[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[2]~output .bus_hold = "false";
defparam \DRAM_DQ[2]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X13_Y73_N23
cycloneive_io_obuf \DRAM_DQ[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[3]~output .bus_hold = "false";
defparam \DRAM_DQ[3]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N2
cycloneive_io_obuf \DRAM_DQ[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[4]~output .bus_hold = "false";
defparam \DRAM_DQ[4]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y58_N16
cycloneive_io_obuf \DRAM_DQ[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[5]~output .bus_hold = "false";
defparam \DRAM_DQ[5]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y48_N2
cycloneive_io_obuf \DRAM_DQ[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[6]~output .bus_hold = "false";
defparam \DRAM_DQ[6]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N2
cycloneive_io_obuf \DRAM_DQ[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[7]~output .bus_hold = "false";
defparam \DRAM_DQ[7]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X3_Y73_N23
cycloneive_io_obuf \DRAM_DQ[8]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[8]~output .bus_hold = "false";
defparam \DRAM_DQ[8]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N2
cycloneive_io_obuf \DRAM_DQ[9]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[9]~output .bus_hold = "false";
defparam \DRAM_DQ[9]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X47_Y0_N9
cycloneive_io_obuf \DRAM_DQ[10]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[10]~output .bus_hold = "false";
defparam \DRAM_DQ[10]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N2
cycloneive_io_obuf \DRAM_DQ[11]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[11]~output .bus_hold = "false";
defparam \DRAM_DQ[11]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X3_Y73_N2
cycloneive_io_obuf \DRAM_DQ[12]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[12]~output .bus_hold = "false";
defparam \DRAM_DQ[12]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X27_Y0_N23
cycloneive_io_obuf \DRAM_DQ[13]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[13]~output .bus_hold = "false";
defparam \DRAM_DQ[13]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N23
cycloneive_io_obuf \DRAM_DQ[14]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[14]~output .bus_hold = "false";
defparam \DRAM_DQ[14]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N9
cycloneive_io_obuf \DRAM_DQ[15]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[15]~output .bus_hold = "false";
defparam \DRAM_DQ[15]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X13_Y73_N9
cycloneive_io_obuf \DRAM_DQ[16]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[16]~output .bus_hold = "false";
defparam \DRAM_DQ[16]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N16
cycloneive_io_obuf \DRAM_DQ[17]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[17]~output .bus_hold = "false";
defparam \DRAM_DQ[17]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N2
cycloneive_io_obuf \DRAM_DQ[18]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[18]~output .bus_hold = "false";
defparam \DRAM_DQ[18]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N16
cycloneive_io_obuf \DRAM_DQ[19]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[19]~output .bus_hold = "false";
defparam \DRAM_DQ[19]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y49_N9
cycloneive_io_obuf \DRAM_DQ[20]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[20]~output .bus_hold = "false";
defparam \DRAM_DQ[20]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X27_Y73_N23
cycloneive_io_obuf \DRAM_DQ[21]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[21]~output .bus_hold = "false";
defparam \DRAM_DQ[21]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N9
cycloneive_io_obuf \DRAM_DQ[22]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[22]~output .bus_hold = "false";
defparam \DRAM_DQ[22]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y14_N9
cycloneive_io_obuf \DRAM_DQ[23]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[23]~output .bus_hold = "false";
defparam \DRAM_DQ[23]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N23
cycloneive_io_obuf \DRAM_DQ[24]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[24]~output .bus_hold = "false";
defparam \DRAM_DQ[24]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X13_Y0_N23
cycloneive_io_obuf \DRAM_DQ[25]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[25]~output .bus_hold = "false";
defparam \DRAM_DQ[25]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y29_N16
cycloneive_io_obuf \DRAM_DQ[26]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[26]~output .bus_hold = "false";
defparam \DRAM_DQ[26]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N9
cycloneive_io_obuf \DRAM_DQ[27]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[27]~output .bus_hold = "false";
defparam \DRAM_DQ[27]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X5_Y73_N23
cycloneive_io_obuf \DRAM_DQ[28]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[28]~output .bus_hold = "false";
defparam \DRAM_DQ[28]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y67_N23
cycloneive_io_obuf \DRAM_DQ[29]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[29]~output .bus_hold = "false";
defparam \DRAM_DQ[29]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N16
cycloneive_io_obuf \DRAM_DQ[30]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[30]~output .bus_hold = "false";
defparam \DRAM_DQ[30]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N2
cycloneive_io_obuf \DRAM_DQ[31]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[31]~output .bus_hold = "false";
defparam \DRAM_DQ[31]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y59_N16
cycloneive_io_obuf \SRAM_DQ[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_DQ[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[0]~output .bus_hold = "false";
defparam \SRAM_DQ[0]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y30_N9
cycloneive_io_obuf \SRAM_DQ[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_DQ[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[1]~output .bus_hold = "false";
defparam \SRAM_DQ[1]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N16
cycloneive_io_obuf \SRAM_DQ[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_DQ[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[2]~output .bus_hold = "false";
defparam \SRAM_DQ[2]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X33_Y0_N9
cycloneive_io_obuf \SRAM_DQ[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_DQ[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[3]~output .bus_hold = "false";
defparam \SRAM_DQ[3]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y46_N16
cycloneive_io_obuf \SRAM_DQ[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_DQ[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[4]~output .bus_hold = "false";
defparam \SRAM_DQ[4]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N2
cycloneive_io_obuf \SRAM_DQ[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_DQ[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[5]~output .bus_hold = "false";
defparam \SRAM_DQ[5]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y31_N16
cycloneive_io_obuf \SRAM_DQ[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_DQ[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[6]~output .bus_hold = "false";
defparam \SRAM_DQ[6]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N16
cycloneive_io_obuf \SRAM_DQ[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_DQ[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[7]~output .bus_hold = "false";
defparam \SRAM_DQ[7]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y62_N23
cycloneive_io_obuf \SRAM_DQ[8]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_DQ[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[8]~output .bus_hold = "false";
defparam \SRAM_DQ[8]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N9
cycloneive_io_obuf \SRAM_DQ[9]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_DQ[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[9]~output .bus_hold = "false";
defparam \SRAM_DQ[9]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y53_N2
cycloneive_io_obuf \SRAM_DQ[10]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_DQ[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[10]~output .bus_hold = "false";
defparam \SRAM_DQ[10]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N23
cycloneive_io_obuf \SRAM_DQ[11]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_DQ[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[11]~output .bus_hold = "false";
defparam \SRAM_DQ[11]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y47_N23
cycloneive_io_obuf \SRAM_DQ[12]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_DQ[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[12]~output .bus_hold = "false";
defparam \SRAM_DQ[12]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N2
cycloneive_io_obuf \SRAM_DQ[13]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_DQ[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[13]~output .bus_hold = "false";
defparam \SRAM_DQ[13]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N16
cycloneive_io_obuf \SRAM_DQ[14]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_DQ[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[14]~output .bus_hold = "false";
defparam \SRAM_DQ[14]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y66_N16
cycloneive_io_obuf \SRAM_DQ[15]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_DQ[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[15]~output .bus_hold = "false";
defparam \SRAM_DQ[15]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y17_N16
cycloneive_io_obuf \FL_DQ[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FL_DQ[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \FL_DQ[0]~output .bus_hold = "false";
defparam \FL_DQ[0]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N23
cycloneive_io_obuf \FL_DQ[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FL_DQ[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \FL_DQ[1]~output .bus_hold = "false";
defparam \FL_DQ[1]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N9
cycloneive_io_obuf \FL_DQ[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FL_DQ[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \FL_DQ[2]~output .bus_hold = "false";
defparam \FL_DQ[2]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y68_N16
cycloneive_io_obuf \FL_DQ[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FL_DQ[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \FL_DQ[3]~output .bus_hold = "false";
defparam \FL_DQ[3]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N2
cycloneive_io_obuf \FL_DQ[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FL_DQ[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \FL_DQ[4]~output .bus_hold = "false";
defparam \FL_DQ[4]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N23
cycloneive_io_obuf \FL_DQ[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FL_DQ[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \FL_DQ[5]~output .bus_hold = "false";
defparam \FL_DQ[5]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N2
cycloneive_io_obuf \FL_DQ[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FL_DQ[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \FL_DQ[6]~output .bus_hold = "false";
defparam \FL_DQ[6]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N9
cycloneive_io_obuf \FL_DQ[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FL_DQ[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \FL_DQ[7]~output .bus_hold = "false";
defparam \FL_DQ[7]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X107_Y0_N2
cycloneive_io_obuf \GPIO[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[0]~output .bus_hold = "false";
defparam \GPIO[0]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N23
cycloneive_io_obuf \GPIO[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[1]~output .bus_hold = "false";
defparam \GPIO[1]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X109_Y0_N9
cycloneive_io_obuf \GPIO[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[2]~output .bus_hold = "false";
defparam \GPIO[2]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N23
cycloneive_io_obuf \GPIO[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[3]~output .bus_hold = "false";
defparam \GPIO[3]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X102_Y0_N23
cycloneive_io_obuf \GPIO[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[4]~output .bus_hold = "false";
defparam \GPIO[4]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N16
cycloneive_io_obuf \GPIO[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[5]~output .bus_hold = "false";
defparam \GPIO[5]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X102_Y0_N16
cycloneive_io_obuf \GPIO[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[6]~output .bus_hold = "false";
defparam \GPIO[6]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N23
cycloneive_io_obuf \GPIO[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[7]~output .bus_hold = "false";
defparam \GPIO[7]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N16
cycloneive_io_obuf \GPIO[8]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[8]~output .bus_hold = "false";
defparam \GPIO[8]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N9
cycloneive_io_obuf \GPIO[9]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[9]~output .bus_hold = "false";
defparam \GPIO[9]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X94_Y0_N9
cycloneive_io_obuf \GPIO[10]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[10]~output .bus_hold = "false";
defparam \GPIO[10]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N16
cycloneive_io_obuf \GPIO[11]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[11]~output .bus_hold = "false";
defparam \GPIO[11]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X94_Y0_N2
cycloneive_io_obuf \GPIO[12]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[12]~output .bus_hold = "false";
defparam \GPIO[12]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cycloneive_io_obuf \GPIO[13]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[13]~output .bus_hold = "false";
defparam \GPIO[13]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N9
cycloneive_io_obuf \GPIO[14]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[14]~output .bus_hold = "false";
defparam \GPIO[14]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N2
cycloneive_io_obuf \GPIO[15]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[15]~output .bus_hold = "false";
defparam \GPIO[15]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N2
cycloneive_io_obuf \GPIO[16]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[16]~output .bus_hold = "false";
defparam \GPIO[16]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X109_Y0_N2
cycloneive_io_obuf \GPIO[17]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[17]~output .bus_hold = "false";
defparam \GPIO[17]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N9
cycloneive_io_obuf \GPIO[18]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[18]~output .bus_hold = "false";
defparam \GPIO[18]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X87_Y0_N23
cycloneive_io_obuf \GPIO[19]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[19]~output .bus_hold = "false";
defparam \GPIO[19]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N2
cycloneive_io_obuf \GPIO[20]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[20]~output .bus_hold = "false";
defparam \GPIO[20]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X111_Y0_N9
cycloneive_io_obuf \GPIO[21]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[21]~output .bus_hold = "false";
defparam \GPIO[21]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X91_Y0_N23
cycloneive_io_obuf \GPIO[22]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[22]~output .bus_hold = "false";
defparam \GPIO[22]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N23
cycloneive_io_obuf \GPIO[23]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[23]~output .bus_hold = "false";
defparam \GPIO[23]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X91_Y0_N16
cycloneive_io_obuf \GPIO[24]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[24]~output .bus_hold = "false";
defparam \GPIO[24]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N9
cycloneive_io_obuf \GPIO[25]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[25]~output .bus_hold = "false";
defparam \GPIO[25]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N9
cycloneive_io_obuf \GPIO[26]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[26]~output .bus_hold = "false";
defparam \GPIO[26]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N16
cycloneive_io_obuf \GPIO[27]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[27]~output .bus_hold = "false";
defparam \GPIO[27]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N2
cycloneive_io_obuf \GPIO[28]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[28]~output .bus_hold = "false";
defparam \GPIO[28]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N2
cycloneive_io_obuf \GPIO[29]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[29]~output .bus_hold = "false";
defparam \GPIO[29]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N23
cycloneive_io_obuf \GPIO[30]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[30]~output .bus_hold = "false";
defparam \GPIO[30]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X81_Y0_N23
cycloneive_io_obuf \GPIO[31]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[31]~output .bus_hold = "false";
defparam \GPIO[31]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N16
cycloneive_io_obuf \GPIO[32]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[32]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[32]~output .bus_hold = "false";
defparam \GPIO[32]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X113_Y0_N2
cycloneive_io_obuf \GPIO[33]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[33]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[33]~output .bus_hold = "false";
defparam \GPIO[33]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X81_Y0_N16
cycloneive_io_obuf \GPIO[34]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[34]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[34]~output .bus_hold = "false";
defparam \GPIO[34]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X113_Y0_N9
cycloneive_io_obuf \GPIO[35]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[35]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[35]~output .bus_hold = "false";
defparam \GPIO[35]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y8_N16
cycloneive_io_obuf \HSMC_D[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HSMC_D[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HSMC_D[0]~output .bus_hold = "false";
defparam \HSMC_D[0]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y11_N2
cycloneive_io_obuf \HSMC_D[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HSMC_D[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HSMC_D[1]~output .bus_hold = "false";
defparam \HSMC_D[1]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y12_N9
cycloneive_io_obuf \HSMC_D[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HSMC_D[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HSMC_D[2]~output .bus_hold = "false";
defparam \HSMC_D[2]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y8_N23
cycloneive_io_obuf \HSMC_D[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HSMC_D[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HSMC_D[3]~output .bus_hold = "false";
defparam \HSMC_D[3]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y68_N23
cycloneive_io_obuf \HSMC_RX_D_N[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HSMC_RX_D_N[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HSMC_RX_D_N[0]~output .bus_hold = "false";
defparam \HSMC_RX_D_N[0]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y61_N16
cycloneive_io_obuf \HSMC_RX_D_N[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HSMC_RX_D_N[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HSMC_RX_D_N[1]~output .bus_hold = "false";
defparam \HSMC_RX_D_N[1]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y59_N23
cycloneive_io_obuf \HSMC_RX_D_N[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HSMC_RX_D_N[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HSMC_RX_D_N[2]~output .bus_hold = "false";
defparam \HSMC_RX_D_N[2]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y66_N23
cycloneive_io_obuf \HSMC_RX_D_N[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HSMC_RX_D_N[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HSMC_RX_D_N[3]~output .bus_hold = "false";
defparam \HSMC_RX_D_N[3]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y58_N23
cycloneive_io_obuf \HSMC_RX_D_N[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HSMC_RX_D_N[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HSMC_RX_D_N[4]~output .bus_hold = "false";
defparam \HSMC_RX_D_N[4]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y55_N23
cycloneive_io_obuf \HSMC_RX_D_N[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HSMC_RX_D_N[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HSMC_RX_D_N[5]~output .bus_hold = "false";
defparam \HSMC_RX_D_N[5]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y48_N2
cycloneive_io_obuf \HSMC_RX_D_N[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HSMC_RX_D_N[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HSMC_RX_D_N[6]~output .bus_hold = "false";
defparam \HSMC_RX_D_N[6]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y46_N2
cycloneive_io_obuf \HSMC_RX_D_N[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HSMC_RX_D_N[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \HSMC_RX_D_N[7]~output .bus_hold = "false";
defparam \HSMC_RX_D_N[7]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y33_N9
cycloneive_io_obuf \HSMC_RX_D_N[8]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HSMC_RX_D_N[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \HSMC_RX_D_N[8]~output .bus_hold = "false";
defparam \HSMC_RX_D_N[8]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y31_N9
cycloneive_io_obuf \HSMC_RX_D_N[9]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HSMC_RX_D_N[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \HSMC_RX_D_N[9]~output .bus_hold = "false";
defparam \HSMC_RX_D_N[9]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y27_N9
cycloneive_io_obuf \HSMC_RX_D_N[10]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HSMC_RX_D_N[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \HSMC_RX_D_N[10]~output .bus_hold = "false";
defparam \HSMC_RX_D_N[10]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y62_N16
cycloneive_io_obuf \HSMC_RX_D_N[11]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HSMC_RX_D_N[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \HSMC_RX_D_N[11]~output .bus_hold = "false";
defparam \HSMC_RX_D_N[11]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y44_N2
cycloneive_io_obuf \HSMC_RX_D_N[12]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HSMC_RX_D_N[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \HSMC_RX_D_N[12]~output .bus_hold = "false";
defparam \HSMC_RX_D_N[12]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y40_N2
cycloneive_io_obuf \HSMC_RX_D_N[13]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HSMC_RX_D_N[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \HSMC_RX_D_N[13]~output .bus_hold = "false";
defparam \HSMC_RX_D_N[13]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y36_N9
cycloneive_io_obuf \HSMC_RX_D_N[14]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HSMC_RX_D_N[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \HSMC_RX_D_N[14]~output .bus_hold = "false";
defparam \HSMC_RX_D_N[14]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y35_N16
cycloneive_io_obuf \HSMC_RX_D_N[15]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HSMC_RX_D_N[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \HSMC_RX_D_N[15]~output .bus_hold = "false";
defparam \HSMC_RX_D_N[15]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y32_N9
cycloneive_io_obuf \HSMC_RX_D_N[16]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HSMC_RX_D_N[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \HSMC_RX_D_N[16]~output .bus_hold = "false";
defparam \HSMC_RX_D_N[16]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y68_N16
cycloneive_io_obuf \HSMC_RX_D_P[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HSMC_RX_D_P[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HSMC_RX_D_P[0]~output .bus_hold = "false";
defparam \HSMC_RX_D_P[0]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y62_N23
cycloneive_io_obuf \HSMC_RX_D_P[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HSMC_RX_D_P[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HSMC_RX_D_P[1]~output .bus_hold = "false";
defparam \HSMC_RX_D_P[1]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y59_N16
cycloneive_io_obuf \HSMC_RX_D_P[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HSMC_RX_D_P[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HSMC_RX_D_P[2]~output .bus_hold = "false";
defparam \HSMC_RX_D_P[2]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y66_N16
cycloneive_io_obuf \HSMC_RX_D_P[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HSMC_RX_D_P[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HSMC_RX_D_P[3]~output .bus_hold = "false";
defparam \HSMC_RX_D_P[3]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y58_N16
cycloneive_io_obuf \HSMC_RX_D_P[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HSMC_RX_D_P[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HSMC_RX_D_P[4]~output .bus_hold = "false";
defparam \HSMC_RX_D_P[4]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y55_N16
cycloneive_io_obuf \HSMC_RX_D_P[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HSMC_RX_D_P[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HSMC_RX_D_P[5]~output .bus_hold = "false";
defparam \HSMC_RX_D_P[5]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y49_N9
cycloneive_io_obuf \HSMC_RX_D_P[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HSMC_RX_D_P[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HSMC_RX_D_P[6]~output .bus_hold = "false";
defparam \HSMC_RX_D_P[6]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y47_N23
cycloneive_io_obuf \HSMC_RX_D_P[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HSMC_RX_D_P[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \HSMC_RX_D_P[7]~output .bus_hold = "false";
defparam \HSMC_RX_D_P[7]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y33_N2
cycloneive_io_obuf \HSMC_RX_D_P[8]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HSMC_RX_D_P[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \HSMC_RX_D_P[8]~output .bus_hold = "false";
defparam \HSMC_RX_D_P[8]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y31_N2
cycloneive_io_obuf \HSMC_RX_D_P[9]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HSMC_RX_D_P[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \HSMC_RX_D_P[9]~output .bus_hold = "false";
defparam \HSMC_RX_D_P[9]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y27_N2
cycloneive_io_obuf \HSMC_RX_D_P[10]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HSMC_RX_D_P[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \HSMC_RX_D_P[10]~output .bus_hold = "false";
defparam \HSMC_RX_D_P[10]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y62_N9
cycloneive_io_obuf \HSMC_RX_D_P[11]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HSMC_RX_D_P[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \HSMC_RX_D_P[11]~output .bus_hold = "false";
defparam \HSMC_RX_D_P[11]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y45_N23
cycloneive_io_obuf \HSMC_RX_D_P[12]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HSMC_RX_D_P[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \HSMC_RX_D_P[12]~output .bus_hold = "false";
defparam \HSMC_RX_D_P[12]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y41_N9
cycloneive_io_obuf \HSMC_RX_D_P[13]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HSMC_RX_D_P[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \HSMC_RX_D_P[13]~output .bus_hold = "false";
defparam \HSMC_RX_D_P[13]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y36_N2
cycloneive_io_obuf \HSMC_RX_D_P[14]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HSMC_RX_D_P[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \HSMC_RX_D_P[14]~output .bus_hold = "false";
defparam \HSMC_RX_D_P[14]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y36_N16
cycloneive_io_obuf \HSMC_RX_D_P[15]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HSMC_RX_D_P[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \HSMC_RX_D_P[15]~output .bus_hold = "false";
defparam \HSMC_RX_D_P[15]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y32_N2
cycloneive_io_obuf \HSMC_RX_D_P[16]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HSMC_RX_D_P[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \HSMC_RX_D_P[16]~output .bus_hold = "false";
defparam \HSMC_RX_D_P[16]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y60_N16
cycloneive_io_obuf \HSMC_TX_D_N[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HSMC_TX_D_N[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HSMC_TX_D_N[0]~output .bus_hold = "false";
defparam \HSMC_TX_D_N[0]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y57_N23
cycloneive_io_obuf \HSMC_TX_D_N[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HSMC_TX_D_N[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HSMC_TX_D_N[1]~output .bus_hold = "false";
defparam \HSMC_TX_D_N[1]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y56_N23
cycloneive_io_obuf \HSMC_TX_D_N[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HSMC_TX_D_N[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HSMC_TX_D_N[2]~output .bus_hold = "false";
defparam \HSMC_TX_D_N[2]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y52_N9
cycloneive_io_obuf \HSMC_TX_D_N[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HSMC_TX_D_N[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HSMC_TX_D_N[3]~output .bus_hold = "false";
defparam \HSMC_TX_D_N[3]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y49_N2
cycloneive_io_obuf \HSMC_TX_D_N[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HSMC_TX_D_N[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HSMC_TX_D_N[4]~output .bus_hold = "false";
defparam \HSMC_TX_D_N[4]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y45_N16
cycloneive_io_obuf \HSMC_TX_D_N[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HSMC_TX_D_N[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HSMC_TX_D_N[5]~output .bus_hold = "false";
defparam \HSMC_TX_D_N[5]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y64_N9
cycloneive_io_obuf \HSMC_TX_D_N[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HSMC_TX_D_N[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HSMC_TX_D_N[6]~output .bus_hold = "false";
defparam \HSMC_TX_D_N[6]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y65_N23
cycloneive_io_obuf \HSMC_TX_D_N[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HSMC_TX_D_N[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \HSMC_TX_D_N[7]~output .bus_hold = "false";
defparam \HSMC_TX_D_N[7]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y63_N9
cycloneive_io_obuf \HSMC_TX_D_N[8]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HSMC_TX_D_N[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \HSMC_TX_D_N[8]~output .bus_hold = "false";
defparam \HSMC_TX_D_N[8]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y43_N9
cycloneive_io_obuf \HSMC_TX_D_N[9]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HSMC_TX_D_N[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \HSMC_TX_D_N[9]~output .bus_hold = "false";
defparam \HSMC_TX_D_N[9]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y51_N9
cycloneive_io_obuf \HSMC_TX_D_N[10]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HSMC_TX_D_N[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \HSMC_TX_D_N[10]~output .bus_hold = "false";
defparam \HSMC_TX_D_N[10]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y47_N16
cycloneive_io_obuf \HSMC_TX_D_N[11]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HSMC_TX_D_N[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \HSMC_TX_D_N[11]~output .bus_hold = "false";
defparam \HSMC_TX_D_N[11]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y23_N9
cycloneive_io_obuf \HSMC_TX_D_N[12]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HSMC_TX_D_N[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \HSMC_TX_D_N[12]~output .bus_hold = "false";
defparam \HSMC_TX_D_N[12]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y34_N23
cycloneive_io_obuf \HSMC_TX_D_N[13]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HSMC_TX_D_N[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \HSMC_TX_D_N[13]~output .bus_hold = "false";
defparam \HSMC_TX_D_N[13]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y28_N2
cycloneive_io_obuf \HSMC_TX_D_N[14]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HSMC_TX_D_N[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \HSMC_TX_D_N[14]~output .bus_hold = "false";
defparam \HSMC_TX_D_N[14]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N23
cycloneive_io_obuf \HSMC_TX_D_N[15]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HSMC_TX_D_N[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \HSMC_TX_D_N[15]~output .bus_hold = "false";
defparam \HSMC_TX_D_N[15]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y26_N23
cycloneive_io_obuf \HSMC_TX_D_N[16]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HSMC_TX_D_N[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \HSMC_TX_D_N[16]~output .bus_hold = "false";
defparam \HSMC_TX_D_N[16]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y61_N23
cycloneive_io_obuf \HSMC_TX_D_P[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HSMC_TX_D_P[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HSMC_TX_D_P[0]~output .bus_hold = "false";
defparam \HSMC_TX_D_P[0]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y57_N16
cycloneive_io_obuf \HSMC_TX_D_P[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HSMC_TX_D_P[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HSMC_TX_D_P[1]~output .bus_hold = "false";
defparam \HSMC_TX_D_P[1]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y56_N16
cycloneive_io_obuf \HSMC_TX_D_P[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HSMC_TX_D_P[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HSMC_TX_D_P[2]~output .bus_hold = "false";
defparam \HSMC_TX_D_P[2]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y52_N2
cycloneive_io_obuf \HSMC_TX_D_P[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HSMC_TX_D_P[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HSMC_TX_D_P[3]~output .bus_hold = "false";
defparam \HSMC_TX_D_P[3]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y50_N9
cycloneive_io_obuf \HSMC_TX_D_P[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HSMC_TX_D_P[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HSMC_TX_D_P[4]~output .bus_hold = "false";
defparam \HSMC_TX_D_P[4]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y46_N9
cycloneive_io_obuf \HSMC_TX_D_P[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HSMC_TX_D_P[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HSMC_TX_D_P[5]~output .bus_hold = "false";
defparam \HSMC_TX_D_P[5]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y64_N2
cycloneive_io_obuf \HSMC_TX_D_P[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HSMC_TX_D_P[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HSMC_TX_D_P[6]~output .bus_hold = "false";
defparam \HSMC_TX_D_P[6]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y65_N16
cycloneive_io_obuf \HSMC_TX_D_P[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HSMC_TX_D_P[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \HSMC_TX_D_P[7]~output .bus_hold = "false";
defparam \HSMC_TX_D_P[7]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y63_N2
cycloneive_io_obuf \HSMC_TX_D_P[8]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HSMC_TX_D_P[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \HSMC_TX_D_P[8]~output .bus_hold = "false";
defparam \HSMC_TX_D_P[8]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y44_N9
cycloneive_io_obuf \HSMC_TX_D_P[9]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HSMC_TX_D_P[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \HSMC_TX_D_P[9]~output .bus_hold = "false";
defparam \HSMC_TX_D_P[9]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y51_N2
cycloneive_io_obuf \HSMC_TX_D_P[10]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HSMC_TX_D_P[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \HSMC_TX_D_P[10]~output .bus_hold = "false";
defparam \HSMC_TX_D_P[10]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y48_N9
cycloneive_io_obuf \HSMC_TX_D_P[11]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HSMC_TX_D_P[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \HSMC_TX_D_P[11]~output .bus_hold = "false";
defparam \HSMC_TX_D_P[11]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y23_N2
cycloneive_io_obuf \HSMC_TX_D_P[12]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HSMC_TX_D_P[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \HSMC_TX_D_P[12]~output .bus_hold = "false";
defparam \HSMC_TX_D_P[12]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y34_N16
cycloneive_io_obuf \HSMC_TX_D_P[13]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HSMC_TX_D_P[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \HSMC_TX_D_P[13]~output .bus_hold = "false";
defparam \HSMC_TX_D_P[13]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y29_N9
cycloneive_io_obuf \HSMC_TX_D_P[14]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HSMC_TX_D_P[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \HSMC_TX_D_P[14]~output .bus_hold = "false";
defparam \HSMC_TX_D_P[14]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N16
cycloneive_io_obuf \HSMC_TX_D_P[15]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HSMC_TX_D_P[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \HSMC_TX_D_P[15]~output .bus_hold = "false";
defparam \HSMC_TX_D_P[15]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y26_N16
cycloneive_io_obuf \HSMC_TX_D_P[16]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HSMC_TX_D_P[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \HSMC_TX_D_P[16]~output .bus_hold = "false";
defparam \HSMC_TX_D_P[16]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X45_Y73_N9
cycloneive_io_obuf \SMA_CLKOUT~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SMA_CLKOUT~output_o ),
	.obar());
// synopsys translate_off
defparam \SMA_CLKOUT~output .bus_hold = "false";
defparam \SMA_CLKOUT~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N9
cycloneive_io_obuf \LEDG[0]~output (
	.i(!\KEY[3]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDG[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDG[0]~output .bus_hold = "false";
defparam \LEDG[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y73_N9
cycloneive_io_obuf \LEDG[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDG[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDG[1]~output .bus_hold = "false";
defparam \LEDG[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N2
cycloneive_io_obuf \LEDG[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDG[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDG[2]~output .bus_hold = "false";
defparam \LEDG[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N23
cycloneive_io_obuf \LEDG[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDG[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDG[3]~output .bus_hold = "false";
defparam \LEDG[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N16
cycloneive_io_obuf \LEDG[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDG[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDG[4]~output .bus_hold = "false";
defparam \LEDG[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N16
cycloneive_io_obuf \LEDG[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDG[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDG[5]~output .bus_hold = "false";
defparam \LEDG[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N23
cycloneive_io_obuf \LEDG[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDG[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDG[6]~output .bus_hold = "false";
defparam \LEDG[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N23
cycloneive_io_obuf \LEDG[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDG[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDG[7]~output .bus_hold = "false";
defparam \LEDG[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N16
cycloneive_io_obuf \LEDG[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDG[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDG[8]~output .bus_hold = "false";
defparam \LEDG[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N16
cycloneive_io_obuf \LEDR[0]~output (
	.i(\print|LEDR [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N2
cycloneive_io_obuf \LEDR[1]~output (
	.i(\print|LEDR [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N9
cycloneive_io_obuf \LEDR[2]~output (
	.i(\print|LEDR [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N16
cycloneive_io_obuf \LEDR[3]~output (
	.i(\print|LEDR [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N16
cycloneive_io_obuf \LEDR[4]~output (
	.i(\print|LEDR [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N9
cycloneive_io_obuf \LEDR[5]~output (
	.i(\print|LEDR [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N9
cycloneive_io_obuf \LEDR[6]~output (
	.i(\print|LEDR [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N2
cycloneive_io_obuf \LEDR[7]~output (
	.i(\print|LEDR [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N2
cycloneive_io_obuf \LEDR[8]~output (
	.i(\print|LEDR [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N23
cycloneive_io_obuf \LEDR[9]~output (
	.i(\print|LEDR [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N23
cycloneive_io_obuf \LEDR[10]~output (
	.i(\print|LEDR [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[10]~output .bus_hold = "false";
defparam \LEDR[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N23
cycloneive_io_obuf \LEDR[11]~output (
	.i(\print|LEDR [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[11]~output .bus_hold = "false";
defparam \LEDR[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N16
cycloneive_io_obuf \LEDR[12]~output (
	.i(\print|LEDR [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[12]~output .bus_hold = "false";
defparam \LEDR[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N9
cycloneive_io_obuf \LEDR[13]~output (
	.i(\print|LEDR [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[13]~output .bus_hold = "false";
defparam \LEDR[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N2
cycloneive_io_obuf \LEDR[14]~output (
	.i(\print|LEDR [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[14]~output .bus_hold = "false";
defparam \LEDR[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N9
cycloneive_io_obuf \LEDR[15]~output (
	.i(\print|LEDR [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[15]~output .bus_hold = "false";
defparam \LEDR[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N2
cycloneive_io_obuf \LEDR[16]~output (
	.i(\print|LEDR [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[16]~output .bus_hold = "false";
defparam \LEDR[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N16
cycloneive_io_obuf \LEDR[17]~output (
	.i(\print|LEDR [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[17]~output .bus_hold = "false";
defparam \LEDR[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N23
cycloneive_io_obuf \HEX0[0]~output (
	.i(\bd|leds1 [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N23
cycloneive_io_obuf \HEX0[1]~output (
	.i(\bd|leds1 [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N23
cycloneive_io_obuf \HEX0[2]~output (
	.i(\bd|leds1 [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y50_N2
cycloneive_io_obuf \HEX0[3]~output (
	.i(\bd|leds1 [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y54_N16
cycloneive_io_obuf \HEX0[4]~output (
	.i(\bd|leds1 [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y67_N16
cycloneive_io_obuf \HEX0[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y69_N2
cycloneive_io_obuf \HEX0[6]~output (
	.i(\bd|leds1 [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y41_N2
cycloneive_io_obuf \HEX1[0]~output (
	.i(\bd|leds2 [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N9
cycloneive_io_obuf \HEX1[1]~output (
	.i(\bd|leds2 [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N23
cycloneive_io_obuf \HEX1[2]~output (
	.i(\bd|leds2 [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N2
cycloneive_io_obuf \HEX1[3]~output (
	.i(\bd|leds2 [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N9
cycloneive_io_obuf \HEX1[4]~output (
	.i(\bd|leds2 [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N2
cycloneive_io_obuf \HEX1[5]~output (
	.i(\bd|leds2 [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y28_N9
cycloneive_io_obuf \HEX1[6]~output (
	.i(\bd|leds2 [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y17_N9
cycloneive_io_obuf \HEX2[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y16_N2
cycloneive_io_obuf \HEX2[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N9
cycloneive_io_obuf \HEX2[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N2
cycloneive_io_obuf \HEX2[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y18_N2
cycloneive_io_obuf \HEX2[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N2
cycloneive_io_obuf \HEX2[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y21_N16
cycloneive_io_obuf \HEX2[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N16
cycloneive_io_obuf \HEX3[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y29_N2
cycloneive_io_obuf \HEX3[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N2
cycloneive_io_obuf \HEX3[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y0_N2
cycloneive_io_obuf \HEX3[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N23
cycloneive_io_obuf \HEX3[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N9
cycloneive_io_obuf \HEX3[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N2
cycloneive_io_obuf \HEX3[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N23
cycloneive_io_obuf \HEX4[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y0_N9
cycloneive_io_obuf \HEX4[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N9
cycloneive_io_obuf \HEX4[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N2
cycloneive_io_obuf \HEX4[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N23
cycloneive_io_obuf \HEX4[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N16
cycloneive_io_obuf \HEX4[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N23
cycloneive_io_obuf \HEX4[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N9
cycloneive_io_obuf \HEX5[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y0_N16
cycloneive_io_obuf \HEX5[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N16
cycloneive_io_obuf \HEX5[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cycloneive_io_obuf \HEX5[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N9
cycloneive_io_obuf \HEX5[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N16
cycloneive_io_obuf \HEX5[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N2
cycloneive_io_obuf \HEX5[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N23
cycloneive_io_obuf \HEX6[0]~output (
	.i(\inst2|ledsout [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[0]~output .bus_hold = "false";
defparam \HEX6[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N2
cycloneive_io_obuf \HEX6[1]~output (
	.i(\inst2|ledsout [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[1]~output .bus_hold = "false";
defparam \HEX6[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N9
cycloneive_io_obuf \HEX6[2]~output (
	.i(\inst2|ledsout [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[2]~output .bus_hold = "false";
defparam \HEX6[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N16
cycloneive_io_obuf \HEX6[3]~output (
	.i(\inst2|ledsout [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[3]~output .bus_hold = "false";
defparam \HEX6[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N16
cycloneive_io_obuf \HEX6[4]~output (
	.i(\inst2|ledsout [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[4]~output .bus_hold = "false";
defparam \HEX6[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N23
cycloneive_io_obuf \HEX6[5]~output (
	.i(\inst2|ledsout [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[5]~output .bus_hold = "false";
defparam \HEX6[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N23
cycloneive_io_obuf \HEX6[6]~output (
	.i(\inst2|ledsout [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[6]~output .bus_hold = "false";
defparam \HEX6[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N16
cycloneive_io_obuf \HEX7[0]~output (
	.i(\inst|ledsout [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[0]~output .bus_hold = "false";
defparam \HEX7[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N9
cycloneive_io_obuf \HEX7[1]~output (
	.i(\inst|ledsout [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[1]~output .bus_hold = "false";
defparam \HEX7[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N23
cycloneive_io_obuf \HEX7[2]~output (
	.i(\inst|ledsout [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[2]~output .bus_hold = "false";
defparam \HEX7[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N16
cycloneive_io_obuf \HEX7[3]~output (
	.i(\inst|ledsout [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[3]~output .bus_hold = "false";
defparam \HEX7[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N2
cycloneive_io_obuf \HEX7[4]~output (
	.i(\inst|ledsout [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[4]~output .bus_hold = "false";
defparam \HEX7[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N9
cycloneive_io_obuf \HEX7[5]~output (
	.i(\inst|ledsout [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[5]~output .bus_hold = "false";
defparam \HEX7[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N23
cycloneive_io_obuf \HEX7[6]~output (
	.i(\inst|ledsout [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[6]~output .bus_hold = "false";
defparam \HEX7[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N9
cycloneive_io_obuf \LCD_BLON~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LCD_BLON~output_o ),
	.obar());
// synopsys translate_off
defparam \LCD_BLON~output .bus_hold = "false";
defparam \LCD_BLON~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N23
cycloneive_io_obuf \LCD_EN~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LCD_EN~output_o ),
	.obar());
// synopsys translate_off
defparam \LCD_EN~output .bus_hold = "false";
defparam \LCD_EN~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N23
cycloneive_io_obuf \LCD_ON~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LCD_ON~output_o ),
	.obar());
// synopsys translate_off
defparam \LCD_ON~output .bus_hold = "false";
defparam \LCD_ON~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N23
cycloneive_io_obuf \LCD_RS~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LCD_RS~output_o ),
	.obar());
// synopsys translate_off
defparam \LCD_RS~output .bus_hold = "false";
defparam \LCD_RS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N16
cycloneive_io_obuf \LCD_RW~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LCD_RW~output_o ),
	.obar());
// synopsys translate_off
defparam \LCD_RW~output .bus_hold = "false";
defparam \LCD_RW~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N9
cycloneive_io_obuf \UART_CTS~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\UART_CTS~output_o ),
	.obar());
// synopsys translate_off
defparam \UART_CTS~output .bus_hold = "false";
defparam \UART_CTS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y73_N9
cycloneive_io_obuf \UART_TXD~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\UART_TXD~output_o ),
	.obar());
// synopsys translate_off
defparam \UART_TXD~output .bus_hold = "false";
defparam \UART_TXD~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y73_N2
cycloneive_io_obuf \SD_CLK~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SD_CLK~output_o ),
	.obar());
// synopsys translate_off
defparam \SD_CLK~output .bus_hold = "false";
defparam \SD_CLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N16
cycloneive_io_obuf \VGA_B[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_B[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N16
cycloneive_io_obuf \VGA_B[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_B[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N23
cycloneive_io_obuf \VGA_B[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_B[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N23
cycloneive_io_obuf \VGA_B[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_B[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y67_N16
cycloneive_io_obuf \VGA_B[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_B[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_B[4]~output .bus_hold = "false";
defparam \VGA_B[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N9
cycloneive_io_obuf \VGA_B[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_B[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_B[5]~output .bus_hold = "false";
defparam \VGA_B[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y0_N16
cycloneive_io_obuf \VGA_B[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_B[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_B[6]~output .bus_hold = "false";
defparam \VGA_B[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N9
cycloneive_io_obuf \VGA_B[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_B[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_B[7]~output .bus_hold = "false";
defparam \VGA_B[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N23
cycloneive_io_obuf \VGA_BLANK_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_BLANK_N~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_BLANK_N~output .bus_hold = "false";
defparam \VGA_BLANK_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N2
cycloneive_io_obuf \VGA_CLK~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_CLK~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_CLK~output .bus_hold = "false";
defparam \VGA_CLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N16
cycloneive_io_obuf \VGA_G[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_G[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y73_N9
cycloneive_io_obuf \VGA_G[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_G[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N9
cycloneive_io_obuf \VGA_G[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_G[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y73_N16
cycloneive_io_obuf \VGA_G[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_G[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y73_N23
cycloneive_io_obuf \VGA_G[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_G[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_G[4]~output .bus_hold = "false";
defparam \VGA_G[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N2
cycloneive_io_obuf \VGA_G[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_G[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_G[5]~output .bus_hold = "false";
defparam \VGA_G[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N16
cycloneive_io_obuf \VGA_G[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_G[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_G[6]~output .bus_hold = "false";
defparam \VGA_G[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N23
cycloneive_io_obuf \VGA_G[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_G[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_G[7]~output .bus_hold = "false";
defparam \VGA_G[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cycloneive_io_obuf \VGA_HS~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_HS~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_HS~output .bus_hold = "false";
defparam \VGA_HS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N9
cycloneive_io_obuf \VGA_R[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_R[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y42_N9
cycloneive_io_obuf \VGA_R[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_R[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y73_N23
cycloneive_io_obuf \VGA_R[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_R[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N16
cycloneive_io_obuf \VGA_R[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_R[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y53_N9
cycloneive_io_obuf \VGA_R[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_R[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_R[4]~output .bus_hold = "false";
defparam \VGA_R[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N23
cycloneive_io_obuf \VGA_R[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_R[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_R[5]~output .bus_hold = "false";
defparam \VGA_R[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N9
cycloneive_io_obuf \VGA_R[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_R[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_R[6]~output .bus_hold = "false";
defparam \VGA_R[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y63_N16
cycloneive_io_obuf \VGA_R[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_R[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_R[7]~output .bus_hold = "false";
defparam \VGA_R[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y57_N23
cycloneive_io_obuf \VGA_SYNC_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_SYNC_N~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_SYNC_N~output .bus_hold = "false";
defparam \VGA_SYNC_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y73_N16
cycloneive_io_obuf \VGA_VS~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_VS~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_VS~output .bus_hold = "false";
defparam \VGA_VS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y0_N2
cycloneive_io_obuf \AUD_DACDAT~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AUD_DACDAT~output_o ),
	.obar());
// synopsys translate_off
defparam \AUD_DACDAT~output .bus_hold = "false";
defparam \AUD_DACDAT~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y68_N2
cycloneive_io_obuf \AUD_XCK~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AUD_XCK~output_o ),
	.obar());
// synopsys translate_off
defparam \AUD_XCK~output .bus_hold = "false";
defparam \AUD_XCK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y62_N16
cycloneive_io_obuf \EEP_I2C_SCLK~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EEP_I2C_SCLK~output_o ),
	.obar());
// synopsys translate_off
defparam \EEP_I2C_SCLK~output .bus_hold = "false";
defparam \EEP_I2C_SCLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y73_N9
cycloneive_io_obuf \I2C_SCLK~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\I2C_SCLK~output_o ),
	.obar());
// synopsys translate_off
defparam \I2C_SCLK~output .bus_hold = "false";
defparam \I2C_SCLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N23
cycloneive_io_obuf \ENET0_GTX_CLK~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ENET0_GTX_CLK~output_o ),
	.obar());
// synopsys translate_off
defparam \ENET0_GTX_CLK~output .bus_hold = "false";
defparam \ENET0_GTX_CLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y43_N16
cycloneive_io_obuf \ENET0_MDC~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ENET0_MDC~output_o ),
	.obar());
// synopsys translate_off
defparam \ENET0_MDC~output .bus_hold = "false";
defparam \ENET0_MDC~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y66_N23
cycloneive_io_obuf \ENET0_RST_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ENET0_RST_N~output_o ),
	.obar());
// synopsys translate_off
defparam \ENET0_RST_N~output .bus_hold = "false";
defparam \ENET0_RST_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N2
cycloneive_io_obuf \ENET0_TX_DATA[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ENET0_TX_DATA[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ENET0_TX_DATA[0]~output .bus_hold = "false";
defparam \ENET0_TX_DATA[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y14_N2
cycloneive_io_obuf \ENET0_TX_DATA[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ENET0_TX_DATA[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ENET0_TX_DATA[1]~output .bus_hold = "false";
defparam \ENET0_TX_DATA[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y54_N9
cycloneive_io_obuf \ENET0_TX_DATA[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ENET0_TX_DATA[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ENET0_TX_DATA[2]~output .bus_hold = "false";
defparam \ENET0_TX_DATA[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y45_N16
cycloneive_io_obuf \ENET0_TX_DATA[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ENET0_TX_DATA[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ENET0_TX_DATA[3]~output .bus_hold = "false";
defparam \ENET0_TX_DATA[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N9
cycloneive_io_obuf \ENET0_TX_EN~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ENET0_TX_EN~output_o ),
	.obar());
// synopsys translate_off
defparam \ENET0_TX_EN~output .bus_hold = "false";
defparam \ENET0_TX_EN~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y48_N9
cycloneive_io_obuf \ENET0_TX_ER~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ENET0_TX_ER~output_o ),
	.obar());
// synopsys translate_off
defparam \ENET0_TX_ER~output .bus_hold = "false";
defparam \ENET0_TX_ER~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y55_N16
cycloneive_io_obuf \ENET1_GTX_CLK~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ENET1_GTX_CLK~output_o ),
	.obar());
// synopsys translate_off
defparam \ENET1_GTX_CLK~output .bus_hold = "false";
defparam \ENET1_GTX_CLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N16
cycloneive_io_obuf \ENET1_MDC~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ENET1_MDC~output_o ),
	.obar());
// synopsys translate_off
defparam \ENET1_MDC~output .bus_hold = "false";
defparam \ENET1_MDC~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N9
cycloneive_io_obuf \ENET1_RST_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ENET1_RST_N~output_o ),
	.obar());
// synopsys translate_off
defparam \ENET1_RST_N~output .bus_hold = "false";
defparam \ENET1_RST_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N2
cycloneive_io_obuf \ENET1_TX_DATA[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ENET1_TX_DATA[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ENET1_TX_DATA[0]~output .bus_hold = "false";
defparam \ENET1_TX_DATA[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y11_N23
cycloneive_io_obuf \ENET1_TX_DATA[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ENET1_TX_DATA[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ENET1_TX_DATA[1]~output .bus_hold = "false";
defparam \ENET1_TX_DATA[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y49_N2
cycloneive_io_obuf \ENET1_TX_DATA[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ENET1_TX_DATA[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ENET1_TX_DATA[2]~output .bus_hold = "false";
defparam \ENET1_TX_DATA[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N23
cycloneive_io_obuf \ENET1_TX_DATA[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ENET1_TX_DATA[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ENET1_TX_DATA[3]~output .bus_hold = "false";
defparam \ENET1_TX_DATA[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N23
cycloneive_io_obuf \ENET1_TX_EN~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ENET1_TX_EN~output_o ),
	.obar());
// synopsys translate_off
defparam \ENET1_TX_EN~output .bus_hold = "false";
defparam \ENET1_TX_EN~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y73_N9
cycloneive_io_obuf \ENET1_TX_ER~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ENET1_TX_ER~output_o ),
	.obar());
// synopsys translate_off
defparam \ENET1_TX_ER~output .bus_hold = "false";
defparam \ENET1_TX_ER~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N16
cycloneive_io_obuf \TD_RESET_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\TD_RESET_N~output_o ),
	.obar());
// synopsys translate_off
defparam \TD_RESET_N~output .bus_hold = "false";
defparam \TD_RESET_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N16
cycloneive_io_obuf \OTG_ADDR[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OTG_ADDR[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \OTG_ADDR[0]~output .bus_hold = "false";
defparam \OTG_ADDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N16
cycloneive_io_obuf \OTG_ADDR[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OTG_ADDR[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \OTG_ADDR[1]~output .bus_hold = "false";
defparam \OTG_ADDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N23
cycloneive_io_obuf \OTG_CS_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OTG_CS_N~output_o ),
	.obar());
// synopsys translate_off
defparam \OTG_CS_N~output .bus_hold = "false";
defparam \OTG_CS_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N23
cycloneive_io_obuf \OTG_DACK_N[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OTG_DACK_N[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \OTG_DACK_N[0]~output .bus_hold = "false";
defparam \OTG_DACK_N[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N23
cycloneive_io_obuf \OTG_DACK_N[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OTG_DACK_N[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \OTG_DACK_N[1]~output .bus_hold = "false";
defparam \OTG_DACK_N[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N16
cycloneive_io_obuf \OTG_RD_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OTG_RD_N~output_o ),
	.obar());
// synopsys translate_off
defparam \OTG_RD_N~output .bus_hold = "false";
defparam \OTG_RD_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N23
cycloneive_io_obuf \OTG_RST_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OTG_RST_N~output_o ),
	.obar());
// synopsys translate_off
defparam \OTG_RST_N~output .bus_hold = "false";
defparam \OTG_RST_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y52_N23
cycloneive_io_obuf \OTG_WE_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OTG_WE_N~output_o ),
	.obar());
// synopsys translate_off
defparam \OTG_WE_N~output .bus_hold = "false";
defparam \OTG_WE_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N23
cycloneive_io_obuf \DRAM_ADDR[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_ADDR[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[0]~output .bus_hold = "false";
defparam \DRAM_ADDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N2
cycloneive_io_obuf \DRAM_ADDR[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_ADDR[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[1]~output .bus_hold = "false";
defparam \DRAM_ADDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N9
cycloneive_io_obuf \DRAM_ADDR[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_ADDR[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[2]~output .bus_hold = "false";
defparam \DRAM_ADDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y26_N16
cycloneive_io_obuf \DRAM_ADDR[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_ADDR[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[3]~output .bus_hold = "false";
defparam \DRAM_ADDR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N9
cycloneive_io_obuf \DRAM_ADDR[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_ADDR[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[4]~output .bus_hold = "false";
defparam \DRAM_ADDR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N9
cycloneive_io_obuf \DRAM_ADDR[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_ADDR[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[5]~output .bus_hold = "false";
defparam \DRAM_ADDR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y73_N2
cycloneive_io_obuf \DRAM_ADDR[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_ADDR[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[6]~output .bus_hold = "false";
defparam \DRAM_ADDR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y65_N16
cycloneive_io_obuf \DRAM_ADDR[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_ADDR[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[7]~output .bus_hold = "false";
defparam \DRAM_ADDR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N2
cycloneive_io_obuf \DRAM_ADDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_ADDR[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[8]~output .bus_hold = "false";
defparam \DRAM_ADDR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N16
cycloneive_io_obuf \DRAM_ADDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_ADDR[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[9]~output .bus_hold = "false";
defparam \DRAM_ADDR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y73_N9
cycloneive_io_obuf \DRAM_ADDR[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_ADDR[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[10]~output .bus_hold = "false";
defparam \DRAM_ADDR[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N16
cycloneive_io_obuf \DRAM_ADDR[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_ADDR[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[11]~output .bus_hold = "false";
defparam \DRAM_ADDR[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y73_N23
cycloneive_io_obuf \DRAM_ADDR[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_ADDR[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[12]~output .bus_hold = "false";
defparam \DRAM_ADDR[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y68_N9
cycloneive_io_obuf \DRAM_BA[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_BA[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_BA[0]~output .bus_hold = "false";
defparam \DRAM_BA[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N23
cycloneive_io_obuf \DRAM_BA[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_BA[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_BA[1]~output .bus_hold = "false";
defparam \DRAM_BA[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y47_N2
cycloneive_io_obuf \DRAM_CAS_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_CAS_N~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_CAS_N~output .bus_hold = "false";
defparam \DRAM_CAS_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N2
cycloneive_io_obuf \DRAM_CKE~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_CKE~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_CKE~output .bus_hold = "false";
defparam \DRAM_CKE~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N9
cycloneive_io_obuf \DRAM_CLK~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_CLK~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_CLK~output .bus_hold = "false";
defparam \DRAM_CLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N9
cycloneive_io_obuf \DRAM_CS_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_CS_N~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_CS_N~output .bus_hold = "false";
defparam \DRAM_CS_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N23
cycloneive_io_obuf \DRAM_DQM[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQM[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQM[0]~output .bus_hold = "false";
defparam \DRAM_DQM[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N16
cycloneive_io_obuf \DRAM_DQM[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQM[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQM[1]~output .bus_hold = "false";
defparam \DRAM_DQM[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N23
cycloneive_io_obuf \DRAM_DQM[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQM[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQM[2]~output .bus_hold = "false";
defparam \DRAM_DQM[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cycloneive_io_obuf \DRAM_DQM[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQM[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQM[3]~output .bus_hold = "false";
defparam \DRAM_DQM[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y59_N23
cycloneive_io_obuf \DRAM_RAS_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_RAS_N~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_RAS_N~output .bus_hold = "false";
defparam \DRAM_RAS_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y42_N2
cycloneive_io_obuf \DRAM_WE_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_WE_N~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_WE_N~output .bus_hold = "false";
defparam \DRAM_WE_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N23
cycloneive_io_obuf \SRAM_ADDR[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_ADDR[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[0]~output .bus_hold = "false";
defparam \SRAM_ADDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y73_N16
cycloneive_io_obuf \SRAM_ADDR[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_ADDR[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[1]~output .bus_hold = "false";
defparam \SRAM_ADDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N16
cycloneive_io_obuf \SRAM_ADDR[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_ADDR[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[2]~output .bus_hold = "false";
defparam \SRAM_ADDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y73_N16
cycloneive_io_obuf \SRAM_ADDR[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_ADDR[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[3]~output .bus_hold = "false";
defparam \SRAM_ADDR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N16
cycloneive_io_obuf \SRAM_ADDR[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_ADDR[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[4]~output .bus_hold = "false";
defparam \SRAM_ADDR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y50_N23
cycloneive_io_obuf \SRAM_ADDR[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_ADDR[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[5]~output .bus_hold = "false";
defparam \SRAM_ADDR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y29_N23
cycloneive_io_obuf \SRAM_ADDR[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_ADDR[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[6]~output .bus_hold = "false";
defparam \SRAM_ADDR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y32_N23
cycloneive_io_obuf \SRAM_ADDR[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_ADDR[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[7]~output .bus_hold = "false";
defparam \SRAM_ADDR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N23
cycloneive_io_obuf \SRAM_ADDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_ADDR[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[8]~output .bus_hold = "false";
defparam \SRAM_ADDR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N2
cycloneive_io_obuf \SRAM_ADDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_ADDR[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[9]~output .bus_hold = "false";
defparam \SRAM_ADDR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y73_N16
cycloneive_io_obuf \SRAM_ADDR[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_ADDR[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[10]~output .bus_hold = "false";
defparam \SRAM_ADDR[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N2
cycloneive_io_obuf \SRAM_ADDR[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_ADDR[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[11]~output .bus_hold = "false";
defparam \SRAM_ADDR[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cycloneive_io_obuf \SRAM_ADDR[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_ADDR[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[12]~output .bus_hold = "false";
defparam \SRAM_ADDR[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N23
cycloneive_io_obuf \SRAM_ADDR[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_ADDR[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[13]~output .bus_hold = "false";
defparam \SRAM_ADDR[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y45_N23
cycloneive_io_obuf \SRAM_ADDR[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_ADDR[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[14]~output .bus_hold = "false";
defparam \SRAM_ADDR[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y11_N16
cycloneive_io_obuf \SRAM_ADDR[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_ADDR[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[15]~output .bus_hold = "false";
defparam \SRAM_ADDR[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y63_N23
cycloneive_io_obuf \SRAM_ADDR[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_ADDR[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[16]~output .bus_hold = "false";
defparam \SRAM_ADDR[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N9
cycloneive_io_obuf \SRAM_ADDR[17]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_ADDR[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[17]~output .bus_hold = "false";
defparam \SRAM_ADDR[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y5_N16
cycloneive_io_obuf \SRAM_ADDR[18]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_ADDR[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[18]~output .bus_hold = "false";
defparam \SRAM_ADDR[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N23
cycloneive_io_obuf \SRAM_ADDR[19]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_ADDR[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[19]~output .bus_hold = "false";
defparam \SRAM_ADDR[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y47_N16
cycloneive_io_obuf \SRAM_CE_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_CE_N~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_CE_N~output .bus_hold = "false";
defparam \SRAM_CE_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N9
cycloneive_io_obuf \SRAM_LB_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_LB_N~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_LB_N~output .bus_hold = "false";
defparam \SRAM_LB_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y73_N2
cycloneive_io_obuf \SRAM_OE_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_OE_N~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_OE_N~output .bus_hold = "false";
defparam \SRAM_OE_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N2
cycloneive_io_obuf \SRAM_UB_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_UB_N~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_UB_N~output .bus_hold = "false";
defparam \SRAM_UB_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N2
cycloneive_io_obuf \SRAM_WE_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_WE_N~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_WE_N~output .bus_hold = "false";
defparam \SRAM_WE_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N16
cycloneive_io_obuf \FL_ADDR[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FL_ADDR[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \FL_ADDR[0]~output .bus_hold = "false";
defparam \FL_ADDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y60_N16
cycloneive_io_obuf \FL_ADDR[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FL_ADDR[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \FL_ADDR[1]~output .bus_hold = "false";
defparam \FL_ADDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N2
cycloneive_io_obuf \FL_ADDR[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FL_ADDR[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \FL_ADDR[2]~output .bus_hold = "false";
defparam \FL_ADDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N16
cycloneive_io_obuf \FL_ADDR[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FL_ADDR[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \FL_ADDR[3]~output .bus_hold = "false";
defparam \FL_ADDR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N9
cycloneive_io_obuf \FL_ADDR[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FL_ADDR[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \FL_ADDR[4]~output .bus_hold = "false";
defparam \FL_ADDR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N16
cycloneive_io_obuf \FL_ADDR[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FL_ADDR[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \FL_ADDR[5]~output .bus_hold = "false";
defparam \FL_ADDR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y73_N2
cycloneive_io_obuf \FL_ADDR[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FL_ADDR[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \FL_ADDR[6]~output .bus_hold = "false";
defparam \FL_ADDR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y61_N23
cycloneive_io_obuf \FL_ADDR[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FL_ADDR[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \FL_ADDR[7]~output .bus_hold = "false";
defparam \FL_ADDR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N16
cycloneive_io_obuf \FL_ADDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FL_ADDR[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \FL_ADDR[8]~output .bus_hold = "false";
defparam \FL_ADDR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y64_N2
cycloneive_io_obuf \FL_ADDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FL_ADDR[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \FL_ADDR[9]~output .bus_hold = "false";
defparam \FL_ADDR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N16
cycloneive_io_obuf \FL_ADDR[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FL_ADDR[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \FL_ADDR[10]~output .bus_hold = "false";
defparam \FL_ADDR[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N9
cycloneive_io_obuf \FL_ADDR[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FL_ADDR[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \FL_ADDR[11]~output .bus_hold = "false";
defparam \FL_ADDR[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y73_N2
cycloneive_io_obuf \FL_ADDR[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FL_ADDR[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \FL_ADDR[12]~output .bus_hold = "false";
defparam \FL_ADDR[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N23
cycloneive_io_obuf \FL_ADDR[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FL_ADDR[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \FL_ADDR[13]~output .bus_hold = "false";
defparam \FL_ADDR[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y73_N16
cycloneive_io_obuf \FL_ADDR[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FL_ADDR[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \FL_ADDR[14]~output .bus_hold = "false";
defparam \FL_ADDR[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N16
cycloneive_io_obuf \FL_ADDR[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FL_ADDR[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \FL_ADDR[15]~output .bus_hold = "false";
defparam \FL_ADDR[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N16
cycloneive_io_obuf \FL_ADDR[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FL_ADDR[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \FL_ADDR[16]~output .bus_hold = "false";
defparam \FL_ADDR[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N2
cycloneive_io_obuf \FL_ADDR[17]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FL_ADDR[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \FL_ADDR[17]~output .bus_hold = "false";
defparam \FL_ADDR[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N23
cycloneive_io_obuf \FL_ADDR[18]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FL_ADDR[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \FL_ADDR[18]~output .bus_hold = "false";
defparam \FL_ADDR[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y0_N2
cycloneive_io_obuf \FL_ADDR[19]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FL_ADDR[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \FL_ADDR[19]~output .bus_hold = "false";
defparam \FL_ADDR[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N23
cycloneive_io_obuf \FL_ADDR[20]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FL_ADDR[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \FL_ADDR[20]~output .bus_hold = "false";
defparam \FL_ADDR[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N9
cycloneive_io_obuf \FL_ADDR[21]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FL_ADDR[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \FL_ADDR[21]~output .bus_hold = "false";
defparam \FL_ADDR[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N16
cycloneive_io_obuf \FL_ADDR[22]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FL_ADDR[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \FL_ADDR[22]~output .bus_hold = "false";
defparam \FL_ADDR[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N16
cycloneive_io_obuf \FL_CE_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FL_CE_N~output_o ),
	.obar());
// synopsys translate_off
defparam \FL_CE_N~output .bus_hold = "false";
defparam \FL_CE_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y50_N16
cycloneive_io_obuf \FL_OE_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FL_OE_N~output_o ),
	.obar());
// synopsys translate_off
defparam \FL_OE_N~output .bus_hold = "false";
defparam \FL_OE_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N23
cycloneive_io_obuf \FL_RST_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FL_RST_N~output_o ),
	.obar());
// synopsys translate_off
defparam \FL_RST_N~output .bus_hold = "false";
defparam \FL_RST_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N9
cycloneive_io_obuf \FL_WE_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FL_WE_N~output_o ),
	.obar());
// synopsys translate_off
defparam \FL_WE_N~output .bus_hold = "false";
defparam \FL_WE_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y51_N16
cycloneive_io_obuf \FL_WP_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FL_WP_N~output_o ),
	.obar());
// synopsys translate_off
defparam \FL_WP_N~output .bus_hold = "false";
defparam \FL_WP_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y69_N23
cycloneive_io_obuf \HSMC_CLKOUT_N1~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HSMC_CLKOUT_N1~output_o ),
	.obar());
// synopsys translate_off
defparam \HSMC_CLKOUT_N1~output .bus_hold = "false";
defparam \HSMC_CLKOUT_N1~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y24_N9
cycloneive_io_obuf \HSMC_CLKOUT_N2~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HSMC_CLKOUT_N2~output_o ),
	.obar());
// synopsys translate_off
defparam \HSMC_CLKOUT_N2~output .bus_hold = "false";
defparam \HSMC_CLKOUT_N2~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y69_N16
cycloneive_io_obuf \HSMC_CLKOUT_P1~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HSMC_CLKOUT_P1~output_o ),
	.obar());
// synopsys translate_off
defparam \HSMC_CLKOUT_P1~output .bus_hold = "false";
defparam \HSMC_CLKOUT_P1~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y24_N2
cycloneive_io_obuf \HSMC_CLKOUT_P2~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HSMC_CLKOUT_P2~output_o ),
	.obar());
// synopsys translate_off
defparam \HSMC_CLKOUT_P2~output .bus_hold = "false";
defparam \HSMC_CLKOUT_P2~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y12_N2
cycloneive_io_obuf \HSMC_CLKOUT0~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HSMC_CLKOUT0~output_o ),
	.obar());
// synopsys translate_off
defparam \HSMC_CLKOUT0~output .bus_hold = "false";
defparam \HSMC_CLKOUT0~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X115_Y35_N22
cycloneive_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y42_N15
cycloneive_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X109_Y42_N2
cycloneive_lcell_comb \top|PCin[2]~30 (
// Equation(s):
// \top|PCin[2]~30_combout  = \top|PCin [2] $ (VCC)
// \top|PCin[2]~31  = CARRY(\top|PCin [2])

	.dataa(gnd),
	.datab(\top|PCin [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\top|PCin[2]~30_combout ),
	.cout(\top|PCin[2]~31 ));
// synopsys translate_off
defparam \top|PCin[2]~30 .lut_mask = 16'h33CC;
defparam \top|PCin[2]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y42_N4
cycloneive_lcell_comb \top|PCin[3]~32 (
// Equation(s):
// \top|PCin[3]~32_combout  = (\top|PCin [3] & (!\top|PCin[2]~31 )) # (!\top|PCin [3] & ((\top|PCin[2]~31 ) # (GND)))
// \top|PCin[3]~33  = CARRY((!\top|PCin[2]~31 ) # (!\top|PCin [3]))

	.dataa(gnd),
	.datab(\top|PCin [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\top|PCin[2]~31 ),
	.combout(\top|PCin[3]~32_combout ),
	.cout(\top|PCin[3]~33 ));
// synopsys translate_off
defparam \top|PCin[3]~32 .lut_mask = 16'h3C3F;
defparam \top|PCin[3]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X109_Y42_N6
cycloneive_lcell_comb \top|PCin[4]~34 (
// Equation(s):
// \top|PCin[4]~34_combout  = (\top|PCin [4] & (\top|PCin[3]~33  $ (GND))) # (!\top|PCin [4] & (!\top|PCin[3]~33  & VCC))
// \top|PCin[4]~35  = CARRY((\top|PCin [4] & !\top|PCin[3]~33 ))

	.dataa(\top|PCin [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\top|PCin[3]~33 ),
	.combout(\top|PCin[4]~34_combout ),
	.cout(\top|PCin[4]~35 ));
// synopsys translate_off
defparam \top|PCin[4]~34 .lut_mask = 16'hA50A;
defparam \top|PCin[4]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X109_Y42_N7
dffeas \top|PCin[4] (
	.clk(\KEY[2]~input_o ),
	.d(\top|PCin[4]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\top|Reset_Now~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|PCin [4]),
	.prn(vcc));
// synopsys translate_off
defparam \top|PCin[4] .is_wysiwyg = "true";
defparam \top|PCin[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y42_N8
cycloneive_lcell_comb \top|PCin[5]~36 (
// Equation(s):
// \top|PCin[5]~36_combout  = (\top|PCin [5] & (!\top|PCin[4]~35 )) # (!\top|PCin [5] & ((\top|PCin[4]~35 ) # (GND)))
// \top|PCin[5]~37  = CARRY((!\top|PCin[4]~35 ) # (!\top|PCin [5]))

	.dataa(gnd),
	.datab(\top|PCin [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\top|PCin[4]~35 ),
	.combout(\top|PCin[5]~36_combout ),
	.cout(\top|PCin[5]~37 ));
// synopsys translate_off
defparam \top|PCin[5]~36 .lut_mask = 16'h3C3F;
defparam \top|PCin[5]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X109_Y42_N9
dffeas \top|PCin[5] (
	.clk(\KEY[2]~input_o ),
	.d(\top|PCin[5]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\top|Reset_Now~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|PCin [5]),
	.prn(vcc));
// synopsys translate_off
defparam \top|PCin[5] .is_wysiwyg = "true";
defparam \top|PCin[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y42_N10
cycloneive_lcell_comb \top|PCin[6]~38 (
// Equation(s):
// \top|PCin[6]~38_combout  = (\top|PCin [6] & (\top|PCin[5]~37  $ (GND))) # (!\top|PCin [6] & (!\top|PCin[5]~37  & VCC))
// \top|PCin[6]~39  = CARRY((\top|PCin [6] & !\top|PCin[5]~37 ))

	.dataa(\top|PCin [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\top|PCin[5]~37 ),
	.combout(\top|PCin[6]~38_combout ),
	.cout(\top|PCin[6]~39 ));
// synopsys translate_off
defparam \top|PCin[6]~38 .lut_mask = 16'hA50A;
defparam \top|PCin[6]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X109_Y42_N11
dffeas \top|PCin[6] (
	.clk(\KEY[2]~input_o ),
	.d(\top|PCin[6]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\top|Reset_Now~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|PCin [6]),
	.prn(vcc));
// synopsys translate_off
defparam \top|PCin[6] .is_wysiwyg = "true";
defparam \top|PCin[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y42_N12
cycloneive_lcell_comb \top|PCin[7]~40 (
// Equation(s):
// \top|PCin[7]~40_combout  = (\top|PCin [7] & (!\top|PCin[6]~39 )) # (!\top|PCin [7] & ((\top|PCin[6]~39 ) # (GND)))
// \top|PCin[7]~41  = CARRY((!\top|PCin[6]~39 ) # (!\top|PCin [7]))

	.dataa(\top|PCin [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\top|PCin[6]~39 ),
	.combout(\top|PCin[7]~40_combout ),
	.cout(\top|PCin[7]~41 ));
// synopsys translate_off
defparam \top|PCin[7]~40 .lut_mask = 16'h5A5F;
defparam \top|PCin[7]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X109_Y42_N13
dffeas \top|PCin[7] (
	.clk(\KEY[2]~input_o ),
	.d(\top|PCin[7]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\top|Reset_Now~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|PCin [7]),
	.prn(vcc));
// synopsys translate_off
defparam \top|PCin[7] .is_wysiwyg = "true";
defparam \top|PCin[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y42_N14
cycloneive_lcell_comb \top|PCin[8]~42 (
// Equation(s):
// \top|PCin[8]~42_combout  = (\top|PCin [8] & (\top|PCin[7]~41  $ (GND))) # (!\top|PCin [8] & (!\top|PCin[7]~41  & VCC))
// \top|PCin[8]~43  = CARRY((\top|PCin [8] & !\top|PCin[7]~41 ))

	.dataa(gnd),
	.datab(\top|PCin [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\top|PCin[7]~41 ),
	.combout(\top|PCin[8]~42_combout ),
	.cout(\top|PCin[8]~43 ));
// synopsys translate_off
defparam \top|PCin[8]~42 .lut_mask = 16'hC30C;
defparam \top|PCin[8]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X109_Y42_N15
dffeas \top|PCin[8] (
	.clk(\KEY[2]~input_o ),
	.d(\top|PCin[8]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\top|Reset_Now~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|PCin [8]),
	.prn(vcc));
// synopsys translate_off
defparam \top|PCin[8] .is_wysiwyg = "true";
defparam \top|PCin[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y42_N16
cycloneive_lcell_comb \top|PCin[9]~44 (
// Equation(s):
// \top|PCin[9]~44_combout  = (\top|PCin [9] & (!\top|PCin[8]~43 )) # (!\top|PCin [9] & ((\top|PCin[8]~43 ) # (GND)))
// \top|PCin[9]~45  = CARRY((!\top|PCin[8]~43 ) # (!\top|PCin [9]))

	.dataa(gnd),
	.datab(\top|PCin [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\top|PCin[8]~43 ),
	.combout(\top|PCin[9]~44_combout ),
	.cout(\top|PCin[9]~45 ));
// synopsys translate_off
defparam \top|PCin[9]~44 .lut_mask = 16'h3C3F;
defparam \top|PCin[9]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X109_Y42_N17
dffeas \top|PCin[9] (
	.clk(\KEY[2]~input_o ),
	.d(\top|PCin[9]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\top|Reset_Now~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|PCin [9]),
	.prn(vcc));
// synopsys translate_off
defparam \top|PCin[9] .is_wysiwyg = "true";
defparam \top|PCin[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y42_N18
cycloneive_lcell_comb \top|PCin[10]~46 (
// Equation(s):
// \top|PCin[10]~46_combout  = (\top|PCin [10] & (\top|PCin[9]~45  $ (GND))) # (!\top|PCin [10] & (!\top|PCin[9]~45  & VCC))
// \top|PCin[10]~47  = CARRY((\top|PCin [10] & !\top|PCin[9]~45 ))

	.dataa(gnd),
	.datab(\top|PCin [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\top|PCin[9]~45 ),
	.combout(\top|PCin[10]~46_combout ),
	.cout(\top|PCin[10]~47 ));
// synopsys translate_off
defparam \top|PCin[10]~46 .lut_mask = 16'hC30C;
defparam \top|PCin[10]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X109_Y42_N19
dffeas \top|PCin[10] (
	.clk(\KEY[2]~input_o ),
	.d(\top|PCin[10]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\top|Reset_Now~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|PCin [10]),
	.prn(vcc));
// synopsys translate_off
defparam \top|PCin[10] .is_wysiwyg = "true";
defparam \top|PCin[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y42_N20
cycloneive_lcell_comb \top|PCin[11]~48 (
// Equation(s):
// \top|PCin[11]~48_combout  = (\top|PCin [11] & (!\top|PCin[10]~47 )) # (!\top|PCin [11] & ((\top|PCin[10]~47 ) # (GND)))
// \top|PCin[11]~49  = CARRY((!\top|PCin[10]~47 ) # (!\top|PCin [11]))

	.dataa(gnd),
	.datab(\top|PCin [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\top|PCin[10]~47 ),
	.combout(\top|PCin[11]~48_combout ),
	.cout(\top|PCin[11]~49 ));
// synopsys translate_off
defparam \top|PCin[11]~48 .lut_mask = 16'h3C3F;
defparam \top|PCin[11]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X109_Y42_N21
dffeas \top|PCin[11] (
	.clk(\KEY[2]~input_o ),
	.d(\top|PCin[11]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\top|Reset_Now~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|PCin [11]),
	.prn(vcc));
// synopsys translate_off
defparam \top|PCin[11] .is_wysiwyg = "true";
defparam \top|PCin[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y42_N22
cycloneive_lcell_comb \top|PCin[12]~50 (
// Equation(s):
// \top|PCin[12]~50_combout  = (\top|PCin [12] & (\top|PCin[11]~49  $ (GND))) # (!\top|PCin [12] & (!\top|PCin[11]~49  & VCC))
// \top|PCin[12]~51  = CARRY((\top|PCin [12] & !\top|PCin[11]~49 ))

	.dataa(gnd),
	.datab(\top|PCin [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\top|PCin[11]~49 ),
	.combout(\top|PCin[12]~50_combout ),
	.cout(\top|PCin[12]~51 ));
// synopsys translate_off
defparam \top|PCin[12]~50 .lut_mask = 16'hC30C;
defparam \top|PCin[12]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X109_Y42_N23
dffeas \top|PCin[12] (
	.clk(\KEY[2]~input_o ),
	.d(\top|PCin[12]~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\top|Reset_Now~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|PCin [12]),
	.prn(vcc));
// synopsys translate_off
defparam \top|PCin[12] .is_wysiwyg = "true";
defparam \top|PCin[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y42_N24
cycloneive_lcell_comb \top|PCin[13]~52 (
// Equation(s):
// \top|PCin[13]~52_combout  = (\top|PCin [13] & (!\top|PCin[12]~51 )) # (!\top|PCin [13] & ((\top|PCin[12]~51 ) # (GND)))
// \top|PCin[13]~53  = CARRY((!\top|PCin[12]~51 ) # (!\top|PCin [13]))

	.dataa(gnd),
	.datab(\top|PCin [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\top|PCin[12]~51 ),
	.combout(\top|PCin[13]~52_combout ),
	.cout(\top|PCin[13]~53 ));
// synopsys translate_off
defparam \top|PCin[13]~52 .lut_mask = 16'h3C3F;
defparam \top|PCin[13]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X109_Y42_N25
dffeas \top|PCin[13] (
	.clk(\KEY[2]~input_o ),
	.d(\top|PCin[13]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\top|Reset_Now~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|PCin [13]),
	.prn(vcc));
// synopsys translate_off
defparam \top|PCin[13] .is_wysiwyg = "true";
defparam \top|PCin[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y42_N26
cycloneive_lcell_comb \top|PCin[14]~54 (
// Equation(s):
// \top|PCin[14]~54_combout  = (\top|PCin [14] & (\top|PCin[13]~53  $ (GND))) # (!\top|PCin [14] & (!\top|PCin[13]~53  & VCC))
// \top|PCin[14]~55  = CARRY((\top|PCin [14] & !\top|PCin[13]~53 ))

	.dataa(\top|PCin [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\top|PCin[13]~53 ),
	.combout(\top|PCin[14]~54_combout ),
	.cout(\top|PCin[14]~55 ));
// synopsys translate_off
defparam \top|PCin[14]~54 .lut_mask = 16'hA50A;
defparam \top|PCin[14]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X109_Y42_N27
dffeas \top|PCin[14] (
	.clk(\KEY[2]~input_o ),
	.d(\top|PCin[14]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\top|Reset_Now~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|PCin [14]),
	.prn(vcc));
// synopsys translate_off
defparam \top|PCin[14] .is_wysiwyg = "true";
defparam \top|PCin[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y42_N28
cycloneive_lcell_comb \top|PCin[15]~56 (
// Equation(s):
// \top|PCin[15]~56_combout  = (\top|PCin [15] & (!\top|PCin[14]~55 )) # (!\top|PCin [15] & ((\top|PCin[14]~55 ) # (GND)))
// \top|PCin[15]~57  = CARRY((!\top|PCin[14]~55 ) # (!\top|PCin [15]))

	.dataa(gnd),
	.datab(\top|PCin [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\top|PCin[14]~55 ),
	.combout(\top|PCin[15]~56_combout ),
	.cout(\top|PCin[15]~57 ));
// synopsys translate_off
defparam \top|PCin[15]~56 .lut_mask = 16'h3C3F;
defparam \top|PCin[15]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X109_Y42_N29
dffeas \top|PCin[15] (
	.clk(\KEY[2]~input_o ),
	.d(\top|PCin[15]~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\top|Reset_Now~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|PCin [15]),
	.prn(vcc));
// synopsys translate_off
defparam \top|PCin[15] .is_wysiwyg = "true";
defparam \top|PCin[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y42_N30
cycloneive_lcell_comb \top|PCin[16]~58 (
// Equation(s):
// \top|PCin[16]~58_combout  = (\top|PCin [16] & (\top|PCin[15]~57  $ (GND))) # (!\top|PCin [16] & (!\top|PCin[15]~57  & VCC))
// \top|PCin[16]~59  = CARRY((\top|PCin [16] & !\top|PCin[15]~57 ))

	.dataa(\top|PCin [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\top|PCin[15]~57 ),
	.combout(\top|PCin[16]~58_combout ),
	.cout(\top|PCin[16]~59 ));
// synopsys translate_off
defparam \top|PCin[16]~58 .lut_mask = 16'hA50A;
defparam \top|PCin[16]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X109_Y42_N31
dffeas \top|PCin[16] (
	.clk(\KEY[2]~input_o ),
	.d(\top|PCin[16]~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\top|Reset_Now~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|PCin [16]),
	.prn(vcc));
// synopsys translate_off
defparam \top|PCin[16] .is_wysiwyg = "true";
defparam \top|PCin[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y41_N0
cycloneive_lcell_comb \top|PCin[17]~60 (
// Equation(s):
// \top|PCin[17]~60_combout  = (\top|PCin [17] & (!\top|PCin[16]~59 )) # (!\top|PCin [17] & ((\top|PCin[16]~59 ) # (GND)))
// \top|PCin[17]~61  = CARRY((!\top|PCin[16]~59 ) # (!\top|PCin [17]))

	.dataa(gnd),
	.datab(\top|PCin [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\top|PCin[16]~59 ),
	.combout(\top|PCin[17]~60_combout ),
	.cout(\top|PCin[17]~61 ));
// synopsys translate_off
defparam \top|PCin[17]~60 .lut_mask = 16'h3C3F;
defparam \top|PCin[17]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X109_Y41_N1
dffeas \top|PCin[17] (
	.clk(\KEY[2]~input_o ),
	.d(\top|PCin[17]~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\top|Reset_Now~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|PCin [17]),
	.prn(vcc));
// synopsys translate_off
defparam \top|PCin[17] .is_wysiwyg = "true";
defparam \top|PCin[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y41_N2
cycloneive_lcell_comb \top|PCin[18]~62 (
// Equation(s):
// \top|PCin[18]~62_combout  = (\top|PCin [18] & (\top|PCin[17]~61  $ (GND))) # (!\top|PCin [18] & (!\top|PCin[17]~61  & VCC))
// \top|PCin[18]~63  = CARRY((\top|PCin [18] & !\top|PCin[17]~61 ))

	.dataa(gnd),
	.datab(\top|PCin [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\top|PCin[17]~61 ),
	.combout(\top|PCin[18]~62_combout ),
	.cout(\top|PCin[18]~63 ));
// synopsys translate_off
defparam \top|PCin[18]~62 .lut_mask = 16'hC30C;
defparam \top|PCin[18]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X109_Y41_N3
dffeas \top|PCin[18] (
	.clk(\KEY[2]~input_o ),
	.d(\top|PCin[18]~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\top|Reset_Now~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|PCin [18]),
	.prn(vcc));
// synopsys translate_off
defparam \top|PCin[18] .is_wysiwyg = "true";
defparam \top|PCin[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y41_N4
cycloneive_lcell_comb \top|PCin[19]~64 (
// Equation(s):
// \top|PCin[19]~64_combout  = (\top|PCin [19] & (!\top|PCin[18]~63 )) # (!\top|PCin [19] & ((\top|PCin[18]~63 ) # (GND)))
// \top|PCin[19]~65  = CARRY((!\top|PCin[18]~63 ) # (!\top|PCin [19]))

	.dataa(gnd),
	.datab(\top|PCin [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\top|PCin[18]~63 ),
	.combout(\top|PCin[19]~64_combout ),
	.cout(\top|PCin[19]~65 ));
// synopsys translate_off
defparam \top|PCin[19]~64 .lut_mask = 16'h3C3F;
defparam \top|PCin[19]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X109_Y41_N5
dffeas \top|PCin[19] (
	.clk(\KEY[2]~input_o ),
	.d(\top|PCin[19]~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\top|Reset_Now~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|PCin [19]),
	.prn(vcc));
// synopsys translate_off
defparam \top|PCin[19] .is_wysiwyg = "true";
defparam \top|PCin[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y41_N6
cycloneive_lcell_comb \top|PCin[20]~66 (
// Equation(s):
// \top|PCin[20]~66_combout  = (\top|PCin [20] & (\top|PCin[19]~65  $ (GND))) # (!\top|PCin [20] & (!\top|PCin[19]~65  & VCC))
// \top|PCin[20]~67  = CARRY((\top|PCin [20] & !\top|PCin[19]~65 ))

	.dataa(\top|PCin [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\top|PCin[19]~65 ),
	.combout(\top|PCin[20]~66_combout ),
	.cout(\top|PCin[20]~67 ));
// synopsys translate_off
defparam \top|PCin[20]~66 .lut_mask = 16'hA50A;
defparam \top|PCin[20]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X109_Y41_N7
dffeas \top|PCin[20] (
	.clk(\KEY[2]~input_o ),
	.d(\top|PCin[20]~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\top|Reset_Now~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|PCin [20]),
	.prn(vcc));
// synopsys translate_off
defparam \top|PCin[20] .is_wysiwyg = "true";
defparam \top|PCin[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y41_N8
cycloneive_lcell_comb \top|PCin[21]~68 (
// Equation(s):
// \top|PCin[21]~68_combout  = (\top|PCin [21] & (!\top|PCin[20]~67 )) # (!\top|PCin [21] & ((\top|PCin[20]~67 ) # (GND)))
// \top|PCin[21]~69  = CARRY((!\top|PCin[20]~67 ) # (!\top|PCin [21]))

	.dataa(gnd),
	.datab(\top|PCin [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\top|PCin[20]~67 ),
	.combout(\top|PCin[21]~68_combout ),
	.cout(\top|PCin[21]~69 ));
// synopsys translate_off
defparam \top|PCin[21]~68 .lut_mask = 16'h3C3F;
defparam \top|PCin[21]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X109_Y41_N9
dffeas \top|PCin[21] (
	.clk(\KEY[2]~input_o ),
	.d(\top|PCin[21]~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\top|Reset_Now~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|PCin [21]),
	.prn(vcc));
// synopsys translate_off
defparam \top|PCin[21] .is_wysiwyg = "true";
defparam \top|PCin[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y41_N10
cycloneive_lcell_comb \top|PCin[22]~70 (
// Equation(s):
// \top|PCin[22]~70_combout  = (\top|PCin [22] & (\top|PCin[21]~69  $ (GND))) # (!\top|PCin [22] & (!\top|PCin[21]~69  & VCC))
// \top|PCin[22]~71  = CARRY((\top|PCin [22] & !\top|PCin[21]~69 ))

	.dataa(\top|PCin [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\top|PCin[21]~69 ),
	.combout(\top|PCin[22]~70_combout ),
	.cout(\top|PCin[22]~71 ));
// synopsys translate_off
defparam \top|PCin[22]~70 .lut_mask = 16'hA50A;
defparam \top|PCin[22]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X109_Y41_N11
dffeas \top|PCin[22] (
	.clk(\KEY[2]~input_o ),
	.d(\top|PCin[22]~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\top|Reset_Now~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|PCin [22]),
	.prn(vcc));
// synopsys translate_off
defparam \top|PCin[22] .is_wysiwyg = "true";
defparam \top|PCin[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y41_N12
cycloneive_lcell_comb \top|PCin[23]~72 (
// Equation(s):
// \top|PCin[23]~72_combout  = (\top|PCin [23] & (!\top|PCin[22]~71 )) # (!\top|PCin [23] & ((\top|PCin[22]~71 ) # (GND)))
// \top|PCin[23]~73  = CARRY((!\top|PCin[22]~71 ) # (!\top|PCin [23]))

	.dataa(\top|PCin [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\top|PCin[22]~71 ),
	.combout(\top|PCin[23]~72_combout ),
	.cout(\top|PCin[23]~73 ));
// synopsys translate_off
defparam \top|PCin[23]~72 .lut_mask = 16'h5A5F;
defparam \top|PCin[23]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X109_Y41_N13
dffeas \top|PCin[23] (
	.clk(\KEY[2]~input_o ),
	.d(\top|PCin[23]~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\top|Reset_Now~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|PCin [23]),
	.prn(vcc));
// synopsys translate_off
defparam \top|PCin[23] .is_wysiwyg = "true";
defparam \top|PCin[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y41_N14
cycloneive_lcell_comb \top|PCin[24]~74 (
// Equation(s):
// \top|PCin[24]~74_combout  = (\top|PCin [24] & (\top|PCin[23]~73  $ (GND))) # (!\top|PCin [24] & (!\top|PCin[23]~73  & VCC))
// \top|PCin[24]~75  = CARRY((\top|PCin [24] & !\top|PCin[23]~73 ))

	.dataa(gnd),
	.datab(\top|PCin [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\top|PCin[23]~73 ),
	.combout(\top|PCin[24]~74_combout ),
	.cout(\top|PCin[24]~75 ));
// synopsys translate_off
defparam \top|PCin[24]~74 .lut_mask = 16'hC30C;
defparam \top|PCin[24]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X109_Y41_N15
dffeas \top|PCin[24] (
	.clk(\KEY[2]~input_o ),
	.d(\top|PCin[24]~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\top|Reset_Now~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|PCin [24]),
	.prn(vcc));
// synopsys translate_off
defparam \top|PCin[24] .is_wysiwyg = "true";
defparam \top|PCin[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y41_N16
cycloneive_lcell_comb \top|PCin[25]~76 (
// Equation(s):
// \top|PCin[25]~76_combout  = (\top|PCin [25] & (!\top|PCin[24]~75 )) # (!\top|PCin [25] & ((\top|PCin[24]~75 ) # (GND)))
// \top|PCin[25]~77  = CARRY((!\top|PCin[24]~75 ) # (!\top|PCin [25]))

	.dataa(gnd),
	.datab(\top|PCin [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\top|PCin[24]~75 ),
	.combout(\top|PCin[25]~76_combout ),
	.cout(\top|PCin[25]~77 ));
// synopsys translate_off
defparam \top|PCin[25]~76 .lut_mask = 16'h3C3F;
defparam \top|PCin[25]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X109_Y41_N17
dffeas \top|PCin[25] (
	.clk(\KEY[2]~input_o ),
	.d(\top|PCin[25]~76_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\top|Reset_Now~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|PCin [25]),
	.prn(vcc));
// synopsys translate_off
defparam \top|PCin[25] .is_wysiwyg = "true";
defparam \top|PCin[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y41_N6
cycloneive_lcell_comb \top|Equal0~6 (
// Equation(s):
// \top|Equal0~6_combout  = (!\top|PCin [24] & (!\top|PCin [23] & (!\top|PCin [25] & !\top|PCin [22])))

	.dataa(\top|PCin [24]),
	.datab(\top|PCin [23]),
	.datac(\top|PCin [25]),
	.datad(\top|PCin [22]),
	.cin(gnd),
	.combout(\top|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \top|Equal0~6 .lut_mask = 16'h0001;
defparam \top|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y41_N16
cycloneive_lcell_comb \top|Equal0~5 (
// Equation(s):
// \top|Equal0~5_combout  = (!\top|PCin [21] & (!\top|PCin [20] & (!\top|PCin [19] & !\top|PCin [18])))

	.dataa(\top|PCin [21]),
	.datab(\top|PCin [20]),
	.datac(\top|PCin [19]),
	.datad(\top|PCin [18]),
	.cin(gnd),
	.combout(\top|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \top|Equal0~5 .lut_mask = 16'h0001;
defparam \top|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y44_N6
cycloneive_lcell_comb \top|Equal0~0 (
// Equation(s):
// \top|Equal0~0_combout  = (!\top|PCin [3] & (!\top|PCin [2] & (!\top|PCin [4] & !\top|PCin [5])))

	.dataa(\top|PCin [3]),
	.datab(\top|PCin [2]),
	.datac(\top|PCin [4]),
	.datad(\top|PCin [5]),
	.cin(gnd),
	.combout(\top|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \top|Equal0~0 .lut_mask = 16'h0001;
defparam \top|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y42_N0
cycloneive_lcell_comb \top|Equal0~2 (
// Equation(s):
// \top|Equal0~2_combout  = (!\top|PCin [12] & (!\top|PCin [11] & (!\top|PCin [13] & !\top|PCin [10])))

	.dataa(\top|PCin [12]),
	.datab(\top|PCin [11]),
	.datac(\top|PCin [13]),
	.datad(\top|PCin [10]),
	.cin(gnd),
	.combout(\top|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \top|Equal0~2 .lut_mask = 16'h0001;
defparam \top|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y44_N8
cycloneive_lcell_comb \top|Equal0~3 (
// Equation(s):
// \top|Equal0~3_combout  = (!\top|PCin [16] & (!\top|PCin [14] & (!\top|PCin [15] & !\top|PCin [17])))

	.dataa(\top|PCin [16]),
	.datab(\top|PCin [14]),
	.datac(\top|PCin [15]),
	.datad(\top|PCin [17]),
	.cin(gnd),
	.combout(\top|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \top|Equal0~3 .lut_mask = 16'h0001;
defparam \top|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y42_N18
cycloneive_lcell_comb \top|Equal0~1 (
// Equation(s):
// \top|Equal0~1_combout  = (!\top|PCin [8] & (!\top|PCin [7] & (!\top|PCin [9] & !\top|PCin [6])))

	.dataa(\top|PCin [8]),
	.datab(\top|PCin [7]),
	.datac(\top|PCin [9]),
	.datad(\top|PCin [6]),
	.cin(gnd),
	.combout(\top|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \top|Equal0~1 .lut_mask = 16'h0001;
defparam \top|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y44_N26
cycloneive_lcell_comb \top|Equal0~4 (
// Equation(s):
// \top|Equal0~4_combout  = (\top|Equal0~0_combout  & (\top|Equal0~2_combout  & (\top|Equal0~3_combout  & \top|Equal0~1_combout )))

	.dataa(\top|Equal0~0_combout ),
	.datab(\top|Equal0~2_combout ),
	.datac(\top|Equal0~3_combout ),
	.datad(\top|Equal0~1_combout ),
	.cin(gnd),
	.combout(\top|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \top|Equal0~4 .lut_mask = 16'h8000;
defparam \top|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y41_N18
cycloneive_lcell_comb \top|PCin[26]~78 (
// Equation(s):
// \top|PCin[26]~78_combout  = (\top|PCin [26] & (\top|PCin[25]~77  $ (GND))) # (!\top|PCin [26] & (!\top|PCin[25]~77  & VCC))
// \top|PCin[26]~79  = CARRY((\top|PCin [26] & !\top|PCin[25]~77 ))

	.dataa(\top|PCin [26]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\top|PCin[25]~77 ),
	.combout(\top|PCin[26]~78_combout ),
	.cout(\top|PCin[26]~79 ));
// synopsys translate_off
defparam \top|PCin[26]~78 .lut_mask = 16'hA50A;
defparam \top|PCin[26]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X109_Y41_N19
dffeas \top|PCin[26] (
	.clk(\KEY[2]~input_o ),
	.d(\top|PCin[26]~78_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\top|Reset_Now~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|PCin [26]),
	.prn(vcc));
// synopsys translate_off
defparam \top|PCin[26] .is_wysiwyg = "true";
defparam \top|PCin[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y41_N20
cycloneive_lcell_comb \top|PCin[27]~80 (
// Equation(s):
// \top|PCin[27]~80_combout  = (\top|PCin [27] & (!\top|PCin[26]~79 )) # (!\top|PCin [27] & ((\top|PCin[26]~79 ) # (GND)))
// \top|PCin[27]~81  = CARRY((!\top|PCin[26]~79 ) # (!\top|PCin [27]))

	.dataa(\top|PCin [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\top|PCin[26]~79 ),
	.combout(\top|PCin[27]~80_combout ),
	.cout(\top|PCin[27]~81 ));
// synopsys translate_off
defparam \top|PCin[27]~80 .lut_mask = 16'h5A5F;
defparam \top|PCin[27]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X109_Y41_N21
dffeas \top|PCin[27] (
	.clk(\KEY[2]~input_o ),
	.d(\top|PCin[27]~80_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\top|Reset_Now~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|PCin [27]),
	.prn(vcc));
// synopsys translate_off
defparam \top|PCin[27] .is_wysiwyg = "true";
defparam \top|PCin[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y41_N22
cycloneive_lcell_comb \top|PCin[28]~82 (
// Equation(s):
// \top|PCin[28]~82_combout  = (\top|PCin [28] & (\top|PCin[27]~81  $ (GND))) # (!\top|PCin [28] & (!\top|PCin[27]~81  & VCC))
// \top|PCin[28]~83  = CARRY((\top|PCin [28] & !\top|PCin[27]~81 ))

	.dataa(gnd),
	.datab(\top|PCin [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\top|PCin[27]~81 ),
	.combout(\top|PCin[28]~82_combout ),
	.cout(\top|PCin[28]~83 ));
// synopsys translate_off
defparam \top|PCin[28]~82 .lut_mask = 16'hC30C;
defparam \top|PCin[28]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X109_Y41_N23
dffeas \top|PCin[28] (
	.clk(\KEY[2]~input_o ),
	.d(\top|PCin[28]~82_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\top|Reset_Now~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|PCin [28]),
	.prn(vcc));
// synopsys translate_off
defparam \top|PCin[28] .is_wysiwyg = "true";
defparam \top|PCin[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y41_N24
cycloneive_lcell_comb \top|PCin[29]~84 (
// Equation(s):
// \top|PCin[29]~84_combout  = (\top|PCin [29] & (!\top|PCin[28]~83 )) # (!\top|PCin [29] & ((\top|PCin[28]~83 ) # (GND)))
// \top|PCin[29]~85  = CARRY((!\top|PCin[28]~83 ) # (!\top|PCin [29]))

	.dataa(\top|PCin [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\top|PCin[28]~83 ),
	.combout(\top|PCin[29]~84_combout ),
	.cout(\top|PCin[29]~85 ));
// synopsys translate_off
defparam \top|PCin[29]~84 .lut_mask = 16'h5A5F;
defparam \top|PCin[29]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X109_Y41_N25
dffeas \top|PCin[29] (
	.clk(\KEY[2]~input_o ),
	.d(\top|PCin[29]~84_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\top|Reset_Now~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|PCin [29]),
	.prn(vcc));
// synopsys translate_off
defparam \top|PCin[29] .is_wysiwyg = "true";
defparam \top|PCin[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y41_N26
cycloneive_lcell_comb \top|PCin[30]~86 (
// Equation(s):
// \top|PCin[30]~86_combout  = (\top|PCin [30] & (\top|PCin[29]~85  $ (GND))) # (!\top|PCin [30] & (!\top|PCin[29]~85  & VCC))
// \top|PCin[30]~87  = CARRY((\top|PCin [30] & !\top|PCin[29]~85 ))

	.dataa(\top|PCin [30]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\top|PCin[29]~85 ),
	.combout(\top|PCin[30]~86_combout ),
	.cout(\top|PCin[30]~87 ));
// synopsys translate_off
defparam \top|PCin[30]~86 .lut_mask = 16'hA50A;
defparam \top|PCin[30]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X109_Y41_N27
dffeas \top|PCin[30] (
	.clk(\KEY[2]~input_o ),
	.d(\top|PCin[30]~86_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\top|Reset_Now~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|PCin [30]),
	.prn(vcc));
// synopsys translate_off
defparam \top|PCin[30] .is_wysiwyg = "true";
defparam \top|PCin[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y41_N30
cycloneive_lcell_comb \top|Equal0~7 (
// Equation(s):
// \top|Equal0~7_combout  = (!\top|PCin [29] & (!\top|PCin [27] & (!\top|PCin [28] & !\top|PCin [26])))

	.dataa(\top|PCin [29]),
	.datab(\top|PCin [27]),
	.datac(\top|PCin [28]),
	.datad(\top|PCin [26]),
	.cin(gnd),
	.combout(\top|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \top|Equal0~7 .lut_mask = 16'h0001;
defparam \top|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y41_N28
cycloneive_lcell_comb \top|PCin[31]~88 (
// Equation(s):
// \top|PCin[31]~88_combout  = \top|PCin[30]~87  $ (\top|PCin [31])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\top|PCin [31]),
	.cin(\top|PCin[30]~87 ),
	.combout(\top|PCin[31]~88_combout ),
	.cout());
// synopsys translate_off
defparam \top|PCin[31]~88 .lut_mask = 16'h0FF0;
defparam \top|PCin[31]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X109_Y41_N29
dffeas \top|PCin[31] (
	.clk(\KEY[2]~input_o ),
	.d(\top|PCin[31]~88_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\top|Reset_Now~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|PCin [31]),
	.prn(vcc));
// synopsys translate_off
defparam \top|PCin[31] .is_wysiwyg = "true";
defparam \top|PCin[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y44_N24
cycloneive_lcell_comb \top|Equal0~8 (
// Equation(s):
// \top|Equal0~8_combout  = (!\top|PCin [30] & (\top|Equal0~7_combout  & !\top|PCin [31]))

	.dataa(\top|PCin [30]),
	.datab(gnd),
	.datac(\top|Equal0~7_combout ),
	.datad(\top|PCin [31]),
	.cin(gnd),
	.combout(\top|Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \top|Equal0~8 .lut_mask = 16'h0050;
defparam \top|Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y44_N12
cycloneive_lcell_comb \top|Equal0~9 (
// Equation(s):
// \top|Equal0~9_combout  = (((!\top|Equal0~8_combout ) # (!\top|Equal0~4_combout )) # (!\top|Equal0~5_combout )) # (!\top|Equal0~6_combout )

	.dataa(\top|Equal0~6_combout ),
	.datab(\top|Equal0~5_combout ),
	.datac(\top|Equal0~4_combout ),
	.datad(\top|Equal0~8_combout ),
	.cin(gnd),
	.combout(\top|Equal0~9_combout ),
	.cout());
// synopsys translate_off
defparam \top|Equal0~9 .lut_mask = 16'h7FFF;
defparam \top|Equal0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y44_N13
dffeas \top|Reset_Now (
	.clk(\KEY[3]~input_o ),
	.d(\top|Equal0~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Reset_Now~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Reset_Now .is_wysiwyg = "true";
defparam \top|Reset_Now .power_up = "low";
// synopsys translate_on

// Location: FF_X110_Y42_N13
dffeas \top|PCin[2] (
	.clk(\KEY[2]~input_o ),
	.d(gnd),
	.asdata(\top|PCin[2]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\top|Reset_Now~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|PCin [2]),
	.prn(vcc));
// synopsys translate_off
defparam \top|PCin[2] .is_wysiwyg = "true";
defparam \top|PCin[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X109_Y42_N5
dffeas \top|PCin[3] (
	.clk(\KEY[2]~input_o ),
	.d(\top|PCin[3]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\top|Reset_Now~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|PCin [3]),
	.prn(vcc));
// synopsys translate_off
defparam \top|PCin[3] .is_wysiwyg = "true";
defparam \top|PCin[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X107_Y45_N5
dffeas \top|Instruct_Count[1] (
	.clk(\KEY[2]~input_o ),
	.d(gnd),
	.asdata(\top|PCin [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Instruct_Count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \top|Instruct_Count[1] .is_wysiwyg = "true";
defparam \top|Instruct_Count[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X107_Y45_N29
dffeas \top|Instruct_Count[2] (
	.clk(\KEY[2]~input_o ),
	.d(gnd),
	.asdata(\top|PCin [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Instruct_Count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \top|Instruct_Count[2] .is_wysiwyg = "true";
defparam \top|Instruct_Count[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X107_Y45_N9
dffeas \top|Instruct_Count[0] (
	.clk(\KEY[2]~input_o ),
	.d(gnd),
	.asdata(\top|PCin [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Instruct_Count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \top|Instruct_Count[0] .is_wysiwyg = "true";
defparam \top|Instruct_Count[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X107_Y45_N1
dffeas \top|Instruct_Count[3] (
	.clk(\KEY[2]~input_o ),
	.d(gnd),
	.asdata(\top|PCin [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Instruct_Count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \top|Instruct_Count[3] .is_wysiwyg = "true";
defparam \top|Instruct_Count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y45_N10
cycloneive_lcell_comb \top|Regs|Decoder0~2 (
// Equation(s):
// \top|Regs|Decoder0~2_combout  = (\top|Instruct_Count [1] & (\top|Instruct_Count [3] & ((\top|Instruct_Count [2]) # (\top|Instruct_Count [0])))) # (!\top|Instruct_Count [1] & (\top|Instruct_Count [2] $ (((!\top|Instruct_Count [3])))))

	.dataa(\top|Instruct_Count [1]),
	.datab(\top|Instruct_Count [2]),
	.datac(\top|Instruct_Count [0]),
	.datad(\top|Instruct_Count [3]),
	.cin(gnd),
	.combout(\top|Regs|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \top|Regs|Decoder0~2 .lut_mask = 16'hEC11;
defparam \top|Regs|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y45_N15
dffeas \top|Instruct_Count[4] (
	.clk(\KEY[2]~input_o ),
	.d(gnd),
	.asdata(\top|PCin [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Instruct_Count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \top|Instruct_Count[4] .is_wysiwyg = "true";
defparam \top|Instruct_Count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y45_N28
cycloneive_lcell_comb \top|IM|Memory~5 (
// Equation(s):
// \top|IM|Memory~5_combout  = (\top|Instruct_Count [2] & (((!\top|Instruct_Count [3])))) # (!\top|Instruct_Count [2] & ((\top|Instruct_Count [3] & ((!\top|Instruct_Count [1]) # (!\top|Instruct_Count [0]))) # (!\top|Instruct_Count [3] & ((\top|Instruct_Count 
// [1])))))

	.dataa(\top|Instruct_Count [2]),
	.datab(\top|Instruct_Count [0]),
	.datac(\top|Instruct_Count [3]),
	.datad(\top|Instruct_Count [1]),
	.cin(gnd),
	.combout(\top|IM|Memory~5_combout ),
	.cout());
// synopsys translate_off
defparam \top|IM|Memory~5 .lut_mask = 16'h1F5A;
defparam \top|IM|Memory~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y45_N22
cycloneive_lcell_comb \top|IM|Memory~6 (
// Equation(s):
// \top|IM|Memory~6_combout  = (\top|IM|Memory~5_combout  & !\top|Instruct_Count [4])

	.dataa(gnd),
	.datab(\top|IM|Memory~5_combout ),
	.datac(gnd),
	.datad(\top|Instruct_Count [4]),
	.cin(gnd),
	.combout(\top|IM|Memory~6_combout ),
	.cout());
// synopsys translate_off
defparam \top|IM|Memory~6 .lut_mask = 16'h00CC;
defparam \top|IM|Memory~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G9
cycloneive_clkctrl \top|IM|Memory~6clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\top|IM|Memory~6_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\top|IM|Memory~6clkctrl_outclk ));
// synopsys translate_off
defparam \top|IM|Memory~6clkctrl .clock_type = "global clock";
defparam \top|IM|Memory~6clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X107_Y45_N18
cycloneive_lcell_comb \top|IM|Memory~18 (
// Equation(s):
// \top|IM|Memory~18_combout  = (\top|Instruct_Count [2] & (!\top|Instruct_Count [3] & ((\top|Instruct_Count [0]) # (\top|Instruct_Count [1])))) # (!\top|Instruct_Count [2] & ((\top|Instruct_Count [1] & (!\top|Instruct_Count [0])) # (!\top|Instruct_Count [1] 
// & ((\top|Instruct_Count [3])))))

	.dataa(\top|Instruct_Count [0]),
	.datab(\top|Instruct_Count [2]),
	.datac(\top|Instruct_Count [1]),
	.datad(\top|Instruct_Count [3]),
	.cin(gnd),
	.combout(\top|IM|Memory~18_combout ),
	.cout());
// synopsys translate_off
defparam \top|IM|Memory~18 .lut_mask = 16'h13D8;
defparam \top|IM|Memory~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y45_N22
cycloneive_lcell_comb \top|IM|Memory~7 (
// Equation(s):
// \top|IM|Memory~7_combout  = (\top|Instruct_Count [3] & (((!\top|Instruct_Count [1] & !\top|Instruct_Count [2])))) # (!\top|Instruct_Count [3] & ((\top|Instruct_Count [0] & ((\top|Instruct_Count [1]) # (\top|Instruct_Count [2]))) # (!\top|Instruct_Count 
// [0] & (\top|Instruct_Count [1] & \top|Instruct_Count [2]))))

	.dataa(\top|Instruct_Count [0]),
	.datab(\top|Instruct_Count [3]),
	.datac(\top|Instruct_Count [1]),
	.datad(\top|Instruct_Count [2]),
	.cin(gnd),
	.combout(\top|IM|Memory~7_combout ),
	.cout());
// synopsys translate_off
defparam \top|IM|Memory~7 .lut_mask = 16'h322C;
defparam \top|IM|Memory~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y45_N10
cycloneive_lcell_comb \top|Controller|WideOr6~2 (
// Equation(s):
// \top|Controller|WideOr6~2_combout  = (\top|IM|Memory~18_combout ) # ((\top|Instruct_Count [4]) # (!\top|IM|Memory~7_combout ))

	.dataa(gnd),
	.datab(\top|IM|Memory~18_combout ),
	.datac(\top|Instruct_Count [4]),
	.datad(\top|IM|Memory~7_combout ),
	.cin(gnd),
	.combout(\top|Controller|WideOr6~2_combout ),
	.cout());
// synopsys translate_off
defparam \top|Controller|WideOr6~2 .lut_mask = 16'hFCFF;
defparam \top|Controller|WideOr6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y45_N28
cycloneive_lcell_comb \top|Controller|RegWrite (
// Equation(s):
// \top|Controller|RegWrite~combout  = (GLOBAL(\top|IM|Memory~6clkctrl_outclk ) & ((\top|Controller|WideOr6~2_combout ))) # (!GLOBAL(\top|IM|Memory~6clkctrl_outclk ) & (\top|Controller|RegWrite~combout ))

	.dataa(\top|IM|Memory~6clkctrl_outclk ),
	.datab(\top|Controller|RegWrite~combout ),
	.datac(gnd),
	.datad(\top|Controller|WideOr6~2_combout ),
	.cin(gnd),
	.combout(\top|Controller|RegWrite~combout ),
	.cout());
// synopsys translate_off
defparam \top|Controller|RegWrite .lut_mask = 16'hEE44;
defparam \top|Controller|RegWrite .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y46_N20
cycloneive_lcell_comb \top|Regs|Registradores~55 (
// Equation(s):
// \top|Regs|Registradores~55_combout  = (\top|Controller|RegWrite~combout  & (\top|ALU|Add0~45_combout  & ((\top|Regs|Decoder0~2_combout ) # (\top|Instruct_Count [4]))))

	.dataa(\top|Regs|Decoder0~2_combout ),
	.datab(\top|Instruct_Count [4]),
	.datac(\top|Controller|RegWrite~combout ),
	.datad(\top|ALU|Add0~45_combout ),
	.cin(gnd),
	.combout(\top|Regs|Registradores~55_combout ),
	.cout());
// synopsys translate_off
defparam \top|Regs|Registradores~55 .lut_mask = 16'hE000;
defparam \top|Regs|Registradores~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y44_N2
cycloneive_lcell_comb \top|Regs|Registradores[0][1]~56 (
// Equation(s):
// \top|Regs|Registradores[0][1]~56_combout  = (\top|Reset_Now~q ) # ((\top|Controller|RegWrite~combout  & ((\top|Instruct_Count [4]) # (\top|Regs|Decoder0~2_combout ))))

	.dataa(\top|Instruct_Count [4]),
	.datab(\top|Regs|Decoder0~2_combout ),
	.datac(\top|Controller|RegWrite~combout ),
	.datad(\top|Reset_Now~q ),
	.cin(gnd),
	.combout(\top|Regs|Registradores[0][1]~56_combout ),
	.cout());
// synopsys translate_off
defparam \top|Regs|Registradores[0][1]~56 .lut_mask = 16'hFFE0;
defparam \top|Regs|Registradores[0][1]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y46_N21
dffeas \top|Regs|Registradores[0][0] (
	.clk(\KEY[2]~input_o ),
	.d(\top|Regs|Registradores~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\top|Regs|Registradores[0][1]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Regs|Registradores[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Regs|Registradores[0][0] .is_wysiwyg = "true";
defparam \top|Regs|Registradores[0][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y45_N24
cycloneive_lcell_comb \top|IM|Memory~0 (
// Equation(s):
// \top|IM|Memory~0_combout  = (\top|Instruct_Count [3] & (!\top|Instruct_Count [1] & ((!\top|Instruct_Count [2])))) # (!\top|Instruct_Count [3] & (\top|Instruct_Count [2] & ((\top|Instruct_Count [1]) # (\top|Instruct_Count [0]))))

	.dataa(\top|Instruct_Count [1]),
	.datab(\top|Instruct_Count [3]),
	.datac(\top|Instruct_Count [0]),
	.datad(\top|Instruct_Count [2]),
	.cin(gnd),
	.combout(\top|IM|Memory~0_combout ),
	.cout());
// synopsys translate_off
defparam \top|IM|Memory~0 .lut_mask = 16'h3244;
defparam \top|IM|Memory~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y45_N12
cycloneive_lcell_comb \top|Regs|Mux31~0 (
// Equation(s):
// \top|Regs|Mux31~0_combout  = (\top|IM|Memory~0_combout  & ((\top|Instruct_Count [4] & (\top|Regs|Registradores[0][0]~q )) # (!\top|Instruct_Count [4] & ((\top|Regs|Registradores[1][0]~q ))))) # (!\top|IM|Memory~0_combout  & 
// (\top|Regs|Registradores[0][0]~q ))

	.dataa(\top|Regs|Registradores[0][0]~q ),
	.datab(\top|IM|Memory~0_combout ),
	.datac(\top|Instruct_Count [4]),
	.datad(\top|Regs|Registradores[1][0]~q ),
	.cin(gnd),
	.combout(\top|Regs|Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \top|Regs|Mux31~0 .lut_mask = 16'hAEA2;
defparam \top|Regs|Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y44_N24
cycloneive_lcell_comb \top|Controller|WideOr6~0 (
// Equation(s):
// \top|Controller|WideOr6~0_combout  = ((\top|Instruct_Count [4]) # (!\top|IM|Memory~7_combout )) # (!\top|IM|Memory~18_combout )

	.dataa(\top|IM|Memory~18_combout ),
	.datab(gnd),
	.datac(\top|Instruct_Count [4]),
	.datad(\top|IM|Memory~7_combout ),
	.cin(gnd),
	.combout(\top|Controller|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \top|Controller|WideOr6~0 .lut_mask = 16'hF5FF;
defparam \top|Controller|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y44_N6
cycloneive_lcell_comb \top|Controller|ALUSrc (
// Equation(s):
// \top|Controller|ALUSrc~combout  = (GLOBAL(\top|IM|Memory~6clkctrl_outclk ) & (\top|Controller|WideOr6~0_combout )) # (!GLOBAL(\top|IM|Memory~6clkctrl_outclk ) & ((\top|Controller|ALUSrc~combout )))

	.dataa(gnd),
	.datab(\top|Controller|WideOr6~0_combout ),
	.datac(\top|IM|Memory~6clkctrl_outclk ),
	.datad(\top|Controller|ALUSrc~combout ),
	.cin(gnd),
	.combout(\top|Controller|ALUSrc~combout ),
	.cout());
// synopsys translate_off
defparam \top|Controller|ALUSrc .lut_mask = 16'hCFC0;
defparam \top|Controller|ALUSrc .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y45_N6
cycloneive_lcell_comb \top|IM|Memory~8 (
// Equation(s):
// \top|IM|Memory~8_combout  = (!\top|Instruct_Count [1] & (!\top|Instruct_Count [4] & (\top|Instruct_Count [3] & !\top|Instruct_Count [2])))

	.dataa(\top|Instruct_Count [1]),
	.datab(\top|Instruct_Count [4]),
	.datac(\top|Instruct_Count [3]),
	.datad(\top|Instruct_Count [2]),
	.cin(gnd),
	.combout(\top|IM|Memory~8_combout ),
	.cout());
// synopsys translate_off
defparam \top|IM|Memory~8 .lut_mask = 16'h0010;
defparam \top|IM|Memory~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y45_N18
cycloneive_lcell_comb \top|Controller|WideOr6~1 (
// Equation(s):
// \top|Controller|WideOr6~1_combout  = ((\top|Instruct_Count [0]) # ((\top|Instruct_Count [4]) # (\top|Instruct_Count [2]))) # (!\top|Instruct_Count [1])

	.dataa(\top|Instruct_Count [1]),
	.datab(\top|Instruct_Count [0]),
	.datac(\top|Instruct_Count [4]),
	.datad(\top|Instruct_Count [2]),
	.cin(gnd),
	.combout(\top|Controller|WideOr6~1_combout ),
	.cout());
// synopsys translate_off
defparam \top|Controller|WideOr6~1 .lut_mask = 16'hFFFD;
defparam \top|Controller|WideOr6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y44_N4
cycloneive_lcell_comb \top|Controller|ALUOp[0] (
// Equation(s):
// \top|Controller|ALUOp [0] = (GLOBAL(\top|IM|Memory~6clkctrl_outclk ) & (!\top|Controller|WideOr6~1_combout )) # (!GLOBAL(\top|IM|Memory~6clkctrl_outclk ) & ((\top|Controller|ALUOp [0])))

	.dataa(\top|Controller|WideOr6~1_combout ),
	.datab(gnd),
	.datac(\top|Controller|ALUOp [0]),
	.datad(\top|IM|Memory~6clkctrl_outclk ),
	.cin(gnd),
	.combout(\top|Controller|ALUOp [0]),
	.cout());
// synopsys translate_off
defparam \top|Controller|ALUOp[0] .lut_mask = 16'h55F0;
defparam \top|Controller|ALUOp[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y44_N22
cycloneive_lcell_comb \top|IM|Memory~19 (
// Equation(s):
// \top|IM|Memory~19_combout  = (\top|IM|Memory~18_combout  & !\top|Instruct_Count [4])

	.dataa(gnd),
	.datab(\top|IM|Memory~18_combout ),
	.datac(gnd),
	.datad(\top|Instruct_Count [4]),
	.cin(gnd),
	.combout(\top|IM|Memory~19_combout ),
	.cout());
// synopsys translate_off
defparam \top|IM|Memory~19 .lut_mask = 16'h00CC;
defparam \top|IM|Memory~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y44_N18
cycloneive_lcell_comb \top|Controller|ALUOp[1] (
// Equation(s):
// \top|Controller|ALUOp [1] = (GLOBAL(\top|IM|Memory~6clkctrl_outclk ) & (\top|IM|Memory~19_combout )) # (!GLOBAL(\top|IM|Memory~6clkctrl_outclk ) & ((\top|Controller|ALUOp [1])))

	.dataa(\top|IM|Memory~19_combout ),
	.datab(\top|Controller|ALUOp [1]),
	.datac(gnd),
	.datad(\top|IM|Memory~6clkctrl_outclk ),
	.cin(gnd),
	.combout(\top|Controller|ALUOp [1]),
	.cout());
// synopsys translate_off
defparam \top|Controller|ALUOp[1] .lut_mask = 16'hAACC;
defparam \top|Controller|ALUOp[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y44_N30
cycloneive_lcell_comb \top|ALU_Controller|Mux5~0 (
// Equation(s):
// \top|ALU_Controller|Mux5~0_combout  = (\top|Controller|ALUOp [0] & ((\top|Controller|ALUOp [1]))) # (!\top|Controller|ALUOp [0] & ((!\top|Controller|ALUOp [1]) # (!\top|IM|Memory~8_combout )))

	.dataa(\top|IM|Memory~8_combout ),
	.datab(gnd),
	.datac(\top|Controller|ALUOp [0]),
	.datad(\top|Controller|ALUOp [1]),
	.cin(gnd),
	.combout(\top|ALU_Controller|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU_Controller|Mux5~0 .lut_mask = 16'hF50F;
defparam \top|ALU_Controller|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y45_N2
cycloneive_lcell_comb \top|IM|Memory~3 (
// Equation(s):
// \top|IM|Memory~3_combout  = (!\top|Instruct_Count [2] & (!\top|Instruct_Count [3] & (\top|Instruct_Count [1] & !\top|Instruct_Count [4])))

	.dataa(\top|Instruct_Count [2]),
	.datab(\top|Instruct_Count [3]),
	.datac(\top|Instruct_Count [1]),
	.datad(\top|Instruct_Count [4]),
	.cin(gnd),
	.combout(\top|IM|Memory~3_combout ),
	.cout());
// synopsys translate_off
defparam \top|IM|Memory~3 .lut_mask = 16'h0010;
defparam \top|IM|Memory~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y45_N6
cycloneive_lcell_comb \top|IM|Memory~4 (
// Equation(s):
// \top|IM|Memory~4_combout  = (!\top|Instruct_Count [0] & \top|IM|Memory~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\top|Instruct_Count [0]),
	.datad(\top|IM|Memory~3_combout ),
	.cin(gnd),
	.combout(\top|IM|Memory~4_combout ),
	.cout());
// synopsys translate_off
defparam \top|IM|Memory~4 .lut_mask = 16'h0F00;
defparam \top|IM|Memory~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y45_N8
cycloneive_lcell_comb \top|IM|Memory~1 (
// Equation(s):
// \top|IM|Memory~1_combout  = (\top|Instruct_Count [3] & (!\top|Instruct_Count [2] & ((!\top|Instruct_Count [0]) # (!\top|Instruct_Count [1])))) # (!\top|Instruct_Count [3] & (\top|Instruct_Count [2] & ((\top|Instruct_Count [1]) # (!\top|Instruct_Count 
// [0]))))

	.dataa(\top|Instruct_Count [1]),
	.datab(\top|Instruct_Count [0]),
	.datac(\top|Instruct_Count [3]),
	.datad(\top|Instruct_Count [2]),
	.cin(gnd),
	.combout(\top|IM|Memory~1_combout ),
	.cout());
// synopsys translate_off
defparam \top|IM|Memory~1 .lut_mask = 16'h0B70;
defparam \top|IM|Memory~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y45_N2
cycloneive_lcell_comb \top|IM|Memory~2 (
// Equation(s):
// \top|IM|Memory~2_combout  = (\top|IM|Memory~1_combout  & !\top|Instruct_Count [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\top|IM|Memory~1_combout ),
	.datad(\top|Instruct_Count [4]),
	.cin(gnd),
	.combout(\top|IM|Memory~2_combout ),
	.cout());
// synopsys translate_off
defparam \top|IM|Memory~2 .lut_mask = 16'h00F0;
defparam \top|IM|Memory~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y45_N4
cycloneive_lcell_comb \top|ALU|Add0~26 (
// Equation(s):
// \top|ALU|Add0~26_combout  = (\top|IM|Memory~7_combout  & (((\top|IM|Memory~2_combout )))) # (!\top|IM|Memory~7_combout  & ((\top|IM|Memory~6_combout  & (\top|IM|Memory~4_combout )) # (!\top|IM|Memory~6_combout  & ((\top|IM|Memory~2_combout )))))

	.dataa(\top|IM|Memory~4_combout ),
	.datab(\top|IM|Memory~7_combout ),
	.datac(\top|IM|Memory~6_combout ),
	.datad(\top|IM|Memory~2_combout ),
	.cin(gnd),
	.combout(\top|ALU|Add0~26_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~26 .lut_mask = 16'hEF20;
defparam \top|ALU|Add0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y44_N8
cycloneive_lcell_comb \top|ALU|Add0~27 (
// Equation(s):
// \top|ALU|Add0~27_combout  = (\top|Controller|ALUSrc~combout  & ((\top|Controller|ALUOp [0] & ((!\top|Controller|ALUOp [1]))) # (!\top|Controller|ALUOp [0] & (\top|IM|Memory~8_combout  & \top|Controller|ALUOp [1]))))

	.dataa(\top|Controller|ALUSrc~combout ),
	.datab(\top|Controller|ALUOp [0]),
	.datac(\top|IM|Memory~8_combout ),
	.datad(\top|Controller|ALUOp [1]),
	.cin(gnd),
	.combout(\top|ALU|Add0~27_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~27 .lut_mask = 16'h2088;
defparam \top|ALU|Add0~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y44_N10
cycloneive_lcell_comb \top|IM|Memory~11 (
// Equation(s):
// \top|IM|Memory~11_combout  = (!\top|Instruct_Count [2] & (\top|Instruct_Count [3] & !\top|Instruct_Count [0]))

	.dataa(gnd),
	.datab(\top|Instruct_Count [2]),
	.datac(\top|Instruct_Count [3]),
	.datad(\top|Instruct_Count [0]),
	.cin(gnd),
	.combout(\top|IM|Memory~11_combout ),
	.cout());
// synopsys translate_off
defparam \top|IM|Memory~11 .lut_mask = 16'h0030;
defparam \top|IM|Memory~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y45_N26
cycloneive_lcell_comb \top|IM|Memory~10 (
// Equation(s):
// \top|IM|Memory~10_combout  = (!\top|Instruct_Count [3] & (!\top|Instruct_Count [0] & (\top|Instruct_Count [2] $ (\top|Instruct_Count [1]))))

	.dataa(\top|Instruct_Count [2]),
	.datab(\top|Instruct_Count [3]),
	.datac(\top|Instruct_Count [1]),
	.datad(\top|Instruct_Count [0]),
	.cin(gnd),
	.combout(\top|IM|Memory~10_combout ),
	.cout());
// synopsys translate_off
defparam \top|IM|Memory~10 .lut_mask = 16'h0012;
defparam \top|IM|Memory~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y45_N4
cycloneive_lcell_comb \top|IM|Memory~9 (
// Equation(s):
// \top|IM|Memory~9_combout  = (\top|Instruct_Count [3] & (!\top|Instruct_Count [2] & ((!\top|Instruct_Count [0]) # (!\top|Instruct_Count [1])))) # (!\top|Instruct_Count [3] & (((\top|Instruct_Count [1]))))

	.dataa(\top|Instruct_Count [2]),
	.datab(\top|Instruct_Count [3]),
	.datac(\top|Instruct_Count [1]),
	.datad(\top|Instruct_Count [0]),
	.cin(gnd),
	.combout(\top|IM|Memory~9_combout ),
	.cout());
// synopsys translate_off
defparam \top|IM|Memory~9 .lut_mask = 16'h3474;
defparam \top|IM|Memory~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y45_N8
cycloneive_lcell_comb \top|ALU|Add0~28 (
// Equation(s):
// \top|ALU|Add0~28_combout  = (!\top|Instruct_Count [4] & ((\top|IM|Memory~10_combout ) # (\top|IM|Memory~9_combout )))

	.dataa(\top|IM|Memory~10_combout ),
	.datab(\top|Instruct_Count [4]),
	.datac(gnd),
	.datad(\top|IM|Memory~9_combout ),
	.cin(gnd),
	.combout(\top|ALU|Add0~28_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~28 .lut_mask = 16'h3322;
defparam \top|ALU|Add0~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y45_N26
cycloneive_lcell_comb \top|Regs|Registradores~94 (
// Equation(s):
// \top|Regs|Registradores~94_combout  = (\top|IM|Memory~3_combout  & (\top|Instruct_Count [0] & (\top|Controller|RegWrite~combout  & \top|ALU|Add0~45_combout )))

	.dataa(\top|IM|Memory~3_combout ),
	.datab(\top|Instruct_Count [0]),
	.datac(\top|Controller|RegWrite~combout ),
	.datad(\top|ALU|Add0~45_combout ),
	.cin(gnd),
	.combout(\top|Regs|Registradores~94_combout ),
	.cout());
// synopsys translate_off
defparam \top|Regs|Registradores~94 .lut_mask = 16'h8000;
defparam \top|Regs|Registradores~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y44_N14
cycloneive_lcell_comb \top|Regs|Registradores[4][4]~59 (
// Equation(s):
// \top|Regs|Registradores[4][4]~59_combout  = (\top|Reset_Now~q ) # ((\top|Instruct_Count [0] & (\top|IM|Memory~3_combout  & \top|Controller|RegWrite~combout )))

	.dataa(\top|Instruct_Count [0]),
	.datab(\top|IM|Memory~3_combout ),
	.datac(\top|Controller|RegWrite~combout ),
	.datad(\top|Reset_Now~q ),
	.cin(gnd),
	.combout(\top|Regs|Registradores[4][4]~59_combout ),
	.cout());
// synopsys translate_off
defparam \top|Regs|Registradores[4][4]~59 .lut_mask = 16'hFF80;
defparam \top|Regs|Registradores[4][4]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y45_N27
dffeas \top|Regs|Registradores[4][0] (
	.clk(\KEY[2]~input_o ),
	.d(\top|Regs|Registradores~94_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\top|Regs|Registradores[4][4]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Regs|Registradores[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Regs|Registradores[4][0] .is_wysiwyg = "true";
defparam \top|Regs|Registradores[4][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y45_N20
cycloneive_lcell_comb \top|ALU|Add0~35 (
// Equation(s):
// \top|ALU|Add0~35_combout  = (!\top|Instruct_Count [4] & ((\top|IM|Memory~9_combout  & (!\top|IM|Memory~10_combout )) # (!\top|IM|Memory~9_combout  & (\top|IM|Memory~10_combout  & !\top|IM|Memory~4_combout ))))

	.dataa(\top|Instruct_Count [4]),
	.datab(\top|IM|Memory~9_combout ),
	.datac(\top|IM|Memory~10_combout ),
	.datad(\top|IM|Memory~4_combout ),
	.cin(gnd),
	.combout(\top|ALU|Add0~35_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~35 .lut_mask = 16'h0414;
defparam \top|ALU|Add0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y45_N16
cycloneive_lcell_comb \top|Regs|Decoder0~3 (
// Equation(s):
// \top|Regs|Decoder0~3_combout  = (\top|Controller|RegWrite~combout  & ((\top|Instruct_Count [0] & (\top|Instruct_Count [2] & !\top|Instruct_Count [1])) # (!\top|Instruct_Count [0] & (!\top|Instruct_Count [2] & \top|Instruct_Count [1]))))

	.dataa(\top|Instruct_Count [0]),
	.datab(\top|Instruct_Count [2]),
	.datac(\top|Instruct_Count [1]),
	.datad(\top|Controller|RegWrite~combout ),
	.cin(gnd),
	.combout(\top|Regs|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \top|Regs|Decoder0~3 .lut_mask = 16'h1800;
defparam \top|Regs|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y45_N30
cycloneive_lcell_comb \top|Regs|Registradores~57 (
// Equation(s):
// \top|Regs|Registradores~57_combout  = (\top|Regs|Decoder0~3_combout  & (!\top|Instruct_Count [4] & (\top|ALU|Add0~45_combout  & !\top|Instruct_Count [3])))

	.dataa(\top|Regs|Decoder0~3_combout ),
	.datab(\top|Instruct_Count [4]),
	.datac(\top|ALU|Add0~45_combout ),
	.datad(\top|Instruct_Count [3]),
	.cin(gnd),
	.combout(\top|Regs|Registradores~57_combout ),
	.cout());
// synopsys translate_off
defparam \top|Regs|Registradores~57 .lut_mask = 16'h0020;
defparam \top|Regs|Registradores~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y44_N0
cycloneive_lcell_comb \top|Regs|Registradores[2][9]~58 (
// Equation(s):
// \top|Regs|Registradores[2][9]~58_combout  = (\top|Reset_Now~q ) # ((!\top|Instruct_Count [4] & (!\top|Instruct_Count [3] & \top|Regs|Decoder0~3_combout )))

	.dataa(\top|Instruct_Count [4]),
	.datab(\top|Instruct_Count [3]),
	.datac(\top|Regs|Decoder0~3_combout ),
	.datad(\top|Reset_Now~q ),
	.cin(gnd),
	.combout(\top|Regs|Registradores[2][9]~58_combout ),
	.cout());
// synopsys translate_off
defparam \top|Regs|Registradores[2][9]~58 .lut_mask = 16'hFF10;
defparam \top|Regs|Registradores[2][9]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y45_N31
dffeas \top|Regs|Registradores[2][0] (
	.clk(\KEY[2]~input_o ),
	.d(\top|Regs|Registradores~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\top|Regs|Registradores[2][9]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Regs|Registradores[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Regs|Registradores[2][0] .is_wysiwyg = "true";
defparam \top|Regs|Registradores[2][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y45_N0
cycloneive_lcell_comb \top|ALU|Add0~34 (
// Equation(s):
// \top|ALU|Add0~34_combout  = (\top|Regs|Registradores[2][0]~q  & ((\top|Instruct_Count [0]) # (!\top|IM|Memory~3_combout )))

	.dataa(\top|Regs|Registradores[2][0]~q ),
	.datab(\top|Instruct_Count [0]),
	.datac(gnd),
	.datad(\top|IM|Memory~3_combout ),
	.cin(gnd),
	.combout(\top|ALU|Add0~34_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~34 .lut_mask = 16'h88AA;
defparam \top|ALU|Add0~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y45_N12
cycloneive_lcell_comb \top|ALU|Add0~31 (
// Equation(s):
// \top|ALU|Add0~31_combout  = (\top|Instruct_Count [4] & (((\top|IM|Memory~4_combout )))) # (!\top|Instruct_Count [4] & ((\top|IM|Memory~10_combout ) # ((!\top|IM|Memory~9_combout  & \top|IM|Memory~4_combout ))))

	.dataa(\top|Instruct_Count [4]),
	.datab(\top|IM|Memory~9_combout ),
	.datac(\top|IM|Memory~10_combout ),
	.datad(\top|IM|Memory~4_combout ),
	.cin(gnd),
	.combout(\top|ALU|Add0~31_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~31 .lut_mask = 16'hFB50;
defparam \top|ALU|Add0~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y45_N16
cycloneive_lcell_comb \top|ALU|Add0~36 (
// Equation(s):
// \top|ALU|Add0~36_combout  = (\top|ALU|Add0~35_combout  & ((\top|ALU|Add0~31_combout  & (\top|Regs|Registradores[4][0]~q )) # (!\top|ALU|Add0~31_combout  & ((\top|ALU|Add0~34_combout ))))) # (!\top|ALU|Add0~35_combout  & (((!\top|ALU|Add0~31_combout ))))

	.dataa(\top|Regs|Registradores[4][0]~q ),
	.datab(\top|ALU|Add0~35_combout ),
	.datac(\top|ALU|Add0~34_combout ),
	.datad(\top|ALU|Add0~31_combout ),
	.cin(gnd),
	.combout(\top|ALU|Add0~36_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~36 .lut_mask = 16'h88F3;
defparam \top|ALU|Add0~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y45_N24
cycloneive_lcell_comb \top|ALU|Add0~37 (
// Equation(s):
// \top|ALU|Add0~37_combout  = (\top|ALU|Add0~28_combout  & (((\top|ALU|Add0~36_combout )))) # (!\top|ALU|Add0~28_combout  & ((\top|ALU|Add0~36_combout  & (\top|Regs|Registradores[0][0]~q )) # (!\top|ALU|Add0~36_combout  & ((\top|Regs|Registradores[1][0]~q 
// )))))

	.dataa(\top|Regs|Registradores[0][0]~q ),
	.datab(\top|Regs|Registradores[1][0]~q ),
	.datac(\top|ALU|Add0~28_combout ),
	.datad(\top|ALU|Add0~36_combout ),
	.cin(gnd),
	.combout(\top|ALU|Add0~37_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~37 .lut_mask = 16'hFA0C;
defparam \top|ALU|Add0~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y45_N14
cycloneive_lcell_comb \top|ALU|Add0~200 (
// Equation(s):
// \top|ALU|Add0~200_combout  = (\top|ALU|Add0~37_combout  & ((\top|Instruct_Count [4]) # ((!\top|IM|Memory~11_combout ) # (!\top|Instruct_Count [1]))))

	.dataa(\top|Instruct_Count [4]),
	.datab(\top|Instruct_Count [1]),
	.datac(\top|IM|Memory~11_combout ),
	.datad(\top|ALU|Add0~37_combout ),
	.cin(gnd),
	.combout(\top|ALU|Add0~200_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~200 .lut_mask = 16'hBF00;
defparam \top|ALU|Add0~200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y44_N20
cycloneive_lcell_comb \top|ALU|Add0~201 (
// Equation(s):
// \top|ALU|Add0~201_combout  = (\top|IM|Memory~7_combout ) # (((\top|Instruct_Count [4]) # (!\top|Controller|ALUSrc~combout )) # (!\top|IM|Memory~5_combout ))

	.dataa(\top|IM|Memory~7_combout ),
	.datab(\top|IM|Memory~5_combout ),
	.datac(\top|Instruct_Count [4]),
	.datad(\top|Controller|ALUSrc~combout ),
	.cin(gnd),
	.combout(\top|ALU|Add0~201_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~201 .lut_mask = 16'hFBFF;
defparam \top|ALU|Add0~201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y44_N28
cycloneive_lcell_comb \top|ALU|Add0~38 (
// Equation(s):
// \top|ALU|Add0~38_combout  = (\top|ALU|Add0~201_combout  & ((\top|Controller|ALUOp [1] & (\top|IM|Memory~8_combout  & !\top|Controller|ALUOp [0])) # (!\top|Controller|ALUOp [1] & ((\top|Controller|ALUOp [0])))))

	.dataa(\top|IM|Memory~8_combout ),
	.datab(\top|Controller|ALUOp [1]),
	.datac(\top|Controller|ALUOp [0]),
	.datad(\top|ALU|Add0~201_combout ),
	.cin(gnd),
	.combout(\top|ALU|Add0~38_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~38 .lut_mask = 16'h3800;
defparam \top|ALU|Add0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y45_N8
cycloneive_lcell_comb \top|ALU|Add0~29 (
// Equation(s):
// \top|ALU|Add0~29_combout  = ((\top|IM|Memory~4_combout ) # ((\top|IM|Memory~9_combout  & !\top|Instruct_Count [4]))) # (!\top|Regs|Registradores[4][0]~q )

	.dataa(\top|Regs|Registradores[4][0]~q ),
	.datab(\top|IM|Memory~9_combout ),
	.datac(\top|IM|Memory~4_combout ),
	.datad(\top|Instruct_Count [4]),
	.cin(gnd),
	.combout(\top|ALU|Add0~29_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~29 .lut_mask = 16'hF5FD;
defparam \top|ALU|Add0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y45_N0
cycloneive_lcell_comb \top|ALU|Add0~30 (
// Equation(s):
// \top|ALU|Add0~30_combout  = (!\top|Instruct_Count [4] & ((\top|IM|Memory~10_combout ) # ((\top|IM|Memory~9_combout  & !\top|IM|Memory~4_combout ))))

	.dataa(\top|IM|Memory~10_combout ),
	.datab(\top|IM|Memory~9_combout ),
	.datac(\top|IM|Memory~4_combout ),
	.datad(\top|Instruct_Count [4]),
	.cin(gnd),
	.combout(\top|ALU|Add0~30_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~30 .lut_mask = 16'h00AE;
defparam \top|ALU|Add0~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y45_N18
cycloneive_lcell_comb \top|ALU|Add0~32 (
// Equation(s):
// \top|ALU|Add0~32_combout  = (\top|ALU|Add0~30_combout  & ((\top|ALU|Add0~31_combout  & ((\top|ALU|Add0~29_combout ))) # (!\top|ALU|Add0~31_combout  & (!\top|Regs|Registradores[2][0]~q )))) # (!\top|ALU|Add0~30_combout  & (((!\top|ALU|Add0~31_combout ))))

	.dataa(\top|Regs|Registradores[2][0]~q ),
	.datab(\top|ALU|Add0~29_combout ),
	.datac(\top|ALU|Add0~30_combout ),
	.datad(\top|ALU|Add0~31_combout ),
	.cin(gnd),
	.combout(\top|ALU|Add0~32_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~32 .lut_mask = 16'hC05F;
defparam \top|ALU|Add0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y45_N28
cycloneive_lcell_comb \top|ALU|Add0~33 (
// Equation(s):
// \top|ALU|Add0~33_combout  = (\top|ALU|Add0~28_combout  & (((\top|ALU|Add0~32_combout )))) # (!\top|ALU|Add0~28_combout  & ((\top|ALU|Add0~32_combout  & (!\top|Regs|Registradores[0][0]~q )) # (!\top|ALU|Add0~32_combout  & ((!\top|Regs|Registradores[1][0]~q 
// )))))

	.dataa(\top|Regs|Registradores[0][0]~q ),
	.datab(\top|Regs|Registradores[1][0]~q ),
	.datac(\top|ALU|Add0~28_combout ),
	.datad(\top|ALU|Add0~32_combout ),
	.cin(gnd),
	.combout(\top|ALU|Add0~33_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~33 .lut_mask = 16'hF503;
defparam \top|ALU|Add0~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y44_N8
cycloneive_lcell_comb \top|IM|Memory~12 (
// Equation(s):
// \top|IM|Memory~12_combout  = (!\top|Instruct_Count [4] & (\top|Instruct_Count [1] & \top|IM|Memory~11_combout ))

	.dataa(\top|Instruct_Count [4]),
	.datab(gnd),
	.datac(\top|Instruct_Count [1]),
	.datad(\top|IM|Memory~11_combout ),
	.cin(gnd),
	.combout(\top|IM|Memory~12_combout ),
	.cout());
// synopsys translate_off
defparam \top|IM|Memory~12 .lut_mask = 16'h5000;
defparam \top|IM|Memory~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y44_N14
cycloneive_lcell_comb \top|ALU|Add0~39 (
// Equation(s):
// \top|ALU|Add0~39_combout  = (\top|IM|Memory~12_combout  & (!\top|ALU|Add0~38_combout  & ((\top|ALU_Controller|Mux5~0_combout ) # (!\top|Controller|ALUSrc~combout )))) # (!\top|IM|Memory~12_combout  & (((\top|ALU_Controller|Mux5~0_combout )) # 
// (!\top|Controller|ALUSrc~combout )))

	.dataa(\top|IM|Memory~12_combout ),
	.datab(\top|Controller|ALUSrc~combout ),
	.datac(\top|ALU_Controller|Mux5~0_combout ),
	.datad(\top|ALU|Add0~38_combout ),
	.cin(gnd),
	.combout(\top|ALU|Add0~39_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~39 .lut_mask = 16'h51F3;
defparam \top|ALU|Add0~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y44_N0
cycloneive_lcell_comb \top|ALU|Add0~40 (
// Equation(s):
// \top|ALU|Add0~40_combout  = (\top|ALU|Add0~38_combout  & (((\top|ALU|Add0~33_combout ) # (!\top|ALU|Add0~39_combout )))) # (!\top|ALU|Add0~38_combout  & (\top|ALU|Add0~200_combout  & ((\top|ALU|Add0~39_combout ))))

	.dataa(\top|ALU|Add0~200_combout ),
	.datab(\top|ALU|Add0~38_combout ),
	.datac(\top|ALU|Add0~33_combout ),
	.datad(\top|ALU|Add0~39_combout ),
	.cin(gnd),
	.combout(\top|ALU|Add0~40_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~40 .lut_mask = 16'hE2CC;
defparam \top|ALU|Add0~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y44_N2
cycloneive_lcell_comb \top|ALU|Add0~41 (
// Equation(s):
// \top|ALU|Add0~41_combout  = (\top|ALU|Add0~27_combout  & ((\top|ALU|Add0~40_combout  & ((!\top|IM|Memory~2_combout ))) # (!\top|ALU|Add0~40_combout  & (!\top|IM|Memory~4_combout )))) # (!\top|ALU|Add0~27_combout  & (((\top|ALU|Add0~40_combout ))))

	.dataa(\top|ALU|Add0~27_combout ),
	.datab(\top|IM|Memory~4_combout ),
	.datac(\top|IM|Memory~2_combout ),
	.datad(\top|ALU|Add0~40_combout ),
	.cin(gnd),
	.combout(\top|ALU|Add0~41_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~41 .lut_mask = 16'h5F22;
defparam \top|ALU|Add0~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y44_N8
cycloneive_lcell_comb \top|ALU|Add0~42 (
// Equation(s):
// \top|ALU|Add0~42_combout  = (\top|Controller|ALUSrc~combout  & ((\top|ALU_Controller|Mux5~0_combout  & (\top|ALU|Add0~26_combout )) # (!\top|ALU_Controller|Mux5~0_combout  & ((\top|ALU|Add0~41_combout ))))) # (!\top|Controller|ALUSrc~combout  & 
// (((\top|ALU|Add0~41_combout ))))

	.dataa(\top|Controller|ALUSrc~combout ),
	.datab(\top|ALU_Controller|Mux5~0_combout ),
	.datac(\top|ALU|Add0~26_combout ),
	.datad(\top|ALU|Add0~41_combout ),
	.cin(gnd),
	.combout(\top|ALU|Add0~42_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~42 .lut_mask = 16'hF780;
defparam \top|ALU|Add0~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y44_N12
cycloneive_lcell_comb \top|ALU_Controller|Mux5~1 (
// Equation(s):
// \top|ALU_Controller|Mux5~1_combout  = \top|Controller|ALUOp [1] $ (\top|Controller|ALUOp [0])

	.dataa(gnd),
	.datab(\top|Controller|ALUOp [1]),
	.datac(\top|Controller|ALUOp [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\top|ALU_Controller|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU_Controller|Mux5~1 .lut_mask = 16'h3C3C;
defparam \top|ALU_Controller|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y44_N26
cycloneive_lcell_comb \top|ALU_Controller|Mux5~2 (
// Equation(s):
// \top|ALU_Controller|Mux5~2_combout  = (!\top|IM|Memory~8_combout  & \top|Controller|ALUOp [1])

	.dataa(gnd),
	.datab(\top|IM|Memory~8_combout ),
	.datac(gnd),
	.datad(\top|Controller|ALUOp [1]),
	.cin(gnd),
	.combout(\top|ALU_Controller|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU_Controller|Mux5~2 .lut_mask = 16'h3300;
defparam \top|ALU_Controller|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y44_N14
cycloneive_lcell_comb \top|ALU|Add0~44 (
// Equation(s):
// \top|ALU|Add0~44_cout  = CARRY((\top|ALU_Controller|Mux5~1_combout  & !\top|ALU_Controller|Mux5~2_combout ))

	.dataa(\top|ALU_Controller|Mux5~1_combout ),
	.datab(\top|ALU_Controller|Mux5~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\top|ALU|Add0~44_cout ));
// synopsys translate_off
defparam \top|ALU|Add0~44 .lut_mask = 16'h0022;
defparam \top|ALU|Add0~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y44_N16
cycloneive_lcell_comb \top|ALU|Add0~45 (
// Equation(s):
// \top|ALU|Add0~45_combout  = (\top|Regs|Mux31~0_combout  & ((\top|ALU|Add0~42_combout  & (\top|ALU|Add0~44_cout  & VCC)) # (!\top|ALU|Add0~42_combout  & (!\top|ALU|Add0~44_cout )))) # (!\top|Regs|Mux31~0_combout  & ((\top|ALU|Add0~42_combout  & 
// (!\top|ALU|Add0~44_cout )) # (!\top|ALU|Add0~42_combout  & ((\top|ALU|Add0~44_cout ) # (GND)))))
// \top|ALU|Add0~46  = CARRY((\top|Regs|Mux31~0_combout  & (!\top|ALU|Add0~42_combout  & !\top|ALU|Add0~44_cout )) # (!\top|Regs|Mux31~0_combout  & ((!\top|ALU|Add0~44_cout ) # (!\top|ALU|Add0~42_combout ))))

	.dataa(\top|Regs|Mux31~0_combout ),
	.datab(\top|ALU|Add0~42_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\top|ALU|Add0~44_cout ),
	.combout(\top|ALU|Add0~45_combout ),
	.cout(\top|ALU|Add0~46 ));
// synopsys translate_off
defparam \top|ALU|Add0~45 .lut_mask = 16'h9617;
defparam \top|ALU|Add0~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X106_Y45_N14
cycloneive_lcell_comb \top|Regs|Decoder0~0 (
// Equation(s):
// \top|Regs|Decoder0~0_combout  = (\top|Instruct_Count [0] & (\top|Instruct_Count [3] $ (!\top|Instruct_Count [1])))

	.dataa(\top|Instruct_Count [0]),
	.datab(\top|Instruct_Count [3]),
	.datac(gnd),
	.datad(\top|Instruct_Count [1]),
	.cin(gnd),
	.combout(\top|Regs|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \top|Regs|Decoder0~0 .lut_mask = 16'h8822;
defparam \top|Regs|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y45_N12
cycloneive_lcell_comb \top|Regs|Decoder0~1 (
// Equation(s):
// \top|Regs|Decoder0~1_combout  = (\top|Controller|RegWrite~combout  & (!\top|Regs|Decoder0~0_combout  & (\top|Instruct_Count [3] $ (\top|Instruct_Count [2]))))

	.dataa(\top|Controller|RegWrite~combout ),
	.datab(\top|Regs|Decoder0~0_combout ),
	.datac(\top|Instruct_Count [3]),
	.datad(\top|Instruct_Count [2]),
	.cin(gnd),
	.combout(\top|Regs|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \top|Regs|Decoder0~1 .lut_mask = 16'h0220;
defparam \top|Regs|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y46_N12
cycloneive_lcell_comb \top|Regs|Registradores~36 (
// Equation(s):
// \top|Regs|Registradores~36_combout  = (\top|ALU|Add0~45_combout  & (!\top|Instruct_Count [4] & \top|Regs|Decoder0~1_combout ))

	.dataa(\top|ALU|Add0~45_combout ),
	.datab(\top|Instruct_Count [4]),
	.datac(gnd),
	.datad(\top|Regs|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\top|Regs|Registradores~36_combout ),
	.cout());
// synopsys translate_off
defparam \top|Regs|Registradores~36 .lut_mask = 16'h2200;
defparam \top|Regs|Registradores~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y44_N30
cycloneive_lcell_comb \top|Regs|Registradores[1][1]~37 (
// Equation(s):
// \top|Regs|Registradores[1][1]~37_combout  = (\top|Reset_Now~q ) # ((!\top|Instruct_Count [4] & \top|Regs|Decoder0~1_combout ))

	.dataa(\top|Instruct_Count [4]),
	.datab(gnd),
	.datac(\top|Regs|Decoder0~1_combout ),
	.datad(\top|Reset_Now~q ),
	.cin(gnd),
	.combout(\top|Regs|Registradores[1][1]~37_combout ),
	.cout());
// synopsys translate_off
defparam \top|Regs|Registradores[1][1]~37 .lut_mask = 16'hFF50;
defparam \top|Regs|Registradores[1][1]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y46_N13
dffeas \top|Regs|Registradores[1][0] (
	.clk(\KEY[2]~input_o ),
	.d(\top|Regs|Registradores~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\top|Regs|Registradores[1][1]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Regs|Registradores[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Regs|Registradores[1][0] .is_wysiwyg = "true";
defparam \top|Regs|Registradores[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y42_N18
cycloneive_lcell_comb \top|Regs|Register_Out[0]~feeder (
// Equation(s):
// \top|Regs|Register_Out[0]~feeder_combout  = \top|Regs|Registradores[1][0]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\top|Regs|Registradores[1][0]~q ),
	.cin(gnd),
	.combout(\top|Regs|Register_Out[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \top|Regs|Register_Out[0]~feeder .lut_mask = 16'hFF00;
defparam \top|Regs|Register_Out[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y42_N19
dffeas \top|Regs|Register_Out[0] (
	.clk(\KEY[2]~input_o ),
	.d(\top|Regs|Register_Out[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Regs|Register_Out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \top|Regs|Register_Out[0] .is_wysiwyg = "true";
defparam \top|Regs|Register_Out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y42_N4
cycloneive_lcell_comb \print|LEDR[0]~feeder (
// Equation(s):
// \print|LEDR[0]~feeder_combout  = \top|Regs|Register_Out [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\top|Regs|Register_Out [0]),
	.cin(gnd),
	.combout(\print|LEDR[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \print|LEDR[0]~feeder .lut_mask = 16'hFF00;
defparam \print|LEDR[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y42_N5
dffeas \print|LEDR[0] (
	.clk(\KEY[2]~input_o ),
	.d(\print|LEDR[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\print|LEDR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \print|LEDR[0] .is_wysiwyg = "true";
defparam \print|LEDR[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y44_N2
cycloneive_lcell_comb \top|ALU|Add0~56 (
// Equation(s):
// \top|ALU|Add0~56_combout  = (\top|Controller|ALUSrc~combout  & ((\top|Controller|ALUOp [1] & ((\top|Controller|ALUOp [0]) # (!\top|IM|Memory~8_combout ))) # (!\top|Controller|ALUOp [1] & ((!\top|Controller|ALUOp [0])))))

	.dataa(\top|IM|Memory~8_combout ),
	.datab(\top|Controller|ALUOp [1]),
	.datac(\top|Controller|ALUOp [0]),
	.datad(\top|Controller|ALUSrc~combout ),
	.cin(gnd),
	.combout(\top|ALU|Add0~56_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~56 .lut_mask = 16'hC700;
defparam \top|ALU|Add0~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y45_N20
cycloneive_lcell_comb \top|IM|Memory~13 (
// Equation(s):
// \top|IM|Memory~13_combout  = (!\top|Instruct_Count [3] & ((\top|Instruct_Count [1] & (!\top|Instruct_Count [0] & !\top|Instruct_Count [2])) # (!\top|Instruct_Count [1] & (\top|Instruct_Count [0] & \top|Instruct_Count [2]))))

	.dataa(\top|Instruct_Count [1]),
	.datab(\top|Instruct_Count [0]),
	.datac(\top|Instruct_Count [3]),
	.datad(\top|Instruct_Count [2]),
	.cin(gnd),
	.combout(\top|IM|Memory~13_combout ),
	.cout());
// synopsys translate_off
defparam \top|IM|Memory~13 .lut_mask = 16'h0402;
defparam \top|IM|Memory~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y45_N26
cycloneive_lcell_comb \top|ALU|Add0~55 (
// Equation(s):
// \top|ALU|Add0~55_combout  = (\top|IM|Memory~6_combout  & ((\top|IM|Memory~7_combout  & ((\top|IM|Memory~13_combout ))) # (!\top|IM|Memory~7_combout  & (\top|IM|Memory~9_combout )))) # (!\top|IM|Memory~6_combout  & (((\top|IM|Memory~13_combout ))))

	.dataa(\top|IM|Memory~9_combout ),
	.datab(\top|IM|Memory~13_combout ),
	.datac(\top|IM|Memory~6_combout ),
	.datad(\top|IM|Memory~7_combout ),
	.cin(gnd),
	.combout(\top|ALU|Add0~55_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~55 .lut_mask = 16'hCCAC;
defparam \top|ALU|Add0~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y45_N0
cycloneive_lcell_comb \top|IM|Memory~14 (
// Equation(s):
// \top|IM|Memory~14_combout  = (!\top|Instruct_Count [4] & \top|IM|Memory~13_combout )

	.dataa(\top|Instruct_Count [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(\top|IM|Memory~13_combout ),
	.cin(gnd),
	.combout(\top|IM|Memory~14_combout ),
	.cout());
// synopsys translate_off
defparam \top|IM|Memory~14 .lut_mask = 16'h5500;
defparam \top|IM|Memory~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y44_N4
cycloneive_lcell_comb \top|IM|Memory~15 (
// Equation(s):
// \top|IM|Memory~15_combout  = (!\top|Instruct_Count [4] & \top|IM|Memory~9_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\top|Instruct_Count [4]),
	.datad(\top|IM|Memory~9_combout ),
	.cin(gnd),
	.combout(\top|IM|Memory~15_combout ),
	.cout());
// synopsys translate_off
defparam \top|IM|Memory~15 .lut_mask = 16'h0F00;
defparam \top|IM|Memory~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y46_N30
cycloneive_lcell_comb \top|Regs|Registradores~60 (
// Equation(s):
// \top|Regs|Registradores~60_combout  = (\top|ALU|Add0~58_combout  & (\top|Controller|RegWrite~combout  & ((\top|Regs|Decoder0~2_combout ) # (\top|Instruct_Count [4]))))

	.dataa(\top|Regs|Decoder0~2_combout ),
	.datab(\top|Instruct_Count [4]),
	.datac(\top|ALU|Add0~58_combout ),
	.datad(\top|Controller|RegWrite~combout ),
	.cin(gnd),
	.combout(\top|Regs|Registradores~60_combout ),
	.cout());
// synopsys translate_off
defparam \top|Regs|Registradores~60 .lut_mask = 16'hE000;
defparam \top|Regs|Registradores~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y46_N31
dffeas \top|Regs|Registradores[0][1] (
	.clk(\KEY[2]~input_o ),
	.d(\top|Regs|Registradores~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\top|Regs|Registradores[0][1]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Regs|Registradores[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Regs|Registradores[0][1] .is_wysiwyg = "true";
defparam \top|Regs|Registradores[0][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y45_N14
cycloneive_lcell_comb \top|Regs|Registradores~61 (
// Equation(s):
// \top|Regs|Registradores~61_combout  = (\top|Regs|Decoder0~3_combout  & (!\top|Instruct_Count [3] & (\top|ALU|Add0~58_combout  & !\top|Instruct_Count [4])))

	.dataa(\top|Regs|Decoder0~3_combout ),
	.datab(\top|Instruct_Count [3]),
	.datac(\top|ALU|Add0~58_combout ),
	.datad(\top|Instruct_Count [4]),
	.cin(gnd),
	.combout(\top|Regs|Registradores~61_combout ),
	.cout());
// synopsys translate_off
defparam \top|Regs|Registradores~61 .lut_mask = 16'h0020;
defparam \top|Regs|Registradores~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y45_N15
dffeas \top|Regs|Registradores[2][1] (
	.clk(\KEY[2]~input_o ),
	.d(\top|Regs|Registradores~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\top|Regs|Registradores[2][9]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Regs|Registradores[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Regs|Registradores[2][1] .is_wysiwyg = "true";
defparam \top|Regs|Registradores[2][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y45_N28
cycloneive_lcell_comb \top|Regs|Registradores~95 (
// Equation(s):
// \top|Regs|Registradores~95_combout  = (\top|Instruct_Count [0] & (\top|IM|Memory~3_combout  & (\top|ALU|Add0~58_combout  & \top|Controller|RegWrite~combout )))

	.dataa(\top|Instruct_Count [0]),
	.datab(\top|IM|Memory~3_combout ),
	.datac(\top|ALU|Add0~58_combout ),
	.datad(\top|Controller|RegWrite~combout ),
	.cin(gnd),
	.combout(\top|Regs|Registradores~95_combout ),
	.cout());
// synopsys translate_off
defparam \top|Regs|Registradores~95 .lut_mask = 16'h8000;
defparam \top|Regs|Registradores~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y45_N29
dffeas \top|Regs|Registradores[4][1] (
	.clk(\KEY[2]~input_o ),
	.d(\top|Regs|Registradores~95_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\top|Regs|Registradores[4][4]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Regs|Registradores[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Regs|Registradores[4][1] .is_wysiwyg = "true";
defparam \top|Regs|Registradores[4][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y45_N26
cycloneive_lcell_comb \top|ALU|Add0~47 (
// Equation(s):
// \top|ALU|Add0~47_combout  = ((\top|IM|Memory~4_combout ) # ((!\top|Instruct_Count [4] & \top|IM|Memory~9_combout ))) # (!\top|Regs|Registradores[4][1]~q )

	.dataa(\top|Instruct_Count [4]),
	.datab(\top|Regs|Registradores[4][1]~q ),
	.datac(\top|IM|Memory~9_combout ),
	.datad(\top|IM|Memory~4_combout ),
	.cin(gnd),
	.combout(\top|ALU|Add0~47_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~47 .lut_mask = 16'hFF73;
defparam \top|ALU|Add0~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y45_N16
cycloneive_lcell_comb \top|ALU|Add0~48 (
// Equation(s):
// \top|ALU|Add0~48_combout  = (\top|ALU|Add0~30_combout  & ((\top|ALU|Add0~31_combout  & ((\top|ALU|Add0~47_combout ))) # (!\top|ALU|Add0~31_combout  & (!\top|Regs|Registradores[2][1]~q )))) # (!\top|ALU|Add0~30_combout  & (((!\top|ALU|Add0~31_combout ))))

	.dataa(\top|Regs|Registradores[2][1]~q ),
	.datab(\top|ALU|Add0~30_combout ),
	.datac(\top|ALU|Add0~47_combout ),
	.datad(\top|ALU|Add0~31_combout ),
	.cin(gnd),
	.combout(\top|ALU|Add0~48_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~48 .lut_mask = 16'hC077;
defparam \top|ALU|Add0~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y45_N18
cycloneive_lcell_comb \top|ALU|Add0~49 (
// Equation(s):
// \top|ALU|Add0~49_combout  = (\top|ALU|Add0~28_combout  & (((\top|ALU|Add0~48_combout )))) # (!\top|ALU|Add0~28_combout  & ((\top|ALU|Add0~48_combout  & ((!\top|Regs|Registradores[0][1]~q ))) # (!\top|ALU|Add0~48_combout  & 
// (!\top|Regs|Registradores[1][1]~q ))))

	.dataa(\top|ALU|Add0~28_combout ),
	.datab(\top|Regs|Registradores[1][1]~q ),
	.datac(\top|Regs|Registradores[0][1]~q ),
	.datad(\top|ALU|Add0~48_combout ),
	.cin(gnd),
	.combout(\top|ALU|Add0~49_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~49 .lut_mask = 16'hAF11;
defparam \top|ALU|Add0~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y45_N8
cycloneive_lcell_comb \top|ALU|Add0~50 (
// Equation(s):
// \top|ALU|Add0~50_combout  = (\top|Regs|Registradores[2][1]~q  & ((\top|Instruct_Count [0]) # (!\top|IM|Memory~3_combout )))

	.dataa(gnd),
	.datab(\top|Regs|Registradores[2][1]~q ),
	.datac(\top|Instruct_Count [0]),
	.datad(\top|IM|Memory~3_combout ),
	.cin(gnd),
	.combout(\top|ALU|Add0~50_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~50 .lut_mask = 16'hC0CC;
defparam \top|ALU|Add0~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y45_N6
cycloneive_lcell_comb \top|ALU|Add0~51 (
// Equation(s):
// \top|ALU|Add0~51_combout  = (\top|ALU|Add0~35_combout  & ((\top|ALU|Add0~31_combout  & (\top|Regs|Registradores[4][1]~q )) # (!\top|ALU|Add0~31_combout  & ((\top|ALU|Add0~50_combout ))))) # (!\top|ALU|Add0~35_combout  & (((!\top|ALU|Add0~31_combout ))))

	.dataa(\top|Regs|Registradores[4][1]~q ),
	.datab(\top|ALU|Add0~35_combout ),
	.datac(\top|ALU|Add0~50_combout ),
	.datad(\top|ALU|Add0~31_combout ),
	.cin(gnd),
	.combout(\top|ALU|Add0~51_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~51 .lut_mask = 16'h88F3;
defparam \top|ALU|Add0~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y45_N24
cycloneive_lcell_comb \top|ALU|Add0~52 (
// Equation(s):
// \top|ALU|Add0~52_combout  = (\top|ALU|Add0~28_combout  & (((\top|ALU|Add0~51_combout )))) # (!\top|ALU|Add0~28_combout  & ((\top|ALU|Add0~51_combout  & ((\top|Regs|Registradores[0][1]~q ))) # (!\top|ALU|Add0~51_combout  & (\top|Regs|Registradores[1][1]~q 
// ))))

	.dataa(\top|ALU|Add0~28_combout ),
	.datab(\top|Regs|Registradores[1][1]~q ),
	.datac(\top|Regs|Registradores[0][1]~q ),
	.datad(\top|ALU|Add0~51_combout ),
	.cin(gnd),
	.combout(\top|ALU|Add0~52_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~52 .lut_mask = 16'hFA44;
defparam \top|ALU|Add0~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y45_N30
cycloneive_lcell_comb \top|ALU|Add0~202 (
// Equation(s):
// \top|ALU|Add0~202_combout  = (\top|ALU|Add0~52_combout  & ((\top|Instruct_Count [4]) # ((!\top|IM|Memory~11_combout ) # (!\top|Instruct_Count [1]))))

	.dataa(\top|Instruct_Count [4]),
	.datab(\top|Instruct_Count [1]),
	.datac(\top|IM|Memory~11_combout ),
	.datad(\top|ALU|Add0~52_combout ),
	.cin(gnd),
	.combout(\top|ALU|Add0~202_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~202 .lut_mask = 16'hBF00;
defparam \top|ALU|Add0~202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y44_N10
cycloneive_lcell_comb \top|ALU|Add0~53 (
// Equation(s):
// \top|ALU|Add0~53_combout  = (\top|ALU|Add0~38_combout  & ((\top|ALU|Add0~49_combout ) # ((!\top|ALU|Add0~39_combout )))) # (!\top|ALU|Add0~38_combout  & (((\top|ALU|Add0~39_combout  & \top|ALU|Add0~202_combout ))))

	.dataa(\top|ALU|Add0~49_combout ),
	.datab(\top|ALU|Add0~38_combout ),
	.datac(\top|ALU|Add0~39_combout ),
	.datad(\top|ALU|Add0~202_combout ),
	.cin(gnd),
	.combout(\top|ALU|Add0~53_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~53 .lut_mask = 16'hBC8C;
defparam \top|ALU|Add0~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y44_N0
cycloneive_lcell_comb \top|ALU|Add0~54 (
// Equation(s):
// \top|ALU|Add0~54_combout  = (\top|ALU|Add0~27_combout  & ((\top|ALU|Add0~53_combout  & (!\top|IM|Memory~14_combout )) # (!\top|ALU|Add0~53_combout  & ((!\top|IM|Memory~15_combout ))))) # (!\top|ALU|Add0~27_combout  & (((\top|ALU|Add0~53_combout ))))

	.dataa(\top|IM|Memory~14_combout ),
	.datab(\top|IM|Memory~15_combout ),
	.datac(\top|ALU|Add0~27_combout ),
	.datad(\top|ALU|Add0~53_combout ),
	.cin(gnd),
	.combout(\top|ALU|Add0~54_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~54 .lut_mask = 16'h5F30;
defparam \top|ALU|Add0~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y44_N16
cycloneive_lcell_comb \top|ALU|Add0~57 (
// Equation(s):
// \top|ALU|Add0~57_combout  = (\top|ALU|Add0~56_combout  & (!\top|Instruct_Count [4] & (\top|ALU|Add0~55_combout ))) # (!\top|ALU|Add0~56_combout  & (((\top|ALU|Add0~54_combout ))))

	.dataa(\top|Instruct_Count [4]),
	.datab(\top|ALU|Add0~56_combout ),
	.datac(\top|ALU|Add0~55_combout ),
	.datad(\top|ALU|Add0~54_combout ),
	.cin(gnd),
	.combout(\top|ALU|Add0~57_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~57 .lut_mask = 16'h7340;
defparam \top|ALU|Add0~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y46_N0
cycloneive_lcell_comb \top|Regs|Mux30~0 (
// Equation(s):
// \top|Regs|Mux30~0_combout  = (\top|IM|Memory~0_combout  & ((\top|Instruct_Count [4] & (\top|Regs|Registradores[0][1]~q )) # (!\top|Instruct_Count [4] & ((\top|Regs|Registradores[1][1]~q ))))) # (!\top|IM|Memory~0_combout  & 
// (\top|Regs|Registradores[0][1]~q ))

	.dataa(\top|Regs|Registradores[0][1]~q ),
	.datab(\top|Regs|Registradores[1][1]~q ),
	.datac(\top|IM|Memory~0_combout ),
	.datad(\top|Instruct_Count [4]),
	.cin(gnd),
	.combout(\top|Regs|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \top|Regs|Mux30~0 .lut_mask = 16'hAACA;
defparam \top|Regs|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y44_N18
cycloneive_lcell_comb \top|ALU|Add0~58 (
// Equation(s):
// \top|ALU|Add0~58_combout  = ((\top|ALU|Add0~57_combout  $ (\top|Regs|Mux30~0_combout  $ (!\top|ALU|Add0~46 )))) # (GND)
// \top|ALU|Add0~59  = CARRY((\top|ALU|Add0~57_combout  & ((\top|Regs|Mux30~0_combout ) # (!\top|ALU|Add0~46 ))) # (!\top|ALU|Add0~57_combout  & (\top|Regs|Mux30~0_combout  & !\top|ALU|Add0~46 )))

	.dataa(\top|ALU|Add0~57_combout ),
	.datab(\top|Regs|Mux30~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\top|ALU|Add0~46 ),
	.combout(\top|ALU|Add0~58_combout ),
	.cout(\top|ALU|Add0~59 ));
// synopsys translate_off
defparam \top|ALU|Add0~58 .lut_mask = 16'h698E;
defparam \top|ALU|Add0~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X109_Y46_N18
cycloneive_lcell_comb \top|Regs|Registradores~38 (
// Equation(s):
// \top|Regs|Registradores~38_combout  = (!\top|Instruct_Count [4] & (\top|ALU|Add0~58_combout  & \top|Regs|Decoder0~1_combout ))

	.dataa(gnd),
	.datab(\top|Instruct_Count [4]),
	.datac(\top|ALU|Add0~58_combout ),
	.datad(\top|Regs|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\top|Regs|Registradores~38_combout ),
	.cout());
// synopsys translate_off
defparam \top|Regs|Registradores~38 .lut_mask = 16'h3000;
defparam \top|Regs|Registradores~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y46_N19
dffeas \top|Regs|Registradores[1][1] (
	.clk(\KEY[2]~input_o ),
	.d(\top|Regs|Registradores~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\top|Regs|Registradores[1][1]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Regs|Registradores[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Regs|Registradores[1][1] .is_wysiwyg = "true";
defparam \top|Regs|Registradores[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y44_N10
cycloneive_lcell_comb \top|Regs|Register_Out[1]~feeder (
// Equation(s):
// \top|Regs|Register_Out[1]~feeder_combout  = \top|Regs|Registradores[1][1]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\top|Regs|Registradores[1][1]~q ),
	.cin(gnd),
	.combout(\top|Regs|Register_Out[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \top|Regs|Register_Out[1]~feeder .lut_mask = 16'hFF00;
defparam \top|Regs|Register_Out[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y44_N11
dffeas \top|Regs|Register_Out[1] (
	.clk(\KEY[2]~input_o ),
	.d(\top|Regs|Register_Out[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Regs|Register_Out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \top|Regs|Register_Out[1] .is_wysiwyg = "true";
defparam \top|Regs|Register_Out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y44_N0
cycloneive_lcell_comb \print|LEDR[1]~feeder (
// Equation(s):
// \print|LEDR[1]~feeder_combout  = \top|Regs|Register_Out [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\top|Regs|Register_Out [1]),
	.cin(gnd),
	.combout(\print|LEDR[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \print|LEDR[1]~feeder .lut_mask = 16'hFF00;
defparam \print|LEDR[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y44_N1
dffeas \print|LEDR[1] (
	.clk(\KEY[2]~input_o ),
	.d(\print|LEDR[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\print|LEDR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \print|LEDR[1] .is_wysiwyg = "true";
defparam \print|LEDR[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y44_N16
cycloneive_lcell_comb \top|Regs|Registradores~62 (
// Equation(s):
// \top|Regs|Registradores~62_combout  = (\top|Controller|RegWrite~combout  & (\top|ALU|Add0~70_combout  & ((\top|Instruct_Count [4]) # (\top|Regs|Decoder0~2_combout ))))

	.dataa(\top|Instruct_Count [4]),
	.datab(\top|Regs|Decoder0~2_combout ),
	.datac(\top|Controller|RegWrite~combout ),
	.datad(\top|ALU|Add0~70_combout ),
	.cin(gnd),
	.combout(\top|Regs|Registradores~62_combout ),
	.cout());
// synopsys translate_off
defparam \top|Regs|Registradores~62 .lut_mask = 16'hE000;
defparam \top|Regs|Registradores~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y44_N17
dffeas \top|Regs|Registradores[0][2] (
	.clk(\KEY[2]~input_o ),
	.d(\top|Regs|Registradores~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\top|Regs|Registradores[0][1]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Regs|Registradores[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Regs|Registradores[0][2] .is_wysiwyg = "true";
defparam \top|Regs|Registradores[0][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y44_N12
cycloneive_lcell_comb \top|Regs|Mux29~0 (
// Equation(s):
// \top|Regs|Mux29~0_combout  = (\top|IM|Memory~0_combout  & ((\top|Instruct_Count [4] & (\top|Regs|Registradores[0][2]~q )) # (!\top|Instruct_Count [4] & ((\top|Regs|Registradores[1][2]~q ))))) # (!\top|IM|Memory~0_combout  & 
// (\top|Regs|Registradores[0][2]~q ))

	.dataa(\top|Regs|Registradores[0][2]~q ),
	.datab(\top|Regs|Registradores[1][2]~q ),
	.datac(\top|IM|Memory~0_combout ),
	.datad(\top|Instruct_Count [4]),
	.cin(gnd),
	.combout(\top|Regs|Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \top|Regs|Mux29~0 .lut_mask = 16'hAACA;
defparam \top|Regs|Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y44_N10
cycloneive_lcell_comb \top|IM|Memory~17 (
// Equation(s):
// \top|IM|Memory~17_combout  = (!\top|Instruct_Count [4] & \top|IM|Memory~10_combout )

	.dataa(gnd),
	.datab(\top|Instruct_Count [4]),
	.datac(gnd),
	.datad(\top|IM|Memory~10_combout ),
	.cin(gnd),
	.combout(\top|IM|Memory~17_combout ),
	.cout());
// synopsys translate_off
defparam \top|IM|Memory~17 .lut_mask = 16'h3300;
defparam \top|IM|Memory~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y45_N22
cycloneive_lcell_comb \top|IM|Memory~16 (
// Equation(s):
// \top|IM|Memory~16_combout  = (\top|Instruct_Count [0] & \top|IM|Memory~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\top|Instruct_Count [0]),
	.datad(\top|IM|Memory~3_combout ),
	.cin(gnd),
	.combout(\top|IM|Memory~16_combout ),
	.cout());
// synopsys translate_off
defparam \top|IM|Memory~16 .lut_mask = 16'hF000;
defparam \top|IM|Memory~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y44_N10
cycloneive_lcell_comb \top|ALU|Add0~60 (
// Equation(s):
// \top|ALU|Add0~60_combout  = (\top|IM|Memory~7_combout  & (((\top|IM|Memory~16_combout )))) # (!\top|IM|Memory~7_combout  & ((\top|IM|Memory~6_combout  & (\top|IM|Memory~17_combout )) # (!\top|IM|Memory~6_combout  & ((\top|IM|Memory~16_combout )))))

	.dataa(\top|IM|Memory~17_combout ),
	.datab(\top|IM|Memory~16_combout ),
	.datac(\top|IM|Memory~7_combout ),
	.datad(\top|IM|Memory~6_combout ),
	.cin(gnd),
	.combout(\top|ALU|Add0~60_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~60 .lut_mask = 16'hCACC;
defparam \top|ALU|Add0~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y45_N12
cycloneive_lcell_comb \top|Regs|Registradores~63 (
// Equation(s):
// \top|Regs|Registradores~63_combout  = (\top|Regs|Decoder0~3_combout  & (!\top|Instruct_Count [3] & (\top|ALU|Add0~70_combout  & !\top|Instruct_Count [4])))

	.dataa(\top|Regs|Decoder0~3_combout ),
	.datab(\top|Instruct_Count [3]),
	.datac(\top|ALU|Add0~70_combout ),
	.datad(\top|Instruct_Count [4]),
	.cin(gnd),
	.combout(\top|Regs|Registradores~63_combout ),
	.cout());
// synopsys translate_off
defparam \top|Regs|Registradores~63 .lut_mask = 16'h0020;
defparam \top|Regs|Registradores~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y45_N13
dffeas \top|Regs|Registradores[2][2] (
	.clk(\KEY[2]~input_o ),
	.d(\top|Regs|Registradores~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\top|Regs|Registradores[2][9]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Regs|Registradores[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Regs|Registradores[2][2] .is_wysiwyg = "true";
defparam \top|Regs|Registradores[2][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y45_N10
cycloneive_lcell_comb \top|Regs|Registradores~96 (
// Equation(s):
// \top|Regs|Registradores~96_combout  = (\top|Instruct_Count [0] & (\top|IM|Memory~3_combout  & (\top|ALU|Add0~70_combout  & \top|Controller|RegWrite~combout )))

	.dataa(\top|Instruct_Count [0]),
	.datab(\top|IM|Memory~3_combout ),
	.datac(\top|ALU|Add0~70_combout ),
	.datad(\top|Controller|RegWrite~combout ),
	.cin(gnd),
	.combout(\top|Regs|Registradores~96_combout ),
	.cout());
// synopsys translate_off
defparam \top|Regs|Registradores~96 .lut_mask = 16'h8000;
defparam \top|Regs|Registradores~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y45_N11
dffeas \top|Regs|Registradores[4][2] (
	.clk(\KEY[2]~input_o ),
	.d(\top|Regs|Registradores~96_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\top|Regs|Registradores[4][4]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Regs|Registradores[4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Regs|Registradores[4][2] .is_wysiwyg = "true";
defparam \top|Regs|Registradores[4][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y45_N20
cycloneive_lcell_comb \top|ALU|Add0~61 (
// Equation(s):
// \top|ALU|Add0~61_combout  = ((\top|IM|Memory~4_combout ) # ((\top|IM|Memory~9_combout  & !\top|Instruct_Count [4]))) # (!\top|Regs|Registradores[4][2]~q )

	.dataa(\top|Regs|Registradores[4][2]~q ),
	.datab(\top|IM|Memory~9_combout ),
	.datac(\top|IM|Memory~4_combout ),
	.datad(\top|Instruct_Count [4]),
	.cin(gnd),
	.combout(\top|ALU|Add0~61_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~61 .lut_mask = 16'hF5FD;
defparam \top|ALU|Add0~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y45_N2
cycloneive_lcell_comb \top|ALU|Add0~62 (
// Equation(s):
// \top|ALU|Add0~62_combout  = (\top|ALU|Add0~31_combout  & (((\top|ALU|Add0~61_combout  & \top|ALU|Add0~30_combout )))) # (!\top|ALU|Add0~31_combout  & (((!\top|ALU|Add0~30_combout )) # (!\top|Regs|Registradores[2][2]~q )))

	.dataa(\top|ALU|Add0~31_combout ),
	.datab(\top|Regs|Registradores[2][2]~q ),
	.datac(\top|ALU|Add0~61_combout ),
	.datad(\top|ALU|Add0~30_combout ),
	.cin(gnd),
	.combout(\top|ALU|Add0~62_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~62 .lut_mask = 16'hB155;
defparam \top|ALU|Add0~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y45_N4
cycloneive_lcell_comb \top|ALU|Add0~63 (
// Equation(s):
// \top|ALU|Add0~63_combout  = (\top|ALU|Add0~28_combout  & (((\top|ALU|Add0~62_combout )))) # (!\top|ALU|Add0~28_combout  & ((\top|ALU|Add0~62_combout  & (!\top|Regs|Registradores[0][2]~q )) # (!\top|ALU|Add0~62_combout  & ((!\top|Regs|Registradores[1][2]~q 
// )))))

	.dataa(\top|ALU|Add0~28_combout ),
	.datab(\top|Regs|Registradores[0][2]~q ),
	.datac(\top|Regs|Registradores[1][2]~q ),
	.datad(\top|ALU|Add0~62_combout ),
	.cin(gnd),
	.combout(\top|ALU|Add0~63_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~63 .lut_mask = 16'hBB05;
defparam \top|ALU|Add0~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y44_N14
cycloneive_lcell_comb \top|ALU|Add0~64 (
// Equation(s):
// \top|ALU|Add0~64_combout  = (\top|Regs|Registradores[2][2]~q  & ((\top|Instruct_Count [0]) # (!\top|IM|Memory~3_combout )))

	.dataa(gnd),
	.datab(\top|Regs|Registradores[2][2]~q ),
	.datac(\top|IM|Memory~3_combout ),
	.datad(\top|Instruct_Count [0]),
	.cin(gnd),
	.combout(\top|ALU|Add0~64_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~64 .lut_mask = 16'hCC0C;
defparam \top|ALU|Add0~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y44_N16
cycloneive_lcell_comb \top|ALU|Add0~65 (
// Equation(s):
// \top|ALU|Add0~65_combout  = (\top|ALU|Add0~31_combout  & (\top|Regs|Registradores[4][2]~q  & ((\top|ALU|Add0~35_combout )))) # (!\top|ALU|Add0~31_combout  & (((\top|ALU|Add0~64_combout ) # (!\top|ALU|Add0~35_combout ))))

	.dataa(\top|Regs|Registradores[4][2]~q ),
	.datab(\top|ALU|Add0~64_combout ),
	.datac(\top|ALU|Add0~31_combout ),
	.datad(\top|ALU|Add0~35_combout ),
	.cin(gnd),
	.combout(\top|ALU|Add0~65_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~65 .lut_mask = 16'hAC0F;
defparam \top|ALU|Add0~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y44_N18
cycloneive_lcell_comb \top|ALU|Add0~66 (
// Equation(s):
// \top|ALU|Add0~66_combout  = (\top|ALU|Add0~28_combout  & (((\top|ALU|Add0~65_combout )))) # (!\top|ALU|Add0~28_combout  & ((\top|ALU|Add0~65_combout  & (\top|Regs|Registradores[0][2]~q )) # (!\top|ALU|Add0~65_combout  & ((\top|Regs|Registradores[1][2]~q 
// )))))

	.dataa(\top|Regs|Registradores[0][2]~q ),
	.datab(\top|Regs|Registradores[1][2]~q ),
	.datac(\top|ALU|Add0~28_combout ),
	.datad(\top|ALU|Add0~65_combout ),
	.cin(gnd),
	.combout(\top|ALU|Add0~66_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~66 .lut_mask = 16'hFA0C;
defparam \top|ALU|Add0~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y44_N2
cycloneive_lcell_comb \top|ALU|Add0~203 (
// Equation(s):
// \top|ALU|Add0~203_combout  = (\top|ALU|Add0~66_combout  & (((\top|Instruct_Count [4]) # (!\top|Instruct_Count [1])) # (!\top|IM|Memory~11_combout )))

	.dataa(\top|IM|Memory~11_combout ),
	.datab(\top|Instruct_Count [1]),
	.datac(\top|Instruct_Count [4]),
	.datad(\top|ALU|Add0~66_combout ),
	.cin(gnd),
	.combout(\top|ALU|Add0~203_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~203 .lut_mask = 16'hF700;
defparam \top|ALU|Add0~203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y44_N12
cycloneive_lcell_comb \top|ALU|Add0~67 (
// Equation(s):
// \top|ALU|Add0~67_combout  = (\top|ALU|Add0~38_combout  & ((\top|ALU|Add0~63_combout ) # ((!\top|ALU|Add0~39_combout )))) # (!\top|ALU|Add0~38_combout  & (((\top|ALU|Add0~203_combout  & \top|ALU|Add0~39_combout ))))

	.dataa(\top|ALU|Add0~63_combout ),
	.datab(\top|ALU|Add0~38_combout ),
	.datac(\top|ALU|Add0~203_combout ),
	.datad(\top|ALU|Add0~39_combout ),
	.cin(gnd),
	.combout(\top|ALU|Add0~67_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~67 .lut_mask = 16'hB8CC;
defparam \top|ALU|Add0~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y44_N6
cycloneive_lcell_comb \top|ALU|Add0~68 (
// Equation(s):
// \top|ALU|Add0~68_combout  = (\top|ALU|Add0~27_combout  & ((\top|ALU|Add0~67_combout  & (!\top|IM|Memory~16_combout )) # (!\top|ALU|Add0~67_combout  & ((!\top|IM|Memory~17_combout ))))) # (!\top|ALU|Add0~27_combout  & (((\top|ALU|Add0~67_combout ))))

	.dataa(\top|ALU|Add0~27_combout ),
	.datab(\top|IM|Memory~16_combout ),
	.datac(\top|IM|Memory~17_combout ),
	.datad(\top|ALU|Add0~67_combout ),
	.cin(gnd),
	.combout(\top|ALU|Add0~68_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~68 .lut_mask = 16'h770A;
defparam \top|ALU|Add0~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y44_N4
cycloneive_lcell_comb \top|ALU|Add0~69 (
// Equation(s):
// \top|ALU|Add0~69_combout  = (\top|ALU|Add0~56_combout  & (\top|ALU|Add0~60_combout )) # (!\top|ALU|Add0~56_combout  & ((\top|ALU|Add0~68_combout )))

	.dataa(\top|ALU|Add0~56_combout ),
	.datab(gnd),
	.datac(\top|ALU|Add0~60_combout ),
	.datad(\top|ALU|Add0~68_combout ),
	.cin(gnd),
	.combout(\top|ALU|Add0~69_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~69 .lut_mask = 16'hF5A0;
defparam \top|ALU|Add0~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y44_N20
cycloneive_lcell_comb \top|ALU|Add0~70 (
// Equation(s):
// \top|ALU|Add0~70_combout  = (\top|Regs|Mux29~0_combout  & ((\top|ALU|Add0~69_combout  & (\top|ALU|Add0~59  & VCC)) # (!\top|ALU|Add0~69_combout  & (!\top|ALU|Add0~59 )))) # (!\top|Regs|Mux29~0_combout  & ((\top|ALU|Add0~69_combout  & (!\top|ALU|Add0~59 )) 
// # (!\top|ALU|Add0~69_combout  & ((\top|ALU|Add0~59 ) # (GND)))))
// \top|ALU|Add0~71  = CARRY((\top|Regs|Mux29~0_combout  & (!\top|ALU|Add0~69_combout  & !\top|ALU|Add0~59 )) # (!\top|Regs|Mux29~0_combout  & ((!\top|ALU|Add0~59 ) # (!\top|ALU|Add0~69_combout ))))

	.dataa(\top|Regs|Mux29~0_combout ),
	.datab(\top|ALU|Add0~69_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\top|ALU|Add0~59 ),
	.combout(\top|ALU|Add0~70_combout ),
	.cout(\top|ALU|Add0~71 ));
// synopsys translate_off
defparam \top|ALU|Add0~70 .lut_mask = 16'h9617;
defparam \top|ALU|Add0~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X106_Y44_N0
cycloneive_lcell_comb \top|Regs|Registradores~39 (
// Equation(s):
// \top|Regs|Registradores~39_combout  = (\top|Regs|Decoder0~1_combout  & (!\top|Instruct_Count [4] & \top|ALU|Add0~70_combout ))

	.dataa(\top|Regs|Decoder0~1_combout ),
	.datab(gnd),
	.datac(\top|Instruct_Count [4]),
	.datad(\top|ALU|Add0~70_combout ),
	.cin(gnd),
	.combout(\top|Regs|Registradores~39_combout ),
	.cout());
// synopsys translate_off
defparam \top|Regs|Registradores~39 .lut_mask = 16'h0A00;
defparam \top|Regs|Registradores~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y44_N1
dffeas \top|Regs|Registradores[1][2] (
	.clk(\KEY[2]~input_o ),
	.d(\top|Regs|Registradores~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\top|Regs|Registradores[1][1]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Regs|Registradores[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Regs|Registradores[1][2] .is_wysiwyg = "true";
defparam \top|Regs|Registradores[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y43_N28
cycloneive_lcell_comb \top|Regs|Register_Out[2]~feeder (
// Equation(s):
// \top|Regs|Register_Out[2]~feeder_combout  = \top|Regs|Registradores[1][2]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\top|Regs|Registradores[1][2]~q ),
	.cin(gnd),
	.combout(\top|Regs|Register_Out[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \top|Regs|Register_Out[2]~feeder .lut_mask = 16'hFF00;
defparam \top|Regs|Register_Out[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y43_N29
dffeas \top|Regs|Register_Out[2] (
	.clk(\KEY[2]~input_o ),
	.d(\top|Regs|Register_Out[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Regs|Register_Out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \top|Regs|Register_Out[2] .is_wysiwyg = "true";
defparam \top|Regs|Register_Out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y43_N12
cycloneive_lcell_comb \print|LEDR[2]~feeder (
// Equation(s):
// \print|LEDR[2]~feeder_combout  = \top|Regs|Register_Out [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\top|Regs|Register_Out [2]),
	.cin(gnd),
	.combout(\print|LEDR[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \print|LEDR[2]~feeder .lut_mask = 16'hFF00;
defparam \print|LEDR[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y43_N13
dffeas \print|LEDR[2] (
	.clk(\KEY[2]~input_o ),
	.d(\print|LEDR[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\print|LEDR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \print|LEDR[2] .is_wysiwyg = "true";
defparam \print|LEDR[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y44_N28
cycloneive_lcell_comb \top|Regs|Registradores~64 (
// Equation(s):
// \top|Regs|Registradores~64_combout  = (\top|Controller|RegWrite~combout  & (\top|ALU|Add0~79_combout  & ((\top|Instruct_Count [4]) # (\top|Regs|Decoder0~2_combout ))))

	.dataa(\top|Instruct_Count [4]),
	.datab(\top|Regs|Decoder0~2_combout ),
	.datac(\top|Controller|RegWrite~combout ),
	.datad(\top|ALU|Add0~79_combout ),
	.cin(gnd),
	.combout(\top|Regs|Registradores~64_combout ),
	.cout());
// synopsys translate_off
defparam \top|Regs|Registradores~64 .lut_mask = 16'hE000;
defparam \top|Regs|Registradores~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y44_N29
dffeas \top|Regs|Registradores[0][3] (
	.clk(\KEY[2]~input_o ),
	.d(\top|Regs|Registradores~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\top|Regs|Registradores[0][1]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Regs|Registradores[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Regs|Registradores[0][3] .is_wysiwyg = "true";
defparam \top|Regs|Registradores[0][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y42_N12
cycloneive_lcell_comb \top|Regs|Registradores~97 (
// Equation(s):
// \top|Regs|Registradores~97_combout  = (\top|IM|Memory~3_combout  & (\top|Instruct_Count [0] & (\top|Controller|RegWrite~combout  & \top|ALU|Add0~79_combout )))

	.dataa(\top|IM|Memory~3_combout ),
	.datab(\top|Instruct_Count [0]),
	.datac(\top|Controller|RegWrite~combout ),
	.datad(\top|ALU|Add0~79_combout ),
	.cin(gnd),
	.combout(\top|Regs|Registradores~97_combout ),
	.cout());
// synopsys translate_off
defparam \top|Regs|Registradores~97 .lut_mask = 16'h8000;
defparam \top|Regs|Registradores~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y42_N13
dffeas \top|Regs|Registradores[4][3] (
	.clk(\KEY[2]~input_o ),
	.d(\top|Regs|Registradores~97_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\top|Regs|Registradores[4][4]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Regs|Registradores[4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Regs|Registradores[4][3] .is_wysiwyg = "true";
defparam \top|Regs|Registradores[4][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y42_N22
cycloneive_lcell_comb \top|ALU|Add0~75 (
// Equation(s):
// \top|ALU|Add0~75_combout  = ((\top|IM|Memory~4_combout ) # ((\top|IM|Memory~9_combout  & !\top|Instruct_Count [4]))) # (!\top|Regs|Registradores[4][3]~q )

	.dataa(\top|IM|Memory~9_combout ),
	.datab(\top|Regs|Registradores[4][3]~q ),
	.datac(\top|IM|Memory~4_combout ),
	.datad(\top|Instruct_Count [4]),
	.cin(gnd),
	.combout(\top|ALU|Add0~75_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~75 .lut_mask = 16'hF3FB;
defparam \top|ALU|Add0~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y42_N10
cycloneive_lcell_comb \top|Regs|Registradores~65 (
// Equation(s):
// \top|Regs|Registradores~65_combout  = (!\top|Instruct_Count [4] & (!\top|Instruct_Count [3] & (\top|Regs|Decoder0~3_combout  & \top|ALU|Add0~79_combout )))

	.dataa(\top|Instruct_Count [4]),
	.datab(\top|Instruct_Count [3]),
	.datac(\top|Regs|Decoder0~3_combout ),
	.datad(\top|ALU|Add0~79_combout ),
	.cin(gnd),
	.combout(\top|Regs|Registradores~65_combout ),
	.cout());
// synopsys translate_off
defparam \top|Regs|Registradores~65 .lut_mask = 16'h1000;
defparam \top|Regs|Registradores~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y42_N11
dffeas \top|Regs|Registradores[2][3] (
	.clk(\KEY[2]~input_o ),
	.d(\top|Regs|Registradores~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\top|Regs|Registradores[2][9]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Regs|Registradores[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Regs|Registradores[2][3] .is_wysiwyg = "true";
defparam \top|Regs|Registradores[2][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y42_N24
cycloneive_lcell_comb \top|ALU|Add0~76 (
// Equation(s):
// \top|ALU|Add0~76_combout  = (\top|ALU|Add0~31_combout  & (\top|ALU|Add0~75_combout  & ((\top|ALU|Add0~30_combout )))) # (!\top|ALU|Add0~31_combout  & (((!\top|ALU|Add0~30_combout ) # (!\top|Regs|Registradores[2][3]~q ))))

	.dataa(\top|ALU|Add0~75_combout ),
	.datab(\top|Regs|Registradores[2][3]~q ),
	.datac(\top|ALU|Add0~31_combout ),
	.datad(\top|ALU|Add0~30_combout ),
	.cin(gnd),
	.combout(\top|ALU|Add0~76_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~76 .lut_mask = 16'hA30F;
defparam \top|ALU|Add0~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y42_N30
cycloneive_lcell_comb \top|ALU|Add0~77 (
// Equation(s):
// \top|ALU|Add0~77_combout  = (\top|ALU|Add0~28_combout  & (((\top|ALU|Add0~76_combout )))) # (!\top|ALU|Add0~28_combout  & ((\top|ALU|Add0~76_combout  & ((!\top|Regs|Registradores[0][3]~q ))) # (!\top|ALU|Add0~76_combout  & 
// (!\top|Regs|Registradores[1][3]~q ))))

	.dataa(\top|Regs|Registradores[1][3]~q ),
	.datab(\top|Regs|Registradores[0][3]~q ),
	.datac(\top|ALU|Add0~28_combout ),
	.datad(\top|ALU|Add0~76_combout ),
	.cin(gnd),
	.combout(\top|ALU|Add0~77_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~77 .lut_mask = 16'hF305;
defparam \top|ALU|Add0~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y42_N4
cycloneive_lcell_comb \top|ALU|Add0~72 (
// Equation(s):
// \top|ALU|Add0~72_combout  = (\top|Regs|Registradores[2][3]~q  & ((\top|Instruct_Count [0]) # (!\top|IM|Memory~3_combout )))

	.dataa(\top|Instruct_Count [0]),
	.datab(gnd),
	.datac(\top|Regs|Registradores[2][3]~q ),
	.datad(\top|IM|Memory~3_combout ),
	.cin(gnd),
	.combout(\top|ALU|Add0~72_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~72 .lut_mask = 16'hA0F0;
defparam \top|ALU|Add0~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y42_N26
cycloneive_lcell_comb \top|ALU|Add0~73 (
// Equation(s):
// \top|ALU|Add0~73_combout  = (\top|ALU|Add0~31_combout  & (\top|Regs|Registradores[4][3]~q  & ((\top|ALU|Add0~35_combout )))) # (!\top|ALU|Add0~31_combout  & (((\top|ALU|Add0~72_combout ) # (!\top|ALU|Add0~35_combout ))))

	.dataa(\top|Regs|Registradores[4][3]~q ),
	.datab(\top|ALU|Add0~31_combout ),
	.datac(\top|ALU|Add0~72_combout ),
	.datad(\top|ALU|Add0~35_combout ),
	.cin(gnd),
	.combout(\top|ALU|Add0~73_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~73 .lut_mask = 16'hB833;
defparam \top|ALU|Add0~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y42_N8
cycloneive_lcell_comb \top|ALU|Add0~74 (
// Equation(s):
// \top|ALU|Add0~74_combout  = (\top|ALU|Add0~73_combout  & (((\top|Regs|Registradores[0][3]~q ) # (\top|ALU|Add0~28_combout )))) # (!\top|ALU|Add0~73_combout  & (\top|Regs|Registradores[1][3]~q  & ((!\top|ALU|Add0~28_combout ))))

	.dataa(\top|Regs|Registradores[1][3]~q ),
	.datab(\top|Regs|Registradores[0][3]~q ),
	.datac(\top|ALU|Add0~73_combout ),
	.datad(\top|ALU|Add0~28_combout ),
	.cin(gnd),
	.combout(\top|ALU|Add0~74_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~74 .lut_mask = 16'hF0CA;
defparam \top|ALU|Add0~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y44_N26
cycloneive_lcell_comb \top|MUX_ALU|Out[4]~0 (
// Equation(s):
// \top|MUX_ALU|Out[4]~0_combout  = (!\top|Controller|ALUSrc~combout  & (((\top|Instruct_Count [4]) # (!\top|Instruct_Count [1])) # (!\top|IM|Memory~11_combout )))

	.dataa(\top|IM|Memory~11_combout ),
	.datab(\top|Instruct_Count [1]),
	.datac(\top|Instruct_Count [4]),
	.datad(\top|Controller|ALUSrc~combout ),
	.cin(gnd),
	.combout(\top|MUX_ALU|Out[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUX_ALU|Out[4]~0 .lut_mask = 16'h00F7;
defparam \top|MUX_ALU|Out[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y42_N20
cycloneive_lcell_comb \top|ALU|Add0~78 (
// Equation(s):
// \top|ALU|Add0~78_combout  = (\top|ALU_Controller|Mux5~0_combout  & (((\top|ALU|Add0~74_combout  & \top|MUX_ALU|Out[4]~0_combout )))) # (!\top|ALU_Controller|Mux5~0_combout  & ((\top|ALU|Add0~77_combout ) # ((!\top|MUX_ALU|Out[4]~0_combout ))))

	.dataa(\top|ALU|Add0~77_combout ),
	.datab(\top|ALU_Controller|Mux5~0_combout ),
	.datac(\top|ALU|Add0~74_combout ),
	.datad(\top|MUX_ALU|Out[4]~0_combout ),
	.cin(gnd),
	.combout(\top|ALU|Add0~78_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~78 .lut_mask = 16'hE233;
defparam \top|ALU|Add0~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y44_N18
cycloneive_lcell_comb \top|Regs|Mux28~0 (
// Equation(s):
// \top|Regs|Mux28~0_combout  = (\top|IM|Memory~0_combout  & ((\top|Instruct_Count [4] & ((\top|Regs|Registradores[0][3]~q ))) # (!\top|Instruct_Count [4] & (\top|Regs|Registradores[1][3]~q )))) # (!\top|IM|Memory~0_combout  & 
// (((\top|Regs|Registradores[0][3]~q ))))

	.dataa(\top|IM|Memory~0_combout ),
	.datab(\top|Regs|Registradores[1][3]~q ),
	.datac(\top|Regs|Registradores[0][3]~q ),
	.datad(\top|Instruct_Count [4]),
	.cin(gnd),
	.combout(\top|Regs|Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \top|Regs|Mux28~0 .lut_mask = 16'hF0D8;
defparam \top|Regs|Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y44_N22
cycloneive_lcell_comb \top|ALU|Add0~79 (
// Equation(s):
// \top|ALU|Add0~79_combout  = ((\top|ALU|Add0~78_combout  $ (\top|Regs|Mux28~0_combout  $ (!\top|ALU|Add0~71 )))) # (GND)
// \top|ALU|Add0~80  = CARRY((\top|ALU|Add0~78_combout  & ((\top|Regs|Mux28~0_combout ) # (!\top|ALU|Add0~71 ))) # (!\top|ALU|Add0~78_combout  & (\top|Regs|Mux28~0_combout  & !\top|ALU|Add0~71 )))

	.dataa(\top|ALU|Add0~78_combout ),
	.datab(\top|Regs|Mux28~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\top|ALU|Add0~71 ),
	.combout(\top|ALU|Add0~79_combout ),
	.cout(\top|ALU|Add0~80 ));
// synopsys translate_off
defparam \top|ALU|Add0~79 .lut_mask = 16'h698E;
defparam \top|ALU|Add0~79 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X110_Y44_N28
cycloneive_lcell_comb \top|Regs|Registradores~40 (
// Equation(s):
// \top|Regs|Registradores~40_combout  = (\top|Regs|Decoder0~1_combout  & (!\top|Instruct_Count [4] & \top|ALU|Add0~79_combout ))

	.dataa(\top|Regs|Decoder0~1_combout ),
	.datab(gnd),
	.datac(\top|Instruct_Count [4]),
	.datad(\top|ALU|Add0~79_combout ),
	.cin(gnd),
	.combout(\top|Regs|Registradores~40_combout ),
	.cout());
// synopsys translate_off
defparam \top|Regs|Registradores~40 .lut_mask = 16'h0A00;
defparam \top|Regs|Registradores~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y44_N29
dffeas \top|Regs|Registradores[1][3] (
	.clk(\KEY[2]~input_o ),
	.d(\top|Regs|Registradores~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\top|Regs|Registradores[1][1]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Regs|Registradores[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Regs|Registradores[1][3] .is_wysiwyg = "true";
defparam \top|Regs|Registradores[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y42_N12
cycloneive_lcell_comb \top|Regs|Register_Out[3]~feeder (
// Equation(s):
// \top|Regs|Register_Out[3]~feeder_combout  = \top|Regs|Registradores[1][3]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\top|Regs|Registradores[1][3]~q ),
	.cin(gnd),
	.combout(\top|Regs|Register_Out[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \top|Regs|Register_Out[3]~feeder .lut_mask = 16'hFF00;
defparam \top|Regs|Register_Out[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y42_N13
dffeas \top|Regs|Register_Out[3] (
	.clk(\KEY[2]~input_o ),
	.d(\top|Regs|Register_Out[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Regs|Register_Out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \top|Regs|Register_Out[3] .is_wysiwyg = "true";
defparam \top|Regs|Register_Out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y42_N22
cycloneive_lcell_comb \print|LEDR[3]~feeder (
// Equation(s):
// \print|LEDR[3]~feeder_combout  = \top|Regs|Register_Out [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\top|Regs|Register_Out [3]),
	.cin(gnd),
	.combout(\print|LEDR[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \print|LEDR[3]~feeder .lut_mask = 16'hFF00;
defparam \print|LEDR[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y42_N23
dffeas \print|LEDR[3] (
	.clk(\KEY[2]~input_o ),
	.d(\print|LEDR[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\print|LEDR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \print|LEDR[3] .is_wysiwyg = "true";
defparam \print|LEDR[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y44_N22
cycloneive_lcell_comb \top|MUX_ALU|Out[4]~5 (
// Equation(s):
// \top|MUX_ALU|Out[4]~5_combout  = (\top|IM|Memory~6_combout  & (!\top|IM|Memory~7_combout  & (\top|IM|Memory~12_combout  & \top|Controller|ALUSrc~combout )))

	.dataa(\top|IM|Memory~6_combout ),
	.datab(\top|IM|Memory~7_combout ),
	.datac(\top|IM|Memory~12_combout ),
	.datad(\top|Controller|ALUSrc~combout ),
	.cin(gnd),
	.combout(\top|MUX_ALU|Out[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUX_ALU|Out[4]~5 .lut_mask = 16'h2000;
defparam \top|MUX_ALU|Out[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y44_N12
cycloneive_lcell_comb \top|Regs|Registradores~67 (
// Equation(s):
// \top|Regs|Registradores~67_combout  = (!\top|Instruct_Count [3] & (!\top|Instruct_Count [4] & (\top|Regs|Decoder0~3_combout  & \top|ALU|Add0~82_combout )))

	.dataa(\top|Instruct_Count [3]),
	.datab(\top|Instruct_Count [4]),
	.datac(\top|Regs|Decoder0~3_combout ),
	.datad(\top|ALU|Add0~82_combout ),
	.cin(gnd),
	.combout(\top|Regs|Registradores~67_combout ),
	.cout());
// synopsys translate_off
defparam \top|Regs|Registradores~67 .lut_mask = 16'h1000;
defparam \top|Regs|Registradores~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y44_N13
dffeas \top|Regs|Registradores[2][4] (
	.clk(\KEY[2]~input_o ),
	.d(\top|Regs|Registradores~67_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\top|Regs|Registradores[2][9]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Regs|Registradores[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Regs|Registradores[2][4] .is_wysiwyg = "true";
defparam \top|Regs|Registradores[2][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y44_N18
cycloneive_lcell_comb \top|Regs|Registradores~66 (
// Equation(s):
// \top|Regs|Registradores~66_combout  = (\top|Controller|RegWrite~combout  & (\top|ALU|Add0~82_combout  & ((\top|Instruct_Count [4]) # (\top|Regs|Decoder0~2_combout ))))

	.dataa(\top|Instruct_Count [4]),
	.datab(\top|Regs|Decoder0~2_combout ),
	.datac(\top|Controller|RegWrite~combout ),
	.datad(\top|ALU|Add0~82_combout ),
	.cin(gnd),
	.combout(\top|Regs|Registradores~66_combout ),
	.cout());
// synopsys translate_off
defparam \top|Regs|Registradores~66 .lut_mask = 16'hE000;
defparam \top|Regs|Registradores~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y44_N19
dffeas \top|Regs|Registradores[0][4] (
	.clk(\KEY[2]~input_o ),
	.d(\top|Regs|Registradores~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\top|Regs|Registradores[0][1]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Regs|Registradores[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Regs|Registradores[0][4] .is_wysiwyg = "true";
defparam \top|Regs|Registradores[0][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y44_N30
cycloneive_lcell_comb \top|MUX_ALU|Out[4]~2 (
// Equation(s):
// \top|MUX_ALU|Out[4]~2_combout  = (\top|IM|Memory~3_combout  & ((\top|Instruct_Count [0] & ((\top|Regs|Registradores[0][4]~q ))) # (!\top|Instruct_Count [0] & (\top|Regs|Registradores[1][4]~q )))) # (!\top|IM|Memory~3_combout  & 
// (((\top|Regs|Registradores[0][4]~q ))))

	.dataa(\top|Regs|Registradores[1][4]~q ),
	.datab(\top|Regs|Registradores[0][4]~q ),
	.datac(\top|IM|Memory~3_combout ),
	.datad(\top|Instruct_Count [0]),
	.cin(gnd),
	.combout(\top|MUX_ALU|Out[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUX_ALU|Out[4]~2 .lut_mask = 16'hCCAC;
defparam \top|MUX_ALU|Out[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y44_N6
cycloneive_lcell_comb \top|MUX_ALU|Out[4]~3 (
// Equation(s):
// \top|MUX_ALU|Out[4]~3_combout  = (\top|IM|Memory~15_combout  & (\top|Regs|Registradores[2][4]~q  & ((!\top|IM|Memory~4_combout )))) # (!\top|IM|Memory~15_combout  & (((\top|MUX_ALU|Out[4]~2_combout ))))

	.dataa(\top|Regs|Registradores[2][4]~q ),
	.datab(\top|IM|Memory~15_combout ),
	.datac(\top|MUX_ALU|Out[4]~2_combout ),
	.datad(\top|IM|Memory~4_combout ),
	.cin(gnd),
	.combout(\top|MUX_ALU|Out[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUX_ALU|Out[4]~3 .lut_mask = 16'h30B8;
defparam \top|MUX_ALU|Out[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y44_N20
cycloneive_lcell_comb \top|Regs|Registradores~98 (
// Equation(s):
// \top|Regs|Registradores~98_combout  = (\top|Instruct_Count [0] & (\top|IM|Memory~3_combout  & (\top|Controller|RegWrite~combout  & \top|ALU|Add0~82_combout )))

	.dataa(\top|Instruct_Count [0]),
	.datab(\top|IM|Memory~3_combout ),
	.datac(\top|Controller|RegWrite~combout ),
	.datad(\top|ALU|Add0~82_combout ),
	.cin(gnd),
	.combout(\top|Regs|Registradores~98_combout ),
	.cout());
// synopsys translate_off
defparam \top|Regs|Registradores~98 .lut_mask = 16'h8000;
defparam \top|Regs|Registradores~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y44_N21
dffeas \top|Regs|Registradores[4][4] (
	.clk(\KEY[2]~input_o ),
	.d(\top|Regs|Registradores~98_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\top|Regs|Registradores[4][4]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Regs|Registradores[4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Regs|Registradores[4][4] .is_wysiwyg = "true";
defparam \top|Regs|Registradores[4][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y44_N20
cycloneive_lcell_comb \top|MUX_ALU|Out[4]~1 (
// Equation(s):
// \top|MUX_ALU|Out[4]~1_combout  = (\top|Instruct_Count [4] & ((\top|Instruct_Count [0]) # ((!\top|IM|Memory~3_combout )))) # (!\top|Instruct_Count [4] & (!\top|IM|Memory~9_combout  & ((\top|Instruct_Count [0]) # (!\top|IM|Memory~3_combout ))))

	.dataa(\top|Instruct_Count [4]),
	.datab(\top|Instruct_Count [0]),
	.datac(\top|IM|Memory~3_combout ),
	.datad(\top|IM|Memory~9_combout ),
	.cin(gnd),
	.combout(\top|MUX_ALU|Out[4]~1_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUX_ALU|Out[4]~1 .lut_mask = 16'h8ACF;
defparam \top|MUX_ALU|Out[4]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y44_N28
cycloneive_lcell_comb \top|MUX_ALU|Out[4]~4 (
// Equation(s):
// \top|MUX_ALU|Out[4]~4_combout  = (\top|IM|Memory~17_combout  & (((\top|Regs|Registradores[4][4]~q  & \top|MUX_ALU|Out[4]~1_combout )))) # (!\top|IM|Memory~17_combout  & (\top|MUX_ALU|Out[4]~3_combout ))

	.dataa(\top|MUX_ALU|Out[4]~3_combout ),
	.datab(\top|Regs|Registradores[4][4]~q ),
	.datac(\top|MUX_ALU|Out[4]~1_combout ),
	.datad(\top|IM|Memory~17_combout ),
	.cin(gnd),
	.combout(\top|MUX_ALU|Out[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUX_ALU|Out[4]~4 .lut_mask = 16'hC0AA;
defparam \top|MUX_ALU|Out[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y44_N24
cycloneive_lcell_comb \top|ALU|Add0~81 (
// Equation(s):
// \top|ALU|Add0~81_combout  = \top|ALU_Controller|Mux5~0_combout  $ (((\top|MUX_ALU|Out[4]~5_combout ) # ((\top|MUX_ALU|Out[4]~0_combout  & \top|MUX_ALU|Out[4]~4_combout ))))

	.dataa(\top|MUX_ALU|Out[4]~5_combout ),
	.datab(\top|MUX_ALU|Out[4]~0_combout ),
	.datac(\top|ALU_Controller|Mux5~0_combout ),
	.datad(\top|MUX_ALU|Out[4]~4_combout ),
	.cin(gnd),
	.combout(\top|ALU|Add0~81_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~81 .lut_mask = 16'h1E5A;
defparam \top|ALU|Add0~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y44_N24
cycloneive_lcell_comb \top|Regs|Mux27~0 (
// Equation(s):
// \top|Regs|Mux27~0_combout  = (\top|Instruct_Count [4] & (\top|Regs|Registradores[0][4]~q )) # (!\top|Instruct_Count [4] & ((\top|IM|Memory~0_combout  & ((\top|Regs|Registradores[1][4]~q ))) # (!\top|IM|Memory~0_combout  & (\top|Regs|Registradores[0][4]~q 
// ))))

	.dataa(\top|Instruct_Count [4]),
	.datab(\top|Regs|Registradores[0][4]~q ),
	.datac(\top|IM|Memory~0_combout ),
	.datad(\top|Regs|Registradores[1][4]~q ),
	.cin(gnd),
	.combout(\top|Regs|Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \top|Regs|Mux27~0 .lut_mask = 16'hDC8C;
defparam \top|Regs|Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y44_N24
cycloneive_lcell_comb \top|ALU|Add0~82 (
// Equation(s):
// \top|ALU|Add0~82_combout  = (\top|ALU|Add0~81_combout  & ((\top|Regs|Mux27~0_combout  & (!\top|ALU|Add0~80 )) # (!\top|Regs|Mux27~0_combout  & ((\top|ALU|Add0~80 ) # (GND))))) # (!\top|ALU|Add0~81_combout  & ((\top|Regs|Mux27~0_combout  & 
// (\top|ALU|Add0~80  & VCC)) # (!\top|Regs|Mux27~0_combout  & (!\top|ALU|Add0~80 ))))
// \top|ALU|Add0~83  = CARRY((\top|ALU|Add0~81_combout  & ((!\top|ALU|Add0~80 ) # (!\top|Regs|Mux27~0_combout ))) # (!\top|ALU|Add0~81_combout  & (!\top|Regs|Mux27~0_combout  & !\top|ALU|Add0~80 )))

	.dataa(\top|ALU|Add0~81_combout ),
	.datab(\top|Regs|Mux27~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\top|ALU|Add0~80 ),
	.combout(\top|ALU|Add0~82_combout ),
	.cout(\top|ALU|Add0~83 ));
// synopsys translate_off
defparam \top|ALU|Add0~82 .lut_mask = 16'h692B;
defparam \top|ALU|Add0~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X110_Y44_N6
cycloneive_lcell_comb \top|Regs|Registradores~41 (
// Equation(s):
// \top|Regs|Registradores~41_combout  = (\top|Regs|Decoder0~1_combout  & (!\top|Instruct_Count [4] & \top|ALU|Add0~82_combout ))

	.dataa(\top|Regs|Decoder0~1_combout ),
	.datab(gnd),
	.datac(\top|Instruct_Count [4]),
	.datad(\top|ALU|Add0~82_combout ),
	.cin(gnd),
	.combout(\top|Regs|Registradores~41_combout ),
	.cout());
// synopsys translate_off
defparam \top|Regs|Registradores~41 .lut_mask = 16'h0A00;
defparam \top|Regs|Registradores~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y44_N7
dffeas \top|Regs|Registradores[1][4] (
	.clk(\KEY[2]~input_o ),
	.d(\top|Regs|Registradores~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\top|Regs|Registradores[1][1]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Regs|Registradores[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Regs|Registradores[1][4] .is_wysiwyg = "true";
defparam \top|Regs|Registradores[1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y44_N12
cycloneive_lcell_comb \top|Regs|Register_Out[4]~feeder (
// Equation(s):
// \top|Regs|Register_Out[4]~feeder_combout  = \top|Regs|Registradores[1][4]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\top|Regs|Registradores[1][4]~q ),
	.cin(gnd),
	.combout(\top|Regs|Register_Out[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \top|Regs|Register_Out[4]~feeder .lut_mask = 16'hFF00;
defparam \top|Regs|Register_Out[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y44_N13
dffeas \top|Regs|Register_Out[4] (
	.clk(\KEY[2]~input_o ),
	.d(\top|Regs|Register_Out[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Regs|Register_Out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \top|Regs|Register_Out[4] .is_wysiwyg = "true";
defparam \top|Regs|Register_Out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y44_N26
cycloneive_lcell_comb \print|LEDR[4]~feeder (
// Equation(s):
// \print|LEDR[4]~feeder_combout  = \top|Regs|Register_Out [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\top|Regs|Register_Out [4]),
	.cin(gnd),
	.combout(\print|LEDR[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \print|LEDR[4]~feeder .lut_mask = 16'hFF00;
defparam \print|LEDR[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y44_N27
dffeas \print|LEDR[4] (
	.clk(\KEY[2]~input_o ),
	.d(\print|LEDR[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\print|LEDR [4]),
	.prn(vcc));
// synopsys translate_off
defparam \print|LEDR[4] .is_wysiwyg = "true";
defparam \print|LEDR[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y44_N4
cycloneive_lcell_comb \top|Regs|Registradores~68 (
// Equation(s):
// \top|Regs|Registradores~68_combout  = (\top|Controller|RegWrite~combout  & (\top|ALU|Add0~93_combout  & ((\top|Instruct_Count [4]) # (\top|Regs|Decoder0~2_combout ))))

	.dataa(\top|Instruct_Count [4]),
	.datab(\top|Regs|Decoder0~2_combout ),
	.datac(\top|Controller|RegWrite~combout ),
	.datad(\top|ALU|Add0~93_combout ),
	.cin(gnd),
	.combout(\top|Regs|Registradores~68_combout ),
	.cout());
// synopsys translate_off
defparam \top|Regs|Registradores~68 .lut_mask = 16'hE000;
defparam \top|Regs|Registradores~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y44_N5
dffeas \top|Regs|Registradores[0][5] (
	.clk(\KEY[2]~input_o ),
	.d(\top|Regs|Registradores~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\top|Regs|Registradores[0][1]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Regs|Registradores[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Regs|Registradores[0][5] .is_wysiwyg = "true";
defparam \top|Regs|Registradores[0][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y42_N28
cycloneive_lcell_comb \top|Regs|Mux26~0 (
// Equation(s):
// \top|Regs|Mux26~0_combout  = (\top|IM|Memory~0_combout  & ((\top|Instruct_Count [4] & ((\top|Regs|Registradores[0][5]~q ))) # (!\top|Instruct_Count [4] & (\top|Regs|Registradores[1][5]~q )))) # (!\top|IM|Memory~0_combout  & 
// (((\top|Regs|Registradores[0][5]~q ))))

	.dataa(\top|IM|Memory~0_combout ),
	.datab(\top|Instruct_Count [4]),
	.datac(\top|Regs|Registradores[1][5]~q ),
	.datad(\top|Regs|Registradores[0][5]~q ),
	.cin(gnd),
	.combout(\top|Regs|Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \top|Regs|Mux26~0 .lut_mask = 16'hFD20;
defparam \top|Regs|Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y42_N2
cycloneive_lcell_comb \top|Regs|Registradores~69 (
// Equation(s):
// \top|Regs|Registradores~69_combout  = (!\top|Instruct_Count [4] & (!\top|Instruct_Count [3] & (\top|Regs|Decoder0~3_combout  & \top|ALU|Add0~93_combout )))

	.dataa(\top|Instruct_Count [4]),
	.datab(\top|Instruct_Count [3]),
	.datac(\top|Regs|Decoder0~3_combout ),
	.datad(\top|ALU|Add0~93_combout ),
	.cin(gnd),
	.combout(\top|Regs|Registradores~69_combout ),
	.cout());
// synopsys translate_off
defparam \top|Regs|Registradores~69 .lut_mask = 16'h1000;
defparam \top|Regs|Registradores~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y42_N3
dffeas \top|Regs|Registradores[2][5] (
	.clk(\KEY[2]~input_o ),
	.d(\top|Regs|Registradores~69_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\top|Regs|Registradores[2][9]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Regs|Registradores[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Regs|Registradores[2][5] .is_wysiwyg = "true";
defparam \top|Regs|Registradores[2][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y42_N24
cycloneive_lcell_comb \top|Regs|Registradores~99 (
// Equation(s):
// \top|Regs|Registradores~99_combout  = (\top|IM|Memory~3_combout  & (\top|Instruct_Count [0] & (\top|Controller|RegWrite~combout  & \top|ALU|Add0~93_combout )))

	.dataa(\top|IM|Memory~3_combout ),
	.datab(\top|Instruct_Count [0]),
	.datac(\top|Controller|RegWrite~combout ),
	.datad(\top|ALU|Add0~93_combout ),
	.cin(gnd),
	.combout(\top|Regs|Registradores~99_combout ),
	.cout());
// synopsys translate_off
defparam \top|Regs|Registradores~99 .lut_mask = 16'h8000;
defparam \top|Regs|Registradores~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y42_N25
dffeas \top|Regs|Registradores[4][5] (
	.clk(\KEY[2]~input_o ),
	.d(\top|Regs|Registradores~99_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\top|Regs|Registradores[4][4]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Regs|Registradores[4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Regs|Registradores[4][5] .is_wysiwyg = "true";
defparam \top|Regs|Registradores[4][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y42_N18
cycloneive_lcell_comb \top|ALU|Add0~84 (
// Equation(s):
// \top|ALU|Add0~84_combout  = (\top|IM|Memory~4_combout ) # (((\top|IM|Memory~9_combout  & !\top|Instruct_Count [4])) # (!\top|Regs|Registradores[4][5]~q ))

	.dataa(\top|IM|Memory~4_combout ),
	.datab(\top|Regs|Registradores[4][5]~q ),
	.datac(\top|IM|Memory~9_combout ),
	.datad(\top|Instruct_Count [4]),
	.cin(gnd),
	.combout(\top|ALU|Add0~84_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~84 .lut_mask = 16'hBBFB;
defparam \top|ALU|Add0~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y42_N8
cycloneive_lcell_comb \top|ALU|Add0~85 (
// Equation(s):
// \top|ALU|Add0~85_combout  = (\top|ALU|Add0~30_combout  & ((\top|ALU|Add0~31_combout  & ((\top|ALU|Add0~84_combout ))) # (!\top|ALU|Add0~31_combout  & (!\top|Regs|Registradores[2][5]~q )))) # (!\top|ALU|Add0~30_combout  & (((!\top|ALU|Add0~31_combout ))))

	.dataa(\top|Regs|Registradores[2][5]~q ),
	.datab(\top|ALU|Add0~30_combout ),
	.datac(\top|ALU|Add0~31_combout ),
	.datad(\top|ALU|Add0~84_combout ),
	.cin(gnd),
	.combout(\top|ALU|Add0~85_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~85 .lut_mask = 16'hC707;
defparam \top|ALU|Add0~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y42_N22
cycloneive_lcell_comb \top|ALU|Add0~86 (
// Equation(s):
// \top|ALU|Add0~86_combout  = (\top|ALU|Add0~28_combout  & (\top|ALU|Add0~85_combout )) # (!\top|ALU|Add0~28_combout  & ((\top|ALU|Add0~85_combout  & ((!\top|Regs|Registradores[0][5]~q ))) # (!\top|ALU|Add0~85_combout  & (!\top|Regs|Registradores[1][5]~q 
// ))))

	.dataa(\top|ALU|Add0~28_combout ),
	.datab(\top|ALU|Add0~85_combout ),
	.datac(\top|Regs|Registradores[1][5]~q ),
	.datad(\top|Regs|Registradores[0][5]~q ),
	.cin(gnd),
	.combout(\top|ALU|Add0~86_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~86 .lut_mask = 16'h89CD;
defparam \top|ALU|Add0~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y42_N26
cycloneive_lcell_comb \top|ALU|Add0~88 (
// Equation(s):
// \top|ALU|Add0~88_combout  = (\top|Regs|Registradores[2][5]~q  & ((\top|Instruct_Count [0]) # (!\top|IM|Memory~3_combout )))

	.dataa(gnd),
	.datab(\top|IM|Memory~3_combout ),
	.datac(\top|Instruct_Count [0]),
	.datad(\top|Regs|Registradores[2][5]~q ),
	.cin(gnd),
	.combout(\top|ALU|Add0~88_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~88 .lut_mask = 16'hF300;
defparam \top|ALU|Add0~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y42_N20
cycloneive_lcell_comb \top|ALU|Add0~89 (
// Equation(s):
// \top|ALU|Add0~89_combout  = (\top|ALU|Add0~31_combout  & (((\top|Regs|Registradores[4][5]~q  & \top|ALU|Add0~35_combout )))) # (!\top|ALU|Add0~31_combout  & ((\top|ALU|Add0~88_combout ) # ((!\top|ALU|Add0~35_combout ))))

	.dataa(\top|ALU|Add0~88_combout ),
	.datab(\top|Regs|Registradores[4][5]~q ),
	.datac(\top|ALU|Add0~31_combout ),
	.datad(\top|ALU|Add0~35_combout ),
	.cin(gnd),
	.combout(\top|ALU|Add0~89_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~89 .lut_mask = 16'hCA0F;
defparam \top|ALU|Add0~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y42_N14
cycloneive_lcell_comb \top|ALU|Add0~90 (
// Equation(s):
// \top|ALU|Add0~90_combout  = (\top|ALU|Add0~28_combout  & (((\top|ALU|Add0~89_combout )))) # (!\top|ALU|Add0~28_combout  & ((\top|ALU|Add0~89_combout  & ((\top|Regs|Registradores[0][5]~q ))) # (!\top|ALU|Add0~89_combout  & (\top|Regs|Registradores[1][5]~q 
// ))))

	.dataa(\top|ALU|Add0~28_combout ),
	.datab(\top|Regs|Registradores[1][5]~q ),
	.datac(\top|Regs|Registradores[0][5]~q ),
	.datad(\top|ALU|Add0~89_combout ),
	.cin(gnd),
	.combout(\top|ALU|Add0~90_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~90 .lut_mask = 16'hFA44;
defparam \top|ALU|Add0~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y42_N4
cycloneive_lcell_comb \top|ALU|Add0~91 (
// Equation(s):
// \top|ALU|Add0~91_combout  = (\top|Controller|ALUSrc~combout  & (\top|IM|Memory~12_combout  & ((\top|ALU_Controller|Mux5~0_combout )))) # (!\top|Controller|ALUSrc~combout  & (((!\top|IM|Memory~12_combout  & \top|ALU|Add0~90_combout )) # 
// (!\top|ALU_Controller|Mux5~0_combout )))

	.dataa(\top|Controller|ALUSrc~combout ),
	.datab(\top|IM|Memory~12_combout ),
	.datac(\top|ALU|Add0~90_combout ),
	.datad(\top|ALU_Controller|Mux5~0_combout ),
	.cin(gnd),
	.combout(\top|ALU|Add0~91_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~91 .lut_mask = 16'h9855;
defparam \top|ALU|Add0~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y42_N0
cycloneive_lcell_comb \top|ALU|Add0~87 (
// Equation(s):
// \top|ALU|Add0~87_combout  = (!\top|ALU_Controller|Mux5~0_combout  & ((\top|Controller|ALUSrc~combout ) # (!\top|IM|Memory~12_combout )))

	.dataa(\top|Controller|ALUSrc~combout ),
	.datab(\top|IM|Memory~12_combout ),
	.datac(gnd),
	.datad(\top|ALU_Controller|Mux5~0_combout ),
	.cin(gnd),
	.combout(\top|ALU|Add0~87_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~87 .lut_mask = 16'h00BB;
defparam \top|ALU|Add0~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y42_N6
cycloneive_lcell_comb \top|ALU|Add0~92 (
// Equation(s):
// \top|ALU|Add0~92_combout  = (\top|ALU|Add0~91_combout  & ((\top|ALU|Add0~86_combout ) # ((!\top|ALU|Add0~87_combout )))) # (!\top|ALU|Add0~91_combout  & (((!\top|IM|Memory~12_combout  & \top|ALU|Add0~87_combout ))))

	.dataa(\top|ALU|Add0~86_combout ),
	.datab(\top|IM|Memory~12_combout ),
	.datac(\top|ALU|Add0~91_combout ),
	.datad(\top|ALU|Add0~87_combout ),
	.cin(gnd),
	.combout(\top|ALU|Add0~92_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~92 .lut_mask = 16'hA3F0;
defparam \top|ALU|Add0~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y44_N26
cycloneive_lcell_comb \top|ALU|Add0~93 (
// Equation(s):
// \top|ALU|Add0~93_combout  = ((\top|Regs|Mux26~0_combout  $ (\top|ALU|Add0~92_combout  $ (!\top|ALU|Add0~83 )))) # (GND)
// \top|ALU|Add0~94  = CARRY((\top|Regs|Mux26~0_combout  & ((\top|ALU|Add0~92_combout ) # (!\top|ALU|Add0~83 ))) # (!\top|Regs|Mux26~0_combout  & (\top|ALU|Add0~92_combout  & !\top|ALU|Add0~83 )))

	.dataa(\top|Regs|Mux26~0_combout ),
	.datab(\top|ALU|Add0~92_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\top|ALU|Add0~83 ),
	.combout(\top|ALU|Add0~93_combout ),
	.cout(\top|ALU|Add0~94 ));
// synopsys translate_off
defparam \top|ALU|Add0~93 .lut_mask = 16'h698E;
defparam \top|ALU|Add0~93 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X109_Y43_N28
cycloneive_lcell_comb \top|Regs|Registradores~42 (
// Equation(s):
// \top|Regs|Registradores~42_combout  = (\top|Regs|Decoder0~1_combout  & (!\top|Instruct_Count [4] & \top|ALU|Add0~93_combout ))

	.dataa(\top|Regs|Decoder0~1_combout ),
	.datab(gnd),
	.datac(\top|Instruct_Count [4]),
	.datad(\top|ALU|Add0~93_combout ),
	.cin(gnd),
	.combout(\top|Regs|Registradores~42_combout ),
	.cout());
// synopsys translate_off
defparam \top|Regs|Registradores~42 .lut_mask = 16'h0A00;
defparam \top|Regs|Registradores~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y43_N29
dffeas \top|Regs|Registradores[1][5] (
	.clk(\KEY[2]~input_o ),
	.d(\top|Regs|Registradores~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\top|Regs|Registradores[1][1]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Regs|Registradores[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Regs|Registradores[1][5] .is_wysiwyg = "true";
defparam \top|Regs|Registradores[1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y42_N28
cycloneive_lcell_comb \top|Regs|Register_Out[5]~feeder (
// Equation(s):
// \top|Regs|Register_Out[5]~feeder_combout  = \top|Regs|Registradores[1][5]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\top|Regs|Registradores[1][5]~q ),
	.cin(gnd),
	.combout(\top|Regs|Register_Out[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \top|Regs|Register_Out[5]~feeder .lut_mask = 16'hFF00;
defparam \top|Regs|Register_Out[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y42_N29
dffeas \top|Regs|Register_Out[5] (
	.clk(\KEY[2]~input_o ),
	.d(\top|Regs|Register_Out[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Regs|Register_Out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \top|Regs|Register_Out[5] .is_wysiwyg = "true";
defparam \top|Regs|Register_Out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y42_N12
cycloneive_lcell_comb \print|LEDR[5]~feeder (
// Equation(s):
// \print|LEDR[5]~feeder_combout  = \top|Regs|Register_Out [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\top|Regs|Register_Out [5]),
	.cin(gnd),
	.combout(\print|LEDR[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \print|LEDR[5]~feeder .lut_mask = 16'hFF00;
defparam \print|LEDR[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y42_N13
dffeas \print|LEDR[5] (
	.clk(\KEY[2]~input_o ),
	.d(\print|LEDR[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\print|LEDR [5]),
	.prn(vcc));
// synopsys translate_off
defparam \print|LEDR[5] .is_wysiwyg = "true";
defparam \print|LEDR[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y44_N4
cycloneive_lcell_comb \top|Regs|Registradores~70 (
// Equation(s):
// \top|Regs|Registradores~70_combout  = (\top|Controller|RegWrite~combout  & (\top|ALU|Add0~102_combout  & ((\top|Regs|Decoder0~2_combout ) # (\top|Instruct_Count [4]))))

	.dataa(\top|Regs|Decoder0~2_combout ),
	.datab(\top|Controller|RegWrite~combout ),
	.datac(\top|Instruct_Count [4]),
	.datad(\top|ALU|Add0~102_combout ),
	.cin(gnd),
	.combout(\top|Regs|Registradores~70_combout ),
	.cout());
// synopsys translate_off
defparam \top|Regs|Registradores~70 .lut_mask = 16'hC800;
defparam \top|Regs|Registradores~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y44_N5
dffeas \top|Regs|Registradores[0][6] (
	.clk(\KEY[2]~input_o ),
	.d(\top|Regs|Registradores~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\top|Regs|Registradores[0][1]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Regs|Registradores[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Regs|Registradores[0][6] .is_wysiwyg = "true";
defparam \top|Regs|Registradores[0][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y44_N20
cycloneive_lcell_comb \top|Regs|Mux25~0 (
// Equation(s):
// \top|Regs|Mux25~0_combout  = (\top|IM|Memory~0_combout  & ((\top|Instruct_Count [4] & (\top|Regs|Registradores[0][6]~q )) # (!\top|Instruct_Count [4] & ((\top|Regs|Registradores[1][6]~q ))))) # (!\top|IM|Memory~0_combout  & 
// (\top|Regs|Registradores[0][6]~q ))

	.dataa(\top|Regs|Registradores[0][6]~q ),
	.datab(\top|Regs|Registradores[1][6]~q ),
	.datac(\top|IM|Memory~0_combout ),
	.datad(\top|Instruct_Count [4]),
	.cin(gnd),
	.combout(\top|Regs|Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \top|Regs|Mux25~0 .lut_mask = 16'hAACA;
defparam \top|Regs|Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y44_N30
cycloneive_lcell_comb \top|Regs|Registradores~100 (
// Equation(s):
// \top|Regs|Registradores~100_combout  = (\top|Instruct_Count [0] & (\top|IM|Memory~3_combout  & (\top|ALU|Add0~102_combout  & \top|Controller|RegWrite~combout )))

	.dataa(\top|Instruct_Count [0]),
	.datab(\top|IM|Memory~3_combout ),
	.datac(\top|ALU|Add0~102_combout ),
	.datad(\top|Controller|RegWrite~combout ),
	.cin(gnd),
	.combout(\top|Regs|Registradores~100_combout ),
	.cout());
// synopsys translate_off
defparam \top|Regs|Registradores~100 .lut_mask = 16'h8000;
defparam \top|Regs|Registradores~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y44_N31
dffeas \top|Regs|Registradores[4][6] (
	.clk(\KEY[2]~input_o ),
	.d(\top|Regs|Registradores~100_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\top|Regs|Registradores[4][4]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Regs|Registradores[4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Regs|Registradores[4][6] .is_wysiwyg = "true";
defparam \top|Regs|Registradores[4][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y44_N10
cycloneive_lcell_comb \top|Regs|Registradores~71 (
// Equation(s):
// \top|Regs|Registradores~71_combout  = (!\top|Instruct_Count [3] & (!\top|Instruct_Count [4] & (\top|Regs|Decoder0~3_combout  & \top|ALU|Add0~102_combout )))

	.dataa(\top|Instruct_Count [3]),
	.datab(\top|Instruct_Count [4]),
	.datac(\top|Regs|Decoder0~3_combout ),
	.datad(\top|ALU|Add0~102_combout ),
	.cin(gnd),
	.combout(\top|Regs|Registradores~71_combout ),
	.cout());
// synopsys translate_off
defparam \top|Regs|Registradores~71 .lut_mask = 16'h1000;
defparam \top|Regs|Registradores~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y44_N11
dffeas \top|Regs|Registradores[2][6] (
	.clk(\KEY[2]~input_o ),
	.d(\top|Regs|Registradores~71_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\top|Regs|Registradores[2][9]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Regs|Registradores[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Regs|Registradores[2][6] .is_wysiwyg = "true";
defparam \top|Regs|Registradores[2][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y44_N4
cycloneive_lcell_comb \top|ALU|Add0~95 (
// Equation(s):
// \top|ALU|Add0~95_combout  = (\top|Regs|Registradores[2][6]~q  & ((\top|Instruct_Count [0]) # (!\top|IM|Memory~3_combout )))

	.dataa(\top|Instruct_Count [0]),
	.datab(\top|Regs|Registradores[2][6]~q ),
	.datac(gnd),
	.datad(\top|IM|Memory~3_combout ),
	.cin(gnd),
	.combout(\top|ALU|Add0~95_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~95 .lut_mask = 16'h88CC;
defparam \top|ALU|Add0~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y44_N22
cycloneive_lcell_comb \top|ALU|Add0~96 (
// Equation(s):
// \top|ALU|Add0~96_combout  = (\top|ALU|Add0~31_combout  & (\top|Regs|Registradores[4][6]~q  & ((\top|ALU|Add0~35_combout )))) # (!\top|ALU|Add0~31_combout  & (((\top|ALU|Add0~95_combout ) # (!\top|ALU|Add0~35_combout ))))

	.dataa(\top|Regs|Registradores[4][6]~q ),
	.datab(\top|ALU|Add0~31_combout ),
	.datac(\top|ALU|Add0~95_combout ),
	.datad(\top|ALU|Add0~35_combout ),
	.cin(gnd),
	.combout(\top|ALU|Add0~96_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~96 .lut_mask = 16'hB833;
defparam \top|ALU|Add0~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y44_N8
cycloneive_lcell_comb \top|ALU|Add0~97 (
// Equation(s):
// \top|ALU|Add0~97_combout  = (\top|ALU|Add0~28_combout  & (((\top|ALU|Add0~96_combout )))) # (!\top|ALU|Add0~28_combout  & ((\top|ALU|Add0~96_combout  & (\top|Regs|Registradores[0][6]~q )) # (!\top|ALU|Add0~96_combout  & ((\top|Regs|Registradores[1][6]~q 
// )))))

	.dataa(\top|Regs|Registradores[0][6]~q ),
	.datab(\top|ALU|Add0~28_combout ),
	.datac(\top|ALU|Add0~96_combout ),
	.datad(\top|Regs|Registradores[1][6]~q ),
	.cin(gnd),
	.combout(\top|ALU|Add0~97_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~97 .lut_mask = 16'hE3E0;
defparam \top|ALU|Add0~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y45_N30
cycloneive_lcell_comb \top|ALU|Add0~98 (
// Equation(s):
// \top|ALU|Add0~98_combout  = (\top|IM|Memory~4_combout ) # (((!\top|Instruct_Count [4] & \top|IM|Memory~9_combout )) # (!\top|Regs|Registradores[4][6]~q ))

	.dataa(\top|IM|Memory~4_combout ),
	.datab(\top|Instruct_Count [4]),
	.datac(\top|Regs|Registradores[4][6]~q ),
	.datad(\top|IM|Memory~9_combout ),
	.cin(gnd),
	.combout(\top|ALU|Add0~98_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~98 .lut_mask = 16'hBFAF;
defparam \top|ALU|Add0~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y44_N10
cycloneive_lcell_comb \top|ALU|Add0~99 (
// Equation(s):
// \top|ALU|Add0~99_combout  = (\top|ALU|Add0~31_combout  & (\top|ALU|Add0~98_combout  & ((\top|ALU|Add0~30_combout )))) # (!\top|ALU|Add0~31_combout  & (((!\top|ALU|Add0~30_combout ) # (!\top|Regs|Registradores[2][6]~q ))))

	.dataa(\top|ALU|Add0~98_combout ),
	.datab(\top|Regs|Registradores[2][6]~q ),
	.datac(\top|ALU|Add0~31_combout ),
	.datad(\top|ALU|Add0~30_combout ),
	.cin(gnd),
	.combout(\top|ALU|Add0~99_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~99 .lut_mask = 16'hA30F;
defparam \top|ALU|Add0~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y44_N0
cycloneive_lcell_comb \top|ALU|Add0~100 (
// Equation(s):
// \top|ALU|Add0~100_combout  = (\top|ALU|Add0~28_combout  & (((\top|ALU|Add0~99_combout )))) # (!\top|ALU|Add0~28_combout  & ((\top|ALU|Add0~99_combout  & (!\top|Regs|Registradores[0][6]~q )) # (!\top|ALU|Add0~99_combout  & 
// ((!\top|Regs|Registradores[1][6]~q )))))

	.dataa(\top|Regs|Registradores[0][6]~q ),
	.datab(\top|Regs|Registradores[1][6]~q ),
	.datac(\top|ALU|Add0~28_combout ),
	.datad(\top|ALU|Add0~99_combout ),
	.cin(gnd),
	.combout(\top|ALU|Add0~100_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~100 .lut_mask = 16'hF503;
defparam \top|ALU|Add0~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y44_N14
cycloneive_lcell_comb \top|ALU|Add0~101 (
// Equation(s):
// \top|ALU|Add0~101_combout  = (\top|ALU_Controller|Mux5~0_combout  & (\top|MUX_ALU|Out[4]~0_combout  & (\top|ALU|Add0~97_combout ))) # (!\top|ALU_Controller|Mux5~0_combout  & (((\top|ALU|Add0~100_combout )) # (!\top|MUX_ALU|Out[4]~0_combout )))

	.dataa(\top|ALU_Controller|Mux5~0_combout ),
	.datab(\top|MUX_ALU|Out[4]~0_combout ),
	.datac(\top|ALU|Add0~97_combout ),
	.datad(\top|ALU|Add0~100_combout ),
	.cin(gnd),
	.combout(\top|ALU|Add0~101_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~101 .lut_mask = 16'hD591;
defparam \top|ALU|Add0~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y44_N28
cycloneive_lcell_comb \top|ALU|Add0~102 (
// Equation(s):
// \top|ALU|Add0~102_combout  = (\top|Regs|Mux25~0_combout  & ((\top|ALU|Add0~101_combout  & (\top|ALU|Add0~94  & VCC)) # (!\top|ALU|Add0~101_combout  & (!\top|ALU|Add0~94 )))) # (!\top|Regs|Mux25~0_combout  & ((\top|ALU|Add0~101_combout  & 
// (!\top|ALU|Add0~94 )) # (!\top|ALU|Add0~101_combout  & ((\top|ALU|Add0~94 ) # (GND)))))
// \top|ALU|Add0~103  = CARRY((\top|Regs|Mux25~0_combout  & (!\top|ALU|Add0~101_combout  & !\top|ALU|Add0~94 )) # (!\top|Regs|Mux25~0_combout  & ((!\top|ALU|Add0~94 ) # (!\top|ALU|Add0~101_combout ))))

	.dataa(\top|Regs|Mux25~0_combout ),
	.datab(\top|ALU|Add0~101_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\top|ALU|Add0~94 ),
	.combout(\top|ALU|Add0~102_combout ),
	.cout(\top|ALU|Add0~103 ));
// synopsys translate_off
defparam \top|ALU|Add0~102 .lut_mask = 16'h9617;
defparam \top|ALU|Add0~102 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X110_Y44_N16
cycloneive_lcell_comb \top|Regs|Registradores~43 (
// Equation(s):
// \top|Regs|Registradores~43_combout  = (!\top|Instruct_Count [4] & (\top|ALU|Add0~102_combout  & \top|Regs|Decoder0~1_combout ))

	.dataa(\top|Instruct_Count [4]),
	.datab(gnd),
	.datac(\top|ALU|Add0~102_combout ),
	.datad(\top|Regs|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\top|Regs|Registradores~43_combout ),
	.cout());
// synopsys translate_off
defparam \top|Regs|Registradores~43 .lut_mask = 16'h5000;
defparam \top|Regs|Registradores~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y44_N17
dffeas \top|Regs|Registradores[1][6] (
	.clk(\KEY[2]~input_o ),
	.d(\top|Regs|Registradores~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\top|Regs|Registradores[1][1]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Regs|Registradores[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Regs|Registradores[1][6] .is_wysiwyg = "true";
defparam \top|Regs|Registradores[1][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y44_N18
cycloneive_lcell_comb \top|Regs|Register_Out[6]~feeder (
// Equation(s):
// \top|Regs|Register_Out[6]~feeder_combout  = \top|Regs|Registradores[1][6]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\top|Regs|Registradores[1][6]~q ),
	.cin(gnd),
	.combout(\top|Regs|Register_Out[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \top|Regs|Register_Out[6]~feeder .lut_mask = 16'hFF00;
defparam \top|Regs|Register_Out[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y44_N19
dffeas \top|Regs|Register_Out[6] (
	.clk(\KEY[2]~input_o ),
	.d(\top|Regs|Register_Out[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Regs|Register_Out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \top|Regs|Register_Out[6] .is_wysiwyg = "true";
defparam \top|Regs|Register_Out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y44_N28
cycloneive_lcell_comb \print|LEDR[6]~feeder (
// Equation(s):
// \print|LEDR[6]~feeder_combout  = \top|Regs|Register_Out [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\top|Regs|Register_Out [6]),
	.cin(gnd),
	.combout(\print|LEDR[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \print|LEDR[6]~feeder .lut_mask = 16'hFF00;
defparam \print|LEDR[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y44_N29
dffeas \print|LEDR[6] (
	.clk(\KEY[2]~input_o ),
	.d(\print|LEDR[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\print|LEDR [6]),
	.prn(vcc));
// synopsys translate_off
defparam \print|LEDR[6] .is_wysiwyg = "true";
defparam \print|LEDR[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y44_N24
cycloneive_lcell_comb \top|Regs|Registradores~72 (
// Equation(s):
// \top|Regs|Registradores~72_combout  = (\top|Controller|RegWrite~combout  & (\top|ALU|Add0~111_combout  & ((\top|Regs|Decoder0~2_combout ) # (\top|Instruct_Count [4]))))

	.dataa(\top|Regs|Decoder0~2_combout ),
	.datab(\top|Instruct_Count [4]),
	.datac(\top|Controller|RegWrite~combout ),
	.datad(\top|ALU|Add0~111_combout ),
	.cin(gnd),
	.combout(\top|Regs|Registradores~72_combout ),
	.cout());
// synopsys translate_off
defparam \top|Regs|Registradores~72 .lut_mask = 16'hE000;
defparam \top|Regs|Registradores~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y44_N25
dffeas \top|Regs|Registradores[0][7] (
	.clk(\KEY[2]~input_o ),
	.d(\top|Regs|Registradores~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\top|Regs|Registradores[0][1]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Regs|Registradores[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Regs|Registradores[0][7] .is_wysiwyg = "true";
defparam \top|Regs|Registradores[0][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y44_N2
cycloneive_lcell_comb \top|Regs|Mux24~0 (
// Equation(s):
// \top|Regs|Mux24~0_combout  = (\top|IM|Memory~0_combout  & ((\top|Instruct_Count [4] & ((\top|Regs|Registradores[0][7]~q ))) # (!\top|Instruct_Count [4] & (\top|Regs|Registradores[1][7]~q )))) # (!\top|IM|Memory~0_combout  & 
// (((\top|Regs|Registradores[0][7]~q ))))

	.dataa(\top|Regs|Registradores[1][7]~q ),
	.datab(\top|Regs|Registradores[0][7]~q ),
	.datac(\top|IM|Memory~0_combout ),
	.datad(\top|Instruct_Count [4]),
	.cin(gnd),
	.combout(\top|Regs|Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \top|Regs|Mux24~0 .lut_mask = 16'hCCAC;
defparam \top|Regs|Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y44_N10
cycloneive_lcell_comb \top|Regs|Registradores~101 (
// Equation(s):
// \top|Regs|Registradores~101_combout  = (\top|Instruct_Count [0] & (\top|IM|Memory~3_combout  & (\top|Controller|RegWrite~combout  & \top|ALU|Add0~111_combout )))

	.dataa(\top|Instruct_Count [0]),
	.datab(\top|IM|Memory~3_combout ),
	.datac(\top|Controller|RegWrite~combout ),
	.datad(\top|ALU|Add0~111_combout ),
	.cin(gnd),
	.combout(\top|Regs|Registradores~101_combout ),
	.cout());
// synopsys translate_off
defparam \top|Regs|Registradores~101 .lut_mask = 16'h8000;
defparam \top|Regs|Registradores~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y44_N11
dffeas \top|Regs|Registradores[4][7] (
	.clk(\KEY[2]~input_o ),
	.d(\top|Regs|Registradores~101_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\top|Regs|Registradores[4][4]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Regs|Registradores[4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Regs|Registradores[4][7] .is_wysiwyg = "true";
defparam \top|Regs|Registradores[4][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y44_N30
cycloneive_lcell_comb \top|ALU|Add0~107 (
// Equation(s):
// \top|ALU|Add0~107_combout  = ((\top|IM|Memory~4_combout ) # ((!\top|Instruct_Count [4] & \top|IM|Memory~9_combout ))) # (!\top|Regs|Registradores[4][7]~q )

	.dataa(\top|Instruct_Count [4]),
	.datab(\top|Regs|Registradores[4][7]~q ),
	.datac(\top|IM|Memory~9_combout ),
	.datad(\top|IM|Memory~4_combout ),
	.cin(gnd),
	.combout(\top|ALU|Add0~107_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~107 .lut_mask = 16'hFF73;
defparam \top|ALU|Add0~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y44_N18
cycloneive_lcell_comb \top|Regs|Registradores~73 (
// Equation(s):
// \top|Regs|Registradores~73_combout  = (!\top|Instruct_Count [3] & (\top|Regs|Decoder0~3_combout  & (!\top|Instruct_Count [4] & \top|ALU|Add0~111_combout )))

	.dataa(\top|Instruct_Count [3]),
	.datab(\top|Regs|Decoder0~3_combout ),
	.datac(\top|Instruct_Count [4]),
	.datad(\top|ALU|Add0~111_combout ),
	.cin(gnd),
	.combout(\top|Regs|Registradores~73_combout ),
	.cout());
// synopsys translate_off
defparam \top|Regs|Registradores~73 .lut_mask = 16'h0400;
defparam \top|Regs|Registradores~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y44_N19
dffeas \top|Regs|Registradores[2][7] (
	.clk(\KEY[2]~input_o ),
	.d(\top|Regs|Registradores~73_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\top|Regs|Registradores[2][9]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Regs|Registradores[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Regs|Registradores[2][7] .is_wysiwyg = "true";
defparam \top|Regs|Registradores[2][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y44_N20
cycloneive_lcell_comb \top|ALU|Add0~108 (
// Equation(s):
// \top|ALU|Add0~108_combout  = (\top|ALU|Add0~30_combout  & ((\top|ALU|Add0~31_combout  & (\top|ALU|Add0~107_combout )) # (!\top|ALU|Add0~31_combout  & ((!\top|Regs|Registradores[2][7]~q ))))) # (!\top|ALU|Add0~30_combout  & (((!\top|ALU|Add0~31_combout 
// ))))

	.dataa(\top|ALU|Add0~107_combout ),
	.datab(\top|Regs|Registradores[2][7]~q ),
	.datac(\top|ALU|Add0~30_combout ),
	.datad(\top|ALU|Add0~31_combout ),
	.cin(gnd),
	.combout(\top|ALU|Add0~108_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~108 .lut_mask = 16'hA03F;
defparam \top|ALU|Add0~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y44_N6
cycloneive_lcell_comb \top|ALU|Add0~109 (
// Equation(s):
// \top|ALU|Add0~109_combout  = (\top|ALU|Add0~28_combout  & (((\top|ALU|Add0~108_combout )))) # (!\top|ALU|Add0~28_combout  & ((\top|ALU|Add0~108_combout  & ((!\top|Regs|Registradores[0][7]~q ))) # (!\top|ALU|Add0~108_combout  & 
// (!\top|Regs|Registradores[1][7]~q ))))

	.dataa(\top|Regs|Registradores[1][7]~q ),
	.datab(\top|Regs|Registradores[0][7]~q ),
	.datac(\top|ALU|Add0~28_combout ),
	.datad(\top|ALU|Add0~108_combout ),
	.cin(gnd),
	.combout(\top|ALU|Add0~109_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~109 .lut_mask = 16'hF305;
defparam \top|ALU|Add0~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y44_N12
cycloneive_lcell_comb \top|ALU|Add0~104 (
// Equation(s):
// \top|ALU|Add0~104_combout  = (\top|Regs|Registradores[2][7]~q  & ((\top|Instruct_Count [0]) # (!\top|IM|Memory~3_combout )))

	.dataa(\top|Instruct_Count [0]),
	.datab(gnd),
	.datac(\top|IM|Memory~3_combout ),
	.datad(\top|Regs|Registradores[2][7]~q ),
	.cin(gnd),
	.combout(\top|ALU|Add0~104_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~104 .lut_mask = 16'hAF00;
defparam \top|ALU|Add0~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y44_N22
cycloneive_lcell_comb \top|ALU|Add0~105 (
// Equation(s):
// \top|ALU|Add0~105_combout  = (\top|ALU|Add0~35_combout  & ((\top|ALU|Add0~31_combout  & ((\top|Regs|Registradores[4][7]~q ))) # (!\top|ALU|Add0~31_combout  & (\top|ALU|Add0~104_combout )))) # (!\top|ALU|Add0~35_combout  & (((!\top|ALU|Add0~31_combout ))))

	.dataa(\top|ALU|Add0~104_combout ),
	.datab(\top|Regs|Registradores[4][7]~q ),
	.datac(\top|ALU|Add0~35_combout ),
	.datad(\top|ALU|Add0~31_combout ),
	.cin(gnd),
	.combout(\top|ALU|Add0~105_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~105 .lut_mask = 16'hC0AF;
defparam \top|ALU|Add0~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y44_N8
cycloneive_lcell_comb \top|ALU|Add0~106 (
// Equation(s):
// \top|ALU|Add0~106_combout  = (\top|ALU|Add0~105_combout  & (((\top|Regs|Registradores[0][7]~q ) # (\top|ALU|Add0~28_combout )))) # (!\top|ALU|Add0~105_combout  & (\top|Regs|Registradores[1][7]~q  & ((!\top|ALU|Add0~28_combout ))))

	.dataa(\top|Regs|Registradores[1][7]~q ),
	.datab(\top|Regs|Registradores[0][7]~q ),
	.datac(\top|ALU|Add0~105_combout ),
	.datad(\top|ALU|Add0~28_combout ),
	.cin(gnd),
	.combout(\top|ALU|Add0~106_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~106 .lut_mask = 16'hF0CA;
defparam \top|ALU|Add0~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y44_N16
cycloneive_lcell_comb \top|ALU|Add0~110 (
// Equation(s):
// \top|ALU|Add0~110_combout  = (\top|ALU_Controller|Mux5~0_combout  & (((\top|ALU|Add0~106_combout  & \top|MUX_ALU|Out[4]~0_combout )))) # (!\top|ALU_Controller|Mux5~0_combout  & ((\top|ALU|Add0~109_combout ) # ((!\top|MUX_ALU|Out[4]~0_combout ))))

	.dataa(\top|ALU|Add0~109_combout ),
	.datab(\top|ALU|Add0~106_combout ),
	.datac(\top|ALU_Controller|Mux5~0_combout ),
	.datad(\top|MUX_ALU|Out[4]~0_combout ),
	.cin(gnd),
	.combout(\top|ALU|Add0~110_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~110 .lut_mask = 16'hCA0F;
defparam \top|ALU|Add0~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y44_N30
cycloneive_lcell_comb \top|ALU|Add0~111 (
// Equation(s):
// \top|ALU|Add0~111_combout  = ((\top|Regs|Mux24~0_combout  $ (\top|ALU|Add0~110_combout  $ (!\top|ALU|Add0~103 )))) # (GND)
// \top|ALU|Add0~112  = CARRY((\top|Regs|Mux24~0_combout  & ((\top|ALU|Add0~110_combout ) # (!\top|ALU|Add0~103 ))) # (!\top|Regs|Mux24~0_combout  & (\top|ALU|Add0~110_combout  & !\top|ALU|Add0~103 )))

	.dataa(\top|Regs|Mux24~0_combout ),
	.datab(\top|ALU|Add0~110_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\top|ALU|Add0~103 ),
	.combout(\top|ALU|Add0~111_combout ),
	.cout(\top|ALU|Add0~112 ));
// synopsys translate_off
defparam \top|ALU|Add0~111 .lut_mask = 16'h698E;
defparam \top|ALU|Add0~111 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X110_Y44_N26
cycloneive_lcell_comb \top|Regs|Registradores~44 (
// Equation(s):
// \top|Regs|Registradores~44_combout  = (!\top|Instruct_Count [4] & (\top|ALU|Add0~111_combout  & \top|Regs|Decoder0~1_combout ))

	.dataa(\top|Instruct_Count [4]),
	.datab(gnd),
	.datac(\top|ALU|Add0~111_combout ),
	.datad(\top|Regs|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\top|Regs|Registradores~44_combout ),
	.cout());
// synopsys translate_off
defparam \top|Regs|Registradores~44 .lut_mask = 16'h5000;
defparam \top|Regs|Registradores~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y44_N27
dffeas \top|Regs|Registradores[1][7] (
	.clk(\KEY[2]~input_o ),
	.d(\top|Regs|Registradores~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\top|Regs|Registradores[1][1]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Regs|Registradores[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Regs|Registradores[1][7] .is_wysiwyg = "true";
defparam \top|Regs|Registradores[1][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y42_N26
cycloneive_lcell_comb \top|Regs|Register_Out[7]~feeder (
// Equation(s):
// \top|Regs|Register_Out[7]~feeder_combout  = \top|Regs|Registradores[1][7]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\top|Regs|Registradores[1][7]~q ),
	.cin(gnd),
	.combout(\top|Regs|Register_Out[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \top|Regs|Register_Out[7]~feeder .lut_mask = 16'hFF00;
defparam \top|Regs|Register_Out[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y42_N27
dffeas \top|Regs|Register_Out[7] (
	.clk(\KEY[2]~input_o ),
	.d(\top|Regs|Register_Out[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Regs|Register_Out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \top|Regs|Register_Out[7] .is_wysiwyg = "true";
defparam \top|Regs|Register_Out[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X114_Y42_N17
dffeas \print|LEDR[7] (
	.clk(\KEY[2]~input_o ),
	.d(gnd),
	.asdata(\top|Regs|Register_Out [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\print|LEDR [7]),
	.prn(vcc));
// synopsys translate_off
defparam \print|LEDR[7] .is_wysiwyg = "true";
defparam \print|LEDR[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y46_N6
cycloneive_lcell_comb \top|Regs|Registradores~74 (
// Equation(s):
// \top|Regs|Registradores~74_combout  = (\top|Controller|RegWrite~combout  & (\top|ALU|Add0~120_combout  & ((\top|Regs|Decoder0~2_combout ) # (\top|Instruct_Count [4]))))

	.dataa(\top|Regs|Decoder0~2_combout ),
	.datab(\top|Controller|RegWrite~combout ),
	.datac(\top|ALU|Add0~120_combout ),
	.datad(\top|Instruct_Count [4]),
	.cin(gnd),
	.combout(\top|Regs|Registradores~74_combout ),
	.cout());
// synopsys translate_off
defparam \top|Regs|Registradores~74 .lut_mask = 16'hC080;
defparam \top|Regs|Registradores~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y46_N7
dffeas \top|Regs|Registradores[0][8] (
	.clk(\KEY[2]~input_o ),
	.d(\top|Regs|Registradores~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\top|Regs|Registradores[0][1]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Regs|Registradores[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Regs|Registradores[0][8] .is_wysiwyg = "true";
defparam \top|Regs|Registradores[0][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y45_N14
cycloneive_lcell_comb \top|Regs|Mux23~0 (
// Equation(s):
// \top|Regs|Mux23~0_combout  = (\top|IM|Memory~0_combout  & ((\top|Instruct_Count [4] & ((\top|Regs|Registradores[0][8]~q ))) # (!\top|Instruct_Count [4] & (\top|Regs|Registradores[1][8]~q )))) # (!\top|IM|Memory~0_combout  & 
// (((\top|Regs|Registradores[0][8]~q ))))

	.dataa(\top|Regs|Registradores[1][8]~q ),
	.datab(\top|IM|Memory~0_combout ),
	.datac(\top|Instruct_Count [4]),
	.datad(\top|Regs|Registradores[0][8]~q ),
	.cin(gnd),
	.combout(\top|Regs|Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \top|Regs|Mux23~0 .lut_mask = 16'hFB08;
defparam \top|Regs|Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y45_N30
cycloneive_lcell_comb \top|Regs|Registradores~102 (
// Equation(s):
// \top|Regs|Registradores~102_combout  = (\top|Controller|RegWrite~combout  & (\top|Instruct_Count [0] & (\top|ALU|Add0~120_combout  & \top|IM|Memory~3_combout )))

	.dataa(\top|Controller|RegWrite~combout ),
	.datab(\top|Instruct_Count [0]),
	.datac(\top|ALU|Add0~120_combout ),
	.datad(\top|IM|Memory~3_combout ),
	.cin(gnd),
	.combout(\top|Regs|Registradores~102_combout ),
	.cout());
// synopsys translate_off
defparam \top|Regs|Registradores~102 .lut_mask = 16'h8000;
defparam \top|Regs|Registradores~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y45_N31
dffeas \top|Regs|Registradores[4][8] (
	.clk(\KEY[2]~input_o ),
	.d(\top|Regs|Registradores~102_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\top|Regs|Registradores[4][4]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Regs|Registradores[4][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Regs|Registradores[4][8] .is_wysiwyg = "true";
defparam \top|Regs|Registradores[4][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y45_N16
cycloneive_lcell_comb \top|Regs|Registradores~75 (
// Equation(s):
// \top|Regs|Registradores~75_combout  = (!\top|Instruct_Count [3] & (!\top|Instruct_Count [4] & (\top|ALU|Add0~120_combout  & \top|Regs|Decoder0~3_combout )))

	.dataa(\top|Instruct_Count [3]),
	.datab(\top|Instruct_Count [4]),
	.datac(\top|ALU|Add0~120_combout ),
	.datad(\top|Regs|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\top|Regs|Registradores~75_combout ),
	.cout());
// synopsys translate_off
defparam \top|Regs|Registradores~75 .lut_mask = 16'h1000;
defparam \top|Regs|Registradores~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y45_N17
dffeas \top|Regs|Registradores[2][8] (
	.clk(\KEY[2]~input_o ),
	.d(\top|Regs|Registradores~75_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\top|Regs|Registradores[2][9]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Regs|Registradores[2][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Regs|Registradores[2][8] .is_wysiwyg = "true";
defparam \top|Regs|Registradores[2][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y45_N22
cycloneive_lcell_comb \top|ALU|Add0~113 (
// Equation(s):
// \top|ALU|Add0~113_combout  = (\top|Regs|Registradores[2][8]~q  & ((\top|Instruct_Count [0]) # (!\top|IM|Memory~3_combout )))

	.dataa(\top|Instruct_Count [0]),
	.datab(\top|Regs|Registradores[2][8]~q ),
	.datac(\top|IM|Memory~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\top|ALU|Add0~113_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~113 .lut_mask = 16'h8C8C;
defparam \top|ALU|Add0~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y45_N24
cycloneive_lcell_comb \top|ALU|Add0~114 (
// Equation(s):
// \top|ALU|Add0~114_combout  = (\top|ALU|Add0~35_combout  & ((\top|ALU|Add0~31_combout  & (\top|Regs|Registradores[4][8]~q )) # (!\top|ALU|Add0~31_combout  & ((\top|ALU|Add0~113_combout ))))) # (!\top|ALU|Add0~35_combout  & (((!\top|ALU|Add0~31_combout ))))

	.dataa(\top|Regs|Registradores[4][8]~q ),
	.datab(\top|ALU|Add0~35_combout ),
	.datac(\top|ALU|Add0~113_combout ),
	.datad(\top|ALU|Add0~31_combout ),
	.cin(gnd),
	.combout(\top|ALU|Add0~114_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~114 .lut_mask = 16'h88F3;
defparam \top|ALU|Add0~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y45_N2
cycloneive_lcell_comb \top|ALU|Add0~115 (
// Equation(s):
// \top|ALU|Add0~115_combout  = (\top|ALU|Add0~28_combout  & (((\top|ALU|Add0~114_combout )))) # (!\top|ALU|Add0~28_combout  & ((\top|ALU|Add0~114_combout  & (\top|Regs|Registradores[0][8]~q )) # (!\top|ALU|Add0~114_combout  & 
// ((\top|Regs|Registradores[1][8]~q )))))

	.dataa(\top|Regs|Registradores[0][8]~q ),
	.datab(\top|ALU|Add0~28_combout ),
	.datac(\top|Regs|Registradores[1][8]~q ),
	.datad(\top|ALU|Add0~114_combout ),
	.cin(gnd),
	.combout(\top|ALU|Add0~115_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~115 .lut_mask = 16'hEE30;
defparam \top|ALU|Add0~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y45_N4
cycloneive_lcell_comb \top|ALU|Add0~116 (
// Equation(s):
// \top|ALU|Add0~116_combout  = ((\top|IM|Memory~4_combout ) # ((\top|IM|Memory~9_combout  & !\top|Instruct_Count [4]))) # (!\top|Regs|Registradores[4][8]~q )

	.dataa(\top|Regs|Registradores[4][8]~q ),
	.datab(\top|IM|Memory~9_combout ),
	.datac(\top|IM|Memory~4_combout ),
	.datad(\top|Instruct_Count [4]),
	.cin(gnd),
	.combout(\top|ALU|Add0~116_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~116 .lut_mask = 16'hF5FD;
defparam \top|ALU|Add0~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y45_N6
cycloneive_lcell_comb \top|ALU|Add0~117 (
// Equation(s):
// \top|ALU|Add0~117_combout  = (\top|ALU|Add0~30_combout  & ((\top|ALU|Add0~31_combout  & ((\top|ALU|Add0~116_combout ))) # (!\top|ALU|Add0~31_combout  & (!\top|Regs|Registradores[2][8]~q )))) # (!\top|ALU|Add0~30_combout  & (((!\top|ALU|Add0~31_combout 
// ))))

	.dataa(\top|ALU|Add0~30_combout ),
	.datab(\top|Regs|Registradores[2][8]~q ),
	.datac(\top|ALU|Add0~116_combout ),
	.datad(\top|ALU|Add0~31_combout ),
	.cin(gnd),
	.combout(\top|ALU|Add0~117_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~117 .lut_mask = 16'hA077;
defparam \top|ALU|Add0~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y45_N20
cycloneive_lcell_comb \top|ALU|Add0~118 (
// Equation(s):
// \top|ALU|Add0~118_combout  = (\top|ALU|Add0~28_combout  & (((\top|ALU|Add0~117_combout )))) # (!\top|ALU|Add0~28_combout  & ((\top|ALU|Add0~117_combout  & (!\top|Regs|Registradores[0][8]~q )) # (!\top|ALU|Add0~117_combout  & 
// ((!\top|Regs|Registradores[1][8]~q )))))

	.dataa(\top|Regs|Registradores[0][8]~q ),
	.datab(\top|ALU|Add0~28_combout ),
	.datac(\top|Regs|Registradores[1][8]~q ),
	.datad(\top|ALU|Add0~117_combout ),
	.cin(gnd),
	.combout(\top|ALU|Add0~118_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~118 .lut_mask = 16'hDD03;
defparam \top|ALU|Add0~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y43_N0
cycloneive_lcell_comb \top|ALU|Add0~119 (
// Equation(s):
// \top|ALU|Add0~119_combout  = (\top|ALU_Controller|Mux5~0_combout  & (\top|MUX_ALU|Out[4]~0_combout  & (\top|ALU|Add0~115_combout ))) # (!\top|ALU_Controller|Mux5~0_combout  & (((\top|ALU|Add0~118_combout )) # (!\top|MUX_ALU|Out[4]~0_combout )))

	.dataa(\top|ALU_Controller|Mux5~0_combout ),
	.datab(\top|MUX_ALU|Out[4]~0_combout ),
	.datac(\top|ALU|Add0~115_combout ),
	.datad(\top|ALU|Add0~118_combout ),
	.cin(gnd),
	.combout(\top|ALU|Add0~119_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~119 .lut_mask = 16'hD591;
defparam \top|ALU|Add0~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y43_N0
cycloneive_lcell_comb \top|ALU|Add0~120 (
// Equation(s):
// \top|ALU|Add0~120_combout  = (\top|Regs|Mux23~0_combout  & ((\top|ALU|Add0~119_combout  & (\top|ALU|Add0~112  & VCC)) # (!\top|ALU|Add0~119_combout  & (!\top|ALU|Add0~112 )))) # (!\top|Regs|Mux23~0_combout  & ((\top|ALU|Add0~119_combout  & 
// (!\top|ALU|Add0~112 )) # (!\top|ALU|Add0~119_combout  & ((\top|ALU|Add0~112 ) # (GND)))))
// \top|ALU|Add0~121  = CARRY((\top|Regs|Mux23~0_combout  & (!\top|ALU|Add0~119_combout  & !\top|ALU|Add0~112 )) # (!\top|Regs|Mux23~0_combout  & ((!\top|ALU|Add0~112 ) # (!\top|ALU|Add0~119_combout ))))

	.dataa(\top|Regs|Mux23~0_combout ),
	.datab(\top|ALU|Add0~119_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\top|ALU|Add0~112 ),
	.combout(\top|ALU|Add0~120_combout ),
	.cout(\top|ALU|Add0~121 ));
// synopsys translate_off
defparam \top|ALU|Add0~120 .lut_mask = 16'h9617;
defparam \top|ALU|Add0~120 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X108_Y43_N24
cycloneive_lcell_comb \top|Regs|Registradores~45 (
// Equation(s):
// \top|Regs|Registradores~45_combout  = (\top|Regs|Decoder0~1_combout  & (!\top|Instruct_Count [4] & \top|ALU|Add0~120_combout ))

	.dataa(gnd),
	.datab(\top|Regs|Decoder0~1_combout ),
	.datac(\top|Instruct_Count [4]),
	.datad(\top|ALU|Add0~120_combout ),
	.cin(gnd),
	.combout(\top|Regs|Registradores~45_combout ),
	.cout());
// synopsys translate_off
defparam \top|Regs|Registradores~45 .lut_mask = 16'h0C00;
defparam \top|Regs|Registradores~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y43_N25
dffeas \top|Regs|Registradores[1][8] (
	.clk(\KEY[2]~input_o ),
	.d(\top|Regs|Registradores~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\top|Regs|Registradores[1][1]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Regs|Registradores[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Regs|Registradores[1][8] .is_wysiwyg = "true";
defparam \top|Regs|Registradores[1][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y42_N18
cycloneive_lcell_comb \top|Regs|Register_Out[8]~feeder (
// Equation(s):
// \top|Regs|Register_Out[8]~feeder_combout  = \top|Regs|Registradores[1][8]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\top|Regs|Registradores[1][8]~q ),
	.cin(gnd),
	.combout(\top|Regs|Register_Out[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \top|Regs|Register_Out[8]~feeder .lut_mask = 16'hFF00;
defparam \top|Regs|Register_Out[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y42_N19
dffeas \top|Regs|Register_Out[8] (
	.clk(\KEY[2]~input_o ),
	.d(\top|Regs|Register_Out[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Regs|Register_Out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \top|Regs|Register_Out[8] .is_wysiwyg = "true";
defparam \top|Regs|Register_Out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y42_N14
cycloneive_lcell_comb \print|LEDR[8]~feeder (
// Equation(s):
// \print|LEDR[8]~feeder_combout  = \top|Regs|Register_Out [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\top|Regs|Register_Out [8]),
	.cin(gnd),
	.combout(\print|LEDR[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \print|LEDR[8]~feeder .lut_mask = 16'hFF00;
defparam \print|LEDR[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y42_N15
dffeas \print|LEDR[8] (
	.clk(\KEY[2]~input_o ),
	.d(\print|LEDR[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\print|LEDR [8]),
	.prn(vcc));
// synopsys translate_off
defparam \print|LEDR[8] .is_wysiwyg = "true";
defparam \print|LEDR[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y42_N2
cycloneive_lcell_comb \top|Regs|Registradores~76 (
// Equation(s):
// \top|Regs|Registradores~76_combout  = (\top|Controller|RegWrite~combout  & (\top|ALU|Add0~129_combout  & ((\top|Instruct_Count [4]) # (\top|Regs|Decoder0~2_combout ))))

	.dataa(\top|Instruct_Count [4]),
	.datab(\top|Controller|RegWrite~combout ),
	.datac(\top|Regs|Decoder0~2_combout ),
	.datad(\top|ALU|Add0~129_combout ),
	.cin(gnd),
	.combout(\top|Regs|Registradores~76_combout ),
	.cout());
// synopsys translate_off
defparam \top|Regs|Registradores~76 .lut_mask = 16'hC800;
defparam \top|Regs|Registradores~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y42_N3
dffeas \top|Regs|Registradores[0][9] (
	.clk(\KEY[2]~input_o ),
	.d(\top|Regs|Registradores~76_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\top|Regs|Registradores[0][1]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Regs|Registradores[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Regs|Registradores[0][9] .is_wysiwyg = "true";
defparam \top|Regs|Registradores[0][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y42_N6
cycloneive_lcell_comb \top|Regs|Mux22~0 (
// Equation(s):
// \top|Regs|Mux22~0_combout  = (\top|Instruct_Count [4] & (\top|Regs|Registradores[0][9]~q )) # (!\top|Instruct_Count [4] & ((\top|IM|Memory~0_combout  & ((\top|Regs|Registradores[1][9]~q ))) # (!\top|IM|Memory~0_combout  & (\top|Regs|Registradores[0][9]~q 
// ))))

	.dataa(\top|Instruct_Count [4]),
	.datab(\top|Regs|Registradores[0][9]~q ),
	.datac(\top|Regs|Registradores[1][9]~q ),
	.datad(\top|IM|Memory~0_combout ),
	.cin(gnd),
	.combout(\top|Regs|Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \top|Regs|Mux22~0 .lut_mask = 16'hD8CC;
defparam \top|Regs|Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y42_N30
cycloneive_lcell_comb \top|Regs|Registradores~77 (
// Equation(s):
// \top|Regs|Registradores~77_combout  = (!\top|Instruct_Count [4] & (!\top|Instruct_Count [3] & (\top|Regs|Decoder0~3_combout  & \top|ALU|Add0~129_combout )))

	.dataa(\top|Instruct_Count [4]),
	.datab(\top|Instruct_Count [3]),
	.datac(\top|Regs|Decoder0~3_combout ),
	.datad(\top|ALU|Add0~129_combout ),
	.cin(gnd),
	.combout(\top|Regs|Registradores~77_combout ),
	.cout());
// synopsys translate_off
defparam \top|Regs|Registradores~77 .lut_mask = 16'h1000;
defparam \top|Regs|Registradores~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y42_N31
dffeas \top|Regs|Registradores[2][9] (
	.clk(\KEY[2]~input_o ),
	.d(\top|Regs|Registradores~77_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\top|Regs|Registradores[2][9]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Regs|Registradores[2][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Regs|Registradores[2][9] .is_wysiwyg = "true";
defparam \top|Regs|Registradores[2][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y42_N16
cycloneive_lcell_comb \top|Regs|Registradores~103 (
// Equation(s):
// \top|Regs|Registradores~103_combout  = (\top|IM|Memory~3_combout  & (\top|Instruct_Count [0] & (\top|Controller|RegWrite~combout  & \top|ALU|Add0~129_combout )))

	.dataa(\top|IM|Memory~3_combout ),
	.datab(\top|Instruct_Count [0]),
	.datac(\top|Controller|RegWrite~combout ),
	.datad(\top|ALU|Add0~129_combout ),
	.cin(gnd),
	.combout(\top|Regs|Registradores~103_combout ),
	.cout());
// synopsys translate_off
defparam \top|Regs|Registradores~103 .lut_mask = 16'h8000;
defparam \top|Regs|Registradores~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y42_N17
dffeas \top|Regs|Registradores[4][9] (
	.clk(\KEY[2]~input_o ),
	.d(\top|Regs|Registradores~103_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\top|Regs|Registradores[4][4]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Regs|Registradores[4][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Regs|Registradores[4][9] .is_wysiwyg = "true";
defparam \top|Regs|Registradores[4][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y42_N18
cycloneive_lcell_comb \top|ALU|Add0~125 (
// Equation(s):
// \top|ALU|Add0~125_combout  = (\top|IM|Memory~4_combout ) # (((\top|IM|Memory~9_combout  & !\top|Instruct_Count [4])) # (!\top|Regs|Registradores[4][9]~q ))

	.dataa(\top|IM|Memory~9_combout ),
	.datab(\top|Instruct_Count [4]),
	.datac(\top|IM|Memory~4_combout ),
	.datad(\top|Regs|Registradores[4][9]~q ),
	.cin(gnd),
	.combout(\top|ALU|Add0~125_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~125 .lut_mask = 16'hF2FF;
defparam \top|ALU|Add0~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y42_N12
cycloneive_lcell_comb \top|ALU|Add0~126 (
// Equation(s):
// \top|ALU|Add0~126_combout  = (\top|ALU|Add0~31_combout  & (((\top|ALU|Add0~125_combout  & \top|ALU|Add0~30_combout )))) # (!\top|ALU|Add0~31_combout  & (((!\top|ALU|Add0~30_combout )) # (!\top|Regs|Registradores[2][9]~q )))

	.dataa(\top|Regs|Registradores[2][9]~q ),
	.datab(\top|ALU|Add0~125_combout ),
	.datac(\top|ALU|Add0~31_combout ),
	.datad(\top|ALU|Add0~30_combout ),
	.cin(gnd),
	.combout(\top|ALU|Add0~126_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~126 .lut_mask = 16'hC50F;
defparam \top|ALU|Add0~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y42_N10
cycloneive_lcell_comb \top|ALU|Add0~127 (
// Equation(s):
// \top|ALU|Add0~127_combout  = (\top|ALU|Add0~28_combout  & (((\top|ALU|Add0~126_combout )))) # (!\top|ALU|Add0~28_combout  & ((\top|ALU|Add0~126_combout  & ((!\top|Regs|Registradores[0][9]~q ))) # (!\top|ALU|Add0~126_combout  & 
// (!\top|Regs|Registradores[1][9]~q ))))

	.dataa(\top|ALU|Add0~28_combout ),
	.datab(\top|Regs|Registradores[1][9]~q ),
	.datac(\top|Regs|Registradores[0][9]~q ),
	.datad(\top|ALU|Add0~126_combout ),
	.cin(gnd),
	.combout(\top|ALU|Add0~127_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~127 .lut_mask = 16'hAF11;
defparam \top|ALU|Add0~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y42_N28
cycloneive_lcell_comb \top|ALU|Add0~122 (
// Equation(s):
// \top|ALU|Add0~122_combout  = (\top|Regs|Registradores[2][9]~q  & ((\top|Instruct_Count [0]) # (!\top|IM|Memory~3_combout )))

	.dataa(\top|Instruct_Count [0]),
	.datab(gnd),
	.datac(\top|Regs|Registradores[2][9]~q ),
	.datad(\top|IM|Memory~3_combout ),
	.cin(gnd),
	.combout(\top|ALU|Add0~122_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~122 .lut_mask = 16'hA0F0;
defparam \top|ALU|Add0~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y42_N14
cycloneive_lcell_comb \top|ALU|Add0~123 (
// Equation(s):
// \top|ALU|Add0~123_combout  = (\top|ALU|Add0~35_combout  & ((\top|ALU|Add0~31_combout  & (\top|Regs|Registradores[4][9]~q )) # (!\top|ALU|Add0~31_combout  & ((\top|ALU|Add0~122_combout ))))) # (!\top|ALU|Add0~35_combout  & (((!\top|ALU|Add0~31_combout ))))

	.dataa(\top|Regs|Registradores[4][9]~q ),
	.datab(\top|ALU|Add0~35_combout ),
	.datac(\top|ALU|Add0~31_combout ),
	.datad(\top|ALU|Add0~122_combout ),
	.cin(gnd),
	.combout(\top|ALU|Add0~123_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~123 .lut_mask = 16'h8F83;
defparam \top|ALU|Add0~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y42_N0
cycloneive_lcell_comb \top|ALU|Add0~124 (
// Equation(s):
// \top|ALU|Add0~124_combout  = (\top|ALU|Add0~28_combout  & (\top|ALU|Add0~123_combout )) # (!\top|ALU|Add0~28_combout  & ((\top|ALU|Add0~123_combout  & ((\top|Regs|Registradores[0][9]~q ))) # (!\top|ALU|Add0~123_combout  & (\top|Regs|Registradores[1][9]~q 
// ))))

	.dataa(\top|ALU|Add0~28_combout ),
	.datab(\top|ALU|Add0~123_combout ),
	.datac(\top|Regs|Registradores[1][9]~q ),
	.datad(\top|Regs|Registradores[0][9]~q ),
	.cin(gnd),
	.combout(\top|ALU|Add0~124_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~124 .lut_mask = 16'hDC98;
defparam \top|ALU|Add0~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y42_N16
cycloneive_lcell_comb \top|ALU|Add0~128 (
// Equation(s):
// \top|ALU|Add0~128_combout  = (\top|ALU_Controller|Mux5~0_combout  & (((\top|ALU|Add0~124_combout  & \top|MUX_ALU|Out[4]~0_combout )))) # (!\top|ALU_Controller|Mux5~0_combout  & ((\top|ALU|Add0~127_combout ) # ((!\top|MUX_ALU|Out[4]~0_combout ))))

	.dataa(\top|ALU|Add0~127_combout ),
	.datab(\top|ALU|Add0~124_combout ),
	.datac(\top|ALU_Controller|Mux5~0_combout ),
	.datad(\top|MUX_ALU|Out[4]~0_combout ),
	.cin(gnd),
	.combout(\top|ALU|Add0~128_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~128 .lut_mask = 16'hCA0F;
defparam \top|ALU|Add0~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y43_N2
cycloneive_lcell_comb \top|ALU|Add0~129 (
// Equation(s):
// \top|ALU|Add0~129_combout  = ((\top|Regs|Mux22~0_combout  $ (\top|ALU|Add0~128_combout  $ (!\top|ALU|Add0~121 )))) # (GND)
// \top|ALU|Add0~130  = CARRY((\top|Regs|Mux22~0_combout  & ((\top|ALU|Add0~128_combout ) # (!\top|ALU|Add0~121 ))) # (!\top|Regs|Mux22~0_combout  & (\top|ALU|Add0~128_combout  & !\top|ALU|Add0~121 )))

	.dataa(\top|Regs|Mux22~0_combout ),
	.datab(\top|ALU|Add0~128_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\top|ALU|Add0~121 ),
	.combout(\top|ALU|Add0~129_combout ),
	.cout(\top|ALU|Add0~130 ));
// synopsys translate_off
defparam \top|ALU|Add0~129 .lut_mask = 16'h698E;
defparam \top|ALU|Add0~129 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X108_Y43_N30
cycloneive_lcell_comb \top|Regs|Registradores~46 (
// Equation(s):
// \top|Regs|Registradores~46_combout  = (\top|Regs|Decoder0~1_combout  & (!\top|Instruct_Count [4] & \top|ALU|Add0~129_combout ))

	.dataa(gnd),
	.datab(\top|Regs|Decoder0~1_combout ),
	.datac(\top|Instruct_Count [4]),
	.datad(\top|ALU|Add0~129_combout ),
	.cin(gnd),
	.combout(\top|Regs|Registradores~46_combout ),
	.cout());
// synopsys translate_off
defparam \top|Regs|Registradores~46 .lut_mask = 16'h0C00;
defparam \top|Regs|Registradores~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y43_N31
dffeas \top|Regs|Registradores[1][9] (
	.clk(\KEY[2]~input_o ),
	.d(\top|Regs|Registradores~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\top|Regs|Registradores[1][1]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Regs|Registradores[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Regs|Registradores[1][9] .is_wysiwyg = "true";
defparam \top|Regs|Registradores[1][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y42_N14
cycloneive_lcell_comb \top|Regs|Register_Out[9]~feeder (
// Equation(s):
// \top|Regs|Register_Out[9]~feeder_combout  = \top|Regs|Registradores[1][9]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\top|Regs|Registradores[1][9]~q ),
	.cin(gnd),
	.combout(\top|Regs|Register_Out[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \top|Regs|Register_Out[9]~feeder .lut_mask = 16'hFF00;
defparam \top|Regs|Register_Out[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y42_N15
dffeas \top|Regs|Register_Out[9] (
	.clk(\KEY[2]~input_o ),
	.d(\top|Regs|Register_Out[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Regs|Register_Out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \top|Regs|Register_Out[9] .is_wysiwyg = "true";
defparam \top|Regs|Register_Out[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X111_Y42_N17
dffeas \print|LEDR[9] (
	.clk(\KEY[2]~input_o ),
	.d(gnd),
	.asdata(\top|Regs|Register_Out [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\print|LEDR [9]),
	.prn(vcc));
// synopsys translate_off
defparam \print|LEDR[9] .is_wysiwyg = "true";
defparam \print|LEDR[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y43_N12
cycloneive_lcell_comb \top|Regs|Registradores~78 (
// Equation(s):
// \top|Regs|Registradores~78_combout  = (\top|Controller|RegWrite~combout  & (\top|ALU|Add0~139_combout  & ((\top|Regs|Decoder0~2_combout ) # (\top|Instruct_Count [4]))))

	.dataa(\top|Regs|Decoder0~2_combout ),
	.datab(\top|Controller|RegWrite~combout ),
	.datac(\top|ALU|Add0~139_combout ),
	.datad(\top|Instruct_Count [4]),
	.cin(gnd),
	.combout(\top|Regs|Registradores~78_combout ),
	.cout());
// synopsys translate_off
defparam \top|Regs|Registradores~78 .lut_mask = 16'hC080;
defparam \top|Regs|Registradores~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y43_N13
dffeas \top|Regs|Registradores[0][10] (
	.clk(\KEY[2]~input_o ),
	.d(\top|Regs|Registradores~78_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\top|Regs|Registradores[0][1]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Regs|Registradores[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Regs|Registradores[0][10] .is_wysiwyg = "true";
defparam \top|Regs|Registradores[0][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y43_N6
cycloneive_lcell_comb \top|Regs|Registradores~104 (
// Equation(s):
// \top|Regs|Registradores~104_combout  = (\top|Instruct_Count [0] & (\top|Controller|RegWrite~combout  & (\top|IM|Memory~3_combout  & \top|ALU|Add0~139_combout )))

	.dataa(\top|Instruct_Count [0]),
	.datab(\top|Controller|RegWrite~combout ),
	.datac(\top|IM|Memory~3_combout ),
	.datad(\top|ALU|Add0~139_combout ),
	.cin(gnd),
	.combout(\top|Regs|Registradores~104_combout ),
	.cout());
// synopsys translate_off
defparam \top|Regs|Registradores~104 .lut_mask = 16'h8000;
defparam \top|Regs|Registradores~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y43_N7
dffeas \top|Regs|Registradores[4][10] (
	.clk(\KEY[2]~input_o ),
	.d(\top|Regs|Registradores~104_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\top|Regs|Registradores[4][4]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Regs|Registradores[4][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Regs|Registradores[4][10] .is_wysiwyg = "true";
defparam \top|Regs|Registradores[4][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y43_N8
cycloneive_lcell_comb \top|ALU|Add0~131 (
// Equation(s):
// \top|ALU|Add0~131_combout  = ((\top|IM|Memory~4_combout ) # ((!\top|Instruct_Count [4] & \top|IM|Memory~9_combout ))) # (!\top|Regs|Registradores[4][10]~q )

	.dataa(\top|Regs|Registradores[4][10]~q ),
	.datab(\top|Instruct_Count [4]),
	.datac(\top|IM|Memory~9_combout ),
	.datad(\top|IM|Memory~4_combout ),
	.cin(gnd),
	.combout(\top|ALU|Add0~131_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~131 .lut_mask = 16'hFF75;
defparam \top|ALU|Add0~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y43_N20
cycloneive_lcell_comb \top|Regs|Registradores~79 (
// Equation(s):
// \top|Regs|Registradores~79_combout  = (!\top|Instruct_Count [3] & (\top|Regs|Decoder0~3_combout  & (\top|ALU|Add0~139_combout  & !\top|Instruct_Count [4])))

	.dataa(\top|Instruct_Count [3]),
	.datab(\top|Regs|Decoder0~3_combout ),
	.datac(\top|ALU|Add0~139_combout ),
	.datad(\top|Instruct_Count [4]),
	.cin(gnd),
	.combout(\top|Regs|Registradores~79_combout ),
	.cout());
// synopsys translate_off
defparam \top|Regs|Registradores~79 .lut_mask = 16'h0040;
defparam \top|Regs|Registradores~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y43_N21
dffeas \top|Regs|Registradores[2][10] (
	.clk(\KEY[2]~input_o ),
	.d(\top|Regs|Registradores~79_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\top|Regs|Registradores[2][9]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Regs|Registradores[2][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Regs|Registradores[2][10] .is_wysiwyg = "true";
defparam \top|Regs|Registradores[2][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y43_N28
cycloneive_lcell_comb \top|ALU|Add0~132 (
// Equation(s):
// \top|ALU|Add0~132_combout  = (\top|ALU|Add0~31_combout  & (\top|ALU|Add0~131_combout  & ((\top|ALU|Add0~30_combout )))) # (!\top|ALU|Add0~31_combout  & (((!\top|ALU|Add0~30_combout ) # (!\top|Regs|Registradores[2][10]~q ))))

	.dataa(\top|ALU|Add0~131_combout ),
	.datab(\top|ALU|Add0~31_combout ),
	.datac(\top|Regs|Registradores[2][10]~q ),
	.datad(\top|ALU|Add0~30_combout ),
	.cin(gnd),
	.combout(\top|ALU|Add0~132_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~132 .lut_mask = 16'h8B33;
defparam \top|ALU|Add0~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y43_N22
cycloneive_lcell_comb \top|ALU|Add0~133 (
// Equation(s):
// \top|ALU|Add0~133_combout  = (\top|ALU|Add0~28_combout  & (((\top|ALU|Add0~132_combout )))) # (!\top|ALU|Add0~28_combout  & ((\top|ALU|Add0~132_combout  & ((!\top|Regs|Registradores[0][10]~q ))) # (!\top|ALU|Add0~132_combout  & 
// (!\top|Regs|Registradores[1][10]~q ))))

	.dataa(\top|Regs|Registradores[1][10]~q ),
	.datab(\top|ALU|Add0~28_combout ),
	.datac(\top|Regs|Registradores[0][10]~q ),
	.datad(\top|ALU|Add0~132_combout ),
	.cin(gnd),
	.combout(\top|ALU|Add0~133_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~133 .lut_mask = 16'hCF11;
defparam \top|ALU|Add0~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y43_N14
cycloneive_lcell_comb \top|ALU|Add0~134 (
// Equation(s):
// \top|ALU|Add0~134_combout  = (\top|Regs|Registradores[2][10]~q  & ((\top|Instruct_Count [0]) # (!\top|IM|Memory~3_combout )))

	.dataa(gnd),
	.datab(\top|Regs|Registradores[2][10]~q ),
	.datac(\top|Instruct_Count [0]),
	.datad(\top|IM|Memory~3_combout ),
	.cin(gnd),
	.combout(\top|ALU|Add0~134_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~134 .lut_mask = 16'hC0CC;
defparam \top|ALU|Add0~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y43_N16
cycloneive_lcell_comb \top|ALU|Add0~135 (
// Equation(s):
// \top|ALU|Add0~135_combout  = (\top|ALU|Add0~31_combout  & (\top|Regs|Registradores[4][10]~q  & (\top|ALU|Add0~35_combout ))) # (!\top|ALU|Add0~31_combout  & (((\top|ALU|Add0~134_combout ) # (!\top|ALU|Add0~35_combout ))))

	.dataa(\top|Regs|Registradores[4][10]~q ),
	.datab(\top|ALU|Add0~31_combout ),
	.datac(\top|ALU|Add0~35_combout ),
	.datad(\top|ALU|Add0~134_combout ),
	.cin(gnd),
	.combout(\top|ALU|Add0~135_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~135 .lut_mask = 16'hB383;
defparam \top|ALU|Add0~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y43_N2
cycloneive_lcell_comb \top|ALU|Add0~136 (
// Equation(s):
// \top|ALU|Add0~136_combout  = (\top|ALU|Add0~28_combout  & (((\top|ALU|Add0~135_combout )))) # (!\top|ALU|Add0~28_combout  & ((\top|ALU|Add0~135_combout  & ((\top|Regs|Registradores[0][10]~q ))) # (!\top|ALU|Add0~135_combout  & 
// (\top|Regs|Registradores[1][10]~q ))))

	.dataa(\top|Regs|Registradores[1][10]~q ),
	.datab(\top|ALU|Add0~28_combout ),
	.datac(\top|Regs|Registradores[0][10]~q ),
	.datad(\top|ALU|Add0~135_combout ),
	.cin(gnd),
	.combout(\top|ALU|Add0~136_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~136 .lut_mask = 16'hFC22;
defparam \top|ALU|Add0~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y43_N14
cycloneive_lcell_comb \top|ALU|Add0~204 (
// Equation(s):
// \top|ALU|Add0~204_combout  = (\top|ALU|Add0~136_combout  & (((\top|Instruct_Count [4]) # (!\top|Instruct_Count [1])) # (!\top|IM|Memory~11_combout )))

	.dataa(\top|IM|Memory~11_combout ),
	.datab(\top|Instruct_Count [1]),
	.datac(\top|Instruct_Count [4]),
	.datad(\top|ALU|Add0~136_combout ),
	.cin(gnd),
	.combout(\top|ALU|Add0~204_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~204 .lut_mask = 16'hF700;
defparam \top|ALU|Add0~204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y43_N8
cycloneive_lcell_comb \top|ALU|Add0~137 (
// Equation(s):
// \top|ALU|Add0~137_combout  = (\top|ALU_Controller|Mux5~0_combout  & ((\top|Controller|ALUSrc~combout  & (\top|IM|Memory~8_combout )) # (!\top|Controller|ALUSrc~combout  & ((\top|ALU|Add0~204_combout ))))) # (!\top|ALU_Controller|Mux5~0_combout  & 
// (((!\top|Controller|ALUSrc~combout ))))

	.dataa(\top|ALU_Controller|Mux5~0_combout ),
	.datab(\top|IM|Memory~8_combout ),
	.datac(\top|ALU|Add0~204_combout ),
	.datad(\top|Controller|ALUSrc~combout ),
	.cin(gnd),
	.combout(\top|ALU|Add0~137_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~137 .lut_mask = 16'h88F5;
defparam \top|ALU|Add0~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y43_N10
cycloneive_lcell_comb \top|ALU|Add0~138 (
// Equation(s):
// \top|ALU|Add0~138_combout  = (\top|ALU|Add0~137_combout  & ((\top|ALU|Add0~133_combout ) # ((!\top|ALU|Add0~87_combout )))) # (!\top|ALU|Add0~137_combout  & (((!\top|IM|Memory~8_combout  & \top|ALU|Add0~87_combout ))))

	.dataa(\top|ALU|Add0~133_combout ),
	.datab(\top|IM|Memory~8_combout ),
	.datac(\top|ALU|Add0~137_combout ),
	.datad(\top|ALU|Add0~87_combout ),
	.cin(gnd),
	.combout(\top|ALU|Add0~138_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~138 .lut_mask = 16'hA3F0;
defparam \top|ALU|Add0~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y43_N18
cycloneive_lcell_comb \top|Regs|Mux21~0 (
// Equation(s):
// \top|Regs|Mux21~0_combout  = (\top|Instruct_Count [4] & (((\top|Regs|Registradores[0][10]~q )))) # (!\top|Instruct_Count [4] & ((\top|IM|Memory~0_combout  & (\top|Regs|Registradores[1][10]~q )) # (!\top|IM|Memory~0_combout  & 
// ((\top|Regs|Registradores[0][10]~q )))))

	.dataa(\top|Regs|Registradores[1][10]~q ),
	.datab(\top|Instruct_Count [4]),
	.datac(\top|IM|Memory~0_combout ),
	.datad(\top|Regs|Registradores[0][10]~q ),
	.cin(gnd),
	.combout(\top|Regs|Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \top|Regs|Mux21~0 .lut_mask = 16'hEF20;
defparam \top|Regs|Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y43_N4
cycloneive_lcell_comb \top|ALU|Add0~139 (
// Equation(s):
// \top|ALU|Add0~139_combout  = (\top|ALU|Add0~138_combout  & ((\top|Regs|Mux21~0_combout  & (\top|ALU|Add0~130  & VCC)) # (!\top|Regs|Mux21~0_combout  & (!\top|ALU|Add0~130 )))) # (!\top|ALU|Add0~138_combout  & ((\top|Regs|Mux21~0_combout  & 
// (!\top|ALU|Add0~130 )) # (!\top|Regs|Mux21~0_combout  & ((\top|ALU|Add0~130 ) # (GND)))))
// \top|ALU|Add0~140  = CARRY((\top|ALU|Add0~138_combout  & (!\top|Regs|Mux21~0_combout  & !\top|ALU|Add0~130 )) # (!\top|ALU|Add0~138_combout  & ((!\top|ALU|Add0~130 ) # (!\top|Regs|Mux21~0_combout ))))

	.dataa(\top|ALU|Add0~138_combout ),
	.datab(\top|Regs|Mux21~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\top|ALU|Add0~130 ),
	.combout(\top|ALU|Add0~139_combout ),
	.cout(\top|ALU|Add0~140 ));
// synopsys translate_off
defparam \top|ALU|Add0~139 .lut_mask = 16'h9617;
defparam \top|ALU|Add0~139 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X109_Y43_N6
cycloneive_lcell_comb \top|Regs|Registradores~47 (
// Equation(s):
// \top|Regs|Registradores~47_combout  = (\top|Regs|Decoder0~1_combout  & (\top|ALU|Add0~139_combout  & !\top|Instruct_Count [4]))

	.dataa(\top|Regs|Decoder0~1_combout ),
	.datab(gnd),
	.datac(\top|ALU|Add0~139_combout ),
	.datad(\top|Instruct_Count [4]),
	.cin(gnd),
	.combout(\top|Regs|Registradores~47_combout ),
	.cout());
// synopsys translate_off
defparam \top|Regs|Registradores~47 .lut_mask = 16'h00A0;
defparam \top|Regs|Registradores~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y43_N7
dffeas \top|Regs|Registradores[1][10] (
	.clk(\KEY[2]~input_o ),
	.d(\top|Regs|Registradores~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\top|Regs|Registradores[1][1]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Regs|Registradores[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Regs|Registradores[1][10] .is_wysiwyg = "true";
defparam \top|Regs|Registradores[1][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y42_N2
cycloneive_lcell_comb \top|Regs|Register_Out[10]~feeder (
// Equation(s):
// \top|Regs|Register_Out[10]~feeder_combout  = \top|Regs|Registradores[1][10]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\top|Regs|Registradores[1][10]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\top|Regs|Register_Out[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \top|Regs|Register_Out[10]~feeder .lut_mask = 16'hF0F0;
defparam \top|Regs|Register_Out[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y42_N3
dffeas \top|Regs|Register_Out[10] (
	.clk(\KEY[2]~input_o ),
	.d(\top|Regs|Register_Out[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Regs|Register_Out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \top|Regs|Register_Out[10] .is_wysiwyg = "true";
defparam \top|Regs|Register_Out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y42_N8
cycloneive_lcell_comb \print|LEDR[10]~feeder (
// Equation(s):
// \print|LEDR[10]~feeder_combout  = \top|Regs|Register_Out [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\top|Regs|Register_Out [10]),
	.cin(gnd),
	.combout(\print|LEDR[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \print|LEDR[10]~feeder .lut_mask = 16'hFF00;
defparam \print|LEDR[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y42_N9
dffeas \print|LEDR[10] (
	.clk(\KEY[2]~input_o ),
	.d(\print|LEDR[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\print|LEDR [10]),
	.prn(vcc));
// synopsys translate_off
defparam \print|LEDR[10] .is_wysiwyg = "true";
defparam \print|LEDR[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y46_N16
cycloneive_lcell_comb \top|Regs|Registradores~80 (
// Equation(s):
// \top|Regs|Registradores~80_combout  = (\top|Controller|RegWrite~combout  & (\top|ALU|Add0~148_combout  & ((\top|Regs|Decoder0~2_combout ) # (\top|Instruct_Count [4]))))

	.dataa(\top|Regs|Decoder0~2_combout ),
	.datab(\top|Instruct_Count [4]),
	.datac(\top|Controller|RegWrite~combout ),
	.datad(\top|ALU|Add0~148_combout ),
	.cin(gnd),
	.combout(\top|Regs|Registradores~80_combout ),
	.cout());
// synopsys translate_off
defparam \top|Regs|Registradores~80 .lut_mask = 16'hE000;
defparam \top|Regs|Registradores~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y46_N17
dffeas \top|Regs|Registradores[0][11] (
	.clk(\KEY[2]~input_o ),
	.d(\top|Regs|Registradores~80_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\top|Regs|Registradores[0][1]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Regs|Registradores[0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Regs|Registradores[0][11] .is_wysiwyg = "true";
defparam \top|Regs|Registradores[0][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y46_N10
cycloneive_lcell_comb \top|Regs|Mux20~0 (
// Equation(s):
// \top|Regs|Mux20~0_combout  = (\top|Instruct_Count [4] & (((\top|Regs|Registradores[0][11]~q )))) # (!\top|Instruct_Count [4] & ((\top|IM|Memory~0_combout  & (\top|Regs|Registradores[1][11]~q )) # (!\top|IM|Memory~0_combout  & 
// ((\top|Regs|Registradores[0][11]~q )))))

	.dataa(\top|Regs|Registradores[1][11]~q ),
	.datab(\top|Instruct_Count [4]),
	.datac(\top|IM|Memory~0_combout ),
	.datad(\top|Regs|Registradores[0][11]~q ),
	.cin(gnd),
	.combout(\top|Regs|Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \top|Regs|Mux20~0 .lut_mask = 16'hEF20;
defparam \top|Regs|Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y43_N16
cycloneive_lcell_comb \top|Regs|Registradores~81 (
// Equation(s):
// \top|Regs|Registradores~81_combout  = (!\top|Instruct_Count [3] & (\top|Regs|Decoder0~3_combout  & (\top|ALU|Add0~148_combout  & !\top|Instruct_Count [4])))

	.dataa(\top|Instruct_Count [3]),
	.datab(\top|Regs|Decoder0~3_combout ),
	.datac(\top|ALU|Add0~148_combout ),
	.datad(\top|Instruct_Count [4]),
	.cin(gnd),
	.combout(\top|Regs|Registradores~81_combout ),
	.cout());
// synopsys translate_off
defparam \top|Regs|Registradores~81 .lut_mask = 16'h0040;
defparam \top|Regs|Registradores~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y43_N17
dffeas \top|Regs|Registradores[2][11] (
	.clk(\KEY[2]~input_o ),
	.d(\top|Regs|Registradores~81_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\top|Regs|Registradores[2][9]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Regs|Registradores[2][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Regs|Registradores[2][11] .is_wysiwyg = "true";
defparam \top|Regs|Registradores[2][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y46_N2
cycloneive_lcell_comb \top|Regs|Registradores~105 (
// Equation(s):
// \top|Regs|Registradores~105_combout  = (\top|IM|Memory~3_combout  & (\top|Controller|RegWrite~combout  & (\top|Instruct_Count [0] & \top|ALU|Add0~148_combout )))

	.dataa(\top|IM|Memory~3_combout ),
	.datab(\top|Controller|RegWrite~combout ),
	.datac(\top|Instruct_Count [0]),
	.datad(\top|ALU|Add0~148_combout ),
	.cin(gnd),
	.combout(\top|Regs|Registradores~105_combout ),
	.cout());
// synopsys translate_off
defparam \top|Regs|Registradores~105 .lut_mask = 16'h8000;
defparam \top|Regs|Registradores~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y46_N3
dffeas \top|Regs|Registradores[4][11] (
	.clk(\KEY[2]~input_o ),
	.d(\top|Regs|Registradores~105_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\top|Regs|Registradores[4][4]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Regs|Registradores[4][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Regs|Registradores[4][11] .is_wysiwyg = "true";
defparam \top|Regs|Registradores[4][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y46_N22
cycloneive_lcell_comb \top|ALU|Add0~144 (
// Equation(s):
// \top|ALU|Add0~144_combout  = ((\top|IM|Memory~4_combout ) # ((!\top|Instruct_Count [4] & \top|IM|Memory~9_combout ))) # (!\top|Regs|Registradores[4][11]~q )

	.dataa(\top|Instruct_Count [4]),
	.datab(\top|Regs|Registradores[4][11]~q ),
	.datac(\top|IM|Memory~9_combout ),
	.datad(\top|IM|Memory~4_combout ),
	.cin(gnd),
	.combout(\top|ALU|Add0~144_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~144 .lut_mask = 16'hFF73;
defparam \top|ALU|Add0~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y46_N12
cycloneive_lcell_comb \top|ALU|Add0~145 (
// Equation(s):
// \top|ALU|Add0~145_combout  = (\top|ALU|Add0~31_combout  & (((\top|ALU|Add0~144_combout  & \top|ALU|Add0~30_combout )))) # (!\top|ALU|Add0~31_combout  & (((!\top|ALU|Add0~30_combout )) # (!\top|Regs|Registradores[2][11]~q )))

	.dataa(\top|ALU|Add0~31_combout ),
	.datab(\top|Regs|Registradores[2][11]~q ),
	.datac(\top|ALU|Add0~144_combout ),
	.datad(\top|ALU|Add0~30_combout ),
	.cin(gnd),
	.combout(\top|ALU|Add0~145_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~145 .lut_mask = 16'hB155;
defparam \top|ALU|Add0~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y46_N18
cycloneive_lcell_comb \top|ALU|Add0~146 (
// Equation(s):
// \top|ALU|Add0~146_combout  = (\top|ALU|Add0~28_combout  & (((\top|ALU|Add0~145_combout )))) # (!\top|ALU|Add0~28_combout  & ((\top|ALU|Add0~145_combout  & (!\top|Regs|Registradores[0][11]~q )) # (!\top|ALU|Add0~145_combout  & 
// ((!\top|Regs|Registradores[1][11]~q )))))

	.dataa(\top|ALU|Add0~28_combout ),
	.datab(\top|Regs|Registradores[0][11]~q ),
	.datac(\top|Regs|Registradores[1][11]~q ),
	.datad(\top|ALU|Add0~145_combout ),
	.cin(gnd),
	.combout(\top|ALU|Add0~146_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~146 .lut_mask = 16'hBB05;
defparam \top|ALU|Add0~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y46_N4
cycloneive_lcell_comb \top|ALU|Add0~141 (
// Equation(s):
// \top|ALU|Add0~141_combout  = (\top|Regs|Registradores[2][11]~q  & ((\top|Instruct_Count [0]) # (!\top|IM|Memory~3_combout )))

	.dataa(\top|IM|Memory~3_combout ),
	.datab(\top|Regs|Registradores[2][11]~q ),
	.datac(\top|Instruct_Count [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\top|ALU|Add0~141_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~141 .lut_mask = 16'hC4C4;
defparam \top|ALU|Add0~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y46_N14
cycloneive_lcell_comb \top|ALU|Add0~142 (
// Equation(s):
// \top|ALU|Add0~142_combout  = (\top|ALU|Add0~31_combout  & (\top|Regs|Registradores[4][11]~q  & ((\top|ALU|Add0~35_combout )))) # (!\top|ALU|Add0~31_combout  & (((\top|ALU|Add0~141_combout ) # (!\top|ALU|Add0~35_combout ))))

	.dataa(\top|ALU|Add0~31_combout ),
	.datab(\top|Regs|Registradores[4][11]~q ),
	.datac(\top|ALU|Add0~141_combout ),
	.datad(\top|ALU|Add0~35_combout ),
	.cin(gnd),
	.combout(\top|ALU|Add0~142_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~142 .lut_mask = 16'hD855;
defparam \top|ALU|Add0~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y46_N8
cycloneive_lcell_comb \top|ALU|Add0~143 (
// Equation(s):
// \top|ALU|Add0~143_combout  = (\top|ALU|Add0~142_combout  & (((\top|ALU|Add0~28_combout ) # (\top|Regs|Registradores[0][11]~q )))) # (!\top|ALU|Add0~142_combout  & (\top|Regs|Registradores[1][11]~q  & (!\top|ALU|Add0~28_combout )))

	.dataa(\top|Regs|Registradores[1][11]~q ),
	.datab(\top|ALU|Add0~142_combout ),
	.datac(\top|ALU|Add0~28_combout ),
	.datad(\top|Regs|Registradores[0][11]~q ),
	.cin(gnd),
	.combout(\top|ALU|Add0~143_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~143 .lut_mask = 16'hCEC2;
defparam \top|ALU|Add0~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y46_N24
cycloneive_lcell_comb \top|ALU|Add0~147 (
// Equation(s):
// \top|ALU|Add0~147_combout  = (\top|ALU_Controller|Mux5~0_combout  & (((\top|MUX_ALU|Out[4]~0_combout  & \top|ALU|Add0~143_combout )))) # (!\top|ALU_Controller|Mux5~0_combout  & ((\top|ALU|Add0~146_combout ) # ((!\top|MUX_ALU|Out[4]~0_combout ))))

	.dataa(\top|ALU_Controller|Mux5~0_combout ),
	.datab(\top|ALU|Add0~146_combout ),
	.datac(\top|MUX_ALU|Out[4]~0_combout ),
	.datad(\top|ALU|Add0~143_combout ),
	.cin(gnd),
	.combout(\top|ALU|Add0~147_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~147 .lut_mask = 16'hE545;
defparam \top|ALU|Add0~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y43_N6
cycloneive_lcell_comb \top|ALU|Add0~148 (
// Equation(s):
// \top|ALU|Add0~148_combout  = ((\top|Regs|Mux20~0_combout  $ (\top|ALU|Add0~147_combout  $ (!\top|ALU|Add0~140 )))) # (GND)
// \top|ALU|Add0~149  = CARRY((\top|Regs|Mux20~0_combout  & ((\top|ALU|Add0~147_combout ) # (!\top|ALU|Add0~140 ))) # (!\top|Regs|Mux20~0_combout  & (\top|ALU|Add0~147_combout  & !\top|ALU|Add0~140 )))

	.dataa(\top|Regs|Mux20~0_combout ),
	.datab(\top|ALU|Add0~147_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\top|ALU|Add0~140 ),
	.combout(\top|ALU|Add0~148_combout ),
	.cout(\top|ALU|Add0~149 ));
// synopsys translate_off
defparam \top|ALU|Add0~148 .lut_mask = 16'h698E;
defparam \top|ALU|Add0~148 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X108_Y43_N20
cycloneive_lcell_comb \top|Regs|Registradores~48 (
// Equation(s):
// \top|Regs|Registradores~48_combout  = (\top|Regs|Decoder0~1_combout  & (!\top|Instruct_Count [4] & \top|ALU|Add0~148_combout ))

	.dataa(gnd),
	.datab(\top|Regs|Decoder0~1_combout ),
	.datac(\top|Instruct_Count [4]),
	.datad(\top|ALU|Add0~148_combout ),
	.cin(gnd),
	.combout(\top|Regs|Registradores~48_combout ),
	.cout());
// synopsys translate_off
defparam \top|Regs|Registradores~48 .lut_mask = 16'h0C00;
defparam \top|Regs|Registradores~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y43_N21
dffeas \top|Regs|Registradores[1][11] (
	.clk(\KEY[2]~input_o ),
	.d(\top|Regs|Registradores~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\top|Regs|Registradores[1][1]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Regs|Registradores[1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Regs|Registradores[1][11] .is_wysiwyg = "true";
defparam \top|Regs|Registradores[1][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y42_N8
cycloneive_lcell_comb \top|Regs|Register_Out[11]~feeder (
// Equation(s):
// \top|Regs|Register_Out[11]~feeder_combout  = \top|Regs|Registradores[1][11]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\top|Regs|Registradores[1][11]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\top|Regs|Register_Out[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \top|Regs|Register_Out[11]~feeder .lut_mask = 16'hF0F0;
defparam \top|Regs|Register_Out[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y42_N9
dffeas \top|Regs|Register_Out[11] (
	.clk(\KEY[2]~input_o ),
	.d(\top|Regs|Register_Out[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Regs|Register_Out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \top|Regs|Register_Out[11] .is_wysiwyg = "true";
defparam \top|Regs|Register_Out[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X111_Y42_N3
dffeas \print|LEDR[11] (
	.clk(\KEY[2]~input_o ),
	.d(gnd),
	.asdata(\top|Regs|Register_Out [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\print|LEDR [11]),
	.prn(vcc));
// synopsys translate_off
defparam \print|LEDR[11] .is_wysiwyg = "true";
defparam \print|LEDR[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y46_N26
cycloneive_lcell_comb \top|Regs|Registradores~106 (
// Equation(s):
// \top|Regs|Registradores~106_combout  = (\top|IM|Memory~3_combout  & (\top|Controller|RegWrite~combout  & (\top|Instruct_Count [0] & \top|ALU|Add0~157_combout )))

	.dataa(\top|IM|Memory~3_combout ),
	.datab(\top|Controller|RegWrite~combout ),
	.datac(\top|Instruct_Count [0]),
	.datad(\top|ALU|Add0~157_combout ),
	.cin(gnd),
	.combout(\top|Regs|Registradores~106_combout ),
	.cout());
// synopsys translate_off
defparam \top|Regs|Registradores~106 .lut_mask = 16'h8000;
defparam \top|Regs|Registradores~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y46_N27
dffeas \top|Regs|Registradores[4][12] (
	.clk(\KEY[2]~input_o ),
	.d(\top|Regs|Registradores~106_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\top|Regs|Registradores[4][4]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Regs|Registradores[4][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Regs|Registradores[4][12] .is_wysiwyg = "true";
defparam \top|Regs|Registradores[4][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y43_N22
cycloneive_lcell_comb \top|Regs|Registradores~83 (
// Equation(s):
// \top|Regs|Registradores~83_combout  = (!\top|Instruct_Count [3] & (\top|Regs|Decoder0~3_combout  & (!\top|Instruct_Count [4] & \top|ALU|Add0~157_combout )))

	.dataa(\top|Instruct_Count [3]),
	.datab(\top|Regs|Decoder0~3_combout ),
	.datac(\top|Instruct_Count [4]),
	.datad(\top|ALU|Add0~157_combout ),
	.cin(gnd),
	.combout(\top|Regs|Registradores~83_combout ),
	.cout());
// synopsys translate_off
defparam \top|Regs|Registradores~83 .lut_mask = 16'h0400;
defparam \top|Regs|Registradores~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y43_N23
dffeas \top|Regs|Registradores[2][12] (
	.clk(\KEY[2]~input_o ),
	.d(\top|Regs|Registradores~83_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\top|Regs|Registradores[2][9]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Regs|Registradores[2][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Regs|Registradores[2][12] .is_wysiwyg = "true";
defparam \top|Regs|Registradores[2][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y46_N4
cycloneive_lcell_comb \top|ALU|Add0~150 (
// Equation(s):
// \top|ALU|Add0~150_combout  = (\top|Regs|Registradores[2][12]~q  & ((\top|Instruct_Count [0]) # (!\top|IM|Memory~3_combout )))

	.dataa(\top|Regs|Registradores[2][12]~q ),
	.datab(gnd),
	.datac(\top|Instruct_Count [0]),
	.datad(\top|IM|Memory~3_combout ),
	.cin(gnd),
	.combout(\top|ALU|Add0~150_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~150 .lut_mask = 16'hA0AA;
defparam \top|ALU|Add0~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y46_N26
cycloneive_lcell_comb \top|ALU|Add0~151 (
// Equation(s):
// \top|ALU|Add0~151_combout  = (\top|ALU|Add0~31_combout  & (\top|Regs|Registradores[4][12]~q  & (\top|ALU|Add0~35_combout ))) # (!\top|ALU|Add0~31_combout  & (((\top|ALU|Add0~150_combout ) # (!\top|ALU|Add0~35_combout ))))

	.dataa(\top|ALU|Add0~31_combout ),
	.datab(\top|Regs|Registradores[4][12]~q ),
	.datac(\top|ALU|Add0~35_combout ),
	.datad(\top|ALU|Add0~150_combout ),
	.cin(gnd),
	.combout(\top|ALU|Add0~151_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~151 .lut_mask = 16'hD585;
defparam \top|ALU|Add0~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y46_N28
cycloneive_lcell_comb \top|Regs|Registradores~82 (
// Equation(s):
// \top|Regs|Registradores~82_combout  = (\top|Controller|RegWrite~combout  & (\top|ALU|Add0~157_combout  & ((\top|Regs|Decoder0~2_combout ) # (\top|Instruct_Count [4]))))

	.dataa(\top|Regs|Decoder0~2_combout ),
	.datab(\top|Instruct_Count [4]),
	.datac(\top|Controller|RegWrite~combout ),
	.datad(\top|ALU|Add0~157_combout ),
	.cin(gnd),
	.combout(\top|Regs|Registradores~82_combout ),
	.cout());
// synopsys translate_off
defparam \top|Regs|Registradores~82 .lut_mask = 16'hE000;
defparam \top|Regs|Registradores~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y46_N29
dffeas \top|Regs|Registradores[0][12] (
	.clk(\KEY[2]~input_o ),
	.d(\top|Regs|Registradores~82_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\top|Regs|Registradores[0][1]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Regs|Registradores[0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Regs|Registradores[0][12] .is_wysiwyg = "true";
defparam \top|Regs|Registradores[0][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y46_N12
cycloneive_lcell_comb \top|ALU|Add0~152 (
// Equation(s):
// \top|ALU|Add0~152_combout  = (\top|ALU|Add0~151_combout  & ((\top|ALU|Add0~28_combout ) # ((\top|Regs|Registradores[0][12]~q )))) # (!\top|ALU|Add0~151_combout  & (!\top|ALU|Add0~28_combout  & (\top|Regs|Registradores[1][12]~q )))

	.dataa(\top|ALU|Add0~151_combout ),
	.datab(\top|ALU|Add0~28_combout ),
	.datac(\top|Regs|Registradores[1][12]~q ),
	.datad(\top|Regs|Registradores[0][12]~q ),
	.cin(gnd),
	.combout(\top|ALU|Add0~152_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~152 .lut_mask = 16'hBA98;
defparam \top|ALU|Add0~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y46_N14
cycloneive_lcell_comb \top|ALU|Add0~153 (
// Equation(s):
// \top|ALU|Add0~153_combout  = ((\top|IM|Memory~4_combout ) # ((!\top|Instruct_Count [4] & \top|IM|Memory~9_combout ))) # (!\top|Regs|Registradores[4][12]~q )

	.dataa(\top|Instruct_Count [4]),
	.datab(\top|Regs|Registradores[4][12]~q ),
	.datac(\top|IM|Memory~9_combout ),
	.datad(\top|IM|Memory~4_combout ),
	.cin(gnd),
	.combout(\top|ALU|Add0~153_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~153 .lut_mask = 16'hFF73;
defparam \top|ALU|Add0~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y46_N16
cycloneive_lcell_comb \top|ALU|Add0~154 (
// Equation(s):
// \top|ALU|Add0~154_combout  = (\top|ALU|Add0~30_combout  & ((\top|ALU|Add0~31_combout  & ((\top|ALU|Add0~153_combout ))) # (!\top|ALU|Add0~31_combout  & (!\top|Regs|Registradores[2][12]~q )))) # (!\top|ALU|Add0~30_combout  & (((!\top|ALU|Add0~31_combout 
// ))))

	.dataa(\top|Regs|Registradores[2][12]~q ),
	.datab(\top|ALU|Add0~153_combout ),
	.datac(\top|ALU|Add0~30_combout ),
	.datad(\top|ALU|Add0~31_combout ),
	.cin(gnd),
	.combout(\top|ALU|Add0~154_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~154 .lut_mask = 16'hC05F;
defparam \top|ALU|Add0~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y46_N18
cycloneive_lcell_comb \top|ALU|Add0~155 (
// Equation(s):
// \top|ALU|Add0~155_combout  = (\top|ALU|Add0~28_combout  & (((\top|ALU|Add0~154_combout )))) # (!\top|ALU|Add0~28_combout  & ((\top|ALU|Add0~154_combout  & (!\top|Regs|Registradores[0][12]~q )) # (!\top|ALU|Add0~154_combout  & 
// ((!\top|Regs|Registradores[1][12]~q )))))

	.dataa(\top|Regs|Registradores[0][12]~q ),
	.datab(\top|Regs|Registradores[1][12]~q ),
	.datac(\top|ALU|Add0~28_combout ),
	.datad(\top|ALU|Add0~154_combout ),
	.cin(gnd),
	.combout(\top|ALU|Add0~155_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~155 .lut_mask = 16'hF503;
defparam \top|ALU|Add0~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y46_N8
cycloneive_lcell_comb \top|ALU|Add0~156 (
// Equation(s):
// \top|ALU|Add0~156_combout  = (\top|ALU_Controller|Mux5~0_combout  & (\top|ALU|Add0~152_combout  & ((\top|MUX_ALU|Out[4]~0_combout )))) # (!\top|ALU_Controller|Mux5~0_combout  & (((\top|ALU|Add0~155_combout ) # (!\top|MUX_ALU|Out[4]~0_combout ))))

	.dataa(\top|ALU|Add0~152_combout ),
	.datab(\top|ALU|Add0~155_combout ),
	.datac(\top|ALU_Controller|Mux5~0_combout ),
	.datad(\top|MUX_ALU|Out[4]~0_combout ),
	.cin(gnd),
	.combout(\top|ALU|Add0~156_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~156 .lut_mask = 16'hAC0F;
defparam \top|ALU|Add0~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y46_N30
cycloneive_lcell_comb \top|Regs|Mux19~0 (
// Equation(s):
// \top|Regs|Mux19~0_combout  = (\top|Instruct_Count [4] & (((\top|Regs|Registradores[0][12]~q )))) # (!\top|Instruct_Count [4] & ((\top|IM|Memory~0_combout  & (\top|Regs|Registradores[1][12]~q )) # (!\top|IM|Memory~0_combout  & 
// ((\top|Regs|Registradores[0][12]~q )))))

	.dataa(\top|Instruct_Count [4]),
	.datab(\top|IM|Memory~0_combout ),
	.datac(\top|Regs|Registradores[1][12]~q ),
	.datad(\top|Regs|Registradores[0][12]~q ),
	.cin(gnd),
	.combout(\top|Regs|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \top|Regs|Mux19~0 .lut_mask = 16'hFB40;
defparam \top|Regs|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y43_N8
cycloneive_lcell_comb \top|ALU|Add0~157 (
// Equation(s):
// \top|ALU|Add0~157_combout  = (\top|ALU|Add0~156_combout  & ((\top|Regs|Mux19~0_combout  & (\top|ALU|Add0~149  & VCC)) # (!\top|Regs|Mux19~0_combout  & (!\top|ALU|Add0~149 )))) # (!\top|ALU|Add0~156_combout  & ((\top|Regs|Mux19~0_combout  & 
// (!\top|ALU|Add0~149 )) # (!\top|Regs|Mux19~0_combout  & ((\top|ALU|Add0~149 ) # (GND)))))
// \top|ALU|Add0~158  = CARRY((\top|ALU|Add0~156_combout  & (!\top|Regs|Mux19~0_combout  & !\top|ALU|Add0~149 )) # (!\top|ALU|Add0~156_combout  & ((!\top|ALU|Add0~149 ) # (!\top|Regs|Mux19~0_combout ))))

	.dataa(\top|ALU|Add0~156_combout ),
	.datab(\top|Regs|Mux19~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\top|ALU|Add0~149 ),
	.combout(\top|ALU|Add0~157_combout ),
	.cout(\top|ALU|Add0~158 ));
// synopsys translate_off
defparam \top|ALU|Add0~157 .lut_mask = 16'h9617;
defparam \top|ALU|Add0~157 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X109_Y43_N8
cycloneive_lcell_comb \top|Regs|Registradores~49 (
// Equation(s):
// \top|Regs|Registradores~49_combout  = (\top|Regs|Decoder0~1_combout  & (!\top|Instruct_Count [4] & \top|ALU|Add0~157_combout ))

	.dataa(\top|Regs|Decoder0~1_combout ),
	.datab(gnd),
	.datac(\top|Instruct_Count [4]),
	.datad(\top|ALU|Add0~157_combout ),
	.cin(gnd),
	.combout(\top|Regs|Registradores~49_combout ),
	.cout());
// synopsys translate_off
defparam \top|Regs|Registradores~49 .lut_mask = 16'h0A00;
defparam \top|Regs|Registradores~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y43_N9
dffeas \top|Regs|Registradores[1][12] (
	.clk(\KEY[2]~input_o ),
	.d(\top|Regs|Registradores~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\top|Regs|Registradores[1][1]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Regs|Registradores[1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Regs|Registradores[1][12] .is_wysiwyg = "true";
defparam \top|Regs|Registradores[1][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y42_N24
cycloneive_lcell_comb \top|Regs|Register_Out[12]~feeder (
// Equation(s):
// \top|Regs|Register_Out[12]~feeder_combout  = \top|Regs|Registradores[1][12]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\top|Regs|Registradores[1][12]~q ),
	.cin(gnd),
	.combout(\top|Regs|Register_Out[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \top|Regs|Register_Out[12]~feeder .lut_mask = 16'hFF00;
defparam \top|Regs|Register_Out[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y42_N25
dffeas \top|Regs|Register_Out[12] (
	.clk(\KEY[2]~input_o ),
	.d(\top|Regs|Register_Out[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Regs|Register_Out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \top|Regs|Register_Out[12] .is_wysiwyg = "true";
defparam \top|Regs|Register_Out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y42_N30
cycloneive_lcell_comb \print|LEDR[12]~feeder (
// Equation(s):
// \print|LEDR[12]~feeder_combout  = \top|Regs|Register_Out [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\top|Regs|Register_Out [12]),
	.cin(gnd),
	.combout(\print|LEDR[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \print|LEDR[12]~feeder .lut_mask = 16'hFF00;
defparam \print|LEDR[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y42_N31
dffeas \print|LEDR[12] (
	.clk(\KEY[2]~input_o ),
	.d(\print|LEDR[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\print|LEDR [12]),
	.prn(vcc));
// synopsys translate_off
defparam \print|LEDR[12] .is_wysiwyg = "true";
defparam \print|LEDR[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y43_N26
cycloneive_lcell_comb \top|Regs|Registradores~84 (
// Equation(s):
// \top|Regs|Registradores~84_combout  = (\top|Controller|RegWrite~combout  & (\top|ALU|Add0~166_combout  & ((\top|Regs|Decoder0~2_combout ) # (\top|Instruct_Count [4]))))

	.dataa(\top|Regs|Decoder0~2_combout ),
	.datab(\top|Instruct_Count [4]),
	.datac(\top|Controller|RegWrite~combout ),
	.datad(\top|ALU|Add0~166_combout ),
	.cin(gnd),
	.combout(\top|Regs|Registradores~84_combout ),
	.cout());
// synopsys translate_off
defparam \top|Regs|Registradores~84 .lut_mask = 16'hE000;
defparam \top|Regs|Registradores~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y43_N27
dffeas \top|Regs|Registradores[0][13] (
	.clk(\KEY[2]~input_o ),
	.d(\top|Regs|Registradores~84_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\top|Regs|Registradores[0][1]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Regs|Registradores[0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Regs|Registradores[0][13] .is_wysiwyg = "true";
defparam \top|Regs|Registradores[0][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y43_N10
cycloneive_lcell_comb \top|Regs|Mux18~0 (
// Equation(s):
// \top|Regs|Mux18~0_combout  = (\top|Instruct_Count [4] & (((\top|Regs|Registradores[0][13]~q )))) # (!\top|Instruct_Count [4] & ((\top|IM|Memory~0_combout  & (\top|Regs|Registradores[1][13]~q )) # (!\top|IM|Memory~0_combout  & 
// ((\top|Regs|Registradores[0][13]~q )))))

	.dataa(\top|Instruct_Count [4]),
	.datab(\top|IM|Memory~0_combout ),
	.datac(\top|Regs|Registradores[1][13]~q ),
	.datad(\top|Regs|Registradores[0][13]~q ),
	.cin(gnd),
	.combout(\top|Regs|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \top|Regs|Mux18~0 .lut_mask = 16'hFB40;
defparam \top|Regs|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y43_N12
cycloneive_lcell_comb \top|Regs|Registradores~85 (
// Equation(s):
// \top|Regs|Registradores~85_combout  = (!\top|Instruct_Count [3] & (\top|Regs|Decoder0~3_combout  & (!\top|Instruct_Count [4] & \top|ALU|Add0~166_combout )))

	.dataa(\top|Instruct_Count [3]),
	.datab(\top|Regs|Decoder0~3_combout ),
	.datac(\top|Instruct_Count [4]),
	.datad(\top|ALU|Add0~166_combout ),
	.cin(gnd),
	.combout(\top|Regs|Registradores~85_combout ),
	.cout());
// synopsys translate_off
defparam \top|Regs|Registradores~85 .lut_mask = 16'h0400;
defparam \top|Regs|Registradores~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y43_N13
dffeas \top|Regs|Registradores[2][13] (
	.clk(\KEY[2]~input_o ),
	.d(\top|Regs|Registradores~85_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\top|Regs|Registradores[2][9]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Regs|Registradores[2][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Regs|Registradores[2][13] .is_wysiwyg = "true";
defparam \top|Regs|Registradores[2][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y43_N22
cycloneive_lcell_comb \top|ALU|Add0~159 (
// Equation(s):
// \top|ALU|Add0~159_combout  = (\top|Regs|Registradores[2][13]~q  & ((\top|Instruct_Count [0]) # (!\top|IM|Memory~3_combout )))

	.dataa(\top|Regs|Registradores[2][13]~q ),
	.datab(gnd),
	.datac(\top|Instruct_Count [0]),
	.datad(\top|IM|Memory~3_combout ),
	.cin(gnd),
	.combout(\top|ALU|Add0~159_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~159 .lut_mask = 16'hA0AA;
defparam \top|ALU|Add0~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y43_N12
cycloneive_lcell_comb \top|Regs|Registradores~107 (
// Equation(s):
// \top|Regs|Registradores~107_combout  = (\top|IM|Memory~3_combout  & (\top|Controller|RegWrite~combout  & (\top|Instruct_Count [0] & \top|ALU|Add0~166_combout )))

	.dataa(\top|IM|Memory~3_combout ),
	.datab(\top|Controller|RegWrite~combout ),
	.datac(\top|Instruct_Count [0]),
	.datad(\top|ALU|Add0~166_combout ),
	.cin(gnd),
	.combout(\top|Regs|Registradores~107_combout ),
	.cout());
// synopsys translate_off
defparam \top|Regs|Registradores~107 .lut_mask = 16'h8000;
defparam \top|Regs|Registradores~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y43_N13
dffeas \top|Regs|Registradores[4][13] (
	.clk(\KEY[2]~input_o ),
	.d(\top|Regs|Registradores~107_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\top|Regs|Registradores[4][4]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Regs|Registradores[4][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Regs|Registradores[4][13] .is_wysiwyg = "true";
defparam \top|Regs|Registradores[4][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y43_N28
cycloneive_lcell_comb \top|ALU|Add0~160 (
// Equation(s):
// \top|ALU|Add0~160_combout  = (\top|ALU|Add0~35_combout  & ((\top|ALU|Add0~31_combout  & ((\top|Regs|Registradores[4][13]~q ))) # (!\top|ALU|Add0~31_combout  & (\top|ALU|Add0~159_combout )))) # (!\top|ALU|Add0~35_combout  & (((!\top|ALU|Add0~31_combout 
// ))))

	.dataa(\top|ALU|Add0~159_combout ),
	.datab(\top|Regs|Registradores[4][13]~q ),
	.datac(\top|ALU|Add0~35_combout ),
	.datad(\top|ALU|Add0~31_combout ),
	.cin(gnd),
	.combout(\top|ALU|Add0~160_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~160 .lut_mask = 16'hC0AF;
defparam \top|ALU|Add0~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y43_N10
cycloneive_lcell_comb \top|ALU|Add0~161 (
// Equation(s):
// \top|ALU|Add0~161_combout  = (\top|ALU|Add0~160_combout  & (((\top|ALU|Add0~28_combout ) # (\top|Regs|Registradores[0][13]~q )))) # (!\top|ALU|Add0~160_combout  & (\top|Regs|Registradores[1][13]~q  & (!\top|ALU|Add0~28_combout )))

	.dataa(\top|Regs|Registradores[1][13]~q ),
	.datab(\top|ALU|Add0~160_combout ),
	.datac(\top|ALU|Add0~28_combout ),
	.datad(\top|Regs|Registradores[0][13]~q ),
	.cin(gnd),
	.combout(\top|ALU|Add0~161_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~161 .lut_mask = 16'hCEC2;
defparam \top|ALU|Add0~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y43_N0
cycloneive_lcell_comb \top|ALU|Add0~162 (
// Equation(s):
// \top|ALU|Add0~162_combout  = ((\top|IM|Memory~4_combout ) # ((\top|IM|Memory~9_combout  & !\top|Instruct_Count [4]))) # (!\top|Regs|Registradores[4][13]~q )

	.dataa(\top|IM|Memory~9_combout ),
	.datab(\top|Instruct_Count [4]),
	.datac(\top|Regs|Registradores[4][13]~q ),
	.datad(\top|IM|Memory~4_combout ),
	.cin(gnd),
	.combout(\top|ALU|Add0~162_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~162 .lut_mask = 16'hFF2F;
defparam \top|ALU|Add0~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y43_N18
cycloneive_lcell_comb \top|ALU|Add0~163 (
// Equation(s):
// \top|ALU|Add0~163_combout  = (\top|ALU|Add0~31_combout  & (\top|ALU|Add0~162_combout  & ((\top|ALU|Add0~30_combout )))) # (!\top|ALU|Add0~31_combout  & (((!\top|ALU|Add0~30_combout ) # (!\top|Regs|Registradores[2][13]~q ))))

	.dataa(\top|ALU|Add0~162_combout ),
	.datab(\top|ALU|Add0~31_combout ),
	.datac(\top|Regs|Registradores[2][13]~q ),
	.datad(\top|ALU|Add0~30_combout ),
	.cin(gnd),
	.combout(\top|ALU|Add0~163_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~163 .lut_mask = 16'h8B33;
defparam \top|ALU|Add0~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y43_N24
cycloneive_lcell_comb \top|ALU|Add0~164 (
// Equation(s):
// \top|ALU|Add0~164_combout  = (\top|ALU|Add0~28_combout  & (((\top|ALU|Add0~163_combout )))) # (!\top|ALU|Add0~28_combout  & ((\top|ALU|Add0~163_combout  & ((!\top|Regs|Registradores[0][13]~q ))) # (!\top|ALU|Add0~163_combout  & 
// (!\top|Regs|Registradores[1][13]~q ))))

	.dataa(\top|Regs|Registradores[1][13]~q ),
	.datab(\top|Regs|Registradores[0][13]~q ),
	.datac(\top|ALU|Add0~28_combout ),
	.datad(\top|ALU|Add0~163_combout ),
	.cin(gnd),
	.combout(\top|ALU|Add0~164_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~164 .lut_mask = 16'hF305;
defparam \top|ALU|Add0~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y43_N2
cycloneive_lcell_comb \top|ALU|Add0~165 (
// Equation(s):
// \top|ALU|Add0~165_combout  = (\top|ALU_Controller|Mux5~0_combout  & (\top|ALU|Add0~161_combout  & ((\top|MUX_ALU|Out[4]~0_combout )))) # (!\top|ALU_Controller|Mux5~0_combout  & (((\top|ALU|Add0~164_combout ) # (!\top|MUX_ALU|Out[4]~0_combout ))))

	.dataa(\top|ALU|Add0~161_combout ),
	.datab(\top|ALU|Add0~164_combout ),
	.datac(\top|ALU_Controller|Mux5~0_combout ),
	.datad(\top|MUX_ALU|Out[4]~0_combout ),
	.cin(gnd),
	.combout(\top|ALU|Add0~165_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~165 .lut_mask = 16'hAC0F;
defparam \top|ALU|Add0~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y43_N10
cycloneive_lcell_comb \top|ALU|Add0~166 (
// Equation(s):
// \top|ALU|Add0~166_combout  = ((\top|Regs|Mux18~0_combout  $ (\top|ALU|Add0~165_combout  $ (!\top|ALU|Add0~158 )))) # (GND)
// \top|ALU|Add0~167  = CARRY((\top|Regs|Mux18~0_combout  & ((\top|ALU|Add0~165_combout ) # (!\top|ALU|Add0~158 ))) # (!\top|Regs|Mux18~0_combout  & (\top|ALU|Add0~165_combout  & !\top|ALU|Add0~158 )))

	.dataa(\top|Regs|Mux18~0_combout ),
	.datab(\top|ALU|Add0~165_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\top|ALU|Add0~158 ),
	.combout(\top|ALU|Add0~166_combout ),
	.cout(\top|ALU|Add0~167 ));
// synopsys translate_off
defparam \top|ALU|Add0~166 .lut_mask = 16'h698E;
defparam \top|ALU|Add0~166 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X108_Y43_N22
cycloneive_lcell_comb \top|Regs|Registradores~50 (
// Equation(s):
// \top|Regs|Registradores~50_combout  = (\top|Regs|Decoder0~1_combout  & (!\top|Instruct_Count [4] & \top|ALU|Add0~166_combout ))

	.dataa(gnd),
	.datab(\top|Regs|Decoder0~1_combout ),
	.datac(\top|Instruct_Count [4]),
	.datad(\top|ALU|Add0~166_combout ),
	.cin(gnd),
	.combout(\top|Regs|Registradores~50_combout ),
	.cout());
// synopsys translate_off
defparam \top|Regs|Registradores~50 .lut_mask = 16'h0C00;
defparam \top|Regs|Registradores~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y43_N23
dffeas \top|Regs|Registradores[1][13] (
	.clk(\KEY[2]~input_o ),
	.d(\top|Regs|Registradores~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\top|Regs|Registradores[1][1]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Regs|Registradores[1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Regs|Registradores[1][13] .is_wysiwyg = "true";
defparam \top|Regs|Registradores[1][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y43_N18
cycloneive_lcell_comb \top|Regs|Register_Out[13]~feeder (
// Equation(s):
// \top|Regs|Register_Out[13]~feeder_combout  = \top|Regs|Registradores[1][13]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\top|Regs|Registradores[1][13]~q ),
	.cin(gnd),
	.combout(\top|Regs|Register_Out[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \top|Regs|Register_Out[13]~feeder .lut_mask = 16'hFF00;
defparam \top|Regs|Register_Out[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y43_N19
dffeas \top|Regs|Register_Out[13] (
	.clk(\KEY[2]~input_o ),
	.d(\top|Regs|Register_Out[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Regs|Register_Out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \top|Regs|Register_Out[13] .is_wysiwyg = "true";
defparam \top|Regs|Register_Out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y43_N6
cycloneive_lcell_comb \print|LEDR[13]~feeder (
// Equation(s):
// \print|LEDR[13]~feeder_combout  = \top|Regs|Register_Out [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\top|Regs|Register_Out [13]),
	.cin(gnd),
	.combout(\print|LEDR[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \print|LEDR[13]~feeder .lut_mask = 16'hFF00;
defparam \print|LEDR[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y43_N7
dffeas \print|LEDR[13] (
	.clk(\KEY[2]~input_o ),
	.d(\print|LEDR[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\print|LEDR [13]),
	.prn(vcc));
// synopsys translate_off
defparam \print|LEDR[13] .is_wysiwyg = "true";
defparam \print|LEDR[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y43_N12
cycloneive_lcell_comb \top|Regs|Registradores~86 (
// Equation(s):
// \top|Regs|Registradores~86_combout  = (\top|Controller|RegWrite~combout  & (\top|ALU|Add0~174_combout  & ((\top|Instruct_Count [4]) # (\top|Regs|Decoder0~2_combout ))))

	.dataa(\top|Instruct_Count [4]),
	.datab(\top|Controller|RegWrite~combout ),
	.datac(\top|Regs|Decoder0~2_combout ),
	.datad(\top|ALU|Add0~174_combout ),
	.cin(gnd),
	.combout(\top|Regs|Registradores~86_combout ),
	.cout());
// synopsys translate_off
defparam \top|Regs|Registradores~86 .lut_mask = 16'hC800;
defparam \top|Regs|Registradores~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y43_N13
dffeas \top|Regs|Registradores[0][14] (
	.clk(\KEY[2]~input_o ),
	.d(\top|Regs|Registradores~86_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\top|Regs|Registradores[0][1]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Regs|Registradores[0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Regs|Registradores[0][14] .is_wysiwyg = "true";
defparam \top|Regs|Registradores[0][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y43_N30
cycloneive_lcell_comb \top|Regs|Registradores~108 (
// Equation(s):
// \top|Regs|Registradores~108_combout  = (\top|IM|Memory~3_combout  & (\top|Instruct_Count [0] & (\top|ALU|Add0~174_combout  & \top|Controller|RegWrite~combout )))

	.dataa(\top|IM|Memory~3_combout ),
	.datab(\top|Instruct_Count [0]),
	.datac(\top|ALU|Add0~174_combout ),
	.datad(\top|Controller|RegWrite~combout ),
	.cin(gnd),
	.combout(\top|Regs|Registradores~108_combout ),
	.cout());
// synopsys translate_off
defparam \top|Regs|Registradores~108 .lut_mask = 16'h8000;
defparam \top|Regs|Registradores~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y43_N31
dffeas \top|Regs|Registradores[4][14] (
	.clk(\KEY[2]~input_o ),
	.d(\top|Regs|Registradores~108_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\top|Regs|Registradores[4][4]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Regs|Registradores[4][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Regs|Registradores[4][14] .is_wysiwyg = "true";
defparam \top|Regs|Registradores[4][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y43_N24
cycloneive_lcell_comb \top|Regs|Registradores~87 (
// Equation(s):
// \top|Regs|Registradores~87_combout  = (!\top|Instruct_Count [3] & (\top|Regs|Decoder0~3_combout  & (!\top|Instruct_Count [4] & \top|ALU|Add0~174_combout )))

	.dataa(\top|Instruct_Count [3]),
	.datab(\top|Regs|Decoder0~3_combout ),
	.datac(\top|Instruct_Count [4]),
	.datad(\top|ALU|Add0~174_combout ),
	.cin(gnd),
	.combout(\top|Regs|Registradores~87_combout ),
	.cout());
// synopsys translate_off
defparam \top|Regs|Registradores~87 .lut_mask = 16'h0400;
defparam \top|Regs|Registradores~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y43_N25
dffeas \top|Regs|Registradores[2][14] (
	.clk(\KEY[2]~input_o ),
	.d(\top|Regs|Registradores~87_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\top|Regs|Registradores[2][9]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Regs|Registradores[2][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Regs|Registradores[2][14] .is_wysiwyg = "true";
defparam \top|Regs|Registradores[2][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y43_N14
cycloneive_lcell_comb \top|ALU|Add0~168 (
// Equation(s):
// \top|ALU|Add0~168_combout  = (\top|Regs|Registradores[2][14]~q  & ((\top|Instruct_Count [0]) # (!\top|IM|Memory~3_combout )))

	.dataa(\top|Instruct_Count [0]),
	.datab(\top|IM|Memory~3_combout ),
	.datac(gnd),
	.datad(\top|Regs|Registradores[2][14]~q ),
	.cin(gnd),
	.combout(\top|ALU|Add0~168_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~168 .lut_mask = 16'hBB00;
defparam \top|ALU|Add0~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y43_N16
cycloneive_lcell_comb \top|ALU|Add0~169 (
// Equation(s):
// \top|ALU|Add0~169_combout  = (\top|ALU|Add0~35_combout  & ((\top|ALU|Add0~31_combout  & (\top|Regs|Registradores[4][14]~q )) # (!\top|ALU|Add0~31_combout  & ((\top|ALU|Add0~168_combout ))))) # (!\top|ALU|Add0~35_combout  & (((!\top|ALU|Add0~31_combout 
// ))))

	.dataa(\top|Regs|Registradores[4][14]~q ),
	.datab(\top|ALU|Add0~35_combout ),
	.datac(\top|ALU|Add0~168_combout ),
	.datad(\top|ALU|Add0~31_combout ),
	.cin(gnd),
	.combout(\top|ALU|Add0~169_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~169 .lut_mask = 16'h88F3;
defparam \top|ALU|Add0~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y43_N30
cycloneive_lcell_comb \top|ALU|Add0~170 (
// Equation(s):
// \top|ALU|Add0~170_combout  = (\top|ALU|Add0~169_combout  & ((\top|Regs|Registradores[0][14]~q ) # ((\top|ALU|Add0~28_combout )))) # (!\top|ALU|Add0~169_combout  & (((!\top|ALU|Add0~28_combout  & \top|Regs|Registradores[1][14]~q ))))

	.dataa(\top|Regs|Registradores[0][14]~q ),
	.datab(\top|ALU|Add0~169_combout ),
	.datac(\top|ALU|Add0~28_combout ),
	.datad(\top|Regs|Registradores[1][14]~q ),
	.cin(gnd),
	.combout(\top|ALU|Add0~170_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~170 .lut_mask = 16'hCBC8;
defparam \top|ALU|Add0~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y43_N26
cycloneive_lcell_comb \top|ALU|Add0~205 (
// Equation(s):
// \top|ALU|Add0~205_combout  = ((\top|IM|Memory~15_combout ) # ((\top|IM|Memory~3_combout  & !\top|Instruct_Count [0]))) # (!\top|Regs|Registradores[4][14]~q )

	.dataa(\top|Regs|Registradores[4][14]~q ),
	.datab(\top|IM|Memory~3_combout ),
	.datac(\top|IM|Memory~15_combout ),
	.datad(\top|Instruct_Count [0]),
	.cin(gnd),
	.combout(\top|ALU|Add0~205_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~205 .lut_mask = 16'hF5FD;
defparam \top|ALU|Add0~205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y43_N4
cycloneive_lcell_comb \top|ALU|Add0~171 (
// Equation(s):
// \top|ALU|Add0~171_combout  = (\top|ALU|Add0~31_combout  & (((\top|ALU|Add0~205_combout  & \top|ALU|Add0~30_combout )))) # (!\top|ALU|Add0~31_combout  & (((!\top|ALU|Add0~30_combout )) # (!\top|Regs|Registradores[2][14]~q )))

	.dataa(\top|Regs|Registradores[2][14]~q ),
	.datab(\top|ALU|Add0~31_combout ),
	.datac(\top|ALU|Add0~205_combout ),
	.datad(\top|ALU|Add0~30_combout ),
	.cin(gnd),
	.combout(\top|ALU|Add0~171_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~171 .lut_mask = 16'hD133;
defparam \top|ALU|Add0~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y43_N6
cycloneive_lcell_comb \top|ALU|Add0~172 (
// Equation(s):
// \top|ALU|Add0~172_combout  = (\top|ALU|Add0~28_combout  & (((\top|ALU|Add0~171_combout )))) # (!\top|ALU|Add0~28_combout  & ((\top|ALU|Add0~171_combout  & (!\top|Regs|Registradores[0][14]~q )) # (!\top|ALU|Add0~171_combout  & 
// ((!\top|Regs|Registradores[1][14]~q )))))

	.dataa(\top|Regs|Registradores[0][14]~q ),
	.datab(\top|Regs|Registradores[1][14]~q ),
	.datac(\top|ALU|Add0~28_combout ),
	.datad(\top|ALU|Add0~171_combout ),
	.cin(gnd),
	.combout(\top|ALU|Add0~172_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~172 .lut_mask = 16'hF503;
defparam \top|ALU|Add0~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y43_N20
cycloneive_lcell_comb \top|ALU|Add0~173 (
// Equation(s):
// \top|ALU|Add0~173_combout  = (\top|MUX_ALU|Out[4]~0_combout  & ((\top|ALU_Controller|Mux5~0_combout  & (\top|ALU|Add0~170_combout )) # (!\top|ALU_Controller|Mux5~0_combout  & ((\top|ALU|Add0~172_combout ))))) # (!\top|MUX_ALU|Out[4]~0_combout  & 
// (!\top|ALU_Controller|Mux5~0_combout ))

	.dataa(\top|MUX_ALU|Out[4]~0_combout ),
	.datab(\top|ALU_Controller|Mux5~0_combout ),
	.datac(\top|ALU|Add0~170_combout ),
	.datad(\top|ALU|Add0~172_combout ),
	.cin(gnd),
	.combout(\top|ALU|Add0~173_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~173 .lut_mask = 16'hB391;
defparam \top|ALU|Add0~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y43_N20
cycloneive_lcell_comb \top|Regs|Mux17~0 (
// Equation(s):
// \top|Regs|Mux17~0_combout  = (\top|IM|Memory~0_combout  & ((\top|Instruct_Count [4] & (\top|Regs|Registradores[0][14]~q )) # (!\top|Instruct_Count [4] & ((\top|Regs|Registradores[1][14]~q ))))) # (!\top|IM|Memory~0_combout  & 
// (\top|Regs|Registradores[0][14]~q ))

	.dataa(\top|Regs|Registradores[0][14]~q ),
	.datab(\top|IM|Memory~0_combout ),
	.datac(\top|Regs|Registradores[1][14]~q ),
	.datad(\top|Instruct_Count [4]),
	.cin(gnd),
	.combout(\top|Regs|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \top|Regs|Mux17~0 .lut_mask = 16'hAAE2;
defparam \top|Regs|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y43_N12
cycloneive_lcell_comb \top|ALU|Add0~174 (
// Equation(s):
// \top|ALU|Add0~174_combout  = (\top|ALU|Add0~173_combout  & ((\top|Regs|Mux17~0_combout  & (\top|ALU|Add0~167  & VCC)) # (!\top|Regs|Mux17~0_combout  & (!\top|ALU|Add0~167 )))) # (!\top|ALU|Add0~173_combout  & ((\top|Regs|Mux17~0_combout  & 
// (!\top|ALU|Add0~167 )) # (!\top|Regs|Mux17~0_combout  & ((\top|ALU|Add0~167 ) # (GND)))))
// \top|ALU|Add0~175  = CARRY((\top|ALU|Add0~173_combout  & (!\top|Regs|Mux17~0_combout  & !\top|ALU|Add0~167 )) # (!\top|ALU|Add0~173_combout  & ((!\top|ALU|Add0~167 ) # (!\top|Regs|Mux17~0_combout ))))

	.dataa(\top|ALU|Add0~173_combout ),
	.datab(\top|Regs|Mux17~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\top|ALU|Add0~167 ),
	.combout(\top|ALU|Add0~174_combout ),
	.cout(\top|ALU|Add0~175 ));
// synopsys translate_off
defparam \top|ALU|Add0~174 .lut_mask = 16'h9617;
defparam \top|ALU|Add0~174 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X109_Y43_N26
cycloneive_lcell_comb \top|Regs|Registradores~51 (
// Equation(s):
// \top|Regs|Registradores~51_combout  = (\top|Regs|Decoder0~1_combout  & (!\top|Instruct_Count [4] & \top|ALU|Add0~174_combout ))

	.dataa(\top|Regs|Decoder0~1_combout ),
	.datab(gnd),
	.datac(\top|Instruct_Count [4]),
	.datad(\top|ALU|Add0~174_combout ),
	.cin(gnd),
	.combout(\top|Regs|Registradores~51_combout ),
	.cout());
// synopsys translate_off
defparam \top|Regs|Registradores~51 .lut_mask = 16'h0A00;
defparam \top|Regs|Registradores~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y43_N27
dffeas \top|Regs|Registradores[1][14] (
	.clk(\KEY[2]~input_o ),
	.d(\top|Regs|Registradores~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\top|Regs|Registradores[1][1]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Regs|Registradores[1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Regs|Registradores[1][14] .is_wysiwyg = "true";
defparam \top|Regs|Registradores[1][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y42_N10
cycloneive_lcell_comb \top|Regs|Register_Out[14]~feeder (
// Equation(s):
// \top|Regs|Register_Out[14]~feeder_combout  = \top|Regs|Registradores[1][14]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\top|Regs|Registradores[1][14]~q ),
	.cin(gnd),
	.combout(\top|Regs|Register_Out[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \top|Regs|Register_Out[14]~feeder .lut_mask = 16'hFF00;
defparam \top|Regs|Register_Out[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y42_N11
dffeas \top|Regs|Register_Out[14] (
	.clk(\KEY[2]~input_o ),
	.d(\top|Regs|Register_Out[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Regs|Register_Out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \top|Regs|Register_Out[14] .is_wysiwyg = "true";
defparam \top|Regs|Register_Out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y42_N28
cycloneive_lcell_comb \print|LEDR[14]~feeder (
// Equation(s):
// \print|LEDR[14]~feeder_combout  = \top|Regs|Register_Out [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\top|Regs|Register_Out [14]),
	.cin(gnd),
	.combout(\print|LEDR[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \print|LEDR[14]~feeder .lut_mask = 16'hFF00;
defparam \print|LEDR[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y42_N29
dffeas \print|LEDR[14] (
	.clk(\KEY[2]~input_o ),
	.d(\print|LEDR[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\print|LEDR [14]),
	.prn(vcc));
// synopsys translate_off
defparam \print|LEDR[14] .is_wysiwyg = "true";
defparam \print|LEDR[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y44_N22
cycloneive_lcell_comb \top|Regs|Registradores~88 (
// Equation(s):
// \top|Regs|Registradores~88_combout  = (\top|Controller|RegWrite~combout  & (\top|ALU|Add0~182_combout  & ((\top|Instruct_Count [4]) # (\top|Regs|Decoder0~2_combout ))))

	.dataa(\top|Instruct_Count [4]),
	.datab(\top|Regs|Decoder0~2_combout ),
	.datac(\top|Controller|RegWrite~combout ),
	.datad(\top|ALU|Add0~182_combout ),
	.cin(gnd),
	.combout(\top|Regs|Registradores~88_combout ),
	.cout());
// synopsys translate_off
defparam \top|Regs|Registradores~88 .lut_mask = 16'hE000;
defparam \top|Regs|Registradores~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y44_N23
dffeas \top|Regs|Registradores[0][15] (
	.clk(\KEY[2]~input_o ),
	.d(\top|Regs|Registradores~88_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\top|Regs|Registradores[0][1]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Regs|Registradores[0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Regs|Registradores[0][15] .is_wysiwyg = "true";
defparam \top|Regs|Registradores[0][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y43_N4
cycloneive_lcell_comb \top|Regs|Registradores~109 (
// Equation(s):
// \top|Regs|Registradores~109_combout  = (\top|Instruct_Count [0] & (\top|IM|Memory~3_combout  & (\top|Controller|RegWrite~combout  & \top|ALU|Add0~182_combout )))

	.dataa(\top|Instruct_Count [0]),
	.datab(\top|IM|Memory~3_combout ),
	.datac(\top|Controller|RegWrite~combout ),
	.datad(\top|ALU|Add0~182_combout ),
	.cin(gnd),
	.combout(\top|Regs|Registradores~109_combout ),
	.cout());
// synopsys translate_off
defparam \top|Regs|Registradores~109 .lut_mask = 16'h8000;
defparam \top|Regs|Registradores~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y43_N5
dffeas \top|Regs|Registradores[4][15] (
	.clk(\KEY[2]~input_o ),
	.d(\top|Regs|Registradores~109_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\top|Regs|Registradores[4][4]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Regs|Registradores[4][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Regs|Registradores[4][15] .is_wysiwyg = "true";
defparam \top|Regs|Registradores[4][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y43_N2
cycloneive_lcell_comb \top|Regs|Registradores~89 (
// Equation(s):
// \top|Regs|Registradores~89_combout  = (!\top|Instruct_Count [3] & (\top|Regs|Decoder0~3_combout  & (!\top|Instruct_Count [4] & \top|ALU|Add0~182_combout )))

	.dataa(\top|Instruct_Count [3]),
	.datab(\top|Regs|Decoder0~3_combout ),
	.datac(\top|Instruct_Count [4]),
	.datad(\top|ALU|Add0~182_combout ),
	.cin(gnd),
	.combout(\top|Regs|Registradores~89_combout ),
	.cout());
// synopsys translate_off
defparam \top|Regs|Registradores~89 .lut_mask = 16'h0400;
defparam \top|Regs|Registradores~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y43_N3
dffeas \top|Regs|Registradores[2][15] (
	.clk(\KEY[2]~input_o ),
	.d(\top|Regs|Registradores~89_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\top|Regs|Registradores[2][9]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Regs|Registradores[2][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Regs|Registradores[2][15] .is_wysiwyg = "true";
defparam \top|Regs|Registradores[2][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y43_N10
cycloneive_lcell_comb \top|ALU|Add0~176 (
// Equation(s):
// \top|ALU|Add0~176_combout  = (\top|Regs|Registradores[2][15]~q  & ((\top|Instruct_Count [0]) # (!\top|IM|Memory~3_combout )))

	.dataa(\top|Regs|Registradores[2][15]~q ),
	.datab(gnd),
	.datac(\top|Instruct_Count [0]),
	.datad(\top|IM|Memory~3_combout ),
	.cin(gnd),
	.combout(\top|ALU|Add0~176_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~176 .lut_mask = 16'hA0AA;
defparam \top|ALU|Add0~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y43_N4
cycloneive_lcell_comb \top|ALU|Add0~177 (
// Equation(s):
// \top|ALU|Add0~177_combout  = (\top|ALU|Add0~35_combout  & ((\top|ALU|Add0~31_combout  & (\top|Regs|Registradores[4][15]~q )) # (!\top|ALU|Add0~31_combout  & ((\top|ALU|Add0~176_combout ))))) # (!\top|ALU|Add0~35_combout  & (((!\top|ALU|Add0~31_combout 
// ))))

	.dataa(\top|Regs|Registradores[4][15]~q ),
	.datab(\top|ALU|Add0~35_combout ),
	.datac(\top|ALU|Add0~31_combout ),
	.datad(\top|ALU|Add0~176_combout ),
	.cin(gnd),
	.combout(\top|ALU|Add0~177_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~177 .lut_mask = 16'h8F83;
defparam \top|ALU|Add0~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y43_N4
cycloneive_lcell_comb \top|ALU|Add0~178 (
// Equation(s):
// \top|ALU|Add0~178_combout  = (\top|ALU|Add0~28_combout  & (((\top|ALU|Add0~177_combout )))) # (!\top|ALU|Add0~28_combout  & ((\top|ALU|Add0~177_combout  & ((\top|Regs|Registradores[0][15]~q ))) # (!\top|ALU|Add0~177_combout  & 
// (\top|Regs|Registradores[1][15]~q ))))

	.dataa(\top|Regs|Registradores[1][15]~q ),
	.datab(\top|ALU|Add0~28_combout ),
	.datac(\top|Regs|Registradores[0][15]~q ),
	.datad(\top|ALU|Add0~177_combout ),
	.cin(gnd),
	.combout(\top|ALU|Add0~178_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~178 .lut_mask = 16'hFC22;
defparam \top|ALU|Add0~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y43_N6
cycloneive_lcell_comb \top|ALU|Add0~206 (
// Equation(s):
// \top|ALU|Add0~206_combout  = ((\top|IM|Memory~15_combout ) # ((!\top|Instruct_Count [0] & \top|IM|Memory~3_combout ))) # (!\top|Regs|Registradores[4][15]~q )

	.dataa(\top|Instruct_Count [0]),
	.datab(\top|Regs|Registradores[4][15]~q ),
	.datac(\top|IM|Memory~3_combout ),
	.datad(\top|IM|Memory~15_combout ),
	.cin(gnd),
	.combout(\top|ALU|Add0~206_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~206 .lut_mask = 16'hFF73;
defparam \top|ALU|Add0~206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y43_N16
cycloneive_lcell_comb \top|ALU|Add0~179 (
// Equation(s):
// \top|ALU|Add0~179_combout  = (\top|ALU|Add0~31_combout  & (((\top|ALU|Add0~30_combout  & \top|ALU|Add0~206_combout )))) # (!\top|ALU|Add0~31_combout  & (((!\top|ALU|Add0~30_combout )) # (!\top|Regs|Registradores[2][15]~q )))

	.dataa(\top|Regs|Registradores[2][15]~q ),
	.datab(\top|ALU|Add0~31_combout ),
	.datac(\top|ALU|Add0~30_combout ),
	.datad(\top|ALU|Add0~206_combout ),
	.cin(gnd),
	.combout(\top|ALU|Add0~179_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~179 .lut_mask = 16'hD313;
defparam \top|ALU|Add0~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y43_N18
cycloneive_lcell_comb \top|ALU|Add0~180 (
// Equation(s):
// \top|ALU|Add0~180_combout  = (\top|ALU|Add0~28_combout  & (((\top|ALU|Add0~179_combout )))) # (!\top|ALU|Add0~28_combout  & ((\top|ALU|Add0~179_combout  & ((!\top|Regs|Registradores[0][15]~q ))) # (!\top|ALU|Add0~179_combout  & 
// (!\top|Regs|Registradores[1][15]~q ))))

	.dataa(\top|Regs|Registradores[1][15]~q ),
	.datab(\top|ALU|Add0~28_combout ),
	.datac(\top|Regs|Registradores[0][15]~q ),
	.datad(\top|ALU|Add0~179_combout ),
	.cin(gnd),
	.combout(\top|ALU|Add0~180_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~180 .lut_mask = 16'hCF11;
defparam \top|ALU|Add0~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y43_N0
cycloneive_lcell_comb \top|ALU|Add0~181 (
// Equation(s):
// \top|ALU|Add0~181_combout  = (\top|ALU_Controller|Mux5~0_combout  & (\top|MUX_ALU|Out[4]~0_combout  & (\top|ALU|Add0~178_combout ))) # (!\top|ALU_Controller|Mux5~0_combout  & (((\top|ALU|Add0~180_combout )) # (!\top|MUX_ALU|Out[4]~0_combout )))

	.dataa(\top|ALU_Controller|Mux5~0_combout ),
	.datab(\top|MUX_ALU|Out[4]~0_combout ),
	.datac(\top|ALU|Add0~178_combout ),
	.datad(\top|ALU|Add0~180_combout ),
	.cin(gnd),
	.combout(\top|ALU|Add0~181_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~181 .lut_mask = 16'hD591;
defparam \top|ALU|Add0~181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y43_N2
cycloneive_lcell_comb \top|Regs|Mux16~0 (
// Equation(s):
// \top|Regs|Mux16~0_combout  = (\top|Instruct_Count [4] & (\top|Regs|Registradores[0][15]~q )) # (!\top|Instruct_Count [4] & ((\top|IM|Memory~0_combout  & ((\top|Regs|Registradores[1][15]~q ))) # (!\top|IM|Memory~0_combout  & 
// (\top|Regs|Registradores[0][15]~q ))))

	.dataa(\top|Regs|Registradores[0][15]~q ),
	.datab(\top|Regs|Registradores[1][15]~q ),
	.datac(\top|Instruct_Count [4]),
	.datad(\top|IM|Memory~0_combout ),
	.cin(gnd),
	.combout(\top|Regs|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \top|Regs|Mux16~0 .lut_mask = 16'hACAA;
defparam \top|Regs|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y43_N14
cycloneive_lcell_comb \top|ALU|Add0~182 (
// Equation(s):
// \top|ALU|Add0~182_combout  = ((\top|ALU|Add0~181_combout  $ (\top|Regs|Mux16~0_combout  $ (!\top|ALU|Add0~175 )))) # (GND)
// \top|ALU|Add0~183  = CARRY((\top|ALU|Add0~181_combout  & ((\top|Regs|Mux16~0_combout ) # (!\top|ALU|Add0~175 ))) # (!\top|ALU|Add0~181_combout  & (\top|Regs|Mux16~0_combout  & !\top|ALU|Add0~175 )))

	.dataa(\top|ALU|Add0~181_combout ),
	.datab(\top|Regs|Mux16~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\top|ALU|Add0~175 ),
	.combout(\top|ALU|Add0~182_combout ),
	.cout(\top|ALU|Add0~183 ));
// synopsys translate_off
defparam \top|ALU|Add0~182 .lut_mask = 16'h698E;
defparam \top|ALU|Add0~182 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X107_Y43_N20
cycloneive_lcell_comb \top|Regs|Registradores~52 (
// Equation(s):
// \top|Regs|Registradores~52_combout  = (!\top|Instruct_Count [4] & (\top|ALU|Add0~182_combout  & \top|Regs|Decoder0~1_combout ))

	.dataa(\top|Instruct_Count [4]),
	.datab(gnd),
	.datac(\top|ALU|Add0~182_combout ),
	.datad(\top|Regs|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\top|Regs|Registradores~52_combout ),
	.cout());
// synopsys translate_off
defparam \top|Regs|Registradores~52 .lut_mask = 16'h5000;
defparam \top|Regs|Registradores~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y43_N21
dffeas \top|Regs|Registradores[1][15] (
	.clk(\KEY[2]~input_o ),
	.d(\top|Regs|Registradores~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\top|Regs|Registradores[1][1]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Regs|Registradores[1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Regs|Registradores[1][15] .is_wysiwyg = "true";
defparam \top|Regs|Registradores[1][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y42_N22
cycloneive_lcell_comb \top|Regs|Register_Out[15]~feeder (
// Equation(s):
// \top|Regs|Register_Out[15]~feeder_combout  = \top|Regs|Registradores[1][15]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\top|Regs|Registradores[1][15]~q ),
	.cin(gnd),
	.combout(\top|Regs|Register_Out[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \top|Regs|Register_Out[15]~feeder .lut_mask = 16'hFF00;
defparam \top|Regs|Register_Out[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y42_N23
dffeas \top|Regs|Register_Out[15] (
	.clk(\KEY[2]~input_o ),
	.d(\top|Regs|Register_Out[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Regs|Register_Out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \top|Regs|Register_Out[15] .is_wysiwyg = "true";
defparam \top|Regs|Register_Out[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X111_Y42_N29
dffeas \print|LEDR[15] (
	.clk(\KEY[2]~input_o ),
	.d(gnd),
	.asdata(\top|Regs|Register_Out [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\print|LEDR [15]),
	.prn(vcc));
// synopsys translate_off
defparam \print|LEDR[15] .is_wysiwyg = "true";
defparam \print|LEDR[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y43_N14
cycloneive_lcell_comb \top|Regs|Registradores~90 (
// Equation(s):
// \top|Regs|Registradores~90_combout  = (\top|Controller|RegWrite~combout  & (\top|ALU|Add0~190_combout  & ((\top|Regs|Decoder0~2_combout ) # (\top|Instruct_Count [4]))))

	.dataa(\top|Regs|Decoder0~2_combout ),
	.datab(\top|Instruct_Count [4]),
	.datac(\top|Controller|RegWrite~combout ),
	.datad(\top|ALU|Add0~190_combout ),
	.cin(gnd),
	.combout(\top|Regs|Registradores~90_combout ),
	.cout());
// synopsys translate_off
defparam \top|Regs|Registradores~90 .lut_mask = 16'hE000;
defparam \top|Regs|Registradores~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y43_N15
dffeas \top|Regs|Registradores[0][16] (
	.clk(\KEY[2]~input_o ),
	.d(\top|Regs|Registradores~90_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\top|Regs|Registradores[0][1]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Regs|Registradores[0][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Regs|Registradores[0][16] .is_wysiwyg = "true";
defparam \top|Regs|Registradores[0][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y43_N20
cycloneive_lcell_comb \top|Regs|Mux15~0 (
// Equation(s):
// \top|Regs|Mux15~0_combout  = (\top|Instruct_Count [4] & (\top|Regs|Registradores[0][16]~q )) # (!\top|Instruct_Count [4] & ((\top|IM|Memory~0_combout  & ((\top|Regs|Registradores[1][16]~q ))) # (!\top|IM|Memory~0_combout  & 
// (\top|Regs|Registradores[0][16]~q ))))

	.dataa(\top|Regs|Registradores[0][16]~q ),
	.datab(\top|Regs|Registradores[1][16]~q ),
	.datac(\top|Instruct_Count [4]),
	.datad(\top|IM|Memory~0_combout ),
	.cin(gnd),
	.combout(\top|Regs|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \top|Regs|Mux15~0 .lut_mask = 16'hACAA;
defparam \top|Regs|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y43_N4
cycloneive_lcell_comb \top|Regs|Registradores~91 (
// Equation(s):
// \top|Regs|Registradores~91_combout  = (!\top|Instruct_Count [3] & (\top|Regs|Decoder0~3_combout  & (\top|ALU|Add0~190_combout  & !\top|Instruct_Count [4])))

	.dataa(\top|Instruct_Count [3]),
	.datab(\top|Regs|Decoder0~3_combout ),
	.datac(\top|ALU|Add0~190_combout ),
	.datad(\top|Instruct_Count [4]),
	.cin(gnd),
	.combout(\top|Regs|Registradores~91_combout ),
	.cout());
// synopsys translate_off
defparam \top|Regs|Registradores~91 .lut_mask = 16'h0040;
defparam \top|Regs|Registradores~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y43_N5
dffeas \top|Regs|Registradores[2][16] (
	.clk(\KEY[2]~input_o ),
	.d(\top|Regs|Registradores~91_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\top|Regs|Registradores[2][9]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Regs|Registradores[2][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Regs|Registradores[2][16] .is_wysiwyg = "true";
defparam \top|Regs|Registradores[2][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y43_N20
cycloneive_lcell_comb \top|Regs|Registradores~110 (
// Equation(s):
// \top|Regs|Registradores~110_combout  = (\top|Instruct_Count [0] & (\top|IM|Memory~3_combout  & (\top|Controller|RegWrite~combout  & \top|ALU|Add0~190_combout )))

	.dataa(\top|Instruct_Count [0]),
	.datab(\top|IM|Memory~3_combout ),
	.datac(\top|Controller|RegWrite~combout ),
	.datad(\top|ALU|Add0~190_combout ),
	.cin(gnd),
	.combout(\top|Regs|Registradores~110_combout ),
	.cout());
// synopsys translate_off
defparam \top|Regs|Registradores~110 .lut_mask = 16'h8000;
defparam \top|Regs|Registradores~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y43_N21
dffeas \top|Regs|Registradores[4][16] (
	.clk(\KEY[2]~input_o ),
	.d(\top|Regs|Registradores~110_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\top|Regs|Registradores[4][4]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Regs|Registradores[4][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Regs|Registradores[4][16] .is_wysiwyg = "true";
defparam \top|Regs|Registradores[4][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y43_N24
cycloneive_lcell_comb \top|ALU|Add0~207 (
// Equation(s):
// \top|ALU|Add0~207_combout  = ((\top|IM|Memory~15_combout ) # ((!\top|Instruct_Count [0] & \top|IM|Memory~3_combout ))) # (!\top|Regs|Registradores[4][16]~q )

	.dataa(\top|Instruct_Count [0]),
	.datab(\top|Regs|Registradores[4][16]~q ),
	.datac(\top|IM|Memory~3_combout ),
	.datad(\top|IM|Memory~15_combout ),
	.cin(gnd),
	.combout(\top|ALU|Add0~207_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~207 .lut_mask = 16'hFF73;
defparam \top|ALU|Add0~207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y43_N28
cycloneive_lcell_comb \top|ALU|Add0~187 (
// Equation(s):
// \top|ALU|Add0~187_combout  = (\top|ALU|Add0~31_combout  & (((\top|ALU|Add0~30_combout  & \top|ALU|Add0~207_combout )))) # (!\top|ALU|Add0~31_combout  & (((!\top|ALU|Add0~30_combout )) # (!\top|Regs|Registradores[2][16]~q )))

	.dataa(\top|ALU|Add0~31_combout ),
	.datab(\top|Regs|Registradores[2][16]~q ),
	.datac(\top|ALU|Add0~30_combout ),
	.datad(\top|ALU|Add0~207_combout ),
	.cin(gnd),
	.combout(\top|ALU|Add0~187_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~187 .lut_mask = 16'hB515;
defparam \top|ALU|Add0~187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y43_N26
cycloneive_lcell_comb \top|ALU|Add0~188 (
// Equation(s):
// \top|ALU|Add0~188_combout  = (\top|ALU|Add0~28_combout  & (((\top|ALU|Add0~187_combout )))) # (!\top|ALU|Add0~28_combout  & ((\top|ALU|Add0~187_combout  & (!\top|Regs|Registradores[0][16]~q )) # (!\top|ALU|Add0~187_combout  & 
// ((!\top|Regs|Registradores[1][16]~q )))))

	.dataa(\top|Regs|Registradores[0][16]~q ),
	.datab(\top|ALU|Add0~28_combout ),
	.datac(\top|Regs|Registradores[1][16]~q ),
	.datad(\top|ALU|Add0~187_combout ),
	.cin(gnd),
	.combout(\top|ALU|Add0~188_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~188 .lut_mask = 16'hDD03;
defparam \top|ALU|Add0~188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y43_N30
cycloneive_lcell_comb \top|ALU|Add0~184 (
// Equation(s):
// \top|ALU|Add0~184_combout  = (\top|Regs|Registradores[2][16]~q  & ((\top|Instruct_Count [0]) # (!\top|IM|Memory~3_combout )))

	.dataa(\top|Instruct_Count [0]),
	.datab(gnd),
	.datac(\top|Regs|Registradores[2][16]~q ),
	.datad(\top|IM|Memory~3_combout ),
	.cin(gnd),
	.combout(\top|ALU|Add0~184_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~184 .lut_mask = 16'hA0F0;
defparam \top|ALU|Add0~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y43_N0
cycloneive_lcell_comb \top|ALU|Add0~185 (
// Equation(s):
// \top|ALU|Add0~185_combout  = (\top|ALU|Add0~35_combout  & ((\top|ALU|Add0~31_combout  & (\top|Regs|Registradores[4][16]~q )) # (!\top|ALU|Add0~31_combout  & ((\top|ALU|Add0~184_combout ))))) # (!\top|ALU|Add0~35_combout  & (((!\top|ALU|Add0~31_combout 
// ))))

	.dataa(\top|ALU|Add0~35_combout ),
	.datab(\top|Regs|Registradores[4][16]~q ),
	.datac(\top|ALU|Add0~184_combout ),
	.datad(\top|ALU|Add0~31_combout ),
	.cin(gnd),
	.combout(\top|ALU|Add0~185_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~185 .lut_mask = 16'h88F5;
defparam \top|ALU|Add0~185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y43_N18
cycloneive_lcell_comb \top|ALU|Add0~186 (
// Equation(s):
// \top|ALU|Add0~186_combout  = (\top|ALU|Add0~28_combout  & (((\top|ALU|Add0~185_combout )))) # (!\top|ALU|Add0~28_combout  & ((\top|ALU|Add0~185_combout  & ((\top|Regs|Registradores[0][16]~q ))) # (!\top|ALU|Add0~185_combout  & 
// (\top|Regs|Registradores[1][16]~q ))))

	.dataa(\top|Regs|Registradores[1][16]~q ),
	.datab(\top|ALU|Add0~28_combout ),
	.datac(\top|Regs|Registradores[0][16]~q ),
	.datad(\top|ALU|Add0~185_combout ),
	.cin(gnd),
	.combout(\top|ALU|Add0~186_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~186 .lut_mask = 16'hFC22;
defparam \top|ALU|Add0~186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y43_N24
cycloneive_lcell_comb \top|ALU|Add0~189 (
// Equation(s):
// \top|ALU|Add0~189_combout  = (\top|ALU_Controller|Mux5~0_combout  & (\top|MUX_ALU|Out[4]~0_combout  & ((\top|ALU|Add0~186_combout )))) # (!\top|ALU_Controller|Mux5~0_combout  & (((\top|ALU|Add0~188_combout )) # (!\top|MUX_ALU|Out[4]~0_combout )))

	.dataa(\top|ALU_Controller|Mux5~0_combout ),
	.datab(\top|MUX_ALU|Out[4]~0_combout ),
	.datac(\top|ALU|Add0~188_combout ),
	.datad(\top|ALU|Add0~186_combout ),
	.cin(gnd),
	.combout(\top|ALU|Add0~189_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~189 .lut_mask = 16'hD951;
defparam \top|ALU|Add0~189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y43_N16
cycloneive_lcell_comb \top|ALU|Add0~190 (
// Equation(s):
// \top|ALU|Add0~190_combout  = (\top|Regs|Mux15~0_combout  & ((\top|ALU|Add0~189_combout  & (\top|ALU|Add0~183  & VCC)) # (!\top|ALU|Add0~189_combout  & (!\top|ALU|Add0~183 )))) # (!\top|Regs|Mux15~0_combout  & ((\top|ALU|Add0~189_combout  & 
// (!\top|ALU|Add0~183 )) # (!\top|ALU|Add0~189_combout  & ((\top|ALU|Add0~183 ) # (GND)))))
// \top|ALU|Add0~191  = CARRY((\top|Regs|Mux15~0_combout  & (!\top|ALU|Add0~189_combout  & !\top|ALU|Add0~183 )) # (!\top|Regs|Mux15~0_combout  & ((!\top|ALU|Add0~183 ) # (!\top|ALU|Add0~189_combout ))))

	.dataa(\top|Regs|Mux15~0_combout ),
	.datab(\top|ALU|Add0~189_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\top|ALU|Add0~183 ),
	.combout(\top|ALU|Add0~190_combout ),
	.cout(\top|ALU|Add0~191 ));
// synopsys translate_off
defparam \top|ALU|Add0~190 .lut_mask = 16'h9617;
defparam \top|ALU|Add0~190 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X108_Y43_N28
cycloneive_lcell_comb \top|Regs|Registradores~53 (
// Equation(s):
// \top|Regs|Registradores~53_combout  = (\top|Regs|Decoder0~1_combout  & (!\top|Instruct_Count [4] & \top|ALU|Add0~190_combout ))

	.dataa(gnd),
	.datab(\top|Regs|Decoder0~1_combout ),
	.datac(\top|Instruct_Count [4]),
	.datad(\top|ALU|Add0~190_combout ),
	.cin(gnd),
	.combout(\top|Regs|Registradores~53_combout ),
	.cout());
// synopsys translate_off
defparam \top|Regs|Registradores~53 .lut_mask = 16'h0C00;
defparam \top|Regs|Registradores~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y43_N29
dffeas \top|Regs|Registradores[1][16] (
	.clk(\KEY[2]~input_o ),
	.d(\top|Regs|Registradores~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\top|Regs|Registradores[1][1]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Regs|Registradores[1][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Regs|Registradores[1][16] .is_wysiwyg = "true";
defparam \top|Regs|Registradores[1][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y42_N12
cycloneive_lcell_comb \top|Regs|Register_Out[16]~feeder (
// Equation(s):
// \top|Regs|Register_Out[16]~feeder_combout  = \top|Regs|Registradores[1][16]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\top|Regs|Registradores[1][16]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\top|Regs|Register_Out[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \top|Regs|Register_Out[16]~feeder .lut_mask = 16'hF0F0;
defparam \top|Regs|Register_Out[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y42_N13
dffeas \top|Regs|Register_Out[16] (
	.clk(\KEY[2]~input_o ),
	.d(\top|Regs|Register_Out[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Regs|Register_Out [16]),
	.prn(vcc));
// synopsys translate_off
defparam \top|Regs|Register_Out[16] .is_wysiwyg = "true";
defparam \top|Regs|Register_Out[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X111_Y42_N7
dffeas \print|LEDR[16] (
	.clk(\KEY[2]~input_o ),
	.d(gnd),
	.asdata(\top|Regs|Register_Out [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\print|LEDR [16]),
	.prn(vcc));
// synopsys translate_off
defparam \print|LEDR[16] .is_wysiwyg = "true";
defparam \print|LEDR[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y44_N20
cycloneive_lcell_comb \top|Regs|Registradores~92 (
// Equation(s):
// \top|Regs|Registradores~92_combout  = (\top|Controller|RegWrite~combout  & (\top|ALU|Add0~198_combout  & ((\top|Instruct_Count [4]) # (\top|Regs|Decoder0~2_combout ))))

	.dataa(\top|Instruct_Count [4]),
	.datab(\top|Regs|Decoder0~2_combout ),
	.datac(\top|Controller|RegWrite~combout ),
	.datad(\top|ALU|Add0~198_combout ),
	.cin(gnd),
	.combout(\top|Regs|Registradores~92_combout ),
	.cout());
// synopsys translate_off
defparam \top|Regs|Registradores~92 .lut_mask = 16'hE000;
defparam \top|Regs|Registradores~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y44_N21
dffeas \top|Regs|Registradores[0][17] (
	.clk(\KEY[2]~input_o ),
	.d(\top|Regs|Registradores~92_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\top|Regs|Registradores[0][1]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Regs|Registradores[0][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Regs|Registradores[0][17] .is_wysiwyg = "true";
defparam \top|Regs|Registradores[0][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y43_N30
cycloneive_lcell_comb \top|Regs|Registradores~93 (
// Equation(s):
// \top|Regs|Registradores~93_combout  = (!\top|Instruct_Count [3] & (\top|Regs|Decoder0~3_combout  & (!\top|Instruct_Count [4] & \top|ALU|Add0~198_combout )))

	.dataa(\top|Instruct_Count [3]),
	.datab(\top|Regs|Decoder0~3_combout ),
	.datac(\top|Instruct_Count [4]),
	.datad(\top|ALU|Add0~198_combout ),
	.cin(gnd),
	.combout(\top|Regs|Registradores~93_combout ),
	.cout());
// synopsys translate_off
defparam \top|Regs|Registradores~93 .lut_mask = 16'h0400;
defparam \top|Regs|Registradores~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y43_N31
dffeas \top|Regs|Registradores[2][17] (
	.clk(\KEY[2]~input_o ),
	.d(\top|Regs|Registradores~93_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\top|Regs|Registradores[2][9]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Regs|Registradores[2][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Regs|Registradores[2][17] .is_wysiwyg = "true";
defparam \top|Regs|Registradores[2][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y43_N22
cycloneive_lcell_comb \top|Regs|Registradores~111 (
// Equation(s):
// \top|Regs|Registradores~111_combout  = (\top|Instruct_Count [0] & (\top|IM|Memory~3_combout  & (\top|Controller|RegWrite~combout  & \top|ALU|Add0~198_combout )))

	.dataa(\top|Instruct_Count [0]),
	.datab(\top|IM|Memory~3_combout ),
	.datac(\top|Controller|RegWrite~combout ),
	.datad(\top|ALU|Add0~198_combout ),
	.cin(gnd),
	.combout(\top|Regs|Registradores~111_combout ),
	.cout());
// synopsys translate_off
defparam \top|Regs|Registradores~111 .lut_mask = 16'h8000;
defparam \top|Regs|Registradores~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y43_N23
dffeas \top|Regs|Registradores[4][17] (
	.clk(\KEY[2]~input_o ),
	.d(\top|Regs|Registradores~111_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\top|Regs|Registradores[4][4]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Regs|Registradores[4][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Regs|Registradores[4][17] .is_wysiwyg = "true";
defparam \top|Regs|Registradores[4][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y43_N2
cycloneive_lcell_comb \top|ALU|Add0~208 (
// Equation(s):
// \top|ALU|Add0~208_combout  = ((\top|IM|Memory~15_combout ) # ((!\top|Instruct_Count [0] & \top|IM|Memory~3_combout ))) # (!\top|Regs|Registradores[4][17]~q )

	.dataa(\top|Regs|Registradores[4][17]~q ),
	.datab(\top|Instruct_Count [0]),
	.datac(\top|IM|Memory~3_combout ),
	.datad(\top|IM|Memory~15_combout ),
	.cin(gnd),
	.combout(\top|ALU|Add0~208_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~208 .lut_mask = 16'hFF75;
defparam \top|ALU|Add0~208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y43_N10
cycloneive_lcell_comb \top|ALU|Add0~195 (
// Equation(s):
// \top|ALU|Add0~195_combout  = (\top|ALU|Add0~30_combout  & ((\top|ALU|Add0~31_combout  & ((\top|ALU|Add0~208_combout ))) # (!\top|ALU|Add0~31_combout  & (!\top|Regs|Registradores[2][17]~q )))) # (!\top|ALU|Add0~30_combout  & (((!\top|ALU|Add0~31_combout 
// ))))

	.dataa(\top|Regs|Registradores[2][17]~q ),
	.datab(\top|ALU|Add0~30_combout ),
	.datac(\top|ALU|Add0~31_combout ),
	.datad(\top|ALU|Add0~208_combout ),
	.cin(gnd),
	.combout(\top|ALU|Add0~195_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~195 .lut_mask = 16'hC707;
defparam \top|ALU|Add0~195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y43_N8
cycloneive_lcell_comb \top|ALU|Add0~196 (
// Equation(s):
// \top|ALU|Add0~196_combout  = (\top|ALU|Add0~28_combout  & (((\top|ALU|Add0~195_combout )))) # (!\top|ALU|Add0~28_combout  & ((\top|ALU|Add0~195_combout  & ((!\top|Regs|Registradores[0][17]~q ))) # (!\top|ALU|Add0~195_combout  & 
// (!\top|Regs|Registradores[1][17]~q ))))

	.dataa(\top|ALU|Add0~28_combout ),
	.datab(\top|Regs|Registradores[1][17]~q ),
	.datac(\top|Regs|Registradores[0][17]~q ),
	.datad(\top|ALU|Add0~195_combout ),
	.cin(gnd),
	.combout(\top|ALU|Add0~196_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~196 .lut_mask = 16'hAF11;
defparam \top|ALU|Add0~196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y43_N8
cycloneive_lcell_comb \top|ALU|Add0~192 (
// Equation(s):
// \top|ALU|Add0~192_combout  = (\top|Regs|Registradores[2][17]~q  & ((\top|Instruct_Count [0]) # (!\top|IM|Memory~3_combout )))

	.dataa(gnd),
	.datab(\top|Regs|Registradores[2][17]~q ),
	.datac(\top|Instruct_Count [0]),
	.datad(\top|IM|Memory~3_combout ),
	.cin(gnd),
	.combout(\top|ALU|Add0~192_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~192 .lut_mask = 16'hC0CC;
defparam \top|ALU|Add0~192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y43_N18
cycloneive_lcell_comb \top|ALU|Add0~193 (
// Equation(s):
// \top|ALU|Add0~193_combout  = (\top|ALU|Add0~31_combout  & (((\top|Regs|Registradores[4][17]~q  & \top|ALU|Add0~35_combout )))) # (!\top|ALU|Add0~31_combout  & ((\top|ALU|Add0~192_combout ) # ((!\top|ALU|Add0~35_combout ))))

	.dataa(\top|ALU|Add0~192_combout ),
	.datab(\top|Regs|Registradores[4][17]~q ),
	.datac(\top|ALU|Add0~31_combout ),
	.datad(\top|ALU|Add0~35_combout ),
	.cin(gnd),
	.combout(\top|ALU|Add0~193_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~193 .lut_mask = 16'hCA0F;
defparam \top|ALU|Add0~193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y43_N28
cycloneive_lcell_comb \top|ALU|Add0~194 (
// Equation(s):
// \top|ALU|Add0~194_combout  = (\top|ALU|Add0~193_combout  & ((\top|Regs|Registradores[0][17]~q ) # ((\top|ALU|Add0~28_combout )))) # (!\top|ALU|Add0~193_combout  & (((!\top|ALU|Add0~28_combout  & \top|Regs|Registradores[1][17]~q ))))

	.dataa(\top|Regs|Registradores[0][17]~q ),
	.datab(\top|ALU|Add0~193_combout ),
	.datac(\top|ALU|Add0~28_combout ),
	.datad(\top|Regs|Registradores[1][17]~q ),
	.cin(gnd),
	.combout(\top|ALU|Add0~194_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~194 .lut_mask = 16'hCBC8;
defparam \top|ALU|Add0~194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y43_N22
cycloneive_lcell_comb \top|ALU|Add0~197 (
// Equation(s):
// \top|ALU|Add0~197_combout  = (\top|ALU_Controller|Mux5~0_combout  & (((\top|MUX_ALU|Out[4]~0_combout  & \top|ALU|Add0~194_combout )))) # (!\top|ALU_Controller|Mux5~0_combout  & ((\top|ALU|Add0~196_combout ) # ((!\top|MUX_ALU|Out[4]~0_combout ))))

	.dataa(\top|ALU_Controller|Mux5~0_combout ),
	.datab(\top|ALU|Add0~196_combout ),
	.datac(\top|MUX_ALU|Out[4]~0_combout ),
	.datad(\top|ALU|Add0~194_combout ),
	.cin(gnd),
	.combout(\top|ALU|Add0~197_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~197 .lut_mask = 16'hE545;
defparam \top|ALU|Add0~197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y43_N12
cycloneive_lcell_comb \top|Regs|Mux14~0 (
// Equation(s):
// \top|Regs|Mux14~0_combout  = (\top|Instruct_Count [4] & (\top|Regs|Registradores[0][17]~q )) # (!\top|Instruct_Count [4] & ((\top|IM|Memory~0_combout  & ((\top|Regs|Registradores[1][17]~q ))) # (!\top|IM|Memory~0_combout  & 
// (\top|Regs|Registradores[0][17]~q ))))

	.dataa(\top|Regs|Registradores[0][17]~q ),
	.datab(\top|Regs|Registradores[1][17]~q ),
	.datac(\top|Instruct_Count [4]),
	.datad(\top|IM|Memory~0_combout ),
	.cin(gnd),
	.combout(\top|Regs|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \top|Regs|Mux14~0 .lut_mask = 16'hACAA;
defparam \top|Regs|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y43_N18
cycloneive_lcell_comb \top|ALU|Add0~198 (
// Equation(s):
// \top|ALU|Add0~198_combout  = \top|ALU|Add0~197_combout  $ (\top|Regs|Mux14~0_combout  $ (!\top|ALU|Add0~191 ))

	.dataa(\top|ALU|Add0~197_combout ),
	.datab(\top|Regs|Mux14~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(\top|ALU|Add0~191 ),
	.combout(\top|ALU|Add0~198_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~198 .lut_mask = 16'h6969;
defparam \top|ALU|Add0~198 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X108_Y43_N26
cycloneive_lcell_comb \top|Regs|Registradores~54 (
// Equation(s):
// \top|Regs|Registradores~54_combout  = (\top|Regs|Decoder0~1_combout  & (!\top|Instruct_Count [4] & \top|ALU|Add0~198_combout ))

	.dataa(gnd),
	.datab(\top|Regs|Decoder0~1_combout ),
	.datac(\top|Instruct_Count [4]),
	.datad(\top|ALU|Add0~198_combout ),
	.cin(gnd),
	.combout(\top|Regs|Registradores~54_combout ),
	.cout());
// synopsys translate_off
defparam \top|Regs|Registradores~54 .lut_mask = 16'h0C00;
defparam \top|Regs|Registradores~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y43_N27
dffeas \top|Regs|Registradores[1][17] (
	.clk(\KEY[2]~input_o ),
	.d(\top|Regs|Registradores~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\top|Regs|Registradores[1][1]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Regs|Registradores[1][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Regs|Registradores[1][17] .is_wysiwyg = "true";
defparam \top|Regs|Registradores[1][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y42_N20
cycloneive_lcell_comb \top|Regs|Register_Out[17]~feeder (
// Equation(s):
// \top|Regs|Register_Out[17]~feeder_combout  = \top|Regs|Registradores[1][17]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\top|Regs|Registradores[1][17]~q ),
	.cin(gnd),
	.combout(\top|Regs|Register_Out[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \top|Regs|Register_Out[17]~feeder .lut_mask = 16'hFF00;
defparam \top|Regs|Register_Out[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y42_N21
dffeas \top|Regs|Register_Out[17] (
	.clk(\KEY[2]~input_o ),
	.d(\top|Regs|Register_Out[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Regs|Register_Out [17]),
	.prn(vcc));
// synopsys translate_off
defparam \top|Regs|Register_Out[17] .is_wysiwyg = "true";
defparam \top|Regs|Register_Out[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y42_N10
cycloneive_lcell_comb \print|LEDR[17]~feeder (
// Equation(s):
// \print|LEDR[17]~feeder_combout  = \top|Regs|Register_Out [17]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\top|Regs|Register_Out [17]),
	.cin(gnd),
	.combout(\print|LEDR[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \print|LEDR[17]~feeder .lut_mask = 16'hFF00;
defparam \print|LEDR[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y42_N11
dffeas \print|LEDR[17] (
	.clk(\KEY[2]~input_o ),
	.d(\print|LEDR[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\print|LEDR [17]),
	.prn(vcc));
// synopsys translate_off
defparam \print|LEDR[17] .is_wysiwyg = "true";
defparam \print|LEDR[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y42_N16
cycloneive_lcell_comb \bd|WideOr6~0 (
// Equation(s):
// \bd|WideOr6~0_combout  = (\top|PCin [2] & !\top|PCin [3])

	.dataa(gnd),
	.datab(\top|PCin [2]),
	.datac(gnd),
	.datad(\top|PCin [3]),
	.cin(gnd),
	.combout(\bd|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \bd|WideOr6~0 .lut_mask = 16'h00CC;
defparam \bd|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y42_N22
cycloneive_lcell_comb \bd|leds1[0]~feeder (
// Equation(s):
// \bd|leds1[0]~feeder_combout  = \bd|WideOr6~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\bd|WideOr6~0_combout ),
	.cin(gnd),
	.combout(\bd|leds1[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \bd|leds1[0]~feeder .lut_mask = 16'hFF00;
defparam \bd|leds1[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y42_N23
dffeas \bd|leds1[0] (
	.clk(\KEY[2]~input_o ),
	.d(\bd|leds1[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bd|leds1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \bd|leds1[0] .is_wysiwyg = "true";
defparam \bd|leds1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y42_N10
cycloneive_lcell_comb \bd|WideOr5~0 (
// Equation(s):
// \bd|WideOr5~0_combout  = (\top|PCin [2] & \top|PCin [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\top|PCin [2]),
	.datad(\top|PCin [3]),
	.cin(gnd),
	.combout(\bd|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \bd|WideOr5~0 .lut_mask = 16'hF000;
defparam \bd|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y42_N20
cycloneive_lcell_comb \bd|leds1[1]~feeder (
// Equation(s):
// \bd|leds1[1]~feeder_combout  = \bd|WideOr5~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\bd|WideOr5~0_combout ),
	.cin(gnd),
	.combout(\bd|leds1[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \bd|leds1[1]~feeder .lut_mask = 16'hFF00;
defparam \bd|leds1[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y42_N21
dffeas \bd|leds1[1] (
	.clk(\KEY[2]~input_o ),
	.d(\bd|leds1[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bd|leds1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \bd|leds1[1] .is_wysiwyg = "true";
defparam \bd|leds1[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X114_Y42_N11
dffeas \bd|leds1[2] (
	.clk(\KEY[2]~input_o ),
	.d(\bd|WideOr5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bd|leds1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \bd|leds1[2] .is_wysiwyg = "true";
defparam \bd|leds1[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y42_N0
cycloneive_lcell_comb \bd|leds1[3]~feeder (
// Equation(s):
// \bd|leds1[3]~feeder_combout  = \bd|WideOr6~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\bd|WideOr6~0_combout ),
	.cin(gnd),
	.combout(\bd|leds1[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \bd|leds1[3]~feeder .lut_mask = 16'hFF00;
defparam \bd|leds1[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y42_N1
dffeas \bd|leds1[3] (
	.clk(\KEY[2]~input_o ),
	.d(\bd|leds1[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bd|leds1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \bd|leds1[3] .is_wysiwyg = "true";
defparam \bd|leds1[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y42_N2
cycloneive_lcell_comb \bd|leds1[4]~feeder (
// Equation(s):
// \bd|leds1[4]~feeder_combout  = \bd|WideOr6~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\bd|WideOr6~0_combout ),
	.cin(gnd),
	.combout(\bd|leds1[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \bd|leds1[4]~feeder .lut_mask = 16'hFF00;
defparam \bd|leds1[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y42_N3
dffeas \bd|leds1[4] (
	.clk(\KEY[2]~input_o ),
	.d(\bd|leds1[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bd|leds1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \bd|leds1[4] .is_wysiwyg = "true";
defparam \bd|leds1[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y42_N14
cycloneive_lcell_comb \bd|WideOr0~0 (
// Equation(s):
// \bd|WideOr0~0_combout  = \top|PCin [2] $ (!\top|PCin [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\top|PCin [2]),
	.datad(\top|PCin [3]),
	.cin(gnd),
	.combout(\bd|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \bd|WideOr0~0 .lut_mask = 16'hF00F;
defparam \bd|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y42_N15
dffeas \bd|leds1[6] (
	.clk(\KEY[2]~input_o ),
	.d(\bd|WideOr0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bd|leds1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \bd|leds1[6] .is_wysiwyg = "true";
defparam \bd|leds1[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y42_N30
cycloneive_lcell_comb \bd|WideOr13~0 (
// Equation(s):
// \bd|WideOr13~0_combout  = (\top|PCin [7] & (\top|PCin [4] & (\top|PCin [6] $ (\top|PCin [5])))) # (!\top|PCin [7] & (!\top|PCin [5] & (\top|PCin [4] $ (\top|PCin [6]))))

	.dataa(\top|PCin [7]),
	.datab(\top|PCin [4]),
	.datac(\top|PCin [6]),
	.datad(\top|PCin [5]),
	.cin(gnd),
	.combout(\bd|WideOr13~0_combout ),
	.cout());
// synopsys translate_off
defparam \bd|WideOr13~0 .lut_mask = 16'h0894;
defparam \bd|WideOr13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y42_N31
dffeas \bd|leds2[0] (
	.clk(\KEY[2]~input_o ),
	.d(\bd|WideOr13~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bd|leds2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \bd|leds2[0] .is_wysiwyg = "true";
defparam \bd|leds2[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y42_N24
cycloneive_lcell_comb \bd|WideOr12~0 (
// Equation(s):
// \bd|WideOr12~0_combout  = (\top|PCin [7] & ((\top|PCin [4] & ((\top|PCin [5]))) # (!\top|PCin [4] & (\top|PCin [6])))) # (!\top|PCin [7] & (\top|PCin [6] & (\top|PCin [4] $ (\top|PCin [5]))))

	.dataa(\top|PCin [7]),
	.datab(\top|PCin [4]),
	.datac(\top|PCin [6]),
	.datad(\top|PCin [5]),
	.cin(gnd),
	.combout(\bd|WideOr12~0_combout ),
	.cout());
// synopsys translate_off
defparam \bd|WideOr12~0 .lut_mask = 16'hB860;
defparam \bd|WideOr12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y42_N25
dffeas \bd|leds2[1] (
	.clk(\KEY[2]~input_o ),
	.d(\bd|WideOr12~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bd|leds2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \bd|leds2[1] .is_wysiwyg = "true";
defparam \bd|leds2[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y42_N12
cycloneive_lcell_comb \bd|WideOr11~0 (
// Equation(s):
// \bd|WideOr11~0_combout  = (\top|PCin [7] & (\top|PCin [6] & ((\top|PCin [5]) # (!\top|PCin [4])))) # (!\top|PCin [7] & (!\top|PCin [4] & (!\top|PCin [6] & \top|PCin [5])))

	.dataa(\top|PCin [7]),
	.datab(\top|PCin [4]),
	.datac(\top|PCin [6]),
	.datad(\top|PCin [5]),
	.cin(gnd),
	.combout(\bd|WideOr11~0_combout ),
	.cout());
// synopsys translate_off
defparam \bd|WideOr11~0 .lut_mask = 16'hA120;
defparam \bd|WideOr11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y42_N13
dffeas \bd|leds2[2] (
	.clk(\KEY[2]~input_o ),
	.d(\bd|WideOr11~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bd|leds2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \bd|leds2[2] .is_wysiwyg = "true";
defparam \bd|leds2[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y42_N6
cycloneive_lcell_comb \bd|WideOr10~0 (
// Equation(s):
// \bd|WideOr10~0_combout  = (\top|PCin [5] & ((\top|PCin [4] & ((\top|PCin [6]))) # (!\top|PCin [4] & (\top|PCin [7] & !\top|PCin [6])))) # (!\top|PCin [5] & (!\top|PCin [7] & (\top|PCin [4] $ (\top|PCin [6]))))

	.dataa(\top|PCin [7]),
	.datab(\top|PCin [4]),
	.datac(\top|PCin [6]),
	.datad(\top|PCin [5]),
	.cin(gnd),
	.combout(\bd|WideOr10~0_combout ),
	.cout());
// synopsys translate_off
defparam \bd|WideOr10~0 .lut_mask = 16'hC214;
defparam \bd|WideOr10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y42_N7
dffeas \bd|leds2[3] (
	.clk(\KEY[2]~input_o ),
	.d(\bd|WideOr10~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bd|leds2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \bd|leds2[3] .is_wysiwyg = "true";
defparam \bd|leds2[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y42_N4
cycloneive_lcell_comb \bd|WideOr9~0 (
// Equation(s):
// \bd|WideOr9~0_combout  = (\top|PCin [5] & (!\top|PCin [7] & (\top|PCin [4]))) # (!\top|PCin [5] & ((\top|PCin [6] & (!\top|PCin [7])) # (!\top|PCin [6] & ((\top|PCin [4])))))

	.dataa(\top|PCin [7]),
	.datab(\top|PCin [4]),
	.datac(\top|PCin [6]),
	.datad(\top|PCin [5]),
	.cin(gnd),
	.combout(\bd|WideOr9~0_combout ),
	.cout());
// synopsys translate_off
defparam \bd|WideOr9~0 .lut_mask = 16'h445C;
defparam \bd|WideOr9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y42_N5
dffeas \bd|leds2[4] (
	.clk(\KEY[2]~input_o ),
	.d(\bd|WideOr9~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bd|leds2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \bd|leds2[4] .is_wysiwyg = "true";
defparam \bd|leds2[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y42_N28
cycloneive_lcell_comb \bd|WideOr8~0 (
// Equation(s):
// \bd|WideOr8~0_combout  = (\top|PCin [4] & (\top|PCin [7] $ (((\top|PCin [5]) # (!\top|PCin [6]))))) # (!\top|PCin [4] & (!\top|PCin [7] & (!\top|PCin [6] & \top|PCin [5])))

	.dataa(\top|PCin [7]),
	.datab(\top|PCin [4]),
	.datac(\top|PCin [6]),
	.datad(\top|PCin [5]),
	.cin(gnd),
	.combout(\bd|WideOr8~0_combout ),
	.cout());
// synopsys translate_off
defparam \bd|WideOr8~0 .lut_mask = 16'h4584;
defparam \bd|WideOr8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y42_N29
dffeas \bd|leds2[5] (
	.clk(\KEY[2]~input_o ),
	.d(\bd|WideOr8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bd|leds2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \bd|leds2[5] .is_wysiwyg = "true";
defparam \bd|leds2[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y42_N18
cycloneive_lcell_comb \bd|WideOr7~0 (
// Equation(s):
// \bd|WideOr7~0_combout  = (\top|PCin [4] & (!\top|PCin [7] & (\top|PCin [6] $ (!\top|PCin [5])))) # (!\top|PCin [4] & (!\top|PCin [5] & (\top|PCin [7] $ (!\top|PCin [6]))))

	.dataa(\top|PCin [7]),
	.datab(\top|PCin [4]),
	.datac(\top|PCin [6]),
	.datad(\top|PCin [5]),
	.cin(gnd),
	.combout(\bd|WideOr7~0_combout ),
	.cout());
// synopsys translate_off
defparam \bd|WideOr7~0 .lut_mask = 16'h4025;
defparam \bd|WideOr7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y42_N19
dffeas \bd|leds2[6] (
	.clk(\KEY[2]~input_o ),
	.d(\bd|WideOr7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bd|leds2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \bd|leds2[6] .is_wysiwyg = "true";
defparam \bd|leds2[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y42_N4
cycloneive_lcell_comb \inst2|Equal0~3 (
// Equation(s):
// \inst2|Equal0~3_combout  = (!\top|Instruct_Count [1] & (!\top|Instruct_Count [3] & (\top|Instruct_Count [0] & !\top|Instruct_Count [2])))

	.dataa(\top|Instruct_Count [1]),
	.datab(\top|Instruct_Count [3]),
	.datac(\top|Instruct_Count [0]),
	.datad(\top|Instruct_Count [2]),
	.cin(gnd),
	.combout(\inst2|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Equal0~3 .lut_mask = 16'h0010;
defparam \inst2|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y42_N26
cycloneive_lcell_comb \inst2|Equal0~2 (
// Equation(s):
// \inst2|Equal0~2_combout  = (\top|Instruct_Count [2] & (!\top|Instruct_Count [1] & (!\top|Instruct_Count [3] & !\top|Instruct_Count [0])))

	.dataa(\top|Instruct_Count [2]),
	.datab(\top|Instruct_Count [1]),
	.datac(\top|Instruct_Count [3]),
	.datad(\top|Instruct_Count [0]),
	.cin(gnd),
	.combout(\inst2|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Equal0~2 .lut_mask = 16'h0002;
defparam \inst2|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y42_N28
cycloneive_lcell_comb \inst2|WideNor0~0 (
// Equation(s):
// \inst2|WideNor0~0_combout  = ((!\top|Instruct_Count [1] & !\top|Instruct_Count [2])) # (!\top|Instruct_Count [3])

	.dataa(\top|Instruct_Count [3]),
	.datab(\top|Instruct_Count [1]),
	.datac(gnd),
	.datad(\top|Instruct_Count [2]),
	.cin(gnd),
	.combout(\inst2|WideNor0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|WideNor0~0 .lut_mask = 16'h5577;
defparam \inst2|WideNor0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y42_N14
cycloneive_lcell_comb \inst2|Selector6~0 (
// Equation(s):
// \inst2|Selector6~0_combout  = (\inst2|Equal0~3_combout ) # ((\inst2|Equal0~2_combout ) # ((\inst2|ledsout [0] & !\inst2|WideNor0~0_combout )))

	.dataa(\inst2|Equal0~3_combout ),
	.datab(\inst2|Equal0~2_combout ),
	.datac(\inst2|ledsout [0]),
	.datad(\inst2|WideNor0~0_combout ),
	.cin(gnd),
	.combout(\inst2|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Selector6~0 .lut_mask = 16'hEEFE;
defparam \inst2|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y42_N15
dffeas \inst2|ledsout[0] (
	.clk(\KEY[2]~input_o ),
	.d(\inst2|Selector6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|ledsout [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|ledsout[0] .is_wysiwyg = "true";
defparam \inst2|ledsout[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y42_N6
cycloneive_lcell_comb \inst2|Equal0~0 (
// Equation(s):
// \inst2|Equal0~0_combout  = (\top|Instruct_Count [1] & (!\top|Instruct_Count [3] & (!\top|Instruct_Count [0] & \top|Instruct_Count [2])))

	.dataa(\top|Instruct_Count [1]),
	.datab(\top|Instruct_Count [3]),
	.datac(\top|Instruct_Count [0]),
	.datad(\top|Instruct_Count [2]),
	.cin(gnd),
	.combout(\inst2|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Equal0~0 .lut_mask = 16'h0200;
defparam \inst2|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y42_N26
cycloneive_lcell_comb \inst2|Equal0~4 (
// Equation(s):
// \inst2|Equal0~4_combout  = (!\top|Instruct_Count [1] & (!\top|Instruct_Count [3] & (\top|Instruct_Count [0] & \top|Instruct_Count [2])))

	.dataa(\top|Instruct_Count [1]),
	.datab(\top|Instruct_Count [3]),
	.datac(\top|Instruct_Count [0]),
	.datad(\top|Instruct_Count [2]),
	.cin(gnd),
	.combout(\inst2|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Equal0~4 .lut_mask = 16'h1000;
defparam \inst2|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y42_N0
cycloneive_lcell_comb \inst2|Selector5~0 (
// Equation(s):
// \inst2|Selector5~0_combout  = (\inst2|Equal0~0_combout ) # ((\inst2|Equal0~4_combout ) # ((!\inst2|WideNor0~0_combout  & \inst2|ledsout [1])))

	.dataa(\inst2|Equal0~0_combout ),
	.datab(\inst2|WideNor0~0_combout ),
	.datac(\inst2|ledsout [1]),
	.datad(\inst2|Equal0~4_combout ),
	.cin(gnd),
	.combout(\inst2|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Selector5~0 .lut_mask = 16'hFFBA;
defparam \inst2|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y42_N1
dffeas \inst2|ledsout[1] (
	.clk(\KEY[2]~input_o ),
	.d(\inst2|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|ledsout [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|ledsout[1] .is_wysiwyg = "true";
defparam \inst2|ledsout[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y42_N16
cycloneive_lcell_comb \inst2|Equal0~5 (
// Equation(s):
// \inst2|Equal0~5_combout  = (\top|Instruct_Count [1] & (!\top|Instruct_Count [3] & (!\top|Instruct_Count [0] & !\top|Instruct_Count [2])))

	.dataa(\top|Instruct_Count [1]),
	.datab(\top|Instruct_Count [3]),
	.datac(\top|Instruct_Count [0]),
	.datad(\top|Instruct_Count [2]),
	.cin(gnd),
	.combout(\inst2|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Equal0~5 .lut_mask = 16'h0002;
defparam \inst2|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y42_N10
cycloneive_lcell_comb \inst2|Selector4~0 (
// Equation(s):
// \inst2|Selector4~0_combout  = (\inst2|Equal0~5_combout ) # ((\inst2|ledsout [2] & !\inst2|WideNor0~0_combout ))

	.dataa(\inst2|Equal0~5_combout ),
	.datab(gnd),
	.datac(\inst2|ledsout [2]),
	.datad(\inst2|WideNor0~0_combout ),
	.cin(gnd),
	.combout(\inst2|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Selector4~0 .lut_mask = 16'hAAFA;
defparam \inst2|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y42_N11
dffeas \inst2|ledsout[2] (
	.clk(\KEY[2]~input_o ),
	.d(\inst2|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|ledsout [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|ledsout[2] .is_wysiwyg = "true";
defparam \inst2|ledsout[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y42_N2
cycloneive_lcell_comb \inst2|Equal0~6 (
// Equation(s):
// \inst2|Equal0~6_combout  = (\top|Instruct_Count [1] & (!\top|Instruct_Count [3] & (\top|Instruct_Count [0] & \top|Instruct_Count [2])))

	.dataa(\top|Instruct_Count [1]),
	.datab(\top|Instruct_Count [3]),
	.datac(\top|Instruct_Count [0]),
	.datad(\top|Instruct_Count [2]),
	.cin(gnd),
	.combout(\inst2|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Equal0~6 .lut_mask = 16'h2000;
defparam \inst2|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y42_N8
cycloneive_lcell_comb \inst2|Selector0~0 (
// Equation(s):
// \inst2|Selector0~0_combout  = (!\inst2|Equal0~6_combout  & !\inst2|Equal0~3_combout )

	.dataa(\inst2|Equal0~6_combout ),
	.datab(\inst2|Equal0~3_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst2|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Selector0~0 .lut_mask = 16'h1111;
defparam \inst2|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y42_N28
cycloneive_lcell_comb \inst2|Selector3~0 (
// Equation(s):
// \inst2|Selector3~0_combout  = ((\inst2|Equal0~2_combout ) # ((\inst2|ledsout [3] & !\inst2|WideNor0~0_combout ))) # (!\inst2|Selector0~0_combout )

	.dataa(\inst2|Selector0~0_combout ),
	.datab(\inst2|Equal0~2_combout ),
	.datac(\inst2|ledsout [3]),
	.datad(\inst2|WideNor0~0_combout ),
	.cin(gnd),
	.combout(\inst2|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Selector3~0 .lut_mask = 16'hDDFD;
defparam \inst2|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y42_N29
dffeas \inst2|ledsout[3] (
	.clk(\KEY[2]~input_o ),
	.d(\inst2|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|ledsout [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|ledsout[3] .is_wysiwyg = "true";
defparam \inst2|ledsout[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y42_N0
cycloneive_lcell_comb \inst2|Selector2~4 (
// Equation(s):
// \inst2|Selector2~4_combout  = (\top|Instruct_Count [3] & (((\inst2|ledsout [4])))) # (!\top|Instruct_Count [3] & ((\top|Instruct_Count [0]) # ((!\top|Instruct_Count [1]))))

	.dataa(\top|Instruct_Count [0]),
	.datab(\inst2|ledsout [4]),
	.datac(\top|Instruct_Count [1]),
	.datad(\top|Instruct_Count [3]),
	.cin(gnd),
	.combout(\inst2|Selector2~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Selector2~4 .lut_mask = 16'hCCAF;
defparam \inst2|Selector2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y42_N24
cycloneive_lcell_comb \inst2|Selector2~5 (
// Equation(s):
// \inst2|Selector2~5_combout  = (\top|Instruct_Count [2] & (((\inst2|Selector2~4_combout )))) # (!\top|Instruct_Count [2] & ((\top|Instruct_Count [1] & ((\inst2|Selector2~4_combout ))) # (!\top|Instruct_Count [1] & (\top|Instruct_Count [0]))))

	.dataa(\top|Instruct_Count [2]),
	.datab(\top|Instruct_Count [1]),
	.datac(\top|Instruct_Count [0]),
	.datad(\inst2|Selector2~4_combout ),
	.cin(gnd),
	.combout(\inst2|Selector2~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Selector2~5 .lut_mask = 16'hFE10;
defparam \inst2|Selector2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y42_N25
dffeas \inst2|ledsout[4] (
	.clk(\KEY[2]~input_o ),
	.d(\inst2|Selector2~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|ledsout [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|ledsout[4] .is_wysiwyg = "true";
defparam \inst2|ledsout[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y42_N30
cycloneive_lcell_comb \inst2|Selector1~4 (
// Equation(s):
// \inst2|Selector1~4_combout  = (\top|Instruct_Count [0] & ((\top|Instruct_Count [1]) # (\top|Instruct_Count [3] $ (!\top|Instruct_Count [2])))) # (!\top|Instruct_Count [0] & ((\top|Instruct_Count [2] & (\top|Instruct_Count [3])) # (!\top|Instruct_Count [2] 
// & ((\top|Instruct_Count [1])))))

	.dataa(\top|Instruct_Count [3]),
	.datab(\top|Instruct_Count [0]),
	.datac(\top|Instruct_Count [1]),
	.datad(\top|Instruct_Count [2]),
	.cin(gnd),
	.combout(\inst2|Selector1~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Selector1~4 .lut_mask = 16'hEAF4;
defparam \inst2|Selector1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y42_N4
cycloneive_lcell_comb \inst2|Selector1~5 (
// Equation(s):
// \inst2|Selector1~5_combout  = (\inst2|Selector1~4_combout  & ((\inst2|ledsout [5]) # (!\top|Instruct_Count [3])))

	.dataa(\top|Instruct_Count [3]),
	.datab(gnd),
	.datac(\inst2|ledsout [5]),
	.datad(\inst2|Selector1~4_combout ),
	.cin(gnd),
	.combout(\inst2|Selector1~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Selector1~5 .lut_mask = 16'hF500;
defparam \inst2|Selector1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y42_N5
dffeas \inst2|ledsout[5] (
	.clk(\KEY[2]~input_o ),
	.d(\inst2|Selector1~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|ledsout [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|ledsout[5] .is_wysiwyg = "true";
defparam \inst2|ledsout[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y42_N30
cycloneive_lcell_comb \inst2|Equal0~1 (
// Equation(s):
// \inst2|Equal0~1_combout  = (!\top|Instruct_Count [1] & (!\top|Instruct_Count [3] & (!\top|Instruct_Count [0] & !\top|Instruct_Count [2])))

	.dataa(\top|Instruct_Count [1]),
	.datab(\top|Instruct_Count [3]),
	.datac(\top|Instruct_Count [0]),
	.datad(\top|Instruct_Count [2]),
	.cin(gnd),
	.combout(\inst2|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Equal0~1 .lut_mask = 16'h0001;
defparam \inst2|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y42_N22
cycloneive_lcell_comb \inst2|Selector0~1 (
// Equation(s):
// \inst2|Selector0~1_combout  = ((\inst2|Equal0~1_combout ) # ((\inst2|ledsout [6] & !\inst2|WideNor0~0_combout ))) # (!\inst2|Selector0~0_combout )

	.dataa(\inst2|Selector0~0_combout ),
	.datab(\inst2|Equal0~1_combout ),
	.datac(\inst2|ledsout [6]),
	.datad(\inst2|WideNor0~0_combout ),
	.cin(gnd),
	.combout(\inst2|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Selector0~1 .lut_mask = 16'hDDFD;
defparam \inst2|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y42_N23
dffeas \inst2|ledsout[6] (
	.clk(\KEY[2]~input_o ),
	.d(\inst2|Selector0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|ledsout [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|ledsout[6] .is_wysiwyg = "true";
defparam \inst2|ledsout[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y42_N24
cycloneive_lcell_comb \top|Instruct_Count[6]~feeder (
// Equation(s):
// \top|Instruct_Count[6]~feeder_combout  = \top|PCin [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\top|PCin [8]),
	.cin(gnd),
	.combout(\top|Instruct_Count[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \top|Instruct_Count[6]~feeder .lut_mask = 16'hFF00;
defparam \top|Instruct_Count[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y42_N25
dffeas \top|Instruct_Count[6] (
	.clk(\KEY[2]~input_o ),
	.d(\top|Instruct_Count[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Instruct_Count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \top|Instruct_Count[6] .is_wysiwyg = "true";
defparam \top|Instruct_Count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y42_N8
cycloneive_lcell_comb \top|Instruct_Count[5]~feeder (
// Equation(s):
// \top|Instruct_Count[5]~feeder_combout  = \top|PCin [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\top|PCin [7]),
	.cin(gnd),
	.combout(\top|Instruct_Count[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \top|Instruct_Count[5]~feeder .lut_mask = 16'hFF00;
defparam \top|Instruct_Count[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y42_N9
dffeas \top|Instruct_Count[5] (
	.clk(\KEY[2]~input_o ),
	.d(\top|Instruct_Count[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Instruct_Count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \top|Instruct_Count[5] .is_wysiwyg = "true";
defparam \top|Instruct_Count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y42_N18
cycloneive_lcell_comb \top|Instruct_Count[7]~feeder (
// Equation(s):
// \top|Instruct_Count[7]~feeder_combout  = \top|PCin [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\top|PCin [9]),
	.cin(gnd),
	.combout(\top|Instruct_Count[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \top|Instruct_Count[7]~feeder .lut_mask = 16'hFF00;
defparam \top|Instruct_Count[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y42_N19
dffeas \top|Instruct_Count[7] (
	.clk(\KEY[2]~input_o ),
	.d(\top|Instruct_Count[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Instruct_Count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \top|Instruct_Count[7] .is_wysiwyg = "true";
defparam \top|Instruct_Count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y42_N12
cycloneive_lcell_comb \inst|WideNor0~0 (
// Equation(s):
// \inst|WideNor0~0_combout  = ((!\top|Instruct_Count [6] & !\top|Instruct_Count [5])) # (!\top|Instruct_Count [7])

	.dataa(\top|Instruct_Count [6]),
	.datab(\top|Instruct_Count [5]),
	.datac(\top|Instruct_Count [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|WideNor0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|WideNor0~0 .lut_mask = 16'h1F1F;
defparam \inst|WideNor0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y42_N28
cycloneive_lcell_comb \inst|Equal1~0 (
// Equation(s):
// \inst|Equal1~0_combout  = (!\top|Instruct_Count [6] & (!\top|Instruct_Count [7] & (!\top|Instruct_Count [5] & \top|Instruct_Count [4])))

	.dataa(\top|Instruct_Count [6]),
	.datab(\top|Instruct_Count [7]),
	.datac(\top|Instruct_Count [5]),
	.datad(\top|Instruct_Count [4]),
	.cin(gnd),
	.combout(\inst|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Equal1~0 .lut_mask = 16'h0100;
defparam \inst|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y42_N10
cycloneive_lcell_comb \inst|Equal4~0 (
// Equation(s):
// \inst|Equal4~0_combout  = (\top|Instruct_Count [6] & (!\top|Instruct_Count [7] & (!\top|Instruct_Count [5] & !\top|Instruct_Count [4])))

	.dataa(\top|Instruct_Count [6]),
	.datab(\top|Instruct_Count [7]),
	.datac(\top|Instruct_Count [5]),
	.datad(\top|Instruct_Count [4]),
	.cin(gnd),
	.combout(\inst|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Equal4~0 .lut_mask = 16'h0002;
defparam \inst|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y42_N20
cycloneive_lcell_comb \inst|Selector6~0 (
// Equation(s):
// \inst|Selector6~0_combout  = (\inst|Equal1~0_combout ) # ((\inst|Equal4~0_combout ) # ((!\inst|WideNor0~0_combout  & \inst|ledsout [0])))

	.dataa(\inst|WideNor0~0_combout ),
	.datab(\inst|Equal1~0_combout ),
	.datac(\inst|ledsout [0]),
	.datad(\inst|Equal4~0_combout ),
	.cin(gnd),
	.combout(\inst|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector6~0 .lut_mask = 16'hFFDC;
defparam \inst|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y42_N21
dffeas \inst|ledsout[0] (
	.clk(\KEY[2]~input_o ),
	.d(\inst|Selector6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|ledsout [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|ledsout[0] .is_wysiwyg = "true";
defparam \inst|ledsout[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y42_N2
cycloneive_lcell_comb \inst|Selector5~0 (
// Equation(s):
// \inst|Selector5~0_combout  = (\top|Instruct_Count [6] & (!\top|Instruct_Count [7] & (\top|Instruct_Count [5] $ (\top|Instruct_Count [4]))))

	.dataa(\top|Instruct_Count [6]),
	.datab(\top|Instruct_Count [7]),
	.datac(\top|Instruct_Count [5]),
	.datad(\top|Instruct_Count [4]),
	.cin(gnd),
	.combout(\inst|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector5~0 .lut_mask = 16'h0220;
defparam \inst|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y42_N22
cycloneive_lcell_comb \inst|Selector5~1 (
// Equation(s):
// \inst|Selector5~1_combout  = (\inst|Selector5~0_combout ) # ((!\inst|WideNor0~0_combout  & \inst|ledsout [1]))

	.dataa(\inst|WideNor0~0_combout ),
	.datab(gnd),
	.datac(\inst|ledsout [1]),
	.datad(\inst|Selector5~0_combout ),
	.cin(gnd),
	.combout(\inst|Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector5~1 .lut_mask = 16'hFF50;
defparam \inst|Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y42_N23
dffeas \inst|ledsout[1] (
	.clk(\KEY[2]~input_o ),
	.d(\inst|Selector5~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|ledsout [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|ledsout[1] .is_wysiwyg = "true";
defparam \inst|ledsout[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y42_N16
cycloneive_lcell_comb \inst|Equal2~0 (
// Equation(s):
// \inst|Equal2~0_combout  = (!\top|Instruct_Count [6] & (\top|Instruct_Count [5] & !\top|Instruct_Count [7]))

	.dataa(\top|Instruct_Count [6]),
	.datab(\top|Instruct_Count [5]),
	.datac(\top|Instruct_Count [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Equal2~0 .lut_mask = 16'h0404;
defparam \inst|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y42_N4
cycloneive_lcell_comb \inst|Selector4~0 (
// Equation(s):
// \inst|Selector4~0_combout  = (\inst|WideNor0~0_combout  & (\inst|Equal2~0_combout  & ((!\top|Instruct_Count [4])))) # (!\inst|WideNor0~0_combout  & ((\inst|ledsout [2]) # ((\inst|Equal2~0_combout  & !\top|Instruct_Count [4]))))

	.dataa(\inst|WideNor0~0_combout ),
	.datab(\inst|Equal2~0_combout ),
	.datac(\inst|ledsout [2]),
	.datad(\top|Instruct_Count [4]),
	.cin(gnd),
	.combout(\inst|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector4~0 .lut_mask = 16'h50DC;
defparam \inst|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y42_N5
dffeas \inst|ledsout[2] (
	.clk(\KEY[2]~input_o ),
	.d(\inst|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|ledsout [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|ledsout[2] .is_wysiwyg = "true";
defparam \inst|ledsout[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y42_N18
cycloneive_lcell_comb \inst|Selector0~0 (
// Equation(s):
// \inst|Selector0~0_combout  = (\top|Instruct_Count [7]) # ((\top|Instruct_Count [6] $ (\top|Instruct_Count [5])) # (!\top|Instruct_Count [4]))

	.dataa(\top|Instruct_Count [6]),
	.datab(\top|Instruct_Count [7]),
	.datac(\top|Instruct_Count [5]),
	.datad(\top|Instruct_Count [4]),
	.cin(gnd),
	.combout(\inst|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector0~0 .lut_mask = 16'hDEFF;
defparam \inst|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y42_N30
cycloneive_lcell_comb \inst|Selector3~0 (
// Equation(s):
// \inst|Selector3~0_combout  = ((\inst|Equal4~0_combout ) # ((!\inst|WideNor0~0_combout  & \inst|ledsout [3]))) # (!\inst|Selector0~0_combout )

	.dataa(\inst|WideNor0~0_combout ),
	.datab(\inst|Selector0~0_combout ),
	.datac(\inst|ledsout [3]),
	.datad(\inst|Equal4~0_combout ),
	.cin(gnd),
	.combout(\inst|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector3~0 .lut_mask = 16'hFF73;
defparam \inst|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y42_N31
dffeas \inst|ledsout[3] (
	.clk(\KEY[2]~input_o ),
	.d(\inst|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|ledsout [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|ledsout[3] .is_wysiwyg = "true";
defparam \inst|ledsout[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y42_N12
cycloneive_lcell_comb \inst|Selector2~0 (
// Equation(s):
// \inst|Selector2~0_combout  = (\top|Instruct_Count [5] & (\top|Instruct_Count [7])) # (!\top|Instruct_Count [5] & ((\top|Instruct_Count [6])))

	.dataa(\top|Instruct_Count [7]),
	.datab(\top|Instruct_Count [5]),
	.datac(gnd),
	.datad(\top|Instruct_Count [6]),
	.cin(gnd),
	.combout(\inst|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector2~0 .lut_mask = 16'hBB88;
defparam \inst|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y42_N20
cycloneive_lcell_comb \inst|Selector2~1 (
// Equation(s):
// \inst|Selector2~1_combout  = (\inst|Selector2~0_combout  & (((\inst|ledsout [4]) # (!\top|Instruct_Count [7])))) # (!\inst|Selector2~0_combout  & (\top|Instruct_Count [4]))

	.dataa(\inst|Selector2~0_combout ),
	.datab(\top|Instruct_Count [4]),
	.datac(\inst|ledsout [4]),
	.datad(\top|Instruct_Count [7]),
	.cin(gnd),
	.combout(\inst|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector2~1 .lut_mask = 16'hE4EE;
defparam \inst|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y42_N21
dffeas \inst|ledsout[4] (
	.clk(\KEY[2]~input_o ),
	.d(\inst|Selector2~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|ledsout [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|ledsout[4] .is_wysiwyg = "true";
defparam \inst|ledsout[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y42_N8
cycloneive_lcell_comb \inst|Selector1~0 (
// Equation(s):
// \inst|Selector1~0_combout  = (\inst|Equal2~0_combout ) # (((!\inst|WideNor0~0_combout  & \inst|ledsout [5])) # (!\inst|Selector0~0_combout ))

	.dataa(\inst|WideNor0~0_combout ),
	.datab(\inst|Equal2~0_combout ),
	.datac(\inst|ledsout [5]),
	.datad(\inst|Selector0~0_combout ),
	.cin(gnd),
	.combout(\inst|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector1~0 .lut_mask = 16'hDCFF;
defparam \inst|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y42_N9
dffeas \inst|ledsout[5] (
	.clk(\KEY[2]~input_o ),
	.d(\inst|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|ledsout [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|ledsout[5] .is_wysiwyg = "true";
defparam \inst|ledsout[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y42_N24
cycloneive_lcell_comb \inst|Equal0~0 (
// Equation(s):
// \inst|Equal0~0_combout  = (!\top|Instruct_Count [6] & (!\top|Instruct_Count [7] & (!\top|Instruct_Count [5] & !\top|Instruct_Count [4])))

	.dataa(\top|Instruct_Count [6]),
	.datab(\top|Instruct_Count [7]),
	.datac(\top|Instruct_Count [5]),
	.datad(\top|Instruct_Count [4]),
	.cin(gnd),
	.combout(\inst|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Equal0~0 .lut_mask = 16'h0001;
defparam \inst|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y42_N26
cycloneive_lcell_comb \inst|Selector0~1 (
// Equation(s):
// \inst|Selector0~1_combout  = (\inst|Equal0~0_combout ) # (((!\inst|WideNor0~0_combout  & \inst|ledsout [6])) # (!\inst|Selector0~0_combout ))

	.dataa(\inst|WideNor0~0_combout ),
	.datab(\inst|Equal0~0_combout ),
	.datac(\inst|ledsout [6]),
	.datad(\inst|Selector0~0_combout ),
	.cin(gnd),
	.combout(\inst|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector0~1 .lut_mask = 16'hDCFF;
defparam \inst|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y42_N27
dffeas \inst|ledsout[6] (
	.clk(\KEY[2]~input_o ),
	.d(\inst|Selector0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|ledsout [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|ledsout[6] .is_wysiwyg = "true";
defparam \inst|ledsout[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N22
cycloneive_io_ibuf \CLOCK2_50~input (
	.i(CLOCK2_50),
	.ibar(gnd),
	.o(\CLOCK2_50~input_o ));
// synopsys translate_off
defparam \CLOCK2_50~input .bus_hold = "false";
defparam \CLOCK2_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N22
cycloneive_io_ibuf \CLOCK3_50~input (
	.i(CLOCK3_50),
	.ibar(gnd),
	.o(\CLOCK3_50~input_o ));
// synopsys translate_off
defparam \CLOCK3_50~input .bus_hold = "false";
defparam \CLOCK3_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N15
cycloneive_io_ibuf \SMA_CLKIN~input (
	.i(SMA_CLKIN),
	.ibar(gnd),
	.o(\SMA_CLKIN~input_o ));
// synopsys translate_off
defparam \SMA_CLKIN~input .bus_hold = "false";
defparam \SMA_CLKIN~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y40_N8
cycloneive_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y53_N15
cycloneive_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y17_N1
cycloneive_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N1
cycloneive_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N8
cycloneive_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y13_N8
cycloneive_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y18_N8
cycloneive_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y11_N8
cycloneive_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y10_N1
cycloneive_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N1
cycloneive_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y4_N22
cycloneive_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y16_N8
cycloneive_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y4_N15
cycloneive_io_ibuf \SW[10]~input (
	.i(SW[10]),
	.ibar(gnd),
	.o(\SW[10]~input_o ));
// synopsys translate_off
defparam \SW[10]~input .bus_hold = "false";
defparam \SW[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y5_N15
cycloneive_io_ibuf \SW[11]~input (
	.i(SW[11]),
	.ibar(gnd),
	.o(\SW[11]~input_o ));
// synopsys translate_off
defparam \SW[11]~input .bus_hold = "false";
defparam \SW[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y7_N15
cycloneive_io_ibuf \SW[12]~input (
	.i(SW[12]),
	.ibar(gnd),
	.o(\SW[12]~input_o ));
// synopsys translate_off
defparam \SW[12]~input .bus_hold = "false";
defparam \SW[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y9_N22
cycloneive_io_ibuf \SW[13]~input (
	.i(SW[13]),
	.ibar(gnd),
	.o(\SW[13]~input_o ));
// synopsys translate_off
defparam \SW[13]~input .bus_hold = "false";
defparam \SW[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y10_N8
cycloneive_io_ibuf \SW[14]~input (
	.i(SW[14]),
	.ibar(gnd),
	.o(\SW[14]~input_o ));
// synopsys translate_off
defparam \SW[14]~input .bus_hold = "false";
defparam \SW[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y6_N15
cycloneive_io_ibuf \SW[15]~input (
	.i(SW[15]),
	.ibar(gnd),
	.o(\SW[15]~input_o ));
// synopsys translate_off
defparam \SW[15]~input .bus_hold = "false";
defparam \SW[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y13_N1
cycloneive_io_ibuf \SW[16]~input (
	.i(SW[16]),
	.ibar(gnd),
	.o(\SW[16]~input_o ));
// synopsys translate_off
defparam \SW[16]~input .bus_hold = "false";
defparam \SW[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N8
cycloneive_io_ibuf \SW[17]~input (
	.i(SW[17]),
	.ibar(gnd),
	.o(\SW[17]~input_o ));
// synopsys translate_off
defparam \SW[17]~input .bus_hold = "false";
defparam \SW[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y73_N15
cycloneive_io_ibuf \UART_RTS~input (
	.i(UART_RTS),
	.ibar(gnd),
	.o(\UART_RTS~input_o ));
// synopsys translate_off
defparam \UART_RTS~input .bus_hold = "false";
defparam \UART_RTS~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y73_N22
cycloneive_io_ibuf \UART_RXD~input (
	.i(UART_RXD),
	.ibar(gnd),
	.o(\UART_RXD~input_o ));
// synopsys translate_off
defparam \UART_RXD~input .bus_hold = "false";
defparam \UART_RXD~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N8
cycloneive_io_ibuf \SD_WP_N~input (
	.i(SD_WP_N),
	.ibar(gnd),
	.o(\SD_WP_N~input_o ));
// synopsys translate_off
defparam \SD_WP_N~input .bus_hold = "false";
defparam \SD_WP_N~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N8
cycloneive_io_ibuf \AUD_ADCDAT~input (
	.i(AUD_ADCDAT),
	.ibar(gnd),
	.o(\AUD_ADCDAT~input_o ));
// synopsys translate_off
defparam \AUD_ADCDAT~input .bus_hold = "false";
defparam \AUD_ADCDAT~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X109_Y73_N8
cycloneive_io_ibuf \ENET0_INT_N~input (
	.i(ENET0_INT_N),
	.ibar(gnd),
	.o(\ENET0_INT_N~input_o ));
// synopsys translate_off
defparam \ENET0_INT_N~input .bus_hold = "false";
defparam \ENET0_INT_N~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X81_Y73_N8
cycloneive_io_ibuf \ENET0_LINK100~input (
	.i(ENET0_LINK100),
	.ibar(gnd),
	.o(\ENET0_LINK100~input_o ));
// synopsys translate_off
defparam \ENET0_LINK100~input .bus_hold = "false";
defparam \ENET0_LINK100~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X81_Y73_N22
cycloneive_io_ibuf \ENET0_RX_CLK~input (
	.i(ENET0_RX_CLK),
	.ibar(gnd),
	.o(\ENET0_RX_CLK~input_o ));
// synopsys translate_off
defparam \ENET0_RX_CLK~input .bus_hold = "false";
defparam \ENET0_RX_CLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X96_Y73_N15
cycloneive_io_ibuf \ENET0_RX_COL~input (
	.i(ENET0_RX_COL),
	.ibar(gnd),
	.o(\ENET0_RX_COL~input_o ));
// synopsys translate_off
defparam \ENET0_RX_COL~input .bus_hold = "false";
defparam \ENET0_RX_COL~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y73_N8
cycloneive_io_ibuf \ENET0_RX_CRS~input (
	.i(ENET0_RX_CRS),
	.ibar(gnd),
	.o(\ENET0_RX_CRS~input_o ));
// synopsys translate_off
defparam \ENET0_RX_CRS~input .bus_hold = "false";
defparam \ENET0_RX_CRS~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X83_Y73_N15
cycloneive_io_ibuf \ENET0_RX_DATA[0]~input (
	.i(ENET0_RX_DATA[0]),
	.ibar(gnd),
	.o(\ENET0_RX_DATA[0]~input_o ));
// synopsys translate_off
defparam \ENET0_RX_DATA[0]~input .bus_hold = "false";
defparam \ENET0_RX_DATA[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X98_Y73_N15
cycloneive_io_ibuf \ENET0_RX_DATA[1]~input (
	.i(ENET0_RX_DATA[1]),
	.ibar(gnd),
	.o(\ENET0_RX_DATA[1]~input_o ));
// synopsys translate_off
defparam \ENET0_RX_DATA[1]~input .bus_hold = "false";
defparam \ENET0_RX_DATA[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X96_Y73_N22
cycloneive_io_ibuf \ENET0_RX_DATA[2]~input (
	.i(ENET0_RX_DATA[2]),
	.ibar(gnd),
	.o(\ENET0_RX_DATA[2]~input_o ));
// synopsys translate_off
defparam \ENET0_RX_DATA[2]~input .bus_hold = "false";
defparam \ENET0_RX_DATA[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X85_Y73_N1
cycloneive_io_ibuf \ENET0_RX_DATA[3]~input (
	.i(ENET0_RX_DATA[3]),
	.ibar(gnd),
	.o(\ENET0_RX_DATA[3]~input_o ));
// synopsys translate_off
defparam \ENET0_RX_DATA[3]~input .bus_hold = "false";
defparam \ENET0_RX_DATA[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X79_Y73_N1
cycloneive_io_ibuf \ENET0_RX_DV~input (
	.i(ENET0_RX_DV),
	.ibar(gnd),
	.o(\ENET0_RX_DV~input_o ));
// synopsys translate_off
defparam \ENET0_RX_DV~input .bus_hold = "false";
defparam \ENET0_RX_DV~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y73_N22
cycloneive_io_ibuf \ENET0_RX_ER~input (
	.i(ENET0_RX_ER),
	.ibar(gnd),
	.o(\ENET0_RX_ER~input_o ));
// synopsys translate_off
defparam \ENET0_RX_ER~input .bus_hold = "false";
defparam \ENET0_RX_ER~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X111_Y73_N1
cycloneive_io_ibuf \ENET0_TX_CLK~input (
	.i(ENET0_TX_CLK),
	.ibar(gnd),
	.o(\ENET0_TX_CLK~input_o ));
// synopsys translate_off
defparam \ENET0_TX_CLK~input .bus_hold = "false";
defparam \ENET0_TX_CLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y73_N22
cycloneive_io_ibuf \ENETCLK_25~input (
	.i(ENETCLK_25),
	.ibar(gnd),
	.o(\ENETCLK_25~input_o ));
// synopsys translate_off
defparam \ENETCLK_25~input .bus_hold = "false";
defparam \ENETCLK_25~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X105_Y73_N1
cycloneive_io_ibuf \ENET1_INT_N~input (
	.i(ENET1_INT_N),
	.ibar(gnd),
	.o(\ENET1_INT_N~input_o ));
// synopsys translate_off
defparam \ENET1_INT_N~input .bus_hold = "false";
defparam \ENET1_INT_N~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X98_Y73_N22
cycloneive_io_ibuf \ENET1_LINK100~input (
	.i(ENET1_LINK100),
	.ibar(gnd),
	.o(\ENET1_LINK100~input_o ));
// synopsys translate_off
defparam \ENET1_LINK100~input .bus_hold = "false";
defparam \ENET1_LINK100~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X83_Y73_N8
cycloneive_io_ibuf \ENET1_RX_CLK~input (
	.i(ENET1_RX_CLK),
	.ibar(gnd),
	.o(\ENET1_RX_CLK~input_o ));
// synopsys translate_off
defparam \ENET1_RX_CLK~input .bus_hold = "false";
defparam \ENET1_RX_CLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X79_Y73_N8
cycloneive_io_ibuf \ENET1_RX_COL~input (
	.i(ENET1_RX_COL),
	.ibar(gnd),
	.o(\ENET1_RX_COL~input_o ));
// synopsys translate_off
defparam \ENET1_RX_COL~input .bus_hold = "false";
defparam \ENET1_RX_COL~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X102_Y73_N1
cycloneive_io_ibuf \ENET1_RX_CRS~input (
	.i(ENET1_RX_CRS),
	.ibar(gnd),
	.o(\ENET1_RX_CRS~input_o ));
// synopsys translate_off
defparam \ENET1_RX_CRS~input .bus_hold = "false";
defparam \ENET1_RX_CRS~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X107_Y73_N1
cycloneive_io_ibuf \ENET1_RX_DATA[0]~input (
	.i(ENET1_RX_DATA[0]),
	.ibar(gnd),
	.o(\ENET1_RX_DATA[0]~input_o ));
// synopsys translate_off
defparam \ENET1_RX_DATA[0]~input .bus_hold = "false";
defparam \ENET1_RX_DATA[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y73_N15
cycloneive_io_ibuf \ENET1_RX_DATA[1]~input (
	.i(ENET1_RX_DATA[1]),
	.ibar(gnd),
	.o(\ENET1_RX_DATA[1]~input_o ));
// synopsys translate_off
defparam \ENET1_RX_DATA[1]~input .bus_hold = "false";
defparam \ENET1_RX_DATA[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X81_Y73_N1
cycloneive_io_ibuf \ENET1_RX_DATA[2]~input (
	.i(ENET1_RX_DATA[2]),
	.ibar(gnd),
	.o(\ENET1_RX_DATA[2]~input_o ));
// synopsys translate_off
defparam \ENET1_RX_DATA[2]~input .bus_hold = "false";
defparam \ENET1_RX_DATA[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y73_N1
cycloneive_io_ibuf \ENET1_RX_DATA[3]~input (
	.i(ENET1_RX_DATA[3]),
	.ibar(gnd),
	.o(\ENET1_RX_DATA[3]~input_o ));
// synopsys translate_off
defparam \ENET1_RX_DATA[3]~input .bus_hold = "false";
defparam \ENET1_RX_DATA[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X91_Y73_N15
cycloneive_io_ibuf \ENET1_RX_DV~input (
	.i(ENET1_RX_DV),
	.ibar(gnd),
	.o(\ENET1_RX_DV~input_o ));
// synopsys translate_off
defparam \ENET1_RX_DV~input .bus_hold = "false";
defparam \ENET1_RX_DV~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X100_Y73_N22
cycloneive_io_ibuf \ENET1_RX_ER~input (
	.i(ENET1_RX_ER),
	.ibar(gnd),
	.o(\ENET1_RX_ER~input_o ));
// synopsys translate_off
defparam \ENET1_RX_ER~input .bus_hold = "false";
defparam \ENET1_RX_ER~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y73_N15
cycloneive_io_ibuf \ENET1_TX_CLK~input (
	.i(ENET1_TX_CLK),
	.ibar(gnd),
	.o(\ENET1_TX_CLK~input_o ));
// synopsys translate_off
defparam \ENET1_TX_CLK~input .bus_hold = "false";
defparam \ENET1_TX_CLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X85_Y73_N8
cycloneive_io_ibuf \TD_CLK27~input (
	.i(TD_CLK27),
	.ibar(gnd),
	.o(\TD_CLK27~input_o ));
// synopsys translate_off
defparam \TD_CLK27~input .bus_hold = "false";
defparam \TD_CLK27~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X109_Y73_N1
cycloneive_io_ibuf \TD_DATA[0]~input (
	.i(TD_DATA[0]),
	.ibar(gnd),
	.o(\TD_DATA[0]~input_o ));
// synopsys translate_off
defparam \TD_DATA[0]~input .bus_hold = "false";
defparam \TD_DATA[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X105_Y73_N8
cycloneive_io_ibuf \TD_DATA[1]~input (
	.i(TD_DATA[1]),
	.ibar(gnd),
	.o(\TD_DATA[1]~input_o ));
// synopsys translate_off
defparam \TD_DATA[1]~input .bus_hold = "false";
defparam \TD_DATA[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y73_N8
cycloneive_io_ibuf \TD_DATA[2]~input (
	.i(TD_DATA[2]),
	.ibar(gnd),
	.o(\TD_DATA[2]~input_o ));
// synopsys translate_off
defparam \TD_DATA[2]~input .bus_hold = "false";
defparam \TD_DATA[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X113_Y73_N8
cycloneive_io_ibuf \TD_DATA[3]~input (
	.i(TD_DATA[3]),
	.ibar(gnd),
	.o(\TD_DATA[3]~input_o ));
// synopsys translate_off
defparam \TD_DATA[3]~input .bus_hold = "false";
defparam \TD_DATA[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X81_Y73_N15
cycloneive_io_ibuf \TD_DATA[4]~input (
	.i(TD_DATA[4]),
	.ibar(gnd),
	.o(\TD_DATA[4]~input_o ));
// synopsys translate_off
defparam \TD_DATA[4]~input .bus_hold = "false";
defparam \TD_DATA[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y73_N22
cycloneive_io_ibuf \TD_DATA[5]~input (
	.i(TD_DATA[5]),
	.ibar(gnd),
	.o(\TD_DATA[5]~input_o ));
// synopsys translate_off
defparam \TD_DATA[5]~input .bus_hold = "false";
defparam \TD_DATA[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X87_Y73_N22
cycloneive_io_ibuf \TD_DATA[6]~input (
	.i(TD_DATA[6]),
	.ibar(gnd),
	.o(\TD_DATA[6]~input_o ));
// synopsys translate_off
defparam \TD_DATA[6]~input .bus_hold = "false";
defparam \TD_DATA[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X87_Y73_N1
cycloneive_io_ibuf \TD_DATA[7]~input (
	.i(TD_DATA[7]),
	.ibar(gnd),
	.o(\TD_DATA[7]~input_o ));
// synopsys translate_off
defparam \TD_DATA[7]~input .bus_hold = "false";
defparam \TD_DATA[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X85_Y73_N15
cycloneive_io_ibuf \TD_HS~input (
	.i(TD_HS),
	.ibar(gnd),
	.o(\TD_HS~input_o ));
// synopsys translate_off
defparam \TD_HS~input .bus_hold = "false";
defparam \TD_HS~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X100_Y73_N15
cycloneive_io_ibuf \TD_VS~input (
	.i(TD_VS),
	.ibar(gnd),
	.o(\TD_VS~input_o ));
// synopsys translate_off
defparam \TD_VS~input .bus_hold = "false";
defparam \TD_VS~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y73_N15
cycloneive_io_ibuf \OTG_DREQ[0]~input (
	.i(OTG_DREQ[0]),
	.ibar(gnd),
	.o(\OTG_DREQ[0]~input_o ));
// synopsys translate_off
defparam \OTG_DREQ[0]~input .bus_hold = "false";
defparam \OTG_DREQ[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X113_Y73_N1
cycloneive_io_ibuf \OTG_DREQ[1]~input (
	.i(OTG_DREQ[1]),
	.ibar(gnd),
	.o(\OTG_DREQ[1]~input_o ));
// synopsys translate_off
defparam \OTG_DREQ[1]~input .bus_hold = "false";
defparam \OTG_DREQ[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y73_N8
cycloneive_io_ibuf \OTG_INT[0]~input (
	.i(OTG_INT[0]),
	.ibar(gnd),
	.o(\OTG_INT[0]~input_o ));
// synopsys translate_off
defparam \OTG_INT[0]~input .bus_hold = "false";
defparam \OTG_INT[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X102_Y73_N8
cycloneive_io_ibuf \OTG_INT[1]~input (
	.i(OTG_INT[1]),
	.ibar(gnd),
	.o(\OTG_INT[1]~input_o ));
// synopsys translate_off
defparam \OTG_INT[1]~input .bus_hold = "false";
defparam \OTG_INT[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y73_N1
cycloneive_io_ibuf \IRDA_RXD~input (
	.i(IRDA_RXD),
	.ibar(gnd),
	.o(\IRDA_RXD~input_o ));
// synopsys translate_off
defparam \IRDA_RXD~input .bus_hold = "false";
defparam \IRDA_RXD~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y73_N8
cycloneive_io_ibuf \FL_RY~input (
	.i(FL_RY),
	.ibar(gnd),
	.o(\FL_RY~input_o ));
// synopsys translate_off
defparam \FL_RY~input .bus_hold = "false";
defparam \FL_RY~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y37_N8
cycloneive_io_ibuf \HSMC_CLKIN_N1~input (
	.i(HSMC_CLKIN_N1),
	.ibar(gnd),
	.o(\HSMC_CLKIN_N1~input_o ));
// synopsys translate_off
defparam \HSMC_CLKIN_N1~input .bus_hold = "false";
defparam \HSMC_CLKIN_N1~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y37_N22
cycloneive_io_ibuf \HSMC_CLKIN_N2~input (
	.i(HSMC_CLKIN_N2),
	.ibar(gnd),
	.o(\HSMC_CLKIN_N2~input_o ));
// synopsys translate_off
defparam \HSMC_CLKIN_N2~input .bus_hold = "false";
defparam \HSMC_CLKIN_N2~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y37_N1
cycloneive_io_ibuf \HSMC_CLKIN_P1~input (
	.i(HSMC_CLKIN_P1),
	.ibar(gnd),
	.o(\HSMC_CLKIN_P1~input_o ));
// synopsys translate_off
defparam \HSMC_CLKIN_P1~input .bus_hold = "false";
defparam \HSMC_CLKIN_P1~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y37_N15
cycloneive_io_ibuf \HSMC_CLKIN_P2~input (
	.i(HSMC_CLKIN_P2),
	.ibar(gnd),
	.o(\HSMC_CLKIN_P2~input_o ));
// synopsys translate_off
defparam \HSMC_CLKIN_P2~input .bus_hold = "false";
defparam \HSMC_CLKIN_P2~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N1
cycloneive_io_ibuf \HSMC_CLKIN0~input (
	.i(HSMC_CLKIN0),
	.ibar(gnd),
	.o(\HSMC_CLKIN0~input_o ));
// synopsys translate_off
defparam \HSMC_CLKIN0~input .bus_hold = "false";
defparam \HSMC_CLKIN0~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X23_Y0_N15
cycloneive_io_ibuf \EX_IO[0]~input (
	.i(EX_IO[0]),
	.ibar(gnd),
	.o(\EX_IO[0]~input_o ));
// synopsys translate_off
defparam \EX_IO[0]~input .bus_hold = "false";
defparam \EX_IO[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y55_N8
cycloneive_io_ibuf \EX_IO[1]~input (
	.i(EX_IO[1]),
	.ibar(gnd),
	.o(\EX_IO[1]~input_o ));
// synopsys translate_off
defparam \EX_IO[1]~input .bus_hold = "false";
defparam \EX_IO[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X3_Y73_N8
cycloneive_io_ibuf \EX_IO[2]~input (
	.i(EX_IO[2]),
	.ibar(gnd),
	.o(\EX_IO[2]~input_o ));
// synopsys translate_off
defparam \EX_IO[2]~input .bus_hold = "false";
defparam \EX_IO[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y32_N15
cycloneive_io_ibuf \EX_IO[3]~input (
	.i(EX_IO[3]),
	.ibar(gnd),
	.o(\EX_IO[3]~input_o ));
// synopsys translate_off
defparam \EX_IO[3]~input .bus_hold = "false";
defparam \EX_IO[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y22_N15
cycloneive_io_ibuf \EX_IO[4]~input (
	.i(EX_IO[4]),
	.ibar(gnd),
	.o(\EX_IO[4]~input_o ));
// synopsys translate_off
defparam \EX_IO[4]~input .bus_hold = "false";
defparam \EX_IO[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N22
cycloneive_io_ibuf \EX_IO[5]~input (
	.i(EX_IO[5]),
	.ibar(gnd),
	.o(\EX_IO[5]~input_o ));
// synopsys translate_off
defparam \EX_IO[5]~input .bus_hold = "false";
defparam \EX_IO[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y52_N1
cycloneive_io_ibuf \EX_IO[6]~input (
	.i(EX_IO[6]),
	.ibar(gnd),
	.o(\EX_IO[6]~input_o ));
// synopsys translate_off
defparam \EX_IO[6]~input .bus_hold = "false";
defparam \EX_IO[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y33_N15
cycloneive_io_ibuf \LCD_DATA[0]~input (
	.i(LCD_DATA[0]),
	.ibar(gnd),
	.o(\LCD_DATA[0]~input_o ));
// synopsys translate_off
defparam \LCD_DATA[0]~input .bus_hold = "false";
defparam \LCD_DATA[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y34_N8
cycloneive_io_ibuf \LCD_DATA[1]~input (
	.i(LCD_DATA[1]),
	.ibar(gnd),
	.o(\LCD_DATA[1]~input_o ));
// synopsys translate_off
defparam \LCD_DATA[1]~input .bus_hold = "false";
defparam \LCD_DATA[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X9_Y0_N1
cycloneive_io_ibuf \LCD_DATA[2]~input (
	.i(LCD_DATA[2]),
	.ibar(gnd),
	.o(\LCD_DATA[2]~input_o ));
// synopsys translate_off
defparam \LCD_DATA[2]~input .bus_hold = "false";
defparam \LCD_DATA[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X27_Y0_N8
cycloneive_io_ibuf \LCD_DATA[3]~input (
	.i(LCD_DATA[3]),
	.ibar(gnd),
	.o(\LCD_DATA[3]~input_o ));
// synopsys translate_off
defparam \LCD_DATA[3]~input .bus_hold = "false";
defparam \LCD_DATA[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y27_N15
cycloneive_io_ibuf \LCD_DATA[4]~input (
	.i(LCD_DATA[4]),
	.ibar(gnd),
	.o(\LCD_DATA[4]~input_o ));
// synopsys translate_off
defparam \LCD_DATA[4]~input .bus_hold = "false";
defparam \LCD_DATA[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X35_Y73_N15
cycloneive_io_ibuf \LCD_DATA[5]~input (
	.i(LCD_DATA[5]),
	.ibar(gnd),
	.o(\LCD_DATA[5]~input_o ));
// synopsys translate_off
defparam \LCD_DATA[5]~input .bus_hold = "false";
defparam \LCD_DATA[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N15
cycloneive_io_ibuf \LCD_DATA[6]~input (
	.i(LCD_DATA[6]),
	.ibar(gnd),
	.o(\LCD_DATA[6]~input_o ));
// synopsys translate_off
defparam \LCD_DATA[6]~input .bus_hold = "false";
defparam \LCD_DATA[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y73_N8
cycloneive_io_ibuf \LCD_DATA[7]~input (
	.i(LCD_DATA[7]),
	.ibar(gnd),
	.o(\LCD_DATA[7]~input_o ));
// synopsys translate_off
defparam \LCD_DATA[7]~input .bus_hold = "false";
defparam \LCD_DATA[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y27_N22
cycloneive_io_ibuf \PS2_CLK~input (
	.i(PS2_CLK),
	.ibar(gnd),
	.o(\PS2_CLK~input_o ));
// synopsys translate_off
defparam \PS2_CLK~input .bus_hold = "false";
defparam \PS2_CLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y46_N22
cycloneive_io_ibuf \PS2_CLK2~input (
	.i(PS2_CLK2),
	.ibar(gnd),
	.o(\PS2_CLK2~input_o ));
// synopsys translate_off
defparam \PS2_CLK2~input .bus_hold = "false";
defparam \PS2_CLK2~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X29_Y0_N22
cycloneive_io_ibuf \PS2_DAT~input (
	.i(PS2_DAT),
	.ibar(gnd),
	.o(\PS2_DAT~input_o ));
// synopsys translate_off
defparam \PS2_DAT~input .bus_hold = "false";
defparam \PS2_DAT~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y28_N22
cycloneive_io_ibuf \PS2_DAT2~input (
	.i(PS2_DAT2),
	.ibar(gnd),
	.o(\PS2_DAT2~input_o ));
// synopsys translate_off
defparam \PS2_DAT2~input .bus_hold = "false";
defparam \PS2_DAT2~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y33_N22
cycloneive_io_ibuf \SD_CMD~input (
	.i(SD_CMD),
	.ibar(gnd),
	.o(\SD_CMD~input_o ));
// synopsys translate_off
defparam \SD_CMD~input .bus_hold = "false";
defparam \SD_CMD~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X29_Y73_N1
cycloneive_io_ibuf \SD_DAT[0]~input (
	.i(SD_DAT[0]),
	.ibar(gnd),
	.o(\SD_DAT[0]~input_o ));
// synopsys translate_off
defparam \SD_DAT[0]~input .bus_hold = "false";
defparam \SD_DAT[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y35_N15
cycloneive_io_ibuf \SD_DAT[1]~input (
	.i(SD_DAT[1]),
	.ibar(gnd),
	.o(\SD_DAT[1]~input_o ));
// synopsys translate_off
defparam \SD_DAT[1]~input .bus_hold = "false";
defparam \SD_DAT[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y55_N22
cycloneive_io_ibuf \SD_DAT[2]~input (
	.i(SD_DAT[2]),
	.ibar(gnd),
	.o(\SD_DAT[2]~input_o ));
// synopsys translate_off
defparam \SD_DAT[2]~input .bus_hold = "false";
defparam \SD_DAT[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y10_N15
cycloneive_io_ibuf \SD_DAT[3]~input (
	.i(SD_DAT[3]),
	.ibar(gnd),
	.o(\SD_DAT[3]~input_o ));
// synopsys translate_off
defparam \SD_DAT[3]~input .bus_hold = "false";
defparam \SD_DAT[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y22_N22
cycloneive_io_ibuf \AUD_ADCLRCK~input (
	.i(AUD_ADCLRCK),
	.ibar(gnd),
	.o(\AUD_ADCLRCK~input_o ));
// synopsys translate_off
defparam \AUD_ADCLRCK~input .bus_hold = "false";
defparam \AUD_ADCLRCK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N15
cycloneive_io_ibuf \AUD_BCLK~input (
	.i(AUD_BCLK),
	.ibar(gnd),
	.o(\AUD_BCLK~input_o ));
// synopsys translate_off
defparam \AUD_BCLK~input .bus_hold = "false";
defparam \AUD_BCLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y73_N15
cycloneive_io_ibuf \AUD_DACLRCK~input (
	.i(AUD_DACLRCK),
	.ibar(gnd),
	.o(\AUD_DACLRCK~input_o ));
// synopsys translate_off
defparam \AUD_DACLRCK~input .bus_hold = "false";
defparam \AUD_DACLRCK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X42_Y0_N22
cycloneive_io_ibuf \EEP_I2C_SDAT~input (
	.i(EEP_I2C_SDAT),
	.ibar(gnd),
	.o(\EEP_I2C_SDAT~input_o ));
// synopsys translate_off
defparam \EEP_I2C_SDAT~input .bus_hold = "false";
defparam \EEP_I2C_SDAT~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y73_N22
cycloneive_io_ibuf \I2C_SDAT~input (
	.i(I2C_SDAT),
	.ibar(gnd),
	.o(\I2C_SDAT~input_o ));
// synopsys translate_off
defparam \I2C_SDAT~input .bus_hold = "false";
defparam \I2C_SDAT~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y73_N1
cycloneive_io_ibuf \ENET0_MDIO~input (
	.i(ENET0_MDIO),
	.ibar(gnd),
	.o(\ENET0_MDIO~input_o ));
// synopsys translate_off
defparam \ENET0_MDIO~input .bus_hold = "false";
defparam \ENET0_MDIO~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y73_N8
cycloneive_io_ibuf \ENET1_MDIO~input (
	.i(ENET1_MDIO),
	.ibar(gnd),
	.o(\ENET1_MDIO~input_o ));
// synopsys translate_off
defparam \ENET1_MDIO~input .bus_hold = "false";
defparam \ENET1_MDIO~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X35_Y0_N15
cycloneive_io_ibuf \OTG_DATA[0]~input (
	.i(OTG_DATA[0]),
	.ibar(gnd),
	.o(\OTG_DATA[0]~input_o ));
// synopsys translate_off
defparam \OTG_DATA[0]~input .bus_hold = "false";
defparam \OTG_DATA[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y34_N1
cycloneive_io_ibuf \OTG_DATA[1]~input (
	.i(OTG_DATA[1]),
	.ibar(gnd),
	.o(\OTG_DATA[1]~input_o ));
// synopsys translate_off
defparam \OTG_DATA[1]~input .bus_hold = "false";
defparam \OTG_DATA[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N1
cycloneive_io_ibuf \OTG_DATA[2]~input (
	.i(OTG_DATA[2]),
	.ibar(gnd),
	.o(\OTG_DATA[2]~input_o ));
// synopsys translate_off
defparam \OTG_DATA[2]~input .bus_hold = "false";
defparam \OTG_DATA[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y30_N1
cycloneive_io_ibuf \OTG_DATA[3]~input (
	.i(OTG_DATA[3]),
	.ibar(gnd),
	.o(\OTG_DATA[3]~input_o ));
// synopsys translate_off
defparam \OTG_DATA[3]~input .bus_hold = "false";
defparam \OTG_DATA[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y73_N8
cycloneive_io_ibuf \OTG_DATA[4]~input (
	.i(OTG_DATA[4]),
	.ibar(gnd),
	.o(\OTG_DATA[4]~input_o ));
// synopsys translate_off
defparam \OTG_DATA[4]~input .bus_hold = "false";
defparam \OTG_DATA[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y34_N15
cycloneive_io_ibuf \OTG_DATA[5]~input (
	.i(OTG_DATA[5]),
	.ibar(gnd),
	.o(\OTG_DATA[5]~input_o ));
// synopsys translate_off
defparam \OTG_DATA[5]~input .bus_hold = "false";
defparam \OTG_DATA[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y9_N15
cycloneive_io_ibuf \OTG_DATA[6]~input (
	.i(OTG_DATA[6]),
	.ibar(gnd),
	.o(\OTG_DATA[6]~input_o ));
// synopsys translate_off
defparam \OTG_DATA[6]~input .bus_hold = "false";
defparam \OTG_DATA[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y4_N1
cycloneive_io_ibuf \OTG_DATA[7]~input (
	.i(OTG_DATA[7]),
	.ibar(gnd),
	.o(\OTG_DATA[7]~input_o ));
// synopsys translate_off
defparam \OTG_DATA[7]~input .bus_hold = "false";
defparam \OTG_DATA[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X42_Y73_N1
cycloneive_io_ibuf \OTG_DATA[8]~input (
	.i(OTG_DATA[8]),
	.ibar(gnd),
	.o(\OTG_DATA[8]~input_o ));
// synopsys translate_off
defparam \OTG_DATA[8]~input .bus_hold = "false";
defparam \OTG_DATA[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y52_N15
cycloneive_io_ibuf \OTG_DATA[9]~input (
	.i(OTG_DATA[9]),
	.ibar(gnd),
	.o(\OTG_DATA[9]~input_o ));
// synopsys translate_off
defparam \OTG_DATA[9]~input .bus_hold = "false";
defparam \OTG_DATA[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X23_Y73_N22
cycloneive_io_ibuf \OTG_DATA[10]~input (
	.i(OTG_DATA[10]),
	.ibar(gnd),
	.o(\OTG_DATA[10]~input_o ));
// synopsys translate_off
defparam \OTG_DATA[10]~input .bus_hold = "false";
defparam \OTG_DATA[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y73_N15
cycloneive_io_ibuf \OTG_DATA[11]~input (
	.i(OTG_DATA[11]),
	.ibar(gnd),
	.o(\OTG_DATA[11]~input_o ));
// synopsys translate_off
defparam \OTG_DATA[11]~input .bus_hold = "false";
defparam \OTG_DATA[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y12_N22
cycloneive_io_ibuf \OTG_DATA[12]~input (
	.i(OTG_DATA[12]),
	.ibar(gnd),
	.o(\OTG_DATA[12]~input_o ));
// synopsys translate_off
defparam \OTG_DATA[12]~input .bus_hold = "false";
defparam \OTG_DATA[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N8
cycloneive_io_ibuf \OTG_DATA[13]~input (
	.i(OTG_DATA[13]),
	.ibar(gnd),
	.o(\OTG_DATA[13]~input_o ));
// synopsys translate_off
defparam \OTG_DATA[13]~input .bus_hold = "false";
defparam \OTG_DATA[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y73_N22
cycloneive_io_ibuf \OTG_DATA[14]~input (
	.i(OTG_DATA[14]),
	.ibar(gnd),
	.o(\OTG_DATA[14]~input_o ));
// synopsys translate_off
defparam \OTG_DATA[14]~input .bus_hold = "false";
defparam \OTG_DATA[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cycloneive_io_ibuf \OTG_DATA[15]~input (
	.i(OTG_DATA[15]),
	.ibar(gnd),
	.o(\OTG_DATA[15]~input_o ));
// synopsys translate_off
defparam \OTG_DATA[15]~input .bus_hold = "false";
defparam \OTG_DATA[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y69_N8
cycloneive_io_ibuf \OTG_FSPEED~input (
	.i(OTG_FSPEED),
	.ibar(gnd),
	.o(\OTG_FSPEED~input_o ));
// synopsys translate_off
defparam \OTG_FSPEED~input .bus_hold = "false";
defparam \OTG_FSPEED~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N8
cycloneive_io_ibuf \OTG_LSPEED~input (
	.i(OTG_LSPEED),
	.ibar(gnd),
	.o(\OTG_LSPEED~input_o ));
// synopsys translate_off
defparam \OTG_LSPEED~input .bus_hold = "false";
defparam \OTG_LSPEED~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y57_N15
cycloneive_io_ibuf \DRAM_DQ[0]~input (
	.i(DRAM_DQ[0]),
	.ibar(gnd),
	.o(\DRAM_DQ[0]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[0]~input .bus_hold = "false";
defparam \DRAM_DQ[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X1_Y0_N22
cycloneive_io_ibuf \DRAM_DQ[1]~input (
	.i(DRAM_DQ[1]),
	.ibar(gnd),
	.o(\DRAM_DQ[1]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[1]~input .bus_hold = "false";
defparam \DRAM_DQ[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N8
cycloneive_io_ibuf \DRAM_DQ[2]~input (
	.i(DRAM_DQ[2]),
	.ibar(gnd),
	.o(\DRAM_DQ[2]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[2]~input .bus_hold = "false";
defparam \DRAM_DQ[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X13_Y73_N22
cycloneive_io_ibuf \DRAM_DQ[3]~input (
	.i(DRAM_DQ[3]),
	.ibar(gnd),
	.o(\DRAM_DQ[3]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[3]~input .bus_hold = "false";
defparam \DRAM_DQ[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y73_N1
cycloneive_io_ibuf \DRAM_DQ[4]~input (
	.i(DRAM_DQ[4]),
	.ibar(gnd),
	.o(\DRAM_DQ[4]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[4]~input .bus_hold = "false";
defparam \DRAM_DQ[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y58_N15
cycloneive_io_ibuf \DRAM_DQ[5]~input (
	.i(DRAM_DQ[5]),
	.ibar(gnd),
	.o(\DRAM_DQ[5]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[5]~input .bus_hold = "false";
defparam \DRAM_DQ[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y48_N1
cycloneive_io_ibuf \DRAM_DQ[6]~input (
	.i(DRAM_DQ[6]),
	.ibar(gnd),
	.o(\DRAM_DQ[6]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[6]~input .bus_hold = "false";
defparam \DRAM_DQ[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N1
cycloneive_io_ibuf \DRAM_DQ[7]~input (
	.i(DRAM_DQ[7]),
	.ibar(gnd),
	.o(\DRAM_DQ[7]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[7]~input .bus_hold = "false";
defparam \DRAM_DQ[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X3_Y73_N22
cycloneive_io_ibuf \DRAM_DQ[8]~input (
	.i(DRAM_DQ[8]),
	.ibar(gnd),
	.o(\DRAM_DQ[8]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[8]~input .bus_hold = "false";
defparam \DRAM_DQ[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y24_N1
cycloneive_io_ibuf \DRAM_DQ[9]~input (
	.i(DRAM_DQ[9]),
	.ibar(gnd),
	.o(\DRAM_DQ[9]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[9]~input .bus_hold = "false";
defparam \DRAM_DQ[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X47_Y0_N8
cycloneive_io_ibuf \DRAM_DQ[10]~input (
	.i(DRAM_DQ[10]),
	.ibar(gnd),
	.o(\DRAM_DQ[10]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[10]~input .bus_hold = "false";
defparam \DRAM_DQ[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X49_Y0_N1
cycloneive_io_ibuf \DRAM_DQ[11]~input (
	.i(DRAM_DQ[11]),
	.ibar(gnd),
	.o(\DRAM_DQ[11]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[11]~input .bus_hold = "false";
defparam \DRAM_DQ[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X3_Y73_N1
cycloneive_io_ibuf \DRAM_DQ[12]~input (
	.i(DRAM_DQ[12]),
	.ibar(gnd),
	.o(\DRAM_DQ[12]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[12]~input .bus_hold = "false";
defparam \DRAM_DQ[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X27_Y0_N22
cycloneive_io_ibuf \DRAM_DQ[13]~input (
	.i(DRAM_DQ[13]),
	.ibar(gnd),
	.o(\DRAM_DQ[13]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[13]~input .bus_hold = "false";
defparam \DRAM_DQ[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y21_N22
cycloneive_io_ibuf \DRAM_DQ[14]~input (
	.i(DRAM_DQ[14]),
	.ibar(gnd),
	.o(\DRAM_DQ[14]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[14]~input .bus_hold = "false";
defparam \DRAM_DQ[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y73_N8
cycloneive_io_ibuf \DRAM_DQ[15]~input (
	.i(DRAM_DQ[15]),
	.ibar(gnd),
	.o(\DRAM_DQ[15]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[15]~input .bus_hold = "false";
defparam \DRAM_DQ[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X13_Y73_N8
cycloneive_io_ibuf \DRAM_DQ[16]~input (
	.i(DRAM_DQ[16]),
	.ibar(gnd),
	.o(\DRAM_DQ[16]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[16]~input .bus_hold = "false";
defparam \DRAM_DQ[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X29_Y0_N15
cycloneive_io_ibuf \DRAM_DQ[17]~input (
	.i(DRAM_DQ[17]),
	.ibar(gnd),
	.o(\DRAM_DQ[17]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[17]~input .bus_hold = "false";
defparam \DRAM_DQ[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y73_N1
cycloneive_io_ibuf \DRAM_DQ[18]~input (
	.i(DRAM_DQ[18]),
	.ibar(gnd),
	.o(\DRAM_DQ[18]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[18]~input .bus_hold = "false";
defparam \DRAM_DQ[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y25_N15
cycloneive_io_ibuf \DRAM_DQ[19]~input (
	.i(DRAM_DQ[19]),
	.ibar(gnd),
	.o(\DRAM_DQ[19]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[19]~input .bus_hold = "false";
defparam \DRAM_DQ[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y49_N8
cycloneive_io_ibuf \DRAM_DQ[20]~input (
	.i(DRAM_DQ[20]),
	.ibar(gnd),
	.o(\DRAM_DQ[20]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[20]~input .bus_hold = "false";
defparam \DRAM_DQ[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X27_Y73_N22
cycloneive_io_ibuf \DRAM_DQ[21]~input (
	.i(DRAM_DQ[21]),
	.ibar(gnd),
	.o(\DRAM_DQ[21]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[21]~input .bus_hold = "false";
defparam \DRAM_DQ[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y13_N8
cycloneive_io_ibuf \DRAM_DQ[22]~input (
	.i(DRAM_DQ[22]),
	.ibar(gnd),
	.o(\DRAM_DQ[22]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[22]~input .bus_hold = "false";
defparam \DRAM_DQ[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y14_N8
cycloneive_io_ibuf \DRAM_DQ[23]~input (
	.i(DRAM_DQ[23]),
	.ibar(gnd),
	.o(\DRAM_DQ[23]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[23]~input .bus_hold = "false";
defparam \DRAM_DQ[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X23_Y0_N22
cycloneive_io_ibuf \DRAM_DQ[24]~input (
	.i(DRAM_DQ[24]),
	.ibar(gnd),
	.o(\DRAM_DQ[24]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[24]~input .bus_hold = "false";
defparam \DRAM_DQ[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X13_Y0_N22
cycloneive_io_ibuf \DRAM_DQ[25]~input (
	.i(DRAM_DQ[25]),
	.ibar(gnd),
	.o(\DRAM_DQ[25]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[25]~input .bus_hold = "false";
defparam \DRAM_DQ[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y29_N15
cycloneive_io_ibuf \DRAM_DQ[26]~input (
	.i(DRAM_DQ[26]),
	.ibar(gnd),
	.o(\DRAM_DQ[26]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[26]~input .bus_hold = "false";
defparam \DRAM_DQ[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X1_Y0_N8
cycloneive_io_ibuf \DRAM_DQ[27]~input (
	.i(DRAM_DQ[27]),
	.ibar(gnd),
	.o(\DRAM_DQ[27]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[27]~input .bus_hold = "false";
defparam \DRAM_DQ[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X5_Y73_N22
cycloneive_io_ibuf \DRAM_DQ[28]~input (
	.i(DRAM_DQ[28]),
	.ibar(gnd),
	.o(\DRAM_DQ[28]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[28]~input .bus_hold = "false";
defparam \DRAM_DQ[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y67_N22
cycloneive_io_ibuf \DRAM_DQ[29]~input (
	.i(DRAM_DQ[29]),
	.ibar(gnd),
	.o(\DRAM_DQ[29]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[29]~input .bus_hold = "false";
defparam \DRAM_DQ[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y15_N15
cycloneive_io_ibuf \DRAM_DQ[30]~input (
	.i(DRAM_DQ[30]),
	.ibar(gnd),
	.o(\DRAM_DQ[30]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[30]~input .bus_hold = "false";
defparam \DRAM_DQ[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y35_N1
cycloneive_io_ibuf \DRAM_DQ[31]~input (
	.i(DRAM_DQ[31]),
	.ibar(gnd),
	.o(\DRAM_DQ[31]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[31]~input .bus_hold = "false";
defparam \DRAM_DQ[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y59_N15
cycloneive_io_ibuf \SRAM_DQ[0]~input (
	.i(SRAM_DQ[0]),
	.ibar(gnd),
	.o(\SRAM_DQ[0]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[0]~input .bus_hold = "false";
defparam \SRAM_DQ[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y30_N8
cycloneive_io_ibuf \SRAM_DQ[1]~input (
	.i(SRAM_DQ[1]),
	.ibar(gnd),
	.o(\SRAM_DQ[1]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[1]~input .bus_hold = "false";
defparam \SRAM_DQ[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X5_Y0_N15
cycloneive_io_ibuf \SRAM_DQ[2]~input (
	.i(SRAM_DQ[2]),
	.ibar(gnd),
	.o(\SRAM_DQ[2]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[2]~input .bus_hold = "false";
defparam \SRAM_DQ[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N8
cycloneive_io_ibuf \SRAM_DQ[3]~input (
	.i(SRAM_DQ[3]),
	.ibar(gnd),
	.o(\SRAM_DQ[3]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[3]~input .bus_hold = "false";
defparam \SRAM_DQ[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y46_N15
cycloneive_io_ibuf \SRAM_DQ[4]~input (
	.i(SRAM_DQ[4]),
	.ibar(gnd),
	.o(\SRAM_DQ[4]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[4]~input .bus_hold = "false";
defparam \SRAM_DQ[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N1
cycloneive_io_ibuf \SRAM_DQ[5]~input (
	.i(SRAM_DQ[5]),
	.ibar(gnd),
	.o(\SRAM_DQ[5]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[5]~input .bus_hold = "false";
defparam \SRAM_DQ[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y31_N15
cycloneive_io_ibuf \SRAM_DQ[6]~input (
	.i(SRAM_DQ[6]),
	.ibar(gnd),
	.o(\SRAM_DQ[6]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[6]~input .bus_hold = "false";
defparam \SRAM_DQ[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N15
cycloneive_io_ibuf \SRAM_DQ[7]~input (
	.i(SRAM_DQ[7]),
	.ibar(gnd),
	.o(\SRAM_DQ[7]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[7]~input .bus_hold = "false";
defparam \SRAM_DQ[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y62_N22
cycloneive_io_ibuf \SRAM_DQ[8]~input (
	.i(SRAM_DQ[8]),
	.ibar(gnd),
	.o(\SRAM_DQ[8]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[8]~input .bus_hold = "false";
defparam \SRAM_DQ[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X5_Y0_N8
cycloneive_io_ibuf \SRAM_DQ[9]~input (
	.i(SRAM_DQ[9]),
	.ibar(gnd),
	.o(\SRAM_DQ[9]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[9]~input .bus_hold = "false";
defparam \SRAM_DQ[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y53_N1
cycloneive_io_ibuf \SRAM_DQ[10]~input (
	.i(SRAM_DQ[10]),
	.ibar(gnd),
	.o(\SRAM_DQ[10]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[10]~input .bus_hold = "false";
defparam \SRAM_DQ[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y25_N22
cycloneive_io_ibuf \SRAM_DQ[11]~input (
	.i(SRAM_DQ[11]),
	.ibar(gnd),
	.o(\SRAM_DQ[11]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[11]~input .bus_hold = "false";
defparam \SRAM_DQ[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y47_N22
cycloneive_io_ibuf \SRAM_DQ[12]~input (
	.i(SRAM_DQ[12]),
	.ibar(gnd),
	.o(\SRAM_DQ[12]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[12]~input .bus_hold = "false";
defparam \SRAM_DQ[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N1
cycloneive_io_ibuf \SRAM_DQ[13]~input (
	.i(SRAM_DQ[13]),
	.ibar(gnd),
	.o(\SRAM_DQ[13]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[13]~input .bus_hold = "false";
defparam \SRAM_DQ[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X49_Y0_N15
cycloneive_io_ibuf \SRAM_DQ[14]~input (
	.i(SRAM_DQ[14]),
	.ibar(gnd),
	.o(\SRAM_DQ[14]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[14]~input .bus_hold = "false";
defparam \SRAM_DQ[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y66_N15
cycloneive_io_ibuf \SRAM_DQ[15]~input (
	.i(SRAM_DQ[15]),
	.ibar(gnd),
	.o(\SRAM_DQ[15]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[15]~input .bus_hold = "false";
defparam \SRAM_DQ[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y17_N15
cycloneive_io_ibuf \FL_DQ[0]~input (
	.i(FL_DQ[0]),
	.ibar(gnd),
	.o(\FL_DQ[0]~input_o ));
// synopsys translate_off
defparam \FL_DQ[0]~input .bus_hold = "false";
defparam \FL_DQ[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y44_N22
cycloneive_io_ibuf \FL_DQ[1]~input (
	.i(FL_DQ[1]),
	.ibar(gnd),
	.o(\FL_DQ[1]~input_o ));
// synopsys translate_off
defparam \FL_DQ[1]~input .bus_hold = "false";
defparam \FL_DQ[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X49_Y0_N8
cycloneive_io_ibuf \FL_DQ[2]~input (
	.i(FL_DQ[2]),
	.ibar(gnd),
	.o(\FL_DQ[2]~input_o ));
// synopsys translate_off
defparam \FL_DQ[2]~input .bus_hold = "false";
defparam \FL_DQ[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y68_N15
cycloneive_io_ibuf \FL_DQ[3]~input (
	.i(FL_DQ[3]),
	.ibar(gnd),
	.o(\FL_DQ[3]~input_o ));
// synopsys translate_off
defparam \FL_DQ[3]~input .bus_hold = "false";
defparam \FL_DQ[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y73_N1
cycloneive_io_ibuf \FL_DQ[4]~input (
	.i(FL_DQ[4]),
	.ibar(gnd),
	.o(\FL_DQ[4]~input_o ));
// synopsys translate_off
defparam \FL_DQ[4]~input .bus_hold = "false";
defparam \FL_DQ[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y23_N22
cycloneive_io_ibuf \FL_DQ[5]~input (
	.i(FL_DQ[5]),
	.ibar(gnd),
	.o(\FL_DQ[5]~input_o ));
// synopsys translate_off
defparam \FL_DQ[5]~input .bus_hold = "false";
defparam \FL_DQ[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y6_N1
cycloneive_io_ibuf \FL_DQ[6]~input (
	.i(FL_DQ[6]),
	.ibar(gnd),
	.o(\FL_DQ[6]~input_o ));
// synopsys translate_off
defparam \FL_DQ[6]~input .bus_hold = "false";
defparam \FL_DQ[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N8
cycloneive_io_ibuf \FL_DQ[7]~input (
	.i(FL_DQ[7]),
	.ibar(gnd),
	.o(\FL_DQ[7]~input_o ));
// synopsys translate_off
defparam \FL_DQ[7]~input .bus_hold = "false";
defparam \FL_DQ[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X107_Y0_N1
cycloneive_io_ibuf \GPIO[0]~input (
	.i(GPIO[0]),
	.ibar(gnd),
	.o(\GPIO[0]~input_o ));
// synopsys translate_off
defparam \GPIO[0]~input .bus_hold = "false";
defparam \GPIO[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N22
cycloneive_io_ibuf \GPIO[1]~input (
	.i(GPIO[1]),
	.ibar(gnd),
	.o(\GPIO[1]~input_o ));
// synopsys translate_off
defparam \GPIO[1]~input .bus_hold = "false";
defparam \GPIO[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X109_Y0_N8
cycloneive_io_ibuf \GPIO[2]~input (
	.i(GPIO[2]),
	.ibar(gnd),
	.o(\GPIO[2]~input_o ));
// synopsys translate_off
defparam \GPIO[2]~input .bus_hold = "false";
defparam \GPIO[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X96_Y0_N22
cycloneive_io_ibuf \GPIO[3]~input (
	.i(GPIO[3]),
	.ibar(gnd),
	.o(\GPIO[3]~input_o ));
// synopsys translate_off
defparam \GPIO[3]~input .bus_hold = "false";
defparam \GPIO[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X102_Y0_N22
cycloneive_io_ibuf \GPIO[4]~input (
	.i(GPIO[4]),
	.ibar(gnd),
	.o(\GPIO[4]~input_o ));
// synopsys translate_off
defparam \GPIO[4]~input .bus_hold = "false";
defparam \GPIO[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X96_Y0_N15
cycloneive_io_ibuf \GPIO[5]~input (
	.i(GPIO[5]),
	.ibar(gnd),
	.o(\GPIO[5]~input_o ));
// synopsys translate_off
defparam \GPIO[5]~input .bus_hold = "false";
defparam \GPIO[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X102_Y0_N15
cycloneive_io_ibuf \GPIO[6]~input (
	.i(GPIO[6]),
	.ibar(gnd),
	.o(\GPIO[6]~input_o ));
// synopsys translate_off
defparam \GPIO[6]~input .bus_hold = "false";
defparam \GPIO[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X65_Y0_N22
cycloneive_io_ibuf \GPIO[7]~input (
	.i(GPIO[7]),
	.ibar(gnd),
	.o(\GPIO[7]~input_o ));
// synopsys translate_off
defparam \GPIO[7]~input .bus_hold = "false";
defparam \GPIO[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N15
cycloneive_io_ibuf \GPIO[8]~input (
	.i(GPIO[8]),
	.ibar(gnd),
	.o(\GPIO[8]~input_o ));
// synopsys translate_off
defparam \GPIO[8]~input .bus_hold = "false";
defparam \GPIO[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N8
cycloneive_io_ibuf \GPIO[9]~input (
	.i(GPIO[9]),
	.ibar(gnd),
	.o(\GPIO[9]~input_o ));
// synopsys translate_off
defparam \GPIO[9]~input .bus_hold = "false";
defparam \GPIO[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X94_Y0_N8
cycloneive_io_ibuf \GPIO[10]~input (
	.i(GPIO[10]),
	.ibar(gnd),
	.o(\GPIO[10]~input_o ));
// synopsys translate_off
defparam \GPIO[10]~input .bus_hold = "false";
defparam \GPIO[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X65_Y0_N15
cycloneive_io_ibuf \GPIO[11]~input (
	.i(GPIO[11]),
	.ibar(gnd),
	.o(\GPIO[11]~input_o ));
// synopsys translate_off
defparam \GPIO[11]~input .bus_hold = "false";
defparam \GPIO[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X94_Y0_N1
cycloneive_io_ibuf \GPIO[12]~input (
	.i(GPIO[12]),
	.ibar(gnd),
	.o(\GPIO[12]~input_o ));
// synopsys translate_off
defparam \GPIO[12]~input .bus_hold = "false";
defparam \GPIO[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N1
cycloneive_io_ibuf \GPIO[13]~input (
	.i(GPIO[13]),
	.ibar(gnd),
	.o(\GPIO[13]~input_o ));
// synopsys translate_off
defparam \GPIO[13]~input .bus_hold = "false";
defparam \GPIO[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X83_Y0_N8
cycloneive_io_ibuf \GPIO[14]~input (
	.i(GPIO[14]),
	.ibar(gnd),
	.o(\GPIO[14]~input_o ));
// synopsys translate_off
defparam \GPIO[14]~input .bus_hold = "false";
defparam \GPIO[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X85_Y0_N1
cycloneive_io_ibuf \GPIO[15]~input (
	.i(GPIO[15]),
	.ibar(gnd),
	.o(\GPIO[15]~input_o ));
// synopsys translate_off
defparam \GPIO[15]~input .bus_hold = "false";
defparam \GPIO[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X83_Y0_N1
cycloneive_io_ibuf \GPIO[16]~input (
	.i(GPIO[16]),
	.ibar(gnd),
	.o(\GPIO[16]~input_o ));
// synopsys translate_off
defparam \GPIO[16]~input .bus_hold = "false";
defparam \GPIO[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X109_Y0_N1
cycloneive_io_ibuf \GPIO[17]~input (
	.i(GPIO[17]),
	.ibar(gnd),
	.o(\GPIO[17]~input_o ));
// synopsys translate_off
defparam \GPIO[17]~input .bus_hold = "false";
defparam \GPIO[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X96_Y0_N8
cycloneive_io_ibuf \GPIO[18]~input (
	.i(GPIO[18]),
	.ibar(gnd),
	.o(\GPIO[18]~input_o ));
// synopsys translate_off
defparam \GPIO[18]~input .bus_hold = "false";
defparam \GPIO[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X87_Y0_N22
cycloneive_io_ibuf \GPIO[19]~input (
	.i(GPIO[19]),
	.ibar(gnd),
	.o(\GPIO[19]~input_o ));
// synopsys translate_off
defparam \GPIO[19]~input .bus_hold = "false";
defparam \GPIO[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X96_Y0_N1
cycloneive_io_ibuf \GPIO[20]~input (
	.i(GPIO[20]),
	.ibar(gnd),
	.o(\GPIO[20]~input_o ));
// synopsys translate_off
defparam \GPIO[20]~input .bus_hold = "false";
defparam \GPIO[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X111_Y0_N8
cycloneive_io_ibuf \GPIO[21]~input (
	.i(GPIO[21]),
	.ibar(gnd),
	.o(\GPIO[21]~input_o ));
// synopsys translate_off
defparam \GPIO[21]~input .bus_hold = "false";
defparam \GPIO[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X91_Y0_N22
cycloneive_io_ibuf \GPIO[22]~input (
	.i(GPIO[22]),
	.ibar(gnd),
	.o(\GPIO[22]~input_o ));
// synopsys translate_off
defparam \GPIO[22]~input .bus_hold = "false";
defparam \GPIO[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X100_Y0_N22
cycloneive_io_ibuf \GPIO[23]~input (
	.i(GPIO[23]),
	.ibar(gnd),
	.o(\GPIO[23]~input_o ));
// synopsys translate_off
defparam \GPIO[23]~input .bus_hold = "false";
defparam \GPIO[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X91_Y0_N15
cycloneive_io_ibuf \GPIO[24]~input (
	.i(GPIO[24]),
	.ibar(gnd),
	.o(\GPIO[24]~input_o ));
// synopsys translate_off
defparam \GPIO[24]~input .bus_hold = "false";
defparam \GPIO[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y0_N8
cycloneive_io_ibuf \GPIO[25]~input (
	.i(GPIO[25]),
	.ibar(gnd),
	.o(\GPIO[25]~input_o ));
// synopsys translate_off
defparam \GPIO[25]~input .bus_hold = "false";
defparam \GPIO[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X79_Y0_N8
cycloneive_io_ibuf \GPIO[26]~input (
	.i(GPIO[26]),
	.ibar(gnd),
	.o(\GPIO[26]~input_o ));
// synopsys translate_off
defparam \GPIO[26]~input .bus_hold = "false";
defparam \GPIO[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X100_Y0_N15
cycloneive_io_ibuf \GPIO[27]~input (
	.i(GPIO[27]),
	.ibar(gnd),
	.o(\GPIO[27]~input_o ));
// synopsys translate_off
defparam \GPIO[27]~input .bus_hold = "false";
defparam \GPIO[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X79_Y0_N1
cycloneive_io_ibuf \GPIO[28]~input (
	.i(GPIO[28]),
	.ibar(gnd),
	.o(\GPIO[28]~input_o ));
// synopsys translate_off
defparam \GPIO[28]~input .bus_hold = "false";
defparam \GPIO[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y0_N1
cycloneive_io_ibuf \GPIO[29]~input (
	.i(GPIO[29]),
	.ibar(gnd),
	.o(\GPIO[29]~input_o ));
// synopsys translate_off
defparam \GPIO[29]~input .bus_hold = "false";
defparam \GPIO[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X85_Y0_N22
cycloneive_io_ibuf \GPIO[30]~input (
	.i(GPIO[30]),
	.ibar(gnd),
	.o(\GPIO[30]~input_o ));
// synopsys translate_off
defparam \GPIO[30]~input .bus_hold = "false";
defparam \GPIO[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X81_Y0_N22
cycloneive_io_ibuf \GPIO[31]~input (
	.i(GPIO[31]),
	.ibar(gnd),
	.o(\GPIO[31]~input_o ));
// synopsys translate_off
defparam \GPIO[31]~input .bus_hold = "false";
defparam \GPIO[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X85_Y0_N15
cycloneive_io_ibuf \GPIO[32]~input (
	.i(GPIO[32]),
	.ibar(gnd),
	.o(\GPIO[32]~input_o ));
// synopsys translate_off
defparam \GPIO[32]~input .bus_hold = "false";
defparam \GPIO[32]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X113_Y0_N1
cycloneive_io_ibuf \GPIO[33]~input (
	.i(GPIO[33]),
	.ibar(gnd),
	.o(\GPIO[33]~input_o ));
// synopsys translate_off
defparam \GPIO[33]~input .bus_hold = "false";
defparam \GPIO[33]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X81_Y0_N15
cycloneive_io_ibuf \GPIO[34]~input (
	.i(GPIO[34]),
	.ibar(gnd),
	.o(\GPIO[34]~input_o ));
// synopsys translate_off
defparam \GPIO[34]~input .bus_hold = "false";
defparam \GPIO[34]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X113_Y0_N8
cycloneive_io_ibuf \GPIO[35]~input (
	.i(GPIO[35]),
	.ibar(gnd),
	.o(\GPIO[35]~input_o ));
// synopsys translate_off
defparam \GPIO[35]~input .bus_hold = "false";
defparam \GPIO[35]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y8_N15
cycloneive_io_ibuf \HSMC_D[0]~input (
	.i(HSMC_D[0]),
	.ibar(gnd),
	.o(\HSMC_D[0]~input_o ));
// synopsys translate_off
defparam \HSMC_D[0]~input .bus_hold = "false";
defparam \HSMC_D[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y11_N1
cycloneive_io_ibuf \HSMC_D[1]~input (
	.i(HSMC_D[1]),
	.ibar(gnd),
	.o(\HSMC_D[1]~input_o ));
// synopsys translate_off
defparam \HSMC_D[1]~input .bus_hold = "false";
defparam \HSMC_D[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y12_N8
cycloneive_io_ibuf \HSMC_D[2]~input (
	.i(HSMC_D[2]),
	.ibar(gnd),
	.o(\HSMC_D[2]~input_o ));
// synopsys translate_off
defparam \HSMC_D[2]~input .bus_hold = "false";
defparam \HSMC_D[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y8_N22
cycloneive_io_ibuf \HSMC_D[3]~input (
	.i(HSMC_D[3]),
	.ibar(gnd),
	.o(\HSMC_D[3]~input_o ));
// synopsys translate_off
defparam \HSMC_D[3]~input .bus_hold = "false";
defparam \HSMC_D[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y68_N22
cycloneive_io_ibuf \HSMC_RX_D_N[0]~input (
	.i(HSMC_RX_D_N[0]),
	.ibar(gnd),
	.o(\HSMC_RX_D_N[0]~input_o ));
// synopsys translate_off
defparam \HSMC_RX_D_N[0]~input .bus_hold = "false";
defparam \HSMC_RX_D_N[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y61_N15
cycloneive_io_ibuf \HSMC_RX_D_N[1]~input (
	.i(HSMC_RX_D_N[1]),
	.ibar(gnd),
	.o(\HSMC_RX_D_N[1]~input_o ));
// synopsys translate_off
defparam \HSMC_RX_D_N[1]~input .bus_hold = "false";
defparam \HSMC_RX_D_N[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y59_N22
cycloneive_io_ibuf \HSMC_RX_D_N[2]~input (
	.i(HSMC_RX_D_N[2]),
	.ibar(gnd),
	.o(\HSMC_RX_D_N[2]~input_o ));
// synopsys translate_off
defparam \HSMC_RX_D_N[2]~input .bus_hold = "false";
defparam \HSMC_RX_D_N[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y66_N22
cycloneive_io_ibuf \HSMC_RX_D_N[3]~input (
	.i(HSMC_RX_D_N[3]),
	.ibar(gnd),
	.o(\HSMC_RX_D_N[3]~input_o ));
// synopsys translate_off
defparam \HSMC_RX_D_N[3]~input .bus_hold = "false";
defparam \HSMC_RX_D_N[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y58_N22
cycloneive_io_ibuf \HSMC_RX_D_N[4]~input (
	.i(HSMC_RX_D_N[4]),
	.ibar(gnd),
	.o(\HSMC_RX_D_N[4]~input_o ));
// synopsys translate_off
defparam \HSMC_RX_D_N[4]~input .bus_hold = "false";
defparam \HSMC_RX_D_N[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y55_N22
cycloneive_io_ibuf \HSMC_RX_D_N[5]~input (
	.i(HSMC_RX_D_N[5]),
	.ibar(gnd),
	.o(\HSMC_RX_D_N[5]~input_o ));
// synopsys translate_off
defparam \HSMC_RX_D_N[5]~input .bus_hold = "false";
defparam \HSMC_RX_D_N[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y48_N1
cycloneive_io_ibuf \HSMC_RX_D_N[6]~input (
	.i(HSMC_RX_D_N[6]),
	.ibar(gnd),
	.o(\HSMC_RX_D_N[6]~input_o ));
// synopsys translate_off
defparam \HSMC_RX_D_N[6]~input .bus_hold = "false";
defparam \HSMC_RX_D_N[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y46_N1
cycloneive_io_ibuf \HSMC_RX_D_N[7]~input (
	.i(HSMC_RX_D_N[7]),
	.ibar(gnd),
	.o(\HSMC_RX_D_N[7]~input_o ));
// synopsys translate_off
defparam \HSMC_RX_D_N[7]~input .bus_hold = "false";
defparam \HSMC_RX_D_N[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y33_N8
cycloneive_io_ibuf \HSMC_RX_D_N[8]~input (
	.i(HSMC_RX_D_N[8]),
	.ibar(gnd),
	.o(\HSMC_RX_D_N[8]~input_o ));
// synopsys translate_off
defparam \HSMC_RX_D_N[8]~input .bus_hold = "false";
defparam \HSMC_RX_D_N[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y31_N8
cycloneive_io_ibuf \HSMC_RX_D_N[9]~input (
	.i(HSMC_RX_D_N[9]),
	.ibar(gnd),
	.o(\HSMC_RX_D_N[9]~input_o ));
// synopsys translate_off
defparam \HSMC_RX_D_N[9]~input .bus_hold = "false";
defparam \HSMC_RX_D_N[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y27_N8
cycloneive_io_ibuf \HSMC_RX_D_N[10]~input (
	.i(HSMC_RX_D_N[10]),
	.ibar(gnd),
	.o(\HSMC_RX_D_N[10]~input_o ));
// synopsys translate_off
defparam \HSMC_RX_D_N[10]~input .bus_hold = "false";
defparam \HSMC_RX_D_N[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y62_N15
cycloneive_io_ibuf \HSMC_RX_D_N[11]~input (
	.i(HSMC_RX_D_N[11]),
	.ibar(gnd),
	.o(\HSMC_RX_D_N[11]~input_o ));
// synopsys translate_off
defparam \HSMC_RX_D_N[11]~input .bus_hold = "false";
defparam \HSMC_RX_D_N[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y44_N1
cycloneive_io_ibuf \HSMC_RX_D_N[12]~input (
	.i(HSMC_RX_D_N[12]),
	.ibar(gnd),
	.o(\HSMC_RX_D_N[12]~input_o ));
// synopsys translate_off
defparam \HSMC_RX_D_N[12]~input .bus_hold = "false";
defparam \HSMC_RX_D_N[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y40_N1
cycloneive_io_ibuf \HSMC_RX_D_N[13]~input (
	.i(HSMC_RX_D_N[13]),
	.ibar(gnd),
	.o(\HSMC_RX_D_N[13]~input_o ));
// synopsys translate_off
defparam \HSMC_RX_D_N[13]~input .bus_hold = "false";
defparam \HSMC_RX_D_N[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y36_N8
cycloneive_io_ibuf \HSMC_RX_D_N[14]~input (
	.i(HSMC_RX_D_N[14]),
	.ibar(gnd),
	.o(\HSMC_RX_D_N[14]~input_o ));
// synopsys translate_off
defparam \HSMC_RX_D_N[14]~input .bus_hold = "false";
defparam \HSMC_RX_D_N[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y35_N15
cycloneive_io_ibuf \HSMC_RX_D_N[15]~input (
	.i(HSMC_RX_D_N[15]),
	.ibar(gnd),
	.o(\HSMC_RX_D_N[15]~input_o ));
// synopsys translate_off
defparam \HSMC_RX_D_N[15]~input .bus_hold = "false";
defparam \HSMC_RX_D_N[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y32_N8
cycloneive_io_ibuf \HSMC_RX_D_N[16]~input (
	.i(HSMC_RX_D_N[16]),
	.ibar(gnd),
	.o(\HSMC_RX_D_N[16]~input_o ));
// synopsys translate_off
defparam \HSMC_RX_D_N[16]~input .bus_hold = "false";
defparam \HSMC_RX_D_N[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y68_N15
cycloneive_io_ibuf \HSMC_RX_D_P[0]~input (
	.i(HSMC_RX_D_P[0]),
	.ibar(gnd),
	.o(\HSMC_RX_D_P[0]~input_o ));
// synopsys translate_off
defparam \HSMC_RX_D_P[0]~input .bus_hold = "false";
defparam \HSMC_RX_D_P[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y62_N22
cycloneive_io_ibuf \HSMC_RX_D_P[1]~input (
	.i(HSMC_RX_D_P[1]),
	.ibar(gnd),
	.o(\HSMC_RX_D_P[1]~input_o ));
// synopsys translate_off
defparam \HSMC_RX_D_P[1]~input .bus_hold = "false";
defparam \HSMC_RX_D_P[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y59_N15
cycloneive_io_ibuf \HSMC_RX_D_P[2]~input (
	.i(HSMC_RX_D_P[2]),
	.ibar(gnd),
	.o(\HSMC_RX_D_P[2]~input_o ));
// synopsys translate_off
defparam \HSMC_RX_D_P[2]~input .bus_hold = "false";
defparam \HSMC_RX_D_P[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y66_N15
cycloneive_io_ibuf \HSMC_RX_D_P[3]~input (
	.i(HSMC_RX_D_P[3]),
	.ibar(gnd),
	.o(\HSMC_RX_D_P[3]~input_o ));
// synopsys translate_off
defparam \HSMC_RX_D_P[3]~input .bus_hold = "false";
defparam \HSMC_RX_D_P[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y58_N15
cycloneive_io_ibuf \HSMC_RX_D_P[4]~input (
	.i(HSMC_RX_D_P[4]),
	.ibar(gnd),
	.o(\HSMC_RX_D_P[4]~input_o ));
// synopsys translate_off
defparam \HSMC_RX_D_P[4]~input .bus_hold = "false";
defparam \HSMC_RX_D_P[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y55_N15
cycloneive_io_ibuf \HSMC_RX_D_P[5]~input (
	.i(HSMC_RX_D_P[5]),
	.ibar(gnd),
	.o(\HSMC_RX_D_P[5]~input_o ));
// synopsys translate_off
defparam \HSMC_RX_D_P[5]~input .bus_hold = "false";
defparam \HSMC_RX_D_P[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y49_N8
cycloneive_io_ibuf \HSMC_RX_D_P[6]~input (
	.i(HSMC_RX_D_P[6]),
	.ibar(gnd),
	.o(\HSMC_RX_D_P[6]~input_o ));
// synopsys translate_off
defparam \HSMC_RX_D_P[6]~input .bus_hold = "false";
defparam \HSMC_RX_D_P[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y47_N22
cycloneive_io_ibuf \HSMC_RX_D_P[7]~input (
	.i(HSMC_RX_D_P[7]),
	.ibar(gnd),
	.o(\HSMC_RX_D_P[7]~input_o ));
// synopsys translate_off
defparam \HSMC_RX_D_P[7]~input .bus_hold = "false";
defparam \HSMC_RX_D_P[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y33_N1
cycloneive_io_ibuf \HSMC_RX_D_P[8]~input (
	.i(HSMC_RX_D_P[8]),
	.ibar(gnd),
	.o(\HSMC_RX_D_P[8]~input_o ));
// synopsys translate_off
defparam \HSMC_RX_D_P[8]~input .bus_hold = "false";
defparam \HSMC_RX_D_P[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y31_N1
cycloneive_io_ibuf \HSMC_RX_D_P[9]~input (
	.i(HSMC_RX_D_P[9]),
	.ibar(gnd),
	.o(\HSMC_RX_D_P[9]~input_o ));
// synopsys translate_off
defparam \HSMC_RX_D_P[9]~input .bus_hold = "false";
defparam \HSMC_RX_D_P[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y27_N1
cycloneive_io_ibuf \HSMC_RX_D_P[10]~input (
	.i(HSMC_RX_D_P[10]),
	.ibar(gnd),
	.o(\HSMC_RX_D_P[10]~input_o ));
// synopsys translate_off
defparam \HSMC_RX_D_P[10]~input .bus_hold = "false";
defparam \HSMC_RX_D_P[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y62_N8
cycloneive_io_ibuf \HSMC_RX_D_P[11]~input (
	.i(HSMC_RX_D_P[11]),
	.ibar(gnd),
	.o(\HSMC_RX_D_P[11]~input_o ));
// synopsys translate_off
defparam \HSMC_RX_D_P[11]~input .bus_hold = "false";
defparam \HSMC_RX_D_P[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y45_N22
cycloneive_io_ibuf \HSMC_RX_D_P[12]~input (
	.i(HSMC_RX_D_P[12]),
	.ibar(gnd),
	.o(\HSMC_RX_D_P[12]~input_o ));
// synopsys translate_off
defparam \HSMC_RX_D_P[12]~input .bus_hold = "false";
defparam \HSMC_RX_D_P[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y41_N8
cycloneive_io_ibuf \HSMC_RX_D_P[13]~input (
	.i(HSMC_RX_D_P[13]),
	.ibar(gnd),
	.o(\HSMC_RX_D_P[13]~input_o ));
// synopsys translate_off
defparam \HSMC_RX_D_P[13]~input .bus_hold = "false";
defparam \HSMC_RX_D_P[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y36_N1
cycloneive_io_ibuf \HSMC_RX_D_P[14]~input (
	.i(HSMC_RX_D_P[14]),
	.ibar(gnd),
	.o(\HSMC_RX_D_P[14]~input_o ));
// synopsys translate_off
defparam \HSMC_RX_D_P[14]~input .bus_hold = "false";
defparam \HSMC_RX_D_P[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y36_N15
cycloneive_io_ibuf \HSMC_RX_D_P[15]~input (
	.i(HSMC_RX_D_P[15]),
	.ibar(gnd),
	.o(\HSMC_RX_D_P[15]~input_o ));
// synopsys translate_off
defparam \HSMC_RX_D_P[15]~input .bus_hold = "false";
defparam \HSMC_RX_D_P[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y32_N1
cycloneive_io_ibuf \HSMC_RX_D_P[16]~input (
	.i(HSMC_RX_D_P[16]),
	.ibar(gnd),
	.o(\HSMC_RX_D_P[16]~input_o ));
// synopsys translate_off
defparam \HSMC_RX_D_P[16]~input .bus_hold = "false";
defparam \HSMC_RX_D_P[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y60_N15
cycloneive_io_ibuf \HSMC_TX_D_N[0]~input (
	.i(HSMC_TX_D_N[0]),
	.ibar(gnd),
	.o(\HSMC_TX_D_N[0]~input_o ));
// synopsys translate_off
defparam \HSMC_TX_D_N[0]~input .bus_hold = "false";
defparam \HSMC_TX_D_N[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y57_N22
cycloneive_io_ibuf \HSMC_TX_D_N[1]~input (
	.i(HSMC_TX_D_N[1]),
	.ibar(gnd),
	.o(\HSMC_TX_D_N[1]~input_o ));
// synopsys translate_off
defparam \HSMC_TX_D_N[1]~input .bus_hold = "false";
defparam \HSMC_TX_D_N[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y56_N22
cycloneive_io_ibuf \HSMC_TX_D_N[2]~input (
	.i(HSMC_TX_D_N[2]),
	.ibar(gnd),
	.o(\HSMC_TX_D_N[2]~input_o ));
// synopsys translate_off
defparam \HSMC_TX_D_N[2]~input .bus_hold = "false";
defparam \HSMC_TX_D_N[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y52_N8
cycloneive_io_ibuf \HSMC_TX_D_N[3]~input (
	.i(HSMC_TX_D_N[3]),
	.ibar(gnd),
	.o(\HSMC_TX_D_N[3]~input_o ));
// synopsys translate_off
defparam \HSMC_TX_D_N[3]~input .bus_hold = "false";
defparam \HSMC_TX_D_N[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y49_N1
cycloneive_io_ibuf \HSMC_TX_D_N[4]~input (
	.i(HSMC_TX_D_N[4]),
	.ibar(gnd),
	.o(\HSMC_TX_D_N[4]~input_o ));
// synopsys translate_off
defparam \HSMC_TX_D_N[4]~input .bus_hold = "false";
defparam \HSMC_TX_D_N[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y45_N15
cycloneive_io_ibuf \HSMC_TX_D_N[5]~input (
	.i(HSMC_TX_D_N[5]),
	.ibar(gnd),
	.o(\HSMC_TX_D_N[5]~input_o ));
// synopsys translate_off
defparam \HSMC_TX_D_N[5]~input .bus_hold = "false";
defparam \HSMC_TX_D_N[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y64_N8
cycloneive_io_ibuf \HSMC_TX_D_N[6]~input (
	.i(HSMC_TX_D_N[6]),
	.ibar(gnd),
	.o(\HSMC_TX_D_N[6]~input_o ));
// synopsys translate_off
defparam \HSMC_TX_D_N[6]~input .bus_hold = "false";
defparam \HSMC_TX_D_N[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y65_N22
cycloneive_io_ibuf \HSMC_TX_D_N[7]~input (
	.i(HSMC_TX_D_N[7]),
	.ibar(gnd),
	.o(\HSMC_TX_D_N[7]~input_o ));
// synopsys translate_off
defparam \HSMC_TX_D_N[7]~input .bus_hold = "false";
defparam \HSMC_TX_D_N[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y63_N8
cycloneive_io_ibuf \HSMC_TX_D_N[8]~input (
	.i(HSMC_TX_D_N[8]),
	.ibar(gnd),
	.o(\HSMC_TX_D_N[8]~input_o ));
// synopsys translate_off
defparam \HSMC_TX_D_N[8]~input .bus_hold = "false";
defparam \HSMC_TX_D_N[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y43_N8
cycloneive_io_ibuf \HSMC_TX_D_N[9]~input (
	.i(HSMC_TX_D_N[9]),
	.ibar(gnd),
	.o(\HSMC_TX_D_N[9]~input_o ));
// synopsys translate_off
defparam \HSMC_TX_D_N[9]~input .bus_hold = "false";
defparam \HSMC_TX_D_N[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y51_N8
cycloneive_io_ibuf \HSMC_TX_D_N[10]~input (
	.i(HSMC_TX_D_N[10]),
	.ibar(gnd),
	.o(\HSMC_TX_D_N[10]~input_o ));
// synopsys translate_off
defparam \HSMC_TX_D_N[10]~input .bus_hold = "false";
defparam \HSMC_TX_D_N[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y47_N15
cycloneive_io_ibuf \HSMC_TX_D_N[11]~input (
	.i(HSMC_TX_D_N[11]),
	.ibar(gnd),
	.o(\HSMC_TX_D_N[11]~input_o ));
// synopsys translate_off
defparam \HSMC_TX_D_N[11]~input .bus_hold = "false";
defparam \HSMC_TX_D_N[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y23_N8
cycloneive_io_ibuf \HSMC_TX_D_N[12]~input (
	.i(HSMC_TX_D_N[12]),
	.ibar(gnd),
	.o(\HSMC_TX_D_N[12]~input_o ));
// synopsys translate_off
defparam \HSMC_TX_D_N[12]~input .bus_hold = "false";
defparam \HSMC_TX_D_N[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y34_N22
cycloneive_io_ibuf \HSMC_TX_D_N[13]~input (
	.i(HSMC_TX_D_N[13]),
	.ibar(gnd),
	.o(\HSMC_TX_D_N[13]~input_o ));
// synopsys translate_off
defparam \HSMC_TX_D_N[13]~input .bus_hold = "false";
defparam \HSMC_TX_D_N[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y28_N1
cycloneive_io_ibuf \HSMC_TX_D_N[14]~input (
	.i(HSMC_TX_D_N[14]),
	.ibar(gnd),
	.o(\HSMC_TX_D_N[14]~input_o ));
// synopsys translate_off
defparam \HSMC_TX_D_N[14]~input .bus_hold = "false";
defparam \HSMC_TX_D_N[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y22_N22
cycloneive_io_ibuf \HSMC_TX_D_N[15]~input (
	.i(HSMC_TX_D_N[15]),
	.ibar(gnd),
	.o(\HSMC_TX_D_N[15]~input_o ));
// synopsys translate_off
defparam \HSMC_TX_D_N[15]~input .bus_hold = "false";
defparam \HSMC_TX_D_N[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y26_N22
cycloneive_io_ibuf \HSMC_TX_D_N[16]~input (
	.i(HSMC_TX_D_N[16]),
	.ibar(gnd),
	.o(\HSMC_TX_D_N[16]~input_o ));
// synopsys translate_off
defparam \HSMC_TX_D_N[16]~input .bus_hold = "false";
defparam \HSMC_TX_D_N[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y61_N22
cycloneive_io_ibuf \HSMC_TX_D_P[0]~input (
	.i(HSMC_TX_D_P[0]),
	.ibar(gnd),
	.o(\HSMC_TX_D_P[0]~input_o ));
// synopsys translate_off
defparam \HSMC_TX_D_P[0]~input .bus_hold = "false";
defparam \HSMC_TX_D_P[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y57_N15
cycloneive_io_ibuf \HSMC_TX_D_P[1]~input (
	.i(HSMC_TX_D_P[1]),
	.ibar(gnd),
	.o(\HSMC_TX_D_P[1]~input_o ));
// synopsys translate_off
defparam \HSMC_TX_D_P[1]~input .bus_hold = "false";
defparam \HSMC_TX_D_P[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y56_N15
cycloneive_io_ibuf \HSMC_TX_D_P[2]~input (
	.i(HSMC_TX_D_P[2]),
	.ibar(gnd),
	.o(\HSMC_TX_D_P[2]~input_o ));
// synopsys translate_off
defparam \HSMC_TX_D_P[2]~input .bus_hold = "false";
defparam \HSMC_TX_D_P[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y52_N1
cycloneive_io_ibuf \HSMC_TX_D_P[3]~input (
	.i(HSMC_TX_D_P[3]),
	.ibar(gnd),
	.o(\HSMC_TX_D_P[3]~input_o ));
// synopsys translate_off
defparam \HSMC_TX_D_P[3]~input .bus_hold = "false";
defparam \HSMC_TX_D_P[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y50_N8
cycloneive_io_ibuf \HSMC_TX_D_P[4]~input (
	.i(HSMC_TX_D_P[4]),
	.ibar(gnd),
	.o(\HSMC_TX_D_P[4]~input_o ));
// synopsys translate_off
defparam \HSMC_TX_D_P[4]~input .bus_hold = "false";
defparam \HSMC_TX_D_P[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y46_N8
cycloneive_io_ibuf \HSMC_TX_D_P[5]~input (
	.i(HSMC_TX_D_P[5]),
	.ibar(gnd),
	.o(\HSMC_TX_D_P[5]~input_o ));
// synopsys translate_off
defparam \HSMC_TX_D_P[5]~input .bus_hold = "false";
defparam \HSMC_TX_D_P[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y64_N1
cycloneive_io_ibuf \HSMC_TX_D_P[6]~input (
	.i(HSMC_TX_D_P[6]),
	.ibar(gnd),
	.o(\HSMC_TX_D_P[6]~input_o ));
// synopsys translate_off
defparam \HSMC_TX_D_P[6]~input .bus_hold = "false";
defparam \HSMC_TX_D_P[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y65_N15
cycloneive_io_ibuf \HSMC_TX_D_P[7]~input (
	.i(HSMC_TX_D_P[7]),
	.ibar(gnd),
	.o(\HSMC_TX_D_P[7]~input_o ));
// synopsys translate_off
defparam \HSMC_TX_D_P[7]~input .bus_hold = "false";
defparam \HSMC_TX_D_P[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y63_N1
cycloneive_io_ibuf \HSMC_TX_D_P[8]~input (
	.i(HSMC_TX_D_P[8]),
	.ibar(gnd),
	.o(\HSMC_TX_D_P[8]~input_o ));
// synopsys translate_off
defparam \HSMC_TX_D_P[8]~input .bus_hold = "false";
defparam \HSMC_TX_D_P[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y44_N8
cycloneive_io_ibuf \HSMC_TX_D_P[9]~input (
	.i(HSMC_TX_D_P[9]),
	.ibar(gnd),
	.o(\HSMC_TX_D_P[9]~input_o ));
// synopsys translate_off
defparam \HSMC_TX_D_P[9]~input .bus_hold = "false";
defparam \HSMC_TX_D_P[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y51_N1
cycloneive_io_ibuf \HSMC_TX_D_P[10]~input (
	.i(HSMC_TX_D_P[10]),
	.ibar(gnd),
	.o(\HSMC_TX_D_P[10]~input_o ));
// synopsys translate_off
defparam \HSMC_TX_D_P[10]~input .bus_hold = "false";
defparam \HSMC_TX_D_P[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y48_N8
cycloneive_io_ibuf \HSMC_TX_D_P[11]~input (
	.i(HSMC_TX_D_P[11]),
	.ibar(gnd),
	.o(\HSMC_TX_D_P[11]~input_o ));
// synopsys translate_off
defparam \HSMC_TX_D_P[11]~input .bus_hold = "false";
defparam \HSMC_TX_D_P[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y23_N1
cycloneive_io_ibuf \HSMC_TX_D_P[12]~input (
	.i(HSMC_TX_D_P[12]),
	.ibar(gnd),
	.o(\HSMC_TX_D_P[12]~input_o ));
// synopsys translate_off
defparam \HSMC_TX_D_P[12]~input .bus_hold = "false";
defparam \HSMC_TX_D_P[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y34_N15
cycloneive_io_ibuf \HSMC_TX_D_P[13]~input (
	.i(HSMC_TX_D_P[13]),
	.ibar(gnd),
	.o(\HSMC_TX_D_P[13]~input_o ));
// synopsys translate_off
defparam \HSMC_TX_D_P[13]~input .bus_hold = "false";
defparam \HSMC_TX_D_P[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y29_N8
cycloneive_io_ibuf \HSMC_TX_D_P[14]~input (
	.i(HSMC_TX_D_P[14]),
	.ibar(gnd),
	.o(\HSMC_TX_D_P[14]~input_o ));
// synopsys translate_off
defparam \HSMC_TX_D_P[14]~input .bus_hold = "false";
defparam \HSMC_TX_D_P[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y22_N15
cycloneive_io_ibuf \HSMC_TX_D_P[15]~input (
	.i(HSMC_TX_D_P[15]),
	.ibar(gnd),
	.o(\HSMC_TX_D_P[15]~input_o ));
// synopsys translate_off
defparam \HSMC_TX_D_P[15]~input .bus_hold = "false";
defparam \HSMC_TX_D_P[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y26_N15
cycloneive_io_ibuf \HSMC_TX_D_P[16]~input (
	.i(HSMC_TX_D_P[16]),
	.ibar(gnd),
	.o(\HSMC_TX_D_P[16]~input_o ));
// synopsys translate_off
defparam \HSMC_TX_D_P[16]~input .bus_hold = "false";
defparam \HSMC_TX_D_P[16]~input .simulate_z_as = "z";
// synopsys translate_on

assign SMA_CLKOUT = \SMA_CLKOUT~output_o ;

assign LEDG[0] = \LEDG[0]~output_o ;

assign LEDG[1] = \LEDG[1]~output_o ;

assign LEDG[2] = \LEDG[2]~output_o ;

assign LEDG[3] = \LEDG[3]~output_o ;

assign LEDG[4] = \LEDG[4]~output_o ;

assign LEDG[5] = \LEDG[5]~output_o ;

assign LEDG[6] = \LEDG[6]~output_o ;

assign LEDG[7] = \LEDG[7]~output_o ;

assign LEDG[8] = \LEDG[8]~output_o ;

assign LEDR[0] = \LEDR[0]~output_o ;

assign LEDR[1] = \LEDR[1]~output_o ;

assign LEDR[2] = \LEDR[2]~output_o ;

assign LEDR[3] = \LEDR[3]~output_o ;

assign LEDR[4] = \LEDR[4]~output_o ;

assign LEDR[5] = \LEDR[5]~output_o ;

assign LEDR[6] = \LEDR[6]~output_o ;

assign LEDR[7] = \LEDR[7]~output_o ;

assign LEDR[8] = \LEDR[8]~output_o ;

assign LEDR[9] = \LEDR[9]~output_o ;

assign LEDR[10] = \LEDR[10]~output_o ;

assign LEDR[11] = \LEDR[11]~output_o ;

assign LEDR[12] = \LEDR[12]~output_o ;

assign LEDR[13] = \LEDR[13]~output_o ;

assign LEDR[14] = \LEDR[14]~output_o ;

assign LEDR[15] = \LEDR[15]~output_o ;

assign LEDR[16] = \LEDR[16]~output_o ;

assign LEDR[17] = \LEDR[17]~output_o ;

assign HEX0[0] = \HEX0[0]~output_o ;

assign HEX0[1] = \HEX0[1]~output_o ;

assign HEX0[2] = \HEX0[2]~output_o ;

assign HEX0[3] = \HEX0[3]~output_o ;

assign HEX0[4] = \HEX0[4]~output_o ;

assign HEX0[5] = \HEX0[5]~output_o ;

assign HEX0[6] = \HEX0[6]~output_o ;

assign HEX1[0] = \HEX1[0]~output_o ;

assign HEX1[1] = \HEX1[1]~output_o ;

assign HEX1[2] = \HEX1[2]~output_o ;

assign HEX1[3] = \HEX1[3]~output_o ;

assign HEX1[4] = \HEX1[4]~output_o ;

assign HEX1[5] = \HEX1[5]~output_o ;

assign HEX1[6] = \HEX1[6]~output_o ;

assign HEX2[0] = \HEX2[0]~output_o ;

assign HEX2[1] = \HEX2[1]~output_o ;

assign HEX2[2] = \HEX2[2]~output_o ;

assign HEX2[3] = \HEX2[3]~output_o ;

assign HEX2[4] = \HEX2[4]~output_o ;

assign HEX2[5] = \HEX2[5]~output_o ;

assign HEX2[6] = \HEX2[6]~output_o ;

assign HEX3[0] = \HEX3[0]~output_o ;

assign HEX3[1] = \HEX3[1]~output_o ;

assign HEX3[2] = \HEX3[2]~output_o ;

assign HEX3[3] = \HEX3[3]~output_o ;

assign HEX3[4] = \HEX3[4]~output_o ;

assign HEX3[5] = \HEX3[5]~output_o ;

assign HEX3[6] = \HEX3[6]~output_o ;

assign HEX4[0] = \HEX4[0]~output_o ;

assign HEX4[1] = \HEX4[1]~output_o ;

assign HEX4[2] = \HEX4[2]~output_o ;

assign HEX4[3] = \HEX4[3]~output_o ;

assign HEX4[4] = \HEX4[4]~output_o ;

assign HEX4[5] = \HEX4[5]~output_o ;

assign HEX4[6] = \HEX4[6]~output_o ;

assign HEX5[0] = \HEX5[0]~output_o ;

assign HEX5[1] = \HEX5[1]~output_o ;

assign HEX5[2] = \HEX5[2]~output_o ;

assign HEX5[3] = \HEX5[3]~output_o ;

assign HEX5[4] = \HEX5[4]~output_o ;

assign HEX5[5] = \HEX5[5]~output_o ;

assign HEX5[6] = \HEX5[6]~output_o ;

assign HEX6[0] = \HEX6[0]~output_o ;

assign HEX6[1] = \HEX6[1]~output_o ;

assign HEX6[2] = \HEX6[2]~output_o ;

assign HEX6[3] = \HEX6[3]~output_o ;

assign HEX6[4] = \HEX6[4]~output_o ;

assign HEX6[5] = \HEX6[5]~output_o ;

assign HEX6[6] = \HEX6[6]~output_o ;

assign HEX7[0] = \HEX7[0]~output_o ;

assign HEX7[1] = \HEX7[1]~output_o ;

assign HEX7[2] = \HEX7[2]~output_o ;

assign HEX7[3] = \HEX7[3]~output_o ;

assign HEX7[4] = \HEX7[4]~output_o ;

assign HEX7[5] = \HEX7[5]~output_o ;

assign HEX7[6] = \HEX7[6]~output_o ;

assign LCD_BLON = \LCD_BLON~output_o ;

assign LCD_EN = \LCD_EN~output_o ;

assign LCD_ON = \LCD_ON~output_o ;

assign LCD_RS = \LCD_RS~output_o ;

assign LCD_RW = \LCD_RW~output_o ;

assign UART_CTS = \UART_CTS~output_o ;

assign UART_TXD = \UART_TXD~output_o ;

assign SD_CLK = \SD_CLK~output_o ;

assign VGA_B[0] = \VGA_B[0]~output_o ;

assign VGA_B[1] = \VGA_B[1]~output_o ;

assign VGA_B[2] = \VGA_B[2]~output_o ;

assign VGA_B[3] = \VGA_B[3]~output_o ;

assign VGA_B[4] = \VGA_B[4]~output_o ;

assign VGA_B[5] = \VGA_B[5]~output_o ;

assign VGA_B[6] = \VGA_B[6]~output_o ;

assign VGA_B[7] = \VGA_B[7]~output_o ;

assign VGA_BLANK_N = \VGA_BLANK_N~output_o ;

assign VGA_CLK = \VGA_CLK~output_o ;

assign VGA_G[0] = \VGA_G[0]~output_o ;

assign VGA_G[1] = \VGA_G[1]~output_o ;

assign VGA_G[2] = \VGA_G[2]~output_o ;

assign VGA_G[3] = \VGA_G[3]~output_o ;

assign VGA_G[4] = \VGA_G[4]~output_o ;

assign VGA_G[5] = \VGA_G[5]~output_o ;

assign VGA_G[6] = \VGA_G[6]~output_o ;

assign VGA_G[7] = \VGA_G[7]~output_o ;

assign VGA_HS = \VGA_HS~output_o ;

assign VGA_R[0] = \VGA_R[0]~output_o ;

assign VGA_R[1] = \VGA_R[1]~output_o ;

assign VGA_R[2] = \VGA_R[2]~output_o ;

assign VGA_R[3] = \VGA_R[3]~output_o ;

assign VGA_R[4] = \VGA_R[4]~output_o ;

assign VGA_R[5] = \VGA_R[5]~output_o ;

assign VGA_R[6] = \VGA_R[6]~output_o ;

assign VGA_R[7] = \VGA_R[7]~output_o ;

assign VGA_SYNC_N = \VGA_SYNC_N~output_o ;

assign VGA_VS = \VGA_VS~output_o ;

assign AUD_DACDAT = \AUD_DACDAT~output_o ;

assign AUD_XCK = \AUD_XCK~output_o ;

assign EEP_I2C_SCLK = \EEP_I2C_SCLK~output_o ;

assign I2C_SCLK = \I2C_SCLK~output_o ;

assign ENET0_GTX_CLK = \ENET0_GTX_CLK~output_o ;

assign ENET0_MDC = \ENET0_MDC~output_o ;

assign ENET0_RST_N = \ENET0_RST_N~output_o ;

assign ENET0_TX_DATA[0] = \ENET0_TX_DATA[0]~output_o ;

assign ENET0_TX_DATA[1] = \ENET0_TX_DATA[1]~output_o ;

assign ENET0_TX_DATA[2] = \ENET0_TX_DATA[2]~output_o ;

assign ENET0_TX_DATA[3] = \ENET0_TX_DATA[3]~output_o ;

assign ENET0_TX_EN = \ENET0_TX_EN~output_o ;

assign ENET0_TX_ER = \ENET0_TX_ER~output_o ;

assign ENET1_GTX_CLK = \ENET1_GTX_CLK~output_o ;

assign ENET1_MDC = \ENET1_MDC~output_o ;

assign ENET1_RST_N = \ENET1_RST_N~output_o ;

assign ENET1_TX_DATA[0] = \ENET1_TX_DATA[0]~output_o ;

assign ENET1_TX_DATA[1] = \ENET1_TX_DATA[1]~output_o ;

assign ENET1_TX_DATA[2] = \ENET1_TX_DATA[2]~output_o ;

assign ENET1_TX_DATA[3] = \ENET1_TX_DATA[3]~output_o ;

assign ENET1_TX_EN = \ENET1_TX_EN~output_o ;

assign ENET1_TX_ER = \ENET1_TX_ER~output_o ;

assign TD_RESET_N = \TD_RESET_N~output_o ;

assign OTG_ADDR[0] = \OTG_ADDR[0]~output_o ;

assign OTG_ADDR[1] = \OTG_ADDR[1]~output_o ;

assign OTG_CS_N = \OTG_CS_N~output_o ;

assign OTG_DACK_N[0] = \OTG_DACK_N[0]~output_o ;

assign OTG_DACK_N[1] = \OTG_DACK_N[1]~output_o ;

assign OTG_RD_N = \OTG_RD_N~output_o ;

assign OTG_RST_N = \OTG_RST_N~output_o ;

assign OTG_WE_N = \OTG_WE_N~output_o ;

assign DRAM_ADDR[0] = \DRAM_ADDR[0]~output_o ;

assign DRAM_ADDR[1] = \DRAM_ADDR[1]~output_o ;

assign DRAM_ADDR[2] = \DRAM_ADDR[2]~output_o ;

assign DRAM_ADDR[3] = \DRAM_ADDR[3]~output_o ;

assign DRAM_ADDR[4] = \DRAM_ADDR[4]~output_o ;

assign DRAM_ADDR[5] = \DRAM_ADDR[5]~output_o ;

assign DRAM_ADDR[6] = \DRAM_ADDR[6]~output_o ;

assign DRAM_ADDR[7] = \DRAM_ADDR[7]~output_o ;

assign DRAM_ADDR[8] = \DRAM_ADDR[8]~output_o ;

assign DRAM_ADDR[9] = \DRAM_ADDR[9]~output_o ;

assign DRAM_ADDR[10] = \DRAM_ADDR[10]~output_o ;

assign DRAM_ADDR[11] = \DRAM_ADDR[11]~output_o ;

assign DRAM_ADDR[12] = \DRAM_ADDR[12]~output_o ;

assign DRAM_BA[0] = \DRAM_BA[0]~output_o ;

assign DRAM_BA[1] = \DRAM_BA[1]~output_o ;

assign DRAM_CAS_N = \DRAM_CAS_N~output_o ;

assign DRAM_CKE = \DRAM_CKE~output_o ;

assign DRAM_CLK = \DRAM_CLK~output_o ;

assign DRAM_CS_N = \DRAM_CS_N~output_o ;

assign DRAM_DQM[0] = \DRAM_DQM[0]~output_o ;

assign DRAM_DQM[1] = \DRAM_DQM[1]~output_o ;

assign DRAM_DQM[2] = \DRAM_DQM[2]~output_o ;

assign DRAM_DQM[3] = \DRAM_DQM[3]~output_o ;

assign DRAM_RAS_N = \DRAM_RAS_N~output_o ;

assign DRAM_WE_N = \DRAM_WE_N~output_o ;

assign SRAM_ADDR[0] = \SRAM_ADDR[0]~output_o ;

assign SRAM_ADDR[1] = \SRAM_ADDR[1]~output_o ;

assign SRAM_ADDR[2] = \SRAM_ADDR[2]~output_o ;

assign SRAM_ADDR[3] = \SRAM_ADDR[3]~output_o ;

assign SRAM_ADDR[4] = \SRAM_ADDR[4]~output_o ;

assign SRAM_ADDR[5] = \SRAM_ADDR[5]~output_o ;

assign SRAM_ADDR[6] = \SRAM_ADDR[6]~output_o ;

assign SRAM_ADDR[7] = \SRAM_ADDR[7]~output_o ;

assign SRAM_ADDR[8] = \SRAM_ADDR[8]~output_o ;

assign SRAM_ADDR[9] = \SRAM_ADDR[9]~output_o ;

assign SRAM_ADDR[10] = \SRAM_ADDR[10]~output_o ;

assign SRAM_ADDR[11] = \SRAM_ADDR[11]~output_o ;

assign SRAM_ADDR[12] = \SRAM_ADDR[12]~output_o ;

assign SRAM_ADDR[13] = \SRAM_ADDR[13]~output_o ;

assign SRAM_ADDR[14] = \SRAM_ADDR[14]~output_o ;

assign SRAM_ADDR[15] = \SRAM_ADDR[15]~output_o ;

assign SRAM_ADDR[16] = \SRAM_ADDR[16]~output_o ;

assign SRAM_ADDR[17] = \SRAM_ADDR[17]~output_o ;

assign SRAM_ADDR[18] = \SRAM_ADDR[18]~output_o ;

assign SRAM_ADDR[19] = \SRAM_ADDR[19]~output_o ;

assign SRAM_CE_N = \SRAM_CE_N~output_o ;

assign SRAM_LB_N = \SRAM_LB_N~output_o ;

assign SRAM_OE_N = \SRAM_OE_N~output_o ;

assign SRAM_UB_N = \SRAM_UB_N~output_o ;

assign SRAM_WE_N = \SRAM_WE_N~output_o ;

assign FL_ADDR[0] = \FL_ADDR[0]~output_o ;

assign FL_ADDR[1] = \FL_ADDR[1]~output_o ;

assign FL_ADDR[2] = \FL_ADDR[2]~output_o ;

assign FL_ADDR[3] = \FL_ADDR[3]~output_o ;

assign FL_ADDR[4] = \FL_ADDR[4]~output_o ;

assign FL_ADDR[5] = \FL_ADDR[5]~output_o ;

assign FL_ADDR[6] = \FL_ADDR[6]~output_o ;

assign FL_ADDR[7] = \FL_ADDR[7]~output_o ;

assign FL_ADDR[8] = \FL_ADDR[8]~output_o ;

assign FL_ADDR[9] = \FL_ADDR[9]~output_o ;

assign FL_ADDR[10] = \FL_ADDR[10]~output_o ;

assign FL_ADDR[11] = \FL_ADDR[11]~output_o ;

assign FL_ADDR[12] = \FL_ADDR[12]~output_o ;

assign FL_ADDR[13] = \FL_ADDR[13]~output_o ;

assign FL_ADDR[14] = \FL_ADDR[14]~output_o ;

assign FL_ADDR[15] = \FL_ADDR[15]~output_o ;

assign FL_ADDR[16] = \FL_ADDR[16]~output_o ;

assign FL_ADDR[17] = \FL_ADDR[17]~output_o ;

assign FL_ADDR[18] = \FL_ADDR[18]~output_o ;

assign FL_ADDR[19] = \FL_ADDR[19]~output_o ;

assign FL_ADDR[20] = \FL_ADDR[20]~output_o ;

assign FL_ADDR[21] = \FL_ADDR[21]~output_o ;

assign FL_ADDR[22] = \FL_ADDR[22]~output_o ;

assign FL_CE_N = \FL_CE_N~output_o ;

assign FL_OE_N = \FL_OE_N~output_o ;

assign FL_RST_N = \FL_RST_N~output_o ;

assign FL_WE_N = \FL_WE_N~output_o ;

assign FL_WP_N = \FL_WP_N~output_o ;

assign HSMC_CLKOUT_N1 = \HSMC_CLKOUT_N1~output_o ;

assign HSMC_CLKOUT_N2 = \HSMC_CLKOUT_N2~output_o ;

assign HSMC_CLKOUT_P1 = \HSMC_CLKOUT_P1~output_o ;

assign HSMC_CLKOUT_P2 = \HSMC_CLKOUT_P2~output_o ;

assign HSMC_CLKOUT0 = \HSMC_CLKOUT0~output_o ;

assign EX_IO[0] = \EX_IO[0]~output_o ;

assign EX_IO[1] = \EX_IO[1]~output_o ;

assign EX_IO[2] = \EX_IO[2]~output_o ;

assign EX_IO[3] = \EX_IO[3]~output_o ;

assign EX_IO[4] = \EX_IO[4]~output_o ;

assign EX_IO[5] = \EX_IO[5]~output_o ;

assign EX_IO[6] = \EX_IO[6]~output_o ;

assign LCD_DATA[0] = \LCD_DATA[0]~output_o ;

assign LCD_DATA[1] = \LCD_DATA[1]~output_o ;

assign LCD_DATA[2] = \LCD_DATA[2]~output_o ;

assign LCD_DATA[3] = \LCD_DATA[3]~output_o ;

assign LCD_DATA[4] = \LCD_DATA[4]~output_o ;

assign LCD_DATA[5] = \LCD_DATA[5]~output_o ;

assign LCD_DATA[6] = \LCD_DATA[6]~output_o ;

assign LCD_DATA[7] = \LCD_DATA[7]~output_o ;

assign PS2_CLK = \PS2_CLK~output_o ;

assign PS2_CLK2 = \PS2_CLK2~output_o ;

assign PS2_DAT = \PS2_DAT~output_o ;

assign PS2_DAT2 = \PS2_DAT2~output_o ;

assign SD_CMD = \SD_CMD~output_o ;

assign SD_DAT[0] = \SD_DAT[0]~output_o ;

assign SD_DAT[1] = \SD_DAT[1]~output_o ;

assign SD_DAT[2] = \SD_DAT[2]~output_o ;

assign SD_DAT[3] = \SD_DAT[3]~output_o ;

assign AUD_ADCLRCK = \AUD_ADCLRCK~output_o ;

assign AUD_BCLK = \AUD_BCLK~output_o ;

assign AUD_DACLRCK = \AUD_DACLRCK~output_o ;

assign EEP_I2C_SDAT = \EEP_I2C_SDAT~output_o ;

assign I2C_SDAT = \I2C_SDAT~output_o ;

assign ENET0_MDIO = \ENET0_MDIO~output_o ;

assign ENET1_MDIO = \ENET1_MDIO~output_o ;

assign OTG_DATA[0] = \OTG_DATA[0]~output_o ;

assign OTG_DATA[1] = \OTG_DATA[1]~output_o ;

assign OTG_DATA[2] = \OTG_DATA[2]~output_o ;

assign OTG_DATA[3] = \OTG_DATA[3]~output_o ;

assign OTG_DATA[4] = \OTG_DATA[4]~output_o ;

assign OTG_DATA[5] = \OTG_DATA[5]~output_o ;

assign OTG_DATA[6] = \OTG_DATA[6]~output_o ;

assign OTG_DATA[7] = \OTG_DATA[7]~output_o ;

assign OTG_DATA[8] = \OTG_DATA[8]~output_o ;

assign OTG_DATA[9] = \OTG_DATA[9]~output_o ;

assign OTG_DATA[10] = \OTG_DATA[10]~output_o ;

assign OTG_DATA[11] = \OTG_DATA[11]~output_o ;

assign OTG_DATA[12] = \OTG_DATA[12]~output_o ;

assign OTG_DATA[13] = \OTG_DATA[13]~output_o ;

assign OTG_DATA[14] = \OTG_DATA[14]~output_o ;

assign OTG_DATA[15] = \OTG_DATA[15]~output_o ;

assign OTG_FSPEED = \OTG_FSPEED~output_o ;

assign OTG_LSPEED = \OTG_LSPEED~output_o ;

assign DRAM_DQ[0] = \DRAM_DQ[0]~output_o ;

assign DRAM_DQ[1] = \DRAM_DQ[1]~output_o ;

assign DRAM_DQ[2] = \DRAM_DQ[2]~output_o ;

assign DRAM_DQ[3] = \DRAM_DQ[3]~output_o ;

assign DRAM_DQ[4] = \DRAM_DQ[4]~output_o ;

assign DRAM_DQ[5] = \DRAM_DQ[5]~output_o ;

assign DRAM_DQ[6] = \DRAM_DQ[6]~output_o ;

assign DRAM_DQ[7] = \DRAM_DQ[7]~output_o ;

assign DRAM_DQ[8] = \DRAM_DQ[8]~output_o ;

assign DRAM_DQ[9] = \DRAM_DQ[9]~output_o ;

assign DRAM_DQ[10] = \DRAM_DQ[10]~output_o ;

assign DRAM_DQ[11] = \DRAM_DQ[11]~output_o ;

assign DRAM_DQ[12] = \DRAM_DQ[12]~output_o ;

assign DRAM_DQ[13] = \DRAM_DQ[13]~output_o ;

assign DRAM_DQ[14] = \DRAM_DQ[14]~output_o ;

assign DRAM_DQ[15] = \DRAM_DQ[15]~output_o ;

assign DRAM_DQ[16] = \DRAM_DQ[16]~output_o ;

assign DRAM_DQ[17] = \DRAM_DQ[17]~output_o ;

assign DRAM_DQ[18] = \DRAM_DQ[18]~output_o ;

assign DRAM_DQ[19] = \DRAM_DQ[19]~output_o ;

assign DRAM_DQ[20] = \DRAM_DQ[20]~output_o ;

assign DRAM_DQ[21] = \DRAM_DQ[21]~output_o ;

assign DRAM_DQ[22] = \DRAM_DQ[22]~output_o ;

assign DRAM_DQ[23] = \DRAM_DQ[23]~output_o ;

assign DRAM_DQ[24] = \DRAM_DQ[24]~output_o ;

assign DRAM_DQ[25] = \DRAM_DQ[25]~output_o ;

assign DRAM_DQ[26] = \DRAM_DQ[26]~output_o ;

assign DRAM_DQ[27] = \DRAM_DQ[27]~output_o ;

assign DRAM_DQ[28] = \DRAM_DQ[28]~output_o ;

assign DRAM_DQ[29] = \DRAM_DQ[29]~output_o ;

assign DRAM_DQ[30] = \DRAM_DQ[30]~output_o ;

assign DRAM_DQ[31] = \DRAM_DQ[31]~output_o ;

assign SRAM_DQ[0] = \SRAM_DQ[0]~output_o ;

assign SRAM_DQ[1] = \SRAM_DQ[1]~output_o ;

assign SRAM_DQ[2] = \SRAM_DQ[2]~output_o ;

assign SRAM_DQ[3] = \SRAM_DQ[3]~output_o ;

assign SRAM_DQ[4] = \SRAM_DQ[4]~output_o ;

assign SRAM_DQ[5] = \SRAM_DQ[5]~output_o ;

assign SRAM_DQ[6] = \SRAM_DQ[6]~output_o ;

assign SRAM_DQ[7] = \SRAM_DQ[7]~output_o ;

assign SRAM_DQ[8] = \SRAM_DQ[8]~output_o ;

assign SRAM_DQ[9] = \SRAM_DQ[9]~output_o ;

assign SRAM_DQ[10] = \SRAM_DQ[10]~output_o ;

assign SRAM_DQ[11] = \SRAM_DQ[11]~output_o ;

assign SRAM_DQ[12] = \SRAM_DQ[12]~output_o ;

assign SRAM_DQ[13] = \SRAM_DQ[13]~output_o ;

assign SRAM_DQ[14] = \SRAM_DQ[14]~output_o ;

assign SRAM_DQ[15] = \SRAM_DQ[15]~output_o ;

assign FL_DQ[0] = \FL_DQ[0]~output_o ;

assign FL_DQ[1] = \FL_DQ[1]~output_o ;

assign FL_DQ[2] = \FL_DQ[2]~output_o ;

assign FL_DQ[3] = \FL_DQ[3]~output_o ;

assign FL_DQ[4] = \FL_DQ[4]~output_o ;

assign FL_DQ[5] = \FL_DQ[5]~output_o ;

assign FL_DQ[6] = \FL_DQ[6]~output_o ;

assign FL_DQ[7] = \FL_DQ[7]~output_o ;

assign GPIO[0] = \GPIO[0]~output_o ;

assign GPIO[1] = \GPIO[1]~output_o ;

assign GPIO[2] = \GPIO[2]~output_o ;

assign GPIO[3] = \GPIO[3]~output_o ;

assign GPIO[4] = \GPIO[4]~output_o ;

assign GPIO[5] = \GPIO[5]~output_o ;

assign GPIO[6] = \GPIO[6]~output_o ;

assign GPIO[7] = \GPIO[7]~output_o ;

assign GPIO[8] = \GPIO[8]~output_o ;

assign GPIO[9] = \GPIO[9]~output_o ;

assign GPIO[10] = \GPIO[10]~output_o ;

assign GPIO[11] = \GPIO[11]~output_o ;

assign GPIO[12] = \GPIO[12]~output_o ;

assign GPIO[13] = \GPIO[13]~output_o ;

assign GPIO[14] = \GPIO[14]~output_o ;

assign GPIO[15] = \GPIO[15]~output_o ;

assign GPIO[16] = \GPIO[16]~output_o ;

assign GPIO[17] = \GPIO[17]~output_o ;

assign GPIO[18] = \GPIO[18]~output_o ;

assign GPIO[19] = \GPIO[19]~output_o ;

assign GPIO[20] = \GPIO[20]~output_o ;

assign GPIO[21] = \GPIO[21]~output_o ;

assign GPIO[22] = \GPIO[22]~output_o ;

assign GPIO[23] = \GPIO[23]~output_o ;

assign GPIO[24] = \GPIO[24]~output_o ;

assign GPIO[25] = \GPIO[25]~output_o ;

assign GPIO[26] = \GPIO[26]~output_o ;

assign GPIO[27] = \GPIO[27]~output_o ;

assign GPIO[28] = \GPIO[28]~output_o ;

assign GPIO[29] = \GPIO[29]~output_o ;

assign GPIO[30] = \GPIO[30]~output_o ;

assign GPIO[31] = \GPIO[31]~output_o ;

assign GPIO[32] = \GPIO[32]~output_o ;

assign GPIO[33] = \GPIO[33]~output_o ;

assign GPIO[34] = \GPIO[34]~output_o ;

assign GPIO[35] = \GPIO[35]~output_o ;

assign HSMC_D[0] = \HSMC_D[0]~output_o ;

assign HSMC_D[1] = \HSMC_D[1]~output_o ;

assign HSMC_D[2] = \HSMC_D[2]~output_o ;

assign HSMC_D[3] = \HSMC_D[3]~output_o ;

assign HSMC_RX_D_N[0] = \HSMC_RX_D_N[0]~output_o ;

assign HSMC_RX_D_N[1] = \HSMC_RX_D_N[1]~output_o ;

assign HSMC_RX_D_N[2] = \HSMC_RX_D_N[2]~output_o ;

assign HSMC_RX_D_N[3] = \HSMC_RX_D_N[3]~output_o ;

assign HSMC_RX_D_N[4] = \HSMC_RX_D_N[4]~output_o ;

assign HSMC_RX_D_N[5] = \HSMC_RX_D_N[5]~output_o ;

assign HSMC_RX_D_N[6] = \HSMC_RX_D_N[6]~output_o ;

assign HSMC_RX_D_N[7] = \HSMC_RX_D_N[7]~output_o ;

assign HSMC_RX_D_N[8] = \HSMC_RX_D_N[8]~output_o ;

assign HSMC_RX_D_N[9] = \HSMC_RX_D_N[9]~output_o ;

assign HSMC_RX_D_N[10] = \HSMC_RX_D_N[10]~output_o ;

assign HSMC_RX_D_N[11] = \HSMC_RX_D_N[11]~output_o ;

assign HSMC_RX_D_N[12] = \HSMC_RX_D_N[12]~output_o ;

assign HSMC_RX_D_N[13] = \HSMC_RX_D_N[13]~output_o ;

assign HSMC_RX_D_N[14] = \HSMC_RX_D_N[14]~output_o ;

assign HSMC_RX_D_N[15] = \HSMC_RX_D_N[15]~output_o ;

assign HSMC_RX_D_N[16] = \HSMC_RX_D_N[16]~output_o ;

assign HSMC_RX_D_P[0] = \HSMC_RX_D_P[0]~output_o ;

assign HSMC_RX_D_P[1] = \HSMC_RX_D_P[1]~output_o ;

assign HSMC_RX_D_P[2] = \HSMC_RX_D_P[2]~output_o ;

assign HSMC_RX_D_P[3] = \HSMC_RX_D_P[3]~output_o ;

assign HSMC_RX_D_P[4] = \HSMC_RX_D_P[4]~output_o ;

assign HSMC_RX_D_P[5] = \HSMC_RX_D_P[5]~output_o ;

assign HSMC_RX_D_P[6] = \HSMC_RX_D_P[6]~output_o ;

assign HSMC_RX_D_P[7] = \HSMC_RX_D_P[7]~output_o ;

assign HSMC_RX_D_P[8] = \HSMC_RX_D_P[8]~output_o ;

assign HSMC_RX_D_P[9] = \HSMC_RX_D_P[9]~output_o ;

assign HSMC_RX_D_P[10] = \HSMC_RX_D_P[10]~output_o ;

assign HSMC_RX_D_P[11] = \HSMC_RX_D_P[11]~output_o ;

assign HSMC_RX_D_P[12] = \HSMC_RX_D_P[12]~output_o ;

assign HSMC_RX_D_P[13] = \HSMC_RX_D_P[13]~output_o ;

assign HSMC_RX_D_P[14] = \HSMC_RX_D_P[14]~output_o ;

assign HSMC_RX_D_P[15] = \HSMC_RX_D_P[15]~output_o ;

assign HSMC_RX_D_P[16] = \HSMC_RX_D_P[16]~output_o ;

assign HSMC_TX_D_N[0] = \HSMC_TX_D_N[0]~output_o ;

assign HSMC_TX_D_N[1] = \HSMC_TX_D_N[1]~output_o ;

assign HSMC_TX_D_N[2] = \HSMC_TX_D_N[2]~output_o ;

assign HSMC_TX_D_N[3] = \HSMC_TX_D_N[3]~output_o ;

assign HSMC_TX_D_N[4] = \HSMC_TX_D_N[4]~output_o ;

assign HSMC_TX_D_N[5] = \HSMC_TX_D_N[5]~output_o ;

assign HSMC_TX_D_N[6] = \HSMC_TX_D_N[6]~output_o ;

assign HSMC_TX_D_N[7] = \HSMC_TX_D_N[7]~output_o ;

assign HSMC_TX_D_N[8] = \HSMC_TX_D_N[8]~output_o ;

assign HSMC_TX_D_N[9] = \HSMC_TX_D_N[9]~output_o ;

assign HSMC_TX_D_N[10] = \HSMC_TX_D_N[10]~output_o ;

assign HSMC_TX_D_N[11] = \HSMC_TX_D_N[11]~output_o ;

assign HSMC_TX_D_N[12] = \HSMC_TX_D_N[12]~output_o ;

assign HSMC_TX_D_N[13] = \HSMC_TX_D_N[13]~output_o ;

assign HSMC_TX_D_N[14] = \HSMC_TX_D_N[14]~output_o ;

assign HSMC_TX_D_N[15] = \HSMC_TX_D_N[15]~output_o ;

assign HSMC_TX_D_N[16] = \HSMC_TX_D_N[16]~output_o ;

assign HSMC_TX_D_P[0] = \HSMC_TX_D_P[0]~output_o ;

assign HSMC_TX_D_P[1] = \HSMC_TX_D_P[1]~output_o ;

assign HSMC_TX_D_P[2] = \HSMC_TX_D_P[2]~output_o ;

assign HSMC_TX_D_P[3] = \HSMC_TX_D_P[3]~output_o ;

assign HSMC_TX_D_P[4] = \HSMC_TX_D_P[4]~output_o ;

assign HSMC_TX_D_P[5] = \HSMC_TX_D_P[5]~output_o ;

assign HSMC_TX_D_P[6] = \HSMC_TX_D_P[6]~output_o ;

assign HSMC_TX_D_P[7] = \HSMC_TX_D_P[7]~output_o ;

assign HSMC_TX_D_P[8] = \HSMC_TX_D_P[8]~output_o ;

assign HSMC_TX_D_P[9] = \HSMC_TX_D_P[9]~output_o ;

assign HSMC_TX_D_P[10] = \HSMC_TX_D_P[10]~output_o ;

assign HSMC_TX_D_P[11] = \HSMC_TX_D_P[11]~output_o ;

assign HSMC_TX_D_P[12] = \HSMC_TX_D_P[12]~output_o ;

assign HSMC_TX_D_P[13] = \HSMC_TX_D_P[13]~output_o ;

assign HSMC_TX_D_P[14] = \HSMC_TX_D_P[14]~output_o ;

assign HSMC_TX_D_P[15] = \HSMC_TX_D_P[15]~output_o ;

assign HSMC_TX_D_P[16] = \HSMC_TX_D_P[16]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
