Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Nov 21 18:37:40 2023
| Host         : DESKTOP-S28V71U running 64-bit major release  (build 9200)
| Command      : report_methodology -file hdmi_colorbar_top_methodology_drc_routed.rpt -pb hdmi_colorbar_top_methodology_drc_routed.pb -rpx hdmi_colorbar_top_methodology_drc_routed.rpx
| Design       : hdmi_colorbar_top
| Device       : xc7z020clg400-2
| Speed File   : -2
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 1
+---------+----------+------------------------------+------------+
| Rule    | Severity | Description                  | Violations |
+---------+----------+------------------------------+------------+
| LUTAR-1 | Warning  | LUT drives async reset alert | 1          |
+---------+----------+------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell u_rgb2dvi_0/reset_syn/reset_1_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_rgb2dvi_0/reset_syn/reset_1_reg/PRE
u_rgb2dvi_0/reset_syn/reset_2_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>


