// Seed: 1986620270
`timescale 1 ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  input id_12;
  output id_11;
  output id_10;
  inout id_9;
  output id_8;
  output id_7;
  input id_6;
  input id_5;
  output id_4;
  input id_3;
  inout id_2;
  input id_1;
  logic id_12;
  type_15(
      id_4, id_10
  );
  assign id_2 = id_1;
  assign id_7[1] = id_12 == 1'b0;
  type_16(
      1, id_2, id_3 - 1
  );
  logic id_13 = 1'b0;
endmodule
