0.6
2019.1
May 24 2019
15:06:07
D:/Design_DSP/Assignmnet_2/Assigment_2/Assigment_2.sim/sim_1/impl/func/xsim/tb_CounterEightBit_func_impl.v,1742509690,verilog,,,,CounterEightBit;glbl,,,,,,,,
D:/Design_DSP/Assignmnet_2/Assigment_2/Assigment_2.srcs/sim_1/new/tb_CounterEightBit.vhd,1742509522,vhdl,,,,tb_countereightbit,,,,,,,,
D:/Design_DSP/Assignmnet_2/Assigment_2/Assigment_2.srcs/sim_1/new/tb_DFlipFlop.vhd,1742506130,vhdl,,,,tb_dflipflop,,,,,,,,
