<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.4 Trace  (nt)</twExecVer><twCopyright>Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.4\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
sytem_stub.twr -v 30 -l 30 sytem_stub_routed.ncd sytem_stub.pcf

</twCmdLine><twDesign>sytem_stub_routed.ncd</twDesign><twDesignPath>sytem_stub_routed.ncd</twDesignPath><twPCF>sytem_stub.pcf</twPCF><twPcfPath>sytem_stub.pcf</twPcfPath><twDevInfo arch="zynq" pkg="clg484"><twDevName>xc7z020</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-1</twSpeedGrade><twSpeedVer>ADVANCED 1.04 2012-12-04</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" dlyHyperLnks="t" ><twItemLimit>30</twItemLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.</twInfo><twInfo anchorID="3">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="4">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="5">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="6" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">TS_clk_fpga_1 = PERIOD TIMEGRP &quot;clk_fpga_1&quot; 10 MHz HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPinLimitRpt anchorID="7"><twPinLimitBanner>Component Switching Limit Checks: TS_clk_fpga_1 = PERIOD TIMEGRP &quot;clk_fpga_1&quot; 10 MHz HIGH 50%;</twPinLimitBanner></twPinLimitRpt></twConst><twConst anchorID="8" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">TS_clk_fpga_0 = PERIOD TIMEGRP &quot;clk_fpga_0&quot; 100 MHz HIGH 50%;</twConstName><twItemCnt>43619</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>4210</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.289</twMinPer></twConstHead><twPathRpt anchorID="9"><twConstPath anchorID="10" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.711</twSlack><twSrc BELType="FF">sytem_i/i2s_ctrl_0/i2s_ctrl_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_4</twSrc><twDest BELType="FF">sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1</twDest><twTotPathDel>7.199</twTotPathDel><twClkSkew dest = "0.816" src = "0.871">0.055</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sytem_i/i2s_ctrl_0/i2s_ctrl_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_4</twSrc><twDest BELType='FF'>sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X26Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sytem_i/processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>SLICE_X26Y90.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>sytem_i/i2s_ctrl_0/i2s_ctrl_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_4</twComp><twBEL>sytem_i/i2s_ctrl_0/i2s_ctrl_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y91.D6</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">0.938</twDelInfo><twComp>sytem_i/i2s_ctrl_0/i2s_ctrl_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_4</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y91.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>sytem_i/i2s_ctrl_0/i2s_ctrl_0/USER_LOGIC_I/DataTx_L[16]</twComp><twBEL>sytem_i/i2s_ctrl_0/i2s_ctrl_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1_F</twBEL><twBEL>sytem_i/i2s_ctrl_0/i2s_ctrl_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y92.A5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.508</twDelInfo><twComp>sytem_i/axi_interconnect_1_M_AWREADY[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y92.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>sytem_i/i2s_ctrl_0/i2s_ctrl_0/USER_LOGIC_I/DataTx_R[19]</twComp><twBEL>sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y94.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.954</twDelInfo><twComp>sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l1</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y94.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>sytem_i/i2s_ctrl_0/i2s_ctrl_0/USER_LOGIC_I/DataTx_L[7]</twComp><twBEL>sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l4</twBEL><twBEL>sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.gen_mux_5_8[0].mux_s2_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y97.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.579</twDelInfo><twComp>sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y97.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>sytem_i/i2s_ctrl_0/i2s_ctrl_0/USER_LOGIC_I/DataTx_R[24]</twComp><twBEL>sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y95.A2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.823</twDelInfo><twComp>sytem_i/axi_interconnect_1/N22</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y95.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>sytem_i/i2s_ctrl_0/i2s_ctrl_0/USER_LOGIC_I/DataTx_R[10]</twComp><twBEL>sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y93.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.815</twDelInfo><twComp>sytem_i/axi_interconnect_1/N47</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y93.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twComp><twBEL>sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y92.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.465</twDelInfo><twComp>sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y92.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.031</twDelInfo><twComp>sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/s_axi_awready_i</twComp><twBEL>sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1</twBEL></twPathDel><twLogDel>2.117</twLogDel><twRouteDel>5.082</twRouteDel><twTotDel>7.199</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sytem_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>29.4</twPctLog><twPctRoute>70.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="11"><twConstPath anchorID="12" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.724</twSlack><twSrc BELType="FF">sytem_i/i2s_ctrl_0/i2s_ctrl_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1</twSrc><twDest BELType="FF">sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1</twDest><twTotPathDel>7.217</twTotPathDel><twClkSkew dest = "0.169" src = "0.193">0.024</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sytem_i/i2s_ctrl_0/i2s_ctrl_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1</twSrc><twDest BELType='FF'>sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X31Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sytem_i/processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>SLICE_X31Y89.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>sytem_i/i2s_ctrl_0/i2s_ctrl_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_3</twComp><twBEL>sytem_i/i2s_ctrl_0/i2s_ctrl_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y91.D1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.018</twDelInfo><twComp>sytem_i/i2s_ctrl_0/i2s_ctrl_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y91.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>sytem_i/i2s_ctrl_0/i2s_ctrl_0/USER_LOGIC_I/DataTx_L[16]</twComp><twBEL>sytem_i/i2s_ctrl_0/i2s_ctrl_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1_F</twBEL><twBEL>sytem_i/i2s_ctrl_0/i2s_ctrl_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y92.A5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.508</twDelInfo><twComp>sytem_i/axi_interconnect_1_M_AWREADY[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y92.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>sytem_i/i2s_ctrl_0/i2s_ctrl_0/USER_LOGIC_I/DataTx_R[19]</twComp><twBEL>sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y94.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.954</twDelInfo><twComp>sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l1</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y94.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>sytem_i/i2s_ctrl_0/i2s_ctrl_0/USER_LOGIC_I/DataTx_L[7]</twComp><twBEL>sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l4</twBEL><twBEL>sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.gen_mux_5_8[0].mux_s2_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y97.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.579</twDelInfo><twComp>sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y97.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>sytem_i/i2s_ctrl_0/i2s_ctrl_0/USER_LOGIC_I/DataTx_R[24]</twComp><twBEL>sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y95.A2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.823</twDelInfo><twComp>sytem_i/axi_interconnect_1/N22</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y95.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>sytem_i/i2s_ctrl_0/i2s_ctrl_0/USER_LOGIC_I/DataTx_R[10]</twComp><twBEL>sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y93.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.815</twDelInfo><twComp>sytem_i/axi_interconnect_1/N47</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y93.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twComp><twBEL>sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y92.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.465</twDelInfo><twComp>sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y92.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.031</twDelInfo><twComp>sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/s_axi_awready_i</twComp><twBEL>sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1</twBEL></twPathDel><twLogDel>2.055</twLogDel><twRouteDel>5.162</twRouteDel><twTotDel>7.217</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sytem_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>28.5</twPctLog><twPctRoute>71.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="13"><twConstPath anchorID="14" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.767</twSlack><twSrc BELType="FF">sytem_i/i2s_ctrl_0/i2s_ctrl_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_4</twSrc><twDest BELType="FF">sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1</twDest><twTotPathDel>7.143</twTotPathDel><twClkSkew dest = "0.816" src = "0.871">0.055</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sytem_i/i2s_ctrl_0/i2s_ctrl_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_4</twSrc><twDest BELType='FF'>sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X26Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sytem_i/processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>SLICE_X26Y90.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>sytem_i/i2s_ctrl_0/i2s_ctrl_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_4</twComp><twBEL>sytem_i/i2s_ctrl_0/i2s_ctrl_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y91.D6</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">0.938</twDelInfo><twComp>sytem_i/i2s_ctrl_0/i2s_ctrl_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_4</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y91.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>sytem_i/i2s_ctrl_0/i2s_ctrl_0/USER_LOGIC_I/DataTx_L[16]</twComp><twBEL>sytem_i/i2s_ctrl_0/i2s_ctrl_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1_F</twBEL><twBEL>sytem_i/i2s_ctrl_0/i2s_ctrl_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y92.A5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.508</twDelInfo><twComp>sytem_i/axi_interconnect_1_M_AWREADY[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y92.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>sytem_i/i2s_ctrl_0/i2s_ctrl_0/USER_LOGIC_I/DataTx_R[19]</twComp><twBEL>sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y94.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.954</twDelInfo><twComp>sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l1</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y94.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>sytem_i/i2s_ctrl_0/i2s_ctrl_0/USER_LOGIC_I/DataTx_L[7]</twComp><twBEL>sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l4</twBEL><twBEL>sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.gen_mux_5_8[0].mux_s2_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y97.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.579</twDelInfo><twComp>sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y97.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>sytem_i/i2s_ctrl_0/i2s_ctrl_0/USER_LOGIC_I/DataTx_R[24]</twComp><twBEL>sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y93.B4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.777</twDelInfo><twComp>sytem_i/axi_interconnect_1/N22</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y93.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>sytem_i/i2s_ctrl_0/i2s_ctrl_0/USER_LOGIC_I/DataTx_R[12]</twComp><twBEL>sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y93.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.805</twDelInfo><twComp>sytem_i/axi_interconnect_1/N45</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y93.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twComp><twBEL>sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y92.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.465</twDelInfo><twComp>sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y92.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.031</twDelInfo><twComp>sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/s_axi_awready_i</twComp><twBEL>sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1</twBEL></twPathDel><twLogDel>2.117</twLogDel><twRouteDel>5.026</twRouteDel><twTotDel>7.143</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sytem_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>29.6</twPctLog><twPctRoute>70.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="15"><twConstPath anchorID="16" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.780</twSlack><twSrc BELType="FF">sytem_i/i2s_ctrl_0/i2s_ctrl_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1</twSrc><twDest BELType="FF">sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1</twDest><twTotPathDel>7.161</twTotPathDel><twClkSkew dest = "0.169" src = "0.193">0.024</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sytem_i/i2s_ctrl_0/i2s_ctrl_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1</twSrc><twDest BELType='FF'>sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X31Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sytem_i/processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>SLICE_X31Y89.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>sytem_i/i2s_ctrl_0/i2s_ctrl_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_3</twComp><twBEL>sytem_i/i2s_ctrl_0/i2s_ctrl_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y91.D1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.018</twDelInfo><twComp>sytem_i/i2s_ctrl_0/i2s_ctrl_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y91.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>sytem_i/i2s_ctrl_0/i2s_ctrl_0/USER_LOGIC_I/DataTx_L[16]</twComp><twBEL>sytem_i/i2s_ctrl_0/i2s_ctrl_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1_F</twBEL><twBEL>sytem_i/i2s_ctrl_0/i2s_ctrl_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y92.A5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.508</twDelInfo><twComp>sytem_i/axi_interconnect_1_M_AWREADY[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y92.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>sytem_i/i2s_ctrl_0/i2s_ctrl_0/USER_LOGIC_I/DataTx_R[19]</twComp><twBEL>sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y94.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.954</twDelInfo><twComp>sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l1</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y94.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>sytem_i/i2s_ctrl_0/i2s_ctrl_0/USER_LOGIC_I/DataTx_L[7]</twComp><twBEL>sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l4</twBEL><twBEL>sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.gen_mux_5_8[0].mux_s2_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y97.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.579</twDelInfo><twComp>sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y97.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>sytem_i/i2s_ctrl_0/i2s_ctrl_0/USER_LOGIC_I/DataTx_R[24]</twComp><twBEL>sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y93.B4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.777</twDelInfo><twComp>sytem_i/axi_interconnect_1/N22</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y93.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>sytem_i/i2s_ctrl_0/i2s_ctrl_0/USER_LOGIC_I/DataTx_R[12]</twComp><twBEL>sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y93.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.805</twDelInfo><twComp>sytem_i/axi_interconnect_1/N45</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y93.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twComp><twBEL>sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y92.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.465</twDelInfo><twComp>sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y92.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.031</twDelInfo><twComp>sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/s_axi_awready_i</twComp><twBEL>sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1</twBEL></twPathDel><twLogDel>2.055</twLogDel><twRouteDel>5.106</twRouteDel><twTotDel>7.161</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sytem_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>28.7</twPctLog><twPctRoute>71.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="17"><twConstPath anchorID="18" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.827</twSlack><twSrc BELType="FF">sytem_i/i2s_ctrl_0/i2s_ctrl_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg</twSrc><twDest BELType="FF">sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1</twDest><twTotPathDel>7.082</twTotPathDel><twClkSkew dest = "0.816" src = "0.872">0.056</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sytem_i/i2s_ctrl_0/i2s_ctrl_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg</twSrc><twDest BELType='FF'>sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X27Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sytem_i/processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>SLICE_X27Y91.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>sytem_i/i2s_ctrl_0/i2s_ctrl_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg</twComp><twBEL>sytem_i/i2s_ctrl_0/i2s_ctrl_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y91.D2</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">0.883</twDelInfo><twComp>sytem_i/i2s_ctrl_0/i2s_ctrl_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y91.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>sytem_i/i2s_ctrl_0/i2s_ctrl_0/USER_LOGIC_I/DataTx_L[16]</twComp><twBEL>sytem_i/i2s_ctrl_0/i2s_ctrl_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1_F</twBEL><twBEL>sytem_i/i2s_ctrl_0/i2s_ctrl_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y92.A5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.508</twDelInfo><twComp>sytem_i/axi_interconnect_1_M_AWREADY[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y92.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>sytem_i/i2s_ctrl_0/i2s_ctrl_0/USER_LOGIC_I/DataTx_R[19]</twComp><twBEL>sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y94.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.954</twDelInfo><twComp>sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l1</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y94.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>sytem_i/i2s_ctrl_0/i2s_ctrl_0/USER_LOGIC_I/DataTx_L[7]</twComp><twBEL>sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l4</twBEL><twBEL>sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.gen_mux_5_8[0].mux_s2_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y97.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.579</twDelInfo><twComp>sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y97.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>sytem_i/i2s_ctrl_0/i2s_ctrl_0/USER_LOGIC_I/DataTx_R[24]</twComp><twBEL>sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y95.A2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.823</twDelInfo><twComp>sytem_i/axi_interconnect_1/N22</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y95.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>sytem_i/i2s_ctrl_0/i2s_ctrl_0/USER_LOGIC_I/DataTx_R[10]</twComp><twBEL>sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y93.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.815</twDelInfo><twComp>sytem_i/axi_interconnect_1/N47</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y93.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twComp><twBEL>sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y92.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.465</twDelInfo><twComp>sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y92.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.031</twDelInfo><twComp>sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/s_axi_awready_i</twComp><twBEL>sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1</twBEL></twPathDel><twLogDel>2.055</twLogDel><twRouteDel>5.027</twRouteDel><twTotDel>7.082</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sytem_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>29.0</twPctLog><twPctRoute>71.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="19"><twConstPath anchorID="20" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.842</twSlack><twSrc BELType="RAM">sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram</twSrc><twDest BELType="FF">sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124_29</twDest><twTotPathDel>7.022</twTotPathDel><twClkSkew dest = "0.771" src = "0.872">0.101</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram</twSrc><twDest BELType='FF'>sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124_29</twDest><twLogLvls>7</twLogLvls><twSrcSite>RAMB18_X2Y37.CLKARDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sytem_i/processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>RAMB18_X2Y37.DOADO0</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram</twComp><twBEL>sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y89.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.453</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/tmp_cast_fu_134_p1[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y89.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.656</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/acc_1_cast8_reg_334_6</twComp><twBEL>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_lut&lt;5&gt;</twBEL><twBEL>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y90.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy[8]</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y90.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy[12]</twComp><twBEL>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy&lt;12&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y91.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy[12]</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y91.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/acc_1_cast8_reg_334_10</twComp><twBEL>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy&lt;16&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y92.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy[16]</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y92.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy[20]</twComp><twBEL>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy&lt;20&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y93.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy[20]</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y93.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.397</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/acc_1_cast8_reg_334_20</twComp><twBEL>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_xor&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y93.B1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.849</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/acc_fu_162_p2[25]</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y93.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.657</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124[27]</twComp><twBEL>sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_lut&lt;25&gt;</twBEL><twBEL>sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y94.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy[27]</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y94.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.214</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124[30]</twComp><twBEL>sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_xor&lt;30&gt;</twBEL><twBEL>sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124_29</twBEL></twPathDel><twLogDel>4.720</twLogDel><twRouteDel>2.302</twRouteDel><twTotDel>7.022</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sytem_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>67.2</twPctLog><twPctRoute>32.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.866</twSlack><twSrc BELType="RAM">sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram</twSrc><twDest BELType="FF">sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124_29</twDest><twTotPathDel>6.998</twTotPathDel><twClkSkew dest = "0.771" src = "0.872">0.101</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram</twSrc><twDest BELType='FF'>sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124_29</twDest><twLogLvls>7</twLogLvls><twSrcSite>RAMB18_X2Y37.CLKARDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sytem_i/processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>RAMB18_X2Y37.DOADO3</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram</twComp><twBEL>sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y89.D1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.560</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/tmp_cast_fu_134_p1[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y89.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/acc_1_cast8_reg_334_6</twComp><twBEL>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_lut&lt;8&gt;</twBEL><twBEL>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y90.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy[8]</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y90.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy[12]</twComp><twBEL>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy&lt;12&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y91.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy[12]</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y91.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/acc_1_cast8_reg_334_10</twComp><twBEL>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy&lt;16&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y92.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy[16]</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y92.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy[20]</twComp><twBEL>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy&lt;20&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y93.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy[20]</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y93.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.397</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/acc_1_cast8_reg_334_20</twComp><twBEL>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_xor&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y93.B1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.849</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/acc_fu_162_p2[25]</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y93.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.657</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124[27]</twComp><twBEL>sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_lut&lt;25&gt;</twBEL><twBEL>sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y94.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy[27]</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y94.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.214</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124[30]</twComp><twBEL>sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_xor&lt;30&gt;</twBEL><twBEL>sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124_29</twBEL></twPathDel><twLogDel>4.589</twLogDel><twRouteDel>2.409</twRouteDel><twTotDel>6.998</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sytem_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>65.6</twPctLog><twPctRoute>34.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.870</twSlack><twSrc BELType="FF">sytem_i/i2s_ctrl_0/i2s_ctrl_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2</twSrc><twDest BELType="FF">sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1</twDest><twTotPathDel>7.071</twTotPathDel><twClkSkew dest = "0.169" src = "0.193">0.024</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sytem_i/i2s_ctrl_0/i2s_ctrl_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2</twSrc><twDest BELType='FF'>sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X31Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sytem_i/processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>SLICE_X31Y89.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>sytem_i/i2s_ctrl_0/i2s_ctrl_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_3</twComp><twBEL>sytem_i/i2s_ctrl_0/i2s_ctrl_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y91.D3</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">0.872</twDelInfo><twComp>sytem_i/i2s_ctrl_0/i2s_ctrl_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y91.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>sytem_i/i2s_ctrl_0/i2s_ctrl_0/USER_LOGIC_I/DataTx_L[16]</twComp><twBEL>sytem_i/i2s_ctrl_0/i2s_ctrl_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1_F</twBEL><twBEL>sytem_i/i2s_ctrl_0/i2s_ctrl_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y92.A5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.508</twDelInfo><twComp>sytem_i/axi_interconnect_1_M_AWREADY[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y92.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>sytem_i/i2s_ctrl_0/i2s_ctrl_0/USER_LOGIC_I/DataTx_R[19]</twComp><twBEL>sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y94.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.954</twDelInfo><twComp>sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l1</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y94.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>sytem_i/i2s_ctrl_0/i2s_ctrl_0/USER_LOGIC_I/DataTx_L[7]</twComp><twBEL>sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l4</twBEL><twBEL>sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.gen_mux_5_8[0].mux_s2_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y97.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.579</twDelInfo><twComp>sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y97.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>sytem_i/i2s_ctrl_0/i2s_ctrl_0/USER_LOGIC_I/DataTx_R[24]</twComp><twBEL>sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y95.A2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.823</twDelInfo><twComp>sytem_i/axi_interconnect_1/N22</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y95.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>sytem_i/i2s_ctrl_0/i2s_ctrl_0/USER_LOGIC_I/DataTx_R[10]</twComp><twBEL>sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y93.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.815</twDelInfo><twComp>sytem_i/axi_interconnect_1/N47</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y93.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twComp><twBEL>sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y92.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.465</twDelInfo><twComp>sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y92.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.031</twDelInfo><twComp>sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/s_axi_awready_i</twComp><twBEL>sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1</twBEL></twPathDel><twLogDel>2.055</twLogDel><twRouteDel>5.016</twRouteDel><twTotDel>7.071</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sytem_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>29.1</twPctLog><twPctRoute>70.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.872</twSlack><twSrc BELType="RAM">sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram</twSrc><twDest BELType="FF">sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124_29</twDest><twTotPathDel>6.992</twTotPathDel><twClkSkew dest = "0.771" src = "0.872">0.101</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram</twSrc><twDest BELType='FF'>sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124_29</twDest><twLogLvls>7</twLogLvls><twSrcSite>RAMB18_X2Y37.CLKARDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sytem_i/processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>RAMB18_X2Y37.DOADO6</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram</twComp><twBEL>sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y89.D2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.554</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/tmp_cast_fu_134_p1[6]</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y89.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/acc_1_cast8_reg_334_6</twComp><twBEL>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_lut&lt;8&gt;</twBEL><twBEL>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y90.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy[8]</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y90.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy[12]</twComp><twBEL>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy&lt;12&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y91.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy[12]</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y91.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/acc_1_cast8_reg_334_10</twComp><twBEL>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy&lt;16&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y92.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy[16]</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y92.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy[20]</twComp><twBEL>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy&lt;20&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y93.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy[20]</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y93.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.397</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/acc_1_cast8_reg_334_20</twComp><twBEL>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_xor&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y93.B1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.849</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/acc_fu_162_p2[25]</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y93.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.657</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124[27]</twComp><twBEL>sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_lut&lt;25&gt;</twBEL><twBEL>sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y94.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy[27]</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y94.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.214</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124[30]</twComp><twBEL>sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_xor&lt;30&gt;</twBEL><twBEL>sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124_29</twBEL></twPathDel><twLogDel>4.589</twLogDel><twRouteDel>2.403</twRouteDel><twTotDel>6.992</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sytem_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>65.6</twPctLog><twPctRoute>34.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.873</twSlack><twSrc BELType="RAM">sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram</twSrc><twDest BELType="FF">sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124_29</twDest><twTotPathDel>6.991</twTotPathDel><twClkSkew dest = "0.771" src = "0.872">0.101</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram</twSrc><twDest BELType='FF'>sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124_29</twDest><twLogLvls>7</twLogLvls><twSrcSite>RAMB18_X2Y37.CLKARDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sytem_i/processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>RAMB18_X2Y37.DOADO5</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram</twComp><twBEL>sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y89.C2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.556</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/tmp_cast_fu_134_p1[5]</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y89.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.522</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/acc_1_cast8_reg_334_6</twComp><twBEL>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_lut&lt;7&gt;</twBEL><twBEL>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y90.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy[8]</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y90.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy[12]</twComp><twBEL>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy&lt;12&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y91.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy[12]</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y91.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/acc_1_cast8_reg_334_10</twComp><twBEL>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy&lt;16&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y92.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy[16]</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y92.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy[20]</twComp><twBEL>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy&lt;20&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y93.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy[20]</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y93.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.397</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/acc_1_cast8_reg_334_20</twComp><twBEL>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_xor&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y93.B1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.849</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/acc_fu_162_p2[25]</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y93.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.657</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124[27]</twComp><twBEL>sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_lut&lt;25&gt;</twBEL><twBEL>sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y94.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy[27]</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y94.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.214</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124[30]</twComp><twBEL>sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_xor&lt;30&gt;</twBEL><twBEL>sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124_29</twBEL></twPathDel><twLogDel>4.586</twLogDel><twRouteDel>2.405</twRouteDel><twTotDel>6.991</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sytem_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>65.6</twPctLog><twPctRoute>34.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.876</twSlack><twSrc BELType="RAM">sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram</twSrc><twDest BELType="FF">sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124_29</twDest><twTotPathDel>6.988</twTotPathDel><twClkSkew dest = "0.771" src = "0.872">0.101</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram</twSrc><twDest BELType='FF'>sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124_29</twDest><twLogLvls>7</twLogLvls><twSrcSite>RAMB18_X2Y37.CLKARDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sytem_i/processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>RAMB18_X2Y37.DOADO0</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram</twComp><twBEL>sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y89.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.453</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/tmp_cast_fu_134_p1[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y89.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.656</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/acc_1_cast8_reg_334_6</twComp><twBEL>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_lut&lt;5&gt;</twBEL><twBEL>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y90.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy[8]</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y90.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.397</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy[12]</twComp><twBEL>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy&lt;12&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y90.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.806</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/acc_fu_162_p2[13]</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y90.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.657</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124[15]</twComp><twBEL>sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_lut&lt;13&gt;</twBEL><twBEL>sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y91.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy[15]</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y91.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.117</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124[19]</twComp><twBEL>sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y92.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy[19]</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y92.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.117</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124[23]</twComp><twBEL>sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y93.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy[23]</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y93.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.117</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124[27]</twComp><twBEL>sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y94.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy[27]</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y94.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.214</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124[30]</twComp><twBEL>sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_xor&lt;30&gt;</twBEL><twBEL>sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124_29</twBEL></twPathDel><twLogDel>4.729</twLogDel><twRouteDel>2.259</twRouteDel><twTotDel>6.988</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sytem_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>67.7</twPctLog><twPctRoute>32.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="31"><twConstPath anchorID="32" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.877</twSlack><twSrc BELType="RAM">sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram</twSrc><twDest BELType="FF">sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124_29</twDest><twTotPathDel>6.987</twTotPathDel><twClkSkew dest = "0.771" src = "0.872">0.101</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram</twSrc><twDest BELType='FF'>sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124_29</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB18_X2Y37.CLKARDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sytem_i/processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>RAMB18_X2Y37.DOADO15</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram</twComp><twBEL>sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y92.B1</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.742</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/tmp_cast_fu_134_p1[15]</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y92.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.674</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy[20]</twComp><twBEL>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_lut&lt;18&gt;</twBEL><twBEL>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy&lt;20&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y93.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy[20]</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y93.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.397</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/acc_1_cast8_reg_334_20</twComp><twBEL>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_xor&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y93.B1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.849</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/acc_fu_162_p2[25]</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y93.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.657</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124[27]</twComp><twBEL>sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_lut&lt;25&gt;</twBEL><twBEL>sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y94.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy[27]</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y94.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.214</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124[30]</twComp><twBEL>sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_xor&lt;30&gt;</twBEL><twBEL>sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124_29</twBEL></twPathDel><twLogDel>4.396</twLogDel><twRouteDel>2.591</twRouteDel><twTotDel>6.987</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sytem_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>62.9</twPctLog><twPctRoute>37.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.879</twSlack><twSrc BELType="RAM">sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram</twSrc><twDest BELType="FF">sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124_29</twDest><twTotPathDel>6.985</twTotPathDel><twClkSkew dest = "0.771" src = "0.872">0.101</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram</twSrc><twDest BELType='FF'>sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124_29</twDest><twLogLvls>7</twLogLvls><twSrcSite>RAMB18_X2Y37.CLKARDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sytem_i/processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>RAMB18_X2Y37.DOADO0</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram</twComp><twBEL>sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y89.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.453</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/tmp_cast_fu_134_p1[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y89.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.656</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/acc_1_cast8_reg_334_6</twComp><twBEL>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_lut&lt;5&gt;</twBEL><twBEL>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y90.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy[8]</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y90.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy[12]</twComp><twBEL>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy&lt;12&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y91.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy[12]</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y91.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.397</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/acc_1_cast8_reg_334_10</twComp><twBEL>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy&lt;16&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y91.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.806</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/acc_fu_162_p2[17]</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y91.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.657</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124[19]</twComp><twBEL>sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_lut&lt;17&gt;</twBEL><twBEL>sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y92.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy[19]</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y92.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.117</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124[23]</twComp><twBEL>sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y93.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy[23]</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y93.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.117</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124[27]</twComp><twBEL>sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y94.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy[27]</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y94.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.214</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124[30]</twComp><twBEL>sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_xor&lt;30&gt;</twBEL><twBEL>sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124_29</twBEL></twPathDel><twLogDel>4.726</twLogDel><twRouteDel>2.259</twRouteDel><twTotDel>6.985</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sytem_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>67.7</twPctLog><twPctRoute>32.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="35"><twConstPath anchorID="36" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.882</twSlack><twSrc BELType="RAM">sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram</twSrc><twDest BELType="FF">sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124_29</twDest><twTotPathDel>6.982</twTotPathDel><twClkSkew dest = "0.771" src = "0.872">0.101</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram</twSrc><twDest BELType='FF'>sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124_29</twDest><twLogLvls>7</twLogLvls><twSrcSite>RAMB18_X2Y37.CLKARDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sytem_i/processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>RAMB18_X2Y37.DOADO0</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram</twComp><twBEL>sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y89.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.453</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/tmp_cast_fu_134_p1[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y89.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.656</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/acc_1_cast8_reg_334_6</twComp><twBEL>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_lut&lt;5&gt;</twBEL><twBEL>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y90.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy[8]</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y90.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy[12]</twComp><twBEL>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy&lt;12&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y91.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy[12]</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y91.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/acc_1_cast8_reg_334_10</twComp><twBEL>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy&lt;16&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y92.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy[16]</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y92.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.397</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy[20]</twComp><twBEL>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy&lt;20&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y92.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.806</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/acc_fu_162_p2[21]</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y92.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.657</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124[23]</twComp><twBEL>sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_lut&lt;21&gt;</twBEL><twBEL>sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y93.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy[23]</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y93.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.117</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124[27]</twComp><twBEL>sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y94.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy[27]</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y94.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.214</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124[30]</twComp><twBEL>sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_xor&lt;30&gt;</twBEL><twBEL>sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124_29</twBEL></twPathDel><twLogDel>4.723</twLogDel><twRouteDel>2.259</twRouteDel><twTotDel>6.982</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sytem_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>67.6</twPctLog><twPctRoute>32.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="37"><twConstPath anchorID="38" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.883</twSlack><twSrc BELType="FF">sytem_i/i2s_ctrl_0/i2s_ctrl_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg</twSrc><twDest BELType="FF">sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1</twDest><twTotPathDel>7.026</twTotPathDel><twClkSkew dest = "0.816" src = "0.872">0.056</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sytem_i/i2s_ctrl_0/i2s_ctrl_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg</twSrc><twDest BELType='FF'>sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X27Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sytem_i/processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>SLICE_X27Y91.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>sytem_i/i2s_ctrl_0/i2s_ctrl_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg</twComp><twBEL>sytem_i/i2s_ctrl_0/i2s_ctrl_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y91.D2</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">0.883</twDelInfo><twComp>sytem_i/i2s_ctrl_0/i2s_ctrl_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y91.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>sytem_i/i2s_ctrl_0/i2s_ctrl_0/USER_LOGIC_I/DataTx_L[16]</twComp><twBEL>sytem_i/i2s_ctrl_0/i2s_ctrl_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1_F</twBEL><twBEL>sytem_i/i2s_ctrl_0/i2s_ctrl_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y92.A5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.508</twDelInfo><twComp>sytem_i/axi_interconnect_1_M_AWREADY[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y92.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>sytem_i/i2s_ctrl_0/i2s_ctrl_0/USER_LOGIC_I/DataTx_R[19]</twComp><twBEL>sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y94.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.954</twDelInfo><twComp>sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l1</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y94.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>sytem_i/i2s_ctrl_0/i2s_ctrl_0/USER_LOGIC_I/DataTx_L[7]</twComp><twBEL>sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l4</twBEL><twBEL>sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.gen_mux_5_8[0].mux_s2_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y97.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.579</twDelInfo><twComp>sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y97.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>sytem_i/i2s_ctrl_0/i2s_ctrl_0/USER_LOGIC_I/DataTx_R[24]</twComp><twBEL>sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y93.B4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.777</twDelInfo><twComp>sytem_i/axi_interconnect_1/N22</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y93.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>sytem_i/i2s_ctrl_0/i2s_ctrl_0/USER_LOGIC_I/DataTx_R[12]</twComp><twBEL>sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y93.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.805</twDelInfo><twComp>sytem_i/axi_interconnect_1/N45</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y93.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twComp><twBEL>sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y92.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.465</twDelInfo><twComp>sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y92.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.031</twDelInfo><twComp>sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/s_axi_awready_i</twComp><twBEL>sytem_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1</twBEL></twPathDel><twLogDel>2.055</twLogDel><twRouteDel>4.971</twRouteDel><twTotDel>7.026</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sytem_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>29.2</twPctLog><twPctRoute>70.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="39"><twConstPath anchorID="40" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.888</twSlack><twSrc BELType="RAM">sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram</twSrc><twDest BELType="FF">sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124_29</twDest><twTotPathDel>6.976</twTotPathDel><twClkSkew dest = "0.771" src = "0.872">0.101</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram</twSrc><twDest BELType='FF'>sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124_29</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB18_X2Y37.CLKARDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sytem_i/processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>RAMB18_X2Y37.DOADO15</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram</twComp><twBEL>sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y92.A1</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.749</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/tmp_cast_fu_134_p1[15]</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y92.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.656</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy[20]</twComp><twBEL>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_lut&lt;17&gt;</twBEL><twBEL>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy&lt;20&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y93.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy[20]</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y93.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.397</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/acc_1_cast8_reg_334_20</twComp><twBEL>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_xor&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y93.B1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.849</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/acc_fu_162_p2[25]</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y93.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.657</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124[27]</twComp><twBEL>sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_lut&lt;25&gt;</twBEL><twBEL>sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y94.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy[27]</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y94.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.214</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124[30]</twComp><twBEL>sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_xor&lt;30&gt;</twBEL><twBEL>sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124_29</twBEL></twPathDel><twLogDel>4.378</twLogDel><twRouteDel>2.598</twRouteDel><twTotDel>6.976</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sytem_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>62.8</twPctLog><twPctRoute>37.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="41"><twConstPath anchorID="42" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.900</twSlack><twSrc BELType="RAM">sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram</twSrc><twDest BELType="FF">sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124_29</twDest><twTotPathDel>6.964</twTotPathDel><twClkSkew dest = "0.771" src = "0.872">0.101</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram</twSrc><twDest BELType='FF'>sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124_29</twDest><twLogLvls>7</twLogLvls><twSrcSite>RAMB18_X2Y37.CLKARDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sytem_i/processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>RAMB18_X2Y37.DOADO3</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram</twComp><twBEL>sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y89.D1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.560</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/tmp_cast_fu_134_p1[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y89.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/acc_1_cast8_reg_334_6</twComp><twBEL>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_lut&lt;8&gt;</twBEL><twBEL>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y90.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy[8]</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y90.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.397</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy[12]</twComp><twBEL>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy&lt;12&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y90.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.806</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/acc_fu_162_p2[13]</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y90.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.657</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124[15]</twComp><twBEL>sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_lut&lt;13&gt;</twBEL><twBEL>sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y91.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy[15]</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y91.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.117</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124[19]</twComp><twBEL>sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y92.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy[19]</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y92.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.117</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124[23]</twComp><twBEL>sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y93.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy[23]</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y93.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.117</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124[27]</twComp><twBEL>sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y94.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy[27]</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y94.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.214</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124[30]</twComp><twBEL>sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_xor&lt;30&gt;</twBEL><twBEL>sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124_29</twBEL></twPathDel><twLogDel>4.598</twLogDel><twRouteDel>2.366</twRouteDel><twTotDel>6.964</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sytem_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>66.0</twPctLog><twPctRoute>34.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="43"><twConstPath anchorID="44" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.903</twSlack><twSrc BELType="FF">sytem_i/fir_left/fir_left/fir_io_if_U/_x_5</twSrc><twDest BELType="FF">sytem_i/fir_left/fir_left/fir_io_if_U/rdata_1</twDest><twTotPathDel>6.710</twTotPathDel><twClkSkew dest = "1.388" src = "1.740">0.352</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sytem_i/fir_left/fir_left/fir_io_if_U/_x_5</twSrc><twDest BELType='FF'>sytem_i/fir_left/fir_left/fir_io_if_U/rdata_1</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X30Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sytem_i/processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>SLICE_X30Y100.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.652</twDelInfo><twComp>sytem_i/fir_left/fir_left/fir_io_if_U/_x[4]</twComp><twBEL>sytem_i/fir_left/fir_left/fir_io_if_U/_x_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y101.C4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.959</twDelInfo><twComp>sytem_i/fir_left/fir_left/fir_io_if_U/_x[5]</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y101.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.522</twDelInfo><twComp>sytem_i/fir_left/fir_left/fir_U/Msub_tmp_3_fu_262_p2_cy[8]</twComp><twBEL>sytem_i/fir_left/fir_left/fir_U/Msub_tmp_3_fu_262_p2_lut&lt;7&gt;</twBEL><twBEL>sytem_i/fir_left/fir_left/fir_U/Msub_tmp_3_fu_262_p2_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y102.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>sytem_i/fir_left/fir_left/fir_U/Msub_tmp_3_fu_262_p2_cy[8]</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y102.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.397</twDelInfo><twComp>sytem_i/fir_left/fir_left/fir_U/Msub_tmp_3_fu_262_p2_cy[12]</twComp><twBEL>sytem_i/fir_left/fir_left/fir_U/Msub_tmp_3_fu_262_p2_cy&lt;12&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y102.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.900</twDelInfo><twComp>sytem_i/fir_left/fir_left/fir_U/tmp_3_fu_262_p2[13]</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y102.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.500</twDelInfo><twComp>sytem_i/fir_left/fir_left/fir_U/Madd_acc_2_fu_272_p2_Madd_cy[13]</twComp><twBEL>sytem_i/fir_left/fir_left/fir_U/Madd_acc_2_fu_272_p2_Madd_lut&lt;13&gt;</twBEL><twBEL>sytem_i/fir_left/fir_left/fir_U/Madd_acc_2_fu_272_p2_Madd_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y103.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>sytem_i/fir_left/fir_left/fir_U/Madd_acc_2_fu_272_p2_Madd_cy[13]</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y103.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.416</twDelInfo><twComp>sytem_i/fir_left/fir_left/fir_U/Madd_acc_2_fu_272_p2_Madd_cy[17]</twComp><twBEL>sytem_i/fir_left/fir_left/fir_U/Madd_acc_2_fu_272_p2_Madd_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y100.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.948</twDelInfo><twComp>sytem_i/fir_left/fir_left/sig_fir_y[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y100.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>sytem_i/fir_left/fir_left/fir_io_if_U/ap_start</twComp><twBEL>sytem_i/fir_left/fir_left/fir_io_if_U/Mmux_raddr[4]_ap_done_Select_67_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y99.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.812</twDelInfo><twComp>sytem_i/fir_left/fir_left/fir_io_if_U/Mmux_raddr[4]_ap_done_Select_67_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y99.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>sytem_i/axi_interconnect_1_M_RDATA[1]</twComp><twBEL>sytem_i/fir_left/fir_left/fir_io_if_U/Mmux_raddr[4]_ap_done_Select_67_o12</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y99.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.263</twDelInfo><twComp>sytem_i/fir_left/fir_left/fir_io_if_U/Mmux_raddr[4]_ap_done_Select_67_o11</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y99.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>sytem_i/axi_interconnect_1_M_RDATA[1]</twComp><twBEL>sytem_i/fir_left/fir_left/fir_io_if_U/Mmux_raddr[4]_ap_done_Select_67_o13</twBEL><twBEL>sytem_i/fir_left/fir_left/fir_io_if_U/rdata_1</twBEL></twPathDel><twLogDel>2.828</twLogDel><twRouteDel>3.882</twRouteDel><twTotDel>6.710</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sytem_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>42.1</twPctLog><twPctRoute>57.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="45"><twConstPath anchorID="46" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.903</twSlack><twSrc BELType="RAM">sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram</twSrc><twDest BELType="FF">sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124_29</twDest><twTotPathDel>6.961</twTotPathDel><twClkSkew dest = "0.771" src = "0.872">0.101</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram</twSrc><twDest BELType='FF'>sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124_29</twDest><twLogLvls>7</twLogLvls><twSrcSite>RAMB18_X2Y37.CLKARDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sytem_i/processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>RAMB18_X2Y37.DOADO3</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram</twComp><twBEL>sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y89.D1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.560</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/tmp_cast_fu_134_p1[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y89.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/acc_1_cast8_reg_334_6</twComp><twBEL>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_lut&lt;8&gt;</twBEL><twBEL>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y90.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy[8]</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y90.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy[12]</twComp><twBEL>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy&lt;12&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y91.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy[12]</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y91.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.397</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/acc_1_cast8_reg_334_10</twComp><twBEL>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy&lt;16&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y91.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.806</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/acc_fu_162_p2[17]</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y91.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.657</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124[19]</twComp><twBEL>sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_lut&lt;17&gt;</twBEL><twBEL>sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y92.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy[19]</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y92.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.117</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124[23]</twComp><twBEL>sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y93.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy[23]</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y93.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.117</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124[27]</twComp><twBEL>sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y94.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy[27]</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y94.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.214</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124[30]</twComp><twBEL>sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_xor&lt;30&gt;</twBEL><twBEL>sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124_29</twBEL></twPathDel><twLogDel>4.595</twLogDel><twRouteDel>2.366</twRouteDel><twTotDel>6.961</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sytem_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>66.0</twPctLog><twPctRoute>34.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="47"><twConstPath anchorID="48" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.906</twSlack><twSrc BELType="RAM">sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram</twSrc><twDest BELType="FF">sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124_29</twDest><twTotPathDel>6.958</twTotPathDel><twClkSkew dest = "0.771" src = "0.872">0.101</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram</twSrc><twDest BELType='FF'>sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124_29</twDest><twLogLvls>7</twLogLvls><twSrcSite>RAMB18_X2Y37.CLKARDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sytem_i/processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>RAMB18_X2Y37.DOADO3</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram</twComp><twBEL>sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y89.D1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.560</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/tmp_cast_fu_134_p1[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y89.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/acc_1_cast8_reg_334_6</twComp><twBEL>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_lut&lt;8&gt;</twBEL><twBEL>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y90.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy[8]</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y90.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy[12]</twComp><twBEL>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy&lt;12&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y91.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy[12]</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y91.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/acc_1_cast8_reg_334_10</twComp><twBEL>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy&lt;16&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y92.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy[16]</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y92.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.397</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy[20]</twComp><twBEL>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy&lt;20&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y92.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.806</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/acc_fu_162_p2[21]</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y92.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.657</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124[23]</twComp><twBEL>sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_lut&lt;21&gt;</twBEL><twBEL>sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y93.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy[23]</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y93.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.117</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124[27]</twComp><twBEL>sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y94.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy[27]</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y94.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.214</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124[30]</twComp><twBEL>sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_xor&lt;30&gt;</twBEL><twBEL>sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124_29</twBEL></twPathDel><twLogDel>4.592</twLogDel><twRouteDel>2.366</twRouteDel><twTotDel>6.958</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sytem_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>66.0</twPctLog><twPctRoute>34.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="49"><twConstPath anchorID="50" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.906</twSlack><twSrc BELType="RAM">sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram</twSrc><twDest BELType="FF">sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124_29</twDest><twTotPathDel>6.958</twTotPathDel><twClkSkew dest = "0.771" src = "0.872">0.101</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram</twSrc><twDest BELType='FF'>sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124_29</twDest><twLogLvls>7</twLogLvls><twSrcSite>RAMB18_X2Y37.CLKARDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sytem_i/processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>RAMB18_X2Y37.DOADO6</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram</twComp><twBEL>sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y89.D2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.554</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/tmp_cast_fu_134_p1[6]</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y89.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/acc_1_cast8_reg_334_6</twComp><twBEL>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_lut&lt;8&gt;</twBEL><twBEL>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y90.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy[8]</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y90.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.397</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy[12]</twComp><twBEL>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy&lt;12&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y90.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.806</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/acc_fu_162_p2[13]</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y90.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.657</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124[15]</twComp><twBEL>sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_lut&lt;13&gt;</twBEL><twBEL>sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y91.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy[15]</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y91.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.117</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124[19]</twComp><twBEL>sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y92.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy[19]</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y92.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.117</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124[23]</twComp><twBEL>sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y93.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy[23]</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y93.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.117</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124[27]</twComp><twBEL>sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y94.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy[27]</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y94.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.214</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124[30]</twComp><twBEL>sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_xor&lt;30&gt;</twBEL><twBEL>sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124_29</twBEL></twPathDel><twLogDel>4.598</twLogDel><twRouteDel>2.360</twRouteDel><twTotDel>6.958</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sytem_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>66.1</twPctLog><twPctRoute>33.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="51"><twConstPath anchorID="52" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.907</twSlack><twSrc BELType="RAM">sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram</twSrc><twDest BELType="FF">sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124_29</twDest><twTotPathDel>6.957</twTotPathDel><twClkSkew dest = "0.771" src = "0.872">0.101</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram</twSrc><twDest BELType='FF'>sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124_29</twDest><twLogLvls>7</twLogLvls><twSrcSite>RAMB18_X2Y37.CLKARDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sytem_i/processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>RAMB18_X2Y37.DOADO5</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram</twComp><twBEL>sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y89.C2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.556</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/tmp_cast_fu_134_p1[5]</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y89.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.522</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/acc_1_cast8_reg_334_6</twComp><twBEL>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_lut&lt;7&gt;</twBEL><twBEL>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y90.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy[8]</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y90.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.397</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy[12]</twComp><twBEL>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy&lt;12&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y90.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.806</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/acc_fu_162_p2[13]</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y90.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.657</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124[15]</twComp><twBEL>sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_lut&lt;13&gt;</twBEL><twBEL>sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y91.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy[15]</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y91.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.117</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124[19]</twComp><twBEL>sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y92.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy[19]</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y92.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.117</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124[23]</twComp><twBEL>sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y93.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy[23]</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y93.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.117</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124[27]</twComp><twBEL>sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y94.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy[27]</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y94.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.214</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124[30]</twComp><twBEL>sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_xor&lt;30&gt;</twBEL><twBEL>sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124_29</twBEL></twPathDel><twLogDel>4.595</twLogDel><twRouteDel>2.362</twRouteDel><twTotDel>6.957</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sytem_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>66.0</twPctLog><twPctRoute>34.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="53"><twConstPath anchorID="54" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.909</twSlack><twSrc BELType="RAM">sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram</twSrc><twDest BELType="FF">sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124_29</twDest><twTotPathDel>6.955</twTotPathDel><twClkSkew dest = "0.771" src = "0.872">0.101</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram</twSrc><twDest BELType='FF'>sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124_29</twDest><twLogLvls>7</twLogLvls><twSrcSite>RAMB18_X2Y37.CLKARDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sytem_i/processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>RAMB18_X2Y37.DOADO6</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram</twComp><twBEL>sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y89.D2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.554</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/tmp_cast_fu_134_p1[6]</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y89.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/acc_1_cast8_reg_334_6</twComp><twBEL>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_lut&lt;8&gt;</twBEL><twBEL>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y90.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy[8]</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y90.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy[12]</twComp><twBEL>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy&lt;12&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y91.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy[12]</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y91.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.397</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/acc_1_cast8_reg_334_10</twComp><twBEL>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy&lt;16&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y91.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.806</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/acc_fu_162_p2[17]</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y91.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.657</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124[19]</twComp><twBEL>sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_lut&lt;17&gt;</twBEL><twBEL>sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y92.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy[19]</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y92.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.117</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124[23]</twComp><twBEL>sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y93.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy[23]</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y93.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.117</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124[27]</twComp><twBEL>sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y94.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy[27]</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y94.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.214</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124[30]</twComp><twBEL>sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_xor&lt;30&gt;</twBEL><twBEL>sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124_29</twBEL></twPathDel><twLogDel>4.595</twLogDel><twRouteDel>2.360</twRouteDel><twTotDel>6.955</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sytem_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>66.1</twPctLog><twPctRoute>33.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="55"><twConstPath anchorID="56" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.910</twSlack><twSrc BELType="RAM">sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram</twSrc><twDest BELType="FF">sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124_29</twDest><twTotPathDel>6.954</twTotPathDel><twClkSkew dest = "0.771" src = "0.872">0.101</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram</twSrc><twDest BELType='FF'>sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124_29</twDest><twLogLvls>7</twLogLvls><twSrcSite>RAMB18_X2Y37.CLKARDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sytem_i/processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>RAMB18_X2Y37.DOADO5</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram</twComp><twBEL>sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y89.C2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.556</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/tmp_cast_fu_134_p1[5]</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y89.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.522</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/acc_1_cast8_reg_334_6</twComp><twBEL>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_lut&lt;7&gt;</twBEL><twBEL>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y90.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy[8]</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y90.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy[12]</twComp><twBEL>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy&lt;12&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y91.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy[12]</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y91.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.397</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/acc_1_cast8_reg_334_10</twComp><twBEL>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy&lt;16&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y91.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.806</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/acc_fu_162_p2[17]</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y91.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.657</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124[19]</twComp><twBEL>sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_lut&lt;17&gt;</twBEL><twBEL>sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y92.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy[19]</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y92.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.117</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124[23]</twComp><twBEL>sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y93.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy[23]</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y93.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.117</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124[27]</twComp><twBEL>sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y94.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy[27]</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y94.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.214</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124[30]</twComp><twBEL>sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_xor&lt;30&gt;</twBEL><twBEL>sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124_29</twBEL></twPathDel><twLogDel>4.592</twLogDel><twRouteDel>2.362</twRouteDel><twTotDel>6.954</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sytem_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>66.0</twPctLog><twPctRoute>34.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="57"><twConstPath anchorID="58" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.910</twSlack><twSrc BELType="RAM">sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram</twSrc><twDest BELType="FF">sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124_29</twDest><twTotPathDel>6.954</twTotPathDel><twClkSkew dest = "0.771" src = "0.872">0.101</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram</twSrc><twDest BELType='FF'>sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124_29</twDest><twLogLvls>6</twLogLvls><twSrcSite>RAMB18_X2Y37.CLKARDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sytem_i/processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>RAMB18_X2Y37.DOADO0</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram</twComp><twBEL>sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y89.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.453</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/tmp_cast_fu_134_p1[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y89.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.656</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/acc_1_cast8_reg_334_6</twComp><twBEL>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_lut&lt;5&gt;</twBEL><twBEL>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y90.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy[8]</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y90.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy[12]</twComp><twBEL>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy&lt;12&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y91.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.811</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/acc_fu_162_p2[16]</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y91.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.637</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124[19]</twComp><twBEL>sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_lut&lt;16&gt;</twBEL><twBEL>sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y92.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy[19]</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y92.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.117</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124[23]</twComp><twBEL>sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y93.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy[23]</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y93.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.117</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124[27]</twComp><twBEL>sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y94.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy[27]</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y94.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.214</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124[30]</twComp><twBEL>sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_xor&lt;30&gt;</twBEL><twBEL>sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124_29</twBEL></twPathDel><twLogDel>4.690</twLogDel><twRouteDel>2.264</twRouteDel><twTotDel>6.954</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sytem_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>67.4</twPctLog><twPctRoute>32.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="59"><twConstPath anchorID="60" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.912</twSlack><twSrc BELType="RAM">sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram</twSrc><twDest BELType="FF">sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124_29</twDest><twTotPathDel>6.952</twTotPathDel><twClkSkew dest = "0.771" src = "0.872">0.101</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram</twSrc><twDest BELType='FF'>sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124_29</twDest><twLogLvls>7</twLogLvls><twSrcSite>RAMB18_X2Y37.CLKARDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sytem_i/processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>RAMB18_X2Y37.DOADO6</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram</twComp><twBEL>sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y89.D2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.554</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/tmp_cast_fu_134_p1[6]</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y89.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/acc_1_cast8_reg_334_6</twComp><twBEL>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_lut&lt;8&gt;</twBEL><twBEL>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y90.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy[8]</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y90.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy[12]</twComp><twBEL>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy&lt;12&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y91.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy[12]</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y91.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/acc_1_cast8_reg_334_10</twComp><twBEL>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy&lt;16&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y92.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy[16]</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y92.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.397</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy[20]</twComp><twBEL>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy&lt;20&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y92.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.806</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/acc_fu_162_p2[21]</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y92.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.657</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124[23]</twComp><twBEL>sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_lut&lt;21&gt;</twBEL><twBEL>sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y93.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy[23]</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y93.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.117</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124[27]</twComp><twBEL>sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y94.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy[27]</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y94.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.214</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124[30]</twComp><twBEL>sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_xor&lt;30&gt;</twBEL><twBEL>sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124_29</twBEL></twPathDel><twLogDel>4.592</twLogDel><twRouteDel>2.360</twRouteDel><twTotDel>6.952</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sytem_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>66.1</twPctLog><twPctRoute>33.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="61"><twConstPath anchorID="62" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.913</twSlack><twSrc BELType="RAM">sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram</twSrc><twDest BELType="FF">sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124_29</twDest><twTotPathDel>6.951</twTotPathDel><twClkSkew dest = "0.771" src = "0.872">0.101</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram</twSrc><twDest BELType='FF'>sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124_29</twDest><twLogLvls>6</twLogLvls><twSrcSite>RAMB18_X2Y37.CLKARDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sytem_i/processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>RAMB18_X2Y37.DOADO0</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram</twComp><twBEL>sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y89.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.453</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/tmp_cast_fu_134_p1[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y89.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.656</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/acc_1_cast8_reg_334_6</twComp><twBEL>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_lut&lt;5&gt;</twBEL><twBEL>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y90.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy[8]</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y90.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy[12]</twComp><twBEL>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy&lt;12&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y91.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy[12]</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y91.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/acc_1_cast8_reg_334_10</twComp><twBEL>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy&lt;16&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y92.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.811</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/acc_fu_162_p2[20]</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y92.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.637</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124[23]</twComp><twBEL>sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_lut&lt;20&gt;</twBEL><twBEL>sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y93.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy[23]</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y93.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.117</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124[27]</twComp><twBEL>sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y94.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy[27]</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y94.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.214</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124[30]</twComp><twBEL>sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_xor&lt;30&gt;</twBEL><twBEL>sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124_29</twBEL></twPathDel><twLogDel>4.687</twLogDel><twRouteDel>2.264</twRouteDel><twTotDel>6.951</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sytem_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>67.4</twPctLog><twPctRoute>32.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="63"><twConstPath anchorID="64" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.913</twSlack><twSrc BELType="RAM">sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram</twSrc><twDest BELType="FF">sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124_29</twDest><twTotPathDel>6.951</twTotPathDel><twClkSkew dest = "0.771" src = "0.872">0.101</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram</twSrc><twDest BELType='FF'>sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124_29</twDest><twLogLvls>7</twLogLvls><twSrcSite>RAMB18_X2Y37.CLKARDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sytem_i/processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>RAMB18_X2Y37.DOADO5</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram</twComp><twBEL>sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y89.C2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.556</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/tmp_cast_fu_134_p1[5]</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y89.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.522</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/acc_1_cast8_reg_334_6</twComp><twBEL>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_lut&lt;7&gt;</twBEL><twBEL>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y90.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy[8]</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y90.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy[12]</twComp><twBEL>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy&lt;12&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y91.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy[12]</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y91.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/acc_1_cast8_reg_334_10</twComp><twBEL>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy&lt;16&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y92.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy[16]</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y92.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.397</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy[20]</twComp><twBEL>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy&lt;20&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y92.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.806</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/acc_fu_162_p2[21]</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y92.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.657</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124[23]</twComp><twBEL>sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_lut&lt;21&gt;</twBEL><twBEL>sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y93.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy[23]</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y93.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.117</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124[27]</twComp><twBEL>sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y94.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy[27]</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y94.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.214</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124[30]</twComp><twBEL>sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_xor&lt;30&gt;</twBEL><twBEL>sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124_29</twBEL></twPathDel><twLogDel>4.589</twLogDel><twRouteDel>2.362</twRouteDel><twTotDel>6.951</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sytem_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>66.0</twPctLog><twPctRoute>34.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="65"><twConstPath anchorID="66" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.916</twSlack><twSrc BELType="RAM">sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram</twSrc><twDest BELType="FF">sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124_29</twDest><twTotPathDel>6.948</twTotPathDel><twClkSkew dest = "0.771" src = "0.872">0.101</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram</twSrc><twDest BELType='FF'>sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124_29</twDest><twLogLvls>6</twLogLvls><twSrcSite>RAMB18_X2Y37.CLKARDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sytem_i/processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>RAMB18_X2Y37.DOADO0</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram</twComp><twBEL>sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y89.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.453</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/tmp_cast_fu_134_p1[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y89.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.656</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/acc_1_cast8_reg_334_6</twComp><twBEL>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_lut&lt;5&gt;</twBEL><twBEL>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y90.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy[8]</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y90.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy[12]</twComp><twBEL>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy&lt;12&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y91.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy[12]</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y91.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/acc_1_cast8_reg_334_10</twComp><twBEL>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy&lt;16&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y92.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy[16]</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y92.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy[20]</twComp><twBEL>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy&lt;20&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y93.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.811</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/acc_fu_162_p2[24]</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y93.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.637</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124[27]</twComp><twBEL>sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_lut&lt;24&gt;</twBEL><twBEL>sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y94.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy[27]</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y94.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.214</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124[30]</twComp><twBEL>sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_xor&lt;30&gt;</twBEL><twBEL>sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124_29</twBEL></twPathDel><twLogDel>4.684</twLogDel><twRouteDel>2.264</twRouteDel><twTotDel>6.948</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sytem_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>67.4</twPctLog><twPctRoute>32.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="67"><twConstPath anchorID="68" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.924</twSlack><twSrc BELType="RAM">sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram</twSrc><twDest BELType="FF">sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124_29</twDest><twTotPathDel>6.940</twTotPathDel><twClkSkew dest = "0.771" src = "0.872">0.101</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram</twSrc><twDest BELType='FF'>sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124_29</twDest><twLogLvls>7</twLogLvls><twSrcSite>RAMB18_X2Y37.CLKARDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sytem_i/processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>RAMB18_X2Y37.DOADO2</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram</twComp><twBEL>sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y89.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.505</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/tmp_cast_fu_134_p1[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y89.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.522</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/acc_1_cast8_reg_334_6</twComp><twBEL>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_lut&lt;7&gt;</twBEL><twBEL>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y90.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy[8]</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y90.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy[12]</twComp><twBEL>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy&lt;12&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y91.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy[12]</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y91.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/acc_1_cast8_reg_334_10</twComp><twBEL>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy&lt;16&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y92.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy[16]</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y92.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy[20]</twComp><twBEL>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy&lt;20&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y93.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_cy[20]</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y93.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.397</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/acc_1_cast8_reg_334_20</twComp><twBEL>sytem_i/fir_right/fir_right/fir_U/Msub_acc_fu_162_p2_xor&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y93.B1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.849</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/acc_fu_162_p2[25]</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y93.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.657</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124[27]</twComp><twBEL>sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_lut&lt;25&gt;</twBEL><twBEL>sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y94.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_cy[27]</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y94.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.214</twDelInfo><twComp>sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124[30]</twComp><twBEL>sytem_i/fir_right/fir_right/fir_U/Maccum_acc_1_reg_124_xor&lt;30&gt;</twBEL><twBEL>sytem_i/fir_right/fir_right/fir_U/acc_1_reg_124_29</twBEL></twPathDel><twLogDel>4.586</twLogDel><twRouteDel>2.354</twRouteDel><twTotDel>6.940</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sytem_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>66.1</twPctLog><twPctRoute>33.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="69"><twPinLimitBanner>Component Switching Limit Checks: TS_clk_fpga_0 = PERIOD TIMEGRP &quot;clk_fpga_0&quot; 100 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="70" type="MINPERIOD" name="Trper_CLKA" slack="7.424" period="10.000" constraintValue="10.000" deviceLimit="2.576" freqLimit="388.199" physResource="sytem_i/fir_left/fir_left/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram/CLKARDCLK" logResource="sytem_i/fir_left/fir_left/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram/CLKARDCLK" locationPin="RAMB18_X2Y42.RDCLK" clockNet="sytem_i/processing_system7_0_FCLK_CLK0"/><twPinLimit anchorID="71" type="MINPERIOD" name="Trper_CLKA" slack="7.424" period="10.000" constraintValue="10.000" deviceLimit="2.576" freqLimit="388.199" physResource="sytem_i/fir_left/fir_left/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram/CLKBWRCLK" logResource="sytem_i/fir_left/fir_left/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram/CLKBWRCLK" locationPin="RAMB18_X2Y42.WRCLK" clockNet="sytem_i/processing_system7_0_FCLK_CLK0"/><twPinLimit anchorID="72" type="MINPERIOD" name="Trper_CLKA" slack="7.424" period="10.000" constraintValue="10.000" deviceLimit="2.576" freqLimit="388.199" physResource="sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram/CLKARDCLK" logResource="sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram/CLKARDCLK" locationPin="RAMB18_X2Y37.CLKARDCLK" clockNet="sytem_i/processing_system7_0_FCLK_CLK0"/><twPinLimit anchorID="73" type="MINPERIOD" name="Trper_CLKA" slack="7.424" period="10.000" constraintValue="10.000" deviceLimit="2.576" freqLimit="388.199" physResource="sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram/CLKBWRCLK" logResource="sytem_i/fir_right/fir_right/fir_U/shift_reg_U/fir_shift_reg_ram_U/Mram_ram/CLKBWRCLK" locationPin="RAMB18_X2Y37.CLKBWRCLK" clockNet="sytem_i/processing_system7_0_FCLK_CLK0"/><twPinLimit anchorID="74" type="MINLOWPULSE" name="Tmpw" slack="8.040" period="10.000" constraintValue="5.000" deviceLimit="0.980" physResource="sytem_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[1]/CLK" logResource="sytem_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_0/CLK" locationPin="SLICE_X12Y46.CLK" clockNet="sytem_i/processing_system7_0_FCLK_CLK0"/><twPinLimit anchorID="75" type="MINHIGHPULSE" name="Tmpw" slack="8.040" period="10.000" constraintValue="5.000" deviceLimit="0.980" physResource="sytem_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[1]/CLK" logResource="sytem_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_0/CLK" locationPin="SLICE_X12Y46.CLK" clockNet="sytem_i/processing_system7_0_FCLK_CLK0"/><twPinLimit anchorID="76" type="MINLOWPULSE" name="Tmpw" slack="8.040" period="10.000" constraintValue="5.000" deviceLimit="0.980" physResource="sytem_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[1]/CLK" logResource="sytem_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_1/CLK" locationPin="SLICE_X12Y46.CLK" clockNet="sytem_i/processing_system7_0_FCLK_CLK0"/><twPinLimit anchorID="77" type="MINHIGHPULSE" name="Tmpw" slack="8.040" period="10.000" constraintValue="5.000" deviceLimit="0.980" physResource="sytem_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[1]/CLK" logResource="sytem_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_1/CLK" locationPin="SLICE_X12Y46.CLK" clockNet="sytem_i/processing_system7_0_FCLK_CLK0"/><twPinLimit anchorID="78" type="MINLOWPULSE" name="Tmpw" slack="8.040" period="10.000" constraintValue="5.000" deviceLimit="0.980" physResource="sytem_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.gpio2_Data_In[1]/CLK" logResource="sytem_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_Dual.gpio2_Data_In_0/CLK" locationPin="SLICE_X86Y93.CLK" clockNet="sytem_i/processing_system7_0_FCLK_CLK0"/><twPinLimit anchorID="79" type="MINHIGHPULSE" name="Tmpw" slack="8.040" period="10.000" constraintValue="5.000" deviceLimit="0.980" physResource="sytem_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.gpio2_Data_In[1]/CLK" logResource="sytem_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_Dual.gpio2_Data_In_0/CLK" locationPin="SLICE_X86Y93.CLK" clockNet="sytem_i/processing_system7_0_FCLK_CLK0"/><twPinLimit anchorID="80" type="MINLOWPULSE" name="Tmpw" slack="8.040" period="10.000" constraintValue="5.000" deviceLimit="0.980" physResource="sytem_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.gpio2_Data_In[1]/CLK" logResource="sytem_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_Dual.gpio2_Data_In_1/CLK" locationPin="SLICE_X86Y93.CLK" clockNet="sytem_i/processing_system7_0_FCLK_CLK0"/><twPinLimit anchorID="81" type="MINHIGHPULSE" name="Tmpw" slack="8.040" period="10.000" constraintValue="5.000" deviceLimit="0.980" physResource="sytem_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.gpio2_Data_In[1]/CLK" logResource="sytem_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_Dual.gpio2_Data_In_1/CLK" locationPin="SLICE_X86Y93.CLK" clockNet="sytem_i/processing_system7_0_FCLK_CLK0"/><twPinLimit anchorID="82" type="MINLOWPULSE" name="Tcl" slack="9.000" period="10.000" constraintValue="5.000" deviceLimit="0.500" physResource="sytem_i/fir_left/fir_left/fir_U/acc_1_reg_124[3]/CLK" logResource="sytem_i/fir_left/fir_left/fir_U/acc_1_reg_124_0/CK" locationPin="SLICE_X34Y103.CLK" clockNet="sytem_i/processing_system7_0_FCLK_CLK0"/><twPinLimit anchorID="83" type="MINHIGHPULSE" name="Tch" slack="9.000" period="10.000" constraintValue="5.000" deviceLimit="0.500" physResource="sytem_i/fir_left/fir_left/fir_U/acc_1_reg_124[3]/CLK" logResource="sytem_i/fir_left/fir_left/fir_U/acc_1_reg_124_0/CK" locationPin="SLICE_X34Y103.CLK" clockNet="sytem_i/processing_system7_0_FCLK_CLK0"/><twPinLimit anchorID="84" type="MINPERIOD" name="Tcp" slack="9.000" period="10.000" constraintValue="10.000" deviceLimit="1.000" freqLimit="1000.000" physResource="sytem_i/fir_left/fir_left/fir_U/acc_1_reg_124[3]/CLK" logResource="sytem_i/fir_left/fir_left/fir_U/acc_1_reg_124_0/CK" locationPin="SLICE_X34Y103.CLK" clockNet="sytem_i/processing_system7_0_FCLK_CLK0"/><twPinLimit anchorID="85" type="MINLOWPULSE" name="Tcl" slack="9.000" period="10.000" constraintValue="5.000" deviceLimit="0.500" physResource="sytem_i/fir_left/fir_left/fir_U/acc_1_reg_124[3]/CLK" logResource="sytem_i/fir_left/fir_left/fir_U/acc_1_reg_124_1/CK" locationPin="SLICE_X34Y103.CLK" clockNet="sytem_i/processing_system7_0_FCLK_CLK0"/><twPinLimit anchorID="86" type="MINHIGHPULSE" name="Tch" slack="9.000" period="10.000" constraintValue="5.000" deviceLimit="0.500" physResource="sytem_i/fir_left/fir_left/fir_U/acc_1_reg_124[3]/CLK" logResource="sytem_i/fir_left/fir_left/fir_U/acc_1_reg_124_1/CK" locationPin="SLICE_X34Y103.CLK" clockNet="sytem_i/processing_system7_0_FCLK_CLK0"/><twPinLimit anchorID="87" type="MINPERIOD" name="Tcp" slack="9.000" period="10.000" constraintValue="10.000" deviceLimit="1.000" freqLimit="1000.000" physResource="sytem_i/fir_left/fir_left/fir_U/acc_1_reg_124[3]/CLK" logResource="sytem_i/fir_left/fir_left/fir_U/acc_1_reg_124_1/CK" locationPin="SLICE_X34Y103.CLK" clockNet="sytem_i/processing_system7_0_FCLK_CLK0"/><twPinLimit anchorID="88" type="MINLOWPULSE" name="Tcl" slack="9.000" period="10.000" constraintValue="5.000" deviceLimit="0.500" physResource="sytem_i/fir_left/fir_left/fir_U/acc_1_reg_124[3]/CLK" logResource="sytem_i/fir_left/fir_left/fir_U/acc_1_reg_124_2/CK" locationPin="SLICE_X34Y103.CLK" clockNet="sytem_i/processing_system7_0_FCLK_CLK0"/><twPinLimit anchorID="89" type="MINHIGHPULSE" name="Tch" slack="9.000" period="10.000" constraintValue="5.000" deviceLimit="0.500" physResource="sytem_i/fir_left/fir_left/fir_U/acc_1_reg_124[3]/CLK" logResource="sytem_i/fir_left/fir_left/fir_U/acc_1_reg_124_2/CK" locationPin="SLICE_X34Y103.CLK" clockNet="sytem_i/processing_system7_0_FCLK_CLK0"/><twPinLimit anchorID="90" type="MINPERIOD" name="Tcp" slack="9.000" period="10.000" constraintValue="10.000" deviceLimit="1.000" freqLimit="1000.000" physResource="sytem_i/fir_left/fir_left/fir_U/acc_1_reg_124[3]/CLK" logResource="sytem_i/fir_left/fir_left/fir_U/acc_1_reg_124_2/CK" locationPin="SLICE_X34Y103.CLK" clockNet="sytem_i/processing_system7_0_FCLK_CLK0"/><twPinLimit anchorID="91" type="MINLOWPULSE" name="Tcl" slack="9.000" period="10.000" constraintValue="5.000" deviceLimit="0.500" physResource="sytem_i/fir_left/fir_left/fir_U/acc_1_reg_124[3]/CLK" logResource="sytem_i/fir_left/fir_left/fir_U/acc_1_reg_124_3/CK" locationPin="SLICE_X34Y103.CLK" clockNet="sytem_i/processing_system7_0_FCLK_CLK0"/><twPinLimit anchorID="92" type="MINHIGHPULSE" name="Tch" slack="9.000" period="10.000" constraintValue="5.000" deviceLimit="0.500" physResource="sytem_i/fir_left/fir_left/fir_U/acc_1_reg_124[3]/CLK" logResource="sytem_i/fir_left/fir_left/fir_U/acc_1_reg_124_3/CK" locationPin="SLICE_X34Y103.CLK" clockNet="sytem_i/processing_system7_0_FCLK_CLK0"/><twPinLimit anchorID="93" type="MINPERIOD" name="Tcp" slack="9.000" period="10.000" constraintValue="10.000" deviceLimit="1.000" freqLimit="1000.000" physResource="sytem_i/fir_left/fir_left/fir_U/acc_1_reg_124[3]/CLK" logResource="sytem_i/fir_left/fir_left/fir_U/acc_1_reg_124_3/CK" locationPin="SLICE_X34Y103.CLK" clockNet="sytem_i/processing_system7_0_FCLK_CLK0"/><twPinLimit anchorID="94" type="MINLOWPULSE" name="Tcl" slack="9.000" period="10.000" constraintValue="5.000" deviceLimit="0.500" physResource="sytem_i/fir_left/fir_left/fir_U/acc_1_reg_124[7]/CLK" logResource="sytem_i/fir_left/fir_left/fir_U/acc_1_reg_124_4/CK" locationPin="SLICE_X34Y104.CLK" clockNet="sytem_i/processing_system7_0_FCLK_CLK0"/><twPinLimit anchorID="95" type="MINHIGHPULSE" name="Tch" slack="9.000" period="10.000" constraintValue="5.000" deviceLimit="0.500" physResource="sytem_i/fir_left/fir_left/fir_U/acc_1_reg_124[7]/CLK" logResource="sytem_i/fir_left/fir_left/fir_U/acc_1_reg_124_4/CK" locationPin="SLICE_X34Y104.CLK" clockNet="sytem_i/processing_system7_0_FCLK_CLK0"/><twPinLimit anchorID="96" type="MINPERIOD" name="Tcp" slack="9.000" period="10.000" constraintValue="10.000" deviceLimit="1.000" freqLimit="1000.000" physResource="sytem_i/fir_left/fir_left/fir_U/acc_1_reg_124[7]/CLK" logResource="sytem_i/fir_left/fir_left/fir_U/acc_1_reg_124_4/CK" locationPin="SLICE_X34Y104.CLK" clockNet="sytem_i/processing_system7_0_FCLK_CLK0"/><twPinLimit anchorID="97" type="MINLOWPULSE" name="Tcl" slack="9.000" period="10.000" constraintValue="5.000" deviceLimit="0.500" physResource="sytem_i/fir_left/fir_left/fir_U/acc_1_reg_124[7]/CLK" logResource="sytem_i/fir_left/fir_left/fir_U/acc_1_reg_124_5/CK" locationPin="SLICE_X34Y104.CLK" clockNet="sytem_i/processing_system7_0_FCLK_CLK0"/><twPinLimit anchorID="98" type="MINHIGHPULSE" name="Tch" slack="9.000" period="10.000" constraintValue="5.000" deviceLimit="0.500" physResource="sytem_i/fir_left/fir_left/fir_U/acc_1_reg_124[7]/CLK" logResource="sytem_i/fir_left/fir_left/fir_U/acc_1_reg_124_5/CK" locationPin="SLICE_X34Y104.CLK" clockNet="sytem_i/processing_system7_0_FCLK_CLK0"/><twPinLimit anchorID="99" type="MINPERIOD" name="Tcp" slack="9.000" period="10.000" constraintValue="10.000" deviceLimit="1.000" freqLimit="1000.000" physResource="sytem_i/fir_left/fir_left/fir_U/acc_1_reg_124[7]/CLK" logResource="sytem_i/fir_left/fir_left/fir_U/acc_1_reg_124_5/CK" locationPin="SLICE_X34Y104.CLK" clockNet="sytem_i/processing_system7_0_FCLK_CLK0"/></twPinLimitRpt></twConst><twConst anchorID="100" twConstType="PATHBLOCK" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_axi_interconnect_1_reset_resync_path&quot; TIG;</twConstName><twItemCnt>2</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRpt anchorID="101"><twUnconstPath anchorID="102" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.099</twTotDel><twSrc BELType="FF">sytem_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twSrc><twDest BELType="FF">sytem_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twDest><twDel>0.956</twDel><twSUTime>0.108</twSUTime><twTotPathDel>1.064</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sytem_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twSrc><twDest BELType='FF'>sytem_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X29Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sytem_i/processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>SLICE_X29Y102.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>sytem_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[1]</twComp><twBEL>sytem_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y102.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.500</twDelInfo><twComp>sytem_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y102.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.108</twDelInfo><twComp>sytem_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[1]</twComp><twBEL>sytem_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[1]_rt</twBEL><twBEL>sytem_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twBEL></twPathDel><twLogDel>0.564</twLogDel><twRouteDel>0.500</twRouteDel><twTotDel>1.064</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sytem_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>53.0</twPctLog><twPctRoute>47.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="103"><twUnconstPath anchorID="104" twDataPathType="twDataPathMaxDelay" ><twTotDel>0.879</twTotDel><twSrc BELType="FF">sytem_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twSrc><twDest BELType="FF">sytem_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twDest><twDel>0.786</twDel><twSUTime>0.058</twSUTime><twTotPathDel>0.844</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sytem_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twSrc><twDest BELType='FF'>sytem_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X29Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sytem_i/processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>SLICE_X29Y102.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>sytem_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[1]</twComp><twBEL>sytem_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y102.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>sytem_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y102.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.058</twDelInfo><twComp>sytem_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[1]</twComp><twBEL>sytem_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twBEL></twPathDel><twLogDel>0.514</twLogDel><twRouteDel>0.330</twRouteDel><twTotDel>0.844</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sytem_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>60.9</twPctLog><twPctRoute>39.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twUnmetConstCnt anchorID="105">0</twUnmetConstCnt><twDataSheet anchorID="106" twNameLen="15"><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="107"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>43621</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>5234</twConnCnt></twConstCov><twStats anchorID="108"><twMinPer>7.289</twMinPer><twFootnote number="1" /><twMaxFreq>137.193</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Thu May 23 20:21:49 2013 </twTimestamp></twFoot><twClientInfo anchorID="109"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 415 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
