[
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~CorrelationSystolicDecoupled|DecoupledPE",
    "duplicate":"~CorrelationSystolicDecoupled|CorrelationSystolicDecoupled/pe0:DecoupledPE",
    "index":0.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~CorrelationSystolicDecoupled|DecoupledPE_1",
    "duplicate":"~CorrelationSystolicDecoupled|CorrelationSystolicDecoupled/pe1:DecoupledPE",
    "index":0.3333333333333333
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~CorrelationSystolicDecoupled|DecoupledPE_2",
    "duplicate":"~CorrelationSystolicDecoupled|CorrelationSystolicDecoupled/pe2:DecoupledPE",
    "index":0.6666666666666666
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"tested/CorrelationSystolicDecoupled"
  }
]