{"vcs1":{"timestamp_begin":1681684705.011315140, "rt":0.71, "ut":0.17, "st":0.13}}
{"vcselab":{"timestamp_begin":1681684705.752749876, "rt":1.14, "ut":0.19, "st":0.13}}
{"link":{"timestamp_begin":1681684706.914980614, "rt":0.67, "ut":0.06, "st":0.34}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681684704.716034728}
{"VCS_COMP_START_TIME": 1681684704.716034728}
{"VCS_COMP_END_TIME": 1681684708.156207860}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338300}}
{"stitch_vcselab": {"peak_mem": 222604}}
