

================================================================
== Vitis HLS Report for 'GBM'
================================================================
* Date:           Thu Jan  9 03:49:09 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        GBM
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: spartan7
* Target device:  xc7s15-cpga196-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  9.064 ns|     0.96 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    47692|    47692|  0.432 ms|  0.432 ms|  47693|  47693|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 90
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 91 [1/1] (1.00ns)   --->   "%T_read = read i64 @_ssdm_op_Read.ap_none.double, i64 %T" [C:/Users/steve/thesis-monte-carlo/test.c:8]   --->   Operation 91 'read' 'T_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>

State 2 <SV = 1> <Delay = 6.77>
ST_2 : Operation 92 [31/31] (6.77ns)   --->   "%deltat = ddiv i64 %T_read, i64 50" [C:/Users/steve/thesis-monte-carlo/test.c:9]   --->   Operation 92 'ddiv' 'deltat' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.77>
ST_3 : Operation 93 [30/31] (6.77ns)   --->   "%deltat = ddiv i64 %T_read, i64 50" [C:/Users/steve/thesis-monte-carlo/test.c:9]   --->   Operation 93 'ddiv' 'deltat' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.77>
ST_4 : Operation 94 [29/31] (6.77ns)   --->   "%deltat = ddiv i64 %T_read, i64 50" [C:/Users/steve/thesis-monte-carlo/test.c:9]   --->   Operation 94 'ddiv' 'deltat' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.77>
ST_5 : Operation 95 [28/31] (6.77ns)   --->   "%deltat = ddiv i64 %T_read, i64 50" [C:/Users/steve/thesis-monte-carlo/test.c:9]   --->   Operation 95 'ddiv' 'deltat' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.77>
ST_6 : Operation 96 [27/31] (6.77ns)   --->   "%deltat = ddiv i64 %T_read, i64 50" [C:/Users/steve/thesis-monte-carlo/test.c:9]   --->   Operation 96 'ddiv' 'deltat' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.77>
ST_7 : Operation 97 [26/31] (6.77ns)   --->   "%deltat = ddiv i64 %T_read, i64 50" [C:/Users/steve/thesis-monte-carlo/test.c:9]   --->   Operation 97 'ddiv' 'deltat' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.77>
ST_8 : Operation 98 [25/31] (6.77ns)   --->   "%deltat = ddiv i64 %T_read, i64 50" [C:/Users/steve/thesis-monte-carlo/test.c:9]   --->   Operation 98 'ddiv' 'deltat' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.77>
ST_9 : Operation 99 [24/31] (6.77ns)   --->   "%deltat = ddiv i64 %T_read, i64 50" [C:/Users/steve/thesis-monte-carlo/test.c:9]   --->   Operation 99 'ddiv' 'deltat' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.77>
ST_10 : Operation 100 [23/31] (6.77ns)   --->   "%deltat = ddiv i64 %T_read, i64 50" [C:/Users/steve/thesis-monte-carlo/test.c:9]   --->   Operation 100 'ddiv' 'deltat' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.77>
ST_11 : Operation 101 [22/31] (6.77ns)   --->   "%deltat = ddiv i64 %T_read, i64 50" [C:/Users/steve/thesis-monte-carlo/test.c:9]   --->   Operation 101 'ddiv' 'deltat' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.77>
ST_12 : Operation 102 [21/31] (6.77ns)   --->   "%deltat = ddiv i64 %T_read, i64 50" [C:/Users/steve/thesis-monte-carlo/test.c:9]   --->   Operation 102 'ddiv' 'deltat' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.77>
ST_13 : Operation 103 [20/31] (6.77ns)   --->   "%deltat = ddiv i64 %T_read, i64 50" [C:/Users/steve/thesis-monte-carlo/test.c:9]   --->   Operation 103 'ddiv' 'deltat' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.77>
ST_14 : Operation 104 [19/31] (6.77ns)   --->   "%deltat = ddiv i64 %T_read, i64 50" [C:/Users/steve/thesis-monte-carlo/test.c:9]   --->   Operation 104 'ddiv' 'deltat' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.77>
ST_15 : Operation 105 [18/31] (6.77ns)   --->   "%deltat = ddiv i64 %T_read, i64 50" [C:/Users/steve/thesis-monte-carlo/test.c:9]   --->   Operation 105 'ddiv' 'deltat' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.77>
ST_16 : Operation 106 [17/31] (6.77ns)   --->   "%deltat = ddiv i64 %T_read, i64 50" [C:/Users/steve/thesis-monte-carlo/test.c:9]   --->   Operation 106 'ddiv' 'deltat' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.77>
ST_17 : Operation 107 [1/1] (1.00ns)   --->   "%random_increments_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %random_increments" [C:/Users/steve/thesis-monte-carlo/test.c:8]   --->   Operation 107 'read' 'random_increments_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_17 : Operation 108 [1/1] (1.00ns)   --->   "%S_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %S" [C:/Users/steve/thesis-monte-carlo/test.c:8]   --->   Operation 108 'read' 'S_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_17 : Operation 109 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %S_read, i32 5, i32 63" [C:/Users/steve/thesis-monte-carlo/test.c:11]   --->   Operation 109 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 110 [16/31] (6.77ns)   --->   "%deltat = ddiv i64 %T_read, i64 50" [C:/Users/steve/thesis-monte-carlo/test.c:9]   --->   Operation 110 'ddiv' 'deltat' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.04>
ST_18 : Operation 111 [1/1] (0.00ns)   --->   "%sext_ln11 = sext i59 %trunc_ln" [C:/Users/steve/thesis-monte-carlo/test.c:11]   --->   Operation 111 'sext' 'sext_ln11' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 112 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i256 %gmem, i64 %sext_ln11" [C:/Users/steve/thesis-monte-carlo/test.c:11]   --->   Operation 112 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 113 [1/1] (7.04ns)   --->   "%empty = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i256, i256 %gmem_addr, i64 25" [C:/Users/steve/thesis-monte-carlo/test.c:11]   --->   Operation 113 'writereq' 'empty' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 114 [15/31] (6.77ns)   --->   "%deltat = ddiv i64 %T_read, i64 50" [C:/Users/steve/thesis-monte-carlo/test.c:9]   --->   Operation 114 'ddiv' 'deltat' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.77>
ST_19 : Operation 115 [1/1] (1.00ns)   --->   "%S0_read = read i64 @_ssdm_op_Read.ap_none.double, i64 %S0" [C:/Users/steve/thesis-monte-carlo/test.c:8]   --->   Operation 115 'read' 'S0_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_19 : Operation 116 [1/1] (0.00ns)   --->   "%empty_41 = bitcast i64 %S0_read" [C:/Users/steve/thesis-monte-carlo/test.c:8]   --->   Operation 116 'bitcast' 'empty_41' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 117 [2/2] (0.00ns)   --->   "%call_ln8 = call void @GBM_Pipeline_VITIS_LOOP_11_1, i256 %gmem, i64 %empty_41, i59 %trunc_ln" [C:/Users/steve/thesis-monte-carlo/test.c:8]   --->   Operation 117 'call' 'call_ln8' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_19 : Operation 118 [14/31] (6.77ns)   --->   "%deltat = ddiv i64 %T_read, i64 50" [C:/Users/steve/thesis-monte-carlo/test.c:9]   --->   Operation 118 'ddiv' 'deltat' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 6.77>
ST_20 : Operation 119 [1/2] (4.20ns)   --->   "%call_ln8 = call void @GBM_Pipeline_VITIS_LOOP_11_1, i256 %gmem, i64 %empty_41, i59 %trunc_ln" [C:/Users/steve/thesis-monte-carlo/test.c:8]   --->   Operation 119 'call' 'call_ln8' <Predicate = true> <Delay = 4.20> <CoreType = "Generic">   --->   Generic Core
ST_20 : Operation 120 [13/31] (6.77ns)   --->   "%deltat = ddiv i64 %T_read, i64 50" [C:/Users/steve/thesis-monte-carlo/test.c:9]   --->   Operation 120 'ddiv' 'deltat' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.04>
ST_21 : Operation 121 [68/68] (7.04ns)   --->   "%empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr" [C:/Users/steve/thesis-monte-carlo/test.c:9]   --->   Operation 121 'writeresp' 'empty_42' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 122 [12/31] (6.77ns)   --->   "%deltat = ddiv i64 %T_read, i64 50" [C:/Users/steve/thesis-monte-carlo/test.c:9]   --->   Operation 122 'ddiv' 'deltat' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 7.04>
ST_22 : Operation 123 [67/68] (7.04ns)   --->   "%empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr" [C:/Users/steve/thesis-monte-carlo/test.c:9]   --->   Operation 123 'writeresp' 'empty_42' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 124 [11/31] (6.77ns)   --->   "%deltat = ddiv i64 %T_read, i64 50" [C:/Users/steve/thesis-monte-carlo/test.c:9]   --->   Operation 124 'ddiv' 'deltat' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 7.04>
ST_23 : Operation 125 [66/68] (7.04ns)   --->   "%empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr" [C:/Users/steve/thesis-monte-carlo/test.c:9]   --->   Operation 125 'writeresp' 'empty_42' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 126 [10/31] (6.77ns)   --->   "%deltat = ddiv i64 %T_read, i64 50" [C:/Users/steve/thesis-monte-carlo/test.c:9]   --->   Operation 126 'ddiv' 'deltat' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 7.04>
ST_24 : Operation 127 [65/68] (7.04ns)   --->   "%empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr" [C:/Users/steve/thesis-monte-carlo/test.c:9]   --->   Operation 127 'writeresp' 'empty_42' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 128 [9/31] (6.77ns)   --->   "%deltat = ddiv i64 %T_read, i64 50" [C:/Users/steve/thesis-monte-carlo/test.c:9]   --->   Operation 128 'ddiv' 'deltat' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 7.04>
ST_25 : Operation 129 [64/68] (7.04ns)   --->   "%empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr" [C:/Users/steve/thesis-monte-carlo/test.c:9]   --->   Operation 129 'writeresp' 'empty_42' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 130 [8/31] (6.77ns)   --->   "%deltat = ddiv i64 %T_read, i64 50" [C:/Users/steve/thesis-monte-carlo/test.c:9]   --->   Operation 130 'ddiv' 'deltat' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 7.04>
ST_26 : Operation 131 [63/68] (7.04ns)   --->   "%empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr" [C:/Users/steve/thesis-monte-carlo/test.c:9]   --->   Operation 131 'writeresp' 'empty_42' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 132 [7/31] (6.77ns)   --->   "%deltat = ddiv i64 %T_read, i64 50" [C:/Users/steve/thesis-monte-carlo/test.c:9]   --->   Operation 132 'ddiv' 'deltat' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 7.04>
ST_27 : Operation 133 [62/68] (7.04ns)   --->   "%empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr" [C:/Users/steve/thesis-monte-carlo/test.c:9]   --->   Operation 133 'writeresp' 'empty_42' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 134 [6/31] (6.77ns)   --->   "%deltat = ddiv i64 %T_read, i64 50" [C:/Users/steve/thesis-monte-carlo/test.c:9]   --->   Operation 134 'ddiv' 'deltat' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 7.04>
ST_28 : Operation 135 [61/68] (7.04ns)   --->   "%empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr" [C:/Users/steve/thesis-monte-carlo/test.c:9]   --->   Operation 135 'writeresp' 'empty_42' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 136 [5/31] (6.77ns)   --->   "%deltat = ddiv i64 %T_read, i64 50" [C:/Users/steve/thesis-monte-carlo/test.c:9]   --->   Operation 136 'ddiv' 'deltat' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 7.04>
ST_29 : Operation 137 [60/68] (7.04ns)   --->   "%empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr" [C:/Users/steve/thesis-monte-carlo/test.c:9]   --->   Operation 137 'writeresp' 'empty_42' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 138 [4/31] (6.77ns)   --->   "%deltat = ddiv i64 %T_read, i64 50" [C:/Users/steve/thesis-monte-carlo/test.c:9]   --->   Operation 138 'ddiv' 'deltat' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 7.04>
ST_30 : Operation 139 [59/68] (7.04ns)   --->   "%empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr" [C:/Users/steve/thesis-monte-carlo/test.c:9]   --->   Operation 139 'writeresp' 'empty_42' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 140 [3/31] (6.77ns)   --->   "%deltat = ddiv i64 %T_read, i64 50" [C:/Users/steve/thesis-monte-carlo/test.c:9]   --->   Operation 140 'ddiv' 'deltat' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 7.04>
ST_31 : Operation 141 [58/68] (7.04ns)   --->   "%empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr" [C:/Users/steve/thesis-monte-carlo/test.c:9]   --->   Operation 141 'writeresp' 'empty_42' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 142 [2/31] (6.77ns)   --->   "%deltat = ddiv i64 %T_read, i64 50" [C:/Users/steve/thesis-monte-carlo/test.c:9]   --->   Operation 142 'ddiv' 'deltat' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 7.04>
ST_32 : Operation 143 [57/68] (7.04ns)   --->   "%empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr" [C:/Users/steve/thesis-monte-carlo/test.c:9]   --->   Operation 143 'writeresp' 'empty_42' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 144 [1/31] (6.77ns)   --->   "%deltat = ddiv i64 %T_read, i64 50" [C:/Users/steve/thesis-monte-carlo/test.c:9]   --->   Operation 144 'ddiv' 'deltat' <Predicate = true> <Delay = 6.77> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 7.04>
ST_33 : Operation 145 [56/68] (7.04ns)   --->   "%empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr" [C:/Users/steve/thesis-monte-carlo/test.c:9]   --->   Operation 145 'writeresp' 'empty_42' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 146 [57/57] (4.36ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 146 'dsqrt' 'tmp' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 34 <SV = 33> <Delay = 7.04>
ST_34 : Operation 147 [55/68] (7.04ns)   --->   "%empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr" [C:/Users/steve/thesis-monte-carlo/test.c:9]   --->   Operation 147 'writeresp' 'empty_42' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 148 [56/57] (4.36ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 148 'dsqrt' 'tmp' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 35 <SV = 34> <Delay = 7.04>
ST_35 : Operation 149 [54/68] (7.04ns)   --->   "%empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr" [C:/Users/steve/thesis-monte-carlo/test.c:9]   --->   Operation 149 'writeresp' 'empty_42' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 150 [55/57] (4.36ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 150 'dsqrt' 'tmp' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 36 <SV = 35> <Delay = 7.04>
ST_36 : Operation 151 [53/68] (7.04ns)   --->   "%empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr" [C:/Users/steve/thesis-monte-carlo/test.c:9]   --->   Operation 151 'writeresp' 'empty_42' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 152 [54/57] (4.36ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 152 'dsqrt' 'tmp' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 37 <SV = 36> <Delay = 7.04>
ST_37 : Operation 153 [52/68] (7.04ns)   --->   "%empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr" [C:/Users/steve/thesis-monte-carlo/test.c:9]   --->   Operation 153 'writeresp' 'empty_42' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 154 [53/57] (4.36ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 154 'dsqrt' 'tmp' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 38 <SV = 37> <Delay = 7.04>
ST_38 : Operation 155 [51/68] (7.04ns)   --->   "%empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr" [C:/Users/steve/thesis-monte-carlo/test.c:9]   --->   Operation 155 'writeresp' 'empty_42' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 156 [52/57] (4.36ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 156 'dsqrt' 'tmp' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 39 <SV = 38> <Delay = 7.04>
ST_39 : Operation 157 [50/68] (7.04ns)   --->   "%empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr" [C:/Users/steve/thesis-monte-carlo/test.c:9]   --->   Operation 157 'writeresp' 'empty_42' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 158 [51/57] (4.36ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 158 'dsqrt' 'tmp' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 40 <SV = 39> <Delay = 7.04>
ST_40 : Operation 159 [49/68] (7.04ns)   --->   "%empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr" [C:/Users/steve/thesis-monte-carlo/test.c:9]   --->   Operation 159 'writeresp' 'empty_42' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 160 [50/57] (4.36ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 160 'dsqrt' 'tmp' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 41 <SV = 40> <Delay = 7.04>
ST_41 : Operation 161 [48/68] (7.04ns)   --->   "%empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr" [C:/Users/steve/thesis-monte-carlo/test.c:9]   --->   Operation 161 'writeresp' 'empty_42' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 162 [49/57] (4.36ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 162 'dsqrt' 'tmp' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 42 <SV = 41> <Delay = 7.04>
ST_42 : Operation 163 [47/68] (7.04ns)   --->   "%empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr" [C:/Users/steve/thesis-monte-carlo/test.c:9]   --->   Operation 163 'writeresp' 'empty_42' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 164 [48/57] (4.36ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 164 'dsqrt' 'tmp' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 43 <SV = 42> <Delay = 7.04>
ST_43 : Operation 165 [46/68] (7.04ns)   --->   "%empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr" [C:/Users/steve/thesis-monte-carlo/test.c:9]   --->   Operation 165 'writeresp' 'empty_42' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 166 [47/57] (4.36ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 166 'dsqrt' 'tmp' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 44 <SV = 43> <Delay = 7.04>
ST_44 : Operation 167 [45/68] (7.04ns)   --->   "%empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr" [C:/Users/steve/thesis-monte-carlo/test.c:9]   --->   Operation 167 'writeresp' 'empty_42' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 168 [46/57] (4.36ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 168 'dsqrt' 'tmp' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 45 <SV = 44> <Delay = 7.04>
ST_45 : Operation 169 [44/68] (7.04ns)   --->   "%empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr" [C:/Users/steve/thesis-monte-carlo/test.c:9]   --->   Operation 169 'writeresp' 'empty_42' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 170 [45/57] (4.36ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 170 'dsqrt' 'tmp' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 46 <SV = 45> <Delay = 7.04>
ST_46 : Operation 171 [43/68] (7.04ns)   --->   "%empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr" [C:/Users/steve/thesis-monte-carlo/test.c:9]   --->   Operation 171 'writeresp' 'empty_42' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 172 [44/57] (4.36ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 172 'dsqrt' 'tmp' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 47 <SV = 46> <Delay = 7.04>
ST_47 : Operation 173 [42/68] (7.04ns)   --->   "%empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr" [C:/Users/steve/thesis-monte-carlo/test.c:9]   --->   Operation 173 'writeresp' 'empty_42' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 174 [43/57] (4.36ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 174 'dsqrt' 'tmp' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 48 <SV = 47> <Delay = 7.04>
ST_48 : Operation 175 [41/68] (7.04ns)   --->   "%empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr" [C:/Users/steve/thesis-monte-carlo/test.c:9]   --->   Operation 175 'writeresp' 'empty_42' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 176 [42/57] (4.36ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 176 'dsqrt' 'tmp' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 49 <SV = 48> <Delay = 7.04>
ST_49 : Operation 177 [40/68] (7.04ns)   --->   "%empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr" [C:/Users/steve/thesis-monte-carlo/test.c:9]   --->   Operation 177 'writeresp' 'empty_42' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 178 [41/57] (4.36ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 178 'dsqrt' 'tmp' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 50 <SV = 49> <Delay = 7.04>
ST_50 : Operation 179 [39/68] (7.04ns)   --->   "%empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr" [C:/Users/steve/thesis-monte-carlo/test.c:9]   --->   Operation 179 'writeresp' 'empty_42' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 180 [40/57] (4.36ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 180 'dsqrt' 'tmp' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 51 <SV = 50> <Delay = 7.04>
ST_51 : Operation 181 [38/68] (7.04ns)   --->   "%empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr" [C:/Users/steve/thesis-monte-carlo/test.c:9]   --->   Operation 181 'writeresp' 'empty_42' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 182 [39/57] (4.36ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 182 'dsqrt' 'tmp' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 52 <SV = 51> <Delay = 7.04>
ST_52 : Operation 183 [37/68] (7.04ns)   --->   "%empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr" [C:/Users/steve/thesis-monte-carlo/test.c:9]   --->   Operation 183 'writeresp' 'empty_42' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 184 [38/57] (4.36ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 184 'dsqrt' 'tmp' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 53 <SV = 52> <Delay = 7.04>
ST_53 : Operation 185 [36/68] (7.04ns)   --->   "%empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr" [C:/Users/steve/thesis-monte-carlo/test.c:9]   --->   Operation 185 'writeresp' 'empty_42' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_53 : Operation 186 [37/57] (4.36ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 186 'dsqrt' 'tmp' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 54 <SV = 53> <Delay = 7.04>
ST_54 : Operation 187 [35/68] (7.04ns)   --->   "%empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr" [C:/Users/steve/thesis-monte-carlo/test.c:9]   --->   Operation 187 'writeresp' 'empty_42' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_54 : Operation 188 [36/57] (4.36ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 188 'dsqrt' 'tmp' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 55 <SV = 54> <Delay = 7.04>
ST_55 : Operation 189 [34/68] (7.04ns)   --->   "%empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr" [C:/Users/steve/thesis-monte-carlo/test.c:9]   --->   Operation 189 'writeresp' 'empty_42' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_55 : Operation 190 [35/57] (4.36ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 190 'dsqrt' 'tmp' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 56 <SV = 55> <Delay = 7.04>
ST_56 : Operation 191 [33/68] (7.04ns)   --->   "%empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr" [C:/Users/steve/thesis-monte-carlo/test.c:9]   --->   Operation 191 'writeresp' 'empty_42' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_56 : Operation 192 [34/57] (4.36ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 192 'dsqrt' 'tmp' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 57 <SV = 56> <Delay = 7.04>
ST_57 : Operation 193 [32/68] (7.04ns)   --->   "%empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr" [C:/Users/steve/thesis-monte-carlo/test.c:9]   --->   Operation 193 'writeresp' 'empty_42' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_57 : Operation 194 [33/57] (4.36ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 194 'dsqrt' 'tmp' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 58 <SV = 57> <Delay = 7.04>
ST_58 : Operation 195 [31/68] (7.04ns)   --->   "%empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr" [C:/Users/steve/thesis-monte-carlo/test.c:9]   --->   Operation 195 'writeresp' 'empty_42' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_58 : Operation 196 [32/57] (4.36ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 196 'dsqrt' 'tmp' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 59 <SV = 58> <Delay = 7.04>
ST_59 : Operation 197 [30/68] (7.04ns)   --->   "%empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr" [C:/Users/steve/thesis-monte-carlo/test.c:9]   --->   Operation 197 'writeresp' 'empty_42' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_59 : Operation 198 [31/57] (4.36ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 198 'dsqrt' 'tmp' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 60 <SV = 59> <Delay = 7.04>
ST_60 : Operation 199 [29/68] (7.04ns)   --->   "%empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr" [C:/Users/steve/thesis-monte-carlo/test.c:9]   --->   Operation 199 'writeresp' 'empty_42' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_60 : Operation 200 [30/57] (4.36ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 200 'dsqrt' 'tmp' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 61 <SV = 60> <Delay = 7.04>
ST_61 : Operation 201 [28/68] (7.04ns)   --->   "%empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr" [C:/Users/steve/thesis-monte-carlo/test.c:9]   --->   Operation 201 'writeresp' 'empty_42' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_61 : Operation 202 [29/57] (4.36ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 202 'dsqrt' 'tmp' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 62 <SV = 61> <Delay = 7.04>
ST_62 : Operation 203 [27/68] (7.04ns)   --->   "%empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr" [C:/Users/steve/thesis-monte-carlo/test.c:9]   --->   Operation 203 'writeresp' 'empty_42' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_62 : Operation 204 [28/57] (4.36ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 204 'dsqrt' 'tmp' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 63 <SV = 62> <Delay = 7.04>
ST_63 : Operation 205 [26/68] (7.04ns)   --->   "%empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr" [C:/Users/steve/thesis-monte-carlo/test.c:9]   --->   Operation 205 'writeresp' 'empty_42' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_63 : Operation 206 [27/57] (4.36ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 206 'dsqrt' 'tmp' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 64 <SV = 63> <Delay = 7.04>
ST_64 : Operation 207 [1/1] (1.00ns)   --->   "%sigma_read = read i64 @_ssdm_op_Read.ap_none.double, i64 %sigma" [C:/Users/steve/thesis-monte-carlo/test.c:8]   --->   Operation 207 'read' 'sigma_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_64 : Operation 208 [25/68] (7.04ns)   --->   "%empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr" [C:/Users/steve/thesis-monte-carlo/test.c:9]   --->   Operation 208 'writeresp' 'empty_42' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_64 : Operation 209 [26/57] (4.36ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 209 'dsqrt' 'tmp' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 65 <SV = 64> <Delay = 7.04>
ST_65 : Operation 210 [24/68] (7.04ns)   --->   "%empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr" [C:/Users/steve/thesis-monte-carlo/test.c:9]   --->   Operation 210 'writeresp' 'empty_42' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_65 : Operation 211 [6/6] (6.55ns)   --->   "%mul = dmul i64 %sigma_read, i64 0.5" [C:/Users/steve/thesis-monte-carlo/test.c:8]   --->   Operation 211 'dmul' 'mul' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 212 [25/57] (4.36ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 212 'dsqrt' 'tmp' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 66 <SV = 65> <Delay = 7.04>
ST_66 : Operation 213 [23/68] (7.04ns)   --->   "%empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr" [C:/Users/steve/thesis-monte-carlo/test.c:9]   --->   Operation 213 'writeresp' 'empty_42' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_66 : Operation 214 [5/6] (6.55ns)   --->   "%mul = dmul i64 %sigma_read, i64 0.5" [C:/Users/steve/thesis-monte-carlo/test.c:8]   --->   Operation 214 'dmul' 'mul' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 215 [24/57] (4.36ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 215 'dsqrt' 'tmp' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 67 <SV = 66> <Delay = 7.04>
ST_67 : Operation 216 [22/68] (7.04ns)   --->   "%empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr" [C:/Users/steve/thesis-monte-carlo/test.c:9]   --->   Operation 216 'writeresp' 'empty_42' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_67 : Operation 217 [4/6] (6.55ns)   --->   "%mul = dmul i64 %sigma_read, i64 0.5" [C:/Users/steve/thesis-monte-carlo/test.c:8]   --->   Operation 217 'dmul' 'mul' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 218 [23/57] (4.36ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 218 'dsqrt' 'tmp' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 68 <SV = 67> <Delay = 7.04>
ST_68 : Operation 219 [21/68] (7.04ns)   --->   "%empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr" [C:/Users/steve/thesis-monte-carlo/test.c:9]   --->   Operation 219 'writeresp' 'empty_42' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_68 : Operation 220 [3/6] (6.55ns)   --->   "%mul = dmul i64 %sigma_read, i64 0.5" [C:/Users/steve/thesis-monte-carlo/test.c:8]   --->   Operation 220 'dmul' 'mul' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 221 [22/57] (4.36ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 221 'dsqrt' 'tmp' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 69 <SV = 68> <Delay = 7.04>
ST_69 : Operation 222 [20/68] (7.04ns)   --->   "%empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr" [C:/Users/steve/thesis-monte-carlo/test.c:9]   --->   Operation 222 'writeresp' 'empty_42' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_69 : Operation 223 [2/6] (6.55ns)   --->   "%mul = dmul i64 %sigma_read, i64 0.5" [C:/Users/steve/thesis-monte-carlo/test.c:8]   --->   Operation 223 'dmul' 'mul' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 224 [21/57] (4.36ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 224 'dsqrt' 'tmp' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 70 <SV = 69> <Delay = 7.04>
ST_70 : Operation 225 [19/68] (7.04ns)   --->   "%empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr" [C:/Users/steve/thesis-monte-carlo/test.c:9]   --->   Operation 225 'writeresp' 'empty_42' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_70 : Operation 226 [1/6] (6.55ns)   --->   "%mul = dmul i64 %sigma_read, i64 0.5" [C:/Users/steve/thesis-monte-carlo/test.c:8]   --->   Operation 226 'dmul' 'mul' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 227 [20/57] (4.36ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 227 'dsqrt' 'tmp' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 71 <SV = 70> <Delay = 7.04>
ST_71 : Operation 228 [18/68] (7.04ns)   --->   "%empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr" [C:/Users/steve/thesis-monte-carlo/test.c:9]   --->   Operation 228 'writeresp' 'empty_42' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_71 : Operation 229 [6/6] (6.55ns)   --->   "%mul1 = dmul i64 %mul, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:8]   --->   Operation 229 'dmul' 'mul1' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 230 [19/57] (4.36ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 230 'dsqrt' 'tmp' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 72 <SV = 71> <Delay = 7.04>
ST_72 : Operation 231 [17/68] (7.04ns)   --->   "%empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr" [C:/Users/steve/thesis-monte-carlo/test.c:9]   --->   Operation 231 'writeresp' 'empty_42' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_72 : Operation 232 [5/6] (6.55ns)   --->   "%mul1 = dmul i64 %mul, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:8]   --->   Operation 232 'dmul' 'mul1' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 233 [18/57] (4.36ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 233 'dsqrt' 'tmp' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 73 <SV = 72> <Delay = 7.04>
ST_73 : Operation 234 [16/68] (7.04ns)   --->   "%empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr" [C:/Users/steve/thesis-monte-carlo/test.c:9]   --->   Operation 234 'writeresp' 'empty_42' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_73 : Operation 235 [4/6] (6.55ns)   --->   "%mul1 = dmul i64 %mul, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:8]   --->   Operation 235 'dmul' 'mul1' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 236 [17/57] (4.36ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 236 'dsqrt' 'tmp' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 74 <SV = 73> <Delay = 7.04>
ST_74 : Operation 237 [15/68] (7.04ns)   --->   "%empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr" [C:/Users/steve/thesis-monte-carlo/test.c:9]   --->   Operation 237 'writeresp' 'empty_42' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_74 : Operation 238 [3/6] (6.55ns)   --->   "%mul1 = dmul i64 %mul, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:8]   --->   Operation 238 'dmul' 'mul1' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 239 [16/57] (4.36ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 239 'dsqrt' 'tmp' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 75 <SV = 74> <Delay = 7.04>
ST_75 : Operation 240 [14/68] (7.04ns)   --->   "%empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr" [C:/Users/steve/thesis-monte-carlo/test.c:9]   --->   Operation 240 'writeresp' 'empty_42' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_75 : Operation 241 [2/6] (6.55ns)   --->   "%mul1 = dmul i64 %mul, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:8]   --->   Operation 241 'dmul' 'mul1' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 242 [15/57] (4.36ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 242 'dsqrt' 'tmp' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 76 <SV = 75> <Delay = 7.04>
ST_76 : Operation 243 [1/1] (1.00ns)   --->   "%r_read = read i64 @_ssdm_op_Read.ap_none.double, i64 %r" [C:/Users/steve/thesis-monte-carlo/test.c:8]   --->   Operation 243 'read' 'r_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_76 : Operation 244 [13/68] (7.04ns)   --->   "%empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr" [C:/Users/steve/thesis-monte-carlo/test.c:9]   --->   Operation 244 'writeresp' 'empty_42' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_76 : Operation 245 [1/6] (6.55ns)   --->   "%mul1 = dmul i64 %mul, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:8]   --->   Operation 245 'dmul' 'mul1' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 246 [14/57] (4.36ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 246 'dsqrt' 'tmp' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 77 <SV = 76> <Delay = 7.04>
ST_77 : Operation 247 [12/68] (7.04ns)   --->   "%empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr" [C:/Users/steve/thesis-monte-carlo/test.c:9]   --->   Operation 247 'writeresp' 'empty_42' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_77 : Operation 248 [6/6] (6.90ns)   --->   "%sub = dsub i64 %r_read, i64 %mul1" [C:/Users/steve/thesis-monte-carlo/test.c:8]   --->   Operation 248 'dsub' 'sub' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 249 [13/57] (4.36ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 249 'dsqrt' 'tmp' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 78 <SV = 77> <Delay = 7.04>
ST_78 : Operation 250 [11/68] (7.04ns)   --->   "%empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr" [C:/Users/steve/thesis-monte-carlo/test.c:9]   --->   Operation 250 'writeresp' 'empty_42' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_78 : Operation 251 [5/6] (6.90ns)   --->   "%sub = dsub i64 %r_read, i64 %mul1" [C:/Users/steve/thesis-monte-carlo/test.c:8]   --->   Operation 251 'dsub' 'sub' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 252 [12/57] (4.36ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 252 'dsqrt' 'tmp' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 79 <SV = 78> <Delay = 7.04>
ST_79 : Operation 253 [10/68] (7.04ns)   --->   "%empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr" [C:/Users/steve/thesis-monte-carlo/test.c:9]   --->   Operation 253 'writeresp' 'empty_42' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_79 : Operation 254 [4/6] (6.90ns)   --->   "%sub = dsub i64 %r_read, i64 %mul1" [C:/Users/steve/thesis-monte-carlo/test.c:8]   --->   Operation 254 'dsub' 'sub' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 255 [11/57] (4.36ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 255 'dsqrt' 'tmp' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 80 <SV = 79> <Delay = 7.04>
ST_80 : Operation 256 [9/68] (7.04ns)   --->   "%empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr" [C:/Users/steve/thesis-monte-carlo/test.c:9]   --->   Operation 256 'writeresp' 'empty_42' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_80 : Operation 257 [3/6] (6.90ns)   --->   "%sub = dsub i64 %r_read, i64 %mul1" [C:/Users/steve/thesis-monte-carlo/test.c:8]   --->   Operation 257 'dsub' 'sub' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 258 [10/57] (4.36ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 258 'dsqrt' 'tmp' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 81 <SV = 80> <Delay = 7.04>
ST_81 : Operation 259 [8/68] (7.04ns)   --->   "%empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr" [C:/Users/steve/thesis-monte-carlo/test.c:9]   --->   Operation 259 'writeresp' 'empty_42' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_81 : Operation 260 [2/6] (6.90ns)   --->   "%sub = dsub i64 %r_read, i64 %mul1" [C:/Users/steve/thesis-monte-carlo/test.c:8]   --->   Operation 260 'dsub' 'sub' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 261 [9/57] (4.36ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 261 'dsqrt' 'tmp' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 82 <SV = 81> <Delay = 7.04>
ST_82 : Operation 262 [7/68] (7.04ns)   --->   "%empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr" [C:/Users/steve/thesis-monte-carlo/test.c:9]   --->   Operation 262 'writeresp' 'empty_42' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_82 : Operation 263 [1/6] (6.90ns)   --->   "%sub = dsub i64 %r_read, i64 %mul1" [C:/Users/steve/thesis-monte-carlo/test.c:8]   --->   Operation 263 'dsub' 'sub' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 264 [8/57] (4.36ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 264 'dsqrt' 'tmp' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 83 <SV = 82> <Delay = 7.04>
ST_83 : Operation 265 [6/68] (7.04ns)   --->   "%empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr" [C:/Users/steve/thesis-monte-carlo/test.c:9]   --->   Operation 265 'writeresp' 'empty_42' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_83 : Operation 266 [6/6] (6.55ns)   --->   "%mul2 = dmul i64 %sub, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/test.c:8]   --->   Operation 266 'dmul' 'mul2' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 267 [7/57] (4.36ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 267 'dsqrt' 'tmp' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 84 <SV = 83> <Delay = 7.04>
ST_84 : Operation 268 [5/68] (7.04ns)   --->   "%empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr" [C:/Users/steve/thesis-monte-carlo/test.c:9]   --->   Operation 268 'writeresp' 'empty_42' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_84 : Operation 269 [5/6] (6.55ns)   --->   "%mul2 = dmul i64 %sub, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/test.c:8]   --->   Operation 269 'dmul' 'mul2' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 270 [6/57] (4.36ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 270 'dsqrt' 'tmp' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 85 <SV = 84> <Delay = 7.04>
ST_85 : Operation 271 [4/68] (7.04ns)   --->   "%empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr" [C:/Users/steve/thesis-monte-carlo/test.c:9]   --->   Operation 271 'writeresp' 'empty_42' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_85 : Operation 272 [4/6] (6.55ns)   --->   "%mul2 = dmul i64 %sub, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/test.c:8]   --->   Operation 272 'dmul' 'mul2' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 273 [5/57] (4.36ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 273 'dsqrt' 'tmp' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 86 <SV = 85> <Delay = 7.04>
ST_86 : Operation 274 [3/68] (7.04ns)   --->   "%empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr" [C:/Users/steve/thesis-monte-carlo/test.c:9]   --->   Operation 274 'writeresp' 'empty_42' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_86 : Operation 275 [3/6] (6.55ns)   --->   "%mul2 = dmul i64 %sub, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/test.c:8]   --->   Operation 275 'dmul' 'mul2' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 276 [4/57] (4.36ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 276 'dsqrt' 'tmp' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 87 <SV = 86> <Delay = 7.04>
ST_87 : Operation 277 [2/68] (7.04ns)   --->   "%empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr" [C:/Users/steve/thesis-monte-carlo/test.c:9]   --->   Operation 277 'writeresp' 'empty_42' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_87 : Operation 278 [2/6] (6.55ns)   --->   "%mul2 = dmul i64 %sub, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/test.c:8]   --->   Operation 278 'dmul' 'mul2' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 279 [3/57] (4.36ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 279 'dsqrt' 'tmp' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 88 <SV = 87> <Delay = 7.04>
ST_88 : Operation 280 [1/68] (7.04ns)   --->   "%empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr" [C:/Users/steve/thesis-monte-carlo/test.c:9]   --->   Operation 280 'writeresp' 'empty_42' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_88 : Operation 281 [1/6] (6.55ns)   --->   "%mul2 = dmul i64 %sub, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/test.c:8]   --->   Operation 281 'dmul' 'mul2' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 282 [2/57] (4.36ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 282 'dsqrt' 'tmp' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 89 <SV = 88> <Delay = 4.36>
ST_89 : Operation 283 [1/57] (4.36ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 283 'dsqrt' 'tmp' <Predicate = true> <Delay = 4.36> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 56> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_89 : Operation 284 [2/2] (0.00ns)   --->   "%call_ln8 = call void @GBM_Pipeline_VITIS_LOOP_15_2, i256 %gmem, i64 %S_read, i64 %random_increments_read, i64 %sigma_read, i64 %tmp, i64 %mul2" [C:/Users/steve/thesis-monte-carlo/test.c:8]   --->   Operation 284 'call' 'call_ln8' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 90 <SV = 89> <Delay = 2.91>
ST_90 : Operation 285 [1/1] (0.00ns)   --->   "%spectopmodule_ln7 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_14" [C:/Users/steve/thesis-monte-carlo/test.c:7]   --->   Operation 285 'spectopmodule' 'spectopmodule_ln7' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 286 [1/1] (0.00ns)   --->   "%specinterface_ln7 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_15, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0" [C:/Users/steve/thesis-monte-carlo/test.c:7]   --->   Operation 286 'specinterface' 'specinterface_ln7' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 287 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 64, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 287 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 288 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %gmem"   --->   Operation 288 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 289 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %S, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_5, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0, i32 0"   --->   Operation 289 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 290 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %S, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0, i32 0"   --->   Operation 290 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 291 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %S0"   --->   Operation 291 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 292 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %S0, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_8, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 292 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 293 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %S0, void @empty_9, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 293 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 294 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %r"   --->   Operation 294 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 295 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %r, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_10, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 295 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 296 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %r, void @empty_9, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 296 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 297 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %sigma"   --->   Operation 297 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 298 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %sigma, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_11, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 298 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 299 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %sigma, void @empty_9, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 299 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 300 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %T"   --->   Operation 300 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 301 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %T, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_12, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 301 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 302 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %T, void @empty_9, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 302 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 303 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %random_increments, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_13, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0, i32 0"   --->   Operation 303 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 304 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %random_increments, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0, i32 0"   --->   Operation 304 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 305 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 305 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 306 [1/2] (2.91ns)   --->   "%call_ln8 = call void @GBM_Pipeline_VITIS_LOOP_15_2, i256 %gmem, i64 %S_read, i64 %random_increments_read, i64 %sigma_read, i64 %tmp, i64 %mul2" [C:/Users/steve/thesis-monte-carlo/test.c:8]   --->   Operation 306 'call' 'call_ln8' <Predicate = true> <Delay = 2.91> <CoreType = "Generic">   --->   Generic Core
ST_90 : Operation 307 [1/1] (0.00ns)   --->   "%ret_ln23 = ret" [C:/Users/steve/thesis-monte-carlo/test.c:23]   --->   Operation 307 'ret' 'ret_ln23' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8.000ns, clock uncertainty: 0.960ns.

 <State 1>: 1.000ns
The critical path consists of the following:
	wire read operation ('T_read', C:/Users/steve/thesis-monte-carlo/test.c:8) on port 'T' (C:/Users/steve/thesis-monte-carlo/test.c:8) [30]  (1.000 ns)

 <State 2>: 6.770ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('deltat', C:/Users/steve/thesis-monte-carlo/test.c:9) [42]  (6.770 ns)

 <State 3>: 6.770ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('deltat', C:/Users/steve/thesis-monte-carlo/test.c:9) [42]  (6.770 ns)

 <State 4>: 6.770ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('deltat', C:/Users/steve/thesis-monte-carlo/test.c:9) [42]  (6.770 ns)

 <State 5>: 6.770ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('deltat', C:/Users/steve/thesis-monte-carlo/test.c:9) [42]  (6.770 ns)

 <State 6>: 6.770ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('deltat', C:/Users/steve/thesis-monte-carlo/test.c:9) [42]  (6.770 ns)

 <State 7>: 6.770ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('deltat', C:/Users/steve/thesis-monte-carlo/test.c:9) [42]  (6.770 ns)

 <State 8>: 6.770ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('deltat', C:/Users/steve/thesis-monte-carlo/test.c:9) [42]  (6.770 ns)

 <State 9>: 6.770ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('deltat', C:/Users/steve/thesis-monte-carlo/test.c:9) [42]  (6.770 ns)

 <State 10>: 6.770ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('deltat', C:/Users/steve/thesis-monte-carlo/test.c:9) [42]  (6.770 ns)

 <State 11>: 6.770ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('deltat', C:/Users/steve/thesis-monte-carlo/test.c:9) [42]  (6.770 ns)

 <State 12>: 6.770ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('deltat', C:/Users/steve/thesis-monte-carlo/test.c:9) [42]  (6.770 ns)

 <State 13>: 6.770ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('deltat', C:/Users/steve/thesis-monte-carlo/test.c:9) [42]  (6.770 ns)

 <State 14>: 6.770ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('deltat', C:/Users/steve/thesis-monte-carlo/test.c:9) [42]  (6.770 ns)

 <State 15>: 6.770ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('deltat', C:/Users/steve/thesis-monte-carlo/test.c:9) [42]  (6.770 ns)

 <State 16>: 6.770ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('deltat', C:/Users/steve/thesis-monte-carlo/test.c:9) [42]  (6.770 ns)

 <State 17>: 6.770ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('deltat', C:/Users/steve/thesis-monte-carlo/test.c:9) [42]  (6.770 ns)

 <State 18>: 7.040ns
The critical path consists of the following:
	'getelementptr' operation 256 bit ('gmem_addr', C:/Users/steve/thesis-monte-carlo/test.c:11) [37]  (0.000 ns)
	bus request operation ('empty', C:/Users/steve/thesis-monte-carlo/test.c:11) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:11) [38]  (7.040 ns)

 <State 19>: 6.770ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('deltat', C:/Users/steve/thesis-monte-carlo/test.c:9) [42]  (6.770 ns)

 <State 20>: 6.770ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('deltat', C:/Users/steve/thesis-monte-carlo/test.c:9) [42]  (6.770 ns)

 <State 21>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_42', C:/Users/steve/thesis-monte-carlo/test.c:9) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:9) [41]  (7.040 ns)

 <State 22>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_42', C:/Users/steve/thesis-monte-carlo/test.c:9) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:9) [41]  (7.040 ns)

 <State 23>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_42', C:/Users/steve/thesis-monte-carlo/test.c:9) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:9) [41]  (7.040 ns)

 <State 24>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_42', C:/Users/steve/thesis-monte-carlo/test.c:9) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:9) [41]  (7.040 ns)

 <State 25>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_42', C:/Users/steve/thesis-monte-carlo/test.c:9) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:9) [41]  (7.040 ns)

 <State 26>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_42', C:/Users/steve/thesis-monte-carlo/test.c:9) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:9) [41]  (7.040 ns)

 <State 27>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_42', C:/Users/steve/thesis-monte-carlo/test.c:9) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:9) [41]  (7.040 ns)

 <State 28>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_42', C:/Users/steve/thesis-monte-carlo/test.c:9) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:9) [41]  (7.040 ns)

 <State 29>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_42', C:/Users/steve/thesis-monte-carlo/test.c:9) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:9) [41]  (7.040 ns)

 <State 30>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_42', C:/Users/steve/thesis-monte-carlo/test.c:9) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:9) [41]  (7.040 ns)

 <State 31>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_42', C:/Users/steve/thesis-monte-carlo/test.c:9) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:9) [41]  (7.040 ns)

 <State 32>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_42', C:/Users/steve/thesis-monte-carlo/test.c:9) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:9) [41]  (7.040 ns)

 <State 33>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_42', C:/Users/steve/thesis-monte-carlo/test.c:9) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:9) [41]  (7.040 ns)

 <State 34>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_42', C:/Users/steve/thesis-monte-carlo/test.c:9) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:9) [41]  (7.040 ns)

 <State 35>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_42', C:/Users/steve/thesis-monte-carlo/test.c:9) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:9) [41]  (7.040 ns)

 <State 36>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_42', C:/Users/steve/thesis-monte-carlo/test.c:9) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:9) [41]  (7.040 ns)

 <State 37>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_42', C:/Users/steve/thesis-monte-carlo/test.c:9) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:9) [41]  (7.040 ns)

 <State 38>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_42', C:/Users/steve/thesis-monte-carlo/test.c:9) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:9) [41]  (7.040 ns)

 <State 39>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_42', C:/Users/steve/thesis-monte-carlo/test.c:9) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:9) [41]  (7.040 ns)

 <State 40>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_42', C:/Users/steve/thesis-monte-carlo/test.c:9) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:9) [41]  (7.040 ns)

 <State 41>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_42', C:/Users/steve/thesis-monte-carlo/test.c:9) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:9) [41]  (7.040 ns)

 <State 42>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_42', C:/Users/steve/thesis-monte-carlo/test.c:9) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:9) [41]  (7.040 ns)

 <State 43>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_42', C:/Users/steve/thesis-monte-carlo/test.c:9) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:9) [41]  (7.040 ns)

 <State 44>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_42', C:/Users/steve/thesis-monte-carlo/test.c:9) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:9) [41]  (7.040 ns)

 <State 45>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_42', C:/Users/steve/thesis-monte-carlo/test.c:9) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:9) [41]  (7.040 ns)

 <State 46>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_42', C:/Users/steve/thesis-monte-carlo/test.c:9) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:9) [41]  (7.040 ns)

 <State 47>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_42', C:/Users/steve/thesis-monte-carlo/test.c:9) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:9) [41]  (7.040 ns)

 <State 48>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_42', C:/Users/steve/thesis-monte-carlo/test.c:9) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:9) [41]  (7.040 ns)

 <State 49>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_42', C:/Users/steve/thesis-monte-carlo/test.c:9) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:9) [41]  (7.040 ns)

 <State 50>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_42', C:/Users/steve/thesis-monte-carlo/test.c:9) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:9) [41]  (7.040 ns)

 <State 51>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_42', C:/Users/steve/thesis-monte-carlo/test.c:9) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:9) [41]  (7.040 ns)

 <State 52>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_42', C:/Users/steve/thesis-monte-carlo/test.c:9) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:9) [41]  (7.040 ns)

 <State 53>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_42', C:/Users/steve/thesis-monte-carlo/test.c:9) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:9) [41]  (7.040 ns)

 <State 54>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_42', C:/Users/steve/thesis-monte-carlo/test.c:9) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:9) [41]  (7.040 ns)

 <State 55>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_42', C:/Users/steve/thesis-monte-carlo/test.c:9) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:9) [41]  (7.040 ns)

 <State 56>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_42', C:/Users/steve/thesis-monte-carlo/test.c:9) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:9) [41]  (7.040 ns)

 <State 57>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_42', C:/Users/steve/thesis-monte-carlo/test.c:9) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:9) [41]  (7.040 ns)

 <State 58>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_42', C:/Users/steve/thesis-monte-carlo/test.c:9) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:9) [41]  (7.040 ns)

 <State 59>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_42', C:/Users/steve/thesis-monte-carlo/test.c:9) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:9) [41]  (7.040 ns)

 <State 60>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_42', C:/Users/steve/thesis-monte-carlo/test.c:9) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:9) [41]  (7.040 ns)

 <State 61>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_42', C:/Users/steve/thesis-monte-carlo/test.c:9) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:9) [41]  (7.040 ns)

 <State 62>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_42', C:/Users/steve/thesis-monte-carlo/test.c:9) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:9) [41]  (7.040 ns)

 <State 63>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_42', C:/Users/steve/thesis-monte-carlo/test.c:9) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:9) [41]  (7.040 ns)

 <State 64>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_42', C:/Users/steve/thesis-monte-carlo/test.c:9) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:9) [41]  (7.040 ns)

 <State 65>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_42', C:/Users/steve/thesis-monte-carlo/test.c:9) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:9) [41]  (7.040 ns)

 <State 66>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_42', C:/Users/steve/thesis-monte-carlo/test.c:9) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:9) [41]  (7.040 ns)

 <State 67>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_42', C:/Users/steve/thesis-monte-carlo/test.c:9) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:9) [41]  (7.040 ns)

 <State 68>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_42', C:/Users/steve/thesis-monte-carlo/test.c:9) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:9) [41]  (7.040 ns)

 <State 69>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_42', C:/Users/steve/thesis-monte-carlo/test.c:9) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:9) [41]  (7.040 ns)

 <State 70>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_42', C:/Users/steve/thesis-monte-carlo/test.c:9) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:9) [41]  (7.040 ns)

 <State 71>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_42', C:/Users/steve/thesis-monte-carlo/test.c:9) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:9) [41]  (7.040 ns)

 <State 72>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_42', C:/Users/steve/thesis-monte-carlo/test.c:9) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:9) [41]  (7.040 ns)

 <State 73>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_42', C:/Users/steve/thesis-monte-carlo/test.c:9) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:9) [41]  (7.040 ns)

 <State 74>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_42', C:/Users/steve/thesis-monte-carlo/test.c:9) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:9) [41]  (7.040 ns)

 <State 75>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_42', C:/Users/steve/thesis-monte-carlo/test.c:9) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:9) [41]  (7.040 ns)

 <State 76>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_42', C:/Users/steve/thesis-monte-carlo/test.c:9) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:9) [41]  (7.040 ns)

 <State 77>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_42', C:/Users/steve/thesis-monte-carlo/test.c:9) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:9) [41]  (7.040 ns)

 <State 78>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_42', C:/Users/steve/thesis-monte-carlo/test.c:9) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:9) [41]  (7.040 ns)

 <State 79>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_42', C:/Users/steve/thesis-monte-carlo/test.c:9) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:9) [41]  (7.040 ns)

 <State 80>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_42', C:/Users/steve/thesis-monte-carlo/test.c:9) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:9) [41]  (7.040 ns)

 <State 81>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_42', C:/Users/steve/thesis-monte-carlo/test.c:9) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:9) [41]  (7.040 ns)

 <State 82>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_42', C:/Users/steve/thesis-monte-carlo/test.c:9) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:9) [41]  (7.040 ns)

 <State 83>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_42', C:/Users/steve/thesis-monte-carlo/test.c:9) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:9) [41]  (7.040 ns)

 <State 84>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_42', C:/Users/steve/thesis-monte-carlo/test.c:9) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:9) [41]  (7.040 ns)

 <State 85>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_42', C:/Users/steve/thesis-monte-carlo/test.c:9) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:9) [41]  (7.040 ns)

 <State 86>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_42', C:/Users/steve/thesis-monte-carlo/test.c:9) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:9) [41]  (7.040 ns)

 <State 87>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_42', C:/Users/steve/thesis-monte-carlo/test.c:9) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:9) [41]  (7.040 ns)

 <State 88>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_42', C:/Users/steve/thesis-monte-carlo/test.c:9) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:9) [41]  (7.040 ns)

 <State 89>: 4.365ns
The critical path consists of the following:
	'dsqrt' operation 64 bit ('tmp', C:/Users/steve/thesis-monte-carlo/test.c:19) [47]  (4.365 ns)

 <State 90>: 2.913ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln8', C:/Users/steve/thesis-monte-carlo/test.c:8) to 'GBM_Pipeline_VITIS_LOOP_15_2' [48]  (2.913 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
