

================================================================
== Vivado HLS Report for 'buildGaussianPyramid'
================================================================
* Date:           Wed Dec  5 18:34:11 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        SIFT
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1761-3


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.017|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+--------+-----+--------+---------+
    |    Latency   |   Interval   | Pipeline|
    | min |   max  | min |   max  |   Type  |
    +-----+--------+-----+--------+---------+
    |  165|  666753|  165|  666753|   none  |
    +-----+--------+-----+--------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------+---------------------+-----+--------+-----+--------+----------+
        |                                |                     |    Latency   |   Interval   | Pipeline |
        |            Instance            |        Module       | min |   max  | min |   max  |   Type   |
        +--------------------------------+---------------------+-----+--------+-----+--------+----------+
        |grp_GaussianBlur_fu_446         |GaussianBlur         |  935|  111095|  935|  111095|   none   |
        |grp_sqrt_fixed_32_16_s_fu_469   |sqrt_fixed_32_16_s   |    8|       8|    1|       1| function |
        |grp_pow_generic_float_s_fu_474  |pow_generic_float_s  |   11|      11|    1|       1| function |
        +--------------------------------+---------------------+-----+--------+-----+--------+----------+

        * Loop: 
        +-----------------+-----+--------+------------+-----------+-----------+---------+----------+
        |                 |    Latency   |  Iteration |  Initiation Interval  |   Trip  |          |
        |    Loop Name    | min |   max  |   Latency  |  achieved |   target  |  Count  | Pipelined|
        +-----------------+-----+--------+------------+-----------+-----------+---------+----------+
        |- Loop 1         |  145|     145|          29|          -|          -|        5|    no    |
        |- Loop 2         |   18|  666606| 3 ~ 111101 |          -|          -|        6|    no    |
        | + Loop 2.1      |    0|   66304|   3 ~ 259  |          -|          -| 0 ~ 256 |    no    |
        |  ++ Loop 2.1.1  |    0|     256|           2|          1|          1| 0 ~ 256 |    yes   |
        +-----------------+-----+--------+------------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|     12|      40|    1346|
|FIFO             |        -|      -|       -|       -|
|Instance         |       23|    993|  104944|  163428|
|Memory           |        0|      -|      50|       3|
|Multiplexer      |        -|      -|       -|     393|
|Register         |        -|      -|    1176|       -|
+-----------------+---------+-------+--------+--------+
|Total            |       23|   1005|  106210|  165170|
+-----------------+---------+-------+--------+--------+
|Available        |     2940|   3600|  866400|  433200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |    ~0   |     27|      12|      38|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +--------------------------------+----------------------+---------+-------+--------+--------+
    |            Instance            |        Module        | BRAM_18K| DSP48E|   FF   |   LUT  |
    +--------------------------------+----------------------+---------+-------+--------+--------+
    |grp_GaussianBlur_fu_446         |GaussianBlur          |       14|    957|  101554|  153744|
    |SIFT2_Core_fpext_hbi_U721       |SIFT2_Core_fpext_hbi  |        0|      0|     100|     134|
    |SIFT2_Core_mux_83Yie_U722       |SIFT2_Core_mux_83Yie  |        0|      0|       0|      33|
    |SIFT2_Core_mux_83Yie_U723       |SIFT2_Core_mux_83Yie  |        0|      0|       0|      33|
    |SIFT2_Core_mux_83Yie_U724       |SIFT2_Core_mux_83Yie  |        0|      0|       0|      33|
    |SIFT2_Core_mux_83Yie_U725       |SIFT2_Core_mux_83Yie  |        0|      0|       0|      33|
    |SIFT2_Core_mux_83Yie_U726       |SIFT2_Core_mux_83Yie  |        0|      0|       0|      33|
    |SIFT2_Core_mux_83Yie_U728       |SIFT2_Core_mux_83Yie  |        0|      0|       0|      33|
    |SIFT2_Core_mux_83Yie_U729       |SIFT2_Core_mux_83Yie  |        0|      0|       0|      33|
    |SIFT2_Core_mux_83Zio_U727       |SIFT2_Core_mux_83Zio  |        0|      0|       0|      33|
    |SIFT2_Core_sitofpeOg_U720       |SIFT2_Core_sitofpeOg  |        0|      0|     128|     337|
    |SIFT2_Core_uitofpXh4_U719       |SIFT2_Core_uitofpXh4  |        0|      0|     128|     337|
    |grp_pow_generic_float_s_fu_474  |pow_generic_float_s   |        9|     36|    1958|    4043|
    |grp_sqrt_fixed_32_16_s_fu_469   |sqrt_fixed_32_16_s    |        0|      0|    1076|    4569|
    +--------------------------------+----------------------+---------+-------+--------+--------+
    |Total                           |                      |       23|    993|  104944|  163428|
    +--------------------------------+----------------------+---------+-------+--------+--------+

    * DSP48: 
    N/A

    * Memory: 
    +---------+----------------------+---------+----+----+------+-----+------+-------------+
    |  Memory |        Module        | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +---------+----------------------+---------+----+----+------+-----+------+-------------+
    |sig_V_U  |buildGaussianPyraWhU  |        0|  50|   3|     6|   25|     1|          150|
    +---------+----------------------+---------+----+----+------+-----+------+-------------+
    |Total    |                      |        0|  50|   3|     6|   25|     1|          150|
    +---------+----------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+----+-----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF | LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+----+-----+------------+------------+
    |p_Val2_191_fu_900_p2              |     *    |      3|   0|   21|          17|          32|
    |p_Val2_192_fu_919_p2              |     *    |      3|   0|   21|          17|          32|
    |tmp_834_cast_fu_938_p2            |     *    |      3|   0|   21|          32|          32|
    |tmp_835_cast_fu_944_p2            |     *    |      3|   0|   21|          32|          32|
    |i_16_fu_973_p2                    |     +    |      0|   0|   12|           1|           3|
    |i_17_fu_985_p2                    |     +    |      0|   0|   12|           3|           1|
    |i_18_fu_1433_p2                   |     +    |      0|   0|   38|          31|           1|
    |j_fu_1468_p2                      |     +    |      0|   0|   38|          31|           1|
    |p_Repl2_81_trunc_fu_1193_p2       |     +    |      0|   0|    8|           8|           8|
    |tmp_278_fu_1478_p2                |     +    |      0|   0|   25|          18|          18|
    |tmp_591_fu_709_p2                 |     +    |      0|   0|   19|           6|          12|
    |tmp_602_fu_1172_p2                |     +    |      0|   0|   12|           2|           3|
    |tmp_s_fu_571_p2                   |     +    |      0|   0|   12|           2|           3|
    |F2_fu_697_p2                      |     -    |      0|   0|   19|          11|          12|
    |man_V_29_fu_677_p2                |     -    |      0|   0|   61|           1|          54|
    |p_Val2_193_fu_948_p2              |     -    |      0|   0|   55|          48|          48|
    |tmp_592_fu_715_p2                 |     -    |      0|   0|   19|           5|          12|
    |tmp_605_fu_1112_p2                |     -    |      0|   0|   33|           1|          26|
    |tmp_607_fu_1184_p2                |     -    |      0|   0|    8|           8|           8|
    |ap_block_state36_on_subcall_done  |    and   |      0|   0|    2|           1|           1|
    |sel_tmp15_fu_825_p2               |    and   |      0|   0|    2|           1|           1|
    |sel_tmp22_fu_842_p2               |    and   |      0|   0|    2|           1|           1|
    |sel_tmp2_fu_793_p2                |    and   |      0|   0|    2|           1|           1|
    |sel_tmp7_fu_808_p2                |    and   |      0|   0|    2|           1|           1|
    |sel_tmp9_fu_819_p2                |    and   |      0|   0|    2|           1|           1|
    |tmp_596_fu_767_p2                 |   ashr   |      0|   0|  162|          54|          54|
    |num_zeros_fu_1140_p3              |   cttz   |      0|  40|   36|          32|           0|
    |exitcond3_fu_565_p2               |   icmp   |      0|   0|    9|           3|           3|
    |exitcond_fu_979_p2                |   icmp   |      0|   0|    9|           3|           3|
    |icmp_fu_749_p2                    |   icmp   |      0|   0|   11|           7|           1|
    |tmp_1677_i_fu_1463_p2             |   icmp   |      0|   0|   18|          32|          32|
    |tmp_589_fu_691_p2                 |   icmp   |      0|   0|   29|          63|           1|
    |tmp_590_fu_703_p2                 |   icmp   |      0|   0|   13|          12|           5|
    |tmp_593_fu_729_p2                 |   icmp   |      0|   0|   13|          12|           5|
    |tmp_594_fu_758_p2                 |   icmp   |      0|   0|   13|          12|           6|
    |tmp_601_fu_991_p2                 |   icmp   |      0|   0|    9|           3|           1|
    |tmp_604_fu_1098_p2                |   icmp   |      0|   0|   18|          25|           1|
    |tmp_606_fu_1179_p2                |   icmp   |      0|   0|   11|           8|           8|
    |tmp_i_fu_1428_p2                  |   icmp   |      0|   0|   18|          32|          32|
    |or_cond3_fu_868_p2                |    or    |      0|   0|    2|           1|           1|
    |or_cond4_fu_882_p2                |    or    |      0|   0|    2|           1|           1|
    |or_cond_fu_855_p2                 |    or    |      0|   0|    2|           1|           1|
    |sel_tmp21_demorgan_fu_831_p2      |    or    |      0|   0|    2|           1|           1|
    |sel_tmp6_demorgan_fu_798_p2       |    or    |      0|   0|    2|           1|           1|
    |gauss_pyr_5_cols_wr_fu_1015_p3    |  select  |      0|   0|   32|           1|          32|
    |gauss_pyr_5_rows_wr_fu_1008_p3    |  select  |      0|   0|   32|           1|          32|
    |man_V_30_fu_683_p3                |  select  |      0|   0|   54|           1|          54|
    |newSel25_fu_861_p3                |  select  |      0|   0|   32|           1|          32|
    |newSel26_fu_874_p3                |  select  |      0|   0|   32|           1|          32|
    |newSel27_fu_888_p3                |  select  |      0|   0|   32|           1|          32|
    |newSel_fu_847_p3                  |  select  |      0|   0|   32|           1|          32|
    |p_03_i_fu_1221_p3                 |  select  |      0|   0|   32|           1|           1|
    |p_Val2_195_fu_1118_p3             |  select  |      0|   0|   26|           1|          26|
    |sh_amt_fu_721_p3                  |  select  |      0|   0|   12|           1|          12|
    |storemerge_fu_776_p3              |  select  |      0|   0|    2|           1|           2|
    |tmp32_V_76_fu_1148_p2             |    shl   |      0|   0|   85|          32|          32|
    |tmp_597_fu_783_p2                 |    shl   |      0|   0|   85|          32|          32|
    |ap_enable_pp0                     |    xor   |      0|   0|    2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|   0|    2|           2|           1|
    |sel_tmp1_fu_788_p2                |    xor   |      0|   0|    2|           1|           2|
    |sel_tmp21_fu_836_p2               |    xor   |      0|   0|    2|           1|           2|
    |sel_tmp6_fu_802_p2                |    xor   |      0|   0|    2|           1|           2|
    |sel_tmp8_fu_813_p2                |    xor   |      0|   0|    2|           1|           2|
    +----------------------------------+----------+-------+----+-----+------------+------------+
    |Total                             |          |     12|  40| 1346|         665|         863|
    +----------------------------------+----------+-------+----+-----+------------+------------+

    * Multiplexer: 
    +----------------------------+-----+-----------+-----+-----------+
    |            Name            | LUT | Input Size| Bits| Total Bits|
    +----------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                   |  177|         40|    1|         40|
    |ap_enable_reg_pp0_iter1     |   15|          3|    1|          3|
    |gauss_pyr_0_val_V_address0  |   15|          3|   16|         48|
    |gauss_pyr_0_val_V_ce0       |   15|          3|    1|          3|
    |gauss_pyr_cols1_fu_232      |    9|          2|   32|         64|
    |gauss_pyr_cols2_fu_228      |    9|          2|   32|         64|
    |gauss_pyr_cols3_fu_224      |    9|          2|   32|         64|
    |gauss_pyr_cols4_fu_220      |    9|          2|   32|         64|
    |gauss_pyr_cols_fu_204       |    9|          2|   32|         64|
    |gauss_pyr_rows6_fu_236      |    9|          2|   32|         64|
    |gauss_pyr_rows7_fu_244      |    9|          2|   32|         64|
    |gauss_pyr_rows8_fu_256      |    9|          2|   32|         64|
    |gauss_pyr_rows9_fu_252      |    9|          2|   32|         64|
    |gauss_pyr_rows_fu_208       |    9|          2|   32|         64|
    |i1_reg_412                  |    9|          2|    3|          6|
    |i_i_reg_424                 |    9|          2|   31|         62|
    |i_reg_400                   |    9|          2|    3|          6|
    |j_i_reg_435                 |    9|          2|   31|         62|
    |sig_V_address0              |   21|          4|    3|         12|
    |sig_V_d0                    |   15|          3|   25|         75|
    |write_flag_fu_248           |    9|          2|    1|          2|
    +----------------------------+-----+-----------+-----+-----------+
    |Total                       |  393|         86|  436|        959|
    +----------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------+----+----+-----+-----------+
    |                     Name                    | FF | LUT| Bits| Const Bits|
    +---------------------------------------------+----+----+-----+-----------+
    |OP1_V_34_cast_reg_1724                       |  48|   0|   48|          0|
    |agg_result_V_i_reg_1740                      |  24|   0|   24|          0|
    |ap_CS_fsm                                    |  39|   0|   39|          0|
    |ap_enable_reg_pp0_iter0                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                      |   1|   0|    1|          0|
    |gauss_pyr_cols15_s_fu_212                    |  32|   0|   32|          0|
    |gauss_pyr_cols1_fu_232                       |  32|   0|   32|          0|
    |gauss_pyr_cols2_fu_228                       |  32|   0|   32|          0|
    |gauss_pyr_cols3_fu_224                       |  32|   0|   32|          0|
    |gauss_pyr_cols4_fu_220                       |  32|   0|   32|          0|
    |gauss_pyr_cols_addr1_reg_1857                |  32|   0|   32|          0|
    |gauss_pyr_cols_fu_204                        |  32|   0|   32|          0|
    |gauss_pyr_rows10_s_fu_240                    |  32|   0|   32|          0|
    |gauss_pyr_rows6_fu_236                       |  32|   0|   32|          0|
    |gauss_pyr_rows6_load_1_reg_1797              |  32|   0|   32|          0|
    |gauss_pyr_rows7_fu_244                       |  32|   0|   32|          0|
    |gauss_pyr_rows7_load_1_reg_1808              |  32|   0|   32|          0|
    |gauss_pyr_rows8_fu_256                       |  32|   0|   32|          0|
    |gauss_pyr_rows8_load_1_reg_1830              |  32|   0|   32|          0|
    |gauss_pyr_rows9_fu_252                       |  32|   0|   32|          0|
    |gauss_pyr_rows9_load_1_reg_1819              |  32|   0|   32|          0|
    |gauss_pyr_rows_addr6_reg_1852                |  32|   0|   32|          0|
    |gauss_pyr_rows_fu_208                        |  32|   0|   32|          0|
    |grp_GaussianBlur_fu_446_ap_start_reg         |   1|   0|    1|          0|
    |grp_pow_generic_float_s_fu_474_ap_start_reg  |   1|   0|    1|          0|
    |i1_reg_412                                   |   3|   0|    3|          0|
    |i_17_reg_1753                                |   3|   0|    3|          0|
    |i_18_reg_1866                                |  31|   0|   31|          0|
    |i_i_reg_424                                  |  31|   0|   31|          0|
    |i_reg_400                                    |   3|   0|    3|          0|
    |icmp_reg_1714                                |   1|   0|    1|          0|
    |is_neg_reg_1772                              |   1|   0|    1|          0|
    |isneg_reg_1674                               |   1|   0|    1|          0|
    |j_i_reg_435                                  |  31|   0|   31|          0|
    |man_V_30_reg_1679                            |  54|   0|   54|          0|
    |p_03_i_reg_1846                              |  32|   0|   32|          0|
    |p_Result_s_218_reg_1792                      |   8|   0|    8|          0|
    |sh_amt_reg_1696                              |  12|   0|   12|          0|
    |this_assign_s_reg_1735                       |  32|   0|   32|          0|
    |tmp32_V_76_reg_1777                          |  32|   0|   32|          0|
    |tmp32_V_reg_1787                             |  32|   0|   32|          0|
    |tmp_1310_reg_1708                            |  32|   0|   32|          0|
    |tmp_1314_reg_1782                            |   8|   0|    8|          0|
    |tmp_1677_i_reg_1876                          |   1|   0|    1|          0|
    |tmp_277_cast_reg_1871                        |  10|   0|   18|          8|
    |tmp_278_cast_reg_1885                        |  18|   0|   64|         46|
    |tmp_589_reg_1684                             |   1|   0|    1|          0|
    |tmp_590_reg_1690                             |   1|   0|    1|          0|
    |tmp_593_reg_1702                             |   1|   0|    1|          0|
    |tmp_598_reg_1719                             |  32|   0|   32|          0|
    |tmp_599_reg_1730                             |  32|   0|   32|          0|
    |tmp_601_reg_1758                             |   1|   0|    1|          0|
    |tmp_602_reg_1841                             |   3|   0|    3|          0|
    |tmp_604_reg_1767                             |   1|   0|    1|          0|
    |tmp_s_reg_1563                               |   3|   0|    3|          0|
    |v_assign_7_reg_1669                          |  32|   0|   32|          0|
    |write_flag1_fu_216                           |   1|   0|    1|          0|
    |write_flag_fu_248                            |   1|   0|    1|          0|
    +---------------------------------------------+----+----+-----+-----------+
    |Total                                        |1176|   0| 1230|         54|
    +---------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+-----------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+----------------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk                      |  in |    1| ap_ctrl_hs |  buildGaussianPyramid | return value |
|ap_rst                      |  in |    1| ap_ctrl_hs |  buildGaussianPyramid | return value |
|ap_start                    |  in |    1| ap_ctrl_hs |  buildGaussianPyramid | return value |
|ap_done                     | out |    1| ap_ctrl_hs |  buildGaussianPyramid | return value |
|ap_idle                     | out |    1| ap_ctrl_hs |  buildGaussianPyramid | return value |
|ap_ready                    | out |    1| ap_ctrl_hs |  buildGaussianPyramid | return value |
|ap_return_0                 | out |   32| ap_ctrl_hs |  buildGaussianPyramid | return value |
|ap_return_1                 | out |   32| ap_ctrl_hs |  buildGaussianPyramid | return value |
|ap_return_2                 | out |   32| ap_ctrl_hs |  buildGaussianPyramid | return value |
|ap_return_3                 | out |   32| ap_ctrl_hs |  buildGaussianPyramid | return value |
|ap_return_4                 | out |   32| ap_ctrl_hs |  buildGaussianPyramid | return value |
|ap_return_5                 | out |   32| ap_ctrl_hs |  buildGaussianPyramid | return value |
|ap_return_6                 | out |   32| ap_ctrl_hs |  buildGaussianPyramid | return value |
|ap_return_7                 | out |   32| ap_ctrl_hs |  buildGaussianPyramid | return value |
|ap_return_8                 | out |   32| ap_ctrl_hs |  buildGaussianPyramid | return value |
|ap_return_9                 | out |   32| ap_ctrl_hs |  buildGaussianPyramid | return value |
|ap_return_10                | out |   32| ap_ctrl_hs |  buildGaussianPyramid | return value |
|ap_return_11                | out |   32| ap_ctrl_hs |  buildGaussianPyramid | return value |
|src_val_V_address0          | out |   16|  ap_memory |       src_val_V       |     array    |
|src_val_V_ce0               | out |    1|  ap_memory |       src_val_V       |     array    |
|src_val_V_q0                |  in |   32|  ap_memory |       src_val_V       |     array    |
|src_rows_read               |  in |   32|   ap_none  |     src_rows_read     |    scalar    |
|src_cols_read               |  in |   32|   ap_none  |     src_cols_read     |    scalar    |
|gauss_pyr_0_val_V_address0  | out |   16|  ap_memory |   gauss_pyr_0_val_V   |     array    |
|gauss_pyr_0_val_V_ce0       | out |    1|  ap_memory |   gauss_pyr_0_val_V   |     array    |
|gauss_pyr_0_val_V_we0       | out |    1|  ap_memory |   gauss_pyr_0_val_V   |     array    |
|gauss_pyr_0_val_V_d0        | out |   32|  ap_memory |   gauss_pyr_0_val_V   |     array    |
|gauss_pyr_0_val_V_q0        |  in |   32|  ap_memory |   gauss_pyr_0_val_V   |     array    |
|gauss_pyr_1_val_V_address0  | out |   16|  ap_memory |   gauss_pyr_1_val_V   |     array    |
|gauss_pyr_1_val_V_ce0       | out |    1|  ap_memory |   gauss_pyr_1_val_V   |     array    |
|gauss_pyr_1_val_V_q0        |  in |   26|  ap_memory |   gauss_pyr_1_val_V   |     array    |
|gauss_pyr_1_val_V_address1  | out |   16|  ap_memory |   gauss_pyr_1_val_V   |     array    |
|gauss_pyr_1_val_V_ce1       | out |    1|  ap_memory |   gauss_pyr_1_val_V   |     array    |
|gauss_pyr_1_val_V_we1       | out |    1|  ap_memory |   gauss_pyr_1_val_V   |     array    |
|gauss_pyr_1_val_V_d1        | out |   26|  ap_memory |   gauss_pyr_1_val_V   |     array    |
|gauss_pyr_2_val_V_address0  | out |   16|  ap_memory |   gauss_pyr_2_val_V   |     array    |
|gauss_pyr_2_val_V_ce0       | out |    1|  ap_memory |   gauss_pyr_2_val_V   |     array    |
|gauss_pyr_2_val_V_q0        |  in |   26|  ap_memory |   gauss_pyr_2_val_V   |     array    |
|gauss_pyr_2_val_V_address1  | out |   16|  ap_memory |   gauss_pyr_2_val_V   |     array    |
|gauss_pyr_2_val_V_ce1       | out |    1|  ap_memory |   gauss_pyr_2_val_V   |     array    |
|gauss_pyr_2_val_V_we1       | out |    1|  ap_memory |   gauss_pyr_2_val_V   |     array    |
|gauss_pyr_2_val_V_d1        | out |   26|  ap_memory |   gauss_pyr_2_val_V   |     array    |
|gauss_pyr_3_val_V_address0  | out |   16|  ap_memory |   gauss_pyr_3_val_V   |     array    |
|gauss_pyr_3_val_V_ce0       | out |    1|  ap_memory |   gauss_pyr_3_val_V   |     array    |
|gauss_pyr_3_val_V_q0        |  in |   26|  ap_memory |   gauss_pyr_3_val_V   |     array    |
|gauss_pyr_3_val_V_address1  | out |   16|  ap_memory |   gauss_pyr_3_val_V   |     array    |
|gauss_pyr_3_val_V_ce1       | out |    1|  ap_memory |   gauss_pyr_3_val_V   |     array    |
|gauss_pyr_3_val_V_we1       | out |    1|  ap_memory |   gauss_pyr_3_val_V   |     array    |
|gauss_pyr_3_val_V_d1        | out |   26|  ap_memory |   gauss_pyr_3_val_V   |     array    |
|gauss_pyr_4_val_V_address0  | out |   16|  ap_memory |   gauss_pyr_4_val_V   |     array    |
|gauss_pyr_4_val_V_ce0       | out |    1|  ap_memory |   gauss_pyr_4_val_V   |     array    |
|gauss_pyr_4_val_V_q0        |  in |   26|  ap_memory |   gauss_pyr_4_val_V   |     array    |
|gauss_pyr_4_val_V_address1  | out |   16|  ap_memory |   gauss_pyr_4_val_V   |     array    |
|gauss_pyr_4_val_V_ce1       | out |    1|  ap_memory |   gauss_pyr_4_val_V   |     array    |
|gauss_pyr_4_val_V_we1       | out |    1|  ap_memory |   gauss_pyr_4_val_V   |     array    |
|gauss_pyr_4_val_V_d1        | out |   26|  ap_memory |   gauss_pyr_4_val_V   |     array    |
|gauss_pyr_5_val_V_address0  | out |   16|  ap_memory |   gauss_pyr_5_val_V   |     array    |
|gauss_pyr_5_val_V_ce0       | out |    1|  ap_memory |   gauss_pyr_5_val_V   |     array    |
|gauss_pyr_5_val_V_we0       | out |    1|  ap_memory |   gauss_pyr_5_val_V   |     array    |
|gauss_pyr_5_val_V_d0        | out |   26|  ap_memory |   gauss_pyr_5_val_V   |     array    |
|gauss_pyr_0_rows_read       |  in |   32|   ap_none  | gauss_pyr_0_rows_read |    scalar    |
|gauss_pyr_1_rows_read       |  in |   32|   ap_none  | gauss_pyr_1_rows_read |    scalar    |
|gauss_pyr_2_rows_read       |  in |   32|   ap_none  | gauss_pyr_2_rows_read |    scalar    |
|gauss_pyr_3_rows_read       |  in |   32|   ap_none  | gauss_pyr_3_rows_read |    scalar    |
|gauss_pyr_4_rows_read       |  in |   32|   ap_none  | gauss_pyr_4_rows_read |    scalar    |
|gauss_pyr_5_rows_read       |  in |   32|   ap_none  | gauss_pyr_5_rows_read |    scalar    |
|gauss_pyr_0_cols_read       |  in |   32|   ap_none  | gauss_pyr_0_cols_read |    scalar    |
|gauss_pyr_1_cols_read       |  in |   32|   ap_none  | gauss_pyr_1_cols_read |    scalar    |
|gauss_pyr_2_cols_read       |  in |   32|   ap_none  | gauss_pyr_2_cols_read |    scalar    |
|gauss_pyr_3_cols_read       |  in |   32|   ap_none  | gauss_pyr_3_cols_read |    scalar    |
|gauss_pyr_4_cols_read       |  in |   32|   ap_none  | gauss_pyr_4_cols_read |    scalar    |
|gauss_pyr_5_cols_read       |  in |   32|   ap_none  | gauss_pyr_5_cols_read |    scalar    |
+----------------------------+-----+-----+------------+-----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 40
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 38 39 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond3)
	31  / (exitcond3)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	2  / true
31 --> 
	32  / (!exitcond & !tmp_601)
	37  / (!exitcond & tmp_601)
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	31  / true
37 --> 
	38  / (tmp_i)
	36  / (!tmp_i)
38 --> 
	40  / (!tmp_1677_i)
	39  / (tmp_1677_i)
39 --> 
	38  / true
40 --> 
	37  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.18>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%gauss_pyr_5_cols_re = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %gauss_pyr_5_cols_read)"   --->   Operation 41 'read' 'gauss_pyr_5_cols_re' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%gauss_pyr_4_cols_re = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %gauss_pyr_4_cols_read)"   --->   Operation 42 'read' 'gauss_pyr_4_cols_re' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%gauss_pyr_3_cols_re = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %gauss_pyr_3_cols_read)"   --->   Operation 43 'read' 'gauss_pyr_3_cols_re' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%gauss_pyr_2_cols_re = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %gauss_pyr_2_cols_read)"   --->   Operation 44 'read' 'gauss_pyr_2_cols_re' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%gauss_pyr_1_cols_re = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %gauss_pyr_1_cols_read)"   --->   Operation 45 'read' 'gauss_pyr_1_cols_re' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%gauss_pyr_0_cols_re = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %gauss_pyr_0_cols_read)"   --->   Operation 46 'read' 'gauss_pyr_0_cols_re' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%gauss_pyr_5_rows_re = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %gauss_pyr_5_rows_read)"   --->   Operation 47 'read' 'gauss_pyr_5_rows_re' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%gauss_pyr_4_rows_re = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %gauss_pyr_4_rows_read)"   --->   Operation 48 'read' 'gauss_pyr_4_rows_re' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%gauss_pyr_3_rows_re = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %gauss_pyr_3_rows_read)"   --->   Operation 49 'read' 'gauss_pyr_3_rows_re' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%gauss_pyr_2_rows_re = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %gauss_pyr_2_rows_read)"   --->   Operation 50 'read' 'gauss_pyr_2_rows_re' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%gauss_pyr_1_rows_re = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %gauss_pyr_1_rows_read)"   --->   Operation 51 'read' 'gauss_pyr_1_rows_re' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%gauss_pyr_0_rows_re = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %gauss_pyr_0_rows_read)"   --->   Operation 52 'read' 'gauss_pyr_0_rows_re' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%src_cols_read_2 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %src_cols_read)"   --->   Operation 53 'read' 'src_cols_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%src_rows_read_2 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %src_rows_read)"   --->   Operation 54 'read' 'src_rows_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (1.09ns)   --->   "%sig_V = alloca [6 x i25], align 4" [./sift.h:121]   --->   Operation 55 'alloca' 'sig_V' <Predicate = true> <Delay = 1.09> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 6> <RAM>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%sig_V_addr = getelementptr [6 x i25]* %sig_V, i64 0, i64 0" [./sift.h:122]   --->   Operation 56 'getelementptr' 'sig_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (1.09ns)   --->   "store i25 104857, i25* %sig_V_addr, align 4" [./sift.h:122]   --->   Operation 57 'store' <Predicate = true> <Delay = 1.09> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 6> <RAM>
ST_1 : Operation 58 [1/1] (0.97ns)   --->   "br label %0" [./sift.h:127]   --->   Operation 58 'br' <Predicate = true> <Delay = 0.97>

State 2 <SV = 1> <Delay = 1.10>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%i = phi i3 [ 1, %_ifconv27 ], [ %i_16, %_ifconv ]"   --->   Operation 59 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.63ns)   --->   "%exitcond3 = icmp eq i3 %i, -2" [./sift.h:127]   --->   Operation 60 'icmp' 'exitcond3' <Predicate = true> <Delay = 0.63> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)"   --->   Operation 61 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %.preheader.preheader, label %_ifconv" [./sift.h:127]   --->   Operation 62 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.94ns)   --->   "%tmp_s = add i3 -1, %i" [./sift.h:128]   --->   Operation 63 'add' 'tmp_s' <Predicate = (!exitcond3)> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%gauss_pyr_cols = alloca i32"   --->   Operation 64 'alloca' 'gauss_pyr_cols' <Predicate = (exitcond3)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%gauss_pyr_rows = alloca i32"   --->   Operation 65 'alloca' 'gauss_pyr_rows' <Predicate = (exitcond3)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%gauss_pyr_cols15_s = alloca i32"   --->   Operation 66 'alloca' 'gauss_pyr_cols15_s' <Predicate = (exitcond3)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%write_flag1 = alloca i1"   --->   Operation 67 'alloca' 'write_flag1' <Predicate = (exitcond3)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%gauss_pyr_cols4 = alloca i32"   --->   Operation 68 'alloca' 'gauss_pyr_cols4' <Predicate = (exitcond3)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%gauss_pyr_cols3 = alloca i32"   --->   Operation 69 'alloca' 'gauss_pyr_cols3' <Predicate = (exitcond3)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%gauss_pyr_cols2 = alloca i32"   --->   Operation 70 'alloca' 'gauss_pyr_cols2' <Predicate = (exitcond3)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%gauss_pyr_cols1 = alloca i32"   --->   Operation 71 'alloca' 'gauss_pyr_cols1' <Predicate = (exitcond3)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%gauss_pyr_rows6 = alloca i32"   --->   Operation 72 'alloca' 'gauss_pyr_rows6' <Predicate = (exitcond3)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%gauss_pyr_rows10_s = alloca i32"   --->   Operation 73 'alloca' 'gauss_pyr_rows10_s' <Predicate = (exitcond3)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%gauss_pyr_rows7 = alloca i32"   --->   Operation 74 'alloca' 'gauss_pyr_rows7' <Predicate = (exitcond3)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%write_flag = alloca i1"   --->   Operation 75 'alloca' 'write_flag' <Predicate = (exitcond3)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%gauss_pyr_rows9 = alloca i32"   --->   Operation 76 'alloca' 'gauss_pyr_rows9' <Predicate = (exitcond3)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%gauss_pyr_rows8 = alloca i32"   --->   Operation 77 'alloca' 'gauss_pyr_rows8' <Predicate = (exitcond3)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.97ns)   --->   "store i32 %gauss_pyr_3_rows_re, i32* %gauss_pyr_rows8" [./sift.h:116]   --->   Operation 78 'store' <Predicate = (exitcond3)> <Delay = 0.97>
ST_2 : Operation 79 [1/1] (0.97ns)   --->   "store i32 %gauss_pyr_4_rows_re, i32* %gauss_pyr_rows9" [./sift.h:116]   --->   Operation 79 'store' <Predicate = (exitcond3)> <Delay = 0.97>
ST_2 : Operation 80 [1/1] (0.97ns)   --->   "store i1 false, i1* %write_flag"   --->   Operation 80 'store' <Predicate = (exitcond3)> <Delay = 0.97>
ST_2 : Operation 81 [1/1] (0.97ns)   --->   "store i32 %gauss_pyr_2_rows_re, i32* %gauss_pyr_rows7" [./sift.h:116]   --->   Operation 81 'store' <Predicate = (exitcond3)> <Delay = 0.97>
ST_2 : Operation 82 [1/1] (0.97ns)   --->   "store i32 %gauss_pyr_1_rows_re, i32* %gauss_pyr_rows6" [./sift.h:116]   --->   Operation 82 'store' <Predicate = (exitcond3)> <Delay = 0.97>
ST_2 : Operation 83 [1/1] (0.97ns)   --->   "store i32 %gauss_pyr_1_cols_re, i32* %gauss_pyr_cols1" [./sift.h:116]   --->   Operation 83 'store' <Predicate = (exitcond3)> <Delay = 0.97>
ST_2 : Operation 84 [1/1] (0.97ns)   --->   "store i32 %gauss_pyr_2_cols_re, i32* %gauss_pyr_cols2" [./sift.h:116]   --->   Operation 84 'store' <Predicate = (exitcond3)> <Delay = 0.97>
ST_2 : Operation 85 [1/1] (0.97ns)   --->   "store i32 %gauss_pyr_3_cols_re, i32* %gauss_pyr_cols3" [./sift.h:116]   --->   Operation 85 'store' <Predicate = (exitcond3)> <Delay = 0.97>
ST_2 : Operation 86 [1/1] (0.97ns)   --->   "store i32 %gauss_pyr_4_cols_re, i32* %gauss_pyr_cols4" [./sift.h:116]   --->   Operation 86 'store' <Predicate = (exitcond3)> <Delay = 0.97>
ST_2 : Operation 87 [1/1] (0.97ns)   --->   "store i1 false, i1* %write_flag1"   --->   Operation 87 'store' <Predicate = (exitcond3)> <Delay = 0.97>
ST_2 : Operation 88 [1/1] (0.97ns)   --->   "store i32 %gauss_pyr_0_rows_re, i32* %gauss_pyr_rows" [./sift.h:116]   --->   Operation 88 'store' <Predicate = (exitcond3)> <Delay = 0.97>
ST_2 : Operation 89 [1/1] (0.97ns)   --->   "store i32 %gauss_pyr_0_cols_re, i32* %gauss_pyr_cols" [./sift.h:116]   --->   Operation 89 'store' <Predicate = (exitcond3)> <Delay = 0.97>
ST_2 : Operation 90 [1/1] (0.97ns)   --->   "br label %.preheader" [./sift.h:134]   --->   Operation 90 'br' <Predicate = (exitcond3)> <Delay = 0.97>

State 3 <SV = 2> <Delay = 8.28>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_807_cast = zext i3 %tmp_s to i32" [./sift.h:128]   --->   Operation 91 'zext' 'tmp_807_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [2/2] (8.28ns)   --->   "%y_assign = sitofp i32 %tmp_807_cast to float" [./sift.h:128]   --->   Operation 92 'sitofp' 'y_assign' <Predicate = true> <Delay = 8.28> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 1> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 8.28>
ST_4 : Operation 93 [1/2] (8.28ns)   --->   "%y_assign = sitofp i32 %tmp_807_cast to float" [./sift.h:128]   --->   Operation 93 'sitofp' 'y_assign' <Predicate = true> <Delay = 8.28> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 1> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 94 [12/12] (0.00ns)   --->   "%v_assign_7 = call fastcc float @"pow_generic<float>"(float 0x3FF428A000000000, float %y_assign) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/powfloat.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/powfloat.cpp:10->./sift.h:128]   --->   Operation 94 'call' 'v_assign_7' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 8.49>
ST_5 : Operation 95 [11/12] (8.49ns)   --->   "%v_assign_7 = call fastcc float @"pow_generic<float>"(float 0x3FF428A000000000, float %y_assign) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/powfloat.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/powfloat.cpp:10->./sift.h:128]   --->   Operation 95 'call' 'v_assign_7' <Predicate = true> <Delay = 8.49> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 8.49>
ST_6 : Operation 96 [10/12] (8.49ns)   --->   "%v_assign_7 = call fastcc float @"pow_generic<float>"(float 0x3FF428A000000000, float %y_assign) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/powfloat.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/powfloat.cpp:10->./sift.h:128]   --->   Operation 96 'call' 'v_assign_7' <Predicate = true> <Delay = 8.49> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 8.49>
ST_7 : Operation 97 [9/12] (8.49ns)   --->   "%v_assign_7 = call fastcc float @"pow_generic<float>"(float 0x3FF428A000000000, float %y_assign) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/powfloat.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/powfloat.cpp:10->./sift.h:128]   --->   Operation 97 'call' 'v_assign_7' <Predicate = true> <Delay = 8.49> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 8.49>
ST_8 : Operation 98 [8/12] (8.49ns)   --->   "%v_assign_7 = call fastcc float @"pow_generic<float>"(float 0x3FF428A000000000, float %y_assign) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/powfloat.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/powfloat.cpp:10->./sift.h:128]   --->   Operation 98 'call' 'v_assign_7' <Predicate = true> <Delay = 8.49> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 8.49>
ST_9 : Operation 99 [7/12] (8.49ns)   --->   "%v_assign_7 = call fastcc float @"pow_generic<float>"(float 0x3FF428A000000000, float %y_assign) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/powfloat.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/powfloat.cpp:10->./sift.h:128]   --->   Operation 99 'call' 'v_assign_7' <Predicate = true> <Delay = 8.49> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 8.49>
ST_10 : Operation 100 [6/12] (8.49ns)   --->   "%v_assign_7 = call fastcc float @"pow_generic<float>"(float 0x3FF428A000000000, float %y_assign) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/powfloat.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/powfloat.cpp:10->./sift.h:128]   --->   Operation 100 'call' 'v_assign_7' <Predicate = true> <Delay = 8.49> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 8.49>
ST_11 : Operation 101 [5/12] (8.49ns)   --->   "%v_assign_7 = call fastcc float @"pow_generic<float>"(float 0x3FF428A000000000, float %y_assign) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/powfloat.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/powfloat.cpp:10->./sift.h:128]   --->   Operation 101 'call' 'v_assign_7' <Predicate = true> <Delay = 8.49> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 8.49>
ST_12 : Operation 102 [4/12] (8.49ns)   --->   "%v_assign_7 = call fastcc float @"pow_generic<float>"(float 0x3FF428A000000000, float %y_assign) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/powfloat.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/powfloat.cpp:10->./sift.h:128]   --->   Operation 102 'call' 'v_assign_7' <Predicate = true> <Delay = 8.49> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 8.49>
ST_13 : Operation 103 [3/12] (8.49ns)   --->   "%v_assign_7 = call fastcc float @"pow_generic<float>"(float 0x3FF428A000000000, float %y_assign) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/powfloat.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/powfloat.cpp:10->./sift.h:128]   --->   Operation 103 'call' 'v_assign_7' <Predicate = true> <Delay = 8.49> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 8.49>
ST_14 : Operation 104 [2/12] (8.49ns)   --->   "%v_assign_7 = call fastcc float @"pow_generic<float>"(float 0x3FF428A000000000, float %y_assign) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/powfloat.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/powfloat.cpp:10->./sift.h:128]   --->   Operation 104 'call' 'v_assign_7' <Predicate = true> <Delay = 8.49> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 8.13>
ST_15 : Operation 105 [1/12] (8.13ns)   --->   "%v_assign_7 = call fastcc float @"pow_generic<float>"(float 0x3FF428A000000000, float %y_assign) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/powfloat.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/powfloat.cpp:10->./sift.h:128]   --->   Operation 105 'call' 'v_assign_7' <Predicate = true> <Delay = 8.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 6.68>
ST_16 : Operation 106 [1/1] (2.65ns)   --->   "%d_assign_s = fpext float %v_assign_7 to double" [./sift.h:128]   --->   Operation 106 'fpext' 'd_assign_s' <Predicate = true> <Delay = 2.65> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 2.65> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 107 [1/1] (0.00ns)   --->   "%ireg_V = bitcast double %d_assign_s to i64" [./sift.h:128]   --->   Operation 107 'bitcast' 'ireg_V' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 108 [1/1] (0.00ns)   --->   "%tmp = trunc i64 %ireg_V to i63" [./sift.h:128]   --->   Operation 108 'trunc' 'tmp' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 109 [1/1] (0.00ns)   --->   "%isneg = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V, i32 63)" [./sift.h:128]   --->   Operation 109 'bitselect' 'isneg' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 110 [1/1] (0.00ns)   --->   "%exp_tmp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V, i32 52, i32 62)" [./sift.h:128]   --->   Operation 110 'partselect' 'exp_tmp_V' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_587 = zext i11 %exp_tmp_V to i12" [./sift.h:128]   --->   Operation 111 'zext' 'tmp_587' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_1309 = trunc i64 %ireg_V to i52" [./sift.h:128]   --->   Operation 112 'trunc' 'tmp_1309' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_588 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_1309)" [./sift.h:128]   --->   Operation 113 'bitconcatenate' 'tmp_588' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 114 [1/1] (0.00ns)   --->   "%p_Result_s = zext i53 %tmp_588 to i54" [./sift.h:128]   --->   Operation 114 'zext' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 115 [1/1] (1.67ns)   --->   "%man_V_29 = sub i54 0, %p_Result_s" [./sift.h:128]   --->   Operation 115 'sub' 'man_V_29' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 116 [1/1] (0.53ns)   --->   "%man_V_30 = select i1 %isneg, i54 %man_V_29, i54 %p_Result_s" [./sift.h:128]   --->   Operation 116 'select' 'man_V_30' <Predicate = true> <Delay = 0.53> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 117 [1/1] (1.33ns)   --->   "%tmp_589 = icmp eq i63 %tmp, 0" [./sift.h:128]   --->   Operation 117 'icmp' 'tmp_589' <Predicate = true> <Delay = 1.33> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 118 [1/1] (1.26ns)   --->   "%F2 = sub i12 1075, %tmp_587" [./sift.h:128]   --->   Operation 118 'sub' 'F2' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 119 [1/1] (1.11ns)   --->   "%tmp_590 = icmp sgt i12 %F2, 16" [./sift.h:128]   --->   Operation 119 'icmp' 'tmp_590' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 120 [1/1] (1.26ns)   --->   "%tmp_591 = add i12 -16, %F2" [./sift.h:128]   --->   Operation 120 'add' 'tmp_591' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 121 [1/1] (1.26ns)   --->   "%tmp_592 = sub i12 16, %F2" [./sift.h:128]   --->   Operation 121 'sub' 'tmp_592' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 122 [1/1] (0.55ns)   --->   "%sh_amt = select i1 %tmp_590, i12 %tmp_591, i12 %tmp_592" [./sift.h:128]   --->   Operation 122 'select' 'sh_amt' <Predicate = true> <Delay = 0.55> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 123 [1/1] (1.11ns)   --->   "%tmp_593 = icmp eq i12 %F2, 16" [./sift.h:128]   --->   Operation 123 'icmp' 'tmp_593' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_1310 = trunc i54 %man_V_30 to i32" [./sift.h:128]   --->   Operation 124 'trunc' 'tmp_1310' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_1311 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt, i32 5, i32 11)" [./sift.h:128]   --->   Operation 125 'partselect' 'tmp_1311' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 126 [1/1] (0.94ns)   --->   "%icmp = icmp eq i7 %tmp_1311, 0" [./sift.h:128]   --->   Operation 126 'icmp' 'icmp' <Predicate = true> <Delay = 0.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 8.57>
ST_17 : Operation 127 [1/1] (0.00ns)   --->   "%sh_amt_7_cast = sext i12 %sh_amt to i32" [./sift.h:128]   --->   Operation 127 'sext' 'sh_amt_7_cast' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 128 [1/1] (1.11ns)   --->   "%tmp_594 = icmp ult i12 %sh_amt, 54" [./sift.h:128]   --->   Operation 128 'icmp' 'tmp_594' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node newSel)   --->   "%tmp_595 = zext i32 %sh_amt_7_cast to i54" [./sift.h:128]   --->   Operation 129 'zext' 'tmp_595' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node newSel)   --->   "%tmp_596 = ashr i54 %man_V_30, %tmp_595" [./sift.h:128]   --->   Operation 130 'ashr' 'tmp_596' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node newSel)   --->   "%tmp_1312 = trunc i54 %tmp_596 to i32" [./sift.h:128]   --->   Operation 131 'trunc' 'tmp_1312' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node newSel25)   --->   "%storemerge = select i1 %isneg, i32 -1, i32 0" [./sift.h:128]   --->   Operation 132 'select' 'storemerge' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node newSel)   --->   "%tmp_597 = shl i32 %tmp_1310, %sh_amt_7_cast" [./sift.h:128]   --->   Operation 133 'shl' 'tmp_597' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node or_cond4)   --->   "%sel_tmp1 = xor i1 %tmp_589, true" [./sift.h:128]   --->   Operation 134 'xor' 'sel_tmp1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node or_cond4)   --->   "%sel_tmp2 = and i1 %tmp_593, %sel_tmp1" [./sift.h:128]   --->   Operation 135 'and' 'sel_tmp2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 136 [1/1] (0.46ns)   --->   "%sel_tmp6_demorgan = or i1 %tmp_589, %tmp_593" [./sift.h:128]   --->   Operation 136 'or' 'sel_tmp6_demorgan' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp7)   --->   "%sel_tmp6 = xor i1 %sel_tmp6_demorgan, true" [./sift.h:128]   --->   Operation 137 'xor' 'sel_tmp6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 138 [1/1] (0.46ns) (out node of the LUT)   --->   "%sel_tmp7 = and i1 %tmp_590, %sel_tmp6" [./sift.h:128]   --->   Operation 138 'and' 'sel_tmp7' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp9)   --->   "%sel_tmp8 = xor i1 %tmp_594, true" [./sift.h:128]   --->   Operation 139 'xor' 'sel_tmp8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 140 [1/1] (0.46ns) (out node of the LUT)   --->   "%sel_tmp9 = and i1 %sel_tmp7, %sel_tmp8" [./sift.h:128]   --->   Operation 140 'and' 'sel_tmp9' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node or_cond)   --->   "%sel_tmp15 = and i1 %sel_tmp7, %tmp_594" [./sift.h:128]   --->   Operation 141 'and' 'sel_tmp15' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp22)   --->   "%sel_tmp21_demorgan = or i1 %sel_tmp6_demorgan, %tmp_590" [./sift.h:128]   --->   Operation 142 'or' 'sel_tmp21_demorgan' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp22)   --->   "%sel_tmp21 = xor i1 %sel_tmp21_demorgan, true" [./sift.h:128]   --->   Operation 143 'xor' 'sel_tmp21' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 144 [1/1] (0.46ns) (out node of the LUT)   --->   "%sel_tmp22 = and i1 %icmp, %sel_tmp21" [./sift.h:128]   --->   Operation 144 'and' 'sel_tmp22' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 145 [1/1] (2.17ns) (out node of the LUT)   --->   "%newSel = select i1 %sel_tmp22, i32 %tmp_597, i32 %tmp_1312" [./sift.h:128]   --->   Operation 145 'select' 'newSel' <Predicate = true> <Delay = 2.17> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 146 [1/1] (0.46ns) (out node of the LUT)   --->   "%or_cond = or i1 %sel_tmp22, %sel_tmp15" [./sift.h:128]   --->   Operation 146 'or' 'or_cond' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 147 [1/1] (0.47ns) (out node of the LUT)   --->   "%newSel25 = select i1 %sel_tmp9, i32 %storemerge, i32 %tmp_1310" [./sift.h:128]   --->   Operation 147 'select' 'newSel25' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node or_cond4)   --->   "%or_cond3 = or i1 %sel_tmp9, %sel_tmp2" [./sift.h:128]   --->   Operation 148 'or' 'or_cond3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node newSel27)   --->   "%newSel26 = select i1 %or_cond, i32 %newSel, i32 %newSel25" [./sift.h:128]   --->   Operation 149 'select' 'newSel26' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 150 [1/1] (0.46ns) (out node of the LUT)   --->   "%or_cond4 = or i1 %or_cond, %or_cond3" [./sift.h:128]   --->   Operation 150 'or' 'or_cond4' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 151 [1/1] (0.45ns) (out node of the LUT)   --->   "%newSel27 = select i1 %or_cond4, i32 %newSel26, i32 0" [./sift.h:128]   --->   Operation 151 'select' 'newSel27' <Predicate = true> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 152 [1/1] (0.00ns)   --->   "%OP1_V_cast = sext i32 %newSel27 to i48" [./sift.h:128]   --->   Operation 152 'sext' 'OP1_V_cast' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 153 [1/1] (5.02ns)   --->   "%p_Val2_191 = mul i48 104857, %OP1_V_cast" [./sift.h:128]   --->   Operation 153 'mul' 'p_Val2_191' <Predicate = true> <Delay = 5.02> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_598 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_191, i32 16, i32 47)" [./sift.h:128]   --->   Operation 154 'partselect' 'tmp_598' <Predicate = true> <Delay = 0.00>

State 18 <SV = 17> <Delay = 5.02>
ST_18 : Operation 155 [1/1] (0.00ns)   --->   "%OP1_V_34_cast = sext i32 %tmp_598 to i48" [./sift.h:129]   --->   Operation 155 'sext' 'OP1_V_34_cast' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 156 [1/1] (5.02ns)   --->   "%p_Val2_192 = mul i48 82570, %OP1_V_34_cast" [./sift.h:129]   --->   Operation 156 'mul' 'p_Val2_192' <Predicate = true> <Delay = 5.02> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 157 [1/1] (0.00ns)   --->   "%tmp_599 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_192, i32 16, i32 47)" [./sift.h:129]   --->   Operation 157 'partselect' 'tmp_599' <Predicate = true> <Delay = 0.00>

State 19 <SV = 18> <Delay = 6.67>
ST_19 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_10 = sext i32 %tmp_599 to i48" [./sift.h:130]   --->   Operation 158 'sext' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 159 [1/1] (5.02ns)   --->   "%tmp_834_cast = mul i48 %tmp_10, %tmp_10" [./sift.h:130]   --->   Operation 159 'mul' 'tmp_834_cast' <Predicate = true> <Delay = 5.02> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 160 [1/1] (5.02ns)   --->   "%tmp_835_cast = mul i48 %OP1_V_34_cast, %OP1_V_34_cast" [./sift.h:130]   --->   Operation 160 'mul' 'tmp_835_cast' <Predicate = true> <Delay = 5.02> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 161 [1/1] (1.65ns)   --->   "%p_Val2_193 = sub i48 %tmp_834_cast, %tmp_835_cast" [./sift.h:130]   --->   Operation 161 'sub' 'p_Val2_193' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 162 [1/1] (0.00ns)   --->   "%this_assign_s = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_193, i32 16, i32 47)" [./sift.h:130]   --->   Operation 162 'partselect' 'this_assign_s' <Predicate = true> <Delay = 0.00>

State 20 <SV = 19> <Delay = 8.54>
ST_20 : Operation 163 [10/10] (8.54ns)   --->   "%agg_result_V_i = call fastcc i24 @"sqrt_fixed<32, 16>"(i32 %this_assign_s)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:1066->./sift.h:130]   --->   Operation 163 'call' 'agg_result_V_i' <Predicate = true> <Delay = 8.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 8.71>
ST_21 : Operation 164 [9/10] (8.71ns)   --->   "%agg_result_V_i = call fastcc i24 @"sqrt_fixed<32, 16>"(i32 %this_assign_s)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:1066->./sift.h:130]   --->   Operation 164 'call' 'agg_result_V_i' <Predicate = true> <Delay = 8.71> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 8.71>
ST_22 : Operation 165 [8/10] (8.71ns)   --->   "%agg_result_V_i = call fastcc i24 @"sqrt_fixed<32, 16>"(i32 %this_assign_s)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:1066->./sift.h:130]   --->   Operation 165 'call' 'agg_result_V_i' <Predicate = true> <Delay = 8.71> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 8.71>
ST_23 : Operation 166 [7/10] (8.71ns)   --->   "%agg_result_V_i = call fastcc i24 @"sqrt_fixed<32, 16>"(i32 %this_assign_s)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:1066->./sift.h:130]   --->   Operation 166 'call' 'agg_result_V_i' <Predicate = true> <Delay = 8.71> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 8.71>
ST_24 : Operation 167 [6/10] (8.71ns)   --->   "%agg_result_V_i = call fastcc i24 @"sqrt_fixed<32, 16>"(i32 %this_assign_s)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:1066->./sift.h:130]   --->   Operation 167 'call' 'agg_result_V_i' <Predicate = true> <Delay = 8.71> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 24> <Delay = 8.71>
ST_25 : Operation 168 [5/10] (8.71ns)   --->   "%agg_result_V_i = call fastcc i24 @"sqrt_fixed<32, 16>"(i32 %this_assign_s)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:1066->./sift.h:130]   --->   Operation 168 'call' 'agg_result_V_i' <Predicate = true> <Delay = 8.71> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 25> <Delay = 8.71>
ST_26 : Operation 169 [4/10] (8.71ns)   --->   "%agg_result_V_i = call fastcc i24 @"sqrt_fixed<32, 16>"(i32 %this_assign_s)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:1066->./sift.h:130]   --->   Operation 169 'call' 'agg_result_V_i' <Predicate = true> <Delay = 8.71> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 26> <Delay = 8.71>
ST_27 : Operation 170 [3/10] (8.71ns)   --->   "%agg_result_V_i = call fastcc i24 @"sqrt_fixed<32, 16>"(i32 %this_assign_s)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:1066->./sift.h:130]   --->   Operation 170 'call' 'agg_result_V_i' <Predicate = true> <Delay = 8.71> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 27> <Delay = 8.71>
ST_28 : Operation 171 [2/10] (8.71ns)   --->   "%agg_result_V_i = call fastcc i24 @"sqrt_fixed<32, 16>"(i32 %this_assign_s)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:1066->./sift.h:130]   --->   Operation 171 'call' 'agg_result_V_i' <Predicate = true> <Delay = 8.71> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 28> <Delay = 8.11>
ST_29 : Operation 172 [1/10] (8.11ns)   --->   "%agg_result_V_i = call fastcc i24 @"sqrt_fixed<32, 16>"(i32 %this_assign_s)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:1066->./sift.h:130]   --->   Operation 172 'call' 'agg_result_V_i' <Predicate = true> <Delay = 8.11> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 29> <Delay = 1.09>
ST_30 : Operation 173 [1/1] (0.00ns)   --->   "%tmp_600 = zext i3 %i to i64" [./sift.h:130]   --->   Operation 173 'zext' 'tmp_600' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 174 [1/1] (0.00ns)   --->   "%sig_V_addr_2 = getelementptr [6 x i25]* %sig_V, i64 0, i64 %tmp_600" [./sift.h:130]   --->   Operation 174 'getelementptr' 'sig_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 175 [1/1] (0.00ns)   --->   "%p_trunc_ext_cast = zext i24 %agg_result_V_i to i25" [./sift.h:130]   --->   Operation 175 'zext' 'p_trunc_ext_cast' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 176 [1/1] (1.09ns)   --->   "store i25 %p_trunc_ext_cast, i25* %sig_V_addr_2, align 4" [./sift.h:130]   --->   Operation 176 'store' <Predicate = true> <Delay = 1.09> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 6> <RAM>
ST_30 : Operation 177 [1/1] (0.94ns)   --->   "%i_16 = add i3 1, %i" [./sift.h:127]   --->   Operation 177 'add' 'i_16' <Predicate = true> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 178 [1/1] (0.00ns)   --->   "br label %0" [./sift.h:127]   --->   Operation 178 'br' <Predicate = true> <Delay = 0.00>

State 31 <SV = 2> <Delay = 1.56>
ST_31 : Operation 179 [1/1] (0.00ns)   --->   "%i1 = phi i3 [ 0, %.preheader.preheader ], [ %i_17, %.preheader.backedge ]"   --->   Operation 179 'phi' 'i1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 180 [1/1] (0.63ns)   --->   "%exitcond = icmp eq i3 %i1, -2" [./sift.h:134]   --->   Operation 180 'icmp' 'exitcond' <Predicate = true> <Delay = 0.63> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 181 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 181 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 182 [1/1] (0.94ns)   --->   "%i_17 = add i3 %i1, 1" [./sift.h:134]   --->   Operation 182 'add' 'i_17' <Predicate = true> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 183 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %3, label %1" [./sift.h:134]   --->   Operation 183 'br' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 184 [1/1] (0.63ns)   --->   "%tmp_601 = icmp eq i3 %i1, 0" [./sift.h:135]   --->   Operation 184 'icmp' 'tmp_601' <Predicate = (!exitcond)> <Delay = 0.63> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 185 [1/1] (0.00ns)   --->   "br i1 %tmp_601, label %.preheader10.preheader, label %_ifconv24" [./sift.h:135]   --->   Operation 185 'br' <Predicate = (!exitcond)> <Delay = 0.00>
ST_31 : Operation 186 [1/1] (0.00ns)   --->   "%tmp_603 = zext i3 %i1 to i64" [./sift.h:139]   --->   Operation 186 'zext' 'tmp_603' <Predicate = (!exitcond & !tmp_601)> <Delay = 0.00>
ST_31 : Operation 187 [1/1] (0.00ns)   --->   "%sig_V_addr_1 = getelementptr [6 x i25]* %sig_V, i64 0, i64 %tmp_603" [./sift.h:139]   --->   Operation 187 'getelementptr' 'sig_V_addr_1' <Predicate = (!exitcond & !tmp_601)> <Delay = 0.00>
ST_31 : Operation 188 [2/2] (1.09ns)   --->   "%sig_V_load = load i25* %sig_V_addr_1, align 4" [./sift.h:139]   --->   Operation 188 'load' 'sig_V_load' <Predicate = (!exitcond & !tmp_601)> <Delay = 1.09> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 6> <RAM>
ST_31 : Operation 189 [1/1] (0.97ns)   --->   "br label %.preheader10" [./type.h:437->./sift.h:136]   --->   Operation 189 'br' <Predicate = (!exitcond & tmp_601)> <Delay = 0.97>
ST_31 : Operation 190 [1/1] (0.00ns)   --->   "%gauss_pyr_cols_load = load i32* %gauss_pyr_cols" [./sift.h:142]   --->   Operation 190 'load' 'gauss_pyr_cols_load' <Predicate = (exitcond)> <Delay = 0.00>
ST_31 : Operation 191 [1/1] (0.00ns)   --->   "%gauss_pyr_rows_load = load i32* %gauss_pyr_rows" [./sift.h:142]   --->   Operation 191 'load' 'gauss_pyr_rows_load' <Predicate = (exitcond)> <Delay = 0.00>
ST_31 : Operation 192 [1/1] (0.00ns)   --->   "%gauss_pyr_cols15_lo = load i32* %gauss_pyr_cols15_s" [./sift.h:142]   --->   Operation 192 'load' 'gauss_pyr_cols15_lo' <Predicate = (exitcond)> <Delay = 0.00>
ST_31 : Operation 193 [1/1] (0.00ns)   --->   "%write_flag1_load = load i1* %write_flag1" [./sift.h:142]   --->   Operation 193 'load' 'write_flag1_load' <Predicate = (exitcond)> <Delay = 0.00>
ST_31 : Operation 194 [1/1] (0.00ns)   --->   "%gauss_pyr_cols4_load = load i32* %gauss_pyr_cols4" [./sift.h:142]   --->   Operation 194 'load' 'gauss_pyr_cols4_load' <Predicate = (exitcond)> <Delay = 0.00>
ST_31 : Operation 195 [1/1] (0.00ns)   --->   "%gauss_pyr_cols3_load = load i32* %gauss_pyr_cols3" [./sift.h:142]   --->   Operation 195 'load' 'gauss_pyr_cols3_load' <Predicate = (exitcond)> <Delay = 0.00>
ST_31 : Operation 196 [1/1] (0.00ns)   --->   "%gauss_pyr_cols2_load = load i32* %gauss_pyr_cols2" [./sift.h:142]   --->   Operation 196 'load' 'gauss_pyr_cols2_load' <Predicate = (exitcond)> <Delay = 0.00>
ST_31 : Operation 197 [1/1] (0.00ns)   --->   "%gauss_pyr_cols1_load = load i32* %gauss_pyr_cols1" [./sift.h:142]   --->   Operation 197 'load' 'gauss_pyr_cols1_load' <Predicate = (exitcond)> <Delay = 0.00>
ST_31 : Operation 198 [1/1] (0.00ns)   --->   "%gauss_pyr_rows6_load = load i32* %gauss_pyr_rows6" [./sift.h:142]   --->   Operation 198 'load' 'gauss_pyr_rows6_load' <Predicate = (exitcond)> <Delay = 0.00>
ST_31 : Operation 199 [1/1] (0.00ns)   --->   "%gauss_pyr_rows10_lo_1 = load i32* %gauss_pyr_rows10_s" [./sift.h:142]   --->   Operation 199 'load' 'gauss_pyr_rows10_lo_1' <Predicate = (exitcond)> <Delay = 0.00>
ST_31 : Operation 200 [1/1] (0.00ns)   --->   "%gauss_pyr_rows7_load = load i32* %gauss_pyr_rows7" [./sift.h:142]   --->   Operation 200 'load' 'gauss_pyr_rows7_load' <Predicate = (exitcond)> <Delay = 0.00>
ST_31 : Operation 201 [1/1] (0.00ns)   --->   "%write_flag_load = load i1* %write_flag" [./sift.h:142]   --->   Operation 201 'load' 'write_flag_load' <Predicate = (exitcond)> <Delay = 0.00>
ST_31 : Operation 202 [1/1] (0.00ns)   --->   "%gauss_pyr_rows9_load = load i32* %gauss_pyr_rows9" [./sift.h:142]   --->   Operation 202 'load' 'gauss_pyr_rows9_load' <Predicate = (exitcond)> <Delay = 0.00>
ST_31 : Operation 203 [1/1] (0.00ns)   --->   "%gauss_pyr_rows8_load = load i32* %gauss_pyr_rows8" [./sift.h:142]   --->   Operation 203 'load' 'gauss_pyr_rows8_load' <Predicate = (exitcond)> <Delay = 0.00>
ST_31 : Operation 204 [1/1] (0.45ns)   --->   "%gauss_pyr_5_rows_wr = select i1 %write_flag_load, i32 %gauss_pyr_rows10_lo_1, i32 %gauss_pyr_5_rows_re" [./sift.h:142]   --->   Operation 204 'select' 'gauss_pyr_5_rows_wr' <Predicate = (exitcond)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 205 [1/1] (0.45ns)   --->   "%gauss_pyr_5_cols_wr = select i1 %write_flag1_load, i32 %gauss_pyr_cols15_lo, i32 %gauss_pyr_5_cols_re" [./sift.h:142]   --->   Operation 205 'select' 'gauss_pyr_5_cols_wr' <Predicate = (exitcond)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 206 [1/1] (0.00ns)   --->   "%mrv_013 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } undef, i32 %gauss_pyr_rows6_load, 0" [./sift.h:142]   --->   Operation 206 'insertvalue' 'mrv_013' <Predicate = (exitcond)> <Delay = 0.00>
ST_31 : Operation 207 [1/1] (0.00ns)   --->   "%mrv_114 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_013, i32 %gauss_pyr_rows7_load, 1" [./sift.h:142]   --->   Operation 207 'insertvalue' 'mrv_114' <Predicate = (exitcond)> <Delay = 0.00>
ST_31 : Operation 208 [1/1] (0.00ns)   --->   "%mrv_215 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_114, i32 %gauss_pyr_rows8_load, 2" [./sift.h:142]   --->   Operation 208 'insertvalue' 'mrv_215' <Predicate = (exitcond)> <Delay = 0.00>
ST_31 : Operation 209 [1/1] (0.00ns)   --->   "%mrv_s = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_215, i32 %gauss_pyr_rows9_load, 3" [./sift.h:142]   --->   Operation 209 'insertvalue' 'mrv_s' <Predicate = (exitcond)> <Delay = 0.00>
ST_31 : Operation 210 [1/1] (0.00ns)   --->   "%mrv_224 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_s, i32 %gauss_pyr_5_rows_wr, 4" [./sift.h:142]   --->   Operation 210 'insertvalue' 'mrv_224' <Predicate = (exitcond)> <Delay = 0.00>
ST_31 : Operation 211 [1/1] (0.00ns)   --->   "%mrv_225 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_224, i32 %gauss_pyr_cols1_load, 5" [./sift.h:142]   --->   Operation 211 'insertvalue' 'mrv_225' <Predicate = (exitcond)> <Delay = 0.00>
ST_31 : Operation 212 [1/1] (0.00ns)   --->   "%mrv_226 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_225, i32 %gauss_pyr_cols2_load, 6" [./sift.h:142]   --->   Operation 212 'insertvalue' 'mrv_226' <Predicate = (exitcond)> <Delay = 0.00>
ST_31 : Operation 213 [1/1] (0.00ns)   --->   "%mrv_227 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_226, i32 %gauss_pyr_cols3_load, 7" [./sift.h:142]   --->   Operation 213 'insertvalue' 'mrv_227' <Predicate = (exitcond)> <Delay = 0.00>
ST_31 : Operation 214 [1/1] (0.00ns)   --->   "%mrv_228 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_227, i32 %gauss_pyr_cols4_load, 8" [./sift.h:142]   --->   Operation 214 'insertvalue' 'mrv_228' <Predicate = (exitcond)> <Delay = 0.00>
ST_31 : Operation 215 [1/1] (0.00ns)   --->   "%mrv_229 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_228, i32 %gauss_pyr_5_cols_wr, 9" [./sift.h:142]   --->   Operation 215 'insertvalue' 'mrv_229' <Predicate = (exitcond)> <Delay = 0.00>
ST_31 : Operation 216 [1/1] (0.00ns)   --->   "%mrv_10 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_229, i32 %gauss_pyr_rows_load, 10" [./sift.h:142]   --->   Operation 216 'insertvalue' 'mrv_10' <Predicate = (exitcond)> <Delay = 0.00>
ST_31 : Operation 217 [1/1] (0.00ns)   --->   "%mrv_11 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_10, i32 %gauss_pyr_cols_load, 11" [./sift.h:142]   --->   Operation 217 'insertvalue' 'mrv_11' <Predicate = (exitcond)> <Delay = 0.00>
ST_31 : Operation 218 [1/1] (0.00ns)   --->   "ret { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_11" [./sift.h:142]   --->   Operation 218 'ret' <Predicate = (exitcond)> <Delay = 0.00>

State 32 <SV = 3> <Delay = 6.34>
ST_32 : Operation 219 [1/2] (1.09ns)   --->   "%sig_V_load = load i25* %sig_V_addr_1, align 4" [./sift.h:139]   --->   Operation 219 'load' 'sig_V_load' <Predicate = true> <Delay = 1.09> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 6> <RAM>
ST_32 : Operation 220 [1/1] (0.00ns)   --->   "%p_Val2_321_cast = sext i25 %sig_V_load to i26" [./sift.h:139]   --->   Operation 220 'sext' 'p_Val2_321_cast' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 221 [1/1] (1.28ns)   --->   "%tmp_604 = icmp eq i25 %sig_V_load, 0" [./sift.h:139]   --->   Operation 221 'icmp' 'tmp_604' <Predicate = true> <Delay = 1.28> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 222 [1/1] (0.00ns)   --->   "%is_neg = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %sig_V_load, i32 24)" [./sift.h:139]   --->   Operation 222 'bitselect' 'is_neg' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 223 [1/1] (1.43ns)   --->   "%tmp_605 = sub i26 0, %p_Val2_321_cast" [./sift.h:139]   --->   Operation 223 'sub' 'tmp_605' <Predicate = true> <Delay = 1.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 224 [1/1] (0.39ns)   --->   "%p_Val2_195 = select i1 %is_neg, i26 %tmp_605, i26 %p_Val2_321_cast" [./sift.h:139]   --->   Operation 224 'select' 'p_Val2_195' <Predicate = true> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 225 [1/1] (0.00ns)   --->   "%p_Val2_cast = sext i26 %p_Val2_195 to i32" [./sift.h:139]   --->   Operation 225 'sext' 'p_Val2_cast' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 226 [1/1] (0.00ns)   --->   "%p_Result_203 = call i32 @_ssdm_op_PartSelect.i32.i32.i32.i32(i32 %p_Val2_cast, i32 31, i32 0)" [./sift.h:139]   --->   Operation 226 'partselect' 'p_Result_203' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 227 [1/1] (1.62ns)   --->   "%num_zeros = call i32 @llvm.cttz.i32(i32 %p_Result_203, i1 true) nounwind" [./sift.h:139]   --->   Operation 227 'cttz' 'num_zeros' <Predicate = true> <Delay = 1.62> <Core = "CTTZ">   --->   Core 60 'CTTZ' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_32 : Operation 228 [1/1] (1.79ns)   --->   "%tmp32_V_76 = shl i32 %p_Val2_cast, %num_zeros" [./sift.h:139]   --->   Operation 228 'shl' 'tmp32_V_76' <Predicate = true> <Delay = 1.79> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 229 [1/1] (0.00ns)   --->   "%tmp_1314 = trunc i32 %num_zeros to i8" [./sift.h:139]   --->   Operation 229 'trunc' 'tmp_1314' <Predicate = true> <Delay = 0.00>

State 33 <SV = 4> <Delay = 8.28>
ST_33 : Operation 230 [2/2] (8.28ns)   --->   "%f = uitofp i32 %tmp32_V_76 to float" [./sift.h:139]   --->   Operation 230 'uitofp' 'f' <Predicate = (!tmp_604)> <Delay = 8.28> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 1> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 34 <SV = 5> <Delay = 8.28>
ST_34 : Operation 231 [1/2] (8.28ns)   --->   "%f = uitofp i32 %tmp32_V_76 to float" [./sift.h:139]   --->   Operation 231 'uitofp' 'f' <Predicate = (!tmp_604)> <Delay = 8.28> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 1> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_34 : Operation 232 [1/1] (0.00ns)   --->   "%tmp32_V = bitcast float %f to i32" [./sift.h:139]   --->   Operation 232 'bitcast' 'tmp32_V' <Predicate = (!tmp_604)> <Delay = 0.00>
ST_34 : Operation 233 [1/1] (0.00ns)   --->   "%p_Result_s_218 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp32_V, i32 23, i32 30)" [./sift.h:139]   --->   Operation 233 'partselect' 'p_Result_s_218' <Predicate = (!tmp_604)> <Delay = 0.00>

State 35 <SV = 6> <Delay = 3.26>
ST_35 : Operation 234 [1/1] (0.00ns)   --->   "%gauss_pyr_cols_load_1 = load i32* %gauss_pyr_cols" [./sift.h:139]   --->   Operation 234 'load' 'gauss_pyr_cols_load_1' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 235 [1/1] (0.00ns)   --->   "%gauss_pyr_rows_load_1 = load i32* %gauss_pyr_rows" [./sift.h:139]   --->   Operation 235 'load' 'gauss_pyr_rows_load_1' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 236 [1/1] (0.00ns)   --->   "%gauss_pyr_cols4_load_1 = load i32* %gauss_pyr_cols4" [./sift.h:139]   --->   Operation 236 'load' 'gauss_pyr_cols4_load_1' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 237 [1/1] (0.00ns)   --->   "%gauss_pyr_cols3_load_1 = load i32* %gauss_pyr_cols3" [./sift.h:139]   --->   Operation 237 'load' 'gauss_pyr_cols3_load_1' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 238 [1/1] (0.00ns)   --->   "%gauss_pyr_cols2_load_1 = load i32* %gauss_pyr_cols2" [./sift.h:139]   --->   Operation 238 'load' 'gauss_pyr_cols2_load_1' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 239 [1/1] (0.00ns)   --->   "%gauss_pyr_cols1_load_1 = load i32* %gauss_pyr_cols1" [./sift.h:139]   --->   Operation 239 'load' 'gauss_pyr_cols1_load_1' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 240 [1/1] (0.00ns)   --->   "%gauss_pyr_rows6_load_1 = load i32* %gauss_pyr_rows6"   --->   Operation 240 'load' 'gauss_pyr_rows6_load_1' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 241 [1/1] (0.00ns)   --->   "%gauss_pyr_rows7_load_1 = load i32* %gauss_pyr_rows7"   --->   Operation 241 'load' 'gauss_pyr_rows7_load_1' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 242 [1/1] (0.00ns)   --->   "%gauss_pyr_rows9_load_1 = load i32* %gauss_pyr_rows9"   --->   Operation 242 'load' 'gauss_pyr_rows9_load_1' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 243 [1/1] (0.00ns)   --->   "%gauss_pyr_rows8_load_1 = load i32* %gauss_pyr_rows8"   --->   Operation 243 'load' 'gauss_pyr_rows8_load_1' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 244 [1/1] (0.94ns)   --->   "%tmp_602 = add i3 -1, %i1" [./sift.h:139]   --->   Operation 244 'add' 'tmp_602' <Predicate = true> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 245 [1/1] (0.98ns)   --->   "%tmp_606 = icmp ne i8 %p_Result_s_218, -98" [./sift.h:139]   --->   Operation 245 'icmp' 'tmp_606' <Predicate = (!tmp_604)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 246 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_607 = sub i8 -114, %tmp_1314" [./sift.h:139]   --->   Operation 246 'sub' 'tmp_607' <Predicate = (!tmp_604)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 247 [1/1] (0.00ns)   --->   "%tmp_608 = zext i1 %tmp_606 to i8" [./sift.h:139]   --->   Operation 247 'zext' 'tmp_608' <Predicate = (!tmp_604)> <Delay = 0.00>
ST_35 : Operation 248 [1/1] (1.81ns) (root node of TernaryAdder)   --->   "%p_Repl2_81_trunc = add i8 %tmp_607, %tmp_608" [./sift.h:139]   --->   Operation 248 'add' 'p_Repl2_81_trunc' <Predicate = (!tmp_604)> <Delay = 1.81> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 249 [1/1] (0.00ns)   --->   "%tmp_609 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %is_neg, i8 %p_Repl2_81_trunc)" [./sift.h:139]   --->   Operation 249 'bitconcatenate' 'tmp_609' <Predicate = (!tmp_604)> <Delay = 0.00>
ST_35 : Operation 250 [1/1] (0.00ns)   --->   "%p_Result_204 = call i32 @_ssdm_op_PartSet.i32.i32.i9.i32.i32(i32 %tmp32_V, i9 %tmp_609, i32 23, i32 31)" [./sift.h:139]   --->   Operation 250 'partset' 'p_Result_204' <Predicate = (!tmp_604)> <Delay = 0.00>
ST_35 : Operation 251 [1/1] (0.00ns)   --->   "%f_25 = bitcast i32 %p_Result_204 to float" [./sift.h:139]   --->   Operation 251 'bitcast' 'f_25' <Predicate = (!tmp_604)> <Delay = 0.00>
ST_35 : Operation 252 [1/1] (0.45ns)   --->   "%p_03_i = select i1 %tmp_604, float 0.000000e+00, float %f_25" [./sift.h:139]   --->   Operation 252 'select' 'p_03_i' <Predicate = true> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 253 [1/1] (1.11ns)   --->   "%gauss_pyr_rows_addr6 = call i32 @_ssdm_op_Mux.ap_auto.8i32.i3(i32 %gauss_pyr_rows_load_1, i32 %gauss_pyr_rows6_load_1, i32 %gauss_pyr_rows7_load_1, i32 %gauss_pyr_rows8_load_1, i32 %gauss_pyr_rows9_load_1, i32 %gauss_pyr_rows9_load_1, i32 %gauss_pyr_rows9_load_1, i32 %gauss_pyr_rows9_load_1, i3 %tmp_602)" [./sift.h:139]   --->   Operation 253 'mux' 'gauss_pyr_rows_addr6' <Predicate = true> <Delay = 1.11> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 254 [1/1] (1.11ns)   --->   "%gauss_pyr_cols_addr1 = call i32 @_ssdm_op_Mux.ap_auto.8i32.i3(i32 %gauss_pyr_cols_load_1, i32 %gauss_pyr_cols1_load_1, i32 %gauss_pyr_cols2_load_1, i32 %gauss_pyr_cols3_load_1, i32 %gauss_pyr_cols4_load_1, i32 %gauss_pyr_cols4_load_1, i32 %gauss_pyr_cols4_load_1, i32 %gauss_pyr_cols4_load_1, i3 %tmp_602)" [./sift.h:139]   --->   Operation 254 'mux' 'gauss_pyr_cols_addr1' <Predicate = true> <Delay = 1.11> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 255 [2/2] (0.00ns)   --->   "%tmp_610 = call fastcc { i32, i32 } @GaussianBlur([65536 x i32]* %gauss_pyr_0_val_V, [65536 x i26]* %gauss_pyr_1_val_V, [65536 x i26]* %gauss_pyr_2_val_V, [65536 x i26]* %gauss_pyr_3_val_V, [65536 x i26]* %gauss_pyr_4_val_V, i3 %tmp_602, i32 %gauss_pyr_rows_addr6, i32 %gauss_pyr_cols_addr1, [65536 x i26]* %gauss_pyr_5_val_V, i3 %i1, float %p_03_i, float %p_03_i)" [./sift.h:139]   --->   Operation 255 'call' 'tmp_610' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 7> <Delay = 2.08>
ST_36 : Operation 256 [1/1] (0.00ns)   --->   "%gauss_pyr_rows10_lo = load i32* %gauss_pyr_rows10_s"   --->   Operation 256 'load' 'gauss_pyr_rows10_lo' <Predicate = (!tmp_601)> <Delay = 0.00>
ST_36 : Operation 257 [1/1] (0.00ns)   --->   "%write_flag_load_1 = load i1* %write_flag"   --->   Operation 257 'load' 'write_flag_load_1' <Predicate = (!tmp_601)> <Delay = 0.00>
ST_36 : Operation 258 [1/2] (0.00ns)   --->   "%tmp_610 = call fastcc { i32, i32 } @GaussianBlur([65536 x i32]* %gauss_pyr_0_val_V, [65536 x i26]* %gauss_pyr_1_val_V, [65536 x i26]* %gauss_pyr_2_val_V, [65536 x i26]* %gauss_pyr_3_val_V, [65536 x i26]* %gauss_pyr_4_val_V, i3 %tmp_602, i32 %gauss_pyr_rows_addr6, i32 %gauss_pyr_cols_addr1, [65536 x i26]* %gauss_pyr_5_val_V, i3 %i1, float %p_03_i, float %p_03_i)" [./sift.h:139]   --->   Operation 258 'call' 'tmp_610' <Predicate = (!tmp_601)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_36 : Operation 259 [1/1] (0.00ns)   --->   "%gauss_pyr_rows1 = extractvalue { i32, i32 } %tmp_610, 0" [./sift.h:139]   --->   Operation 259 'extractvalue' 'gauss_pyr_rows1' <Predicate = (!tmp_601)> <Delay = 0.00>
ST_36 : Operation 260 [1/1] (1.11ns)   --->   "%gauss_pyr_rows6_1 = call i32 @_ssdm_op_Mux.ap_auto.8i32.i3(i32 %gauss_pyr_rows6_load_1, i32 %gauss_pyr_rows1, i32 %gauss_pyr_rows6_load_1, i32 %gauss_pyr_rows6_load_1, i32 %gauss_pyr_rows6_load_1, i32 %gauss_pyr_rows6_load_1, i32 %gauss_pyr_rows6_load_1, i32 %gauss_pyr_rows6_load_1, i3 %i1)" [./sift.h:139]   --->   Operation 260 'mux' 'gauss_pyr_rows6_1' <Predicate = (!tmp_601)> <Delay = 1.11> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 261 [1/1] (1.11ns)   --->   "%gauss_pyr_rows10_1 = call i32 @_ssdm_op_Mux.ap_auto.8i32.i3(i32 %gauss_pyr_rows1, i32 %gauss_pyr_rows10_lo, i32 %gauss_pyr_rows10_lo, i32 %gauss_pyr_rows10_lo, i32 %gauss_pyr_rows10_lo, i32 %gauss_pyr_rows1, i32 %gauss_pyr_rows1, i32 %gauss_pyr_rows1, i3 %i1)" [./sift.h:139]   --->   Operation 261 'mux' 'gauss_pyr_rows10_1' <Predicate = (!tmp_601)> <Delay = 1.11> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 262 [1/1] (1.11ns)   --->   "%gauss_pyr_rows7_1 = call i32 @_ssdm_op_Mux.ap_auto.8i32.i3(i32 %gauss_pyr_rows7_load_1, i32 %gauss_pyr_rows7_load_1, i32 %gauss_pyr_rows1, i32 %gauss_pyr_rows7_load_1, i32 %gauss_pyr_rows7_load_1, i32 %gauss_pyr_rows7_load_1, i32 %gauss_pyr_rows7_load_1, i32 %gauss_pyr_rows7_load_1, i3 %i1)" [./sift.h:139]   --->   Operation 262 'mux' 'gauss_pyr_rows7_1' <Predicate = (!tmp_601)> <Delay = 1.11> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 263 [1/1] (1.11ns)   --->   "%write_flag_1 = call i1 @_ssdm_op_Mux.ap_auto.8i1.i3(i1 true, i1 %write_flag_load_1, i1 %write_flag_load_1, i1 %write_flag_load_1, i1 %write_flag_load_1, i1 true, i1 true, i1 true, i3 %i1)" [./sift.h:134]   --->   Operation 263 'mux' 'write_flag_1' <Predicate = (!tmp_601)> <Delay = 1.11> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 264 [1/1] (1.11ns)   --->   "%gauss_pyr_rows9_1 = call i32 @_ssdm_op_Mux.ap_auto.8i32.i3(i32 %gauss_pyr_rows9_load_1, i32 %gauss_pyr_rows9_load_1, i32 %gauss_pyr_rows9_load_1, i32 %gauss_pyr_rows9_load_1, i32 %gauss_pyr_rows1, i32 %gauss_pyr_rows9_load_1, i32 %gauss_pyr_rows9_load_1, i32 %gauss_pyr_rows9_load_1, i3 %i1)" [./sift.h:139]   --->   Operation 264 'mux' 'gauss_pyr_rows9_1' <Predicate = (!tmp_601)> <Delay = 1.11> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 265 [1/1] (1.11ns)   --->   "%gauss_pyr_rows8_1 = call i32 @_ssdm_op_Mux.ap_auto.8i32.i3(i32 %gauss_pyr_rows8_load_1, i32 %gauss_pyr_rows8_load_1, i32 %gauss_pyr_rows8_load_1, i32 %gauss_pyr_rows1, i32 %gauss_pyr_rows8_load_1, i32 %gauss_pyr_rows8_load_1, i32 %gauss_pyr_rows8_load_1, i32 %gauss_pyr_rows8_load_1, i3 %i1)" [./sift.h:139]   --->   Operation 265 'mux' 'gauss_pyr_rows8_1' <Predicate = (!tmp_601)> <Delay = 1.11> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 266 [1/1] (0.00ns)   --->   "%gauss_pyr_cols5 = extractvalue { i32, i32 } %tmp_610, 1" [./sift.h:139]   --->   Operation 266 'extractvalue' 'gauss_pyr_cols5' <Predicate = (!tmp_601)> <Delay = 0.00>
ST_36 : Operation 267 [1/1] (0.82ns)   --->   "switch i3 %i1, label %branch17 [
    i3 1, label %_ifconv24..preheader.backedge_crit_edge
    i3 2, label %branch14
    i3 3, label %branch15
    i3 -4, label %branch16
  ]" [./sift.h:139]   --->   Operation 267 'switch' <Predicate = (!tmp_601)> <Delay = 0.82>
ST_36 : Operation 268 [1/1] (0.97ns)   --->   "store i32 %gauss_pyr_rows8_1, i32* %gauss_pyr_rows8" [./sift.h:139]   --->   Operation 268 'store' <Predicate = (!tmp_601 & i1 == 4)> <Delay = 0.97>
ST_36 : Operation 269 [1/1] (0.97ns)   --->   "store i32 %gauss_pyr_rows9_1, i32* %gauss_pyr_rows9" [./sift.h:139]   --->   Operation 269 'store' <Predicate = (!tmp_601 & i1 == 4)> <Delay = 0.97>
ST_36 : Operation 270 [1/1] (0.97ns)   --->   "store i1 %write_flag_1, i1* %write_flag" [./sift.h:134]   --->   Operation 270 'store' <Predicate = (!tmp_601 & i1 == 4)> <Delay = 0.97>
ST_36 : Operation 271 [1/1] (0.97ns)   --->   "store i32 %gauss_pyr_rows7_1, i32* %gauss_pyr_rows7" [./sift.h:139]   --->   Operation 271 'store' <Predicate = (!tmp_601 & i1 == 4)> <Delay = 0.97>
ST_36 : Operation 272 [1/1] (0.00ns)   --->   "store i32 %gauss_pyr_rows10_1, i32* %gauss_pyr_rows10_s" [./sift.h:139]   --->   Operation 272 'store' <Predicate = (!tmp_601 & i1 == 4)> <Delay = 0.00>
ST_36 : Operation 273 [1/1] (0.97ns)   --->   "store i32 %gauss_pyr_rows6_1, i32* %gauss_pyr_rows6" [./sift.h:139]   --->   Operation 273 'store' <Predicate = (!tmp_601 & i1 == 4)> <Delay = 0.97>
ST_36 : Operation 274 [1/1] (0.97ns)   --->   "store i32 %gauss_pyr_cols5, i32* %gauss_pyr_cols4" [./sift.h:139]   --->   Operation 274 'store' <Predicate = (!tmp_601 & i1 == 4)> <Delay = 0.97>
ST_36 : Operation 275 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [./sift.h:139]   --->   Operation 275 'br' <Predicate = (!tmp_601 & i1 == 4)> <Delay = 0.00>
ST_36 : Operation 276 [1/1] (0.97ns)   --->   "store i32 %gauss_pyr_rows8_1, i32* %gauss_pyr_rows8" [./sift.h:139]   --->   Operation 276 'store' <Predicate = (!tmp_601 & i1 == 3)> <Delay = 0.97>
ST_36 : Operation 277 [1/1] (0.97ns)   --->   "store i32 %gauss_pyr_rows9_1, i32* %gauss_pyr_rows9" [./sift.h:139]   --->   Operation 277 'store' <Predicate = (!tmp_601 & i1 == 3)> <Delay = 0.97>
ST_36 : Operation 278 [1/1] (0.97ns)   --->   "store i1 %write_flag_1, i1* %write_flag" [./sift.h:134]   --->   Operation 278 'store' <Predicate = (!tmp_601 & i1 == 3)> <Delay = 0.97>
ST_36 : Operation 279 [1/1] (0.97ns)   --->   "store i32 %gauss_pyr_rows7_1, i32* %gauss_pyr_rows7" [./sift.h:139]   --->   Operation 279 'store' <Predicate = (!tmp_601 & i1 == 3)> <Delay = 0.97>
ST_36 : Operation 280 [1/1] (0.00ns)   --->   "store i32 %gauss_pyr_rows10_1, i32* %gauss_pyr_rows10_s" [./sift.h:139]   --->   Operation 280 'store' <Predicate = (!tmp_601 & i1 == 3)> <Delay = 0.00>
ST_36 : Operation 281 [1/1] (0.97ns)   --->   "store i32 %gauss_pyr_rows6_1, i32* %gauss_pyr_rows6" [./sift.h:139]   --->   Operation 281 'store' <Predicate = (!tmp_601 & i1 == 3)> <Delay = 0.97>
ST_36 : Operation 282 [1/1] (0.97ns)   --->   "store i32 %gauss_pyr_cols5, i32* %gauss_pyr_cols3" [./sift.h:139]   --->   Operation 282 'store' <Predicate = (!tmp_601 & i1 == 3)> <Delay = 0.97>
ST_36 : Operation 283 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [./sift.h:139]   --->   Operation 283 'br' <Predicate = (!tmp_601 & i1 == 3)> <Delay = 0.00>
ST_36 : Operation 284 [1/1] (0.97ns)   --->   "store i32 %gauss_pyr_rows8_1, i32* %gauss_pyr_rows8" [./sift.h:139]   --->   Operation 284 'store' <Predicate = (!tmp_601 & i1 == 2)> <Delay = 0.97>
ST_36 : Operation 285 [1/1] (0.97ns)   --->   "store i32 %gauss_pyr_rows9_1, i32* %gauss_pyr_rows9" [./sift.h:139]   --->   Operation 285 'store' <Predicate = (!tmp_601 & i1 == 2)> <Delay = 0.97>
ST_36 : Operation 286 [1/1] (0.97ns)   --->   "store i1 %write_flag_1, i1* %write_flag" [./sift.h:134]   --->   Operation 286 'store' <Predicate = (!tmp_601 & i1 == 2)> <Delay = 0.97>
ST_36 : Operation 287 [1/1] (0.97ns)   --->   "store i32 %gauss_pyr_rows7_1, i32* %gauss_pyr_rows7" [./sift.h:139]   --->   Operation 287 'store' <Predicate = (!tmp_601 & i1 == 2)> <Delay = 0.97>
ST_36 : Operation 288 [1/1] (0.00ns)   --->   "store i32 %gauss_pyr_rows10_1, i32* %gauss_pyr_rows10_s" [./sift.h:139]   --->   Operation 288 'store' <Predicate = (!tmp_601 & i1 == 2)> <Delay = 0.00>
ST_36 : Operation 289 [1/1] (0.97ns)   --->   "store i32 %gauss_pyr_rows6_1, i32* %gauss_pyr_rows6" [./sift.h:139]   --->   Operation 289 'store' <Predicate = (!tmp_601 & i1 == 2)> <Delay = 0.97>
ST_36 : Operation 290 [1/1] (0.97ns)   --->   "store i32 %gauss_pyr_cols5, i32* %gauss_pyr_cols2" [./sift.h:139]   --->   Operation 290 'store' <Predicate = (!tmp_601 & i1 == 2)> <Delay = 0.97>
ST_36 : Operation 291 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [./sift.h:139]   --->   Operation 291 'br' <Predicate = (!tmp_601 & i1 == 2)> <Delay = 0.00>
ST_36 : Operation 292 [1/1] (0.97ns)   --->   "store i32 %gauss_pyr_rows8_1, i32* %gauss_pyr_rows8" [./sift.h:139]   --->   Operation 292 'store' <Predicate = (!tmp_601 & i1 == 1)> <Delay = 0.97>
ST_36 : Operation 293 [1/1] (0.97ns)   --->   "store i32 %gauss_pyr_rows9_1, i32* %gauss_pyr_rows9" [./sift.h:139]   --->   Operation 293 'store' <Predicate = (!tmp_601 & i1 == 1)> <Delay = 0.97>
ST_36 : Operation 294 [1/1] (0.97ns)   --->   "store i1 %write_flag_1, i1* %write_flag" [./sift.h:134]   --->   Operation 294 'store' <Predicate = (!tmp_601 & i1 == 1)> <Delay = 0.97>
ST_36 : Operation 295 [1/1] (0.97ns)   --->   "store i32 %gauss_pyr_rows7_1, i32* %gauss_pyr_rows7" [./sift.h:139]   --->   Operation 295 'store' <Predicate = (!tmp_601 & i1 == 1)> <Delay = 0.97>
ST_36 : Operation 296 [1/1] (0.00ns)   --->   "store i32 %gauss_pyr_rows10_1, i32* %gauss_pyr_rows10_s" [./sift.h:139]   --->   Operation 296 'store' <Predicate = (!tmp_601 & i1 == 1)> <Delay = 0.00>
ST_36 : Operation 297 [1/1] (0.97ns)   --->   "store i32 %gauss_pyr_rows6_1, i32* %gauss_pyr_rows6" [./sift.h:139]   --->   Operation 297 'store' <Predicate = (!tmp_601 & i1 == 1)> <Delay = 0.97>
ST_36 : Operation 298 [1/1] (0.97ns)   --->   "store i32 %gauss_pyr_cols5, i32* %gauss_pyr_cols1" [./sift.h:139]   --->   Operation 298 'store' <Predicate = (!tmp_601 & i1 == 1)> <Delay = 0.97>
ST_36 : Operation 299 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [./sift.h:139]   --->   Operation 299 'br' <Predicate = (!tmp_601 & i1 == 1)> <Delay = 0.00>
ST_36 : Operation 300 [1/1] (0.97ns)   --->   "store i32 %gauss_pyr_rows8_1, i32* %gauss_pyr_rows8" [./sift.h:139]   --->   Operation 300 'store' <Predicate = (!tmp_601 & i1 != 1 & i1 != 2 & i1 != 3 & i1 != 4)> <Delay = 0.97>
ST_36 : Operation 301 [1/1] (0.97ns)   --->   "store i32 %gauss_pyr_rows9_1, i32* %gauss_pyr_rows9" [./sift.h:139]   --->   Operation 301 'store' <Predicate = (!tmp_601 & i1 != 1 & i1 != 2 & i1 != 3 & i1 != 4)> <Delay = 0.97>
ST_36 : Operation 302 [1/1] (0.97ns)   --->   "store i1 %write_flag_1, i1* %write_flag" [./sift.h:134]   --->   Operation 302 'store' <Predicate = (!tmp_601 & i1 != 1 & i1 != 2 & i1 != 3 & i1 != 4)> <Delay = 0.97>
ST_36 : Operation 303 [1/1] (0.97ns)   --->   "store i32 %gauss_pyr_rows7_1, i32* %gauss_pyr_rows7" [./sift.h:139]   --->   Operation 303 'store' <Predicate = (!tmp_601 & i1 != 1 & i1 != 2 & i1 != 3 & i1 != 4)> <Delay = 0.97>
ST_36 : Operation 304 [1/1] (0.00ns)   --->   "store i32 %gauss_pyr_rows10_1, i32* %gauss_pyr_rows10_s" [./sift.h:139]   --->   Operation 304 'store' <Predicate = (!tmp_601 & i1 != 1 & i1 != 2 & i1 != 3 & i1 != 4)> <Delay = 0.00>
ST_36 : Operation 305 [1/1] (0.97ns)   --->   "store i32 %gauss_pyr_rows6_1, i32* %gauss_pyr_rows6" [./sift.h:139]   --->   Operation 305 'store' <Predicate = (!tmp_601 & i1 != 1 & i1 != 2 & i1 != 3 & i1 != 4)> <Delay = 0.97>
ST_36 : Operation 306 [1/1] (0.97ns)   --->   "store i1 true, i1* %write_flag1"   --->   Operation 306 'store' <Predicate = (!tmp_601 & i1 != 1 & i1 != 2 & i1 != 3 & i1 != 4)> <Delay = 0.97>
ST_36 : Operation 307 [1/1] (0.00ns)   --->   "store i32 %gauss_pyr_cols5, i32* %gauss_pyr_cols15_s" [./sift.h:139]   --->   Operation 307 'store' <Predicate = (!tmp_601 & i1 != 1 & i1 != 2 & i1 != 3 & i1 != 4)> <Delay = 0.00>
ST_36 : Operation 308 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [./sift.h:139]   --->   Operation 308 'br' <Predicate = (!tmp_601 & i1 != 1 & i1 != 2 & i1 != 3 & i1 != 4)> <Delay = 0.00>
ST_36 : Operation 309 [1/1] (0.00ns)   --->   "br label %.preheader"   --->   Operation 309 'br' <Predicate = true> <Delay = 0.00>

State 37 <SV = 3> <Delay = 1.77>
ST_37 : Operation 310 [1/1] (0.00ns)   --->   "%i_i = phi i31 [ %i_18, %.preheader10.loopexit ], [ 0, %.preheader10.preheader ]"   --->   Operation 310 'phi' 'i_i' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 311 [1/1] (0.00ns)   --->   "%i_i_cast = zext i31 %i_i to i32" [./type.h:437->./sift.h:136]   --->   Operation 311 'zext' 'i_i_cast' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 312 [1/1] (1.31ns)   --->   "%tmp_i = icmp slt i32 %i_i_cast, %src_rows_read_2" [./type.h:437->./sift.h:136]   --->   Operation 312 'icmp' 'tmp_i' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 313 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 256, i64 0)"   --->   Operation 313 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 314 [1/1] (1.55ns)   --->   "%i_18 = add i31 %i_i, 1" [./type.h:437->./sift.h:136]   --->   Operation 314 'add' 'i_18' <Predicate = true> <Delay = 1.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 315 [1/1] (0.00ns)   --->   "br i1 %tmp_i, label %.preheader.preheader.i, label %.preheader.loopexit" [./type.h:437->./sift.h:136]   --->   Operation 315 'br' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 316 [1/1] (0.00ns)   --->   "%tmp_1315 = trunc i31 %i_i to i10" [./type.h:437->./sift.h:136]   --->   Operation 316 'trunc' 'tmp_1315' <Predicate = (tmp_i)> <Delay = 0.00>
ST_37 : Operation 317 [1/1] (0.00ns)   --->   "%tmp_277_cast = call i18 @_ssdm_op_BitConcatenate.i18.i10.i8(i10 %tmp_1315, i8 0)" [./type.h:438->./sift.h:136]   --->   Operation 317 'bitconcatenate' 'tmp_277_cast' <Predicate = (tmp_i)> <Delay = 0.00>
ST_37 : Operation 318 [1/1] (0.97ns)   --->   "br label %.preheader.i" [./type.h:438->./sift.h:136]   --->   Operation 318 'br' <Predicate = (tmp_i)> <Delay = 0.97>
ST_37 : Operation 319 [1/1] (0.97ns)   --->   "store i32 %src_rows_read_2, i32* %gauss_pyr_rows" [./sift.h:115]   --->   Operation 319 'store' <Predicate = (!tmp_i)> <Delay = 0.97>
ST_37 : Operation 320 [1/1] (0.97ns)   --->   "store i32 %src_cols_read_2, i32* %gauss_pyr_cols" [./sift.h:115]   --->   Operation 320 'store' <Predicate = (!tmp_i)> <Delay = 0.97>
ST_37 : Operation 321 [1/1] (0.00ns)   --->   "br label %.preheader.backedge"   --->   Operation 321 'br' <Predicate = (!tmp_i)> <Delay = 0.00>

State 38 <SV = 4> <Delay = 3.28>
ST_38 : Operation 322 [1/1] (0.00ns)   --->   "%j_i = phi i31 [ %j, %2 ], [ 0, %.preheader.preheader.i ]"   --->   Operation 322 'phi' 'j_i' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 323 [1/1] (0.00ns)   --->   "%j_i_cast = zext i31 %j_i to i32" [./type.h:438->./sift.h:136]   --->   Operation 323 'zext' 'j_i_cast' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 324 [1/1] (1.31ns)   --->   "%tmp_1677_i = icmp slt i32 %j_i_cast, %src_cols_read_2" [./type.h:438->./sift.h:136]   --->   Operation 324 'icmp' 'tmp_1677_i' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 325 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 256, i64 0)"   --->   Operation 325 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 326 [1/1] (1.55ns)   --->   "%j = add i31 %j_i, 1" [./type.h:438->./sift.h:136]   --->   Operation 326 'add' 'j' <Predicate = true> <Delay = 1.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 327 [1/1] (0.00ns)   --->   "br i1 %tmp_1677_i, label %2, label %.preheader10.loopexit" [./type.h:438->./sift.h:136]   --->   Operation 327 'br' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 328 [1/1] (0.00ns)   --->   "%tmp_1316 = trunc i31 %j_i to i18" [./type.h:441->./sift.h:136]   --->   Operation 328 'trunc' 'tmp_1316' <Predicate = (tmp_1677_i)> <Delay = 0.00>
ST_38 : Operation 329 [1/1] (1.28ns)   --->   "%tmp_278 = add i18 %tmp_277_cast, %tmp_1316" [./type.h:441->./sift.h:136]   --->   Operation 329 'add' 'tmp_278' <Predicate = (tmp_1677_i)> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 330 [1/1] (0.00ns)   --->   "%tmp_278_cast = zext i18 %tmp_278 to i64" [./type.h:441->./sift.h:136]   --->   Operation 330 'zext' 'tmp_278_cast' <Predicate = (tmp_1677_i)> <Delay = 0.00>
ST_38 : Operation 331 [1/1] (0.00ns)   --->   "%src_val_V_addr = getelementptr [65536 x i32]* %src_val_V, i64 0, i64 %tmp_278_cast" [./type.h:441->./sift.h:136]   --->   Operation 331 'getelementptr' 'src_val_V_addr' <Predicate = (tmp_1677_i)> <Delay = 0.00>
ST_38 : Operation 332 [2/2] (1.99ns)   --->   "%src_val_V_load = load i32* %src_val_V_addr, align 4" [./type.h:441->./sift.h:136]   --->   Operation 332 'load' 'src_val_V_load' <Predicate = (tmp_1677_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 6> <RAM>

State 39 <SV = 5> <Delay = 3.99>
ST_39 : Operation 333 [1/1] (0.00ns)   --->   "%tmp_i_217 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)" [./type.h:438->./sift.h:136]   --->   Operation 333 'specregionbegin' 'tmp_i_217' <Predicate = (tmp_1677_i)> <Delay = 0.00>
ST_39 : Operation 334 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [./type.h:440->./sift.h:136]   --->   Operation 334 'specpipeline' <Predicate = (tmp_1677_i)> <Delay = 0.00>
ST_39 : Operation 335 [1/1] (0.00ns)   --->   "%gauss_pyr_0_val_V_a = getelementptr [65536 x i32]* %gauss_pyr_0_val_V, i64 0, i64 %tmp_278_cast" [./type.h:441->./sift.h:136]   --->   Operation 335 'getelementptr' 'gauss_pyr_0_val_V_a' <Predicate = (tmp_1677_i)> <Delay = 0.00>
ST_39 : Operation 336 [1/2] (1.99ns)   --->   "%src_val_V_load = load i32* %src_val_V_addr, align 4" [./type.h:441->./sift.h:136]   --->   Operation 336 'load' 'src_val_V_load' <Predicate = (tmp_1677_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 6> <RAM>
ST_39 : Operation 337 [1/1] (1.99ns)   --->   "store i32 %src_val_V_load, i32* %gauss_pyr_0_val_V_a, align 4" [./type.h:441->./sift.h:136]   --->   Operation 337 'store' <Predicate = (tmp_1677_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 6> <RAM>
ST_39 : Operation 338 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_i_217)" [./type.h:442->./sift.h:136]   --->   Operation 338 'specregionend' 'empty' <Predicate = (tmp_1677_i)> <Delay = 0.00>
ST_39 : Operation 339 [1/1] (0.00ns)   --->   "br label %.preheader.i" [./type.h:438->./sift.h:136]   --->   Operation 339 'br' <Predicate = (tmp_1677_i)> <Delay = 0.00>

State 40 <SV = 5> <Delay = 0.00>
ST_40 : Operation 340 [1/1] (0.00ns)   --->   "br label %.preheader10"   --->   Operation 340 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ src_val_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ src_rows_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ src_cols_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gauss_pyr_0_val_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ gauss_pyr_1_val_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ gauss_pyr_2_val_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ gauss_pyr_3_val_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ gauss_pyr_4_val_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ gauss_pyr_5_val_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ gauss_pyr_0_rows_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gauss_pyr_1_rows_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gauss_pyr_2_rows_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gauss_pyr_3_rows_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gauss_pyr_4_rows_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gauss_pyr_5_rows_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gauss_pyr_0_cols_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gauss_pyr_1_cols_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gauss_pyr_2_cols_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gauss_pyr_3_cols_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gauss_pyr_4_cols_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gauss_pyr_5_cols_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ pow_reduce_anonymo_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymo_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymo_9]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymo_10]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymo_8]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymo_11]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymo]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
gauss_pyr_5_cols_re    (read             ) [ 00111111111111111111111111111111111111111]
gauss_pyr_4_cols_re    (read             ) [ 00111111111111111111111111111110000000000]
gauss_pyr_3_cols_re    (read             ) [ 00111111111111111111111111111110000000000]
gauss_pyr_2_cols_re    (read             ) [ 00111111111111111111111111111110000000000]
gauss_pyr_1_cols_re    (read             ) [ 00111111111111111111111111111110000000000]
gauss_pyr_0_cols_re    (read             ) [ 00111111111111111111111111111110000000000]
gauss_pyr_5_rows_re    (read             ) [ 00111111111111111111111111111111111111111]
gauss_pyr_4_rows_re    (read             ) [ 00111111111111111111111111111110000000000]
gauss_pyr_3_rows_re    (read             ) [ 00111111111111111111111111111110000000000]
gauss_pyr_2_rows_re    (read             ) [ 00111111111111111111111111111110000000000]
gauss_pyr_1_rows_re    (read             ) [ 00111111111111111111111111111110000000000]
gauss_pyr_0_rows_re    (read             ) [ 00111111111111111111111111111110000000000]
src_cols_read_2        (read             ) [ 00111111111111111111111111111111111111111]
src_rows_read_2        (read             ) [ 00111111111111111111111111111111111111111]
sig_V                  (alloca           ) [ 00111111111111111111111111111111111111111]
sig_V_addr             (getelementptr    ) [ 00000000000000000000000000000000000000000]
StgValue_57            (store            ) [ 00000000000000000000000000000000000000000]
StgValue_58            (br               ) [ 01111111111111111111111111111110000000000]
i                      (phi              ) [ 00111111111111111111111111111110000000000]
exitcond3              (icmp             ) [ 00111111111111111111111111111110000000000]
StgValue_61            (speclooptripcount) [ 00000000000000000000000000000000000000000]
StgValue_62            (br               ) [ 00000000000000000000000000000000000000000]
tmp_s                  (add              ) [ 00010000000000000000000000000000000000000]
gauss_pyr_cols         (alloca           ) [ 00111111111111111111111111111111111111111]
gauss_pyr_rows         (alloca           ) [ 00111111111111111111111111111111111111111]
gauss_pyr_cols15_s     (alloca           ) [ 00000000000000000000000000000001111111111]
write_flag1            (alloca           ) [ 00111111111111111111111111111111111111111]
gauss_pyr_cols4        (alloca           ) [ 00111111111111111111111111111111111111111]
gauss_pyr_cols3        (alloca           ) [ 00111111111111111111111111111111111111111]
gauss_pyr_cols2        (alloca           ) [ 00111111111111111111111111111111111111111]
gauss_pyr_cols1        (alloca           ) [ 00111111111111111111111111111111111111111]
gauss_pyr_rows6        (alloca           ) [ 00111111111111111111111111111111111111111]
gauss_pyr_rows10_s     (alloca           ) [ 00000000000000000000000000000001111111111]
gauss_pyr_rows7        (alloca           ) [ 00111111111111111111111111111111111111111]
write_flag             (alloca           ) [ 00111111111111111111111111111111111111111]
gauss_pyr_rows9        (alloca           ) [ 00111111111111111111111111111111111111111]
gauss_pyr_rows8        (alloca           ) [ 00111111111111111111111111111111111111111]
StgValue_78            (store            ) [ 00000000000000000000000000000000000000000]
StgValue_79            (store            ) [ 00000000000000000000000000000000000000000]
StgValue_80            (store            ) [ 00000000000000000000000000000000000000000]
StgValue_81            (store            ) [ 00000000000000000000000000000000000000000]
StgValue_82            (store            ) [ 00000000000000000000000000000000000000000]
StgValue_83            (store            ) [ 00000000000000000000000000000000000000000]
StgValue_84            (store            ) [ 00000000000000000000000000000000000000000]
StgValue_85            (store            ) [ 00000000000000000000000000000000000000000]
StgValue_86            (store            ) [ 00000000000000000000000000000000000000000]
StgValue_87            (store            ) [ 00000000000000000000000000000000000000000]
StgValue_88            (store            ) [ 00000000000000000000000000000000000000000]
StgValue_89            (store            ) [ 00000000000000000000000000000000000000000]
StgValue_90            (br               ) [ 00111111111111111111111111111111111111111]
tmp_807_cast           (zext             ) [ 00001000000000000000000000000000000000000]
y_assign               (sitofp           ) [ 00000000000000000000000000000000000000000]
v_assign_7             (call             ) [ 00000000000000001000000000000000000000000]
d_assign_s             (fpext            ) [ 00000000000000000000000000000000000000000]
ireg_V                 (bitcast          ) [ 00000000000000000000000000000000000000000]
tmp                    (trunc            ) [ 00000000000000000000000000000000000000000]
isneg                  (bitselect        ) [ 00000000000000000100000000000000000000000]
exp_tmp_V              (partselect       ) [ 00000000000000000000000000000000000000000]
tmp_587                (zext             ) [ 00000000000000000000000000000000000000000]
tmp_1309               (trunc            ) [ 00000000000000000000000000000000000000000]
tmp_588                (bitconcatenate   ) [ 00000000000000000000000000000000000000000]
p_Result_s             (zext             ) [ 00000000000000000000000000000000000000000]
man_V_29               (sub              ) [ 00000000000000000000000000000000000000000]
man_V_30               (select           ) [ 00000000000000000100000000000000000000000]
tmp_589                (icmp             ) [ 00000000000000000100000000000000000000000]
F2                     (sub              ) [ 00000000000000000000000000000000000000000]
tmp_590                (icmp             ) [ 00000000000000000100000000000000000000000]
tmp_591                (add              ) [ 00000000000000000000000000000000000000000]
tmp_592                (sub              ) [ 00000000000000000000000000000000000000000]
sh_amt                 (select           ) [ 00000000000000000100000000000000000000000]
tmp_593                (icmp             ) [ 00000000000000000100000000000000000000000]
tmp_1310               (trunc            ) [ 00000000000000000100000000000000000000000]
tmp_1311               (partselect       ) [ 00000000000000000000000000000000000000000]
icmp                   (icmp             ) [ 00000000000000000100000000000000000000000]
sh_amt_7_cast          (sext             ) [ 00000000000000000000000000000000000000000]
tmp_594                (icmp             ) [ 00000000000000000000000000000000000000000]
tmp_595                (zext             ) [ 00000000000000000000000000000000000000000]
tmp_596                (ashr             ) [ 00000000000000000000000000000000000000000]
tmp_1312               (trunc            ) [ 00000000000000000000000000000000000000000]
storemerge             (select           ) [ 00000000000000000000000000000000000000000]
tmp_597                (shl              ) [ 00000000000000000000000000000000000000000]
sel_tmp1               (xor              ) [ 00000000000000000000000000000000000000000]
sel_tmp2               (and              ) [ 00000000000000000000000000000000000000000]
sel_tmp6_demorgan      (or               ) [ 00000000000000000000000000000000000000000]
sel_tmp6               (xor              ) [ 00000000000000000000000000000000000000000]
sel_tmp7               (and              ) [ 00000000000000000000000000000000000000000]
sel_tmp8               (xor              ) [ 00000000000000000000000000000000000000000]
sel_tmp9               (and              ) [ 00000000000000000000000000000000000000000]
sel_tmp15              (and              ) [ 00000000000000000000000000000000000000000]
sel_tmp21_demorgan     (or               ) [ 00000000000000000000000000000000000000000]
sel_tmp21              (xor              ) [ 00000000000000000000000000000000000000000]
sel_tmp22              (and              ) [ 00000000000000000000000000000000000000000]
newSel                 (select           ) [ 00000000000000000000000000000000000000000]
or_cond                (or               ) [ 00000000000000000000000000000000000000000]
newSel25               (select           ) [ 00000000000000000000000000000000000000000]
or_cond3               (or               ) [ 00000000000000000000000000000000000000000]
newSel26               (select           ) [ 00000000000000000000000000000000000000000]
or_cond4               (or               ) [ 00000000000000000000000000000000000000000]
newSel27               (select           ) [ 00000000000000000000000000000000000000000]
OP1_V_cast             (sext             ) [ 00000000000000000000000000000000000000000]
p_Val2_191             (mul              ) [ 00000000000000000000000000000000000000000]
tmp_598                (partselect       ) [ 00000000000000000010000000000000000000000]
OP1_V_34_cast          (sext             ) [ 00000000000000000001000000000000000000000]
p_Val2_192             (mul              ) [ 00000000000000000000000000000000000000000]
tmp_599                (partselect       ) [ 00000000000000000001000000000000000000000]
tmp_10                 (sext             ) [ 00000000000000000000000000000000000000000]
tmp_834_cast           (mul              ) [ 00000000000000000000000000000000000000000]
tmp_835_cast           (mul              ) [ 00000000000000000000000000000000000000000]
p_Val2_193             (sub              ) [ 00000000000000000000000000000000000000000]
this_assign_s          (partselect       ) [ 00000000000000000000111111111100000000000]
agg_result_V_i         (call             ) [ 00000000000000000000000000000010000000000]
tmp_600                (zext             ) [ 00000000000000000000000000000000000000000]
sig_V_addr_2           (getelementptr    ) [ 00000000000000000000000000000000000000000]
p_trunc_ext_cast       (zext             ) [ 00000000000000000000000000000000000000000]
StgValue_176           (store            ) [ 00000000000000000000000000000000000000000]
i_16                   (add              ) [ 01111111111111111111111111111110000000000]
StgValue_178           (br               ) [ 01111111111111111111111111111110000000000]
i1                     (phi              ) [ 00000000000000000000000000000001111111111]
exitcond               (icmp             ) [ 00000000000000000000000000000001111111111]
StgValue_181           (speclooptripcount) [ 00000000000000000000000000000000000000000]
i_17                   (add              ) [ 00100000000000000000000000000001111111111]
StgValue_183           (br               ) [ 00000000000000000000000000000000000000000]
tmp_601                (icmp             ) [ 00000000000000000000000000000001111111111]
StgValue_185           (br               ) [ 00000000000000000000000000000000000000000]
tmp_603                (zext             ) [ 00000000000000000000000000000000000000000]
sig_V_addr_1           (getelementptr    ) [ 00000000000000000000000000000000100000000]
StgValue_189           (br               ) [ 00000000000000000000000000000001111111111]
gauss_pyr_cols_load    (load             ) [ 00000000000000000000000000000000000000000]
gauss_pyr_rows_load    (load             ) [ 00000000000000000000000000000000000000000]
gauss_pyr_cols15_lo    (load             ) [ 00000000000000000000000000000000000000000]
write_flag1_load       (load             ) [ 00000000000000000000000000000000000000000]
gauss_pyr_cols4_load   (load             ) [ 00000000000000000000000000000000000000000]
gauss_pyr_cols3_load   (load             ) [ 00000000000000000000000000000000000000000]
gauss_pyr_cols2_load   (load             ) [ 00000000000000000000000000000000000000000]
gauss_pyr_cols1_load   (load             ) [ 00000000000000000000000000000000000000000]
gauss_pyr_rows6_load   (load             ) [ 00000000000000000000000000000000000000000]
gauss_pyr_rows10_lo_1  (load             ) [ 00000000000000000000000000000000000000000]
gauss_pyr_rows7_load   (load             ) [ 00000000000000000000000000000000000000000]
write_flag_load        (load             ) [ 00000000000000000000000000000000000000000]
gauss_pyr_rows9_load   (load             ) [ 00000000000000000000000000000000000000000]
gauss_pyr_rows8_load   (load             ) [ 00000000000000000000000000000000000000000]
gauss_pyr_5_rows_wr    (select           ) [ 00000000000000000000000000000000000000000]
gauss_pyr_5_cols_wr    (select           ) [ 00000000000000000000000000000000000000000]
mrv_013                (insertvalue      ) [ 00000000000000000000000000000000000000000]
mrv_114                (insertvalue      ) [ 00000000000000000000000000000000000000000]
mrv_215                (insertvalue      ) [ 00000000000000000000000000000000000000000]
mrv_s                  (insertvalue      ) [ 00000000000000000000000000000000000000000]
mrv_224                (insertvalue      ) [ 00000000000000000000000000000000000000000]
mrv_225                (insertvalue      ) [ 00000000000000000000000000000000000000000]
mrv_226                (insertvalue      ) [ 00000000000000000000000000000000000000000]
mrv_227                (insertvalue      ) [ 00000000000000000000000000000000000000000]
mrv_228                (insertvalue      ) [ 00000000000000000000000000000000000000000]
mrv_229                (insertvalue      ) [ 00000000000000000000000000000000000000000]
mrv_10                 (insertvalue      ) [ 00000000000000000000000000000000000000000]
mrv_11                 (insertvalue      ) [ 00000000000000000000000000000000000000000]
StgValue_218           (ret              ) [ 00000000000000000000000000000000000000000]
sig_V_load             (load             ) [ 00000000000000000000000000000000000000000]
p_Val2_321_cast        (sext             ) [ 00000000000000000000000000000000000000000]
tmp_604                (icmp             ) [ 00000000000000000000000000000000011100000]
is_neg                 (bitselect        ) [ 00000000000000000000000000000000011100000]
tmp_605                (sub              ) [ 00000000000000000000000000000000000000000]
p_Val2_195             (select           ) [ 00000000000000000000000000000000000000000]
p_Val2_cast            (sext             ) [ 00000000000000000000000000000000000000000]
p_Result_203           (partselect       ) [ 00000000000000000000000000000000000000000]
num_zeros              (cttz             ) [ 00000000000000000000000000000000000000000]
tmp32_V_76             (shl              ) [ 00000000000000000000000000000000011000000]
tmp_1314               (trunc            ) [ 00000000000000000000000000000000011100000]
f                      (uitofp           ) [ 00000000000000000000000000000000000000000]
tmp32_V                (bitcast          ) [ 00000000000000000000000000000000000100000]
p_Result_s_218         (partselect       ) [ 00000000000000000000000000000000000100000]
gauss_pyr_cols_load_1  (load             ) [ 00000000000000000000000000000000000000000]
gauss_pyr_rows_load_1  (load             ) [ 00000000000000000000000000000000000000000]
gauss_pyr_cols4_load_1 (load             ) [ 00000000000000000000000000000000000000000]
gauss_pyr_cols3_load_1 (load             ) [ 00000000000000000000000000000000000000000]
gauss_pyr_cols2_load_1 (load             ) [ 00000000000000000000000000000000000000000]
gauss_pyr_cols1_load_1 (load             ) [ 00000000000000000000000000000000000000000]
gauss_pyr_rows6_load_1 (load             ) [ 00000000000000000000000000000001000011111]
gauss_pyr_rows7_load_1 (load             ) [ 00000000000000000000000000000001000011111]
gauss_pyr_rows9_load_1 (load             ) [ 00000000000000000000000000000001000011111]
gauss_pyr_rows8_load_1 (load             ) [ 00000000000000000000000000000001000011111]
tmp_602                (add              ) [ 00000000000000000000000000000001000011111]
tmp_606                (icmp             ) [ 00000000000000000000000000000000000000000]
tmp_607                (sub              ) [ 00000000000000000000000000000000000000000]
tmp_608                (zext             ) [ 00000000000000000000000000000000000000000]
p_Repl2_81_trunc       (add              ) [ 00000000000000000000000000000000000000000]
tmp_609                (bitconcatenate   ) [ 00000000000000000000000000000000000000000]
p_Result_204           (partset          ) [ 00000000000000000000000000000000000000000]
f_25                   (bitcast          ) [ 00000000000000000000000000000000000000000]
p_03_i                 (select           ) [ 00000000000000000000000000000001000011111]
gauss_pyr_rows_addr6   (mux              ) [ 00000000000000000000000000000001000011111]
gauss_pyr_cols_addr1   (mux              ) [ 00000000000000000000000000000001000011111]
gauss_pyr_rows10_lo    (load             ) [ 00000000000000000000000000000000000000000]
write_flag_load_1      (load             ) [ 00000000000000000000000000000000000000000]
tmp_610                (call             ) [ 00000000000000000000000000000000000000000]
gauss_pyr_rows1        (extractvalue     ) [ 00000000000000000000000000000000000000000]
gauss_pyr_rows6_1      (mux              ) [ 00000000000000000000000000000000000000000]
gauss_pyr_rows10_1     (mux              ) [ 00000000000000000000000000000000000000000]
gauss_pyr_rows7_1      (mux              ) [ 00000000000000000000000000000000000000000]
write_flag_1           (mux              ) [ 00000000000000000000000000000000000000000]
gauss_pyr_rows9_1      (mux              ) [ 00000000000000000000000000000000000000000]
gauss_pyr_rows8_1      (mux              ) [ 00000000000000000000000000000000000000000]
gauss_pyr_cols5        (extractvalue     ) [ 00000000000000000000000000000000000000000]
StgValue_267           (switch           ) [ 00000000000000000000000000000000000000000]
StgValue_268           (store            ) [ 00000000000000000000000000000000000000000]
StgValue_269           (store            ) [ 00000000000000000000000000000000000000000]
StgValue_270           (store            ) [ 00000000000000000000000000000000000000000]
StgValue_271           (store            ) [ 00000000000000000000000000000000000000000]
StgValue_272           (store            ) [ 00000000000000000000000000000000000000000]
StgValue_273           (store            ) [ 00000000000000000000000000000000000000000]
StgValue_274           (store            ) [ 00000000000000000000000000000000000000000]
StgValue_275           (br               ) [ 00000000000000000000000000000000000000000]
StgValue_276           (store            ) [ 00000000000000000000000000000000000000000]
StgValue_277           (store            ) [ 00000000000000000000000000000000000000000]
StgValue_278           (store            ) [ 00000000000000000000000000000000000000000]
StgValue_279           (store            ) [ 00000000000000000000000000000000000000000]
StgValue_280           (store            ) [ 00000000000000000000000000000000000000000]
StgValue_281           (store            ) [ 00000000000000000000000000000000000000000]
StgValue_282           (store            ) [ 00000000000000000000000000000000000000000]
StgValue_283           (br               ) [ 00000000000000000000000000000000000000000]
StgValue_284           (store            ) [ 00000000000000000000000000000000000000000]
StgValue_285           (store            ) [ 00000000000000000000000000000000000000000]
StgValue_286           (store            ) [ 00000000000000000000000000000000000000000]
StgValue_287           (store            ) [ 00000000000000000000000000000000000000000]
StgValue_288           (store            ) [ 00000000000000000000000000000000000000000]
StgValue_289           (store            ) [ 00000000000000000000000000000000000000000]
StgValue_290           (store            ) [ 00000000000000000000000000000000000000000]
StgValue_291           (br               ) [ 00000000000000000000000000000000000000000]
StgValue_292           (store            ) [ 00000000000000000000000000000000000000000]
StgValue_293           (store            ) [ 00000000000000000000000000000000000000000]
StgValue_294           (store            ) [ 00000000000000000000000000000000000000000]
StgValue_295           (store            ) [ 00000000000000000000000000000000000000000]
StgValue_296           (store            ) [ 00000000000000000000000000000000000000000]
StgValue_297           (store            ) [ 00000000000000000000000000000000000000000]
StgValue_298           (store            ) [ 00000000000000000000000000000000000000000]
StgValue_299           (br               ) [ 00000000000000000000000000000000000000000]
StgValue_300           (store            ) [ 00000000000000000000000000000000000000000]
StgValue_301           (store            ) [ 00000000000000000000000000000000000000000]
StgValue_302           (store            ) [ 00000000000000000000000000000000000000000]
StgValue_303           (store            ) [ 00000000000000000000000000000000000000000]
StgValue_304           (store            ) [ 00000000000000000000000000000000000000000]
StgValue_305           (store            ) [ 00000000000000000000000000000000000000000]
StgValue_306           (store            ) [ 00000000000000000000000000000000000000000]
StgValue_307           (store            ) [ 00000000000000000000000000000000000000000]
StgValue_308           (br               ) [ 00000000000000000000000000000000000000000]
StgValue_309           (br               ) [ 00100000000000000000000000000001111111111]
i_i                    (phi              ) [ 00000000000000000000000000000000000001000]
i_i_cast               (zext             ) [ 00000000000000000000000000000000000000000]
tmp_i                  (icmp             ) [ 00000000000000000000000000000001111111111]
StgValue_313           (speclooptripcount) [ 00000000000000000000000000000000000000000]
i_18                   (add              ) [ 00000000000000000000000000000001111111111]
StgValue_315           (br               ) [ 00000000000000000000000000000000000000000]
tmp_1315               (trunc            ) [ 00000000000000000000000000000000000000000]
tmp_277_cast           (bitconcatenate   ) [ 00000000000000000000000000000000000000110]
StgValue_318           (br               ) [ 00000000000000000000000000000001111111111]
StgValue_319           (store            ) [ 00000000000000000000000000000000000000000]
StgValue_320           (store            ) [ 00000000000000000000000000000000000000000]
StgValue_321           (br               ) [ 00000000000000000000000000000000000000000]
j_i                    (phi              ) [ 00000000000000000000000000000000000000100]
j_i_cast               (zext             ) [ 00000000000000000000000000000000000000000]
tmp_1677_i             (icmp             ) [ 00000000000000000000000000000001111111111]
StgValue_325           (speclooptripcount) [ 00000000000000000000000000000000000000000]
j                      (add              ) [ 00000000000000000000000000000001111111111]
StgValue_327           (br               ) [ 00000000000000000000000000000000000000000]
tmp_1316               (trunc            ) [ 00000000000000000000000000000000000000000]
tmp_278                (add              ) [ 00000000000000000000000000000000000000000]
tmp_278_cast           (zext             ) [ 00000000000000000000000000000000000000110]
src_val_V_addr         (getelementptr    ) [ 00000000000000000000000000000000000000110]
tmp_i_217              (specregionbegin  ) [ 00000000000000000000000000000000000000000]
StgValue_334           (specpipeline     ) [ 00000000000000000000000000000000000000000]
gauss_pyr_0_val_V_a    (getelementptr    ) [ 00000000000000000000000000000000000000000]
src_val_V_load         (load             ) [ 00000000000000000000000000000000000000000]
StgValue_337           (store            ) [ 00000000000000000000000000000000000000000]
empty                  (specregionend    ) [ 00000000000000000000000000000000000000000]
StgValue_339           (br               ) [ 00000000000000000000000000000001111111111]
StgValue_340           (br               ) [ 00000000000000000000000000000001111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="src_val_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_val_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="src_rows_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_rows_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="src_cols_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_cols_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="gauss_pyr_0_val_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gauss_pyr_0_val_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="gauss_pyr_1_val_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gauss_pyr_1_val_V"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="gauss_pyr_2_val_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gauss_pyr_2_val_V"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="gauss_pyr_3_val_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gauss_pyr_3_val_V"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="gauss_pyr_4_val_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gauss_pyr_4_val_V"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="gauss_pyr_5_val_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gauss_pyr_5_val_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="gauss_pyr_0_rows_read">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gauss_pyr_0_rows_read"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="gauss_pyr_1_rows_read">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gauss_pyr_1_rows_read"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="gauss_pyr_2_rows_read">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gauss_pyr_2_rows_read"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="gauss_pyr_3_rows_read">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gauss_pyr_3_rows_read"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="gauss_pyr_4_rows_read">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gauss_pyr_4_rows_read"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="gauss_pyr_5_rows_read">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gauss_pyr_5_rows_read"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="gauss_pyr_0_cols_read">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gauss_pyr_0_cols_read"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="gauss_pyr_1_cols_read">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gauss_pyr_1_cols_read"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="gauss_pyr_2_cols_read">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gauss_pyr_2_cols_read"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="gauss_pyr_3_cols_read">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gauss_pyr_3_cols_read"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="gauss_pyr_4_cols_read">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gauss_pyr_4_cols_read"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="gauss_pyr_5_cols_read">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gauss_pyr_5_cols_read"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="pow_reduce_anonymo_7">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymo_7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="pow_reduce_anonymo_6">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymo_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="pow_reduce_anonymo_9">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymo_9"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="pow_reduce_anonymo_10">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymo_10"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="pow_reduce_anonymo_8">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymo_8"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="pow_reduce_anonymo_11">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymo_11"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="pow_reduce_anonymo">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymo"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_generic<float>"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i53.i1.i52"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i48.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sqrt_fixed<32, 16>"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i25.i32"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.cttz.i32"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i1.i8"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i32.i32.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.8i32.i3"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="GaussianBlur"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.8i1.i3"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i18.i10.i8"/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str72"/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="200" class="1004" name="sig_V_alloca_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sig_V/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="gauss_pyr_cols_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="gauss_pyr_cols/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="gauss_pyr_rows_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="gauss_pyr_rows/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="gauss_pyr_cols15_s_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="gauss_pyr_cols15_s/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="write_flag1_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="write_flag1/2 "/>
</bind>
</comp>

<comp id="220" class="1004" name="gauss_pyr_cols4_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="gauss_pyr_cols4/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="gauss_pyr_cols3_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="gauss_pyr_cols3/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="gauss_pyr_cols2_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="gauss_pyr_cols2/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="gauss_pyr_cols1_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="gauss_pyr_cols1/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="gauss_pyr_rows6_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="0"/>
<pin id="238" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="gauss_pyr_rows6/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="gauss_pyr_rows10_s_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="gauss_pyr_rows10_s/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="gauss_pyr_rows7_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="gauss_pyr_rows7/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="write_flag_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="write_flag/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="gauss_pyr_rows9_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="gauss_pyr_rows9/2 "/>
</bind>
</comp>

<comp id="256" class="1004" name="gauss_pyr_rows8_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="0"/>
<pin id="258" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="gauss_pyr_rows8/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="gauss_pyr_5_cols_re_read_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="0"/>
<pin id="262" dir="0" index="1" bw="32" slack="0"/>
<pin id="263" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gauss_pyr_5_cols_re/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="gauss_pyr_4_cols_re_read_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="0"/>
<pin id="268" dir="0" index="1" bw="32" slack="0"/>
<pin id="269" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gauss_pyr_4_cols_re/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="gauss_pyr_3_cols_re_read_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="0"/>
<pin id="274" dir="0" index="1" bw="32" slack="0"/>
<pin id="275" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gauss_pyr_3_cols_re/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="gauss_pyr_2_cols_re_read_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="32" slack="0"/>
<pin id="280" dir="0" index="1" bw="32" slack="0"/>
<pin id="281" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gauss_pyr_2_cols_re/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="gauss_pyr_1_cols_re_read_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="0"/>
<pin id="286" dir="0" index="1" bw="32" slack="0"/>
<pin id="287" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gauss_pyr_1_cols_re/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="gauss_pyr_0_cols_re_read_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="0"/>
<pin id="292" dir="0" index="1" bw="32" slack="0"/>
<pin id="293" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gauss_pyr_0_cols_re/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="gauss_pyr_5_rows_re_read_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="0"/>
<pin id="298" dir="0" index="1" bw="32" slack="0"/>
<pin id="299" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gauss_pyr_5_rows_re/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="gauss_pyr_4_rows_re_read_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="32" slack="0"/>
<pin id="304" dir="0" index="1" bw="32" slack="0"/>
<pin id="305" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gauss_pyr_4_rows_re/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="gauss_pyr_3_rows_re_read_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="32" slack="0"/>
<pin id="310" dir="0" index="1" bw="32" slack="0"/>
<pin id="311" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gauss_pyr_3_rows_re/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="gauss_pyr_2_rows_re_read_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="0"/>
<pin id="316" dir="0" index="1" bw="32" slack="0"/>
<pin id="317" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gauss_pyr_2_rows_re/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="gauss_pyr_1_rows_re_read_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="32" slack="0"/>
<pin id="322" dir="0" index="1" bw="32" slack="0"/>
<pin id="323" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gauss_pyr_1_rows_re/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="gauss_pyr_0_rows_re_read_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="32" slack="0"/>
<pin id="328" dir="0" index="1" bw="32" slack="0"/>
<pin id="329" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gauss_pyr_0_rows_re/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="src_cols_read_2_read_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="32" slack="0"/>
<pin id="334" dir="0" index="1" bw="32" slack="0"/>
<pin id="335" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_cols_read_2/1 "/>
</bind>
</comp>

<comp id="338" class="1004" name="src_rows_read_2_read_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="32" slack="0"/>
<pin id="340" dir="0" index="1" bw="32" slack="0"/>
<pin id="341" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_rows_read_2/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="sig_V_addr_gep_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="25" slack="0"/>
<pin id="346" dir="0" index="1" bw="1" slack="0"/>
<pin id="347" dir="0" index="2" bw="1" slack="0"/>
<pin id="348" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sig_V_addr/1 "/>
</bind>
</comp>

<comp id="352" class="1004" name="grp_access_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="3" slack="0"/>
<pin id="354" dir="0" index="1" bw="25" slack="0"/>
<pin id="355" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="356" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_57/1 StgValue_176/30 sig_V_load/31 "/>
</bind>
</comp>

<comp id="359" class="1004" name="sig_V_addr_2_gep_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="25" slack="2147483647"/>
<pin id="361" dir="0" index="1" bw="1" slack="0"/>
<pin id="362" dir="0" index="2" bw="3" slack="0"/>
<pin id="363" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sig_V_addr_2/30 "/>
</bind>
</comp>

<comp id="366" class="1004" name="sig_V_addr_1_gep_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="25" slack="2147483647"/>
<pin id="368" dir="0" index="1" bw="1" slack="0"/>
<pin id="369" dir="0" index="2" bw="3" slack="0"/>
<pin id="370" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sig_V_addr_1/31 "/>
</bind>
</comp>

<comp id="373" class="1004" name="src_val_V_addr_gep_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="32" slack="0"/>
<pin id="375" dir="0" index="1" bw="1" slack="0"/>
<pin id="376" dir="0" index="2" bw="18" slack="0"/>
<pin id="377" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="src_val_V_addr/38 "/>
</bind>
</comp>

<comp id="380" class="1004" name="grp_access_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="16" slack="0"/>
<pin id="382" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="383" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="384" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_val_V_load/38 "/>
</bind>
</comp>

<comp id="386" class="1004" name="gauss_pyr_0_val_V_a_gep_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="32" slack="0"/>
<pin id="388" dir="0" index="1" bw="1" slack="0"/>
<pin id="389" dir="0" index="2" bw="18" slack="1"/>
<pin id="390" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gauss_pyr_0_val_V_a/39 "/>
</bind>
</comp>

<comp id="393" class="1004" name="StgValue_337_access_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="16" slack="0"/>
<pin id="395" dir="0" index="1" bw="32" slack="0"/>
<pin id="396" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="397" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_337/39 "/>
</bind>
</comp>

<comp id="400" class="1005" name="i_reg_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="3" slack="1"/>
<pin id="402" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="404" class="1004" name="i_phi_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="1" slack="1"/>
<pin id="406" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="407" dir="0" index="2" bw="3" slack="1"/>
<pin id="408" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="409" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="412" class="1005" name="i1_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="3" slack="1"/>
<pin id="414" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i1 (phireg) "/>
</bind>
</comp>

<comp id="416" class="1004" name="i1_phi_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="1" slack="1"/>
<pin id="418" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="419" dir="0" index="2" bw="3" slack="0"/>
<pin id="420" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="421" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1/31 "/>
</bind>
</comp>

<comp id="424" class="1005" name="i_i_reg_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="31" slack="1"/>
<pin id="426" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i_i (phireg) "/>
</bind>
</comp>

<comp id="428" class="1004" name="i_i_phi_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="31" slack="0"/>
<pin id="430" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="431" dir="0" index="2" bw="1" slack="1"/>
<pin id="432" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="433" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i/37 "/>
</bind>
</comp>

<comp id="435" class="1005" name="j_i_reg_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="31" slack="1"/>
<pin id="437" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="j_i (phireg) "/>
</bind>
</comp>

<comp id="439" class="1004" name="j_i_phi_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="31" slack="0"/>
<pin id="441" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="442" dir="0" index="2" bw="1" slack="1"/>
<pin id="443" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="444" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_i/38 "/>
</bind>
</comp>

<comp id="446" class="1004" name="grp_GaussianBlur_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="64" slack="0"/>
<pin id="448" dir="0" index="1" bw="32" slack="0"/>
<pin id="449" dir="0" index="2" bw="26" slack="0"/>
<pin id="450" dir="0" index="3" bw="26" slack="0"/>
<pin id="451" dir="0" index="4" bw="26" slack="0"/>
<pin id="452" dir="0" index="5" bw="26" slack="0"/>
<pin id="453" dir="0" index="6" bw="3" slack="0"/>
<pin id="454" dir="0" index="7" bw="32" slack="0"/>
<pin id="455" dir="0" index="8" bw="32" slack="0"/>
<pin id="456" dir="0" index="9" bw="26" slack="0"/>
<pin id="457" dir="0" index="10" bw="3" slack="4"/>
<pin id="458" dir="0" index="11" bw="32" slack="0"/>
<pin id="459" dir="0" index="12" bw="32" slack="0"/>
<pin id="460" dir="1" index="13" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_610/35 "/>
</bind>
</comp>

<comp id="469" class="1004" name="grp_sqrt_fixed_32_16_s_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="24" slack="0"/>
<pin id="471" dir="0" index="1" bw="32" slack="1"/>
<pin id="472" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="agg_result_V_i/20 "/>
</bind>
</comp>

<comp id="474" class="1004" name="grp_pow_generic_float_s_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="32" slack="0"/>
<pin id="476" dir="0" index="1" bw="32" slack="0"/>
<pin id="477" dir="0" index="2" bw="32" slack="0"/>
<pin id="478" dir="0" index="3" bw="6" slack="0"/>
<pin id="479" dir="0" index="4" bw="56" slack="0"/>
<pin id="480" dir="0" index="5" bw="52" slack="0"/>
<pin id="481" dir="0" index="6" bw="49" slack="0"/>
<pin id="482" dir="0" index="7" bw="44" slack="0"/>
<pin id="483" dir="0" index="8" bw="27" slack="0"/>
<pin id="484" dir="0" index="9" bw="8" slack="0"/>
<pin id="485" dir="1" index="10" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="v_assign_7/4 "/>
</bind>
</comp>

<comp id="495" class="1004" name="grp_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="32" slack="1"/>
<pin id="497" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="uitofp(38) " fcode="uitofp"/>
<opset="f/33 "/>
</bind>
</comp>

<comp id="498" class="1004" name="grp_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="3" slack="0"/>
<pin id="500" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sitofp(39) " fcode="sitofp"/>
<opset="y_assign/3 "/>
</bind>
</comp>

<comp id="502" class="1004" name="d_assign_s_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="32" slack="1"/>
<pin id="504" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="fpext(41) " fcode="fpext"/>
<opset="d_assign_s/16 "/>
</bind>
</comp>

<comp id="505" class="1004" name="grp_load_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="32" slack="1"/>
<pin id="507" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="gauss_pyr_cols_load/31 gauss_pyr_cols_load_1/35 "/>
</bind>
</comp>

<comp id="508" class="1004" name="grp_load_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="32" slack="1"/>
<pin id="510" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="gauss_pyr_rows_load/31 gauss_pyr_rows_load_1/35 "/>
</bind>
</comp>

<comp id="511" class="1004" name="grp_load_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="32" slack="1"/>
<pin id="513" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="gauss_pyr_cols4_load/31 gauss_pyr_cols4_load_1/35 "/>
</bind>
</comp>

<comp id="514" class="1004" name="grp_load_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="32" slack="1"/>
<pin id="516" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="gauss_pyr_cols3_load/31 gauss_pyr_cols3_load_1/35 "/>
</bind>
</comp>

<comp id="517" class="1004" name="grp_load_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="32" slack="1"/>
<pin id="519" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="gauss_pyr_cols2_load/31 gauss_pyr_cols2_load_1/35 "/>
</bind>
</comp>

<comp id="520" class="1004" name="grp_load_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="32" slack="1"/>
<pin id="522" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="gauss_pyr_cols1_load/31 gauss_pyr_cols1_load_1/35 "/>
</bind>
</comp>

<comp id="523" class="1004" name="grp_load_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="32" slack="1"/>
<pin id="525" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="gauss_pyr_rows6_load/31 gauss_pyr_rows6_load_1/35 "/>
</bind>
</comp>

<comp id="526" class="1004" name="grp_load_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="32" slack="1"/>
<pin id="528" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="gauss_pyr_rows10_lo_1/31 gauss_pyr_rows10_lo/36 "/>
</bind>
</comp>

<comp id="529" class="1004" name="grp_load_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="32" slack="1"/>
<pin id="531" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="gauss_pyr_rows7_load/31 gauss_pyr_rows7_load_1/35 "/>
</bind>
</comp>

<comp id="532" class="1004" name="grp_load_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="1" slack="1"/>
<pin id="534" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="write_flag_load/31 write_flag_load_1/36 "/>
</bind>
</comp>

<comp id="535" class="1004" name="grp_load_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="32" slack="1"/>
<pin id="537" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="gauss_pyr_rows9_load/31 gauss_pyr_rows9_load_1/35 "/>
</bind>
</comp>

<comp id="538" class="1004" name="grp_load_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="32" slack="1"/>
<pin id="540" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="gauss_pyr_rows8_load/31 gauss_pyr_rows8_load_1/35 "/>
</bind>
</comp>

<comp id="541" class="1004" name="grp_store_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="32" slack="0"/>
<pin id="543" dir="0" index="1" bw="32" slack="6"/>
<pin id="544" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_268/36 StgValue_276/36 StgValue_284/36 StgValue_292/36 StgValue_300/36 "/>
</bind>
</comp>

<comp id="545" class="1004" name="grp_store_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="32" slack="0"/>
<pin id="547" dir="0" index="1" bw="32" slack="6"/>
<pin id="548" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_269/36 StgValue_277/36 StgValue_285/36 StgValue_293/36 StgValue_301/36 "/>
</bind>
</comp>

<comp id="549" class="1004" name="grp_store_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="1" slack="0"/>
<pin id="551" dir="0" index="1" bw="1" slack="6"/>
<pin id="552" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_270/36 StgValue_278/36 StgValue_286/36 StgValue_294/36 StgValue_302/36 "/>
</bind>
</comp>

<comp id="553" class="1004" name="grp_store_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="32" slack="0"/>
<pin id="555" dir="0" index="1" bw="32" slack="6"/>
<pin id="556" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_271/36 StgValue_279/36 StgValue_287/36 StgValue_295/36 StgValue_303/36 "/>
</bind>
</comp>

<comp id="557" class="1004" name="grp_store_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="32" slack="0"/>
<pin id="559" dir="0" index="1" bw="32" slack="6"/>
<pin id="560" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_272/36 StgValue_280/36 StgValue_288/36 StgValue_296/36 StgValue_304/36 "/>
</bind>
</comp>

<comp id="561" class="1004" name="grp_store_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="32" slack="0"/>
<pin id="563" dir="0" index="1" bw="32" slack="6"/>
<pin id="564" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_273/36 StgValue_281/36 StgValue_289/36 StgValue_297/36 StgValue_305/36 "/>
</bind>
</comp>

<comp id="565" class="1004" name="exitcond3_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="3" slack="0"/>
<pin id="567" dir="0" index="1" bw="3" slack="0"/>
<pin id="568" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/2 "/>
</bind>
</comp>

<comp id="571" class="1004" name="tmp_s_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="1" slack="0"/>
<pin id="573" dir="0" index="1" bw="3" slack="0"/>
<pin id="574" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="577" class="1004" name="StgValue_78_store_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="32" slack="1"/>
<pin id="579" dir="0" index="1" bw="32" slack="0"/>
<pin id="580" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_78/2 "/>
</bind>
</comp>

<comp id="581" class="1004" name="StgValue_79_store_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="32" slack="1"/>
<pin id="583" dir="0" index="1" bw="32" slack="0"/>
<pin id="584" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_79/2 "/>
</bind>
</comp>

<comp id="585" class="1004" name="StgValue_80_store_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="1" slack="0"/>
<pin id="587" dir="0" index="1" bw="1" slack="0"/>
<pin id="588" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_80/2 "/>
</bind>
</comp>

<comp id="590" class="1004" name="StgValue_81_store_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="32" slack="1"/>
<pin id="592" dir="0" index="1" bw="32" slack="0"/>
<pin id="593" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_81/2 "/>
</bind>
</comp>

<comp id="594" class="1004" name="StgValue_82_store_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="32" slack="1"/>
<pin id="596" dir="0" index="1" bw="32" slack="0"/>
<pin id="597" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_82/2 "/>
</bind>
</comp>

<comp id="598" class="1004" name="StgValue_83_store_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="32" slack="1"/>
<pin id="600" dir="0" index="1" bw="32" slack="0"/>
<pin id="601" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_83/2 "/>
</bind>
</comp>

<comp id="602" class="1004" name="StgValue_84_store_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="32" slack="1"/>
<pin id="604" dir="0" index="1" bw="32" slack="0"/>
<pin id="605" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_84/2 "/>
</bind>
</comp>

<comp id="606" class="1004" name="StgValue_85_store_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="32" slack="1"/>
<pin id="608" dir="0" index="1" bw="32" slack="0"/>
<pin id="609" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_85/2 "/>
</bind>
</comp>

<comp id="610" class="1004" name="StgValue_86_store_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="32" slack="1"/>
<pin id="612" dir="0" index="1" bw="32" slack="0"/>
<pin id="613" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_86/2 "/>
</bind>
</comp>

<comp id="614" class="1004" name="StgValue_87_store_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="1" slack="0"/>
<pin id="616" dir="0" index="1" bw="1" slack="0"/>
<pin id="617" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_87/2 "/>
</bind>
</comp>

<comp id="619" class="1004" name="StgValue_88_store_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="32" slack="1"/>
<pin id="621" dir="0" index="1" bw="32" slack="0"/>
<pin id="622" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_88/2 "/>
</bind>
</comp>

<comp id="623" class="1004" name="StgValue_89_store_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="32" slack="1"/>
<pin id="625" dir="0" index="1" bw="32" slack="0"/>
<pin id="626" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_89/2 "/>
</bind>
</comp>

<comp id="627" class="1004" name="tmp_807_cast_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="3" slack="1"/>
<pin id="629" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_807_cast/3 "/>
</bind>
</comp>

<comp id="631" class="1004" name="ireg_V_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="64" slack="0"/>
<pin id="633" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="ireg_V/16 "/>
</bind>
</comp>

<comp id="635" class="1004" name="tmp_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="64" slack="0"/>
<pin id="637" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/16 "/>
</bind>
</comp>

<comp id="639" class="1004" name="isneg_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="1" slack="0"/>
<pin id="641" dir="0" index="1" bw="64" slack="0"/>
<pin id="642" dir="0" index="2" bw="7" slack="0"/>
<pin id="643" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isneg/16 "/>
</bind>
</comp>

<comp id="647" class="1004" name="exp_tmp_V_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="11" slack="0"/>
<pin id="649" dir="0" index="1" bw="64" slack="0"/>
<pin id="650" dir="0" index="2" bw="7" slack="0"/>
<pin id="651" dir="0" index="3" bw="7" slack="0"/>
<pin id="652" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="exp_tmp_V/16 "/>
</bind>
</comp>

<comp id="657" class="1004" name="tmp_587_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="11" slack="0"/>
<pin id="659" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_587/16 "/>
</bind>
</comp>

<comp id="661" class="1004" name="tmp_1309_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="64" slack="0"/>
<pin id="663" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1309/16 "/>
</bind>
</comp>

<comp id="665" class="1004" name="tmp_588_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="53" slack="0"/>
<pin id="667" dir="0" index="1" bw="1" slack="0"/>
<pin id="668" dir="0" index="2" bw="52" slack="0"/>
<pin id="669" dir="1" index="3" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_588/16 "/>
</bind>
</comp>

<comp id="673" class="1004" name="p_Result_s_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="53" slack="0"/>
<pin id="675" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Result_s/16 "/>
</bind>
</comp>

<comp id="677" class="1004" name="man_V_29_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="1" slack="0"/>
<pin id="679" dir="0" index="1" bw="53" slack="0"/>
<pin id="680" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="man_V_29/16 "/>
</bind>
</comp>

<comp id="683" class="1004" name="man_V_30_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="1" slack="0"/>
<pin id="685" dir="0" index="1" bw="54" slack="0"/>
<pin id="686" dir="0" index="2" bw="54" slack="0"/>
<pin id="687" dir="1" index="3" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="man_V_30/16 "/>
</bind>
</comp>

<comp id="691" class="1004" name="tmp_589_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="63" slack="0"/>
<pin id="693" dir="0" index="1" bw="63" slack="0"/>
<pin id="694" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_589/16 "/>
</bind>
</comp>

<comp id="697" class="1004" name="F2_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="12" slack="0"/>
<pin id="699" dir="0" index="1" bw="11" slack="0"/>
<pin id="700" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="F2/16 "/>
</bind>
</comp>

<comp id="703" class="1004" name="tmp_590_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="12" slack="0"/>
<pin id="705" dir="0" index="1" bw="12" slack="0"/>
<pin id="706" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_590/16 "/>
</bind>
</comp>

<comp id="709" class="1004" name="tmp_591_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="5" slack="0"/>
<pin id="711" dir="0" index="1" bw="12" slack="0"/>
<pin id="712" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_591/16 "/>
</bind>
</comp>

<comp id="715" class="1004" name="tmp_592_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="6" slack="0"/>
<pin id="717" dir="0" index="1" bw="12" slack="0"/>
<pin id="718" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_592/16 "/>
</bind>
</comp>

<comp id="721" class="1004" name="sh_amt_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="1" slack="0"/>
<pin id="723" dir="0" index="1" bw="12" slack="0"/>
<pin id="724" dir="0" index="2" bw="12" slack="0"/>
<pin id="725" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sh_amt/16 "/>
</bind>
</comp>

<comp id="729" class="1004" name="tmp_593_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="12" slack="0"/>
<pin id="731" dir="0" index="1" bw="12" slack="0"/>
<pin id="732" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_593/16 "/>
</bind>
</comp>

<comp id="735" class="1004" name="tmp_1310_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="54" slack="0"/>
<pin id="737" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1310/16 "/>
</bind>
</comp>

<comp id="739" class="1004" name="tmp_1311_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="7" slack="0"/>
<pin id="741" dir="0" index="1" bw="12" slack="0"/>
<pin id="742" dir="0" index="2" bw="4" slack="0"/>
<pin id="743" dir="0" index="3" bw="5" slack="0"/>
<pin id="744" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1311/16 "/>
</bind>
</comp>

<comp id="749" class="1004" name="icmp_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="7" slack="0"/>
<pin id="751" dir="0" index="1" bw="7" slack="0"/>
<pin id="752" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/16 "/>
</bind>
</comp>

<comp id="755" class="1004" name="sh_amt_7_cast_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="12" slack="1"/>
<pin id="757" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_amt_7_cast/17 "/>
</bind>
</comp>

<comp id="758" class="1004" name="tmp_594_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="12" slack="1"/>
<pin id="760" dir="0" index="1" bw="12" slack="0"/>
<pin id="761" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_594/17 "/>
</bind>
</comp>

<comp id="763" class="1004" name="tmp_595_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="12" slack="0"/>
<pin id="765" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_595/17 "/>
</bind>
</comp>

<comp id="767" class="1004" name="tmp_596_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="54" slack="1"/>
<pin id="769" dir="0" index="1" bw="32" slack="0"/>
<pin id="770" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="tmp_596/17 "/>
</bind>
</comp>

<comp id="772" class="1004" name="tmp_1312_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="54" slack="0"/>
<pin id="774" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1312/17 "/>
</bind>
</comp>

<comp id="776" class="1004" name="storemerge_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="1" slack="1"/>
<pin id="778" dir="0" index="1" bw="32" slack="0"/>
<pin id="779" dir="0" index="2" bw="32" slack="0"/>
<pin id="780" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="storemerge/17 "/>
</bind>
</comp>

<comp id="783" class="1004" name="tmp_597_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="32" slack="1"/>
<pin id="785" dir="0" index="1" bw="12" slack="0"/>
<pin id="786" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_597/17 "/>
</bind>
</comp>

<comp id="788" class="1004" name="sel_tmp1_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="1" slack="1"/>
<pin id="790" dir="0" index="1" bw="1" slack="0"/>
<pin id="791" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp1/17 "/>
</bind>
</comp>

<comp id="793" class="1004" name="sel_tmp2_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="1" slack="1"/>
<pin id="795" dir="0" index="1" bw="1" slack="0"/>
<pin id="796" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp2/17 "/>
</bind>
</comp>

<comp id="798" class="1004" name="sel_tmp6_demorgan_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="1" slack="1"/>
<pin id="800" dir="0" index="1" bw="1" slack="1"/>
<pin id="801" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp6_demorgan/17 "/>
</bind>
</comp>

<comp id="802" class="1004" name="sel_tmp6_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="1" slack="0"/>
<pin id="804" dir="0" index="1" bw="1" slack="0"/>
<pin id="805" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp6/17 "/>
</bind>
</comp>

<comp id="808" class="1004" name="sel_tmp7_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="1" slack="1"/>
<pin id="810" dir="0" index="1" bw="1" slack="0"/>
<pin id="811" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp7/17 "/>
</bind>
</comp>

<comp id="813" class="1004" name="sel_tmp8_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="1" slack="0"/>
<pin id="815" dir="0" index="1" bw="1" slack="0"/>
<pin id="816" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp8/17 "/>
</bind>
</comp>

<comp id="819" class="1004" name="sel_tmp9_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="1" slack="0"/>
<pin id="821" dir="0" index="1" bw="1" slack="0"/>
<pin id="822" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp9/17 "/>
</bind>
</comp>

<comp id="825" class="1004" name="sel_tmp15_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="1" slack="0"/>
<pin id="827" dir="0" index="1" bw="1" slack="0"/>
<pin id="828" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp15/17 "/>
</bind>
</comp>

<comp id="831" class="1004" name="sel_tmp21_demorgan_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="1" slack="0"/>
<pin id="833" dir="0" index="1" bw="1" slack="1"/>
<pin id="834" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp21_demorgan/17 "/>
</bind>
</comp>

<comp id="836" class="1004" name="sel_tmp21_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="1" slack="0"/>
<pin id="838" dir="0" index="1" bw="1" slack="0"/>
<pin id="839" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp21/17 "/>
</bind>
</comp>

<comp id="842" class="1004" name="sel_tmp22_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="1" slack="1"/>
<pin id="844" dir="0" index="1" bw="1" slack="0"/>
<pin id="845" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp22/17 "/>
</bind>
</comp>

<comp id="847" class="1004" name="newSel_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="1" slack="0"/>
<pin id="849" dir="0" index="1" bw="32" slack="0"/>
<pin id="850" dir="0" index="2" bw="32" slack="0"/>
<pin id="851" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel/17 "/>
</bind>
</comp>

<comp id="855" class="1004" name="or_cond_fu_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="1" slack="0"/>
<pin id="857" dir="0" index="1" bw="1" slack="0"/>
<pin id="858" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond/17 "/>
</bind>
</comp>

<comp id="861" class="1004" name="newSel25_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="1" slack="0"/>
<pin id="863" dir="0" index="1" bw="32" slack="0"/>
<pin id="864" dir="0" index="2" bw="32" slack="1"/>
<pin id="865" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel25/17 "/>
</bind>
</comp>

<comp id="868" class="1004" name="or_cond3_fu_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="1" slack="0"/>
<pin id="870" dir="0" index="1" bw="1" slack="0"/>
<pin id="871" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond3/17 "/>
</bind>
</comp>

<comp id="874" class="1004" name="newSel26_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="1" slack="0"/>
<pin id="876" dir="0" index="1" bw="32" slack="0"/>
<pin id="877" dir="0" index="2" bw="32" slack="0"/>
<pin id="878" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel26/17 "/>
</bind>
</comp>

<comp id="882" class="1004" name="or_cond4_fu_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="1" slack="0"/>
<pin id="884" dir="0" index="1" bw="1" slack="0"/>
<pin id="885" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond4/17 "/>
</bind>
</comp>

<comp id="888" class="1004" name="newSel27_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="1" slack="0"/>
<pin id="890" dir="0" index="1" bw="32" slack="0"/>
<pin id="891" dir="0" index="2" bw="32" slack="0"/>
<pin id="892" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel27/17 "/>
</bind>
</comp>

<comp id="896" class="1004" name="OP1_V_cast_fu_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="32" slack="0"/>
<pin id="898" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V_cast/17 "/>
</bind>
</comp>

<comp id="900" class="1004" name="p_Val2_191_fu_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="18" slack="0"/>
<pin id="902" dir="0" index="1" bw="32" slack="0"/>
<pin id="903" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_191/17 "/>
</bind>
</comp>

<comp id="906" class="1004" name="tmp_598_fu_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="32" slack="0"/>
<pin id="908" dir="0" index="1" bw="48" slack="0"/>
<pin id="909" dir="0" index="2" bw="6" slack="0"/>
<pin id="910" dir="0" index="3" bw="7" slack="0"/>
<pin id="911" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_598/17 "/>
</bind>
</comp>

<comp id="916" class="1004" name="OP1_V_34_cast_fu_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="32" slack="1"/>
<pin id="918" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V_34_cast/18 "/>
</bind>
</comp>

<comp id="919" class="1004" name="p_Val2_192_fu_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="18" slack="0"/>
<pin id="921" dir="0" index="1" bw="32" slack="0"/>
<pin id="922" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_192/18 "/>
</bind>
</comp>

<comp id="925" class="1004" name="tmp_599_fu_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="32" slack="0"/>
<pin id="927" dir="0" index="1" bw="48" slack="0"/>
<pin id="928" dir="0" index="2" bw="6" slack="0"/>
<pin id="929" dir="0" index="3" bw="7" slack="0"/>
<pin id="930" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_599/18 "/>
</bind>
</comp>

<comp id="935" class="1004" name="tmp_10_fu_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="32" slack="1"/>
<pin id="937" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_10/19 "/>
</bind>
</comp>

<comp id="938" class="1004" name="tmp_834_cast_fu_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="32" slack="0"/>
<pin id="940" dir="0" index="1" bw="32" slack="0"/>
<pin id="941" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_834_cast/19 "/>
</bind>
</comp>

<comp id="944" class="1004" name="tmp_835_cast_fu_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="32" slack="1"/>
<pin id="946" dir="0" index="1" bw="32" slack="1"/>
<pin id="947" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_835_cast/19 "/>
</bind>
</comp>

<comp id="948" class="1004" name="p_Val2_193_fu_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="48" slack="0"/>
<pin id="950" dir="0" index="1" bw="48" slack="0"/>
<pin id="951" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_Val2_193/19 "/>
</bind>
</comp>

<comp id="954" class="1004" name="this_assign_s_fu_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="32" slack="0"/>
<pin id="956" dir="0" index="1" bw="48" slack="0"/>
<pin id="957" dir="0" index="2" bw="6" slack="0"/>
<pin id="958" dir="0" index="3" bw="7" slack="0"/>
<pin id="959" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="this_assign_s/19 "/>
</bind>
</comp>

<comp id="964" class="1004" name="tmp_600_fu_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="3" slack="28"/>
<pin id="966" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_600/30 "/>
</bind>
</comp>

<comp id="969" class="1004" name="p_trunc_ext_cast_fu_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="24" slack="1"/>
<pin id="971" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_trunc_ext_cast/30 "/>
</bind>
</comp>

<comp id="973" class="1004" name="i_16_fu_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="1" slack="0"/>
<pin id="975" dir="0" index="1" bw="3" slack="28"/>
<pin id="976" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_16/30 "/>
</bind>
</comp>

<comp id="979" class="1004" name="exitcond_fu_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="3" slack="0"/>
<pin id="981" dir="0" index="1" bw="3" slack="0"/>
<pin id="982" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/31 "/>
</bind>
</comp>

<comp id="985" class="1004" name="i_17_fu_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="3" slack="0"/>
<pin id="987" dir="0" index="1" bw="1" slack="0"/>
<pin id="988" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_17/31 "/>
</bind>
</comp>

<comp id="991" class="1004" name="tmp_601_fu_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="3" slack="0"/>
<pin id="993" dir="0" index="1" bw="3" slack="0"/>
<pin id="994" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_601/31 "/>
</bind>
</comp>

<comp id="997" class="1004" name="tmp_603_fu_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="3" slack="0"/>
<pin id="999" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_603/31 "/>
</bind>
</comp>

<comp id="1002" class="1004" name="gauss_pyr_cols15_lo_load_fu_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="32" slack="1"/>
<pin id="1004" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="gauss_pyr_cols15_lo/31 "/>
</bind>
</comp>

<comp id="1005" class="1004" name="write_flag1_load_load_fu_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="1" slack="1"/>
<pin id="1007" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="write_flag1_load/31 "/>
</bind>
</comp>

<comp id="1008" class="1004" name="gauss_pyr_5_rows_wr_fu_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="1" slack="0"/>
<pin id="1010" dir="0" index="1" bw="32" slack="0"/>
<pin id="1011" dir="0" index="2" bw="32" slack="2"/>
<pin id="1012" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="gauss_pyr_5_rows_wr/31 "/>
</bind>
</comp>

<comp id="1015" class="1004" name="gauss_pyr_5_cols_wr_fu_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="1" slack="0"/>
<pin id="1017" dir="0" index="1" bw="32" slack="0"/>
<pin id="1018" dir="0" index="2" bw="32" slack="2"/>
<pin id="1019" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="gauss_pyr_5_cols_wr/31 "/>
</bind>
</comp>

<comp id="1022" class="1004" name="mrv_013_fu_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="384" slack="0"/>
<pin id="1024" dir="0" index="1" bw="32" slack="0"/>
<pin id="1025" dir="1" index="2" bw="384" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_013/31 "/>
</bind>
</comp>

<comp id="1028" class="1004" name="mrv_114_fu_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="384" slack="0"/>
<pin id="1030" dir="0" index="1" bw="32" slack="0"/>
<pin id="1031" dir="1" index="2" bw="384" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_114/31 "/>
</bind>
</comp>

<comp id="1034" class="1004" name="mrv_215_fu_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="384" slack="0"/>
<pin id="1036" dir="0" index="1" bw="32" slack="0"/>
<pin id="1037" dir="1" index="2" bw="384" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_215/31 "/>
</bind>
</comp>

<comp id="1040" class="1004" name="mrv_s_fu_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="384" slack="0"/>
<pin id="1042" dir="0" index="1" bw="32" slack="0"/>
<pin id="1043" dir="1" index="2" bw="384" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_s/31 "/>
</bind>
</comp>

<comp id="1046" class="1004" name="mrv_224_fu_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="384" slack="0"/>
<pin id="1048" dir="0" index="1" bw="32" slack="0"/>
<pin id="1049" dir="1" index="2" bw="384" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_224/31 "/>
</bind>
</comp>

<comp id="1052" class="1004" name="mrv_225_fu_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="384" slack="0"/>
<pin id="1054" dir="0" index="1" bw="32" slack="0"/>
<pin id="1055" dir="1" index="2" bw="384" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_225/31 "/>
</bind>
</comp>

<comp id="1058" class="1004" name="mrv_226_fu_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="384" slack="0"/>
<pin id="1060" dir="0" index="1" bw="32" slack="0"/>
<pin id="1061" dir="1" index="2" bw="384" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_226/31 "/>
</bind>
</comp>

<comp id="1064" class="1004" name="mrv_227_fu_1064">
<pin_list>
<pin id="1065" dir="0" index="0" bw="384" slack="0"/>
<pin id="1066" dir="0" index="1" bw="32" slack="0"/>
<pin id="1067" dir="1" index="2" bw="384" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_227/31 "/>
</bind>
</comp>

<comp id="1070" class="1004" name="mrv_228_fu_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="384" slack="0"/>
<pin id="1072" dir="0" index="1" bw="32" slack="0"/>
<pin id="1073" dir="1" index="2" bw="384" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_228/31 "/>
</bind>
</comp>

<comp id="1076" class="1004" name="mrv_229_fu_1076">
<pin_list>
<pin id="1077" dir="0" index="0" bw="384" slack="0"/>
<pin id="1078" dir="0" index="1" bw="32" slack="0"/>
<pin id="1079" dir="1" index="2" bw="384" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_229/31 "/>
</bind>
</comp>

<comp id="1082" class="1004" name="mrv_10_fu_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="384" slack="0"/>
<pin id="1084" dir="0" index="1" bw="32" slack="0"/>
<pin id="1085" dir="1" index="2" bw="384" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_10/31 "/>
</bind>
</comp>

<comp id="1088" class="1004" name="mrv_11_fu_1088">
<pin_list>
<pin id="1089" dir="0" index="0" bw="384" slack="0"/>
<pin id="1090" dir="0" index="1" bw="32" slack="0"/>
<pin id="1091" dir="1" index="2" bw="384" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_11/31 "/>
</bind>
</comp>

<comp id="1094" class="1004" name="p_Val2_321_cast_fu_1094">
<pin_list>
<pin id="1095" dir="0" index="0" bw="25" slack="0"/>
<pin id="1096" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_Val2_321_cast/32 "/>
</bind>
</comp>

<comp id="1098" class="1004" name="tmp_604_fu_1098">
<pin_list>
<pin id="1099" dir="0" index="0" bw="25" slack="0"/>
<pin id="1100" dir="0" index="1" bw="25" slack="0"/>
<pin id="1101" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_604/32 "/>
</bind>
</comp>

<comp id="1104" class="1004" name="is_neg_fu_1104">
<pin_list>
<pin id="1105" dir="0" index="0" bw="1" slack="0"/>
<pin id="1106" dir="0" index="1" bw="25" slack="0"/>
<pin id="1107" dir="0" index="2" bw="6" slack="0"/>
<pin id="1108" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="is_neg/32 "/>
</bind>
</comp>

<comp id="1112" class="1004" name="tmp_605_fu_1112">
<pin_list>
<pin id="1113" dir="0" index="0" bw="1" slack="0"/>
<pin id="1114" dir="0" index="1" bw="25" slack="0"/>
<pin id="1115" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_605/32 "/>
</bind>
</comp>

<comp id="1118" class="1004" name="p_Val2_195_fu_1118">
<pin_list>
<pin id="1119" dir="0" index="0" bw="1" slack="0"/>
<pin id="1120" dir="0" index="1" bw="26" slack="0"/>
<pin id="1121" dir="0" index="2" bw="26" slack="0"/>
<pin id="1122" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_195/32 "/>
</bind>
</comp>

<comp id="1126" class="1004" name="p_Val2_cast_fu_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="26" slack="0"/>
<pin id="1128" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_Val2_cast/32 "/>
</bind>
</comp>

<comp id="1130" class="1004" name="p_Result_203_fu_1130">
<pin_list>
<pin id="1131" dir="0" index="0" bw="32" slack="0"/>
<pin id="1132" dir="0" index="1" bw="26" slack="0"/>
<pin id="1133" dir="0" index="2" bw="6" slack="0"/>
<pin id="1134" dir="0" index="3" bw="1" slack="0"/>
<pin id="1135" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_203/32 "/>
</bind>
</comp>

<comp id="1140" class="1004" name="num_zeros_fu_1140">
<pin_list>
<pin id="1141" dir="0" index="0" bw="32" slack="0"/>
<pin id="1142" dir="0" index="1" bw="32" slack="0"/>
<pin id="1143" dir="0" index="2" bw="1" slack="0"/>
<pin id="1144" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="cttz(524) " fcode="cttz"/>
<opset="num_zeros/32 "/>
</bind>
</comp>

<comp id="1148" class="1004" name="tmp32_V_76_fu_1148">
<pin_list>
<pin id="1149" dir="0" index="0" bw="26" slack="0"/>
<pin id="1150" dir="0" index="1" bw="32" slack="0"/>
<pin id="1151" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp32_V_76/32 "/>
</bind>
</comp>

<comp id="1154" class="1004" name="tmp_1314_fu_1154">
<pin_list>
<pin id="1155" dir="0" index="0" bw="32" slack="0"/>
<pin id="1156" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1314/32 "/>
</bind>
</comp>

<comp id="1158" class="1004" name="tmp32_V_fu_1158">
<pin_list>
<pin id="1159" dir="0" index="0" bw="32" slack="0"/>
<pin id="1160" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp32_V/34 "/>
</bind>
</comp>

<comp id="1162" class="1004" name="p_Result_s_218_fu_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="8" slack="0"/>
<pin id="1164" dir="0" index="1" bw="32" slack="0"/>
<pin id="1165" dir="0" index="2" bw="6" slack="0"/>
<pin id="1166" dir="0" index="3" bw="6" slack="0"/>
<pin id="1167" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_s_218/34 "/>
</bind>
</comp>

<comp id="1172" class="1004" name="tmp_602_fu_1172">
<pin_list>
<pin id="1173" dir="0" index="0" bw="1" slack="0"/>
<pin id="1174" dir="0" index="1" bw="3" slack="4"/>
<pin id="1175" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_602/35 "/>
</bind>
</comp>

<comp id="1179" class="1004" name="tmp_606_fu_1179">
<pin_list>
<pin id="1180" dir="0" index="0" bw="8" slack="1"/>
<pin id="1181" dir="0" index="1" bw="8" slack="0"/>
<pin id="1182" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_606/35 "/>
</bind>
</comp>

<comp id="1184" class="1004" name="tmp_607_fu_1184">
<pin_list>
<pin id="1185" dir="0" index="0" bw="8" slack="0"/>
<pin id="1186" dir="0" index="1" bw="8" slack="3"/>
<pin id="1187" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_607/35 "/>
</bind>
</comp>

<comp id="1189" class="1004" name="tmp_608_fu_1189">
<pin_list>
<pin id="1190" dir="0" index="0" bw="1" slack="0"/>
<pin id="1191" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_608/35 "/>
</bind>
</comp>

<comp id="1193" class="1004" name="p_Repl2_81_trunc_fu_1193">
<pin_list>
<pin id="1194" dir="0" index="0" bw="8" slack="0"/>
<pin id="1195" dir="0" index="1" bw="1" slack="0"/>
<pin id="1196" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Repl2_81_trunc/35 "/>
</bind>
</comp>

<comp id="1199" class="1004" name="tmp_609_fu_1199">
<pin_list>
<pin id="1200" dir="0" index="0" bw="9" slack="0"/>
<pin id="1201" dir="0" index="1" bw="1" slack="3"/>
<pin id="1202" dir="0" index="2" bw="8" slack="0"/>
<pin id="1203" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_609/35 "/>
</bind>
</comp>

<comp id="1206" class="1004" name="p_Result_204_fu_1206">
<pin_list>
<pin id="1207" dir="0" index="0" bw="32" slack="0"/>
<pin id="1208" dir="0" index="1" bw="32" slack="1"/>
<pin id="1209" dir="0" index="2" bw="9" slack="0"/>
<pin id="1210" dir="0" index="3" bw="6" slack="0"/>
<pin id="1211" dir="0" index="4" bw="6" slack="0"/>
<pin id="1212" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_204/35 "/>
</bind>
</comp>

<comp id="1217" class="1004" name="f_25_fu_1217">
<pin_list>
<pin id="1218" dir="0" index="0" bw="32" slack="0"/>
<pin id="1219" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="f_25/35 "/>
</bind>
</comp>

<comp id="1221" class="1004" name="p_03_i_fu_1221">
<pin_list>
<pin id="1222" dir="0" index="0" bw="1" slack="3"/>
<pin id="1223" dir="0" index="1" bw="32" slack="0"/>
<pin id="1224" dir="0" index="2" bw="32" slack="0"/>
<pin id="1225" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_03_i/35 "/>
</bind>
</comp>

<comp id="1230" class="1004" name="gauss_pyr_rows_addr6_fu_1230">
<pin_list>
<pin id="1231" dir="0" index="0" bw="32" slack="0"/>
<pin id="1232" dir="0" index="1" bw="32" slack="0"/>
<pin id="1233" dir="0" index="2" bw="32" slack="0"/>
<pin id="1234" dir="0" index="3" bw="32" slack="0"/>
<pin id="1235" dir="0" index="4" bw="32" slack="0"/>
<pin id="1236" dir="0" index="5" bw="32" slack="0"/>
<pin id="1237" dir="0" index="6" bw="32" slack="0"/>
<pin id="1238" dir="0" index="7" bw="32" slack="0"/>
<pin id="1239" dir="0" index="8" bw="32" slack="0"/>
<pin id="1240" dir="0" index="9" bw="3" slack="0"/>
<pin id="1241" dir="1" index="10" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="gauss_pyr_rows_addr6/35 "/>
</bind>
</comp>

<comp id="1253" class="1004" name="gauss_pyr_cols_addr1_fu_1253">
<pin_list>
<pin id="1254" dir="0" index="0" bw="32" slack="0"/>
<pin id="1255" dir="0" index="1" bw="32" slack="0"/>
<pin id="1256" dir="0" index="2" bw="32" slack="0"/>
<pin id="1257" dir="0" index="3" bw="32" slack="0"/>
<pin id="1258" dir="0" index="4" bw="32" slack="0"/>
<pin id="1259" dir="0" index="5" bw="32" slack="0"/>
<pin id="1260" dir="0" index="6" bw="32" slack="0"/>
<pin id="1261" dir="0" index="7" bw="32" slack="0"/>
<pin id="1262" dir="0" index="8" bw="32" slack="0"/>
<pin id="1263" dir="0" index="9" bw="3" slack="0"/>
<pin id="1264" dir="1" index="10" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="gauss_pyr_cols_addr1/35 "/>
</bind>
</comp>

<comp id="1276" class="1004" name="gauss_pyr_rows1_fu_1276">
<pin_list>
<pin id="1277" dir="0" index="0" bw="64" slack="0"/>
<pin id="1278" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="gauss_pyr_rows1/36 "/>
</bind>
</comp>

<comp id="1280" class="1004" name="gauss_pyr_rows6_1_fu_1280">
<pin_list>
<pin id="1281" dir="0" index="0" bw="32" slack="0"/>
<pin id="1282" dir="0" index="1" bw="32" slack="1"/>
<pin id="1283" dir="0" index="2" bw="32" slack="0"/>
<pin id="1284" dir="0" index="3" bw="32" slack="1"/>
<pin id="1285" dir="0" index="4" bw="32" slack="1"/>
<pin id="1286" dir="0" index="5" bw="32" slack="1"/>
<pin id="1287" dir="0" index="6" bw="32" slack="1"/>
<pin id="1288" dir="0" index="7" bw="32" slack="1"/>
<pin id="1289" dir="0" index="8" bw="32" slack="1"/>
<pin id="1290" dir="0" index="9" bw="3" slack="5"/>
<pin id="1291" dir="1" index="10" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="gauss_pyr_rows6_1/36 "/>
</bind>
</comp>

<comp id="1296" class="1004" name="gauss_pyr_rows10_1_fu_1296">
<pin_list>
<pin id="1297" dir="0" index="0" bw="32" slack="0"/>
<pin id="1298" dir="0" index="1" bw="32" slack="0"/>
<pin id="1299" dir="0" index="2" bw="32" slack="0"/>
<pin id="1300" dir="0" index="3" bw="32" slack="0"/>
<pin id="1301" dir="0" index="4" bw="32" slack="0"/>
<pin id="1302" dir="0" index="5" bw="32" slack="0"/>
<pin id="1303" dir="0" index="6" bw="32" slack="0"/>
<pin id="1304" dir="0" index="7" bw="32" slack="0"/>
<pin id="1305" dir="0" index="8" bw="32" slack="0"/>
<pin id="1306" dir="0" index="9" bw="3" slack="5"/>
<pin id="1307" dir="1" index="10" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="gauss_pyr_rows10_1/36 "/>
</bind>
</comp>

<comp id="1319" class="1004" name="gauss_pyr_rows7_1_fu_1319">
<pin_list>
<pin id="1320" dir="0" index="0" bw="32" slack="0"/>
<pin id="1321" dir="0" index="1" bw="32" slack="1"/>
<pin id="1322" dir="0" index="2" bw="32" slack="1"/>
<pin id="1323" dir="0" index="3" bw="32" slack="0"/>
<pin id="1324" dir="0" index="4" bw="32" slack="1"/>
<pin id="1325" dir="0" index="5" bw="32" slack="1"/>
<pin id="1326" dir="0" index="6" bw="32" slack="1"/>
<pin id="1327" dir="0" index="7" bw="32" slack="1"/>
<pin id="1328" dir="0" index="8" bw="32" slack="1"/>
<pin id="1329" dir="0" index="9" bw="3" slack="5"/>
<pin id="1330" dir="1" index="10" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="gauss_pyr_rows7_1/36 "/>
</bind>
</comp>

<comp id="1335" class="1004" name="write_flag_1_fu_1335">
<pin_list>
<pin id="1336" dir="0" index="0" bw="1" slack="0"/>
<pin id="1337" dir="0" index="1" bw="1" slack="0"/>
<pin id="1338" dir="0" index="2" bw="1" slack="0"/>
<pin id="1339" dir="0" index="3" bw="1" slack="0"/>
<pin id="1340" dir="0" index="4" bw="1" slack="0"/>
<pin id="1341" dir="0" index="5" bw="1" slack="0"/>
<pin id="1342" dir="0" index="6" bw="1" slack="0"/>
<pin id="1343" dir="0" index="7" bw="1" slack="0"/>
<pin id="1344" dir="0" index="8" bw="1" slack="0"/>
<pin id="1345" dir="0" index="9" bw="3" slack="5"/>
<pin id="1346" dir="1" index="10" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="write_flag_1/36 "/>
</bind>
</comp>

<comp id="1358" class="1004" name="gauss_pyr_rows9_1_fu_1358">
<pin_list>
<pin id="1359" dir="0" index="0" bw="32" slack="0"/>
<pin id="1360" dir="0" index="1" bw="32" slack="1"/>
<pin id="1361" dir="0" index="2" bw="32" slack="1"/>
<pin id="1362" dir="0" index="3" bw="32" slack="1"/>
<pin id="1363" dir="0" index="4" bw="32" slack="1"/>
<pin id="1364" dir="0" index="5" bw="32" slack="0"/>
<pin id="1365" dir="0" index="6" bw="32" slack="1"/>
<pin id="1366" dir="0" index="7" bw="32" slack="1"/>
<pin id="1367" dir="0" index="8" bw="32" slack="1"/>
<pin id="1368" dir="0" index="9" bw="3" slack="5"/>
<pin id="1369" dir="1" index="10" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="gauss_pyr_rows9_1/36 "/>
</bind>
</comp>

<comp id="1374" class="1004" name="gauss_pyr_rows8_1_fu_1374">
<pin_list>
<pin id="1375" dir="0" index="0" bw="32" slack="0"/>
<pin id="1376" dir="0" index="1" bw="32" slack="1"/>
<pin id="1377" dir="0" index="2" bw="32" slack="1"/>
<pin id="1378" dir="0" index="3" bw="32" slack="1"/>
<pin id="1379" dir="0" index="4" bw="32" slack="0"/>
<pin id="1380" dir="0" index="5" bw="32" slack="1"/>
<pin id="1381" dir="0" index="6" bw="32" slack="1"/>
<pin id="1382" dir="0" index="7" bw="32" slack="1"/>
<pin id="1383" dir="0" index="8" bw="32" slack="1"/>
<pin id="1384" dir="0" index="9" bw="3" slack="5"/>
<pin id="1385" dir="1" index="10" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="gauss_pyr_rows8_1/36 "/>
</bind>
</comp>

<comp id="1390" class="1004" name="gauss_pyr_cols5_fu_1390">
<pin_list>
<pin id="1391" dir="0" index="0" bw="64" slack="0"/>
<pin id="1392" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="gauss_pyr_cols5/36 "/>
</bind>
</comp>

<comp id="1394" class="1004" name="StgValue_274_store_fu_1394">
<pin_list>
<pin id="1395" dir="0" index="0" bw="32" slack="0"/>
<pin id="1396" dir="0" index="1" bw="32" slack="6"/>
<pin id="1397" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_274/36 "/>
</bind>
</comp>

<comp id="1399" class="1004" name="StgValue_282_store_fu_1399">
<pin_list>
<pin id="1400" dir="0" index="0" bw="32" slack="0"/>
<pin id="1401" dir="0" index="1" bw="32" slack="6"/>
<pin id="1402" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_282/36 "/>
</bind>
</comp>

<comp id="1404" class="1004" name="StgValue_290_store_fu_1404">
<pin_list>
<pin id="1405" dir="0" index="0" bw="32" slack="0"/>
<pin id="1406" dir="0" index="1" bw="32" slack="6"/>
<pin id="1407" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_290/36 "/>
</bind>
</comp>

<comp id="1409" class="1004" name="StgValue_298_store_fu_1409">
<pin_list>
<pin id="1410" dir="0" index="0" bw="32" slack="0"/>
<pin id="1411" dir="0" index="1" bw="32" slack="6"/>
<pin id="1412" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_298/36 "/>
</bind>
</comp>

<comp id="1414" class="1004" name="StgValue_306_store_fu_1414">
<pin_list>
<pin id="1415" dir="0" index="0" bw="1" slack="0"/>
<pin id="1416" dir="0" index="1" bw="1" slack="6"/>
<pin id="1417" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_306/36 "/>
</bind>
</comp>

<comp id="1419" class="1004" name="StgValue_307_store_fu_1419">
<pin_list>
<pin id="1420" dir="0" index="0" bw="32" slack="0"/>
<pin id="1421" dir="0" index="1" bw="32" slack="6"/>
<pin id="1422" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_307/36 "/>
</bind>
</comp>

<comp id="1424" class="1004" name="i_i_cast_fu_1424">
<pin_list>
<pin id="1425" dir="0" index="0" bw="31" slack="0"/>
<pin id="1426" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_i_cast/37 "/>
</bind>
</comp>

<comp id="1428" class="1004" name="tmp_i_fu_1428">
<pin_list>
<pin id="1429" dir="0" index="0" bw="32" slack="0"/>
<pin id="1430" dir="0" index="1" bw="32" slack="3"/>
<pin id="1431" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i/37 "/>
</bind>
</comp>

<comp id="1433" class="1004" name="i_18_fu_1433">
<pin_list>
<pin id="1434" dir="0" index="0" bw="31" slack="0"/>
<pin id="1435" dir="0" index="1" bw="1" slack="0"/>
<pin id="1436" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_18/37 "/>
</bind>
</comp>

<comp id="1439" class="1004" name="tmp_1315_fu_1439">
<pin_list>
<pin id="1440" dir="0" index="0" bw="31" slack="0"/>
<pin id="1441" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1315/37 "/>
</bind>
</comp>

<comp id="1443" class="1004" name="tmp_277_cast_fu_1443">
<pin_list>
<pin id="1444" dir="0" index="0" bw="18" slack="0"/>
<pin id="1445" dir="0" index="1" bw="10" slack="0"/>
<pin id="1446" dir="0" index="2" bw="1" slack="0"/>
<pin id="1447" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_277_cast/37 "/>
</bind>
</comp>

<comp id="1451" class="1004" name="StgValue_319_store_fu_1451">
<pin_list>
<pin id="1452" dir="0" index="0" bw="32" slack="3"/>
<pin id="1453" dir="0" index="1" bw="32" slack="2"/>
<pin id="1454" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_319/37 "/>
</bind>
</comp>

<comp id="1455" class="1004" name="StgValue_320_store_fu_1455">
<pin_list>
<pin id="1456" dir="0" index="0" bw="32" slack="3"/>
<pin id="1457" dir="0" index="1" bw="32" slack="2"/>
<pin id="1458" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_320/37 "/>
</bind>
</comp>

<comp id="1459" class="1004" name="j_i_cast_fu_1459">
<pin_list>
<pin id="1460" dir="0" index="0" bw="31" slack="0"/>
<pin id="1461" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_i_cast/38 "/>
</bind>
</comp>

<comp id="1463" class="1004" name="tmp_1677_i_fu_1463">
<pin_list>
<pin id="1464" dir="0" index="0" bw="32" slack="0"/>
<pin id="1465" dir="0" index="1" bw="32" slack="4"/>
<pin id="1466" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1677_i/38 "/>
</bind>
</comp>

<comp id="1468" class="1004" name="j_fu_1468">
<pin_list>
<pin id="1469" dir="0" index="0" bw="31" slack="0"/>
<pin id="1470" dir="0" index="1" bw="1" slack="0"/>
<pin id="1471" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/38 "/>
</bind>
</comp>

<comp id="1474" class="1004" name="tmp_1316_fu_1474">
<pin_list>
<pin id="1475" dir="0" index="0" bw="31" slack="0"/>
<pin id="1476" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1316/38 "/>
</bind>
</comp>

<comp id="1478" class="1004" name="tmp_278_fu_1478">
<pin_list>
<pin id="1479" dir="0" index="0" bw="18" slack="1"/>
<pin id="1480" dir="0" index="1" bw="18" slack="0"/>
<pin id="1481" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_278/38 "/>
</bind>
</comp>

<comp id="1483" class="1004" name="tmp_278_cast_fu_1483">
<pin_list>
<pin id="1484" dir="0" index="0" bw="18" slack="0"/>
<pin id="1485" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_278_cast/38 "/>
</bind>
</comp>

<comp id="1488" class="1005" name="gauss_pyr_5_cols_re_reg_1488">
<pin_list>
<pin id="1489" dir="0" index="0" bw="32" slack="2"/>
<pin id="1490" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="gauss_pyr_5_cols_re "/>
</bind>
</comp>

<comp id="1493" class="1005" name="gauss_pyr_4_cols_re_reg_1493">
<pin_list>
<pin id="1494" dir="0" index="0" bw="32" slack="1"/>
<pin id="1495" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gauss_pyr_4_cols_re "/>
</bind>
</comp>

<comp id="1498" class="1005" name="gauss_pyr_3_cols_re_reg_1498">
<pin_list>
<pin id="1499" dir="0" index="0" bw="32" slack="1"/>
<pin id="1500" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gauss_pyr_3_cols_re "/>
</bind>
</comp>

<comp id="1503" class="1005" name="gauss_pyr_2_cols_re_reg_1503">
<pin_list>
<pin id="1504" dir="0" index="0" bw="32" slack="1"/>
<pin id="1505" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gauss_pyr_2_cols_re "/>
</bind>
</comp>

<comp id="1508" class="1005" name="gauss_pyr_1_cols_re_reg_1508">
<pin_list>
<pin id="1509" dir="0" index="0" bw="32" slack="1"/>
<pin id="1510" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gauss_pyr_1_cols_re "/>
</bind>
</comp>

<comp id="1513" class="1005" name="gauss_pyr_0_cols_re_reg_1513">
<pin_list>
<pin id="1514" dir="0" index="0" bw="32" slack="1"/>
<pin id="1515" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gauss_pyr_0_cols_re "/>
</bind>
</comp>

<comp id="1518" class="1005" name="gauss_pyr_5_rows_re_reg_1518">
<pin_list>
<pin id="1519" dir="0" index="0" bw="32" slack="2"/>
<pin id="1520" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="gauss_pyr_5_rows_re "/>
</bind>
</comp>

<comp id="1523" class="1005" name="gauss_pyr_4_rows_re_reg_1523">
<pin_list>
<pin id="1524" dir="0" index="0" bw="32" slack="1"/>
<pin id="1525" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gauss_pyr_4_rows_re "/>
</bind>
</comp>

<comp id="1528" class="1005" name="gauss_pyr_3_rows_re_reg_1528">
<pin_list>
<pin id="1529" dir="0" index="0" bw="32" slack="1"/>
<pin id="1530" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gauss_pyr_3_rows_re "/>
</bind>
</comp>

<comp id="1533" class="1005" name="gauss_pyr_2_rows_re_reg_1533">
<pin_list>
<pin id="1534" dir="0" index="0" bw="32" slack="1"/>
<pin id="1535" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gauss_pyr_2_rows_re "/>
</bind>
</comp>

<comp id="1538" class="1005" name="gauss_pyr_1_rows_re_reg_1538">
<pin_list>
<pin id="1539" dir="0" index="0" bw="32" slack="1"/>
<pin id="1540" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gauss_pyr_1_rows_re "/>
</bind>
</comp>

<comp id="1543" class="1005" name="gauss_pyr_0_rows_re_reg_1543">
<pin_list>
<pin id="1544" dir="0" index="0" bw="32" slack="1"/>
<pin id="1545" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gauss_pyr_0_rows_re "/>
</bind>
</comp>

<comp id="1548" class="1005" name="src_cols_read_2_reg_1548">
<pin_list>
<pin id="1549" dir="0" index="0" bw="32" slack="3"/>
<pin id="1550" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="src_cols_read_2 "/>
</bind>
</comp>

<comp id="1554" class="1005" name="src_rows_read_2_reg_1554">
<pin_list>
<pin id="1555" dir="0" index="0" bw="32" slack="3"/>
<pin id="1556" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="src_rows_read_2 "/>
</bind>
</comp>

<comp id="1563" class="1005" name="tmp_s_reg_1563">
<pin_list>
<pin id="1564" dir="0" index="0" bw="3" slack="1"/>
<pin id="1565" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="1568" class="1005" name="gauss_pyr_cols_reg_1568">
<pin_list>
<pin id="1569" dir="0" index="0" bw="32" slack="0"/>
<pin id="1570" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="gauss_pyr_cols "/>
</bind>
</comp>

<comp id="1575" class="1005" name="gauss_pyr_rows_reg_1575">
<pin_list>
<pin id="1576" dir="0" index="0" bw="32" slack="0"/>
<pin id="1577" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="gauss_pyr_rows "/>
</bind>
</comp>

<comp id="1582" class="1005" name="gauss_pyr_cols15_s_reg_1582">
<pin_list>
<pin id="1583" dir="0" index="0" bw="32" slack="1"/>
<pin id="1584" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gauss_pyr_cols15_s "/>
</bind>
</comp>

<comp id="1588" class="1005" name="write_flag1_reg_1588">
<pin_list>
<pin id="1589" dir="0" index="0" bw="1" slack="0"/>
<pin id="1590" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="write_flag1 "/>
</bind>
</comp>

<comp id="1595" class="1005" name="gauss_pyr_cols4_reg_1595">
<pin_list>
<pin id="1596" dir="0" index="0" bw="32" slack="0"/>
<pin id="1597" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="gauss_pyr_cols4 "/>
</bind>
</comp>

<comp id="1602" class="1005" name="gauss_pyr_cols3_reg_1602">
<pin_list>
<pin id="1603" dir="0" index="0" bw="32" slack="0"/>
<pin id="1604" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="gauss_pyr_cols3 "/>
</bind>
</comp>

<comp id="1609" class="1005" name="gauss_pyr_cols2_reg_1609">
<pin_list>
<pin id="1610" dir="0" index="0" bw="32" slack="0"/>
<pin id="1611" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="gauss_pyr_cols2 "/>
</bind>
</comp>

<comp id="1616" class="1005" name="gauss_pyr_cols1_reg_1616">
<pin_list>
<pin id="1617" dir="0" index="0" bw="32" slack="0"/>
<pin id="1618" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="gauss_pyr_cols1 "/>
</bind>
</comp>

<comp id="1623" class="1005" name="gauss_pyr_rows6_reg_1623">
<pin_list>
<pin id="1624" dir="0" index="0" bw="32" slack="0"/>
<pin id="1625" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="gauss_pyr_rows6 "/>
</bind>
</comp>

<comp id="1630" class="1005" name="gauss_pyr_rows10_s_reg_1630">
<pin_list>
<pin id="1631" dir="0" index="0" bw="32" slack="1"/>
<pin id="1632" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gauss_pyr_rows10_s "/>
</bind>
</comp>

<comp id="1636" class="1005" name="gauss_pyr_rows7_reg_1636">
<pin_list>
<pin id="1637" dir="0" index="0" bw="32" slack="0"/>
<pin id="1638" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="gauss_pyr_rows7 "/>
</bind>
</comp>

<comp id="1643" class="1005" name="write_flag_reg_1643">
<pin_list>
<pin id="1644" dir="0" index="0" bw="1" slack="0"/>
<pin id="1645" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="write_flag "/>
</bind>
</comp>

<comp id="1650" class="1005" name="gauss_pyr_rows9_reg_1650">
<pin_list>
<pin id="1651" dir="0" index="0" bw="32" slack="0"/>
<pin id="1652" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="gauss_pyr_rows9 "/>
</bind>
</comp>

<comp id="1657" class="1005" name="gauss_pyr_rows8_reg_1657">
<pin_list>
<pin id="1658" dir="0" index="0" bw="32" slack="0"/>
<pin id="1659" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="gauss_pyr_rows8 "/>
</bind>
</comp>

<comp id="1664" class="1005" name="tmp_807_cast_reg_1664">
<pin_list>
<pin id="1665" dir="0" index="0" bw="32" slack="1"/>
<pin id="1666" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_807_cast "/>
</bind>
</comp>

<comp id="1669" class="1005" name="v_assign_7_reg_1669">
<pin_list>
<pin id="1670" dir="0" index="0" bw="32" slack="1"/>
<pin id="1671" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v_assign_7 "/>
</bind>
</comp>

<comp id="1674" class="1005" name="isneg_reg_1674">
<pin_list>
<pin id="1675" dir="0" index="0" bw="1" slack="1"/>
<pin id="1676" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="isneg "/>
</bind>
</comp>

<comp id="1679" class="1005" name="man_V_30_reg_1679">
<pin_list>
<pin id="1680" dir="0" index="0" bw="54" slack="1"/>
<pin id="1681" dir="1" index="1" bw="54" slack="1"/>
</pin_list>
<bind>
<opset="man_V_30 "/>
</bind>
</comp>

<comp id="1684" class="1005" name="tmp_589_reg_1684">
<pin_list>
<pin id="1685" dir="0" index="0" bw="1" slack="1"/>
<pin id="1686" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_589 "/>
</bind>
</comp>

<comp id="1690" class="1005" name="tmp_590_reg_1690">
<pin_list>
<pin id="1691" dir="0" index="0" bw="1" slack="1"/>
<pin id="1692" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_590 "/>
</bind>
</comp>

<comp id="1696" class="1005" name="sh_amt_reg_1696">
<pin_list>
<pin id="1697" dir="0" index="0" bw="12" slack="1"/>
<pin id="1698" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="sh_amt "/>
</bind>
</comp>

<comp id="1702" class="1005" name="tmp_593_reg_1702">
<pin_list>
<pin id="1703" dir="0" index="0" bw="1" slack="1"/>
<pin id="1704" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_593 "/>
</bind>
</comp>

<comp id="1708" class="1005" name="tmp_1310_reg_1708">
<pin_list>
<pin id="1709" dir="0" index="0" bw="32" slack="1"/>
<pin id="1710" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1310 "/>
</bind>
</comp>

<comp id="1714" class="1005" name="icmp_reg_1714">
<pin_list>
<pin id="1715" dir="0" index="0" bw="1" slack="1"/>
<pin id="1716" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp "/>
</bind>
</comp>

<comp id="1719" class="1005" name="tmp_598_reg_1719">
<pin_list>
<pin id="1720" dir="0" index="0" bw="32" slack="1"/>
<pin id="1721" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_598 "/>
</bind>
</comp>

<comp id="1724" class="1005" name="OP1_V_34_cast_reg_1724">
<pin_list>
<pin id="1725" dir="0" index="0" bw="48" slack="1"/>
<pin id="1726" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="OP1_V_34_cast "/>
</bind>
</comp>

<comp id="1730" class="1005" name="tmp_599_reg_1730">
<pin_list>
<pin id="1731" dir="0" index="0" bw="32" slack="1"/>
<pin id="1732" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_599 "/>
</bind>
</comp>

<comp id="1735" class="1005" name="this_assign_s_reg_1735">
<pin_list>
<pin id="1736" dir="0" index="0" bw="32" slack="1"/>
<pin id="1737" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="this_assign_s "/>
</bind>
</comp>

<comp id="1740" class="1005" name="agg_result_V_i_reg_1740">
<pin_list>
<pin id="1741" dir="0" index="0" bw="24" slack="1"/>
<pin id="1742" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="agg_result_V_i "/>
</bind>
</comp>

<comp id="1745" class="1005" name="i_16_reg_1745">
<pin_list>
<pin id="1746" dir="0" index="0" bw="3" slack="1"/>
<pin id="1747" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_16 "/>
</bind>
</comp>

<comp id="1753" class="1005" name="i_17_reg_1753">
<pin_list>
<pin id="1754" dir="0" index="0" bw="3" slack="0"/>
<pin id="1755" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_17 "/>
</bind>
</comp>

<comp id="1758" class="1005" name="tmp_601_reg_1758">
<pin_list>
<pin id="1759" dir="0" index="0" bw="1" slack="5"/>
<pin id="1760" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_601 "/>
</bind>
</comp>

<comp id="1762" class="1005" name="sig_V_addr_1_reg_1762">
<pin_list>
<pin id="1763" dir="0" index="0" bw="3" slack="1"/>
<pin id="1764" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="sig_V_addr_1 "/>
</bind>
</comp>

<comp id="1767" class="1005" name="tmp_604_reg_1767">
<pin_list>
<pin id="1768" dir="0" index="0" bw="1" slack="1"/>
<pin id="1769" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp_604 "/>
</bind>
</comp>

<comp id="1772" class="1005" name="is_neg_reg_1772">
<pin_list>
<pin id="1773" dir="0" index="0" bw="1" slack="3"/>
<pin id="1774" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="is_neg "/>
</bind>
</comp>

<comp id="1777" class="1005" name="tmp32_V_76_reg_1777">
<pin_list>
<pin id="1778" dir="0" index="0" bw="32" slack="1"/>
<pin id="1779" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp32_V_76 "/>
</bind>
</comp>

<comp id="1782" class="1005" name="tmp_1314_reg_1782">
<pin_list>
<pin id="1783" dir="0" index="0" bw="8" slack="3"/>
<pin id="1784" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="tmp_1314 "/>
</bind>
</comp>

<comp id="1787" class="1005" name="tmp32_V_reg_1787">
<pin_list>
<pin id="1788" dir="0" index="0" bw="32" slack="1"/>
<pin id="1789" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp32_V "/>
</bind>
</comp>

<comp id="1792" class="1005" name="p_Result_s_218_reg_1792">
<pin_list>
<pin id="1793" dir="0" index="0" bw="8" slack="1"/>
<pin id="1794" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s_218 "/>
</bind>
</comp>

<comp id="1797" class="1005" name="gauss_pyr_rows6_load_1_reg_1797">
<pin_list>
<pin id="1798" dir="0" index="0" bw="32" slack="1"/>
<pin id="1799" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gauss_pyr_rows6_load_1 "/>
</bind>
</comp>

<comp id="1808" class="1005" name="gauss_pyr_rows7_load_1_reg_1808">
<pin_list>
<pin id="1809" dir="0" index="0" bw="32" slack="1"/>
<pin id="1810" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gauss_pyr_rows7_load_1 "/>
</bind>
</comp>

<comp id="1819" class="1005" name="gauss_pyr_rows9_load_1_reg_1819">
<pin_list>
<pin id="1820" dir="0" index="0" bw="32" slack="1"/>
<pin id="1821" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gauss_pyr_rows9_load_1 "/>
</bind>
</comp>

<comp id="1830" class="1005" name="gauss_pyr_rows8_load_1_reg_1830">
<pin_list>
<pin id="1831" dir="0" index="0" bw="32" slack="1"/>
<pin id="1832" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gauss_pyr_rows8_load_1 "/>
</bind>
</comp>

<comp id="1841" class="1005" name="tmp_602_reg_1841">
<pin_list>
<pin id="1842" dir="0" index="0" bw="3" slack="1"/>
<pin id="1843" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="tmp_602 "/>
</bind>
</comp>

<comp id="1846" class="1005" name="p_03_i_reg_1846">
<pin_list>
<pin id="1847" dir="0" index="0" bw="32" slack="1"/>
<pin id="1848" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_03_i "/>
</bind>
</comp>

<comp id="1852" class="1005" name="gauss_pyr_rows_addr6_reg_1852">
<pin_list>
<pin id="1853" dir="0" index="0" bw="32" slack="1"/>
<pin id="1854" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gauss_pyr_rows_addr6 "/>
</bind>
</comp>

<comp id="1857" class="1005" name="gauss_pyr_cols_addr1_reg_1857">
<pin_list>
<pin id="1858" dir="0" index="0" bw="32" slack="1"/>
<pin id="1859" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gauss_pyr_cols_addr1 "/>
</bind>
</comp>

<comp id="1862" class="1005" name="tmp_i_reg_1862">
<pin_list>
<pin id="1863" dir="0" index="0" bw="1" slack="1"/>
<pin id="1864" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="1866" class="1005" name="i_18_reg_1866">
<pin_list>
<pin id="1867" dir="0" index="0" bw="31" slack="0"/>
<pin id="1868" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i_18 "/>
</bind>
</comp>

<comp id="1871" class="1005" name="tmp_277_cast_reg_1871">
<pin_list>
<pin id="1872" dir="0" index="0" bw="18" slack="1"/>
<pin id="1873" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="tmp_277_cast "/>
</bind>
</comp>

<comp id="1876" class="1005" name="tmp_1677_i_reg_1876">
<pin_list>
<pin id="1877" dir="0" index="0" bw="1" slack="1"/>
<pin id="1878" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_1677_i "/>
</bind>
</comp>

<comp id="1880" class="1005" name="j_reg_1880">
<pin_list>
<pin id="1881" dir="0" index="0" bw="31" slack="0"/>
<pin id="1882" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="1885" class="1005" name="tmp_278_cast_reg_1885">
<pin_list>
<pin id="1886" dir="0" index="0" bw="64" slack="1"/>
<pin id="1887" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_278_cast "/>
</bind>
</comp>

<comp id="1890" class="1005" name="src_val_V_addr_reg_1890">
<pin_list>
<pin id="1891" dir="0" index="0" bw="16" slack="1"/>
<pin id="1892" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="src_val_V_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="203"><net_src comp="58" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="74" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="74" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="215"><net_src comp="74" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="219"><net_src comp="74" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="223"><net_src comp="74" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="227"><net_src comp="74" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="231"><net_src comp="74" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="235"><net_src comp="74" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="239"><net_src comp="74" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="243"><net_src comp="74" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="247"><net_src comp="74" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="251"><net_src comp="74" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="255"><net_src comp="74" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="259"><net_src comp="74" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="264"><net_src comp="56" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="40" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="270"><net_src comp="56" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="38" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="276"><net_src comp="56" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="36" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="282"><net_src comp="56" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="34" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="288"><net_src comp="56" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="32" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="294"><net_src comp="56" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="30" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="300"><net_src comp="56" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="28" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="306"><net_src comp="56" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="26" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="312"><net_src comp="56" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="24" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="318"><net_src comp="56" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="22" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="324"><net_src comp="56" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="20" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="330"><net_src comp="56" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="18" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="336"><net_src comp="56" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="4" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="342"><net_src comp="56" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="2" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="349"><net_src comp="200" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="350"><net_src comp="60" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="351"><net_src comp="60" pin="0"/><net_sink comp="344" pin=2"/></net>

<net id="357"><net_src comp="62" pin="0"/><net_sink comp="352" pin=1"/></net>

<net id="358"><net_src comp="344" pin="3"/><net_sink comp="352" pin=0"/></net>

<net id="364"><net_src comp="60" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="365"><net_src comp="359" pin="3"/><net_sink comp="352" pin=0"/></net>

<net id="371"><net_src comp="60" pin="0"/><net_sink comp="366" pin=1"/></net>

<net id="372"><net_src comp="366" pin="3"/><net_sink comp="352" pin=0"/></net>

<net id="378"><net_src comp="0" pin="0"/><net_sink comp="373" pin=0"/></net>

<net id="379"><net_src comp="60" pin="0"/><net_sink comp="373" pin=1"/></net>

<net id="385"><net_src comp="373" pin="3"/><net_sink comp="380" pin=0"/></net>

<net id="391"><net_src comp="6" pin="0"/><net_sink comp="386" pin=0"/></net>

<net id="392"><net_src comp="60" pin="0"/><net_sink comp="386" pin=1"/></net>

<net id="398"><net_src comp="380" pin="3"/><net_sink comp="393" pin=1"/></net>

<net id="399"><net_src comp="386" pin="3"/><net_sink comp="393" pin=0"/></net>

<net id="403"><net_src comp="64" pin="0"/><net_sink comp="400" pin=0"/></net>

<net id="410"><net_src comp="400" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="411"><net_src comp="404" pin="4"/><net_sink comp="400" pin=0"/></net>

<net id="415"><net_src comp="132" pin="0"/><net_sink comp="412" pin=0"/></net>

<net id="422"><net_src comp="412" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="423"><net_src comp="416" pin="4"/><net_sink comp="412" pin=0"/></net>

<net id="427"><net_src comp="180" pin="0"/><net_sink comp="424" pin=0"/></net>

<net id="434"><net_src comp="424" pin="1"/><net_sink comp="428" pin=2"/></net>

<net id="438"><net_src comp="180" pin="0"/><net_sink comp="435" pin=0"/></net>

<net id="445"><net_src comp="435" pin="1"/><net_sink comp="439" pin=2"/></net>

<net id="461"><net_src comp="170" pin="0"/><net_sink comp="446" pin=0"/></net>

<net id="462"><net_src comp="6" pin="0"/><net_sink comp="446" pin=1"/></net>

<net id="463"><net_src comp="8" pin="0"/><net_sink comp="446" pin=2"/></net>

<net id="464"><net_src comp="10" pin="0"/><net_sink comp="446" pin=3"/></net>

<net id="465"><net_src comp="12" pin="0"/><net_sink comp="446" pin=4"/></net>

<net id="466"><net_src comp="14" pin="0"/><net_sink comp="446" pin=5"/></net>

<net id="467"><net_src comp="16" pin="0"/><net_sink comp="446" pin=9"/></net>

<net id="468"><net_src comp="412" pin="1"/><net_sink comp="446" pin=10"/></net>

<net id="473"><net_src comp="130" pin="0"/><net_sink comp="469" pin=0"/></net>

<net id="486"><net_src comp="78" pin="0"/><net_sink comp="474" pin=0"/></net>

<net id="487"><net_src comp="80" pin="0"/><net_sink comp="474" pin=1"/></net>

<net id="488"><net_src comp="42" pin="0"/><net_sink comp="474" pin=3"/></net>

<net id="489"><net_src comp="44" pin="0"/><net_sink comp="474" pin=4"/></net>

<net id="490"><net_src comp="46" pin="0"/><net_sink comp="474" pin=5"/></net>

<net id="491"><net_src comp="48" pin="0"/><net_sink comp="474" pin=6"/></net>

<net id="492"><net_src comp="50" pin="0"/><net_sink comp="474" pin=7"/></net>

<net id="493"><net_src comp="52" pin="0"/><net_sink comp="474" pin=8"/></net>

<net id="494"><net_src comp="54" pin="0"/><net_sink comp="474" pin=9"/></net>

<net id="501"><net_src comp="498" pin="1"/><net_sink comp="474" pin=2"/></net>

<net id="569"><net_src comp="404" pin="4"/><net_sink comp="565" pin=0"/></net>

<net id="570"><net_src comp="66" pin="0"/><net_sink comp="565" pin=1"/></net>

<net id="575"><net_src comp="72" pin="0"/><net_sink comp="571" pin=0"/></net>

<net id="576"><net_src comp="404" pin="4"/><net_sink comp="571" pin=1"/></net>

<net id="589"><net_src comp="76" pin="0"/><net_sink comp="585" pin=0"/></net>

<net id="618"><net_src comp="76" pin="0"/><net_sink comp="614" pin=0"/></net>

<net id="630"><net_src comp="627" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="634"><net_src comp="502" pin="1"/><net_sink comp="631" pin=0"/></net>

<net id="638"><net_src comp="631" pin="1"/><net_sink comp="635" pin=0"/></net>

<net id="644"><net_src comp="82" pin="0"/><net_sink comp="639" pin=0"/></net>

<net id="645"><net_src comp="631" pin="1"/><net_sink comp="639" pin=1"/></net>

<net id="646"><net_src comp="84" pin="0"/><net_sink comp="639" pin=2"/></net>

<net id="653"><net_src comp="86" pin="0"/><net_sink comp="647" pin=0"/></net>

<net id="654"><net_src comp="631" pin="1"/><net_sink comp="647" pin=1"/></net>

<net id="655"><net_src comp="88" pin="0"/><net_sink comp="647" pin=2"/></net>

<net id="656"><net_src comp="90" pin="0"/><net_sink comp="647" pin=3"/></net>

<net id="660"><net_src comp="647" pin="4"/><net_sink comp="657" pin=0"/></net>

<net id="664"><net_src comp="631" pin="1"/><net_sink comp="661" pin=0"/></net>

<net id="670"><net_src comp="92" pin="0"/><net_sink comp="665" pin=0"/></net>

<net id="671"><net_src comp="94" pin="0"/><net_sink comp="665" pin=1"/></net>

<net id="672"><net_src comp="661" pin="1"/><net_sink comp="665" pin=2"/></net>

<net id="676"><net_src comp="665" pin="3"/><net_sink comp="673" pin=0"/></net>

<net id="681"><net_src comp="96" pin="0"/><net_sink comp="677" pin=0"/></net>

<net id="682"><net_src comp="673" pin="1"/><net_sink comp="677" pin=1"/></net>

<net id="688"><net_src comp="639" pin="3"/><net_sink comp="683" pin=0"/></net>

<net id="689"><net_src comp="677" pin="2"/><net_sink comp="683" pin=1"/></net>

<net id="690"><net_src comp="673" pin="1"/><net_sink comp="683" pin=2"/></net>

<net id="695"><net_src comp="635" pin="1"/><net_sink comp="691" pin=0"/></net>

<net id="696"><net_src comp="98" pin="0"/><net_sink comp="691" pin=1"/></net>

<net id="701"><net_src comp="100" pin="0"/><net_sink comp="697" pin=0"/></net>

<net id="702"><net_src comp="657" pin="1"/><net_sink comp="697" pin=1"/></net>

<net id="707"><net_src comp="697" pin="2"/><net_sink comp="703" pin=0"/></net>

<net id="708"><net_src comp="102" pin="0"/><net_sink comp="703" pin=1"/></net>

<net id="713"><net_src comp="104" pin="0"/><net_sink comp="709" pin=0"/></net>

<net id="714"><net_src comp="697" pin="2"/><net_sink comp="709" pin=1"/></net>

<net id="719"><net_src comp="102" pin="0"/><net_sink comp="715" pin=0"/></net>

<net id="720"><net_src comp="697" pin="2"/><net_sink comp="715" pin=1"/></net>

<net id="726"><net_src comp="703" pin="2"/><net_sink comp="721" pin=0"/></net>

<net id="727"><net_src comp="709" pin="2"/><net_sink comp="721" pin=1"/></net>

<net id="728"><net_src comp="715" pin="2"/><net_sink comp="721" pin=2"/></net>

<net id="733"><net_src comp="697" pin="2"/><net_sink comp="729" pin=0"/></net>

<net id="734"><net_src comp="102" pin="0"/><net_sink comp="729" pin=1"/></net>

<net id="738"><net_src comp="683" pin="3"/><net_sink comp="735" pin=0"/></net>

<net id="745"><net_src comp="106" pin="0"/><net_sink comp="739" pin=0"/></net>

<net id="746"><net_src comp="721" pin="3"/><net_sink comp="739" pin=1"/></net>

<net id="747"><net_src comp="108" pin="0"/><net_sink comp="739" pin=2"/></net>

<net id="748"><net_src comp="110" pin="0"/><net_sink comp="739" pin=3"/></net>

<net id="753"><net_src comp="739" pin="4"/><net_sink comp="749" pin=0"/></net>

<net id="754"><net_src comp="112" pin="0"/><net_sink comp="749" pin=1"/></net>

<net id="762"><net_src comp="114" pin="0"/><net_sink comp="758" pin=1"/></net>

<net id="766"><net_src comp="755" pin="1"/><net_sink comp="763" pin=0"/></net>

<net id="771"><net_src comp="763" pin="1"/><net_sink comp="767" pin=1"/></net>

<net id="775"><net_src comp="767" pin="2"/><net_sink comp="772" pin=0"/></net>

<net id="781"><net_src comp="116" pin="0"/><net_sink comp="776" pin=1"/></net>

<net id="782"><net_src comp="118" pin="0"/><net_sink comp="776" pin=2"/></net>

<net id="787"><net_src comp="755" pin="1"/><net_sink comp="783" pin=1"/></net>

<net id="792"><net_src comp="94" pin="0"/><net_sink comp="788" pin=1"/></net>

<net id="797"><net_src comp="788" pin="2"/><net_sink comp="793" pin=1"/></net>

<net id="806"><net_src comp="798" pin="2"/><net_sink comp="802" pin=0"/></net>

<net id="807"><net_src comp="94" pin="0"/><net_sink comp="802" pin=1"/></net>

<net id="812"><net_src comp="802" pin="2"/><net_sink comp="808" pin=1"/></net>

<net id="817"><net_src comp="758" pin="2"/><net_sink comp="813" pin=0"/></net>

<net id="818"><net_src comp="94" pin="0"/><net_sink comp="813" pin=1"/></net>

<net id="823"><net_src comp="808" pin="2"/><net_sink comp="819" pin=0"/></net>

<net id="824"><net_src comp="813" pin="2"/><net_sink comp="819" pin=1"/></net>

<net id="829"><net_src comp="808" pin="2"/><net_sink comp="825" pin=0"/></net>

<net id="830"><net_src comp="758" pin="2"/><net_sink comp="825" pin=1"/></net>

<net id="835"><net_src comp="798" pin="2"/><net_sink comp="831" pin=0"/></net>

<net id="840"><net_src comp="831" pin="2"/><net_sink comp="836" pin=0"/></net>

<net id="841"><net_src comp="94" pin="0"/><net_sink comp="836" pin=1"/></net>

<net id="846"><net_src comp="836" pin="2"/><net_sink comp="842" pin=1"/></net>

<net id="852"><net_src comp="842" pin="2"/><net_sink comp="847" pin=0"/></net>

<net id="853"><net_src comp="783" pin="2"/><net_sink comp="847" pin=1"/></net>

<net id="854"><net_src comp="772" pin="1"/><net_sink comp="847" pin=2"/></net>

<net id="859"><net_src comp="842" pin="2"/><net_sink comp="855" pin=0"/></net>

<net id="860"><net_src comp="825" pin="2"/><net_sink comp="855" pin=1"/></net>

<net id="866"><net_src comp="819" pin="2"/><net_sink comp="861" pin=0"/></net>

<net id="867"><net_src comp="776" pin="3"/><net_sink comp="861" pin=1"/></net>

<net id="872"><net_src comp="819" pin="2"/><net_sink comp="868" pin=0"/></net>

<net id="873"><net_src comp="793" pin="2"/><net_sink comp="868" pin=1"/></net>

<net id="879"><net_src comp="855" pin="2"/><net_sink comp="874" pin=0"/></net>

<net id="880"><net_src comp="847" pin="3"/><net_sink comp="874" pin=1"/></net>

<net id="881"><net_src comp="861" pin="3"/><net_sink comp="874" pin=2"/></net>

<net id="886"><net_src comp="855" pin="2"/><net_sink comp="882" pin=0"/></net>

<net id="887"><net_src comp="868" pin="2"/><net_sink comp="882" pin=1"/></net>

<net id="893"><net_src comp="882" pin="2"/><net_sink comp="888" pin=0"/></net>

<net id="894"><net_src comp="874" pin="3"/><net_sink comp="888" pin=1"/></net>

<net id="895"><net_src comp="118" pin="0"/><net_sink comp="888" pin=2"/></net>

<net id="899"><net_src comp="888" pin="3"/><net_sink comp="896" pin=0"/></net>

<net id="904"><net_src comp="120" pin="0"/><net_sink comp="900" pin=0"/></net>

<net id="905"><net_src comp="896" pin="1"/><net_sink comp="900" pin=1"/></net>

<net id="912"><net_src comp="122" pin="0"/><net_sink comp="906" pin=0"/></net>

<net id="913"><net_src comp="900" pin="2"/><net_sink comp="906" pin=1"/></net>

<net id="914"><net_src comp="124" pin="0"/><net_sink comp="906" pin=2"/></net>

<net id="915"><net_src comp="126" pin="0"/><net_sink comp="906" pin=3"/></net>

<net id="923"><net_src comp="128" pin="0"/><net_sink comp="919" pin=0"/></net>

<net id="924"><net_src comp="916" pin="1"/><net_sink comp="919" pin=1"/></net>

<net id="931"><net_src comp="122" pin="0"/><net_sink comp="925" pin=0"/></net>

<net id="932"><net_src comp="919" pin="2"/><net_sink comp="925" pin=1"/></net>

<net id="933"><net_src comp="124" pin="0"/><net_sink comp="925" pin=2"/></net>

<net id="934"><net_src comp="126" pin="0"/><net_sink comp="925" pin=3"/></net>

<net id="942"><net_src comp="935" pin="1"/><net_sink comp="938" pin=0"/></net>

<net id="943"><net_src comp="935" pin="1"/><net_sink comp="938" pin=1"/></net>

<net id="952"><net_src comp="938" pin="2"/><net_sink comp="948" pin=0"/></net>

<net id="953"><net_src comp="944" pin="2"/><net_sink comp="948" pin=1"/></net>

<net id="960"><net_src comp="122" pin="0"/><net_sink comp="954" pin=0"/></net>

<net id="961"><net_src comp="948" pin="2"/><net_sink comp="954" pin=1"/></net>

<net id="962"><net_src comp="124" pin="0"/><net_sink comp="954" pin=2"/></net>

<net id="963"><net_src comp="126" pin="0"/><net_sink comp="954" pin=3"/></net>

<net id="967"><net_src comp="400" pin="1"/><net_sink comp="964" pin=0"/></net>

<net id="968"><net_src comp="964" pin="1"/><net_sink comp="359" pin=2"/></net>

<net id="972"><net_src comp="969" pin="1"/><net_sink comp="352" pin=1"/></net>

<net id="977"><net_src comp="64" pin="0"/><net_sink comp="973" pin=0"/></net>

<net id="978"><net_src comp="400" pin="1"/><net_sink comp="973" pin=1"/></net>

<net id="983"><net_src comp="416" pin="4"/><net_sink comp="979" pin=0"/></net>

<net id="984"><net_src comp="66" pin="0"/><net_sink comp="979" pin=1"/></net>

<net id="989"><net_src comp="416" pin="4"/><net_sink comp="985" pin=0"/></net>

<net id="990"><net_src comp="64" pin="0"/><net_sink comp="985" pin=1"/></net>

<net id="995"><net_src comp="416" pin="4"/><net_sink comp="991" pin=0"/></net>

<net id="996"><net_src comp="132" pin="0"/><net_sink comp="991" pin=1"/></net>

<net id="1000"><net_src comp="416" pin="4"/><net_sink comp="997" pin=0"/></net>

<net id="1001"><net_src comp="997" pin="1"/><net_sink comp="366" pin=2"/></net>

<net id="1013"><net_src comp="532" pin="1"/><net_sink comp="1008" pin=0"/></net>

<net id="1014"><net_src comp="526" pin="1"/><net_sink comp="1008" pin=1"/></net>

<net id="1020"><net_src comp="1005" pin="1"/><net_sink comp="1015" pin=0"/></net>

<net id="1021"><net_src comp="1002" pin="1"/><net_sink comp="1015" pin=1"/></net>

<net id="1026"><net_src comp="136" pin="0"/><net_sink comp="1022" pin=0"/></net>

<net id="1027"><net_src comp="523" pin="1"/><net_sink comp="1022" pin=1"/></net>

<net id="1032"><net_src comp="1022" pin="2"/><net_sink comp="1028" pin=0"/></net>

<net id="1033"><net_src comp="529" pin="1"/><net_sink comp="1028" pin=1"/></net>

<net id="1038"><net_src comp="1028" pin="2"/><net_sink comp="1034" pin=0"/></net>

<net id="1039"><net_src comp="538" pin="1"/><net_sink comp="1034" pin=1"/></net>

<net id="1044"><net_src comp="1034" pin="2"/><net_sink comp="1040" pin=0"/></net>

<net id="1045"><net_src comp="535" pin="1"/><net_sink comp="1040" pin=1"/></net>

<net id="1050"><net_src comp="1040" pin="2"/><net_sink comp="1046" pin=0"/></net>

<net id="1051"><net_src comp="1008" pin="3"/><net_sink comp="1046" pin=1"/></net>

<net id="1056"><net_src comp="1046" pin="2"/><net_sink comp="1052" pin=0"/></net>

<net id="1057"><net_src comp="520" pin="1"/><net_sink comp="1052" pin=1"/></net>

<net id="1062"><net_src comp="1052" pin="2"/><net_sink comp="1058" pin=0"/></net>

<net id="1063"><net_src comp="517" pin="1"/><net_sink comp="1058" pin=1"/></net>

<net id="1068"><net_src comp="1058" pin="2"/><net_sink comp="1064" pin=0"/></net>

<net id="1069"><net_src comp="514" pin="1"/><net_sink comp="1064" pin=1"/></net>

<net id="1074"><net_src comp="1064" pin="2"/><net_sink comp="1070" pin=0"/></net>

<net id="1075"><net_src comp="511" pin="1"/><net_sink comp="1070" pin=1"/></net>

<net id="1080"><net_src comp="1070" pin="2"/><net_sink comp="1076" pin=0"/></net>

<net id="1081"><net_src comp="1015" pin="3"/><net_sink comp="1076" pin=1"/></net>

<net id="1086"><net_src comp="1076" pin="2"/><net_sink comp="1082" pin=0"/></net>

<net id="1087"><net_src comp="508" pin="1"/><net_sink comp="1082" pin=1"/></net>

<net id="1092"><net_src comp="1082" pin="2"/><net_sink comp="1088" pin=0"/></net>

<net id="1093"><net_src comp="505" pin="1"/><net_sink comp="1088" pin=1"/></net>

<net id="1097"><net_src comp="352" pin="3"/><net_sink comp="1094" pin=0"/></net>

<net id="1102"><net_src comp="352" pin="3"/><net_sink comp="1098" pin=0"/></net>

<net id="1103"><net_src comp="138" pin="0"/><net_sink comp="1098" pin=1"/></net>

<net id="1109"><net_src comp="140" pin="0"/><net_sink comp="1104" pin=0"/></net>

<net id="1110"><net_src comp="352" pin="3"/><net_sink comp="1104" pin=1"/></net>

<net id="1111"><net_src comp="142" pin="0"/><net_sink comp="1104" pin=2"/></net>

<net id="1116"><net_src comp="144" pin="0"/><net_sink comp="1112" pin=0"/></net>

<net id="1117"><net_src comp="1094" pin="1"/><net_sink comp="1112" pin=1"/></net>

<net id="1123"><net_src comp="1104" pin="3"/><net_sink comp="1118" pin=0"/></net>

<net id="1124"><net_src comp="1112" pin="2"/><net_sink comp="1118" pin=1"/></net>

<net id="1125"><net_src comp="1094" pin="1"/><net_sink comp="1118" pin=2"/></net>

<net id="1129"><net_src comp="1118" pin="3"/><net_sink comp="1126" pin=0"/></net>

<net id="1136"><net_src comp="146" pin="0"/><net_sink comp="1130" pin=0"/></net>

<net id="1137"><net_src comp="1126" pin="1"/><net_sink comp="1130" pin=1"/></net>

<net id="1138"><net_src comp="148" pin="0"/><net_sink comp="1130" pin=2"/></net>

<net id="1139"><net_src comp="118" pin="0"/><net_sink comp="1130" pin=3"/></net>

<net id="1145"><net_src comp="150" pin="0"/><net_sink comp="1140" pin=0"/></net>

<net id="1146"><net_src comp="1130" pin="4"/><net_sink comp="1140" pin=1"/></net>

<net id="1147"><net_src comp="94" pin="0"/><net_sink comp="1140" pin=2"/></net>

<net id="1152"><net_src comp="1126" pin="1"/><net_sink comp="1148" pin=0"/></net>

<net id="1153"><net_src comp="1140" pin="3"/><net_sink comp="1148" pin=1"/></net>

<net id="1157"><net_src comp="1140" pin="3"/><net_sink comp="1154" pin=0"/></net>

<net id="1161"><net_src comp="495" pin="1"/><net_sink comp="1158" pin=0"/></net>

<net id="1168"><net_src comp="152" pin="0"/><net_sink comp="1162" pin=0"/></net>

<net id="1169"><net_src comp="1158" pin="1"/><net_sink comp="1162" pin=1"/></net>

<net id="1170"><net_src comp="154" pin="0"/><net_sink comp="1162" pin=2"/></net>

<net id="1171"><net_src comp="156" pin="0"/><net_sink comp="1162" pin=3"/></net>

<net id="1176"><net_src comp="72" pin="0"/><net_sink comp="1172" pin=0"/></net>

<net id="1177"><net_src comp="412" pin="1"/><net_sink comp="1172" pin=1"/></net>

<net id="1178"><net_src comp="1172" pin="2"/><net_sink comp="446" pin=6"/></net>

<net id="1183"><net_src comp="158" pin="0"/><net_sink comp="1179" pin=1"/></net>

<net id="1188"><net_src comp="160" pin="0"/><net_sink comp="1184" pin=0"/></net>

<net id="1192"><net_src comp="1179" pin="2"/><net_sink comp="1189" pin=0"/></net>

<net id="1197"><net_src comp="1184" pin="2"/><net_sink comp="1193" pin=0"/></net>

<net id="1198"><net_src comp="1189" pin="1"/><net_sink comp="1193" pin=1"/></net>

<net id="1204"><net_src comp="162" pin="0"/><net_sink comp="1199" pin=0"/></net>

<net id="1205"><net_src comp="1193" pin="2"/><net_sink comp="1199" pin=2"/></net>

<net id="1213"><net_src comp="164" pin="0"/><net_sink comp="1206" pin=0"/></net>

<net id="1214"><net_src comp="1199" pin="3"/><net_sink comp="1206" pin=2"/></net>

<net id="1215"><net_src comp="154" pin="0"/><net_sink comp="1206" pin=3"/></net>

<net id="1216"><net_src comp="148" pin="0"/><net_sink comp="1206" pin=4"/></net>

<net id="1220"><net_src comp="1206" pin="5"/><net_sink comp="1217" pin=0"/></net>

<net id="1226"><net_src comp="166" pin="0"/><net_sink comp="1221" pin=1"/></net>

<net id="1227"><net_src comp="1217" pin="1"/><net_sink comp="1221" pin=2"/></net>

<net id="1228"><net_src comp="1221" pin="3"/><net_sink comp="446" pin=11"/></net>

<net id="1229"><net_src comp="1221" pin="3"/><net_sink comp="446" pin=12"/></net>

<net id="1242"><net_src comp="168" pin="0"/><net_sink comp="1230" pin=0"/></net>

<net id="1243"><net_src comp="508" pin="1"/><net_sink comp="1230" pin=1"/></net>

<net id="1244"><net_src comp="523" pin="1"/><net_sink comp="1230" pin=2"/></net>

<net id="1245"><net_src comp="529" pin="1"/><net_sink comp="1230" pin=3"/></net>

<net id="1246"><net_src comp="538" pin="1"/><net_sink comp="1230" pin=4"/></net>

<net id="1247"><net_src comp="535" pin="1"/><net_sink comp="1230" pin=5"/></net>

<net id="1248"><net_src comp="535" pin="1"/><net_sink comp="1230" pin=6"/></net>

<net id="1249"><net_src comp="535" pin="1"/><net_sink comp="1230" pin=7"/></net>

<net id="1250"><net_src comp="535" pin="1"/><net_sink comp="1230" pin=8"/></net>

<net id="1251"><net_src comp="1172" pin="2"/><net_sink comp="1230" pin=9"/></net>

<net id="1252"><net_src comp="1230" pin="10"/><net_sink comp="446" pin=7"/></net>

<net id="1265"><net_src comp="168" pin="0"/><net_sink comp="1253" pin=0"/></net>

<net id="1266"><net_src comp="505" pin="1"/><net_sink comp="1253" pin=1"/></net>

<net id="1267"><net_src comp="520" pin="1"/><net_sink comp="1253" pin=2"/></net>

<net id="1268"><net_src comp="517" pin="1"/><net_sink comp="1253" pin=3"/></net>

<net id="1269"><net_src comp="514" pin="1"/><net_sink comp="1253" pin=4"/></net>

<net id="1270"><net_src comp="511" pin="1"/><net_sink comp="1253" pin=5"/></net>

<net id="1271"><net_src comp="511" pin="1"/><net_sink comp="1253" pin=6"/></net>

<net id="1272"><net_src comp="511" pin="1"/><net_sink comp="1253" pin=7"/></net>

<net id="1273"><net_src comp="511" pin="1"/><net_sink comp="1253" pin=8"/></net>

<net id="1274"><net_src comp="1172" pin="2"/><net_sink comp="1253" pin=9"/></net>

<net id="1275"><net_src comp="1253" pin="10"/><net_sink comp="446" pin=8"/></net>

<net id="1279"><net_src comp="446" pin="13"/><net_sink comp="1276" pin=0"/></net>

<net id="1292"><net_src comp="168" pin="0"/><net_sink comp="1280" pin=0"/></net>

<net id="1293"><net_src comp="1276" pin="1"/><net_sink comp="1280" pin=2"/></net>

<net id="1294"><net_src comp="412" pin="1"/><net_sink comp="1280" pin=9"/></net>

<net id="1295"><net_src comp="1280" pin="10"/><net_sink comp="561" pin=0"/></net>

<net id="1308"><net_src comp="168" pin="0"/><net_sink comp="1296" pin=0"/></net>

<net id="1309"><net_src comp="1276" pin="1"/><net_sink comp="1296" pin=1"/></net>

<net id="1310"><net_src comp="526" pin="1"/><net_sink comp="1296" pin=2"/></net>

<net id="1311"><net_src comp="526" pin="1"/><net_sink comp="1296" pin=3"/></net>

<net id="1312"><net_src comp="526" pin="1"/><net_sink comp="1296" pin=4"/></net>

<net id="1313"><net_src comp="526" pin="1"/><net_sink comp="1296" pin=5"/></net>

<net id="1314"><net_src comp="1276" pin="1"/><net_sink comp="1296" pin=6"/></net>

<net id="1315"><net_src comp="1276" pin="1"/><net_sink comp="1296" pin=7"/></net>

<net id="1316"><net_src comp="1276" pin="1"/><net_sink comp="1296" pin=8"/></net>

<net id="1317"><net_src comp="412" pin="1"/><net_sink comp="1296" pin=9"/></net>

<net id="1318"><net_src comp="1296" pin="10"/><net_sink comp="557" pin=0"/></net>

<net id="1331"><net_src comp="168" pin="0"/><net_sink comp="1319" pin=0"/></net>

<net id="1332"><net_src comp="1276" pin="1"/><net_sink comp="1319" pin=3"/></net>

<net id="1333"><net_src comp="412" pin="1"/><net_sink comp="1319" pin=9"/></net>

<net id="1334"><net_src comp="1319" pin="10"/><net_sink comp="553" pin=0"/></net>

<net id="1347"><net_src comp="172" pin="0"/><net_sink comp="1335" pin=0"/></net>

<net id="1348"><net_src comp="94" pin="0"/><net_sink comp="1335" pin=1"/></net>

<net id="1349"><net_src comp="532" pin="1"/><net_sink comp="1335" pin=2"/></net>

<net id="1350"><net_src comp="532" pin="1"/><net_sink comp="1335" pin=3"/></net>

<net id="1351"><net_src comp="532" pin="1"/><net_sink comp="1335" pin=4"/></net>

<net id="1352"><net_src comp="532" pin="1"/><net_sink comp="1335" pin=5"/></net>

<net id="1353"><net_src comp="94" pin="0"/><net_sink comp="1335" pin=6"/></net>

<net id="1354"><net_src comp="94" pin="0"/><net_sink comp="1335" pin=7"/></net>

<net id="1355"><net_src comp="94" pin="0"/><net_sink comp="1335" pin=8"/></net>

<net id="1356"><net_src comp="412" pin="1"/><net_sink comp="1335" pin=9"/></net>

<net id="1357"><net_src comp="1335" pin="10"/><net_sink comp="549" pin=0"/></net>

<net id="1370"><net_src comp="168" pin="0"/><net_sink comp="1358" pin=0"/></net>

<net id="1371"><net_src comp="1276" pin="1"/><net_sink comp="1358" pin=5"/></net>

<net id="1372"><net_src comp="412" pin="1"/><net_sink comp="1358" pin=9"/></net>

<net id="1373"><net_src comp="1358" pin="10"/><net_sink comp="545" pin=0"/></net>

<net id="1386"><net_src comp="168" pin="0"/><net_sink comp="1374" pin=0"/></net>

<net id="1387"><net_src comp="1276" pin="1"/><net_sink comp="1374" pin=4"/></net>

<net id="1388"><net_src comp="412" pin="1"/><net_sink comp="1374" pin=9"/></net>

<net id="1389"><net_src comp="1374" pin="10"/><net_sink comp="541" pin=0"/></net>

<net id="1393"><net_src comp="446" pin="13"/><net_sink comp="1390" pin=0"/></net>

<net id="1398"><net_src comp="1390" pin="1"/><net_sink comp="1394" pin=0"/></net>

<net id="1403"><net_src comp="1390" pin="1"/><net_sink comp="1399" pin=0"/></net>

<net id="1408"><net_src comp="1390" pin="1"/><net_sink comp="1404" pin=0"/></net>

<net id="1413"><net_src comp="1390" pin="1"/><net_sink comp="1409" pin=0"/></net>

<net id="1418"><net_src comp="94" pin="0"/><net_sink comp="1414" pin=0"/></net>

<net id="1423"><net_src comp="1390" pin="1"/><net_sink comp="1419" pin=0"/></net>

<net id="1427"><net_src comp="428" pin="4"/><net_sink comp="1424" pin=0"/></net>

<net id="1432"><net_src comp="1424" pin="1"/><net_sink comp="1428" pin=0"/></net>

<net id="1437"><net_src comp="428" pin="4"/><net_sink comp="1433" pin=0"/></net>

<net id="1438"><net_src comp="184" pin="0"/><net_sink comp="1433" pin=1"/></net>

<net id="1442"><net_src comp="428" pin="4"/><net_sink comp="1439" pin=0"/></net>

<net id="1448"><net_src comp="186" pin="0"/><net_sink comp="1443" pin=0"/></net>

<net id="1449"><net_src comp="1439" pin="1"/><net_sink comp="1443" pin=1"/></net>

<net id="1450"><net_src comp="188" pin="0"/><net_sink comp="1443" pin=2"/></net>

<net id="1462"><net_src comp="439" pin="4"/><net_sink comp="1459" pin=0"/></net>

<net id="1467"><net_src comp="1459" pin="1"/><net_sink comp="1463" pin=0"/></net>

<net id="1472"><net_src comp="439" pin="4"/><net_sink comp="1468" pin=0"/></net>

<net id="1473"><net_src comp="184" pin="0"/><net_sink comp="1468" pin=1"/></net>

<net id="1477"><net_src comp="439" pin="4"/><net_sink comp="1474" pin=0"/></net>

<net id="1482"><net_src comp="1474" pin="1"/><net_sink comp="1478" pin=1"/></net>

<net id="1486"><net_src comp="1478" pin="2"/><net_sink comp="1483" pin=0"/></net>

<net id="1487"><net_src comp="1483" pin="1"/><net_sink comp="373" pin=2"/></net>

<net id="1491"><net_src comp="260" pin="2"/><net_sink comp="1488" pin=0"/></net>

<net id="1492"><net_src comp="1488" pin="1"/><net_sink comp="1015" pin=2"/></net>

<net id="1496"><net_src comp="266" pin="2"/><net_sink comp="1493" pin=0"/></net>

<net id="1497"><net_src comp="1493" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="1501"><net_src comp="272" pin="2"/><net_sink comp="1498" pin=0"/></net>

<net id="1502"><net_src comp="1498" pin="1"/><net_sink comp="606" pin=0"/></net>

<net id="1506"><net_src comp="278" pin="2"/><net_sink comp="1503" pin=0"/></net>

<net id="1507"><net_src comp="1503" pin="1"/><net_sink comp="602" pin=0"/></net>

<net id="1511"><net_src comp="284" pin="2"/><net_sink comp="1508" pin=0"/></net>

<net id="1512"><net_src comp="1508" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="1516"><net_src comp="290" pin="2"/><net_sink comp="1513" pin=0"/></net>

<net id="1517"><net_src comp="1513" pin="1"/><net_sink comp="623" pin=0"/></net>

<net id="1521"><net_src comp="296" pin="2"/><net_sink comp="1518" pin=0"/></net>

<net id="1522"><net_src comp="1518" pin="1"/><net_sink comp="1008" pin=2"/></net>

<net id="1526"><net_src comp="302" pin="2"/><net_sink comp="1523" pin=0"/></net>

<net id="1527"><net_src comp="1523" pin="1"/><net_sink comp="581" pin=0"/></net>

<net id="1531"><net_src comp="308" pin="2"/><net_sink comp="1528" pin=0"/></net>

<net id="1532"><net_src comp="1528" pin="1"/><net_sink comp="577" pin=0"/></net>

<net id="1536"><net_src comp="314" pin="2"/><net_sink comp="1533" pin=0"/></net>

<net id="1537"><net_src comp="1533" pin="1"/><net_sink comp="590" pin=0"/></net>

<net id="1541"><net_src comp="320" pin="2"/><net_sink comp="1538" pin=0"/></net>

<net id="1542"><net_src comp="1538" pin="1"/><net_sink comp="594" pin=0"/></net>

<net id="1546"><net_src comp="326" pin="2"/><net_sink comp="1543" pin=0"/></net>

<net id="1547"><net_src comp="1543" pin="1"/><net_sink comp="619" pin=0"/></net>

<net id="1551"><net_src comp="332" pin="2"/><net_sink comp="1548" pin=0"/></net>

<net id="1552"><net_src comp="1548" pin="1"/><net_sink comp="1455" pin=0"/></net>

<net id="1553"><net_src comp="1548" pin="1"/><net_sink comp="1463" pin=1"/></net>

<net id="1557"><net_src comp="338" pin="2"/><net_sink comp="1554" pin=0"/></net>

<net id="1558"><net_src comp="1554" pin="1"/><net_sink comp="1428" pin=1"/></net>

<net id="1559"><net_src comp="1554" pin="1"/><net_sink comp="1451" pin=0"/></net>

<net id="1566"><net_src comp="571" pin="2"/><net_sink comp="1563" pin=0"/></net>

<net id="1567"><net_src comp="1563" pin="1"/><net_sink comp="627" pin=0"/></net>

<net id="1571"><net_src comp="204" pin="1"/><net_sink comp="1568" pin=0"/></net>

<net id="1572"><net_src comp="1568" pin="1"/><net_sink comp="623" pin=1"/></net>

<net id="1573"><net_src comp="1568" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="1574"><net_src comp="1568" pin="1"/><net_sink comp="1455" pin=1"/></net>

<net id="1578"><net_src comp="208" pin="1"/><net_sink comp="1575" pin=0"/></net>

<net id="1579"><net_src comp="1575" pin="1"/><net_sink comp="619" pin=1"/></net>

<net id="1580"><net_src comp="1575" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="1581"><net_src comp="1575" pin="1"/><net_sink comp="1451" pin=1"/></net>

<net id="1585"><net_src comp="212" pin="1"/><net_sink comp="1582" pin=0"/></net>

<net id="1586"><net_src comp="1582" pin="1"/><net_sink comp="1002" pin=0"/></net>

<net id="1587"><net_src comp="1582" pin="1"/><net_sink comp="1419" pin=1"/></net>

<net id="1591"><net_src comp="216" pin="1"/><net_sink comp="1588" pin=0"/></net>

<net id="1592"><net_src comp="1588" pin="1"/><net_sink comp="614" pin=1"/></net>

<net id="1593"><net_src comp="1588" pin="1"/><net_sink comp="1005" pin=0"/></net>

<net id="1594"><net_src comp="1588" pin="1"/><net_sink comp="1414" pin=1"/></net>

<net id="1598"><net_src comp="220" pin="1"/><net_sink comp="1595" pin=0"/></net>

<net id="1599"><net_src comp="1595" pin="1"/><net_sink comp="610" pin=1"/></net>

<net id="1600"><net_src comp="1595" pin="1"/><net_sink comp="511" pin=0"/></net>

<net id="1601"><net_src comp="1595" pin="1"/><net_sink comp="1394" pin=1"/></net>

<net id="1605"><net_src comp="224" pin="1"/><net_sink comp="1602" pin=0"/></net>

<net id="1606"><net_src comp="1602" pin="1"/><net_sink comp="606" pin=1"/></net>

<net id="1607"><net_src comp="1602" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="1608"><net_src comp="1602" pin="1"/><net_sink comp="1399" pin=1"/></net>

<net id="1612"><net_src comp="228" pin="1"/><net_sink comp="1609" pin=0"/></net>

<net id="1613"><net_src comp="1609" pin="1"/><net_sink comp="602" pin=1"/></net>

<net id="1614"><net_src comp="1609" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="1615"><net_src comp="1609" pin="1"/><net_sink comp="1404" pin=1"/></net>

<net id="1619"><net_src comp="232" pin="1"/><net_sink comp="1616" pin=0"/></net>

<net id="1620"><net_src comp="1616" pin="1"/><net_sink comp="598" pin=1"/></net>

<net id="1621"><net_src comp="1616" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="1622"><net_src comp="1616" pin="1"/><net_sink comp="1409" pin=1"/></net>

<net id="1626"><net_src comp="236" pin="1"/><net_sink comp="1623" pin=0"/></net>

<net id="1627"><net_src comp="1623" pin="1"/><net_sink comp="594" pin=1"/></net>

<net id="1628"><net_src comp="1623" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="1629"><net_src comp="1623" pin="1"/><net_sink comp="561" pin=1"/></net>

<net id="1633"><net_src comp="240" pin="1"/><net_sink comp="1630" pin=0"/></net>

<net id="1634"><net_src comp="1630" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="1635"><net_src comp="1630" pin="1"/><net_sink comp="557" pin=1"/></net>

<net id="1639"><net_src comp="244" pin="1"/><net_sink comp="1636" pin=0"/></net>

<net id="1640"><net_src comp="1636" pin="1"/><net_sink comp="590" pin=1"/></net>

<net id="1641"><net_src comp="1636" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="1642"><net_src comp="1636" pin="1"/><net_sink comp="553" pin=1"/></net>

<net id="1646"><net_src comp="248" pin="1"/><net_sink comp="1643" pin=0"/></net>

<net id="1647"><net_src comp="1643" pin="1"/><net_sink comp="585" pin=1"/></net>

<net id="1648"><net_src comp="1643" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="1649"><net_src comp="1643" pin="1"/><net_sink comp="549" pin=1"/></net>

<net id="1653"><net_src comp="252" pin="1"/><net_sink comp="1650" pin=0"/></net>

<net id="1654"><net_src comp="1650" pin="1"/><net_sink comp="581" pin=1"/></net>

<net id="1655"><net_src comp="1650" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="1656"><net_src comp="1650" pin="1"/><net_sink comp="545" pin=1"/></net>

<net id="1660"><net_src comp="256" pin="1"/><net_sink comp="1657" pin=0"/></net>

<net id="1661"><net_src comp="1657" pin="1"/><net_sink comp="577" pin=1"/></net>

<net id="1662"><net_src comp="1657" pin="1"/><net_sink comp="538" pin=0"/></net>

<net id="1663"><net_src comp="1657" pin="1"/><net_sink comp="541" pin=1"/></net>

<net id="1667"><net_src comp="627" pin="1"/><net_sink comp="1664" pin=0"/></net>

<net id="1668"><net_src comp="1664" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="1672"><net_src comp="474" pin="10"/><net_sink comp="1669" pin=0"/></net>

<net id="1673"><net_src comp="1669" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="1677"><net_src comp="639" pin="3"/><net_sink comp="1674" pin=0"/></net>

<net id="1678"><net_src comp="1674" pin="1"/><net_sink comp="776" pin=0"/></net>

<net id="1682"><net_src comp="683" pin="3"/><net_sink comp="1679" pin=0"/></net>

<net id="1683"><net_src comp="1679" pin="1"/><net_sink comp="767" pin=0"/></net>

<net id="1687"><net_src comp="691" pin="2"/><net_sink comp="1684" pin=0"/></net>

<net id="1688"><net_src comp="1684" pin="1"/><net_sink comp="788" pin=0"/></net>

<net id="1689"><net_src comp="1684" pin="1"/><net_sink comp="798" pin=0"/></net>

<net id="1693"><net_src comp="703" pin="2"/><net_sink comp="1690" pin=0"/></net>

<net id="1694"><net_src comp="1690" pin="1"/><net_sink comp="808" pin=0"/></net>

<net id="1695"><net_src comp="1690" pin="1"/><net_sink comp="831" pin=1"/></net>

<net id="1699"><net_src comp="721" pin="3"/><net_sink comp="1696" pin=0"/></net>

<net id="1700"><net_src comp="1696" pin="1"/><net_sink comp="755" pin=0"/></net>

<net id="1701"><net_src comp="1696" pin="1"/><net_sink comp="758" pin=0"/></net>

<net id="1705"><net_src comp="729" pin="2"/><net_sink comp="1702" pin=0"/></net>

<net id="1706"><net_src comp="1702" pin="1"/><net_sink comp="793" pin=0"/></net>

<net id="1707"><net_src comp="1702" pin="1"/><net_sink comp="798" pin=1"/></net>

<net id="1711"><net_src comp="735" pin="1"/><net_sink comp="1708" pin=0"/></net>

<net id="1712"><net_src comp="1708" pin="1"/><net_sink comp="783" pin=0"/></net>

<net id="1713"><net_src comp="1708" pin="1"/><net_sink comp="861" pin=2"/></net>

<net id="1717"><net_src comp="749" pin="2"/><net_sink comp="1714" pin=0"/></net>

<net id="1718"><net_src comp="1714" pin="1"/><net_sink comp="842" pin=0"/></net>

<net id="1722"><net_src comp="906" pin="4"/><net_sink comp="1719" pin=0"/></net>

<net id="1723"><net_src comp="1719" pin="1"/><net_sink comp="916" pin=0"/></net>

<net id="1727"><net_src comp="916" pin="1"/><net_sink comp="1724" pin=0"/></net>

<net id="1728"><net_src comp="1724" pin="1"/><net_sink comp="944" pin=0"/></net>

<net id="1729"><net_src comp="1724" pin="1"/><net_sink comp="944" pin=1"/></net>

<net id="1733"><net_src comp="925" pin="4"/><net_sink comp="1730" pin=0"/></net>

<net id="1734"><net_src comp="1730" pin="1"/><net_sink comp="935" pin=0"/></net>

<net id="1738"><net_src comp="954" pin="4"/><net_sink comp="1735" pin=0"/></net>

<net id="1739"><net_src comp="1735" pin="1"/><net_sink comp="469" pin=1"/></net>

<net id="1743"><net_src comp="469" pin="2"/><net_sink comp="1740" pin=0"/></net>

<net id="1744"><net_src comp="1740" pin="1"/><net_sink comp="969" pin=0"/></net>

<net id="1748"><net_src comp="973" pin="2"/><net_sink comp="1745" pin=0"/></net>

<net id="1749"><net_src comp="1745" pin="1"/><net_sink comp="404" pin=2"/></net>

<net id="1756"><net_src comp="985" pin="2"/><net_sink comp="1753" pin=0"/></net>

<net id="1757"><net_src comp="1753" pin="1"/><net_sink comp="416" pin=2"/></net>

<net id="1761"><net_src comp="991" pin="2"/><net_sink comp="1758" pin=0"/></net>

<net id="1765"><net_src comp="366" pin="3"/><net_sink comp="1762" pin=0"/></net>

<net id="1766"><net_src comp="1762" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="1770"><net_src comp="1098" pin="2"/><net_sink comp="1767" pin=0"/></net>

<net id="1771"><net_src comp="1767" pin="1"/><net_sink comp="1221" pin=0"/></net>

<net id="1775"><net_src comp="1104" pin="3"/><net_sink comp="1772" pin=0"/></net>

<net id="1776"><net_src comp="1772" pin="1"/><net_sink comp="1199" pin=1"/></net>

<net id="1780"><net_src comp="1148" pin="2"/><net_sink comp="1777" pin=0"/></net>

<net id="1781"><net_src comp="1777" pin="1"/><net_sink comp="495" pin=0"/></net>

<net id="1785"><net_src comp="1154" pin="1"/><net_sink comp="1782" pin=0"/></net>

<net id="1786"><net_src comp="1782" pin="1"/><net_sink comp="1184" pin=1"/></net>

<net id="1790"><net_src comp="1158" pin="1"/><net_sink comp="1787" pin=0"/></net>

<net id="1791"><net_src comp="1787" pin="1"/><net_sink comp="1206" pin=1"/></net>

<net id="1795"><net_src comp="1162" pin="4"/><net_sink comp="1792" pin=0"/></net>

<net id="1796"><net_src comp="1792" pin="1"/><net_sink comp="1179" pin=0"/></net>

<net id="1800"><net_src comp="523" pin="1"/><net_sink comp="1797" pin=0"/></net>

<net id="1801"><net_src comp="1797" pin="1"/><net_sink comp="1280" pin=1"/></net>

<net id="1802"><net_src comp="1797" pin="1"/><net_sink comp="1280" pin=3"/></net>

<net id="1803"><net_src comp="1797" pin="1"/><net_sink comp="1280" pin=4"/></net>

<net id="1804"><net_src comp="1797" pin="1"/><net_sink comp="1280" pin=5"/></net>

<net id="1805"><net_src comp="1797" pin="1"/><net_sink comp="1280" pin=6"/></net>

<net id="1806"><net_src comp="1797" pin="1"/><net_sink comp="1280" pin=7"/></net>

<net id="1807"><net_src comp="1797" pin="1"/><net_sink comp="1280" pin=8"/></net>

<net id="1811"><net_src comp="529" pin="1"/><net_sink comp="1808" pin=0"/></net>

<net id="1812"><net_src comp="1808" pin="1"/><net_sink comp="1319" pin=1"/></net>

<net id="1813"><net_src comp="1808" pin="1"/><net_sink comp="1319" pin=2"/></net>

<net id="1814"><net_src comp="1808" pin="1"/><net_sink comp="1319" pin=4"/></net>

<net id="1815"><net_src comp="1808" pin="1"/><net_sink comp="1319" pin=5"/></net>

<net id="1816"><net_src comp="1808" pin="1"/><net_sink comp="1319" pin=6"/></net>

<net id="1817"><net_src comp="1808" pin="1"/><net_sink comp="1319" pin=7"/></net>

<net id="1818"><net_src comp="1808" pin="1"/><net_sink comp="1319" pin=8"/></net>

<net id="1822"><net_src comp="535" pin="1"/><net_sink comp="1819" pin=0"/></net>

<net id="1823"><net_src comp="1819" pin="1"/><net_sink comp="1358" pin=1"/></net>

<net id="1824"><net_src comp="1819" pin="1"/><net_sink comp="1358" pin=2"/></net>

<net id="1825"><net_src comp="1819" pin="1"/><net_sink comp="1358" pin=3"/></net>

<net id="1826"><net_src comp="1819" pin="1"/><net_sink comp="1358" pin=4"/></net>

<net id="1827"><net_src comp="1819" pin="1"/><net_sink comp="1358" pin=6"/></net>

<net id="1828"><net_src comp="1819" pin="1"/><net_sink comp="1358" pin=7"/></net>

<net id="1829"><net_src comp="1819" pin="1"/><net_sink comp="1358" pin=8"/></net>

<net id="1833"><net_src comp="538" pin="1"/><net_sink comp="1830" pin=0"/></net>

<net id="1834"><net_src comp="1830" pin="1"/><net_sink comp="1374" pin=1"/></net>

<net id="1835"><net_src comp="1830" pin="1"/><net_sink comp="1374" pin=2"/></net>

<net id="1836"><net_src comp="1830" pin="1"/><net_sink comp="1374" pin=3"/></net>

<net id="1837"><net_src comp="1830" pin="1"/><net_sink comp="1374" pin=5"/></net>

<net id="1838"><net_src comp="1830" pin="1"/><net_sink comp="1374" pin=6"/></net>

<net id="1839"><net_src comp="1830" pin="1"/><net_sink comp="1374" pin=7"/></net>

<net id="1840"><net_src comp="1830" pin="1"/><net_sink comp="1374" pin=8"/></net>

<net id="1844"><net_src comp="1172" pin="2"/><net_sink comp="1841" pin=0"/></net>

<net id="1845"><net_src comp="1841" pin="1"/><net_sink comp="446" pin=6"/></net>

<net id="1849"><net_src comp="1221" pin="3"/><net_sink comp="1846" pin=0"/></net>

<net id="1850"><net_src comp="1846" pin="1"/><net_sink comp="446" pin=11"/></net>

<net id="1851"><net_src comp="1846" pin="1"/><net_sink comp="446" pin=12"/></net>

<net id="1855"><net_src comp="1230" pin="10"/><net_sink comp="1852" pin=0"/></net>

<net id="1856"><net_src comp="1852" pin="1"/><net_sink comp="446" pin=7"/></net>

<net id="1860"><net_src comp="1253" pin="10"/><net_sink comp="1857" pin=0"/></net>

<net id="1861"><net_src comp="1857" pin="1"/><net_sink comp="446" pin=8"/></net>

<net id="1865"><net_src comp="1428" pin="2"/><net_sink comp="1862" pin=0"/></net>

<net id="1869"><net_src comp="1433" pin="2"/><net_sink comp="1866" pin=0"/></net>

<net id="1870"><net_src comp="1866" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="1874"><net_src comp="1443" pin="3"/><net_sink comp="1871" pin=0"/></net>

<net id="1875"><net_src comp="1871" pin="1"/><net_sink comp="1478" pin=0"/></net>

<net id="1879"><net_src comp="1463" pin="2"/><net_sink comp="1876" pin=0"/></net>

<net id="1883"><net_src comp="1468" pin="2"/><net_sink comp="1880" pin=0"/></net>

<net id="1884"><net_src comp="1880" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="1888"><net_src comp="1483" pin="1"/><net_sink comp="1885" pin=0"/></net>

<net id="1889"><net_src comp="1885" pin="1"/><net_sink comp="386" pin=2"/></net>

<net id="1893"><net_src comp="373" pin="3"/><net_sink comp="1890" pin=0"/></net>

<net id="1894"><net_src comp="1890" pin="1"/><net_sink comp="380" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gauss_pyr_0_val_V | {39 }
	Port: gauss_pyr_1_val_V | {35 36 }
	Port: gauss_pyr_2_val_V | {35 36 }
	Port: gauss_pyr_3_val_V | {35 36 }
	Port: gauss_pyr_4_val_V | {35 36 }
	Port: gauss_pyr_5_val_V | {35 36 }
	Port: pow_reduce_anonymo_7 | {}
	Port: pow_reduce_anonymo_6 | {}
	Port: pow_reduce_anonymo_9 | {}
	Port: pow_reduce_anonymo_10 | {}
	Port: pow_reduce_anonymo_8 | {}
	Port: pow_reduce_anonymo_11 | {}
	Port: pow_reduce_anonymo | {}
 - Input state : 
	Port: buildGaussianPyramid : src_val_V | {38 39 }
	Port: buildGaussianPyramid : src_rows_read | {1 }
	Port: buildGaussianPyramid : src_cols_read | {1 }
	Port: buildGaussianPyramid : gauss_pyr_0_val_V | {35 36 }
	Port: buildGaussianPyramid : gauss_pyr_1_val_V | {35 36 }
	Port: buildGaussianPyramid : gauss_pyr_2_val_V | {35 36 }
	Port: buildGaussianPyramid : gauss_pyr_3_val_V | {35 36 }
	Port: buildGaussianPyramid : gauss_pyr_4_val_V | {35 36 }
	Port: buildGaussianPyramid : gauss_pyr_0_rows_read | {1 }
	Port: buildGaussianPyramid : gauss_pyr_1_rows_read | {1 }
	Port: buildGaussianPyramid : gauss_pyr_2_rows_read | {1 }
	Port: buildGaussianPyramid : gauss_pyr_3_rows_read | {1 }
	Port: buildGaussianPyramid : gauss_pyr_4_rows_read | {1 }
	Port: buildGaussianPyramid : gauss_pyr_5_rows_read | {1 }
	Port: buildGaussianPyramid : gauss_pyr_0_cols_read | {1 }
	Port: buildGaussianPyramid : gauss_pyr_1_cols_read | {1 }
	Port: buildGaussianPyramid : gauss_pyr_2_cols_read | {1 }
	Port: buildGaussianPyramid : gauss_pyr_3_cols_read | {1 }
	Port: buildGaussianPyramid : gauss_pyr_4_cols_read | {1 }
	Port: buildGaussianPyramid : gauss_pyr_5_cols_read | {1 }
	Port: buildGaussianPyramid : pow_reduce_anonymo_7 | {4 5 }
	Port: buildGaussianPyramid : pow_reduce_anonymo_6 | {4 5 }
	Port: buildGaussianPyramid : pow_reduce_anonymo_9 | {8 9 }
	Port: buildGaussianPyramid : pow_reduce_anonymo_10 | {8 9 }
	Port: buildGaussianPyramid : pow_reduce_anonymo_8 | {8 9 }
	Port: buildGaussianPyramid : pow_reduce_anonymo_11 | {13 14 }
	Port: buildGaussianPyramid : pow_reduce_anonymo | {13 14 }
  - Chain level:
	State 1
		sig_V_addr : 1
		StgValue_57 : 2
	State 2
		exitcond3 : 1
		StgValue_62 : 2
		tmp_s : 1
		StgValue_78 : 1
		StgValue_79 : 1
		StgValue_80 : 1
		StgValue_81 : 1
		StgValue_82 : 1
		StgValue_83 : 1
		StgValue_84 : 1
		StgValue_85 : 1
		StgValue_86 : 1
		StgValue_87 : 1
		StgValue_88 : 1
		StgValue_89 : 1
	State 3
		y_assign : 1
	State 4
		v_assign_7 : 1
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
		ireg_V : 1
		tmp : 2
		isneg : 2
		exp_tmp_V : 2
		tmp_587 : 3
		tmp_1309 : 2
		tmp_588 : 3
		p_Result_s : 4
		man_V_29 : 5
		man_V_30 : 6
		tmp_589 : 3
		F2 : 4
		tmp_590 : 5
		tmp_591 : 5
		tmp_592 : 5
		sh_amt : 6
		tmp_593 : 5
		tmp_1310 : 7
		tmp_1311 : 7
		icmp : 8
	State 17
		tmp_595 : 1
		tmp_596 : 2
		tmp_1312 : 3
		tmp_597 : 1
		sel_tmp8 : 1
		OP1_V_cast : 1
		p_Val2_191 : 2
		tmp_598 : 3
	State 18
		p_Val2_192 : 1
		tmp_599 : 2
	State 19
		tmp_834_cast : 1
		p_Val2_193 : 2
		this_assign_s : 3
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
		sig_V_addr_2 : 1
		StgValue_176 : 2
	State 31
		exitcond : 1
		i_17 : 1
		StgValue_183 : 2
		tmp_601 : 1
		StgValue_185 : 2
		tmp_603 : 1
		sig_V_addr_1 : 2
		sig_V_load : 3
		gauss_pyr_5_rows_wr : 1
		gauss_pyr_5_cols_wr : 1
		mrv_013 : 1
		mrv_114 : 2
		mrv_215 : 3
		mrv_s : 4
		mrv_224 : 5
		mrv_225 : 6
		mrv_226 : 7
		mrv_227 : 8
		mrv_228 : 9
		mrv_229 : 10
		mrv_10 : 11
		mrv_11 : 12
		StgValue_218 : 13
	State 32
		p_Val2_321_cast : 1
		tmp_604 : 1
		is_neg : 1
		tmp_605 : 2
		p_Val2_195 : 3
		p_Val2_cast : 4
		p_Result_203 : 5
		num_zeros : 6
		tmp32_V_76 : 7
		tmp_1314 : 7
	State 33
	State 34
		tmp32_V : 1
		p_Result_s_218 : 2
	State 35
		tmp_608 : 1
		p_Repl2_81_trunc : 2
		tmp_609 : 3
		p_Result_204 : 4
		f_25 : 5
		p_03_i : 6
		gauss_pyr_rows_addr6 : 1
		gauss_pyr_cols_addr1 : 1
		tmp_610 : 7
	State 36
		gauss_pyr_rows1 : 1
		gauss_pyr_rows6_1 : 2
		gauss_pyr_rows10_1 : 2
		gauss_pyr_rows7_1 : 2
		write_flag_1 : 1
		gauss_pyr_rows9_1 : 2
		gauss_pyr_rows8_1 : 2
		gauss_pyr_cols5 : 1
		StgValue_268 : 3
		StgValue_269 : 3
		StgValue_270 : 2
		StgValue_271 : 3
		StgValue_272 : 3
		StgValue_273 : 3
		StgValue_274 : 2
		StgValue_276 : 3
		StgValue_277 : 3
		StgValue_278 : 2
		StgValue_279 : 3
		StgValue_280 : 3
		StgValue_281 : 3
		StgValue_282 : 2
		StgValue_284 : 3
		StgValue_285 : 3
		StgValue_286 : 2
		StgValue_287 : 3
		StgValue_288 : 3
		StgValue_289 : 3
		StgValue_290 : 2
		StgValue_292 : 3
		StgValue_293 : 3
		StgValue_294 : 2
		StgValue_295 : 3
		StgValue_296 : 3
		StgValue_297 : 3
		StgValue_298 : 2
		StgValue_300 : 3
		StgValue_301 : 3
		StgValue_302 : 2
		StgValue_303 : 3
		StgValue_304 : 3
		StgValue_305 : 3
		StgValue_307 : 2
	State 37
		i_i_cast : 1
		tmp_i : 2
		i_18 : 1
		StgValue_315 : 3
		tmp_1315 : 1
		tmp_277_cast : 2
	State 38
		j_i_cast : 1
		tmp_1677_i : 2
		j : 1
		StgValue_327 : 3
		tmp_1316 : 1
		tmp_278 : 2
		tmp_278_cast : 3
		src_val_V_addr : 4
		src_val_V_load : 5
	State 39
		StgValue_337 : 1
		empty : 1
	State 40


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|---------|---------|
| Operation|         Functional Unit         |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|          |     grp_GaussianBlur_fu_446     |    14   |   957   | 45.9813 |  89352  |  126527 |
|   call   |  grp_sqrt_fixed_32_16_s_fu_469  |    0    |    0    |    0    |   695   |   4371  |
|          |  grp_pow_generic_float_s_fu_474 |    0    |    36   |  6.846  |   826   |   3464  |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|  uitofp  |            grp_fu_495           |    0    |    0    |    0    |   128   |   337   |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|  sitofp  |            grp_fu_498           |    0    |    0    |    0    |   128   |   337   |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|          |         man_V_30_fu_683         |    0    |    0    |    0    |    0    |    54   |
|          |          sh_amt_fu_721          |    0    |    0    |    0    |    0    |    12   |
|          |        storemerge_fu_776        |    0    |    0    |    0    |    0    |    32   |
|          |          newSel_fu_847          |    0    |    0    |    0    |    0    |    32   |
|          |         newSel25_fu_861         |    0    |    0    |    0    |    0    |    32   |
|  select  |         newSel26_fu_874         |    0    |    0    |    0    |    0    |    32   |
|          |         newSel27_fu_888         |    0    |    0    |    0    |    0    |    32   |
|          |   gauss_pyr_5_rows_wr_fu_1008   |    0    |    0    |    0    |    0    |    32   |
|          |   gauss_pyr_5_cols_wr_fu_1015   |    0    |    0    |    0    |    0    |    32   |
|          |        p_Val2_195_fu_1118       |    0    |    0    |    0    |    0    |    26   |
|          |          p_03_i_fu_1221         |    0    |    0    |    0    |    0    |    32   |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|          |   gauss_pyr_rows_addr6_fu_1230  |    0    |    0    |    0    |    0    |    33   |
|          |   gauss_pyr_cols_addr1_fu_1253  |    0    |    0    |    0    |    0    |    33   |
|          |    gauss_pyr_rows6_1_fu_1280    |    0    |    0    |    0    |    0    |    33   |
|    mux   |    gauss_pyr_rows10_1_fu_1296   |    0    |    0    |    0    |    0    |    33   |
|          |    gauss_pyr_rows7_1_fu_1319    |    0    |    0    |    0    |    0    |    33   |
|          |       write_flag_1_fu_1335      |    0    |    0    |    0    |    0    |    33   |
|          |    gauss_pyr_rows9_1_fu_1358    |    0    |    0    |    0    |    0    |    33   |
|          |    gauss_pyr_rows8_1_fu_1374    |    0    |    0    |    0    |    0    |    33   |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|   fpext  |        d_assign_s_fu_502        |    0    |    0    |    0    |   100   |   134   |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|          |         man_V_29_fu_677         |    0    |    0    |    0    |    0    |    60   |
|          |            F2_fu_697            |    0    |    0    |    0    |    0    |    19   |
|    sub   |          tmp_592_fu_715         |    0    |    0    |    0    |    0    |    19   |
|          |        p_Val2_193_fu_948        |    0    |    0    |    0    |    0    |    55   |
|          |         tmp_605_fu_1112         |    0    |    0    |    0    |    0    |    32   |
|          |         tmp_607_fu_1184         |    0    |    0    |    0    |    0    |    8    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|          |           tmp_s_fu_571          |    0    |    0    |    0    |    0    |    12   |
|          |          tmp_591_fu_709         |    0    |    0    |    0    |    0    |    19   |
|          |           i_16_fu_973           |    0    |    0    |    0    |    0    |    12   |
|          |           i_17_fu_985           |    0    |    0    |    0    |    0    |    12   |
|    add   |         tmp_602_fu_1172         |    0    |    0    |    0    |    0    |    12   |
|          |     p_Repl2_81_trunc_fu_1193    |    0    |    0    |    0    |    0    |    8    |
|          |           i_18_fu_1433          |    0    |    0    |    0    |    0    |    38   |
|          |            j_fu_1468            |    0    |    0    |    0    |    0    |    38   |
|          |         tmp_278_fu_1478         |    0    |    0    |    0    |    0    |    25   |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|          |         exitcond3_fu_565        |    0    |    0    |    0    |    0    |    9    |
|          |          tmp_589_fu_691         |    0    |    0    |    0    |    0    |    29   |
|          |          tmp_590_fu_703         |    0    |    0    |    0    |    0    |    13   |
|          |          tmp_593_fu_729         |    0    |    0    |    0    |    0    |    13   |
|          |           icmp_fu_749           |    0    |    0    |    0    |    0    |    11   |
|   icmp   |          tmp_594_fu_758         |    0    |    0    |    0    |    0    |    13   |
|          |         exitcond_fu_979         |    0    |    0    |    0    |    0    |    9    |
|          |          tmp_601_fu_991         |    0    |    0    |    0    |    0    |    9    |
|          |         tmp_604_fu_1098         |    0    |    0    |    0    |    0    |    18   |
|          |         tmp_606_fu_1179         |    0    |    0    |    0    |    0    |    11   |
|          |          tmp_i_fu_1428          |    0    |    0    |    0    |    0    |    18   |
|          |        tmp_1677_i_fu_1463       |    0    |    0    |    0    |    0    |    18   |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|    shl   |          tmp_597_fu_783         |    0    |    0    |    0    |    0    |    85   |
|          |        tmp32_V_76_fu_1148       |    0    |    0    |    0    |    0    |    85   |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|   ashr   |          tmp_596_fu_767         |    0    |    0    |    0    |    0    |   162   |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|          |        p_Val2_191_fu_900        |    0    |    3    |    0    |    0    |    21   |
|    mul   |        p_Val2_192_fu_919        |    0    |    3    |    0    |    0    |    21   |
|          |       tmp_834_cast_fu_938       |    0    |    3    |    0    |    0    |    21   |
|          |       tmp_835_cast_fu_944       |    0    |    3    |    0    |    0    |    21   |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|   cttz   |        num_zeros_fu_1140        |    0    |    0    |    0    |    40   |    36   |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|          |         sel_tmp2_fu_793         |    0    |    0    |    0    |    0    |    2    |
|          |         sel_tmp7_fu_808         |    0    |    0    |    0    |    0    |    2    |
|    and   |         sel_tmp9_fu_819         |    0    |    0    |    0    |    0    |    2    |
|          |         sel_tmp15_fu_825        |    0    |    0    |    0    |    0    |    2    |
|          |         sel_tmp22_fu_842        |    0    |    0    |    0    |    0    |    2    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|          |     sel_tmp6_demorgan_fu_798    |    0    |    0    |    0    |    0    |    2    |
|          |    sel_tmp21_demorgan_fu_831    |    0    |    0    |    0    |    0    |    2    |
|    or    |          or_cond_fu_855         |    0    |    0    |    0    |    0    |    2    |
|          |         or_cond3_fu_868         |    0    |    0    |    0    |    0    |    2    |
|          |         or_cond4_fu_882         |    0    |    0    |    0    |    0    |    2    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|          |         sel_tmp1_fu_788         |    0    |    0    |    0    |    0    |    2    |
|    xor   |         sel_tmp6_fu_802         |    0    |    0    |    0    |    0    |    2    |
|          |         sel_tmp8_fu_813         |    0    |    0    |    0    |    0    |    2    |
|          |         sel_tmp21_fu_836        |    0    |    0    |    0    |    0    |    2    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|          | gauss_pyr_5_cols_re_read_fu_260 |    0    |    0    |    0    |    0    |    0    |
|          | gauss_pyr_4_cols_re_read_fu_266 |    0    |    0    |    0    |    0    |    0    |
|          | gauss_pyr_3_cols_re_read_fu_272 |    0    |    0    |    0    |    0    |    0    |
|          | gauss_pyr_2_cols_re_read_fu_278 |    0    |    0    |    0    |    0    |    0    |
|          | gauss_pyr_1_cols_re_read_fu_284 |    0    |    0    |    0    |    0    |    0    |
|          | gauss_pyr_0_cols_re_read_fu_290 |    0    |    0    |    0    |    0    |    0    |
|   read   | gauss_pyr_5_rows_re_read_fu_296 |    0    |    0    |    0    |    0    |    0    |
|          | gauss_pyr_4_rows_re_read_fu_302 |    0    |    0    |    0    |    0    |    0    |
|          | gauss_pyr_3_rows_re_read_fu_308 |    0    |    0    |    0    |    0    |    0    |
|          | gauss_pyr_2_rows_re_read_fu_314 |    0    |    0    |    0    |    0    |    0    |
|          | gauss_pyr_1_rows_re_read_fu_320 |    0    |    0    |    0    |    0    |    0    |
|          | gauss_pyr_0_rows_re_read_fu_326 |    0    |    0    |    0    |    0    |    0    |
|          |   src_cols_read_2_read_fu_332   |    0    |    0    |    0    |    0    |    0    |
|          |   src_rows_read_2_read_fu_338   |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|          |       tmp_807_cast_fu_627       |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_587_fu_657         |    0    |    0    |    0    |    0    |    0    |
|          |        p_Result_s_fu_673        |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_595_fu_763         |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_600_fu_964         |    0    |    0    |    0    |    0    |    0    |
|   zext   |     p_trunc_ext_cast_fu_969     |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_603_fu_997         |    0    |    0    |    0    |    0    |    0    |
|          |         tmp_608_fu_1189         |    0    |    0    |    0    |    0    |    0    |
|          |         i_i_cast_fu_1424        |    0    |    0    |    0    |    0    |    0    |
|          |         j_i_cast_fu_1459        |    0    |    0    |    0    |    0    |    0    |
|          |       tmp_278_cast_fu_1483      |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|          |            tmp_fu_635           |    0    |    0    |    0    |    0    |    0    |
|          |         tmp_1309_fu_661         |    0    |    0    |    0    |    0    |    0    |
|          |         tmp_1310_fu_735         |    0    |    0    |    0    |    0    |    0    |
|   trunc  |         tmp_1312_fu_772         |    0    |    0    |    0    |    0    |    0    |
|          |         tmp_1314_fu_1154        |    0    |    0    |    0    |    0    |    0    |
|          |         tmp_1315_fu_1439        |    0    |    0    |    0    |    0    |    0    |
|          |         tmp_1316_fu_1474        |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
| bitselect|           isneg_fu_639          |    0    |    0    |    0    |    0    |    0    |
|          |          is_neg_fu_1104         |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|          |         exp_tmp_V_fu_647        |    0    |    0    |    0    |    0    |    0    |
|          |         tmp_1311_fu_739         |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_598_fu_906         |    0    |    0    |    0    |    0    |    0    |
|partselect|          tmp_599_fu_925         |    0    |    0    |    0    |    0    |    0    |
|          |       this_assign_s_fu_954      |    0    |    0    |    0    |    0    |    0    |
|          |       p_Result_203_fu_1130      |    0    |    0    |    0    |    0    |    0    |
|          |      p_Result_s_218_fu_1162     |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|          |          tmp_588_fu_665         |    0    |    0    |    0    |    0    |    0    |
|bitconcatenate|         tmp_609_fu_1199         |    0    |    0    |    0    |    0    |    0    |
|          |       tmp_277_cast_fu_1443      |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|          |       sh_amt_7_cast_fu_755      |    0    |    0    |    0    |    0    |    0    |
|          |        OP1_V_cast_fu_896        |    0    |    0    |    0    |    0    |    0    |
|   sext   |       OP1_V_34_cast_fu_916      |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_10_fu_935          |    0    |    0    |    0    |    0    |    0    |
|          |     p_Val2_321_cast_fu_1094     |    0    |    0    |    0    |    0    |    0    |
|          |       p_Val2_cast_fu_1126       |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|          |         mrv_013_fu_1022         |    0    |    0    |    0    |    0    |    0    |
|          |         mrv_114_fu_1028         |    0    |    0    |    0    |    0    |    0    |
|          |         mrv_215_fu_1034         |    0    |    0    |    0    |    0    |    0    |
|          |          mrv_s_fu_1040          |    0    |    0    |    0    |    0    |    0    |
|          |         mrv_224_fu_1046         |    0    |    0    |    0    |    0    |    0    |
|insertvalue|         mrv_225_fu_1052         |    0    |    0    |    0    |    0    |    0    |
|          |         mrv_226_fu_1058         |    0    |    0    |    0    |    0    |    0    |
|          |         mrv_227_fu_1064         |    0    |    0    |    0    |    0    |    0    |
|          |         mrv_228_fu_1070         |    0    |    0    |    0    |    0    |    0    |
|          |         mrv_229_fu_1076         |    0    |    0    |    0    |    0    |    0    |
|          |          mrv_10_fu_1082         |    0    |    0    |    0    |    0    |    0    |
|          |          mrv_11_fu_1088         |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|  partset |       p_Result_204_fu_1206      |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|extractvalue|     gauss_pyr_rows1_fu_1276     |    0    |    0    |    0    |    0    |    0    |
|          |     gauss_pyr_cols5_fu_1390     |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                 |    14   |   1005  | 52.8273 |  91269  |  136802 |
|----------|---------------------------------|---------|---------|---------|---------|---------|

Memories:
+-----+--------+--------+--------+
|     |  BRAM  |   FF   |   LUT  |
+-----+--------+--------+--------+
|sig_V|    0   |   50   |    3   |
+-----+--------+--------+--------+
|Total|    0   |   50   |    3   |
+-----+--------+--------+--------+

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|     OP1_V_34_cast_reg_1724    |   48   |
|    agg_result_V_i_reg_1740    |   24   |
|  gauss_pyr_0_cols_re_reg_1513 |   32   |
|  gauss_pyr_0_rows_re_reg_1543 |   32   |
|  gauss_pyr_1_cols_re_reg_1508 |   32   |
|  gauss_pyr_1_rows_re_reg_1538 |   32   |
|  gauss_pyr_2_cols_re_reg_1503 |   32   |
|  gauss_pyr_2_rows_re_reg_1533 |   32   |
|  gauss_pyr_3_cols_re_reg_1498 |   32   |
|  gauss_pyr_3_rows_re_reg_1528 |   32   |
|  gauss_pyr_4_cols_re_reg_1493 |   32   |
|  gauss_pyr_4_rows_re_reg_1523 |   32   |
|  gauss_pyr_5_cols_re_reg_1488 |   32   |
|  gauss_pyr_5_rows_re_reg_1518 |   32   |
|  gauss_pyr_cols15_s_reg_1582  |   32   |
|    gauss_pyr_cols1_reg_1616   |   32   |
|    gauss_pyr_cols2_reg_1609   |   32   |
|    gauss_pyr_cols3_reg_1602   |   32   |
|    gauss_pyr_cols4_reg_1595   |   32   |
| gauss_pyr_cols_addr1_reg_1857 |   32   |
|    gauss_pyr_cols_reg_1568    |   32   |
|  gauss_pyr_rows10_s_reg_1630  |   32   |
|gauss_pyr_rows6_load_1_reg_1797|   32   |
|    gauss_pyr_rows6_reg_1623   |   32   |
|gauss_pyr_rows7_load_1_reg_1808|   32   |
|    gauss_pyr_rows7_reg_1636   |   32   |
|gauss_pyr_rows8_load_1_reg_1830|   32   |
|    gauss_pyr_rows8_reg_1657   |   32   |
|gauss_pyr_rows9_load_1_reg_1819|   32   |
|    gauss_pyr_rows9_reg_1650   |   32   |
| gauss_pyr_rows_addr6_reg_1852 |   32   |
|    gauss_pyr_rows_reg_1575    |   32   |
|           i1_reg_412          |    3   |
|         i_16_reg_1745         |    3   |
|         i_17_reg_1753         |    3   |
|         i_18_reg_1866         |   31   |
|          i_i_reg_424          |   31   |
|           i_reg_400           |    3   |
|         icmp_reg_1714         |    1   |
|        is_neg_reg_1772        |    1   |
|         isneg_reg_1674        |    1   |
|          j_i_reg_435          |   31   |
|           j_reg_1880          |   31   |
|       man_V_30_reg_1679       |   54   |
|        p_03_i_reg_1846        |   32   |
|    p_Result_s_218_reg_1792    |    8   |
|        sh_amt_reg_1696        |   12   |
|     sig_V_addr_1_reg_1762     |    3   |
|    src_cols_read_2_reg_1548   |   32   |
|    src_rows_read_2_reg_1554   |   32   |
|    src_val_V_addr_reg_1890    |   16   |
|     this_assign_s_reg_1735    |   32   |
|      tmp32_V_76_reg_1777      |   32   |
|        tmp32_V_reg_1787       |   32   |
|       tmp_1310_reg_1708       |   32   |
|       tmp_1314_reg_1782       |    8   |
|      tmp_1677_i_reg_1876      |    1   |
|     tmp_277_cast_reg_1871     |   18   |
|     tmp_278_cast_reg_1885     |   64   |
|        tmp_589_reg_1684       |    1   |
|        tmp_590_reg_1690       |    1   |
|        tmp_593_reg_1702       |    1   |
|        tmp_598_reg_1719       |   32   |
|        tmp_599_reg_1730       |   32   |
|        tmp_601_reg_1758       |    1   |
|        tmp_602_reg_1841       |    3   |
|        tmp_604_reg_1767       |    1   |
|     tmp_807_cast_reg_1664     |   32   |
|         tmp_i_reg_1862        |    1   |
|         tmp_s_reg_1563        |    3   |
|      v_assign_7_reg_1669      |   32   |
|      write_flag1_reg_1588     |    1   |
|      write_flag_reg_1643      |    1   |
+-------------------------------+--------+
|             Total             |  1721  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------|------|------|------|--------||---------||---------|
|           Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------|------|------|------|--------||---------||---------|
|    grp_access_fu_352    |  p0  |   4  |   3  |   12   ||    21   |
|    grp_access_fu_352    |  p1  |   2  |  25  |   50   ||    9    |
|    grp_access_fu_380    |  p0  |   2  |  16  |   32   ||    9    |
|        i_reg_400        |  p0  |   2  |   3  |    6   ||    9    |
|        i1_reg_412       |  p0  |   2  |   3  |    6   ||    9    |
| grp_GaussianBlur_fu_446 |  p6  |   2  |   3  |    6   ||    9    |
| grp_GaussianBlur_fu_446 |  p7  |   2  |  32  |   64   ||    9    |
| grp_GaussianBlur_fu_446 |  p8  |   2  |  32  |   64   ||    9    |
| grp_GaussianBlur_fu_446 |  p11 |   2  |  32  |   64   ||    9    |
| grp_GaussianBlur_fu_446 |  p12 |   2  |  32  |   64   ||    9    |
|        grp_fu_498       |  p0  |   2  |   3  |    6   ||    9    |
|-------------------------|------|------|------|--------||---------||---------|
|          Total          |      |      |      |   374  || 10.8205 ||   111   |
|-------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |   14   |  1005  |   52   |  91269 | 136802 |
|   Memory  |    0   |    -   |    -   |   50   |    3   |
|Multiplexer|    -   |    -   |   10   |    -   |   111  |
|  Register |    -   |    -   |    -   |  1721  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   14   |  1005  |   63   |  93040 | 136916 |
+-----------+--------+--------+--------+--------+--------+
