<profile>
<RunData>
  <RUN_TYPE>synth</RUN_TYPE>
  <VIVADO_VERSION>v.2024.2</VIVADO_VERSION>
  <ROOT_MODULE_CELL>bd_0_i/hls_inst</ROOT_MODULE_CELL>
</RunData>
<TimingReport>
  <TargetClockPeriod>5.000</TargetClockPeriod>
  <AchievedClockPeriod>2.470</AchievedClockPeriod>
  <CLOCK_NAME>ap_clk</CLOCK_NAME>
  <CP_FINAL>2.470</CP_FINAL>
  <CP_ROUTE>NA</CP_ROUTE>
  <CP_SYNTH>2.470</CP_SYNTH>
  <CP_TARGET>5.000</CP_TARGET>
  <SLACK_FINAL>2.530</SLACK_FINAL>
  <SLACK_ROUTE></SLACK_ROUTE>
  <SLACK_SYNTH>2.530</SLACK_SYNTH>
  <TIMING_MET>TRUE</TIMING_MET>
  <TNS_FINAL>0.000</TNS_FINAL>
  <TNS_ROUTE>NA</TNS_ROUTE>
  <TNS_SYNTH>0.000</TNS_SYNTH>
  <WNS_FINAL>2.530</WNS_FINAL>
  <WNS_ROUTE>NA</WNS_ROUTE>
  <WNS_SYNTH>2.530</WNS_SYNTH>
</TimingReport>
<AreaReport>
  <Resources>
    <BRAM>0</BRAM>
    <CLB>0</CLB>
    <DSP>0</DSP>
    <FF>667</FF>
    <LATCH>0</LATCH>
    <LUT>1354</LUT>
    <SRL>0</SRL>
    <URAM>0</URAM>
  </Resources>
  <AvailableResources>
    <BRAM>2160</BRAM>
    <CLB>0</CLB>
    <DSP>4272</DSP>
    <FF>850560</FF>
    <LUT>425280</LUT>
    <URAM>80</URAM>
  </AvailableResources>
</AreaReport>
<RtlModules>
  <RtlModule CELL="inst" DEPTH="0" FILE_NAME="bd_0_hls_inst_0.v" ORIG_REF_NAME="fir" TOP_CELL="bd_0_i/hls_inst/inst">
    <SubModules count="13">control_s_axi_U flow_control_loop_delay_pipe_U mul_17s_12ns_29_2_1_U4 mul_17s_13ns_30_2_1_U8 mul_17s_13s_30_2_1_U9 mul_17s_14ns_31_2_1_U7 mul_17s_14s_31_2_1_U3 mul_17s_15ns_32_2_1_U2 mul_17s_15ns_32_2_1_U5 mul_17s_15s_32_2_1_U1 mul_17s_15s_32_2_1_U6 regslice_both_in_r_U regslice_both_out_r_U</SubModules>
    <Resources FF="667" LUT="1354" LogicLUT="1354"/>
    <LocalResources FF="389" LUT="1" LogicLUT="1"/>
  </RtlModule>
  <RtlModule CELL="inst/control_s_axi_U" DEPTH="1" FILE_NAME="fir.v" ORIG_REF_NAME="fir_control_s_axi">
    <Resources FF="30" LUT="29" LogicLUT="29"/>
  </RtlModule>
  <RtlModule CELL="inst/flow_control_loop_delay_pipe_U" DEPTH="1" FILE_NAME="fir.v" ORIG_REF_NAME="fir_flow_control_loop_delay_pipe">
    <Resources FF="4" LUT="184" LogicLUT="184"/>
  </RtlModule>
  <RtlModule CELL="inst/mul_17s_12ns_29_2_1_U4" DEPTH="1" FILE_NAME="fir.v" ORIG_REF_NAME="fir_mul_17s_12ns_29_2_1">
    <Resources FF="16" LUT="88" LogicLUT="88"/>
  </RtlModule>
  <RtlModule CELL="inst/mul_17s_13ns_30_2_1_U8" DEPTH="1" FILE_NAME="fir.v" ORIG_REF_NAME="fir_mul_17s_13ns_30_2_1">
    <Resources FF="17" LUT="84" LogicLUT="84"/>
  </RtlModule>
  <RtlModule CELL="inst/mul_17s_13s_30_2_1_U9" DEPTH="1" FILE_NAME="fir.v" ORIG_REF_NAME="fir_mul_17s_13s_30_2_1">
    <Resources FF="17" LUT="115" LogicLUT="115"/>
  </RtlModule>
  <RtlModule CELL="inst/mul_17s_14ns_31_2_1_U7" DEPTH="1" FILE_NAME="fir.v" ORIG_REF_NAME="fir_mul_17s_14ns_31_2_1">
    <Resources FF="18" LUT="123" LogicLUT="123"/>
  </RtlModule>
  <RtlModule CELL="inst/mul_17s_14s_31_2_1_U3" DEPTH="1" FILE_NAME="fir.v" ORIG_REF_NAME="fir_mul_17s_14s_31_2_1">
    <Resources FF="18" LUT="152" LogicLUT="152"/>
  </RtlModule>
  <RtlModule CELL="inst/mul_17s_15ns_32_2_1_U2" DEPTH="1" FILE_NAME="fir.v" ORIG_REF_NAME="fir_mul_17s_15ns_32_2_1">
    <Resources FF="19" LUT="95" LogicLUT="95"/>
  </RtlModule>
  <RtlModule CELL="inst/mul_17s_15ns_32_2_1_U5" DEPTH="1" FILE_NAME="fir.v" ORIG_REF_NAME="fir_mul_17s_15ns_32_2_1">
    <Resources FF="19" LUT="107" LogicLUT="107"/>
  </RtlModule>
  <RtlModule CELL="inst/mul_17s_15s_32_2_1_U1" DEPTH="1" FILE_NAME="fir.v" ORIG_REF_NAME="fir_mul_17s_15s_32_2_1">
    <Resources FF="19" LUT="87" LogicLUT="87"/>
  </RtlModule>
  <RtlModule CELL="inst/mul_17s_15s_32_2_1_U6" DEPTH="1" FILE_NAME="fir.v" ORIG_REF_NAME="fir_mul_17s_15s_32_2_1">
    <Resources FF="19" LUT="181" LogicLUT="181"/>
  </RtlModule>
  <RtlModule CELL="inst/regslice_both_in_r_U" DEPTH="1" FILE_NAME="fir.v" ORIG_REF_NAME="fir_regslice_both">
    <Resources FF="39" LUT="23" LogicLUT="23"/>
  </RtlModule>
  <RtlModule CELL="inst/regslice_both_out_r_U" DEPTH="1" FILE_NAME="fir.v" ORIG_REF_NAME="fir_regslice_both">
    <Resources FF="43" LUT="97" LogicLUT="97"/>
  </RtlModule>
</RtlModules>
<TimingPaths>
  <TPATH DATAPATH_DELAY="2.453" DATAPATH_LOGIC_DELAY="1.005" DATAPATH_NET_DELAY="1.448" ENDPOINT_PIN="bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[31]/D" LOGIC_LEVELS="10" MAX_FANOUT="21" SLACK="2.530" STARTPOINT_PIN="bd_0_i/hls_inst/inst/reg_14_reg_747_reg[6]/C">
    <CELL NAME="bd_0_i/hls_inst/inst/reg_14_reg_747_reg[6]" PRIMITIVE_TYPE="REGISTER.SDR.FDRE" FILE_NAME="fir.v" LINE_NUMBER="709"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0[23]_i_80" PRIMITIVE_TYPE="CLB.LUT.LUT2" FILE_NAME="fir_mul_17s_15s_32_2_1.v" LINE_NUMBER="50"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[23]_i_46" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="fir_mul_17s_15s_32_2_1.v" LINE_NUMBER="50"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0[23]_i_45" PRIMITIVE_TYPE="CLB.LUT.LUT2" FILE_NAME="fir_mul_17s_15s_32_2_1.v" LINE_NUMBER="50"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[23]_i_23" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="fir_mul_17s_15s_32_2_1.v" LINE_NUMBER="50"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[31]_i_24" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="fir_mul_17s_15s_32_2_1.v" LINE_NUMBER="50"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0[23]_i_22" PRIMITIVE_TYPE="CLB.LUT.LUT3" FILE_NAME="fir_mul_17s_15s_32_2_1.v" LINE_NUMBER="50"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0[23]_i_5" PRIMITIVE_TYPE="CLB.LUT.LUT5" FILE_NAME="fir_mul_17s_15s_32_2_1.v" LINE_NUMBER="50"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0[23]_i_13" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="fir_mul_17s_15s_32_2_1.v" LINE_NUMBER="50"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[23]_i_1" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="fir_mul_17s_15s_32_2_1.v" LINE_NUMBER="50"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[31]_i_1" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="fir_mul_17s_15s_32_2_1.v" LINE_NUMBER="50"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[31]" PRIMITIVE_TYPE="REGISTER.SDR.FDRE" FILE_NAME="fir_mul_17s_15s_32_2_1.v" LINE_NUMBER="60"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="2.452" DATAPATH_LOGIC_DELAY="1.005" DATAPATH_NET_DELAY="1.447" ENDPOINT_PIN="bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[29]/D" LOGIC_LEVELS="10" MAX_FANOUT="21" SLACK="2.531" STARTPOINT_PIN="bd_0_i/hls_inst/inst/reg_14_reg_747_reg[6]/C">
    <CELL NAME="bd_0_i/hls_inst/inst/reg_14_reg_747_reg[6]" PRIMITIVE_TYPE="REGISTER.SDR.FDRE" FILE_NAME="fir.v" LINE_NUMBER="709"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0[23]_i_80" PRIMITIVE_TYPE="CLB.LUT.LUT2" FILE_NAME="fir_mul_17s_15s_32_2_1.v" LINE_NUMBER="50"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[23]_i_46" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="fir_mul_17s_15s_32_2_1.v" LINE_NUMBER="50"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0[23]_i_45" PRIMITIVE_TYPE="CLB.LUT.LUT2" FILE_NAME="fir_mul_17s_15s_32_2_1.v" LINE_NUMBER="50"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[23]_i_23" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="fir_mul_17s_15s_32_2_1.v" LINE_NUMBER="50"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[31]_i_24" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="fir_mul_17s_15s_32_2_1.v" LINE_NUMBER="50"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0[23]_i_22" PRIMITIVE_TYPE="CLB.LUT.LUT3" FILE_NAME="fir_mul_17s_15s_32_2_1.v" LINE_NUMBER="50"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0[23]_i_5" PRIMITIVE_TYPE="CLB.LUT.LUT5" FILE_NAME="fir_mul_17s_15s_32_2_1.v" LINE_NUMBER="50"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0[23]_i_13" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="fir_mul_17s_15s_32_2_1.v" LINE_NUMBER="50"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[23]_i_1" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="fir_mul_17s_15s_32_2_1.v" LINE_NUMBER="50"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[31]_i_1" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="fir_mul_17s_15s_32_2_1.v" LINE_NUMBER="50"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[29]" PRIMITIVE_TYPE="REGISTER.SDR.FDRE" FILE_NAME="fir_mul_17s_15s_32_2_1.v" LINE_NUMBER="60"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="2.449" DATAPATH_LOGIC_DELAY="1.005" DATAPATH_NET_DELAY="1.444" ENDPOINT_PIN="bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[29]/D" LOGIC_LEVELS="10" MAX_FANOUT="18" SLACK="2.534" STARTPOINT_PIN="bd_0_i/hls_inst/inst/reg_1_fu_128_reg[6]/C">
    <CELL NAME="bd_0_i/hls_inst/inst/reg_1_fu_128_reg[6]" PRIMITIVE_TYPE="REGISTER.SDR.FDRE" FILE_NAME="fir.v" LINE_NUMBER="600"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0[23]_i_76__0" PRIMITIVE_TYPE="CLB.LUT.LUT2" FILE_NAME="fir_mul_17s_14ns_31_2_1.v" LINE_NUMBER="49"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[23]_i_42" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="fir_mul_17s_14ns_31_2_1.v" LINE_NUMBER="49"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0[23]_i_41" PRIMITIVE_TYPE="CLB.LUT.LUT2" FILE_NAME="fir_mul_17s_14ns_31_2_1.v" LINE_NUMBER="49"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[23]_i_23" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="fir_mul_17s_14ns_31_2_1.v" LINE_NUMBER="49"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[30]_i_20" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="fir_mul_17s_14ns_31_2_1.v" LINE_NUMBER="49"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0[23]_i_22__0" PRIMITIVE_TYPE="CLB.LUT.LUT3" FILE_NAME="fir_mul_17s_14ns_31_2_1.v" LINE_NUMBER="49"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0[23]_i_5__0" PRIMITIVE_TYPE="CLB.LUT.LUT5" FILE_NAME="fir_mul_17s_14ns_31_2_1.v" LINE_NUMBER="49"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0[23]_i_13" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="fir_mul_17s_14ns_31_2_1.v" LINE_NUMBER="49"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[23]_i_1" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="fir_mul_17s_14ns_31_2_1.v" LINE_NUMBER="49"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[30]_i_1" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="fir_mul_17s_14ns_31_2_1.v" LINE_NUMBER="49"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[29]" PRIMITIVE_TYPE="REGISTER.SDR.FDRE" FILE_NAME="fir_mul_17s_14ns_31_2_1.v" LINE_NUMBER="60"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="2.440" DATAPATH_LOGIC_DELAY="0.992" DATAPATH_NET_DELAY="1.448" ENDPOINT_PIN="bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[30]/D" LOGIC_LEVELS="10" MAX_FANOUT="21" SLACK="2.543" STARTPOINT_PIN="bd_0_i/hls_inst/inst/reg_14_reg_747_reg[6]/C">
    <CELL NAME="bd_0_i/hls_inst/inst/reg_14_reg_747_reg[6]" PRIMITIVE_TYPE="REGISTER.SDR.FDRE" FILE_NAME="fir.v" LINE_NUMBER="709"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0[23]_i_80" PRIMITIVE_TYPE="CLB.LUT.LUT2" FILE_NAME="fir_mul_17s_15s_32_2_1.v" LINE_NUMBER="50"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[23]_i_46" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="fir_mul_17s_15s_32_2_1.v" LINE_NUMBER="50"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0[23]_i_45" PRIMITIVE_TYPE="CLB.LUT.LUT2" FILE_NAME="fir_mul_17s_15s_32_2_1.v" LINE_NUMBER="50"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[23]_i_23" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="fir_mul_17s_15s_32_2_1.v" LINE_NUMBER="50"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[31]_i_24" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="fir_mul_17s_15s_32_2_1.v" LINE_NUMBER="50"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0[23]_i_22" PRIMITIVE_TYPE="CLB.LUT.LUT3" FILE_NAME="fir_mul_17s_15s_32_2_1.v" LINE_NUMBER="50"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0[23]_i_5" PRIMITIVE_TYPE="CLB.LUT.LUT5" FILE_NAME="fir_mul_17s_15s_32_2_1.v" LINE_NUMBER="50"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0[23]_i_13" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="fir_mul_17s_15s_32_2_1.v" LINE_NUMBER="50"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[23]_i_1" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="fir_mul_17s_15s_32_2_1.v" LINE_NUMBER="50"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[31]_i_1" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="fir_mul_17s_15s_32_2_1.v" LINE_NUMBER="50"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[30]" PRIMITIVE_TYPE="REGISTER.SDR.FDRE" FILE_NAME="fir_mul_17s_15s_32_2_1.v" LINE_NUMBER="60"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="2.437" DATAPATH_LOGIC_DELAY="0.992" DATAPATH_NET_DELAY="1.445" ENDPOINT_PIN="bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[30]/D" LOGIC_LEVELS="10" MAX_FANOUT="18" SLACK="2.546" STARTPOINT_PIN="bd_0_i/hls_inst/inst/reg_1_fu_128_reg[6]/C">
    <CELL NAME="bd_0_i/hls_inst/inst/reg_1_fu_128_reg[6]" PRIMITIVE_TYPE="REGISTER.SDR.FDRE" FILE_NAME="fir.v" LINE_NUMBER="600"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0[23]_i_76__0" PRIMITIVE_TYPE="CLB.LUT.LUT2" FILE_NAME="fir_mul_17s_14ns_31_2_1.v" LINE_NUMBER="49"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[23]_i_42" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="fir_mul_17s_14ns_31_2_1.v" LINE_NUMBER="49"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0[23]_i_41" PRIMITIVE_TYPE="CLB.LUT.LUT2" FILE_NAME="fir_mul_17s_14ns_31_2_1.v" LINE_NUMBER="49"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[23]_i_23" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="fir_mul_17s_14ns_31_2_1.v" LINE_NUMBER="49"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[30]_i_20" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="fir_mul_17s_14ns_31_2_1.v" LINE_NUMBER="49"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0[23]_i_22__0" PRIMITIVE_TYPE="CLB.LUT.LUT3" FILE_NAME="fir_mul_17s_14ns_31_2_1.v" LINE_NUMBER="49"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0[23]_i_5__0" PRIMITIVE_TYPE="CLB.LUT.LUT5" FILE_NAME="fir_mul_17s_14ns_31_2_1.v" LINE_NUMBER="49"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0[23]_i_13" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="fir_mul_17s_14ns_31_2_1.v" LINE_NUMBER="49"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[23]_i_1" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="fir_mul_17s_14ns_31_2_1.v" LINE_NUMBER="49"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[30]_i_1" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="fir_mul_17s_14ns_31_2_1.v" LINE_NUMBER="49"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[30]" PRIMITIVE_TYPE="REGISTER.SDR.FDRE" FILE_NAME="fir_mul_17s_14ns_31_2_1.v" LINE_NUMBER="60"/>
  </TPATH>
</TimingPaths>
<VivadoReportFiles>
  <ReportFile TYPE="design_analysis" PATH="verilog/report/fir_design_analysis_synth.rpt"/>
  <ReportFile TYPE="failfast" PATH="verilog/report/fir_failfast_synth.rpt"/>
  <ReportFile TYPE="power" PATH="verilog/report/fir_power_synth.rpt"/>
  <ReportFile TYPE="timing" PATH="verilog/report/fir_timing_synth.rpt"/>
  <ReportFile TYPE="timing_paths" PATH="verilog/report/fir_timing_paths_synth.rpt"/>
  <ReportFile TYPE="utilization" PATH="verilog/report/fir_utilization_synth.rpt"/>
  <ReportFile TYPE="utilization_hierarchical" PATH="verilog/report/fir_utilization_hierarchical_synth.rpt"/>
</VivadoReportFiles>
</profile>
