[INF:CM0023] Creating log file ../../build/tests/OneDivider/slpp_unit/surelog.log.

[INF:CM0020] Separate compilation-unit mode is on.

[WRN:PA0205] dut.v:1: No timescale set for "dut".

[WRN:PA0205] tb.v:1: No timescale set for "tb".

[INF:CP0300] Compilation...

[INF:CP0303] dut.v:1: Compile module "work@dut".

[INF:CP0303] tb.v:1: Compile module "work@tb".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] tb.v:1: Top level module "work@tb".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 1.

UHDM HTML COVERAGE REPORT: ../../build/tests/OneDivider/slpp_unit//surelog.uhdm.chk
====== UHDM =======
design: (work@tb)
|vpiName:work@tb
|uhdmallPackages:
\_package: builtin, parent:work@tb
  |vpiDefName:builtin
  |vpiFullName:builtin
|uhdmallClasses:
\_class_defn: (builtin::array)
  |vpiName:builtin::array
  |vpiFullName:builtin::builtin::array
|uhdmallClasses:
\_class_defn: (builtin::queue)
  |vpiName:builtin::queue
  |vpiFullName:builtin::builtin::queue
|uhdmallClasses:
\_class_defn: (builtin::string)
  |vpiName:builtin::string
  |vpiFullName:builtin::builtin::string
|uhdmallClasses:
\_class_defn: (builtin::system)
  |vpiName:builtin::system
  |vpiFullName:builtin::builtin::system
|uhdmallModules:
\_module: work@dut, file:dut.v, line:1, parent:work@tb
  |vpiDefName:work@dut
  |vpiFullName:work@dut
  |vpiProcess:
  \_always: , line:5
    |vpiAlwaysType:1
    |vpiStmt:
    \_event_control: , line:5
      |vpiCondition:
      \_operation: , line:5
        |vpiOpType:35
        |vpiOperand:
        \_operation: , line:5
          |vpiOpType:39
          |vpiOperand:
          \_ref_obj: (clk), line:5
            |vpiName:clk
        |vpiOperand:
        \_operation: , line:5
          |vpiOpType:40
          |vpiOperand:
          \_ref_obj: (rstn), line:5
            |vpiName:rstn
      |vpiStmt:
      \_if_else: , line:6
        |vpiCondition:
        \_operation: , line:6
          |vpiOpType:3
          |vpiOperand:
          \_ref_obj: (rstn), line:6
            |vpiName:rstn
            |vpiFullName:work@dut.rstn
        |vpiStmt:
        \_assignment: , line:7
          |vpiOpType:82
          |vpiLhs:
          \_ref_obj: (div), line:7
            |vpiName:div
            |vpiFullName:work@dut.div
          |vpiRhs:
          \_constant: , line:7
            |vpiConstType:7
            |vpiDecompile:0
            |vpiSize:32
            |INT:0
        |vpiElseStmt:
        \_assignment: , line:9
          |vpiOpType:82
          |vpiLhs:
          \_ref_obj: (div), line:9
            |vpiName:div
            |vpiFullName:work@dut.div
          |vpiRhs:
          \_operation: , line:9
            |vpiOpType:3
            |vpiOperand:
            \_ref_obj: (div), line:9
              |vpiName:div
              |vpiFullName:work@dut.div
  |vpiPort:
  \_port: (rstn), line:1
    |vpiName:rstn
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (rstn), line:1
        |vpiName:rstn
        |vpiFullName:work@dut.rstn
        |vpiNetType:36
  |vpiPort:
  \_port: (clk), line:2
    |vpiName:clk
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (clk), line:2
        |vpiName:clk
        |vpiFullName:work@dut.clk
        |vpiNetType:36
  |vpiPort:
  \_port: (div), line:3
    |vpiName:div
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (div), line:3
        |vpiName:div
        |vpiFullName:work@dut.div
        |vpiNetType:48
  |vpiNet:
  \_logic_net: (rstn), line:1
  |vpiNet:
  \_logic_net: (clk), line:2
  |vpiNet:
  \_logic_net: (div), line:3
|uhdmallModules:
\_module: work@tb, file:tb.v, line:1, parent:work@tb
  |vpiDefName:work@tb
  |vpiFullName:work@tb
  |vpiProcess:
  \_initial: 
    |vpiStmt:
    \_begin: , line:5
      |vpiFullName:work@tb
      |vpiStmt:
      \_sys_func_call: ($dumpfile), line:6
        |vpiName:$dumpfile
        |vpiArgument:
        \_constant: , line:6
          |vpiConstType:6
          |vpiDecompile:"test.vcd"
          |vpiSize:10
          |STRING:"test.vcd"
      |vpiStmt:
      \_sys_func_call: ($dumpvars), line:7
        |vpiName:$dumpvars
      |vpiStmt:
      \_sys_func_call: ($monitor), line:8
        |vpiName:$monitor
        |vpiArgument:
        \_constant: , line:8
          |vpiConstType:6
          |vpiDecompile:"@%0dns clk = %0d, %0d"
          |vpiSize:23
          |STRING:"@%0dns clk = %0d, %0d"
        |vpiArgument:
        \_sys_func_call: ($time), line:8
          |vpiName:$time
        |vpiArgument:
        \_ref_obj: (clk), line:8
          |vpiName:clk
        |vpiArgument:
        \_ref_obj: (div), line:8
          |vpiName:div
      |vpiStmt:
      \_delay_control: , line:9
        |#100
        |vpiStmt:
        \_sys_func_call: ($finish), line:9
          |vpiName:$finish
  |vpiProcess:
  \_initial: 
    |vpiStmt:
    \_begin: , line:13
      |vpiFullName:work@tb
      |vpiStmt:
      \_assignment: , line:14
        |vpiOpType:82
        |vpiBlocking:1
        |vpiLhs:
        \_ref_obj: (rstn), line:14
          |vpiName:rstn
          |vpiFullName:work@tb.rstn
        |vpiRhs:
        \_constant: , line:14
          |vpiConstType:7
          |vpiDecompile:0
          |vpiSize:32
          |INT:0
      |vpiStmt:
      \_assignment: , line:15
        |vpiOpType:82
        |vpiBlocking:1
        |vpiLhs:
        \_ref_obj: (clk), line:15
          |vpiName:clk
          |vpiFullName:work@tb.clk
        |vpiRhs:
        \_constant: , line:15
          |vpiConstType:7
          |vpiDecompile:0
          |vpiSize:32
          |INT:0
      |vpiStmt:
      \_delay_control: , line:16
        |#2
        |vpiStmt:
        \_assignment: , line:16
          |vpiOpType:82
          |vpiBlocking:1
          |vpiLhs:
          \_ref_obj: (rstn), line:16
            |vpiName:rstn
            |vpiFullName:work@tb.rstn
          |vpiRhs:
          \_constant: , line:16
            |vpiConstType:7
            |vpiDecompile:1
            |vpiSize:32
            |INT:1
  |vpiProcess:
  \_always: , line:19
    |vpiAlwaysType:1
    |vpiStmt:
    \_delay_control: , line:20
      |#5
      |vpiStmt:
      \_assignment: , line:20
        |vpiOpType:82
        |vpiBlocking:1
        |vpiLhs:
        \_ref_obj: (clk), line:20
          |vpiName:clk
          |vpiFullName:work@tb.clk
        |vpiRhs:
        \_operation: , line:20
          |vpiOpType:3
          |vpiOperand:
          \_ref_obj: (clk), line:20
            |vpiName:clk
            |vpiFullName:work@tb.clk
  |vpiNet:
  \_logic_net: (clk), line:2
    |vpiName:clk
    |vpiFullName:work@tb.clk
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (div), line:3
    |vpiName:div
    |vpiFullName:work@tb.div
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (rstn), line:4
    |vpiName:rstn
    |vpiFullName:work@tb.rstn
    |vpiNetType:36
|uhdmtopModules:
\_module: work@tb (work@tb), file:tb.v, line:1
  |vpiDefName:work@tb
  |vpiName:work@tb
  |vpiModule:
  \_module: work@dut (dut1), file:tb.v, line:22, parent:work@tb
    |vpiDefName:work@dut
    |vpiName:dut1
    |vpiFullName:work@tb.dut1
    |vpiPort:
    \_port: (rstn), line:1, parent:dut1
      |vpiName:rstn
      |vpiDirection:1
      |vpiHighConn:
      \_ref_obj: (rstn), line:22
        |vpiName:rstn
        |vpiActual:
        \_logic_net: (rstn), line:4, parent:work@tb
          |vpiName:rstn
          |vpiFullName:work@tb.rstn
          |vpiNetType:36
      |vpiLowConn:
      \_ref_obj: 
        |vpiActual:
        \_logic_net: (rstn), line:1, parent:dut1
          |vpiName:rstn
          |vpiFullName:work@tb.dut1.rstn
          |vpiNetType:36
    |vpiPort:
    \_port: (clk), line:2, parent:dut1
      |vpiName:clk
      |vpiDirection:1
      |vpiHighConn:
      \_ref_obj: (clk), line:22
        |vpiName:clk
        |vpiActual:
        \_logic_net: (clk), line:2, parent:work@tb
          |vpiName:clk
          |vpiFullName:work@tb.clk
          |vpiNetType:48
      |vpiLowConn:
      \_ref_obj: 
        |vpiActual:
        \_logic_net: (clk), line:2, parent:dut1
          |vpiName:clk
          |vpiFullName:work@tb.dut1.clk
          |vpiNetType:36
    |vpiPort:
    \_port: (div), line:3, parent:dut1
      |vpiName:div
      |vpiDirection:2
      |vpiHighConn:
      \_ref_obj: (div), line:22
        |vpiName:div
        |vpiActual:
        \_logic_net: (div), line:3, parent:work@tb
          |vpiName:div
          |vpiFullName:work@tb.div
          |vpiNetType:36
      |vpiLowConn:
      \_ref_obj: 
        |vpiActual:
        \_logic_net: (div), line:3, parent:dut1
          |vpiName:div
          |vpiFullName:work@tb.dut1.div
          |vpiNetType:48
    |vpiNet:
    \_logic_net: (rstn), line:1, parent:dut1
    |vpiNet:
    \_logic_net: (clk), line:2, parent:dut1
    |vpiNet:
    \_logic_net: (div), line:3, parent:dut1
    |vpiInstance:
    \_module: work@tb (work@tb), file:tb.v, line:1
  |vpiNet:
  \_logic_net: (clk), line:2, parent:work@tb
  |vpiNet:
  \_logic_net: (div), line:3, parent:work@tb
  |vpiNet:
  \_logic_net: (rstn), line:4, parent:work@tb
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 5

