<stg><name>conv1_p</name>


<trans_list>

<trans id="806" from="1" to="2">
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="880" from="2" to="15">
<condition id="371">
<or_exp><and_exp><literal name="exitcond_flatten" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="881" from="2" to="3">
<condition id="384">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="868" from="3" to="4">
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="869" from="4" to="5">
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="870" from="5" to="6">
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="871" from="6" to="7">
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="872" from="7" to="8">
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="873" from="8" to="9">
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="874" from="9" to="10">
<condition id="378">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="875" from="10" to="11">
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="876" from="11" to="12">
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="877" from="12" to="13">
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="878" from="13" to="14">
<condition id="382">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="879" from="14" to="2">
<condition id="383">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="824" from="15" to="16">
<condition id="300">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="825" from="16" to="17">
<condition id="302">
<or_exp><and_exp><literal name="exitcond33" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="842" from="16" to="27">
<condition id="330">
<or_exp><and_exp><literal name="exitcond33" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="826" from="17" to="18">
<condition id="304">
<or_exp><and_exp><literal name="exitcond35" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="841" from="17" to="16">
<condition id="328">
<or_exp><and_exp><literal name="exitcond35" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="827" from="18" to="19">
<condition id="306">
<or_exp><and_exp><literal name="exitcond37" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="840" from="18" to="17">
<condition id="326">
<or_exp><and_exp><literal name="exitcond37" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="828" from="19" to="20">
<condition id="308">
<or_exp><and_exp><literal name="exitcond40" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="839" from="19" to="18">
<condition id="324">
<or_exp><and_exp><literal name="exitcond40" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="829" from="20" to="21">
<condition id="310">
<or_exp><and_exp><literal name="exitcond41" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="838" from="20" to="19">
<condition id="322">
<or_exp><and_exp><literal name="exitcond41" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="830" from="21" to="22">
<condition id="311">
<or_exp><and_exp><literal name="exitcond42" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="837" from="21" to="20">
<condition id="320">
<or_exp><and_exp><literal name="exitcond42" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="832" from="22" to="23">
<condition id="313">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="833" from="23" to="24">
<condition id="314">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="834" from="24" to="25">
<condition id="315">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="835" from="25" to="26">
<condition id="316">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="836" from="26" to="21">
<condition id="318">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="843" from="27" to="28">
<condition id="332">
<or_exp><and_exp><literal name="exitcond34" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="859" from="27" to="33">
<condition id="361">
<or_exp><and_exp><literal name="exitcond34" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="844" from="28" to="29">
<condition id="334">
<or_exp><and_exp><literal name="exitcond36" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="858" from="28" to="27">
<condition id="359">
<or_exp><and_exp><literal name="exitcond36" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="845" from="29" to="30">
<condition id="335">
<or_exp><and_exp><literal name="exitcond39" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="857" from="29" to="28">
<condition id="357">
<or_exp><and_exp><literal name="exitcond39" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="847" from="30" to="31">
<condition id="337">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="848" from="31" to="32">
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="856" from="32" to="29">
<condition id="355">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="886" from="33" to="37">
<condition id="385">
<or_exp><and_exp><literal name="exitcond_flatten15" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="887" from="33" to="34">
<condition id="389">
<or_exp><and_exp><literal name="exitcond_flatten15" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="883" from="34" to="35">
<condition id="386">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="884" from="35" to="36">
<condition id="387">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="885" from="36" to="33">
<condition id="388">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader113.preheader:0  call void (...)* @_ssdm_op_SpecInterface(i8* %weight_V, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str44, i32 0, i32 648, [19 x i8]* @p_str47, [6 x i8]* @p_str46, [1 x i8]* @p_str44, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str44, [1 x i8]* @p_str44)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader113.preheader:1  %conv1_weight_V3_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %conv1_weight_V3)

]]></Node>
<StgValue><ssdm name="conv1_weight_V3_read"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="8" op_0_bw="64">
<![CDATA[
.preheader113.preheader:2  %weight_temp_0_V = alloca [81 x i8], align 1

]]></Node>
<StgValue><ssdm name="weight_temp_0_V"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader113.preheader:3  %weight_temp_0_V_add = getelementptr [81 x i8]* %weight_temp_0_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="weight_temp_0_V_add"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="8" op_0_bw="64">
<![CDATA[
.preheader113.preheader:4  %weight_temp_1_V = alloca [81 x i8], align 1

]]></Node>
<StgValue><ssdm name="weight_temp_1_V"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="8" op_0_bw="64">
<![CDATA[
.preheader113.preheader:5  %weight_temp_2_V = alloca [81 x i8], align 1

]]></Node>
<StgValue><ssdm name="weight_temp_2_V"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="64">
<![CDATA[
.preheader113.preheader:6  %weight_temp_3_V = alloca [81 x i8], align 1

]]></Node>
<StgValue><ssdm name="weight_temp_3_V"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="64">
<![CDATA[
.preheader113.preheader:7  %weight_temp_4_V = alloca [81 x i8], align 1

]]></Node>
<StgValue><ssdm name="weight_temp_4_V"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="64">
<![CDATA[
.preheader113.preheader:8  %weight_temp_5_V = alloca [81 x i8], align 1

]]></Node>
<StgValue><ssdm name="weight_temp_5_V"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="64">
<![CDATA[
.preheader113.preheader:9  %weight_temp_6_V = alloca [81 x i8], align 1

]]></Node>
<StgValue><ssdm name="weight_temp_6_V"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="64">
<![CDATA[
.preheader113.preheader:10  %weight_temp_7_V = alloca [81 x i8], align 1

]]></Node>
<StgValue><ssdm name="weight_temp_7_V"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
.preheader113.preheader:11  store i8 0, i8* %weight_temp_0_V_add, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="32">
<![CDATA[
.preheader113.preheader:12  %sext = sext i32 %conv1_weight_V3_read to i64

]]></Node>
<StgValue><ssdm name="sext"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0">
<![CDATA[
.preheader113.preheader:13  br label %.preheader108

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
.preheader108:0  %indvar_flatten8 = phi i10 [ 0, %.preheader113.preheader ], [ %indvar_flatten_next1_5, %0 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten8"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader108:1  %i = phi i5 [ 0, %.preheader113.preheader ], [ %tmp_mid2_v, %0 ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader108:2  %indvar_flatten9 = phi i6 [ 0, %.preheader113.preheader ], [ %indvar_flatten_next1, %0 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten9"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader108:3  %j = phi i2 [ 0, %.preheader113.preheader ], [ %tmp_267_mid2, %0 ]

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader108:4  %indvar_flatten = phi i4 [ 0, %.preheader113.preheader ], [ %indvar_flatten_next, %0 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader108:5  %k = phi i2 [ 0, %.preheader113.preheader ], [ %tmp_270_mid2, %0 ]

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader108:6  %p = phi i2 [ 0, %.preheader113.preheader ], [ %p_1, %0 ]

]]></Node>
<StgValue><ssdm name="p"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader108:7  %exitcond_flatten = icmp eq i10 %indvar_flatten8, -376

]]></Node>
<StgValue><ssdm name="exitcond_flatten"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader108:8  %indvar_flatten_next1_5 = add i10 %indvar_flatten8, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next1_5"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader108:9  br i1 %exitcond_flatten, label %.preheader107.preheader, label %.preheader110.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader110.preheader:2  %exitcond_flatten13 = icmp eq i6 %indvar_flatten9, 27

]]></Node>
<StgValue><ssdm name="exitcond_flatten13"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:4  %indvar_flatten13_op = add i6 %indvar_flatten9, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten13_op"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
:5  %indvar_flatten_next1 = select i1 %exitcond_flatten13, i6 1, i6 %indvar_flatten13_op

]]></Node>
<StgValue><ssdm name="indvar_flatten_next1"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="65" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="390">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="exitcond_flatten13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader110.preheader:0  %i_6 = add i5 1, %i

]]></Node>
<StgValue><ssdm name="i_6"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader110.preheader:3  %j_mid = select i1 %exitcond_flatten13, i2 0, i2 %j

]]></Node>
<StgValue><ssdm name="j_mid"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader110.preheader:4  %tmp_mid2_v = select i1 %exitcond_flatten13, i5 %i_6, i5 %i

]]></Node>
<StgValue><ssdm name="tmp_mid2_v"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="3" op_0_bw="5">
<![CDATA[
.preheader110.preheader:10  %tmp_601 = trunc i5 %tmp_mid2_v to i3

]]></Node>
<StgValue><ssdm name="tmp_601"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="2" op_0_bw="2" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader110.preheader:11  %newIndex17_mid2_v = call i2 @_ssdm_op_PartSelect.i2.i5.i32.i32(i5 %tmp_mid2_v, i32 3, i32 4)

]]></Node>
<StgValue><ssdm name="newIndex17_mid2_v"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader110.preheader:17  %not_exitcond_flatten = xor i1 %exitcond_flatten13, true

]]></Node>
<StgValue><ssdm name="not_exitcond_flatten"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader110.preheader:20  %exitcond_flatten14 = icmp eq i4 %indvar_flatten, -7

]]></Node>
<StgValue><ssdm name="exitcond_flatten14"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader110.preheader:21  %exitcond_flatten_mid = and i1 %exitcond_flatten14, %not_exitcond_flatten

]]></Node>
<StgValue><ssdm name="exitcond_flatten_mid"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader110.preheader:22  %j_6 = add i2 1, %j_mid

]]></Node>
<StgValue><ssdm name="j_6"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader110.preheader:23  %tmp_553 = or i1 %exitcond_flatten_mid, %exitcond_flatten13

]]></Node>
<StgValue><ssdm name="tmp_553"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader110.preheader:25  %tmp_267_mid2 = select i1 %exitcond_flatten_mid, i2 %j_6, i2 %j_mid

]]></Node>
<StgValue><ssdm name="tmp_267_mid2"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
.preheader110.preheader:74  switch i3 %tmp_601, label %branch7 [
    i3 0, label %branch0
    i3 1, label %branch1
    i3 2, label %branch2
    i3 3, label %branch3
    i3 -4, label %branch4
    i3 -3, label %branch5
    i3 -2, label %branch6
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2  %indvar_flatten_op = add i4 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_op"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="5">
<![CDATA[
.preheader110.preheader:5  %tmp_mid2_cast = zext i5 %tmp_mid2_v to i8

]]></Node>
<StgValue><ssdm name="tmp_mid2_cast"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
.preheader110.preheader:6  %tmp = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %tmp_mid2_v, i2 0)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="7">
<![CDATA[
.preheader110.preheader:7  %p_shl5_cast = zext i7 %tmp to i8

]]></Node>
<StgValue><ssdm name="p_shl5_cast"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader110.preheader:8  %tmp_s = sub i8 %p_shl5_cast, %tmp_mid2_cast

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="9" op_0_bw="8">
<![CDATA[
.preheader110.preheader:9  %tmp_691_cast = sext i8 %tmp_s to i9

]]></Node>
<StgValue><ssdm name="tmp_691_cast"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="5" op_0_bw="2">
<![CDATA[
.preheader110.preheader:12  %newIndex17_mid2_cast = zext i2 %newIndex17_mid2_v to i5

]]></Node>
<StgValue><ssdm name="newIndex17_mid2_cast"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader110.preheader:13  %tmp_551 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %newIndex17_mid2_v, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_551"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="5" op_0_bw="4">
<![CDATA[
.preheader110.preheader:14  %p_shl4_cast = zext i4 %tmp_551 to i5

]]></Node>
<StgValue><ssdm name="p_shl4_cast"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader110.preheader:15  %tmp_552 = sub i5 %p_shl4_cast, %newIndex17_mid2_cast

]]></Node>
<StgValue><ssdm name="tmp_552"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="6" op_0_bw="5">
<![CDATA[
.preheader110.preheader:16  %tmp_693_cast = sext i5 %tmp_552 to i6

]]></Node>
<StgValue><ssdm name="tmp_693_cast"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader110.preheader:18  %exitcond = icmp eq i2 %p, -1

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader110.preheader:19  %exitcond64_mid = and i1 %exitcond, %not_exitcond_flatten

]]></Node>
<StgValue><ssdm name="exitcond64_mid"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader110.preheader:24  %k_mid = select i1 %tmp_553, i2 0, i2 %k

]]></Node>
<StgValue><ssdm name="k_mid"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="6" op_0_bw="2">
<![CDATA[
.preheader110.preheader:26  %tmp_267_mid2_cast1 = zext i2 %tmp_267_mid2 to i6

]]></Node>
<StgValue><ssdm name="tmp_267_mid2_cast1"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="9" op_0_bw="2">
<![CDATA[
.preheader110.preheader:27  %tmp_267_mid2_cast = zext i2 %tmp_267_mid2 to i9

]]></Node>
<StgValue><ssdm name="tmp_267_mid2_cast"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader110.preheader:28  %tmp_554 = add i9 %tmp_267_mid2_cast, %tmp_691_cast

]]></Node>
<StgValue><ssdm name="tmp_554"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="9">
<![CDATA[
.preheader110.preheader:29  %tmp_695_cast = sext i9 %tmp_554 to i64

]]></Node>
<StgValue><ssdm name="tmp_695_cast"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
.preheader110.preheader:30  %tmp_602 = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %tmp_554, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_602"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="11">
<![CDATA[
.preheader110.preheader:31  %p_shl3 = sext i11 %tmp_602 to i64

]]></Node>
<StgValue><ssdm name="p_shl3"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader110.preheader:32  %tmp_555 = sub i64 %p_shl3, %tmp_695_cast

]]></Node>
<StgValue><ssdm name="tmp_555"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader110.preheader:33  %tmp_556 = add i6 %tmp_267_mid2_cast1, %tmp_693_cast

]]></Node>
<StgValue><ssdm name="tmp_556"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="6">
<![CDATA[
.preheader110.preheader:34  %tmp_698_cast = sext i6 %tmp_556 to i64

]]></Node>
<StgValue><ssdm name="tmp_698_cast"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="2">
<![CDATA[
.preheader110.preheader:35  %tmp_603 = call i8 @_ssdm_op_BitConcatenate.i8.i6.i2(i6 %tmp_556, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_603"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="8">
<![CDATA[
.preheader110.preheader:36  %p_shl2 = sext i8 %tmp_603 to i64

]]></Node>
<StgValue><ssdm name="p_shl2"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader110.preheader:37  %tmp_557 = sub i64 %p_shl2, %tmp_698_cast

]]></Node>
<StgValue><ssdm name="tmp_557"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader110.preheader:38  %exitcond_flatten_not = xor i1 %exitcond_flatten14, true

]]></Node>
<StgValue><ssdm name="exitcond_flatten_not"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader110.preheader:39  %not_exitcond_flatten_2 = or i1 %exitcond_flatten13, %exitcond_flatten_not

]]></Node>
<StgValue><ssdm name="not_exitcond_flatten_2"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader110.preheader:40  %exitcond64_mid1 = and i1 %exitcond64_mid, %not_exitcond_flatten_2

]]></Node>
<StgValue><ssdm name="exitcond64_mid1"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader110.preheader:41  %k_4 = add i2 1, %k_mid

]]></Node>
<StgValue><ssdm name="k_4"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader110.preheader:42  %tmp_558 = or i1 %exitcond64_mid1, %exitcond_flatten_mid

]]></Node>
<StgValue><ssdm name="tmp_558"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader110.preheader:43  %tmp_604 = or i1 %tmp_558, %exitcond_flatten13

]]></Node>
<StgValue><ssdm name="tmp_604"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader110.preheader:44  %p_mid2 = select i1 %tmp_604, i2 0, i2 %p

]]></Node>
<StgValue><ssdm name="p_mid2"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader110.preheader:45  %tmp_270_mid2 = select i1 %exitcond64_mid1, i2 %k_4, i2 %k_mid

]]></Node>
<StgValue><ssdm name="tmp_270_mid2"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="2">
<![CDATA[
.preheader110.preheader:46  %tmp_270_mid2_cast = zext i2 %tmp_270_mid2 to i64

]]></Node>
<StgValue><ssdm name="tmp_270_mid2_cast"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader110.preheader:47  %tmp_559 = add i64 %tmp_270_mid2_cast, %tmp_555

]]></Node>
<StgValue><ssdm name="tmp_559"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader110.preheader:50  %tmp_561 = add i64 %tmp_270_mid2_cast, %tmp_557

]]></Node>
<StgValue><ssdm name="tmp_561"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="8" op_0_bw="64">
<![CDATA[
.preheader110.preheader:51  %tmp_606 = trunc i64 %tmp_561 to i8

]]></Node>
<StgValue><ssdm name="tmp_606"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="6" op_0_bw="64">
<![CDATA[
.preheader110.preheader:52  %tmp_607 = trunc i64 %tmp_561 to i6

]]></Node>
<StgValue><ssdm name="tmp_607"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader110.preheader:55  %tmp_85 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str23)

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str23, i32 %tmp_85)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:1  %p_1 = add i2 %p_mid2, 1

]]></Node>
<StgValue><ssdm name="p_1"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
:3  %indvar_flatten_next = select i1 %tmp_553, i4 1, i4 %indvar_flatten_op

]]></Node>
<StgValue><ssdm name="indvar_flatten_next"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader108

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="121" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader110.preheader:48  %tmp_605 = shl i64 %tmp_559, 2

]]></Node>
<StgValue><ssdm name="tmp_605"/></StgValue>
</operation>

<operation id="122" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader110.preheader:49  %tmp_560 = sub i64 %tmp_605, %tmp_559

]]></Node>
<StgValue><ssdm name="tmp_560"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="2">
<![CDATA[
.preheader110.preheader:53  %p_shl_cast = call i8 @_ssdm_op_BitConcatenate.i8.i6.i2(i6 %tmp_607, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader110.preheader:54  %tmp_562 = sub i8 %p_shl_cast, %tmp_606

]]></Node>
<StgValue><ssdm name="tmp_562"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="2">
<![CDATA[
.preheader110.preheader:57  %tmp_275 = zext i2 %p_mid2 to i64

]]></Node>
<StgValue><ssdm name="tmp_275"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="2">
<![CDATA[
.preheader110.preheader:58  %tmp_275_cast = zext i2 %p_mid2 to i8

]]></Node>
<StgValue><ssdm name="tmp_275_cast"/></StgValue>
</operation>

<operation id="127" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader110.preheader:59  %tmp_563 = add i64 %tmp_275, %tmp_560

]]></Node>
<StgValue><ssdm name="tmp_563"/></StgValue>
</operation>

<operation id="128" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader110.preheader:60  %sum = add i64 %tmp_563, %sext

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="129" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
.preheader110.preheader:61  %weight_V_addr = getelementptr i8* %weight_V, i64 %sum

]]></Node>
<StgValue><ssdm name="weight_V_addr"/></StgValue>
</operation>

<operation id="130" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader110.preheader:62  %tmp_564 = add i8 %tmp_275_cast, %tmp_562

]]></Node>
<StgValue><ssdm name="tmp_564"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="131" st_id="6" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader110.preheader:72  %weight_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="weight_V_load_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="132" st_id="7" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader110.preheader:72  %weight_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="weight_V_load_req"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="133" st_id="8" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader110.preheader:72  %weight_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="weight_V_load_req"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="134" st_id="9" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader110.preheader:72  %weight_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="weight_V_load_req"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="135" st_id="10" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader110.preheader:72  %weight_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="weight_V_load_req"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="136" st_id="11" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader110.preheader:72  %weight_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="weight_V_load_req"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="137" st_id="12" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader110.preheader:72  %weight_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="weight_V_load_req"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="138" st_id="13" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader110.preheader:73  %weight_V_addr_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %weight_V_addr)

]]></Node>
<StgValue><ssdm name="weight_V_addr_read"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="139" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader110.preheader:1  %empty_191 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 648, i64 648, i64 648)

]]></Node>
<StgValue><ssdm name="empty_191"/></StgValue>
</operation>

<operation id="140" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader110.preheader:56  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="141" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="8">
<![CDATA[
.preheader110.preheader:63  %tmp_710_cast = zext i8 %tmp_564 to i64

]]></Node>
<StgValue><ssdm name="tmp_710_cast"/></StgValue>
</operation>

<operation id="142" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader110.preheader:64  %weight_temp_3_V_add = getelementptr [81 x i8]* %weight_temp_3_V, i64 0, i64 %tmp_710_cast

]]></Node>
<StgValue><ssdm name="weight_temp_3_V_add"/></StgValue>
</operation>

<operation id="143" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader110.preheader:65  %weight_temp_0_V_add_1 = getelementptr [81 x i8]* %weight_temp_0_V, i64 0, i64 %tmp_710_cast

]]></Node>
<StgValue><ssdm name="weight_temp_0_V_add_1"/></StgValue>
</operation>

<operation id="144" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader110.preheader:66  %weight_temp_7_V_add = getelementptr [81 x i8]* %weight_temp_7_V, i64 0, i64 %tmp_710_cast

]]></Node>
<StgValue><ssdm name="weight_temp_7_V_add"/></StgValue>
</operation>

<operation id="145" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader110.preheader:67  %weight_temp_2_V_add = getelementptr [81 x i8]* %weight_temp_2_V, i64 0, i64 %tmp_710_cast

]]></Node>
<StgValue><ssdm name="weight_temp_2_V_add"/></StgValue>
</operation>

<operation id="146" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader110.preheader:68  %weight_temp_1_V_add = getelementptr [81 x i8]* %weight_temp_1_V, i64 0, i64 %tmp_710_cast

]]></Node>
<StgValue><ssdm name="weight_temp_1_V_add"/></StgValue>
</operation>

<operation id="147" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader110.preheader:69  %weight_temp_6_V_add = getelementptr [81 x i8]* %weight_temp_6_V, i64 0, i64 %tmp_710_cast

]]></Node>
<StgValue><ssdm name="weight_temp_6_V_add"/></StgValue>
</operation>

<operation id="148" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader110.preheader:70  %weight_temp_4_V_add = getelementptr [81 x i8]* %weight_temp_4_V, i64 0, i64 %tmp_710_cast

]]></Node>
<StgValue><ssdm name="weight_temp_4_V_add"/></StgValue>
</operation>

<operation id="149" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader110.preheader:71  %weight_temp_5_V_add = getelementptr [81 x i8]* %weight_temp_5_V, i64 0, i64 %tmp_710_cast

]]></Node>
<StgValue><ssdm name="weight_temp_5_V_add"/></StgValue>
</operation>

<operation id="150" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="tmp_601" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch6:0  store i8 %weight_V_addr_read, i8* %weight_temp_6_V_add, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="151" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="tmp_601" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0">
<![CDATA[
branch6:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="152" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="tmp_601" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch5:0  store i8 %weight_V_addr_read, i8* %weight_temp_5_V_add, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="153" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="tmp_601" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0">
<![CDATA[
branch5:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="154" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp><literal name="tmp_601" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch4:0  store i8 %weight_V_addr_read, i8* %weight_temp_4_V_add, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="155" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp><literal name="tmp_601" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0">
<![CDATA[
branch4:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="156" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp><literal name="tmp_601" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch3:0  store i8 %weight_V_addr_read, i8* %weight_temp_3_V_add, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="157" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp><literal name="tmp_601" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0">
<![CDATA[
branch3:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="158" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp><literal name="tmp_601" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch2:0  store i8 %weight_V_addr_read, i8* %weight_temp_2_V_add, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="159" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp><literal name="tmp_601" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0">
<![CDATA[
branch2:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="160" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp><literal name="tmp_601" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch1:0  store i8 %weight_V_addr_read, i8* %weight_temp_1_V_add, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="161" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp><literal name="tmp_601" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0">
<![CDATA[
branch1:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="162" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp><literal name="tmp_601" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch0:0  store i8 %weight_V_addr_read, i8* %weight_temp_0_V_add_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="163" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp><literal name="tmp_601" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0">
<![CDATA[
branch0:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="164" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp><literal name="tmp_601" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch7:0  store i8 %weight_V_addr_read, i8* %weight_temp_7_V_add, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="165" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp><literal name="tmp_601" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0">
<![CDATA[
branch7:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="166" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0">
<![CDATA[
.preheader107.preheader:0  br label %.preheader107

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="167" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader107:0  %h = phi i6 [ %h_31, %2 ], [ 1, %.preheader107.preheader ]

]]></Node>
<StgValue><ssdm name="h"/></StgValue>
</operation>

<operation id="168" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader107:1  %exitcond33 = icmp eq i6 %h, -31

]]></Node>
<StgValue><ssdm name="exitcond33"/></StgValue>
</operation>

<operation id="169" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader107:2  %empty_192 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

]]></Node>
<StgValue><ssdm name="empty_192"/></StgValue>
</operation>

<operation id="170" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader107:3  br i1 %exitcond33, label %.preheader101.preheader, label %.preheader106.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="171" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp><literal name="exitcond33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="8" op_0_bw="6">
<![CDATA[
.preheader106.preheader:0  %tmp_cast = zext i6 %h to i8

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="172" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp><literal name="exitcond33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0">
<![CDATA[
.preheader106.preheader:1  br label %.preheader106

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="173" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="0" op_0_bw="0">
<![CDATA[
.preheader101.preheader:0  br label %.preheader101

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="174" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader106:0  %w = phi i6 [ %w_35, %1 ], [ 1, %.preheader106.preheader ]

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>

<operation id="175" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader106:1  %exitcond35 = icmp eq i6 %w, -31

]]></Node>
<StgValue><ssdm name="exitcond35"/></StgValue>
</operation>

<operation id="176" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader106:2  %empty_193 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

]]></Node>
<StgValue><ssdm name="empty_193"/></StgValue>
</operation>

<operation id="177" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader106:3  br i1 %exitcond35, label %2, label %.preheader105.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="178" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="exitcond35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="13" op_0_bw="6">
<![CDATA[
.preheader105.preheader:0  %tmp_269_cast = zext i6 %w to i13

]]></Node>
<StgValue><ssdm name="tmp_269_cast"/></StgValue>
</operation>

<operation id="179" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="exitcond35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0">
<![CDATA[
.preheader105.preheader:1  br label %.preheader105

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="180" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="exitcond35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:0  %h_31 = add i6 %h, 1

]]></Node>
<StgValue><ssdm name="h_31"/></StgValue>
</operation>

<operation id="181" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="exitcond35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader107

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="182" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader105:0  %m = phi i2 [ 0, %.preheader105.preheader ], [ %m_7, %.preheader105.loopexit ]

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="183" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader105:1  %exitcond37 = icmp eq i2 %m, -1

]]></Node>
<StgValue><ssdm name="exitcond37"/></StgValue>
</operation>

<operation id="184" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader105:2  %empty_194 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_194"/></StgValue>
</operation>

<operation id="185" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader105:3  %m_7 = add i2 %m, 1

]]></Node>
<StgValue><ssdm name="m_7"/></StgValue>
</operation>

<operation id="186" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader105:4  br i1 %exitcond37, label %1, label %.preheader104.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="187" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp><literal name="exitcond37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="64" op_0_bw="2">
<![CDATA[
.preheader104.preheader:0  %tmp_272 = zext i2 %m to i64

]]></Node>
<StgValue><ssdm name="tmp_272"/></StgValue>
</operation>

<operation id="188" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp><literal name="exitcond37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader104.preheader:1  %tmp2 = add i2 %m, -1

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="189" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp><literal name="exitcond37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="6" op_0_bw="2">
<![CDATA[
.preheader104.preheader:2  %tmp2_cast = sext i2 %tmp2 to i6

]]></Node>
<StgValue><ssdm name="tmp2_cast"/></StgValue>
</operation>

<operation id="190" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp><literal name="exitcond37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader104.preheader:3  %tmp_273 = add i6 %h, %tmp2_cast

]]></Node>
<StgValue><ssdm name="tmp_273"/></StgValue>
</operation>

<operation id="191" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp><literal name="exitcond37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="8" op_0_bw="6">
<![CDATA[
.preheader104.preheader:4  %tmp_274_cast = zext i6 %tmp_273 to i8

]]></Node>
<StgValue><ssdm name="tmp_274_cast"/></StgValue>
</operation>

<operation id="192" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp><literal name="exitcond37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0">
<![CDATA[
.preheader104.preheader:5  br label %.preheader104

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="193" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="exitcond37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:0  %w_35 = add i6 %w, 1

]]></Node>
<StgValue><ssdm name="w_35"/></StgValue>
</operation>

<operation id="194" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="exitcond37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader106

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="195" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader104:0  %n = phi i2 [ 0, %.preheader104.preheader ], [ %n_7, %.preheader104.loopexit ]

]]></Node>
<StgValue><ssdm name="n"/></StgValue>
</operation>

<operation id="196" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader104:1  %exitcond40 = icmp eq i2 %n, -1

]]></Node>
<StgValue><ssdm name="exitcond40"/></StgValue>
</operation>

<operation id="197" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader104:2  %empty_195 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_195"/></StgValue>
</operation>

<operation id="198" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader104:3  %n_7 = add i2 %n, 1

]]></Node>
<StgValue><ssdm name="n_7"/></StgValue>
</operation>

<operation id="199" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader104:4  br i1 %exitcond40, label %.preheader105.loopexit, label %.preheader103.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="200" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp><literal name="exitcond40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="8" op_0_bw="2">
<![CDATA[
.preheader103.preheader:0  %tmp_281_cast = zext i2 %n to i8

]]></Node>
<StgValue><ssdm name="tmp_281_cast"/></StgValue>
</operation>

<operation id="201" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp><literal name="exitcond40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader103.preheader:1  %tmp3 = add i2 %n, -1

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="202" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp><literal name="exitcond40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="6" op_0_bw="2">
<![CDATA[
.preheader103.preheader:2  %tmp3_cast = sext i2 %tmp3 to i6

]]></Node>
<StgValue><ssdm name="tmp3_cast"/></StgValue>
</operation>

<operation id="203" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp><literal name="exitcond40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader103.preheader:3  %tmp_282 = add i6 %w, %tmp3_cast

]]></Node>
<StgValue><ssdm name="tmp_282"/></StgValue>
</operation>

<operation id="204" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp><literal name="exitcond40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="13" op_0_bw="6">
<![CDATA[
.preheader103.preheader:4  %tmp_283_cast = zext i6 %tmp_282 to i13

]]></Node>
<StgValue><ssdm name="tmp_283_cast"/></StgValue>
</operation>

<operation id="205" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp><literal name="exitcond40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="0">
<![CDATA[
.preheader103.preheader:5  br label %.preheader103

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="206" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp><literal name="exitcond40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="0" op_0_bw="0">
<![CDATA[
.preheader105.loopexit:0  br label %.preheader105

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="207" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader103:0  %ci = phi i2 [ 0, %.preheader103.preheader ], [ %ci_8, %.preheader103.loopexit ]

]]></Node>
<StgValue><ssdm name="ci"/></StgValue>
</operation>

<operation id="208" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader103:1  %exitcond41 = icmp eq i2 %ci, -1

]]></Node>
<StgValue><ssdm name="exitcond41"/></StgValue>
</operation>

<operation id="209" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader103:2  %empty_196 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_196"/></StgValue>
</operation>

<operation id="210" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader103:3  %ci_8 = add i2 %ci, 1

]]></Node>
<StgValue><ssdm name="ci_8"/></StgValue>
</operation>

<operation id="211" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader103:4  br i1 %exitcond41, label %.preheader104.loopexit, label %.preheader102.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="212" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="6" op_0_bw="2">
<![CDATA[
.preheader102.preheader:0  %tmp_286_cast = zext i2 %ci to i6

]]></Node>
<StgValue><ssdm name="tmp_286_cast"/></StgValue>
</operation>

<operation id="213" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="5">
<![CDATA[
.preheader102.preheader:1  %tmp_578 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %ci, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_578"/></StgValue>
</operation>

<operation id="214" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="8" op_0_bw="7">
<![CDATA[
.preheader102.preheader:2  %p_shl8_cast = zext i7 %tmp_578 to i8

]]></Node>
<StgValue><ssdm name="p_shl8_cast"/></StgValue>
</operation>

<operation id="215" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="3" op_0_bw="3" op_1_bw="2" op_2_bw="1">
<![CDATA[
.preheader102.preheader:3  %tmp_579 = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %ci, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_579"/></StgValue>
</operation>

<operation id="216" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="8" op_0_bw="3">
<![CDATA[
.preheader102.preheader:4  %p_shl9_cast = zext i3 %tmp_579 to i8

]]></Node>
<StgValue><ssdm name="p_shl9_cast"/></StgValue>
</operation>

<operation id="217" st_id="20" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader102.preheader:5  %tmp_580 = add i8 %p_shl8_cast, %p_shl9_cast

]]></Node>
<StgValue><ssdm name="tmp_580"/></StgValue>
</operation>

<operation id="218" st_id="20" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader102.preheader:6  %tmp_581 = add i8 %tmp_274_cast, %tmp_580

]]></Node>
<StgValue><ssdm name="tmp_581"/></StgValue>
</operation>

<operation id="219" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
.preheader102.preheader:7  %p_shl6_cast = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %tmp_581, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl6_cast"/></StgValue>
</operation>

<operation id="220" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader102.preheader:8  %tmp_615 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %tmp_581, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_615"/></StgValue>
</operation>

<operation id="221" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="13" op_0_bw="9">
<![CDATA[
.preheader102.preheader:9  %p_shl7_cast = zext i9 %tmp_615 to i13

]]></Node>
<StgValue><ssdm name="p_shl7_cast"/></StgValue>
</operation>

<operation id="222" st_id="20" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader102.preheader:10  %tmp_582 = add i13 %p_shl6_cast, %p_shl7_cast

]]></Node>
<StgValue><ssdm name="tmp_582"/></StgValue>
</operation>

<operation id="223" st_id="20" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader102.preheader:11  %tmp_583 = add i13 %tmp_283_cast, %tmp_582

]]></Node>
<StgValue><ssdm name="tmp_583"/></StgValue>
</operation>

<operation id="224" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="64" op_0_bw="13">
<![CDATA[
.preheader102.preheader:12  %tmp_736_cast = zext i13 %tmp_583 to i64

]]></Node>
<StgValue><ssdm name="tmp_736_cast"/></StgValue>
</operation>

<operation id="225" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader102.preheader:13  %input_V_addr = getelementptr [3468 x i8]* %input_V, i64 0, i64 %tmp_736_cast

]]></Node>
<StgValue><ssdm name="input_V_addr"/></StgValue>
</operation>

<operation id="226" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="0">
<![CDATA[
.preheader102.preheader:14  br label %.preheader102.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="227" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp><literal name="exitcond41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="0" op_0_bw="0">
<![CDATA[
.preheader104.loopexit:0  br label %.preheader104

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="228" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader102.0:0  %co = phi i5 [ %co_36_7, %_ifconv ], [ 0, %.preheader102.preheader ]

]]></Node>
<StgValue><ssdm name="co"/></StgValue>
</operation>

<operation id="229" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader102.0:1  %empty_197 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_197"/></StgValue>
</operation>

<operation id="230" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader102.0:2  %exitcond42 = icmp eq i5 %co, -8

]]></Node>
<StgValue><ssdm name="exitcond42"/></StgValue>
</operation>

<operation id="231" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader102.0:3  br i1 %exitcond42, label %.preheader103.loopexit, label %_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="232" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp><literal name="exitcond42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="2" op_0_bw="2" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:0  %newIndex2 = call i2 @_ssdm_op_PartSelect.i2.i5.i32.i32(i5 %co, i32 3, i32 4)

]]></Node>
<StgValue><ssdm name="newIndex2"/></StgValue>
</operation>

<operation id="233" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp><literal name="exitcond42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="5" op_0_bw="2">
<![CDATA[
_ifconv:1  %newIndex3_cast = zext i2 %newIndex2 to i5

]]></Node>
<StgValue><ssdm name="newIndex3_cast"/></StgValue>
</operation>

<operation id="234" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp><literal name="exitcond42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="5">
<![CDATA[
_ifconv:2  %tmp_584 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %newIndex2, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_584"/></StgValue>
</operation>

<operation id="235" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp><literal name="exitcond42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:3  %p_shl15_cast = zext i7 %tmp_584 to i8

]]></Node>
<StgValue><ssdm name="p_shl15_cast"/></StgValue>
</operation>

<operation id="236" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp><literal name="exitcond42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="3" op_0_bw="3" op_1_bw="2" op_2_bw="1">
<![CDATA[
_ifconv:4  %tmp_585 = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %newIndex2, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_585"/></StgValue>
</operation>

<operation id="237" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp><literal name="exitcond42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="8" op_0_bw="3">
<![CDATA[
_ifconv:5  %p_shl16_cast = zext i3 %tmp_585 to i8

]]></Node>
<StgValue><ssdm name="p_shl16_cast"/></StgValue>
</operation>

<operation id="238" st_id="21" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp><literal name="exitcond42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:6  %tmp_586 = add i8 %p_shl16_cast, %p_shl15_cast

]]></Node>
<StgValue><ssdm name="tmp_586"/></StgValue>
</operation>

<operation id="239" st_id="21" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp><literal name="exitcond42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:7  %tmp_587 = add i8 %tmp_586, %tmp_cast

]]></Node>
<StgValue><ssdm name="tmp_587"/></StgValue>
</operation>

<operation id="240" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp><literal name="exitcond42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
_ifconv:8  %p_shl13_cast = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %tmp_587, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl13_cast"/></StgValue>
</operation>

<operation id="241" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp><literal name="exitcond42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
_ifconv:9  %tmp_616 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %tmp_587, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_616"/></StgValue>
</operation>

<operation id="242" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp><literal name="exitcond42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="13" op_0_bw="9">
<![CDATA[
_ifconv:10  %p_shl14_cast = zext i9 %tmp_616 to i13

]]></Node>
<StgValue><ssdm name="p_shl14_cast"/></StgValue>
</operation>

<operation id="243" st_id="21" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp><literal name="exitcond42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv:11  %tmp_588 = add i13 %p_shl14_cast, %p_shl13_cast

]]></Node>
<StgValue><ssdm name="tmp_588"/></StgValue>
</operation>

<operation id="244" st_id="21" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp><literal name="exitcond42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv:12  %tmp_589 = add i13 %tmp_588, %tmp_269_cast

]]></Node>
<StgValue><ssdm name="tmp_589"/></StgValue>
</operation>

<operation id="245" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp><literal name="exitcond42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
_ifconv:22  %tmp_590 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %newIndex2, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_590"/></StgValue>
</operation>

<operation id="246" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp><literal name="exitcond42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="5" op_0_bw="4">
<![CDATA[
_ifconv:23  %p_shl12_cast = zext i4 %tmp_590 to i5

]]></Node>
<StgValue><ssdm name="p_shl12_cast"/></StgValue>
</operation>

<operation id="247" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp><literal name="exitcond42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv:24  %tmp_591 = sub i5 %p_shl12_cast, %newIndex3_cast

]]></Node>
<StgValue><ssdm name="tmp_591"/></StgValue>
</operation>

<operation id="248" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp><literal name="exitcond42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="6" op_0_bw="5">
<![CDATA[
_ifconv:25  %tmp_746_cast = sext i5 %tmp_591 to i6

]]></Node>
<StgValue><ssdm name="tmp_746_cast"/></StgValue>
</operation>

<operation id="249" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp><literal name="exitcond42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:26  %tmp_592 = add i6 %tmp_746_cast, %tmp_286_cast

]]></Node>
<StgValue><ssdm name="tmp_592"/></StgValue>
</operation>

<operation id="250" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp><literal name="exitcond42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="64" op_0_bw="6">
<![CDATA[
_ifconv:27  %tmp_747_cast = sext i6 %tmp_592 to i64

]]></Node>
<StgValue><ssdm name="tmp_747_cast"/></StgValue>
</operation>

<operation id="251" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp><literal name="exitcond42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="2">
<![CDATA[
_ifconv:28  %tmp_617 = call i8 @_ssdm_op_BitConcatenate.i8.i6.i2(i6 %tmp_592, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_617"/></StgValue>
</operation>

<operation id="252" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp><literal name="exitcond42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="64" op_0_bw="8">
<![CDATA[
_ifconv:29  %p_shl = sext i8 %tmp_617 to i64

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="253" st_id="21" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp><literal name="exitcond42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:30  %tmp_593 = sub i64 %p_shl, %tmp_747_cast

]]></Node>
<StgValue><ssdm name="tmp_593"/></StgValue>
</operation>

<operation id="254" st_id="21" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp><literal name="exitcond42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:31  %tmp_594 = add i64 %tmp_593, %tmp_272

]]></Node>
<StgValue><ssdm name="tmp_594"/></StgValue>
</operation>

<operation id="255" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp><literal name="exitcond42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="8" op_0_bw="64">
<![CDATA[
_ifconv:32  %tmp_618 = trunc i64 %tmp_594 to i8

]]></Node>
<StgValue><ssdm name="tmp_618"/></StgValue>
</operation>

<operation id="256" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp><literal name="exitcond42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="6" op_0_bw="64">
<![CDATA[
_ifconv:33  %tmp_619 = trunc i64 %tmp_594 to i6

]]></Node>
<StgValue><ssdm name="tmp_619"/></StgValue>
</operation>

<operation id="257" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp><literal name="exitcond42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="8" op_0_bw="12">
<![CDATA[
_ifconv:48  %input_V_load = load i8* %input_V_addr, align 1

]]></Node>
<StgValue><ssdm name="input_V_load"/></StgValue>
</operation>

<operation id="258" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp><literal name="exitcond42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv:368  %co_36_7 = add i5 8, %co

]]></Node>
<StgValue><ssdm name="co_36_7"/></StgValue>
</operation>

<operation id="259" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp><literal name="exitcond42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="0" op_0_bw="0">
<![CDATA[
.preheader103.loopexit:0  br label %.preheader103

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="260" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="64" op_0_bw="13">
<![CDATA[
_ifconv:13  %tmp_744_cast = zext i13 %tmp_589 to i64

]]></Node>
<StgValue><ssdm name="tmp_744_cast"/></StgValue>
</operation>

<operation id="261" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:14  %output_0_V_addr_2 = getelementptr [3468 x i8]* %output_0_V, i64 0, i64 %tmp_744_cast

]]></Node>
<StgValue><ssdm name="output_0_V_addr_2"/></StgValue>
</operation>

<operation id="262" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:15  %output_1_V_addr_2 = getelementptr [3468 x i8]* %output_1_V, i64 0, i64 %tmp_744_cast

]]></Node>
<StgValue><ssdm name="output_1_V_addr_2"/></StgValue>
</operation>

<operation id="263" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:16  %output_2_V_addr_2 = getelementptr [3468 x i8]* %output_2_V, i64 0, i64 %tmp_744_cast

]]></Node>
<StgValue><ssdm name="output_2_V_addr_2"/></StgValue>
</operation>

<operation id="264" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:17  %output_3_V_addr_2 = getelementptr [3468 x i8]* %output_3_V, i64 0, i64 %tmp_744_cast

]]></Node>
<StgValue><ssdm name="output_3_V_addr_2"/></StgValue>
</operation>

<operation id="265" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:18  %output_4_V_addr_2 = getelementptr [3468 x i8]* %output_4_V, i64 0, i64 %tmp_744_cast

]]></Node>
<StgValue><ssdm name="output_4_V_addr_2"/></StgValue>
</operation>

<operation id="266" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:19  %output_5_V_addr_2 = getelementptr [3468 x i8]* %output_5_V, i64 0, i64 %tmp_744_cast

]]></Node>
<StgValue><ssdm name="output_5_V_addr_2"/></StgValue>
</operation>

<operation id="267" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:20  %output_6_V_addr_2 = getelementptr [3468 x i8]* %output_6_V, i64 0, i64 %tmp_744_cast

]]></Node>
<StgValue><ssdm name="output_6_V_addr_2"/></StgValue>
</operation>

<operation id="268" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:21  %output_7_V_addr_2 = getelementptr [3468 x i8]* %output_7_V, i64 0, i64 %tmp_744_cast

]]></Node>
<StgValue><ssdm name="output_7_V_addr_2"/></StgValue>
</operation>

<operation id="269" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="2">
<![CDATA[
_ifconv:34  %p_shl10_cast = call i8 @_ssdm_op_BitConcatenate.i8.i6.i2(i6 %tmp_619, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl10_cast"/></StgValue>
</operation>

<operation id="270" st_id="22" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:35  %tmp_595 = sub i8 %p_shl10_cast, %tmp_618

]]></Node>
<StgValue><ssdm name="tmp_595"/></StgValue>
</operation>

<operation id="271" st_id="22" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:36  %tmp_596 = add i8 %tmp_595, %tmp_281_cast

]]></Node>
<StgValue><ssdm name="tmp_596"/></StgValue>
</operation>

<operation id="272" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="64" op_0_bw="8">
<![CDATA[
_ifconv:37  %tmp_753_cast = zext i8 %tmp_596 to i64

]]></Node>
<StgValue><ssdm name="tmp_753_cast"/></StgValue>
</operation>

<operation id="273" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:38  %weight_temp_3_V_add_1 = getelementptr [81 x i8]* %weight_temp_3_V, i64 0, i64 %tmp_753_cast

]]></Node>
<StgValue><ssdm name="weight_temp_3_V_add_1"/></StgValue>
</operation>

<operation id="274" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:39  %weight_temp_0_V_add_2 = getelementptr [81 x i8]* %weight_temp_0_V, i64 0, i64 %tmp_753_cast

]]></Node>
<StgValue><ssdm name="weight_temp_0_V_add_2"/></StgValue>
</operation>

<operation id="275" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:40  %weight_temp_7_V_add_1 = getelementptr [81 x i8]* %weight_temp_7_V, i64 0, i64 %tmp_753_cast

]]></Node>
<StgValue><ssdm name="weight_temp_7_V_add_1"/></StgValue>
</operation>

<operation id="276" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:41  %weight_temp_2_V_add_1 = getelementptr [81 x i8]* %weight_temp_2_V, i64 0, i64 %tmp_753_cast

]]></Node>
<StgValue><ssdm name="weight_temp_2_V_add_1"/></StgValue>
</operation>

<operation id="277" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:42  %weight_temp_1_V_add_1 = getelementptr [81 x i8]* %weight_temp_1_V, i64 0, i64 %tmp_753_cast

]]></Node>
<StgValue><ssdm name="weight_temp_1_V_add_1"/></StgValue>
</operation>

<operation id="278" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:43  %weight_temp_6_V_add_1 = getelementptr [81 x i8]* %weight_temp_6_V, i64 0, i64 %tmp_753_cast

]]></Node>
<StgValue><ssdm name="weight_temp_6_V_add_1"/></StgValue>
</operation>

<operation id="279" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:44  %weight_temp_4_V_add_1 = getelementptr [81 x i8]* %weight_temp_4_V, i64 0, i64 %tmp_753_cast

]]></Node>
<StgValue><ssdm name="weight_temp_4_V_add_1"/></StgValue>
</operation>

<operation id="280" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:45  %weight_temp_5_V_add_1 = getelementptr [81 x i8]* %weight_temp_5_V, i64 0, i64 %tmp_753_cast

]]></Node>
<StgValue><ssdm name="weight_temp_5_V_add_1"/></StgValue>
</operation>

<operation id="281" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:46  %weight_temp_0_V_loa = load i8* %weight_temp_0_V_add_2, align 1

]]></Node>
<StgValue><ssdm name="weight_temp_0_V_loa"/></StgValue>
</operation>

<operation id="282" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="8" op_0_bw="12">
<![CDATA[
_ifconv:48  %input_V_load = load i8* %input_V_addr, align 1

]]></Node>
<StgValue><ssdm name="input_V_load"/></StgValue>
</operation>

<operation id="283" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="8" op_0_bw="12">
<![CDATA[
_ifconv:51  %output_0_V_load = load i8* %output_0_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="output_0_V_load"/></StgValue>
</operation>

<operation id="284" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:88  %weight_temp_1_V_loa = load i8* %weight_temp_1_V_add_1, align 1

]]></Node>
<StgValue><ssdm name="weight_temp_1_V_loa"/></StgValue>
</operation>

<operation id="285" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="8" op_0_bw="12">
<![CDATA[
_ifconv:91  %output_1_V_load = load i8* %output_1_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="output_1_V_load"/></StgValue>
</operation>

<operation id="286" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:128  %weight_temp_2_V_loa = load i8* %weight_temp_2_V_add_1, align 1

]]></Node>
<StgValue><ssdm name="weight_temp_2_V_loa"/></StgValue>
</operation>

<operation id="287" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="8" op_0_bw="12">
<![CDATA[
_ifconv:131  %output_2_V_load = load i8* %output_2_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="output_2_V_load"/></StgValue>
</operation>

<operation id="288" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:168  %weight_temp_3_V_loa = load i8* %weight_temp_3_V_add_1, align 1

]]></Node>
<StgValue><ssdm name="weight_temp_3_V_loa"/></StgValue>
</operation>

<operation id="289" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="8" op_0_bw="12">
<![CDATA[
_ifconv:171  %output_3_V_load = load i8* %output_3_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="output_3_V_load"/></StgValue>
</operation>

<operation id="290" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:208  %weight_temp_4_V_loa = load i8* %weight_temp_4_V_add_1, align 1

]]></Node>
<StgValue><ssdm name="weight_temp_4_V_loa"/></StgValue>
</operation>

<operation id="291" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="8" op_0_bw="12">
<![CDATA[
_ifconv:211  %output_4_V_load = load i8* %output_4_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="output_4_V_load"/></StgValue>
</operation>

<operation id="292" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:248  %weight_temp_5_V_loa = load i8* %weight_temp_5_V_add_1, align 1

]]></Node>
<StgValue><ssdm name="weight_temp_5_V_loa"/></StgValue>
</operation>

<operation id="293" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="8" op_0_bw="12">
<![CDATA[
_ifconv:251  %output_5_V_load = load i8* %output_5_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="output_5_V_load"/></StgValue>
</operation>

<operation id="294" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:288  %weight_temp_6_V_loa = load i8* %weight_temp_6_V_add_1, align 1

]]></Node>
<StgValue><ssdm name="weight_temp_6_V_loa"/></StgValue>
</operation>

<operation id="295" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="8" op_0_bw="12">
<![CDATA[
_ifconv:291  %output_6_V_load = load i8* %output_6_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="output_6_V_load"/></StgValue>
</operation>

<operation id="296" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:328  %weight_temp_7_V_loa = load i8* %weight_temp_7_V_add_1, align 1

]]></Node>
<StgValue><ssdm name="weight_temp_7_V_loa"/></StgValue>
</operation>

<operation id="297" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="8" op_0_bw="12">
<![CDATA[
_ifconv:331  %output_7_V_load = load i8* %output_7_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="output_7_V_load"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="298" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:46  %weight_temp_0_V_loa = load i8* %weight_temp_0_V_add_2, align 1

]]></Node>
<StgValue><ssdm name="weight_temp_0_V_loa"/></StgValue>
</operation>

<operation id="299" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:47  %OP1_V = sext i8 %weight_temp_0_V_loa to i16

]]></Node>
<StgValue><ssdm name="OP1_V"/></StgValue>
</operation>

<operation id="300" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:49  %OP2_V = sext i8 %input_V_load to i16

]]></Node>
<StgValue><ssdm name="OP2_V"/></StgValue>
</operation>

<operation id="301" st_id="23" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:50  %p_Val2_s = mul i16 %OP2_V, %OP1_V

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="302" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="8" op_0_bw="12">
<![CDATA[
_ifconv:51  %output_0_V_load = load i8* %output_0_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="output_0_V_load"/></StgValue>
</operation>

<operation id="303" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:57  %tmp_621 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_s, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_621"/></StgValue>
</operation>

<operation id="304" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:88  %weight_temp_1_V_loa = load i8* %weight_temp_1_V_add_1, align 1

]]></Node>
<StgValue><ssdm name="weight_temp_1_V_loa"/></StgValue>
</operation>

<operation id="305" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:89  %OP1_V_1 = sext i8 %weight_temp_1_V_loa to i16

]]></Node>
<StgValue><ssdm name="OP1_V_1"/></StgValue>
</operation>

<operation id="306" st_id="23" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:90  %p_Val2_91_1 = mul i16 %OP2_V, %OP1_V_1

]]></Node>
<StgValue><ssdm name="p_Val2_91_1"/></StgValue>
</operation>

<operation id="307" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="8" op_0_bw="12">
<![CDATA[
_ifconv:91  %output_1_V_load = load i8* %output_1_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="output_1_V_load"/></StgValue>
</operation>

<operation id="308" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:97  %tmp_626 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_91_1, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_626"/></StgValue>
</operation>

<operation id="309" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:128  %weight_temp_2_V_loa = load i8* %weight_temp_2_V_add_1, align 1

]]></Node>
<StgValue><ssdm name="weight_temp_2_V_loa"/></StgValue>
</operation>

<operation id="310" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:129  %OP1_V_2 = sext i8 %weight_temp_2_V_loa to i16

]]></Node>
<StgValue><ssdm name="OP1_V_2"/></StgValue>
</operation>

<operation id="311" st_id="23" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:130  %p_Val2_91_2 = mul i16 %OP2_V, %OP1_V_2

]]></Node>
<StgValue><ssdm name="p_Val2_91_2"/></StgValue>
</operation>

<operation id="312" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="8" op_0_bw="12">
<![CDATA[
_ifconv:131  %output_2_V_load = load i8* %output_2_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="output_2_V_load"/></StgValue>
</operation>

<operation id="313" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:137  %tmp_631 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_91_2, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_631"/></StgValue>
</operation>

<operation id="314" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:168  %weight_temp_3_V_loa = load i8* %weight_temp_3_V_add_1, align 1

]]></Node>
<StgValue><ssdm name="weight_temp_3_V_loa"/></StgValue>
</operation>

<operation id="315" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:169  %OP1_V_3 = sext i8 %weight_temp_3_V_loa to i16

]]></Node>
<StgValue><ssdm name="OP1_V_3"/></StgValue>
</operation>

<operation id="316" st_id="23" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:170  %p_Val2_91_3 = mul i16 %OP2_V, %OP1_V_3

]]></Node>
<StgValue><ssdm name="p_Val2_91_3"/></StgValue>
</operation>

<operation id="317" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="8" op_0_bw="12">
<![CDATA[
_ifconv:171  %output_3_V_load = load i8* %output_3_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="output_3_V_load"/></StgValue>
</operation>

<operation id="318" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:177  %tmp_636 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_91_3, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_636"/></StgValue>
</operation>

<operation id="319" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:208  %weight_temp_4_V_loa = load i8* %weight_temp_4_V_add_1, align 1

]]></Node>
<StgValue><ssdm name="weight_temp_4_V_loa"/></StgValue>
</operation>

<operation id="320" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:209  %OP1_V_4 = sext i8 %weight_temp_4_V_loa to i16

]]></Node>
<StgValue><ssdm name="OP1_V_4"/></StgValue>
</operation>

<operation id="321" st_id="23" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:210  %p_Val2_91_4 = mul i16 %OP2_V, %OP1_V_4

]]></Node>
<StgValue><ssdm name="p_Val2_91_4"/></StgValue>
</operation>

<operation id="322" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="8" op_0_bw="12">
<![CDATA[
_ifconv:211  %output_4_V_load = load i8* %output_4_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="output_4_V_load"/></StgValue>
</operation>

<operation id="323" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:217  %tmp_641 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_91_4, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_641"/></StgValue>
</operation>

<operation id="324" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:248  %weight_temp_5_V_loa = load i8* %weight_temp_5_V_add_1, align 1

]]></Node>
<StgValue><ssdm name="weight_temp_5_V_loa"/></StgValue>
</operation>

<operation id="325" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:249  %OP1_V_5 = sext i8 %weight_temp_5_V_loa to i16

]]></Node>
<StgValue><ssdm name="OP1_V_5"/></StgValue>
</operation>

<operation id="326" st_id="23" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:250  %p_Val2_91_5 = mul i16 %OP2_V, %OP1_V_5

]]></Node>
<StgValue><ssdm name="p_Val2_91_5"/></StgValue>
</operation>

<operation id="327" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="8" op_0_bw="12">
<![CDATA[
_ifconv:251  %output_5_V_load = load i8* %output_5_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="output_5_V_load"/></StgValue>
</operation>

<operation id="328" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:257  %tmp_646 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_91_5, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_646"/></StgValue>
</operation>

<operation id="329" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:288  %weight_temp_6_V_loa = load i8* %weight_temp_6_V_add_1, align 1

]]></Node>
<StgValue><ssdm name="weight_temp_6_V_loa"/></StgValue>
</operation>

<operation id="330" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:289  %OP1_V_6 = sext i8 %weight_temp_6_V_loa to i16

]]></Node>
<StgValue><ssdm name="OP1_V_6"/></StgValue>
</operation>

<operation id="331" st_id="23" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:290  %p_Val2_91_6 = mul i16 %OP2_V, %OP1_V_6

]]></Node>
<StgValue><ssdm name="p_Val2_91_6"/></StgValue>
</operation>

<operation id="332" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="8" op_0_bw="12">
<![CDATA[
_ifconv:291  %output_6_V_load = load i8* %output_6_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="output_6_V_load"/></StgValue>
</operation>

<operation id="333" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:297  %tmp_651 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_91_6, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_651"/></StgValue>
</operation>

<operation id="334" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:328  %weight_temp_7_V_loa = load i8* %weight_temp_7_V_add_1, align 1

]]></Node>
<StgValue><ssdm name="weight_temp_7_V_loa"/></StgValue>
</operation>

<operation id="335" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:329  %OP1_V_7 = sext i8 %weight_temp_7_V_loa to i16

]]></Node>
<StgValue><ssdm name="OP1_V_7"/></StgValue>
</operation>

<operation id="336" st_id="23" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:330  %p_Val2_91_7 = mul i16 %OP2_V, %OP1_V_7

]]></Node>
<StgValue><ssdm name="p_Val2_91_7"/></StgValue>
</operation>

<operation id="337" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="8" op_0_bw="12">
<![CDATA[
_ifconv:331  %output_7_V_load = load i8* %output_7_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="output_7_V_load"/></StgValue>
</operation>

<operation id="338" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:337  %tmp_656 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_91_7, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_656"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="339" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
_ifconv:52  %tmp_287 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %output_0_V_load, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_287"/></StgValue>
</operation>

<operation id="340" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="16" op_0_bw="14">
<![CDATA[
_ifconv:53  %tmp_300_cast = sext i14 %tmp_287 to i16

]]></Node>
<StgValue><ssdm name="tmp_300_cast"/></StgValue>
</operation>

<operation id="341" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:54  %p_Val2_5 = add i16 %p_Val2_s, %tmp_300_cast

]]></Node>
<StgValue><ssdm name="p_Val2_5"/></StgValue>
</operation>

<operation id="342" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:55  %tmp_620 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_5, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_620"/></StgValue>
</operation>

<operation id="343" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:56  %p_Val2_6 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %p_Val2_5, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_6"/></StgValue>
</operation>

<operation id="344" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="8" op_0_bw="1">
<![CDATA[
_ifconv:58  %tmp_288 = zext i1 %tmp_621 to i8

]]></Node>
<StgValue><ssdm name="tmp_288"/></StgValue>
</operation>

<operation id="345" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:59  %tmp_622 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_5, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_622"/></StgValue>
</operation>

<operation id="346" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:60  %p_Val2_7 = add i8 %tmp_288, %p_Val2_6

]]></Node>
<StgValue><ssdm name="p_Val2_7"/></StgValue>
</operation>

<operation id="347" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:61  %tmp_623 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_7, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_623"/></StgValue>
</operation>

<operation id="348" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:62  %tmp_289 = xor i1 %tmp_623, true

]]></Node>
<StgValue><ssdm name="tmp_289"/></StgValue>
</operation>

<operation id="349" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:63  %carry_s = and i1 %tmp_622, %tmp_289

]]></Node>
<StgValue><ssdm name="carry_s"/></StgValue>
</operation>

<operation id="350" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:65  %tmp_293 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %p_Val2_5, i32 14, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_293"/></StgValue>
</operation>

<operation id="351" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
_ifconv:92  %tmp_450_1 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %output_1_V_load, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_450_1"/></StgValue>
</operation>

<operation id="352" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="16" op_0_bw="14">
<![CDATA[
_ifconv:93  %tmp_450_1_cast = sext i14 %tmp_450_1 to i16

]]></Node>
<StgValue><ssdm name="tmp_450_1_cast"/></StgValue>
</operation>

<operation id="353" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:94  %p_Val2_92_1 = add i16 %p_Val2_91_1, %tmp_450_1_cast

]]></Node>
<StgValue><ssdm name="p_Val2_92_1"/></StgValue>
</operation>

<operation id="354" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:95  %tmp_625 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_92_1, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_625"/></StgValue>
</operation>

<operation id="355" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:96  %p_Val2_93_1 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %p_Val2_92_1, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_93_1"/></StgValue>
</operation>

<operation id="356" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="8" op_0_bw="1">
<![CDATA[
_ifconv:98  %tmp_454_1 = zext i1 %tmp_626 to i8

]]></Node>
<StgValue><ssdm name="tmp_454_1"/></StgValue>
</operation>

<operation id="357" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:99  %tmp_627 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_92_1, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_627"/></StgValue>
</operation>

<operation id="358" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:100  %p_Val2_94_1 = add i8 %tmp_454_1, %p_Val2_93_1

]]></Node>
<StgValue><ssdm name="p_Val2_94_1"/></StgValue>
</operation>

<operation id="359" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:101  %tmp_628 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_94_1, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_628"/></StgValue>
</operation>

<operation id="360" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:102  %tmp_458_1 = xor i1 %tmp_628, true

]]></Node>
<StgValue><ssdm name="tmp_458_1"/></StgValue>
</operation>

<operation id="361" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:103  %carry_14_1 = and i1 %tmp_627, %tmp_458_1

]]></Node>
<StgValue><ssdm name="carry_14_1"/></StgValue>
</operation>

<operation id="362" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:105  %tmp_294 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %p_Val2_92_1, i32 14, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_294"/></StgValue>
</operation>

<operation id="363" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
_ifconv:132  %tmp_450_2 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %output_2_V_load, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_450_2"/></StgValue>
</operation>

<operation id="364" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="16" op_0_bw="14">
<![CDATA[
_ifconv:133  %tmp_450_2_cast = sext i14 %tmp_450_2 to i16

]]></Node>
<StgValue><ssdm name="tmp_450_2_cast"/></StgValue>
</operation>

<operation id="365" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:134  %p_Val2_92_2 = add i16 %p_Val2_91_2, %tmp_450_2_cast

]]></Node>
<StgValue><ssdm name="p_Val2_92_2"/></StgValue>
</operation>

<operation id="366" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:135  %tmp_630 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_92_2, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_630"/></StgValue>
</operation>

<operation id="367" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:136  %p_Val2_93_2 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %p_Val2_92_2, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_93_2"/></StgValue>
</operation>

<operation id="368" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="8" op_0_bw="1">
<![CDATA[
_ifconv:138  %tmp_454_2 = zext i1 %tmp_631 to i8

]]></Node>
<StgValue><ssdm name="tmp_454_2"/></StgValue>
</operation>

<operation id="369" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:139  %tmp_632 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_92_2, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_632"/></StgValue>
</operation>

<operation id="370" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:140  %p_Val2_94_2 = add i8 %tmp_454_2, %p_Val2_93_2

]]></Node>
<StgValue><ssdm name="p_Val2_94_2"/></StgValue>
</operation>

<operation id="371" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:141  %tmp_633 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_94_2, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_633"/></StgValue>
</operation>

<operation id="372" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:142  %tmp_458_2 = xor i1 %tmp_633, true

]]></Node>
<StgValue><ssdm name="tmp_458_2"/></StgValue>
</operation>

<operation id="373" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:143  %carry_14_2 = and i1 %tmp_632, %tmp_458_2

]]></Node>
<StgValue><ssdm name="carry_14_2"/></StgValue>
</operation>

<operation id="374" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:145  %tmp_295 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %p_Val2_92_2, i32 14, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_295"/></StgValue>
</operation>

<operation id="375" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
_ifconv:172  %tmp_450_3 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %output_3_V_load, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_450_3"/></StgValue>
</operation>

<operation id="376" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="16" op_0_bw="14">
<![CDATA[
_ifconv:173  %tmp_450_3_cast = sext i14 %tmp_450_3 to i16

]]></Node>
<StgValue><ssdm name="tmp_450_3_cast"/></StgValue>
</operation>

<operation id="377" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:174  %p_Val2_92_3 = add i16 %p_Val2_91_3, %tmp_450_3_cast

]]></Node>
<StgValue><ssdm name="p_Val2_92_3"/></StgValue>
</operation>

<operation id="378" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:175  %tmp_635 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_92_3, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_635"/></StgValue>
</operation>

<operation id="379" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:176  %p_Val2_93_3 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %p_Val2_92_3, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_93_3"/></StgValue>
</operation>

<operation id="380" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="8" op_0_bw="1">
<![CDATA[
_ifconv:178  %tmp_454_3 = zext i1 %tmp_636 to i8

]]></Node>
<StgValue><ssdm name="tmp_454_3"/></StgValue>
</operation>

<operation id="381" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:179  %tmp_637 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_92_3, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_637"/></StgValue>
</operation>

<operation id="382" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:180  %p_Val2_94_3 = add i8 %tmp_454_3, %p_Val2_93_3

]]></Node>
<StgValue><ssdm name="p_Val2_94_3"/></StgValue>
</operation>

<operation id="383" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:181  %tmp_638 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_94_3, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_638"/></StgValue>
</operation>

<operation id="384" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:182  %tmp_458_3 = xor i1 %tmp_638, true

]]></Node>
<StgValue><ssdm name="tmp_458_3"/></StgValue>
</operation>

<operation id="385" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:183  %carry_14_3 = and i1 %tmp_637, %tmp_458_3

]]></Node>
<StgValue><ssdm name="carry_14_3"/></StgValue>
</operation>

<operation id="386" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:185  %tmp_296 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %p_Val2_92_3, i32 14, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_296"/></StgValue>
</operation>

<operation id="387" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
_ifconv:212  %tmp_450_4 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %output_4_V_load, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_450_4"/></StgValue>
</operation>

<operation id="388" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="16" op_0_bw="14">
<![CDATA[
_ifconv:213  %tmp_450_4_cast = sext i14 %tmp_450_4 to i16

]]></Node>
<StgValue><ssdm name="tmp_450_4_cast"/></StgValue>
</operation>

<operation id="389" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:214  %p_Val2_92_4 = add i16 %p_Val2_91_4, %tmp_450_4_cast

]]></Node>
<StgValue><ssdm name="p_Val2_92_4"/></StgValue>
</operation>

<operation id="390" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:215  %tmp_640 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_92_4, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_640"/></StgValue>
</operation>

<operation id="391" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:216  %p_Val2_93_4 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %p_Val2_92_4, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_93_4"/></StgValue>
</operation>

<operation id="392" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="8" op_0_bw="1">
<![CDATA[
_ifconv:218  %tmp_454_4 = zext i1 %tmp_641 to i8

]]></Node>
<StgValue><ssdm name="tmp_454_4"/></StgValue>
</operation>

<operation id="393" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:219  %tmp_642 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_92_4, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_642"/></StgValue>
</operation>

<operation id="394" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:220  %p_Val2_94_4 = add i8 %tmp_454_4, %p_Val2_93_4

]]></Node>
<StgValue><ssdm name="p_Val2_94_4"/></StgValue>
</operation>

<operation id="395" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:221  %tmp_643 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_94_4, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_643"/></StgValue>
</operation>

<operation id="396" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:222  %tmp_458_4 = xor i1 %tmp_643, true

]]></Node>
<StgValue><ssdm name="tmp_458_4"/></StgValue>
</operation>

<operation id="397" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:223  %carry_14_4 = and i1 %tmp_642, %tmp_458_4

]]></Node>
<StgValue><ssdm name="carry_14_4"/></StgValue>
</operation>

<operation id="398" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:225  %tmp_297 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %p_Val2_92_4, i32 14, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_297"/></StgValue>
</operation>

<operation id="399" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
_ifconv:252  %tmp_450_5 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %output_5_V_load, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_450_5"/></StgValue>
</operation>

<operation id="400" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="16" op_0_bw="14">
<![CDATA[
_ifconv:253  %tmp_450_5_cast = sext i14 %tmp_450_5 to i16

]]></Node>
<StgValue><ssdm name="tmp_450_5_cast"/></StgValue>
</operation>

<operation id="401" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:254  %p_Val2_92_5 = add i16 %p_Val2_91_5, %tmp_450_5_cast

]]></Node>
<StgValue><ssdm name="p_Val2_92_5"/></StgValue>
</operation>

<operation id="402" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:255  %tmp_645 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_92_5, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_645"/></StgValue>
</operation>

<operation id="403" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:256  %p_Val2_93_5 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %p_Val2_92_5, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_93_5"/></StgValue>
</operation>

<operation id="404" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="8" op_0_bw="1">
<![CDATA[
_ifconv:258  %tmp_454_5 = zext i1 %tmp_646 to i8

]]></Node>
<StgValue><ssdm name="tmp_454_5"/></StgValue>
</operation>

<operation id="405" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:259  %tmp_647 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_92_5, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_647"/></StgValue>
</operation>

<operation id="406" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:260  %p_Val2_94_5 = add i8 %tmp_454_5, %p_Val2_93_5

]]></Node>
<StgValue><ssdm name="p_Val2_94_5"/></StgValue>
</operation>

<operation id="407" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:261  %tmp_648 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_94_5, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_648"/></StgValue>
</operation>

<operation id="408" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:262  %tmp_458_5 = xor i1 %tmp_648, true

]]></Node>
<StgValue><ssdm name="tmp_458_5"/></StgValue>
</operation>

<operation id="409" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:263  %carry_14_5 = and i1 %tmp_647, %tmp_458_5

]]></Node>
<StgValue><ssdm name="carry_14_5"/></StgValue>
</operation>

<operation id="410" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:265  %tmp_298 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %p_Val2_92_5, i32 14, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_298"/></StgValue>
</operation>

<operation id="411" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
_ifconv:292  %tmp_450_6 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %output_6_V_load, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_450_6"/></StgValue>
</operation>

<operation id="412" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="16" op_0_bw="14">
<![CDATA[
_ifconv:293  %tmp_450_6_cast = sext i14 %tmp_450_6 to i16

]]></Node>
<StgValue><ssdm name="tmp_450_6_cast"/></StgValue>
</operation>

<operation id="413" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:294  %p_Val2_92_6 = add i16 %p_Val2_91_6, %tmp_450_6_cast

]]></Node>
<StgValue><ssdm name="p_Val2_92_6"/></StgValue>
</operation>

<operation id="414" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:295  %tmp_650 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_92_6, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_650"/></StgValue>
</operation>

<operation id="415" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:296  %p_Val2_93_6 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %p_Val2_92_6, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_93_6"/></StgValue>
</operation>

<operation id="416" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="8" op_0_bw="1">
<![CDATA[
_ifconv:298  %tmp_454_6 = zext i1 %tmp_651 to i8

]]></Node>
<StgValue><ssdm name="tmp_454_6"/></StgValue>
</operation>

<operation id="417" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:299  %tmp_652 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_92_6, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_652"/></StgValue>
</operation>

<operation id="418" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:300  %p_Val2_94_6 = add i8 %tmp_454_6, %p_Val2_93_6

]]></Node>
<StgValue><ssdm name="p_Val2_94_6"/></StgValue>
</operation>

<operation id="419" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:301  %tmp_653 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_94_6, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_653"/></StgValue>
</operation>

<operation id="420" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:302  %tmp_458_6 = xor i1 %tmp_653, true

]]></Node>
<StgValue><ssdm name="tmp_458_6"/></StgValue>
</operation>

<operation id="421" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:303  %carry_14_6 = and i1 %tmp_652, %tmp_458_6

]]></Node>
<StgValue><ssdm name="carry_14_6"/></StgValue>
</operation>

<operation id="422" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:305  %tmp_299 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %p_Val2_92_6, i32 14, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_299"/></StgValue>
</operation>

<operation id="423" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
_ifconv:332  %tmp_450_7 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %output_7_V_load, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_450_7"/></StgValue>
</operation>

<operation id="424" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="16" op_0_bw="14">
<![CDATA[
_ifconv:333  %tmp_450_7_cast = sext i14 %tmp_450_7 to i16

]]></Node>
<StgValue><ssdm name="tmp_450_7_cast"/></StgValue>
</operation>

<operation id="425" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:334  %p_Val2_92_7 = add i16 %p_Val2_91_7, %tmp_450_7_cast

]]></Node>
<StgValue><ssdm name="p_Val2_92_7"/></StgValue>
</operation>

<operation id="426" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:335  %tmp_655 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_92_7, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_655"/></StgValue>
</operation>

<operation id="427" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:336  %p_Val2_93_7 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %p_Val2_92_7, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_93_7"/></StgValue>
</operation>

<operation id="428" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="8" op_0_bw="1">
<![CDATA[
_ifconv:338  %tmp_454_7 = zext i1 %tmp_656 to i8

]]></Node>
<StgValue><ssdm name="tmp_454_7"/></StgValue>
</operation>

<operation id="429" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:339  %tmp_657 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_92_7, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_657"/></StgValue>
</operation>

<operation id="430" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:340  %p_Val2_94_7 = add i8 %tmp_454_7, %p_Val2_93_7

]]></Node>
<StgValue><ssdm name="p_Val2_94_7"/></StgValue>
</operation>

<operation id="431" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:341  %tmp_658 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_94_7, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_658"/></StgValue>
</operation>

<operation id="432" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:342  %tmp_458_7 = xor i1 %tmp_658, true

]]></Node>
<StgValue><ssdm name="tmp_458_7"/></StgValue>
</operation>

<operation id="433" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:343  %carry_14_7 = and i1 %tmp_657, %tmp_458_7

]]></Node>
<StgValue><ssdm name="carry_14_7"/></StgValue>
</operation>

<operation id="434" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:345  %tmp_300 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %p_Val2_92_7, i32 14, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_300"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="435" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp><literal name="carry_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:64  %tmp_624 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_5, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_624"/></StgValue>
</operation>

<operation id="436" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:66  %Range1_all_ones = icmp eq i2 %tmp_293, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones"/></StgValue>
</operation>

<operation id="437" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp><literal name="carry_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:67  %Range1_all_zeros = icmp eq i2 %tmp_293, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros"/></StgValue>
</operation>

<operation id="438" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:68  %deleted_zeros = select i1 %carry_s, i1 %Range1_all_ones, i1 %Range1_all_zeros

]]></Node>
<StgValue><ssdm name="deleted_zeros"/></StgValue>
</operation>

<operation id="439" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="395">
<or_exp><and_exp><literal name="carry_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:69  %tmp_290 = xor i1 %tmp_624, true

]]></Node>
<StgValue><ssdm name="tmp_290"/></StgValue>
</operation>

<operation id="440" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp><literal name="carry_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:70  %p_41_i_i = and i1 %tmp_620, %tmp_290

]]></Node>
<StgValue><ssdm name="p_41_i_i"/></StgValue>
</operation>

<operation id="441" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:71  %deleted_ones = select i1 %carry_s, i1 %p_41_i_i, i1 %Range1_all_ones

]]></Node>
<StgValue><ssdm name="deleted_ones"/></StgValue>
</operation>

<operation id="442" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:72  %p_38_i_i = and i1 %carry_s, %Range1_all_ones

]]></Node>
<StgValue><ssdm name="p_38_i_i"/></StgValue>
</operation>

<operation id="443" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:73  %p_not_i_i = xor i1 %deleted_zeros, true

]]></Node>
<StgValue><ssdm name="p_not_i_i"/></StgValue>
</operation>

<operation id="444" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:74  %brmerge_i_i9 = or i1 %tmp_623, %p_not_i_i

]]></Node>
<StgValue><ssdm name="brmerge_i_i9"/></StgValue>
</operation>

<operation id="445" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:75  %tmp_291 = xor i1 %tmp_620, true

]]></Node>
<StgValue><ssdm name="tmp_291"/></StgValue>
</operation>

<operation id="446" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:76  %overflow = and i1 %brmerge_i_i9, %tmp_291

]]></Node>
<StgValue><ssdm name="overflow"/></StgValue>
</operation>

<operation id="447" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:77  %brmerge40_demorgan_i = and i1 %tmp_623, %deleted_ones

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i"/></StgValue>
</operation>

<operation id="448" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:78  %tmp4_demorgan = or i1 %p_38_i_i, %brmerge40_demorgan_i

]]></Node>
<StgValue><ssdm name="tmp4_demorgan"/></StgValue>
</operation>

<operation id="449" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:79  %tmp4 = xor i1 %tmp4_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="450" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:80  %underflow = and i1 %tmp_620, %tmp4

]]></Node>
<StgValue><ssdm name="underflow"/></StgValue>
</operation>

<operation id="451" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:81  %brmerge_i_i_i = or i1 %underflow, %overflow

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i"/></StgValue>
</operation>

<operation id="452" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp><literal name="carry_14_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:104  %tmp_629 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_92_1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_629"/></StgValue>
</operation>

<operation id="453" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:106  %Range1_all_ones_1 = icmp eq i2 %tmp_294, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_1"/></StgValue>
</operation>

<operation id="454" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp><literal name="carry_14_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:107  %Range1_all_zeros_1 = icmp eq i2 %tmp_294, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_1"/></StgValue>
</operation>

<operation id="455" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:108  %deleted_zeros_1 = select i1 %carry_14_1, i1 %Range1_all_ones_1, i1 %Range1_all_zeros_1

]]></Node>
<StgValue><ssdm name="deleted_zeros_1"/></StgValue>
</operation>

<operation id="456" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="401">
<or_exp><and_exp><literal name="carry_14_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:109  %tmp_461_1 = xor i1 %tmp_629, true

]]></Node>
<StgValue><ssdm name="tmp_461_1"/></StgValue>
</operation>

<operation id="457" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="400">
<or_exp><and_exp><literal name="carry_14_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:110  %p_41_i_i_1 = and i1 %tmp_625, %tmp_461_1

]]></Node>
<StgValue><ssdm name="p_41_i_i_1"/></StgValue>
</operation>

<operation id="458" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:111  %deleted_ones_1 = select i1 %carry_14_1, i1 %p_41_i_i_1, i1 %Range1_all_ones_1

]]></Node>
<StgValue><ssdm name="deleted_ones_1"/></StgValue>
</operation>

<operation id="459" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:112  %p_38_i_i_1 = and i1 %carry_14_1, %Range1_all_ones_1

]]></Node>
<StgValue><ssdm name="p_38_i_i_1"/></StgValue>
</operation>

<operation id="460" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:113  %p_not_i_i_1 = xor i1 %deleted_zeros_1, true

]]></Node>
<StgValue><ssdm name="p_not_i_i_1"/></StgValue>
</operation>

<operation id="461" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:114  %brmerge_i_i9_1 = or i1 %tmp_628, %p_not_i_i_1

]]></Node>
<StgValue><ssdm name="brmerge_i_i9_1"/></StgValue>
</operation>

<operation id="462" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:115  %tmp_463_1 = xor i1 %tmp_625, true

]]></Node>
<StgValue><ssdm name="tmp_463_1"/></StgValue>
</operation>

<operation id="463" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:116  %overflow_1 = and i1 %brmerge_i_i9_1, %tmp_463_1

]]></Node>
<StgValue><ssdm name="overflow_1"/></StgValue>
</operation>

<operation id="464" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:117  %brmerge40_demorgan_i_35 = and i1 %tmp_628, %deleted_ones_1

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_35"/></StgValue>
</operation>

<operation id="465" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:118  %tmp6_demorgan = or i1 %p_38_i_i_1, %brmerge40_demorgan_i_35

]]></Node>
<StgValue><ssdm name="tmp6_demorgan"/></StgValue>
</operation>

<operation id="466" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:119  %tmp6 = xor i1 %tmp6_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="467" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:120  %underflow_1 = and i1 %tmp_625, %tmp6

]]></Node>
<StgValue><ssdm name="underflow_1"/></StgValue>
</operation>

<operation id="468" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:121  %brmerge_i_i_i_1 = or i1 %underflow_1, %overflow_1

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i_1"/></StgValue>
</operation>

<operation id="469" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp><literal name="carry_14_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:144  %tmp_634 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_92_2, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_634"/></StgValue>
</operation>

<operation id="470" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:146  %Range1_all_ones_2 = icmp eq i2 %tmp_295, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_2"/></StgValue>
</operation>

<operation id="471" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp><literal name="carry_14_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:147  %Range1_all_zeros_2 = icmp eq i2 %tmp_295, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_2"/></StgValue>
</operation>

<operation id="472" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:148  %deleted_zeros_2 = select i1 %carry_14_2, i1 %Range1_all_ones_2, i1 %Range1_all_zeros_2

]]></Node>
<StgValue><ssdm name="deleted_zeros_2"/></StgValue>
</operation>

<operation id="473" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="407">
<or_exp><and_exp><literal name="carry_14_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:149  %tmp_461_2 = xor i1 %tmp_634, true

]]></Node>
<StgValue><ssdm name="tmp_461_2"/></StgValue>
</operation>

<operation id="474" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="406">
<or_exp><and_exp><literal name="carry_14_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:150  %p_41_i_i_2 = and i1 %tmp_630, %tmp_461_2

]]></Node>
<StgValue><ssdm name="p_41_i_i_2"/></StgValue>
</operation>

<operation id="475" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:151  %deleted_ones_2 = select i1 %carry_14_2, i1 %p_41_i_i_2, i1 %Range1_all_ones_2

]]></Node>
<StgValue><ssdm name="deleted_ones_2"/></StgValue>
</operation>

<operation id="476" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:152  %p_38_i_i_2 = and i1 %carry_14_2, %Range1_all_ones_2

]]></Node>
<StgValue><ssdm name="p_38_i_i_2"/></StgValue>
</operation>

<operation id="477" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:153  %p_not_i_i_2 = xor i1 %deleted_zeros_2, true

]]></Node>
<StgValue><ssdm name="p_not_i_i_2"/></StgValue>
</operation>

<operation id="478" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:154  %brmerge_i_i9_2 = or i1 %tmp_633, %p_not_i_i_2

]]></Node>
<StgValue><ssdm name="brmerge_i_i9_2"/></StgValue>
</operation>

<operation id="479" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:155  %tmp_463_2 = xor i1 %tmp_630, true

]]></Node>
<StgValue><ssdm name="tmp_463_2"/></StgValue>
</operation>

<operation id="480" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:156  %overflow_2 = and i1 %brmerge_i_i9_2, %tmp_463_2

]]></Node>
<StgValue><ssdm name="overflow_2"/></StgValue>
</operation>

<operation id="481" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:157  %brmerge40_demorgan_i_29 = and i1 %tmp_633, %deleted_ones_2

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_29"/></StgValue>
</operation>

<operation id="482" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:158  %tmp8_demorgan = or i1 %p_38_i_i_2, %brmerge40_demorgan_i_29

]]></Node>
<StgValue><ssdm name="tmp8_demorgan"/></StgValue>
</operation>

<operation id="483" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:159  %tmp8 = xor i1 %tmp8_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>

<operation id="484" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:160  %underflow_2 = and i1 %tmp_630, %tmp8

]]></Node>
<StgValue><ssdm name="underflow_2"/></StgValue>
</operation>

<operation id="485" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:161  %brmerge_i_i_i_2 = or i1 %underflow_2, %overflow_2

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i_2"/></StgValue>
</operation>

<operation id="486" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="414">
<or_exp><and_exp><literal name="carry_14_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:184  %tmp_639 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_92_3, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_639"/></StgValue>
</operation>

<operation id="487" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:186  %Range1_all_ones_3 = icmp eq i2 %tmp_296, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_3"/></StgValue>
</operation>

<operation id="488" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp><literal name="carry_14_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:187  %Range1_all_zeros_3 = icmp eq i2 %tmp_296, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_3"/></StgValue>
</operation>

<operation id="489" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:188  %deleted_zeros_3 = select i1 %carry_14_3, i1 %Range1_all_ones_3, i1 %Range1_all_zeros_3

]]></Node>
<StgValue><ssdm name="deleted_zeros_3"/></StgValue>
</operation>

<operation id="490" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="413">
<or_exp><and_exp><literal name="carry_14_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:189  %tmp_461_3 = xor i1 %tmp_639, true

]]></Node>
<StgValue><ssdm name="tmp_461_3"/></StgValue>
</operation>

<operation id="491" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="412">
<or_exp><and_exp><literal name="carry_14_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:190  %p_41_i_i_3 = and i1 %tmp_635, %tmp_461_3

]]></Node>
<StgValue><ssdm name="p_41_i_i_3"/></StgValue>
</operation>

<operation id="492" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:191  %deleted_ones_3 = select i1 %carry_14_3, i1 %p_41_i_i_3, i1 %Range1_all_ones_3

]]></Node>
<StgValue><ssdm name="deleted_ones_3"/></StgValue>
</operation>

<operation id="493" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:192  %p_38_i_i_3 = and i1 %carry_14_3, %Range1_all_ones_3

]]></Node>
<StgValue><ssdm name="p_38_i_i_3"/></StgValue>
</operation>

<operation id="494" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:193  %p_not_i_i_3 = xor i1 %deleted_zeros_3, true

]]></Node>
<StgValue><ssdm name="p_not_i_i_3"/></StgValue>
</operation>

<operation id="495" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:194  %brmerge_i_i9_3 = or i1 %tmp_638, %p_not_i_i_3

]]></Node>
<StgValue><ssdm name="brmerge_i_i9_3"/></StgValue>
</operation>

<operation id="496" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:195  %tmp_463_3 = xor i1 %tmp_635, true

]]></Node>
<StgValue><ssdm name="tmp_463_3"/></StgValue>
</operation>

<operation id="497" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:196  %overflow_3 = and i1 %brmerge_i_i9_3, %tmp_463_3

]]></Node>
<StgValue><ssdm name="overflow_3"/></StgValue>
</operation>

<operation id="498" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:197  %brmerge40_demorgan_i_30 = and i1 %tmp_638, %deleted_ones_3

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_30"/></StgValue>
</operation>

<operation id="499" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:198  %tmp10_demorgan = or i1 %p_38_i_i_3, %brmerge40_demorgan_i_30

]]></Node>
<StgValue><ssdm name="tmp10_demorgan"/></StgValue>
</operation>

<operation id="500" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:199  %tmp10 = xor i1 %tmp10_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp10"/></StgValue>
</operation>

<operation id="501" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:200  %underflow_3 = and i1 %tmp_635, %tmp10

]]></Node>
<StgValue><ssdm name="underflow_3"/></StgValue>
</operation>

<operation id="502" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:201  %brmerge_i_i_i_3 = or i1 %underflow_3, %overflow_3

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i_3"/></StgValue>
</operation>

<operation id="503" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="420">
<or_exp><and_exp><literal name="carry_14_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:224  %tmp_644 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_92_4, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_644"/></StgValue>
</operation>

<operation id="504" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:226  %Range1_all_ones_4 = icmp eq i2 %tmp_297, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_4"/></StgValue>
</operation>

<operation id="505" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp><literal name="carry_14_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:227  %Range1_all_zeros_4 = icmp eq i2 %tmp_297, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_4"/></StgValue>
</operation>

<operation id="506" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:228  %deleted_zeros_4 = select i1 %carry_14_4, i1 %Range1_all_ones_4, i1 %Range1_all_zeros_4

]]></Node>
<StgValue><ssdm name="deleted_zeros_4"/></StgValue>
</operation>

<operation id="507" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp><literal name="carry_14_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:229  %tmp_461_4 = xor i1 %tmp_644, true

]]></Node>
<StgValue><ssdm name="tmp_461_4"/></StgValue>
</operation>

<operation id="508" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="418">
<or_exp><and_exp><literal name="carry_14_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:230  %p_41_i_i_4 = and i1 %tmp_640, %tmp_461_4

]]></Node>
<StgValue><ssdm name="p_41_i_i_4"/></StgValue>
</operation>

<operation id="509" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:231  %deleted_ones_4 = select i1 %carry_14_4, i1 %p_41_i_i_4, i1 %Range1_all_ones_4

]]></Node>
<StgValue><ssdm name="deleted_ones_4"/></StgValue>
</operation>

<operation id="510" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:232  %p_38_i_i_4 = and i1 %carry_14_4, %Range1_all_ones_4

]]></Node>
<StgValue><ssdm name="p_38_i_i_4"/></StgValue>
</operation>

<operation id="511" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:233  %p_not_i_i_4 = xor i1 %deleted_zeros_4, true

]]></Node>
<StgValue><ssdm name="p_not_i_i_4"/></StgValue>
</operation>

<operation id="512" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:234  %brmerge_i_i9_4 = or i1 %tmp_643, %p_not_i_i_4

]]></Node>
<StgValue><ssdm name="brmerge_i_i9_4"/></StgValue>
</operation>

<operation id="513" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:235  %tmp_463_4 = xor i1 %tmp_640, true

]]></Node>
<StgValue><ssdm name="tmp_463_4"/></StgValue>
</operation>

<operation id="514" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:236  %overflow_4 = and i1 %brmerge_i_i9_4, %tmp_463_4

]]></Node>
<StgValue><ssdm name="overflow_4"/></StgValue>
</operation>

<operation id="515" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:237  %brmerge40_demorgan_i_31 = and i1 %tmp_643, %deleted_ones_4

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_31"/></StgValue>
</operation>

<operation id="516" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:238  %tmp12_demorgan = or i1 %p_38_i_i_4, %brmerge40_demorgan_i_31

]]></Node>
<StgValue><ssdm name="tmp12_demorgan"/></StgValue>
</operation>

<operation id="517" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:239  %tmp12 = xor i1 %tmp12_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp12"/></StgValue>
</operation>

<operation id="518" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:240  %underflow_4 = and i1 %tmp_640, %tmp12

]]></Node>
<StgValue><ssdm name="underflow_4"/></StgValue>
</operation>

<operation id="519" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:241  %brmerge_i_i_i_4 = or i1 %underflow_4, %overflow_4

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i_4"/></StgValue>
</operation>

<operation id="520" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="426">
<or_exp><and_exp><literal name="carry_14_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:264  %tmp_649 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_92_5, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_649"/></StgValue>
</operation>

<operation id="521" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:266  %Range1_all_ones_5 = icmp eq i2 %tmp_298, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_5"/></StgValue>
</operation>

<operation id="522" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="422">
<or_exp><and_exp><literal name="carry_14_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:267  %Range1_all_zeros_5 = icmp eq i2 %tmp_298, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_5"/></StgValue>
</operation>

<operation id="523" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:268  %deleted_zeros_5 = select i1 %carry_14_5, i1 %Range1_all_ones_5, i1 %Range1_all_zeros_5

]]></Node>
<StgValue><ssdm name="deleted_zeros_5"/></StgValue>
</operation>

<operation id="524" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp><literal name="carry_14_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:269  %tmp_461_5 = xor i1 %tmp_649, true

]]></Node>
<StgValue><ssdm name="tmp_461_5"/></StgValue>
</operation>

<operation id="525" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp><literal name="carry_14_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:270  %p_41_i_i_5 = and i1 %tmp_645, %tmp_461_5

]]></Node>
<StgValue><ssdm name="p_41_i_i_5"/></StgValue>
</operation>

<operation id="526" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:271  %deleted_ones_5 = select i1 %carry_14_5, i1 %p_41_i_i_5, i1 %Range1_all_ones_5

]]></Node>
<StgValue><ssdm name="deleted_ones_5"/></StgValue>
</operation>

<operation id="527" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:272  %p_38_i_i_5 = and i1 %carry_14_5, %Range1_all_ones_5

]]></Node>
<StgValue><ssdm name="p_38_i_i_5"/></StgValue>
</operation>

<operation id="528" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:273  %p_not_i_i_5 = xor i1 %deleted_zeros_5, true

]]></Node>
<StgValue><ssdm name="p_not_i_i_5"/></StgValue>
</operation>

<operation id="529" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:274  %brmerge_i_i9_5 = or i1 %tmp_648, %p_not_i_i_5

]]></Node>
<StgValue><ssdm name="brmerge_i_i9_5"/></StgValue>
</operation>

<operation id="530" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:275  %tmp_463_5 = xor i1 %tmp_645, true

]]></Node>
<StgValue><ssdm name="tmp_463_5"/></StgValue>
</operation>

<operation id="531" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:276  %overflow_5 = and i1 %brmerge_i_i9_5, %tmp_463_5

]]></Node>
<StgValue><ssdm name="overflow_5"/></StgValue>
</operation>

<operation id="532" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:277  %brmerge40_demorgan_i_32 = and i1 %tmp_648, %deleted_ones_5

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_32"/></StgValue>
</operation>

<operation id="533" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:278  %tmp14_demorgan = or i1 %p_38_i_i_5, %brmerge40_demorgan_i_32

]]></Node>
<StgValue><ssdm name="tmp14_demorgan"/></StgValue>
</operation>

<operation id="534" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:279  %tmp14 = xor i1 %tmp14_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp14"/></StgValue>
</operation>

<operation id="535" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:280  %underflow_5 = and i1 %tmp_645, %tmp14

]]></Node>
<StgValue><ssdm name="underflow_5"/></StgValue>
</operation>

<operation id="536" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:281  %brmerge_i_i_i_5 = or i1 %underflow_5, %overflow_5

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i_5"/></StgValue>
</operation>

<operation id="537" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp><literal name="carry_14_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:304  %tmp_654 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_92_6, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_654"/></StgValue>
</operation>

<operation id="538" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:306  %Range1_all_ones_6 = icmp eq i2 %tmp_299, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_6"/></StgValue>
</operation>

<operation id="539" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="carry_14_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:307  %Range1_all_zeros_6 = icmp eq i2 %tmp_299, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_6"/></StgValue>
</operation>

<operation id="540" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:308  %deleted_zeros_6 = select i1 %carry_14_6, i1 %Range1_all_ones_6, i1 %Range1_all_zeros_6

]]></Node>
<StgValue><ssdm name="deleted_zeros_6"/></StgValue>
</operation>

<operation id="541" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp><literal name="carry_14_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:309  %tmp_461_6 = xor i1 %tmp_654, true

]]></Node>
<StgValue><ssdm name="tmp_461_6"/></StgValue>
</operation>

<operation id="542" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp><literal name="carry_14_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:310  %p_41_i_i_6 = and i1 %tmp_650, %tmp_461_6

]]></Node>
<StgValue><ssdm name="p_41_i_i_6"/></StgValue>
</operation>

<operation id="543" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:311  %deleted_ones_6 = select i1 %carry_14_6, i1 %p_41_i_i_6, i1 %Range1_all_ones_6

]]></Node>
<StgValue><ssdm name="deleted_ones_6"/></StgValue>
</operation>

<operation id="544" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:312  %p_38_i_i_6 = and i1 %carry_14_6, %Range1_all_ones_6

]]></Node>
<StgValue><ssdm name="p_38_i_i_6"/></StgValue>
</operation>

<operation id="545" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:313  %p_not_i_i_6 = xor i1 %deleted_zeros_6, true

]]></Node>
<StgValue><ssdm name="p_not_i_i_6"/></StgValue>
</operation>

<operation id="546" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:314  %brmerge_i_i9_6 = or i1 %tmp_653, %p_not_i_i_6

]]></Node>
<StgValue><ssdm name="brmerge_i_i9_6"/></StgValue>
</operation>

<operation id="547" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:315  %tmp_463_6 = xor i1 %tmp_650, true

]]></Node>
<StgValue><ssdm name="tmp_463_6"/></StgValue>
</operation>

<operation id="548" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:316  %overflow_6 = and i1 %brmerge_i_i9_6, %tmp_463_6

]]></Node>
<StgValue><ssdm name="overflow_6"/></StgValue>
</operation>

<operation id="549" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:317  %brmerge40_demorgan_i_33 = and i1 %tmp_653, %deleted_ones_6

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_33"/></StgValue>
</operation>

<operation id="550" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:318  %tmp16_demorgan = or i1 %p_38_i_i_6, %brmerge40_demorgan_i_33

]]></Node>
<StgValue><ssdm name="tmp16_demorgan"/></StgValue>
</operation>

<operation id="551" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:319  %tmp16 = xor i1 %tmp16_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp16"/></StgValue>
</operation>

<operation id="552" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:320  %underflow_6 = and i1 %tmp_650, %tmp16

]]></Node>
<StgValue><ssdm name="underflow_6"/></StgValue>
</operation>

<operation id="553" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:321  %brmerge_i_i_i_6 = or i1 %underflow_6, %overflow_6

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i_6"/></StgValue>
</operation>

<operation id="554" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp><literal name="carry_14_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:344  %tmp_659 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_92_7, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_659"/></StgValue>
</operation>

<operation id="555" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:346  %Range1_all_ones_7 = icmp eq i2 %tmp_300, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_7"/></StgValue>
</operation>

<operation id="556" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="434">
<or_exp><and_exp><literal name="carry_14_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:347  %Range1_all_zeros_7 = icmp eq i2 %tmp_300, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_7"/></StgValue>
</operation>

<operation id="557" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:348  %deleted_zeros_7 = select i1 %carry_14_7, i1 %Range1_all_ones_7, i1 %Range1_all_zeros_7

]]></Node>
<StgValue><ssdm name="deleted_zeros_7"/></StgValue>
</operation>

<operation id="558" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp><literal name="carry_14_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:349  %tmp_461_7 = xor i1 %tmp_659, true

]]></Node>
<StgValue><ssdm name="tmp_461_7"/></StgValue>
</operation>

<operation id="559" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="436">
<or_exp><and_exp><literal name="carry_14_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:350  %p_41_i_i_7 = and i1 %tmp_655, %tmp_461_7

]]></Node>
<StgValue><ssdm name="p_41_i_i_7"/></StgValue>
</operation>

<operation id="560" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:351  %deleted_ones_7 = select i1 %carry_14_7, i1 %p_41_i_i_7, i1 %Range1_all_ones_7

]]></Node>
<StgValue><ssdm name="deleted_ones_7"/></StgValue>
</operation>

<operation id="561" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:352  %p_38_i_i_7 = and i1 %carry_14_7, %Range1_all_ones_7

]]></Node>
<StgValue><ssdm name="p_38_i_i_7"/></StgValue>
</operation>

<operation id="562" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:353  %p_not_i_i_7 = xor i1 %deleted_zeros_7, true

]]></Node>
<StgValue><ssdm name="p_not_i_i_7"/></StgValue>
</operation>

<operation id="563" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:354  %brmerge_i_i9_7 = or i1 %tmp_658, %p_not_i_i_7

]]></Node>
<StgValue><ssdm name="brmerge_i_i9_7"/></StgValue>
</operation>

<operation id="564" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:355  %tmp_463_7 = xor i1 %tmp_655, true

]]></Node>
<StgValue><ssdm name="tmp_463_7"/></StgValue>
</operation>

<operation id="565" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:356  %overflow_7 = and i1 %brmerge_i_i9_7, %tmp_463_7

]]></Node>
<StgValue><ssdm name="overflow_7"/></StgValue>
</operation>

<operation id="566" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:357  %brmerge40_demorgan_i_34 = and i1 %tmp_658, %deleted_ones_7

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_34"/></StgValue>
</operation>

<operation id="567" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:358  %tmp18_demorgan = or i1 %p_38_i_i_7, %brmerge40_demorgan_i_34

]]></Node>
<StgValue><ssdm name="tmp18_demorgan"/></StgValue>
</operation>

<operation id="568" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:359  %tmp18 = xor i1 %tmp18_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp18"/></StgValue>
</operation>

<operation id="569" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:360  %underflow_7 = and i1 %tmp_655, %tmp18

]]></Node>
<StgValue><ssdm name="underflow_7"/></StgValue>
</operation>

<operation id="570" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:361  %brmerge_i_i_i_7 = or i1 %underflow_7, %overflow_7

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i_7"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="571" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:82  %tmp5 = or i1 %brmerge40_demorgan_i, %tmp_291

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="572" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:83  %underflow_not = or i1 %tmp5, %p_38_i_i

]]></Node>
<StgValue><ssdm name="underflow_not"/></StgValue>
</operation>

<operation id="573" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:84  %p_Val2_94_mux = select i1 %brmerge_i_i_i, i8 127, i8 %p_Val2_7

]]></Node>
<StgValue><ssdm name="p_Val2_94_mux"/></StgValue>
</operation>

<operation id="574" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:85  %p_Val2_2 = select i1 %underflow, i8 -128, i8 %p_Val2_7

]]></Node>
<StgValue><ssdm name="p_Val2_2"/></StgValue>
</operation>

<operation id="575" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:86  %this_assign_1 = select i1 %underflow_not, i8 %p_Val2_94_mux, i8 %p_Val2_2

]]></Node>
<StgValue><ssdm name="this_assign_1"/></StgValue>
</operation>

<operation id="576" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="8" op_1_bw="12">
<![CDATA[
_ifconv:87  store i8 %this_assign_1, i8* %output_0_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="577" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:122  %tmp7 = or i1 %brmerge40_demorgan_i_35, %tmp_463_1

]]></Node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="578" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:123  %underflow_not_1 = or i1 %tmp7, %p_38_i_i_1

]]></Node>
<StgValue><ssdm name="underflow_not_1"/></StgValue>
</operation>

<operation id="579" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:124  %p_Val2_94_mux_1 = select i1 %brmerge_i_i_i_1, i8 127, i8 %p_Val2_94_1

]]></Node>
<StgValue><ssdm name="p_Val2_94_mux_1"/></StgValue>
</operation>

<operation id="580" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:125  %p_Val2_94_1_198 = select i1 %underflow_1, i8 -128, i8 %p_Val2_94_1

]]></Node>
<StgValue><ssdm name="p_Val2_94_1_198"/></StgValue>
</operation>

<operation id="581" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:126  %this_assign_1_1 = select i1 %underflow_not_1, i8 %p_Val2_94_mux_1, i8 %p_Val2_94_1_198

]]></Node>
<StgValue><ssdm name="this_assign_1_1"/></StgValue>
</operation>

<operation id="582" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="8" op_1_bw="12">
<![CDATA[
_ifconv:127  store i8 %this_assign_1_1, i8* %output_1_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="583" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:162  %tmp9 = or i1 %brmerge40_demorgan_i_29, %tmp_463_2

]]></Node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>

<operation id="584" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:163  %underflow_not_2 = or i1 %tmp9, %p_38_i_i_2

]]></Node>
<StgValue><ssdm name="underflow_not_2"/></StgValue>
</operation>

<operation id="585" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:164  %p_Val2_94_mux_2 = select i1 %brmerge_i_i_i_2, i8 127, i8 %p_Val2_94_2

]]></Node>
<StgValue><ssdm name="p_Val2_94_mux_2"/></StgValue>
</operation>

<operation id="586" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:165  %p_Val2_94_2_199 = select i1 %underflow_2, i8 -128, i8 %p_Val2_94_2

]]></Node>
<StgValue><ssdm name="p_Val2_94_2_199"/></StgValue>
</operation>

<operation id="587" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:166  %this_assign_1_2 = select i1 %underflow_not_2, i8 %p_Val2_94_mux_2, i8 %p_Val2_94_2_199

]]></Node>
<StgValue><ssdm name="this_assign_1_2"/></StgValue>
</operation>

<operation id="588" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="0" op_0_bw="8" op_1_bw="12">
<![CDATA[
_ifconv:167  store i8 %this_assign_1_2, i8* %output_2_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="589" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:202  %tmp11 = or i1 %brmerge40_demorgan_i_30, %tmp_463_3

]]></Node>
<StgValue><ssdm name="tmp11"/></StgValue>
</operation>

<operation id="590" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:203  %underflow_not_3 = or i1 %tmp11, %p_38_i_i_3

]]></Node>
<StgValue><ssdm name="underflow_not_3"/></StgValue>
</operation>

<operation id="591" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:204  %p_Val2_94_mux_3 = select i1 %brmerge_i_i_i_3, i8 127, i8 %p_Val2_94_3

]]></Node>
<StgValue><ssdm name="p_Val2_94_mux_3"/></StgValue>
</operation>

<operation id="592" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:205  %p_Val2_94_3_200 = select i1 %underflow_3, i8 -128, i8 %p_Val2_94_3

]]></Node>
<StgValue><ssdm name="p_Val2_94_3_200"/></StgValue>
</operation>

<operation id="593" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:206  %this_assign_1_3 = select i1 %underflow_not_3, i8 %p_Val2_94_mux_3, i8 %p_Val2_94_3_200

]]></Node>
<StgValue><ssdm name="this_assign_1_3"/></StgValue>
</operation>

<operation id="594" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="0" op_0_bw="8" op_1_bw="12">
<![CDATA[
_ifconv:207  store i8 %this_assign_1_3, i8* %output_3_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="595" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:242  %tmp13 = or i1 %brmerge40_demorgan_i_31, %tmp_463_4

]]></Node>
<StgValue><ssdm name="tmp13"/></StgValue>
</operation>

<operation id="596" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:243  %underflow_not_4 = or i1 %tmp13, %p_38_i_i_4

]]></Node>
<StgValue><ssdm name="underflow_not_4"/></StgValue>
</operation>

<operation id="597" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:244  %p_Val2_94_mux_4 = select i1 %brmerge_i_i_i_4, i8 127, i8 %p_Val2_94_4

]]></Node>
<StgValue><ssdm name="p_Val2_94_mux_4"/></StgValue>
</operation>

<operation id="598" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:245  %p_Val2_94_4_201 = select i1 %underflow_4, i8 -128, i8 %p_Val2_94_4

]]></Node>
<StgValue><ssdm name="p_Val2_94_4_201"/></StgValue>
</operation>

<operation id="599" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:246  %this_assign_1_4 = select i1 %underflow_not_4, i8 %p_Val2_94_mux_4, i8 %p_Val2_94_4_201

]]></Node>
<StgValue><ssdm name="this_assign_1_4"/></StgValue>
</operation>

<operation id="600" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="0" op_0_bw="8" op_1_bw="12">
<![CDATA[
_ifconv:247  store i8 %this_assign_1_4, i8* %output_4_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="601" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:282  %tmp15 = or i1 %brmerge40_demorgan_i_32, %tmp_463_5

]]></Node>
<StgValue><ssdm name="tmp15"/></StgValue>
</operation>

<operation id="602" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:283  %underflow_not_5 = or i1 %tmp15, %p_38_i_i_5

]]></Node>
<StgValue><ssdm name="underflow_not_5"/></StgValue>
</operation>

<operation id="603" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:284  %p_Val2_94_mux_5 = select i1 %brmerge_i_i_i_5, i8 127, i8 %p_Val2_94_5

]]></Node>
<StgValue><ssdm name="p_Val2_94_mux_5"/></StgValue>
</operation>

<operation id="604" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:285  %p_Val2_94_5_202 = select i1 %underflow_5, i8 -128, i8 %p_Val2_94_5

]]></Node>
<StgValue><ssdm name="p_Val2_94_5_202"/></StgValue>
</operation>

<operation id="605" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:286  %this_assign_1_5 = select i1 %underflow_not_5, i8 %p_Val2_94_mux_5, i8 %p_Val2_94_5_202

]]></Node>
<StgValue><ssdm name="this_assign_1_5"/></StgValue>
</operation>

<operation id="606" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="0" op_0_bw="8" op_1_bw="12">
<![CDATA[
_ifconv:287  store i8 %this_assign_1_5, i8* %output_5_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="607" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:322  %tmp17 = or i1 %brmerge40_demorgan_i_33, %tmp_463_6

]]></Node>
<StgValue><ssdm name="tmp17"/></StgValue>
</operation>

<operation id="608" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:323  %underflow_not_6 = or i1 %tmp17, %p_38_i_i_6

]]></Node>
<StgValue><ssdm name="underflow_not_6"/></StgValue>
</operation>

<operation id="609" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:324  %p_Val2_94_mux_6 = select i1 %brmerge_i_i_i_6, i8 127, i8 %p_Val2_94_6

]]></Node>
<StgValue><ssdm name="p_Val2_94_mux_6"/></StgValue>
</operation>

<operation id="610" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:325  %p_Val2_94_6_203 = select i1 %underflow_6, i8 -128, i8 %p_Val2_94_6

]]></Node>
<StgValue><ssdm name="p_Val2_94_6_203"/></StgValue>
</operation>

<operation id="611" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:326  %this_assign_1_6 = select i1 %underflow_not_6, i8 %p_Val2_94_mux_6, i8 %p_Val2_94_6_203

]]></Node>
<StgValue><ssdm name="this_assign_1_6"/></StgValue>
</operation>

<operation id="612" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="0" op_0_bw="8" op_1_bw="12">
<![CDATA[
_ifconv:327  store i8 %this_assign_1_6, i8* %output_6_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="613" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:362  %tmp19 = or i1 %brmerge40_demorgan_i_34, %tmp_463_7

]]></Node>
<StgValue><ssdm name="tmp19"/></StgValue>
</operation>

<operation id="614" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:363  %underflow_not_7 = or i1 %tmp19, %p_38_i_i_7

]]></Node>
<StgValue><ssdm name="underflow_not_7"/></StgValue>
</operation>

<operation id="615" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:364  %p_Val2_94_mux_7 = select i1 %brmerge_i_i_i_7, i8 127, i8 %p_Val2_94_7

]]></Node>
<StgValue><ssdm name="p_Val2_94_mux_7"/></StgValue>
</operation>

<operation id="616" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:365  %p_Val2_94_7_204 = select i1 %underflow_7, i8 -128, i8 %p_Val2_94_7

]]></Node>
<StgValue><ssdm name="p_Val2_94_7_204"/></StgValue>
</operation>

<operation id="617" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:366  %this_assign_1_7 = select i1 %underflow_not_7, i8 %p_Val2_94_mux_7, i8 %p_Val2_94_7_204

]]></Node>
<StgValue><ssdm name="this_assign_1_7"/></StgValue>
</operation>

<operation id="618" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="0" op_0_bw="8" op_1_bw="12">
<![CDATA[
_ifconv:367  store i8 %this_assign_1_7, i8* %output_7_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="619" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:369  br label %.preheader102.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="620" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="220">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader101:0  %i_1 = phi i5 [ %i_7, %.preheader101.loopexit ], [ 0, %.preheader101.preheader ]

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="621" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="220">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader101:1  %exitcond34 = icmp eq i5 %i_1, -8

]]></Node>
<StgValue><ssdm name="exitcond34"/></StgValue>
</operation>

<operation id="622" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="220">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader101:2  %empty_205 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24)

]]></Node>
<StgValue><ssdm name="empty_205"/></StgValue>
</operation>

<operation id="623" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="220">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader101:3  %i_7 = add i5 %i_1, 1

]]></Node>
<StgValue><ssdm name="i_7"/></StgValue>
</operation>

<operation id="624" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="220">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader101:4  br i1 %exitcond34, label %.preheader.preheader, label %.preheader100.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="625" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="222">
<or_exp><and_exp><literal name="exitcond34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="64" op_0_bw="5">
<![CDATA[
.preheader100.preheader:0  %tmp_268 = zext i5 %i_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_268"/></StgValue>
</operation>

<operation id="626" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="222">
<or_exp><and_exp><literal name="exitcond34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="3" op_0_bw="5">
<![CDATA[
.preheader100.preheader:1  %tmp_608 = trunc i5 %i_1 to i3

]]></Node>
<StgValue><ssdm name="tmp_608"/></StgValue>
</operation>

<operation id="627" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="222">
<or_exp><and_exp><literal name="exitcond34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="2" op_0_bw="2" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader100.preheader:2  %newIndex = call i2 @_ssdm_op_PartSelect.i2.i5.i32.i32(i5 %i_1, i32 3, i32 4)

]]></Node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>

<operation id="628" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="222">
<or_exp><and_exp><literal name="exitcond34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="5">
<![CDATA[
.preheader100.preheader:3  %tmp_565 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %newIndex, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_565"/></StgValue>
</operation>

<operation id="629" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="222">
<or_exp><and_exp><literal name="exitcond34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="8" op_0_bw="7">
<![CDATA[
.preheader100.preheader:4  %p_shl17_cast = zext i7 %tmp_565 to i8

]]></Node>
<StgValue><ssdm name="p_shl17_cast"/></StgValue>
</operation>

<operation id="630" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="222">
<or_exp><and_exp><literal name="exitcond34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="3" op_0_bw="3" op_1_bw="2" op_2_bw="1">
<![CDATA[
.preheader100.preheader:5  %tmp_566 = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %newIndex, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_566"/></StgValue>
</operation>

<operation id="631" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="222">
<or_exp><and_exp><literal name="exitcond34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="8" op_0_bw="3">
<![CDATA[
.preheader100.preheader:6  %p_shl18_cast = zext i3 %tmp_566 to i8

]]></Node>
<StgValue><ssdm name="p_shl18_cast"/></StgValue>
</operation>

<operation id="632" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="222">
<or_exp><and_exp><literal name="exitcond34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader100.preheader:7  %tmp_567 = add i8 %p_shl17_cast, %p_shl18_cast

]]></Node>
<StgValue><ssdm name="tmp_567"/></StgValue>
</operation>

<operation id="633" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="222">
<or_exp><and_exp><literal name="exitcond34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader100.preheader:8  %bias_V_addr = getelementptr [24 x i8]* %bias_V, i64 0, i64 %tmp_268

]]></Node>
<StgValue><ssdm name="bias_V_addr"/></StgValue>
</operation>

<operation id="634" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="222">
<or_exp><and_exp><literal name="exitcond34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="0" op_0_bw="0">
<![CDATA[
.preheader100.preheader:9  br label %.preheader100

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="635" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp><literal name="exitcond34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="636" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader100:0  %j_1 = phi i6 [ %j_7, %3 ], [ 1, %.preheader100.preheader ]

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="637" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader100:1  %exitcond36 = icmp eq i6 %j_1, -31

]]></Node>
<StgValue><ssdm name="exitcond36"/></StgValue>
</operation>

<operation id="638" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader100:2  %empty_206 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

]]></Node>
<StgValue><ssdm name="empty_206"/></StgValue>
</operation>

<operation id="639" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader100:3  br i1 %exitcond36, label %.preheader101.loopexit, label %.preheader99.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="640" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp><literal name="exitcond36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="8" op_0_bw="6">
<![CDATA[
.preheader99.preheader:0  %tmp_271_cast = zext i6 %j_1 to i8

]]></Node>
<StgValue><ssdm name="tmp_271_cast"/></StgValue>
</operation>

<operation id="641" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp><literal name="exitcond36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader99.preheader:1  %tmp_575 = add i8 %tmp_271_cast, %tmp_567

]]></Node>
<StgValue><ssdm name="tmp_575"/></StgValue>
</operation>

<operation id="642" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp><literal name="exitcond36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
.preheader99.preheader:2  %p_shl19_cast = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %tmp_575, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl19_cast"/></StgValue>
</operation>

<operation id="643" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp><literal name="exitcond36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader99.preheader:3  %tmp_612 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %tmp_575, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_612"/></StgValue>
</operation>

<operation id="644" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp><literal name="exitcond36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="13" op_0_bw="9">
<![CDATA[
.preheader99.preheader:4  %p_shl20_cast = zext i9 %tmp_612 to i13

]]></Node>
<StgValue><ssdm name="p_shl20_cast"/></StgValue>
</operation>

<operation id="645" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp><literal name="exitcond36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader99.preheader:5  %tmp_576 = add i13 %p_shl19_cast, %p_shl20_cast

]]></Node>
<StgValue><ssdm name="tmp_576"/></StgValue>
</operation>

<operation id="646" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp><literal name="exitcond36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="0" op_0_bw="0">
<![CDATA[
.preheader99.preheader:6  br label %.preheader99

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="647" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp><literal name="exitcond36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="0" op_0_bw="0">
<![CDATA[
.preheader101.loopexit:0  br label %.preheader101

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="648" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader99:0  %k_1 = phi i6 [ %k_6, %"ap_fixed_base<9, 3, true, 5, 3, 0>.1.exit74" ], [ 1, %.preheader99.preheader ]

]]></Node>
<StgValue><ssdm name="k_1"/></StgValue>
</operation>

<operation id="649" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader99:1  %exitcond39 = icmp eq i6 %k_1, -31

]]></Node>
<StgValue><ssdm name="exitcond39"/></StgValue>
</operation>

<operation id="650" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader99:2  %empty_207 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

]]></Node>
<StgValue><ssdm name="empty_207"/></StgValue>
</operation>

<operation id="651" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader99:3  br i1 %exitcond39, label %3, label %_ifconv1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="652" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp><literal name="exitcond39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="13" op_0_bw="6">
<![CDATA[
_ifconv1:0  %tmp_277_cast = zext i6 %k_1 to i13

]]></Node>
<StgValue><ssdm name="tmp_277_cast"/></StgValue>
</operation>

<operation id="653" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp><literal name="exitcond39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv1:1  %tmp_577 = add i13 %tmp_576, %tmp_277_cast

]]></Node>
<StgValue><ssdm name="tmp_577"/></StgValue>
</operation>

<operation id="654" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp><literal name="exitcond39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="64" op_0_bw="13">
<![CDATA[
_ifconv1:2  %tmp_728_cast = zext i13 %tmp_577 to i64

]]></Node>
<StgValue><ssdm name="tmp_728_cast"/></StgValue>
</operation>

<operation id="655" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp><literal name="exitcond39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv1:3  %output_0_V_addr_1 = getelementptr [3468 x i8]* %output_0_V, i64 0, i64 %tmp_728_cast

]]></Node>
<StgValue><ssdm name="output_0_V_addr_1"/></StgValue>
</operation>

<operation id="656" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp><literal name="exitcond39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv1:4  %output_1_V_addr_1 = getelementptr [3468 x i8]* %output_1_V, i64 0, i64 %tmp_728_cast

]]></Node>
<StgValue><ssdm name="output_1_V_addr_1"/></StgValue>
</operation>

<operation id="657" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp><literal name="exitcond39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv1:5  %output_2_V_addr_1 = getelementptr [3468 x i8]* %output_2_V, i64 0, i64 %tmp_728_cast

]]></Node>
<StgValue><ssdm name="output_2_V_addr_1"/></StgValue>
</operation>

<operation id="658" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp><literal name="exitcond39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv1:6  %output_3_V_addr_1 = getelementptr [3468 x i8]* %output_3_V, i64 0, i64 %tmp_728_cast

]]></Node>
<StgValue><ssdm name="output_3_V_addr_1"/></StgValue>
</operation>

<operation id="659" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp><literal name="exitcond39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv1:7  %output_4_V_addr_1 = getelementptr [3468 x i8]* %output_4_V, i64 0, i64 %tmp_728_cast

]]></Node>
<StgValue><ssdm name="output_4_V_addr_1"/></StgValue>
</operation>

<operation id="660" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp><literal name="exitcond39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv1:8  %output_5_V_addr_1 = getelementptr [3468 x i8]* %output_5_V, i64 0, i64 %tmp_728_cast

]]></Node>
<StgValue><ssdm name="output_5_V_addr_1"/></StgValue>
</operation>

<operation id="661" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp><literal name="exitcond39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv1:9  %output_6_V_addr_1 = getelementptr [3468 x i8]* %output_6_V, i64 0, i64 %tmp_728_cast

]]></Node>
<StgValue><ssdm name="output_6_V_addr_1"/></StgValue>
</operation>

<operation id="662" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp><literal name="exitcond39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv1:10  %output_7_V_addr_1 = getelementptr [3468 x i8]* %output_7_V, i64 0, i64 %tmp_728_cast

]]></Node>
<StgValue><ssdm name="output_7_V_addr_1"/></StgValue>
</operation>

<operation id="663" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp><literal name="exitcond39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="8" op_0_bw="12">
<![CDATA[
_ifconv1:11  %output_0_V_load_1 = load i8* %output_0_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="output_0_V_load_1"/></StgValue>
</operation>

<operation id="664" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp><literal name="exitcond39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="8" op_0_bw="12">
<![CDATA[
_ifconv1:12  %output_1_V_load_1 = load i8* %output_1_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="output_1_V_load_1"/></StgValue>
</operation>

<operation id="665" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp><literal name="exitcond39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="8" op_0_bw="12">
<![CDATA[
_ifconv1:13  %output_2_V_load_1 = load i8* %output_2_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="output_2_V_load_1"/></StgValue>
</operation>

<operation id="666" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp><literal name="exitcond39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="8" op_0_bw="12">
<![CDATA[
_ifconv1:14  %output_3_V_load_1 = load i8* %output_3_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="output_3_V_load_1"/></StgValue>
</operation>

<operation id="667" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp><literal name="exitcond39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="8" op_0_bw="12">
<![CDATA[
_ifconv1:15  %output_4_V_load_1 = load i8* %output_4_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="output_4_V_load_1"/></StgValue>
</operation>

<operation id="668" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp><literal name="exitcond39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="8" op_0_bw="12">
<![CDATA[
_ifconv1:16  %output_5_V_load_1 = load i8* %output_5_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="output_5_V_load_1"/></StgValue>
</operation>

<operation id="669" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp><literal name="exitcond39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="8" op_0_bw="12">
<![CDATA[
_ifconv1:17  %output_6_V_load_1 = load i8* %output_6_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="output_6_V_load_1"/></StgValue>
</operation>

<operation id="670" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp><literal name="exitcond39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="8" op_0_bw="12">
<![CDATA[
_ifconv1:18  %output_7_V_load_1 = load i8* %output_7_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="output_7_V_load_1"/></StgValue>
</operation>

<operation id="671" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp><literal name="exitcond39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="8" op_0_bw="5">
<![CDATA[
_ifconv1:21  %p_Val2_71 = load i8* %bias_V_addr, align 1

]]></Node>
<StgValue><ssdm name="p_Val2_71"/></StgValue>
</operation>

<operation id="672" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="234">
<or_exp><and_exp><literal name="exitcond39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:0  %j_7 = add i6 %j_1, 1

]]></Node>
<StgValue><ssdm name="j_7"/></StgValue>
</operation>

<operation id="673" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="234">
<or_exp><and_exp><literal name="exitcond39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader100

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="674" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="8" op_0_bw="12">
<![CDATA[
_ifconv1:11  %output_0_V_load_1 = load i8* %output_0_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="output_0_V_load_1"/></StgValue>
</operation>

<operation id="675" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="8" op_0_bw="12">
<![CDATA[
_ifconv1:12  %output_1_V_load_1 = load i8* %output_1_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="output_1_V_load_1"/></StgValue>
</operation>

<operation id="676" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="8" op_0_bw="12">
<![CDATA[
_ifconv1:13  %output_2_V_load_1 = load i8* %output_2_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="output_2_V_load_1"/></StgValue>
</operation>

<operation id="677" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="8" op_0_bw="12">
<![CDATA[
_ifconv1:14  %output_3_V_load_1 = load i8* %output_3_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="output_3_V_load_1"/></StgValue>
</operation>

<operation id="678" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="8" op_0_bw="12">
<![CDATA[
_ifconv1:15  %output_4_V_load_1 = load i8* %output_4_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="output_4_V_load_1"/></StgValue>
</operation>

<operation id="679" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="8" op_0_bw="12">
<![CDATA[
_ifconv1:16  %output_5_V_load_1 = load i8* %output_5_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="output_5_V_load_1"/></StgValue>
</operation>

<operation id="680" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="8" op_0_bw="12">
<![CDATA[
_ifconv1:17  %output_6_V_load_1 = load i8* %output_6_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="output_6_V_load_1"/></StgValue>
</operation>

<operation id="681" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="8" op_0_bw="12">
<![CDATA[
_ifconv1:18  %output_7_V_load_1 = load i8* %output_7_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="output_7_V_load_1"/></StgValue>
</operation>

<operation id="682" st_id="30" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="3">
<![CDATA[
_ifconv1:19  %p_Val2_s_208 = call i8 @_ssdm_op_Mux.ap_auto.8i8.i3(i8 %output_0_V_load_1, i8 %output_1_V_load_1, i8 %output_2_V_load_1, i8 %output_3_V_load_1, i8 %output_4_V_load_1, i8 %output_5_V_load_1, i8 %output_6_V_load_1, i8 %output_7_V_load_1, i3 %tmp_608)

]]></Node>
<StgValue><ssdm name="p_Val2_s_208"/></StgValue>
</operation>

<operation id="683" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="9" op_0_bw="8">
<![CDATA[
_ifconv1:20  %tmp_278 = sext i8 %p_Val2_s_208 to i9

]]></Node>
<StgValue><ssdm name="tmp_278"/></StgValue>
</operation>

<operation id="684" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="8" op_0_bw="5">
<![CDATA[
_ifconv1:21  %p_Val2_71 = load i8* %bias_V_addr, align 1

]]></Node>
<StgValue><ssdm name="p_Val2_71"/></StgValue>
</operation>

<operation id="685" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="9" op_0_bw="8">
<![CDATA[
_ifconv1:22  %tmp_279 = sext i8 %p_Val2_71 to i9

]]></Node>
<StgValue><ssdm name="tmp_279"/></StgValue>
</operation>

<operation id="686" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv1:23  %p_Val2_3 = add i9 %tmp_278, %tmp_279

]]></Node>
<StgValue><ssdm name="p_Val2_3"/></StgValue>
</operation>

<operation id="687" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
_ifconv1:24  %isneg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %p_Val2_3, i32 8)

]]></Node>
<StgValue><ssdm name="isneg"/></StgValue>
</operation>

<operation id="688" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv1:25  %p_Val2_4 = add i8 %p_Val2_s_208, %p_Val2_71

]]></Node>
<StgValue><ssdm name="p_Val2_4"/></StgValue>
</operation>

<operation id="689" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv1:26  %newsignbit = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_4, i32 7)

]]></Node>
<StgValue><ssdm name="newsignbit"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="690" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="236">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:27  %tmp_280 = xor i1 %newsignbit, true

]]></Node>
<StgValue><ssdm name="tmp_280"/></StgValue>
</operation>

<operation id="691" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="236">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:28  %underflow_12 = and i1 %isneg, %tmp_280

]]></Node>
<StgValue><ssdm name="underflow_12"/></StgValue>
</operation>

<operation id="692" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="236">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:29  %brmerge_i_i = xor i1 %isneg, %newsignbit

]]></Node>
<StgValue><ssdm name="brmerge_i_i"/></StgValue>
</operation>

<operation id="693" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="236">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:30  %isneg_not = xor i1 %isneg, true

]]></Node>
<StgValue><ssdm name="isneg_not"/></StgValue>
</operation>

<operation id="694" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="236">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:31  %brmerge = or i1 %newsignbit, %isneg_not

]]></Node>
<StgValue><ssdm name="brmerge"/></StgValue>
</operation>

<operation id="695" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="236">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv1:32  %p_Val2_89_mux = select i1 %brmerge_i_i, i8 127, i8 %p_Val2_4

]]></Node>
<StgValue><ssdm name="p_Val2_89_mux"/></StgValue>
</operation>

<operation id="696" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="236">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv1:33  %p_Val2_s_209 = select i1 %underflow_12, i8 -128, i8 %p_Val2_4

]]></Node>
<StgValue><ssdm name="p_Val2_s_209"/></StgValue>
</operation>

<operation id="697" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="236">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv1:34  %this_assign_48_1 = select i1 %brmerge, i8 %p_Val2_89_mux, i8 %p_Val2_s_209

]]></Node>
<StgValue><ssdm name="this_assign_48_1"/></StgValue>
</operation>

<operation id="698" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="236">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
_ifconv1:35  switch i3 %tmp_608, label %branch15 [
    i3 0, label %branch8
    i3 1, label %branch9
    i3 2, label %branch10
    i3 3, label %branch11
    i3 -4, label %branch12
    i3 -3, label %branch13
    i3 -2, label %branch14
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="699" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="238">
<or_exp><and_exp><literal name="tmp_608" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="0" op_0_bw="8" op_1_bw="12">
<![CDATA[
branch14:0  store i8 %this_assign_48_1, i8* %output_6_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="700" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="238">
<or_exp><and_exp><literal name="tmp_608" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="0" op_0_bw="0">
<![CDATA[
branch14:1  br label %"ap_fixed_base<9, 3, true, 5, 3, 0>.1.exit74"

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="701" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="240">
<or_exp><and_exp><literal name="tmp_608" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="0" op_0_bw="8" op_1_bw="12">
<![CDATA[
branch13:0  store i8 %this_assign_48_1, i8* %output_5_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="702" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="240">
<or_exp><and_exp><literal name="tmp_608" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="0" op_0_bw="0">
<![CDATA[
branch13:1  br label %"ap_fixed_base<9, 3, true, 5, 3, 0>.1.exit74"

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="703" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp><literal name="tmp_608" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="0" op_0_bw="8" op_1_bw="12">
<![CDATA[
branch12:0  store i8 %this_assign_48_1, i8* %output_4_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="704" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp><literal name="tmp_608" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="0" op_0_bw="0">
<![CDATA[
branch12:1  br label %"ap_fixed_base<9, 3, true, 5, 3, 0>.1.exit74"

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="705" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp><literal name="tmp_608" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="0" op_0_bw="8" op_1_bw="12">
<![CDATA[
branch11:0  store i8 %this_assign_48_1, i8* %output_3_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="706" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp><literal name="tmp_608" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="0" op_0_bw="0">
<![CDATA[
branch11:1  br label %"ap_fixed_base<9, 3, true, 5, 3, 0>.1.exit74"

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="707" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="246">
<or_exp><and_exp><literal name="tmp_608" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="0" op_0_bw="8" op_1_bw="12">
<![CDATA[
branch10:0  store i8 %this_assign_48_1, i8* %output_2_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="708" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="246">
<or_exp><and_exp><literal name="tmp_608" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="0" op_0_bw="0">
<![CDATA[
branch10:1  br label %"ap_fixed_base<9, 3, true, 5, 3, 0>.1.exit74"

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="709" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp><literal name="tmp_608" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="0" op_0_bw="8" op_1_bw="12">
<![CDATA[
branch9:0  store i8 %this_assign_48_1, i8* %output_1_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="710" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp><literal name="tmp_608" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="0" op_0_bw="0">
<![CDATA[
branch9:1  br label %"ap_fixed_base<9, 3, true, 5, 3, 0>.1.exit74"

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="711" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp><literal name="tmp_608" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="0" op_0_bw="8" op_1_bw="12">
<![CDATA[
branch8:0  store i8 %this_assign_48_1, i8* %output_0_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="712" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp><literal name="tmp_608" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="0" op_0_bw="0">
<![CDATA[
branch8:1  br label %"ap_fixed_base<9, 3, true, 5, 3, 0>.1.exit74"

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="713" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="253">
<or_exp><and_exp><literal name="tmp_608" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="0" op_0_bw="8" op_1_bw="12">
<![CDATA[
branch15:0  store i8 %this_assign_48_1, i8* %output_7_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="714" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="253">
<or_exp><and_exp><literal name="tmp_608" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="0" op_0_bw="0">
<![CDATA[
branch15:1  br label %"ap_fixed_base<9, 3, true, 5, 3, 0>.1.exit74"

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="715" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="254">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
ap_fixed_base<9, 3, true, 5, 3, 0>.1.exit74:0  %k_6 = add i6 %k_1, 1

]]></Node>
<StgValue><ssdm name="k_6"/></StgValue>
</operation>

<operation id="716" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="254">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="0" op_0_bw="0">
<![CDATA[
ap_fixed_base<9, 3, true, 5, 3, 0>.1.exit74:1  br label %.preheader99

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="717" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="15" op_0_bw="15" op_1_bw="0">
<![CDATA[
.preheader:0  %indvar_flatten10 = phi i15 [ %indvar_flatten_next1_7, %._crit_edge114 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten10"/></StgValue>
</operation>

<operation id="718" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader:1  %i_2 = phi i5 [ %arrayNo8_mid2_v, %._crit_edge114 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="719" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
.preheader:2  %indvar_flatten11 = phi i12 [ %indvar_flatten_next1_6, %._crit_edge114 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten11"/></StgValue>
</operation>

<operation id="720" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader:3  %j_2 = phi i6 [ %tmp_276_mid2, %._crit_edge114 ], [ 1, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="721" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader:4  %k_2 = phi i6 [ %k_5, %._crit_edge114 ], [ 1, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="k_2"/></StgValue>
</operation>

<operation id="722" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader:5  %exitcond_flatten15 = icmp eq i15 %indvar_flatten10, -8192

]]></Node>
<StgValue><ssdm name="exitcond_flatten15"/></StgValue>
</operation>

<operation id="723" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader:6  %indvar_flatten_next1_7 = add i15 %indvar_flatten10, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next1_7"/></StgValue>
</operation>

<operation id="724" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:7  br i1 %exitcond_flatten15, label %4, label %.preheader98

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="725" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader98:0  %i_8 = add i5 1, %i_2

]]></Node>
<StgValue><ssdm name="i_8"/></StgValue>
</operation>

<operation id="726" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader98:2  %exitcond_flatten16 = icmp eq i12 %indvar_flatten11, 1024

]]></Node>
<StgValue><ssdm name="exitcond_flatten16"/></StgValue>
</operation>

<operation id="727" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader98:3  %j_2_mid = select i1 %exitcond_flatten16, i6 1, i6 %j_2

]]></Node>
<StgValue><ssdm name="j_2_mid"/></StgValue>
</operation>

<operation id="728" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader98:4  %arrayNo8_mid2_v = select i1 %exitcond_flatten16, i5 %i_8, i5 %i_2

]]></Node>
<StgValue><ssdm name="arrayNo8_mid2_v"/></StgValue>
</operation>

<operation id="729" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="3" op_0_bw="5">
<![CDATA[
.preheader98:5  %tmp_609 = trunc i5 %arrayNo8_mid2_v to i3

]]></Node>
<StgValue><ssdm name="tmp_609"/></StgValue>
</operation>

<operation id="730" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="2" op_0_bw="2" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader98:6  %newIndex_mid2_v = call i2 @_ssdm_op_PartSelect.i2.i5.i32.i32(i5 %arrayNo8_mid2_v, i32 3, i32 4)

]]></Node>
<StgValue><ssdm name="newIndex_mid2_v"/></StgValue>
</operation>

<operation id="731" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader98:12  %not_exitcond_flatten_1 = xor i1 %exitcond_flatten16, true

]]></Node>
<StgValue><ssdm name="not_exitcond_flatten_1"/></StgValue>
</operation>

<operation id="732" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader98:13  %exitcond38 = icmp eq i6 %k_2, -31

]]></Node>
<StgValue><ssdm name="exitcond38"/></StgValue>
</operation>

<operation id="733" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader98:14  %exitcond_mid = and i1 %exitcond38, %not_exitcond_flatten_1

]]></Node>
<StgValue><ssdm name="exitcond_mid"/></StgValue>
</operation>

<operation id="734" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader98:16  %tmp_571 = or i1 %exitcond_mid, %exitcond_flatten16

]]></Node>
<StgValue><ssdm name="tmp_571"/></StgValue>
</operation>

<operation id="735" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader98:17  %k_2_mid2 = select i1 %tmp_571, i6 1, i6 %k_2

]]></Node>
<StgValue><ssdm name="k_2_mid2"/></StgValue>
</operation>

<operation id="736" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp><literal name="exitcond_flatten15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge114:2  %indvar_flatten44_op = add i12 %indvar_flatten11, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten44_op"/></StgValue>
</operation>

<operation id="737" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp><literal name="exitcond_flatten15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge114:3  %indvar_flatten_next1_6 = select i1 %exitcond_flatten16, i12 1, i12 %indvar_flatten44_op

]]></Node>
<StgValue><ssdm name="indvar_flatten_next1_6"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="738" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="5">
<![CDATA[
.preheader98:7  %tmp_568 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %newIndex_mid2_v, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_568"/></StgValue>
</operation>

<operation id="739" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="8" op_0_bw="7">
<![CDATA[
.preheader98:8  %p_shl23_cast = zext i7 %tmp_568 to i8

]]></Node>
<StgValue><ssdm name="p_shl23_cast"/></StgValue>
</operation>

<operation id="740" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="3" op_0_bw="3" op_1_bw="2" op_2_bw="1">
<![CDATA[
.preheader98:9  %tmp_569 = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %newIndex_mid2_v, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_569"/></StgValue>
</operation>

<operation id="741" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="8" op_0_bw="3">
<![CDATA[
.preheader98:10  %p_shl24_cast = zext i3 %tmp_569 to i8

]]></Node>
<StgValue><ssdm name="p_shl24_cast"/></StgValue>
</operation>

<operation id="742" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader98:11  %tmp_570 = add i8 %p_shl24_cast, %p_shl23_cast

]]></Node>
<StgValue><ssdm name="tmp_570"/></StgValue>
</operation>

<operation id="743" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="439">
<or_exp><and_exp><literal name="exitcond_flatten15" val="0"/>
<literal name="exitcond_mid" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader98:15  %j_8 = add i6 1, %j_2_mid

]]></Node>
<StgValue><ssdm name="j_8"/></StgValue>
</operation>

<operation id="744" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader98:18  %tmp_276_mid2 = select i1 %exitcond_mid, i6 %j_8, i6 %j_2_mid

]]></Node>
<StgValue><ssdm name="tmp_276_mid2"/></StgValue>
</operation>

<operation id="745" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="8" op_0_bw="6">
<![CDATA[
.preheader98:19  %tmp_276_mid2_cast = zext i6 %tmp_276_mid2 to i8

]]></Node>
<StgValue><ssdm name="tmp_276_mid2_cast"/></StgValue>
</operation>

<operation id="746" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader98:20  %tmp_572 = add i8 %tmp_570, %tmp_276_mid2_cast

]]></Node>
<StgValue><ssdm name="tmp_572"/></StgValue>
</operation>

<operation id="747" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader98:25  %tmp_82 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="748" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp><literal name="exitcond_flatten15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge114:0  %empty_210 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_82)

]]></Node>
<StgValue><ssdm name="empty_210"/></StgValue>
</operation>

<operation id="749" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp><literal name="exitcond_flatten15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge114:1  %k_5 = add i6 %k_2_mid2, 1

]]></Node>
<StgValue><ssdm name="k_5"/></StgValue>
</operation>

<operation id="750" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp><literal name="exitcond_flatten15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge114:4  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="751" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
.preheader98:21  %p_shl21_cast = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %tmp_572, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl21_cast"/></StgValue>
</operation>

<operation id="752" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader98:22  %tmp_610 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %tmp_572, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_610"/></StgValue>
</operation>

<operation id="753" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="13" op_0_bw="9">
<![CDATA[
.preheader98:23  %p_shl22_cast = zext i9 %tmp_610 to i13

]]></Node>
<StgValue><ssdm name="p_shl22_cast"/></StgValue>
</operation>

<operation id="754" st_id="35" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader98:24  %tmp_573 = add i13 %p_shl22_cast, %p_shl21_cast

]]></Node>
<StgValue><ssdm name="tmp_573"/></StgValue>
</operation>

<operation id="755" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="13" op_0_bw="6">
<![CDATA[
.preheader98:27  %tmp_284_cast = zext i6 %k_2_mid2 to i13

]]></Node>
<StgValue><ssdm name="tmp_284_cast"/></StgValue>
</operation>

<operation id="756" st_id="35" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader98:28  %tmp_574 = add i13 %tmp_573, %tmp_284_cast

]]></Node>
<StgValue><ssdm name="tmp_574"/></StgValue>
</operation>

<operation id="757" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="64" op_0_bw="13">
<![CDATA[
.preheader98:29  %tmp_723_cast = zext i13 %tmp_574 to i64

]]></Node>
<StgValue><ssdm name="tmp_723_cast"/></StgValue>
</operation>

<operation id="758" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader98:30  %output_0_V_addr = getelementptr [3468 x i8]* %output_0_V, i64 0, i64 %tmp_723_cast

]]></Node>
<StgValue><ssdm name="output_0_V_addr"/></StgValue>
</operation>

<operation id="759" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader98:31  %output_1_V_addr = getelementptr [3468 x i8]* %output_1_V, i64 0, i64 %tmp_723_cast

]]></Node>
<StgValue><ssdm name="output_1_V_addr"/></StgValue>
</operation>

<operation id="760" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader98:32  %output_2_V_addr = getelementptr [3468 x i8]* %output_2_V, i64 0, i64 %tmp_723_cast

]]></Node>
<StgValue><ssdm name="output_2_V_addr"/></StgValue>
</operation>

<operation id="761" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader98:33  %output_3_V_addr = getelementptr [3468 x i8]* %output_3_V, i64 0, i64 %tmp_723_cast

]]></Node>
<StgValue><ssdm name="output_3_V_addr"/></StgValue>
</operation>

<operation id="762" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader98:34  %output_4_V_addr = getelementptr [3468 x i8]* %output_4_V, i64 0, i64 %tmp_723_cast

]]></Node>
<StgValue><ssdm name="output_4_V_addr"/></StgValue>
</operation>

<operation id="763" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader98:35  %output_5_V_addr = getelementptr [3468 x i8]* %output_5_V, i64 0, i64 %tmp_723_cast

]]></Node>
<StgValue><ssdm name="output_5_V_addr"/></StgValue>
</operation>

<operation id="764" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader98:36  %output_6_V_addr = getelementptr [3468 x i8]* %output_6_V, i64 0, i64 %tmp_723_cast

]]></Node>
<StgValue><ssdm name="output_6_V_addr"/></StgValue>
</operation>

<operation id="765" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader98:37  %output_7_V_addr = getelementptr [3468 x i8]* %output_7_V, i64 0, i64 %tmp_723_cast

]]></Node>
<StgValue><ssdm name="output_7_V_addr"/></StgValue>
</operation>

<operation id="766" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="8" op_0_bw="12">
<![CDATA[
.preheader98:38  %output_0_V_load_2 = load i8* %output_0_V_addr, align 1

]]></Node>
<StgValue><ssdm name="output_0_V_load_2"/></StgValue>
</operation>

<operation id="767" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="8" op_0_bw="12">
<![CDATA[
.preheader98:39  %output_1_V_load_2 = load i8* %output_1_V_addr, align 1

]]></Node>
<StgValue><ssdm name="output_1_V_load_2"/></StgValue>
</operation>

<operation id="768" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="8" op_0_bw="12">
<![CDATA[
.preheader98:40  %output_2_V_load_2 = load i8* %output_2_V_addr, align 1

]]></Node>
<StgValue><ssdm name="output_2_V_load_2"/></StgValue>
</operation>

<operation id="769" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="8" op_0_bw="12">
<![CDATA[
.preheader98:41  %output_3_V_load_2 = load i8* %output_3_V_addr, align 1

]]></Node>
<StgValue><ssdm name="output_3_V_load_2"/></StgValue>
</operation>

<operation id="770" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="8" op_0_bw="12">
<![CDATA[
.preheader98:42  %output_4_V_load_2 = load i8* %output_4_V_addr, align 1

]]></Node>
<StgValue><ssdm name="output_4_V_load_2"/></StgValue>
</operation>

<operation id="771" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="8" op_0_bw="12">
<![CDATA[
.preheader98:43  %output_5_V_load_2 = load i8* %output_5_V_addr, align 1

]]></Node>
<StgValue><ssdm name="output_5_V_load_2"/></StgValue>
</operation>

<operation id="772" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="8" op_0_bw="12">
<![CDATA[
.preheader98:44  %output_6_V_load_2 = load i8* %output_6_V_addr, align 1

]]></Node>
<StgValue><ssdm name="output_6_V_load_2"/></StgValue>
</operation>

<operation id="773" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="8" op_0_bw="12">
<![CDATA[
.preheader98:45  %output_7_V_load_2 = load i8* %output_7_V_addr, align 1

]]></Node>
<StgValue><ssdm name="output_7_V_load_2"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="774" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader98:1  %empty_211 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24576, i64 24576, i64 24576)

]]></Node>
<StgValue><ssdm name="empty_211"/></StgValue>
</operation>

<operation id="775" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader98:26  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="776" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="8" op_0_bw="12">
<![CDATA[
.preheader98:38  %output_0_V_load_2 = load i8* %output_0_V_addr, align 1

]]></Node>
<StgValue><ssdm name="output_0_V_load_2"/></StgValue>
</operation>

<operation id="777" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="8" op_0_bw="12">
<![CDATA[
.preheader98:39  %output_1_V_load_2 = load i8* %output_1_V_addr, align 1

]]></Node>
<StgValue><ssdm name="output_1_V_load_2"/></StgValue>
</operation>

<operation id="778" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="8" op_0_bw="12">
<![CDATA[
.preheader98:40  %output_2_V_load_2 = load i8* %output_2_V_addr, align 1

]]></Node>
<StgValue><ssdm name="output_2_V_load_2"/></StgValue>
</operation>

<operation id="779" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="8" op_0_bw="12">
<![CDATA[
.preheader98:41  %output_3_V_load_2 = load i8* %output_3_V_addr, align 1

]]></Node>
<StgValue><ssdm name="output_3_V_load_2"/></StgValue>
</operation>

<operation id="780" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="8" op_0_bw="12">
<![CDATA[
.preheader98:42  %output_4_V_load_2 = load i8* %output_4_V_addr, align 1

]]></Node>
<StgValue><ssdm name="output_4_V_load_2"/></StgValue>
</operation>

<operation id="781" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="8" op_0_bw="12">
<![CDATA[
.preheader98:43  %output_5_V_load_2 = load i8* %output_5_V_addr, align 1

]]></Node>
<StgValue><ssdm name="output_5_V_load_2"/></StgValue>
</operation>

<operation id="782" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="8" op_0_bw="12">
<![CDATA[
.preheader98:44  %output_6_V_load_2 = load i8* %output_6_V_addr, align 1

]]></Node>
<StgValue><ssdm name="output_6_V_load_2"/></StgValue>
</operation>

<operation id="783" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="8" op_0_bw="12">
<![CDATA[
.preheader98:45  %output_7_V_load_2 = load i8* %output_7_V_addr, align 1

]]></Node>
<StgValue><ssdm name="output_7_V_load_2"/></StgValue>
</operation>

<operation id="784" st_id="36" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="3">
<![CDATA[
.preheader98:46  %tmp_292 = call i8 @_ssdm_op_Mux.ap_auto.8i8.i3(i8 %output_0_V_load_2, i8 %output_1_V_load_2, i8 %output_2_V_load_2, i8 %output_3_V_load_2, i8 %output_4_V_load_2, i8 %output_5_V_load_2, i8 %output_6_V_load_2, i8 %output_7_V_load_2, i3 %tmp_609)

]]></Node>
<StgValue><ssdm name="tmp_292"/></StgValue>
</operation>

<operation id="785" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader98:47  %tmp_611 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %tmp_292, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_611"/></StgValue>
</operation>

<operation id="786" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_flatten15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader98:48  br i1 %tmp_611, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i, label %._crit_edge114

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="787" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="256">
<or_exp><and_exp><literal name="tmp_611" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:0  switch i3 %tmp_609, label %branch727 [
    i3 0, label %branch020
    i3 1, label %branch121
    i3 2, label %branch222
    i3 3, label %branch323
    i3 -4, label %branch424
    i3 -3, label %branch525
    i3 -2, label %branch626
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="788" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="tmp_611" val="1"/>
<literal name="tmp_609" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="0" op_0_bw="8" op_1_bw="12">
<![CDATA[
branch626:0  store i8 0, i8* %output_6_V_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="789" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="tmp_611" val="1"/>
<literal name="tmp_609" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="0" op_0_bw="0">
<![CDATA[
branch626:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i19

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="790" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp><literal name="tmp_611" val="1"/>
<literal name="tmp_609" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="0" op_0_bw="8" op_1_bw="12">
<![CDATA[
branch525:0  store i8 0, i8* %output_5_V_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="791" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp><literal name="tmp_611" val="1"/>
<literal name="tmp_609" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="0" op_0_bw="0">
<![CDATA[
branch525:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i19

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="792" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="tmp_611" val="1"/>
<literal name="tmp_609" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="0" op_0_bw="8" op_1_bw="12">
<![CDATA[
branch424:0  store i8 0, i8* %output_4_V_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="793" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="tmp_611" val="1"/>
<literal name="tmp_609" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="0" op_0_bw="0">
<![CDATA[
branch424:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i19

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="794" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp><literal name="tmp_611" val="1"/>
<literal name="tmp_609" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="0" op_0_bw="8" op_1_bw="12">
<![CDATA[
branch323:0  store i8 0, i8* %output_3_V_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="795" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp><literal name="tmp_611" val="1"/>
<literal name="tmp_609" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="0" op_0_bw="0">
<![CDATA[
branch323:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i19

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="796" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp><literal name="tmp_611" val="1"/>
<literal name="tmp_609" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="0" op_0_bw="8" op_1_bw="12">
<![CDATA[
branch222:0  store i8 0, i8* %output_2_V_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="797" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp><literal name="tmp_611" val="1"/>
<literal name="tmp_609" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="0" op_0_bw="0">
<![CDATA[
branch222:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i19

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="798" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp><literal name="tmp_611" val="1"/>
<literal name="tmp_609" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="0" op_0_bw="8" op_1_bw="12">
<![CDATA[
branch121:0  store i8 0, i8* %output_1_V_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="799" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp><literal name="tmp_611" val="1"/>
<literal name="tmp_609" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="0" op_0_bw="0">
<![CDATA[
branch121:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i19

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="800" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp><literal name="tmp_611" val="1"/>
<literal name="tmp_609" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="0" op_0_bw="8" op_1_bw="12">
<![CDATA[
branch020:0  store i8 0, i8* %output_0_V_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="801" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp><literal name="tmp_611" val="1"/>
<literal name="tmp_609" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="0" op_0_bw="0">
<![CDATA[
branch020:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i19

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="802" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp><literal name="tmp_611" val="1"/>
<literal name="tmp_609" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="0" op_0_bw="8" op_1_bw="12">
<![CDATA[
branch727:0  store i8 0, i8* %output_7_V_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="803" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp><literal name="tmp_611" val="1"/>
<literal name="tmp_609" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="0" op_0_bw="0">
<![CDATA[
branch727:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i19

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="804" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp><literal name="tmp_611" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i19:0  br label %._crit_edge114

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="805" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
