<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>smu7.h source code [netbsd/sys/external/bsd/drm2/dist/drm/radeon/smu7.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="DisplayConfig,SMU7_Firmware_Header,SMU7_PIDController "/>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/external/bsd/drm2/dist/drm/radeon/smu7.h'; var root_path = '../../../../../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../../../../..'>netbsd</a>/<a href='../../../../../..'>sys</a>/<a href='../../../../..'>external</a>/<a href='../../../..'>bsd</a>/<a href='../../..'>drm2</a>/<a href='../..'>dist</a>/<a href='..'>drm</a>/<a href='./'>radeon</a>/<a href='smu7.h.html'>smu7.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*	$NetBSD: smu7.h,v 1.2 2018/08/27 04:58:36 riastradh Exp $	*/</i></td></tr>
<tr><th id="2">2</th><td></td></tr>
<tr><th id="3">3</th><td><i>/*</i></td></tr>
<tr><th id="4">4</th><td><i> * Copyright 2013 Advanced Micro Devices, Inc.</i></td></tr>
<tr><th id="5">5</th><td><i> *</i></td></tr>
<tr><th id="6">6</th><td><i> * Permission is hereby granted, free of charge, to any person obtaining a</i></td></tr>
<tr><th id="7">7</th><td><i> * copy of this software and associated documentation files (the "Software"),</i></td></tr>
<tr><th id="8">8</th><td><i> * to deal in the Software without restriction, including without limitation</i></td></tr>
<tr><th id="9">9</th><td><i> * the rights to use, copy, modify, merge, publish, distribute, sublicense,</i></td></tr>
<tr><th id="10">10</th><td><i> * and/or sell copies of the Software, and to permit persons to whom the</i></td></tr>
<tr><th id="11">11</th><td><i> * Software is furnished to do so, subject to the following conditions:</i></td></tr>
<tr><th id="12">12</th><td><i> *</i></td></tr>
<tr><th id="13">13</th><td><i> * The above copyright notice and this permission notice shall be included in</i></td></tr>
<tr><th id="14">14</th><td><i> * all copies or substantial portions of the Software.</i></td></tr>
<tr><th id="15">15</th><td><i> *</i></td></tr>
<tr><th id="16">16</th><td><i> * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR</i></td></tr>
<tr><th id="17">17</th><td><i> * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,</i></td></tr>
<tr><th id="18">18</th><td><i> * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL</i></td></tr>
<tr><th id="19">19</th><td><i> * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR</i></td></tr>
<tr><th id="20">20</th><td><i> * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,</i></td></tr>
<tr><th id="21">21</th><td><i> * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR</i></td></tr>
<tr><th id="22">22</th><td><i> * OTHER DEALINGS IN THE SOFTWARE.</i></td></tr>
<tr><th id="23">23</th><td><i> *</i></td></tr>
<tr><th id="24">24</th><td><i> */</i></td></tr>
<tr><th id="25">25</th><td></td></tr>
<tr><th id="26">26</th><td><u>#<span data-ppcond="26">ifndef</span> <span class="macro" data-ref="_M/SMU7_H">SMU7_H</span></u></td></tr>
<tr><th id="27">27</th><td><u>#define <dfn class="macro" id="_M/SMU7_H" data-ref="_M/SMU7_H">SMU7_H</dfn></u></td></tr>
<tr><th id="28">28</th><td></td></tr>
<tr><th id="29">29</th><td><u>#pragma pack(push, 1)</u></td></tr>
<tr><th id="30">30</th><td></td></tr>
<tr><th id="31">31</th><td><u>#define <dfn class="macro" id="_M/SMU7_CONTEXT_ID_SMC" data-ref="_M/SMU7_CONTEXT_ID_SMC">SMU7_CONTEXT_ID_SMC</dfn>        1</u></td></tr>
<tr><th id="32">32</th><td><u>#define <dfn class="macro" id="_M/SMU7_CONTEXT_ID_VBIOS" data-ref="_M/SMU7_CONTEXT_ID_VBIOS">SMU7_CONTEXT_ID_VBIOS</dfn>      2</u></td></tr>
<tr><th id="33">33</th><td></td></tr>
<tr><th id="34">34</th><td></td></tr>
<tr><th id="35">35</th><td><u>#define <dfn class="macro" id="_M/SMU7_CONTEXT_ID_SMC" data-ref="_M/SMU7_CONTEXT_ID_SMC">SMU7_CONTEXT_ID_SMC</dfn>        1</u></td></tr>
<tr><th id="36">36</th><td><u>#define <dfn class="macro" id="_M/SMU7_CONTEXT_ID_VBIOS" data-ref="_M/SMU7_CONTEXT_ID_VBIOS">SMU7_CONTEXT_ID_VBIOS</dfn>      2</u></td></tr>
<tr><th id="37">37</th><td></td></tr>
<tr><th id="38">38</th><td><u>#define <dfn class="macro" id="_M/SMU7_MAX_LEVELS_VDDC" data-ref="_M/SMU7_MAX_LEVELS_VDDC">SMU7_MAX_LEVELS_VDDC</dfn>            8</u></td></tr>
<tr><th id="39">39</th><td><u>#define <dfn class="macro" id="_M/SMU7_MAX_LEVELS_VDDCI" data-ref="_M/SMU7_MAX_LEVELS_VDDCI">SMU7_MAX_LEVELS_VDDCI</dfn>           4</u></td></tr>
<tr><th id="40">40</th><td><u>#define <dfn class="macro" id="_M/SMU7_MAX_LEVELS_MVDD" data-ref="_M/SMU7_MAX_LEVELS_MVDD">SMU7_MAX_LEVELS_MVDD</dfn>            4</u></td></tr>
<tr><th id="41">41</th><td><u>#define <dfn class="macro" id="_M/SMU7_MAX_LEVELS_VDDNB" data-ref="_M/SMU7_MAX_LEVELS_VDDNB">SMU7_MAX_LEVELS_VDDNB</dfn>           8</u></td></tr>
<tr><th id="42">42</th><td></td></tr>
<tr><th id="43">43</th><td><u>#define <dfn class="macro" id="_M/SMU7_MAX_LEVELS_GRAPHICS" data-ref="_M/SMU7_MAX_LEVELS_GRAPHICS">SMU7_MAX_LEVELS_GRAPHICS</dfn>        SMU__NUM_SCLK_DPM_STATE   // SCLK + SQ DPM + ULV</u></td></tr>
<tr><th id="44">44</th><td><u>#define <dfn class="macro" id="_M/SMU7_MAX_LEVELS_MEMORY" data-ref="_M/SMU7_MAX_LEVELS_MEMORY">SMU7_MAX_LEVELS_MEMORY</dfn>          SMU__NUM_MCLK_DPM_LEVELS   // MCLK Levels DPM</u></td></tr>
<tr><th id="45">45</th><td><u>#define <dfn class="macro" id="_M/SMU7_MAX_LEVELS_GIO" data-ref="_M/SMU7_MAX_LEVELS_GIO">SMU7_MAX_LEVELS_GIO</dfn>             SMU__NUM_LCLK_DPM_LEVELS  // LCLK Levels</u></td></tr>
<tr><th id="46">46</th><td><u>#define <dfn class="macro" id="_M/SMU7_MAX_LEVELS_LINK" data-ref="_M/SMU7_MAX_LEVELS_LINK">SMU7_MAX_LEVELS_LINK</dfn>            SMU__NUM_PCIE_DPM_LEVELS  // PCIe speed and number of lanes.</u></td></tr>
<tr><th id="47">47</th><td><u>#define <dfn class="macro" id="_M/SMU7_MAX_LEVELS_UVD" data-ref="_M/SMU7_MAX_LEVELS_UVD">SMU7_MAX_LEVELS_UVD</dfn>             8   // VCLK/DCLK levels for UVD.</u></td></tr>
<tr><th id="48">48</th><td><u>#define <dfn class="macro" id="_M/SMU7_MAX_LEVELS_VCE" data-ref="_M/SMU7_MAX_LEVELS_VCE">SMU7_MAX_LEVELS_VCE</dfn>             8   // ECLK levels for VCE.</u></td></tr>
<tr><th id="49">49</th><td><u>#define <dfn class="macro" id="_M/SMU7_MAX_LEVELS_ACP" data-ref="_M/SMU7_MAX_LEVELS_ACP">SMU7_MAX_LEVELS_ACP</dfn>             8   // ACLK levels for ACP.</u></td></tr>
<tr><th id="50">50</th><td><u>#define <dfn class="macro" id="_M/SMU7_MAX_LEVELS_SAMU" data-ref="_M/SMU7_MAX_LEVELS_SAMU">SMU7_MAX_LEVELS_SAMU</dfn>            8   // SAMCLK levels for SAMU.</u></td></tr>
<tr><th id="51">51</th><td><u>#define <dfn class="macro" id="_M/SMU7_MAX_ENTRIES_SMIO" data-ref="_M/SMU7_MAX_ENTRIES_SMIO">SMU7_MAX_ENTRIES_SMIO</dfn>           32  // Number of entries in SMIO table.</u></td></tr>
<tr><th id="52">52</th><td></td></tr>
<tr><th id="53">53</th><td><u>#define <dfn class="macro" id="_M/DPM_NO_LIMIT" data-ref="_M/DPM_NO_LIMIT">DPM_NO_LIMIT</dfn> 0</u></td></tr>
<tr><th id="54">54</th><td><u>#define <dfn class="macro" id="_M/DPM_NO_UP" data-ref="_M/DPM_NO_UP">DPM_NO_UP</dfn> 1</u></td></tr>
<tr><th id="55">55</th><td><u>#define <dfn class="macro" id="_M/DPM_GO_DOWN" data-ref="_M/DPM_GO_DOWN">DPM_GO_DOWN</dfn> 2</u></td></tr>
<tr><th id="56">56</th><td><u>#define <dfn class="macro" id="_M/DPM_GO_UP" data-ref="_M/DPM_GO_UP">DPM_GO_UP</dfn> 3</u></td></tr>
<tr><th id="57">57</th><td></td></tr>
<tr><th id="58">58</th><td><u>#define <dfn class="macro" id="_M/SMU7_FIRST_DPM_GRAPHICS_LEVEL" data-ref="_M/SMU7_FIRST_DPM_GRAPHICS_LEVEL">SMU7_FIRST_DPM_GRAPHICS_LEVEL</dfn>    0</u></td></tr>
<tr><th id="59">59</th><td><u>#define <dfn class="macro" id="_M/SMU7_FIRST_DPM_MEMORY_LEVEL" data-ref="_M/SMU7_FIRST_DPM_MEMORY_LEVEL">SMU7_FIRST_DPM_MEMORY_LEVEL</dfn>      0</u></td></tr>
<tr><th id="60">60</th><td></td></tr>
<tr><th id="61">61</th><td><u>#define <dfn class="macro" id="_M/GPIO_CLAMP_MODE_VRHOT" data-ref="_M/GPIO_CLAMP_MODE_VRHOT">GPIO_CLAMP_MODE_VRHOT</dfn>      1</u></td></tr>
<tr><th id="62">62</th><td><u>#define <dfn class="macro" id="_M/GPIO_CLAMP_MODE_THERM" data-ref="_M/GPIO_CLAMP_MODE_THERM">GPIO_CLAMP_MODE_THERM</dfn>      2</u></td></tr>
<tr><th id="63">63</th><td><u>#define <dfn class="macro" id="_M/GPIO_CLAMP_MODE_DC" data-ref="_M/GPIO_CLAMP_MODE_DC">GPIO_CLAMP_MODE_DC</dfn>         4</u></td></tr>
<tr><th id="64">64</th><td></td></tr>
<tr><th id="65">65</th><td><u>#define <dfn class="macro" id="_M/SCRATCH_B_TARG_PCIE_INDEX_SHIFT" data-ref="_M/SCRATCH_B_TARG_PCIE_INDEX_SHIFT">SCRATCH_B_TARG_PCIE_INDEX_SHIFT</dfn> 0</u></td></tr>
<tr><th id="66">66</th><td><u>#define <dfn class="macro" id="_M/SCRATCH_B_TARG_PCIE_INDEX_MASK" data-ref="_M/SCRATCH_B_TARG_PCIE_INDEX_MASK">SCRATCH_B_TARG_PCIE_INDEX_MASK</dfn>  (0x7&lt;&lt;SCRATCH_B_TARG_PCIE_INDEX_SHIFT)</u></td></tr>
<tr><th id="67">67</th><td><u>#define <dfn class="macro" id="_M/SCRATCH_B_CURR_PCIE_INDEX_SHIFT" data-ref="_M/SCRATCH_B_CURR_PCIE_INDEX_SHIFT">SCRATCH_B_CURR_PCIE_INDEX_SHIFT</dfn> 3</u></td></tr>
<tr><th id="68">68</th><td><u>#define <dfn class="macro" id="_M/SCRATCH_B_CURR_PCIE_INDEX_MASK" data-ref="_M/SCRATCH_B_CURR_PCIE_INDEX_MASK">SCRATCH_B_CURR_PCIE_INDEX_MASK</dfn>  (0x7&lt;&lt;SCRATCH_B_CURR_PCIE_INDEX_SHIFT)</u></td></tr>
<tr><th id="69">69</th><td><u>#define <dfn class="macro" id="_M/SCRATCH_B_TARG_UVD_INDEX_SHIFT" data-ref="_M/SCRATCH_B_TARG_UVD_INDEX_SHIFT">SCRATCH_B_TARG_UVD_INDEX_SHIFT</dfn>  6</u></td></tr>
<tr><th id="70">70</th><td><u>#define <dfn class="macro" id="_M/SCRATCH_B_TARG_UVD_INDEX_MASK" data-ref="_M/SCRATCH_B_TARG_UVD_INDEX_MASK">SCRATCH_B_TARG_UVD_INDEX_MASK</dfn>   (0x7&lt;&lt;SCRATCH_B_TARG_UVD_INDEX_SHIFT)</u></td></tr>
<tr><th id="71">71</th><td><u>#define <dfn class="macro" id="_M/SCRATCH_B_CURR_UVD_INDEX_SHIFT" data-ref="_M/SCRATCH_B_CURR_UVD_INDEX_SHIFT">SCRATCH_B_CURR_UVD_INDEX_SHIFT</dfn>  9</u></td></tr>
<tr><th id="72">72</th><td><u>#define <dfn class="macro" id="_M/SCRATCH_B_CURR_UVD_INDEX_MASK" data-ref="_M/SCRATCH_B_CURR_UVD_INDEX_MASK">SCRATCH_B_CURR_UVD_INDEX_MASK</dfn>   (0x7&lt;&lt;SCRATCH_B_CURR_UVD_INDEX_SHIFT)</u></td></tr>
<tr><th id="73">73</th><td><u>#define <dfn class="macro" id="_M/SCRATCH_B_TARG_VCE_INDEX_SHIFT" data-ref="_M/SCRATCH_B_TARG_VCE_INDEX_SHIFT">SCRATCH_B_TARG_VCE_INDEX_SHIFT</dfn>  12</u></td></tr>
<tr><th id="74">74</th><td><u>#define <dfn class="macro" id="_M/SCRATCH_B_TARG_VCE_INDEX_MASK" data-ref="_M/SCRATCH_B_TARG_VCE_INDEX_MASK">SCRATCH_B_TARG_VCE_INDEX_MASK</dfn>   (0x7&lt;&lt;SCRATCH_B_TARG_VCE_INDEX_SHIFT)</u></td></tr>
<tr><th id="75">75</th><td><u>#define <dfn class="macro" id="_M/SCRATCH_B_CURR_VCE_INDEX_SHIFT" data-ref="_M/SCRATCH_B_CURR_VCE_INDEX_SHIFT">SCRATCH_B_CURR_VCE_INDEX_SHIFT</dfn>  15</u></td></tr>
<tr><th id="76">76</th><td><u>#define <dfn class="macro" id="_M/SCRATCH_B_CURR_VCE_INDEX_MASK" data-ref="_M/SCRATCH_B_CURR_VCE_INDEX_MASK">SCRATCH_B_CURR_VCE_INDEX_MASK</dfn>   (0x7&lt;&lt;SCRATCH_B_CURR_VCE_INDEX_SHIFT)</u></td></tr>
<tr><th id="77">77</th><td><u>#define <dfn class="macro" id="_M/SCRATCH_B_TARG_ACP_INDEX_SHIFT" data-ref="_M/SCRATCH_B_TARG_ACP_INDEX_SHIFT">SCRATCH_B_TARG_ACP_INDEX_SHIFT</dfn>  18</u></td></tr>
<tr><th id="78">78</th><td><u>#define <dfn class="macro" id="_M/SCRATCH_B_TARG_ACP_INDEX_MASK" data-ref="_M/SCRATCH_B_TARG_ACP_INDEX_MASK">SCRATCH_B_TARG_ACP_INDEX_MASK</dfn>   (0x7&lt;&lt;SCRATCH_B_TARG_ACP_INDEX_SHIFT)</u></td></tr>
<tr><th id="79">79</th><td><u>#define <dfn class="macro" id="_M/SCRATCH_B_CURR_ACP_INDEX_SHIFT" data-ref="_M/SCRATCH_B_CURR_ACP_INDEX_SHIFT">SCRATCH_B_CURR_ACP_INDEX_SHIFT</dfn>  21</u></td></tr>
<tr><th id="80">80</th><td><u>#define <dfn class="macro" id="_M/SCRATCH_B_CURR_ACP_INDEX_MASK" data-ref="_M/SCRATCH_B_CURR_ACP_INDEX_MASK">SCRATCH_B_CURR_ACP_INDEX_MASK</dfn>   (0x7&lt;&lt;SCRATCH_B_CURR_ACP_INDEX_SHIFT)</u></td></tr>
<tr><th id="81">81</th><td><u>#define <dfn class="macro" id="_M/SCRATCH_B_TARG_SAMU_INDEX_SHIFT" data-ref="_M/SCRATCH_B_TARG_SAMU_INDEX_SHIFT">SCRATCH_B_TARG_SAMU_INDEX_SHIFT</dfn> 24</u></td></tr>
<tr><th id="82">82</th><td><u>#define <dfn class="macro" id="_M/SCRATCH_B_TARG_SAMU_INDEX_MASK" data-ref="_M/SCRATCH_B_TARG_SAMU_INDEX_MASK">SCRATCH_B_TARG_SAMU_INDEX_MASK</dfn>  (0x7&lt;&lt;SCRATCH_B_TARG_SAMU_INDEX_SHIFT)</u></td></tr>
<tr><th id="83">83</th><td><u>#define <dfn class="macro" id="_M/SCRATCH_B_CURR_SAMU_INDEX_SHIFT" data-ref="_M/SCRATCH_B_CURR_SAMU_INDEX_SHIFT">SCRATCH_B_CURR_SAMU_INDEX_SHIFT</dfn> 27</u></td></tr>
<tr><th id="84">84</th><td><u>#define <dfn class="macro" id="_M/SCRATCH_B_CURR_SAMU_INDEX_MASK" data-ref="_M/SCRATCH_B_CURR_SAMU_INDEX_MASK">SCRATCH_B_CURR_SAMU_INDEX_MASK</dfn>  (0x7&lt;&lt;SCRATCH_B_CURR_SAMU_INDEX_SHIFT)</u></td></tr>
<tr><th id="85">85</th><td></td></tr>
<tr><th id="86">86</th><td></td></tr>
<tr><th id="87">87</th><td><b>struct</b> <dfn class="type def" id="SMU7_PIDController" title='SMU7_PIDController' data-ref="SMU7_PIDController" data-ref-filename="SMU7_PIDController">SMU7_PIDController</dfn></td></tr>
<tr><th id="88">88</th><td>{</td></tr>
<tr><th id="89">89</th><td>    <a class="typedef" href="../../../../../../sys/types.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="SMU7_PIDController::Ki" title='SMU7_PIDController::Ki' data-ref="SMU7_PIDController::Ki" data-ref-filename="SMU7_PIDController..Ki">Ki</dfn>;</td></tr>
<tr><th id="90">90</th><td>    <a class="typedef" href="../../../../../../sys/types.h.html#int32_t" title='int32_t' data-type='__int32_t' data-ref="int32_t" data-ref-filename="int32_t">int32_t</a> <dfn class="decl field" id="SMU7_PIDController::LFWindupUL" title='SMU7_PIDController::LFWindupUL' data-ref="SMU7_PIDController::LFWindupUL" data-ref-filename="SMU7_PIDController..LFWindupUL">LFWindupUL</dfn>;</td></tr>
<tr><th id="91">91</th><td>    <a class="typedef" href="../../../../../../sys/types.h.html#int32_t" title='int32_t' data-type='__int32_t' data-ref="int32_t" data-ref-filename="int32_t">int32_t</a> <dfn class="decl field" id="SMU7_PIDController::LFWindupLL" title='SMU7_PIDController::LFWindupLL' data-ref="SMU7_PIDController::LFWindupLL" data-ref-filename="SMU7_PIDController..LFWindupLL">LFWindupLL</dfn>;</td></tr>
<tr><th id="92">92</th><td>    <a class="typedef" href="../../../../../../sys/types.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="SMU7_PIDController::StatePrecision" title='SMU7_PIDController::StatePrecision' data-ref="SMU7_PIDController::StatePrecision" data-ref-filename="SMU7_PIDController..StatePrecision">StatePrecision</dfn>;</td></tr>
<tr><th id="93">93</th><td>    <a class="typedef" href="../../../../../../sys/types.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="SMU7_PIDController::LfPrecision" title='SMU7_PIDController::LfPrecision' data-ref="SMU7_PIDController::LfPrecision" data-ref-filename="SMU7_PIDController..LfPrecision">LfPrecision</dfn>;</td></tr>
<tr><th id="94">94</th><td>    <a class="typedef" href="../../../../../../sys/types.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="SMU7_PIDController::LfOffset" title='SMU7_PIDController::LfOffset' data-ref="SMU7_PIDController::LfOffset" data-ref-filename="SMU7_PIDController..LfOffset">LfOffset</dfn>;</td></tr>
<tr><th id="95">95</th><td>    <a class="typedef" href="../../../../../../sys/types.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="SMU7_PIDController::MaxState" title='SMU7_PIDController::MaxState' data-ref="SMU7_PIDController::MaxState" data-ref-filename="SMU7_PIDController..MaxState">MaxState</dfn>;</td></tr>
<tr><th id="96">96</th><td>    <a class="typedef" href="../../../../../../sys/types.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="SMU7_PIDController::MaxLfFraction" title='SMU7_PIDController::MaxLfFraction' data-ref="SMU7_PIDController::MaxLfFraction" data-ref-filename="SMU7_PIDController..MaxLfFraction">MaxLfFraction</dfn>;</td></tr>
<tr><th id="97">97</th><td>    <a class="typedef" href="../../../../../../sys/types.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="SMU7_PIDController::StateShift" title='SMU7_PIDController::StateShift' data-ref="SMU7_PIDController::StateShift" data-ref-filename="SMU7_PIDController..StateShift">StateShift</dfn>;</td></tr>
<tr><th id="98">98</th><td>};</td></tr>
<tr><th id="99">99</th><td></td></tr>
<tr><th id="100">100</th><td><b>typedef</b> <b>struct</b> <a class="type" href="#SMU7_PIDController" title='SMU7_PIDController' data-ref="SMU7_PIDController" data-ref-filename="SMU7_PIDController">SMU7_PIDController</a> <dfn class="typedef" id="SMU7_PIDController" title='SMU7_PIDController' data-type='struct SMU7_PIDController' data-ref="SMU7_PIDController" data-ref-filename="SMU7_PIDController">SMU7_PIDController</dfn>;</td></tr>
<tr><th id="101">101</th><td></td></tr>
<tr><th id="102">102</th><td><i>// -------------------------------------------------------------------------------------------------------------------------</i></td></tr>
<tr><th id="103">103</th><td><u>#define <dfn class="macro" id="_M/SMU7_MAX_PCIE_LINK_SPEEDS" data-ref="_M/SMU7_MAX_PCIE_LINK_SPEEDS">SMU7_MAX_PCIE_LINK_SPEEDS</dfn> 3 /* 0:Gen1 1:Gen2 2:Gen3 */</u></td></tr>
<tr><th id="104">104</th><td></td></tr>
<tr><th id="105">105</th><td><u>#define <dfn class="macro" id="_M/SMU7_SCLK_DPM_CONFIG_MASK" data-ref="_M/SMU7_SCLK_DPM_CONFIG_MASK">SMU7_SCLK_DPM_CONFIG_MASK</dfn>                        0x01</u></td></tr>
<tr><th id="106">106</th><td><u>#define <dfn class="macro" id="_M/SMU7_VOLTAGE_CONTROLLER_CONFIG_MASK" data-ref="_M/SMU7_VOLTAGE_CONTROLLER_CONFIG_MASK">SMU7_VOLTAGE_CONTROLLER_CONFIG_MASK</dfn>              0x02</u></td></tr>
<tr><th id="107">107</th><td><u>#define <dfn class="macro" id="_M/SMU7_THERMAL_CONTROLLER_CONFIG_MASK" data-ref="_M/SMU7_THERMAL_CONTROLLER_CONFIG_MASK">SMU7_THERMAL_CONTROLLER_CONFIG_MASK</dfn>              0x04</u></td></tr>
<tr><th id="108">108</th><td><u>#define <dfn class="macro" id="_M/SMU7_MCLK_DPM_CONFIG_MASK" data-ref="_M/SMU7_MCLK_DPM_CONFIG_MASK">SMU7_MCLK_DPM_CONFIG_MASK</dfn>                        0x08</u></td></tr>
<tr><th id="109">109</th><td><u>#define <dfn class="macro" id="_M/SMU7_UVD_DPM_CONFIG_MASK" data-ref="_M/SMU7_UVD_DPM_CONFIG_MASK">SMU7_UVD_DPM_CONFIG_MASK</dfn>                         0x10</u></td></tr>
<tr><th id="110">110</th><td><u>#define <dfn class="macro" id="_M/SMU7_VCE_DPM_CONFIG_MASK" data-ref="_M/SMU7_VCE_DPM_CONFIG_MASK">SMU7_VCE_DPM_CONFIG_MASK</dfn>                         0x20</u></td></tr>
<tr><th id="111">111</th><td><u>#define <dfn class="macro" id="_M/SMU7_ACP_DPM_CONFIG_MASK" data-ref="_M/SMU7_ACP_DPM_CONFIG_MASK">SMU7_ACP_DPM_CONFIG_MASK</dfn>                         0x40</u></td></tr>
<tr><th id="112">112</th><td><u>#define <dfn class="macro" id="_M/SMU7_SAMU_DPM_CONFIG_MASK" data-ref="_M/SMU7_SAMU_DPM_CONFIG_MASK">SMU7_SAMU_DPM_CONFIG_MASK</dfn>                        0x80</u></td></tr>
<tr><th id="113">113</th><td><u>#define <dfn class="macro" id="_M/SMU7_PCIEGEN_DPM_CONFIG_MASK" data-ref="_M/SMU7_PCIEGEN_DPM_CONFIG_MASK">SMU7_PCIEGEN_DPM_CONFIG_MASK</dfn>                    0x100</u></td></tr>
<tr><th id="114">114</th><td></td></tr>
<tr><th id="115">115</th><td><u>#define <dfn class="macro" id="_M/SMU7_ACP_MCLK_HANDSHAKE_DISABLE" data-ref="_M/SMU7_ACP_MCLK_HANDSHAKE_DISABLE">SMU7_ACP_MCLK_HANDSHAKE_DISABLE</dfn>                  0x00000001</u></td></tr>
<tr><th id="116">116</th><td><u>#define <dfn class="macro" id="_M/SMU7_ACP_SCLK_HANDSHAKE_DISABLE" data-ref="_M/SMU7_ACP_SCLK_HANDSHAKE_DISABLE">SMU7_ACP_SCLK_HANDSHAKE_DISABLE</dfn>                  0x00000002</u></td></tr>
<tr><th id="117">117</th><td><u>#define <dfn class="macro" id="_M/SMU7_UVD_MCLK_HANDSHAKE_DISABLE" data-ref="_M/SMU7_UVD_MCLK_HANDSHAKE_DISABLE">SMU7_UVD_MCLK_HANDSHAKE_DISABLE</dfn>                  0x00000100</u></td></tr>
<tr><th id="118">118</th><td><u>#define <dfn class="macro" id="_M/SMU7_UVD_SCLK_HANDSHAKE_DISABLE" data-ref="_M/SMU7_UVD_SCLK_HANDSHAKE_DISABLE">SMU7_UVD_SCLK_HANDSHAKE_DISABLE</dfn>                  0x00000200</u></td></tr>
<tr><th id="119">119</th><td><u>#define <dfn class="macro" id="_M/SMU7_VCE_MCLK_HANDSHAKE_DISABLE" data-ref="_M/SMU7_VCE_MCLK_HANDSHAKE_DISABLE">SMU7_VCE_MCLK_HANDSHAKE_DISABLE</dfn>                  0x00010000</u></td></tr>
<tr><th id="120">120</th><td><u>#define <dfn class="macro" id="_M/SMU7_VCE_SCLK_HANDSHAKE_DISABLE" data-ref="_M/SMU7_VCE_SCLK_HANDSHAKE_DISABLE">SMU7_VCE_SCLK_HANDSHAKE_DISABLE</dfn>                  0x00020000</u></td></tr>
<tr><th id="121">121</th><td></td></tr>
<tr><th id="122">122</th><td><b>struct</b> <dfn class="type def" id="SMU7_Firmware_Header" title='SMU7_Firmware_Header' data-ref="SMU7_Firmware_Header" data-ref-filename="SMU7_Firmware_Header">SMU7_Firmware_Header</dfn></td></tr>
<tr><th id="123">123</th><td>{</td></tr>
<tr><th id="124">124</th><td>    <a class="typedef" href="../../../../../../sys/types.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="SMU7_Firmware_Header::Digest" title='SMU7_Firmware_Header::Digest' data-ref="SMU7_Firmware_Header::Digest" data-ref-filename="SMU7_Firmware_Header..Digest">Digest</dfn>[<var>5</var>];</td></tr>
<tr><th id="125">125</th><td>    <a class="typedef" href="../../../../../../sys/types.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="SMU7_Firmware_Header::Version" title='SMU7_Firmware_Header::Version' data-ref="SMU7_Firmware_Header::Version" data-ref-filename="SMU7_Firmware_Header..Version">Version</dfn>;</td></tr>
<tr><th id="126">126</th><td>    <a class="typedef" href="../../../../../../sys/types.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="SMU7_Firmware_Header::HeaderSize" title='SMU7_Firmware_Header::HeaderSize' data-ref="SMU7_Firmware_Header::HeaderSize" data-ref-filename="SMU7_Firmware_Header..HeaderSize">HeaderSize</dfn>;</td></tr>
<tr><th id="127">127</th><td>    <a class="typedef" href="../../../../../../sys/types.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="SMU7_Firmware_Header::Flags" title='SMU7_Firmware_Header::Flags' data-ref="SMU7_Firmware_Header::Flags" data-ref-filename="SMU7_Firmware_Header..Flags">Flags</dfn>;</td></tr>
<tr><th id="128">128</th><td>    <a class="typedef" href="../../../../../../sys/types.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="SMU7_Firmware_Header::EntryPoint" title='SMU7_Firmware_Header::EntryPoint' data-ref="SMU7_Firmware_Header::EntryPoint" data-ref-filename="SMU7_Firmware_Header..EntryPoint">EntryPoint</dfn>;</td></tr>
<tr><th id="129">129</th><td>    <a class="typedef" href="../../../../../../sys/types.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="SMU7_Firmware_Header::CodeSize" title='SMU7_Firmware_Header::CodeSize' data-ref="SMU7_Firmware_Header::CodeSize" data-ref-filename="SMU7_Firmware_Header..CodeSize">CodeSize</dfn>;</td></tr>
<tr><th id="130">130</th><td>    <a class="typedef" href="../../../../../../sys/types.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="SMU7_Firmware_Header::ImageSize" title='SMU7_Firmware_Header::ImageSize' data-ref="SMU7_Firmware_Header::ImageSize" data-ref-filename="SMU7_Firmware_Header..ImageSize">ImageSize</dfn>;</td></tr>
<tr><th id="131">131</th><td></td></tr>
<tr><th id="132">132</th><td>    <a class="typedef" href="../../../../../../sys/types.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="SMU7_Firmware_Header::Rtos" title='SMU7_Firmware_Header::Rtos' data-ref="SMU7_Firmware_Header::Rtos" data-ref-filename="SMU7_Firmware_Header..Rtos">Rtos</dfn>;</td></tr>
<tr><th id="133">133</th><td>    <a class="typedef" href="../../../../../../sys/types.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="SMU7_Firmware_Header::SoftRegisters" title='SMU7_Firmware_Header::SoftRegisters' data-ref="SMU7_Firmware_Header::SoftRegisters" data-ref-filename="SMU7_Firmware_Header..SoftRegisters">SoftRegisters</dfn>;</td></tr>
<tr><th id="134">134</th><td>    <a class="typedef" href="../../../../../../sys/types.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="SMU7_Firmware_Header::DpmTable" title='SMU7_Firmware_Header::DpmTable' data-ref="SMU7_Firmware_Header::DpmTable" data-ref-filename="SMU7_Firmware_Header..DpmTable">DpmTable</dfn>;</td></tr>
<tr><th id="135">135</th><td>    <a class="typedef" href="../../../../../../sys/types.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="SMU7_Firmware_Header::FanTable" title='SMU7_Firmware_Header::FanTable' data-ref="SMU7_Firmware_Header::FanTable" data-ref-filename="SMU7_Firmware_Header..FanTable">FanTable</dfn>;</td></tr>
<tr><th id="136">136</th><td>    <a class="typedef" href="../../../../../../sys/types.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="SMU7_Firmware_Header::CacConfigTable" title='SMU7_Firmware_Header::CacConfigTable' data-ref="SMU7_Firmware_Header::CacConfigTable" data-ref-filename="SMU7_Firmware_Header..CacConfigTable">CacConfigTable</dfn>;</td></tr>
<tr><th id="137">137</th><td>    <a class="typedef" href="../../../../../../sys/types.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="SMU7_Firmware_Header::CacStatusTable" title='SMU7_Firmware_Header::CacStatusTable' data-ref="SMU7_Firmware_Header::CacStatusTable" data-ref-filename="SMU7_Firmware_Header..CacStatusTable">CacStatusTable</dfn>;</td></tr>
<tr><th id="138">138</th><td></td></tr>
<tr><th id="139">139</th><td>    <a class="typedef" href="../../../../../../sys/types.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="SMU7_Firmware_Header::mcRegisterTable" title='SMU7_Firmware_Header::mcRegisterTable' data-ref="SMU7_Firmware_Header::mcRegisterTable" data-ref-filename="SMU7_Firmware_Header..mcRegisterTable">mcRegisterTable</dfn>;</td></tr>
<tr><th id="140">140</th><td></td></tr>
<tr><th id="141">141</th><td>    <a class="typedef" href="../../../../../../sys/types.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="SMU7_Firmware_Header::mcArbDramTimingTable" title='SMU7_Firmware_Header::mcArbDramTimingTable' data-ref="SMU7_Firmware_Header::mcArbDramTimingTable" data-ref-filename="SMU7_Firmware_Header..mcArbDramTimingTable">mcArbDramTimingTable</dfn>;</td></tr>
<tr><th id="142">142</th><td></td></tr>
<tr><th id="143">143</th><td>    <a class="typedef" href="../../../../../../sys/types.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="SMU7_Firmware_Header::PmFuseTable" title='SMU7_Firmware_Header::PmFuseTable' data-ref="SMU7_Firmware_Header::PmFuseTable" data-ref-filename="SMU7_Firmware_Header..PmFuseTable">PmFuseTable</dfn>;</td></tr>
<tr><th id="144">144</th><td>    <a class="typedef" href="../../../../../../sys/types.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="SMU7_Firmware_Header::Globals" title='SMU7_Firmware_Header::Globals' data-ref="SMU7_Firmware_Header::Globals" data-ref-filename="SMU7_Firmware_Header..Globals">Globals</dfn>;</td></tr>
<tr><th id="145">145</th><td>    <a class="typedef" href="../../../../../../sys/types.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="SMU7_Firmware_Header::Reserved" title='SMU7_Firmware_Header::Reserved' data-ref="SMU7_Firmware_Header::Reserved" data-ref-filename="SMU7_Firmware_Header..Reserved">Reserved</dfn>[<var>42</var>];</td></tr>
<tr><th id="146">146</th><td>    <a class="typedef" href="../../../../../../sys/types.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="SMU7_Firmware_Header::Signature" title='SMU7_Firmware_Header::Signature' data-ref="SMU7_Firmware_Header::Signature" data-ref-filename="SMU7_Firmware_Header..Signature">Signature</dfn>;</td></tr>
<tr><th id="147">147</th><td>};</td></tr>
<tr><th id="148">148</th><td></td></tr>
<tr><th id="149">149</th><td><b>typedef</b> <b>struct</b> <a class="type" href="#SMU7_Firmware_Header" title='SMU7_Firmware_Header' data-ref="SMU7_Firmware_Header" data-ref-filename="SMU7_Firmware_Header">SMU7_Firmware_Header</a> <dfn class="typedef" id="SMU7_Firmware_Header" title='SMU7_Firmware_Header' data-type='struct SMU7_Firmware_Header' data-ref="SMU7_Firmware_Header" data-ref-filename="SMU7_Firmware_Header">SMU7_Firmware_Header</dfn>;</td></tr>
<tr><th id="150">150</th><td></td></tr>
<tr><th id="151">151</th><td><u>#define <dfn class="macro" id="_M/SMU7_FIRMWARE_HEADER_LOCATION" data-ref="_M/SMU7_FIRMWARE_HEADER_LOCATION">SMU7_FIRMWARE_HEADER_LOCATION</dfn> 0x20000</u></td></tr>
<tr><th id="152">152</th><td></td></tr>
<tr><th id="153">153</th><td><b>enum</b>  <dfn class="type def" id="DisplayConfig" title='DisplayConfig' data-ref="DisplayConfig" data-ref-filename="DisplayConfig">DisplayConfig</dfn> {</td></tr>
<tr><th id="154">154</th><td>    <dfn class="enum" id="PowerDown" title='PowerDown' data-ref="PowerDown" data-ref-filename="PowerDown">PowerDown</dfn> = <var>1</var>,</td></tr>
<tr><th id="155">155</th><td>    <dfn class="enum" id="DP54x4" title='DP54x4' data-ref="DP54x4" data-ref-filename="DP54x4">DP54x4</dfn>,</td></tr>
<tr><th id="156">156</th><td>    <dfn class="enum" id="DP54x2" title='DP54x2' data-ref="DP54x2" data-ref-filename="DP54x2">DP54x2</dfn>,</td></tr>
<tr><th id="157">157</th><td>    <dfn class="enum" id="DP54x1" title='DP54x1' data-ref="DP54x1" data-ref-filename="DP54x1">DP54x1</dfn>,</td></tr>
<tr><th id="158">158</th><td>    <dfn class="enum" id="DP27x4" title='DP27x4' data-ref="DP27x4" data-ref-filename="DP27x4">DP27x4</dfn>,</td></tr>
<tr><th id="159">159</th><td>    <dfn class="enum" id="DP27x2" title='DP27x2' data-ref="DP27x2" data-ref-filename="DP27x2">DP27x2</dfn>,</td></tr>
<tr><th id="160">160</th><td>    <dfn class="enum" id="DP27x1" title='DP27x1' data-ref="DP27x1" data-ref-filename="DP27x1">DP27x1</dfn>,</td></tr>
<tr><th id="161">161</th><td>    <dfn class="enum" id="HDMI297" title='HDMI297' data-ref="HDMI297" data-ref-filename="HDMI297">HDMI297</dfn>,</td></tr>
<tr><th id="162">162</th><td>    <dfn class="enum" id="HDMI162" title='HDMI162' data-ref="HDMI162" data-ref-filename="HDMI162">HDMI162</dfn>,</td></tr>
<tr><th id="163">163</th><td>    <dfn class="enum" id="LVDS" title='LVDS' data-ref="LVDS" data-ref-filename="LVDS">LVDS</dfn>,</td></tr>
<tr><th id="164">164</th><td>    <dfn class="enum" id="DP324x4" title='DP324x4' data-ref="DP324x4" data-ref-filename="DP324x4">DP324x4</dfn>,</td></tr>
<tr><th id="165">165</th><td>    <dfn class="enum" id="DP324x2" title='DP324x2' data-ref="DP324x2" data-ref-filename="DP324x2">DP324x2</dfn>,</td></tr>
<tr><th id="166">166</th><td>    <dfn class="enum" id="DP324x1" title='DP324x1' data-ref="DP324x1" data-ref-filename="DP324x1">DP324x1</dfn></td></tr>
<tr><th id="167">167</th><td>};</td></tr>
<tr><th id="168">168</th><td></td></tr>
<tr><th id="169">169</th><td><u>#pragma pack(pop)</u></td></tr>
<tr><th id="170">170</th><td></td></tr>
<tr><th id="171">171</th><td><u>#<span data-ppcond="26">endif</span></u></td></tr>
<tr><th id="172">172</th><td></td></tr>
<tr><th id="173">173</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='radeon_ci_dpm.c.html'>netbsd/sys/external/bsd/drm2/dist/drm/radeon/radeon_ci_dpm.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
