INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Chuong/Documents/Verilog/MUX2_1/MUX2_1.srcs/sources_1/new/MUX2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Chuong/Documents/Verilog/MUX16x16_1/MUX16x16_1.srcs/sources_1/new/MUX16x16_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX16x16_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Chuong/Documents/Verilog/MUX16x16_1/MUX16x16_1.srcs/sim_1/new/sim_MUX16x16_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_MUX16x16_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Chuong/Documents/Verilog/MUX16x16_1/MUX16x16_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
