<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<IP xmlns="http://mcd.rou.st.com/modules.php?name=mcu" xmlns:ns0="http://www.w3.org/2001/XMLSchema-instance" DBVersion="V4.0" IPType="peripheral" IpGroup="System" Name="DDR" Version="ddr_v1_0" ns0:schemaLocation="http://mcd.rou.st.com/modules.php?name=mcu ../../../../../../../doc/V4/Development/Specifications/db/IP_Modes.xsd">

<!--	DDR Mode configuration file
		Author = Jerome BOURGEAIS
		Reference file compatibility = STMPU_uMCLT2_configuration_parameters._v1.33.xlsm
		Reference file for the parameter organization = DDR_Param_and_DDR_Registers_ordering_for_display_cx549929_1.0_P10.xlsx 
		Reference file for the DDR3 configuration = stm32mp15-ddr3-528MHz.h (date 2017/11/21)
-->

	<About>DDR: Dual Data Rate</About>
	<!-- Generic RefParameters for DDR -->
	<RefParameter Comment="Instance" DefaultValue="DDR" Name="Instance" Type="" Visible="false"/>

	<!--#################################################################################################-->
	<!--############################# DIE / PACKAGE SPECIFIC DDR PARAMETERS (HIDDEN TO USER) ############-->
	<!--#################################################################################################-->
	
	<!-- Generic RefParameters containing the minimal CubeProgrammer Version associated specific MPU packages. This parameter is used to invoke the correct CubeProgrammer version -->
	<RefParameter Name="CubeProgrammer_Minimal_Version" Comment="This is the minimal CubeProgrammer version for the concerned MPU package" TabName="Debug" DefaultValue="1.0.0" Type="String"  Visible="false">
		<Condition Diagnostic="" Expression="STM32MP151AAAx|STM32MP151AABx|STM32MP151AACx|STM32MP151AADx|STM32MP151CAAx|STM32MP151CABx|STM32MP151CACx|STM32MP151CADx|STM32MP153AAAx|STM32MP153AABx|STM32MP153AACx|STM32MP153AADx|STM32MP153CAAx|STM32MP153CABx|STM32MP153CACx|STM32MP153CADx|STM32MP157AAAx|STM32MP157AABx|STM32MP157AACx|STM32MP157AADx|STM32MP157CAAx|STM32MP157CABx|STM32MP157CACx|STM32MP157CADx|STM32MP157DAAx|STM32MP157DABx|STM32MP157DACx|STM32MP157DADx|STM32MP157FAAx|STM32MP157FABx|STM32MP157FACx|STM32MP157FADx|STM32MP153DAAx|STM32MP153DABx|STM32MP153DACx|STM32MP153DADx|STM32MP153FAAx|STM32MP153FABx|STM32MP153FACx|STM32MP153FADx|STM32MP151DAAx|STM32MP151DABx|STM32MP151DACx|STM32MP151DADx|STM32MP151FAAx|STM32MP151FABx|STM32MP151FACx|STM32MP151FADx|STM32MP131AAEx|STM32MP131AAFx|STM32MP131AAGx|STM32MP131CAEx|STM32MP131CAFx|STM32MP131CAGx|STM32MP131DAEx|STM32MP131DAFx|STM32MP131DAGx|STM32MP131FAEx|STM32MP131FAFx|STM32MP131FAGx|STM32MP133AAEx|STM32MP133AAFx|STM32MP133AAGx|STM32MP133CAEx|STM32MP133CAFx|STM32MP133CAGx|STM32MP133DAEx|STM32MP133DAFx|STM32MP133DAGx|STM32MP133FAEx|STM32MP133FAFx|STM32MP133FAGx|STM32MP135AAEx|STM32MP135AAFx|STM32MP135AAGx|STM32MP135CAEx|STM32MP135CAFx|STM32MP135CAGx|STM32MP135DAEx|STM32MP135DAFx|STM32MP135DAGx|STM32MP135FAEx|STM32MP135FAFx|STM32MP135FAGx" />
	</RefParameter>

	<!-- Generic RefParameters containing the base address for DDR subsystem in the specific MPU packages considered. This parameter is used to allow DDR test from the correct start address -->
	<RefParameter Name="DDR_Start_Address" Comment="This is the base address for DDR subsystem in the specific MPU packages considered" TabName="Debug" DefaultValue="0xC0000000" Type="String"  Visible="false">
		<Condition Diagnostic="" Expression="STM32MP151AAAx|STM32MP151AABx|STM32MP151AACx|STM32MP151AADx|STM32MP151CAAx|STM32MP151CABx|STM32MP151CACx|STM32MP151CADx|STM32MP153AAAx|STM32MP153AABx|STM32MP153AACx|STM32MP153AADx|STM32MP153CAAx|STM32MP153CABx|STM32MP153CACx|STM32MP153CADx|STM32MP157AAAx|STM32MP157AABx|STM32MP157AACx|STM32MP157AADx|STM32MP157CAAx|STM32MP157CABx|STM32MP157CACx|STM32MP157CADx|STM32MP157DAAx|STM32MP157DABx|STM32MP157DACx|STM32MP157DADx|STM32MP157FAAx|STM32MP157FABx|STM32MP157FACx|STM32MP157FADx|STM32MP153DAAx|STM32MP153DABx|STM32MP153DACx|STM32MP153DADx|STM32MP153FAAx|STM32MP153FABx|STM32MP153FACx|STM32MP153FADx|STM32MP151DAAx|STM32MP151DABx|STM32MP151DACx|STM32MP151DADx|STM32MP151FAAx|STM32MP151FABx|STM32MP151FACx|STM32MP151FADx|STM32MP131AAEx|STM32MP131AAFx|STM32MP131AAGx|STM32MP131CAEx|STM32MP131CAFx|STM32MP131CAGx|STM32MP131DAEx|STM32MP131DAFx|STM32MP131DAGx|STM32MP131FAEx|STM32MP131FAFx|STM32MP131FAGx|STM32MP133AAEx|STM32MP133AAFx|STM32MP133AAGx|STM32MP133CAEx|STM32MP133CAFx|STM32MP133CAGx|STM32MP133DAEx|STM32MP133DAFx|STM32MP133DAGx|STM32MP133FAEx|STM32MP133FAFx|STM32MP133FAGx|STM32MP135AAEx|STM32MP135AAFx|STM32MP135AAGx|STM32MP135CAEx|STM32MP135CAFx|STM32MP135CAGx|STM32MP135DAEx|STM32MP135DAFx|STM32MP135DAGx|STM32MP135FAEx|STM32MP135FAFx|STM32MP135FAGx" />
	</RefParameter>

	<!--#################################################################################################-->
	<!--############################# DDR SYSTEM PARAMETERS (VISIBLE TO USER) ###########################-->
	<!--#################################################################################################-->

	<!-- Temporary DDR sub-system frequency parameter, FOR TEST PURPOSE ONLY -->
	<RefParameter Name="DDR_Frequency" Comment="DDR subsystem frequency" Max="533" Min="300" Unit="MHz" TabName="Parameter Settings" Group="SYSTEM PARAMETERS" Mode="Basic" Type="doubleReadOnly">
	    <Condition Diagnostic="" Expression="DDR3"/>
		<Description>DDR subsystem frequency. This value is copied from the Clock Configuration panel</Description> 
	</RefParameter>
	
	<RefParameter Name="DDR_Frequency" Comment="DDR subsystem frequency" Max="533" Min="200" Unit="MHz" TabName="Parameter Settings" Group="SYSTEM PARAMETERS" Mode="Basic" Type="doubleReadOnly">
	    <Condition Diagnostic="" Expression="LPDDR2|LPDDR3"/>
		<Description>DDR subsystem frequency. This value is copied from the Clock Configuration panel</Description> 
	</RefParameter>

	<!-- Basic DDR parameters -->
	<RefParameter Name="ADDRESS_MAPPING" Comment="Address Mapping configuration" DefaultValue="RBC" TabName="Parameter Settings" Group="SYSTEM PARAMETERS" Mode="Basic" Type="list">
		<PossibleValue Comment="Bank - Row - Column" Value="BRC"/>
		<PossibleValue Comment="Row - Bank - Column" Value="RBC"/>
		<Description>DDR Address mapping can be configured in RBC (Row-Bank-Column) or BRC (Bank-Row-Column)</Description>
	</RefParameter>

	<RefParameter Name="RELAXED_TIMING_MODE" Comment="Relaxed Timing mode" DefaultValue="false" TabName="Parameter Settings" Group="SYSTEM PARAMETERS" Mode="Basic" Type="boolean">
		<PossibleValue Comment="false" Value="false"/>
		<PossibleValue Comment="true" Value="true"/>
		<Description>Add one supplementary clock cycle to some key DDR parameters. &lt;br&gt;This ease the DDR bring-up by relaxing some key timings. &lt;br&gt;The relaxed timing parameters are: tRC, tRCD and tRP. &lt;br&gt;The +1 is made before register computation, thus not visible in the parameter edition interface</Description> 
	</RefParameter>

	<RefParameter Name="TEMPERATURE_OVER_85C" Comment="Temperature case over 85°C support" DefaultValue="false" TabName="Parameter Settings" Group="SYSTEM PARAMETERS" Mode="Basic" Type="boolean">
		<PossibleValue Comment="false" Value="false"/>
		<PossibleValue Comment="true" Value="true"/>
		<Description>DDR3 only, when TC > 85 TREFI = 3.9 and ASR = 1</Description> 
	</RefParameter>
	
	 <!-- Impedance for Read -->
	<RefParameter Name="IMPEDANCE_DURING_READ" Comment="Impedance During Read" DefaultValue="Ron_ODT_CONFIG12" TabName="Parameter Settings" Group="SYSTEM PARAMETERS" Mode="Basic" Type="list" Visible="true">
	    <Condition Diagnostic="" Expression="DDR3"/>
	    <PossibleValue Comment="" Value="14"/>
	    <PossibleValue Comment="Ron 34 ohm / ODT = 40 ohm" Value="Ron_ODT_CONFIG0"/>
	    <PossibleValue Comment="Ron 34 ohm / ODT = 46 ohm" Value="Ron_ODT_CONFIG1"/>
	    <PossibleValue Comment="Ron 34 ohm / ODT = 52 ohm" Value="Ron_ODT_CONFIG2"/>
		<PossibleValue Comment="Ron 34 ohm / ODT = 60 ohm" Value="Ron_ODT_CONFIG3"/>
		<PossibleValue Comment="Ron 34 ohm / ODT = 69 ohm" Value="Ron_ODT_CONFIG4"/>
		<PossibleValue Comment="Ron 34 ohm / ODT = 80 ohm" Value="Ron_ODT_CONFIG5"/>
		<PossibleValue Comment="Ron 34 ohm / ODT = 96 ohm" Value="Ron_ODT_CONFIG6"/>
		<PossibleValue Comment="Ron 40 ohm / ODT = 40 ohm" Value="Ron_ODT_CONFIG7"/>
		<PossibleValue Comment="Ron 40 ohm / ODT = 46 ohm" Value="Ron_ODT_CONFIG8"/>
		<PossibleValue Comment="Ron 40 ohm / ODT = 52 ohm" Value="Ron_ODT_CONFIG9"/>
		<PossibleValue Comment="Ron 40 ohm / ODT = 60 ohm" Value="Ron_ODT_CONFIG10"/>
		<PossibleValue Comment="Ron 40 ohm / ODT = 69 ohm" Value="Ron_ODT_CONFIG11"/>
		<PossibleValue Comment="Ron 40 ohm / ODT = 80 ohm (Default)" Value="Ron_ODT_CONFIG12"/>
		<PossibleValue Comment="Ron 40 ohm / ODT = 96 ohm" Value="Ron_ODT_CONFIG13"/>
		<Description>Changing Output impedance (DDR) and ODT (PHY) for read Operations.</Description> 
	</RefParameter>
	
	 <!-- Impedance for Read -->
	<RefParameter Name="IMPEDANCE_DURING_READ" Comment="Impedance During Read" DefaultValue="Ron_CONFIG1" TabName="Parameter Settings" Group="SYSTEM PARAMETERS" Mode="Basic" Type="list" Visible="true">
	    <Condition Diagnostic="" Expression="LPDDR2|LPDDR3"/>
	    <PossibleValue Comment="" Value="2"/>
	    <PossibleValue Comment="Ron 40 ohm" Value="Ron_CONFIG0"/>
	    <PossibleValue Comment="Ron 48 ohm (Default)" Value="Ron_CONFIG1"/>
		<Description>Changing Output impedance (DDR) for read Operations.</Description> 
	</RefParameter>

	 <!-- Impedance for Write -->
	<RefParameter Name="IMPEDANCE_DURING_WRITE" Comment="Impedance During Write" DefaultValue="Ron_ODT_CONFIG5" TabName="Parameter Settings" Group="SYSTEM PARAMETERS" Mode="Basic" Type="list" Visible="true">
	    <Condition Diagnostic="" Expression="DDR3"/>
	    <PossibleValue Comment="" Value="8"/>
	    <PossibleValue Comment="Ron 34 ohm / ODT = 60 ohm" Value="Ron_ODT_CONFIG0"/>
		<PossibleValue Comment="Ron 37 ohm / ODT = 60 ohm" Value="Ron_ODT_CONFIG1"/>
	    <PossibleValue Comment="Ron 40 ohm / ODT = 60 ohm" Value="Ron_ODT_CONFIG2"/>
		<PossibleValue Comment="Ron 44 ohm / ODT = 60 ohm" Value="Ron_ODT_CONFIG3"/>
		<PossibleValue Comment="Ron 48 ohm / ODT = 60 ohm" Value="Ron_ODT_CONFIG4"/>
		<PossibleValue Comment="Ron 53 ohm / ODT = 60 ohm (Default)" Value="Ron_ODT_CONFIG5"/>
		<PossibleValue Comment="Ron 60 ohm / ODT = 60 ohm" Value="Ron_ODT_CONFIG6"/>
		<PossibleValue Comment="Ron 69 ohm / ODT = 60 ohm" Value="Ron_ODT_CONFIG7"/>
		<Description>Changing Output impedance (PHY) and ODT (DDR) for write Operations.</Description> 
	</RefParameter>
	
	 <!-- Impedance for Write -->
		<RefParameter Name="IMPEDANCE_DURING_WRITE" Comment="Impedance During Write" DefaultValue="Ron_CONFIG3" TabName="Parameter Settings" Group="SYSTEM PARAMETERS" Mode="Basic" Type="list" Visible="true">
	    <Condition Diagnostic="" Expression="LPDDR2|LPDDR3"/>
	    <PossibleValue Comment="" Value="6"/>
	    <PossibleValue Comment="Ron 40 ohm" Value="Ron_CONFIG0"/>
	    <PossibleValue Comment="Ron 44 ohm" Value="Ron_CONFIG1"/>
		<PossibleValue Comment="Ron 48 ohm" Value="Ron_CONFIG2"/>
		<PossibleValue Comment="Ron 53 ohm (Default)" Value="Ron_CONFIG3"/>
		<PossibleValue Comment="Ron 60 ohm" Value="Ron_CONFIG4"/>
		<PossibleValue Comment="Ron 69 ohm" Value="Ron_CONFIG5"/>
		<Description>Changing Output impedance (PHY) for write Operations.</Description> 
	</RefParameter>

    <RefParameter Name="SPEED_BIN_GRADE" Comment="Speed Bin Grade" DefaultValue="SPEED BIN GRADE CONFIG2" TabName="Parameter Settings" Group="SYSTEM PARAMETERS" Mode="Basic" Type="list" Visible="true">
        <Condition Diagnostic="" Expression="DDR3"/>
        <!-- Total number of 'Speed Bin Grade' configuration/profile -->
        <PossibleValue Comment="" Value="3"/>
        <!-- 'Speed Bin Grade' configuration/profile -->
        <PossibleValue Comment="DDR3-1066E / 6-6-6" Value="SPEED BIN GRADE CONFIG0"/>
        <PossibleValue Comment="DDR3-1066F / 7-7-7" Value="SPEED BIN GRADE CONFIG1"/>
        <PossibleValue Comment="DDR3-1066G / 8-8-8" Value="SPEED BIN GRADE CONFIG2"/>
		<Description>JEDEC Standard for DDR3 SDRAM. &lt;br&gt;Set value of each timings from JEDEC standard for this 'Speed Bin Grade' selection. &lt;br&gt;Tick 'Show Advanced Parameters' to see the involved timings. &lt;br&gt;&lt;br&gt;Select Speed Bin / Grade combination according to the DDR you have provisioned. &lt;br&gt;In case your Speed Bin / Grade is not listed, please use: &lt;br&gt;"1066G / 8-8-8” as a relaxed configuration that should work with most of DDRs. &lt;br&gt;"1066E / 6-6-6” if you have faster DDR Speed Bin / Grade”</Description> 
	</RefParameter>

	<RefParameter Name="SCHEDULING_AND_QOS" Comment="Performance and scheduling" DefaultValue="CONFIG 2" TabName="Parameter Settings" Group="SYSTEM PARAMETERS" Mode="Basic" Type="list" Visible="false">
		<Condition Diagnostic="" Expression="STM32MP151AAAx|STM32MP151AABx|STM32MP151AACx|STM32MP151AADx|STM32MP151CAAx|STM32MP151CABx|STM32MP151CACx|STM32MP151CADx|STM32MP153AAAx|STM32MP153AABx|STM32MP153AACx|STM32MP153AADx|STM32MP153CAAx|STM32MP153CABx|STM32MP153CACx|STM32MP153CADx|STM32MP157AAAx|STM32MP157AABx|STM32MP157AACx|STM32MP157AADx|STM32MP157CAAx|STM32MP157CABx|STM32MP157CACx|STM32MP157CADx|STM32MP157DAAx|STM32MP157DABx|STM32MP157DACx|STM32MP157DADx|STM32MP157FAAx|STM32MP157FABx|STM32MP157FACx|STM32MP157FADx|STM32MP153DAAx|STM32MP153DABx|STM32MP153DACx|STM32MP153DADx|STM32MP153FAAx|STM32MP153FABx|STM32MP153FACx|STM32MP153FADx|STM32MP151DAAx|STM32MP151DABx|STM32MP151DACx|STM32MP151DADx|STM32MP151FAAx|STM32MP151FABx|STM32MP151FACx|STM32MP151FADx" />
		<PossibleValue Comment="CONFIG 0: 2 port w/defaults" Value="CONFIG 0"/>
		<PossibleValue Comment="CONFIG 0: 2 port w/defaults" Value="CONFIG 1"/>
		<PossibleValue Comment="CONFIG 2: 2 port QoS (expired VPR/VPW for RT)" Value="CONFIG 2"/>
		<PossibleValue Comment="CONFIG 3: 2 port QoS (expired VPR/VPW for RT, lowered timeout)" Value="CONFIG 3"/>
		<PossibleValue Comment="CONFIG 4: 2 port QoS + with port aging" Value="CONFIG 4"/>
		<PossibleValue Comment="CONFIG 5: 2 port, low power scheduling, page close policy" Value="CONFIG 5"/>
		<PossibleValue Comment="CONFIG 6" Value="CONFIG 6"/>
		<Description>Allows to choose the best scheduling and Quality of Service configuration for the targeted project. &lt;br&gt;The various configurations possible are: &lt;br&gt;- CONFIG 0: 1 port + No VPR/VPW + antistarvation &lt;br&gt;- CONFIG 1: 2 ports + No VPR/VPW + antistarvation &lt;br&gt;- CONFIG 2: 2 ports + QoS VPR/VPW + antistarvation &lt;br&gt;- CONFIG 3: 2 ports + QoS VPR/VPW + timeout + antistarvation &lt;br&gt;- CONFIG 4: 2 ports + QoS VPR/VPW + timeout + antistarvation &lt;br&gt;- CONFIG 5: 1 port + intelligent percharge + No VPR/VPW + antistarvation</Description>
	</RefParameter>

    <RefParameter Name="SCHEDULING_AND_QOS" Comment="Performance and scheduling" DefaultValue="CONFIG 6" TabName="Parameter Settings" Group="SYSTEM PARAMETERS" Mode="Basic" Type="list" Visible="false">
		<Condition Diagnostic="" Expression="STM32MP131AAEx|STM32MP131AAFx|STM32MP131AAGx|STM32MP131CAEx|STM32MP131CAFx|STM32MP131CAGx|STM32MP131DAEx|STM32MP131DAFx|STM32MP131DAGx|STM32MP131FAEx|STM32MP131FAFx|STM32MP131FAGx|STM32MP133AAEx|STM32MP133AAFx|STM32MP133AAGx|STM32MP133CAEx|STM32MP133CAFx|STM32MP133CAGx|STM32MP133DAEx|STM32MP133DAFx|STM32MP133DAGx|STM32MP133FAEx|STM32MP133FAFx|STM32MP133FAGx|STM32MP135AAEx|STM32MP135AAFx|STM32MP135AAGx|STM32MP135CAEx|STM32MP135CAFx|STM32MP135CAGx|STM32MP135DAEx|STM32MP135DAFx|STM32MP135DAGx|STM32MP135FAEx|STM32MP135FAFx|STM32MP135FAGx" />
		<PossibleValue Comment="CONFIG 0: 2 port w/defaults" Value="CONFIG 0"/>
		<PossibleValue Comment="CONFIG 0: 2 port w/defaults" Value="CONFIG 1"/>
		<PossibleValue Comment="CONFIG 2: 2 port QoS (expired VPR/VPW for RT)" Value="CONFIG 2"/>
		<PossibleValue Comment="CONFIG 3: 2 port QoS (expired VPR/VPW for RT, lowered timeout)" Value="CONFIG 3"/>
		<PossibleValue Comment="CONFIG 4: 2 port QoS + with port aging" Value="CONFIG 4"/>
		<PossibleValue Comment="CONFIG 5: 2 port, low power scheduling, page close policy" Value="CONFIG 5"/>
		<PossibleValue Comment="CONFIG 6" Value="CONFIG 6"/>
		<Description>Allows to choose the best scheduling and Quality of Service configuration for the targeted project. &lt;br&gt;The various configurations possible are: &lt;br&gt;- CONFIG 0: 1 port + No VPR/VPW + antistarvation &lt;br&gt;- CONFIG 1: 2 ports + No VPR/VPW + antistarvation &lt;br&gt;- CONFIG 2: 2 ports + QoS VPR/VPW + antistarvation &lt;br&gt;- CONFIG 3: 2 ports + QoS VPR/VPW + timeout + antistarvation &lt;br&gt;- CONFIG 4: 2 ports + QoS VPR/VPW + timeout + antistarvation &lt;br&gt;- CONFIG 5: 1 port + intelligent percharge + No VPR/VPW + antistarvation</Description>
	</RefParameter>

	<!--#################################################################################################-->
	<!--############################# DDR TIMINGS PARAMETERS (VISIBLE OR NOT TO USER) ###################-->
	<!--#################################################################################################-->

	<!-- BL parameter is valid for LPDDR2, LPDDR3 and DDR3, but editable only for LPDD2 -->
	<RefParameter Name="BL" Comment="Burst Length (BL)" DefaultValue="8" TabName="Parameter Settings" Group="SYSTEM PARAMETERS" Mode="Basic" Type="list">
		<Condition Diagnostic="" Expression="LPDDR2"/>
		<PossibleValue Comment="4 bits" Value="4"/>
		<PossibleValue Comment="8 bits" Value="8"/>
		<PossibleValue Comment="16 bits" Value="16"/>
		<Description>Burst Length (BL) is variable for LPDDR2. Fixed for other DDR types. &lt;br&gt;Possible values are 4, 8 and 16.</Description>
	</RefParameter>

	<RefParameter Name="BL" Comment="Burst Length (BL)" DefaultValue="8" TabName="Parameter Settings" Group="SYSTEM PARAMETERS" Mode="Basic" Type="string">
		<Condition Diagnostic="" Expression="DDR3"/>
		<Description>Burst Length (BL) is fixed for DDR3, it can not be changed</Description>
	</RefParameter>
	
	<RefParameter Name="BL" Comment="Burst Length (BL)" DefaultValue="8" TabName="Parameter Settings" Group="SYSTEM PARAMETERS" Mode="Basic" Type="string">
		<Condition Diagnostic="" Expression="LPDDR3"/>
		<PossibleValue Comment="8 bits" Value="8"/>
		<Description>Burst Length (BL) is fixed for LPDDR3, it can not be changed</Description>
	</RefParameter>

	<!-- CL parameter is valid for DDR3 only, not for LPDDR2 nor LPDDR3, it is not available for edition-->
	<RefParameter Name="CL" Comment="CAS Latency (CL)" DefaultValue="8" Unit="clocks" TabName="Parameter Settings" Group="JEDEC CORE TIMINGS" Mode="Advanced" Type="string">
		<Condition Diagnostic="" Expression="DDR3"/>
                <AdditionalItem Name="Speed Bin Grade Config0" Value="6" />
                <AdditionalItem Name="Speed Bin Grade Config1" Value="7" />
                <AdditionalItem Name="Speed Bin Grade Config2" Value="8" />
		<Description>The number of cycles between sending a column address to the memory and the beginning of the data in response. This is the number of cycles it takes to read the first bit of memory from a DRAM with the correct row already open. Unlike the other numbers, this is not a maximum, but an exact number that must be agreed on between the memory controller and the memory</Description>
	</RefParameter>

	<!-- CWL parameter is valid for DDR3 only, not for LPDDR2 nor LPDDR3, it is not available for edition -->
	<RefParameter Name="CWL" Comment="CAS Write Latency (CWL)" DefaultValue="6" Unit="clocks" TabName="Parameter Settings" Group="JEDEC CORE TIMINGS" Mode="Advanced" Type="string" >
		<Condition Diagnostic="" Expression="DDR3"/>
                <AdditionalItem Name="Speed Bin Grade Config0" Value="5" />
                <AdditionalItem Name="Speed Bin Grade Config1" Value="6" />
                <AdditionalItem Name="Speed Bin Grade Config2" Value="6" />
		<Description>"CAS Write Latency is the delay, in clock cycles, between the internal Write command and the availability of the first bit of input data.</Description>
	</RefParameter>

	<!-- tRAS parameter is valid for all DDR types, with different default values, it is available for edition -->
	<RefParameter Name="tRAS" Comment="Row Active Time (tRAS)" DefaultValue="37.5" Unit="ns" TabName="Parameter Settings" Group="JEDEC CORE TIMINGS" Mode="Advanced" Type="double" Min="0.01" Max="118">
		<Condition Diagnostic="" Expression="DDR3"/>
                <AdditionalItem Name="Speed Bin Grade Config0" Value="37.5" />
                <AdditionalItem Name="Speed Bin Grade Config1" Value="37.5" />
                <AdditionalItem Name="Speed Bin Grade Config2" Value="37.5" />
		<Description>ACT to PRE command period	the minimum number of clock cycles required between a row active command and issuing the precharge command. This is the time needed to internally refresh the row, and overlaps with TRCD. In SDRAM modules, it is simply TRCD + CL. Otherwise, approximately equal to TRCD + 2×CL.</Description>
	</RefParameter>

	<RefParameter Name="tRAS" Comment="Row Active Time (tRAS)" DefaultValue="42" Unit="ns" TabName="Parameter Settings" Group="JEDEC CORE TIMINGS" Mode="Basic" Type="double" Min="0.01" Max="150">
		<Condition Diagnostic="" Expression="LPDDR2|LPDDR3"/>
		<Description>ACT to PRE command period	the minimum number of clock cycles required between a row active command and issuing the precharge command. This is the time needed to internally refresh the row, and overlaps with TRCD. In SDRAM modules, it is simply TRCD + CL. Otherwise, approximately equal to TRCD + 2×CL.</Description>
	</RefParameter>

	<!-- tMRD parameter is not allowed for relaxed timing. Applicable to DDR3 and LPDDR3 types only with different unit, groups and different descriptions. Unit is tCK for DDR3 and ns for other DDR types -->
	<RefParameter Name="tMRD" Comment="MODE REGISTER SET command cycle time (tMRD)" DefaultValue="4" Unit="clocks" TabName="Parameter Settings" Group="COMMAND AND ADDRESS TIMINGS" Mode="Advanced" Type="Integer" Min="1" Max="63">
		<Condition Diagnostic="" Expression="DDR3"/>
                <AdditionalItem Name="Speed Bin Grade Config0" Value="4" />
                <AdditionalItem Name="Speed Bin Grade Config1" Value="4" />
                <AdditionalItem Name="Speed Bin Grade Config2" Value="4" />
		<Description>Mode Register Set command cycle time</Description>
	</RefParameter>

	<RefParameter Name="tMRD" Comment="MODE REGISTER SET command cycle time (tMRD)" DefaultValue="14" Unit="ns" TabName="Parameter Settings" Group="MODE REGISTER PARAMETERS" Mode="Basic" Type="double" Min="0.01" Max="150">
		<Condition Diagnostic="" Expression="LPDDR3"/>
		<Description>MODE REGISTER SET command delay (MRW command to non-MRW command interval)</Description>
	</RefParameter>
	
	<!-- tMOD parameter does not have default value and is not allowed for relaxed timing. Applicable to DDR3 type only -->
	<RefParameter Name="tMOD" Comment="MODE REGISTER SET command update delay (tMOD)" DefaultValue="15" Unit="ns" TabName="Parameter Settings" Group="COMMAND AND ADDRESS TIMINGS" Mode="Advanced" Type="double" Min="0.01" Max="10000">
		<Condition Diagnostic="" Expression="DDR3"/>
                <AdditionalItem Name="Speed Bin Grade Config0" Value="15" />
                <AdditionalItem Name="Speed Bin Grade Config1" Value="15" />
                <AdditionalItem Name="Speed Bin Grade Config2" Value="15" />
		<Description>Mode Register Set command update delay. &lt;br&gt; This parameter can be found expressed in ns in the DRAM datasheet. Tools requires a conversion to clk. Please make sure you use your target DDR clock value for conversion.</Description>
	</RefParameter>

	<!-- tRCD parameter is valid for all DDR Types, it is available for edition, different default values depending of DDR Type -->
	<RefParameter Name="tRCD" Comment="Row Address to column Address Delay (tRCD)" DefaultValue="15" Unit="ns" TabName="Parameter Settings" Group="JEDEC CORE TIMINGS" Mode="Advanced" Type="double" Min="0.01" Max="58">
		<Condition Diagnostic="" Expression="DDR3"/>
                <AdditionalItem Name="Speed Bin Grade Config0" Value="11.25" />
                <AdditionalItem Name="Speed Bin Grade Config1" Value="13.125" />
                <AdditionalItem Name="Speed Bin Grade Config2" Value="15" />
		<Description>Activate to Read/Write command period: the minimum number of clock cycles required between opening a row of memory and accessing columns within it. The time to read the first bit of memory from a DRAM without an active row is TRCD + CL</Description>
	</RefParameter>
	
	<RefParameter Name="tRCD" Comment="Row Address to column Address Delay (tRCD)" DefaultValue="18" Unit="ns" TabName="Parameter Settings" Group="JEDEC CORE TIMINGS" Mode="Basic" Type="double" Min="0.01" Max="77">
		<Condition Diagnostic="" Expression="LPDDR2"/>
		<Description>Activate to Read/Write command period: the minimum number of clock cycles required between opening a row of memory and accessing columns within it. The time to read the first bit of memory from a DRAM without an active row is TRCD + CL</Description>
	</RefParameter>

	<RefParameter Name="tRCD" Comment="Row Address to column Address Delay (tRCD)" DefaultValue="15" Unit="ns" TabName="Parameter Settings" Group="JEDEC CORE TIMINGS" Mode="Basic" Type="double" Min="0.01" Max="77">
		<Condition Diagnostic="" Expression="LPDDR3"/>
		<Description>Activate to Read/Write command period: the minimum number of clock cycles required between opening a row of memory and accessing columns within it. The time to read the first bit of memory from a DRAM without an active row is TRCD + CL</Description>
	</RefParameter>

	<!-- tRP parameter is valid for DDR3 only, it is available for edition -->
	<RefParameter Name="tRP" Comment="Row Precharge Time (tRP)" DefaultValue="15" Unit="ns" TabName="Parameter Settings" Group="JEDEC CORE TIMINGS" Mode="Advanced" Type="double" Min="0.01" Max="58">
		<Condition Diagnostic="" Expression="DDR3"/>
                <AdditionalItem Name="Speed Bin Grade Config0" Value="11.25" />
                <AdditionalItem Name="Speed Bin Grade Config1" Value="13.125" />
                <AdditionalItem Name="Speed Bin Grade Config2" Value="15" />
		<Description>PRE command period: the minimum number of clock cycles required between issuing the precharge command and opening the next row. The time to read the first bit of memory from a DRAM with the wrong row open is TRP + TRCD + CL</Description>
	</RefParameter>
	
	<!-- tRPab parameter is valid for LPDDR2/LPDDR3 only, it is available for edition -->
	<RefParameter Name="tRPab" Comment="Row Precharge Time (tRPab)" DefaultValue="21" Unit="ns" TabName="Parameter Settings" Group="JEDEC CORE TIMINGS" Mode="Basic" Type="double" Min="0.01" Max="77">
		<Condition Diagnostic="" Expression="LPDDR2|LPDDR3"/>
		<Description>Row Precharge Time (all banks)</Description>
	</RefParameter>

	<!-- WL parameter is valid for all DDR Type only, it is not available for edition, it is hidden for DDR3 -->
	<RefParameter Name="WL" Comment="Write Latency (WL)" DefaultValue="6" Unit="clocks" TabName="Parameter Settings" Group="JEDEC CORE TIMINGS" Mode="Basic" Type="string" Visible="false" >
		<Condition Diagnostic="" Expression="DDR3"/>
		<Description></Description>
	</RefParameter>

	<RefParameter Name="WL" Comment="Write Latency (WL)" DefaultValue="6" Unit="clocks" TabName="Parameter Settings" Group="JEDEC CORE TIMINGS" Mode="Basic" Type="string" >
		<Condition Diagnostic="" Expression="LPDDR2"/>
		<AdditionalItem Name="Relaxed_Allowed" Value="1" />
		<Description>The Write Latency is defined from the rising edge of the clock on which the Write Command is issued to the rising edge of the clock from which the tDQSS delay is measured.</Description>
	</RefParameter>

	<RefParameter Name="WL" Comment="Write Latency (WL)" DefaultValue="3" Unit="clocks" TabName="Parameter Settings" Group="JEDEC CORE TIMINGS" Mode="Basic" Type="string" >
		<Condition Diagnostic="" Expression="LPDDR3"/>
		<AdditionalItem Name="Relaxed_Allowed" Value="1" />
		<Description>The Write Latency is defined from the rising edge of the clock on which the Write Command is issued to the rising edge of the clock from which the tDQSS delay is measured.</Description>
	</RefParameter>
	
	<!-- tWR parameter is valid for all DDR Types, it is available for edition -->
	<RefParameter Name="tWR" Comment="Write recovery time (tWR)" DefaultValue="15" Unit="ns" TabName="Parameter Settings" Group="JEDEC CORE TIMINGS" Mode="Advanced" Type="double" Min="0.01" Max="255" >
                <AdditionalItem Name="Speed Bin Grade Config0" Value="15" />
                <AdditionalItem Name="Speed Bin Grade Config1" Value="15" />
                <AdditionalItem Name="Speed Bin Grade Config2" Value="15" />
		<Description>Write to Precharge Delay / Write Recovery Time or tWR: This sets the number of clock cycles between the completion of a valid write operation and before an active bank can be precharged. Write to precharge formula is tCL -1 +(Burst Legnth / 2)+tWTR</Description>
	</RefParameter>

	<!-- tCCD parameter is valid for all DDR types, with different default values, and different groups. It is available for edition -->
	<RefParameter Name="tCCD" Comment="CAS#-to-CAS# command delay (tCCD)" DefaultValue="4" Unit="clocks" TabName="Parameter Settings" Group="COMMAND AND ADDRESS TIMINGS" Mode="Advanced" Type="integer" Min="1" Max="7">
		<Condition Diagnostic="" Expression="DDR3|LPDDR3"/>
                <AdditionalItem Name="Speed Bin Grade Config0" Value="4" />
                <AdditionalItem Name="Speed Bin Grade Config1" Value="4" />
                <AdditionalItem Name="Speed Bin Grade Config2" Value="4" />
		<Description>CAS# to CAS#, min between 2 READ or 2 WRITE (burst can’tbe interrupted with DDR3)</Description>
	</RefParameter>

	<RefParameter Name="tCCD" Comment="CAS#-to-CAS# command delay (tCCD)" DefaultValue="2" Unit="clocks" TabName="Parameter Settings" Group="JEDEC CORE TIMINGS" Mode="Basic" Type="integer" Min="1" Max="7">
		<Condition Diagnostic="" Expression="LPDDR2"/>
		<Description>CAS# to CAS#, min between 2 READ or 2 WRITE . READ may be interrupted by read and write by write </Description>
        </RefParameter>

        <!-- tMRW parameter is valid for LPDDR2/LPDDR3 type. It is available for edition -->
	<RefParameter Name="tMRW" Comment="CAS#-to-CAS# command delay (tMRW)" DefaultValue="3" Unit="clocks" TabName="Parameter Settings" Group="JEDEC CORE TIMINGS" Mode="Basic" Type="integer" Min="1" Max="10">
		<Condition Diagnostic="" Expression="LPDDR2"/>
		<Description>MR write command period</Description>
        </RefParameter>

	<RefParameter Name="tMRW" Comment="CAS#-to-CAS# command delay (tMRW)" DefaultValue="10" Unit="clocks" TabName="Parameter Settings" Group="JEDEC CORE TIMINGS" Mode="Basic" Type="integer" Min="1" Max="10">
		<Condition Diagnostic="" Expression="LPDDR3"/>
		<Description>MR write command period</Description>
        </RefParameter>

        <!-- tMRR parameter is valid for LPDDR2/LPDDR3 type. It is available for edition -->
	<RefParameter Name="tMRR" Comment="CAS#-to-CAS# command delay (tMRR)" DefaultValue="4" Unit="clocks" TabName="Parameter Settings" Group="JEDEC CORE TIMINGS" Mode="Basic" Type="integer" Min="1" Max="7">
		<Condition Diagnostic="" Expression="LPDDR3"/>
		<Description>MR read command period</Description>
	</RefParameter>

	<RefParameter Name="tMRR" Comment="CAS#-to-CAS# command delay (tMRR)" DefaultValue="2" Unit="clocks" TabName="Parameter Settings" Group="JEDEC CORE TIMINGS" Mode="Basic" Type="integer" Min="1" Max="7">
		<Condition Diagnostic="" Expression="LPDDR2"/>
		<Description>MR read command period</Description>
	</RefParameter>

        <!-- tRRD parameter is valid for all DDR Types, with differnt groups and boundaries. It is available for edition -->
        <RefParameter Name="tRRD" Comment="ACTIVATE-to-ACTIVATE minimum command period (tRRD)" DefaultValue="10" Unit="ns" TabName="Parameter Settings" Group="COMMAND AND ADDRESS TIMINGS" Mode="Advanced" Type="double" Min="0.01" Max="28" >
            <Condition Diagnostic="" Expression="DDR3"/>
                <AdditionalItem Name="Speed Bin Grade Config0" Value="10" />
                <AdditionalItem Name="Speed Bin Grade Config1" Value="10" />
                <AdditionalItem Name="Speed Bin Grade Config2" Value="10" />
		<Description>Activate to Activate delay or tRRD: Number of clock cycles between the activation of two rows in different banks of the same rank. (not much of a performance boost). &lt;br&gt; This parameter can be found expressed in ns in the DRAM datasheet. Tools requires a conversion to clk. Please make sure you use your target DDR clock value for conversion.</Description>
	</RefParameter>

	<RefParameter Name="tRRD" Comment="ACTIVATE-to-ACTIVATE minimum command period (tRRD)" DefaultValue="10" Unit="ns" TabName="Parameter Settings" Group="JEDEC CORE TIMINGS" Mode="Basic" Type="double" Min="0.01" Max="37" >
		<Condition Diagnostic="" Expression="LPDDR2|LPDDR3"/>
		<Description>Activate to Activate delay or tRRD: Number of clock cycles between the activation of two rows in different banks of the same rank. (not much of a performance boost). &lt;br&gt; This parameter can be found expressed in ns in the DRAM datasheet. Tools requires a conversion to clk. Please make sure you use your target DDR clock value for conversion.</Description>
	</RefParameter>

	<!-- tCKSRX parameter is valid for DDR3 only, it is available for edition -->
	<RefParameter Name="tCKSRX" Comment="Min clocks before self refresh exit (tCKSRX)" DefaultValue="10" Unit="ns" TabName="Parameter Settings" Group="SELF REFRESH TIMINGS" Mode="Advanced" Type="Integer" Min="1" Max="15" >
		<Condition Diagnostic="" Expression="DDR3"/>
                <AdditionalItem Name="Speed Bin Grade Config0" Value="10" />
                <AdditionalItem Name="Speed Bin Grade Config1" Value="10" />
                <AdditionalItem Name="Speed Bin Grade Config2" Value="10" />
		<Description>Valid Clock Requirement before Self Refresh Exit (SRX) or Power-Down Exit (PDX) or Reset Exit. &lt;br&gt; This parameter can be found expressed in ns in the DRAM datasheet. Tools requires a conversion to clk. Please make sure you use your target DDR clock value for conversion.</Description>
	</RefParameter>

	<!-- tCKSRE parameter is valid for DDR3 only, it is available for edition -->
	<RefParameter Name="tCKSRE" Comment="Min clocks after self refresh entry (tCKSRE)" DefaultValue="10" Unit="ns" TabName="Parameter Settings" Group="SELF REFRESH TIMINGS" Mode="Advanced" Type="Integer" Min="1" Max="15" >
		<Condition Diagnostic="" Expression="DDR3"/>
                <AdditionalItem Name="Speed Bin Grade Config0" Value="10" />
                <AdditionalItem Name="Speed Bin Grade Config1" Value="10" />
                <AdditionalItem Name="Speed Bin Grade Config2" Value="10" />
		<Description>Valid Clock Requirement after Self Refresh Entry (SRE) or Power-Down Entry (PDE). &lt;br&gt; This parameter can be found expressed in ns in the DRAM datasheet. Tools requires a conversion to clk. Please make sure you use your target DDR clock value for conversion.</Description>
	</RefParameter>

	<!-- tCKE parameter is valid for all DDR Types, but with differnt group and boundaries. It is available for edition. Unit is tCK for DDR3 and ns for other DDR types -->
	<RefParameter Name="tCKE" Comment="Min number of CKE high/low during Self Refresh and Power Down (tCKE)" DefaultValue="5.625" Unit="ns" TabName="Parameter Settings" Group="POWER DOWN TIMINGS" Mode="Advanced" Type="double" Min="0.01" Max="115" >
		<Condition Diagnostic="" Expression="DDR3"/>
                <AdditionalItem Name="Speed Bin Grade Config0" Value="5.625" />
                <AdditionalItem Name="Speed Bin Grade Config1" Value="5.625" />
                <AdditionalItem Name="Speed Bin Grade Config2" Value="5.625" />
		<Description>CKE minimum pulse width. &lt;br&gt; This parameter can be found expressed in ns in the DRAM datasheet. Tools requires a conversion to clk. Please make sure you use your target DDR clock value for conversion.</Description>
	</RefParameter>

	<RefParameter Name="tCKE" Comment="Min number of CKE high/low during Self Refresh and Power Down (tCKE)" DefaultValue="7.5" Unit="ns" TabName="Parameter Settings" Group="CKE INPUT PARAMETERS" Mode="Basic" Type="double" Min="0.01" Max="150" >
		<Condition Diagnostic="" Expression="LPDDR2|LPDDR3"/>
		<Description>CKE min. pulse width (high and low pulse width). &lt;br&gt; This parameter can be found expressed in ns in the DRAM datasheet. Tools requires a conversion to clk. Please make sure you use your target DDR clock value for conversion.</Description>
	</RefParameter>

	<!-- tCKESR parameter is valid for all DDR types, it is available for edition -->
	<RefParameter Name="tCKESR" Comment="Min CKE low between during SR (tCKESR)" DefaultValue="10" Unit="ns" TabName="Parameter Settings" Group="JEDEC CORE TIMINGS" Mode="Advanced" Type="double" Min="0.01" Max="150" Visible="false" >
		<Condition Diagnostic="" Expression="DDR3"/>
                <AdditionalItem Name="Speed Bin Grade Config0" Value="10" />
                <AdditionalItem Name="Speed Bin Grade Config1" Value="10" />
                <AdditionalItem Name="Speed Bin Grade Config2" Value="10" />
		<Description>CKE minimum pulse width during SELF REFRESH (low pulse width during SELF REFRESH)</Description>
	</RefParameter>

	<RefParameter Name="tCKESR" Comment="Min CKE low between during SR (tCKESR)" DefaultValue="15" Unit="ns" TabName="Parameter Settings" Group="JEDEC CORE TIMINGS" Mode="Basic" Type="double" Min="0.01" Max="150" >
		<Condition Diagnostic="" Expression="LPDDR2|LPDDR3"/>
		<Description>CKE minimum pulse width during SELF REFRESH (low pulse width during SELF REFRESH)</Description>
	</RefParameter>

	<!-- tXP parameter is valid for all DDR Types, it is available for edition -->
	<RefParameter Name="tXP" Comment="Power-Down Exit (tXP)" DefaultValue="7.5" Unit="ns" TabName="Parameter Settings" Group="POWER DOWN TIMINGS" Mode="Advanced" Type="double" Min="0.01" Max="10000" >
		<Condition Diagnostic="" Expression="DDR3"/>
                <AdditionalItem Name="Speed Bin Grade Config0" Value="7.5" />
                <AdditionalItem Name="Speed Bin Grade Config1" Value="7.5" />
                <AdditionalItem Name="Speed Bin Grade Config2" Value="7.5" />
		<Description>Exit Power Down with DLL on to any valid command; Exit Precharge Power Down with DLL frozen to commands not requiring a locked DLL. &lt;br&gt; This parameter can be found expressed in ns in the DRAM datasheet. Tools requires a conversion to clk. Please make sure you use your target DDR clock value for conversion.</Description>
	</RefParameter>

	<RefParameter Name="tXP" Comment="Power-Down Exit (tXP)" DefaultValue="7.5" Unit="ns" TabName="Parameter Settings" Group="JEDEC CORE TIMINGS" Mode="Basic" Type="double" Min="0.01" Max="77" >
		<Condition Diagnostic="" Expression="LPDDR2"/>
		<Description>Exit Power Down with DLL on to any valid command; Exit Precharge Power Down with DLL frozen to commands not requiring a locked DLL. &lt;br&gt; This parameter can be found expressed in ns in the DRAM datasheet. Tools requires a conversion to clk. Please make sure you use your target DDR clock value for conversion.</Description>
	</RefParameter>
	
	<RefParameter Name="tXP" Comment="Power-Down Exit (tXP)" DefaultValue="7.5" Unit="ns" TabName="Parameter Settings" Group="JEDEC CORE TIMINGS" Mode="Basic" Type="double" Min="0.01" Max="77" >
		<Condition Diagnostic="" Expression="LPDDR3"/>
		<Description>Exit Power Down with DLL on to any valid command; Exit Precharge Power Down with DLL frozen to commands not requiring a locked DLL. &lt;br&gt; This parameter can be found expressed in ns in the DRAM datasheet. Tools requires a conversion to clk. Please make sure you use your target DDR clock value for conversion.</Description>
		
	</RefParameter>
	
	<!-- tDQSCKmax parameter is valid for LPDDR2/LPDDR3 types only, it is available for edition -->
	<RefParameter Name="tDQSCKmax" Comment="Maximum DQS output access time (tDQSCKmax)" DefaultValue="5.5" Unit="ns" TabName="Parameter Settings" Group="READ PARAMETERS" Mode="Basic" Type="double" Min="0.01" Max="18" >
		<Condition Diagnostic="" Expression="LPDDR2|LPDDR3"/>
		<Description>DQS, DQS# rising edge output access time from rising CK, CK# - max value</Description>
	</RefParameter>
	
	<!-- tDQSCKmin parameter is valid for LPDDR2/LPDDR3 types only, it is available for edition -->
	<RefParameter Name="tDQSCKmin" Comment="Minimum DQS output access time (tDQSCKmin)" DefaultValue="2.5" Unit="ns" TabName="Parameter Settings" Group="READ PARAMETERS" Mode="Basic" Type="double" Min="0.01" Max="18" >
		<Condition Diagnostic="" Expression="LPDDR2|LPDDR3"/>
		<Description>DQS, DQS# rising edge output access time from rising CK, CK# - min value</Description>
	</RefParameter>
	
	<!-- From "STMPU_uMCLT2_configuration_parameters_v1.25.xlsm" tXPDLL parameter is valid for DDR3 only, it is available for edition -->
	<RefParameter Name="tXPDLL" Comment="Power-Down Exit (tXPDLL)" DefaultValue="24" Unit="ns" TabName="Parameter Settings" Group="POWER DOWN TIMINGS" Mode="Advanced" Type="double" Min="0.01" Max="100" >
		<Condition Diagnostic="" Expression="DDR3"/>
                <AdditionalItem Name="Speed Bin Grade Config0" Value="24" />
                <AdditionalItem Name="Speed Bin Grade Config1" Value="24" />
                <AdditionalItem Name="Speed Bin Grade Config2" Value="24" />
		<Description>Exit Precharge Power Down with DLL frozen to commands requiring a locked DLL. &lt;br&gt; This parameter can be found expressed in ns in the DRAM datasheet. Tools requires a conversion to clk. Please make sure you use your target DDR clock value for conversion.</Description>
	</RefParameter>

	<!-- tRFC parameter is valid for DDR3 only, it is available for edition -->
	<RefParameter Name="tRFC" Comment="Refresh Cycle Time (tRFC)" DefaultValue="260" Unit="ns" TabName="Parameter Settings" Group="JEDEC CORE TIMINGS" Mode="Advanced" Type="double" Min="0.01" Max="10000" >
		<Condition Diagnostic="" Expression="DDR3"/>
                <AdditionalItem Name="Speed Bin Grade Config0" Value="260" />
                <AdditionalItem Name="Speed Bin Grade Config1" Value="260" />
                <AdditionalItem Name="Speed Bin Grade Config2" Value="260" />
		<Description>Refresh to Activate Delay / Refresh Cycle Time or tRFC: Sets the number of clock cycles from the refresh command until the first activate command to the same rank.</Description>
	</RefParameter>
	
	<!-- tRFCab parameter is valid for LPDDR2/LPDDR3 types only, it is available for edition -->
	<RefParameter Name="tRFCab" Comment="Refresh Cycle time (tRFCab)" DefaultValue="130" Unit="ns" TabName="Parameter Settings" Group="REFRESH PARAMETERS" Mode="Basic" Type="double" Min="0.01" Max="255">
		<Condition Diagnostic="" Expression="LPDDR2"/>
		<Description>Minimum time from refresh to refresh or activate, if using all-bank refreshes</Description>
	</RefParameter>
	
	<RefParameter Name="tRFCab" Comment="Refresh Cycle time (tRFCab)" DefaultValue="210" Unit="ns" TabName="Parameter Settings" Group="REFRESH PARAMETERS" Mode="Basic" Type="double" Min="0.01" Max="255">
		<Condition Diagnostic="" Expression="LPDDR3"/>
		<Description>Minimum time from refresh to refresh or activate, if using all-bank refreshes</Description>
        </RefParameter>

        <!-- tXS parameter is valid for DDR3 only, it is available for edition -->
        <RefParameter Name="tXS" Comment="Exit SR to CMD  not requiring locked DLL: = max(5 clk , tRFC +10ns) (tXS)" DefaultValue="270" Unit="ns" TabName="Parameter Settings" Group="SELF REFRESH TIMINGS" Mode="Advanced" Type="Integer" Min="1" Max="1023" Visible="false">
            <Condition Diagnostic="" Expression="DDR3"/>	
            <AdditionalItem Name="Speed Bin Grade Config0" Value="270" />
            <AdditionalItem Name="Speed Bin Grade Config1" Value="270" />
            <AdditionalItem Name="Speed Bin Grade Config2" Value="270" />
            <Description>Exit SR to CMD  not requiring locked DLL: = max(5 clk , tRFC +10ns)</Description>
        </RefParameter>

        <!-- tXSDLL parameter is valid for DDR3 only, it is available for edition -->
	<RefParameter Name="tXSDLL" Comment="Exit self refresh to commands requiring a locked DLL (tXSDLL)" DefaultValue="512" Unit="clocks" TabName="Parameter Settings" Group="SELF REFRESH TIMINGS" Mode="Advanced" Type="Integer" Min="1" Max="1023" >
		<Condition Diagnostic="" Expression="DDR3"/>
                <AdditionalItem Name="Speed Bin Grade Config0" Value="512" />
                <AdditionalItem Name="Speed Bin Grade Config1" Value="512" />
                <AdditionalItem Name="Speed Bin Grade Config2" Value="512" />
		<Description>Exit Self Refresh to commands requiring a locked DLL</Description>
	</RefParameter>

	<!-- RL parameter is valid for all DDR configuration but with different default values and read only. It is hiddenf or DDR3 -->
	<RefParameter Name="RL" Comment="Read Latency (RL)" DefaultValue="7" Unit="clocks" TabName="Parameter Settings" Group="JEDEC CORE TIMINGS" Mode="Basic" Type="string" Visible="false">
		<Condition Diagnostic="" Expression="DDR3"/>
		<Description></Description>
	</RefParameter>

	<RefParameter Name="RL" Comment="Read Latency (RL)" DefaultValue="7" Unit="clocks" TabName="Parameter Settings" Group="JEDEC CORE TIMINGS" Mode="Basic" Type="string">
		<Condition Diagnostic="" Expression="LPDDR2"/>
		<AdditionalItem Name="Relaxed_Allowed" Value="1" />
		<Description>The Read Latency  is defined from the rising edge of the clock on which the Read Command is issued to the rising edge of the clock from which the tDQSCK delay is measured.</Description>
	</RefParameter>
	
	<RefParameter Name="RL" Comment="Read Latency (RL)" DefaultValue="6" Unit="clocks" TabName="Parameter Settings" Group="JEDEC CORE TIMINGS" Mode="Basic" Type="string">
		<Condition Diagnostic="" Expression="LPDDR3"/>
		<AdditionalItem Name="Relaxed_Allowed" Value="1" />
		<Description>The Read Latency  is defined from the rising edge of the clock on which the Read Command is issued to the rising edge of the clock from which the tDQSCK delay is measured.</Description>
	</RefParameter>

	<!-- wr2pre parameter is allowed for relaxed timing only for DDR3 type. it has a width and possible range values. -->
	<RefParameter Name="wr2pre" Comment="Min WR to PRE in same bank (wr2pre)" DefaultValue="0x0F" Unit="ns" TabName="Debug" Group="DDR CONTROLLER TIMINGS" Type="hex" Min="0" Max="0x7F" Visible="false">
        <Condition Diagnostic="" Expression="DDR3"/>
		<AdditionalItem Name="Width" Value="7" />
		<AdditionalItem Name="Relaxed_Allowed" Value="1" />
	</RefParameter>

	<RefParameter Name="wr2pre" Comment="Min WR to PRE in same bank (wr2pre)" DefaultValue="0x11" Unit="ns" TabName="Debug" Group="DDR CONTROLLER TIMINGS" Type="hex" Min="0" Max="0x7F" Visible="false">
            <Condition Diagnostic="" Expression="LPDDR2|LPDDR3"/>
		<AdditionalItem Name="Width" Value="7" />
		<AdditionalItem Name="Relaxed_Allowed" Value="0" />
	</RefParameter>

	<!-- wr2rd parameter is allowed for relaxed timing only for DDR3 type. it has a width and possible range values. Applicable to all DDR types with different default values	 -->
	<RefParameter Name="wr2rd" Comment="Min write CMD to read CMD (wr2rd)" DefaultValue="15" Unit="clocks" TabName="Debug" Group="DDR CONTROLLER TIMINGS" Type="hex" Min="0" Max="0x3F" Visible="false">
		<Condition Diagnostic="" Expression="DDR3"/>
		<AdditionalItem Name="Width" Value="6" />
		<AdditionalItem Name="Relaxed_Allowed" Value="1" />
	</RefParameter>

	<RefParameter Name="wr2rd" Comment="Min write CMD to read CMD (wr2rd)" DefaultValue="15" Unit="clocks" TabName="Debug" Group="DDR CONTROLLER TIMINGS" Type="hex" Min="0" Max="0x3F" Visible="false">
		<Condition Diagnostic="" Expression="LPDDR2|LPDDR3"/>
		<AdditionalItem Name="Width" Value="6" />
		<AdditionalItem Name="Relaxed_Allowed" Value="0" />
	</RefParameter>

	<!-- rd2wr parameter is allowed for relaxed timing only for DDR3 type. it has a width and possible range values. Applicable to all DDR types with different default values	 -->
	<RefParameter Name="rd2wr" Comment="Min read CMD to write CMD (rd2wr)" DefaultValue="8" Unit="clocks" TabName="Debug" Group="DDR CONTROLLER TIMINGS" Type="hex" Min="0" Max="0x3F" Visible="false">
		<Condition Diagnostic="" Expression="DDR3"/>
		<AdditionalItem Name="Width" Value="6" />
		<AdditionalItem Name="Relaxed_Allowed" Value="1" />
	</RefParameter>

	<RefParameter Name="rd2wr" Comment="Min write CMD to read CMD (rd2wr)" DefaultValue="0x0C" Unit="clocks" TabName="Debug" Group="DDR CONTROLLER TIMINGS" Type="hex" Min="0" Max="0x3F" Visible="false">
		<Condition Diagnostic="" Expression="LPDDR2|LPDDR3"/>
		<AdditionalItem Name="Width" Value="6" />
		<AdditionalItem Name="Relaxed_Allowed" Value="0" />
	</RefParameter>

	<!-- "read_latency" parameter is not allowed for relaxed timing. it has a width and possible range values. Applicable to all DDR types with different default values  -->
	<RefParameter Name="read_latency" Comment="read CMD to read Data (read_latency)" DefaultValue="7" Unit="clocks" TabName="Debug" Group="DDR CONTROLLER TIMINGS" Type="hex" Min="0" Max="0x3F" Visible="false">
		<Condition Diagnostic="" Expression="DDR3"/>
		<AdditionalItem Name="Width" Value="6" />
		<AdditionalItem Name="Relaxed_Allowed" Value="0" />
	</RefParameter>

	<RefParameter Name="read_latency" Comment="read CMD to read Data (read_latency)" DefaultValue="8" Unit="clocks" TabName="Debug" Group="DDR CONTROLLER TIMINGS" Type="hex" Min="0" Max="0x3F" Visible="false">
		<Condition Diagnostic="" Expression="LPDDR2|LPDDR3"/>
		<AdditionalItem Name="Width" Value="6" />
		<AdditionalItem Name="Relaxed_Allowed" Value="0" />
	</RefParameter>

	<!-- "write_latency" parameter is not allowed for relaxed timing. it has a width and possible range values. Applicable to all DDR types with different default values  -->
	<RefParameter Name="write_latency" Comment="Write CMD to write Data (write_latency)" DefaultValue="6" Unit="clocks" TabName="Debug" Group="DDR CONTROLLER TIMINGS" Type="hex" Min="0" Max="0x3F" Visible="false">
		<Condition Diagnostic="" Expression="DDR3"/>
		<AdditionalItem Name="Width" Value="6" />
		<AdditionalItem Name="Relaxed_Allowed" Value="0" />
	</RefParameter>

	<RefParameter Name="write_latency" Comment="Write CMD to write Data (write_latency)" DefaultValue="4" Unit="clocks" TabName="Debug" Group="DDR CONTROLLER TIMINGS" Type="hex" Min="0" Max="0x3F" Visible="false">
		<Condition Diagnostic="" Expression="LPDDR2|LPDDR3"/>
		<AdditionalItem Name="Width" Value="6" />
		<AdditionalItem Name="Relaxed_Allowed" Value="0" />
	</RefParameter>

	<!-- t_rc parameter is allowed for relaxed timing for all DDR types. it has a width and possible range values. Applicable to all DDR types with different default values	-->
	<RefParameter Name="t_rc" Comment="Min between activate to same ban (t_rc), this parameter can be relaxed" DefaultValue="0x1B" TabName="Debug" Group="DDR CONTROLLER TIMINGS" Type="hex" Min="0" Max="0x7F" Visible="false">
		<Condition Diagnostic="" Expression="DDR3"/>
		<AdditionalItem Name="Width" Value="7" />
		<AdditionalItem Name="Relaxed_Allowed" Value="1" />
	</RefParameter>

	<RefParameter Name="t_rc" Comment="Min between activate to same bank (t_rc), this parameter can be relaxed" DefaultValue="0x23" TabName="Debug" Group="DDR CONTROLLER TIMINGS" Type="hex" Min="0" Max="0x7F" Visible="false">
		<Condition Diagnostic="" Expression="LPDDR2|LPDDR3"/>
		<AdditionalItem Name="Width" Value="7" />
		<AdditionalItem Name="Relaxed_Allowed" Value="1" />
	</RefParameter>

	<!-- t_mrw parameter is not allowed for relaxed timing. it has a width and possible range values. Applicable to all DDR types -->
	<RefParameter Name="t_mrw" Comment="Time to wait after MRW or MRR (t_mrw)" DefaultValue="5" Unit="clocks" TabName="Debug" Group="DDR CONTROLLER TIMINGS" Type="hex" Min="0" Max="0x3FF" Visible="false">
		<Condition Diagnostic="" Expression="DDR3|LPDDR2"/>
		<AdditionalItem Name="Width" Value="10" />
		<AdditionalItem Name="Relaxed_Allowed" Value="0" />
	</RefParameter>
	
	<RefParameter Name="t_mrw" Comment="Time to wait after MRW or MRR (t_mrw)" DefaultValue="10" Unit="clocks" TabName="Debug" Group="DDR CONTROLLER TIMINGS" Type="hex" Min="0" Max="0x3FF" Visible="false">
		<Condition Diagnostic="" Expression="LPDDR3"/>
		<AdditionalItem Name="Width" Value="10" />
		<AdditionalItem Name="Relaxed_Allowed" Value="0" />
	</RefParameter>
	

	<!-- t_mod parameter is not allowed for relaxed timing. it has a width and possible range values. Applicable to all DDR types -->
	<RefParameter Name="t_mod" Comment="Load mode to non load mode (t_mod)" DefaultValue="12" TabName="Debug" Group="DDR CONTROLLER TIMINGS" Type="hex" Min="0" Max="0x3FF" Visible="false">
		<AdditionalItem Name="Width" Value="10" />
		<AdditionalItem Name="Relaxed_Allowed" Value="0" />
	</RefParameter>

	<!-- t_mrd parameter is not allowed for relaxed timing. it has a width and possible range values. Applicable to all DDR types with different default values	 -->
	<RefParameter Name="t_mrd" Comment="Mode Register Set to Mode Register Set (t_mrd)" DefaultValue="4" TabName="Debug" Group="DDR CONTROLLER TIMINGS" Type="hex" Min="0" Max="0x3F" Visible="false">
		<Condition Diagnostic="" Expression="DDR3"/>
		<AdditionalItem Name="Width" Value="6" />
		<AdditionalItem Name="Relaxed_Allowed" Value="0" />
	</RefParameter>

	<RefParameter Name="t_mrd" Comment="Mode Register Set to Mode Register Set (t_mrd)" DefaultValue="5" TabName="Debug" Group="DDR CONTROLLER TIMINGS" Type="hex" Min="0" Max="0x3F" Visible="false">
		<Condition Diagnostic="" Expression="LPDDR2"/>
		<AdditionalItem Name="Width" Value="6" />
		<AdditionalItem Name="Relaxed_Allowed" Value="0" />
	</RefParameter>
	
	<RefParameter Name="t_mrd" Comment="Mode Register Set to Mode Register Set (t_mrd)" DefaultValue="10" TabName="Debug" Group="DDR CONTROLLER TIMINGS" Type="hex" Min="0" Max="0x3F" Visible="false">
		<Condition Diagnostic="" Expression="LPDDR3"/>
		<AdditionalItem Name="Width" Value="6" />
		<AdditionalItem Name="Relaxed_Allowed" Value="0" />
	</RefParameter>

	<!-- t_rcd parameter is allowed for relaxed timing for all DDR types. it has a width and possible range values. Applicable to all DDR types with different default values	 -->
	<RefParameter Name="t_rcd" Comment="Mode Register Set to Mode Register Set (t_rcd), this parameter can be relaxed" DefaultValue="7" TabName="Debug" Group="DDR CONTROLLER TIMINGS" Type="hex" Min="0" Max="0x1F" Visible="false">
		<Condition Diagnostic="" Expression="DDR3"/>
		<AdditionalItem Name="Width" Value="5" />
		<AdditionalItem Name="Relaxed_Allowed" Value="1" />
	</RefParameter>

	<RefParameter Name="t_rcd" Comment="Mode Register Set to Mode Register Set (t_rcd), this parameter can be relaxed" DefaultValue="0x0A" TabName="Debug" Group="DDR CONTROLLER TIMINGS" Type="hex" Min="0" Max="0x1F" Visible="false">
		<Condition Diagnostic="" Expression="LPDDR2"/>
		<AdditionalItem Name="Width" Value="5" />
		<AdditionalItem Name="Relaxed_Allowed" Value="1" />
	</RefParameter>

	<RefParameter Name="t_rcd" Comment="Mode Register Set to Mode Register Set (t_rcd), this parameter can be relaxed" DefaultValue="0x08" TabName="Debug" Group="DDR CONTROLLER TIMINGS" Type="hex" Min="0" Max="0x1F" Visible="false">
		<Condition Diagnostic="" Expression="LPDDR3"/>
		<AdditionalItem Name="Width" Value="5" />
		<AdditionalItem Name="Relaxed_Allowed" Value="1" />
	</RefParameter>

	<!-- t_ccd parameter is not allowed for relaxed timing. it has a width and possible range values. Applicable to all DDR types -->
	<RefParameter Name="t_ccd" Comment="Min between 2 read or 2 write (t_ccd)" DefaultValue="4" TabName="Debug" Group="DDR CONTROLLER TIMINGS" Type="hex" Min="0" Max="0xF" Visible="false">
            <Condition Diagnostic="" Expression="DDR3|LPDDR3"/>
		<AdditionalItem Name="Width" Value="4" />
		<AdditionalItem Name="Relaxed_Allowed" Value="0" />
	</RefParameter>

	<!-- t_ccd parameter is not allowed for relaxed timing. it has a width and possible range values. Applicable to all DDR types -->
	<RefParameter Name="t_ccd" Comment="Min between 2 read or 2 write (t_ccd)" DefaultValue="2" TabName="Debug" Group="DDR CONTROLLER TIMINGS" Type="hex" Min="0" Max="0xF" Visible="false">
                <Condition Diagnostic="" Expression="LPDDR2"/>
		<AdditionalItem Name="Width" Value="4" />
		<AdditionalItem Name="Relaxed_Allowed" Value="0" />
	</RefParameter>

	<!-- t_rrd parameter is allowed for relaxed timing for all DDR types. it has a width and possible range values. Applicable to all DDR types -->
	<RefParameter Name="t_rrd" Comment="Min between Active to 2 banks (t_rrd)" DefaultValue="6" TabName="Debug" Group="DDR CONTROLLER TIMINGS" Type="hex" Min="0" Max="0xF" Visible="false">
		<AdditionalItem Name="Width" Value="4" />
		<AdditionalItem Name="Relaxed_Allowed" Value="1" />
	</RefParameter>

	<!-- t_faw parameter is not allowed for relaxed timing. it has a width and possible range values. Applicable to all DDR types  -->
	<RefParameter Name="t_faw" Comment="Four activate window (t_faw)" DefaultValue="0x1B" Unit="ns" TabName="Debug" Group="DDR CONTROLLER TIMINGS" Type="hex" Min="0" Max="0x3F" Visible="false">
		<Condition Diagnostic="" Expression="DDR3|LPDDR2|LPDDR3"/>
		<AdditionalItem Name="Width" Value="6" />
		<AdditionalItem Name="Relaxed_Allowed" Value="0" />
	</RefParameter>

	<!-- tFAW parameter is valid for all DDR Types, it is available for edition. Different group according to DR Typa nd different boundaries as well -->
	<RefParameter Name="tFAW" Comment="Four ACTIVATE windows (tFAW)" DefaultValue="50" Unit="ns" TabName="Parameter Settings" Group="COMMAND AND ADDRESS TIMINGS" Mode="Advanced" Type="double" Min="0.01" Max="118" >
		<Condition Diagnostic="" Expression="DDR3"/>
                <AdditionalItem Name="Speed Bin Grade Config0" Value="50" />
                <AdditionalItem Name="Speed Bin Grade Config1" Value="50" />
                <AdditionalItem Name="Speed Bin Grade Config2" Value="50" />
		<Description>Four Activate Window or tFAW: The number of cycles in which four activates are allowed within the same rank.</Description> 
	</RefParameter>

	<RefParameter Name="tFAW" Comment="Four ACTIVATE windows (tFAW)" DefaultValue="50" Unit="ns" TabName="Parameter Settings" Group="JEDEC CORE TIMINGS" Mode="Basic" Type="double" Min="0.01" Max="150" >
		<Condition Diagnostic="" Expression="LPDDR2|LPDDR3"/>
		<Description>Four Activate Window or tFAW: The number of cycles in which four activates are allowed within the same rank.</Description> 
	</RefParameter>

	
	<!-- tRASmax parameter is valid for all DDR Types, it is available for edition -->
	<RefParameter Name="tRASmax" Comment="Max between ACT and PRE to same bank in 1024 clk (tRASmax)" DefaultValue="9" Unit="tREFI" TabName="Parameter Settings" Group="COMMAND AND ADDRESS TIMINGS" Mode="Advanced" Type="integer" Min="1" Max="31">
                <AdditionalItem Name="Speed Bin Grade Config0" Value="9" />
                <AdditionalItem Name="Speed Bin Grade Config1" Value="9" />
                <AdditionalItem Name="Speed Bin Grade Config2" Value="9" />
		<Description>Max between ACT and PRE to same bank in 1024 clk: 9 *tREFI</Description> 
	</RefParameter>

	<!-- tRTP parameter is valid for all DDR Types, it is available for edition. It belongs to different group depending of the DDR Type. Unit is tCK for DDR3 and ns for other DDR types -->
	<RefParameter Name="tRTP" Comment="READ-to-PRECHARGE time (tRTP)" DefaultValue="7.5" Unit="ns" TabName="Parameter Settings" Group="COMMAND AND ADDRESS TIMINGS" Mode="Advanced" Type="double" Min="0.01" Max="58" >
		<Condition Diagnostic="" Expression="DDR3"/>
                <AdditionalItem Name="Speed Bin Grade Config0" Value="7.5" />
                <AdditionalItem Name="Speed Bin Grade Config1" Value="7.5" />
                <AdditionalItem Name="Speed Bin Grade Config2" Value="7.5" />
		<Description>Read to Precharge delay or tRTP: The number of clock cycles between a read command to a row pre-charge command of the same rank. &lt;br&gt; This parameter can be found expressed in ns in the DRAM datasheet. Tools requires a conversion to clk. Please make sure you use your target DDR clock value for conversion.</Description> 
	</RefParameter>
	
	<RefParameter Name="tRTP" Comment="READ-to-PRECHARGE time (tRTP)" DefaultValue="7.5" Unit="ns" TabName="Parameter Settings" Group="JEDEC CORE TIMINGS" Mode="Basic" Type="double" Min="0.01" Max="72" >
		<Condition Diagnostic="" Expression="LPDDR2|LPDDR3"/>
		<Description>Read to Precharge delay or tRTP: The number of clock cycles between a read command to a row pre-charge command of the same rank. &lt;br&gt; This parameter can be found expressed in ns in the DRAM datasheet. Tools requires a conversion to clk. Please make sure you use your target DDR clock value for conversion.</Description> 
	</RefParameter>
	
	<!-- tRC parameter is valid for all DDR Types, it is available for edition -->
	<RefParameter Name="tRC" Comment="Row Cycle Time (tRC)" DefaultValue="52.5" Unit="ns" TabName="Parameter Settings" Group="JEDEC CORE TIMINGS" Mode="Advanced" Type="double" Min="0.01" Max="240" >
                <Condition Diagnostic="" Expression="DDR3"/>
                <AdditionalItem Name="Speed Bin Grade Config0" Value="48.75" />
                <AdditionalItem Name="Speed Bin Grade Config1" Value="50.625" />
                <AdditionalItem Name="Speed Bin Grade Config2" Value="52.5" />
		<Description>Row Cycle Time or tRC:This sets the number of cpu cycles a memory row (Remeber that memory is devided into "cells" much like an excel spredsheet) takes to complete a full cycle. A full cycle is from row activation to precharging of the active row. This setting has major affect on memory speed w/ a lower timing being faster. tRC= tras + tRP</Description> 
	</RefParameter>
 
        <RefParameter Name="tRC" Comment="Row Cycle Time (tRC)" DefaultValue="63" Unit="ns" TabName="Parameter Settings" Group="JEDEC CORE TIMINGS" Mode="Basic" Type="double" Min="0.01" Max="240" >
                <Condition Diagnostic="" Expression="LPDDR2|LPDDR3"/>
		<Description>Row Cycle Time or tRC:This sets the number of cpu cycles a memory row (Remeber that memory is devided into "cells" much like an excel spredsheet) takes to complete a full cycle. A full cycle is from row activation to precharging of the active row. This setting has major affect on memory speed w/ a lower timing being faster. tRC= tras + tRP</Description> 
	</RefParameter>

	<!-- tREFI parameter is valid for all DDR Types, it is available for edition, it can take 2 values: 3.9 µs and 7.8µs. Different group dependeing DDR Type -->
	<RefParameter Name="tREFI" Comment="Refresh Interval Time (tREFI)" DefaultValue="7.8" Unit="us" TabName="Parameter Settings" Group="JEDEC CORE TIMINGS" Mode="Advanced" Type="string">
		<Condition Diagnostic="" Expression="DDR3"/>
                <AdditionalItem Name="Speed Bin Grade Config0" Value="7.8" />
                <AdditionalItem Name="Speed Bin Grade Config1" Value="7.8" />
                <AdditionalItem Name="Speed Bin Grade Config2" Value="7.8" />
		<Description>Refresh Mode Select / Refresh Period or tREFi: Sets the number of clock cycles refreshes. &lt;br&gt;3,9us (DDR TcMax above 85°C) or 7,8us (DDR TcMax 85°C).</Description> 
	</RefParameter>
	
	<RefParameter Name="tREFI" Comment="Refresh Interval Time (tREFI)" DefaultValue="3.9" Unit="us" TabName="Parameter Settings" Group="REFRESH PARAMETERS" Mode="Basic" Type="list">
		<Condition Diagnostic="" Expression="LPDDR2|LPDDR3"/>
		<PossibleValue Comment="3.9" Value="3.9"/>
		<PossibleValue Comment="7.8" Value="7.8"/>
		<Description>Refresh Mode Select / Refresh Period or tREFi: Sets the number of clock cycles refreshes will be executed. &lt;br&gt;Possible values are 3,9us and 7,8us.</Description> 
	</RefParameter>

	<!-- tWTR parameter is valid for all DDR Types, it is available for edition. It belongs to different group depending of DDR type, with different boundaries as well. Unit is tCK for DDR3 and ns for other DDR types -->
	<RefParameter Name="tWTR" Comment="Write recovery time (tWTR)" DefaultValue="7.5" Unit="ns" TabName="Parameter Settings" Group="COMMAND AND ADDRESS TIMINGS" Mode="Advanced" Type="double" Min="0.01" Max="98" >
		<Condition Diagnostic="" Expression="DDR3"/>
                <AdditionalItem Name="Speed Bin Grade Config0" Value="7.5" />
                <AdditionalItem Name="Speed Bin Grade Config1" Value="7.5" />
                <AdditionalItem Name="Speed Bin Grade Config2" Value="7.5" />
		<Description>Delay from start of internal write transaction to internal read command. &lt;br&gt; This parameter can be found expressed in ns in the DRAM datasheet. Tools requires a conversion to clk. Please make sure you use your target DDR clock value for conversion.</Description> 
	</RefParameter>

	<RefParameter Name="tWTR" Comment="Write recovery time (tWTR)" DefaultValue="10" Unit="ns" TabName="Parameter Settings" Group="JEDEC CORE TIMINGS" Mode="Basic" Type="double" Min="0.01" Max="135" >
		<Condition Diagnostic="" Expression="LPDDR2|LPDDR3"/>
		<Description>Delay from start of internal write transaction to internal read command. &lt;br&gt; This parameter can be found expressed in ns in the DRAM datasheet. Tools requires a conversion to clk. Please make sure you use your target DDR clock value for conversion.</Description> 
	</RefParameter>

	<!-- t_ras_max is not allowed for relaxed timing. it has a width and possible range values. Applicable to all DDR types	 -->
	<RefParameter Name="t_ras_max" Comment="Max between ACT and PRE to same bank in 1024 clk (t_ras_max)" DefaultValue="0x24" TabName="Debug" Group="DDR CONTROLLER TIMINGS" Type="hex" Min="0" Max="0x7F" Visible="false">
		<Condition Diagnostic="" Expression="DDR3"/>
		<AdditionalItem Name="Width" Value="7" />
		<AdditionalItem Name="Relaxed_Allowed" Value="0" />
	</RefParameter>

	<RefParameter Name="t_ras_max" Comment="Max between ACT and PRE to same bank in 1024 clk (t_ras_max)" DefaultValue="0x12" TabName="Debug" Group="DDR CONTROLLER TIMINGS" Type="hex" Min="0" Max="0x7F" Visible="false">
		<Condition Diagnostic="" Expression="LPDDR2|LPDDR3"/>
		<AdditionalItem Name="Width" Value="7" />
		<AdditionalItem Name="Relaxed_Allowed" Value="0" />
	</RefParameter>

	<!-- t_ras_min parameter is allowed for relaxed timing for all DDR types. it has a width and possible range values. Applicable to all DDR types  -->
	<RefParameter Name="t_ras_min" Comment="Min between ACT and PRE (t_ras_min)" DefaultValue="0x14" TabName="Debug" Group="DDR CONTROLLER TIMINGS" Type="hex" Min="0" Max="0x7F" Visible="false">
		<Condition Diagnostic="" Expression="DDR3"/>
		<AdditionalItem Name="Width" Value="7" />
		<AdditionalItem Name="Relaxed_Allowed" Value="1" />
	</RefParameter>
	
	<RefParameter Name="t_ras_min" Comment="Min between ACT and PRE (t_ras_min)" DefaultValue="0x17" TabName="Debug" Group="DDR CONTROLLER TIMINGS" Type="hex" Min="0" Max="0x7F" Visible="false">
		<Condition Diagnostic="" Expression="LPDDR2|LPDDR3"/>
		<AdditionalItem Name="Width" Value="7" />
		<AdditionalItem Name="Relaxed_Allowed" Value="1" />
	</RefParameter>
	
	<!-- t_xp parameter is valid for all DDR Types, with different default values, is not allowed for relaxed timing. it has a width and possible range values -->
	<RefParameter Name="t_xp" Comment="Exit Power Down (t_xp)" DefaultValue="0x0A" TabName="Debug" Group="DDR CONTROLLER TIMINGS" Type="hex" Min="0" Max="0x1F" Visible="false"> <!-- revert for 1.32 -->
		<Condition Diagnostic="" Expression="DDR3"/>
		<AdditionalItem Name="Width" Value="5" />
		<AdditionalItem Name="Relaxed_Allowed" Value="0" />
	</RefParameter>

	<RefParameter Name="t_xp" Comment="Exit Power Down (t_xp)" DefaultValue="0x04" TabName="Debug" Group="DDR CONTROLLER TIMINGS" Type="hex" Min="0" Max="0x1F" Visible="false">
		<Condition Diagnostic="" Expression="LPDDR2|LPDDR3"/>
		<AdditionalItem Name="Width" Value="5" />
		<AdditionalItem Name="Relaxed_Allowed" Value="0" />
	</RefParameter>

	<!-- t_rd2pre parameter is valid for all DDR Types, is allowed for relaxed timing only for DDR3 type. it has a width -->
	<RefParameter Name="t_rd2pre" Comment="Min RD to PRE in same bank (t_rd2pre)" DefaultValue="0x04" TabName="Debug" Group="DDR CONTROLLER TIMINGS" Type="hex" Min="0" Max="0x1F" Visible="false">
	        <Condition Diagnostic="" Expression="DDR3"/>
                <AdditionalItem Name="Width" Value="5" />
		<AdditionalItem Name="Relaxed_Allowed" Value="1" />
	</RefParameter>

	<!-- t_rd2pre parameter is valid for all DDR Types, is not allowed for relaxed timing for LPDDR2/LPDDR3 types. it has a width -->
	<RefParameter Name="t_rd2pre" Comment="Min RD to PRE in same bank (t_rd2pre)" DefaultValue="0x06" TabName="Debug" Group="DDR CONTROLLER TIMINGS" Type="hex" Min="0" Max="0x1F" Visible="false">
		<Condition Diagnostic="" Expression="LPDDR2"/>
                <AdditionalItem Name="Width" Value="5" />
		<AdditionalItem Name="Relaxed_Allowed" Value="0" />
	</RefParameter>

        <RefParameter Name="t_rd2pre" Comment="Min RD to PRE in same bank (t_rd2pre)" DefaultValue="0x04" TabName="Debug" Group="DDR CONTROLLER TIMINGS" Type="hex" Min="0" Max="0x1F" Visible="false">
	        <Condition Diagnostic="" Expression="LPDDR3"/>
                <AdditionalItem Name="Width" Value="5" />
		<AdditionalItem Name="Relaxed_Allowed" Value="0" />
	</RefParameter>

	<!-- t_rp parameter is valid for all DDR Types, with different default values, it is allowed for relaxed timing. it has a width -->
	<RefParameter Name="t_rp" Comment="PRECHARGE command period (t_rp), this parameter can be relaxed" DefaultValue="0x07" TabName="Debug" Group="DDR CONTROLLER TIMINGS" Type="hex" Min="0" Max="0x1F" Visible="false">
		<Condition Diagnostic="" Expression="DDR3"/>
		<AdditionalItem Name="Width" Value="5" />
		<AdditionalItem Name="Relaxed_Allowed" Value="1" />
	</RefParameter>

	<RefParameter Name="t_rp" Comment="PRECHARGE command period (t_rp), this parameter can be relaxed" DefaultValue="0x0C" TabName="Debug" Group="DDR CONTROLLER TIMINGS" Type="hex" Min="0" Max="0x1F" Visible="false">
		<Condition Diagnostic="" Expression="LPDDR2|LPDDR3"/>
		<AdditionalItem Name="Width" Value="5" />
		<AdditionalItem Name="Relaxed_Allowed" Value="1" />
	</RefParameter>
	
	<!-- t_cksrx parameter is valid for all DDR Types, is not allowed for relaxed timing. it has a width parameter -->
	<RefParameter Name="t_cksrx" Comment="Min clock stable before self refresh exit (t_cksrx)" DefaultValue="0x06" Unit="ns" TabName="Debug" Group="DDR CONTROLLER TIMINGS" Type="hex" Min="0" Max="0xF" Visible="false">
		<Condition Diagnostic="" Expression="DDR3"/>
		<AdditionalItem Name="Width" Value="4" />
		<AdditionalItem Name="Relaxed_Allowed" Value="0" />
	</RefParameter>

	<RefParameter Name="t_cksrx" Comment="Min clock stable before self refresh exit (t_cksrx)" DefaultValue="0x05" Unit="ns" TabName="Debug" Group="DDR CONTROLLER TIMINGS" Type="hex" Min="0" Max="0xF" Visible="false">
		<Condition Diagnostic="" Expression="LPDDR2"/>
		<AdditionalItem Name="Width" Value="4" />
		<AdditionalItem Name="Relaxed_Allowed" Value="0" />
	</RefParameter>

	<RefParameter Name="t_cksrx" Comment="Min clock stable before self refresh exit (t_cksrx)" DefaultValue="0x02" Unit="ns" TabName="Debug" Group="DDR CONTROLLER TIMINGS" Type="hex" Min="0" Max="0xF" Visible="false">
		<Condition Diagnostic="" Expression="LPDDR3"/>
		<AdditionalItem Name="Width" Value="4" />
		<AdditionalItem Name="Relaxed_Allowed" Value="0" />
	</RefParameter>
	
	<!-- t_cksre parameter is valid for all DDR Types, is not allowed for relaxed timing. it has a width parameter -->
	<RefParameter Name="t_cksre" Comment="min clock stable after self refresh entry (t_cksre)" DefaultValue="0x06" Unit="ns" TabName="Debug" Group="DDR CONTROLLER TIMINGS" Type="hex" Min="0" Max="0xF" Visible="false">
		<Condition Diagnostic="" Expression="DDR3"/>
		<AdditionalItem Name="Width" Value="4" />
		<AdditionalItem Name="Relaxed_Allowed" Value="0" />
	</RefParameter>

	<RefParameter Name="t_cksre" Comment="min clock stable after self refresh entry (t_cksre)" DefaultValue="0x05" Unit="ns" TabName="Debug" Group="DDR CONTROLLER TIMINGS" Type="hex" Min="0" Max="0xF" Visible="false">
		<Condition Diagnostic="" Expression="LPDDR2"/>
		<AdditionalItem Name="Width" Value="4" />
		<AdditionalItem Name="Relaxed_Allowed" Value="0" />
	</RefParameter>

	<RefParameter Name="t_cksre" Comment="min clock stable after self refresh entry (t_cksre)" DefaultValue="0x02" Unit="ns" TabName="Debug" Group="DDR CONTROLLER TIMINGS" Type="hex" Min="0" Max="0xF" Visible="false">
		<Condition Diagnostic="" Expression="LPDDR3"/>
		<AdditionalItem Name="Width" Value="4" />
		<AdditionalItem Name="Relaxed_Allowed" Value="0" />
	</RefParameter>

	<!-- t_ckesr parameter is valid for all DDR Types, is not allowed for relaxed timing. it has a width parameter -->
	<RefParameter Name="t_ckesr" Comment="Min CKE low SR / Power down (t_ckesr)" DefaultValue="0x04" Unit="clocks" TabName="Debug" Group="DDR CONTROLLER TIMINGS" Type="hex" Min="0" Max="0x3F" Visible="false">
		<AdditionalItem Name="Width" Value="6" />
		<AdditionalItem Name="Relaxed_Allowed" Value="0" />
	</RefParameter>

	<!-- t_cke parameter is valid for all DDR Types, is not allowed for relaxed timing. it has a width parameter -->
	<RefParameter Name="t_cke" Comment="CKE minimum pulse width (t_cke)" DefaultValue="0x03" Unit="clocks" TabName="Debug" Group="DDR CONTROLLER TIMINGS" Type="hex" Min="0" Max="0x3F" Visible="false">
		<Condition Diagnostic="" Expression="DDR3"/>
		<AdditionalItem Name="Width" Value="6" />
		<AdditionalItem Name="Relaxed_Allowed" Value="0" />
	</RefParameter>

	<RefParameter Name="t_cke" Comment="CKE minimum pulse width (t_cke)" DefaultValue="8" Unit="clocks" TabName="Debug" Group="DDR CONTROLLER TIMINGS" Type="hex" Min="0" Max="0x3F" Visible="false">
		<Condition Diagnostic="" Expression="LPDDR2|LPDDR3"/>
		<AdditionalItem Name="Width" Value="6" />
		<AdditionalItem Name="Relaxed_Allowed" Value="0" />
	</RefParameter>

	<!-- t_ckdpde parameter is valid for all DDR Types, is not allowed for relaxed timing. it has a width parameter -->
	<RefParameter Name="t_ckdpde" Comment="Clock disable delay after DPDN (t_ckdpde)" DefaultValue="0x02" Unit="clocks" TabName="Debug" Group="DDR CONTROLLER TIMINGS" Type="hex" Min="0" Max="0xF" Visible="false">
		<AdditionalItem Name="Width" Value="4" />
		<AdditionalItem Name="Relaxed_Allowed" Value="0" />
	</RefParameter>

	<!-- t_ckdpdx parameter is valid for all DDR Types, is not allowed for relaxed timing. it has a width parameter -->
	<RefParameter Name="t_ckdpdx" Comment="Clock stable time before DPDX (t_ckdpdx)" DefaultValue="0x02" Unit="clocks" TabName="Debug" Group="DDR CONTROLLER TIMINGS" Type="hex" Min="0" Max="0xF" Visible="false">
		<AdditionalItem Name="Width" Value="4" />
		<AdditionalItem Name="Relaxed_Allowed" Value="0" />
	</RefParameter>

	<!-- t_ckcsx parameter is valid for all DDR Types, is not allowed for relaxed timing. it has a width parameter -->
	<RefParameter Name="t_ckcsx" Comment="Clock stable time before next command after Clock Stop Exit (t_ckcsx)" DefaultValue="0x02" Unit="clocks" TabName="Debug" Group="DDR CONTROLLER TIMINGS" Type="hex" Min="0" Max="0xF" Visible="false">
                <Condition Diagnostic="" Expression="DDR3"/>
		<AdditionalItem Name="Width" Value="4" />
		<AdditionalItem Name="Relaxed_Allowed" Value="0" />
	</RefParameter>

	<RefParameter Name="t_ckcsx" Comment="Clock stable time before next command after Clock Stop Exit (t_ckcsx)" DefaultValue="0x06" Unit="clocks" TabName="Debug" Group="DDR CONTROLLER TIMINGS" Type="hex" Min="0" Max="0xF" Visible="false">
                <Condition Diagnostic="" Expression="LPDDR2"/>
		<AdditionalItem Name="Width" Value="4" />
		<AdditionalItem Name="Relaxed_Allowed" Value="1" />
	</RefParameter>

        <RefParameter Name="t_ckcsx" Comment="Clock stable time before next command after Clock Stop Exit (t_ckcsx)" DefaultValue="0x06" Unit="clocks" TabName="Debug" Group="DDR CONTROLLER TIMINGS" Type="hex" Min="0" Max="0xF" Visible="false">
                <Condition Diagnostic="" Expression="LPDDR3"/>
		<AdditionalItem Name="Width" Value="4" />
		<AdditionalItem Name="Relaxed_Allowed" Value="0" />
	</RefParameter>

	<!-- t_ckpde parameter is valid for all DDR Types, is not allowed for relaxed timing. it has a width parameter -->
	<RefParameter Name="t_ckpde" Comment="Clock disable delay after Enter Power-down (t_ckpde)" DefaultValue="0x02" Unit="clocks" TabName="Debug" Group="DDR CONTROLLER TIMINGS" Type="hex" Min="0" Max="0xF" Visible="false">
		<AdditionalItem Name="Width" Value="4" />
		<AdditionalItem Name="Relaxed_Allowed" Value="0" />
	</RefParameter>

	<!-- t_ckpdx parameter is valid for all DDR Types, is not allowed for relaxed timing. it has a width parameter -->
	<RefParameter Name="t_ckpdx" Comment="Clock stable time before Exit Power-down (t_ckpdx)" DefaultValue="0x02" Unit="clocks" TabName="Debug" Group="DDR CONTROLLER TIMINGS" Type="hex" Min="0" Max="0xF" Visible="false">
		<AdditionalItem Name="Width" Value="4" />
		<AdditionalItem Name="Relaxed_Allowed" Value="0" />
	</RefParameter>

	<!-- t_xs_dll_x32 parameter is valid for all DDR Types, is not allowed for relaxed timing. it has a width parameter -->
	<RefParameter Name="t_xs_dll_x32" Comment="Exit SR to CMD  requiring locked DLL (t_xs_dll_x32)" DefaultValue="0x10" TabName="Debug" Type="hex" Min="0" Max="0x7F" Visible="false">
	        <Condition Diagnostic="" Expression="DDR3"/>
                <AdditionalItem Name="Width" Value="7" />
		<AdditionalItem Name="Relaxed_Allowed" Value="0" />
	</RefParameter>

	<RefParameter Name="t_xs_dll_x32" Comment="Exit SR to CMD  requiring locked DLL (t_xs_dll_x32)" DefaultValue="68" TabName="Debug" Type="hex" Min="0" Max="0x7F" Visible="false">
	        <Condition Diagnostic="" Expression="LPDDR2|LPDDR3"/>
                <AdditionalItem Name="Width" Value="7" />
		<AdditionalItem Name="Relaxed_Allowed" Value="0" />
        </RefParameter>

	<!-- t_xs_x32 parameter is valid for all DDR Types, is not allowed for relaxed timing. it has a width parameter -->
	<RefParameter Name="t_xs_x32" Comment="Exit Self Refresh to CMD not requiring locked DLL (t_xs_x32)" DefaultValue="0x05" Unit="clocks" TabName="Debug" Group="DDR CONTROLLER TIMINGS" Type="hex" Min="0" Max="0x7F" Visible="false">
		<Condition Diagnostic="" Expression="DDR3"/>
		<AdditionalItem Name="Width" Value="7" />
		<AdditionalItem Name="Relaxed_Allowed" Value="0" />
	</RefParameter>

	<RefParameter Name="t_xs_x32" Comment="Exit Self Refresh to CMD not requiring locked DLL (t_xs_x32)" DefaultValue="5" Unit="clocks" TabName="Debug" Group="DDR CONTROLLER TIMINGS" Type="hex" Min="0" Max="0x7F" Visible="false">
		<Condition Diagnostic="" Expression="LPDDR2|LPDDR3"/>
		<AdditionalItem Name="Width" Value="7" />
		<AdditionalItem Name="Relaxed_Allowed" Value="0" />
	</RefParameter>

	<!-- t_xsr parameter is valid for all DDR Types, is not allowed for relaxed timing. it has a width parameter -->
	<RefParameter Name="t_xsr" Comment="Exit self refresh to any command (t_xsr)" DefaultValue="0xA0" TabName="Debug" Group="DDR CONTROLLER TIMINGS" Type="hex" Min="0" Max="0xFFF" Visible="false">
	        <Condition Diagnostic="" Expression="DDR3"/>	
                <AdditionalItem Name="Width" Value="12" />
		<AdditionalItem Name="Relaxed_Allowed" Value="0" />
	</RefParameter>

        <RefParameter Name="t_xsr" Comment="Exit self refresh to any command (t_xsr)" DefaultValue="0x4A" TabName="Debug" Group="DDR CONTROLLER TIMINGS" Type="hex" Min="0" Max="0xFFF" Visible="false">
	        <Condition Diagnostic="" Expression="LPDDR2"/>	
                <AdditionalItem Name="Width" Value="12" />
		<AdditionalItem Name="Relaxed_Allowed" Value="0" />
	</RefParameter>

        <RefParameter Name="t_xsr" Comment="Exit self refresh to any command (t_xsr)" DefaultValue="0x75" TabName="Debug" Group="DDR CONTROLLER TIMINGS" Type="hex" Min="0" Max="0xFFF" Visible="false">
	        <Condition Diagnostic="" Expression="LPDDR3"/>	
                <AdditionalItem Name="Width" Value="12" />
		<AdditionalItem Name="Relaxed_Allowed" Value="0" />
	</RefParameter>

	<!-- t_rfc_nom_x1_x32 parameter is valid for all DDR Types, is not allowed for relaxed timing. it has a width parameter -->
	<RefParameter Name="t_rfc_nom_x1_x32" Comment="tREFI in multiple of 32 clocks (t_rfc_nom_x1_x32)" DefaultValue="0x80" TabName="Debug" Group="DDR CONTROLLER TIMINGS" Type="hex" Min="0" Max="0xFFF" Visible="false">
		<Condition Diagnostic="" Expression="DDR3"/>
		<AdditionalItem Name="Width" Value="12" />
		<AdditionalItem Name="Relaxed_Allowed" Value="0" />
	</RefParameter>

	<RefParameter Name="t_rfc_nom_x1_x32" Comment="tREFI in multiple of 32 clocks (t_rfc_nom_x1_x32)" DefaultValue="0x40" TabName="Debug" Group="DDR CONTROLLER TIMINGS" Type="hex" Min="0" Max="0xFFF" Visible="false">
		<Condition Diagnostic="" Expression="LPDDR2|LPDDR3"/>
		<AdditionalItem Name="Width" Value="12" />
		<AdditionalItem Name="Relaxed_Allowed" Value="0" />
	</RefParameter>
	
	<!-- t_rfc_min parameter is valid for all DDR Types, is not allowed for relaxed timing. it has a width parameter -->
	<RefParameter Name="t_rfc_min" Comment="Refresh Control (t_rfc_min)" DefaultValue="0x8A" Unit="clocks" TabName="Debug" Group="DDR CONTROLLER TIMINGS" Type="hex" Min="0" Max="0x3FF" Visible="false">
		<Condition Diagnostic="" Expression="DDR3"/>
		<AdditionalItem Name="Width" Value="10" />
		<AdditionalItem Name="Relaxed_Allowed" Value="0" />
	</RefParameter>

	<RefParameter Name="t_rfc_min" Comment="Refresh Control (t_rfc_min)" DefaultValue="0x45" Unit="clocks" TabName="Debug" Group="DDR CONTROLLER TIMINGS" Type="hex" Min="0" Max="0x3FF" Visible="false">
		<Condition Diagnostic="" Expression="LPDDR2"/>
		<AdditionalItem Name="Width" Value="10" />
		<AdditionalItem Name="Relaxed_Allowed" Value="0" />
	</RefParameter>

	<RefParameter Name="t_rfc_min" Comment="Refresh Control (t_rfc_min)" DefaultValue="0x6F" Unit="clocks" TabName="Debug" Group="DDR CONTROLLER TIMINGS" Type="hex" Min="0" Max="0x3FF" Visible="false">
		<Condition Diagnostic="" Expression="LPDDR3"/>
		<AdditionalItem Name="Width" Value="10" />
		<AdditionalItem Name="Relaxed_Allowed" Value="0" />
	</RefParameter>
	
	<!-- wr_odt_hold parameter is valid for all DDR Types, is not allowed for relaxed timing. it has a width parameter -->
	<RefParameter Name="wr_odt_hold" Comment="Cycle to hold ODT for Write, min 2 recommended (wr_odt_hold)" DefaultValue="0x06" Unit="clocks" TabName="Debug" Group="DDR CONTROLLER TIMINGS" Type="hex" Min="0" Max="0xF" Visible="false">
		<Condition Diagnostic="" Expression="DDR3"/>
		<AdditionalItem Name="Width" Value="4" />
		<AdditionalItem Name="Relaxed_Allowed" Value="0" />
	</RefParameter>

	<RefParameter Name="wr_odt_hold" Comment="Cycle to hold ODT for Write, min 2 recommended (wr_odt_hold)" DefaultValue="4" Unit="clocks" TabName="Debug" Group="DDR CONTROLLER TIMINGS" Type="hex" Min="0" Max="0xF" Visible="false">
		<Condition Diagnostic="" Expression="LPDDR2|LPDDR3"/>
		<AdditionalItem Name="Width" Value="4" />
		<AdditionalItem Name="Relaxed_Allowed" Value="0" />
	</RefParameter>

	<!-- wr_odt_delay parameter is valid for all DDR Types, is not allowed for relaxed timing. it has a width parameter -->
	<RefParameter Name="wr_odt_delay" Comment="ODT delay should be set to 0 for DDR3 (wr_odt_delay)" DefaultValue="0x00" Unit="clocks" TabName="Debug" Group="DDR CONTROLLER TIMINGS" Type="hex" Min="0" Max="0x1F" Visible="false">
		<AdditionalItem Name="Width" Value="5" />
		<AdditionalItem Name="Relaxed_Allowed" Value="0" />
	</RefParameter>

	<!-- rd_odt_hold parameter is valid for all DDR Types, is not allowed for relaxed timing. it has a width parameter -->
	<RefParameter Name="rd_odt_hold" Comment="Cycle to hold ODT for Read min 2 recommended (rd_odt_hold)" DefaultValue="0x06" Unit="clocks" TabName="Debug" Group="DDR CONTROLLER TIMINGS" Type="hex" Min="0" Max="0xF" Visible="false">
		<Condition Diagnostic="" Expression="DDR3"/>
		<AdditionalItem Name="Width" Value="4" />
		<AdditionalItem Name="Relaxed_Allowed" Value="0" />
	</RefParameter>

	<RefParameter Name="rd_odt_hold" Comment="Cycle to hold ODT for Read min 2 recommended (rd_odt_hold)" DefaultValue="4" Unit="clocks" TabName="Debug" Group="DDR CONTROLLER TIMINGS" Type="hex" Min="0" Max="0xF" Visible="false">
		<Condition Diagnostic="" Expression="LPDDR2|LPDDR3"/>
		<AdditionalItem Name="Width" Value="4" />
		<AdditionalItem Name="Relaxed_Allowed" Value="0" />
	</RefParameter>

	<!-- rd_odt_delay parameter is valid for all DDR Types, is not allowed for relaxed timing. it has a width parameter -->
	<RefParameter Name="rd_odt_delay" Comment="ODT delay should be set to CL-CWL for DDR3 (rd_odt_delay)" DefaultValue="0x00" Unit="clocks" TabName="Debug" Group="DDR CONTROLLER TIMINGS" Type="hex" Min="0" Max="0x1F" Visible="false">
		<AdditionalItem Name="Width" Value="5" />
		<AdditionalItem Name="Relaxed_Allowed" Value="0" />
	</RefParameter>

	<!-- dfi_t_rddata_en parameter is valid for all DDR Types, is not allowed for relaxed timing. it has a width parameter -->
	<RefParameter Name="dfi_t_rddata_en" Comment="Num of clocks from DFI read to readdata_en (RL-2) (dfi_t_rddata_en)" DefaultValue="6" Unit="clocks" TabName="Debug" Type="hex" Min="0" Max="0x7F" Visible="false">
		<Condition Diagnostic="" Expression="DDR3|LPDDR3"/>
        <AdditionalItem Name="Width" Value="7" />
		<AdditionalItem Name="Relaxed_Allowed" Value="0" />
	</RefParameter>

	<!-- dfi_t_rddata_en parameter is valid for all DDR Types, is not allowed for relaxed timing. it has a width parameter -->
	<RefParameter Name="dfi_t_rddata_en" Comment="Num of clocks from DFI read to readdata_en (RL-2) (dfi_t_rddata_en)" DefaultValue="3" Unit="clocks" TabName="Debug" Type="hex" Min="0" Max="0x7F" Visible="false">
		<Condition Diagnostic="" Expression="LPDDR2"/>
                <AdditionalItem Name="Width" Value="7" />
		<AdditionalItem Name="Relaxed_Allowed" Value="0" />
	</RefParameter>

	<!-- dfi_tphy_wrlat parameter is valid for all DDR Types, is not allowed for relaxed timing. it has a width parameter -->
	<RefParameter Name="dfi_tphy_wrlat" Comment="Num of clocks from DFI write to wrdata_en (WL-1) (dfi_tphy_wrlat)" DefaultValue="5" Unit="clocks" TabName="Debug" Type="hex" Min="0" Max="0x3F" Visible="false">
		<Condition Diagnostic="" Expression="DDR3"/>
		<AdditionalItem Name="Width" Value="6" />
		<AdditionalItem Name="Relaxed_Allowed" Value="0" />
	</RefParameter>

	<RefParameter Name="dfi_tphy_wrlat" Comment="Num of clocks from DFI write to wrdata_en (WL-1) (dfi_tphy_wrlat)" DefaultValue="4" Unit="clocks" TabName="Debug" Type="hex" Min="0" Max="0x3F" Visible="false">
		<Condition Diagnostic="" Expression="LPDDR2"/>
		<AdditionalItem Name="Width" Value="6" />
		<AdditionalItem Name="Relaxed_Allowed" Value="0" />
	</RefParameter>
	
	<RefParameter Name="dfi_tphy_wrlat" Comment="Num of clocks from DFI write to wrdata_en (WL-1) (dfi_tphy_wrlat)" DefaultValue="5" Unit="clocks" TabName="Debug" Type="hex" Min="0" Max="0x3F" Visible="false">
		<Condition Diagnostic="" Expression="LPDDR3"/>
		<AdditionalItem Name="Width" Value="6" />
		<AdditionalItem Name="Relaxed_Allowed" Value="0" />
	</RefParameter>

	<!-- tdlllock parameter is valid for all DDR Types, is not allowed for relaxed timing. it has a width parameter -->
	<RefParameter Name="tdlllock" Comment="DLL lock time (5.12uS) (tdlllock)" DefaultValue="0xA90" TabName="Debug" Group="DDR PHY TIMINGS" Type="hex" Min="0" Max="0xFFF" Visible="false">
		<AdditionalItem Name="Width" Value="12" />
		<AdditionalItem Name="Relaxed_Allowed" Value="0" />
	</RefParameter>

	<!-- tdllsrst parameter is valid for all DDR Types, is not allowed for relaxed timing. it has a width parameter -->
	<RefParameter Name="tdllsrst" Comment="DLL soft reset tDLLSRST: max(50nS, 8CK) (tdllsrst)" DefaultValue="0x1B" TabName="Debug" Group="DDR PHY TIMINGS" Type="hex" Min="0" Max="0x3F" Visible="false">
		<AdditionalItem Name="Width" Value="6" />
		<AdditionalItem Name="Relaxed_Allowed" Value="0" />
	</RefParameter>

	<!-- tdinit1 parameter is valid for all DDR Types, is not allowed for relaxed timing. it has a width parameter -->
	<RefParameter Name="tdinit1" Comment="tDINIT1" DefaultValue="0x8F" TabName="Debug" Group="DDR PHY TIMINGS" Type="hex" Min="0" Max="0xFF" Visible="false">
		<Condition Diagnostic="" Expression="DDR3"/>
		<AdditionalItem Name="Width" Value="8" />
		<AdditionalItem Name="Relaxed_Allowed" Value="0" />
	</RefParameter>

	<RefParameter Name="tdinit1" Comment="tDINIT1" DefaultValue="0x35" TabName="Debug" Group="DDR PHY TIMINGS" Type="hex" Min="0" Max="0xFF" Visible="false">
		<Condition Diagnostic="" Expression="LPDDR2|LPDDR3"/>
		<AdditionalItem Name="Width" Value="8" />
		<AdditionalItem Name="Relaxed_Allowed" Value="0" />
	</RefParameter>

	<!-- tdinit0 parameter is valid for all DDR Types, is not allowed for relaxed timing. it has a width parameter -->
	<RefParameter Name="tdinit0" Comment="tDINIT0" DefaultValue="0x40740" TabName="Debug" Group="DDR PHY TIMINGS" Type="hex" Min="0" Max="0x7FFFF" Visible="false">
		<Condition Diagnostic="" Expression="DDR3"/>
		<AdditionalItem Name="Width" Value="19" />
		<AdditionalItem Name="Relaxed_Allowed" Value="0" />
	</RefParameter>

	<RefParameter Name="tdinit0" Comment="tDINIT0" DefaultValue="0x19C80" TabName="Debug" Group="DDR PHY TIMINGS" Type="hex" Min="0" Max="0x7FFFF" Visible="false">
		<Condition Diagnostic="" Expression="LPDDR2|LPDDR3"/>
		<AdditionalItem Name="Width" Value="19" />
		<AdditionalItem Name="Relaxed_Allowed" Value="0" />
	</RefParameter>

	<!-- tdinit2 parameter is valid for all DDR Types, is not allowed for relaxed timing. it has a width parameter -->
	<RefParameter Name="tdinit2" Comment="tDINIT2" DefaultValue="0x19C80" TabName="Debug" Group="DDR PHY TIMINGS" Type="hex" Min="0" Max="0x1FFFF" Visible="false">
		<Condition Diagnostic="" Expression="DDR3"/>
		<AdditionalItem Name="Width" Value="17" />
		<AdditionalItem Name="Relaxed_Allowed" Value="0" />
	</RefParameter>

	<RefParameter Name="tdinit2" Comment="tDINIT2" DefaultValue="0x16B0" TabName="Debug" Group="DDR PHY TIMINGS" Type="hex" Min="0" Max="0x1FFFF" Visible="false">
		<Condition Diagnostic="" Expression="LPDDR2|LPDDR3"/>
		<AdditionalItem Name="Width" Value="17" />
		<AdditionalItem Name="Relaxed_Allowed" Value="0" />
	</RefParameter>

	<!-- tdinit3 parameter is valid for all DDR Types, is not allowed for relaxed timing. it has a width parameter -->
	<RefParameter Name="tdinit3" Comment="tDINIT3" DefaultValue="0x216" TabName="Debug" Group="DDR PHY TIMINGS" Type="hex" Min="0" Max="0x3FF" Visible="false">
		<Condition Diagnostic="" Expression="DDR3"/>
		<AdditionalItem Name="Width" Value="10" />
		<AdditionalItem Name="Relaxed_Allowed" Value="0" />
	</RefParameter>

	<RefParameter Name="tdinit3" Comment="tDINIT3" DefaultValue="0x210" TabName="Debug" Group="DDR PHY TIMINGS" Type="hex" Min="0" Max="0x3FF" Visible="false">
		<Condition Diagnostic="" Expression="LPDDR2|LPDDR3"/>
		<AdditionalItem Name="Width" Value="10" />
		<AdditionalItem Name="Relaxed_Allowed" Value="0" />
	</RefParameter>

	<!-- tccd parameter is valid for all DDR Types, is allowed for relaxed timing. it has a width parameter -->
	<RefParameter Name="tccd" Comment="CAS#-to-CAS# command delay (tccd), this parameter can be relaxed" DefaultValue="0x00" Unit="clocks" TabName="Debug" Group="DDR PHY TIMINGS" Type="hex" Min="0" Max="0x1" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
		<AdditionalItem Name="Relaxed_Allowed" Value="1" />
	</RefParameter>

	<!-- trc parameter is valid for all DDR Types, is allowed for relaxed timing. it has a width parameter -->
	<RefParameter Name="trc" Comment="trc, this parameter can be relaxed" DefaultValue="0x1B" TabName="Debug" Group="DDR PHY TIMINGS" Type="hex" Min="0" Max="0x3F" Visible="false">
		<Condition Diagnostic="" Expression="DDR3"/>
		<AdditionalItem Name="Width" Value="6" />
		<AdditionalItem Name="Relaxed_Allowed" Value="1" />
	</RefParameter>

	<RefParameter Name="trc" Comment="trc, this parameter can be relaxed" DefaultValue="0x23" TabName="Debug" Group="DDR PHY TIMINGS" Type="hex" Min="0" Max="0x3F" Visible="false">
		<Condition Diagnostic="" Expression="LPDDR2|LPDDR3"/>
		<AdditionalItem Name="Width" Value="6" />
		<AdditionalItem Name="Relaxed_Allowed" Value="1" />
	</RefParameter>

	<!-- trrd parameter is valid for all DDR Types, is allowed for relaxed timing for all DDR types. it has a width parameter -->
	<RefParameter Name="trrd" Comment="Min between ACT to 2 banks (trrd)" DefaultValue="0x06" TabName="Debug" Group="DDR PHY TIMINGS" Type="hex" Min="0" Max="0xF" Visible="false">
		<AdditionalItem Name="Width" Value="4" />
		<AdditionalItem Name="Relaxed_Allowed" Value="1" />
	</RefParameter>

	<!-- tras parameter is valid for all DDR Types, is allowed for relaxed timing for all DDR types. it has a width parameter -->
	<RefParameter Name="tras" Comment="tras" DefaultValue="0x14" TabName="Debug" Group="DDR PHY TIMINGS" Type="hex" Min="0" Max="0x1F" Visible="false">
		<Condition Diagnostic="" Expression="DDR3"/>
		<AdditionalItem Name="Width" Value="5" />
		<AdditionalItem Name="Relaxed_Allowed" Value="1" />
	</RefParameter>

	<RefParameter Name="tras" Comment="tras" DefaultValue="0x17" TabName="Debug" Group="DDR PHY TIMINGS" Type="hex" Min="0" Max="0x1F" Visible="false">
		<Condition Diagnostic="" Expression="LPDDR2|LPDDR3"/>
		<AdditionalItem Name="Width" Value="5" />
		<AdditionalItem Name="Relaxed_Allowed" Value="1" />
	</RefParameter>

	<!-- trcd parameter is valid for all DDR Types, is allowed for relaxed timing for all DDR types. it has a width parameter -->
	<RefParameter Name="trcd" Comment="Min from ACT to RD or WR (trcd), this parameter can be relaxed" DefaultValue="0x07" TabName="Debug" Group="DDR PHY TIMINGS" Type="hex" Min="0" Max="0xF" Visible="false">
		<Condition Diagnostic="" Expression="DDR3"/>
		<AdditionalItem Name="Width" Value="4" />
		<AdditionalItem Name="Relaxed_Allowed" Value="1" />
	</RefParameter>

	<RefParameter Name="trcd" Comment="Min from ACT to RD or WR (trcd), this parameter can be relaxed" DefaultValue="0xA" TabName="Debug" Group="DDR PHY TIMINGS" Type="hex" Min="0" Max="0xF" Visible="false">
		<Condition Diagnostic="" Expression="LPDDR2"/>
		<AdditionalItem Name="Width" Value="4" />
		<AdditionalItem Name="Relaxed_Allowed" Value="1" />
	</RefParameter>

	<RefParameter Name="trcd" Comment="Min from ACT to RD or WR (trcd), this parameter can be relaxed" DefaultValue="0x08" TabName="Debug" Group="DDR PHY TIMINGS" Type="hex" Min="0" Max="0xF" Visible="false">
		<Condition Diagnostic="" Expression="LPDDR3"/>
		<AdditionalItem Name="Width" Value="4" />
		<AdditionalItem Name="Relaxed_Allowed" Value="1" />
	</RefParameter>

	<!-- trp parameter is valid for all DDR Types, is allowed for relaxed timing for all DDR types. it has a width parameter -->
	<RefParameter Name="trp" Comment="Min PRE to ACT (trp), this parameter can be relaxed" DefaultValue="0x07" TabName="Debug" Group="DDR PHY TIMINGS" Type="hex" Min="0" Max="0xF" Visible="false">
		<Condition Diagnostic="" Expression="DDR3"/>
		<AdditionalItem Name="Width" Value="4" />
		<AdditionalItem Name="Relaxed_Allowed" Value="1" />
	</RefParameter>

	<RefParameter Name="trp" Comment="Min PRE to ACT (trp), this parameter can be relaxed" DefaultValue="0xB" TabName="Debug" Group="DDR PHY TIMINGS" Type="hex" Min="0" Max="0xF" Visible="false">
		<Condition Diagnostic="" Expression="LPDDR2|LPDDR3"/>
		<AdditionalItem Name="Width" Value="4" />
		<AdditionalItem Name="Relaxed_Allowed" Value="1" />
	</RefParameter>

	<!-- twtr parameter is valid for all DDR Types, is allowed for relaxed timing only for DDR3 type. it has a width parameter -->
	<RefParameter Name="twtr" Comment="twtr" DefaultValue="0x06" TabName="Debug" Group="DDR PHY TIMINGS" Type="hex" Min="0" Max="0x7" Visible="false">
		<Condition Diagnostic="" Expression="DDR3"/>
		<AdditionalItem Name="Width" Value="3" />
		<AdditionalItem Name="Relaxed_Allowed" Value="1" />
	</RefParameter>

	<RefParameter Name="twtr" Comment="twtr" DefaultValue="0x06" TabName="Debug" Group="DDR PHY TIMINGS" Type="hex" Min="0" Max="0x7" Visible="false">
		<Condition Diagnostic="" Expression="LPDDR2|LPDDR3"/>
		<AdditionalItem Name="Width" Value="3" />
		<AdditionalItem Name="Relaxed_Allowed" Value="0" />
	</RefParameter>

	<!-- trtp parameter is valid for all DDR Types, is allowed for relaxed timing only for DD3 type. it has a width parameter -->
	<RefParameter Name="trtp" Comment="trtp" DefaultValue="0x04" TabName="Debug" Group="DDR PHY TIMINGS" Type="hex" Min="0" Max="0x7" Visible="false">
		<Condition Diagnostic="" Expression="DDR3"/>
		<AdditionalItem Name="Width" Value="3" />
		<AdditionalItem Name="Relaxed_Allowed" Value="1" />
	</RefParameter>

	<RefParameter Name="trtp" Comment="trtp" DefaultValue="0x06" TabName="Debug" Group="DDR PHY TIMINGS" Type="hex" Min="0" Max="0x7" Visible="false">
		<Condition Diagnostic="" Expression="LPDDR2"/>
		<AdditionalItem Name="Width" Value="3" />
		<AdditionalItem Name="Relaxed_Allowed" Value="0" />
	</RefParameter>

	<RefParameter Name="trtp" Comment="trtp" DefaultValue="0x04" TabName="Debug" Group="DDR PHY TIMINGS" Type="hex" Min="0" Max="0x7" Visible="false">
		<Condition Diagnostic="" Expression="LPDDR3"/>
		<AdditionalItem Name="Width" Value="3" />
		<AdditionalItem Name="Relaxed_Allowed" Value="0" />
	</RefParameter>

	<!-- tmrd parameter is valid for all DDR Types, is not allowed for relaxed timing. it has a width parameter -->
	<RefParameter Name="tmrd" Comment="tmrd" DefaultValue="0x00" TabName="Debug" Group="DDR PHY TIMINGS" Type="hex" Min="0" Max="0x3" Visible="false">
		<Condition Diagnostic="" Expression="DDR3|LPDDR2|LPDDR3"/>
		<AdditionalItem Name="Width" Value="2" />
		<AdditionalItem Name="Relaxed_Allowed" Value="0" />
	</RefParameter>

	<!-- tdqsckmax parameter is valid for all DDR Types, is not allowed for relaxed timing. it has a width parameter -->
	<RefParameter Name="tdqsckmax" Comment="tdqsckmax" DefaultValue="0x01" TabName="Debug" Group="DDR PHY TIMINGS" Type="hex" Min="0" Max="0x7" Visible="false">
                <Condition Diagnostic="" Expression="DDR3"/>
		<AdditionalItem Name="Width" Value="3" />
		<AdditionalItem Name="Relaxed_Allowed" Value="0" />
	</RefParameter>

	<RefParameter Name="tdqsckmax" Comment="tdqsckmax" DefaultValue="0x02" TabName="Debug" Group="DDR PHY TIMINGS" Type="hex" Min="0" Max="0x7" Visible="false">
                <Condition Diagnostic="" Expression="LPDDR2|LPDDR3"/>
		<AdditionalItem Name="Width" Value="3" />
		<AdditionalItem Name="Relaxed_Allowed" Value="0" />
	</RefParameter>

	<!-- tdqsckmin parameter is valid for all DDR Types, is not allowed for relaxed timing. it has a width parameter -->
	<RefParameter Name="tdqsckmin" Comment="tdqsckmin" DefaultValue="0x01" TabName="Debug" Group="DDR PHY TIMINGS" Type="hex" Min="0" Max="0x7" Visible="false">
		<AdditionalItem Name="Width" Value="3" />
		<AdditionalItem Name="Relaxed_Allowed" Value="0" />
	</RefParameter>

	<!-- trfc parameter is valid for all DDR Types, is not allowed for relaxed timing. it has a width parameter -->
	<RefParameter Name="trfc" Comment="trfc" DefaultValue="0x8A" TabName="Debug" Group="DDR PHY TIMINGS" Type="hex" Min="0" Max="0xFF" Visible="false">
		<Condition Diagnostic="" Expression="DDR3"/>
		<AdditionalItem Name="Width" Value="8" />
		<AdditionalItem Name="Relaxed_Allowed" Value="0" />
	</RefParameter>

	<RefParameter Name="trfc" Comment="trfc" DefaultValue="0x45" TabName="Debug" Group="DDR PHY TIMINGS" Type="hex" Min="0" Max="0xFF" Visible="false">
		<Condition Diagnostic="" Expression="LPDDR2"/>
		<AdditionalItem Name="Width" Value="8" />
		<AdditionalItem Name="Relaxed_Allowed" Value="0" />
	</RefParameter>

        <RefParameter Name="trfc" Comment="trfc" DefaultValue="0x6F" TabName="Debug" Group="DDR PHY TIMINGS" Type="hex" Min="0" Max="0xFF" Visible="false">
		<Condition Diagnostic="" Expression="LPDDR3"/>
		<AdditionalItem Name="Width" Value="8" />
		<AdditionalItem Name="Relaxed_Allowed" Value="0" />
	</RefParameter>

	<!-- trtodt parameter is valid for all DDR Types, is not allowed for relaxed timing. it has a width parameter -->
	<RefParameter Name="trtodt" Comment="trtodt" DefaultValue="0x00" TabName="Debug" Group="DDR PHY TIMINGS" Type="hex" Min="0" Max="0x1" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
		<AdditionalItem Name="Relaxed_Allowed" Value="0" />
	</RefParameter>

	<!-- tmod parameter is valid for all DDR Types, is not allowed for relaxed timing. it has a width parameter	 -->
	<RefParameter Name="tmod" Comment="Load mode to non load mode (tmod)" DefaultValue="0x00" TabName="Debug" Group="DDR PHY TIMINGS" Type="hex" Min="0" Max="0x3" Visible="false">
		<AdditionalItem Name="Width" Value="2" />
		<AdditionalItem Name="Relaxed_Allowed" Value="0" />
	</RefParameter>

	<!-- tfaw parameter is valid for all DDR Types, is not allowed for relaxed timing. it has a width parameter -->
	<RefParameter Name="tfaw" Comment="Min WR to PRE in same bank (tfaw)" DefaultValue="0x1B" TabName="Debug" Group="DDR PHY TIMINGS" Type="hex" Min="0" Max="0x3F" Visible="false">
		<Condition Diagnostic="" Expression="DDR3"/>
		<AdditionalItem Name="Width" Value="6" />
		<AdditionalItem Name="Relaxed_Allowed" Value="0" />
	</RefParameter>

	<RefParameter Name="tfaw" Comment="Min WR to PRE in same bank (tfaw)" DefaultValue="0x1B" TabName="Debug" Group="DDR PHY TIMINGS" Type="hex" Min="0" Max="0x3F" Visible="false">
		<Condition Diagnostic="" Expression="LPDDR2|LPDDR3"/>
		<AdditionalItem Name="Width" Value="6" />
		<AdditionalItem Name="Relaxed_Allowed" Value="0" />
	</RefParameter>

	<!-- trtw parameter is valid for all DDR Types, is allowed for relaxed timing for all DDR types. it has a width parameter -->
	<RefParameter Name="trtw" Comment="trtw, this parameter can be relaxed" DefaultValue="0x00" TabName="Debug" Group="DDR PHY TIMINGS" Type="hex" Min="0" Max="0x1" Visible="false">
            <Condition Diagnostic="" Expression="DDR3|LPDDR3"/>
		<AdditionalItem Name="Width" Value="1" />
		<AdditionalItem Name="Relaxed_Allowed" Value="1" />
	</RefParameter>

        <RefParameter Name="trtw" Comment="trtw, this parameter can be relaxed" DefaultValue="0x00" TabName="Debug" Group="DDR PHY TIMINGS" Type="hex" Min="0" Max="0x1" Visible="false">
                <Condition Diagnostic="" Expression="LPDDR2"/>
		<AdditionalItem Name="Width" Value="1" />
		<AdditionalItem Name="Relaxed_Allowed" Value="1" />
	</RefParameter>

	<!-- taond parameter is valid for all DDR Types, is not allowed for relaxed timing. it has a width parameter -->
	<RefParameter Name="taond" Comment="taond" DefaultValue="0x00" TabName="Debug" Group="DDR PHY TIMINGS" Type="hex" Min="0" Max="0x3" Visible="false">
		<AdditionalItem Name="Width" Value="2" />
		<AdditionalItem Name="Relaxed_Allowed" Value="0" />
	</RefParameter>

	<!-- tdllk parameter is valid for all DDR Types, is not allowed for relaxed timing. it has a width parameter -->
	<RefParameter Name="tdllk" Comment="tdllk" DefaultValue="0x200" TabName="Debug" Group="DDR PHY TIMINGS" Type="hex" Min="0" Max="0x3FF" Visible="false">
		<Condition Diagnostic="" Expression="DDR3"/>
		<AdditionalItem Name="Width" Value="10" />
		<AdditionalItem Name="Relaxed_Allowed" Value="0" />
	</RefParameter>

	<RefParameter Name="tdllk" Comment="tdllk" DefaultValue="0" TabName="Debug" Group="DDR PHY TIMINGS" Type="hex" Min="0" Max="0x3FF" Visible="false">
		<Condition Diagnostic="" Expression="LPDDR2|LPDDR3"/>
		<AdditionalItem Name="Width" Value="10" />
		<AdditionalItem Name="Relaxed_Allowed" Value="0" />
	</RefParameter>

	<!-- tcke parameter is valid for all DDR Types, is not allowed for relaxed timing. it has a width parameter -->
	<RefParameter Name="tcke" Comment="tcke" DefaultValue="0x04" TabName="Debug" Group="DDR PHY TIMINGS" Type="hex" Min="0" Max="0xF" Visible="false">
		<Condition Diagnostic="" Expression="DDR3"/>
		<AdditionalItem Name="Width" Value="4" />
		<AdditionalItem Name="Relaxed_Allowed" Value="0" />
	</RefParameter>

	<RefParameter Name="tcke" Comment="tcke" DefaultValue="0x08" TabName="Debug" Group="DDR PHY TIMINGS" Type="hex" Min="0" Max="0xF" Visible="false">
		<Condition Diagnostic="" Expression="LPDDR2|LPDDR3"/>
		<AdditionalItem Name="Width" Value="4" />
		<AdditionalItem Name="Relaxed_Allowed" Value="0" />
	</RefParameter>

	<!-- txp parameter is valid for all DDR Types, is not allowed for relaxed timing. it has a width parameter -->
	<RefParameter Name="txp" Comment="Timing for PUBL, used during init, calibration (txp)" DefaultValue="0x0D" TabName="Debug" Group="DDR PHY TIMINGS" Type="hex" Min="0" Max="0x1F" Visible="false">
		<Condition Diagnostic="" Expression="DDR3"/>
		<AdditionalItem Name="Width" Value="5" />
		<AdditionalItem Name="Relaxed_Allowed" Value="0" />
	</RefParameter>

	<RefParameter Name="txp" Comment="Timing for PUBL, used during init, calibration (txp)" DefaultValue="4" TabName="Debug" Group="DDR PHY TIMINGS" Type="hex" Min="0" Max="0x1F" Visible="false">
		<Condition Diagnostic="" Expression="LPDDR2|LPDDR3"/>
		<AdditionalItem Name="Width" Value="5" />
		<AdditionalItem Name="Relaxed_Allowed" Value="0" />
	</RefParameter>
	
	<!-- txs parameter is valid for all DDR Types, is not allowed for relaxed timing. it has a width parameter -->
	<RefParameter Name="txs" Comment="Self Refresh Timing (txs)" DefaultValue="0x200" Unit="clocks" TabName="Debug" Group="DDR PHY TIMINGS" Type="hex" Min="0" Max="0x3FF" Visible="false">
		<Condition Diagnostic="" Expression="DDR3"/>
		<AdditionalItem Name="Width" Value="10" />
		<AdditionalItem Name="Relaxed_Allowed" Value="0" />
	</RefParameter>

	<RefParameter Name="txs" Comment="Self Refresh Timing (txs)" DefaultValue="0x4A" Unit="clocks" TabName="Debug" Group="DDR PHY TIMINGS" Type="hex" Min="0" Max="0x3FF" Visible="false">
		<Condition Diagnostic="" Expression="LPDDR2"/>
		<AdditionalItem Name="Width" Value="10" />
		<AdditionalItem Name="Relaxed_Allowed" Value="0" />
	</RefParameter>

        <RefParameter Name="txs" Comment="Self Refresh Timing (txs)" DefaultValue="0x75" Unit="clocks" TabName="Debug" Group="DDR PHY TIMINGS" Type="hex" Min="0" Max="0x3FF" Visible="false">
		<Condition Diagnostic="" Expression="LPDDR3"/>
		<AdditionalItem Name="Width" Value="10" />
		<AdditionalItem Name="Relaxed_Allowed" Value="0" />
	</RefParameter>

	<!-- MR0.WR parameter is valid for DDR3 only, is not allowed for relaxed timing. it has a width parameter -->
	<RefParameter Name="MR0.WR" Comment="MR0.WR" DefaultValue="0x04" TabName="Debug" Group="DDR PHY TIMINGS" Type="hex" Min="0" Max="0x7" Visible="false">
		<Condition Diagnostic="" Expression="DDR3"/>
		<AdditionalItem Name="Width" Value="3" />
		<AdditionalItem Name="Relaxed_Allowed" Value="0" />
	</RefParameter>

	<!-- MR0.CL parameter is valid for DDR3 only, is not allowed for relaxed timing. it has a width parameter -->
	<RefParameter Name="MR0.CL" Comment="MR0.CL" DefaultValue="0x03" TabName="Debug" Group="DDR PHY TIMINGS" Type="hex" Min="0" Max="0x7" Visible="false">
		<Condition Diagnostic="" Expression="DDR3"/>
		<AdditionalItem Name="Width" Value="3" />
		<AdditionalItem Name="Relaxed_Allowed" Value="0" />
	</RefParameter>

	<!-- MR1.nWR is hidden parameter applicable to LPDDR2/LPDDR3 types only, is not allowed for relaxed timing. it has a width parameter -->
	<RefParameter Name="MR1.nWR" Comment="Write recovery" DefaultValue="6" TabName="Debug" Group="" Type="integer" Visible="false">
		<Condition Diagnostic="" Expression="LPDDR2|LPDDR3"/>
		<AdditionalItem Name="Width" Value="3" />
		<AdditionalItem Name="Relaxed_Allowed" Value="0" />
	</RefParameter>
	
	<!-- MR1.BL is hidden parameter applicable to LPDDR2/LPDDR3 types only, is not allowed for relaxed timing. it has a width parameter -->
	<RefParameter Name="MR1.BL" Comment="Burst Lenght" DefaultValue="3" TabName="Debug" Group="" Type="integer" Visible="false">
		<Condition Diagnostic="" Expression="LPDDR2|LPDDR3"/>
		<AdditionalItem Name="Width" Value="3" />
		<AdditionalItem Name="Relaxed_Allowed" Value="0" />
	</RefParameter>

	<!-- MR1.DIC0 is hidden parameter applicable to DDR3 types only, is not allowed for relaxed timing. it has a width parameter -->
	<RefParameter Name="MR1.DIC0" Comment="Output Driver Impedance: 0: 40ohm, 1: 34ohm" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<Condition Diagnostic="" Expression="DDR3"/>
		<AdditionalItem Name="Width" Value="1" />
		<AdditionalItem Name="Relaxed_Allowed" Value="0" />
	</RefParameter>

	<!-- MR2.CWL parameter is valid for DDR3 only, is not allowed for relaxed timing. it has a width parameter -->
	<RefParameter Name="MR2.CWL" Comment="MR2.CWL" DefaultValue="0x01" TabName="Debug" Group="DDR PHY TIMINGS" Type="hex" Min="0" Max="0x7" Visible="false">
		<Condition Diagnostic="" Expression="DDR3"/>
		<AdditionalItem Name="Width" Value="3" />
		<AdditionalItem Name="Relaxed_Allowed" Value="0" />
	</RefParameter>
	
	<!-- MR2.RTT parameter is valid for DDR3 only, is not allowed for relaxed timing. it has a width parameter -->
	<RefParameter Name="MR2.RTT" Comment="MR2.RTT" DefaultValue="0x01" TabName="Debug" Group="DDR PHY TIMINGS" Type="hex" Min="0" Max="0x3" Visible="false">
		<Condition Diagnostic="" Expression="DDR3"/>
		<AdditionalItem Name="Width" Value="2" />
		<AdditionalItem Name="Relaxed_Allowed" Value="0" />
	</RefParameter>
	
	<!-- MR2.ASR parameter is valid for DDR3 only, is not allowed for relaxed timing. -->
    <RefParameter Name="MR2.ASR" Comment="MR2.ASR" DefaultValue="0" TabName="Debug" Group="DDR PHY TIMINGS" Type="hex" Min="0x0" Max="0x1" Visible="false">
		<Condition Diagnostic="" Expression="DDR3"/>
		<AdditionalItem Name="Width" Value="1" />
		<AdditionalItem Name="Relaxed_Allowed" Value="0" />
	</RefParameter>

	<!-- MR2.RLWL parameter is valid for LPDDR2/LPDDR3 types only, is not allowed for relaxed timing. it has a width parameter -->
	<RefParameter Name="MR2.RLWL" Comment="Read Latency / Write Latency" DefaultValue="6" TabName="Debug" Group="DDR PHY TIMINGS" Type="hex" Min="0" Max="0xF" Visible="false">
		<Condition Diagnostic="" Expression="LPDDR2"/>
		<AdditionalItem Name="Width" Value="4" />
		<AdditionalItem Name="Relaxed_Allowed" Value="0" />
	</RefParameter>

        <RefParameter Name="MR2.RLWL" Comment="Read Latency / Write Latency" DefaultValue="4" TabName="Debug" Group="DDR PHY TIMINGS" Type="hex" Min="0" Max="0xF" Visible="false">
		<Condition Diagnostic="" Expression="LPDDR3"/>
		<AdditionalItem Name="Width" Value="4" />
		<AdditionalItem Name="Relaxed_Allowed" Value="0" />
	</RefParameter>
	
	<!-- tINIT1 parameter is valid for LPDDR2/LPDDR3 types only, is not allowed for relaxed timing. it has no width parameter. not sure this can vary / change. This is not used for Register calculation, only as intermediate value for algorithm -->
	<RefParameter Name="tINIT1" Comment="CKE low time before 1rst NOP (tINIT1)" DefaultValue="100" Unit="ns" TabName="Debug" Group="DDR PHY TIMINGS" Type="double" Visible="false">
		<Condition Diagnostic="" Expression="LPDDR2|LPDDR3"/>
	</RefParameter>

	<!-- tINIT3 parameter is valid for LPDDR2/LPDDR3 types only, is not allowed for relaxed timing. it has no width parameter. not sure this can vary / change. This is not used for Register calculation, only as intermediate value for algorithm -->
	<RefParameter Name="tINIT3" Comment="CKE high (NOP) before 1rst command (tINIT3)" DefaultValue="200" Unit="us" TabName="Debug" Group="DDR PHY TIMINGS" Type="double" Visible="false">
		<Condition Diagnostic="" Expression="LPDDR2|LPDDR3"/>
	</RefParameter>
	
	<!-- tINIT5 parameter is valid for LPDDR2/LPDDR3 types only, is not allowed for relaxed timing. it has no width parameter. not sure this can vary / change. This is not used for Register calculation, only as intermediate value for algorithm -->
	<RefParameter Name="tINIT5" Comment="from ZQ initialization to 1rst command (tINIT5)" DefaultValue="1" Unit="us" TabName="Debug" Group="DDR PHY TIMINGS" Type="double" Visible="false">
		<Condition Diagnostic="" Expression="LPDDR2|LPDDR3"/>
	</RefParameter>

	<!-- tINIT4_5 parameter is valid for LPDDR2/LPDDR3 types only, is not allowed for relaxed timing. it has no width parameter. not sure this can vary / change. This is not used for Register calculation, only as intermediate value for algorithm -->
	<RefParameter Name="tINIT4_5" Comment="from Reset to end of Initialization (tINIT4_5)" DefaultValue="11" Unit="us" TabName="Debug" Group="DDR PHY TIMINGS" Type="double" Visible="false">
		<Condition Diagnostic="" Expression="LPDDR2|LPDDR3"/>
	</RefParameter>

	<!-- ################################################################################################-->
	<!--############################# HIDDEN DDR PARAMETERS USED FOR REGISTER CONSTRUCTION ##############-->
	<!--#################################################################################################-->

	<!-- burst_rdwr is hidden parameter applicable to all DDR types -->
	<RefParameter Name="burst_rdwr" Comment="BL8 for DDR3 (burst_rdwr)" DefaultValue="4" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="4" />
	</RefParameter>

	<!-- dll_off_mode is hidden parameter applicable to all DDR types -->
	<RefParameter Name="dll_off_mode" Comment="DLL off (dll_off_mode)" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

	<!-- data_bus_width is hidden parameter applicable to all DDR types -->
	<RefParameter Name="data_bus_width" Comment="00: full; 01: halfwidth (data_bus_width)" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="2" />
	</RefParameter>

   <!-- en_2t_timing_mode is hidden parameter applicable to all DDR types, with different default value depending of DDR Type -->
	<RefParameter Name="en_2t_timing_mode" Comment="2T timing (en_2t_timing_mode)" DefaultValue="1" TabName="Debug" Group="" Type="integer" Visible="false">
		<Condition Diagnostic="" Expression="DDR3"/>
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

	<RefParameter Name="en_2t_timing_mode" Comment="2T timing (en_2t_timing_mode)" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<Condition Diagnostic="" Expression="LPDDR2|LPDDR3"/>
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>
	
   <!-- burstchop is hidden parameter applicable to all DDR types -->
	<RefParameter Name="burstchop" Comment="Enable BC4 on the fly (burstchop)" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

  <!-- lpddr3 is hidden parameter applicable to all DDR types with value depending of DDR Type -->
	<RefParameter Name="lpddr3" Comment="LPDDR3 SDRAM" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<Condition Diagnostic="" Expression="DDR3|LPDDR2"/>
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

	<RefParameter Name="lpddr3" Comment="LPDDR3 SDRAM" DefaultValue="1" TabName="Debug" Group="" Type="integer" Visible="false">
		<Condition Diagnostic="" Expression="LPDDR3"/>
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

	<!-- lpddr2 is hidden parameter applicable to all DDR types with value depending of DDR Type -->
	<RefParameter Name="lpddr2" Comment="LPDDR2 SDRAM" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<Condition Diagnostic="" Expression="DDR3|LPDDR3"/>
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

	<RefParameter Name="lpddr2" Comment="LPDDR2 SDRAM" DefaultValue="1" TabName="Debug" Group="" Type="integer" Visible="false">
		<Condition Diagnostic="" Expression="LPDDR2"/>
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

	<!-- ddr3 is hidden parameter applicable to all DDR types with value depending of DDR Type -->
	<RefParameter Name="ddr3" Comment="DDR3 SDRAM" DefaultValue="1" TabName="Debug" Group="" Type="integer" Visible="false">
		<Condition Diagnostic="" Expression="DDR3"/>
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

	<RefParameter Name="ddr3" Comment="DDR3 SDRAM" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<Condition Diagnostic="" Expression="LPDDR2|LPDDR3"/>
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

	<!-- mr_wr is hidden parameter applicable to all DDR types -->
	<RefParameter Name="mr_wr" Comment="trigger mode register read / write" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

	<!-- mr_addr is hidden parameter applicable to all DDR types -->
	<RefParameter Name="mr_addr" Comment="MR1 to MR8 select" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="4" />
	</RefParameter>

	<!-- mr_rank is hidden parameter applicable to all DDR types -->
	<RefParameter Name="mr_rank" Comment="Selects Rank 0" DefaultValue="1" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

	<!-- mr_type is hidden parameter applicable to all DDR types -->
	<RefParameter Name="mr_type" Comment="Selects Rank 0" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

	<!-- mr_data is hidden parameter applicable to all DDR types -->
	<RefParameter Name="mr_data" Comment="Mode register addr/data for LP and data for non LP" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="16" />
	</RefParameter>

	<!-- derate_byte is hidden parameter applicable to all DDR types -->
	<RefParameter Name="derate_byte" Comment="Which byte of MRR is used for derating" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="4" />
	</RefParameter>

	<!-- derate_value is hidden parameter applicable to all DDR types -->
	<RefParameter Name="derate_value" Comment="Derating" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

	<!-- derate_enable is hidden parameter applicable to all DDR types -->
	<RefParameter Name="derate_enable" Comment="Derating enable" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
            	<Condition Diagnostic="" Expression="DDR3"/>
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

	<!-- derate_enable is hidden parameter applicable to all DDR types -->
	<RefParameter Name="derate_enable" Comment="Derating enable" DefaultValue="1" TabName="Debug" Group="" Type="integer" Visible="false">
                <Condition Diagnostic="" Expression="LPDDR2|LPDDR3"/>
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

	<!-- mr4_read_interval is hidden parameter applicable to all DDR types -->
	<RefParameter Name="mr4_read_interval" Comment="Interval between 2 MR4 reads" DefaultValue="0x800000" TabName="Debug" Group="" Type="hex" Visible="false">
		<AdditionalItem Name="Width" Value="32" />
	</RefParameter>

	<!-- dis_cam_drain_selfref is hidden parameter applicable to all DDR types -->
	<RefParameter Name="dis_cam_drain_selfref" Comment="0: CAM empty before SRE" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

	<!-- selfref_sw is hidden parameter applicable to all DDR types -->
	<RefParameter Name="selfref_sw" Comment="SW entry/exit in SR" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

	<!-- en_dfi_dram_clk_disable is hidden parameter applicable to all DDR types -->
	<RefParameter Name="en_dfi_dram_clk_disable" Comment="Assertion of clk disable to DFI" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

	<!-- deeppowerdown_en is hidden parameter applicable to all DDR types -->
	<RefParameter Name="deeppowerdown_en" Comment="Goes into DPD after number of idle cycle" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

	<!-- powerdown_en is hidden parameter applicable to all DDR types -->
	<RefParameter Name="powerdown_en" Comment="Goes into PDN after number of idle cycle" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

	<!-- selfref_en is hidden parameter applicable to all DDR types -->
	<RefParameter Name="selfref_en" Comment="Goes into SR after number of idle cycle" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

	<!-- selfref_to_x32 is hidden parameter applicable to all DDR types -->
	<RefParameter Name="selfref_to_x32" Comment="Number of clocks to selfref" DefaultValue="0x40" TabName="Debug" Group="" Type="hex" Visible="false">
		<AdditionalItem Name="Width" Value="8" />
	</RefParameter>

	<!-- t_dpd_x4096 is hidden parameter applicable to all DDR types -->
	<RefParameter Name="t_dpd_x4096" Comment="Number of clocks to dpd" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="8" />
	</RefParameter>

	<!-- powerdown_to_x32 is hidden parameter applicable to all DDR types -->
	<RefParameter Name="powerdown_to_x32" Comment="Number of clocks to power_down" DefaultValue="0x10" TabName="Debug" Group="" Type="hex" Visible="false">
		<AdditionalItem Name="Width" Value="5" />
	</RefParameter>

	<!-- hw_lp_exit_idle_x32 is hidden parameter applicable to all DDR types -->
	<RefParameter Name="hw_lp_exit_idle_x32" Comment="Active driven low after x clocks" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

	<!-- hw_lp_exit_idle_en is hidden parameter applicable to all DDR types -->
	<RefParameter Name="hw_lp_exit_idle_en" Comment="Enable exit from automatic PDN, SR modes" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="12" />
	</RefParameter>

	<!-- hw_lp_en is hidden parameter applicable to all DDR types -->
	<RefParameter Name="hw_lp_en" Comment="Enable HW low power interface" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

	 <!-- refresh_margin is hidden parameter applicable to all DDR types -->
	<RefParameter Name="refresh_margin" Comment="Recommendation to leave the default" DefaultValue="2" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="4" />
	</RefParameter>

	 <!-- refresh_to_x32 is hidden parameter applicable to all DDR types -->
	<RefParameter Name="refresh_to_x32" Comment="Speculative burst refresh timeout" DefaultValue="0x10" TabName="Debug" Group="" Type="hex" Visible="false">
		<AdditionalItem Name="Width" Value="5" />
	</RefParameter>

	 <!-- refresh_burst is hidden parameter applicable to all DDR types -->
	<RefParameter Name="refresh_burst" Comment="Number of refresh allowed to accumulate" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="5" />
	</RefParameter>

	 <!-- per_bank_refresh is hidden parameter applicable to all DDR types -->
	<RefParameter Name="per_bank_refresh" Comment="Per_bank_refresh for some LPDDR2" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

	<!-- refresh_update_level is hidden parameter applicable to all DDR types -->
	<RefParameter Name="refresh_update_level" Comment="Toggle this bit after update the Refresh registers!" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

	<!-- dis_auto_refresh is hidden parameter applicable to all DDR types -->
	<RefParameter Name="dis_auto_refresh" Comment="Disable	Auto Refresh" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

	<!-- dfi_alert_err_cnt_clr is hidden parameter applicable to all DDR types -->
	<RefParameter Name="dfi_alert_err_cnt_clr" Comment="DFI alert error count clear" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

	<!-- dfi_alert_err_int_clr is hidden parameter applicable to all DDR types -->
	<RefParameter Name="dfi_alert_err_int_clr" Comment="Interrupt clear" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

	<!-- dfi_alert_err_int_en is hidden parameter applicable to all DDR types -->
	<RefParameter Name="dfi_alert_err_int_en" Comment="Interrupt enable for DFI alert error" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

	<!-- skip_dram_init is hidden parameter applicable to all DDR types -->
	<!-- From 'STMPU_uMCLT2_configuration_parameters_v1.22.xlsm', this parameter is related to a register in cat6 - read-only
	<RefParameter Name="skip_dram_init" Comment="Control initialization routine" DefaultValue="1" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="2" />
	</RefParameter>
	-->

	<!-- post_cke_x1024 is hidden parameter applicable to all DDR types -->
	<!-- From 'STMPU_uMCLT2_configuration_parameters_v1.22.xlsm', this parameter is related to a register in cat6 - read-only
	<RefParameter Name="post_cke_x1024" Comment="Cycle to wait after CKE to start init in 1024 clk" DefaultValue="2" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="10" />
	</RefParameter>
	-->

	<!-- pre_cke_x1024 is hidden parameter applicable to all DDR types -->
	<!-- From 'STMPU_uMCLT2_configuration_parameters_v1.22.xlsm', this parameter is related to a register in cat6 - read-only
	<RefParameter Name="pre_cke_x1024" Comment="In 1024 clk" DefaultValue="0x4E" TabName="Debug" Group="" Type="hex" Visible="false">
		<AdditionalItem Name="Width" Value="12" />
	</RefParameter>
	-->

	<!-- en_dfi_lp_t_stab is hidden parameter applicable to all DDR types -->
	<!--- <RefParameter Name="en_dfi_lp_t_stab" Comment="Enable using tSTAB on DFI LP exit" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter> -->

	<!-- t_stab_x32 is hidden parameter applicable to all DDR types -->
	<!--- <RefParameter Name="t_stab_x32" Comment="tSTAB stabilization time in x32 clocks" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="8" />
	</RefParameter> -->

	<!-- dis_auto_zq is hidden parameter applicable to all DDR types -->
	<RefParameter Name="dis_auto_zq" Comment="Disable issuing of ZQCS" DefaultValue="1" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

	<!-- dis_srx_zqcl is hidden parameter applicable to all DDR types -->
	<RefParameter Name="dis_srx_zqcl" Comment="Disable issuing of ZQCL after SRX" DefaultValue="1" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

	<!-- zq_resistor_shared is hidden parameter applicable to all DDR types -->
	<RefParameter Name="zq_resistor_shared" Comment="ZQ is not shared between ranks" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

	<!-- t_zq_long_nop is hidden parameter applicable to all DDR types -->
	<RefParameter Name="t_zq_long_nop" Comment="Num of NOP after ZQCL" DefaultValue="0x200" TabName="Debug" Group="" Type="hex" Visible="false">
		<AdditionalItem Name="Width" Value="11" />
	</RefParameter>

	<!-- t_zq_short_nop is hidden parameter applicable to all DDR types -->
	<RefParameter Name="t_zq_short_nop" Comment="Num of NOP after ZQCS" DefaultValue="0x40" TabName="Debug" Group="" Type="hex" Visible="false">
		<AdditionalItem Name="Width" Value="10" />
	</RefParameter>

	<!-- dfi_t_ctrl_delay is hidden parameter applicable to all DDR types, with different value per DDR types -->
        <!-- From "STMPU_uMCLT2_configuration_parameters_v1.37.xlsm", dfi_t_ctrl_delay = 2 -->
	<RefParameter Name="dfi_t_ctrl_delay" Comment="Num of clocks for command bus from DFI to DDR" DefaultValue="2" TabName="Debug" Group="" Type="integer" Visible="false">
		<Condition Diagnostic="" Expression="DDR3|LPDDR2|LPDDR3"/>
		<AdditionalItem Name="Width" Value="5" />
	</RefParameter>

	<!-- dfi_tphy_wrdata is hidden parameter applicable to all DDR types, with different value per DDR types -->
	<RefParameter Name="dfi_tphy_wrdata" Comment="Num of clocks from DFI wrdata_en to wrdata on DFI" DefaultValue="1" TabName="Debug" Group="" Type="integer" Visible="false">
		<Condition Diagnostic="" Expression="DDR3|LPDDR2|LPDDR3"/>
		<AdditionalItem Name="Width" Value="6" />
	</RefParameter>

	<!-- dfi_t_wrdata_delay is hidden parameter applicable to all DDR types -->
	<RefParameter Name="dfi_t_wrdata_delay" Comment="Num of clk from  dfi_wrdata_en to data on DRAM" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="5" />
	</RefParameter>

	<!-- dfi_t_dram_clk_disable is hidden parameter applicable to all DDR types -->
	<RefParameter Name="dfi_t_dram_clk_disable" Comment="Num of clk from  dfi_dram_clk disable to DDR clk disable" DefaultValue="2" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="5" />
	</RefParameter>

	<!-- dfi_t_dram_clk_enable is hidden parameter applicable to all DDR types -->
	<RefParameter Name="dfi_t_dram_clk_enable" Comment="Num of clk from	 dfi_dram_clk disable to DDR clk valid" DefaultValue="2" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="5" />
	</RefParameter>

	<!-- dfi_tlp_resp is hidden parameter applicable to all DDR types -->
	<RefParameter Name="dfi_tlp_resp" Comment="tfi_resp time for pdn, sr, dpd" DefaultValue="7" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="5" />
	</RefParameter>

	<!-- dfi_lp_wakeup_dpd is hidden parameter applicable to all DDR types -->
	<RefParameter Name="dfi_lp_wakeup_dpd" Comment="Value to drive on dfi_lp_wakeup when dpd: 16 cycles" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="4" />
	</RefParameter>

	<!-- dfi_lp_en_dpd is hidden parameter applicable to all DDR types -->
	<RefParameter Name="dfi_lp_en_dpd" Comment="Enable LPI during dpd entry/exit (LPDDR2)" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

	<!-- dfi_lp_wakeup_sr is hidden parameter applicable to all DDR types -->
	<RefParameter Name="dfi_lp_wakeup_sr" Comment="Value to drive on dfi_lp_wakeup when selfref entered: 16 cycles" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="4" />
	</RefParameter>

	<!-- dfi_lp_en_sr is hidden parameter applicable to all DDR types -->
	<RefParameter Name="dfi_lp_en_sr" Comment="Enable LPI during selfref entry/exit" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

	<!-- dfi_lp_wakeup_pd is hidden parameter applicable to all DDR types -->
	<RefParameter Name="dfi_lp_wakeup_pd" Comment="Value to drive on dfi_lp_wakeup on pdn: 16 cycles" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="4" />
	</RefParameter>

	<!-- dfi_lp_en_pd is hidden parameter applicable to all DDR types -->
	<RefParameter Name="dfi_lp_en_pd" Comment="Enable DFI LPI during  power down entry /exit" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

	<!-- dis_auto_ctrlupd is hidden	 parameter applicable to all DDR types -->
	<RefParameter Name="dis_auto_ctrlupd" Comment="Disable auto dfi_ctrlupd" DefaultValue="1" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

	<!-- dis_auto_ctrlupd_srx is hidden	 parameter applicable to all DDR types -->
	<RefParameter Name="dis_auto_ctrlupd_srx" Comment="Disable auto dfi_ctrlupd at SRX" DefaultValue="1" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

	<!-- ctrlupd_pre_srx is hidden	parameter applicable to all DDR types -->
	<RefParameter Name="ctrlupd_pre_srx" Comment="Send ctrlupd after SRX" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

	<!-- dfi_t_ctrlup_max is hidden	 parameter applicable to all DDR types -->
	<RefParameter Name="dfi_t_ctrlup_max" Comment="Max num of clocks that dfi_ctrlupd must be asserted" DefaultValue="0x40" TabName="Debug" Group="" Type="hex" Visible="false">
		<AdditionalItem Name="Width" Value="10" />
	</RefParameter>

	<!-- dfi_t_ctrlup_min is hidden	 parameter applicable to all DDR types -->
	<RefParameter Name="dfi_t_ctrlup_min" Comment="Min num of clocks that dfi_ctrlupd must be asserted" DefaultValue="3" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="10" />
	</RefParameter>

	<!-- dfi_t_ctrlupd_interval_min_x1024 is hidden	 parameter applicable to all DDR types -->
	<RefParameter Name="dfi_t_ctrlupd_interval_min_x1024" Comment="Min time between dfi_upd request" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="8" />
	</RefParameter>

	<!-- dfi_t_ctrlupd_interval_max_x1024 is hidden	 parameter applicable to all DDR types -->
	<RefParameter Name="dfi_t_ctrlupd_interval_max_x1024" Comment="Max time between dfi_upd request" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="8" />
	</RefParameter>

	<!-- dfi_phyupd_en is hidden  parameter applicable to all DDR types -->
	<RefParameter Name="dfi_phyupd_en" Comment="Enable ack of PHY initiated updates" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

	<!-- dfi_frequency is hidden  parameter applicable to all DDR types -->
	<!-- From 'STMPU_uMCLT2_configuration_parameters_v1.22.xlsm', this parameter is related to a register in cat6 - read-only
	<RefParameter Name="dfi_frequency" Comment="Operating frequency (PHY specific)" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="5" />
	</RefParameter>
	-->

	<!-- dfi_init_start is hidden  parameter applicable to all DDR types -->
	<!-- From 'STMPU_uMCLT2_configuration_parameters_v1.22.xlsm', this parameter is related to a register in cat6 - read-only
	<RefParameter Name="dfi_init_start" Comment="Triggers the PHY init start request" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>
	-->

	<!-- ctl_idle_en is hidden	parameter applicable to all DDR types -->
	<!-- From 'STMPU_uMCLT2_configuration_parameters_v1.22.xlsm', this parameter is related to a register in cat6 - read-only
	<RefParameter Name="ctl_idle_en" Comment="Enable support of ctl_idle signal (non DFI)" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>
	-->

	<!-- dfi_init_complete_en is hidden	 parameter applicable to all DDR types -->
	<!-- From 'STMPU_uMCLT2_configuration_parameters_v1.22.xlsm', this parameter is related to a register in cat6 - read-only
	<RefParameter Name="dfi_init_complete_en" Comment="Phy init complete enable	 signal" DefaultValue="1" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>
	-->

	<!-- dfi_phymstr_en is hidden parameter applicable to all DDR types, with different value per DDR types -->
	<RefParameter Name="dfi_phymstr_en" Comment="Enable the PHY Master interface" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<Condition Diagnostic="" Expression="DDR3"/>
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

	  <RefParameter Name="dfi_phymstr_en" Comment="Enable the PHY Master interface" DefaultValue="1" TabName="Debug" Group="" Type="integer" Visible="false">
		<Condition Diagnostic="" Expression="LPDDR2|LPDDR3"/>
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

	<!-- rank0_rd_odt is hidden	 parameter applicable to all DDR types -->
	<RefParameter Name="rank0_rd_odt" Comment="ODT's on during read from rank0, should be 0" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

	<!-- rank0_wr_odt en is hidden parameter applicable to all DDR types, with different value per DDR types -->
	<RefParameter Name="rank0_wr_odt" Comment="ODT's on during write to rank0" DefaultValue="1" TabName="Debug" Group="" Type="integer" Visible="false">
		<Condition Diagnostic="" Expression="DDR3"/>
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

	<RefParameter Name="rank0_wr_odt" Comment="ODT's on during write to rank0" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<Condition Diagnostic="" Expression="LPDDR2|LPDDR3"/>
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

	<!-- rdwr_idle_gap is hidden  parameter applicable to all DDR types, it can have different value depending on chosen QoS configuration -->
	<RefParameter Name="rdwr_idle_gap" Comment="Switch time gap between transaction stores" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="7" />
		<AdditionalItem Name="Config0" Value="0" />
		<AdditionalItem Name="Config1" Value="0" />
		<AdditionalItem Name="Config2" Value="0" />
		<AdditionalItem Name="Config3" Value="0" />
		<AdditionalItem Name="Config4" Value="0" />
		<AdditionalItem Name="Config5" Value="0" />
		<AdditionalItem Name="Config6" Value="0" />
	</RefParameter>

	<!-- go2critical_hysteresis is hidden  parameter applicable to all DDR types -->
	<RefParameter Name="go2critical_hysteresis" Comment="Go to	critical hysteresis" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="8" />
	</RefParameter>

	<!-- lpr_num_entries is hidden	parameter applicable to all DDR types, it can have different value depending on chosen QoS configuration -->
	<RefParameter Name="lpr_num_entries" Comment="Num of entries in LP stores" DefaultValue="0x0C" TabName="Debug" Group="" Type="hex" Visible="false">
	 	<Condition Diagnostic="" Expression="STM32MP151AAAx|STM32MP151AABx|STM32MP151AACx|STM32MP151AADx|STM32MP151CAAx|STM32MP151CABx|STM32MP151CACx|STM32MP151CADx|STM32MP153AAAx|STM32MP153AABx|STM32MP153AACx|STM32MP153AADx|STM32MP153CAAx|STM32MP153CABx|STM32MP153CACx|STM32MP153CADx|STM32MP157AAAx|STM32MP157AABx|STM32MP157AACx|STM32MP157AADx|STM32MP157CAAx|STM32MP157CABx|STM32MP157CACx|STM32MP157CADx|STM32MP157DAAx|STM32MP157DABx|STM32MP157DACx|STM32MP157DADx|STM32MP157FAAx|STM32MP157FABx|STM32MP157FACx|STM32MP157FADx|STM32MP153DAAx|STM32MP153DABx|STM32MP153DACx|STM32MP153DADx|STM32MP153FAAx|STM32MP153FABx|STM32MP153FACx|STM32MP153FADx|STM32MP151DAAx|STM32MP151DABx|STM32MP151DACx|STM32MP151DADx|STM32MP151FAAx|STM32MP151FABx|STM32MP151FACx|STM32MP151FADx" />
		<AdditionalItem Name="Width" Value="4" />
		<AdditionalItem Name="Config0" Value="0x0C" />
		<AdditionalItem Name="Config1" Value="0x0C" />
		<AdditionalItem Name="Config2" Value="0x0C" />
		<AdditionalItem Name="Config3" Value="0x0C" />
		<AdditionalItem Name="Config4" Value="0x0C" />
		<AdditionalItem Name="Config5" Value="0x0C" />
		<AdditionalItem Name="Config6" Value="0x0F" />
	</RefParameter>

	<RefParameter Name="lpr_num_entries" Comment="Num of entries in LP stores" DefaultValue="0x0F" TabName="Debug" Group="" Type="hex" Visible="false">
		<Condition Diagnostic="" Expression="STM32MP131AAEx|STM32MP131AAFx|STM32MP131AAGx|STM32MP131CAEx|STM32MP131CAFx|STM32MP131CAGx|STM32MP131DAEx|STM32MP131DAFx|STM32MP131DAGx|STM32MP131FAEx|STM32MP131FAFx|STM32MP131FAGx|STM32MP133AAEx|STM32MP133AAFx|STM32MP133AAGx|STM32MP133CAEx|STM32MP133CAFx|STM32MP133CAGx|STM32MP133DAEx|STM32MP133DAFx|STM32MP133DAGx|STM32MP133FAEx|STM32MP133FAFx|STM32MP133FAGx|STM32MP135AAEx|STM32MP135AAFx|STM32MP135AAGx|STM32MP135CAEx|STM32MP135CAFx|STM32MP135CAGx|STM32MP135DAEx|STM32MP135DAFx|STM32MP135DAGx|STM32MP135FAEx|STM32MP135FAFx|STM32MP135FAGx" />
		<AdditionalItem Name="Width" Value="4" />
		<AdditionalItem Name="Config0" Value="0x0C" />
		<AdditionalItem Name="Config1" Value="0x0C" />
		<AdditionalItem Name="Config2" Value="0x0C" />
		<AdditionalItem Name="Config3" Value="0x0C" />
		<AdditionalItem Name="Config4" Value="0x0C" />
		<AdditionalItem Name="Config5" Value="0x0C" />
		<AdditionalItem Name="Config6" Value="0x0F" />
	</RefParameter>

	<!-- pageclose is hidden  parameter applicable to all DDR types, it can have different value depending on chosen QoS configuration	-->
	<RefParameter Name="pageclose" Comment="Page close by default (pageclose)" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
		<AdditionalItem Name="Config0" Value="0" />
		<AdditionalItem Name="Config1" Value="0" />
		<AdditionalItem Name="Config2" Value="0" />
		<AdditionalItem Name="Config3" Value="0" />
		<AdditionalItem Name="Config4" Value="0" />
		<AdditionalItem Name="Config5" Value="1" />
		<AdditionalItem Name="Config6" Value="0" />
	</RefParameter>

	<!-- prefer_write is hidden	 parameter applicable to all DDR types, it can have different value depending on chosen QoS configuration -->
	<RefParameter Name="prefer_write" Comment="Bank selector prefer write to read" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
		<AdditionalItem Name="Config0" Value="0" />
		<AdditionalItem Name="Config1" Value="0" />
		<AdditionalItem Name="Config2" Value="0" />
		<AdditionalItem Name="Config3" Value="0" />
		<AdditionalItem Name="Config4" Value="0" />
		<AdditionalItem Name="Config5" Value="1" />
		<AdditionalItem Name="Config6" Value="0" />
	</RefParameter>

	<!-- force_low_pri_n is hidden	parameter applicable to all DDR types, it can have different value depending on chosen QoS configuration -->
	<RefParameter Name="force_low_pri_n" Comment="Active low to force incoming to LP" DefaultValue="1" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
		<AdditionalItem Name="Config0" Value="1" />
		<AdditionalItem Name="Config1" Value="1" />
		<AdditionalItem Name="Config2" Value="1" />
		<AdditionalItem Name="Config3" Value="1" />
		<AdditionalItem Name="Config4" Value="1" />
		<AdditionalItem Name="Config5" Value="1" />
		<AdditionalItem Name="Config6" Value="1" />
	</RefParameter>

	<!-- pageclose_timer is hidden	parameter applicable to all DDR types, it can have different value depending on chosen QoS configuration -->
	<RefParameter Name="pageclose_timer" Comment="Page close timer" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="8" />
		<AdditionalItem Name="Config0" Value="0" />
		<AdditionalItem Name="Config1" Value="0" />
		<AdditionalItem Name="Config2" Value="0" />
		<AdditionalItem Name="Config3" Value="0" />
		<AdditionalItem Name="Config4" Value="0" />
		<AdditionalItem Name="Config5" Value="0x20" />
		<AdditionalItem Name="Config6" Value="0" />
	</RefParameter>

	<!-- hpr_xact_run_length is hidden	parameter applicable to all DDR types, it can have different value depending on chosen QoS configuration  -->
	<RefParameter Name="hpr_xact_run_length" Comment="Num of transaction serviced once HPR goes critical" DefaultValue="0x01" TabName="Debug" Group="" Type="hex" Visible="false">
		<Condition Diagnostic="" Expression="DDR3 &amp; (STM32MP151AAAx|STM32MP151AABx|STM32MP151AACx|STM32MP151AADx|STM32MP151CAAx|STM32MP151CABx|STM32MP151CACx|STM32MP151CADx|STM32MP153AAAx|STM32MP153AABx|STM32MP153AACx|STM32MP153AADx|STM32MP153CAAx|STM32MP153CABx|STM32MP153CACx|STM32MP153CADx|STM32MP157AAAx|STM32MP157AABx|STM32MP157AACx|STM32MP157AADx|STM32MP157CAAx|STM32MP157CABx|STM32MP157CACx|STM32MP157CADx|STM32MP157DAAx|STM32MP157DABx|STM32MP157DACx|STM32MP157DADx|STM32MP157FAAx|STM32MP157FABx|STM32MP157FACx|STM32MP157FADx|STM32MP153DAAx|STM32MP153DABx|STM32MP153DACx|STM32MP153DADx|STM32MP153FAAx|STM32MP153FABx|STM32MP153FACx|STM32MP153FADx|STM32MP151DAAx|STM32MP151DABx|STM32MP151DACx|STM32MP151DADx|STM32MP151FAAx|STM32MP151FABx|STM32MP151FACx|STM32MP151FADx)" />
		<AdditionalItem Name="Width" Value="8" />
		<AdditionalItem Name="Config0" Value="0x01" />
		<AdditionalItem Name="Config1" Value="0x01" />
		<AdditionalItem Name="Config2" Value="0x01" />
		<AdditionalItem Name="Config3" Value="0x01" />
		<AdditionalItem Name="Config4" Value="0x01" />
		<AdditionalItem Name="Config5" Value="0x01" />
		<AdditionalItem Name="Config6" Value="0x00" />
	</RefParameter>

	<RefParameter Name="hpr_xact_run_length" Comment="Num of transaction serviced once HPR goes critical" DefaultValue="0x00" TabName="Debug" Group="" Type="hex" Visible="false">
		<Condition Diagnostic="" Expression="DDR3 &amp; (STM32MP131AAEx|STM32MP131AAFx|STM32MP131AAGx|STM32MP131CAEx|STM32MP131CAFx|STM32MP131CAGx|STM32MP131DAEx|STM32MP131DAFx|STM32MP131DAGx|STM32MP131FAEx|STM32MP131FAFx|STM32MP131FAGx|STM32MP133AAEx|STM32MP133AAFx|STM32MP133AAGx|STM32MP133CAEx|STM32MP133CAFx|STM32MP133CAGx|STM32MP133DAEx|STM32MP133DAFx|STM32MP133DAGx|STM32MP133FAEx|STM32MP133FAFx|STM32MP133FAGx|STM32MP135AAEx|STM32MP135AAFx|STM32MP135AAGx|STM32MP135CAEx|STM32MP135CAFx|STM32MP135CAGx|STM32MP135DAEx|STM32MP135DAFx|STM32MP135DAGx|STM32MP135FAEx|STM32MP135FAFx|STM32MP135FAGx)" />
		<AdditionalItem Name="Width" Value="8" />
		<AdditionalItem Name="Config0" Value="0x01" />
		<AdditionalItem Name="Config1" Value="0x01" />
		<AdditionalItem Name="Config2" Value="0x01" />
		<AdditionalItem Name="Config3" Value="0x01" />
		<AdditionalItem Name="Config4" Value="0x01" />
		<AdditionalItem Name="Config5" Value="0x01" />
		<AdditionalItem Name="Config6" Value="0x00" />
	</RefParameter>

	<RefParameter Name="hpr_xact_run_length" Comment="Num of transaction serviced once HPR goes critical" DefaultValue="0x01" TabName="Debug" Group="" Type="hex" Visible="false">
		<Condition Diagnostic="" Expression="(LPDDR2|LPDDR3) &amp; (STM32MP151AAAx|STM32MP151AABx|STM32MP151AACx|STM32MP151AADx|STM32MP151CAAx|STM32MP151CABx|STM32MP151CACx|STM32MP151CADx|STM32MP153AAAx|STM32MP153AABx|STM32MP153AACx|STM32MP153AADx|STM32MP153CAAx|STM32MP153CABx|STM32MP153CACx|STM32MP153CADx|STM32MP157AAAx|STM32MP157AABx|STM32MP157AACx|STM32MP157AADx|STM32MP157CAAx|STM32MP157CABx|STM32MP157CACx|STM32MP157CADx|STM32MP157DAAx|STM32MP157DABx|STM32MP157DACx|STM32MP157DADx|STM32MP157FAAx|STM32MP157FABx|STM32MP157FACx|STM32MP157FADx|STM32MP153DAAx|STM32MP153DABx|STM32MP153DACx|STM32MP153DADx|STM32MP153FAAx|STM32MP153FABx|STM32MP153FACx|STM32MP153FADx|STM32MP151DAAx|STM32MP151DABx|STM32MP151DACx|STM32MP151DADx|STM32MP151FAAx|STM32MP151FABx|STM32MP151FACx|STM32MP151FADx)" />
		<AdditionalItem Name="Width" Value="8" />
		<AdditionalItem Name="Config0" Value="0x01" />
		<AdditionalItem Name="Config1" Value="0x01" />
		<AdditionalItem Name="Config2" Value="0x01" />
		<AdditionalItem Name="Config3" Value="0x01" />
		<AdditionalItem Name="Config4" Value="0x01" />
		<AdditionalItem Name="Config5" Value="0x01" />
		<AdditionalItem Name="Config6" Value="0x00" />
	</RefParameter>

	<RefParameter Name="hpr_xact_run_length" Comment="Num of transaction serviced once HPR goes critical" DefaultValue="0x00" TabName="Debug" Group="" Type="hex" Visible="false">
		<Condition Diagnostic="" Expression="(LPDDR2|LPDDR3) &amp; (STM32MP131AAEx|STM32MP131AAFx|STM32MP131AAGx|STM32MP131CAEx|STM32MP131CAFx|STM32MP131CAGx|STM32MP131DAEx|STM32MP131DAFx|STM32MP131DAGx|STM32MP131FAEx|STM32MP131FAFx|STM32MP131FAGx|STM32MP133AAEx|STM32MP133AAFx|STM32MP133AAGx|STM32MP133CAEx|STM32MP133CAFx|STM32MP133CAGx|STM32MP133DAEx|STM32MP133DAFx|STM32MP133DAGx|STM32MP133FAEx|STM32MP133FAFx|STM32MP133FAGx|STM32MP135AAEx|STM32MP135AAFx|STM32MP135AAGx|STM32MP135CAEx|STM32MP135CAFx|STM32MP135CAGx|STM32MP135DAEx|STM32MP135DAFx|STM32MP135DAGx|STM32MP135FAEx|STM32MP135FAFx|STM32MP135FAGx)" />
		<AdditionalItem Name="Width" Value="8" />
		<AdditionalItem Name="Config0" Value="0x01" />
		<AdditionalItem Name="Config1" Value="0x01" />
		<AdditionalItem Name="Config2" Value="0x01" />
		<AdditionalItem Name="Config3" Value="0x01" />
		<AdditionalItem Name="Config4" Value="0x01" />
		<AdditionalItem Name="Config5" Value="0x01" />
		<AdditionalItem Name="Config6" Value="0x00" />
	</RefParameter>

	<!-- hpr_max_starve is hidden  parameter applicable to all DDR types, it can have different value depending on chosen QoS configuration -->
	<RefParameter Name="hpr_max_starve" Comment="Num of clocks before the starved HPR goes critical" DefaultValue="1" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="16" />
		<AdditionalItem Name="Config0" Value="1" />
		<AdditionalItem Name="Config1" Value="1" />
		<AdditionalItem Name="Config2" Value="1" />
		<AdditionalItem Name="Config3" Value="1" />
		<AdditionalItem Name="Config4" Value="1" />
		<AdditionalItem Name="Config5" Value="1" />
		<AdditionalItem Name="Config6" Value="1" />
	</RefParameter>

	<!-- lpr_xact_run_length is hidden	parameter applicable to all DDR types, it can have different value depending on chosen QoS configuration -->
	<RefParameter Name="lpr_xact_run_length" Comment="Num of transaction serviced once LPR goes critical" DefaultValue="0x08" TabName="Debug" Group="" Type="hex" Visible="false">
		<Condition Diagnostic="" Expression="STM32MP151AAAx|STM32MP151AABx|STM32MP151AACx|STM32MP151AADx|STM32MP151CAAx|STM32MP151CABx|STM32MP151CACx|STM32MP151CADx|STM32MP153AAAx|STM32MP153AABx|STM32MP153AACx|STM32MP153AADx|STM32MP153CAAx|STM32MP153CABx|STM32MP153CACx|STM32MP153CADx|STM32MP157AAAx|STM32MP157AABx|STM32MP157AACx|STM32MP157AADx|STM32MP157CAAx|STM32MP157CABx|STM32MP157CACx|STM32MP157CADx|STM32MP157DAAx|STM32MP157DABx|STM32MP157DACx|STM32MP157DADx|STM32MP157FAAx|STM32MP157FABx|STM32MP157FACx|STM32MP157FADx|STM32MP153DAAx|STM32MP153DABx|STM32MP153DACx|STM32MP153DADx|STM32MP153FAAx|STM32MP153FABx|STM32MP153FACx|STM32MP153FADx|STM32MP151DAAx|STM32MP151DABx|STM32MP151DACx|STM32MP151DADx|STM32MP151FAAx|STM32MP151FABx|STM32MP151FACx|STM32MP151FADx" />
		<AdditionalItem Name="Width" Value="8" />
		<AdditionalItem Name="Config0" Value="0x08" />
		<AdditionalItem Name="Config1" Value="0x08" />
		<AdditionalItem Name="Config2" Value="0x08" />
		<AdditionalItem Name="Config3" Value="0x08" />
		<AdditionalItem Name="Config4" Value="0x08" />
		<AdditionalItem Name="Config5" Value="0x08" />
		<AdditionalItem Name="Config6" Value="0x04" />
	</RefParameter>

	<RefParameter Name="lpr_xact_run_length" Comment="Num of transaction serviced once LPR goes critical" DefaultValue="0x04" TabName="Debug" Group="" Type="hex" Visible="false">
		<Condition Diagnostic="" Expression="STM32MP131AAEx|STM32MP131AAFx|STM32MP131AAGx|STM32MP131CAEx|STM32MP131CAFx|STM32MP131CAGx|STM32MP131DAEx|STM32MP131DAFx|STM32MP131DAGx|STM32MP131FAEx|STM32MP131FAFx|STM32MP131FAGx|STM32MP133AAEx|STM32MP133AAFx|STM32MP133AAGx|STM32MP133CAEx|STM32MP133CAFx|STM32MP133CAGx|STM32MP133DAEx|STM32MP133DAFx|STM32MP133DAGx|STM32MP133FAEx|STM32MP133FAFx|STM32MP133FAGx|STM32MP135AAEx|STM32MP135AAFx|STM32MP135AAGx|STM32MP135CAEx|STM32MP135CAFx|STM32MP135CAGx|STM32MP135DAEx|STM32MP135DAFx|STM32MP135DAGx|STM32MP135FAEx|STM32MP135FAFx|STM32MP135FAGx" />
		<AdditionalItem Name="Width" Value="8" />
		<AdditionalItem Name="Config0" Value="0x08" />
		<AdditionalItem Name="Config1" Value="0x08" />
		<AdditionalItem Name="Config2" Value="0x08" />
		<AdditionalItem Name="Config3" Value="0x08" />
		<AdditionalItem Name="Config4" Value="0x08" />
		<AdditionalItem Name="Config5" Value="0x08" />
		<AdditionalItem Name="Config6" Value="0x04" />
	</RefParameter>

	<!-- lpr_max_starve is hidden  parameter applicable to all DDR types, it can have different value depending on chosen QoS configuration -->
	<RefParameter Name="lpr_max_starve" Comment="Num of clocks before starved LPR goes critical" DefaultValue="0x200" TabName="Debug" Group="" Type="hex" Visible="false">
		<AdditionalItem Name="Width" Value="16" />
		<AdditionalItem Name="Config0" Value="0x200" />
		<AdditionalItem Name="Config1" Value="0x200" />
		<AdditionalItem Name="Config2" Value="0x200" />
		<AdditionalItem Name="Config3" Value="0x200" />
		<AdditionalItem Name="Config4" Value="0x200" />
		<AdditionalItem Name="Config5" Value="0x200" />
		<AdditionalItem Name="Config6" Value="0x200" />	
	</RefParameter>

	<!-- w_xact_run_length is hidden  parameter applicable to all DDR types, it can have different value depending on chosen QoS configuration -->
	<RefParameter Name="w_xact_run_length" Comment="Num of transaction serviced once WR goes critical" DefaultValue="0x08" TabName="Debug" Group="" Type="hex" Visible="false">
		<AdditionalItem Name="Width" Value="8" />
		<AdditionalItem Name="Config0" Value="0x08" />
		<AdditionalItem Name="Config1" Value="0x08" />
		<AdditionalItem Name="Config2" Value="0x08" />
		<AdditionalItem Name="Config3" Value="0x08" />
		<AdditionalItem Name="Config4" Value="0x08" />
		<AdditionalItem Name="Config5" Value="0x08" />
		<AdditionalItem Name="Config6" Value="0x08" />
	</RefParameter>

	<!-- w_max_starve is hidden	 parameter applicable to all DDR types, it can have different value depending on chosen QoS configuration -->
	<RefParameter Name="w_max_starve" Comment="Num of clocks before starved WPR goes critical" DefaultValue="0x400" TabName="Debug" Group="" Type="hex" Visible="false">
		<AdditionalItem Name="Width" Value="16" />
		<AdditionalItem Name="Config0" Value="0x400" />
		<AdditionalItem Name="Config1" Value="0x400" />
		<AdditionalItem Name="Config2" Value="0x400" />
		<AdditionalItem Name="Config3" Value="0x400" />
		<AdditionalItem Name="Config4" Value="0x400" />
		<AdditionalItem Name="Config5" Value="0x400" />
		<AdditionalItem Name="Config6" Value="0x400" />	
	</RefParameter>

	<!-- dis_collision_page_opt is hidden  parameter applicable to all DDR types -->
	<RefParameter Name="dis_collision_page_opt" Comment="Auto prech disable for flushed command with collision" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

	<!-- dis_wc is hidden  parameter applicable to all DDR types -->
	<RefParameter Name="dis_wc" Comment="Disable write combine" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

	<!-- dis_hif is hidden	parameter applicable to all DDR types -->
	<RefParameter Name="dis_hif" Comment="" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

	<!-- dis_dq is hidden  parameter applicable to all DDR types -->
	<RefParameter Name="dis_dq" Comment="" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

	<!-- ctrl_upd is hidden	 parameter applicable to all DDR types -->
	<RefParameter Name="ctrl_upd" Comment="Issue dfi_ctrlupd to the PHY" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

	<!-- zq_calib_short is hidden  parameter applicable to all DDR types -->
	<RefParameter Name="zq_calib_short" Comment="Issue ZQCS" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

	<!-- rank0_refresh is hidden  parameter applicable to all DDR types -->
	<RefParameter Name="rank0_refresh" Comment="Issue rank0 refresh" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

	<!-- sw_done is hidden	parameter applicable to all DDR types -->
	<!-- From 'STMPU_uMCLT2_configuration_parameters_v1.22.xlsm', this parameter is related to a register in cat6 - read-only
	<RefParameter Name="sw_done" Comment="enable Quasi Dynamic register programming" DefaultValue="1" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>
	-->

	<!-- rd_poison_intr_clr is hidden  parameter applicable to all DDR types -->
	<RefParameter Name="rd_poison_intr_clr" Comment="" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

	<!-- rd_poison_intr_en is hidden  parameter applicable to all DDR types -->
	<RefParameter Name="rd_poison_intr_en" Comment="" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

	<!-- rd_poison_slverr_en is hidden	parameter applicable to all DDR types -->
	<RefParameter Name="rd_poison_slverr_en" Comment="" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

	<!-- wr_poison_intr_clr is hidden  parameter applicable to all DDR types -->
	<RefParameter Name="wr_poison_intr_clr" Comment="" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

	<!-- wr_poison_intr_en is hidden  parameter applicable to all DDR types -->
	<RefParameter Name="wr_poison_intr_en" Comment="" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

	<!-- wr_poison_slverr_en is hidden	parameter applicable to all DDR types -->
	<RefParameter Name="wr_poison_slverr_en" Comment="" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

	<!-- rd_poison_intr_1 is hidden	 parameter applicable to all DDR types -->
	<!--  From "STMPU_uMCLT2_configuration_parameters_v1.25.xlsm", POISONSTAT is changed to CAT6, no need to compute and display it	
	<RefParameter Name="rd_poison_intr_1" Comment="" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>
	-->

	<!-- rd_poison_intr_0 is hidden	 parameter applicable to all DDR types -->
	<!--  From "STMPU_uMCLT2_configuration_parameters_v1.25.xlsm", POISONSTAT is changed to CAT6, no need to compute and display it		
	<RefParameter Name="rd_poison_intr_0" Comment="" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>
	-->

	<!-- wr_poison_intr_1 is hidden	 parameter applicable to all DDR types -->
	<!--  From "STMPU_uMCLT2_configuration_parameters_v1.25.xlsm", POISONSTAT is changed to CAT6, no need to compute and display it		
	<RefParameter Name="wr_poison_intr_1" Comment="" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>
	-->

	<!-- wr_poison_intr_0 is hidden	 parameter applicable to all DDR types -->
	<!--  From "STMPU_uMCLT2_configuration_parameters_v1.25.xlsm", POISONSTAT is changed to CAT6, no need to compute and display it		
	<RefParameter Name="wr_poison_intr_0" Comment="" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>
	-->

	<!-- bl_exp_mode is hidden	parameter applicable to all DDR types -->
	<RefParameter Name="bl_exp_mode" Comment="Burst length expansion" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

	<!-- pagematch_limit is hidden	parameter applicable to all DDR types -->
	<RefParameter Name="pagematch_limit" Comment="Pagematch four limit" DefaultValue="1" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

	<!-- go2critical_en is hidden  parameter applicable to all DDR types -->
	<RefParameter Name="go2critical_en" Comment="Goes to critical based on urgent signals" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

	<!-- 0rdwr_ordered_en is hidden	 parameter applicable to all DDR types, it can have different value depending on chosen QoS configuration -->
	<RefParameter Name="0rdwr_ordered_en" Comment="Enable read-write ordered" DefaultValue="1" TabName="Debug" Group="" Type="integer" Visible="false">
		<Condition Diagnostic="" Expression="STM32MP151AAAx|STM32MP151AABx|STM32MP151AACx|STM32MP151AADx|STM32MP151CAAx|STM32MP151CABx|STM32MP151CACx|STM32MP151CADx|STM32MP153AAAx|STM32MP153AABx|STM32MP153AACx|STM32MP153AADx|STM32MP153CAAx|STM32MP153CABx|STM32MP153CACx|STM32MP153CADx|STM32MP157AAAx|STM32MP157AABx|STM32MP157AACx|STM32MP157AADx|STM32MP157CAAx|STM32MP157CABx|STM32MP157CACx|STM32MP157CADx|STM32MP157DAAx|STM32MP157DABx|STM32MP157DACx|STM32MP157DADx|STM32MP157FAAx|STM32MP157FABx|STM32MP157FACx|STM32MP157FADx|STM32MP153DAAx|STM32MP153DABx|STM32MP153DACx|STM32MP153DADx|STM32MP153FAAx|STM32MP153FABx|STM32MP153FACx|STM32MP153FADx|STM32MP151DAAx|STM32MP151DABx|STM32MP151DACx|STM32MP151DADx|STM32MP151FAAx|STM32MP151FABx|STM32MP151FACx|STM32MP151FADx" />
		<AdditionalItem Name="Width" Value="1" />
		<AdditionalItem Name="Config0" Value="1" />
		<AdditionalItem Name="Config1" Value="1" />
		<AdditionalItem Name="Config2" Value="1" />
		<AdditionalItem Name="Config3" Value="1" />
		<AdditionalItem Name="Config4" Value="1" />
		<AdditionalItem Name="Config5" Value="1" />
		<AdditionalItem Name="Config6" Value="1" />	
	</RefParameter>

	<RefParameter Name="0rdwr_ordered_en" Comment="Enable read-write ordered" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
	    <Condition Diagnostic="" Expression="STM32MP131AAEx|STM32MP131AAFx|STM32MP131AAGx|STM32MP131CAEx|STM32MP131CAFx|STM32MP131CAGx|STM32MP131DAEx|STM32MP131DAFx|STM32MP131DAGx|STM32MP131FAEx|STM32MP131FAFx|STM32MP131FAGx|STM32MP133AAEx|STM32MP133AAFx|STM32MP133AAGx|STM32MP133CAEx|STM32MP133CAFx|STM32MP133CAGx|STM32MP133DAEx|STM32MP133DAFx|STM32MP133DAGx|STM32MP133FAEx|STM32MP133FAFx|STM32MP133FAGx|STM32MP135AAEx|STM32MP135AAFx|STM32MP135AAGx|STM32MP135CAEx|STM32MP135CAFx|STM32MP135CAGx|STM32MP135DAEx|STM32MP135DAFx|STM32MP135DAGx|STM32MP135FAEx|STM32MP135FAFx|STM32MP135FAGx" />
		<AdditionalItem Name="Width" Value="1" />
		<AdditionalItem Name="Config0" Value="0" />
		<AdditionalItem Name="Config1" Value="0" />
		<AdditionalItem Name="Config2" Value="0" />
		<AdditionalItem Name="Config3" Value="0" />
		<AdditionalItem Name="Config4" Value="0" />
		<AdditionalItem Name="Config5" Value="0" />	
		<AdditionalItem Name="Config6" Value="0" />	
	</RefParameter>

	<!-- 0rd_port_pagematch_en is hidden  parameter applicable to all DDR types, it can have different value depending on chosen QoS configuration -->
	<RefParameter Name="0rd_port_pagematch_en" Comment="Enable the page match feature" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
		<AdditionalItem Name="Config0" Value="0" />
		<AdditionalItem Name="Config1" Value="0" />
		<AdditionalItem Name="Config2" Value="0" />
		<AdditionalItem Name="Config3" Value="0" />
		<AdditionalItem Name="Config4" Value="0" />
		<AdditionalItem Name="Config5" Value="0" />
		<AdditionalItem Name="Config6" Value="0" />	
	</RefParameter>

	<!-- 0rd_port_urgent_en is hidden  parameter applicable to all DDR types -->
	<RefParameter Name="0rd_port_urgent_en" Comment="Enable the urgent sideband" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

	<!-- 0rd_port_aging_en is hidden  parameter applicable to all DDR types, it can have different value depending on chosen QoS configuration -->
	<RefParameter Name="0rd_port_aging_en" Comment="Enable the aging function" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
		<AdditionalItem Name="Config0" Value="0" />
		<AdditionalItem Name="Config1" Value="0" />
		<AdditionalItem Name="Config2" Value="0" />
		<AdditionalItem Name="Config3" Value="0" />
		<AdditionalItem Name="Config4" Value="1" />
		<AdditionalItem Name="Config5" Value="0" />
		<AdditionalItem Name="Config6" Value="0" />	
	</RefParameter>

	<!-- 0rd_port_priority is hidden  parameter applicable to all DDR types, it can have different value depending on chosen QoS configuration -->
	<RefParameter Name="0rd_port_priority" Comment="Initial value of aging counters" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="10" />
		<AdditionalItem Name="Config0" Value="0" />
		<AdditionalItem Name="Config1" Value="0" />
		<AdditionalItem Name="Config2" Value="0" />
		<AdditionalItem Name="Config3" Value="0" />
		<AdditionalItem Name="Config4" Value="0x80" />
		<AdditionalItem Name="Config5" Value="0" />	
		<AdditionalItem Name="Config6" Value="0" />	
	</RefParameter>

	<!-- 0wr_port_pagematch_en is hidden  parameter applicable to all DDR types, it can have different value depending on chosen QoS configuration -->
	<RefParameter Name="0wr_port_pagematch_en" Comment="Enable the page match feature" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
		<AdditionalItem Name="Config0" Value="0" />
		<AdditionalItem Name="Config1" Value="0" />
		<AdditionalItem Name="Config2" Value="0" />
		<AdditionalItem Name="Config3" Value="0" />
		<AdditionalItem Name="Config4" Value="0" />
		<AdditionalItem Name="Config5" Value="0" />
		<AdditionalItem Name="Config6" Value="0" />	
	</RefParameter>

	<!-- 0wr_port_urgent_en is hidden  parameter applicable to all DDR types -->
	<RefParameter Name="0wr_port_urgent_en" Comment="Enable the urgent sideband" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

	<!-- 0wr_port_aging_en is hidden  parameter applicable to all DDR types, it can have different value depending on chosen QoS configuration -->
	<RefParameter Name="0wr_port_aging_en" Comment="Enable the aging function" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
		<AdditionalItem Name="Config0" Value="0" />
		<AdditionalItem Name="Config1" Value="0" />
		<AdditionalItem Name="Config2" Value="0" />
		<AdditionalItem Name="Config3" Value="0" />
		<AdditionalItem Name="Config4" Value="1" />
		<AdditionalItem Name="Config5" Value="0" />	
		<AdditionalItem Name="Config6" Value="0" />	
	</RefParameter>

	<!-- 0wr_port_priority is hidden  parameter applicable to all DDR types, it can have different value depending on chosen QoS configuration -->
	<RefParameter Name="0wr_port_priority" Comment="Initial value of aging counters" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="10" />
		<AdditionalItem Name="Config0" Value="0" />
		<AdditionalItem Name="Config1" Value="0" />
		<AdditionalItem Name="Config2" Value="0" />
		<AdditionalItem Name="Config3" Value="0" />
		<AdditionalItem Name="Config4" Value="0x80" />
		<AdditionalItem Name="Config5" Value="0" />	
		<AdditionalItem Name="Config6" Value="0" />	
	</RefParameter>

	<!-- From 'STMPU_uMCLT2_configuration_parameters._v1.32.xlsm' PCTRL_0 is now a cat0 register, no need to generate it -->
	<!-- 0port_en is hidden	 parameter applicable to all DDR types, it can have different value depending on chosen QoS configuration -->
	<!-- 
	<RefParameter Name="0port_en" Comment="Port enable" DefaultValue="1" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
		<AdditionalItem Name="Config0" Value="1" />
		<AdditionalItem Name="Config1" Value="1" />
		<AdditionalItem Name="Config2" Value="1" />
		<AdditionalItem Name="Config3" Value="1" />
		<AdditionalItem Name="Config4" Value="1" />
		<AdditionalItem Name="Config5" Value="1" />	
	</RefParameter>
	-->

	<!-- 0rqos_map_region2 is hidden  parameter applicable to all DDR types, it can have different value depending on chosen QoS configuration -->
	<RefParameter Name="0rqos_map_region2" Comment="Traffic class for region 2" DefaultValue="2" TabName="Debug" Group="" Type="integer" Visible="false">
		<Condition Diagnostic="" Expression="STM32MP151AAAx|STM32MP151AABx|STM32MP151AACx|STM32MP151AADx|STM32MP151CAAx|STM32MP151CABx|STM32MP151CACx|STM32MP151CADx|STM32MP153AAAx|STM32MP153AABx|STM32MP153AACx|STM32MP153AADx|STM32MP153CAAx|STM32MP153CABx|STM32MP153CACx|STM32MP153CADx|STM32MP157AAAx|STM32MP157AABx|STM32MP157AACx|STM32MP157AADx|STM32MP157CAAx|STM32MP157CABx|STM32MP157CACx|STM32MP157CADx|STM32MP157DAAx|STM32MP157DABx|STM32MP157DACx|STM32MP157DADx|STM32MP157FAAx|STM32MP157FABx|STM32MP157FACx|STM32MP157FADx|STM32MP153DAAx|STM32MP153DABx|STM32MP153DACx|STM32MP153DADx|STM32MP153FAAx|STM32MP153FABx|STM32MP153FACx|STM32MP153FADx|STM32MP151DAAx|STM32MP151DABx|STM32MP151DACx|STM32MP151DADx|STM32MP151FAAx|STM32MP151FABx|STM32MP151FACx|STM32MP151FADx" />
		<AdditionalItem Name="Width" Value="2" />
		<AdditionalItem Name="Config0" Value="2" />
		<AdditionalItem Name="Config1" Value="2" />
		<AdditionalItem Name="Config2" Value="2" />
		<AdditionalItem Name="Config3" Value="2" />
		<AdditionalItem Name="Config4" Value="2" />
		<AdditionalItem Name="Config5" Value="2" />	
		<AdditionalItem Name="Config6" Value="0" />	
	</RefParameter>

	<RefParameter Name="0rqos_map_region2" Comment="Traffic class for region 2" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
	    <Condition Diagnostic="" Expression="STM32MP131AAEx|STM32MP131AAFx|STM32MP131AAGx|STM32MP131CAEx|STM32MP131CAFx|STM32MP131CAGx|STM32MP131DAEx|STM32MP131DAFx|STM32MP131DAGx|STM32MP131FAEx|STM32MP131FAFx|STM32MP131FAGx|STM32MP133AAEx|STM32MP133AAFx|STM32MP133AAGx|STM32MP133CAEx|STM32MP133CAFx|STM32MP133CAGx|STM32MP133DAEx|STM32MP133DAFx|STM32MP133DAGx|STM32MP133FAEx|STM32MP133FAFx|STM32MP133FAGx|STM32MP135AAEx|STM32MP135AAFx|STM32MP135AAGx|STM32MP135CAEx|STM32MP135CAFx|STM32MP135CAGx|STM32MP135DAEx|STM32MP135DAFx|STM32MP135DAGx|STM32MP135FAEx|STM32MP135FAFx|STM32MP135FAGx" />
		<AdditionalItem Name="Width" Value="2" />
		<AdditionalItem Name="Config0" Value="0" />
		<AdditionalItem Name="Config1" Value="0" />
		<AdditionalItem Name="Config2" Value="0" />
		<AdditionalItem Name="Config3" Value="0" />
		<AdditionalItem Name="Config4" Value="0" />
		<AdditionalItem Name="Config5" Value="0" />	
		<AdditionalItem Name="Config6" Value="0" />	
	</RefParameter>

	<!-- 0rqos_map_region1 is hidden  parameter applicable to all DDR types, it can have different value depending on chosen QoS configuration -->
	<RefParameter Name="0rqos_map_region1" Comment="Traffic class for region 1" DefaultValue="1" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="2" />
		<AdditionalItem Name="Config0" Value="0" />
		<AdditionalItem Name="Config1" Value="0" />
		<AdditionalItem Name="Config2" Value="0" />
		<AdditionalItem Name="Config3" Value="0" />
		<AdditionalItem Name="Config4" Value="0" />
		<AdditionalItem Name="Config5" Value="0" />	
		<AdditionalItem Name="Config6" Value="1" />	
	</RefParameter>

	<!-- 0rqos_map_region0 is hidden  parameter applicable to all DDR types, it can have different value depending on chosen QoS configuration -->
	<RefParameter Name="0rqos_map_region0" Comment="Traffic class for region 0" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="2" />
		<AdditionalItem Name="Config0" Value="0" />
		<AdditionalItem Name="Config1" Value="0" />
		<AdditionalItem Name="Config2" Value="0" />
		<AdditionalItem Name="Config3" Value="0" />
		<AdditionalItem Name="Config4" Value="0" />
		<AdditionalItem Name="Config5" Value="0" />	
		<AdditionalItem Name="Config6" Value="0" />	
	</RefParameter>

	<!-- 0rqos_map_level2 is hidden	 parameter applicable to all DDR types, it can have different value depending on chosen QoS configuration -->
	<RefParameter Name="0rqos_map_level2" Comment="Level2 = end of region1 (level1+ 1 to 14)" DefaultValue="0x0C" TabName="Debug" Group="" Type="hex" Visible="false">
		<AdditionalItem Name="Width" Value="4" />
		<Condition Diagnostic="" Expression="STM32MP151AAAx|STM32MP151AABx|STM32MP151AACx|STM32MP151AADx|STM32MP151CAAx|STM32MP151CABx|STM32MP151CACx|STM32MP151CADx|STM32MP153AAAx|STM32MP153AABx|STM32MP153AACx|STM32MP153AADx|STM32MP153CAAx|STM32MP153CABx|STM32MP153CACx|STM32MP153CADx|STM32MP157AAAx|STM32MP157AABx|STM32MP157AACx|STM32MP157AADx|STM32MP157CAAx|STM32MP157CABx|STM32MP157CACx|STM32MP157CADx|STM32MP157DAAx|STM32MP157DABx|STM32MP157DACx|STM32MP157DADx|STM32MP157FAAx|STM32MP157FABx|STM32MP157FACx|STM32MP157FADx|STM32MP153DAAx|STM32MP153DABx|STM32MP153DACx|STM32MP153DADx|STM32MP153FAAx|STM32MP153FABx|STM32MP153FACx|STM32MP153FADx|STM32MP151DAAx|STM32MP151DABx|STM32MP151DACx|STM32MP151DADx|STM32MP151FAAx|STM32MP151FABx|STM32MP151FACx|STM32MP151FADx" />
		<AdditionalItem Name="Config0" Value="0x0C" />
		<AdditionalItem Name="Config1" Value="0x0C" />
		<AdditionalItem Name="Config2" Value="0x0C" />
		<AdditionalItem Name="Config3" Value="0x0C" />
		<AdditionalItem Name="Config4" Value="0x0C" />
		<AdditionalItem Name="Config5" Value="0x0C" />	
		<AdditionalItem Name="Config6" Value="0x0B" />	
	</RefParameter>

	<RefParameter Name="0rqos_map_level2" Comment="Level2 = end of region1 (level1+ 1 to 14)" DefaultValue="0x00" TabName="Debug" Group="" Type="hex" Visible="false">
	    <Condition Diagnostic="" Expression="STM32MP131AAEx|STM32MP131AAFx|STM32MP131AAGx|STM32MP131CAEx|STM32MP131CAFx|STM32MP131CAGx|STM32MP131DAEx|STM32MP131DAFx|STM32MP131DAGx|STM32MP131FAEx|STM32MP131FAFx|STM32MP131FAGx|STM32MP133AAEx|STM32MP133AAFx|STM32MP133AAGx|STM32MP133CAEx|STM32MP133CAFx|STM32MP133CAGx|STM32MP133DAEx|STM32MP133DAFx|STM32MP133DAGx|STM32MP133FAEx|STM32MP133FAFx|STM32MP133FAGx|STM32MP135AAEx|STM32MP135AAFx|STM32MP135AAGx|STM32MP135CAEx|STM32MP135CAFx|STM32MP135CAGx|STM32MP135DAEx|STM32MP135DAFx|STM32MP135DAGx|STM32MP135FAEx|STM32MP135FAFx|STM32MP135FAGx" />
		<AdditionalItem Name="Width" Value="4" />
		<AdditionalItem Name="Config0" Value="0x00" />
		<AdditionalItem Name="Config1" Value="0x00" />
		<AdditionalItem Name="Config2" Value="0x00" />
		<AdditionalItem Name="Config3" Value="0x00" />
		<AdditionalItem Name="Config4" Value="0x00" />
		<AdditionalItem Name="Config5" Value="0x00" />	
		<AdditionalItem Name="Config6" Value="0x00" />	
	</RefParameter>

	<!-- 0rqos_map_level1 is hidden	 parameter applicable to all DDR types, it can have different value depending on chosen QoS configuration -->
	<RefParameter Name="0rqos_map_level1" Comment="Level1 = end of region0 (0 to 13)" DefaultValue="3" TabName="Debug" Group="" Type="integer" Visible="false">
		<Condition Diagnostic="" Expression="STM32MP151AAAx|STM32MP151AABx|STM32MP151AACx|STM32MP151AADx|STM32MP151CAAx|STM32MP151CABx|STM32MP151CACx|STM32MP151CADx|STM32MP153AAAx|STM32MP153AABx|STM32MP153AACx|STM32MP153AADx|STM32MP153CAAx|STM32MP153CABx|STM32MP153CACx|STM32MP153CADx|STM32MP157AAAx|STM32MP157AABx|STM32MP157AACx|STM32MP157AADx|STM32MP157CAAx|STM32MP157CABx|STM32MP157CACx|STM32MP157CADx|STM32MP157DAAx|STM32MP157DABx|STM32MP157DACx|STM32MP157DADx|STM32MP157FAAx|STM32MP157FABx|STM32MP157FACx|STM32MP157FADx|STM32MP153DAAx|STM32MP153DABx|STM32MP153DACx|STM32MP153DADx|STM32MP153FAAx|STM32MP153FABx|STM32MP153FACx|STM32MP153FADx|STM32MP151DAAx|STM32MP151DABx|STM32MP151DACx|STM32MP151DADx|STM32MP151FAAx|STM32MP151FABx|STM32MP151FACx|STM32MP151FADx" />
		<AdditionalItem Name="Width" Value="4" />
		<AdditionalItem Name="Config0" Value="3" />
		<AdditionalItem Name="Config1" Value="3" />
		<AdditionalItem Name="Config2" Value="3" />
		<AdditionalItem Name="Config3" Value="3" />
		<AdditionalItem Name="Config4" Value="3" />
		<AdditionalItem Name="Config5" Value="3" />	
		<AdditionalItem Name="Config6" Value="9" />	
	</RefParameter>

	<RefParameter Name="0rqos_map_level1" Comment="Level1 = end of region0 (0 to 13)" DefaultValue="9" TabName="Debug" Group="" Type="integer" Visible="false">
	    <Condition Diagnostic="" Expression="STM32MP131AAEx|STM32MP131AAFx|STM32MP131AAGx|STM32MP131CAEx|STM32MP131CAFx|STM32MP131CAGx|STM32MP131DAEx|STM32MP131DAFx|STM32MP131DAGx|STM32MP131FAEx|STM32MP131FAFx|STM32MP131FAGx|STM32MP133AAEx|STM32MP133AAFx|STM32MP133AAGx|STM32MP133CAEx|STM32MP133CAFx|STM32MP133CAGx|STM32MP133DAEx|STM32MP133DAFx|STM32MP133DAGx|STM32MP133FAEx|STM32MP133FAFx|STM32MP133FAGx|STM32MP135AAEx|STM32MP135AAFx|STM32MP135AAGx|STM32MP135CAEx|STM32MP135CAFx|STM32MP135CAGx|STM32MP135DAEx|STM32MP135DAFx|STM32MP135DAGx|STM32MP135FAEx|STM32MP135FAFx|STM32MP135FAGx" />
		<AdditionalItem Name="Width" Value="4" />
		<AdditionalItem Name="Config0" Value="3" />
		<AdditionalItem Name="Config1" Value="3" />
		<AdditionalItem Name="Config2" Value="3" />
		<AdditionalItem Name="Config3" Value="3" />
		<AdditionalItem Name="Config4" Value="3" />
		<AdditionalItem Name="Config5" Value="3" />	
		<AdditionalItem Name="Config6" Value="9" />	
	</RefParameter>

	<!-- 0rqos_map_timeoutr is hidden  parameter applicable to all DDR types, it can have different value depending on chosen QoS configuration -->
	<RefParameter Name="0rqos_map_timeoutr" Comment="Timeout to the Read Red Queue" DefaultValue="0x80" TabName="Debug" Group="" Type="hex" Visible="false">
		<Condition Diagnostic="" Expression="STM32MP151AAAx|STM32MP151AABx|STM32MP151AACx|STM32MP151AADx|STM32MP151CAAx|STM32MP151CABx|STM32MP151CACx|STM32MP151CADx|STM32MP153AAAx|STM32MP153AABx|STM32MP153AACx|STM32MP153AADx|STM32MP153CAAx|STM32MP153CABx|STM32MP153CACx|STM32MP153CADx|STM32MP157AAAx|STM32MP157AABx|STM32MP157AACx|STM32MP157AADx|STM32MP157CAAx|STM32MP157CABx|STM32MP157CACx|STM32MP157CADx|STM32MP157DAAx|STM32MP157DABx|STM32MP157DACx|STM32MP157DADx|STM32MP157FAAx|STM32MP157FABx|STM32MP157FACx|STM32MP157FADx|STM32MP153DAAx|STM32MP153DABx|STM32MP153DACx|STM32MP153DADx|STM32MP153FAAx|STM32MP153FABx|STM32MP153FACx|STM32MP153FADx|STM32MP151DAAx|STM32MP151DABx|STM32MP151DACx|STM32MP151DADx|STM32MP151FAAx|STM32MP151FABx|STM32MP151FACx|STM32MP151FADx" />
		<AdditionalItem Name="Width" Value="11" />
		<AdditionalItem Name="Config0" Value="0x00" />
		<AdditionalItem Name="Config1" Value="0x00" />
		<AdditionalItem Name="Config2" Value="0x80" />
		<AdditionalItem Name="Config3" Value="0x40" />
		<AdditionalItem Name="Config4" Value="0x20" />
		<AdditionalItem Name="Config5" Value="0x00" />
		<AdditionalItem Name="Config6" Value="0x80" />
	</RefParameter>

	<RefParameter Name="0rqos_map_timeoutr" Comment="Timeout to the Read Red Queue" DefaultValue="0x00" TabName="Debug" Group="" Type="hex" Visible="false">
		<Condition Diagnostic="" Expression="STM32MP131AAEx|STM32MP131AAFx|STM32MP131AAGx|STM32MP131CAEx|STM32MP131CAFx|STM32MP131CAGx|STM32MP131DAEx|STM32MP131DAFx|STM32MP131DAGx|STM32MP131FAEx|STM32MP131FAFx|STM32MP131FAGx|STM32MP133AAEx|STM32MP133AAFx|STM32MP133AAGx|STM32MP133CAEx|STM32MP133CAFx|STM32MP133CAGx|STM32MP133DAEx|STM32MP133DAFx|STM32MP133DAGx|STM32MP133FAEx|STM32MP133FAFx|STM32MP133FAGx|STM32MP135AAEx|STM32MP135AAFx|STM32MP135AAGx|STM32MP135CAEx|STM32MP135CAFx|STM32MP135CAGx|STM32MP135DAEx|STM32MP135DAFx|STM32MP135DAGx|STM32MP135FAEx|STM32MP135FAFx|STM32MP135FAGx" />
		<AdditionalItem Name="Width" Value="11" />
		<AdditionalItem Name="Config0" Value="0x00" />
		<AdditionalItem Name="Config1" Value="0x00" />
		<AdditionalItem Name="Config2" Value="0x00" />
		<AdditionalItem Name="Config3" Value="0x40" />
		<AdditionalItem Name="Config4" Value="0x20" />
		<AdditionalItem Name="Config5" Value="0x00" />
		<AdditionalItem Name="Config6" Value="0x80" />
	</RefParameter>

	<!-- 0rqos_map_timeoutb is hidden  parameter applicable to all DDR types, it can have different value depending on chosen QoS configuration -->
	<RefParameter Name="0rqos_map_timeoutb" Comment="Timeout to the Read Blue Queue" DefaultValue="0x100" TabName="Debug" Group="" Type="hex" Visible="false">
		<Condition Diagnostic="" Expression="STM32MP151AAAx|STM32MP151AABx|STM32MP151AACx|STM32MP151AADx|STM32MP151CAAx|STM32MP151CABx|STM32MP151CACx|STM32MP151CADx|STM32MP153AAAx|STM32MP153AABx|STM32MP153AACx|STM32MP153AADx|STM32MP153CAAx|STM32MP153CABx|STM32MP153CACx|STM32MP153CADx|STM32MP157AAAx|STM32MP157AABx|STM32MP157AACx|STM32MP157AADx|STM32MP157CAAx|STM32MP157CABx|STM32MP157CACx|STM32MP157CADx|STM32MP157DAAx|STM32MP157DABx|STM32MP157DACx|STM32MP157DADx|STM32MP157FAAx|STM32MP157FABx|STM32MP157FACx|STM32MP157FADx|STM32MP153DAAx|STM32MP153DABx|STM32MP153DACx|STM32MP153DADx|STM32MP153FAAx|STM32MP153FABx|STM32MP153FACx|STM32MP153FADx|STM32MP151DAAx|STM32MP151DABx|STM32MP151DACx|STM32MP151DADx|STM32MP151FAAx|STM32MP151FABx|STM32MP151FACx|STM32MP151FADx" />
		<AdditionalItem Name="Width" Value="11" />
		<AdditionalItem Name="Config0" Value="0x000" />
		<AdditionalItem Name="Config1" Value="0x000" />
		<AdditionalItem Name="Config2" Value="0x100" />
		<AdditionalItem Name="Config3" Value="0x080" />
		<AdditionalItem Name="Config4" Value="0x040" />
		<AdditionalItem Name="Config5" Value="0x000" />
		<AdditionalItem Name="Config6" Value="0x100" />
	</RefParameter>

	<RefParameter Name="0rqos_map_timeoutb" Comment="Timeout to the Read Blue Queue" DefaultValue="0x020" TabName="Debug" Group="" Type="hex" Visible="false">
		<Condition Diagnostic="" Expression="STM32MP131AAEx|STM32MP131AAFx|STM32MP131AAGx|STM32MP131CAEx|STM32MP131CAFx|STM32MP131CAGx|STM32MP131DAEx|STM32MP131DAFx|STM32MP131DAGx|STM32MP131FAEx|STM32MP131FAFx|STM32MP131FAGx|STM32MP133AAEx|STM32MP133AAFx|STM32MP133AAGx|STM32MP133CAEx|STM32MP133CAFx|STM32MP133CAGx|STM32MP133DAEx|STM32MP133DAFx|STM32MP133DAGx|STM32MP133FAEx|STM32MP133FAFx|STM32MP133FAGx|STM32MP135AAEx|STM32MP135AAFx|STM32MP135AAGx|STM32MP135CAEx|STM32MP135CAFx|STM32MP135CAGx|STM32MP135DAEx|STM32MP135DAFx|STM32MP135DAGx|STM32MP135FAEx|STM32MP135FAFx|STM32MP135FAGx" />
		<AdditionalItem Name="Width" Value="11" />
		<AdditionalItem Name="Config0" Value="0x020" />
		<AdditionalItem Name="Config1" Value="0x020" />
		<AdditionalItem Name="Config2" Value="0x020" />
		<AdditionalItem Name="Config3" Value="0x080" />
		<AdditionalItem Name="Config4" Value="0x040" />
		<AdditionalItem Name="Config5" Value="0x000" />
		<AdditionalItem Name="Config6" Value="0x100" />
	</RefParameter>

	<!-- 0wqos_map_region2 is hidden parameter applicable to all DDR types, it can have different value depending on chosen QoS configuration -->
	<RefParameter Name="0wqos_map_region2" Comment="Traffic class for region 2" DefaultValue="1" TabName="Debug" Group="" Type="integer" Visible="false">
		<Condition Diagnostic="" Expression="STM32MP151AAAx|STM32MP151AABx|STM32MP151AACx|STM32MP151AADx|STM32MP151CAAx|STM32MP151CABx|STM32MP151CACx|STM32MP151CADx|STM32MP153AAAx|STM32MP153AABx|STM32MP153AACx|STM32MP153AADx|STM32MP153CAAx|STM32MP153CABx|STM32MP153CACx|STM32MP153CADx|STM32MP157AAAx|STM32MP157AABx|STM32MP157AACx|STM32MP157AADx|STM32MP157CAAx|STM32MP157CABx|STM32MP157CACx|STM32MP157CADx|STM32MP157DAAx|STM32MP157DABx|STM32MP157DACx|STM32MP157DADx|STM32MP157FAAx|STM32MP157FABx|STM32MP157FACx|STM32MP157FADx|STM32MP153DAAx|STM32MP153DABx|STM32MP153DACx|STM32MP153DADx|STM32MP153FAAx|STM32MP153FABx|STM32MP153FACx|STM32MP153FADx|STM32MP151DAAx|STM32MP151DABx|STM32MP151DACx|STM32MP151DADx|STM32MP151FAAx|STM32MP151FABx|STM32MP151FACx|STM32MP151FADx" />
		<AdditionalItem Name="Width" Value="2" />
		<AdditionalItem Name="Config0" Value="0" />
		<AdditionalItem Name="Config1" Value="0" />
		<AdditionalItem Name="Config2" Value="1" />
		<AdditionalItem Name="Config3" Value="1" />
		<AdditionalItem Name="Config4" Value="2" />
		<AdditionalItem Name="Config5" Value="0" />	
		<AdditionalItem Name="Config6" Value="2" />
	</RefParameter>
	
	<RefParameter Name="0wqos_map_region2" Comment="Traffic class for region 2" DefaultValue="1" TabName="Debug" Group="" Type="integer" Visible="false">
	    <Condition Diagnostic="" Expression="STM32MP131AAEx|STM32MP131AAFx|STM32MP131AAGx|STM32MP131CAEx|STM32MP131CAFx|STM32MP131CAGx|STM32MP131DAEx|STM32MP131DAFx|STM32MP131DAGx|STM32MP131FAEx|STM32MP131FAFx|STM32MP131FAGx|STM32MP133AAEx|STM32MP133AAFx|STM32MP133AAGx|STM32MP133CAEx|STM32MP133CAFx|STM32MP133CAGx|STM32MP133DAEx|STM32MP133DAFx|STM32MP133DAGx|STM32MP133FAEx|STM32MP133FAFx|STM32MP133FAGx|STM32MP135AAEx|STM32MP135AAFx|STM32MP135AAGx|STM32MP135CAEx|STM32MP135CAFx|STM32MP135CAGx|STM32MP135DAEx|STM32MP135DAFx|STM32MP135DAGx|STM32MP135FAEx|STM32MP135FAFx|STM32MP135FAGx" />
		<AdditionalItem Name="Width" Value="2" />
		<AdditionalItem Name="Config0" Value="1" />
		<AdditionalItem Name="Config1" Value="1" />
		<AdditionalItem Name="Config2" Value="1" />
		<AdditionalItem Name="Config3" Value="1" />
		<AdditionalItem Name="Config4" Value="2" />
		<AdditionalItem Name="Config5" Value="0" />	
		<AdditionalItem Name="Config6" Value="2" />
	</RefParameter>

	<!-- 0wqos_map_region1 is hidden  parameter applicable to all DDR types, it can have different value depending on chosen QoS configuration -->
	<RefParameter Name="0wqos_map_region1" Comment="Traffic class for region 1" DefaultValue="1" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="2" />
		<AdditionalItem Name="Config0" Value="0" />
		<AdditionalItem Name="Config1" Value="0" />
		<AdditionalItem Name="Config2" Value="1" />
		<AdditionalItem Name="Config3" Value="1" />
		<AdditionalItem Name="Config4" Value="1" />
		<AdditionalItem Name="Config5" Value="0" />	
		<AdditionalItem Name="Config6" Value="1" />
	</RefParameter>

	<!-- 0wqos_map_region0 is hidden  parameter applicable to all DDR types, it can have different value depending on chosen QoS configuration -->
	<RefParameter Name="0wqos_map_region0" Comment="Traffic class for region 0" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="2" />
		<AdditionalItem Name="Config0" Value="0" />
		<AdditionalItem Name="Config1" Value="0" />
		<AdditionalItem Name="Config2" Value="0" />
		<AdditionalItem Name="Config3" Value="0" />
		<AdditionalItem Name="Config4" Value="0" />
		<AdditionalItem Name="Config5" Value="0" />
		<AdditionalItem Name="Config6" Value="0" />
	</RefParameter>

	<!-- 0wqos_map_level2 is hidden	 parameter applicable to all DDR types, it can have different value depending on chosen QoS configuration -->
	<RefParameter Name="0wqos_map_level2" Comment="level2 = end of region1 (level1+ 1 to 14)" DefaultValue="0x0C" TabName="Debug" Group="" Type="hex" Visible="false">
		<Condition Diagnostic="" Expression="STM32MP151AAAx|STM32MP151AABx|STM32MP151AACx|STM32MP151AADx|STM32MP151CAAx|STM32MP151CABx|STM32MP151CACx|STM32MP151CADx|STM32MP153AAAx|STM32MP153AABx|STM32MP153AACx|STM32MP153AADx|STM32MP153CAAx|STM32MP153CABx|STM32MP153CACx|STM32MP153CADx|STM32MP157AAAx|STM32MP157AABx|STM32MP157AACx|STM32MP157AADx|STM32MP157CAAx|STM32MP157CABx|STM32MP157CACx|STM32MP157CADx|STM32MP157DAAx|STM32MP157DABx|STM32MP157DACx|STM32MP157DADx|STM32MP157FAAx|STM32MP157FABx|STM32MP157FACx|STM32MP157FADx|STM32MP153DAAx|STM32MP153DABx|STM32MP153DACx|STM32MP153DADx|STM32MP153FAAx|STM32MP153FABx|STM32MP153FACx|STM32MP153FADx|STM32MP151DAAx|STM32MP151DABx|STM32MP151DACx|STM32MP151DADx|STM32MP151FAAx|STM32MP151FABx|STM32MP151FACx|STM32MP151FADx" />
		<AdditionalItem Name="Width" Value="4" />
		<AdditionalItem Name="Config0" Value="0x0C" />
		<AdditionalItem Name="Config1" Value="0x0C" />
		<AdditionalItem Name="Config2" Value="0x0C" />
		<AdditionalItem Name="Config3" Value="0x0C" />
		<AdditionalItem Name="Config4" Value="0x0C" />
		<AdditionalItem Name="Config5" Value="0x0C" />
		<AdditionalItem Name="Config6" Value="0x0B" />
	</RefParameter>
	
	<RefParameter Name="0wqos_map_level2" Comment="level2 = end of region1 (level1+ 1 to 14)" DefaultValue="0x0B" TabName="Debug" Group="" Type="hex" Visible="false">
		<Condition Diagnostic="" Expression="STM32MP131AAEx|STM32MP131AAFx|STM32MP131AAGx|STM32MP131CAEx|STM32MP131CAFx|STM32MP131CAGx|STM32MP131DAEx|STM32MP131DAFx|STM32MP131DAGx|STM32MP131FAEx|STM32MP131FAFx|STM32MP131FAGx|STM32MP133AAEx|STM32MP133AAFx|STM32MP133AAGx|STM32MP133CAEx|STM32MP133CAFx|STM32MP133CAGx|STM32MP133DAEx|STM32MP133DAFx|STM32MP133DAGx|STM32MP133FAEx|STM32MP133FAFx|STM32MP133FAGx|STM32MP135AAEx|STM32MP135AAFx|STM32MP135AAGx|STM32MP135CAEx|STM32MP135CAFx|STM32MP135CAGx|STM32MP135DAEx|STM32MP135DAFx|STM32MP135DAGx|STM32MP135FAEx|STM32MP135FAFx|STM32MP135FAGx" />
		<AdditionalItem Name="Width" Value="4" />
		<AdditionalItem Name="Config0" Value="0x0C" />
		<AdditionalItem Name="Config1" Value="0x0C" />
		<AdditionalItem Name="Config2" Value="0x0C" />
		<AdditionalItem Name="Config3" Value="0x0C" />
	    <AdditionalItem Name="Config4" Value="0x0C" />
		<AdditionalItem Name="Config5" Value="0x0C" />
		<AdditionalItem Name="Config6" Value="0x0B" />
	</RefParameter>

	<!-- 0wqos_map_level1 is hidden	 parameter applicable to all DDR types, it can have different value depending on chosen QoS configuration -->
	<RefParameter Name="0wqos_map_level1" Comment="Level1 = end of region0 (0 to 13)" DefaultValue="0x03" TabName="Debug" Group="" Type="hex" Visible="false">
		<AdditionalItem Name="Width" Value="4" />
		<AdditionalItem Name="Config0" Value="0x03" />
		<AdditionalItem Name="Config1" Value="0x03" />
		<AdditionalItem Name="Config2" Value="0x03" />
		<AdditionalItem Name="Config3" Value="0x03" />
		<AdditionalItem Name="Config4" Value="0x03" />
		<AdditionalItem Name="Config5" Value="0x03" />
		<AdditionalItem Name="Config6" Value="0x03" />
	</RefParameter>

	<!-- 0wqos_map_timeout2 is hidden  parameter applicable to all DDR types, it can have different value depending on chosen QoS configuration -->
	<RefParameter Name="0wqos_map_timeout2" Comment="Timeout for Write in QoS region 2" DefaultValue="0x100" TabName="Debug" Group="" Type="hex" Visible="false">
		<AdditionalItem Name="Width" Value="11" />
		<AdditionalItem Name="Config0" Value="0x000" />
		<AdditionalItem Name="Config1" Value="0x000" />
		<AdditionalItem Name="Config2" Value="0x100" />
		<AdditionalItem Name="Config3" Value="0x080" />
		<AdditionalItem Name="Config4" Value="0x040" />
		<AdditionalItem Name="Config5" Value="0x000" />
		<AdditionalItem Name="Config6" Value="0x100" />
		<AdditionalItem Name="Config6" Value="0x000" />
	</RefParameter>

	<!-- 0wqos_map_timeout1 is hidden  parameter applicable to all DDR types, it can have different value depending on chosen QoS configuration -->
	<RefParameter Name="0wqos_map_timeout1" Comment="Timeout for Write in QoS region 0 and 1" DefaultValue="0x200" TabName="Debug" Group="" Type="hex" Visible="false">
		<AdditionalItem Name="Width" Value="11" />
		<AdditionalItem Name="Config0" Value="0x000" />
		<AdditionalItem Name="Config1" Value="0x000" />
		<AdditionalItem Name="Config2" Value="0x200" />
		<AdditionalItem Name="Config3" Value="0x100" />
		<AdditionalItem Name="Config4" Value="0x080" />
		<AdditionalItem Name="Config5" Value="0x000" />
		<AdditionalItem Name="Config6" Value="0x200" />
	</RefParameter>

	<!-- 1rdwr_ordered_en is hidden	 parameter applicable to all DDR types, it can have different value depending on chosen QoS configuration -->
	<RefParameter Name="1rdwr_ordered_en" Comment="Enable read-write ordered" DefaultValue="1" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
		<AdditionalItem Name="Config0" Value="1" />
		<AdditionalItem Name="Config1" Value="1" />
		<AdditionalItem Name="Config2" Value="1" />
		<AdditionalItem Name="Config3" Value="1" />
		<AdditionalItem Name="Config4" Value="1" />
		<AdditionalItem Name="Config5" Value="1" />	
		<AdditionalItem Name="Config6" Value="1" />	
	</RefParameter>

	<!-- 1rd_port_pagematch_en is hidden  parameter applicable to all DDR types, it can have different value depending on chosen QoS configuration -->
	<RefParameter Name="1rd_port_pagematch_en" Comment="Enable the page match feature" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
		<AdditionalItem Name="Config0" Value="0" />
		<AdditionalItem Name="Config1" Value="0" />
		<AdditionalItem Name="Config2" Value="0" />
		<AdditionalItem Name="Config3" Value="0" />
		<AdditionalItem Name="Config4" Value="0" />
		<AdditionalItem Name="Config5" Value="0" />	
		<AdditionalItem Name="Config6" Value="0" />	
	</RefParameter>

	<!-- 1rd_port_urgent_en is hidden  parameter applicable to all DDR types -->
	<RefParameter Name="1rd_port_urgent_en" Comment="Enable the urgent sideband" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

	<!-- 1rd_port_aging_en is hidden  parameter applicable to all DDR types, it can have different value depending on chosen QoS configuration -->
	<RefParameter Name="1rd_port_aging_en" Comment="Enable the aging function" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
		<AdditionalItem Name="Config0" Value="0" />
		<AdditionalItem Name="Config1" Value="0" />
		<AdditionalItem Name="Config2" Value="0" />
		<AdditionalItem Name="Config3" Value="0" />
		<AdditionalItem Name="Config4" Value="1" />
		<AdditionalItem Name="Config5" Value="0" />
		<AdditionalItem Name="Config6" Value="0" />	
	</RefParameter>

	<!-- 1rd_port_priority is hidden  parameter applicable to all DDR types, it can have different value depending on chosen QoS configuration -->
	<RefParameter Name="1rd_port_priority" Comment="Initial value of aging counters" DefaultValue="0x00" TabName="Debug" Group="" Type="hex" Visible="false">
		<AdditionalItem Name="Width" Value="10" />
		<AdditionalItem Name="Config0" Value="0x00" />
		<AdditionalItem Name="Config1" Value="0x00" />
		<AdditionalItem Name="Config2" Value="0x00" />
		<AdditionalItem Name="Config3" Value="0x00" />
		<AdditionalItem Name="Config4" Value="0x80" />
		<AdditionalItem Name="Config5" Value="0x00" />
		<AdditionalItem Name="Config6" Value="0x00" />
	</RefParameter>

	<!-- 1wr_port_pagematch_en is hidden  parameter applicable to all DDR types, it can have different value depending on chosen QoS configuration -->
	<RefParameter Name="1wr_port_pagematch_en" Comment="Enable the page match feature" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
		<AdditionalItem Name="Config0" Value="0" />
		<AdditionalItem Name="Config1" Value="0" />
		<AdditionalItem Name="Config2" Value="0" />
		<AdditionalItem Name="Config3" Value="0" />
		<AdditionalItem Name="Config4" Value="0" />
		<AdditionalItem Name="Config5" Value="0" />
		<AdditionalItem Name="Config6" Value="0" />	
	</RefParameter>

	<!-- 1wr_port_urgent_en is hidden  parameter applicable to all DDR types -->
	<RefParameter Name="1wr_port_urgent_en" Comment="Enable the urgent sideband" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

	<!-- 1wr_port_aging_en is hidden  parameter applicable to all DDR types -->
	<RefParameter Name="1wr_port_aging_en" Comment="Enable the aging function" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
		<AdditionalItem Name="Config0" Value="0" />
		<AdditionalItem Name="Config1" Value="0" />
		<AdditionalItem Name="Config2" Value="0" />
		<AdditionalItem Name="Config3" Value="0" />
		<AdditionalItem Name="Config4" Value="1" />
		<AdditionalItem Name="Config5" Value="0" />
		<AdditionalItem Name="Config6" Value="0" />	
	</RefParameter>

	<!-- 1wr_port_priority is hidden  parameter applicable to all DDR types, it can have different value depending on chosen QoS configuration -->
	<RefParameter Name="1wr_port_priority" Comment="Initial value of aging counters" DefaultValue="0x00" TabName="Debug" Group="" Type="hex" Visible="false">
		<AdditionalItem Name="Width" Value="10" />
		<AdditionalItem Name="Config0" Value="0x00" />
		<AdditionalItem Name="Config1" Value="0x00" />
		<AdditionalItem Name="Config2" Value="0x00" />
		<AdditionalItem Name="Config3" Value="0x00" />
		<AdditionalItem Name="Config4" Value="0x80" />
		<AdditionalItem Name="Config5" Value="0x00" />
		<AdditionalItem Name="Config6" Value="0x00" />	
	</RefParameter>

	<!-- From 'STMPU_uMCLT2_configuration_parameters._v1.32.xlsm' PCTRL_1 is now a cat0 register, no need to generate it -->
	<!-- 1port_en is hidden	 parameter applicable to all DDR types, it can have different value depending on chosen QoS configuration -->
	<!-- 
	<RefParameter Name="1port_en" Comment="Port enable" DefaultValue="1" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
		<AdditionalItem Name="Config0" Value="1" />
		<AdditionalItem Name="Config1" Value="1" />
		<AdditionalItem Name="Config2" Value="1" />
		<AdditionalItem Name="Config3" Value="1" />
		<AdditionalItem Name="Config4" Value="1" />
		<AdditionalItem Name="Config5" Value="1" />
		<AdditionalItem Name="Config6" Value="1" />	
	</RefParameter>
	-->

	<!-- 1rqos_map_region2 is hidden  parameter applicable to all DDR types, it can have different value depending on chosen QoS configuration -->
	<RefParameter Name="1rqos_map_region2" Comment="Traffic class for region 2" DefaultValue="2" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="2" />
		<AdditionalItem Name="Config0" Value="2" />
		<AdditionalItem Name="Config1" Value="2" />
		<AdditionalItem Name="Config2" Value="2" />
		<AdditionalItem Name="Config3" Value="2" />
		<AdditionalItem Name="Config4" Value="2" />
		<AdditionalItem Name="Config5" Value="2" />
		<AdditionalItem Name="Config6" Value="2" />	
	</RefParameter>

	<!-- 1rqos_map_region1 is hidden  parameter applicable to all DDR types, it can have different value depending on chosen QoS configuration -->
	<RefParameter Name="1rqos_map_region1" Comment="Traffic class for region 1" DefaultValue="1" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="2" />
		<AdditionalItem Name="Config0" Value="0" />
		<AdditionalItem Name="Config1" Value="0" />
		<AdditionalItem Name="Config2" Value="1" />
		<AdditionalItem Name="Config3" Value="1" />
		<AdditionalItem Name="Config4" Value="1" />
		<AdditionalItem Name="Config5" Value="0" />
		<AdditionalItem Name="Config6" Value="0" />	
	</RefParameter>

	<!-- 1rqos_map_region0 is hidden  parameter applicable to all DDR types, it can have different value depending on chosen QoS configuration -->
	<RefParameter Name="1rqos_map_region0" Comment="Traffic class for region 0" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="2" />
		<AdditionalItem Name="Config0" Value="0" />
		<AdditionalItem Name="Config1" Value="0" />
		<AdditionalItem Name="Config2" Value="0" />
		<AdditionalItem Name="Config3" Value="0" />
		<AdditionalItem Name="Config4" Value="0" />
		<AdditionalItem Name="Config5" Value="0" />
		<AdditionalItem Name="Config6" Value="0" />
	</RefParameter>

	<!-- 1rqos_map_level2 is hidden	 parameter applicable to all DDR types, it can have different value depending on chosen QoS configuration -->
	<RefParameter Name="1rqos_map_level2" Comment="Level2 = end of region1 (level1+ 1 to 14)" DefaultValue="0x0C" TabName="Debug" Group="" Type="hex" Visible="false">
		<AdditionalItem Name="Width" Value="4" />
		<AdditionalItem Name="Config0" Value="0x0C" />
		<AdditionalItem Name="Config1" Value="0x0C" />
		<AdditionalItem Name="Config2" Value="0x0C" />
		<AdditionalItem Name="Config3" Value="0x0C" />
		<AdditionalItem Name="Config4" Value="0x0C" />
		<AdditionalItem Name="Config5" Value="0x0C" />
		<AdditionalItem Name="Config6" Value="0x0B" />	
	</RefParameter>

	<!-- 1rqos_map_level1 is hidden	 parameter applicable to all DDR types, it can have different value depending on chosen QoS configuration -->
	<RefParameter Name="1rqos_map_level1" Comment="Level1 = end of region0 (0 to 13)" DefaultValue="3" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="4" />
		<AdditionalItem Name="Config0" Value="3" />
		<AdditionalItem Name="Config1" Value="3" />
		<AdditionalItem Name="Config2" Value="3" />
		<AdditionalItem Name="Config3" Value="3" />
		<AdditionalItem Name="Config4" Value="3" />
		<AdditionalItem Name="Config5" Value="3" />
        <AdditionalItem Name="Config6" Value="3" />			
	</RefParameter>

	<!-- 1rqos_map_timeoutr is hidden  parameter applicable to all DDR types, it can have different value depending on chosen QoS configuration -->
	<RefParameter Name="1rqos_map_timeoutr" Comment="Timeout to the Read Red Queue" DefaultValue="0x80" TabName="Debug" Group="" Type="hex" Visible="false">
		<AdditionalItem Name="Width" Value="11" />
		<AdditionalItem Name="Config0" Value="0x00" />
		<AdditionalItem Name="Config1" Value="0x00" />
		<AdditionalItem Name="Config2" Value="0x80" />
		<AdditionalItem Name="Config3" Value="0x40" />
		<AdditionalItem Name="Config4" Value="0x20" />
		<AdditionalItem Name="Config5" Value="0x00" />
		<AdditionalItem Name="Config6" Value="0x00" />
	</RefParameter>

	<!-- 1rqos_map_timeoutb is hidden  parameter applicable to all DDR types, it can have different value depending on chosen QoS configuration -->
	<RefParameter Name="1rqos_map_timeoutb" Comment="Timeout to the Read Blue Queue" DefaultValue="0x040" TabName="Debug" Group="" Type="hex" Visible="false">
		<AdditionalItem Name="Width" Value="11" />
		<AdditionalItem Name="Config0" Value="0x000" />
		<AdditionalItem Name="Config1" Value="0x000" />
		<AdditionalItem Name="Config2" Value="0x040" />
		<AdditionalItem Name="Config3" Value="0x000" />
		<AdditionalItem Name="Config4" Value="0x000" />
		<AdditionalItem Name="Config5" Value="0x000" />
		<AdditionalItem Name="Config6" Value="0x000" />
	</RefParameter>

	<!-- 1wqos_map_region2 is hidden  parameter applicable to all DDR types, it can have different value depending on chosen QoS configuration -->
	<RefParameter Name="1wqos_map_region2" Comment="Traffic class for region 2" DefaultValue="1" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="2" />
		<AdditionalItem Name="Config0" Value="0" />
		<AdditionalItem Name="Config1" Value="0" />
		<AdditionalItem Name="Config2" Value="1" />
		<AdditionalItem Name="Config3" Value="1" />
		<AdditionalItem Name="Config4" Value="2" />
		<AdditionalItem Name="Config5" Value="0" />
        <AdditionalItem Name="Config6" Value="0" />		
	</RefParameter>
	
	<!-- 1wqos_map_region1 is hidden  parameter applicable to all DDR types, it can have different value depending on chosen QoS configuration -->
	<RefParameter Name="1wqos_map_region1" Comment="Traffic class for region 1" DefaultValue="1" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="
		2" />
		<AdditionalItem Name="Config0" Value="0" />
		<AdditionalItem Name="Config1" Value="0" />
		<AdditionalItem Name="Config2" Value="1" />
		<AdditionalItem Name="Config3" Value="1" />
		<AdditionalItem Name="Config4" Value="1" />
		<AdditionalItem Name="Config5" Value="0" />
		<AdditionalItem Name="Config6" Value="0" />	
	</RefParameter>

	<!-- 1wqos_map_region0 is hidden  parameter applicable to all DDR types, it can have different value depending on chosen QoS configuration -->
	<RefParameter Name="1wqos_map_region0" Comment="Traffic class for region 0" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="2" />
		<AdditionalItem Name="Config0" Value="0" />
		<AdditionalItem Name="Config1" Value="0" />
		<AdditionalItem Name="Config2" Value="0" />
		<AdditionalItem Name="Config3" Value="0" />
		<AdditionalItem Name="Config4" Value="0" />
		<AdditionalItem Name="Config5" Value="0" />
		<AdditionalItem Name="Config6" Value="0" />	
	</RefParameter>

	<!-- 1wqos_map_level2 is hidden	 parameter applicable to all DDR types, it can have different value depending on chosen QoS configuration -->
	<RefParameter Name="1wqos_map_level2" Comment="level2 = end of region1 (level1+ 1 to 14)" DefaultValue="0x0C" TabName="Debug" Group="" Type="hex" Visible="false">
		<AdditionalItem Name="Width" Value="4" />
		<AdditionalItem Name="Config0" Value="0x0C" />
		<AdditionalItem Name="Config1" Value="0x0C" />
		<AdditionalItem Name="Config2" Value="0x0C" />
		<AdditionalItem Name="Config3" Value="0x0C" />
		<AdditionalItem Name="Config4" Value="0x0C" />
		<AdditionalItem Name="Config5" Value="0x0C" />
		<AdditionalItem Name="Config6" Value="0x0B" />
	</RefParameter>
	
	<!-- 1wqos_map_level1 is hidden	 parameter applicable to all DDR types, it can have different value depending on chosen QoS configuration -->
	<RefParameter Name="1wqos_map_level1" Comment="Level1 = end of region0 (0 to 13)" DefaultValue="0x03" TabName="Debug" Group="" Type="hex" Visible="false">
		<AdditionalItem Name="Width" Value="4" />
		<AdditionalItem Name="Config0" Value="0x03" />
		<AdditionalItem Name="Config1" Value="0x03" />
		<AdditionalItem Name="Config2" Value="0x03" />
		<AdditionalItem Name="Config3" Value="0x03" />
		<AdditionalItem Name="Config4" Value="0x03" />
		<AdditionalItem Name="Config5" Value="0x03" />
		<AdditionalItem Name="Config6" Value="0x03" />
	</RefParameter>

	<!-- 1wqos_map_timeout2 is hidden  parameter applicable to all DDR types -->
	<RefParameter Name="1wqos_map_timeout2" Comment="Timeout for Write in QoS region 2" DefaultValue="0x100" TabName="Debug" Group="" Type="hex" Visible="false">
		<AdditionalItem Name="Width" Value="11" />
		<AdditionalItem Name="Config0" Value="0x000" />
		<AdditionalItem Name="Config1" Value="0x000" />
		<AdditionalItem Name="Config2" Value="0x100" />
		<AdditionalItem Name="Config3" Value="0x080" />
		<AdditionalItem Name="Config4" Value="0x040" />
		<AdditionalItem Name="Config5" Value="0x000" />
		<AdditionalItem Name="Config6" Value="0x000" />
	</RefParameter>

	<!-- 1wqos_map_timeout1 is hidden  parameter applicable to all DDR types -->
	<RefParameter Name="1wqos_map_timeout1" Comment="Timeout for Write in QoS region 0 and 1" DefaultValue="0x200" TabName="Debug" Group="" Type="hex" Visible="false">
		<AdditionalItem Name="Width" Value="11" />
		<AdditionalItem Name="Config0" Value="0x000" />
		<AdditionalItem Name="Config1" Value="0x000" />
		<AdditionalItem Name="Config2" Value="0x200" />
		<AdditionalItem Name="Config3" Value="0x100" />
		<AdditionalItem Name="Config4" Value="0x080" />
		<AdditionalItem Name="Config5" Value="0x000" />
		<AdditionalItem Name="Config6" Value="0x000" />
	</RefParameter>

	<!-- initbyp is hidden	parameter applicable to all DDR types -->
	<!-- From 'STMPU_uMCLT2_configuration_parameters_v1.22.xlsm', this parameter is related to a register in cat6 - read-only
	<RefParameter Name="initbyp" Comment="Initialization bypass" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>
	-->

	<!-- zcalbyp is hidden	parameter applicable to all DDR types -->
	<!-- From 'STMPU_uMCLT2_configuration_parameters_v1.22.xlsm', this parameter is related to a register in cat6 - read-only
	<RefParameter Name="zcalbyp" Comment="Impedance claibration bypass" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>
	-->

	<!-- lockbyp is hidden	parameter applicable to all DDR types -->
	<!-- From 'STMPU_uMCLT2_configuration_parameters_v1.22.xlsm', this parameter is related to a register in cat6 - read-only
	<RefParameter Name="lockbyp" Comment="DLL Lock bypass" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>
	-->

	<!-- clrsr is hidden  parameter applicable to all DDR types -->
	<!-- From 'STMPU_uMCLT2_configuration_parameters_v1.22.xlsm', this parameter is related to a register in cat6 - read-only
	<RefParameter Name="clrsr" Comment="clear status register" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>
	-->

	<!-- ctldinit is hidden	 parameter applicable to all DDR types -->
	<!-- From 'STMPU_uMCLT2_configuration_parameters_v1.22.xlsm', this parameter is related to a register in cat6 - read-only
	<RefParameter Name="ctldinit" Comment="Controller DRAM initialization" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>
	-->

	<!-- dllbyp is hidden  parameter applicable to all DDR types -->
	<!-- From 'STMPU_uMCLT2_configuration_parameters_v1.22.xlsm', this parameter is related to a register in cat6 - read-only
	<RefParameter Name="dllbyp" Comment="DLL bypass" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>
	-->

	<!-- icpc is hidden	 parameter applicable to all DDR types -->
	<!-- From 'STMPU_uMCLT2_configuration_parameters_v1.22.xlsm', this parameter is related to a register in cat6 - read-only
	<RefParameter Name="icpc" Comment="Initialization Complete Pin configuration" DefaultValue="1" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>
	-->

	<!-- rvtrn is hidden  parameter applicable to all DDR types -->
	<!-- From 'STMPU_uMCLT2_configuration_parameters_v1.22.xlsm', this parameter is related to a register in cat6 - read-only
	<RefParameter Name="rvtrn" Comment="Read DQS gate training and RV training" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>
	-->

	<!-- qstrn is hidden parameter applicable to all DDR types, with different value per DDR types -->
	<!-- From 'STMPU_uMCLT2_configuration_parameters_v1.22.xlsm', this parameter is related to a register in cat6 - read-only
	<RefParameter Name="qstrn" Comment="Read DQS training" DefaultValue="1" TabName="Debug" Group="" Type="integer" Visible="false">
		<Condition Diagnostic="" Expression="DDR3"/>
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

	<RefParameter Name="qstrn" Comment="Read DQS training" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<Condition Diagnostic="" Expression="LPDDR2|LPDDR3"/>
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>
	-->

	<!-- draminit is hidden	 parameter applicable to all DDR types -->
	<!-- From 'STMPU_uMCLT2_configuration_parameters_v1.22.xlsm', this parameter is related to a register in cat6 - read-only
	<RefParameter Name="draminit" Comment="DRAM initialization" DefaultValue="1" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>
	-->

	<!-- dramrst is hidden parameter applicable to all DDR types, with different value per DDR types -->
	<!-- From 'STMPU_uMCLT2_configuration_parameters_v1.22.xlsm', this parameter is related to a register in cat6 - read-only
	<RefParameter Name="dramrst" Comment="DRAM reset (DDR3 only)" DefaultValue="1" TabName="Debug" Group="" Type="integer" Visible="false">
		<Condition Diagnostic="" Expression="DDR3"/>
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

	<RefParameter Name="dramrst" Comment="DRAM reset (DDR3 only)" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<Condition Diagnostic="" Expression="LPDDR2|LPDDR3"/>
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>
	-->

	<!-- itmsrst is hidden	parameter applicable to all DDR types -->
	<!-- From 'STMPU_uMCLT2_configuration_parameters_v1.22.xlsm', this parameter is related to a register in cat6 - read-only
	<RefParameter Name="itmsrst" Comment="ITM reset" DefaultValue="1" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>
	-->

	<!-- zcal_PIR is hidden	 parameter applicable to all DDR types -->
	<!-- From 'STMPU_uMCLT2_configuration_parameters_v1.22.xlsm', this parameter is related to a register in cat6 - read-only
	<RefParameter Name="zcal_PIR" Comment="zcal: perf impedance calibration" DefaultValue="1" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>
	-->

	<!-- dlllock is hidden	parameter applicable to all DDR types -->
	<!-- From 'STMPU_uMCLT2_configuration_parameters_v1.22.xlsm', this parameter is related to a register in cat6 - read-only
	<RefParameter Name="dlllock" Comment="DLL lock: wait for the DLL to lock" DefaultValue="1" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>
	-->

	<!-- dllsrst is hidden	parameter applicable to all DDR types -->
	<!-- From 'STMPU_uMCLT2_configuration_parameters_v1.22.xlsm', this parameter is related to a register in cat6 - read-only
	<RefParameter Name="dllsrst" Comment="DLL soft reset" DefaultValue="1" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>
	-->

	<!-- init is hidden	 parameter applicable to all DDR types -->
	<!-- From 'STMPU_uMCLT2_configuration_parameters_v1.22.xlsm', this parameter is related to a register in cat6 - read-only
	<RefParameter Name="init" Comment="Initialization trigger" DefaultValue="1" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>
	-->

	<!-- lbmode is hidden  parameter applicable to all DDR types -->
	<RefParameter Name="lbmode" Comment="Loop back mode" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

	<!-- lbgdqs is hidden  parameter applicable to all DDR types -->
	<RefParameter Name="lbgdqs" Comment="Loop back DQS gating" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

	<!-- lbdqss is hidden  parameter applicable to all DDR types -->
	<RefParameter Name="lbdqss" Comment="Loop back DQS shift" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

	<!-- rfshdt is hidden  parameter applicable to all DDR types -->
	<RefParameter Name="rfshdt" Comment="Refresh during training" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="4" />
	</RefParameter>

	<!-- pddisdx is hidden	parameter applicable to all DDR types -->
	<RefParameter Name="pddisdx" Comment="Power down disabled byte" DefaultValue="1" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

	<!-- zksel is hidden  parameter applicable to all DDR types -->
	<RefParameter Name="zksel" Comment="Impedance clock divider selection" DefaultValue="1" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="2" />
	</RefParameter>

	<!-- ranken is hidden  parameter applicable to all DDR types -->
	<RefParameter Name="ranken" Comment="Rank enable" DefaultValue="1" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="4" />
	</RefParameter>

	<!-- ioddrm is hidden  parameter applicable to all DDR types -->
	<RefParameter Name="ioddrm" Comment="I/O DDR mode" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="2" />
	</RefParameter>

	<!-- iolb is hidden	 parameter applicable to all DDR types -->
	<RefParameter Name="iolb" Comment="I/O loop back select" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

	<!-- ckinv is hidden  parameter applicable to all DDR types -->
	<RefParameter Name="ckinv" Comment="" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

	<!-- ckdv is hidden	 parameter applicable to all DDR types -->
	<RefParameter Name="ckdv" Comment="CK disable value" DefaultValue="2" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="2" />
	</RefParameter>

	<!-- cken is hidden	 parameter applicable to all DDR types -->
	<RefParameter Name="cken" Comment="CK enable" DefaultValue="7" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="3" />
	</RefParameter>

	<!-- dtosel is hidden  parameter applicable to all DDR types -->
	<RefParameter Name="dtosel" Comment="Digital test output select" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="4" />
	</RefParameter>

	<!-- dftlmt is hidden  parameter applicable to all DDR types -->
	<RefParameter Name="dftlmt" Comment="DQS drift limit" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="2" />
	</RefParameter>

	<!-- dftcmp is hidden  parameter applicable to all DDR types -->
	<RefParameter Name="dftcmp" Comment="DQS drift compensation" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

	<!-- dqscfg is hidden  parameter applicable to all DDR types -->
	<RefParameter Name="dqscfg" Comment="DQS gating configuration" DefaultValue="1" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

	<!-- itmdmd is hidden  parameter applicable to all DDR types -->
	<RefParameter Name="itmdmd" Comment="ITM DDR mode" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

	<!-- titmsrst is hidden	 parameter applicable to all DDR types -->
	<RefParameter Name="titmsrst" Comment="ITM DDR mode" DefaultValue="8" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="4" />
	</RefParameter>

	<!-- acsr is hidden	 parameter applicable to all DDR types -->
	<RefParameter Name="acsr" Comment="AC slew rate" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="2" />
	</RefParameter>

	<!-- rstiom is hidden parameter applicable to all DDR types, with different value per DDR types -->
	<RefParameter Name="rstiom" Comment="Reset I/O mode" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<Condition Diagnostic="" Expression="DDR3"/>
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

	<RefParameter Name="rstiom" Comment="Reset I/O mode" DefaultValue="1" TabName="Debug" Group="" Type="integer" Visible="false">
		<Condition Diagnostic="" Expression="LPDDR2|LPDDR3"/>
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

	<!-- rstpdr is hidden  parameter applicable to all DDR types -->
	<RefParameter Name="rstpdr" Comment="RST pin power down receiver" DefaultValue="1" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

	<!-- rstpdd is hidden parameter applicable to all DDR types, with different value per DDR types -->
	<RefParameter Name="rstpdd" Comment="RST pin power down driver" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<Condition Diagnostic="" Expression="DDR3"/>
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

	<RefParameter Name="rstpdd" Comment="RST pin power down driver" DefaultValue="1" TabName="Debug" Group="" Type="integer" Visible="false">
		<Condition Diagnostic="" Expression="LPDDR2|LPDDR3"/>
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

	<!-- rstodt is hidden  parameter applicable to all DDR types -->
	<RefParameter Name="rstodt" Comment="RST pin ODT" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

	<!-- rankpdr is hidden	parameter applicable to all DDR types -->
	<RefParameter Name="rankpdr" Comment="Rank power down receiver" DefaultValue="1" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

	<!-- cspdd is hidden  parameter applicable to all DDR types -->
	<RefParameter Name="cspdd" Comment="CS# power down driver" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

	<!-- rankodt is hidden	parameter applicable to all DDR types -->
	<RefParameter Name="rankodt" Comment="Rank ODT" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

	<!-- ckpdr is hidden  parameter applicable to all DDR types -->
	<RefParameter Name="ckpdr" Comment="CK pin power down receiver" DefaultValue="1" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

	<!-- ckpdd is hidden  parameter applicable to all DDR types -->
	<RefParameter Name="ckpdd" Comment="CK pin power down receiver" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

	<!-- ckodt is hidden  parameter applicable to all DDR types -->
	<RefParameter Name="ckodt" Comment="CK pin ODT" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

	<!-- acpdr is hidden  parameter applicable to all DDR types -->
	<RefParameter Name="acpdr" Comment="AC pins power down receivers" DefaultValue="1" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

	<!-- acpdd is hidden  parameter applicable to all DDR types -->
	<RefParameter Name="acpdd" Comment="AC pins power down drivers" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

	<!-- acodt is hidden  parameter applicable to all DDR types -->
	<RefParameter Name="acodt" Comment="AC pins ODT" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

	<!-- acoe is hidden	 parameter applicable to all DDR types -->
	<RefParameter Name="acoe" Comment="AC pins output enable" DefaultValue="1" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

	<!-- aciom is hidden parameter applicable to all DDR types, with different value per DDR types -->
	<RefParameter Name="aciom" Comment="AC pins I/O mode" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<Condition Diagnostic="" Expression="DDR3"/>
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

        <!-- From "STMPU_uMCLT2_configuration_parameters_v1.37.xlsm", aciom = 0 -->
	<RefParameter Name="aciom" Comment="AC pins I/O mode" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<Condition Diagnostic="" Expression="LPDDR2|LPDDR3"/>
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

	<!-- awdt is hidden	 parameter applicable to all DDR types -->
	<RefParameter Name="awdt" Comment="Active window data train" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

	<!-- rvsel is hidden  parameter applicable to all DDR types -->
	<RefParameter Name="rvsel" Comment="ITMD read valid select" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

	<!-- dqsnrst is hidden	parameter applicable to all DDR types -->
	<RefParameter Name="dqsnrst" Comment="DQS# reset" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

	<!-- dqsnres is hidden	parameter applicable to all DDR types -->
	<RefParameter Name="dqsnres" Comment="DQS# resistor" DefaultValue="0x0C" TabName="Debug" Group="" Type="hex" Visible="false">
                <Condition Diagnostic="" Expression="DDR3"/>
		<AdditionalItem Name="Width" Value="4" />
	</RefParameter>

        <!-- From "STMPU_uMCLT2_configuration_parameters_v1.37.xlsm", dqsnres = 9 -->
	<RefParameter Name="dqsnres" Comment="DQS# resistor" DefaultValue="9" TabName="Debug" Group="" Type="hex" Visible="false">
                <Condition Diagnostic="" Expression="LPDDR2|LPDDR3"/>
		<AdditionalItem Name="Width" Value="4" />
	</RefParameter>

	<!-- dqsres is hidden  parameter applicable to all DDR types -->
	<RefParameter Name="dqsres" Comment="DQS resistor" DefaultValue="4" TabName="Debug" Group="" Type="integer" Visible="false">
                <Condition Diagnostic="" Expression="DDR3"/>
		<AdditionalItem Name="Width" Value="4" />
	</RefParameter>

        <!-- From "STMPU_uMCLT2_configuration_parameters_v1.37.xlsm", dqsres = 1 -->
	<RefParameter Name="dqsres" Comment="DQS resistor" DefaultValue="1" TabName="Debug" Group="" Type="integer" Visible="false">
                <Condition Diagnostic="" Expression="LPDDR2|LPDDR3"/>
		<AdditionalItem Name="Width" Value="4" />
	</RefParameter>

	<!-- dxpdr is hidden  parameter applicable to all DDR types -->
	<RefParameter Name="dxpdr" Comment="Data power down receiver" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

	<!-- dxpdd is hidden  parameter applicable to all DDR types -->
	<RefParameter Name="dxpdd" Comment="Data power down driver" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

	<!-- dxiom is hidden  parameter applicable to all DDR types -->
	<RefParameter Name="dxiom" Comment="Data I/O mode" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

	<!-- dxodt is hidden  parameter applicable to all DDR types -->
	<RefParameter Name="dxodt" Comment="Data on die termination" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

	<!-- ckeoe is hidden  parameter applicable to all DDR types -->
	<RefParameter Name="ckeoe" Comment="CKE output enable" DefaultValue="1" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

	<!-- rstoe is hidden parameter applicable to all DDR types, with different value per DDR types -->
	<RefParameter Name="rstoe" Comment="RST# output enable" DefaultValue="1" TabName="Debug" Group="" Type="integer" Visible="false">
		<Condition Diagnostic="" Expression="DDR3"/>
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

	<RefParameter Name="rstoe" Comment="RST# output enable" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<Condition Diagnostic="" Expression="LPDDR2|LPDDR3"/>
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

	<!-- odtoe is hidden parameter applicable to all DDR types, with different value per DDR types -->
	<RefParameter Name="odtoe" Comment="ODT output enable" DefaultValue="1" TabName="Debug" Group="" Type="integer" Visible="false">
		<Condition Diagnostic="" Expression="DDR3"/>
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

	<RefParameter Name="odtoe" Comment="ODT output enable" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<Condition Diagnostic="" Expression="LPDDR2|LPDDR3"/>
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

	<!-- ckoe is hidden	 parameter applicable to all DDR types -->
	<RefParameter Name="ckoe" Comment="CK output enable" DefaultValue="1" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

	<!-- nl2oe is hidden parameter applicable to all DDR types, with different value per DDR types -->
	<RefParameter Name="nl2oe" Comment="Non LPDDR2 output enable" DefaultValue="1" TabName="Debug" Group="" Type="integer" Visible="false">
		<Condition Diagnostic="" Expression="DDR3"/>
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

	<RefParameter Name="nl2oe" Comment="Non LPDDR2 output enable" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<Condition Diagnostic="" Expression="LPDDR2|LPDDR3"/>
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

	<!-- nl2pd is hidden parameter applicable to all DDR types, with different value per DDR types -->
	<RefParameter Name="nl2pd" Comment="Non LPDDR2 power down" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<Condition Diagnostic="" Expression="DDR3"/>
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

	<RefParameter Name="nl2pd" Comment="Non LPDDR2 power down" DefaultValue="1" TabName="Debug" Group="" Type="integer" Visible="false">
		<Condition Diagnostic="" Expression="LPDDR2|LPDDR3"/>
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

	<!-- odtpdd is hidden  parameter applicable to all DDR types -->
	<RefParameter Name="odtpdd" Comment="ODT power down driver" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

	<!-- ckepdd is hidden  parameter applicable to all DDR types -->
	<RefParameter Name="ckepdd" Comment="CKE power down driver" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

	<!-- fxdlat is hidden  parameter applicable to all DDR types -->
	<RefParameter Name="fxdlat" Comment="Fixed latency" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

	<!-- nobub is hidden  parameter applicable to all DDR types -->
	<RefParameter Name="nobub" Comment="no bubble" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

	<!-- dqsge is hidden  parameter applicable to all DDR types, with different value per DDR types -->
    <!-- From "STMPU_uMCLT2_configuration_parameters_v1.45.xlsm", dqsge = 1 -->
	<RefParameter Name="dqsge" Comment="DQS gate early" DefaultValue="1" TabName="Debug" Group="" Type="integer" Visible="false">
		<Condition Diagnostic="" Expression="DDR3"/>
		<AdditionalItem Name="Width" Value="3" />
	</RefParameter>

        <!-- From "STMPU_uMCLT2_configuration_parameters_v1.37.xlsm", dqsge = 2 -->
	<RefParameter Name="dqsge" Comment="DQS gate early" DefaultValue="2" TabName="Debug" Group="" Type="integer" Visible="false">
		<Condition Diagnostic="" Expression="LPDDR2"/>
		<AdditionalItem Name="Width" Value="3" />
	</RefParameter>

	<!-- From "STMPU_uMCLT2_configuration_parameters_v1.42.xlsm", dqsge = 2 -->
    <RefParameter Name="dqsge" Comment="DQS gate early" DefaultValue="2" TabName="Debug" Group="" Type="integer" Visible="false">
		<Condition Diagnostic="" Expression="LPDDR3"/>
		<AdditionalItem Name="Width" Value="3" />
	</RefParameter>
	
	<!-- dqsgx is hidden  parameter applicable to all DDR types, with different value per DDR types -->
	<RefParameter Name="dqsgx" Comment="DQS gate extension" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<Condition Diagnostic="" Expression="DDR3"/>
		<AdditionalItem Name="Width" Value="3" />
	</RefParameter>

        <!-- From "STMPU_uMCLT2_configuration_parameters_v1.37.xlsm", dqsgx = 2 -->
	<RefParameter Name="dqsgx" Comment="DQS gate extension" DefaultValue="2" TabName="Debug" Group="" Type="integer" Visible="false">
		<Condition Diagnostic="" Expression="LPDDR2"/>
		<AdditionalItem Name="Width" Value="3" />
	</RefParameter>

	 <!-- From "STMPU_uMCLT2_configuration_parameters_v1.42.xlsm", dqsgx = 2 -->
	<RefParameter Name="dqsgx" Comment="DQS gate extension" DefaultValue="2" TabName="Debug" Group="" Type="integer" Visible="false">
		<Condition Diagnostic="" Expression="LPDDR3"/>
		<AdditionalItem Name="Width" Value="3" />
	</RefParameter>

	<!-- lpdllpd is hidden	parameter applicable to all DDR types -->
	<RefParameter Name="lpdllpd" Comment="Low power DLL power down" DefaultValue="1" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

	<!-- lpiopd is hidden  parameter applicable to all DDR types -->
	<RefParameter Name="lpiopd" Comment="Low power I/O power down" DefaultValue="1" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

	<!-- zuen is hidden	 parameter applicable to all DDR types -->
	<RefParameter Name="zuen" Comment="Zcal on DFI update request" DefaultValue="1" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

	<!-- bdisen is hidden parameter applicable to all DDR types, with different value per DDR types -->
	<RefParameter Name="bdisen" Comment="Byte disable enable" DefaultValue="1" TabName="Debug" Group="" Type="integer" Visible="false">
		<Condition Diagnostic="" Expression="DDR3"/>
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

	<RefParameter Name="bdisen" Comment="Byte disable enable" DefaultValue="1" TabName="Debug" Group="" Type="integer" Visible="false">
		<Condition Diagnostic="" Expression="LPDDR2|LPDDR3"/>
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

	<!-- puren is hidden  parameter applicable to all DDR types -->
	<RefParameter Name="puren" Comment="PHY update request enable" DefaultValue="1" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

	<!-- tpd is hidden	parameter applicable to all DDR types -->
	<RefParameter Name="tpd" Comment="Test Power Down" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

	<!-- rdimm is hidden  parameter applicable to all DDR types -->
	<RefParameter Name="rdimm" Comment="Registered DIMM" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

	<!-- udimm is hidden  parameter applicable to all DDR types -->
	<RefParameter Name="udimm" Comment="Un bufferred DIMM" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

	<!-- ddr2t is hidden  parameter applicable to all DDR types -->
	<RefParameter Name="ddr2t" Comment="2T timing" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

	<!-- nosra is hidden  parameter applicable to all DDR types -->
	<RefParameter Name="nosra" Comment="No simultaneous rank access" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

	<!-- ddrtype is hidden	parameter applicable to all DDR types -->
	<RefParameter Name="ddrtype" Comment="DDR type (LPDDR2 S4)" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="2" />
	</RefParameter>

	<!-- mprdq is hidden  parameter applicable to all DDR types -->
	<RefParameter Name="mprdq" Comment="MPR DQ" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

	<!-- pdq is hidden	parameter applicable to all DDR types -->
	<RefParameter Name="pdq" Comment="Primary DQ" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="3" />
	</RefParameter>

	<!-- ddr8bnk is hidden	parameter applicable to all DDR types -->
	<RefParameter Name="ddr8bnk" Comment="DDR 8 banks" DefaultValue="1" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="3" />
	</RefParameter>

	<!-- ddrmd is hidden parameter applicable to all DDR types, with different value per DDR types -->
	<RefParameter Name="ddrmd" Comment="DDR Mode: 3: DDR3, 4:LPDDR2, 5: LPDDR3" DefaultValue="3" TabName="Debug" Group="" Type="integer" Visible="false">
		<Condition Diagnostic="" Expression="DDR3"/>
		<AdditionalItem Name="Width" Value="3" />
	</RefParameter>

	<RefParameter Name="ddrmd" Comment="DDR Mode: 3: DDR3, 4:LPDDR2, 5: LPDDR3" DefaultValue="4" TabName="Debug" Group="" Type="integer" Visible="false">
		<Condition Diagnostic="" Expression="LPDDR2"/>
		<AdditionalItem Name="Width" Value="3" />
	</RefParameter>

	<RefParameter Name="ddrmd" Comment="DDR Mode: 3: DDR3, 4:LPDDR2, 5: LPDDR3" DefaultValue="5" TabName="Debug" Group="" Type="integer" Visible="false">
		<Condition Diagnostic="" Expression="LPDDR3"/>
		<AdditionalItem Name="Width" Value="3" />
	</RefParameter>
	
	<!-- de is hidden parameter applicable to DDR3 only, not used for LPDDR2/LPDDR3 -->
	<RefParameter Name="de" Comment="DLL Enable/Disable	 0: enabled, 1: disable" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<Condition Diagnostic="" Expression="DDR3"/>
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

	<!-- mpr is hidden parameter applicable to DDR3 only, not used for LPDDR2/LPDDR3 -->
	<RefParameter Name="mpr" Comment="MPR enable" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<Condition Diagnostic="" Expression="DDR3"/>
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

	<!-- mprloc is hidden parameter applicable to DDR3 only, not used for LPDDR2/LPDDR3 -->
	<RefParameter Name="mprloc" Comment="MPR location" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<Condition Diagnostic="" Expression="DDR3"/>
		<AdditionalItem Name="Width" Value="2" />
	</RefParameter>

	<!-- ds is hidden parameter applicable to LPDDR2/LPDDR3 types only, not used for DDR3 -->
        <!-- From "STMPU_uMCLT2_configuration_parameters_v1.37.xlsm" Set MR3 to 3 (48ohms) by default (reduce overshoot) -->
	<RefParameter Name="ds" Comment="Drive strength:  3: 48ohms" DefaultValue="3" TabName="Debug" Group="" Type="integer" Visible="false">
		<Condition Diagnostic="" Expression="LPDDR2|LPDDR3"/>
		<AdditionalItem Name="Width" Value="4" />
	</RefParameter>

	<!-- wrodt3 is hidden  parameter applicable to all DDR types -->
	<RefParameter Name="wrodt3" Comment="N/A" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="4" />
	</RefParameter>

	<!-- wrodt2 is hidden  parameter applicable to all DDR types -->
	<RefParameter Name="wrodt2" Comment="N/A" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="4" />
	</RefParameter>

	<!-- wrodt1 is hidden  parameter applicable to all DDR types -->
	<RefParameter Name="wrodt1" Comment="N/A" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="4" />
	</RefParameter>

	<!-- wrodt0 is hidden  parameter applicable to all DDR types -->
	<RefParameter Name="wrodt0" Comment="N/A" DefaultValue="1" TabName="Debug" Group="" Type="integer" Visible="false">
		<Condition Diagnostic="" Expression="DDR3"/>
		<AdditionalItem Name="Width" Value="4" />
	</RefParameter>

	<RefParameter Name="wrodt0" Comment="N/A" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<Condition Diagnostic="" Expression="LPDDR2|LPDDR3"/>
		<AdditionalItem Name="Width" Value="4" />
	</RefParameter>

	<!-- rdodt3 is hidden  parameter applicable to all DDR types -->
	<RefParameter Name="rdodt3" Comment="N/A" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="4" />
	</RefParameter>

	<!-- rdodt2 is hidden  parameter applicable to all DDR types -->
	<RefParameter Name="rdodt2" Comment="N/A" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="4" />
	</RefParameter>

	<!-- rdodt1 is hidden  parameter applicable to all DDR types -->
	<RefParameter Name="rdodt1" Comment="N/A" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="4" />
	</RefParameter>

	<!-- rdodt0 is hidden  parameter applicable to all DDR types -->
	<RefParameter Name="rdodt0" Comment="N/A" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="4" />
	</RefParameter>

	<!-- dtmpr is hidden  parameter applicable to all DDR types -->
	<!--  From "STMPU_uMCLT2_configuration_parameters_v1.25.xlsm", DTAR is changed to CAT6, no need to compute and display it		
	<RefParameter Name="dtmpr" Comment="Gate training using MPR" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>
	-->

	<!-- dtbank is hidden  parameter applicable to all DDR types -->
	<!--  From "STMPU_uMCLT2_configuration_parameters_v1.25.xlsm", DTAR is changed to CAT6, no need to compute and display it		
	<RefParameter Name="dtbank" Comment="Bank used for Data training" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="3" />
	</RefParameter>
	-->

	<!-- dtrow is hidden  parameter applicable to all DDR types -->
	<!--  From "STMPU_uMCLT2_configuration_parameters_v1.25.xlsm", DTAR is changed to CAT6, no need to compute and display it		
	<RefParameter Name="dtrow" Comment="Bank used for Data training" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="16" />
	</RefParameter>
	-->

	<!-- dtcol is hidden  parameter applicable to all DDR types -->
	<!--  From "STMPU_uMCLT2_configuration_parameters_v1.25.xlsm", DTAR is changed to CAT6, no need to compute and display it		
	<RefParameter Name="dtcol" Comment="Column used for Data training" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="12" />
	</RefParameter>
	-->

        <!-- zprog is hidden	parameter applicable to all DDR types -->
        <RefParameter Name="zprog" Comment="ZQ Control - Impedance divide ratio to ext R" DefaultValue="0x38" TabName="Debug" Group="" Type="String" Visible="false">
            <Condition Diagnostic="" Expression="DDR3"/>
            <AdditionalItem Name="Width" Value="8" />
        </RefParameter>

        <!-- From "STMPU_uMCLT2_configuration_parameters_v1.45.xlsm", zprog = 0x18 -->
        <RefParameter Name="zprog" Comment="ZQ Control - Impedance divide ratio to ext R" DefaultValue="0x18" TabName="Debug" Group="" Type="String" Visible="false">
            <Condition Diagnostic="" Expression="LPDDR2|LPDDR3"/>
            <AdditionalItem Name="Width" Value="8" />
        </RefParameter>

        <!-- 0r0rvsl is hidden	parameter applicable to all DDR types -->
        <RefParameter Name="0r0rvsl" Comment="Byte Lane 0 - Read valid system latency in steps" DefaultValue="3" TabName="Debug" Group="" Type="integer" Visible="false">
            <AdditionalItem Name="Width" Value="3" />
        </RefParameter>

        <!-- 0rttoal is hidden	parameter applicable to all DDR types -->
	<RefParameter Name="0rttoal" Comment="Byte Lane 0 - RTT ON	additive latency" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

	<!-- 0rttoh is hidden  parameter applicable to all DDR types -->
	<RefParameter Name="0rttoh" Comment="Byte Lane 0 - RTT Output Hold" DefaultValue="1" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="2" />
	</RefParameter>

	<!-- 0dqrtt is hidden parameter applicable to DDR3 only, not used for LPDDR2/LPDDR3 -->
	<RefParameter Name="0dqrtt" Comment="Byte Lane 0 - DQ dynamic RTT Control" DefaultValue="1" TabName="Debug" Group="" Type="integer" Visible="false">
		<Condition Diagnostic="" Expression="DDR3"/>
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

	<RefParameter Name="0dqrtt" Comment="Byte Lane 0 - DQ dynamic RTT Control" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<Condition Diagnostic="" Expression="LPDDR2|LPDDR3"/>
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

	<!-- 0dqsrtt is hidden parameter applicable to DDR3 only, not used for LPDDR2/LPDDR3 -->
	<RefParameter Name="0dqsrtt" Comment="Byte Lane 0 - DQS dynamic RTT Control" DefaultValue="1" TabName="Debug" Group="" Type="integer" Visible="false">
		<Condition Diagnostic="" Expression="DDR3"/>
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

	<RefParameter Name="0dqsrtt" Comment="Byte Lane 0 - DQS dynamic RTT Control" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<Condition Diagnostic="" Expression="LPDDR2|LPDDR3"/>
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

	<!-- 0dsen is hidden  parameter applicable to all DDR types -->
	<RefParameter Name="0dsen" Comment="Byte Lane 0 - Write DQS Enable" DefaultValue="1" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="2" />
	</RefParameter>

	<!-- 0dqsrpd is hidden	parameter applicable to all DDR types -->
	<RefParameter Name="0dqsrpd" Comment="Byte Lane 0 - DQSR Power Down" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

	<!-- 0dxpdr is hidden  parameter applicable to all DDR types -->
	<RefParameter Name="0dxpdr" Comment="Byte Lane 0 - Data Power Down Receiver" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

	<!-- 0dxpdd is hidden  parameter applicable to all DDR types -->
	<RefParameter Name="0dxpdd" Comment="Byte Lane 0 - Data Power Down Driver" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

	<!-- 0dxiom is hidden  parameter applicable to all DDR types -->
	<RefParameter Name="0dxiom" Comment="Byte Lane 0 - Data I/O Mode" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

	<!-- 0dqodt is hidden  parameter applicable to all DDR types -->
	<RefParameter Name="0dqodt" Comment="Byte Lane 0 - DQ ODT Enable" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

	<!-- 0dqsodt is hidden	parameter applicable to all DDR types -->
	<RefParameter Name="0dqsodt" Comment="Byte Lane 0 - DQS ODT Enable" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

	<!-- 0dxen is hidden  parameter applicable to all DDR types -->
	<RefParameter Name="0dxen" Comment="Byte Lane 0 - DATA Byte Enable" DefaultValue="1" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

	<!-- 0dlldis is hidden	parameter applicable to all DDR types -->
	<RefParameter Name="0dlldis" Comment="Byte Lane 0 - DLL Bypass" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

   <!-- 0dllsrst is hidden	parameter applicable to all DDR types -->
	<RefParameter Name="0dllsrst" Comment="Byte Lane 0 - DLL Reset" DefaultValue="1" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

   <!-- 0sdlbmode is hidden	 parameter applicable to all DDR types -->
	<RefParameter Name="0sdlbmode" Comment="Byte Lane 0 - Bypass Slave DLL during Loopback" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

   <!-- 0atesten is hidden	parameter applicable to all DDR types -->
	<RefParameter Name="0atesten" Comment="Byte Lane 0 - Enable path to pin ATO" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

   <!-- 0sdphase is hidden	parameter applicable to all DDR types -->
	<RefParameter Name="0sdphase" Comment="Byte Lane 0 - Slave DLL phase" DefaultValue="0" TabName="DDR tuning" Group="BYTE 0" Type="String" Visible="false">
		<AdditionalItem Name="Width" Value="4" />
		<Description>This parameter contains the DQS Phase after tuning. Default value is 0. &lt;br&gt; &lt;br&gt; Coarse position: Phase delay (7 steps: 0 to 6). Possible values are:  &lt;br&gt; Reported Index: 0 (36 degrees) &lt;br&gt; Reported Index: 1 (54 degrees) &lt;br&gt; Reported Index: 2 (72 degrees) &lt;br&gt; Reported Index: 3 (90 degrees) (default value) &lt;br&gt; Reported Index: 4 (108 degrees) &lt;br&gt; Reported Index: 5 (126 degrees) &lt;br&gt; Reported Index: 6 (144 degrees) &lt;br&gt; &lt;br&gt; Please use the DDR Tuning feature of STM32CubeMx DDR Test Suite to get tuned values for your hardware design.</Description> 
	</RefParameter>

   <!-- 0sstart is hidden  parameter applicable to all DDR types -->
	<RefParameter Name="0sstart" Comment="Byte Lane 0 - Slave DLL Autostart" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="2" />
	</RefParameter>

   <!-- 0mfwdly is hidden  parameter applicable to all DDR types -->
	<RefParameter Name="0mfwdly" Comment="Byte Lane 0 - Master DLL Feedforward trim" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="3" />
	</RefParameter>

   <!-- 0mfbdly is hidden  parameter applicable to all DDR types -->
	<RefParameter Name="0mfbdly" Comment="Byte Lane 0 - Master DLL Feedback trim" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="3" />
	</RefParameter>

   <!-- 0sfwdly is hidden  parameter applicable to all DDR types -->
	<RefParameter Name="0sfwdly" Comment="Byte Lane 0 - Slave DLL Feedforward trim" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="3" />
	</RefParameter>

   <!-- 0sfbdly is hidden  parameter applicable to all DDR types -->
	<RefParameter Name="0sfbdly" Comment="Byte Lane 0 - Slave DLL Feedback trim" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="3" />
	</RefParameter>

   <!-- 0dqdly7 is hidden  parameter applicable to all DDR types -->
	<RefParameter Name="0dqdly7" Comment="Byte lane 0 – DQ delay for bit 7 fine tuning (both DQS/DQS# clock)" DefaultValue="0xF" TabName="DDR tuning" Group="BYTE 0" Type="String" Visible="false">
		<AdditionalItem Name="Width" Value="4" />
		<Description>This parameter contains the DQ bit lane fine delay after tuning. Default value is 0x0F. &lt;br&gt; &lt;br&gt; Valid settings for each 2-bit control field are: &lt;br&gt; 0 stands for 0 (DQ=00 DQ#=00 0000(0)) (nominal delay)  &lt;br&gt; 5 stands for 1 (DQ=01 DQ#=01 0101(5)) (nominal delay + 1 step)  &lt;br&gt; A stands for 2 (DQ=10 DQ#=10 1010(A)) (nominal delay + 2 steps)  &lt;br&gt; F stands for 3 (DQ=11 DQ#=11 1111(F)) (nominal delay + 3 steps) &lt;br&gt; &lt;br&gt; Please use the DDR Tuning feature of STM32CubeMx DDR Test Suite to get tuned values for your hardware design.</Description> 
	</RefParameter>

	<!-- 0dqdly6 is hidden	parameter applicable to all DDR types -->
	<RefParameter Name="0dqdly6" Comment="Byte lane 0 – DQ delay for bit 6 fine tuning (both DQS/DQS# clock)" DefaultValue="0xF" TabName="DDR tuning" Group="BYTE 0" Type="String" Visible="false">
		<AdditionalItem Name="Width" Value="4" />
		<Description>This parameter contains the DQ bit lane fine delay after tuning. Default value is 0x0F. &lt;br&gt; &lt;br&gt; Valid settings for each 2-bit control field are: &lt;br&gt; 0 stands for 0 (DQ=00 DQ#=00 0000(0)) (nominal delay)  &lt;br&gt; 5 stands for 1 (DQ=01 DQ#=01 0101(5)) (nominal delay + 1 step)  &lt;br&gt; A stands for 2 (DQ=10 DQ#=10 1010(A)) (nominal delay + 2 steps)  &lt;br&gt; F stands for 3 (DQ=11 DQ#=11 1111(F)) (nominal delay + 3 steps) &lt;br&gt; &lt;br&gt; Please use the DDR Tuning feature of STM32CubeMx DDR Test Suite to get tuned values for your hardware design.</Description> 
	</RefParameter>

	<!-- 0dqdly5 is hidden	parameter applicable to all DDR types -->
	<RefParameter Name="0dqdly5" Comment="Byte lane 0 – DQ delay for bit 5 fine tuning (both DQS/DQS# clock)" DefaultValue="0xF" TabName="DDR tuning" Group="BYTE 0" Type="String" Visible="false">
		<AdditionalItem Name="Width" Value="4" />
		<Description>This parameter contains the DQ bit lane fine delay after tuning. Default value is 0x0F. &lt;br&gt; &lt;br&gt; Valid settings for each 2-bit control field are: &lt;br&gt; 0 stands for 0 (DQ=00 DQ#=00 0000(0)) (nominal delay)  &lt;br&gt; 5 stands for 1 (DQ=01 DQ#=01 0101(5)) (nominal delay + 1 step)  &lt;br&gt; A stands for 2 (DQ=10 DQ#=10 1010(A)) (nominal delay + 2 steps)  &lt;br&gt; F stands for 3 (DQ=11 DQ#=11 1111(F)) (nominal delay + 3 steps) &lt;br&gt; &lt;br&gt; Please use the DDR Tuning feature of STM32CubeMx DDR Test Suite to get tuned values for your hardware design.</Description> 
	</RefParameter>

	<!-- 0dqdly4 is hidden	parameter applicable to all DDR types -->
	<RefParameter Name="0dqdly4" Comment="Byte lane 0 – DQ delay for bit 4 fine tuning (both DQS/DQS# clock)" DefaultValue="0xF" TabName="DDR tuning" Group="BYTE 0" Type="String" Visible="false">
		<AdditionalItem Name="Width" Value="4" />
		<Description>This parameter contains the DQ bit lane fine delay after tuning. Default value is 0x0F. &lt;br&gt; &lt;br&gt; Valid settings for each 2-bit control field are: &lt;br&gt; 0 stands for 0 (DQ=00 DQ#=00 0000(0)) (nominal delay)  &lt;br&gt; 5 stands for 1 (DQ=01 DQ#=01 0101(5)) (nominal delay + 1 step)  &lt;br&gt; A stands for 2 (DQ=10 DQ#=10 1010(A)) (nominal delay + 2 steps)  &lt;br&gt; F stands for 3 (DQ=11 DQ#=11 1111(F)) (nominal delay + 3 steps) &lt;br&gt; &lt;br&gt; Please use the DDR Tuning feature of STM32CubeMx DDR Test Suite to get tuned values for your hardware design.</Description> 
	</RefParameter>

	<!-- 0dqdly3 is hidden	parameter applicable to all DDR types -->
	<RefParameter Name="0dqdly3" Comment="Byte lane 0 – DQ delay for bit 3 fine tuning (both DQS/DQS# clock)" DefaultValue="0xF" TabName="DDR tuning" Group="BYTE 0" Type="String" Visible="false">
		<AdditionalItem Name="Width" Value="4" />
		<Description>This parameter contains the DQ bit lane fine delay after tuning. Default value is 0x0F. &lt;br&gt; &lt;br&gt; Valid settings for each 2-bit control field are: &lt;br&gt; 0 stands for 0 (DQ=00 DQ#=00 0000(0)) (nominal delay)  &lt;br&gt; 5 stands for 1 (DQ=01 DQ#=01 0101(5)) (nominal delay + 1 step)  &lt;br&gt; A stands for 2 (DQ=10 DQ#=10 1010(A)) (nominal delay + 2 steps)  &lt;br&gt; F stands for 3 (DQ=11 DQ#=11 1111(F)) (nominal delay + 3 steps) &lt;br&gt; &lt;br&gt; Please use the DDR Tuning feature of STM32CubeMx DDR Test Suite to get tuned values for your hardware design.</Description> 
	</RefParameter>

	<!-- 0dqdly2 is hidden	parameter applicable to all DDR types -->
	<RefParameter Name="0dqdly2" Comment="Byte lane 0 – DQ delay for bit 2 fine tuning (both DQS/DQS# clock)" DefaultValue="0xF" TabName="DDR tuning" Group="BYTE 0" Type="String" Visible="false">
		<AdditionalItem Name="Width" Value="4" />
		<Description>This parameter contains the DQ bit lane fine delay after tuning. Default value is 0x0F. &lt;br&gt; &lt;br&gt; Valid settings for each 2-bit control field are: &lt;br&gt; 0 stands for 0 (DQ=00 DQ#=00 0000(0)) (nominal delay)  &lt;br&gt; 5 stands for 1 (DQ=01 DQ#=01 0101(5)) (nominal delay + 1 step)  &lt;br&gt; A stands for 2 (DQ=10 DQ#=10 1010(A)) (nominal delay + 2 steps)  &lt;br&gt; F stands for 3 (DQ=11 DQ#=11 1111(F)) (nominal delay + 3 steps) &lt;br&gt; &lt;br&gt; Please use the DDR Tuning feature of STM32CubeMx DDR Test Suite to get tuned values for your hardware design.</Description> 
	</RefParameter>

	<!-- 0dqdly1 is hidden	parameter applicable to all DDR types -->
	<RefParameter Name="0dqdly1" Comment="Byte lane 0 – DQ delay for bit 1 fine tuning (both DQS/DQS# clock)" DefaultValue="0xF" TabName="DDR tuning" Group="BYTE 0" Type="String" Visible="false">
		<AdditionalItem Name="Width" Value="4" />
		<Description>This parameter contains the DQ bit lane fine delay after tuning. Default value is 0x0F. &lt;br&gt; &lt;br&gt; Valid settings for each 2-bit control field are: &lt;br&gt; 0 stands for 0 (DQ=00 DQ#=00 0000(0)) (nominal delay)  &lt;br&gt; 5 stands for 1 (DQ=01 DQ#=01 0101(5)) (nominal delay + 1 step)  &lt;br&gt; A stands for 2 (DQ=10 DQ#=10 1010(A)) (nominal delay + 2 steps)  &lt;br&gt; F stands for 3 (DQ=11 DQ#=11 1111(F)) (nominal delay + 3 steps) &lt;br&gt; &lt;br&gt; Please use the DDR Tuning feature of STM32CubeMx DDR Test Suite to get tuned values for your hardware design.</Description> 
	</RefParameter>

	<!-- 0dqdly0 is hidden	parameter applicable to all DDR types -->
	<RefParameter Name="0dqdly0" Comment="Byte lane 0 – DQ delay for bit 0 fine tuning (both DQS/DQS# clock)" DefaultValue="0xF" TabName="DDR tuning" Group="BYTE 0" Type="String" Visible="false">
		<AdditionalItem Name="Width" Value="4" />
		<Description>This parameter contains the DQ bit lane fine delay after tuning. Default value is 0x0F. &lt;br&gt; &lt;br&gt; Valid settings for each 2-bit control field are: &lt;br&gt; 0 stands for 0 (DQ=00 DQ#=00 0000(0)) (nominal delay)  &lt;br&gt; 5 stands for 1 (DQ=01 DQ#=01 0101(5)) (nominal delay + 1 step)  &lt;br&gt; A stands for 2 (DQ=10 DQ#=10 1010(A)) (nominal delay + 2 steps)  &lt;br&gt; F stands for 3 (DQ=11 DQ#=11 1111(F)) (nominal delay + 3 steps) &lt;br&gt; &lt;br&gt; Please use the DDR Tuning feature of STM32CubeMx DDR Test Suite to get tuned values for your hardware design.</Description> 
	</RefParameter>

   <!-- 0dmdly is hidden  parameter applicable to all DDR types -->
	<RefParameter Name="0dmdly" Comment="Byte Lane 0 - DM delay fine tuning" DefaultValue="0x0F" TabName="Debug" Group="" Type="hex" Visible="false">
		<AdditionalItem Name="Width" Value="4" />
	</RefParameter>

   <!-- 0dqsndly parameter applicable to all DDR types -->
	<RefParameter Name="0dqsndly" Comment="Byte Lane 0 - DQS# delay fine tuning" DefaultValue="3" TabName="DDR tuning" Group="BYTE 0" Type="String" Visible="false">
		<AdditionalItem Name="Width" Value="3" />
		<Description>This parameter contains the DQS# fine tuning. Default value is 3. &lt;br&gt; &lt;br&gt; Valid values are: &lt;br&gt; 0 (nominal delay - 3 steps) &lt;br&gt; 1 (nominal delay - 2 steps) &lt;br&gt; 2 (nominal delay - 1 steps) &lt;br&gt; 3 (nominal delay) &lt;br&gt; 4 (nominal delay + 1 step) &lt;br&gt; 5 (nominal delay + 2 steps) &lt;br&gt; 6 (nominal delay + 3 steps) &lt;br&gt; 7 (nominal delay + 4 steps) &lt;br&gt; &lt;br&gt; Please use the DDR Tuning feature of STM32CubeMx DDR Test Suite to get tuned values for your hardware design.</Description>
	</RefParameter>

   <!-- 0dqsdly  parameter applicable to all DDR types -->
	<RefParameter Name="0dqsdly" Comment="Byte Lane 0 - DQS delay fine tuning" DefaultValue="3" TabName="DDR tuning" Group="BYTE 0" Type="String" Visible="false">
		<AdditionalItem Name="Width" Value="3" />
		<Description>This parameter contains the DQS fine tuning. Default value is 3. &lt;br&gt; &lt;br&gt; Valid values are: &lt;br&gt; 0 (nominal delay - 3 steps) &lt;br&gt; 1 (nominal delay - 2 steps) &lt;br&gt; 2 (nominal delay - 1 steps) &lt;br&gt; 3 (nominal delay) &lt;br&gt; 4 (nominal delay + 1 step) &lt;br&gt; 5 (nominal delay + 2 steps) &lt;br&gt; 6 (nominal delay + 3 steps) &lt;br&gt; 7 (nominal delay + 4 steps) &lt;br&gt; &lt;br&gt; Please use the DDR Tuning feature of STM32CubeMx DDR Test Suite to get tuned values for your hardware design.</Description>		
	</RefParameter>	
	
   <!-- 0r0dgps parameter applicable to all DDR types -->
	<RefParameter Name="0r0dgps" Comment="Byte Lane 0 - DQS gating phase select fine tuning" DefaultValue="2" TabName="DDR tuning" Group="BYTE 0" Type="String" Visible="false">
		<AdditionalItem Name="Width" Value="2" />
		<Description>This parameter contains the DQS gating phase select fine tuning. Default value is 2. &lt;br&gt; &lt;br&gt;  Valid values are: &lt;br&gt; 0 (clk180) &lt;br&gt; 1 (clk270) &lt;br&gt; 2 (clk0) (default value) &lt;br&gt; 3 (next clk90) &lt;br&gt; &lt;br&gt; Please use the DDR Tuning feature of STM32CubeMx DDR Test Suite to get tuned values for your hardware design.</Description> 	
	</RefParameter>

   <!-- 0r0dgsl parameter applicable to all DDR types -->
	<RefParameter Name="0r0dgsl" Comment="Byte Lane 0 - DQS gating system latency fine tuning" DefaultValue="0" TabName="DDR tuning" Group="BYTE 0" Type="String" Visible="false">
		<AdditionalItem Name="Width" Value="3" />
		<Description>This parameter contains the DQS gating system latency fine tuning. Default value is 3. &lt;br&gt; &lt;br&gt;  Valid values are: &lt;br&gt; 0 (No extra clock cycles) (default value) &lt;br&gt; 1 (1 extra clock cycle) &lt;br&gt; 2 (2 extra clock cycles) &lt;br&gt; 3 (3 extra clock cycles) &lt;br&gt; 4 (4 extra clock cycles) &lt;br&gt; 5 (5 extra clock cycles)  &lt;br&gt; &lt;br&gt; Please use the DDR Tuning feature of STM32CubeMx DDR Test Suite to get tuned values for your hardware design.</Description> 	
	</RefParameter>

   <!-- 1r0rvsl is hidden  parameter applicable to all DDR types -->
	<RefParameter Name="1r0rvsl" Comment="Byte Lane 1 - Read valid system latency in steps" DefaultValue="3" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="3" />
	</RefParameter>

	<!-- 1rttoal is hidden	parameter applicable to all DDR types -->
	<RefParameter Name="1rttoal" Comment="Byte Lane 1 - RTT ON	additive latency" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

	<!-- 1rttoh is hidden  parameter applicable to all DDR types -->
	<RefParameter Name="1rttoh" Comment="Byte Lane 1 - RTT Output Hold" DefaultValue="1" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="2" />
	</RefParameter>

	<!-- 1dqrtt is hidden parameter applicable to DDR3 only, not used for LPDDR2/LPDDR3 -->
	<RefParameter Name="1dqrtt" Comment="Byte Lane 1 - DQ dynamic RTT Control" DefaultValue="1" TabName="Debug" Group="" Type="integer" Visible="false">
		<Condition Diagnostic="" Expression="DDR3"/>
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

	<RefParameter Name="1dqrtt" Comment="Byte Lane 1 - DQ dynamic RTT Control" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<Condition Diagnostic="" Expression="LPDDR2|LPDDR3"/>
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

	<!-- 1dqsrtt is hidden parameter applicable to DDR3 only, not used for LPDDR2/LPDDR3 -->
	<RefParameter Name="1dqsrtt" Comment="Byte Lane 1 - DQS dynamic RTT Control" DefaultValue="1" TabName="Debug" Group="" Type="integer" Visible="false">
		<Condition Diagnostic="" Expression="DDR3"/>
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

	<RefParameter Name="1dqsrtt" Comment="Byte Lane 1 - DQS dynamic RTT Control" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<Condition Diagnostic="" Expression="LPDDR2|LPDDR3"/>
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

	<!-- 1dsen is hidden  parameter applicable to all DDR types -->
	<RefParameter Name="1dsen" Comment="Byte Lane 1 - Write DQS Enable" DefaultValue="1" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="2" />
	</RefParameter>

	<!-- 1dqsrpd is hidden	parameter applicable to all DDR types -->
	<RefParameter Name="1dqsrpd" Comment="Byte Lane 1 - DQSR Power Down" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

	<!-- 1dxpdr is hidden  parameter applicable to all DDR types -->
	<RefParameter Name="1dxpdr" Comment="Byte Lane 1 - Data Power Down Receiver" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

	<!-- 1dxpdd is hidden  parameter applicable to all DDR types -->
	<RefParameter Name="1dxpdd" Comment="Byte Lane 1 - Data Power Down Driver" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

	<!-- 1dxiom is hidden  parameter applicable to all DDR types -->
	<RefParameter Name="1dxiom" Comment="Byte Lane 1 - Data I/O Mode" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

	<!-- 1dqodt is hidden  parameter applicable to all DDR types -->
	<RefParameter Name="1dqodt" Comment="Byte Lane 1 - DQ ODT Enable" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

	<!-- 1dqsodt is hidden	parameter applicable to all DDR types -->
	<RefParameter Name="1dqsodt" Comment="Byte Lane 1 - DQS ODT Enable" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

	<!-- 1dxen is hidden  parameter applicable to all DDR types -->
	<RefParameter Name="1dxen" Comment="Byte Lane 1 - DATA Byte Enable" DefaultValue="1" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

	<!-- 1dlldis is hidden	parameter applicable to all DDR types -->
	<RefParameter Name="1dlldis" Comment="Byte Lane 1 - DLL Bypass" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

   <!-- 1dllsrst is hidden	parameter applicable to all DDR types -->
	<RefParameter Name="1dllsrst" Comment="Byte Lane 1 - DLL Reset" DefaultValue="1" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

   <!-- 1sdlbmode is hidden	 parameter applicable to all DDR types -->
	<RefParameter Name="1sdlbmode" Comment="Byte Lane 1 - Bypass Slave DLL during Loopback" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

   <!-- 1atesten is hidden	parameter applicable to all DDR types -->
	<RefParameter Name="1atesten" Comment="Byte Lane 1 - Enable path to pin ATO" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

   <!-- 1sdphase is hidden	parameter applicable to all DDR types -->
	<RefParameter Name="1sdphase" Comment="Byte Lane 1 - Slave DLL phase" DefaultValue="0" TabName="DDR tuning" Group="BYTE 1" Type="String" Visible="false">
		<AdditionalItem Name="Width" Value="4" />
		<Description>This parameter contains the DQS Phase after tuning. Default value is 0. &lt;br&gt; &lt;br&gt; Coarse position: Phase delay (7 steps: 0 to 6). Possible values are:  &lt;br&gt; Reported Index: 0 (36 degrees) &lt;br&gt; Reported Index: 1 (54 degrees) &lt;br&gt; Reported Index: 2 (72 degrees) &lt;br&gt; Reported Index: 3 (90 degrees) (default value) &lt;br&gt; Reported Index: 4 (108 degrees) &lt;br&gt; Reported Index: 5 (126 degrees) &lt;br&gt; Reported Index: 6 (144 degrees) &lt;br&gt; &lt;br&gt; Please use the DDR Tuning feature of STM32CubeMx DDR Test Suite to get tuned values for your hardware design.</Description> 
	</RefParameter>

   <!-- 1sstart is hidden  parameter applicable to all DDR types -->
	<RefParameter Name="1sstart" Comment="Byte Lane 1 - Slave DLL Autostart" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="2" />
	</RefParameter>

   <!-- 1mfwdly is hidden  parameter applicable to all DDR types -->
	<RefParameter Name="1mfwdly" Comment="Byte Lane 1 - Master DLL Feedforward trim" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="3" />
	</RefParameter>

   <!-- 1mfbdly is hidden  parameter applicable to all DDR types -->
	<RefParameter Name="1mfbdly" Comment="Byte Lane 1 - Master DLL Feedback trim" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="3" />
	</RefParameter>

   <!-- 1sfwdly is hidden  parameter applicable to all DDR types -->
	<RefParameter Name="1sfwdly" Comment="Byte Lane 1 - Slave DLL Feedforward trim" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="3" />
	</RefParameter>

   <!-- 1sfbdly is hidden  parameter applicable to all DDR types -->
	<RefParameter Name="1sfbdly" Comment="Byte Lane 1 - Slave DLL Feedback trim" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="3" />
	</RefParameter>

   <!-- 1dqdly7 is hidden  parameter applicable to all DDR types -->
	<RefParameter Name="1dqdly7" Comment="Byte lane 1 – DQ delay for bit 7 fine tuning (both DQS/DQS# clock)" DefaultValue="0xF" TabName="DDR tuning" Group="BYTE 1" Type="String" Visible="false">
		<AdditionalItem Name="Width" Value="4" />
		<Description>This parameter contains the DQ bit lane fine delay after tuning. Default value is 0x0F. &lt;br&gt; &lt;br&gt; Valid settings for each 2-bit control field are: &lt;br&gt; 0 stands for 0 (DQ=00 DQ#=00 0000(0)) (nominal delay)  &lt;br&gt; 5 stands for 1 (DQ=01 DQ#=01 0101(5)) (nominal delay + 1 step)  &lt;br&gt; A stands for 2 (DQ=10 DQ#=10 1010(A)) (nominal delay + 2 steps)  &lt;br&gt; F stands for 3 (DQ=11 DQ#=11 1111(F)) (nominal delay + 3 steps) &lt;br&gt; &lt;br&gt; Please use the DDR Tuning feature of STM32CubeMx DDR Test Suite to get tuned values for your hardware design.</Description> 
	</RefParameter>

	<!-- 1dqdly6 is hidden	parameter applicable to all DDR types -->
	<RefParameter Name="1dqdly6" Comment="Byte lane 1 – DQ delay for bit 6 fine tuning (both DQS/DQS# clock)" DefaultValue="0xF" TabName="DDR tuning" Group="BYTE 1" Type="String" Visible="false">
		<AdditionalItem Name="Width" Value="4" />
		<Description>This parameter contains the DQ bit lane fine delay after tuning. Default value is 0x0F. &lt;br&gt; &lt;br&gt; Valid settings for each 2-bit control field are: &lt;br&gt; 0 stands for 0 (DQ=00 DQ#=00 0000(0)) (nominal delay)  &lt;br&gt; 5 stands for 1 (DQ=01 DQ#=01 0101(5)) (nominal delay + 1 step)  &lt;br&gt; A stands for 2 (DQ=10 DQ#=10 1010(A)) (nominal delay + 2 steps)  &lt;br&gt; F stands for 3 (DQ=11 DQ#=11 1111(F)) (nominal delay + 3 steps) &lt;br&gt; &lt;br&gt; Please use the DDR Tuning feature of STM32CubeMx DDR Test Suite to get tuned values for your hardware design.</Description> 
	</RefParameter>

	<!-- 1dqdly5 is hidden	parameter applicable to all DDR types -->
	<RefParameter Name="1dqdly5" Comment="Byte lane 1 – DQ delay for bit 5 fine tuning (both DQS/DQS# clock)" DefaultValue="0xF" TabName="DDR tuning" Group="BYTE 1" Type="String" Visible="false">
		<AdditionalItem Name="Width" Value="4" />
		<Description>This parameter contains the DQ bit lane fine delay after tuning. Default value is 0x0F. &lt;br&gt; &lt;br&gt; Valid settings for each 2-bit control field are: &lt;br&gt; 0 stands for 0 (DQ=00 DQ#=00 0000(0)) (nominal delay)  &lt;br&gt; 5 stands for 1 (DQ=01 DQ#=01 0101(5)) (nominal delay + 1 step)  &lt;br&gt; A stands for 2 (DQ=10 DQ#=10 1010(A)) (nominal delay + 2 steps)  &lt;br&gt; F stands for 3 (DQ=11 DQ#=11 1111(F)) (nominal delay + 3 steps) &lt;br&gt; &lt;br&gt; Please use the DDR Tuning feature of STM32CubeMx DDR Test Suite to get tuned values for your hardware design.</Description> 
	</RefParameter>

	<!-- 1dqdly4 is hidden	parameter applicable to all DDR types -->
	<RefParameter Name="1dqdly4" Comment="Byte lane 1 – DQ delay for bit 4 fine tuning (both DQS/DQS# clock)" DefaultValue="0xF" TabName="DDR tuning" Group="BYTE 1" Type="String" Visible="false">
		<AdditionalItem Name="Width" Value="4" />
		<Description>This parameter contains the DQ bit lane fine delay after tuning. Default value is 0x0F. &lt;br&gt; &lt;br&gt; Valid settings for each 2-bit control field are: &lt;br&gt; 0 stands for 0 (DQ=00 DQ#=00 0000(0)) (nominal delay)  &lt;br&gt; 5 stands for 1 (DQ=01 DQ#=01 0101(5)) (nominal delay + 1 step)  &lt;br&gt; A stands for 2 (DQ=10 DQ#=10 1010(A)) (nominal delay + 2 steps)  &lt;br&gt; F stands for 3 (DQ=11 DQ#=11 1111(F)) (nominal delay + 3 steps) &lt;br&gt; &lt;br&gt; Please use the DDR Tuning feature of STM32CubeMx DDR Test Suite to get tuned values for your hardware design.</Description> 
	</RefParameter>

	<!-- 1dqdly3 is hidden	parameter applicable to all DDR types -->
	<RefParameter Name="1dqdly3" Comment="Byte lane 1 – DQ delay for bit 3 fine tuning (both DQS/DQS# clock)" DefaultValue="0xF" TabName="DDR tuning" Group="BYTE 1" Type="String" Visible="false">
		<AdditionalItem Name="Width" Value="4" />
		<Description>This parameter contains the DQ bit lane fine delay after tuning. Default value is 0x0F. &lt;br&gt; &lt;br&gt; Valid settings for each 2-bit control field are: &lt;br&gt; 0 stands for 0 (DQ=00 DQ#=00 0000(0)) (nominal delay)  &lt;br&gt; 5 stands for 1 (DQ=01 DQ#=01 0101(5)) (nominal delay + 1 step)  &lt;br&gt; A stands for 2 (DQ=10 DQ#=10 1010(A)) (nominal delay + 2 steps)  &lt;br&gt; F stands for 3 (DQ=11 DQ#=11 1111(F)) (nominal delay + 3 steps) &lt;br&gt; &lt;br&gt; Please use the DDR Tuning feature of STM32CubeMx DDR Test Suite to get tuned values for your hardware design.</Description> 
	</RefParameter>

	<!-- 1dqdly2 is hidden	parameter applicable to all DDR types -->
	<RefParameter Name="1dqdly2" Comment="Byte lane 1 – DQ delay for bit 2 fine tuning (both DQS/DQS# clock)" DefaultValue="0xF" TabName="DDR tuning" Group="BYTE 1" Type="String" Visible="false">
		<AdditionalItem Name="Width" Value="4" />
		<Description>This parameter contains the DQ bit lane fine delay after tuning. Default value is 0x0F. &lt;br&gt; &lt;br&gt; Valid settings for each 2-bit control field are: &lt;br&gt; 0 stands for 0 (DQ=00 DQ#=00 0000(0)) (nominal delay)  &lt;br&gt; 5 stands for 1 (DQ=01 DQ#=01 0101(5)) (nominal delay + 1 step)  &lt;br&gt; A stands for 2 (DQ=10 DQ#=10 1010(A)) (nominal delay + 2 steps)  &lt;br&gt; F stands for 3 (DQ=11 DQ#=11 1111(F)) (nominal delay + 3 steps) &lt;br&gt; &lt;br&gt; Please use the DDR Tuning feature of STM32CubeMx DDR Test Suite to get tuned values for your hardware design.</Description> 
	</RefParameter>

	<!-- 1dqdly1 is hidden	parameter applicable to all DDR types -->
	<RefParameter Name="1dqdly1" Comment="Byte lane 1 – DQ delay for bit 1 fine tuning (both DQS/DQS# clock)" DefaultValue="0xF" TabName="DDR tuning" Group="BYTE 1" Type="String" Visible="false">
		<AdditionalItem Name="Width" Value="4" />
		<Description>This parameter contains the DQ bit lane fine delay after tuning. Default value is 0x0F. &lt;br&gt; &lt;br&gt; Valid settings for each 2-bit control field are: &lt;br&gt; 0 stands for 0 (DQ=00 DQ#=00 0000(0)) (nominal delay)  &lt;br&gt; 5 stands for 1 (DQ=01 DQ#=01 0101(5)) (nominal delay + 1 step)  &lt;br&gt; A stands for 2 (DQ=10 DQ#=10 1010(A)) (nominal delay + 2 steps)  &lt;br&gt; F stands for 3 (DQ=11 DQ#=11 1111(F)) (nominal delay + 3 steps) &lt;br&gt; &lt;br&gt; Please use the DDR Tuning feature of STM32CubeMx DDR Test Suite to get tuned values for your hardware design.</Description> 
	</RefParameter>

	<!-- 1dqdly0 is hidden	parameter applicable to all DDR types -->
	<RefParameter Name="1dqdly0" Comment="Byte lane 1 – DQ delay for bit 0 fine tuning (both DQS/DQS# clock)" DefaultValue="0xF" TabName="DDR tuning" Group="BYTE 1" Type="String" Visible="false">
		<AdditionalItem Name="Width" Value="4" />
		<Description>This parameter contains the DQ bit lane fine delay after tuning. Default value is 0x0F. &lt;br&gt; &lt;br&gt; Valid settings for each 2-bit control field are: &lt;br&gt; 0 stands for 0 (DQ=00 DQ#=00 0000(0)) (nominal delay)  &lt;br&gt; 5 stands for 1 (DQ=01 DQ#=01 0101(5)) (nominal delay + 1 step)  &lt;br&gt; A stands for 2 (DQ=10 DQ#=10 1010(A)) (nominal delay + 2 steps)  &lt;br&gt; F stands for 3 (DQ=11 DQ#=11 1111(F)) (nominal delay + 3 steps) &lt;br&gt; &lt;br&gt; Please use the DDR Tuning feature of STM32CubeMx DDR Test Suite to get tuned values for your hardware design.</Description> 
	</RefParameter>

   <!-- 1dmdly is hidden  parameter applicable to all DDR types -->
	<RefParameter Name="1dmdly" Comment="Byte Lane 1 - DM delay fine tuning" DefaultValue="0x0F" TabName="Debug" Group="" Type="hex" Visible="false">
		<AdditionalItem Name="Width" Value="4" />
	</RefParameter>

   <!-- 1dqsndly parameter applicable to all DDR types -->
	<RefParameter Name="1dqsndly" Comment="Byte Lane 1 - DQS# delay fine tuning" DefaultValue="3" TabName="DDR tuning" Group="BYTE 1" Type="String" Visible="false">
		<AdditionalItem Name="Width" Value="3" />
		<Description>This parameter contains the DQS# fine tuning. Default value is 3. &lt;br&gt; &lt;br&gt; Valid values are: &lt;br&gt; 0 (nominal delay - 3 steps) &lt;br&gt; 1 (nominal delay - 2 steps) &lt;br&gt; 2 (nominal delay - 1 steps) &lt;br&gt; 3 (nominal delay) &lt;br&gt; 4 (nominal delay + 1 step) &lt;br&gt; 5 (nominal delay + 2 steps) &lt;br&gt; 6 (nominal delay + 3 steps) &lt;br&gt; 7 (nominal delay + 4 steps) &lt;br&gt; &lt;br&gt; Please use the DDR Tuning feature of STM32CubeMx DDR Test Suite to get tuned values for your hardware design.</Description>	
	</RefParameter>

   <!-- 1dqsdly parameter applicable to all DDR types -->
	<RefParameter Name="1dqsdly" Comment="Byte Lane 1 - DQS delay fine tuning" DefaultValue="3" TabName="DDR tuning" Group="BYTE 1" Type="String" Visible="false">
		<AdditionalItem Name="Width" Value="3" />
		<Description>This parameter contains the DQS fine tuning. Default value is 3. &lt;br&gt; &lt;br&gt; Valid values are: &lt;br&gt; 0 (nominal delay - 3 steps) &lt;br&gt; 1 (nominal delay - 2 steps) &lt;br&gt; 2 (nominal delay - 1 steps) &lt;br&gt; 3 (nominal delay) &lt;br&gt; 4 (nominal delay + 1 step) &lt;br&gt; 5 (nominal delay + 2 steps) &lt;br&gt; 6 (nominal delay + 3 steps) &lt;br&gt; 7 (nominal delay + 4 steps) &lt;br&gt; &lt;br&gt; Please use the DDR Tuning feature of STM32CubeMx DDR Test Suite to get tuned values for your hardware design.</Description>		
	</RefParameter>	

   <!-- 1r0dgps parameter applicable to all DDR types -->
	<RefParameter Name="1r0dgps" Comment="Byte Lane 1 - DQS gating system latency fine tuning" DefaultValue="2" TabName="DDR tuning" Group="BYTE 1" Type="String" Visible="false">
		<AdditionalItem Name="Width" Value="2" />
		<Description>This parameter contains the DQS gating phase select fine tuning. Default value is 2. &lt;br&gt; &lt;br&gt;  Valid values are: &lt;br&gt; 0 (clk180) &lt;br&gt; 1 (clk270) &lt;br&gt; 2 (clk0) (default value) &lt;br&gt; 3 (next clk90) &lt;br&gt; &lt;br&gt; Please use the DDR Tuning feature of STM32CubeMx DDR Test Suite to get tuned values for your hardware design.</Description> 	
	</RefParameter>

   <!-- 1r0dgsl  parameter applicable to all DDR types -->
	<RefParameter Name="1r0dgsl" Comment="Byte Lane 1 - DQS gating system latency fine tuning" DefaultValue="0" TabName="DDR tuning" Group="BYTE 1" Type="String" Visible="false">
		<AdditionalItem Name="Width" Value="3" />
		<Description>This parameter contains the DQS gating system latency fine tuning. Default value is 3. &lt;br&gt; &lt;br&gt;  Valid values are: &lt;br&gt; 0 (No extra clock cycles) (default value) &lt;br&gt; 1 (1 extra clock cycle) &lt;br&gt; 2 (2 extra clock cycles) &lt;br&gt; 3 (3 extra clock cycles) &lt;br&gt; 4 (4 extra clock cycles) &lt;br&gt; 5 (5 extra clock cycles)  &lt;br&gt; &lt;br&gt; Please use the DDR Tuning feature of STM32CubeMx DDR Test Suite to get tuned values for your hardware design.</Description> 	
	</RefParameter>

   <!-- 2r0rvsl is hidden  parameter applicable to all DDR types -->
	<RefParameter Name="2r0rvsl" Comment="Byte Lane 2 - Read valid system latency in steps" DefaultValue="3" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="3" />
	</RefParameter>

	<!-- 2rttoal is hidden	parameter applicable to all DDR types -->
	<RefParameter Name="2rttoal" Comment="Byte Lane 2 - RTT ON	additive latency" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

	<!-- 2rttoh is hidden  parameter applicable to all DDR types -->
	<RefParameter Name="2rttoh" Comment="Byte Lane 2 - RTT Output Hold" DefaultValue="1" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="2" />
	</RefParameter>

	<!-- 2dqrtt is hidden parameter applicable to DDR3 only, not used for LPDDR2/LPDDR3 -->
	<RefParameter Name="2dqrtt" Comment="Byte Lane 2 - DQ dynamic RTT Control" DefaultValue="1" TabName="Debug" Group="" Type="integer" Visible="false">
		<Condition Diagnostic="" Expression="DDR3"/>
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

	<RefParameter Name="2dqrtt" Comment="Byte Lane 2 - DQ dynamic RTT Control" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<Condition Diagnostic="" Expression="LPDDR2|LPDDR3"/>
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

	<!-- 2dqsrtt is hidden parameter applicable to DDR3 only, not used for LPDDR2/LPDDR3 -->
	<RefParameter Name="2dqsrtt" Comment="Byte Lane 2 - DQS dynamic RTT Control" DefaultValue="1" TabName="Debug" Group="" Type="integer" Visible="false">
		<Condition Diagnostic="" Expression="DDR3"/>
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

	<RefParameter Name="2dqsrtt" Comment="Byte Lane 2 - DQS dynamic RTT Control" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<Condition Diagnostic="" Expression="LPDDR2|LPDDR3"/>
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

	<!-- 2dsen is hidden  parameter applicable to all DDR types -->
	<RefParameter Name="2dsen" Comment="Byte Lane 2 - Write DQS Enable" DefaultValue="1" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="2" />
	</RefParameter>

	<!-- 2dqsrpd is hidden	parameter applicable to all DDR types -->
	<RefParameter Name="2dqsrpd" Comment="Byte Lane 2 - DQSR Power Down" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

	<!-- 2dxpdr is hidden  parameter applicable to all DDR types -->
	<RefParameter Name="2dxpdr" Comment="Byte Lane 2 - Data Power Down Receiver" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

	<!-- 2dxpdd is hidden  parameter applicable to all DDR types -->
	<RefParameter Name="2dxpdd" Comment="Byte Lane 2 - Data Power Down Driver" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

	<!-- 2dxiom is hidden  parameter applicable to all DDR types -->
	<RefParameter Name="2dxiom" Comment="Byte Lane 2 - Data I/O Mode" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

	<!-- 2dqodt is hidden  parameter applicable to all DDR types -->
	<RefParameter Name="2dqodt" Comment="Byte Lane 2 - DQ ODT Enable" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

	<!-- 2dqsodt is hidden	parameter applicable to all DDR types -->
	<RefParameter Name="2dqsodt" Comment="Byte Lane 2 - DQS ODT Enable" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

	<!-- 2dxen is hidden  parameter applicable to all DDR types -->
	<RefParameter Name="2dxen" Comment="Byte Lane 2 - DATA Byte Enable" DefaultValue="1" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

	<!-- 2dlldis is hidden	parameter applicable to all DDR types -->
	<RefParameter Name="2dlldis" Comment="Byte Lane 2 - DLL Bypass" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

   <!-- 2dllsrst is hidden	parameter applicable to all DDR types -->
	<RefParameter Name="2dllsrst" Comment="Byte Lane 2 - DLL Reset" DefaultValue="1" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

   <!-- 2sdlbmode is hidden	 parameter applicable to all DDR types -->
	<RefParameter Name="2sdlbmode" Comment="Byte Lane 2 - Bypass Slave DLL during Loopback" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

   <!-- 2atesten is hidden	parameter applicable to all DDR types -->
	<RefParameter Name="2atesten" Comment="Byte Lane 2 - Enable path to pin ATO" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

   <!-- 2sdphase is hidden	parameter applicable to all DDR types -->
	<RefParameter Name="2sdphase" Comment="Byte Lane 2 - Slave DLL phase" DefaultValue="0" TabName="DDR tuning" Group="BYTE 2" Type="String" Visible="false">
		<AdditionalItem Name="Width" Value="4" />
		<Description>This parameter contains the DQS Phase after tuning. Default value is 0. &lt;br&gt; &lt;br&gt; Coarse position: Phase delay (7 steps: 0 to 6). Possible values are:  &lt;br&gt; Reported Index: 0 (36 degrees) &lt;br&gt; Reported Index: 1 (54 degrees) &lt;br&gt; Reported Index: 2 (72 degrees) &lt;br&gt; Reported Index: 3 (90 degrees) (default value) &lt;br&gt; Reported Index: 4 (108 degrees) &lt;br&gt; Reported Index: 5 (126 degrees) &lt;br&gt; Reported Index: 6 (144 degrees) &lt;br&gt; &lt;br&gt; Please use the DDR Tuning feature of STM32CubeMx DDR Test Suite to get tuned values for your hardware design.</Description> 
	</RefParameter>

   <!-- 2sstart is hidden  parameter applicable to all DDR types -->
	<RefParameter Name="2sstart" Comment="Byte Lane 2 - Slave DLL Autostart" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="2" />
	</RefParameter>

   <!-- 2mfwdly is hidden  parameter applicable to all DDR types -->
	<RefParameter Name="2mfwdly" Comment="Byte Lane 2 - Master DLL Feedforward trim" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="3" />
	</RefParameter>

   <!-- 2mfbdly is hidden  parameter applicable to all DDR types -->
	<RefParameter Name="2mfbdly" Comment="Byte Lane 2 - Master DLL Feedback trim" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="3" />
	</RefParameter>

   <!-- 2sfwdly is hidden  parameter applicable to all DDR types -->
	<RefParameter Name="2sfwdly" Comment="Byte Lane 2 - Slave DLL Feedforward trim" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="3" />
	</RefParameter>

   <!-- 2sfbdly is hidden  parameter applicable to all DDR types -->
	<RefParameter Name="2sfbdly" Comment="Byte Lane 2 - Slave DLL Feedback trim" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="3" />
	</RefParameter>

   <!-- 2dqdly7 is hidden  parameter applicable to all DDR types -->
	<RefParameter Name="2dqdly7" Comment="Byte lane 2 – DQ delay for bit 7 fine tuning (both DQS/DQS# clock)" DefaultValue="0xF" TabName="DDR tuning" Group="BYTE 2" Type="String" Visible="false">
		<AdditionalItem Name="Width" Value="4" />
		<Description>This parameter contains the DQ bit lane fine delay after tuning. Default value is 0x0F. &lt;br&gt; &lt;br&gt; Valid settings for each 2-bit control field are: &lt;br&gt; 0 stands for 0 (DQ=00 DQ#=00 0000(0)) (nominal delay)  &lt;br&gt; 5 stands for 1 (DQ=01 DQ#=01 0101(5)) (nominal delay + 1 step)  &lt;br&gt; A stands for 2 (DQ=10 DQ#=10 1010(A)) (nominal delay + 2 steps)  &lt;br&gt; F stands for 3 (DQ=11 DQ#=11 1111(F)) (nominal delay + 3 steps) &lt;br&gt; &lt;br&gt; Please use the DDR Tuning feature of STM32CubeMx DDR Test Suite to get tuned values for your hardware design.</Description> 
	</RefParameter>

	<!-- 2dqdly6 is hidden	parameter applicable to all DDR types -->
	<RefParameter Name="2dqdly6" Comment="Byte lane 2 – DQ delay for bit 6 fine tuning (both DQS/DQS# clock)" DefaultValue="0xF" TabName="DDR tuning" Group="BYTE 2" Type="String" Visible="false">
		<AdditionalItem Name="Width" Value="4" />
		<Description>This parameter contains the DQ bit lane fine delay after tuning. Default value is 0x0F. &lt;br&gt; &lt;br&gt; Valid settings for each 2-bit control field are: &lt;br&gt; 0 stands for 0 (DQ=00 DQ#=00 0000(0)) (nominal delay)  &lt;br&gt; 5 stands for 1 (DQ=01 DQ#=01 0101(5)) (nominal delay + 1 step)  &lt;br&gt; A stands for 2 (DQ=10 DQ#=10 1010(A)) (nominal delay + 2 steps)  &lt;br&gt; F stands for 3 (DQ=11 DQ#=11 1111(F)) (nominal delay + 3 steps) &lt;br&gt; &lt;br&gt; Please use the DDR Tuning feature of STM32CubeMx DDR Test Suite to get tuned values for your hardware design.</Description> 
	</RefParameter>

	<!-- 2dqdly5 is hidden	parameter applicable to all DDR types -->
	<RefParameter Name="2dqdly5" Comment="Byte lane 2 – DQ delay for bit 5 fine tuning (both DQS/DQS# clock)" DefaultValue="0xF" TabName="DDR tuning" Group="BYTE 2" Type="String" Visible="false">
		<AdditionalItem Name="Width" Value="4" />
		<Description>This parameter contains the DQ bit lane fine delay after tuning. Default value is 0x0F. &lt;br&gt; &lt;br&gt; Valid settings for each 2-bit control field are: &lt;br&gt; 0 stands for 0 (DQ=00 DQ#=00 0000(0)) (nominal delay)  &lt;br&gt; 5 stands for 1 (DQ=01 DQ#=01 0101(5)) (nominal delay + 1 step)  &lt;br&gt; A stands for 2 (DQ=10 DQ#=10 1010(A)) (nominal delay + 2 steps)  &lt;br&gt; F stands for 3 (DQ=11 DQ#=11 1111(F)) (nominal delay + 3 steps) &lt;br&gt; &lt;br&gt; Please use the DDR Tuning feature of STM32CubeMx DDR Test Suite to get tuned values for your hardware design.</Description> 
	</RefParameter>

	<!-- 2dqdly4 is hidden	parameter applicable to all DDR types -->
	<RefParameter Name="2dqdly4" Comment="Byte lane 2 – DQ delay for bit 4 fine tuning (both DQS/DQS# clock)" DefaultValue="0xF" TabName="DDR tuning" Group="BYTE 2" Type="String" Visible="false">
		<AdditionalItem Name="Width" Value="4" />
		<Description>This parameter contains the DQ bit lane fine delay after tuning. Default value is 0x0F. &lt;br&gt; &lt;br&gt; Valid settings for each 2-bit control field are: &lt;br&gt; 0 stands for 0 (DQ=00 DQ#=00 0000(0)) (nominal delay)  &lt;br&gt; 5 stands for 1 (DQ=01 DQ#=01 0101(5)) (nominal delay + 1 step)  &lt;br&gt; A stands for 2 (DQ=10 DQ#=10 1010(A)) (nominal delay + 2 steps)  &lt;br&gt; F stands for 3 (DQ=11 DQ#=11 1111(F)) (nominal delay + 3 steps) &lt;br&gt; &lt;br&gt; Please use the DDR Tuning feature of STM32CubeMx DDR Test Suite to get tuned values for your hardware design.</Description> 
	</RefParameter>

	<!-- 2dqdly3 is hidden	parameter applicable to all DDR types -->
	<RefParameter Name="2dqdly3" Comment="Byte lane 2 – DQ delay for bit 3 fine tuning (both DQS/DQS# clock)" DefaultValue="0xF" TabName="DDR tuning" Group="BYTE 2" Type="String" Visible="false">
		<AdditionalItem Name="Width" Value="4" />
		<Description>This parameter contains the DQ bit lane fine delay after tuning. Default value is 0x0F. &lt;br&gt; &lt;br&gt; Valid settings for each 2-bit control field are: &lt;br&gt; 0 stands for 0 (DQ=00 DQ#=00 0000(0)) (nominal delay)  &lt;br&gt; 5 stands for 1 (DQ=01 DQ#=01 0101(5)) (nominal delay + 1 step)  &lt;br&gt; A stands for 2 (DQ=10 DQ#=10 1010(A)) (nominal delay + 2 steps)  &lt;br&gt; F stands for 3 (DQ=11 DQ#=11 1111(F)) (nominal delay + 3 steps) &lt;br&gt; &lt;br&gt; Please use the DDR Tuning feature of STM32CubeMx DDR Test Suite to get tuned values for your hardware design.</Description> 
	</RefParameter>

	<!-- 2dqdly2 is hidden	parameter applicable to all DDR types -->
	<RefParameter Name="2dqdly2" Comment="Byte lane 2 – DQ delay for bit 2 fine tuning (both DQS/DQS# clock)" DefaultValue="0xF" TabName="DDR tuning" Group="BYTE 2" Type="String" Visible="false">
		<AdditionalItem Name="Width" Value="4" />
		<Description>This parameter contains the DQ bit lane fine delay after tuning. Default value is 0x0F. &lt;br&gt; &lt;br&gt; Valid settings for each 2-bit control field are: &lt;br&gt; 0 stands for 0 (DQ=00 DQ#=00 0000(0)) (nominal delay)  &lt;br&gt; 5 stands for 1 (DQ=01 DQ#=01 0101(5)) (nominal delay + 1 step)  &lt;br&gt; A stands for 2 (DQ=10 DQ#=10 1010(A)) (nominal delay + 2 steps)  &lt;br&gt; F stands for 3 (DQ=11 DQ#=11 1111(F)) (nominal delay + 3 steps) &lt;br&gt; &lt;br&gt; Please use the DDR Tuning feature of STM32CubeMx DDR Test Suite to get tuned values for your hardware design.</Description> 
	</RefParameter>

	<!-- 2dqdly1 is hidden	parameter applicable to all DDR types -->
	<RefParameter Name="2dqdly1" Comment="Byte lane 2 – DQ delay for bit 1 fine tuning (both DQS/DQS# clock)" DefaultValue="0xF" TabName="DDR tuning" Group="BYTE 2" Type="String" Visible="false">
		<AdditionalItem Name="Width" Value="4" />
		<Description>This parameter contains the DQ bit lane fine delay after tuning. Default value is 0x0F. &lt;br&gt; &lt;br&gt; Valid settings for each 2-bit control field are: &lt;br&gt; 0 stands for 0 (DQ=00 DQ#=00 0000(0)) (nominal delay)  &lt;br&gt; 5 stands for 1 (DQ=01 DQ#=01 0101(5)) (nominal delay + 1 step)  &lt;br&gt; A stands for 2 (DQ=10 DQ#=10 1010(A)) (nominal delay + 2 steps)  &lt;br&gt; F stands for 3 (DQ=11 DQ#=11 1111(F)) (nominal delay + 3 steps) &lt;br&gt; &lt;br&gt; Please use the DDR Tuning feature of STM32CubeMx DDR Test Suite to get tuned values for your hardware design.</Description> 
	</RefParameter>

	<!-- 2dqdly0 is hidden	parameter applicable to all DDR types -->
	<RefParameter Name="2dqdly0" Comment="Byte lane 2 – DQ delay for bit 0 fine tuning (both DQS/DQS# clock)" DefaultValue="0xF" TabName="DDR tuning" Group="BYTE 2" Type="String" Visible="false">
		<AdditionalItem Name="Width" Value="4" />
		<Description>This parameter contains the DQ bit lane fine delay after tuning. Default value is 0x0F. &lt;br&gt; &lt;br&gt; Valid settings for each 2-bit control field are: &lt;br&gt; 0 stands for 0 (DQ=00 DQ#=00 0000(0)) (nominal delay)  &lt;br&gt; 5 stands for 1 (DQ=01 DQ#=01 0101(5)) (nominal delay + 1 step)  &lt;br&gt; A stands for 2 (DQ=10 DQ#=10 1010(A)) (nominal delay + 2 steps)  &lt;br&gt; F stands for 3 (DQ=11 DQ#=11 1111(F)) (nominal delay + 3 steps) &lt;br&gt; &lt;br&gt; Please use the DDR Tuning feature of STM32CubeMx DDR Test Suite to get tuned values for your hardware design.</Description> 
	</RefParameter>

   <!-- 2dmdly is hidden  parameter applicable to all DDR types -->
	<RefParameter Name="2dmdly" Comment="Byte Lane 2 - DM delay fine tuning" DefaultValue="0x0F" TabName="Debug" Group="" Type="hex" Visible="false">
		<AdditionalItem Name="Width" Value="4" />
	</RefParameter>

   <!-- 2dqsndly parameter applicable to all DDR types -->
	<RefParameter Name="2dqsndly" Comment="Byte Lane 2 - DQS# delay fine tuning" DefaultValue="3" TabName="DDR tuning" Group="BYTE 2" Type="String" Visible="false">
		<AdditionalItem Name="Width" Value="3" />
		<Description>This parameter contains the DQS# fine tuning. Default value is 3. &lt;br&gt; &lt;br&gt; Valid values are: &lt;br&gt; 0 (nominal delay - 3 steps) &lt;br&gt; 1 (nominal delay - 2 steps) &lt;br&gt; 2 (nominal delay - 1 steps) &lt;br&gt; 3 (nominal delay) &lt;br&gt; 4 (nominal delay + 1 step) &lt;br&gt; 5 (nominal delay + 2 steps) &lt;br&gt; 6 (nominal delay + 3 steps) &lt;br&gt; 7 (nominal delay + 4 steps) &lt;br&gt; &lt;br&gt; Please use the DDR Tuning feature of STM32CubeMx DDR Test Suite to get tuned values for your hardware design.</Description>		
	</RefParameter>

   <!-- 2dqsdly parameter applicable to all DDR types -->
	<RefParameter Name="2dqsdly" Comment="Byte Lane 2 - DQS delay fine tuning" DefaultValue="3" TabName="DDR tuning" Group="BYTE 2" Type="String" Visible="false">
		<AdditionalItem Name="Width" Value="3" />
		<Description>This parameter contains the DQS fine tuning. Default value is 3. &lt;br&gt; &lt;br&gt; Valid values are: &lt;br&gt; 0 (nominal delay - 3 steps) &lt;br&gt; 1 (nominal delay - 2 steps) &lt;br&gt; 2 (nominal delay - 1 steps) &lt;br&gt; 3 (nominal delay) &lt;br&gt; 4 (nominal delay + 1 step) &lt;br&gt; 5 (nominal delay + 2 steps) &lt;br&gt; 6 (nominal delay + 3 steps) &lt;br&gt; 7 (nominal delay + 4 steps) &lt;br&gt; &lt;br&gt; Please use the DDR Tuning feature of STM32CubeMx DDR Test Suite to get tuned values for your hardware design.</Description>		
	</RefParameter>	

   <!-- 2r0dgps parameter applicable to all DDR types -->
	<RefParameter Name="2r0dgps" Comment="Byte Lane 2 - DQS gating phase select fine tuning" DefaultValue="2" TabName="DDR tuning" Group="BYTE 2" Type="String" Visible="false">
		<AdditionalItem Name="Width" Value="2" />
		<Description>This parameter contains the DQS gating phase select fine tuning. Default value is 2. &lt;br&gt; &lt;br&gt;  Valid values are: &lt;br&gt; 0 (clk180) &lt;br&gt; 1 (clk270) &lt;br&gt; 2 (clk0) (default value) &lt;br&gt; 3 (next clk90) &lt;br&gt; &lt;br&gt; Please use the DDR Tuning feature of STM32CubeMx DDR Test Suite to get tuned values for your hardware design.</Description> 	
	</RefParameter>

   <!-- 2r0dgsl is hidden  parameter applicable to all DDR types -->
	<RefParameter Name="2r0dgsl" Comment="Byte Lane 2 - DQS gating system latency fine tuning" DefaultValue="0" TabName="DDR tuning" Group="BYTE 2" Type="String" Visible="false">
		<AdditionalItem Name="Width" Value="3" />
		<Description>This parameter contains the DQS gating system latency fine tuning. Default value is 3. &lt;br&gt; &lt;br&gt;  Valid values are: &lt;br&gt; 0 (No extra clock cycles) (default value) &lt;br&gt; 1 (1 extra clock cycle) &lt;br&gt; 2 (2 extra clock cycles) &lt;br&gt; 3 (3 extra clock cycles) &lt;br&gt; 4 (4 extra clock cycles) &lt;br&gt; 5 (5 extra clock cycles)  &lt;br&gt; &lt;br&gt; Please use the DDR Tuning feature of STM32CubeMx DDR Test Suite to get tuned values for your hardware design.</Description> 	
	</RefParameter>

   <!-- 3r0rvsl is hidden  parameter applicable to all DDR types -->
	<RefParameter Name="3r0rvsl" Comment="Byte Lane 3 - Read valid system latency in steps" DefaultValue="3" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="3" />
	</RefParameter>

	<!-- 3rttoal is hidden	parameter applicable to all DDR types -->
	<RefParameter Name="3rttoal" Comment="Byte Lane 3 - RTT ON	additive latency" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

	<!-- 3rttoh is hidden  parameter applicable to all DDR types -->
	<RefParameter Name="3rttoh" Comment="Byte Lane 3 - RTT Output Hold" DefaultValue="1" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="2" />
	</RefParameter>

	<!-- 3dqrtt is hidden parameter applicable to DDR3 only, not used for LPDDR2/LPDDR3 -->
	<RefParameter Name="3dqrtt" Comment="Byte Lane 3 - DQ dynamic RTT Control" DefaultValue="1" TabName="Debug" Group="" Type="integer" Visible="false">
		<Condition Diagnostic="" Expression="DDR3"/>
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

	<RefParameter Name="3dqrtt" Comment="Byte Lane 3 - DQ dynamic RTT Control" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<Condition Diagnostic="" Expression="LPDDR2|LPDDR3"/>
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

	<!-- 3dqsrtt is hidden parameter applicable to DDR3 only, not used for LPDDR2/LPDDR3 -->
	<RefParameter Name="3dqsrtt" Comment="Byte Lane 3 - DQS dynamic RTT Control" DefaultValue="1" TabName="Debug" Group="" Type="integer" Visible="false">
		<Condition Diagnostic="" Expression="DDR3"/>
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

	<RefParameter Name="3dqsrtt" Comment="Byte Lane 3 - DQS dynamic RTT Control" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<Condition Diagnostic="" Expression="LPDDR2|LPDDR3"/>
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

	<!-- 3dsen is hidden  parameter applicable to all DDR types -->
	<RefParameter Name="3dsen" Comment="Byte Lane 3 - Write DQS Enable" DefaultValue="1" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="2" />
	</RefParameter>

	<!-- 3dqsrpd is hidden	parameter applicable to all DDR types -->
	<RefParameter Name="3dqsrpd" Comment="Byte Lane 3 - DQSR Power Down" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

	<!-- 3dxpdr is hidden  parameter applicable to all DDR types -->
	<RefParameter Name="3dxpdr" Comment="Byte Lane 3 - Data Power Down Receiver" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

	<!-- 3dxpdd is hidden  parameter applicable to all DDR types -->
	<RefParameter Name="3dxpdd" Comment="Byte Lane 3 - Data Power Down Driver" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

	<!-- 3dxiom is hidden  parameter applicable to all DDR types -->
	<RefParameter Name="3dxiom" Comment="Byte Lane 3 - Data I/O Mode" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

	<!-- 3dqodt is hidden  parameter applicable to all DDR types -->
	<RefParameter Name="3dqodt" Comment="Byte Lane 3 - DQ ODT Enable" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

	<!-- 3dqsodt is hidden	parameter applicable to all DDR types -->
	<RefParameter Name="3dqsodt" Comment="Byte Lane 3 - DQS ODT Enable" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

	<!-- 3dxen is hidden  parameter applicable to all DDR types -->
	<RefParameter Name="3dxen" Comment="Byte Lane 3 - DATA Byte Enable" DefaultValue="1" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

	<!-- 3dlldis is hidden	parameter applicable to all DDR types -->
	<RefParameter Name="3dlldis" Comment="Byte Lane 3 - DLL Bypass" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

   <!-- 3dllsrst is hidden	parameter applicable to all DDR types -->
	<RefParameter Name="3dllsrst" Comment="Byte Lane 3 - DLL Reset" DefaultValue="1" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

   <!-- 3sdlbmode is hidden	 parameter applicable to all DDR types -->
	<RefParameter Name="3sdlbmode" Comment="Byte Lane 3 - Bypass Slave DLL during Loopback" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

   <!-- 3atesten is hidden	parameter applicable to all DDR types -->
	<RefParameter Name="3atesten" Comment="Byte Lane 3 - Enable path to pin ATO" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>

   <!-- 3sdphase is hidden	parameter applicable to all DDR types -->
	<RefParameter Name="3sdphase" Comment="Byte Lane 3 - Slave DLL phase" DefaultValue="0" TabName="DDR tuning" Group="BYTE 3" Type="String" Visible="false">
		<AdditionalItem Name="Width" Value="4" />
		<Description>This parameter contains the DQS Phase after tuning. Default value is 0. &lt;br&gt; &lt;br&gt; Coarse position: Phase delay (7 steps: 0 to 6). Possible values are:  &lt;br&gt; Reported Index: 0 (36 degrees) &lt;br&gt; Reported Index: 1 (54 degrees) &lt;br&gt; Reported Index: 2 (72 degrees) &lt;br&gt; Reported Index: 3 (90 degrees) (default value) &lt;br&gt; Reported Index: 4 (108 degrees) &lt;br&gt; Reported Index: 5 (126 degrees) &lt;br&gt; Reported Index: 6 (144 degrees) &lt;br&gt; &lt;br&gt; Please use the DDR Tuning feature of STM32CubeMx DDR Test Suite to get tuned values for your hardware design.</Description> 
	</RefParameter>

   <!-- 3sstart is hidden  parameter applicable to all DDR types -->
	<RefParameter Name="3sstart" Comment="Byte Lane 3 - Slave DLL Autostart" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="2" />
	</RefParameter>

   <!-- 3mfwdly is hidden  parameter applicable to all DDR types -->
	<RefParameter Name="3mfwdly" Comment="Byte Lane 3 - Master DLL Feedforward trim" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="3" />
	</RefParameter>

   <!-- 3mfbdly is hidden  parameter applicable to all DDR types -->
	<RefParameter Name="3mfbdly" Comment="Byte Lane 3 - Master DLL Feedback trim" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="3" />
	</RefParameter>

	<!-- 3sfwdly is hidden  parameter applicable to all DDR types -->
	<RefParameter Name="3sfwdly" Comment="Byte Lane 3 - Slave DLL Feedforward trim" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="3" />
	</RefParameter>

	<!-- 3sfbdly is hidden  parameter applicable to all DDR types -->
	<RefParameter Name="3sfbdly" Comment="Byte Lane 3 - Slave DLL Feedback trim" DefaultValue="0" TabName="Debug" Group="" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="3" />
	</RefParameter>

	<!-- 3dqdly7 is hidden  parameter applicable to all DDR types -->
	<RefParameter Name="3dqdly7" Comment="Byte lane 3 – DQ delay for bit 7 fine tuning (both DQS/DQS# clock)" DefaultValue="0xF" TabName="DDR tuning" Group="BYTE 3" Type="String" Visible="false">
		<AdditionalItem Name="Width" Value="4" />
		<Description>This parameter contains the DQ bit lane fine delay after tuning. Default value is 0x0F. &lt;br&gt; &lt;br&gt; Valid settings for each 2-bit control field are: &lt;br&gt; 0 stands for 0 (DQ=00 DQ#=00 0000(0)) (nominal delay)  &lt;br&gt; 5 stands for 1 (DQ=01 DQ#=01 0101(5)) (nominal delay + 1 step)  &lt;br&gt; A stands for 2 (DQ=10 DQ#=10 1010(A)) (nominal delay + 2 steps)  &lt;br&gt; F stands for 3 (DQ=11 DQ#=11 1111(F)) (nominal delay + 3 steps) &lt;br&gt; &lt;br&gt; Please use the DDR Tuning feature of STM32CubeMx DDR Test Suite to get tuned values for your hardware design.</Description> 
	</RefParameter>

	<!-- 3dqdly6 is hidden	parameter applicable to all DDR types -->
	<RefParameter Name="3dqdly6" Comment="Byte lane 3 – DQ delay for bit 6 fine tuning (both DQS/DQS# clock)" DefaultValue="0xF" TabName="DDR tuning" Group="BYTE 3" Type="String" Visible="false">
		<AdditionalItem Name="Width" Value="4" />
		<Description>This parameter contains the DQ bit lane fine delay after tuning. Default value is 0x0F. &lt;br&gt; &lt;br&gt; Valid settings for each 2-bit control field are: &lt;br&gt; 0 stands for 0 (DQ=00 DQ#=00 0000(0)) (nominal delay)  &lt;br&gt; 5 stands for 1 (DQ=01 DQ#=01 0101(5)) (nominal delay + 1 step)  &lt;br&gt; A stands for 2 (DQ=10 DQ#=10 1010(A)) (nominal delay + 2 steps)  &lt;br&gt; F stands for 3 (DQ=11 DQ#=11 1111(F)) (nominal delay + 3 steps) &lt;br&gt; &lt;br&gt; Please use the DDR Tuning feature of STM32CubeMx DDR Test Suite to get tuned values for your hardware design.</Description> 
	</RefParameter>

	<!-- 3dqdly5 is hidden	parameter applicable to all DDR types -->
	<RefParameter Name="3dqdly5" Comment="Byte lane 3 – DQ delay for bit 5 fine tuning (both DQS/DQS# clock)" DefaultValue="0xF" TabName="DDR tuning" Group="BYTE 3" Type="String" Visible="false">
		<AdditionalItem Name="Width" Value="4" />
		<Description>This parameter contains the DQ bit lane fine delay after tuning. Default value is 0x0F. &lt;br&gt; &lt;br&gt; Valid settings for each 2-bit control field are: &lt;br&gt; 0 stands for 0 (DQ=00 DQ#=00 0000(0)) (nominal delay)  &lt;br&gt; 5 stands for 1 (DQ=01 DQ#=01 0101(5)) (nominal delay + 1 step)  &lt;br&gt; A stands for 2 (DQ=10 DQ#=10 1010(A)) (nominal delay + 2 steps)  &lt;br&gt; F stands for 3 (DQ=11 DQ#=11 1111(F)) (nominal delay + 3 steps) &lt;br&gt; &lt;br&gt; Please use the DDR Tuning feature of STM32CubeMx DDR Test Suite to get tuned values for your hardware design.</Description> 
	</RefParameter>

	<!-- 3dqdly4 is hidden	parameter applicable to all DDR types -->
	<RefParameter Name="3dqdly4" Comment="Byte lane 3 – DQ delay for bit 4 fine tuning (both DQS/DQS# clock)" DefaultValue="0xF" TabName="DDR tuning" Group="BYTE 3" Type="String" Visible="false">
		<AdditionalItem Name="Width" Value="4" />
		<Description>This parameter contains the DQ bit lane fine delay after tuning. Default value is 0x0F. &lt;br&gt; &lt;br&gt; Valid settings for each 2-bit control field are: &lt;br&gt; 0 stands for 0 (DQ=00 DQ#=00 0000(0)) (nominal delay)  &lt;br&gt; 5 stands for 1 (DQ=01 DQ#=01 0101(5)) (nominal delay + 1 step)  &lt;br&gt; A stands for 2 (DQ=10 DQ#=10 1010(A)) (nominal delay + 2 steps)  &lt;br&gt; F stands for 3 (DQ=11 DQ#=11 1111(F)) (nominal delay + 3 steps) &lt;br&gt; &lt;br&gt; Please use the DDR Tuning feature of STM32CubeMx DDR Test Suite to get tuned values for your hardware design.</Description> 
	</RefParameter>

	<!-- 3dqdly3 is hidden	parameter applicable to all DDR types -->
	<RefParameter Name="3dqdly3" Comment="Byte lane 3 – DQ delay for bit 3 fine tuning (both DQS/DQS# clock)" DefaultValue="0xF" TabName="DDR tuning" Group="BYTE 3" Type="String" Visible="false">
		<AdditionalItem Name="Width" Value="4" />
		<Description>This parameter contains the DQ bit lane fine delay after tuning. Default value is 0x0F. &lt;br&gt; &lt;br&gt; Valid settings for each 2-bit control field are: &lt;br&gt; 0 stands for 0 (DQ=00 DQ#=00 0000(0)) (nominal delay)  &lt;br&gt; 5 stands for 1 (DQ=01 DQ#=01 0101(5)) (nominal delay + 1 step)  &lt;br&gt; A stands for 2 (DQ=10 DQ#=10 1010(A)) (nominal delay + 2 steps)  &lt;br&gt; F stands for 3 (DQ=11 DQ#=11 1111(F)) (nominal delay + 3 steps) &lt;br&gt; &lt;br&gt; Please use the DDR Tuning feature of STM32CubeMx DDR Test Suite to get tuned values for your hardware design.</Description> 
	</RefParameter>

	<!-- 3dqdly2 is hidden	parameter applicable to all DDR types -->
	<RefParameter Name="3dqdly2" Comment="Byte lane 3 – DQ delay for bit 2 fine tuning (both DQS/DQS# clock)" DefaultValue="0xF" TabName="DDR tuning" Group="BYTE 3" Type="String" Visible="false">
		<AdditionalItem Name="Width" Value="4" />
		<Description>This parameter contains the DQ bit lane fine delay after tuning. Default value is 0x0F. &lt;br&gt; &lt;br&gt; Valid settings for each 2-bit control field are: &lt;br&gt; 0 stands for 0 (DQ=00 DQ#=00 0000(0)) (nominal delay)  &lt;br&gt; 5 stands for 1 (DQ=01 DQ#=01 0101(5)) (nominal delay + 1 step)  &lt;br&gt; A stands for 2 (DQ=10 DQ#=10 1010(A)) (nominal delay + 2 steps)  &lt;br&gt; F stands for 3 (DQ=11 DQ#=11 1111(F)) (nominal delay + 3 steps) &lt;br&gt; &lt;br&gt; Please use the DDR Tuning feature of STM32CubeMx DDR Test Suite to get tuned values for your hardware design.</Description> 
	</RefParameter>

	<!-- 3dqdly1 is hidden	parameter applicable to all DDR types -->
	<RefParameter Name="3dqdly1" Comment="Byte lane 3 – DQ delay for bit 1 fine tuning (both DQS/DQS# clock)" DefaultValue="0xF" TabName="DDR tuning" Group="BYTE 3" Type="String" Visible="false">
		<AdditionalItem Name="Width" Value="4" />
		<Description>This parameter contains the DQ bit lane fine delay after tuning. Default value is 0x0F. &lt;br&gt; &lt;br&gt; Valid settings for each 2-bit control field are: &lt;br&gt; 0 stands for 0 (DQ=00 DQ#=00 0000(0)) (nominal delay)  &lt;br&gt; 5 stands for 1 (DQ=01 DQ#=01 0101(5)) (nominal delay + 1 step)  &lt;br&gt; A stands for 2 (DQ=10 DQ#=10 1010(A)) (nominal delay + 2 steps)  &lt;br&gt; F stands for 3 (DQ=11 DQ#=11 1111(F)) (nominal delay + 3 steps) &lt;br&gt; &lt;br&gt; Please use the DDR Tuning feature of STM32CubeMx DDR Test Suite to get tuned values for your hardware design.</Description> 
	</RefParameter>

	<!-- 3dqdly0 is hidden	parameter applicable to all DDR types -->
	<RefParameter Name="3dqdly0" Comment="Byte lane 3 – DQ delay for bit 0 fine tuning (both DQS/DQS# clock)" DefaultValue="0xF" TabName="DDR tuning" Group="BYTE 3" Type="String" Visible="false">
		<AdditionalItem Name="Width" Value="4" />
		<Description>This parameter contains the DQ bit lane fine delay after tuning. Default value is 0x0F. &lt;br&gt; &lt;br&gt; Valid settings for each 2-bit control field are: &lt;br&gt; 0 stands for 0 (DQ=00 DQ#=00 0000(0)) (nominal delay)  &lt;br&gt; 5 stands for 1 (DQ=01 DQ#=01 0101(5)) (nominal delay + 1 step)  &lt;br&gt; A stands for 2 (DQ=10 DQ#=10 1010(A)) (nominal delay + 2 steps)  &lt;br&gt; F stands for 3 (DQ=11 DQ#=11 1111(F)) (nominal delay + 3 steps) &lt;br&gt; &lt;br&gt; Please use the DDR Tuning feature of STM32CubeMx DDR Test Suite to get tuned values for your hardware design.</Description> 
	</RefParameter>

   <!-- 3dmdly is hidden  parameter applicable to all DDR types -->
	<RefParameter Name="3dmdly" Comment="Byte Lane 3 - DM delay fine tuning" DefaultValue="0x0F" TabName="Debug" Group="" Type="hex" Visible="false">
		<AdditionalItem Name="Width" Value="4" />
	</RefParameter>

   <!-- 3dqsndly parameter applicable to all DDR types -->
	<RefParameter Name="3dqsndly" Comment="Byte Lane 3 - DQS# delay fine tuning" DefaultValue="3" TabName="DDR tuning" Group="BYTE 3" Type="String" Visible="false">
		<AdditionalItem Name="Width" Value="3" />
		<Description>This parameter contains the DQS# fine tuning. Default value is 3. &lt;br&gt; &lt;br&gt; Valid values are: &lt;br&gt; 0 (nominal delay - 3 steps) &lt;br&gt; 1 (nominal delay - 2 steps) &lt;br&gt; 2 (nominal delay - 1 steps) &lt;br&gt; 3 (nominal delay) &lt;br&gt; 4 (nominal delay + 1 step) &lt;br&gt; 5 (nominal delay + 2 steps) &lt;br&gt; 6 (nominal delay + 3 steps) &lt;br&gt; 7 (nominal delay + 4 steps) &lt;br&gt; &lt;br&gt; Please use the DDR Tuning feature of STM32CubeMx DDR Test Suite to get tuned values for your hardware design.</Description>
	</RefParameter>

   <!-- 3dqsdly parameter applicable to all DDR types -->
	<RefParameter Name="3dqsdly" Comment="Byte Lane 3 - DQS delay fine tuning" DefaultValue="3" TabName="DDR tuning" Group="BYTE 3" Type="String" Visible="false">
		<AdditionalItem Name="Width" Value="3" />
		<Description>This parameter contains the DQS fine tuning. Default value is 3. &lt;br&gt; &lt;br&gt; Valid values are: &lt;br&gt; 0 (nominal delay - 3 steps) &lt;br&gt; 1 (nominal delay - 2 steps) &lt;br&gt; 2 (nominal delay - 1 steps) &lt;br&gt; 3 (nominal delay) &lt;br&gt; 4 (nominal delay + 1 step) &lt;br&gt; 5 (nominal delay + 2 steps) &lt;br&gt; 6 (nominal delay + 3 steps) &lt;br&gt; 7 (nominal delay + 4 steps) &lt;br&gt; &lt;br&gt; Please use the DDR Tuning feature of STM32CubeMx DDR Test Suite to get tuned values for your hardware design.</Description>
	</RefParameter>	


   <!-- 3r0dgps parameter applicable to all DDR types -->
	<RefParameter Name="3r0dgps" Comment="Byte Lane 3 - DQS gating phase select fine tuning" DefaultValue="2" TabName="DDR tuning" Group="BYTE 3" Type="String" Visible="false">
		<AdditionalItem Name="Width" Value="2" />
		<Description>This parameter contains the DQS gating phase select fine tuning. Default value is 2. &lt;br&gt; &lt;br&gt;  Valid values are: &lt;br&gt; 0 (clk180) &lt;br&gt; 1 (clk270) &lt;br&gt; 2 (clk0) (default value) &lt;br&gt; 3 (next clk90) &lt;br&gt; &lt;br&gt; Please use the DDR Tuning feature of STM32CubeMx DDR Test Suite to get tuned values for your hardware design.</Description> 	
	</RefParameter>

   <!-- 3r0dgsl is hidden  parameter applicable to all DDR types -->
	<RefParameter Name="3r0dgsl" Comment="Byte Lane 3 - DQS gating system latency fine tuning" DefaultValue="0" TabName="DDR tuning" Group="BYTE 3" Type="String" Visible="false">
		<AdditionalItem Name="Width" Value="3" />
		<Description>This parameter contains the DQS gating system latency fine tuning. Default value is 3. &lt;br&gt; &lt;br&gt;  Valid values are: &lt;br&gt; 0 (No extra clock cycles) (default value) &lt;br&gt; 1 (1 extra clock cycle) &lt;br&gt; 2 (2 extra clock cycles) &lt;br&gt; 3 (3 extra clock cycles) &lt;br&gt; 4 (4 extra clock cycles) &lt;br&gt; 5 (5 extra clock cycles)  &lt;br&gt; &lt;br&gt; Please use the DDR Tuning feature of STM32CubeMx DDR Test Suite to get tuned values for your hardware design.</Description> 	
	</RefParameter>


	<!-- ################################################################################################-->
	<!--############################# ADDRESS MAPPING DDR PARAMETERS (TO BE HIDDEN) #####################-->
	<!--#################################################################################################-->

	<!-- Address mapping parameters are hidden parameter applicable to all DDR types without dependecy to DDR types -->
	<RefParameter Name="addrmap_row_b15" Comment="addrmap_row_b15" DefaultValue="0x0F" TabName="Debug" Group="ADDRESS MAPPING" Type="hex" Min="0" Max="0x0F" Visible="false">
		<AdditionalItem Name="Width" Value="4" />
	</RefParameter>

	<RefParameter Name="addrmap_row_b14" Comment="addrmap_row_b14" DefaultValue="0x07" TabName="Debug" Group="ADDRESS MAPPING" Type="hex" Min="0" Max="0x0F" Visible="false">
		<AdditionalItem Name="Width" Value="4" />
	</RefParameter>

	<RefParameter Name="addrmap_row_b13" Comment="addrmap_row_b13" DefaultValue="0x07" TabName="Debug" Group="ADDRESS MAPPING" Type="hex" Min="0" Max="0x0F" Visible="false">
		<AdditionalItem Name="Width" Value="4" />
	</RefParameter>

	<RefParameter Name="addrmap_row_b12" Comment="addrmap_row_b12" DefaultValue="0x06" TabName="Debug" Group="ADDRESS MAPPING" Type="hex" Min="0" Max="0x0F" Visible="false">
		<Condition Diagnostic="" Expression="STM32MP151AAAx|STM32MP151AABx|STM32MP151AACx|STM32MP151AADx|STM32MP151CAAx|STM32MP151CABx|STM32MP151CACx|STM32MP151CADx|STM32MP153AAAx|STM32MP153AABx|STM32MP153AACx|STM32MP153AADx|STM32MP153CAAx|STM32MP153CABx|STM32MP153CACx|STM32MP153CADx|STM32MP157AAAx|STM32MP157AABx|STM32MP157AACx|STM32MP157AADx|STM32MP157CAAx|STM32MP157CABx|STM32MP157CACx|STM32MP157CADx|STM32MP157DAAx|STM32MP157DABx|STM32MP157DACx|STM32MP157DADx|STM32MP157FAAx|STM32MP157FABx|STM32MP157FACx|STM32MP157FADx|STM32MP153DAAx|STM32MP153DABx|STM32MP153DACx|STM32MP153DADx|STM32MP153FAAx|STM32MP153FABx|STM32MP153FACx|STM32MP153FADx|STM32MP151DAAx|STM32MP151DABx|STM32MP151DACx|STM32MP151DADx|STM32MP151FAAx|STM32MP151FABx|STM32MP151FACx|STM32MP151FADx" />
		<AdditionalItem Name="Width" Value="4" />
	</RefParameter>

    <RefParameter Name="addrmap_row_b12" Comment="addrmap_row_b12" DefaultValue="0x07" TabName="Debug" Group="ADDRESS MAPPING" Type="hex" Min="0" Max="0x0F" Visible="false">
	    <Condition Diagnostic="" Expression="STM32MP131AAEx|STM32MP131AAFx|STM32MP131AAGx|STM32MP131CAEx|STM32MP131CAFx|STM32MP131CAGx|STM32MP131DAEx|STM32MP131DAFx|STM32MP131DAGx|STM32MP131FAEx|STM32MP131FAFx|STM32MP131FAGx|STM32MP133AAEx|STM32MP133AAFx|STM32MP133AAGx|STM32MP133CAEx|STM32MP133CAFx|STM32MP133CAGx|STM32MP133DAEx|STM32MP133DAFx|STM32MP133DAGx|STM32MP133FAEx|STM32MP133FAFx|STM32MP133FAGx|STM32MP135AAEx|STM32MP135AAFx|STM32MP135AAGx|STM32MP135CAEx|STM32MP135CAFx|STM32MP135CAGx|STM32MP135DAEx|STM32MP135DAFx|STM32MP135DAGx|STM32MP135FAEx|STM32MP135FAFx|STM32MP135FAGx" />
		<AdditionalItem Name="Width" Value="4" />
	</RefParameter>

	<RefParameter Name="addrmap_row_b11" Comment="addrmap_row_b11" DefaultValue="0x06" TabName="Debug" Group="ADDRESS MAPPING" Type="hex" Min="0" Max="0x0F" Visible="false">
	   <Condition Diagnostic="" Expression="STM32MP151AAAx|STM32MP151AABx|STM32MP151AACx|STM32MP151AADx|STM32MP151CAAx|STM32MP151CABx|STM32MP151CACx|STM32MP151CADx|STM32MP153AAAx|STM32MP153AABx|STM32MP153AACx|STM32MP153AADx|STM32MP153CAAx|STM32MP153CABx|STM32MP153CACx|STM32MP153CADx|STM32MP157AAAx|STM32MP157AABx|STM32MP157AACx|STM32MP157AADx|STM32MP157CAAx|STM32MP157CABx|STM32MP157CACx|STM32MP157CADx|STM32MP157DAAx|STM32MP157DABx|STM32MP157DACx|STM32MP157DADx|STM32MP157FAAx|STM32MP157FABx|STM32MP157FACx|STM32MP157FADx|STM32MP153DAAx|STM32MP153DABx|STM32MP153DACx|STM32MP153DADx|STM32MP153FAAx|STM32MP153FABx|STM32MP153FACx|STM32MP153FADx|STM32MP151DAAx|STM32MP151DABx|STM32MP151DACx|STM32MP151DADx|STM32MP151FAAx|STM32MP151FABx|STM32MP151FACx|STM32MP151FADx" />
		<AdditionalItem Name="Width" Value="4" />
	</RefParameter>

	<RefParameter Name="addrmap_row_b11" Comment="addrmap_row_b11" DefaultValue="0x06" TabName="Debug" Group="ADDRESS MAPPING" Type="hex" Min="0" Max="0x0F" Visible="false">
	    <Condition Diagnostic="" Expression="STM32MP131AAEx|STM32MP131AAFx|STM32MP131AAGx|STM32MP131CAEx|STM32MP131CAFx|STM32MP131CAGx|STM32MP131DAEx|STM32MP131DAFx|STM32MP131DAGx|STM32MP131FAEx|STM32MP131FAFx|STM32MP131FAGx|STM32MP133AAEx|STM32MP133AAFx|STM32MP133AAGx|STM32MP133CAEx|STM32MP133CAFx|STM32MP133CAGx|STM32MP133DAEx|STM32MP133DAFx|STM32MP133DAGx|STM32MP133FAEx|STM32MP133FAFx|STM32MP133FAGx|STM32MP135AAEx|STM32MP135AAFx|STM32MP135AAGx|STM32MP135CAEx|STM32MP135CAFx|STM32MP135CAGx|STM32MP135DAEx|STM32MP135DAFx|STM32MP135DAGx|STM32MP135FAEx|STM32MP135FAFx|STM32MP135FAGx" />
		<AdditionalItem Name="Width" Value="4" />
	</RefParameter>

	<RefParameter Name="addrmap_row_b2_10" Comment="addrmap_row_b2_10" DefaultValue="0x06" TabName="Debug" Group="ADDRESS MAPPING" Type="hex" Min="0" Max="0x0F" Visible="false">
		<Condition Diagnostic="" Expression="STM32MP151AAAx|STM32MP151AABx|STM32MP151AACx|STM32MP151AADx|STM32MP151CAAx|STM32MP151CABx|STM32MP151CACx|STM32MP151CADx|STM32MP153AAAx|STM32MP153AABx|STM32MP153AACx|STM32MP153AADx|STM32MP153CAAx|STM32MP153CABx|STM32MP153CACx|STM32MP153CADx|STM32MP157AAAx|STM32MP157AABx|STM32MP157AACx|STM32MP157AADx|STM32MP157CAAx|STM32MP157CABx|STM32MP157CACx|STM32MP157CADx|STM32MP157DAAx|STM32MP157DABx|STM32MP157DACx|STM32MP157DADx|STM32MP157FAAx|STM32MP157FABx|STM32MP157FACx|STM32MP157FADx|STM32MP153DAAx|STM32MP153DABx|STM32MP153DACx|STM32MP153DADx|STM32MP153FAAx|STM32MP153FABx|STM32MP153FACx|STM32MP153FADx|STM32MP151DAAx|STM32MP151DABx|STM32MP151DACx|STM32MP151DADx|STM32MP151FAAx|STM32MP151FABx|STM32MP151FACx|STM32MP151FADx" />
		<AdditionalItem Name="Width" Value="4" />
	</RefParameter>

	<RefParameter Name="addrmap_row_b2_10" Comment="addrmap_row_b2_10" DefaultValue="0x07" TabName="Debug" Group="ADDRESS MAPPING" Type="hex" Min="0" Max="0x0F" Visible="false">
	 	<Condition Diagnostic="" Expression="STM32MP131AAEx|STM32MP131AAFx|STM32MP131AAGx|STM32MP131CAEx|STM32MP131CAFx|STM32MP131CAGx|STM32MP131DAEx|STM32MP131DAFx|STM32MP131DAGx|STM32MP131FAEx|STM32MP131FAFx|STM32MP131FAGx|STM32MP133AAEx|STM32MP133AAFx|STM32MP133AAGx|STM32MP133CAEx|STM32MP133CAFx|STM32MP133CAGx|STM32MP133DAEx|STM32MP133DAFx|STM32MP133DAGx|STM32MP133FAEx|STM32MP133FAFx|STM32MP133FAGx|STM32MP135AAEx|STM32MP135AAFx|STM32MP135AAGx|STM32MP135CAEx|STM32MP135CAFx|STM32MP135CAGx|STM32MP135DAEx|STM32MP135DAFx|STM32MP135DAGx|STM32MP135FAEx|STM32MP135FAFx|STM32MP135FAGx" />
		<AdditionalItem Name="Width" Value="4" />
	</RefParameter>

	<RefParameter Name="addrmap_row_b1" Comment="addrmap_row_b1" DefaultValue="0x06" TabName="Debug" Group="ADDRESS MAPPING" Type="hex" Min="0" Max="0x0F" Visible="false">
		<Condition Diagnostic="" Expression="STM32MP151AAAx|STM32MP151AABx|STM32MP151AACx|STM32MP151AADx|STM32MP151CAAx|STM32MP151CABx|STM32MP151CACx|STM32MP151CADx|STM32MP153AAAx|STM32MP153AABx|STM32MP153AACx|STM32MP153AADx|STM32MP153CAAx|STM32MP153CABx|STM32MP153CACx|STM32MP153CADx|STM32MP157AAAx|STM32MP157AABx|STM32MP157AACx|STM32MP157AADx|STM32MP157CAAx|STM32MP157CABx|STM32MP157CACx|STM32MP157CADx|STM32MP157DAAx|STM32MP157DABx|STM32MP157DACx|STM32MP157DADx|STM32MP157FAAx|STM32MP157FABx|STM32MP157FACx|STM32MP157FADx|STM32MP153DAAx|STM32MP153DABx|STM32MP153DACx|STM32MP153DADx|STM32MP153FAAx|STM32MP153FABx|STM32MP153FACx|STM32MP153FADx|STM32MP151DAAx|STM32MP151DABx|STM32MP151DACx|STM32MP151DADx|STM32MP151FAAx|STM32MP151FABx|STM32MP151FACx|STM32MP151FADx" />
		<AdditionalItem Name="Width" Value="4" />
	</RefParameter>

    <RefParameter Name="addrmap_row_b1" Comment="addrmap_row_b1" DefaultValue="0x07" TabName="Debug" Group="ADDRESS MAPPING" Type="hex" Min="0" Max="0x0F" Visible="false">
	 	<Condition Diagnostic="" Expression="STM32MP131AAEx|STM32MP131AAFx|STM32MP131AAGx|STM32MP131CAEx|STM32MP131CAFx|STM32MP131CAGx|STM32MP131DAEx|STM32MP131DAFx|STM32MP131DAGx|STM32MP131FAEx|STM32MP131FAFx|STM32MP131FAGx|STM32MP133AAEx|STM32MP133AAFx|STM32MP133AAGx|STM32MP133CAEx|STM32MP133CAFx|STM32MP133CAGx|STM32MP133DAEx|STM32MP133DAFx|STM32MP133DAGx|STM32MP133FAEx|STM32MP133FAFx|STM32MP133FAGx|STM32MP135AAEx|STM32MP135AAFx|STM32MP135AAGx|STM32MP135CAEx|STM32MP135CAFx|STM32MP135CAGx|STM32MP135DAEx|STM32MP135DAFx|STM32MP135DAGx|STM32MP135FAEx|STM32MP135FAFx|STM32MP135FAGx" />
		<AdditionalItem Name="Width" Value="4" />
	</RefParameter>

    <RefParameter Name="addrmap_row_b0" Comment="addrmap_row_b0" DefaultValue="0x06" TabName="Debug" Group="ADDRESS MAPPING" Type="hex" Min="0" Max="0x0F" Visible="false">
		<Condition Diagnostic="" Expression="STM32MP151AAAx|STM32MP151AABx|STM32MP151AACx|STM32MP151AADx|STM32MP151CAAx|STM32MP151CABx|STM32MP151CACx|STM32MP151CADx|STM32MP153AAAx|STM32MP153AABx|STM32MP153AACx|STM32MP153AADx|STM32MP153CAAx|STM32MP153CABx|STM32MP153CACx|STM32MP153CADx|STM32MP157AAAx|STM32MP157AABx|STM32MP157AACx|STM32MP157AADx|STM32MP157CAAx|STM32MP157CABx|STM32MP157CACx|STM32MP157CADx|STM32MP157DAAx|STM32MP157DABx|STM32MP157DACx|STM32MP157DADx|STM32MP157FAAx|STM32MP157FABx|STM32MP157FACx|STM32MP157FADx|STM32MP153DAAx|STM32MP153DABx|STM32MP153DACx|STM32MP153DADx|STM32MP153FAAx|STM32MP153FABx|STM32MP153FACx|STM32MP153FADx|STM32MP151DAAx|STM32MP151DABx|STM32MP151DACx|STM32MP151DADx|STM32MP151FAAx|STM32MP151FABx|STM32MP151FACx|STM32MP151FADx" />
		<AdditionalItem Name="Width" Value="4" />
	</RefParameter>

	<RefParameter Name="addrmap_row_b0" Comment="addrmap_row_b0" DefaultValue="0x07" TabName="Debug" Group="ADDRESS MAPPING" Type="hex" Min="0" Max="0x0F" Visible="false">
	 	<Condition Diagnostic="" Expression="STM32MP131AAEx|STM32MP131AAFx|STM32MP131AAGx|STM32MP131CAEx|STM32MP131CAFx|STM32MP131CAGx|STM32MP131DAEx|STM32MP131DAFx|STM32MP131DAGx|STM32MP131FAEx|STM32MP131FAFx|STM32MP131FAGx|STM32MP133AAEx|STM32MP133AAFx|STM32MP133AAGx|STM32MP133CAEx|STM32MP133CAFx|STM32MP133CAGx|STM32MP133DAEx|STM32MP133DAFx|STM32MP133DAGx|STM32MP133FAEx|STM32MP133FAFx|STM32MP133FAGx|STM32MP135AAEx|STM32MP135AAFx|STM32MP135AAGx|STM32MP135CAEx|STM32MP135CAFx|STM32MP135CAGx|STM32MP135DAEx|STM32MP135DAFx|STM32MP135DAGx|STM32MP135FAEx|STM32MP135FAFx|STM32MP135FAGx" />
		<AdditionalItem Name="Width" Value="4" />
	</RefParameter>

    <!-- For Wildcat -->
	<RefParameter Name="addrmap_bank_b2" Comment="addrmap_bank_b2" DefaultValue="0x07" TabName="Debug" Group="ADDRESS MAPPING" Type="hex" Min="0" Max="0x3F" Visible="false">
	    <Condition Diagnostic="" Expression="STM32MP151AAAx|STM32MP151AABx|STM32MP151AACx|STM32MP151AADx|STM32MP151CAAx|STM32MP151CABx|STM32MP151CACx|STM32MP151CADx|STM32MP153AAAx|STM32MP153AABx|STM32MP153AACx|STM32MP153AADx|STM32MP153CAAx|STM32MP153CABx|STM32MP153CACx|STM32MP153CADx|STM32MP157AAAx|STM32MP157AABx|STM32MP157AACx|STM32MP157AADx|STM32MP157CAAx|STM32MP157CABx|STM32MP157CACx|STM32MP157CADx|STM32MP157DAAx|STM32MP157DABx|STM32MP157DACx|STM32MP157DADx|STM32MP157FAAx|STM32MP157FABx|STM32MP157FACx|STM32MP157FADx|STM32MP153DAAx|STM32MP153DABx|STM32MP153DACx|STM32MP153DADx|STM32MP153FAAx|STM32MP153FABx|STM32MP153FACx|STM32MP153FADx|STM32MP151DAAx|STM32MP151DABx|STM32MP151DACx|STM32MP151DADx|STM32MP151FAAx|STM32MP151FABx|STM32MP151FACx|STM32MP151FADx" />
		<AdditionalItem Name="Width" Value="6" />
	</RefParameter>

    <!-- For TinyWildcat -->
    <RefParameter Name="addrmap_bank_b2" Comment="addrmap_bank_b2" DefaultValue="0x08" TabName="Debug" Group="ADDRESS MAPPING" Type="hex" Min="0" Max="0x3F" Visible="false">
	    <Condition Diagnostic="" Expression="STM32MP131AAEx|STM32MP131AAFx|STM32MP131AAGx|STM32MP131CAEx|STM32MP131CAFx|STM32MP131CAGx|STM32MP131DAEx|STM32MP131DAFx|STM32MP131DAGx|STM32MP131FAEx|STM32MP131FAFx|STM32MP131FAGx|STM32MP133AAEx|STM32MP133AAFx|STM32MP133AAGx|STM32MP133CAEx|STM32MP133CAFx|STM32MP133CAGx|STM32MP133DAEx|STM32MP133DAFx|STM32MP133DAGx|STM32MP133FAEx|STM32MP133FAFx|STM32MP133FAGx|STM32MP135AAEx|STM32MP135AAFx|STM32MP135AAGx|STM32MP135CAEx|STM32MP135CAFx|STM32MP135CAGx|STM32MP135DAEx|STM32MP135DAFx|STM32MP135DAGx|STM32MP135FAEx|STM32MP135FAFx|STM32MP135FAGx" />
		<AdditionalItem Name="Width" Value="6" />
	</RefParameter>

	<RefParameter Name="addrmap_bank_b1" Comment="addrmap_bank_b1" DefaultValue="0x07" TabName="Debug" Group="ADDRESS MAPPING" Type="hex" Min="0" Max="0x3F" Visible="false">
	    <Condition Diagnostic="" Expression="STM32MP151AAAx|STM32MP151AABx|STM32MP151AACx|STM32MP151AADx|STM32MP151CAAx|STM32MP151CABx|STM32MP151CACx|STM32MP151CADx|STM32MP153AAAx|STM32MP153AABx|STM32MP153AACx|STM32MP153AADx|STM32MP153CAAx|STM32MP153CABx|STM32MP153CACx|STM32MP153CADx|STM32MP157AAAx|STM32MP157AABx|STM32MP157AACx|STM32MP157AADx|STM32MP157CAAx|STM32MP157CABx|STM32MP157CACx|STM32MP157CADx|STM32MP157DAAx|STM32MP157DABx|STM32MP157DACx|STM32MP157DADx|STM32MP157FAAx|STM32MP157FABx|STM32MP157FACx|STM32MP157FADx|STM32MP153DAAx|STM32MP153DABx|STM32MP153DACx|STM32MP153DADx|STM32MP153FAAx|STM32MP153FABx|STM32MP153FACx|STM32MP153FADx|STM32MP151DAAx|STM32MP151DABx|STM32MP151DACx|STM32MP151DADx|STM32MP151FAAx|STM32MP151FABx|STM32MP151FACx|STM32MP151FADx" />
		<AdditionalItem Name="Width" Value="6" />
	</RefParameter>

	<RefParameter Name="addrmap_bank_b1" Comment="addrmap_bank_b1" DefaultValue="0x08" TabName="Debug" Group="ADDRESS MAPPING" Type="hex" Min="0" Max="0x3F" Visible="false">
	    <Condition Diagnostic="" Expression="STM32MP131AAEx|STM32MP131AAFx|STM32MP131AAGx|STM32MP131CAEx|STM32MP131CAFx|STM32MP131CAGx|STM32MP131DAEx|STM32MP131DAFx|STM32MP131DAGx|STM32MP131FAEx|STM32MP131FAFx|STM32MP131FAGx|STM32MP133AAEx|STM32MP133AAFx|STM32MP133AAGx|STM32MP133CAEx|STM32MP133CAFx|STM32MP133CAGx|STM32MP133DAEx|STM32MP133DAFx|STM32MP133DAGx|STM32MP133FAEx|STM32MP133FAFx|STM32MP133FAGx|STM32MP135AAEx|STM32MP135AAFx|STM32MP135AAGx|STM32MP135CAEx|STM32MP135CAFx|STM32MP135CAGx|STM32MP135DAEx|STM32MP135DAFx|STM32MP135DAGx|STM32MP135FAEx|STM32MP135FAFx|STM32MP135FAGx" />
		<AdditionalItem Name="Width" Value="6" />
	</RefParameter>

	<RefParameter Name="addrmap_bank_b0" Comment="addrmap_bank_b0" DefaultValue="0x07" TabName="Debug" Group="ADDRESS MAPPING" Type="hex" Min="0" Max="0x3F" Visible="false">
	    <Condition Diagnostic="" Expression="STM32MP151AAAx|STM32MP151AABx|STM32MP151AACx|STM32MP151AADx|STM32MP151CAAx|STM32MP151CABx|STM32MP151CACx|STM32MP151CADx|STM32MP153AAAx|STM32MP153AABx|STM32MP153AACx|STM32MP153AADx|STM32MP153CAAx|STM32MP153CABx|STM32MP153CACx|STM32MP153CADx|STM32MP157AAAx|STM32MP157AABx|STM32MP157AACx|STM32MP157AADx|STM32MP157CAAx|STM32MP157CABx|STM32MP157CACx|STM32MP157CADx|STM32MP157DAAx|STM32MP157DABx|STM32MP157DACx|STM32MP157DADx|STM32MP157FAAx|STM32MP157FABx|STM32MP157FACx|STM32MP157FADx|STM32MP153DAAx|STM32MP153DABx|STM32MP153DACx|STM32MP153DADx|STM32MP153FAAx|STM32MP153FABx|STM32MP153FACx|STM32MP153FADx|STM32MP151DAAx|STM32MP151DABx|STM32MP151DACx|STM32MP151DADx|STM32MP151FAAx|STM32MP151FABx|STM32MP151FACx|STM32MP151FADx" />
		<AdditionalItem Name="Width" Value="6" />
	</RefParameter>
	
	<RefParameter Name="addrmap_bank_b0" Comment="addrmap_bank_b0" DefaultValue="0x08" TabName="Debug" Group="ADDRESS MAPPING" Type="hex" Min="0" Max="0x3F" Visible="false">
	    <Condition Diagnostic="" Expression="STM32MP131AAEx|STM32MP131AAFx|STM32MP131AAGx|STM32MP131CAEx|STM32MP131CAFx|STM32MP131CAGx|STM32MP131DAEx|STM32MP131DAFx|STM32MP131DAGx|STM32MP131FAEx|STM32MP131FAFx|STM32MP131FAGx|STM32MP133AAEx|STM32MP133AAFx|STM32MP133AAGx|STM32MP133CAEx|STM32MP133CAFx|STM32MP133CAGx|STM32MP133DAEx|STM32MP133DAFx|STM32MP133DAGx|STM32MP133FAEx|STM32MP133FAFx|STM32MP133FAGx|STM32MP135AAEx|STM32MP135AAFx|STM32MP135AAGx|STM32MP135CAEx|STM32MP135CAFx|STM32MP135CAGx|STM32MP135DAEx|STM32MP135DAFx|STM32MP135DAGx|STM32MP135FAEx|STM32MP135FAFx|STM32MP135FAGx" />
		<AdditionalItem Name="Width" Value="6" />
	</RefParameter>

	<RefParameter Name="addrmap_col_b11" Comment="addrmap_col_b11" DefaultValue="0x1F" TabName="Debug" Group="ADDRESS MAPPING" Type="hex" Min="0" Max="0x1F" Visible="false">
		<AdditionalItem Name="Width" Value="5" />
	</RefParameter>

	<RefParameter Name="addrmap_col_b10" Comment="addrmap_col_b10" DefaultValue="0x1F" TabName="Debug" Group="ADDRESS MAPPING" Type="hex" Min="0" Max="0x1F" Visible="false">
		<AdditionalItem Name="Width" Value="5" />
	</RefParameter>

	<RefParameter Name="addrmap_col_b9" Comment="addrmap_col_b9" DefaultValue="0x1F" TabName="Debug" Group="ADDRESS MAPPING" Type="hex" Min="0" Max="0x1F" Visible="false">
	    <Condition Diagnostic="" Expression="STM32MP151AAAx|STM32MP151AABx|STM32MP151AACx|STM32MP151AADx|STM32MP151CAAx|STM32MP151CABx|STM32MP151CACx|STM32MP151CADx|STM32MP153AAAx|STM32MP153AABx|STM32MP153AACx|STM32MP153AADx|STM32MP153CAAx|STM32MP153CABx|STM32MP153CACx|STM32MP153CADx|STM32MP157AAAx|STM32MP157AABx|STM32MP157AACx|STM32MP157AADx|STM32MP157CAAx|STM32MP157CABx|STM32MP157CACx|STM32MP157CADx|STM32MP157DAAx|STM32MP157DABx|STM32MP157DACx|STM32MP157DADx|STM32MP157FAAx|STM32MP157FABx|STM32MP157FACx|STM32MP157FADx|STM32MP153DAAx|STM32MP153DABx|STM32MP153DACx|STM32MP153DADx|STM32MP153FAAx|STM32MP153FABx|STM32MP153FACx|STM32MP153FADx|STM32MP151DAAx|STM32MP151DABx|STM32MP151DACx|STM32MP151DADx|STM32MP151FAAx|STM32MP151FABx|STM32MP151FACx|STM32MP151FADx" />
		<AdditionalItem Name="Width" Value="5" />
	</RefParameter>

	<RefParameter Name="addrmap_col_b9" Comment="addrmap_col_b9" DefaultValue="0" TabName="Debug" Group="ADDRESS MAPPING" Type="hex" Min="0" Max="0x1F" Visible="false">
	     <Condition Diagnostic="" Expression="STM32MP131AAEx|STM32MP131AAFx|STM32MP131AAGx|STM32MP131CAEx|STM32MP131CAFx|STM32MP131CAGx|STM32MP131DAEx|STM32MP131DAFx|STM32MP131DAGx|STM32MP131FAEx|STM32MP131FAFx|STM32MP131FAGx|STM32MP133AAEx|STM32MP133AAFx|STM32MP133AAGx|STM32MP133CAEx|STM32MP133CAFx|STM32MP133CAGx|STM32MP133DAEx|STM32MP133DAFx|STM32MP133DAGx|STM32MP133FAEx|STM32MP133FAFx|STM32MP133FAGx|STM32MP135AAEx|STM32MP135AAFx|STM32MP135AAGx|STM32MP135CAEx|STM32MP135CAFx|STM32MP135CAGx|STM32MP135DAEx|STM32MP135DAFx|STM32MP135DAGx|STM32MP135FAEx|STM32MP135FAFx|STM32MP135FAGx" />
		<AdditionalItem Name="Width" Value="5" />
	</RefParameter>

	<RefParameter Name="addrmap_col_b8" Comment="addrmap_col_b8" DefaultValue="0" TabName="Debug" Group="ADDRESS MAPPING" Type="hex" Min="0" Max="0x1F" Visible="false">
		<AdditionalItem Name="Width" Value="5" />
	</RefParameter>

	<RefParameter Name="addrmap_col_b7" Comment="addrmap_col_b7" DefaultValue="0" TabName="Debug" Group="ADDRESS MAPPING" Type="hex" Min="0" Max="0x1F" Visible="false">
		<AdditionalItem Name="Width" Value="5" />
	</RefParameter>

	<RefParameter Name="addrmap_col_b6" Comment="addrmap_col_b6" DefaultValue="0" TabName="Debug" Group="ADDRESS MAPPING" Type="hex" Min="0" Max="0x0F" Visible="false">
		<AdditionalItem Name="Width" Value="4" />
	</RefParameter>

	<RefParameter Name="addrmap_col_b5" Comment="addrmap_col_b5" DefaultValue="0" TabName="Debug" Group="ADDRESS MAPPING" Type="hex" Min="0" Max="0x0F" Visible="false">
		<AdditionalItem Name="Width" Value="4" />
	</RefParameter>

	<RefParameter Name="addrmap_col_b4" Comment="addrmap_col_b4" DefaultValue="0" TabName="Debug" Group="ADDRESS MAPPING" Type="hex" Min="0" Max="0x0F" Visible="false">
		<AdditionalItem Name="Width" Value="4" />
	</RefParameter>

	<RefParameter Name="addrmap_col_b3" Comment="addrmap_col_b3" DefaultValue="0" TabName="Debug" Group="ADDRESS MAPPING" Type="hex" Min="0" Max="0x0F" Visible="false">
		<AdditionalItem Name="Width" Value="4" />
	</RefParameter>

	<RefParameter Name="addrmap_col_b2" Comment="addrmap_col_b2" DefaultValue="0" TabName="Debug" Group="ADDRESS MAPPING" Type="hex" Min="0" Max="0x0F" Visible="false">
		<AdditionalItem Name="Width" Value="4" />
	</RefParameter>

	<RefParameter Name="addrmap_row_b5" Comment="addrmap_row_b5" DefaultValue="0" TabName="Debug" Group="ADDRESS MAPPING" Type="hex" Min="0" Max="0x0F" Visible="false">
		<AdditionalItem Name="Width" Value="4" />
	</RefParameter>

	<RefParameter Name="addrmap_row_b4" Comment="addrmap_row_b4" DefaultValue="0" TabName="Debug" Group="ADDRESS MAPPING" Type="hex" Min="0" Max="0x0F" Visible="false">
		<AdditionalItem Name="Width" Value="4" />
	</RefParameter>

	<RefParameter Name="addrmap_row_b3" Comment="addrmap_row_b3" DefaultValue="0" TabName="Debug" Group="ADDRESS MAPPING" Type="hex" Min="0" Max="0x0F" Visible="false">
		<AdditionalItem Name="Width" Value="4" />
	</RefParameter>

	<RefParameter Name="addrmap_row_b2" Comment="addrmap_row_b2" DefaultValue="0" TabName="Debug" Group="ADDRESS MAPPING" Type="hex" Min="0" Max="0x0F" Visible="false">
		<AdditionalItem Name="Width" Value="4" />
	</RefParameter>

	<RefParameter Name="addrmap_row_b9" Comment="addrmap_row_b9" DefaultValue="0" TabName="Debug" Group="ADDRESS MAPPING" Type="hex" Min="0" Max="0x0F" Visible="false">
		<AdditionalItem Name="Width" Value="4" />
	</RefParameter>

	<RefParameter Name="addrmap_row_b8" Comment="addrmap_row_b8" DefaultValue="0" TabName="Debug" Group="ADDRESS MAPPING" Type="hex" Min="0" Max="0x0F" Visible="false">
		<AdditionalItem Name="Width" Value="4" />
	</RefParameter>

	<RefParameter Name="addrmap_row_b7" Comment="addrmap_row_b7" DefaultValue="0" TabName="Debug" Group="ADDRESS MAPPING" Type="hex" Min="0" Max="0x0F" Visible="false">
		<AdditionalItem Name="Width" Value="4" />
	</RefParameter>

	<RefParameter Name="addrmap_row_b6" Comment="addrmap_row_b6" DefaultValue="0" TabName="Debug" Group="ADDRESS MAPPING" Type="hex" Min="0" Max="0x0F" Visible="false">
		<AdditionalItem Name="Width" Value="4" />
	</RefParameter>

	<RefParameter Name="addrmap_row_b10" Comment="addrmap_row_b10" DefaultValue="0" TabName="Debug" Group="ADDRESS MAPPING" Type="hex" Min="0" Max="0x0F" Visible="false">
		<AdditionalItem Name="Width" Value="4" />
	</RefParameter>

	<RefParameter Name="lpddr3_6gb_12gb" Comment="lpddr3 6Gb or 12Gb in use" DefaultValue="0" TabName="Debug" Group="ADDRESS MAPPING" Type="integer" Visible="false">
		<AdditionalItem Name="Width" Value="1" />
	</RefParameter>


	<!-- ################################################################################################-->
	<!--###################################### DDR CONTROLLER REGISTERS DEFINITION ######################-->
	<!--#################################################################################################-->

	<!-- MSTR Register - Same construction but different default values for LPDDR2 and DDR3 -->
	<RefParameter Name="MSTR" Comment="Master Register0 (MSTR)" DefaultValue="0x00040401" TabName="Registers" Group="UMCTL2/CTRL - MAIN CONTROL" Type="string" Visible="true">
		<Condition Diagnostic="" Expression="DDR3"/>
		<AdditionalItem Name="REGISTER" Value="" />
		<AdditionalItem Name="burst_rdwr" Value="16" />
		<AdditionalItem Name="dll_off_mode" Value="15" />
		<AdditionalItem Name="data_bus_width" Value="12" />
		<AdditionalItem Name="en_2t_timing_mode" Value="10" />
		<AdditionalItem Name="burstchop" Value="9" />
		<AdditionalItem Name="lpddr3" Value="3" />
		<AdditionalItem Name="lpddr2" Value="2" />
		<AdditionalItem Name="ddr3" Value="0" />
	</RefParameter>

	<RefParameter Name="MSTR" Comment="Master Register0 (MSTR)" DefaultValue="0x00040004" TabName="Registers" Group="UMCTL2/CTRL - MAIN CONTROL" Type="string" Visible="false">
		<Condition Diagnostic="" Expression="LPDDR2"/>
		<AdditionalItem Name="REGISTER" Value="" />
		<AdditionalItem Name="burst_rdwr" Value="16" />
		<AdditionalItem Name="dll_off_mode" Value="15" />
		<AdditionalItem Name="data_bus_width" Value="12" />
		<AdditionalItem Name="en_2t_timing_mode" Value="10" />
		<AdditionalItem Name="burstchop" Value="9" />
		<AdditionalItem Name="lpddr3" Value="3" />
		<AdditionalItem Name="lpddr2" Value="2" />
		<AdditionalItem Name="ddr3" Value="0" />
	</RefParameter>
	
	<RefParameter Name="MSTR" Comment="Master Register0 (MSTR)" DefaultValue="0x00040008" TabName="Registers" Group="UMCTL2/CTRL - MAIN CONTROL" Type="string" Visible="false">
		<Condition Diagnostic="" Expression="LPDDR3"/>
		<AdditionalItem Name="REGISTER" Value="" />
		<AdditionalItem Name="burst_rdwr" Value="16" />
		<AdditionalItem Name="dll_off_mode" Value="15" />
		<AdditionalItem Name="data_bus_width" Value="12" />
		<AdditionalItem Name="en_2t_timing_mode" Value="10" />
		<AdditionalItem Name="burstchop" Value="9" />
		<AdditionalItem Name="lpddr3" Value="3" />
		<AdditionalItem Name="lpddr2" Value="2" />
		<AdditionalItem Name="ddr3" Value="0" />
	</RefParameter>

	<!-- MRCTRL0 Register - Same construction and same default values for LPDDR2 and DDR3 -->
	<RefParameter Name="MRCTRL0" Comment="Mode Register Read/Write Control Register 0 (MRCTRL0)" DefaultValue="0x00000010" TabName="Registers" Group="UMCTL2/CTRL - MAIN CONTROL" Type="string" Visible="false">
		<AdditionalItem Name="REGISTER" Value="" />
		<AdditionalItem Name="mr_wr" Value="31" />
		<AdditionalItem Name="mr_addr" Value="12" />
		<AdditionalItem Name="mr_rank" Value="4" />
		<AdditionalItem Name="mr_type" Value="0" />
	</RefParameter>

	<!-- MRCTRL1 Register - Same construction and same default values for LPDDR2 and DDR3 -->
	<RefParameter Name="MRCTRL1" Comment="Mode Register Read/Write Control Register 1 (MRCTRL1)" DefaultValue="0x00000000" TabName="Registers" Group="UMCTL2/CTRL - MAIN CONTROL" Type="string" Visible="false">
		<AdditionalItem Name="REGISTER" Value="" />
		<AdditionalItem Name="mr_data" Value="0" />
	</RefParameter>

	<!-- DERATEEN Register - For DR3 type -->
	<!-- Below register is meaningfull for LPDDR2 only (TBC the way to handle it for other DDR types: kept or not ?) -->
	<RefParameter Name="DERATEEN" Comment="Temperature Derate Enable Register (DERATEEN)" DefaultValue="0x00000000" TabName="Registers" Group="UMCTL2/CTRL - T DERATING CONTROL" Type="string" Visible="false">
                <Condition Diagnostic="" Expression="DDR3"/>
		<AdditionalItem Name="REGISTER" Value="" />
		<AdditionalItem Name="derate_byte" Value="4" />
		<AdditionalItem Name="derate_value" Value="1" />
		<AdditionalItem Name="derate_enable" Value="0" />
	</RefParameter>

	<!-- DERATEEN Register - Same construction and same default values for LPDDR2 and LPDDR3 -->
	<!-- Below register is meaningfull for LPDDR2 only (TBC the way to handle it for other DDR types: kept or not ?) -->
	<RefParameter Name="DERATEEN" Comment="Temperature Derate Enable Register (DERATEEN)" DefaultValue="0x00000001" TabName="Registers" Group="UMCTL2/CTRL - T DERATING CONTROL" Type="string" Visible="false">
                <Condition Diagnostic="" Expression="LPDDR2|LPDDR3"/>
		<AdditionalItem Name="REGISTER" Value="" />
		<AdditionalItem Name="derate_byte" Value="4" />
		<AdditionalItem Name="derate_value" Value="1" />
		<AdditionalItem Name="derate_enable" Value="0" />
	</RefParameter>

	<!-- DERATEINT Register - Same construction and same default values for LPDDR2/3 and DDR3 -->
	<!-- Below register is meaningfull for LPDDR2/3 only (TBC the way to handle it for other DDR types: kept or not ?) -->
	<RefParameter Name="DERATEINT" Comment="Temperature Derate Interval Register (DERATEINT)" DefaultValue="0x00800000" TabName="Registers" Group="UMCTL2/CTRL - T DERATING CONTROL" Type="string" Visible="false">
		<AdditionalItem Name="REGISTER" Value="" />
		<AdditionalItem Name="mr4_read_interval" Value="0" />
	</RefParameter>

	<!-- PWRCTL Register - Same construction and same default values for LPDDR2 and DDR3 -->
	<RefParameter Name="PWRCTL" Comment="Low Power Control Register (PWRCTL)" DefaultValue="0x00000000" TabName="Registers" Group="UMCTL2/CTRL - LOW POWER MODES CONTROL" Type="string" Visible="false">
		<AdditionalItem Name="REGISTER" Value="" />
		<AdditionalItem Name="dis_cam_drain_selfref" Value="7" />
		<AdditionalItem Name="selfref_sw" Value="5" />
		<AdditionalItem Name="en_dfi_dram_clk_disable" Value="3" />
		<AdditionalItem Name="deeppowerdown_en" Value="2" />
		<AdditionalItem Name="powerdown_en" Value="1" />
		<AdditionalItem Name="selfref_en" Value="0" />
	</RefParameter>

	<!-- PWRTMG Register - Same construction and same default values for LPDDR2 and DDR3 -->
	<RefParameter Name="PWRTMG" Comment="Low Power Timing Register (PWRTMG)" DefaultValue="0x00400010" TabName="Registers" Group="UMCTL2/CTRL - LOW POWER MODES CONTROL" Type="string" Visible="false">
		<AdditionalItem Name="REGISTER" Value="" />
		<AdditionalItem Name="selfref_to_x32" Value="16" />
		<AdditionalItem Name="t_dpd_x4096" Value="8" />
		<AdditionalItem Name="powerdown_to_x32" Value="0" />
	</RefParameter>

	<!-- HWLPCTL Register - Same construction and same default values for LPDDR2 and DDR3 -->
	<RefParameter Name="HWLPCTL" Comment="Hardware Low Power Control Register (HWLPCTL)" DefaultValue="0x00000000" TabName="Registers" Group="UMCTL2/CTRL - LOW POWER MODES CONTROL" Type="string" Visible="false">
		<AdditionalItem Name="REGISTER" Value="" />
		<AdditionalItem Name="hw_lp_exit_idle_x32" Value="16" />
		<AdditionalItem Name="hw_lp_exit_idle_en" Value="1" />
		<AdditionalItem Name="hw_lp_en" Value="0" />
	</RefParameter>

	<!-- RFSHCTL0 Register - Same construction and same default values for LPDDR2 and DDR3 -->
	<RefParameter Name="RFSHCTL0" Comment="Refresh Control Register 0 (RFSHCTL0)" DefaultValue="0x00210000" TabName="Registers" Group="UMCTL2/CTRL - REFRESH CONTROL" Type="string" Visible="false">
		<AdditionalItem Name="REGISTER" Value="" />
		<AdditionalItem Name="refresh_margin" Value="20" />
		<AdditionalItem Name="refresh_to_x32" Value="12" />
		<AdditionalItem Name="refresh_burst" Value="4" />
		<AdditionalItem Name="per_bank_refresh" Value="2" />
	</RefParameter>

	<!-- RFSHCTL3 Register - Same construction and same default values for LPDDR2 and DDR3 -->
	<RefParameter Name="RFSHCTL3" Comment="Refresh Control Register 3 (RFSHCTL3)" DefaultValue="0x00000000" TabName="Registers" Group="UMCTL2/CTRL - REFRESH CONTROL" Type="string" Visible="false">
		<AdditionalItem Name="REGISTER" Value="" />
		<AdditionalItem Name="refresh_update_level" Value="1" />
		<AdditionalItem Name="dis_auto_refresh" Value="0" />
	</RefParameter>

	<!-- RFSHTMG Register - Same construction but different default values for LPDDR2 and DDR3 -->
	<RefParameter Name="RFSHTMG" Comment="Refresh Timing Register (RFSHTMG)" DefaultValue="0x0081008B" TabName="Registers" Group="UMCTL2/CTRL - REFRESH CONTROL" Type="string" Visible="false">
		<Condition Diagnostic="" Expression="DDR3"/>
		<AdditionalItem Name="REGISTER" Value="" />
		<AdditionalItem Name="t_rfc_nom_x1_x32" Value="16" />
		<AdditionalItem Name="t_rfc_min" Value="0" />
	</RefParameter>

	<RefParameter Name="RFSHTMG" Comment="Refresh Timing Register (RFSHTMG)" DefaultValue="0x00210023" TabName="Registers" Group="UMCTL2/CTRL - REFRESH CONTROL" Type="string" Visible="false">
		<Condition Diagnostic="" Expression="LPDDR2|LPDDR3"/>
		<AdditionalItem Name="REGISTER" Value="" />
		<AdditionalItem Name="t_rfc_nom_x1_x32" Value="16" />
		<AdditionalItem Name="t_rfc_min" Value="0" />
	</RefParameter>

	<!-- CRCPARCTL0 Register - Same construction and same default values for LPDDR2 and DDR3 -->
	<RefParameter Name="CRCPARCTL0" Comment="CRC Parity Control Register0 (CRCPARCTL0)" DefaultValue="0x00000000" TabName="Registers" Group="UMCTL2/CTRL - PARITY CONTROL" Type="string" Visible="false">
		<AdditionalItem Name="REGISTER" Value="" />
		<AdditionalItem Name="dfi_alert_err_cnt_clr" Value="2" />
		<AdditionalItem Name="dfi_alert_err_int_clr" Value="1" />
		<AdditionalItem Name="dfi_alert_err_int_en" Value="0" />
	</RefParameter>

	<!-- INIT0 Register - Same construction and same default values for LPDDR2 and DDR3 -->
	<!-- From 'STMPU_uMCLT2_configuration_parameters_v1.22.xlsm', this register is now cat6 - read-only
	<RefParameter Name="INIT0" Comment="SDRAM Initialization Register 0 (INIT0)" DefaultValue="0x4002004E" TabName="Registers" Group="UMCTL2/CTRL - INITIALISATION CONTROL" Type="string" Visible="false">
		<AdditionalItem Name="REGISTER" Value="" />
		<AdditionalItem Name="skip_dram_init" Value="30" />
		<AdditionalItem Name="post_cke_x1024" Value="16" />
		<AdditionalItem Name="pre_cke_x1024" Value="0" />
	</RefParameter>
	-->

	<!-- DRAMTMG0 Register - Same construction but different default values for LPDDR2 and DDR3 -->
	<RefParameter Name="DRAMTMG0" Comment="SDRAM Timing Register 0 (DRAMTMG0)" DefaultValue="0x0F101B0F" TabName="Registers" Group="UMCTL2/CTRL - TIMING CONTROL" Type="string" Visible="false">
		<Condition Diagnostic="" Expression="DDR3"/>
		<AdditionalItem Name="REGISTER" Value="" />
		<AdditionalItem Name="wr2pre" Value="24" />
		<AdditionalItem Name="t_faw" Value="16" />
		<AdditionalItem Name="t_ras_max" Value="8" />
		<AdditionalItem Name="t_ras_min" Value="0" />
	</RefParameter>

	<RefParameter Name="DRAMTMG0" Comment="SDRAM Timing Register 0 DRAMTMG0)" DefaultValue="0x0F101B0F" TabName="Registers" Group="UMCTL2/CTRL - TIMING CONTROL" Type="string" Visible="false">
		<Condition Diagnostic="" Expression="LPDDR2|LPDDR3"/>
		<AdditionalItem Name="REGISTER" Value="" />
		<AdditionalItem Name="wr2pre" Value="24" />
		<AdditionalItem Name="t_faw" Value="16" />
		<AdditionalItem Name="t_ras_max" Value="8" />
		<AdditionalItem Name="t_ras_min" Value="0" />
	</RefParameter>

	<!-- DRAMTMG1 Register - Same construction but different default values for LPDDR2 and DDR3 -->
	<RefParameter Name="DRAMTMG1" Comment="SDRAM Timing Register 1 (DRAMTMG1)" DefaultValue="0x000A041C" TabName="Registers" Group="UMCTL2/CTRL - TIMING CONTROL" Type="string" Visible="false">
		<Condition Diagnostic="" Expression="DDR3"/>
		<AdditionalItem Name="REGISTER" Value="" />
		<AdditionalItem Name="t_xp" Value="16" />
		<AdditionalItem Name="t_rd2pre" Value="8" />
		<AdditionalItem Name="t_rc" Value="0" />
	</RefParameter>

	<RefParameter Name="DRAMTMG1" Comment="SDRAM Timing Register 1 (DRAMTMG1)" DefaultValue="0x00081014" TabName="Registers" Group="UMCTL2/CTRL - TIMING CONTROL" Type="string" Visible="false">
		<Condition Diagnostic="" Expression="LPDDR2|LPDDR3"/>
		<AdditionalItem Name="REGISTER" Value="" />
		<AdditionalItem Name="t_xp" Value="16" />
		<AdditionalItem Name="t_rd2pre" Value="8" />
		<AdditionalItem Name="t_rc" Value="0" />
	</RefParameter>

	<!-- DRAMTMG2 Register - Same construction but different default values for LPDDR2 and DDR3 -->
	<RefParameter Name="DRAMTMG2" Comment="SDRAM Timing Register 2 (DRAMTMG2)" DefaultValue="0x0608090F" TabName="Registers" Group="UMCTL2/CTRL - TIMING CONTROL" Type="string" Visible="false">
		<Condition Diagnostic="" Expression="DDR3"/>
		<AdditionalItem Name="REGISTER" Value="" />
		<AdditionalItem Name="write_latency" Value="24" />
		<AdditionalItem Name="read_latency" Value="16" />
		<AdditionalItem Name="rd2wr" Value="8" />
		<AdditionalItem Name="wr2rd" Value="0" />
	</RefParameter>

	<RefParameter Name="DRAMTMG2" Comment="SDRAM Timing Register 2 (DRAMTMG2)" DefaultValue="0x0305060D" TabName="Registers" Group="UMCTL2/CTRL - TIMING CONTROL" Type="string" Visible="false">
		<Condition Diagnostic="" Expression="LPDDR2|LPDDR3"/>
		<AdditionalItem Name="REGISTER" Value="" />
		<AdditionalItem Name="write_latency" Value="24" />
		<AdditionalItem Name="read_latency" Value="16" />
		<AdditionalItem Name="rd2wr" Value="8" />
		<AdditionalItem Name="wr2rd" Value="0" />
	</RefParameter>

	<!-- DRAMTMG3 Register - Same construction but different default values for LPDDR2 and DDR3 -->
	<RefParameter Name="DRAMTMG3" Comment="SDRAM Timing Register 3 (DRAMTMG3)" DefaultValue="0x0050400C" TabName="Registers" Group="UMCTL2/CTRL - TIMING CONTROL" Type="string" Visible="false">
		<Condition Diagnostic="" Expression="DDR3"/>
		<AdditionalItem Name="REGISTER" Value="" />
		<AdditionalItem Name="t_mrw" Value="20" />
		<AdditionalItem Name="t_mrd" Value="12" />
		<AdditionalItem Name="t_mod" Value="0" />
	</RefParameter>

	<RefParameter Name="DRAMTMG3" Comment="SDRAM Timing Register 3 (DRAMTMG3)" DefaultValue="0x0050500C" TabName="Registers" Group="UMCTL2/CTRL - TIMING CONTROL" Type="string" Visible="false">
		<Condition Diagnostic="" Expression="LPDDR2|LPDDR3"/>
		<AdditionalItem Name="REGISTER" Value="" />
		<AdditionalItem Name="t_mrw" Value="20" />
		<AdditionalItem Name="t_mrd" Value="12" />
		<AdditionalItem Name="t_mod" Value="0" />
	</RefParameter>

	<!-- DRAMTMG4 Register - Same construction but different default values for LPDDR2 and DDR3 -->
	<RefParameter Name="DRAMTMG4" Comment="SDRAM Timing Register 4 (DRAMTMG4)" DefaultValue="0x08040608" TabName="Registers" Group="UMCTL2/CTRL - TIMING CONTROL" Type="string" Visible="false">
		<Condition Diagnostic="" Expression="DDR3"/>
		<AdditionalItem Name="REGISTER" Value="" />
		<AdditionalItem Name="t_rcd" Value="24" />
		<AdditionalItem Name="t_ccd" Value="16" />
		<AdditionalItem Name="t_rrd" Value="8" />
		<AdditionalItem Name="t_rp" Value="0" />
	</RefParameter>

	<RefParameter Name="DRAMTMG4" Comment="SDRAM Timing Register 4 (DRAMTMG4)" DefaultValue="0x05040405" TabName="Registers" Group="UMCTL2/CTRL - TIMING CONTROL" Type="string" Visible="false">
		<Condition Diagnostic="" Expression="LPDDR2|LPDDR3"/>
		<AdditionalItem Name="REGISTER" Value="" />
		<AdditionalItem Name="t_rcd" Value="24" />
		<AdditionalItem Name="t_ccd" Value="16" />
		<AdditionalItem Name="t_rrd" Value="8" />
		<AdditionalItem Name="t_rp" Value="0" />
	</RefParameter>

	<!-- DRAMTMG5 Register - Same construction and same default values for LPDDR2 and DDR3 -->
	<RefParameter Name="DRAMTMG5" Comment="SDRAM Timing Register 5 (DRAMTMG5)" DefaultValue="0x06060403" TabName="Registers" Group="UMCTL2/CTRL - TIMING CONTROL" Type="string" Visible="false">
		<AdditionalItem Name="REGISTER" Value="" />
		<AdditionalItem Name="t_cksrx" Value="24" />
		<AdditionalItem Name="t_cksre" Value="16" />
		<AdditionalItem Name="t_ckesr" Value="8" />
		<AdditionalItem Name="t_cke" Value="0" />
	</RefParameter>

	<!-- DRAMTMG6 Register - Same construction and same default values for LPDDR2 and DDR3 -->
	<RefParameter Name="DRAMTMG6" Comment="SDRAM Timing Register 6 (DRAMTMG6)" DefaultValue="0x02020002" TabName="Registers" Group="UMCTL2/CTRL - TIMING CONTROL" Type="string" Visible="false">
		<AdditionalItem Name="REGISTER" Value="" />
		<AdditionalItem Name="t_ckdpde" Value="24" />
		<AdditionalItem Name="t_ckdpdx" Value="16" />
		<AdditionalItem Name="t_ckcsx" Value="0" />
	</RefParameter>

	<!-- DRAMTMG7 Register - Same construction and same default values for LPDDR2 and DDR3 -->
	<RefParameter Name="DRAMTMG7" Comment="SDRAM Timing Register 7 (DRAMTMG7)" DefaultValue="0x00000202" TabName="Registers" Group="UMCTL2/CTRL - TIMING CONTROL" Type="string" Visible="false">
		<AdditionalItem Name="REGISTER" Value="" />
		<AdditionalItem Name="t_ckpde" Value="8" />
		<AdditionalItem Name="t_ckpdx" Value="0" />
	</RefParameter>

   <!-- DRAMTMG8 Register - Same construction but different default values for LPDDR2 and DDR3 -->
	<RefParameter Name="DRAMTMG8" Comment="SDRAM Timing Register 8 (DRAMTMG8)" DefaultValue="0x00001005" TabName="Registers" Group="UMCTL2/CTRL - TIMING CONTROL" Type="string" Visible="false">
		<Condition Diagnostic="" Expression="DDR3"/>
		<AdditionalItem Name="REGISTER" Value="" />
		<AdditionalItem Name="t_xs_dll_x32" Value="8" />
		<AdditionalItem Name="t_xs_x32" Value="0" />
	</RefParameter>

	<RefParameter Name="DRAMTMG8" Comment="SDRAM Timing Register 8 (DRAMTMG8)" DefaultValue="0x00004405" TabName="Registers" Group="UMCTL2/CTRL - TIMING CONTROL" Type="string" Visible="false">
		<Condition Diagnostic="" Expression="LPDDR2|LPDDR3"/>
		<AdditionalItem Name="REGISTER" Value="" />
		<AdditionalItem Name="t_xs_dll_x32" Value="8" />
		<AdditionalItem Name="t_xs_x32" Value="0" />
	</RefParameter>

	<!-- DRAMTMG14 Register - Same construction and same default values for LPDDR2 and DDR3 -->
	<RefParameter Name="DRAMTMG14" Comment="SDRAM Timing Register 14 (DRAMTMG14)" DefaultValue="0x000000A0" TabName="Registers" Group="UMCTL2/CTRL - TIMING CONTROL" Type="string" Visible="false">
		<AdditionalItem Name="REGISTER" Value="" />
		<AdditionalItem Name="t_xsr" Value="0" />
	</RefParameter>

	<!-- DRAMTMG15 Register - Same construction and same default values for LPDDR2 and DDR3 -->
        <!-- This register category 0-->
	<!-- <RefParameter Name="DRAMTMG15" Comment="SDRAM Timing Register 15 (DRAMTMG15)" DefaultValue="0x00000000" TabName="Registers" Group="UMCTL2/CTRL - TIMING CONTROL" Type="string" Visible="false">
		<AdditionalItem Name="REGISTER" Value="" />
		<AdditionalItem Name="en_dfi_lp_t_stab" Value="31" />
		<AdditionalItem Name="t_stab_x32" Value="0" />
	</RefParameter> -->

	<!-- ZQCTL0 Register - Same construction and same default values for LPDDR2 and DDR3 -->
	<RefParameter Name="ZQCTL0" Comment="ZQ Control Register 0 (ZQCTL0)" DefaultValue="0xC2000040" TabName="Registers" Group="UMCTL2/CTRL - ZQ CONTROL" Type="string" Visible="false">
		<AdditionalItem Name="REGISTER" Value="" />
		<AdditionalItem Name="dis_auto_zq" Value="31" />
		<AdditionalItem Name="dis_srx_zqcl" Value="30" />
		<AdditionalItem Name="zq_resistor_shared" Value="29" />
		<AdditionalItem Name="t_zq_long_nop" Value="16" />
		<AdditionalItem Name="t_zq_short_nop" Value="0" />
	</RefParameter>

	<!-- DFITMG0 Register - Same construction but different default values for LPDDR2 and DDR3 -->
	<RefParameter Name="DFITMG0" Comment="DFI Timing Register 0 (DFITMG0)" DefaultValue="0x02040104" TabName="Registers" Group="UMCTL2/CTRL - DFI CONTROL" Type="string" Visible="false">
		<Condition Diagnostic="" Expression="DDR3"/>
		<AdditionalItem Name="REGISTER" Value="" />
		<AdditionalItem Name="dfi_t_ctrl_delay" Value="24" />
		<AdditionalItem Name="dfi_t_rddata_en" Value="16" />
		<AdditionalItem Name="dfi_tphy_wrdata" Value="8" />
		<AdditionalItem Name="dfi_tphy_wrlat" Value="0" />
	</RefParameter>

	<RefParameter Name="DFITMG0" Comment="DFI Timing Register 0 (DFITMG0)" DefaultValue="0x02060104" TabName="Registers" Group="UMCTL2/CTRL - DFI CONTROL" Type="string" Visible="false">
		<Condition Diagnostic="" Expression="LPDDR2"/>
		<AdditionalItem Name="REGISTER" Value="" />
		<AdditionalItem Name="dfi_t_ctrl_delay" Value="24" />
		<AdditionalItem Name="dfi_t_rddata_en" Value="16" />
		<AdditionalItem Name="dfi_tphy_wrdata" Value="8" />
		<AdditionalItem Name="dfi_tphy_wrlat" Value="0" />
	</RefParameter>
	
	<RefParameter Name="DFITMG0" Comment="DFI Timing Register 0 (DFITMG0)" DefaultValue="0x02060104" TabName="Registers" Group="UMCTL2/CTRL - DFI CONTROL" Type="string" Visible="false">
		<Condition Diagnostic="" Expression="LPDDR3"/>
		<AdditionalItem Name="REGISTER" Value="" />
		<AdditionalItem Name="dfi_t_ctrl_delay" Value="24" />
		<AdditionalItem Name="dfi_t_rddata_en" Value="16" />
		<AdditionalItem Name="dfi_tphy_wrdata" Value="8" />
		<AdditionalItem Name="dfi_tphy_wrlat" Value="0" />
	</RefParameter>

	<!-- DFITMG1 Register - Same construction and same default values for LPDDR2 and DDR3 -->
	<RefParameter Name="DFITMG1" Comment="DFI Timing Register 1 (DFITMG1)" DefaultValue="0x00000202" TabName="Registers" Group="UMCTL2/CTRL - DFI CONTROL" Type="string" Visible="false">
		<AdditionalItem Name="REGISTER" Value="" />
		<AdditionalItem Name="dfi_t_wrdata_delay" Value="16" />
		<AdditionalItem Name="dfi_t_dram_clk_disable" Value="8" />
		<AdditionalItem Name="dfi_t_dram_clk_enable" Value="0" />
	</RefParameter>

	<!-- DFILPCFG0 Register - Same construction and same default values for LPDDR2 and DDR3 -->
	<RefParameter Name="DFILPCFG0" Comment="DFI Low Power Configuration Register 0 (DFILPCFG0)" DefaultValue="0x07000000" TabName="Registers" Group="UMCTL2/CTRL - DFI CONTROL" Type="string" Visible="false">
		<AdditionalItem Name="REGISTER" Value="" />
		<AdditionalItem Name="dfi_tlp_resp" Value="24" />
		<AdditionalItem Name="dfi_lp_wakeup_dpd" Value="20" />
		<AdditionalItem Name="dfi_lp_en_dpd" Value="16" />
		<AdditionalItem Name="dfi_lp_wakeup_sr" Value="12" />
		<AdditionalItem Name="dfi_lp_en_sr" Value="8" />
		<AdditionalItem Name="dfi_lp_wakeup_pd" Value="4" />
		<AdditionalItem Name="dfi_lp_en_pd" Value="0" />
	</RefParameter>

	<!-- DFIUPD0 Register - Same construction and same default values for LPDDR2 and DDR3 -->
	<RefParameter Name="DFIUPD0" Comment="DFI Update Register 0 (DFIUPD0)" DefaultValue="0xC0400003" TabName="Registers" Group="UMCTL2/CTRL - DFI CONTROL" Type="string" Visible="false">
		<AdditionalItem Name="REGISTER" Value="" />
		<AdditionalItem Name="dis_auto_ctrlupd" Value="31" />
		<AdditionalItem Name="dis_auto_ctrlupd_srx" Value="30" />
		<AdditionalItem Name="ctrlupd_pre_srx" Value="29" />
		<AdditionalItem Name="dfi_t_ctrlup_max" Value="16" />
		<AdditionalItem Name="dfi_t_ctrlup_min" Value="0" />
	</RefParameter>

	<!-- DFIUPD1 Register - Same construction and same default values for LPDDR2 and DDR3 -->
	<RefParameter Name="DFIUPD1" Comment="DFI Update Register 1 (DFIUPD1)" DefaultValue="0x00000000" TabName="Registers" Group="UMCTL2/CTRL - DFI CONTROL" Type="string" Visible="false">
		<AdditionalItem Name="REGISTER" Value="" />
		<AdditionalItem Name="dfi_t_ctrlupd_interval_min_x1024" Value="16" />
		<AdditionalItem Name="dfi_t_ctrlupd_interval_max_x1024" Value="0" />
	</RefParameter>

	<!-- DFIUPD2 Register - Same construction and same default values for LPDDR2 and DDR3 -->
	<RefParameter Name="DFIUPD2" Comment="DFI Update Register 2 (DFIUPD2)" DefaultValue="0x00000000" TabName="Registers" Group="UMCTL2/CTRL - DFI CONTROL" Type="string" Visible="false">
		<AdditionalItem Name="REGISTER" Value="" />
		<AdditionalItem Name="dfi_phyupd_en" Value="31" />
	</RefParameter>

	<!-- DFIMISC Register - Same construction and same default values for LPDDR2 and DDR3 -->
	<!-- From 'STMPU_uMCLT2_configuration_parameters_v1.22.xlsm', this register is now cat6 - read-only
	<RefParameter Name="DFIMISC" Comment="DFI Miscellaneous Control Register (DFIMISC)" DefaultValue="0x00000001" TabName="Registers" Group="UMCTL2/CTRL - DFI CONTROL" Type="string" Visible="false">
		<AdditionalItem Name="REGISTER" Value="" />
		<AdditionalItem Name="dfi_frequency" Value="8" />
		<AdditionalItem Name="dfi_init_start" Value="5" />
		<AdditionalItem Name="ctl_idle_en" Value="4" />
		<AdditionalItem Name="dfi_init_complete_en" Value="0" />
	</RefParameter>
	-->

	<!-- DFIPHYMSTR Register - Same construction and same default values for LPDDR2 and DDR3 -->
	<RefParameter Name="DFIPHYMSTR" Comment="DFI PHY Master interface (DFIPHYMSTR)" DefaultValue="0x00000000" TabName="Registers" Group="UMCTL2/CTRL - DFI CONTROL" Type="string" Visible="false">
		<AdditionalItem Name="REGISTER" Value="" />
		<AdditionalItem Name="dfi_phymstr_en" Value="0" />
	</RefParameter>

	<!-- ODTCFG Register - Same construction but different default values for LPDDR2 and DDR3 -->
	<RefParameter Name="ODTCFG" Comment="ODT Configuration Register (ODTCFG)" DefaultValue="0x06000600" TabName="Registers" Group="UMCTL2/CTRL - ODT CONTROL" Type="string" Visible="false">
		<Condition Diagnostic="" Expression="DDR3"/>
		<AdditionalItem Name="REGISTER" Value="" />
		<AdditionalItem Name="wr_odt_hold" Value="24" />
		<AdditionalItem Name="wr_odt_delay" Value="16" />
		<AdditionalItem Name="rd_odt_hold" Value="8" />
		<AdditionalItem Name="rd_odt_delay" Value="2" />
	</RefParameter>

	<RefParameter Name="ODTCFG" Comment="ODT Configuration Register (ODTCFG)" DefaultValue="0x0400048C" TabName="Registers" Group="UMCTL2/CTRL - ODT CONTROL" Type="string" Visible="false">
		<Condition Diagnostic="" Expression="LPDDR2|LPDDR3"/>
		<AdditionalItem Name="REGISTER" Value="" />
		<AdditionalItem Name="wr_odt_hold" Value="24" />
		<AdditionalItem Name="wr_odt_delay" Value="16" />
		<AdditionalItem Name="rd_odt_hold" Value="8" />
		<AdditionalItem Name="rd_odt_delay" Value="2" />
	</RefParameter>

   <!-- ODTMAP Register - Same construction but different default values for LPDDR2 and DDR3 -->
	<RefParameter Name="ODTMAP" Comment="ODT/Rank Map Register (ODTMAP)" DefaultValue="0x00000001" TabName="Registers" Group="UMCTL2/CTRL - ODT CONTROL" Type="string" Visible="false">
		<Condition Diagnostic="" Expression="DDR3"/>
		<AdditionalItem Name="REGISTER" Value="" />
		<AdditionalItem Name="rank0_rd_odt" Value="4" />
		<AdditionalItem Name="rank0_wr_odt" Value="0" />
	</RefParameter>

	<RefParameter Name="ODTMAP" Comment="ODT/Rank Map Register (ODTMAP)" DefaultValue="0x00000000" TabName="Registers" Group="UMCTL2/CTRL - ODT CONTROL" Type="string" Visible="false">
		<Condition Diagnostic="" Expression="LPDDR2|LPDDR3"/>
		<AdditionalItem Name="REGISTER" Value="" />
		<AdditionalItem Name="rank0_rd_odt" Value="4" />
		<AdditionalItem Name="rank0_wr_odt" Value="0" />
	</RefParameter>

	<!-- SCHED Register - Same construction and same default values for LPDDR2 and DDR3 -->
	<RefParameter Name="SCHED" Comment="Scheduler Control Register (SCHED)" DefaultValue="0x00001201" TabName="Registers" Group="UMCTL2/CTRL - SCHEDULING AND PERFORMANCE CONTROL" Type="string" Visible="false">
		<AdditionalItem Name="REGISTER" Value="" />
		<AdditionalItem Name="rdwr_idle_gap" Value="24" />
		<AdditionalItem Name="go2critical_hysteresis" Value="16" />
		<AdditionalItem Name="lpr_num_entries" Value="8" />
		<AdditionalItem Name="pageclose" Value="2" />
		<AdditionalItem Name="prefer_write" Value="1" />
		<AdditionalItem Name="force_low_pri_n" Value="0" />
	</RefParameter>

	<!-- SCHED1 Register - Same construction and same default values for LPDDR2 and DDR3 -->
	<RefParameter Name="SCHED1" Comment="Scheduler Control Register 1 (SCHED1)" DefaultValue="0x00000000" TabName="Registers" Group="UMCTL2/CTRL - SCHEDULING AND PERFORMANCE CONTROL" Type="string" Visible="false">
		<AdditionalItem Name="REGISTER" Value="" />
		<AdditionalItem Name="pageclose_timer" Value="0" />
	</RefParameter>

	<!-- PERFHPR1 Register - Same construction but different default values for LPDDR2 and DDR3 -->
	<RefParameter Name="PERFHPR1" Comment="High Priority Read CAM Register 1 (PERFHPR1)" DefaultValue="0x01000001" TabName="Registers" Group="UMCTL2/CTRL - SCHEDULING AND PERFORMANCE CONTROL" Type="string" Visible="false">
		<Condition Diagnostic="" Expression="DDR3 &amp; (STM32MP151AAAx|STM32MP151AABx|STM32MP151AACx|STM32MP151AADx|STM32MP151CAAx|STM32MP151CABx|STM32MP151CACx|STM32MP151CADx|STM32MP153AAAx|STM32MP153AABx|STM32MP153AACx|STM32MP153AADx|STM32MP153CAAx|STM32MP153CABx|STM32MP153CACx|STM32MP153CADx|STM32MP157AAAx|STM32MP157AABx|STM32MP157AACx|STM32MP157AADx|STM32MP157CAAx|STM32MP157CABx|STM32MP157CACx|STM32MP157CADx|STM32MP157DAAx|STM32MP157DABx|STM32MP157DACx|STM32MP157DADx|STM32MP157FAAx|STM32MP157FABx|STM32MP157FACx|STM32MP157FADx|STM32MP153DAAx|STM32MP153DABx|STM32MP153DACx|STM32MP153DADx|STM32MP153FAAx|STM32MP153FABx|STM32MP153FACx|STM32MP153FADx|STM32MP151DAAx|STM32MP151DABx|STM32MP151DACx|STM32MP151DADx|STM32MP151FAAx|STM32MP151FABx|STM32MP151FACx|STM32MP151FADx)" />
		<AdditionalItem Name="REGISTER" Value="" />
		<AdditionalItem Name="hpr_xact_run_length" Value="24" />
		<AdditionalItem Name="hpr_max_starve" Value="0" />
	</RefParameter>

	<RefParameter Name="PERFHPR1" Comment="High Priority Read CAM Register 1 (PERFHPR1)" DefaultValue="0x00000001" TabName="Registers" Group="UMCTL2/CTRL - SCHEDULING AND PERFORMANCE CONTROL" Type="string" Visible="false">
		<Condition Diagnostic="" Expression="DDR3 &amp; (STM32MP131AAEx|STM32MP131AAFx|STM32MP131AAGx|STM32MP131CAEx|STM32MP131CAFx|STM32MP131CAGx|STM32MP131DAEx|STM32MP131DAFx|STM32MP131DAGx|STM32MP131FAEx|STM32MP131FAFx|STM32MP131FAGx|STM32MP133AAEx|STM32MP133AAFx|STM32MP133AAGx|STM32MP133CAEx|STM32MP133CAFx|STM32MP133CAGx|STM32MP133DAEx|STM32MP133DAFx|STM32MP133DAGx|STM32MP133FAEx|STM32MP133FAFx|STM32MP133FAGx|STM32MP135AAEx|STM32MP135AAFx|STM32MP135AAGx|STM32MP135CAEx|STM32MP135CAFx|STM32MP135CAGx|STM32MP135DAEx|STM32MP135DAFx|STM32MP135DAGx|STM32MP135FAEx|STM32MP135FAFx|STM32MP135FAGx)" />
		<AdditionalItem Name="REGISTER" Value="" />
		<AdditionalItem Name="hpr_xact_run_length" Value="24" />
		<AdditionalItem Name="hpr_max_starve" Value="0" />
	</RefParameter>

	<RefParameter Name="PERFHPR1" Comment="High Priority Read CAM Register 1 (PERFHPR1)" DefaultValue="0x01000001" TabName="Registers" Group="UMCTL2/CTRL - SCHEDULING AND PERFORMANCE CONTROL" Type="string" Visible="false">
		<Condition Diagnostic="" Expression="(LPDDR2|LPDDR3) &amp; (STM32MP151AAAx|STM32MP151AABx|STM32MP151AACx|STM32MP151AADx|STM32MP151CAAx|STM32MP151CABx|STM32MP151CACx|STM32MP151CADx|STM32MP153AAAx|STM32MP153AABx|STM32MP153AACx|STM32MP153AADx|STM32MP153CAAx|STM32MP153CABx|STM32MP153CACx|STM32MP153CADx|STM32MP157AAAx|STM32MP157AABx|STM32MP157AACx|STM32MP157AADx|STM32MP157CAAx|STM32MP157CABx|STM32MP157CACx|STM32MP157CADx|STM32MP157DAAx|STM32MP157DABx|STM32MP157DACx|STM32MP157DADx|STM32MP157FAAx|STM32MP157FABx|STM32MP157FACx|STM32MP157FADx|STM32MP153DAAx|STM32MP153DABx|STM32MP153DACx|STM32MP153DADx|STM32MP153FAAx|STM32MP153FABx|STM32MP153FACx|STM32MP153FADx|STM32MP151DAAx|STM32MP151DABx|STM32MP151DACx|STM32MP151DADx|STM32MP151FAAx|STM32MP151FABx|STM32MP151FACx|STM32MP151FADx)" />
		<AdditionalItem Name="REGISTER" Value="" />
		<AdditionalItem Name="hpr_xact_run_length" Value="24" />
		<AdditionalItem Name="hpr_max_starve" Value="0" />
	</RefParameter>

	<RefParameter Name="PERFHPR1" Comment="High Priority Read CAM Register 1 (PERFHPR1)" DefaultValue="0x0F000001" TabName="Registers" Group="UMCTL2/CTRL - SCHEDULING AND PERFORMANCE CONTROL" Type="string" Visible="false">
		<Condition Diagnostic="" Expression="(LPDDR2|LPDDR3) &amp; (STM32MP131AAEx|STM32MP131AAFx|STM32MP131AAGx|STM32MP131CAEx|STM32MP131CAFx|STM32MP131CAGx|STM32MP131DAEx|STM32MP131DAFx|STM32MP131DAGx|STM32MP131FAEx|STM32MP131FAFx|STM32MP131FAGx|STM32MP133AAEx|STM32MP133AAFx|STM32MP133AAGx|STM32MP133CAEx|STM32MP133CAFx|STM32MP133CAGx|STM32MP133DAEx|STM32MP133DAFx|STM32MP133DAGx|STM32MP133FAEx|STM32MP133FAFx|STM32MP133FAGx|STM32MP135AAEx|STM32MP135AAFx|STM32MP135AAGx|STM32MP135CAEx|STM32MP135CAFx|STM32MP135CAGx|STM32MP135DAEx|STM32MP135DAFx|STM32MP135DAGx|STM32MP135FAEx|STM32MP135FAFx|STM32MP135FAGx)" />
		<AdditionalItem Name="REGISTER" Value="" />
		<AdditionalItem Name="hpr_xact_run_length" Value="24" />
		<AdditionalItem Name="hpr_max_starve" Value="0" />
	</RefParameter>

	<!-- PERFLPR1 Register - Same construction but different default values for LPDDR2 and DDR3 -->
	<RefParameter Name="PERFLPR1" Comment="Low Priority Read CAM Register 1 (PERFLPR1)" DefaultValue="0x08000200" TabName="Registers" Group="UMCTL2/CTRL - SCHEDULING AND PERFORMANCE CONTROL" Type="string" Visible="false">
		<Condition Diagnostic="" Expression="DDR3 &amp; (STM32MP151AAAx|STM32MP151AABx|STM32MP151AACx|STM32MP151AADx|STM32MP151CAAx|STM32MP151CABx|STM32MP151CACx|STM32MP151CADx|STM32MP153AAAx|STM32MP153AABx|STM32MP153AACx|STM32MP153AADx|STM32MP153CAAx|STM32MP153CABx|STM32MP153CACx|STM32MP153CADx|STM32MP157AAAx|STM32MP157AABx|STM32MP157AACx|STM32MP157AADx|STM32MP157CAAx|STM32MP157CABx|STM32MP157CACx|STM32MP157CADx|STM32MP157DAAx|STM32MP157DABx|STM32MP157DACx|STM32MP157DADx|STM32MP157FAAx|STM32MP157FABx|STM32MP157FACx|STM32MP157FADx|STM32MP153DAAx|STM32MP153DABx|STM32MP153DACx|STM32MP153DADx|STM32MP153FAAx|STM32MP153FABx|STM32MP153FACx|STM32MP153FADx|STM32MP151DAAx|STM32MP151DABx|STM32MP151DACx|STM32MP151DADx|STM32MP151FAAx|STM32MP151FABx|STM32MP151FACx|STM32MP151FADx)" />
		<AdditionalItem Name="REGISTER" Value="" />
		<AdditionalItem Name="lpr_xact_run_length" Value="24" />
		<AdditionalItem Name="lpr_max_starve" Value="0" />
	</RefParameter>

	<RefParameter Name="PERFLPR1" Comment="Low Priority Read CAM Register 1 (PERFLPR1)" DefaultValue="0x04000200" TabName="Registers" Group="UMCTL2/CTRL - SCHEDULING AND PERFORMANCE CONTROL" Type="string" Visible="false">
		<Condition Diagnostic="" Expression="DDR3 &amp; (STM32MP131AAEx|STM32MP131AAFx|STM32MP131AAGx|STM32MP131CAEx|STM32MP131CAFx|STM32MP131CAGx|STM32MP131DAEx|STM32MP131DAFx|STM32MP131DAGx|STM32MP131FAEx|STM32MP131FAFx|STM32MP131FAGx|STM32MP133AAEx|STM32MP133AAFx|STM32MP133AAGx|STM32MP133CAEx|STM32MP133CAFx|STM32MP133CAGx|STM32MP133DAEx|STM32MP133DAFx|STM32MP133DAGx|STM32MP133FAEx|STM32MP133FAFx|STM32MP133FAGx|STM32MP135AAEx|STM32MP135AAFx|STM32MP135AAGx|STM32MP135CAEx|STM32MP135CAFx|STM32MP135CAGx|STM32MP135DAEx|STM32MP135DAFx|STM32MP135DAGx|STM32MP135FAEx|STM32MP135FAFx|STM32MP135FAGx)" />
		<AdditionalItem Name="REGISTER" Value="" />
		<AdditionalItem Name="lpr_xact_run_length" Value="24" />
		<AdditionalItem Name="lpr_max_starve" Value="0" />
	</RefParameter>

	<RefParameter Name="PERFLPR1" Comment="Low Priority Read CAM Register 1 (PERFLPR1)" DefaultValue="0x0F00007F" TabName="Registers" Group="UMCTL2/CTRL - SCHEDULING AND PERFORMANCE CONTROL" Type="string" Visible="false">
		<Condition Diagnostic="" Expression="LPDDR2|LPDDR3"/>
		<AdditionalItem Name="REGISTER" Value="" />
		<AdditionalItem Name="lpr_xact_run_length" Value="24" />
		<AdditionalItem Name="lpr_max_starve" Value="0" />
	</RefParameter>

	<!-- PERFWR1 Register - Same construction and same default values for LPDDR2 and DDR3 -->
	<RefParameter Name="PERFWR1" Comment="Write CAM Register 1 (PERFWR1)" DefaultValue="0x08000400" TabName="Registers" Group="UMCTL2/CTRL - SCHEDULING AND PERFORMANCE CONTROL" Type="string" Visible="false">
		<AdditionalItem Name="REGISTER" Value="" />
		<AdditionalItem Name="w_xact_run_length" Value="24" />
		<AdditionalItem Name="w_max_starve" Value="0" />
	</RefParameter>

	<!-- DBG0 Register - Same construction and same default values for LPDDR2 and DDR3 -->
	<RefParameter Name="DBG0" Comment="Debug Register 0 (DBG0)" DefaultValue="0x00000000" TabName="Registers" Group="UMCTL2/CTRL - DEBUG CONTROL" Type="string" Visible="false">
		<AdditionalItem Name="REGISTER" Value="" />
		<AdditionalItem Name="dis_collision_page_opt" Value="4" />
		<AdditionalItem Name="dis_wc" Value="0" />
	</RefParameter>

	<!-- DBG1 Register - Same construction and same default values for LPDDR2 and DDR3 -->
	<RefParameter Name="DBG1" Comment="Debug Register 1 (DBG1)" DefaultValue="0x00000000" TabName="Registers" Group="UMCTL2/CTRL - DEBUG CONTROL" Type="string" Visible="false">
		<AdditionalItem Name="REGISTER" Value="" />
		<AdditionalItem Name="dis_hif" Value="1" />
		<AdditionalItem Name="dis_dq" Value="0" />
	</RefParameter>

	 <!-- DBGCMD Register - Same construction and same default values for LPDDR2 and DDR3 -->
	<RefParameter Name="DBGCMD" Comment="Command Debug Register (DBGCMD)" DefaultValue="0x00000000" TabName="Registers" Group="UMCTL2/CTRL - DEBUG CONTROL" Type="string" Visible="false">
		<AdditionalItem Name="REGISTER" Value="" />
		<AdditionalItem Name="ctrl_upd" Value="5" />
		<AdditionalItem Name="zq_calib_short" Value="4" />
		<AdditionalItem Name="rank0_refresh" Value="0" />
	</RefParameter>

	 <!-- SWCTL Register - Same construction and same default values for LPDDR2 and DDR3 -->
	<!-- From 'STMPU_uMCLT2_configuration_parameters_v1.22.xlsm', this register is now cat6 - read-only
	<RefParameter Name="SWCTL" Comment="Software Register Programming Control Enable (SWCTL)" DefaultValue="0x00000000" TabName="Registers" Group="UMCTL2/CTRL - DEBUG CONTROL" Type="string" Visible="false">
		<AdditionalItem Name="REGISTER" Value="" />
		<AdditionalItem Name="sw_done" Value="0" />
	</RefParameter>
	-->

	 <!-- POISONCFG Register - Same construction and same default values for LPDDR2 and DDR3 -->
	<RefParameter Name="POISONCFG" Comment="AXI Poison Configuration Register. Common for all AXI ports (POISONCFG)" DefaultValue="0x00000000" TabName="Registers" Group="UMCTL2/CTRL - DEBUG CONTROL" Type="string" Visible="false">
		<AdditionalItem Name="REGISTER" Value="" />
		<AdditionalItem Name="rd_poison_intr_clr" Value="24" />
		<AdditionalItem Name="rd_poison_intr_en" Value="20" />
		<AdditionalItem Name="rd_poison_slverr_en" Value="16" />
		<AdditionalItem Name="wr_poison_intr_clr" Value="8" />
		<AdditionalItem Name="wr_poison_intr_en" Value="4" />
		<AdditionalItem Name="wr_poison_slverr_en" Value="0" />
	</RefParameter>

	 <!-- POISONSTAT Register - Same construction and same default values for LPDDR2 and DDR3 -->
	 <!--  From "STMPU_uMCLT2_configuration_parameters_v1.25.xlsm", POISONSTAT is changed to CAT6, no need to compute and display it
	<RefParameter Name="POISONSTAT" Comment="AXI Poison Status Register (POISONSTAT)" DefaultValue="0x00000000" TabName="Registers" Group="UMCTL2/CTRL - DEBUG CONTROL" Type="string" Visible="false">
		<AdditionalItem Name="REGISTER" Value="" />
		<AdditionalItem Name="rd_poison_intr_1" Value="17" />
		<AdditionalItem Name="rd_poison_intr_0" Value="16" />
		<AdditionalItem Name="wr_poison_intr_1" Value="1" />
		<AdditionalItem Name="wr_poison_intr_0" Value="0" />
	</RefParameter>
	-->

	<!-- PCCFG Register - Same construction but different default values for LPDDR2 and DDR3 -->
	<RefParameter Name="PCCFG" Comment="Port Common Configuration Register (PCCFG)" DefaultValue="0x00000010" TabName="Registers" Group="UMCTL2/CTRL - COMMON AXI PORT REGISTER" Type="string" Visible="false">
		<Condition Diagnostic="" Expression="DDR3"/>
		<AdditionalItem Name="REGISTER" Value="" />
		<AdditionalItem Name="bl_exp_mode" Value="8" />
		<AdditionalItem Name="pagematch_limit" Value="4" />
		<AdditionalItem Name="go2critical_en" Value="0" />
	</RefParameter>

	<RefParameter Name="PCCFG" Comment="Port Common Configuration Register (PCCFG)" DefaultValue="0x00000010" TabName="Registers" Group="UMCTL2/CTRL - COMMON AXI PORT REGISTER" Type="string" Visible="false">
		<Condition Diagnostic="" Expression="LPDDR2|LPDDR3"/>
		<AdditionalItem Name="REGISTER" Value="" />
		<AdditionalItem Name="bl_exp_mode" Value="8" />
		<AdditionalItem Name="pagematch_limit" Value="4" />
		<AdditionalItem Name="go2critical_en" Value="0" />
	</RefParameter>

	<!-- IMPORTANT NOTICE: for 'AXI PORT 0' and 'AXI PORT 1' register categories, the parameters have been
		 prefixed with '0' or '1' depending of related port. This is a change compared to reference xls sheet
		 where names are not duplicated whereas values can be different for Port 0 and Port 1 -->

	<!-- PCFGR_0 Register - Same construction and same default values for LPDDR2 and DDR3 -->
	<RefParameter Name="PCFGR_0" Comment="Port 0 Configuration Read Register (PCFGR_0)" DefaultValue="0x00010000" TabName="Registers" Group="UMCTL2/CTRL - AXI PORT 0" Type="string" Visible="false">
	<Condition Diagnostic="" Expression="STM32MP151AAAx|STM32MP151AABx|STM32MP151AACx|STM32MP151AADx|STM32MP151CAAx|STM32MP151CABx|STM32MP151CACx|STM32MP151CADx|STM32MP153AAAx|STM32MP153AABx|STM32MP153AACx|STM32MP153AADx|STM32MP153CAAx|STM32MP153CABx|STM32MP153CACx|STM32MP153CADx|STM32MP157AAAx|STM32MP157AABx|STM32MP157AACx|STM32MP157AADx|STM32MP157CAAx|STM32MP157CABx|STM32MP157CACx|STM32MP157CADx|STM32MP157DAAx|STM32MP157DABx|STM32MP157DACx|STM32MP157DADx|STM32MP157FAAx|STM32MP157FABx|STM32MP157FACx|STM32MP157FADx|STM32MP153DAAx|STM32MP153DABx|STM32MP153DACx|STM32MP153DADx|STM32MP153FAAx|STM32MP153FABx|STM32MP153FACx|STM32MP153FADx|STM32MP151DAAx|STM32MP151DABx|STM32MP151DACx|STM32MP151DADx|STM32MP151FAAx|STM32MP151FABx|STM32MP151FACx|STM32MP151FADx" />	
		<AdditionalItem Name="REGISTER" Value="" />
		<AdditionalItem Name="0rdwr_ordered_en" Value="16" />
		<AdditionalItem Name="0rd_port_pagematch_en" Value="14" />
		<AdditionalItem Name="0rd_port_urgent_en" Value="13" />
		<AdditionalItem Name="0rd_port_aging_en" Value="12" />
		<AdditionalItem Name="0rd_port_priority" Value="0" />
	</RefParameter>

	<RefParameter Name="PCFGR_0" Comment="Port 0 Configuration Read Register (PCFGR_0)" DefaultValue="0x00000000" TabName="Registers" Group="UMCTL2/CTRL - AXI PORT 0" Type="string" Visible="false">
	    <Condition Diagnostic="" Expression="STM32MP131AAEx|STM32MP131AAFx|STM32MP131AAGx|STM32MP131CAEx|STM32MP131CAFx|STM32MP131CAGx|STM32MP131DAEx|STM32MP131DAFx|STM32MP131DAGx|STM32MP131FAEx|STM32MP131FAFx|STM32MP131FAGx|STM32MP133AAEx|STM32MP133AAFx|STM32MP133AAGx|STM32MP133CAEx|STM32MP133CAFx|STM32MP133CAGx|STM32MP133DAEx|STM32MP133DAFx|STM32MP133DAGx|STM32MP133FAEx|STM32MP133FAFx|STM32MP133FAGx|STM32MP135AAEx|STM32MP135AAFx|STM32MP135AAGx|STM32MP135CAEx|STM32MP135CAFx|STM32MP135CAGx|STM32MP135DAEx|STM32MP135DAFx|STM32MP135DAGx|STM32MP135FAEx|STM32MP135FAFx|STM32MP135FAGx" />		
		<AdditionalItem Name="REGISTER" Value="" />
		<AdditionalItem Name="0rdwr_ordered_en" Value="16" />
		<AdditionalItem Name="0rd_port_pagematch_en" Value="14" />
		<AdditionalItem Name="0rd_port_urgent_en" Value="13" />
		<AdditionalItem Name="0rd_port_aging_en" Value="12" />
		<AdditionalItem Name="0rd_port_priority" Value="0" />
	</RefParameter>

	<!-- PCFGW_0 Register - Same construction and same default values for LPDDR2 and DDR3 -->
	<RefParameter Name="PCFGW_0" Comment="Port 0 Configuration Write Register (PCFGW_0)" DefaultValue="0x00000000" TabName="Registers" Group="UMCTL2/CTRL - AXI PORT 0" Type="string" Visible="false">
		<AdditionalItem Name="REGISTER" Value="" />
		<AdditionalItem Name="0wr_port_pagematch_en" Value="14" />
		<AdditionalItem Name="0wr_port_urgent_en" Value="13" />
		<AdditionalItem Name="0wr_port_aging_en" Value="12" />
		<AdditionalItem Name="0wr_port_priority" Value="0" />
	</RefParameter>

	<!-- From 'STMPU_uMCLT2_configuration_parameters._v1.32.xlsm' PCTRL_0 is now a cat0 register, no need to generate it -->
	<!-- PCTRL_0 Register - Same construction and same default values for LPDDR2 and DDR3 -->
	<!-- 
	<RefParameter Name="PCTRL_0" Comment="Port 0 Control Register (PCTRL_0)" DefaultValue="0x00000001" TabName="Registers" Group="UMCTL2/CTRL - AXI PORT 0" Type="string" Visible="false">
		<AdditionalItem Name="REGISTER" Value="" />
		<AdditionalItem Name="0port_en" Value="0" />
	</RefParameter>
	-->

	<!-- PCFGQOS0_0 Register - Same construction and same default values for LPDDR2 and DDR3 -->
	<RefParameter Name="PCFGQOS0_0" Comment="Port 0 Read QoS Configuration Register 0(PCFGQOS0_0)" DefaultValue="0x02100C03" TabName="Registers" Group="UMCTL2/CTRL - AXI PORT 0" Type="string" Visible="false">
		<Condition Diagnostic="" Expression="STM32MP151AAAx|STM32MP151AABx|STM32MP151AACx|STM32MP151AADx|STM32MP151CAAx|STM32MP151CABx|STM32MP151CACx|STM32MP151CADx|STM32MP153AAAx|STM32MP153AABx|STM32MP153AACx|STM32MP153AADx|STM32MP153CAAx|STM32MP153CABx|STM32MP153CACx|STM32MP153CADx|STM32MP157AAAx|STM32MP157AABx|STM32MP157AACx|STM32MP157AADx|STM32MP157CAAx|STM32MP157CABx|STM32MP157CACx|STM32MP157CADx|STM32MP157DAAx|STM32MP157DABx|STM32MP157DACx|STM32MP157DADx|STM32MP157FAAx|STM32MP157FABx|STM32MP157FACx|STM32MP157FADx|STM32MP153DAAx|STM32MP153DABx|STM32MP153DACx|STM32MP153DADx|STM32MP153FAAx|STM32MP153FABx|STM32MP153FACx|STM32MP153FADx|STM32MP151DAAx|STM32MP151DABx|STM32MP151DACx|STM32MP151DADx|STM32MP151FAAx|STM32MP151FABx|STM32MP151FACx|STM32MP151FADx" />
		<AdditionalItem Name="REGISTER" Value="" />
		<AdditionalItem Name="0rqos_map_region2" Value="24" />
		<AdditionalItem Name="0rqos_map_region1" Value="20" />
		<AdditionalItem Name="0rqos_map_region0" Value="16" />
		<AdditionalItem Name="0rqos_map_level2" Value="8" />
		<AdditionalItem Name="0rqos_map_level1" Value="0" />
	</RefParameter>

	<RefParameter Name="PCFGQOS0_0" Comment="Port 0 Read QoS Configuration Register 0(PCFGQOS0_0)" DefaultValue="0x00100009" TabName="Registers" Group="UMCTL2/CTRL - AXI PORT 0" Type="string" Visible="false">
		<Condition Diagnostic="" Expression="STM32MP131AAEx|STM32MP131AAFx|STM32MP131AAGx|STM32MP131CAEx|STM32MP131CAFx|STM32MP131CAGx|STM32MP131DAEx|STM32MP131DAFx|STM32MP131DAGx|STM32MP131FAEx|STM32MP131FAFx|STM32MP131FAGx|STM32MP133AAEx|STM32MP133AAFx|STM32MP133AAGx|STM32MP133CAEx|STM32MP133CAFx|STM32MP133CAGx|STM32MP133DAEx|STM32MP133DAFx|STM32MP133DAGx|STM32MP133FAEx|STM32MP133FAFx|STM32MP133FAGx|STM32MP135AAEx|STM32MP135AAFx|STM32MP135AAGx|STM32MP135CAEx|STM32MP135CAFx|STM32MP135CAGx|STM32MP135DAEx|STM32MP135DAFx|STM32MP135DAGx|STM32MP135FAEx|STM32MP135FAFx|STM32MP135FAGx" />
		<AdditionalItem Name="REGISTER" Value="" />
		<AdditionalItem Name="REGISTER" Value="" />
		<AdditionalItem Name="0rqos_map_region2" Value="24" />
		<AdditionalItem Name="0rqos_map_region1" Value="20" />
		<AdditionalItem Name="0rqos_map_region0" Value="16" />
		<AdditionalItem Name="0rqos_map_level2" Value="8" />
		<AdditionalItem Name="0rqos_map_level1" Value="0" />
	</RefParameter>

	<!-- PCFGQOS1_0 Register - Same construction and same default values for LPDDR2 and DDR3 -->
	<RefParameter Name="PCFGQOS1_0" Comment="Port 0 Read QoS Configuration Register 1(PCFGQOS1_0)" DefaultValue="0x00800100" TabName="Registers" Group="UMCTL2/CTRL - AXI PORT 0" Type="string" Visible="false">
		<Condition Diagnostic="" Expression="STM32MP151AAAx|STM32MP151AABx|STM32MP151AACx|STM32MP151AADx|STM32MP151CAAx|STM32MP151CABx|STM32MP151CACx|STM32MP151CADx|STM32MP153AAAx|STM32MP153AABx|STM32MP153AACx|STM32MP153AADx|STM32MP153CAAx|STM32MP153CABx|STM32MP153CACx|STM32MP153CADx|STM32MP157AAAx|STM32MP157AABx|STM32MP157AACx|STM32MP157AADx|STM32MP157CAAx|STM32MP157CABx|STM32MP157CACx|STM32MP157CADx|STM32MP157DAAx|STM32MP157DABx|STM32MP157DACx|STM32MP157DADx|STM32MP157FAAx|STM32MP157FABx|STM32MP157FACx|STM32MP157FADx|STM32MP153DAAx|STM32MP153DABx|STM32MP153DACx|STM32MP153DADx|STM32MP153FAAx|STM32MP153FABx|STM32MP153FACx|STM32MP153FADx|STM32MP151DAAx|STM32MP151DABx|STM32MP151DACx|STM32MP151DADx|STM32MP151FAAx|STM32MP151FABx|STM32MP151FACx|STM32MP151FADx" />
		<AdditionalItem Name="REGISTER" Value="" />
		<AdditionalItem Name="0rqos_map_timeoutr" Value="16" />
		<AdditionalItem Name="0rqos_map_timeoutb" Value="0" />
	</RefParameter>

	<!-- PCFGQOS1_0 Register - Same construction and same default values for LPDDR2 and DDR3 -->
	<RefParameter Name="PCFGQOS1_0" Comment="Port 0 Read QoS Configuration Register 1(PCFGQOS1_0)" DefaultValue="0x00000020" TabName="Registers" Group="UMCTL2/CTRL - AXI PORT 0" Type="string" Visible="false">
		<Condition Diagnostic="" Expression="STM32MP131AAEx|STM32MP131AAFx|STM32MP131AAGx|STM32MP131CAEx|STM32MP131CAFx|STM32MP131CAGx|STM32MP131DAEx|STM32MP131DAFx|STM32MP131DAGx|STM32MP131FAEx|STM32MP131FAFx|STM32MP131FAGx|STM32MP133AAEx|STM32MP133AAFx|STM32MP133AAGx|STM32MP133CAEx|STM32MP133CAFx|STM32MP133CAGx|STM32MP133DAEx|STM32MP133DAFx|STM32MP133DAGx|STM32MP133FAEx|STM32MP133FAFx|STM32MP133FAGx|STM32MP135AAEx|STM32MP135AAFx|STM32MP135AAGx|STM32MP135CAEx|STM32MP135CAFx|STM32MP135CAGx|STM32MP135DAEx|STM32MP135DAFx|STM32MP135DAGx|STM32MP135FAEx|STM32MP135FAFx|STM32MP135FAGx" />
		<AdditionalItem Name="REGISTER" Value="" />
		<AdditionalItem Name="0rqos_map_timeoutr" Value="16" />
		<AdditionalItem Name="0rqos_map_timeoutb" Value="0" />
	</RefParameter>

	<!-- PCFGWQOS0_0 Register - Same construction and same default values for LPDDR2 and DDR3 -->
	<RefParameter Name="PCFGWQOS0_0" Comment="Port 0 Write QoS Configuration Register 0(PCFGWQOS0_0)" DefaultValue="0x01100C03" TabName="Registers" Group="UMCTL2/CTRL - AXI PORT 0" Type="string" Visible="false">
		<Condition Diagnostic="" Expression="STM32MP151AAAx|STM32MP151AABx|STM32MP151AACx|STM32MP151AADx|STM32MP151CAAx|STM32MP151CABx|STM32MP151CACx|STM32MP151CADx|STM32MP153AAAx|STM32MP153AABx|STM32MP153AACx|STM32MP153AADx|STM32MP153CAAx|STM32MP153CABx|STM32MP153CACx|STM32MP153CADx|STM32MP157AAAx|STM32MP157AABx|STM32MP157AACx|STM32MP157AADx|STM32MP157CAAx|STM32MP157CABx|STM32MP157CACx|STM32MP157CADx|STM32MP157DAAx|STM32MP157DABx|STM32MP157DACx|STM32MP157DADx|STM32MP157FAAx|STM32MP157FABx|STM32MP157FACx|STM32MP157FADx|STM32MP153DAAx|STM32MP153DABx|STM32MP153DACx|STM32MP153DADx|STM32MP153FAAx|STM32MP153FABx|STM32MP153FACx|STM32MP153FADx|STM32MP151DAAx|STM32MP151DABx|STM32MP151DACx|STM32MP151DADx|STM32MP151FAAx|STM32MP151FABx|STM32MP151FACx|STM32MP151FADx" />
		<AdditionalItem Name="REGISTER" Value="" />
		<AdditionalItem Name="0wqos_map_region2" Value="24" />
		<AdditionalItem Name="0wqos_map_region1" Value="20" />
		<AdditionalItem Name="0wqos_map_region0" Value="16" />
		<AdditionalItem Name="0wqos_map_level2" Value="8" />
		<AdditionalItem Name="0wqos_map_level1" Value="0" />
	</RefParameter>

	<!-- PCFGWQOS0_0 Register - Same construction and same default values for LPDDR2 and DDR3 -->
	<RefParameter Name="PCFGWQOS0_0" Comment="Port 0 Write QoS Configuration Register 0(PCFGWQOS0_0)" DefaultValue="0x01100B03" TabName="Registers" Group="UMCTL2/CTRL - AXI PORT 0" Type="string" Visible="false">
	    <Condition Diagnostic="" Expression="STM32MP131AAEx|STM32MP131AAFx|STM32MP131AAGx|STM32MP131CAEx|STM32MP131CAFx|STM32MP131CAGx|STM32MP131DAEx|STM32MP131DAFx|STM32MP131DAGx|STM32MP131FAEx|STM32MP131FAFx|STM32MP131FAGx|STM32MP133AAEx|STM32MP133AAFx|STM32MP133AAGx|STM32MP133CAEx|STM32MP133CAFx|STM32MP133CAGx|STM32MP133DAEx|STM32MP133DAFx|STM32MP133DAGx|STM32MP133FAEx|STM32MP133FAFx|STM32MP133FAGx|STM32MP135AAEx|STM32MP135AAFx|STM32MP135AAGx|STM32MP135CAEx|STM32MP135CAFx|STM32MP135CAGx|STM32MP135DAEx|STM32MP135DAFx|STM32MP135DAGx|STM32MP135FAEx|STM32MP135FAFx|STM32MP135FAGx" />
		<AdditionalItem Name="REGISTER" Value="" />
		<AdditionalItem Name="0wqos_map_region2" Value="24" />
		<AdditionalItem Name="0wqos_map_region1" Value="20" />
		<AdditionalItem Name="0wqos_map_region0" Value="16" />
		<AdditionalItem Name="0wqos_map_level2" Value="8" />
		<AdditionalItem Name="0wqos_map_level1" Value="0" />
	</RefParameter>

	<!-- PCFGWQOS1_0 Register - Same construction and same default values for LPDDR2 and DDR3 -->
	<RefParameter Name="PCFGWQOS1_0" Comment="Port 0 Write QoS Configuration Register 1(PCFGWQOS1_0)" DefaultValue="0x01000200" TabName="Registers" Group="UMCTL2/CTRL - AXI PORT 0" Type="string" Visible="false">
		<AdditionalItem Name="REGISTER" Value="" />
		<AdditionalItem Name="0wqos_map_timeout2" Value="16" />
		<AdditionalItem Name="0wqos_map_timeout1" Value="0" />
	</RefParameter>

	<!-- PCFGR_1 Register - Same construction and same default values for LPDDR2 and DDR3 -->
	<RefParameter Name="PCFGR_1" Comment="Port 1 Configuration Read Register (PCFGR_1)" DefaultValue="0x00010000" TabName="Registers" Group="UMCTL2/CTRL - AXI PORT 1" Type="string" Visible="false">
		<Condition Diagnostic="" Expression="STM32MP151AAAx|STM32MP151AABx|STM32MP151AACx|STM32MP151AADx|STM32MP151CAAx|STM32MP151CABx|STM32MP151CACx|STM32MP151CADx|STM32MP153AAAx|STM32MP153AABx|STM32MP153AACx|STM32MP153AADx|STM32MP153CAAx|STM32MP153CABx|STM32MP153CACx|STM32MP153CADx|STM32MP157AAAx|STM32MP157AABx|STM32MP157AACx|STM32MP157AADx|STM32MP157CAAx|STM32MP157CABx|STM32MP157CACx|STM32MP157CADx|STM32MP157DAAx|STM32MP157DABx|STM32MP157DACx|STM32MP157DADx|STM32MP157FAAx|STM32MP157FABx|STM32MP157FACx|STM32MP157FADx|STM32MP153DAAx|STM32MP153DABx|STM32MP153DACx|STM32MP153DADx|STM32MP153FAAx|STM32MP153FABx|STM32MP153FACx|STM32MP153FADx|STM32MP151DAAx|STM32MP151DABx|STM32MP151DACx|STM32MP151DADx|STM32MP151FAAx|STM32MP151FABx|STM32MP151FACx|STM32MP151FADx" />		
		<AdditionalItem Name="REGISTER" Value="" />
		<AdditionalItem Name="1rdwr_ordered_en" Value="16" />
		<AdditionalItem Name="1rd_port_pagematch_en" Value="14" />
		<AdditionalItem Name="1rd_port_urgent_en" Value="13" />
		<AdditionalItem Name="1rd_port_aging_en" Value="12" />
		<AdditionalItem Name="1rd_port_priority" Value="0" />
	</RefParameter>

	 <!-- PCFGW_1 Register - Same construction and same default values for LPDDR2 and DDR3 -->
	<RefParameter Name="PCFGW_1" Comment="Port 1 Configuration Write Register (PCFGW_1)" DefaultValue="0x00000000" TabName="Registers" Group="UMCTL2/CTRL - AXI PORT 1" Type="string" Visible="false"> 
		    <Condition Diagnostic="" Expression="STM32MP151AAAx|STM32MP151AABx|STM32MP151AACx|STM32MP151AADx|STM32MP151CAAx|STM32MP151CABx|STM32MP151CACx|STM32MP151CADx|STM32MP153AAAx|STM32MP153AABx|STM32MP153AACx|STM32MP153AADx|STM32MP153CAAx|STM32MP153CABx|STM32MP153CACx|STM32MP153CADx|STM32MP157AAAx|STM32MP157AABx|STM32MP157AACx|STM32MP157AADx|STM32MP157CAAx|STM32MP157CABx|STM32MP157CACx|STM32MP157CADx|STM32MP157DAAx|STM32MP157DABx|STM32MP157DACx|STM32MP157DADx|STM32MP157FAAx|STM32MP157FABx|STM32MP157FACx|STM32MP157FADx|STM32MP153DAAx|STM32MP153DABx|STM32MP153DACx|STM32MP153DADx|STM32MP153FAAx|STM32MP153FABx|STM32MP153FACx|STM32MP153FADx|STM32MP151DAAx|STM32MP151DABx|STM32MP151DACx|STM32MP151DADx|STM32MP151FAAx|STM32MP151FABx|STM32MP151FACx|STM32MP151FADx" />
		<AdditionalItem Name="REGISTER" Value="" />
		<AdditionalItem Name="1wr_port_pagematch_en" Value="14" />
		<AdditionalItem Name="1wr_port_urgent_en" Value="13" />
		<AdditionalItem Name="1wr_port_aging_en" Value="12" />
		<AdditionalItem Name="1wr_port_priority" Value="0" />
	</RefParameter>

	<!-- From 'STMPU_uMCLT2_configuration_parameters._v1.32.xlsm' PCTRL_1 is now a cat0 register, no need to generate it -->
	<!-- PCTRL_1 Register - Same construction and same default values for LPDDR2 and DDR3 -->
	<!--
	<RefParameter Name="PCTRL_1" Comment="Port 1 Control Register (PCTRL_1)" DefaultValue="0x00000001" TabName="Registers" Group="UMCTL2/CTRL - AXI PORT 1" Type="string" Visible="false">
		<AdditionalItem Name="REGISTER" Value="" />
		<AdditionalItem Name="1port_en" Value="0" />
	</RefParameter>
	-->

	 <!-- PCFGQOS0_1 Register - Same construction and same default values for LPDDR2 and DDR3 -->
	<RefParameter Name="PCFGQOS0_1" Comment="Port 1 Read QoS Configuration Register 0 (PCFGQOS0_1)" DefaultValue="0x02100C03" TabName="Registers" Group="UMCTL2/CTRL - AXI PORT 1" Type="string" Visible="false"> 
		<Condition Diagnostic="" Expression="STM32MP151AAAx|STM32MP151AABx|STM32MP151AACx|STM32MP151AADx|STM32MP151CAAx|STM32MP151CABx|STM32MP151CACx|STM32MP151CADx|STM32MP153AAAx|STM32MP153AABx|STM32MP153AACx|STM32MP153AADx|STM32MP153CAAx|STM32MP153CABx|STM32MP153CACx|STM32MP153CADx|STM32MP157AAAx|STM32MP157AABx|STM32MP157AACx|STM32MP157AADx|STM32MP157CAAx|STM32MP157CABx|STM32MP157CACx|STM32MP157CADx|STM32MP157DAAx|STM32MP157DABx|STM32MP157DACx|STM32MP157DADx|STM32MP157FAAx|STM32MP157FABx|STM32MP157FACx|STM32MP157FADx|STM32MP153DAAx|STM32MP153DABx|STM32MP153DACx|STM32MP153DADx|STM32MP153FAAx|STM32MP153FABx|STM32MP153FACx|STM32MP153FADx|STM32MP151DAAx|STM32MP151DABx|STM32MP151DACx|STM32MP151DADx|STM32MP151FAAx|STM32MP151FABx|STM32MP151FACx|STM32MP151FADx" />
		<AdditionalItem Name="REGISTER" Value="" />
		<AdditionalItem Name="1rqos_map_region2" Value="24" />
		<AdditionalItem Name="1rqos_map_region1" Value="20" />
		<AdditionalItem Name="1rqos_map_region0" Value="16" />
		<AdditionalItem Name="1rqos_map_level2" Value="8" />
		<AdditionalItem Name="1rqos_map_level1" Value="0" />
	</RefParameter>

	 <!-- PCFGQOS1_1 Register - Same construction and same default values for LPDDR2 and DDR3 -->
	<RefParameter Name="PCFGQOS1_1" Comment="Port 1 Read QoS Configuration Register 1 (PCFGQOS1_1)" DefaultValue="0x00800040" TabName="Registers" Group="UMCTL2/CTRL - AXI PORT 1" Type="string" Visible="false">
	    <Condition Diagnostic="" Expression="STM32MP151AAAx|STM32MP151AABx|STM32MP151AACx|STM32MP151AADx|STM32MP151CAAx|STM32MP151CABx|STM32MP151CACx|STM32MP151CADx|STM32MP153AAAx|STM32MP153AABx|STM32MP153AACx|STM32MP153AADx|STM32MP153CAAx|STM32MP153CABx|STM32MP153CACx|STM32MP153CADx|STM32MP157AAAx|STM32MP157AABx|STM32MP157AACx|STM32MP157AADx|STM32MP157CAAx|STM32MP157CABx|STM32MP157CACx|STM32MP157CADx|STM32MP157DAAx|STM32MP157DABx|STM32MP157DACx|STM32MP157DADx|STM32MP157FAAx|STM32MP157FABx|STM32MP157FACx|STM32MP157FADx|STM32MP153DAAx|STM32MP153DABx|STM32MP153DACx|STM32MP153DADx|STM32MP153FAAx|STM32MP153FABx|STM32MP153FACx|STM32MP153FADx|STM32MP151DAAx|STM32MP151DABx|STM32MP151DACx|STM32MP151DADx|STM32MP151FAAx|STM32MP151FABx|STM32MP151FACx|STM32MP151FADx" />
		<AdditionalItem Name="REGISTER" Value="" />
		<AdditionalItem Name="1rqos_map_timeoutr" Value="16" />
		<AdditionalItem Name="1rqos_map_timeoutb" Value="0" />
	</RefParameter>

	 <!-- PCFGWQOS0_1 Register - Same construction and same default values for LPDDR2 and DDR3 -->
	<RefParameter Name="PCFGWQOS0_1" Comment="Port 1 Write QoS Configuration Register 0 (PCFGWQOS0_1)" DefaultValue="0x01100C03" TabName="Registers" Group="UMCTL2/CTRL - AXI PORT 1" Type="string" Visible="false"> 
		<Condition Diagnostic="" Expression="STM32MP151AAAx|STM32MP151AABx|STM32MP151AACx|STM32MP151AADx|STM32MP151CAAx|STM32MP151CABx|STM32MP151CACx|STM32MP151CADx|STM32MP153AAAx|STM32MP153AABx|STM32MP153AACx|STM32MP153AADx|STM32MP153CAAx|STM32MP153CABx|STM32MP153CACx|STM32MP153CADx|STM32MP157AAAx|STM32MP157AABx|STM32MP157AACx|STM32MP157AADx|STM32MP157CAAx|STM32MP157CABx|STM32MP157CACx|STM32MP157CADx|STM32MP157DAAx|STM32MP157DABx|STM32MP157DACx|STM32MP157DADx|STM32MP157FAAx|STM32MP157FABx|STM32MP157FACx|STM32MP157FADx|STM32MP153DAAx|STM32MP153DABx|STM32MP153DACx|STM32MP153DADx|STM32MP153FAAx|STM32MP153FABx|STM32MP153FACx|STM32MP153FADx|STM32MP151DAAx|STM32MP151DABx|STM32MP151DACx|STM32MP151DADx|STM32MP151FAAx|STM32MP151FABx|STM32MP151FACx|STM32MP151FADx" />
		<AdditionalItem Name="REGISTER" Value="" />
		<AdditionalItem Name="1wqos_map_region2" Value="24" />
		<AdditionalItem Name="1wqos_map_region1" Value="20" />
		<AdditionalItem Name="1wqos_map_region0" Value="16" />
		<AdditionalItem Name="1wqos_map_level2" Value="8" />
		<AdditionalItem Name="1wqos_map_level1" Value="0" />
	</RefParameter>

	 <!-- PCFGWQOS1_1 Register - Same construction and same default values for LPDDR2 and DDR3 -->
	<RefParameter Name="PCFGWQOS1_1" Comment="Port 1 Write QoS Configuration Register 1 (PCFGWQOS1_1)" DefaultValue="0x01000200" TabName="Registers" Group="UMCTL2/CTRL - AXI PORT 1" Type="string" Visible="false"> 
		<Condition Diagnostic="" Expression="STM32MP151AAAx|STM32MP151AABx|STM32MP151AACx|STM32MP151AADx|STM32MP151CAAx|STM32MP151CABx|STM32MP151CACx|STM32MP151CADx|STM32MP153AAAx|STM32MP153AABx|STM32MP153AACx|STM32MP153AADx|STM32MP153CAAx|STM32MP153CABx|STM32MP153CACx|STM32MP153CADx|STM32MP157AAAx|STM32MP157AABx|STM32MP157AACx|STM32MP157AADx|STM32MP157CAAx|STM32MP157CABx|STM32MP157CACx|STM32MP157CADx|STM32MP157DAAx|STM32MP157DABx|STM32MP157DACx|STM32MP157DADx|STM32MP157FAAx|STM32MP157FABx|STM32MP157FACx|STM32MP157FADx|STM32MP153DAAx|STM32MP153DABx|STM32MP153DACx|STM32MP153DADx|STM32MP153FAAx|STM32MP153FABx|STM32MP153FACx|STM32MP153FADx|STM32MP151DAAx|STM32MP151DABx|STM32MP151DACx|STM32MP151DADx|STM32MP151FAAx|STM32MP151FABx|STM32MP151FACx|STM32MP151FADx" />
		<AdditionalItem Name="REGISTER" Value="" />
		<AdditionalItem Name="1wqos_map_timeout2" Value="16" />
		<AdditionalItem Name="1wqos_map_timeout1" Value="0" />
	</RefParameter>

	<!-- ################################################################################################-->
	<!--###################################### DDR PHY/PUBL REGISTERS DEFINITION ########################-->
	<!--#################################################################################################-->

	<!-- PIR Register - Same construction but different default values for LPDDR2 and DDR3 -->
	<!-- From 'STMPU_uMCLT2_configuration_parameters_v1.22.xlsm', this register is now cat6 - read-only
	<RefParameter Name="PIR" Comment="PHY Initialization Register (PIR)" DefaultValue="0x000100FF" TabName="Registers" Group="PUBL/PHY - MAIN CONTROL" Type="string" Visible="false">
		<Condition Diagnostic="" Expression="DDR3"/>
		<AdditionalItem Name="REGISTER" Value="" />
		<AdditionalItem Name="initbyp" Value="31" />
		<AdditionalItem Name="zcalbyp" Value="30" />
		<AdditionalItem Name="lockbyp" Value="29" />
		<AdditionalItem Name="clrsr" Value="28" />
		<AdditionalItem Name="ctldinit" Value="18" />
		<AdditionalItem Name="dllbyp" Value="17" />
		<AdditionalItem Name="icpc" Value="16" />
		<AdditionalItem Name="rvtrn" Value="8" />
		<AdditionalItem Name="qstrn" Value="7" />
		<AdditionalItem Name="draminit" Value="6" />
		<AdditionalItem Name="dramrst" Value="5" />
		<AdditionalItem Name="itmsrst" Value="4" />
		<AdditionalItem Name="zcal_PIR" Value="3" />
		<AdditionalItem Name="dlllock" Value="2" />
		<AdditionalItem Name="dllsrst" Value="1" />
		<AdditionalItem Name="init" Value="0" />
	</RefParameter>

	<RefParameter Name="PIR" Comment="PHY Initialization Register (PIR)" DefaultValue="0x000100DF" TabName="Registers" Group="PUBL/PHY - MAIN CONTROL" Type="string" Visible="false">
		<Condition Diagnostic="" Expression="LPDDR2|LPDDR3"/>
		<AdditionalItem Name="REGISTER" Value="" />
		<AdditionalItem Name="initbyp" Value="31" />
		<AdditionalItem Name="zcalbyp" Value="30" />
		<AdditionalItem Name="lockbyp" Value="29" />
		<AdditionalItem Name="clrsr" Value="28" />
		<AdditionalItem Name="ctldinit" Value="18" />
		<AdditionalItem Name="dllbyp" Value="17" />
		<AdditionalItem Name="icpc" Value="16" />
		<AdditionalItem Name="rvtrn" Value="8" />
		<AdditionalItem Name="qstrn" Value="7" />
		<AdditionalItem Name="draminit" Value="6" />
		<AdditionalItem Name="dramrst" Value="5" />
		<AdditionalItem Name="itmsrst" Value="4" />
		<AdditionalItem Name="zcal_PIR" Value="3" />
		<AdditionalItem Name="dlllock" Value="2" />
		<AdditionalItem Name="dllsrst" Value="1" />
		<AdditionalItem Name="init" Value="0" />
	</RefParameter>
	-->

	 <!-- PGCR Register - Same construction but different default values for LPDDR2 and DDR3 -->
	<RefParameter Name="PGCR" Comment="PHY General Configuration Register (PGCR)" DefaultValue="0x01442E02" TabName="Registers" Group="PUBL/PHY - MAIN CONTROL" Type="string" Visible="false">
		<Condition Diagnostic="" Expression="DDR3"/>
		<AdditionalItem Name="REGISTER" Value="" />
		<AdditionalItem Name="lbmode" Value="31" />
		<AdditionalItem Name="lbgdqs" Value="30" />
		<AdditionalItem Name="lbdqss" Value="29" />
		<AdditionalItem Name="rfshdt" Value="25" />
		<AdditionalItem Name="pddisdx" Value="24" />
		<AdditionalItem Name="zksel" Value="22" />
		<AdditionalItem Name="ranken" Value="18" />
		<AdditionalItem Name="ioddrm" Value="16" />
		<AdditionalItem Name="iolb" Value="15" />
		<AdditionalItem Name="ckinv" Value="14" />
		<AdditionalItem Name="ckdv" Value="12" />
		<AdditionalItem Name="cken" Value="9" />
		<AdditionalItem Name="dtosel" Value="5" />
		<AdditionalItem Name="dftlmt" Value="3" />
		<AdditionalItem Name="dftcmp" Value="2" />
		<AdditionalItem Name="dqscfg" Value="1" />
		<AdditionalItem Name="itmdmd" Value="0" />
	</RefParameter>

	<RefParameter Name="PGCR" Comment="PHY General Configuration Register (PGCR)" DefaultValue="0x01442E02" TabName="Registers" Group="PUBL/PHY - MAIN CONTROL" Type="string" Visible="false">
		<Condition Diagnostic="" Expression="LPDDR2|LPDDR3"/>
		<AdditionalItem Name="REGISTER" Value="" />
		<AdditionalItem Name="lbmode" Value="31" />
		<AdditionalItem Name="lbgdqs" Value="30" />
		<AdditionalItem Name="lbdqss" Value="29" />
		<AdditionalItem Name="rfshdt" Value="25" />
		<AdditionalItem Name="pddisdx" Value="24" />
		<AdditionalItem Name="zksel" Value="22" />
		<AdditionalItem Name="ranken" Value="18" />
		<AdditionalItem Name="ioddrm" Value="16" />
		<AdditionalItem Name="iolb" Value="15" />
		<AdditionalItem Name="ckinv" Value="14" />
		<AdditionalItem Name="ckdv" Value="12" />
		<AdditionalItem Name="cken" Value="9" />
		<AdditionalItem Name="dtosel" Value="5" />
		<AdditionalItem Name="dftlmt" Value="3" />
		<AdditionalItem Name="dftcmp" Value="2" />
		<AdditionalItem Name="dqscfg" Value="1" />
		<AdditionalItem Name="itmdmd" Value="0" />
	</RefParameter>

	<!-- PTR0 Register - Same construction but different default values for LPDDR2 and DDR3 -->
	<RefParameter Name="PTR0" Comment="PHY Timing Register 0 (PTR0)" DefaultValue="0x0022AA5B" TabName="Registers" Group="PUBL/PHY - MAIN CONTROL" Type="string" Visible="false">
		<Condition Diagnostic="" Expression="DDR3"/>
		<AdditionalItem Name="REGISTER" Value="" />
		<AdditionalItem Name="titmsrst" Value="18" />
		<AdditionalItem Name="tdlllock" Value="6" />
		<AdditionalItem Name="tdllsrst" Value="0" />
	</RefParameter>

	<RefParameter Name="PTR0" Comment="PHY Timing Register 0 (PTR0)" DefaultValue="0x0022AF9B" TabName="Registers" Group="PUBL/PHY - MAIN CONTROL" Type="string" Visible="false">
		<Condition Diagnostic="" Expression="LPDDR2|LPDDR3"/>
		<AdditionalItem Name="REGISTER" Value="" />
		<AdditionalItem Name="titmsrst" Value="18" />
		<AdditionalItem Name="tdlllock" Value="6" />
		<AdditionalItem Name="tdllsrst" Value="0" />
	</RefParameter>

	 <!-- PTR1 Register - Same construction but different default values for LPDDR2 and DDR3 -->
	<RefParameter Name="PTR1" Comment="PHY Timing Register 1 (PTR1)" DefaultValue="0x04841104" TabName="Registers" Group="PUBL/PHY - MAIN CONTROL" Type="string" Visible="false">
		<Condition Diagnostic="" Expression="DDR3"/>
		<AdditionalItem Name="REGISTER" Value="" />
		<AdditionalItem Name="tdinit1" Value="19" />
		<AdditionalItem Name="tdinit0" Value="0" />
	</RefParameter>

	<RefParameter Name="PTR1" Comment="PHY Timing Register 1 (PTR1)" DefaultValue="0x0604111D" TabName="Registers" Group="PUBL/PHY - MAIN CONTROL" Type="string" Visible="false">
		<Condition Diagnostic="" Expression="LPDDR2|LPDDR3"/>
		<AdditionalItem Name="REGISTER" Value="" />
		<AdditionalItem Name="tdinit1" Value="19" />
		<AdditionalItem Name="tdinit0" Value="0" />
	</RefParameter>

	 <!-- PTR2 Register - Same construction but different default values for LPDDR2 and DDR3 -->
	<RefParameter Name="PTR2" Comment="PHY Timing Register 2 (PTR2)" DefaultValue="0x042DA068" TabName="Registers" Group="PUBL/PHY - MAIN CONTROL" Type="string" Visible="false">
		<Condition Diagnostic="" Expression="DDR3"/>
		<AdditionalItem Name="REGISTER" Value="" />
		<AdditionalItem Name="tdinit3" Value="17" />
		<AdditionalItem Name="tdinit2" Value="0" />
	</RefParameter>

	<RefParameter Name="PTR2" Comment="PHY Timing Register 2 (PTR2)" DefaultValue="0x042DA072" TabName="Registers" Group="PUBL/PHY - MAIN CONTROL" Type="string" Visible="false">
		<Condition Diagnostic="" Expression="LPDDR2|LPDDR3"/>
		<AdditionalItem Name="REGISTER" Value="" />
		<AdditionalItem Name="tdinit3" Value="17" />
		<AdditionalItem Name="tdinit2" Value="0" />
	</RefParameter>

	<!-- ACIOCR Register - Same construction but different default values for LPDDR2 and DDR3 -->
	<RefParameter Name="ACIOCR" Comment="AC I/O Configuration Register (ACIOCR)" DefaultValue="0x10400812" TabName="Registers" Group="PUBL/PHY - MAIN CONTROL" Type="string" Visible="false">
		<Condition Diagnostic="" Expression="DDR3"/>
		<AdditionalItem Name="REGISTER" Value="" />
		<AdditionalItem Name="acsr" Value="30" />
		<AdditionalItem Name="rstiom" Value="29" />
		<AdditionalItem Name="rstpdr" Value="28" />
		<AdditionalItem Name="rstpdd" Value="27" />
		<AdditionalItem Name="rstodt" Value="26" />
		<AdditionalItem Name="rankpdr" Value="22" />
		<AdditionalItem Name="cspdd" Value="18" />
		<AdditionalItem Name="rankodt" Value="14" />
		<AdditionalItem Name="ckpdr" Value="11" />
		<AdditionalItem Name="ckpdd" Value="8" />
		<AdditionalItem Name="ckodt" Value="5" />
		<AdditionalItem Name="acpdr" Value="4" />
		<AdditionalItem Name="acpdd" Value="3" />
		<AdditionalItem Name="acodt" Value="2" />
		<AdditionalItem Name="acoe" Value="1" />
		<AdditionalItem Name="aciom" Value="0" />
	</RefParameter>

	<RefParameter Name="ACIOCR" Comment="AC I/O Configuration Register (ACIOCR)" DefaultValue="0x38400813" TabName="Registers" Group="PUBL/PHY - MAIN CONTROL" Type="string" Visible="false">
		<Condition Diagnostic="" Expression="LPDDR2|LPDDR3"/>
		<AdditionalItem Name="REGISTER" Value="" />
		<AdditionalItem Name="acsr" Value="30" />
		<AdditionalItem Name="rstiom" Value="29" />
		<AdditionalItem Name="rstpdr" Value="28" />
		<AdditionalItem Name="rstpdd" Value="27" />
		<AdditionalItem Name="rstodt" Value="26" />
		<AdditionalItem Name="rankpdr" Value="22" />
		<AdditionalItem Name="cspdd" Value="18" />
		<AdditionalItem Name="rankodt" Value="14" />
		<AdditionalItem Name="ckpdr" Value="11" />
		<AdditionalItem Name="ckpdd" Value="8" />
		<AdditionalItem Name="ckodt" Value="5" />
		<AdditionalItem Name="acpdr" Value="4" />
		<AdditionalItem Name="acpdd" Value="3" />
		<AdditionalItem Name="acodt" Value="2" />
		<AdditionalItem Name="acoe" Value="1" />
		<AdditionalItem Name="aciom" Value="0" />
	</RefParameter>

	<!-- DXCCR Register - Same construction but different default values for LPDDR2 and DDR3 -->
	<RefParameter Name="DXCCR" Comment="Byte lane  Common Configuration Register (DXCCR)" DefaultValue="0x00000C40" TabName="Registers" Group="PUBL/PHY - MAIN CONTROL" Type="string" Visible="false">
		<Condition Diagnostic="" Expression="DDR3"/>
		<AdditionalItem Name="REGISTER" Value="" />
		<AdditionalItem Name="awdt" Value="16" />
		<AdditionalItem Name="rvsel" Value="15" />
		<AdditionalItem Name="dqsnrst" Value="14" />
		<AdditionalItem Name="dqsnres" Value="8" />
		<AdditionalItem Name="dqsres" Value="4" />
		<AdditionalItem Name="dxpdr" Value="3" />
		<AdditionalItem Name="dxpdd" Value="2" />
		<AdditionalItem Name="dxiom" Value="1" />
		<AdditionalItem Name="dxodt" Value="0" />
	</RefParameter>

	<RefParameter Name="DXCCR" Comment="Byte lane  Common Configuration Register (DXCCR)" DefaultValue="0x00000C40" TabName="Registers" Group="PUBL/PHY - MAIN CONTROL" Type="string" Visible="false">
		<Condition Diagnostic="" Expression="LPDDR2|LPDDR3"/>
		<AdditionalItem Name="REGISTER" Value="" />
		<AdditionalItem Name="awdt" Value="16" />
		<AdditionalItem Name="rvsel" Value="15" />
		<AdditionalItem Name="dqsnrst" Value="14" />
		<AdditionalItem Name="dqsnres" Value="8" />
		<AdditionalItem Name="dqsres" Value="4" />
		<AdditionalItem Name="dxpdr" Value="3" />
		<AdditionalItem Name="dxpdd" Value="2" />
		<AdditionalItem Name="dxiom" Value="1" />
		<AdditionalItem Name="dxodt" Value="0" />
	</RefParameter>

	<!-- DSGCR Register - Same construction but different default values for LPDDR2 and DDR3 -->
	<RefParameter Name="DSGCR" Comment="DDR System General Configuration Register (DSGCR)" DefaultValue="0xF200011F" TabName="Registers" Group="PUBL/PHY - MAIN CONTROL" Type="string" Visible="false">
		<Condition Diagnostic="" Expression="DDR3"/>
		<AdditionalItem Name="REGISTER" Value="" />
		<AdditionalItem Name="ckeoe" Value="31" />
		<AdditionalItem Name="rstoe" Value="30" />
		<AdditionalItem Name="odtoe" Value="29" />
		<AdditionalItem Name="ckoe" Value="28" />
		<AdditionalItem Name="nl2oe" Value="25" />
		<AdditionalItem Name="nl2pd" Value="24" />
		<AdditionalItem Name="odtpdd" Value="20" />
		<AdditionalItem Name="ckepdd" Value="16" />
		<AdditionalItem Name="fxdlat" Value="12" />
		<AdditionalItem Name="nobub" Value="11" />
		<AdditionalItem Name="dqsge" Value="8" />
		<AdditionalItem Name="dqsgx" Value="5" />
		<AdditionalItem Name="lpdllpd" Value="4" />
		<AdditionalItem Name="lpiopd" Value="3" />
		<AdditionalItem Name="zuen" Value="2" />
		<AdditionalItem Name="bdisen" Value="1" />
		<AdditionalItem Name="puren" Value="0" />
	</RefParameter>

	<RefParameter Name="DSGCR" Comment="DDR System General Configuration Register (DSGCR)" DefaultValue="0x9100013D" TabName="Registers" Group="PUBL/PHY - MAIN CONTROL" Type="string" Visible="false">
		<Condition Diagnostic="" Expression="LPDDR2|LPDDR3"/>
		<AdditionalItem Name="REGISTER" Value="" />
		<AdditionalItem Name="ckeoe" Value="31" />
		<AdditionalItem Name="rstoe" Value="30" />
		<AdditionalItem Name="odtoe" Value="29" />
		<AdditionalItem Name="ckoe" Value="28" />
		<AdditionalItem Name="nl2oe" Value="25" />
		<AdditionalItem Name="nl2pd" Value="24" />
		<AdditionalItem Name="odtpdd" Value="20" />
		<AdditionalItem Name="ckepdd" Value="16" />
		<AdditionalItem Name="fxdlat" Value="12" />
		<AdditionalItem Name="nobub" Value="11" />
		<AdditionalItem Name="dqsge" Value="8" />
		<AdditionalItem Name="dqsgx" Value="5" />
		<AdditionalItem Name="lpdllpd" Value="4" />
		<AdditionalItem Name="lpiopd" Value="3" />
		<AdditionalItem Name="zuen" Value="2" />
		<AdditionalItem Name="bdisen" Value="1" />
		<AdditionalItem Name="puren" Value="0" />
	</RefParameter>

	<!-- DCR Register - Same construction but different default values for LPDDR2 and DDR3 -->
	<RefParameter Name="DCR" Comment="DRAM Configuration Register (DCR)" DefaultValue="0x0000000B" TabName="Registers" Group="PUBL/PHY - MAIN CONTROL" Type="string" Visible="false">
		<Condition Diagnostic="" Expression="DDR3"/>
		<AdditionalItem Name="REGISTER" Value="" />
		<AdditionalItem Name="tpd" Value="31" />
		<AdditionalItem Name="rdimm" Value="30" />
		<AdditionalItem Name="udimm" Value="29" />
		<AdditionalItem Name="ddr2t" Value="28" />
		<AdditionalItem Name="nosra" Value="27" />
		<AdditionalItem Name="ddrtype" Value="8" />
		<AdditionalItem Name="mprdq" Value="7" />
		<AdditionalItem Name="pdq" Value="4" />
		<AdditionalItem Name="ddr8bnk" Value="3" />
		<AdditionalItem Name="ddrmd" Value="0" />
	</RefParameter>

	<RefParameter Name="DCR" Comment="DRAM Configuration Register (DCR)" DefaultValue="0x0000000C" TabName="Registers" Group="PUBL/PHY - MAIN CONTROL" Type="string" Visible="false">
		<Condition Diagnostic="" Expression="LPDDR2"/>
		<AdditionalItem Name="REGISTER" Value="" />
		<AdditionalItem Name="tpd" Value="31" />
		<AdditionalItem Name="rdimm" Value="30" />
		<AdditionalItem Name="udimm" Value="29" />
		<AdditionalItem Name="ddr2t" Value="28" />
		<AdditionalItem Name="nosra" Value="27" />
		<AdditionalItem Name="ddrtype" Value="8" />
		<AdditionalItem Name="mprdq" Value="7" />
		<AdditionalItem Name="pdq" Value="4" />
		<AdditionalItem Name="ddr8bnk" Value="3" />
		<AdditionalItem Name="ddrmd" Value="0" />
	</RefParameter>
	
	<RefParameter Name="DCR" Comment="DRAM Configuration Register (DCR)" DefaultValue="0x0000000D" TabName="Registers" Group="PUBL/PHY - MAIN CONTROL" Type="string" Visible="false">
		<Condition Diagnostic="" Expression="LPDDR3"/>
		<AdditionalItem Name="REGISTER" Value="" />
		<AdditionalItem Name="tpd" Value="31" />
		<AdditionalItem Name="rdimm" Value="30" />
		<AdditionalItem Name="udimm" Value="29" />
		<AdditionalItem Name="ddr2t" Value="28" />
		<AdditionalItem Name="nosra" Value="27" />
		<AdditionalItem Name="ddrtype" Value="8" />
		<AdditionalItem Name="mprdq" Value="7" />
		<AdditionalItem Name="pdq" Value="4" />
		<AdditionalItem Name="ddr8bnk" Value="3" />
		<AdditionalItem Name="ddrmd" Value="0" />
	</RefParameter>

	<!-- DTPR0 Register - Same construction but different default values for LPDDR2 and DDR3 -->
	<RefParameter Name="DTPR0" Comment="DRAM Timing Parameters Register 0 (DTPR0)" DefaultValue="0x38D488D0" TabName="Registers" Group="PUBL/PHY - MAIN CONTROL" Type="string" Visible="false">
		<Condition Diagnostic="" Expression="DDR3"/>
		<AdditionalItem Name="REGISTER" Value="" />
		<AdditionalItem Name="tccd" Value="31" />
		<AdditionalItem Name="trc" Value="25" />
		<AdditionalItem Name="trrd" Value="21" />
		<AdditionalItem Name="tras" Value="16" />
		<AdditionalItem Name="trcd" Value="12" />
		<AdditionalItem Name="trp" Value="8" />
		<AdditionalItem Name="twtr" Value="5" />
		<AdditionalItem Name="trtp" Value="2" />
		<AdditionalItem Name="tmrd" Value="0" />
	</RefParameter>

	<RefParameter Name="DTPR0" Comment="DRAM Timing Parameters Register 0 (DTPR0)" DefaultValue="0x3092666E" TabName="Registers" Group="PUBL/PHY - MAIN CONTROL" Type="string" Visible="false">
		<Condition Diagnostic="" Expression="LPDDR2|LPDDR3"/>
		<AdditionalItem Name="REGISTER" Value="" />
		<AdditionalItem Name="tccd" Value="31" />
		<AdditionalItem Name="trc" Value="25" />
		<AdditionalItem Name="trrd" Value="21" />
		<AdditionalItem Name="tras" Value="16" />
		<AdditionalItem Name="trcd" Value="12" />
		<AdditionalItem Name="trp" Value="8" />
		<AdditionalItem Name="twtr" Value="5" />
		<AdditionalItem Name="trtp" Value="2" />
		<AdditionalItem Name="tmrd" Value="0" />
	</RefParameter>
	
	<!-- DTPR1 Register - Same construction but different default values for LPDDR2 and DDR3 -->
	<RefParameter Name="DTPR1" Comment="DRAM Timing Parameters Register 1 (DTPR1)" DefaultValue="0x098B00D8" TabName="Registers" Group="PUBL/PHY - MAIN CONTROL" Type="string" Visible="false">
		<Condition Diagnostic="" Expression="DDR3"/>
		<AdditionalItem Name="REGISTER" Value="" />
		<AdditionalItem Name="tdqsckmax" Value="27" />
		<AdditionalItem Name="tdqsckmin" Value="24" />
		<AdditionalItem Name="trfc" Value="16" />
		<AdditionalItem Name="trtodt" Value="11" />
		<AdditionalItem Name="tmod" Value="9" />
		<AdditionalItem Name="tfaw" Value="3" />
		<AdditionalItem Name="trtw" Value="2" />
		<AdditionalItem Name="taond" Value="0" />
	 </RefParameter>

	<RefParameter Name="DTPR1" Comment="DRAM Timing Parameters Register 1 (DTPR1)" DefaultValue="0x0A030090" TabName="Registers" Group="PUBL/PHY - MAIN CONTROL" Type="string" Visible="false">
		<Condition Diagnostic="" Expression="LPDDR2|LPDDR3"/>
		<AdditionalItem Name="REGISTER" Value="" />
		<AdditionalItem Name="tdqsckmax" Value="27" />
		<AdditionalItem Name="tdqsckmin" Value="24" />
		<AdditionalItem Name="trfc" Value="16" />
		<AdditionalItem Name="trtodt" Value="11" />
		<AdditionalItem Name="tmod" Value="9" />
		<AdditionalItem Name="tfaw" Value="3" />
		<AdditionalItem Name="trtw" Value="2" />
		<AdditionalItem Name="taond" Value="0" />
	 </RefParameter>

	<!-- DTPR2 Register - Same construction but different default values for LPDDR2 and DDR3 -->
	<RefParameter Name="DTPR2" Comment="DRAM Timing Parameters Register 2 (DTPR2)" DefaultValue="0x10023600" TabName="Registers" Group="PUBL/PHY - MAIN CONTROL" Type="string" Visible="false">
		<Condition Diagnostic="" Expression="DDR3"/>
		<AdditionalItem Name="REGISTER" Value="" />
		<AdditionalItem Name="tdllk" Value="19" />
		<AdditionalItem Name="tcke" Value="15" />
		<AdditionalItem Name="txp" Value="10" />
		<AdditionalItem Name="txs" Value="0" />
	 </RefParameter>

	<RefParameter Name="DTPR2" Comment="DRAM Timing Parameters Register 2 (DTPR2)" DefaultValue="0x20040D84" TabName="Registers" Group="PUBL/PHY - MAIN CONTROL" Type="string" Visible="false">
		<Condition Diagnostic="" Expression="LPDDR2|LPDDR3"/>
		<AdditionalItem Name="REGISTER" Value="" />
		<AdditionalItem Name="tdllk" Value="19" />
		<AdditionalItem Name="tcke" Value="15" />
		<AdditionalItem Name="txp" Value="10" />
		<AdditionalItem Name="txs" Value="0" />
	 </RefParameter>

	<!-- Note that some parameters are commented because not used for computation for the time being -->
	<RefParameter Name="MR0" Comment="Mode Register 0 (MR0)" DefaultValue="0x00000840" TabName="Registers" Group="PUBL/PHY - MAIN CONTROL" Type="string" Visible="false">
		<Condition Diagnostic="" Expression="DDR3"/>
		<AdditionalItem Name="REGISTER" Value="" />
		<!-- <AdditionalItem Name="rsvd" Value="13" /> -->
		<!-- <AdditionalItem Name="pd" Value="12" /> -->
		<AdditionalItem Name="MR0.WR" Value="9" />
		<!-- <AdditionalItem Name="dr" Value="8" /> -->
		<!-- <AdditionalItem Name="tm" Value="7" /> -->
		<AdditionalItem Name="MR0.CL" Value="4" />
		<!-- <AdditionalItem Name="bt" Value="3" /> -->
		<!-- <AdditionalItem Name="cl0" Value="2" /> -->
		<!-- <AdditionalItem Name="BL" Value="0" /> -->
	</RefParameter>

	<!-- Marked as Not Available for LPDDR2 and LPDDR3 but finally expected in device tree -->
	<RefParameter Name="MR0" Comment="Mode Register 0 (MR0)" DefaultValue="0x00000000" TabName="Registers" Group="PUBL/PHY - MAIN CONTROL" Type="string" Visible="false">
		<Condition Diagnostic="" Expression="LPDDR2|LPDDR3"/>
		<AdditionalItem Name="REGISTER" Value="" />
	</RefParameter>

	<!-- MR1 Register - Exists for all DDR Types, but with different format-->
	<!-- Note that some parameters are commented because not used for computation for the time being -->
	<RefParameter Name="MR1" Comment="Mode Register 1 (MR1)" DefaultValue="0x00000000" TabName="Registers" Group="PUBL/PHY - MAIN CONTROL" Type="string" Visible="false">
		<Condition Diagnostic="" Expression="DDR3"/>
		<AdditionalItem Name="REGISTER" Value="" />
		<!-- <AdditionalItem Name="qoff" Value="12" /> -->
		<!-- <AdditionalItem Name="tdqs" Value="11" /> -->
		<!-- <AdditionalItem Name="rtt2" Value="9" /> -->
		<!-- <AdditionalItem Name="level" Value="7" /> -->
		<!-- <AdditionalItem Name="rtt1" Value="6" /> -->
		<!-- <AdditionalItem Name="dic1" Value="5" /> -->
		<!-- <AdditionalItem Name="AL" Value="3" /> -->
		<!-- <AdditionalItem Name="rtt0" Value="2" /> -->
		<!-- <AdditionalItem Name="dic0" Value="1" /> -->
		<AdditionalItem Name="MR1.DIC0" Value="1" />
		<AdditionalItem Name="de" Value="0" />
	</RefParameter>

	<RefParameter Name="MR1" Comment="Mode Register 1 (MR1)" DefaultValue="0x000000A2" TabName="Registers" Group="PUBL/PHY - MAIN CONTROL" Type="string" Visible="false">
		<Condition Diagnostic="" Expression="LPDDR2|LPDDR3"/>
		<AdditionalItem Name="REGISTER" Value="" />
		<AdditionalItem Name="MR1.nWR" Value="5" />
		<AdditionalItem Name="MR1.BL" Value="0" />
	</RefParameter>

	<!-- MR2 Register - Exists for all DDR Types, but with different format -->
	<!-- Note that some parameters are commented because not used for computation for the time being -->
	<RefParameter Name="MR2" Comment="Mode Register 2 (MR2)" DefaultValue="0x00000208" TabName="Registers" Group="PUBL/PHY - MAIN CONTROL" Type="string" Visible="false">
		<Condition Diagnostic="" Expression="DDR3"/>
		<AdditionalItem Name="REGISTER" Value="" />
		<AdditionalItem Name="MR2.RTT" Value="9" />
		<!-- <AdditionalItem Name="srt" Value="7" /> -->
		<!-- <AdditionalItem Name="asr" Value="6" /> -->
		<AdditionalItem Name="MR2.ASR" Value="6" />
		<AdditionalItem Name="MR2.CWL" Value="3" />
	</RefParameter>

	<RefParameter Name="MR2" Comment="Mode Register 2 (MR2)" DefaultValue="0x00000005" TabName="Registers" Group="PUBL/PHY - MAIN CONTROL" Type="string" Visible="false">
		<Condition Diagnostic="" Expression="LPDDR2|LPDDR3"/>
		<AdditionalItem Name="REGISTER" Value="" />
		<AdditionalItem Name="MR2.RLWL" Value="0" />
	</RefParameter>

	<!-- MR3 Register - Exists for all DDR Types, but with different format -->
	<RefParameter Name="MR3" Comment="Mode Register 3 (MR3)" DefaultValue="0x00000000" TabName="Registers" Group="PUBL/PHY - MAIN CONTROL" Type="string" Visible="false">
		<Condition Diagnostic="" Expression="DDR3"/>
		<AdditionalItem Name="REGISTER" Value="" />
		<AdditionalItem Name="mpr" Value="2" />
		<AdditionalItem Name="mprloc" Value="0" />
	</RefParameter>

	<RefParameter Name="MR3" Comment="Mode Register 3 (MR3)" DefaultValue="0x00000003" TabName="Registers" Group="PUBL/PHY - MAIN CONTROL" Type="string" Visible="false">
		<Condition Diagnostic="" Expression="LPDDR2|LPDDR3"/>
		<AdditionalItem Name="REGISTER" Value="" />
		<AdditionalItem Name="ds" Value="0" />
	</RefParameter>

	<!-- ODTCR Register - Same construction but different default values for LPDDR2 and DDR3 -->
	<RefParameter Name="ODTCR" Comment="ODT Configuration Register (ODTCR)" DefaultValue="0x00010000" TabName="Registers" Group="PUBL/PHY - MAIN CONTROL" Type="string" Visible="false">
		<Condition Diagnostic="" Expression="DDR3"/>
		<AdditionalItem Name="REGISTER" Value="" />
		<AdditionalItem Name="wrodt3" Value="28" />
		<AdditionalItem Name="wrodt2" Value="24" />
		<AdditionalItem Name="wrodt1" Value="20" />
		<AdditionalItem Name="wrodt0" Value="16" />
		<AdditionalItem Name="rdodt3" Value="12" />
		<AdditionalItem Name="rdodt2" Value="8" />
		<AdditionalItem Name="rdodt1" Value="4" />
		<AdditionalItem Name="rdodt0" Value="0" />
	 </RefParameter>

	<RefParameter Name="ODTCR" Comment="ODT Configuration Register (ODTCR)" DefaultValue="0x00000000" TabName="Registers" Group="PUBL/PHY - MAIN CONTROL" Type="string" Visible="false">
		<Condition Diagnostic="" Expression="LPDDR2|LPDDR3"/>
		<AdditionalItem Name="REGISTER" Value="" />
		<AdditionalItem Name="wrodt3" Value="28" />
		<AdditionalItem Name="wrodt2" Value="24" />
		<AdditionalItem Name="wrodt1" Value="20" />
		<AdditionalItem Name="wrodt0" Value="16" />
		<AdditionalItem Name="rdodt3" Value="12" />
		<AdditionalItem Name="rdodt2" Value="8" />
		<AdditionalItem Name="rdodt1" Value="4" />
		<AdditionalItem Name="rdodt0" Value="0" />
	 </RefParameter>

	<!-- DTAR Register - Same construction and same default values for LPDDR2 and DDR3 -->
	<!--  From "STMPU_uMCLT2_configuration_parameters_v1.25.xlsm", DTAR is changed to CAT6, no need to compute and display it		
	<RefParameter Name="DTAR" Comment="Data Training Address Register (DTAR)" DefaultValue="0x00000000" TabName="Registers" Group="PUBL/PHY - MAIN CONTROL" Type="string" Visible="false">
		<AdditionalItem Name="REGISTER" Value="" />
		<AdditionalItem Name="dtmpr" Value="31" />
		<AdditionalItem Name="dtbank" Value="28" />
		<AdditionalItem Name="dtrow" Value="12" />
		<AdditionalItem Name="dtcol" Value="0" />
	 </RefParameter>
	 -->

         <!-- ZQ0CR1 Register - DDR3 -->
	<RefParameter Name="ZQ0CR1" Comment="ZQ Control (ZQ0CR1)" DefaultValue="0x00000038" TabName="Registers" Group="PUBL/PHY - ZQ Control" Type="string" Visible="false">
		<Condition Diagnostic="" Expression="DDR3"/>
                <AdditionalItem Name="REGISTER" Value="" />
		<AdditionalItem Name="zprog" Value="0" />
	 </RefParameter>

         <!-- ZQ0CR1 Register - Same construction and same default values for LPDDR2 and LPDDR3 -->
	<RefParameter Name="ZQ0CR1" Comment="ZQ Control (ZQ0CR1)" DefaultValue="0x00000018" TabName="Registers" Group="PUBL/PHY - ZQ Control" Type="string" Visible="false">
	    <Condition Diagnostic="" Expression="LPDDR2|LPDDR3"/>
            <AdditionalItem Name="REGISTER" Value="" />
	    <AdditionalItem Name="zprog" Value="0" />
	 </RefParameter>

	<!-- DX0GCR Register - DDR3 -->
	<RefParameter Name="DX0GCR" Comment="Byte lane 0 General Configuration Register (DX0GCR)" DefaultValue="0x0000CE81" TabName="Registers" Group="PUBL/PHY - BYTE LANE 0 TIMING REGISTERS" Type="string" Visible="false">
	    <Condition Diagnostic="" Expression="DDR3"/>
		<AdditionalItem Name="REGISTER" Value="" />
		<AdditionalItem Name="0r0rvsl" Value="14" />
		<AdditionalItem Name="0rttoal" Value="13" />
		<AdditionalItem Name="0rttoh" Value="11" />
		<AdditionalItem Name="0dqrtt" Value="10" />
		<AdditionalItem Name="0dqsrtt" Value="9" />
		<AdditionalItem Name="0dsen" Value="7" />
		<AdditionalItem Name="0dqsrpd" Value="6" />
		<AdditionalItem Name="0dxpdr" Value="5" />
		<AdditionalItem Name="0dxpdd" Value="4" />
		<AdditionalItem Name="0dxiom" Value="3" />
		<AdditionalItem Name="0dqodt" Value="2" />
		<AdditionalItem Name="0dqsodt" Value="1" />
		<AdditionalItem Name="0dxen" Value="0" />
	 </RefParameter>

	<!-- DX0GCR Register - Same construction and same default values for LPDDR2 and LPDDR3 -->
	<RefParameter Name="DX0GCR" Comment="Byte lane 0 General Configuration Register (DX0GCR)" DefaultValue="0x0000C881" TabName="Registers" Group="PUBL/PHY - BYTE LANE 0 TIMING REGISTERS" Type="string" Visible="false">
	    <Condition Diagnostic="" Expression="LPDDR2|LPDDR3"/>
		<AdditionalItem Name="REGISTER" Value="" />
		<AdditionalItem Name="0r0rvsl" Value="14" />
		<AdditionalItem Name="0rttoal" Value="13" />
		<AdditionalItem Name="0rttoh" Value="11" />
		<AdditionalItem Name="0dqrtt" Value="10" />
		<AdditionalItem Name="0dqsrtt" Value="9" />
		<AdditionalItem Name="0dsen" Value="7" />
		<AdditionalItem Name="0dqsrpd" Value="6" />
		<AdditionalItem Name="0dxpdr" Value="5" />
		<AdditionalItem Name="0dxpdd" Value="4" />
		<AdditionalItem Name="0dxiom" Value="3" />
		<AdditionalItem Name="0dqodt" Value="2" />
		<AdditionalItem Name="0dqsodt" Value="1" />
		<AdditionalItem Name="0dxen" Value="0" />
	 </RefParameter>

	<!-- DX1GCR Register - DDR3 -->
	<RefParameter Name="DX1GCR" Comment="Byte lane 1 General Configuration Register (DX1GCR)" DefaultValue="0x0000CE81" TabName="Registers" Group="PUBL/PHY - BYTE LANE 1 TIMING REGISTERS" Type="string" Visible="false">
		<Condition Diagnostic="" Expression="DDR3"/>
		<AdditionalItem Name="REGISTER" Value="" />
		<AdditionalItem Name="1r0rvsl" Value="14" />
		<AdditionalItem Name="1rttoal" Value="13" />
		<AdditionalItem Name="1rttoh" Value="11" />
		<AdditionalItem Name="1dqrtt" Value="10" />
		<AdditionalItem Name="1dqsrtt" Value="9" />
		<AdditionalItem Name="1dsen" Value="7" />
		<AdditionalItem Name="1dqsrpd" Value="6" />
		<AdditionalItem Name="1dxpdr" Value="5" />
		<AdditionalItem Name="1dxpdd" Value="4" />
		<AdditionalItem Name="1dxiom" Value="3" />
		<AdditionalItem Name="1dqodt" Value="2" />
		<AdditionalItem Name="1dqsodt" Value="1" />
		<AdditionalItem Name="1dxen" Value="0" />
	 </RefParameter>

	<!-- DX1GCR Register - Same construction and same default values for LPDDR2 and LPDDR3 -->
	<RefParameter Name="DX1GCR" Comment="Byte lane 1 General Configuration Register (DX1GCR)" DefaultValue="0x0000C881" TabName="Registers" Group="PUBL/PHY - BYTE LANE 1 TIMING REGISTERS" Type="string" Visible="false">
		<Condition Diagnostic="" Expression="LPDDR2|LPDDR3"/>
		<AdditionalItem Name="REGISTER" Value="" />
		<AdditionalItem Name="1r0rvsl" Value="14" />
		<AdditionalItem Name="1rttoal" Value="13" />
		<AdditionalItem Name="1rttoh" Value="11" />
		<AdditionalItem Name="1dqrtt" Value="10" />
		<AdditionalItem Name="1dqsrtt" Value="9" />
		<AdditionalItem Name="1dsen" Value="7" />
		<AdditionalItem Name="1dqsrpd" Value="6" />
		<AdditionalItem Name="1dxpdr" Value="5" />
		<AdditionalItem Name="1dxpdd" Value="4" />
		<AdditionalItem Name="1dxiom" Value="3" />
		<AdditionalItem Name="1dqodt" Value="2" />
		<AdditionalItem Name="1dqsodt" Value="1" />
		<AdditionalItem Name="1dxen" Value="0" />
	 </RefParameter>

	<!-- DX2GCR Register - DDR3 -->
	<RefParameter Name="DX2GCR" Comment="Byte lane 2 General Configuration Register (DX2GCR)" DefaultValue="0x0000CE81" TabName="Registers" Group="PUBL/PHY - BYTE LANE 2 TIMING REGISTERS" Type="string" Visible="false">
	    <Condition Diagnostic="" Expression="DDR3"/>
		<AdditionalItem Name="REGISTER" Value="" />
		<AdditionalItem Name="2r0rvsl" Value="14" />
		<AdditionalItem Name="2rttoal" Value="13" />
		<AdditionalItem Name="2rttoh" Value="11" />
		<AdditionalItem Name="2dqrtt" Value="10" />
		<AdditionalItem Name="2dqsrtt" Value="9" />
		<AdditionalItem Name="2dsen" Value="7" />
		<AdditionalItem Name="2dqsrpd" Value="6" />
		<AdditionalItem Name="2dxpdr" Value="5" />
		<AdditionalItem Name="2dxpdd" Value="4" />
		<AdditionalItem Name="2dxiom" Value="3" />
		<AdditionalItem Name="2dqodt" Value="2" />
		<AdditionalItem Name="2dqsodt" Value="1" />
		<AdditionalItem Name="2dxen" Value="0" />
	</RefParameter>

	<!-- DX2GCR Register - Same construction and same default values for LPDDR2 and LPDDR3 -->
	<RefParameter Name="DX2GCR" Comment="Byte lane 2 General Configuration Register (DX2GCR)" DefaultValue="0x0000C881" TabName="Registers" Group="PUBL/PHY - BYTE LANE 2 TIMING REGISTERS" Type="string" Visible="false">
	    <Condition Diagnostic="" Expression="LPDDR2|LPDDR3"/>
		<AdditionalItem Name="REGISTER" Value="" />
		<AdditionalItem Name="2r0rvsl" Value="14" />
		<AdditionalItem Name="2rttoal" Value="13" />
		<AdditionalItem Name="2rttoh" Value="11" />
		<AdditionalItem Name="2dqrtt" Value="10" />
		<AdditionalItem Name="2dqsrtt" Value="9" />
		<AdditionalItem Name="2dsen" Value="7" />
		<AdditionalItem Name="2dqsrpd" Value="6" />
		<AdditionalItem Name="2dxpdr" Value="5" />
		<AdditionalItem Name="2dxpdd" Value="4" />
		<AdditionalItem Name="2dxiom" Value="3" />
		<AdditionalItem Name="2dqodt" Value="2" />
		<AdditionalItem Name="2dqsodt" Value="1" />
		<AdditionalItem Name="2dxen" Value="0" />
	</RefParameter>

	<!-- DX3GCR Register - DDR3 -->
	<RefParameter Name="DX3GCR" Comment="Byte lane 3 General Configuration Register (DX3GCR)" DefaultValue="0x0000CE81" TabName="Registers" Group="PUBL/PHY - BYTE LANE 3 TIMING REGISTERS" Type="string" Visible="false">
	    <Condition Diagnostic="" Expression="DDR3"/>
		<AdditionalItem Name="REGISTER" Value="" />
		<AdditionalItem Name="3r0rvsl" Value="14" />
		<AdditionalItem Name="3rttoal" Value="13" />
		<AdditionalItem Name="3rttoh" Value="11" />
		<AdditionalItem Name="3dqrtt" Value="10" />
		<AdditionalItem Name="3dqsrtt" Value="9" />
		<AdditionalItem Name="3dsen" Value="7" />
		<AdditionalItem Name="3dqsrpd" Value="6" />
		<AdditionalItem Name="3dxpdr" Value="5" />
		<AdditionalItem Name="3dxpdd" Value="4" />
		<AdditionalItem Name="3dxiom" Value="3" />
		<AdditionalItem Name="3dqodt" Value="2" />
		<AdditionalItem Name="3dqsodt" Value="1" />
		<AdditionalItem Name="3dxen" Value="0" />
	</RefParameter>

	<!-- DX3GCR Register - Same construction and same default values for LPDDR2 and LPDDR3 -->
	<RefParameter Name="DX3GCR" Comment="Byte lane 3 General Configuration Register (DX3GCR)" DefaultValue="0x0000C881" TabName="Registers" Group="PUBL/PHY - BYTE LANE 3 TIMING REGISTERS" Type="string" Visible="false">
	    <Condition Diagnostic="" Expression="LPDDR2|LPDDR3"/>
		<AdditionalItem Name="REGISTER" Value="" />
		<AdditionalItem Name="3r0rvsl" Value="14" />
		<AdditionalItem Name="3rttoal" Value="13" />
		<AdditionalItem Name="3rttoh" Value="11" />
		<AdditionalItem Name="3dqrtt" Value="10" />
		<AdditionalItem Name="3dqsrtt" Value="9" />
		<AdditionalItem Name="3dsen" Value="7" />
		<AdditionalItem Name="3dqsrpd" Value="6" />
		<AdditionalItem Name="3dxpdr" Value="5" />
		<AdditionalItem Name="3dxpdd" Value="4" />
		<AdditionalItem Name="3dxiom" Value="3" />
		<AdditionalItem Name="3dqodt" Value="2" />
		<AdditionalItem Name="3dqsodt" Value="1" />
		<AdditionalItem Name="3dxen" Value="0" />
	</RefParameter>

	<!-- ################################################################################################-->
	<!--############################# DDR ADDRESS MAPPING REGISTERS DEFINITION###########################-->
	<!--#################################################################################################-->

	<!-- The address mapping registers are common to all DDR types -->

    <RefParameter Name="ADDRMAP1" Comment="Address Map Register 1" DefaultValue="0x00080808" TabName="Registers" Group="UMCTL2/CTRL - ADDRESS MAP CONTROL" Type="string" Visible="false">
		<AdditionalItem Name="REGISTER" Value="" />
		<AdditionalItem Name="addrmap_bank_b2" Value="16" />
		<AdditionalItem Name="addrmap_bank_b1" Value="8" />
		<AdditionalItem Name="addrmap_bank_b0" Value="0" />
	</RefParameter>

	 <RefParameter Name="ADDRMAP2" Comment="Address Map Register 2" DefaultValue="0x00000000" TabName="Registers" Group="UMCTL2/CTRL - ADDRESS MAP CONTROL" Type="string" Visible="false">
		<AdditionalItem Name="REGISTER" Value="" />
		<AdditionalItem Name="addrmap_col_b5" Value="24" />
		<AdditionalItem Name="addrmap_col_b4" Value="16" />
		<AdditionalItem Name="addrmap_col_b3" Value="8" />
		<AdditionalItem Name="addrmap_col_b2" Value="0" />
	</RefParameter>

	 <RefParameter Name="ADDRMAP3" Comment="Address Map Register 3" DefaultValue="0x00000000" TabName="Registers" Group="UMCTL2/CTRL - ADDRESS MAP CONTROL" Type="string" Visible="false">
		<AdditionalItem Name="REGISTER" Value="" />
		<AdditionalItem Name="addrmap_col_b9" Value="24" />
		<AdditionalItem Name="addrmap_col_b8" Value="16" />
		<AdditionalItem Name="addrmap_col_b7" Value="8" />
		<AdditionalItem Name="addrmap_col_b6" Value="0" />
	</RefParameter>

	<RefParameter Name="ADDRMAP4" Comment="Address Map Register 4" DefaultValue="0x00001F1F" TabName="Registers" Group="UMCTL2/CTRL - ADDRESS MAP CONTROL" Type="string" Visible="false">
		<AdditionalItem Name="REGISTER" Value="" />
		<AdditionalItem Name="addrmap_col_b11" Value="8" />
		<AdditionalItem Name="addrmap_col_b10" Value="0" />
	</RefParameter>

	 <RefParameter Name="ADDRMAP5" Comment="Address Map Register 5" DefaultValue="0x07070707" TabName="Registers" Group="UMCTL2/CTRL - ADDRESS MAP CONTROL" Type="string" Visible="false">
		<AdditionalItem Name="REGISTER" Value="" />
		<AdditionalItem Name="addrmap_row_b11" Value="24" />
		<AdditionalItem Name="addrmap_row_b2_10" Value="16" />
		<AdditionalItem Name="addrmap_row_b1" Value="8" />
		<AdditionalItem Name="addrmap_row_b0" Value="0" />
	</RefParameter>

	 <RefParameter Name="ADDRMAP6" Comment="Address Map Register 6" DefaultValue="0x0F070707" TabName="Registers" Group="UMCTL2/CTRL - ADDRESS MAP CONTROL" Type="string" Visible="false">
		<AdditionalItem Name="REGISTER" Value="" />
		<AdditionalItem Name="lpddr3_6gb_12gb" Value="31" />
		<AdditionalItem Name="addrmap_row_b15" Value="24" />
		<AdditionalItem Name="addrmap_row_b14" Value="16" />
		<AdditionalItem Name="addrmap_row_b13" Value="8" />
		<AdditionalItem Name="addrmap_row_b12" Value="0" />
	</RefParameter>

	 <RefParameter Name="ADDRMAP9" Comment="Address Map Register 9" DefaultValue="0x00000000" TabName="Registers" Group="UMCTL2/CTRL - ADDRESS MAP CONTROL" Type="string" Visible="false">
		<AdditionalItem Name="REGISTER" Value="" />
		<AdditionalItem Name="addrmap_row_b5" Value="24" />
		<AdditionalItem Name="addrmap_row_b4" Value="16" />
		<AdditionalItem Name="addrmap_row_b3" Value="8" />
		<AdditionalItem Name="addrmap_row_b2" Value="0" />
	</RefParameter>

	 <RefParameter Name="ADDRMAP10" Comment="Address Map Register 10" DefaultValue="0x00000000" TabName="Registers" Group="UMCTL2/CTRL - ADDRESS MAP CONTROL" Type="string" Visible="false">
		<AdditionalItem Name="REGISTER" Value="" />
		<AdditionalItem Name="addrmap_row_b9" Value="24" />
		<AdditionalItem Name="addrmap_row_b8" Value="16" />
		<AdditionalItem Name="addrmap_row_b7" Value="8" />
		<AdditionalItem Name="addrmap_row_b6" Value="0" />
	</RefParameter>

	 <RefParameter Name="ADDRMAP11" Comment="Address Map Register 11" DefaultValue="0x00000000" TabName="Registers" Group="UMCTL2/CTRL - ADDRESS MAP CONTROL" Type="string" Visible="false">
		<AdditionalItem Name="REGISTER" Value="" />
		<AdditionalItem Name="addrmap_row_b10" Value="0" />
	</RefParameter>

	<!-- ################################################################################################-->
	<!--############################################# RefMode Definition ################################-->
	<!--#################################################################################################-->

	<!-- DDR RefMode for DDR3 basic view -->
	<RefMode Abstract="true" HalMode="tbc" Name="DDR3">
		<Condition Diagnostic="" Expression="DDR3 &amp; WIDTH_SET &amp; DENSITY_SET"/>
		<ConfigForMode>tbc</ConfigForMode>
		<!-- DDR3 BAsic Parameters from there -->
		<Parameter Name="DDR_Frequency"/>
        <Parameter Name="SPEED_BIN_GRADE"/>
		<Parameter Name="IMPEDANCE_DURING_READ"/>
		<Parameter Name="IMPEDANCE_DURING_WRITE"/>
		<!-- DIE / PACKAGE SPECIFIC PARAMETERS -->
		<Parameter Name="CubeProgrammer_Minimal_Version"/>
		<Parameter Name="DDR_Start_Address"/>
		<!-- SYSTEM PARAMETERS -->
		<Parameter Name="ADDRESS_MAPPING"/>
		<Parameter Name="RELAXED_TIMING_MODE"/>
		<Parameter Name="TEMPERATURE_OVER_85C"/>
		<Parameter Name="SCHEDULING_AND_QOS"/>
		<Parameter Name="BL"/>
		<!-- JEDEC CORE TIMINGS -->
		<Parameter Name="CL"/>
		<Parameter Name="CWL"/>
		<Parameter Name="tWR"/>
		<Parameter Name="tREFI"/>
		<Parameter Name="tRFC"/>
		<Parameter Name="tRCD"/>
		<Parameter Name="tRP"/>
		<Parameter Name="tRC"/>
                <Parameter Name="tCKESR"/>
		<Parameter Name="tRAS"/>
		<!-- COMMAND AND ADDRESS TIMINGS -->
		<Parameter Name="tRASmax"/>
		<Parameter Name="tRTP"/>
		<Parameter Name="tWTR"/>
		<Parameter Name="tMRD"/>
		<Parameter Name="tMOD"/>
		<Parameter Name="tCCD"/>
		<Parameter Name="tRRD"/>
		<Parameter Name="tFAW"/>
		<!-- SELF REFRESH TIMINGS -->
                <Parameter Name="tXS"/>
		<Parameter Name="tXSDLL"/>
		<Parameter Name="tCKSRE"/>
		<Parameter Name="tCKSRX"/>
		<!-- POWER DOWN TIMINGS -->
		<Parameter Name="tXP"/>
		<Parameter Name="tCKE"/>
		<Parameter Name="tXPDLL"/>
		<!-- NON VISIBLE PARAMETERS BELOW -->
		<Parameter Name="WL"/>
		<Parameter Name="RL"/>
		<Parameter Name="t_xp"/>
		<Parameter Name="t_rd2pre"/>
		<Parameter Name="t_rp"/>
		<Parameter Name="t_rc"/>
		<Parameter Name="write_latency"/>
		<Parameter Name="read_latency"/>
		<Parameter Name="rd2wr"/>
		<Parameter Name="wr2rd"/>
		<Parameter Name="t_mrw"/>
		<Parameter Name="t_mod"/>
		<Parameter Name="t_mrd"/>
		<Parameter Name="t_rcd"/>
		<Parameter Name="t_ccd"/>
		<Parameter Name="t_rrd"/>
		<Parameter Name="t_cksrx"/>
		<Parameter Name="t_cksre"/>
		<Parameter Name="t_ckesr"/>
		<Parameter Name="t_cke"/>
		<Parameter Name="t_ckdpde"/>
		<Parameter Name="t_ckdpdx"/>
		<Parameter Name="t_ckcsx"/>
		<Parameter Name="t_ckpde"/>
		<Parameter Name="t_ckpdx"/>
		<Parameter Name="t_xs_dll_x32"/>
		<Parameter Name="t_xs_x32"/>
		<Parameter Name="t_xsr"/>
		<Parameter Name="t_rfc_nom_x1_x32"/>
		<Parameter Name="t_rfc_min"/>
		<Parameter Name="wr_odt_hold"/>
		<Parameter Name="wr_odt_delay"/>
		<Parameter Name="rd_odt_hold"/>
		<Parameter Name="rd_odt_delay"/>
		<Parameter Name="dfi_t_rddata_en"/>
		<Parameter Name="dfi_tphy_wrlat"/>
		<Parameter Name="tdlllock"/>
		<Parameter Name="tdllsrst"/>
		<Parameter Name="tdinit1"/>
		<Parameter Name="tdinit0"/>
		<Parameter Name="tdinit2"/>
		<Parameter Name="tdinit3"/>
		<Parameter Name="tccd"/>
		<Parameter Name="trc"/>
		<Parameter Name="trrd"/>
		<Parameter Name="tras"/>
		<Parameter Name="trcd"/>
		<Parameter Name="trp"/>
		<Parameter Name="twtr"/>
		<Parameter Name="trtp"/>
		<Parameter Name="tmrd"/>
		<Parameter Name="tdqsckmax"/>
		<Parameter Name="tdqsckmin"/>
		<Parameter Name="trfc"/>
		<Parameter Name="trtodt"/>
		<Parameter Name="tmod"/>
		<Parameter Name="tfaw"/>
		<Parameter Name="trtw"/>
		<Parameter Name="taond"/>
		<Parameter Name="tdllk"/>
		<Parameter Name="tcke"/>
		<Parameter Name="txp"/>
		<Parameter Name="txs"/>
		<Parameter Name="MR0.WR"/>
		<Parameter Name="MR0.CL"/>
		<Parameter Name="MR1.DIC0"/>
		<Parameter Name="MR2.CWL"/>
		<Parameter Name="MR2.RTT"/>
		<Parameter Name="MR2.ASR"/>
		<Parameter Name="wr2pre"/>
		<Parameter Name="t_faw"/>
		<Parameter Name="t_ras_max"/>
		<Parameter Name="t_ras_min"/>
		<!-- Hidden parameters from there -->
		<Parameter Name="pageclose"/>
		<Parameter Name="burst_rdwr"/>
		<Parameter Name="dll_off_mode"/>
		<Parameter Name="data_bus_width"/>
		<Parameter Name="en_2t_timing_mode"/>
		<Parameter Name="burstchop"/>
		<Parameter Name="lpddr3"/>
		<Parameter Name="lpddr2"/>
		<Parameter Name="ddr3"/>
		<Parameter Name="mr_wr"/>
		<Parameter Name="mr_addr"/>
		<Parameter Name="mr_rank"/>
		<Parameter Name="mr_type"/>
		<Parameter Name="mr_data"/>
		<Parameter Name="derate_byte"/>
		<Parameter Name="derate_value"/>
		<Parameter Name="derate_enable"/>
		<Parameter Name="mr4_read_interval"/>
		<Parameter Name="dis_cam_drain_selfref"/>
		<Parameter Name="selfref_sw"/>
		<Parameter Name="en_dfi_dram_clk_disable"/>
		<Parameter Name="deeppowerdown_en"/>
		<Parameter Name="powerdown_en"/>
		<Parameter Name="selfref_en"/>
		<Parameter Name="selfref_to_x32"/>
		<Parameter Name="t_dpd_x4096"/>
		<Parameter Name="powerdown_to_x32"/>
		<Parameter Name="hw_lp_exit_idle_x32"/>
		<Parameter Name="hw_lp_exit_idle_en"/>
		<Parameter Name="hw_lp_en"/>
		<Parameter Name="refresh_margin"/>
		<Parameter Name="refresh_to_x32"/>
		<Parameter Name="refresh_burst"/>
		<Parameter Name="per_bank_refresh"/>
		<Parameter Name="refresh_update_level"/>
		<Parameter Name="dis_auto_refresh"/>
		<Parameter Name="dfi_alert_err_cnt_clr"/>
		<Parameter Name="dfi_alert_err_int_clr"/>
		<Parameter Name="dfi_alert_err_int_en"/>
		<Parameter Name="dis_auto_zq"/>
		<Parameter Name="dis_srx_zqcl"/>
		<Parameter Name="zq_resistor_shared"/>
		<Parameter Name="t_zq_long_nop"/>
		<Parameter Name="t_zq_short_nop"/>
		<Parameter Name="dfi_t_ctrl_delay"/>
		<Parameter Name="dfi_tphy_wrdata"/>
		<Parameter Name="dfi_t_wrdata_delay"/>
		<Parameter Name="dfi_t_dram_clk_disable"/>
		<Parameter Name="dfi_t_dram_clk_enable"/>
		<Parameter Name="dfi_tlp_resp"/>
		<Parameter Name="dfi_lp_wakeup_dpd"/>
		<Parameter Name="dfi_lp_en_dpd"/>
		<Parameter Name="dfi_lp_wakeup_sr"/>
		<Parameter Name="dfi_lp_en_sr"/>
		<Parameter Name="dfi_lp_wakeup_pd"/>
		<Parameter Name="dfi_lp_en_pd"/>
		<Parameter Name="dis_auto_ctrlupd"/>
		<Parameter Name="dis_auto_ctrlupd_srx"/>
		<Parameter Name="ctrlupd_pre_srx"/>
		<Parameter Name="dfi_t_ctrlup_max"/>
		<Parameter Name="dfi_t_ctrlup_min"/>
		<Parameter Name="dfi_t_ctrlupd_interval_min_x1024"/>
		<Parameter Name="dfi_t_ctrlupd_interval_max_x1024"/>
		<Parameter Name="dfi_phyupd_en"/>
		<Parameter Name="dfi_phymstr_en"/>
		<Parameter Name="rank0_rd_odt"/>
		<Parameter Name="rank0_wr_odt"/>
		<Parameter Name="rdwr_idle_gap"/>
		<Parameter Name="go2critical_hysteresis"/>
		<Parameter Name="lpr_num_entries"/>
		<Parameter Name="prefer_write"/>
		<Parameter Name="force_low_pri_n"/>
		<Parameter Name="pageclose_timer"/>
		<Parameter Name="hpr_xact_run_length"/>
		<Parameter Name="hpr_max_starve"/>
		<Parameter Name="lpr_xact_run_length"/>
		<Parameter Name="lpr_max_starve"/>
		<Parameter Name="w_xact_run_length"/>
		<Parameter Name="w_max_starve"/>
		<Parameter Name="dis_collision_page_opt"/>
		<Parameter Name="dis_wc"/>
		<Parameter Name="dis_hif"/>
		<Parameter Name="dis_dq"/>
		<Parameter Name="ctrl_upd"/>
		<Parameter Name="zq_calib_short"/>
		<Parameter Name="rank0_refresh"/>
		<Parameter Name="rd_poison_intr_clr"/>
		<Parameter Name="rd_poison_intr_en"/>
		<Parameter Name="rd_poison_slverr_en"/>
		<Parameter Name="wr_poison_intr_clr"/>
		<Parameter Name="wr_poison_intr_en"/>
		<Parameter Name="wr_poison_slverr_en"/>
		<Parameter Name="bl_exp_mode"/>
		<Parameter Name="pagematch_limit"/>
		<Parameter Name="go2critical_en"/>
		<Parameter Name="0rdwr_ordered_en"/>
		<Parameter Name="0rd_port_pagematch_en"/>
		<Parameter Name="0rd_port_urgent_en"/>
		<Parameter Name="0rd_port_aging_en"/>
		<Parameter Name="0rd_port_priority"/>
		<Parameter Name="0wr_port_pagematch_en"/>
		<Parameter Name="0wr_port_urgent_en"/>
		<Parameter Name="0wr_port_aging_en"/>
		<Parameter Name="0wr_port_priority"/>
		<Parameter Name="0rqos_map_region2"/>
		<Parameter Name="0rqos_map_region1"/>
		<Parameter Name="0rqos_map_region0"/>
		<Parameter Name="0rqos_map_level2"/>
		<Parameter Name="0rqos_map_level1"/>
		<Parameter Name="0rqos_map_timeoutr"/>
		<Parameter Name="0rqos_map_timeoutb"/>
		<Parameter Name="0wqos_map_region2"/>
		<Parameter Name="0wqos_map_region1"/>
		<Parameter Name="0wqos_map_region0"/>
		<Parameter Name="0wqos_map_level2"/>		
		<Parameter Name="0wqos_map_level1"/>
		<Parameter Name="0wqos_map_timeout2"/>
		<Parameter Name="0wqos_map_timeout1"/>
		<Parameter Name="1rdwr_ordered_en"/>
		<Parameter Name="1rd_port_pagematch_en"/>
		<Parameter Name="1rd_port_urgent_en"/>
		<Parameter Name="1rd_port_aging_en"/>
		<Parameter Name="1rd_port_priority"/>
		<Parameter Name="1wr_port_pagematch_en"/>
		<Parameter Name="1wr_port_urgent_en"/>
		<Parameter Name="1wr_port_aging_en"/>
		<Parameter Name="1wr_port_priority"/>
		<Parameter Name="1rqos_map_region2"/>
		<Parameter Name="1rqos_map_region1"/>
		<Parameter Name="1rqos_map_region0"/>
		<Parameter Name="1rqos_map_level2"/>
		<Parameter Name="1rqos_map_level1"/>
		<Parameter Name="1rqos_map_timeoutr"/>
		<Parameter Name="1rqos_map_timeoutb"/>
		<Parameter Name="1wqos_map_region2"/>
		<Parameter Name="1wqos_map_region1"/>
		<Parameter Name="1wqos_map_region0"/>
		<Parameter Name="1wqos_map_level2"/>
		<Parameter Name="1wqos_map_level1"/>
		<Parameter Name="1wqos_map_timeout2"/>
		<Parameter Name="1wqos_map_timeout1"/>
		<Parameter Name="lbmode"/>
		<Parameter Name="lbgdqs"/>
		<Parameter Name="lbdqss"/>
		<Parameter Name="rfshdt"/>
		<Parameter Name="pddisdx"/>
		<Parameter Name="zksel"/>
		<Parameter Name="ranken"/>
		<Parameter Name="ioddrm"/>
		<Parameter Name="iolb"/>
		<Parameter Name="ckinv"/>
		<Parameter Name="ckdv"/>
		<Parameter Name="cken"/>
		<Parameter Name="dtosel"/>
		<Parameter Name="dftlmt"/>
		<Parameter Name="dftcmp"/>
		<Parameter Name="dqscfg"/>
		<Parameter Name="itmdmd"/>
		<Parameter Name="titmsrst"/>
		<Parameter Name="acsr"/>
		<Parameter Name="rstiom"/>
		<Parameter Name="rstpdr"/>
		<Parameter Name="rstpdd"/>
		<Parameter Name="rstodt"/>
		<Parameter Name="rankpdr"/>
		<Parameter Name="cspdd"/>
		<Parameter Name="rankodt"/>
		<Parameter Name="ckpdr"/>
		<Parameter Name="ckpdd"/>
		<Parameter Name="ckodt"/>
		<Parameter Name="acpdr"/>
		<Parameter Name="acpdd"/>
		<Parameter Name="acodt"/>
		<Parameter Name="acoe"/>
		<Parameter Name="aciom"/>
		<Parameter Name="awdt"/>
		<Parameter Name="rvsel"/>
		<Parameter Name="dqsnrst"/>
		<Parameter Name="dqsnres"/>
		<Parameter Name="dqsres"/>
		<Parameter Name="dxpdr"/>
		<Parameter Name="dxpdd"/>
		<Parameter Name="dxiom"/>
		<Parameter Name="dxodt"/>
		<Parameter Name="ckeoe"/>
		<Parameter Name="rstoe"/>
		<Parameter Name="odtoe"/>
		<Parameter Name="ckoe"/>
		<Parameter Name="nl2oe"/>
		<Parameter Name="nl2pd"/>
		<Parameter Name="odtpdd"/>
		<Parameter Name="ckepdd"/>
		<Parameter Name="fxdlat"/>
		<Parameter Name="nobub"/>
		<Parameter Name="dqsge"/>
		<Parameter Name="dqsgx"/>
		<Parameter Name="lpdllpd"/>
		<Parameter Name="lpiopd"/>
		<Parameter Name="zuen"/>
		<Parameter Name="bdisen"/>
		<Parameter Name="puren"/>
		<Parameter Name="tpd"/>
		<Parameter Name="rdimm"/>
		<Parameter Name="udimm"/>
		<Parameter Name="ddr2t"/>
		<Parameter Name="nosra"/>
		<Parameter Name="ddrtype"/>
		<Parameter Name="mprdq"/>
		<Parameter Name="pdq"/>
		<Parameter Name="ddr8bnk"/>
		<Parameter Name="ddrmd"/>
		<Parameter Name="de"/>
		<Parameter Name="mpr"/>
		<Parameter Name="mprloc"/>
		<Parameter Name="wrodt3"/>
		<Parameter Name="wrodt2"/>
		<Parameter Name="wrodt1"/>
		<Parameter Name="wrodt0"/>
		<Parameter Name="rdodt3"/>
		<Parameter Name="rdodt2"/>
		<Parameter Name="rdodt1"/>
		<Parameter Name="rdodt0"/>
        <Parameter Name="zprog"/>
		<Parameter Name="0r0rvsl"/>
		<Parameter Name="0rttoal"/>
		<Parameter Name="0rttoh"/>
		<Parameter Name="0dqrtt"/>
		<Parameter Name="0dqsrtt"/>
		<Parameter Name="0dsen"/>
		<Parameter Name="0dqsrpd"/>
		<Parameter Name="0dxpdr"/>
		<Parameter Name="0dxpdd"/>
		<Parameter Name="0dxiom"/>
		<Parameter Name="0dqodt"/>
		<Parameter Name="0dqsodt"/>
		<Parameter Name="0dxen"/>
		<Parameter Name="0dlldis"/>
		<Parameter Name="0dllsrst"/>
		<Parameter Name="0sdlbmode"/>
		<Parameter Name="0atesten"/>
		<Parameter Name="0sdphase"/>
		<Parameter Name="0sstart"/>
		<Parameter Name="0mfwdly"/>
		<Parameter Name="0mfbdly"/>
		<Parameter Name="0sfwdly"/>
		<Parameter Name="0sfbdly"/>
		<Parameter Name="0r0dgps"/>
		<Parameter Name="0r0dgsl"/>
		<Parameter Name="0dqsdly"/>
		<Parameter Name="0dqsndly"/>
		<Parameter Name="0dqdly0"/>
		<Parameter Name="0dqdly1"/>
		<Parameter Name="0dqdly2"/>
		<Parameter Name="0dqdly3"/>
		<Parameter Name="0dqdly4"/>
		<Parameter Name="0dqdly5"/>
		<Parameter Name="0dqdly6"/>
		<Parameter Name="0dqdly7"/>
		<Parameter Name="0dmdly"/>
		<Parameter Name="1r0rvsl"/>
		<Parameter Name="1rttoal"/>
		<Parameter Name="1rttoh"/>
		<Parameter Name="1dqrtt"/>
		<Parameter Name="1dqsrtt"/>
		<Parameter Name="1dsen"/>
		<Parameter Name="1dqsrpd"/>
		<Parameter Name="1dxpdr"/>
		<Parameter Name="1dxpdd"/>
		<Parameter Name="1dxiom"/>
		<Parameter Name="1dqodt"/>
		<Parameter Name="1dqsodt"/>
		<Parameter Name="1dxen"/>
		<Parameter Name="1dlldis"/>
		<Parameter Name="1dllsrst"/>
		<Parameter Name="1sdlbmode"/>
		<Parameter Name="1atesten"/>
		<Parameter Name="1sdphase"/>
		<Parameter Name="1sstart"/>
		<Parameter Name="1mfwdly"/>
		<Parameter Name="1mfbdly"/>
		<Parameter Name="1sfwdly"/>
		<Parameter Name="1sfbdly"/>
		<Parameter Name="1r0dgps"/>
		<Parameter Name="1r0dgsl"/>
		<Parameter Name="1dqsdly"/>
		<Parameter Name="1dqsndly"/>
		<Parameter Name="1dqdly0"/>
		<Parameter Name="1dqdly1"/>
		<Parameter Name="1dqdly2"/>
		<Parameter Name="1dqdly3"/>
		<Parameter Name="1dqdly4"/>
		<Parameter Name="1dqdly5"/>
		<Parameter Name="1dqdly6"/>
		<Parameter Name="1dqdly7"/>
		<Parameter Name="1dmdly"/>
		<Parameter Name="1r0rvsl"/>
		<Parameter Name="1rttoal"/>
		<Parameter Name="1rttoh"/>
		<Parameter Name="1dqrtt"/>
		<!-- address mapping parameters from there -->
		<Parameter Name="addrmap_bank_b2"/>
		<Parameter Name="addrmap_bank_b1"/>
		<Parameter Name="addrmap_bank_b0"/>
		<Parameter Name="addrmap_col_b5"/>
		<Parameter Name="addrmap_col_b4"/>
		<Parameter Name="addrmap_col_b3"/>
		<Parameter Name="addrmap_col_b2"/>
		<Parameter Name="addrmap_col_b9"/>
		<Parameter Name="addrmap_col_b8"/>
		<Parameter Name="addrmap_col_b7"/>
		<Parameter Name="addrmap_col_b6"/>
		<Parameter Name="addrmap_col_b11"/>
		<Parameter Name="addrmap_col_b10"/>
		<Parameter Name="addrmap_row_b11"/>
		<Parameter Name="addrmap_row_b2_10"/>
		<Parameter Name="addrmap_row_b1"/>
		<Parameter Name="addrmap_row_b0"/>
		<Parameter Name="lpddr3_6gb_12gb"/>
		<Parameter Name="addrmap_row_b15"/>
		<Parameter Name="addrmap_row_b14"/>
		<Parameter Name="addrmap_row_b13"/>
		<Parameter Name="addrmap_row_b12"/>
		<Parameter Name="addrmap_row_b5"/>
		<Parameter Name="addrmap_row_b4"/>
		<Parameter Name="addrmap_row_b3"/>
		<Parameter Name="addrmap_row_b2"/>
		<Parameter Name="addrmap_row_b9"/>
		<Parameter Name="addrmap_row_b8"/>
		<Parameter Name="addrmap_row_b7"/>
		<Parameter Name="addrmap_row_b6"/>
		<Parameter Name="addrmap_row_b10"/>
		<!-- Registers from there -->
		<Parameter Name="MSTR"/>
		<Parameter Name="MRCTRL0"/>
		<Parameter Name="MRCTRL1"/>
		<Parameter Name="DERATEEN"/>
		<Parameter Name="DERATEINT"/>
		<Parameter Name="PWRCTL"/>
		<Parameter Name="PWRTMG"/>
		<Parameter Name="HWLPCTL"/>
		<Parameter Name="RFSHCTL0"/>
		<Parameter Name="RFSHCTL3"/>
		<Parameter Name="RFSHTMG"/>
		<Parameter Name="CRCPARCTL0"/>
		<Parameter Name="DRAMTMG0"/>
		<Parameter Name="DRAMTMG1"/>
		<Parameter Name="DRAMTMG2"/>
		<Parameter Name="DRAMTMG3"/>
		<Parameter Name="DRAMTMG4"/>
		<Parameter Name="DRAMTMG5"/>
		<Parameter Name="DRAMTMG6"/>
		<Parameter Name="DRAMTMG7"/>
		<Parameter Name="DRAMTMG8"/>
		<Parameter Name="DRAMTMG14"/>
		<Parameter Name="ZQCTL0"/>
		<Parameter Name="DFITMG0"/>
		<Parameter Name="DFITMG1"/>
		<Parameter Name="DFILPCFG0"/>
		<Parameter Name="DFIUPD0"/>
		<Parameter Name="DFIUPD1"/>
		<Parameter Name="DFIUPD2"/>
		<Parameter Name="DFIPHYMSTR"/>
		<Parameter Name="ODTCFG"/>
		<Parameter Name="ODTMAP"/>
		<Parameter Name="SCHED"/>
		<Parameter Name="SCHED1"/>
		<Parameter Name="PERFHPR1"/>
		<Parameter Name="PERFLPR1"/>
		<Parameter Name="PERFWR1"/>
		<Parameter Name="DBG0"/>
		<Parameter Name="DBG1"/>
		<Parameter Name="DBGCMD"/>
		<Parameter Name="POISONCFG"/>
		<Parameter Name="PCCFG"/>
		<Parameter Name="PCFGR_0"/>
		<Parameter Name="PCFGW_0"/>
		<Parameter Name="PCFGQOS0_0"/>
		<Parameter Name="PCFGQOS1_0"/>
		<Parameter Name="PCFGWQOS0_0"/>
		<Parameter Name="PCFGWQOS1_0"/>
		<Parameter Name="PCFGR_1"> 
		    <Condition Diagnostic="" Expression="STM32MP151AAAx|STM32MP151AABx|STM32MP151AACx|STM32MP151AADx|STM32MP151CAAx|STM32MP151CABx|STM32MP151CACx|STM32MP151CADx|STM32MP153AAAx|STM32MP153AABx|STM32MP153AACx|STM32MP153AADx|STM32MP153CAAx|STM32MP153CABx|STM32MP153CACx|STM32MP153CADx|STM32MP157AAAx|STM32MP157AABx|STM32MP157AACx|STM32MP157AADx|STM32MP157CAAx|STM32MP157CABx|STM32MP157CACx|STM32MP157CADx|STM32MP157DAAx|STM32MP157DABx|STM32MP157DACx|STM32MP157DADx|STM32MP157FAAx|STM32MP157FABx|STM32MP157FACx|STM32MP157FADx|STM32MP153DAAx|STM32MP153DABx|STM32MP153DACx|STM32MP153DADx|STM32MP153FAAx|STM32MP153FABx|STM32MP153FACx|STM32MP153FADx|STM32MP151DAAx|STM32MP151DABx|STM32MP151DACx|STM32MP151DADx|STM32MP151FAAx|STM32MP151FABx|STM32MP151FACx|STM32MP151FADx" />
		</Parameter>
		<Parameter Name="PCFGW_1"> 
		    <Condition Diagnostic="" Expression="STM32MP151AAAx|STM32MP151AABx|STM32MP151AACx|STM32MP151AADx|STM32MP151CAAx|STM32MP151CABx|STM32MP151CACx|STM32MP151CADx|STM32MP153AAAx|STM32MP153AABx|STM32MP153AACx|STM32MP153AADx|STM32MP153CAAx|STM32MP153CABx|STM32MP153CACx|STM32MP153CADx|STM32MP157AAAx|STM32MP157AABx|STM32MP157AACx|STM32MP157AADx|STM32MP157CAAx|STM32MP157CABx|STM32MP157CACx|STM32MP157CADx|STM32MP157DAAx|STM32MP157DABx|STM32MP157DACx|STM32MP157DADx|STM32MP157FAAx|STM32MP157FABx|STM32MP157FACx|STM32MP157FADx|STM32MP153DAAx|STM32MP153DABx|STM32MP153DACx|STM32MP153DADx|STM32MP153FAAx|STM32MP153FABx|STM32MP153FACx|STM32MP153FADx|STM32MP151DAAx|STM32MP151DABx|STM32MP151DACx|STM32MP151DADx|STM32MP151FAAx|STM32MP151FABx|STM32MP151FACx|STM32MP151FADx" />
			</Parameter>
		<Parameter Name="PCFGQOS0_1"> 
		    <Condition Diagnostic="" Expression="STM32MP151AAAx|STM32MP151AABx|STM32MP151AACx|STM32MP151AADx|STM32MP151CAAx|STM32MP151CABx|STM32MP151CACx|STM32MP151CADx|STM32MP153AAAx|STM32MP153AABx|STM32MP153AACx|STM32MP153AADx|STM32MP153CAAx|STM32MP153CABx|STM32MP153CACx|STM32MP153CADx|STM32MP157AAAx|STM32MP157AABx|STM32MP157AACx|STM32MP157AADx|STM32MP157CAAx|STM32MP157CABx|STM32MP157CACx|STM32MP157CADx|STM32MP157DAAx|STM32MP157DABx|STM32MP157DACx|STM32MP157DADx|STM32MP157FAAx|STM32MP157FABx|STM32MP157FACx|STM32MP157FADx|STM32MP153DAAx|STM32MP153DABx|STM32MP153DACx|STM32MP153DADx|STM32MP153FAAx|STM32MP153FABx|STM32MP153FACx|STM32MP153FADx|STM32MP151DAAx|STM32MP151DABx|STM32MP151DACx|STM32MP151DADx|STM32MP151FAAx|STM32MP151FABx|STM32MP151FACx|STM32MP151FADx" />
			</Parameter>
		<Parameter Name="PCFGQOS1_1"> 
		    <Condition Diagnostic="" Expression="STM32MP151AAAx|STM32MP151AABx|STM32MP151AACx|STM32MP151AADx|STM32MP151CAAx|STM32MP151CABx|STM32MP151CACx|STM32MP151CADx|STM32MP153AAAx|STM32MP153AABx|STM32MP153AACx|STM32MP153AADx|STM32MP153CAAx|STM32MP153CABx|STM32MP153CACx|STM32MP153CADx|STM32MP157AAAx|STM32MP157AABx|STM32MP157AACx|STM32MP157AADx|STM32MP157CAAx|STM32MP157CABx|STM32MP157CACx|STM32MP157CADx|STM32MP157DAAx|STM32MP157DABx|STM32MP157DACx|STM32MP157DADx|STM32MP157FAAx|STM32MP157FABx|STM32MP157FACx|STM32MP157FADx|STM32MP153DAAx|STM32MP153DABx|STM32MP153DACx|STM32MP153DADx|STM32MP153FAAx|STM32MP153FABx|STM32MP153FACx|STM32MP153FADx|STM32MP151DAAx|STM32MP151DABx|STM32MP151DACx|STM32MP151DADx|STM32MP151FAAx|STM32MP151FABx|STM32MP151FACx|STM32MP151FADx" />
			</Parameter>
		<Parameter Name="PCFGWQOS0_1"> 
		    <Condition Diagnostic="" Expression="STM32MP151AAAx|STM32MP151AABx|STM32MP151AACx|STM32MP151AADx|STM32MP151CAAx|STM32MP151CABx|STM32MP151CACx|STM32MP151CADx|STM32MP153AAAx|STM32MP153AABx|STM32MP153AACx|STM32MP153AADx|STM32MP153CAAx|STM32MP153CABx|STM32MP153CACx|STM32MP153CADx|STM32MP157AAAx|STM32MP157AABx|STM32MP157AACx|STM32MP157AADx|STM32MP157CAAx|STM32MP157CABx|STM32MP157CACx|STM32MP157CADx|STM32MP157DAAx|STM32MP157DABx|STM32MP157DACx|STM32MP157DADx|STM32MP157FAAx|STM32MP157FABx|STM32MP157FACx|STM32MP157FADx|STM32MP153DAAx|STM32MP153DABx|STM32MP153DACx|STM32MP153DADx|STM32MP153FAAx|STM32MP153FABx|STM32MP153FACx|STM32MP153FADx|STM32MP151DAAx|STM32MP151DABx|STM32MP151DACx|STM32MP151DADx|STM32MP151FAAx|STM32MP151FABx|STM32MP151FACx|STM32MP151FADx" />
			</Parameter>
		<Parameter Name="PCFGWQOS1_1"> 
		    <Condition Diagnostic="" Expression="STM32MP151AAAx|STM32MP151AABx|STM32MP151AACx|STM32MP151AADx|STM32MP151CAAx|STM32MP151CABx|STM32MP151CACx|STM32MP151CADx|STM32MP153AAAx|STM32MP153AABx|STM32MP153AACx|STM32MP153AADx|STM32MP153CAAx|STM32MP153CABx|STM32MP153CACx|STM32MP153CADx|STM32MP157AAAx|STM32MP157AABx|STM32MP157AACx|STM32MP157AADx|STM32MP157CAAx|STM32MP157CABx|STM32MP157CACx|STM32MP157CADx|STM32MP157DAAx|STM32MP157DABx|STM32MP157DACx|STM32MP157DADx|STM32MP157FAAx|STM32MP157FABx|STM32MP157FACx|STM32MP157FADx|STM32MP153DAAx|STM32MP153DABx|STM32MP153DACx|STM32MP153DADx|STM32MP153FAAx|STM32MP153FABx|STM32MP153FACx|STM32MP153FADx|STM32MP151DAAx|STM32MP151DABx|STM32MP151DACx|STM32MP151DADx|STM32MP151FAAx|STM32MP151FABx|STM32MP151FACx|STM32MP151FADx" />
			</Parameter>
		<Parameter Name="ADDRMAP1"/>
		<Parameter Name="ADDRMAP2"/>
		<Parameter Name="ADDRMAP3"/>
		<Parameter Name="ADDRMAP4"/>
		<Parameter Name="ADDRMAP5"/>
		<Parameter Name="ADDRMAP6"/>
		<Parameter Name="ADDRMAP9"/>
		<Parameter Name="ADDRMAP10"/>
		<Parameter Name="ADDRMAP11"/>
		<Parameter Name="PGCR"/>
		<Parameter Name="PTR0"/>
		<Parameter Name="PTR1"/>
		<Parameter Name="PTR2"/>
		<Parameter Name="ACIOCR"/>
		<Parameter Name="DXCCR"/>
		<Parameter Name="DSGCR"/>
		<Parameter Name="DCR"/>
		<Parameter Name="DTPR0"/>
		<Parameter Name="DTPR1"/>
		<Parameter Name="DTPR2"/>
		<Parameter Name="MR0"/>
		<Parameter Name="MR1"/>
		<Parameter Name="MR2"/>
		<Parameter Name="MR3"/>
		<Parameter Name="ODTCR"/>
        <Parameter Name="ZQ0CR1"/>
		<Parameter Name="DX0GCR"/>
		<Parameter Name="DX1GCR"/>
		</RefMode>

	<!-- DDR RefMode forLPDDR2 basic view -->
	<RefMode Abstract="true" HalMode="tbc" Name="LPDDR2">
		<Condition Diagnostic="" Expression="LPDDR2 &amp; WIDTH_SET &amp; DENSITY_SET"/>
		<ConfigForMode>tbc</ConfigForMode>
		<!-- LPDDR2 BAsic Parameters from there -->
		<Parameter Name="DDR_Frequency"/>
		<!-- DIE / PACKAGE SPECIFIC PARAMETERS -->
		<Parameter Name="CubeProgrammer_Minimal_Version"/>
		<Parameter Name="DDR_Start_Address"/>
		<!-- SYSTEM PARAMETERS -->
		<Parameter Name="ADDRESS_MAPPING"/>
		<Parameter Name="RELAXED_TIMING_MODE"/>
		<Parameter Name="SCHEDULING_AND_QOS"/>
		<Parameter Name="IMPEDANCE_DURING_READ"/>
		<Parameter Name="IMPEDANCE_DURING_WRITE"/>
		<Parameter Name="BL"/>
		<!-- JEDEC CORE TIMINGS -->
		<Parameter Name="RL"/>
		<Parameter Name="WL"/>
		<Parameter Name="tRC"/>
		<Parameter Name="tCKESR"/>
                <Parameter Name="tMRW"/>
                <Parameter Name="tMRR"/>
		<Parameter Name="tXP"/>
		<Parameter Name="tCCD"/>
		<Parameter Name="tRTP"/>
		<Parameter Name="tRCD"/>
		<Parameter Name="tRPab"/>
		<Parameter Name="tRAS"/>
		<Parameter Name="tWR"/>
		<Parameter Name="tWTR"/>
		<Parameter Name="tRRD"/>
		<Parameter Name="tFAW"/>
		<!-- COMMAND AND ADDRESS TIMINGS -->
		<Parameter Name="tRASmax"/>
		<!-- REFRESH PARAMETERS -->
		<Parameter Name="tREFI"/>
		<Parameter Name="tRFCab"/>
		<!-- CKE INPUT PARAMETERS -->
		<Parameter Name="tCKE"/>
		<!-- READ PARAMETERS -->
		<Parameter Name="tDQSCKmax"/>
		<Parameter Name="tDQSCKmin"/>
		<!-- BELOW PARAMETER ARE NOT VISIBLE TO USER -->
		<Parameter Name="t_xp"/>
		<Parameter Name="t_rd2pre"/>
		<Parameter Name="t_rp"/>
		<Parameter Name="t_rc"/>
		<Parameter Name="write_latency"/>
		<Parameter Name="read_latency"/>
		<Parameter Name="rd2wr"/>
		<Parameter Name="wr2rd"/>
		<Parameter Name="t_mrw"/>
		<Parameter Name="t_mod"/>
		<Parameter Name="t_mrd"/>
		<Parameter Name="t_rcd"/>
		<Parameter Name="t_ccd"/>
		<Parameter Name="t_rrd"/>
		<Parameter Name="t_cksrx"/>
		<Parameter Name="t_cksre"/>
		<Parameter Name="t_ckesr"/>
		<Parameter Name="t_cke"/>
		<Parameter Name="t_ckdpde"/>
		<Parameter Name="t_ckdpdx"/>
		<Parameter Name="t_ckcsx"/>
		<Parameter Name="t_ckpde"/>
		<Parameter Name="t_ckpdx"/>
		<Parameter Name="t_xs_dll_x32"/>
		<Parameter Name="t_xs_x32"/>
		<Parameter Name="t_xsr"/>
		<Parameter Name="t_rfc_nom_x1_x32"/>
		<Parameter Name="t_rfc_min"/>
		<Parameter Name="wr_odt_hold"/>
		<Parameter Name="wr_odt_delay"/>
		<Parameter Name="rd_odt_hold"/>
		<Parameter Name="rd_odt_delay"/>
		<Parameter Name="dfi_t_rddata_en"/>
		<Parameter Name="dfi_tphy_wrlat"/>
		<Parameter Name="tdlllock"/>
		<Parameter Name="tdllsrst"/>
		<Parameter Name="tdinit1"/>
		<Parameter Name="tdinit0"/>
		<Parameter Name="tdinit2"/>
		<Parameter Name="tdinit3"/>
		<Parameter Name="tccd"/>
		<Parameter Name="trc"/>
		<Parameter Name="trrd"/>
		<Parameter Name="tras"/>
		<Parameter Name="trcd"/>
		<Parameter Name="trp"/>
		<Parameter Name="twtr"/>
		<Parameter Name="trtp"/>
		<Parameter Name="tmrd"/>
		<Parameter Name="tdqsckmax"/>
		<Parameter Name="tdqsckmin"/>
		<Parameter Name="trfc"/>
		<Parameter Name="trtodt"/>
		<Parameter Name="tmod"/>
		<Parameter Name="tfaw"/>
		<Parameter Name="trtw"/>
		<Parameter Name="taond"/>
		<Parameter Name="tdllk"/>
		<Parameter Name="tcke"/>
		<Parameter Name="txp"/>
		<Parameter Name="txs"/>
		<Parameter Name="wr2pre"/>
		<Parameter Name="t_faw"/>
		<Parameter Name="t_ras_max"/>
		<Parameter Name="t_ras_min"/>
		<!-- Hidden parameters from there -->
		<Parameter Name="pageclose"/>
		<Parameter Name="burst_rdwr"/>
		<Parameter Name="dll_off_mode"/>
		<Parameter Name="data_bus_width"/>
		<Parameter Name="en_2t_timing_mode"/>
		<Parameter Name="burstchop"/>
		<Parameter Name="lpddr3"/>
		<Parameter Name="lpddr2"/>
		<Parameter Name="ddr3"/>
		<Parameter Name="mr_wr"/>
		<Parameter Name="mr_addr"/>
		<Parameter Name="mr_rank"/>
		<Parameter Name="mr_type"/>
		<Parameter Name="mr_data"/>
		<Parameter Name="derate_byte"/>
		<Parameter Name="derate_value"/>
		<Parameter Name="derate_enable"/>
		<Parameter Name="mr4_read_interval"/>
		<Parameter Name="dis_cam_drain_selfref"/>
		<Parameter Name="selfref_sw"/>
		<Parameter Name="en_dfi_dram_clk_disable"/>
		<Parameter Name="deeppowerdown_en"/>
		<Parameter Name="powerdown_en"/>
		<Parameter Name="selfref_en"/>
		<Parameter Name="selfref_to_x32"/>
		<Parameter Name="t_dpd_x4096"/>
		<Parameter Name="powerdown_to_x32"/>
		<Parameter Name="hw_lp_exit_idle_x32"/>
		<Parameter Name="hw_lp_exit_idle_en"/>
		<Parameter Name="hw_lp_en"/>
		<Parameter Name="refresh_margin"/>
		<Parameter Name="refresh_to_x32"/>
		<Parameter Name="refresh_burst"/>
		<Parameter Name="per_bank_refresh"/>
		<Parameter Name="refresh_update_level"/>
		<Parameter Name="dis_auto_refresh"/>
		<Parameter Name="dfi_alert_err_cnt_clr"/>
		<Parameter Name="dfi_alert_err_int_clr"/>
		<Parameter Name="dfi_alert_err_int_en"/>
		<Parameter Name="dis_auto_zq"/>
		<Parameter Name="dis_srx_zqcl"/>
		<Parameter Name="zq_resistor_shared"/>
		<Parameter Name="t_zq_long_nop"/>
		<Parameter Name="t_zq_short_nop"/>
		<Parameter Name="dfi_t_ctrl_delay"/>
		<Parameter Name="dfi_tphy_wrdata"/>
		<Parameter Name="dfi_t_wrdata_delay"/>
		<Parameter Name="dfi_t_dram_clk_disable"/>
		<Parameter Name="dfi_t_dram_clk_enable"/>
		<Parameter Name="dfi_tlp_resp"/>
		<Parameter Name="dfi_lp_wakeup_dpd"/>
		<Parameter Name="dfi_lp_en_dpd"/>
		<Parameter Name="dfi_lp_wakeup_sr"/>
		<Parameter Name="dfi_lp_en_sr"/>
		<Parameter Name="dfi_lp_wakeup_pd"/>
		<Parameter Name="dfi_lp_en_pd"/>
		<Parameter Name="dis_auto_ctrlupd"/>
		<Parameter Name="dis_auto_ctrlupd_srx"/>
		<Parameter Name="ctrlupd_pre_srx"/>
		<Parameter Name="dfi_t_ctrlup_max"/>
		<Parameter Name="dfi_t_ctrlup_min"/>
		<Parameter Name="dfi_t_ctrlupd_interval_min_x1024"/>
		<Parameter Name="dfi_t_ctrlupd_interval_max_x1024"/>
		<Parameter Name="dfi_phyupd_en"/>
		<Parameter Name="dfi_phymstr_en"/>
		<Parameter Name="rank0_rd_odt"/>
		<Parameter Name="rank0_wr_odt"/>
		<Parameter Name="rdwr_idle_gap"/>
		<Parameter Name="go2critical_hysteresis"/>
		<Parameter Name="lpr_num_entries"/>
		<Parameter Name="prefer_write"/>
		<Parameter Name="force_low_pri_n"/>
		<Parameter Name="pageclose_timer"/>
		<Parameter Name="hpr_xact_run_length"/>
		<Parameter Name="hpr_max_starve"/>
		<Parameter Name="lpr_xact_run_length"/>
		<Parameter Name="lpr_max_starve"/>
		<Parameter Name="w_xact_run_length"/>
		<Parameter Name="w_max_starve"/>
		<Parameter Name="dis_collision_page_opt"/>
		<Parameter Name="dis_wc"/>
		<Parameter Name="dis_hif"/>
		<Parameter Name="dis_dq"/>
		<Parameter Name="ctrl_upd"/>
		<Parameter Name="zq_calib_short"/>
		<Parameter Name="rank0_refresh"/>
		<Parameter Name="rd_poison_intr_clr"/>
		<Parameter Name="rd_poison_intr_en"/>
		<Parameter Name="rd_poison_slverr_en"/>
		<Parameter Name="wr_poison_intr_clr"/>
		<Parameter Name="wr_poison_intr_en"/>
		<Parameter Name="wr_poison_slverr_en"/>
		<Parameter Name="bl_exp_mode"/>
		<Parameter Name="pagematch_limit"/>
		<Parameter Name="go2critical_en"/>
		<Parameter Name="0rdwr_ordered_en"/>
		<Parameter Name="0rd_port_pagematch_en"/>
		<Parameter Name="0rd_port_urgent_en"/>
		<Parameter Name="0rd_port_aging_en"/>
		<Parameter Name="0rd_port_priority"/>
		<Parameter Name="0wr_port_pagematch_en"/>
		<Parameter Name="0wr_port_urgent_en"/>
		<Parameter Name="0wr_port_aging_en"/>
		<Parameter Name="0wr_port_priority"/>
		<Parameter Name="0rqos_map_region2"/>
		<Parameter Name="0rqos_map_region1"/>
		<Parameter Name="0rqos_map_region0"/>
		<Parameter Name="0rqos_map_level2"/>
		<Parameter Name="0rqos_map_level1"/>
		<Parameter Name="0rqos_map_timeoutr"/>
		<Parameter Name="0rqos_map_timeoutb"/>
		<Parameter Name="0wqos_map_region2"/>
		<Parameter Name="0wqos_map_region1"/>
		<Parameter Name="0wqos_map_region0"/>
		<Parameter Name="0wqos_map_level2"/>		
		<Parameter Name="0wqos_map_level1"/>
		<Parameter Name="0wqos_map_timeout2"/>
		<Parameter Name="0wqos_map_timeout1"/>
		<Parameter Name="1rdwr_ordered_en"/>
		<Parameter Name="1rd_port_pagematch_en"/>
		<Parameter Name="1rd_port_urgent_en"/>
		<Parameter Name="1rd_port_aging_en"/>
		<Parameter Name="1rd_port_priority"/>
		<Parameter Name="1wr_port_pagematch_en"/>
		<Parameter Name="1wr_port_urgent_en"/>
		<Parameter Name="1wr_port_aging_en"/>
		<Parameter Name="1wr_port_priority"/>
		<Parameter Name="1rqos_map_region2"/>
		<Parameter Name="1rqos_map_region1"/>
		<Parameter Name="1rqos_map_region0"/>
		<Parameter Name="1rqos_map_level2"/>
		<Parameter Name="1rqos_map_level1"/>
		<Parameter Name="1rqos_map_timeoutr"/>
		<Parameter Name="1rqos_map_timeoutb"/>
		<Parameter Name="1wqos_map_region2"/>
		<Parameter Name="1wqos_map_region1"/>
		<Parameter Name="1wqos_map_region0"/>
		<Parameter Name="1wqos_map_level2"/>
		<Parameter Name="1wqos_map_level1"/>
		<Parameter Name="1wqos_map_timeout2"/>
		<Parameter Name="1wqos_map_timeout1"/>
		<Parameter Name="lbmode"/>
		<Parameter Name="lbgdqs"/>
		<Parameter Name="lbdqss"/>
		<Parameter Name="rfshdt"/>
		<Parameter Name="pddisdx"/>
		<Parameter Name="zksel"/>
		<Parameter Name="ranken"/>
		<Parameter Name="ioddrm"/>
		<Parameter Name="iolb"/>
		<Parameter Name="ckinv"/>
		<Parameter Name="ckdv"/>
		<Parameter Name="cken"/>
		<Parameter Name="dtosel"/>
		<Parameter Name="dftlmt"/>
		<Parameter Name="dftcmp"/>
		<Parameter Name="dqscfg"/>
		<Parameter Name="itmdmd"/>
		<Parameter Name="titmsrst"/>
		<Parameter Name="acsr"/>
		<Parameter Name="rstiom"/>
		<Parameter Name="rstpdr"/>
		<Parameter Name="rstpdd"/>
		<Parameter Name="rstodt"/>
		<Parameter Name="rankpdr"/>
		<Parameter Name="cspdd"/>
		<Parameter Name="rankodt"/>
		<Parameter Name="ckpdr"/>
		<Parameter Name="ckpdd"/>
		<Parameter Name="ckodt"/>
		<Parameter Name="acpdr"/>
		<Parameter Name="acpdd"/>
		<Parameter Name="acodt"/>
		<Parameter Name="acoe"/>
		<Parameter Name="aciom"/>
		<Parameter Name="awdt"/>
		<Parameter Name="rvsel"/>
		<Parameter Name="dqsnrst"/>
		<Parameter Name="dqsnres"/>
		<Parameter Name="dqsres"/>
		<Parameter Name="dxpdr"/>
		<Parameter Name="dxpdd"/>
		<Parameter Name="dxiom"/>
		<Parameter Name="dxodt"/>
		<Parameter Name="ckeoe"/>
		<Parameter Name="rstoe"/>
		<Parameter Name="odtoe"/>
		<Parameter Name="ckoe"/>
		<Parameter Name="nl2oe"/>
		<Parameter Name="nl2pd"/>
		<Parameter Name="odtpdd"/>
		<Parameter Name="ckepdd"/>
		<Parameter Name="fxdlat"/>
		<Parameter Name="nobub"/>
		<Parameter Name="dqsge"/>
		<Parameter Name="dqsgx"/>
		<Parameter Name="lpdllpd"/>
		<Parameter Name="lpiopd"/>
		<Parameter Name="zuen"/>
		<Parameter Name="bdisen"/>
		<Parameter Name="puren"/>
		<Parameter Name="tpd"/>
		<Parameter Name="rdimm"/>
		<Parameter Name="udimm"/>
		<Parameter Name="ddr2t"/>
		<Parameter Name="nosra"/>
		<Parameter Name="ddrtype"/>
		<Parameter Name="mprdq"/>
		<Parameter Name="pdq"/>
		<Parameter Name="ddr8bnk"/>
		<Parameter Name="ddrmd"/>
		<Parameter Name="MR1.nWR"/>
		<Parameter Name="MR1.BL"/>
		<Parameter Name="MR2.RLWL"/>
		<Parameter Name="tINIT1"/>
		<Parameter Name="tINIT3"/>
		<Parameter Name="tINIT5"/>
		<Parameter Name="tINIT4_5"/>
		<Parameter Name="ds"/>
		<Parameter Name="wrodt3"/>
		<Parameter Name="wrodt2"/>
		<Parameter Name="wrodt1"/>
		<Parameter Name="wrodt0"/>
		<Parameter Name="rdodt3"/>
		<Parameter Name="rdodt2"/>
		<Parameter Name="rdodt1"/>
		<Parameter Name="rdodt0"/>
        <Parameter Name="zprog"/>
		<Parameter Name="0r0rvsl"/>
		<Parameter Name="0rttoal"/>
		<Parameter Name="0rttoh"/>
		<Parameter Name="0dqrtt"/>
		<Parameter Name="0dqsrtt"/>
		<Parameter Name="0dsen"/>
		<Parameter Name="0dqsrpd"/>
		<Parameter Name="0dxpdr"/>
		<Parameter Name="0dxpdd"/>
		<Parameter Name="0dxiom"/>
		<Parameter Name="0dqodt"/>
		<Parameter Name="0dqsodt"/>
		<Parameter Name="0dxen"/>
		<Parameter Name="0dlldis"/>
		<Parameter Name="0dllsrst"/>
		<Parameter Name="0sdlbmode"/>
		<Parameter Name="0atesten"/>
		<Parameter Name="0sdphase"/>
		<Parameter Name="0sstart"/>
		<Parameter Name="0mfwdly"/>
		<Parameter Name="0mfbdly"/>
		<Parameter Name="0sfwdly"/>
		<Parameter Name="0sfbdly"/>
		<Parameter Name="0r0dgps"/>
		<Parameter Name="0r0dgsl"/>
		<Parameter Name="0dqsdly"/>
		<Parameter Name="0dqsndly"/>
		<Parameter Name="0dqdly0"/>
		<Parameter Name="0dqdly1"/>
		<Parameter Name="0dqdly2"/>
		<Parameter Name="0dqdly3"/>
		<Parameter Name="0dqdly4"/>
		<Parameter Name="0dqdly5"/>
		<Parameter Name="0dqdly6"/>
		<Parameter Name="0dqdly7"/>
		<Parameter Name="0dmdly"/>
		<Parameter Name="1r0rvsl"/>
		<Parameter Name="1rttoal"/>
		<Parameter Name="1rttoh"/>
		<Parameter Name="1dqrtt"/>
		<Parameter Name="1dqsrtt"/>
		<Parameter Name="1dsen"/>
		<Parameter Name="1dqsrpd"/>
		<Parameter Name="1dxpdr"/>
		<Parameter Name="1dxpdd"/>
		<Parameter Name="1dxiom"/>
		<Parameter Name="1dqodt"/>
		<Parameter Name="1dqsodt"/>
		<Parameter Name="1dxen"/>
		<Parameter Name="1dlldis"/>
		<Parameter Name="1dllsrst"/>
		<Parameter Name="1sdlbmode"/>
		<Parameter Name="1atesten"/>
		<Parameter Name="1sdphase"/>
		<Parameter Name="1sstart"/>
		<Parameter Name="1mfwdly"/>
		<Parameter Name="1mfbdly"/>
		<Parameter Name="1sfwdly"/>
		<Parameter Name="1sfbdly"/>
		<Parameter Name="1r0dgps"/>
		<Parameter Name="1r0dgsl"/>
		<Parameter Name="1dqsdly"/>
		<Parameter Name="1dqsndly"/>
		<Parameter Name="1dqdly0"/>
		<Parameter Name="1dqdly1"/>
		<Parameter Name="1dqdly2"/>
		<Parameter Name="1dqdly3"/>
		<Parameter Name="1dqdly4"/>
		<Parameter Name="1dqdly5"/>
		<Parameter Name="1dqdly6"/>
		<Parameter Name="1dqdly7"/>
		<Parameter Name="1dmdly"/>
		<Parameter Name="1r0rvsl"/>
		<Parameter Name="1rttoal"/>
		<Parameter Name="1rttoh"/>
		<Parameter Name="1dqrtt"/>
		<!-- address mapping parameters from there -->
		<Parameter Name="addrmap_bank_b2"/>
		<Parameter Name="addrmap_bank_b1"/>
		<Parameter Name="addrmap_bank_b0"/>
		<Parameter Name="addrmap_col_b5"/>
		<Parameter Name="addrmap_col_b4"/>
		<Parameter Name="addrmap_col_b3"/>
		<Parameter Name="addrmap_col_b2"/>
		<Parameter Name="addrmap_col_b9"/>
		<Parameter Name="addrmap_col_b8"/>
		<Parameter Name="addrmap_col_b7"/>
		<Parameter Name="addrmap_col_b6"/>
		<Parameter Name="addrmap_col_b11"/>
		<Parameter Name="addrmap_col_b10"/>
		<Parameter Name="addrmap_row_b11"/>
		<Parameter Name="addrmap_row_b2_10"/>
		<Parameter Name="addrmap_row_b1"/>
		<Parameter Name="addrmap_row_b0"/>
		<Parameter Name="lpddr3_6gb_12gb"/>
		<Parameter Name="addrmap_row_b15"/>
		<Parameter Name="addrmap_row_b14"/>
		<Parameter Name="addrmap_row_b13"/>
		<Parameter Name="addrmap_row_b12"/>
		<Parameter Name="addrmap_row_b5"/>
		<Parameter Name="addrmap_row_b4"/>
		<Parameter Name="addrmap_row_b3"/>
		<Parameter Name="addrmap_row_b2"/>
		<Parameter Name="addrmap_row_b9"/>
		<Parameter Name="addrmap_row_b8"/>
		<Parameter Name="addrmap_row_b7"/>
		<Parameter Name="addrmap_row_b6"/>
		<Parameter Name="addrmap_row_b10"/>
		<!-- Registers from there -->
		<Parameter Name="MSTR"/>
		<Parameter Name="MRCTRL0"/>
		<Parameter Name="MRCTRL1"/>
		<Parameter Name="DERATEEN"/>
		<Parameter Name="DERATEINT"/>
		<Parameter Name="PWRCTL"/>
		<Parameter Name="PWRTMG"/>
		<Parameter Name="HWLPCTL"/>
		<Parameter Name="RFSHCTL0"/>
		<Parameter Name="RFSHCTL3"/>
		<Parameter Name="RFSHTMG"/>
		<Parameter Name="CRCPARCTL0"/>
		<Parameter Name="DRAMTMG0"/>
		<Parameter Name="DRAMTMG1"/>
		<Parameter Name="DRAMTMG2"/>
		<Parameter Name="DRAMTMG3"/>
		<Parameter Name="DRAMTMG4"/>
		<Parameter Name="DRAMTMG5"/>
		<Parameter Name="DRAMTMG6"/>
		<Parameter Name="DRAMTMG7"/>
		<Parameter Name="DRAMTMG8"/>
		<Parameter Name="DRAMTMG14"/>
		<Parameter Name="ZQCTL0"/>
		<Parameter Name="DFITMG0"/>
		<Parameter Name="DFITMG1"/>
		<Parameter Name="DFILPCFG0"/>
		<Parameter Name="DFIUPD0"/>
		<Parameter Name="DFIUPD1"/>
		<Parameter Name="DFIUPD2"/>
		<Parameter Name="DFIPHYMSTR"/>
		<Parameter Name="ODTCFG"/>
		<Parameter Name="ODTMAP"/>
		<Parameter Name="SCHED"/>
		<Parameter Name="SCHED1"/>
		<Parameter Name="PERFHPR1"/>
		<Parameter Name="PERFLPR1"/>
		<Parameter Name="PERFWR1"/>
		<Parameter Name="DBG0"/>
		<Parameter Name="DBG1"/>
		<Parameter Name="DBGCMD"/>
		<Parameter Name="POISONCFG"/>
		<Parameter Name="PCCFG"/>
		<Parameter Name="PCFGR_0"/>
		<Parameter Name="PCFGW_0"/>
		<Parameter Name="PCFGQOS0_0"/>
		<Parameter Name="PCFGQOS1_0"/>
		<Parameter Name="PCFGWQOS0_0"/>
		<Parameter Name="PCFGWQOS1_0"/>
		<Parameter Name="PCFGR_1"> 
		    <Condition Diagnostic="" Expression="STM32MP151AAAx|STM32MP151AABx|STM32MP151AACx|STM32MP151AADx|STM32MP151CAAx|STM32MP151CABx|STM32MP151CACx|STM32MP151CADx|STM32MP153AAAx|STM32MP153AABx|STM32MP153AACx|STM32MP153AADx|STM32MP153CAAx|STM32MP153CABx|STM32MP153CACx|STM32MP153CADx|STM32MP157AAAx|STM32MP157AABx|STM32MP157AACx|STM32MP157AADx|STM32MP157CAAx|STM32MP157CABx|STM32MP157CACx|STM32MP157CADx|STM32MP157DAAx|STM32MP157DABx|STM32MP157DACx|STM32MP157DADx|STM32MP157FAAx|STM32MP157FABx|STM32MP157FACx|STM32MP157FADx|STM32MP153DAAx|STM32MP153DABx|STM32MP153DACx|STM32MP153DADx|STM32MP153FAAx|STM32MP153FABx|STM32MP153FACx|STM32MP153FADx|STM32MP151DAAx|STM32MP151DABx|STM32MP151DACx|STM32MP151DADx|STM32MP151FAAx|STM32MP151FABx|STM32MP151FACx|STM32MP151FADx" />
		</Parameter>
		<Parameter Name="PCFGW_1"> 
		    <Condition Diagnostic="" Expression="STM32MP151AAAx|STM32MP151AABx|STM32MP151AACx|STM32MP151AADx|STM32MP151CAAx|STM32MP151CABx|STM32MP151CACx|STM32MP151CADx|STM32MP153AAAx|STM32MP153AABx|STM32MP153AACx|STM32MP153AADx|STM32MP153CAAx|STM32MP153CABx|STM32MP153CACx|STM32MP153CADx|STM32MP157AAAx|STM32MP157AABx|STM32MP157AACx|STM32MP157AADx|STM32MP157CAAx|STM32MP157CABx|STM32MP157CACx|STM32MP157CADx|STM32MP157DAAx|STM32MP157DABx|STM32MP157DACx|STM32MP157DADx|STM32MP157FAAx|STM32MP157FABx|STM32MP157FACx|STM32MP157FADx|STM32MP153DAAx|STM32MP153DABx|STM32MP153DACx|STM32MP153DADx|STM32MP153FAAx|STM32MP153FABx|STM32MP153FACx|STM32MP153FADx|STM32MP151DAAx|STM32MP151DABx|STM32MP151DACx|STM32MP151DADx|STM32MP151FAAx|STM32MP151FABx|STM32MP151FACx|STM32MP151FADx" />
			</Parameter>
		<Parameter Name="PCFGQOS0_1"> 
		    <Condition Diagnostic="" Expression="STM32MP151AAAx|STM32MP151AABx|STM32MP151AACx|STM32MP151AADx|STM32MP151CAAx|STM32MP151CABx|STM32MP151CACx|STM32MP151CADx|STM32MP153AAAx|STM32MP153AABx|STM32MP153AACx|STM32MP153AADx|STM32MP153CAAx|STM32MP153CABx|STM32MP153CACx|STM32MP153CADx|STM32MP157AAAx|STM32MP157AABx|STM32MP157AACx|STM32MP157AADx|STM32MP157CAAx|STM32MP157CABx|STM32MP157CACx|STM32MP157CADx|STM32MP157DAAx|STM32MP157DABx|STM32MP157DACx|STM32MP157DADx|STM32MP157FAAx|STM32MP157FABx|STM32MP157FACx|STM32MP157FADx|STM32MP153DAAx|STM32MP153DABx|STM32MP153DACx|STM32MP153DADx|STM32MP153FAAx|STM32MP153FABx|STM32MP153FACx|STM32MP153FADx|STM32MP151DAAx|STM32MP151DABx|STM32MP151DACx|STM32MP151DADx|STM32MP151FAAx|STM32MP151FABx|STM32MP151FACx|STM32MP151FADx" />
			</Parameter>
		<Parameter Name="PCFGQOS1_1"> 
		    <Condition Diagnostic="" Expression="STM32MP151AAAx|STM32MP151AABx|STM32MP151AACx|STM32MP151AADx|STM32MP151CAAx|STM32MP151CABx|STM32MP151CACx|STM32MP151CADx|STM32MP153AAAx|STM32MP153AABx|STM32MP153AACx|STM32MP153AADx|STM32MP153CAAx|STM32MP153CABx|STM32MP153CACx|STM32MP153CADx|STM32MP157AAAx|STM32MP157AABx|STM32MP157AACx|STM32MP157AADx|STM32MP157CAAx|STM32MP157CABx|STM32MP157CACx|STM32MP157CADx|STM32MP157DAAx|STM32MP157DABx|STM32MP157DACx|STM32MP157DADx|STM32MP157FAAx|STM32MP157FABx|STM32MP157FACx|STM32MP157FADx|STM32MP153DAAx|STM32MP153DABx|STM32MP153DACx|STM32MP153DADx|STM32MP153FAAx|STM32MP153FABx|STM32MP153FACx|STM32MP153FADx|STM32MP151DAAx|STM32MP151DABx|STM32MP151DACx|STM32MP151DADx|STM32MP151FAAx|STM32MP151FABx|STM32MP151FACx|STM32MP151FADx" />
			</Parameter>
		<Parameter Name="PCFGWQOS0_1"> 
		    <Condition Diagnostic="" Expression="STM32MP151AAAx|STM32MP151AABx|STM32MP151AACx|STM32MP151AADx|STM32MP151CAAx|STM32MP151CABx|STM32MP151CACx|STM32MP151CADx|STM32MP153AAAx|STM32MP153AABx|STM32MP153AACx|STM32MP153AADx|STM32MP153CAAx|STM32MP153CABx|STM32MP153CACx|STM32MP153CADx|STM32MP157AAAx|STM32MP157AABx|STM32MP157AACx|STM32MP157AADx|STM32MP157CAAx|STM32MP157CABx|STM32MP157CACx|STM32MP157CADx|STM32MP157DAAx|STM32MP157DABx|STM32MP157DACx|STM32MP157DADx|STM32MP157FAAx|STM32MP157FABx|STM32MP157FACx|STM32MP157FADx|STM32MP153DAAx|STM32MP153DABx|STM32MP153DACx|STM32MP153DADx|STM32MP153FAAx|STM32MP153FABx|STM32MP153FACx|STM32MP153FADx|STM32MP151DAAx|STM32MP151DABx|STM32MP151DACx|STM32MP151DADx|STM32MP151FAAx|STM32MP151FABx|STM32MP151FACx|STM32MP151FADx" />
			</Parameter>
		<Parameter Name="PCFGWQOS1_1"> 
		    <Condition Diagnostic="" Expression="STM32MP151AAAx|STM32MP151AABx|STM32MP151AACx|STM32MP151AADx|STM32MP151CAAx|STM32MP151CABx|STM32MP151CACx|STM32MP151CADx|STM32MP153AAAx|STM32MP153AABx|STM32MP153AACx|STM32MP153AADx|STM32MP153CAAx|STM32MP153CABx|STM32MP153CACx|STM32MP153CADx|STM32MP157AAAx|STM32MP157AABx|STM32MP157AACx|STM32MP157AADx|STM32MP157CAAx|STM32MP157CABx|STM32MP157CACx|STM32MP157CADx|STM32MP157DAAx|STM32MP157DABx|STM32MP157DACx|STM32MP157DADx|STM32MP157FAAx|STM32MP157FABx|STM32MP157FACx|STM32MP157FADx|STM32MP153DAAx|STM32MP153DABx|STM32MP153DACx|STM32MP153DADx|STM32MP153FAAx|STM32MP153FABx|STM32MP153FACx|STM32MP153FADx|STM32MP151DAAx|STM32MP151DABx|STM32MP151DACx|STM32MP151DADx|STM32MP151FAAx|STM32MP151FABx|STM32MP151FACx|STM32MP151FADx" />
			</Parameter>
		<Parameter Name="ADDRMAP1"/>
		<Parameter Name="ADDRMAP2"/>
		<Parameter Name="ADDRMAP3"/>
		<Parameter Name="ADDRMAP4"/>
		<Parameter Name="ADDRMAP5"/>
		<Parameter Name="ADDRMAP6"/>
		<Parameter Name="ADDRMAP9"/>
		<Parameter Name="ADDRMAP10"/>
		<Parameter Name="ADDRMAP11"/>
		<Parameter Name="PGCR"/>
		<Parameter Name="PTR0"/>
		<Parameter Name="PTR1"/>
		<Parameter Name="PTR2"/>
		<Parameter Name="ACIOCR"/>
		<Parameter Name="DXCCR"/>
		<Parameter Name="DSGCR"/>
		<Parameter Name="DCR"/>
		<Parameter Name="DTPR0"/>
		<Parameter Name="DTPR1"/>
		<Parameter Name="DTPR2"/>
		<Parameter Name="MR0"/>
		<Parameter Name="MR1"/>
		<Parameter Name="MR2"/>
		<Parameter Name="MR3"/>
		<Parameter Name="ODTCR"/>
        <Parameter Name="ZQ0CR1"/>
		<Parameter Name="DX0GCR"/>
		<Parameter Name="DX1GCR"/>
	</RefMode>

	<!-- DDR RefMode for LPDDR3 basic view -->
	<RefMode Abstract="true" HalMode="tbc" Name="LPDDR3">
		<Condition Diagnostic="" Expression="LPDDR3 &amp; WIDTH_SET &amp; DENSITY_SET"/>
		<ConfigForMode>tbc</ConfigForMode>
		<!-- LPDDR2 BAsic Parameters from there -->
		<Parameter Name="DDR_Frequency"/>
		<!-- DIE / PACKAGE SPECIFIC PARAMETERS -->
		<Parameter Name="CubeProgrammer_Minimal_Version"/>
		<Parameter Name="DDR_Start_Address"/>
		<!-- SYSTEM PARAMETERS -->
		<Parameter Name="ADDRESS_MAPPING"/>
		<Parameter Name="RELAXED_TIMING_MODE"/>
		<Parameter Name="SCHEDULING_AND_QOS"/>
		<Parameter Name="IMPEDANCE_DURING_READ"/>
		<Parameter Name="IMPEDANCE_DURING_WRITE"/>
		<Parameter Name="BL"/>
		<!-- JEDEC CORE TIMINGS --> 
		<Parameter Name="RL"/>
		<Parameter Name="WL"/>
		<Parameter Name="tRC"/>
		<Parameter Name="tCKESR"/>
		<Parameter Name="tXP"/>
		<Parameter Name="tCCD"/>
                <Parameter Name="tMRW"/>
                <Parameter Name="tMRR"/>
		<Parameter Name="tRTP"/>
		<Parameter Name="tRCD"/>
		<Parameter Name="tRPab"/>
		<Parameter Name="tRAS"/>
		<Parameter Name="tWR"/>
		<Parameter Name="tWTR"/>
		<Parameter Name="tRRD"/>
		<Parameter Name="tFAW"/>
		<!-- MODE REGISTER PARAMETERS -->
		<Parameter Name="tMRD"/>
		<!-- COMMAND AND ADDRESS TIMINGS -->
		<Parameter Name="tRASmax"/>
		<!-- REFRESH PARAMETERS -->
		<Parameter Name="tREFI"/>
		<Parameter Name="tRFCab"/>
		<!-- CKE INPUT PARAMETERS -->
		<Parameter Name="tCKE"/>
		<!-- READ PARAMETERS -->
		<Parameter Name="tDQSCKmax"/>
		<Parameter Name="tDQSCKmin"/>
		<!-- BELOW PARAMETERS ARE NOT VISIBILE TO USER -->
		<Parameter Name="t_xp"/>
		<Parameter Name="t_rd2pre"/>
		<Parameter Name="t_rp"/>
		<Parameter Name="t_rc"/>
		<Parameter Name="write_latency"/>
		<Parameter Name="read_latency"/>
		<Parameter Name="rd2wr"/>
		<Parameter Name="wr2rd"/>
		<Parameter Name="t_mrw"/>
		<Parameter Name="t_mod"/>
		<Parameter Name="t_mrd"/>
		<Parameter Name="t_rcd"/>
		<Parameter Name="t_ccd"/>
		<Parameter Name="t_rrd"/>
		<Parameter Name="t_cksrx"/>
		<Parameter Name="t_cksre"/>
		<Parameter Name="t_ckesr"/>
		<Parameter Name="t_cke"/>
		<Parameter Name="t_ckdpde"/>
		<Parameter Name="t_ckdpdx"/>
		<Parameter Name="t_ckcsx"/>
		<Parameter Name="t_ckpde"/>
		<Parameter Name="t_ckpdx"/>
		<Parameter Name="t_xs_dll_x32"/>
		<Parameter Name="t_xs_x32"/>
		<Parameter Name="t_xsr"/>
		<Parameter Name="t_rfc_nom_x1_x32"/>
		<Parameter Name="t_rfc_min"/>
		<Parameter Name="wr_odt_hold"/>
		<Parameter Name="wr_odt_delay"/>
		<Parameter Name="rd_odt_hold"/>
		<Parameter Name="rd_odt_delay"/>
		<Parameter Name="dfi_t_rddata_en"/>
		<Parameter Name="dfi_tphy_wrlat"/>
		<Parameter Name="tdlllock"/>
		<Parameter Name="tdllsrst"/>
		<Parameter Name="tdinit1"/>
		<Parameter Name="tdinit0"/>
		<Parameter Name="tdinit2"/>
		<Parameter Name="tdinit3"/>
		<Parameter Name="tccd"/>
		<Parameter Name="trc"/>
		<Parameter Name="trrd"/>
		<Parameter Name="tras"/>
		<Parameter Name="trcd"/>
		<Parameter Name="trp"/>
		<Parameter Name="twtr"/>
		<Parameter Name="trtp"/>
		<Parameter Name="tmrd"/>
		<Parameter Name="tdqsckmax"/>
		<Parameter Name="tdqsckmin"/>
		<Parameter Name="trfc"/>
		<Parameter Name="trtodt"/>
		<Parameter Name="tmod"/>
		<Parameter Name="tfaw"/>
		<Parameter Name="trtw"/>
		<Parameter Name="taond"/>
		<Parameter Name="tdllk"/>
		<Parameter Name="tcke"/>
		<Parameter Name="txp"/>
		<Parameter Name="txs"/>
		<Parameter Name="wr2pre"/>
		<Parameter Name="t_faw"/>
		<Parameter Name="t_ras_max"/>
		<Parameter Name="t_ras_min"/>
		<!-- Hidden parameters from there -->
		<Parameter Name="pageclose"/>
		<Parameter Name="burst_rdwr"/>
		<Parameter Name="dll_off_mode"/>
		<Parameter Name="data_bus_width"/>
		<Parameter Name="en_2t_timing_mode"/>
		<Parameter Name="burstchop"/>
		<Parameter Name="lpddr3"/>
		<Parameter Name="lpddr2"/>
		<Parameter Name="ddr3"/>
		<Parameter Name="mr_wr"/>
		<Parameter Name="mr_addr"/>
		<Parameter Name="mr_rank"/>
		<Parameter Name="mr_type"/>
		<Parameter Name="mr_data"/>
		<Parameter Name="derate_byte"/>
		<Parameter Name="derate_value"/>
		<Parameter Name="derate_enable"/>
		<Parameter Name="mr4_read_interval"/>
		<Parameter Name="dis_cam_drain_selfref"/>
		<Parameter Name="selfref_sw"/>
		<Parameter Name="en_dfi_dram_clk_disable"/>
		<Parameter Name="deeppowerdown_en"/>
		<Parameter Name="powerdown_en"/>
		<Parameter Name="selfref_en"/>
		<Parameter Name="selfref_to_x32"/>
		<Parameter Name="t_dpd_x4096"/>
		<Parameter Name="powerdown_to_x32"/>
		<Parameter Name="hw_lp_exit_idle_x32"/>
		<Parameter Name="hw_lp_exit_idle_en"/>
		<Parameter Name="hw_lp_en"/>
		<Parameter Name="refresh_margin"/>
		<Parameter Name="refresh_to_x32"/>
		<Parameter Name="refresh_burst"/>
		<Parameter Name="per_bank_refresh"/>
		<Parameter Name="refresh_update_level"/>
		<Parameter Name="dis_auto_refresh"/>
		<Parameter Name="dfi_alert_err_cnt_clr"/>
		<Parameter Name="dfi_alert_err_int_clr"/>
		<Parameter Name="dfi_alert_err_int_en"/>
		<Parameter Name="dis_auto_zq"/>
		<Parameter Name="dis_srx_zqcl"/>
		<Parameter Name="zq_resistor_shared"/>
		<Parameter Name="t_zq_long_nop"/>
		<Parameter Name="t_zq_short_nop"/>
		<Parameter Name="dfi_t_ctrl_delay"/>
		<Parameter Name="dfi_tphy_wrdata"/>
		<Parameter Name="dfi_t_wrdata_delay"/>
		<Parameter Name="dfi_t_dram_clk_disable"/>
		<Parameter Name="dfi_t_dram_clk_enable"/>
		<Parameter Name="dfi_tlp_resp"/>
		<Parameter Name="dfi_lp_wakeup_dpd"/>
		<Parameter Name="dfi_lp_en_dpd"/>
		<Parameter Name="dfi_lp_wakeup_sr"/>
		<Parameter Name="dfi_lp_en_sr"/>
		<Parameter Name="dfi_lp_wakeup_pd"/>
		<Parameter Name="dfi_lp_en_pd"/>
		<Parameter Name="dis_auto_ctrlupd"/>
		<Parameter Name="dis_auto_ctrlupd_srx"/>
		<Parameter Name="ctrlupd_pre_srx"/>
		<Parameter Name="dfi_t_ctrlup_max"/>
		<Parameter Name="dfi_t_ctrlup_min"/>
		<Parameter Name="dfi_t_ctrlupd_interval_min_x1024"/>
		<Parameter Name="dfi_t_ctrlupd_interval_max_x1024"/>
		<Parameter Name="dfi_phyupd_en"/>
		<Parameter Name="dfi_phymstr_en"/>
		<Parameter Name="rank0_rd_odt"/>
		<Parameter Name="rank0_wr_odt"/>
		<Parameter Name="rdwr_idle_gap"/>
		<Parameter Name="go2critical_hysteresis"/>
		<Parameter Name="lpr_num_entries"/>
		<Parameter Name="prefer_write"/>
		<Parameter Name="force_low_pri_n"/>
		<Parameter Name="pageclose_timer"/>
		<Parameter Name="hpr_xact_run_length"/>
		<Parameter Name="hpr_max_starve"/>
		<Parameter Name="lpr_xact_run_length"/>
		<Parameter Name="lpr_max_starve"/>
		<Parameter Name="w_xact_run_length"/>
		<Parameter Name="w_max_starve"/>
		<Parameter Name="dis_collision_page_opt"/>
		<Parameter Name="dis_wc"/>
		<Parameter Name="dis_hif"/>
		<Parameter Name="dis_dq"/>
		<Parameter Name="ctrl_upd"/>
		<Parameter Name="zq_calib_short"/>
		<Parameter Name="rank0_refresh"/>
		<Parameter Name="rd_poison_intr_clr"/>
		<Parameter Name="rd_poison_intr_en"/>
		<Parameter Name="rd_poison_slverr_en"/>
		<Parameter Name="wr_poison_intr_clr"/>
		<Parameter Name="wr_poison_intr_en"/>
		<Parameter Name="wr_poison_slverr_en"/>
		<Parameter Name="bl_exp_mode"/>
		<Parameter Name="pagematch_limit"/>
		<Parameter Name="go2critical_en"/>
		<Parameter Name="0rdwr_ordered_en"/>
		<Parameter Name="0rd_port_pagematch_en"/>
		<Parameter Name="0rd_port_urgent_en"/>
		<Parameter Name="0rd_port_aging_en"/>
		<Parameter Name="0rd_port_priority"/>
		<Parameter Name="0wr_port_pagematch_en"/>
		<Parameter Name="0wr_port_urgent_en"/>
		<Parameter Name="0wr_port_aging_en"/>
		<Parameter Name="0wr_port_priority"/>
		<Parameter Name="0rqos_map_region2"/>
		<Parameter Name="0rqos_map_region1"/>
		<Parameter Name="0rqos_map_region0"/>
		<Parameter Name="0rqos_map_level2"/>
		<Parameter Name="0rqos_map_level1"/>
		<Parameter Name="0rqos_map_timeoutr"/>
		<Parameter Name="0rqos_map_timeoutb"/>
		<Parameter Name="0wqos_map_region2"/>
		<Parameter Name="0wqos_map_region1"/>
		<Parameter Name="0wqos_map_region0"/>
		<Parameter Name="0wqos_map_level2"/>		
		<Parameter Name="0wqos_map_level1"/>
		<Parameter Name="0wqos_map_timeout2"/>
		<Parameter Name="0wqos_map_timeout1"/>
		<Parameter Name="1rdwr_ordered_en"/>
		<Parameter Name="1rd_port_pagematch_en"/>
		<Parameter Name="1rd_port_urgent_en"/>
		<Parameter Name="1rd_port_aging_en"/>
		<Parameter Name="1rd_port_priority"/>
		<Parameter Name="1wr_port_pagematch_en"/>
		<Parameter Name="1wr_port_urgent_en"/>
		<Parameter Name="1wr_port_aging_en"/>
		<Parameter Name="1wr_port_priority"/>
		<Parameter Name="1rqos_map_region2"/>
		<Parameter Name="1rqos_map_region1"/>
		<Parameter Name="1rqos_map_region0"/>
		<Parameter Name="1rqos_map_level2"/>
		<Parameter Name="1rqos_map_level1"/>
		<Parameter Name="1rqos_map_timeoutr"/>
		<Parameter Name="1rqos_map_timeoutb"/>
		<Parameter Name="1wqos_map_region2"/>
		<Parameter Name="1wqos_map_region1"/>
		<Parameter Name="1wqos_map_region0"/>
		<Parameter Name="1wqos_map_level2"/>
		<Parameter Name="1wqos_map_level1"/>
		<Parameter Name="1wqos_map_timeout2"/>
		<Parameter Name="1wqos_map_timeout1"/>
		<Parameter Name="lbmode"/>
		<Parameter Name="lbgdqs"/>
		<Parameter Name="lbdqss"/>
		<Parameter Name="rfshdt"/>
		<Parameter Name="pddisdx"/>
		<Parameter Name="zksel"/>
		<Parameter Name="ranken"/>
		<Parameter Name="ioddrm"/>
		<Parameter Name="iolb"/>
		<Parameter Name="ckinv"/>
		<Parameter Name="ckdv"/>
		<Parameter Name="cken"/>
		<Parameter Name="dtosel"/>
		<Parameter Name="dftlmt"/>
		<Parameter Name="dftcmp"/>
		<Parameter Name="dqscfg"/>
		<Parameter Name="itmdmd"/>
		<Parameter Name="titmsrst"/>
		<Parameter Name="acsr"/>
		<Parameter Name="rstiom"/>
		<Parameter Name="rstpdr"/>
		<Parameter Name="rstpdd"/>
		<Parameter Name="rstodt"/>
		<Parameter Name="rankpdr"/>
		<Parameter Name="cspdd"/>
		<Parameter Name="rankodt"/>
		<Parameter Name="ckpdr"/>
		<Parameter Name="ckpdd"/>
		<Parameter Name="ckodt"/>
		<Parameter Name="acpdr"/>
		<Parameter Name="acpdd"/>
		<Parameter Name="acodt"/>
		<Parameter Name="acoe"/>
		<Parameter Name="aciom"/>
		<Parameter Name="awdt"/>
		<Parameter Name="rvsel"/>
		<Parameter Name="dqsnrst"/>
		<Parameter Name="dqsnres"/>
		<Parameter Name="dqsres"/>
		<Parameter Name="dxpdr"/>
		<Parameter Name="dxpdd"/>
		<Parameter Name="dxiom"/>
		<Parameter Name="dxodt"/>
		<Parameter Name="ckeoe"/>
		<Parameter Name="rstoe"/>
		<Parameter Name="odtoe"/>
		<Parameter Name="ckoe"/>
		<Parameter Name="nl2oe"/>
		<Parameter Name="nl2pd"/>
		<Parameter Name="odtpdd"/>
		<Parameter Name="ckepdd"/>
		<Parameter Name="fxdlat"/>
		<Parameter Name="nobub"/>
		<Parameter Name="dqsge"/>
		<Parameter Name="dqsgx"/>
		<Parameter Name="lpdllpd"/>
		<Parameter Name="lpiopd"/>
		<Parameter Name="zuen"/>
		<Parameter Name="bdisen"/>
		<Parameter Name="puren"/>
		<Parameter Name="tpd"/>
		<Parameter Name="rdimm"/>
		<Parameter Name="udimm"/>
		<Parameter Name="ddr2t"/>
		<Parameter Name="nosra"/>
		<Parameter Name="ddrtype"/>
		<Parameter Name="mprdq"/>
		<Parameter Name="pdq"/>
		<Parameter Name="ddr8bnk"/>
		<Parameter Name="ddrmd"/>
		<Parameter Name="MR1.nWR"/>
		<Parameter Name="MR1.BL"/>
		<Parameter Name="MR2.RLWL"/>
		<Parameter Name="tINIT1"/>
		<Parameter Name="tINIT3"/>
		<Parameter Name="tINIT5"/>
		<Parameter Name="tINIT4_5"/>
		<Parameter Name="ds"/>
		<Parameter Name="wrodt3"/>
		<Parameter Name="wrodt2"/>
		<Parameter Name="wrodt1"/>
		<Parameter Name="wrodt0"/>
		<Parameter Name="rdodt3"/>
		<Parameter Name="rdodt2"/>
		<Parameter Name="rdodt1"/>
		<Parameter Name="rdodt0"/>
        <Parameter Name="zprog"/>
		<Parameter Name="0r0rvsl"/>
		<Parameter Name="0rttoal"/>
		<Parameter Name="0rttoh"/>
		<Parameter Name="0dqrtt"/>
		<Parameter Name="0dqsrtt"/>
		<Parameter Name="0dsen"/>
		<Parameter Name="0dqsrpd"/>
		<Parameter Name="0dxpdr"/>
		<Parameter Name="0dxpdd"/>
		<Parameter Name="0dxiom"/>
		<Parameter Name="0dqodt"/>
		<Parameter Name="0dqsodt"/>
		<Parameter Name="0dxen"/>
		<Parameter Name="0dlldis"/>
		<Parameter Name="0dllsrst"/>
		<Parameter Name="0sdlbmode"/>
		<Parameter Name="0atesten"/>
		<Parameter Name="0sdphase"/>
		<Parameter Name="0sstart"/>
		<Parameter Name="0mfwdly"/>
		<Parameter Name="0mfbdly"/>
		<Parameter Name="0sfwdly"/>
		<Parameter Name="0sfbdly"/>
		<Parameter Name="0r0dgps"/>
		<Parameter Name="0r0dgsl"/>
		<Parameter Name="0dqsdly"/>
		<Parameter Name="0dqsndly"/>
		<Parameter Name="0dqdly0"/>
		<Parameter Name="0dqdly1"/>
		<Parameter Name="0dqdly2"/>
		<Parameter Name="0dqdly3"/>
		<Parameter Name="0dqdly4"/>
		<Parameter Name="0dqdly5"/>
		<Parameter Name="0dqdly6"/>
		<Parameter Name="0dqdly7"/>
		<Parameter Name="0dmdly"/>
		<Parameter Name="1r0rvsl"/>
		<Parameter Name="1rttoal"/>
		<Parameter Name="1rttoh"/>
		<Parameter Name="1dqrtt"/>
		<Parameter Name="1dqsrtt"/>
		<Parameter Name="1dsen"/>
		<Parameter Name="1dqsrpd"/>
		<Parameter Name="1dxpdr"/>
		<Parameter Name="1dxpdd"/>
		<Parameter Name="1dxiom"/>
		<Parameter Name="1dqodt"/>
		<Parameter Name="1dqsodt"/>
		<Parameter Name="1dxen"/>
		<Parameter Name="1dlldis"/>
		<Parameter Name="1dllsrst"/>
		<Parameter Name="1sdlbmode"/>
		<Parameter Name="1atesten"/>
		<Parameter Name="1sdphase"/>
		<Parameter Name="1sstart"/>
		<Parameter Name="1mfwdly"/>
		<Parameter Name="1mfbdly"/>
		<Parameter Name="1sfwdly"/>
		<Parameter Name="1sfbdly"/>
		<Parameter Name="1r0dgps"/>
		<Parameter Name="1r0dgsl"/>
		<Parameter Name="1dqsdly"/>
		<Parameter Name="1dqsndly"/>
		<Parameter Name="1dqdly0"/>
		<Parameter Name="1dqdly1"/>
		<Parameter Name="1dqdly2"/>
		<Parameter Name="1dqdly3"/>
		<Parameter Name="1dqdly4"/>
		<Parameter Name="1dqdly5"/>
		<Parameter Name="1dqdly6"/>
		<Parameter Name="1dqdly7"/>
		<Parameter Name="1dmdly"/>
		<Parameter Name="1r0rvsl"/>
		<Parameter Name="1rttoal"/>
		<Parameter Name="1rttoh"/>
		<Parameter Name="1dqrtt"/>
		<!-- address mapping parameters from there -->
		<Parameter Name="addrmap_bank_b2"/>
		<Parameter Name="addrmap_bank_b1"/>
		<Parameter Name="addrmap_bank_b0"/>
		<Parameter Name="addrmap_col_b5"/>
		<Parameter Name="addrmap_col_b4"/>
		<Parameter Name="addrmap_col_b3"/>
		<Parameter Name="addrmap_col_b2"/>
		<Parameter Name="addrmap_col_b9"/>
		<Parameter Name="addrmap_col_b8"/>
		<Parameter Name="addrmap_col_b7"/>
		<Parameter Name="addrmap_col_b6"/>
		<Parameter Name="addrmap_col_b11"/>
		<Parameter Name="addrmap_col_b10"/>
		<Parameter Name="addrmap_row_b11"/>
		<Parameter Name="addrmap_row_b2_10"/>
		<Parameter Name="addrmap_row_b1"/>
		<Parameter Name="addrmap_row_b0"/>
		<Parameter Name="lpddr3_6gb_12gb"/>
		<Parameter Name="addrmap_row_b15"/>
		<Parameter Name="addrmap_row_b14"/>
		<Parameter Name="addrmap_row_b13"/>
		<Parameter Name="addrmap_row_b12"/>
		<Parameter Name="addrmap_row_b5"/>
		<Parameter Name="addrmap_row_b4"/>
		<Parameter Name="addrmap_row_b3"/>
		<Parameter Name="addrmap_row_b2"/>
		<Parameter Name="addrmap_row_b9"/>
		<Parameter Name="addrmap_row_b8"/>
		<Parameter Name="addrmap_row_b7"/>
		<Parameter Name="addrmap_row_b6"/>
		<Parameter Name="addrmap_row_b10"/>
		<!-- Registers from there -->
		<Parameter Name="MSTR"/>
		<Parameter Name="MRCTRL0"/>
		<Parameter Name="MRCTRL1"/>
		<Parameter Name="DERATEEN"/>
		<Parameter Name="DERATEINT"/>
		<Parameter Name="PWRCTL"/>
		<Parameter Name="PWRTMG"/>
		<Parameter Name="HWLPCTL"/>
		<Parameter Name="RFSHCTL0"/>
		<Parameter Name="RFSHCTL3"/>
		<Parameter Name="RFSHTMG"/>
		<Parameter Name="CRCPARCTL0"/>
		<Parameter Name="DRAMTMG0"/>
		<Parameter Name="DRAMTMG1"/>
		<Parameter Name="DRAMTMG2"/>
		<Parameter Name="DRAMTMG3"/>
		<Parameter Name="DRAMTMG4"/>
		<Parameter Name="DRAMTMG5"/>
		<Parameter Name="DRAMTMG6"/>
		<Parameter Name="DRAMTMG7"/>
		<Parameter Name="DRAMTMG8"/>
		<Parameter Name="DRAMTMG14"/>
		<Parameter Name="ZQCTL0"/>
		<Parameter Name="DFITMG0"/>
		<Parameter Name="DFITMG1"/>
		<Parameter Name="DFILPCFG0"/>
		<Parameter Name="DFIUPD0"/>
		<Parameter Name="DFIUPD1"/>
		<Parameter Name="DFIUPD2"/>
		<Parameter Name="DFIPHYMSTR"/>
		<Parameter Name="ODTCFG"/>
		<Parameter Name="ODTMAP"/>
		<Parameter Name="SCHED"/>
		<Parameter Name="SCHED1"/>
		<Parameter Name="PERFHPR1"/>
		<Parameter Name="PERFLPR1"/>
		<Parameter Name="PERFWR1"/>
		<Parameter Name="DBG0"/>
		<Parameter Name="DBG1"/>
		<Parameter Name="DBGCMD"/>
		<Parameter Name="POISONCFG"/>
		<Parameter Name="PCCFG"/>
		<Parameter Name="PCFGR_0"/>
		<Parameter Name="PCFGW_0"/>
		<Parameter Name="PCFGQOS0_0"/>
		<Parameter Name="PCFGQOS1_0"/>
		<Parameter Name="PCFGWQOS0_0"/>
		<Parameter Name="PCFGWQOS1_0"/>
		<Parameter Name="PCFGR_1"> 
		    <Condition Diagnostic="" Expression="STM32MP151AAAx|STM32MP151AABx|STM32MP151AACx|STM32MP151AADx|STM32MP151CAAx|STM32MP151CABx|STM32MP151CACx|STM32MP151CADx|STM32MP153AAAx|STM32MP153AABx|STM32MP153AACx|STM32MP153AADx|STM32MP153CAAx|STM32MP153CABx|STM32MP153CACx|STM32MP153CADx|STM32MP157AAAx|STM32MP157AABx|STM32MP157AACx|STM32MP157AADx|STM32MP157CAAx|STM32MP157CABx|STM32MP157CACx|STM32MP157CADx|STM32MP157DAAx|STM32MP157DABx|STM32MP157DACx|STM32MP157DADx|STM32MP157FAAx|STM32MP157FABx|STM32MP157FACx|STM32MP157FADx|STM32MP153DAAx|STM32MP153DABx|STM32MP153DACx|STM32MP153DADx|STM32MP153FAAx|STM32MP153FABx|STM32MP153FACx|STM32MP153FADx|STM32MP151DAAx|STM32MP151DABx|STM32MP151DACx|STM32MP151DADx|STM32MP151FAAx|STM32MP151FABx|STM32MP151FACx|STM32MP151FADx" />
		</Parameter>
		<Parameter Name="PCFGW_1"> 
		    <Condition Diagnostic="" Expression="STM32MP151AAAx|STM32MP151AABx|STM32MP151AACx|STM32MP151AADx|STM32MP151CAAx|STM32MP151CABx|STM32MP151CACx|STM32MP151CADx|STM32MP153AAAx|STM32MP153AABx|STM32MP153AACx|STM32MP153AADx|STM32MP153CAAx|STM32MP153CABx|STM32MP153CACx|STM32MP153CADx|STM32MP157AAAx|STM32MP157AABx|STM32MP157AACx|STM32MP157AADx|STM32MP157CAAx|STM32MP157CABx|STM32MP157CACx|STM32MP157CADx|STM32MP157DAAx|STM32MP157DABx|STM32MP157DACx|STM32MP157DADx|STM32MP157FAAx|STM32MP157FABx|STM32MP157FACx|STM32MP157FADx|STM32MP153DAAx|STM32MP153DABx|STM32MP153DACx|STM32MP153DADx|STM32MP153FAAx|STM32MP153FABx|STM32MP153FACx|STM32MP153FADx|STM32MP151DAAx|STM32MP151DABx|STM32MP151DACx|STM32MP151DADx|STM32MP151FAAx|STM32MP151FABx|STM32MP151FACx|STM32MP151FADx" />
			</Parameter>
		<Parameter Name="PCFGQOS0_1"> 
		    <Condition Diagnostic="" Expression="STM32MP151AAAx|STM32MP151AABx|STM32MP151AACx|STM32MP151AADx|STM32MP151CAAx|STM32MP151CABx|STM32MP151CACx|STM32MP151CADx|STM32MP153AAAx|STM32MP153AABx|STM32MP153AACx|STM32MP153AADx|STM32MP153CAAx|STM32MP153CABx|STM32MP153CACx|STM32MP153CADx|STM32MP157AAAx|STM32MP157AABx|STM32MP157AACx|STM32MP157AADx|STM32MP157CAAx|STM32MP157CABx|STM32MP157CACx|STM32MP157CADx|STM32MP157DAAx|STM32MP157DABx|STM32MP157DACx|STM32MP157DADx|STM32MP157FAAx|STM32MP157FABx|STM32MP157FACx|STM32MP157FADx|STM32MP153DAAx|STM32MP153DABx|STM32MP153DACx|STM32MP153DADx|STM32MP153FAAx|STM32MP153FABx|STM32MP153FACx|STM32MP153FADx|STM32MP151DAAx|STM32MP151DABx|STM32MP151DACx|STM32MP151DADx|STM32MP151FAAx|STM32MP151FABx|STM32MP151FACx|STM32MP151FADx" />
			</Parameter>
		<Parameter Name="PCFGQOS1_1"> 
		    <Condition Diagnostic="" Expression="STM32MP151AAAx|STM32MP151AABx|STM32MP151AACx|STM32MP151AADx|STM32MP151CAAx|STM32MP151CABx|STM32MP151CACx|STM32MP151CADx|STM32MP153AAAx|STM32MP153AABx|STM32MP153AACx|STM32MP153AADx|STM32MP153CAAx|STM32MP153CABx|STM32MP153CACx|STM32MP153CADx|STM32MP157AAAx|STM32MP157AABx|STM32MP157AACx|STM32MP157AADx|STM32MP157CAAx|STM32MP157CABx|STM32MP157CACx|STM32MP157CADx|STM32MP157DAAx|STM32MP157DABx|STM32MP157DACx|STM32MP157DADx|STM32MP157FAAx|STM32MP157FABx|STM32MP157FACx|STM32MP157FADx|STM32MP153DAAx|STM32MP153DABx|STM32MP153DACx|STM32MP153DADx|STM32MP153FAAx|STM32MP153FABx|STM32MP153FACx|STM32MP153FADx|STM32MP151DAAx|STM32MP151DABx|STM32MP151DACx|STM32MP151DADx|STM32MP151FAAx|STM32MP151FABx|STM32MP151FACx|STM32MP151FADx" />
			</Parameter>
		<Parameter Name="PCFGWQOS0_1">
		    <Condition Diagnostic="" Expression="STM32MP151AAAx|STM32MP151AABx|STM32MP151AACx|STM32MP151AADx|STM32MP151CAAx|STM32MP151CABx|STM32MP151CACx|STM32MP151CADx|STM32MP153AAAx|STM32MP153AABx|STM32MP153AACx|STM32MP153AADx|STM32MP153CAAx|STM32MP153CABx|STM32MP153CACx|STM32MP153CADx|STM32MP157AAAx|STM32MP157AABx|STM32MP157AACx|STM32MP157AADx|STM32MP157CAAx|STM32MP157CABx|STM32MP157CACx|STM32MP157CADx|STM32MP157DAAx|STM32MP157DABx|STM32MP157DACx|STM32MP157DADx|STM32MP157FAAx|STM32MP157FABx|STM32MP157FACx|STM32MP157FADx|STM32MP153DAAx|STM32MP153DABx|STM32MP153DACx|STM32MP153DADx|STM32MP153FAAx|STM32MP153FABx|STM32MP153FACx|STM32MP153FADx|STM32MP151DAAx|STM32MP151DABx|STM32MP151DACx|STM32MP151DADx|STM32MP151FAAx|STM32MP151FABx|STM32MP151FACx|STM32MP151FADx" />
			</Parameter>
		<Parameter Name="PCFGWQOS1_1"> 
		    <Condition Diagnostic="" Expression="STM32MP151AAAx|STM32MP151AABx|STM32MP151AACx|STM32MP151AADx|STM32MP151CAAx|STM32MP151CABx|STM32MP151CACx|STM32MP151CADx|STM32MP153AAAx|STM32MP153AABx|STM32MP153AACx|STM32MP153AADx|STM32MP153CAAx|STM32MP153CABx|STM32MP153CACx|STM32MP153CADx|STM32MP157AAAx|STM32MP157AABx|STM32MP157AACx|STM32MP157AADx|STM32MP157CAAx|STM32MP157CABx|STM32MP157CACx|STM32MP157CADx|STM32MP157DAAx|STM32MP157DABx|STM32MP157DACx|STM32MP157DADx|STM32MP157FAAx|STM32MP157FABx|STM32MP157FACx|STM32MP157FADx|STM32MP153DAAx|STM32MP153DABx|STM32MP153DACx|STM32MP153DADx|STM32MP153FAAx|STM32MP153FABx|STM32MP153FACx|STM32MP153FADx|STM32MP151DAAx|STM32MP151DABx|STM32MP151DACx|STM32MP151DADx|STM32MP151FAAx|STM32MP151FABx|STM32MP151FACx|STM32MP151FADx" />
			</Parameter>
		<Parameter Name="ADDRMAP1"/>
		<Parameter Name="ADDRMAP2"/>
		<Parameter Name="ADDRMAP3"/>
		<Parameter Name="ADDRMAP4"/>
		<Parameter Name="ADDRMAP5"/>
		<Parameter Name="ADDRMAP6"/>
		<Parameter Name="ADDRMAP9"/>
		<Parameter Name="ADDRMAP10"/>
		<Parameter Name="ADDRMAP11"/>
		<Parameter Name="PGCR"/>
		<Parameter Name="PTR0"/>
		<Parameter Name="PTR1"/>
		<Parameter Name="PTR2"/>
		<Parameter Name="ACIOCR"/>
		<Parameter Name="DXCCR"/>
		<Parameter Name="DSGCR"/>
		<Parameter Name="DCR"/>
		<Parameter Name="DTPR0"/>
		<Parameter Name="DTPR1"/>
		<Parameter Name="DTPR2"/>
		<Parameter Name="MR0"/>
		<Parameter Name="MR1"/>
		<Parameter Name="MR2"/>
		<Parameter Name="MR3"/>
		<Parameter Name="ODTCR"/>
        <Parameter Name="ZQ0CR1"/>
		<Parameter Name="DX0GCR"/>
		<Parameter Name="DX1GCR"/>

	</RefMode>
	
	<!-- DDR RefMode for Bytes2 and 3 tuning parameters and registers. RefMode exists only for 32bits -->
	<RefMode Abstract="true" HalMode="tbc" Name="32bits">
		<Condition Diagnostic="" Expression="DDR_TYPE_SET &amp; DENSITY_SET  &amp; (DDR_32_bits|DDR3_32_1Gb|DDR3_32_2Gb|DDR3_32_4Gb|DDR3_32_8Gb)"/>
		<ConfigForMode>tbc</ConfigForMode>
		<Parameter Name="2r0rvsl"/>
		<Parameter Name="2rttoal"/>
		<Parameter Name="2rttoh"/>
		<Parameter Name="2dqrtt"/>
		<Parameter Name="2dqsrtt"/>
		<Parameter Name="2dsen"/>
		<Parameter Name="2dqsrpd"/>
		<Parameter Name="2dxpdr"/>
		<Parameter Name="2dxpdd"/>
		<Parameter Name="2dxiom"/>
		<Parameter Name="2dqodt"/>
		<Parameter Name="2dqsodt"/>
		<Parameter Name="2dxen"/>
		<Parameter Name="2dlldis"/>
		<Parameter Name="2dllsrst"/>
		<Parameter Name="2sdlbmode"/>
		<Parameter Name="2atesten"/>
		<Parameter Name="2sdphase"/>
		<Parameter Name="2sstart"/>
		<Parameter Name="2mfwdly"/>
		<Parameter Name="2mfbdly"/>
		<Parameter Name="2sfwdly"/>
		<Parameter Name="2sfbdly"/>
		<Parameter Name="2r0dgps"/>
		<Parameter Name="2r0dgsl"/>
		<Parameter Name="2dqsdly"/>
		<Parameter Name="2dqsndly"/>
		<Parameter Name="2dqdly0"/>
		<Parameter Name="2dqdly1"/>
		<Parameter Name="2dqdly2"/>
		<Parameter Name="2dqdly3"/>
		<Parameter Name="2dqdly4"/>
		<Parameter Name="2dqdly5"/>
		<Parameter Name="2dqdly6"/>
		<Parameter Name="2dqdly7"/>
		<Parameter Name="2dmdly"/>
		<Parameter Name="3r0rvsl"/>
		<Parameter Name="3rttoal"/>
		<Parameter Name="3rttoh"/>
		<Parameter Name="3dqrtt"/>
		<Parameter Name="3dqsrtt"/>
		<Parameter Name="3dsen"/>
		<Parameter Name="3dqsrpd"/>
		<Parameter Name="3dxpdr"/>
		<Parameter Name="3dxpdd"/>
		<Parameter Name="3dxiom"/>
		<Parameter Name="3dqodt"/>
		<Parameter Name="3dqsodt"/>
		<Parameter Name="3dxen"/>
		<Parameter Name="3dlldis"/>
		<Parameter Name="3dllsrst"/>
		<Parameter Name="3sdlbmode"/>
		<Parameter Name="3atesten"/>
		<Parameter Name="3sdphase"/>
		<Parameter Name="3sstart"/>
		<Parameter Name="3mfwdly"/>
		<Parameter Name="3mfbdly"/>
		<Parameter Name="3sfwdly"/>
		<Parameter Name="3sfbdly"/>
		<Parameter Name="3r0dgps"/>
		<Parameter Name="3r0dgsl"/>
		<Parameter Name="3dqsdly"/>
		<Parameter Name="3dqsndly"/>
		<Parameter Name="3dqdly0"/>
		<Parameter Name="3dqdly1"/>
		<Parameter Name="3dqdly2"/>
		<Parameter Name="3dqdly3"/>
		<Parameter Name="3dqdly4"/>
		<Parameter Name="3dqdly5"/>
		<Parameter Name="3dqdly6"/>
		<Parameter Name="3dqdly7"/>
		<Parameter Name="3dmdly"/>
		<!-- Registers from there -->
		<Parameter Name="DX2GCR"/>
		<Parameter Name="DX3GCR"/>
	</RefMode>
	
	<!-- #################################################################################################-->
	<!--############################################# Modes Definition ######################################-->
	<!--#################################################################################################-->
	<ModeLogicOperator Name="AND">

		<!-- Below mode define the 'DDR type' element offered to user in the PINOUT tab for the DDR IP -->
		<!-- As per discussion with Hervé Pierrot, remove the 'RemoveDisable="true"' to avoid setting a default value for the DDRT Type -->
		<!-- DTO0 pin signal is not present for TFBGA320 package STM32MP131AAFx|STM32MP131CAFx|STM32MP131DAFx|STM32MP131FAFx|STM32MP133AAFx|STM32MP133CAFx|STM32MP133DAFx|STM32MP133FAFx|STM32MP135AAFx|STM32MP135CAFx|STM32MP135DAFx|STM32MP135FAFx -->
		<!-- DTO0 and DTO1 pin signal are not present for TFBGA289 package STM32MP131AAGx|STM32MP131CAGx|STM32MP131DAGx|STM32MP131FAGx|STM32MP133AAGx|STM32MP133CAGx|STM32MP133DAGx|STM32MP133FAGx|STM32MP135AAGx|STM32MP135CAGx|STM32MP135DAGx|STM32MP135FAGx-->
		<Mode Name="DDR Type" RemoveCondition="STM32MP131AAFx|STM32MP131AAGx|STM32MP131CAFx|STM32MP131CAGx|STM32MP131DAFx|STM32MP131DAGx|STM32MP131FAFx|STM32MP131FAGx|STM32MP133AAFx|STM32MP133AAGx|STM32MP133CAFx|STM32MP133CAGx|STM32MP133DAFx|STM32MP133DAGx|STM32MP133FAFx|STM32MP133FAGx|STM32MP135AAFx|STM32MP135AAGx|STM32MP135CAFx|STM32MP135CAGx|STM32MP135DAFx|STM32MP135DAGx|STM32MP135FAFx|STM32MP135FAGx">
			<ModeLogicOperator Name="XOR">
				<Mode Name="DDR3" UserName="DDR3 / DDR3L">
					<SignalLogicalOp Name="AND">
						<Signal Name="DDR3"/>
						<Signal Name="A0" />
						<Signal Name="A1" />
						<Signal Name="A2" />
						<Signal Name="A3" />
						<Signal Name="A4" />
						<Signal Name="A5" />
						<Signal Name="A6" />
						<Signal Name="A7" />
						<Signal Name="A8" />
						<Signal Name="A9" />
						<Signal Name="A10" />
						<Signal Name="A11" />
						<Signal Name="ATO" />
						<Signal Name="BA0" />
						<Signal Name="BA1" />
						<Signal Name="BA2" />
						<Signal Name="CASN" />
						<Signal Name="CKE" />
						<Signal Name="CLKN" />
						<Signal Name="CLKP" />
						<Signal Name="CSN" />
						<Signal Name="DQ0" />
						<Signal Name="DQ1" />
						<Signal Name="DQ2" />
						<Signal Name="DQ3" />
						<Signal Name="DQ4" />
						<Signal Name="DQ5" />
						<Signal Name="DQ6" />
						<Signal Name="DQ7" />
						<Signal Name="DQ8" />
						<Signal Name="DQ9" />
						<Signal Name="DQ10" />
						<Signal Name="DQ11" />
						<Signal Name="DQ12" />
						<Signal Name="DQ13" />
						<Signal Name="DQ14" />
						<Signal Name="DQ15" />
						<Signal Name="DQM0" />
						<Signal Name="DQM1" />
						<Signal Name="DQS0N" />
						<Signal Name="DQS0P" />
						<Signal Name="DQS1N" />
						<Signal Name="DQS1P" />
						<Signal Name="DTO0" />
						<Signal Name="DTO1" />
						<Signal Name="ODT" />
						<Signal Name="RASN" />
						<Signal Name="RESETN" />
						<Signal Name="VREF" />
						<Signal Name="WEN" />
						<Signal Name="ZQ" />
					</SignalLogicalOp>
					<Semaphore>DDR3</Semaphore>
				</Mode>
				<Mode Name="LPDDR2" UserName="LPDDR2">
					<SignalLogicalOp Name="AND">
						<Signal Name="LPDDR2"/>
						<Signal Name="A0" />
						<Signal Name="A1" />
						<Signal Name="A2" />
						<Signal Name="A3" />
						<Signal Name="A4" />
						<Signal Name="A5" />
						<Signal Name="A6" />
						<Signal Name="A7" />
						<Signal Name="A8" />
						<Signal Name="A9" />
						<Signal Name="ATO" />
						<Signal Name="CKE" />
						<Signal Name="CLKN" />
						<Signal Name="CLKP" />
						<Signal Name="CSN" />
						<Signal Name="DQ0" />
						<Signal Name="DQ1" />
						<Signal Name="DQ2" />
						<Signal Name="DQ3" />
						<Signal Name="DQ4" />
						<Signal Name="DQ5" />
						<Signal Name="DQ6" />
						<Signal Name="DQ7" />
						<Signal Name="DQ8" />
						<Signal Name="DQ9" />
						<Signal Name="DQ10" />
						<Signal Name="DQ11" />
						<Signal Name="DQ12" />
						<Signal Name="DQ13" />
						<Signal Name="DQ14" />
						<Signal Name="DQ15" />
						<Signal Name="DQM0" />
						<Signal Name="DQM1" />
						<Signal Name="DQS0N" />
						<Signal Name="DQS0P" />
						<Signal Name="DQS1N" />
						<Signal Name="DQS1P" />
						<Signal Name="DTO0" />
						<Signal Name="DTO1" />
						<Signal Name="VREF" />
						<Signal Name="ZQ" />
					</SignalLogicalOp>
					<Semaphore>LPDDR2</Semaphore>
				</Mode>
				<Mode Name="LPDDR3" UserName="LPDDR3">
					<SignalLogicalOp Name="AND">
						<Signal Name="LPDDR3"/>
						<Signal Name="A0" />
						<Signal Name="A1" />
						<Signal Name="A2" />
						<Signal Name="A3" />
						<Signal Name="A4" />
						<Signal Name="A5" />
						<Signal Name="A6" />
						<Signal Name="A7" />
						<Signal Name="A8" />
						<Signal Name="A9" />
						<Signal Name="ATO" />
						<Signal Name="CKE" />
						<Signal Name="CLKN" />
						<Signal Name="CLKP" />
						<Signal Name="CSN" />
						<Signal Name="DQ0" />
						<Signal Name="DQ1" />
						<Signal Name="DQ2" />
						<Signal Name="DQ3" />
						<Signal Name="DQ4" />
						<Signal Name="DQ5" />
						<Signal Name="DQ6" />
						<Signal Name="DQ7" />
						<Signal Name="DQ8" />
						<Signal Name="DQ9" />
						<Signal Name="DQ10" />
						<Signal Name="DQ11" />
						<Signal Name="DQ12" />
						<Signal Name="DQ13" />
						<Signal Name="DQ14" />
						<Signal Name="DQ15" />
						<Signal Name="DQM0" />
						<Signal Name="DQM1" />
						<Signal Name="DQS0N" />
						<Signal Name="DQS0P" />
						<Signal Name="DQS1N" />
						<Signal Name="DQS1P" />
						<Signal Name="DTO0" />
						<Signal Name="DTO1" />
						<Signal Name="VREF" />
						<Signal Name="ZQ" />
					</SignalLogicalOp>
					<Semaphore>LPDDR3</Semaphore>
				</Mode>
			</ModeLogicOperator>
			<Semaphore>DDR_TYPE_SET</Semaphore>
		</Mode>
		
		<Mode Name="DDR Type" RemoveCondition="STM32MP131AAEx|STM32MP131AAGx|STM32MP131CAEx|STM32MP131CAGx|STM32MP131DAEx|STM32MP131DAGx|STM32MP131FAEx|STM32MP131FAGx|STM32MP133AAEx|STM32MP133AAGx|STM32MP133CAEx|STM32MP133CAGx|STM32MP133DAEx|STM32MP133DAGx|STM32MP133FAEx|STM32MP133FAGx|STM32MP135AAEx|STM32MP135AAGx|STM32MP135CAEx|STM32MP135CAGx|STM32MP135DAEx|STM32MP135DAGx|STM32MP135FAEx|STM32MP135FAGx|STM32MP151AAEx|STM32MP151AAFx|STM32MP151AAGx|STM32MP151CAEx|STM32MP151CAFx|STM32MP151CAGx|STM32MP151DAEx|STM32MP151DAFx|STM32MP151DAGx|STM32MP151FAEx|STM32MP151FAFx|STM32MP151FAGx|STM32MP151AAAx|STM32MP151AABx|STM32MP151AACx|STM32MP151AADx|STM32MP151CAAx|STM32MP151CABx|STM32MP151CACx|STM32MP151CADx|STM32MP151DAAx|STM32MP151DABx|STM32MP151DACx|STM32MP151DADx|STM32MP151FAAx|STM32MP151FABx|STM32MP151FACx|STM32MP151FADx|STM32MP153AAAx|STM32MP153AABx|STM32MP153AACx|STM32MP153AADx|STM32MP153CAAx|STM32MP153CABx|STM32MP153CACx|STM32MP153CADx|STM32MP153DAAx|STM32MP153DABx|STM32MP153DACx|STM32MP153DADx|STM32MP153FAAx|STM32MP153FABx|STM32MP153FACx|STM32MP153FADx|STM32MP157AAAx|STM32MP157AABx|STM32MP157AACx|STM32MP157AADx|STM32MP157CAAx|STM32MP157CABx|STM32MP157CACx|STM32MP157CADx|STM32MP157DAAx|STM32MP157DABx|STM32MP157DACx|STM32MP157DADx|STM32MP157FAAx|STM32MP157FABx|STM32MP157FACx|STM32MP157FADx">
			<ModeLogicOperator Name="XOR">
				<Mode Name="DDR3" UserName="DDR3 / DDR3L">
					<SignalLogicalOp Name="AND">
						<Signal Name="DDR3"/>
						<Signal Name="A0" />
						<Signal Name="A1" />
						<Signal Name="A2" />
						<Signal Name="A3" />
						<Signal Name="A4" />
						<Signal Name="A5" />
						<Signal Name="A6" />
						<Signal Name="A7" />
						<Signal Name="A8" />
						<Signal Name="A9" />
						<Signal Name="A10" />
						<Signal Name="A11" />
						<Signal Name="ATO" />
						<Signal Name="BA0" />
						<Signal Name="BA1" />
						<Signal Name="BA2" />
						<Signal Name="CASN" />
						<Signal Name="CKE" />
						<Signal Name="CLKN" />
						<Signal Name="CLKP" />
						<Signal Name="CSN" />
						<Signal Name="DQ0" />
						<Signal Name="DQ1" />
						<Signal Name="DQ2" />
						<Signal Name="DQ3" />
						<Signal Name="DQ4" />
						<Signal Name="DQ5" />
						<Signal Name="DQ6" />
						<Signal Name="DQ7" />
						<Signal Name="DQ8" />
						<Signal Name="DQ9" />
						<Signal Name="DQ10" />
						<Signal Name="DQ11" />
						<Signal Name="DQ12" />
						<Signal Name="DQ13" />
						<Signal Name="DQ14" />
						<Signal Name="DQ15" />
						<Signal Name="DQM0" />
						<Signal Name="DQM1" />
						<Signal Name="DQS0N" />
						<Signal Name="DQS0P" />
						<Signal Name="DQS1N" />
						<Signal Name="DQS1P" />
						<Signal Name="DTO1" />
						<Signal Name="ODT" />
						<Signal Name="RASN" />
						<Signal Name="RESETN" />
						<Signal Name="VREF" />
						<Signal Name="WEN" />
						<Signal Name="ZQ" />
					</SignalLogicalOp>
					<Semaphore>DDR3</Semaphore>
				</Mode>
				<Mode Name="LPDDR2" UserName="LPDDR2">
					<SignalLogicalOp Name="AND">
						<Signal Name="LPDDR2"/>
						<Signal Name="A0" />
						<Signal Name="A1" />
						<Signal Name="A2" />
						<Signal Name="A3" />
						<Signal Name="A4" />
						<Signal Name="A5" />
						<Signal Name="A6" />
						<Signal Name="A7" />
						<Signal Name="A8" />
						<Signal Name="A9" />
						<Signal Name="ATO" />
						<Signal Name="CKE" />
						<Signal Name="CLKN" />
						<Signal Name="CLKP" />
						<Signal Name="CSN" />
						<Signal Name="DQ0" />
						<Signal Name="DQ1" />
						<Signal Name="DQ2" />
						<Signal Name="DQ3" />
						<Signal Name="DQ4" />
						<Signal Name="DQ5" />
						<Signal Name="DQ6" />
						<Signal Name="DQ7" />
						<Signal Name="DQ8" />
						<Signal Name="DQ9" />
						<Signal Name="DQ10" />
						<Signal Name="DQ11" />
						<Signal Name="DQ12" />
						<Signal Name="DQ13" />
						<Signal Name="DQ14" />
						<Signal Name="DQ15" />
						<Signal Name="DQM0" />
						<Signal Name="DQM1" />
						<Signal Name="DQS0N" />
						<Signal Name="DQS0P" />
						<Signal Name="DQS1N" />
						<Signal Name="DQS1P" />
						<Signal Name="DTO1" />
						<Signal Name="VREF" />
						<Signal Name="ZQ" />
					</SignalLogicalOp>
					<Semaphore>LPDDR2</Semaphore>
				</Mode>
				<Mode Name="LPDDR3" UserName="LPDDR3">
					<SignalLogicalOp Name="AND">
						<Signal Name="LPDDR3"/>
						<Signal Name="A0" />
						<Signal Name="A1" />
						<Signal Name="A2" />
						<Signal Name="A3" />
						<Signal Name="A4" />
						<Signal Name="A5" />
						<Signal Name="A6" />
						<Signal Name="A7" />
						<Signal Name="A8" />
						<Signal Name="A9" />
						<Signal Name="ATO" />
						<Signal Name="CKE" />
						<Signal Name="CLKN" />
						<Signal Name="CLKP" />
						<Signal Name="CSN" />
						<Signal Name="DQ0" />
						<Signal Name="DQ1" />
						<Signal Name="DQ2" />
						<Signal Name="DQ3" />
						<Signal Name="DQ4" />
						<Signal Name="DQ5" />
						<Signal Name="DQ6" />
						<Signal Name="DQ7" />
						<Signal Name="DQ8" />
						<Signal Name="DQ9" />
						<Signal Name="DQ10" />
						<Signal Name="DQ11" />
						<Signal Name="DQ12" />
						<Signal Name="DQ13" />
						<Signal Name="DQ14" />
						<Signal Name="DQ15" />
						<Signal Name="DQM0" />
						<Signal Name="DQM1" />
						<Signal Name="DQS0N" />
						<Signal Name="DQS0P" />
						<Signal Name="DQS1N" />
						<Signal Name="DQS1P" />
						<Signal Name="DTO1" />
						<Signal Name="VREF" />
						<Signal Name="ZQ" />
					</SignalLogicalOp>
					<Semaphore>LPDDR3</Semaphore>
				</Mode>
			</ModeLogicOperator>
			<Semaphore>DDR_TYPE_SET</Semaphore>
		</Mode>

		<Mode Name="DDR Type" RemoveCondition="STM32MP131AAEx|STM32MP131AAFx|STM32MP131CAEx|STM32MP131CAFx|STM32MP131DAEx|STM32MP131DAFx|STM32MP131FAEx|STM32MP131FAFx|STM32MP133AAEx|STM32MP133AAFx|STM32MP133CAEx|STM32MP133CAFx|STM32MP133DAEx|STM32MP133DAFx|STM32MP133FAEx|STM32MP133FAFx|STM32MP135AAEx|STM32MP135AAFx|STM32MP135CAEx|STM32MP135CAFx|STM32MP135DAEx|STM32MP135DAFx|STM32MP135FAEx|STM32MP135FAFx|STM32MP151AAEx|STM32MP151AAFx|STM32MP151AAGx|STM32MP151CAEx|STM32MP151CAFx|STM32MP151CAGx|STM32MP151DAEx|STM32MP151DAFx|STM32MP151DAGx|STM32MP151FAEx|STM32MP151FAFx|STM32MP151FAGx|STM32MP151AAAx|STM32MP151AABx|STM32MP151AACx|STM32MP151AADx|STM32MP151CAAx|STM32MP151CABx|STM32MP151CACx|STM32MP151CADx|STM32MP151DAAx|STM32MP151DABx|STM32MP151DACx|STM32MP151DADx|STM32MP151FAAx|STM32MP151FABx|STM32MP151FACx|STM32MP151FADx|STM32MP153AAAx|STM32MP153AABx|STM32MP153AACx|STM32MP153AADx|STM32MP153CAAx|STM32MP153CABx|STM32MP153CACx|STM32MP153CADx|STM32MP153DAAx|STM32MP153DABx|STM32MP153DACx|STM32MP153DADx|STM32MP153FAAx|STM32MP153FABx|STM32MP153FACx|STM32MP153FADx|STM32MP157AAAx|STM32MP157AABx|STM32MP157AACx|STM32MP157AADx|STM32MP157CAAx|STM32MP157CABx|STM32MP157CACx|STM32MP157CADx|STM32MP157DAAx|STM32MP157DABx|STM32MP157DACx|STM32MP157DADx|STM32MP157FAAx|STM32MP157FABx|STM32MP157FACx|STM32MP157FADx">
			<ModeLogicOperator Name="XOR">
				<Mode Name="DDR3" UserName="DDR3 / DDR3L">
					<SignalLogicalOp Name="AND">
						<Signal Name="DDR3"/>
						<Signal Name="A0" />
						<Signal Name="A1" />
						<Signal Name="A2" />
						<Signal Name="A3" />
						<Signal Name="A4" />
						<Signal Name="A5" />
						<Signal Name="A6" />
						<Signal Name="A7" />
						<Signal Name="A8" />
						<Signal Name="A9" />
						<Signal Name="A10" />
						<Signal Name="A11" />
						<Signal Name="ATO" />
						<Signal Name="BA0" />
						<Signal Name="BA1" />
						<Signal Name="BA2" />
						<Signal Name="CASN" />
						<Signal Name="CKE" />
						<Signal Name="CLKN" />
						<Signal Name="CLKP" />
						<Signal Name="CSN" />
						<Signal Name="DQ0" />
						<Signal Name="DQ1" />
						<Signal Name="DQ2" />
						<Signal Name="DQ3" />
						<Signal Name="DQ4" />
						<Signal Name="DQ5" />
						<Signal Name="DQ6" />
						<Signal Name="DQ7" />
						<Signal Name="DQ8" />
						<Signal Name="DQ9" />
						<Signal Name="DQ10" />
						<Signal Name="DQ11" />
						<Signal Name="DQ12" />
						<Signal Name="DQ13" />
						<Signal Name="DQ14" />
						<Signal Name="DQ15" />
						<Signal Name="DQM0" />
						<Signal Name="DQM1" />
						<Signal Name="DQS0N" />
						<Signal Name="DQS0P" />
						<Signal Name="DQS1N" />
						<Signal Name="DQS1P" />
						<Signal Name="ODT" />
						<Signal Name="RASN" />
						<Signal Name="RESETN" />
						<Signal Name="VREF" />
						<Signal Name="WEN" />
						<Signal Name="ZQ" />
					</SignalLogicalOp>
					<Semaphore>DDR3</Semaphore>
				</Mode>
				<Mode Name="LPDDR2" UserName="LPDDR2">
					<SignalLogicalOp Name="AND">
						<Signal Name="LPDDR2"/>
						<Signal Name="A0" />
						<Signal Name="A1" />
						<Signal Name="A2" />
						<Signal Name="A3" />
						<Signal Name="A4" />
						<Signal Name="A5" />
						<Signal Name="A6" />
						<Signal Name="A7" />
						<Signal Name="A8" />
						<Signal Name="A9" />
						<Signal Name="ATO" />
						<Signal Name="CKE" />
						<Signal Name="CLKN" />
						<Signal Name="CLKP" />
						<Signal Name="CSN" />
						<Signal Name="DQ0" />
						<Signal Name="DQ1" />
						<Signal Name="DQ2" />
						<Signal Name="DQ3" />
						<Signal Name="DQ4" />
						<Signal Name="DQ5" />
						<Signal Name="DQ6" />
						<Signal Name="DQ7" />
						<Signal Name="DQ8" />
						<Signal Name="DQ9" />
						<Signal Name="DQ10" />
						<Signal Name="DQ11" />
						<Signal Name="DQ12" />
						<Signal Name="DQ13" />
						<Signal Name="DQ14" />
						<Signal Name="DQ15" />
						<Signal Name="DQM0" />
						<Signal Name="DQM1" />
						<Signal Name="DQS0N" />
						<Signal Name="DQS0P" />
						<Signal Name="DQS1N" />
						<Signal Name="DQS1P" />
						<Signal Name="VREF" />
						<Signal Name="ZQ" />
					</SignalLogicalOp>
					<Semaphore>LPDDR2</Semaphore>
				</Mode>
				<Mode Name="LPDDR3" UserName="LPDDR3">
					<SignalLogicalOp Name="AND">
						<Signal Name="LPDDR3"/>
						<Signal Name="A0" />
						<Signal Name="A1" />
						<Signal Name="A2" />
						<Signal Name="A3" />
						<Signal Name="A4" />
						<Signal Name="A5" />
						<Signal Name="A6" />
						<Signal Name="A7" />
						<Signal Name="A8" />
						<Signal Name="A9" />
						<Signal Name="ATO" />
						<Signal Name="CKE" />
						<Signal Name="CLKN" />
						<Signal Name="CLKP" />
						<Signal Name="CSN" />
						<Signal Name="DQ0" />
						<Signal Name="DQ1" />
						<Signal Name="DQ2" />
						<Signal Name="DQ3" />
						<Signal Name="DQ4" />
						<Signal Name="DQ5" />
						<Signal Name="DQ6" />
						<Signal Name="DQ7" />
						<Signal Name="DQ8" />
						<Signal Name="DQ9" />
						<Signal Name="DQ10" />
						<Signal Name="DQ11" />
						<Signal Name="DQ12" />
						<Signal Name="DQ13" />
						<Signal Name="DQ14" />
						<Signal Name="DQ15" />
						<Signal Name="DQM0" />
						<Signal Name="DQM1" />
						<Signal Name="DQS0N" />
						<Signal Name="DQS0P" />
						<Signal Name="DQS1N" />
						<Signal Name="DQS1P" />
						<Signal Name="VREF" />
						<Signal Name="ZQ" />
					</SignalLogicalOp>
					<Semaphore>LPDDR3</Semaphore>
				</Mode>
			</ModeLogicOperator>
			<Semaphore>DDR_TYPE_SET</Semaphore>
		</Mode>
		<!-- Below mode define the 'DDR width' element offered to user in the PINOUT tab for the DDR IP 
			 The pinout signals are different if 16bits DDR is considered compared to 32 bits
			 Note that by default, the STM32MP157AABx (STM32MP157CABx) and STM32MP157AADx (STM32MP157CADx) packages are 16bits only (defined in the related xml files) -->
		<!-- As per discussion with Hervé Pierrot, remove the 'RemoveDisable="true"' to avoid setting a default value for the DDRT Type -->
		<!--<Mode Name="Width" RemoveCondition="STM32MP157AABx|STM32MP157AADx|STM32MP157CABx|STM32MP157CADx">-->
		    <Mode Name="Width">
			<ModeLogicOperator Name="XOR">
				<!-- Following signals are present in 32bits DDR package and not in 16 bits DDR package: DQM2, DQM3, DQS2N, DQS2P, DQS3N, DQS3P, DQ16 to DQ31 -->
				<Mode Name="16bits" UserName="16bits">
					<SignalLogicalOp Name="AND">
						<Signal Name="DDR_16_bits"/>
					</SignalLogicalOp>
					<Semaphore>DDR_16_bits</Semaphore>
				</Mode>
				<Mode Name="32bits" UserName="32bits" RemoveCondition="STM32MP151AADx|STM32MP151AABx|STM32MP151CADx|STM32MP151CABx|STM32MP153AADx|STM32MP153AABx|STM32MP153CADx|STM32MP153CABx|STM32MP157AADx|STM32MP157AABx|STM32MP157CABx|STM32MP157CADx|STM32MP157DADx|STM32MP157DABx|STM32MP157FADx|STM32MP157FABx|STM32MP153DADx|STM32MP153DABx|STM32MP153FADx|STM32MP153FABx|STM32MP151DADx|STM32MP151DABx|STM32MP151FADx|STM32MP151FABx|STM32MP131AAEx|STM32MP131AAFx|STM32MP131AAGx|STM32MP131CAEx|STM32MP131CAFx|STM32MP131CAGx|STM32MP131DAEx|STM32MP131DAFx|STM32MP131DAGx|STM32MP131FAEx|STM32MP131FAFx|STM32MP131FAGx|STM32MP133AAEx|STM32MP133AAFx|STM32MP133AAGx|STM32MP133CAEx|STM32MP133CAFx|STM32MP133CAGx|STM32MP133DAEx|STM32MP133DAFx|STM32MP133DAGx|STM32MP133FAEx|STM32MP133FAFx|STM32MP133FAGx|STM32MP135AAEx|STM32MP135AAFx|STM32MP135AAGx|STM32MP135CAEx|STM32MP135CAFx|STM32MP135CAGx|STM32MP135DAEx|STM32MP135DAFx|STM32MP135DAGx|STM32MP135FAEx|STM32MP135FAFx|STM32MP135FAGx">
					<SignalLogicalOp Name="AND">
						<Signal Name="DDR_32_bits"/>
						<Signal Name="DQ16" />
						<Signal Name="DQ17" />
						<Signal Name="DQ18" />
						<Signal Name="DQ19" />
						<Signal Name="DQ20" />
						<Signal Name="DQ21" />
						<Signal Name="DQ22" />
						<Signal Name="DQ23" />
						<Signal Name="DQ24" />
						<Signal Name="DQ25" />
						<Signal Name="DQ26" />
						<Signal Name="DQ27" />
						<Signal Name="DQ28" />
						<Signal Name="DQ29" />
						<Signal Name="DQ30" />
						<Signal Name="DQ31" />
						<Signal Name="DQM2" />
						<Signal Name="DQM3" />
						<Signal Name="DQS2N" />
						<Signal Name="DQS2P" />
						<Signal Name="DQS3N" />
						<Signal Name="DQS3P" />
					</SignalLogicalOp>
					<Semaphore>DDR_32_bits</Semaphore>
				</Mode>
			</ModeLogicOperator>
			<Semaphore>WIDTH_SET</Semaphore>
			<Condition Expression="DDR_TYPE_SET" Diagnostic="Width to be set after DDR type is chosen" />
		</Mode>

        <!-- Below mode define the 'DDR density' element offered to user in the PINOUT tab for the DDR IP 
		Density impacts the pinout but not directly, it depends of DDR Type and also for width.
		No clean solution was found to manage this viza a single 'Mode' Element.
		As a consequence, the density 'Mode' has been split in 3 differnts 'Mode': Density_DDR3_16bits / Density_DDR3_32bits : Density_LPDDR
		The pinout details are available in IUM, and explicited in specification document (MPU_DDR_Tool_Technical_Specification_cx524408_1.1_D3.docx) 
		and also in the "Pinout_configuration_sept2017 - V2.xlsx" document
		Difference between DDR3 16bits and DDR3 32bits is just because 32bits DDR packages does not exisits, it is always 2 16 bits packages, requiring then 
		1 address signal less than a real 32 bit package.
		Some trials have been made around the 'RemoveCondition' instruction, for examaple 'RemoveCondition=$modeexist_LPDDR2' to avoid adding signals 
		when LPDDR2 or LPDDR3 is set, but without success -->
		<!-- As per discussion with Hervé Pierrot from marketing, remove the 'RemoveDisable="true"' to avoid setting a default value for the DDRT Type -->
        <Mode Name="Density_DDR3_16bits" UserName="Density for DDR3(L) 16bits">
			<ModeLogicOperator Name="XOR">
				<!-- Following signals are present in 32bits DDR package and not in 16 bits DDR package: DQM2, DQM3, DQS2N, DQS2P, DQS3N, DQS3P, DQ16 to DQ31 -->
				
                <Mode Name="1Gb_16bits" UserName="1Gb" >
					<SignalLogicalOp Name="AND">
						<Signal Name="DDR3_16_1Gb"/>
						<Signal Name="A12" />
					</SignalLogicalOp>
					<Semaphore>DDR3_16_1Gb</Semaphore>
				</Mode> 
				<Mode Name="2Gb_16bits" UserName="2Gb" >
					<SignalLogicalOp Name="AND">
						<Signal Name="DDR3_16_2Gb"/>
						<Signal Name="A13" />
						<Signal Name="A12" />
					</SignalLogicalOp>
					<Semaphore>DDR3_16_2Gb</Semaphore>
				</Mode>
				<Mode Name="4Gb_16bits" UserName="4Gb">
					<SignalLogicalOp Name="AND">
						<Signal Name="DDR3_16_4Gb"/>
						<Signal Name="A14" />
						<Signal Name="A13" />
						<Signal Name="A12" />
					</SignalLogicalOp>
					<Semaphore>DDR3_16_4Gb</Semaphore>
				</Mode>
				<Mode Name="8Gb_16bits" UserName="8Gb">
					<SignalLogicalOp Name="AND">
						<Signal Name="DDR3_16_8Gb"/>
						<Signal Name="A15" />
						<Signal Name="A14" />
						<Signal Name="A13" />
						<Signal Name="A12" />
					</SignalLogicalOp>
					<Semaphore>DDR3_16_8Gb</Semaphore>
				</Mode>
			</ModeLogicOperator>
			<Semaphore>DENSITY_SET</Semaphore>
			<Condition Expression="DDR3 &amp; DDR_16_bits" Diagnostic="Available only if DDR3(L) DDR type is set with 16 bits or 32 bits width" />
		</Mode>

		<Mode Name="Density_DDR3_32bits" UserName="Density for DDR3(L) 32bits" RemoveCondition="STM32MP151AABx|STM32MP151AADx|STM32MP151CABx|STM32MP151CADx|STM32MP153AABx|STM32MP153AADx|STM32MP153CABx|STM32MP153CADx|STM32MP153FABx|STM32MP157AABx|STM32MP157AADx|STM32MP157CABx|STM32MP157CADx|STM32MP157DADx|STM32MP157DABx|STM32MP157FADx|STM32MP157FABx|STM32MP153DADx|STM32MP153DABx|STM32MP153FADx|STM32MP151FABx|STM32MP151DADx|STM32MP151DABx|STM32MP151FADx|STM32MP151FABx|STM32MP131AAEx|STM32MP131AAFx|STM32MP131AAGx|STM32MP131CAEx|STM32MP131CAFx|STM32MP131CAGx|STM32MP131DAEx|STM32MP131DAFx|STM32MP131DAGx|STM32MP131FAEx|STM32MP131FAFx|STM32MP131FAGx|STM32MP133AAEx|STM32MP133AAFx|STM32MP133AAGx|STM32MP133CAEx|STM32MP133CAFx|STM32MP133CAGx|STM32MP133DAEx|STM32MP133DAFx|STM32MP133DAGx|STM32MP133FAEx|STM32MP133FAFx|STM32MP133FAGx|STM32MP135AAEx|STM32MP135AAFx|STM32MP135AAGx|STM32MP135CAEx|STM32MP135CAFx|STM32MP135CAGx|STM32MP135DAEx|STM32MP135DAFx|STM32MP135DAGx|STM32MP135FAEx|STM32MP135FAFx|STM32MP135FAGx">
			<ModeLogicOperator Name="XOR">
				<Mode Name="2Gb_32bits" UserName="2Gb">
					<SignalLogicalOp Name="AND">
						<Signal Name="DDR3_32_2Gb"/>
						<Signal Name="A12" />
					</SignalLogicalOp>
					<Semaphore>DDR3_32_2Gb</Semaphore>
				</Mode>
				<Mode Name="4Gb_32bits" UserName="4Gb">
					<SignalLogicalOp Name="AND">
						<Signal Name="DDR3_32_4Gb"/>
						<Signal Name="A13" />
						<Signal Name="A12" />
					</SignalLogicalOp>
					<Semaphore>DDR3_32_4Gb</Semaphore>
				</Mode>
				<Mode Name="8Gb_32bits" UserName="8Gb">
					<SignalLogicalOp Name="AND">
						<Signal Name="DDR3_32_8Gb"/>
						<Signal Name="A14" />
						<Signal Name="A13" />
						<Signal Name="A12" />
					</SignalLogicalOp>
					<Semaphore>DDR3_32_8Gb</Semaphore>
				</Mode>
			</ModeLogicOperator>
			<Semaphore>DENSITY_SET</Semaphore>
            <Condition Expression="DDR3 &amp; DDR_32_bits" Diagnostic="Available only if DDR3(L) DDR type is set with 32 bits width" />
		</Mode>
		
		<Mode Name="Density_LPDDR" UserName="Density for LPDDR2/LPDDR3">
			<ModeLogicOperator Name="XOR">
				<Mode Name="1Gb_LPDDR" UserName="1Gb">
					<SignalLogicalOp Name="AND">
						<Signal Name="LPDDR23_1Gb"/>
					</SignalLogicalOp>
					<Semaphore>LPDDR23_1Gb</Semaphore>
				</Mode>
				<Mode Name="2Gb_LPDDR" UserName="2Gb">
					<SignalLogicalOp Name="AND">
						<Signal Name="LPDDR23_2Gb"/>
					</SignalLogicalOp>
					<Semaphore>LPDDR23_2Gb</Semaphore>
				</Mode>
				<Mode Name="4Gb_LPDDR" UserName="4Gb">
					<SignalLogicalOp Name="AND">
						<Signal Name="LPDDR23_4Gb"/>
					</SignalLogicalOp>
					<Semaphore>LPDDR23_4Gb</Semaphore>
				</Mode>
				<Mode Name="8Gb_LPDDR" UserName="8Gb">
					<SignalLogicalOp Name="AND">
						<Signal Name="LPDDR23_8Gb"/>
					</SignalLogicalOp>
					<Semaphore>LPDDR23_8Gb</Semaphore>
				</Mode>
			</ModeLogicOperator>
			<Semaphore>DENSITY_SET</Semaphore>
            <Condition Expression="(LPDDR2|LPDDR3) &amp; (DDR_32_bits | DDR_16_bits)" Diagnostic="Available only if LPDDR2 or LPDDR3 DDR types are set" />
		</Mode>

	</ModeLogicOperator>
	
	<!-- RefSignal for DDR -->
	<RefSignal Name="DDR3" Virtual="true"/>
	<RefSignal Name="LPDDR2" Virtual="true"/>
	<RefSignal Name="LPDDR3" Virtual="true"/>
	<RefSignal Name="DDR_16_bits" Virtual="true"/>
	<RefSignal Name="DDR_32_bits" Virtual="true"/>
	<RefSignal Name="DDR3_16_1Gb" Virtual="true"/>
	<RefSignal Name="DDR3_32_1Gb" Virtual="true"/>
	<RefSignal Name="LPDDR23_1Gb" Virtual="true"/>
	<RefSignal Name="DDR3_16_2Gb" Virtual="true"/>
	<RefSignal Name="DDR3_32_2Gb" Virtual="true"/>
	<RefSignal Name="LPDDR23_2Gb" Virtual="true"/>
	<RefSignal Name="DDR3_16_4Gb" Virtual="true"/>
	<RefSignal Name="DDR3_32_4Gb" Virtual="true"/>
	<RefSignal Name="LPDDR23_4Gb" Virtual="true"/>
	<RefSignal Name="DDR3_16_8Gb" Virtual="true"/>
	<RefSignal Name="DDR3_32_8Gb" Virtual="true"/>
	<RefSignal Name="LPDDR23_8Gb" Virtual="true"/>
	<!-- Pinout ref signals -->
	<RefSignal IOMode="System" Name="A0" />
	<RefSignal IOMode="System" Name="A1" />
	<RefSignal IOMode="System" Name="A2" />
	<RefSignal IOMode="System" Name="A3" />
	<RefSignal IOMode="System" Name="A4" />
	<RefSignal IOMode="System" Name="A5" />
	<RefSignal IOMode="System" Name="A6" />
	<RefSignal IOMode="System" Name="A7" />
	<RefSignal IOMode="System" Name="A8" />
	<RefSignal IOMode="System" Name="A9" />
	<RefSignal IOMode="System" Name="A10" />
	<RefSignal IOMode="System" Name="A11" />
	<RefSignal IOMode="System" Name="A12" />
	<RefSignal IOMode="System" Name="A13" />
	<RefSignal IOMode="System" Name="A14" />
	<RefSignal IOMode="System" Name="A15" />
	<RefSignal IOMode="System" Name="ATO" />
	<RefSignal IOMode="System" Name="BA0" />
	<RefSignal IOMode="System" Name="BA1" />
	<RefSignal IOMode="System" Name="BA2" />
	<RefSignal IOMode="System" Name="CASN" />
	<RefSignal IOMode="System" Name="CKE" />
	<RefSignal IOMode="System" Name="CLKN" />
	<RefSignal IOMode="System" Name="CLKP" />
	<RefSignal IOMode="System" Name="CSN" />
	<RefSignal IOMode="System" Name="DQ0" />
	<RefSignal IOMode="System" Name="DQ1" />
	<RefSignal IOMode="System" Name="DQ2" />
	<RefSignal IOMode="System" Name="DQ3" />
	<RefSignal IOMode="System" Name="DQ4" />
	<RefSignal IOMode="System" Name="DQ5" />
	<RefSignal IOMode="System" Name="DQ6" />
	<RefSignal IOMode="System" Name="DQ7" />
	<RefSignal IOMode="System" Name="DQ8" />
	<RefSignal IOMode="System" Name="DQ9" />
	<RefSignal IOMode="System" Name="DQ10" />
	<RefSignal IOMode="System" Name="DQ11" />
	<RefSignal IOMode="System" Name="DQ12" />
	<RefSignal IOMode="System" Name="DQ13" />
	<RefSignal IOMode="System" Name="DQ14" />
	<RefSignal IOMode="System" Name="DQ15" />
	<RefSignal IOMode="System" Name="DQ16" />
	<RefSignal IOMode="System" Name="DQ17" />
	<RefSignal IOMode="System" Name="DQ18" />
	<RefSignal IOMode="System" Name="DQ19" />
	<RefSignal IOMode="System" Name="DQ20" />
	<RefSignal IOMode="System" Name="DQ21" />
	<RefSignal IOMode="System" Name="DQ22" />
	<RefSignal IOMode="System" Name="DQ23" />
	<RefSignal IOMode="System" Name="DQ24" />
	<RefSignal IOMode="System" Name="DQ25" />
	<RefSignal IOMode="System" Name="DQ26" />
	<RefSignal IOMode="System" Name="DQ27" />
	<RefSignal IOMode="System" Name="DQ28" />
	<RefSignal IOMode="System" Name="DQ29" />
	<RefSignal IOMode="System" Name="DQ30" />
	<RefSignal IOMode="System" Name="DQ31" />
	<RefSignal IOMode="System" Name="DQM0" />
	<RefSignal IOMode="System" Name="DQM1" />
	<RefSignal IOMode="System" Name="DQM2" />
	<RefSignal IOMode="System" Name="DQM3" />
	<RefSignal IOMode="System" Name="DQS0N" />
	<RefSignal IOMode="System" Name="DQS0P" />
	<RefSignal IOMode="System" Name="DQS1N" />
	<RefSignal IOMode="System" Name="DQS1P" />
	<RefSignal IOMode="System" Name="DQS2N" />
	<RefSignal IOMode="System" Name="DQS2P" />
	<RefSignal IOMode="System" Name="DQS3N" />
	<RefSignal IOMode="System" Name="DQS3P" />
	<RefSignal IOMode="System" Name="DTO0" />
	<RefSignal IOMode="System" Name="DTO1" />
	<RefSignal IOMode="System" Name="ODT" />
	<RefSignal IOMode="System" Name="RASN" />
	<RefSignal IOMode="System" Name="RESETN" />
	<RefSignal IOMode="System" Name="VREF" />
	<RefSignal IOMode="System" Name="WEN" />
	<RefSignal IOMode="System" Name="ZQ" />	
</IP>
