INFO: [VRFC 10-2263] Analyzing Verilog file "/home/miguel/P2/P2.ip_user_files/ip/memXi/sim/memXi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memXi
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/miguel/P2/P2.ip_user_files/ip/memStep/sim/memStep.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memStep
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/miguel/P2/P2.ip_user_files/ip/memRes/sim/memRes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memRes
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/miguel/P2/P2.ip_user_files/ip/memC/sim/memC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memC
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/miguel/P2/P2.ip_user_files/ip/memB/sim/memB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memB
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/miguel/P2/P2.ip_user_files/ip/memA/sim/memA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memA
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/miguel/P2/P2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "/home/miguel/P2/P2.srcs/sources_1/imports/new/datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity datapath
INFO: [VRFC 10-163] Analyzing VHDL file "/home/miguel/P2/P2.srcs/sources_1/imports/lab2/control.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity control
INFO: [VRFC 10-163] Analyzing VHDL file "/home/miguel/P2/P2.srcs/sources_1/imports/vhdl_P2/circuit.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity circuit
INFO: [VRFC 10-163] Analyzing VHDL file "/home/miguel/P2/P2.srcs/sources_1/imports/vhdl_P2/top_circuit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_circuit
INFO: [VRFC 10-163] Analyzing VHDL file "/home/miguel/P2/P2.srcs/sim_1/imports/vhdl_P2/top_circuit_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_circuit_tb
