04.03.2024
	- Installations done:
		- Create project repository, shared with Loic and installed Git on PC and Mac to share repository with starting files
		- Download Eclipse Temurin JDK with Hotspot 16.0.2+7
		- Download logisim-evolution 3.7.2
		- Download Quartus Prime Lite
		- Revamp USB Blaster

07.03.2024
	- Ran Circuit example on DE10lite
	- Read through circuit code & TPs

10.03.2024
	- Learned the basics of Quartus
	- Researched possible UART implementations
	- Looked at basics of VHDL vs. Verilog
	
12.03.2024
	- Translated Hildebrand's verilog UART code into VHDL
	- Tried adding end of Toni's code to have an input/output signal: https://www.youtube.com/watch?v=fMmcSpgOtJ4
	

13.03.2024	
	- Mapped inputs/outputs of original Hildebrand VHDL code (without Toni's part), only status info worked
	- Tried implementing Nandland version of UART with testbench, complications in wait statements (tried replacing with state machines, more errors in signaling)
	- Download RealTerm Serial Capture Program
	- Download WaveForms
	- To do:
		- Understand basics of UART inputs/outputs to do so
		- As a result better implement Toni's code
		- Look into RealTerm Serial Capture Program

Partie 1: test bench, test oscilloscope (quartus et logisim) sur TX, puis eventuellement RX, apres faire un echo sur realterm: tp7 microcontroleurs, Tout est traduit sur logisim et optimise 

23.03.2024
	- Create basic instruction on logisim to get current through the oscilloscope, test on WaveForms: Done. 
	- Test bench on TX on quartus through oscilloscope as well? Closer look at what bench actually does.



























Meeting 17.04.2024

But de Partie I: faire fonctionner TX et RX sur l'oscilloscope avec VDHL en Quartus, puis sur Logisim

- Oscilloscope fonctionne avec testbench simple sur logisim
- Trouve un uart_tx en verilog, fonctionne sur oscilloscope
- Re-ecrit le uart_tx en VHDL, fonctionne sur oscilloscope
- Traduit le uart_tx en logisim, fonctionne en simulation, et sur la carte, pas encore sur oscilloscope
Ca donne seulement des valeurs lents - je suis confus par rapport au Baud Rate (uart_tx), le CLK_PER_BIT (uart_tx), frequence (clock settings), divider value (clock settings), rate (waveform)

- Essaye d'ecrire uart_rx equivalent a celui que j'ai trouve mais - quel testing? pour tx, on fixe une valeur a transmettre. pour rx,
on peut envoyer depuis oscilloscope. peut etre c'est cela qui pose probleme?
- uart_rx ne fonctionne pas sur oscilloscope


Parte II du projet: 

- 2 weeks to get Rx done, then start on button + led interaction














Testing TX: Logisim freq is 5MHz, suspected divided by 4, CLKS_PER_BIT is 21, TX works at baud rates between 51500 and 57200
Testing RX: problem w messages 7+, works between 55400 and 58400 specifically

Driver kept at CLKS_PER_BIT = 21, baud rate working at 57000 or 56000

RX in hex: 52 58 20 20 20 20
   in seg: 50 36 00 00 00 00

TX in hex: 54 58 20 20 20 20
   in seg: 70 36 00 00 00 00




