m255
K3
13
cModel Technology
Z0 dD:\Project\Verilog\M_Player\simulation\modelsim
vCNT138T
I:5@QadSVZ249l5Um;Mi501
VWSZ2>@=<G900EGP4K1nB<1
Z1 dD:\Project\Verilog\M_Player\simulation\modelsim
w1589590762
8D:/Project/Verilog/M_Player/source_code/CNT138T.v
FD:/Project/Verilog/M_Player/source_code/CNT138T.v
L0 2
Z2 OV;L;10.1d;51
r1
31
Z3 o-vlog01compat -work work -O0
n@c@n@t138@t
Z4 !s92 -vlog01compat -work work +incdir+D:/Project/Verilog/M_Player/source_code -O0
!i10b 1
!s100 gecDDAd[]mmT5dP50ncIR2
!s85 0
!s108 1589601622.771000
!s107 D:/Project/Verilog/M_Player/source_code/CNT138T.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Project/Verilog/M_Player/source_code|D:/Project/Verilog/M_Player/source_code/CNT138T.v|
!s101 -O0
vF_CODE
IkcVVAo4n15n`BE8=CCiQ<1
V<oKVB>84A0cZKVPFCiN@Q0
R1
w1589598260
8D:/Project/Verilog/M_Player/source_code/F_CODE.v
FD:/Project/Verilog/M_Player/source_code/F_CODE.v
L0 2
R2
r1
31
R3
R4
n@f_@c@o@d@e
!i10b 1
!s100 =L:`iHG<RS3K]N^ZRW?QP0
!s85 0
!s108 1589601623.018000
!s107 D:/Project/Verilog/M_Player/source_code/F_CODE.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Project/Verilog/M_Player/source_code|D:/Project/Verilog/M_Player/source_code/F_CODE.v|
!s101 -O0
vrom_controller
IGAi^j>^:c9i8l@I^D3V;H0
VBoOZL>kTRloifJ`k<F4C21
R1
w1589590108
8D:/Project/Verilog/M_Player/ip_core/rom/rom_controller.v
FD:/Project/Verilog/M_Player/ip_core/rom/rom_controller.v
L0 39
R2
r1
31
R3
!i10b 1
!s100 :nllZBVlz:XAI[[nc[d?n1
!s85 0
!s108 1589601623.356000
!s107 D:/Project/Verilog/M_Player/ip_core/rom/rom_controller.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Project/Verilog/M_Player/ip_core/rom|D:/Project/Verilog/M_Player/ip_core/rom/rom_controller.v|
!s101 -O0
!s92 -vlog01compat -work work +incdir+D:/Project/Verilog/M_Player/ip_core/rom -O0
vSPKER
I?nLKWRcmXRb4liHm@38R51
VDRJCj518ja9SZC;44Lknm2
R1
w1589527787
8D:/Project/Verilog/M_Player/source_code/SPKER.v
FD:/Project/Verilog/M_Player/source_code/SPKER.v
L0 2
R2
r1
31
R3
R4
n@s@p@k@e@r
!i10b 1
!s100 EIkdW:M5I8a[0jO;lSo061
!s85 0
!s108 1589601623.161000
!s107 D:/Project/Verilog/M_Player/source_code/SPKER.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Project/Verilog/M_Player/source_code|D:/Project/Verilog/M_Player/source_code/SPKER.v|
!s101 -O0
vtest
I4UOKh7a:Nb4?HB5iNgS]61
VbPKBakG[6;a=DS7DRXL5h1
R1
w1589601420
8D:/Project/Verilog/M_Player/source_code/test.v
FD:/Project/Verilog/M_Player/source_code/test.v
L0 2
R2
r1
31
R3
R4
!i10b 1
!s100 h3T=CIZ5Qm_oa9>`Jj`I83
!s85 0
!s108 1589601623.589000
!s107 D:/Project/Verilog/M_Player/source_code/test.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Project/Verilog/M_Player/source_code|D:/Project/Verilog/M_Player/source_code/test.v|
!s101 -O0
vtest_tb
!i10b 1
!s100 =Lb]I6n;J9V5F2@^<T1V03
I0_ELEY`bD=XXH_2>WQJ@81
VRT=GWF@D^J^nIYaC5k:O>1
R1
w1589601488
8D:/Project/Verilog/M_Player/source_code/test_tb.v
FD:/Project/Verilog/M_Player/source_code/test_tb.v
L0 4
R2
r1
!s85 0
31
!s108 1589601623.778000
!s107 D:/Project/Verilog/M_Player/source_code/test_tb.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Project/Verilog/M_Player/source_code|D:/Project/Verilog/M_Player/source_code/test_tb.v|
!s101 -O0
R3
R4
