Loading plugins phase: Elapsed time ==> 0s.313ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\Anders\Desktop\HellYaeh\E4PRJ4-Gruppe1\Test5\version_02.cydsn\version_02.cyprj -d CY8C5868LTI-LP039 -s C:\Users\Anders\Desktop\HellYaeh\E4PRJ4-Gruppe1\Test5\version_02.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.883ms
<CYPRESSTAG name="HDL generation results...">
ADD: sdb.M0108: warning: Start State "step_1" of Finite State Machine "StateMachine_2" has non-zero encoding.
 * C:\Users\Anders\Desktop\HellYaeh\E4PRJ4-Gruppe1\Test5\Library01.cylib\step\step.cyudb (Shape_21)

</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.235ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  version_02.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Anders\Desktop\HellYaeh\E4PRJ4-Gruppe1\Test5\version_02.cydsn\version_02.cyprj -dcpsoc3 version_02.v -verilog
======================================================================

======================================================================
Compiling:  version_02.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Anders\Desktop\HellYaeh\E4PRJ4-Gruppe1\Test5\version_02.cydsn\version_02.cyprj -dcpsoc3 version_02.v -verilog
======================================================================

======================================================================
Compiling:  version_02.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Anders\Desktop\HellYaeh\E4PRJ4-Gruppe1\Test5\version_02.cydsn\version_02.cyprj -dcpsoc3 -verilog version_02.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Tue Dec 06 16:05:55 2016


======================================================================
Compiling:  version_02.v
Program  :   vpp
Options  :    -yv2 -q10 version_02.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Tue Dec 06 16:05:55 2016

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'version_02.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  version_02.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Anders\Desktop\HellYaeh\E4PRJ4-Gruppe1\Test5\version_02.cydsn\version_02.cyprj -dcpsoc3 -verilog version_02.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Tue Dec 06 16:05:56 2016

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Anders\Desktop\HellYaeh\E4PRJ4-Gruppe1\Test5\version_02.cydsn\codegentemp\version_02.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Users\Anders\Desktop\HellYaeh\E4PRJ4-Gruppe1\Test5\version_02.cydsn\codegentemp\version_02.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  version_02.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Anders\Desktop\HellYaeh\E4PRJ4-Gruppe1\Test5\version_02.cydsn\version_02.cyprj -dcpsoc3 -verilog version_02.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Tue Dec 06 16:05:58 2016

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Anders\Desktop\HellYaeh\E4PRJ4-Gruppe1\Test5\version_02.cydsn\codegentemp\version_02.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Users\Anders\Desktop\HellYaeh\E4PRJ4-Gruppe1\Test5\version_02.cydsn\codegentemp\version_02.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\PWMF1:PWMUDB:km_run\
	\PWMF1:PWMUDB:ctrl_cmpmode2_2\
	\PWMF1:PWMUDB:ctrl_cmpmode2_1\
	\PWMF1:PWMUDB:ctrl_cmpmode2_0\
	\PWMF1:PWMUDB:ctrl_cmpmode1_2\
	\PWMF1:PWMUDB:ctrl_cmpmode1_1\
	\PWMF1:PWMUDB:ctrl_cmpmode1_0\
	\PWMF1:PWMUDB:capt_rising\
	\PWMF1:PWMUDB:capt_falling\
	\PWMF1:PWMUDB:trig_rise\
	\PWMF1:PWMUDB:trig_fall\
	\PWMF1:PWMUDB:sc_kill\
	\PWMF1:PWMUDB:min_kill\
	\PWMF1:PWMUDB:km_tc\
	\PWMF1:PWMUDB:db_tc\
	\PWMF1:PWMUDB:dith_sel\
	\PWMF1:PWMUDB:compare2\
	\PWMF1:Net_101\
	\PWMF1:Net_96\
	Net_788
	Net_789
	\PWMF1:PWMUDB:MODULE_1:b_31\
	\PWMF1:PWMUDB:MODULE_1:b_30\
	\PWMF1:PWMUDB:MODULE_1:b_29\
	\PWMF1:PWMUDB:MODULE_1:b_28\
	\PWMF1:PWMUDB:MODULE_1:b_27\
	\PWMF1:PWMUDB:MODULE_1:b_26\
	\PWMF1:PWMUDB:MODULE_1:b_25\
	\PWMF1:PWMUDB:MODULE_1:b_24\
	\PWMF1:PWMUDB:MODULE_1:b_23\
	\PWMF1:PWMUDB:MODULE_1:b_22\
	\PWMF1:PWMUDB:MODULE_1:b_21\
	\PWMF1:PWMUDB:MODULE_1:b_20\
	\PWMF1:PWMUDB:MODULE_1:b_19\
	\PWMF1:PWMUDB:MODULE_1:b_18\
	\PWMF1:PWMUDB:MODULE_1:b_17\
	\PWMF1:PWMUDB:MODULE_1:b_16\
	\PWMF1:PWMUDB:MODULE_1:b_15\
	\PWMF1:PWMUDB:MODULE_1:b_14\
	\PWMF1:PWMUDB:MODULE_1:b_13\
	\PWMF1:PWMUDB:MODULE_1:b_12\
	\PWMF1:PWMUDB:MODULE_1:b_11\
	\PWMF1:PWMUDB:MODULE_1:b_10\
	\PWMF1:PWMUDB:MODULE_1:b_9\
	\PWMF1:PWMUDB:MODULE_1:b_8\
	\PWMF1:PWMUDB:MODULE_1:b_7\
	\PWMF1:PWMUDB:MODULE_1:b_6\
	\PWMF1:PWMUDB:MODULE_1:b_5\
	\PWMF1:PWMUDB:MODULE_1:b_4\
	\PWMF1:PWMUDB:MODULE_1:b_3\
	\PWMF1:PWMUDB:MODULE_1:b_2\
	\PWMF1:PWMUDB:MODULE_1:b_1\
	\PWMF1:PWMUDB:MODULE_1:b_0\
	\PWMF1:PWMUDB:MODULE_1:g2:a0:a_31\
	\PWMF1:PWMUDB:MODULE_1:g2:a0:a_30\
	\PWMF1:PWMUDB:MODULE_1:g2:a0:a_29\
	\PWMF1:PWMUDB:MODULE_1:g2:a0:a_28\
	\PWMF1:PWMUDB:MODULE_1:g2:a0:a_27\
	\PWMF1:PWMUDB:MODULE_1:g2:a0:a_26\
	\PWMF1:PWMUDB:MODULE_1:g2:a0:a_25\
	\PWMF1:PWMUDB:MODULE_1:g2:a0:a_24\
	\PWMF1:PWMUDB:MODULE_1:g2:a0:b_31\
	\PWMF1:PWMUDB:MODULE_1:g2:a0:b_30\
	\PWMF1:PWMUDB:MODULE_1:g2:a0:b_29\
	\PWMF1:PWMUDB:MODULE_1:g2:a0:b_28\
	\PWMF1:PWMUDB:MODULE_1:g2:a0:b_27\
	\PWMF1:PWMUDB:MODULE_1:g2:a0:b_26\
	\PWMF1:PWMUDB:MODULE_1:g2:a0:b_25\
	\PWMF1:PWMUDB:MODULE_1:g2:a0:b_24\
	\PWMF1:PWMUDB:MODULE_1:g2:a0:b_23\
	\PWMF1:PWMUDB:MODULE_1:g2:a0:b_22\
	\PWMF1:PWMUDB:MODULE_1:g2:a0:b_21\
	\PWMF1:PWMUDB:MODULE_1:g2:a0:b_20\
	\PWMF1:PWMUDB:MODULE_1:g2:a0:b_19\
	\PWMF1:PWMUDB:MODULE_1:g2:a0:b_18\
	\PWMF1:PWMUDB:MODULE_1:g2:a0:b_17\
	\PWMF1:PWMUDB:MODULE_1:g2:a0:b_16\
	\PWMF1:PWMUDB:MODULE_1:g2:a0:b_15\
	\PWMF1:PWMUDB:MODULE_1:g2:a0:b_14\
	\PWMF1:PWMUDB:MODULE_1:g2:a0:b_13\
	\PWMF1:PWMUDB:MODULE_1:g2:a0:b_12\
	\PWMF1:PWMUDB:MODULE_1:g2:a0:b_11\
	\PWMF1:PWMUDB:MODULE_1:g2:a0:b_10\
	\PWMF1:PWMUDB:MODULE_1:g2:a0:b_9\
	\PWMF1:PWMUDB:MODULE_1:g2:a0:b_8\
	\PWMF1:PWMUDB:MODULE_1:g2:a0:b_7\
	\PWMF1:PWMUDB:MODULE_1:g2:a0:b_6\
	\PWMF1:PWMUDB:MODULE_1:g2:a0:b_5\
	\PWMF1:PWMUDB:MODULE_1:g2:a0:b_4\
	\PWMF1:PWMUDB:MODULE_1:g2:a0:b_3\
	\PWMF1:PWMUDB:MODULE_1:g2:a0:b_2\
	\PWMF1:PWMUDB:MODULE_1:g2:a0:b_1\
	\PWMF1:PWMUDB:MODULE_1:g2:a0:b_0\
	\PWMF1:PWMUDB:MODULE_1:g2:a0:s_31\
	\PWMF1:PWMUDB:MODULE_1:g2:a0:s_30\
	\PWMF1:PWMUDB:MODULE_1:g2:a0:s_29\
	\PWMF1:PWMUDB:MODULE_1:g2:a0:s_28\
	\PWMF1:PWMUDB:MODULE_1:g2:a0:s_27\
	\PWMF1:PWMUDB:MODULE_1:g2:a0:s_26\
	\PWMF1:PWMUDB:MODULE_1:g2:a0:s_25\
	\PWMF1:PWMUDB:MODULE_1:g2:a0:s_24\
	\PWMF1:PWMUDB:MODULE_1:g2:a0:s_23\
	\PWMF1:PWMUDB:MODULE_1:g2:a0:s_22\
	\PWMF1:PWMUDB:MODULE_1:g2:a0:s_21\
	\PWMF1:PWMUDB:MODULE_1:g2:a0:s_20\
	\PWMF1:PWMUDB:MODULE_1:g2:a0:s_19\
	\PWMF1:PWMUDB:MODULE_1:g2:a0:s_18\
	\PWMF1:PWMUDB:MODULE_1:g2:a0:s_17\
	\PWMF1:PWMUDB:MODULE_1:g2:a0:s_16\
	\PWMF1:PWMUDB:MODULE_1:g2:a0:s_15\
	\PWMF1:PWMUDB:MODULE_1:g2:a0:s_14\
	\PWMF1:PWMUDB:MODULE_1:g2:a0:s_13\
	\PWMF1:PWMUDB:MODULE_1:g2:a0:s_12\
	\PWMF1:PWMUDB:MODULE_1:g2:a0:s_11\
	\PWMF1:PWMUDB:MODULE_1:g2:a0:s_10\
	\PWMF1:PWMUDB:MODULE_1:g2:a0:s_9\
	\PWMF1:PWMUDB:MODULE_1:g2:a0:s_8\
	\PWMF1:PWMUDB:MODULE_1:g2:a0:s_7\
	\PWMF1:PWMUDB:MODULE_1:g2:a0:s_6\
	\PWMF1:PWMUDB:MODULE_1:g2:a0:s_5\
	\PWMF1:PWMUDB:MODULE_1:g2:a0:s_4\
	\PWMF1:PWMUDB:MODULE_1:g2:a0:s_3\
	\PWMF1:PWMUDB:MODULE_1:g2:a0:s_2\
	\PWMF1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWMF1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWMF1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWMF1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWMF1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWMF1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWMF1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_530
	Net_790
	Net_787
	\PWMF1:Net_113\
	\PWMF1:Net_107\
	\PWMF1:Net_114\
	\PWMF2:PWMUDB:km_run\
	\PWMF2:PWMUDB:ctrl_cmpmode2_2\
	\PWMF2:PWMUDB:ctrl_cmpmode2_1\
	\PWMF2:PWMUDB:ctrl_cmpmode2_0\
	\PWMF2:PWMUDB:ctrl_cmpmode1_2\
	\PWMF2:PWMUDB:ctrl_cmpmode1_1\
	\PWMF2:PWMUDB:ctrl_cmpmode1_0\
	\PWMF2:PWMUDB:capt_rising\
	\PWMF2:PWMUDB:capt_falling\
	\PWMF2:PWMUDB:trig_rise\
	\PWMF2:PWMUDB:trig_fall\
	\PWMF2:PWMUDB:sc_kill\
	\PWMF2:PWMUDB:min_kill\
	\PWMF2:PWMUDB:km_tc\
	\PWMF2:PWMUDB:db_tc\
	\PWMF2:PWMUDB:dith_sel\
	\PWMF2:PWMUDB:compare2\
	\PWMF2:Net_101\
	Net_559
	Net_560
	\PWMF2:PWMUDB:MODULE_2:b_31\
	\PWMF2:PWMUDB:MODULE_2:b_30\
	\PWMF2:PWMUDB:MODULE_2:b_29\
	\PWMF2:PWMUDB:MODULE_2:b_28\
	\PWMF2:PWMUDB:MODULE_2:b_27\
	\PWMF2:PWMUDB:MODULE_2:b_26\
	\PWMF2:PWMUDB:MODULE_2:b_25\
	\PWMF2:PWMUDB:MODULE_2:b_24\
	\PWMF2:PWMUDB:MODULE_2:b_23\
	\PWMF2:PWMUDB:MODULE_2:b_22\
	\PWMF2:PWMUDB:MODULE_2:b_21\
	\PWMF2:PWMUDB:MODULE_2:b_20\
	\PWMF2:PWMUDB:MODULE_2:b_19\
	\PWMF2:PWMUDB:MODULE_2:b_18\
	\PWMF2:PWMUDB:MODULE_2:b_17\
	\PWMF2:PWMUDB:MODULE_2:b_16\
	\PWMF2:PWMUDB:MODULE_2:b_15\
	\PWMF2:PWMUDB:MODULE_2:b_14\
	\PWMF2:PWMUDB:MODULE_2:b_13\
	\PWMF2:PWMUDB:MODULE_2:b_12\
	\PWMF2:PWMUDB:MODULE_2:b_11\
	\PWMF2:PWMUDB:MODULE_2:b_10\
	\PWMF2:PWMUDB:MODULE_2:b_9\
	\PWMF2:PWMUDB:MODULE_2:b_8\
	\PWMF2:PWMUDB:MODULE_2:b_7\
	\PWMF2:PWMUDB:MODULE_2:b_6\
	\PWMF2:PWMUDB:MODULE_2:b_5\
	\PWMF2:PWMUDB:MODULE_2:b_4\
	\PWMF2:PWMUDB:MODULE_2:b_3\
	\PWMF2:PWMUDB:MODULE_2:b_2\
	\PWMF2:PWMUDB:MODULE_2:b_1\
	\PWMF2:PWMUDB:MODULE_2:b_0\
	\PWMF2:PWMUDB:MODULE_2:g2:a0:a_31\
	\PWMF2:PWMUDB:MODULE_2:g2:a0:a_30\
	\PWMF2:PWMUDB:MODULE_2:g2:a0:a_29\
	\PWMF2:PWMUDB:MODULE_2:g2:a0:a_28\
	\PWMF2:PWMUDB:MODULE_2:g2:a0:a_27\
	\PWMF2:PWMUDB:MODULE_2:g2:a0:a_26\
	\PWMF2:PWMUDB:MODULE_2:g2:a0:a_25\
	\PWMF2:PWMUDB:MODULE_2:g2:a0:a_24\
	\PWMF2:PWMUDB:MODULE_2:g2:a0:b_31\
	\PWMF2:PWMUDB:MODULE_2:g2:a0:b_30\
	\PWMF2:PWMUDB:MODULE_2:g2:a0:b_29\
	\PWMF2:PWMUDB:MODULE_2:g2:a0:b_28\
	\PWMF2:PWMUDB:MODULE_2:g2:a0:b_27\
	\PWMF2:PWMUDB:MODULE_2:g2:a0:b_26\
	\PWMF2:PWMUDB:MODULE_2:g2:a0:b_25\
	\PWMF2:PWMUDB:MODULE_2:g2:a0:b_24\
	\PWMF2:PWMUDB:MODULE_2:g2:a0:b_23\
	\PWMF2:PWMUDB:MODULE_2:g2:a0:b_22\
	\PWMF2:PWMUDB:MODULE_2:g2:a0:b_21\
	\PWMF2:PWMUDB:MODULE_2:g2:a0:b_20\
	\PWMF2:PWMUDB:MODULE_2:g2:a0:b_19\
	\PWMF2:PWMUDB:MODULE_2:g2:a0:b_18\
	\PWMF2:PWMUDB:MODULE_2:g2:a0:b_17\
	\PWMF2:PWMUDB:MODULE_2:g2:a0:b_16\
	\PWMF2:PWMUDB:MODULE_2:g2:a0:b_15\
	\PWMF2:PWMUDB:MODULE_2:g2:a0:b_14\
	\PWMF2:PWMUDB:MODULE_2:g2:a0:b_13\
	\PWMF2:PWMUDB:MODULE_2:g2:a0:b_12\
	\PWMF2:PWMUDB:MODULE_2:g2:a0:b_11\
	\PWMF2:PWMUDB:MODULE_2:g2:a0:b_10\
	\PWMF2:PWMUDB:MODULE_2:g2:a0:b_9\
	\PWMF2:PWMUDB:MODULE_2:g2:a0:b_8\
	\PWMF2:PWMUDB:MODULE_2:g2:a0:b_7\
	\PWMF2:PWMUDB:MODULE_2:g2:a0:b_6\
	\PWMF2:PWMUDB:MODULE_2:g2:a0:b_5\
	\PWMF2:PWMUDB:MODULE_2:g2:a0:b_4\
	\PWMF2:PWMUDB:MODULE_2:g2:a0:b_3\
	\PWMF2:PWMUDB:MODULE_2:g2:a0:b_2\
	\PWMF2:PWMUDB:MODULE_2:g2:a0:b_1\
	\PWMF2:PWMUDB:MODULE_2:g2:a0:b_0\
	\PWMF2:PWMUDB:MODULE_2:g2:a0:s_31\
	\PWMF2:PWMUDB:MODULE_2:g2:a0:s_30\
	\PWMF2:PWMUDB:MODULE_2:g2:a0:s_29\
	\PWMF2:PWMUDB:MODULE_2:g2:a0:s_28\
	\PWMF2:PWMUDB:MODULE_2:g2:a0:s_27\
	\PWMF2:PWMUDB:MODULE_2:g2:a0:s_26\
	\PWMF2:PWMUDB:MODULE_2:g2:a0:s_25\
	\PWMF2:PWMUDB:MODULE_2:g2:a0:s_24\
	\PWMF2:PWMUDB:MODULE_2:g2:a0:s_23\
	\PWMF2:PWMUDB:MODULE_2:g2:a0:s_22\
	\PWMF2:PWMUDB:MODULE_2:g2:a0:s_21\
	\PWMF2:PWMUDB:MODULE_2:g2:a0:s_20\
	\PWMF2:PWMUDB:MODULE_2:g2:a0:s_19\
	\PWMF2:PWMUDB:MODULE_2:g2:a0:s_18\
	\PWMF2:PWMUDB:MODULE_2:g2:a0:s_17\
	\PWMF2:PWMUDB:MODULE_2:g2:a0:s_16\
	\PWMF2:PWMUDB:MODULE_2:g2:a0:s_15\
	\PWMF2:PWMUDB:MODULE_2:g2:a0:s_14\
	\PWMF2:PWMUDB:MODULE_2:g2:a0:s_13\
	\PWMF2:PWMUDB:MODULE_2:g2:a0:s_12\
	\PWMF2:PWMUDB:MODULE_2:g2:a0:s_11\
	\PWMF2:PWMUDB:MODULE_2:g2:a0:s_10\
	\PWMF2:PWMUDB:MODULE_2:g2:a0:s_9\
	\PWMF2:PWMUDB:MODULE_2:g2:a0:s_8\
	\PWMF2:PWMUDB:MODULE_2:g2:a0:s_7\
	\PWMF2:PWMUDB:MODULE_2:g2:a0:s_6\
	\PWMF2:PWMUDB:MODULE_2:g2:a0:s_5\
	\PWMF2:PWMUDB:MODULE_2:g2:a0:s_4\
	\PWMF2:PWMUDB:MODULE_2:g2:a0:s_3\
	\PWMF2:PWMUDB:MODULE_2:g2:a0:s_2\
	\PWMF2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWMF2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWMF2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWMF2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWMF2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWMF2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWMF2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_561
	Net_558
	\PWMF2:Net_113\
	\PWMF2:Net_107\
	\PWMF2:Net_114\
	Net_471
	Net_468
	\CounterF:Net_49\
	\CounterF:Net_82\
	\CounterF:Net_89\
	\CounterF:Net_95\
	\CounterF:Net_91\
	\CounterF:Net_102\
	\CounterF:CounterUDB:ctrl_cmod_2\
	\CounterF:CounterUDB:ctrl_cmod_1\
	\CounterF:CounterUDB:ctrl_cmod_0\
	Net_469
	\CounterF:CounterUDB:reload_tc\
	\PWMSF:PWMUDB:km_run\
	\PWMSF:PWMUDB:ctrl_cmpmode2_2\
	\PWMSF:PWMUDB:ctrl_cmpmode2_1\
	\PWMSF:PWMUDB:ctrl_cmpmode2_0\
	\PWMSF:PWMUDB:ctrl_cmpmode1_2\
	\PWMSF:PWMUDB:ctrl_cmpmode1_1\
	\PWMSF:PWMUDB:ctrl_cmpmode1_0\
	\PWMSF:PWMUDB:capt_rising\
	\PWMSF:PWMUDB:capt_falling\
	\PWMSF:PWMUDB:trig_rise\
	\PWMSF:PWMUDB:trig_fall\
	\PWMSF:PWMUDB:sc_kill\
	\PWMSF:PWMUDB:min_kill\
	\PWMSF:PWMUDB:km_tc\
	\PWMSF:PWMUDB:db_tc\
	\PWMSF:PWMUDB:dith_sel\
	\PWMSF:PWMUDB:compare2\
	\PWMSF:Net_101\
	Net_820
	Net_821
	\PWMSF:PWMUDB:MODULE_3:b_31\
	\PWMSF:PWMUDB:MODULE_3:b_30\
	\PWMSF:PWMUDB:MODULE_3:b_29\
	\PWMSF:PWMUDB:MODULE_3:b_28\
	\PWMSF:PWMUDB:MODULE_3:b_27\
	\PWMSF:PWMUDB:MODULE_3:b_26\
	\PWMSF:PWMUDB:MODULE_3:b_25\
	\PWMSF:PWMUDB:MODULE_3:b_24\
	\PWMSF:PWMUDB:MODULE_3:b_23\
	\PWMSF:PWMUDB:MODULE_3:b_22\
	\PWMSF:PWMUDB:MODULE_3:b_21\
	\PWMSF:PWMUDB:MODULE_3:b_20\
	\PWMSF:PWMUDB:MODULE_3:b_19\
	\PWMSF:PWMUDB:MODULE_3:b_18\
	\PWMSF:PWMUDB:MODULE_3:b_17\
	\PWMSF:PWMUDB:MODULE_3:b_16\
	\PWMSF:PWMUDB:MODULE_3:b_15\
	\PWMSF:PWMUDB:MODULE_3:b_14\
	\PWMSF:PWMUDB:MODULE_3:b_13\
	\PWMSF:PWMUDB:MODULE_3:b_12\
	\PWMSF:PWMUDB:MODULE_3:b_11\
	\PWMSF:PWMUDB:MODULE_3:b_10\
	\PWMSF:PWMUDB:MODULE_3:b_9\
	\PWMSF:PWMUDB:MODULE_3:b_8\
	\PWMSF:PWMUDB:MODULE_3:b_7\
	\PWMSF:PWMUDB:MODULE_3:b_6\
	\PWMSF:PWMUDB:MODULE_3:b_5\
	\PWMSF:PWMUDB:MODULE_3:b_4\
	\PWMSF:PWMUDB:MODULE_3:b_3\
	\PWMSF:PWMUDB:MODULE_3:b_2\
	\PWMSF:PWMUDB:MODULE_3:b_1\
	\PWMSF:PWMUDB:MODULE_3:b_0\
	\PWMSF:PWMUDB:MODULE_3:g2:a0:a_31\
	\PWMSF:PWMUDB:MODULE_3:g2:a0:a_30\
	\PWMSF:PWMUDB:MODULE_3:g2:a0:a_29\
	\PWMSF:PWMUDB:MODULE_3:g2:a0:a_28\
	\PWMSF:PWMUDB:MODULE_3:g2:a0:a_27\
	\PWMSF:PWMUDB:MODULE_3:g2:a0:a_26\
	\PWMSF:PWMUDB:MODULE_3:g2:a0:a_25\
	\PWMSF:PWMUDB:MODULE_3:g2:a0:a_24\
	\PWMSF:PWMUDB:MODULE_3:g2:a0:b_31\
	\PWMSF:PWMUDB:MODULE_3:g2:a0:b_30\
	\PWMSF:PWMUDB:MODULE_3:g2:a0:b_29\
	\PWMSF:PWMUDB:MODULE_3:g2:a0:b_28\
	\PWMSF:PWMUDB:MODULE_3:g2:a0:b_27\
	\PWMSF:PWMUDB:MODULE_3:g2:a0:b_26\
	\PWMSF:PWMUDB:MODULE_3:g2:a0:b_25\
	\PWMSF:PWMUDB:MODULE_3:g2:a0:b_24\
	\PWMSF:PWMUDB:MODULE_3:g2:a0:b_23\
	\PWMSF:PWMUDB:MODULE_3:g2:a0:b_22\
	\PWMSF:PWMUDB:MODULE_3:g2:a0:b_21\
	\PWMSF:PWMUDB:MODULE_3:g2:a0:b_20\
	\PWMSF:PWMUDB:MODULE_3:g2:a0:b_19\
	\PWMSF:PWMUDB:MODULE_3:g2:a0:b_18\
	\PWMSF:PWMUDB:MODULE_3:g2:a0:b_17\
	\PWMSF:PWMUDB:MODULE_3:g2:a0:b_16\
	\PWMSF:PWMUDB:MODULE_3:g2:a0:b_15\
	\PWMSF:PWMUDB:MODULE_3:g2:a0:b_14\
	\PWMSF:PWMUDB:MODULE_3:g2:a0:b_13\
	\PWMSF:PWMUDB:MODULE_3:g2:a0:b_12\
	\PWMSF:PWMUDB:MODULE_3:g2:a0:b_11\
	\PWMSF:PWMUDB:MODULE_3:g2:a0:b_10\
	\PWMSF:PWMUDB:MODULE_3:g2:a0:b_9\
	\PWMSF:PWMUDB:MODULE_3:g2:a0:b_8\
	\PWMSF:PWMUDB:MODULE_3:g2:a0:b_7\
	\PWMSF:PWMUDB:MODULE_3:g2:a0:b_6\
	\PWMSF:PWMUDB:MODULE_3:g2:a0:b_5\
	\PWMSF:PWMUDB:MODULE_3:g2:a0:b_4\
	\PWMSF:PWMUDB:MODULE_3:g2:a0:b_3\
	\PWMSF:PWMUDB:MODULE_3:g2:a0:b_2\
	\PWMSF:PWMUDB:MODULE_3:g2:a0:b_1\
	\PWMSF:PWMUDB:MODULE_3:g2:a0:b_0\
	\PWMSF:PWMUDB:MODULE_3:g2:a0:s_31\
	\PWMSF:PWMUDB:MODULE_3:g2:a0:s_30\
	\PWMSF:PWMUDB:MODULE_3:g2:a0:s_29\
	\PWMSF:PWMUDB:MODULE_3:g2:a0:s_28\
	\PWMSF:PWMUDB:MODULE_3:g2:a0:s_27\
	\PWMSF:PWMUDB:MODULE_3:g2:a0:s_26\
	\PWMSF:PWMUDB:MODULE_3:g2:a0:s_25\
	\PWMSF:PWMUDB:MODULE_3:g2:a0:s_24\
	\PWMSF:PWMUDB:MODULE_3:g2:a0:s_23\
	\PWMSF:PWMUDB:MODULE_3:g2:a0:s_22\
	\PWMSF:PWMUDB:MODULE_3:g2:a0:s_21\
	\PWMSF:PWMUDB:MODULE_3:g2:a0:s_20\
	\PWMSF:PWMUDB:MODULE_3:g2:a0:s_19\
	\PWMSF:PWMUDB:MODULE_3:g2:a0:s_18\
	\PWMSF:PWMUDB:MODULE_3:g2:a0:s_17\
	\PWMSF:PWMUDB:MODULE_3:g2:a0:s_16\
	\PWMSF:PWMUDB:MODULE_3:g2:a0:s_15\
	\PWMSF:PWMUDB:MODULE_3:g2:a0:s_14\
	\PWMSF:PWMUDB:MODULE_3:g2:a0:s_13\
	\PWMSF:PWMUDB:MODULE_3:g2:a0:s_12\
	\PWMSF:PWMUDB:MODULE_3:g2:a0:s_11\
	\PWMSF:PWMUDB:MODULE_3:g2:a0:s_10\
	\PWMSF:PWMUDB:MODULE_3:g2:a0:s_9\
	\PWMSF:PWMUDB:MODULE_3:g2:a0:s_8\
	\PWMSF:PWMUDB:MODULE_3:g2:a0:s_7\
	\PWMSF:PWMUDB:MODULE_3:g2:a0:s_6\
	\PWMSF:PWMUDB:MODULE_3:g2:a0:s_5\
	\PWMSF:PWMUDB:MODULE_3:g2:a0:s_4\
	\PWMSF:PWMUDB:MODULE_3:g2:a0:s_3\
	\PWMSF:PWMUDB:MODULE_3:g2:a0:s_2\
	\PWMSF:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWMSF:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWMSF:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWMSF:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWMSF:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWMSF:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWMSF:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_822
	Net_819
	\PWMSF:Net_113\
	\PWMSF:Net_107\
	\PWMSF:Net_114\
	Net_843
	Net_841
	\CounterB:Net_49\
	\CounterB:Net_82\
	\CounterB:Net_89\
	\CounterB:Net_95\
	\CounterB:Net_91\
	\CounterB:Net_102\
	\CounterB:CounterUDB:ctrl_cmod_2\
	\CounterB:CounterUDB:ctrl_cmod_1\
	\CounterB:CounterUDB:ctrl_cmod_0\
	Net_842
	\CounterB:CounterUDB:reload_tc\
	\PWMB2:PWMUDB:km_run\
	\PWMB2:PWMUDB:ctrl_cmpmode2_2\
	\PWMB2:PWMUDB:ctrl_cmpmode2_1\
	\PWMB2:PWMUDB:ctrl_cmpmode2_0\
	\PWMB2:PWMUDB:ctrl_cmpmode1_2\
	\PWMB2:PWMUDB:ctrl_cmpmode1_1\
	\PWMB2:PWMUDB:ctrl_cmpmode1_0\
	\PWMB2:PWMUDB:capt_rising\
	\PWMB2:PWMUDB:capt_falling\
	\PWMB2:PWMUDB:trig_rise\
	\PWMB2:PWMUDB:trig_fall\
	\PWMB2:PWMUDB:sc_kill\
	\PWMB2:PWMUDB:min_kill\
	\PWMB2:PWMUDB:km_tc\
	\PWMB2:PWMUDB:db_tc\
	\PWMB2:PWMUDB:dith_sel\
	\PWMB2:PWMUDB:compare2\
	\PWMB2:Net_101\
	Net_1047
	Net_1048
	\PWMB2:PWMUDB:MODULE_4:b_31\
	\PWMB2:PWMUDB:MODULE_4:b_30\
	\PWMB2:PWMUDB:MODULE_4:b_29\
	\PWMB2:PWMUDB:MODULE_4:b_28\
	\PWMB2:PWMUDB:MODULE_4:b_27\
	\PWMB2:PWMUDB:MODULE_4:b_26\
	\PWMB2:PWMUDB:MODULE_4:b_25\
	\PWMB2:PWMUDB:MODULE_4:b_24\
	\PWMB2:PWMUDB:MODULE_4:b_23\
	\PWMB2:PWMUDB:MODULE_4:b_22\
	\PWMB2:PWMUDB:MODULE_4:b_21\
	\PWMB2:PWMUDB:MODULE_4:b_20\
	\PWMB2:PWMUDB:MODULE_4:b_19\
	\PWMB2:PWMUDB:MODULE_4:b_18\
	\PWMB2:PWMUDB:MODULE_4:b_17\
	\PWMB2:PWMUDB:MODULE_4:b_16\
	\PWMB2:PWMUDB:MODULE_4:b_15\
	\PWMB2:PWMUDB:MODULE_4:b_14\
	\PWMB2:PWMUDB:MODULE_4:b_13\
	\PWMB2:PWMUDB:MODULE_4:b_12\
	\PWMB2:PWMUDB:MODULE_4:b_11\
	\PWMB2:PWMUDB:MODULE_4:b_10\
	\PWMB2:PWMUDB:MODULE_4:b_9\
	\PWMB2:PWMUDB:MODULE_4:b_8\
	\PWMB2:PWMUDB:MODULE_4:b_7\
	\PWMB2:PWMUDB:MODULE_4:b_6\
	\PWMB2:PWMUDB:MODULE_4:b_5\
	\PWMB2:PWMUDB:MODULE_4:b_4\
	\PWMB2:PWMUDB:MODULE_4:b_3\
	\PWMB2:PWMUDB:MODULE_4:b_2\
	\PWMB2:PWMUDB:MODULE_4:b_1\
	\PWMB2:PWMUDB:MODULE_4:b_0\
	\PWMB2:PWMUDB:MODULE_4:g2:a0:a_31\
	\PWMB2:PWMUDB:MODULE_4:g2:a0:a_30\
	\PWMB2:PWMUDB:MODULE_4:g2:a0:a_29\
	\PWMB2:PWMUDB:MODULE_4:g2:a0:a_28\
	\PWMB2:PWMUDB:MODULE_4:g2:a0:a_27\
	\PWMB2:PWMUDB:MODULE_4:g2:a0:a_26\
	\PWMB2:PWMUDB:MODULE_4:g2:a0:a_25\
	\PWMB2:PWMUDB:MODULE_4:g2:a0:a_24\
	\PWMB2:PWMUDB:MODULE_4:g2:a0:b_31\
	\PWMB2:PWMUDB:MODULE_4:g2:a0:b_30\
	\PWMB2:PWMUDB:MODULE_4:g2:a0:b_29\
	\PWMB2:PWMUDB:MODULE_4:g2:a0:b_28\
	\PWMB2:PWMUDB:MODULE_4:g2:a0:b_27\
	\PWMB2:PWMUDB:MODULE_4:g2:a0:b_26\
	\PWMB2:PWMUDB:MODULE_4:g2:a0:b_25\
	\PWMB2:PWMUDB:MODULE_4:g2:a0:b_24\
	\PWMB2:PWMUDB:MODULE_4:g2:a0:b_23\
	\PWMB2:PWMUDB:MODULE_4:g2:a0:b_22\
	\PWMB2:PWMUDB:MODULE_4:g2:a0:b_21\
	\PWMB2:PWMUDB:MODULE_4:g2:a0:b_20\
	\PWMB2:PWMUDB:MODULE_4:g2:a0:b_19\
	\PWMB2:PWMUDB:MODULE_4:g2:a0:b_18\
	\PWMB2:PWMUDB:MODULE_4:g2:a0:b_17\
	\PWMB2:PWMUDB:MODULE_4:g2:a0:b_16\
	\PWMB2:PWMUDB:MODULE_4:g2:a0:b_15\
	\PWMB2:PWMUDB:MODULE_4:g2:a0:b_14\
	\PWMB2:PWMUDB:MODULE_4:g2:a0:b_13\
	\PWMB2:PWMUDB:MODULE_4:g2:a0:b_12\
	\PWMB2:PWMUDB:MODULE_4:g2:a0:b_11\
	\PWMB2:PWMUDB:MODULE_4:g2:a0:b_10\
	\PWMB2:PWMUDB:MODULE_4:g2:a0:b_9\
	\PWMB2:PWMUDB:MODULE_4:g2:a0:b_8\
	\PWMB2:PWMUDB:MODULE_4:g2:a0:b_7\
	\PWMB2:PWMUDB:MODULE_4:g2:a0:b_6\
	\PWMB2:PWMUDB:MODULE_4:g2:a0:b_5\
	\PWMB2:PWMUDB:MODULE_4:g2:a0:b_4\
	\PWMB2:PWMUDB:MODULE_4:g2:a0:b_3\
	\PWMB2:PWMUDB:MODULE_4:g2:a0:b_2\
	\PWMB2:PWMUDB:MODULE_4:g2:a0:b_1\
	\PWMB2:PWMUDB:MODULE_4:g2:a0:b_0\
	\PWMB2:PWMUDB:MODULE_4:g2:a0:s_31\
	\PWMB2:PWMUDB:MODULE_4:g2:a0:s_30\
	\PWMB2:PWMUDB:MODULE_4:g2:a0:s_29\
	\PWMB2:PWMUDB:MODULE_4:g2:a0:s_28\
	\PWMB2:PWMUDB:MODULE_4:g2:a0:s_27\
	\PWMB2:PWMUDB:MODULE_4:g2:a0:s_26\
	\PWMB2:PWMUDB:MODULE_4:g2:a0:s_25\
	\PWMB2:PWMUDB:MODULE_4:g2:a0:s_24\
	\PWMB2:PWMUDB:MODULE_4:g2:a0:s_23\
	\PWMB2:PWMUDB:MODULE_4:g2:a0:s_22\
	\PWMB2:PWMUDB:MODULE_4:g2:a0:s_21\
	\PWMB2:PWMUDB:MODULE_4:g2:a0:s_20\
	\PWMB2:PWMUDB:MODULE_4:g2:a0:s_19\
	\PWMB2:PWMUDB:MODULE_4:g2:a0:s_18\
	\PWMB2:PWMUDB:MODULE_4:g2:a0:s_17\
	\PWMB2:PWMUDB:MODULE_4:g2:a0:s_16\
	\PWMB2:PWMUDB:MODULE_4:g2:a0:s_15\
	\PWMB2:PWMUDB:MODULE_4:g2:a0:s_14\
	\PWMB2:PWMUDB:MODULE_4:g2:a0:s_13\
	\PWMB2:PWMUDB:MODULE_4:g2:a0:s_12\
	\PWMB2:PWMUDB:MODULE_4:g2:a0:s_11\
	\PWMB2:PWMUDB:MODULE_4:g2:a0:s_10\
	\PWMB2:PWMUDB:MODULE_4:g2:a0:s_9\
	\PWMB2:PWMUDB:MODULE_4:g2:a0:s_8\
	\PWMB2:PWMUDB:MODULE_4:g2:a0:s_7\
	\PWMB2:PWMUDB:MODULE_4:g2:a0:s_6\
	\PWMB2:PWMUDB:MODULE_4:g2:a0:s_5\
	\PWMB2:PWMUDB:MODULE_4:g2:a0:s_4\
	\PWMB2:PWMUDB:MODULE_4:g2:a0:s_3\
	\PWMB2:PWMUDB:MODULE_4:g2:a0:s_2\
	\PWMB2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWMB2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWMB2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWMB2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWMB2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWMB2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWMB2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_1049
	Net_1046
	\PWMB2:Net_113\
	\PWMB2:Net_107\
	\PWMB2:Net_114\
	\PWMB1:PWMUDB:km_run\
	\PWMB1:PWMUDB:ctrl_cmpmode2_2\
	\PWMB1:PWMUDB:ctrl_cmpmode2_1\
	\PWMB1:PWMUDB:ctrl_cmpmode2_0\
	\PWMB1:PWMUDB:ctrl_cmpmode1_2\
	\PWMB1:PWMUDB:ctrl_cmpmode1_1\
	\PWMB1:PWMUDB:ctrl_cmpmode1_0\
	\PWMB1:PWMUDB:capt_rising\
	\PWMB1:PWMUDB:capt_falling\
	\PWMB1:PWMUDB:trig_rise\
	\PWMB1:PWMUDB:trig_fall\
	\PWMB1:PWMUDB:sc_kill\
	\PWMB1:PWMUDB:min_kill\
	\PWMB1:PWMUDB:km_tc\
	\PWMB1:PWMUDB:db_tc\
	\PWMB1:PWMUDB:dith_sel\
	\PWMB1:PWMUDB:compare2\
	\PWMB1:Net_101\
	Net_1036
	Net_1037
	\PWMB1:PWMUDB:MODULE_5:b_31\
	\PWMB1:PWMUDB:MODULE_5:b_30\
	\PWMB1:PWMUDB:MODULE_5:b_29\
	\PWMB1:PWMUDB:MODULE_5:b_28\
	\PWMB1:PWMUDB:MODULE_5:b_27\
	\PWMB1:PWMUDB:MODULE_5:b_26\
	\PWMB1:PWMUDB:MODULE_5:b_25\
	\PWMB1:PWMUDB:MODULE_5:b_24\
	\PWMB1:PWMUDB:MODULE_5:b_23\
	\PWMB1:PWMUDB:MODULE_5:b_22\
	\PWMB1:PWMUDB:MODULE_5:b_21\
	\PWMB1:PWMUDB:MODULE_5:b_20\
	\PWMB1:PWMUDB:MODULE_5:b_19\
	\PWMB1:PWMUDB:MODULE_5:b_18\
	\PWMB1:PWMUDB:MODULE_5:b_17\
	\PWMB1:PWMUDB:MODULE_5:b_16\
	\PWMB1:PWMUDB:MODULE_5:b_15\
	\PWMB1:PWMUDB:MODULE_5:b_14\
	\PWMB1:PWMUDB:MODULE_5:b_13\
	\PWMB1:PWMUDB:MODULE_5:b_12\
	\PWMB1:PWMUDB:MODULE_5:b_11\
	\PWMB1:PWMUDB:MODULE_5:b_10\
	\PWMB1:PWMUDB:MODULE_5:b_9\
	\PWMB1:PWMUDB:MODULE_5:b_8\
	\PWMB1:PWMUDB:MODULE_5:b_7\
	\PWMB1:PWMUDB:MODULE_5:b_6\
	\PWMB1:PWMUDB:MODULE_5:b_5\
	\PWMB1:PWMUDB:MODULE_5:b_4\
	\PWMB1:PWMUDB:MODULE_5:b_3\
	\PWMB1:PWMUDB:MODULE_5:b_2\
	\PWMB1:PWMUDB:MODULE_5:b_1\
	\PWMB1:PWMUDB:MODULE_5:b_0\
	\PWMB1:PWMUDB:MODULE_5:g2:a0:a_31\
	\PWMB1:PWMUDB:MODULE_5:g2:a0:a_30\
	\PWMB1:PWMUDB:MODULE_5:g2:a0:a_29\
	\PWMB1:PWMUDB:MODULE_5:g2:a0:a_28\
	\PWMB1:PWMUDB:MODULE_5:g2:a0:a_27\
	\PWMB1:PWMUDB:MODULE_5:g2:a0:a_26\
	\PWMB1:PWMUDB:MODULE_5:g2:a0:a_25\
	\PWMB1:PWMUDB:MODULE_5:g2:a0:a_24\
	\PWMB1:PWMUDB:MODULE_5:g2:a0:b_31\
	\PWMB1:PWMUDB:MODULE_5:g2:a0:b_30\
	\PWMB1:PWMUDB:MODULE_5:g2:a0:b_29\
	\PWMB1:PWMUDB:MODULE_5:g2:a0:b_28\
	\PWMB1:PWMUDB:MODULE_5:g2:a0:b_27\
	\PWMB1:PWMUDB:MODULE_5:g2:a0:b_26\
	\PWMB1:PWMUDB:MODULE_5:g2:a0:b_25\
	\PWMB1:PWMUDB:MODULE_5:g2:a0:b_24\
	\PWMB1:PWMUDB:MODULE_5:g2:a0:b_23\
	\PWMB1:PWMUDB:MODULE_5:g2:a0:b_22\
	\PWMB1:PWMUDB:MODULE_5:g2:a0:b_21\
	\PWMB1:PWMUDB:MODULE_5:g2:a0:b_20\
	\PWMB1:PWMUDB:MODULE_5:g2:a0:b_19\
	\PWMB1:PWMUDB:MODULE_5:g2:a0:b_18\
	\PWMB1:PWMUDB:MODULE_5:g2:a0:b_17\
	\PWMB1:PWMUDB:MODULE_5:g2:a0:b_16\
	\PWMB1:PWMUDB:MODULE_5:g2:a0:b_15\
	\PWMB1:PWMUDB:MODULE_5:g2:a0:b_14\
	\PWMB1:PWMUDB:MODULE_5:g2:a0:b_13\
	\PWMB1:PWMUDB:MODULE_5:g2:a0:b_12\
	\PWMB1:PWMUDB:MODULE_5:g2:a0:b_11\
	\PWMB1:PWMUDB:MODULE_5:g2:a0:b_10\
	\PWMB1:PWMUDB:MODULE_5:g2:a0:b_9\
	\PWMB1:PWMUDB:MODULE_5:g2:a0:b_8\
	\PWMB1:PWMUDB:MODULE_5:g2:a0:b_7\
	\PWMB1:PWMUDB:MODULE_5:g2:a0:b_6\
	\PWMB1:PWMUDB:MODULE_5:g2:a0:b_5\
	\PWMB1:PWMUDB:MODULE_5:g2:a0:b_4\
	\PWMB1:PWMUDB:MODULE_5:g2:a0:b_3\
	\PWMB1:PWMUDB:MODULE_5:g2:a0:b_2\
	\PWMB1:PWMUDB:MODULE_5:g2:a0:b_1\
	\PWMB1:PWMUDB:MODULE_5:g2:a0:b_0\
	\PWMB1:PWMUDB:MODULE_5:g2:a0:s_31\
	\PWMB1:PWMUDB:MODULE_5:g2:a0:s_30\
	\PWMB1:PWMUDB:MODULE_5:g2:a0:s_29\
	\PWMB1:PWMUDB:MODULE_5:g2:a0:s_28\
	\PWMB1:PWMUDB:MODULE_5:g2:a0:s_27\
	\PWMB1:PWMUDB:MODULE_5:g2:a0:s_26\
	\PWMB1:PWMUDB:MODULE_5:g2:a0:s_25\
	\PWMB1:PWMUDB:MODULE_5:g2:a0:s_24\
	\PWMB1:PWMUDB:MODULE_5:g2:a0:s_23\
	\PWMB1:PWMUDB:MODULE_5:g2:a0:s_22\
	\PWMB1:PWMUDB:MODULE_5:g2:a0:s_21\
	\PWMB1:PWMUDB:MODULE_5:g2:a0:s_20\
	\PWMB1:PWMUDB:MODULE_5:g2:a0:s_19\
	\PWMB1:PWMUDB:MODULE_5:g2:a0:s_18\
	\PWMB1:PWMUDB:MODULE_5:g2:a0:s_17\
	\PWMB1:PWMUDB:MODULE_5:g2:a0:s_16\
	\PWMB1:PWMUDB:MODULE_5:g2:a0:s_15\
	\PWMB1:PWMUDB:MODULE_5:g2:a0:s_14\
	\PWMB1:PWMUDB:MODULE_5:g2:a0:s_13\
	\PWMB1:PWMUDB:MODULE_5:g2:a0:s_12\
	\PWMB1:PWMUDB:MODULE_5:g2:a0:s_11\
	\PWMB1:PWMUDB:MODULE_5:g2:a0:s_10\
	\PWMB1:PWMUDB:MODULE_5:g2:a0:s_9\
	\PWMB1:PWMUDB:MODULE_5:g2:a0:s_8\
	\PWMB1:PWMUDB:MODULE_5:g2:a0:s_7\
	\PWMB1:PWMUDB:MODULE_5:g2:a0:s_6\
	\PWMB1:PWMUDB:MODULE_5:g2:a0:s_5\
	\PWMB1:PWMUDB:MODULE_5:g2:a0:s_4\
	\PWMB1:PWMUDB:MODULE_5:g2:a0:s_3\
	\PWMB1:PWMUDB:MODULE_5:g2:a0:s_2\
	\PWMB1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWMB1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWMB1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWMB1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWMB1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWMB1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWMB1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_1038
	Net_1035
	\PWMB1:Net_113\
	\PWMB1:Net_107\
	\PWMB1:Net_114\
	\PWMSB:PWMUDB:km_run\
	\PWMSB:PWMUDB:ctrl_cmpmode2_2\
	\PWMSB:PWMUDB:ctrl_cmpmode2_1\
	\PWMSB:PWMUDB:ctrl_cmpmode2_0\
	\PWMSB:PWMUDB:ctrl_cmpmode1_2\
	\PWMSB:PWMUDB:ctrl_cmpmode1_1\
	\PWMSB:PWMUDB:ctrl_cmpmode1_0\
	\PWMSB:PWMUDB:capt_rising\
	\PWMSB:PWMUDB:capt_falling\
	\PWMSB:PWMUDB:trig_rise\
	\PWMSB:PWMUDB:trig_fall\
	\PWMSB:PWMUDB:sc_kill\
	\PWMSB:PWMUDB:min_kill\
	\PWMSB:PWMUDB:km_tc\
	\PWMSB:PWMUDB:db_tc\
	\PWMSB:PWMUDB:dith_sel\
	\PWMSB:PWMUDB:compare2\
	\PWMSB:Net_101\
	Net_970
	Net_971
	\PWMSB:PWMUDB:MODULE_6:b_31\
	\PWMSB:PWMUDB:MODULE_6:b_30\
	\PWMSB:PWMUDB:MODULE_6:b_29\
	\PWMSB:PWMUDB:MODULE_6:b_28\
	\PWMSB:PWMUDB:MODULE_6:b_27\
	\PWMSB:PWMUDB:MODULE_6:b_26\
	\PWMSB:PWMUDB:MODULE_6:b_25\
	\PWMSB:PWMUDB:MODULE_6:b_24\
	\PWMSB:PWMUDB:MODULE_6:b_23\
	\PWMSB:PWMUDB:MODULE_6:b_22\
	\PWMSB:PWMUDB:MODULE_6:b_21\
	\PWMSB:PWMUDB:MODULE_6:b_20\
	\PWMSB:PWMUDB:MODULE_6:b_19\
	\PWMSB:PWMUDB:MODULE_6:b_18\
	\PWMSB:PWMUDB:MODULE_6:b_17\
	\PWMSB:PWMUDB:MODULE_6:b_16\
	\PWMSB:PWMUDB:MODULE_6:b_15\
	\PWMSB:PWMUDB:MODULE_6:b_14\
	\PWMSB:PWMUDB:MODULE_6:b_13\
	\PWMSB:PWMUDB:MODULE_6:b_12\
	\PWMSB:PWMUDB:MODULE_6:b_11\
	\PWMSB:PWMUDB:MODULE_6:b_10\
	\PWMSB:PWMUDB:MODULE_6:b_9\
	\PWMSB:PWMUDB:MODULE_6:b_8\
	\PWMSB:PWMUDB:MODULE_6:b_7\
	\PWMSB:PWMUDB:MODULE_6:b_6\
	\PWMSB:PWMUDB:MODULE_6:b_5\
	\PWMSB:PWMUDB:MODULE_6:b_4\
	\PWMSB:PWMUDB:MODULE_6:b_3\
	\PWMSB:PWMUDB:MODULE_6:b_2\
	\PWMSB:PWMUDB:MODULE_6:b_1\
	\PWMSB:PWMUDB:MODULE_6:b_0\
	\PWMSB:PWMUDB:MODULE_6:g2:a0:a_31\
	\PWMSB:PWMUDB:MODULE_6:g2:a0:a_30\
	\PWMSB:PWMUDB:MODULE_6:g2:a0:a_29\
	\PWMSB:PWMUDB:MODULE_6:g2:a0:a_28\
	\PWMSB:PWMUDB:MODULE_6:g2:a0:a_27\
	\PWMSB:PWMUDB:MODULE_6:g2:a0:a_26\
	\PWMSB:PWMUDB:MODULE_6:g2:a0:a_25\
	\PWMSB:PWMUDB:MODULE_6:g2:a0:a_24\
	\PWMSB:PWMUDB:MODULE_6:g2:a0:b_31\
	\PWMSB:PWMUDB:MODULE_6:g2:a0:b_30\
	\PWMSB:PWMUDB:MODULE_6:g2:a0:b_29\
	\PWMSB:PWMUDB:MODULE_6:g2:a0:b_28\
	\PWMSB:PWMUDB:MODULE_6:g2:a0:b_27\
	\PWMSB:PWMUDB:MODULE_6:g2:a0:b_26\
	\PWMSB:PWMUDB:MODULE_6:g2:a0:b_25\
	\PWMSB:PWMUDB:MODULE_6:g2:a0:b_24\
	\PWMSB:PWMUDB:MODULE_6:g2:a0:b_23\
	\PWMSB:PWMUDB:MODULE_6:g2:a0:b_22\
	\PWMSB:PWMUDB:MODULE_6:g2:a0:b_21\
	\PWMSB:PWMUDB:MODULE_6:g2:a0:b_20\
	\PWMSB:PWMUDB:MODULE_6:g2:a0:b_19\
	\PWMSB:PWMUDB:MODULE_6:g2:a0:b_18\
	\PWMSB:PWMUDB:MODULE_6:g2:a0:b_17\
	\PWMSB:PWMUDB:MODULE_6:g2:a0:b_16\
	\PWMSB:PWMUDB:MODULE_6:g2:a0:b_15\
	\PWMSB:PWMUDB:MODULE_6:g2:a0:b_14\
	\PWMSB:PWMUDB:MODULE_6:g2:a0:b_13\
	\PWMSB:PWMUDB:MODULE_6:g2:a0:b_12\
	\PWMSB:PWMUDB:MODULE_6:g2:a0:b_11\
	\PWMSB:PWMUDB:MODULE_6:g2:a0:b_10\
	\PWMSB:PWMUDB:MODULE_6:g2:a0:b_9\
	\PWMSB:PWMUDB:MODULE_6:g2:a0:b_8\
	\PWMSB:PWMUDB:MODULE_6:g2:a0:b_7\
	\PWMSB:PWMUDB:MODULE_6:g2:a0:b_6\
	\PWMSB:PWMUDB:MODULE_6:g2:a0:b_5\
	\PWMSB:PWMUDB:MODULE_6:g2:a0:b_4\
	\PWMSB:PWMUDB:MODULE_6:g2:a0:b_3\
	\PWMSB:PWMUDB:MODULE_6:g2:a0:b_2\
	\PWMSB:PWMUDB:MODULE_6:g2:a0:b_1\
	\PWMSB:PWMUDB:MODULE_6:g2:a0:b_0\
	\PWMSB:PWMUDB:MODULE_6:g2:a0:s_31\
	\PWMSB:PWMUDB:MODULE_6:g2:a0:s_30\
	\PWMSB:PWMUDB:MODULE_6:g2:a0:s_29\
	\PWMSB:PWMUDB:MODULE_6:g2:a0:s_28\
	\PWMSB:PWMUDB:MODULE_6:g2:a0:s_27\
	\PWMSB:PWMUDB:MODULE_6:g2:a0:s_26\
	\PWMSB:PWMUDB:MODULE_6:g2:a0:s_25\
	\PWMSB:PWMUDB:MODULE_6:g2:a0:s_24\
	\PWMSB:PWMUDB:MODULE_6:g2:a0:s_23\
	\PWMSB:PWMUDB:MODULE_6:g2:a0:s_22\
	\PWMSB:PWMUDB:MODULE_6:g2:a0:s_21\
	\PWMSB:PWMUDB:MODULE_6:g2:a0:s_20\
	\PWMSB:PWMUDB:MODULE_6:g2:a0:s_19\
	\PWMSB:PWMUDB:MODULE_6:g2:a0:s_18\
	\PWMSB:PWMUDB:MODULE_6:g2:a0:s_17\
	\PWMSB:PWMUDB:MODULE_6:g2:a0:s_16\
	\PWMSB:PWMUDB:MODULE_6:g2:a0:s_15\
	\PWMSB:PWMUDB:MODULE_6:g2:a0:s_14\
	\PWMSB:PWMUDB:MODULE_6:g2:a0:s_13\
	\PWMSB:PWMUDB:MODULE_6:g2:a0:s_12\
	\PWMSB:PWMUDB:MODULE_6:g2:a0:s_11\
	\PWMSB:PWMUDB:MODULE_6:g2:a0:s_10\
	\PWMSB:PWMUDB:MODULE_6:g2:a0:s_9\
	\PWMSB:PWMUDB:MODULE_6:g2:a0:s_8\
	\PWMSB:PWMUDB:MODULE_6:g2:a0:s_7\
	\PWMSB:PWMUDB:MODULE_6:g2:a0:s_6\
	\PWMSB:PWMUDB:MODULE_6:g2:a0:s_5\
	\PWMSB:PWMUDB:MODULE_6:g2:a0:s_4\
	\PWMSB:PWMUDB:MODULE_6:g2:a0:s_3\
	\PWMSB:PWMUDB:MODULE_6:g2:a0:s_2\
	\PWMSB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWMSB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWMSB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWMSB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWMSB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWMSB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWMSB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_972
	Net_969
	\PWMSB:Net_113\
	\PWMSB:Net_107\
	\PWMSB:Net_114\
	\step_1:Net_1\
	\step_1:Net_2\
	\step_1:Net_3\
	\step_1:Net_4\
	\step_1:Net_5\
	\step_1:Net_6\
	\step_1:Net_7\
	\step_1:Net_9\
	\step_1:Net_10\
	\step_1:Net_11\
	\step_1:Net_12\
	\step_1:Net_13\
	\step_1:Net_14\
	\step_1:Net_15\

    Synthesized names
	\PWMF1:PWMUDB:add_vi_vv_MODGEN_1_31\
	\PWMF1:PWMUDB:add_vi_vv_MODGEN_1_30\
	\PWMF1:PWMUDB:add_vi_vv_MODGEN_1_29\
	\PWMF1:PWMUDB:add_vi_vv_MODGEN_1_28\
	\PWMF1:PWMUDB:add_vi_vv_MODGEN_1_27\
	\PWMF1:PWMUDB:add_vi_vv_MODGEN_1_26\
	\PWMF1:PWMUDB:add_vi_vv_MODGEN_1_25\
	\PWMF1:PWMUDB:add_vi_vv_MODGEN_1_24\
	\PWMF1:PWMUDB:add_vi_vv_MODGEN_1_23\
	\PWMF1:PWMUDB:add_vi_vv_MODGEN_1_22\
	\PWMF1:PWMUDB:add_vi_vv_MODGEN_1_21\
	\PWMF1:PWMUDB:add_vi_vv_MODGEN_1_20\
	\PWMF1:PWMUDB:add_vi_vv_MODGEN_1_19\
	\PWMF1:PWMUDB:add_vi_vv_MODGEN_1_18\
	\PWMF1:PWMUDB:add_vi_vv_MODGEN_1_17\
	\PWMF1:PWMUDB:add_vi_vv_MODGEN_1_16\
	\PWMF1:PWMUDB:add_vi_vv_MODGEN_1_15\
	\PWMF1:PWMUDB:add_vi_vv_MODGEN_1_14\
	\PWMF1:PWMUDB:add_vi_vv_MODGEN_1_13\
	\PWMF1:PWMUDB:add_vi_vv_MODGEN_1_12\
	\PWMF1:PWMUDB:add_vi_vv_MODGEN_1_11\
	\PWMF1:PWMUDB:add_vi_vv_MODGEN_1_10\
	\PWMF1:PWMUDB:add_vi_vv_MODGEN_1_9\
	\PWMF1:PWMUDB:add_vi_vv_MODGEN_1_8\
	\PWMF1:PWMUDB:add_vi_vv_MODGEN_1_7\
	\PWMF1:PWMUDB:add_vi_vv_MODGEN_1_6\
	\PWMF1:PWMUDB:add_vi_vv_MODGEN_1_5\
	\PWMF1:PWMUDB:add_vi_vv_MODGEN_1_4\
	\PWMF1:PWMUDB:add_vi_vv_MODGEN_1_3\
	\PWMF1:PWMUDB:add_vi_vv_MODGEN_1_2\
	\PWMF2:PWMUDB:add_vi_vv_MODGEN_2_31\
	\PWMF2:PWMUDB:add_vi_vv_MODGEN_2_30\
	\PWMF2:PWMUDB:add_vi_vv_MODGEN_2_29\
	\PWMF2:PWMUDB:add_vi_vv_MODGEN_2_28\
	\PWMF2:PWMUDB:add_vi_vv_MODGEN_2_27\
	\PWMF2:PWMUDB:add_vi_vv_MODGEN_2_26\
	\PWMF2:PWMUDB:add_vi_vv_MODGEN_2_25\
	\PWMF2:PWMUDB:add_vi_vv_MODGEN_2_24\
	\PWMF2:PWMUDB:add_vi_vv_MODGEN_2_23\
	\PWMF2:PWMUDB:add_vi_vv_MODGEN_2_22\
	\PWMF2:PWMUDB:add_vi_vv_MODGEN_2_21\
	\PWMF2:PWMUDB:add_vi_vv_MODGEN_2_20\
	\PWMF2:PWMUDB:add_vi_vv_MODGEN_2_19\
	\PWMF2:PWMUDB:add_vi_vv_MODGEN_2_18\
	\PWMF2:PWMUDB:add_vi_vv_MODGEN_2_17\
	\PWMF2:PWMUDB:add_vi_vv_MODGEN_2_16\
	\PWMF2:PWMUDB:add_vi_vv_MODGEN_2_15\
	\PWMF2:PWMUDB:add_vi_vv_MODGEN_2_14\
	\PWMF2:PWMUDB:add_vi_vv_MODGEN_2_13\
	\PWMF2:PWMUDB:add_vi_vv_MODGEN_2_12\
	\PWMF2:PWMUDB:add_vi_vv_MODGEN_2_11\
	\PWMF2:PWMUDB:add_vi_vv_MODGEN_2_10\
	\PWMF2:PWMUDB:add_vi_vv_MODGEN_2_9\
	\PWMF2:PWMUDB:add_vi_vv_MODGEN_2_8\
	\PWMF2:PWMUDB:add_vi_vv_MODGEN_2_7\
	\PWMF2:PWMUDB:add_vi_vv_MODGEN_2_6\
	\PWMF2:PWMUDB:add_vi_vv_MODGEN_2_5\
	\PWMF2:PWMUDB:add_vi_vv_MODGEN_2_4\
	\PWMF2:PWMUDB:add_vi_vv_MODGEN_2_3\
	\PWMF2:PWMUDB:add_vi_vv_MODGEN_2_2\
	\PWMSF:PWMUDB:add_vi_vv_MODGEN_3_31\
	\PWMSF:PWMUDB:add_vi_vv_MODGEN_3_30\
	\PWMSF:PWMUDB:add_vi_vv_MODGEN_3_29\
	\PWMSF:PWMUDB:add_vi_vv_MODGEN_3_28\
	\PWMSF:PWMUDB:add_vi_vv_MODGEN_3_27\
	\PWMSF:PWMUDB:add_vi_vv_MODGEN_3_26\
	\PWMSF:PWMUDB:add_vi_vv_MODGEN_3_25\
	\PWMSF:PWMUDB:add_vi_vv_MODGEN_3_24\
	\PWMSF:PWMUDB:add_vi_vv_MODGEN_3_23\
	\PWMSF:PWMUDB:add_vi_vv_MODGEN_3_22\
	\PWMSF:PWMUDB:add_vi_vv_MODGEN_3_21\
	\PWMSF:PWMUDB:add_vi_vv_MODGEN_3_20\
	\PWMSF:PWMUDB:add_vi_vv_MODGEN_3_19\
	\PWMSF:PWMUDB:add_vi_vv_MODGEN_3_18\
	\PWMSF:PWMUDB:add_vi_vv_MODGEN_3_17\
	\PWMSF:PWMUDB:add_vi_vv_MODGEN_3_16\
	\PWMSF:PWMUDB:add_vi_vv_MODGEN_3_15\
	\PWMSF:PWMUDB:add_vi_vv_MODGEN_3_14\
	\PWMSF:PWMUDB:add_vi_vv_MODGEN_3_13\
	\PWMSF:PWMUDB:add_vi_vv_MODGEN_3_12\
	\PWMSF:PWMUDB:add_vi_vv_MODGEN_3_11\
	\PWMSF:PWMUDB:add_vi_vv_MODGEN_3_10\
	\PWMSF:PWMUDB:add_vi_vv_MODGEN_3_9\
	\PWMSF:PWMUDB:add_vi_vv_MODGEN_3_8\
	\PWMSF:PWMUDB:add_vi_vv_MODGEN_3_7\
	\PWMSF:PWMUDB:add_vi_vv_MODGEN_3_6\
	\PWMSF:PWMUDB:add_vi_vv_MODGEN_3_5\
	\PWMSF:PWMUDB:add_vi_vv_MODGEN_3_4\
	\PWMSF:PWMUDB:add_vi_vv_MODGEN_3_3\
	\PWMSF:PWMUDB:add_vi_vv_MODGEN_3_2\
	\PWMB2:PWMUDB:add_vi_vv_MODGEN_4_31\
	\PWMB2:PWMUDB:add_vi_vv_MODGEN_4_30\
	\PWMB2:PWMUDB:add_vi_vv_MODGEN_4_29\
	\PWMB2:PWMUDB:add_vi_vv_MODGEN_4_28\
	\PWMB2:PWMUDB:add_vi_vv_MODGEN_4_27\
	\PWMB2:PWMUDB:add_vi_vv_MODGEN_4_26\
	\PWMB2:PWMUDB:add_vi_vv_MODGEN_4_25\
	\PWMB2:PWMUDB:add_vi_vv_MODGEN_4_24\
	\PWMB2:PWMUDB:add_vi_vv_MODGEN_4_23\
	\PWMB2:PWMUDB:add_vi_vv_MODGEN_4_22\
	\PWMB2:PWMUDB:add_vi_vv_MODGEN_4_21\
	\PWMB2:PWMUDB:add_vi_vv_MODGEN_4_20\
	\PWMB2:PWMUDB:add_vi_vv_MODGEN_4_19\
	\PWMB2:PWMUDB:add_vi_vv_MODGEN_4_18\
	\PWMB2:PWMUDB:add_vi_vv_MODGEN_4_17\
	\PWMB2:PWMUDB:add_vi_vv_MODGEN_4_16\
	\PWMB2:PWMUDB:add_vi_vv_MODGEN_4_15\
	\PWMB2:PWMUDB:add_vi_vv_MODGEN_4_14\
	\PWMB2:PWMUDB:add_vi_vv_MODGEN_4_13\
	\PWMB2:PWMUDB:add_vi_vv_MODGEN_4_12\
	\PWMB2:PWMUDB:add_vi_vv_MODGEN_4_11\
	\PWMB2:PWMUDB:add_vi_vv_MODGEN_4_10\
	\PWMB2:PWMUDB:add_vi_vv_MODGEN_4_9\
	\PWMB2:PWMUDB:add_vi_vv_MODGEN_4_8\
	\PWMB2:PWMUDB:add_vi_vv_MODGEN_4_7\
	\PWMB2:PWMUDB:add_vi_vv_MODGEN_4_6\
	\PWMB2:PWMUDB:add_vi_vv_MODGEN_4_5\
	\PWMB2:PWMUDB:add_vi_vv_MODGEN_4_4\
	\PWMB2:PWMUDB:add_vi_vv_MODGEN_4_3\
	\PWMB2:PWMUDB:add_vi_vv_MODGEN_4_2\
	\PWMB1:PWMUDB:add_vi_vv_MODGEN_5_31\
	\PWMB1:PWMUDB:add_vi_vv_MODGEN_5_30\
	\PWMB1:PWMUDB:add_vi_vv_MODGEN_5_29\
	\PWMB1:PWMUDB:add_vi_vv_MODGEN_5_28\
	\PWMB1:PWMUDB:add_vi_vv_MODGEN_5_27\
	\PWMB1:PWMUDB:add_vi_vv_MODGEN_5_26\
	\PWMB1:PWMUDB:add_vi_vv_MODGEN_5_25\
	\PWMB1:PWMUDB:add_vi_vv_MODGEN_5_24\
	\PWMB1:PWMUDB:add_vi_vv_MODGEN_5_23\
	\PWMB1:PWMUDB:add_vi_vv_MODGEN_5_22\
	\PWMB1:PWMUDB:add_vi_vv_MODGEN_5_21\
	\PWMB1:PWMUDB:add_vi_vv_MODGEN_5_20\
	\PWMB1:PWMUDB:add_vi_vv_MODGEN_5_19\
	\PWMB1:PWMUDB:add_vi_vv_MODGEN_5_18\
	\PWMB1:PWMUDB:add_vi_vv_MODGEN_5_17\
	\PWMB1:PWMUDB:add_vi_vv_MODGEN_5_16\
	\PWMB1:PWMUDB:add_vi_vv_MODGEN_5_15\
	\PWMB1:PWMUDB:add_vi_vv_MODGEN_5_14\
	\PWMB1:PWMUDB:add_vi_vv_MODGEN_5_13\
	\PWMB1:PWMUDB:add_vi_vv_MODGEN_5_12\
	\PWMB1:PWMUDB:add_vi_vv_MODGEN_5_11\
	\PWMB1:PWMUDB:add_vi_vv_MODGEN_5_10\
	\PWMB1:PWMUDB:add_vi_vv_MODGEN_5_9\
	\PWMB1:PWMUDB:add_vi_vv_MODGEN_5_8\
	\PWMB1:PWMUDB:add_vi_vv_MODGEN_5_7\
	\PWMB1:PWMUDB:add_vi_vv_MODGEN_5_6\
	\PWMB1:PWMUDB:add_vi_vv_MODGEN_5_5\
	\PWMB1:PWMUDB:add_vi_vv_MODGEN_5_4\
	\PWMB1:PWMUDB:add_vi_vv_MODGEN_5_3\
	\PWMB1:PWMUDB:add_vi_vv_MODGEN_5_2\
	\PWMSB:PWMUDB:add_vi_vv_MODGEN_6_31\
	\PWMSB:PWMUDB:add_vi_vv_MODGEN_6_30\
	\PWMSB:PWMUDB:add_vi_vv_MODGEN_6_29\
	\PWMSB:PWMUDB:add_vi_vv_MODGEN_6_28\
	\PWMSB:PWMUDB:add_vi_vv_MODGEN_6_27\
	\PWMSB:PWMUDB:add_vi_vv_MODGEN_6_26\
	\PWMSB:PWMUDB:add_vi_vv_MODGEN_6_25\
	\PWMSB:PWMUDB:add_vi_vv_MODGEN_6_24\
	\PWMSB:PWMUDB:add_vi_vv_MODGEN_6_23\
	\PWMSB:PWMUDB:add_vi_vv_MODGEN_6_22\
	\PWMSB:PWMUDB:add_vi_vv_MODGEN_6_21\
	\PWMSB:PWMUDB:add_vi_vv_MODGEN_6_20\
	\PWMSB:PWMUDB:add_vi_vv_MODGEN_6_19\
	\PWMSB:PWMUDB:add_vi_vv_MODGEN_6_18\
	\PWMSB:PWMUDB:add_vi_vv_MODGEN_6_17\
	\PWMSB:PWMUDB:add_vi_vv_MODGEN_6_16\
	\PWMSB:PWMUDB:add_vi_vv_MODGEN_6_15\
	\PWMSB:PWMUDB:add_vi_vv_MODGEN_6_14\
	\PWMSB:PWMUDB:add_vi_vv_MODGEN_6_13\
	\PWMSB:PWMUDB:add_vi_vv_MODGEN_6_12\
	\PWMSB:PWMUDB:add_vi_vv_MODGEN_6_11\
	\PWMSB:PWMUDB:add_vi_vv_MODGEN_6_10\
	\PWMSB:PWMUDB:add_vi_vv_MODGEN_6_9\
	\PWMSB:PWMUDB:add_vi_vv_MODGEN_6_8\
	\PWMSB:PWMUDB:add_vi_vv_MODGEN_6_7\
	\PWMSB:PWMUDB:add_vi_vv_MODGEN_6_6\
	\PWMSB:PWMUDB:add_vi_vv_MODGEN_6_5\
	\PWMSB:PWMUDB:add_vi_vv_MODGEN_6_4\
	\PWMSB:PWMUDB:add_vi_vv_MODGEN_6_3\
	\PWMSB:PWMUDB:add_vi_vv_MODGEN_6_2\

Deleted 846 User equations/components.
Deleted 180 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing zero to Net_440
Aliasing one to tmpOE__stepF_net_0
Aliasing tmpOE__Pin_1_net_1 to tmpOE__stepF_net_0
Aliasing tmpOE__Pin_1_net_0 to tmpOE__stepF_net_0
Aliasing \I2CS:Net_128\ to Net_440
Aliasing \I2CS:Net_190\ to tmpOE__stepF_net_0
Aliasing \I2CS:Net_145\ to tmpOE__stepF_net_0
Aliasing tmpOE__Dir_stepF_net_0 to tmpOE__stepF_net_0
Aliasing \PWMF1:PWMUDB:hwCapture\ to Net_440
Aliasing \PWMF1:PWMUDB:trig_out\ to tmpOE__stepF_net_0
Aliasing Net_663 to Net_440
Aliasing \PWMF1:PWMUDB:runmode_enable\\S\ to Net_440
Aliasing \PWMF1:PWMUDB:ltch_kill_reg\\R\ to \PWMF1:PWMUDB:runmode_enable\\R\
Aliasing \PWMF1:PWMUDB:ltch_kill_reg\\S\ to Net_440
Aliasing \PWMF1:PWMUDB:min_kill_reg\\R\ to \PWMF1:PWMUDB:runmode_enable\\R\
Aliasing \PWMF1:PWMUDB:min_kill_reg\\S\ to Net_440
Aliasing \PWMF1:PWMUDB:final_kill\ to tmpOE__stepF_net_0
Aliasing \PWMF1:PWMUDB:dith_count_1\\R\ to \PWMF1:PWMUDB:runmode_enable\\R\
Aliasing \PWMF1:PWMUDB:dith_count_1\\S\ to Net_440
Aliasing \PWMF1:PWMUDB:dith_count_0\\R\ to \PWMF1:PWMUDB:runmode_enable\\R\
Aliasing \PWMF1:PWMUDB:dith_count_0\\S\ to Net_440
Aliasing \PWMF1:PWMUDB:status_6\ to Net_440
Aliasing \PWMF1:PWMUDB:status_4\ to Net_440
Aliasing \PWMF1:PWMUDB:cmp2\ to Net_440
Aliasing \PWMF1:PWMUDB:cmp1_status_reg\\R\ to \PWMF1:PWMUDB:runmode_enable\\R\
Aliasing \PWMF1:PWMUDB:cmp1_status_reg\\S\ to Net_440
Aliasing \PWMF1:PWMUDB:cmp2_status_reg\\R\ to \PWMF1:PWMUDB:runmode_enable\\R\
Aliasing \PWMF1:PWMUDB:cmp2_status_reg\\S\ to Net_440
Aliasing \PWMF1:PWMUDB:final_kill_reg\\R\ to \PWMF1:PWMUDB:runmode_enable\\R\
Aliasing \PWMF1:PWMUDB:final_kill_reg\\S\ to Net_440
Aliasing \PWMF1:PWMUDB:cs_addr_0\ to \PWMF1:PWMUDB:runmode_enable\\R\
Aliasing \PWMF1:PWMUDB:pwm1_i\ to Net_440
Aliasing \PWMF1:PWMUDB:pwm2_i\ to Net_440
Aliasing \PWMF1:PWMUDB:MODULE_1:g2:a0:a_23\ to Net_440
Aliasing \PWMF1:PWMUDB:MODULE_1:g2:a0:a_22\ to Net_440
Aliasing \PWMF1:PWMUDB:MODULE_1:g2:a0:a_21\ to Net_440
Aliasing \PWMF1:PWMUDB:MODULE_1:g2:a0:a_20\ to Net_440
Aliasing \PWMF1:PWMUDB:MODULE_1:g2:a0:a_19\ to Net_440
Aliasing \PWMF1:PWMUDB:MODULE_1:g2:a0:a_18\ to Net_440
Aliasing \PWMF1:PWMUDB:MODULE_1:g2:a0:a_17\ to Net_440
Aliasing \PWMF1:PWMUDB:MODULE_1:g2:a0:a_16\ to Net_440
Aliasing \PWMF1:PWMUDB:MODULE_1:g2:a0:a_15\ to Net_440
Aliasing \PWMF1:PWMUDB:MODULE_1:g2:a0:a_14\ to Net_440
Aliasing \PWMF1:PWMUDB:MODULE_1:g2:a0:a_13\ to Net_440
Aliasing \PWMF1:PWMUDB:MODULE_1:g2:a0:a_12\ to Net_440
Aliasing \PWMF1:PWMUDB:MODULE_1:g2:a0:a_11\ to Net_440
Aliasing \PWMF1:PWMUDB:MODULE_1:g2:a0:a_10\ to Net_440
Aliasing \PWMF1:PWMUDB:MODULE_1:g2:a0:a_9\ to Net_440
Aliasing \PWMF1:PWMUDB:MODULE_1:g2:a0:a_8\ to Net_440
Aliasing \PWMF1:PWMUDB:MODULE_1:g2:a0:a_7\ to Net_440
Aliasing \PWMF1:PWMUDB:MODULE_1:g2:a0:a_6\ to Net_440
Aliasing \PWMF1:PWMUDB:MODULE_1:g2:a0:a_5\ to Net_440
Aliasing \PWMF1:PWMUDB:MODULE_1:g2:a0:a_4\ to Net_440
Aliasing \PWMF1:PWMUDB:MODULE_1:g2:a0:a_3\ to Net_440
Aliasing \PWMF1:PWMUDB:MODULE_1:g2:a0:a_2\ to Net_440
Aliasing \PWMF1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__stepF_net_0
Aliasing \PWMF2:PWMUDB:hwCapture\ to Net_440
Aliasing \PWMF2:PWMUDB:trig_out\ to tmpOE__stepF_net_0
Aliasing Net_544 to Net_440
Aliasing \PWMF2:PWMUDB:runmode_enable\\S\ to Net_440
Aliasing \PWMF2:PWMUDB:ltch_kill_reg\\R\ to \PWMF2:PWMUDB:runmode_enable\\R\
Aliasing \PWMF2:PWMUDB:ltch_kill_reg\\S\ to Net_440
Aliasing \PWMF2:PWMUDB:min_kill_reg\\R\ to \PWMF2:PWMUDB:runmode_enable\\R\
Aliasing \PWMF2:PWMUDB:min_kill_reg\\S\ to Net_440
Aliasing \PWMF2:PWMUDB:final_kill\ to tmpOE__stepF_net_0
Aliasing \PWMF2:PWMUDB:dith_count_1\\R\ to \PWMF2:PWMUDB:runmode_enable\\R\
Aliasing \PWMF2:PWMUDB:dith_count_1\\S\ to Net_440
Aliasing \PWMF2:PWMUDB:dith_count_0\\R\ to \PWMF2:PWMUDB:runmode_enable\\R\
Aliasing \PWMF2:PWMUDB:dith_count_0\\S\ to Net_440
Aliasing \PWMF2:PWMUDB:status_6\ to Net_440
Aliasing \PWMF2:PWMUDB:status_4\ to Net_440
Aliasing \PWMF2:PWMUDB:cmp2\ to Net_440
Aliasing \PWMF2:PWMUDB:cmp1_status_reg\\R\ to \PWMF2:PWMUDB:runmode_enable\\R\
Aliasing \PWMF2:PWMUDB:cmp1_status_reg\\S\ to Net_440
Aliasing \PWMF2:PWMUDB:cmp2_status_reg\\R\ to \PWMF2:PWMUDB:runmode_enable\\R\
Aliasing \PWMF2:PWMUDB:cmp2_status_reg\\S\ to Net_440
Aliasing \PWMF2:PWMUDB:final_kill_reg\\R\ to \PWMF2:PWMUDB:runmode_enable\\R\
Aliasing \PWMF2:PWMUDB:final_kill_reg\\S\ to Net_440
Aliasing \PWMF2:PWMUDB:cs_addr_0\ to \PWMF2:PWMUDB:runmode_enable\\R\
Aliasing \PWMF2:PWMUDB:pwm1_i\ to Net_440
Aliasing \PWMF2:PWMUDB:pwm2_i\ to Net_440
Aliasing \PWMF2:PWMUDB:MODULE_2:g2:a0:a_23\ to Net_440
Aliasing \PWMF2:PWMUDB:MODULE_2:g2:a0:a_22\ to Net_440
Aliasing \PWMF2:PWMUDB:MODULE_2:g2:a0:a_21\ to Net_440
Aliasing \PWMF2:PWMUDB:MODULE_2:g2:a0:a_20\ to Net_440
Aliasing \PWMF2:PWMUDB:MODULE_2:g2:a0:a_19\ to Net_440
Aliasing \PWMF2:PWMUDB:MODULE_2:g2:a0:a_18\ to Net_440
Aliasing \PWMF2:PWMUDB:MODULE_2:g2:a0:a_17\ to Net_440
Aliasing \PWMF2:PWMUDB:MODULE_2:g2:a0:a_16\ to Net_440
Aliasing \PWMF2:PWMUDB:MODULE_2:g2:a0:a_15\ to Net_440
Aliasing \PWMF2:PWMUDB:MODULE_2:g2:a0:a_14\ to Net_440
Aliasing \PWMF2:PWMUDB:MODULE_2:g2:a0:a_13\ to Net_440
Aliasing \PWMF2:PWMUDB:MODULE_2:g2:a0:a_12\ to Net_440
Aliasing \PWMF2:PWMUDB:MODULE_2:g2:a0:a_11\ to Net_440
Aliasing \PWMF2:PWMUDB:MODULE_2:g2:a0:a_10\ to Net_440
Aliasing \PWMF2:PWMUDB:MODULE_2:g2:a0:a_9\ to Net_440
Aliasing \PWMF2:PWMUDB:MODULE_2:g2:a0:a_8\ to Net_440
Aliasing \PWMF2:PWMUDB:MODULE_2:g2:a0:a_7\ to Net_440
Aliasing \PWMF2:PWMUDB:MODULE_2:g2:a0:a_6\ to Net_440
Aliasing \PWMF2:PWMUDB:MODULE_2:g2:a0:a_5\ to Net_440
Aliasing \PWMF2:PWMUDB:MODULE_2:g2:a0:a_4\ to Net_440
Aliasing \PWMF2:PWMUDB:MODULE_2:g2:a0:a_3\ to Net_440
Aliasing \PWMF2:PWMUDB:MODULE_2:g2:a0:a_2\ to Net_440
Aliasing \PWMF2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__stepF_net_0
Aliasing \CounterF:CounterUDB:ctrl_capmode_1\ to Net_440
Aliasing \CounterF:CounterUDB:ctrl_capmode_0\ to Net_440
Aliasing \CounterF:CounterUDB:capt_rising\ to Net_440
Aliasing \CounterF:CounterUDB:reload\ to Net_440
Aliasing \CounterF:CounterUDB:underflow\ to \CounterF:CounterUDB:status_1\
Aliasing \PWMSF:PWMUDB:hwCapture\ to Net_440
Aliasing \PWMSF:PWMUDB:trig_out\ to tmpOE__stepF_net_0
Aliasing Net_817 to Net_440
Aliasing \PWMSF:PWMUDB:runmode_enable\\S\ to Net_440
Aliasing \PWMSF:PWMUDB:ltch_kill_reg\\R\ to \PWMSF:PWMUDB:runmode_enable\\R\
Aliasing \PWMSF:PWMUDB:ltch_kill_reg\\S\ to Net_440
Aliasing \PWMSF:PWMUDB:min_kill_reg\\R\ to \PWMSF:PWMUDB:runmode_enable\\R\
Aliasing \PWMSF:PWMUDB:min_kill_reg\\S\ to Net_440
Aliasing \PWMSF:PWMUDB:final_kill\ to tmpOE__stepF_net_0
Aliasing \PWMSF:PWMUDB:dith_count_1\\R\ to \PWMSF:PWMUDB:runmode_enable\\R\
Aliasing \PWMSF:PWMUDB:dith_count_1\\S\ to Net_440
Aliasing \PWMSF:PWMUDB:dith_count_0\\R\ to \PWMSF:PWMUDB:runmode_enable\\R\
Aliasing \PWMSF:PWMUDB:dith_count_0\\S\ to Net_440
Aliasing \PWMSF:PWMUDB:status_6\ to Net_440
Aliasing \PWMSF:PWMUDB:status_4\ to Net_440
Aliasing \PWMSF:PWMUDB:cmp2\ to Net_440
Aliasing \PWMSF:PWMUDB:cmp1_status_reg\\R\ to \PWMSF:PWMUDB:runmode_enable\\R\
Aliasing \PWMSF:PWMUDB:cmp1_status_reg\\S\ to Net_440
Aliasing \PWMSF:PWMUDB:cmp2_status_reg\\R\ to \PWMSF:PWMUDB:runmode_enable\\R\
Aliasing \PWMSF:PWMUDB:cmp2_status_reg\\S\ to Net_440
Aliasing \PWMSF:PWMUDB:final_kill_reg\\R\ to \PWMSF:PWMUDB:runmode_enable\\R\
Aliasing \PWMSF:PWMUDB:final_kill_reg\\S\ to Net_440
Aliasing \PWMSF:PWMUDB:cs_addr_0\ to \PWMSF:PWMUDB:runmode_enable\\R\
Aliasing \PWMSF:PWMUDB:pwm1_i\ to Net_440
Aliasing \PWMSF:PWMUDB:pwm2_i\ to Net_440
Aliasing \PWMSF:PWMUDB:MODULE_3:g2:a0:a_23\ to Net_440
Aliasing \PWMSF:PWMUDB:MODULE_3:g2:a0:a_22\ to Net_440
Aliasing \PWMSF:PWMUDB:MODULE_3:g2:a0:a_21\ to Net_440
Aliasing \PWMSF:PWMUDB:MODULE_3:g2:a0:a_20\ to Net_440
Aliasing \PWMSF:PWMUDB:MODULE_3:g2:a0:a_19\ to Net_440
Aliasing \PWMSF:PWMUDB:MODULE_3:g2:a0:a_18\ to Net_440
Aliasing \PWMSF:PWMUDB:MODULE_3:g2:a0:a_17\ to Net_440
Aliasing \PWMSF:PWMUDB:MODULE_3:g2:a0:a_16\ to Net_440
Aliasing \PWMSF:PWMUDB:MODULE_3:g2:a0:a_15\ to Net_440
Aliasing \PWMSF:PWMUDB:MODULE_3:g2:a0:a_14\ to Net_440
Aliasing \PWMSF:PWMUDB:MODULE_3:g2:a0:a_13\ to Net_440
Aliasing \PWMSF:PWMUDB:MODULE_3:g2:a0:a_12\ to Net_440
Aliasing \PWMSF:PWMUDB:MODULE_3:g2:a0:a_11\ to Net_440
Aliasing \PWMSF:PWMUDB:MODULE_3:g2:a0:a_10\ to Net_440
Aliasing \PWMSF:PWMUDB:MODULE_3:g2:a0:a_9\ to Net_440
Aliasing \PWMSF:PWMUDB:MODULE_3:g2:a0:a_8\ to Net_440
Aliasing \PWMSF:PWMUDB:MODULE_3:g2:a0:a_7\ to Net_440
Aliasing \PWMSF:PWMUDB:MODULE_3:g2:a0:a_6\ to Net_440
Aliasing \PWMSF:PWMUDB:MODULE_3:g2:a0:a_5\ to Net_440
Aliasing \PWMSF:PWMUDB:MODULE_3:g2:a0:a_4\ to Net_440
Aliasing \PWMSF:PWMUDB:MODULE_3:g2:a0:a_3\ to Net_440
Aliasing \PWMSF:PWMUDB:MODULE_3:g2:a0:a_2\ to Net_440
Aliasing \PWMSF:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__stepF_net_0
Aliasing tmpOE__SpeedForW_net_0 to tmpOE__stepF_net_0
Aliasing tmpOE__stepB_net_0 to tmpOE__stepF_net_0
Aliasing tmpOE__Dir_stepB_net_0 to tmpOE__stepF_net_0
Aliasing \CounterB:CounterUDB:ctrl_capmode_1\ to Net_440
Aliasing \CounterB:CounterUDB:ctrl_capmode_0\ to Net_440
Aliasing \CounterB:CounterUDB:capt_rising\ to Net_440
Aliasing \CounterB:CounterUDB:reload\ to Net_440
Aliasing Net_840 to Net_440
Aliasing \CounterB:CounterUDB:underflow\ to \CounterB:CounterUDB:status_1\
Aliasing \PWMB2:PWMUDB:hwCapture\ to Net_440
Aliasing \PWMB2:PWMUDB:trig_out\ to tmpOE__stepF_net_0
Aliasing Net_850 to Net_440
Aliasing \PWMB2:PWMUDB:runmode_enable\\S\ to Net_440
Aliasing \PWMB2:PWMUDB:ltch_kill_reg\\R\ to \PWMB2:PWMUDB:runmode_enable\\R\
Aliasing \PWMB2:PWMUDB:ltch_kill_reg\\S\ to Net_440
Aliasing \PWMB2:PWMUDB:min_kill_reg\\R\ to \PWMB2:PWMUDB:runmode_enable\\R\
Aliasing \PWMB2:PWMUDB:min_kill_reg\\S\ to Net_440
Aliasing \PWMB2:PWMUDB:final_kill\ to tmpOE__stepF_net_0
Aliasing \PWMB2:PWMUDB:dith_count_1\\R\ to \PWMB2:PWMUDB:runmode_enable\\R\
Aliasing \PWMB2:PWMUDB:dith_count_1\\S\ to Net_440
Aliasing \PWMB2:PWMUDB:dith_count_0\\R\ to \PWMB2:PWMUDB:runmode_enable\\R\
Aliasing \PWMB2:PWMUDB:dith_count_0\\S\ to Net_440
Aliasing \PWMB2:PWMUDB:status_6\ to Net_440
Aliasing \PWMB2:PWMUDB:status_4\ to Net_440
Aliasing \PWMB2:PWMUDB:cmp2\ to Net_440
Aliasing \PWMB2:PWMUDB:cmp1_status_reg\\R\ to \PWMB2:PWMUDB:runmode_enable\\R\
Aliasing \PWMB2:PWMUDB:cmp1_status_reg\\S\ to Net_440
Aliasing \PWMB2:PWMUDB:cmp2_status_reg\\R\ to \PWMB2:PWMUDB:runmode_enable\\R\
Aliasing \PWMB2:PWMUDB:cmp2_status_reg\\S\ to Net_440
Aliasing \PWMB2:PWMUDB:final_kill_reg\\R\ to \PWMB2:PWMUDB:runmode_enable\\R\
Aliasing \PWMB2:PWMUDB:final_kill_reg\\S\ to Net_440
Aliasing \PWMB2:PWMUDB:cs_addr_0\ to \PWMB2:PWMUDB:runmode_enable\\R\
Aliasing \PWMB2:PWMUDB:pwm1_i\ to Net_440
Aliasing \PWMB2:PWMUDB:pwm2_i\ to Net_440
Aliasing \PWMB2:PWMUDB:MODULE_4:g2:a0:a_23\ to Net_440
Aliasing \PWMB2:PWMUDB:MODULE_4:g2:a0:a_22\ to Net_440
Aliasing \PWMB2:PWMUDB:MODULE_4:g2:a0:a_21\ to Net_440
Aliasing \PWMB2:PWMUDB:MODULE_4:g2:a0:a_20\ to Net_440
Aliasing \PWMB2:PWMUDB:MODULE_4:g2:a0:a_19\ to Net_440
Aliasing \PWMB2:PWMUDB:MODULE_4:g2:a0:a_18\ to Net_440
Aliasing \PWMB2:PWMUDB:MODULE_4:g2:a0:a_17\ to Net_440
Aliasing \PWMB2:PWMUDB:MODULE_4:g2:a0:a_16\ to Net_440
Aliasing \PWMB2:PWMUDB:MODULE_4:g2:a0:a_15\ to Net_440
Aliasing \PWMB2:PWMUDB:MODULE_4:g2:a0:a_14\ to Net_440
Aliasing \PWMB2:PWMUDB:MODULE_4:g2:a0:a_13\ to Net_440
Aliasing \PWMB2:PWMUDB:MODULE_4:g2:a0:a_12\ to Net_440
Aliasing \PWMB2:PWMUDB:MODULE_4:g2:a0:a_11\ to Net_440
Aliasing \PWMB2:PWMUDB:MODULE_4:g2:a0:a_10\ to Net_440
Aliasing \PWMB2:PWMUDB:MODULE_4:g2:a0:a_9\ to Net_440
Aliasing \PWMB2:PWMUDB:MODULE_4:g2:a0:a_8\ to Net_440
Aliasing \PWMB2:PWMUDB:MODULE_4:g2:a0:a_7\ to Net_440
Aliasing \PWMB2:PWMUDB:MODULE_4:g2:a0:a_6\ to Net_440
Aliasing \PWMB2:PWMUDB:MODULE_4:g2:a0:a_5\ to Net_440
Aliasing \PWMB2:PWMUDB:MODULE_4:g2:a0:a_4\ to Net_440
Aliasing \PWMB2:PWMUDB:MODULE_4:g2:a0:a_3\ to Net_440
Aliasing \PWMB2:PWMUDB:MODULE_4:g2:a0:a_2\ to Net_440
Aliasing \PWMB2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__stepF_net_0
Aliasing \PWMB1:PWMUDB:hwCapture\ to Net_440
Aliasing \PWMB1:PWMUDB:trig_out\ to tmpOE__stepF_net_0
Aliasing Net_862 to Net_440
Aliasing \PWMB1:PWMUDB:runmode_enable\\S\ to Net_440
Aliasing \PWMB1:PWMUDB:ltch_kill_reg\\R\ to \PWMB1:PWMUDB:runmode_enable\\R\
Aliasing \PWMB1:PWMUDB:ltch_kill_reg\\S\ to Net_440
Aliasing \PWMB1:PWMUDB:min_kill_reg\\R\ to \PWMB1:PWMUDB:runmode_enable\\R\
Aliasing \PWMB1:PWMUDB:min_kill_reg\\S\ to Net_440
Aliasing \PWMB1:PWMUDB:final_kill\ to tmpOE__stepF_net_0
Aliasing \PWMB1:PWMUDB:dith_count_1\\R\ to \PWMB1:PWMUDB:runmode_enable\\R\
Aliasing \PWMB1:PWMUDB:dith_count_1\\S\ to Net_440
Aliasing \PWMB1:PWMUDB:dith_count_0\\R\ to \PWMB1:PWMUDB:runmode_enable\\R\
Aliasing \PWMB1:PWMUDB:dith_count_0\\S\ to Net_440
Aliasing \PWMB1:PWMUDB:status_6\ to Net_440
Aliasing \PWMB1:PWMUDB:status_4\ to Net_440
Aliasing \PWMB1:PWMUDB:cmp2\ to Net_440
Aliasing \PWMB1:PWMUDB:cmp1_status_reg\\R\ to \PWMB1:PWMUDB:runmode_enable\\R\
Aliasing \PWMB1:PWMUDB:cmp1_status_reg\\S\ to Net_440
Aliasing \PWMB1:PWMUDB:cmp2_status_reg\\R\ to \PWMB1:PWMUDB:runmode_enable\\R\
Aliasing \PWMB1:PWMUDB:cmp2_status_reg\\S\ to Net_440
Aliasing \PWMB1:PWMUDB:final_kill_reg\\R\ to \PWMB1:PWMUDB:runmode_enable\\R\
Aliasing \PWMB1:PWMUDB:final_kill_reg\\S\ to Net_440
Aliasing \PWMB1:PWMUDB:cs_addr_0\ to \PWMB1:PWMUDB:runmode_enable\\R\
Aliasing \PWMB1:PWMUDB:pwm1_i\ to Net_440
Aliasing \PWMB1:PWMUDB:pwm2_i\ to Net_440
Aliasing \PWMB1:PWMUDB:MODULE_5:g2:a0:a_23\ to Net_440
Aliasing \PWMB1:PWMUDB:MODULE_5:g2:a0:a_22\ to Net_440
Aliasing \PWMB1:PWMUDB:MODULE_5:g2:a0:a_21\ to Net_440
Aliasing \PWMB1:PWMUDB:MODULE_5:g2:a0:a_20\ to Net_440
Aliasing \PWMB1:PWMUDB:MODULE_5:g2:a0:a_19\ to Net_440
Aliasing \PWMB1:PWMUDB:MODULE_5:g2:a0:a_18\ to Net_440
Aliasing \PWMB1:PWMUDB:MODULE_5:g2:a0:a_17\ to Net_440
Aliasing \PWMB1:PWMUDB:MODULE_5:g2:a0:a_16\ to Net_440
Aliasing \PWMB1:PWMUDB:MODULE_5:g2:a0:a_15\ to Net_440
Aliasing \PWMB1:PWMUDB:MODULE_5:g2:a0:a_14\ to Net_440
Aliasing \PWMB1:PWMUDB:MODULE_5:g2:a0:a_13\ to Net_440
Aliasing \PWMB1:PWMUDB:MODULE_5:g2:a0:a_12\ to Net_440
Aliasing \PWMB1:PWMUDB:MODULE_5:g2:a0:a_11\ to Net_440
Aliasing \PWMB1:PWMUDB:MODULE_5:g2:a0:a_10\ to Net_440
Aliasing \PWMB1:PWMUDB:MODULE_5:g2:a0:a_9\ to Net_440
Aliasing \PWMB1:PWMUDB:MODULE_5:g2:a0:a_8\ to Net_440
Aliasing \PWMB1:PWMUDB:MODULE_5:g2:a0:a_7\ to Net_440
Aliasing \PWMB1:PWMUDB:MODULE_5:g2:a0:a_6\ to Net_440
Aliasing \PWMB1:PWMUDB:MODULE_5:g2:a0:a_5\ to Net_440
Aliasing \PWMB1:PWMUDB:MODULE_5:g2:a0:a_4\ to Net_440
Aliasing \PWMB1:PWMUDB:MODULE_5:g2:a0:a_3\ to Net_440
Aliasing \PWMB1:PWMUDB:MODULE_5:g2:a0:a_2\ to Net_440
Aliasing \PWMB1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__stepF_net_0
Aliasing \PWMSB:PWMUDB:hwCapture\ to Net_440
Aliasing \PWMSB:PWMUDB:trig_out\ to tmpOE__stepF_net_0
Aliasing Net_898 to Net_440
Aliasing \PWMSB:PWMUDB:runmode_enable\\S\ to Net_440
Aliasing \PWMSB:PWMUDB:ltch_kill_reg\\R\ to \PWMSB:PWMUDB:runmode_enable\\R\
Aliasing \PWMSB:PWMUDB:ltch_kill_reg\\S\ to Net_440
Aliasing \PWMSB:PWMUDB:min_kill_reg\\R\ to \PWMSB:PWMUDB:runmode_enable\\R\
Aliasing \PWMSB:PWMUDB:min_kill_reg\\S\ to Net_440
Aliasing \PWMSB:PWMUDB:final_kill\ to tmpOE__stepF_net_0
Aliasing \PWMSB:PWMUDB:dith_count_1\\R\ to \PWMSB:PWMUDB:runmode_enable\\R\
Aliasing \PWMSB:PWMUDB:dith_count_1\\S\ to Net_440
Aliasing \PWMSB:PWMUDB:dith_count_0\\R\ to \PWMSB:PWMUDB:runmode_enable\\R\
Aliasing \PWMSB:PWMUDB:dith_count_0\\S\ to Net_440
Aliasing \PWMSB:PWMUDB:status_6\ to Net_440
Aliasing \PWMSB:PWMUDB:status_4\ to Net_440
Aliasing \PWMSB:PWMUDB:cmp2\ to Net_440
Aliasing \PWMSB:PWMUDB:cmp1_status_reg\\R\ to \PWMSB:PWMUDB:runmode_enable\\R\
Aliasing \PWMSB:PWMUDB:cmp1_status_reg\\S\ to Net_440
Aliasing \PWMSB:PWMUDB:cmp2_status_reg\\R\ to \PWMSB:PWMUDB:runmode_enable\\R\
Aliasing \PWMSB:PWMUDB:cmp2_status_reg\\S\ to Net_440
Aliasing \PWMSB:PWMUDB:final_kill_reg\\R\ to \PWMSB:PWMUDB:runmode_enable\\R\
Aliasing \PWMSB:PWMUDB:final_kill_reg\\S\ to Net_440
Aliasing \PWMSB:PWMUDB:cs_addr_0\ to \PWMSB:PWMUDB:runmode_enable\\R\
Aliasing \PWMSB:PWMUDB:pwm1_i\ to Net_440
Aliasing \PWMSB:PWMUDB:pwm2_i\ to Net_440
Aliasing \PWMSB:PWMUDB:MODULE_6:g2:a0:a_23\ to Net_440
Aliasing \PWMSB:PWMUDB:MODULE_6:g2:a0:a_22\ to Net_440
Aliasing \PWMSB:PWMUDB:MODULE_6:g2:a0:a_21\ to Net_440
Aliasing \PWMSB:PWMUDB:MODULE_6:g2:a0:a_20\ to Net_440
Aliasing \PWMSB:PWMUDB:MODULE_6:g2:a0:a_19\ to Net_440
Aliasing \PWMSB:PWMUDB:MODULE_6:g2:a0:a_18\ to Net_440
Aliasing \PWMSB:PWMUDB:MODULE_6:g2:a0:a_17\ to Net_440
Aliasing \PWMSB:PWMUDB:MODULE_6:g2:a0:a_16\ to Net_440
Aliasing \PWMSB:PWMUDB:MODULE_6:g2:a0:a_15\ to Net_440
Aliasing \PWMSB:PWMUDB:MODULE_6:g2:a0:a_14\ to Net_440
Aliasing \PWMSB:PWMUDB:MODULE_6:g2:a0:a_13\ to Net_440
Aliasing \PWMSB:PWMUDB:MODULE_6:g2:a0:a_12\ to Net_440
Aliasing \PWMSB:PWMUDB:MODULE_6:g2:a0:a_11\ to Net_440
Aliasing \PWMSB:PWMUDB:MODULE_6:g2:a0:a_10\ to Net_440
Aliasing \PWMSB:PWMUDB:MODULE_6:g2:a0:a_9\ to Net_440
Aliasing \PWMSB:PWMUDB:MODULE_6:g2:a0:a_8\ to Net_440
Aliasing \PWMSB:PWMUDB:MODULE_6:g2:a0:a_7\ to Net_440
Aliasing \PWMSB:PWMUDB:MODULE_6:g2:a0:a_6\ to Net_440
Aliasing \PWMSB:PWMUDB:MODULE_6:g2:a0:a_5\ to Net_440
Aliasing \PWMSB:PWMUDB:MODULE_6:g2:a0:a_4\ to Net_440
Aliasing \PWMSB:PWMUDB:MODULE_6:g2:a0:a_3\ to Net_440
Aliasing \PWMSB:PWMUDB:MODULE_6:g2:a0:a_2\ to Net_440
Aliasing \PWMSB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__stepF_net_0
Aliasing tmpOE__SpeedBackW_net_0 to tmpOE__stepF_net_0
Aliasing tmpOE__MicroF_net_0 to tmpOE__stepF_net_0
Aliasing tmpOE__MicroB_net_0 to tmpOE__stepF_net_0
Aliasing \step_1:Forward_d0_load\ to Net_440
Aliasing \step_1:Forward_d1_load\ to Net_440
Aliasing \step_1:Forward_f0_load\ to Net_440
Aliasing \step_1:Forward_f1_load\ to Net_440
Aliasing \step_1:Forward_route_si\ to Net_440
Aliasing \step_1:Forward_route_ci\ to Net_440
Aliasing \step_1:Forward_select_1\ to Net_440
Aliasing \step_1:Forward_select_2\ to Net_440
Aliasing \step_1:CtrlReg_Dir:rst\ to Net_440
Aliasing \step_1:CtrlReg_Run:clk\ to \step_1:CtrlReg_Dir:clk\
Aliasing \step_1:CtrlReg_Run:rst\ to Net_440
Aliasing \PWMF1:PWMUDB:min_kill_reg\\D\ to tmpOE__stepF_net_0
Aliasing \PWMF1:PWMUDB:prevCapture\\D\ to Net_440
Aliasing \PWMF1:PWMUDB:trig_last\\D\ to Net_440
Aliasing \PWMF1:PWMUDB:ltch_kill_reg\\D\ to tmpOE__stepF_net_0
Aliasing \PWMF1:PWMUDB:prevCompare1\\D\ to \PWMF1:PWMUDB:pwm_temp\
Aliasing \PWMF1:PWMUDB:tc_i_reg\\D\ to \PWMF1:PWMUDB:status_2\
Aliasing \PWMF2:PWMUDB:min_kill_reg\\D\ to tmpOE__stepF_net_0
Aliasing \PWMF2:PWMUDB:prevCapture\\D\ to Net_440
Aliasing \PWMF2:PWMUDB:trig_last\\D\ to Net_440
Aliasing \PWMF2:PWMUDB:ltch_kill_reg\\D\ to tmpOE__stepF_net_0
Aliasing \PWMF2:PWMUDB:prevCompare1\\D\ to \PWMF2:PWMUDB:pwm_temp\
Aliasing \PWMF2:PWMUDB:tc_i_reg\\D\ to \PWMF2:PWMUDB:status_2\
Aliasing \CounterF:CounterUDB:prevCapture\\D\ to Net_440
Aliasing \CounterF:CounterUDB:cmp_out_reg_i\\D\ to \CounterF:CounterUDB:prevCompare\\D\
Aliasing \PWMSF:PWMUDB:min_kill_reg\\D\ to tmpOE__stepF_net_0
Aliasing \PWMSF:PWMUDB:prevCapture\\D\ to Net_440
Aliasing \PWMSF:PWMUDB:trig_last\\D\ to Net_440
Aliasing \PWMSF:PWMUDB:ltch_kill_reg\\D\ to tmpOE__stepF_net_0
Aliasing \PWMSF:PWMUDB:prevCompare1\\D\ to \PWMSF:PWMUDB:pwm_temp\
Aliasing \PWMSF:PWMUDB:tc_i_reg\\D\ to \PWMSF:PWMUDB:status_2\
Aliasing \CounterB:CounterUDB:prevCapture\\D\ to Net_440
Aliasing \CounterB:CounterUDB:cmp_out_reg_i\\D\ to \CounterB:CounterUDB:prevCompare\\D\
Aliasing \PWMB2:PWMUDB:min_kill_reg\\D\ to tmpOE__stepF_net_0
Aliasing \PWMB2:PWMUDB:prevCapture\\D\ to Net_440
Aliasing \PWMB2:PWMUDB:trig_last\\D\ to Net_440
Aliasing \PWMB2:PWMUDB:ltch_kill_reg\\D\ to tmpOE__stepF_net_0
Aliasing \PWMB2:PWMUDB:prevCompare1\\D\ to \PWMB2:PWMUDB:pwm_temp\
Aliasing \PWMB2:PWMUDB:tc_i_reg\\D\ to \PWMB2:PWMUDB:status_2\
Aliasing \PWMB1:PWMUDB:min_kill_reg\\D\ to tmpOE__stepF_net_0
Aliasing \PWMB1:PWMUDB:prevCapture\\D\ to Net_440
Aliasing \PWMB1:PWMUDB:trig_last\\D\ to Net_440
Aliasing \PWMB1:PWMUDB:ltch_kill_reg\\D\ to tmpOE__stepF_net_0
Aliasing \PWMB1:PWMUDB:prevCompare1\\D\ to \PWMB1:PWMUDB:pwm_temp\
Aliasing \PWMB1:PWMUDB:tc_i_reg\\D\ to \PWMB1:PWMUDB:status_2\
Aliasing \PWMSB:PWMUDB:min_kill_reg\\D\ to tmpOE__stepF_net_0
Aliasing \PWMSB:PWMUDB:prevCapture\\D\ to Net_440
Aliasing \PWMSB:PWMUDB:trig_last\\D\ to Net_440
Aliasing \PWMSB:PWMUDB:ltch_kill_reg\\D\ to tmpOE__stepF_net_0
Aliasing \PWMSB:PWMUDB:prevCompare1\\D\ to \PWMSB:PWMUDB:pwm_temp\
Aliasing \PWMSB:PWMUDB:tc_i_reg\\D\ to \PWMSB:PWMUDB:status_2\
Removing Lhs of wire zero[9] = Net_440[0]
Removing Lhs of wire one[10] = tmpOE__stepF_net_0[4]
Removing Rhs of wire Net_1062[12] = \step_1:Step_out\[2288]
Removing Rhs of wire Net_798[13] = \PWMF2:Net_96\[502]
Removing Rhs of wire Net_798[13] = \PWMF2:PWMUDB:pwm_i_reg\[494]
Removing Lhs of wire tmpOE__Pin_1_net_1[17] = tmpOE__stepF_net_0[4]
Removing Lhs of wire tmpOE__Pin_1_net_0[18] = tmpOE__stepF_net_0[4]
Removing Lhs of wire \I2CS:Net_128\[26] = Net_440[0]
Removing Lhs of wire \I2CS:tmpOE__cy_bufoe_1_net_0\[33] = tmpOE__stepF_net_0[4]
Removing Lhs of wire \I2CS:Net_190\[34] = tmpOE__stepF_net_0[4]
Removing Lhs of wire \I2CS:tmpOE__cy_bufoe_2_net_0\[36] = tmpOE__stepF_net_0[4]
Removing Lhs of wire \I2CS:Net_145\[37] = tmpOE__stepF_net_0[4]
Removing Lhs of wire tmpOE__Dir_stepF_net_0[40] = tmpOE__stepF_net_0[4]
Removing Lhs of wire \PWMF1:PWMUDB:ctrl_enable\[58] = \PWMF1:PWMUDB:control_7\[50]
Removing Lhs of wire \PWMF1:PWMUDB:hwCapture\[68] = Net_440[0]
Removing Lhs of wire \PWMF1:PWMUDB:hwEnable\[69] = \PWMF1:PWMUDB:control_7\[50]
Removing Lhs of wire \PWMF1:PWMUDB:trig_out\[73] = tmpOE__stepF_net_0[4]
Removing Lhs of wire \PWMF1:PWMUDB:runmode_enable\\R\[75] = Net_440[0]
Removing Lhs of wire Net_663[76] = Net_440[0]
Removing Lhs of wire \PWMF1:PWMUDB:runmode_enable\\S\[77] = Net_440[0]
Removing Lhs of wire \PWMF1:PWMUDB:final_enable\[78] = \PWMF1:PWMUDB:runmode_enable\[74]
Removing Lhs of wire \PWMF1:PWMUDB:ltch_kill_reg\\R\[82] = Net_440[0]
Removing Lhs of wire \PWMF1:PWMUDB:ltch_kill_reg\\S\[83] = Net_440[0]
Removing Lhs of wire \PWMF1:PWMUDB:min_kill_reg\\R\[84] = Net_440[0]
Removing Lhs of wire \PWMF1:PWMUDB:min_kill_reg\\S\[85] = Net_440[0]
Removing Lhs of wire \PWMF1:PWMUDB:final_kill\[88] = tmpOE__stepF_net_0[4]
Removing Lhs of wire \PWMF1:PWMUDB:add_vi_vv_MODGEN_1_1\[92] = \PWMF1:PWMUDB:MODULE_1:g2:a0:s_1\[331]
Removing Lhs of wire \PWMF1:PWMUDB:add_vi_vv_MODGEN_1_0\[94] = \PWMF1:PWMUDB:MODULE_1:g2:a0:s_0\[332]
Removing Lhs of wire \PWMF1:PWMUDB:dith_count_1\\R\[95] = Net_440[0]
Removing Lhs of wire \PWMF1:PWMUDB:dith_count_1\\S\[96] = Net_440[0]
Removing Lhs of wire \PWMF1:PWMUDB:dith_count_0\\R\[97] = Net_440[0]
Removing Lhs of wire \PWMF1:PWMUDB:dith_count_0\\S\[98] = Net_440[0]
Removing Lhs of wire \PWMF1:PWMUDB:status_6\[101] = Net_440[0]
Removing Rhs of wire \PWMF1:PWMUDB:status_5\[102] = \PWMF1:PWMUDB:final_kill_reg\[116]
Removing Lhs of wire \PWMF1:PWMUDB:status_4\[103] = Net_440[0]
Removing Rhs of wire \PWMF1:PWMUDB:status_3\[104] = \PWMF1:PWMUDB:fifo_full\[123]
Removing Rhs of wire \PWMF1:PWMUDB:status_1\[106] = \PWMF1:PWMUDB:cmp2_status_reg\[115]
Removing Rhs of wire \PWMF1:PWMUDB:status_0\[107] = \PWMF1:PWMUDB:cmp1_status_reg\[114]
Removing Lhs of wire \PWMF1:PWMUDB:cmp2_status\[112] = Net_440[0]
Removing Lhs of wire \PWMF1:PWMUDB:cmp2\[113] = Net_440[0]
Removing Lhs of wire \PWMF1:PWMUDB:cmp1_status_reg\\R\[117] = Net_440[0]
Removing Lhs of wire \PWMF1:PWMUDB:cmp1_status_reg\\S\[118] = Net_440[0]
Removing Lhs of wire \PWMF1:PWMUDB:cmp2_status_reg\\R\[119] = Net_440[0]
Removing Lhs of wire \PWMF1:PWMUDB:cmp2_status_reg\\S\[120] = Net_440[0]
Removing Lhs of wire \PWMF1:PWMUDB:final_kill_reg\\R\[121] = Net_440[0]
Removing Lhs of wire \PWMF1:PWMUDB:final_kill_reg\\S\[122] = Net_440[0]
Removing Lhs of wire \PWMF1:PWMUDB:cs_addr_2\[124] = \PWMF1:PWMUDB:tc_i\[80]
Removing Lhs of wire \PWMF1:PWMUDB:cs_addr_1\[125] = \PWMF1:PWMUDB:runmode_enable\[74]
Removing Lhs of wire \PWMF1:PWMUDB:cs_addr_0\[126] = Net_440[0]
Removing Lhs of wire \PWMF1:PWMUDB:compare1\[159] = \PWMF1:PWMUDB:cmp1_less\[130]
Removing Lhs of wire \PWMF1:PWMUDB:pwm1_i\[164] = Net_440[0]
Removing Lhs of wire \PWMF1:PWMUDB:pwm2_i\[166] = Net_440[0]
Removing Lhs of wire \PWMF1:PWMUDB:pwm_temp\[172] = \PWMF1:PWMUDB:cmp1\[110]
Removing Lhs of wire \PWMF1:PWMUDB:MODULE_1:g2:a0:a_23\[213] = Net_440[0]
Removing Lhs of wire \PWMF1:PWMUDB:MODULE_1:g2:a0:a_22\[214] = Net_440[0]
Removing Lhs of wire \PWMF1:PWMUDB:MODULE_1:g2:a0:a_21\[215] = Net_440[0]
Removing Lhs of wire \PWMF1:PWMUDB:MODULE_1:g2:a0:a_20\[216] = Net_440[0]
Removing Lhs of wire \PWMF1:PWMUDB:MODULE_1:g2:a0:a_19\[217] = Net_440[0]
Removing Lhs of wire \PWMF1:PWMUDB:MODULE_1:g2:a0:a_18\[218] = Net_440[0]
Removing Lhs of wire \PWMF1:PWMUDB:MODULE_1:g2:a0:a_17\[219] = Net_440[0]
Removing Lhs of wire \PWMF1:PWMUDB:MODULE_1:g2:a0:a_16\[220] = Net_440[0]
Removing Lhs of wire \PWMF1:PWMUDB:MODULE_1:g2:a0:a_15\[221] = Net_440[0]
Removing Lhs of wire \PWMF1:PWMUDB:MODULE_1:g2:a0:a_14\[222] = Net_440[0]
Removing Lhs of wire \PWMF1:PWMUDB:MODULE_1:g2:a0:a_13\[223] = Net_440[0]
Removing Lhs of wire \PWMF1:PWMUDB:MODULE_1:g2:a0:a_12\[224] = Net_440[0]
Removing Lhs of wire \PWMF1:PWMUDB:MODULE_1:g2:a0:a_11\[225] = Net_440[0]
Removing Lhs of wire \PWMF1:PWMUDB:MODULE_1:g2:a0:a_10\[226] = Net_440[0]
Removing Lhs of wire \PWMF1:PWMUDB:MODULE_1:g2:a0:a_9\[227] = Net_440[0]
Removing Lhs of wire \PWMF1:PWMUDB:MODULE_1:g2:a0:a_8\[228] = Net_440[0]
Removing Lhs of wire \PWMF1:PWMUDB:MODULE_1:g2:a0:a_7\[229] = Net_440[0]
Removing Lhs of wire \PWMF1:PWMUDB:MODULE_1:g2:a0:a_6\[230] = Net_440[0]
Removing Lhs of wire \PWMF1:PWMUDB:MODULE_1:g2:a0:a_5\[231] = Net_440[0]
Removing Lhs of wire \PWMF1:PWMUDB:MODULE_1:g2:a0:a_4\[232] = Net_440[0]
Removing Lhs of wire \PWMF1:PWMUDB:MODULE_1:g2:a0:a_3\[233] = Net_440[0]
Removing Lhs of wire \PWMF1:PWMUDB:MODULE_1:g2:a0:a_2\[234] = Net_440[0]
Removing Lhs of wire \PWMF1:PWMUDB:MODULE_1:g2:a0:a_1\[235] = \PWMF1:PWMUDB:MODIN1_1\[236]
Removing Lhs of wire \PWMF1:PWMUDB:MODIN1_1\[236] = \PWMF1:PWMUDB:dith_count_1\[91]
Removing Lhs of wire \PWMF1:PWMUDB:MODULE_1:g2:a0:a_0\[237] = \PWMF1:PWMUDB:MODIN1_0\[238]
Removing Lhs of wire \PWMF1:PWMUDB:MODIN1_0\[238] = \PWMF1:PWMUDB:dith_count_0\[93]
Removing Lhs of wire \PWMF1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[370] = tmpOE__stepF_net_0[4]
Removing Lhs of wire \PWMF1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[371] = tmpOE__stepF_net_0[4]
Removing Lhs of wire \PWMF2:PWMUDB:ctrl_enable\[391] = \PWMF2:PWMUDB:control_7\[383]
Removing Lhs of wire \PWMF2:PWMUDB:hwCapture\[401] = Net_440[0]
Removing Lhs of wire \PWMF2:PWMUDB:hwEnable\[402] = \PWMF2:PWMUDB:control_7\[383]
Removing Lhs of wire \PWMF2:PWMUDB:trig_out\[406] = tmpOE__stepF_net_0[4]
Removing Lhs of wire \PWMF2:PWMUDB:runmode_enable\\R\[408] = Net_440[0]
Removing Lhs of wire Net_544[409] = Net_440[0]
Removing Lhs of wire \PWMF2:PWMUDB:runmode_enable\\S\[410] = Net_440[0]
Removing Lhs of wire \PWMF2:PWMUDB:final_enable\[411] = \PWMF2:PWMUDB:runmode_enable\[407]
Removing Lhs of wire \PWMF2:PWMUDB:ltch_kill_reg\\R\[415] = Net_440[0]
Removing Lhs of wire \PWMF2:PWMUDB:ltch_kill_reg\\S\[416] = Net_440[0]
Removing Lhs of wire \PWMF2:PWMUDB:min_kill_reg\\R\[417] = Net_440[0]
Removing Lhs of wire \PWMF2:PWMUDB:min_kill_reg\\S\[418] = Net_440[0]
Removing Lhs of wire \PWMF2:PWMUDB:final_kill\[421] = tmpOE__stepF_net_0[4]
Removing Lhs of wire \PWMF2:PWMUDB:add_vi_vv_MODGEN_2_1\[425] = \PWMF2:PWMUDB:MODULE_2:g2:a0:s_1\[664]
Removing Lhs of wire \PWMF2:PWMUDB:add_vi_vv_MODGEN_2_0\[427] = \PWMF2:PWMUDB:MODULE_2:g2:a0:s_0\[665]
Removing Lhs of wire \PWMF2:PWMUDB:dith_count_1\\R\[428] = Net_440[0]
Removing Lhs of wire \PWMF2:PWMUDB:dith_count_1\\S\[429] = Net_440[0]
Removing Lhs of wire \PWMF2:PWMUDB:dith_count_0\\R\[430] = Net_440[0]
Removing Lhs of wire \PWMF2:PWMUDB:dith_count_0\\S\[431] = Net_440[0]
Removing Lhs of wire \PWMF2:PWMUDB:status_6\[434] = Net_440[0]
Removing Rhs of wire \PWMF2:PWMUDB:status_5\[435] = \PWMF2:PWMUDB:final_kill_reg\[449]
Removing Lhs of wire \PWMF2:PWMUDB:status_4\[436] = Net_440[0]
Removing Rhs of wire \PWMF2:PWMUDB:status_3\[437] = \PWMF2:PWMUDB:fifo_full\[456]
Removing Rhs of wire \PWMF2:PWMUDB:status_1\[439] = \PWMF2:PWMUDB:cmp2_status_reg\[448]
Removing Rhs of wire \PWMF2:PWMUDB:status_0\[440] = \PWMF2:PWMUDB:cmp1_status_reg\[447]
Removing Lhs of wire \PWMF2:PWMUDB:cmp2_status\[445] = Net_440[0]
Removing Lhs of wire \PWMF2:PWMUDB:cmp2\[446] = Net_440[0]
Removing Lhs of wire \PWMF2:PWMUDB:cmp1_status_reg\\R\[450] = Net_440[0]
Removing Lhs of wire \PWMF2:PWMUDB:cmp1_status_reg\\S\[451] = Net_440[0]
Removing Lhs of wire \PWMF2:PWMUDB:cmp2_status_reg\\R\[452] = Net_440[0]
Removing Lhs of wire \PWMF2:PWMUDB:cmp2_status_reg\\S\[453] = Net_440[0]
Removing Lhs of wire \PWMF2:PWMUDB:final_kill_reg\\R\[454] = Net_440[0]
Removing Lhs of wire \PWMF2:PWMUDB:final_kill_reg\\S\[455] = Net_440[0]
Removing Lhs of wire \PWMF2:PWMUDB:cs_addr_2\[457] = \PWMF2:PWMUDB:tc_i\[413]
Removing Lhs of wire \PWMF2:PWMUDB:cs_addr_1\[458] = \PWMF2:PWMUDB:runmode_enable\[407]
Removing Lhs of wire \PWMF2:PWMUDB:cs_addr_0\[459] = Net_440[0]
Removing Lhs of wire \PWMF2:PWMUDB:compare1\[492] = \PWMF2:PWMUDB:cmp1_less\[463]
Removing Lhs of wire \PWMF2:PWMUDB:pwm1_i\[497] = Net_440[0]
Removing Lhs of wire \PWMF2:PWMUDB:pwm2_i\[499] = Net_440[0]
Removing Lhs of wire \PWMF2:PWMUDB:pwm_temp\[505] = \PWMF2:PWMUDB:cmp1\[443]
Removing Lhs of wire \PWMF2:PWMUDB:MODULE_2:g2:a0:a_23\[546] = Net_440[0]
Removing Lhs of wire \PWMF2:PWMUDB:MODULE_2:g2:a0:a_22\[547] = Net_440[0]
Removing Lhs of wire \PWMF2:PWMUDB:MODULE_2:g2:a0:a_21\[548] = Net_440[0]
Removing Lhs of wire \PWMF2:PWMUDB:MODULE_2:g2:a0:a_20\[549] = Net_440[0]
Removing Lhs of wire \PWMF2:PWMUDB:MODULE_2:g2:a0:a_19\[550] = Net_440[0]
Removing Lhs of wire \PWMF2:PWMUDB:MODULE_2:g2:a0:a_18\[551] = Net_440[0]
Removing Lhs of wire \PWMF2:PWMUDB:MODULE_2:g2:a0:a_17\[552] = Net_440[0]
Removing Lhs of wire \PWMF2:PWMUDB:MODULE_2:g2:a0:a_16\[553] = Net_440[0]
Removing Lhs of wire \PWMF2:PWMUDB:MODULE_2:g2:a0:a_15\[554] = Net_440[0]
Removing Lhs of wire \PWMF2:PWMUDB:MODULE_2:g2:a0:a_14\[555] = Net_440[0]
Removing Lhs of wire \PWMF2:PWMUDB:MODULE_2:g2:a0:a_13\[556] = Net_440[0]
Removing Lhs of wire \PWMF2:PWMUDB:MODULE_2:g2:a0:a_12\[557] = Net_440[0]
Removing Lhs of wire \PWMF2:PWMUDB:MODULE_2:g2:a0:a_11\[558] = Net_440[0]
Removing Lhs of wire \PWMF2:PWMUDB:MODULE_2:g2:a0:a_10\[559] = Net_440[0]
Removing Lhs of wire \PWMF2:PWMUDB:MODULE_2:g2:a0:a_9\[560] = Net_440[0]
Removing Lhs of wire \PWMF2:PWMUDB:MODULE_2:g2:a0:a_8\[561] = Net_440[0]
Removing Lhs of wire \PWMF2:PWMUDB:MODULE_2:g2:a0:a_7\[562] = Net_440[0]
Removing Lhs of wire \PWMF2:PWMUDB:MODULE_2:g2:a0:a_6\[563] = Net_440[0]
Removing Lhs of wire \PWMF2:PWMUDB:MODULE_2:g2:a0:a_5\[564] = Net_440[0]
Removing Lhs of wire \PWMF2:PWMUDB:MODULE_2:g2:a0:a_4\[565] = Net_440[0]
Removing Lhs of wire \PWMF2:PWMUDB:MODULE_2:g2:a0:a_3\[566] = Net_440[0]
Removing Lhs of wire \PWMF2:PWMUDB:MODULE_2:g2:a0:a_2\[567] = Net_440[0]
Removing Lhs of wire \PWMF2:PWMUDB:MODULE_2:g2:a0:a_1\[568] = \PWMF2:PWMUDB:MODIN2_1\[569]
Removing Lhs of wire \PWMF2:PWMUDB:MODIN2_1\[569] = \PWMF2:PWMUDB:dith_count_1\[424]
Removing Lhs of wire \PWMF2:PWMUDB:MODULE_2:g2:a0:a_0\[570] = \PWMF2:PWMUDB:MODIN2_0\[571]
Removing Lhs of wire \PWMF2:PWMUDB:MODIN2_0\[571] = \PWMF2:PWMUDB:dith_count_0\[426]
Removing Lhs of wire \PWMF2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[703] = tmpOE__stepF_net_0[4]
Removing Lhs of wire \PWMF2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[704] = tmpOE__stepF_net_0[4]
Removing Lhs of wire \CounterF:CounterUDB:ctrl_capmode_1\[724] = Net_440[0]
Removing Lhs of wire \CounterF:CounterUDB:ctrl_capmode_0\[725] = Net_440[0]
Removing Lhs of wire \CounterF:CounterUDB:ctrl_enable\[737] = \CounterF:CounterUDB:control_7\[729]
Removing Lhs of wire \CounterF:CounterUDB:capt_rising\[739] = Net_440[0]
Removing Lhs of wire \CounterF:CounterUDB:capt_falling\[740] = \CounterF:CounterUDB:prevCapture\[738]
Removing Lhs of wire \CounterF:CounterUDB:reload\[743] = Net_440[0]
Removing Lhs of wire \CounterF:CounterUDB:final_enable\[744] = \CounterF:CounterUDB:control_7\[729]
Removing Lhs of wire \CounterF:CounterUDB:counter_enable\[745] = \CounterF:CounterUDB:control_7\[729]
Removing Rhs of wire \CounterF:CounterUDB:status_0\[746] = \CounterF:CounterUDB:cmp_out_status\[747]
Removing Rhs of wire \CounterF:CounterUDB:status_1\[748] = \CounterF:CounterUDB:per_zero\[749]
Removing Rhs of wire \CounterF:CounterUDB:status_2\[750] = \CounterF:CounterUDB:overflow_status\[751]
Removing Rhs of wire \CounterF:CounterUDB:status_3\[752] = \CounterF:CounterUDB:underflow_status\[753]
Removing Lhs of wire \CounterF:CounterUDB:status_4\[754] = \CounterF:CounterUDB:hwCapture\[742]
Removing Rhs of wire \CounterF:CounterUDB:status_5\[755] = \CounterF:CounterUDB:fifo_full\[756]
Removing Rhs of wire \CounterF:CounterUDB:status_6\[757] = \CounterF:CounterUDB:fifo_nempty\[758]
Removing Rhs of wire \CounterF:CounterUDB:overflow\[760] = \CounterF:CounterUDB:per_FF\[761]
Removing Lhs of wire \CounterF:CounterUDB:underflow\[762] = \CounterF:CounterUDB:status_1\[748]
Removing Rhs of wire \CounterF:CounterUDB:cmp_out_i\[767] = \CounterF:CounterUDB:cmp_equal\[768]
Removing Lhs of wire \CounterF:CounterUDB:dp_dir\[777] = \CounterF:CounterUDB:upcnt_det\[774]
Removing Lhs of wire \CounterF:CounterUDB:cs_addr_2\[779] = \CounterF:CounterUDB:upcnt_det\[774]
Removing Lhs of wire \CounterF:CounterUDB:cs_addr_1\[780] = \CounterF:CounterUDB:count_enable\[776]
Removing Lhs of wire \CounterF:CounterUDB:cs_addr_0\[781] = Net_440[0]
Removing Lhs of wire \PWMSF:PWMUDB:ctrl_enable\[824] = \PWMSF:PWMUDB:control_7\[816]
Removing Lhs of wire \PWMSF:PWMUDB:hwCapture\[834] = Net_440[0]
Removing Lhs of wire \PWMSF:PWMUDB:hwEnable\[835] = \PWMSF:PWMUDB:control_7\[816]
Removing Lhs of wire \PWMSF:PWMUDB:trig_out\[839] = tmpOE__stepF_net_0[4]
Removing Lhs of wire \PWMSF:PWMUDB:runmode_enable\\R\[841] = Net_440[0]
Removing Lhs of wire Net_817[842] = Net_440[0]
Removing Lhs of wire \PWMSF:PWMUDB:runmode_enable\\S\[843] = Net_440[0]
Removing Lhs of wire \PWMSF:PWMUDB:final_enable\[844] = \PWMSF:PWMUDB:runmode_enable\[840]
Removing Lhs of wire \PWMSF:PWMUDB:ltch_kill_reg\\R\[848] = Net_440[0]
Removing Lhs of wire \PWMSF:PWMUDB:ltch_kill_reg\\S\[849] = Net_440[0]
Removing Lhs of wire \PWMSF:PWMUDB:min_kill_reg\\R\[850] = Net_440[0]
Removing Lhs of wire \PWMSF:PWMUDB:min_kill_reg\\S\[851] = Net_440[0]
Removing Lhs of wire \PWMSF:PWMUDB:final_kill\[854] = tmpOE__stepF_net_0[4]
Removing Lhs of wire \PWMSF:PWMUDB:add_vi_vv_MODGEN_3_1\[858] = \PWMSF:PWMUDB:MODULE_3:g2:a0:s_1\[1097]
Removing Lhs of wire \PWMSF:PWMUDB:add_vi_vv_MODGEN_3_0\[860] = \PWMSF:PWMUDB:MODULE_3:g2:a0:s_0\[1098]
Removing Lhs of wire \PWMSF:PWMUDB:dith_count_1\\R\[861] = Net_440[0]
Removing Lhs of wire \PWMSF:PWMUDB:dith_count_1\\S\[862] = Net_440[0]
Removing Lhs of wire \PWMSF:PWMUDB:dith_count_0\\R\[863] = Net_440[0]
Removing Lhs of wire \PWMSF:PWMUDB:dith_count_0\\S\[864] = Net_440[0]
Removing Lhs of wire \PWMSF:PWMUDB:status_6\[867] = Net_440[0]
Removing Rhs of wire \PWMSF:PWMUDB:status_5\[868] = \PWMSF:PWMUDB:final_kill_reg\[882]
Removing Lhs of wire \PWMSF:PWMUDB:status_4\[869] = Net_440[0]
Removing Rhs of wire \PWMSF:PWMUDB:status_3\[870] = \PWMSF:PWMUDB:fifo_full\[889]
Removing Rhs of wire \PWMSF:PWMUDB:status_1\[872] = \PWMSF:PWMUDB:cmp2_status_reg\[881]
Removing Rhs of wire \PWMSF:PWMUDB:status_0\[873] = \PWMSF:PWMUDB:cmp1_status_reg\[880]
Removing Lhs of wire \PWMSF:PWMUDB:cmp2_status\[878] = Net_440[0]
Removing Lhs of wire \PWMSF:PWMUDB:cmp2\[879] = Net_440[0]
Removing Lhs of wire \PWMSF:PWMUDB:cmp1_status_reg\\R\[883] = Net_440[0]
Removing Lhs of wire \PWMSF:PWMUDB:cmp1_status_reg\\S\[884] = Net_440[0]
Removing Lhs of wire \PWMSF:PWMUDB:cmp2_status_reg\\R\[885] = Net_440[0]
Removing Lhs of wire \PWMSF:PWMUDB:cmp2_status_reg\\S\[886] = Net_440[0]
Removing Lhs of wire \PWMSF:PWMUDB:final_kill_reg\\R\[887] = Net_440[0]
Removing Lhs of wire \PWMSF:PWMUDB:final_kill_reg\\S\[888] = Net_440[0]
Removing Lhs of wire \PWMSF:PWMUDB:cs_addr_2\[890] = \PWMSF:PWMUDB:tc_i\[846]
Removing Lhs of wire \PWMSF:PWMUDB:cs_addr_1\[891] = \PWMSF:PWMUDB:runmode_enable\[840]
Removing Lhs of wire \PWMSF:PWMUDB:cs_addr_0\[892] = Net_440[0]
Removing Lhs of wire \PWMSF:PWMUDB:compare1\[925] = \PWMSF:PWMUDB:cmp1_less\[896]
Removing Lhs of wire \PWMSF:PWMUDB:pwm1_i\[930] = Net_440[0]
Removing Lhs of wire \PWMSF:PWMUDB:pwm2_i\[932] = Net_440[0]
Removing Rhs of wire \PWMSF:Net_96\[935] = \PWMSF:PWMUDB:pwm_i_reg\[927]
Removing Lhs of wire \PWMSF:PWMUDB:pwm_temp\[938] = \PWMSF:PWMUDB:cmp1\[876]
Removing Lhs of wire \PWMSF:PWMUDB:MODULE_3:g2:a0:a_23\[979] = Net_440[0]
Removing Lhs of wire \PWMSF:PWMUDB:MODULE_3:g2:a0:a_22\[980] = Net_440[0]
Removing Lhs of wire \PWMSF:PWMUDB:MODULE_3:g2:a0:a_21\[981] = Net_440[0]
Removing Lhs of wire \PWMSF:PWMUDB:MODULE_3:g2:a0:a_20\[982] = Net_440[0]
Removing Lhs of wire \PWMSF:PWMUDB:MODULE_3:g2:a0:a_19\[983] = Net_440[0]
Removing Lhs of wire \PWMSF:PWMUDB:MODULE_3:g2:a0:a_18\[984] = Net_440[0]
Removing Lhs of wire \PWMSF:PWMUDB:MODULE_3:g2:a0:a_17\[985] = Net_440[0]
Removing Lhs of wire \PWMSF:PWMUDB:MODULE_3:g2:a0:a_16\[986] = Net_440[0]
Removing Lhs of wire \PWMSF:PWMUDB:MODULE_3:g2:a0:a_15\[987] = Net_440[0]
Removing Lhs of wire \PWMSF:PWMUDB:MODULE_3:g2:a0:a_14\[988] = Net_440[0]
Removing Lhs of wire \PWMSF:PWMUDB:MODULE_3:g2:a0:a_13\[989] = Net_440[0]
Removing Lhs of wire \PWMSF:PWMUDB:MODULE_3:g2:a0:a_12\[990] = Net_440[0]
Removing Lhs of wire \PWMSF:PWMUDB:MODULE_3:g2:a0:a_11\[991] = Net_440[0]
Removing Lhs of wire \PWMSF:PWMUDB:MODULE_3:g2:a0:a_10\[992] = Net_440[0]
Removing Lhs of wire \PWMSF:PWMUDB:MODULE_3:g2:a0:a_9\[993] = Net_440[0]
Removing Lhs of wire \PWMSF:PWMUDB:MODULE_3:g2:a0:a_8\[994] = Net_440[0]
Removing Lhs of wire \PWMSF:PWMUDB:MODULE_3:g2:a0:a_7\[995] = Net_440[0]
Removing Lhs of wire \PWMSF:PWMUDB:MODULE_3:g2:a0:a_6\[996] = Net_440[0]
Removing Lhs of wire \PWMSF:PWMUDB:MODULE_3:g2:a0:a_5\[997] = Net_440[0]
Removing Lhs of wire \PWMSF:PWMUDB:MODULE_3:g2:a0:a_4\[998] = Net_440[0]
Removing Lhs of wire \PWMSF:PWMUDB:MODULE_3:g2:a0:a_3\[999] = Net_440[0]
Removing Lhs of wire \PWMSF:PWMUDB:MODULE_3:g2:a0:a_2\[1000] = Net_440[0]
Removing Lhs of wire \PWMSF:PWMUDB:MODULE_3:g2:a0:a_1\[1001] = \PWMSF:PWMUDB:MODIN3_1\[1002]
Removing Lhs of wire \PWMSF:PWMUDB:MODIN3_1\[1002] = \PWMSF:PWMUDB:dith_count_1\[857]
Removing Lhs of wire \PWMSF:PWMUDB:MODULE_3:g2:a0:a_0\[1003] = \PWMSF:PWMUDB:MODIN3_0\[1004]
Removing Lhs of wire \PWMSF:PWMUDB:MODIN3_0\[1004] = \PWMSF:PWMUDB:dith_count_0\[859]
Removing Lhs of wire \PWMSF:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\[1136] = tmpOE__stepF_net_0[4]
Removing Lhs of wire \PWMSF:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\[1137] = tmpOE__stepF_net_0[4]
Removing Rhs of wire Net_828[1138] = \PWMSF:Net_96\[935]
Removing Lhs of wire tmpOE__SpeedForW_net_0[1146] = tmpOE__stepF_net_0[4]
Removing Lhs of wire tmpOE__stepB_net_0[1154] = tmpOE__stepF_net_0[4]
Removing Lhs of wire tmpOE__Dir_stepB_net_0[1163] = tmpOE__stepF_net_0[4]
Removing Lhs of wire \CounterB:CounterUDB:ctrl_capmode_1\[1182] = Net_440[0]
Removing Lhs of wire \CounterB:CounterUDB:ctrl_capmode_0\[1183] = Net_440[0]
Removing Lhs of wire \CounterB:CounterUDB:ctrl_enable\[1195] = \CounterB:CounterUDB:control_7\[1187]
Removing Lhs of wire \CounterB:CounterUDB:capt_rising\[1197] = Net_440[0]
Removing Lhs of wire \CounterB:CounterUDB:capt_falling\[1198] = \CounterB:CounterUDB:prevCapture\[1196]
Removing Lhs of wire \CounterB:CounterUDB:reload\[1201] = Net_440[0]
Removing Lhs of wire \CounterB:CounterUDB:final_enable\[1202] = \CounterB:CounterUDB:control_7\[1187]
Removing Lhs of wire \CounterB:CounterUDB:counter_enable\[1203] = \CounterB:CounterUDB:control_7\[1187]
Removing Rhs of wire \CounterB:CounterUDB:status_0\[1204] = \CounterB:CounterUDB:cmp_out_status\[1205]
Removing Rhs of wire \CounterB:CounterUDB:status_1\[1206] = \CounterB:CounterUDB:per_zero\[1207]
Removing Rhs of wire \CounterB:CounterUDB:status_2\[1208] = \CounterB:CounterUDB:overflow_status\[1209]
Removing Rhs of wire \CounterB:CounterUDB:status_3\[1210] = \CounterB:CounterUDB:underflow_status\[1211]
Removing Lhs of wire \CounterB:CounterUDB:status_4\[1212] = \CounterB:CounterUDB:hwCapture\[1200]
Removing Rhs of wire \CounterB:CounterUDB:status_5\[1213] = \CounterB:CounterUDB:fifo_full\[1214]
Removing Rhs of wire \CounterB:CounterUDB:status_6\[1215] = \CounterB:CounterUDB:fifo_nempty\[1216]
Removing Lhs of wire Net_840[1218] = Net_440[0]
Removing Rhs of wire \CounterB:CounterUDB:overflow\[1219] = \CounterB:CounterUDB:per_FF\[1220]
Removing Lhs of wire \CounterB:CounterUDB:underflow\[1221] = \CounterB:CounterUDB:status_1\[1206]
Removing Rhs of wire \CounterB:CounterUDB:cmp_out_i\[1226] = \CounterB:CounterUDB:cmp_equal\[1227]
Removing Rhs of wire Net_846[1232] = \PWMB1:Net_96\[1727]
Removing Rhs of wire Net_846[1232] = \PWMB1:PWMUDB:pwm_i_reg\[1719]
Removing Rhs of wire Net_847[1234] = \PWMB2:Net_96\[1395]
Removing Rhs of wire Net_847[1234] = \PWMB2:PWMUDB:pwm_i_reg\[1387]
Removing Lhs of wire \CounterB:CounterUDB:dp_dir\[1238] = \CounterB:CounterUDB:upcnt_det\[1235]
Removing Lhs of wire \CounterB:CounterUDB:cs_addr_2\[1240] = \CounterB:CounterUDB:upcnt_det\[1235]
Removing Lhs of wire \CounterB:CounterUDB:cs_addr_1\[1241] = \CounterB:CounterUDB:count_enable\[1237]
Removing Lhs of wire \CounterB:CounterUDB:cs_addr_0\[1242] = Net_440[0]
Removing Lhs of wire \PWMB2:PWMUDB:ctrl_enable\[1284] = \PWMB2:PWMUDB:control_7\[1276]
Removing Lhs of wire \PWMB2:PWMUDB:hwCapture\[1294] = Net_440[0]
Removing Lhs of wire \PWMB2:PWMUDB:hwEnable\[1295] = \PWMB2:PWMUDB:control_7\[1276]
Removing Lhs of wire \PWMB2:PWMUDB:trig_out\[1299] = tmpOE__stepF_net_0[4]
Removing Lhs of wire \PWMB2:PWMUDB:runmode_enable\\R\[1301] = Net_440[0]
Removing Lhs of wire Net_850[1302] = Net_440[0]
Removing Lhs of wire \PWMB2:PWMUDB:runmode_enable\\S\[1303] = Net_440[0]
Removing Lhs of wire \PWMB2:PWMUDB:final_enable\[1304] = \PWMB2:PWMUDB:runmode_enable\[1300]
Removing Lhs of wire \PWMB2:PWMUDB:ltch_kill_reg\\R\[1308] = Net_440[0]
Removing Lhs of wire \PWMB2:PWMUDB:ltch_kill_reg\\S\[1309] = Net_440[0]
Removing Lhs of wire \PWMB2:PWMUDB:min_kill_reg\\R\[1310] = Net_440[0]
Removing Lhs of wire \PWMB2:PWMUDB:min_kill_reg\\S\[1311] = Net_440[0]
Removing Lhs of wire \PWMB2:PWMUDB:final_kill\[1314] = tmpOE__stepF_net_0[4]
Removing Lhs of wire \PWMB2:PWMUDB:add_vi_vv_MODGEN_4_1\[1318] = \PWMB2:PWMUDB:MODULE_4:g2:a0:s_1\[1557]
Removing Lhs of wire \PWMB2:PWMUDB:add_vi_vv_MODGEN_4_0\[1320] = \PWMB2:PWMUDB:MODULE_4:g2:a0:s_0\[1558]
Removing Lhs of wire \PWMB2:PWMUDB:dith_count_1\\R\[1321] = Net_440[0]
Removing Lhs of wire \PWMB2:PWMUDB:dith_count_1\\S\[1322] = Net_440[0]
Removing Lhs of wire \PWMB2:PWMUDB:dith_count_0\\R\[1323] = Net_440[0]
Removing Lhs of wire \PWMB2:PWMUDB:dith_count_0\\S\[1324] = Net_440[0]
Removing Lhs of wire \PWMB2:PWMUDB:status_6\[1327] = Net_440[0]
Removing Rhs of wire \PWMB2:PWMUDB:status_5\[1328] = \PWMB2:PWMUDB:final_kill_reg\[1342]
Removing Lhs of wire \PWMB2:PWMUDB:status_4\[1329] = Net_440[0]
Removing Rhs of wire \PWMB2:PWMUDB:status_3\[1330] = \PWMB2:PWMUDB:fifo_full\[1349]
Removing Rhs of wire \PWMB2:PWMUDB:status_1\[1332] = \PWMB2:PWMUDB:cmp2_status_reg\[1341]
Removing Rhs of wire \PWMB2:PWMUDB:status_0\[1333] = \PWMB2:PWMUDB:cmp1_status_reg\[1340]
Removing Lhs of wire \PWMB2:PWMUDB:cmp2_status\[1338] = Net_440[0]
Removing Lhs of wire \PWMB2:PWMUDB:cmp2\[1339] = Net_440[0]
Removing Lhs of wire \PWMB2:PWMUDB:cmp1_status_reg\\R\[1343] = Net_440[0]
Removing Lhs of wire \PWMB2:PWMUDB:cmp1_status_reg\\S\[1344] = Net_440[0]
Removing Lhs of wire \PWMB2:PWMUDB:cmp2_status_reg\\R\[1345] = Net_440[0]
Removing Lhs of wire \PWMB2:PWMUDB:cmp2_status_reg\\S\[1346] = Net_440[0]
Removing Lhs of wire \PWMB2:PWMUDB:final_kill_reg\\R\[1347] = Net_440[0]
Removing Lhs of wire \PWMB2:PWMUDB:final_kill_reg\\S\[1348] = Net_440[0]
Removing Lhs of wire \PWMB2:PWMUDB:cs_addr_2\[1350] = \PWMB2:PWMUDB:tc_i\[1306]
Removing Lhs of wire \PWMB2:PWMUDB:cs_addr_1\[1351] = \PWMB2:PWMUDB:runmode_enable\[1300]
Removing Lhs of wire \PWMB2:PWMUDB:cs_addr_0\[1352] = Net_440[0]
Removing Lhs of wire \PWMB2:PWMUDB:compare1\[1385] = \PWMB2:PWMUDB:cmp1_less\[1356]
Removing Lhs of wire \PWMB2:PWMUDB:pwm1_i\[1390] = Net_440[0]
Removing Lhs of wire \PWMB2:PWMUDB:pwm2_i\[1392] = Net_440[0]
Removing Lhs of wire \PWMB2:PWMUDB:pwm_temp\[1398] = \PWMB2:PWMUDB:cmp1\[1336]
Removing Lhs of wire \PWMB2:PWMUDB:MODULE_4:g2:a0:a_23\[1439] = Net_440[0]
Removing Lhs of wire \PWMB2:PWMUDB:MODULE_4:g2:a0:a_22\[1440] = Net_440[0]
Removing Lhs of wire \PWMB2:PWMUDB:MODULE_4:g2:a0:a_21\[1441] = Net_440[0]
Removing Lhs of wire \PWMB2:PWMUDB:MODULE_4:g2:a0:a_20\[1442] = Net_440[0]
Removing Lhs of wire \PWMB2:PWMUDB:MODULE_4:g2:a0:a_19\[1443] = Net_440[0]
Removing Lhs of wire \PWMB2:PWMUDB:MODULE_4:g2:a0:a_18\[1444] = Net_440[0]
Removing Lhs of wire \PWMB2:PWMUDB:MODULE_4:g2:a0:a_17\[1445] = Net_440[0]
Removing Lhs of wire \PWMB2:PWMUDB:MODULE_4:g2:a0:a_16\[1446] = Net_440[0]
Removing Lhs of wire \PWMB2:PWMUDB:MODULE_4:g2:a0:a_15\[1447] = Net_440[0]
Removing Lhs of wire \PWMB2:PWMUDB:MODULE_4:g2:a0:a_14\[1448] = Net_440[0]
Removing Lhs of wire \PWMB2:PWMUDB:MODULE_4:g2:a0:a_13\[1449] = Net_440[0]
Removing Lhs of wire \PWMB2:PWMUDB:MODULE_4:g2:a0:a_12\[1450] = Net_440[0]
Removing Lhs of wire \PWMB2:PWMUDB:MODULE_4:g2:a0:a_11\[1451] = Net_440[0]
Removing Lhs of wire \PWMB2:PWMUDB:MODULE_4:g2:a0:a_10\[1452] = Net_440[0]
Removing Lhs of wire \PWMB2:PWMUDB:MODULE_4:g2:a0:a_9\[1453] = Net_440[0]
Removing Lhs of wire \PWMB2:PWMUDB:MODULE_4:g2:a0:a_8\[1454] = Net_440[0]
Removing Lhs of wire \PWMB2:PWMUDB:MODULE_4:g2:a0:a_7\[1455] = Net_440[0]
Removing Lhs of wire \PWMB2:PWMUDB:MODULE_4:g2:a0:a_6\[1456] = Net_440[0]
Removing Lhs of wire \PWMB2:PWMUDB:MODULE_4:g2:a0:a_5\[1457] = Net_440[0]
Removing Lhs of wire \PWMB2:PWMUDB:MODULE_4:g2:a0:a_4\[1458] = Net_440[0]
Removing Lhs of wire \PWMB2:PWMUDB:MODULE_4:g2:a0:a_3\[1459] = Net_440[0]
Removing Lhs of wire \PWMB2:PWMUDB:MODULE_4:g2:a0:a_2\[1460] = Net_440[0]
Removing Lhs of wire \PWMB2:PWMUDB:MODULE_4:g2:a0:a_1\[1461] = \PWMB2:PWMUDB:MODIN4_1\[1462]
Removing Lhs of wire \PWMB2:PWMUDB:MODIN4_1\[1462] = \PWMB2:PWMUDB:dith_count_1\[1317]
Removing Lhs of wire \PWMB2:PWMUDB:MODULE_4:g2:a0:a_0\[1463] = \PWMB2:PWMUDB:MODIN4_0\[1464]
Removing Lhs of wire \PWMB2:PWMUDB:MODIN4_0\[1464] = \PWMB2:PWMUDB:dith_count_0\[1319]
Removing Lhs of wire \PWMB2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_0\[1596] = tmpOE__stepF_net_0[4]
Removing Lhs of wire \PWMB2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_0\[1597] = tmpOE__stepF_net_0[4]
Removing Lhs of wire \PWMB1:PWMUDB:ctrl_enable\[1616] = \PWMB1:PWMUDB:control_7\[1608]
Removing Lhs of wire \PWMB1:PWMUDB:hwCapture\[1626] = Net_440[0]
Removing Lhs of wire \PWMB1:PWMUDB:hwEnable\[1627] = \PWMB1:PWMUDB:control_7\[1608]
Removing Lhs of wire \PWMB1:PWMUDB:trig_out\[1631] = tmpOE__stepF_net_0[4]
Removing Lhs of wire \PWMB1:PWMUDB:runmode_enable\\R\[1633] = Net_440[0]
Removing Lhs of wire Net_862[1634] = Net_440[0]
Removing Lhs of wire \PWMB1:PWMUDB:runmode_enable\\S\[1635] = Net_440[0]
Removing Lhs of wire \PWMB1:PWMUDB:final_enable\[1636] = \PWMB1:PWMUDB:runmode_enable\[1632]
Removing Lhs of wire \PWMB1:PWMUDB:ltch_kill_reg\\R\[1640] = Net_440[0]
Removing Lhs of wire \PWMB1:PWMUDB:ltch_kill_reg\\S\[1641] = Net_440[0]
Removing Lhs of wire \PWMB1:PWMUDB:min_kill_reg\\R\[1642] = Net_440[0]
Removing Lhs of wire \PWMB1:PWMUDB:min_kill_reg\\S\[1643] = Net_440[0]
Removing Lhs of wire \PWMB1:PWMUDB:final_kill\[1646] = tmpOE__stepF_net_0[4]
Removing Lhs of wire \PWMB1:PWMUDB:add_vi_vv_MODGEN_5_1\[1650] = \PWMB1:PWMUDB:MODULE_5:g2:a0:s_1\[1889]
Removing Lhs of wire \PWMB1:PWMUDB:add_vi_vv_MODGEN_5_0\[1652] = \PWMB1:PWMUDB:MODULE_5:g2:a0:s_0\[1890]
Removing Lhs of wire \PWMB1:PWMUDB:dith_count_1\\R\[1653] = Net_440[0]
Removing Lhs of wire \PWMB1:PWMUDB:dith_count_1\\S\[1654] = Net_440[0]
Removing Lhs of wire \PWMB1:PWMUDB:dith_count_0\\R\[1655] = Net_440[0]
Removing Lhs of wire \PWMB1:PWMUDB:dith_count_0\\S\[1656] = Net_440[0]
Removing Lhs of wire \PWMB1:PWMUDB:status_6\[1659] = Net_440[0]
Removing Rhs of wire \PWMB1:PWMUDB:status_5\[1660] = \PWMB1:PWMUDB:final_kill_reg\[1674]
Removing Lhs of wire \PWMB1:PWMUDB:status_4\[1661] = Net_440[0]
Removing Rhs of wire \PWMB1:PWMUDB:status_3\[1662] = \PWMB1:PWMUDB:fifo_full\[1681]
Removing Rhs of wire \PWMB1:PWMUDB:status_1\[1664] = \PWMB1:PWMUDB:cmp2_status_reg\[1673]
Removing Rhs of wire \PWMB1:PWMUDB:status_0\[1665] = \PWMB1:PWMUDB:cmp1_status_reg\[1672]
Removing Lhs of wire \PWMB1:PWMUDB:cmp2_status\[1670] = Net_440[0]
Removing Lhs of wire \PWMB1:PWMUDB:cmp2\[1671] = Net_440[0]
Removing Lhs of wire \PWMB1:PWMUDB:cmp1_status_reg\\R\[1675] = Net_440[0]
Removing Lhs of wire \PWMB1:PWMUDB:cmp1_status_reg\\S\[1676] = Net_440[0]
Removing Lhs of wire \PWMB1:PWMUDB:cmp2_status_reg\\R\[1677] = Net_440[0]
Removing Lhs of wire \PWMB1:PWMUDB:cmp2_status_reg\\S\[1678] = Net_440[0]
Removing Lhs of wire \PWMB1:PWMUDB:final_kill_reg\\R\[1679] = Net_440[0]
Removing Lhs of wire \PWMB1:PWMUDB:final_kill_reg\\S\[1680] = Net_440[0]
Removing Lhs of wire \PWMB1:PWMUDB:cs_addr_2\[1682] = \PWMB1:PWMUDB:tc_i\[1638]
Removing Lhs of wire \PWMB1:PWMUDB:cs_addr_1\[1683] = \PWMB1:PWMUDB:runmode_enable\[1632]
Removing Lhs of wire \PWMB1:PWMUDB:cs_addr_0\[1684] = Net_440[0]
Removing Lhs of wire \PWMB1:PWMUDB:compare1\[1717] = \PWMB1:PWMUDB:cmp1_less\[1688]
Removing Lhs of wire \PWMB1:PWMUDB:pwm1_i\[1722] = Net_440[0]
Removing Lhs of wire \PWMB1:PWMUDB:pwm2_i\[1724] = Net_440[0]
Removing Lhs of wire \PWMB1:PWMUDB:pwm_temp\[1730] = \PWMB1:PWMUDB:cmp1\[1668]
Removing Lhs of wire \PWMB1:PWMUDB:MODULE_5:g2:a0:a_23\[1771] = Net_440[0]
Removing Lhs of wire \PWMB1:PWMUDB:MODULE_5:g2:a0:a_22\[1772] = Net_440[0]
Removing Lhs of wire \PWMB1:PWMUDB:MODULE_5:g2:a0:a_21\[1773] = Net_440[0]
Removing Lhs of wire \PWMB1:PWMUDB:MODULE_5:g2:a0:a_20\[1774] = Net_440[0]
Removing Lhs of wire \PWMB1:PWMUDB:MODULE_5:g2:a0:a_19\[1775] = Net_440[0]
Removing Lhs of wire \PWMB1:PWMUDB:MODULE_5:g2:a0:a_18\[1776] = Net_440[0]
Removing Lhs of wire \PWMB1:PWMUDB:MODULE_5:g2:a0:a_17\[1777] = Net_440[0]
Removing Lhs of wire \PWMB1:PWMUDB:MODULE_5:g2:a0:a_16\[1778] = Net_440[0]
Removing Lhs of wire \PWMB1:PWMUDB:MODULE_5:g2:a0:a_15\[1779] = Net_440[0]
Removing Lhs of wire \PWMB1:PWMUDB:MODULE_5:g2:a0:a_14\[1780] = Net_440[0]
Removing Lhs of wire \PWMB1:PWMUDB:MODULE_5:g2:a0:a_13\[1781] = Net_440[0]
Removing Lhs of wire \PWMB1:PWMUDB:MODULE_5:g2:a0:a_12\[1782] = Net_440[0]
Removing Lhs of wire \PWMB1:PWMUDB:MODULE_5:g2:a0:a_11\[1783] = Net_440[0]
Removing Lhs of wire \PWMB1:PWMUDB:MODULE_5:g2:a0:a_10\[1784] = Net_440[0]
Removing Lhs of wire \PWMB1:PWMUDB:MODULE_5:g2:a0:a_9\[1785] = Net_440[0]
Removing Lhs of wire \PWMB1:PWMUDB:MODULE_5:g2:a0:a_8\[1786] = Net_440[0]
Removing Lhs of wire \PWMB1:PWMUDB:MODULE_5:g2:a0:a_7\[1787] = Net_440[0]
Removing Lhs of wire \PWMB1:PWMUDB:MODULE_5:g2:a0:a_6\[1788] = Net_440[0]
Removing Lhs of wire \PWMB1:PWMUDB:MODULE_5:g2:a0:a_5\[1789] = Net_440[0]
Removing Lhs of wire \PWMB1:PWMUDB:MODULE_5:g2:a0:a_4\[1790] = Net_440[0]
Removing Lhs of wire \PWMB1:PWMUDB:MODULE_5:g2:a0:a_3\[1791] = Net_440[0]
Removing Lhs of wire \PWMB1:PWMUDB:MODULE_5:g2:a0:a_2\[1792] = Net_440[0]
Removing Lhs of wire \PWMB1:PWMUDB:MODULE_5:g2:a0:a_1\[1793] = \PWMB1:PWMUDB:MODIN5_1\[1794]
Removing Lhs of wire \PWMB1:PWMUDB:MODIN5_1\[1794] = \PWMB1:PWMUDB:dith_count_1\[1649]
Removing Lhs of wire \PWMB1:PWMUDB:MODULE_5:g2:a0:a_0\[1795] = \PWMB1:PWMUDB:MODIN5_0\[1796]
Removing Lhs of wire \PWMB1:PWMUDB:MODIN5_0\[1796] = \PWMB1:PWMUDB:dith_count_0\[1651]
Removing Lhs of wire \PWMB1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_0\[1928] = tmpOE__stepF_net_0[4]
Removing Lhs of wire \PWMB1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_0\[1929] = tmpOE__stepF_net_0[4]
Removing Lhs of wire \PWMSB:PWMUDB:ctrl_enable\[1949] = \PWMSB:PWMUDB:control_7\[1941]
Removing Lhs of wire \PWMSB:PWMUDB:hwCapture\[1959] = Net_440[0]
Removing Lhs of wire \PWMSB:PWMUDB:hwEnable\[1960] = \PWMSB:PWMUDB:control_7\[1941]
Removing Lhs of wire \PWMSB:PWMUDB:trig_out\[1964] = tmpOE__stepF_net_0[4]
Removing Lhs of wire \PWMSB:PWMUDB:runmode_enable\\R\[1966] = Net_440[0]
Removing Lhs of wire Net_898[1967] = Net_440[0]
Removing Lhs of wire \PWMSB:PWMUDB:runmode_enable\\S\[1968] = Net_440[0]
Removing Lhs of wire \PWMSB:PWMUDB:final_enable\[1969] = \PWMSB:PWMUDB:runmode_enable\[1965]
Removing Lhs of wire \PWMSB:PWMUDB:ltch_kill_reg\\R\[1973] = Net_440[0]
Removing Lhs of wire \PWMSB:PWMUDB:ltch_kill_reg\\S\[1974] = Net_440[0]
Removing Lhs of wire \PWMSB:PWMUDB:min_kill_reg\\R\[1975] = Net_440[0]
Removing Lhs of wire \PWMSB:PWMUDB:min_kill_reg\\S\[1976] = Net_440[0]
Removing Lhs of wire \PWMSB:PWMUDB:final_kill\[1979] = tmpOE__stepF_net_0[4]
Removing Lhs of wire \PWMSB:PWMUDB:add_vi_vv_MODGEN_6_1\[1983] = \PWMSB:PWMUDB:MODULE_6:g2:a0:s_1\[2222]
Removing Lhs of wire \PWMSB:PWMUDB:add_vi_vv_MODGEN_6_0\[1985] = \PWMSB:PWMUDB:MODULE_6:g2:a0:s_0\[2223]
Removing Lhs of wire \PWMSB:PWMUDB:dith_count_1\\R\[1986] = Net_440[0]
Removing Lhs of wire \PWMSB:PWMUDB:dith_count_1\\S\[1987] = Net_440[0]
Removing Lhs of wire \PWMSB:PWMUDB:dith_count_0\\R\[1988] = Net_440[0]
Removing Lhs of wire \PWMSB:PWMUDB:dith_count_0\\S\[1989] = Net_440[0]
Removing Lhs of wire \PWMSB:PWMUDB:status_6\[1992] = Net_440[0]
Removing Rhs of wire \PWMSB:PWMUDB:status_5\[1993] = \PWMSB:PWMUDB:final_kill_reg\[2007]
Removing Lhs of wire \PWMSB:PWMUDB:status_4\[1994] = Net_440[0]
Removing Rhs of wire \PWMSB:PWMUDB:status_3\[1995] = \PWMSB:PWMUDB:fifo_full\[2014]
Removing Rhs of wire \PWMSB:PWMUDB:status_1\[1997] = \PWMSB:PWMUDB:cmp2_status_reg\[2006]
Removing Rhs of wire \PWMSB:PWMUDB:status_0\[1998] = \PWMSB:PWMUDB:cmp1_status_reg\[2005]
Removing Lhs of wire \PWMSB:PWMUDB:cmp2_status\[2003] = Net_440[0]
Removing Lhs of wire \PWMSB:PWMUDB:cmp2\[2004] = Net_440[0]
Removing Lhs of wire \PWMSB:PWMUDB:cmp1_status_reg\\R\[2008] = Net_440[0]
Removing Lhs of wire \PWMSB:PWMUDB:cmp1_status_reg\\S\[2009] = Net_440[0]
Removing Lhs of wire \PWMSB:PWMUDB:cmp2_status_reg\\R\[2010] = Net_440[0]
Removing Lhs of wire \PWMSB:PWMUDB:cmp2_status_reg\\S\[2011] = Net_440[0]
Removing Lhs of wire \PWMSB:PWMUDB:final_kill_reg\\R\[2012] = Net_440[0]
Removing Lhs of wire \PWMSB:PWMUDB:final_kill_reg\\S\[2013] = Net_440[0]
Removing Lhs of wire \PWMSB:PWMUDB:cs_addr_2\[2015] = \PWMSB:PWMUDB:tc_i\[1971]
Removing Lhs of wire \PWMSB:PWMUDB:cs_addr_1\[2016] = \PWMSB:PWMUDB:runmode_enable\[1965]
Removing Lhs of wire \PWMSB:PWMUDB:cs_addr_0\[2017] = Net_440[0]
Removing Lhs of wire \PWMSB:PWMUDB:compare1\[2050] = \PWMSB:PWMUDB:cmp1_less\[2021]
Removing Lhs of wire \PWMSB:PWMUDB:pwm1_i\[2055] = Net_440[0]
Removing Lhs of wire \PWMSB:PWMUDB:pwm2_i\[2057] = Net_440[0]
Removing Rhs of wire \PWMSB:Net_96\[2060] = \PWMSB:PWMUDB:pwm_i_reg\[2052]
Removing Lhs of wire \PWMSB:PWMUDB:pwm_temp\[2063] = \PWMSB:PWMUDB:cmp1\[2001]
Removing Lhs of wire \PWMSB:PWMUDB:MODULE_6:g2:a0:a_23\[2104] = Net_440[0]
Removing Lhs of wire \PWMSB:PWMUDB:MODULE_6:g2:a0:a_22\[2105] = Net_440[0]
Removing Lhs of wire \PWMSB:PWMUDB:MODULE_6:g2:a0:a_21\[2106] = Net_440[0]
Removing Lhs of wire \PWMSB:PWMUDB:MODULE_6:g2:a0:a_20\[2107] = Net_440[0]
Removing Lhs of wire \PWMSB:PWMUDB:MODULE_6:g2:a0:a_19\[2108] = Net_440[0]
Removing Lhs of wire \PWMSB:PWMUDB:MODULE_6:g2:a0:a_18\[2109] = Net_440[0]
Removing Lhs of wire \PWMSB:PWMUDB:MODULE_6:g2:a0:a_17\[2110] = Net_440[0]
Removing Lhs of wire \PWMSB:PWMUDB:MODULE_6:g2:a0:a_16\[2111] = Net_440[0]
Removing Lhs of wire \PWMSB:PWMUDB:MODULE_6:g2:a0:a_15\[2112] = Net_440[0]
Removing Lhs of wire \PWMSB:PWMUDB:MODULE_6:g2:a0:a_14\[2113] = Net_440[0]
Removing Lhs of wire \PWMSB:PWMUDB:MODULE_6:g2:a0:a_13\[2114] = Net_440[0]
Removing Lhs of wire \PWMSB:PWMUDB:MODULE_6:g2:a0:a_12\[2115] = Net_440[0]
Removing Lhs of wire \PWMSB:PWMUDB:MODULE_6:g2:a0:a_11\[2116] = Net_440[0]
Removing Lhs of wire \PWMSB:PWMUDB:MODULE_6:g2:a0:a_10\[2117] = Net_440[0]
Removing Lhs of wire \PWMSB:PWMUDB:MODULE_6:g2:a0:a_9\[2118] = Net_440[0]
Removing Lhs of wire \PWMSB:PWMUDB:MODULE_6:g2:a0:a_8\[2119] = Net_440[0]
Removing Lhs of wire \PWMSB:PWMUDB:MODULE_6:g2:a0:a_7\[2120] = Net_440[0]
Removing Lhs of wire \PWMSB:PWMUDB:MODULE_6:g2:a0:a_6\[2121] = Net_440[0]
Removing Lhs of wire \PWMSB:PWMUDB:MODULE_6:g2:a0:a_5\[2122] = Net_440[0]
Removing Lhs of wire \PWMSB:PWMUDB:MODULE_6:g2:a0:a_4\[2123] = Net_440[0]
Removing Lhs of wire \PWMSB:PWMUDB:MODULE_6:g2:a0:a_3\[2124] = Net_440[0]
Removing Lhs of wire \PWMSB:PWMUDB:MODULE_6:g2:a0:a_2\[2125] = Net_440[0]
Removing Lhs of wire \PWMSB:PWMUDB:MODULE_6:g2:a0:a_1\[2126] = \PWMSB:PWMUDB:MODIN6_1\[2127]
Removing Lhs of wire \PWMSB:PWMUDB:MODIN6_1\[2127] = \PWMSB:PWMUDB:dith_count_1\[1982]
Removing Lhs of wire \PWMSB:PWMUDB:MODULE_6:g2:a0:a_0\[2128] = \PWMSB:PWMUDB:MODIN6_0\[2129]
Removing Lhs of wire \PWMSB:PWMUDB:MODIN6_0\[2129] = \PWMSB:PWMUDB:dith_count_0\[1984]
Removing Lhs of wire \PWMSB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\[2261] = tmpOE__stepF_net_0[4]
Removing Lhs of wire \PWMSB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\[2262] = tmpOE__stepF_net_0[4]
Removing Rhs of wire Net_909[2263] = \PWMSB:Net_96\[2060]
Removing Lhs of wire tmpOE__SpeedBackW_net_0[2271] = tmpOE__stepF_net_0[4]
Removing Lhs of wire tmpOE__MicroF_net_0[2277] = tmpOE__stepF_net_0[4]
Removing Lhs of wire tmpOE__MicroB_net_0[2283] = tmpOE__stepF_net_0[4]
Removing Lhs of wire \step_1:Forward_d0_load\[2289] = Net_440[0]
Removing Lhs of wire \step_1:Forward_d1_load\[2290] = Net_440[0]
Removing Lhs of wire \step_1:Forward_f0_load\[2291] = Net_440[0]
Removing Lhs of wire \step_1:Forward_f1_load\[2292] = Net_440[0]
Removing Lhs of wire \step_1:Forward_route_si\[2293] = Net_440[0]
Removing Lhs of wire \step_1:Forward_route_ci\[2294] = Net_440[0]
Removing Rhs of wire \step_1:Forward_select_0\[2295] = \step_1:Run_cnt\[2296]
Removing Rhs of wire \step_1:Forward_select_0\[2295] = \step_1:CtrlReg_Run:control_out_0\[2364]
Removing Rhs of wire \step_1:Forward_select_0\[2295] = \step_1:CtrlReg_Run:control_0\[2387]
Removing Lhs of wire \step_1:Forward_select_1\[2297] = Net_440[0]
Removing Lhs of wire \step_1:Forward_select_2\[2298] = Net_440[0]
Removing Rhs of wire \step_1:Forw\[2335] = \step_1:CtrlReg_Dir:control_out_0\[2338]
Removing Rhs of wire \step_1:Forw\[2335] = \step_1:CtrlReg_Dir:control_0\[2361]
Removing Lhs of wire \step_1:CtrlReg_Dir:clk\[2336] = Net_1066[2300]
Removing Lhs of wire \step_1:CtrlReg_Dir:rst\[2337] = Net_440[0]
Removing Lhs of wire \step_1:CtrlReg_Run:clk\[2362] = Net_1066[2300]
Removing Lhs of wire \step_1:CtrlReg_Run:rst\[2363] = Net_440[0]
Removing Lhs of wire \PWMF1:PWMUDB:min_kill_reg\\D\[2389] = tmpOE__stepF_net_0[4]
Removing Lhs of wire \PWMF1:PWMUDB:prevCapture\\D\[2390] = Net_440[0]
Removing Lhs of wire \PWMF1:PWMUDB:trig_last\\D\[2391] = Net_440[0]
Removing Lhs of wire \PWMF1:PWMUDB:ltch_kill_reg\\D\[2394] = tmpOE__stepF_net_0[4]
Removing Lhs of wire \PWMF1:PWMUDB:prevCompare1\\D\[2397] = \PWMF1:PWMUDB:cmp1\[110]
Removing Lhs of wire \PWMF1:PWMUDB:cmp1_status_reg\\D\[2398] = \PWMF1:PWMUDB:cmp1_status\[111]
Removing Lhs of wire \PWMF1:PWMUDB:cmp2_status_reg\\D\[2399] = Net_440[0]
Removing Lhs of wire \PWMF1:PWMUDB:pwm_i_reg\\D\[2401] = \PWMF1:PWMUDB:pwm_i\[162]
Removing Lhs of wire \PWMF1:PWMUDB:pwm1_i_reg\\D\[2402] = Net_440[0]
Removing Lhs of wire \PWMF1:PWMUDB:pwm2_i_reg\\D\[2403] = Net_440[0]
Removing Lhs of wire \PWMF1:PWMUDB:tc_i_reg\\D\[2404] = \PWMF1:PWMUDB:status_2\[105]
Removing Lhs of wire \PWMF2:PWMUDB:min_kill_reg\\D\[2405] = tmpOE__stepF_net_0[4]
Removing Lhs of wire \PWMF2:PWMUDB:prevCapture\\D\[2406] = Net_440[0]
Removing Lhs of wire \PWMF2:PWMUDB:trig_last\\D\[2407] = Net_440[0]
Removing Lhs of wire \PWMF2:PWMUDB:ltch_kill_reg\\D\[2410] = tmpOE__stepF_net_0[4]
Removing Lhs of wire \PWMF2:PWMUDB:prevCompare1\\D\[2413] = \PWMF2:PWMUDB:cmp1\[443]
Removing Lhs of wire \PWMF2:PWMUDB:cmp1_status_reg\\D\[2414] = \PWMF2:PWMUDB:cmp1_status\[444]
Removing Lhs of wire \PWMF2:PWMUDB:cmp2_status_reg\\D\[2415] = Net_440[0]
Removing Lhs of wire \PWMF2:PWMUDB:pwm_i_reg\\D\[2417] = \PWMF2:PWMUDB:pwm_i\[495]
Removing Lhs of wire \PWMF2:PWMUDB:pwm1_i_reg\\D\[2418] = Net_440[0]
Removing Lhs of wire \PWMF2:PWMUDB:pwm2_i_reg\\D\[2419] = Net_440[0]
Removing Lhs of wire \PWMF2:PWMUDB:tc_i_reg\\D\[2420] = \PWMF2:PWMUDB:status_2\[438]
Removing Lhs of wire \CounterF:CounterUDB:prevCapture\\D\[2421] = Net_440[0]
Removing Lhs of wire \CounterF:CounterUDB:overflow_reg_i\\D\[2422] = \CounterF:CounterUDB:overflow\[760]
Removing Lhs of wire \CounterF:CounterUDB:underflow_reg_i\\D\[2423] = \CounterF:CounterUDB:status_1\[748]
Removing Lhs of wire \CounterF:CounterUDB:tc_reg_i\\D\[2424] = \CounterF:CounterUDB:tc_i\[765]
Removing Lhs of wire \CounterF:CounterUDB:prevCompare\\D\[2425] = \CounterF:CounterUDB:cmp_out_i\[767]
Removing Lhs of wire \CounterF:CounterUDB:cmp_out_reg_i\\D\[2426] = \CounterF:CounterUDB:cmp_out_i\[767]
Removing Lhs of wire \CounterF:CounterUDB:upcnt_stored\\D\[2427] = Net_1062[12]
Removing Lhs of wire \CounterF:CounterUDB:dwncnt_stored\\D\[2428] = Net_798[13]
Removing Lhs of wire \PWMSF:PWMUDB:min_kill_reg\\D\[2429] = tmpOE__stepF_net_0[4]
Removing Lhs of wire \PWMSF:PWMUDB:prevCapture\\D\[2430] = Net_440[0]
Removing Lhs of wire \PWMSF:PWMUDB:trig_last\\D\[2431] = Net_440[0]
Removing Lhs of wire \PWMSF:PWMUDB:ltch_kill_reg\\D\[2434] = tmpOE__stepF_net_0[4]
Removing Lhs of wire \PWMSF:PWMUDB:prevCompare1\\D\[2437] = \PWMSF:PWMUDB:cmp1\[876]
Removing Lhs of wire \PWMSF:PWMUDB:cmp1_status_reg\\D\[2438] = \PWMSF:PWMUDB:cmp1_status\[877]
Removing Lhs of wire \PWMSF:PWMUDB:cmp2_status_reg\\D\[2439] = Net_440[0]
Removing Lhs of wire \PWMSF:PWMUDB:pwm_i_reg\\D\[2441] = \PWMSF:PWMUDB:pwm_i\[928]
Removing Lhs of wire \PWMSF:PWMUDB:pwm1_i_reg\\D\[2442] = Net_440[0]
Removing Lhs of wire \PWMSF:PWMUDB:pwm2_i_reg\\D\[2443] = Net_440[0]
Removing Lhs of wire \PWMSF:PWMUDB:tc_i_reg\\D\[2444] = \PWMSF:PWMUDB:status_2\[871]
Removing Lhs of wire \CounterB:CounterUDB:prevCapture\\D\[2445] = Net_440[0]
Removing Lhs of wire \CounterB:CounterUDB:overflow_reg_i\\D\[2446] = \CounterB:CounterUDB:overflow\[1219]
Removing Lhs of wire \CounterB:CounterUDB:underflow_reg_i\\D\[2447] = \CounterB:CounterUDB:status_1\[1206]
Removing Lhs of wire \CounterB:CounterUDB:tc_reg_i\\D\[2448] = \CounterB:CounterUDB:tc_i\[1224]
Removing Lhs of wire \CounterB:CounterUDB:prevCompare\\D\[2449] = \CounterB:CounterUDB:cmp_out_i\[1226]
Removing Lhs of wire \CounterB:CounterUDB:cmp_out_reg_i\\D\[2450] = \CounterB:CounterUDB:cmp_out_i\[1226]
Removing Lhs of wire \CounterB:CounterUDB:upcnt_stored\\D\[2451] = Net_846[1232]
Removing Lhs of wire \CounterB:CounterUDB:dwncnt_stored\\D\[2452] = Net_847[1234]
Removing Lhs of wire \PWMB2:PWMUDB:min_kill_reg\\D\[2453] = tmpOE__stepF_net_0[4]
Removing Lhs of wire \PWMB2:PWMUDB:prevCapture\\D\[2454] = Net_440[0]
Removing Lhs of wire \PWMB2:PWMUDB:trig_last\\D\[2455] = Net_440[0]
Removing Lhs of wire \PWMB2:PWMUDB:ltch_kill_reg\\D\[2458] = tmpOE__stepF_net_0[4]
Removing Lhs of wire \PWMB2:PWMUDB:prevCompare1\\D\[2461] = \PWMB2:PWMUDB:cmp1\[1336]
Removing Lhs of wire \PWMB2:PWMUDB:cmp1_status_reg\\D\[2462] = \PWMB2:PWMUDB:cmp1_status\[1337]
Removing Lhs of wire \PWMB2:PWMUDB:cmp2_status_reg\\D\[2463] = Net_440[0]
Removing Lhs of wire \PWMB2:PWMUDB:pwm_i_reg\\D\[2465] = \PWMB2:PWMUDB:pwm_i\[1388]
Removing Lhs of wire \PWMB2:PWMUDB:pwm1_i_reg\\D\[2466] = Net_440[0]
Removing Lhs of wire \PWMB2:PWMUDB:pwm2_i_reg\\D\[2467] = Net_440[0]
Removing Lhs of wire \PWMB2:PWMUDB:tc_i_reg\\D\[2468] = \PWMB2:PWMUDB:status_2\[1331]
Removing Lhs of wire \PWMB1:PWMUDB:min_kill_reg\\D\[2469] = tmpOE__stepF_net_0[4]
Removing Lhs of wire \PWMB1:PWMUDB:prevCapture\\D\[2470] = Net_440[0]
Removing Lhs of wire \PWMB1:PWMUDB:trig_last\\D\[2471] = Net_440[0]
Removing Lhs of wire \PWMB1:PWMUDB:ltch_kill_reg\\D\[2474] = tmpOE__stepF_net_0[4]
Removing Lhs of wire \PWMB1:PWMUDB:prevCompare1\\D\[2477] = \PWMB1:PWMUDB:cmp1\[1668]
Removing Lhs of wire \PWMB1:PWMUDB:cmp1_status_reg\\D\[2478] = \PWMB1:PWMUDB:cmp1_status\[1669]
Removing Lhs of wire \PWMB1:PWMUDB:cmp2_status_reg\\D\[2479] = Net_440[0]
Removing Lhs of wire \PWMB1:PWMUDB:pwm_i_reg\\D\[2481] = \PWMB1:PWMUDB:pwm_i\[1720]
Removing Lhs of wire \PWMB1:PWMUDB:pwm1_i_reg\\D\[2482] = Net_440[0]
Removing Lhs of wire \PWMB1:PWMUDB:pwm2_i_reg\\D\[2483] = Net_440[0]
Removing Lhs of wire \PWMB1:PWMUDB:tc_i_reg\\D\[2484] = \PWMB1:PWMUDB:status_2\[1663]
Removing Lhs of wire \PWMSB:PWMUDB:min_kill_reg\\D\[2485] = tmpOE__stepF_net_0[4]
Removing Lhs of wire \PWMSB:PWMUDB:prevCapture\\D\[2486] = Net_440[0]
Removing Lhs of wire \PWMSB:PWMUDB:trig_last\\D\[2487] = Net_440[0]
Removing Lhs of wire \PWMSB:PWMUDB:ltch_kill_reg\\D\[2490] = tmpOE__stepF_net_0[4]
Removing Lhs of wire \PWMSB:PWMUDB:prevCompare1\\D\[2493] = \PWMSB:PWMUDB:cmp1\[2001]
Removing Lhs of wire \PWMSB:PWMUDB:cmp1_status_reg\\D\[2494] = \PWMSB:PWMUDB:cmp1_status\[2002]
Removing Lhs of wire \PWMSB:PWMUDB:cmp2_status_reg\\D\[2495] = Net_440[0]
Removing Lhs of wire \PWMSB:PWMUDB:pwm_i_reg\\D\[2497] = \PWMSB:PWMUDB:pwm_i\[2053]
Removing Lhs of wire \PWMSB:PWMUDB:pwm1_i_reg\\D\[2498] = Net_440[0]
Removing Lhs of wire \PWMSB:PWMUDB:pwm2_i_reg\\D\[2499] = Net_440[0]
Removing Lhs of wire \PWMSB:PWMUDB:tc_i_reg\\D\[2500] = \PWMSB:PWMUDB:status_2\[1996]

------------------------------------------------------
Aliased 0 equations, 579 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'Net_440' (cost = 0):
Net_440 <=  ('0') ;

Note:  Expanding virtual equation for 'tmpOE__stepF_net_0' (cost = 0):
tmpOE__stepF_net_0 <=  ('1') ;

Note:  Expanding virtual equation for '\PWMF1:PWMUDB:cmp1\' (cost = 0):
\PWMF1:PWMUDB:cmp1\ <= (\PWMF1:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWMF1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWMF1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWMF1:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWMF1:PWMUDB:MODULE_1:g2:a0:s_0\' (cost = 0):
\PWMF1:PWMUDB:MODULE_1:g2:a0:s_0\ <= (not \PWMF1:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWMF1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWMF1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMF1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWMF1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMF1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWMF1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWMF1:PWMUDB:dith_count_1\ and \PWMF1:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWMF2:PWMUDB:cmp1\' (cost = 0):
\PWMF2:PWMUDB:cmp1\ <= (\PWMF2:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWMF2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWMF2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWMF2:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWMF2:PWMUDB:MODULE_2:g2:a0:s_0\' (cost = 0):
\PWMF2:PWMUDB:MODULE_2:g2:a0:s_0\ <= (not \PWMF2:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWMF2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWMF2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMF2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWMF2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMF2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWMF2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWMF2:PWMUDB:dith_count_1\ and \PWMF2:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\CounterF:CounterUDB:capt_either_edge\' (cost = 0):
\CounterF:CounterUDB:capt_either_edge\ <= (\CounterF:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\CounterF:CounterUDB:upcnt_det\' (cost = 1):
\CounterF:CounterUDB:upcnt_det\ <= ((not \CounterF:CounterUDB:upcnt_stored\ and Net_1062));

Note:  Expanding virtual equation for '\CounterF:CounterUDB:dwncnt_det\' (cost = 1):
\CounterF:CounterUDB:dwncnt_det\ <= ((not \CounterF:CounterUDB:dwncnt_stored\ and Net_798));

Note:  Expanding virtual equation for '\PWMSF:PWMUDB:cmp1\' (cost = 0):
\PWMSF:PWMUDB:cmp1\ <= (\PWMSF:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWMSF:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWMSF:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWMSF:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWMSF:PWMUDB:MODULE_3:g2:a0:s_0\' (cost = 0):
\PWMSF:PWMUDB:MODULE_3:g2:a0:s_0\ <= (not \PWMSF:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWMSF:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWMSF:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMSF:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWMSF:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMSF:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWMSF:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWMSF:PWMUDB:dith_count_1\ and \PWMSF:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\CounterB:CounterUDB:capt_either_edge\' (cost = 0):
\CounterB:CounterUDB:capt_either_edge\ <= (\CounterB:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\CounterB:CounterUDB:upcnt_det\' (cost = 1):
\CounterB:CounterUDB:upcnt_det\ <= ((not \CounterB:CounterUDB:upcnt_stored\ and Net_846));

Note:  Expanding virtual equation for '\CounterB:CounterUDB:dwncnt_det\' (cost = 1):
\CounterB:CounterUDB:dwncnt_det\ <= ((not \CounterB:CounterUDB:dwncnt_stored\ and Net_847));

Note:  Expanding virtual equation for '\PWMB2:PWMUDB:cmp1\' (cost = 0):
\PWMB2:PWMUDB:cmp1\ <= (\PWMB2:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWMB2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWMB2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWMB2:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWMB2:PWMUDB:MODULE_4:g2:a0:s_0\' (cost = 0):
\PWMB2:PWMUDB:MODULE_4:g2:a0:s_0\ <= (not \PWMB2:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWMB2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWMB2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMB2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWMB2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMB2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWMB2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWMB2:PWMUDB:dith_count_1\ and \PWMB2:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWMB1:PWMUDB:cmp1\' (cost = 0):
\PWMB1:PWMUDB:cmp1\ <= (\PWMB1:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWMB1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWMB1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWMB1:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWMB1:PWMUDB:MODULE_5:g2:a0:s_0\' (cost = 0):
\PWMB1:PWMUDB:MODULE_5:g2:a0:s_0\ <= (not \PWMB1:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWMB1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWMB1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMB1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWMB1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMB1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWMB1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWMB1:PWMUDB:dith_count_1\ and \PWMB1:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWMSB:PWMUDB:cmp1\' (cost = 0):
\PWMSB:PWMUDB:cmp1\ <= (\PWMSB:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWMSB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWMSB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWMSB:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWMSB:PWMUDB:MODULE_6:g2:a0:s_0\' (cost = 0):
\PWMSB:PWMUDB:MODULE_6:g2:a0:s_0\ <= (not \PWMSB:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWMSB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWMSB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMSB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWMSB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMSB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWMSB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWMSB:PWMUDB:dith_count_1\ and \PWMSB:PWMUDB:dith_count_0\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\PWMF1:PWMUDB:MODULE_1:g2:a0:s_1\' (cost = 2):
\PWMF1:PWMUDB:MODULE_1:g2:a0:s_1\ <= ((not \PWMF1:PWMUDB:dith_count_0\ and \PWMF1:PWMUDB:dith_count_1\)
	OR (not \PWMF1:PWMUDB:dith_count_1\ and \PWMF1:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWMF1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWMF1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMF1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWMF1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMF1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWMF1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMF2:PWMUDB:MODULE_2:g2:a0:s_1\' (cost = 2):
\PWMF2:PWMUDB:MODULE_2:g2:a0:s_1\ <= ((not \PWMF2:PWMUDB:dith_count_0\ and \PWMF2:PWMUDB:dith_count_1\)
	OR (not \PWMF2:PWMUDB:dith_count_1\ and \PWMF2:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWMF2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWMF2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMF2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWMF2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMF2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWMF2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMSF:PWMUDB:MODULE_3:g2:a0:s_1\' (cost = 2):
\PWMSF:PWMUDB:MODULE_3:g2:a0:s_1\ <= ((not \PWMSF:PWMUDB:dith_count_0\ and \PWMSF:PWMUDB:dith_count_1\)
	OR (not \PWMSF:PWMUDB:dith_count_1\ and \PWMSF:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWMSF:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWMSF:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMSF:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWMSF:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMSF:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWMSF:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMB2:PWMUDB:MODULE_4:g2:a0:s_1\' (cost = 2):
\PWMB2:PWMUDB:MODULE_4:g2:a0:s_1\ <= ((not \PWMB2:PWMUDB:dith_count_0\ and \PWMB2:PWMUDB:dith_count_1\)
	OR (not \PWMB2:PWMUDB:dith_count_1\ and \PWMB2:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWMB2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWMB2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMB2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWMB2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMB2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWMB2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMB1:PWMUDB:MODULE_5:g2:a0:s_1\' (cost = 2):
\PWMB1:PWMUDB:MODULE_5:g2:a0:s_1\ <= ((not \PWMB1:PWMUDB:dith_count_0\ and \PWMB1:PWMUDB:dith_count_1\)
	OR (not \PWMB1:PWMUDB:dith_count_1\ and \PWMB1:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWMB1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWMB1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMB1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWMB1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMB1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWMB1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMSB:PWMUDB:MODULE_6:g2:a0:s_1\' (cost = 2):
\PWMSB:PWMUDB:MODULE_6:g2:a0:s_1\ <= ((not \PWMSB:PWMUDB:dith_count_0\ and \PWMSB:PWMUDB:dith_count_1\)
	OR (not \PWMSB:PWMUDB:dith_count_1\ and \PWMSB:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWMSB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWMSB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMSB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWMSB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMSB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWMSB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\PWMF1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWMF1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMF1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWMF1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMF1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWMF1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMF2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWMF2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMF2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWMF2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMF2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWMF2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMSF:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWMSF:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMSF:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWMSF:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMSF:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWMSF:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMB2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWMB2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMB2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWMB2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMB2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWMB2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMB1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWMB1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMB1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWMB1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMB1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWMB1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMSB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWMSB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMSB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWMSB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMSB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWMSB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\PWMF1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWMF1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMF1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWMF1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMF1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWMF1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMF2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWMF2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMF2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWMF2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMF2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWMF2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMSF:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWMSF:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMSF:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWMSF:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMSF:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWMSF:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMB2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWMB2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMB2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWMB2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMB2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWMB2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMB1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWMB1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMB1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWMB1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMB1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWMB1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMSB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWMSB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMSB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWMSB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMSB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWMSB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\PWMF1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWMF1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMF1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWMF1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMF1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWMF1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMF2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWMF2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMF2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWMF2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMF2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWMF2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMSF:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWMSF:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMSF:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWMSF:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMSF:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWMSF:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMB2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWMB2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMB2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWMB2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMB2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWMB2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMB1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWMB1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMB1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWMB1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMB1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWMB1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMSB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWMSB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMSB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWMSB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMSB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWMSB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\PWMF1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWMF1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMF1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWMF1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMF1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWMF1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMF2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWMF2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMF2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWMF2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMF2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWMF2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMSF:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWMSF:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMSF:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWMSF:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMSF:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWMSF:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMB2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWMB2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMB2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWMB2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMB2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWMB2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMB1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWMB1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMB1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWMB1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMB1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWMB1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMSB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWMSB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMSB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWMSB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMSB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWMSB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\PWMF1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWMF1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMF1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWMF1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMF2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWMF2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMF2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWMF2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMSF:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWMSF:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMSF:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWMSF:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMB2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWMB2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMB2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWMB2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMB1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWMB1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMB1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWMB1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMSB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWMSB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMSB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWMSB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 152 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \PWMF1:PWMUDB:final_capture\ to Net_440
Aliasing \PWMF1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to Net_440
Aliasing \PWMF1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to Net_440
Aliasing \PWMF1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to Net_440
Aliasing \PWMF2:PWMUDB:final_capture\ to Net_440
Aliasing \PWMF2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\ to Net_440
Aliasing \PWMF2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\ to Net_440
Aliasing \PWMF2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ to Net_440
Aliasing \CounterF:CounterUDB:hwCapture\ to Net_440
Aliasing \PWMSF:PWMUDB:final_capture\ to Net_440
Aliasing \PWMSF:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\ to Net_440
Aliasing \PWMSF:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\ to Net_440
Aliasing \PWMSF:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\ to Net_440
Aliasing \CounterB:CounterUDB:hwCapture\ to Net_440
Aliasing \PWMB2:PWMUDB:final_capture\ to Net_440
Aliasing \PWMB2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_24\ to Net_440
Aliasing \PWMB2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_16\ to Net_440
Aliasing \PWMB2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_8\ to Net_440
Aliasing \PWMB1:PWMUDB:final_capture\ to Net_440
Aliasing \PWMB1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_24\ to Net_440
Aliasing \PWMB1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_16\ to Net_440
Aliasing \PWMB1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_8\ to Net_440
Aliasing \PWMSB:PWMUDB:final_capture\ to Net_440
Aliasing \PWMSB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\ to Net_440
Aliasing \PWMSB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\ to Net_440
Aliasing \PWMSB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\ to Net_440
Aliasing \PWMF1:PWMUDB:final_kill_reg\\D\ to Net_440
Aliasing \PWMF2:PWMUDB:final_kill_reg\\D\ to Net_440
Aliasing \PWMSF:PWMUDB:final_kill_reg\\D\ to Net_440
Aliasing \PWMB2:PWMUDB:final_kill_reg\\D\ to Net_440
Aliasing \PWMB1:PWMUDB:final_kill_reg\\D\ to Net_440
Aliasing \PWMSB:PWMUDB:final_kill_reg\\D\ to Net_440
Removing Lhs of wire \PWMF1:PWMUDB:final_capture\[128] = Net_440[0]
Removing Lhs of wire \PWMF1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[341] = Net_440[0]
Removing Lhs of wire \PWMF1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[351] = Net_440[0]
Removing Lhs of wire \PWMF1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[361] = Net_440[0]
Removing Lhs of wire \PWMF2:PWMUDB:final_capture\[461] = Net_440[0]
Removing Lhs of wire \PWMF2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\[674] = Net_440[0]
Removing Lhs of wire \PWMF2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\[684] = Net_440[0]
Removing Lhs of wire \PWMF2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\[694] = Net_440[0]
Removing Lhs of wire \CounterF:CounterUDB:hwCapture\[742] = Net_440[0]
Removing Lhs of wire \PWMSF:PWMUDB:final_capture\[894] = Net_440[0]
Removing Lhs of wire \PWMSF:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\[1107] = Net_440[0]
Removing Lhs of wire \PWMSF:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\[1117] = Net_440[0]
Removing Lhs of wire \PWMSF:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\[1127] = Net_440[0]
Removing Lhs of wire \CounterB:CounterUDB:hwCapture\[1200] = Net_440[0]
Removing Lhs of wire \PWMB2:PWMUDB:final_capture\[1354] = Net_440[0]
Removing Lhs of wire \PWMB2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_24\[1567] = Net_440[0]
Removing Lhs of wire \PWMB2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_16\[1577] = Net_440[0]
Removing Lhs of wire \PWMB2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_8\[1587] = Net_440[0]
Removing Lhs of wire \PWMB1:PWMUDB:final_capture\[1686] = Net_440[0]
Removing Lhs of wire \PWMB1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_24\[1899] = Net_440[0]
Removing Lhs of wire \PWMB1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_16\[1909] = Net_440[0]
Removing Lhs of wire \PWMB1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_8\[1919] = Net_440[0]
Removing Lhs of wire \PWMSB:PWMUDB:final_capture\[2019] = Net_440[0]
Removing Lhs of wire \PWMSB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\[2232] = Net_440[0]
Removing Lhs of wire \PWMSB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\[2242] = Net_440[0]
Removing Lhs of wire \PWMSB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\[2252] = Net_440[0]
Removing Lhs of wire \PWMF1:PWMUDB:runmode_enable\\D\[2392] = \PWMF1:PWMUDB:control_7\[50]
Removing Lhs of wire \PWMF1:PWMUDB:final_kill_reg\\D\[2400] = Net_440[0]
Removing Lhs of wire \PWMF2:PWMUDB:runmode_enable\\D\[2408] = \PWMF2:PWMUDB:control_7\[383]
Removing Lhs of wire \PWMF2:PWMUDB:final_kill_reg\\D\[2416] = Net_440[0]
Removing Lhs of wire \PWMSF:PWMUDB:runmode_enable\\D\[2432] = \PWMSF:PWMUDB:control_7\[816]
Removing Lhs of wire \PWMSF:PWMUDB:final_kill_reg\\D\[2440] = Net_440[0]
Removing Lhs of wire \PWMB2:PWMUDB:runmode_enable\\D\[2456] = \PWMB2:PWMUDB:control_7\[1276]
Removing Lhs of wire \PWMB2:PWMUDB:final_kill_reg\\D\[2464] = Net_440[0]
Removing Lhs of wire \PWMB1:PWMUDB:runmode_enable\\D\[2472] = \PWMB1:PWMUDB:control_7\[1608]
Removing Lhs of wire \PWMB1:PWMUDB:final_kill_reg\\D\[2480] = Net_440[0]
Removing Lhs of wire \PWMSB:PWMUDB:runmode_enable\\D\[2488] = \PWMSB:PWMUDB:control_7\[1941]
Removing Lhs of wire \PWMSB:PWMUDB:final_kill_reg\\D\[2496] = Net_440[0]

------------------------------------------------------
Aliased 0 equations, 38 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Anders\Desktop\HellYaeh\E4PRJ4-Gruppe1\Test5\version_02.cydsn\version_02.cyprj -dcpsoc3 version_02.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 3s.803ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.0.0.432, Family: PSoC3, Started at: Tuesday, 06 December 2016 16:05:59
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Anders\Desktop\HellYaeh\E4PRJ4-Gruppe1\Test5\version_02.cydsn\version_02.cyprj -d CY8C5868LTI-LP039 version_02.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.032ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \PWMF1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept Net_440
    Removed wire end \PWMF1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept Net_440
    Removed wire end \PWMF1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept Net_440
    Removed wire end \PWMF2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\ kept Net_440
    Removed wire end \PWMF2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\ kept Net_440
    Removed wire end \PWMF2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ kept Net_440
    Removed wire end \PWMSF:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_24\ kept Net_440
    Removed wire end \PWMSF:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_16\ kept Net_440
    Removed wire end \PWMSF:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\ kept Net_440
    Removed wire end \PWMB2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_24\ kept Net_440
    Removed wire end \PWMB2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_16\ kept Net_440
    Removed wire end \PWMB2:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_8\ kept Net_440
    Removed wire end \PWMB1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_24\ kept Net_440
    Removed wire end \PWMB1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_16\ kept Net_440
    Removed wire end \PWMB1:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_8\ kept Net_440
    Removed wire end \PWMSB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_24\ kept Net_440
    Removed wire end \PWMSB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_16\ kept Net_440
    Removed wire end \PWMSB:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\ kept Net_440
    Converted constant MacroCell: \PWMF1:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWMF1:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWMF1:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWMF1:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWMF1:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWMF1:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWMF2:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWMF2:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWMF2:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWMF2:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWMF2:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWMF2:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \CounterF:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWMSF:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWMSF:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWMSF:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWMSF:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWMSF:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWMSF:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \CounterB:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWMB2:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWMB2:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWMB2:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWMB2:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWMB2:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWMB2:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWMB1:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWMB1:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWMB1:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWMB1:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWMB1:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWMB1:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWMSB:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWMSB:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWMSB:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWMSB:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWMSB:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWMSB:PWMUDB:pwm2_i_reg\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Clock_2'. Fanout=2, Signal=Net_478
    Digital Clock 1: Automatic-assigning  clock 'Clock_5'. Fanout=2, Signal=Net_838
    Digital Clock 2: Automatic-assigning  clock 'Clock_6'. Fanout=1, Signal=Net_899
    Digital Clock 3: Automatic-assigning  clock 'Clock_3'. Fanout=1, Signal=Net_818
    Digital Clock 4: Automatic-assigning  clock 'Clock_1'. Fanout=2, Signal=Net_720
    Digital Clock 5: Automatic-assigning  clock 'Clock_7'. Fanout=6, Signal=Net_1066
    Digital Clock 6: Automatic-assigning  clock 'Clock_4'. Fanout=2, Signal=Net_835
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \PWMF1:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \PWMF2:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \CounterF:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Constant 1
    UDB Clk/Enable \CounterF:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Constant 1
    UDB Clk/Enable \PWMSF:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_3 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_3, EnableOut: Constant 1
    UDB Clk/Enable \CounterB:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_5 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_5, EnableOut: Constant 1
    UDB Clk/Enable \CounterB:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_5 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_5, EnableOut: Constant 1
    UDB Clk/Enable \PWMB2:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_4 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_4, EnableOut: Constant 1
    UDB Clk/Enable \PWMB1:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_4 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_4, EnableOut: Constant 1
    UDB Clk/Enable \PWMSB:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_6 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_6, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing unused cells resulting from optimization
Done removing unused cells.
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = stepF(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => stepF(0)__PA ,
            input => Net_575 ,
            pad => stepF(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_1(0)
        Attributes:
            Alias: scl
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: True
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: HIGH
            SIO Hyst: ENABLED
            SIO Vtrip: MULTIPLIER_0_4_OR_1
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE, SIO, HOTSWAP
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_1(0)__PA ,
            fb => \I2CS:Net_175\ ,
            input => \I2CS:Net_174\ ,
            pad => Pin_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_1(1)
        Attributes:
            Alias: sda
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: True
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: HIGH
            SIO Hyst: ENABLED
            SIO Vtrip: MULTIPLIER_0_4_OR_1
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE, SIO, HOTSWAP
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_1(1)__PA ,
            fb => \I2CS:Net_181\ ,
            input => \I2CS:Net_173\ ,
            pad => Pin_1(1)_PAD );
        Properties:
        {
        }

    Pin : Name = Dir_stepF(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Dir_stepF(0)__PA ,
            pad => Dir_stepF(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SpeedForW(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SpeedForW(0)__PA ,
            input => Net_828 ,
            pad => SpeedForW(0)_PAD );
        Properties:
        {
        }

    Pin : Name = stepB(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => stepB(0)__PA ,
            input => Net_837 ,
            pad => stepB(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Dir_stepB(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Dir_stepB(0)__PA ,
            pad => Dir_stepB(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SpeedBackW(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SpeedBackW(0)__PA ,
            input => Net_909 ,
            pad => SpeedBackW(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MicroF(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MicroF(0)__PA ,
            pad => MicroF(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MicroB(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MicroB(0)__PA ,
            pad => MicroB(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_575, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_1062 * !Net_798
        );
        Output = Net_575 (fanout=1)

    MacroCell: Name=\PWMF1:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWMF1:PWMUDB:runmode_enable\ * \PWMF1:PWMUDB:tc_i\
        );
        Output = \PWMF1:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\PWMF2:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWMF2:PWMUDB:runmode_enable\ * \PWMF2:PWMUDB:tc_i\
        );
        Output = \PWMF2:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\CounterF:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CounterF:CounterUDB:cmp_out_i\ * 
              !\CounterF:CounterUDB:prevCompare\
        );
        Output = \CounterF:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\CounterF:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CounterF:CounterUDB:overflow\ * 
              !\CounterF:CounterUDB:overflow_reg_i\
        );
        Output = \CounterF:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\CounterF:CounterUDB:status_3\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CounterF:CounterUDB:status_1\ * 
              !\CounterF:CounterUDB:underflow_reg_i\
        );
        Output = \CounterF:CounterUDB:status_3\ (fanout=1)

    MacroCell: Name=\CounterF:CounterUDB:upcnt_det\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1062 * !\CounterF:CounterUDB:upcnt_stored\
        );
        Output = \CounterF:CounterUDB:upcnt_det\ (fanout=1)

    MacroCell: Name=\CounterF:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_1062 * \CounterF:CounterUDB:control_7\ * 
              !\CounterF:CounterUDB:upcnt_stored\
            + Net_798 * \CounterF:CounterUDB:control_7\ * 
              !\CounterF:CounterUDB:dwncnt_stored\
        );
        Output = \CounterF:CounterUDB:count_enable\ (fanout=1)

    MacroCell: Name=\PWMSF:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWMSF:PWMUDB:runmode_enable\ * \PWMSF:PWMUDB:tc_i\
        );
        Output = \PWMSF:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\CounterB:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CounterB:CounterUDB:cmp_out_i\ * 
              !\CounterB:CounterUDB:prevCompare\
        );
        Output = \CounterB:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\CounterB:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CounterB:CounterUDB:overflow\ * 
              !\CounterB:CounterUDB:overflow_reg_i\
        );
        Output = \CounterB:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\CounterB:CounterUDB:status_3\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CounterB:CounterUDB:status_1\ * 
              !\CounterB:CounterUDB:underflow_reg_i\
        );
        Output = \CounterB:CounterUDB:status_3\ (fanout=1)

    MacroCell: Name=\CounterB:CounterUDB:upcnt_det\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\CounterB:CounterUDB:upcnt_stored\ * Net_846
        );
        Output = \CounterB:CounterUDB:upcnt_det\ (fanout=1)

    MacroCell: Name=\CounterB:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \CounterB:CounterUDB:control_7\ * 
              !\CounterB:CounterUDB:upcnt_stored\ * Net_846
            + \CounterB:CounterUDB:control_7\ * 
              !\CounterB:CounterUDB:dwncnt_stored\ * Net_847
        );
        Output = \CounterB:CounterUDB:count_enable\ (fanout=1)

    MacroCell: Name=\PWMB2:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWMB2:PWMUDB:runmode_enable\ * \PWMB2:PWMUDB:tc_i\
        );
        Output = \PWMB2:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=Net_837, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_846 * !Net_847
        );
        Output = Net_837 (fanout=1)

    MacroCell: Name=\PWMB1:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWMB1:PWMUDB:runmode_enable\ * \PWMB1:PWMUDB:tc_i\
        );
        Output = \PWMB1:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\PWMSB:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWMSB:PWMUDB:runmode_enable\ * \PWMSB:PWMUDB:tc_i\
        );
        Output = \PWMSB:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\PWMF1:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_720) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWMF1:PWMUDB:control_7\
        );
        Output = \PWMF1:PWMUDB:runmode_enable\ (fanout=2)

    MacroCell: Name=\PWMF1:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_720) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWMF1:PWMUDB:cmp1_less\
        );
        Output = \PWMF1:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWMF1:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_720) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWMF1:PWMUDB:prevCompare1\ * \PWMF1:PWMUDB:cmp1_less\
        );
        Output = \PWMF1:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\PWMF2:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_720) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWMF2:PWMUDB:control_7\
        );
        Output = \PWMF2:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=\PWMF2:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_720) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWMF2:PWMUDB:cmp1_less\
        );
        Output = \PWMF2:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWMF2:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_720) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWMF2:PWMUDB:prevCompare1\ * \PWMF2:PWMUDB:cmp1_less\
        );
        Output = \PWMF2:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_798, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_720) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWMF2:PWMUDB:runmode_enable\ * \PWMF2:PWMUDB:cmp1_less\
        );
        Output = Net_798 (fanout=3)

    MacroCell: Name=\CounterF:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_478) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CounterF:CounterUDB:overflow\
        );
        Output = \CounterF:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\CounterF:CounterUDB:underflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_478) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CounterF:CounterUDB:status_1\
        );
        Output = \CounterF:CounterUDB:underflow_reg_i\ (fanout=1)

    MacroCell: Name=\CounterF:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_478) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CounterF:CounterUDB:cmp_out_i\
        );
        Output = \CounterF:CounterUDB:prevCompare\ (fanout=1)

    MacroCell: Name=\CounterF:CounterUDB:upcnt_stored\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_478) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1062
        );
        Output = \CounterF:CounterUDB:upcnt_stored\ (fanout=2)

    MacroCell: Name=\CounterF:CounterUDB:dwncnt_stored\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_478) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_798
        );
        Output = \CounterF:CounterUDB:dwncnt_stored\ (fanout=1)

    MacroCell: Name=\PWMSF:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_818) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWMSF:PWMUDB:control_7\
        );
        Output = \PWMSF:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=\PWMSF:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_818) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWMSF:PWMUDB:cmp1_less\
        );
        Output = \PWMSF:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWMSF:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_818) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWMSF:PWMUDB:prevCompare1\ * \PWMSF:PWMUDB:cmp1_less\
        );
        Output = \PWMSF:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_828, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_818) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWMSF:PWMUDB:runmode_enable\ * \PWMSF:PWMUDB:cmp1_less\
        );
        Output = Net_828 (fanout=1)

    MacroCell: Name=\CounterB:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_838) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CounterB:CounterUDB:overflow\
        );
        Output = \CounterB:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\CounterB:CounterUDB:underflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_838) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CounterB:CounterUDB:status_1\
        );
        Output = \CounterB:CounterUDB:underflow_reg_i\ (fanout=1)

    MacroCell: Name=\CounterB:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_838) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CounterB:CounterUDB:cmp_out_i\
        );
        Output = \CounterB:CounterUDB:prevCompare\ (fanout=1)

    MacroCell: Name=\CounterB:CounterUDB:upcnt_stored\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_838) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_846
        );
        Output = \CounterB:CounterUDB:upcnt_stored\ (fanout=2)

    MacroCell: Name=\CounterB:CounterUDB:dwncnt_stored\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_838) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_847
        );
        Output = \CounterB:CounterUDB:dwncnt_stored\ (fanout=1)

    MacroCell: Name=\PWMB2:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_835) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWMB2:PWMUDB:control_7\
        );
        Output = \PWMB2:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=\PWMB2:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_835) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWMB2:PWMUDB:cmp1_less\
        );
        Output = \PWMB2:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWMB2:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_835) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWMB2:PWMUDB:prevCompare1\ * \PWMB2:PWMUDB:cmp1_less\
        );
        Output = \PWMB2:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_847, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_835) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWMB2:PWMUDB:runmode_enable\ * \PWMB2:PWMUDB:cmp1_less\
        );
        Output = Net_847 (fanout=3)

    MacroCell: Name=\PWMB1:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_835) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWMB1:PWMUDB:control_7\
        );
        Output = \PWMB1:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=\PWMB1:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_835) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWMB1:PWMUDB:cmp1_less\
        );
        Output = \PWMB1:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWMB1:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_835) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWMB1:PWMUDB:prevCompare1\ * \PWMB1:PWMUDB:cmp1_less\
        );
        Output = \PWMB1:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_846, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_835) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWMB1:PWMUDB:runmode_enable\ * \PWMB1:PWMUDB:cmp1_less\
        );
        Output = Net_846 (fanout=4)

    MacroCell: Name=\PWMSB:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_899) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWMSB:PWMUDB:control_7\
        );
        Output = \PWMSB:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=\PWMSB:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_899) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWMSB:PWMUDB:cmp1_less\
        );
        Output = \PWMSB:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWMSB:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_899) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWMSB:PWMUDB:prevCompare1\ * \PWMSB:PWMUDB:cmp1_less\
        );
        Output = \PWMSB:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_909, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_899) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWMSB:PWMUDB:runmode_enable\ * \PWMSB:PWMUDB:cmp1_less\
        );
        Output = Net_909 (fanout=1)

    MacroCell: Name=Net_1062, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1066) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\step_1:zero\ * \step_1:StateMachine_2_1\ * \step_1:Forw\
            + !\step_1:StateMachine_2_0\
        );
        Output = Net_1062 (fanout=4)

    MacroCell: Name=\step_1:StateMachine_2_1\, Mode=(T-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1066) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\step_1:zero\ * \step_1:StateMachine_2_0\ * \step_1:Forw\
        );
        Output = \step_1:StateMachine_2_1\ (fanout=1)

    MacroCell: Name=\step_1:StateMachine_2_0\, Mode=(T-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1066) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\step_1:zero\ * \step_1:Forw\
        );
        Output = \step_1:StateMachine_2_0\ (fanout=2)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\PWMF1:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_720 ,
            cs_addr_2 => \PWMF1:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWMF1:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWMF1:PWMUDB:cmp1_less\ ,
            z0_comb => \PWMF1:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWMF1:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWMF2:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_720 ,
            cs_addr_2 => \PWMF2:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWMF2:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWMF2:PWMUDB:cmp1_less\ ,
            z0_comb => \PWMF2:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWMF2:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\CounterF:CounterUDB:sC8:counterdp:u0\
        PORT MAP (
            clock => Net_478 ,
            cs_addr_2 => \CounterF:CounterUDB:upcnt_det\ ,
            cs_addr_1 => \CounterF:CounterUDB:count_enable\ ,
            z0_comb => \CounterF:CounterUDB:status_1\ ,
            f0_comb => \CounterF:CounterUDB:overflow\ ,
            ce1_comb => \CounterF:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \CounterF:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \CounterF:CounterUDB:status_5\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWMSF:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_818 ,
            cs_addr_2 => \PWMSF:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWMSF:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWMSF:PWMUDB:cmp1_less\ ,
            z0_comb => \PWMSF:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWMSF:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\CounterB:CounterUDB:sC8:counterdp:u0\
        PORT MAP (
            clock => Net_838 ,
            cs_addr_2 => \CounterB:CounterUDB:upcnt_det\ ,
            cs_addr_1 => \CounterB:CounterUDB:count_enable\ ,
            z0_comb => \CounterB:CounterUDB:status_1\ ,
            f0_comb => \CounterB:CounterUDB:overflow\ ,
            ce1_comb => \CounterB:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \CounterB:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \CounterB:CounterUDB:status_5\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWMB2:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_835 ,
            cs_addr_2 => \PWMB2:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWMB2:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWMB2:PWMUDB:cmp1_less\ ,
            z0_comb => \PWMB2:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWMB2:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWMB1:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_835 ,
            cs_addr_2 => \PWMB1:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWMB1:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWMB1:PWMUDB:cmp1_less\ ,
            z0_comb => \PWMB1:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWMB1:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWMSB:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_899 ,
            cs_addr_2 => \PWMSB:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWMSB:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWMSB:PWMUDB:cmp1_less\ ,
            z0_comb => \PWMSB:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWMSB:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\step_1:Forward:u0\
        PORT MAP (
            clock => Net_1066 ,
            cs_addr_0 => \step_1:Forward_select_0\ ,
            z0_comb => \step_1:zero\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000010000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111001000000000000000010000111100000001000000000000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\PWMF1:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_720 ,
            status_3 => \PWMF1:PWMUDB:status_3\ ,
            status_2 => \PWMF1:PWMUDB:status_2\ ,
            status_0 => \PWMF1:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWMF2:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_720 ,
            status_3 => \PWMF2:PWMUDB:status_3\ ,
            status_2 => \PWMF2:PWMUDB:status_2\ ,
            status_0 => \PWMF2:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\CounterF:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            clock => Net_478 ,
            status_6 => \CounterF:CounterUDB:status_6\ ,
            status_5 => \CounterF:CounterUDB:status_5\ ,
            status_3 => \CounterF:CounterUDB:status_3\ ,
            status_2 => \CounterF:CounterUDB:status_2\ ,
            status_1 => \CounterF:CounterUDB:status_1\ ,
            status_0 => \CounterF:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWMSF:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_818 ,
            status_3 => \PWMSF:PWMUDB:status_3\ ,
            status_2 => \PWMSF:PWMUDB:status_2\ ,
            status_0 => \PWMSF:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\CounterB:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            clock => Net_838 ,
            status_6 => \CounterB:CounterUDB:status_6\ ,
            status_5 => \CounterB:CounterUDB:status_5\ ,
            status_3 => \CounterB:CounterUDB:status_3\ ,
            status_2 => \CounterB:CounterUDB:status_2\ ,
            status_1 => \CounterB:CounterUDB:status_1\ ,
            status_0 => \CounterB:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWMB2:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_835 ,
            status_3 => \PWMB2:PWMUDB:status_3\ ,
            status_2 => \PWMB2:PWMUDB:status_2\ ,
            status_0 => \PWMB2:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWMB1:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_835 ,
            status_3 => \PWMB1:PWMUDB:status_3\ ,
            status_2 => \PWMB1:PWMUDB:status_2\ ,
            status_0 => \PWMB1:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWMSB:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_899 ,
            status_3 => \PWMSB:PWMUDB:status_3\ ,
            status_2 => \PWMSB:PWMUDB:status_2\ ,
            status_0 => \PWMSB:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\PWMF1:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_720 ,
            control_7 => \PWMF1:PWMUDB:control_7\ ,
            control_6 => \PWMF1:PWMUDB:control_6\ ,
            control_5 => \PWMF1:PWMUDB:control_5\ ,
            control_4 => \PWMF1:PWMUDB:control_4\ ,
            control_3 => \PWMF1:PWMUDB:control_3\ ,
            control_2 => \PWMF1:PWMUDB:control_2\ ,
            control_1 => \PWMF1:PWMUDB:control_1\ ,
            control_0 => \PWMF1:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWMF2:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_720 ,
            control_7 => \PWMF2:PWMUDB:control_7\ ,
            control_6 => \PWMF2:PWMUDB:control_6\ ,
            control_5 => \PWMF2:PWMUDB:control_5\ ,
            control_4 => \PWMF2:PWMUDB:control_4\ ,
            control_3 => \PWMF2:PWMUDB:control_3\ ,
            control_2 => \PWMF2:PWMUDB:control_2\ ,
            control_1 => \PWMF2:PWMUDB:control_1\ ,
            control_0 => \PWMF2:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\CounterF:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => Net_478 ,
            control_7 => \CounterF:CounterUDB:control_7\ ,
            control_6 => \CounterF:CounterUDB:control_6\ ,
            control_5 => \CounterF:CounterUDB:control_5\ ,
            control_4 => \CounterF:CounterUDB:control_4\ ,
            control_3 => \CounterF:CounterUDB:control_3\ ,
            control_2 => \CounterF:CounterUDB:control_2\ ,
            control_1 => \CounterF:CounterUDB:control_1\ ,
            control_0 => \CounterF:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWMSF:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_818 ,
            control_7 => \PWMSF:PWMUDB:control_7\ ,
            control_6 => \PWMSF:PWMUDB:control_6\ ,
            control_5 => \PWMSF:PWMUDB:control_5\ ,
            control_4 => \PWMSF:PWMUDB:control_4\ ,
            control_3 => \PWMSF:PWMUDB:control_3\ ,
            control_2 => \PWMSF:PWMUDB:control_2\ ,
            control_1 => \PWMSF:PWMUDB:control_1\ ,
            control_0 => \PWMSF:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\CounterB:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => Net_838 ,
            control_7 => \CounterB:CounterUDB:control_7\ ,
            control_6 => \CounterB:CounterUDB:control_6\ ,
            control_5 => \CounterB:CounterUDB:control_5\ ,
            control_4 => \CounterB:CounterUDB:control_4\ ,
            control_3 => \CounterB:CounterUDB:control_3\ ,
            control_2 => \CounterB:CounterUDB:control_2\ ,
            control_1 => \CounterB:CounterUDB:control_1\ ,
            control_0 => \CounterB:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWMB2:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_835 ,
            control_7 => \PWMB2:PWMUDB:control_7\ ,
            control_6 => \PWMB2:PWMUDB:control_6\ ,
            control_5 => \PWMB2:PWMUDB:control_5\ ,
            control_4 => \PWMB2:PWMUDB:control_4\ ,
            control_3 => \PWMB2:PWMUDB:control_3\ ,
            control_2 => \PWMB2:PWMUDB:control_2\ ,
            control_1 => \PWMB2:PWMUDB:control_1\ ,
            control_0 => \PWMB2:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWMB1:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_835 ,
            control_7 => \PWMB1:PWMUDB:control_7\ ,
            control_6 => \PWMB1:PWMUDB:control_6\ ,
            control_5 => \PWMB1:PWMUDB:control_5\ ,
            control_4 => \PWMB1:PWMUDB:control_4\ ,
            control_3 => \PWMB1:PWMUDB:control_3\ ,
            control_2 => \PWMB1:PWMUDB:control_2\ ,
            control_1 => \PWMB1:PWMUDB:control_1\ ,
            control_0 => \PWMB1:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWMSB:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_899 ,
            control_7 => \PWMSB:PWMUDB:control_7\ ,
            control_6 => \PWMSB:PWMUDB:control_6\ ,
            control_5 => \PWMSB:PWMUDB:control_5\ ,
            control_4 => \PWMSB:PWMUDB:control_4\ ,
            control_3 => \PWMSB:PWMUDB:control_3\ ,
            control_2 => \PWMSB:PWMUDB:control_2\ ,
            control_1 => \PWMSB:PWMUDB:control_1\ ,
            control_0 => \PWMSB:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\step_1:CtrlReg_Dir:Sync:ctrl_reg\
        PORT MAP (
            clock => Net_1066 ,
            control_7 => \step_1:CtrlReg_Dir:control_7\ ,
            control_6 => \step_1:CtrlReg_Dir:control_6\ ,
            control_5 => \step_1:CtrlReg_Dir:control_5\ ,
            control_4 => \step_1:CtrlReg_Dir:control_4\ ,
            control_3 => \step_1:CtrlReg_Dir:control_3\ ,
            control_2 => \step_1:CtrlReg_Dir:control_2\ ,
            control_1 => \step_1:CtrlReg_Dir:control_1\ ,
            control_0 => \step_1:Forw\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00000001"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 1
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\step_1:CtrlReg_Run:Sync:ctrl_reg\
        PORT MAP (
            clock => Net_1066 ,
            control_7 => \step_1:CtrlReg_Run:control_7\ ,
            control_6 => \step_1:CtrlReg_Run:control_6\ ,
            control_5 => \step_1:CtrlReg_Run:control_5\ ,
            control_4 => \step_1:CtrlReg_Run:control_4\ ,
            control_3 => \step_1:CtrlReg_Run:control_3\ ,
            control_2 => \step_1:CtrlReg_Run:control_2\ ,
            control_1 => \step_1:CtrlReg_Run:control_1\ ,
            control_0 => \step_1:Forward_select_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00000001"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 1
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\I2CS:isr\
        PORT MAP (
            interrupt => \I2CS:Net_172\ );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    7 :    1 :    8 : 87.50 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    1 :   31 :   32 :  3.13 %
IO                            :   13 :   35 :   48 : 27.08 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    1 :    0 :    1 : 100.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   54 :  138 :  192 : 28.13 %
  Unique P-terms              :   57 :  327 :  384 : 14.84 %
  Total P-terms               :   57 :      :      :        
  Datapath Cells              :    9 :   15 :   24 : 37.50 %
  Status Cells                :    8 :   16 :   24 : 33.33 %
    StatusI Registers         :    8 :      :      :        
  Control Cells               :   10 :   14 :   24 : 41.67 %
    Control Registers         :   10 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.093ms
Tech Mapping phase: Elapsed time ==> 0s.176ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_2@[IOP=(2)][IoId=(2)] : Dir_stepB(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : Dir_stepF(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : MicroB(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : MicroF(0) (fixed)
[IOP=(12)][IoId=(4)] : Pin_1(0) (fixed)
IO_5@[IOP=(12)][IoId=(5)] : Pin_1(1) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : Pin_1_SIOREF_0 (fixed)
IO_7@[IOP=(3)][IoId=(7)] : SpeedBackW(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : SpeedForW(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : stepB(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : stepF(0) (fixed)
Analog Placement phase: Elapsed time ==> 0s.021ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.308ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 1.4 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   24 :   24 :   48 :  50.00%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            3.46
                   Pterms :            2.38
               Macrocells :            2.25
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.073ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         12 :       5.83 :       4.50
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\CounterF:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_478) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CounterF:CounterUDB:overflow\
        );
        Output = \CounterF:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,0)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\CounterF:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CounterF:CounterUDB:overflow\ * 
              !\CounterF:CounterUDB:overflow_reg_i\
        );
        Output = \CounterF:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\PWMF2:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_720) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWMF2:PWMUDB:prevCompare1\ * \PWMF2:PWMUDB:cmp1_less\
        );
        Output = \PWMF2:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWMF2:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_720) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWMF2:PWMUDB:control_7\
        );
        Output = \PWMF2:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_798, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_720) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWMF2:PWMUDB:runmode_enable\ * \PWMF2:PWMUDB:cmp1_less\
        );
        Output = Net_798 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,1)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\PWMF2:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_720) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWMF2:PWMUDB:cmp1_less\
        );
        Output = \PWMF2:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWMF2:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_720 ,
        cs_addr_2 => \PWMF2:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWMF2:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWMF2:PWMUDB:cmp1_less\ ,
        z0_comb => \PWMF2:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWMF2:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\PWMF2:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_720 ,
        status_3 => \PWMF2:PWMUDB:status_3\ ,
        status_2 => \PWMF2:PWMUDB:status_2\ ,
        status_0 => \PWMF2:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWMF2:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_720 ,
        control_7 => \PWMF2:PWMUDB:control_7\ ,
        control_6 => \PWMF2:PWMUDB:control_6\ ,
        control_5 => \PWMF2:PWMUDB:control_5\ ,
        control_4 => \PWMF2:PWMUDB:control_4\ ,
        control_3 => \PWMF2:PWMUDB:control_3\ ,
        control_2 => \PWMF2:PWMUDB:control_2\ ,
        control_1 => \PWMF2:PWMUDB:control_1\ ,
        control_0 => \PWMF2:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=3, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\CounterF:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_1062 * \CounterF:CounterUDB:control_7\ * 
              !\CounterF:CounterUDB:upcnt_stored\
            + Net_798 * \CounterF:CounterUDB:control_7\ * 
              !\CounterF:CounterUDB:dwncnt_stored\
        );
        Output = \CounterF:CounterUDB:count_enable\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\CounterF:CounterUDB:upcnt_stored\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_478) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1062
        );
        Output = \CounterF:CounterUDB:upcnt_stored\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\CounterF:CounterUDB:dwncnt_stored\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_478) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_798
        );
        Output = \CounterF:CounterUDB:dwncnt_stored\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,2)][LB=1] #macrocells=2, #inputs=4, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\CounterF:CounterUDB:upcnt_det\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1062 * !\CounterF:CounterUDB:upcnt_stored\
        );
        Output = \CounterF:CounterUDB:upcnt_det\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWMF2:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWMF2:PWMUDB:runmode_enable\ * \PWMF2:PWMUDB:tc_i\
        );
        Output = \PWMF2:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\CounterF:CounterUDB:sC8:counterdp:u0\
    PORT MAP (
        clock => Net_478 ,
        cs_addr_2 => \CounterF:CounterUDB:upcnt_det\ ,
        cs_addr_1 => \CounterF:CounterUDB:count_enable\ ,
        z0_comb => \CounterF:CounterUDB:status_1\ ,
        f0_comb => \CounterF:CounterUDB:overflow\ ,
        ce1_comb => \CounterF:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \CounterF:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \CounterF:CounterUDB:status_5\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\CounterF:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        clock => Net_478 ,
        status_6 => \CounterF:CounterUDB:status_6\ ,
        status_5 => \CounterF:CounterUDB:status_5\ ,
        status_3 => \CounterF:CounterUDB:status_3\ ,
        status_2 => \CounterF:CounterUDB:status_2\ ,
        status_1 => \CounterF:CounterUDB:status_1\ ,
        status_0 => \CounterF:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\CounterF:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => Net_478 ,
        control_7 => \CounterF:CounterUDB:control_7\ ,
        control_6 => \CounterF:CounterUDB:control_6\ ,
        control_5 => \CounterF:CounterUDB:control_5\ ,
        control_4 => \CounterF:CounterUDB:control_4\ ,
        control_3 => \CounterF:CounterUDB:control_3\ ,
        control_2 => \CounterF:CounterUDB:control_2\ ,
        control_1 => \CounterF:CounterUDB:control_1\ ,
        control_0 => \CounterF:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=4, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\PWMF1:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWMF1:PWMUDB:runmode_enable\ * \PWMF1:PWMUDB:tc_i\
        );
        Output = \PWMF1:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWMF1:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_720) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWMF1:PWMUDB:control_7\
        );
        Output = \PWMF1:PWMUDB:runmode_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWMF1:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_720) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWMF1:PWMUDB:cmp1_less\
        );
        Output = \PWMF1:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\CounterF:CounterUDB:status_3\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CounterF:CounterUDB:status_1\ * 
              !\CounterF:CounterUDB:underflow_reg_i\
        );
        Output = \CounterF:CounterUDB:status_3\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,3)][LB=1] #macrocells=2, #inputs=4, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\PWMF1:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_720) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWMF1:PWMUDB:prevCompare1\ * \PWMF1:PWMUDB:cmp1_less\
        );
        Output = \PWMF1:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\CounterF:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CounterF:CounterUDB:cmp_out_i\ * 
              !\CounterF:CounterUDB:prevCompare\
        );
        Output = \CounterF:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWMF1:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_720 ,
        cs_addr_2 => \PWMF1:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWMF1:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWMF1:PWMUDB:cmp1_less\ ,
        z0_comb => \PWMF1:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWMF1:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\PWMF1:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_720 ,
        status_3 => \PWMF1:PWMUDB:status_3\ ,
        status_2 => \PWMF1:PWMUDB:status_2\ ,
        status_0 => \PWMF1:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWMF1:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_720 ,
        control_7 => \PWMF1:PWMUDB:control_7\ ,
        control_6 => \PWMF1:PWMUDB:control_6\ ,
        control_5 => \PWMF1:PWMUDB:control_5\ ,
        control_4 => \PWMF1:PWMUDB:control_4\ ,
        control_3 => \PWMF1:PWMUDB:control_3\ ,
        control_2 => \PWMF1:PWMUDB:control_2\ ,
        control_1 => \PWMF1:PWMUDB:control_1\ ,
        control_0 => \PWMF1:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\PWMB2:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_835) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWMB2:PWMUDB:cmp1_less\
        );
        Output = \PWMB2:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_837, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_846 * !Net_847
        );
        Output = Net_837 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWMB1:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_835) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWMB1:PWMUDB:cmp1_less\
        );
        Output = \PWMB1:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,4)][LB=1] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\PWMB2:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_835) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWMB2:PWMUDB:prevCompare1\ * \PWMB2:PWMUDB:cmp1_less\
        );
        Output = \PWMB2:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWMB1:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_835) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWMB1:PWMUDB:control_7\
        );
        Output = \PWMB1:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWMB2:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWMB2:PWMUDB:runmode_enable\ * \PWMB2:PWMUDB:tc_i\
        );
        Output = \PWMB2:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWMB1:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_835) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWMB1:PWMUDB:prevCompare1\ * \PWMB1:PWMUDB:cmp1_less\
        );
        Output = \PWMB1:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWMB2:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_835 ,
        cs_addr_2 => \PWMB2:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWMB2:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWMB2:PWMUDB:cmp1_less\ ,
        z0_comb => \PWMB2:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWMB2:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\PWMB2:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_835 ,
        status_3 => \PWMB2:PWMUDB:status_3\ ,
        status_2 => \PWMB2:PWMUDB:status_2\ ,
        status_0 => \PWMB2:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWMB1:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_835 ,
        control_7 => \PWMB1:PWMUDB:control_7\ ,
        control_6 => \PWMB1:PWMUDB:control_6\ ,
        control_5 => \PWMB1:PWMUDB:control_5\ ,
        control_4 => \PWMB1:PWMUDB:control_4\ ,
        control_3 => \PWMB1:PWMUDB:control_3\ ,
        control_2 => \PWMB1:PWMUDB:control_2\ ,
        control_1 => \PWMB1:PWMUDB:control_1\ ,
        control_0 => \PWMB1:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\CounterF:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_478) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CounterF:CounterUDB:cmp_out_i\
        );
        Output = \CounterF:CounterUDB:prevCompare\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,5)][LB=1] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=Net_846, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_835) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWMB1:PWMUDB:runmode_enable\ * \PWMB1:PWMUDB:cmp1_less\
        );
        Output = Net_846 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\PWMB1:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWMB1:PWMUDB:runmode_enable\ * \PWMB1:PWMUDB:tc_i\
        );
        Output = \PWMB1:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWMB1:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_835 ,
        cs_addr_2 => \PWMB1:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWMB1:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWMB1:PWMUDB:cmp1_less\ ,
        z0_comb => \PWMB1:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWMB1:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\PWMB1:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_835 ,
        status_3 => \PWMB1:PWMUDB:status_3\ ,
        status_2 => \PWMB1:PWMUDB:status_2\ ,
        status_0 => \PWMB1:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\PWMSF:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_818) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWMSF:PWMUDB:prevCompare1\ * \PWMSF:PWMUDB:cmp1_less\
        );
        Output = \PWMSF:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWMSF:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_818) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWMSF:PWMUDB:cmp1_less\
        );
        Output = \PWMSF:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_828, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_818) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWMSF:PWMUDB:runmode_enable\ * \PWMSF:PWMUDB:cmp1_less\
        );
        Output = Net_828 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWMSF:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_818) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWMSF:PWMUDB:control_7\
        );
        Output = \PWMSF:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,0)][LB=1] #macrocells=2, #inputs=4, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\PWMSF:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWMSF:PWMUDB:runmode_enable\ * \PWMSF:PWMUDB:tc_i\
        );
        Output = \PWMSF:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_909, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_899) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWMSB:PWMUDB:runmode_enable\ * \PWMSB:PWMUDB:cmp1_less\
        );
        Output = Net_909 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWMSF:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_818 ,
        cs_addr_2 => \PWMSF:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWMSF:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWMSF:PWMUDB:cmp1_less\ ,
        z0_comb => \PWMSF:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWMSF:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\PWMSF:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_818 ,
        status_3 => \PWMSF:PWMUDB:status_3\ ,
        status_2 => \PWMSF:PWMUDB:status_2\ ,
        status_0 => \PWMSF:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWMSF:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_818 ,
        control_7 => \PWMSF:PWMUDB:control_7\ ,
        control_6 => \PWMSF:PWMUDB:control_6\ ,
        control_5 => \PWMSF:PWMUDB:control_5\ ,
        control_4 => \PWMSF:PWMUDB:control_4\ ,
        control_3 => \PWMSF:PWMUDB:control_3\ ,
        control_2 => \PWMSF:PWMUDB:control_2\ ,
        control_1 => \PWMSF:PWMUDB:control_1\ ,
        control_0 => \PWMSF:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=3, #inputs=3, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\PWMSB:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_899) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWMSB:PWMUDB:prevCompare1\ * \PWMSB:PWMUDB:cmp1_less\
        );
        Output = \PWMSB:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWMSB:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_899) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWMSB:PWMUDB:cmp1_less\
        );
        Output = \PWMSB:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\PWMSB:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_899) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWMSB:PWMUDB:control_7\
        );
        Output = \PWMSB:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,1)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\PWMSB:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWMSB:PWMUDB:runmode_enable\ * \PWMSB:PWMUDB:tc_i\
        );
        Output = \PWMSB:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWMSB:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_899 ,
        cs_addr_2 => \PWMSB:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWMSB:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWMSB:PWMUDB:cmp1_less\ ,
        z0_comb => \PWMSB:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWMSB:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\PWMSB:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_899 ,
        status_3 => \PWMSB:PWMUDB:status_3\ ,
        status_2 => \PWMSB:PWMUDB:status_2\ ,
        status_0 => \PWMSB:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWMSB:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_899 ,
        control_7 => \PWMSB:PWMUDB:control_7\ ,
        control_6 => \PWMSB:PWMUDB:control_6\ ,
        control_5 => \PWMSB:PWMUDB:control_5\ ,
        control_4 => \PWMSB:PWMUDB:control_4\ ,
        control_3 => \PWMSB:PWMUDB:control_3\ ,
        control_2 => \PWMSB:PWMUDB:control_2\ ,
        control_1 => \PWMSB:PWMUDB:control_1\ ,
        control_0 => \PWMSB:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\step_1:StateMachine_2_1\, Mode=(T-Register) @ [UDB=(3,2)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1066) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\step_1:zero\ * \step_1:StateMachine_2_0\ * \step_1:Forw\
        );
        Output = \step_1:StateMachine_2_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\step_1:StateMachine_2_0\, Mode=(T-Register) @ [UDB=(3,2)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1066) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\step_1:zero\ * \step_1:Forw\
        );
        Output = \step_1:StateMachine_2_0\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,2)][LB=1] #macrocells=1, #inputs=4, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_1062, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1066) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\step_1:zero\ * \step_1:StateMachine_2_1\ * \step_1:Forw\
            + !\step_1:StateMachine_2_0\
        );
        Output = Net_1062 (fanout=4)
        Properties               : 
        {
        }
}

controlcell: Name =\step_1:CtrlReg_Dir:Sync:ctrl_reg\
    PORT MAP (
        clock => Net_1066 ,
        control_7 => \step_1:CtrlReg_Dir:control_7\ ,
        control_6 => \step_1:CtrlReg_Dir:control_6\ ,
        control_5 => \step_1:CtrlReg_Dir:control_5\ ,
        control_4 => \step_1:CtrlReg_Dir:control_4\ ,
        control_3 => \step_1:CtrlReg_Dir:control_3\ ,
        control_2 => \step_1:CtrlReg_Dir:control_2\ ,
        control_1 => \step_1:CtrlReg_Dir:control_1\ ,
        control_0 => \step_1:Forw\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00000001"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 1
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=3, #inputs=5, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\CounterF:CounterUDB:underflow_reg_i\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_478) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CounterF:CounterUDB:status_1\
        );
        Output = \CounterF:CounterUDB:underflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_575, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_1062 * !Net_798
        );
        Output = Net_575 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\CounterB:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CounterB:CounterUDB:overflow\ * 
              !\CounterB:CounterUDB:overflow_reg_i\
        );
        Output = \CounterB:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,3)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\CounterB:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_838) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CounterB:CounterUDB:overflow\
        );
        Output = \CounterB:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\step_1:Forward:u0\
    PORT MAP (
        clock => Net_1066 ,
        cs_addr_0 => \step_1:Forward_select_0\ ,
        z0_comb => \step_1:zero\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000010000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111001000000000000000010000111100000001000000000000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\step_1:CtrlReg_Run:Sync:ctrl_reg\
    PORT MAP (
        clock => Net_1066 ,
        control_7 => \step_1:CtrlReg_Run:control_7\ ,
        control_6 => \step_1:CtrlReg_Run:control_6\ ,
        control_5 => \step_1:CtrlReg_Run:control_5\ ,
        control_4 => \step_1:CtrlReg_Run:control_4\ ,
        control_3 => \step_1:CtrlReg_Run:control_3\ ,
        control_2 => \step_1:CtrlReg_Run:control_2\ ,
        control_1 => \step_1:CtrlReg_Run:control_1\ ,
        control_0 => \step_1:Forward_select_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00000001"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 1
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=3, #inputs=3, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\CounterB:CounterUDB:dwncnt_stored\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_838) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_847
        );
        Output = \CounterB:CounterUDB:dwncnt_stored\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\CounterB:CounterUDB:upcnt_stored\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_838) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_846
        );
        Output = \CounterB:CounterUDB:upcnt_stored\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\CounterB:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_838) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CounterB:CounterUDB:cmp_out_i\
        );
        Output = \CounterB:CounterUDB:prevCompare\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,4)][LB=1] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\PWMB2:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_835) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWMB2:PWMUDB:control_7\
        );
        Output = \PWMB2:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\CounterB:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CounterB:CounterUDB:cmp_out_i\ * 
              !\CounterB:CounterUDB:prevCompare\
        );
        Output = \CounterB:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

controlcell: Name =\PWMB2:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_835 ,
        control_7 => \PWMB2:PWMUDB:control_7\ ,
        control_6 => \PWMB2:PWMUDB:control_6\ ,
        control_5 => \PWMB2:PWMUDB:control_5\ ,
        control_4 => \PWMB2:PWMUDB:control_4\ ,
        control_3 => \PWMB2:PWMUDB:control_3\ ,
        control_2 => \PWMB2:PWMUDB:control_2\ ,
        control_1 => \PWMB2:PWMUDB:control_1\ ,
        control_0 => \PWMB2:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=0] #macrocells=3, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\CounterB:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \CounterB:CounterUDB:control_7\ * 
              !\CounterB:CounterUDB:upcnt_stored\ * Net_846
            + \CounterB:CounterUDB:control_7\ * 
              !\CounterB:CounterUDB:dwncnt_stored\ * Net_847
        );
        Output = \CounterB:CounterUDB:count_enable\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_847, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_835) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWMB2:PWMUDB:runmode_enable\ * \PWMB2:PWMUDB:cmp1_less\
        );
        Output = Net_847 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\CounterB:CounterUDB:upcnt_det\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\CounterB:CounterUDB:upcnt_stored\ * Net_846
        );
        Output = \CounterB:CounterUDB:upcnt_det\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,5)][LB=1] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\CounterB:CounterUDB:underflow_reg_i\, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_838) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CounterB:CounterUDB:status_1\
        );
        Output = \CounterB:CounterUDB:underflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\CounterB:CounterUDB:status_3\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CounterB:CounterUDB:status_1\ * 
              !\CounterB:CounterUDB:underflow_reg_i\
        );
        Output = \CounterB:CounterUDB:status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\CounterB:CounterUDB:sC8:counterdp:u0\
    PORT MAP (
        clock => Net_838 ,
        cs_addr_2 => \CounterB:CounterUDB:upcnt_det\ ,
        cs_addr_1 => \CounterB:CounterUDB:count_enable\ ,
        z0_comb => \CounterB:CounterUDB:status_1\ ,
        f0_comb => \CounterB:CounterUDB:overflow\ ,
        ce1_comb => \CounterB:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \CounterB:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \CounterB:CounterUDB:status_5\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\CounterB:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        clock => Net_838 ,
        status_6 => \CounterB:CounterUDB:status_6\ ,
        status_5 => \CounterB:CounterUDB:status_5\ ,
        status_3 => \CounterB:CounterUDB:status_3\ ,
        status_2 => \CounterB:CounterUDB:status_2\ ,
        status_1 => \CounterB:CounterUDB:status_1\ ,
        status_0 => \CounterB:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\CounterB:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => Net_838 ,
        control_7 => \CounterB:CounterUDB:control_7\ ,
        control_6 => \CounterB:CounterUDB:control_6\ ,
        control_5 => \CounterB:CounterUDB:control_5\ ,
        control_4 => \CounterB:CounterUDB:control_4\ ,
        control_3 => \CounterB:CounterUDB:control_3\ ,
        control_2 => \CounterB:CounterUDB:control_2\ ,
        control_1 => \CounterB:CounterUDB:control_1\ ,
        control_0 => \CounterB:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(15)] 
    interrupt: Name =\I2CS:isr\
        PORT MAP (
            interrupt => \I2CS:Net_172\ );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = stepF(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => stepF(0)__PA ,
        input => Net_575 ,
        pad => stepF(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Dir_stepF(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Dir_stepF(0)__PA ,
        pad => Dir_stepF(0)_PAD );
    Properties:
    {
    }

Port 1 is empty
Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = MicroF(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MicroF(0)__PA ,
        pad => MicroF(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = MicroB(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MicroB(0)__PA ,
        pad => MicroB(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Dir_stepB(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Dir_stepB(0)__PA ,
        pad => Dir_stepB(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = stepB(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => stepB(0)__PA ,
        input => Net_837 ,
        pad => stepB(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=6]: 
Pin : Name = SpeedForW(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SpeedForW(0)__PA ,
        input => Net_828 ,
        pad => SpeedForW(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = SpeedBackW(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SpeedBackW(0)__PA ,
        input => Net_909 ,
        pad => SpeedBackW(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=4]: 
Pin : Name = Pin_1(0)
    Attributes:
        Alias: scl
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: True
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: HIGH
        SIO Hyst: ENABLED
        SIO Vtrip: MULTIPLIER_0_4_OR_1
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE, SIO, HOTSWAP
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_1(0)__PA ,
        fb => \I2CS:Net_175\ ,
        input => \I2CS:Net_174\ ,
        pad => Pin_1(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Pin_1(1)
    Attributes:
        Alias: sda
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: True
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: HIGH
        SIO Hyst: ENABLED
        SIO Vtrip: MULTIPLIER_0_4_OR_1
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE, SIO, HOTSWAP
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_1(1)__PA ,
        fb => \I2CS:Net_181\ ,
        input => \I2CS:Net_173\ ,
        pad => Pin_1(1)_PAD );
    Properties:
    {
    }

Port 15 is empty
ARM group 0: empty
CAN 2.0b group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_478 ,
            dclk_0 => Net_478_local ,
            dclk_glb_1 => Net_838 ,
            dclk_1 => Net_838_local ,
            dclk_glb_2 => Net_899 ,
            dclk_2 => Net_899_local ,
            dclk_glb_3 => Net_818 ,
            dclk_3 => Net_818_local ,
            dclk_glb_4 => Net_720 ,
            dclk_4 => Net_720_local ,
            dclk_glb_5 => Net_1066 ,
            dclk_5 => Net_1066_local ,
            dclk_glb_6 => Net_835 ,
            dclk_6 => Net_835_local );
        Properties:
        {
        }
Comparator group 0: empty
Digital Filter Block group 0: empty
Delta-Sigma ADC group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: 
    I2C Block @ F(I2C,0): 
    i2ccell: Name =\I2CS:I2C_Prim\
        PORT MAP (
            scl_in => \I2CS:Net_175\ ,
            sda_in => \I2CS:Net_181\ ,
            scl_out => \I2CS:Net_174\ ,
            sda_out => \I2CS:Net_173\ ,
            interrupt => \I2CS:Net_172\ );
        Properties:
        {
            cy_registers = ""
            use_wakeup = 0
        }
Segment LCD group 0: empty
LVD group 0: empty
PM group 0: empty
Analog (SC/CT) Blocks group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: empty
Opamp group 0: empty
CapSense Buffers group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR ADC group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |               | 
Port | Pin | Fixed |      Type |       Drive Mode |          Name | Connections
-----+-----+-------+-----------+------------------+---------------+---------------------------------------
   0 |   0 |     * |      NONE |         CMOS_OUT |      stepF(0) | In(Net_575)
     |   1 |     * |      NONE |         CMOS_OUT |  Dir_stepF(0) | 
-----+-----+-------+-----------+------------------+---------------+---------------------------------------
   2 |   0 |     * |      NONE |     HI_Z_DIGITAL |     MicroF(0) | 
     |   1 |     * |      NONE |     HI_Z_DIGITAL |     MicroB(0) | 
     |   2 |     * |      NONE |         CMOS_OUT |  Dir_stepB(0) | 
     |   3 |     * |      NONE |         CMOS_OUT |      stepB(0) | In(Net_837)
-----+-----+-------+-----------+------------------+---------------+---------------------------------------
   3 |   6 |     * |      NONE |         CMOS_OUT |  SpeedForW(0) | In(Net_828)
     |   7 |     * |      NONE |         CMOS_OUT | SpeedBackW(0) | In(Net_909)
-----+-----+-------+-----------+------------------+---------------+---------------------------------------
  12 |   4 |     * |      NONE |    OPEN_DRAIN_LO |      Pin_1(0) | FB(\I2CS:Net_175\), In(\I2CS:Net_174\)
     |   5 |     * |      NONE |    OPEN_DRAIN_LO |      Pin_1(1) | FB(\I2CS:Net_181\), In(\I2CS:Net_173\)
----------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.004ms
Digital Placement phase: Elapsed time ==> 1s.787ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 2s.301ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.328ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.063ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in version_02_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.644ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.410ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 6s.125ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 6s.126ms
API generation phase: Elapsed time ==> 2s.296ms
Dependency generation phase: Elapsed time ==> 0s.038ms
Cleanup phase: Elapsed time ==> 0s.005ms
