# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Lab6_Counter.srcs/sources_1/new/mod_M_Counter.vhd" \
"../../../../Lab6_Counter.srcs/sim_1/new/mod_M_Counter_Testbench.vhd" \

# Do not sort compile order
nosort
