Flow report for eindopdracht
<<<<<<< Updated upstream
Wed Jan 15 16:19:14 2025
Quartus Prime Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition
=======
Fri Jan 24 10:55:35 2025
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
>>>>>>> Stashed changes


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
<<<<<<< Updated upstream
Copyright (C) 2024  Intel Corporation. All rights reserved.
=======
Copyright (C) 2019  Intel Corporation. All rights reserved.
>>>>>>> Stashed changes
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



<<<<<<< Updated upstream
+-------------------------------------------------------------------------------------+
; Flow Summary                                                                        ;
+------------------------------------+------------------------------------------------+
; Flow Status                        ; Successful - Wed Jan 15 16:19:14 2025          ;
; Quartus Prime Version              ; 23.1std.1 Build 993 05/14/2024 SC Lite Edition ;
; Revision Name                      ; eindopdracht                                   ;
; Top-level Entity Name              ; NBitReg                                        ;
; Family                             ; Cyclone IV E                                   ;
; Device                             ; EP4CE22F17C6                                   ;
; Timing Models                      ; Final                                          ;
; Total logic elements               ; 8 / 22,320 ( < 1 % )                           ;
;     Total combinational functions  ; 0 / 22,320 ( 0 % )                             ;
;     Dedicated logic registers      ; 8 / 22,320 ( < 1 % )                           ;
; Total registers                    ; 8                                              ;
; Total pins                         ; 17 / 154 ( 11 % )                              ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 0 / 608,256 ( 0 % )                            ;
; Embedded Multiplier 9-bit elements ; 0 / 132 ( 0 % )                                ;
; Total PLLs                         ; 0 / 4 ( 0 % )                                  ;
+------------------------------------+------------------------------------------------+
=======
+----------------------------------------------------------------------------------+
; Flow Summary                                                                     ;
+------------------------------------+---------------------------------------------+
; Flow Status                        ; Successful - Fri Jan 24 10:55:35 2025       ;
; Quartus Prime Version              ; 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Revision Name                      ; eindopdracht                                ;
; Top-level Entity Name              ; input_handler                               ;
; Family                             ; Cyclone IV E                                ;
; Device                             ; EP4CE22F17C6                                ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 28 / 22,320 ( < 1 % )                       ;
;     Total combinational functions  ; 27 / 22,320 ( < 1 % )                       ;
;     Dedicated logic registers      ; 21 / 22,320 ( < 1 % )                       ;
; Total registers                    ; 21                                          ;
; Total pins                         ; 29 / 154 ( 19 % )                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0 / 608,256 ( 0 % )                         ;
; Embedded Multiplier 9-bit elements ; 0 / 132 ( 0 % )                             ;
; Total PLLs                         ; 0 / 4 ( 0 % )                               ;
+------------------------------------+---------------------------------------------+
>>>>>>> Stashed changes


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
<<<<<<< Updated upstream
; Start date & time ; 01/15/2025 16:18:50 ;
=======
; Start date & time ; 01/24/2025 10:54:55 ;
>>>>>>> Stashed changes
; Main task         ; Compilation         ;
; Revision Name     ; eindopdracht        ;
+-------------------+---------------------+


<<<<<<< Updated upstream
+------------------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                               ;
+-------------------------------------+----------------------------------------+---------------+-------------+-----------------------------------+
; Assignment Name                     ; Value                                  ; Default Value ; Entity Name ; Section Id                        ;
+-------------------------------------+----------------------------------------+---------------+-------------+-----------------------------------+
; COMPILER_SIGNATURE_ID               ; 47073979640111.173695433041568         ; --            ; --          ; --                                ;
; EDA_GENERATE_FUNCTIONAL_NETLIST     ; Off                                    ; --            ; --          ; eda_board_design_timing           ;
; EDA_GENERATE_FUNCTIONAL_NETLIST     ; Off                                    ; --            ; --          ; eda_board_design_boundary_scan    ;
; EDA_GENERATE_FUNCTIONAL_NETLIST     ; Off                                    ; --            ; --          ; eda_board_design_signal_integrity ;
; EDA_GENERATE_FUNCTIONAL_NETLIST     ; Off                                    ; --            ; --          ; eda_board_design_symbol           ;
; EDA_OUTPUT_DATA_FORMAT              ; Vhdl                                   ; --            ; --          ; eda_simulation                    ;
; EDA_SIMULATION_TOOL                 ; Questa Intel FPGA (VHDL)               ; <None>        ; --          ; --                                ;
; EDA_TIME_SCALE                      ; 1 ps                                   ; --            ; --          ; eda_simulation                    ;
; MAX_CORE_JUNCTION_TEMP              ; 85                                     ; --            ; --          ; --                                ;
; MIN_CORE_JUNCTION_TEMP              ; 0                                      ; --            ; --          ; --                                ;
; NOMINAL_CORE_SUPPLY_VOLTAGE         ; 1.2V                                   ; --            ; --          ; --                                ;
; PARTITION_COLOR                     ; -- (Not supported for targeted family) ; --            ; NBitReg     ; Top                               ;
; PARTITION_FITTER_PRESERVATION_LEVEL ; -- (Not supported for targeted family) ; --            ; NBitReg     ; Top                               ;
; PARTITION_NETLIST_TYPE              ; -- (Not supported for targeted family) ; --            ; NBitReg     ; Top                               ;
; POWER_BOARD_THERMAL_MODEL           ; None (CONSERVATIVE)                    ; --            ; --          ; --                                ;
; POWER_PRESET_COOLING_SOLUTION       ; 23 MM HEAT SINK WITH 200 LFPM AIRFLOW  ; --            ; --          ; --                                ;
; PROJECT_OUTPUT_DIRECTORY            ; output_files                           ; --            ; --          ; --                                ;
; TOP_LEVEL_ENTITY                    ; NBitReg                                ; eindopdracht  ; --          ; --                                ;
+-------------------------------------+----------------------------------------+---------------+-------------+-----------------------------------+
=======
+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                                 ;
+-------------------------------------+----------------------------------------+---------------+---------------+-----------------------------------+
; Assignment Name                     ; Value                                  ; Default Value ; Entity Name   ; Section Id                        ;
+-------------------------------------+----------------------------------------+---------------+---------------+-----------------------------------+
; COMPILER_SIGNATURE_ID               ; 59850985720487.173771249416492         ; --            ; --            ; --                                ;
; EDA_GENERATE_FUNCTIONAL_NETLIST     ; Off                                    ; --            ; --            ; eda_board_design_timing           ;
; EDA_GENERATE_FUNCTIONAL_NETLIST     ; Off                                    ; --            ; --            ; eda_board_design_boundary_scan    ;
; EDA_GENERATE_FUNCTIONAL_NETLIST     ; Off                                    ; --            ; --            ; eda_board_design_signal_integrity ;
; EDA_GENERATE_FUNCTIONAL_NETLIST     ; Off                                    ; --            ; --            ; eda_board_design_symbol           ;
; EDA_OUTPUT_DATA_FORMAT              ; Vhdl                                   ; --            ; --            ; eda_simulation                    ;
; EDA_SIMULATION_TOOL                 ; ModelSim-Altera (VHDL)                 ; <None>        ; --            ; --                                ;
; EDA_TIME_SCALE                      ; 1 ps                                   ; --            ; --            ; eda_simulation                    ;
; MAX_CORE_JUNCTION_TEMP              ; 85                                     ; --            ; --            ; --                                ;
; MIN_CORE_JUNCTION_TEMP              ; 0                                      ; --            ; --            ; --                                ;
; NOMINAL_CORE_SUPPLY_VOLTAGE         ; 1.2V                                   ; --            ; --            ; --                                ;
; PARTITION_COLOR                     ; -- (Not supported for targeted family) ; --            ; input_handler ; Top                               ;
; PARTITION_FITTER_PRESERVATION_LEVEL ; -- (Not supported for targeted family) ; --            ; input_handler ; Top                               ;
; PARTITION_NETLIST_TYPE              ; -- (Not supported for targeted family) ; --            ; input_handler ; Top                               ;
; PROJECT_OUTPUT_DIRECTORY            ; output_files                           ; --            ; --            ; --                                ;
; TOP_LEVEL_ENTITY                    ; input_handler                          ; eindopdracht  ; --            ; --                                ;
+-------------------------------------+----------------------------------------+---------------+---------------+-----------------------------------+
>>>>>>> Stashed changes


+--------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                        ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name          ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
<<<<<<< Updated upstream
; Analysis & Synthesis ; 00:00:11     ; 1.0                     ; 4827 MB             ; 00:00:11                           ;
; Fitter               ; 00:00:05     ; 1.0                     ; 5953 MB             ; 00:00:03                           ;
; Assembler            ; 00:00:01     ; 1.0                     ; 4703 MB             ; 00:00:01                           ;
; Timing Analyzer      ; 00:00:01     ; 1.1                     ; 4837 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:00     ; 1.0                     ; 4639 MB             ; 00:00:00                           ;
; Total                ; 00:00:18     ; --                      ; --                  ; 00:00:16                           ;
=======
; Analysis & Synthesis ; 00:00:14     ; 1.0                     ; 4857 MB             ; 00:00:21                           ;
; Fitter               ; 00:00:12     ; 1.1                     ; 6509 MB             ; 00:00:05                           ;
; Assembler            ; 00:00:02     ; 1.0                     ; 4685 MB             ; 00:00:01                           ;
; Timing Analyzer      ; 00:00:06     ; 1.0                     ; 4933 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 4642 MB             ; 00:00:01                           ;
; Total                ; 00:00:35     ; --                      ; --                  ; 00:00:29                           ;
>>>>>>> Stashed changes
+----------------------+--------------+-------------------------+---------------------+------------------------------------+


+------------------------------------------------------------------------------------+
; Flow OS Summary                                                                    ;
+----------------------+------------------+------------+------------+----------------+
; Module Name          ; Machine Hostname ; OS Name    ; OS Version ; Processor type ;
+----------------------+------------------+------------+------------+----------------+
<<<<<<< Updated upstream
; Analysis & Synthesis ; laptop-rens      ; Windows 10 ; 10.0       ; x86_64         ;
; Fitter               ; laptop-rens      ; Windows 10 ; 10.0       ; x86_64         ;
; Assembler            ; laptop-rens      ; Windows 10 ; 10.0       ; x86_64         ;
; Timing Analyzer      ; laptop-rens      ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; laptop-rens      ; Windows 10 ; 10.0       ; x86_64         ;
=======
; Analysis & Synthesis ; asus_notebook    ; Windows 10 ; 10.0       ; x86_64         ;
; Fitter               ; asus_notebook    ; Windows 10 ; 10.0       ; x86_64         ;
; Assembler            ; asus_notebook    ; Windows 10 ; 10.0       ; x86_64         ;
; Timing Analyzer      ; asus_notebook    ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; asus_notebook    ; Windows 10 ; 10.0       ; x86_64         ;
>>>>>>> Stashed changes
+----------------------+------------------+------------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off eindopdracht -c eindopdracht
quartus_fit --read_settings_files=off --write_settings_files=off eindopdracht -c eindopdracht
quartus_asm --read_settings_files=off --write_settings_files=off eindopdracht -c eindopdracht
quartus_sta eindopdracht -c eindopdracht
quartus_eda --read_settings_files=off --write_settings_files=off eindopdracht -c eindopdracht



