$date
	Fri Oct 30 18:38:21 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 1 ! Q $end
$var reg 1 " clk $end
$var reg 1 # enabled $end
$var reg 1 $ reset $end
$scope module F1 $end
$var wire 1 % D1 $end
$var wire 1 " clk $end
$var wire 1 # enabled $end
$var wire 1 $ reset $end
$var wire 1 ! Q $end
$scope module F1 $end
$var wire 1 % D1 $end
$var wire 1 " clk $end
$var wire 1 # enabled $end
$var wire 1 $ reset $end
$var reg 1 ! Q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x%
x$
x#
x"
x!
$end
#1
1%
0!
1#
1$
0"
#2
0%
1!
0$
1"
#3
0"
#4
1%
0!
1"
#5
0"
#6
0%
1!
1"
#7
0"
#8
1%
0!
1"
#9
0"
#10
0%
1!
1"
#11
0"
#12
1%
0!
1"
#13
0"
#14
0%
1!
1"
#15
0"
