module top
#(parameter param163 = ((^((((8'hb8) ~^ (8'hb8)) ? ((8'hb3) > (8'hbf)) : {(8'ha9), (7'h44)}) == ({(8'ha5), (8'h9e)} ? {(8'ha4), (8'ha7)} : (~(7'h44))))) ? {((((7'h42) ? (8'hbf) : (7'h41)) - {(8'h9d), (8'hb4)}) ^ ((+(8'hbf)) ? (~&(8'ha7)) : ((8'ha7) ? (8'hb8) : (8'ha0)))), (~|(((8'h9f) && (7'h40)) ? ((8'h9f) & (8'hbc)) : (-(8'hbb))))} : ((((~&(8'ha1)) != (+(8'ha4))) > (((8'hbb) ? (7'h44) : (8'hbd)) <<< {(8'hb1), (8'ha7)})) << (8'haf))), 
parameter param164 = ({{param163, (7'h40)}, param163} & (((param163 <<< param163) >>> (~&(^~param163))) ? (~^(+(param163 ? param163 : param163))) : (param163 >= (-param163)))))
(y, clk, wire0, wire1, wire2, wire3, wire4);
  output wire [(32'h341):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(4'hc):(1'h0)] wire0;
  input wire signed [(5'h12):(1'h0)] wire1;
  input wire signed [(4'hf):(1'h0)] wire2;
  input wire [(5'h10):(1'h0)] wire3;
  input wire [(4'h9):(1'h0)] wire4;
  wire signed [(2'h2):(1'h0)] wire162;
  wire [(4'ha):(1'h0)] wire161;
  wire [(5'h12):(1'h0)] wire139;
  wire [(3'h6):(1'h0)] wire138;
  wire signed [(4'hc):(1'h0)] wire137;
  wire [(4'hd):(1'h0)] wire136;
  wire signed [(4'h9):(1'h0)] wire134;
  wire signed [(3'h5):(1'h0)] wire116;
  wire signed [(2'h3):(1'h0)] wire112;
  wire [(5'h10):(1'h0)] wire111;
  wire signed [(4'he):(1'h0)] wire109;
  reg [(2'h2):(1'h0)] reg160 = (1'h0);
  reg [(3'h6):(1'h0)] reg159 = (1'h0);
  reg [(5'h10):(1'h0)] reg158 = (1'h0);
  reg [(4'hb):(1'h0)] reg157 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg156 = (1'h0);
  reg [(4'hb):(1'h0)] reg155 = (1'h0);
  reg [(5'h14):(1'h0)] reg154 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg153 = (1'h0);
  reg [(4'h8):(1'h0)] reg152 = (1'h0);
  reg [(3'h7):(1'h0)] reg151 = (1'h0);
  reg signed [(4'hc):(1'h0)] reg150 = (1'h0);
  reg [(4'hd):(1'h0)] reg149 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg148 = (1'h0);
  reg [(5'h11):(1'h0)] reg147 = (1'h0);
  reg [(5'h10):(1'h0)] reg146 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg145 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg144 = (1'h0);
  reg [(5'h10):(1'h0)] reg143 = (1'h0);
  reg [(4'hf):(1'h0)] reg142 = (1'h0);
  reg [(5'h13):(1'h0)] reg141 = (1'h0);
  reg [(4'ha):(1'h0)] reg140 = (1'h0);
  reg [(5'h12):(1'h0)] reg38 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg37 = (1'h0);
  reg [(5'h13):(1'h0)] reg36 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg35 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg34 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg33 = (1'h0);
  reg [(4'h9):(1'h0)] reg32 = (1'h0);
  reg [(5'h10):(1'h0)] reg31 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg30 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg29 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg28 = (1'h0);
  reg signed [(4'he):(1'h0)] reg27 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg26 = (1'h0);
  reg [(4'hd):(1'h0)] reg25 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg24 = (1'h0);
  reg [(4'ha):(1'h0)] reg23 = (1'h0);
  reg [(4'he):(1'h0)] reg22 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg21 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg20 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg19 = (1'h0);
  reg signed [(4'hc):(1'h0)] reg18 = (1'h0);
  reg [(4'hb):(1'h0)] reg17 = (1'h0);
  reg signed [(4'he):(1'h0)] reg16 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg15 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg14 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg13 = (1'h0);
  reg [(4'h9):(1'h0)] reg12 = (1'h0);
  reg signed [(4'he):(1'h0)] reg11 = (1'h0);
  reg [(3'h4):(1'h0)] reg10 = (1'h0);
  reg [(4'h9):(1'h0)] reg9 = (1'h0);
  reg [(5'h14):(1'h0)] reg8 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg7 = (1'h0);
  reg [(5'h13):(1'h0)] reg6 = (1'h0);
  reg [(5'h15):(1'h0)] reg5 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg113 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg114 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg115 = (1'h0);
  assign y = {wire162,
                 wire161,
                 wire139,
                 wire138,
                 wire137,
                 wire136,
                 wire134,
                 wire116,
                 wire112,
                 wire111,
                 wire109,
                 reg160,
                 reg159,
                 reg158,
                 reg157,
                 reg156,
                 reg155,
                 reg154,
                 reg153,
                 reg152,
                 reg151,
                 reg150,
                 reg149,
                 reg148,
                 reg147,
                 reg146,
                 reg145,
                 reg144,
                 reg143,
                 reg142,
                 reg141,
                 reg140,
                 reg38,
                 reg37,
                 reg36,
                 reg35,
                 reg34,
                 reg33,
                 reg32,
                 reg31,
                 reg30,
                 reg29,
                 reg28,
                 reg27,
                 reg26,
                 reg25,
                 reg24,
                 reg23,
                 reg22,
                 reg21,
                 reg20,
                 reg19,
                 reg18,
                 reg17,
                 reg16,
                 reg15,
                 reg14,
                 reg13,
                 reg12,
                 reg11,
                 reg10,
                 reg9,
                 reg8,
                 reg7,
                 reg6,
                 reg5,
                 reg113,
                 reg114,
                 reg115,
                 (1'h0)};
  always
    @(posedge clk) begin
      if ($unsigned(($signed(wire0) ^ wire3)))
        begin
          if ($signed(wire2))
            begin
              reg5 <= $signed((~(wire2[(2'h2):(1'h0)] || $signed((!wire0)))));
            end
          else
            begin
              reg5 <= (~&wire1);
              reg6 <= $signed((&(wire2 || $unsigned((wire0 ? wire0 : wire2)))));
              reg7 <= (8'hbf);
            end
          reg8 <= $unsigned((wire1[(1'h0):(1'h0)] >> wire2));
        end
      else
        begin
          if ($unsigned((!$unsigned($signed(reg6[(2'h2):(1'h0)])))))
            begin
              reg5 <= $unsigned($signed(reg5[(4'hb):(2'h2)]));
              reg6 <= (+wire3[(3'h5):(3'h4)]);
              reg7 <= reg8;
              reg8 <= $unsigned((+wire4[(2'h2):(1'h0)]));
            end
          else
            begin
              reg5 <= $unsigned({(~^(!(!wire3)))});
              reg6 <= reg8;
              reg7 <= wire4;
            end
          if (($unsigned($unsigned(reg5)) * ({wire2,
                  $unsigned($signed(wire2))} ?
              {$unsigned((reg8 ? (8'h9c) : reg6))} : reg6[(5'h11):(4'h8)])))
            begin
              reg9 <= (^(^~$unsigned(wire0[(3'h4):(1'h1)])));
              reg10 <= wire1;
              reg11 <= $signed(wire3[(4'hd):(2'h3)]);
            end
          else
            begin
              reg9 <= (|(8'hac));
              reg10 <= (((($unsigned(wire1) == (reg7 ? reg10 : wire1)) ?
                  wire1[(2'h2):(1'h0)] : ((~|reg10) > (reg5 + wire2))) > $unsigned(((wire1 ?
                  reg9 : reg11) || ((7'h44) ^~ reg7)))) > $signed(wire0));
            end
        end
      if ({$signed($signed($unsigned(reg10)))})
        begin
          if ((reg8 ? $signed((~reg5[(5'h11):(1'h1)])) : $signed((-wire0))))
            begin
              reg12 <= reg10;
              reg13 <= reg11;
              reg14 <= $signed($unsigned(wire2[(1'h0):(1'h0)]));
              reg15 <= (!(8'hb7));
              reg16 <= (^$unsigned(reg9));
            end
          else
            begin
              reg12 <= reg14[(3'h7):(1'h0)];
              reg13 <= wire4[(1'h0):(1'h0)];
              reg14 <= wire3[(4'hc):(4'h8)];
              reg15 <= $signed({(8'hab), reg15[(4'ha):(2'h3)]});
            end
          reg17 <= (reg10 ? wire4[(3'h4):(1'h0)] : reg6);
          reg18 <= $unsigned({(&$signed(reg14)),
              $unsigned($unsigned($signed((8'ha9))))});
          reg19 <= $signed($unsigned(((~wire1[(1'h1):(1'h0)]) ?
              ($unsigned(reg18) >> reg16[(3'h5):(3'h4)]) : {(wire1 & reg13),
                  $signed(reg14)})));
        end
      else
        begin
          if ({reg8})
            begin
              reg12 <= (-reg17);
              reg13 <= wire2[(2'h3):(1'h1)];
              reg14 <= {$signed(reg7[(3'h6):(1'h0)])};
              reg15 <= reg10[(2'h2):(1'h0)];
              reg16 <= $unsigned($signed($unsigned(reg9)));
            end
          else
            begin
              reg12 <= ({$signed($signed((reg5 * reg18)))} + ((+reg14) << $unsigned(($unsigned(wire3) - (reg11 ?
                  wire2 : (8'h9d))))));
              reg13 <= $signed(($signed((reg5 ?
                      $unsigned((8'hae)) : $signed(reg15))) ?
                  $signed({(reg15 ^ reg10),
                      $signed(reg19)}) : $signed(reg6[(5'h12):(5'h12)])));
              reg14 <= $signed($unsigned($signed({{reg14}})));
              reg15 <= $signed((!((8'hbe) > wire0[(3'h5):(2'h2)])));
            end
          reg17 <= ($unsigned($signed(((~|(8'hb1)) ?
                  $unsigned(wire3) : $unsigned(wire3)))) ?
              reg10 : $unsigned({reg10[(2'h3):(1'h0)], reg9[(3'h6):(1'h1)]}));
          reg18 <= (^~((~|(~|((8'ha2) << reg13))) ?
              (~^(~^reg9[(1'h0):(1'h0)])) : reg7));
        end
      reg20 <= (~|{reg11[(2'h3):(1'h0)], reg12});
    end
  always
    @(posedge clk) begin
      if ((~|$signed($unsigned($unsigned((!reg14))))))
        begin
          reg21 <= $unsigned({wire4});
          reg22 <= $unsigned(((8'ha3) ?
              $unsigned(((reg9 | wire1) << $unsigned(wire1))) : reg16));
          reg23 <= (reg8[(2'h2):(1'h0)] ?
              $unsigned($signed(((wire2 >= reg20) ?
                  {reg21, reg17} : {wire4,
                      (8'hb2)}))) : (wire4[(3'h5):(2'h3)] < {$signed(((8'hb1) | reg15))}));
          reg24 <= ((-$signed($signed((reg9 ? wire2 : wire0)))) ?
              ($unsigned($unsigned(reg15[(3'h5):(3'h4)])) >= {((reg16 ?
                      reg9 : reg13) && (reg6 ?
                      wire3 : (8'hbe)))}) : $signed((&(-{reg12, reg10}))));
          if (reg21[(4'ha):(4'h9)])
            begin
              reg25 <= ($signed($unsigned(reg22)) <<< ((~^(^~(^reg20))) ?
                  ($unsigned((wire3 << reg18)) ^ ($unsigned(reg17) <= (+reg10))) : {(^reg9)}));
              reg26 <= $signed((reg22 ^~ (+$signed((8'haa)))));
              reg27 <= reg21;
              reg28 <= reg16;
              reg29 <= reg9;
            end
          else
            begin
              reg25 <= reg19[(2'h2):(2'h2)];
              reg26 <= (~^reg20[(1'h0):(1'h0)]);
            end
        end
      else
        begin
          if ((((wire2 ? {$signed(reg27)} : $unsigned({wire1})) ?
              ((reg26[(3'h4):(2'h3)] ?
                  (reg22 ?
                      (8'hab) : reg12) : $signed((8'ha9))) && {$unsigned(wire2)}) : (reg18 ?
                  ($unsigned(reg7) ?
                      $signed((8'hb2)) : $unsigned(reg22)) : wire3[(4'hd):(4'h8)])) > reg24[(3'h6):(3'h5)]))
            begin
              reg21 <= $unsigned(reg17[(3'h7):(2'h3)]);
              reg22 <= reg10;
              reg23 <= (~^(7'h44));
              reg24 <= reg18[(1'h1):(1'h0)];
              reg25 <= ((+(((&reg13) != $unsigned((8'h9c))) - reg11[(4'hd):(2'h2)])) << ((({wire0} <= $signed((8'hbf))) ?
                      reg10 : $unsigned((reg13 ? reg25 : reg11))) ?
                  (({(8'haa), reg24} ^ $unsigned(reg7)) <<< (reg11 ?
                      (-(8'hba)) : (reg28 ?
                          reg8 : reg17))) : $signed($unsigned(reg8))));
            end
          else
            begin
              reg21 <= $signed($unsigned((~|reg10[(2'h3):(1'h0)])));
            end
          if (reg23[(4'h8):(3'h5)])
            begin
              reg26 <= $signed((reg8 & $signed((~|(reg18 | reg17)))));
              reg27 <= ($unsigned((!(-(~^reg29)))) ?
                  $signed((^~(-(reg10 ?
                      reg22 : reg5)))) : ((wire2[(3'h5):(3'h5)] ~^ reg6[(4'hb):(1'h0)]) ?
                      {($unsigned(reg27) ?
                              {reg9} : (reg12 & (8'hb9)))} : ($signed($signed(wire0)) ?
                          $signed((|reg5)) : ((-reg14) ?
                              $unsigned(reg21) : ((8'hb1) ?
                                  (8'hb7) : (8'had))))));
              reg28 <= $signed($unsigned((reg10 << reg15)));
            end
          else
            begin
              reg26 <= reg7;
            end
          reg29 <= $signed({reg7, reg7});
          reg30 <= $unsigned($unsigned($unsigned((8'hb4))));
        end
      reg31 <= ($signed($unsigned(reg25[(2'h2):(1'h1)])) ?
          (~$signed(wire3)) : reg5[(5'h10):(4'hb)]);
      reg32 <= $unsigned($unsigned(((-(8'hb2)) >= (((8'ha8) ?
          (8'ha7) : reg17) >>> (~&reg16)))));
      if ($unsigned(reg19[(2'h2):(1'h0)]))
        begin
          reg33 <= (reg28 + ($signed((~^{reg28})) ?
              (~^$signed((8'ha7))) : ($unsigned($signed(reg16)) ?
                  reg11 : reg9)));
        end
      else
        begin
          reg33 <= (&$unsigned($signed(($unsigned(wire4) << (reg22 ?
              reg18 : (8'ha0))))));
          reg34 <= {(~$unsigned({(^reg28)})), reg31};
          reg35 <= (reg25[(3'h5):(2'h3)] ?
              (8'hae) : $signed({wire2[(4'he):(4'ha)]}));
          reg36 <= ($signed({reg8[(4'ha):(2'h3)], reg13}) ?
              ((~|{((8'ha6) ? reg6 : (8'ha9)), reg9}) ?
                  reg19 : (8'hab)) : (((^reg35) ?
                      (~reg27) : $signed($unsigned(reg18))) ?
                  $unsigned(((|reg10) <<< reg12[(4'h9):(4'h8)])) : {($signed(reg32) ?
                          (^reg24) : (reg8 ? (8'haf) : reg15)),
                      $signed((reg24 ? reg12 : reg14))}));
          reg37 <= $unsigned((($unsigned(reg33) >> reg15[(4'hc):(4'h8)]) ?
              (~^reg26) : reg23));
        end
      reg38 <= reg29;
    end
  module39 #() modinst110 (wire109, clk, reg38, reg16, reg33, wire1);
  assign wire111 = (^~($signed($unsigned((7'h43))) >> wire2[(3'h4):(1'h1)]));
  assign wire112 = ($signed(wire3[(4'h9):(3'h5)]) ?
                       $signed((-(reg32[(3'h4):(1'h1)] ?
                           $signed(reg14) : (reg13 ?
                               reg26 : reg29)))) : $unsigned(((reg13 & (wire109 <= reg7)) & {(~|reg9),
                           (reg12 || (8'hbf))})));
  always
    @(posedge clk) begin
      reg113 <= ((reg23[(2'h3):(2'h2)] ?
              $signed(reg36[(4'hd):(4'h9)]) : (^~$unsigned($unsigned(reg11)))) ?
          {((~|reg36) ?
                  $unsigned((wire112 ^~ wire109)) : (reg9[(3'h6):(2'h3)] ?
                      (reg29 ? reg14 : (8'hbb)) : (wire4 != reg9))),
              ($signed((reg11 ? (8'hb5) : reg21)) ?
                  $unsigned(((8'hb8) ?
                      wire111 : reg10)) : reg12[(3'h7):(3'h5)])} : $unsigned(reg8));
      reg114 <= reg29[(4'h8):(1'h1)];
      reg115 <= (~^$unsigned(wire0[(3'h6):(3'h4)]));
    end
  assign wire116 = (&(|$unsigned($unsigned($signed(reg17)))));
  module117 #() modinst135 (.wire120(wire4), .y(wire134), .wire118(reg25), .clk(clk), .wire119(reg5), .wire121(wire116), .wire122(reg6));
  assign wire136 = $signed($signed(((|(8'h9f)) ?
                       $signed($unsigned(reg11)) : (8'ha9))));
  assign wire137 = ($signed((+$signed((^~reg115)))) ? reg20 : reg34);
  assign wire138 = $signed(((reg29 ? wire109 : reg25) ?
                       wire2[(3'h6):(3'h4)] : reg12[(3'h5):(2'h2)]));
  assign wire139 = (({reg34[(4'hc):(4'hc)], $unsigned((reg5 && reg115))} ?
                       $signed($unsigned(reg17[(4'ha):(3'h4)])) : ((-$unsigned(wire3)) ?
                           (~&(reg22 ~^ reg29)) : $signed((8'hac)))) >>> reg33[(4'he):(2'h2)]);
  always
    @(posedge clk) begin
      if (($unsigned(((!reg23) ?
          $unsigned($signed(wire116)) : $signed(wire0[(4'ha):(1'h1)]))) | $unsigned(wire0)))
        begin
          reg140 <= reg23[(3'h6):(1'h0)];
          if ((-$signed(($signed(reg29) || reg30))))
            begin
              reg141 <= wire3[(3'h4):(1'h0)];
            end
          else
            begin
              reg141 <= reg25;
            end
        end
      else
        begin
          reg140 <= reg18[(4'h8):(1'h0)];
          if ((&reg33[(4'h9):(4'h8)]))
            begin
              reg141 <= $unsigned(reg31);
            end
          else
            begin
              reg141 <= {(+(~|((reg16 >> wire109) ^~ $unsigned(wire2)))),
                  ($signed((~^{reg17})) << (reg38 ?
                      reg21[(5'h12):(4'hd)] : (~(reg15 ? reg36 : reg141))))};
              reg142 <= $signed(((8'hb8) ~^ reg140));
              reg143 <= reg26[(3'h7):(3'h7)];
              reg144 <= $unsigned((($signed(reg13[(3'h4):(1'h1)]) <= ((reg140 ?
                      wire111 : reg113) == (|wire112))) ?
                  (reg30[(3'h6):(3'h4)] ?
                      {{reg38}} : $signed((wire2 << reg10))) : $signed(wire111[(2'h3):(1'h0)])));
            end
          reg145 <= (reg15[(4'h9):(1'h1)] == (~&reg142));
        end
      if ((-$signed($unsigned(reg8))))
        begin
          reg146 <= (&(wire136[(4'ha):(3'h5)] ? reg35 : reg12[(4'h9):(4'h8)]));
          reg147 <= ((^reg32) ?
              $unsigned($signed($unsigned((|reg24)))) : $signed($signed(($signed((8'hb3)) - $signed((8'hbb))))));
          if ($unsigned((8'ha1)))
            begin
              reg148 <= {((~^reg17) < reg38),
                  ($unsigned({wire139}) || (((reg35 ^~ reg140) ?
                      (reg24 ?
                          (8'ha7) : reg20) : $unsigned(reg141)) & (^$signed(reg16))))};
              reg149 <= ($signed(reg145) ?
                  ($unsigned($unsigned(wire134[(4'h9):(4'h9)])) ?
                      reg5[(4'hc):(2'h3)] : (~|{reg142[(3'h4):(1'h0)],
                          (wire2 ? reg24 : reg148)})) : $unsigned(((~wire136) ?
                      wire2 : reg29)));
            end
          else
            begin
              reg148 <= ($unsigned(((^~reg149) || ((reg27 ?
                      reg31 : wire3) & (reg23 ? reg7 : reg6)))) ?
                  $unsigned(($unsigned(wire1) ?
                      (reg114 ?
                          {wire111,
                              reg142} : ((8'ha4) < (8'hab))) : wire137[(4'hc):(1'h1)])) : reg35);
              reg149 <= $signed(((^reg22[(4'h9):(4'h9)]) ?
                  (-$signed(wire136)) : ($signed(wire111) ?
                      reg142[(4'hc):(2'h2)] : $unsigned(reg29[(1'h1):(1'h1)]))));
              reg150 <= (~^(({reg7[(4'hc):(4'ha)]} >= (((8'h9e) ?
                      (8'had) : reg143) ?
                  reg113 : reg114)) << {$signed((!reg146)),
                  ((&reg140) ?
                      (reg28 ? (8'had) : (7'h44)) : (reg14 ?
                          (8'ha5) : reg141))}));
              reg151 <= (^$signed(reg14[(3'h7):(3'h6)]));
              reg152 <= $signed((wire134[(3'h5):(3'h5)] ?
                  (^~((reg143 ?
                      reg16 : (8'hae)) != wire109[(4'he):(1'h0)])) : $unsigned(reg141)));
            end
          reg153 <= $unsigned($unsigned($unsigned(({wire0, reg31} ?
              {reg143} : $signed(reg7)))));
        end
      else
        begin
          if (wire136)
            begin
              reg146 <= (reg114[(5'h12):(4'hd)] ?
                  {$unsigned($unsigned((reg8 != reg114))),
                      (({reg140} & (reg147 && reg150)) ?
                          reg27[(3'h5):(3'h4)] : ((reg34 + reg8) ^~ $unsigned(reg14)))} : (~&(~$signed({reg6,
                      reg9}))));
              reg147 <= reg151[(1'h0):(1'h0)];
              reg148 <= $signed($signed((|(~|reg145[(3'h5):(3'h4)]))));
              reg149 <= {$signed({$signed((reg13 ~^ reg27))}),
                  (~&$unsigned($unsigned((reg18 ? reg153 : reg147))))};
              reg150 <= (8'hae);
            end
          else
            begin
              reg146 <= $signed((wire2[(4'ha):(3'h5)] >= {(8'hae),
                  {(wire111 ? reg26 : reg15)}}));
              reg147 <= (reg114[(5'h12):(5'h12)] ?
                  reg23[(4'h8):(4'h8)] : (reg22 * (reg146 ?
                      (8'had) : (+(reg148 * (8'hb2))))));
              reg148 <= reg38;
              reg149 <= reg21[(4'ha):(3'h6)];
            end
          reg151 <= (~&$unsigned(reg140));
          reg152 <= $unsigned((|reg18[(4'ha):(4'ha)]));
          reg153 <= $unsigned(reg33);
          if ((|$unsigned(reg15)))
            begin
              reg154 <= reg22[(4'hd):(4'hc)];
              reg155 <= {$unsigned((($signed(reg32) ?
                      $unsigned(reg152) : reg32) + reg140)),
                  reg29[(4'hd):(3'h7)]};
              reg156 <= $signed(({$unsigned(wire138[(1'h1):(1'h0)]),
                  reg143[(4'hd):(1'h1)]} || wire111));
            end
          else
            begin
              reg154 <= ((~^{((8'ha6) ? (+reg14) : {reg17}),
                  (wire139[(2'h2):(2'h2)] >>> (8'hb3))}) || $unsigned(((reg115[(1'h0):(1'h0)] ?
                  (reg5 ? reg140 : reg151) : (reg22 ?
                      reg23 : reg25)) != reg141[(4'he):(3'h4)])));
              reg155 <= $unsigned($signed((~({reg25, wire111} * reg114))));
              reg156 <= (reg147 ~^ (reg141[(5'h10):(4'h9)] != reg142));
              reg157 <= $unsigned(((reg7 ? (&(reg142 * (8'hbb))) : reg5) ?
                  reg20[(1'h1):(1'h1)] : ({$unsigned(reg29), {reg9, reg32}} ?
                      $unsigned({wire134}) : (~|$signed(reg6)))));
            end
        end
      reg158 <= ((reg8[(4'he):(1'h1)] ?
          reg22[(4'hb):(4'ha)] : $signed(((wire137 * (8'h9c)) || {reg140}))) && ({(reg25[(4'hd):(3'h5)] ?
                  (wire1 || (8'h9c)) : reg31)} ?
          (reg153[(4'hb):(2'h2)] ? reg35 : reg38) : reg17));
      reg159 <= (&(reg155 >> (wire4[(1'h0):(1'h0)] ?
          $unsigned($signed((8'hb5))) : ((wire134 ~^ reg31) * (reg146 ?
              reg142 : reg15)))));
      reg160 <= $unsigned((wire139[(2'h2):(2'h2)] ^ (^~((reg6 ?
              reg21 : wire134) ?
          (~&reg114) : ((8'h9d) ? (8'hb0) : reg141)))));
    end
  assign wire161 = (^~(({(^~(7'h41)), {(8'ha0)}} == $signed(((8'ha3) ?
                           reg155 : reg8))) ?
                       ($signed((|reg150)) || $signed($unsigned(reg33))) : (&(8'had))));
  assign wire162 = wire109;
endmodule

module module117  (y, clk, wire122, wire121, wire120, wire119, wire118);
  output wire [(32'h6b):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(4'he):(1'h0)] wire122;
  input wire signed [(3'h5):(1'h0)] wire121;
  input wire [(4'h9):(1'h0)] wire120;
  input wire signed [(3'h4):(1'h0)] wire119;
  input wire signed [(2'h3):(1'h0)] wire118;
  wire [(3'h5):(1'h0)] wire133;
  wire signed [(3'h6):(1'h0)] wire129;
  wire [(5'h12):(1'h0)] wire128;
  wire [(4'hd):(1'h0)] wire127;
  wire signed [(3'h6):(1'h0)] wire126;
  wire [(2'h3):(1'h0)] wire125;
  wire signed [(4'h9):(1'h0)] wire124;
  wire [(4'hb):(1'h0)] wire123;
  reg signed [(4'h8):(1'h0)] reg132 = (1'h0);
  reg [(5'h13):(1'h0)] reg131 = (1'h0);
  reg [(4'h8):(1'h0)] reg130 = (1'h0);
  assign y = {wire133,
                 wire129,
                 wire128,
                 wire127,
                 wire126,
                 wire125,
                 wire124,
                 wire123,
                 reg132,
                 reg131,
                 reg130,
                 (1'h0)};
  assign wire123 = $unsigned((7'h41));
  assign wire124 = (wire122[(4'hd):(3'h5)] << $signed($unsigned($signed($unsigned(wire119)))));
  assign wire125 = (+(~&{{$unsigned(wire118), (^~wire119)}}));
  assign wire126 = (({wire120[(4'h8):(2'h3)]} && $signed(wire122)) > wire124);
  assign wire127 = $unsigned((^{(wire120 ?
                           (wire118 ? wire122 : wire125) : $unsigned(wire123)),
                       $unsigned($unsigned(wire125))}));
  assign wire128 = {$signed(wire123)};
  assign wire129 = (wire121 - {$signed(wire125[(1'h1):(1'h1)])});
  always
    @(posedge clk) begin
      reg130 <= wire119[(1'h0):(1'h0)];
      if (wire120[(1'h0):(1'h0)])
        begin
          reg131 <= ($signed(((wire129[(3'h4):(2'h3)] ?
                      (wire128 ? wire123 : wire127) : (wire118 <= wire118)) ?
                  $signed(wire128) : (~|$signed(wire121)))) ?
              $signed(wire125[(1'h1):(1'h0)]) : (wire129[(3'h4):(1'h0)] ?
                  wire118[(1'h0):(1'h0)] : $signed(wire122)));
          reg132 <= (~&$signed($signed(wire122)));
        end
      else
        begin
          reg131 <= ((|$unsigned(((wire129 ? wire122 : wire125) ?
                  $signed((8'hab)) : (8'ha3)))) ?
              ((~|$signed((8'ha6))) != ($signed((wire128 * wire122)) ?
                  $signed($signed((7'h41))) : $signed((wire127 != wire123)))) : (&$unsigned((~|wire129))));
        end
    end
  assign wire133 = $signed(reg131);
endmodule

module module39
#(parameter param107 = {(&(-((8'h9e) || {(8'ha3), (8'ha0)})))}, 
parameter param108 = param107)
(y, clk, wire43, wire42, wire41, wire40);
  output wire [(32'h4d):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(5'h12):(1'h0)] wire43;
  input wire [(4'he):(1'h0)] wire42;
  input wire [(5'h10):(1'h0)] wire41;
  input wire [(5'h12):(1'h0)] wire40;
  wire signed [(4'ha):(1'h0)] wire106;
  wire signed [(3'h5):(1'h0)] wire105;
  wire [(5'h13):(1'h0)] wire100;
  wire [(5'h13):(1'h0)] wire44;
  reg signed [(4'hc):(1'h0)] reg104 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg103 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg102 = (1'h0);
  assign y = {wire106,
                 wire105,
                 wire100,
                 wire44,
                 reg104,
                 reg103,
                 reg102,
                 (1'h0)};
  assign wire44 = $signed(((wire41[(2'h2):(1'h0)] ?
                          {$signed(wire42)} : wire43) ?
                      $unsigned((~|$unsigned(wire40))) : $signed($signed(wire41))));
  module45 #() modinst101 (wire100, clk, wire43, wire42, wire40, wire41);
  always
    @(posedge clk) begin
      reg102 <= ($signed($signed((!$unsigned(wire44)))) ^~ (&(($unsigned(wire100) ?
              $signed(wire100) : wire43[(3'h4):(2'h2)]) ?
          (wire100[(3'h5):(3'h4)] ~^ (&wire44)) : $signed((wire44 ?
              wire43 : wire43)))));
      reg103 <= (wire44[(5'h12):(5'h11)] ~^ {wire100, (!wire100)});
      reg104 <= {wire43, $unsigned((!((~&wire41) != $signed((8'hbc)))))};
    end
  assign wire105 = (reg104[(4'h9):(4'h9)] >> ($signed(wire100[(4'h8):(1'h0)]) ?
                       (((reg102 ? (8'haf) : wire42) ?
                           wire40 : reg102[(3'h4):(2'h3)]) <= reg104[(3'h5):(2'h2)]) : wire40));
  assign wire106 = {reg102[(2'h3):(1'h1)]};
endmodule

module module45
#(parameter param99 = ({(|(!((8'ha9) ? (8'hab) : (8'hb4))))} ? (~|((7'h41) ? (~|((7'h41) > (7'h41))) : {{(8'ha1)}})) : ((((~^(8'ha1)) * (+(8'hb2))) >> (((7'h42) > (8'ha6)) ^~ ((7'h42) ? (8'hac) : (8'hb7)))) ~^ (~(^((8'hb2) == (8'h9c)))))))
(y, clk, wire49, wire48, wire47, wire46);
  output wire [(32'h244):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(5'h12):(1'h0)] wire49;
  input wire signed [(4'he):(1'h0)] wire48;
  input wire [(5'h12):(1'h0)] wire47;
  input wire [(2'h2):(1'h0)] wire46;
  wire [(4'hd):(1'h0)] wire98;
  wire [(5'h12):(1'h0)] wire97;
  wire [(5'h14):(1'h0)] wire96;
  wire signed [(3'h4):(1'h0)] wire95;
  wire signed [(4'h9):(1'h0)] wire94;
  wire signed [(3'h6):(1'h0)] wire93;
  wire signed [(5'h14):(1'h0)] wire92;
  wire [(5'h14):(1'h0)] wire91;
  wire signed [(5'h15):(1'h0)] wire90;
  wire [(3'h6):(1'h0)] wire89;
  wire [(4'hb):(1'h0)] wire67;
  wire signed [(5'h11):(1'h0)] wire63;
  wire signed [(4'hb):(1'h0)] wire62;
  wire [(5'h10):(1'h0)] wire54;
  wire [(3'h6):(1'h0)] wire53;
  wire signed [(4'hf):(1'h0)] wire52;
  wire [(4'hd):(1'h0)] wire51;
  wire [(4'hd):(1'h0)] wire50;
  reg [(5'h13):(1'h0)] reg88 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg87 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg86 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg85 = (1'h0);
  reg [(4'h8):(1'h0)] reg84 = (1'h0);
  reg [(3'h6):(1'h0)] reg83 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg82 = (1'h0);
  reg [(2'h2):(1'h0)] reg81 = (1'h0);
  reg [(5'h12):(1'h0)] reg80 = (1'h0);
  reg [(5'h15):(1'h0)] reg79 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg78 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg77 = (1'h0);
  reg [(5'h15):(1'h0)] reg76 = (1'h0);
  reg [(5'h11):(1'h0)] reg75 = (1'h0);
  reg [(4'h9):(1'h0)] reg74 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg73 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg72 = (1'h0);
  reg signed [(4'hc):(1'h0)] reg71 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg70 = (1'h0);
  reg [(5'h10):(1'h0)] reg69 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg68 = (1'h0);
  reg signed [(4'he):(1'h0)] reg66 = (1'h0);
  reg [(2'h2):(1'h0)] reg65 = (1'h0);
  reg [(4'hb):(1'h0)] reg64 = (1'h0);
  reg [(4'hd):(1'h0)] reg61 = (1'h0);
  reg [(4'hd):(1'h0)] reg60 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg59 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg58 = (1'h0);
  reg [(4'h9):(1'h0)] reg57 = (1'h0);
  reg [(4'he):(1'h0)] reg56 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg55 = (1'h0);
  assign y = {wire98,
                 wire97,
                 wire96,
                 wire95,
                 wire94,
                 wire93,
                 wire92,
                 wire91,
                 wire90,
                 wire89,
                 wire67,
                 wire63,
                 wire62,
                 wire54,
                 wire53,
                 wire52,
                 wire51,
                 wire50,
                 reg88,
                 reg87,
                 reg86,
                 reg85,
                 reg84,
                 reg83,
                 reg82,
                 reg81,
                 reg80,
                 reg79,
                 reg78,
                 reg77,
                 reg76,
                 reg75,
                 reg74,
                 reg73,
                 reg72,
                 reg71,
                 reg70,
                 reg69,
                 reg68,
                 reg66,
                 reg65,
                 reg64,
                 reg61,
                 reg60,
                 reg59,
                 reg58,
                 reg57,
                 reg56,
                 reg55,
                 (1'h0)};
  assign wire50 = $unsigned({(((-(8'ha9)) ^ {wire47}) ^~ (wire49 ?
                          (wire49 ? wire46 : wire48) : (wire48 * wire48)))});
  assign wire51 = wire48;
  assign wire52 = wire50;
  assign wire53 = wire50[(1'h0):(1'h0)];
  assign wire54 = $unsigned(wire49);
  always
    @(posedge clk) begin
      if ((wire52 ? $signed(wire51) : (~|(~&$unsigned($signed(wire54))))))
        begin
          if ($signed(wire48[(4'h8):(1'h0)]))
            begin
              reg55 <= {wire53, {{$unsigned((wire53 | wire54))}}};
              reg56 <= (8'ha5);
            end
          else
            begin
              reg55 <= $unsigned((&{(((8'ha4) ? reg55 : reg55) ?
                      wire52 : $signed(wire54)),
                  $signed((wire51 ? wire50 : wire49))}));
              reg56 <= wire51[(3'h5):(3'h5)];
              reg57 <= $unsigned($unsigned($unsigned($unsigned((wire53 ?
                  wire48 : wire54)))));
              reg58 <= (8'ha3);
              reg59 <= (((((wire49 | wire49) ?
                      (reg56 >>> wire54) : $signed(reg56)) <= wire50[(3'h6):(1'h1)]) < $signed((8'hab))) ?
                  wire50 : wire53);
            end
          reg60 <= (wire49[(5'h11):(1'h0)] != $unsigned(wire52[(4'hc):(4'ha)]));
          reg61 <= (~|(+reg59));
        end
      else
        begin
          reg55 <= ($unsigned($unsigned($unsigned((reg57 ?
              wire48 : wire47)))) <<< (8'ha5));
          if (($unsigned(((reg57[(3'h6):(3'h5)] ?
              $signed(wire53) : (wire46 ? reg56 : wire47)) <= $signed((wire50 ?
              (8'hba) : reg55)))) != (8'ha5)))
            begin
              reg56 <= ((({wire46[(1'h0):(1'h0)], (~|wire48)} ?
                          reg57 : $signed(wire51)) ?
                      (7'h44) : wire50) ?
                  {(&$signed($signed(reg58))),
                      reg57[(3'h5):(1'h1)]} : $unsigned(reg58));
              reg57 <= $signed(($unsigned(wire47) >= reg58));
              reg58 <= $signed(reg61);
            end
          else
            begin
              reg56 <= $unsigned(({$signed(reg59[(2'h2):(1'h0)]),
                      {((8'hb2) ^~ wire51)}} ?
                  {(wire46 ?
                          wire46[(1'h0):(1'h0)] : $signed((8'hb7)))} : ($unsigned($signed(reg60)) || $signed($signed(wire49)))));
              reg57 <= reg58[(3'h6):(2'h3)];
              reg58 <= ($unsigned((wire47 ^~ wire49)) || wire47[(2'h2):(1'h1)]);
              reg59 <= ((^~((^~(reg59 <<< reg61)) ^ {(^~reg60)})) ?
                  {(($signed(wire48) ?
                          wire51 : (wire46 || reg58)) < reg57[(1'h0):(1'h0)]),
                      $signed(wire53)} : $unsigned(wire48[(3'h4):(2'h3)]));
            end
        end
    end
  assign wire62 = {$signed(reg57)};
  assign wire63 = reg59[(3'h6):(1'h0)];
  always
    @(posedge clk) begin
      reg64 <= $signed(wire51);
      reg65 <= $unsigned($unsigned((8'ha8)));
      reg66 <= ((wire62 ?
          {wire62, ($signed((8'hb8)) ^~ reg55[(1'h1):(1'h0)])} : (reg64 ?
              reg59 : wire63)) + ((($unsigned(wire49) ?
              {wire46, reg65} : $signed(wire48)) ?
          reg56 : (~$unsigned(wire63))) * reg58));
    end
  assign wire67 = $signed((($signed(reg56[(2'h2):(1'h0)]) > reg59[(1'h1):(1'h1)]) && reg58));
  always
    @(posedge clk) begin
      reg68 <= (~{(reg55[(2'h2):(1'h1)] ^ (8'haf))});
      if ({($signed($unsigned(((8'hbb) ^ reg60))) >> $unsigned($unsigned({wire48,
              (8'hb0)})))})
        begin
          reg69 <= ($signed(((~^$unsigned(wire53)) >> wire67[(2'h2):(2'h2)])) ?
              $unsigned($signed(((reg68 ? wire47 : (7'h41)) ?
                  (reg68 ?
                      wire54 : wire49) : $signed(reg56)))) : (wire52[(4'hd):(3'h4)] ?
                  wire49 : (wire47 ?
                      $signed((reg59 ? reg66 : reg65)) : {(wire54 ?
                              reg60 : wire51),
                          $unsigned(wire54)})));
          reg70 <= (8'hbe);
        end
      else
        begin
          if ($signed(reg60[(4'hc):(2'h2)]))
            begin
              reg69 <= $unsigned($signed(((~&$signed(wire52)) ?
                  ($unsigned(reg70) ?
                      ((8'hb5) < wire52) : $unsigned(wire62)) : reg61)));
              reg70 <= (~((((&(8'haf)) ? $signed(wire51) : reg64) ?
                  (~reg64[(3'h6):(1'h0)]) : $unsigned((^~wire46))) > $unsigned(($unsigned(reg58) >> reg64))));
            end
          else
            begin
              reg69 <= $signed($signed(($signed(wire49) ?
                  wire48 : reg70[(2'h2):(1'h0)])));
              reg70 <= ({(wire50 != ((+reg57) ? wire52 : {wire53}))} ?
                  reg58[(4'h8):(1'h0)] : {{(7'h43)}});
            end
          reg71 <= reg64[(4'ha):(1'h1)];
          if ({wire52[(2'h2):(1'h0)]})
            begin
              reg72 <= {($signed((wire63[(2'h3):(1'h0)] ?
                          {(8'hbf), reg60} : wire50)) ?
                      (wire47 ?
                          (~&wire54) : reg56) : (+$unsigned($unsigned((8'haa))))),
                  {reg68, (reg70 & $signed((~wire62)))}};
              reg73 <= {$unsigned(wire50),
                  {(|(reg69[(5'h10):(4'he)] ? {reg72, (8'hb4)} : wire52)),
                      {$unsigned(reg70),
                          ($unsigned((8'had)) << (wire50 ? wire53 : wire48))}}};
            end
          else
            begin
              reg72 <= $signed((~&(&(~|$unsigned(reg55)))));
              reg73 <= wire47;
              reg74 <= $signed(reg60[(3'h6):(2'h3)]);
              reg75 <= reg69;
            end
          reg76 <= reg75[(2'h2):(1'h1)];
        end
      reg77 <= (&(^{$unsigned(reg56[(4'h9):(1'h0)])}));
      reg78 <= $signed($unsigned(reg56));
      if (wire49)
        begin
          reg79 <= reg65[(1'h1):(1'h1)];
          if ($signed(wire50[(4'h8):(2'h2)]))
            begin
              reg80 <= ((~&(reg68 ?
                  (reg55[(1'h0):(1'h0)] ?
                      $signed(reg58) : $unsigned(wire47)) : ({wire51} && reg74))) & ((wire54 - reg71[(4'h9):(3'h6)]) ?
                  wire63 : $signed(($signed(reg69) != wire49))));
              reg81 <= ({reg64, wire48[(1'h1):(1'h0)]} ?
                  wire62 : wire67[(2'h3):(2'h3)]);
              reg82 <= ((reg57 & ($unsigned((reg79 ? wire54 : wire62)) ?
                  $signed((-wire50)) : ((8'h9d) ?
                      wire51 : reg69))) == $signed(reg79));
              reg83 <= wire51;
            end
          else
            begin
              reg80 <= (^~(~reg83));
              reg81 <= {$signed({(wire53 ?
                          $signed((8'hac)) : (reg79 ? reg75 : reg79)),
                      wire47[(3'h7):(1'h1)]})};
            end
          if ((~&$signed($unsigned($signed((wire67 ^~ wire51))))))
            begin
              reg84 <= $signed(($unsigned({(~wire62),
                  (|reg61)}) << ($signed((reg65 << reg57)) * wire48)));
            end
          else
            begin
              reg84 <= reg64[(2'h2):(1'h1)];
              reg85 <= wire62[(2'h3):(1'h1)];
              reg86 <= (^~(~^$signed($signed(wire63[(1'h1):(1'h1)]))));
              reg87 <= reg71[(4'hb):(4'hb)];
              reg88 <= $unsigned(wire46[(1'h0):(1'h0)]);
            end
        end
      else
        begin
          if (reg77)
            begin
              reg79 <= (|{$signed(($signed(reg60) ?
                      {(8'hb8), reg65} : $signed(reg55))),
                  reg70});
            end
          else
            begin
              reg79 <= ($signed($signed(reg80[(4'h9):(1'h1)])) ?
                  (~^((!(reg76 ? reg77 : (8'hbf))) ?
                      reg80 : reg85[(3'h6):(1'h1)])) : (8'hab));
              reg80 <= ($unsigned((+$signed((reg81 ? wire62 : (8'hbb))))) ?
                  $signed($unsigned($unsigned((reg72 ?
                      wire46 : reg87)))) : reg68[(3'h6):(2'h3)]);
            end
          reg81 <= $signed(reg56);
        end
    end
  assign wire89 = reg68[(4'hc):(2'h2)];
  assign wire90 = (($unsigned($unsigned({(8'hbc), reg64})) | (((wire51 ?
                              wire62 : (8'hba)) ?
                          (reg76 ? reg59 : (8'hae)) : (8'ha0)) ?
                      $signed((reg87 ~^ (8'hbb))) : reg75[(4'hc):(4'h9)])) & $signed(reg87));
  assign wire91 = reg69;
  assign wire92 = reg85[(3'h4):(1'h1)];
  assign wire93 = ($unsigned({($signed(wire47) ?
                          {reg84,
                              (8'hbd)} : reg85)}) | ((~&reg66[(2'h3):(2'h2)]) ?
                      ({reg75[(1'h1):(1'h1)]} ^~ (~^(reg86 * reg81))) : $unsigned(({wire52} ?
                          (wire49 | reg79) : reg86[(1'h0):(1'h0)]))));
  assign wire94 = ($signed(reg78) << wire93[(1'h0):(1'h0)]);
  assign wire95 = reg77[(3'h6):(3'h6)];
  assign wire96 = $signed(reg61);
  assign wire97 = wire48;
  assign wire98 = $signed((&((reg65 ? ((8'ha6) ? reg73 : wire97) : wire62) ?
                      (&$signed(reg75)) : wire47[(3'h7):(2'h3)])));
endmodule
