Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Apr 27 14:46:38 2025
| Host         : Bruno-Komp-MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file sodar_19_cp_wrapper_timing_summary_routed.rpt -pb sodar_19_cp_wrapper_timing_summary_routed.pb -rpx sodar_19_cp_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : sodar_19_cp_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.746        0.000                      0                 4029        0.055        0.000                      0                 4029        4.020        0.000                       0                  1867  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.746        0.000                      0                 4029        0.055        0.000                      0                 4029        4.020        0.000                       0                  1867  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.746ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.746ns  (required time - arrival time)
  Source:                 sodar_19_cp_i/myip_sodarcp_0/U0/reg_period_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sodar_19_cp_i/pwm_top_0/U0/gen_pwm[10].pwm_inst/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.756ns  (logic 1.444ns (16.492%)  route 7.312ns (83.508%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.944ns = ( 12.944 - 10.000 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sodar_19_cp_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    sodar_19_cp_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  sodar_19_cp_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1867, routed)        1.697     2.991    sodar_19_cp_i/myip_sodarcp_0/U0/s00_axi_aclk
    SLICE_X61Y72         FDRE                                         r  sodar_19_cp_i/myip_sodarcp_0/U0/reg_period_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y72         FDRE (Prop_fdre_C_Q)         0.456     3.447 r  sodar_19_cp_i/myip_sodarcp_0/U0/reg_period_reg[0]/Q
                         net (fo=954, routed)         6.074     9.521    sodar_19_cp_i/pwm_top_0/U0/gen_pwm[10].pwm_inst/period[0]
    SLICE_X94Y132        LUT4 (Prop_lut4_I0_O)        0.124     9.645 r  sodar_19_cp_i/pwm_top_0/U0/gen_pwm[10].pwm_inst/counter[0]_i_54__9/O
                         net (fo=1, routed)           0.000     9.645    sodar_19_cp_i/pwm_top_0/U0/gen_pwm[10].pwm_inst/counter[0]_i_54__9_n_0
    SLICE_X94Y132        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.158 r  sodar_19_cp_i/pwm_top_0/U0/gen_pwm[10].pwm_inst/counter_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000    10.158    sodar_19_cp_i/pwm_top_0/U0/gen_pwm[10].pwm_inst/counter_reg[0]_i_25_n_0
    SLICE_X94Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.275 r  sodar_19_cp_i/pwm_top_0/U0/gen_pwm[10].pwm_inst/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000    10.275    sodar_19_cp_i/pwm_top_0/U0/gen_pwm[10].pwm_inst/counter_reg[0]_i_13_n_0
    SLICE_X94Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.392 r  sodar_19_cp_i/pwm_top_0/U0/gen_pwm[10].pwm_inst/counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.392    sodar_19_cp_i/pwm_top_0/U0/gen_pwm[10].pwm_inst/counter_reg[0]_i_3_n_0
    SLICE_X94Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.509 r  sodar_19_cp_i/pwm_top_0/U0/gen_pwm[10].pwm_inst/counter_reg[0]_i_1/CO[3]
                         net (fo=32, routed)          1.238    11.747    sodar_19_cp_i/pwm_top_0/U0/gen_pwm[10].pwm_inst/clear
    SLICE_X90Y127        FDRE                                         r  sodar_19_cp_i/pwm_top_0/U0/gen_pwm[10].pwm_inst/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sodar_19_cp_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    sodar_19_cp_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  sodar_19_cp_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1867, routed)        1.765    12.944    sodar_19_cp_i/pwm_top_0/U0/gen_pwm[10].pwm_inst/clk
    SLICE_X90Y127        FDRE                                         r  sodar_19_cp_i/pwm_top_0/U0/gen_pwm[10].pwm_inst/counter_reg[0]/C
                         clock pessimism              0.129    13.073    
                         clock uncertainty           -0.154    12.919    
    SLICE_X90Y127        FDRE (Setup_fdre_C_R)       -0.426    12.493    sodar_19_cp_i/pwm_top_0/U0/gen_pwm[10].pwm_inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         12.493    
                         arrival time                         -11.747    
  -------------------------------------------------------------------
                         slack                                  0.746    

Slack (MET) :             0.746ns  (required time - arrival time)
  Source:                 sodar_19_cp_i/myip_sodarcp_0/U0/reg_period_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sodar_19_cp_i/pwm_top_0/U0/gen_pwm[10].pwm_inst/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.756ns  (logic 1.444ns (16.492%)  route 7.312ns (83.508%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.944ns = ( 12.944 - 10.000 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sodar_19_cp_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    sodar_19_cp_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  sodar_19_cp_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1867, routed)        1.697     2.991    sodar_19_cp_i/myip_sodarcp_0/U0/s00_axi_aclk
    SLICE_X61Y72         FDRE                                         r  sodar_19_cp_i/myip_sodarcp_0/U0/reg_period_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y72         FDRE (Prop_fdre_C_Q)         0.456     3.447 r  sodar_19_cp_i/myip_sodarcp_0/U0/reg_period_reg[0]/Q
                         net (fo=954, routed)         6.074     9.521    sodar_19_cp_i/pwm_top_0/U0/gen_pwm[10].pwm_inst/period[0]
    SLICE_X94Y132        LUT4 (Prop_lut4_I0_O)        0.124     9.645 r  sodar_19_cp_i/pwm_top_0/U0/gen_pwm[10].pwm_inst/counter[0]_i_54__9/O
                         net (fo=1, routed)           0.000     9.645    sodar_19_cp_i/pwm_top_0/U0/gen_pwm[10].pwm_inst/counter[0]_i_54__9_n_0
    SLICE_X94Y132        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.158 r  sodar_19_cp_i/pwm_top_0/U0/gen_pwm[10].pwm_inst/counter_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000    10.158    sodar_19_cp_i/pwm_top_0/U0/gen_pwm[10].pwm_inst/counter_reg[0]_i_25_n_0
    SLICE_X94Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.275 r  sodar_19_cp_i/pwm_top_0/U0/gen_pwm[10].pwm_inst/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000    10.275    sodar_19_cp_i/pwm_top_0/U0/gen_pwm[10].pwm_inst/counter_reg[0]_i_13_n_0
    SLICE_X94Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.392 r  sodar_19_cp_i/pwm_top_0/U0/gen_pwm[10].pwm_inst/counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.392    sodar_19_cp_i/pwm_top_0/U0/gen_pwm[10].pwm_inst/counter_reg[0]_i_3_n_0
    SLICE_X94Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.509 r  sodar_19_cp_i/pwm_top_0/U0/gen_pwm[10].pwm_inst/counter_reg[0]_i_1/CO[3]
                         net (fo=32, routed)          1.238    11.747    sodar_19_cp_i/pwm_top_0/U0/gen_pwm[10].pwm_inst/clear
    SLICE_X90Y127        FDRE                                         r  sodar_19_cp_i/pwm_top_0/U0/gen_pwm[10].pwm_inst/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sodar_19_cp_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    sodar_19_cp_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  sodar_19_cp_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1867, routed)        1.765    12.944    sodar_19_cp_i/pwm_top_0/U0/gen_pwm[10].pwm_inst/clk
    SLICE_X90Y127        FDRE                                         r  sodar_19_cp_i/pwm_top_0/U0/gen_pwm[10].pwm_inst/counter_reg[1]/C
                         clock pessimism              0.129    13.073    
                         clock uncertainty           -0.154    12.919    
    SLICE_X90Y127        FDRE (Setup_fdre_C_R)       -0.426    12.493    sodar_19_cp_i/pwm_top_0/U0/gen_pwm[10].pwm_inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         12.493    
                         arrival time                         -11.747    
  -------------------------------------------------------------------
                         slack                                  0.746    

Slack (MET) :             0.746ns  (required time - arrival time)
  Source:                 sodar_19_cp_i/myip_sodarcp_0/U0/reg_period_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sodar_19_cp_i/pwm_top_0/U0/gen_pwm[10].pwm_inst/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.756ns  (logic 1.444ns (16.492%)  route 7.312ns (83.508%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.944ns = ( 12.944 - 10.000 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sodar_19_cp_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    sodar_19_cp_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  sodar_19_cp_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1867, routed)        1.697     2.991    sodar_19_cp_i/myip_sodarcp_0/U0/s00_axi_aclk
    SLICE_X61Y72         FDRE                                         r  sodar_19_cp_i/myip_sodarcp_0/U0/reg_period_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y72         FDRE (Prop_fdre_C_Q)         0.456     3.447 r  sodar_19_cp_i/myip_sodarcp_0/U0/reg_period_reg[0]/Q
                         net (fo=954, routed)         6.074     9.521    sodar_19_cp_i/pwm_top_0/U0/gen_pwm[10].pwm_inst/period[0]
    SLICE_X94Y132        LUT4 (Prop_lut4_I0_O)        0.124     9.645 r  sodar_19_cp_i/pwm_top_0/U0/gen_pwm[10].pwm_inst/counter[0]_i_54__9/O
                         net (fo=1, routed)           0.000     9.645    sodar_19_cp_i/pwm_top_0/U0/gen_pwm[10].pwm_inst/counter[0]_i_54__9_n_0
    SLICE_X94Y132        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.158 r  sodar_19_cp_i/pwm_top_0/U0/gen_pwm[10].pwm_inst/counter_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000    10.158    sodar_19_cp_i/pwm_top_0/U0/gen_pwm[10].pwm_inst/counter_reg[0]_i_25_n_0
    SLICE_X94Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.275 r  sodar_19_cp_i/pwm_top_0/U0/gen_pwm[10].pwm_inst/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000    10.275    sodar_19_cp_i/pwm_top_0/U0/gen_pwm[10].pwm_inst/counter_reg[0]_i_13_n_0
    SLICE_X94Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.392 r  sodar_19_cp_i/pwm_top_0/U0/gen_pwm[10].pwm_inst/counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.392    sodar_19_cp_i/pwm_top_0/U0/gen_pwm[10].pwm_inst/counter_reg[0]_i_3_n_0
    SLICE_X94Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.509 r  sodar_19_cp_i/pwm_top_0/U0/gen_pwm[10].pwm_inst/counter_reg[0]_i_1/CO[3]
                         net (fo=32, routed)          1.238    11.747    sodar_19_cp_i/pwm_top_0/U0/gen_pwm[10].pwm_inst/clear
    SLICE_X90Y127        FDRE                                         r  sodar_19_cp_i/pwm_top_0/U0/gen_pwm[10].pwm_inst/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sodar_19_cp_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    sodar_19_cp_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  sodar_19_cp_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1867, routed)        1.765    12.944    sodar_19_cp_i/pwm_top_0/U0/gen_pwm[10].pwm_inst/clk
    SLICE_X90Y127        FDRE                                         r  sodar_19_cp_i/pwm_top_0/U0/gen_pwm[10].pwm_inst/counter_reg[2]/C
                         clock pessimism              0.129    13.073    
                         clock uncertainty           -0.154    12.919    
    SLICE_X90Y127        FDRE (Setup_fdre_C_R)       -0.426    12.493    sodar_19_cp_i/pwm_top_0/U0/gen_pwm[10].pwm_inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         12.493    
                         arrival time                         -11.747    
  -------------------------------------------------------------------
                         slack                                  0.746    

Slack (MET) :             0.746ns  (required time - arrival time)
  Source:                 sodar_19_cp_i/myip_sodarcp_0/U0/reg_period_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sodar_19_cp_i/pwm_top_0/U0/gen_pwm[10].pwm_inst/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.756ns  (logic 1.444ns (16.492%)  route 7.312ns (83.508%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.944ns = ( 12.944 - 10.000 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sodar_19_cp_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    sodar_19_cp_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  sodar_19_cp_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1867, routed)        1.697     2.991    sodar_19_cp_i/myip_sodarcp_0/U0/s00_axi_aclk
    SLICE_X61Y72         FDRE                                         r  sodar_19_cp_i/myip_sodarcp_0/U0/reg_period_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y72         FDRE (Prop_fdre_C_Q)         0.456     3.447 r  sodar_19_cp_i/myip_sodarcp_0/U0/reg_period_reg[0]/Q
                         net (fo=954, routed)         6.074     9.521    sodar_19_cp_i/pwm_top_0/U0/gen_pwm[10].pwm_inst/period[0]
    SLICE_X94Y132        LUT4 (Prop_lut4_I0_O)        0.124     9.645 r  sodar_19_cp_i/pwm_top_0/U0/gen_pwm[10].pwm_inst/counter[0]_i_54__9/O
                         net (fo=1, routed)           0.000     9.645    sodar_19_cp_i/pwm_top_0/U0/gen_pwm[10].pwm_inst/counter[0]_i_54__9_n_0
    SLICE_X94Y132        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.158 r  sodar_19_cp_i/pwm_top_0/U0/gen_pwm[10].pwm_inst/counter_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000    10.158    sodar_19_cp_i/pwm_top_0/U0/gen_pwm[10].pwm_inst/counter_reg[0]_i_25_n_0
    SLICE_X94Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.275 r  sodar_19_cp_i/pwm_top_0/U0/gen_pwm[10].pwm_inst/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000    10.275    sodar_19_cp_i/pwm_top_0/U0/gen_pwm[10].pwm_inst/counter_reg[0]_i_13_n_0
    SLICE_X94Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.392 r  sodar_19_cp_i/pwm_top_0/U0/gen_pwm[10].pwm_inst/counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.392    sodar_19_cp_i/pwm_top_0/U0/gen_pwm[10].pwm_inst/counter_reg[0]_i_3_n_0
    SLICE_X94Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.509 r  sodar_19_cp_i/pwm_top_0/U0/gen_pwm[10].pwm_inst/counter_reg[0]_i_1/CO[3]
                         net (fo=32, routed)          1.238    11.747    sodar_19_cp_i/pwm_top_0/U0/gen_pwm[10].pwm_inst/clear
    SLICE_X90Y127        FDRE                                         r  sodar_19_cp_i/pwm_top_0/U0/gen_pwm[10].pwm_inst/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sodar_19_cp_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    sodar_19_cp_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  sodar_19_cp_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1867, routed)        1.765    12.944    sodar_19_cp_i/pwm_top_0/U0/gen_pwm[10].pwm_inst/clk
    SLICE_X90Y127        FDRE                                         r  sodar_19_cp_i/pwm_top_0/U0/gen_pwm[10].pwm_inst/counter_reg[3]/C
                         clock pessimism              0.129    13.073    
                         clock uncertainty           -0.154    12.919    
    SLICE_X90Y127        FDRE (Setup_fdre_C_R)       -0.426    12.493    sodar_19_cp_i/pwm_top_0/U0/gen_pwm[10].pwm_inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         12.493    
                         arrival time                         -11.747    
  -------------------------------------------------------------------
                         slack                                  0.746    

Slack (MET) :             0.770ns  (required time - arrival time)
  Source:                 sodar_19_cp_i/myip_sodarcp_0/U0/reg_period_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sodar_19_cp_i/pwm_top_0/U0/gen_pwm[10].pwm_inst/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.734ns  (logic 1.444ns (16.533%)  route 7.290ns (83.467%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.946ns = ( 12.946 - 10.000 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sodar_19_cp_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    sodar_19_cp_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  sodar_19_cp_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1867, routed)        1.697     2.991    sodar_19_cp_i/myip_sodarcp_0/U0/s00_axi_aclk
    SLICE_X61Y72         FDRE                                         r  sodar_19_cp_i/myip_sodarcp_0/U0/reg_period_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y72         FDRE (Prop_fdre_C_Q)         0.456     3.447 r  sodar_19_cp_i/myip_sodarcp_0/U0/reg_period_reg[0]/Q
                         net (fo=954, routed)         6.074     9.521    sodar_19_cp_i/pwm_top_0/U0/gen_pwm[10].pwm_inst/period[0]
    SLICE_X94Y132        LUT4 (Prop_lut4_I0_O)        0.124     9.645 r  sodar_19_cp_i/pwm_top_0/U0/gen_pwm[10].pwm_inst/counter[0]_i_54__9/O
                         net (fo=1, routed)           0.000     9.645    sodar_19_cp_i/pwm_top_0/U0/gen_pwm[10].pwm_inst/counter[0]_i_54__9_n_0
    SLICE_X94Y132        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.158 r  sodar_19_cp_i/pwm_top_0/U0/gen_pwm[10].pwm_inst/counter_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000    10.158    sodar_19_cp_i/pwm_top_0/U0/gen_pwm[10].pwm_inst/counter_reg[0]_i_25_n_0
    SLICE_X94Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.275 r  sodar_19_cp_i/pwm_top_0/U0/gen_pwm[10].pwm_inst/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000    10.275    sodar_19_cp_i/pwm_top_0/U0/gen_pwm[10].pwm_inst/counter_reg[0]_i_13_n_0
    SLICE_X94Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.392 r  sodar_19_cp_i/pwm_top_0/U0/gen_pwm[10].pwm_inst/counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.392    sodar_19_cp_i/pwm_top_0/U0/gen_pwm[10].pwm_inst/counter_reg[0]_i_3_n_0
    SLICE_X94Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.509 r  sodar_19_cp_i/pwm_top_0/U0/gen_pwm[10].pwm_inst/counter_reg[0]_i_1/CO[3]
                         net (fo=32, routed)          1.216    11.725    sodar_19_cp_i/pwm_top_0/U0/gen_pwm[10].pwm_inst/clear
    SLICE_X90Y128        FDRE                                         r  sodar_19_cp_i/pwm_top_0/U0/gen_pwm[10].pwm_inst/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sodar_19_cp_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    sodar_19_cp_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  sodar_19_cp_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1867, routed)        1.767    12.946    sodar_19_cp_i/pwm_top_0/U0/gen_pwm[10].pwm_inst/clk
    SLICE_X90Y128        FDRE                                         r  sodar_19_cp_i/pwm_top_0/U0/gen_pwm[10].pwm_inst/counter_reg[4]/C
                         clock pessimism              0.129    13.075    
                         clock uncertainty           -0.154    12.921    
    SLICE_X90Y128        FDRE (Setup_fdre_C_R)       -0.426    12.495    sodar_19_cp_i/pwm_top_0/U0/gen_pwm[10].pwm_inst/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         12.495    
                         arrival time                         -11.725    
  -------------------------------------------------------------------
                         slack                                  0.770    

Slack (MET) :             0.770ns  (required time - arrival time)
  Source:                 sodar_19_cp_i/myip_sodarcp_0/U0/reg_period_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sodar_19_cp_i/pwm_top_0/U0/gen_pwm[10].pwm_inst/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.734ns  (logic 1.444ns (16.533%)  route 7.290ns (83.467%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.946ns = ( 12.946 - 10.000 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sodar_19_cp_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    sodar_19_cp_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  sodar_19_cp_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1867, routed)        1.697     2.991    sodar_19_cp_i/myip_sodarcp_0/U0/s00_axi_aclk
    SLICE_X61Y72         FDRE                                         r  sodar_19_cp_i/myip_sodarcp_0/U0/reg_period_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y72         FDRE (Prop_fdre_C_Q)         0.456     3.447 r  sodar_19_cp_i/myip_sodarcp_0/U0/reg_period_reg[0]/Q
                         net (fo=954, routed)         6.074     9.521    sodar_19_cp_i/pwm_top_0/U0/gen_pwm[10].pwm_inst/period[0]
    SLICE_X94Y132        LUT4 (Prop_lut4_I0_O)        0.124     9.645 r  sodar_19_cp_i/pwm_top_0/U0/gen_pwm[10].pwm_inst/counter[0]_i_54__9/O
                         net (fo=1, routed)           0.000     9.645    sodar_19_cp_i/pwm_top_0/U0/gen_pwm[10].pwm_inst/counter[0]_i_54__9_n_0
    SLICE_X94Y132        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.158 r  sodar_19_cp_i/pwm_top_0/U0/gen_pwm[10].pwm_inst/counter_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000    10.158    sodar_19_cp_i/pwm_top_0/U0/gen_pwm[10].pwm_inst/counter_reg[0]_i_25_n_0
    SLICE_X94Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.275 r  sodar_19_cp_i/pwm_top_0/U0/gen_pwm[10].pwm_inst/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000    10.275    sodar_19_cp_i/pwm_top_0/U0/gen_pwm[10].pwm_inst/counter_reg[0]_i_13_n_0
    SLICE_X94Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.392 r  sodar_19_cp_i/pwm_top_0/U0/gen_pwm[10].pwm_inst/counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.392    sodar_19_cp_i/pwm_top_0/U0/gen_pwm[10].pwm_inst/counter_reg[0]_i_3_n_0
    SLICE_X94Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.509 r  sodar_19_cp_i/pwm_top_0/U0/gen_pwm[10].pwm_inst/counter_reg[0]_i_1/CO[3]
                         net (fo=32, routed)          1.216    11.725    sodar_19_cp_i/pwm_top_0/U0/gen_pwm[10].pwm_inst/clear
    SLICE_X90Y128        FDRE                                         r  sodar_19_cp_i/pwm_top_0/U0/gen_pwm[10].pwm_inst/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sodar_19_cp_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    sodar_19_cp_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  sodar_19_cp_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1867, routed)        1.767    12.946    sodar_19_cp_i/pwm_top_0/U0/gen_pwm[10].pwm_inst/clk
    SLICE_X90Y128        FDRE                                         r  sodar_19_cp_i/pwm_top_0/U0/gen_pwm[10].pwm_inst/counter_reg[5]/C
                         clock pessimism              0.129    13.075    
                         clock uncertainty           -0.154    12.921    
    SLICE_X90Y128        FDRE (Setup_fdre_C_R)       -0.426    12.495    sodar_19_cp_i/pwm_top_0/U0/gen_pwm[10].pwm_inst/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         12.495    
                         arrival time                         -11.725    
  -------------------------------------------------------------------
                         slack                                  0.770    

Slack (MET) :             0.770ns  (required time - arrival time)
  Source:                 sodar_19_cp_i/myip_sodarcp_0/U0/reg_period_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sodar_19_cp_i/pwm_top_0/U0/gen_pwm[10].pwm_inst/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.734ns  (logic 1.444ns (16.533%)  route 7.290ns (83.467%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.946ns = ( 12.946 - 10.000 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sodar_19_cp_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    sodar_19_cp_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  sodar_19_cp_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1867, routed)        1.697     2.991    sodar_19_cp_i/myip_sodarcp_0/U0/s00_axi_aclk
    SLICE_X61Y72         FDRE                                         r  sodar_19_cp_i/myip_sodarcp_0/U0/reg_period_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y72         FDRE (Prop_fdre_C_Q)         0.456     3.447 r  sodar_19_cp_i/myip_sodarcp_0/U0/reg_period_reg[0]/Q
                         net (fo=954, routed)         6.074     9.521    sodar_19_cp_i/pwm_top_0/U0/gen_pwm[10].pwm_inst/period[0]
    SLICE_X94Y132        LUT4 (Prop_lut4_I0_O)        0.124     9.645 r  sodar_19_cp_i/pwm_top_0/U0/gen_pwm[10].pwm_inst/counter[0]_i_54__9/O
                         net (fo=1, routed)           0.000     9.645    sodar_19_cp_i/pwm_top_0/U0/gen_pwm[10].pwm_inst/counter[0]_i_54__9_n_0
    SLICE_X94Y132        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.158 r  sodar_19_cp_i/pwm_top_0/U0/gen_pwm[10].pwm_inst/counter_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000    10.158    sodar_19_cp_i/pwm_top_0/U0/gen_pwm[10].pwm_inst/counter_reg[0]_i_25_n_0
    SLICE_X94Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.275 r  sodar_19_cp_i/pwm_top_0/U0/gen_pwm[10].pwm_inst/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000    10.275    sodar_19_cp_i/pwm_top_0/U0/gen_pwm[10].pwm_inst/counter_reg[0]_i_13_n_0
    SLICE_X94Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.392 r  sodar_19_cp_i/pwm_top_0/U0/gen_pwm[10].pwm_inst/counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.392    sodar_19_cp_i/pwm_top_0/U0/gen_pwm[10].pwm_inst/counter_reg[0]_i_3_n_0
    SLICE_X94Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.509 r  sodar_19_cp_i/pwm_top_0/U0/gen_pwm[10].pwm_inst/counter_reg[0]_i_1/CO[3]
                         net (fo=32, routed)          1.216    11.725    sodar_19_cp_i/pwm_top_0/U0/gen_pwm[10].pwm_inst/clear
    SLICE_X90Y128        FDRE                                         r  sodar_19_cp_i/pwm_top_0/U0/gen_pwm[10].pwm_inst/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sodar_19_cp_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    sodar_19_cp_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  sodar_19_cp_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1867, routed)        1.767    12.946    sodar_19_cp_i/pwm_top_0/U0/gen_pwm[10].pwm_inst/clk
    SLICE_X90Y128        FDRE                                         r  sodar_19_cp_i/pwm_top_0/U0/gen_pwm[10].pwm_inst/counter_reg[6]/C
                         clock pessimism              0.129    13.075    
                         clock uncertainty           -0.154    12.921    
    SLICE_X90Y128        FDRE (Setup_fdre_C_R)       -0.426    12.495    sodar_19_cp_i/pwm_top_0/U0/gen_pwm[10].pwm_inst/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         12.495    
                         arrival time                         -11.725    
  -------------------------------------------------------------------
                         slack                                  0.770    

Slack (MET) :             0.770ns  (required time - arrival time)
  Source:                 sodar_19_cp_i/myip_sodarcp_0/U0/reg_period_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sodar_19_cp_i/pwm_top_0/U0/gen_pwm[10].pwm_inst/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.734ns  (logic 1.444ns (16.533%)  route 7.290ns (83.467%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.946ns = ( 12.946 - 10.000 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sodar_19_cp_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    sodar_19_cp_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  sodar_19_cp_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1867, routed)        1.697     2.991    sodar_19_cp_i/myip_sodarcp_0/U0/s00_axi_aclk
    SLICE_X61Y72         FDRE                                         r  sodar_19_cp_i/myip_sodarcp_0/U0/reg_period_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y72         FDRE (Prop_fdre_C_Q)         0.456     3.447 r  sodar_19_cp_i/myip_sodarcp_0/U0/reg_period_reg[0]/Q
                         net (fo=954, routed)         6.074     9.521    sodar_19_cp_i/pwm_top_0/U0/gen_pwm[10].pwm_inst/period[0]
    SLICE_X94Y132        LUT4 (Prop_lut4_I0_O)        0.124     9.645 r  sodar_19_cp_i/pwm_top_0/U0/gen_pwm[10].pwm_inst/counter[0]_i_54__9/O
                         net (fo=1, routed)           0.000     9.645    sodar_19_cp_i/pwm_top_0/U0/gen_pwm[10].pwm_inst/counter[0]_i_54__9_n_0
    SLICE_X94Y132        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.158 r  sodar_19_cp_i/pwm_top_0/U0/gen_pwm[10].pwm_inst/counter_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000    10.158    sodar_19_cp_i/pwm_top_0/U0/gen_pwm[10].pwm_inst/counter_reg[0]_i_25_n_0
    SLICE_X94Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.275 r  sodar_19_cp_i/pwm_top_0/U0/gen_pwm[10].pwm_inst/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000    10.275    sodar_19_cp_i/pwm_top_0/U0/gen_pwm[10].pwm_inst/counter_reg[0]_i_13_n_0
    SLICE_X94Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.392 r  sodar_19_cp_i/pwm_top_0/U0/gen_pwm[10].pwm_inst/counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.392    sodar_19_cp_i/pwm_top_0/U0/gen_pwm[10].pwm_inst/counter_reg[0]_i_3_n_0
    SLICE_X94Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.509 r  sodar_19_cp_i/pwm_top_0/U0/gen_pwm[10].pwm_inst/counter_reg[0]_i_1/CO[3]
                         net (fo=32, routed)          1.216    11.725    sodar_19_cp_i/pwm_top_0/U0/gen_pwm[10].pwm_inst/clear
    SLICE_X90Y128        FDRE                                         r  sodar_19_cp_i/pwm_top_0/U0/gen_pwm[10].pwm_inst/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sodar_19_cp_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    sodar_19_cp_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  sodar_19_cp_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1867, routed)        1.767    12.946    sodar_19_cp_i/pwm_top_0/U0/gen_pwm[10].pwm_inst/clk
    SLICE_X90Y128        FDRE                                         r  sodar_19_cp_i/pwm_top_0/U0/gen_pwm[10].pwm_inst/counter_reg[7]/C
                         clock pessimism              0.129    13.075    
                         clock uncertainty           -0.154    12.921    
    SLICE_X90Y128        FDRE (Setup_fdre_C_R)       -0.426    12.495    sodar_19_cp_i/pwm_top_0/U0/gen_pwm[10].pwm_inst/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         12.495    
                         arrival time                         -11.725    
  -------------------------------------------------------------------
                         slack                                  0.770    

Slack (MET) :             0.780ns  (required time - arrival time)
  Source:                 sodar_19_cp_i/myip_sodarcp_0/U0/reg_period_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sodar_19_cp_i/pwm_top_0/U0/gen_pwm[17].pwm_inst/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.617ns  (logic 2.441ns (28.327%)  route 6.176ns (71.673%))
  Logic Levels:           9  (CARRY4=7 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.815ns = ( 12.815 - 10.000 ) 
    Source Clock Delay      (SCD):    3.058ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sodar_19_cp_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    sodar_19_cp_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  sodar_19_cp_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1867, routed)        1.764     3.058    sodar_19_cp_i/myip_sodarcp_0/U0/s00_axi_aclk
    SLICE_X90Y72         FDRE                                         r  sodar_19_cp_i/myip_sodarcp_0/U0/reg_period_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y72         FDRE (Prop_fdre_C_Q)         0.518     3.576 f  sodar_19_cp_i/myip_sodarcp_0/U0/reg_period_reg[12]/Q
                         net (fo=554, routed)         4.208     7.784    sodar_19_cp_i/pwm_top_0/U0/gen_pwm[17].pwm_inst/period[12]
    SLICE_X39Y128        LUT1 (Prop_lut1_I0_O)        0.124     7.908 r  sodar_19_cp_i/pwm_top_0/U0/gen_pwm[17].pwm_inst/counter[0]_i_66__16/O
                         net (fo=1, routed)           0.000     7.908    sodar_19_cp_i/pwm_top_0/U0/gen_pwm[17].pwm_inst/counter[0]_i_66__16_n_0
    SLICE_X39Y128        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.309 r  sodar_19_cp_i/pwm_top_0/U0/gen_pwm[17].pwm_inst/counter_reg[0]_i_55/CO[3]
                         net (fo=1, routed)           0.000     8.309    sodar_19_cp_i/pwm_top_0/U0/gen_pwm[17].pwm_inst/counter_reg[0]_i_55_n_0
    SLICE_X39Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.423 r  sodar_19_cp_i/pwm_top_0/U0/gen_pwm[17].pwm_inst/counter_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.423    sodar_19_cp_i/pwm_top_0/U0/gen_pwm[17].pwm_inst/counter_reg[0]_i_35_n_0
    SLICE_X39Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.537 r  sodar_19_cp_i/pwm_top_0/U0/gen_pwm[17].pwm_inst/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000     8.537    sodar_19_cp_i/pwm_top_0/U0/gen_pwm[17].pwm_inst/counter_reg[0]_i_34_n_0
    SLICE_X39Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.651 r  sodar_19_cp_i/pwm_top_0/U0/gen_pwm[17].pwm_inst/counter_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000     8.651    sodar_19_cp_i/pwm_top_0/U0/gen_pwm[17].pwm_inst/counter_reg[0]_i_24_n_0
    SLICE_X39Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.765 r  sodar_19_cp_i/pwm_top_0/U0/gen_pwm[17].pwm_inst/counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000     8.765    sodar_19_cp_i/pwm_top_0/U0/gen_pwm[17].pwm_inst/counter_reg[0]_i_23_n_0
    SLICE_X39Y133        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.004 r  sodar_19_cp_i/pwm_top_0/U0/gen_pwm[17].pwm_inst/counter_reg[0]_i_22/O[2]
                         net (fo=2, routed)           0.784     9.788    sodar_19_cp_i/pwm_top_0/U0/gen_pwm[17].pwm_inst/minusOp[31]
    SLICE_X40Y131        LUT4 (Prop_lut4_I0_O)        0.302    10.090 r  sodar_19_cp_i/pwm_top_0/U0/gen_pwm[17].pwm_inst/counter[0]_i_8__16/O
                         net (fo=1, routed)           0.000    10.090    sodar_19_cp_i/pwm_top_0/U0/gen_pwm[17].pwm_inst/counter[0]_i_8__16_n_0
    SLICE_X40Y131        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.491 r  sodar_19_cp_i/pwm_top_0/U0/gen_pwm[17].pwm_inst/counter_reg[0]_i_1/CO[3]
                         net (fo=32, routed)          1.184    11.675    sodar_19_cp_i/pwm_top_0/U0/gen_pwm[17].pwm_inst/clear
    SLICE_X41Y125        FDRE                                         r  sodar_19_cp_i/pwm_top_0/U0/gen_pwm[17].pwm_inst/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sodar_19_cp_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    sodar_19_cp_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  sodar_19_cp_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1867, routed)        1.636    12.815    sodar_19_cp_i/pwm_top_0/U0/gen_pwm[17].pwm_inst/clk
    SLICE_X41Y125        FDRE                                         r  sodar_19_cp_i/pwm_top_0/U0/gen_pwm[17].pwm_inst/counter_reg[4]/C
                         clock pessimism              0.129    12.944    
                         clock uncertainty           -0.154    12.790    
    SLICE_X41Y125        FDRE (Setup_fdre_C_R)       -0.335    12.455    sodar_19_cp_i/pwm_top_0/U0/gen_pwm[17].pwm_inst/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         12.455    
                         arrival time                         -11.675    
  -------------------------------------------------------------------
                         slack                                  0.780    

Slack (MET) :             0.780ns  (required time - arrival time)
  Source:                 sodar_19_cp_i/myip_sodarcp_0/U0/reg_period_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sodar_19_cp_i/pwm_top_0/U0/gen_pwm[17].pwm_inst/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.617ns  (logic 2.441ns (28.327%)  route 6.176ns (71.673%))
  Logic Levels:           9  (CARRY4=7 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.815ns = ( 12.815 - 10.000 ) 
    Source Clock Delay      (SCD):    3.058ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sodar_19_cp_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    sodar_19_cp_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  sodar_19_cp_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1867, routed)        1.764     3.058    sodar_19_cp_i/myip_sodarcp_0/U0/s00_axi_aclk
    SLICE_X90Y72         FDRE                                         r  sodar_19_cp_i/myip_sodarcp_0/U0/reg_period_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y72         FDRE (Prop_fdre_C_Q)         0.518     3.576 f  sodar_19_cp_i/myip_sodarcp_0/U0/reg_period_reg[12]/Q
                         net (fo=554, routed)         4.208     7.784    sodar_19_cp_i/pwm_top_0/U0/gen_pwm[17].pwm_inst/period[12]
    SLICE_X39Y128        LUT1 (Prop_lut1_I0_O)        0.124     7.908 r  sodar_19_cp_i/pwm_top_0/U0/gen_pwm[17].pwm_inst/counter[0]_i_66__16/O
                         net (fo=1, routed)           0.000     7.908    sodar_19_cp_i/pwm_top_0/U0/gen_pwm[17].pwm_inst/counter[0]_i_66__16_n_0
    SLICE_X39Y128        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.309 r  sodar_19_cp_i/pwm_top_0/U0/gen_pwm[17].pwm_inst/counter_reg[0]_i_55/CO[3]
                         net (fo=1, routed)           0.000     8.309    sodar_19_cp_i/pwm_top_0/U0/gen_pwm[17].pwm_inst/counter_reg[0]_i_55_n_0
    SLICE_X39Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.423 r  sodar_19_cp_i/pwm_top_0/U0/gen_pwm[17].pwm_inst/counter_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.423    sodar_19_cp_i/pwm_top_0/U0/gen_pwm[17].pwm_inst/counter_reg[0]_i_35_n_0
    SLICE_X39Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.537 r  sodar_19_cp_i/pwm_top_0/U0/gen_pwm[17].pwm_inst/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000     8.537    sodar_19_cp_i/pwm_top_0/U0/gen_pwm[17].pwm_inst/counter_reg[0]_i_34_n_0
    SLICE_X39Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.651 r  sodar_19_cp_i/pwm_top_0/U0/gen_pwm[17].pwm_inst/counter_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000     8.651    sodar_19_cp_i/pwm_top_0/U0/gen_pwm[17].pwm_inst/counter_reg[0]_i_24_n_0
    SLICE_X39Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.765 r  sodar_19_cp_i/pwm_top_0/U0/gen_pwm[17].pwm_inst/counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000     8.765    sodar_19_cp_i/pwm_top_0/U0/gen_pwm[17].pwm_inst/counter_reg[0]_i_23_n_0
    SLICE_X39Y133        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.004 r  sodar_19_cp_i/pwm_top_0/U0/gen_pwm[17].pwm_inst/counter_reg[0]_i_22/O[2]
                         net (fo=2, routed)           0.784     9.788    sodar_19_cp_i/pwm_top_0/U0/gen_pwm[17].pwm_inst/minusOp[31]
    SLICE_X40Y131        LUT4 (Prop_lut4_I0_O)        0.302    10.090 r  sodar_19_cp_i/pwm_top_0/U0/gen_pwm[17].pwm_inst/counter[0]_i_8__16/O
                         net (fo=1, routed)           0.000    10.090    sodar_19_cp_i/pwm_top_0/U0/gen_pwm[17].pwm_inst/counter[0]_i_8__16_n_0
    SLICE_X40Y131        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.491 r  sodar_19_cp_i/pwm_top_0/U0/gen_pwm[17].pwm_inst/counter_reg[0]_i_1/CO[3]
                         net (fo=32, routed)          1.184    11.675    sodar_19_cp_i/pwm_top_0/U0/gen_pwm[17].pwm_inst/clear
    SLICE_X41Y125        FDRE                                         r  sodar_19_cp_i/pwm_top_0/U0/gen_pwm[17].pwm_inst/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sodar_19_cp_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    sodar_19_cp_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  sodar_19_cp_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1867, routed)        1.636    12.815    sodar_19_cp_i/pwm_top_0/U0/gen_pwm[17].pwm_inst/clk
    SLICE_X41Y125        FDRE                                         r  sodar_19_cp_i/pwm_top_0/U0/gen_pwm[17].pwm_inst/counter_reg[5]/C
                         clock pessimism              0.129    12.944    
                         clock uncertainty           -0.154    12.790    
    SLICE_X41Y125        FDRE (Setup_fdre_C_R)       -0.335    12.455    sodar_19_cp_i/pwm_top_0/U0/gen_pwm[17].pwm_inst/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         12.455    
                         arrival time                         -11.675    
  -------------------------------------------------------------------
                         slack                                  0.780    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 sodar_19_cp_i/pwm_top_0/U0/gen_pwm[9].pwm_inst/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sodar_19_cp_i/pwm_top_0/U0/gen_pwm[9].pwm_inst/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.392ns (76.853%)  route 0.118ns (23.147%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.305ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sodar_19_cp_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    sodar_19_cp_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  sodar_19_cp_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1867, routed)        0.584     0.920    sodar_19_cp_i/pwm_top_0/U0/gen_pwm[9].pwm_inst/clk
    SLICE_X85Y99         FDRE                                         r  sodar_19_cp_i/pwm_top_0/U0/gen_pwm[9].pwm_inst/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y99         FDRE (Prop_fdre_C_Q)         0.141     1.061 r  sodar_19_cp_i/pwm_top_0/U0/gen_pwm[9].pwm_inst/counter_reg[20]/Q
                         net (fo=5, routed)           0.117     1.178    sodar_19_cp_i/pwm_top_0/U0/gen_pwm[9].pwm_inst/counter_reg[20]
    SLICE_X85Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.375 r  sodar_19_cp_i/pwm_top_0/U0/gen_pwm[9].pwm_inst/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.376    sodar_19_cp_i/pwm_top_0/U0/gen_pwm[9].pwm_inst/counter_reg[20]_i_1_n_0
    SLICE_X85Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.430 r  sodar_19_cp_i/pwm_top_0/U0/gen_pwm[9].pwm_inst/counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.430    sodar_19_cp_i/pwm_top_0/U0/gen_pwm[9].pwm_inst/counter_reg[24]_i_1_n_7
    SLICE_X85Y100        FDRE                                         r  sodar_19_cp_i/pwm_top_0/U0/gen_pwm[9].pwm_inst/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sodar_19_cp_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    sodar_19_cp_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  sodar_19_cp_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1867, routed)        0.939     1.305    sodar_19_cp_i/pwm_top_0/U0/gen_pwm[9].pwm_inst/clk
    SLICE_X85Y100        FDRE                                         r  sodar_19_cp_i/pwm_top_0/U0/gen_pwm[9].pwm_inst/counter_reg[24]/C
                         clock pessimism             -0.035     1.270    
    SLICE_X85Y100        FDRE (Hold_fdre_C_D)         0.105     1.375    sodar_19_cp_i/pwm_top_0/U0/gen_pwm[9].pwm_inst/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.375    
                         arrival time                           1.430    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 sodar_19_cp_i/pwm_top_0/U0/gen_pwm[9].pwm_inst/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sodar_19_cp_i/pwm_top_0/U0/gen_pwm[9].pwm_inst/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.403ns (77.342%)  route 0.118ns (22.658%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.305ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sodar_19_cp_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    sodar_19_cp_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  sodar_19_cp_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1867, routed)        0.584     0.920    sodar_19_cp_i/pwm_top_0/U0/gen_pwm[9].pwm_inst/clk
    SLICE_X85Y99         FDRE                                         r  sodar_19_cp_i/pwm_top_0/U0/gen_pwm[9].pwm_inst/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y99         FDRE (Prop_fdre_C_Q)         0.141     1.061 r  sodar_19_cp_i/pwm_top_0/U0/gen_pwm[9].pwm_inst/counter_reg[20]/Q
                         net (fo=5, routed)           0.117     1.178    sodar_19_cp_i/pwm_top_0/U0/gen_pwm[9].pwm_inst/counter_reg[20]
    SLICE_X85Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.375 r  sodar_19_cp_i/pwm_top_0/U0/gen_pwm[9].pwm_inst/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.376    sodar_19_cp_i/pwm_top_0/U0/gen_pwm[9].pwm_inst/counter_reg[20]_i_1_n_0
    SLICE_X85Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.441 r  sodar_19_cp_i/pwm_top_0/U0/gen_pwm[9].pwm_inst/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.441    sodar_19_cp_i/pwm_top_0/U0/gen_pwm[9].pwm_inst/counter_reg[24]_i_1_n_5
    SLICE_X85Y100        FDRE                                         r  sodar_19_cp_i/pwm_top_0/U0/gen_pwm[9].pwm_inst/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sodar_19_cp_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    sodar_19_cp_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  sodar_19_cp_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1867, routed)        0.939     1.305    sodar_19_cp_i/pwm_top_0/U0/gen_pwm[9].pwm_inst/clk
    SLICE_X85Y100        FDRE                                         r  sodar_19_cp_i/pwm_top_0/U0/gen_pwm[9].pwm_inst/counter_reg[26]/C
                         clock pessimism             -0.035     1.270    
    SLICE_X85Y100        FDRE (Hold_fdre_C_D)         0.105     1.375    sodar_19_cp_i/pwm_top_0/U0/gen_pwm[9].pwm_inst/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.375    
                         arrival time                           1.441    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 sodar_19_cp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sodar_19_cp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sodar_19_cp_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    sodar_19_cp_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  sodar_19_cp_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1867, routed)        0.572     0.908    sodar_19_cp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X26Y91         FDRE                                         r  sodar_19_cp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y91         FDRE (Prop_fdre_C_Q)         0.164     1.072 r  sodar_19_cp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.110     1.182    sodar_19_cp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X26Y90         SRL16E                                       r  sodar_19_cp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sodar_19_cp_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    sodar_19_cp_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  sodar_19_cp_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1867, routed)        0.842     1.208    sodar_19_cp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y90         SRL16E                                       r  sodar_19_cp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.284     0.924    
    SLICE_X26Y90         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.107    sodar_19_cp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.107    
                         arrival time                           1.182    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 sodar_19_cp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sodar_19_cp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.610%)  route 0.120ns (48.390%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    0.933ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sodar_19_cp_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    sodar_19_cp_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  sodar_19_cp_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1867, routed)        0.597     0.933    sodar_19_cp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X15Y49         FDRE                                         r  sodar_19_cp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y49         FDRE (Prop_fdre_C_Q)         0.128     1.061 r  sodar_19_cp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/Q
                         net (fo=1, routed)           0.120     1.181    sodar_19_cp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[4]
    SLICE_X18Y49         SRLC32E                                      r  sodar_19_cp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sodar_19_cp_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    sodar_19_cp_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  sodar_19_cp_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1867, routed)        0.866     1.232    sodar_19_cp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X18Y49         SRLC32E                                      r  sodar_19_cp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/CLK
                         clock pessimism             -0.263     0.969    
    SLICE_X18Y49         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.099    sodar_19_cp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32
  -------------------------------------------------------------------
                         required time                         -1.099    
                         arrival time                           1.181    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 sodar_19_cp_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sodar_19_cp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (47.016%)  route 0.159ns (52.984%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sodar_19_cp_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    sodar_19_cp_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  sodar_19_cp_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1867, routed)        0.573     0.909    sodar_19_cp_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X31Y62         FDRE                                         r  sodar_19_cp_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y62         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  sodar_19_cp_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.159     1.208    sodar_19_cp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[9]
    SLICE_X26Y62         SRLC32E                                      r  sodar_19_cp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sodar_19_cp_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    sodar_19_cp_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  sodar_19_cp_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1867, routed)        0.839     1.205    sodar_19_cp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y62         SRLC32E                                      r  sodar_19_cp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.264     0.941    
    SLICE_X26Y62         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.124    sodar_19_cp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.124    
                         arrival time                           1.208    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 sodar_19_cp_i/pwm_top_0/U0/gen_pwm[9].pwm_inst/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sodar_19_cp_i/pwm_top_0/U0/gen_pwm[9].pwm_inst/counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.428ns (78.379%)  route 0.118ns (21.621%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.305ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sodar_19_cp_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    sodar_19_cp_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  sodar_19_cp_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1867, routed)        0.584     0.920    sodar_19_cp_i/pwm_top_0/U0/gen_pwm[9].pwm_inst/clk
    SLICE_X85Y99         FDRE                                         r  sodar_19_cp_i/pwm_top_0/U0/gen_pwm[9].pwm_inst/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y99         FDRE (Prop_fdre_C_Q)         0.141     1.061 r  sodar_19_cp_i/pwm_top_0/U0/gen_pwm[9].pwm_inst/counter_reg[20]/Q
                         net (fo=5, routed)           0.117     1.178    sodar_19_cp_i/pwm_top_0/U0/gen_pwm[9].pwm_inst/counter_reg[20]
    SLICE_X85Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.375 r  sodar_19_cp_i/pwm_top_0/U0/gen_pwm[9].pwm_inst/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.376    sodar_19_cp_i/pwm_top_0/U0/gen_pwm[9].pwm_inst/counter_reg[20]_i_1_n_0
    SLICE_X85Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.466 r  sodar_19_cp_i/pwm_top_0/U0/gen_pwm[9].pwm_inst/counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.466    sodar_19_cp_i/pwm_top_0/U0/gen_pwm[9].pwm_inst/counter_reg[24]_i_1_n_6
    SLICE_X85Y100        FDRE                                         r  sodar_19_cp_i/pwm_top_0/U0/gen_pwm[9].pwm_inst/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sodar_19_cp_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    sodar_19_cp_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  sodar_19_cp_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1867, routed)        0.939     1.305    sodar_19_cp_i/pwm_top_0/U0/gen_pwm[9].pwm_inst/clk
    SLICE_X85Y100        FDRE                                         r  sodar_19_cp_i/pwm_top_0/U0/gen_pwm[9].pwm_inst/counter_reg[25]/C
                         clock pessimism             -0.035     1.270    
    SLICE_X85Y100        FDRE (Hold_fdre_C_D)         0.105     1.375    sodar_19_cp_i/pwm_top_0/U0/gen_pwm[9].pwm_inst/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.375    
                         arrival time                           1.466    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 sodar_19_cp_i/pwm_top_0/U0/gen_pwm[9].pwm_inst/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sodar_19_cp_i/pwm_top_0/U0/gen_pwm[9].pwm_inst/counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.428ns (78.379%)  route 0.118ns (21.621%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.305ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sodar_19_cp_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    sodar_19_cp_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  sodar_19_cp_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1867, routed)        0.584     0.920    sodar_19_cp_i/pwm_top_0/U0/gen_pwm[9].pwm_inst/clk
    SLICE_X85Y99         FDRE                                         r  sodar_19_cp_i/pwm_top_0/U0/gen_pwm[9].pwm_inst/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y99         FDRE (Prop_fdre_C_Q)         0.141     1.061 r  sodar_19_cp_i/pwm_top_0/U0/gen_pwm[9].pwm_inst/counter_reg[20]/Q
                         net (fo=5, routed)           0.117     1.178    sodar_19_cp_i/pwm_top_0/U0/gen_pwm[9].pwm_inst/counter_reg[20]
    SLICE_X85Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.375 r  sodar_19_cp_i/pwm_top_0/U0/gen_pwm[9].pwm_inst/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.376    sodar_19_cp_i/pwm_top_0/U0/gen_pwm[9].pwm_inst/counter_reg[20]_i_1_n_0
    SLICE_X85Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.466 r  sodar_19_cp_i/pwm_top_0/U0/gen_pwm[9].pwm_inst/counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.466    sodar_19_cp_i/pwm_top_0/U0/gen_pwm[9].pwm_inst/counter_reg[24]_i_1_n_4
    SLICE_X85Y100        FDRE                                         r  sodar_19_cp_i/pwm_top_0/U0/gen_pwm[9].pwm_inst/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sodar_19_cp_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    sodar_19_cp_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  sodar_19_cp_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1867, routed)        0.939     1.305    sodar_19_cp_i/pwm_top_0/U0/gen_pwm[9].pwm_inst/clk
    SLICE_X85Y100        FDRE                                         r  sodar_19_cp_i/pwm_top_0/U0/gen_pwm[9].pwm_inst/counter_reg[27]/C
                         clock pessimism             -0.035     1.270    
    SLICE_X85Y100        FDRE (Hold_fdre_C_D)         0.105     1.375    sodar_19_cp_i/pwm_top_0/U0/gen_pwm[9].pwm_inst/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.375    
                         arrival time                           1.466    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 sodar_19_cp_i/pwm_top_0/U0/gen_pwm[9].pwm_inst/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sodar_19_cp_i/pwm_top_0/U0/gen_pwm[9].pwm_inst/counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.431ns (78.497%)  route 0.118ns (21.503%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.305ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sodar_19_cp_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    sodar_19_cp_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  sodar_19_cp_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1867, routed)        0.584     0.920    sodar_19_cp_i/pwm_top_0/U0/gen_pwm[9].pwm_inst/clk
    SLICE_X85Y99         FDRE                                         r  sodar_19_cp_i/pwm_top_0/U0/gen_pwm[9].pwm_inst/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y99         FDRE (Prop_fdre_C_Q)         0.141     1.061 r  sodar_19_cp_i/pwm_top_0/U0/gen_pwm[9].pwm_inst/counter_reg[20]/Q
                         net (fo=5, routed)           0.117     1.178    sodar_19_cp_i/pwm_top_0/U0/gen_pwm[9].pwm_inst/counter_reg[20]
    SLICE_X85Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.375 r  sodar_19_cp_i/pwm_top_0/U0/gen_pwm[9].pwm_inst/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.376    sodar_19_cp_i/pwm_top_0/U0/gen_pwm[9].pwm_inst/counter_reg[20]_i_1_n_0
    SLICE_X85Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.415 r  sodar_19_cp_i/pwm_top_0/U0/gen_pwm[9].pwm_inst/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.415    sodar_19_cp_i/pwm_top_0/U0/gen_pwm[9].pwm_inst/counter_reg[24]_i_1_n_0
    SLICE_X85Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.469 r  sodar_19_cp_i/pwm_top_0/U0/gen_pwm[9].pwm_inst/counter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.469    sodar_19_cp_i/pwm_top_0/U0/gen_pwm[9].pwm_inst/counter_reg[28]_i_1_n_7
    SLICE_X85Y101        FDRE                                         r  sodar_19_cp_i/pwm_top_0/U0/gen_pwm[9].pwm_inst/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sodar_19_cp_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    sodar_19_cp_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  sodar_19_cp_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1867, routed)        0.939     1.305    sodar_19_cp_i/pwm_top_0/U0/gen_pwm[9].pwm_inst/clk
    SLICE_X85Y101        FDRE                                         r  sodar_19_cp_i/pwm_top_0/U0/gen_pwm[9].pwm_inst/counter_reg[28]/C
                         clock pessimism             -0.035     1.270    
    SLICE_X85Y101        FDRE (Hold_fdre_C_D)         0.105     1.375    sodar_19_cp_i/pwm_top_0/U0/gen_pwm[9].pwm_inst/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.375    
                         arrival time                           1.469    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 sodar_19_cp_i/pwm_top_0/U0/gen_pwm[4].pwm_inst/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sodar_19_cp_i/pwm_top_0/U0/gen_pwm[4].pwm_inst/counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.355ns (64.458%)  route 0.196ns (35.542%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.305ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sodar_19_cp_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    sodar_19_cp_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  sodar_19_cp_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1867, routed)        0.584     0.920    sodar_19_cp_i/pwm_top_0/U0/gen_pwm[4].pwm_inst/clk
    SLICE_X84Y99         FDRE                                         r  sodar_19_cp_i/pwm_top_0/U0/gen_pwm[4].pwm_inst/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y99         FDRE (Prop_fdre_C_Q)         0.141     1.061 r  sodar_19_cp_i/pwm_top_0/U0/gen_pwm[4].pwm_inst/counter_reg[27]/Q
                         net (fo=5, routed)           0.195     1.256    sodar_19_cp_i/pwm_top_0/U0/gen_pwm[4].pwm_inst/counter_reg[27]
    SLICE_X84Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.416 r  sodar_19_cp_i/pwm_top_0/U0/gen_pwm[4].pwm_inst/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.416    sodar_19_cp_i/pwm_top_0/U0/gen_pwm[4].pwm_inst/counter_reg[24]_i_1_n_0
    SLICE_X84Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.470 r  sodar_19_cp_i/pwm_top_0/U0/gen_pwm[4].pwm_inst/counter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.470    sodar_19_cp_i/pwm_top_0/U0/gen_pwm[4].pwm_inst/counter_reg[28]_i_1_n_7
    SLICE_X84Y100        FDRE                                         r  sodar_19_cp_i/pwm_top_0/U0/gen_pwm[4].pwm_inst/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sodar_19_cp_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    sodar_19_cp_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  sodar_19_cp_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1867, routed)        0.939     1.305    sodar_19_cp_i/pwm_top_0/U0/gen_pwm[4].pwm_inst/clk
    SLICE_X84Y100        FDRE                                         r  sodar_19_cp_i/pwm_top_0/U0/gen_pwm[4].pwm_inst/counter_reg[28]/C
                         clock pessimism             -0.035     1.270    
    SLICE_X84Y100        FDRE (Hold_fdre_C_D)         0.105     1.375    sodar_19_cp_i/pwm_top_0/U0/gen_pwm[4].pwm_inst/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.375    
                         arrival time                           1.470    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 sodar_19_cp_i/pwm_top_0/U0/gen_pwm[9].pwm_inst/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sodar_19_cp_i/pwm_top_0/U0/gen_pwm[9].pwm_inst/counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.442ns (78.920%)  route 0.118ns (21.080%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.305ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sodar_19_cp_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    sodar_19_cp_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  sodar_19_cp_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1867, routed)        0.584     0.920    sodar_19_cp_i/pwm_top_0/U0/gen_pwm[9].pwm_inst/clk
    SLICE_X85Y99         FDRE                                         r  sodar_19_cp_i/pwm_top_0/U0/gen_pwm[9].pwm_inst/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y99         FDRE (Prop_fdre_C_Q)         0.141     1.061 r  sodar_19_cp_i/pwm_top_0/U0/gen_pwm[9].pwm_inst/counter_reg[20]/Q
                         net (fo=5, routed)           0.117     1.178    sodar_19_cp_i/pwm_top_0/U0/gen_pwm[9].pwm_inst/counter_reg[20]
    SLICE_X85Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.375 r  sodar_19_cp_i/pwm_top_0/U0/gen_pwm[9].pwm_inst/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.376    sodar_19_cp_i/pwm_top_0/U0/gen_pwm[9].pwm_inst/counter_reg[20]_i_1_n_0
    SLICE_X85Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.415 r  sodar_19_cp_i/pwm_top_0/U0/gen_pwm[9].pwm_inst/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.415    sodar_19_cp_i/pwm_top_0/U0/gen_pwm[9].pwm_inst/counter_reg[24]_i_1_n_0
    SLICE_X85Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.480 r  sodar_19_cp_i/pwm_top_0/U0/gen_pwm[9].pwm_inst/counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.480    sodar_19_cp_i/pwm_top_0/U0/gen_pwm[9].pwm_inst/counter_reg[28]_i_1_n_5
    SLICE_X85Y101        FDRE                                         r  sodar_19_cp_i/pwm_top_0/U0/gen_pwm[9].pwm_inst/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sodar_19_cp_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    sodar_19_cp_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  sodar_19_cp_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1867, routed)        0.939     1.305    sodar_19_cp_i/pwm_top_0/U0/gen_pwm[9].pwm_inst/clk
    SLICE_X85Y101        FDRE                                         r  sodar_19_cp_i/pwm_top_0/U0/gen_pwm[9].pwm_inst/counter_reg[30]/C
                         clock pessimism             -0.035     1.270    
    SLICE_X85Y101        FDRE (Hold_fdre_C_D)         0.105     1.375    sodar_19_cp_i/pwm_top_0/U0/gen_pwm[9].pwm_inst/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.375    
                         arrival time                           1.480    
  -------------------------------------------------------------------
                         slack                                  0.105    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sodar_19_cp_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     XADC/DCLK    n/a            4.000         10.000      6.000      XADC_X0Y0       sodar_19_cp_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/XADC_INST/DCLK
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  sodar_19_cp_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X36Y64    sodar_19_cp_i/myip_sodarcp_0/U0/myip_sodarcp_v1_0_S00_AXI_inst/aw_en_reg/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X39Y65    sodar_19_cp_i/myip_sodarcp_0/U0/myip_sodarcp_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X36Y65    sodar_19_cp_i/myip_sodarcp_0/U0/myip_sodarcp_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X37Y64    sodar_19_cp_i/myip_sodarcp_0/U0/myip_sodarcp_v1_0_S00_AXI_inst/axi_arready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y65    sodar_19_cp_i/myip_sodarcp_0/U0/myip_sodarcp_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X37Y65    sodar_19_cp_i/myip_sodarcp_0/U0/myip_sodarcp_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y64    sodar_19_cp_i/myip_sodarcp_0/U0/myip_sodarcp_v1_0_S00_AXI_inst/axi_awready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y64    sodar_19_cp_i/myip_sodarcp_0/U0/myip_sodarcp_v1_0_S00_AXI_inst/axi_bvalid_reg/C
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y68    sodar_19_cp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y62    sodar_19_cp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y68    sodar_19_cp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y68    sodar_19_cp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y59    sodar_19_cp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y62    sodar_19_cp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y62    sodar_19_cp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y68    sodar_19_cp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y68    sodar_19_cp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y68    sodar_19_cp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y68    sodar_19_cp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y59    sodar_19_cp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y59    sodar_19_cp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y68    sodar_19_cp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y66    sodar_19_cp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y66    sodar_19_cp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y60    sodar_19_cp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y59    sodar_19_cp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y59    sodar_19_cp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y59    sodar_19_cp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK



