\hypertarget{struct_c_p_u___o_s___simulator_1_1_operating___system_1_1_threading_1_1_t_c_b_flags}{}\section{C\+P\+U\+\_\+\+O\+S\+\_\+\+Simulator.\+Operating\+\_\+\+System.\+Threading.\+T\+C\+B\+Flags Struct Reference}
\label{struct_c_p_u___o_s___simulator_1_1_operating___system_1_1_threading_1_1_t_c_b_flags}\index{C\+P\+U\+\_\+\+O\+S\+\_\+\+Simulator.\+Operating\+\_\+\+System.\+Threading.\+T\+C\+B\+Flags@{C\+P\+U\+\_\+\+O\+S\+\_\+\+Simulator.\+Operating\+\_\+\+System.\+Threading.\+T\+C\+B\+Flags}}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
int \hyperlink{struct_c_p_u___o_s___simulator_1_1_operating___system_1_1_threading_1_1_t_c_b_flags_a4230e0b12707667e7b7a88d5e698abe7}{C\+P\+U\+I\+D}
\item 
int \hyperlink{struct_c_p_u___o_s___simulator_1_1_operating___system_1_1_threading_1_1_t_c_b_flags_a3682d815bd1732f8a68bc74f904daf77}{O\+S\+I\+D}
\item 
int \hyperlink{struct_c_p_u___o_s___simulator_1_1_operating___system_1_1_threading_1_1_t_c_b_flags_a7d798ff11e248251c133bfecfcfbaa71}{process\+I\+D}
\item 
string \hyperlink{struct_c_p_u___o_s___simulator_1_1_operating___system_1_1_threading_1_1_t_c_b_flags_abba69ca48016bca660241bb8d84630d6}{process\+Name}
\item 
int \hyperlink{struct_c_p_u___o_s___simulator_1_1_operating___system_1_1_threading_1_1_t_c_b_flags_a5a56cd636744421cccd0bb32c686babc}{lifetime\+Mills}
\item 
int \hyperlink{struct_c_p_u___o_s___simulator_1_1_operating___system_1_1_threading_1_1_t_c_b_flags_ac2749b16ff2c2b74e44947f470c53cf7}{current\+Address}
\item 
int \hyperlink{struct_c_p_u___o_s___simulator_1_1_operating___system_1_1_threading_1_1_t_c_b_flags_a84ebb1b8e203aeb18912b0aee1b40f2e}{start\+Address}
\item 
int \hyperlink{struct_c_p_u___o_s___simulator_1_1_operating___system_1_1_threading_1_1_t_c_b_flags_a91425abbcfcb467ac592b081f618d0bd}{priority}
\item 
bool \hyperlink{struct_c_p_u___o_s___simulator_1_1_operating___system_1_1_threading_1_1_t_c_b_flags_adfce01db8bdf40ae9de92db00095737a}{owns\+Semaphore}
\item 
bool \hyperlink{struct_c_p_u___o_s___simulator_1_1_operating___system_1_1_threading_1_1_t_c_b_flags_aaa09adaa90f9dece8ddebd92f64fc2ad}{waiting\+For\+Semaphore}
\item 
\hyperlink{namespace_c_p_u___o_s___simulator_1_1_operating___system_1_1_threading_af7d2481e1618940da9be7dcc5aff9472}{Enum\+Thread\+State} \hyperlink{struct_c_p_u___o_s___simulator_1_1_operating___system_1_1_threading_1_1_t_c_b_flags_a6d56b5aa10ffa27445688a465375968a}{current\+State}
\item 
\hyperlink{namespace_c_p_u___o_s___simulator_1_1_operating___system_1_1_threading_af7d2481e1618940da9be7dcc5aff9472}{Enum\+Thread\+State} \hyperlink{struct_c_p_u___o_s___simulator_1_1_operating___system_1_1_threading_1_1_t_c_b_flags_a0e03f44536385be5c75e138fda0566b0}{previous\+State}
\end{DoxyCompactItemize}


\subsection{Detailed Description}


Definition at line 3 of file T\+C\+B\+Flags.\+cs.



\subsection{Member Data Documentation}
\hypertarget{struct_c_p_u___o_s___simulator_1_1_operating___system_1_1_threading_1_1_t_c_b_flags_a4230e0b12707667e7b7a88d5e698abe7}{}\index{C\+P\+U\+\_\+\+O\+S\+\_\+\+Simulator\+::\+Operating\+\_\+\+System\+::\+Threading\+::\+T\+C\+B\+Flags@{C\+P\+U\+\_\+\+O\+S\+\_\+\+Simulator\+::\+Operating\+\_\+\+System\+::\+Threading\+::\+T\+C\+B\+Flags}!C\+P\+U\+I\+D@{C\+P\+U\+I\+D}}
\index{C\+P\+U\+I\+D@{C\+P\+U\+I\+D}!C\+P\+U\+\_\+\+O\+S\+\_\+\+Simulator\+::\+Operating\+\_\+\+System\+::\+Threading\+::\+T\+C\+B\+Flags@{C\+P\+U\+\_\+\+O\+S\+\_\+\+Simulator\+::\+Operating\+\_\+\+System\+::\+Threading\+::\+T\+C\+B\+Flags}}
\subsubsection[{C\+P\+U\+I\+D}]{\setlength{\rightskip}{0pt plus 5cm}int C\+P\+U\+\_\+\+O\+S\+\_\+\+Simulator.\+Operating\+\_\+\+System.\+Threading.\+T\+C\+B\+Flags.\+C\+P\+U\+I\+D}\label{struct_c_p_u___o_s___simulator_1_1_operating___system_1_1_threading_1_1_t_c_b_flags_a4230e0b12707667e7b7a88d5e698abe7}


Definition at line 6 of file T\+C\+B\+Flags.\+cs.

\hypertarget{struct_c_p_u___o_s___simulator_1_1_operating___system_1_1_threading_1_1_t_c_b_flags_ac2749b16ff2c2b74e44947f470c53cf7}{}\index{C\+P\+U\+\_\+\+O\+S\+\_\+\+Simulator\+::\+Operating\+\_\+\+System\+::\+Threading\+::\+T\+C\+B\+Flags@{C\+P\+U\+\_\+\+O\+S\+\_\+\+Simulator\+::\+Operating\+\_\+\+System\+::\+Threading\+::\+T\+C\+B\+Flags}!current\+Address@{current\+Address}}
\index{current\+Address@{current\+Address}!C\+P\+U\+\_\+\+O\+S\+\_\+\+Simulator\+::\+Operating\+\_\+\+System\+::\+Threading\+::\+T\+C\+B\+Flags@{C\+P\+U\+\_\+\+O\+S\+\_\+\+Simulator\+::\+Operating\+\_\+\+System\+::\+Threading\+::\+T\+C\+B\+Flags}}
\subsubsection[{current\+Address}]{\setlength{\rightskip}{0pt plus 5cm}int C\+P\+U\+\_\+\+O\+S\+\_\+\+Simulator.\+Operating\+\_\+\+System.\+Threading.\+T\+C\+B\+Flags.\+current\+Address}\label{struct_c_p_u___o_s___simulator_1_1_operating___system_1_1_threading_1_1_t_c_b_flags_ac2749b16ff2c2b74e44947f470c53cf7}


Definition at line 11 of file T\+C\+B\+Flags.\+cs.

\hypertarget{struct_c_p_u___o_s___simulator_1_1_operating___system_1_1_threading_1_1_t_c_b_flags_a6d56b5aa10ffa27445688a465375968a}{}\index{C\+P\+U\+\_\+\+O\+S\+\_\+\+Simulator\+::\+Operating\+\_\+\+System\+::\+Threading\+::\+T\+C\+B\+Flags@{C\+P\+U\+\_\+\+O\+S\+\_\+\+Simulator\+::\+Operating\+\_\+\+System\+::\+Threading\+::\+T\+C\+B\+Flags}!current\+State@{current\+State}}
\index{current\+State@{current\+State}!C\+P\+U\+\_\+\+O\+S\+\_\+\+Simulator\+::\+Operating\+\_\+\+System\+::\+Threading\+::\+T\+C\+B\+Flags@{C\+P\+U\+\_\+\+O\+S\+\_\+\+Simulator\+::\+Operating\+\_\+\+System\+::\+Threading\+::\+T\+C\+B\+Flags}}
\subsubsection[{current\+State}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Enum\+Thread\+State} C\+P\+U\+\_\+\+O\+S\+\_\+\+Simulator.\+Operating\+\_\+\+System.\+Threading.\+T\+C\+B\+Flags.\+current\+State}\label{struct_c_p_u___o_s___simulator_1_1_operating___system_1_1_threading_1_1_t_c_b_flags_a6d56b5aa10ffa27445688a465375968a}


Definition at line 16 of file T\+C\+B\+Flags.\+cs.

\hypertarget{struct_c_p_u___o_s___simulator_1_1_operating___system_1_1_threading_1_1_t_c_b_flags_a5a56cd636744421cccd0bb32c686babc}{}\index{C\+P\+U\+\_\+\+O\+S\+\_\+\+Simulator\+::\+Operating\+\_\+\+System\+::\+Threading\+::\+T\+C\+B\+Flags@{C\+P\+U\+\_\+\+O\+S\+\_\+\+Simulator\+::\+Operating\+\_\+\+System\+::\+Threading\+::\+T\+C\+B\+Flags}!lifetime\+Mills@{lifetime\+Mills}}
\index{lifetime\+Mills@{lifetime\+Mills}!C\+P\+U\+\_\+\+O\+S\+\_\+\+Simulator\+::\+Operating\+\_\+\+System\+::\+Threading\+::\+T\+C\+B\+Flags@{C\+P\+U\+\_\+\+O\+S\+\_\+\+Simulator\+::\+Operating\+\_\+\+System\+::\+Threading\+::\+T\+C\+B\+Flags}}
\subsubsection[{lifetime\+Mills}]{\setlength{\rightskip}{0pt plus 5cm}int C\+P\+U\+\_\+\+O\+S\+\_\+\+Simulator.\+Operating\+\_\+\+System.\+Threading.\+T\+C\+B\+Flags.\+lifetime\+Mills}\label{struct_c_p_u___o_s___simulator_1_1_operating___system_1_1_threading_1_1_t_c_b_flags_a5a56cd636744421cccd0bb32c686babc}


Definition at line 10 of file T\+C\+B\+Flags.\+cs.

\hypertarget{struct_c_p_u___o_s___simulator_1_1_operating___system_1_1_threading_1_1_t_c_b_flags_a3682d815bd1732f8a68bc74f904daf77}{}\index{C\+P\+U\+\_\+\+O\+S\+\_\+\+Simulator\+::\+Operating\+\_\+\+System\+::\+Threading\+::\+T\+C\+B\+Flags@{C\+P\+U\+\_\+\+O\+S\+\_\+\+Simulator\+::\+Operating\+\_\+\+System\+::\+Threading\+::\+T\+C\+B\+Flags}!O\+S\+I\+D@{O\+S\+I\+D}}
\index{O\+S\+I\+D@{O\+S\+I\+D}!C\+P\+U\+\_\+\+O\+S\+\_\+\+Simulator\+::\+Operating\+\_\+\+System\+::\+Threading\+::\+T\+C\+B\+Flags@{C\+P\+U\+\_\+\+O\+S\+\_\+\+Simulator\+::\+Operating\+\_\+\+System\+::\+Threading\+::\+T\+C\+B\+Flags}}
\subsubsection[{O\+S\+I\+D}]{\setlength{\rightskip}{0pt plus 5cm}int C\+P\+U\+\_\+\+O\+S\+\_\+\+Simulator.\+Operating\+\_\+\+System.\+Threading.\+T\+C\+B\+Flags.\+O\+S\+I\+D}\label{struct_c_p_u___o_s___simulator_1_1_operating___system_1_1_threading_1_1_t_c_b_flags_a3682d815bd1732f8a68bc74f904daf77}


Definition at line 7 of file T\+C\+B\+Flags.\+cs.

\hypertarget{struct_c_p_u___o_s___simulator_1_1_operating___system_1_1_threading_1_1_t_c_b_flags_adfce01db8bdf40ae9de92db00095737a}{}\index{C\+P\+U\+\_\+\+O\+S\+\_\+\+Simulator\+::\+Operating\+\_\+\+System\+::\+Threading\+::\+T\+C\+B\+Flags@{C\+P\+U\+\_\+\+O\+S\+\_\+\+Simulator\+::\+Operating\+\_\+\+System\+::\+Threading\+::\+T\+C\+B\+Flags}!owns\+Semaphore@{owns\+Semaphore}}
\index{owns\+Semaphore@{owns\+Semaphore}!C\+P\+U\+\_\+\+O\+S\+\_\+\+Simulator\+::\+Operating\+\_\+\+System\+::\+Threading\+::\+T\+C\+B\+Flags@{C\+P\+U\+\_\+\+O\+S\+\_\+\+Simulator\+::\+Operating\+\_\+\+System\+::\+Threading\+::\+T\+C\+B\+Flags}}
\subsubsection[{owns\+Semaphore}]{\setlength{\rightskip}{0pt plus 5cm}bool C\+P\+U\+\_\+\+O\+S\+\_\+\+Simulator.\+Operating\+\_\+\+System.\+Threading.\+T\+C\+B\+Flags.\+owns\+Semaphore}\label{struct_c_p_u___o_s___simulator_1_1_operating___system_1_1_threading_1_1_t_c_b_flags_adfce01db8bdf40ae9de92db00095737a}


Definition at line 14 of file T\+C\+B\+Flags.\+cs.

\hypertarget{struct_c_p_u___o_s___simulator_1_1_operating___system_1_1_threading_1_1_t_c_b_flags_a0e03f44536385be5c75e138fda0566b0}{}\index{C\+P\+U\+\_\+\+O\+S\+\_\+\+Simulator\+::\+Operating\+\_\+\+System\+::\+Threading\+::\+T\+C\+B\+Flags@{C\+P\+U\+\_\+\+O\+S\+\_\+\+Simulator\+::\+Operating\+\_\+\+System\+::\+Threading\+::\+T\+C\+B\+Flags}!previous\+State@{previous\+State}}
\index{previous\+State@{previous\+State}!C\+P\+U\+\_\+\+O\+S\+\_\+\+Simulator\+::\+Operating\+\_\+\+System\+::\+Threading\+::\+T\+C\+B\+Flags@{C\+P\+U\+\_\+\+O\+S\+\_\+\+Simulator\+::\+Operating\+\_\+\+System\+::\+Threading\+::\+T\+C\+B\+Flags}}
\subsubsection[{previous\+State}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Enum\+Thread\+State} C\+P\+U\+\_\+\+O\+S\+\_\+\+Simulator.\+Operating\+\_\+\+System.\+Threading.\+T\+C\+B\+Flags.\+previous\+State}\label{struct_c_p_u___o_s___simulator_1_1_operating___system_1_1_threading_1_1_t_c_b_flags_a0e03f44536385be5c75e138fda0566b0}


Definition at line 17 of file T\+C\+B\+Flags.\+cs.

\hypertarget{struct_c_p_u___o_s___simulator_1_1_operating___system_1_1_threading_1_1_t_c_b_flags_a91425abbcfcb467ac592b081f618d0bd}{}\index{C\+P\+U\+\_\+\+O\+S\+\_\+\+Simulator\+::\+Operating\+\_\+\+System\+::\+Threading\+::\+T\+C\+B\+Flags@{C\+P\+U\+\_\+\+O\+S\+\_\+\+Simulator\+::\+Operating\+\_\+\+System\+::\+Threading\+::\+T\+C\+B\+Flags}!priority@{priority}}
\index{priority@{priority}!C\+P\+U\+\_\+\+O\+S\+\_\+\+Simulator\+::\+Operating\+\_\+\+System\+::\+Threading\+::\+T\+C\+B\+Flags@{C\+P\+U\+\_\+\+O\+S\+\_\+\+Simulator\+::\+Operating\+\_\+\+System\+::\+Threading\+::\+T\+C\+B\+Flags}}
\subsubsection[{priority}]{\setlength{\rightskip}{0pt plus 5cm}int C\+P\+U\+\_\+\+O\+S\+\_\+\+Simulator.\+Operating\+\_\+\+System.\+Threading.\+T\+C\+B\+Flags.\+priority}\label{struct_c_p_u___o_s___simulator_1_1_operating___system_1_1_threading_1_1_t_c_b_flags_a91425abbcfcb467ac592b081f618d0bd}


Definition at line 13 of file T\+C\+B\+Flags.\+cs.

\hypertarget{struct_c_p_u___o_s___simulator_1_1_operating___system_1_1_threading_1_1_t_c_b_flags_a7d798ff11e248251c133bfecfcfbaa71}{}\index{C\+P\+U\+\_\+\+O\+S\+\_\+\+Simulator\+::\+Operating\+\_\+\+System\+::\+Threading\+::\+T\+C\+B\+Flags@{C\+P\+U\+\_\+\+O\+S\+\_\+\+Simulator\+::\+Operating\+\_\+\+System\+::\+Threading\+::\+T\+C\+B\+Flags}!process\+I\+D@{process\+I\+D}}
\index{process\+I\+D@{process\+I\+D}!C\+P\+U\+\_\+\+O\+S\+\_\+\+Simulator\+::\+Operating\+\_\+\+System\+::\+Threading\+::\+T\+C\+B\+Flags@{C\+P\+U\+\_\+\+O\+S\+\_\+\+Simulator\+::\+Operating\+\_\+\+System\+::\+Threading\+::\+T\+C\+B\+Flags}}
\subsubsection[{process\+I\+D}]{\setlength{\rightskip}{0pt plus 5cm}int C\+P\+U\+\_\+\+O\+S\+\_\+\+Simulator.\+Operating\+\_\+\+System.\+Threading.\+T\+C\+B\+Flags.\+process\+I\+D}\label{struct_c_p_u___o_s___simulator_1_1_operating___system_1_1_threading_1_1_t_c_b_flags_a7d798ff11e248251c133bfecfcfbaa71}


Definition at line 8 of file T\+C\+B\+Flags.\+cs.

\hypertarget{struct_c_p_u___o_s___simulator_1_1_operating___system_1_1_threading_1_1_t_c_b_flags_abba69ca48016bca660241bb8d84630d6}{}\index{C\+P\+U\+\_\+\+O\+S\+\_\+\+Simulator\+::\+Operating\+\_\+\+System\+::\+Threading\+::\+T\+C\+B\+Flags@{C\+P\+U\+\_\+\+O\+S\+\_\+\+Simulator\+::\+Operating\+\_\+\+System\+::\+Threading\+::\+T\+C\+B\+Flags}!process\+Name@{process\+Name}}
\index{process\+Name@{process\+Name}!C\+P\+U\+\_\+\+O\+S\+\_\+\+Simulator\+::\+Operating\+\_\+\+System\+::\+Threading\+::\+T\+C\+B\+Flags@{C\+P\+U\+\_\+\+O\+S\+\_\+\+Simulator\+::\+Operating\+\_\+\+System\+::\+Threading\+::\+T\+C\+B\+Flags}}
\subsubsection[{process\+Name}]{\setlength{\rightskip}{0pt plus 5cm}string C\+P\+U\+\_\+\+O\+S\+\_\+\+Simulator.\+Operating\+\_\+\+System.\+Threading.\+T\+C\+B\+Flags.\+process\+Name}\label{struct_c_p_u___o_s___simulator_1_1_operating___system_1_1_threading_1_1_t_c_b_flags_abba69ca48016bca660241bb8d84630d6}


Definition at line 9 of file T\+C\+B\+Flags.\+cs.

\hypertarget{struct_c_p_u___o_s___simulator_1_1_operating___system_1_1_threading_1_1_t_c_b_flags_a84ebb1b8e203aeb18912b0aee1b40f2e}{}\index{C\+P\+U\+\_\+\+O\+S\+\_\+\+Simulator\+::\+Operating\+\_\+\+System\+::\+Threading\+::\+T\+C\+B\+Flags@{C\+P\+U\+\_\+\+O\+S\+\_\+\+Simulator\+::\+Operating\+\_\+\+System\+::\+Threading\+::\+T\+C\+B\+Flags}!start\+Address@{start\+Address}}
\index{start\+Address@{start\+Address}!C\+P\+U\+\_\+\+O\+S\+\_\+\+Simulator\+::\+Operating\+\_\+\+System\+::\+Threading\+::\+T\+C\+B\+Flags@{C\+P\+U\+\_\+\+O\+S\+\_\+\+Simulator\+::\+Operating\+\_\+\+System\+::\+Threading\+::\+T\+C\+B\+Flags}}
\subsubsection[{start\+Address}]{\setlength{\rightskip}{0pt plus 5cm}int C\+P\+U\+\_\+\+O\+S\+\_\+\+Simulator.\+Operating\+\_\+\+System.\+Threading.\+T\+C\+B\+Flags.\+start\+Address}\label{struct_c_p_u___o_s___simulator_1_1_operating___system_1_1_threading_1_1_t_c_b_flags_a84ebb1b8e203aeb18912b0aee1b40f2e}


Definition at line 12 of file T\+C\+B\+Flags.\+cs.

\hypertarget{struct_c_p_u___o_s___simulator_1_1_operating___system_1_1_threading_1_1_t_c_b_flags_aaa09adaa90f9dece8ddebd92f64fc2ad}{}\index{C\+P\+U\+\_\+\+O\+S\+\_\+\+Simulator\+::\+Operating\+\_\+\+System\+::\+Threading\+::\+T\+C\+B\+Flags@{C\+P\+U\+\_\+\+O\+S\+\_\+\+Simulator\+::\+Operating\+\_\+\+System\+::\+Threading\+::\+T\+C\+B\+Flags}!waiting\+For\+Semaphore@{waiting\+For\+Semaphore}}
\index{waiting\+For\+Semaphore@{waiting\+For\+Semaphore}!C\+P\+U\+\_\+\+O\+S\+\_\+\+Simulator\+::\+Operating\+\_\+\+System\+::\+Threading\+::\+T\+C\+B\+Flags@{C\+P\+U\+\_\+\+O\+S\+\_\+\+Simulator\+::\+Operating\+\_\+\+System\+::\+Threading\+::\+T\+C\+B\+Flags}}
\subsubsection[{waiting\+For\+Semaphore}]{\setlength{\rightskip}{0pt plus 5cm}bool C\+P\+U\+\_\+\+O\+S\+\_\+\+Simulator.\+Operating\+\_\+\+System.\+Threading.\+T\+C\+B\+Flags.\+waiting\+For\+Semaphore}\label{struct_c_p_u___o_s___simulator_1_1_operating___system_1_1_threading_1_1_t_c_b_flags_aaa09adaa90f9dece8ddebd92f64fc2ad}


Definition at line 15 of file T\+C\+B\+Flags.\+cs.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Operating System/\+Threading/\hyperlink{_t_c_b_flags_8cs}{T\+C\+B\+Flags.\+cs}\end{DoxyCompactItemize}
