#!/bin/bash


       bin/sw_mc2_mpich scripts/work//Us-Si-homo//C2_make_0K_pure_shear_stress_cell.tcl 0.025

       bin/sw_mc2_mpich scripts/work//Us-Si-homo//C2_make_0K_pure_shear_stress_cell.tcl 0.035

       bin/sw_mc2_mpich scripts/work//Us-Si-homo//C2_make_0K_pure_shear_stress_cell.tcl 0.045

       bin/sw_mc2_mpich scripts/work//Us-Si-homo//C2_make_0K_pure_shear_stress_cell.tcl 0.055

       bin/sw_mc2_mpich scripts/work//Us-Si-homo//C2_make_0K_pure_shear_stress_cell.tcl 0.065

       bin/sw_mc2_mpich scripts/work//Us-Si-homo//C2_make_0K_pure_shear_stress_cell.tcl 0.075

       bin/sw_mc2_mpich scripts/work//Us-Si-homo//C2_make_0K_pure_shear_stress_cell.tcl 0.085

       bin/sw_mc2_mpich scripts/work//Us-Si-homo//C2_make_0K_pure_shear_stress_cell.tcl 0.155

       bin/sw_mc2_mpich scripts/work//Us-Si-homo//C2_make_0K_pure_shear_stress_cell.tcl 0.160

       bin/sw_mc2_mpich scripts/work//Us-Si-homo//C2_make_0K_pure_shear_stress_cell.tcl 0.175


       bin/sw_mc2_mpich scripts/work//Us-Si-homo//C2_make_0K_pure_shear_stress_cell.tcl 0.090

       bin/sw_mc2_mpich scripts/work//Us-Si-homo//C2_make_0K_pure_shear_stress_cell.tcl 0.092

       bin/sw_mc2_mpich scripts/work//Us-Si-homo//C2_make_0K_pure_shear_stress_cell.tcl 0.095

       bin/sw_mc2_mpich scripts/work//Us-Si-homo//C2_make_0K_pure_shear_stress_cell.tcl 0.100

       bin/sw_mc2_mpich scripts/work//Us-Si-homo//C2_make_0K_pure_shear_stress_cell.tcl 0.105

       bin/sw_mc2_mpich scripts/work//Us-Si-homo//C2_make_0K_pure_shear_stress_cell.tcl 0.110

       bin/sw_mc2_mpich scripts/work//Us-Si-homo//C2_make_0K_pure_shear_stress_cell.tcl 0.115

       bin/sw_mc2_mpich scripts/work//Us-Si-homo//C2_make_0K_pure_shear_stress_cell.tcl 0.120

       bin/sw_mc2_mpich scripts/work//Us-Si-homo//C2_make_0K_pure_shear_stress_cell.tcl 0.125

       bin/sw_mc2_mpich scripts/work//Us-Si-homo//C2_make_0K_pure_shear_stress_cell.tcl 0.130

       bin/sw_mc2_mpich scripts/work//Us-Si-homo//C2_make_0K_pure_shear_stress_cell.tcl 0.135

       bin/sw_mc2_mpich scripts/work//Us-Si-homo//C2_make_0K_pure_shear_stress_cell.tcl 0.140

       bin/sw_mc2_mpich scripts/work//Us-Si-homo//C2_make_0K_pure_shear_stress_cell.tcl 0.145

:<<EOF
EOF