# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../lab5.2.srcs/sources_1/new/CLA_4bits.v"
verilog xil_defaultlib  "../../../lab5.2.srcs/sources_1/imports/new/register_logic.v"
verilog xil_defaultlib  "../../../lab5.2.srcs/sim_1/new/tb_CLA.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
