TimeQuest Timing Analyzer report for scpu
Mon Jun 29 19:07:40 2015
Quartus II 32-bit Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'clk'
 12. Slow Model Setup: 'microc:microc_|registro:PC_|q[0]'
 13. Slow Model Setup: 'reset'
 14. Slow Model Setup: 'VGA_CLOCK'
 15. Slow Model Setup: 'VGA1|mypll|altpll_component|pll|clk[0]'
 16. Slow Model Hold: 'microc:microc_|registro:PC_|q[0]'
 17. Slow Model Hold: 'reset'
 18. Slow Model Hold: 'clk'
 19. Slow Model Hold: 'VGA1|mypll|altpll_component|pll|clk[0]'
 20. Slow Model Hold: 'VGA_CLOCK'
 21. Slow Model Recovery: 'VGA1|mypll|altpll_component|pll|clk[0]'
 22. Slow Model Recovery: 'microc:microc_|registro:PC_|q[0]'
 23. Slow Model Recovery: 'clk'
 24. Slow Model Recovery: 'reset'
 25. Slow Model Removal: 'microc:microc_|registro:PC_|q[0]'
 26. Slow Model Removal: 'reset'
 27. Slow Model Removal: 'clk'
 28. Slow Model Removal: 'VGA1|mypll|altpll_component|pll|clk[0]'
 29. Slow Model Minimum Pulse Width: 'microc:microc_|registro:PC_|q[0]'
 30. Slow Model Minimum Pulse Width: 'clk'
 31. Slow Model Minimum Pulse Width: 'reset'
 32. Slow Model Minimum Pulse Width: 'VGA_CLOCK'
 33. Slow Model Minimum Pulse Width: 'VGA1|mypll|altpll_component|pll|clk[0]'
 34. Setup Times
 35. Hold Times
 36. Clock to Output Times
 37. Minimum Clock to Output Times
 38. Fast Model Setup Summary
 39. Fast Model Hold Summary
 40. Fast Model Recovery Summary
 41. Fast Model Removal Summary
 42. Fast Model Minimum Pulse Width Summary
 43. Fast Model Setup: 'clk'
 44. Fast Model Setup: 'microc:microc_|registro:PC_|q[0]'
 45. Fast Model Setup: 'reset'
 46. Fast Model Setup: 'VGA_CLOCK'
 47. Fast Model Setup: 'VGA1|mypll|altpll_component|pll|clk[0]'
 48. Fast Model Hold: 'microc:microc_|registro:PC_|q[0]'
 49. Fast Model Hold: 'reset'
 50. Fast Model Hold: 'clk'
 51. Fast Model Hold: 'VGA1|mypll|altpll_component|pll|clk[0]'
 52. Fast Model Hold: 'VGA_CLOCK'
 53. Fast Model Recovery: 'VGA1|mypll|altpll_component|pll|clk[0]'
 54. Fast Model Recovery: 'clk'
 55. Fast Model Recovery: 'microc:microc_|registro:PC_|q[0]'
 56. Fast Model Recovery: 'reset'
 57. Fast Model Removal: 'microc:microc_|registro:PC_|q[0]'
 58. Fast Model Removal: 'reset'
 59. Fast Model Removal: 'clk'
 60. Fast Model Removal: 'VGA1|mypll|altpll_component|pll|clk[0]'
 61. Fast Model Minimum Pulse Width: 'microc:microc_|registro:PC_|q[0]'
 62. Fast Model Minimum Pulse Width: 'clk'
 63. Fast Model Minimum Pulse Width: 'reset'
 64. Fast Model Minimum Pulse Width: 'VGA_CLOCK'
 65. Fast Model Minimum Pulse Width: 'VGA1|mypll|altpll_component|pll|clk[0]'
 66. Setup Times
 67. Hold Times
 68. Clock to Output Times
 69. Minimum Clock to Output Times
 70. Multicorner Timing Analysis Summary
 71. Setup Times
 72. Hold Times
 73. Clock to Output Times
 74. Minimum Clock to Output Times
 75. Setup Transfers
 76. Hold Transfers
 77. Recovery Transfers
 78. Removal Transfers
 79. Report TCCS
 80. Report RSKM
 81. Unconstrained Paths
 82. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                    ;
+--------------------+-----------------------------------------------------------------+
; Quartus II Version ; Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; scpu                                                            ;
; Device Family      ; Cyclone II                                                      ;
; Device Name        ; EP2C20F484C7                                                    ;
; Timing Models      ; Final                                                           ;
; Delay Model        ; Combined                                                        ;
; Rise/Fall Delays   ; Unavailable                                                     ;
+--------------------+-----------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                    ;
+----------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+------------------------------------------+--------------------------------------------+
; Clock Name                             ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master    ; Source                                   ; Targets                                    ;
+----------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+------------------------------------------+--------------------------------------------+
; clk                                    ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                          ; { clk }                                    ;
; microc:microc_|registro:PC_|q[0]       ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                          ; { microc:microc_|registro:PC_|q[0] }       ;
; reset                                  ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                          ; { reset }                                  ;
; VGA1|mypll|altpll_component|pll|clk[0] ; Generated ; 40.000 ; 25.0 MHz   ; 0.000 ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; VGA_CLOCK ; VGA1|mypll|altpll_component|pll|inclk[0] ; { VGA1|mypll|altpll_component|pll|clk[0] } ;
; VGA_CLOCK                              ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                          ; { VGA_CLOCK }                              ;
+----------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+------------------------------------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                       ;
+------------+-----------------+----------------------------------------+-------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                             ; Note                                                  ;
+------------+-----------------+----------------------------------------+-------------------------------------------------------+
; 72.13 MHz  ; 72.13 MHz       ; clk                                    ;                                                       ;
; 101.4 MHz  ; 61.93 MHz       ; microc:microc_|registro:PC_|q[0]       ; limit due to hold check                               ;
; 101.71 MHz ; 101.71 MHz      ; VGA1|mypll|altpll_component|pll|clk[0] ;                                                       ;
; 324.89 MHz ; 195.01 MHz      ; VGA_CLOCK                              ; limit due to high minimum pulse width violation (tch) ;
+------------+-----------------+----------------------------------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------+
; Slow Model Setup Summary                                         ;
+----------------------------------------+---------+---------------+
; Clock                                  ; Slack   ; End Point TNS ;
+----------------------------------------+---------+---------------+
; clk                                    ; -12.864 ; -1679.766     ;
; microc:microc_|registro:PC_|q[0]       ; -7.135  ; -298.852      ;
; reset                                  ; 1.806   ; 0.000         ;
; VGA_CLOCK                              ; 16.922  ; 0.000         ;
; VGA1|mypll|altpll_component|pll|clk[0] ; 30.168  ; 0.000         ;
+----------------------------------------+---------+---------------+


+-----------------------------------------------------------------+
; Slow Model Hold Summary                                         ;
+----------------------------------------+--------+---------------+
; Clock                                  ; Slack  ; End Point TNS ;
+----------------------------------------+--------+---------------+
; microc:microc_|registro:PC_|q[0]       ; -8.074 ; -230.478      ;
; reset                                  ; -5.932 ; -51.473       ;
; clk                                    ; -0.721 ; -2.293        ;
; VGA1|mypll|altpll_component|pll|clk[0] ; 0.445  ; 0.000         ;
; VGA_CLOCK                              ; 2.788  ; 0.000         ;
+----------------------------------------+--------+---------------+


+-----------------------------------------------------------------+
; Slow Model Recovery Summary                                     ;
+----------------------------------------+--------+---------------+
; Clock                                  ; Slack  ; End Point TNS ;
+----------------------------------------+--------+---------------+
; VGA1|mypll|altpll_component|pll|clk[0] ; -2.196 ; -39.960       ;
; microc:microc_|registro:PC_|q[0]       ; -0.386 ; -0.386        ;
; clk                                    ; -0.019 ; -0.038        ;
; reset                                  ; 4.350  ; 0.000         ;
+----------------------------------------+--------+---------------+


+-----------------------------------------------------------------+
; Slow Model Removal Summary                                      ;
+----------------------------------------+--------+---------------+
; Clock                                  ; Slack  ; End Point TNS ;
+----------------------------------------+--------+---------------+
; microc:microc_|registro:PC_|q[0]       ; -7.173 ; -285.350      ;
; reset                                  ; -4.124 ; -41.214       ;
; clk                                    ; -0.009 ; -0.009        ;
; VGA1|mypll|altpll_component|pll|clk[0] ; 2.184  ; 0.000         ;
+----------------------------------------+--------+---------------+


+-----------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                          ;
+----------------------------------------+--------+---------------+
; Clock                                  ; Slack  ; End Point TNS ;
+----------------------------------------+--------+---------------+
; microc:microc_|registro:PC_|q[0]       ; -4.910 ; -1665.086     ;
; clk                                    ; -1.469 ; -171.327      ;
; reset                                  ; -1.469 ; -13.689       ;
; VGA_CLOCK                              ; 7.436  ; 0.000         ;
; VGA1|mypll|altpll_component|pll|clk[0] ; 17.436 ; 0.000         ;
+----------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk'                                                                                                                                   ;
+---------+----------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                        ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; -12.864 ; microc:microc_|registro:PC_|q[2] ; microc:microc_|regfile:banco_|regb~45  ; clk          ; clk         ; 1.000        ; 0.924      ; 14.826     ;
; -12.846 ; microc:microc_|registro:PC_|q[1] ; microc:microc_|regfile:banco_|regb~45  ; clk          ; clk         ; 1.000        ; 0.924      ; 14.808     ;
; -12.845 ; microc:microc_|registro:PC_|q[4] ; microc:microc_|regfile:banco_|regb~45  ; clk          ; clk         ; 1.000        ; 0.924      ; 14.807     ;
; -12.832 ; microc:microc_|registro:PC_|q[2] ; microc:microc_|regfile:banco_|regb~91  ; clk          ; clk         ; 1.000        ; 1.441      ; 15.311     ;
; -12.794 ; microc:microc_|registro:PC_|q[2] ; microc:microc_|regfile:banco_|regb~107 ; clk          ; clk         ; 1.000        ; 1.442      ; 15.274     ;
; -12.786 ; microc:microc_|registro:PC_|q[1] ; microc:microc_|regfile:banco_|regb~56  ; clk          ; clk         ; 1.000        ; 1.141      ; 14.965     ;
; -12.785 ; microc:microc_|registro:PC_|q[4] ; microc:microc_|regfile:banco_|regb~56  ; clk          ; clk         ; 1.000        ; 1.141      ; 14.964     ;
; -12.771 ; microc:microc_|registro:PC_|q[9] ; microc:microc_|regfile:banco_|regb~56  ; clk          ; clk         ; 1.000        ; 1.079      ; 14.888     ;
; -12.766 ; microc:microc_|registro:PC_|q[2] ; microc:microc_|regfile:banco_|regb~75  ; clk          ; clk         ; 1.000        ; 1.472      ; 15.276     ;
; -12.750 ; microc:microc_|registro:PC_|q[1] ; microc:microc_|regfile:banco_|regb~91  ; clk          ; clk         ; 1.000        ; 1.441      ; 15.229     ;
; -12.749 ; microc:microc_|registro:PC_|q[4] ; microc:microc_|regfile:banco_|regb~91  ; clk          ; clk         ; 1.000        ; 1.441      ; 15.228     ;
; -12.741 ; microc:microc_|registro:PC_|q[8] ; microc:microc_|regfile:banco_|regb~56  ; clk          ; clk         ; 1.000        ; 1.079      ; 14.858     ;
; -12.712 ; microc:microc_|registro:PC_|q[1] ; microc:microc_|regfile:banco_|regb~107 ; clk          ; clk         ; 1.000        ; 1.442      ; 15.192     ;
; -12.711 ; microc:microc_|registro:PC_|q[4] ; microc:microc_|regfile:banco_|regb~107 ; clk          ; clk         ; 1.000        ; 1.442      ; 15.191     ;
; -12.699 ; microc:microc_|registro:PC_|q[2] ; microc:microc_|regfile:banco_|regb~56  ; clk          ; clk         ; 1.000        ; 1.141      ; 14.878     ;
; -12.684 ; microc:microc_|registro:PC_|q[1] ; microc:microc_|regfile:banco_|regb~75  ; clk          ; clk         ; 1.000        ; 1.472      ; 15.194     ;
; -12.683 ; microc:microc_|registro:PC_|q[4] ; microc:microc_|regfile:banco_|regb~75  ; clk          ; clk         ; 1.000        ; 1.472      ; 15.193     ;
; -12.665 ; microc:microc_|registro:PC_|q[2] ; microc:microc_|regfile:banco_|regb~59  ; clk          ; clk         ; 1.000        ; 1.141      ; 14.844     ;
; -12.656 ; microc:microc_|registro:PC_|q[3] ; microc:microc_|regfile:banco_|regb~31  ; clk          ; clk         ; 1.000        ; 1.271      ; 14.965     ;
; -12.655 ; microc:microc_|registro:PC_|q[3] ; microc:microc_|regfile:banco_|regb~95  ; clk          ; clk         ; 1.000        ; 1.272      ; 14.965     ;
; -12.653 ; microc:microc_|registro:PC_|q[2] ; microc:microc_|registro:ffzero|q[0]    ; clk          ; clk         ; 1.000        ; 0.290      ; 13.981     ;
; -12.646 ; microc:microc_|registro:PC_|q[2] ; microc:microc_|regfile:banco_|regb~61  ; clk          ; clk         ; 1.000        ; 1.141      ; 14.825     ;
; -12.629 ; microc:microc_|registro:PC_|q[1] ; microc:microc_|regfile:banco_|regb~48  ; clk          ; clk         ; 1.000        ; 1.301      ; 14.968     ;
; -12.628 ; microc:microc_|registro:PC_|q[1] ; microc:microc_|regfile:banco_|regb~61  ; clk          ; clk         ; 1.000        ; 1.141      ; 14.807     ;
; -12.628 ; microc:microc_|registro:PC_|q[4] ; microc:microc_|regfile:banco_|regb~48  ; clk          ; clk         ; 1.000        ; 1.301      ; 14.967     ;
; -12.627 ; microc:microc_|registro:PC_|q[3] ; microc:microc_|regfile:banco_|regb~55  ; clk          ; clk         ; 1.000        ; 1.296      ; 14.961     ;
; -12.627 ; microc:microc_|registro:PC_|q[4] ; microc:microc_|regfile:banco_|regb~61  ; clk          ; clk         ; 1.000        ; 1.141      ; 14.806     ;
; -12.620 ; microc:microc_|registro:PC_|q[2] ; microc:microc_|regfile:banco_|regb~51  ; clk          ; clk         ; 1.000        ; 1.194      ; 14.852     ;
; -12.617 ; microc:microc_|registro:PC_|q[2] ; microc:microc_|regfile:banco_|regb~31  ; clk          ; clk         ; 1.000        ; 1.276      ; 14.931     ;
; -12.616 ; microc:microc_|registro:PC_|q[2] ; microc:microc_|regfile:banco_|regb~95  ; clk          ; clk         ; 1.000        ; 1.277      ; 14.931     ;
; -12.614 ; microc:microc_|registro:PC_|q[6] ; microc:microc_|regfile:banco_|regb~56  ; clk          ; clk         ; 1.000        ; 1.079      ; 14.731     ;
; -12.614 ; microc:microc_|registro:PC_|q[9] ; microc:microc_|regfile:banco_|regb~48  ; clk          ; clk         ; 1.000        ; 1.239      ; 14.891     ;
; -12.604 ; microc:microc_|registro:PC_|q[2] ; microc:microc_|regfile:banco_|regb~43  ; clk          ; clk         ; 1.000        ; 1.516      ; 15.158     ;
; -12.601 ; microc:microc_|registro:PC_|q[2] ; microc:microc_|regfile:banco_|regb~18  ; clk          ; clk         ; 1.000        ; 1.519      ; 15.158     ;
; -12.599 ; microc:microc_|registro:PC_|q[1] ; microc:microc_|regfile:banco_|regb~31  ; clk          ; clk         ; 1.000        ; 1.276      ; 14.913     ;
; -12.598 ; microc:microc_|registro:PC_|q[1] ; microc:microc_|regfile:banco_|regb~95  ; clk          ; clk         ; 1.000        ; 1.277      ; 14.913     ;
; -12.598 ; microc:microc_|registro:PC_|q[4] ; microc:microc_|regfile:banco_|regb~31  ; clk          ; clk         ; 1.000        ; 1.276      ; 14.912     ;
; -12.597 ; microc:microc_|registro:PC_|q[4] ; microc:microc_|regfile:banco_|regb~95  ; clk          ; clk         ; 1.000        ; 1.277      ; 14.912     ;
; -12.588 ; microc:microc_|registro:PC_|q[2] ; microc:microc_|regfile:banco_|regb~55  ; clk          ; clk         ; 1.000        ; 1.301      ; 14.927     ;
; -12.585 ; microc:microc_|registro:PC_|q[2] ; microc:microc_|regfile:banco_|regb~84  ; clk          ; clk         ; 1.000        ; 1.114      ; 14.737     ;
; -12.584 ; microc:microc_|registro:PC_|q[2] ; microc:microc_|regfile:banco_|regb~116 ; clk          ; clk         ; 1.000        ; 1.114      ; 14.736     ;
; -12.584 ; microc:microc_|registro:PC_|q[8] ; microc:microc_|regfile:banco_|regb~48  ; clk          ; clk         ; 1.000        ; 1.239      ; 14.861     ;
; -12.583 ; microc:microc_|registro:PC_|q[1] ; microc:microc_|regfile:banco_|regb~59  ; clk          ; clk         ; 1.000        ; 1.141      ; 14.762     ;
; -12.582 ; microc:microc_|registro:PC_|q[4] ; microc:microc_|regfile:banco_|regb~59  ; clk          ; clk         ; 1.000        ; 1.141      ; 14.761     ;
; -12.579 ; microc:microc_|registro:PC_|q[3] ; microc:microc_|regfile:banco_|regb~56  ; clk          ; clk         ; 1.000        ; 1.136      ; 14.753     ;
; -12.578 ; microc:microc_|registro:PC_|q[3] ; microc:microc_|regfile:banco_|regb~63  ; clk          ; clk         ; 1.000        ; 1.136      ; 14.752     ;
; -12.571 ; microc:microc_|registro:PC_|q[1] ; microc:microc_|registro:ffzero|q[0]    ; clk          ; clk         ; 1.000        ; 0.290      ; 13.899     ;
; -12.570 ; microc:microc_|registro:PC_|q[2] ; microc:microc_|regfile:banco_|regb~123 ; clk          ; clk         ; 1.000        ; 1.547      ; 15.155     ;
; -12.570 ; microc:microc_|registro:PC_|q[1] ; microc:microc_|regfile:banco_|regb~55  ; clk          ; clk         ; 1.000        ; 1.301      ; 14.909     ;
; -12.570 ; microc:microc_|registro:PC_|q[4] ; microc:microc_|registro:ffzero|q[0]    ; clk          ; clk         ; 1.000        ; 0.290      ; 13.898     ;
; -12.569 ; microc:microc_|registro:PC_|q[4] ; microc:microc_|regfile:banco_|regb~55  ; clk          ; clk         ; 1.000        ; 1.301      ; 14.908     ;
; -12.551 ; microc:microc_|registro:PC_|q[3] ; microc:microc_|regfile:banco_|regb~45  ; clk          ; clk         ; 1.000        ; 0.919      ; 14.508     ;
; -12.543 ; microc:microc_|registro:PC_|q[2] ; microc:microc_|regfile:banco_|regb~90  ; clk          ; clk         ; 1.000        ; 1.441      ; 15.022     ;
; -12.542 ; microc:microc_|registro:PC_|q[2] ; microc:microc_|regfile:banco_|regb~48  ; clk          ; clk         ; 1.000        ; 1.301      ; 14.881     ;
; -12.540 ; microc:microc_|registro:PC_|q[2] ; microc:microc_|regfile:banco_|regb~99  ; clk          ; clk         ; 1.000        ; 1.461      ; 15.039     ;
; -12.539 ; microc:microc_|registro:PC_|q[2] ; microc:microc_|regfile:banco_|regb~63  ; clk          ; clk         ; 1.000        ; 1.141      ; 14.718     ;
; -12.538 ; microc:microc_|registro:PC_|q[1] ; microc:microc_|regfile:banco_|regb~51  ; clk          ; clk         ; 1.000        ; 1.194      ; 14.770     ;
; -12.537 ; microc:microc_|registro:PC_|q[4] ; microc:microc_|regfile:banco_|regb~51  ; clk          ; clk         ; 1.000        ; 1.194      ; 14.769     ;
; -12.536 ; microc:microc_|registro:PC_|q[1] ; microc:microc_|regfile:banco_|regb~18  ; clk          ; clk         ; 1.000        ; 1.519      ; 15.093     ;
; -12.535 ; microc:microc_|registro:PC_|q[4] ; microc:microc_|regfile:banco_|regb~18  ; clk          ; clk         ; 1.000        ; 1.519      ; 15.092     ;
; -12.524 ; microc:microc_|registro:PC_|q[2] ; microc:microc_|regfile:banco_|regb~35  ; clk          ; clk         ; 1.000        ; 1.287      ; 14.849     ;
; -12.522 ; microc:microc_|registro:PC_|q[1] ; microc:microc_|regfile:banco_|regb~43  ; clk          ; clk         ; 1.000        ; 1.516      ; 15.076     ;
; -12.521 ; microc:microc_|registro:PC_|q[1] ; microc:microc_|regfile:banco_|regb~63  ; clk          ; clk         ; 1.000        ; 1.141      ; 14.700     ;
; -12.521 ; microc:microc_|registro:PC_|q[4] ; microc:microc_|regfile:banco_|regb~43  ; clk          ; clk         ; 1.000        ; 1.516      ; 15.075     ;
; -12.520 ; microc:microc_|registro:PC_|q[4] ; microc:microc_|regfile:banco_|regb~63  ; clk          ; clk         ; 1.000        ; 1.141      ; 14.699     ;
; -12.508 ; microc:microc_|registro:PC_|q[1] ; microc:microc_|regfile:banco_|regb~88  ; clk          ; clk         ; 1.000        ; 1.441      ; 14.987     ;
; -12.507 ; microc:microc_|registro:PC_|q[4] ; microc:microc_|regfile:banco_|regb~88  ; clk          ; clk         ; 1.000        ; 1.441      ; 14.986     ;
; -12.506 ; microc:microc_|registro:PC_|q[2] ; microc:microc_|regfile:banco_|regb~50  ; clk          ; clk         ; 1.000        ; 1.453      ; 14.997     ;
; -12.503 ; microc:microc_|registro:PC_|q[1] ; microc:microc_|regfile:banco_|regb~84  ; clk          ; clk         ; 1.000        ; 1.114      ; 14.655     ;
; -12.502 ; microc:microc_|registro:PC_|q[1] ; microc:microc_|regfile:banco_|regb~116 ; clk          ; clk         ; 1.000        ; 1.114      ; 14.654     ;
; -12.502 ; microc:microc_|registro:PC_|q[4] ; microc:microc_|regfile:banco_|regb~84  ; clk          ; clk         ; 1.000        ; 1.114      ; 14.654     ;
; -12.501 ; microc:microc_|registro:PC_|q[4] ; microc:microc_|regfile:banco_|regb~116 ; clk          ; clk         ; 1.000        ; 1.114      ; 14.653     ;
; -12.493 ; microc:microc_|registro:PC_|q[9] ; microc:microc_|regfile:banco_|regb~88  ; clk          ; clk         ; 1.000        ; 1.379      ; 14.910     ;
; -12.492 ; microc:microc_|registro:PC_|q[2] ; microc:microc_|regfile:banco_|regb~19  ; clk          ; clk         ; 1.000        ; 1.453      ; 14.983     ;
; -12.488 ; microc:microc_|registro:PC_|q[2] ; microc:microc_|regfile:banco_|regb~98  ; clk          ; clk         ; 1.000        ; 1.461      ; 14.987     ;
; -12.488 ; microc:microc_|registro:PC_|q[1] ; microc:microc_|regfile:banco_|regb~123 ; clk          ; clk         ; 1.000        ; 1.547      ; 15.073     ;
; -12.487 ; microc:microc_|registro:PC_|q[4] ; microc:microc_|regfile:banco_|regb~123 ; clk          ; clk         ; 1.000        ; 1.547      ; 15.072     ;
; -12.478 ; microc:microc_|registro:PC_|q[1] ; microc:microc_|regfile:banco_|regb~90  ; clk          ; clk         ; 1.000        ; 1.441      ; 14.957     ;
; -12.477 ; microc:microc_|registro:PC_|q[7] ; microc:microc_|regfile:banco_|regb~56  ; clk          ; clk         ; 1.000        ; 1.079      ; 14.594     ;
; -12.477 ; microc:microc_|registro:PC_|q[4] ; microc:microc_|regfile:banco_|regb~90  ; clk          ; clk         ; 1.000        ; 1.441      ; 14.956     ;
; -12.476 ; microc:microc_|registro:PC_|q[1] ; microc:microc_|regfile:banco_|regb~16  ; clk          ; clk         ; 1.000        ; 1.453      ; 14.967     ;
; -12.475 ; microc:microc_|registro:PC_|q[4] ; microc:microc_|regfile:banco_|regb~16  ; clk          ; clk         ; 1.000        ; 1.453      ; 14.966     ;
; -12.473 ; microc:microc_|registro:PC_|q[3] ; microc:microc_|regfile:banco_|regb~23  ; clk          ; clk         ; 1.000        ; 1.448      ; 14.959     ;
; -12.463 ; microc:microc_|registro:PC_|q[8] ; microc:microc_|regfile:banco_|regb~88  ; clk          ; clk         ; 1.000        ; 1.379      ; 14.880     ;
; -12.461 ; microc:microc_|registro:PC_|q[9] ; microc:microc_|regfile:banco_|regb~16  ; clk          ; clk         ; 1.000        ; 1.391      ; 14.890     ;
; -12.459 ; microc:microc_|registro:PC_|q[3] ; microc:microc_|regfile:banco_|regb~91  ; clk          ; clk         ; 1.000        ; 1.436      ; 14.933     ;
; -12.458 ; microc:microc_|registro:PC_|q[1] ; microc:microc_|regfile:banco_|regb~99  ; clk          ; clk         ; 1.000        ; 1.461      ; 14.957     ;
; -12.457 ; microc:microc_|registro:PC_|q[6] ; microc:microc_|regfile:banco_|regb~48  ; clk          ; clk         ; 1.000        ; 1.239      ; 14.734     ;
; -12.457 ; microc:microc_|registro:PC_|q[4] ; microc:microc_|regfile:banco_|regb~99  ; clk          ; clk         ; 1.000        ; 1.461      ; 14.956     ;
; -12.442 ; microc:microc_|registro:PC_|q[1] ; microc:microc_|regfile:banco_|regb~35  ; clk          ; clk         ; 1.000        ; 1.287      ; 14.767     ;
; -12.441 ; microc:microc_|registro:PC_|q[1] ; microc:microc_|regfile:banco_|regb~50  ; clk          ; clk         ; 1.000        ; 1.453      ; 14.932     ;
; -12.441 ; microc:microc_|registro:PC_|q[4] ; microc:microc_|regfile:banco_|regb~35  ; clk          ; clk         ; 1.000        ; 1.287      ; 14.766     ;
; -12.440 ; microc:microc_|registro:PC_|q[9] ; microc:microc_|regfile:banco_|regb~31  ; clk          ; clk         ; 1.000        ; 1.214      ; 14.692     ;
; -12.440 ; microc:microc_|registro:PC_|q[4] ; microc:microc_|regfile:banco_|regb~50  ; clk          ; clk         ; 1.000        ; 1.453      ; 14.931     ;
; -12.439 ; microc:microc_|registro:PC_|q[9] ; microc:microc_|regfile:banco_|regb~95  ; clk          ; clk         ; 1.000        ; 1.215      ; 14.692     ;
; -12.438 ; microc:microc_|registro:PC_|q[1] ; microc:microc_|regfile:banco_|regb~89  ; clk          ; clk         ; 1.000        ; 1.441      ; 14.917     ;
; -12.437 ; microc:microc_|registro:PC_|q[4] ; microc:microc_|regfile:banco_|regb~89  ; clk          ; clk         ; 1.000        ; 1.441      ; 14.916     ;
; -12.435 ; microc:microc_|registro:PC_|q[2] ; microc:microc_|regfile:banco_|regb~83  ; clk          ; clk         ; 1.000        ; 1.382      ; 14.855     ;
; -12.434 ; microc:microc_|registro:PC_|q[2] ; microc:microc_|regfile:banco_|regb~58  ; clk          ; clk         ; 1.000        ; 1.141      ; 14.613     ;
; -12.434 ; microc:microc_|registro:PC_|q[2] ; microc:microc_|regfile:banco_|regb~23  ; clk          ; clk         ; 1.000        ; 1.453      ; 14.925     ;
+---------+----------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'microc:microc_|registro:PC_|q[0]'                                                                                                                     ;
+--------+----------------------------------+-----------------------------------+--------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                           ; Launch Clock ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+-----------------------------------+--------------+----------------------------------+--------------+------------+------------+
; -7.135 ; microc:microc_|registro:PC_|q[9] ; e_s:e_s_|mux_out:mux_salida|d1[1] ; clk          ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 2.879      ; 9.509      ;
; -7.125 ; microc:microc_|registro:PC_|q[9] ; e_s:e_s_|mux_out:mux_salida|d3[1] ; clk          ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 2.908      ; 9.530      ;
; -7.105 ; microc:microc_|registro:PC_|q[8] ; e_s:e_s_|mux_out:mux_salida|d1[1] ; clk          ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 2.879      ; 9.479      ;
; -7.095 ; microc:microc_|registro:PC_|q[8] ; e_s:e_s_|mux_out:mux_salida|d3[1] ; clk          ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 2.908      ; 9.500      ;
; -6.985 ; microc:microc_|registro:PC_|q[1] ; e_s:e_s_|mux_out:mux_salida|d1[0] ; clk          ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 2.920      ; 9.409      ;
; -6.978 ; microc:microc_|registro:PC_|q[6] ; e_s:e_s_|mux_out:mux_salida|d1[1] ; clk          ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 2.879      ; 9.352      ;
; -6.976 ; microc:microc_|registro:PC_|q[1] ; e_s:e_s_|mux_out:mux_salida|d1[1] ; clk          ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 2.941      ; 9.412      ;
; -6.975 ; microc:microc_|registro:PC_|q[9] ; e_s:e_s_|mux_out:mux_salida|d2[1] ; clk          ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 3.936      ; 10.227     ;
; -6.973 ; microc:microc_|registro:PC_|q[1] ; e_s:e_s_|mux_out:mux_salida|d3[0] ; clk          ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 2.942      ; 9.410      ;
; -6.970 ; microc:microc_|registro:PC_|q[1] ; e_s:e_s_|mux_out:mux_salida|d3[4] ; clk          ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 2.929      ; 9.362      ;
; -6.968 ; microc:microc_|registro:PC_|q[6] ; e_s:e_s_|mux_out:mux_salida|d3[1] ; clk          ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 2.908      ; 9.373      ;
; -6.966 ; microc:microc_|registro:PC_|q[1] ; e_s:e_s_|mux_out:mux_salida|d3[1] ; clk          ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 2.970      ; 9.433      ;
; -6.945 ; microc:microc_|registro:PC_|q[8] ; e_s:e_s_|mux_out:mux_salida|d2[1] ; clk          ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 3.936      ; 10.197     ;
; -6.943 ; microc:microc_|registro:PC_|q[3] ; e_s:e_s_|mux_out:mux_salida|d1[1] ; clk          ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 2.936      ; 9.374      ;
; -6.941 ; microc:microc_|registro:PC_|q[9] ; e_s:e_s_|mux_out:mux_salida|d0[1] ; clk          ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 3.892      ; 10.143     ;
; -6.933 ; microc:microc_|registro:PC_|q[3] ; e_s:e_s_|mux_out:mux_salida|d3[1] ; clk          ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 2.965      ; 9.395      ;
; -6.916 ; microc:microc_|registro:PC_|q[1] ; e_s:e_s_|mux_out:mux_salida|d3[7] ; clk          ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 3.092      ; 9.457      ;
; -6.912 ; microc:microc_|registro:PC_|q[2] ; e_s:e_s_|mux_out:mux_salida|d1[1] ; clk          ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 2.941      ; 9.348      ;
; -6.911 ; microc:microc_|registro:PC_|q[8] ; e_s:e_s_|mux_out:mux_salida|d0[1] ; clk          ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 3.892      ; 10.113     ;
; -6.910 ; microc:microc_|registro:PC_|q[1] ; e_s:e_s_|mux_out:mux_salida|d3[2] ; clk          ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 3.104      ; 9.369      ;
; -6.907 ; microc:microc_|registro:PC_|q[1] ; e_s:e_s_|mux_out:mux_salida|d1[6] ; clk          ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 2.941      ; 9.343      ;
; -6.906 ; microc:microc_|registro:PC_|q[1] ; e_s:e_s_|mux_out:mux_salida|d0[7] ; clk          ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 3.783      ; 10.143     ;
; -6.902 ; microc:microc_|registro:PC_|q[2] ; e_s:e_s_|mux_out:mux_salida|d3[1] ; clk          ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 2.970      ; 9.369      ;
; -6.879 ; microc:microc_|registro:PC_|q[1] ; e_s:e_s_|mux_out:mux_salida|d1[2] ; clk          ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 3.091      ; 9.320      ;
; -6.857 ; microc:microc_|registro:PC_|q[1] ; e_s:e_s_|mux_out:mux_salida|d1[4] ; clk          ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 2.938      ; 9.295      ;
; -6.857 ; microc:microc_|registro:PC_|q[1] ; e_s:e_s_|mux_out:mux_salida|d2[6] ; clk          ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 3.851      ; 10.161     ;
; -6.856 ; microc:microc_|registro:PC_|q[1] ; e_s:e_s_|mux_out:mux_salida|d3[3] ; clk          ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 2.940      ; 9.287      ;
; -6.844 ; microc:microc_|registro:PC_|q[1] ; e_s:e_s_|mux_out:mux_salida|d3[6] ; clk          ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 2.969      ; 9.313      ;
; -6.841 ; microc:microc_|registro:PC_|q[7] ; e_s:e_s_|mux_out:mux_salida|d1[1] ; clk          ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 2.879      ; 9.215      ;
; -6.831 ; microc:microc_|registro:PC_|q[1] ; e_s:e_s_|mux_out:mux_salida|d1[7] ; clk          ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 2.935      ; 9.457      ;
; -6.831 ; microc:microc_|registro:PC_|q[7] ; e_s:e_s_|mux_out:mux_salida|d3[1] ; clk          ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 2.908      ; 9.236      ;
; -6.818 ; microc:microc_|registro:PC_|q[6] ; e_s:e_s_|mux_out:mux_salida|d2[1] ; clk          ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 3.936      ; 10.070     ;
; -6.816 ; microc:microc_|registro:PC_|q[1] ; e_s:e_s_|mux_out:mux_salida|d2[1] ; clk          ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 3.998      ; 10.130     ;
; -6.801 ; microc:microc_|registro:PC_|q[4] ; e_s:e_s_|mux_out:mux_salida|d1[1] ; clk          ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 2.941      ; 9.237      ;
; -6.796 ; microc:microc_|registro:PC_|q[1] ; e_s:e_s_|mux_out:mux_salida|d1[3] ; clk          ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 2.924      ; 9.220      ;
; -6.791 ; microc:microc_|registro:PC_|q[4] ; e_s:e_s_|mux_out:mux_salida|d3[1] ; clk          ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 2.970      ; 9.258      ;
; -6.788 ; microc:microc_|registro:PC_|q[1] ; e_s:e_s_|mux_out:mux_salida|d2[7] ; clk          ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 3.830      ; 10.123     ;
; -6.784 ; microc:microc_|registro:PC_|q[6] ; e_s:e_s_|mux_out:mux_salida|d0[1] ; clk          ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 3.892      ; 9.986      ;
; -6.783 ; microc:microc_|registro:PC_|q[3] ; e_s:e_s_|mux_out:mux_salida|d2[1] ; clk          ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 3.993      ; 10.092     ;
; -6.782 ; microc:microc_|registro:PC_|q[1] ; e_s:e_s_|mux_out:mux_salida|d0[1] ; clk          ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 3.954      ; 10.046     ;
; -6.765 ; microc:microc_|registro:PC_|q[1] ; e_s:e_s_|mux_out:mux_salida|d0[0] ; clk          ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 3.826      ; 10.087     ;
; -6.764 ; microc:microc_|registro:PC_|q[1] ; e_s:e_s_|mux_out:mux_salida|d2[0] ; clk          ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 3.859      ; 10.123     ;
; -6.756 ; microc:microc_|registro:PC_|q[9] ; e_s:e_s_|mux_out:mux_salida|d2[1] ; clk          ; microc:microc_|registro:PC_|q[0] ; 1.000        ; 3.655      ; 10.227     ;
; -6.752 ; microc:microc_|registro:PC_|q[2] ; e_s:e_s_|mux_out:mux_salida|d2[1] ; clk          ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 3.998      ; 10.066     ;
; -6.749 ; microc:microc_|registro:PC_|q[3] ; e_s:e_s_|mux_out:mux_salida|d0[1] ; clk          ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 3.949      ; 10.008     ;
; -6.746 ; microc:microc_|registro:PC_|q[1] ; e_s:e_s_|mux_out:mux_salida|d3[5] ; clk          ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 2.928      ; 9.370      ;
; -6.738 ; microc:microc_|registro:PC_|q[1] ; e_s:e_s_|mux_out:mux_salida|d0[3] ; clk          ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 3.954      ; 10.007     ;
; -6.726 ; microc:microc_|registro:PC_|q[8] ; e_s:e_s_|mux_out:mux_salida|d2[1] ; clk          ; microc:microc_|registro:PC_|q[0] ; 1.000        ; 3.655      ; 10.197     ;
; -6.726 ; microc:microc_|registro:PC_|q[1] ; e_s:e_s_|mux_out:mux_salida|d0[5] ; clk          ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 3.828      ; 10.055     ;
; -6.722 ; microc:microc_|registro:PC_|q[9] ; e_s:e_s_|mux_out:mux_salida|d0[1] ; clk          ; microc:microc_|registro:PC_|q[0] ; 1.000        ; 3.611      ; 10.143     ;
; -6.718 ; microc:microc_|registro:PC_|q[2] ; e_s:e_s_|mux_out:mux_salida|d0[1] ; clk          ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 3.954      ; 9.982      ;
; -6.692 ; microc:microc_|registro:PC_|q[8] ; e_s:e_s_|mux_out:mux_salida|d0[1] ; clk          ; microc:microc_|registro:PC_|q[0] ; 1.000        ; 3.611      ; 10.113     ;
; -6.687 ; microc:microc_|registro:PC_|q[1] ; e_s:e_s_|mux_out:mux_salida|d0[7] ; clk          ; microc:microc_|registro:PC_|q[0] ; 1.000        ; 3.502      ; 10.143     ;
; -6.683 ; microc:microc_|registro:PC_|q[1] ; e_s:e_s_|mux_out:mux_salida|d2[5] ; clk          ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 3.835      ; 9.972      ;
; -6.681 ; microc:microc_|registro:PC_|q[7] ; e_s:e_s_|mux_out:mux_salida|d2[1] ; clk          ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 3.936      ; 9.933      ;
; -6.665 ; microc:microc_|registro:PC_|q[1] ; e_s:e_s_|mux_out:mux_salida|d2[4] ; clk          ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 3.861      ; 10.027     ;
; -6.659 ; microc:microc_|registro:PC_|q[1] ; e_s:e_s_|mux_out:mux_salida|d0[2] ; clk          ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 3.791      ; 10.141     ;
; -6.650 ; microc:microc_|registro:PC_|q[1] ; e_s:e_s_|mux_out:mux_salida|d0[4] ; clk          ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 3.828      ; 9.980      ;
; -6.647 ; microc:microc_|registro:PC_|q[7] ; e_s:e_s_|mux_out:mux_salida|d0[1] ; clk          ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 3.892      ; 9.849      ;
; -6.641 ; microc:microc_|registro:PC_|q[4] ; e_s:e_s_|mux_out:mux_salida|d2[1] ; clk          ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 3.998      ; 9.955      ;
; -6.638 ; microc:microc_|registro:PC_|q[1] ; e_s:e_s_|mux_out:mux_salida|d2[6] ; clk          ; microc:microc_|registro:PC_|q[0] ; 1.000        ; 3.570      ; 10.161     ;
; -6.607 ; microc:microc_|registro:PC_|q[4] ; e_s:e_s_|mux_out:mux_salida|d0[1] ; clk          ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 3.954      ; 9.871      ;
; -6.599 ; microc:microc_|registro:PC_|q[6] ; e_s:e_s_|mux_out:mux_salida|d2[1] ; clk          ; microc:microc_|registro:PC_|q[0] ; 1.000        ; 3.655      ; 10.070     ;
; -6.597 ; microc:microc_|registro:PC_|q[1] ; e_s:e_s_|mux_out:mux_salida|d2[1] ; clk          ; microc:microc_|registro:PC_|q[0] ; 1.000        ; 3.717      ; 10.130     ;
; -6.590 ; microc:microc_|registro:PC_|q[1] ; e_s:e_s_|mux_out:mux_salida|d2[2] ; clk          ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 3.831      ; 10.121     ;
; -6.577 ; microc:microc_|registro:PC_|q[1] ; e_s:e_s_|mux_out:mux_salida|d1[5] ; clk          ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 3.086      ; 9.367      ;
; -6.569 ; microc:microc_|registro:PC_|q[1] ; e_s:e_s_|mux_out:mux_salida|d2[7] ; clk          ; microc:microc_|registro:PC_|q[0] ; 1.000        ; 3.549      ; 10.123     ;
; -6.565 ; microc:microc_|registro:PC_|q[6] ; e_s:e_s_|mux_out:mux_salida|d0[1] ; clk          ; microc:microc_|registro:PC_|q[0] ; 1.000        ; 3.611      ; 9.986      ;
; -6.564 ; microc:microc_|registro:PC_|q[3] ; e_s:e_s_|mux_out:mux_salida|d2[1] ; clk          ; microc:microc_|registro:PC_|q[0] ; 1.000        ; 3.712      ; 10.092     ;
; -6.563 ; microc:microc_|registro:PC_|q[1] ; e_s:e_s_|mux_out:mux_salida|d0[1] ; clk          ; microc:microc_|registro:PC_|q[0] ; 1.000        ; 3.673      ; 10.046     ;
; -6.546 ; microc:microc_|registro:PC_|q[1] ; e_s:e_s_|mux_out:mux_salida|d0[0] ; clk          ; microc:microc_|registro:PC_|q[0] ; 1.000        ; 3.545      ; 10.087     ;
; -6.545 ; microc:microc_|registro:PC_|q[1] ; e_s:e_s_|mux_out:mux_salida|d2[0] ; clk          ; microc:microc_|registro:PC_|q[0] ; 1.000        ; 3.578      ; 10.123     ;
; -6.544 ; microc:microc_|registro:PC_|q[2] ; e_s:e_s_|mux_out:mux_salida|d1[0] ; clk          ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 2.920      ; 8.968      ;
; -6.533 ; microc:microc_|registro:PC_|q[2] ; e_s:e_s_|mux_out:mux_salida|d2[1] ; clk          ; microc:microc_|registro:PC_|q[0] ; 1.000        ; 3.717      ; 10.066     ;
; -6.532 ; microc:microc_|registro:PC_|q[2] ; e_s:e_s_|mux_out:mux_salida|d3[0] ; clk          ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 2.942      ; 8.969      ;
; -6.530 ; microc:microc_|registro:PC_|q[3] ; e_s:e_s_|mux_out:mux_salida|d0[1] ; clk          ; microc:microc_|registro:PC_|q[0] ; 1.000        ; 3.668      ; 10.008     ;
; -6.529 ; microc:microc_|registro:PC_|q[2] ; e_s:e_s_|mux_out:mux_salida|d3[4] ; clk          ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 2.929      ; 8.921      ;
; -6.526 ; microc:microc_|registro:PC_|q[1] ; e_s:e_s_|mux_out:mux_salida|d0[6] ; clk          ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 4.103      ; 10.163     ;
; -6.519 ; microc:microc_|registro:PC_|q[1] ; e_s:e_s_|mux_out:mux_salida|d0[3] ; clk          ; microc:microc_|registro:PC_|q[0] ; 1.000        ; 3.673      ; 10.007     ;
; -6.514 ; microc:microc_|registro:PC_|q[2] ; e_s:e_s_|mux_out:mux_salida|d3[3] ; clk          ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 2.940      ; 8.945      ;
; -6.507 ; microc:microc_|registro:PC_|q[1] ; e_s:e_s_|mux_out:mux_salida|d0[5] ; clk          ; microc:microc_|registro:PC_|q[0] ; 1.000        ; 3.547      ; 10.055     ;
; -6.499 ; microc:microc_|registro:PC_|q[2] ; e_s:e_s_|mux_out:mux_salida|d0[1] ; clk          ; microc:microc_|registro:PC_|q[0] ; 1.000        ; 3.673      ; 9.982      ;
; -6.490 ; microc:microc_|registro:PC_|q[1] ; e_s:e_s_|mux_out:mux_salida|d2[3] ; clk          ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 3.861      ; 10.042     ;
; -6.477 ; microc:microc_|registro:PC_|q[5] ; e_s:e_s_|mux_out:mux_salida|d1[1] ; clk          ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 2.879      ; 8.851      ;
; -6.475 ; microc:microc_|registro:PC_|q[2] ; e_s:e_s_|mux_out:mux_salida|d3[7] ; clk          ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 3.092      ; 9.016      ;
; -6.469 ; microc:microc_|registro:PC_|q[2] ; e_s:e_s_|mux_out:mux_salida|d3[2] ; clk          ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 3.104      ; 8.928      ;
; -6.467 ; microc:microc_|registro:PC_|q[5] ; e_s:e_s_|mux_out:mux_salida|d3[1] ; clk          ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 2.908      ; 8.872      ;
; -6.466 ; microc:microc_|registro:PC_|q[2] ; e_s:e_s_|mux_out:mux_salida|d1[6] ; clk          ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 2.941      ; 8.902      ;
; -6.465 ; microc:microc_|registro:PC_|q[2] ; e_s:e_s_|mux_out:mux_salida|d0[7] ; clk          ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 3.783      ; 9.702      ;
; -6.464 ; microc:microc_|registro:PC_|q[1] ; e_s:e_s_|mux_out:mux_salida|d2[5] ; clk          ; microc:microc_|registro:PC_|q[0] ; 1.000        ; 3.554      ; 9.972      ;
; -6.462 ; microc:microc_|registro:PC_|q[7] ; e_s:e_s_|mux_out:mux_salida|d2[1] ; clk          ; microc:microc_|registro:PC_|q[0] ; 1.000        ; 3.655      ; 9.933      ;
; -6.454 ; microc:microc_|registro:PC_|q[2] ; e_s:e_s_|mux_out:mux_salida|d1[3] ; clk          ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 2.924      ; 8.878      ;
; -6.446 ; microc:microc_|registro:PC_|q[1] ; e_s:e_s_|mux_out:mux_salida|d2[4] ; clk          ; microc:microc_|registro:PC_|q[0] ; 1.000        ; 3.580      ; 10.027     ;
; -6.440 ; microc:microc_|registro:PC_|q[1] ; e_s:e_s_|mux_out:mux_salida|d0[2] ; clk          ; microc:microc_|registro:PC_|q[0] ; 1.000        ; 3.510      ; 10.141     ;
; -6.438 ; microc:microc_|registro:PC_|q[2] ; e_s:e_s_|mux_out:mux_salida|d1[2] ; clk          ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 3.091      ; 8.879      ;
; -6.431 ; microc:microc_|registro:PC_|q[1] ; e_s:e_s_|mux_out:mux_salida|d0[4] ; clk          ; microc:microc_|registro:PC_|q[0] ; 1.000        ; 3.547      ; 9.980      ;
; -6.428 ; microc:microc_|registro:PC_|q[7] ; e_s:e_s_|mux_out:mux_salida|d0[1] ; clk          ; microc:microc_|registro:PC_|q[0] ; 1.000        ; 3.611      ; 9.849      ;
; -6.425 ; microc:microc_|registro:PC_|q[9] ; e_s:e_s_|mux_out:mux_salida|d1[0] ; clk          ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 2.858      ; 8.787      ;
; -6.422 ; microc:microc_|registro:PC_|q[4] ; e_s:e_s_|mux_out:mux_salida|d2[1] ; clk          ; microc:microc_|registro:PC_|q[0] ; 1.000        ; 3.717      ; 9.955      ;
; -6.416 ; microc:microc_|registro:PC_|q[2] ; e_s:e_s_|mux_out:mux_salida|d1[4] ; clk          ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 2.938      ; 8.854      ;
+--------+----------------------------------+-----------------------------------+--------------+----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'reset'                                                                                                                                                    ;
+-------+----------------------------------+-----------------------------------------+----------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                                 ; Launch Clock                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+-----------------------------------------+----------------------------------+-------------+--------------+------------+------------+
; 1.806 ; microc:microc_|registro:PC_|q[1] ; microc:microc_|retorno_reg:sub_reg|q[9] ; clk                              ; reset       ; 1.000        ; 4.373      ; 3.605      ;
; 1.886 ; microc:microc_|registro:PC_|q[1] ; microc:microc_|retorno_reg:sub_reg|q[8] ; clk                              ; reset       ; 1.000        ; 4.373      ; 3.525      ;
; 2.060 ; microc:microc_|registro:PC_|q[1] ; microc:microc_|retorno_reg:sub_reg|q[7] ; clk                              ; reset       ; 1.000        ; 4.373      ; 3.351      ;
; 2.060 ; microc:microc_|registro:PC_|q[5] ; microc:microc_|retorno_reg:sub_reg|q[9] ; clk                              ; reset       ; 1.000        ; 4.311      ; 3.289      ;
; 2.124 ; microc:microc_|registro:PC_|q[6] ; microc:microc_|retorno_reg:sub_reg|q[9] ; clk                              ; reset       ; 1.000        ; 4.311      ; 3.225      ;
; 2.140 ; microc:microc_|registro:PC_|q[1] ; microc:microc_|retorno_reg:sub_reg|q[6] ; clk                              ; reset       ; 1.000        ; 4.373      ; 3.271      ;
; 2.140 ; microc:microc_|registro:PC_|q[5] ; microc:microc_|retorno_reg:sub_reg|q[8] ; clk                              ; reset       ; 1.000        ; 4.311      ; 3.209      ;
; 2.204 ; microc:microc_|registro:PC_|q[6] ; microc:microc_|retorno_reg:sub_reg|q[8] ; clk                              ; reset       ; 1.000        ; 4.311      ; 3.145      ;
; 2.220 ; microc:microc_|registro:PC_|q[1] ; microc:microc_|retorno_reg:sub_reg|q[5] ; clk                              ; reset       ; 1.000        ; 4.373      ; 3.191      ;
; 2.300 ; microc:microc_|registro:PC_|q[1] ; microc:microc_|retorno_reg:sub_reg|q[4] ; clk                              ; reset       ; 1.000        ; 4.373      ; 3.111      ;
; 2.314 ; microc:microc_|registro:PC_|q[5] ; microc:microc_|retorno_reg:sub_reg|q[7] ; clk                              ; reset       ; 1.000        ; 4.311      ; 3.035      ;
; 2.378 ; microc:microc_|registro:PC_|q[6] ; microc:microc_|retorno_reg:sub_reg|q[7] ; clk                              ; reset       ; 1.000        ; 4.311      ; 2.971      ;
; 2.380 ; microc:microc_|registro:PC_|q[1] ; microc:microc_|retorno_reg:sub_reg|q[3] ; clk                              ; reset       ; 1.000        ; 4.373      ; 3.031      ;
; 2.394 ; microc:microc_|registro:PC_|q[5] ; microc:microc_|retorno_reg:sub_reg|q[6] ; clk                              ; reset       ; 1.000        ; 4.311      ; 2.955      ;
; 2.460 ; microc:microc_|registro:PC_|q[1] ; microc:microc_|retorno_reg:sub_reg|q[2] ; clk                              ; reset       ; 1.000        ; 4.373      ; 2.951      ;
; 2.466 ; microc:microc_|registro:PC_|q[8] ; microc:microc_|retorno_reg:sub_reg|q[9] ; clk                              ; reset       ; 1.000        ; 4.311      ; 2.883      ;
; 2.574 ; microc:microc_|registro:PC_|q[2] ; microc:microc_|retorno_reg:sub_reg|q[9] ; clk                              ; reset       ; 1.000        ; 4.373      ; 2.837      ;
; 2.654 ; microc:microc_|registro:PC_|q[2] ; microc:microc_|retorno_reg:sub_reg|q[8] ; clk                              ; reset       ; 1.000        ; 4.373      ; 2.757      ;
; 2.811 ; microc:microc_|registro:PC_|q[6] ; microc:microc_|retorno_reg:sub_reg|q[6] ; clk                              ; reset       ; 1.000        ; 4.311      ; 2.538      ;
; 2.826 ; microc:microc_|registro:PC_|q[5] ; microc:microc_|retorno_reg:sub_reg|q[5] ; clk                              ; reset       ; 1.000        ; 4.311      ; 2.523      ;
; 2.828 ; microc:microc_|registro:PC_|q[2] ; microc:microc_|retorno_reg:sub_reg|q[7] ; clk                              ; reset       ; 1.000        ; 4.373      ; 2.583      ;
; 2.892 ; microc:microc_|registro:PC_|q[1] ; microc:microc_|retorno_reg:sub_reg|q[1] ; clk                              ; reset       ; 1.000        ; 4.373      ; 2.519      ;
; 2.898 ; microc:microc_|registro:PC_|q[8] ; microc:microc_|retorno_reg:sub_reg|q[8] ; clk                              ; reset       ; 1.000        ; 4.311      ; 2.451      ;
; 2.908 ; microc:microc_|registro:PC_|q[2] ; microc:microc_|retorno_reg:sub_reg|q[6] ; clk                              ; reset       ; 1.000        ; 4.373      ; 2.503      ;
; 2.988 ; microc:microc_|registro:PC_|q[2] ; microc:microc_|retorno_reg:sub_reg|q[5] ; clk                              ; reset       ; 1.000        ; 4.373      ; 2.423      ;
; 2.997 ; microc:microc_|registro:PC_|q[3] ; microc:microc_|retorno_reg:sub_reg|q[9] ; clk                              ; reset       ; 1.000        ; 4.368      ; 2.409      ;
; 3.068 ; microc:microc_|registro:PC_|q[2] ; microc:microc_|retorno_reg:sub_reg|q[4] ; clk                              ; reset       ; 1.000        ; 4.373      ; 2.343      ;
; 3.077 ; microc:microc_|registro:PC_|q[3] ; microc:microc_|retorno_reg:sub_reg|q[8] ; clk                              ; reset       ; 1.000        ; 4.368      ; 2.329      ;
; 3.148 ; microc:microc_|registro:PC_|q[2] ; microc:microc_|retorno_reg:sub_reg|q[3] ; clk                              ; reset       ; 1.000        ; 4.373      ; 2.263      ;
; 3.213 ; microc:microc_|registro:PC_|q[7] ; microc:microc_|retorno_reg:sub_reg|q[9] ; clk                              ; reset       ; 1.000        ; 4.311      ; 2.136      ;
; 3.251 ; microc:microc_|registro:PC_|q[3] ; microc:microc_|retorno_reg:sub_reg|q[7] ; clk                              ; reset       ; 1.000        ; 4.368      ; 2.155      ;
; 3.277 ; microc:microc_|registro:PC_|q[4] ; microc:microc_|retorno_reg:sub_reg|q[9] ; clk                              ; reset       ; 1.000        ; 4.373      ; 2.134      ;
; 3.293 ; microc:microc_|registro:PC_|q[7] ; microc:microc_|retorno_reg:sub_reg|q[8] ; clk                              ; reset       ; 1.000        ; 4.311      ; 2.056      ;
; 3.331 ; microc:microc_|registro:PC_|q[3] ; microc:microc_|retorno_reg:sub_reg|q[6] ; clk                              ; reset       ; 1.000        ; 4.368      ; 2.075      ;
; 3.357 ; microc:microc_|registro:PC_|q[4] ; microc:microc_|retorno_reg:sub_reg|q[8] ; clk                              ; reset       ; 1.000        ; 4.373      ; 2.054      ;
; 3.411 ; microc:microc_|registro:PC_|q[3] ; microc:microc_|retorno_reg:sub_reg|q[5] ; clk                              ; reset       ; 1.000        ; 4.368      ; 1.995      ;
; 3.491 ; microc:microc_|registro:PC_|q[3] ; microc:microc_|retorno_reg:sub_reg|q[4] ; clk                              ; reset       ; 1.000        ; 4.368      ; 1.915      ;
; 3.531 ; microc:microc_|registro:PC_|q[4] ; microc:microc_|retorno_reg:sub_reg|q[7] ; clk                              ; reset       ; 1.000        ; 4.373      ; 1.880      ;
; 3.581 ; microc:microc_|registro:PC_|q[2] ; microc:microc_|retorno_reg:sub_reg|q[2] ; clk                              ; reset       ; 1.000        ; 4.373      ; 1.830      ;
; 3.611 ; microc:microc_|registro:PC_|q[4] ; microc:microc_|retorno_reg:sub_reg|q[6] ; clk                              ; reset       ; 1.000        ; 4.373      ; 1.800      ;
; 3.691 ; microc:microc_|registro:PC_|q[4] ; microc:microc_|retorno_reg:sub_reg|q[5] ; clk                              ; reset       ; 1.000        ; 4.373      ; 1.720      ;
; 3.826 ; microc:microc_|registro:PC_|q[7] ; microc:microc_|retorno_reg:sub_reg|q[7] ; clk                              ; reset       ; 1.000        ; 4.311      ; 1.523      ;
; 3.923 ; microc:microc_|registro:PC_|q[3] ; microc:microc_|retorno_reg:sub_reg|q[3] ; clk                              ; reset       ; 1.000        ; 4.368      ; 1.483      ;
; 4.123 ; microc:microc_|registro:PC_|q[4] ; microc:microc_|retorno_reg:sub_reg|q[4] ; clk                              ; reset       ; 1.000        ; 4.373      ; 1.288      ;
; 4.193 ; microc:microc_|registro:PC_|q[9] ; microc:microc_|retorno_reg:sub_reg|q[9] ; clk                              ; reset       ; 1.000        ; 4.311      ; 1.156      ;
; 4.880 ; microc:microc_|registro:PC_|q[0] ; microc:microc_|retorno_reg:sub_reg|q[9] ; microc:microc_|registro:PC_|q[0] ; reset       ; 0.500        ; 7.556      ; 3.491      ;
; 4.960 ; microc:microc_|registro:PC_|q[0] ; microc:microc_|retorno_reg:sub_reg|q[8] ; microc:microc_|registro:PC_|q[0] ; reset       ; 0.500        ; 7.556      ; 3.411      ;
; 5.134 ; microc:microc_|registro:PC_|q[0] ; microc:microc_|retorno_reg:sub_reg|q[7] ; microc:microc_|registro:PC_|q[0] ; reset       ; 0.500        ; 7.556      ; 3.237      ;
; 5.214 ; microc:microc_|registro:PC_|q[0] ; microc:microc_|retorno_reg:sub_reg|q[6] ; microc:microc_|registro:PC_|q[0] ; reset       ; 0.500        ; 7.556      ; 3.157      ;
; 5.294 ; microc:microc_|registro:PC_|q[0] ; microc:microc_|retorno_reg:sub_reg|q[5] ; microc:microc_|registro:PC_|q[0] ; reset       ; 0.500        ; 7.556      ; 3.077      ;
; 5.374 ; microc:microc_|registro:PC_|q[0] ; microc:microc_|retorno_reg:sub_reg|q[4] ; microc:microc_|registro:PC_|q[0] ; reset       ; 0.500        ; 7.556      ; 2.997      ;
; 5.380 ; microc:microc_|registro:PC_|q[0] ; microc:microc_|retorno_reg:sub_reg|q[9] ; microc:microc_|registro:PC_|q[0] ; reset       ; 1.000        ; 7.556      ; 3.491      ;
; 5.454 ; microc:microc_|registro:PC_|q[0] ; microc:microc_|retorno_reg:sub_reg|q[3] ; microc:microc_|registro:PC_|q[0] ; reset       ; 0.500        ; 7.556      ; 2.917      ;
; 5.460 ; microc:microc_|registro:PC_|q[0] ; microc:microc_|retorno_reg:sub_reg|q[8] ; microc:microc_|registro:PC_|q[0] ; reset       ; 1.000        ; 7.556      ; 3.411      ;
; 5.534 ; microc:microc_|registro:PC_|q[0] ; microc:microc_|retorno_reg:sub_reg|q[2] ; microc:microc_|registro:PC_|q[0] ; reset       ; 0.500        ; 7.556      ; 2.837      ;
; 5.634 ; microc:microc_|registro:PC_|q[0] ; microc:microc_|retorno_reg:sub_reg|q[7] ; microc:microc_|registro:PC_|q[0] ; reset       ; 1.000        ; 7.556      ; 3.237      ;
; 5.714 ; microc:microc_|registro:PC_|q[0] ; microc:microc_|retorno_reg:sub_reg|q[6] ; microc:microc_|registro:PC_|q[0] ; reset       ; 1.000        ; 7.556      ; 3.157      ;
; 5.794 ; microc:microc_|registro:PC_|q[0] ; microc:microc_|retorno_reg:sub_reg|q[5] ; microc:microc_|registro:PC_|q[0] ; reset       ; 1.000        ; 7.556      ; 3.077      ;
; 5.874 ; microc:microc_|registro:PC_|q[0] ; microc:microc_|retorno_reg:sub_reg|q[4] ; microc:microc_|registro:PC_|q[0] ; reset       ; 1.000        ; 7.556      ; 2.997      ;
; 5.954 ; microc:microc_|registro:PC_|q[0] ; microc:microc_|retorno_reg:sub_reg|q[3] ; microc:microc_|registro:PC_|q[0] ; reset       ; 1.000        ; 7.556      ; 2.917      ;
; 5.965 ; microc:microc_|registro:PC_|q[0] ; microc:microc_|retorno_reg:sub_reg|q[1] ; microc:microc_|registro:PC_|q[0] ; reset       ; 0.500        ; 7.556      ; 2.406      ;
; 6.034 ; microc:microc_|registro:PC_|q[0] ; microc:microc_|retorno_reg:sub_reg|q[2] ; microc:microc_|registro:PC_|q[0] ; reset       ; 1.000        ; 7.556      ; 2.837      ;
; 6.184 ; microc:microc_|registro:PC_|q[0] ; microc:microc_|retorno_reg:sub_reg|q[0] ; microc:microc_|registro:PC_|q[0] ; reset       ; 0.500        ; 7.557      ; 2.188      ;
; 6.465 ; microc:microc_|registro:PC_|q[0] ; microc:microc_|retorno_reg:sub_reg|q[1] ; microc:microc_|registro:PC_|q[0] ; reset       ; 1.000        ; 7.556      ; 2.406      ;
; 6.684 ; microc:microc_|registro:PC_|q[0] ; microc:microc_|retorno_reg:sub_reg|q[0] ; microc:microc_|registro:PC_|q[0] ; reset       ; 1.000        ; 7.557      ; 2.188      ;
+-------+----------------------------------+-----------------------------------------+----------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'VGA_CLOCK'                                                                                                                                                                                                                                                                                                                          ;
+--------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                          ; To Node                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.922 ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a14~portb_datain_reg0 ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a14~portb_memory_reg0 ; VGA_CLOCK    ; VGA_CLOCK   ; 20.000       ; -0.037     ; 3.001      ;
; 16.922 ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a8~portb_datain_reg0  ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a8~portb_memory_reg0  ; VGA_CLOCK    ; VGA_CLOCK   ; 20.000       ; -0.037     ; 3.001      ;
; 16.922 ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a5~portb_datain_reg0  ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a5~portb_memory_reg0  ; VGA_CLOCK    ; VGA_CLOCK   ; 20.000       ; -0.037     ; 3.001      ;
; 16.922 ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a2~portb_datain_reg0  ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a2~portb_memory_reg0  ; VGA_CLOCK    ; VGA_CLOCK   ; 20.000       ; -0.037     ; 3.001      ;
; 16.922 ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a11~portb_datain_reg0 ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a11~portb_memory_reg0 ; VGA_CLOCK    ; VGA_CLOCK   ; 20.000       ; -0.037     ; 3.001      ;
; 16.922 ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a13~portb_datain_reg0 ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a13~portb_memory_reg0 ; VGA_CLOCK    ; VGA_CLOCK   ; 20.000       ; -0.037     ; 3.001      ;
; 16.922 ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a4~portb_datain_reg0  ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a4~portb_memory_reg0  ; VGA_CLOCK    ; VGA_CLOCK   ; 20.000       ; -0.037     ; 3.001      ;
; 16.922 ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a7~portb_datain_reg0  ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a7~portb_memory_reg0  ; VGA_CLOCK    ; VGA_CLOCK   ; 20.000       ; -0.037     ; 3.001      ;
; 16.922 ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a1~portb_datain_reg0  ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a1~portb_memory_reg0  ; VGA_CLOCK    ; VGA_CLOCK   ; 20.000       ; -0.037     ; 3.001      ;
; 16.922 ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~portb_datain_reg0 ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~portb_memory_reg0 ; VGA_CLOCK    ; VGA_CLOCK   ; 20.000       ; -0.037     ; 3.001      ;
; 16.922 ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a12~portb_datain_reg0 ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a12~portb_memory_reg0 ; VGA_CLOCK    ; VGA_CLOCK   ; 20.000       ; -0.037     ; 3.001      ;
; 16.922 ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a6~portb_datain_reg0  ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a6~portb_memory_reg0  ; VGA_CLOCK    ; VGA_CLOCK   ; 20.000       ; -0.037     ; 3.001      ;
; 16.922 ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a3~portb_datain_reg0  ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a3~portb_memory_reg0  ; VGA_CLOCK    ; VGA_CLOCK   ; 20.000       ; -0.037     ; 3.001      ;
; 16.922 ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a0~portb_datain_reg0  ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a0~portb_memory_reg0  ; VGA_CLOCK    ; VGA_CLOCK   ; 20.000       ; -0.037     ; 3.001      ;
; 16.922 ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a9~portb_datain_reg0  ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a9~portb_memory_reg0  ; VGA_CLOCK    ; VGA_CLOCK   ; 20.000       ; -0.037     ; 3.001      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'VGA1|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                        ;
+--------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                              ; To Node                                                                                                                              ; Launch Clock                           ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; 30.168 ; vga_adapter:VGA1|vga_controller:controller|yCounter[4] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg11 ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.080      ; 9.872      ;
; 30.168 ; vga_adapter:VGA1|vga_controller:controller|yCounter[4] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg10 ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.080      ; 9.872      ;
; 30.168 ; vga_adapter:VGA1|vga_controller:controller|yCounter[4] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg9  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.080      ; 9.872      ;
; 30.168 ; vga_adapter:VGA1|vga_controller:controller|yCounter[4] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg8  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.080      ; 9.872      ;
; 30.168 ; vga_adapter:VGA1|vga_controller:controller|yCounter[4] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg7  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.080      ; 9.872      ;
; 30.168 ; vga_adapter:VGA1|vga_controller:controller|yCounter[4] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg6  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.080      ; 9.872      ;
; 30.168 ; vga_adapter:VGA1|vga_controller:controller|yCounter[4] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg5  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.080      ; 9.872      ;
; 30.168 ; vga_adapter:VGA1|vga_controller:controller|yCounter[4] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg4  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.080      ; 9.872      ;
; 30.168 ; vga_adapter:VGA1|vga_controller:controller|yCounter[4] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg3  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.080      ; 9.872      ;
; 30.168 ; vga_adapter:VGA1|vga_controller:controller|yCounter[4] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg2  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.080      ; 9.872      ;
; 30.168 ; vga_adapter:VGA1|vga_controller:controller|yCounter[4] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg1  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.080      ; 9.872      ;
; 30.168 ; vga_adapter:VGA1|vga_controller:controller|yCounter[4] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg0  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.080      ; 9.872      ;
; 30.235 ; vga_adapter:VGA1|vga_controller:controller|yCounter[2] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg11 ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.080      ; 9.805      ;
; 30.235 ; vga_adapter:VGA1|vga_controller:controller|yCounter[2] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg10 ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.080      ; 9.805      ;
; 30.235 ; vga_adapter:VGA1|vga_controller:controller|yCounter[2] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg9  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.080      ; 9.805      ;
; 30.235 ; vga_adapter:VGA1|vga_controller:controller|yCounter[2] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg8  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.080      ; 9.805      ;
; 30.235 ; vga_adapter:VGA1|vga_controller:controller|yCounter[2] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg7  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.080      ; 9.805      ;
; 30.235 ; vga_adapter:VGA1|vga_controller:controller|yCounter[2] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg6  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.080      ; 9.805      ;
; 30.235 ; vga_adapter:VGA1|vga_controller:controller|yCounter[2] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg5  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.080      ; 9.805      ;
; 30.235 ; vga_adapter:VGA1|vga_controller:controller|yCounter[2] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg4  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.080      ; 9.805      ;
; 30.235 ; vga_adapter:VGA1|vga_controller:controller|yCounter[2] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg3  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.080      ; 9.805      ;
; 30.235 ; vga_adapter:VGA1|vga_controller:controller|yCounter[2] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg2  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.080      ; 9.805      ;
; 30.235 ; vga_adapter:VGA1|vga_controller:controller|yCounter[2] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg1  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.080      ; 9.805      ;
; 30.235 ; vga_adapter:VGA1|vga_controller:controller|yCounter[2] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg0  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.080      ; 9.805      ;
; 30.265 ; vga_adapter:VGA1|vga_controller:controller|yCounter[5] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg11 ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.080      ; 9.775      ;
; 30.265 ; vga_adapter:VGA1|vga_controller:controller|yCounter[5] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg10 ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.080      ; 9.775      ;
; 30.265 ; vga_adapter:VGA1|vga_controller:controller|yCounter[5] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg9  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.080      ; 9.775      ;
; 30.265 ; vga_adapter:VGA1|vga_controller:controller|yCounter[5] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg8  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.080      ; 9.775      ;
; 30.265 ; vga_adapter:VGA1|vga_controller:controller|yCounter[5] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg7  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.080      ; 9.775      ;
; 30.265 ; vga_adapter:VGA1|vga_controller:controller|yCounter[5] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg6  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.080      ; 9.775      ;
; 30.265 ; vga_adapter:VGA1|vga_controller:controller|yCounter[5] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg5  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.080      ; 9.775      ;
; 30.265 ; vga_adapter:VGA1|vga_controller:controller|yCounter[5] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg4  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.080      ; 9.775      ;
; 30.265 ; vga_adapter:VGA1|vga_controller:controller|yCounter[5] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg3  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.080      ; 9.775      ;
; 30.265 ; vga_adapter:VGA1|vga_controller:controller|yCounter[5] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg2  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.080      ; 9.775      ;
; 30.265 ; vga_adapter:VGA1|vga_controller:controller|yCounter[5] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg1  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.080      ; 9.775      ;
; 30.265 ; vga_adapter:VGA1|vga_controller:controller|yCounter[5] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg0  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.080      ; 9.775      ;
; 30.298 ; vga_adapter:VGA1|vga_controller:controller|yCounter[3] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg11 ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.080      ; 9.742      ;
; 30.298 ; vga_adapter:VGA1|vga_controller:controller|yCounter[3] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg10 ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.080      ; 9.742      ;
; 30.298 ; vga_adapter:VGA1|vga_controller:controller|yCounter[3] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg9  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.080      ; 9.742      ;
; 30.298 ; vga_adapter:VGA1|vga_controller:controller|yCounter[3] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg8  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.080      ; 9.742      ;
; 30.298 ; vga_adapter:VGA1|vga_controller:controller|yCounter[3] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg7  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.080      ; 9.742      ;
; 30.298 ; vga_adapter:VGA1|vga_controller:controller|yCounter[3] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg6  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.080      ; 9.742      ;
; 30.298 ; vga_adapter:VGA1|vga_controller:controller|yCounter[3] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg5  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.080      ; 9.742      ;
; 30.298 ; vga_adapter:VGA1|vga_controller:controller|yCounter[3] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg4  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.080      ; 9.742      ;
; 30.298 ; vga_adapter:VGA1|vga_controller:controller|yCounter[3] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg3  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.080      ; 9.742      ;
; 30.298 ; vga_adapter:VGA1|vga_controller:controller|yCounter[3] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg2  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.080      ; 9.742      ;
; 30.298 ; vga_adapter:VGA1|vga_controller:controller|yCounter[3] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg1  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.080      ; 9.742      ;
; 30.298 ; vga_adapter:VGA1|vga_controller:controller|yCounter[3] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg0  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.080      ; 9.742      ;
; 30.333 ; vga_adapter:VGA1|vga_controller:controller|yCounter[6] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg11 ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.080      ; 9.707      ;
; 30.333 ; vga_adapter:VGA1|vga_controller:controller|yCounter[6] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg10 ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.080      ; 9.707      ;
; 30.333 ; vga_adapter:VGA1|vga_controller:controller|yCounter[6] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg9  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.080      ; 9.707      ;
; 30.333 ; vga_adapter:VGA1|vga_controller:controller|yCounter[6] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg8  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.080      ; 9.707      ;
; 30.333 ; vga_adapter:VGA1|vga_controller:controller|yCounter[6] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg7  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.080      ; 9.707      ;
; 30.333 ; vga_adapter:VGA1|vga_controller:controller|yCounter[6] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg6  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.080      ; 9.707      ;
; 30.333 ; vga_adapter:VGA1|vga_controller:controller|yCounter[6] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg5  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.080      ; 9.707      ;
; 30.333 ; vga_adapter:VGA1|vga_controller:controller|yCounter[6] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg4  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.080      ; 9.707      ;
; 30.333 ; vga_adapter:VGA1|vga_controller:controller|yCounter[6] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg3  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.080      ; 9.707      ;
; 30.333 ; vga_adapter:VGA1|vga_controller:controller|yCounter[6] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg2  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.080      ; 9.707      ;
; 30.333 ; vga_adapter:VGA1|vga_controller:controller|yCounter[6] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg1  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.080      ; 9.707      ;
; 30.333 ; vga_adapter:VGA1|vga_controller:controller|yCounter[6] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg0  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.080      ; 9.707      ;
; 30.461 ; vga_adapter:VGA1|vga_controller:controller|yCounter[7] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg11 ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.080      ; 9.579      ;
; 30.461 ; vga_adapter:VGA1|vga_controller:controller|yCounter[7] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg10 ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.080      ; 9.579      ;
; 30.461 ; vga_adapter:VGA1|vga_controller:controller|yCounter[7] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg9  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.080      ; 9.579      ;
; 30.461 ; vga_adapter:VGA1|vga_controller:controller|yCounter[7] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg8  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.080      ; 9.579      ;
; 30.461 ; vga_adapter:VGA1|vga_controller:controller|yCounter[7] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg7  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.080      ; 9.579      ;
; 30.461 ; vga_adapter:VGA1|vga_controller:controller|yCounter[7] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg6  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.080      ; 9.579      ;
; 30.461 ; vga_adapter:VGA1|vga_controller:controller|yCounter[7] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg5  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.080      ; 9.579      ;
; 30.461 ; vga_adapter:VGA1|vga_controller:controller|yCounter[7] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg4  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.080      ; 9.579      ;
; 30.461 ; vga_adapter:VGA1|vga_controller:controller|yCounter[7] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg3  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.080      ; 9.579      ;
; 30.461 ; vga_adapter:VGA1|vga_controller:controller|yCounter[7] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg2  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.080      ; 9.579      ;
; 30.461 ; vga_adapter:VGA1|vga_controller:controller|yCounter[7] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg1  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.080      ; 9.579      ;
; 30.461 ; vga_adapter:VGA1|vga_controller:controller|yCounter[7] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg0  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.080      ; 9.579      ;
; 30.531 ; vga_adapter:VGA1|vga_controller:controller|yCounter[4] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a11~porta_address_reg11 ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 9.506      ;
; 30.531 ; vga_adapter:VGA1|vga_controller:controller|yCounter[4] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a11~porta_address_reg10 ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 9.506      ;
; 30.531 ; vga_adapter:VGA1|vga_controller:controller|yCounter[4] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a11~porta_address_reg9  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 9.506      ;
; 30.531 ; vga_adapter:VGA1|vga_controller:controller|yCounter[4] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a11~porta_address_reg8  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 9.506      ;
; 30.531 ; vga_adapter:VGA1|vga_controller:controller|yCounter[4] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a11~porta_address_reg7  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 9.506      ;
; 30.531 ; vga_adapter:VGA1|vga_controller:controller|yCounter[4] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a11~porta_address_reg6  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 9.506      ;
; 30.531 ; vga_adapter:VGA1|vga_controller:controller|yCounter[4] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a11~porta_address_reg5  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 9.506      ;
; 30.531 ; vga_adapter:VGA1|vga_controller:controller|yCounter[4] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a11~porta_address_reg4  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 9.506      ;
; 30.531 ; vga_adapter:VGA1|vga_controller:controller|yCounter[4] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a11~porta_address_reg3  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 9.506      ;
; 30.531 ; vga_adapter:VGA1|vga_controller:controller|yCounter[4] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a11~porta_address_reg2  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 9.506      ;
; 30.531 ; vga_adapter:VGA1|vga_controller:controller|yCounter[4] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a11~porta_address_reg1  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 9.506      ;
; 30.531 ; vga_adapter:VGA1|vga_controller:controller|yCounter[4] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a11~porta_address_reg0  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.077      ; 9.506      ;
; 30.537 ; vga_adapter:VGA1|vga_controller:controller|yCounter[8] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg11 ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.080      ; 9.503      ;
; 30.537 ; vga_adapter:VGA1|vga_controller:controller|yCounter[8] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg10 ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.080      ; 9.503      ;
; 30.537 ; vga_adapter:VGA1|vga_controller:controller|yCounter[8] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg9  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.080      ; 9.503      ;
; 30.537 ; vga_adapter:VGA1|vga_controller:controller|yCounter[8] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg8  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.080      ; 9.503      ;
; 30.537 ; vga_adapter:VGA1|vga_controller:controller|yCounter[8] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg7  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.080      ; 9.503      ;
; 30.537 ; vga_adapter:VGA1|vga_controller:controller|yCounter[8] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg6  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.080      ; 9.503      ;
; 30.537 ; vga_adapter:VGA1|vga_controller:controller|yCounter[8] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg5  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.080      ; 9.503      ;
; 30.537 ; vga_adapter:VGA1|vga_controller:controller|yCounter[8] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg4  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.080      ; 9.503      ;
; 30.537 ; vga_adapter:VGA1|vga_controller:controller|yCounter[8] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg3  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.080      ; 9.503      ;
; 30.537 ; vga_adapter:VGA1|vga_controller:controller|yCounter[8] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg2  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.080      ; 9.503      ;
; 30.537 ; vga_adapter:VGA1|vga_controller:controller|yCounter[8] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg1  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.080      ; 9.503      ;
; 30.537 ; vga_adapter:VGA1|vga_controller:controller|yCounter[8] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg0  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.080      ; 9.503      ;
; 30.598 ; vga_adapter:VGA1|vga_controller:controller|yCounter[4] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a8~porta_address_reg11  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.079      ; 9.441      ;
; 30.598 ; vga_adapter:VGA1|vga_controller:controller|yCounter[4] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a8~porta_address_reg10  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.079      ; 9.441      ;
; 30.598 ; vga_adapter:VGA1|vga_controller:controller|yCounter[4] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a8~porta_address_reg9   ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.079      ; 9.441      ;
; 30.598 ; vga_adapter:VGA1|vga_controller:controller|yCounter[4] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a8~porta_address_reg8   ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.079      ; 9.441      ;
+--------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'microc:microc_|registro:PC_|q[0]'                                                                                                                                                 ;
+--------+-----------------------------------+-----------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                                 ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-----------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; -8.074 ; microc:microc_|registro:PC_|q[0]  ; microc:microc_|retorno_reg:sub_reg|q[0] ; microc:microc_|registro:PC_|q[0] ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 9.699      ; 2.188      ;
; -7.938 ; microc:microc_|registro:PC_|q[0]  ; microc:microc_|retorno_reg:sub_reg|q[0] ; microc:microc_|registro:PC_|q[0] ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 9.563      ; 2.188      ;
; -7.855 ; microc:microc_|registro:PC_|q[0]  ; microc:microc_|retorno_reg:sub_reg|q[1] ; microc:microc_|registro:PC_|q[0] ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 9.698      ; 2.406      ;
; -7.719 ; microc:microc_|registro:PC_|q[0]  ; microc:microc_|retorno_reg:sub_reg|q[1] ; microc:microc_|registro:PC_|q[0] ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 9.562      ; 2.406      ;
; -7.574 ; microc:microc_|registro:PC_|q[0]  ; microc:microc_|retorno_reg:sub_reg|q[0] ; microc:microc_|registro:PC_|q[0] ; microc:microc_|registro:PC_|q[0] ; -0.500       ; 9.699      ; 2.188      ;
; -7.438 ; microc:microc_|registro:PC_|q[0]  ; microc:microc_|retorno_reg:sub_reg|q[0] ; microc:microc_|registro:PC_|q[0] ; microc:microc_|registro:PC_|q[0] ; -0.500       ; 9.563      ; 2.188      ;
; -7.424 ; microc:microc_|registro:PC_|q[0]  ; microc:microc_|retorno_reg:sub_reg|q[2] ; microc:microc_|registro:PC_|q[0] ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 9.698      ; 2.837      ;
; -7.355 ; microc:microc_|registro:PC_|q[0]  ; microc:microc_|retorno_reg:sub_reg|q[1] ; microc:microc_|registro:PC_|q[0] ; microc:microc_|registro:PC_|q[0] ; -0.500       ; 9.698      ; 2.406      ;
; -7.344 ; microc:microc_|registro:PC_|q[0]  ; microc:microc_|retorno_reg:sub_reg|q[3] ; microc:microc_|registro:PC_|q[0] ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 9.698      ; 2.917      ;
; -7.288 ; microc:microc_|registro:PC_|q[0]  ; microc:microc_|retorno_reg:sub_reg|q[2] ; microc:microc_|registro:PC_|q[0] ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 9.562      ; 2.837      ;
; -7.264 ; microc:microc_|registro:PC_|q[0]  ; microc:microc_|retorno_reg:sub_reg|q[4] ; microc:microc_|registro:PC_|q[0] ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 9.698      ; 2.997      ;
; -7.219 ; microc:microc_|registro:PC_|q[0]  ; microc:microc_|retorno_reg:sub_reg|q[1] ; microc:microc_|registro:PC_|q[0] ; microc:microc_|registro:PC_|q[0] ; -0.500       ; 9.562      ; 2.406      ;
; -7.208 ; microc:microc_|registro:PC_|q[0]  ; microc:microc_|retorno_reg:sub_reg|q[3] ; microc:microc_|registro:PC_|q[0] ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 9.562      ; 2.917      ;
; -7.184 ; microc:microc_|registro:PC_|q[0]  ; microc:microc_|retorno_reg:sub_reg|q[5] ; microc:microc_|registro:PC_|q[0] ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 9.698      ; 3.077      ;
; -7.128 ; microc:microc_|registro:PC_|q[0]  ; microc:microc_|retorno_reg:sub_reg|q[4] ; microc:microc_|registro:PC_|q[0] ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 9.562      ; 2.997      ;
; -7.104 ; microc:microc_|registro:PC_|q[0]  ; microc:microc_|retorno_reg:sub_reg|q[6] ; microc:microc_|registro:PC_|q[0] ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 9.698      ; 3.157      ;
; -7.048 ; microc:microc_|registro:PC_|q[0]  ; microc:microc_|retorno_reg:sub_reg|q[5] ; microc:microc_|registro:PC_|q[0] ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 9.562      ; 3.077      ;
; -7.024 ; microc:microc_|registro:PC_|q[0]  ; microc:microc_|retorno_reg:sub_reg|q[7] ; microc:microc_|registro:PC_|q[0] ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 9.698      ; 3.237      ;
; -6.968 ; microc:microc_|registro:PC_|q[0]  ; microc:microc_|retorno_reg:sub_reg|q[6] ; microc:microc_|registro:PC_|q[0] ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 9.562      ; 3.157      ;
; -6.924 ; microc:microc_|registro:PC_|q[0]  ; microc:microc_|retorno_reg:sub_reg|q[2] ; microc:microc_|registro:PC_|q[0] ; microc:microc_|registro:PC_|q[0] ; -0.500       ; 9.698      ; 2.837      ;
; -6.888 ; microc:microc_|registro:PC_|q[0]  ; microc:microc_|retorno_reg:sub_reg|q[7] ; microc:microc_|registro:PC_|q[0] ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 9.562      ; 3.237      ;
; -6.850 ; microc:microc_|registro:PC_|q[0]  ; microc:microc_|retorno_reg:sub_reg|q[8] ; microc:microc_|registro:PC_|q[0] ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 9.698      ; 3.411      ;
; -6.844 ; microc:microc_|registro:PC_|q[0]  ; microc:microc_|retorno_reg:sub_reg|q[3] ; microc:microc_|registro:PC_|q[0] ; microc:microc_|registro:PC_|q[0] ; -0.500       ; 9.698      ; 2.917      ;
; -6.788 ; microc:microc_|registro:PC_|q[0]  ; microc:microc_|retorno_reg:sub_reg|q[2] ; microc:microc_|registro:PC_|q[0] ; microc:microc_|registro:PC_|q[0] ; -0.500       ; 9.562      ; 2.837      ;
; -6.770 ; microc:microc_|registro:PC_|q[0]  ; microc:microc_|retorno_reg:sub_reg|q[9] ; microc:microc_|registro:PC_|q[0] ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 9.698      ; 3.491      ;
; -6.764 ; microc:microc_|registro:PC_|q[0]  ; microc:microc_|retorno_reg:sub_reg|q[4] ; microc:microc_|registro:PC_|q[0] ; microc:microc_|registro:PC_|q[0] ; -0.500       ; 9.698      ; 2.997      ;
; -6.714 ; microc:microc_|registro:PC_|q[0]  ; microc:microc_|retorno_reg:sub_reg|q[8] ; microc:microc_|registro:PC_|q[0] ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 9.562      ; 3.411      ;
; -6.708 ; microc:microc_|registro:PC_|q[0]  ; microc:microc_|retorno_reg:sub_reg|q[3] ; microc:microc_|registro:PC_|q[0] ; microc:microc_|registro:PC_|q[0] ; -0.500       ; 9.562      ; 2.917      ;
; -6.684 ; microc:microc_|registro:PC_|q[0]  ; microc:microc_|retorno_reg:sub_reg|q[5] ; microc:microc_|registro:PC_|q[0] ; microc:microc_|registro:PC_|q[0] ; -0.500       ; 9.698      ; 3.077      ;
; -6.634 ; microc:microc_|registro:PC_|q[0]  ; microc:microc_|retorno_reg:sub_reg|q[9] ; microc:microc_|registro:PC_|q[0] ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 9.562      ; 3.491      ;
; -6.628 ; microc:microc_|registro:PC_|q[0]  ; microc:microc_|retorno_reg:sub_reg|q[4] ; microc:microc_|registro:PC_|q[0] ; microc:microc_|registro:PC_|q[0] ; -0.500       ; 9.562      ; 2.997      ;
; -6.604 ; microc:microc_|registro:PC_|q[0]  ; microc:microc_|retorno_reg:sub_reg|q[6] ; microc:microc_|registro:PC_|q[0] ; microc:microc_|registro:PC_|q[0] ; -0.500       ; 9.698      ; 3.157      ;
; -6.548 ; microc:microc_|registro:PC_|q[0]  ; microc:microc_|retorno_reg:sub_reg|q[5] ; microc:microc_|registro:PC_|q[0] ; microc:microc_|registro:PC_|q[0] ; -0.500       ; 9.562      ; 3.077      ;
; -6.524 ; microc:microc_|registro:PC_|q[0]  ; microc:microc_|retorno_reg:sub_reg|q[7] ; microc:microc_|registro:PC_|q[0] ; microc:microc_|registro:PC_|q[0] ; -0.500       ; 9.698      ; 3.237      ;
; -6.468 ; microc:microc_|registro:PC_|q[0]  ; microc:microc_|retorno_reg:sub_reg|q[6] ; microc:microc_|registro:PC_|q[0] ; microc:microc_|registro:PC_|q[0] ; -0.500       ; 9.562      ; 3.157      ;
; -6.388 ; microc:microc_|registro:PC_|q[0]  ; microc:microc_|retorno_reg:sub_reg|q[7] ; microc:microc_|registro:PC_|q[0] ; microc:microc_|registro:PC_|q[0] ; -0.500       ; 9.562      ; 3.237      ;
; -6.350 ; microc:microc_|registro:PC_|q[0]  ; microc:microc_|retorno_reg:sub_reg|q[8] ; microc:microc_|registro:PC_|q[0] ; microc:microc_|registro:PC_|q[0] ; -0.500       ; 9.698      ; 3.411      ;
; -6.270 ; microc:microc_|registro:PC_|q[0]  ; microc:microc_|retorno_reg:sub_reg|q[9] ; microc:microc_|registro:PC_|q[0] ; microc:microc_|registro:PC_|q[0] ; -0.500       ; 9.698      ; 3.491      ;
; -6.214 ; microc:microc_|registro:PC_|q[0]  ; microc:microc_|retorno_reg:sub_reg|q[8] ; microc:microc_|registro:PC_|q[0] ; microc:microc_|registro:PC_|q[0] ; -0.500       ; 9.562      ; 3.411      ;
; -6.134 ; microc:microc_|registro:PC_|q[0]  ; microc:microc_|retorno_reg:sub_reg|q[9] ; microc:microc_|registro:PC_|q[0] ; microc:microc_|registro:PC_|q[0] ; -0.500       ; 9.562      ; 3.491      ;
; -5.447 ; microc:microc_|registro:PC_|q[9]  ; microc:microc_|retorno_reg:sub_reg|q[9] ; clk                              ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 6.317      ; 1.156      ;
; -5.377 ; microc:microc_|registro:PC_|q[4]  ; microc:microc_|retorno_reg:sub_reg|q[4] ; clk                              ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 6.379      ; 1.288      ;
; -5.177 ; microc:microc_|registro:PC_|q[3]  ; microc:microc_|retorno_reg:sub_reg|q[3] ; clk                              ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 6.374      ; 1.483      ;
; -5.083 ; microc:microc_|registro:PC_|q[9]  ; microc:microc_|retorno_reg:sub_reg|q[9] ; clk                              ; microc:microc_|registro:PC_|q[0] ; -0.500       ; 6.453      ; 1.156      ;
; -5.080 ; microc:microc_|registro:PC_|q[7]  ; microc:microc_|retorno_reg:sub_reg|q[7] ; clk                              ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 6.317      ; 1.523      ;
; -5.034 ; e_s:e_s_|mux_out:mux_salida|d1[3] ; e_s:e_s_|reg_e:sal2|q[3]                ; microc:microc_|registro:PC_|q[0] ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 5.660      ; 0.626      ;
; -5.013 ; microc:microc_|registro:PC_|q[4]  ; microc:microc_|retorno_reg:sub_reg|q[4] ; clk                              ; microc:microc_|registro:PC_|q[0] ; -0.500       ; 6.515      ; 1.288      ;
; -4.977 ; e_s:e_s_|mux_out:mux_salida|d1[0] ; e_s:e_s_|reg_e:sal2|q[0]                ; microc:microc_|registro:PC_|q[0] ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 5.795      ; 0.818      ;
; -4.945 ; microc:microc_|registro:PC_|q[4]  ; microc:microc_|retorno_reg:sub_reg|q[5] ; clk                              ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 6.379      ; 1.720      ;
; -4.865 ; microc:microc_|registro:PC_|q[4]  ; microc:microc_|retorno_reg:sub_reg|q[6] ; clk                              ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 6.379      ; 1.800      ;
; -4.835 ; microc:microc_|registro:PC_|q[2]  ; microc:microc_|retorno_reg:sub_reg|q[2] ; clk                              ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 6.379      ; 1.830      ;
; -4.813 ; microc:microc_|registro:PC_|q[3]  ; microc:microc_|retorno_reg:sub_reg|q[3] ; clk                              ; microc:microc_|registro:PC_|q[0] ; -0.500       ; 6.510      ; 1.483      ;
; -4.785 ; microc:microc_|registro:PC_|q[4]  ; microc:microc_|retorno_reg:sub_reg|q[7] ; clk                              ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 6.379      ; 1.880      ;
; -4.745 ; microc:microc_|registro:PC_|q[3]  ; microc:microc_|retorno_reg:sub_reg|q[4] ; clk                              ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 6.374      ; 1.915      ;
; -4.716 ; microc:microc_|registro:PC_|q[7]  ; microc:microc_|retorno_reg:sub_reg|q[7] ; clk                              ; microc:microc_|registro:PC_|q[0] ; -0.500       ; 6.453      ; 1.523      ;
; -4.665 ; microc:microc_|registro:PC_|q[3]  ; microc:microc_|retorno_reg:sub_reg|q[5] ; clk                              ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 6.374      ; 1.995      ;
; -4.611 ; microc:microc_|registro:PC_|q[4]  ; microc:microc_|retorno_reg:sub_reg|q[8] ; clk                              ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 6.379      ; 2.054      ;
; -4.585 ; microc:microc_|registro:PC_|q[3]  ; microc:microc_|retorno_reg:sub_reg|q[6] ; clk                              ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 6.374      ; 2.075      ;
; -4.581 ; microc:microc_|registro:PC_|q[4]  ; microc:microc_|retorno_reg:sub_reg|q[5] ; clk                              ; microc:microc_|registro:PC_|q[0] ; -0.500       ; 6.515      ; 1.720      ;
; -4.547 ; microc:microc_|registro:PC_|q[7]  ; microc:microc_|retorno_reg:sub_reg|q[8] ; clk                              ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 6.317      ; 2.056      ;
; -4.531 ; microc:microc_|registro:PC_|q[4]  ; microc:microc_|retorno_reg:sub_reg|q[9] ; clk                              ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 6.379      ; 2.134      ;
; -4.524 ; e_s:e_s_|mux_out:mux_salida|d1[3] ; e_s:e_s_|reg_e:sal2|q[3]                ; microc:microc_|registro:PC_|q[0] ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 5.150      ; 0.626      ;
; -4.514 ; e_s:e_s_|mux_out:mux_salida|d1[5] ; e_s:e_s_|reg_e:sal2|q[5]                ; microc:microc_|registro:PC_|q[0] ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 5.619      ; 1.105      ;
; -4.505 ; microc:microc_|registro:PC_|q[3]  ; microc:microc_|retorno_reg:sub_reg|q[7] ; clk                              ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 6.374      ; 2.155      ;
; -4.501 ; microc:microc_|registro:PC_|q[4]  ; microc:microc_|retorno_reg:sub_reg|q[6] ; clk                              ; microc:microc_|registro:PC_|q[0] ; -0.500       ; 6.515      ; 1.800      ;
; -4.471 ; microc:microc_|registro:PC_|q[2]  ; microc:microc_|retorno_reg:sub_reg|q[2] ; clk                              ; microc:microc_|registro:PC_|q[0] ; -0.500       ; 6.515      ; 1.830      ;
; -4.467 ; microc:microc_|registro:PC_|q[7]  ; microc:microc_|retorno_reg:sub_reg|q[9] ; clk                              ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 6.317      ; 2.136      ;
; -4.467 ; e_s:e_s_|mux_out:mux_salida|d1[0] ; e_s:e_s_|reg_e:sal2|q[0]                ; microc:microc_|registro:PC_|q[0] ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 5.285      ; 0.818      ;
; -4.421 ; microc:microc_|registro:PC_|q[4]  ; microc:microc_|retorno_reg:sub_reg|q[7] ; clk                              ; microc:microc_|registro:PC_|q[0] ; -0.500       ; 6.515      ; 1.880      ;
; -4.413 ; e_s:e_s_|mux_out:mux_salida|d1[4] ; e_s:e_s_|reg_e:sal2|q[4]                ; microc:microc_|registro:PC_|q[0] ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 5.769      ; 1.356      ;
; -4.402 ; microc:microc_|registro:PC_|q[2]  ; microc:microc_|retorno_reg:sub_reg|q[3] ; clk                              ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 6.379      ; 2.263      ;
; -4.381 ; microc:microc_|registro:PC_|q[3]  ; microc:microc_|retorno_reg:sub_reg|q[4] ; clk                              ; microc:microc_|registro:PC_|q[0] ; -0.500       ; 6.510      ; 1.915      ;
; -4.366 ; e_s:e_s_|mux_out:mux_salida|d1[1] ; e_s:e_s_|reg_e:sal2|q[1]                ; microc:microc_|registro:PC_|q[0] ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 5.775      ; 1.409      ;
; -4.331 ; microc:microc_|registro:PC_|q[3]  ; microc:microc_|retorno_reg:sub_reg|q[8] ; clk                              ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 6.374      ; 2.329      ;
; -4.322 ; microc:microc_|registro:PC_|q[2]  ; microc:microc_|retorno_reg:sub_reg|q[4] ; clk                              ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 6.379      ; 2.343      ;
; -4.305 ; e_s:e_s_|mux_out:mux_salida|d1[3] ; e_s:e_s_|reg_e:sal2|q[3]                ; microc:microc_|registro:PC_|q[0] ; microc:microc_|registro:PC_|q[0] ; -0.500       ; 5.431      ; 0.626      ;
; -4.301 ; microc:microc_|registro:PC_|q[3]  ; microc:microc_|retorno_reg:sub_reg|q[5] ; clk                              ; microc:microc_|registro:PC_|q[0] ; -0.500       ; 6.510      ; 1.995      ;
; -4.253 ; e_s:e_s_|mux_out:mux_salida|d1[3] ; e_s:e_s_|reg_e:sal2|q[3]                ; microc:microc_|registro:PC_|q[0] ; microc:microc_|registro:PC_|q[0] ; -0.500       ; 5.379      ; 0.626      ;
; -4.251 ; microc:microc_|registro:PC_|q[3]  ; microc:microc_|retorno_reg:sub_reg|q[9] ; clk                              ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 6.374      ; 2.409      ;
; -4.248 ; e_s:e_s_|mux_out:mux_salida|d1[0] ; e_s:e_s_|reg_e:sal2|q[0]                ; microc:microc_|registro:PC_|q[0] ; microc:microc_|registro:PC_|q[0] ; -0.500       ; 5.566      ; 0.818      ;
; -4.247 ; microc:microc_|registro:PC_|q[4]  ; microc:microc_|retorno_reg:sub_reg|q[8] ; clk                              ; microc:microc_|registro:PC_|q[0] ; -0.500       ; 6.515      ; 2.054      ;
; -4.242 ; microc:microc_|registro:PC_|q[2]  ; microc:microc_|retorno_reg:sub_reg|q[5] ; clk                              ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 6.379      ; 2.423      ;
; -4.221 ; microc:microc_|registro:PC_|q[3]  ; microc:microc_|retorno_reg:sub_reg|q[6] ; clk                              ; microc:microc_|registro:PC_|q[0] ; -0.500       ; 6.510      ; 2.075      ;
; -4.212 ; e_s:e_s_|mux_out:mux_salida|d1[6] ; e_s:e_s_|reg_e:sal2|q[6]                ; microc:microc_|registro:PC_|q[0] ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 5.644      ; 1.432      ;
; -4.196 ; e_s:e_s_|mux_out:mux_salida|d1[0] ; e_s:e_s_|reg_e:sal2|q[0]                ; microc:microc_|registro:PC_|q[0] ; microc:microc_|registro:PC_|q[0] ; -0.500       ; 5.514      ; 0.818      ;
; -4.183 ; microc:microc_|registro:PC_|q[7]  ; microc:microc_|retorno_reg:sub_reg|q[8] ; clk                              ; microc:microc_|registro:PC_|q[0] ; -0.500       ; 6.453      ; 2.056      ;
; -4.167 ; microc:microc_|registro:PC_|q[4]  ; microc:microc_|retorno_reg:sub_reg|q[9] ; clk                              ; microc:microc_|registro:PC_|q[0] ; -0.500       ; 6.515      ; 2.134      ;
; -4.162 ; microc:microc_|registro:PC_|q[2]  ; microc:microc_|retorno_reg:sub_reg|q[6] ; clk                              ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 6.379      ; 2.503      ;
; -4.156 ; e_s:e_s_|mux_out:mux_salida|d1[7] ; e_s:e_s_|reg_e:sal2|q[7]                ; microc:microc_|registro:PC_|q[0] ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 5.650      ; 1.494      ;
; -4.152 ; microc:microc_|registro:PC_|q[8]  ; microc:microc_|retorno_reg:sub_reg|q[8] ; clk                              ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 6.317      ; 2.451      ;
; -4.146 ; microc:microc_|registro:PC_|q[1]  ; microc:microc_|retorno_reg:sub_reg|q[1] ; clk                              ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 6.379      ; 2.519      ;
; -4.141 ; microc:microc_|registro:PC_|q[3]  ; microc:microc_|retorno_reg:sub_reg|q[7] ; clk                              ; microc:microc_|registro:PC_|q[0] ; -0.500       ; 6.510      ; 2.155      ;
; -4.103 ; microc:microc_|registro:PC_|q[7]  ; microc:microc_|retorno_reg:sub_reg|q[9] ; clk                              ; microc:microc_|registro:PC_|q[0] ; -0.500       ; 6.453      ; 2.136      ;
; -4.082 ; microc:microc_|registro:PC_|q[2]  ; microc:microc_|retorno_reg:sub_reg|q[7] ; clk                              ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 6.379      ; 2.583      ;
; -4.080 ; microc:microc_|registro:PC_|q[5]  ; microc:microc_|retorno_reg:sub_reg|q[5] ; clk                              ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 6.317      ; 2.523      ;
; -4.065 ; microc:microc_|registro:PC_|q[6]  ; microc:microc_|retorno_reg:sub_reg|q[6] ; clk                              ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 6.317      ; 2.538      ;
; -4.038 ; microc:microc_|registro:PC_|q[2]  ; microc:microc_|retorno_reg:sub_reg|q[3] ; clk                              ; microc:microc_|registro:PC_|q[0] ; -0.500       ; 6.515      ; 2.263      ;
; -4.004 ; e_s:e_s_|mux_out:mux_salida|d1[5] ; e_s:e_s_|reg_e:sal2|q[5]                ; microc:microc_|registro:PC_|q[0] ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 5.109      ; 1.105      ;
; -3.967 ; microc:microc_|registro:PC_|q[3]  ; microc:microc_|retorno_reg:sub_reg|q[8] ; clk                              ; microc:microc_|registro:PC_|q[0] ; -0.500       ; 6.510      ; 2.329      ;
; -3.958 ; microc:microc_|registro:PC_|q[2]  ; microc:microc_|retorno_reg:sub_reg|q[4] ; clk                              ; microc:microc_|registro:PC_|q[0] ; -0.500       ; 6.515      ; 2.343      ;
+--------+-----------------------------------+-----------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'reset'                                                                                                                                                      ;
+--------+----------------------------------+-----------------------------------------+----------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                                 ; Launch Clock                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+-----------------------------------------+----------------------------------+-------------+--------------+------------+------------+
; -5.932 ; microc:microc_|registro:PC_|q[0] ; microc:microc_|retorno_reg:sub_reg|q[0] ; microc:microc_|registro:PC_|q[0] ; reset       ; 0.000        ; 7.557      ; 2.188      ;
; -5.713 ; microc:microc_|registro:PC_|q[0] ; microc:microc_|retorno_reg:sub_reg|q[1] ; microc:microc_|registro:PC_|q[0] ; reset       ; 0.000        ; 7.556      ; 2.406      ;
; -5.432 ; microc:microc_|registro:PC_|q[0] ; microc:microc_|retorno_reg:sub_reg|q[0] ; microc:microc_|registro:PC_|q[0] ; reset       ; -0.500       ; 7.557      ; 2.188      ;
; -5.282 ; microc:microc_|registro:PC_|q[0] ; microc:microc_|retorno_reg:sub_reg|q[2] ; microc:microc_|registro:PC_|q[0] ; reset       ; 0.000        ; 7.556      ; 2.837      ;
; -5.213 ; microc:microc_|registro:PC_|q[0] ; microc:microc_|retorno_reg:sub_reg|q[1] ; microc:microc_|registro:PC_|q[0] ; reset       ; -0.500       ; 7.556      ; 2.406      ;
; -5.202 ; microc:microc_|registro:PC_|q[0] ; microc:microc_|retorno_reg:sub_reg|q[3] ; microc:microc_|registro:PC_|q[0] ; reset       ; 0.000        ; 7.556      ; 2.917      ;
; -5.122 ; microc:microc_|registro:PC_|q[0] ; microc:microc_|retorno_reg:sub_reg|q[4] ; microc:microc_|registro:PC_|q[0] ; reset       ; 0.000        ; 7.556      ; 2.997      ;
; -5.042 ; microc:microc_|registro:PC_|q[0] ; microc:microc_|retorno_reg:sub_reg|q[5] ; microc:microc_|registro:PC_|q[0] ; reset       ; 0.000        ; 7.556      ; 3.077      ;
; -4.962 ; microc:microc_|registro:PC_|q[0] ; microc:microc_|retorno_reg:sub_reg|q[6] ; microc:microc_|registro:PC_|q[0] ; reset       ; 0.000        ; 7.556      ; 3.157      ;
; -4.882 ; microc:microc_|registro:PC_|q[0] ; microc:microc_|retorno_reg:sub_reg|q[7] ; microc:microc_|registro:PC_|q[0] ; reset       ; 0.000        ; 7.556      ; 3.237      ;
; -4.782 ; microc:microc_|registro:PC_|q[0] ; microc:microc_|retorno_reg:sub_reg|q[2] ; microc:microc_|registro:PC_|q[0] ; reset       ; -0.500       ; 7.556      ; 2.837      ;
; -4.708 ; microc:microc_|registro:PC_|q[0] ; microc:microc_|retorno_reg:sub_reg|q[8] ; microc:microc_|registro:PC_|q[0] ; reset       ; 0.000        ; 7.556      ; 3.411      ;
; -4.702 ; microc:microc_|registro:PC_|q[0] ; microc:microc_|retorno_reg:sub_reg|q[3] ; microc:microc_|registro:PC_|q[0] ; reset       ; -0.500       ; 7.556      ; 2.917      ;
; -4.628 ; microc:microc_|registro:PC_|q[0] ; microc:microc_|retorno_reg:sub_reg|q[9] ; microc:microc_|registro:PC_|q[0] ; reset       ; 0.000        ; 7.556      ; 3.491      ;
; -4.622 ; microc:microc_|registro:PC_|q[0] ; microc:microc_|retorno_reg:sub_reg|q[4] ; microc:microc_|registro:PC_|q[0] ; reset       ; -0.500       ; 7.556      ; 2.997      ;
; -4.542 ; microc:microc_|registro:PC_|q[0] ; microc:microc_|retorno_reg:sub_reg|q[5] ; microc:microc_|registro:PC_|q[0] ; reset       ; -0.500       ; 7.556      ; 3.077      ;
; -4.462 ; microc:microc_|registro:PC_|q[0] ; microc:microc_|retorno_reg:sub_reg|q[6] ; microc:microc_|registro:PC_|q[0] ; reset       ; -0.500       ; 7.556      ; 3.157      ;
; -4.382 ; microc:microc_|registro:PC_|q[0] ; microc:microc_|retorno_reg:sub_reg|q[7] ; microc:microc_|registro:PC_|q[0] ; reset       ; -0.500       ; 7.556      ; 3.237      ;
; -4.208 ; microc:microc_|registro:PC_|q[0] ; microc:microc_|retorno_reg:sub_reg|q[8] ; microc:microc_|registro:PC_|q[0] ; reset       ; -0.500       ; 7.556      ; 3.411      ;
; -4.128 ; microc:microc_|registro:PC_|q[0] ; microc:microc_|retorno_reg:sub_reg|q[9] ; microc:microc_|registro:PC_|q[0] ; reset       ; -0.500       ; 7.556      ; 3.491      ;
; -3.441 ; microc:microc_|registro:PC_|q[9] ; microc:microc_|retorno_reg:sub_reg|q[9] ; clk                              ; reset       ; 0.000        ; 4.311      ; 1.156      ;
; -3.371 ; microc:microc_|registro:PC_|q[4] ; microc:microc_|retorno_reg:sub_reg|q[4] ; clk                              ; reset       ; 0.000        ; 4.373      ; 1.288      ;
; -3.171 ; microc:microc_|registro:PC_|q[3] ; microc:microc_|retorno_reg:sub_reg|q[3] ; clk                              ; reset       ; 0.000        ; 4.368      ; 1.483      ;
; -3.074 ; microc:microc_|registro:PC_|q[7] ; microc:microc_|retorno_reg:sub_reg|q[7] ; clk                              ; reset       ; 0.000        ; 4.311      ; 1.523      ;
; -2.939 ; microc:microc_|registro:PC_|q[4] ; microc:microc_|retorno_reg:sub_reg|q[5] ; clk                              ; reset       ; 0.000        ; 4.373      ; 1.720      ;
; -2.859 ; microc:microc_|registro:PC_|q[4] ; microc:microc_|retorno_reg:sub_reg|q[6] ; clk                              ; reset       ; 0.000        ; 4.373      ; 1.800      ;
; -2.829 ; microc:microc_|registro:PC_|q[2] ; microc:microc_|retorno_reg:sub_reg|q[2] ; clk                              ; reset       ; 0.000        ; 4.373      ; 1.830      ;
; -2.779 ; microc:microc_|registro:PC_|q[4] ; microc:microc_|retorno_reg:sub_reg|q[7] ; clk                              ; reset       ; 0.000        ; 4.373      ; 1.880      ;
; -2.739 ; microc:microc_|registro:PC_|q[3] ; microc:microc_|retorno_reg:sub_reg|q[4] ; clk                              ; reset       ; 0.000        ; 4.368      ; 1.915      ;
; -2.659 ; microc:microc_|registro:PC_|q[3] ; microc:microc_|retorno_reg:sub_reg|q[5] ; clk                              ; reset       ; 0.000        ; 4.368      ; 1.995      ;
; -2.605 ; microc:microc_|registro:PC_|q[4] ; microc:microc_|retorno_reg:sub_reg|q[8] ; clk                              ; reset       ; 0.000        ; 4.373      ; 2.054      ;
; -2.579 ; microc:microc_|registro:PC_|q[3] ; microc:microc_|retorno_reg:sub_reg|q[6] ; clk                              ; reset       ; 0.000        ; 4.368      ; 2.075      ;
; -2.541 ; microc:microc_|registro:PC_|q[7] ; microc:microc_|retorno_reg:sub_reg|q[8] ; clk                              ; reset       ; 0.000        ; 4.311      ; 2.056      ;
; -2.525 ; microc:microc_|registro:PC_|q[4] ; microc:microc_|retorno_reg:sub_reg|q[9] ; clk                              ; reset       ; 0.000        ; 4.373      ; 2.134      ;
; -2.499 ; microc:microc_|registro:PC_|q[3] ; microc:microc_|retorno_reg:sub_reg|q[7] ; clk                              ; reset       ; 0.000        ; 4.368      ; 2.155      ;
; -2.461 ; microc:microc_|registro:PC_|q[7] ; microc:microc_|retorno_reg:sub_reg|q[9] ; clk                              ; reset       ; 0.000        ; 4.311      ; 2.136      ;
; -2.396 ; microc:microc_|registro:PC_|q[2] ; microc:microc_|retorno_reg:sub_reg|q[3] ; clk                              ; reset       ; 0.000        ; 4.373      ; 2.263      ;
; -2.325 ; microc:microc_|registro:PC_|q[3] ; microc:microc_|retorno_reg:sub_reg|q[8] ; clk                              ; reset       ; 0.000        ; 4.368      ; 2.329      ;
; -2.316 ; microc:microc_|registro:PC_|q[2] ; microc:microc_|retorno_reg:sub_reg|q[4] ; clk                              ; reset       ; 0.000        ; 4.373      ; 2.343      ;
; -2.245 ; microc:microc_|registro:PC_|q[3] ; microc:microc_|retorno_reg:sub_reg|q[9] ; clk                              ; reset       ; 0.000        ; 4.368      ; 2.409      ;
; -2.236 ; microc:microc_|registro:PC_|q[2] ; microc:microc_|retorno_reg:sub_reg|q[5] ; clk                              ; reset       ; 0.000        ; 4.373      ; 2.423      ;
; -2.156 ; microc:microc_|registro:PC_|q[2] ; microc:microc_|retorno_reg:sub_reg|q[6] ; clk                              ; reset       ; 0.000        ; 4.373      ; 2.503      ;
; -2.146 ; microc:microc_|registro:PC_|q[8] ; microc:microc_|retorno_reg:sub_reg|q[8] ; clk                              ; reset       ; 0.000        ; 4.311      ; 2.451      ;
; -2.140 ; microc:microc_|registro:PC_|q[1] ; microc:microc_|retorno_reg:sub_reg|q[1] ; clk                              ; reset       ; 0.000        ; 4.373      ; 2.519      ;
; -2.076 ; microc:microc_|registro:PC_|q[2] ; microc:microc_|retorno_reg:sub_reg|q[7] ; clk                              ; reset       ; 0.000        ; 4.373      ; 2.583      ;
; -2.074 ; microc:microc_|registro:PC_|q[5] ; microc:microc_|retorno_reg:sub_reg|q[5] ; clk                              ; reset       ; 0.000        ; 4.311      ; 2.523      ;
; -2.059 ; microc:microc_|registro:PC_|q[6] ; microc:microc_|retorno_reg:sub_reg|q[6] ; clk                              ; reset       ; 0.000        ; 4.311      ; 2.538      ;
; -1.902 ; microc:microc_|registro:PC_|q[2] ; microc:microc_|retorno_reg:sub_reg|q[8] ; clk                              ; reset       ; 0.000        ; 4.373      ; 2.757      ;
; -1.822 ; microc:microc_|registro:PC_|q[2] ; microc:microc_|retorno_reg:sub_reg|q[9] ; clk                              ; reset       ; 0.000        ; 4.373      ; 2.837      ;
; -1.714 ; microc:microc_|registro:PC_|q[8] ; microc:microc_|retorno_reg:sub_reg|q[9] ; clk                              ; reset       ; 0.000        ; 4.311      ; 2.883      ;
; -1.708 ; microc:microc_|registro:PC_|q[1] ; microc:microc_|retorno_reg:sub_reg|q[2] ; clk                              ; reset       ; 0.000        ; 4.373      ; 2.951      ;
; -1.642 ; microc:microc_|registro:PC_|q[5] ; microc:microc_|retorno_reg:sub_reg|q[6] ; clk                              ; reset       ; 0.000        ; 4.311      ; 2.955      ;
; -1.628 ; microc:microc_|registro:PC_|q[1] ; microc:microc_|retorno_reg:sub_reg|q[3] ; clk                              ; reset       ; 0.000        ; 4.373      ; 3.031      ;
; -1.626 ; microc:microc_|registro:PC_|q[6] ; microc:microc_|retorno_reg:sub_reg|q[7] ; clk                              ; reset       ; 0.000        ; 4.311      ; 2.971      ;
; -1.562 ; microc:microc_|registro:PC_|q[5] ; microc:microc_|retorno_reg:sub_reg|q[7] ; clk                              ; reset       ; 0.000        ; 4.311      ; 3.035      ;
; -1.548 ; microc:microc_|registro:PC_|q[1] ; microc:microc_|retorno_reg:sub_reg|q[4] ; clk                              ; reset       ; 0.000        ; 4.373      ; 3.111      ;
; -1.468 ; microc:microc_|registro:PC_|q[1] ; microc:microc_|retorno_reg:sub_reg|q[5] ; clk                              ; reset       ; 0.000        ; 4.373      ; 3.191      ;
; -1.452 ; microc:microc_|registro:PC_|q[6] ; microc:microc_|retorno_reg:sub_reg|q[8] ; clk                              ; reset       ; 0.000        ; 4.311      ; 3.145      ;
; -1.388 ; microc:microc_|registro:PC_|q[5] ; microc:microc_|retorno_reg:sub_reg|q[8] ; clk                              ; reset       ; 0.000        ; 4.311      ; 3.209      ;
; -1.388 ; microc:microc_|registro:PC_|q[1] ; microc:microc_|retorno_reg:sub_reg|q[6] ; clk                              ; reset       ; 0.000        ; 4.373      ; 3.271      ;
; -1.372 ; microc:microc_|registro:PC_|q[6] ; microc:microc_|retorno_reg:sub_reg|q[9] ; clk                              ; reset       ; 0.000        ; 4.311      ; 3.225      ;
; -1.308 ; microc:microc_|registro:PC_|q[5] ; microc:microc_|retorno_reg:sub_reg|q[9] ; clk                              ; reset       ; 0.000        ; 4.311      ; 3.289      ;
; -1.308 ; microc:microc_|registro:PC_|q[1] ; microc:microc_|retorno_reg:sub_reg|q[7] ; clk                              ; reset       ; 0.000        ; 4.373      ; 3.351      ;
; -1.134 ; microc:microc_|registro:PC_|q[1] ; microc:microc_|retorno_reg:sub_reg|q[8] ; clk                              ; reset       ; 0.000        ; 4.373      ; 3.525      ;
; -1.054 ; microc:microc_|registro:PC_|q[1] ; microc:microc_|retorno_reg:sub_reg|q[9] ; clk                              ; reset       ; 0.000        ; 4.373      ; 3.605      ;
+--------+----------------------------------+-----------------------------------------+----------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk'                                                                                                                                                       ;
+--------+----------------------------------+----------------------------------------+----------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                                ; Launch Clock                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+----------------------------------------+----------------------------------+-------------+--------------+------------+------------+
; -0.721 ; microc:microc_|registro:PC_|q[0] ; microc:microc_|registro:PC_|q[7]       ; microc:microc_|registro:PC_|q[0] ; clk         ; 0.000        ; 3.245      ; 3.087      ;
; -0.415 ; microc:microc_|registro:PC_|q[0] ; microc:microc_|regfile:banco_|regb~10  ; microc:microc_|registro:PC_|q[0] ; clk         ; 0.000        ; 4.118      ; 4.266      ;
; -0.370 ; microc:microc_|registro:PC_|q[0] ; microc:microc_|registro:PC_|q[5]       ; microc:microc_|registro:PC_|q[0] ; clk         ; 0.000        ; 3.245      ; 3.438      ;
; -0.248 ; microc:microc_|registro:PC_|q[0] ; microc:microc_|regfile:banco_|regb~2   ; microc:microc_|registro:PC_|q[0] ; clk         ; 0.000        ; 4.569      ; 4.884      ;
; -0.221 ; microc:microc_|registro:PC_|q[0] ; microc:microc_|registro:PC_|q[7]       ; microc:microc_|registro:PC_|q[0] ; clk         ; -0.500       ; 3.245      ; 3.087      ;
; -0.151 ; microc:microc_|registro:PC_|q[0] ; microc:microc_|regfile:banco_|regb~3   ; microc:microc_|registro:PC_|q[0] ; clk         ; 0.000        ; 4.569      ; 4.981      ;
; -0.147 ; microc:microc_|registro:PC_|q[0] ; microc:microc_|regfile:banco_|regb~27  ; microc:microc_|registro:PC_|q[0] ; clk         ; 0.000        ; 5.164      ; 5.580      ;
; -0.113 ; microc:microc_|registro:PC_|q[0] ; microc:microc_|regfile:banco_|regb~11  ; microc:microc_|registro:PC_|q[0] ; clk         ; 0.000        ; 3.505      ; 3.955      ;
; -0.093 ; microc:microc_|registro:PC_|q[0] ; microc:microc_|regfile:banco_|regb~115 ; microc:microc_|registro:PC_|q[0] ; clk         ; 0.000        ; 4.656      ; 5.126      ;
; -0.034 ; microc:microc_|registro:PC_|q[0] ; microc:microc_|regfile:banco_|regb~67  ; microc:microc_|registro:PC_|q[0] ; clk         ; 0.000        ; 4.978      ; 5.507      ;
; -0.001 ; microc:microc_|registro:PC_|q[0] ; microc:microc_|regfile:banco_|regb~83  ; microc:microc_|registro:PC_|q[0] ; clk         ; 0.000        ; 4.565      ; 5.127      ;
; 0.046  ; microc:microc_|registro:PC_|q[0] ; microc:microc_|regfile:banco_|regb~122 ; microc:microc_|registro:PC_|q[0] ; clk         ; 0.000        ; 4.730      ; 5.339      ;
; 0.056  ; microc:microc_|registro:PC_|q[0] ; microc:microc_|regfile:banco_|regb~19  ; microc:microc_|registro:PC_|q[0] ; clk         ; 0.000        ; 4.636      ; 5.255      ;
; 0.074  ; microc:microc_|registro:PC_|q[0] ; microc:microc_|regfile:banco_|regb~42  ; microc:microc_|registro:PC_|q[0] ; clk         ; 0.000        ; 4.699      ; 5.336      ;
; 0.085  ; microc:microc_|registro:PC_|q[0] ; microc:microc_|regfile:banco_|regb~10  ; microc:microc_|registro:PC_|q[0] ; clk         ; -0.500       ; 4.118      ; 4.266      ;
; 0.088  ; microc:microc_|registro:PC_|q[0] ; microc:microc_|regfile:banco_|regb~35  ; microc:microc_|registro:PC_|q[0] ; clk         ; 0.000        ; 4.470      ; 5.121      ;
; 0.104  ; microc:microc_|registro:PC_|q[0] ; microc:microc_|regfile:banco_|regb~99  ; microc:microc_|registro:PC_|q[0] ; clk         ; 0.000        ; 4.644      ; 5.311      ;
; 0.130  ; microc:microc_|registro:PC_|q[0] ; microc:microc_|registro:PC_|q[5]       ; microc:microc_|registro:PC_|q[0] ; clk         ; -0.500       ; 3.245      ; 3.438      ;
; 0.134  ; microc:microc_|registro:PC_|q[0] ; microc:microc_|regfile:banco_|regb~123 ; microc:microc_|registro:PC_|q[0] ; clk         ; 0.000        ; 4.730      ; 5.427      ;
; 0.141  ; microc:microc_|registro:PC_|q[0] ; microc:microc_|regfile:banco_|regb~26  ; microc:microc_|registro:PC_|q[0] ; clk         ; 0.000        ; 5.164      ; 5.868      ;
; 0.168  ; microc:microc_|registro:PC_|q[0] ; microc:microc_|regfile:banco_|regb~43  ; microc:microc_|registro:PC_|q[0] ; clk         ; 0.000        ; 4.699      ; 5.430      ;
; 0.184  ; microc:microc_|registro:PC_|q[0] ; microc:microc_|regfile:banco_|regb~51  ; microc:microc_|registro:PC_|q[0] ; clk         ; 0.000        ; 4.377      ; 5.124      ;
; 0.229  ; microc:microc_|registro:PC_|q[0] ; microc:microc_|regfile:banco_|regb~59  ; microc:microc_|registro:PC_|q[0] ; clk         ; 0.000        ; 4.324      ; 5.116      ;
; 0.252  ; microc:microc_|registro:PC_|q[0] ; microc:microc_|regfile:banco_|regb~2   ; microc:microc_|registro:PC_|q[0] ; clk         ; -0.500       ; 4.569      ; 4.884      ;
; 0.267  ; microc:microc_|registro:PC_|q[0] ; microc:microc_|registro:PC_|q[4]       ; microc:microc_|registro:PC_|q[0] ; clk         ; 0.000        ; 3.183      ; 4.013      ;
; 0.287  ; microc:microc_|registro:PC_|q[0] ; microc:microc_|regfile:banco_|regb~66  ; microc:microc_|registro:PC_|q[0] ; clk         ; 0.000        ; 4.978      ; 5.828      ;
; 0.326  ; microc:microc_|registro:PC_|q[0] ; microc:microc_|regfile:banco_|regb~93  ; microc:microc_|registro:PC_|q[0] ; clk         ; 0.000        ; 4.460      ; 5.349      ;
; 0.330  ; microc:microc_|registro:PC_|q[0] ; microc:microc_|regfile:banco_|regb~75  ; microc:microc_|registro:PC_|q[0] ; clk         ; 0.000        ; 4.655      ; 5.548      ;
; 0.330  ; microc:microc_|registro:PC_|q[0] ; microc:microc_|regfile:banco_|regb~29  ; microc:microc_|registro:PC_|q[0] ; clk         ; 0.000        ; 4.459      ; 5.352      ;
; 0.349  ; microc:microc_|registro:PC_|q[0] ; microc:microc_|regfile:banco_|regb~3   ; microc:microc_|registro:PC_|q[0] ; clk         ; -0.500       ; 4.569      ; 4.981      ;
; 0.351  ; microc:microc_|registro:PC_|q[0] ; microc:microc_|regfile:banco_|regb~17  ; microc:microc_|registro:PC_|q[0] ; clk         ; 0.000        ; 4.636      ; 5.550      ;
; 0.353  ; microc:microc_|registro:PC_|q[0] ; microc:microc_|regfile:banco_|regb~27  ; microc:microc_|registro:PC_|q[0] ; clk         ; -0.500       ; 5.164      ; 5.580      ;
; 0.358  ; microc:microc_|registro:PC_|q[0] ; microc:microc_|regfile:banco_|regb~107 ; microc:microc_|registro:PC_|q[0] ; clk         ; 0.000        ; 4.625      ; 5.546      ;
; 0.359  ; microc:microc_|registro:PC_|q[0] ; microc:microc_|regfile:banco_|regb~74  ; microc:microc_|registro:PC_|q[0] ; clk         ; 0.000        ; 4.655      ; 5.577      ;
; 0.364  ; microc:microc_|registro:PC_|q[0] ; microc:microc_|regfile:banco_|regb~114 ; microc:microc_|registro:PC_|q[0] ; clk         ; 0.000        ; 4.656      ; 5.583      ;
; 0.387  ; microc:microc_|registro:PC_|q[0] ; microc:microc_|regfile:banco_|regb~11  ; microc:microc_|registro:PC_|q[0] ; clk         ; -0.500       ; 3.505      ; 3.955      ;
; 0.388  ; microc:microc_|registro:PC_|q[0] ; microc:microc_|regfile:banco_|regb~106 ; microc:microc_|registro:PC_|q[0] ; clk         ; 0.000        ; 4.625      ; 5.576      ;
; 0.396  ; microc:microc_|registro:PC_|q[0] ; microc:microc_|regfile:banco_|regb~91  ; microc:microc_|registro:PC_|q[0] ; clk         ; 0.000        ; 4.624      ; 5.583      ;
; 0.407  ; microc:microc_|registro:PC_|q[0] ; microc:microc_|regfile:banco_|regb~115 ; microc:microc_|registro:PC_|q[0] ; clk         ; -0.500       ; 4.656      ; 5.126      ;
; 0.424  ; microc:microc_|registro:PC_|q[0] ; microc:microc_|regfile:banco_|regb~117 ; microc:microc_|registro:PC_|q[0] ; clk         ; 0.000        ; 4.656      ; 5.643      ;
; 0.434  ; microc:microc_|registro:PC_|q[0] ; microc:microc_|regfile:banco_|regb~34  ; microc:microc_|registro:PC_|q[0] ; clk         ; 0.000        ; 4.470      ; 5.467      ;
; 0.445  ; microc:microc_|registro:PC_|q[0] ; microc:microc_|regfile:banco_|regb~21  ; microc:microc_|registro:PC_|q[0] ; clk         ; 0.000        ; 4.636      ; 5.644      ;
; 0.459  ; microc:microc_|registro:PC_|q[0] ; microc:microc_|regfile:banco_|regb~82  ; microc:microc_|registro:PC_|q[0] ; clk         ; 0.000        ; 4.565      ; 5.587      ;
; 0.466  ; microc:microc_|registro:PC_|q[0] ; microc:microc_|regfile:banco_|regb~67  ; microc:microc_|registro:PC_|q[0] ; clk         ; -0.500       ; 4.978      ; 5.507      ;
; 0.476  ; microc:microc_|registro:PC_|q[0] ; microc:microc_|registro:PC_|q[1]       ; microc:microc_|registro:PC_|q[0] ; clk         ; 0.000        ; 3.183      ; 4.222      ;
; 0.495  ; microc:microc_|registro:PC_|q[0] ; microc:microc_|registro:PC_|q[3]       ; microc:microc_|registro:PC_|q[0] ; clk         ; 0.000        ; 3.188      ; 4.246      ;
; 0.496  ; microc:microc_|registro:PC_|q[0] ; microc:microc_|regfile:banco_|regb~101 ; microc:microc_|registro:PC_|q[0] ; clk         ; 0.000        ; 4.644      ; 5.703      ;
; 0.499  ; microc:microc_|registro:PC_|q[0] ; microc:microc_|regfile:banco_|regb~83  ; microc:microc_|registro:PC_|q[0] ; clk         ; -0.500       ; 4.565      ; 5.127      ;
; 0.515  ; microc:microc_|registro:PC_|q[0] ; microc:microc_|regfile:banco_|regb~77  ; microc:microc_|registro:PC_|q[0] ; clk         ; 0.000        ; 4.914      ; 5.992      ;
; 0.515  ; microc:microc_|registro:PC_|q[0] ; microc:microc_|regfile:banco_|regb~85  ; microc:microc_|registro:PC_|q[0] ; clk         ; 0.000        ; 4.565      ; 5.643      ;
; 0.546  ; microc:microc_|registro:PC_|q[0] ; microc:microc_|regfile:banco_|regb~122 ; microc:microc_|registro:PC_|q[0] ; clk         ; -0.500       ; 4.730      ; 5.339      ;
; 0.556  ; microc:microc_|registro:PC_|q[0] ; microc:microc_|regfile:banco_|regb~19  ; microc:microc_|registro:PC_|q[0] ; clk         ; -0.500       ; 4.636      ; 5.255      ;
; 0.570  ; microc:microc_|registro:PC_|q[0] ; microc:microc_|regfile:banco_|regb~58  ; microc:microc_|registro:PC_|q[0] ; clk         ; 0.000        ; 4.324      ; 5.457      ;
; 0.574  ; microc:microc_|registro:PC_|q[0] ; microc:microc_|regfile:banco_|regb~42  ; microc:microc_|registro:PC_|q[0] ; clk         ; -0.500       ; 4.699      ; 5.336      ;
; 0.588  ; microc:microc_|registro:PC_|q[0] ; microc:microc_|regfile:banco_|regb~35  ; microc:microc_|registro:PC_|q[0] ; clk         ; -0.500       ; 4.470      ; 5.121      ;
; 0.598  ; microc:microc_|registro:PC_|q[0] ; microc:microc_|regfile:banco_|regb~53  ; microc:microc_|registro:PC_|q[0] ; clk         ; 0.000        ; 4.484      ; 5.645      ;
; 0.604  ; microc:microc_|registro:PC_|q[0] ; microc:microc_|regfile:banco_|regb~99  ; microc:microc_|registro:PC_|q[0] ; clk         ; -0.500       ; 4.644      ; 5.311      ;
; 0.606  ; microc:microc_|registro:PC_|q[0] ; microc:microc_|regfile:banco_|regb~109 ; microc:microc_|registro:PC_|q[0] ; clk         ; 0.000        ; 4.824      ; 5.993      ;
; 0.624  ; microc:microc_|registro:PC_|q[0] ; microc:microc_|regfile:banco_|regb~98  ; microc:microc_|registro:PC_|q[0] ; clk         ; 0.000        ; 4.644      ; 5.831      ;
; 0.634  ; microc:microc_|registro:PC_|q[0] ; microc:microc_|regfile:banco_|regb~123 ; microc:microc_|registro:PC_|q[0] ; clk         ; -0.500       ; 4.730      ; 5.427      ;
; 0.635  ; microc:microc_|registro:PC_|q[0] ; microc:microc_|registro:PC_|q[0]       ; microc:microc_|registro:PC_|q[0] ; clk         ; 0.000        ; 3.188      ; 4.386      ;
; 0.641  ; microc:microc_|registro:PC_|q[0] ; microc:microc_|regfile:banco_|regb~26  ; microc:microc_|registro:PC_|q[0] ; clk         ; -0.500       ; 5.164      ; 5.868      ;
; 0.642  ; microc:microc_|registro:PC_|q[0] ; microc:microc_|regfile:banco_|regb~50  ; microc:microc_|registro:PC_|q[0] ; clk         ; 0.000        ; 4.636      ; 5.841      ;
; 0.662  ; microc:microc_|registro:PC_|q[0] ; microc:microc_|regfile:banco_|regb~5   ; microc:microc_|registro:PC_|q[0] ; clk         ; 0.000        ; 4.338      ; 5.563      ;
; 0.668  ; microc:microc_|registro:PC_|q[0] ; microc:microc_|regfile:banco_|regb~43  ; microc:microc_|registro:PC_|q[0] ; clk         ; -0.500       ; 4.699      ; 5.430      ;
; 0.670  ; microc:microc_|registro:PC_|q[0] ; microc:microc_|regfile:banco_|regb~13  ; microc:microc_|registro:PC_|q[0] ; clk         ; 0.000        ; 4.330      ; 5.563      ;
; 0.679  ; microc:microc_|registro:PC_|q[0] ; microc:microc_|regfile:banco_|regb~90  ; microc:microc_|registro:PC_|q[0] ; clk         ; 0.000        ; 4.624      ; 5.866      ;
; 0.682  ; microc:microc_|registro:PC_|q[0] ; microc:microc_|registro:PC_|q[2]       ; microc:microc_|registro:PC_|q[0] ; clk         ; 0.000        ; 3.183      ; 4.428      ;
; 0.684  ; microc:microc_|registro:PC_|q[0] ; microc:microc_|regfile:banco_|regb~51  ; microc:microc_|registro:PC_|q[0] ; clk         ; -0.500       ; 4.377      ; 5.124      ;
; 0.729  ; microc:microc_|registro:PC_|q[0] ; microc:microc_|regfile:banco_|regb~59  ; microc:microc_|registro:PC_|q[0] ; clk         ; -0.500       ; 4.324      ; 5.116      ;
; 0.737  ; microc:microc_|registro:PC_|q[0] ; microc:microc_|regfile:banco_|regb~18  ; microc:microc_|registro:PC_|q[0] ; clk         ; 0.000        ; 4.702      ; 6.002      ;
; 0.745  ; microc:microc_|registro:PC_|q[0] ; microc:microc_|regfile:banco_|regb~69  ; microc:microc_|registro:PC_|q[0] ; clk         ; 0.000        ; 4.658      ; 5.966      ;
; 0.767  ; microc:microc_|registro:PC_|q[0] ; microc:microc_|registro:PC_|q[4]       ; microc:microc_|registro:PC_|q[0] ; clk         ; -0.500       ; 3.183      ; 4.013      ;
; 0.783  ; microc:microc_|registro:PC_|q[0] ; microc:microc_|regfile:banco_|regb~125 ; microc:microc_|registro:PC_|q[0] ; clk         ; 0.000        ; 4.336      ; 5.682      ;
; 0.787  ; microc:microc_|registro:PC_|q[0] ; microc:microc_|regfile:banco_|regb~66  ; microc:microc_|registro:PC_|q[0] ; clk         ; -0.500       ; 4.978      ; 5.828      ;
; 0.824  ; microc:microc_|registro:PC_|q[0] ; microc:microc_|regfile:banco_|regb~37  ; microc:microc_|registro:PC_|q[0] ; clk         ; 0.000        ; 4.578      ; 5.965      ;
; 0.826  ; microc:microc_|registro:PC_|q[0] ; microc:microc_|regfile:banco_|regb~93  ; microc:microc_|registro:PC_|q[0] ; clk         ; -0.500       ; 4.460      ; 5.349      ;
; 0.830  ; microc:microc_|registro:PC_|q[0] ; microc:microc_|regfile:banco_|regb~75  ; microc:microc_|registro:PC_|q[0] ; clk         ; -0.500       ; 4.655      ; 5.548      ;
; 0.830  ; microc:microc_|registro:PC_|q[0] ; microc:microc_|regfile:banco_|regb~29  ; microc:microc_|registro:PC_|q[0] ; clk         ; -0.500       ; 4.459      ; 5.352      ;
; 0.851  ; microc:microc_|registro:PC_|q[0] ; microc:microc_|regfile:banco_|regb~17  ; microc:microc_|registro:PC_|q[0] ; clk         ; -0.500       ; 4.636      ; 5.550      ;
; 0.858  ; microc:microc_|registro:PC_|q[0] ; microc:microc_|regfile:banco_|regb~107 ; microc:microc_|registro:PC_|q[0] ; clk         ; -0.500       ; 4.625      ; 5.546      ;
; 0.859  ; microc:microc_|registro:PC_|q[0] ; microc:microc_|regfile:banco_|regb~74  ; microc:microc_|registro:PC_|q[0] ; clk         ; -0.500       ; 4.655      ; 5.577      ;
; 0.864  ; microc:microc_|registro:PC_|q[0] ; microc:microc_|regfile:banco_|regb~114 ; microc:microc_|registro:PC_|q[0] ; clk         ; -0.500       ; 4.656      ; 5.583      ;
; 0.866  ; microc:microc_|registro:PC_|q[0] ; microc:microc_|registro:PC_|q[6]       ; microc:microc_|registro:PC_|q[0] ; clk         ; 0.000        ; 3.245      ; 4.674      ;
; 0.888  ; microc:microc_|registro:PC_|q[0] ; microc:microc_|regfile:banco_|regb~106 ; microc:microc_|registro:PC_|q[0] ; clk         ; -0.500       ; 4.625      ; 5.576      ;
; 0.896  ; microc:microc_|registro:PC_|q[0] ; microc:microc_|regfile:banco_|regb~91  ; microc:microc_|registro:PC_|q[0] ; clk         ; -0.500       ; 4.624      ; 5.583      ;
; 0.924  ; microc:microc_|registro:PC_|q[0] ; microc:microc_|regfile:banco_|regb~117 ; microc:microc_|registro:PC_|q[0] ; clk         ; -0.500       ; 4.656      ; 5.643      ;
; 0.934  ; microc:microc_|registro:PC_|q[0] ; microc:microc_|regfile:banco_|regb~34  ; microc:microc_|registro:PC_|q[0] ; clk         ; -0.500       ; 4.470      ; 5.467      ;
; 0.935  ; microc:microc_|registro:PC_|q[0] ; microc:microc_|registro:PC_|q[8]       ; microc:microc_|registro:PC_|q[0] ; clk         ; 0.000        ; 3.245      ; 4.743      ;
; 0.945  ; microc:microc_|registro:PC_|q[0] ; microc:microc_|regfile:banco_|regb~21  ; microc:microc_|registro:PC_|q[0] ; clk         ; -0.500       ; 4.636      ; 5.644      ;
; 0.959  ; microc:microc_|registro:PC_|q[0] ; microc:microc_|regfile:banco_|regb~82  ; microc:microc_|registro:PC_|q[0] ; clk         ; -0.500       ; 4.565      ; 5.587      ;
; 0.976  ; microc:microc_|registro:PC_|q[0] ; microc:microc_|registro:PC_|q[1]       ; microc:microc_|registro:PC_|q[0] ; clk         ; -0.500       ; 3.183      ; 4.222      ;
; 0.980  ; microc:microc_|registro:PC_|q[0] ; microc:microc_|regfile:banco_|regb~15  ; microc:microc_|registro:PC_|q[0] ; clk         ; 0.000        ; 4.134      ; 5.677      ;
; 0.981  ; microc:microc_|registro:PC_|q[0] ; microc:microc_|regfile:banco_|regb~127 ; microc:microc_|registro:PC_|q[0] ; clk         ; 0.000        ; 4.133      ; 5.677      ;
; 0.995  ; microc:microc_|registro:PC_|q[0] ; microc:microc_|registro:PC_|q[3]       ; microc:microc_|registro:PC_|q[0] ; clk         ; -0.500       ; 3.188      ; 4.246      ;
; 0.996  ; microc:microc_|registro:PC_|q[0] ; microc:microc_|regfile:banco_|regb~101 ; microc:microc_|registro:PC_|q[0] ; clk         ; -0.500       ; 4.644      ; 5.703      ;
; 1.015  ; microc:microc_|registro:PC_|q[0] ; microc:microc_|regfile:banco_|regb~77  ; microc:microc_|registro:PC_|q[0] ; clk         ; -0.500       ; 4.914      ; 5.992      ;
; 1.015  ; microc:microc_|registro:PC_|q[0] ; microc:microc_|regfile:banco_|regb~85  ; microc:microc_|registro:PC_|q[0] ; clk         ; -0.500       ; 4.565      ; 5.643      ;
; 1.052  ; microc:microc_|registro:PC_|q[0] ; microc:microc_|regfile:banco_|regb~61  ; microc:microc_|registro:PC_|q[0] ; clk         ; 0.000        ; 4.324      ; 5.939      ;
; 1.070  ; microc:microc_|registro:PC_|q[0] ; microc:microc_|regfile:banco_|regb~58  ; microc:microc_|registro:PC_|q[0] ; clk         ; -0.500       ; 4.324      ; 5.457      ;
+--------+----------------------------------+----------------------------------------+----------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'VGA1|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                    ;
+-------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                           ; To Node                                                                                                                             ; Launch Clock                           ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; 0.445 ; vga_adapter:VGA1|vga_controller:controller|yCounter[3]                                                              ; vga_adapter:VGA1|vga_controller:controller|yCounter[3]                                                                              ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; vga_adapter:VGA1|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA1|vga_controller:controller|yCounter[5]                                                                              ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; vga_adapter:VGA1|vga_controller:controller|yCounter[7]                                                              ; vga_adapter:VGA1|vga_controller:controller|yCounter[7]                                                                              ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; vga_adapter:VGA1|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:VGA1|vga_controller:controller|yCounter[0]                                                                              ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; vga_adapter:VGA1|vga_controller:controller|yCounter[2]                                                              ; vga_adapter:VGA1|vga_controller:controller|yCounter[2]                                                                              ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.626 ; vga_adapter:VGA1|vga_controller:controller|VGA_VS1                                                                  ; vga_adapter:VGA1|vga_controller:controller|VGA_VS                                                                                   ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.912      ;
; 0.842 ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|address_reg_a[1] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|out_address_reg_a[1]             ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.127      ;
; 0.842 ; vga_adapter:VGA1|vga_controller:controller|VGA_HS1                                                                  ; vga_adapter:VGA1|vga_controller:controller|VGA_HS                                                                                   ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.127      ;
; 0.976 ; vga_adapter:VGA1|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA1|vga_controller:controller|xCounter[2]                                                                              ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.262      ;
; 0.977 ; vga_adapter:VGA1|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA1|vga_controller:controller|xCounter[4]                                                                              ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.263      ;
; 0.977 ; vga_adapter:VGA1|vga_controller:controller|xCounter[7]                                                              ; vga_adapter:VGA1|vga_controller:controller|xCounter[7]                                                                              ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.263      ;
; 1.015 ; vga_adapter:VGA1|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA1|vga_controller:controller|xCounter[3]                                                                              ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.301      ;
; 1.016 ; vga_adapter:VGA1|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA1|vga_controller:controller|xCounter[6]                                                                              ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.302      ;
; 1.144 ; vga_adapter:VGA1|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:VGA1|vga_controller:controller|VGA_VS1                                                                                  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.430      ;
; 1.333 ; vga_adapter:VGA1|vga_controller:controller|xCounter[7]                                                              ; vga_adapter:VGA1|vga_controller:controller|VGA_HS1                                                                                  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.618      ;
; 1.408 ; vga_adapter:VGA1|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA1|vga_controller:controller|xCounter[3]                                                                              ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.694      ;
; 1.412 ; vga_adapter:VGA1|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a5~porta_address_reg1  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.075      ; 1.737      ;
; 1.416 ; vga_adapter:VGA1|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a5~porta_address_reg4  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.075      ; 1.741      ;
; 1.427 ; vga_adapter:VGA1|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a5~porta_address_reg0  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.075      ; 1.752      ;
; 1.434 ; vga_adapter:VGA1|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a5~porta_address_reg2  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.075      ; 1.759      ;
; 1.441 ; vga_adapter:VGA1|vga_controller:controller|xCounter[9]                                                              ; vga_adapter:VGA1|vga_controller:controller|VGA_HS1                                                                                  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 1.725      ;
; 1.448 ; vga_adapter:VGA1|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA1|vga_controller:controller|xCounter[4]                                                                              ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.734      ;
; 1.449 ; vga_adapter:VGA1|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA1|vga_controller:controller|xCounter[7]                                                                              ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.735      ;
; 1.488 ; vga_adapter:VGA1|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA1|vga_controller:controller|xCounter[4]                                                                              ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.774      ;
; 1.489 ; vga_adapter:VGA1|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA1|vga_controller:controller|xCounter[6]                                                                              ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.775      ;
; 1.536 ; vga_adapter:VGA1|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:VGA1|vga_controller:controller|VGA_VS1                                                                                  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.822      ;
; 1.569 ; vga_adapter:VGA1|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA1|vga_controller:controller|xCounter[7]                                                                              ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.855      ;
; 1.608 ; vga_adapter:VGA1|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA1|vga_controller:controller|xCounter[6]                                                                              ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.894      ;
; 1.648 ; vga_adapter:VGA1|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA1|vga_controller:controller|xCounter[6]                                                                              ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.934      ;
; 1.665 ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|address_reg_a[0] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|out_address_reg_a[0]             ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.950      ;
; 1.688 ; vga_adapter:VGA1|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA1|vga_controller:controller|xCounter[7]                                                                              ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.974      ;
; 1.701 ; vga_adapter:VGA1|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a5~porta_address_reg3  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.074      ; 2.025      ;
; 1.722 ; vga_adapter:VGA1|vga_controller:controller|yCounter[3]                                                              ; vga_adapter:VGA1|vga_controller:controller|VGA_VS1                                                                                  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.008      ;
; 1.725 ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|address_reg_a[2] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|out_address_reg_a[2]             ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.012      ; 2.023      ;
; 1.728 ; vga_adapter:VGA1|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA1|vga_controller:controller|xCounter[7]                                                                              ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.014      ;
; 1.754 ; vga_adapter:VGA1|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a0~porta_address_reg4  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.082      ; 2.086      ;
; 1.765 ; vga_adapter:VGA1|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a4~porta_address_reg4  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.069      ; 2.084      ;
; 1.768 ; vga_adapter:VGA1|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a4~porta_address_reg0  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.069      ; 2.087      ;
; 1.769 ; vga_adapter:VGA1|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a0~porta_address_reg1  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.082      ; 2.101      ;
; 1.771 ; vga_adapter:VGA1|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a4~porta_address_reg2  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.069      ; 2.090      ;
; 1.776 ; vga_adapter:VGA1|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a14~porta_address_reg4 ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.084      ; 2.110      ;
; 1.778 ; vga_adapter:VGA1|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a14~porta_address_reg1 ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.084      ; 2.112      ;
; 1.789 ; vga_adapter:VGA1|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a14~porta_address_reg0 ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.084      ; 2.123      ;
; 1.789 ; vga_adapter:VGA1|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a0~porta_address_reg0  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.082      ; 2.121      ;
; 1.805 ; vga_adapter:VGA1|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a6~porta_address_reg0  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.086      ; 2.141      ;
; 1.827 ; vga_adapter:VGA1|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a14~porta_address_reg2 ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.084      ; 2.161      ;
; 1.839 ; vga_adapter:VGA1|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a0~porta_address_reg2  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.082      ; 2.171      ;
; 1.847 ; vga_adapter:VGA1|vga_controller:controller|yCounter[8]                                                              ; vga_adapter:VGA1|vga_controller:controller|yCounter[8]                                                                              ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.133      ;
; 1.853 ; vga_adapter:VGA1|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a6~porta_address_reg2  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.086      ; 2.189      ;
; 1.859 ; vga_adapter:VGA1|vga_controller:controller|yCounter[9]                                                              ; vga_adapter:VGA1|vga_controller:controller|yCounter[9]                                                                              ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.145      ;
; 1.865 ; vga_adapter:VGA1|vga_controller:controller|yCounter[2]                                                              ; vga_adapter:VGA1|vga_controller:controller|VGA_VS1                                                                                  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.151      ;
; 1.878 ; vga_adapter:VGA1|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:VGA1|vga_controller:controller|yCounter[2]                                                                              ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.164      ;
; 1.907 ; vga_adapter:VGA1|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA1|vga_controller:controller|xCounter[2]                                                                              ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 2.192      ;
; 1.940 ; vga_adapter:VGA1|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA1|vga_controller:controller|xCounter[6]                                                                              ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 2.225      ;
; 1.952 ; vga_adapter:VGA1|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:VGA1|vga_controller:controller|yCounter[2]                                                                              ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.238      ;
; 1.954 ; vga_adapter:VGA1|vga_controller:controller|yCounter[3]                                                              ; vga_adapter:VGA1|vga_controller:controller|yCounter[5]                                                                              ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.240      ;
; 1.966 ; vga_adapter:VGA1|vga_controller:controller|yCounter[7]                                                              ; vga_adapter:VGA1|vga_controller:controller|VGA_VS1                                                                                  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.252      ;
; 1.987 ; vga_adapter:VGA1|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA1|vga_controller:controller|xCounter[3]                                                                              ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 2.272      ;
; 1.988 ; vga_adapter:VGA1|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA1|vga_controller:controller|xCounter[2]                                                                              ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 2.273      ;
; 2.020 ; vga_adapter:VGA1|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA1|vga_controller:controller|xCounter[7]                                                                              ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 2.305      ;
; 2.028 ; vga_adapter:VGA1|vga_controller:controller|yCounter[2]                                                              ; vga_adapter:VGA1|vga_controller:controller|yCounter[5]                                                                              ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.314      ;
; 2.029 ; vga_adapter:VGA1|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a0~porta_address_reg3  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 2.360      ;
; 2.037 ; vga_adapter:VGA1|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a14~porta_address_reg3 ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.083      ; 2.370      ;
; 2.049 ; vga_adapter:VGA1|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a4~porta_address_reg3  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.068      ; 2.367      ;
; 2.055 ; vga_adapter:VGA1|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a6~porta_address_reg3  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.085      ; 2.390      ;
; 2.067 ; vga_adapter:VGA1|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA1|vga_controller:controller|xCounter[4]                                                                              ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 2.352      ;
; 2.068 ; vga_adapter:VGA1|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA1|vga_controller:controller|xCounter[3]                                                                              ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 2.353      ;
; 2.074 ; vga_adapter:VGA1|vga_controller:controller|yCounter[9]                                                              ; vga_adapter:VGA1|vga_controller:controller|VGA_VS1                                                                                  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.360      ;
; 2.081 ; vga_adapter:VGA1|vga_controller:controller|xCounter[9]                                                              ; vga_adapter:VGA1|vga_controller:controller|xCounter[9]                                                                              ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.367      ;
; 2.101 ; vga_adapter:VGA1|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a6~porta_address_reg4  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.086      ; 2.437      ;
; 2.116 ; vga_adapter:VGA1|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:VGA1|vga_controller:controller|VGA_VS1                                                                                  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.402      ;
; 2.119 ; vga_adapter:VGA1|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA1|vga_controller:controller|VGA_VS1                                                                                  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.405      ;
; 2.120 ; vga_adapter:VGA1|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:VGA1|vga_controller:controller|yCounter[5]                                                                              ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.406      ;
; 2.123 ; vga_adapter:VGA1|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a9~porta_address_reg4  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.084      ; 2.457      ;
; 2.124 ; vga_adapter:VGA1|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a7~porta_address_reg4  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.086      ; 2.460      ;
; 2.131 ; vga_adapter:VGA1|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA1|vga_controller:controller|VGA_HS1                                                                                  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 2.416      ;
; 2.144 ; vga_adapter:VGA1|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a4~porta_address_reg1  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.069      ; 2.463      ;
; 2.148 ; vga_adapter:VGA1|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA1|vga_controller:controller|xCounter[4]                                                                              ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 2.433      ;
; 2.149 ; vga_adapter:VGA1|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a7~porta_address_reg2  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.086      ; 2.485      ;
; 2.149 ; vga_adapter:VGA1|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a6~porta_address_reg1  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.086      ; 2.485      ;
; 2.162 ; vga_adapter:VGA1|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a7~porta_address_reg0  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.086      ; 2.498      ;
; 2.164 ; vga_adapter:VGA1|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a9~porta_address_reg1  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.084      ; 2.498      ;
; 2.164 ; vga_adapter:VGA1|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a9~porta_address_reg0  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.084      ; 2.498      ;
; 2.166 ; vga_adapter:VGA1|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a7~porta_address_reg1  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.086      ; 2.502      ;
; 2.194 ; vga_adapter:VGA1|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:VGA1|vga_controller:controller|yCounter[5]                                                                              ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.480      ;
; 2.212 ; vga_adapter:VGA1|vga_controller:controller|yCounter[2]                                                              ; vga_adapter:VGA1|vga_controller:controller|yCounter[3]                                                                              ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.498      ;
; 2.227 ; vga_adapter:VGA1|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA1|vga_controller:controller|xCounter[6]                                                                              ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 2.512      ;
; 2.228 ; vga_adapter:VGA1|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a9~porta_address_reg2  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.084      ; 2.562      ;
; 2.241 ; vga_adapter:VGA1|vga_controller:controller|xCounter[7]                                                              ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a5~porta_address_reg5  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.075      ; 2.566      ;
; 2.288 ; vga_adapter:VGA1|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA1|vga_controller:controller|VGA_HS1                                                                                  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 2.573      ;
; 2.291 ; vga_adapter:VGA1|vga_controller:controller|yCounter[8]                                                              ; vga_adapter:VGA1|vga_controller:controller|VGA_VS1                                                                                  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.577      ;
; 2.292 ; vga_adapter:VGA1|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA1|vga_controller:controller|yCounter[7]                                                                              ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.578      ;
; 2.304 ; vga_adapter:VGA1|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA1|vga_controller:controller|VGA_VS1                                                                                  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.590      ;
; 2.304 ; vga_adapter:VGA1|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:VGA1|vga_controller:controller|yCounter[3]                                                                              ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.590      ;
; 2.307 ; vga_adapter:VGA1|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA1|vga_controller:controller|xCounter[7]                                                                              ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 2.592      ;
; 2.308 ; vga_adapter:VGA1|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA1|vga_controller:controller|xCounter[6]                                                                              ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 2.593      ;
; 2.317 ; vga_adapter:VGA1|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA1|vga_controller:controller|yCounter[6]                                                                              ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.603      ;
; 2.359 ; vga_adapter:VGA1|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:VGA1|vga_controller:controller|yCounter[1]                                                                              ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.645      ;
; 2.363 ; vga_adapter:VGA1|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:VGA1|vga_controller:controller|yCounter[4]                                                                              ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.649      ;
; 2.378 ; vga_adapter:VGA1|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:VGA1|vga_controller:controller|yCounter[3]                                                                              ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.664      ;
+-------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'VGA_CLOCK'                                                                                                                                                                                                                                                                                                                          ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                          ; To Node                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.788 ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a14~portb_datain_reg0 ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a14~portb_memory_reg0 ; VGA_CLOCK    ; VGA_CLOCK   ; 0.000        ; -0.037     ; 3.001      ;
; 2.788 ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a8~portb_datain_reg0  ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a8~portb_memory_reg0  ; VGA_CLOCK    ; VGA_CLOCK   ; 0.000        ; -0.037     ; 3.001      ;
; 2.788 ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a5~portb_datain_reg0  ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a5~portb_memory_reg0  ; VGA_CLOCK    ; VGA_CLOCK   ; 0.000        ; -0.037     ; 3.001      ;
; 2.788 ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a2~portb_datain_reg0  ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a2~portb_memory_reg0  ; VGA_CLOCK    ; VGA_CLOCK   ; 0.000        ; -0.037     ; 3.001      ;
; 2.788 ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a11~portb_datain_reg0 ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a11~portb_memory_reg0 ; VGA_CLOCK    ; VGA_CLOCK   ; 0.000        ; -0.037     ; 3.001      ;
; 2.788 ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a13~portb_datain_reg0 ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a13~portb_memory_reg0 ; VGA_CLOCK    ; VGA_CLOCK   ; 0.000        ; -0.037     ; 3.001      ;
; 2.788 ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a4~portb_datain_reg0  ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a4~portb_memory_reg0  ; VGA_CLOCK    ; VGA_CLOCK   ; 0.000        ; -0.037     ; 3.001      ;
; 2.788 ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a7~portb_datain_reg0  ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a7~portb_memory_reg0  ; VGA_CLOCK    ; VGA_CLOCK   ; 0.000        ; -0.037     ; 3.001      ;
; 2.788 ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a1~portb_datain_reg0  ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a1~portb_memory_reg0  ; VGA_CLOCK    ; VGA_CLOCK   ; 0.000        ; -0.037     ; 3.001      ;
; 2.788 ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~portb_datain_reg0 ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~portb_memory_reg0 ; VGA_CLOCK    ; VGA_CLOCK   ; 0.000        ; -0.037     ; 3.001      ;
; 2.788 ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a12~portb_datain_reg0 ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a12~portb_memory_reg0 ; VGA_CLOCK    ; VGA_CLOCK   ; 0.000        ; -0.037     ; 3.001      ;
; 2.788 ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a6~portb_datain_reg0  ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a6~portb_memory_reg0  ; VGA_CLOCK    ; VGA_CLOCK   ; 0.000        ; -0.037     ; 3.001      ;
; 2.788 ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a3~portb_datain_reg0  ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a3~portb_memory_reg0  ; VGA_CLOCK    ; VGA_CLOCK   ; 0.000        ; -0.037     ; 3.001      ;
; 2.788 ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a0~portb_datain_reg0  ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a0~portb_memory_reg0  ; VGA_CLOCK    ; VGA_CLOCK   ; 0.000        ; -0.037     ; 3.001      ;
; 2.788 ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a9~portb_datain_reg0  ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a9~portb_memory_reg0  ; VGA_CLOCK    ; VGA_CLOCK   ; 0.000        ; -0.037     ; 3.001      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'VGA1|mypll|altpll_component|pll|clk[0]'                                                                                                                ;
+--------+-----------+--------------------------------------------------------+--------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                ; Launch Clock ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+--------------------------------------------------------+--------------+----------------------------------------+--------------+------------+------------+
; -2.196 ; reset     ; vga_adapter:VGA1|vga_controller:controller|xCounter[2] ; reset        ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.500        ; 0.104      ; 2.838      ;
; -2.196 ; reset     ; vga_adapter:VGA1|vga_controller:controller|xCounter[3] ; reset        ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.500        ; 0.104      ; 2.838      ;
; -2.196 ; reset     ; vga_adapter:VGA1|vga_controller:controller|xCounter[4] ; reset        ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.500        ; 0.104      ; 2.838      ;
; -2.196 ; reset     ; vga_adapter:VGA1|vga_controller:controller|xCounter[6] ; reset        ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.500        ; 0.104      ; 2.838      ;
; -2.196 ; reset     ; vga_adapter:VGA1|vga_controller:controller|xCounter[7] ; reset        ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.500        ; 0.104      ; 2.838      ;
; -1.932 ; reset     ; vga_adapter:VGA1|vga_controller:controller|xCounter[0] ; reset        ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.500        ; 0.105      ; 2.575      ;
; -1.932 ; reset     ; vga_adapter:VGA1|vga_controller:controller|xCounter[1] ; reset        ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.500        ; 0.105      ; 2.575      ;
; -1.932 ; reset     ; vga_adapter:VGA1|vga_controller:controller|xCounter[5] ; reset        ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.500        ; 0.105      ; 2.575      ;
; -1.932 ; reset     ; vga_adapter:VGA1|vga_controller:controller|xCounter[8] ; reset        ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.500        ; 0.105      ; 2.575      ;
; -1.932 ; reset     ; vga_adapter:VGA1|vga_controller:controller|xCounter[9] ; reset        ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.500        ; 0.105      ; 2.575      ;
; -1.932 ; reset     ; vga_adapter:VGA1|vga_controller:controller|yCounter[3] ; reset        ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.500        ; 0.105      ; 2.575      ;
; -1.932 ; reset     ; vga_adapter:VGA1|vga_controller:controller|yCounter[4] ; reset        ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.500        ; 0.105      ; 2.575      ;
; -1.932 ; reset     ; vga_adapter:VGA1|vga_controller:controller|yCounter[5] ; reset        ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.500        ; 0.105      ; 2.575      ;
; -1.932 ; reset     ; vga_adapter:VGA1|vga_controller:controller|yCounter[6] ; reset        ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.500        ; 0.105      ; 2.575      ;
; -1.932 ; reset     ; vga_adapter:VGA1|vga_controller:controller|yCounter[7] ; reset        ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.500        ; 0.105      ; 2.575      ;
; -1.932 ; reset     ; vga_adapter:VGA1|vga_controller:controller|yCounter[8] ; reset        ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.500        ; 0.105      ; 2.575      ;
; -1.932 ; reset     ; vga_adapter:VGA1|vga_controller:controller|yCounter[9] ; reset        ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.500        ; 0.105      ; 2.575      ;
; -1.932 ; reset     ; vga_adapter:VGA1|vga_controller:controller|yCounter[1] ; reset        ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.500        ; 0.105      ; 2.575      ;
; -1.932 ; reset     ; vga_adapter:VGA1|vga_controller:controller|yCounter[0] ; reset        ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.500        ; 0.105      ; 2.575      ;
; -1.932 ; reset     ; vga_adapter:VGA1|vga_controller:controller|yCounter[2] ; reset        ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.500        ; 0.105      ; 2.575      ;
; -1.696 ; reset     ; vga_adapter:VGA1|vga_controller:controller|xCounter[2] ; reset        ; VGA1|mypll|altpll_component|pll|clk[0] ; 1.000        ; 0.104      ; 2.838      ;
; -1.696 ; reset     ; vga_adapter:VGA1|vga_controller:controller|xCounter[3] ; reset        ; VGA1|mypll|altpll_component|pll|clk[0] ; 1.000        ; 0.104      ; 2.838      ;
; -1.696 ; reset     ; vga_adapter:VGA1|vga_controller:controller|xCounter[4] ; reset        ; VGA1|mypll|altpll_component|pll|clk[0] ; 1.000        ; 0.104      ; 2.838      ;
; -1.696 ; reset     ; vga_adapter:VGA1|vga_controller:controller|xCounter[6] ; reset        ; VGA1|mypll|altpll_component|pll|clk[0] ; 1.000        ; 0.104      ; 2.838      ;
; -1.696 ; reset     ; vga_adapter:VGA1|vga_controller:controller|xCounter[7] ; reset        ; VGA1|mypll|altpll_component|pll|clk[0] ; 1.000        ; 0.104      ; 2.838      ;
; -1.432 ; reset     ; vga_adapter:VGA1|vga_controller:controller|xCounter[0] ; reset        ; VGA1|mypll|altpll_component|pll|clk[0] ; 1.000        ; 0.105      ; 2.575      ;
; -1.432 ; reset     ; vga_adapter:VGA1|vga_controller:controller|xCounter[1] ; reset        ; VGA1|mypll|altpll_component|pll|clk[0] ; 1.000        ; 0.105      ; 2.575      ;
; -1.432 ; reset     ; vga_adapter:VGA1|vga_controller:controller|xCounter[5] ; reset        ; VGA1|mypll|altpll_component|pll|clk[0] ; 1.000        ; 0.105      ; 2.575      ;
; -1.432 ; reset     ; vga_adapter:VGA1|vga_controller:controller|xCounter[8] ; reset        ; VGA1|mypll|altpll_component|pll|clk[0] ; 1.000        ; 0.105      ; 2.575      ;
; -1.432 ; reset     ; vga_adapter:VGA1|vga_controller:controller|xCounter[9] ; reset        ; VGA1|mypll|altpll_component|pll|clk[0] ; 1.000        ; 0.105      ; 2.575      ;
; -1.432 ; reset     ; vga_adapter:VGA1|vga_controller:controller|yCounter[3] ; reset        ; VGA1|mypll|altpll_component|pll|clk[0] ; 1.000        ; 0.105      ; 2.575      ;
; -1.432 ; reset     ; vga_adapter:VGA1|vga_controller:controller|yCounter[4] ; reset        ; VGA1|mypll|altpll_component|pll|clk[0] ; 1.000        ; 0.105      ; 2.575      ;
; -1.432 ; reset     ; vga_adapter:VGA1|vga_controller:controller|yCounter[5] ; reset        ; VGA1|mypll|altpll_component|pll|clk[0] ; 1.000        ; 0.105      ; 2.575      ;
; -1.432 ; reset     ; vga_adapter:VGA1|vga_controller:controller|yCounter[6] ; reset        ; VGA1|mypll|altpll_component|pll|clk[0] ; 1.000        ; 0.105      ; 2.575      ;
; -1.432 ; reset     ; vga_adapter:VGA1|vga_controller:controller|yCounter[7] ; reset        ; VGA1|mypll|altpll_component|pll|clk[0] ; 1.000        ; 0.105      ; 2.575      ;
; -1.432 ; reset     ; vga_adapter:VGA1|vga_controller:controller|yCounter[8] ; reset        ; VGA1|mypll|altpll_component|pll|clk[0] ; 1.000        ; 0.105      ; 2.575      ;
; -1.432 ; reset     ; vga_adapter:VGA1|vga_controller:controller|yCounter[9] ; reset        ; VGA1|mypll|altpll_component|pll|clk[0] ; 1.000        ; 0.105      ; 2.575      ;
; -1.432 ; reset     ; vga_adapter:VGA1|vga_controller:controller|yCounter[1] ; reset        ; VGA1|mypll|altpll_component|pll|clk[0] ; 1.000        ; 0.105      ; 2.575      ;
; -1.432 ; reset     ; vga_adapter:VGA1|vga_controller:controller|yCounter[0] ; reset        ; VGA1|mypll|altpll_component|pll|clk[0] ; 1.000        ; 0.105      ; 2.575      ;
; -1.432 ; reset     ; vga_adapter:VGA1|vga_controller:controller|yCounter[2] ; reset        ; VGA1|mypll|altpll_component|pll|clk[0] ; 1.000        ; 0.105      ; 2.575      ;
+--------+-----------+--------------------------------------------------------+--------------+----------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'microc:microc_|registro:PC_|q[0]'                                                                                  ;
+--------+-----------+--------------------------+--------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                  ; Launch Clock ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+--------------------------+--------------+----------------------------------+--------------+------------+------------+
; -0.386 ; reset     ; e_s:e_s_|reg_e:sal3|q[2] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 5.452      ; 3.912      ;
; -0.105 ; reset     ; e_s:e_s_|reg_e:sal3|q[2] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 5.733      ; 3.912      ;
; 0.114  ; reset     ; e_s:e_s_|reg_e:sal3|q[2] ; reset        ; microc:microc_|registro:PC_|q[0] ; 1.000        ; 5.452      ; 3.912      ;
; 0.395  ; reset     ; e_s:e_s_|reg_e:sal3|q[2] ; reset        ; microc:microc_|registro:PC_|q[0] ; 1.000        ; 5.733      ; 3.912      ;
; 0.962  ; reset     ; e_s:e_s_|reg_e:sal1|q[7] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 6.262      ; 4.647      ;
; 0.965  ; reset     ; e_s:e_s_|reg_e:sal1|q[2] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 6.264      ; 4.646      ;
; 0.966  ; reset     ; e_s:e_s_|reg_e:sal1|q[1] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 6.264      ; 4.649      ;
; 0.980  ; reset     ; e_s:e_s_|reg_e:sal2|q[3] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 6.357      ; 4.840      ;
; 0.993  ; reset     ; e_s:e_s_|reg_e:sal2|q[7] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 6.358      ; 4.869      ;
; 1.001  ; reset     ; e_s:e_s_|reg_e:sal1|q[6] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 6.267      ; 4.579      ;
; 1.006  ; reset     ; e_s:e_s_|reg_e:sal3|q[5] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 5.603      ; 3.700      ;
; 1.007  ; reset     ; e_s:e_s_|reg_e:sal4|q[6] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 5.447      ; 3.674      ;
; 1.034  ; reset     ; e_s:e_s_|reg_e:sal3|q[0] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 5.626      ; 3.939      ;
; 1.065  ; reset     ; e_s:e_s_|reg_e:sal1|q[4] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 6.268      ; 4.654      ;
; 1.073  ; reset     ; e_s:e_s_|reg_e:sal2|q[4] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 6.480      ; 4.885      ;
; 1.114  ; reset     ; e_s:e_s_|reg_e:sal4|q[7] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 5.445      ; 3.794      ;
; 1.130  ; reset     ; e_s:e_s_|reg_e:sal3|q[6] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 5.606      ; 3.793      ;
; 1.133  ; reset     ; e_s:e_s_|reg_e:sal3|q[7] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 5.607      ; 3.791      ;
; 1.197  ; reset     ; e_s:e_s_|reg_e:sal3|q[1] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 5.590      ; 3.715      ;
; 1.212  ; reset     ; e_s:e_s_|reg_e:sal2|q[6] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 6.358      ; 4.838      ;
; 1.214  ; reset     ; e_s:e_s_|reg_e:sal2|q[2] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 6.358      ; 4.844      ;
; 1.229  ; reset     ; e_s:e_s_|reg_e:sal4|q[3] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 5.448      ; 3.723      ;
; 1.243  ; reset     ; e_s:e_s_|reg_e:sal1|q[7] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 6.543      ; 4.647      ;
; 1.246  ; reset     ; e_s:e_s_|reg_e:sal1|q[2] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 6.545      ; 4.646      ;
; 1.247  ; reset     ; e_s:e_s_|reg_e:sal1|q[1] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 6.545      ; 4.649      ;
; 1.254  ; reset     ; e_s:e_s_|reg_e:sal4|q[5] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 5.460      ; 3.706      ;
; 1.261  ; reset     ; e_s:e_s_|reg_e:sal2|q[3] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 6.638      ; 4.840      ;
; 1.262  ; reset     ; e_s:e_s_|reg_e:sal4|q[1] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 5.460      ; 3.702      ;
; 1.270  ; reset     ; e_s:e_s_|reg_e:sal4|q[2] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 5.479      ; 3.905      ;
; 1.274  ; reset     ; e_s:e_s_|reg_e:sal2|q[7] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 6.639      ; 4.869      ;
; 1.282  ; reset     ; e_s:e_s_|reg_e:sal1|q[6] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 6.548      ; 4.579      ;
; 1.287  ; reset     ; e_s:e_s_|reg_e:sal3|q[5] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 5.884      ; 3.700      ;
; 1.288  ; reset     ; e_s:e_s_|reg_e:sal4|q[6] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 5.728      ; 3.674      ;
; 1.299  ; reset     ; e_s:e_s_|reg_e:sal4|q[4] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 5.448      ; 3.848      ;
; 1.307  ; reset     ; e_s:e_s_|reg_e:sal1|q[0] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 6.262      ; 4.650      ;
; 1.315  ; reset     ; e_s:e_s_|reg_e:sal1|q[5] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 6.267      ; 4.651      ;
; 1.315  ; reset     ; e_s:e_s_|reg_e:sal3|q[0] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 5.907      ; 3.939      ;
; 1.338  ; reset     ; e_s:e_s_|reg_e:sal2|q[5] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 6.478      ; 4.843      ;
; 1.346  ; reset     ; e_s:e_s_|reg_e:sal1|q[4] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 6.549      ; 4.654      ;
; 1.354  ; reset     ; e_s:e_s_|reg_e:sal2|q[4] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 6.761      ; 4.885      ;
; 1.376  ; reset     ; e_s:e_s_|reg_e:sal3|q[3] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 5.626      ; 3.942      ;
; 1.381  ; reset     ; e_s:e_s_|reg_e:sal1|q[3] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 6.264      ; 4.578      ;
; 1.388  ; reset     ; e_s:e_s_|reg_e:sal3|q[4] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 5.626      ; 3.943      ;
; 1.395  ; reset     ; e_s:e_s_|reg_e:sal4|q[7] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 5.726      ; 3.794      ;
; 1.411  ; reset     ; e_s:e_s_|reg_e:sal3|q[6] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 5.887      ; 3.793      ;
; 1.414  ; reset     ; e_s:e_s_|reg_e:sal3|q[7] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 5.888      ; 3.791      ;
; 1.462  ; reset     ; e_s:e_s_|reg_e:sal1|q[7] ; reset        ; microc:microc_|registro:PC_|q[0] ; 1.000        ; 6.262      ; 4.647      ;
; 1.465  ; reset     ; e_s:e_s_|reg_e:sal1|q[2] ; reset        ; microc:microc_|registro:PC_|q[0] ; 1.000        ; 6.264      ; 4.646      ;
; 1.466  ; reset     ; e_s:e_s_|reg_e:sal1|q[1] ; reset        ; microc:microc_|registro:PC_|q[0] ; 1.000        ; 6.264      ; 4.649      ;
; 1.470  ; reset     ; e_s:e_s_|reg_e:sal2|q[1] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 6.489      ; 4.727      ;
; 1.471  ; reset     ; e_s:e_s_|reg_e:sal2|q[0] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 6.488      ; 4.725      ;
; 1.473  ; reset     ; e_s:e_s_|reg_e:sal4|q[0] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 5.449      ; 3.676      ;
; 1.478  ; reset     ; e_s:e_s_|reg_e:sal3|q[1] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 5.871      ; 3.715      ;
; 1.480  ; reset     ; e_s:e_s_|reg_e:sal2|q[3] ; reset        ; microc:microc_|registro:PC_|q[0] ; 1.000        ; 6.357      ; 4.840      ;
; 1.493  ; reset     ; e_s:e_s_|reg_e:sal2|q[6] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 6.639      ; 4.838      ;
; 1.493  ; reset     ; e_s:e_s_|reg_e:sal2|q[7] ; reset        ; microc:microc_|registro:PC_|q[0] ; 1.000        ; 6.358      ; 4.869      ;
; 1.495  ; reset     ; e_s:e_s_|reg_e:sal2|q[2] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 6.639      ; 4.844      ;
; 1.501  ; reset     ; e_s:e_s_|reg_e:sal1|q[6] ; reset        ; microc:microc_|registro:PC_|q[0] ; 1.000        ; 6.267      ; 4.579      ;
; 1.506  ; reset     ; e_s:e_s_|reg_e:sal3|q[5] ; reset        ; microc:microc_|registro:PC_|q[0] ; 1.000        ; 5.603      ; 3.700      ;
; 1.507  ; reset     ; e_s:e_s_|reg_e:sal4|q[6] ; reset        ; microc:microc_|registro:PC_|q[0] ; 1.000        ; 5.447      ; 3.674      ;
; 1.510  ; reset     ; e_s:e_s_|reg_e:sal4|q[3] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 5.729      ; 3.723      ;
; 1.534  ; reset     ; e_s:e_s_|reg_e:sal3|q[0] ; reset        ; microc:microc_|registro:PC_|q[0] ; 1.000        ; 5.626      ; 3.939      ;
; 1.535  ; reset     ; e_s:e_s_|reg_e:sal4|q[5] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 5.741      ; 3.706      ;
; 1.543  ; reset     ; e_s:e_s_|reg_e:sal4|q[1] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 5.741      ; 3.702      ;
; 1.551  ; reset     ; e_s:e_s_|reg_e:sal4|q[2] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 5.760      ; 3.905      ;
; 1.565  ; reset     ; e_s:e_s_|reg_e:sal1|q[4] ; reset        ; microc:microc_|registro:PC_|q[0] ; 1.000        ; 6.268      ; 4.654      ;
; 1.573  ; reset     ; e_s:e_s_|reg_e:sal2|q[4] ; reset        ; microc:microc_|registro:PC_|q[0] ; 1.000        ; 6.480      ; 4.885      ;
; 1.580  ; reset     ; e_s:e_s_|reg_e:sal4|q[4] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 5.729      ; 3.848      ;
; 1.588  ; reset     ; e_s:e_s_|reg_e:sal1|q[0] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 6.543      ; 4.650      ;
; 1.596  ; reset     ; e_s:e_s_|reg_e:sal1|q[5] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 6.548      ; 4.651      ;
; 1.614  ; reset     ; e_s:e_s_|reg_e:sal4|q[7] ; reset        ; microc:microc_|registro:PC_|q[0] ; 1.000        ; 5.445      ; 3.794      ;
; 1.619  ; reset     ; e_s:e_s_|reg_e:sal2|q[5] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 6.759      ; 4.843      ;
; 1.630  ; reset     ; e_s:e_s_|reg_e:sal3|q[6] ; reset        ; microc:microc_|registro:PC_|q[0] ; 1.000        ; 5.606      ; 3.793      ;
; 1.633  ; reset     ; e_s:e_s_|reg_e:sal3|q[7] ; reset        ; microc:microc_|registro:PC_|q[0] ; 1.000        ; 5.607      ; 3.791      ;
; 1.657  ; reset     ; e_s:e_s_|reg_e:sal3|q[3] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 5.907      ; 3.942      ;
; 1.662  ; reset     ; e_s:e_s_|reg_e:sal1|q[3] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 6.545      ; 4.578      ;
; 1.669  ; reset     ; e_s:e_s_|reg_e:sal3|q[4] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 5.907      ; 3.943      ;
; 1.697  ; reset     ; e_s:e_s_|reg_e:sal3|q[1] ; reset        ; microc:microc_|registro:PC_|q[0] ; 1.000        ; 5.590      ; 3.715      ;
; 1.712  ; reset     ; e_s:e_s_|reg_e:sal2|q[6] ; reset        ; microc:microc_|registro:PC_|q[0] ; 1.000        ; 6.358      ; 4.838      ;
; 1.714  ; reset     ; e_s:e_s_|reg_e:sal2|q[2] ; reset        ; microc:microc_|registro:PC_|q[0] ; 1.000        ; 6.358      ; 4.844      ;
; 1.729  ; reset     ; e_s:e_s_|reg_e:sal4|q[3] ; reset        ; microc:microc_|registro:PC_|q[0] ; 1.000        ; 5.448      ; 3.723      ;
; 1.743  ; reset     ; e_s:e_s_|reg_e:sal1|q[7] ; reset        ; microc:microc_|registro:PC_|q[0] ; 1.000        ; 6.543      ; 4.647      ;
; 1.746  ; reset     ; e_s:e_s_|reg_e:sal1|q[2] ; reset        ; microc:microc_|registro:PC_|q[0] ; 1.000        ; 6.545      ; 4.646      ;
; 1.747  ; reset     ; e_s:e_s_|reg_e:sal1|q[1] ; reset        ; microc:microc_|registro:PC_|q[0] ; 1.000        ; 6.545      ; 4.649      ;
; 1.751  ; reset     ; e_s:e_s_|reg_e:sal2|q[1] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 6.770      ; 4.727      ;
; 1.752  ; reset     ; e_s:e_s_|reg_e:sal2|q[0] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 6.769      ; 4.725      ;
; 1.754  ; reset     ; e_s:e_s_|reg_e:sal4|q[0] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 5.730      ; 3.676      ;
; 1.754  ; reset     ; e_s:e_s_|reg_e:sal4|q[5] ; reset        ; microc:microc_|registro:PC_|q[0] ; 1.000        ; 5.460      ; 3.706      ;
; 1.761  ; reset     ; e_s:e_s_|reg_e:sal2|q[3] ; reset        ; microc:microc_|registro:PC_|q[0] ; 1.000        ; 6.638      ; 4.840      ;
; 1.762  ; reset     ; e_s:e_s_|reg_e:sal4|q[1] ; reset        ; microc:microc_|registro:PC_|q[0] ; 1.000        ; 5.460      ; 3.702      ;
; 1.770  ; reset     ; e_s:e_s_|reg_e:sal4|q[2] ; reset        ; microc:microc_|registro:PC_|q[0] ; 1.000        ; 5.479      ; 3.905      ;
; 1.774  ; reset     ; e_s:e_s_|reg_e:sal2|q[7] ; reset        ; microc:microc_|registro:PC_|q[0] ; 1.000        ; 6.639      ; 4.869      ;
; 1.782  ; reset     ; e_s:e_s_|reg_e:sal1|q[6] ; reset        ; microc:microc_|registro:PC_|q[0] ; 1.000        ; 6.548      ; 4.579      ;
; 1.787  ; reset     ; e_s:e_s_|reg_e:sal3|q[5] ; reset        ; microc:microc_|registro:PC_|q[0] ; 1.000        ; 5.884      ; 3.700      ;
; 1.788  ; reset     ; e_s:e_s_|reg_e:sal4|q[6] ; reset        ; microc:microc_|registro:PC_|q[0] ; 1.000        ; 5.728      ; 3.674      ;
; 1.799  ; reset     ; e_s:e_s_|reg_e:sal4|q[4] ; reset        ; microc:microc_|registro:PC_|q[0] ; 1.000        ; 5.448      ; 3.848      ;
; 1.807  ; reset     ; e_s:e_s_|reg_e:sal1|q[0] ; reset        ; microc:microc_|registro:PC_|q[0] ; 1.000        ; 6.262      ; 4.650      ;
; 1.815  ; reset     ; e_s:e_s_|reg_e:sal1|q[5] ; reset        ; microc:microc_|registro:PC_|q[0] ; 1.000        ; 6.267      ; 4.651      ;
; 1.815  ; reset     ; e_s:e_s_|reg_e:sal3|q[0] ; reset        ; microc:microc_|registro:PC_|q[0] ; 1.000        ; 5.907      ; 3.939      ;
; 1.838  ; reset     ; e_s:e_s_|reg_e:sal2|q[5] ; reset        ; microc:microc_|registro:PC_|q[0] ; 1.000        ; 6.478      ; 4.843      ;
+--------+-----------+--------------------------+--------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'clk'                                                                                                     ;
+--------+-----------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.019 ; reset     ; microc:microc_|registro:PC_|q[3]    ; reset        ; clk         ; 0.500        ; 3.188      ; 3.745      ;
; -0.019 ; reset     ; microc:microc_|registro:PC_|q[0]    ; reset        ; clk         ; 0.500        ; 3.188      ; 3.745      ;
; 0.003  ; reset     ; microc:microc_|registro:PC_|q[2]    ; reset        ; clk         ; 0.500        ; 3.183      ; 3.718      ;
; 0.003  ; reset     ; microc:microc_|registro:PC_|q[4]    ; reset        ; clk         ; 0.500        ; 3.183      ; 3.718      ;
; 0.003  ; reset     ; microc:microc_|registro:PC_|q[1]    ; reset        ; clk         ; 0.500        ; 3.183      ; 3.718      ;
; 0.060  ; reset     ; microc:microc_|registro:PC_|q[5]    ; reset        ; clk         ; 0.500        ; 3.245      ; 3.723      ;
; 0.060  ; reset     ; microc:microc_|registro:PC_|q[6]    ; reset        ; clk         ; 0.500        ; 3.245      ; 3.723      ;
; 0.060  ; reset     ; microc:microc_|registro:PC_|q[7]    ; reset        ; clk         ; 0.500        ; 3.245      ; 3.723      ;
; 0.060  ; reset     ; microc:microc_|registro:PC_|q[8]    ; reset        ; clk         ; 0.500        ; 3.245      ; 3.723      ;
; 0.060  ; reset     ; microc:microc_|registro:PC_|q[9]    ; reset        ; clk         ; 0.500        ; 3.245      ; 3.723      ;
; 0.261  ; reset     ; microc:microc_|registro:ffzero|q[0] ; reset        ; clk         ; 0.500        ; 3.473      ; 3.750      ;
; 0.481  ; reset     ; microc:microc_|registro:PC_|q[3]    ; reset        ; clk         ; 1.000        ; 3.188      ; 3.745      ;
; 0.481  ; reset     ; microc:microc_|registro:PC_|q[0]    ; reset        ; clk         ; 1.000        ; 3.188      ; 3.745      ;
; 0.503  ; reset     ; microc:microc_|registro:PC_|q[2]    ; reset        ; clk         ; 1.000        ; 3.183      ; 3.718      ;
; 0.503  ; reset     ; microc:microc_|registro:PC_|q[4]    ; reset        ; clk         ; 1.000        ; 3.183      ; 3.718      ;
; 0.503  ; reset     ; microc:microc_|registro:PC_|q[1]    ; reset        ; clk         ; 1.000        ; 3.183      ; 3.718      ;
; 0.560  ; reset     ; microc:microc_|registro:PC_|q[5]    ; reset        ; clk         ; 1.000        ; 3.245      ; 3.723      ;
; 0.560  ; reset     ; microc:microc_|registro:PC_|q[6]    ; reset        ; clk         ; 1.000        ; 3.245      ; 3.723      ;
; 0.560  ; reset     ; microc:microc_|registro:PC_|q[7]    ; reset        ; clk         ; 1.000        ; 3.245      ; 3.723      ;
; 0.560  ; reset     ; microc:microc_|registro:PC_|q[8]    ; reset        ; clk         ; 1.000        ; 3.245      ; 3.723      ;
; 0.560  ; reset     ; microc:microc_|registro:PC_|q[9]    ; reset        ; clk         ; 1.000        ; 3.245      ; 3.723      ;
; 0.761  ; reset     ; microc:microc_|registro:ffzero|q[0] ; reset        ; clk         ; 1.000        ; 3.473      ; 3.750      ;
+--------+-----------+-------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'reset'                                                                                                      ;
+-------+-----------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; 4.350 ; reset     ; microc:microc_|retorno_reg:sub_reg|q[0] ; reset        ; reset       ; 0.500        ; 7.557      ; 3.745      ;
; 4.376 ; reset     ; microc:microc_|retorno_reg:sub_reg|q[4] ; reset        ; reset       ; 0.500        ; 7.556      ; 3.718      ;
; 4.376 ; reset     ; microc:microc_|retorno_reg:sub_reg|q[2] ; reset        ; reset       ; 0.500        ; 7.556      ; 3.718      ;
; 4.376 ; reset     ; microc:microc_|retorno_reg:sub_reg|q[3] ; reset        ; reset       ; 0.500        ; 7.556      ; 3.718      ;
; 4.376 ; reset     ; microc:microc_|retorno_reg:sub_reg|q[5] ; reset        ; reset       ; 0.500        ; 7.556      ; 3.718      ;
; 4.376 ; reset     ; microc:microc_|retorno_reg:sub_reg|q[1] ; reset        ; reset       ; 0.500        ; 7.556      ; 3.718      ;
; 4.376 ; reset     ; microc:microc_|retorno_reg:sub_reg|q[6] ; reset        ; reset       ; 0.500        ; 7.556      ; 3.718      ;
; 4.376 ; reset     ; microc:microc_|retorno_reg:sub_reg|q[7] ; reset        ; reset       ; 0.500        ; 7.556      ; 3.718      ;
; 4.376 ; reset     ; microc:microc_|retorno_reg:sub_reg|q[8] ; reset        ; reset       ; 0.500        ; 7.556      ; 3.718      ;
; 4.376 ; reset     ; microc:microc_|retorno_reg:sub_reg|q[9] ; reset        ; reset       ; 0.500        ; 7.556      ; 3.718      ;
; 4.850 ; reset     ; microc:microc_|retorno_reg:sub_reg|q[0] ; reset        ; reset       ; 1.000        ; 7.557      ; 3.745      ;
; 4.876 ; reset     ; microc:microc_|retorno_reg:sub_reg|q[4] ; reset        ; reset       ; 1.000        ; 7.556      ; 3.718      ;
; 4.876 ; reset     ; microc:microc_|retorno_reg:sub_reg|q[2] ; reset        ; reset       ; 1.000        ; 7.556      ; 3.718      ;
; 4.876 ; reset     ; microc:microc_|retorno_reg:sub_reg|q[3] ; reset        ; reset       ; 1.000        ; 7.556      ; 3.718      ;
; 4.876 ; reset     ; microc:microc_|retorno_reg:sub_reg|q[5] ; reset        ; reset       ; 1.000        ; 7.556      ; 3.718      ;
; 4.876 ; reset     ; microc:microc_|retorno_reg:sub_reg|q[1] ; reset        ; reset       ; 1.000        ; 7.556      ; 3.718      ;
; 4.876 ; reset     ; microc:microc_|retorno_reg:sub_reg|q[6] ; reset        ; reset       ; 1.000        ; 7.556      ; 3.718      ;
; 4.876 ; reset     ; microc:microc_|retorno_reg:sub_reg|q[7] ; reset        ; reset       ; 1.000        ; 7.556      ; 3.718      ;
; 4.876 ; reset     ; microc:microc_|retorno_reg:sub_reg|q[8] ; reset        ; reset       ; 1.000        ; 7.556      ; 3.718      ;
; 4.876 ; reset     ; microc:microc_|retorno_reg:sub_reg|q[9] ; reset        ; reset       ; 1.000        ; 7.556      ; 3.718      ;
+-------+-----------+-----------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'microc:microc_|registro:PC_|q[0]'                                                                                   ;
+--------+-----------+--------------------------+--------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                  ; Launch Clock ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+--------------------------+--------------+----------------------------------+--------------+------------+------------+
; -7.173 ; reset     ; e_s:e_s_|reg_e:sal2|q[0] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 11.898     ; 4.725      ;
; -7.172 ; reset     ; e_s:e_s_|reg_e:sal2|q[1] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 11.899     ; 4.727      ;
; -7.158 ; reset     ; e_s:e_s_|reg_e:sal3|q[5] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 10.858     ; 3.700      ;
; -7.130 ; reset     ; e_s:e_s_|reg_e:sal3|q[1] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 10.845     ; 3.715      ;
; -7.071 ; reset     ; e_s:e_s_|reg_e:sal3|q[7] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 10.862     ; 3.791      ;
; -7.068 ; reset     ; e_s:e_s_|reg_e:sal3|q[6] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 10.861     ; 3.793      ;
; -7.045 ; reset     ; e_s:e_s_|reg_e:sal2|q[5] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 11.888     ; 4.843      ;
; -7.017 ; reset     ; e_s:e_s_|reg_e:sal4|q[0] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 10.693     ; 3.676      ;
; -7.017 ; reset     ; e_s:e_s_|reg_e:sal4|q[6] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 10.691     ; 3.674      ;
; -7.005 ; reset     ; e_s:e_s_|reg_e:sal2|q[4] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 11.890     ; 4.885      ;
; -7.002 ; reset     ; e_s:e_s_|reg_e:sal4|q[1] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 10.704     ; 3.702      ;
; -6.998 ; reset     ; e_s:e_s_|reg_e:sal4|q[5] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 10.704     ; 3.706      ;
; -6.969 ; reset     ; e_s:e_s_|reg_e:sal4|q[3] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 10.692     ; 3.723      ;
; -6.944 ; reset     ; e_s:e_s_|reg_e:sal2|q[0] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 11.669     ; 4.725      ;
; -6.943 ; reset     ; e_s:e_s_|reg_e:sal2|q[1] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 11.670     ; 4.727      ;
; -6.942 ; reset     ; e_s:e_s_|reg_e:sal3|q[0] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 10.881     ; 3.939      ;
; -6.939 ; reset     ; e_s:e_s_|reg_e:sal3|q[3] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 10.881     ; 3.942      ;
; -6.938 ; reset     ; e_s:e_s_|reg_e:sal3|q[4] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 10.881     ; 3.943      ;
; -6.935 ; reset     ; e_s:e_s_|reg_e:sal1|q[6] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 11.514     ; 4.579      ;
; -6.933 ; reset     ; e_s:e_s_|reg_e:sal1|q[3] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 11.511     ; 4.578      ;
; -6.930 ; reset     ; e_s:e_s_|reg_e:sal2|q[6] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 11.768     ; 4.838      ;
; -6.929 ; reset     ; e_s:e_s_|reg_e:sal3|q[5] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 10.629     ; 3.700      ;
; -6.927 ; reset     ; e_s:e_s_|reg_e:sal2|q[3] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 11.767     ; 4.840      ;
; -6.924 ; reset     ; e_s:e_s_|reg_e:sal2|q[2] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 11.768     ; 4.844      ;
; -6.901 ; reset     ; e_s:e_s_|reg_e:sal3|q[1] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 10.616     ; 3.715      ;
; -6.899 ; reset     ; e_s:e_s_|reg_e:sal2|q[7] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 11.768     ; 4.869      ;
; -6.895 ; reset     ; e_s:e_s_|reg_e:sal4|q[7] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 10.689     ; 3.794      ;
; -6.865 ; reset     ; e_s:e_s_|reg_e:sal1|q[2] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 11.511     ; 4.646      ;
; -6.863 ; reset     ; e_s:e_s_|reg_e:sal1|q[5] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 11.514     ; 4.651      ;
; -6.862 ; reset     ; e_s:e_s_|reg_e:sal1|q[1] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 11.511     ; 4.649      ;
; -6.862 ; reset     ; e_s:e_s_|reg_e:sal1|q[7] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 11.509     ; 4.647      ;
; -6.861 ; reset     ; e_s:e_s_|reg_e:sal1|q[4] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 11.515     ; 4.654      ;
; -6.859 ; reset     ; e_s:e_s_|reg_e:sal1|q[0] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 11.509     ; 4.650      ;
; -6.844 ; reset     ; e_s:e_s_|reg_e:sal4|q[4] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 10.692     ; 3.848      ;
; -6.842 ; reset     ; e_s:e_s_|reg_e:sal3|q[7] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 10.633     ; 3.791      ;
; -6.839 ; reset     ; e_s:e_s_|reg_e:sal3|q[6] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 10.632     ; 3.793      ;
; -6.818 ; reset     ; e_s:e_s_|reg_e:sal4|q[2] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 10.723     ; 3.905      ;
; -6.816 ; reset     ; e_s:e_s_|reg_e:sal2|q[5] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 11.659     ; 4.843      ;
; -6.795 ; reset     ; e_s:e_s_|reg_e:sal3|q[2] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 10.707     ; 3.912      ;
; -6.788 ; reset     ; e_s:e_s_|reg_e:sal4|q[0] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 10.464     ; 3.676      ;
; -6.788 ; reset     ; e_s:e_s_|reg_e:sal4|q[6] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 10.462     ; 3.674      ;
; -6.776 ; reset     ; e_s:e_s_|reg_e:sal2|q[4] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 11.661     ; 4.885      ;
; -6.773 ; reset     ; e_s:e_s_|reg_e:sal4|q[1] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 10.475     ; 3.702      ;
; -6.769 ; reset     ; e_s:e_s_|reg_e:sal4|q[5] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 10.475     ; 3.706      ;
; -6.740 ; reset     ; e_s:e_s_|reg_e:sal4|q[3] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 10.463     ; 3.723      ;
; -6.713 ; reset     ; e_s:e_s_|reg_e:sal3|q[0] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 10.652     ; 3.939      ;
; -6.710 ; reset     ; e_s:e_s_|reg_e:sal3|q[3] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 10.652     ; 3.942      ;
; -6.709 ; reset     ; e_s:e_s_|reg_e:sal3|q[4] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 10.652     ; 3.943      ;
; -6.706 ; reset     ; e_s:e_s_|reg_e:sal1|q[6] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 11.285     ; 4.579      ;
; -6.704 ; reset     ; e_s:e_s_|reg_e:sal1|q[3] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 11.282     ; 4.578      ;
; -6.701 ; reset     ; e_s:e_s_|reg_e:sal2|q[6] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 11.539     ; 4.838      ;
; -6.698 ; reset     ; e_s:e_s_|reg_e:sal2|q[3] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 11.538     ; 4.840      ;
; -6.695 ; reset     ; e_s:e_s_|reg_e:sal2|q[2] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 11.539     ; 4.844      ;
; -6.673 ; reset     ; e_s:e_s_|reg_e:sal2|q[0] ; reset        ; microc:microc_|registro:PC_|q[0] ; -0.500       ; 11.898     ; 4.725      ;
; -6.672 ; reset     ; e_s:e_s_|reg_e:sal2|q[1] ; reset        ; microc:microc_|registro:PC_|q[0] ; -0.500       ; 11.899     ; 4.727      ;
; -6.670 ; reset     ; e_s:e_s_|reg_e:sal2|q[7] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 11.539     ; 4.869      ;
; -6.666 ; reset     ; e_s:e_s_|reg_e:sal4|q[7] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 10.460     ; 3.794      ;
; -6.658 ; reset     ; e_s:e_s_|reg_e:sal3|q[5] ; reset        ; microc:microc_|registro:PC_|q[0] ; -0.500       ; 10.858     ; 3.700      ;
; -6.636 ; reset     ; e_s:e_s_|reg_e:sal1|q[2] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 11.282     ; 4.646      ;
; -6.634 ; reset     ; e_s:e_s_|reg_e:sal1|q[5] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 11.285     ; 4.651      ;
; -6.633 ; reset     ; e_s:e_s_|reg_e:sal1|q[1] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 11.282     ; 4.649      ;
; -6.633 ; reset     ; e_s:e_s_|reg_e:sal1|q[7] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 11.280     ; 4.647      ;
; -6.632 ; reset     ; e_s:e_s_|reg_e:sal1|q[4] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 11.286     ; 4.654      ;
; -6.630 ; reset     ; e_s:e_s_|reg_e:sal1|q[0] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 11.280     ; 4.650      ;
; -6.630 ; reset     ; e_s:e_s_|reg_e:sal3|q[1] ; reset        ; microc:microc_|registro:PC_|q[0] ; -0.500       ; 10.845     ; 3.715      ;
; -6.615 ; reset     ; e_s:e_s_|reg_e:sal4|q[4] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 10.463     ; 3.848      ;
; -6.589 ; reset     ; e_s:e_s_|reg_e:sal4|q[2] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 10.494     ; 3.905      ;
; -6.571 ; reset     ; e_s:e_s_|reg_e:sal3|q[7] ; reset        ; microc:microc_|registro:PC_|q[0] ; -0.500       ; 10.862     ; 3.791      ;
; -6.568 ; reset     ; e_s:e_s_|reg_e:sal3|q[6] ; reset        ; microc:microc_|registro:PC_|q[0] ; -0.500       ; 10.861     ; 3.793      ;
; -6.566 ; reset     ; e_s:e_s_|reg_e:sal3|q[2] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 10.478     ; 3.912      ;
; -6.545 ; reset     ; e_s:e_s_|reg_e:sal2|q[5] ; reset        ; microc:microc_|registro:PC_|q[0] ; -0.500       ; 11.888     ; 4.843      ;
; -6.517 ; reset     ; e_s:e_s_|reg_e:sal4|q[0] ; reset        ; microc:microc_|registro:PC_|q[0] ; -0.500       ; 10.693     ; 3.676      ;
; -6.517 ; reset     ; e_s:e_s_|reg_e:sal4|q[6] ; reset        ; microc:microc_|registro:PC_|q[0] ; -0.500       ; 10.691     ; 3.674      ;
; -6.505 ; reset     ; e_s:e_s_|reg_e:sal2|q[4] ; reset        ; microc:microc_|registro:PC_|q[0] ; -0.500       ; 11.890     ; 4.885      ;
; -6.502 ; reset     ; e_s:e_s_|reg_e:sal4|q[1] ; reset        ; microc:microc_|registro:PC_|q[0] ; -0.500       ; 10.704     ; 3.702      ;
; -6.498 ; reset     ; e_s:e_s_|reg_e:sal4|q[5] ; reset        ; microc:microc_|registro:PC_|q[0] ; -0.500       ; 10.704     ; 3.706      ;
; -6.469 ; reset     ; e_s:e_s_|reg_e:sal4|q[3] ; reset        ; microc:microc_|registro:PC_|q[0] ; -0.500       ; 10.692     ; 3.723      ;
; -6.444 ; reset     ; e_s:e_s_|reg_e:sal2|q[0] ; reset        ; microc:microc_|registro:PC_|q[0] ; -0.500       ; 11.669     ; 4.725      ;
; -6.443 ; reset     ; e_s:e_s_|reg_e:sal2|q[1] ; reset        ; microc:microc_|registro:PC_|q[0] ; -0.500       ; 11.670     ; 4.727      ;
; -6.442 ; reset     ; e_s:e_s_|reg_e:sal3|q[0] ; reset        ; microc:microc_|registro:PC_|q[0] ; -0.500       ; 10.881     ; 3.939      ;
; -6.439 ; reset     ; e_s:e_s_|reg_e:sal3|q[3] ; reset        ; microc:microc_|registro:PC_|q[0] ; -0.500       ; 10.881     ; 3.942      ;
; -6.438 ; reset     ; e_s:e_s_|reg_e:sal3|q[4] ; reset        ; microc:microc_|registro:PC_|q[0] ; -0.500       ; 10.881     ; 3.943      ;
; -6.435 ; reset     ; e_s:e_s_|reg_e:sal1|q[6] ; reset        ; microc:microc_|registro:PC_|q[0] ; -0.500       ; 11.514     ; 4.579      ;
; -6.433 ; reset     ; e_s:e_s_|reg_e:sal1|q[3] ; reset        ; microc:microc_|registro:PC_|q[0] ; -0.500       ; 11.511     ; 4.578      ;
; -6.430 ; reset     ; e_s:e_s_|reg_e:sal2|q[6] ; reset        ; microc:microc_|registro:PC_|q[0] ; -0.500       ; 11.768     ; 4.838      ;
; -6.429 ; reset     ; e_s:e_s_|reg_e:sal3|q[5] ; reset        ; microc:microc_|registro:PC_|q[0] ; -0.500       ; 10.629     ; 3.700      ;
; -6.427 ; reset     ; e_s:e_s_|reg_e:sal2|q[3] ; reset        ; microc:microc_|registro:PC_|q[0] ; -0.500       ; 11.767     ; 4.840      ;
; -6.424 ; reset     ; e_s:e_s_|reg_e:sal2|q[2] ; reset        ; microc:microc_|registro:PC_|q[0] ; -0.500       ; 11.768     ; 4.844      ;
; -6.401 ; reset     ; e_s:e_s_|reg_e:sal3|q[1] ; reset        ; microc:microc_|registro:PC_|q[0] ; -0.500       ; 10.616     ; 3.715      ;
; -6.399 ; reset     ; e_s:e_s_|reg_e:sal2|q[7] ; reset        ; microc:microc_|registro:PC_|q[0] ; -0.500       ; 11.768     ; 4.869      ;
; -6.395 ; reset     ; e_s:e_s_|reg_e:sal4|q[7] ; reset        ; microc:microc_|registro:PC_|q[0] ; -0.500       ; 10.689     ; 3.794      ;
; -6.365 ; reset     ; e_s:e_s_|reg_e:sal1|q[2] ; reset        ; microc:microc_|registro:PC_|q[0] ; -0.500       ; 11.511     ; 4.646      ;
; -6.363 ; reset     ; e_s:e_s_|reg_e:sal1|q[5] ; reset        ; microc:microc_|registro:PC_|q[0] ; -0.500       ; 11.514     ; 4.651      ;
; -6.362 ; reset     ; e_s:e_s_|reg_e:sal1|q[1] ; reset        ; microc:microc_|registro:PC_|q[0] ; -0.500       ; 11.511     ; 4.649      ;
; -6.362 ; reset     ; e_s:e_s_|reg_e:sal1|q[7] ; reset        ; microc:microc_|registro:PC_|q[0] ; -0.500       ; 11.509     ; 4.647      ;
; -6.361 ; reset     ; e_s:e_s_|reg_e:sal1|q[4] ; reset        ; microc:microc_|registro:PC_|q[0] ; -0.500       ; 11.515     ; 4.654      ;
; -6.359 ; reset     ; e_s:e_s_|reg_e:sal1|q[0] ; reset        ; microc:microc_|registro:PC_|q[0] ; -0.500       ; 11.509     ; 4.650      ;
; -6.344 ; reset     ; e_s:e_s_|reg_e:sal4|q[4] ; reset        ; microc:microc_|registro:PC_|q[0] ; -0.500       ; 10.692     ; 3.848      ;
; -6.342 ; reset     ; e_s:e_s_|reg_e:sal3|q[7] ; reset        ; microc:microc_|registro:PC_|q[0] ; -0.500       ; 10.633     ; 3.791      ;
; -6.339 ; reset     ; e_s:e_s_|reg_e:sal3|q[6] ; reset        ; microc:microc_|registro:PC_|q[0] ; -0.500       ; 10.632     ; 3.793      ;
+--------+-----------+--------------------------+--------------+----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'reset'                                                                                                        ;
+--------+-----------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.124 ; reset     ; microc:microc_|retorno_reg:sub_reg|q[4] ; reset        ; reset       ; 0.000        ; 7.556      ; 3.718      ;
; -4.124 ; reset     ; microc:microc_|retorno_reg:sub_reg|q[2] ; reset        ; reset       ; 0.000        ; 7.556      ; 3.718      ;
; -4.124 ; reset     ; microc:microc_|retorno_reg:sub_reg|q[3] ; reset        ; reset       ; 0.000        ; 7.556      ; 3.718      ;
; -4.124 ; reset     ; microc:microc_|retorno_reg:sub_reg|q[5] ; reset        ; reset       ; 0.000        ; 7.556      ; 3.718      ;
; -4.124 ; reset     ; microc:microc_|retorno_reg:sub_reg|q[1] ; reset        ; reset       ; 0.000        ; 7.556      ; 3.718      ;
; -4.124 ; reset     ; microc:microc_|retorno_reg:sub_reg|q[6] ; reset        ; reset       ; 0.000        ; 7.556      ; 3.718      ;
; -4.124 ; reset     ; microc:microc_|retorno_reg:sub_reg|q[7] ; reset        ; reset       ; 0.000        ; 7.556      ; 3.718      ;
; -4.124 ; reset     ; microc:microc_|retorno_reg:sub_reg|q[8] ; reset        ; reset       ; 0.000        ; 7.556      ; 3.718      ;
; -4.124 ; reset     ; microc:microc_|retorno_reg:sub_reg|q[9] ; reset        ; reset       ; 0.000        ; 7.556      ; 3.718      ;
; -4.098 ; reset     ; microc:microc_|retorno_reg:sub_reg|q[0] ; reset        ; reset       ; 0.000        ; 7.557      ; 3.745      ;
; -3.624 ; reset     ; microc:microc_|retorno_reg:sub_reg|q[4] ; reset        ; reset       ; -0.500       ; 7.556      ; 3.718      ;
; -3.624 ; reset     ; microc:microc_|retorno_reg:sub_reg|q[2] ; reset        ; reset       ; -0.500       ; 7.556      ; 3.718      ;
; -3.624 ; reset     ; microc:microc_|retorno_reg:sub_reg|q[3] ; reset        ; reset       ; -0.500       ; 7.556      ; 3.718      ;
; -3.624 ; reset     ; microc:microc_|retorno_reg:sub_reg|q[5] ; reset        ; reset       ; -0.500       ; 7.556      ; 3.718      ;
; -3.624 ; reset     ; microc:microc_|retorno_reg:sub_reg|q[1] ; reset        ; reset       ; -0.500       ; 7.556      ; 3.718      ;
; -3.624 ; reset     ; microc:microc_|retorno_reg:sub_reg|q[6] ; reset        ; reset       ; -0.500       ; 7.556      ; 3.718      ;
; -3.624 ; reset     ; microc:microc_|retorno_reg:sub_reg|q[7] ; reset        ; reset       ; -0.500       ; 7.556      ; 3.718      ;
; -3.624 ; reset     ; microc:microc_|retorno_reg:sub_reg|q[8] ; reset        ; reset       ; -0.500       ; 7.556      ; 3.718      ;
; -3.624 ; reset     ; microc:microc_|retorno_reg:sub_reg|q[9] ; reset        ; reset       ; -0.500       ; 7.556      ; 3.718      ;
; -3.598 ; reset     ; microc:microc_|retorno_reg:sub_reg|q[0] ; reset        ; reset       ; -0.500       ; 7.557      ; 3.745      ;
+--------+-----------+-----------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'clk'                                                                                                      ;
+--------+-----------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.009 ; reset     ; microc:microc_|registro:ffzero|q[0] ; reset        ; clk         ; 0.000        ; 3.473      ; 3.750      ;
; 0.192  ; reset     ; microc:microc_|registro:PC_|q[5]    ; reset        ; clk         ; 0.000        ; 3.245      ; 3.723      ;
; 0.192  ; reset     ; microc:microc_|registro:PC_|q[6]    ; reset        ; clk         ; 0.000        ; 3.245      ; 3.723      ;
; 0.192  ; reset     ; microc:microc_|registro:PC_|q[7]    ; reset        ; clk         ; 0.000        ; 3.245      ; 3.723      ;
; 0.192  ; reset     ; microc:microc_|registro:PC_|q[8]    ; reset        ; clk         ; 0.000        ; 3.245      ; 3.723      ;
; 0.192  ; reset     ; microc:microc_|registro:PC_|q[9]    ; reset        ; clk         ; 0.000        ; 3.245      ; 3.723      ;
; 0.249  ; reset     ; microc:microc_|registro:PC_|q[2]    ; reset        ; clk         ; 0.000        ; 3.183      ; 3.718      ;
; 0.249  ; reset     ; microc:microc_|registro:PC_|q[4]    ; reset        ; clk         ; 0.000        ; 3.183      ; 3.718      ;
; 0.249  ; reset     ; microc:microc_|registro:PC_|q[1]    ; reset        ; clk         ; 0.000        ; 3.183      ; 3.718      ;
; 0.271  ; reset     ; microc:microc_|registro:PC_|q[3]    ; reset        ; clk         ; 0.000        ; 3.188      ; 3.745      ;
; 0.271  ; reset     ; microc:microc_|registro:PC_|q[0]    ; reset        ; clk         ; 0.000        ; 3.188      ; 3.745      ;
; 0.491  ; reset     ; microc:microc_|registro:ffzero|q[0] ; reset        ; clk         ; -0.500       ; 3.473      ; 3.750      ;
; 0.692  ; reset     ; microc:microc_|registro:PC_|q[5]    ; reset        ; clk         ; -0.500       ; 3.245      ; 3.723      ;
; 0.692  ; reset     ; microc:microc_|registro:PC_|q[6]    ; reset        ; clk         ; -0.500       ; 3.245      ; 3.723      ;
; 0.692  ; reset     ; microc:microc_|registro:PC_|q[7]    ; reset        ; clk         ; -0.500       ; 3.245      ; 3.723      ;
; 0.692  ; reset     ; microc:microc_|registro:PC_|q[8]    ; reset        ; clk         ; -0.500       ; 3.245      ; 3.723      ;
; 0.692  ; reset     ; microc:microc_|registro:PC_|q[9]    ; reset        ; clk         ; -0.500       ; 3.245      ; 3.723      ;
; 0.749  ; reset     ; microc:microc_|registro:PC_|q[2]    ; reset        ; clk         ; -0.500       ; 3.183      ; 3.718      ;
; 0.749  ; reset     ; microc:microc_|registro:PC_|q[4]    ; reset        ; clk         ; -0.500       ; 3.183      ; 3.718      ;
; 0.749  ; reset     ; microc:microc_|registro:PC_|q[1]    ; reset        ; clk         ; -0.500       ; 3.183      ; 3.718      ;
; 0.771  ; reset     ; microc:microc_|registro:PC_|q[3]    ; reset        ; clk         ; -0.500       ; 3.188      ; 3.745      ;
; 0.771  ; reset     ; microc:microc_|registro:PC_|q[0]    ; reset        ; clk         ; -0.500       ; 3.188      ; 3.745      ;
+--------+-----------+-------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'VGA1|mypll|altpll_component|pll|clk[0]'                                                                                                                ;
+-------+-----------+--------------------------------------------------------+--------------+----------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                ; Launch Clock ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+--------------------------------------------------------+--------------+----------------------------------------+--------------+------------+------------+
; 2.184 ; reset     ; vga_adapter:VGA1|vga_controller:controller|xCounter[0] ; reset        ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.105      ; 2.575      ;
; 2.184 ; reset     ; vga_adapter:VGA1|vga_controller:controller|xCounter[1] ; reset        ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.105      ; 2.575      ;
; 2.184 ; reset     ; vga_adapter:VGA1|vga_controller:controller|xCounter[5] ; reset        ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.105      ; 2.575      ;
; 2.184 ; reset     ; vga_adapter:VGA1|vga_controller:controller|xCounter[8] ; reset        ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.105      ; 2.575      ;
; 2.184 ; reset     ; vga_adapter:VGA1|vga_controller:controller|xCounter[9] ; reset        ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.105      ; 2.575      ;
; 2.184 ; reset     ; vga_adapter:VGA1|vga_controller:controller|yCounter[3] ; reset        ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.105      ; 2.575      ;
; 2.184 ; reset     ; vga_adapter:VGA1|vga_controller:controller|yCounter[4] ; reset        ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.105      ; 2.575      ;
; 2.184 ; reset     ; vga_adapter:VGA1|vga_controller:controller|yCounter[5] ; reset        ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.105      ; 2.575      ;
; 2.184 ; reset     ; vga_adapter:VGA1|vga_controller:controller|yCounter[6] ; reset        ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.105      ; 2.575      ;
; 2.184 ; reset     ; vga_adapter:VGA1|vga_controller:controller|yCounter[7] ; reset        ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.105      ; 2.575      ;
; 2.184 ; reset     ; vga_adapter:VGA1|vga_controller:controller|yCounter[8] ; reset        ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.105      ; 2.575      ;
; 2.184 ; reset     ; vga_adapter:VGA1|vga_controller:controller|yCounter[9] ; reset        ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.105      ; 2.575      ;
; 2.184 ; reset     ; vga_adapter:VGA1|vga_controller:controller|yCounter[1] ; reset        ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.105      ; 2.575      ;
; 2.184 ; reset     ; vga_adapter:VGA1|vga_controller:controller|yCounter[0] ; reset        ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.105      ; 2.575      ;
; 2.184 ; reset     ; vga_adapter:VGA1|vga_controller:controller|yCounter[2] ; reset        ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.105      ; 2.575      ;
; 2.448 ; reset     ; vga_adapter:VGA1|vga_controller:controller|xCounter[2] ; reset        ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.104      ; 2.838      ;
; 2.448 ; reset     ; vga_adapter:VGA1|vga_controller:controller|xCounter[3] ; reset        ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.104      ; 2.838      ;
; 2.448 ; reset     ; vga_adapter:VGA1|vga_controller:controller|xCounter[4] ; reset        ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.104      ; 2.838      ;
; 2.448 ; reset     ; vga_adapter:VGA1|vga_controller:controller|xCounter[6] ; reset        ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.104      ; 2.838      ;
; 2.448 ; reset     ; vga_adapter:VGA1|vga_controller:controller|xCounter[7] ; reset        ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.104      ; 2.838      ;
; 2.684 ; reset     ; vga_adapter:VGA1|vga_controller:controller|xCounter[0] ; reset        ; VGA1|mypll|altpll_component|pll|clk[0] ; -0.500       ; 0.105      ; 2.575      ;
; 2.684 ; reset     ; vga_adapter:VGA1|vga_controller:controller|xCounter[1] ; reset        ; VGA1|mypll|altpll_component|pll|clk[0] ; -0.500       ; 0.105      ; 2.575      ;
; 2.684 ; reset     ; vga_adapter:VGA1|vga_controller:controller|xCounter[5] ; reset        ; VGA1|mypll|altpll_component|pll|clk[0] ; -0.500       ; 0.105      ; 2.575      ;
; 2.684 ; reset     ; vga_adapter:VGA1|vga_controller:controller|xCounter[8] ; reset        ; VGA1|mypll|altpll_component|pll|clk[0] ; -0.500       ; 0.105      ; 2.575      ;
; 2.684 ; reset     ; vga_adapter:VGA1|vga_controller:controller|xCounter[9] ; reset        ; VGA1|mypll|altpll_component|pll|clk[0] ; -0.500       ; 0.105      ; 2.575      ;
; 2.684 ; reset     ; vga_adapter:VGA1|vga_controller:controller|yCounter[3] ; reset        ; VGA1|mypll|altpll_component|pll|clk[0] ; -0.500       ; 0.105      ; 2.575      ;
; 2.684 ; reset     ; vga_adapter:VGA1|vga_controller:controller|yCounter[4] ; reset        ; VGA1|mypll|altpll_component|pll|clk[0] ; -0.500       ; 0.105      ; 2.575      ;
; 2.684 ; reset     ; vga_adapter:VGA1|vga_controller:controller|yCounter[5] ; reset        ; VGA1|mypll|altpll_component|pll|clk[0] ; -0.500       ; 0.105      ; 2.575      ;
; 2.684 ; reset     ; vga_adapter:VGA1|vga_controller:controller|yCounter[6] ; reset        ; VGA1|mypll|altpll_component|pll|clk[0] ; -0.500       ; 0.105      ; 2.575      ;
; 2.684 ; reset     ; vga_adapter:VGA1|vga_controller:controller|yCounter[7] ; reset        ; VGA1|mypll|altpll_component|pll|clk[0] ; -0.500       ; 0.105      ; 2.575      ;
; 2.684 ; reset     ; vga_adapter:VGA1|vga_controller:controller|yCounter[8] ; reset        ; VGA1|mypll|altpll_component|pll|clk[0] ; -0.500       ; 0.105      ; 2.575      ;
; 2.684 ; reset     ; vga_adapter:VGA1|vga_controller:controller|yCounter[9] ; reset        ; VGA1|mypll|altpll_component|pll|clk[0] ; -0.500       ; 0.105      ; 2.575      ;
; 2.684 ; reset     ; vga_adapter:VGA1|vga_controller:controller|yCounter[1] ; reset        ; VGA1|mypll|altpll_component|pll|clk[0] ; -0.500       ; 0.105      ; 2.575      ;
; 2.684 ; reset     ; vga_adapter:VGA1|vga_controller:controller|yCounter[0] ; reset        ; VGA1|mypll|altpll_component|pll|clk[0] ; -0.500       ; 0.105      ; 2.575      ;
; 2.684 ; reset     ; vga_adapter:VGA1|vga_controller:controller|yCounter[2] ; reset        ; VGA1|mypll|altpll_component|pll|clk[0] ; -0.500       ; 0.105      ; 2.575      ;
; 2.948 ; reset     ; vga_adapter:VGA1|vga_controller:controller|xCounter[2] ; reset        ; VGA1|mypll|altpll_component|pll|clk[0] ; -0.500       ; 0.104      ; 2.838      ;
; 2.948 ; reset     ; vga_adapter:VGA1|vga_controller:controller|xCounter[3] ; reset        ; VGA1|mypll|altpll_component|pll|clk[0] ; -0.500       ; 0.104      ; 2.838      ;
; 2.948 ; reset     ; vga_adapter:VGA1|vga_controller:controller|xCounter[4] ; reset        ; VGA1|mypll|altpll_component|pll|clk[0] ; -0.500       ; 0.104      ; 2.838      ;
; 2.948 ; reset     ; vga_adapter:VGA1|vga_controller:controller|xCounter[6] ; reset        ; VGA1|mypll|altpll_component|pll|clk[0] ; -0.500       ; 0.104      ; 2.838      ;
; 2.948 ; reset     ; vga_adapter:VGA1|vga_controller:controller|xCounter[7] ; reset        ; VGA1|mypll|altpll_component|pll|clk[0] ; -0.500       ; 0.104      ; 2.838      ;
+-------+-----------+--------------------------------------------------------+--------------+----------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'microc:microc_|registro:PC_|q[0]'                                                                     ;
+--------+--------------+----------------+------------------+----------------------------------+------------+----------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                     ;
+--------+--------------+----------------+------------------+----------------------------------+------------+----------------------------+
; -4.910 ; -4.910       ; 0.000          ; High Pulse Width ; microc:microc_|registro:PC_|q[0] ; Fall       ; e_s:e_s_|reg_e:sal2|q[0]   ;
; -4.910 ; -4.910       ; 0.000          ; Low Pulse Width  ; microc:microc_|registro:PC_|q[0] ; Fall       ; e_s:e_s_|reg_e:sal2|q[0]   ;
; -4.910 ; -4.910       ; 0.000          ; High Pulse Width ; microc:microc_|registro:PC_|q[0] ; Fall       ; e_s:e_s_|reg_e:sal2|q[1]   ;
; -4.910 ; -4.910       ; 0.000          ; Low Pulse Width  ; microc:microc_|registro:PC_|q[0] ; Fall       ; e_s:e_s_|reg_e:sal2|q[1]   ;
; -4.910 ; -4.910       ; 0.000          ; High Pulse Width ; microc:microc_|registro:PC_|q[0] ; Fall       ; e_s:e_s_|reg_e:sal2|q[2]   ;
; -4.910 ; -4.910       ; 0.000          ; Low Pulse Width  ; microc:microc_|registro:PC_|q[0] ; Fall       ; e_s:e_s_|reg_e:sal2|q[2]   ;
; -4.910 ; -4.910       ; 0.000          ; High Pulse Width ; microc:microc_|registro:PC_|q[0] ; Fall       ; e_s:e_s_|reg_e:sal2|q[3]   ;
; -4.910 ; -4.910       ; 0.000          ; Low Pulse Width  ; microc:microc_|registro:PC_|q[0] ; Fall       ; e_s:e_s_|reg_e:sal2|q[3]   ;
; -4.910 ; -4.910       ; 0.000          ; High Pulse Width ; microc:microc_|registro:PC_|q[0] ; Fall       ; e_s:e_s_|reg_e:sal2|q[4]   ;
; -4.910 ; -4.910       ; 0.000          ; Low Pulse Width  ; microc:microc_|registro:PC_|q[0] ; Fall       ; e_s:e_s_|reg_e:sal2|q[4]   ;
; -4.910 ; -4.910       ; 0.000          ; High Pulse Width ; microc:microc_|registro:PC_|q[0] ; Fall       ; e_s:e_s_|reg_e:sal2|q[5]   ;
; -4.910 ; -4.910       ; 0.000          ; Low Pulse Width  ; microc:microc_|registro:PC_|q[0] ; Fall       ; e_s:e_s_|reg_e:sal2|q[5]   ;
; -4.910 ; -4.910       ; 0.000          ; High Pulse Width ; microc:microc_|registro:PC_|q[0] ; Fall       ; e_s:e_s_|reg_e:sal2|q[6]   ;
; -4.910 ; -4.910       ; 0.000          ; Low Pulse Width  ; microc:microc_|registro:PC_|q[0] ; Fall       ; e_s:e_s_|reg_e:sal2|q[6]   ;
; -4.910 ; -4.910       ; 0.000          ; High Pulse Width ; microc:microc_|registro:PC_|q[0] ; Fall       ; e_s:e_s_|reg_e:sal2|q[7]   ;
; -4.910 ; -4.910       ; 0.000          ; Low Pulse Width  ; microc:microc_|registro:PC_|q[0] ; Fall       ; e_s:e_s_|reg_e:sal2|q[7]   ;
; -4.910 ; -4.910       ; 0.000          ; High Pulse Width ; microc:microc_|registro:PC_|q[0] ; Rise       ; e_s_|sal2|q[0]|datac       ;
; -4.910 ; -4.910       ; 0.000          ; Low Pulse Width  ; microc:microc_|registro:PC_|q[0] ; Rise       ; e_s_|sal2|q[0]|datac       ;
; -4.910 ; -4.910       ; 0.000          ; High Pulse Width ; microc:microc_|registro:PC_|q[0] ; Rise       ; e_s_|sal2|q[1]|datac       ;
; -4.910 ; -4.910       ; 0.000          ; Low Pulse Width  ; microc:microc_|registro:PC_|q[0] ; Rise       ; e_s_|sal2|q[1]|datac       ;
; -4.910 ; -4.910       ; 0.000          ; High Pulse Width ; microc:microc_|registro:PC_|q[0] ; Rise       ; e_s_|sal2|q[2]|datad       ;
; -4.910 ; -4.910       ; 0.000          ; Low Pulse Width  ; microc:microc_|registro:PC_|q[0] ; Rise       ; e_s_|sal2|q[2]|datad       ;
; -4.910 ; -4.910       ; 0.000          ; High Pulse Width ; microc:microc_|registro:PC_|q[0] ; Rise       ; e_s_|sal2|q[3]|datad       ;
; -4.910 ; -4.910       ; 0.000          ; Low Pulse Width  ; microc:microc_|registro:PC_|q[0] ; Rise       ; e_s_|sal2|q[3]|datad       ;
; -4.910 ; -4.910       ; 0.000          ; High Pulse Width ; microc:microc_|registro:PC_|q[0] ; Rise       ; e_s_|sal2|q[4]|datac       ;
; -4.910 ; -4.910       ; 0.000          ; Low Pulse Width  ; microc:microc_|registro:PC_|q[0] ; Rise       ; e_s_|sal2|q[4]|datac       ;
; -4.910 ; -4.910       ; 0.000          ; High Pulse Width ; microc:microc_|registro:PC_|q[0] ; Rise       ; e_s_|sal2|q[5]|datac       ;
; -4.910 ; -4.910       ; 0.000          ; Low Pulse Width  ; microc:microc_|registro:PC_|q[0] ; Rise       ; e_s_|sal2|q[5]|datac       ;
; -4.910 ; -4.910       ; 0.000          ; High Pulse Width ; microc:microc_|registro:PC_|q[0] ; Rise       ; e_s_|sal2|q[6]|datad       ;
; -4.910 ; -4.910       ; 0.000          ; Low Pulse Width  ; microc:microc_|registro:PC_|q[0] ; Rise       ; e_s_|sal2|q[6]|datad       ;
; -4.910 ; -4.910       ; 0.000          ; High Pulse Width ; microc:microc_|registro:PC_|q[0] ; Rise       ; e_s_|sal2|q[7]|datad       ;
; -4.910 ; -4.910       ; 0.000          ; Low Pulse Width  ; microc:microc_|registro:PC_|q[0] ; Rise       ; e_s_|sal2|q[7]|datad       ;
; -4.910 ; -4.910       ; 0.000          ; High Pulse Width ; microc:microc_|registro:PC_|q[0] ; Rise       ; uc_|rwe3~0clkctrl|inclk[0] ;
; -4.910 ; -4.910       ; 0.000          ; Low Pulse Width  ; microc:microc_|registro:PC_|q[0] ; Rise       ; uc_|rwe3~0clkctrl|inclk[0] ;
; -4.910 ; -4.910       ; 0.000          ; High Pulse Width ; microc:microc_|registro:PC_|q[0] ; Rise       ; uc_|rwe3~0clkctrl|outclk   ;
; -4.910 ; -4.910       ; 0.000          ; Low Pulse Width  ; microc:microc_|registro:PC_|q[0] ; Rise       ; uc_|rwe3~0clkctrl|outclk   ;
; -4.910 ; -4.910       ; 0.000          ; High Pulse Width ; microc:microc_|registro:PC_|q[0] ; Rise       ; uc_|rwe3~0|combout         ;
; -4.910 ; -4.910       ; 0.000          ; Low Pulse Width  ; microc:microc_|registro:PC_|q[0] ; Rise       ; uc_|rwe3~0|combout         ;
; -4.744 ; -4.744       ; 0.000          ; High Pulse Width ; microc:microc_|registro:PC_|q[0] ; Fall       ; e_s:e_s_|reg_e:sal4|q[0]   ;
; -4.744 ; -4.744       ; 0.000          ; Low Pulse Width  ; microc:microc_|registro:PC_|q[0] ; Fall       ; e_s:e_s_|reg_e:sal4|q[0]   ;
; -4.744 ; -4.744       ; 0.000          ; High Pulse Width ; microc:microc_|registro:PC_|q[0] ; Fall       ; e_s:e_s_|reg_e:sal4|q[1]   ;
; -4.744 ; -4.744       ; 0.000          ; Low Pulse Width  ; microc:microc_|registro:PC_|q[0] ; Fall       ; e_s:e_s_|reg_e:sal4|q[1]   ;
; -4.744 ; -4.744       ; 0.000          ; High Pulse Width ; microc:microc_|registro:PC_|q[0] ; Fall       ; e_s:e_s_|reg_e:sal4|q[2]   ;
; -4.744 ; -4.744       ; 0.000          ; Low Pulse Width  ; microc:microc_|registro:PC_|q[0] ; Fall       ; e_s:e_s_|reg_e:sal4|q[2]   ;
; -4.744 ; -4.744       ; 0.000          ; High Pulse Width ; microc:microc_|registro:PC_|q[0] ; Fall       ; e_s:e_s_|reg_e:sal4|q[3]   ;
; -4.744 ; -4.744       ; 0.000          ; Low Pulse Width  ; microc:microc_|registro:PC_|q[0] ; Fall       ; e_s:e_s_|reg_e:sal4|q[3]   ;
; -4.744 ; -4.744       ; 0.000          ; High Pulse Width ; microc:microc_|registro:PC_|q[0] ; Fall       ; e_s:e_s_|reg_e:sal4|q[4]   ;
; -4.744 ; -4.744       ; 0.000          ; Low Pulse Width  ; microc:microc_|registro:PC_|q[0] ; Fall       ; e_s:e_s_|reg_e:sal4|q[4]   ;
; -4.744 ; -4.744       ; 0.000          ; High Pulse Width ; microc:microc_|registro:PC_|q[0] ; Fall       ; e_s:e_s_|reg_e:sal4|q[5]   ;
; -4.744 ; -4.744       ; 0.000          ; Low Pulse Width  ; microc:microc_|registro:PC_|q[0] ; Fall       ; e_s:e_s_|reg_e:sal4|q[5]   ;
; -4.744 ; -4.744       ; 0.000          ; High Pulse Width ; microc:microc_|registro:PC_|q[0] ; Fall       ; e_s:e_s_|reg_e:sal4|q[6]   ;
; -4.744 ; -4.744       ; 0.000          ; Low Pulse Width  ; microc:microc_|registro:PC_|q[0] ; Fall       ; e_s:e_s_|reg_e:sal4|q[6]   ;
; -4.744 ; -4.744       ; 0.000          ; High Pulse Width ; microc:microc_|registro:PC_|q[0] ; Fall       ; e_s:e_s_|reg_e:sal4|q[7]   ;
; -4.744 ; -4.744       ; 0.000          ; Low Pulse Width  ; microc:microc_|registro:PC_|q[0] ; Fall       ; e_s:e_s_|reg_e:sal4|q[7]   ;
; -4.744 ; -4.744       ; 0.000          ; High Pulse Width ; microc:microc_|registro:PC_|q[0] ; Rise       ; e_s_|sal4|q[0]|datad       ;
; -4.744 ; -4.744       ; 0.000          ; Low Pulse Width  ; microc:microc_|registro:PC_|q[0] ; Rise       ; e_s_|sal4|q[0]|datad       ;
; -4.744 ; -4.744       ; 0.000          ; High Pulse Width ; microc:microc_|registro:PC_|q[0] ; Rise       ; e_s_|sal4|q[1]|datad       ;
; -4.744 ; -4.744       ; 0.000          ; Low Pulse Width  ; microc:microc_|registro:PC_|q[0] ; Rise       ; e_s_|sal4|q[1]|datad       ;
; -4.744 ; -4.744       ; 0.000          ; High Pulse Width ; microc:microc_|registro:PC_|q[0] ; Rise       ; e_s_|sal4|q[2]|datad       ;
; -4.744 ; -4.744       ; 0.000          ; Low Pulse Width  ; microc:microc_|registro:PC_|q[0] ; Rise       ; e_s_|sal4|q[2]|datad       ;
; -4.744 ; -4.744       ; 0.000          ; High Pulse Width ; microc:microc_|registro:PC_|q[0] ; Rise       ; e_s_|sal4|q[3]|datad       ;
; -4.744 ; -4.744       ; 0.000          ; Low Pulse Width  ; microc:microc_|registro:PC_|q[0] ; Rise       ; e_s_|sal4|q[3]|datad       ;
; -4.744 ; -4.744       ; 0.000          ; High Pulse Width ; microc:microc_|registro:PC_|q[0] ; Rise       ; e_s_|sal4|q[4]|datad       ;
; -4.744 ; -4.744       ; 0.000          ; Low Pulse Width  ; microc:microc_|registro:PC_|q[0] ; Rise       ; e_s_|sal4|q[4]|datad       ;
; -4.744 ; -4.744       ; 0.000          ; High Pulse Width ; microc:microc_|registro:PC_|q[0] ; Rise       ; e_s_|sal4|q[5]|datad       ;
; -4.744 ; -4.744       ; 0.000          ; Low Pulse Width  ; microc:microc_|registro:PC_|q[0] ; Rise       ; e_s_|sal4|q[5]|datad       ;
; -4.744 ; -4.744       ; 0.000          ; High Pulse Width ; microc:microc_|registro:PC_|q[0] ; Rise       ; e_s_|sal4|q[6]|datad       ;
; -4.744 ; -4.744       ; 0.000          ; Low Pulse Width  ; microc:microc_|registro:PC_|q[0] ; Rise       ; e_s_|sal4|q[6]|datad       ;
; -4.744 ; -4.744       ; 0.000          ; High Pulse Width ; microc:microc_|registro:PC_|q[0] ; Rise       ; e_s_|sal4|q[7]|datad       ;
; -4.744 ; -4.744       ; 0.000          ; Low Pulse Width  ; microc:microc_|registro:PC_|q[0] ; Rise       ; e_s_|sal4|q[7]|datad       ;
; -4.744 ; -4.744       ; 0.000          ; High Pulse Width ; microc:microc_|registro:PC_|q[0] ; Rise       ; uc_|rwe3~2clkctrl|inclk[0] ;
; -4.744 ; -4.744       ; 0.000          ; Low Pulse Width  ; microc:microc_|registro:PC_|q[0] ; Rise       ; uc_|rwe3~2clkctrl|inclk[0] ;
; -4.744 ; -4.744       ; 0.000          ; High Pulse Width ; microc:microc_|registro:PC_|q[0] ; Rise       ; uc_|rwe3~2clkctrl|outclk   ;
; -4.744 ; -4.744       ; 0.000          ; Low Pulse Width  ; microc:microc_|registro:PC_|q[0] ; Rise       ; uc_|rwe3~2clkctrl|outclk   ;
; -4.744 ; -4.744       ; 0.000          ; High Pulse Width ; microc:microc_|registro:PC_|q[0] ; Rise       ; uc_|rwe3~2|combout         ;
; -4.744 ; -4.744       ; 0.000          ; Low Pulse Width  ; microc:microc_|registro:PC_|q[0] ; Rise       ; uc_|rwe3~2|combout         ;
; -4.526 ; -4.526       ; 0.000          ; High Pulse Width ; microc:microc_|registro:PC_|q[0] ; Rise       ; e_s:e_s_|reg_e:sal3|q[0]   ;
; -4.526 ; -4.526       ; 0.000          ; Low Pulse Width  ; microc:microc_|registro:PC_|q[0] ; Rise       ; e_s:e_s_|reg_e:sal3|q[0]   ;
; -4.526 ; -4.526       ; 0.000          ; High Pulse Width ; microc:microc_|registro:PC_|q[0] ; Rise       ; e_s:e_s_|reg_e:sal3|q[1]   ;
; -4.526 ; -4.526       ; 0.000          ; Low Pulse Width  ; microc:microc_|registro:PC_|q[0] ; Rise       ; e_s:e_s_|reg_e:sal3|q[1]   ;
; -4.526 ; -4.526       ; 0.000          ; High Pulse Width ; microc:microc_|registro:PC_|q[0] ; Rise       ; e_s:e_s_|reg_e:sal3|q[2]   ;
; -4.526 ; -4.526       ; 0.000          ; Low Pulse Width  ; microc:microc_|registro:PC_|q[0] ; Rise       ; e_s:e_s_|reg_e:sal3|q[2]   ;
; -4.526 ; -4.526       ; 0.000          ; High Pulse Width ; microc:microc_|registro:PC_|q[0] ; Rise       ; e_s:e_s_|reg_e:sal3|q[3]   ;
; -4.526 ; -4.526       ; 0.000          ; Low Pulse Width  ; microc:microc_|registro:PC_|q[0] ; Rise       ; e_s:e_s_|reg_e:sal3|q[3]   ;
; -4.526 ; -4.526       ; 0.000          ; High Pulse Width ; microc:microc_|registro:PC_|q[0] ; Rise       ; e_s:e_s_|reg_e:sal3|q[4]   ;
; -4.526 ; -4.526       ; 0.000          ; Low Pulse Width  ; microc:microc_|registro:PC_|q[0] ; Rise       ; e_s:e_s_|reg_e:sal3|q[4]   ;
; -4.526 ; -4.526       ; 0.000          ; High Pulse Width ; microc:microc_|registro:PC_|q[0] ; Rise       ; e_s:e_s_|reg_e:sal3|q[5]   ;
; -4.526 ; -4.526       ; 0.000          ; Low Pulse Width  ; microc:microc_|registro:PC_|q[0] ; Rise       ; e_s:e_s_|reg_e:sal3|q[5]   ;
; -4.526 ; -4.526       ; 0.000          ; High Pulse Width ; microc:microc_|registro:PC_|q[0] ; Rise       ; e_s:e_s_|reg_e:sal3|q[6]   ;
; -4.526 ; -4.526       ; 0.000          ; Low Pulse Width  ; microc:microc_|registro:PC_|q[0] ; Rise       ; e_s:e_s_|reg_e:sal3|q[6]   ;
; -4.526 ; -4.526       ; 0.000          ; High Pulse Width ; microc:microc_|registro:PC_|q[0] ; Rise       ; e_s:e_s_|reg_e:sal3|q[7]   ;
; -4.526 ; -4.526       ; 0.000          ; Low Pulse Width  ; microc:microc_|registro:PC_|q[0] ; Rise       ; e_s:e_s_|reg_e:sal3|q[7]   ;
; -4.526 ; -4.526       ; 0.000          ; High Pulse Width ; microc:microc_|registro:PC_|q[0] ; Fall       ; e_s_|sal3|q[0]|datac       ;
; -4.526 ; -4.526       ; 0.000          ; Low Pulse Width  ; microc:microc_|registro:PC_|q[0] ; Fall       ; e_s_|sal3|q[0]|datac       ;
; -4.526 ; -4.526       ; 0.000          ; High Pulse Width ; microc:microc_|registro:PC_|q[0] ; Fall       ; e_s_|sal3|q[1]|datac       ;
; -4.526 ; -4.526       ; 0.000          ; Low Pulse Width  ; microc:microc_|registro:PC_|q[0] ; Fall       ; e_s_|sal3|q[1]|datac       ;
; -4.526 ; -4.526       ; 0.000          ; High Pulse Width ; microc:microc_|registro:PC_|q[0] ; Fall       ; e_s_|sal3|q[2]|datad       ;
; -4.526 ; -4.526       ; 0.000          ; Low Pulse Width  ; microc:microc_|registro:PC_|q[0] ; Fall       ; e_s_|sal3|q[2]|datad       ;
; -4.526 ; -4.526       ; 0.000          ; High Pulse Width ; microc:microc_|registro:PC_|q[0] ; Fall       ; e_s_|sal3|q[3]|datac       ;
; -4.526 ; -4.526       ; 0.000          ; Low Pulse Width  ; microc:microc_|registro:PC_|q[0] ; Fall       ; e_s_|sal3|q[3]|datac       ;
+--------+--------------+----------------+------------------+----------------------------------+------------+----------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk'                                                                                   ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                 ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------+
; -1.469 ; 1.000        ; 2.469          ; Port Rate        ; clk   ; Rise       ; clk                                    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~0   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~0   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~1   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~1   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~10  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~10  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~100 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~100 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~101 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~101 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~102 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~102 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~103 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~103 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~104 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~104 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~105 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~105 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~106 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~106 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~107 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~107 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~108 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~108 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~109 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~109 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~11  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~11  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~110 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~110 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~111 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~111 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~112 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~112 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~113 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~113 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~114 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~114 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~115 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~115 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~116 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~116 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~117 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~117 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~118 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~118 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~119 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~119 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~12  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~12  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~120 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~120 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~121 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~121 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~122 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~122 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~123 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~123 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~124 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~124 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~125 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~125 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~126 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~126 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~127 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~127 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~13  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~13  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~14  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~14  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~15  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~15  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~16  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~16  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~17  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~17  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~18  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~18  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~19  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~19  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~2   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~2   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~20  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~20  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~21  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~21  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~22  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~22  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~23  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~23  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~24  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~24  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~25  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~25  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~26  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~26  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~27  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~27  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~28  ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'reset'                                                                                  ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                  ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------+
; -1.469 ; 1.000        ; 2.469          ; Port Rate        ; reset ; Rise       ; reset                                   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; reset ; Rise       ; microc:microc_|retorno_reg:sub_reg|q[0] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; reset ; Rise       ; microc:microc_|retorno_reg:sub_reg|q[0] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; reset ; Rise       ; microc:microc_|retorno_reg:sub_reg|q[1] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; reset ; Rise       ; microc:microc_|retorno_reg:sub_reg|q[1] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; reset ; Rise       ; microc:microc_|retorno_reg:sub_reg|q[2] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; reset ; Rise       ; microc:microc_|retorno_reg:sub_reg|q[2] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; reset ; Rise       ; microc:microc_|retorno_reg:sub_reg|q[3] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; reset ; Rise       ; microc:microc_|retorno_reg:sub_reg|q[3] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; reset ; Rise       ; microc:microc_|retorno_reg:sub_reg|q[4] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; reset ; Rise       ; microc:microc_|retorno_reg:sub_reg|q[4] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; reset ; Rise       ; microc:microc_|retorno_reg:sub_reg|q[5] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; reset ; Rise       ; microc:microc_|retorno_reg:sub_reg|q[5] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; reset ; Rise       ; microc:microc_|retorno_reg:sub_reg|q[6] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; reset ; Rise       ; microc:microc_|retorno_reg:sub_reg|q[6] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; reset ; Rise       ; microc:microc_|retorno_reg:sub_reg|q[7] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; reset ; Rise       ; microc:microc_|retorno_reg:sub_reg|q[7] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; reset ; Rise       ; microc:microc_|retorno_reg:sub_reg|q[8] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; reset ; Rise       ; microc:microc_|retorno_reg:sub_reg|q[8] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; reset ; Rise       ; microc:microc_|retorno_reg:sub_reg|q[9] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; reset ; Rise       ; microc:microc_|retorno_reg:sub_reg|q[9] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; reset ; Rise       ; microc_|sub_reg|q[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; reset ; Rise       ; microc_|sub_reg|q[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; reset ; Rise       ; microc_|sub_reg|q[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; reset ; Rise       ; microc_|sub_reg|q[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; reset ; Rise       ; microc_|sub_reg|q[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; reset ; Rise       ; microc_|sub_reg|q[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; reset ; Rise       ; microc_|sub_reg|q[3]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; reset ; Rise       ; microc_|sub_reg|q[3]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; reset ; Rise       ; microc_|sub_reg|q[4]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; reset ; Rise       ; microc_|sub_reg|q[4]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; reset ; Rise       ; microc_|sub_reg|q[5]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; reset ; Rise       ; microc_|sub_reg|q[5]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; reset ; Rise       ; microc_|sub_reg|q[6]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; reset ; Rise       ; microc_|sub_reg|q[6]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; reset ; Rise       ; microc_|sub_reg|q[7]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; reset ; Rise       ; microc_|sub_reg|q[7]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; reset ; Rise       ; microc_|sub_reg|q[8]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; reset ; Rise       ; microc_|sub_reg|q[8]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; reset ; Rise       ; microc_|sub_reg|q[9]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; reset ; Rise       ; microc_|sub_reg|q[9]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; reset ; Rise       ; reset|combout                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; reset ; Rise       ; reset|combout                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; reset ; Rise       ; uc_|sec~0|combout                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; reset ; Rise       ; uc_|sec~0|combout                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; reset ; Rise       ; uc_|sec~0|datac                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; reset ; Rise       ; uc_|sec~0|datac                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; reset ; Rise       ; uc_|swe|combout                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; reset ; Rise       ; uc_|swe|combout                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; reset ; Rise       ; uc_|swe|dataa                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; reset ; Rise       ; uc_|swe|dataa                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; reset ; Rise       ; uc_|swe~clkctrl|inclk[0]                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; reset ; Rise       ; uc_|swe~clkctrl|inclk[0]                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; reset ; Rise       ; uc_|swe~clkctrl|outclk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; reset ; Rise       ; uc_|swe~clkctrl|outclk                  ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'VGA_CLOCK'                                                                                                                                                                              ;
+-------+--------------+----------------+------------------+-----------+------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                                                                                               ;
+-------+--------------+----------------+------------------+-----------+------------+--------------------------------------------------------------------------------------------------------------------------------------+
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a0~portb_address_reg11  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a0~portb_address_reg11  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~portb_address_reg11 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~portb_address_reg11 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a11~portb_address_reg1  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a11~portb_address_reg1  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a11~portb_address_reg10 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a11~portb_address_reg10 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a11~portb_address_reg11 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a11~portb_address_reg11 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a11~portb_address_reg2  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a11~portb_address_reg2  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a11~portb_address_reg3  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a11~portb_address_reg3  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a11~portb_address_reg4  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a11~portb_address_reg4  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a11~portb_address_reg6  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a11~portb_address_reg6  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a11~portb_address_reg8  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a11~portb_address_reg8  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a11~portb_address_reg9  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a11~portb_address_reg9  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a11~portb_datain_reg0   ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a11~portb_datain_reg0   ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a11~portb_memory_reg0   ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a11~portb_memory_reg0   ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a12~portb_address_reg1  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a12~portb_address_reg1  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a12~portb_address_reg10 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a12~portb_address_reg10 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a12~portb_address_reg11 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a12~portb_address_reg11 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a12~portb_address_reg2  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a12~portb_address_reg2  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a12~portb_address_reg3  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a12~portb_address_reg3  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a12~portb_address_reg4  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a12~portb_address_reg4  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a12~portb_address_reg6  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a12~portb_address_reg6  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a12~portb_address_reg8  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a12~portb_address_reg8  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a12~portb_address_reg9  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a12~portb_address_reg9  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a12~portb_datain_reg0   ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a12~portb_datain_reg0   ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a12~portb_memory_reg0   ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a12~portb_memory_reg0   ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a13~portb_address_reg1  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a13~portb_address_reg1  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a13~portb_address_reg10 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a13~portb_address_reg10 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a13~portb_address_reg11 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a13~portb_address_reg11 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a13~portb_address_reg2  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a13~portb_address_reg2  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a13~portb_address_reg3  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a13~portb_address_reg3  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a13~portb_address_reg4  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a13~portb_address_reg4  ;
+-------+--------------+----------------+------------------+-----------+------------+--------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'VGA1|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                               ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                  ; Clock Edge ; Target                                                                                                                               ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------+
; 17.436 ; 20.000       ; 2.564          ; High Pulse Width ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a0                      ;
; 17.436 ; 20.000       ; 2.564          ; Low Pulse Width  ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a0                      ;
; 17.436 ; 20.000       ; 2.564          ; High Pulse Width ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a0~porta_address_reg0   ;
; 17.436 ; 20.000       ; 2.564          ; Low Pulse Width  ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a0~porta_address_reg0   ;
; 17.436 ; 20.000       ; 2.564          ; High Pulse Width ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a0~porta_address_reg1   ;
; 17.436 ; 20.000       ; 2.564          ; Low Pulse Width  ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a0~porta_address_reg1   ;
; 17.436 ; 20.000       ; 2.564          ; High Pulse Width ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a0~porta_address_reg10  ;
; 17.436 ; 20.000       ; 2.564          ; Low Pulse Width  ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a0~porta_address_reg10  ;
; 17.436 ; 20.000       ; 2.564          ; High Pulse Width ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a0~porta_address_reg11  ;
; 17.436 ; 20.000       ; 2.564          ; Low Pulse Width  ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a0~porta_address_reg11  ;
; 17.436 ; 20.000       ; 2.564          ; High Pulse Width ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a0~porta_address_reg2   ;
; 17.436 ; 20.000       ; 2.564          ; Low Pulse Width  ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a0~porta_address_reg2   ;
; 17.436 ; 20.000       ; 2.564          ; High Pulse Width ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a0~porta_address_reg3   ;
; 17.436 ; 20.000       ; 2.564          ; Low Pulse Width  ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a0~porta_address_reg3   ;
; 17.436 ; 20.000       ; 2.564          ; High Pulse Width ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a0~porta_address_reg4   ;
; 17.436 ; 20.000       ; 2.564          ; Low Pulse Width  ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a0~porta_address_reg4   ;
; 17.436 ; 20.000       ; 2.564          ; High Pulse Width ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a0~porta_address_reg5   ;
; 17.436 ; 20.000       ; 2.564          ; Low Pulse Width  ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a0~porta_address_reg5   ;
; 17.436 ; 20.000       ; 2.564          ; High Pulse Width ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a0~porta_address_reg6   ;
; 17.436 ; 20.000       ; 2.564          ; Low Pulse Width  ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a0~porta_address_reg6   ;
; 17.436 ; 20.000       ; 2.564          ; High Pulse Width ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a0~porta_address_reg7   ;
; 17.436 ; 20.000       ; 2.564          ; Low Pulse Width  ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a0~porta_address_reg7   ;
; 17.436 ; 20.000       ; 2.564          ; High Pulse Width ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a0~porta_address_reg8   ;
; 17.436 ; 20.000       ; 2.564          ; Low Pulse Width  ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a0~porta_address_reg8   ;
; 17.436 ; 20.000       ; 2.564          ; High Pulse Width ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a0~porta_address_reg9   ;
; 17.436 ; 20.000       ; 2.564          ; Low Pulse Width  ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a0~porta_address_reg9   ;
; 17.436 ; 20.000       ; 2.564          ; High Pulse Width ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a1                      ;
; 17.436 ; 20.000       ; 2.564          ; Low Pulse Width  ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a1                      ;
; 17.436 ; 20.000       ; 2.564          ; High Pulse Width ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10                     ;
; 17.436 ; 20.000       ; 2.564          ; Low Pulse Width  ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10                     ;
; 17.436 ; 20.000       ; 2.564          ; High Pulse Width ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg0  ;
; 17.436 ; 20.000       ; 2.564          ; Low Pulse Width  ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg0  ;
; 17.436 ; 20.000       ; 2.564          ; High Pulse Width ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg1  ;
; 17.436 ; 20.000       ; 2.564          ; Low Pulse Width  ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg1  ;
; 17.436 ; 20.000       ; 2.564          ; High Pulse Width ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg10 ;
; 17.436 ; 20.000       ; 2.564          ; Low Pulse Width  ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg10 ;
; 17.436 ; 20.000       ; 2.564          ; High Pulse Width ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg11 ;
; 17.436 ; 20.000       ; 2.564          ; Low Pulse Width  ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg11 ;
; 17.436 ; 20.000       ; 2.564          ; High Pulse Width ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg2  ;
; 17.436 ; 20.000       ; 2.564          ; Low Pulse Width  ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg2  ;
; 17.436 ; 20.000       ; 2.564          ; High Pulse Width ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg3  ;
; 17.436 ; 20.000       ; 2.564          ; Low Pulse Width  ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg3  ;
; 17.436 ; 20.000       ; 2.564          ; High Pulse Width ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg4  ;
; 17.436 ; 20.000       ; 2.564          ; Low Pulse Width  ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg4  ;
; 17.436 ; 20.000       ; 2.564          ; High Pulse Width ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg5  ;
; 17.436 ; 20.000       ; 2.564          ; Low Pulse Width  ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg5  ;
; 17.436 ; 20.000       ; 2.564          ; High Pulse Width ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg6  ;
; 17.436 ; 20.000       ; 2.564          ; Low Pulse Width  ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg6  ;
; 17.436 ; 20.000       ; 2.564          ; High Pulse Width ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg7  ;
; 17.436 ; 20.000       ; 2.564          ; Low Pulse Width  ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg7  ;
; 17.436 ; 20.000       ; 2.564          ; High Pulse Width ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg8  ;
; 17.436 ; 20.000       ; 2.564          ; Low Pulse Width  ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg8  ;
; 17.436 ; 20.000       ; 2.564          ; High Pulse Width ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg9  ;
; 17.436 ; 20.000       ; 2.564          ; Low Pulse Width  ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg9  ;
; 17.436 ; 20.000       ; 2.564          ; High Pulse Width ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a11                     ;
; 17.436 ; 20.000       ; 2.564          ; Low Pulse Width  ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a11                     ;
; 17.436 ; 20.000       ; 2.564          ; High Pulse Width ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a11~porta_address_reg0  ;
; 17.436 ; 20.000       ; 2.564          ; Low Pulse Width  ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a11~porta_address_reg0  ;
; 17.436 ; 20.000       ; 2.564          ; High Pulse Width ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a11~porta_address_reg1  ;
; 17.436 ; 20.000       ; 2.564          ; Low Pulse Width  ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a11~porta_address_reg1  ;
; 17.436 ; 20.000       ; 2.564          ; High Pulse Width ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a11~porta_address_reg10 ;
; 17.436 ; 20.000       ; 2.564          ; Low Pulse Width  ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a11~porta_address_reg10 ;
; 17.436 ; 20.000       ; 2.564          ; High Pulse Width ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a11~porta_address_reg11 ;
; 17.436 ; 20.000       ; 2.564          ; Low Pulse Width  ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a11~porta_address_reg11 ;
; 17.436 ; 20.000       ; 2.564          ; High Pulse Width ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a11~porta_address_reg2  ;
; 17.436 ; 20.000       ; 2.564          ; Low Pulse Width  ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a11~porta_address_reg2  ;
; 17.436 ; 20.000       ; 2.564          ; High Pulse Width ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a11~porta_address_reg3  ;
; 17.436 ; 20.000       ; 2.564          ; Low Pulse Width  ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a11~porta_address_reg3  ;
; 17.436 ; 20.000       ; 2.564          ; High Pulse Width ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a11~porta_address_reg4  ;
; 17.436 ; 20.000       ; 2.564          ; Low Pulse Width  ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a11~porta_address_reg4  ;
; 17.436 ; 20.000       ; 2.564          ; High Pulse Width ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a11~porta_address_reg5  ;
; 17.436 ; 20.000       ; 2.564          ; Low Pulse Width  ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a11~porta_address_reg5  ;
; 17.436 ; 20.000       ; 2.564          ; High Pulse Width ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a11~porta_address_reg6  ;
; 17.436 ; 20.000       ; 2.564          ; Low Pulse Width  ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a11~porta_address_reg6  ;
; 17.436 ; 20.000       ; 2.564          ; High Pulse Width ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a11~porta_address_reg7  ;
; 17.436 ; 20.000       ; 2.564          ; Low Pulse Width  ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a11~porta_address_reg7  ;
; 17.436 ; 20.000       ; 2.564          ; High Pulse Width ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a11~porta_address_reg8  ;
; 17.436 ; 20.000       ; 2.564          ; Low Pulse Width  ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a11~porta_address_reg8  ;
; 17.436 ; 20.000       ; 2.564          ; High Pulse Width ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a11~porta_address_reg9  ;
; 17.436 ; 20.000       ; 2.564          ; Low Pulse Width  ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a11~porta_address_reg9  ;
; 17.436 ; 20.000       ; 2.564          ; High Pulse Width ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a12                     ;
; 17.436 ; 20.000       ; 2.564          ; Low Pulse Width  ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a12                     ;
; 17.436 ; 20.000       ; 2.564          ; High Pulse Width ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a12~porta_address_reg0  ;
; 17.436 ; 20.000       ; 2.564          ; Low Pulse Width  ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a12~porta_address_reg0  ;
; 17.436 ; 20.000       ; 2.564          ; High Pulse Width ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a12~porta_address_reg1  ;
; 17.436 ; 20.000       ; 2.564          ; Low Pulse Width  ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a12~porta_address_reg1  ;
; 17.436 ; 20.000       ; 2.564          ; High Pulse Width ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a12~porta_address_reg10 ;
; 17.436 ; 20.000       ; 2.564          ; Low Pulse Width  ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a12~porta_address_reg10 ;
; 17.436 ; 20.000       ; 2.564          ; High Pulse Width ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a12~porta_address_reg11 ;
; 17.436 ; 20.000       ; 2.564          ; Low Pulse Width  ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a12~porta_address_reg11 ;
; 17.436 ; 20.000       ; 2.564          ; High Pulse Width ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a12~porta_address_reg2  ;
; 17.436 ; 20.000       ; 2.564          ; Low Pulse Width  ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a12~porta_address_reg2  ;
; 17.436 ; 20.000       ; 2.564          ; High Pulse Width ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a12~porta_address_reg3  ;
; 17.436 ; 20.000       ; 2.564          ; Low Pulse Width  ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a12~porta_address_reg3  ;
; 17.436 ; 20.000       ; 2.564          ; High Pulse Width ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a12~porta_address_reg4  ;
; 17.436 ; 20.000       ; 2.564          ; Low Pulse Width  ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a12~porta_address_reg4  ;
; 17.436 ; 20.000       ; 2.564          ; High Pulse Width ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a12~porta_address_reg5  ;
; 17.436 ; 20.000       ; 2.564          ; Low Pulse Width  ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a12~porta_address_reg5  ;
; 17.436 ; 20.000       ; 2.564          ; High Pulse Width ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a12~porta_address_reg6  ;
; 17.436 ; 20.000       ; 2.564          ; Low Pulse Width  ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a12~porta_address_reg6  ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                  ;
+-----------+----------------------------------+-------+-------+------------+----------------------------------+
; Data Port ; Clock Port                       ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+-----------+----------------------------------+-------+-------+------------+----------------------------------+
; e1[*]     ; clk                              ; 2.400 ; 2.400 ; Rise       ; clk                              ;
;  e1[0]    ; clk                              ; 2.400 ; 2.400 ; Rise       ; clk                              ;
;  e1[1]    ; clk                              ; 1.387 ; 1.387 ; Rise       ; clk                              ;
;  e1[2]    ; clk                              ; 1.155 ; 1.155 ; Rise       ; clk                              ;
;  e1[3]    ; clk                              ; 1.569 ; 1.569 ; Rise       ; clk                              ;
; e2[*]     ; clk                              ; 1.760 ; 1.760 ; Rise       ; clk                              ;
;  e2[0]    ; clk                              ; 1.760 ; 1.760 ; Rise       ; clk                              ;
;  e2[1]    ; clk                              ; 1.277 ; 1.277 ; Rise       ; clk                              ;
;  e2[2]    ; clk                              ; 1.010 ; 1.010 ; Rise       ; clk                              ;
;  e2[3]    ; clk                              ; 1.024 ; 1.024 ; Rise       ; clk                              ;
; e3[*]     ; clk                              ; 2.735 ; 2.735 ; Rise       ; clk                              ;
;  e3[0]    ; clk                              ; 2.735 ; 2.735 ; Rise       ; clk                              ;
;  e3[1]    ; clk                              ; 2.242 ; 2.242 ; Rise       ; clk                              ;
; e4[*]     ; clk                              ; 6.365 ; 6.365 ; Rise       ; clk                              ;
;  e4[0]    ; clk                              ; 5.799 ; 5.799 ; Rise       ; clk                              ;
;  e4[1]    ; clk                              ; 6.365 ; 6.365 ; Rise       ; clk                              ;
;  e4[2]    ; clk                              ; 5.788 ; 5.788 ; Rise       ; clk                              ;
;  e4[3]    ; clk                              ; 5.412 ; 5.412 ; Rise       ; clk                              ;
;  e4[4]    ; clk                              ; 5.217 ; 5.217 ; Rise       ; clk                              ;
;  e4[5]    ; clk                              ; 5.505 ; 5.505 ; Rise       ; clk                              ;
;  e4[6]    ; clk                              ; 5.712 ; 5.712 ; Rise       ; clk                              ;
;  e4[7]    ; clk                              ; 5.403 ; 5.403 ; Rise       ; clk                              ;
; reset     ; clk                              ; 4.673 ; 4.673 ; Rise       ; clk                              ;
; reset     ; microc:microc_|registro:PC_|q[0] ; 1.463 ; 1.463 ; Rise       ; microc:microc_|registro:PC_|q[0] ;
; reset     ; microc:microc_|registro:PC_|q[0] ; 1.261 ; 1.261 ; Fall       ; microc:microc_|registro:PC_|q[0] ;
+-----------+----------------------------------+-------+-------+------------+----------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                     ;
+-----------+----------------------------------+--------+--------+------------+----------------------------------+
; Data Port ; Clock Port                       ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+-----------+----------------------------------+--------+--------+------------+----------------------------------+
; e1[*]     ; clk                              ; 0.747  ; 0.747  ; Rise       ; clk                              ;
;  e1[0]    ; clk                              ; -1.031 ; -1.031 ; Rise       ; clk                              ;
;  e1[1]    ; clk                              ; 0.747  ; 0.747  ; Rise       ; clk                              ;
;  e1[2]    ; clk                              ; 0.245  ; 0.245  ; Rise       ; clk                              ;
;  e1[3]    ; clk                              ; -0.774 ; -0.774 ; Rise       ; clk                              ;
; e2[*]     ; clk                              ; 0.857  ; 0.857  ; Rise       ; clk                              ;
;  e2[0]    ; clk                              ; -0.391 ; -0.391 ; Rise       ; clk                              ;
;  e2[1]    ; clk                              ; 0.857  ; 0.857  ; Rise       ; clk                              ;
;  e2[2]    ; clk                              ; 0.390  ; 0.390  ; Rise       ; clk                              ;
;  e2[3]    ; clk                              ; -0.229 ; -0.229 ; Rise       ; clk                              ;
; e3[*]     ; clk                              ; -0.108 ; -0.108 ; Rise       ; clk                              ;
;  e3[0]    ; clk                              ; -1.366 ; -1.366 ; Rise       ; clk                              ;
;  e3[1]    ; clk                              ; -0.108 ; -0.108 ; Rise       ; clk                              ;
; e4[*]     ; clk                              ; -4.231 ; -4.231 ; Rise       ; clk                              ;
;  e4[0]    ; clk                              ; -4.430 ; -4.430 ; Rise       ; clk                              ;
;  e4[1]    ; clk                              ; -4.231 ; -4.231 ; Rise       ; clk                              ;
;  e4[2]    ; clk                              ; -4.388 ; -4.388 ; Rise       ; clk                              ;
;  e4[3]    ; clk                              ; -4.617 ; -4.617 ; Rise       ; clk                              ;
;  e4[4]    ; clk                              ; -4.447 ; -4.447 ; Rise       ; clk                              ;
;  e4[5]    ; clk                              ; -4.313 ; -4.313 ; Rise       ; clk                              ;
;  e4[6]    ; clk                              ; -4.799 ; -4.799 ; Rise       ; clk                              ;
;  e4[7]    ; clk                              ; -4.400 ; -4.400 ; Rise       ; clk                              ;
; reset     ; clk                              ; -1.667 ; -1.667 ; Rise       ; clk                              ;
; reset     ; microc:microc_|registro:PC_|q[0] ; 0.497  ; 0.497  ; Rise       ; microc:microc_|registro:PC_|q[0] ;
; reset     ; microc:microc_|registro:PC_|q[0] ; 0.492  ; 0.492  ; Fall       ; microc:microc_|registro:PC_|q[0] ;
+-----------+----------------------------------+--------+--------+------------+----------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                 ;
+------------+----------------------------------+--------+--------+------------+----------------------------------------+
; Data Port  ; Clock Port                       ; Rise   ; Fall   ; Clock Edge ; Clock Reference                        ;
+------------+----------------------------------+--------+--------+------------+----------------------------------------+
; VGA_B[*]   ; VGA_CLOCK                        ; 12.099 ; 12.099 ; Rise       ; VGA1|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[0]  ; VGA_CLOCK                        ; 12.099 ; 12.099 ; Rise       ; VGA1|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[1]  ; VGA_CLOCK                        ; 11.761 ; 11.761 ; Rise       ; VGA1|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[2]  ; VGA_CLOCK                        ; 11.516 ; 11.516 ; Rise       ; VGA1|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[3]  ; VGA_CLOCK                        ; 11.476 ; 11.476 ; Rise       ; VGA1|mypll|altpll_component|pll|clk[0] ;
; VGA_G[*]   ; VGA_CLOCK                        ; 11.845 ; 11.845 ; Rise       ; VGA1|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[0]  ; VGA_CLOCK                        ; 11.296 ; 11.296 ; Rise       ; VGA1|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[1]  ; VGA_CLOCK                        ; 11.845 ; 11.845 ; Rise       ; VGA1|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[2]  ; VGA_CLOCK                        ; 11.291 ; 11.291 ; Rise       ; VGA1|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[3]  ; VGA_CLOCK                        ; 11.296 ; 11.296 ; Rise       ; VGA1|mypll|altpll_component|pll|clk[0] ;
; VGA_HS     ; VGA_CLOCK                        ; 7.063  ; 7.063  ; Rise       ; VGA1|mypll|altpll_component|pll|clk[0] ;
; VGA_R[*]   ; VGA_CLOCK                        ; 12.167 ; 12.167 ; Rise       ; VGA1|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[0]  ; VGA_CLOCK                        ; 11.923 ; 11.923 ; Rise       ; VGA1|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[1]  ; VGA_CLOCK                        ; 12.149 ; 12.149 ; Rise       ; VGA1|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[2]  ; VGA_CLOCK                        ; 12.167 ; 12.167 ; Rise       ; VGA1|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[3]  ; VGA_CLOCK                        ; 12.137 ; 12.137 ; Rise       ; VGA1|mypll|altpll_component|pll|clk[0] ;
; VGA_VS     ; VGA_CLOCK                        ; 7.338  ; 7.338  ; Rise       ; VGA1|mypll|altpll_component|pll|clk[0] ;
; opcode[*]  ; clk                              ; 14.727 ; 14.727 ; Rise       ; clk                                    ;
;  opcode[0] ; clk                              ; 13.763 ; 13.763 ; Rise       ; clk                                    ;
;  opcode[1] ; clk                              ; 13.996 ; 13.996 ; Rise       ; clk                                    ;
;  opcode[2] ; clk                              ; 13.868 ; 13.868 ; Rise       ; clk                                    ;
;  opcode[3] ; clk                              ; 14.727 ; 14.727 ; Rise       ; clk                                    ;
;  opcode[4] ; clk                              ; 12.348 ; 12.348 ; Rise       ; clk                                    ;
;  opcode[5] ; clk                              ; 13.060 ; 13.060 ; Rise       ; clk                                    ;
; z          ; clk                              ; 9.074  ; 9.074  ; Rise       ; clk                                    ;
; opcode[*]  ; microc:microc_|registro:PC_|q[0] ; 10.672 ; 10.637 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  opcode[0] ; microc:microc_|registro:PC_|q[0] ; 9.673  ; 9.653  ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  opcode[1] ; microc:microc_|registro:PC_|q[0] ; 10.672 ; 10.028 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  opcode[2] ; microc:microc_|registro:PC_|q[0] ; 10.457 ; 10.290 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  opcode[3] ; microc:microc_|registro:PC_|q[0] ; 10.531 ; 10.637 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  opcode[4] ; microc:microc_|registro:PC_|q[0] ; 8.937  ; 8.939  ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  opcode[5] ; microc:microc_|registro:PC_|q[0] ; 9.579  ; 9.736  ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
; s1[*]      ; microc:microc_|registro:PC_|q[0] ; 16.102 ; 16.102 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s1[0]     ; microc:microc_|registro:PC_|q[0] ; 15.869 ; 15.869 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s1[1]     ; microc:microc_|registro:PC_|q[0] ; 15.964 ; 15.964 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s1[2]     ; microc:microc_|registro:PC_|q[0] ; 15.935 ; 15.935 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s1[3]     ; microc:microc_|registro:PC_|q[0] ; 15.922 ; 15.922 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s1[4]     ; microc:microc_|registro:PC_|q[0] ; 15.884 ; 15.884 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s1[5]     ; microc:microc_|registro:PC_|q[0] ; 16.102 ; 16.102 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s1[6]     ; microc:microc_|registro:PC_|q[0] ; 15.978 ; 15.978 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s1[7]     ; microc:microc_|registro:PC_|q[0] ; 15.918 ; 15.918 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
; s2[*]      ; microc:microc_|registro:PC_|q[0] ; 16.549 ; 16.549 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s2[0]     ; microc:microc_|registro:PC_|q[0] ; 16.549 ; 16.549 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s2[1]     ; microc:microc_|registro:PC_|q[0] ; 15.857 ; 15.857 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s2[2]     ; microc:microc_|registro:PC_|q[0] ; 15.390 ; 15.390 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s2[3]     ; microc:microc_|registro:PC_|q[0] ; 15.761 ; 15.761 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s2[4]     ; microc:microc_|registro:PC_|q[0] ; 15.901 ; 15.901 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s2[5]     ; microc:microc_|registro:PC_|q[0] ; 15.871 ; 15.871 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s2[6]     ; microc:microc_|registro:PC_|q[0] ; 16.197 ; 16.197 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s2[7]     ; microc:microc_|registro:PC_|q[0] ; 15.716 ; 15.716 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
; s3[*]      ; microc:microc_|registro:PC_|q[0] ; 15.393 ; 15.393 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s3[0]     ; microc:microc_|registro:PC_|q[0] ; 15.103 ; 15.103 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s3[1]     ; microc:microc_|registro:PC_|q[0] ; 15.024 ; 15.024 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s3[2]     ; microc:microc_|registro:PC_|q[0] ; 14.653 ; 14.653 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s3[3]     ; microc:microc_|registro:PC_|q[0] ; 15.187 ; 15.187 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s3[4]     ; microc:microc_|registro:PC_|q[0] ; 15.393 ; 15.393 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s3[5]     ; microc:microc_|registro:PC_|q[0] ; 15.064 ; 15.064 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s3[6]     ; microc:microc_|registro:PC_|q[0] ; 14.808 ; 14.808 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s3[7]     ; microc:microc_|registro:PC_|q[0] ; 14.781 ; 14.781 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
; s4[*]      ; microc:microc_|registro:PC_|q[0] ; 15.263 ; 15.263 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s4[0]     ; microc:microc_|registro:PC_|q[0] ; 14.332 ; 14.332 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s4[1]     ; microc:microc_|registro:PC_|q[0] ; 15.252 ; 15.252 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s4[2]     ; microc:microc_|registro:PC_|q[0] ; 15.263 ; 15.263 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s4[3]     ; microc:microc_|registro:PC_|q[0] ; 15.033 ; 15.033 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s4[4]     ; microc:microc_|registro:PC_|q[0] ; 15.053 ; 15.053 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s4[5]     ; microc:microc_|registro:PC_|q[0] ; 15.106 ; 15.106 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s4[6]     ; microc:microc_|registro:PC_|q[0] ; 14.716 ; 14.716 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s4[7]     ; microc:microc_|registro:PC_|q[0] ; 14.624 ; 14.624 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
; opcode[*]  ; microc:microc_|registro:PC_|q[0] ; 10.637 ; 10.672 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  opcode[0] ; microc:microc_|registro:PC_|q[0] ; 9.653  ; 9.673  ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  opcode[1] ; microc:microc_|registro:PC_|q[0] ; 10.028 ; 10.672 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  opcode[2] ; microc:microc_|registro:PC_|q[0] ; 10.290 ; 10.457 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  opcode[3] ; microc:microc_|registro:PC_|q[0] ; 10.637 ; 10.531 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  opcode[4] ; microc:microc_|registro:PC_|q[0] ; 8.939  ; 8.937  ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  opcode[5] ; microc:microc_|registro:PC_|q[0] ; 9.736  ; 9.579  ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
; s1[*]      ; microc:microc_|registro:PC_|q[0] ; 16.331 ; 16.331 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s1[0]     ; microc:microc_|registro:PC_|q[0] ; 16.098 ; 16.098 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s1[1]     ; microc:microc_|registro:PC_|q[0] ; 16.193 ; 16.193 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s1[2]     ; microc:microc_|registro:PC_|q[0] ; 16.164 ; 16.164 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s1[3]     ; microc:microc_|registro:PC_|q[0] ; 16.151 ; 16.151 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s1[4]     ; microc:microc_|registro:PC_|q[0] ; 16.113 ; 16.113 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s1[5]     ; microc:microc_|registro:PC_|q[0] ; 16.331 ; 16.331 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s1[6]     ; microc:microc_|registro:PC_|q[0] ; 16.207 ; 16.207 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s1[7]     ; microc:microc_|registro:PC_|q[0] ; 16.147 ; 16.147 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
; s2[*]      ; microc:microc_|registro:PC_|q[0] ; 16.778 ; 16.778 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s2[0]     ; microc:microc_|registro:PC_|q[0] ; 16.778 ; 16.778 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s2[1]     ; microc:microc_|registro:PC_|q[0] ; 16.086 ; 16.086 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s2[2]     ; microc:microc_|registro:PC_|q[0] ; 15.619 ; 15.619 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s2[3]     ; microc:microc_|registro:PC_|q[0] ; 15.990 ; 15.990 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s2[4]     ; microc:microc_|registro:PC_|q[0] ; 16.130 ; 16.130 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s2[5]     ; microc:microc_|registro:PC_|q[0] ; 16.100 ; 16.100 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s2[6]     ; microc:microc_|registro:PC_|q[0] ; 16.426 ; 16.426 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s2[7]     ; microc:microc_|registro:PC_|q[0] ; 15.945 ; 15.945 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
; s3[*]      ; microc:microc_|registro:PC_|q[0] ; 15.622 ; 15.622 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s3[0]     ; microc:microc_|registro:PC_|q[0] ; 15.332 ; 15.332 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s3[1]     ; microc:microc_|registro:PC_|q[0] ; 15.253 ; 15.253 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s3[2]     ; microc:microc_|registro:PC_|q[0] ; 14.882 ; 14.882 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s3[3]     ; microc:microc_|registro:PC_|q[0] ; 15.416 ; 15.416 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s3[4]     ; microc:microc_|registro:PC_|q[0] ; 15.622 ; 15.622 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s3[5]     ; microc:microc_|registro:PC_|q[0] ; 15.293 ; 15.293 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s3[6]     ; microc:microc_|registro:PC_|q[0] ; 15.037 ; 15.037 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s3[7]     ; microc:microc_|registro:PC_|q[0] ; 15.010 ; 15.010 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
; s4[*]      ; microc:microc_|registro:PC_|q[0] ; 15.492 ; 15.492 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s4[0]     ; microc:microc_|registro:PC_|q[0] ; 14.561 ; 14.561 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s4[1]     ; microc:microc_|registro:PC_|q[0] ; 15.481 ; 15.481 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s4[2]     ; microc:microc_|registro:PC_|q[0] ; 15.492 ; 15.492 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s4[3]     ; microc:microc_|registro:PC_|q[0] ; 15.262 ; 15.262 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s4[4]     ; microc:microc_|registro:PC_|q[0] ; 15.282 ; 15.282 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s4[5]     ; microc:microc_|registro:PC_|q[0] ; 15.335 ; 15.335 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s4[6]     ; microc:microc_|registro:PC_|q[0] ; 14.945 ; 14.945 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s4[7]     ; microc:microc_|registro:PC_|q[0] ; 14.853 ; 14.853 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
+------------+----------------------------------+--------+--------+------------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                         ;
+------------+----------------------------------+--------+--------+------------+----------------------------------------+
; Data Port  ; Clock Port                       ; Rise   ; Fall   ; Clock Edge ; Clock Reference                        ;
+------------+----------------------------------+--------+--------+------------+----------------------------------------+
; VGA_B[*]   ; VGA_CLOCK                        ; 6.719  ; 6.719  ; Rise       ; VGA1|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[0]  ; VGA_CLOCK                        ; 7.342  ; 7.342  ; Rise       ; VGA1|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[1]  ; VGA_CLOCK                        ; 7.004  ; 7.004  ; Rise       ; VGA1|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[2]  ; VGA_CLOCK                        ; 6.759  ; 6.759  ; Rise       ; VGA1|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[3]  ; VGA_CLOCK                        ; 6.719  ; 6.719  ; Rise       ; VGA1|mypll|altpll_component|pll|clk[0] ;
; VGA_G[*]   ; VGA_CLOCK                        ; 7.090  ; 7.090  ; Rise       ; VGA1|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[0]  ; VGA_CLOCK                        ; 7.095  ; 7.095  ; Rise       ; VGA1|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[1]  ; VGA_CLOCK                        ; 7.644  ; 7.644  ; Rise       ; VGA1|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[2]  ; VGA_CLOCK                        ; 7.090  ; 7.090  ; Rise       ; VGA1|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[3]  ; VGA_CLOCK                        ; 7.095  ; 7.095  ; Rise       ; VGA1|mypll|altpll_component|pll|clk[0] ;
; VGA_HS     ; VGA_CLOCK                        ; 7.063  ; 7.063  ; Rise       ; VGA1|mypll|altpll_component|pll|clk[0] ;
; VGA_R[*]   ; VGA_CLOCK                        ; 7.548  ; 7.548  ; Rise       ; VGA1|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[0]  ; VGA_CLOCK                        ; 7.548  ; 7.548  ; Rise       ; VGA1|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[1]  ; VGA_CLOCK                        ; 7.774  ; 7.774  ; Rise       ; VGA1|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[2]  ; VGA_CLOCK                        ; 7.792  ; 7.792  ; Rise       ; VGA1|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[3]  ; VGA_CLOCK                        ; 7.762  ; 7.762  ; Rise       ; VGA1|mypll|altpll_component|pll|clk[0] ;
; VGA_VS     ; VGA_CLOCK                        ; 7.338  ; 7.338  ; Rise       ; VGA1|mypll|altpll_component|pll|clk[0] ;
; opcode[*]  ; clk                              ; 10.278 ; 10.278 ; Rise       ; clk                                    ;
;  opcode[0] ; clk                              ; 10.278 ; 10.278 ; Rise       ; clk                                    ;
;  opcode[1] ; clk                              ; 10.482 ; 10.482 ; Rise       ; clk                                    ;
;  opcode[2] ; clk                              ; 10.984 ; 10.984 ; Rise       ; clk                                    ;
;  opcode[3] ; clk                              ; 10.731 ; 10.731 ; Rise       ; clk                                    ;
;  opcode[4] ; clk                              ; 10.920 ; 10.920 ; Rise       ; clk                                    ;
;  opcode[5] ; clk                              ; 11.060 ; 11.060 ; Rise       ; clk                                    ;
; z          ; clk                              ; 9.074  ; 9.074  ; Rise       ; clk                                    ;
; opcode[*]  ; microc:microc_|registro:PC_|q[0] ; 7.955  ; 8.148  ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  opcode[0] ; microc:microc_|registro:PC_|q[0] ; 9.617  ; 9.484  ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  opcode[1] ; microc:microc_|registro:PC_|q[0] ; 10.672 ; 9.344  ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  opcode[2] ; microc:microc_|registro:PC_|q[0] ; 10.457 ; 9.454  ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  opcode[3] ; microc:microc_|registro:PC_|q[0] ; 9.491  ; 10.373 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  opcode[4] ; microc:microc_|registro:PC_|q[0] ; 7.955  ; 8.939  ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  opcode[5] ; microc:microc_|registro:PC_|q[0] ; 9.322  ; 8.148  ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
; s1[*]      ; microc:microc_|registro:PC_|q[0] ; 10.851 ; 10.851 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s1[0]     ; microc:microc_|registro:PC_|q[0] ; 10.851 ; 10.851 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s1[1]     ; microc:microc_|registro:PC_|q[0] ; 10.946 ; 10.946 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s1[2]     ; microc:microc_|registro:PC_|q[0] ; 10.917 ; 10.917 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s1[3]     ; microc:microc_|registro:PC_|q[0] ; 10.904 ; 10.904 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s1[4]     ; microc:microc_|registro:PC_|q[0] ; 10.866 ; 10.866 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s1[5]     ; microc:microc_|registro:PC_|q[0] ; 11.084 ; 11.084 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s1[6]     ; microc:microc_|registro:PC_|q[0] ; 10.960 ; 10.960 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s1[7]     ; microc:microc_|registro:PC_|q[0] ; 10.900 ; 10.900 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
; s2[*]      ; microc:microc_|registro:PC_|q[0] ; 10.490 ; 10.490 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s2[0]     ; microc:microc_|registro:PC_|q[0] ; 11.649 ; 11.649 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s2[1]     ; microc:microc_|registro:PC_|q[0] ; 10.957 ; 10.957 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s2[2]     ; microc:microc_|registro:PC_|q[0] ; 10.490 ; 10.490 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s2[3]     ; microc:microc_|registro:PC_|q[0] ; 10.861 ; 10.861 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s2[4]     ; microc:microc_|registro:PC_|q[0] ; 11.001 ; 11.001 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s2[5]     ; microc:microc_|registro:PC_|q[0] ; 10.971 ; 10.971 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s2[6]     ; microc:microc_|registro:PC_|q[0] ; 11.297 ; 11.297 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s2[7]     ; microc:microc_|registro:PC_|q[0] ; 10.816 ; 10.816 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
; s3[*]      ; microc:microc_|registro:PC_|q[0] ; 9.627  ; 9.627  ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s3[0]     ; microc:microc_|registro:PC_|q[0] ; 10.077 ; 10.077 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s3[1]     ; microc:microc_|registro:PC_|q[0] ; 9.998  ; 9.998  ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s3[2]     ; microc:microc_|registro:PC_|q[0] ; 9.627  ; 9.627  ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s3[3]     ; microc:microc_|registro:PC_|q[0] ; 10.161 ; 10.161 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s3[4]     ; microc:microc_|registro:PC_|q[0] ; 10.367 ; 10.367 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s3[5]     ; microc:microc_|registro:PC_|q[0] ; 10.038 ; 10.038 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s3[6]     ; microc:microc_|registro:PC_|q[0] ; 9.782  ; 9.782  ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s3[7]     ; microc:microc_|registro:PC_|q[0] ; 9.755  ; 9.755  ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
; s4[*]      ; microc:microc_|registro:PC_|q[0] ; 9.598  ; 9.598  ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s4[0]     ; microc:microc_|registro:PC_|q[0] ; 9.598  ; 9.598  ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s4[1]     ; microc:microc_|registro:PC_|q[0] ; 10.518 ; 10.518 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s4[2]     ; microc:microc_|registro:PC_|q[0] ; 10.529 ; 10.529 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s4[3]     ; microc:microc_|registro:PC_|q[0] ; 10.299 ; 10.299 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s4[4]     ; microc:microc_|registro:PC_|q[0] ; 10.319 ; 10.319 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s4[5]     ; microc:microc_|registro:PC_|q[0] ; 10.372 ; 10.372 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s4[6]     ; microc:microc_|registro:PC_|q[0] ; 9.982  ; 9.982  ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s4[7]     ; microc:microc_|registro:PC_|q[0] ; 9.890  ; 9.890  ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
; opcode[*]  ; microc:microc_|registro:PC_|q[0] ; 8.148  ; 7.955  ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  opcode[0] ; microc:microc_|registro:PC_|q[0] ; 9.484  ; 9.617  ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  opcode[1] ; microc:microc_|registro:PC_|q[0] ; 9.344  ; 10.672 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  opcode[2] ; microc:microc_|registro:PC_|q[0] ; 9.454  ; 10.457 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  opcode[3] ; microc:microc_|registro:PC_|q[0] ; 10.373 ; 9.491  ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  opcode[4] ; microc:microc_|registro:PC_|q[0] ; 8.939  ; 7.955  ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  opcode[5] ; microc:microc_|registro:PC_|q[0] ; 8.148  ; 9.322  ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
; s1[*]      ; microc:microc_|registro:PC_|q[0] ; 11.132 ; 11.132 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s1[0]     ; microc:microc_|registro:PC_|q[0] ; 11.132 ; 11.132 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s1[1]     ; microc:microc_|registro:PC_|q[0] ; 11.227 ; 11.227 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s1[2]     ; microc:microc_|registro:PC_|q[0] ; 11.198 ; 11.198 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s1[3]     ; microc:microc_|registro:PC_|q[0] ; 11.185 ; 11.185 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s1[4]     ; microc:microc_|registro:PC_|q[0] ; 11.147 ; 11.147 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s1[5]     ; microc:microc_|registro:PC_|q[0] ; 11.365 ; 11.365 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s1[6]     ; microc:microc_|registro:PC_|q[0] ; 11.241 ; 11.241 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s1[7]     ; microc:microc_|registro:PC_|q[0] ; 11.181 ; 11.181 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
; s2[*]      ; microc:microc_|registro:PC_|q[0] ; 10.209 ; 10.209 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s2[0]     ; microc:microc_|registro:PC_|q[0] ; 11.368 ; 11.368 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s2[1]     ; microc:microc_|registro:PC_|q[0] ; 10.676 ; 10.676 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s2[2]     ; microc:microc_|registro:PC_|q[0] ; 10.209 ; 10.209 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s2[3]     ; microc:microc_|registro:PC_|q[0] ; 10.580 ; 10.580 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s2[4]     ; microc:microc_|registro:PC_|q[0] ; 10.720 ; 10.720 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s2[5]     ; microc:microc_|registro:PC_|q[0] ; 10.690 ; 10.690 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s2[6]     ; microc:microc_|registro:PC_|q[0] ; 11.016 ; 11.016 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s2[7]     ; microc:microc_|registro:PC_|q[0] ; 10.535 ; 10.535 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
; s3[*]      ; microc:microc_|registro:PC_|q[0] ; 9.908  ; 9.908  ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s3[0]     ; microc:microc_|registro:PC_|q[0] ; 10.358 ; 10.358 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s3[1]     ; microc:microc_|registro:PC_|q[0] ; 10.279 ; 10.279 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s3[2]     ; microc:microc_|registro:PC_|q[0] ; 9.908  ; 9.908  ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s3[3]     ; microc:microc_|registro:PC_|q[0] ; 10.442 ; 10.442 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s3[4]     ; microc:microc_|registro:PC_|q[0] ; 10.648 ; 10.648 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s3[5]     ; microc:microc_|registro:PC_|q[0] ; 10.319 ; 10.319 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s3[6]     ; microc:microc_|registro:PC_|q[0] ; 10.063 ; 10.063 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s3[7]     ; microc:microc_|registro:PC_|q[0] ; 10.036 ; 10.036 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
; s4[*]      ; microc:microc_|registro:PC_|q[0] ; 9.317  ; 9.317  ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s4[0]     ; microc:microc_|registro:PC_|q[0] ; 9.317  ; 9.317  ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s4[1]     ; microc:microc_|registro:PC_|q[0] ; 10.237 ; 10.237 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s4[2]     ; microc:microc_|registro:PC_|q[0] ; 10.248 ; 10.248 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s4[3]     ; microc:microc_|registro:PC_|q[0] ; 10.018 ; 10.018 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s4[4]     ; microc:microc_|registro:PC_|q[0] ; 10.038 ; 10.038 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s4[5]     ; microc:microc_|registro:PC_|q[0] ; 10.091 ; 10.091 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s4[6]     ; microc:microc_|registro:PC_|q[0] ; 9.701  ; 9.701  ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s4[7]     ; microc:microc_|registro:PC_|q[0] ; 9.609  ; 9.609  ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
+------------+----------------------------------+--------+--------+------------+----------------------------------------+


+-----------------------------------------------------------------+
; Fast Model Setup Summary                                        ;
+----------------------------------------+--------+---------------+
; Clock                                  ; Slack  ; End Point TNS ;
+----------------------------------------+--------+---------------+
; clk                                    ; -4.257 ; -539.995      ;
; microc:microc_|registro:PC_|q[0]       ; -2.253 ; -84.073       ;
; reset                                  ; 1.797  ; 0.000         ;
; VGA_CLOCK                              ; 17.543 ; 0.000         ;
; VGA1|mypll|altpll_component|pll|clk[0] ; 36.183 ; 0.000         ;
+----------------------------------------+--------+---------------+


+-----------------------------------------------------------------+
; Fast Model Hold Summary                                         ;
+----------------------------------------+--------+---------------+
; Clock                                  ; Slack  ; End Point TNS ;
+----------------------------------------+--------+---------------+
; microc:microc_|registro:PC_|q[0]       ; -3.744 ; -112.134      ;
; reset                                  ; -3.190 ; -29.070       ;
; clk                                    ; -0.696 ; -15.259       ;
; VGA1|mypll|altpll_component|pll|clk[0] ; 0.215  ; 0.000         ;
; VGA_CLOCK                              ; 2.318  ; 0.000         ;
+----------------------------------------+--------+---------------+


+-----------------------------------------------------------------+
; Fast Model Recovery Summary                                     ;
+----------------------------------------+--------+---------------+
; Clock                                  ; Slack  ; End Point TNS ;
+----------------------------------------+--------+---------------+
; VGA1|mypll|altpll_component|pll|clk[0] ; -1.143 ; -21.405       ;
; clk                                    ; 0.291  ; 0.000         ;
; microc:microc_|registro:PC_|q[0]       ; 0.498  ; 0.000         ;
; reset                                  ; 2.495  ; 0.000         ;
+----------------------------------------+--------+---------------+


+-----------------------------------------------------------------+
; Fast Model Removal Summary                                      ;
+----------------------------------------+--------+---------------+
; Clock                                  ; Slack  ; End Point TNS ;
+----------------------------------------+--------+---------------+
; microc:microc_|registro:PC_|q[0]       ; -2.965 ; -115.384      ;
; reset                                  ; -2.130 ; -21.285       ;
; clk                                    ; -0.013 ; -0.013        ;
; VGA1|mypll|altpll_component|pll|clk[0] ; 1.426  ; 0.000         ;
+----------------------------------------+--------+---------------+


+-----------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                          ;
+----------------------------------------+--------+---------------+
; Clock                                  ; Slack  ; End Point TNS ;
+----------------------------------------+--------+---------------+
; microc:microc_|registro:PC_|q[0]       ; -1.504 ; -495.240      ;
; clk                                    ; -1.222 ; -140.222      ;
; reset                                  ; -1.222 ; -11.222       ;
; VGA_CLOCK                              ; 7.620  ; 0.000         ;
; VGA1|mypll|altpll_component|pll|clk[0] ; 17.873 ; 0.000         ;
+----------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk'                                                                                                                                  ;
+--------+----------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.257 ; microc:microc_|registro:PC_|q[9] ; microc:microc_|regfile:banco_|regb~56  ; clk          ; clk         ; 1.000        ; 0.399      ; 5.688      ;
; -4.249 ; microc:microc_|registro:PC_|q[1] ; microc:microc_|regfile:banco_|regb~56  ; clk          ; clk         ; 1.000        ; 0.438      ; 5.719      ;
; -4.247 ; microc:microc_|registro:PC_|q[4] ; microc:microc_|regfile:banco_|regb~56  ; clk          ; clk         ; 1.000        ; 0.438      ; 5.717      ;
; -4.240 ; microc:microc_|registro:PC_|q[8] ; microc:microc_|regfile:banco_|regb~56  ; clk          ; clk         ; 1.000        ; 0.399      ; 5.671      ;
; -4.234 ; microc:microc_|registro:PC_|q[2] ; microc:microc_|regfile:banco_|regb~56  ; clk          ; clk         ; 1.000        ; 0.438      ; 5.704      ;
; -4.193 ; microc:microc_|registro:PC_|q[2] ; microc:microc_|regfile:banco_|regb~45  ; clk          ; clk         ; 1.000        ; 0.303      ; 5.528      ;
; -4.185 ; microc:microc_|registro:PC_|q[3] ; microc:microc_|regfile:banco_|regb~31  ; clk          ; clk         ; 1.000        ; 0.443      ; 5.660      ;
; -4.185 ; microc:microc_|registro:PC_|q[3] ; microc:microc_|regfile:banco_|regb~95  ; clk          ; clk         ; 1.000        ; 0.443      ; 5.660      ;
; -4.175 ; microc:microc_|registro:PC_|q[9] ; microc:microc_|regfile:banco_|regb~48  ; clk          ; clk         ; 1.000        ; 0.478      ; 5.685      ;
; -4.169 ; microc:microc_|registro:PC_|q[6] ; microc:microc_|regfile:banco_|regb~56  ; clk          ; clk         ; 1.000        ; 0.399      ; 5.600      ;
; -4.167 ; microc:microc_|registro:PC_|q[1] ; microc:microc_|regfile:banco_|regb~48  ; clk          ; clk         ; 1.000        ; 0.517      ; 5.716      ;
; -4.165 ; microc:microc_|registro:PC_|q[4] ; microc:microc_|regfile:banco_|regb~48  ; clk          ; clk         ; 1.000        ; 0.517      ; 5.714      ;
; -4.163 ; microc:microc_|registro:PC_|q[3] ; microc:microc_|regfile:banco_|regb~56  ; clk          ; clk         ; 1.000        ; 0.437      ; 5.632      ;
; -4.161 ; microc:microc_|registro:PC_|q[9] ; microc:microc_|regfile:banco_|regb~88  ; clk          ; clk         ; 1.000        ; 0.509      ; 5.702      ;
; -4.158 ; microc:microc_|registro:PC_|q[8] ; microc:microc_|regfile:banco_|regb~48  ; clk          ; clk         ; 1.000        ; 0.478      ; 5.668      ;
; -4.153 ; microc:microc_|registro:PC_|q[1] ; microc:microc_|regfile:banco_|regb~88  ; clk          ; clk         ; 1.000        ; 0.548      ; 5.733      ;
; -4.152 ; microc:microc_|registro:PC_|q[2] ; microc:microc_|regfile:banco_|regb~48  ; clk          ; clk         ; 1.000        ; 0.517      ; 5.701      ;
; -4.151 ; microc:microc_|registro:PC_|q[4] ; microc:microc_|regfile:banco_|regb~88  ; clk          ; clk         ; 1.000        ; 0.548      ; 5.731      ;
; -4.146 ; microc:microc_|registro:PC_|q[9] ; microc:microc_|regfile:banco_|regb~16  ; clk          ; clk         ; 1.000        ; 0.505      ; 5.683      ;
; -4.146 ; microc:microc_|registro:PC_|q[1] ; microc:microc_|regfile:banco_|regb~45  ; clk          ; clk         ; 1.000        ; 0.303      ; 5.481      ;
; -4.144 ; microc:microc_|registro:PC_|q[8] ; microc:microc_|regfile:banco_|regb~88  ; clk          ; clk         ; 1.000        ; 0.509      ; 5.685      ;
; -4.144 ; microc:microc_|registro:PC_|q[4] ; microc:microc_|regfile:banco_|regb~45  ; clk          ; clk         ; 1.000        ; 0.303      ; 5.479      ;
; -4.142 ; microc:microc_|registro:PC_|q[2] ; microc:microc_|regfile:banco_|regb~31  ; clk          ; clk         ; 1.000        ; 0.444      ; 5.618      ;
; -4.142 ; microc:microc_|registro:PC_|q[2] ; microc:microc_|regfile:banco_|regb~95  ; clk          ; clk         ; 1.000        ; 0.444      ; 5.618      ;
; -4.138 ; microc:microc_|registro:PC_|q[2] ; microc:microc_|regfile:banco_|regb~88  ; clk          ; clk         ; 1.000        ; 0.548      ; 5.718      ;
; -4.138 ; microc:microc_|registro:PC_|q[1] ; microc:microc_|regfile:banco_|regb~16  ; clk          ; clk         ; 1.000        ; 0.544      ; 5.714      ;
; -4.136 ; microc:microc_|registro:PC_|q[4] ; microc:microc_|regfile:banco_|regb~16  ; clk          ; clk         ; 1.000        ; 0.544      ; 5.712      ;
; -4.133 ; microc:microc_|registro:PC_|q[3] ; microc:microc_|regfile:banco_|regb~45  ; clk          ; clk         ; 1.000        ; 0.302      ; 5.467      ;
; -4.132 ; microc:microc_|registro:PC_|q[2] ; microc:microc_|regfile:banco_|regb~91  ; clk          ; clk         ; 1.000        ; 0.548      ; 5.712      ;
; -4.129 ; microc:microc_|registro:PC_|q[8] ; microc:microc_|regfile:banco_|regb~16  ; clk          ; clk         ; 1.000        ; 0.505      ; 5.666      ;
; -4.127 ; microc:microc_|registro:PC_|q[2] ; microc:microc_|regfile:banco_|regb~107 ; clk          ; clk         ; 1.000        ; 0.522      ; 5.681      ;
; -4.127 ; microc:microc_|registro:PC_|q[3] ; microc:microc_|regfile:banco_|regb~63  ; clk          ; clk         ; 1.000        ; 0.437      ; 5.596      ;
; -4.125 ; microc:microc_|registro:PC_|q[9] ; microc:microc_|regfile:banco_|regb~31  ; clk          ; clk         ; 1.000        ; 0.405      ; 5.562      ;
; -4.125 ; microc:microc_|registro:PC_|q[9] ; microc:microc_|regfile:banco_|regb~95  ; clk          ; clk         ; 1.000        ; 0.405      ; 5.562      ;
; -4.123 ; microc:microc_|registro:PC_|q[7] ; microc:microc_|regfile:banco_|regb~56  ; clk          ; clk         ; 1.000        ; 0.399      ; 5.554      ;
; -4.123 ; microc:microc_|registro:PC_|q[2] ; microc:microc_|regfile:banco_|regb~16  ; clk          ; clk         ; 1.000        ; 0.544      ; 5.699      ;
; -4.119 ; microc:microc_|registro:PC_|q[9] ; microc:microc_|regfile:banco_|regb~72  ; clk          ; clk         ; 1.000        ; 0.507      ; 5.658      ;
; -4.111 ; microc:microc_|registro:PC_|q[1] ; microc:microc_|regfile:banco_|regb~72  ; clk          ; clk         ; 1.000        ; 0.546      ; 5.689      ;
; -4.109 ; microc:microc_|registro:PC_|q[3] ; microc:microc_|regfile:banco_|regb~55  ; clk          ; clk         ; 1.000        ; 0.516      ; 5.657      ;
; -4.109 ; microc:microc_|registro:PC_|q[4] ; microc:microc_|regfile:banco_|regb~72  ; clk          ; clk         ; 1.000        ; 0.546      ; 5.687      ;
; -4.108 ; microc:microc_|registro:PC_|q[8] ; microc:microc_|regfile:banco_|regb~31  ; clk          ; clk         ; 1.000        ; 0.405      ; 5.545      ;
; -4.108 ; microc:microc_|registro:PC_|q[8] ; microc:microc_|regfile:banco_|regb~95  ; clk          ; clk         ; 1.000        ; 0.405      ; 5.545      ;
; -4.104 ; microc:microc_|registro:PC_|q[2] ; microc:microc_|regfile:banco_|regb~75  ; clk          ; clk         ; 1.000        ; 0.546      ; 5.682      ;
; -4.102 ; microc:microc_|registro:PC_|q[8] ; microc:microc_|regfile:banco_|regb~72  ; clk          ; clk         ; 1.000        ; 0.507      ; 5.641      ;
; -4.096 ; microc:microc_|registro:PC_|q[2] ; microc:microc_|regfile:banco_|regb~72  ; clk          ; clk         ; 1.000        ; 0.546      ; 5.674      ;
; -4.095 ; microc:microc_|registro:PC_|q[1] ; microc:microc_|regfile:banco_|regb~31  ; clk          ; clk         ; 1.000        ; 0.444      ; 5.571      ;
; -4.095 ; microc:microc_|registro:PC_|q[1] ; microc:microc_|regfile:banco_|regb~95  ; clk          ; clk         ; 1.000        ; 0.444      ; 5.571      ;
; -4.093 ; microc:microc_|registro:PC_|q[4] ; microc:microc_|regfile:banco_|regb~31  ; clk          ; clk         ; 1.000        ; 0.444      ; 5.569      ;
; -4.093 ; microc:microc_|registro:PC_|q[4] ; microc:microc_|regfile:banco_|regb~95  ; clk          ; clk         ; 1.000        ; 0.444      ; 5.569      ;
; -4.087 ; microc:microc_|registro:PC_|q[6] ; microc:microc_|regfile:banco_|regb~48  ; clk          ; clk         ; 1.000        ; 0.478      ; 5.597      ;
; -4.085 ; microc:microc_|registro:PC_|q[1] ; microc:microc_|regfile:banco_|regb~91  ; clk          ; clk         ; 1.000        ; 0.548      ; 5.665      ;
; -4.084 ; microc:microc_|registro:PC_|q[2] ; microc:microc_|regfile:banco_|regb~63  ; clk          ; clk         ; 1.000        ; 0.438      ; 5.554      ;
; -4.083 ; microc:microc_|registro:PC_|q[4] ; microc:microc_|regfile:banco_|regb~91  ; clk          ; clk         ; 1.000        ; 0.548      ; 5.663      ;
; -4.081 ; microc:microc_|registro:PC_|q[3] ; microc:microc_|regfile:banco_|regb~23  ; clk          ; clk         ; 1.000        ; 0.543      ; 5.656      ;
; -4.081 ; microc:microc_|registro:PC_|q[3] ; microc:microc_|regfile:banco_|regb~48  ; clk          ; clk         ; 1.000        ; 0.516      ; 5.629      ;
; -4.080 ; microc:microc_|registro:PC_|q[1] ; microc:microc_|regfile:banco_|regb~107 ; clk          ; clk         ; 1.000        ; 0.522      ; 5.634      ;
; -4.078 ; microc:microc_|registro:PC_|q[4] ; microc:microc_|regfile:banco_|regb~107 ; clk          ; clk         ; 1.000        ; 0.522      ; 5.632      ;
; -4.073 ; microc:microc_|registro:PC_|q[6] ; microc:microc_|regfile:banco_|regb~88  ; clk          ; clk         ; 1.000        ; 0.509      ; 5.614      ;
; -4.073 ; microc:microc_|registro:PC_|q[9] ; microc:microc_|regfile:banco_|regb~45  ; clk          ; clk         ; 1.000        ; 0.264      ; 5.369      ;
; -4.067 ; microc:microc_|registro:PC_|q[3] ; microc:microc_|regfile:banco_|regb~88  ; clk          ; clk         ; 1.000        ; 0.547      ; 5.646      ;
; -4.067 ; microc:microc_|registro:PC_|q[9] ; microc:microc_|regfile:banco_|regb~63  ; clk          ; clk         ; 1.000        ; 0.399      ; 5.498      ;
; -4.066 ; microc:microc_|registro:PC_|q[2] ; microc:microc_|regfile:banco_|regb~55  ; clk          ; clk         ; 1.000        ; 0.517      ; 5.615      ;
; -4.065 ; microc:microc_|registro:PC_|q[9] ; microc:microc_|regfile:banco_|regb~40  ; clk          ; clk         ; 1.000        ; 0.525      ; 5.622      ;
; -4.061 ; microc:microc_|registro:PC_|q[3] ; microc:microc_|regfile:banco_|regb~111 ; clk          ; clk         ; 1.000        ; 0.603      ; 5.696      ;
; -4.058 ; microc:microc_|registro:PC_|q[6] ; microc:microc_|regfile:banco_|regb~16  ; clk          ; clk         ; 1.000        ; 0.505      ; 5.595      ;
; -4.057 ; microc:microc_|registro:PC_|q[1] ; microc:microc_|regfile:banco_|regb~89  ; clk          ; clk         ; 1.000        ; 0.548      ; 5.637      ;
; -4.057 ; microc:microc_|registro:PC_|q[2] ; microc:microc_|regfile:banco_|regb~61  ; clk          ; clk         ; 1.000        ; 0.438      ; 5.527      ;
; -4.057 ; microc:microc_|registro:PC_|q[1] ; microc:microc_|regfile:banco_|regb~75  ; clk          ; clk         ; 1.000        ; 0.546      ; 5.635      ;
; -4.057 ; microc:microc_|registro:PC_|q[1] ; microc:microc_|regfile:banco_|regb~40  ; clk          ; clk         ; 1.000        ; 0.564      ; 5.653      ;
; -4.056 ; microc:microc_|registro:PC_|q[8] ; microc:microc_|regfile:banco_|regb~45  ; clk          ; clk         ; 1.000        ; 0.264      ; 5.352      ;
; -4.055 ; microc:microc_|registro:PC_|q[4] ; microc:microc_|regfile:banco_|regb~89  ; clk          ; clk         ; 1.000        ; 0.548      ; 5.635      ;
; -4.055 ; microc:microc_|registro:PC_|q[4] ; microc:microc_|regfile:banco_|regb~75  ; clk          ; clk         ; 1.000        ; 0.546      ; 5.633      ;
; -4.055 ; microc:microc_|registro:PC_|q[4] ; microc:microc_|regfile:banco_|regb~40  ; clk          ; clk         ; 1.000        ; 0.564      ; 5.651      ;
; -4.054 ; microc:microc_|registro:PC_|q[1] ; microc:microc_|regfile:banco_|regb~90  ; clk          ; clk         ; 1.000        ; 0.548      ; 5.634      ;
; -4.052 ; microc:microc_|registro:PC_|q[3] ; microc:microc_|regfile:banco_|regb~16  ; clk          ; clk         ; 1.000        ; 0.543      ; 5.627      ;
; -4.052 ; microc:microc_|registro:PC_|q[4] ; microc:microc_|regfile:banco_|regb~90  ; clk          ; clk         ; 1.000        ; 0.548      ; 5.632      ;
; -4.050 ; microc:microc_|registro:PC_|q[8] ; microc:microc_|regfile:banco_|regb~63  ; clk          ; clk         ; 1.000        ; 0.399      ; 5.481      ;
; -4.049 ; microc:microc_|registro:PC_|q[9] ; microc:microc_|regfile:banco_|regb~96  ; clk          ; clk         ; 1.000        ; 0.500      ; 5.581      ;
; -4.049 ; microc:microc_|registro:PC_|q[9] ; microc:microc_|regfile:banco_|regb~55  ; clk          ; clk         ; 1.000        ; 0.478      ; 5.559      ;
; -4.048 ; microc:microc_|registro:PC_|q[8] ; microc:microc_|regfile:banco_|regb~40  ; clk          ; clk         ; 1.000        ; 0.525      ; 5.605      ;
; -4.047 ; microc:microc_|registro:PC_|q[9] ; microc:microc_|regfile:banco_|regb~104 ; clk          ; clk         ; 1.000        ; 0.565      ; 5.644      ;
; -4.047 ; microc:microc_|registro:PC_|q[2] ; microc:microc_|registro:ffzero|q[0]    ; clk          ; clk         ; 1.000        ; 0.106      ; 5.185      ;
; -4.047 ; microc:microc_|registro:PC_|q[2] ; microc:microc_|regfile:banco_|regb~90  ; clk          ; clk         ; 1.000        ; 0.548      ; 5.627      ;
; -4.045 ; microc:microc_|registro:PC_|q[2] ; microc:microc_|regfile:banco_|regb~84  ; clk          ; clk         ; 1.000        ; 0.400      ; 5.477      ;
; -4.044 ; microc:microc_|registro:PC_|q[3] ; microc:microc_|regfile:banco_|regb~90  ; clk          ; clk         ; 1.000        ; 0.547      ; 5.623      ;
; -4.042 ; microc:microc_|registro:PC_|q[2] ; microc:microc_|regfile:banco_|regb~89  ; clk          ; clk         ; 1.000        ; 0.548      ; 5.622      ;
; -4.042 ; microc:microc_|registro:PC_|q[2] ; microc:microc_|regfile:banco_|regb~40  ; clk          ; clk         ; 1.000        ; 0.564      ; 5.638      ;
; -4.041 ; microc:microc_|registro:PC_|q[7] ; microc:microc_|regfile:banco_|regb~48  ; clk          ; clk         ; 1.000        ; 0.478      ; 5.551      ;
; -4.041 ; microc:microc_|registro:PC_|q[5] ; microc:microc_|regfile:banco_|regb~31  ; clk          ; clk         ; 1.000        ; 0.405      ; 5.478      ;
; -4.041 ; microc:microc_|registro:PC_|q[5] ; microc:microc_|regfile:banco_|regb~95  ; clk          ; clk         ; 1.000        ; 0.405      ; 5.478      ;
; -4.041 ; microc:microc_|registro:PC_|q[1] ; microc:microc_|regfile:banco_|regb~96  ; clk          ; clk         ; 1.000        ; 0.539      ; 5.612      ;
; -4.040 ; microc:microc_|registro:PC_|q[1] ; microc:microc_|regfile:banco_|regb~50  ; clk          ; clk         ; 1.000        ; 0.543      ; 5.615      ;
; -4.040 ; microc:microc_|registro:PC_|q[2] ; microc:microc_|regfile:banco_|regb~116 ; clk          ; clk         ; 1.000        ; 0.403      ; 5.475      ;
; -4.039 ; microc:microc_|registro:PC_|q[1] ; microc:microc_|regfile:banco_|regb~98  ; clk          ; clk         ; 1.000        ; 0.539      ; 5.610      ;
; -4.039 ; microc:microc_|registro:PC_|q[1] ; microc:microc_|regfile:banco_|regb~104 ; clk          ; clk         ; 1.000        ; 0.604      ; 5.675      ;
; -4.039 ; microc:microc_|registro:PC_|q[4] ; microc:microc_|regfile:banco_|regb~96  ; clk          ; clk         ; 1.000        ; 0.539      ; 5.610      ;
; -4.038 ; microc:microc_|registro:PC_|q[2] ; microc:microc_|regfile:banco_|regb~23  ; clk          ; clk         ; 1.000        ; 0.544      ; 5.614      ;
; -4.038 ; microc:microc_|registro:PC_|q[4] ; microc:microc_|regfile:banco_|regb~50  ; clk          ; clk         ; 1.000        ; 0.543      ; 5.613      ;
; -4.037 ; microc:microc_|registro:PC_|q[6] ; microc:microc_|regfile:banco_|regb~31  ; clk          ; clk         ; 1.000        ; 0.405      ; 5.474      ;
; -4.037 ; microc:microc_|registro:PC_|q[6] ; microc:microc_|regfile:banco_|regb~95  ; clk          ; clk         ; 1.000        ; 0.405      ; 5.474      ;
+--------+----------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'microc:microc_|registro:PC_|q[0]'                                                                                                                     ;
+--------+----------------------------------+-----------------------------------+--------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                           ; Launch Clock ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+-----------------------------------+--------------+----------------------------------+--------------+------------+------------+
; -2.253 ; microc:microc_|registro:PC_|q[9] ; e_s:e_s_|mux_out:mux_salida|d1[1] ; clk          ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 1.194      ; 3.603      ;
; -2.236 ; microc:microc_|registro:PC_|q[8] ; e_s:e_s_|mux_out:mux_salida|d1[1] ; clk          ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 1.194      ; 3.586      ;
; -2.223 ; microc:microc_|registro:PC_|q[9] ; e_s:e_s_|mux_out:mux_salida|d3[1] ; clk          ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 1.227      ; 3.608      ;
; -2.206 ; microc:microc_|registro:PC_|q[8] ; e_s:e_s_|mux_out:mux_salida|d3[1] ; clk          ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 1.227      ; 3.591      ;
; -2.204 ; microc:microc_|registro:PC_|q[9] ; e_s:e_s_|mux_out:mux_salida|d2[1] ; clk          ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 1.633      ; 3.935      ;
; -2.187 ; microc:microc_|registro:PC_|q[8] ; e_s:e_s_|mux_out:mux_salida|d2[1] ; clk          ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 1.633      ; 3.918      ;
; -2.180 ; microc:microc_|registro:PC_|q[9] ; e_s:e_s_|mux_out:mux_salida|d0[1] ; clk          ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 1.606      ; 3.881      ;
; -2.165 ; microc:microc_|registro:PC_|q[6] ; e_s:e_s_|mux_out:mux_salida|d1[1] ; clk          ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 1.194      ; 3.515      ;
; -2.163 ; microc:microc_|registro:PC_|q[8] ; e_s:e_s_|mux_out:mux_salida|d0[1] ; clk          ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 1.606      ; 3.864      ;
; -2.159 ; microc:microc_|registro:PC_|q[3] ; e_s:e_s_|mux_out:mux_salida|d1[1] ; clk          ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 1.232      ; 3.547      ;
; -2.148 ; microc:microc_|registro:PC_|q[1] ; e_s:e_s_|mux_out:mux_salida|d1[1] ; clk          ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 1.233      ; 3.537      ;
; -2.145 ; microc:microc_|registro:PC_|q[1] ; e_s:e_s_|mux_out:mux_salida|d1[0] ; clk          ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 1.219      ; 3.523      ;
; -2.135 ; microc:microc_|registro:PC_|q[6] ; e_s:e_s_|mux_out:mux_salida|d3[1] ; clk          ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 1.227      ; 3.520      ;
; -2.129 ; microc:microc_|registro:PC_|q[3] ; e_s:e_s_|mux_out:mux_salida|d3[1] ; clk          ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 1.265      ; 3.552      ;
; -2.122 ; microc:microc_|registro:PC_|q[2] ; e_s:e_s_|mux_out:mux_salida|d1[1] ; clk          ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 1.233      ; 3.511      ;
; -2.119 ; microc:microc_|registro:PC_|q[7] ; e_s:e_s_|mux_out:mux_salida|d1[1] ; clk          ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 1.194      ; 3.469      ;
; -2.118 ; microc:microc_|registro:PC_|q[1] ; e_s:e_s_|mux_out:mux_salida|d3[0] ; clk          ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 1.242      ; 3.517      ;
; -2.118 ; microc:microc_|registro:PC_|q[1] ; e_s:e_s_|mux_out:mux_salida|d3[1] ; clk          ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 1.266      ; 3.542      ;
; -2.116 ; microc:microc_|registro:PC_|q[6] ; e_s:e_s_|mux_out:mux_salida|d2[1] ; clk          ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 1.633      ; 3.847      ;
; -2.110 ; microc:microc_|registro:PC_|q[3] ; e_s:e_s_|mux_out:mux_salida|d2[1] ; clk          ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 1.671      ; 3.879      ;
; -2.109 ; microc:microc_|registro:PC_|q[1] ; e_s:e_s_|mux_out:mux_salida|d3[7] ; clk          ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 1.296      ; 3.542      ;
; -2.101 ; microc:microc_|registro:PC_|q[1] ; e_s:e_s_|mux_out:mux_salida|d3[4] ; clk          ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 1.242      ; 3.492      ;
; -2.099 ; microc:microc_|registro:PC_|q[1] ; e_s:e_s_|mux_out:mux_salida|d1[6] ; clk          ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 1.233      ; 3.488      ;
; -2.099 ; microc:microc_|registro:PC_|q[1] ; e_s:e_s_|mux_out:mux_salida|d2[1] ; clk          ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 1.672      ; 3.869      ;
; -2.095 ; microc:microc_|registro:PC_|q[1] ; e_s:e_s_|mux_out:mux_salida|d1[7] ; clk          ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 1.227      ; 3.546      ;
; -2.094 ; microc:microc_|registro:PC_|q[1] ; e_s:e_s_|mux_out:mux_salida|d0[7] ; clk          ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 1.577      ; 3.810      ;
; -2.092 ; microc:microc_|registro:PC_|q[1] ; e_s:e_s_|mux_out:mux_salida|d1[2] ; clk          ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 1.281      ; 3.479      ;
; -2.092 ; microc:microc_|registro:PC_|q[6] ; e_s:e_s_|mux_out:mux_salida|d0[1] ; clk          ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 1.606      ; 3.793      ;
; -2.092 ; microc:microc_|registro:PC_|q[2] ; e_s:e_s_|mux_out:mux_salida|d3[1] ; clk          ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 1.266      ; 3.516      ;
; -2.089 ; microc:microc_|registro:PC_|q[7] ; e_s:e_s_|mux_out:mux_salida|d3[1] ; clk          ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 1.227      ; 3.474      ;
; -2.086 ; microc:microc_|registro:PC_|q[3] ; e_s:e_s_|mux_out:mux_salida|d0[1] ; clk          ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 1.644      ; 3.825      ;
; -2.084 ; microc:microc_|registro:PC_|q[1] ; e_s:e_s_|mux_out:mux_salida|d1[3] ; clk          ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 1.225      ; 3.464      ;
; -2.079 ; microc:microc_|registro:PC_|q[1] ; e_s:e_s_|mux_out:mux_salida|d3[2] ; clk          ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 1.308      ; 3.494      ;
; -2.079 ; microc:microc_|registro:PC_|q[4] ; e_s:e_s_|mux_out:mux_salida|d1[1] ; clk          ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 1.233      ; 3.468      ;
; -2.076 ; microc:microc_|registro:PC_|q[1] ; e_s:e_s_|mux_out:mux_salida|d3[3] ; clk          ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 1.240      ; 3.470      ;
; -2.075 ; microc:microc_|registro:PC_|q[1] ; e_s:e_s_|mux_out:mux_salida|d2[6] ; clk          ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 1.622      ; 3.843      ;
; -2.075 ; microc:microc_|registro:PC_|q[1] ; e_s:e_s_|mux_out:mux_salida|d0[1] ; clk          ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 1.645      ; 3.815      ;
; -2.073 ; microc:microc_|registro:PC_|q[2] ; e_s:e_s_|mux_out:mux_salida|d2[1] ; clk          ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 1.672      ; 3.843      ;
; -2.070 ; microc:microc_|registro:PC_|q[1] ; e_s:e_s_|mux_out:mux_salida|d1[4] ; clk          ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 1.227      ; 3.453      ;
; -2.070 ; microc:microc_|registro:PC_|q[7] ; e_s:e_s_|mux_out:mux_salida|d2[1] ; clk          ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 1.633      ; 3.801      ;
; -2.049 ; microc:microc_|registro:PC_|q[4] ; e_s:e_s_|mux_out:mux_salida|d3[1] ; clk          ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 1.266      ; 3.473      ;
; -2.049 ; microc:microc_|registro:PC_|q[2] ; e_s:e_s_|mux_out:mux_salida|d0[1] ; clk          ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 1.645      ; 3.789      ;
; -2.046 ; microc:microc_|registro:PC_|q[7] ; e_s:e_s_|mux_out:mux_salida|d0[1] ; clk          ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 1.606      ; 3.747      ;
; -2.041 ; microc:microc_|registro:PC_|q[1] ; e_s:e_s_|mux_out:mux_salida|d3[6] ; clk          ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 1.264      ; 3.464      ;
; -2.040 ; microc:microc_|registro:PC_|q[1] ; e_s:e_s_|mux_out:mux_salida|d3[5] ; clk          ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 1.233      ; 3.500      ;
; -2.033 ; microc:microc_|registro:PC_|q[1] ; e_s:e_s_|mux_out:mux_salida|d2[7] ; clk          ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 1.608      ; 3.801      ;
; -2.030 ; microc:microc_|registro:PC_|q[4] ; e_s:e_s_|mux_out:mux_salida|d2[1] ; clk          ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 1.672      ; 3.800      ;
; -2.029 ; microc:microc_|registro:PC_|q[1] ; e_s:e_s_|mux_out:mux_salida|d0[0] ; clk          ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 1.607      ; 3.785      ;
; -2.025 ; microc:microc_|registro:PC_|q[1] ; e_s:e_s_|mux_out:mux_salida|d2[0] ; clk          ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 1.621      ; 3.802      ;
; -2.011 ; microc:microc_|registro:PC_|q[5] ; e_s:e_s_|mux_out:mux_salida|d1[1] ; clk          ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 1.194      ; 3.361      ;
; -2.008 ; microc:microc_|registro:PC_|q[1] ; e_s:e_s_|mux_out:mux_salida|d0[5] ; clk          ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 1.608      ; 3.769      ;
; -2.006 ; microc:microc_|registro:PC_|q[4] ; e_s:e_s_|mux_out:mux_salida|d0[1] ; clk          ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 1.645      ; 3.746      ;
; -1.996 ; microc:microc_|registro:PC_|q[2] ; e_s:e_s_|mux_out:mux_salida|d1[0] ; clk          ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 1.219      ; 3.374      ;
; -1.995 ; microc:microc_|registro:PC_|q[1] ; e_s:e_s_|mux_out:mux_salida|d0[2] ; clk          ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 1.580      ; 3.794      ;
; -1.991 ; microc:microc_|registro:PC_|q[1] ; e_s:e_s_|mux_out:mux_salida|d0[3] ; clk          ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 1.645      ; 3.734      ;
; -1.989 ; microc:microc_|registro:PC_|q[1] ; e_s:e_s_|mux_out:mux_salida|d1[5] ; clk          ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 1.275      ; 3.493      ;
; -1.981 ; microc:microc_|registro:PC_|q[1] ; e_s:e_s_|mux_out:mux_salida|d0[6] ; clk          ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 1.700      ; 3.842      ;
; -1.981 ; microc:microc_|registro:PC_|q[5] ; e_s:e_s_|mux_out:mux_salida|d3[1] ; clk          ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 1.227      ; 3.366      ;
; -1.974 ; microc:microc_|registro:PC_|q[1] ; e_s:e_s_|mux_out:mux_salida|d2[4] ; clk          ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 1.622      ; 3.753      ;
; -1.973 ; microc:microc_|registro:PC_|q[1] ; e_s:e_s_|mux_out:mux_salida|d2[5] ; clk          ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 1.605      ; 3.724      ;
; -1.969 ; microc:microc_|registro:PC_|q[2] ; e_s:e_s_|mux_out:mux_salida|d3[0] ; clk          ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 1.242      ; 3.368      ;
; -1.967 ; microc:microc_|registro:PC_|q[2] ; e_s:e_s_|mux_out:mux_salida|d1[3] ; clk          ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 1.225      ; 3.347      ;
; -1.964 ; microc:microc_|registro:PC_|q[9] ; e_s:e_s_|mux_out:mux_salida|d1[2] ; clk          ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 1.242      ; 3.312      ;
; -1.962 ; microc:microc_|registro:PC_|q[5] ; e_s:e_s_|mux_out:mux_salida|d2[1] ; clk          ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 1.633      ; 3.693      ;
; -1.961 ; microc:microc_|registro:PC_|q[9] ; e_s:e_s_|mux_out:mux_salida|d1[0] ; clk          ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 1.180      ; 3.300      ;
; -1.960 ; microc:microc_|registro:PC_|q[2] ; e_s:e_s_|mux_out:mux_salida|d3[7] ; clk          ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 1.296      ; 3.393      ;
; -1.959 ; microc:microc_|registro:PC_|q[2] ; e_s:e_s_|mux_out:mux_salida|d3[3] ; clk          ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 1.240      ; 3.353      ;
; -1.956 ; microc:microc_|registro:PC_|q[1] ; e_s:e_s_|mux_out:mux_salida|d0[4] ; clk          ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 1.608      ; 3.718      ;
; -1.952 ; microc:microc_|registro:PC_|q[2] ; e_s:e_s_|mux_out:mux_salida|d3[4] ; clk          ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 1.242      ; 3.343      ;
; -1.951 ; microc:microc_|registro:PC_|q[9] ; e_s:e_s_|mux_out:mux_salida|d3[2] ; clk          ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 1.269      ; 3.327      ;
; -1.950 ; microc:microc_|registro:PC_|q[2] ; e_s:e_s_|mux_out:mux_salida|d1[6] ; clk          ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 1.233      ; 3.339      ;
; -1.947 ; microc:microc_|registro:PC_|q[8] ; e_s:e_s_|mux_out:mux_salida|d1[2] ; clk          ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 1.242      ; 3.295      ;
; -1.946 ; microc:microc_|registro:PC_|q[2] ; e_s:e_s_|mux_out:mux_salida|d1[7] ; clk          ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 1.227      ; 3.397      ;
; -1.945 ; microc:microc_|registro:PC_|q[1] ; e_s:e_s_|mux_out:mux_salida|d2[2] ; clk          ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 1.604      ; 3.775      ;
; -1.945 ; microc:microc_|registro:PC_|q[2] ; e_s:e_s_|mux_out:mux_salida|d0[7] ; clk          ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 1.577      ; 3.661      ;
; -1.944 ; microc:microc_|registro:PC_|q[8] ; e_s:e_s_|mux_out:mux_salida|d1[0] ; clk          ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 1.180      ; 3.283      ;
; -1.943 ; microc:microc_|registro:PC_|q[2] ; e_s:e_s_|mux_out:mux_salida|d1[2] ; clk          ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 1.281      ; 3.330      ;
; -1.938 ; microc:microc_|registro:PC_|q[5] ; e_s:e_s_|mux_out:mux_salida|d0[1] ; clk          ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 1.606      ; 3.639      ;
; -1.934 ; microc:microc_|registro:PC_|q[9] ; e_s:e_s_|mux_out:mux_salida|d3[0] ; clk          ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 1.203      ; 3.294      ;
; -1.934 ; microc:microc_|registro:PC_|q[8] ; e_s:e_s_|mux_out:mux_salida|d3[2] ; clk          ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 1.269      ; 3.310      ;
; -1.930 ; microc:microc_|registro:PC_|q[2] ; e_s:e_s_|mux_out:mux_salida|d3[2] ; clk          ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 1.308      ; 3.345      ;
; -1.926 ; microc:microc_|registro:PC_|q[2] ; e_s:e_s_|mux_out:mux_salida|d2[6] ; clk          ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 1.622      ; 3.694      ;
; -1.921 ; microc:microc_|registro:PC_|q[2] ; e_s:e_s_|mux_out:mux_salida|d1[4] ; clk          ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 1.227      ; 3.304      ;
; -1.917 ; microc:microc_|registro:PC_|q[8] ; e_s:e_s_|mux_out:mux_salida|d3[0] ; clk          ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 1.203      ; 3.277      ;
; -1.903 ; microc:microc_|registro:PC_|q[9] ; e_s:e_s_|mux_out:mux_salida|d1[6] ; clk          ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 1.194      ; 3.253      ;
; -1.893 ; microc:microc_|registro:PC_|q[1] ; e_s:e_s_|mux_out:mux_salida|d2[3] ; clk          ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 1.622      ; 3.737      ;
; -1.892 ; microc:microc_|registro:PC_|q[2] ; e_s:e_s_|mux_out:mux_salida|d3[6] ; clk          ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 1.264      ; 3.315      ;
; -1.891 ; microc:microc_|registro:PC_|q[2] ; e_s:e_s_|mux_out:mux_salida|d3[5] ; clk          ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 1.233      ; 3.351      ;
; -1.886 ; microc:microc_|registro:PC_|q[8] ; e_s:e_s_|mux_out:mux_salida|d1[6] ; clk          ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 1.194      ; 3.236      ;
; -1.884 ; microc:microc_|registro:PC_|q[2] ; e_s:e_s_|mux_out:mux_salida|d2[7] ; clk          ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 1.608      ; 3.652      ;
; -1.880 ; microc:microc_|registro:PC_|q[2] ; e_s:e_s_|mux_out:mux_salida|d0[0] ; clk          ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 1.607      ; 3.636      ;
; -1.879 ; microc:microc_|registro:PC_|q[9] ; e_s:e_s_|mux_out:mux_salida|d2[6] ; clk          ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 1.583      ; 3.608      ;
; -1.876 ; microc:microc_|registro:PC_|q[2] ; e_s:e_s_|mux_out:mux_salida|d2[0] ; clk          ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 1.621      ; 3.653      ;
; -1.876 ; microc:microc_|registro:PC_|q[6] ; e_s:e_s_|mux_out:mux_salida|d1[2] ; clk          ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 1.242      ; 3.224      ;
; -1.874 ; microc:microc_|registro:PC_|q[2] ; e_s:e_s_|mux_out:mux_salida|d0[3] ; clk          ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 1.645      ; 3.617      ;
; -1.873 ; microc:microc_|registro:PC_|q[6] ; e_s:e_s_|mux_out:mux_salida|d1[0] ; clk          ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 1.180      ; 3.212      ;
; -1.873 ; microc:microc_|registro:PC_|q[3] ; e_s:e_s_|mux_out:mux_salida|d1[3] ; clk          ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 1.224      ; 3.252      ;
; -1.867 ; microc:microc_|registro:PC_|q[9] ; e_s:e_s_|mux_out:mux_salida|d0[2] ; clk          ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 1.541      ; 3.627      ;
; -1.865 ; microc:microc_|registro:PC_|q[3] ; e_s:e_s_|mux_out:mux_salida|d3[3] ; clk          ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 1.239      ; 3.258      ;
; -1.863 ; microc:microc_|registro:PC_|q[6] ; e_s:e_s_|mux_out:mux_salida|d3[2] ; clk          ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 1.269      ; 3.239      ;
+--------+----------------------------------+-----------------------------------+--------------+----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'reset'                                                                                                                                                    ;
+-------+----------------------------------+-----------------------------------------+----------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                                 ; Launch Clock                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+-----------------------------------------+----------------------------------+-------------+--------------+------------+------------+
; 1.797 ; microc:microc_|registro:PC_|q[1] ; microc:microc_|retorno_reg:sub_reg|q[9] ; clk                              ; reset       ; 1.000        ; 2.204      ; 1.439      ;
; 1.832 ; microc:microc_|registro:PC_|q[1] ; microc:microc_|retorno_reg:sub_reg|q[8] ; clk                              ; reset       ; 1.000        ; 2.204      ; 1.404      ;
; 1.892 ; microc:microc_|registro:PC_|q[6] ; microc:microc_|retorno_reg:sub_reg|q[9] ; clk                              ; reset       ; 1.000        ; 2.165      ; 1.305      ;
; 1.902 ; microc:microc_|registro:PC_|q[5] ; microc:microc_|retorno_reg:sub_reg|q[9] ; clk                              ; reset       ; 1.000        ; 2.165      ; 1.295      ;
; 1.926 ; microc:microc_|registro:PC_|q[1] ; microc:microc_|retorno_reg:sub_reg|q[7] ; clk                              ; reset       ; 1.000        ; 2.204      ; 1.310      ;
; 1.927 ; microc:microc_|registro:PC_|q[6] ; microc:microc_|retorno_reg:sub_reg|q[8] ; clk                              ; reset       ; 1.000        ; 2.165      ; 1.270      ;
; 1.937 ; microc:microc_|registro:PC_|q[5] ; microc:microc_|retorno_reg:sub_reg|q[8] ; clk                              ; reset       ; 1.000        ; 2.165      ; 1.260      ;
; 1.961 ; microc:microc_|registro:PC_|q[1] ; microc:microc_|retorno_reg:sub_reg|q[6] ; clk                              ; reset       ; 1.000        ; 2.204      ; 1.275      ;
; 1.996 ; microc:microc_|registro:PC_|q[1] ; microc:microc_|retorno_reg:sub_reg|q[5] ; clk                              ; reset       ; 1.000        ; 2.204      ; 1.240      ;
; 2.021 ; microc:microc_|registro:PC_|q[6] ; microc:microc_|retorno_reg:sub_reg|q[7] ; clk                              ; reset       ; 1.000        ; 2.165      ; 1.176      ;
; 2.031 ; microc:microc_|registro:PC_|q[1] ; microc:microc_|retorno_reg:sub_reg|q[4] ; clk                              ; reset       ; 1.000        ; 2.204      ; 1.205      ;
; 2.031 ; microc:microc_|registro:PC_|q[5] ; microc:microc_|retorno_reg:sub_reg|q[7] ; clk                              ; reset       ; 1.000        ; 2.165      ; 1.166      ;
; 2.066 ; microc:microc_|registro:PC_|q[1] ; microc:microc_|retorno_reg:sub_reg|q[3] ; clk                              ; reset       ; 1.000        ; 2.204      ; 1.170      ;
; 2.066 ; microc:microc_|registro:PC_|q[5] ; microc:microc_|retorno_reg:sub_reg|q[6] ; clk                              ; reset       ; 1.000        ; 2.165      ; 1.131      ;
; 2.101 ; microc:microc_|registro:PC_|q[1] ; microc:microc_|retorno_reg:sub_reg|q[2] ; clk                              ; reset       ; 1.000        ; 2.204      ; 1.135      ;
; 2.105 ; microc:microc_|registro:PC_|q[8] ; microc:microc_|retorno_reg:sub_reg|q[9] ; clk                              ; reset       ; 1.000        ; 2.165      ; 1.092      ;
; 2.109 ; microc:microc_|registro:PC_|q[2] ; microc:microc_|retorno_reg:sub_reg|q[9] ; clk                              ; reset       ; 1.000        ; 2.204      ; 1.127      ;
; 2.144 ; microc:microc_|registro:PC_|q[2] ; microc:microc_|retorno_reg:sub_reg|q[8] ; clk                              ; reset       ; 1.000        ; 2.204      ; 1.092      ;
; 2.161 ; microc:microc_|registro:PC_|q[6] ; microc:microc_|retorno_reg:sub_reg|q[6] ; clk                              ; reset       ; 1.000        ; 2.165      ; 1.036      ;
; 2.204 ; microc:microc_|registro:PC_|q[5] ; microc:microc_|retorno_reg:sub_reg|q[5] ; clk                              ; reset       ; 1.000        ; 2.165      ; 0.993      ;
; 2.236 ; microc:microc_|registro:PC_|q[1] ; microc:microc_|retorno_reg:sub_reg|q[1] ; clk                              ; reset       ; 1.000        ; 2.204      ; 1.000      ;
; 2.238 ; microc:microc_|registro:PC_|q[2] ; microc:microc_|retorno_reg:sub_reg|q[7] ; clk                              ; reset       ; 1.000        ; 2.204      ; 0.998      ;
; 2.243 ; microc:microc_|registro:PC_|q[8] ; microc:microc_|retorno_reg:sub_reg|q[8] ; clk                              ; reset       ; 1.000        ; 2.165      ; 0.954      ;
; 2.254 ; microc:microc_|registro:PC_|q[3] ; microc:microc_|retorno_reg:sub_reg|q[9] ; clk                              ; reset       ; 1.000        ; 2.203      ; 0.981      ;
; 2.273 ; microc:microc_|registro:PC_|q[2] ; microc:microc_|retorno_reg:sub_reg|q[6] ; clk                              ; reset       ; 1.000        ; 2.204      ; 0.963      ;
; 2.289 ; microc:microc_|registro:PC_|q[3] ; microc:microc_|retorno_reg:sub_reg|q[8] ; clk                              ; reset       ; 1.000        ; 2.203      ; 0.946      ;
; 2.308 ; microc:microc_|registro:PC_|q[2] ; microc:microc_|retorno_reg:sub_reg|q[5] ; clk                              ; reset       ; 1.000        ; 2.204      ; 0.928      ;
; 2.343 ; microc:microc_|registro:PC_|q[2] ; microc:microc_|retorno_reg:sub_reg|q[4] ; clk                              ; reset       ; 1.000        ; 2.204      ; 0.893      ;
; 2.359 ; microc:microc_|registro:PC_|q[7] ; microc:microc_|retorno_reg:sub_reg|q[9] ; clk                              ; reset       ; 1.000        ; 2.165      ; 0.838      ;
; 2.373 ; microc:microc_|registro:PC_|q[4] ; microc:microc_|retorno_reg:sub_reg|q[9] ; clk                              ; reset       ; 1.000        ; 2.204      ; 0.863      ;
; 2.378 ; microc:microc_|registro:PC_|q[2] ; microc:microc_|retorno_reg:sub_reg|q[3] ; clk                              ; reset       ; 1.000        ; 2.204      ; 0.858      ;
; 2.383 ; microc:microc_|registro:PC_|q[3] ; microc:microc_|retorno_reg:sub_reg|q[7] ; clk                              ; reset       ; 1.000        ; 2.203      ; 0.852      ;
; 2.394 ; microc:microc_|registro:PC_|q[7] ; microc:microc_|retorno_reg:sub_reg|q[8] ; clk                              ; reset       ; 1.000        ; 2.165      ; 0.803      ;
; 2.408 ; microc:microc_|registro:PC_|q[4] ; microc:microc_|retorno_reg:sub_reg|q[8] ; clk                              ; reset       ; 1.000        ; 2.204      ; 0.828      ;
; 2.418 ; microc:microc_|registro:PC_|q[3] ; microc:microc_|retorno_reg:sub_reg|q[6] ; clk                              ; reset       ; 1.000        ; 2.203      ; 0.817      ;
; 2.453 ; microc:microc_|registro:PC_|q[3] ; microc:microc_|retorno_reg:sub_reg|q[5] ; clk                              ; reset       ; 1.000        ; 2.203      ; 0.782      ;
; 2.488 ; microc:microc_|registro:PC_|q[3] ; microc:microc_|retorno_reg:sub_reg|q[4] ; clk                              ; reset       ; 1.000        ; 2.203      ; 0.747      ;
; 2.502 ; microc:microc_|registro:PC_|q[4] ; microc:microc_|retorno_reg:sub_reg|q[7] ; clk                              ; reset       ; 1.000        ; 2.204      ; 0.734      ;
; 2.518 ; microc:microc_|registro:PC_|q[2] ; microc:microc_|retorno_reg:sub_reg|q[2] ; clk                              ; reset       ; 1.000        ; 2.204      ; 0.718      ;
; 2.537 ; microc:microc_|registro:PC_|q[4] ; microc:microc_|retorno_reg:sub_reg|q[6] ; clk                              ; reset       ; 1.000        ; 2.204      ; 0.699      ;
; 2.572 ; microc:microc_|registro:PC_|q[4] ; microc:microc_|retorno_reg:sub_reg|q[5] ; clk                              ; reset       ; 1.000        ; 2.204      ; 0.664      ;
; 2.587 ; microc:microc_|registro:PC_|q[7] ; microc:microc_|retorno_reg:sub_reg|q[7] ; clk                              ; reset       ; 1.000        ; 2.165      ; 0.610      ;
; 2.626 ; microc:microc_|registro:PC_|q[3] ; microc:microc_|retorno_reg:sub_reg|q[3] ; clk                              ; reset       ; 1.000        ; 2.203      ; 0.609      ;
; 2.710 ; microc:microc_|registro:PC_|q[4] ; microc:microc_|retorno_reg:sub_reg|q[4] ; clk                              ; reset       ; 1.000        ; 2.204      ; 0.526      ;
; 2.714 ; microc:microc_|registro:PC_|q[9] ; microc:microc_|retorno_reg:sub_reg|q[9] ; clk                              ; reset       ; 1.000        ; 2.165      ; 0.483      ;
; 3.058 ; microc:microc_|registro:PC_|q[0] ; microc:microc_|retorno_reg:sub_reg|q[9] ; microc:microc_|registro:PC_|q[0] ; reset       ; 0.500        ; 3.764      ; 1.379      ;
; 3.093 ; microc:microc_|registro:PC_|q[0] ; microc:microc_|retorno_reg:sub_reg|q[8] ; microc:microc_|registro:PC_|q[0] ; reset       ; 0.500        ; 3.764      ; 1.344      ;
; 3.187 ; microc:microc_|registro:PC_|q[0] ; microc:microc_|retorno_reg:sub_reg|q[7] ; microc:microc_|registro:PC_|q[0] ; reset       ; 0.500        ; 3.764      ; 1.250      ;
; 3.222 ; microc:microc_|registro:PC_|q[0] ; microc:microc_|retorno_reg:sub_reg|q[6] ; microc:microc_|registro:PC_|q[0] ; reset       ; 0.500        ; 3.764      ; 1.215      ;
; 3.257 ; microc:microc_|registro:PC_|q[0] ; microc:microc_|retorno_reg:sub_reg|q[5] ; microc:microc_|registro:PC_|q[0] ; reset       ; 0.500        ; 3.764      ; 1.180      ;
; 3.292 ; microc:microc_|registro:PC_|q[0] ; microc:microc_|retorno_reg:sub_reg|q[4] ; microc:microc_|registro:PC_|q[0] ; reset       ; 0.500        ; 3.764      ; 1.145      ;
; 3.327 ; microc:microc_|registro:PC_|q[0] ; microc:microc_|retorno_reg:sub_reg|q[3] ; microc:microc_|registro:PC_|q[0] ; reset       ; 0.500        ; 3.764      ; 1.110      ;
; 3.362 ; microc:microc_|registro:PC_|q[0] ; microc:microc_|retorno_reg:sub_reg|q[2] ; microc:microc_|registro:PC_|q[0] ; reset       ; 0.500        ; 3.764      ; 1.075      ;
; 3.502 ; microc:microc_|registro:PC_|q[0] ; microc:microc_|retorno_reg:sub_reg|q[1] ; microc:microc_|registro:PC_|q[0] ; reset       ; 0.500        ; 3.764      ; 0.935      ;
; 3.558 ; microc:microc_|registro:PC_|q[0] ; microc:microc_|retorno_reg:sub_reg|q[9] ; microc:microc_|registro:PC_|q[0] ; reset       ; 1.000        ; 3.764      ; 1.379      ;
; 3.570 ; microc:microc_|registro:PC_|q[0] ; microc:microc_|retorno_reg:sub_reg|q[0] ; microc:microc_|registro:PC_|q[0] ; reset       ; 0.500        ; 3.765      ; 0.868      ;
; 3.593 ; microc:microc_|registro:PC_|q[0] ; microc:microc_|retorno_reg:sub_reg|q[8] ; microc:microc_|registro:PC_|q[0] ; reset       ; 1.000        ; 3.764      ; 1.344      ;
; 3.687 ; microc:microc_|registro:PC_|q[0] ; microc:microc_|retorno_reg:sub_reg|q[7] ; microc:microc_|registro:PC_|q[0] ; reset       ; 1.000        ; 3.764      ; 1.250      ;
; 3.722 ; microc:microc_|registro:PC_|q[0] ; microc:microc_|retorno_reg:sub_reg|q[6] ; microc:microc_|registro:PC_|q[0] ; reset       ; 1.000        ; 3.764      ; 1.215      ;
; 3.757 ; microc:microc_|registro:PC_|q[0] ; microc:microc_|retorno_reg:sub_reg|q[5] ; microc:microc_|registro:PC_|q[0] ; reset       ; 1.000        ; 3.764      ; 1.180      ;
; 3.792 ; microc:microc_|registro:PC_|q[0] ; microc:microc_|retorno_reg:sub_reg|q[4] ; microc:microc_|registro:PC_|q[0] ; reset       ; 1.000        ; 3.764      ; 1.145      ;
; 3.827 ; microc:microc_|registro:PC_|q[0] ; microc:microc_|retorno_reg:sub_reg|q[3] ; microc:microc_|registro:PC_|q[0] ; reset       ; 1.000        ; 3.764      ; 1.110      ;
; 3.862 ; microc:microc_|registro:PC_|q[0] ; microc:microc_|retorno_reg:sub_reg|q[2] ; microc:microc_|registro:PC_|q[0] ; reset       ; 1.000        ; 3.764      ; 1.075      ;
; 4.002 ; microc:microc_|registro:PC_|q[0] ; microc:microc_|retorno_reg:sub_reg|q[1] ; microc:microc_|registro:PC_|q[0] ; reset       ; 1.000        ; 3.764      ; 0.935      ;
; 4.070 ; microc:microc_|registro:PC_|q[0] ; microc:microc_|retorno_reg:sub_reg|q[0] ; microc:microc_|registro:PC_|q[0] ; reset       ; 1.000        ; 3.765      ; 0.868      ;
+-------+----------------------------------+-----------------------------------------+----------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'VGA_CLOCK'                                                                                                                                                                                                                                                                                                                          ;
+--------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                          ; To Node                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.543 ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a14~portb_datain_reg0 ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a14~portb_memory_reg0 ; VGA_CLOCK    ; VGA_CLOCK   ; 20.000       ; -0.018     ; 2.438      ;
; 17.543 ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a8~portb_datain_reg0  ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a8~portb_memory_reg0  ; VGA_CLOCK    ; VGA_CLOCK   ; 20.000       ; -0.018     ; 2.438      ;
; 17.543 ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a5~portb_datain_reg0  ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a5~portb_memory_reg0  ; VGA_CLOCK    ; VGA_CLOCK   ; 20.000       ; -0.018     ; 2.438      ;
; 17.543 ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a2~portb_datain_reg0  ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a2~portb_memory_reg0  ; VGA_CLOCK    ; VGA_CLOCK   ; 20.000       ; -0.018     ; 2.438      ;
; 17.543 ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a11~portb_datain_reg0 ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a11~portb_memory_reg0 ; VGA_CLOCK    ; VGA_CLOCK   ; 20.000       ; -0.018     ; 2.438      ;
; 17.543 ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a13~portb_datain_reg0 ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a13~portb_memory_reg0 ; VGA_CLOCK    ; VGA_CLOCK   ; 20.000       ; -0.018     ; 2.438      ;
; 17.543 ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a4~portb_datain_reg0  ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a4~portb_memory_reg0  ; VGA_CLOCK    ; VGA_CLOCK   ; 20.000       ; -0.018     ; 2.438      ;
; 17.543 ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a7~portb_datain_reg0  ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a7~portb_memory_reg0  ; VGA_CLOCK    ; VGA_CLOCK   ; 20.000       ; -0.018     ; 2.438      ;
; 17.543 ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a1~portb_datain_reg0  ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a1~portb_memory_reg0  ; VGA_CLOCK    ; VGA_CLOCK   ; 20.000       ; -0.018     ; 2.438      ;
; 17.543 ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~portb_datain_reg0 ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~portb_memory_reg0 ; VGA_CLOCK    ; VGA_CLOCK   ; 20.000       ; -0.018     ; 2.438      ;
; 17.543 ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a12~portb_datain_reg0 ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a12~portb_memory_reg0 ; VGA_CLOCK    ; VGA_CLOCK   ; 20.000       ; -0.018     ; 2.438      ;
; 17.543 ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a6~portb_datain_reg0  ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a6~portb_memory_reg0  ; VGA_CLOCK    ; VGA_CLOCK   ; 20.000       ; -0.018     ; 2.438      ;
; 17.543 ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a3~portb_datain_reg0  ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a3~portb_memory_reg0  ; VGA_CLOCK    ; VGA_CLOCK   ; 20.000       ; -0.018     ; 2.438      ;
; 17.543 ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a0~portb_datain_reg0  ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a0~portb_memory_reg0  ; VGA_CLOCK    ; VGA_CLOCK   ; 20.000       ; -0.018     ; 2.438      ;
; 17.543 ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a9~portb_datain_reg0  ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a9~portb_memory_reg0  ; VGA_CLOCK    ; VGA_CLOCK   ; 20.000       ; -0.018     ; 2.438      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'VGA1|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                        ;
+--------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                              ; To Node                                                                                                                              ; Launch Clock                           ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; 36.183 ; vga_adapter:VGA1|vga_controller:controller|yCounter[4] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg11 ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 3.885      ;
; 36.183 ; vga_adapter:VGA1|vga_controller:controller|yCounter[4] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg10 ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 3.885      ;
; 36.183 ; vga_adapter:VGA1|vga_controller:controller|yCounter[4] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg9  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 3.885      ;
; 36.183 ; vga_adapter:VGA1|vga_controller:controller|yCounter[4] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg8  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 3.885      ;
; 36.183 ; vga_adapter:VGA1|vga_controller:controller|yCounter[4] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg7  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 3.885      ;
; 36.183 ; vga_adapter:VGA1|vga_controller:controller|yCounter[4] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg6  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 3.885      ;
; 36.183 ; vga_adapter:VGA1|vga_controller:controller|yCounter[4] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg5  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 3.885      ;
; 36.183 ; vga_adapter:VGA1|vga_controller:controller|yCounter[4] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg4  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 3.885      ;
; 36.183 ; vga_adapter:VGA1|vga_controller:controller|yCounter[4] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg3  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 3.885      ;
; 36.183 ; vga_adapter:VGA1|vga_controller:controller|yCounter[4] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg2  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 3.885      ;
; 36.183 ; vga_adapter:VGA1|vga_controller:controller|yCounter[4] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg1  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 3.885      ;
; 36.183 ; vga_adapter:VGA1|vga_controller:controller|yCounter[4] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg0  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 3.885      ;
; 36.214 ; vga_adapter:VGA1|vga_controller:controller|yCounter[2] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg11 ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 3.854      ;
; 36.214 ; vga_adapter:VGA1|vga_controller:controller|yCounter[2] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg10 ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 3.854      ;
; 36.214 ; vga_adapter:VGA1|vga_controller:controller|yCounter[2] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg9  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 3.854      ;
; 36.214 ; vga_adapter:VGA1|vga_controller:controller|yCounter[2] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg8  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 3.854      ;
; 36.214 ; vga_adapter:VGA1|vga_controller:controller|yCounter[2] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg7  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 3.854      ;
; 36.214 ; vga_adapter:VGA1|vga_controller:controller|yCounter[2] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg6  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 3.854      ;
; 36.214 ; vga_adapter:VGA1|vga_controller:controller|yCounter[2] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg5  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 3.854      ;
; 36.214 ; vga_adapter:VGA1|vga_controller:controller|yCounter[2] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg4  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 3.854      ;
; 36.214 ; vga_adapter:VGA1|vga_controller:controller|yCounter[2] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg3  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 3.854      ;
; 36.214 ; vga_adapter:VGA1|vga_controller:controller|yCounter[2] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg2  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 3.854      ;
; 36.214 ; vga_adapter:VGA1|vga_controller:controller|yCounter[2] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg1  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 3.854      ;
; 36.214 ; vga_adapter:VGA1|vga_controller:controller|yCounter[2] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg0  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 3.854      ;
; 36.230 ; vga_adapter:VGA1|vga_controller:controller|yCounter[5] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg11 ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 3.838      ;
; 36.230 ; vga_adapter:VGA1|vga_controller:controller|yCounter[5] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg10 ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 3.838      ;
; 36.230 ; vga_adapter:VGA1|vga_controller:controller|yCounter[5] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg9  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 3.838      ;
; 36.230 ; vga_adapter:VGA1|vga_controller:controller|yCounter[5] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg8  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 3.838      ;
; 36.230 ; vga_adapter:VGA1|vga_controller:controller|yCounter[5] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg7  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 3.838      ;
; 36.230 ; vga_adapter:VGA1|vga_controller:controller|yCounter[5] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg6  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 3.838      ;
; 36.230 ; vga_adapter:VGA1|vga_controller:controller|yCounter[5] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg5  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 3.838      ;
; 36.230 ; vga_adapter:VGA1|vga_controller:controller|yCounter[5] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg4  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 3.838      ;
; 36.230 ; vga_adapter:VGA1|vga_controller:controller|yCounter[5] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg3  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 3.838      ;
; 36.230 ; vga_adapter:VGA1|vga_controller:controller|yCounter[5] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg2  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 3.838      ;
; 36.230 ; vga_adapter:VGA1|vga_controller:controller|yCounter[5] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg1  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 3.838      ;
; 36.230 ; vga_adapter:VGA1|vga_controller:controller|yCounter[5] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg0  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 3.838      ;
; 36.242 ; vga_adapter:VGA1|vga_controller:controller|yCounter[3] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg11 ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 3.826      ;
; 36.242 ; vga_adapter:VGA1|vga_controller:controller|yCounter[3] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg10 ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 3.826      ;
; 36.242 ; vga_adapter:VGA1|vga_controller:controller|yCounter[3] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg9  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 3.826      ;
; 36.242 ; vga_adapter:VGA1|vga_controller:controller|yCounter[3] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg8  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 3.826      ;
; 36.242 ; vga_adapter:VGA1|vga_controller:controller|yCounter[3] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg7  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 3.826      ;
; 36.242 ; vga_adapter:VGA1|vga_controller:controller|yCounter[3] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg6  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 3.826      ;
; 36.242 ; vga_adapter:VGA1|vga_controller:controller|yCounter[3] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg5  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 3.826      ;
; 36.242 ; vga_adapter:VGA1|vga_controller:controller|yCounter[3] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg4  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 3.826      ;
; 36.242 ; vga_adapter:VGA1|vga_controller:controller|yCounter[3] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg3  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 3.826      ;
; 36.242 ; vga_adapter:VGA1|vga_controller:controller|yCounter[3] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg2  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 3.826      ;
; 36.242 ; vga_adapter:VGA1|vga_controller:controller|yCounter[3] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg1  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 3.826      ;
; 36.242 ; vga_adapter:VGA1|vga_controller:controller|yCounter[3] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg0  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 3.826      ;
; 36.259 ; vga_adapter:VGA1|vga_controller:controller|yCounter[6] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg11 ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 3.809      ;
; 36.259 ; vga_adapter:VGA1|vga_controller:controller|yCounter[6] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg10 ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 3.809      ;
; 36.259 ; vga_adapter:VGA1|vga_controller:controller|yCounter[6] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg9  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 3.809      ;
; 36.259 ; vga_adapter:VGA1|vga_controller:controller|yCounter[6] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg8  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 3.809      ;
; 36.259 ; vga_adapter:VGA1|vga_controller:controller|yCounter[6] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg7  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 3.809      ;
; 36.259 ; vga_adapter:VGA1|vga_controller:controller|yCounter[6] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg6  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 3.809      ;
; 36.259 ; vga_adapter:VGA1|vga_controller:controller|yCounter[6] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg5  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 3.809      ;
; 36.259 ; vga_adapter:VGA1|vga_controller:controller|yCounter[6] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg4  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 3.809      ;
; 36.259 ; vga_adapter:VGA1|vga_controller:controller|yCounter[6] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg3  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 3.809      ;
; 36.259 ; vga_adapter:VGA1|vga_controller:controller|yCounter[6] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg2  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 3.809      ;
; 36.259 ; vga_adapter:VGA1|vga_controller:controller|yCounter[6] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg1  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 3.809      ;
; 36.259 ; vga_adapter:VGA1|vga_controller:controller|yCounter[6] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg0  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 3.809      ;
; 36.313 ; vga_adapter:VGA1|vga_controller:controller|yCounter[7] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg11 ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 3.755      ;
; 36.313 ; vga_adapter:VGA1|vga_controller:controller|yCounter[7] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg10 ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 3.755      ;
; 36.313 ; vga_adapter:VGA1|vga_controller:controller|yCounter[7] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg9  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 3.755      ;
; 36.313 ; vga_adapter:VGA1|vga_controller:controller|yCounter[7] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg8  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 3.755      ;
; 36.313 ; vga_adapter:VGA1|vga_controller:controller|yCounter[7] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg7  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 3.755      ;
; 36.313 ; vga_adapter:VGA1|vga_controller:controller|yCounter[7] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg6  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 3.755      ;
; 36.313 ; vga_adapter:VGA1|vga_controller:controller|yCounter[7] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg5  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 3.755      ;
; 36.313 ; vga_adapter:VGA1|vga_controller:controller|yCounter[7] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg4  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 3.755      ;
; 36.313 ; vga_adapter:VGA1|vga_controller:controller|yCounter[7] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg3  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 3.755      ;
; 36.313 ; vga_adapter:VGA1|vga_controller:controller|yCounter[7] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg2  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 3.755      ;
; 36.313 ; vga_adapter:VGA1|vga_controller:controller|yCounter[7] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg1  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 3.755      ;
; 36.313 ; vga_adapter:VGA1|vga_controller:controller|yCounter[7] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg0  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 3.755      ;
; 36.333 ; vga_adapter:VGA1|vga_controller:controller|yCounter[4] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a11~porta_address_reg11 ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.066      ; 3.732      ;
; 36.333 ; vga_adapter:VGA1|vga_controller:controller|yCounter[4] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a11~porta_address_reg10 ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.066      ; 3.732      ;
; 36.333 ; vga_adapter:VGA1|vga_controller:controller|yCounter[4] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a11~porta_address_reg9  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.066      ; 3.732      ;
; 36.333 ; vga_adapter:VGA1|vga_controller:controller|yCounter[4] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a11~porta_address_reg8  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.066      ; 3.732      ;
; 36.333 ; vga_adapter:VGA1|vga_controller:controller|yCounter[4] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a11~porta_address_reg7  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.066      ; 3.732      ;
; 36.333 ; vga_adapter:VGA1|vga_controller:controller|yCounter[4] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a11~porta_address_reg6  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.066      ; 3.732      ;
; 36.333 ; vga_adapter:VGA1|vga_controller:controller|yCounter[4] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a11~porta_address_reg5  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.066      ; 3.732      ;
; 36.333 ; vga_adapter:VGA1|vga_controller:controller|yCounter[4] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a11~porta_address_reg4  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.066      ; 3.732      ;
; 36.333 ; vga_adapter:VGA1|vga_controller:controller|yCounter[4] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a11~porta_address_reg3  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.066      ; 3.732      ;
; 36.333 ; vga_adapter:VGA1|vga_controller:controller|yCounter[4] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a11~porta_address_reg2  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.066      ; 3.732      ;
; 36.333 ; vga_adapter:VGA1|vga_controller:controller|yCounter[4] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a11~porta_address_reg1  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.066      ; 3.732      ;
; 36.333 ; vga_adapter:VGA1|vga_controller:controller|yCounter[4] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a11~porta_address_reg0  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.066      ; 3.732      ;
; 36.345 ; vga_adapter:VGA1|vga_controller:controller|yCounter[8] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg11 ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 3.723      ;
; 36.345 ; vga_adapter:VGA1|vga_controller:controller|yCounter[8] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg10 ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 3.723      ;
; 36.345 ; vga_adapter:VGA1|vga_controller:controller|yCounter[8] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg9  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 3.723      ;
; 36.345 ; vga_adapter:VGA1|vga_controller:controller|yCounter[8] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg8  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 3.723      ;
; 36.345 ; vga_adapter:VGA1|vga_controller:controller|yCounter[8] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg7  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 3.723      ;
; 36.345 ; vga_adapter:VGA1|vga_controller:controller|yCounter[8] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg6  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 3.723      ;
; 36.345 ; vga_adapter:VGA1|vga_controller:controller|yCounter[8] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg5  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 3.723      ;
; 36.345 ; vga_adapter:VGA1|vga_controller:controller|yCounter[8] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg4  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 3.723      ;
; 36.345 ; vga_adapter:VGA1|vga_controller:controller|yCounter[8] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg3  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 3.723      ;
; 36.345 ; vga_adapter:VGA1|vga_controller:controller|yCounter[8] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg2  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 3.723      ;
; 36.345 ; vga_adapter:VGA1|vga_controller:controller|yCounter[8] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg1  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 3.723      ;
; 36.345 ; vga_adapter:VGA1|vga_controller:controller|yCounter[8] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg0  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 3.723      ;
; 36.346 ; vga_adapter:VGA1|vga_controller:controller|yCounter[4] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a8~porta_address_reg11  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.068      ; 3.721      ;
; 36.346 ; vga_adapter:VGA1|vga_controller:controller|yCounter[4] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a8~porta_address_reg10  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.068      ; 3.721      ;
; 36.346 ; vga_adapter:VGA1|vga_controller:controller|yCounter[4] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a8~porta_address_reg9   ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.068      ; 3.721      ;
; 36.346 ; vga_adapter:VGA1|vga_controller:controller|yCounter[4] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a8~porta_address_reg8   ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.068      ; 3.721      ;
+--------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'microc:microc_|registro:PC_|q[0]'                                                                                                                                                 ;
+--------+-----------------------------------+-----------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                                 ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-----------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; -3.744 ; microc:microc_|registro:PC_|q[0]  ; microc:microc_|retorno_reg:sub_reg|q[0] ; microc:microc_|registro:PC_|q[0] ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 4.319      ; 0.868      ;
; -3.676 ; microc:microc_|registro:PC_|q[0]  ; microc:microc_|retorno_reg:sub_reg|q[1] ; microc:microc_|registro:PC_|q[0] ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 4.318      ; 0.935      ;
; -3.608 ; microc:microc_|registro:PC_|q[0]  ; microc:microc_|retorno_reg:sub_reg|q[0] ; microc:microc_|registro:PC_|q[0] ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 4.183      ; 0.868      ;
; -3.540 ; microc:microc_|registro:PC_|q[0]  ; microc:microc_|retorno_reg:sub_reg|q[1] ; microc:microc_|registro:PC_|q[0] ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 4.182      ; 0.935      ;
; -3.536 ; microc:microc_|registro:PC_|q[0]  ; microc:microc_|retorno_reg:sub_reg|q[2] ; microc:microc_|registro:PC_|q[0] ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 4.318      ; 1.075      ;
; -3.501 ; microc:microc_|registro:PC_|q[0]  ; microc:microc_|retorno_reg:sub_reg|q[3] ; microc:microc_|registro:PC_|q[0] ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 4.318      ; 1.110      ;
; -3.466 ; microc:microc_|registro:PC_|q[0]  ; microc:microc_|retorno_reg:sub_reg|q[4] ; microc:microc_|registro:PC_|q[0] ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 4.318      ; 1.145      ;
; -3.431 ; microc:microc_|registro:PC_|q[0]  ; microc:microc_|retorno_reg:sub_reg|q[5] ; microc:microc_|registro:PC_|q[0] ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 4.318      ; 1.180      ;
; -3.400 ; microc:microc_|registro:PC_|q[0]  ; microc:microc_|retorno_reg:sub_reg|q[2] ; microc:microc_|registro:PC_|q[0] ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 4.182      ; 1.075      ;
; -3.396 ; microc:microc_|registro:PC_|q[0]  ; microc:microc_|retorno_reg:sub_reg|q[6] ; microc:microc_|registro:PC_|q[0] ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 4.318      ; 1.215      ;
; -3.365 ; microc:microc_|registro:PC_|q[0]  ; microc:microc_|retorno_reg:sub_reg|q[3] ; microc:microc_|registro:PC_|q[0] ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 4.182      ; 1.110      ;
; -3.361 ; microc:microc_|registro:PC_|q[0]  ; microc:microc_|retorno_reg:sub_reg|q[7] ; microc:microc_|registro:PC_|q[0] ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 4.318      ; 1.250      ;
; -3.330 ; microc:microc_|registro:PC_|q[0]  ; microc:microc_|retorno_reg:sub_reg|q[4] ; microc:microc_|registro:PC_|q[0] ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 4.182      ; 1.145      ;
; -3.295 ; microc:microc_|registro:PC_|q[0]  ; microc:microc_|retorno_reg:sub_reg|q[5] ; microc:microc_|registro:PC_|q[0] ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 4.182      ; 1.180      ;
; -3.267 ; microc:microc_|registro:PC_|q[0]  ; microc:microc_|retorno_reg:sub_reg|q[8] ; microc:microc_|registro:PC_|q[0] ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 4.318      ; 1.344      ;
; -3.260 ; microc:microc_|registro:PC_|q[0]  ; microc:microc_|retorno_reg:sub_reg|q[6] ; microc:microc_|registro:PC_|q[0] ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 4.182      ; 1.215      ;
; -3.244 ; microc:microc_|registro:PC_|q[0]  ; microc:microc_|retorno_reg:sub_reg|q[0] ; microc:microc_|registro:PC_|q[0] ; microc:microc_|registro:PC_|q[0] ; -0.500       ; 4.319      ; 0.868      ;
; -3.232 ; microc:microc_|registro:PC_|q[0]  ; microc:microc_|retorno_reg:sub_reg|q[9] ; microc:microc_|registro:PC_|q[0] ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 4.318      ; 1.379      ;
; -3.225 ; microc:microc_|registro:PC_|q[0]  ; microc:microc_|retorno_reg:sub_reg|q[7] ; microc:microc_|registro:PC_|q[0] ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 4.182      ; 1.250      ;
; -3.176 ; microc:microc_|registro:PC_|q[0]  ; microc:microc_|retorno_reg:sub_reg|q[1] ; microc:microc_|registro:PC_|q[0] ; microc:microc_|registro:PC_|q[0] ; -0.500       ; 4.318      ; 0.935      ;
; -3.131 ; microc:microc_|registro:PC_|q[0]  ; microc:microc_|retorno_reg:sub_reg|q[8] ; microc:microc_|registro:PC_|q[0] ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 4.182      ; 1.344      ;
; -3.108 ; microc:microc_|registro:PC_|q[0]  ; microc:microc_|retorno_reg:sub_reg|q[0] ; microc:microc_|registro:PC_|q[0] ; microc:microc_|registro:PC_|q[0] ; -0.500       ; 4.183      ; 0.868      ;
; -3.096 ; microc:microc_|registro:PC_|q[0]  ; microc:microc_|retorno_reg:sub_reg|q[9] ; microc:microc_|registro:PC_|q[0] ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 4.182      ; 1.379      ;
; -3.040 ; microc:microc_|registro:PC_|q[0]  ; microc:microc_|retorno_reg:sub_reg|q[1] ; microc:microc_|registro:PC_|q[0] ; microc:microc_|registro:PC_|q[0] ; -0.500       ; 4.182      ; 0.935      ;
; -3.036 ; microc:microc_|registro:PC_|q[0]  ; microc:microc_|retorno_reg:sub_reg|q[2] ; microc:microc_|registro:PC_|q[0] ; microc:microc_|registro:PC_|q[0] ; -0.500       ; 4.318      ; 1.075      ;
; -3.001 ; microc:microc_|registro:PC_|q[0]  ; microc:microc_|retorno_reg:sub_reg|q[3] ; microc:microc_|registro:PC_|q[0] ; microc:microc_|registro:PC_|q[0] ; -0.500       ; 4.318      ; 1.110      ;
; -2.966 ; microc:microc_|registro:PC_|q[0]  ; microc:microc_|retorno_reg:sub_reg|q[4] ; microc:microc_|registro:PC_|q[0] ; microc:microc_|registro:PC_|q[0] ; -0.500       ; 4.318      ; 1.145      ;
; -2.931 ; microc:microc_|registro:PC_|q[0]  ; microc:microc_|retorno_reg:sub_reg|q[5] ; microc:microc_|registro:PC_|q[0] ; microc:microc_|registro:PC_|q[0] ; -0.500       ; 4.318      ; 1.180      ;
; -2.900 ; microc:microc_|registro:PC_|q[0]  ; microc:microc_|retorno_reg:sub_reg|q[2] ; microc:microc_|registro:PC_|q[0] ; microc:microc_|registro:PC_|q[0] ; -0.500       ; 4.182      ; 1.075      ;
; -2.896 ; microc:microc_|registro:PC_|q[0]  ; microc:microc_|retorno_reg:sub_reg|q[6] ; microc:microc_|registro:PC_|q[0] ; microc:microc_|registro:PC_|q[0] ; -0.500       ; 4.318      ; 1.215      ;
; -2.865 ; microc:microc_|registro:PC_|q[0]  ; microc:microc_|retorno_reg:sub_reg|q[3] ; microc:microc_|registro:PC_|q[0] ; microc:microc_|registro:PC_|q[0] ; -0.500       ; 4.182      ; 1.110      ;
; -2.861 ; microc:microc_|registro:PC_|q[0]  ; microc:microc_|retorno_reg:sub_reg|q[7] ; microc:microc_|registro:PC_|q[0] ; microc:microc_|registro:PC_|q[0] ; -0.500       ; 4.318      ; 1.250      ;
; -2.830 ; microc:microc_|registro:PC_|q[0]  ; microc:microc_|retorno_reg:sub_reg|q[4] ; microc:microc_|registro:PC_|q[0] ; microc:microc_|registro:PC_|q[0] ; -0.500       ; 4.182      ; 1.145      ;
; -2.795 ; microc:microc_|registro:PC_|q[0]  ; microc:microc_|retorno_reg:sub_reg|q[5] ; microc:microc_|registro:PC_|q[0] ; microc:microc_|registro:PC_|q[0] ; -0.500       ; 4.182      ; 1.180      ;
; -2.767 ; microc:microc_|registro:PC_|q[0]  ; microc:microc_|retorno_reg:sub_reg|q[8] ; microc:microc_|registro:PC_|q[0] ; microc:microc_|registro:PC_|q[0] ; -0.500       ; 4.318      ; 1.344      ;
; -2.760 ; microc:microc_|registro:PC_|q[0]  ; microc:microc_|retorno_reg:sub_reg|q[6] ; microc:microc_|registro:PC_|q[0] ; microc:microc_|registro:PC_|q[0] ; -0.500       ; 4.182      ; 1.215      ;
; -2.732 ; microc:microc_|registro:PC_|q[0]  ; microc:microc_|retorno_reg:sub_reg|q[9] ; microc:microc_|registro:PC_|q[0] ; microc:microc_|registro:PC_|q[0] ; -0.500       ; 4.318      ; 1.379      ;
; -2.725 ; microc:microc_|registro:PC_|q[0]  ; microc:microc_|retorno_reg:sub_reg|q[7] ; microc:microc_|registro:PC_|q[0] ; microc:microc_|registro:PC_|q[0] ; -0.500       ; 4.182      ; 1.250      ;
; -2.631 ; microc:microc_|registro:PC_|q[0]  ; microc:microc_|retorno_reg:sub_reg|q[8] ; microc:microc_|registro:PC_|q[0] ; microc:microc_|registro:PC_|q[0] ; -0.500       ; 4.182      ; 1.344      ;
; -2.596 ; microc:microc_|registro:PC_|q[0]  ; microc:microc_|retorno_reg:sub_reg|q[9] ; microc:microc_|registro:PC_|q[0] ; microc:microc_|registro:PC_|q[0] ; -0.500       ; 4.182      ; 1.379      ;
; -2.252 ; microc:microc_|registro:PC_|q[9]  ; microc:microc_|retorno_reg:sub_reg|q[9] ; clk                              ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 2.583      ; 0.483      ;
; -2.248 ; microc:microc_|registro:PC_|q[4]  ; microc:microc_|retorno_reg:sub_reg|q[4] ; clk                              ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 2.622      ; 0.526      ;
; -2.164 ; microc:microc_|registro:PC_|q[3]  ; microc:microc_|retorno_reg:sub_reg|q[3] ; clk                              ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 2.621      ; 0.609      ;
; -2.125 ; microc:microc_|registro:PC_|q[7]  ; microc:microc_|retorno_reg:sub_reg|q[7] ; clk                              ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 2.583      ; 0.610      ;
; -2.110 ; microc:microc_|registro:PC_|q[4]  ; microc:microc_|retorno_reg:sub_reg|q[5] ; clk                              ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 2.622      ; 0.664      ;
; -2.075 ; microc:microc_|registro:PC_|q[4]  ; microc:microc_|retorno_reg:sub_reg|q[6] ; clk                              ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 2.622      ; 0.699      ;
; -2.056 ; microc:microc_|registro:PC_|q[2]  ; microc:microc_|retorno_reg:sub_reg|q[2] ; clk                              ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 2.622      ; 0.718      ;
; -2.040 ; microc:microc_|registro:PC_|q[4]  ; microc:microc_|retorno_reg:sub_reg|q[7] ; clk                              ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 2.622      ; 0.734      ;
; -2.026 ; microc:microc_|registro:PC_|q[3]  ; microc:microc_|retorno_reg:sub_reg|q[4] ; clk                              ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 2.621      ; 0.747      ;
; -1.991 ; microc:microc_|registro:PC_|q[3]  ; microc:microc_|retorno_reg:sub_reg|q[5] ; clk                              ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 2.621      ; 0.782      ;
; -1.958 ; e_s:e_s_|mux_out:mux_salida|d1[3] ; e_s:e_s_|reg_e:sal2|q[3]                ; microc:microc_|registro:PC_|q[0] ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 2.178      ; 0.220      ;
; -1.956 ; microc:microc_|registro:PC_|q[3]  ; microc:microc_|retorno_reg:sub_reg|q[6] ; clk                              ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 2.621      ; 0.817      ;
; -1.946 ; microc:microc_|registro:PC_|q[4]  ; microc:microc_|retorno_reg:sub_reg|q[8] ; clk                              ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 2.622      ; 0.828      ;
; -1.935 ; e_s:e_s_|mux_out:mux_salida|d1[0] ; e_s:e_s_|reg_e:sal2|q[0]                ; microc:microc_|registro:PC_|q[0] ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 2.220      ; 0.285      ;
; -1.932 ; microc:microc_|registro:PC_|q[7]  ; microc:microc_|retorno_reg:sub_reg|q[8] ; clk                              ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 2.583      ; 0.803      ;
; -1.921 ; microc:microc_|registro:PC_|q[3]  ; microc:microc_|retorno_reg:sub_reg|q[7] ; clk                              ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 2.621      ; 0.852      ;
; -1.916 ; microc:microc_|registro:PC_|q[2]  ; microc:microc_|retorno_reg:sub_reg|q[3] ; clk                              ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 2.622      ; 0.858      ;
; -1.911 ; microc:microc_|registro:PC_|q[4]  ; microc:microc_|retorno_reg:sub_reg|q[9] ; clk                              ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 2.622      ; 0.863      ;
; -1.897 ; microc:microc_|registro:PC_|q[7]  ; microc:microc_|retorno_reg:sub_reg|q[9] ; clk                              ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 2.583      ; 0.838      ;
; -1.888 ; microc:microc_|registro:PC_|q[9]  ; microc:microc_|retorno_reg:sub_reg|q[9] ; clk                              ; microc:microc_|registro:PC_|q[0] ; -0.500       ; 2.719      ; 0.483      ;
; -1.884 ; microc:microc_|registro:PC_|q[4]  ; microc:microc_|retorno_reg:sub_reg|q[4] ; clk                              ; microc:microc_|registro:PC_|q[0] ; -0.500       ; 2.758      ; 0.526      ;
; -1.881 ; microc:microc_|registro:PC_|q[2]  ; microc:microc_|retorno_reg:sub_reg|q[4] ; clk                              ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 2.622      ; 0.893      ;
; -1.846 ; microc:microc_|registro:PC_|q[2]  ; microc:microc_|retorno_reg:sub_reg|q[5] ; clk                              ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 2.622      ; 0.928      ;
; -1.827 ; microc:microc_|registro:PC_|q[3]  ; microc:microc_|retorno_reg:sub_reg|q[8] ; clk                              ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 2.621      ; 0.946      ;
; -1.811 ; microc:microc_|registro:PC_|q[2]  ; microc:microc_|retorno_reg:sub_reg|q[6] ; clk                              ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 2.622      ; 0.963      ;
; -1.800 ; microc:microc_|registro:PC_|q[3]  ; microc:microc_|retorno_reg:sub_reg|q[3] ; clk                              ; microc:microc_|registro:PC_|q[0] ; -0.500       ; 2.757      ; 0.609      ;
; -1.792 ; microc:microc_|registro:PC_|q[3]  ; microc:microc_|retorno_reg:sub_reg|q[9] ; clk                              ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 2.621      ; 0.981      ;
; -1.781 ; microc:microc_|registro:PC_|q[8]  ; microc:microc_|retorno_reg:sub_reg|q[8] ; clk                              ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 2.583      ; 0.954      ;
; -1.776 ; microc:microc_|registro:PC_|q[2]  ; microc:microc_|retorno_reg:sub_reg|q[7] ; clk                              ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 2.622      ; 0.998      ;
; -1.774 ; microc:microc_|registro:PC_|q[1]  ; microc:microc_|retorno_reg:sub_reg|q[1] ; clk                              ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 2.622      ; 1.000      ;
; -1.773 ; e_s:e_s_|mux_out:mux_salida|d1[5] ; e_s:e_s_|reg_e:sal2|q[5]                ; microc:microc_|registro:PC_|q[0] ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 2.157      ; 0.384      ;
; -1.761 ; microc:microc_|registro:PC_|q[7]  ; microc:microc_|retorno_reg:sub_reg|q[7] ; clk                              ; microc:microc_|registro:PC_|q[0] ; -0.500       ; 2.719      ; 0.610      ;
; -1.748 ; e_s:e_s_|mux_out:mux_salida|d1[3] ; e_s:e_s_|reg_e:sal2|q[3]                ; microc:microc_|registro:PC_|q[0] ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 1.968      ; 0.220      ;
; -1.746 ; microc:microc_|registro:PC_|q[4]  ; microc:microc_|retorno_reg:sub_reg|q[5] ; clk                              ; microc:microc_|registro:PC_|q[0] ; -0.500       ; 2.758      ; 0.664      ;
; -1.742 ; microc:microc_|registro:PC_|q[5]  ; microc:microc_|retorno_reg:sub_reg|q[5] ; clk                              ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 2.583      ; 0.993      ;
; -1.725 ; e_s:e_s_|mux_out:mux_salida|d1[0] ; e_s:e_s_|reg_e:sal2|q[0]                ; microc:microc_|registro:PC_|q[0] ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 2.010      ; 0.285      ;
; -1.723 ; e_s:e_s_|mux_out:mux_salida|d1[4] ; e_s:e_s_|reg_e:sal2|q[4]                ; microc:microc_|registro:PC_|q[0] ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 2.210      ; 0.487      ;
; -1.711 ; microc:microc_|registro:PC_|q[4]  ; microc:microc_|retorno_reg:sub_reg|q[6] ; clk                              ; microc:microc_|registro:PC_|q[0] ; -0.500       ; 2.758      ; 0.699      ;
; -1.699 ; microc:microc_|registro:PC_|q[6]  ; microc:microc_|retorno_reg:sub_reg|q[6] ; clk                              ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 2.583      ; 1.036      ;
; -1.692 ; microc:microc_|registro:PC_|q[2]  ; microc:microc_|retorno_reg:sub_reg|q[2] ; clk                              ; microc:microc_|registro:PC_|q[0] ; -0.500       ; 2.758      ; 0.718      ;
; -1.692 ; e_s:e_s_|mux_out:mux_salida|d1[1] ; e_s:e_s_|reg_e:sal2|q[1]                ; microc:microc_|registro:PC_|q[0] ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 2.206      ; 0.514      ;
; -1.682 ; microc:microc_|registro:PC_|q[2]  ; microc:microc_|retorno_reg:sub_reg|q[8] ; clk                              ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 2.622      ; 1.092      ;
; -1.676 ; microc:microc_|registro:PC_|q[4]  ; microc:microc_|retorno_reg:sub_reg|q[7] ; clk                              ; microc:microc_|registro:PC_|q[0] ; -0.500       ; 2.758      ; 0.734      ;
; -1.662 ; microc:microc_|registro:PC_|q[3]  ; microc:microc_|retorno_reg:sub_reg|q[4] ; clk                              ; microc:microc_|registro:PC_|q[0] ; -0.500       ; 2.757      ; 0.747      ;
; -1.661 ; e_s:e_s_|mux_out:mux_salida|d1[6] ; e_s:e_s_|reg_e:sal2|q[6]                ; microc:microc_|registro:PC_|q[0] ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 2.171      ; 0.510      ;
; -1.647 ; microc:microc_|registro:PC_|q[2]  ; microc:microc_|retorno_reg:sub_reg|q[9] ; clk                              ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 2.622      ; 1.127      ;
; -1.643 ; microc:microc_|registro:PC_|q[8]  ; microc:microc_|retorno_reg:sub_reg|q[9] ; clk                              ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 2.583      ; 1.092      ;
; -1.639 ; microc:microc_|registro:PC_|q[1]  ; microc:microc_|retorno_reg:sub_reg|q[2] ; clk                              ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 2.622      ; 1.135      ;
; -1.633 ; e_s:e_s_|mux_out:mux_salida|d1[7] ; e_s:e_s_|reg_e:sal2|q[7]                ; microc:microc_|registro:PC_|q[0] ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 2.177      ; 0.544      ;
; -1.627 ; microc:microc_|registro:PC_|q[3]  ; microc:microc_|retorno_reg:sub_reg|q[5] ; clk                              ; microc:microc_|registro:PC_|q[0] ; -0.500       ; 2.757      ; 0.782      ;
; -1.604 ; microc:microc_|registro:PC_|q[5]  ; microc:microc_|retorno_reg:sub_reg|q[6] ; clk                              ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 2.583      ; 1.131      ;
; -1.604 ; microc:microc_|registro:PC_|q[1]  ; microc:microc_|retorno_reg:sub_reg|q[3] ; clk                              ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 2.622      ; 1.170      ;
; -1.592 ; microc:microc_|registro:PC_|q[3]  ; microc:microc_|retorno_reg:sub_reg|q[6] ; clk                              ; microc:microc_|registro:PC_|q[0] ; -0.500       ; 2.757      ; 0.817      ;
; -1.582 ; microc:microc_|registro:PC_|q[4]  ; microc:microc_|retorno_reg:sub_reg|q[8] ; clk                              ; microc:microc_|registro:PC_|q[0] ; -0.500       ; 2.758      ; 0.828      ;
; -1.569 ; microc:microc_|registro:PC_|q[5]  ; microc:microc_|retorno_reg:sub_reg|q[7] ; clk                              ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 2.583      ; 1.166      ;
; -1.569 ; microc:microc_|registro:PC_|q[1]  ; microc:microc_|retorno_reg:sub_reg|q[4] ; clk                              ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 2.622      ; 1.205      ;
; -1.568 ; microc:microc_|registro:PC_|q[7]  ; microc:microc_|retorno_reg:sub_reg|q[8] ; clk                              ; microc:microc_|registro:PC_|q[0] ; -0.500       ; 2.719      ; 0.803      ;
; -1.563 ; e_s:e_s_|mux_out:mux_salida|d1[5] ; e_s:e_s_|reg_e:sal2|q[5]                ; microc:microc_|registro:PC_|q[0] ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 1.947      ; 0.384      ;
; -1.559 ; microc:microc_|registro:PC_|q[6]  ; microc:microc_|retorno_reg:sub_reg|q[7] ; clk                              ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 2.583      ; 1.176      ;
; -1.557 ; microc:microc_|registro:PC_|q[3]  ; microc:microc_|retorno_reg:sub_reg|q[7] ; clk                              ; microc:microc_|registro:PC_|q[0] ; -0.500       ; 2.757      ; 0.852      ;
+--------+-----------------------------------+-----------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'reset'                                                                                                                                                      ;
+--------+----------------------------------+-----------------------------------------+----------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                                 ; Launch Clock                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+-----------------------------------------+----------------------------------+-------------+--------------+------------+------------+
; -3.190 ; microc:microc_|registro:PC_|q[0] ; microc:microc_|retorno_reg:sub_reg|q[0] ; microc:microc_|registro:PC_|q[0] ; reset       ; 0.000        ; 3.765      ; 0.868      ;
; -3.122 ; microc:microc_|registro:PC_|q[0] ; microc:microc_|retorno_reg:sub_reg|q[1] ; microc:microc_|registro:PC_|q[0] ; reset       ; 0.000        ; 3.764      ; 0.935      ;
; -2.982 ; microc:microc_|registro:PC_|q[0] ; microc:microc_|retorno_reg:sub_reg|q[2] ; microc:microc_|registro:PC_|q[0] ; reset       ; 0.000        ; 3.764      ; 1.075      ;
; -2.947 ; microc:microc_|registro:PC_|q[0] ; microc:microc_|retorno_reg:sub_reg|q[3] ; microc:microc_|registro:PC_|q[0] ; reset       ; 0.000        ; 3.764      ; 1.110      ;
; -2.912 ; microc:microc_|registro:PC_|q[0] ; microc:microc_|retorno_reg:sub_reg|q[4] ; microc:microc_|registro:PC_|q[0] ; reset       ; 0.000        ; 3.764      ; 1.145      ;
; -2.877 ; microc:microc_|registro:PC_|q[0] ; microc:microc_|retorno_reg:sub_reg|q[5] ; microc:microc_|registro:PC_|q[0] ; reset       ; 0.000        ; 3.764      ; 1.180      ;
; -2.842 ; microc:microc_|registro:PC_|q[0] ; microc:microc_|retorno_reg:sub_reg|q[6] ; microc:microc_|registro:PC_|q[0] ; reset       ; 0.000        ; 3.764      ; 1.215      ;
; -2.807 ; microc:microc_|registro:PC_|q[0] ; microc:microc_|retorno_reg:sub_reg|q[7] ; microc:microc_|registro:PC_|q[0] ; reset       ; 0.000        ; 3.764      ; 1.250      ;
; -2.713 ; microc:microc_|registro:PC_|q[0] ; microc:microc_|retorno_reg:sub_reg|q[8] ; microc:microc_|registro:PC_|q[0] ; reset       ; 0.000        ; 3.764      ; 1.344      ;
; -2.690 ; microc:microc_|registro:PC_|q[0] ; microc:microc_|retorno_reg:sub_reg|q[0] ; microc:microc_|registro:PC_|q[0] ; reset       ; -0.500       ; 3.765      ; 0.868      ;
; -2.678 ; microc:microc_|registro:PC_|q[0] ; microc:microc_|retorno_reg:sub_reg|q[9] ; microc:microc_|registro:PC_|q[0] ; reset       ; 0.000        ; 3.764      ; 1.379      ;
; -2.622 ; microc:microc_|registro:PC_|q[0] ; microc:microc_|retorno_reg:sub_reg|q[1] ; microc:microc_|registro:PC_|q[0] ; reset       ; -0.500       ; 3.764      ; 0.935      ;
; -2.482 ; microc:microc_|registro:PC_|q[0] ; microc:microc_|retorno_reg:sub_reg|q[2] ; microc:microc_|registro:PC_|q[0] ; reset       ; -0.500       ; 3.764      ; 1.075      ;
; -2.447 ; microc:microc_|registro:PC_|q[0] ; microc:microc_|retorno_reg:sub_reg|q[3] ; microc:microc_|registro:PC_|q[0] ; reset       ; -0.500       ; 3.764      ; 1.110      ;
; -2.412 ; microc:microc_|registro:PC_|q[0] ; microc:microc_|retorno_reg:sub_reg|q[4] ; microc:microc_|registro:PC_|q[0] ; reset       ; -0.500       ; 3.764      ; 1.145      ;
; -2.377 ; microc:microc_|registro:PC_|q[0] ; microc:microc_|retorno_reg:sub_reg|q[5] ; microc:microc_|registro:PC_|q[0] ; reset       ; -0.500       ; 3.764      ; 1.180      ;
; -2.342 ; microc:microc_|registro:PC_|q[0] ; microc:microc_|retorno_reg:sub_reg|q[6] ; microc:microc_|registro:PC_|q[0] ; reset       ; -0.500       ; 3.764      ; 1.215      ;
; -2.307 ; microc:microc_|registro:PC_|q[0] ; microc:microc_|retorno_reg:sub_reg|q[7] ; microc:microc_|registro:PC_|q[0] ; reset       ; -0.500       ; 3.764      ; 1.250      ;
; -2.213 ; microc:microc_|registro:PC_|q[0] ; microc:microc_|retorno_reg:sub_reg|q[8] ; microc:microc_|registro:PC_|q[0] ; reset       ; -0.500       ; 3.764      ; 1.344      ;
; -2.178 ; microc:microc_|registro:PC_|q[0] ; microc:microc_|retorno_reg:sub_reg|q[9] ; microc:microc_|registro:PC_|q[0] ; reset       ; -0.500       ; 3.764      ; 1.379      ;
; -1.834 ; microc:microc_|registro:PC_|q[9] ; microc:microc_|retorno_reg:sub_reg|q[9] ; clk                              ; reset       ; 0.000        ; 2.165      ; 0.483      ;
; -1.830 ; microc:microc_|registro:PC_|q[4] ; microc:microc_|retorno_reg:sub_reg|q[4] ; clk                              ; reset       ; 0.000        ; 2.204      ; 0.526      ;
; -1.746 ; microc:microc_|registro:PC_|q[3] ; microc:microc_|retorno_reg:sub_reg|q[3] ; clk                              ; reset       ; 0.000        ; 2.203      ; 0.609      ;
; -1.707 ; microc:microc_|registro:PC_|q[7] ; microc:microc_|retorno_reg:sub_reg|q[7] ; clk                              ; reset       ; 0.000        ; 2.165      ; 0.610      ;
; -1.692 ; microc:microc_|registro:PC_|q[4] ; microc:microc_|retorno_reg:sub_reg|q[5] ; clk                              ; reset       ; 0.000        ; 2.204      ; 0.664      ;
; -1.657 ; microc:microc_|registro:PC_|q[4] ; microc:microc_|retorno_reg:sub_reg|q[6] ; clk                              ; reset       ; 0.000        ; 2.204      ; 0.699      ;
; -1.638 ; microc:microc_|registro:PC_|q[2] ; microc:microc_|retorno_reg:sub_reg|q[2] ; clk                              ; reset       ; 0.000        ; 2.204      ; 0.718      ;
; -1.622 ; microc:microc_|registro:PC_|q[4] ; microc:microc_|retorno_reg:sub_reg|q[7] ; clk                              ; reset       ; 0.000        ; 2.204      ; 0.734      ;
; -1.608 ; microc:microc_|registro:PC_|q[3] ; microc:microc_|retorno_reg:sub_reg|q[4] ; clk                              ; reset       ; 0.000        ; 2.203      ; 0.747      ;
; -1.573 ; microc:microc_|registro:PC_|q[3] ; microc:microc_|retorno_reg:sub_reg|q[5] ; clk                              ; reset       ; 0.000        ; 2.203      ; 0.782      ;
; -1.538 ; microc:microc_|registro:PC_|q[3] ; microc:microc_|retorno_reg:sub_reg|q[6] ; clk                              ; reset       ; 0.000        ; 2.203      ; 0.817      ;
; -1.528 ; microc:microc_|registro:PC_|q[4] ; microc:microc_|retorno_reg:sub_reg|q[8] ; clk                              ; reset       ; 0.000        ; 2.204      ; 0.828      ;
; -1.514 ; microc:microc_|registro:PC_|q[7] ; microc:microc_|retorno_reg:sub_reg|q[8] ; clk                              ; reset       ; 0.000        ; 2.165      ; 0.803      ;
; -1.503 ; microc:microc_|registro:PC_|q[3] ; microc:microc_|retorno_reg:sub_reg|q[7] ; clk                              ; reset       ; 0.000        ; 2.203      ; 0.852      ;
; -1.498 ; microc:microc_|registro:PC_|q[2] ; microc:microc_|retorno_reg:sub_reg|q[3] ; clk                              ; reset       ; 0.000        ; 2.204      ; 0.858      ;
; -1.493 ; microc:microc_|registro:PC_|q[4] ; microc:microc_|retorno_reg:sub_reg|q[9] ; clk                              ; reset       ; 0.000        ; 2.204      ; 0.863      ;
; -1.479 ; microc:microc_|registro:PC_|q[7] ; microc:microc_|retorno_reg:sub_reg|q[9] ; clk                              ; reset       ; 0.000        ; 2.165      ; 0.838      ;
; -1.463 ; microc:microc_|registro:PC_|q[2] ; microc:microc_|retorno_reg:sub_reg|q[4] ; clk                              ; reset       ; 0.000        ; 2.204      ; 0.893      ;
; -1.428 ; microc:microc_|registro:PC_|q[2] ; microc:microc_|retorno_reg:sub_reg|q[5] ; clk                              ; reset       ; 0.000        ; 2.204      ; 0.928      ;
; -1.409 ; microc:microc_|registro:PC_|q[3] ; microc:microc_|retorno_reg:sub_reg|q[8] ; clk                              ; reset       ; 0.000        ; 2.203      ; 0.946      ;
; -1.393 ; microc:microc_|registro:PC_|q[2] ; microc:microc_|retorno_reg:sub_reg|q[6] ; clk                              ; reset       ; 0.000        ; 2.204      ; 0.963      ;
; -1.374 ; microc:microc_|registro:PC_|q[3] ; microc:microc_|retorno_reg:sub_reg|q[9] ; clk                              ; reset       ; 0.000        ; 2.203      ; 0.981      ;
; -1.363 ; microc:microc_|registro:PC_|q[8] ; microc:microc_|retorno_reg:sub_reg|q[8] ; clk                              ; reset       ; 0.000        ; 2.165      ; 0.954      ;
; -1.358 ; microc:microc_|registro:PC_|q[2] ; microc:microc_|retorno_reg:sub_reg|q[7] ; clk                              ; reset       ; 0.000        ; 2.204      ; 0.998      ;
; -1.356 ; microc:microc_|registro:PC_|q[1] ; microc:microc_|retorno_reg:sub_reg|q[1] ; clk                              ; reset       ; 0.000        ; 2.204      ; 1.000      ;
; -1.324 ; microc:microc_|registro:PC_|q[5] ; microc:microc_|retorno_reg:sub_reg|q[5] ; clk                              ; reset       ; 0.000        ; 2.165      ; 0.993      ;
; -1.281 ; microc:microc_|registro:PC_|q[6] ; microc:microc_|retorno_reg:sub_reg|q[6] ; clk                              ; reset       ; 0.000        ; 2.165      ; 1.036      ;
; -1.264 ; microc:microc_|registro:PC_|q[2] ; microc:microc_|retorno_reg:sub_reg|q[8] ; clk                              ; reset       ; 0.000        ; 2.204      ; 1.092      ;
; -1.229 ; microc:microc_|registro:PC_|q[2] ; microc:microc_|retorno_reg:sub_reg|q[9] ; clk                              ; reset       ; 0.000        ; 2.204      ; 1.127      ;
; -1.225 ; microc:microc_|registro:PC_|q[8] ; microc:microc_|retorno_reg:sub_reg|q[9] ; clk                              ; reset       ; 0.000        ; 2.165      ; 1.092      ;
; -1.221 ; microc:microc_|registro:PC_|q[1] ; microc:microc_|retorno_reg:sub_reg|q[2] ; clk                              ; reset       ; 0.000        ; 2.204      ; 1.135      ;
; -1.186 ; microc:microc_|registro:PC_|q[5] ; microc:microc_|retorno_reg:sub_reg|q[6] ; clk                              ; reset       ; 0.000        ; 2.165      ; 1.131      ;
; -1.186 ; microc:microc_|registro:PC_|q[1] ; microc:microc_|retorno_reg:sub_reg|q[3] ; clk                              ; reset       ; 0.000        ; 2.204      ; 1.170      ;
; -1.151 ; microc:microc_|registro:PC_|q[5] ; microc:microc_|retorno_reg:sub_reg|q[7] ; clk                              ; reset       ; 0.000        ; 2.165      ; 1.166      ;
; -1.151 ; microc:microc_|registro:PC_|q[1] ; microc:microc_|retorno_reg:sub_reg|q[4] ; clk                              ; reset       ; 0.000        ; 2.204      ; 1.205      ;
; -1.141 ; microc:microc_|registro:PC_|q[6] ; microc:microc_|retorno_reg:sub_reg|q[7] ; clk                              ; reset       ; 0.000        ; 2.165      ; 1.176      ;
; -1.116 ; microc:microc_|registro:PC_|q[1] ; microc:microc_|retorno_reg:sub_reg|q[5] ; clk                              ; reset       ; 0.000        ; 2.204      ; 1.240      ;
; -1.081 ; microc:microc_|registro:PC_|q[1] ; microc:microc_|retorno_reg:sub_reg|q[6] ; clk                              ; reset       ; 0.000        ; 2.204      ; 1.275      ;
; -1.057 ; microc:microc_|registro:PC_|q[5] ; microc:microc_|retorno_reg:sub_reg|q[8] ; clk                              ; reset       ; 0.000        ; 2.165      ; 1.260      ;
; -1.047 ; microc:microc_|registro:PC_|q[6] ; microc:microc_|retorno_reg:sub_reg|q[8] ; clk                              ; reset       ; 0.000        ; 2.165      ; 1.270      ;
; -1.046 ; microc:microc_|registro:PC_|q[1] ; microc:microc_|retorno_reg:sub_reg|q[7] ; clk                              ; reset       ; 0.000        ; 2.204      ; 1.310      ;
; -1.022 ; microc:microc_|registro:PC_|q[5] ; microc:microc_|retorno_reg:sub_reg|q[9] ; clk                              ; reset       ; 0.000        ; 2.165      ; 1.295      ;
; -1.012 ; microc:microc_|registro:PC_|q[6] ; microc:microc_|retorno_reg:sub_reg|q[9] ; clk                              ; reset       ; 0.000        ; 2.165      ; 1.305      ;
; -0.952 ; microc:microc_|registro:PC_|q[1] ; microc:microc_|retorno_reg:sub_reg|q[8] ; clk                              ; reset       ; 0.000        ; 2.204      ; 1.404      ;
; -0.917 ; microc:microc_|registro:PC_|q[1] ; microc:microc_|retorno_reg:sub_reg|q[9] ; clk                              ; reset       ; 0.000        ; 2.204      ; 1.439      ;
+--------+----------------------------------+-----------------------------------------+----------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk'                                                                                                                                                       ;
+--------+----------------------------------+----------------------------------------+----------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                                ; Launch Clock                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+----------------------------------------+----------------------------------+-------------+--------------+------------+------------+
; -0.696 ; microc:microc_|registro:PC_|q[0] ; microc:microc_|registro:PC_|q[7]       ; microc:microc_|registro:PC_|q[0] ; clk         ; 0.000        ; 1.599      ; 1.196      ;
; -0.599 ; microc:microc_|registro:PC_|q[0] ; microc:microc_|registro:PC_|q[5]       ; microc:microc_|registro:PC_|q[0] ; clk         ; 0.000        ; 1.599      ; 1.293      ;
; -0.584 ; microc:microc_|registro:PC_|q[0] ; microc:microc_|regfile:banco_|regb~10  ; microc:microc_|registro:PC_|q[0] ; clk         ; 0.000        ; 1.935      ; 1.644      ;
; -0.458 ; microc:microc_|registro:PC_|q[0] ; microc:microc_|regfile:banco_|regb~2   ; microc:microc_|registro:PC_|q[0] ; clk         ; 0.000        ; 2.057      ; 1.892      ;
; -0.438 ; microc:microc_|registro:PC_|q[0] ; microc:microc_|regfile:banco_|regb~3   ; microc:microc_|registro:PC_|q[0] ; clk         ; 0.000        ; 2.057      ; 1.912      ;
; -0.431 ; microc:microc_|registro:PC_|q[0] ; microc:microc_|regfile:banco_|regb~11  ; microc:microc_|registro:PC_|q[0] ; clk         ; 0.000        ; 1.675      ; 1.537      ;
; -0.423 ; microc:microc_|registro:PC_|q[0] ; microc:microc_|regfile:banco_|regb~115 ; microc:microc_|registro:PC_|q[0] ; clk         ; 0.000        ; 2.125      ; 1.995      ;
; -0.410 ; microc:microc_|registro:PC_|q[0] ; microc:microc_|regfile:banco_|regb~122 ; microc:microc_|registro:PC_|q[0] ; clk         ; 0.000        ; 2.162      ; 2.045      ;
; -0.380 ; microc:microc_|registro:PC_|q[0] ; microc:microc_|regfile:banco_|regb~67  ; microc:microc_|registro:PC_|q[0] ; clk         ; 0.000        ; 2.243      ; 2.156      ;
; -0.375 ; microc:microc_|registro:PC_|q[0] ; microc:microc_|regfile:banco_|regb~42  ; microc:microc_|registro:PC_|q[0] ; clk         ; 0.000        ; 2.124      ; 2.042      ;
; -0.375 ; microc:microc_|registro:PC_|q[0] ; microc:microc_|regfile:banco_|regb~35  ; microc:microc_|registro:PC_|q[0] ; clk         ; 0.000        ; 2.080      ; 1.998      ;
; -0.374 ; microc:microc_|registro:PC_|q[0] ; microc:microc_|regfile:banco_|regb~27  ; microc:microc_|registro:PC_|q[0] ; clk         ; 0.000        ; 2.287      ; 2.206      ;
; -0.368 ; microc:microc_|registro:PC_|q[0] ; microc:microc_|regfile:banco_|regb~83  ; microc:microc_|registro:PC_|q[0] ; clk         ; 0.000        ; 2.070      ; 1.995      ;
; -0.359 ; microc:microc_|registro:PC_|q[0] ; microc:microc_|regfile:banco_|regb~99  ; microc:microc_|registro:PC_|q[0] ; clk         ; 0.000        ; 2.099      ; 2.033      ;
; -0.341 ; microc:microc_|registro:PC_|q[0] ; microc:microc_|regfile:banco_|regb~123 ; microc:microc_|registro:PC_|q[0] ; clk         ; 0.000        ; 2.162      ; 2.114      ;
; -0.325 ; microc:microc_|registro:PC_|q[0] ; microc:microc_|regfile:banco_|regb~19  ; microc:microc_|registro:PC_|q[0] ; clk         ; 0.000        ; 2.104      ; 2.072      ;
; -0.321 ; microc:microc_|registro:PC_|q[0] ; microc:microc_|registro:PC_|q[4]       ; microc:microc_|registro:PC_|q[0] ; clk         ; 0.000        ; 1.560      ; 1.532      ;
; -0.311 ; microc:microc_|registro:PC_|q[0] ; microc:microc_|regfile:banco_|regb~17  ; microc:microc_|registro:PC_|q[0] ; clk         ; 0.000        ; 2.104      ; 2.086      ;
; -0.311 ; microc:microc_|registro:PC_|q[0] ; microc:microc_|regfile:banco_|regb~51  ; microc:microc_|registro:PC_|q[0] ; clk         ; 0.000        ; 2.020      ; 2.002      ;
; -0.301 ; microc:microc_|registro:PC_|q[0] ; microc:microc_|regfile:banco_|regb~43  ; microc:microc_|registro:PC_|q[0] ; clk         ; 0.000        ; 2.124      ; 2.116      ;
; -0.297 ; microc:microc_|registro:PC_|q[0] ; microc:microc_|regfile:banco_|regb~59  ; microc:microc_|registro:PC_|q[0] ; clk         ; 0.000        ; 1.998      ; 1.994      ;
; -0.286 ; microc:microc_|registro:PC_|q[0] ; microc:microc_|regfile:banco_|regb~26  ; microc:microc_|registro:PC_|q[0] ; clk         ; 0.000        ; 2.287      ; 2.294      ;
; -0.271 ; microc:microc_|registro:PC_|q[0] ; microc:microc_|regfile:banco_|regb~66  ; microc:microc_|registro:PC_|q[0] ; clk         ; 0.000        ; 2.243      ; 2.265      ;
; -0.270 ; microc:microc_|registro:PC_|q[0] ; microc:microc_|regfile:banco_|regb~93  ; microc:microc_|registro:PC_|q[0] ; clk         ; 0.000        ; 2.004      ; 2.027      ;
; -0.267 ; microc:microc_|registro:PC_|q[0] ; microc:microc_|regfile:banco_|regb~29  ; microc:microc_|registro:PC_|q[0] ; clk         ; 0.000        ; 2.004      ; 2.030      ;
; -0.253 ; microc:microc_|registro:PC_|q[0] ; microc:microc_|regfile:banco_|regb~34  ; microc:microc_|registro:PC_|q[0] ; clk         ; 0.000        ; 2.080      ; 2.120      ;
; -0.249 ; microc:microc_|registro:PC_|q[0] ; microc:microc_|registro:PC_|q[1]       ; microc:microc_|registro:PC_|q[0] ; clk         ; 0.000        ; 1.560      ; 1.604      ;
; -0.238 ; microc:microc_|registro:PC_|q[0] ; microc:microc_|regfile:banco_|regb~117 ; microc:microc_|registro:PC_|q[0] ; clk         ; 0.000        ; 2.125      ; 2.180      ;
; -0.234 ; microc:microc_|registro:PC_|q[0] ; microc:microc_|registro:PC_|q[3]       ; microc:microc_|registro:PC_|q[0] ; clk         ; 0.000        ; 1.561      ; 1.620      ;
; -0.233 ; microc:microc_|registro:PC_|q[0] ; microc:microc_|regfile:banco_|regb~114 ; microc:microc_|registro:PC_|q[0] ; clk         ; 0.000        ; 2.125      ; 2.185      ;
; -0.222 ; microc:microc_|registro:PC_|q[0] ; microc:microc_|regfile:banco_|regb~74  ; microc:microc_|registro:PC_|q[0] ; clk         ; 0.000        ; 2.106      ; 2.177      ;
; -0.220 ; microc:microc_|registro:PC_|q[0] ; microc:microc_|regfile:banco_|regb~75  ; microc:microc_|registro:PC_|q[0] ; clk         ; 0.000        ; 2.106      ; 2.179      ;
; -0.216 ; microc:microc_|registro:PC_|q[0] ; microc:microc_|regfile:banco_|regb~21  ; microc:microc_|registro:PC_|q[0] ; clk         ; 0.000        ; 2.104      ; 2.181      ;
; -0.198 ; microc:microc_|registro:PC_|q[0] ; microc:microc_|regfile:banco_|regb~106 ; microc:microc_|registro:PC_|q[0] ; clk         ; 0.000        ; 2.082      ; 2.177      ;
; -0.197 ; microc:microc_|registro:PC_|q[0] ; microc:microc_|regfile:banco_|regb~107 ; microc:microc_|registro:PC_|q[0] ; clk         ; 0.000        ; 2.082      ; 2.178      ;
; -0.196 ; microc:microc_|registro:PC_|q[0] ; microc:microc_|registro:PC_|q[7]       ; microc:microc_|registro:PC_|q[0] ; clk         ; -0.500       ; 1.599      ; 1.196      ;
; -0.192 ; microc:microc_|registro:PC_|q[0] ; microc:microc_|regfile:banco_|regb~91  ; microc:microc_|registro:PC_|q[0] ; clk         ; 0.000        ; 2.108      ; 2.209      ;
; -0.192 ; microc:microc_|registro:PC_|q[0] ; microc:microc_|registro:PC_|q[0]       ; microc:microc_|registro:PC_|q[0] ; clk         ; 0.000        ; 1.561      ; 1.662      ;
; -0.190 ; microc:microc_|registro:PC_|q[0] ; microc:microc_|regfile:banco_|regb~101 ; microc:microc_|registro:PC_|q[0] ; clk         ; 0.000        ; 2.099      ; 2.202      ;
; -0.189 ; microc:microc_|registro:PC_|q[0] ; microc:microc_|regfile:banco_|regb~77  ; microc:microc_|registro:PC_|q[0] ; clk         ; 0.000        ; 2.208      ; 2.312      ;
; -0.188 ; microc:microc_|registro:PC_|q[0] ; microc:microc_|regfile:banco_|regb~53  ; microc:microc_|registro:PC_|q[0] ; clk         ; 0.000        ; 2.077      ; 2.182      ;
; -0.188 ; microc:microc_|registro:PC_|q[0] ; microc:microc_|registro:PC_|q[2]       ; microc:microc_|registro:PC_|q[0] ; clk         ; 0.000        ; 1.560      ; 1.665      ;
; -0.184 ; microc:microc_|registro:PC_|q[0] ; microc:microc_|regfile:banco_|regb~85  ; microc:microc_|registro:PC_|q[0] ; clk         ; 0.000        ; 2.070      ; 2.179      ;
; -0.175 ; microc:microc_|registro:PC_|q[0] ; microc:microc_|regfile:banco_|regb~58  ; microc:microc_|registro:PC_|q[0] ; clk         ; 0.000        ; 1.998      ; 2.116      ;
; -0.174 ; microc:microc_|registro:PC_|q[0] ; microc:microc_|regfile:banco_|regb~82  ; microc:microc_|registro:PC_|q[0] ; clk         ; 0.000        ; 2.070      ; 2.189      ;
; -0.174 ; microc:microc_|registro:PC_|q[0] ; microc:microc_|regfile:banco_|regb~5   ; microc:microc_|registro:PC_|q[0] ; clk         ; 0.000        ; 1.998      ; 2.117      ;
; -0.160 ; microc:microc_|registro:PC_|q[0] ; microc:microc_|regfile:banco_|regb~13  ; microc:microc_|registro:PC_|q[0] ; clk         ; 0.000        ; 1.984      ; 2.117      ;
; -0.144 ; microc:microc_|registro:PC_|q[0] ; microc:microc_|regfile:banco_|regb~109 ; microc:microc_|registro:PC_|q[0] ; clk         ; 0.000        ; 2.164      ; 2.313      ;
; -0.128 ; microc:microc_|registro:PC_|q[0] ; microc:microc_|regfile:banco_|regb~18  ; microc:microc_|registro:PC_|q[0] ; clk         ; 0.000        ; 2.137      ; 2.302      ;
; -0.124 ; microc:microc_|registro:PC_|q[0] ; microc:microc_|regfile:banco_|regb~98  ; microc:microc_|registro:PC_|q[0] ; clk         ; 0.000        ; 2.099      ; 2.268      ;
; -0.123 ; microc:microc_|registro:PC_|q[0] ; microc:microc_|regfile:banco_|regb~50  ; microc:microc_|registro:PC_|q[0] ; clk         ; 0.000        ; 2.103      ; 2.273      ;
; -0.123 ; microc:microc_|registro:PC_|q[0] ; microc:microc_|regfile:banco_|regb~69  ; microc:microc_|registro:PC_|q[0] ; clk         ; 0.000        ; 2.130      ; 2.300      ;
; -0.109 ; microc:microc_|registro:PC_|q[0] ; microc:microc_|regfile:banco_|regb~90  ; microc:microc_|registro:PC_|q[0] ; clk         ; 0.000        ; 2.108      ; 2.292      ;
; -0.107 ; microc:microc_|registro:PC_|q[0] ; microc:microc_|registro:PC_|q[6]       ; microc:microc_|registro:PC_|q[0] ; clk         ; 0.000        ; 1.599      ; 1.785      ;
; -0.103 ; microc:microc_|registro:PC_|q[0] ; microc:microc_|regfile:banco_|regb~15  ; microc:microc_|registro:PC_|q[0] ; clk         ; 0.000        ; 1.948      ; 2.138      ;
; -0.103 ; microc:microc_|registro:PC_|q[0] ; microc:microc_|regfile:banco_|regb~127 ; microc:microc_|registro:PC_|q[0] ; clk         ; 0.000        ; 1.948      ; 2.138      ;
; -0.099 ; microc:microc_|registro:PC_|q[0] ; microc:microc_|registro:PC_|q[5]       ; microc:microc_|registro:PC_|q[0] ; clk         ; -0.500       ; 1.599      ; 1.293      ;
; -0.093 ; microc:microc_|registro:PC_|q[0] ; microc:microc_|regfile:banco_|regb~125 ; microc:microc_|registro:PC_|q[0] ; clk         ; 0.000        ; 1.992      ; 2.192      ;
; -0.084 ; microc:microc_|registro:PC_|q[0] ; microc:microc_|regfile:banco_|regb~10  ; microc:microc_|registro:PC_|q[0] ; clk         ; -0.500       ; 1.935      ; 1.644      ;
; -0.072 ; microc:microc_|registro:PC_|q[0] ; microc:microc_|regfile:banco_|regb~37  ; microc:microc_|registro:PC_|q[0] ; clk         ; 0.000        ; 2.078      ; 2.299      ;
; -0.056 ; microc:microc_|registro:PC_|q[0] ; microc:microc_|registro:PC_|q[8]       ; microc:microc_|registro:PC_|q[0] ; clk         ; 0.000        ; 1.599      ; 1.836      ;
; -0.033 ; microc:microc_|registro:PC_|q[0] ; microc:microc_|regfile:banco_|regb~103 ; microc:microc_|registro:PC_|q[0] ; clk         ; 0.000        ; 2.338      ; 2.598      ;
; -0.031 ; microc:microc_|registro:PC_|q[0] ; microc:microc_|regfile:banco_|regb~87  ; microc:microc_|registro:PC_|q[0] ; clk         ; 0.000        ; 2.063      ; 2.325      ;
; -0.030 ; microc:microc_|registro:PC_|q[0] ; microc:microc_|regfile:banco_|regb~119 ; microc:microc_|registro:PC_|q[0] ; clk         ; 0.000        ; 2.338      ; 2.601      ;
; -0.026 ; microc:microc_|registro:PC_|q[0] ; microc:microc_|regfile:banco_|regb~8   ; microc:microc_|registro:PC_|q[0] ; clk         ; 0.000        ; 1.935      ; 2.202      ;
; -0.008 ; microc:microc_|registro:PC_|q[0] ; microc:microc_|regfile:banco_|regb~61  ; microc:microc_|registro:PC_|q[0] ; clk         ; 0.000        ; 1.998      ; 2.283      ;
; -0.007 ; microc:microc_|registro:PC_|q[0] ; microc:microc_|regfile:banco_|regb~65  ; microc:microc_|registro:PC_|q[0] ; clk         ; 0.000        ; 2.243      ; 2.529      ;
; -0.002 ; microc:microc_|registro:PC_|q[0] ; microc:microc_|regfile:banco_|regb~7   ; microc:microc_|registro:PC_|q[0] ; clk         ; 0.000        ; 2.154      ; 2.445      ;
; 0.004  ; microc:microc_|registro:PC_|q[0] ; microc:microc_|regfile:banco_|regb~71  ; microc:microc_|registro:PC_|q[0] ; clk         ; 0.000        ; 2.028      ; 2.325      ;
; 0.042  ; microc:microc_|registro:PC_|q[0] ; microc:microc_|regfile:banco_|regb~2   ; microc:microc_|registro:PC_|q[0] ; clk         ; -0.500       ; 2.057      ; 1.892      ;
; 0.049  ; microc:microc_|registro:PC_|q[0] ; microc:microc_|regfile:banco_|regb~39  ; microc:microc_|registro:PC_|q[0] ; clk         ; 0.000        ; 2.097      ; 2.439      ;
; 0.058  ; microc:microc_|registro:PC_|q[0] ; microc:microc_|regfile:banco_|regb~49  ; microc:microc_|registro:PC_|q[0] ; clk         ; 0.000        ; 2.077      ; 2.428      ;
; 0.062  ; microc:microc_|registro:PC_|q[0] ; microc:microc_|regfile:banco_|regb~3   ; microc:microc_|registro:PC_|q[0] ; clk         ; -0.500       ; 2.057      ; 1.912      ;
; 0.069  ; microc:microc_|registro:PC_|q[0] ; microc:microc_|regfile:banco_|regb~11  ; microc:microc_|registro:PC_|q[0] ; clk         ; -0.500       ; 1.675      ; 1.537      ;
; 0.071  ; microc:microc_|registro:PC_|q[0] ; microc:microc_|regfile:banco_|regb~80  ; microc:microc_|registro:PC_|q[0] ; clk         ; 0.000        ; 2.462      ; 2.826      ;
; 0.077  ; microc:microc_|registro:PC_|q[0] ; microc:microc_|regfile:banco_|regb~115 ; microc:microc_|registro:PC_|q[0] ; clk         ; -0.500       ; 2.125      ; 1.995      ;
; 0.090  ; microc:microc_|registro:PC_|q[0] ; microc:microc_|regfile:banco_|regb~122 ; microc:microc_|registro:PC_|q[0] ; clk         ; -0.500       ; 2.162      ; 2.045      ;
; 0.110  ; microc:microc_|registro:PC_|q[0] ; microc:microc_|regfile:banco_|regb~0   ; microc:microc_|registro:PC_|q[0] ; clk         ; 0.000        ; 2.057      ; 2.460      ;
; 0.111  ; microc:microc_|registro:PC_|q[0] ; microc:microc_|regfile:banco_|regb~64  ; microc:microc_|registro:PC_|q[0] ; clk         ; 0.000        ; 2.243      ; 2.647      ;
; 0.120  ; microc:microc_|registro:PC_|q[0] ; microc:microc_|regfile:banco_|regb~67  ; microc:microc_|registro:PC_|q[0] ; clk         ; -0.500       ; 2.243      ; 2.156      ;
; 0.125  ; microc:microc_|registro:PC_|q[0] ; microc:microc_|regfile:banco_|regb~42  ; microc:microc_|registro:PC_|q[0] ; clk         ; -0.500       ; 2.124      ; 2.042      ;
; 0.125  ; microc:microc_|registro:PC_|q[0] ; microc:microc_|regfile:banco_|regb~35  ; microc:microc_|registro:PC_|q[0] ; clk         ; -0.500       ; 2.080      ; 1.998      ;
; 0.126  ; microc:microc_|registro:PC_|q[0] ; microc:microc_|regfile:banco_|regb~27  ; microc:microc_|registro:PC_|q[0] ; clk         ; -0.500       ; 2.287      ; 2.206      ;
; 0.128  ; microc:microc_|registro:PC_|q[0] ; microc:microc_|regfile:banco_|regb~45  ; microc:microc_|registro:PC_|q[0] ; clk         ; 0.000        ; 1.863      ; 2.284      ;
; 0.130  ; microc:microc_|registro:PC_|q[0] ; microc:microc_|regfile:banco_|regb~79  ; microc:microc_|registro:PC_|q[0] ; clk         ; 0.000        ; 2.208      ; 2.631      ;
; 0.132  ; microc:microc_|registro:PC_|q[0] ; microc:microc_|regfile:banco_|regb~83  ; microc:microc_|registro:PC_|q[0] ; clk         ; -0.500       ; 2.070      ; 1.995      ;
; 0.134  ; microc:microc_|registro:PC_|q[0] ; microc:microc_|registro:PC_|q[9]       ; microc:microc_|registro:PC_|q[0] ; clk         ; 0.000        ; 1.599      ; 2.026      ;
; 0.135  ; microc:microc_|registro:PC_|q[0] ; microc:microc_|regfile:banco_|regb~47  ; microc:microc_|registro:PC_|q[0] ; clk         ; 0.000        ; 2.124      ; 2.552      ;
; 0.141  ; microc:microc_|registro:PC_|q[0] ; microc:microc_|regfile:banco_|regb~99  ; microc:microc_|registro:PC_|q[0] ; clk         ; -0.500       ; 2.099      ; 2.033      ;
; 0.159  ; microc:microc_|registro:PC_|q[0] ; microc:microc_|regfile:banco_|regb~123 ; microc:microc_|registro:PC_|q[0] ; clk         ; -0.500       ; 2.162      ; 2.114      ;
; 0.173  ; microc:microc_|registro:PC_|q[0] ; microc:microc_|regfile:banco_|regb~113 ; microc:microc_|registro:PC_|q[0] ; clk         ; 0.000        ; 2.125      ; 2.591      ;
; 0.174  ; microc:microc_|registro:PC_|q[0] ; microc:microc_|regfile:banco_|regb~112 ; microc:microc_|registro:PC_|q[0] ; clk         ; 0.000        ; 2.363      ; 2.830      ;
; 0.174  ; microc:microc_|registro:PC_|q[0] ; microc:microc_|regfile:banco_|regb~111 ; microc:microc_|registro:PC_|q[0] ; clk         ; 0.000        ; 2.164      ; 2.631      ;
; 0.175  ; microc:microc_|registro:PC_|q[0] ; microc:microc_|regfile:banco_|regb~19  ; microc:microc_|registro:PC_|q[0] ; clk         ; -0.500       ; 2.104      ; 2.072      ;
; 0.179  ; microc:microc_|registro:PC_|q[0] ; microc:microc_|registro:PC_|q[4]       ; microc:microc_|registro:PC_|q[0] ; clk         ; -0.500       ; 1.560      ; 1.532      ;
; 0.187  ; microc:microc_|registro:PC_|q[0] ; microc:microc_|regfile:banco_|regb~24  ; microc:microc_|registro:PC_|q[0] ; clk         ; 0.000        ; 2.287      ; 2.767      ;
; 0.188  ; microc:microc_|registro:PC_|q[0] ; microc:microc_|regfile:banco_|regb~102 ; microc:microc_|registro:PC_|q[0] ; clk         ; 0.000        ; 2.338      ; 2.819      ;
; 0.189  ; microc:microc_|registro:PC_|q[0] ; microc:microc_|regfile:banco_|regb~17  ; microc:microc_|registro:PC_|q[0] ; clk         ; -0.500       ; 2.104      ; 2.086      ;
; 0.189  ; microc:microc_|registro:PC_|q[0] ; microc:microc_|regfile:banco_|regb~51  ; microc:microc_|registro:PC_|q[0] ; clk         ; -0.500       ; 2.020      ; 2.002      ;
; 0.194  ; microc:microc_|registro:PC_|q[0] ; microc:microc_|regfile:banco_|regb~23  ; microc:microc_|registro:PC_|q[0] ; clk         ; 0.000        ; 2.104      ; 2.591      ;
+--------+----------------------------------+----------------------------------------+----------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'VGA1|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                    ;
+-------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                           ; To Node                                                                                                                             ; Launch Clock                           ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; 0.215 ; vga_adapter:VGA1|vga_controller:controller|yCounter[3]                                                              ; vga_adapter:VGA1|vga_controller:controller|yCounter[3]                                                                              ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_adapter:VGA1|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA1|vga_controller:controller|yCounter[5]                                                                              ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_adapter:VGA1|vga_controller:controller|yCounter[7]                                                              ; vga_adapter:VGA1|vga_controller:controller|yCounter[7]                                                                              ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_adapter:VGA1|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:VGA1|vga_controller:controller|yCounter[0]                                                                              ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_adapter:VGA1|vga_controller:controller|yCounter[2]                                                              ; vga_adapter:VGA1|vga_controller:controller|yCounter[2]                                                                              ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.245 ; vga_adapter:VGA1|vga_controller:controller|VGA_VS1                                                                  ; vga_adapter:VGA1|vga_controller:controller|VGA_VS                                                                                   ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.397      ;
; 0.317 ; vga_adapter:VGA1|vga_controller:controller|VGA_HS1                                                                  ; vga_adapter:VGA1|vga_controller:controller|VGA_HS                                                                                   ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.469      ;
; 0.318 ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|address_reg_a[1] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|out_address_reg_a[1]             ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.469      ;
; 0.360 ; vga_adapter:VGA1|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA1|vga_controller:controller|xCounter[2]                                                                              ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.361 ; vga_adapter:VGA1|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA1|vga_controller:controller|xCounter[4]                                                                              ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; vga_adapter:VGA1|vga_controller:controller|xCounter[7]                                                              ; vga_adapter:VGA1|vga_controller:controller|xCounter[7]                                                                              ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.371 ; vga_adapter:VGA1|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA1|vga_controller:controller|xCounter[3]                                                                              ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.372 ; vga_adapter:VGA1|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA1|vga_controller:controller|xCounter[6]                                                                              ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.433 ; vga_adapter:VGA1|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:VGA1|vga_controller:controller|VGA_VS1                                                                                  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.585      ;
; 0.498 ; vga_adapter:VGA1|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA1|vga_controller:controller|xCounter[3]                                                                              ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.650      ;
; 0.511 ; vga_adapter:VGA1|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA1|vga_controller:controller|xCounter[4]                                                                              ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.663      ;
; 0.512 ; vga_adapter:VGA1|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA1|vga_controller:controller|xCounter[7]                                                                              ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.664      ;
; 0.517 ; vga_adapter:VGA1|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a5~porta_address_reg4  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.063      ; 0.718      ;
; 0.518 ; vga_adapter:VGA1|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a5~porta_address_reg1  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.063      ; 0.719      ;
; 0.525 ; vga_adapter:VGA1|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a5~porta_address_reg0  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.063      ; 0.726      ;
; 0.526 ; vga_adapter:VGA1|vga_controller:controller|xCounter[7]                                                              ; vga_adapter:VGA1|vga_controller:controller|VGA_HS1                                                                                  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.677      ;
; 0.528 ; vga_adapter:VGA1|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a5~porta_address_reg2  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.063      ; 0.729      ;
; 0.533 ; vga_adapter:VGA1|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA1|vga_controller:controller|xCounter[4]                                                                              ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.685      ;
; 0.534 ; vga_adapter:VGA1|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA1|vga_controller:controller|xCounter[6]                                                                              ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.686      ;
; 0.560 ; vga_adapter:VGA1|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:VGA1|vga_controller:controller|VGA_VS1                                                                                  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.712      ;
; 0.564 ; vga_adapter:VGA1|vga_controller:controller|xCounter[9]                                                              ; vga_adapter:VGA1|vga_controller:controller|VGA_HS1                                                                                  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 0.714      ;
; 0.569 ; vga_adapter:VGA1|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA1|vga_controller:controller|xCounter[7]                                                                              ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.721      ;
; 0.581 ; vga_adapter:VGA1|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA1|vga_controller:controller|xCounter[6]                                                                              ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.733      ;
; 0.603 ; vga_adapter:VGA1|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA1|vga_controller:controller|xCounter[6]                                                                              ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.755      ;
; 0.616 ; vga_adapter:VGA1|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA1|vga_controller:controller|xCounter[7]                                                                              ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.768      ;
; 0.621 ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|address_reg_a[0] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|out_address_reg_a[0]             ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.774      ;
; 0.631 ; vga_adapter:VGA1|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a5~porta_address_reg3  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.062      ; 0.831      ;
; 0.638 ; vga_adapter:VGA1|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA1|vga_controller:controller|xCounter[7]                                                                              ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.790      ;
; 0.647 ; vga_adapter:VGA1|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a0~porta_address_reg4  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 0.855      ;
; 0.647 ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|address_reg_a[2] ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|out_address_reg_a[2]             ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.012      ; 0.811      ;
; 0.655 ; vga_adapter:VGA1|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a4~porta_address_reg4  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.058      ; 0.851      ;
; 0.656 ; vga_adapter:VGA1|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a0~porta_address_reg1  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 0.864      ;
; 0.658 ; vga_adapter:VGA1|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a4~porta_address_reg0  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.058      ; 0.854      ;
; 0.659 ; vga_adapter:VGA1|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a4~porta_address_reg2  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.058      ; 0.855      ;
; 0.660 ; vga_adapter:VGA1|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a14~porta_address_reg4 ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.870      ;
; 0.663 ; vga_adapter:VGA1|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a14~porta_address_reg1 ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.873      ;
; 0.664 ; vga_adapter:VGA1|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:VGA1|vga_controller:controller|yCounter[2]                                                                              ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.816      ;
; 0.665 ; vga_adapter:VGA1|vga_controller:controller|yCounter[3]                                                              ; vga_adapter:VGA1|vga_controller:controller|VGA_VS1                                                                                  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.817      ;
; 0.670 ; vga_adapter:VGA1|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a0~porta_address_reg0  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 0.878      ;
; 0.675 ; vga_adapter:VGA1|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a14~porta_address_reg0 ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.885      ;
; 0.682 ; vga_adapter:VGA1|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA1|vga_controller:controller|xCounter[2]                                                                              ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.833      ;
; 0.684 ; vga_adapter:VGA1|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a6~porta_address_reg0  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.074      ; 0.896      ;
; 0.691 ; vga_adapter:VGA1|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a14~porta_address_reg2 ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.901      ;
; 0.693 ; vga_adapter:VGA1|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA1|vga_controller:controller|xCounter[6]                                                                              ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.844      ;
; 0.693 ; vga_adapter:VGA1|vga_controller:controller|yCounter[2]                                                              ; vga_adapter:VGA1|vga_controller:controller|VGA_VS1                                                                                  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.845      ;
; 0.695 ; vga_adapter:VGA1|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:VGA1|vga_controller:controller|yCounter[2]                                                                              ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.847      ;
; 0.697 ; vga_adapter:VGA1|vga_controller:controller|yCounter[3]                                                              ; vga_adapter:VGA1|vga_controller:controller|yCounter[5]                                                                              ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.849      ;
; 0.699 ; vga_adapter:VGA1|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a0~porta_address_reg2  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 0.907      ;
; 0.703 ; vga_adapter:VGA1|vga_controller:controller|yCounter[8]                                                              ; vga_adapter:VGA1|vga_controller:controller|yCounter[8]                                                                              ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.855      ;
; 0.712 ; vga_adapter:VGA1|vga_controller:controller|yCounter[9]                                                              ; vga_adapter:VGA1|vga_controller:controller|yCounter[9]                                                                              ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.864      ;
; 0.712 ; vga_adapter:VGA1|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a6~porta_address_reg2  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.074      ; 0.924      ;
; 0.715 ; vga_adapter:VGA1|vga_controller:controller|yCounter[7]                                                              ; vga_adapter:VGA1|vga_controller:controller|VGA_VS1                                                                                  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.867      ;
; 0.717 ; vga_adapter:VGA1|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA1|vga_controller:controller|xCounter[3]                                                                              ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.868      ;
; 0.717 ; vga_adapter:VGA1|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA1|vga_controller:controller|xCounter[2]                                                                              ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.868      ;
; 0.728 ; vga_adapter:VGA1|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA1|vga_controller:controller|xCounter[7]                                                                              ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.879      ;
; 0.728 ; vga_adapter:VGA1|vga_controller:controller|yCounter[2]                                                              ; vga_adapter:VGA1|vga_controller:controller|yCounter[5]                                                                              ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.880      ;
; 0.751 ; vga_adapter:VGA1|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a0~porta_address_reg3  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.069      ; 0.958      ;
; 0.752 ; vga_adapter:VGA1|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA1|vga_controller:controller|xCounter[4]                                                                              ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.903      ;
; 0.752 ; vga_adapter:VGA1|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA1|vga_controller:controller|xCounter[3]                                                                              ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.903      ;
; 0.759 ; vga_adapter:VGA1|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a14~porta_address_reg3 ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.968      ;
; 0.759 ; vga_adapter:VGA1|vga_controller:controller|xCounter[9]                                                              ; vga_adapter:VGA1|vga_controller:controller|xCounter[9]                                                                              ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.911      ;
; 0.767 ; vga_adapter:VGA1|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a4~porta_address_reg3  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.057      ; 0.962      ;
; 0.771 ; vga_adapter:VGA1|vga_controller:controller|yCounter[9]                                                              ; vga_adapter:VGA1|vga_controller:controller|VGA_VS1                                                                                  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.923      ;
; 0.771 ; vga_adapter:VGA1|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:VGA1|vga_controller:controller|yCounter[5]                                                                              ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.923      ;
; 0.774 ; vga_adapter:VGA1|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a6~porta_address_reg3  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.985      ;
; 0.776 ; vga_adapter:VGA1|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA1|vga_controller:controller|VGA_HS1                                                                                  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.927      ;
; 0.778 ; vga_adapter:VGA1|vga_controller:controller|yCounter[2]                                                              ; vga_adapter:VGA1|vga_controller:controller|yCounter[3]                                                                              ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.930      ;
; 0.780 ; vga_adapter:VGA1|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:VGA1|vga_controller:controller|VGA_VS1                                                                                  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.932      ;
; 0.785 ; vga_adapter:VGA1|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a6~porta_address_reg4  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.074      ; 0.997      ;
; 0.787 ; vga_adapter:VGA1|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA1|vga_controller:controller|xCounter[4]                                                                              ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.938      ;
; 0.798 ; vga_adapter:VGA1|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA1|vga_controller:controller|VGA_VS1                                                                                  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.950      ;
; 0.801 ; vga_adapter:VGA1|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a7~porta_address_reg4  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.074      ; 1.013      ;
; 0.802 ; vga_adapter:VGA1|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:VGA1|vga_controller:controller|yCounter[5]                                                                              ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.954      ;
; 0.803 ; vga_adapter:VGA1|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a9~porta_address_reg4  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 1.013      ;
; 0.811 ; vga_adapter:VGA1|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a6~porta_address_reg1  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.074      ; 1.023      ;
; 0.814 ; vga_adapter:VGA1|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a7~porta_address_reg2  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.074      ; 1.026      ;
; 0.820 ; vga_adapter:VGA1|vga_controller:controller|xCounter[7]                                                              ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a5~porta_address_reg5  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.063      ; 1.021      ;
; 0.821 ; vga_adapter:VGA1|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a4~porta_address_reg1  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.058      ; 1.017      ;
; 0.821 ; vga_adapter:VGA1|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:VGA1|vga_controller:controller|yCounter[3]                                                                              ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.973      ;
; 0.822 ; vga_adapter:VGA1|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA1|vga_controller:controller|xCounter[6]                                                                              ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.973      ;
; 0.823 ; vga_adapter:VGA1|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a7~porta_address_reg0  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.074      ; 1.035      ;
; 0.828 ; vga_adapter:VGA1|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a7~porta_address_reg1  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.074      ; 1.040      ;
; 0.831 ; vga_adapter:VGA1|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a9~porta_address_reg1  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 1.041      ;
; 0.832 ; vga_adapter:VGA1|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a9~porta_address_reg0  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 1.042      ;
; 0.840 ; vga_adapter:VGA1|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA1|vga_controller:controller|VGA_HS1                                                                                  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.991      ;
; 0.847 ; vga_adapter:VGA1|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA1|vga_controller:controller|yCounter[7]                                                                              ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.999      ;
; 0.847 ; vga_adapter:VGA1|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA1|vga_controller:controller|VGA_VS1                                                                                  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.999      ;
; 0.849 ; vga_adapter:VGA1|vga_controller:controller|yCounter[8]                                                              ; vga_adapter:VGA1|vga_controller:controller|VGA_VS1                                                                                  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.001      ;
; 0.852 ; vga_adapter:VGA1|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:VGA1|vga_controller:controller|yCounter[3]                                                                              ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.004      ;
; 0.857 ; vga_adapter:VGA1|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA1|vga_controller:controller|xCounter[7]                                                                              ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.008      ;
; 0.857 ; vga_adapter:VGA1|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA1|vga_controller:controller|xCounter[6]                                                                              ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.008      ;
; 0.868 ; vga_adapter:VGA1|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a9~porta_address_reg2  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 1.078      ;
; 0.878 ; vga_adapter:VGA1|vga_controller:controller|xCounter[9]                                                              ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a5~porta_address_reg7  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.062      ; 1.078      ;
; 0.878 ; vga_adapter:VGA1|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:VGA1|vga_controller:controller|yCounter[5]                                                                              ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.030      ;
; 0.878 ; vga_adapter:VGA1|vga_controller:controller|yCounter[2]                                                              ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a5~porta_address_reg5  ; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.062      ; 1.078      ;
+-------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'VGA_CLOCK'                                                                                                                                                                                                                                                                                                                          ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                          ; To Node                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.318 ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a14~portb_datain_reg0 ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a14~portb_memory_reg0 ; VGA_CLOCK    ; VGA_CLOCK   ; 0.000        ; -0.018     ; 2.438      ;
; 2.318 ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a8~portb_datain_reg0  ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a8~portb_memory_reg0  ; VGA_CLOCK    ; VGA_CLOCK   ; 0.000        ; -0.018     ; 2.438      ;
; 2.318 ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a5~portb_datain_reg0  ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a5~portb_memory_reg0  ; VGA_CLOCK    ; VGA_CLOCK   ; 0.000        ; -0.018     ; 2.438      ;
; 2.318 ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a2~portb_datain_reg0  ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a2~portb_memory_reg0  ; VGA_CLOCK    ; VGA_CLOCK   ; 0.000        ; -0.018     ; 2.438      ;
; 2.318 ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a11~portb_datain_reg0 ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a11~portb_memory_reg0 ; VGA_CLOCK    ; VGA_CLOCK   ; 0.000        ; -0.018     ; 2.438      ;
; 2.318 ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a13~portb_datain_reg0 ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a13~portb_memory_reg0 ; VGA_CLOCK    ; VGA_CLOCK   ; 0.000        ; -0.018     ; 2.438      ;
; 2.318 ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a4~portb_datain_reg0  ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a4~portb_memory_reg0  ; VGA_CLOCK    ; VGA_CLOCK   ; 0.000        ; -0.018     ; 2.438      ;
; 2.318 ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a7~portb_datain_reg0  ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a7~portb_memory_reg0  ; VGA_CLOCK    ; VGA_CLOCK   ; 0.000        ; -0.018     ; 2.438      ;
; 2.318 ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a1~portb_datain_reg0  ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a1~portb_memory_reg0  ; VGA_CLOCK    ; VGA_CLOCK   ; 0.000        ; -0.018     ; 2.438      ;
; 2.318 ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~portb_datain_reg0 ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~portb_memory_reg0 ; VGA_CLOCK    ; VGA_CLOCK   ; 0.000        ; -0.018     ; 2.438      ;
; 2.318 ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a12~portb_datain_reg0 ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a12~portb_memory_reg0 ; VGA_CLOCK    ; VGA_CLOCK   ; 0.000        ; -0.018     ; 2.438      ;
; 2.318 ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a6~portb_datain_reg0  ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a6~portb_memory_reg0  ; VGA_CLOCK    ; VGA_CLOCK   ; 0.000        ; -0.018     ; 2.438      ;
; 2.318 ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a3~portb_datain_reg0  ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a3~portb_memory_reg0  ; VGA_CLOCK    ; VGA_CLOCK   ; 0.000        ; -0.018     ; 2.438      ;
; 2.318 ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a0~portb_datain_reg0  ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a0~portb_memory_reg0  ; VGA_CLOCK    ; VGA_CLOCK   ; 0.000        ; -0.018     ; 2.438      ;
; 2.318 ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a9~portb_datain_reg0  ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a9~portb_memory_reg0  ; VGA_CLOCK    ; VGA_CLOCK   ; 0.000        ; -0.018     ; 2.438      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'VGA1|mypll|altpll_component|pll|clk[0]'                                                                                                                ;
+--------+-----------+--------------------------------------------------------+--------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                ; Launch Clock ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+--------------------------------------------------------+--------------+----------------------------------------+--------------+------------+------------+
; -1.143 ; reset     ; vga_adapter:VGA1|vga_controller:controller|xCounter[2] ; reset        ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.500        ; -0.265     ; 1.410      ;
; -1.143 ; reset     ; vga_adapter:VGA1|vga_controller:controller|xCounter[3] ; reset        ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.500        ; -0.265     ; 1.410      ;
; -1.143 ; reset     ; vga_adapter:VGA1|vga_controller:controller|xCounter[4] ; reset        ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.500        ; -0.265     ; 1.410      ;
; -1.143 ; reset     ; vga_adapter:VGA1|vga_controller:controller|xCounter[6] ; reset        ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.500        ; -0.265     ; 1.410      ;
; -1.143 ; reset     ; vga_adapter:VGA1|vga_controller:controller|xCounter[7] ; reset        ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.500        ; -0.265     ; 1.410      ;
; -1.046 ; reset     ; vga_adapter:VGA1|vga_controller:controller|xCounter[0] ; reset        ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.500        ; -0.264     ; 1.314      ;
; -1.046 ; reset     ; vga_adapter:VGA1|vga_controller:controller|xCounter[1] ; reset        ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.500        ; -0.264     ; 1.314      ;
; -1.046 ; reset     ; vga_adapter:VGA1|vga_controller:controller|xCounter[5] ; reset        ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.500        ; -0.264     ; 1.314      ;
; -1.046 ; reset     ; vga_adapter:VGA1|vga_controller:controller|xCounter[8] ; reset        ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.500        ; -0.264     ; 1.314      ;
; -1.046 ; reset     ; vga_adapter:VGA1|vga_controller:controller|xCounter[9] ; reset        ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.500        ; -0.264     ; 1.314      ;
; -1.046 ; reset     ; vga_adapter:VGA1|vga_controller:controller|yCounter[3] ; reset        ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.500        ; -0.264     ; 1.314      ;
; -1.046 ; reset     ; vga_adapter:VGA1|vga_controller:controller|yCounter[4] ; reset        ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.500        ; -0.264     ; 1.314      ;
; -1.046 ; reset     ; vga_adapter:VGA1|vga_controller:controller|yCounter[5] ; reset        ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.500        ; -0.264     ; 1.314      ;
; -1.046 ; reset     ; vga_adapter:VGA1|vga_controller:controller|yCounter[6] ; reset        ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.500        ; -0.264     ; 1.314      ;
; -1.046 ; reset     ; vga_adapter:VGA1|vga_controller:controller|yCounter[7] ; reset        ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.500        ; -0.264     ; 1.314      ;
; -1.046 ; reset     ; vga_adapter:VGA1|vga_controller:controller|yCounter[8] ; reset        ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.500        ; -0.264     ; 1.314      ;
; -1.046 ; reset     ; vga_adapter:VGA1|vga_controller:controller|yCounter[9] ; reset        ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.500        ; -0.264     ; 1.314      ;
; -1.046 ; reset     ; vga_adapter:VGA1|vga_controller:controller|yCounter[1] ; reset        ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.500        ; -0.264     ; 1.314      ;
; -1.046 ; reset     ; vga_adapter:VGA1|vga_controller:controller|yCounter[0] ; reset        ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.500        ; -0.264     ; 1.314      ;
; -1.046 ; reset     ; vga_adapter:VGA1|vga_controller:controller|yCounter[2] ; reset        ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.500        ; -0.264     ; 1.314      ;
; -0.643 ; reset     ; vga_adapter:VGA1|vga_controller:controller|xCounter[2] ; reset        ; VGA1|mypll|altpll_component|pll|clk[0] ; 1.000        ; -0.265     ; 1.410      ;
; -0.643 ; reset     ; vga_adapter:VGA1|vga_controller:controller|xCounter[3] ; reset        ; VGA1|mypll|altpll_component|pll|clk[0] ; 1.000        ; -0.265     ; 1.410      ;
; -0.643 ; reset     ; vga_adapter:VGA1|vga_controller:controller|xCounter[4] ; reset        ; VGA1|mypll|altpll_component|pll|clk[0] ; 1.000        ; -0.265     ; 1.410      ;
; -0.643 ; reset     ; vga_adapter:VGA1|vga_controller:controller|xCounter[6] ; reset        ; VGA1|mypll|altpll_component|pll|clk[0] ; 1.000        ; -0.265     ; 1.410      ;
; -0.643 ; reset     ; vga_adapter:VGA1|vga_controller:controller|xCounter[7] ; reset        ; VGA1|mypll|altpll_component|pll|clk[0] ; 1.000        ; -0.265     ; 1.410      ;
; -0.546 ; reset     ; vga_adapter:VGA1|vga_controller:controller|xCounter[0] ; reset        ; VGA1|mypll|altpll_component|pll|clk[0] ; 1.000        ; -0.264     ; 1.314      ;
; -0.546 ; reset     ; vga_adapter:VGA1|vga_controller:controller|xCounter[1] ; reset        ; VGA1|mypll|altpll_component|pll|clk[0] ; 1.000        ; -0.264     ; 1.314      ;
; -0.546 ; reset     ; vga_adapter:VGA1|vga_controller:controller|xCounter[5] ; reset        ; VGA1|mypll|altpll_component|pll|clk[0] ; 1.000        ; -0.264     ; 1.314      ;
; -0.546 ; reset     ; vga_adapter:VGA1|vga_controller:controller|xCounter[8] ; reset        ; VGA1|mypll|altpll_component|pll|clk[0] ; 1.000        ; -0.264     ; 1.314      ;
; -0.546 ; reset     ; vga_adapter:VGA1|vga_controller:controller|xCounter[9] ; reset        ; VGA1|mypll|altpll_component|pll|clk[0] ; 1.000        ; -0.264     ; 1.314      ;
; -0.546 ; reset     ; vga_adapter:VGA1|vga_controller:controller|yCounter[3] ; reset        ; VGA1|mypll|altpll_component|pll|clk[0] ; 1.000        ; -0.264     ; 1.314      ;
; -0.546 ; reset     ; vga_adapter:VGA1|vga_controller:controller|yCounter[4] ; reset        ; VGA1|mypll|altpll_component|pll|clk[0] ; 1.000        ; -0.264     ; 1.314      ;
; -0.546 ; reset     ; vga_adapter:VGA1|vga_controller:controller|yCounter[5] ; reset        ; VGA1|mypll|altpll_component|pll|clk[0] ; 1.000        ; -0.264     ; 1.314      ;
; -0.546 ; reset     ; vga_adapter:VGA1|vga_controller:controller|yCounter[6] ; reset        ; VGA1|mypll|altpll_component|pll|clk[0] ; 1.000        ; -0.264     ; 1.314      ;
; -0.546 ; reset     ; vga_adapter:VGA1|vga_controller:controller|yCounter[7] ; reset        ; VGA1|mypll|altpll_component|pll|clk[0] ; 1.000        ; -0.264     ; 1.314      ;
; -0.546 ; reset     ; vga_adapter:VGA1|vga_controller:controller|yCounter[8] ; reset        ; VGA1|mypll|altpll_component|pll|clk[0] ; 1.000        ; -0.264     ; 1.314      ;
; -0.546 ; reset     ; vga_adapter:VGA1|vga_controller:controller|yCounter[9] ; reset        ; VGA1|mypll|altpll_component|pll|clk[0] ; 1.000        ; -0.264     ; 1.314      ;
; -0.546 ; reset     ; vga_adapter:VGA1|vga_controller:controller|yCounter[1] ; reset        ; VGA1|mypll|altpll_component|pll|clk[0] ; 1.000        ; -0.264     ; 1.314      ;
; -0.546 ; reset     ; vga_adapter:VGA1|vga_controller:controller|yCounter[0] ; reset        ; VGA1|mypll|altpll_component|pll|clk[0] ; 1.000        ; -0.264     ; 1.314      ;
; -0.546 ; reset     ; vga_adapter:VGA1|vga_controller:controller|yCounter[2] ; reset        ; VGA1|mypll|altpll_component|pll|clk[0] ; 1.000        ; -0.264     ; 1.314      ;
+--------+-----------+--------------------------------------------------------+--------------+----------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'clk'                                                                                                    ;
+-------+-----------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.291 ; reset     ; microc:microc_|registro:PC_|q[3]    ; reset        ; clk         ; 0.500        ; 1.561      ; 1.802      ;
; 0.291 ; reset     ; microc:microc_|registro:PC_|q[0]    ; reset        ; clk         ; 0.500        ; 1.561      ; 1.802      ;
; 0.306 ; reset     ; microc:microc_|registro:PC_|q[2]    ; reset        ; clk         ; 0.500        ; 1.560      ; 1.786      ;
; 0.306 ; reset     ; microc:microc_|registro:PC_|q[4]    ; reset        ; clk         ; 0.500        ; 1.560      ; 1.786      ;
; 0.306 ; reset     ; microc:microc_|registro:PC_|q[1]    ; reset        ; clk         ; 0.500        ; 1.560      ; 1.786      ;
; 0.342 ; reset     ; microc:microc_|registro:PC_|q[5]    ; reset        ; clk         ; 0.500        ; 1.599      ; 1.789      ;
; 0.342 ; reset     ; microc:microc_|registro:PC_|q[6]    ; reset        ; clk         ; 0.500        ; 1.599      ; 1.789      ;
; 0.342 ; reset     ; microc:microc_|registro:PC_|q[7]    ; reset        ; clk         ; 0.500        ; 1.599      ; 1.789      ;
; 0.342 ; reset     ; microc:microc_|registro:PC_|q[8]    ; reset        ; clk         ; 0.500        ; 1.599      ; 1.789      ;
; 0.342 ; reset     ; microc:microc_|registro:PC_|q[9]    ; reset        ; clk         ; 0.500        ; 1.599      ; 1.789      ;
; 0.393 ; reset     ; microc:microc_|registro:ffzero|q[0] ; reset        ; clk         ; 0.500        ; 1.666      ; 1.805      ;
; 0.791 ; reset     ; microc:microc_|registro:PC_|q[3]    ; reset        ; clk         ; 1.000        ; 1.561      ; 1.802      ;
; 0.791 ; reset     ; microc:microc_|registro:PC_|q[0]    ; reset        ; clk         ; 1.000        ; 1.561      ; 1.802      ;
; 0.806 ; reset     ; microc:microc_|registro:PC_|q[2]    ; reset        ; clk         ; 1.000        ; 1.560      ; 1.786      ;
; 0.806 ; reset     ; microc:microc_|registro:PC_|q[4]    ; reset        ; clk         ; 1.000        ; 1.560      ; 1.786      ;
; 0.806 ; reset     ; microc:microc_|registro:PC_|q[1]    ; reset        ; clk         ; 1.000        ; 1.560      ; 1.786      ;
; 0.842 ; reset     ; microc:microc_|registro:PC_|q[5]    ; reset        ; clk         ; 1.000        ; 1.599      ; 1.789      ;
; 0.842 ; reset     ; microc:microc_|registro:PC_|q[6]    ; reset        ; clk         ; 1.000        ; 1.599      ; 1.789      ;
; 0.842 ; reset     ; microc:microc_|registro:PC_|q[7]    ; reset        ; clk         ; 1.000        ; 1.599      ; 1.789      ;
; 0.842 ; reset     ; microc:microc_|registro:PC_|q[8]    ; reset        ; clk         ; 1.000        ; 1.599      ; 1.789      ;
; 0.842 ; reset     ; microc:microc_|registro:PC_|q[9]    ; reset        ; clk         ; 1.000        ; 1.599      ; 1.789      ;
; 0.893 ; reset     ; microc:microc_|registro:ffzero|q[0] ; reset        ; clk         ; 1.000        ; 1.666      ; 1.805      ;
+-------+-----------+-------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'microc:microc_|registro:PC_|q[0]'                                                                                 ;
+-------+-----------+--------------------------+--------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                  ; Launch Clock ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+--------------------------+--------------+----------------------------------+--------------+------------+------------+
; 0.498 ; reset     ; e_s:e_s_|reg_e:sal3|q[2] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 2.578      ; 1.712      ;
; 0.592 ; reset     ; e_s:e_s_|reg_e:sal3|q[2] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 2.672      ; 1.712      ;
; 0.772 ; reset     ; e_s:e_s_|reg_e:sal1|q[7] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 2.922      ; 2.253      ;
; 0.775 ; reset     ; e_s:e_s_|reg_e:sal1|q[1] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 2.924      ; 2.254      ;
; 0.776 ; reset     ; e_s:e_s_|reg_e:sal1|q[2] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 2.924      ; 2.251      ;
; 0.794 ; reset     ; e_s:e_s_|reg_e:sal2|q[3] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 2.959      ; 2.315      ;
; 0.797 ; reset     ; e_s:e_s_|reg_e:sal2|q[7] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 2.960      ; 2.321      ;
; 0.800 ; reset     ; e_s:e_s_|reg_e:sal1|q[6] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 2.926      ; 2.224      ;
; 0.809 ; reset     ; e_s:e_s_|reg_e:sal1|q[4] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 2.927      ; 2.256      ;
; 0.817 ; reset     ; e_s:e_s_|reg_e:sal2|q[4] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 2.993      ; 2.324      ;
; 0.866 ; reset     ; e_s:e_s_|reg_e:sal1|q[7] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 3.016      ; 2.253      ;
; 0.869 ; reset     ; e_s:e_s_|reg_e:sal1|q[1] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 3.018      ; 2.254      ;
; 0.870 ; reset     ; e_s:e_s_|reg_e:sal1|q[2] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 3.018      ; 2.251      ;
; 0.871 ; reset     ; e_s:e_s_|reg_e:sal2|q[2] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 2.960      ; 2.318      ;
; 0.871 ; reset     ; e_s:e_s_|reg_e:sal2|q[6] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 2.960      ; 2.313      ;
; 0.884 ; reset     ; e_s:e_s_|reg_e:sal2|q[5] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 2.988      ; 2.332      ;
; 0.888 ; reset     ; e_s:e_s_|reg_e:sal2|q[3] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 3.053      ; 2.315      ;
; 0.891 ; reset     ; e_s:e_s_|reg_e:sal2|q[7] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 3.054      ; 2.321      ;
; 0.893 ; reset     ; e_s:e_s_|reg_e:sal1|q[0] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 2.922      ; 2.253      ;
; 0.894 ; reset     ; e_s:e_s_|reg_e:sal1|q[6] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 3.020      ; 2.224      ;
; 0.897 ; reset     ; e_s:e_s_|reg_e:sal1|q[5] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 2.926      ; 2.255      ;
; 0.903 ; reset     ; e_s:e_s_|reg_e:sal1|q[4] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 3.021      ; 2.256      ;
; 0.911 ; reset     ; e_s:e_s_|reg_e:sal2|q[4] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 3.087      ; 2.324      ;
; 0.925 ; reset     ; e_s:e_s_|reg_e:sal1|q[3] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 2.924      ; 2.223      ;
; 0.949 ; reset     ; e_s:e_s_|reg_e:sal3|q[5] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 2.632      ; 1.693      ;
; 0.965 ; reset     ; e_s:e_s_|reg_e:sal2|q[2] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 3.054      ; 2.318      ;
; 0.965 ; reset     ; e_s:e_s_|reg_e:sal2|q[6] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 3.054      ; 2.313      ;
; 0.978 ; reset     ; e_s:e_s_|reg_e:sal2|q[5] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 3.082      ; 2.332      ;
; 0.979 ; reset     ; e_s:e_s_|reg_e:sal2|q[1] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 2.995      ; 2.247      ;
; 0.981 ; reset     ; e_s:e_s_|reg_e:sal2|q[0] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 2.995      ; 2.245      ;
; 0.987 ; reset     ; e_s:e_s_|reg_e:sal1|q[0] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 3.016      ; 2.253      ;
; 0.991 ; reset     ; e_s:e_s_|reg_e:sal1|q[5] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 3.020      ; 2.255      ;
; 0.998 ; reset     ; e_s:e_s_|reg_e:sal3|q[2] ; reset        ; microc:microc_|registro:PC_|q[0] ; 1.000        ; 2.578      ; 1.712      ;
; 1.006 ; reset     ; e_s:e_s_|reg_e:sal3|q[0] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 2.645      ; 1.742      ;
; 1.019 ; reset     ; e_s:e_s_|reg_e:sal1|q[3] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 3.018      ; 2.223      ;
; 1.036 ; reset     ; e_s:e_s_|reg_e:sal4|q[6] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 2.582      ; 1.613      ;
; 1.043 ; reset     ; e_s:e_s_|reg_e:sal3|q[5] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 2.726      ; 1.693      ;
; 1.043 ; reset     ; e_s:e_s_|reg_e:sal4|q[7] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 2.582      ; 1.689      ;
; 1.048 ; reset     ; e_s:e_s_|reg_e:sal3|q[6] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 2.635      ; 1.687      ;
; 1.050 ; reset     ; e_s:e_s_|reg_e:sal3|q[7] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 2.636      ; 1.686      ;
; 1.050 ; reset     ; e_s:e_s_|reg_e:sal4|q[5] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 2.588      ; 1.694      ;
; 1.054 ; reset     ; e_s:e_s_|reg_e:sal4|q[1] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 2.588      ; 1.692      ;
; 1.073 ; reset     ; e_s:e_s_|reg_e:sal2|q[1] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 3.089      ; 2.247      ;
; 1.075 ; reset     ; e_s:e_s_|reg_e:sal2|q[0] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 3.089      ; 2.245      ;
; 1.090 ; reset     ; e_s:e_s_|reg_e:sal4|q[2] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 2.604      ; 1.741      ;
; 1.092 ; reset     ; e_s:e_s_|reg_e:sal3|q[2] ; reset        ; microc:microc_|registro:PC_|q[0] ; 1.000        ; 2.672      ; 1.712      ;
; 1.100 ; reset     ; e_s:e_s_|reg_e:sal3|q[0] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 2.739      ; 1.742      ;
; 1.106 ; reset     ; e_s:e_s_|reg_e:sal3|q[1] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 2.625      ; 1.621      ;
; 1.107 ; reset     ; e_s:e_s_|reg_e:sal4|q[3] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 2.584      ; 1.636      ;
; 1.126 ; reset     ; e_s:e_s_|reg_e:sal3|q[3] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 2.645      ; 1.742      ;
; 1.130 ; reset     ; e_s:e_s_|reg_e:sal4|q[6] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 2.676      ; 1.613      ;
; 1.133 ; reset     ; e_s:e_s_|reg_e:sal3|q[4] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 2.645      ; 1.742      ;
; 1.137 ; reset     ; e_s:e_s_|reg_e:sal4|q[7] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 2.676      ; 1.689      ;
; 1.142 ; reset     ; e_s:e_s_|reg_e:sal3|q[6] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 2.729      ; 1.687      ;
; 1.144 ; reset     ; e_s:e_s_|reg_e:sal4|q[5] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 2.682      ; 1.694      ;
; 1.144 ; reset     ; e_s:e_s_|reg_e:sal3|q[7] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 2.730      ; 1.686      ;
; 1.148 ; reset     ; e_s:e_s_|reg_e:sal4|q[1] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 2.682      ; 1.692      ;
; 1.150 ; reset     ; e_s:e_s_|reg_e:sal4|q[4] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 2.585      ; 1.664      ;
; 1.184 ; reset     ; e_s:e_s_|reg_e:sal4|q[2] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 2.698      ; 1.741      ;
; 1.199 ; reset     ; e_s:e_s_|reg_e:sal4|q[0] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 2.585      ; 1.615      ;
; 1.200 ; reset     ; e_s:e_s_|reg_e:sal3|q[1] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 2.719      ; 1.621      ;
; 1.201 ; reset     ; e_s:e_s_|reg_e:sal4|q[3] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 2.678      ; 1.636      ;
; 1.220 ; reset     ; e_s:e_s_|reg_e:sal3|q[3] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 2.739      ; 1.742      ;
; 1.227 ; reset     ; e_s:e_s_|reg_e:sal3|q[4] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 2.739      ; 1.742      ;
; 1.244 ; reset     ; e_s:e_s_|reg_e:sal4|q[4] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 2.679      ; 1.664      ;
; 1.272 ; reset     ; e_s:e_s_|reg_e:sal1|q[7] ; reset        ; microc:microc_|registro:PC_|q[0] ; 1.000        ; 2.922      ; 2.253      ;
; 1.275 ; reset     ; e_s:e_s_|reg_e:sal1|q[1] ; reset        ; microc:microc_|registro:PC_|q[0] ; 1.000        ; 2.924      ; 2.254      ;
; 1.276 ; reset     ; e_s:e_s_|reg_e:sal1|q[2] ; reset        ; microc:microc_|registro:PC_|q[0] ; 1.000        ; 2.924      ; 2.251      ;
; 1.293 ; reset     ; e_s:e_s_|reg_e:sal4|q[0] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.500        ; 2.679      ; 1.615      ;
; 1.294 ; reset     ; e_s:e_s_|reg_e:sal2|q[3] ; reset        ; microc:microc_|registro:PC_|q[0] ; 1.000        ; 2.959      ; 2.315      ;
; 1.297 ; reset     ; e_s:e_s_|reg_e:sal2|q[7] ; reset        ; microc:microc_|registro:PC_|q[0] ; 1.000        ; 2.960      ; 2.321      ;
; 1.300 ; reset     ; e_s:e_s_|reg_e:sal1|q[6] ; reset        ; microc:microc_|registro:PC_|q[0] ; 1.000        ; 2.926      ; 2.224      ;
; 1.309 ; reset     ; e_s:e_s_|reg_e:sal1|q[4] ; reset        ; microc:microc_|registro:PC_|q[0] ; 1.000        ; 2.927      ; 2.256      ;
; 1.317 ; reset     ; e_s:e_s_|reg_e:sal2|q[4] ; reset        ; microc:microc_|registro:PC_|q[0] ; 1.000        ; 2.993      ; 2.324      ;
; 1.366 ; reset     ; e_s:e_s_|reg_e:sal1|q[7] ; reset        ; microc:microc_|registro:PC_|q[0] ; 1.000        ; 3.016      ; 2.253      ;
; 1.369 ; reset     ; e_s:e_s_|reg_e:sal1|q[1] ; reset        ; microc:microc_|registro:PC_|q[0] ; 1.000        ; 3.018      ; 2.254      ;
; 1.370 ; reset     ; e_s:e_s_|reg_e:sal1|q[2] ; reset        ; microc:microc_|registro:PC_|q[0] ; 1.000        ; 3.018      ; 2.251      ;
; 1.371 ; reset     ; e_s:e_s_|reg_e:sal2|q[2] ; reset        ; microc:microc_|registro:PC_|q[0] ; 1.000        ; 2.960      ; 2.318      ;
; 1.371 ; reset     ; e_s:e_s_|reg_e:sal2|q[6] ; reset        ; microc:microc_|registro:PC_|q[0] ; 1.000        ; 2.960      ; 2.313      ;
; 1.384 ; reset     ; e_s:e_s_|reg_e:sal2|q[5] ; reset        ; microc:microc_|registro:PC_|q[0] ; 1.000        ; 2.988      ; 2.332      ;
; 1.388 ; reset     ; e_s:e_s_|reg_e:sal2|q[3] ; reset        ; microc:microc_|registro:PC_|q[0] ; 1.000        ; 3.053      ; 2.315      ;
; 1.391 ; reset     ; e_s:e_s_|reg_e:sal2|q[7] ; reset        ; microc:microc_|registro:PC_|q[0] ; 1.000        ; 3.054      ; 2.321      ;
; 1.393 ; reset     ; e_s:e_s_|reg_e:sal1|q[0] ; reset        ; microc:microc_|registro:PC_|q[0] ; 1.000        ; 2.922      ; 2.253      ;
; 1.394 ; reset     ; e_s:e_s_|reg_e:sal1|q[6] ; reset        ; microc:microc_|registro:PC_|q[0] ; 1.000        ; 3.020      ; 2.224      ;
; 1.397 ; reset     ; e_s:e_s_|reg_e:sal1|q[5] ; reset        ; microc:microc_|registro:PC_|q[0] ; 1.000        ; 2.926      ; 2.255      ;
; 1.403 ; reset     ; e_s:e_s_|reg_e:sal1|q[4] ; reset        ; microc:microc_|registro:PC_|q[0] ; 1.000        ; 3.021      ; 2.256      ;
; 1.411 ; reset     ; e_s:e_s_|reg_e:sal2|q[4] ; reset        ; microc:microc_|registro:PC_|q[0] ; 1.000        ; 3.087      ; 2.324      ;
; 1.425 ; reset     ; e_s:e_s_|reg_e:sal1|q[3] ; reset        ; microc:microc_|registro:PC_|q[0] ; 1.000        ; 2.924      ; 2.223      ;
; 1.449 ; reset     ; e_s:e_s_|reg_e:sal3|q[5] ; reset        ; microc:microc_|registro:PC_|q[0] ; 1.000        ; 2.632      ; 1.693      ;
; 1.465 ; reset     ; e_s:e_s_|reg_e:sal2|q[2] ; reset        ; microc:microc_|registro:PC_|q[0] ; 1.000        ; 3.054      ; 2.318      ;
; 1.465 ; reset     ; e_s:e_s_|reg_e:sal2|q[6] ; reset        ; microc:microc_|registro:PC_|q[0] ; 1.000        ; 3.054      ; 2.313      ;
; 1.478 ; reset     ; e_s:e_s_|reg_e:sal2|q[5] ; reset        ; microc:microc_|registro:PC_|q[0] ; 1.000        ; 3.082      ; 2.332      ;
; 1.479 ; reset     ; e_s:e_s_|reg_e:sal2|q[1] ; reset        ; microc:microc_|registro:PC_|q[0] ; 1.000        ; 2.995      ; 2.247      ;
; 1.481 ; reset     ; e_s:e_s_|reg_e:sal2|q[0] ; reset        ; microc:microc_|registro:PC_|q[0] ; 1.000        ; 2.995      ; 2.245      ;
; 1.487 ; reset     ; e_s:e_s_|reg_e:sal1|q[0] ; reset        ; microc:microc_|registro:PC_|q[0] ; 1.000        ; 3.016      ; 2.253      ;
; 1.491 ; reset     ; e_s:e_s_|reg_e:sal1|q[5] ; reset        ; microc:microc_|registro:PC_|q[0] ; 1.000        ; 3.020      ; 2.255      ;
; 1.506 ; reset     ; e_s:e_s_|reg_e:sal3|q[0] ; reset        ; microc:microc_|registro:PC_|q[0] ; 1.000        ; 2.645      ; 1.742      ;
; 1.519 ; reset     ; e_s:e_s_|reg_e:sal1|q[3] ; reset        ; microc:microc_|registro:PC_|q[0] ; 1.000        ; 3.018      ; 2.223      ;
; 1.536 ; reset     ; e_s:e_s_|reg_e:sal4|q[6] ; reset        ; microc:microc_|registro:PC_|q[0] ; 1.000        ; 2.582      ; 1.613      ;
; 1.543 ; reset     ; e_s:e_s_|reg_e:sal3|q[5] ; reset        ; microc:microc_|registro:PC_|q[0] ; 1.000        ; 2.726      ; 1.693      ;
+-------+-----------+--------------------------+--------------+----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'reset'                                                                                                      ;
+-------+-----------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.495 ; reset     ; microc:microc_|retorno_reg:sub_reg|q[0] ; reset        ; reset       ; 0.500        ; 3.765      ; 1.802      ;
; 2.510 ; reset     ; microc:microc_|retorno_reg:sub_reg|q[4] ; reset        ; reset       ; 0.500        ; 3.764      ; 1.786      ;
; 2.510 ; reset     ; microc:microc_|retorno_reg:sub_reg|q[2] ; reset        ; reset       ; 0.500        ; 3.764      ; 1.786      ;
; 2.510 ; reset     ; microc:microc_|retorno_reg:sub_reg|q[3] ; reset        ; reset       ; 0.500        ; 3.764      ; 1.786      ;
; 2.510 ; reset     ; microc:microc_|retorno_reg:sub_reg|q[5] ; reset        ; reset       ; 0.500        ; 3.764      ; 1.786      ;
; 2.510 ; reset     ; microc:microc_|retorno_reg:sub_reg|q[1] ; reset        ; reset       ; 0.500        ; 3.764      ; 1.786      ;
; 2.510 ; reset     ; microc:microc_|retorno_reg:sub_reg|q[6] ; reset        ; reset       ; 0.500        ; 3.764      ; 1.786      ;
; 2.510 ; reset     ; microc:microc_|retorno_reg:sub_reg|q[7] ; reset        ; reset       ; 0.500        ; 3.764      ; 1.786      ;
; 2.510 ; reset     ; microc:microc_|retorno_reg:sub_reg|q[8] ; reset        ; reset       ; 0.500        ; 3.764      ; 1.786      ;
; 2.510 ; reset     ; microc:microc_|retorno_reg:sub_reg|q[9] ; reset        ; reset       ; 0.500        ; 3.764      ; 1.786      ;
; 2.995 ; reset     ; microc:microc_|retorno_reg:sub_reg|q[0] ; reset        ; reset       ; 1.000        ; 3.765      ; 1.802      ;
; 3.010 ; reset     ; microc:microc_|retorno_reg:sub_reg|q[4] ; reset        ; reset       ; 1.000        ; 3.764      ; 1.786      ;
; 3.010 ; reset     ; microc:microc_|retorno_reg:sub_reg|q[2] ; reset        ; reset       ; 1.000        ; 3.764      ; 1.786      ;
; 3.010 ; reset     ; microc:microc_|retorno_reg:sub_reg|q[3] ; reset        ; reset       ; 1.000        ; 3.764      ; 1.786      ;
; 3.010 ; reset     ; microc:microc_|retorno_reg:sub_reg|q[5] ; reset        ; reset       ; 1.000        ; 3.764      ; 1.786      ;
; 3.010 ; reset     ; microc:microc_|retorno_reg:sub_reg|q[1] ; reset        ; reset       ; 1.000        ; 3.764      ; 1.786      ;
; 3.010 ; reset     ; microc:microc_|retorno_reg:sub_reg|q[6] ; reset        ; reset       ; 1.000        ; 3.764      ; 1.786      ;
; 3.010 ; reset     ; microc:microc_|retorno_reg:sub_reg|q[7] ; reset        ; reset       ; 1.000        ; 3.764      ; 1.786      ;
; 3.010 ; reset     ; microc:microc_|retorno_reg:sub_reg|q[8] ; reset        ; reset       ; 1.000        ; 3.764      ; 1.786      ;
; 3.010 ; reset     ; microc:microc_|retorno_reg:sub_reg|q[9] ; reset        ; reset       ; 1.000        ; 3.764      ; 1.786      ;
+-------+-----------+-----------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'microc:microc_|registro:PC_|q[0]'                                                                                                  ;
+--------+-----------+-----------------------------------------+--------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                 ; Launch Clock ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------------------------------+--------------+----------------------------------+--------------+------------+------------+
; -2.965 ; reset     ; e_s:e_s_|reg_e:sal3|q[1]                ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 4.586      ; 1.621      ;
; -2.921 ; reset     ; e_s:e_s_|reg_e:sal4|q[0]                ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 4.536      ; 1.615      ;
; -2.920 ; reset     ; e_s:e_s_|reg_e:sal4|q[6]                ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 4.533      ; 1.613      ;
; -2.911 ; reset     ; e_s:e_s_|reg_e:sal3|q[7]                ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 4.597      ; 1.686      ;
; -2.909 ; reset     ; e_s:e_s_|reg_e:sal3|q[6]                ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 4.596      ; 1.687      ;
; -2.900 ; reset     ; e_s:e_s_|reg_e:sal3|q[5]                ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 4.593      ; 1.693      ;
; -2.899 ; reset     ; e_s:e_s_|reg_e:sal4|q[3]                ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 4.535      ; 1.636      ;
; -2.872 ; reset     ; e_s:e_s_|reg_e:sal4|q[4]                ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 4.536      ; 1.664      ;
; -2.864 ; reset     ; e_s:e_s_|reg_e:sal3|q[0]                ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 4.606      ; 1.742      ;
; -2.864 ; reset     ; e_s:e_s_|reg_e:sal3|q[3]                ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 4.606      ; 1.742      ;
; -2.864 ; reset     ; e_s:e_s_|reg_e:sal3|q[4]                ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 4.606      ; 1.742      ;
; -2.849 ; reset     ; e_s:e_s_|reg_e:sal3|q[1]                ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 4.470      ; 1.621      ;
; -2.847 ; reset     ; e_s:e_s_|reg_e:sal4|q[1]                ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 4.539      ; 1.692      ;
; -2.845 ; reset     ; e_s:e_s_|reg_e:sal4|q[5]                ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 4.539      ; 1.694      ;
; -2.844 ; reset     ; e_s:e_s_|reg_e:sal4|q[7]                ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 4.533      ; 1.689      ;
; -2.827 ; reset     ; e_s:e_s_|reg_e:sal3|q[2]                ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 4.539      ; 1.712      ;
; -2.814 ; reset     ; e_s:e_s_|reg_e:sal4|q[2]                ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 4.555      ; 1.741      ;
; -2.805 ; reset     ; e_s:e_s_|reg_e:sal4|q[0]                ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 4.420      ; 1.615      ;
; -2.804 ; reset     ; e_s:e_s_|reg_e:sal4|q[6]                ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 4.417      ; 1.613      ;
; -2.795 ; reset     ; e_s:e_s_|reg_e:sal3|q[7]                ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 4.481      ; 1.686      ;
; -2.793 ; reset     ; e_s:e_s_|reg_e:sal3|q[6]                ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 4.480      ; 1.687      ;
; -2.784 ; reset     ; e_s:e_s_|reg_e:sal3|q[5]                ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 4.477      ; 1.693      ;
; -2.783 ; reset     ; e_s:e_s_|reg_e:sal4|q[3]                ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 4.419      ; 1.636      ;
; -2.756 ; reset     ; e_s:e_s_|reg_e:sal4|q[4]                ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 4.420      ; 1.664      ;
; -2.754 ; reset     ; e_s:e_s_|reg_e:sal2|q[0]                ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 4.999      ; 2.245      ;
; -2.752 ; reset     ; e_s:e_s_|reg_e:sal2|q[1]                ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 4.999      ; 2.247      ;
; -2.748 ; reset     ; e_s:e_s_|reg_e:sal3|q[0]                ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 4.490      ; 1.742      ;
; -2.748 ; reset     ; e_s:e_s_|reg_e:sal3|q[3]                ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 4.490      ; 1.742      ;
; -2.748 ; reset     ; e_s:e_s_|reg_e:sal3|q[4]                ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 4.490      ; 1.742      ;
; -2.731 ; reset     ; e_s:e_s_|reg_e:sal4|q[1]                ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 4.423      ; 1.692      ;
; -2.729 ; reset     ; e_s:e_s_|reg_e:sal4|q[5]                ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 4.423      ; 1.694      ;
; -2.728 ; reset     ; e_s:e_s_|reg_e:sal4|q[7]                ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 4.417      ; 1.689      ;
; -2.711 ; reset     ; e_s:e_s_|reg_e:sal3|q[2]                ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 4.423      ; 1.712      ;
; -2.698 ; reset     ; e_s:e_s_|reg_e:sal4|q[2]                ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 4.439      ; 1.741      ;
; -2.684 ; reset     ; microc:microc_|retorno_reg:sub_reg|q[4] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 4.318      ; 1.786      ;
; -2.684 ; reset     ; microc:microc_|retorno_reg:sub_reg|q[2] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 4.318      ; 1.786      ;
; -2.684 ; reset     ; microc:microc_|retorno_reg:sub_reg|q[3] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 4.318      ; 1.786      ;
; -2.684 ; reset     ; microc:microc_|retorno_reg:sub_reg|q[5] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 4.318      ; 1.786      ;
; -2.684 ; reset     ; microc:microc_|retorno_reg:sub_reg|q[1] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 4.318      ; 1.786      ;
; -2.684 ; reset     ; microc:microc_|retorno_reg:sub_reg|q[6] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 4.318      ; 1.786      ;
; -2.684 ; reset     ; microc:microc_|retorno_reg:sub_reg|q[7] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 4.318      ; 1.786      ;
; -2.684 ; reset     ; microc:microc_|retorno_reg:sub_reg|q[8] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 4.318      ; 1.786      ;
; -2.684 ; reset     ; microc:microc_|retorno_reg:sub_reg|q[9] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 4.318      ; 1.786      ;
; -2.673 ; reset     ; e_s:e_s_|reg_e:sal2|q[4]                ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 4.997      ; 2.324      ;
; -2.669 ; reset     ; microc:microc_|retorno_reg:sub_reg|q[0] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 4.319      ; 1.802      ;
; -2.660 ; reset     ; e_s:e_s_|reg_e:sal2|q[5]                ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 4.992      ; 2.332      ;
; -2.657 ; reset     ; e_s:e_s_|reg_e:sal1|q[6]                ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 4.881      ; 2.224      ;
; -2.656 ; reset     ; e_s:e_s_|reg_e:sal1|q[3]                ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 4.879      ; 2.223      ;
; -2.651 ; reset     ; e_s:e_s_|reg_e:sal2|q[6]                ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 4.964      ; 2.313      ;
; -2.648 ; reset     ; e_s:e_s_|reg_e:sal2|q[3]                ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 4.963      ; 2.315      ;
; -2.646 ; reset     ; e_s:e_s_|reg_e:sal2|q[2]                ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 4.964      ; 2.318      ;
; -2.643 ; reset     ; e_s:e_s_|reg_e:sal2|q[7]                ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 4.964      ; 2.321      ;
; -2.638 ; reset     ; e_s:e_s_|reg_e:sal2|q[0]                ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 4.883      ; 2.245      ;
; -2.636 ; reset     ; e_s:e_s_|reg_e:sal2|q[1]                ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 4.883      ; 2.247      ;
; -2.628 ; reset     ; e_s:e_s_|reg_e:sal1|q[2]                ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 4.879      ; 2.251      ;
; -2.626 ; reset     ; e_s:e_s_|reg_e:sal1|q[4]                ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 4.882      ; 2.256      ;
; -2.626 ; reset     ; e_s:e_s_|reg_e:sal1|q[5]                ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 4.881      ; 2.255      ;
; -2.625 ; reset     ; e_s:e_s_|reg_e:sal1|q[1]                ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 4.879      ; 2.254      ;
; -2.624 ; reset     ; e_s:e_s_|reg_e:sal1|q[0]                ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 4.877      ; 2.253      ;
; -2.624 ; reset     ; e_s:e_s_|reg_e:sal1|q[7]                ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 4.877      ; 2.253      ;
; -2.557 ; reset     ; e_s:e_s_|reg_e:sal2|q[4]                ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 4.881      ; 2.324      ;
; -2.548 ; reset     ; microc:microc_|retorno_reg:sub_reg|q[4] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 4.182      ; 1.786      ;
; -2.548 ; reset     ; microc:microc_|retorno_reg:sub_reg|q[2] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 4.182      ; 1.786      ;
; -2.548 ; reset     ; microc:microc_|retorno_reg:sub_reg|q[3] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 4.182      ; 1.786      ;
; -2.548 ; reset     ; microc:microc_|retorno_reg:sub_reg|q[5] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 4.182      ; 1.786      ;
; -2.548 ; reset     ; microc:microc_|retorno_reg:sub_reg|q[1] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 4.182      ; 1.786      ;
; -2.548 ; reset     ; microc:microc_|retorno_reg:sub_reg|q[6] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 4.182      ; 1.786      ;
; -2.548 ; reset     ; microc:microc_|retorno_reg:sub_reg|q[7] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 4.182      ; 1.786      ;
; -2.548 ; reset     ; microc:microc_|retorno_reg:sub_reg|q[8] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 4.182      ; 1.786      ;
; -2.548 ; reset     ; microc:microc_|retorno_reg:sub_reg|q[9] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 4.182      ; 1.786      ;
; -2.544 ; reset     ; e_s:e_s_|reg_e:sal2|q[5]                ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 4.876      ; 2.332      ;
; -2.541 ; reset     ; e_s:e_s_|reg_e:sal1|q[6]                ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 4.765      ; 2.224      ;
; -2.540 ; reset     ; e_s:e_s_|reg_e:sal1|q[3]                ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 4.763      ; 2.223      ;
; -2.535 ; reset     ; e_s:e_s_|reg_e:sal2|q[6]                ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 4.848      ; 2.313      ;
; -2.533 ; reset     ; microc:microc_|retorno_reg:sub_reg|q[0] ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 4.183      ; 1.802      ;
; -2.532 ; reset     ; e_s:e_s_|reg_e:sal2|q[3]                ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 4.847      ; 2.315      ;
; -2.530 ; reset     ; e_s:e_s_|reg_e:sal2|q[2]                ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 4.848      ; 2.318      ;
; -2.527 ; reset     ; e_s:e_s_|reg_e:sal2|q[7]                ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 4.848      ; 2.321      ;
; -2.512 ; reset     ; e_s:e_s_|reg_e:sal1|q[2]                ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 4.763      ; 2.251      ;
; -2.510 ; reset     ; e_s:e_s_|reg_e:sal1|q[4]                ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 4.766      ; 2.256      ;
; -2.510 ; reset     ; e_s:e_s_|reg_e:sal1|q[5]                ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 4.765      ; 2.255      ;
; -2.509 ; reset     ; e_s:e_s_|reg_e:sal1|q[1]                ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 4.763      ; 2.254      ;
; -2.508 ; reset     ; e_s:e_s_|reg_e:sal1|q[0]                ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 4.761      ; 2.253      ;
; -2.508 ; reset     ; e_s:e_s_|reg_e:sal1|q[7]                ; reset        ; microc:microc_|registro:PC_|q[0] ; 0.000        ; 4.761      ; 2.253      ;
; -2.465 ; reset     ; e_s:e_s_|reg_e:sal3|q[1]                ; reset        ; microc:microc_|registro:PC_|q[0] ; -0.500       ; 4.586      ; 1.621      ;
; -2.421 ; reset     ; e_s:e_s_|reg_e:sal4|q[0]                ; reset        ; microc:microc_|registro:PC_|q[0] ; -0.500       ; 4.536      ; 1.615      ;
; -2.420 ; reset     ; e_s:e_s_|reg_e:sal4|q[6]                ; reset        ; microc:microc_|registro:PC_|q[0] ; -0.500       ; 4.533      ; 1.613      ;
; -2.411 ; reset     ; e_s:e_s_|reg_e:sal3|q[7]                ; reset        ; microc:microc_|registro:PC_|q[0] ; -0.500       ; 4.597      ; 1.686      ;
; -2.409 ; reset     ; e_s:e_s_|reg_e:sal3|q[6]                ; reset        ; microc:microc_|registro:PC_|q[0] ; -0.500       ; 4.596      ; 1.687      ;
; -2.400 ; reset     ; e_s:e_s_|reg_e:sal3|q[5]                ; reset        ; microc:microc_|registro:PC_|q[0] ; -0.500       ; 4.593      ; 1.693      ;
; -2.399 ; reset     ; e_s:e_s_|reg_e:sal4|q[3]                ; reset        ; microc:microc_|registro:PC_|q[0] ; -0.500       ; 4.535      ; 1.636      ;
; -2.372 ; reset     ; e_s:e_s_|reg_e:sal4|q[4]                ; reset        ; microc:microc_|registro:PC_|q[0] ; -0.500       ; 4.536      ; 1.664      ;
; -2.364 ; reset     ; e_s:e_s_|reg_e:sal3|q[0]                ; reset        ; microc:microc_|registro:PC_|q[0] ; -0.500       ; 4.606      ; 1.742      ;
; -2.364 ; reset     ; e_s:e_s_|reg_e:sal3|q[3]                ; reset        ; microc:microc_|registro:PC_|q[0] ; -0.500       ; 4.606      ; 1.742      ;
; -2.364 ; reset     ; e_s:e_s_|reg_e:sal3|q[4]                ; reset        ; microc:microc_|registro:PC_|q[0] ; -0.500       ; 4.606      ; 1.742      ;
; -2.349 ; reset     ; e_s:e_s_|reg_e:sal3|q[1]                ; reset        ; microc:microc_|registro:PC_|q[0] ; -0.500       ; 4.470      ; 1.621      ;
; -2.347 ; reset     ; e_s:e_s_|reg_e:sal4|q[1]                ; reset        ; microc:microc_|registro:PC_|q[0] ; -0.500       ; 4.539      ; 1.692      ;
; -2.345 ; reset     ; e_s:e_s_|reg_e:sal4|q[5]                ; reset        ; microc:microc_|registro:PC_|q[0] ; -0.500       ; 4.539      ; 1.694      ;
; -2.344 ; reset     ; e_s:e_s_|reg_e:sal4|q[7]                ; reset        ; microc:microc_|registro:PC_|q[0] ; -0.500       ; 4.533      ; 1.689      ;
; -2.327 ; reset     ; e_s:e_s_|reg_e:sal3|q[2]                ; reset        ; microc:microc_|registro:PC_|q[0] ; -0.500       ; 4.539      ; 1.712      ;
+--------+-----------+-----------------------------------------+--------------+----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'reset'                                                                                                        ;
+--------+-----------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.130 ; reset     ; microc:microc_|retorno_reg:sub_reg|q[4] ; reset        ; reset       ; 0.000        ; 3.764      ; 1.786      ;
; -2.130 ; reset     ; microc:microc_|retorno_reg:sub_reg|q[2] ; reset        ; reset       ; 0.000        ; 3.764      ; 1.786      ;
; -2.130 ; reset     ; microc:microc_|retorno_reg:sub_reg|q[3] ; reset        ; reset       ; 0.000        ; 3.764      ; 1.786      ;
; -2.130 ; reset     ; microc:microc_|retorno_reg:sub_reg|q[5] ; reset        ; reset       ; 0.000        ; 3.764      ; 1.786      ;
; -2.130 ; reset     ; microc:microc_|retorno_reg:sub_reg|q[1] ; reset        ; reset       ; 0.000        ; 3.764      ; 1.786      ;
; -2.130 ; reset     ; microc:microc_|retorno_reg:sub_reg|q[6] ; reset        ; reset       ; 0.000        ; 3.764      ; 1.786      ;
; -2.130 ; reset     ; microc:microc_|retorno_reg:sub_reg|q[7] ; reset        ; reset       ; 0.000        ; 3.764      ; 1.786      ;
; -2.130 ; reset     ; microc:microc_|retorno_reg:sub_reg|q[8] ; reset        ; reset       ; 0.000        ; 3.764      ; 1.786      ;
; -2.130 ; reset     ; microc:microc_|retorno_reg:sub_reg|q[9] ; reset        ; reset       ; 0.000        ; 3.764      ; 1.786      ;
; -2.115 ; reset     ; microc:microc_|retorno_reg:sub_reg|q[0] ; reset        ; reset       ; 0.000        ; 3.765      ; 1.802      ;
; -1.630 ; reset     ; microc:microc_|retorno_reg:sub_reg|q[4] ; reset        ; reset       ; -0.500       ; 3.764      ; 1.786      ;
; -1.630 ; reset     ; microc:microc_|retorno_reg:sub_reg|q[2] ; reset        ; reset       ; -0.500       ; 3.764      ; 1.786      ;
; -1.630 ; reset     ; microc:microc_|retorno_reg:sub_reg|q[3] ; reset        ; reset       ; -0.500       ; 3.764      ; 1.786      ;
; -1.630 ; reset     ; microc:microc_|retorno_reg:sub_reg|q[5] ; reset        ; reset       ; -0.500       ; 3.764      ; 1.786      ;
; -1.630 ; reset     ; microc:microc_|retorno_reg:sub_reg|q[1] ; reset        ; reset       ; -0.500       ; 3.764      ; 1.786      ;
; -1.630 ; reset     ; microc:microc_|retorno_reg:sub_reg|q[6] ; reset        ; reset       ; -0.500       ; 3.764      ; 1.786      ;
; -1.630 ; reset     ; microc:microc_|retorno_reg:sub_reg|q[7] ; reset        ; reset       ; -0.500       ; 3.764      ; 1.786      ;
; -1.630 ; reset     ; microc:microc_|retorno_reg:sub_reg|q[8] ; reset        ; reset       ; -0.500       ; 3.764      ; 1.786      ;
; -1.630 ; reset     ; microc:microc_|retorno_reg:sub_reg|q[9] ; reset        ; reset       ; -0.500       ; 3.764      ; 1.786      ;
; -1.615 ; reset     ; microc:microc_|retorno_reg:sub_reg|q[0] ; reset        ; reset       ; -0.500       ; 3.765      ; 1.802      ;
+--------+-----------+-----------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'clk'                                                                                                      ;
+--------+-----------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.013 ; reset     ; microc:microc_|registro:ffzero|q[0] ; reset        ; clk         ; 0.000        ; 1.666      ; 1.805      ;
; 0.038  ; reset     ; microc:microc_|registro:PC_|q[5]    ; reset        ; clk         ; 0.000        ; 1.599      ; 1.789      ;
; 0.038  ; reset     ; microc:microc_|registro:PC_|q[6]    ; reset        ; clk         ; 0.000        ; 1.599      ; 1.789      ;
; 0.038  ; reset     ; microc:microc_|registro:PC_|q[7]    ; reset        ; clk         ; 0.000        ; 1.599      ; 1.789      ;
; 0.038  ; reset     ; microc:microc_|registro:PC_|q[8]    ; reset        ; clk         ; 0.000        ; 1.599      ; 1.789      ;
; 0.038  ; reset     ; microc:microc_|registro:PC_|q[9]    ; reset        ; clk         ; 0.000        ; 1.599      ; 1.789      ;
; 0.074  ; reset     ; microc:microc_|registro:PC_|q[2]    ; reset        ; clk         ; 0.000        ; 1.560      ; 1.786      ;
; 0.074  ; reset     ; microc:microc_|registro:PC_|q[4]    ; reset        ; clk         ; 0.000        ; 1.560      ; 1.786      ;
; 0.074  ; reset     ; microc:microc_|registro:PC_|q[1]    ; reset        ; clk         ; 0.000        ; 1.560      ; 1.786      ;
; 0.089  ; reset     ; microc:microc_|registro:PC_|q[3]    ; reset        ; clk         ; 0.000        ; 1.561      ; 1.802      ;
; 0.089  ; reset     ; microc:microc_|registro:PC_|q[0]    ; reset        ; clk         ; 0.000        ; 1.561      ; 1.802      ;
; 0.487  ; reset     ; microc:microc_|registro:ffzero|q[0] ; reset        ; clk         ; -0.500       ; 1.666      ; 1.805      ;
; 0.538  ; reset     ; microc:microc_|registro:PC_|q[5]    ; reset        ; clk         ; -0.500       ; 1.599      ; 1.789      ;
; 0.538  ; reset     ; microc:microc_|registro:PC_|q[6]    ; reset        ; clk         ; -0.500       ; 1.599      ; 1.789      ;
; 0.538  ; reset     ; microc:microc_|registro:PC_|q[7]    ; reset        ; clk         ; -0.500       ; 1.599      ; 1.789      ;
; 0.538  ; reset     ; microc:microc_|registro:PC_|q[8]    ; reset        ; clk         ; -0.500       ; 1.599      ; 1.789      ;
; 0.538  ; reset     ; microc:microc_|registro:PC_|q[9]    ; reset        ; clk         ; -0.500       ; 1.599      ; 1.789      ;
; 0.574  ; reset     ; microc:microc_|registro:PC_|q[2]    ; reset        ; clk         ; -0.500       ; 1.560      ; 1.786      ;
; 0.574  ; reset     ; microc:microc_|registro:PC_|q[4]    ; reset        ; clk         ; -0.500       ; 1.560      ; 1.786      ;
; 0.574  ; reset     ; microc:microc_|registro:PC_|q[1]    ; reset        ; clk         ; -0.500       ; 1.560      ; 1.786      ;
; 0.589  ; reset     ; microc:microc_|registro:PC_|q[3]    ; reset        ; clk         ; -0.500       ; 1.561      ; 1.802      ;
; 0.589  ; reset     ; microc:microc_|registro:PC_|q[0]    ; reset        ; clk         ; -0.500       ; 1.561      ; 1.802      ;
+--------+-----------+-------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'VGA1|mypll|altpll_component|pll|clk[0]'                                                                                                                ;
+-------+-----------+--------------------------------------------------------+--------------+----------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                ; Launch Clock ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+--------------------------------------------------------+--------------+----------------------------------------+--------------+------------+------------+
; 1.426 ; reset     ; vga_adapter:VGA1|vga_controller:controller|xCounter[0] ; reset        ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.264     ; 1.314      ;
; 1.426 ; reset     ; vga_adapter:VGA1|vga_controller:controller|xCounter[1] ; reset        ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.264     ; 1.314      ;
; 1.426 ; reset     ; vga_adapter:VGA1|vga_controller:controller|xCounter[5] ; reset        ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.264     ; 1.314      ;
; 1.426 ; reset     ; vga_adapter:VGA1|vga_controller:controller|xCounter[8] ; reset        ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.264     ; 1.314      ;
; 1.426 ; reset     ; vga_adapter:VGA1|vga_controller:controller|xCounter[9] ; reset        ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.264     ; 1.314      ;
; 1.426 ; reset     ; vga_adapter:VGA1|vga_controller:controller|yCounter[3] ; reset        ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.264     ; 1.314      ;
; 1.426 ; reset     ; vga_adapter:VGA1|vga_controller:controller|yCounter[4] ; reset        ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.264     ; 1.314      ;
; 1.426 ; reset     ; vga_adapter:VGA1|vga_controller:controller|yCounter[5] ; reset        ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.264     ; 1.314      ;
; 1.426 ; reset     ; vga_adapter:VGA1|vga_controller:controller|yCounter[6] ; reset        ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.264     ; 1.314      ;
; 1.426 ; reset     ; vga_adapter:VGA1|vga_controller:controller|yCounter[7] ; reset        ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.264     ; 1.314      ;
; 1.426 ; reset     ; vga_adapter:VGA1|vga_controller:controller|yCounter[8] ; reset        ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.264     ; 1.314      ;
; 1.426 ; reset     ; vga_adapter:VGA1|vga_controller:controller|yCounter[9] ; reset        ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.264     ; 1.314      ;
; 1.426 ; reset     ; vga_adapter:VGA1|vga_controller:controller|yCounter[1] ; reset        ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.264     ; 1.314      ;
; 1.426 ; reset     ; vga_adapter:VGA1|vga_controller:controller|yCounter[0] ; reset        ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.264     ; 1.314      ;
; 1.426 ; reset     ; vga_adapter:VGA1|vga_controller:controller|yCounter[2] ; reset        ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.264     ; 1.314      ;
; 1.523 ; reset     ; vga_adapter:VGA1|vga_controller:controller|xCounter[2] ; reset        ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.265     ; 1.410      ;
; 1.523 ; reset     ; vga_adapter:VGA1|vga_controller:controller|xCounter[3] ; reset        ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.265     ; 1.410      ;
; 1.523 ; reset     ; vga_adapter:VGA1|vga_controller:controller|xCounter[4] ; reset        ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.265     ; 1.410      ;
; 1.523 ; reset     ; vga_adapter:VGA1|vga_controller:controller|xCounter[6] ; reset        ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.265     ; 1.410      ;
; 1.523 ; reset     ; vga_adapter:VGA1|vga_controller:controller|xCounter[7] ; reset        ; VGA1|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.265     ; 1.410      ;
; 1.926 ; reset     ; vga_adapter:VGA1|vga_controller:controller|xCounter[0] ; reset        ; VGA1|mypll|altpll_component|pll|clk[0] ; -0.500       ; -0.264     ; 1.314      ;
; 1.926 ; reset     ; vga_adapter:VGA1|vga_controller:controller|xCounter[1] ; reset        ; VGA1|mypll|altpll_component|pll|clk[0] ; -0.500       ; -0.264     ; 1.314      ;
; 1.926 ; reset     ; vga_adapter:VGA1|vga_controller:controller|xCounter[5] ; reset        ; VGA1|mypll|altpll_component|pll|clk[0] ; -0.500       ; -0.264     ; 1.314      ;
; 1.926 ; reset     ; vga_adapter:VGA1|vga_controller:controller|xCounter[8] ; reset        ; VGA1|mypll|altpll_component|pll|clk[0] ; -0.500       ; -0.264     ; 1.314      ;
; 1.926 ; reset     ; vga_adapter:VGA1|vga_controller:controller|xCounter[9] ; reset        ; VGA1|mypll|altpll_component|pll|clk[0] ; -0.500       ; -0.264     ; 1.314      ;
; 1.926 ; reset     ; vga_adapter:VGA1|vga_controller:controller|yCounter[3] ; reset        ; VGA1|mypll|altpll_component|pll|clk[0] ; -0.500       ; -0.264     ; 1.314      ;
; 1.926 ; reset     ; vga_adapter:VGA1|vga_controller:controller|yCounter[4] ; reset        ; VGA1|mypll|altpll_component|pll|clk[0] ; -0.500       ; -0.264     ; 1.314      ;
; 1.926 ; reset     ; vga_adapter:VGA1|vga_controller:controller|yCounter[5] ; reset        ; VGA1|mypll|altpll_component|pll|clk[0] ; -0.500       ; -0.264     ; 1.314      ;
; 1.926 ; reset     ; vga_adapter:VGA1|vga_controller:controller|yCounter[6] ; reset        ; VGA1|mypll|altpll_component|pll|clk[0] ; -0.500       ; -0.264     ; 1.314      ;
; 1.926 ; reset     ; vga_adapter:VGA1|vga_controller:controller|yCounter[7] ; reset        ; VGA1|mypll|altpll_component|pll|clk[0] ; -0.500       ; -0.264     ; 1.314      ;
; 1.926 ; reset     ; vga_adapter:VGA1|vga_controller:controller|yCounter[8] ; reset        ; VGA1|mypll|altpll_component|pll|clk[0] ; -0.500       ; -0.264     ; 1.314      ;
; 1.926 ; reset     ; vga_adapter:VGA1|vga_controller:controller|yCounter[9] ; reset        ; VGA1|mypll|altpll_component|pll|clk[0] ; -0.500       ; -0.264     ; 1.314      ;
; 1.926 ; reset     ; vga_adapter:VGA1|vga_controller:controller|yCounter[1] ; reset        ; VGA1|mypll|altpll_component|pll|clk[0] ; -0.500       ; -0.264     ; 1.314      ;
; 1.926 ; reset     ; vga_adapter:VGA1|vga_controller:controller|yCounter[0] ; reset        ; VGA1|mypll|altpll_component|pll|clk[0] ; -0.500       ; -0.264     ; 1.314      ;
; 1.926 ; reset     ; vga_adapter:VGA1|vga_controller:controller|yCounter[2] ; reset        ; VGA1|mypll|altpll_component|pll|clk[0] ; -0.500       ; -0.264     ; 1.314      ;
; 2.023 ; reset     ; vga_adapter:VGA1|vga_controller:controller|xCounter[2] ; reset        ; VGA1|mypll|altpll_component|pll|clk[0] ; -0.500       ; -0.265     ; 1.410      ;
; 2.023 ; reset     ; vga_adapter:VGA1|vga_controller:controller|xCounter[3] ; reset        ; VGA1|mypll|altpll_component|pll|clk[0] ; -0.500       ; -0.265     ; 1.410      ;
; 2.023 ; reset     ; vga_adapter:VGA1|vga_controller:controller|xCounter[4] ; reset        ; VGA1|mypll|altpll_component|pll|clk[0] ; -0.500       ; -0.265     ; 1.410      ;
; 2.023 ; reset     ; vga_adapter:VGA1|vga_controller:controller|xCounter[6] ; reset        ; VGA1|mypll|altpll_component|pll|clk[0] ; -0.500       ; -0.265     ; 1.410      ;
; 2.023 ; reset     ; vga_adapter:VGA1|vga_controller:controller|xCounter[7] ; reset        ; VGA1|mypll|altpll_component|pll|clk[0] ; -0.500       ; -0.265     ; 1.410      ;
+-------+-----------+--------------------------------------------------------+--------------+----------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'microc:microc_|registro:PC_|q[0]'                                                                                  ;
+--------+--------------+----------------+------------------+----------------------------------+------------+-----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                                  ;
+--------+--------------+----------------+------------------+----------------------------------+------------+-----------------------------------------+
; -1.504 ; -1.504       ; 0.000          ; High Pulse Width ; microc:microc_|registro:PC_|q[0] ; Fall       ; e_s:e_s_|reg_e:sal2|q[0]                ;
; -1.504 ; -1.504       ; 0.000          ; Low Pulse Width  ; microc:microc_|registro:PC_|q[0] ; Fall       ; e_s:e_s_|reg_e:sal2|q[0]                ;
; -1.504 ; -1.504       ; 0.000          ; High Pulse Width ; microc:microc_|registro:PC_|q[0] ; Fall       ; e_s:e_s_|reg_e:sal2|q[1]                ;
; -1.504 ; -1.504       ; 0.000          ; Low Pulse Width  ; microc:microc_|registro:PC_|q[0] ; Fall       ; e_s:e_s_|reg_e:sal2|q[1]                ;
; -1.504 ; -1.504       ; 0.000          ; High Pulse Width ; microc:microc_|registro:PC_|q[0] ; Fall       ; e_s:e_s_|reg_e:sal2|q[2]                ;
; -1.504 ; -1.504       ; 0.000          ; Low Pulse Width  ; microc:microc_|registro:PC_|q[0] ; Fall       ; e_s:e_s_|reg_e:sal2|q[2]                ;
; -1.504 ; -1.504       ; 0.000          ; High Pulse Width ; microc:microc_|registro:PC_|q[0] ; Fall       ; e_s:e_s_|reg_e:sal2|q[3]                ;
; -1.504 ; -1.504       ; 0.000          ; Low Pulse Width  ; microc:microc_|registro:PC_|q[0] ; Fall       ; e_s:e_s_|reg_e:sal2|q[3]                ;
; -1.504 ; -1.504       ; 0.000          ; High Pulse Width ; microc:microc_|registro:PC_|q[0] ; Fall       ; e_s:e_s_|reg_e:sal2|q[4]                ;
; -1.504 ; -1.504       ; 0.000          ; Low Pulse Width  ; microc:microc_|registro:PC_|q[0] ; Fall       ; e_s:e_s_|reg_e:sal2|q[4]                ;
; -1.504 ; -1.504       ; 0.000          ; High Pulse Width ; microc:microc_|registro:PC_|q[0] ; Fall       ; e_s:e_s_|reg_e:sal2|q[5]                ;
; -1.504 ; -1.504       ; 0.000          ; Low Pulse Width  ; microc:microc_|registro:PC_|q[0] ; Fall       ; e_s:e_s_|reg_e:sal2|q[5]                ;
; -1.504 ; -1.504       ; 0.000          ; High Pulse Width ; microc:microc_|registro:PC_|q[0] ; Fall       ; e_s:e_s_|reg_e:sal2|q[6]                ;
; -1.504 ; -1.504       ; 0.000          ; Low Pulse Width  ; microc:microc_|registro:PC_|q[0] ; Fall       ; e_s:e_s_|reg_e:sal2|q[6]                ;
; -1.504 ; -1.504       ; 0.000          ; High Pulse Width ; microc:microc_|registro:PC_|q[0] ; Fall       ; e_s:e_s_|reg_e:sal2|q[7]                ;
; -1.504 ; -1.504       ; 0.000          ; Low Pulse Width  ; microc:microc_|registro:PC_|q[0] ; Fall       ; e_s:e_s_|reg_e:sal2|q[7]                ;
; -1.504 ; -1.504       ; 0.000          ; High Pulse Width ; microc:microc_|registro:PC_|q[0] ; Rise       ; e_s_|sal2|q[0]|datac                    ;
; -1.504 ; -1.504       ; 0.000          ; Low Pulse Width  ; microc:microc_|registro:PC_|q[0] ; Rise       ; e_s_|sal2|q[0]|datac                    ;
; -1.504 ; -1.504       ; 0.000          ; High Pulse Width ; microc:microc_|registro:PC_|q[0] ; Rise       ; e_s_|sal2|q[1]|datac                    ;
; -1.504 ; -1.504       ; 0.000          ; Low Pulse Width  ; microc:microc_|registro:PC_|q[0] ; Rise       ; e_s_|sal2|q[1]|datac                    ;
; -1.504 ; -1.504       ; 0.000          ; High Pulse Width ; microc:microc_|registro:PC_|q[0] ; Rise       ; e_s_|sal2|q[2]|datad                    ;
; -1.504 ; -1.504       ; 0.000          ; Low Pulse Width  ; microc:microc_|registro:PC_|q[0] ; Rise       ; e_s_|sal2|q[2]|datad                    ;
; -1.504 ; -1.504       ; 0.000          ; High Pulse Width ; microc:microc_|registro:PC_|q[0] ; Rise       ; e_s_|sal2|q[3]|datad                    ;
; -1.504 ; -1.504       ; 0.000          ; Low Pulse Width  ; microc:microc_|registro:PC_|q[0] ; Rise       ; e_s_|sal2|q[3]|datad                    ;
; -1.504 ; -1.504       ; 0.000          ; High Pulse Width ; microc:microc_|registro:PC_|q[0] ; Rise       ; e_s_|sal2|q[4]|datac                    ;
; -1.504 ; -1.504       ; 0.000          ; Low Pulse Width  ; microc:microc_|registro:PC_|q[0] ; Rise       ; e_s_|sal2|q[4]|datac                    ;
; -1.504 ; -1.504       ; 0.000          ; High Pulse Width ; microc:microc_|registro:PC_|q[0] ; Rise       ; e_s_|sal2|q[5]|datac                    ;
; -1.504 ; -1.504       ; 0.000          ; Low Pulse Width  ; microc:microc_|registro:PC_|q[0] ; Rise       ; e_s_|sal2|q[5]|datac                    ;
; -1.504 ; -1.504       ; 0.000          ; High Pulse Width ; microc:microc_|registro:PC_|q[0] ; Rise       ; e_s_|sal2|q[6]|datad                    ;
; -1.504 ; -1.504       ; 0.000          ; Low Pulse Width  ; microc:microc_|registro:PC_|q[0] ; Rise       ; e_s_|sal2|q[6]|datad                    ;
; -1.504 ; -1.504       ; 0.000          ; High Pulse Width ; microc:microc_|registro:PC_|q[0] ; Rise       ; e_s_|sal2|q[7]|datad                    ;
; -1.504 ; -1.504       ; 0.000          ; Low Pulse Width  ; microc:microc_|registro:PC_|q[0] ; Rise       ; e_s_|sal2|q[7]|datad                    ;
; -1.504 ; -1.504       ; 0.000          ; High Pulse Width ; microc:microc_|registro:PC_|q[0] ; Rise       ; uc_|rwe3~0clkctrl|inclk[0]              ;
; -1.504 ; -1.504       ; 0.000          ; Low Pulse Width  ; microc:microc_|registro:PC_|q[0] ; Rise       ; uc_|rwe3~0clkctrl|inclk[0]              ;
; -1.504 ; -1.504       ; 0.000          ; High Pulse Width ; microc:microc_|registro:PC_|q[0] ; Rise       ; uc_|rwe3~0clkctrl|outclk                ;
; -1.504 ; -1.504       ; 0.000          ; Low Pulse Width  ; microc:microc_|registro:PC_|q[0] ; Rise       ; uc_|rwe3~0clkctrl|outclk                ;
; -1.504 ; -1.504       ; 0.000          ; High Pulse Width ; microc:microc_|registro:PC_|q[0] ; Rise       ; uc_|rwe3~0|combout                      ;
; -1.504 ; -1.504       ; 0.000          ; Low Pulse Width  ; microc:microc_|registro:PC_|q[0] ; Rise       ; uc_|rwe3~0|combout                      ;
; -1.451 ; -1.451       ; 0.000          ; High Pulse Width ; microc:microc_|registro:PC_|q[0] ; Fall       ; e_s:e_s_|reg_e:sal4|q[0]                ;
; -1.451 ; -1.451       ; 0.000          ; Low Pulse Width  ; microc:microc_|registro:PC_|q[0] ; Fall       ; e_s:e_s_|reg_e:sal4|q[0]                ;
; -1.451 ; -1.451       ; 0.000          ; High Pulse Width ; microc:microc_|registro:PC_|q[0] ; Fall       ; e_s:e_s_|reg_e:sal4|q[1]                ;
; -1.451 ; -1.451       ; 0.000          ; Low Pulse Width  ; microc:microc_|registro:PC_|q[0] ; Fall       ; e_s:e_s_|reg_e:sal4|q[1]                ;
; -1.451 ; -1.451       ; 0.000          ; High Pulse Width ; microc:microc_|registro:PC_|q[0] ; Fall       ; e_s:e_s_|reg_e:sal4|q[2]                ;
; -1.451 ; -1.451       ; 0.000          ; Low Pulse Width  ; microc:microc_|registro:PC_|q[0] ; Fall       ; e_s:e_s_|reg_e:sal4|q[2]                ;
; -1.451 ; -1.451       ; 0.000          ; High Pulse Width ; microc:microc_|registro:PC_|q[0] ; Fall       ; e_s:e_s_|reg_e:sal4|q[3]                ;
; -1.451 ; -1.451       ; 0.000          ; Low Pulse Width  ; microc:microc_|registro:PC_|q[0] ; Fall       ; e_s:e_s_|reg_e:sal4|q[3]                ;
; -1.451 ; -1.451       ; 0.000          ; High Pulse Width ; microc:microc_|registro:PC_|q[0] ; Fall       ; e_s:e_s_|reg_e:sal4|q[4]                ;
; -1.451 ; -1.451       ; 0.000          ; Low Pulse Width  ; microc:microc_|registro:PC_|q[0] ; Fall       ; e_s:e_s_|reg_e:sal4|q[4]                ;
; -1.451 ; -1.451       ; 0.000          ; High Pulse Width ; microc:microc_|registro:PC_|q[0] ; Fall       ; e_s:e_s_|reg_e:sal4|q[5]                ;
; -1.451 ; -1.451       ; 0.000          ; Low Pulse Width  ; microc:microc_|registro:PC_|q[0] ; Fall       ; e_s:e_s_|reg_e:sal4|q[5]                ;
; -1.451 ; -1.451       ; 0.000          ; High Pulse Width ; microc:microc_|registro:PC_|q[0] ; Fall       ; e_s:e_s_|reg_e:sal4|q[6]                ;
; -1.451 ; -1.451       ; 0.000          ; Low Pulse Width  ; microc:microc_|registro:PC_|q[0] ; Fall       ; e_s:e_s_|reg_e:sal4|q[6]                ;
; -1.451 ; -1.451       ; 0.000          ; High Pulse Width ; microc:microc_|registro:PC_|q[0] ; Fall       ; e_s:e_s_|reg_e:sal4|q[7]                ;
; -1.451 ; -1.451       ; 0.000          ; Low Pulse Width  ; microc:microc_|registro:PC_|q[0] ; Fall       ; e_s:e_s_|reg_e:sal4|q[7]                ;
; -1.451 ; -1.451       ; 0.000          ; High Pulse Width ; microc:microc_|registro:PC_|q[0] ; Rise       ; e_s_|sal4|q[0]|datad                    ;
; -1.451 ; -1.451       ; 0.000          ; Low Pulse Width  ; microc:microc_|registro:PC_|q[0] ; Rise       ; e_s_|sal4|q[0]|datad                    ;
; -1.451 ; -1.451       ; 0.000          ; High Pulse Width ; microc:microc_|registro:PC_|q[0] ; Rise       ; e_s_|sal4|q[1]|datad                    ;
; -1.451 ; -1.451       ; 0.000          ; Low Pulse Width  ; microc:microc_|registro:PC_|q[0] ; Rise       ; e_s_|sal4|q[1]|datad                    ;
; -1.451 ; -1.451       ; 0.000          ; High Pulse Width ; microc:microc_|registro:PC_|q[0] ; Rise       ; e_s_|sal4|q[2]|datad                    ;
; -1.451 ; -1.451       ; 0.000          ; Low Pulse Width  ; microc:microc_|registro:PC_|q[0] ; Rise       ; e_s_|sal4|q[2]|datad                    ;
; -1.451 ; -1.451       ; 0.000          ; High Pulse Width ; microc:microc_|registro:PC_|q[0] ; Rise       ; e_s_|sal4|q[3]|datad                    ;
; -1.451 ; -1.451       ; 0.000          ; Low Pulse Width  ; microc:microc_|registro:PC_|q[0] ; Rise       ; e_s_|sal4|q[3]|datad                    ;
; -1.451 ; -1.451       ; 0.000          ; High Pulse Width ; microc:microc_|registro:PC_|q[0] ; Rise       ; e_s_|sal4|q[4]|datad                    ;
; -1.451 ; -1.451       ; 0.000          ; Low Pulse Width  ; microc:microc_|registro:PC_|q[0] ; Rise       ; e_s_|sal4|q[4]|datad                    ;
; -1.451 ; -1.451       ; 0.000          ; High Pulse Width ; microc:microc_|registro:PC_|q[0] ; Rise       ; e_s_|sal4|q[5]|datad                    ;
; -1.451 ; -1.451       ; 0.000          ; Low Pulse Width  ; microc:microc_|registro:PC_|q[0] ; Rise       ; e_s_|sal4|q[5]|datad                    ;
; -1.451 ; -1.451       ; 0.000          ; High Pulse Width ; microc:microc_|registro:PC_|q[0] ; Rise       ; e_s_|sal4|q[6]|datad                    ;
; -1.451 ; -1.451       ; 0.000          ; Low Pulse Width  ; microc:microc_|registro:PC_|q[0] ; Rise       ; e_s_|sal4|q[6]|datad                    ;
; -1.451 ; -1.451       ; 0.000          ; High Pulse Width ; microc:microc_|registro:PC_|q[0] ; Rise       ; e_s_|sal4|q[7]|datad                    ;
; -1.451 ; -1.451       ; 0.000          ; Low Pulse Width  ; microc:microc_|registro:PC_|q[0] ; Rise       ; e_s_|sal4|q[7]|datad                    ;
; -1.451 ; -1.451       ; 0.000          ; High Pulse Width ; microc:microc_|registro:PC_|q[0] ; Rise       ; uc_|rwe3~2clkctrl|inclk[0]              ;
; -1.451 ; -1.451       ; 0.000          ; Low Pulse Width  ; microc:microc_|registro:PC_|q[0] ; Rise       ; uc_|rwe3~2clkctrl|inclk[0]              ;
; -1.451 ; -1.451       ; 0.000          ; High Pulse Width ; microc:microc_|registro:PC_|q[0] ; Rise       ; uc_|rwe3~2clkctrl|outclk                ;
; -1.451 ; -1.451       ; 0.000          ; Low Pulse Width  ; microc:microc_|registro:PC_|q[0] ; Rise       ; uc_|rwe3~2clkctrl|outclk                ;
; -1.451 ; -1.451       ; 0.000          ; High Pulse Width ; microc:microc_|registro:PC_|q[0] ; Rise       ; uc_|rwe3~2|combout                      ;
; -1.451 ; -1.451       ; 0.000          ; Low Pulse Width  ; microc:microc_|registro:PC_|q[0] ; Rise       ; uc_|rwe3~2|combout                      ;
; -1.398 ; -0.398       ; 1.000          ; High Pulse Width ; microc:microc_|registro:PC_|q[0] ; Fall       ; microc:microc_|retorno_reg:sub_reg|q[0] ;
; -1.398 ; -0.398       ; 1.000          ; Low Pulse Width  ; microc:microc_|registro:PC_|q[0] ; Fall       ; microc:microc_|retorno_reg:sub_reg|q[0] ;
; -1.398 ; -0.398       ; 1.000          ; High Pulse Width ; microc:microc_|registro:PC_|q[0] ; Fall       ; microc:microc_|retorno_reg:sub_reg|q[1] ;
; -1.398 ; -0.398       ; 1.000          ; Low Pulse Width  ; microc:microc_|registro:PC_|q[0] ; Fall       ; microc:microc_|retorno_reg:sub_reg|q[1] ;
; -1.398 ; -0.398       ; 1.000          ; High Pulse Width ; microc:microc_|registro:PC_|q[0] ; Fall       ; microc:microc_|retorno_reg:sub_reg|q[2] ;
; -1.398 ; -0.398       ; 1.000          ; Low Pulse Width  ; microc:microc_|registro:PC_|q[0] ; Fall       ; microc:microc_|retorno_reg:sub_reg|q[2] ;
; -1.398 ; -0.398       ; 1.000          ; High Pulse Width ; microc:microc_|registro:PC_|q[0] ; Fall       ; microc:microc_|retorno_reg:sub_reg|q[3] ;
; -1.398 ; -0.398       ; 1.000          ; Low Pulse Width  ; microc:microc_|registro:PC_|q[0] ; Fall       ; microc:microc_|retorno_reg:sub_reg|q[3] ;
; -1.398 ; -0.398       ; 1.000          ; High Pulse Width ; microc:microc_|registro:PC_|q[0] ; Fall       ; microc:microc_|retorno_reg:sub_reg|q[4] ;
; -1.398 ; -0.398       ; 1.000          ; Low Pulse Width  ; microc:microc_|registro:PC_|q[0] ; Fall       ; microc:microc_|retorno_reg:sub_reg|q[4] ;
; -1.398 ; -0.398       ; 1.000          ; High Pulse Width ; microc:microc_|registro:PC_|q[0] ; Fall       ; microc:microc_|retorno_reg:sub_reg|q[5] ;
; -1.398 ; -0.398       ; 1.000          ; Low Pulse Width  ; microc:microc_|registro:PC_|q[0] ; Fall       ; microc:microc_|retorno_reg:sub_reg|q[5] ;
; -1.398 ; -0.398       ; 1.000          ; High Pulse Width ; microc:microc_|registro:PC_|q[0] ; Fall       ; microc:microc_|retorno_reg:sub_reg|q[6] ;
; -1.398 ; -0.398       ; 1.000          ; Low Pulse Width  ; microc:microc_|registro:PC_|q[0] ; Fall       ; microc:microc_|retorno_reg:sub_reg|q[6] ;
; -1.398 ; -0.398       ; 1.000          ; High Pulse Width ; microc:microc_|registro:PC_|q[0] ; Fall       ; microc:microc_|retorno_reg:sub_reg|q[7] ;
; -1.398 ; -0.398       ; 1.000          ; Low Pulse Width  ; microc:microc_|registro:PC_|q[0] ; Fall       ; microc:microc_|retorno_reg:sub_reg|q[7] ;
; -1.398 ; -0.398       ; 1.000          ; High Pulse Width ; microc:microc_|registro:PC_|q[0] ; Fall       ; microc:microc_|retorno_reg:sub_reg|q[8] ;
; -1.398 ; -0.398       ; 1.000          ; Low Pulse Width  ; microc:microc_|registro:PC_|q[0] ; Fall       ; microc:microc_|retorno_reg:sub_reg|q[8] ;
; -1.398 ; -0.398       ; 1.000          ; High Pulse Width ; microc:microc_|registro:PC_|q[0] ; Fall       ; microc:microc_|retorno_reg:sub_reg|q[9] ;
; -1.398 ; -0.398       ; 1.000          ; Low Pulse Width  ; microc:microc_|registro:PC_|q[0] ; Fall       ; microc:microc_|retorno_reg:sub_reg|q[9] ;
; -1.367 ; -1.367       ; 0.000          ; High Pulse Width ; microc:microc_|registro:PC_|q[0] ; Fall       ; e_s:e_s_|reg_e:sal3|q[0]                ;
; -1.367 ; -1.367       ; 0.000          ; Low Pulse Width  ; microc:microc_|registro:PC_|q[0] ; Fall       ; e_s:e_s_|reg_e:sal3|q[0]                ;
; -1.367 ; -1.367       ; 0.000          ; High Pulse Width ; microc:microc_|registro:PC_|q[0] ; Fall       ; e_s:e_s_|reg_e:sal3|q[1]                ;
; -1.367 ; -1.367       ; 0.000          ; Low Pulse Width  ; microc:microc_|registro:PC_|q[0] ; Fall       ; e_s:e_s_|reg_e:sal3|q[1]                ;
+--------+--------------+----------------+------------------+----------------------------------+------------+-----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk'                                                                                   ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                 ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------+
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; clk   ; Rise       ; clk                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~0   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~0   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~1   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~1   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~10  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~10  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~100 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~100 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~101 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~101 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~102 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~102 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~103 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~103 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~104 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~104 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~105 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~105 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~106 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~106 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~107 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~107 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~108 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~108 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~109 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~109 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~11  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~11  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~110 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~110 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~111 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~111 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~112 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~112 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~113 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~113 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~114 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~114 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~115 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~115 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~116 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~116 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~117 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~117 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~118 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~118 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~119 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~119 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~12  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~12  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~120 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~120 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~121 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~121 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~122 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~122 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~123 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~123 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~124 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~124 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~125 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~125 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~126 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~126 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~127 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~127 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~13  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~13  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~14  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~14  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~15  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~15  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~16  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~16  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~17  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~17  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~18  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~18  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~19  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~19  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~2   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~2   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~20  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~20  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~21  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~21  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~22  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~22  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~23  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~23  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~24  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~24  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~25  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~25  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~26  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~26  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~27  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~27  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; microc:microc_|regfile:banco_|regb~28  ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'reset'                                                                                  ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                  ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------+
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; reset ; Rise       ; reset                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; reset ; Rise       ; microc:microc_|retorno_reg:sub_reg|q[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; reset ; Rise       ; microc:microc_|retorno_reg:sub_reg|q[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; reset ; Rise       ; microc:microc_|retorno_reg:sub_reg|q[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; reset ; Rise       ; microc:microc_|retorno_reg:sub_reg|q[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; reset ; Rise       ; microc:microc_|retorno_reg:sub_reg|q[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; reset ; Rise       ; microc:microc_|retorno_reg:sub_reg|q[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; reset ; Rise       ; microc:microc_|retorno_reg:sub_reg|q[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; reset ; Rise       ; microc:microc_|retorno_reg:sub_reg|q[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; reset ; Rise       ; microc:microc_|retorno_reg:sub_reg|q[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; reset ; Rise       ; microc:microc_|retorno_reg:sub_reg|q[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; reset ; Rise       ; microc:microc_|retorno_reg:sub_reg|q[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; reset ; Rise       ; microc:microc_|retorno_reg:sub_reg|q[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; reset ; Rise       ; microc:microc_|retorno_reg:sub_reg|q[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; reset ; Rise       ; microc:microc_|retorno_reg:sub_reg|q[6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; reset ; Rise       ; microc:microc_|retorno_reg:sub_reg|q[7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; reset ; Rise       ; microc:microc_|retorno_reg:sub_reg|q[7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; reset ; Rise       ; microc:microc_|retorno_reg:sub_reg|q[8] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; reset ; Rise       ; microc:microc_|retorno_reg:sub_reg|q[8] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; reset ; Rise       ; microc:microc_|retorno_reg:sub_reg|q[9] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; reset ; Rise       ; microc:microc_|retorno_reg:sub_reg|q[9] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; reset ; Rise       ; microc_|sub_reg|q[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; reset ; Rise       ; microc_|sub_reg|q[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; reset ; Rise       ; microc_|sub_reg|q[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; reset ; Rise       ; microc_|sub_reg|q[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; reset ; Rise       ; microc_|sub_reg|q[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; reset ; Rise       ; microc_|sub_reg|q[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; reset ; Rise       ; microc_|sub_reg|q[3]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; reset ; Rise       ; microc_|sub_reg|q[3]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; reset ; Rise       ; microc_|sub_reg|q[4]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; reset ; Rise       ; microc_|sub_reg|q[4]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; reset ; Rise       ; microc_|sub_reg|q[5]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; reset ; Rise       ; microc_|sub_reg|q[5]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; reset ; Rise       ; microc_|sub_reg|q[6]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; reset ; Rise       ; microc_|sub_reg|q[6]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; reset ; Rise       ; microc_|sub_reg|q[7]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; reset ; Rise       ; microc_|sub_reg|q[7]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; reset ; Rise       ; microc_|sub_reg|q[8]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; reset ; Rise       ; microc_|sub_reg|q[8]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; reset ; Rise       ; microc_|sub_reg|q[9]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; reset ; Rise       ; microc_|sub_reg|q[9]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; reset ; Rise       ; reset|combout                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; reset ; Rise       ; reset|combout                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; reset ; Rise       ; uc_|sec~0|combout                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; reset ; Rise       ; uc_|sec~0|combout                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; reset ; Rise       ; uc_|sec~0|datac                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; reset ; Rise       ; uc_|sec~0|datac                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; reset ; Rise       ; uc_|swe|combout                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; reset ; Rise       ; uc_|swe|combout                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; reset ; Rise       ; uc_|swe|dataa                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; reset ; Rise       ; uc_|swe|dataa                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; reset ; Rise       ; uc_|swe~clkctrl|inclk[0]                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; reset ; Rise       ; uc_|swe~clkctrl|inclk[0]                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; reset ; Rise       ; uc_|swe~clkctrl|outclk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; reset ; Rise       ; uc_|swe~clkctrl|outclk                  ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'VGA_CLOCK'                                                                                                                                                                              ;
+-------+--------------+----------------+------------------+-----------+------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                                                                                               ;
+-------+--------------+----------------+------------------+-----------+------------+--------------------------------------------------------------------------------------------------------------------------------------+
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a0~portb_address_reg11  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a0~portb_address_reg11  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a11~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a11~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a11~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a11~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a11~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a11~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a11~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a11~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a11~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a11~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a11~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a11~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a11~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a11~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a11~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a11~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a11~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a11~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a11~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a11~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a11~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a11~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a12~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a12~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a12~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a12~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a12~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a12~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a12~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a12~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a12~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a12~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a12~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a12~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a12~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a12~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a12~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a12~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a12~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a12~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a12~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a12~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a12~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a12~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a13~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a13~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a13~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a13~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a13~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a13~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a13~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a13~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a13~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a13~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a13~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; VGA_CLOCK ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a13~portb_address_reg4  ;
+-------+--------------+----------------+------------------+-----------+------------+--------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'VGA1|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                               ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                  ; Clock Edge ; Target                                                                                                                               ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------+
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a0                      ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a0                      ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a0~porta_address_reg0   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a0~porta_address_reg0   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a0~porta_address_reg1   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a0~porta_address_reg1   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a0~porta_address_reg10  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a0~porta_address_reg10  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a0~porta_address_reg11  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a0~porta_address_reg11  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a0~porta_address_reg2   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a0~porta_address_reg2   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a0~porta_address_reg3   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a0~porta_address_reg3   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a0~porta_address_reg4   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a0~porta_address_reg4   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a0~porta_address_reg5   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a0~porta_address_reg5   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a0~porta_address_reg6   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a0~porta_address_reg6   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a0~porta_address_reg7   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a0~porta_address_reg7   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a0~porta_address_reg8   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a0~porta_address_reg8   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a0~porta_address_reg9   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a0~porta_address_reg9   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a1                      ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a1                      ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a10~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a11                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a11                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a11~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a11~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a11~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a11~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a11~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a11~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a11~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a11~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a11~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a11~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a11~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a11~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a11~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a11~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a11~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a11~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a11~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a11~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a11~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a11~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a11~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a11~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a11~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a11~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a12                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a12                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a12~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a12~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a12~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a12~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a12~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a12~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a12~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a12~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a12~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a12~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a12~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a12~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a12~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a12~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a12~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a12~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a12~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA1|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA1|altsyncram:VideoMemory|altsyncram_shg1:auto_generated|altsyncram_sbr1:altsyncram1|ram_block2a12~porta_address_reg6  ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                  ;
+-----------+----------------------------------+-------+-------+------------+----------------------------------+
; Data Port ; Clock Port                       ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+-----------+----------------------------------+-------+-------+------------+----------------------------------+
; e1[*]     ; clk                              ; 0.747 ; 0.747 ; Rise       ; clk                              ;
;  e1[0]    ; clk                              ; 0.747 ; 0.747 ; Rise       ; clk                              ;
;  e1[1]    ; clk                              ; 0.407 ; 0.407 ; Rise       ; clk                              ;
;  e1[2]    ; clk                              ; 0.264 ; 0.264 ; Rise       ; clk                              ;
;  e1[3]    ; clk                              ; 0.482 ; 0.482 ; Rise       ; clk                              ;
; e2[*]     ; clk                              ; 0.556 ; 0.556 ; Rise       ; clk                              ;
;  e2[0]    ; clk                              ; 0.556 ; 0.556 ; Rise       ; clk                              ;
;  e2[1]    ; clk                              ; 0.336 ; 0.336 ; Rise       ; clk                              ;
;  e2[2]    ; clk                              ; 0.205 ; 0.205 ; Rise       ; clk                              ;
;  e2[3]    ; clk                              ; 0.335 ; 0.335 ; Rise       ; clk                              ;
; e3[*]     ; clk                              ; 0.893 ; 0.893 ; Rise       ; clk                              ;
;  e3[0]    ; clk                              ; 0.893 ; 0.893 ; Rise       ; clk                              ;
;  e3[1]    ; clk                              ; 0.738 ; 0.738 ; Rise       ; clk                              ;
; e4[*]     ; clk                              ; 3.127 ; 3.127 ; Rise       ; clk                              ;
;  e4[0]    ; clk                              ; 2.852 ; 2.852 ; Rise       ; clk                              ;
;  e4[1]    ; clk                              ; 3.127 ; 3.127 ; Rise       ; clk                              ;
;  e4[2]    ; clk                              ; 2.825 ; 2.825 ; Rise       ; clk                              ;
;  e4[3]    ; clk                              ; 2.741 ; 2.741 ; Rise       ; clk                              ;
;  e4[4]    ; clk                              ; 2.623 ; 2.623 ; Rise       ; clk                              ;
;  e4[5]    ; clk                              ; 2.778 ; 2.778 ; Rise       ; clk                              ;
;  e4[6]    ; clk                              ; 2.845 ; 2.845 ; Rise       ; clk                              ;
;  e4[7]    ; clk                              ; 2.750 ; 2.750 ; Rise       ; clk                              ;
; reset     ; clk                              ; 1.637 ; 1.637 ; Rise       ; clk                              ;
; reset     ; microc:microc_|registro:PC_|q[0] ; 0.243 ; 0.243 ; Rise       ; microc:microc_|registro:PC_|q[0] ;
; reset     ; microc:microc_|registro:PC_|q[0] ; 0.200 ; 0.200 ; Fall       ; microc:microc_|registro:PC_|q[0] ;
+-----------+----------------------------------+-------+-------+------------+----------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                     ;
+-----------+----------------------------------+--------+--------+------------+----------------------------------+
; Data Port ; Clock Port                       ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+-----------+----------------------------------+--------+--------+------------+----------------------------------+
; e1[*]     ; clk                              ; 0.481  ; 0.481  ; Rise       ; clk                              ;
;  e1[0]    ; clk                              ; -0.138 ; -0.138 ; Rise       ; clk                              ;
;  e1[1]    ; clk                              ; 0.481  ; 0.481  ; Rise       ; clk                              ;
;  e1[2]    ; clk                              ; 0.331  ; 0.331  ; Rise       ; clk                              ;
;  e1[3]    ; clk                              ; -0.116 ; -0.116 ; Rise       ; clk                              ;
; e2[*]     ; clk                              ; 0.552  ; 0.552  ; Rise       ; clk                              ;
;  e2[0]    ; clk                              ; 0.053  ; 0.053  ; Rise       ; clk                              ;
;  e2[1]    ; clk                              ; 0.552  ; 0.552  ; Rise       ; clk                              ;
;  e2[2]    ; clk                              ; 0.390  ; 0.390  ; Rise       ; clk                              ;
;  e2[3]    ; clk                              ; 0.031  ; 0.031  ; Rise       ; clk                              ;
; e3[*]     ; clk                              ; 0.150  ; 0.150  ; Rise       ; clk                              ;
;  e3[0]    ; clk                              ; -0.284 ; -0.284 ; Rise       ; clk                              ;
;  e3[1]    ; clk                              ; 0.150  ; 0.150  ; Rise       ; clk                              ;
; e4[*]     ; clk                              ; -2.229 ; -2.229 ; Rise       ; clk                              ;
;  e4[0]    ; clk                              ; -2.243 ; -2.243 ; Rise       ; clk                              ;
;  e4[1]    ; clk                              ; -2.239 ; -2.239 ; Rise       ; clk                              ;
;  e4[2]    ; clk                              ; -2.230 ; -2.230 ; Rise       ; clk                              ;
;  e4[3]    ; clk                              ; -2.375 ; -2.375 ; Rise       ; clk                              ;
;  e4[4]    ; clk                              ; -2.301 ; -2.301 ; Rise       ; clk                              ;
;  e4[5]    ; clk                              ; -2.260 ; -2.260 ; Rise       ; clk                              ;
;  e4[6]    ; clk                              ; -2.395 ; -2.395 ; Rise       ; clk                              ;
;  e4[7]    ; clk                              ; -2.229 ; -2.229 ; Rise       ; clk                              ;
; reset     ; clk                              ; -0.474 ; -0.474 ; Rise       ; clk                              ;
; reset     ; microc:microc_|registro:PC_|q[0] ; 0.476  ; 0.476  ; Rise       ; microc:microc_|registro:PC_|q[0] ;
; reset     ; microc:microc_|registro:PC_|q[0] ; 0.467  ; 0.467  ; Fall       ; microc:microc_|registro:PC_|q[0] ;
+-----------+----------------------------------+--------+--------+------------+----------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                               ;
+------------+----------------------------------+-------+-------+------------+----------------------------------------+
; Data Port  ; Clock Port                       ; Rise  ; Fall  ; Clock Edge ; Clock Reference                        ;
+------------+----------------------------------+-------+-------+------------+----------------------------------------+
; VGA_B[*]   ; VGA_CLOCK                        ; 4.799 ; 4.799 ; Rise       ; VGA1|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[0]  ; VGA_CLOCK                        ; 4.799 ; 4.799 ; Rise       ; VGA1|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[1]  ; VGA_CLOCK                        ; 4.659 ; 4.659 ; Rise       ; VGA1|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[2]  ; VGA_CLOCK                        ; 4.587 ; 4.587 ; Rise       ; VGA1|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[3]  ; VGA_CLOCK                        ; 4.547 ; 4.547 ; Rise       ; VGA1|mypll|altpll_component|pll|clk[0] ;
; VGA_G[*]   ; VGA_CLOCK                        ; 4.710 ; 4.710 ; Rise       ; VGA1|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[0]  ; VGA_CLOCK                        ; 4.521 ; 4.521 ; Rise       ; VGA1|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[1]  ; VGA_CLOCK                        ; 4.710 ; 4.710 ; Rise       ; VGA1|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[2]  ; VGA_CLOCK                        ; 4.515 ; 4.515 ; Rise       ; VGA1|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[3]  ; VGA_CLOCK                        ; 4.521 ; 4.521 ; Rise       ; VGA1|mypll|altpll_component|pll|clk[0] ;
; VGA_HS     ; VGA_CLOCK                        ; 2.892 ; 2.892 ; Rise       ; VGA1|mypll|altpll_component|pll|clk[0] ;
; VGA_R[*]   ; VGA_CLOCK                        ; 4.827 ; 4.827 ; Rise       ; VGA1|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[0]  ; VGA_CLOCK                        ; 4.740 ; 4.740 ; Rise       ; VGA1|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[1]  ; VGA_CLOCK                        ; 4.809 ; 4.809 ; Rise       ; VGA1|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[2]  ; VGA_CLOCK                        ; 4.827 ; 4.827 ; Rise       ; VGA1|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[3]  ; VGA_CLOCK                        ; 4.797 ; 4.797 ; Rise       ; VGA1|mypll|altpll_component|pll|clk[0] ;
; VGA_VS     ; VGA_CLOCK                        ; 2.985 ; 2.985 ; Rise       ; VGA1|mypll|altpll_component|pll|clk[0] ;
; opcode[*]  ; clk                              ; 6.273 ; 6.273 ; Rise       ; clk                                    ;
;  opcode[0] ; clk                              ; 5.878 ; 5.878 ; Rise       ; clk                                    ;
;  opcode[1] ; clk                              ; 6.029 ; 6.029 ; Rise       ; clk                                    ;
;  opcode[2] ; clk                              ; 5.974 ; 5.974 ; Rise       ; clk                                    ;
;  opcode[3] ; clk                              ; 6.273 ; 6.273 ; Rise       ; clk                                    ;
;  opcode[4] ; clk                              ; 5.442 ; 5.442 ; Rise       ; clk                                    ;
;  opcode[5] ; clk                              ; 5.656 ; 5.656 ; Rise       ; clk                                    ;
; z          ; clk                              ; 4.209 ; 4.209 ; Rise       ; clk                                    ;
; opcode[*]  ; microc:microc_|registro:PC_|q[0] ; 4.379 ; 4.339 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  opcode[0] ; microc:microc_|registro:PC_|q[0] ; 3.944 ; 3.953 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  opcode[1] ; microc:microc_|registro:PC_|q[0] ; 4.379 ; 4.154 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  opcode[2] ; microc:microc_|registro:PC_|q[0] ; 4.309 ; 4.281 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  opcode[3] ; microc:microc_|registro:PC_|q[0] ; 4.305 ; 4.339 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  opcode[4] ; microc:microc_|registro:PC_|q[0] ; 3.777 ; 3.763 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  opcode[5] ; microc:microc_|registro:PC_|q[0] ; 3.951 ; 4.006 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
; s1[*]      ; microc:microc_|registro:PC_|q[0] ; 6.998 ; 6.998 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s1[0]     ; microc:microc_|registro:PC_|q[0] ; 6.860 ; 6.860 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s1[1]     ; microc:microc_|registro:PC_|q[0] ; 6.916 ; 6.916 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s1[2]     ; microc:microc_|registro:PC_|q[0] ; 6.896 ; 6.896 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s1[3]     ; microc:microc_|registro:PC_|q[0] ; 6.892 ; 6.892 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s1[4]     ; microc:microc_|registro:PC_|q[0] ; 6.878 ; 6.878 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s1[5]     ; microc:microc_|registro:PC_|q[0] ; 6.998 ; 6.998 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s1[6]     ; microc:microc_|registro:PC_|q[0] ; 6.935 ; 6.935 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s1[7]     ; microc:microc_|registro:PC_|q[0] ; 6.897 ; 6.897 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
; s2[*]      ; microc:microc_|registro:PC_|q[0] ; 7.089 ; 7.089 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s2[0]     ; microc:microc_|registro:PC_|q[0] ; 7.089 ; 7.089 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s2[1]     ; microc:microc_|registro:PC_|q[0] ; 6.794 ; 6.794 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s2[2]     ; microc:microc_|registro:PC_|q[0] ; 6.632 ; 6.632 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s2[3]     ; microc:microc_|registro:PC_|q[0] ; 6.787 ; 6.787 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s2[4]     ; microc:microc_|registro:PC_|q[0] ; 6.837 ; 6.837 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s2[5]     ; microc:microc_|registro:PC_|q[0] ; 6.823 ; 6.823 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s2[6]     ; microc:microc_|registro:PC_|q[0] ; 6.982 ; 6.982 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s2[7]     ; microc:microc_|registro:PC_|q[0] ; 6.743 ; 6.743 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
; s3[*]      ; microc:microc_|registro:PC_|q[0] ; 6.698 ; 6.698 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s3[0]     ; microc:microc_|registro:PC_|q[0] ; 6.592 ; 6.592 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s3[1]     ; microc:microc_|registro:PC_|q[0] ; 6.547 ; 6.547 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s3[2]     ; microc:microc_|registro:PC_|q[0] ; 6.343 ; 6.343 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s3[3]     ; microc:microc_|registro:PC_|q[0] ; 6.545 ; 6.545 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s3[4]     ; microc:microc_|registro:PC_|q[0] ; 6.698 ; 6.698 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s3[5]     ; microc:microc_|registro:PC_|q[0] ; 6.580 ; 6.580 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s3[6]     ; microc:microc_|registro:PC_|q[0] ; 6.389 ; 6.389 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s3[7]     ; microc:microc_|registro:PC_|q[0] ; 6.376 ; 6.376 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
; s4[*]      ; microc:microc_|registro:PC_|q[0] ; 6.661 ; 6.661 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s4[0]     ; microc:microc_|registro:PC_|q[0] ; 6.212 ; 6.212 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s4[1]     ; microc:microc_|registro:PC_|q[0] ; 6.617 ; 6.617 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s4[2]     ; microc:microc_|registro:PC_|q[0] ; 6.661 ; 6.661 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s4[3]     ; microc:microc_|registro:PC_|q[0] ; 6.499 ; 6.499 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s4[4]     ; microc:microc_|registro:PC_|q[0] ; 6.505 ; 6.505 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s4[5]     ; microc:microc_|registro:PC_|q[0] ; 6.653 ; 6.653 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s4[6]     ; microc:microc_|registro:PC_|q[0] ; 6.368 ; 6.368 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s4[7]     ; microc:microc_|registro:PC_|q[0] ; 6.332 ; 6.332 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
; opcode[*]  ; microc:microc_|registro:PC_|q[0] ; 4.339 ; 4.379 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  opcode[0] ; microc:microc_|registro:PC_|q[0] ; 3.953 ; 3.944 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  opcode[1] ; microc:microc_|registro:PC_|q[0] ; 4.154 ; 4.379 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  opcode[2] ; microc:microc_|registro:PC_|q[0] ; 4.281 ; 4.309 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  opcode[3] ; microc:microc_|registro:PC_|q[0] ; 4.339 ; 4.305 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  opcode[4] ; microc:microc_|registro:PC_|q[0] ; 3.763 ; 3.777 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  opcode[5] ; microc:microc_|registro:PC_|q[0] ; 4.006 ; 3.951 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
; s1[*]      ; microc:microc_|registro:PC_|q[0] ; 7.114 ; 7.114 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s1[0]     ; microc:microc_|registro:PC_|q[0] ; 6.976 ; 6.976 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s1[1]     ; microc:microc_|registro:PC_|q[0] ; 7.032 ; 7.032 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s1[2]     ; microc:microc_|registro:PC_|q[0] ; 7.012 ; 7.012 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s1[3]     ; microc:microc_|registro:PC_|q[0] ; 7.008 ; 7.008 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s1[4]     ; microc:microc_|registro:PC_|q[0] ; 6.994 ; 6.994 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s1[5]     ; microc:microc_|registro:PC_|q[0] ; 7.114 ; 7.114 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s1[6]     ; microc:microc_|registro:PC_|q[0] ; 7.051 ; 7.051 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s1[7]     ; microc:microc_|registro:PC_|q[0] ; 7.013 ; 7.013 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
; s2[*]      ; microc:microc_|registro:PC_|q[0] ; 7.205 ; 7.205 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s2[0]     ; microc:microc_|registro:PC_|q[0] ; 7.205 ; 7.205 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s2[1]     ; microc:microc_|registro:PC_|q[0] ; 6.910 ; 6.910 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s2[2]     ; microc:microc_|registro:PC_|q[0] ; 6.748 ; 6.748 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s2[3]     ; microc:microc_|registro:PC_|q[0] ; 6.903 ; 6.903 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s2[4]     ; microc:microc_|registro:PC_|q[0] ; 6.953 ; 6.953 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s2[5]     ; microc:microc_|registro:PC_|q[0] ; 6.939 ; 6.939 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s2[6]     ; microc:microc_|registro:PC_|q[0] ; 7.098 ; 7.098 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s2[7]     ; microc:microc_|registro:PC_|q[0] ; 6.859 ; 6.859 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
; s3[*]      ; microc:microc_|registro:PC_|q[0] ; 6.814 ; 6.814 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s3[0]     ; microc:microc_|registro:PC_|q[0] ; 6.708 ; 6.708 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s3[1]     ; microc:microc_|registro:PC_|q[0] ; 6.663 ; 6.663 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s3[2]     ; microc:microc_|registro:PC_|q[0] ; 6.459 ; 6.459 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s3[3]     ; microc:microc_|registro:PC_|q[0] ; 6.661 ; 6.661 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s3[4]     ; microc:microc_|registro:PC_|q[0] ; 6.814 ; 6.814 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s3[5]     ; microc:microc_|registro:PC_|q[0] ; 6.696 ; 6.696 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s3[6]     ; microc:microc_|registro:PC_|q[0] ; 6.505 ; 6.505 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s3[7]     ; microc:microc_|registro:PC_|q[0] ; 6.492 ; 6.492 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
; s4[*]      ; microc:microc_|registro:PC_|q[0] ; 6.777 ; 6.777 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s4[0]     ; microc:microc_|registro:PC_|q[0] ; 6.328 ; 6.328 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s4[1]     ; microc:microc_|registro:PC_|q[0] ; 6.733 ; 6.733 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s4[2]     ; microc:microc_|registro:PC_|q[0] ; 6.777 ; 6.777 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s4[3]     ; microc:microc_|registro:PC_|q[0] ; 6.615 ; 6.615 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s4[4]     ; microc:microc_|registro:PC_|q[0] ; 6.621 ; 6.621 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s4[5]     ; microc:microc_|registro:PC_|q[0] ; 6.769 ; 6.769 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s4[6]     ; microc:microc_|registro:PC_|q[0] ; 6.484 ; 6.484 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s4[7]     ; microc:microc_|registro:PC_|q[0] ; 6.448 ; 6.448 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
+------------+----------------------------------+-------+-------+------------+----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                       ;
+------------+----------------------------------+-------+-------+------------+----------------------------------------+
; Data Port  ; Clock Port                       ; Rise  ; Fall  ; Clock Edge ; Clock Reference                        ;
+------------+----------------------------------+-------+-------+------------+----------------------------------------+
; VGA_B[*]   ; VGA_CLOCK                        ; 2.743 ; 2.743 ; Rise       ; VGA1|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[0]  ; VGA_CLOCK                        ; 2.995 ; 2.995 ; Rise       ; VGA1|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[1]  ; VGA_CLOCK                        ; 2.855 ; 2.855 ; Rise       ; VGA1|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[2]  ; VGA_CLOCK                        ; 2.783 ; 2.783 ; Rise       ; VGA1|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[3]  ; VGA_CLOCK                        ; 2.743 ; 2.743 ; Rise       ; VGA1|mypll|altpll_component|pll|clk[0] ;
; VGA_G[*]   ; VGA_CLOCK                        ; 2.923 ; 2.923 ; Rise       ; VGA1|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[0]  ; VGA_CLOCK                        ; 2.929 ; 2.929 ; Rise       ; VGA1|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[1]  ; VGA_CLOCK                        ; 3.118 ; 3.118 ; Rise       ; VGA1|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[2]  ; VGA_CLOCK                        ; 2.923 ; 2.923 ; Rise       ; VGA1|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[3]  ; VGA_CLOCK                        ; 2.929 ; 2.929 ; Rise       ; VGA1|mypll|altpll_component|pll|clk[0] ;
; VGA_HS     ; VGA_CLOCK                        ; 2.892 ; 2.892 ; Rise       ; VGA1|mypll|altpll_component|pll|clk[0] ;
; VGA_R[*]   ; VGA_CLOCK                        ; 3.096 ; 3.096 ; Rise       ; VGA1|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[0]  ; VGA_CLOCK                        ; 3.096 ; 3.096 ; Rise       ; VGA1|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[1]  ; VGA_CLOCK                        ; 3.165 ; 3.165 ; Rise       ; VGA1|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[2]  ; VGA_CLOCK                        ; 3.183 ; 3.183 ; Rise       ; VGA1|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[3]  ; VGA_CLOCK                        ; 3.153 ; 3.153 ; Rise       ; VGA1|mypll|altpll_component|pll|clk[0] ;
; VGA_VS     ; VGA_CLOCK                        ; 2.985 ; 2.985 ; Rise       ; VGA1|mypll|altpll_component|pll|clk[0] ;
; opcode[*]  ; clk                              ; 4.653 ; 4.653 ; Rise       ; clk                                    ;
;  opcode[0] ; clk                              ; 4.653 ; 4.653 ; Rise       ; clk                                    ;
;  opcode[1] ; clk                              ; 4.746 ; 4.746 ; Rise       ; clk                                    ;
;  opcode[2] ; clk                              ; 4.964 ; 4.964 ; Rise       ; clk                                    ;
;  opcode[3] ; clk                              ; 4.849 ; 4.849 ; Rise       ; clk                                    ;
;  opcode[4] ; clk                              ; 5.003 ; 5.003 ; Rise       ; clk                                    ;
;  opcode[5] ; clk                              ; 4.972 ; 4.972 ; Rise       ; clk                                    ;
; z          ; clk                              ; 4.209 ; 4.209 ; Rise       ; clk                                    ;
; opcode[*]  ; microc:microc_|registro:PC_|q[0] ; 3.423 ; 3.450 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  opcode[0] ; microc:microc_|registro:PC_|q[0] ; 3.938 ; 3.879 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  opcode[1] ; microc:microc_|registro:PC_|q[0] ; 4.379 ; 3.881 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  opcode[2] ; microc:microc_|registro:PC_|q[0] ; 4.309 ; 3.944 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  opcode[3] ; microc:microc_|registro:PC_|q[0] ; 3.971 ; 4.252 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  opcode[4] ; microc:microc_|registro:PC_|q[0] ; 3.423 ; 3.763 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  opcode[5] ; microc:microc_|registro:PC_|q[0] ; 3.864 ; 3.450 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
; s1[*]      ; microc:microc_|registro:PC_|q[0] ; 5.021 ; 5.021 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s1[0]     ; microc:microc_|registro:PC_|q[0] ; 5.021 ; 5.021 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s1[1]     ; microc:microc_|registro:PC_|q[0] ; 5.077 ; 5.077 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s1[2]     ; microc:microc_|registro:PC_|q[0] ; 5.057 ; 5.057 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s1[3]     ; microc:microc_|registro:PC_|q[0] ; 5.053 ; 5.053 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s1[4]     ; microc:microc_|registro:PC_|q[0] ; 5.039 ; 5.039 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s1[5]     ; microc:microc_|registro:PC_|q[0] ; 5.159 ; 5.159 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s1[6]     ; microc:microc_|registro:PC_|q[0] ; 5.096 ; 5.096 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s1[7]     ; microc:microc_|registro:PC_|q[0] ; 5.058 ; 5.058 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
; s2[*]      ; microc:microc_|registro:PC_|q[0] ; 4.838 ; 4.838 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s2[0]     ; microc:microc_|registro:PC_|q[0] ; 5.295 ; 5.295 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s2[1]     ; microc:microc_|registro:PC_|q[0] ; 5.000 ; 5.000 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s2[2]     ; microc:microc_|registro:PC_|q[0] ; 4.838 ; 4.838 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s2[3]     ; microc:microc_|registro:PC_|q[0] ; 4.993 ; 4.993 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s2[4]     ; microc:microc_|registro:PC_|q[0] ; 5.043 ; 5.043 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s2[5]     ; microc:microc_|registro:PC_|q[0] ; 5.029 ; 5.029 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s2[6]     ; microc:microc_|registro:PC_|q[0] ; 5.188 ; 5.188 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s2[7]     ; microc:microc_|registro:PC_|q[0] ; 4.949 ; 4.949 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
; s3[*]      ; microc:microc_|registro:PC_|q[0] ; 4.498 ; 4.498 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s3[0]     ; microc:microc_|registro:PC_|q[0] ; 4.747 ; 4.747 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s3[1]     ; microc:microc_|registro:PC_|q[0] ; 4.702 ; 4.702 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s3[2]     ; microc:microc_|registro:PC_|q[0] ; 4.498 ; 4.498 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s3[3]     ; microc:microc_|registro:PC_|q[0] ; 4.700 ; 4.700 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s3[4]     ; microc:microc_|registro:PC_|q[0] ; 4.853 ; 4.853 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s3[5]     ; microc:microc_|registro:PC_|q[0] ; 4.735 ; 4.735 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s3[6]     ; microc:microc_|registro:PC_|q[0] ; 4.544 ; 4.544 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s3[7]     ; microc:microc_|registro:PC_|q[0] ; 4.531 ; 4.531 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
; s4[*]      ; microc:microc_|registro:PC_|q[0] ; 4.471 ; 4.471 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s4[0]     ; microc:microc_|registro:PC_|q[0] ; 4.471 ; 4.471 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s4[1]     ; microc:microc_|registro:PC_|q[0] ; 4.876 ; 4.876 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s4[2]     ; microc:microc_|registro:PC_|q[0] ; 4.920 ; 4.920 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s4[3]     ; microc:microc_|registro:PC_|q[0] ; 4.758 ; 4.758 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s4[4]     ; microc:microc_|registro:PC_|q[0] ; 4.764 ; 4.764 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s4[5]     ; microc:microc_|registro:PC_|q[0] ; 4.912 ; 4.912 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s4[6]     ; microc:microc_|registro:PC_|q[0] ; 4.627 ; 4.627 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s4[7]     ; microc:microc_|registro:PC_|q[0] ; 4.591 ; 4.591 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
; opcode[*]  ; microc:microc_|registro:PC_|q[0] ; 3.450 ; 3.423 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  opcode[0] ; microc:microc_|registro:PC_|q[0] ; 3.879 ; 3.938 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  opcode[1] ; microc:microc_|registro:PC_|q[0] ; 3.881 ; 4.379 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  opcode[2] ; microc:microc_|registro:PC_|q[0] ; 3.944 ; 4.309 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  opcode[3] ; microc:microc_|registro:PC_|q[0] ; 4.252 ; 3.971 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  opcode[4] ; microc:microc_|registro:PC_|q[0] ; 3.763 ; 3.423 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  opcode[5] ; microc:microc_|registro:PC_|q[0] ; 3.450 ; 3.864 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
; s1[*]      ; microc:microc_|registro:PC_|q[0] ; 5.115 ; 5.115 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s1[0]     ; microc:microc_|registro:PC_|q[0] ; 5.115 ; 5.115 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s1[1]     ; microc:microc_|registro:PC_|q[0] ; 5.171 ; 5.171 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s1[2]     ; microc:microc_|registro:PC_|q[0] ; 5.151 ; 5.151 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s1[3]     ; microc:microc_|registro:PC_|q[0] ; 5.147 ; 5.147 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s1[4]     ; microc:microc_|registro:PC_|q[0] ; 5.133 ; 5.133 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s1[5]     ; microc:microc_|registro:PC_|q[0] ; 5.253 ; 5.253 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s1[6]     ; microc:microc_|registro:PC_|q[0] ; 5.190 ; 5.190 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s1[7]     ; microc:microc_|registro:PC_|q[0] ; 5.152 ; 5.152 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
; s2[*]      ; microc:microc_|registro:PC_|q[0] ; 4.744 ; 4.744 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s2[0]     ; microc:microc_|registro:PC_|q[0] ; 5.201 ; 5.201 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s2[1]     ; microc:microc_|registro:PC_|q[0] ; 4.906 ; 4.906 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s2[2]     ; microc:microc_|registro:PC_|q[0] ; 4.744 ; 4.744 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s2[3]     ; microc:microc_|registro:PC_|q[0] ; 4.899 ; 4.899 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s2[4]     ; microc:microc_|registro:PC_|q[0] ; 4.949 ; 4.949 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s2[5]     ; microc:microc_|registro:PC_|q[0] ; 4.935 ; 4.935 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s2[6]     ; microc:microc_|registro:PC_|q[0] ; 5.094 ; 5.094 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s2[7]     ; microc:microc_|registro:PC_|q[0] ; 4.855 ; 4.855 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
; s3[*]      ; microc:microc_|registro:PC_|q[0] ; 4.592 ; 4.592 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s3[0]     ; microc:microc_|registro:PC_|q[0] ; 4.841 ; 4.841 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s3[1]     ; microc:microc_|registro:PC_|q[0] ; 4.796 ; 4.796 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s3[2]     ; microc:microc_|registro:PC_|q[0] ; 4.592 ; 4.592 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s3[3]     ; microc:microc_|registro:PC_|q[0] ; 4.794 ; 4.794 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s3[4]     ; microc:microc_|registro:PC_|q[0] ; 4.947 ; 4.947 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s3[5]     ; microc:microc_|registro:PC_|q[0] ; 4.829 ; 4.829 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s3[6]     ; microc:microc_|registro:PC_|q[0] ; 4.638 ; 4.638 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s3[7]     ; microc:microc_|registro:PC_|q[0] ; 4.625 ; 4.625 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
; s4[*]      ; microc:microc_|registro:PC_|q[0] ; 4.377 ; 4.377 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s4[0]     ; microc:microc_|registro:PC_|q[0] ; 4.377 ; 4.377 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s4[1]     ; microc:microc_|registro:PC_|q[0] ; 4.782 ; 4.782 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s4[2]     ; microc:microc_|registro:PC_|q[0] ; 4.826 ; 4.826 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s4[3]     ; microc:microc_|registro:PC_|q[0] ; 4.664 ; 4.664 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s4[4]     ; microc:microc_|registro:PC_|q[0] ; 4.670 ; 4.670 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s4[5]     ; microc:microc_|registro:PC_|q[0] ; 4.818 ; 4.818 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s4[6]     ; microc:microc_|registro:PC_|q[0] ; 4.533 ; 4.533 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s4[7]     ; microc:microc_|registro:PC_|q[0] ; 4.497 ; 4.497 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
+------------+----------------------------------+-------+-------+------------+----------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                        ;
+-----------------------------------------+-----------+----------+----------+----------+---------------------+
; Clock                                   ; Setup     ; Hold     ; Recovery ; Removal  ; Minimum Pulse Width ;
+-----------------------------------------+-----------+----------+----------+----------+---------------------+
; Worst-case Slack                        ; -12.864   ; -8.074   ; -2.196   ; -7.173   ; -4.910              ;
;  VGA1|mypll|altpll_component|pll|clk[0] ; 30.168    ; 0.215    ; -2.196   ; 1.426    ; 17.436              ;
;  VGA_CLOCK                              ; 16.922    ; 2.318    ; N/A      ; N/A      ; 7.436               ;
;  clk                                    ; -12.864   ; -0.721   ; -0.019   ; -0.013   ; -1.469              ;
;  microc:microc_|registro:PC_|q[0]       ; -7.135    ; -8.074   ; -0.386   ; -7.173   ; -4.910              ;
;  reset                                  ; 1.797     ; -5.932   ; 2.495    ; -4.124   ; -1.469              ;
; Design-wide TNS                         ; -1978.618 ; -284.244 ; -40.384  ; -326.573 ; -1850.102           ;
;  VGA1|mypll|altpll_component|pll|clk[0] ; 0.000     ; 0.000    ; -39.960  ; 0.000    ; 0.000               ;
;  VGA_CLOCK                              ; 0.000     ; 0.000    ; N/A      ; N/A      ; 0.000               ;
;  clk                                    ; -1679.766 ; -15.259  ; -0.038   ; -0.013   ; -171.327            ;
;  microc:microc_|registro:PC_|q[0]       ; -298.852  ; -230.478 ; -0.386   ; -285.350 ; -1665.086           ;
;  reset                                  ; 0.000     ; -51.473  ; 0.000    ; -41.214  ; -13.689             ;
+-----------------------------------------+-----------+----------+----------+----------+---------------------+


+--------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                  ;
+-----------+----------------------------------+-------+-------+------------+----------------------------------+
; Data Port ; Clock Port                       ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+-----------+----------------------------------+-------+-------+------------+----------------------------------+
; e1[*]     ; clk                              ; 2.400 ; 2.400 ; Rise       ; clk                              ;
;  e1[0]    ; clk                              ; 2.400 ; 2.400 ; Rise       ; clk                              ;
;  e1[1]    ; clk                              ; 1.387 ; 1.387 ; Rise       ; clk                              ;
;  e1[2]    ; clk                              ; 1.155 ; 1.155 ; Rise       ; clk                              ;
;  e1[3]    ; clk                              ; 1.569 ; 1.569 ; Rise       ; clk                              ;
; e2[*]     ; clk                              ; 1.760 ; 1.760 ; Rise       ; clk                              ;
;  e2[0]    ; clk                              ; 1.760 ; 1.760 ; Rise       ; clk                              ;
;  e2[1]    ; clk                              ; 1.277 ; 1.277 ; Rise       ; clk                              ;
;  e2[2]    ; clk                              ; 1.010 ; 1.010 ; Rise       ; clk                              ;
;  e2[3]    ; clk                              ; 1.024 ; 1.024 ; Rise       ; clk                              ;
; e3[*]     ; clk                              ; 2.735 ; 2.735 ; Rise       ; clk                              ;
;  e3[0]    ; clk                              ; 2.735 ; 2.735 ; Rise       ; clk                              ;
;  e3[1]    ; clk                              ; 2.242 ; 2.242 ; Rise       ; clk                              ;
; e4[*]     ; clk                              ; 6.365 ; 6.365 ; Rise       ; clk                              ;
;  e4[0]    ; clk                              ; 5.799 ; 5.799 ; Rise       ; clk                              ;
;  e4[1]    ; clk                              ; 6.365 ; 6.365 ; Rise       ; clk                              ;
;  e4[2]    ; clk                              ; 5.788 ; 5.788 ; Rise       ; clk                              ;
;  e4[3]    ; clk                              ; 5.412 ; 5.412 ; Rise       ; clk                              ;
;  e4[4]    ; clk                              ; 5.217 ; 5.217 ; Rise       ; clk                              ;
;  e4[5]    ; clk                              ; 5.505 ; 5.505 ; Rise       ; clk                              ;
;  e4[6]    ; clk                              ; 5.712 ; 5.712 ; Rise       ; clk                              ;
;  e4[7]    ; clk                              ; 5.403 ; 5.403 ; Rise       ; clk                              ;
; reset     ; clk                              ; 4.673 ; 4.673 ; Rise       ; clk                              ;
; reset     ; microc:microc_|registro:PC_|q[0] ; 1.463 ; 1.463 ; Rise       ; microc:microc_|registro:PC_|q[0] ;
; reset     ; microc:microc_|registro:PC_|q[0] ; 1.261 ; 1.261 ; Fall       ; microc:microc_|registro:PC_|q[0] ;
+-----------+----------------------------------+-------+-------+------------+----------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                     ;
+-----------+----------------------------------+--------+--------+------------+----------------------------------+
; Data Port ; Clock Port                       ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+-----------+----------------------------------+--------+--------+------------+----------------------------------+
; e1[*]     ; clk                              ; 0.747  ; 0.747  ; Rise       ; clk                              ;
;  e1[0]    ; clk                              ; -0.138 ; -0.138 ; Rise       ; clk                              ;
;  e1[1]    ; clk                              ; 0.747  ; 0.747  ; Rise       ; clk                              ;
;  e1[2]    ; clk                              ; 0.331  ; 0.331  ; Rise       ; clk                              ;
;  e1[3]    ; clk                              ; -0.116 ; -0.116 ; Rise       ; clk                              ;
; e2[*]     ; clk                              ; 0.857  ; 0.857  ; Rise       ; clk                              ;
;  e2[0]    ; clk                              ; 0.053  ; 0.053  ; Rise       ; clk                              ;
;  e2[1]    ; clk                              ; 0.857  ; 0.857  ; Rise       ; clk                              ;
;  e2[2]    ; clk                              ; 0.390  ; 0.390  ; Rise       ; clk                              ;
;  e2[3]    ; clk                              ; 0.031  ; 0.031  ; Rise       ; clk                              ;
; e3[*]     ; clk                              ; 0.150  ; 0.150  ; Rise       ; clk                              ;
;  e3[0]    ; clk                              ; -0.284 ; -0.284 ; Rise       ; clk                              ;
;  e3[1]    ; clk                              ; 0.150  ; 0.150  ; Rise       ; clk                              ;
; e4[*]     ; clk                              ; -2.229 ; -2.229 ; Rise       ; clk                              ;
;  e4[0]    ; clk                              ; -2.243 ; -2.243 ; Rise       ; clk                              ;
;  e4[1]    ; clk                              ; -2.239 ; -2.239 ; Rise       ; clk                              ;
;  e4[2]    ; clk                              ; -2.230 ; -2.230 ; Rise       ; clk                              ;
;  e4[3]    ; clk                              ; -2.375 ; -2.375 ; Rise       ; clk                              ;
;  e4[4]    ; clk                              ; -2.301 ; -2.301 ; Rise       ; clk                              ;
;  e4[5]    ; clk                              ; -2.260 ; -2.260 ; Rise       ; clk                              ;
;  e4[6]    ; clk                              ; -2.395 ; -2.395 ; Rise       ; clk                              ;
;  e4[7]    ; clk                              ; -2.229 ; -2.229 ; Rise       ; clk                              ;
; reset     ; clk                              ; -0.474 ; -0.474 ; Rise       ; clk                              ;
; reset     ; microc:microc_|registro:PC_|q[0] ; 0.497  ; 0.497  ; Rise       ; microc:microc_|registro:PC_|q[0] ;
; reset     ; microc:microc_|registro:PC_|q[0] ; 0.492  ; 0.492  ; Fall       ; microc:microc_|registro:PC_|q[0] ;
+-----------+----------------------------------+--------+--------+------------+----------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                 ;
+------------+----------------------------------+--------+--------+------------+----------------------------------------+
; Data Port  ; Clock Port                       ; Rise   ; Fall   ; Clock Edge ; Clock Reference                        ;
+------------+----------------------------------+--------+--------+------------+----------------------------------------+
; VGA_B[*]   ; VGA_CLOCK                        ; 12.099 ; 12.099 ; Rise       ; VGA1|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[0]  ; VGA_CLOCK                        ; 12.099 ; 12.099 ; Rise       ; VGA1|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[1]  ; VGA_CLOCK                        ; 11.761 ; 11.761 ; Rise       ; VGA1|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[2]  ; VGA_CLOCK                        ; 11.516 ; 11.516 ; Rise       ; VGA1|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[3]  ; VGA_CLOCK                        ; 11.476 ; 11.476 ; Rise       ; VGA1|mypll|altpll_component|pll|clk[0] ;
; VGA_G[*]   ; VGA_CLOCK                        ; 11.845 ; 11.845 ; Rise       ; VGA1|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[0]  ; VGA_CLOCK                        ; 11.296 ; 11.296 ; Rise       ; VGA1|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[1]  ; VGA_CLOCK                        ; 11.845 ; 11.845 ; Rise       ; VGA1|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[2]  ; VGA_CLOCK                        ; 11.291 ; 11.291 ; Rise       ; VGA1|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[3]  ; VGA_CLOCK                        ; 11.296 ; 11.296 ; Rise       ; VGA1|mypll|altpll_component|pll|clk[0] ;
; VGA_HS     ; VGA_CLOCK                        ; 7.063  ; 7.063  ; Rise       ; VGA1|mypll|altpll_component|pll|clk[0] ;
; VGA_R[*]   ; VGA_CLOCK                        ; 12.167 ; 12.167 ; Rise       ; VGA1|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[0]  ; VGA_CLOCK                        ; 11.923 ; 11.923 ; Rise       ; VGA1|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[1]  ; VGA_CLOCK                        ; 12.149 ; 12.149 ; Rise       ; VGA1|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[2]  ; VGA_CLOCK                        ; 12.167 ; 12.167 ; Rise       ; VGA1|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[3]  ; VGA_CLOCK                        ; 12.137 ; 12.137 ; Rise       ; VGA1|mypll|altpll_component|pll|clk[0] ;
; VGA_VS     ; VGA_CLOCK                        ; 7.338  ; 7.338  ; Rise       ; VGA1|mypll|altpll_component|pll|clk[0] ;
; opcode[*]  ; clk                              ; 14.727 ; 14.727 ; Rise       ; clk                                    ;
;  opcode[0] ; clk                              ; 13.763 ; 13.763 ; Rise       ; clk                                    ;
;  opcode[1] ; clk                              ; 13.996 ; 13.996 ; Rise       ; clk                                    ;
;  opcode[2] ; clk                              ; 13.868 ; 13.868 ; Rise       ; clk                                    ;
;  opcode[3] ; clk                              ; 14.727 ; 14.727 ; Rise       ; clk                                    ;
;  opcode[4] ; clk                              ; 12.348 ; 12.348 ; Rise       ; clk                                    ;
;  opcode[5] ; clk                              ; 13.060 ; 13.060 ; Rise       ; clk                                    ;
; z          ; clk                              ; 9.074  ; 9.074  ; Rise       ; clk                                    ;
; opcode[*]  ; microc:microc_|registro:PC_|q[0] ; 10.672 ; 10.637 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  opcode[0] ; microc:microc_|registro:PC_|q[0] ; 9.673  ; 9.653  ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  opcode[1] ; microc:microc_|registro:PC_|q[0] ; 10.672 ; 10.028 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  opcode[2] ; microc:microc_|registro:PC_|q[0] ; 10.457 ; 10.290 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  opcode[3] ; microc:microc_|registro:PC_|q[0] ; 10.531 ; 10.637 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  opcode[4] ; microc:microc_|registro:PC_|q[0] ; 8.937  ; 8.939  ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  opcode[5] ; microc:microc_|registro:PC_|q[0] ; 9.579  ; 9.736  ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
; s1[*]      ; microc:microc_|registro:PC_|q[0] ; 16.102 ; 16.102 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s1[0]     ; microc:microc_|registro:PC_|q[0] ; 15.869 ; 15.869 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s1[1]     ; microc:microc_|registro:PC_|q[0] ; 15.964 ; 15.964 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s1[2]     ; microc:microc_|registro:PC_|q[0] ; 15.935 ; 15.935 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s1[3]     ; microc:microc_|registro:PC_|q[0] ; 15.922 ; 15.922 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s1[4]     ; microc:microc_|registro:PC_|q[0] ; 15.884 ; 15.884 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s1[5]     ; microc:microc_|registro:PC_|q[0] ; 16.102 ; 16.102 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s1[6]     ; microc:microc_|registro:PC_|q[0] ; 15.978 ; 15.978 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s1[7]     ; microc:microc_|registro:PC_|q[0] ; 15.918 ; 15.918 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
; s2[*]      ; microc:microc_|registro:PC_|q[0] ; 16.549 ; 16.549 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s2[0]     ; microc:microc_|registro:PC_|q[0] ; 16.549 ; 16.549 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s2[1]     ; microc:microc_|registro:PC_|q[0] ; 15.857 ; 15.857 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s2[2]     ; microc:microc_|registro:PC_|q[0] ; 15.390 ; 15.390 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s2[3]     ; microc:microc_|registro:PC_|q[0] ; 15.761 ; 15.761 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s2[4]     ; microc:microc_|registro:PC_|q[0] ; 15.901 ; 15.901 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s2[5]     ; microc:microc_|registro:PC_|q[0] ; 15.871 ; 15.871 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s2[6]     ; microc:microc_|registro:PC_|q[0] ; 16.197 ; 16.197 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s2[7]     ; microc:microc_|registro:PC_|q[0] ; 15.716 ; 15.716 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
; s3[*]      ; microc:microc_|registro:PC_|q[0] ; 15.393 ; 15.393 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s3[0]     ; microc:microc_|registro:PC_|q[0] ; 15.103 ; 15.103 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s3[1]     ; microc:microc_|registro:PC_|q[0] ; 15.024 ; 15.024 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s3[2]     ; microc:microc_|registro:PC_|q[0] ; 14.653 ; 14.653 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s3[3]     ; microc:microc_|registro:PC_|q[0] ; 15.187 ; 15.187 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s3[4]     ; microc:microc_|registro:PC_|q[0] ; 15.393 ; 15.393 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s3[5]     ; microc:microc_|registro:PC_|q[0] ; 15.064 ; 15.064 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s3[6]     ; microc:microc_|registro:PC_|q[0] ; 14.808 ; 14.808 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s3[7]     ; microc:microc_|registro:PC_|q[0] ; 14.781 ; 14.781 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
; s4[*]      ; microc:microc_|registro:PC_|q[0] ; 15.263 ; 15.263 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s4[0]     ; microc:microc_|registro:PC_|q[0] ; 14.332 ; 14.332 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s4[1]     ; microc:microc_|registro:PC_|q[0] ; 15.252 ; 15.252 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s4[2]     ; microc:microc_|registro:PC_|q[0] ; 15.263 ; 15.263 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s4[3]     ; microc:microc_|registro:PC_|q[0] ; 15.033 ; 15.033 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s4[4]     ; microc:microc_|registro:PC_|q[0] ; 15.053 ; 15.053 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s4[5]     ; microc:microc_|registro:PC_|q[0] ; 15.106 ; 15.106 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s4[6]     ; microc:microc_|registro:PC_|q[0] ; 14.716 ; 14.716 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s4[7]     ; microc:microc_|registro:PC_|q[0] ; 14.624 ; 14.624 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
; opcode[*]  ; microc:microc_|registro:PC_|q[0] ; 10.637 ; 10.672 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  opcode[0] ; microc:microc_|registro:PC_|q[0] ; 9.653  ; 9.673  ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  opcode[1] ; microc:microc_|registro:PC_|q[0] ; 10.028 ; 10.672 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  opcode[2] ; microc:microc_|registro:PC_|q[0] ; 10.290 ; 10.457 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  opcode[3] ; microc:microc_|registro:PC_|q[0] ; 10.637 ; 10.531 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  opcode[4] ; microc:microc_|registro:PC_|q[0] ; 8.939  ; 8.937  ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  opcode[5] ; microc:microc_|registro:PC_|q[0] ; 9.736  ; 9.579  ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
; s1[*]      ; microc:microc_|registro:PC_|q[0] ; 16.331 ; 16.331 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s1[0]     ; microc:microc_|registro:PC_|q[0] ; 16.098 ; 16.098 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s1[1]     ; microc:microc_|registro:PC_|q[0] ; 16.193 ; 16.193 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s1[2]     ; microc:microc_|registro:PC_|q[0] ; 16.164 ; 16.164 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s1[3]     ; microc:microc_|registro:PC_|q[0] ; 16.151 ; 16.151 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s1[4]     ; microc:microc_|registro:PC_|q[0] ; 16.113 ; 16.113 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s1[5]     ; microc:microc_|registro:PC_|q[0] ; 16.331 ; 16.331 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s1[6]     ; microc:microc_|registro:PC_|q[0] ; 16.207 ; 16.207 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s1[7]     ; microc:microc_|registro:PC_|q[0] ; 16.147 ; 16.147 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
; s2[*]      ; microc:microc_|registro:PC_|q[0] ; 16.778 ; 16.778 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s2[0]     ; microc:microc_|registro:PC_|q[0] ; 16.778 ; 16.778 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s2[1]     ; microc:microc_|registro:PC_|q[0] ; 16.086 ; 16.086 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s2[2]     ; microc:microc_|registro:PC_|q[0] ; 15.619 ; 15.619 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s2[3]     ; microc:microc_|registro:PC_|q[0] ; 15.990 ; 15.990 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s2[4]     ; microc:microc_|registro:PC_|q[0] ; 16.130 ; 16.130 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s2[5]     ; microc:microc_|registro:PC_|q[0] ; 16.100 ; 16.100 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s2[6]     ; microc:microc_|registro:PC_|q[0] ; 16.426 ; 16.426 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s2[7]     ; microc:microc_|registro:PC_|q[0] ; 15.945 ; 15.945 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
; s3[*]      ; microc:microc_|registro:PC_|q[0] ; 15.622 ; 15.622 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s3[0]     ; microc:microc_|registro:PC_|q[0] ; 15.332 ; 15.332 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s3[1]     ; microc:microc_|registro:PC_|q[0] ; 15.253 ; 15.253 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s3[2]     ; microc:microc_|registro:PC_|q[0] ; 14.882 ; 14.882 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s3[3]     ; microc:microc_|registro:PC_|q[0] ; 15.416 ; 15.416 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s3[4]     ; microc:microc_|registro:PC_|q[0] ; 15.622 ; 15.622 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s3[5]     ; microc:microc_|registro:PC_|q[0] ; 15.293 ; 15.293 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s3[6]     ; microc:microc_|registro:PC_|q[0] ; 15.037 ; 15.037 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s3[7]     ; microc:microc_|registro:PC_|q[0] ; 15.010 ; 15.010 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
; s4[*]      ; microc:microc_|registro:PC_|q[0] ; 15.492 ; 15.492 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s4[0]     ; microc:microc_|registro:PC_|q[0] ; 14.561 ; 14.561 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s4[1]     ; microc:microc_|registro:PC_|q[0] ; 15.481 ; 15.481 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s4[2]     ; microc:microc_|registro:PC_|q[0] ; 15.492 ; 15.492 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s4[3]     ; microc:microc_|registro:PC_|q[0] ; 15.262 ; 15.262 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s4[4]     ; microc:microc_|registro:PC_|q[0] ; 15.282 ; 15.282 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s4[5]     ; microc:microc_|registro:PC_|q[0] ; 15.335 ; 15.335 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s4[6]     ; microc:microc_|registro:PC_|q[0] ; 14.945 ; 14.945 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s4[7]     ; microc:microc_|registro:PC_|q[0] ; 14.853 ; 14.853 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
+------------+----------------------------------+--------+--------+------------+----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                       ;
+------------+----------------------------------+-------+-------+------------+----------------------------------------+
; Data Port  ; Clock Port                       ; Rise  ; Fall  ; Clock Edge ; Clock Reference                        ;
+------------+----------------------------------+-------+-------+------------+----------------------------------------+
; VGA_B[*]   ; VGA_CLOCK                        ; 2.743 ; 2.743 ; Rise       ; VGA1|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[0]  ; VGA_CLOCK                        ; 2.995 ; 2.995 ; Rise       ; VGA1|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[1]  ; VGA_CLOCK                        ; 2.855 ; 2.855 ; Rise       ; VGA1|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[2]  ; VGA_CLOCK                        ; 2.783 ; 2.783 ; Rise       ; VGA1|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[3]  ; VGA_CLOCK                        ; 2.743 ; 2.743 ; Rise       ; VGA1|mypll|altpll_component|pll|clk[0] ;
; VGA_G[*]   ; VGA_CLOCK                        ; 2.923 ; 2.923 ; Rise       ; VGA1|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[0]  ; VGA_CLOCK                        ; 2.929 ; 2.929 ; Rise       ; VGA1|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[1]  ; VGA_CLOCK                        ; 3.118 ; 3.118 ; Rise       ; VGA1|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[2]  ; VGA_CLOCK                        ; 2.923 ; 2.923 ; Rise       ; VGA1|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[3]  ; VGA_CLOCK                        ; 2.929 ; 2.929 ; Rise       ; VGA1|mypll|altpll_component|pll|clk[0] ;
; VGA_HS     ; VGA_CLOCK                        ; 2.892 ; 2.892 ; Rise       ; VGA1|mypll|altpll_component|pll|clk[0] ;
; VGA_R[*]   ; VGA_CLOCK                        ; 3.096 ; 3.096 ; Rise       ; VGA1|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[0]  ; VGA_CLOCK                        ; 3.096 ; 3.096 ; Rise       ; VGA1|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[1]  ; VGA_CLOCK                        ; 3.165 ; 3.165 ; Rise       ; VGA1|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[2]  ; VGA_CLOCK                        ; 3.183 ; 3.183 ; Rise       ; VGA1|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[3]  ; VGA_CLOCK                        ; 3.153 ; 3.153 ; Rise       ; VGA1|mypll|altpll_component|pll|clk[0] ;
; VGA_VS     ; VGA_CLOCK                        ; 2.985 ; 2.985 ; Rise       ; VGA1|mypll|altpll_component|pll|clk[0] ;
; opcode[*]  ; clk                              ; 4.653 ; 4.653 ; Rise       ; clk                                    ;
;  opcode[0] ; clk                              ; 4.653 ; 4.653 ; Rise       ; clk                                    ;
;  opcode[1] ; clk                              ; 4.746 ; 4.746 ; Rise       ; clk                                    ;
;  opcode[2] ; clk                              ; 4.964 ; 4.964 ; Rise       ; clk                                    ;
;  opcode[3] ; clk                              ; 4.849 ; 4.849 ; Rise       ; clk                                    ;
;  opcode[4] ; clk                              ; 5.003 ; 5.003 ; Rise       ; clk                                    ;
;  opcode[5] ; clk                              ; 4.972 ; 4.972 ; Rise       ; clk                                    ;
; z          ; clk                              ; 4.209 ; 4.209 ; Rise       ; clk                                    ;
; opcode[*]  ; microc:microc_|registro:PC_|q[0] ; 3.423 ; 3.450 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  opcode[0] ; microc:microc_|registro:PC_|q[0] ; 3.938 ; 3.879 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  opcode[1] ; microc:microc_|registro:PC_|q[0] ; 4.379 ; 3.881 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  opcode[2] ; microc:microc_|registro:PC_|q[0] ; 4.309 ; 3.944 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  opcode[3] ; microc:microc_|registro:PC_|q[0] ; 3.971 ; 4.252 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  opcode[4] ; microc:microc_|registro:PC_|q[0] ; 3.423 ; 3.763 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  opcode[5] ; microc:microc_|registro:PC_|q[0] ; 3.864 ; 3.450 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
; s1[*]      ; microc:microc_|registro:PC_|q[0] ; 5.021 ; 5.021 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s1[0]     ; microc:microc_|registro:PC_|q[0] ; 5.021 ; 5.021 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s1[1]     ; microc:microc_|registro:PC_|q[0] ; 5.077 ; 5.077 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s1[2]     ; microc:microc_|registro:PC_|q[0] ; 5.057 ; 5.057 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s1[3]     ; microc:microc_|registro:PC_|q[0] ; 5.053 ; 5.053 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s1[4]     ; microc:microc_|registro:PC_|q[0] ; 5.039 ; 5.039 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s1[5]     ; microc:microc_|registro:PC_|q[0] ; 5.159 ; 5.159 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s1[6]     ; microc:microc_|registro:PC_|q[0] ; 5.096 ; 5.096 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s1[7]     ; microc:microc_|registro:PC_|q[0] ; 5.058 ; 5.058 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
; s2[*]      ; microc:microc_|registro:PC_|q[0] ; 4.838 ; 4.838 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s2[0]     ; microc:microc_|registro:PC_|q[0] ; 5.295 ; 5.295 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s2[1]     ; microc:microc_|registro:PC_|q[0] ; 5.000 ; 5.000 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s2[2]     ; microc:microc_|registro:PC_|q[0] ; 4.838 ; 4.838 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s2[3]     ; microc:microc_|registro:PC_|q[0] ; 4.993 ; 4.993 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s2[4]     ; microc:microc_|registro:PC_|q[0] ; 5.043 ; 5.043 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s2[5]     ; microc:microc_|registro:PC_|q[0] ; 5.029 ; 5.029 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s2[6]     ; microc:microc_|registro:PC_|q[0] ; 5.188 ; 5.188 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s2[7]     ; microc:microc_|registro:PC_|q[0] ; 4.949 ; 4.949 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
; s3[*]      ; microc:microc_|registro:PC_|q[0] ; 4.498 ; 4.498 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s3[0]     ; microc:microc_|registro:PC_|q[0] ; 4.747 ; 4.747 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s3[1]     ; microc:microc_|registro:PC_|q[0] ; 4.702 ; 4.702 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s3[2]     ; microc:microc_|registro:PC_|q[0] ; 4.498 ; 4.498 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s3[3]     ; microc:microc_|registro:PC_|q[0] ; 4.700 ; 4.700 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s3[4]     ; microc:microc_|registro:PC_|q[0] ; 4.853 ; 4.853 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s3[5]     ; microc:microc_|registro:PC_|q[0] ; 4.735 ; 4.735 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s3[6]     ; microc:microc_|registro:PC_|q[0] ; 4.544 ; 4.544 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s3[7]     ; microc:microc_|registro:PC_|q[0] ; 4.531 ; 4.531 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
; s4[*]      ; microc:microc_|registro:PC_|q[0] ; 4.471 ; 4.471 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s4[0]     ; microc:microc_|registro:PC_|q[0] ; 4.471 ; 4.471 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s4[1]     ; microc:microc_|registro:PC_|q[0] ; 4.876 ; 4.876 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s4[2]     ; microc:microc_|registro:PC_|q[0] ; 4.920 ; 4.920 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s4[3]     ; microc:microc_|registro:PC_|q[0] ; 4.758 ; 4.758 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s4[4]     ; microc:microc_|registro:PC_|q[0] ; 4.764 ; 4.764 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s4[5]     ; microc:microc_|registro:PC_|q[0] ; 4.912 ; 4.912 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s4[6]     ; microc:microc_|registro:PC_|q[0] ; 4.627 ; 4.627 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
;  s4[7]     ; microc:microc_|registro:PC_|q[0] ; 4.591 ; 4.591 ; Rise       ; microc:microc_|registro:PC_|q[0]       ;
; opcode[*]  ; microc:microc_|registro:PC_|q[0] ; 3.450 ; 3.423 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  opcode[0] ; microc:microc_|registro:PC_|q[0] ; 3.879 ; 3.938 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  opcode[1] ; microc:microc_|registro:PC_|q[0] ; 3.881 ; 4.379 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  opcode[2] ; microc:microc_|registro:PC_|q[0] ; 3.944 ; 4.309 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  opcode[3] ; microc:microc_|registro:PC_|q[0] ; 4.252 ; 3.971 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  opcode[4] ; microc:microc_|registro:PC_|q[0] ; 3.763 ; 3.423 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  opcode[5] ; microc:microc_|registro:PC_|q[0] ; 3.450 ; 3.864 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
; s1[*]      ; microc:microc_|registro:PC_|q[0] ; 5.115 ; 5.115 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s1[0]     ; microc:microc_|registro:PC_|q[0] ; 5.115 ; 5.115 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s1[1]     ; microc:microc_|registro:PC_|q[0] ; 5.171 ; 5.171 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s1[2]     ; microc:microc_|registro:PC_|q[0] ; 5.151 ; 5.151 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s1[3]     ; microc:microc_|registro:PC_|q[0] ; 5.147 ; 5.147 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s1[4]     ; microc:microc_|registro:PC_|q[0] ; 5.133 ; 5.133 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s1[5]     ; microc:microc_|registro:PC_|q[0] ; 5.253 ; 5.253 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s1[6]     ; microc:microc_|registro:PC_|q[0] ; 5.190 ; 5.190 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s1[7]     ; microc:microc_|registro:PC_|q[0] ; 5.152 ; 5.152 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
; s2[*]      ; microc:microc_|registro:PC_|q[0] ; 4.744 ; 4.744 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s2[0]     ; microc:microc_|registro:PC_|q[0] ; 5.201 ; 5.201 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s2[1]     ; microc:microc_|registro:PC_|q[0] ; 4.906 ; 4.906 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s2[2]     ; microc:microc_|registro:PC_|q[0] ; 4.744 ; 4.744 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s2[3]     ; microc:microc_|registro:PC_|q[0] ; 4.899 ; 4.899 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s2[4]     ; microc:microc_|registro:PC_|q[0] ; 4.949 ; 4.949 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s2[5]     ; microc:microc_|registro:PC_|q[0] ; 4.935 ; 4.935 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s2[6]     ; microc:microc_|registro:PC_|q[0] ; 5.094 ; 5.094 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s2[7]     ; microc:microc_|registro:PC_|q[0] ; 4.855 ; 4.855 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
; s3[*]      ; microc:microc_|registro:PC_|q[0] ; 4.592 ; 4.592 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s3[0]     ; microc:microc_|registro:PC_|q[0] ; 4.841 ; 4.841 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s3[1]     ; microc:microc_|registro:PC_|q[0] ; 4.796 ; 4.796 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s3[2]     ; microc:microc_|registro:PC_|q[0] ; 4.592 ; 4.592 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s3[3]     ; microc:microc_|registro:PC_|q[0] ; 4.794 ; 4.794 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s3[4]     ; microc:microc_|registro:PC_|q[0] ; 4.947 ; 4.947 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s3[5]     ; microc:microc_|registro:PC_|q[0] ; 4.829 ; 4.829 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s3[6]     ; microc:microc_|registro:PC_|q[0] ; 4.638 ; 4.638 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s3[7]     ; microc:microc_|registro:PC_|q[0] ; 4.625 ; 4.625 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
; s4[*]      ; microc:microc_|registro:PC_|q[0] ; 4.377 ; 4.377 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s4[0]     ; microc:microc_|registro:PC_|q[0] ; 4.377 ; 4.377 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s4[1]     ; microc:microc_|registro:PC_|q[0] ; 4.782 ; 4.782 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s4[2]     ; microc:microc_|registro:PC_|q[0] ; 4.826 ; 4.826 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s4[3]     ; microc:microc_|registro:PC_|q[0] ; 4.664 ; 4.664 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s4[4]     ; microc:microc_|registro:PC_|q[0] ; 4.670 ; 4.670 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s4[5]     ; microc:microc_|registro:PC_|q[0] ; 4.818 ; 4.818 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s4[6]     ; microc:microc_|registro:PC_|q[0] ; 4.533 ; 4.533 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
;  s4[7]     ; microc:microc_|registro:PC_|q[0] ; 4.497 ; 4.497 ; Fall       ; microc:microc_|registro:PC_|q[0]       ;
+------------+----------------------------------+-------+-------+------------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                             ;
+----------------------------------------+----------------------------------------+----------+----------+----------+----------+
; From Clock                             ; To Clock                               ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------+----------------------------------------+----------+----------+----------+----------+
; clk                                    ; clk                                    ; 875532   ; 0        ; 0        ; 0        ;
; microc:microc_|registro:PC_|q[0]       ; clk                                    ; 195646   ; 195646   ; 0        ; 0        ;
; reset                                  ; clk                                    ; 645      ; 635      ; 0        ; 0        ;
; clk                                    ; microc:microc_|registro:PC_|q[0]       ; 26242    ; 0        ; 26242    ; 0        ;
; microc:microc_|registro:PC_|q[0]       ; microc:microc_|registro:PC_|q[0]       ; 6396     ; 6396     ; 6396     ; 6396     ;
; reset                                  ; microc:microc_|registro:PC_|q[0]       ; 64       ; 64       ; 64       ; 64       ;
; clk                                    ; reset                                  ; 45       ; 0        ; 0        ; 0        ;
; microc:microc_|registro:PC_|q[0]       ; reset                                  ; 10       ; 10       ; 0        ; 0        ;
; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 33639    ; 0        ; 0        ; 0        ;
; VGA_CLOCK                              ; VGA_CLOCK                              ; 15       ; 0        ; 0        ; 0        ;
+----------------------------------------+----------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                              ;
+----------------------------------------+----------------------------------------+----------+----------+----------+----------+
; From Clock                             ; To Clock                               ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------+----------------------------------------+----------+----------+----------+----------+
; clk                                    ; clk                                    ; 875532   ; 0        ; 0        ; 0        ;
; microc:microc_|registro:PC_|q[0]       ; clk                                    ; 195646   ; 195646   ; 0        ; 0        ;
; reset                                  ; clk                                    ; 645      ; 635      ; 0        ; 0        ;
; clk                                    ; microc:microc_|registro:PC_|q[0]       ; 26242    ; 0        ; 26242    ; 0        ;
; microc:microc_|registro:PC_|q[0]       ; microc:microc_|registro:PC_|q[0]       ; 6396     ; 6396     ; 6396     ; 6396     ;
; reset                                  ; microc:microc_|registro:PC_|q[0]       ; 64       ; 64       ; 64       ; 64       ;
; clk                                    ; reset                                  ; 45       ; 0        ; 0        ; 0        ;
; microc:microc_|registro:PC_|q[0]       ; reset                                  ; 10       ; 10       ; 0        ; 0        ;
; VGA1|mypll|altpll_component|pll|clk[0] ; VGA1|mypll|altpll_component|pll|clk[0] ; 33639    ; 0        ; 0        ; 0        ;
; VGA_CLOCK                              ; VGA_CLOCK                              ; 15       ; 0        ; 0        ; 0        ;
+----------------------------------------+----------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                              ;
+------------+----------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                               ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------------------------------------+----------+----------+----------+----------+
; reset      ; clk                                    ; 11       ; 11       ; 0        ; 0        ;
; reset      ; microc:microc_|registro:PC_|q[0]       ; 84       ; 84       ; 84       ; 84       ;
; reset      ; reset                                  ; 10       ; 10       ; 0        ; 0        ;
; reset      ; VGA1|mypll|altpll_component|pll|clk[0] ; 20       ; 20       ; 0        ; 0        ;
+------------+----------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                               ;
+------------+----------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                               ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------------------------------------+----------+----------+----------+----------+
; reset      ; clk                                    ; 11       ; 11       ; 0        ; 0        ;
; reset      ; microc:microc_|registro:PC_|q[0]       ; 84       ; 84       ; 84       ; 84       ;
; reset      ; reset                                  ; 10       ; 10       ; 0        ; 0        ;
; reset      ; VGA1|mypll|altpll_component|pll|clk[0] ; 20       ; 20       ; 0        ; 0        ;
+------------+----------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 18    ; 18   ;
; Unconstrained Input Port Paths  ; 288   ; 288  ;
; Unconstrained Output Ports      ; 53    ; 53   ;
; Unconstrained Output Port Paths ; 359   ; 359  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon Jun 29 19:07:36 2015
Info: Command: quartus_sta scpu -c scpu
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 64 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'scpu.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name VGA_CLOCK VGA_CLOCK
    Info (332110): create_generated_clock -source {VGA1|mypll|altpll_component|pll|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {VGA1|mypll|altpll_component|pll|clk[0]} {VGA1|mypll|altpll_component|pll|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
    Info (332105): create_clock -period 1.000 -name reset reset
    Info (332105): create_clock -period 1.000 -name microc:microc_|registro:PC_|q[0] microc:microc_|registro:PC_|q[0]
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: microc_|memoria_|mem~67  from: datad  to: combout
    Info (332098): Cell: microc_|memoria_|mem~68  from: datab  to: combout
    Info (332098): Cell: uc_|WideOr5~0  from: dataa  to: combout
    Info (332098): Cell: uc_|WideOr5~0  from: datac  to: combout
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -12.864
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -12.864     -1679.766 clk 
    Info (332119):    -7.135      -298.852 microc:microc_|registro:PC_|q[0] 
    Info (332119):     1.806         0.000 reset 
    Info (332119):    16.922         0.000 VGA_CLOCK 
    Info (332119):    30.168         0.000 VGA1|mypll|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is -8.074
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -8.074      -230.478 microc:microc_|registro:PC_|q[0] 
    Info (332119):    -5.932       -51.473 reset 
    Info (332119):    -0.721        -2.293 clk 
    Info (332119):     0.445         0.000 VGA1|mypll|altpll_component|pll|clk[0] 
    Info (332119):     2.788         0.000 VGA_CLOCK 
Info (332146): Worst-case recovery slack is -2.196
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.196       -39.960 VGA1|mypll|altpll_component|pll|clk[0] 
    Info (332119):    -0.386        -0.386 microc:microc_|registro:PC_|q[0] 
    Info (332119):    -0.019        -0.038 clk 
    Info (332119):     4.350         0.000 reset 
Info (332146): Worst-case removal slack is -7.173
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -7.173      -285.350 microc:microc_|registro:PC_|q[0] 
    Info (332119):    -4.124       -41.214 reset 
    Info (332119):    -0.009        -0.009 clk 
    Info (332119):     2.184         0.000 VGA1|mypll|altpll_component|pll|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -4.910
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.910     -1665.086 microc:microc_|registro:PC_|q[0] 
    Info (332119):    -1.469      -171.327 clk 
    Info (332119):    -1.469       -13.689 reset 
    Info (332119):     7.436         0.000 VGA_CLOCK 
    Info (332119):    17.436         0.000 VGA1|mypll|altpll_component|pll|clk[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: microc_|memoria_|mem~67  from: datad  to: combout
    Info (332098): Cell: microc_|memoria_|mem~68  from: datab  to: combout
    Info (332098): Cell: uc_|WideOr5~0  from: dataa  to: combout
    Info (332098): Cell: uc_|WideOr5~0  from: datac  to: combout
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -4.257
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.257      -539.995 clk 
    Info (332119):    -2.253       -84.073 microc:microc_|registro:PC_|q[0] 
    Info (332119):     1.797         0.000 reset 
    Info (332119):    17.543         0.000 VGA_CLOCK 
    Info (332119):    36.183         0.000 VGA1|mypll|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is -3.744
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.744      -112.134 microc:microc_|registro:PC_|q[0] 
    Info (332119):    -3.190       -29.070 reset 
    Info (332119):    -0.696       -15.259 clk 
    Info (332119):     0.215         0.000 VGA1|mypll|altpll_component|pll|clk[0] 
    Info (332119):     2.318         0.000 VGA_CLOCK 
Info (332146): Worst-case recovery slack is -1.143
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.143       -21.405 VGA1|mypll|altpll_component|pll|clk[0] 
    Info (332119):     0.291         0.000 clk 
    Info (332119):     0.498         0.000 microc:microc_|registro:PC_|q[0] 
    Info (332119):     2.495         0.000 reset 
Info (332146): Worst-case removal slack is -2.965
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.965      -115.384 microc:microc_|registro:PC_|q[0] 
    Info (332119):    -2.130       -21.285 reset 
    Info (332119):    -0.013        -0.013 clk 
    Info (332119):     1.426         0.000 VGA1|mypll|altpll_component|pll|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -1.504
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.504      -495.240 microc:microc_|registro:PC_|q[0] 
    Info (332119):    -1.222      -140.222 clk 
    Info (332119):    -1.222       -11.222 reset 
    Info (332119):     7.620         0.000 VGA_CLOCK 
    Info (332119):    17.873         0.000 VGA1|mypll|altpll_component|pll|clk[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 290 megabytes
    Info: Processing ended: Mon Jun 29 19:07:40 2015
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:03


