// Seed: 2986692906
module module_0 (
    output tri id_0,
    output supply0 id_1,
    input tri id_2
);
endmodule
module module_1 #(
    parameter id_18 = 32'd4,
    parameter id_22 = 32'd89
) (
    input supply0 id_0,
    input wire id_1,
    input uwire id_2,
    input wire id_3,
    input wire id_4,
    input supply1 id_5,
    output logic id_6,
    input tri1 id_7,
    input wand id_8,
    output wire id_9
);
  always @(posedge -1 or "") begin : LABEL_0
    id_6 = 1;
  end
  logic id_11;
  logic [7:0] id_12, id_13, id_14, id_15, id_16, id_17, _id_18, id_19, id_20, id_21;
  module_0 modCall_1 (
      id_9,
      id_9,
      id_5
  );
  assign modCall_1.id_1 = 0;
  wire _id_22;
  ;
  wire id_23;
  assign id_13[1 : id_22] = id_4;
  assign id_21 = id_14[id_18-1 : id_22];
  wire [-1 : -1] id_24;
  assign id_21 = id_3;
endmodule
