/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [10:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [6:0] celloutsig_0_13z;
  wire [12:0] celloutsig_0_15z;
  wire [3:0] celloutsig_0_1z;
  wire [13:0] celloutsig_0_21z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_2z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [11:0] celloutsig_0_6z;
  wire [2:0] celloutsig_0_7z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire [13:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_1z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [11:0] celloutsig_1_5z;
  wire [2:0] celloutsig_1_6z;
  wire [5:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_11z = !(celloutsig_0_2z ? celloutsig_0_7z[0] : celloutsig_0_6z[8]);
  assign celloutsig_1_3z = ~celloutsig_1_11z;
  assign celloutsig_1_13z = celloutsig_1_8z | ~(celloutsig_1_7z[4]);
  assign celloutsig_1_14z = in_data[103] | ~(celloutsig_1_4z);
  assign celloutsig_1_16z = celloutsig_1_1z | ~(celloutsig_1_4z);
  assign celloutsig_0_4z = celloutsig_0_0z | ~(celloutsig_0_2z);
  assign celloutsig_1_9z = celloutsig_1_6z[2] ^ celloutsig_1_11z;
  reg [10:0] _09_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _09_ <= 11'h000;
    else _09_ <= { celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_2z };
  assign { _01_[10:6], _00_, _01_[4:0] } = _09_;
  reg [19:0] _10_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _10_ <= 20'h00000;
    else _10_ <= { celloutsig_1_5z[7:2], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_13z, celloutsig_1_10z, celloutsig_1_18z, celloutsig_1_18z, celloutsig_1_0z, celloutsig_1_14z, celloutsig_1_16z, celloutsig_1_12z, celloutsig_1_11z, celloutsig_1_3z, celloutsig_1_16z, celloutsig_1_8z };
  assign out_data[115:96] = _10_;
  assign celloutsig_0_13z = in_data[46:40] / { 1'h1, _01_[7:6], _00_, _01_[4:2] };
  assign celloutsig_0_15z = { in_data[65:54], celloutsig_0_9z } / { 1'h1, celloutsig_0_6z[10:0], celloutsig_0_0z };
  assign celloutsig_1_4z = { in_data[148:142], celloutsig_1_11z } == { in_data[99], celloutsig_1_3z, celloutsig_1_11z, celloutsig_1_11z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_11z, celloutsig_1_0z };
  assign celloutsig_0_0z = in_data[29:20] >= in_data[82:73];
  assign celloutsig_1_8z = { celloutsig_1_5z[5:0], celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_4z } >= { in_data[106], celloutsig_1_11z, celloutsig_1_7z, celloutsig_1_4z };
  assign celloutsig_1_10z = celloutsig_1_5z[9:2] >= { celloutsig_1_5z[9:7], celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_8z };
  assign celloutsig_0_24z = { _01_[7:6], _00_, _01_[4:2] } >= in_data[62:57];
  assign celloutsig_1_1z = in_data[135:129] >= in_data[104:98];
  assign celloutsig_1_0z = in_data[157:150] <= in_data[108:101];
  assign celloutsig_0_10z = ! { _01_[10:6], _00_, _01_[4:0], _01_[10:6], _00_, _01_[4:0], celloutsig_0_0z };
  assign celloutsig_0_25z = { celloutsig_0_7z[2:1], celloutsig_0_2z, celloutsig_0_0z } || { celloutsig_0_21z[8], celloutsig_0_7z };
  assign celloutsig_0_2z = in_data[10] & ~(celloutsig_0_1z[2]);
  assign celloutsig_1_7z = { celloutsig_1_5z[6:2], celloutsig_1_11z } % { 1'h1, celloutsig_1_5z[0], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_1z };
  assign celloutsig_1_17z = { celloutsig_1_11z, celloutsig_1_5z, celloutsig_1_10z } % { 1'h1, celloutsig_1_5z[7], celloutsig_1_12z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_11z };
  assign celloutsig_0_6z = { celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_5z } % { 1'h1, in_data[48:39], in_data[0] };
  assign celloutsig_1_6z = celloutsig_1_5z[10:8] % { 1'h1, celloutsig_1_0z, celloutsig_1_11z };
  assign celloutsig_0_9z = { celloutsig_0_1z[0], celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_2z } != { celloutsig_0_7z, celloutsig_0_1z };
  assign celloutsig_1_12z = { celloutsig_1_7z[4:1], celloutsig_1_11z, celloutsig_1_3z, celloutsig_1_9z, celloutsig_1_10z, celloutsig_1_11z, celloutsig_1_8z } !== celloutsig_1_5z[10:1];
  assign celloutsig_0_1z = in_data[3:0] | { in_data[56], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_18z = | { celloutsig_1_17z[10:0], celloutsig_1_14z, celloutsig_1_4z };
  assign celloutsig_0_5z = | { _01_[7:6], _00_, _01_[4:1], celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_11z = | in_data[189:182];
  assign celloutsig_0_21z = { celloutsig_0_15z[10], celloutsig_0_11z, _01_[10:6], _00_, _01_[4:0], celloutsig_0_10z } >> { celloutsig_0_13z[2:1], _01_[10:6], _00_, _01_[4:0], celloutsig_0_9z };
  assign celloutsig_0_7z = { celloutsig_0_1z[1:0], celloutsig_0_2z } - _01_[8:6];
  assign celloutsig_1_5z = { in_data[178:173], celloutsig_1_11z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_3z } - { in_data[156:149], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_1z };
  assign _01_[5] = _00_;
  assign { out_data[128], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_0_24z, celloutsig_0_25z };
endmodule
