#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1d60210 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1d603a0 .scope module, "tb" "tb" 3 51;
 .timescale -12 -12;
L_0x1d66910 .functor NOT 1, L_0x1d91760, C4<0>, C4<0>, C4<0>;
L_0x1d91470 .functor XOR 2, L_0x1d911f0, L_0x1d913d0, C4<00>, C4<00>;
L_0x1d91650 .functor XOR 2, L_0x1d91470, L_0x1d91580, C4<00>, C4<00>;
v0x1d8ff90_0 .net *"_ivl_10", 1 0, L_0x1d91580;  1 drivers
v0x1d90090_0 .net *"_ivl_12", 1 0, L_0x1d91650;  1 drivers
v0x1d90170_0 .net *"_ivl_2", 1 0, L_0x1d91130;  1 drivers
v0x1d90230_0 .net *"_ivl_4", 1 0, L_0x1d911f0;  1 drivers
v0x1d90310_0 .net *"_ivl_6", 1 0, L_0x1d913d0;  1 drivers
v0x1d90440_0 .net *"_ivl_8", 1 0, L_0x1d91470;  1 drivers
v0x1d90520_0 .var "clk", 0 0;
v0x1d905c0_0 .net "motor_dut", 0 0, v0x1d8f990_0;  1 drivers
v0x1d90690_0 .net "motor_ref", 0 0, L_0x1d910a0;  1 drivers
v0x1d907f0_0 .net "ring", 0 0, v0x1d8f330_0;  1 drivers
v0x1d90890_0 .net "ringer_dut", 0 0, v0x1d8fb80_0;  1 drivers
v0x1d90960_0 .net "ringer_ref", 0 0, L_0x1d90f80;  1 drivers
v0x1d90a30_0 .var/2u "stats1", 223 0;
v0x1d90ad0_0 .var/2u "strobe", 0 0;
v0x1d90b70_0 .net "tb_match", 0 0, L_0x1d91760;  1 drivers
v0x1d90c10_0 .net "tb_mismatch", 0 0, L_0x1d66910;  1 drivers
v0x1d90cb0_0 .net "vibrate_mode", 0 0, v0x1d8f3f0_0;  1 drivers
v0x1d90d50_0 .net "wavedrom_enable", 0 0, v0x1d8f4c0_0;  1 drivers
v0x1d90e20_0 .net "wavedrom_title", 511 0, v0x1d8f560_0;  1 drivers
E_0x1d619e0/0 .event negedge, v0x1d8f270_0;
E_0x1d619e0/1 .event posedge, v0x1d8f270_0;
E_0x1d619e0 .event/or E_0x1d619e0/0, E_0x1d619e0/1;
L_0x1d91130 .concat [ 1 1 0 0], L_0x1d910a0, L_0x1d90f80;
L_0x1d911f0 .concat [ 1 1 0 0], L_0x1d910a0, L_0x1d90f80;
L_0x1d913d0 .concat [ 1 1 0 0], v0x1d8f990_0, v0x1d8fb80_0;
L_0x1d91580 .concat [ 1 1 0 0], L_0x1d910a0, L_0x1d90f80;
L_0x1d91760 .cmp/eeq 2, L_0x1d91130, L_0x1d91650;
S_0x1d5ba20 .scope module, "good1" "reference_module" 3 96, 3 4 0, S_0x1d603a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "ring";
    .port_info 1 /INPUT 1 "vibrate_mode";
    .port_info 2 /OUTPUT 1 "ringer";
    .port_info 3 /OUTPUT 1 "motor";
L_0x1d58040 .functor NOT 1, v0x1d8f3f0_0, C4<0>, C4<0>, C4<0>;
L_0x1d90f80 .functor AND 1, v0x1d8f330_0, L_0x1d58040, C4<1>, C4<1>;
L_0x1d910a0 .functor AND 1, v0x1d8f330_0, v0x1d8f3f0_0, C4<1>, C4<1>;
v0x1d686b0_0 .net *"_ivl_0", 0 0, L_0x1d58040;  1 drivers
v0x1d8e4e0_0 .net "motor", 0 0, L_0x1d910a0;  alias, 1 drivers
v0x1d8e5a0_0 .net "ring", 0 0, v0x1d8f330_0;  alias, 1 drivers
v0x1d8e640_0 .net "ringer", 0 0, L_0x1d90f80;  alias, 1 drivers
v0x1d8e700_0 .net "vibrate_mode", 0 0, v0x1d8f3f0_0;  alias, 1 drivers
S_0x1d8e890 .scope module, "stim1" "stimulus_gen" 3 91, 3 17 0, S_0x1d603a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "ring";
    .port_info 2 /OUTPUT 1 "vibrate_mode";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
v0x1d8f270_0 .net "clk", 0 0, v0x1d90520_0;  1 drivers
v0x1d8f330_0 .var "ring", 0 0;
v0x1d8f3f0_0 .var "vibrate_mode", 0 0;
v0x1d8f4c0_0 .var "wavedrom_enable", 0 0;
v0x1d8f560_0 .var "wavedrom_title", 511 0;
S_0x1d8ea90 .scope begin, "$unm_blk_4" "$unm_blk_4" 3 38, 3 38 0, S_0x1d8e890;
 .timescale -12 -12;
v0x1d8ecb0_0 .var/2s "count", 31 0;
E_0x1d61e80 .event posedge, v0x1d8f270_0;
S_0x1d8edb0 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1d8e890;
 .timescale -12 -12;
v0x1d8efb0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1d8f090 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1d8e890;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1d8f6d0 .scope module, "top_module1" "top_module" 3 102, 4 1 0, S_0x1d603a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ring";
    .port_info 1 /INPUT 1 "vibrate_mode";
    .port_info 2 /OUTPUT 1 "ringer";
    .port_info 3 /OUTPUT 1 "motor";
v0x1d8f990_0 .var "motor", 0 0;
v0x1d8fa70_0 .net "ring", 0 0, v0x1d8f330_0;  alias, 1 drivers
v0x1d8fb80_0 .var "ringer", 0 0;
v0x1d8fc20_0 .net "vibrate_mode", 0 0, v0x1d8f3f0_0;  alias, 1 drivers
E_0x1d61c30 .event anyedge, v0x1d8e700_0, v0x1d8e5a0_0;
S_0x1d8fd70 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 110, 3 110 0, S_0x1d603a0;
 .timescale -12 -12;
E_0x1d4c9f0 .event anyedge, v0x1d90ad0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1d90ad0_0;
    %nor/r;
    %assign/vec4 v0x1d90ad0_0, 0;
    %wait E_0x1d4c9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1d8e890;
T_3 ;
    %fork t_1, S_0x1d8ea90;
    %jmp t_0;
    .scope S_0x1d8ea90;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1d8ecb0_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x1d8f330_0, 0;
    %assign/vec4 v0x1d8f3f0_0, 0;
    %pushi/vec4 10, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1d61e80;
    %load/vec4 v0x1d8ecb0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x1d8ecb0_0, 0, 32;
    %pad/s 2;
    %split/vec4 1;
    %assign/vec4 v0x1d8f330_0, 0;
    %assign/vec4 v0x1d8f3f0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1d8f090;
    %join;
    %delay 1, 0;
    %vpi_call/w 3 46 "$finish" {0 0 0};
    %end;
    .scope S_0x1d8e890;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x1d8f6d0;
T_4 ;
    %wait E_0x1d61c30;
    %load/vec4 v0x1d8fc20_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1d8fb80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1d8f990_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1d8fb80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1d8f990_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x1d603a0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d90520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d90ad0_0, 0, 1;
    %end;
    .thread T_5, $init;
    .scope S_0x1d603a0;
T_6 ;
T_6.0 ;
    %delay 5, 0;
    %load/vec4 v0x1d90520_0;
    %inv;
    %store/vec4 v0x1d90520_0, 0, 1;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .thread T_6;
    .scope S_0x1d603a0;
T_7 ;
    %vpi_call/w 3 83 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 84 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1d8f270_0, v0x1d90c10_0, v0x1d907f0_0, v0x1d90cb0_0, v0x1d90960_0, v0x1d90890_0, v0x1d90690_0, v0x1d905c0_0 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x1d603a0;
T_8 ;
    %load/vec4 v0x1d90a30_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0x1d90a30_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1d90a30_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 119 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "ringer", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.1;
T_8.0 ;
    %vpi_call/w 3 120 "$display", "Hint: Output '%s' has no mismatches.", "ringer" {0 0 0};
T_8.1 ;
    %load/vec4 v0x1d90a30_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v0x1d90a30_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1d90a30_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 121 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "motor", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.3;
T_8.2 ;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has no mismatches.", "motor" {0 0 0};
T_8.3 ;
    %load/vec4 v0x1d90a30_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1d90a30_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 124 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 125 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1d90a30_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1d90a30_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 126 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_8, $final;
    .scope S_0x1d603a0;
T_9 ;
    %wait E_0x1d619e0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1d90a30_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d90a30_0, 4, 32;
    %load/vec4 v0x1d90b70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x1d90a30_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %vpi_func 3 137 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d90a30_0, 4, 32;
T_9.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1d90a30_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d90a30_0, 4, 32;
T_9.0 ;
    %load/vec4 v0x1d90960_0;
    %load/vec4 v0x1d90960_0;
    %load/vec4 v0x1d90890_0;
    %xor;
    %load/vec4 v0x1d90960_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.4, 6;
    %load/vec4 v0x1d90a30_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.6, 4;
    %vpi_func 3 141 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d90a30_0, 4, 32;
T_9.6 ;
    %load/vec4 v0x1d90a30_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d90a30_0, 4, 32;
T_9.4 ;
    %load/vec4 v0x1d90690_0;
    %load/vec4 v0x1d90690_0;
    %load/vec4 v0x1d905c0_0;
    %xor;
    %load/vec4 v0x1d90690_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.8, 6;
    %load/vec4 v0x1d90a30_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.10, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d90a30_0, 4, 32;
T_9.10 ;
    %load/vec4 v0x1d90a30_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d90a30_0, 4, 32;
T_9.8 ;
    %jmp T_9;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ringer/ringer_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can30_depth0/human/ringer/iter0/response3/top_module.sv";
