#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Jul 20 16:13:00 2022
# Process ID: 6364
# Current directory: C:/Users/abdk_/Desktop/Elektronik/Yongatek_Staj/slemciTasarimi/yonga02
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12916 C:\Users\abdk_\Desktop\Elektronik\Yongatek_Staj\slemciTasarimi\yonga02\yonga02.xpr
# Log file: C:/Users/abdk_/Desktop/Elektronik/Yongatek_Staj/slemciTasarimi/yonga02/vivado.log
# Journal file: C:/Users/abdk_/Desktop/Elektronik/Yongatek_Staj/slemciTasarimi/yonga02\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/abdk_/Desktop/Elektronik/Yongatek_Staj/slemciTasarimi/yonga02/yonga02.xpr
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/abdk_/Desktop/Elektronik/Yongatek_Staj/slemciTasarimi/yonga02/yonga02.srcs/sources_1/new/isa_package_.sv:]
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/abdk_/Desktop/Elektronik/Yongatek_Staj/slemciTasarimi/yonga02/yonga02.srcs/sources_1/new/isa_package_.sv:]
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jul 20 16:16:16 2022...
