#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\ICARUS~1\lib\ivl\system.vpi";
:vpi_module "C:\ICARUS~1\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\ICARUS~1\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\ICARUS~1\lib\ivl\v2005_math.vpi";
:vpi_module "C:\ICARUS~1\lib\ivl\va_math.vpi";
S_000001b720b267e0 .scope module, "trigger" "trigger" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "on";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /OUTPUT 1 "signal";
o000001b720b76fd8 .functor BUFZ 1, C4<z>; HiZ drive
v000001b720b26f50_0 .net "clock", 0 0, o000001b720b76fd8;  0 drivers
o000001b720b77008 .functor BUFZ 1, C4<z>; HiZ drive
v000001b720b26970_0 .net "on", 0 0, o000001b720b77008;  0 drivers
v000001b720b26a10_0 .var "signal", 0 0;
E_000001b720b74ab0 .event posedge, v000001b720b26970_0, v000001b720b26f50_0;
    .scope S_000001b720b267e0;
T_0 ;
    %wait E_000001b720b74ab0;
    %load/vec4 v000001b720b26970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %delay 60, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b720b26a10_0, 0;
    %delay 60, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b720b26a10_0, 0;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "trigger.v";
