(pcb C:\Users\spiderx\Documents\KiCad\7seg_led_x8_i2c\7seg_led_x8_i2c.dsn
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "4.0.6")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (rect pcb 130079 -107500 198825 -141895)
    )
    (via "Via[0-1]_600:400_um")
    (rule
      (width 250)
      (clearance 200.1)
      (clearance 200.1 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component "Connectors_JST:JST_PH_S8B-PH-K_08x2.00mm_Angled"
      (place JP1 190500 -132080 front 90 (PN JP_8P))
    )
    (component Resistors_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P10.16mm_Horizontal
      (place R1 156210 -138430 front 180 (PN 270))
      (place R2 156210 -134620 front 180 (PN 270))
      (place R3 156210 -130810 front 180 (PN 270))
      (place R4 156210 -127000 front 180 (PN 270))
      (place R5 156210 -123190 front 180 (PN 270))
      (place R6 156210 -119380 front 180 (PN 270))
      (place R7 156210 -115570 front 180 (PN 270))
      (place R8 156210 -111760 front 180 (PN 270))
    )
    (component "mylib:NFD-3641"
      (place U1 172720 -118110 front 0 (PN "NFD-3641"))
      (place U2 172720 -132080 front 0 (PN "NFD-3641"))
    )
    (component "Housings_DIP:DIP-20_W7.62mm"
      (place U3 133350 -115570 front 0 (PN "ATTINY2313-20PU"))
    )
    (component Capacitors_THT:C_Disc_D5.0mm_W2.5mm_P5.00mm
      (place C1 140970 -111760 front 180 (PN 0.1u))
    )
  )
  (library
    (image "Connectors_JST:JST_PH_S8B-PH-K_08x2.00mm_Angled"
      (outline (path signal 120  500 -6350  500 -2000))
      (outline (path signal 120  500 -2000  13500 -2000))
      (outline (path signal 120  13500 -2000  13500 -6350))
      (outline (path signal 120  -800 -150  -1150 -150))
      (outline (path signal 120  -1150 -150  -1150 1450))
      (outline (path signal 120  -1150 1450  -2050 1450))
      (outline (path signal 120  -2050 1450  -2050 -6350))
      (outline (path signal 120  -2050 -6350  16050 -6350))
      (outline (path signal 120  16050 -6350  16050 1450))
      (outline (path signal 120  16050 1450  15150 1450))
      (outline (path signal 120  15150 1450  15150 -150))
      (outline (path signal 120  15150 -150  14800 -150))
      (outline (path signal 120  -2050 -150  -1150 -150))
      (outline (path signal 120  16050 -150  15150 -150))
      (outline (path signal 120  -1300 -2500  -1300 -4100))
      (outline (path signal 120  -1300 -4100  -300 -4100))
      (outline (path signal 120  -300 -4100  -300 -2500))
      (outline (path signal 120  -300 -2500  -1300 -2500))
      (outline (path signal 120  15300 -2500  15300 -4100))
      (outline (path signal 120  15300 -4100  14300 -4100))
      (outline (path signal 120  14300 -4100  14300 -2500))
      (outline (path signal 120  14300 -2500  15300 -2500))
      (outline (path signal 120  -300 -4100  -300 -6350))
      (outline (path signal 120  -800 -4100  -800 -6350))
      (outline (path signal 50  -2450 1850  -2450 -6750))
      (outline (path signal 50  -2450 -6750  16450 -6750))
      (outline (path signal 50  16450 -6750  16450 1850))
      (outline (path signal 50  16450 1850  -2450 1850))
      (outline (path signal 100  -1250 -250  -1250 1350))
      (outline (path signal 100  -1250 1350  -1950 1350))
      (outline (path signal 100  -1950 1350  -1950 -6250))
      (outline (path signal 100  -1950 -6250  15950 -6250))
      (outline (path signal 100  15950 -6250  15950 1350))
      (outline (path signal 100  15950 1350  15250 1350))
      (outline (path signal 100  15250 1350  15250 -250))
      (outline (path signal 100  15250 -250  -1250 -250))
      (outline (path signal 120  -800 -150  -800 1050))
      (outline (path signal 100  0 -850  -500 -1350))
      (outline (path signal 100  -500 -1350  500 -1350))
      (outline (path signal 100  500 -1350  0 -850))
      (pin Rect[A]Pad_1200x1700_um 1 0 0)
      (pin Oval[A]Pad_1200x1700_um 2 2000 0)
      (pin Oval[A]Pad_1200x1700_um 3 4000 0)
      (pin Oval[A]Pad_1200x1700_um 4 6000 0)
      (pin Oval[A]Pad_1200x1700_um 5 8000 0)
      (pin Oval[A]Pad_1200x1700_um 6 10000 0)
      (pin Oval[A]Pad_1200x1700_um 7 12000 0)
      (pin Oval[A]Pad_1200x1700_um 8 14000 0)
    )
    (image Resistors_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P10.16mm_Horizontal
      (outline (path signal 100  1930 1250  1930 -1250))
      (outline (path signal 100  1930 -1250  8230 -1250))
      (outline (path signal 100  8230 -1250  8230 1250))
      (outline (path signal 100  8230 1250  1930 1250))
      (outline (path signal 100  0 0  1930 0))
      (outline (path signal 100  10160 0  8230 0))
      (outline (path signal 120  1870 1310  1870 -1310))
      (outline (path signal 120  1870 -1310  8290 -1310))
      (outline (path signal 120  8290 -1310  8290 1310))
      (outline (path signal 120  8290 1310  1870 1310))
      (outline (path signal 120  980 0  1870 0))
      (outline (path signal 120  9180 0  8290 0))
      (outline (path signal 50  -1050 1600  -1050 -1600))
      (outline (path signal 50  -1050 -1600  11250 -1600))
      (outline (path signal 50  11250 -1600  11250 1600))
      (outline (path signal 50  11250 1600  -1050 1600))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 10160 0)
    )
    (image "mylib:NFD-3641"
      (outline (path signal 150  -15000 7000  15000 7000))
      (outline (path signal 150  15000 7000  15000 -7000))
      (outline (path signal 150  15000 -7000  -15000 -7000))
      (outline (path signal 150  -15000 -7000  -15000 7000))
      (pin Round[A]Pad_1524_um 1 -6350 -5080)
      (pin Round[A]Pad_1524_um 2 -3810 -5080)
      (pin Round[A]Pad_1524_um 3 -1270 -5080)
      (pin Round[A]Pad_1524_um 4 1270 -5080)
      (pin Round[A]Pad_1524_um 5 3810 -5080)
      (pin Round[A]Pad_1524_um 6 6350 -5080)
      (pin Round[A]Pad_1524_um 7 6350 5080)
      (pin Round[A]Pad_1524_um 8 3810 5080)
      (pin Round[A]Pad_1524_um 9 1270 5080)
      (pin Round[A]Pad_1524_um 10 -1270 5080)
      (pin Round[A]Pad_1524_um 11 -3810 5080)
      (pin Round[A]Pad_1524_um 12 -6350 5080)
    )
    (image "Housings_DIP:DIP-20_W7.62mm"
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 1270  6985 -24130))
      (outline (path signal 100  6985 -24130  635 -24130))
      (outline (path signal 100  635 -24130  635 270))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 120  2810 1390  1040 1390))
      (outline (path signal 120  1040 1390  1040 -24250))
      (outline (path signal 120  1040 -24250  6580 -24250))
      (outline (path signal 120  6580 -24250  6580 1390))
      (outline (path signal 120  6580 1390  4810 1390))
      (outline (path signal 50  -1100 1600  -1100 -24400))
      (outline (path signal 50  -1100 -24400  8700 -24400))
      (outline (path signal 50  8700 -24400  8700 1600))
      (outline (path signal 50  8700 1600  -1100 1600))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -22860)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -20320)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -17780)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 14 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 15 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 16 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 17 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 18 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 19 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 20 7620 0)
    )
    (image Capacitors_THT:C_Disc_D5.0mm_W2.5mm_P5.00mm
      (outline (path signal 100  0 1250  0 -1250))
      (outline (path signal 100  0 -1250  5000 -1250))
      (outline (path signal 100  5000 -1250  5000 1250))
      (outline (path signal 100  5000 1250  0 1250))
      (outline (path signal 120  -60 1310  5060 1310))
      (outline (path signal 120  -60 -1310  5060 -1310))
      (outline (path signal 120  -60 1310  -60 996))
      (outline (path signal 120  -60 -996  -60 -1310))
      (outline (path signal 120  5060 1310  5060 996))
      (outline (path signal 120  5060 -996  5060 -1310))
      (outline (path signal 50  -1050 1600  -1050 -1600))
      (outline (path signal 50  -1050 -1600  6050 -1600))
      (outline (path signal 50  6050 -1600  6050 1600))
      (outline (path signal 50  6050 1600  -1050 1600))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 5000 0)
    )
    (padstack Round[A]Pad_1524_um
      (shape (circle F.Cu 1524))
      (shape (circle B.Cu 1524))
      (attach off)
    )
    (padstack Round[A]Pad_1600_um
      (shape (circle F.Cu 1600))
      (shape (circle B.Cu 1600))
      (attach off)
    )
    (padstack Oval[A]Pad_1200x1700_um
      (shape (path F.Cu 1200  0 -250  0 250))
      (shape (path B.Cu 1200  0 -250  0 250))
      (attach off)
    )
    (padstack Oval[A]Pad_1600x1600_um
      (shape (path F.Cu 1600  0 0  0 0))
      (shape (path B.Cu 1600  0 0  0 0))
      (attach off)
    )
    (padstack Rect[A]Pad_1200x1700_um
      (shape (rect F.Cu -600 -850 600 850))
      (shape (rect B.Cu -600 -850 600 850))
      (attach off)
    )
    (padstack Rect[A]Pad_1600x1600_um
      (shape (rect F.Cu -800 -800 800 800))
      (shape (rect B.Cu -800 -800 800 800))
      (attach off)
    )
    (padstack "Via[0-1]_600:400_um"
      (shape (circle F.Cu 600))
      (shape (circle B.Cu 600))
      (attach off)
    )
  )
  (network
    (net +3V3
      (pins JP1-4 U3-20 C1-1)
    )
    (net GND
      (pins JP1-3 U3-10 C1-2)
    )
    (net "Net-(JP1-Pad1)"
      (pins JP1-1 U3-19)
    )
    (net "Net-(JP1-Pad2)"
      (pins JP1-2 U3-17)
    )
    (net "Net-(JP1-Pad5)"
      (pins JP1-5)
    )
    (net "Net-(JP1-Pad6)"
      (pins JP1-6)
    )
    (net "Net-(JP1-Pad7)"
      (pins JP1-7)
    )
    (net "Net-(JP1-Pad8)"
      (pins JP1-8)
    )
    (net "Net-(R1-Pad1)"
      (pins R1-1 U1-11 U2-11)
    )
    (net /A
      (pins R1-2 U3-12)
    )
    (net "Net-(R2-Pad1)"
      (pins R2-1 U1-7 U2-7)
    )
    (net /B
      (pins R2-2 U3-13)
    )
    (net "Net-(R3-Pad1)"
      (pins R3-1 U1-4 U2-4)
    )
    (net /C
      (pins R3-2 U3-14)
    )
    (net "Net-(R4-Pad1)"
      (pins R4-1 U1-2 U2-2)
    )
    (net /D
      (pins R4-2 U3-15)
    )
    (net "Net-(R5-Pad1)"
      (pins R5-1 U1-1 U2-1)
    )
    (net /E
      (pins R5-2 U3-16)
    )
    (net "Net-(R6-Pad1)"
      (pins R6-1 U1-10 U2-10)
    )
    (net /F
      (pins R6-2 U3-5)
    )
    (net "Net-(R7-Pad1)"
      (pins R7-1 U1-5 U2-5)
    )
    (net /G
      (pins R7-2 U3-4)
    )
    (net "Net-(R8-Pad1)"
      (pins R8-1 U1-3 U2-3)
    )
    (net /DP
      (pins R8-2 U3-1)
    )
    (net "Net-(U1-Pad6)"
      (pins U1-6 U3-2)
    )
    (net "Net-(U1-Pad8)"
      (pins U1-8 U3-3)
    )
    (net "Net-(U1-Pad9)"
      (pins U1-9 U3-6)
    )
    (net "Net-(U1-Pad12)"
      (pins U1-12 U3-7)
    )
    (net "Net-(U2-Pad6)"
      (pins U2-6 U3-8)
    )
    (net "Net-(U2-Pad8)"
      (pins U2-8 U3-9)
    )
    (net "Net-(U2-Pad9)"
      (pins U2-9 U3-11)
    )
    (net "Net-(U2-Pad12)"
      (pins U2-12 U3-18)
    )
    (class kicad_default "" +3V3 /A /B /C /D /DP /E /F /G GND "Net-(JP1-Pad1)"
      "Net-(JP1-Pad2)" "Net-(JP1-Pad5)" "Net-(JP1-Pad6)" "Net-(JP1-Pad7)"
      "Net-(JP1-Pad8)" "Net-(R1-Pad1)" "Net-(R2-Pad1)" "Net-(R3-Pad1)" "Net-(R4-Pad1)"
      "Net-(R5-Pad1)" "Net-(R6-Pad1)" "Net-(R7-Pad1)" "Net-(R8-Pad1)" "Net-(U1-Pad12)"
      "Net-(U1-Pad6)" "Net-(U1-Pad8)" "Net-(U1-Pad9)" "Net-(U2-Pad12)" "Net-(U2-Pad6)"
      "Net-(U2-Pad8)" "Net-(U2-Pad9)"
      (circuit
        (use_via Via[0-1]_600:400_um)
      )
      (rule
        (width 250)
        (clearance 200.1)
      )
    )
  )
  (wiring
    (wire (path F.Cu 500  190500 -126080  188310 -126080)(net +3V3)(type protect))
    (wire (path F.Cu 500  143510 -109220  140970 -111760)(net +3V3)(type protect))
    (wire (path F.Cu 500  185420 -109220  143510 -109220)(net +3V3)(type protect))
    (wire (path F.Cu 500  186690 -110490  185420 -109220)(net +3V3)(type protect))
    (wire (path F.Cu 500  186690 -124460  186690 -110490)(net +3V3)(type protect))
    (wire (path F.Cu 500  188310 -126080  186690 -124460)(net +3V3)(type protect))
    (wire (path F.Cu 500  140970 -115570  140970 -111760)(net +3V3)(type protect))
    (wire (path F.Cu 500  190500 -128080  192850 -128080)(net GND)(type protect))
    (wire (path F.Cu 500  139780 -107950  135970 -111760)(net GND)(type protect))
    (wire (path F.Cu 500  193040 -107950  139780 -107950)(net GND)(type protect))
    (wire (path F.Cu 500  193930 -108840  193040 -107950)(net GND)(type protect))
    (wire (path F.Cu 500  193930 -127000  193930 -108840)(net GND)(type protect))
    (wire (path F.Cu 500  192850 -128080  193930 -127000)(net GND)(type protect))
    (wire (path F.Cu 500  133350 -138430  132080 -138430)(net GND)(type protect))
    (wire (path F.Cu 500  132080 -111760  135970 -111760)(net GND)(type protect))
    (wire (path F.Cu 500  130810 -113030  132080 -111760)(net GND)(type protect))
    (wire (path F.Cu 500  130810 -137160  130810 -113030)(net GND)(type protect))
    (wire (path F.Cu 500  132080 -138430  130810 -137160)(net GND)(type protect))
  )
)
