
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.034859                       # Number of seconds simulated
sim_ticks                                 34859123757                       # Number of ticks simulated
final_tick                               561163173765                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 265338                       # Simulator instruction rate (inst/s)
host_op_rate                                   334570                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2810070                       # Simulator tick rate (ticks/s)
host_mem_usage                               16903708                       # Number of bytes of host memory used
host_seconds                                 12405.07                       # Real time elapsed on the host
sim_insts                                  3291535567                       # Number of instructions simulated
sim_ops                                    4150368804                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       592896                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1880832                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1016064                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3495424                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5632                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1592320                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1592320                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         4632                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        14694                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         7938                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 27308                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           12440                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                12440                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        58751                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     17008345                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        51407                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     53955229                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        51407                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     29147721                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               100272859                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        58751                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        51407                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        51407                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             161565                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          45678716                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               45678716                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          45678716                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        58751                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     17008345                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        51407                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     53955229                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        51407                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     29147721                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              145951575                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                83595022                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31521869                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25716130                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2101895                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13446981                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12440185                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3260868                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        92621                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     32665898                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             171247919                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31521869                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15701053                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             37133429                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10968059                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       4648297                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           44                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15903010                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       807697                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     83296440                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.542407                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.339188                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        46163011     55.42%     55.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3030218      3.64%     59.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         4572279      5.49%     64.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3165056      3.80%     68.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2221583      2.67%     71.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2173095      2.61%     73.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1309278      1.57%     75.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2799328      3.36%     78.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        17862592     21.44%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     83296440                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.377078                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.048542                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33598006                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      4877058                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         35455393                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       517420                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8848555                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5311456                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          251                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     205089392                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1241                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8848555                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35463034                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         500629                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1676705                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         34069430                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2738081                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     199004577                       # Number of instructions processed by rename
system.switch_cpus0.rename.IQFullEvents       1150079                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       928647                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    279071545                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    926365718                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    926365718                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171990357                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       107081113                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        35914                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17148                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          8134750                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     18251886                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9343571                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       111657                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3137829                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         185531146                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        34235                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        148230603                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       294255                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     61801310                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    189175022                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           59                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     83296440                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.779555                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.915189                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29608568     35.55%     35.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     16592063     19.92%     55.47% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12278878     14.74%     70.21% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8032178      9.64%     79.85% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8016978      9.62%     89.47% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3903843      4.69%     94.16% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3435096      4.12%     98.28% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       644141      0.77%     99.06% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       784695      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     83296440                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         808715     71.32%     71.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        160092     14.12%     85.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       165101     14.56%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    124003651     83.66%     83.66% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1872213      1.26%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        17087      0.01%     84.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14568045      9.83%     94.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7769607      5.24%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     148230603                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.773199                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1133908                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007650                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    381185801                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    247367073                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    144138420                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149364511                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       467392                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7076076                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         6315                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          382                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2236548                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8848555                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         262687                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        49184                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    185565387                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       641481                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     18251886                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      9343571                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17147                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         41568                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          382                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1281316                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1142958                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2424274                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145513320                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13615850                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2717275                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21201807                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20691706                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7585957                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.740694                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             144200366                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            144138420                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93403640                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        265369144                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.724246                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.351976                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123264152                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     62301435                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        34176                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2118829                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     74447885                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.655711                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.176009                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     28319004     38.04%     38.04% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     21386811     28.73%     66.77% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8075848     10.85%     77.61% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4527004      6.08%     83.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3848499      5.17%     88.86% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1719047      2.31%     91.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1649418      2.22%     93.39% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1119138      1.50%     94.89% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3803116      5.11%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     74447885                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123264152                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18282827                       # Number of memory references committed
system.switch_cpus0.commit.loads             11175804                       # Number of loads committed
system.switch_cpus0.commit.membars              17088                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17884103                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110969711                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2549483                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3803116                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           256210356                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          379985423                       # The number of ROB writes
system.switch_cpus0.timesIdled                  17712                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 298582                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123264152                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.835950                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.835950                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.196243                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.196243                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       653522982                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      200490636                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      188518742                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         34176                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                83595022                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        30273071                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     24605398                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2065093                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     12666698                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        11808503                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3192519                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        87492                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     30374401                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             167921035                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           30273071                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15001022                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             36926247                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       11091862                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       6060630                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         14875348                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       887119                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     82342308                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.519270                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.307384                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        45416061     55.16%     55.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3248121      3.94%     59.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2613851      3.17%     62.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         6376922      7.74%     70.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1720634      2.09%     72.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2219851      2.70%     74.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1609641      1.95%     76.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          901540      1.09%     77.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        18235687     22.15%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     82342308                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.362140                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.008744                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        31776268                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5874827                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         35511526                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       239441                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8940243                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5169466                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        41110                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     200758901                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        78934                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8940243                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        34102225                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1305253                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1137358                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         33369897                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3487329                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     193690455                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        30097                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1445084                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents      1084198                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         1083                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    271201052                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    904243851                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    904243851                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    166208726                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       104992292                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        39341                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        22006                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          9562561                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18050014                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9199143                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       145577                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3144103                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         183146060                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        37842                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        145466134                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       279828                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     63275609                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    193340462                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5642                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     82342308                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.766603                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.886416                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     28430264     34.53%     34.53% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     17735962     21.54%     56.07% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11715547     14.23%     70.29% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8615344     10.46%     80.76% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7397048      8.98%     89.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3844124      4.67%     94.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3285320      3.99%     98.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       617278      0.75%     99.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       701421      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     82342308                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         851172     71.07%     71.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             9      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        174557     14.58%     85.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       171841     14.35%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    121217933     83.33%     83.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2070746      1.42%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16100      0.01%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14435223      9.92%     94.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7726132      5.31%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     145466134                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.740129                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1197579                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008233                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    374751979                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    246460138                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    141768292                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     146663713                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       546576                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7111103                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2970                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          628                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2357865                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8940243                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         528818                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        78737                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    183183902                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       400574                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18050014                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9199143                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        21742                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         70721                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          628                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1234367                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1162807                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2397174                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    143160260                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13548554                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2305870                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21074815                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20198270                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7526261                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.712545                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             141862345                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            141768292                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         92384317                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        260845319                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.695894                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354173                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     97372105                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    119582373                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     63602315                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        32200                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2069648                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     73402065                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.629142                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.140422                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     28388362     38.68%     38.68% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     20402767     27.80%     66.47% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8298959     11.31%     77.78% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4669116      6.36%     84.14% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3820453      5.20%     89.34% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1553295      2.12%     91.46% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1850304      2.52%     93.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       926243      1.26%     95.24% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3492566      4.76%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     73402065                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     97372105                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     119582373                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              17780187                       # Number of memory references committed
system.switch_cpus1.commit.loads             10938909                       # Number of loads committed
system.switch_cpus1.commit.membars              16100                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17181898                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        107747868                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2434538                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3492566                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           253094187                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          375315277                       # The number of ROB writes
system.switch_cpus1.timesIdled                  41534                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1252714                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           97372105                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            119582373                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     97372105                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.858511                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.858511                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.164807                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.164807                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       644014451                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      195956357                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      185239410                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         32200                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                83595022                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        30607291                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     24894517                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2044684                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     13100319                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        12074648                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3148328                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        90207                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     33866791                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             167182337                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           30607291                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     15222976                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             35125047                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       10492224                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5142477                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         16548484                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       810083                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     82547013                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.495237                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.300412                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        47421966     57.45%     57.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1881911      2.28%     59.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2454880      2.97%     62.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3730729      4.52%     67.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         3616569      4.38%     71.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2753875      3.34%     74.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1640334      1.99%     76.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2461172      2.98%     79.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        16585577     20.09%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     82547013                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.366138                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.999908                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        34994247                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5025658                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         33850677                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       263976                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       8412454                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5194455                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          266                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     200004791                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1328                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       8412454                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        36834505                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1009454                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1318001                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         32231249                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2741343                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     194208597                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          814                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1186295                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       859840                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents           51                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    270552449                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    904495701                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    904495701                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    168362248                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       102190178                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        41296                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        23312                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          7736458                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     17995153                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9551108                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       184853                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3084808                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         180545171                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        39201                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        145500925                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       268990                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     58663688                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    178264628                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         6329                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     82547013                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.762643                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.898103                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     28526497     34.56%     34.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     18189555     22.04%     56.59% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11740620     14.22%     70.82% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8016013      9.71%     80.53% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7508504      9.10%     89.62% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      4001166      4.85%     94.47% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2945930      3.57%     98.04% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       883159      1.07%     99.11% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       735569      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     82547013                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         716132     69.15%     69.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             4      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        147349     14.23%     83.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       172066     16.62%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    121070061     83.21%     83.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2055311      1.41%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16436      0.01%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14357874      9.87%     94.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      8001243      5.50%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     145500925                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.740545                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1035551                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.007117                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    374853402                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    239248878                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    141409160                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     146536476                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       494013                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      6884617                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         2191                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          855                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2429435                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked          153                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       8412454                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         590111                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        97212                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    180584372                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts      1170411                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     17995153                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9551108                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        22765                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         73767                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          855                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1253016                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1150848                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2403864                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    142702052                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13515804                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2798871                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21332983                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19986973                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7817179                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.707064                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             141446809                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            141409160                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         90855366                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        255134435                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.691598                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.356108                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     98602463                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    121186499                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     59398134                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        32872                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2078538                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     74134559                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.634683                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.154341                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     28425815     38.34%     38.34% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     21371809     28.83%     67.17% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      7878424     10.63%     77.80% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4508606      6.08%     83.88% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3762641      5.08%     88.96% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1848315      2.49%     91.45% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1841733      2.48%     93.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       788241      1.06%     95.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3708975      5.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     74134559                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     98602463                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     121186499                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18232204                       # Number of memory references committed
system.switch_cpus2.commit.loads             11110531                       # Number of loads committed
system.switch_cpus2.commit.membars              16436                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17380710                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        109233465                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2472718                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3708975                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           251010217                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          369586125                       # The number of ROB writes
system.switch_cpus2.timesIdled                  32383                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1048009                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           98602463                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            121186499                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     98602463                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.847799                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.847799                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.179526                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.179526                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       642173787                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      195297908                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      184749719                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         32872                       # number of misc regfile writes
system.l2.replacements                          27309                       # number of replacements
system.l2.tagsinuse                      32767.977252                       # Cycle average of tags in use
system.l2.total_refs                          1624842                       # Total number of references to valid blocks.
system.l2.sampled_refs                          60077                       # Sample count of references to valid blocks.
system.l2.avg_refs                          27.045991                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          1230.114969                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     13.749388                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   2057.740998                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     11.451295                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   5337.393262                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     11.572262                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   3549.894371                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           4786.281626                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           7388.607930                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           8381.171151                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.037540                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000420                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.062797                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000349                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.162884                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000353                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.108334                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.146066                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.225482                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.255773                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999999                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        28460                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        56004                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        43717                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  128181                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            54200                       # number of Writeback hits
system.l2.Writeback_hits::total                 54200                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        28460                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        56004                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        43717                       # number of demand (read+write) hits
system.l2.demand_hits::total                   128181                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        28460                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        56004                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        43717                       # number of overall hits
system.l2.overall_hits::total                  128181                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         4632                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        14694                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         7932                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 27302                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus2.data            6                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   6                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         4632                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        14694                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         7938                       # number of demand (read+write) misses
system.l2.demand_misses::total                  27308                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         4632                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        14694                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         7938                       # number of overall misses
system.l2.overall_misses::total                 27308                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       725545                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    248900578                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       719777                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    741399075                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       679335                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    411628069                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1404052379                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data       219221                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        219221                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       725545                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    248900578                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       719777                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    741399075                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       679335                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    411847290                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1404271600                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       725545                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    248900578                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       719777                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    741399075                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       679335                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    411847290                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1404271600                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        33092                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        70698                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        51649                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              155483                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        54200                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             54200                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data            6                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 6                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        33092                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        70698                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        51655                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               155489                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        33092                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        70698                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        51655                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              155489                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.139973                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.207842                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.153575                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.175595                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.139973                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.207842                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.153673                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.175627                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.139973                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.207842                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.153673                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.175627                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 45346.562500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 53735.012522                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 51412.642857                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 50455.905472                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 48523.928571                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 51894.612834                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 51426.722548                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data 36536.833333                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 36536.833333                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 45346.562500                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 53735.012522                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 51412.642857                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 50455.905472                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 48523.928571                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 51883.004535                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 51423.451003                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 45346.562500                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 53735.012522                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 51412.642857                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 50455.905472                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 48523.928571                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 51883.004535                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 51423.451003                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                12440                       # number of writebacks
system.l2.writebacks::total                     12440                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         4632                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        14694                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         7932                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            27302                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data            6                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              6                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         4632                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        14694                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         7938                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             27308                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         4632                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        14694                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         7938                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            27308                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       633014                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    222140647                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       637476                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    656327851                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       597744                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    365486125                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1245822857                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data       183869                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       183869                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       633014                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    222140647                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       637476                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    656327851                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       597744                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    365669994                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1246006726                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       633014                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    222140647                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       637476                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    656327851                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       597744                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    365669994                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1246006726                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.139973                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.207842                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.153575                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.175595                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.139973                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.207842                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.153673                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.175627                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.139973                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.207842                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.153673                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.175627                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 39563.375000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 47957.825345                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst        45534                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 44666.384307                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst        42696                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 46077.423727                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 45631.193942                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 30644.833333                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 30644.833333                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 39563.375000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 47957.825345                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst        45534                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 44666.384307                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst        42696                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 46065.758881                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 45627.901201                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 39563.375000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 47957.825345                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst        45534                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 44666.384307                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst        42696                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 46065.758881                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 45627.901201                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               461.996222                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015910643                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2198940.785714                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    15.996222                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          446                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.025635                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.714744                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.740379                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15902991                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15902991                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15902991                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15902991                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15902991                       # number of overall hits
system.cpu0.icache.overall_hits::total       15902991                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           19                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           19                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           19                       # number of overall misses
system.cpu0.icache.overall_misses::total           19                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       926450                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       926450                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       926450                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       926450                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       926450                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       926450                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15903010                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15903010                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15903010                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15903010                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15903010                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15903010                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 48760.526316                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 48760.526316                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 48760.526316                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 48760.526316                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 48760.526316                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 48760.526316                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       745887                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       745887                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       745887                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       745887                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       745887                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       745887                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 46617.937500                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 46617.937500                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 46617.937500                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 46617.937500                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 46617.937500                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 46617.937500                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 33092                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               163640975                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 33348                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4907.070139                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.414249                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.585751                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.903962                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.096038                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10360369                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10360369                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7072849                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7072849                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17117                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17117                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        17088                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        17088                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     17433218                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17433218                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     17433218                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17433218                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        67493                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        67493                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        67493                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         67493                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        67493                       # number of overall misses
system.cpu0.dcache.overall_misses::total        67493                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1777522024                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1777522024                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1777522024                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1777522024                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1777522024                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1777522024                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10427862                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10427862                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7072849                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7072849                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17117                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17117                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        17088                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        17088                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17500711                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17500711                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17500711                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17500711                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.006472                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.006472                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.003857                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.003857                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.003857                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.003857                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 26336.390796                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 26336.390796                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 26336.390796                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 26336.390796                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 26336.390796                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 26336.390796                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         9403                       # number of writebacks
system.cpu0.dcache.writebacks::total             9403                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        34401                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        34401                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        34401                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        34401                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        34401                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        34401                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        33092                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        33092                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        33092                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        33092                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        33092                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        33092                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    499467970                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    499467970                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    499467970                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    499467970                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    499467970                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    499467970                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003173                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003173                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001891                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001891                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001891                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001891                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 15093.314698                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15093.314698                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 15093.314698                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 15093.314698                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 15093.314698                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 15093.314698                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               496.996301                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1013589769                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2039416.034205                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.996301                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022430                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.796468                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     14875333                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       14875333                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     14875333                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        14875333                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     14875333                       # number of overall hits
system.cpu1.icache.overall_hits::total       14875333                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.cpu1.icache.overall_misses::total           15                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       839562                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       839562                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       839562                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       839562                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       839562                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       839562                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     14875348                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     14875348                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     14875348                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     14875348                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     14875348                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     14875348                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 55970.800000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 55970.800000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 55970.800000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 55970.800000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 55970.800000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 55970.800000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       735447                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       735447                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       735447                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       735447                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       735447                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       735447                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 52531.928571                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 52531.928571                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 52531.928571                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 52531.928571                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 52531.928571                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 52531.928571                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 70698                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               179902535                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 70954                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2535.481227                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.399259                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.600741                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.899997                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.100003                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10293004                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10293004                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6809078                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6809078                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        21370                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        21370                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16100                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16100                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17102082                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17102082                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17102082                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17102082                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       149072                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       149072                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       149072                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        149072                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       149072                       # number of overall misses
system.cpu1.dcache.overall_misses::total       149072                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   4520562683                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   4520562683                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   4520562683                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   4520562683                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   4520562683                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   4520562683                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10442076                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10442076                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6809078                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6809078                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        21370                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        21370                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16100                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16100                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17251154                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17251154                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17251154                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17251154                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.014276                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.014276                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008641                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008641                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008641                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008641                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 30324.693323                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 30324.693323                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 30324.693323                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 30324.693323                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 30324.693323                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 30324.693323                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        20866                       # number of writebacks
system.cpu1.dcache.writebacks::total            20866                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        78374                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        78374                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        78374                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        78374                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        78374                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        78374                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        70698                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        70698                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        70698                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        70698                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        70698                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        70698                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1236575336                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1236575336                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1236575336                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1236575336                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1236575336                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1236575336                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006770                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006770                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004098                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004098                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004098                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004098                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 17490.952163                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 17490.952163                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 17490.952163                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 17490.952163                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 17490.952163                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 17490.952163                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               496.997208                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1013410261                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2039054.851107                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.997208                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          483                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022431                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.774038                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.796470                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     16548466                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       16548466                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     16548466                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        16548466                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     16548466                       # number of overall hits
system.cpu2.icache.overall_hits::total       16548466                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           18                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           18                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           18                       # number of overall misses
system.cpu2.icache.overall_misses::total           18                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst       887981                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total       887981                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst       887981                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total       887981                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst       887981                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total       887981                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     16548484                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     16548484                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     16548484                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     16548484                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     16548484                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     16548484                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 49332.277778                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 49332.277778                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 49332.277778                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 49332.277778                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 49332.277778                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 49332.277778                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            4                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            4                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       695013                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       695013                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       695013                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       695013                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       695013                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       695013                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 49643.785714                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 49643.785714                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 49643.785714                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 49643.785714                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 49643.785714                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 49643.785714                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 51655                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               172887113                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 51911                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               3330.452370                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   233.273397                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    22.726603                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.911224                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.088776                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10280674                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10280674                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7084812                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7084812                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17383                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17383                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16436                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16436                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17365486                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17365486                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17365486                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17365486                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       131583                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       131583                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data         2977                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         2977                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       134560                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        134560                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       134560                       # number of overall misses
system.cpu2.dcache.overall_misses::total       134560                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   4172478614                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   4172478614                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data    166941252                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    166941252                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   4339419866                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   4339419866                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   4339419866                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   4339419866                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10412257                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10412257                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7087789                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7087789                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17383                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17383                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16436                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16436                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17500046                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17500046                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17500046                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17500046                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.012637                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.012637                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000420                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000420                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.007689                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.007689                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.007689                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.007689                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 31709.860803                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 31709.860803                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 56077.007726                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 56077.007726                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 32248.958576                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 32248.958576                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 32248.958576                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 32248.958576                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       597720                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets             15                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets        39848                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        23931                       # number of writebacks
system.cpu2.dcache.writebacks::total            23931                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        79934                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        79934                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data         2971                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total         2971                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        82905                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        82905                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        82905                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        82905                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        51649                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        51649                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data            6                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        51655                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        51655                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        51655                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        51655                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    807721787                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    807721787                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       225221                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       225221                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    807947008                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    807947008                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    807947008                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    807947008                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004960                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004960                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002952                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002952                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002952                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002952                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 15638.672327                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 15638.672327                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 37536.833333                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 37536.833333                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 15641.215913                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 15641.215913                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 15641.215913                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 15641.215913                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
