<!-- HTML header for doxygen 1.8.9.1-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<title>MSP432E4 DriverLib API Guide: hw_emac.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link id="favicon" rel="shortcut icon" type="image/x-icon" href="favicon.ico"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="tiapistylesheet.css" rel="stylesheet" type="text/css" />
</head>
<body>
<table width="100%">
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border="0" src="tilogo.gif" /></a></td>
  <td bgcolor="red"><img src="titagline.gif" /></td>
</tr>
</table>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">MSP432E4 DriverLib API Guide
   &#160;<span id="projectnumber">1.11.00.03</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_8af83c0dc83a45a35ca6968cdc29a7af.html">tmp</a></li><li class="navelem"><a class="el" href="dir_90140c32fc9edc734902adeac82f5126.html">bazel_docapi.z9EuJc</a></li><li class="navelem"><a class="el" href="dir_582f67035d13454332c96fa2a9d28795.html">source</a></li><li class="navelem"><a class="el" href="dir_07e5b87f48f4320347001f82c85f4e84.html">ti</a></li><li class="navelem"><a class="el" href="dir_43e4c3706e9fa2b4c33e3262f8af0c15.html">devices</a></li><li class="navelem"><a class="el" href="dir_2bedc7ddcfead1e35ef6a2ee214c390d.html">msp432e4</a></li><li class="navelem"><a class="el" href="dir_7b1c26a06c9db619344d1b1808fc2b83.html">driverlib</a></li><li class="navelem"><a class="el" href="dir_1aef2308e4b202c538b2d6e8a0dd67b0.html">inc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">hw_emac.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="hw__emac_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// hw_emac.h - Macros used when accessing the EMAC hardware.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// Copyright (c) 2012-2017 Texas Instruments Incorporated.  All rights reserved.</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">// Software License Agreement</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//   Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">//   modification, are permitted provided that the following conditions</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">//   are met:</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">//   Redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">//   notice, this list of conditions and the following disclaimer.</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">//   Redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">//   notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">//   documentation and/or other materials provided with the</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">//   distribution.</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">//   Neither the name of Texas Instruments Incorporated nor the names of</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">//   its contributors may be used to endorse or promote products derived</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">//   from this software without specific prior written permission.</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">// &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#ifndef __HW_EMAC_H__</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#define __HW_EMAC_H__</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">// The following are defines for the EMAC register offsets.</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#ad21c8729a348aa5340f52b03f74f9fc7">   46</a></span>&#160;<span class="preprocessor">#define EMAC_O_CFG              0x00000000  // Ethernet MAC Configuration</span></div><div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#aea8bee10fe0a2e49ed546c8e28323fb8">   47</a></span>&#160;<span class="preprocessor">#define EMAC_O_FRAMEFLTR        0x00000004  // Ethernet MAC Frame Filter</span></div><div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#aed97283bc521d4690f89cb55ad3d9352">   48</a></span>&#160;<span class="preprocessor">#define EMAC_O_HASHTBLH         0x00000008  // Ethernet MAC Hash Table High</span></div><div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a346ffebe3068b77693b27bcf36b0d64b">   49</a></span>&#160;<span class="preprocessor">#define EMAC_O_HASHTBLL         0x0000000C  // Ethernet MAC Hash Table Low</span></div><div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a1cc6799662f573687ed4a46c978f9eaa">   50</a></span>&#160;<span class="preprocessor">#define EMAC_O_MIIADDR          0x00000010  // Ethernet MAC MII Address</span></div><div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#af66cf31de2e4be9b8cebce0f3f9524f4">   51</a></span>&#160;<span class="preprocessor">#define EMAC_O_MIIDATA          0x00000014  // Ethernet MAC MII Data Register</span></div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a78fcf5267abafbcdb0d3bbfaa5b7dd84">   52</a></span>&#160;<span class="preprocessor">#define EMAC_O_FLOWCTL          0x00000018  // Ethernet MAC Flow Control</span></div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a21c0616c7bf6ae0f81e90bf0e3f04ab3">   53</a></span>&#160;<span class="preprocessor">#define EMAC_O_VLANTG           0x0000001C  // Ethernet MAC VLAN Tag</span></div><div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a704a8e5b5d03200f6263f1e039fc2675">   54</a></span>&#160;<span class="preprocessor">#define EMAC_O_STATUS           0x00000024  // Ethernet MAC Status</span></div><div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#aa7db79530deac8bfee314f081d6dc8f2">   55</a></span>&#160;<span class="preprocessor">#define EMAC_O_RWUFF            0x00000028  // Ethernet MAC Remote Wake-Up</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;                                            <span class="comment">// Frame Filter</span></div><div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#abc583c76fabf160df6608111f7574c69">   57</a></span>&#160;<span class="preprocessor">#define EMAC_O_PMTCTLSTAT       0x0000002C  // Ethernet MAC PMT Control and</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;                                            <span class="comment">// Status Register</span></div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a94546983b5ba376845250c48426a2805">   59</a></span>&#160;<span class="preprocessor">#define EMAC_O_LPICTLSTAT       0x00000030  // Ethernet MAC Low Power Idle</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;                                            <span class="comment">// Control and Status Register</span></div><div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a1bcf672d4d99d2262d4e2dcc1731e9ca">   61</a></span>&#160;<span class="preprocessor">#define EMAC_O_LPITIMERCTL      0x00000034  // Ethernet MAC Low Power Idle</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;                                            <span class="comment">// Timer Control Register</span></div><div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a49d93c841dc6a9ef0c42f47f166e6f88">   63</a></span>&#160;<span class="preprocessor">#define EMAC_O_RIS              0x00000038  // Ethernet MAC Raw Interrupt</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;                                            <span class="comment">// Status</span></div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a034279c270006b8f6679d0134a2adc63">   65</a></span>&#160;<span class="preprocessor">#define EMAC_O_IM               0x0000003C  // Ethernet MAC Interrupt Mask</span></div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a725a7ebc4134f6340d35dd3b450b761f">   66</a></span>&#160;<span class="preprocessor">#define EMAC_O_ADDR0H           0x00000040  // Ethernet MAC Address 0 High</span></div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a94d716dc8a0169c10ad7f2aecef0ce24">   67</a></span>&#160;<span class="preprocessor">#define EMAC_O_ADDR0L           0x00000044  // Ethernet MAC Address 0 Low</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;                                            <span class="comment">// Register</span></div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a7a04ced2cc1ad93d5073bae7d9fa33a9">   69</a></span>&#160;<span class="preprocessor">#define EMAC_O_ADDR1H           0x00000048  // Ethernet MAC Address 1 High</span></div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a33d68d586b71ed237cba0a356eec031e">   70</a></span>&#160;<span class="preprocessor">#define EMAC_O_ADDR1L           0x0000004C  // Ethernet MAC Address 1 Low</span></div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a0d6d0b711c46a5204fea3a3c241ff4eb">   71</a></span>&#160;<span class="preprocessor">#define EMAC_O_ADDR2H           0x00000050  // Ethernet MAC Address 2 High</span></div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a54a9d397c95664743c7542f444146371">   72</a></span>&#160;<span class="preprocessor">#define EMAC_O_ADDR2L           0x00000054  // Ethernet MAC Address 2 Low</span></div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a8ce7bc31db30896a937f82c28113bdf1">   73</a></span>&#160;<span class="preprocessor">#define EMAC_O_ADDR3H           0x00000058  // Ethernet MAC Address 3 High</span></div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a4b9752466c090a5615587b869446a999">   74</a></span>&#160;<span class="preprocessor">#define EMAC_O_ADDR3L           0x0000005C  // Ethernet MAC Address 3 Low</span></div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a0dfd206dcebcc52a40df452ed78bacfb">   75</a></span>&#160;<span class="preprocessor">#define EMAC_O_WDOGTO           0x000000DC  // Ethernet MAC Watchdog Timeout</span></div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a110aeac8345b7188ea7878931104a906">   76</a></span>&#160;<span class="preprocessor">#define EMAC_O_MMCCTRL          0x00000100  // Ethernet MAC MMC Control</span></div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a354cf75638eb37bf5a0ca0192a3c3705">   77</a></span>&#160;<span class="preprocessor">#define EMAC_O_MMCRXRIS         0x00000104  // Ethernet MAC MMC Receive Raw</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;                                            <span class="comment">// Interrupt Status</span></div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a2a1bc7d70a2e20246ab30cb3047eeeaf">   79</a></span>&#160;<span class="preprocessor">#define EMAC_O_MMCTXRIS         0x00000108  // Ethernet MAC MMC Transmit Raw</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;                                            <span class="comment">// Interrupt Status</span></div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#abd4fb49a963c31bb34455f366c04398a">   81</a></span>&#160;<span class="preprocessor">#define EMAC_O_MMCRXIM          0x0000010C  // Ethernet MAC MMC Receive</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;                                            <span class="comment">// Interrupt Mask</span></div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a18f0aede85ae0bc778bce2874d04ab53">   83</a></span>&#160;<span class="preprocessor">#define EMAC_O_MMCTXIM          0x00000110  // Ethernet MAC MMC Transmit</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;                                            <span class="comment">// Interrupt Mask</span></div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#afb3df6587133d60307f323a0a990c5a7">   85</a></span>&#160;<span class="preprocessor">#define EMAC_O_TXCNTGB          0x00000118  // Ethernet MAC Transmit Frame</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;                                            <span class="comment">// Count for Good and Bad Frames</span></div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a692d0a697e6f702eeac2423ac1cd72b8">   87</a></span>&#160;<span class="preprocessor">#define EMAC_O_TXCNTSCOL        0x0000014C  // Ethernet MAC Transmit Frame</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;                                            <span class="comment">// Count for Frames Transmitted</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;                                            <span class="comment">// after Single Collision</span></div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a0823e8d983965ce33b63275515c75c42">   90</a></span>&#160;<span class="preprocessor">#define EMAC_O_TXCNTMCOL        0x00000150  // Ethernet MAC Transmit Frame</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;                                            <span class="comment">// Count for Frames Transmitted</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;                                            <span class="comment">// after Multiple Collisions</span></div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#af5add2e7ea78ce39a125d31dd9dcc355">   93</a></span>&#160;<span class="preprocessor">#define EMAC_O_TXOCTCNTG        0x00000164  // Ethernet MAC Transmit Octet</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;                                            <span class="comment">// Count Good</span></div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#aaaad59619b2fc12924983a9603958061">   95</a></span>&#160;<span class="preprocessor">#define EMAC_O_RXCNTGB          0x00000180  // Ethernet MAC Receive Frame Count</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;                                            <span class="comment">// for Good and Bad Frames</span></div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a0274783fbef337aead55d8d7cbcc90a6">   97</a></span>&#160;<span class="preprocessor">#define EMAC_O_RXCNTCRCERR      0x00000194  // Ethernet MAC Receive Frame Count</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;                                            <span class="comment">// for CRC Error Frames</span></div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a3965c0183ba256c3b4aca2569484910b">   99</a></span>&#160;<span class="preprocessor">#define EMAC_O_RXCNTALGNERR     0x00000198  // Ethernet MAC Receive Frame Count</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;                                            <span class="comment">// for Alignment Error Frames</span></div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a0ff3cede70964f50e0bc5bb35bc6d353">  101</a></span>&#160;<span class="preprocessor">#define EMAC_O_RXCNTGUNI        0x000001C4  // Ethernet MAC Receive Frame Count</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;                                            <span class="comment">// for Good Unicast Frames</span></div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#ad8d0be054ea998f7a1839015805af89a">  103</a></span>&#160;<span class="preprocessor">#define EMAC_O_VLNINCREP        0x00000584  // Ethernet MAC VLAN Tag Inclusion</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;                                            <span class="comment">// or Replacement</span></div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a9101c73088f6e9b6a5b603cbb79d7692">  105</a></span>&#160;<span class="preprocessor">#define EMAC_O_VLANHASH         0x00000588  // Ethernet MAC VLAN Hash Table</span></div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#ad90f4d80c14554b267adc47644e296af">  106</a></span>&#160;<span class="preprocessor">#define EMAC_O_TIMSTCTRL        0x00000700  // Ethernet MAC Timestamp Control</span></div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a1a180765640e3b07ed790d0969f512eb">  107</a></span>&#160;<span class="preprocessor">#define EMAC_O_SUBSECINC        0x00000704  // Ethernet MAC Sub-Second</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;                                            <span class="comment">// Increment</span></div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a975c8ec3ad1c78bf7f7bdedf7357ff12">  109</a></span>&#160;<span class="preprocessor">#define EMAC_O_TIMSEC           0x00000708  // Ethernet MAC System Time -</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;                                            <span class="comment">// Seconds</span></div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a3f69d0aab53bf92045c368d9ec65bccc">  111</a></span>&#160;<span class="preprocessor">#define EMAC_O_TIMNANO          0x0000070C  // Ethernet MAC System Time -</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;                                            <span class="comment">// Nanoseconds</span></div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a4c8cf975c9b7c0cef9f7293ee1c0bcae">  113</a></span>&#160;<span class="preprocessor">#define EMAC_O_TIMSECU          0x00000710  // Ethernet MAC System Time -</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;                                            <span class="comment">// Seconds Update</span></div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a1df8336a4452d2b7d9b846b202a2dd96">  115</a></span>&#160;<span class="preprocessor">#define EMAC_O_TIMNANOU         0x00000714  // Ethernet MAC System Time -</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;                                            <span class="comment">// Nanoseconds Update</span></div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a61f354343d99d6fc55ebd557b5c90504">  117</a></span>&#160;<span class="preprocessor">#define EMAC_O_TIMADD           0x00000718  // Ethernet MAC Timestamp Addend</span></div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#ab2dd33f12f8542d343adbead787d3376">  118</a></span>&#160;<span class="preprocessor">#define EMAC_O_TARGSEC          0x0000071C  // Ethernet MAC Target Time Seconds</span></div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a270fd0915a869d5e2b0ac39b6f08c06b">  119</a></span>&#160;<span class="preprocessor">#define EMAC_O_TARGNANO         0x00000720  // Ethernet MAC Target Time</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;                                            <span class="comment">// Nanoseconds</span></div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a2053d2960d2697cb9242ee197bca3213">  121</a></span>&#160;<span class="preprocessor">#define EMAC_O_HWORDSEC         0x00000724  // Ethernet MAC System Time-Higher</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;                                            <span class="comment">// Word Seconds</span></div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a617301a9ca332f94605bfdba0b0a00bf">  123</a></span>&#160;<span class="preprocessor">#define EMAC_O_TIMSTAT          0x00000728  // Ethernet MAC Timestamp Status</span></div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a86b008bb620fa16fc1894d16c3ada456">  124</a></span>&#160;<span class="preprocessor">#define EMAC_O_PPSCTRL          0x0000072C  // Ethernet MAC PPS Control</span></div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#ab7e7e226d072d7238ece1eff6177a146">  125</a></span>&#160;<span class="preprocessor">#define EMAC_O_PPS0INTVL        0x00000760  // Ethernet MAC PPS0 Interval</span></div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#ae4f326c43f262afb41718d11de80ae63">  126</a></span>&#160;<span class="preprocessor">#define EMAC_O_PPS0WIDTH        0x00000764  // Ethernet MAC PPS0 Width</span></div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a47c18b030acfaa121cbc15977230e0ab">  127</a></span>&#160;<span class="preprocessor">#define EMAC_O_DMABUSMOD        0x00000C00  // Ethernet MAC DMA Bus Mode</span></div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#af9a6225c53d036b9233209110b24fbf0">  128</a></span>&#160;<span class="preprocessor">#define EMAC_O_TXPOLLD          0x00000C04  // Ethernet MAC Transmit Poll</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;                                            <span class="comment">// Demand</span></div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#aad3d8bb409878254f7fb2ad1d798b0a3">  130</a></span>&#160;<span class="preprocessor">#define EMAC_O_RXPOLLD          0x00000C08  // Ethernet MAC Receive Poll Demand</span></div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#aa1aff62844a662a41bdfbb9012c3ac45">  131</a></span>&#160;<span class="preprocessor">#define EMAC_O_RXDLADDR         0x00000C0C  // Ethernet MAC Receive Descriptor</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;                                            <span class="comment">// List Address</span></div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#aca73bbf0cf7795a0e92c7bffabfd816b">  133</a></span>&#160;<span class="preprocessor">#define EMAC_O_TXDLADDR         0x00000C10  // Ethernet MAC Transmit Descriptor</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;                                            <span class="comment">// List Address</span></div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a4325baf434a6eb4802f9290bc81c8fa4">  135</a></span>&#160;<span class="preprocessor">#define EMAC_O_DMARIS           0x00000C14  // Ethernet MAC DMA Interrupt</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;                                            <span class="comment">// Status</span></div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#aee3189d6cfaa8e8435cf387bb3067de2">  137</a></span>&#160;<span class="preprocessor">#define EMAC_O_DMAOPMODE        0x00000C18  // Ethernet MAC DMA Operation Mode</span></div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a1daa016d9570cb773772c49cc284ebbf">  138</a></span>&#160;<span class="preprocessor">#define EMAC_O_DMAIM            0x00000C1C  // Ethernet MAC DMA Interrupt Mask</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;                                            <span class="comment">// Register</span></div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#aab995252c116f75bc81f32cd07d0308e">  140</a></span>&#160;<span class="preprocessor">#define EMAC_O_MFBOC            0x00000C20  // Ethernet MAC Missed Frame and</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;                                            <span class="comment">// Buffer Overflow Counter</span></div><div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#aa2f39f6db21cfca4bb349249d802f0d8">  142</a></span>&#160;<span class="preprocessor">#define EMAC_O_RXINTWDT         0x00000C24  // Ethernet MAC Receive Interrupt</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;                                            <span class="comment">// Watchdog Timer</span></div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#ace26a6e2cce12bb39986d3f8bbf040c6">  144</a></span>&#160;<span class="preprocessor">#define EMAC_O_HOSTXDESC        0x00000C48  // Ethernet MAC Current Host</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;                                            <span class="comment">// Transmit Descriptor</span></div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#ab0e234fc8180dc0031b24e9eecc370e5">  146</a></span>&#160;<span class="preprocessor">#define EMAC_O_HOSRXDESC        0x00000C4C  // Ethernet MAC Current Host</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;                                            <span class="comment">// Receive Descriptor</span></div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a64fb406b0b85c2b33d1d84007b3c3c35">  148</a></span>&#160;<span class="preprocessor">#define EMAC_O_HOSTXBA          0x00000C50  // Ethernet MAC Current Host</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;                                            <span class="comment">// Transmit Buffer Address</span></div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a3447452a897cb985fb1a1a42cd5ecc67">  150</a></span>&#160;<span class="preprocessor">#define EMAC_O_HOSRXBA          0x00000C54  // Ethernet MAC Current Host</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;                                            <span class="comment">// Receive Buffer Address</span></div><div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a7016f9923269c5d089d8a52cdd12b88e">  152</a></span>&#160;<span class="preprocessor">#define EMAC_O_PP               0x00000FC0  // Ethernet MAC Peripheral Property</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;                                            <span class="comment">// Register</span></div><div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a49d32209426d10ec4ccc030564458120">  154</a></span>&#160;<span class="preprocessor">#define EMAC_O_PC               0x00000FC4  // Ethernet MAC Peripheral</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;                                            <span class="comment">// Configuration Register</span></div><div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a14453f1eb729cc538aeceb94156a38a0">  156</a></span>&#160;<span class="preprocessor">#define EMAC_O_CC               0x00000FC8  // Ethernet MAC Clock Configuration</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;                                            <span class="comment">// Register</span></div><div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a831434012e62c3327d5f76295437052d">  158</a></span>&#160;<span class="preprocessor">#define EMAC_O_EPHYRIS          0x00000FD0  // Ethernet PHY Raw Interrupt</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;                                            <span class="comment">// Status</span></div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#aae868e2f088c7e56e858dc8449810aec">  160</a></span>&#160;<span class="preprocessor">#define EMAC_O_EPHYIM           0x00000FD4  // Ethernet PHY Interrupt Mask</span></div><div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a8c7cdd171b3317553d93e7e9ccb8c864">  161</a></span>&#160;<span class="preprocessor">#define EMAC_O_EPHYMISC         0x00000FD8  // Ethernet PHY Masked Interrupt</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;                                            <span class="comment">// Status and Clear</span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="comment">// The following are defines for the bit fields in the EMAC_O_CFG register.</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a3aeb293a589f3aff30c458857e421095">  169</a></span>&#160;<span class="preprocessor">#define EMAC_CFG_TWOKPEN        0x08000000  // IEEE 802</span></div><div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a7e7253f2130ec6693a9c9cbc949706d7">  170</a></span>&#160;<span class="preprocessor">#define EMAC_CFG_CST            0x02000000  // CRC Stripping for Type Frames</span></div><div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#aa03fdd438a5afbb58b199d80b18a1b45">  171</a></span>&#160;<span class="preprocessor">#define EMAC_CFG_WDDIS          0x00800000  // Watchdog Disable</span></div><div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a4c76e28621a704d4ca44d1f5b7603f5b">  172</a></span>&#160;<span class="preprocessor">#define EMAC_CFG_JD             0x00400000  // Jabber Disable</span></div><div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#ab592790537b347091f12b6229ce18747">  173</a></span>&#160;<span class="preprocessor">#define EMAC_CFG_JFEN           0x00100000  // Jumbo Frame Enable</span></div><div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a431a1f9a4b55174d81c642a55829a3d0">  174</a></span>&#160;<span class="preprocessor">#define EMAC_CFG_IFG_M          0x000E0000  // Inter-Frame Gap (IFG)</span></div><div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#ace33852139706393c4e7054e16cd0345">  175</a></span>&#160;<span class="preprocessor">#define EMAC_CFG_IFG_96         0x00000000  // 96 bit times</span></div><div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#aa2eab39ee8bcc93a6141fefbc0ac8a32">  176</a></span>&#160;<span class="preprocessor">#define EMAC_CFG_IFG_88         0x00020000  // 88 bit times</span></div><div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#aeb06c3b48467aaaad59eece553acd4f2">  177</a></span>&#160;<span class="preprocessor">#define EMAC_CFG_IFG_80         0x00040000  // 80 bit times</span></div><div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#ad65a784075907ddd82e7227509970be0">  178</a></span>&#160;<span class="preprocessor">#define EMAC_CFG_IFG_72         0x00060000  // 72 bit times</span></div><div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a05ab31a59300eaff30990f4752009d40">  179</a></span>&#160;<span class="preprocessor">#define EMAC_CFG_IFG_64         0x00080000  // 64 bit times</span></div><div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#aacebaef82f7b76bff6c4213eb2476e76">  180</a></span>&#160;<span class="preprocessor">#define EMAC_CFG_IFG_56         0x000A0000  // 56 bit times</span></div><div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a25159902f99c840cfc8fc91d26410655">  181</a></span>&#160;<span class="preprocessor">#define EMAC_CFG_IFG_48         0x000C0000  // 48 bit times</span></div><div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a9764646adb847b0d4426db3d3569653d">  182</a></span>&#160;<span class="preprocessor">#define EMAC_CFG_IFG_40         0x000E0000  // 40 bit times</span></div><div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#ad5df59f5a8bcea032f11d494175ce042">  183</a></span>&#160;<span class="preprocessor">#define EMAC_CFG_DISCRS         0x00010000  // Disable Carrier Sense During</span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;                                            <span class="comment">// Transmission</span></div><div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a6ff1733a3af5dcda2031d4e9e9d49466">  185</a></span>&#160;<span class="preprocessor">#define EMAC_CFG_PS             0x00008000  // Port Select</span></div><div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#ad0540ad3e1b331803a811c8c0960ce85">  186</a></span>&#160;<span class="preprocessor">#define EMAC_CFG_FES            0x00004000  // Speed</span></div><div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a518dee2fd9b0cfd39eb008c8c5f05234">  187</a></span>&#160;<span class="preprocessor">#define EMAC_CFG_DRO            0x00002000  // Disable Receive Own</span></div><div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#ac0fc5948189fbde0b2fb6c4dd833e563">  188</a></span>&#160;<span class="preprocessor">#define EMAC_CFG_LOOPBM         0x00001000  // Loopback Mode</span></div><div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#afb4bda5deeb2c5fb46c826b35b954497">  189</a></span>&#160;<span class="preprocessor">#define EMAC_CFG_DUPM           0x00000800  // Duplex Mode</span></div><div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#ab8cc64598722bc0bb663dd20b5ab1415">  190</a></span>&#160;<span class="preprocessor">#define EMAC_CFG_IPC            0x00000400  // Checksum Offload</span></div><div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#aaa0382798d72f508814831a37cde1212">  191</a></span>&#160;<span class="preprocessor">#define EMAC_CFG_DR             0x00000200  // Disable Retry</span></div><div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a5c02132f8d86bd03b51e629aec3dd62f">  192</a></span>&#160;<span class="preprocessor">#define EMAC_CFG_ACS            0x00000080  // Automatic Pad or CRC Stripping</span></div><div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a8bc5eef3eb90c8a3942cfadcce6f3ee0">  193</a></span>&#160;<span class="preprocessor">#define EMAC_CFG_BL_M           0x00000060  // Back-Off Limit</span></div><div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#ac030aa3a6e3d1ef2f7715733e4fa7d3d">  194</a></span>&#160;<span class="preprocessor">#define EMAC_CFG_BL_1024        0x00000000  // k = min (n,10)</span></div><div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a349812441aef7b91fa9daab4be454149">  195</a></span>&#160;<span class="preprocessor">#define EMAC_CFG_BL_256         0x00000020  // k = min (n,8)</span></div><div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#afed2f086b0acbfeca4416d39913c0975">  196</a></span>&#160;<span class="preprocessor">#define EMAC_CFG_BL_8           0x00000040  // k = min (n,4)</span></div><div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#aad7b7f997338ae6de5cee57d6abbb620">  197</a></span>&#160;<span class="preprocessor">#define EMAC_CFG_BL_2           0x00000060  // k = min (n,1)</span></div><div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#aff46f8ec45feab2b2d94d2239febf67d">  198</a></span>&#160;<span class="preprocessor">#define EMAC_CFG_DC             0x00000010  // Deferral Check</span></div><div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#ad43cb51de523752753a4d4b6473816a5">  199</a></span>&#160;<span class="preprocessor">#define EMAC_CFG_TE             0x00000008  // Transmitter Enable</span></div><div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a5f5931f1864e289f169bcfe2c4574c57">  200</a></span>&#160;<span class="preprocessor">#define EMAC_CFG_RE             0x00000004  // Receiver Enable</span></div><div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a17e20004c284ff3fe0a16b9ef95fbfc9">  201</a></span>&#160;<span class="preprocessor">#define EMAC_CFG_PRELEN_M       0x00000003  // Preamble Length for Transmit</span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;                                            <span class="comment">// Frames</span></div><div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#ad9aaa0ad79eacca5a818f5d900541c0a">  203</a></span>&#160;<span class="preprocessor">#define EMAC_CFG_PRELEN_7       0x00000000  // 7 bytes of preamble</span></div><div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#aa9300125faca2a1cbd23dd91848fd075">  204</a></span>&#160;<span class="preprocessor">#define EMAC_CFG_PRELEN_5       0x00000001  // 5 bytes of preamble</span></div><div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a74068fc293da0f9d5db1f9d3ffdf752d">  205</a></span>&#160;<span class="preprocessor">#define EMAC_CFG_PRELEN_3       0x00000002  // 3 bytes of preamble</span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="comment">// The following are defines for the bit fields in the EMAC_O_FRAMEFLTR</span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a94ef9d2b8f160a9f6b35820adeca6617">  213</a></span>&#160;<span class="preprocessor">#define EMAC_FRAMEFLTR_RA       0x80000000  // Receive All</span></div><div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a7fb3aeb89bf41f7e936f556cf80490dd">  214</a></span>&#160;<span class="preprocessor">#define EMAC_FRAMEFLTR_VTFE     0x00010000  // VLAN Tag Filter Enable</span></div><div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a4171d3e635620c76fe04e52b3b82feec">  215</a></span>&#160;<span class="preprocessor">#define EMAC_FRAMEFLTR_HPF      0x00000400  // Hash or Perfect Filter</span></div><div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#ab4ee84ecd6c9d88e27629fea623a15fd">  216</a></span>&#160;<span class="preprocessor">#define EMAC_FRAMEFLTR_SAF      0x00000200  // Source Address Filter Enable</span></div><div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a45eac0a2c01b13d372830b649f068b6a">  217</a></span>&#160;<span class="preprocessor">#define EMAC_FRAMEFLTR_SAIF     0x00000100  // Source Address (SA) Inverse</span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;                                            <span class="comment">// Filtering</span></div><div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#af3fbe75614e85f260f7277a7a555ded5">  219</a></span>&#160;<span class="preprocessor">#define EMAC_FRAMEFLTR_PCF_M    0x000000C0  // Pass Control Frames</span></div><div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#ac42a359e7e1330935d558de9623570b7">  220</a></span>&#160;<span class="preprocessor">#define EMAC_FRAMEFLTR_PCF_ALL  0x00000000  // The MAC filters all control</span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;                                            <span class="comment">// frames from reaching application</span></div><div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#affa9aac394e2bdd28c2efc80160b364a">  222</a></span>&#160;<span class="preprocessor">#define EMAC_FRAMEFLTR_PCF_PAUSE                                              \</span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="preprocessor">                                0x00000040  // MAC forwards all control frames</span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;                                            <span class="comment">// except PAUSE control frames to</span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;                                            <span class="comment">// application even if they fail</span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;                                            <span class="comment">// the address filter</span></div><div class="line"><a name="l00227"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a9490665a304af425fa276dedb0597f1a">  227</a></span>&#160;<span class="preprocessor">#define EMAC_FRAMEFLTR_PCF_NONE 0x00000080  // MAC forwards all control frames</span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;                                            <span class="comment">// to application even if they fail</span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;                                            <span class="comment">// the address Filter</span></div><div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a623f82a2676acdf5c7fc3fcb263a6efb">  230</a></span>&#160;<span class="preprocessor">#define EMAC_FRAMEFLTR_PCF_ADDR 0x000000C0  // MAC forwards control frames that</span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;                                            <span class="comment">// pass the address Filter</span></div><div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a8a0a86c5ec78d81fd06e72ce0b13dec3">  232</a></span>&#160;<span class="preprocessor">#define EMAC_FRAMEFLTR_DBF      0x00000020  // Disable Broadcast Frames</span></div><div class="line"><a name="l00233"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a882fb999dc2778bd0b01a0003fbe82f7">  233</a></span>&#160;<span class="preprocessor">#define EMAC_FRAMEFLTR_PM       0x00000010  // Pass All Multicast</span></div><div class="line"><a name="l00234"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#ae274488c4a6a2d9b6d523454253beb5f">  234</a></span>&#160;<span class="preprocessor">#define EMAC_FRAMEFLTR_DAIF     0x00000008  // Destination Address (DA) Inverse</span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;                                            <span class="comment">// Filtering</span></div><div class="line"><a name="l00236"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a194fb4afd3e26ca9ac796d88b60de184">  236</a></span>&#160;<span class="preprocessor">#define EMAC_FRAMEFLTR_HMC      0x00000004  // Hash Multicast</span></div><div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#ad7cdc4a2e60ca663c620a468a6d88a5a">  237</a></span>&#160;<span class="preprocessor">#define EMAC_FRAMEFLTR_HUC      0x00000002  // Hash Unicast</span></div><div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#ae5b59ca0f3e2814b7f7b24cd92a4eaff">  238</a></span>&#160;<span class="preprocessor">#define EMAC_FRAMEFLTR_PR       0x00000001  // Promiscuous Mode</span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="comment">// The following are defines for the bit fields in the EMAC_O_HASHTBLH</span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00246"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#ad3096b29768e0fa005cfb5966eae3819">  246</a></span>&#160;<span class="preprocessor">#define EMAC_HASHTBLH_HTH_M     0xFFFFFFFF  // Hash Table High</span></div><div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#ae81598cab1d0cd4c2995cf9402c345ae">  247</a></span>&#160;<span class="preprocessor">#define EMAC_HASHTBLH_HTH_S     0</span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="comment">// The following are defines for the bit fields in the EMAC_O_HASHTBLL</span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#aa38f8582c3a7ecf745af9ecd4fddede2">  255</a></span>&#160;<span class="preprocessor">#define EMAC_HASHTBLL_HTL_M     0xFFFFFFFF  // Hash Table Low</span></div><div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#acffae3b92e11c82ec0832a0a86f639b7">  256</a></span>&#160;<span class="preprocessor">#define EMAC_HASHTBLL_HTL_S     0</span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="comment">// The following are defines for the bit fields in the EMAC_O_MIIADDR register.</span></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a716b984b58dbb1068147814f1a2ac590">  263</a></span>&#160;<span class="preprocessor">#define EMAC_MIIADDR_PLA_M      0x0000F800  // Physical Layer Address</span></div><div class="line"><a name="l00264"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#ab603a3a1c3f2534740da5cd1c0e47a23">  264</a></span>&#160;<span class="preprocessor">#define EMAC_MIIADDR_MII_M      0x000007C0  // MII Register</span></div><div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a27f41a621a6fe1618624cf6084d43bec">  265</a></span>&#160;<span class="preprocessor">#define EMAC_MIIADDR_CR_M       0x0000003C  // Clock Reference Frequency</span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;                                            <span class="comment">// Selection</span></div><div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#ad77a9664ce2115c1540df1a3d8fc4441">  267</a></span>&#160;<span class="preprocessor">#define EMAC_MIIADDR_CR_60_100  0x00000000  // The frequency of the System</span></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;                                            <span class="comment">// Clock is 60 to 100 MHz providing</span></div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;                                            <span class="comment">// a MDIO clock of SYSCLK/42</span></div><div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a7d9dc68a5f879e0437bdbbb89ac1a82a">  270</a></span>&#160;<span class="preprocessor">#define EMAC_MIIADDR_CR_100_150 0x00000004  // The frequency of the System</span></div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;                                            <span class="comment">// Clock is 100 to 150 MHz</span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;                                            <span class="comment">// providing a MDIO clock of</span></div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;                                            <span class="comment">// SYSCLK/62</span></div><div class="line"><a name="l00274"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a50480677f0ca21208371008cadf11f16">  274</a></span>&#160;<span class="preprocessor">#define EMAC_MIIADDR_CR_20_35   0x00000008  // The frequency of the System</span></div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;                                            <span class="comment">// Clock is 20-35 MHz providing a</span></div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;                                            <span class="comment">// MDIO clock of System Clock/16</span></div><div class="line"><a name="l00277"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#af8c8ddea3c6793d9cec4d52f297ca260">  277</a></span>&#160;<span class="preprocessor">#define EMAC_MIIADDR_CR_35_60   0x0000000C  // The frequency of the System</span></div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;                                            <span class="comment">// Clock is 35 to 60 MHz providing</span></div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;                                            <span class="comment">// a MDIO clock of System Clock/26</span></div><div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#af532f238631b1e32e7c4a178c5c6cebe">  280</a></span>&#160;<span class="preprocessor">#define EMAC_MIIADDR_MIIW       0x00000002  // MII Write</span></div><div class="line"><a name="l00281"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#ab9f4725bb7c47f80af2216824966050d">  281</a></span>&#160;<span class="preprocessor">#define EMAC_MIIADDR_MIIB       0x00000001  // MII Busy</span></div><div class="line"><a name="l00282"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#af71e8304fd8898ae1f495c260437f4ff">  282</a></span>&#160;<span class="preprocessor">#define EMAC_MIIADDR_PLA_S      11</span></div><div class="line"><a name="l00283"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a93b6744e5dda2b53621e64af27ad95b9">  283</a></span>&#160;<span class="preprocessor">#define EMAC_MIIADDR_MII_S      6</span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="comment">// The following are defines for the bit fields in the EMAC_O_MIIDATA register.</span></div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00290"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#af087923cd72d7b2c198c085cf401cc42">  290</a></span>&#160;<span class="preprocessor">#define EMAC_MIIDATA_DATA_M     0x0000FFFF  // MII Data</span></div><div class="line"><a name="l00291"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a654bee9faebeb9ee94d0674ef148f48e">  291</a></span>&#160;<span class="preprocessor">#define EMAC_MIIDATA_DATA_S     0</span></div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="comment">// The following are defines for the bit fields in the EMAC_O_FLOWCTL register.</span></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00298"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a96dfc17778d2759da7b10de20d94afcb">  298</a></span>&#160;<span class="preprocessor">#define EMAC_FLOWCTL_PT_M       0xFFFF0000  // Pause Time</span></div><div class="line"><a name="l00299"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a1b7d112147f019dacca80fb19b2ff7a4">  299</a></span>&#160;<span class="preprocessor">#define EMAC_FLOWCTL_DZQP       0x00000080  // Disable Zero-Quanta Pause</span></div><div class="line"><a name="l00300"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#aa11afa0f7a885e046751f9553b3ca4cf">  300</a></span>&#160;<span class="preprocessor">#define EMAC_FLOWCTL_UP         0x00000008  // Unicast Pause Frame Detect</span></div><div class="line"><a name="l00301"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a7cbe2cdac5c919e100fe42eb32995309">  301</a></span>&#160;<span class="preprocessor">#define EMAC_FLOWCTL_RFE        0x00000004  // Receive Flow Control Enable</span></div><div class="line"><a name="l00302"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a47c7f1b74549f936bdf9d4535933d689">  302</a></span>&#160;<span class="preprocessor">#define EMAC_FLOWCTL_TFE        0x00000002  // Transmit Flow Control Enable</span></div><div class="line"><a name="l00303"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a9a5c13f7e1cca247675f15e8abe957ea">  303</a></span>&#160;<span class="preprocessor">#define EMAC_FLOWCTL_FCBBPA     0x00000001  // Flow Control Busy or</span></div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;                                            <span class="comment">// Back-pressure Activate</span></div><div class="line"><a name="l00305"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a2e444284b811cd55a1127cc98a5b63a5">  305</a></span>&#160;<span class="preprocessor">#define EMAC_FLOWCTL_PT_S       16</span></div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="comment">// The following are defines for the bit fields in the EMAC_O_VLANTG register.</span></div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00312"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a18f29c54e5a20b83efbe7c714d5e7505">  312</a></span>&#160;<span class="preprocessor">#define EMAC_VLANTG_VTHM        0x00080000  // VLAN Tag Hash Table Match Enable</span></div><div class="line"><a name="l00313"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a99fb95d50073d2ba962ce1f20edacddd">  313</a></span>&#160;<span class="preprocessor">#define EMAC_VLANTG_ESVL        0x00040000  // Enable S-VLAN</span></div><div class="line"><a name="l00314"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a60175d8ad10ff66959dfb7a69e8f203b">  314</a></span>&#160;<span class="preprocessor">#define EMAC_VLANTG_VTIM        0x00020000  // VLAN Tag Inverse Match Enable</span></div><div class="line"><a name="l00315"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a636a3d2a96b43b8171483a5fe71003b2">  315</a></span>&#160;<span class="preprocessor">#define EMAC_VLANTG_ETV         0x00010000  // Enable 12-Bit VLAN Tag</span></div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;                                            <span class="comment">// Comparison</span></div><div class="line"><a name="l00317"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#afb210b2f351460cdfa38b830953b26c7">  317</a></span>&#160;<span class="preprocessor">#define EMAC_VLANTG_VL_M        0x0000FFFF  // VLAN Tag Identifier for Receive</span></div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;                                            <span class="comment">// Frames</span></div><div class="line"><a name="l00319"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#ac620b68b3d6b6da7f1654376c76ed63e">  319</a></span>&#160;<span class="preprocessor">#define EMAC_VLANTG_VL_S        0</span></div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="comment">// The following are defines for the bit fields in the EMAC_O_STATUS register.</span></div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00326"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a6a77be08e6f4e8f2c3a8a3118b8abef1">  326</a></span>&#160;<span class="preprocessor">#define EMAC_STATUS_TXFF        0x02000000  // TX/RX Controller TX FIFO Full</span></div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;                                            <span class="comment">// Status</span></div><div class="line"><a name="l00328"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a9f566dca338690dc269697e20fbf5539">  328</a></span>&#160;<span class="preprocessor">#define EMAC_STATUS_TXFE        0x01000000  // TX/RX Controller TX FIFO Not</span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;                                            <span class="comment">// Empty Status</span></div><div class="line"><a name="l00330"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a766d8154edcde223fd5e80d72be6d914">  330</a></span>&#160;<span class="preprocessor">#define EMAC_STATUS_TWC         0x00400000  // TX/RX Controller TX FIFO Write</span></div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;                                            <span class="comment">// Controller Active Status</span></div><div class="line"><a name="l00332"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a5574bea6fd237730cf849aa7b054c414">  332</a></span>&#160;<span class="preprocessor">#define EMAC_STATUS_TRC_M       0x00300000  // TX/RX Controller&#39;s TX FIFO Read</span></div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;                                            <span class="comment">// Controller Status</span></div><div class="line"><a name="l00334"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a8d13f2da809eca53f207ac089e2af032">  334</a></span>&#160;<span class="preprocessor">#define EMAC_STATUS_TRC_IDLE    0x00000000  // IDLE state</span></div><div class="line"><a name="l00335"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a1d18c84f7649a4837ad91bcb40fabaeb">  335</a></span>&#160;<span class="preprocessor">#define EMAC_STATUS_TRC_READ    0x00100000  // READ state (transferring data to</span></div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;                                            <span class="comment">// MAC transmitter)</span></div><div class="line"><a name="l00337"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#aad3b854801ad9e23da3d143bd254bbae">  337</a></span>&#160;<span class="preprocessor">#define EMAC_STATUS_TRC_WAIT    0x00200000  // Waiting for TX Status from MAC</span></div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;                                            <span class="comment">// transmitter</span></div><div class="line"><a name="l00339"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a6fbed719b35726ee7e4b8e6512a1ab6c">  339</a></span>&#160;<span class="preprocessor">#define EMAC_STATUS_TRC_WRFLUSH 0x00300000  // Writing the received TX Status</span></div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;                                            <span class="comment">// or flushing the TX FIFO</span></div><div class="line"><a name="l00341"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a63c663eabc2a96f7d9c0767e0a020e3b">  341</a></span>&#160;<span class="preprocessor">#define EMAC_STATUS_TXPAUSED    0x00080000  // MAC Transmitter PAUSE</span></div><div class="line"><a name="l00342"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a49abc0d9a91e350e69b93fffd444edce">  342</a></span>&#160;<span class="preprocessor">#define EMAC_STATUS_TFC_M       0x00060000  // MAC Transmit Frame Controller</span></div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;                                            <span class="comment">// Status</span></div><div class="line"><a name="l00344"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#adce94119f0a0f6c8ef85b541c719616f">  344</a></span>&#160;<span class="preprocessor">#define EMAC_STATUS_TFC_IDLE    0x00000000  // IDLE state</span></div><div class="line"><a name="l00345"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#aaa92e42b64f1a77c50c688c87aabaa40">  345</a></span>&#160;<span class="preprocessor">#define EMAC_STATUS_TFC_STATUS  0x00020000  // Waiting for status of previous</span></div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;                                            <span class="comment">// frame or IFG or backoff period</span></div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;                                            <span class="comment">// to be over</span></div><div class="line"><a name="l00348"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a1ce033829b9f837edc6a5baf1ef83637">  348</a></span>&#160;<span class="preprocessor">#define EMAC_STATUS_TFC_PAUSE   0x00040000  // Generating and transmitting a</span></div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;                                            <span class="comment">// PAUSE control frame (in the</span></div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;                                            <span class="comment">// full-duplex mode)</span></div><div class="line"><a name="l00351"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#ab5b6f15edbbe17cb135788e82a5324be">  351</a></span>&#160;<span class="preprocessor">#define EMAC_STATUS_TFC_INPUT   0x00060000  // Transferring input frame for</span></div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;                                            <span class="comment">// transmission</span></div><div class="line"><a name="l00353"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a1d4a104f4c57f2530417c411f7f056d3">  353</a></span>&#160;<span class="preprocessor">#define EMAC_STATUS_TPE         0x00010000  // MAC MII Transmit Protocol Engine</span></div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;                                            <span class="comment">// Status</span></div><div class="line"><a name="l00355"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#ab025d93f44ed8ea7028c69cfe95f7368">  355</a></span>&#160;<span class="preprocessor">#define EMAC_STATUS_RXF_M       0x00000300  // TX/RX Controller RX FIFO</span></div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;                                            <span class="comment">// Fill-level Status</span></div><div class="line"><a name="l00357"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a0f134e4cb6e4a147488252273501885a">  357</a></span>&#160;<span class="preprocessor">#define EMAC_STATUS_RXF_EMPTY   0x00000000  // RX FIFO Empty</span></div><div class="line"><a name="l00358"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a7bcdba7b1b2b21943fd8fc49b5a01e12">  358</a></span>&#160;<span class="preprocessor">#define EMAC_STATUS_RXF_BELOW   0x00000100  // RX FIFO fill level is below the</span></div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;                                            <span class="comment">// flow-control deactivate</span></div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;                                            <span class="comment">// threshold</span></div><div class="line"><a name="l00361"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a2aa30a35f7c7d3fc3982fb94f88876c5">  361</a></span>&#160;<span class="preprocessor">#define EMAC_STATUS_RXF_ABOVE   0x00000200  // RX FIFO fill level is above the</span></div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;                                            <span class="comment">// flow-control activate threshold</span></div><div class="line"><a name="l00363"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a0294240ce2571db3f9bdea6c9ce7ac43">  363</a></span>&#160;<span class="preprocessor">#define EMAC_STATUS_RXF_FULL    0x00000300  // RX FIFO Full</span></div><div class="line"><a name="l00364"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#ab800c5251999c4332d6dac742b7e6056">  364</a></span>&#160;<span class="preprocessor">#define EMAC_STATUS_RRC_M       0x00000060  // TX/RX Controller Read Controller</span></div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;                                            <span class="comment">// State</span></div><div class="line"><a name="l00366"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a40c272bd880a7a0ea7958067c9f70744">  366</a></span>&#160;<span class="preprocessor">#define EMAC_STATUS_RRC_IDLE    0x00000000  // IDLE state</span></div><div class="line"><a name="l00367"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#ace7c0f84b340747414d1cc28c5504d37">  367</a></span>&#160;<span class="preprocessor">#define EMAC_STATUS_RRC_STATUS  0x00000020  // Reading frame data</span></div><div class="line"><a name="l00368"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a8e1b9a4391eb1026b77846a8f61e70c3">  368</a></span>&#160;<span class="preprocessor">#define EMAC_STATUS_RRC_DATA    0x00000040  // Reading frame status (or</span></div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;                                            <span class="comment">// timestamp)</span></div><div class="line"><a name="l00370"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#abf20df2989699ee4b32ee83eecf84def">  370</a></span>&#160;<span class="preprocessor">#define EMAC_STATUS_RRC_FLUSH   0x00000060  // Flushing the frame data and</span></div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;                                            <span class="comment">// status</span></div><div class="line"><a name="l00372"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a733b900c123eb426571e4a338f8f1431">  372</a></span>&#160;<span class="preprocessor">#define EMAC_STATUS_RWC         0x00000010  // TX/RX Controller RX FIFO Write</span></div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;                                            <span class="comment">// Controller Active Status</span></div><div class="line"><a name="l00374"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a5df8ef1484ac9d5dfec37a31174ba923">  374</a></span>&#160;<span class="preprocessor">#define EMAC_STATUS_RFCFC_M     0x00000006  // MAC Receive Frame Controller</span></div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;                                            <span class="comment">// FIFO Status</span></div><div class="line"><a name="l00376"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a4913998484c47c973f194e6a6a07de82">  376</a></span>&#160;<span class="preprocessor">#define EMAC_STATUS_RPE         0x00000001  // MAC MII Receive Protocol Engine</span></div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;                                            <span class="comment">// Status</span></div><div class="line"><a name="l00378"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a55940e98870ed8116df93e1db24633e1">  378</a></span>&#160;<span class="preprocessor">#define EMAC_STATUS_RFCFC_S     1</span></div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="comment">// The following are defines for the bit fields in the EMAC_O_RWUFF register.</span></div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00385"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#af7455cab108aa61cec71e2893f682452">  385</a></span>&#160;<span class="preprocessor">#define EMAC_RWUFF_WAKEUPFIL_M  0xFFFFFFFF  // Remote Wake-Up Frame Filter</span></div><div class="line"><a name="l00386"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#afff352f79fe0c7d351e89426f342de93">  386</a></span>&#160;<span class="preprocessor">#define EMAC_RWUFF_WAKEUPFIL_S  0</span></div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;</div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="comment">// The following are defines for the bit fields in the EMAC_O_PMTCTLSTAT</span></div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00394"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a5b45f7517d0716bef5a305eaf4b1b65b">  394</a></span>&#160;<span class="preprocessor">#define EMAC_PMTCTLSTAT_WUPFRRST                                              \</span></div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="preprocessor">                                0x80000000  // Wake-Up Frame Filter Register</span></div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;                                            <span class="comment">// Pointer Reset</span></div><div class="line"><a name="l00397"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a971c90f8b81c0339a88b79aaca489894">  397</a></span>&#160;<span class="preprocessor">#define EMAC_PMTCTLSTAT_RWKPTR_M                                              \</span></div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="preprocessor">                                0x07000000  // Remote Wake-Up FIFO Pointer</span></div><div class="line"><a name="l00399"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a373855b06200ad5fb2343190eb8b8ee0">  399</a></span>&#160;<span class="preprocessor">#define EMAC_PMTCTLSTAT_GLBLUCAST                                             \</span></div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="preprocessor">                                0x00000200  // Global Unicast</span></div><div class="line"><a name="l00401"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a6cba1535ff3a9287835825924129b330">  401</a></span>&#160;<span class="preprocessor">#define EMAC_PMTCTLSTAT_WUPRX   0x00000040  // Wake-Up Frame Received</span></div><div class="line"><a name="l00402"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#aad021b33e37dd24e392c4b251f64a88a">  402</a></span>&#160;<span class="preprocessor">#define EMAC_PMTCTLSTAT_MGKPRX  0x00000020  // Magic Packet Received</span></div><div class="line"><a name="l00403"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a1d30e9500afad15fe97112a38c0b2dd4">  403</a></span>&#160;<span class="preprocessor">#define EMAC_PMTCTLSTAT_WUPFREN 0x00000004  // Wake-Up Frame Enable</span></div><div class="line"><a name="l00404"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a24b5d83e7bff78f9d51b1ddeb94968bb">  404</a></span>&#160;<span class="preprocessor">#define EMAC_PMTCTLSTAT_MGKPKTEN                                              \</span></div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;<span class="preprocessor">                                0x00000002  // Magic Packet Enable</span></div><div class="line"><a name="l00406"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#acbdafdc16698bbe682983266a1e8d50d">  406</a></span>&#160;<span class="preprocessor">#define EMAC_PMTCTLSTAT_PWRDWN  0x00000001  // Power Down</span></div><div class="line"><a name="l00407"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a559db50db49d31522062c2cdc5cc4eda">  407</a></span>&#160;<span class="preprocessor">#define EMAC_PMTCTLSTAT_RWKPTR_S                                              \</span></div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="preprocessor">                                24</span></div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;</div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="comment">// The following are defines for the bit fields in the EMAC_O_LPICTLSTAT</span></div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00416"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a0e33d381db8399b3a19e38369f28934c">  416</a></span>&#160;<span class="preprocessor">#define EMAC_LPICTLSTAT_LPITXA  0x00080000  // LPI TX Automate</span></div><div class="line"><a name="l00417"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#ad38e8793af52710d42a4554090a0d2da">  417</a></span>&#160;<span class="preprocessor">#define EMAC_LPICTLSTAT_PLSEN   0x00040000  // PHY Link Status Enable</span></div><div class="line"><a name="l00418"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#aac254a5b11a91953b6ed30a9c706b0c2">  418</a></span>&#160;<span class="preprocessor">#define EMAC_LPICTLSTAT_PLS     0x00020000  // PHY Link Status</span></div><div class="line"><a name="l00419"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a5324e1d678e1875c3b259d81e126acd1">  419</a></span>&#160;<span class="preprocessor">#define EMAC_LPICTLSTAT_LPIEN   0x00010000  // LPI Enable</span></div><div class="line"><a name="l00420"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#ae49966265fc5a5069f07bcf847ee6426">  420</a></span>&#160;<span class="preprocessor">#define EMAC_LPICTLSTAT_RLPIST  0x00000200  // Receive LPI State</span></div><div class="line"><a name="l00421"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a02df3efc580c3d5acdea5b28ba33a0f6">  421</a></span>&#160;<span class="preprocessor">#define EMAC_LPICTLSTAT_TLPIST  0x00000100  // Transmit LPI State</span></div><div class="line"><a name="l00422"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a79b592c034242500528b08e71d96c339">  422</a></span>&#160;<span class="preprocessor">#define EMAC_LPICTLSTAT_RLPIEX  0x00000008  // Receive LPI Exit</span></div><div class="line"><a name="l00423"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a2193567cbba11f6e08ef7b492b1b70b8">  423</a></span>&#160;<span class="preprocessor">#define EMAC_LPICTLSTAT_RLPIEN  0x00000004  // Receive LPI Entry</span></div><div class="line"><a name="l00424"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#aebac21b94366885fbc5b736cc6bd661d">  424</a></span>&#160;<span class="preprocessor">#define EMAC_LPICTLSTAT_TLPIEX  0x00000002  // Transmit LPI Exit</span></div><div class="line"><a name="l00425"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#ae40da8407a523f1e147248935f05b61b">  425</a></span>&#160;<span class="preprocessor">#define EMAC_LPICTLSTAT_TLPIEN  0x00000001  // Transmit LPI Entry</span></div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;</div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="comment">// The following are defines for the bit fields in the EMAC_O_LPITIMERCTL</span></div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00433"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a1439ea0add02bed4120d5f69e3edea6c">  433</a></span>&#160;<span class="preprocessor">#define EMAC_LPITIMERCTL_LST_M  0x03FF0000  // Low Power Idle LS Timer</span></div><div class="line"><a name="l00434"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#af3fd504312ab38de4499490e8a389651">  434</a></span>&#160;<span class="preprocessor">#define EMAC_LPITIMERCTL_LST_S  16</span></div><div class="line"><a name="l00435"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#abac7078fe6db56b4183edc3478f5aa99">  435</a></span>&#160;<span class="preprocessor">#define EMAC_LPITIMERCTL_TWT_M  0x0000FFFF  // Low Power Idle TW Timer</span></div><div class="line"><a name="l00436"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a9f9f974b4960ac7737d6f4370b9d311b">  436</a></span>&#160;<span class="preprocessor">#define EMAC_LPITIMERCTL_TWT_S  0</span></div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;</div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="comment">// The following are defines for the bit fields in the EMAC_O_RIS register.</span></div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00443"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a609034c4c9769d654811ec313b5cf730">  443</a></span>&#160;<span class="preprocessor">#define EMAC_RIS_LPI            0x00000400  // LPI Interrupt Status</span></div><div class="line"><a name="l00444"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#ae3c698c6900391ea9216d0b777fcc13c">  444</a></span>&#160;<span class="preprocessor">#define EMAC_RIS_TS             0x00000200  // Timestamp Interrupt Status</span></div><div class="line"><a name="l00445"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a87ed00083342ec4f3d1de62cca4d4f66">  445</a></span>&#160;<span class="preprocessor">#define EMAC_RIS_MMCTX          0x00000040  // MMC Transmit Interrupt Status</span></div><div class="line"><a name="l00446"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#acb8d31bbe09176fdcbd2ee61d2856cf8">  446</a></span>&#160;<span class="preprocessor">#define EMAC_RIS_MMCRX          0x00000020  // MMC Receive Interrupt Status</span></div><div class="line"><a name="l00447"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a66f06a8372276f2d1b38539647ce6cef">  447</a></span>&#160;<span class="preprocessor">#define EMAC_RIS_MMC            0x00000010  // MMC Interrupt Status</span></div><div class="line"><a name="l00448"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a85ec204dd05d741f9f2b85a5beebfb66">  448</a></span>&#160;<span class="preprocessor">#define EMAC_RIS_PMT            0x00000008  // PMT Interrupt Status</span></div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;</div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="comment">// The following are defines for the bit fields in the EMAC_O_IM register.</span></div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00455"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a8020afb731cae7761b90666fde12ea3a">  455</a></span>&#160;<span class="preprocessor">#define EMAC_IM_LPI             0x00000400  // LPI Interrupt Mask</span></div><div class="line"><a name="l00456"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a1150a44c244da28dae6c8888ec9d9aee">  456</a></span>&#160;<span class="preprocessor">#define EMAC_IM_TSI             0x00000200  // Timestamp Interrupt Mask</span></div><div class="line"><a name="l00457"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#aed1361ed3396db7a5f33f26ad24358e3">  457</a></span>&#160;<span class="preprocessor">#define EMAC_IM_PMT             0x00000008  // PMT Interrupt Mask</span></div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;</div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;<span class="comment">// The following are defines for the bit fields in the EMAC_O_ADDR0H register.</span></div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00464"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a0693852d19ef7340e189f77d8da65122">  464</a></span>&#160;<span class="preprocessor">#define EMAC_ADDR0H_AE          0x80000000  // Address Enable</span></div><div class="line"><a name="l00465"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a049cdc7fbea1cf3db1fcf512fdf72000">  465</a></span>&#160;<span class="preprocessor">#define EMAC_ADDR0H_ADDRHI_M    0x0000FFFF  // MAC Address0 [47:32]</span></div><div class="line"><a name="l00466"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a90d30754f3764281f80d3ec668dd87d0">  466</a></span>&#160;<span class="preprocessor">#define EMAC_ADDR0H_ADDRHI_S    0</span></div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;</div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;<span class="comment">// The following are defines for the bit fields in the EMAC_O_ADDR0L register.</span></div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00473"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a2b3438dbe061be5cbf5d62edae4b3315">  473</a></span>&#160;<span class="preprocessor">#define EMAC_ADDR0L_ADDRLO_M    0xFFFFFFFF  // MAC Address0 [31:0]</span></div><div class="line"><a name="l00474"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a138ec4a7bb9401261ecd6e14b9f04aac">  474</a></span>&#160;<span class="preprocessor">#define EMAC_ADDR0L_ADDRLO_S    0</span></div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;</div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;<span class="comment">// The following are defines for the bit fields in the EMAC_O_ADDR1H register.</span></div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00481"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#ada38f9756e1b56f2833715a4d368cb54">  481</a></span>&#160;<span class="preprocessor">#define EMAC_ADDR1H_AE          0x80000000  // Address Enable</span></div><div class="line"><a name="l00482"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a10ef6e85802c49b2960df764fcd770ff">  482</a></span>&#160;<span class="preprocessor">#define EMAC_ADDR1H_SA          0x40000000  // Source Address</span></div><div class="line"><a name="l00483"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#abba2552fe8785578ea122e56d04853f8">  483</a></span>&#160;<span class="preprocessor">#define EMAC_ADDR1H_MBC_M       0x3F000000  // Mask Byte Control</span></div><div class="line"><a name="l00484"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a8261e69f2a28f6853e4018fe32a59938">  484</a></span>&#160;<span class="preprocessor">#define EMAC_ADDR1H_ADDRHI_M    0x0000FFFF  // MAC Address1 [47:32]</span></div><div class="line"><a name="l00485"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a35b564d04069a830bfb407ada40c94cc">  485</a></span>&#160;<span class="preprocessor">#define EMAC_ADDR1H_MBC_S       24</span></div><div class="line"><a name="l00486"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a33cd3085977ff0119e07fe75daa5679f">  486</a></span>&#160;<span class="preprocessor">#define EMAC_ADDR1H_ADDRHI_S    0</span></div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;</div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="comment">// The following are defines for the bit fields in the EMAC_O_ADDR1L register.</span></div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00493"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a92ec6370aa90efc2be7b58b78a1895b2">  493</a></span>&#160;<span class="preprocessor">#define EMAC_ADDR1L_ADDRLO_M    0xFFFFFFFF  // MAC Address1 [31:0]</span></div><div class="line"><a name="l00494"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#ab25450d90c62c7ba169e12081330d624">  494</a></span>&#160;<span class="preprocessor">#define EMAC_ADDR1L_ADDRLO_S    0</span></div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;</div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;<span class="comment">// The following are defines for the bit fields in the EMAC_O_ADDR2H register.</span></div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00501"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a28bb052244411954b8c7107e61a1d0e1">  501</a></span>&#160;<span class="preprocessor">#define EMAC_ADDR2H_AE          0x80000000  // Address Enable</span></div><div class="line"><a name="l00502"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#af7217fcfebb41fbda0988afb9f00d823">  502</a></span>&#160;<span class="preprocessor">#define EMAC_ADDR2H_SA          0x40000000  // Source Address</span></div><div class="line"><a name="l00503"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a854f5caf837a92c5d7c3b007c0434b9f">  503</a></span>&#160;<span class="preprocessor">#define EMAC_ADDR2H_MBC_M       0x3F000000  // Mask Byte Control</span></div><div class="line"><a name="l00504"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#ab73c6d1dd1f9f0465c72a1e4f7726abe">  504</a></span>&#160;<span class="preprocessor">#define EMAC_ADDR2H_ADDRHI_M    0x0000FFFF  // MAC Address2 [47:32]</span></div><div class="line"><a name="l00505"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a5e18d52e242527e17ac48824cb8fa8d1">  505</a></span>&#160;<span class="preprocessor">#define EMAC_ADDR2H_MBC_S       24</span></div><div class="line"><a name="l00506"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a50ffd7f80c3d3efa27b2c94393d706e4">  506</a></span>&#160;<span class="preprocessor">#define EMAC_ADDR2H_ADDRHI_S    0</span></div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;</div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;<span class="comment">// The following are defines for the bit fields in the EMAC_O_ADDR2L register.</span></div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00513"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a170ecb470dec9069c3e6cf25d2cf9473">  513</a></span>&#160;<span class="preprocessor">#define EMAC_ADDR2L_ADDRLO_M    0xFFFFFFFF  // MAC Address2 [31:0]</span></div><div class="line"><a name="l00514"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a325fd39f46e37121176ce5de01f0fe20">  514</a></span>&#160;<span class="preprocessor">#define EMAC_ADDR2L_ADDRLO_S    0</span></div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;</div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;<span class="comment">// The following are defines for the bit fields in the EMAC_O_ADDR3H register.</span></div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00521"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a2c67e6a037d39b81fcda6bb3f70bc154">  521</a></span>&#160;<span class="preprocessor">#define EMAC_ADDR3H_AE          0x80000000  // Address Enable</span></div><div class="line"><a name="l00522"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a60efbdf355040b9e4d2ebad584972a50">  522</a></span>&#160;<span class="preprocessor">#define EMAC_ADDR3H_SA          0x40000000  // Source Address</span></div><div class="line"><a name="l00523"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#af4fe6f14cad9cdaa0b0d481a6bce6373">  523</a></span>&#160;<span class="preprocessor">#define EMAC_ADDR3H_MBC_M       0x3F000000  // Mask Byte Control</span></div><div class="line"><a name="l00524"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a6995f22a9063c0f1aa312a899fc94357">  524</a></span>&#160;<span class="preprocessor">#define EMAC_ADDR3H_ADDRHI_M    0x0000FFFF  // MAC Address3 [47:32]</span></div><div class="line"><a name="l00525"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a440d2989f716b6cf8584f5b5bfa2e4bc">  525</a></span>&#160;<span class="preprocessor">#define EMAC_ADDR3H_MBC_S       24</span></div><div class="line"><a name="l00526"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#abd5406d3523c302d8bdcec3dbeee12ec">  526</a></span>&#160;<span class="preprocessor">#define EMAC_ADDR3H_ADDRHI_S    0</span></div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;</div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;<span class="comment">// The following are defines for the bit fields in the EMAC_O_ADDR3L register.</span></div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00533"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a5aedacafb0e0ec2424caaf1c0c9d82c9">  533</a></span>&#160;<span class="preprocessor">#define EMAC_ADDR3L_ADDRLO_M    0xFFFFFFFF  // MAC Address3 [31:0]</span></div><div class="line"><a name="l00534"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a46d5cb1081c3836236341fa69827fa2e">  534</a></span>&#160;<span class="preprocessor">#define EMAC_ADDR3L_ADDRLO_S    0</span></div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;</div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;<span class="comment">// The following are defines for the bit fields in the EMAC_O_WDOGTO register.</span></div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00541"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a2a948c70ce64d9d16589aefc2db6ade4">  541</a></span>&#160;<span class="preprocessor">#define EMAC_WDOGTO_PWE         0x00010000  // Programmable Watchdog Enable</span></div><div class="line"><a name="l00542"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a8943ec9d8495514811624bd57d325399">  542</a></span>&#160;<span class="preprocessor">#define EMAC_WDOGTO_WTO_M       0x00003FFF  // Watchdog Timeout</span></div><div class="line"><a name="l00543"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a3556162116f8aa259a6188692a4991ae">  543</a></span>&#160;<span class="preprocessor">#define EMAC_WDOGTO_WTO_S       0</span></div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;</div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;<span class="comment">// The following are defines for the bit fields in the EMAC_O_MMCCTRL register.</span></div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00550"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a77f9076a17870d5d0ee95bbf1dea6027">  550</a></span>&#160;<span class="preprocessor">#define EMAC_MMCCTRL_UCDBC      0x00000100  // Update MMC Counters for Dropped</span></div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;                                            <span class="comment">// Broadcast Frames</span></div><div class="line"><a name="l00552"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a64adfdeab0cb5ea6f79effcefca78686">  552</a></span>&#160;<span class="preprocessor">#define EMAC_MMCCTRL_CNTPRSTLVL 0x00000020  // Full/Half Preset Level Value</span></div><div class="line"><a name="l00553"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a882fee106f1aaf303f5ef746703a8ccb">  553</a></span>&#160;<span class="preprocessor">#define EMAC_MMCCTRL_CNTPRST    0x00000010  // Counters Preset</span></div><div class="line"><a name="l00554"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#aa96ba8fee16a8791c40f9eeb953f94ab">  554</a></span>&#160;<span class="preprocessor">#define EMAC_MMCCTRL_CNTFREEZ   0x00000008  // MMC Counter Freeze</span></div><div class="line"><a name="l00555"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#ab6f33ca03a7f7ec67dc4171aaa5a4185">  555</a></span>&#160;<span class="preprocessor">#define EMAC_MMCCTRL_RSTONRD    0x00000004  // Reset on Read</span></div><div class="line"><a name="l00556"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#affe89f7160e59ca3afe69524f52e0dfa">  556</a></span>&#160;<span class="preprocessor">#define EMAC_MMCCTRL_CNTSTPRO   0x00000002  // Counters Stop Rollover</span></div><div class="line"><a name="l00557"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a49d2e4938c0cee0d1a8e348c826ee895">  557</a></span>&#160;<span class="preprocessor">#define EMAC_MMCCTRL_CNTRST     0x00000001  // Counters Reset</span></div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;</div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;<span class="comment">// The following are defines for the bit fields in the EMAC_O_MMCRXRIS</span></div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00565"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#acd4544ad50adf85baa81fc50189d0800">  565</a></span>&#160;<span class="preprocessor">#define EMAC_MMCRXRIS_UCGF      0x00020000  // MMC Receive Unicast Good Frame</span></div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;                                            <span class="comment">// Counter Interrupt Status</span></div><div class="line"><a name="l00567"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#ad04374ab0197b4f484c014427517aca2">  567</a></span>&#160;<span class="preprocessor">#define EMAC_MMCRXRIS_ALGNERR   0x00000040  // MMC Receive Alignment Error</span></div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;                                            <span class="comment">// Frame Counter Interrupt Status</span></div><div class="line"><a name="l00569"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#ab0a52e7be458242662b209dee323949f">  569</a></span>&#160;<span class="preprocessor">#define EMAC_MMCRXRIS_CRCERR    0x00000020  // MMC Receive CRC Error Frame</span></div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;                                            <span class="comment">// Counter Interrupt Status</span></div><div class="line"><a name="l00571"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a2b28816cae5a527cc955dfd8a713931e">  571</a></span>&#160;<span class="preprocessor">#define EMAC_MMCRXRIS_GBF       0x00000001  // MMC Receive Good Bad Frame</span></div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;                                            <span class="comment">// Counter Interrupt Status</span></div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;</div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;<span class="comment">// The following are defines for the bit fields in the EMAC_O_MMCTXRIS</span></div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00580"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#af8a05a48762116b7216a0fa0ecdcb554">  580</a></span>&#160;<span class="preprocessor">#define EMAC_MMCTXRIS_OCTCNT    0x00100000  // Octet Counter Interrupt Status</span></div><div class="line"><a name="l00581"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a21e1468344abcc12fdae43af645e444b">  581</a></span>&#160;<span class="preprocessor">#define EMAC_MMCTXRIS_MCOLLGF   0x00008000  // MMC Transmit Multiple Collision</span></div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;                                            <span class="comment">// Good Frame Counter Interrupt</span></div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;                                            <span class="comment">// Status</span></div><div class="line"><a name="l00584"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#aac765f7d7668ad44152590097dacc395">  584</a></span>&#160;<span class="preprocessor">#define EMAC_MMCTXRIS_SCOLLGF   0x00004000  // MMC Transmit Single Collision</span></div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;                                            <span class="comment">// Good Frame Counter Interrupt</span></div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;                                            <span class="comment">// Status</span></div><div class="line"><a name="l00587"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a50a9a91629e8d5144e8ed72e070ef6b6">  587</a></span>&#160;<span class="preprocessor">#define EMAC_MMCTXRIS_GBF       0x00000002  // MMC Transmit Good Bad Frame</span></div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;                                            <span class="comment">// Counter Interrupt Status</span></div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;</div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;<span class="comment">// The following are defines for the bit fields in the EMAC_O_MMCRXIM register.</span></div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00595"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a30fe270ffdc9a0e83339c69c45af4093">  595</a></span>&#160;<span class="preprocessor">#define EMAC_MMCRXIM_UCGF       0x00020000  // MMC Receive Unicast Good Frame</span></div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;                                            <span class="comment">// Counter Interrupt Mask</span></div><div class="line"><a name="l00597"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a21b6e88e321391d4ae7b4b4866bb1bbf">  597</a></span>&#160;<span class="preprocessor">#define EMAC_MMCRXIM_ALGNERR    0x00000040  // MMC Receive Alignment Error</span></div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;                                            <span class="comment">// Frame Counter Interrupt Mask</span></div><div class="line"><a name="l00599"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#ac81e9ca1268a675d7e165199eebc9ea1">  599</a></span>&#160;<span class="preprocessor">#define EMAC_MMCRXIM_CRCERR     0x00000020  // MMC Receive CRC Error Frame</span></div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;                                            <span class="comment">// Counter Interrupt Mask</span></div><div class="line"><a name="l00601"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a861cab27384e21cda1f3b90928cf23d2">  601</a></span>&#160;<span class="preprocessor">#define EMAC_MMCRXIM_GBF        0x00000001  // MMC Receive Good Bad Frame</span></div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;                                            <span class="comment">// Counter Interrupt Mask</span></div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;</div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;<span class="comment">// The following are defines for the bit fields in the EMAC_O_MMCTXIM register.</span></div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00609"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#ab054306ca4785f87e27c2535e4003884">  609</a></span>&#160;<span class="preprocessor">#define EMAC_MMCTXIM_OCTCNT     0x00100000  // MMC Transmit Good Octet Counter</span></div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;                                            <span class="comment">// Interrupt Mask</span></div><div class="line"><a name="l00611"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a7156872015e20e2f966ac6f2d43932aa">  611</a></span>&#160;<span class="preprocessor">#define EMAC_MMCTXIM_MCOLLGF    0x00008000  // MMC Transmit Multiple Collision</span></div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;                                            <span class="comment">// Good Frame Counter Interrupt</span></div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;                                            <span class="comment">// Mask</span></div><div class="line"><a name="l00614"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#abff20a3de44be4ff840ac907897197d0">  614</a></span>&#160;<span class="preprocessor">#define EMAC_MMCTXIM_SCOLLGF    0x00004000  // MMC Transmit Single Collision</span></div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;                                            <span class="comment">// Good Frame Counter Interrupt</span></div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;                                            <span class="comment">// Mask</span></div><div class="line"><a name="l00617"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a443123e3f02e62c2a349e80e6dae31a6">  617</a></span>&#160;<span class="preprocessor">#define EMAC_MMCTXIM_GBF        0x00000002  // MMC Transmit Good Bad Frame</span></div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;                                            <span class="comment">// Counter Interrupt Mask</span></div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;</div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;<span class="comment">// The following are defines for the bit fields in the EMAC_O_TXCNTGB register.</span></div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00625"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a8c8dd1430fdc381dbe55560bc0dcc2a7">  625</a></span>&#160;<span class="preprocessor">#define EMAC_TXCNTGB_TXFRMGB_M  0xFFFFFFFF  // This field indicates the number</span></div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;                                            <span class="comment">// of good and bad frames</span></div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;                                            <span class="comment">// transmitted, exclusive of</span></div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;                                            <span class="comment">// retried frames</span></div><div class="line"><a name="l00629"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a5b5bda74d8e7d1304646b235e053f68e">  629</a></span>&#160;<span class="preprocessor">#define EMAC_TXCNTGB_TXFRMGB_S  0</span></div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;</div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;<span class="comment">// The following are defines for the bit fields in the EMAC_O_TXCNTSCOL</span></div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00637"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a45b7f72fa62fcaeed3923b88669274d6">  637</a></span>&#160;<span class="preprocessor">#define EMAC_TXCNTSCOL_TXSNGLCOLG_M                                           \</span></div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;<span class="preprocessor">                                0xFFFFFFFF  // This field indicates the number</span></div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;                                            <span class="comment">// of successfully transmitted</span></div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;                                            <span class="comment">// frames after a single collision</span></div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;                                            <span class="comment">// in the half-duplex mode</span></div><div class="line"><a name="l00642"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#ab02f0cf0b2c8c56f3dff34609618b7bd">  642</a></span>&#160;<span class="preprocessor">#define EMAC_TXCNTSCOL_TXSNGLCOLG_S                                           \</span></div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;<span class="preprocessor">                                0</span></div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;</div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;<span class="comment">// The following are defines for the bit fields in the EMAC_O_TXCNTMCOL</span></div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00651"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#aefffd3ea65de621c283e197ba742d296">  651</a></span>&#160;<span class="preprocessor">#define EMAC_TXCNTMCOL_TXMULTCOLG_M                                           \</span></div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;<span class="preprocessor">                                0xFFFFFFFF  // This field indicates the number</span></div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;                                            <span class="comment">// of successfully transmitted</span></div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;                                            <span class="comment">// frames after multiple collisions</span></div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;                                            <span class="comment">// in the half-duplex mode</span></div><div class="line"><a name="l00656"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a79f463f640b2162bc9e3954f0ab525f2">  656</a></span>&#160;<span class="preprocessor">#define EMAC_TXCNTMCOL_TXMULTCOLG_S                                           \</span></div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;<span class="preprocessor">                                0</span></div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;</div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;<span class="comment">// The following are defines for the bit fields in the EMAC_O_TXOCTCNTG</span></div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00665"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#adf894b82053a4892dfb8655a91817bc6">  665</a></span>&#160;<span class="preprocessor">#define EMAC_TXOCTCNTG_TXOCTG_M 0xFFFFFFFF  // This field indicates the number</span></div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;                                            <span class="comment">// of bytes transmitted, exclusive</span></div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;                                            <span class="comment">// of preamble, in good frames</span></div><div class="line"><a name="l00668"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a352b2c9a8f1196cff110f1b4a1d7cb1f">  668</a></span>&#160;<span class="preprocessor">#define EMAC_TXOCTCNTG_TXOCTG_S 0</span></div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;</div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;<span class="comment">// The following are defines for the bit fields in the EMAC_O_RXCNTGB register.</span></div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00675"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a90a4ae17a1969016de2c944222c7ff93">  675</a></span>&#160;<span class="preprocessor">#define EMAC_RXCNTGB_RXFRMGB_M  0xFFFFFFFF  // This field indicates the number</span></div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;                                            <span class="comment">// of received good and bad frames</span></div><div class="line"><a name="l00677"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a9502b4cd91b2e68ef2e70d4e5857efb8">  677</a></span>&#160;<span class="preprocessor">#define EMAC_RXCNTGB_RXFRMGB_S  0</span></div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;</div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;<span class="comment">// The following are defines for the bit fields in the EMAC_O_RXCNTCRCERR</span></div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00685"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a97e7338d5c4c1d63a28fc7486b2d25c2">  685</a></span>&#160;<span class="preprocessor">#define EMAC_RXCNTCRCERR_RXCRCERR_M                                           \</span></div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;<span class="preprocessor">                                0xFFFFFFFF  // This field indicates the number</span></div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;                                            <span class="comment">// of frames received with CRC</span></div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;                                            <span class="comment">// error</span></div><div class="line"><a name="l00689"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a60744a3cb654b75b89b55fa343478d60">  689</a></span>&#160;<span class="preprocessor">#define EMAC_RXCNTCRCERR_RXCRCERR_S                                           \</span></div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;<span class="preprocessor">                                0</span></div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;</div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;<span class="comment">// The following are defines for the bit fields in the EMAC_O_RXCNTALGNERR</span></div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00698"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a044e4aa24714b4cfe48cf7d94247c9e1">  698</a></span>&#160;<span class="preprocessor">#define EMAC_RXCNTALGNERR_RXALGNERR_M                                         \</span></div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;<span class="preprocessor">                                0xFFFFFFFF  // This field indicates the number</span></div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;                                            <span class="comment">// of frames received with</span></div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;                                            <span class="comment">// alignment (dribble) error</span></div><div class="line"><a name="l00702"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#ad204827f8bc20fb86a48ccc1f37510b2">  702</a></span>&#160;<span class="preprocessor">#define EMAC_RXCNTALGNERR_RXALGNERR_S                                         \</span></div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;<span class="preprocessor">                                0</span></div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;</div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;<span class="comment">// The following are defines for the bit fields in the EMAC_O_RXCNTGUNI</span></div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00711"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#af37fe888f611b2cd7ea11344703f71b1">  711</a></span>&#160;<span class="preprocessor">#define EMAC_RXCNTGUNI_RXUCASTG_M                                             \</span></div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;<span class="preprocessor">                                0xFFFFFFFF  // This field indicates the number</span></div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;                                            <span class="comment">// of received good unicast frames</span></div><div class="line"><a name="l00714"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a3233d415acf2d71d1e21a85992a3be25">  714</a></span>&#160;<span class="preprocessor">#define EMAC_RXCNTGUNI_RXUCASTG_S                                             \</span></div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;<span class="preprocessor">                                0</span></div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;</div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;<span class="comment">// The following are defines for the bit fields in the EMAC_O_VLNINCREP</span></div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00723"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#ac4cd97db61807259855ab9dd80bf0fdb">  723</a></span>&#160;<span class="preprocessor">#define EMAC_VLNINCREP_CSVL     0x00080000  // C-VLAN or S-VLAN</span></div><div class="line"><a name="l00724"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a2e35a2cd13b3cb4fdb645f1b4d5ea29e">  724</a></span>&#160;<span class="preprocessor">#define EMAC_VLNINCREP_VLP      0x00040000  // VLAN Priority Control</span></div><div class="line"><a name="l00725"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a3866b684572f915e8cd6e718507f65dd">  725</a></span>&#160;<span class="preprocessor">#define EMAC_VLNINCREP_VLC_M    0x00030000  // VLAN Tag Control in Transmit</span></div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;                                            <span class="comment">// Frames</span></div><div class="line"><a name="l00727"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a704d765b5ffbf7cdb5cf966878b21335">  727</a></span>&#160;<span class="preprocessor">#define EMAC_VLNINCREP_VLC_NONE 0x00000000  // No VLAN tag deletion, insertion,</span></div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;                                            <span class="comment">// or replacement</span></div><div class="line"><a name="l00729"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a04583a656216537568ecc0bd5acb8617">  729</a></span>&#160;<span class="preprocessor">#define EMAC_VLNINCREP_VLC_TAGDEL                                             \</span></div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;<span class="preprocessor">                                0x00010000  // VLAN tag deletion</span></div><div class="line"><a name="l00731"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#ad2613a6de7f261ecfc8ab8d32450aaf9">  731</a></span>&#160;<span class="preprocessor">#define EMAC_VLNINCREP_VLC_TAGINS                                             \</span></div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;<span class="preprocessor">                                0x00020000  // VLAN tag insertion</span></div><div class="line"><a name="l00733"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a5f1f9752c6f89a2c3c31861922044293">  733</a></span>&#160;<span class="preprocessor">#define EMAC_VLNINCREP_VLC_TAGREP                                             \</span></div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;<span class="preprocessor">                                0x00030000  // VLAN tag replacement</span></div><div class="line"><a name="l00735"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#ab44a1877ee04f051a9d216c2ce00c15b">  735</a></span>&#160;<span class="preprocessor">#define EMAC_VLNINCREP_VLT_M    0x0000FFFF  // VLAN Tag for Transmit Frames</span></div><div class="line"><a name="l00736"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a865568e105bc8e239b2587a3c505c7bf">  736</a></span>&#160;<span class="preprocessor">#define EMAC_VLNINCREP_VLT_S    0</span></div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;</div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;<span class="comment">// The following are defines for the bit fields in the EMAC_O_VLANHASH</span></div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00744"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a670692d87a3e85b195fe099b18b15f5a">  744</a></span>&#160;<span class="preprocessor">#define EMAC_VLANHASH_VLHT_M    0x0000FFFF  // VLAN Hash Table</span></div><div class="line"><a name="l00745"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a2148c9fed85798d3e4c3221658cc6ba6">  745</a></span>&#160;<span class="preprocessor">#define EMAC_VLANHASH_VLHT_S    0</span></div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;</div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;<span class="comment">// The following are defines for the bit fields in the EMAC_O_TIMSTCTRL</span></div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00753"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a1da2546bb746417d6c9e9b6f480c0b93">  753</a></span>&#160;<span class="preprocessor">#define EMAC_TIMSTCTRL_PTPFLTR  0x00040000  // Enable MAC address for PTP Frame</span></div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;                                            <span class="comment">// Filtering</span></div><div class="line"><a name="l00755"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a2948aec6b7cb65fd7e700207a2b24559">  755</a></span>&#160;<span class="preprocessor">#define EMAC_TIMSTCTRL_SELPTP_M 0x00030000  // Select PTP packets for Taking</span></div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;                                            <span class="comment">// Snapshots</span></div><div class="line"><a name="l00757"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#ae59de1f7224f577e74831c0b548aa250">  757</a></span>&#160;<span class="preprocessor">#define EMAC_TIMSTCTRL_TSMAST   0x00008000  // Enable Snapshot for Messages</span></div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;                                            <span class="comment">// Relevant to Master</span></div><div class="line"><a name="l00759"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#adea73a709c45f9299bcdc7b388c58db3">  759</a></span>&#160;<span class="preprocessor">#define EMAC_TIMSTCTRL_TSEVNT   0x00004000  // Enable Timestamp Snapshot for</span></div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;                                            <span class="comment">// Event Messages</span></div><div class="line"><a name="l00761"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a248e0b35d5e21a04b861cb1c5efcec9c">  761</a></span>&#160;<span class="preprocessor">#define EMAC_TIMSTCTRL_PTPIPV4  0x00002000  // Enable Processing of PTP Frames</span></div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;                                            <span class="comment">// Sent over IPv4-UDP</span></div><div class="line"><a name="l00763"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#abed5004a1702749a39443208d3623f87">  763</a></span>&#160;<span class="preprocessor">#define EMAC_TIMSTCTRL_PTPIPV6  0x00001000  // Enable Processing of PTP Frames</span></div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;                                            <span class="comment">// Sent Over IPv6-UDP</span></div><div class="line"><a name="l00765"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a4bca858bee0c3729a5e214702ae532f4">  765</a></span>&#160;<span class="preprocessor">#define EMAC_TIMSTCTRL_PTPETH   0x00000800  // Enable Processing of PTP Over</span></div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;                                            <span class="comment">// Ethernet Frames</span></div><div class="line"><a name="l00767"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a82ff8ca37fad610b7c33721e1a27e774">  767</a></span>&#160;<span class="preprocessor">#define EMAC_TIMSTCTRL_PTPVER2  0x00000400  // Enable PTP Packet Processing For</span></div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;                                            <span class="comment">// Version 2 Format</span></div><div class="line"><a name="l00769"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a3faa7bd6b0ec5a9d677d804387faf2e7">  769</a></span>&#160;<span class="preprocessor">#define EMAC_TIMSTCTRL_DGTLBIN  0x00000200  // Timestamp Digital or Binary</span></div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;                                            <span class="comment">// Rollover Control</span></div><div class="line"><a name="l00771"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a4101838a2b89072280e1e1185e821911">  771</a></span>&#160;<span class="preprocessor">#define EMAC_TIMSTCTRL_ALLF     0x00000100  // Enable Timestamp For All Frames</span></div><div class="line"><a name="l00772"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a26699e8ca5b10396321bed7ad2484583">  772</a></span>&#160;<span class="preprocessor">#define EMAC_TIMSTCTRL_ADDREGUP 0x00000020  // Addend Register Update</span></div><div class="line"><a name="l00773"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a19cf80e3a10a1382a73cceabe3826553">  773</a></span>&#160;<span class="preprocessor">#define EMAC_TIMSTCTRL_INTTRIG  0x00000010  // Timestamp Interrupt Trigger</span></div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;                                            <span class="comment">// Enable</span></div><div class="line"><a name="l00775"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a1f3a6c5668c261f1fb93b85ae9a03929">  775</a></span>&#160;<span class="preprocessor">#define EMAC_TIMSTCTRL_TSUPDT   0x00000008  // Timestamp Update</span></div><div class="line"><a name="l00776"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#ac4160191bc4ee5e66822fc41c2ec93cf">  776</a></span>&#160;<span class="preprocessor">#define EMAC_TIMSTCTRL_TSINIT   0x00000004  // Timestamp Initialize</span></div><div class="line"><a name="l00777"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#aa81353a29767652e72da82e33f9810ce">  777</a></span>&#160;<span class="preprocessor">#define EMAC_TIMSTCTRL_TSFCUPDT 0x00000002  // Timestamp Fine or Coarse Update</span></div><div class="line"><a name="l00778"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a2089cae7f265ffc0385ee79d909d1887">  778</a></span>&#160;<span class="preprocessor">#define EMAC_TIMSTCTRL_TSEN     0x00000001  // Timestamp Enable</span></div><div class="line"><a name="l00779"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#af9e23175ba5258da034185dda599cff1">  779</a></span>&#160;<span class="preprocessor">#define EMAC_TIMSTCTRL_SELPTP_S 16</span></div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;</div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;<span class="comment">// The following are defines for the bit fields in the EMAC_O_SUBSECINC</span></div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00787"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#aeff1917f6e1797fc46801787a09b2ad1">  787</a></span>&#160;<span class="preprocessor">#define EMAC_SUBSECINC_SSINC_M  0x000000FF  // Sub-second Increment Value</span></div><div class="line"><a name="l00788"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a9c4e687a795d0d01d8dd36ac93d7ac4e">  788</a></span>&#160;<span class="preprocessor">#define EMAC_SUBSECINC_SSINC_S  0</span></div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;</div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;<span class="comment">// The following are defines for the bit fields in the EMAC_O_TIMSEC register.</span></div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00795"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#abdc79c92010f80b3c6f8336f3a903d4d">  795</a></span>&#160;<span class="preprocessor">#define EMAC_TIMSEC_TSS_M       0xFFFFFFFF  // Timestamp Second</span></div><div class="line"><a name="l00796"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a60319cd887e2d57c06c8f3e58847505f">  796</a></span>&#160;<span class="preprocessor">#define EMAC_TIMSEC_TSS_S       0</span></div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;</div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;<span class="comment">// The following are defines for the bit fields in the EMAC_O_TIMNANO register.</span></div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00803"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a9e107a6d0a8f98690df31e01f5ebb79d">  803</a></span>&#160;<span class="preprocessor">#define EMAC_TIMNANO_TSSS_M     0x7FFFFFFF  // Timestamp Sub-Seconds</span></div><div class="line"><a name="l00804"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a7f5e690be9024eab20d7074e2fd8731c">  804</a></span>&#160;<span class="preprocessor">#define EMAC_TIMNANO_TSSS_S     0</span></div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;</div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;<span class="comment">// The following are defines for the bit fields in the EMAC_O_TIMSECU register.</span></div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00811"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a0836533aca4686029570134a05bfeecf">  811</a></span>&#160;<span class="preprocessor">#define EMAC_TIMSECU_TSS_M      0xFFFFFFFF  // Timestamp Second</span></div><div class="line"><a name="l00812"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a9d0f4012e6b2e1d9e51041225de755f5">  812</a></span>&#160;<span class="preprocessor">#define EMAC_TIMSECU_TSS_S      0</span></div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;</div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;<span class="comment">// The following are defines for the bit fields in the EMAC_O_TIMNANOU</span></div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00820"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a86800d04746bbc4235c9eafd0a9dc1e5">  820</a></span>&#160;<span class="preprocessor">#define EMAC_TIMNANOU_ADDSUB    0x80000000  // Add or subtract time</span></div><div class="line"><a name="l00821"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#aa9099edf0efaa08d687864894d708ccf">  821</a></span>&#160;<span class="preprocessor">#define EMAC_TIMNANOU_TSSS_M    0x7FFFFFFF  // Timestamp Sub-Second</span></div><div class="line"><a name="l00822"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a755c4e0be160152663af7aa3011fe7da">  822</a></span>&#160;<span class="preprocessor">#define EMAC_TIMNANOU_TSSS_S    0</span></div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;</div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;<span class="comment">// The following are defines for the bit fields in the EMAC_O_TIMADD register.</span></div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00829"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a249fe9d1b79ea089bd5dbbf7d275ae11">  829</a></span>&#160;<span class="preprocessor">#define EMAC_TIMADD_TSAR_M      0xFFFFFFFF  // Timestamp Addend Register</span></div><div class="line"><a name="l00830"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#ae923f94741c1497eccb3d0ffe0f376e6">  830</a></span>&#160;<span class="preprocessor">#define EMAC_TIMADD_TSAR_S      0</span></div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;</div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;<span class="comment">// The following are defines for the bit fields in the EMAC_O_TARGSEC register.</span></div><div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00837"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a5ebc91b7ec116b9b18730f11749b8943">  837</a></span>&#160;<span class="preprocessor">#define EMAC_TARGSEC_TSTR_M     0xFFFFFFFF  // Target Time Seconds Register</span></div><div class="line"><a name="l00838"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a6271639e794bebcbd93afc70792dafa6">  838</a></span>&#160;<span class="preprocessor">#define EMAC_TARGSEC_TSTR_S     0</span></div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;</div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;<span class="comment">// The following are defines for the bit fields in the EMAC_O_TARGNANO</span></div><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00846"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a7f5845b8a0c0b37ca9c864dcd6d3fe27">  846</a></span>&#160;<span class="preprocessor">#define EMAC_TARGNANO_TRGTBUSY  0x80000000  // Target Time Register Busy</span></div><div class="line"><a name="l00847"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a9ed8df8f1533fcd71b45d14cc7ec2704">  847</a></span>&#160;<span class="preprocessor">#define EMAC_TARGNANO_TTSLO_M   0x7FFFFFFF  // Target Timestamp Low Register</span></div><div class="line"><a name="l00848"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a9f2bba9989a7ad0fd21800ea09a29f24">  848</a></span>&#160;<span class="preprocessor">#define EMAC_TARGNANO_TTSLO_S   0</span></div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;</div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;<span class="comment">// The following are defines for the bit fields in the EMAC_O_HWORDSEC</span></div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00856"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#afbe4ba73305902c3bee815a195b76a16">  856</a></span>&#160;<span class="preprocessor">#define EMAC_HWORDSEC_TSHWR_M   0x0000FFFF  // Target Timestamp Higher Word</span></div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;                                            <span class="comment">// Register</span></div><div class="line"><a name="l00858"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#ac3af4c18be751590094308b3cb7da80a">  858</a></span>&#160;<span class="preprocessor">#define EMAC_HWORDSEC_TSHWR_S   0</span></div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;</div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;<span class="comment">// The following are defines for the bit fields in the EMAC_O_TIMSTAT register.</span></div><div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00865"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a5fe5adcf6270f887c6aa85de0d5059a3">  865</a></span>&#160;<span class="preprocessor">#define EMAC_TIMSTAT_TSTARGT    0x00000002  // Timestamp Target Time Reached</span></div><div class="line"><a name="l00866"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a3107446013cc7065ee84da24ffa63f47">  866</a></span>&#160;<span class="preprocessor">#define EMAC_TIMSTAT_TSSOVF     0x00000001  // Timestamp Seconds Overflow</span></div><div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;</div><div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;<span class="comment">// The following are defines for the bit fields in the EMAC_O_PPSCTRL register.</span></div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00873"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#ad5b4c185bec0758ad1ac6254b771ac85">  873</a></span>&#160;<span class="preprocessor">#define EMAC_PPSCTRL_TRGMODS0_M 0x00000060  // Target Time Register Mode for</span></div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;                                            <span class="comment">// PPS0 Output</span></div><div class="line"><a name="l00875"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#aa12940365ac2c71878ce5b88c8914793">  875</a></span>&#160;<span class="preprocessor">#define EMAC_PPSCTRL_TRGMODS0_INTONLY                                         \</span></div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;<span class="preprocessor">                                0x00000000  // Indicates that the Target Time</span></div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;                                            <span class="comment">// registers are programmed only</span></div><div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;                                            <span class="comment">// for generating the interrupt</span></div><div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;                                            <span class="comment">// event</span></div><div class="line"><a name="l00880"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#af4582b77b5763979da9d53126bbbffda">  880</a></span>&#160;<span class="preprocessor">#define EMAC_PPSCTRL_TRGMODS0_INTPPS0                                         \</span></div><div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;<span class="preprocessor">                                0x00000040  // Indicates that the Target Time</span></div><div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;                                            <span class="comment">// registers are programmed for</span></div><div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;                                            <span class="comment">// generating the interrupt event</span></div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;                                            <span class="comment">// and starting or stopping the</span></div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;                                            <span class="comment">// generation of the EN0PPS output</span></div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;                                            <span class="comment">// signal</span></div><div class="line"><a name="l00887"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#ad9c15b3d290fed415bb0126a81af6dbe">  887</a></span>&#160;<span class="preprocessor">#define EMAC_PPSCTRL_TRGMODS0_PPS0ONLY                                        \</span></div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;<span class="preprocessor">                                0x00000060  // Indicates that the Target Time</span></div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;                                            <span class="comment">// registers are programmed only</span></div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;                                            <span class="comment">// for starting or stopping the</span></div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;                                            <span class="comment">// generation of the EN0PPS output</span></div><div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;                                            <span class="comment">// signal. No interrupt is asserted</span></div><div class="line"><a name="l00893"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a8cfdd435f196f813254eb6708ab50dc6">  893</a></span>&#160;<span class="preprocessor">#define EMAC_PPSCTRL_PPSEN0     0x00000010  // Flexible PPS Output Mode Enable</span></div><div class="line"><a name="l00894"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a8bb2d4dd0b895b5f1f7f3413c686ea24">  894</a></span>&#160;<span class="preprocessor">#define EMAC_PPSCTRL_PPSCTRL_M  0x0000000F  // EN0PPS Output Frequency Control</span></div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;                                            <span class="comment">// (PPSCTRL) or Command Control</span></div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;                                            <span class="comment">// (PPSCMD)</span></div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;</div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;<span class="comment">// The following are defines for the bit fields in the EMAC_O_PPS0INTVL</span></div><div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00904"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a60b49cdf60ead557b9213d210aaf1330">  904</a></span>&#160;<span class="preprocessor">#define EMAC_PPS0INTVL_PPS0INT_M                                              \</span></div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;<span class="preprocessor">                                0xFFFFFFFF  // PPS0 Output Signal Interval</span></div><div class="line"><a name="l00906"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a687ed8d6b0749c2dfb9f701d66826531">  906</a></span>&#160;<span class="preprocessor">#define EMAC_PPS0INTVL_PPS0INT_S                                              \</span></div><div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;<span class="preprocessor">                                0</span></div><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;</div><div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;<span class="comment">// The following are defines for the bit fields in the EMAC_O_PPS0WIDTH</span></div><div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00915"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#aa4600b9ffbf1986e54f9cc6a8a5612c3">  915</a></span>&#160;<span class="preprocessor">#define EMAC_PPS0WIDTH_M        0xFFFFFFFF  // EN0PPS Output Signal Width</span></div><div class="line"><a name="l00916"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a3a0634b96a1795e1ded5d8c4c209cadc">  916</a></span>&#160;<span class="preprocessor">#define EMAC_PPS0WIDTH_S        0</span></div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;</div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;<span class="comment">// The following are defines for the bit fields in the EMAC_O_DMABUSMOD</span></div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00924"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a7cf7dd4fc60e2aecc0f7600a2d13f710">  924</a></span>&#160;<span class="preprocessor">#define EMAC_DMABUSMOD_RIB      0x80000000  // Rebuild Burst</span></div><div class="line"><a name="l00925"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#abf3895a50895b33583034bee2b10f975">  925</a></span>&#160;<span class="preprocessor">#define EMAC_DMABUSMOD_TXPR     0x08000000  // Transmit Priority</span></div><div class="line"><a name="l00926"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#aae62f173c3dcf98e8807a592f53d3663">  926</a></span>&#160;<span class="preprocessor">#define EMAC_DMABUSMOD_MB       0x04000000  // Mixed Burst</span></div><div class="line"><a name="l00927"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a91df51b775bfa67abf57c373a29193cd">  927</a></span>&#160;<span class="preprocessor">#define EMAC_DMABUSMOD_AAL      0x02000000  // Address Aligned Beats</span></div><div class="line"><a name="l00928"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a972fa00cb7d177883447f81d15e5e173">  928</a></span>&#160;<span class="preprocessor">#define EMAC_DMABUSMOD_8XPBL    0x01000000  // 8 x Programmable Burst Length</span></div><div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;                                            <span class="comment">// (PBL) Mode</span></div><div class="line"><a name="l00930"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a0877c122adb324d0bfe667f066ca53c7">  930</a></span>&#160;<span class="preprocessor">#define EMAC_DMABUSMOD_USP      0x00800000  // Use Separate Programmable Burst</span></div><div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;                                            <span class="comment">// Length (PBL)</span></div><div class="line"><a name="l00932"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#abc7cb921c9575c8664547260fe9a5167">  932</a></span>&#160;<span class="preprocessor">#define EMAC_DMABUSMOD_RPBL_M   0x007E0000  // RX DMA Programmable Burst Length</span></div><div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;                                            <span class="comment">// (PBL)</span></div><div class="line"><a name="l00934"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#acbf9c6f86ee78d6d87fd168ed89a9349">  934</a></span>&#160;<span class="preprocessor">#define EMAC_DMABUSMOD_FB       0x00010000  // Fixed Burst</span></div><div class="line"><a name="l00935"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#ab209bd5cb4c9d2a6e6ce22db93836776">  935</a></span>&#160;<span class="preprocessor">#define EMAC_DMABUSMOD_PR_M     0x0000C000  // Priority Ratio</span></div><div class="line"><a name="l00936"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a17bcb5a28dd5878a842b417f2c09afed">  936</a></span>&#160;<span class="preprocessor">#define EMAC_DMABUSMOD_PBL_M    0x00003F00  // Programmable Burst Length</span></div><div class="line"><a name="l00937"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a2102e2b903a54aff8904e1a6d8fda4c2">  937</a></span>&#160;<span class="preprocessor">#define EMAC_DMABUSMOD_ATDS     0x00000080  // Alternate Descriptor Size</span></div><div class="line"><a name="l00938"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#aa47de2f9ae477066fe9f65ea769951af">  938</a></span>&#160;<span class="preprocessor">#define EMAC_DMABUSMOD_DSL_M    0x0000007C  // Descriptor Skip Length</span></div><div class="line"><a name="l00939"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a72b54ca4a0103367c4d3b20dc3614290">  939</a></span>&#160;<span class="preprocessor">#define EMAC_DMABUSMOD_DA       0x00000002  // DMA Arbitration Scheme</span></div><div class="line"><a name="l00940"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a975ec1590cb22d242952f5dc622510a0">  940</a></span>&#160;<span class="preprocessor">#define EMAC_DMABUSMOD_SWR      0x00000001  // DMA Software Reset</span></div><div class="line"><a name="l00941"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#adaff9e9ded7bdabcb111f815e7c4e5b1">  941</a></span>&#160;<span class="preprocessor">#define EMAC_DMABUSMOD_RPBL_S   17</span></div><div class="line"><a name="l00942"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a6e2b156a4ee12427f828f994e23ef212">  942</a></span>&#160;<span class="preprocessor">#define EMAC_DMABUSMOD_PR_S     14</span></div><div class="line"><a name="l00943"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a422d136dc10c1d532cfeb4355b109701">  943</a></span>&#160;<span class="preprocessor">#define EMAC_DMABUSMOD_PBL_S    8</span></div><div class="line"><a name="l00944"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#ad4276d865f9bc41720999967950752dd">  944</a></span>&#160;<span class="preprocessor">#define EMAC_DMABUSMOD_DSL_S    2</span></div><div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;</div><div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;<span class="comment">// The following are defines for the bit fields in the EMAC_O_TXPOLLD register.</span></div><div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00951"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#afca0509dc75bb65b53ffd7c2393230a5">  951</a></span>&#160;<span class="preprocessor">#define EMAC_TXPOLLD_TPD_M      0xFFFFFFFF  // Transmit Poll Demand</span></div><div class="line"><a name="l00952"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#ac61cf842c1649675446fa9521ec263ee">  952</a></span>&#160;<span class="preprocessor">#define EMAC_TXPOLLD_TPD_S      0</span></div><div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;</div><div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;<span class="comment">// The following are defines for the bit fields in the EMAC_O_RXPOLLD register.</span></div><div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00959"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a6d27993ee97215a3454e8e89a00ab681">  959</a></span>&#160;<span class="preprocessor">#define EMAC_RXPOLLD_RPD_M      0xFFFFFFFF  // Receive Poll Demand</span></div><div class="line"><a name="l00960"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a2513e541596150775a957eea3c7d2da5">  960</a></span>&#160;<span class="preprocessor">#define EMAC_RXPOLLD_RPD_S      0</span></div><div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;</div><div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;<span class="comment">// The following are defines for the bit fields in the EMAC_O_RXDLADDR</span></div><div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00968"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#af7a38a1a1e19776ab9c63326bfd2aaa6">  968</a></span>&#160;<span class="preprocessor">#define EMAC_RXDLADDR_STRXLIST_M                                              \</span></div><div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;<span class="preprocessor">                                0xFFFFFFFC  // Start of Receive List</span></div><div class="line"><a name="l00970"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a4057b9f7f1d305a0facd11dbae4213f6">  970</a></span>&#160;<span class="preprocessor">#define EMAC_RXDLADDR_STRXLIST_S                                              \</span></div><div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;<span class="preprocessor">                                2</span></div><div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;</div><div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;<span class="comment">// The following are defines for the bit fields in the EMAC_O_TXDLADDR</span></div><div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00979"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a3f2bbcac23b840aaf4b2a3e98539cd0d">  979</a></span>&#160;<span class="preprocessor">#define EMAC_TXDLADDR_TXDLADDR_M                                              \</span></div><div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;<span class="preprocessor">                                0xFFFFFFFC  // Start of Transmit List Base</span></div><div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;                                            <span class="comment">// Address</span></div><div class="line"><a name="l00982"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a7ddf7fe187ff0563eca202580cc229fa">  982</a></span>&#160;<span class="preprocessor">#define EMAC_TXDLADDR_TXDLADDR_S                                              \</span></div><div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;<span class="preprocessor">                                2</span></div><div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;</div><div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;<span class="comment">// The following are defines for the bit fields in the EMAC_O_DMARIS register.</span></div><div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00990"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a4bd9fe6efc93476a9a899dbfbc8b790b">  990</a></span>&#160;<span class="preprocessor">#define EMAC_DMARIS_LPI         0x40000000  // LPI Trigger Interrupt Status</span></div><div class="line"><a name="l00991"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#aedbd675e09d3a82d48336d6d430ab874">  991</a></span>&#160;<span class="preprocessor">#define EMAC_DMARIS_TT          0x20000000  // Timestamp Trigger Interrupt</span></div><div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;                                            <span class="comment">// Status</span></div><div class="line"><a name="l00993"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a044d4554a60cf1ecf8d03499b294d54d">  993</a></span>&#160;<span class="preprocessor">#define EMAC_DMARIS_PMT         0x10000000  // MAC PMT Interrupt Status</span></div><div class="line"><a name="l00994"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a2ae356a4d1913e4e7b829c2f6f105d4b">  994</a></span>&#160;<span class="preprocessor">#define EMAC_DMARIS_MMC         0x08000000  // MAC MMC Interrupt</span></div><div class="line"><a name="l00995"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#aa4b84fac99e1ab63b1308d23ef202a2a">  995</a></span>&#160;<span class="preprocessor">#define EMAC_DMARIS_AE_M        0x03800000  // Access Error</span></div><div class="line"><a name="l00996"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#ad8b17af9a6474cb11d2712addca10191">  996</a></span>&#160;<span class="preprocessor">#define EMAC_DMARIS_AE_RXDMAWD  0x00000000  // Error during RX DMA Write Data</span></div><div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;                                            <span class="comment">// Transfer</span></div><div class="line"><a name="l00998"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#ae717289eb301f4d86ac315e89aeba732">  998</a></span>&#160;<span class="preprocessor">#define EMAC_DMARIS_AE_TXDMARD  0x01800000  // Error during TX DMA Read Data</span></div><div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;                                            <span class="comment">// Transfer</span></div><div class="line"><a name="l01000"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a682bcba537ee50485d76bd9803f896dc"> 1000</a></span>&#160;<span class="preprocessor">#define EMAC_DMARIS_AE_RXDMADW  0x02000000  // Error during RX DMA Descriptor</span></div><div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;                                            <span class="comment">// Write Access</span></div><div class="line"><a name="l01002"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#aedfdf591a52eab5f704743f15ebe3135"> 1002</a></span>&#160;<span class="preprocessor">#define EMAC_DMARIS_AE_TXDMADW  0x02800000  // Error during TX DMA Descriptor</span></div><div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;                                            <span class="comment">// Write Access</span></div><div class="line"><a name="l01004"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a876725205b8b10963ae4ff37ad2fe879"> 1004</a></span>&#160;<span class="preprocessor">#define EMAC_DMARIS_AE_RXDMADR  0x03000000  // Error during RX DMA Descriptor</span></div><div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;                                            <span class="comment">// Read Access</span></div><div class="line"><a name="l01006"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a5948de6ed054e090c53cfc5ee65b5680"> 1006</a></span>&#160;<span class="preprocessor">#define EMAC_DMARIS_AE_TXDMADR  0x03800000  // Error during TX DMA Descriptor</span></div><div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;                                            <span class="comment">// Read Access</span></div><div class="line"><a name="l01008"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a9a88859bd53556597f7424ecbdef2821"> 1008</a></span>&#160;<span class="preprocessor">#define EMAC_DMARIS_TS_M        0x00700000  // Transmit Process State</span></div><div class="line"><a name="l01009"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a5eb03ce7d5f2969257f92ec50b6fa59d"> 1009</a></span>&#160;<span class="preprocessor">#define EMAC_DMARIS_TS_STOP     0x00000000  // Stopped; Reset or Stop transmit</span></div><div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;                                            <span class="comment">// command processed</span></div><div class="line"><a name="l01011"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a0accea76f185c73a560971e8f4c77a34"> 1011</a></span>&#160;<span class="preprocessor">#define EMAC_DMARIS_TS_RUNTXTD  0x00100000  // Running; Fetching transmit</span></div><div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;                                            <span class="comment">// transfer descriptor</span></div><div class="line"><a name="l01013"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a9c0603788353b399695d660d1c4cfed2"> 1013</a></span>&#160;<span class="preprocessor">#define EMAC_DMARIS_TS_STATUS   0x00200000  // Running; Waiting for status</span></div><div class="line"><a name="l01014"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a0bf5b765b7ae3ce2e73904226af7ae78"> 1014</a></span>&#160;<span class="preprocessor">#define EMAC_DMARIS_TS_RUNTX    0x00300000  // Running; Reading data from host</span></div><div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;                                            <span class="comment">// memory buffer and queuing it to</span></div><div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;                                            <span class="comment">// transmit buffer (TX FIFO)</span></div><div class="line"><a name="l01017"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a0219516350720abfca5c1b8097060627"> 1017</a></span>&#160;<span class="preprocessor">#define EMAC_DMARIS_TS_TSTAMP   0x00400000  // Writing Timestamp</span></div><div class="line"><a name="l01018"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#afa73c1726c65c65f411c36cea575c31f"> 1018</a></span>&#160;<span class="preprocessor">#define EMAC_DMARIS_TS_SUSPEND  0x00600000  // Suspended; Transmit descriptor</span></div><div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;                                            <span class="comment">// unavailable or transmit buffer</span></div><div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;                                            <span class="comment">// underflow</span></div><div class="line"><a name="l01021"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a0a01f3c191266781d3f2281ecc049e07"> 1021</a></span>&#160;<span class="preprocessor">#define EMAC_DMARIS_TS_RUNCTD   0x00700000  // Running; Closing transmit</span></div><div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;                                            <span class="comment">// descriptor</span></div><div class="line"><a name="l01023"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a145297a3c27a945717c017e638963d24"> 1023</a></span>&#160;<span class="preprocessor">#define EMAC_DMARIS_RS_M        0x000E0000  // Received Process State</span></div><div class="line"><a name="l01024"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a75e7cd5e9c007081f2802a853438b16d"> 1024</a></span>&#160;<span class="preprocessor">#define EMAC_DMARIS_RS_STOP     0x00000000  // Stopped: Reset or stop receive</span></div><div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;                                            <span class="comment">// command issued</span></div><div class="line"><a name="l01026"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a99c7fa92630c73f8cb7f6e097d60bc3d"> 1026</a></span>&#160;<span class="preprocessor">#define EMAC_DMARIS_RS_RUNRXTD  0x00020000  // Running: Fetching receive</span></div><div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;                                            <span class="comment">// transfer descriptor</span></div><div class="line"><a name="l01028"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a4ccc276687845d417e3453c087008c62"> 1028</a></span>&#160;<span class="preprocessor">#define EMAC_DMARIS_RS_RUNRXD   0x00060000  // Running: Waiting for receive</span></div><div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;                                            <span class="comment">// packet</span></div><div class="line"><a name="l01030"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a438c1b8b3effcd64bcee1ae49a36e0cf"> 1030</a></span>&#160;<span class="preprocessor">#define EMAC_DMARIS_RS_SUSPEND  0x00080000  // Suspended: Receive descriptor</span></div><div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;                                            <span class="comment">// unavailable</span></div><div class="line"><a name="l01032"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a48e5836b2191de3d95a810fbc7388d00"> 1032</a></span>&#160;<span class="preprocessor">#define EMAC_DMARIS_RS_RUNCRD   0x000A0000  // Running: Closing receive</span></div><div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;                                            <span class="comment">// descriptor</span></div><div class="line"><a name="l01034"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#af7b39be8a890e015207388b97f9f6b1c"> 1034</a></span>&#160;<span class="preprocessor">#define EMAC_DMARIS_RS_TSWS     0x000C0000  // Writing Timestamp</span></div><div class="line"><a name="l01035"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#ae1b14f61330ab4eaffdc187987b19790"> 1035</a></span>&#160;<span class="preprocessor">#define EMAC_DMARIS_RS_RUNTXD   0x000E0000  // Running: Transferring the</span></div><div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;                                            <span class="comment">// receive packet data from receive</span></div><div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;                                            <span class="comment">// buffer to host memory</span></div><div class="line"><a name="l01038"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a93c165958931ecb7fd0d0af079294a03"> 1038</a></span>&#160;<span class="preprocessor">#define EMAC_DMARIS_NIS         0x00010000  // Normal Interrupt Summary</span></div><div class="line"><a name="l01039"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a97effdb7c20d77ba65f7d0c78fd446dc"> 1039</a></span>&#160;<span class="preprocessor">#define EMAC_DMARIS_AIS         0x00008000  // Abnormal Interrupt Summary</span></div><div class="line"><a name="l01040"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a74cf6b669885c4f16798db4f90c7fed5"> 1040</a></span>&#160;<span class="preprocessor">#define EMAC_DMARIS_ERI         0x00004000  // Early Receive Interrupt</span></div><div class="line"><a name="l01041"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a4229f492a7dcc85ddfe7093e67c041ac"> 1041</a></span>&#160;<span class="preprocessor">#define EMAC_DMARIS_FBI         0x00002000  // Fatal Bus Error Interrupt</span></div><div class="line"><a name="l01042"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a736af2dd63bf65d103337f3ad8c0c48f"> 1042</a></span>&#160;<span class="preprocessor">#define EMAC_DMARIS_ETI         0x00000400  // Early Transmit Interrupt</span></div><div class="line"><a name="l01043"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a90366893a54482abc4a58a96c4446ff3"> 1043</a></span>&#160;<span class="preprocessor">#define EMAC_DMARIS_RWT         0x00000200  // Receive Watchdog Timeout</span></div><div class="line"><a name="l01044"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a79839915b14f529fa71ab2483dfa4286"> 1044</a></span>&#160;<span class="preprocessor">#define EMAC_DMARIS_RPS         0x00000100  // Receive Process Stopped</span></div><div class="line"><a name="l01045"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a7fa9528b19cc19f836b46979e2026a71"> 1045</a></span>&#160;<span class="preprocessor">#define EMAC_DMARIS_RU          0x00000080  // Receive Buffer Unavailable</span></div><div class="line"><a name="l01046"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a62145424c3b0b418b1c22fd0fa9b7393"> 1046</a></span>&#160;<span class="preprocessor">#define EMAC_DMARIS_RI          0x00000040  // Receive Interrupt</span></div><div class="line"><a name="l01047"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a565f5c034ee379b3132cb8d4b0f03825"> 1047</a></span>&#160;<span class="preprocessor">#define EMAC_DMARIS_UNF         0x00000020  // Transmit Underflow</span></div><div class="line"><a name="l01048"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a730a0def09e33146cccae49244fad403"> 1048</a></span>&#160;<span class="preprocessor">#define EMAC_DMARIS_OVF         0x00000010  // Receive Overflow</span></div><div class="line"><a name="l01049"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#af5490acd9b4f2016115442a492530db5"> 1049</a></span>&#160;<span class="preprocessor">#define EMAC_DMARIS_TJT         0x00000008  // Transmit Jabber Timeout</span></div><div class="line"><a name="l01050"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a9e4e2f1d65629d161b3bebdada2e4793"> 1050</a></span>&#160;<span class="preprocessor">#define EMAC_DMARIS_TU          0x00000004  // Transmit Buffer Unavailable</span></div><div class="line"><a name="l01051"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#aff5ef0820de6abdd3373192338a16345"> 1051</a></span>&#160;<span class="preprocessor">#define EMAC_DMARIS_TPS         0x00000002  // Transmit Process Stopped</span></div><div class="line"><a name="l01052"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#acc0e4fbd028663ea142ffc108ba0bcea"> 1052</a></span>&#160;<span class="preprocessor">#define EMAC_DMARIS_TI          0x00000001  // Transmit Interrupt</span></div><div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;</div><div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;<span class="comment">// The following are defines for the bit fields in the EMAC_O_DMAOPMODE</span></div><div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01060"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#abafeb2446cf81d7c4ca2220a022a903b"> 1060</a></span>&#160;<span class="preprocessor">#define EMAC_DMAOPMODE_DT       0x04000000  // Disable Dropping of TCP/IP</span></div><div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;                                            <span class="comment">// Checksum Error Frames</span></div><div class="line"><a name="l01062"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a5f2a8f18df79a6dc5f3a2cb4f9ea7fbb"> 1062</a></span>&#160;<span class="preprocessor">#define EMAC_DMAOPMODE_RSF      0x02000000  // Receive Store and Forward</span></div><div class="line"><a name="l01063"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a148bf60e2370ab143a73dee595d0cef3"> 1063</a></span>&#160;<span class="preprocessor">#define EMAC_DMAOPMODE_DFF      0x01000000  // Disable Flushing of Received</span></div><div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;                                            <span class="comment">// Frames</span></div><div class="line"><a name="l01065"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a5880e5c7e88822197eee8f0852cee33c"> 1065</a></span>&#160;<span class="preprocessor">#define EMAC_DMAOPMODE_TSF      0x00200000  // Transmit Store and Forward</span></div><div class="line"><a name="l01066"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a503c625f060408759931820da88afd1f"> 1066</a></span>&#160;<span class="preprocessor">#define EMAC_DMAOPMODE_FTF      0x00100000  // Flush Transmit FIFO</span></div><div class="line"><a name="l01067"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a8b0495884955bf53eba3ee65a3c826d4"> 1067</a></span>&#160;<span class="preprocessor">#define EMAC_DMAOPMODE_TTC_M    0x0001C000  // Transmit Threshold Control</span></div><div class="line"><a name="l01068"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#ab2f85a097566c7f2386bed053cb206d8"> 1068</a></span>&#160;<span class="preprocessor">#define EMAC_DMAOPMODE_TTC_64   0x00000000  // 64 bytes</span></div><div class="line"><a name="l01069"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a036233c7dda8b763ffbf98e1f15f9750"> 1069</a></span>&#160;<span class="preprocessor">#define EMAC_DMAOPMODE_TTC_128  0x00004000  // 128 bytes</span></div><div class="line"><a name="l01070"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#acf01ad1392ad61c9d54f7a0250eadc57"> 1070</a></span>&#160;<span class="preprocessor">#define EMAC_DMAOPMODE_TTC_192  0x00008000  // 192 bytes</span></div><div class="line"><a name="l01071"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a035fd53c6c94f687b314f320ab455a8e"> 1071</a></span>&#160;<span class="preprocessor">#define EMAC_DMAOPMODE_TTC_256  0x0000C000  // 256 bytes</span></div><div class="line"><a name="l01072"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#afe1dfdbe4ed7f5c93a665e9f026e25f6"> 1072</a></span>&#160;<span class="preprocessor">#define EMAC_DMAOPMODE_TTC_40   0x00010000  // 40 bytes</span></div><div class="line"><a name="l01073"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a4c2e30012a1c2bdc43f637468d3e4b16"> 1073</a></span>&#160;<span class="preprocessor">#define EMAC_DMAOPMODE_TTC_32   0x00014000  // 32 bytes</span></div><div class="line"><a name="l01074"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a9e06d55b4964825e1a717ca74f463ce3"> 1074</a></span>&#160;<span class="preprocessor">#define EMAC_DMAOPMODE_TTC_24   0x00018000  // 24 bytes</span></div><div class="line"><a name="l01075"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a7b44ad8961cdc4e972a06af66146bd0c"> 1075</a></span>&#160;<span class="preprocessor">#define EMAC_DMAOPMODE_TTC_16   0x0001C000  // 16 bytes</span></div><div class="line"><a name="l01076"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a155bca9d29c764f8fb66283142e185a0"> 1076</a></span>&#160;<span class="preprocessor">#define EMAC_DMAOPMODE_ST       0x00002000  // Start or Stop Transmission</span></div><div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;                                            <span class="comment">// Command</span></div><div class="line"><a name="l01078"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a4564dbbfcf8c4087f5ca056333403571"> 1078</a></span>&#160;<span class="preprocessor">#define EMAC_DMAOPMODE_FEF      0x00000080  // Forward Error Frames</span></div><div class="line"><a name="l01079"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a09e6fcca4a3890016f2a2817175352a4"> 1079</a></span>&#160;<span class="preprocessor">#define EMAC_DMAOPMODE_FUF      0x00000040  // Forward Undersized Good Frames</span></div><div class="line"><a name="l01080"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a3011f8caa22e74a7cbf6c494b40fccd8"> 1080</a></span>&#160;<span class="preprocessor">#define EMAC_DMAOPMODE_DGF      0x00000020  // Drop Giant Frame Enable</span></div><div class="line"><a name="l01081"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a6a6beb857d45d897470517ed49303ad1"> 1081</a></span>&#160;<span class="preprocessor">#define EMAC_DMAOPMODE_RTC_M    0x00000018  // Receive Threshold Control</span></div><div class="line"><a name="l01082"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a401414bfb266ed6a2afd416592646c85"> 1082</a></span>&#160;<span class="preprocessor">#define EMAC_DMAOPMODE_RTC_64   0x00000000  // 64 bytes</span></div><div class="line"><a name="l01083"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#accc62a13195afae4f01bf0f862eadebc"> 1083</a></span>&#160;<span class="preprocessor">#define EMAC_DMAOPMODE_RTC_32   0x00000008  // 32 bytes</span></div><div class="line"><a name="l01084"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a1e54652e3925e9d0290756d2d645371a"> 1084</a></span>&#160;<span class="preprocessor">#define EMAC_DMAOPMODE_RTC_96   0x00000010  // 96 bytes</span></div><div class="line"><a name="l01085"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a11f9235f5c6aa66593cbebce269d1a8d"> 1085</a></span>&#160;<span class="preprocessor">#define EMAC_DMAOPMODE_RTC_128  0x00000018  // 128 bytes</span></div><div class="line"><a name="l01086"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#ac8a6db6377cee5fafa87ac197268036c"> 1086</a></span>&#160;<span class="preprocessor">#define EMAC_DMAOPMODE_OSF      0x00000004  // Operate on Second Frame</span></div><div class="line"><a name="l01087"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a6ac86a96b8a0d82237a3631c2c06e0d5"> 1087</a></span>&#160;<span class="preprocessor">#define EMAC_DMAOPMODE_SR       0x00000002  // Start or Stop Receive</span></div><div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;</div><div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;<span class="comment">// The following are defines for the bit fields in the EMAC_O_DMAIM register.</span></div><div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01094"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a1882f13339d9b26f56359de123b2a655"> 1094</a></span>&#160;<span class="preprocessor">#define EMAC_DMAIM_NIE          0x00010000  // Normal Interrupt Summary Enable</span></div><div class="line"><a name="l01095"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a568b89398785969bac760c465daf88e3"> 1095</a></span>&#160;<span class="preprocessor">#define EMAC_DMAIM_AIE          0x00008000  // Abnormal Interrupt Summary</span></div><div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;                                            <span class="comment">// Enable</span></div><div class="line"><a name="l01097"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a10666744641f312f281850e2ba655648"> 1097</a></span>&#160;<span class="preprocessor">#define EMAC_DMAIM_ERE          0x00004000  // Early Receive Interrupt Enable</span></div><div class="line"><a name="l01098"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a12ddfcff4da751b7fef082d454545c45"> 1098</a></span>&#160;<span class="preprocessor">#define EMAC_DMAIM_FBE          0x00002000  // Fatal Bus Error Enable</span></div><div class="line"><a name="l01099"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#afc44c3a08c06098287e7d2a910056139"> 1099</a></span>&#160;<span class="preprocessor">#define EMAC_DMAIM_ETE          0x00000400  // Early Transmit Interrupt Enable</span></div><div class="line"><a name="l01100"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#abc8a67189ebd2fba10786551201a0ce3"> 1100</a></span>&#160;<span class="preprocessor">#define EMAC_DMAIM_RWE          0x00000200  // Receive Watchdog Timeout Enable</span></div><div class="line"><a name="l01101"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a554b05bc8aee846601d82d5aaff152e3"> 1101</a></span>&#160;<span class="preprocessor">#define EMAC_DMAIM_RSE          0x00000100  // Receive Stopped Enable</span></div><div class="line"><a name="l01102"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#abf2212c4465a58ebd60aca4387023d49"> 1102</a></span>&#160;<span class="preprocessor">#define EMAC_DMAIM_RUE          0x00000080  // Receive Buffer Unavailable</span></div><div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;                                            <span class="comment">// Enable</span></div><div class="line"><a name="l01104"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a53c24e2b4b9d4b0290ffd1afc5f850e7"> 1104</a></span>&#160;<span class="preprocessor">#define EMAC_DMAIM_RIE          0x00000040  // Receive Interrupt Enable</span></div><div class="line"><a name="l01105"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#ae3ccdb5a26d741a11870d293ce9145c7"> 1105</a></span>&#160;<span class="preprocessor">#define EMAC_DMAIM_UNE          0x00000020  // Underflow Interrupt Enable</span></div><div class="line"><a name="l01106"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a2f0ccc8c40434ef3210bd34e86688a3c"> 1106</a></span>&#160;<span class="preprocessor">#define EMAC_DMAIM_OVE          0x00000010  // Overflow Interrupt Enable</span></div><div class="line"><a name="l01107"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#aaa1ad6ef9e27dbf6bd05a5d20b3aa888"> 1107</a></span>&#160;<span class="preprocessor">#define EMAC_DMAIM_TJE          0x00000008  // Transmit Jabber Timeout Enable</span></div><div class="line"><a name="l01108"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a8d67da71aff02b06584c5fad6a13d4e9"> 1108</a></span>&#160;<span class="preprocessor">#define EMAC_DMAIM_TUE          0x00000004  // Transmit Buffer Unvailable</span></div><div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;                                            <span class="comment">// Enable</span></div><div class="line"><a name="l01110"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a944adf21b66cc1551a5ddf915ffc585b"> 1110</a></span>&#160;<span class="preprocessor">#define EMAC_DMAIM_TSE          0x00000002  // Transmit Stopped Enable</span></div><div class="line"><a name="l01111"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a07e32728b55f1d019b567c009f287367"> 1111</a></span>&#160;<span class="preprocessor">#define EMAC_DMAIM_TIE          0x00000001  // Transmit Interrupt Enable</span></div><div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;</div><div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;<span class="comment">// The following are defines for the bit fields in the EMAC_O_MFBOC register.</span></div><div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01118"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a14e8cea9d10c61589b85a61411479499"> 1118</a></span>&#160;<span class="preprocessor">#define EMAC_MFBOC_OVFCNTOVF    0x10000000  // Overflow Bit for FIFO Overflow</span></div><div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;                                            <span class="comment">// Counter</span></div><div class="line"><a name="l01120"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a85b6b0b7b2764e2482fcbd71de2ceb53"> 1120</a></span>&#160;<span class="preprocessor">#define EMAC_MFBOC_OVFFRMCNT_M  0x0FFE0000  // Overflow Frame Counter</span></div><div class="line"><a name="l01121"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#aae56628780d53381170e61639e2f6dbd"> 1121</a></span>&#160;<span class="preprocessor">#define EMAC_MFBOC_MISCNTOVF    0x00010000  // Overflow bit for Missed Frame</span></div><div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;                                            <span class="comment">// Counter</span></div><div class="line"><a name="l01123"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#aab743961a1861c978968b5116da22e26"> 1123</a></span>&#160;<span class="preprocessor">#define EMAC_MFBOC_MISFRMCNT_M  0x0000FFFF  // Missed Frame Counter</span></div><div class="line"><a name="l01124"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#ad24c5a23cd7d6ca54e04847cde2f9fde"> 1124</a></span>&#160;<span class="preprocessor">#define EMAC_MFBOC_OVFFRMCNT_S  17</span></div><div class="line"><a name="l01125"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#ac1f73dc75b30e103610fdb5f707129ea"> 1125</a></span>&#160;<span class="preprocessor">#define EMAC_MFBOC_MISFRMCNT_S  0</span></div><div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;</div><div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;<span class="comment">// The following are defines for the bit fields in the EMAC_O_RXINTWDT</span></div><div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01133"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#ab66df1548087a22e6c88de9164de8c4c"> 1133</a></span>&#160;<span class="preprocessor">#define EMAC_RXINTWDT_RIWT_M    0x000000FF  // Receive Interrupt Watchdog Timer</span></div><div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;                                            <span class="comment">// Count</span></div><div class="line"><a name="l01135"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a4294586884aecccf4f4b1bc9ddedbb1d"> 1135</a></span>&#160;<span class="preprocessor">#define EMAC_RXINTWDT_RIWT_S    0</span></div><div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;</div><div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;<span class="comment">// The following are defines for the bit fields in the EMAC_O_HOSTXDESC</span></div><div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01143"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a15bcc841b219b195792a1e5e1c0ecbaf"> 1143</a></span>&#160;<span class="preprocessor">#define EMAC_HOSTXDESC_CURTXDESC_M                                            \</span></div><div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;<span class="preprocessor">                                0xFFFFFFFF  // Host Transmit Descriptor Address</span></div><div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;                                            <span class="comment">// Pointer</span></div><div class="line"><a name="l01146"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a9f0ad09f374453afaa2231eee9bb3966"> 1146</a></span>&#160;<span class="preprocessor">#define EMAC_HOSTXDESC_CURTXDESC_S                                            \</span></div><div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;<span class="preprocessor">                                0</span></div><div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;</div><div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;<span class="comment">// The following are defines for the bit fields in the EMAC_O_HOSRXDESC</span></div><div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01155"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#aecbab995319f5d967b3d0b8ba2aed256"> 1155</a></span>&#160;<span class="preprocessor">#define EMAC_HOSRXDESC_CURRXDESC_M                                            \</span></div><div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;<span class="preprocessor">                                0xFFFFFFFF  // Host Receive Descriptor Address</span></div><div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;                                            <span class="comment">// Pointer</span></div><div class="line"><a name="l01158"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a5a12263a73e7d45a76f96a7e07517216"> 1158</a></span>&#160;<span class="preprocessor">#define EMAC_HOSRXDESC_CURRXDESC_S                                            \</span></div><div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;<span class="preprocessor">                                0</span></div><div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;</div><div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;<span class="comment">// The following are defines for the bit fields in the EMAC_O_HOSTXBA register.</span></div><div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01166"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a75c6a8cec7ceffb7aecbb1f10f88836b"> 1166</a></span>&#160;<span class="preprocessor">#define EMAC_HOSTXBA_CURTXBUFA_M                                              \</span></div><div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;<span class="preprocessor">                                0xFFFFFFFF  // Host Transmit Buffer Address</span></div><div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;                                            <span class="comment">// Pointer</span></div><div class="line"><a name="l01169"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#afe0b4d7a81ffed296f0bb03bc7f30754"> 1169</a></span>&#160;<span class="preprocessor">#define EMAC_HOSTXBA_CURTXBUFA_S                                              \</span></div><div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;<span class="preprocessor">                                0</span></div><div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;</div><div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;<span class="comment">// The following are defines for the bit fields in the EMAC_O_HOSRXBA register.</span></div><div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01177"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#aea1d9a9b7489120750f390cf9c082798"> 1177</a></span>&#160;<span class="preprocessor">#define EMAC_HOSRXBA_CURRXBUFA_M                                              \</span></div><div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;<span class="preprocessor">                                0xFFFFFFFF  // Host Receive Buffer Address</span></div><div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;                                            <span class="comment">// Pointer</span></div><div class="line"><a name="l01180"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a3011f3a726fab90c482389cda45ad459"> 1180</a></span>&#160;<span class="preprocessor">#define EMAC_HOSRXBA_CURRXBUFA_S                                              \</span></div><div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;<span class="preprocessor">                                0</span></div><div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;</div><div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160;<span class="comment">// The following are defines for the bit fields in the EMAC_O_PP register.</span></div><div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01188"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a5f9766735c9e0a8ca34bf66c88b5ea21"> 1188</a></span>&#160;<span class="preprocessor">#define EMAC_PP_MACTYPE_M       0x00000700  // Ethernet MAC Type</span></div><div class="line"><a name="l01189"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a81d338c2d7a949930debb271beac7cc0"> 1189</a></span>&#160;<span class="preprocessor">#define EMAC_PP_MACTYPE_1       0x00000100  // MSP432E4x class MAC</span></div><div class="line"><a name="l01190"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#afff000a11b651634b6607cb49ed4ce5b"> 1190</a></span>&#160;<span class="preprocessor">#define EMAC_PP_PHYTYPE_M       0x00000007  // Ethernet PHY Type</span></div><div class="line"><a name="l01191"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a0aee250d38434879e18f4dc7f6a0de21"> 1191</a></span>&#160;<span class="preprocessor">#define EMAC_PP_PHYTYPE_NONE    0x00000000  // No PHY</span></div><div class="line"><a name="l01192"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#ac6964c920f48b1ab1a520df5843a6ea9"> 1192</a></span>&#160;<span class="preprocessor">#define EMAC_PP_PHYTYPE_1       0x00000003  // MSP432E4x class PHY</span></div><div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;</div><div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;<span class="comment">// The following are defines for the bit fields in the EMAC_O_PC register.</span></div><div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01199"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#ab7085a9c257b87749af1e22a3cda0e4b"> 1199</a></span>&#160;<span class="preprocessor">#define EMAC_PC_PHYEXT          0x80000000  // PHY Select</span></div><div class="line"><a name="l01200"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#addaa8d3b862f815479763cefed81898c"> 1200</a></span>&#160;<span class="preprocessor">#define EMAC_PC_PINTFS_M        0x70000000  // Ethernet Interface Select</span></div><div class="line"><a name="l01201"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a619752aebe76db6ddef1cb1ac1d50399"> 1201</a></span>&#160;<span class="preprocessor">#define EMAC_PC_PINTFS_IMII     0x00000000  // MII (default) Used for internal</span></div><div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;                                            <span class="comment">// PHY or external PHY connected</span></div><div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;                                            <span class="comment">// via MII</span></div><div class="line"><a name="l01204"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a405c57f8b6db8e3d50a503d8c8408303"> 1204</a></span>&#160;<span class="preprocessor">#define EMAC_PC_PINTFS_RMII     0x40000000  // RMII: Used for external PHY</span></div><div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;                                            <span class="comment">// connected via RMII</span></div><div class="line"><a name="l01206"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a2b953988ee7fc4be1575c9db3e3f2e2e"> 1206</a></span>&#160;<span class="preprocessor">#define EMAC_PC_DIGRESTART      0x02000000  // PHY Soft Restart</span></div><div class="line"><a name="l01207"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a7c6212055647bbbab34648f0d0584523"> 1207</a></span>&#160;<span class="preprocessor">#define EMAC_PC_NIBDETDIS       0x01000000  // Odd Nibble TXER Detection</span></div><div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;                                            <span class="comment">// Disable</span></div><div class="line"><a name="l01209"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a2abf8cabc40e2ac8349f1d67ef6c658a"> 1209</a></span>&#160;<span class="preprocessor">#define EMAC_PC_RXERIDLE        0x00800000  // RXER Detection During Idle</span></div><div class="line"><a name="l01210"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#af504e09c6d6f2151434ef42412b6728f"> 1210</a></span>&#160;<span class="preprocessor">#define EMAC_PC_ISOMIILL        0x00400000  // Isolate MII in Link Loss</span></div><div class="line"><a name="l01211"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#af8df3fea3e981d2f729269ce139a3c44"> 1211</a></span>&#160;<span class="preprocessor">#define EMAC_PC_LRR             0x00200000  // Link Loss Recovery</span></div><div class="line"><a name="l01212"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#af3790de96cfbe67d31d7394c0b8ca6eb"> 1212</a></span>&#160;<span class="preprocessor">#define EMAC_PC_TDRRUN          0x00100000  // TDR Auto Run</span></div><div class="line"><a name="l01213"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a4b382d3d0b50c44a5151a59c44e2f988"> 1213</a></span>&#160;<span class="preprocessor">#define EMAC_PC_FASTLDMODE_M    0x000F8000  // Fast Link Down Mode</span></div><div class="line"><a name="l01214"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#aad98ea783668e933de5b00420957f7cb"> 1214</a></span>&#160;<span class="preprocessor">#define EMAC_PC_POLSWAP         0x00004000  // Polarity Swap</span></div><div class="line"><a name="l01215"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a169077a0e5a4949830e921eddcd4d320"> 1215</a></span>&#160;<span class="preprocessor">#define EMAC_PC_MDISWAP         0x00002000  // MDI Swap</span></div><div class="line"><a name="l01216"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#af45ec396b2d2b486d8207f9b79949386"> 1216</a></span>&#160;<span class="preprocessor">#define EMAC_PC_RBSTMDIX        0x00001000  // Robust Auto MDI-X</span></div><div class="line"><a name="l01217"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#afb2fa800fb8d0a90dd11b10fc4363bc8"> 1217</a></span>&#160;<span class="preprocessor">#define EMAC_PC_FASTMDIX        0x00000800  // Fast Auto MDI-X</span></div><div class="line"><a name="l01218"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a0848901c125497a42c612280185d3449"> 1218</a></span>&#160;<span class="preprocessor">#define EMAC_PC_MDIXEN          0x00000400  // MDIX Enable</span></div><div class="line"><a name="l01219"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a6a4857c5de168ecbe8a92930f5a0a5d2"> 1219</a></span>&#160;<span class="preprocessor">#define EMAC_PC_FASTRXDV        0x00000200  // Fast RXDV Detection</span></div><div class="line"><a name="l01220"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a5f6ccfb6b37400c8e888a976b32fb828"> 1220</a></span>&#160;<span class="preprocessor">#define EMAC_PC_FASTLUPD        0x00000100  // FAST Link-Up in Parallel Detect</span></div><div class="line"><a name="l01221"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#ab8fa47f9c90a64779fbc553fba9d7e84"> 1221</a></span>&#160;<span class="preprocessor">#define EMAC_PC_EXTFD           0x00000080  // Extended Full Duplex Ability</span></div><div class="line"><a name="l01222"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a2ea82fd6e46635afb4c303065f6249f9"> 1222</a></span>&#160;<span class="preprocessor">#define EMAC_PC_FASTANEN        0x00000040  // Fast Auto Negotiation Enable</span></div><div class="line"><a name="l01223"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a23fd5a94d1d89f5c9d622806589779a4"> 1223</a></span>&#160;<span class="preprocessor">#define EMAC_PC_FASTANSEL_M     0x00000030  // Fast Auto Negotiation Select</span></div><div class="line"><a name="l01224"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#ac0eec67fed1f4a402eb248de62656780"> 1224</a></span>&#160;<span class="preprocessor">#define EMAC_PC_ANEN            0x00000008  // Auto Negotiation Enable</span></div><div class="line"><a name="l01225"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a1ed68b3054861cbe4f79c54d91b7d39b"> 1225</a></span>&#160;<span class="preprocessor">#define EMAC_PC_ANMODE_M        0x00000006  // Auto Negotiation Mode</span></div><div class="line"><a name="l01226"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#ab7b49196d288675580d82f66a0872fef"> 1226</a></span>&#160;<span class="preprocessor">#define EMAC_PC_ANMODE_10HD     0x00000000  // When ANEN = 0x0, the mode is</span></div><div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160;                                            <span class="comment">// 10Base-T, Half-Duplex</span></div><div class="line"><a name="l01228"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a186082cc1ad1c31bd2e0e596146705fa"> 1228</a></span>&#160;<span class="preprocessor">#define EMAC_PC_ANMODE_10FD     0x00000002  // When ANEN = 0x0, the mode is</span></div><div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160;                                            <span class="comment">// 10Base-T, Full-Duplex</span></div><div class="line"><a name="l01230"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a51336ea9a0d736b9d75044c670433d77"> 1230</a></span>&#160;<span class="preprocessor">#define EMAC_PC_ANMODE_100HD    0x00000004  // When ANEN = 0x0, the mode is</span></div><div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;                                            <span class="comment">// 100Base-TX, Half-Duplex</span></div><div class="line"><a name="l01232"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#ad1669a7c380db86020df6e9b10fd80bd"> 1232</a></span>&#160;<span class="preprocessor">#define EMAC_PC_ANMODE_100FD    0x00000006  // When ANEN = 0x0, the mode is</span></div><div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;                                            <span class="comment">// 100Base-TX, Full-Duplex</span></div><div class="line"><a name="l01234"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#af4ff852129f87b4df2a94a78ff51fd66"> 1234</a></span>&#160;<span class="preprocessor">#define EMAC_PC_PHYHOLD         0x00000001  // Ethernet PHY Hold</span></div><div class="line"><a name="l01235"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a56c9234c6faea885dd5e69a564dc4384"> 1235</a></span>&#160;<span class="preprocessor">#define EMAC_PC_FASTLDMODE_S    15</span></div><div class="line"><a name="l01236"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a0194714be63d4fa54698e914207d7277"> 1236</a></span>&#160;<span class="preprocessor">#define EMAC_PC_FASTANSEL_S     4</span></div><div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;</div><div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;<span class="comment">// The following are defines for the bit fields in the EMAC_O_CC register.</span></div><div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01243"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a0891b560c043ac00818bebf969f21d57"> 1243</a></span>&#160;<span class="preprocessor">#define EMAC_CC_PTPCEN          0x00040000  // PTP Clock Reference Enable</span></div><div class="line"><a name="l01244"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a87b1ec72ab3eafa26dcc8e180589c375"> 1244</a></span>&#160;<span class="preprocessor">#define EMAC_CC_POL             0x00020000  // LED Polarity Control</span></div><div class="line"><a name="l01245"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a506f07e204d003c5d5de9b88d2c1a2e6"> 1245</a></span>&#160;<span class="preprocessor">#define EMAC_CC_CLKEN           0x00010000  // EN0RREF_CLK Signal Enable</span></div><div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;</div><div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160;<span class="comment">// The following are defines for the bit fields in the EMAC_O_EPHYRIS register.</span></div><div class="line"><a name="l01250"></a><span class="lineno"> 1250</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01252"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a19f7de1647df132f11fba07064bc58b9"> 1252</a></span>&#160;<span class="preprocessor">#define EMAC_EPHYRIS_INT        0x00000001  // Ethernet PHY Raw Interrupt</span></div><div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;                                            <span class="comment">// Status</span></div><div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;</div><div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;<span class="comment">// The following are defines for the bit fields in the EMAC_O_EPHYIM register.</span></div><div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01259"></a><span class="lineno"> 1259</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01260"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a1759296a4d5a59cc95d14a8aea815516"> 1260</a></span>&#160;<span class="preprocessor">#define EMAC_EPHYIM_INT         0x00000001  // Ethernet PHY Interrupt Mask</span></div><div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;</div><div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160;<span class="comment">// The following are defines for the bit fields in the EMAC_O_EPHYMISC</span></div><div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l01266"></a><span class="lineno"> 1266</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01268"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a28889887723ed52d50b6bce9a7638556"> 1268</a></span>&#160;<span class="preprocessor">#define EMAC_EPHYMISC_INT       0x00000001  // Ethernet PHY Status and Clear</span></div><div class="line"><a name="l01269"></a><span class="lineno"> 1269</span>&#160;                                            <span class="comment">// register</span></div><div class="line"><a name="l01270"></a><span class="lineno"> 1270</span>&#160;</div><div class="line"><a name="l01271"></a><span class="lineno"> 1271</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01272"></a><span class="lineno"> 1272</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160;<span class="comment">// The following are defines for the EPHY register offsets.</span></div><div class="line"><a name="l01274"></a><span class="lineno"> 1274</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01275"></a><span class="lineno"> 1275</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01276"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#ac255171e2801e57a0d00c6a75af13c59"> 1276</a></span>&#160;<span class="preprocessor">#define EPHY_BMCR               0x00000000  // Ethernet PHY Basic Mode Control</span></div><div class="line"><a name="l01277"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a67f184954f3628ade0ab769208492b6d"> 1277</a></span>&#160;<span class="preprocessor">#define EPHY_BMSR               0x00000001  // Ethernet PHY Basic Mode Status</span></div><div class="line"><a name="l01278"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a47dd7385c970ff881574398b582648b8"> 1278</a></span>&#160;<span class="preprocessor">#define EPHY_ID1                0x00000002  // Ethernet PHY Identifier Register</span></div><div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;                                            <span class="comment">// 1</span></div><div class="line"><a name="l01280"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a001d1ff9e3a25b3f2f420a0f4b33f101"> 1280</a></span>&#160;<span class="preprocessor">#define EPHY_ID2                0x00000003  // Ethernet PHY Identifier Register</span></div><div class="line"><a name="l01281"></a><span class="lineno"> 1281</span>&#160;                                            <span class="comment">// 2</span></div><div class="line"><a name="l01282"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#ab1d25a052ec9c95d637ede2e3117c98b"> 1282</a></span>&#160;<span class="preprocessor">#define EPHY_ANA                0x00000004  // Ethernet PHY Auto-Negotiation</span></div><div class="line"><a name="l01283"></a><span class="lineno"> 1283</span>&#160;                                            <span class="comment">// Advertisement</span></div><div class="line"><a name="l01284"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#ab1ff69eb0a2256f013e211491eb24e31"> 1284</a></span>&#160;<span class="preprocessor">#define EPHY_ANLPA              0x00000005  // Ethernet PHY Auto-Negotiation</span></div><div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;                                            <span class="comment">// Link Partner Ability</span></div><div class="line"><a name="l01286"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a9af849a4ed8a43eb8905502cf204f8f8"> 1286</a></span>&#160;<span class="preprocessor">#define EPHY_ANER               0x00000006  // Ethernet PHY Auto-Negotiation</span></div><div class="line"><a name="l01287"></a><span class="lineno"> 1287</span>&#160;                                            <span class="comment">// Expansion</span></div><div class="line"><a name="l01288"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a2936b80534b2de579975ce7f493fae74"> 1288</a></span>&#160;<span class="preprocessor">#define EPHY_ANNPTR             0x00000007  // Ethernet PHY Auto-Negotiation</span></div><div class="line"><a name="l01289"></a><span class="lineno"> 1289</span>&#160;                                            <span class="comment">// Next Page TX</span></div><div class="line"><a name="l01290"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#acb2134cf83edef9cebe3d384e617302e"> 1290</a></span>&#160;<span class="preprocessor">#define EPHY_ANLNPTR            0x00000008  // Ethernet PHY Auto-Negotiation</span></div><div class="line"><a name="l01291"></a><span class="lineno"> 1291</span>&#160;                                            <span class="comment">// Link Partner Ability Next Page</span></div><div class="line"><a name="l01292"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a2e9e189fc536d91d8574f3909f648b29"> 1292</a></span>&#160;<span class="preprocessor">#define EPHY_CFG1               0x00000009  // Ethernet PHY Configuration 1</span></div><div class="line"><a name="l01293"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a771f16f7826efbcba2aea721212cd7a3"> 1293</a></span>&#160;<span class="preprocessor">#define EPHY_CFG2               0x0000000A  // Ethernet PHY Configuration 2</span></div><div class="line"><a name="l01294"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a71eda5567e3aa92b9f980eed32cdd44f"> 1294</a></span>&#160;<span class="preprocessor">#define EPHY_CFG3               0x0000000B  // Ethernet PHY Configuration 3</span></div><div class="line"><a name="l01295"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#aeb653f6035f29d87d982eafe2e751a6d"> 1295</a></span>&#160;<span class="preprocessor">#define EPHY_REGCTL             0x0000000D  // Ethernet PHY Register Control</span></div><div class="line"><a name="l01296"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#aea7e15e371055887f958d69ca4e54be1"> 1296</a></span>&#160;<span class="preprocessor">#define EPHY_ADDAR              0x0000000E  // Ethernet PHY Address or Data</span></div><div class="line"><a name="l01297"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a252b60d86da60f169192291ef805c33e"> 1297</a></span>&#160;<span class="preprocessor">#define EPHY_STS                0x00000010  // Ethernet PHY Status</span></div><div class="line"><a name="l01298"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#ab268777b61d9adcaab46b33c9c3d92ba"> 1298</a></span>&#160;<span class="preprocessor">#define EPHY_SCR                0x00000011  // Ethernet PHY Specific Control</span></div><div class="line"><a name="l01299"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a498d9392c6f0641cade4722dac2eec7b"> 1299</a></span>&#160;<span class="preprocessor">#define EPHY_MISR1              0x00000012  // Ethernet PHY MII Interrupt</span></div><div class="line"><a name="l01300"></a><span class="lineno"> 1300</span>&#160;                                            <span class="comment">// Status 1</span></div><div class="line"><a name="l01301"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a24fb76039860067097914c1c746c5fcd"> 1301</a></span>&#160;<span class="preprocessor">#define EPHY_MISR2              0x00000013  // Ethernet PHY MII Interrupt</span></div><div class="line"><a name="l01302"></a><span class="lineno"> 1302</span>&#160;                                            <span class="comment">// Status 2</span></div><div class="line"><a name="l01303"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a2a347e09c5bdf01dfabc76164e412d09"> 1303</a></span>&#160;<span class="preprocessor">#define EPHY_FCSCR              0x00000014  // Ethernet PHY False Carrier Sense</span></div><div class="line"><a name="l01304"></a><span class="lineno"> 1304</span>&#160;                                            <span class="comment">// Counter</span></div><div class="line"><a name="l01305"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a42587956b67568085cd3e31f3840073b"> 1305</a></span>&#160;<span class="preprocessor">#define EPHY_RXERCNT            0x00000015  // Ethernet PHY Receive Error Count</span></div><div class="line"><a name="l01306"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a1adecd583b56fb63373dc6ea875b0c26"> 1306</a></span>&#160;<span class="preprocessor">#define EPHY_BISTCR             0x00000016  // Ethernet PHY BIST Control</span></div><div class="line"><a name="l01307"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#add491caf5a2801a5a5e47b03db3e81b1"> 1307</a></span>&#160;<span class="preprocessor">#define EPHY_LEDCR              0x00000018  // Ethernet PHY LED Control</span></div><div class="line"><a name="l01308"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#add8694491b0c44269b96ff5ba7954878"> 1308</a></span>&#160;<span class="preprocessor">#define EPHY_CTL                0x00000019  // Ethernet PHY Control</span></div><div class="line"><a name="l01309"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a0a63ed8aae656fbfe9bc2737a6fec85b"> 1309</a></span>&#160;<span class="preprocessor">#define EPHY_10BTSC             0x0000001A  // Ethernet PHY 10Base-T</span></div><div class="line"><a name="l01310"></a><span class="lineno"> 1310</span>&#160;                                            <span class="comment">// Status/Control - MR26</span></div><div class="line"><a name="l01311"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a07c61749f5e38d77bd4ec5eaf390a870"> 1311</a></span>&#160;<span class="preprocessor">#define EPHY_BICSR1             0x0000001B  // Ethernet PHY BIST Control and</span></div><div class="line"><a name="l01312"></a><span class="lineno"> 1312</span>&#160;                                            <span class="comment">// Status 1</span></div><div class="line"><a name="l01313"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a4f956dee57fdbc6be03f242507d25d54"> 1313</a></span>&#160;<span class="preprocessor">#define EPHY_BICSR2             0x0000001C  // Ethernet PHY BIST Control and</span></div><div class="line"><a name="l01314"></a><span class="lineno"> 1314</span>&#160;                                            <span class="comment">// Status 2</span></div><div class="line"><a name="l01315"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a6b12d936743c27f01f740687f6c19063"> 1315</a></span>&#160;<span class="preprocessor">#define EPHY_CDCR               0x0000001E  // Ethernet PHY Cable Diagnostic</span></div><div class="line"><a name="l01316"></a><span class="lineno"> 1316</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l01317"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#aef976107de4fa4217753d268e52ad99c"> 1317</a></span>&#160;<span class="preprocessor">#define EPHY_RCR                0x0000001F  // Ethernet PHY Reset Control</span></div><div class="line"><a name="l01318"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a626ed9435cd3dc9795188c2940cc03ba"> 1318</a></span>&#160;<span class="preprocessor">#define EPHY_LEDCFG             0x00000025  // Ethernet PHY LED Configuration</span></div><div class="line"><a name="l01319"></a><span class="lineno"> 1319</span>&#160;</div><div class="line"><a name="l01320"></a><span class="lineno"> 1320</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01322"></a><span class="lineno"> 1322</span>&#160;<span class="comment">// The following are defines for the bit fields in the EPHY_BMCR register.</span></div><div class="line"><a name="l01323"></a><span class="lineno"> 1323</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01324"></a><span class="lineno"> 1324</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01325"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a2da74cbd1ae6dfaebc2196e57d51487b"> 1325</a></span>&#160;<span class="preprocessor">#define EPHY_BMCR_MIIRESET      0x00008000  // MII Register reset</span></div><div class="line"><a name="l01326"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a7a5f96cc9af5738245b86a7cd41dd483"> 1326</a></span>&#160;<span class="preprocessor">#define EPHY_BMCR_MIILOOPBK     0x00004000  // MII Loopback</span></div><div class="line"><a name="l01327"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a3e66332a54104b74d97a85deaa650f1b"> 1327</a></span>&#160;<span class="preprocessor">#define EPHY_BMCR_SPEED         0x00002000  // Speed Select</span></div><div class="line"><a name="l01328"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a40e94f35e4d9c441fdb7622209a31675"> 1328</a></span>&#160;<span class="preprocessor">#define EPHY_BMCR_ANEN          0x00001000  // Auto-Negotiate Enable</span></div><div class="line"><a name="l01329"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a14da5ae310dfa418b66714c17c36912a"> 1329</a></span>&#160;<span class="preprocessor">#define EPHY_BMCR_PWRDWN        0x00000800  // Power Down</span></div><div class="line"><a name="l01330"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#aa29df20730cb8ad0ba7e8deefc6cd1d0"> 1330</a></span>&#160;<span class="preprocessor">#define EPHY_BMCR_ISOLATE       0x00000400  // Port Isolate</span></div><div class="line"><a name="l01331"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a1a842fdd61101696586d9e0b65e50f30"> 1331</a></span>&#160;<span class="preprocessor">#define EPHY_BMCR_RESTARTAN     0x00000200  // Restart Auto-Negotiation</span></div><div class="line"><a name="l01332"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#ad9b517b5c895e2162d54be292ee9576f"> 1332</a></span>&#160;<span class="preprocessor">#define EPHY_BMCR_DUPLEXM       0x00000100  // Duplex Mode</span></div><div class="line"><a name="l01333"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a4ca85bdef4aedaf4e5e40faf92300a67"> 1333</a></span>&#160;<span class="preprocessor">#define EPHY_BMCR_COLLTST       0x00000080  // Collision Test</span></div><div class="line"><a name="l01334"></a><span class="lineno"> 1334</span>&#160;</div><div class="line"><a name="l01335"></a><span class="lineno"> 1335</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01336"></a><span class="lineno"> 1336</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01337"></a><span class="lineno"> 1337</span>&#160;<span class="comment">// The following are defines for the bit fields in the EPHY_BMSR register.</span></div><div class="line"><a name="l01338"></a><span class="lineno"> 1338</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01339"></a><span class="lineno"> 1339</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01340"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#ac6f2565ae040abb1afa90274851a4d18"> 1340</a></span>&#160;<span class="preprocessor">#define EPHY_BMSR_100BTXFD      0x00004000  // 100Base-TX Full Duplex Capable</span></div><div class="line"><a name="l01341"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a4b85c9b3e09999f2c5fa7befc5a94942"> 1341</a></span>&#160;<span class="preprocessor">#define EPHY_BMSR_100BTXHD      0x00002000  // 100Base-TX Half Duplex Capable</span></div><div class="line"><a name="l01342"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#afc8d4e5f414eede235ab8cd8d04498d7"> 1342</a></span>&#160;<span class="preprocessor">#define EPHY_BMSR_10BTFD        0x00001000  // 10 Base-T Full Duplex Capable</span></div><div class="line"><a name="l01343"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a8b16343d7cd8aae86fd24557081d5a65"> 1343</a></span>&#160;<span class="preprocessor">#define EPHY_BMSR_10BTHD        0x00000800  // 10 Base-T Half Duplex Capable</span></div><div class="line"><a name="l01344"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a826ace2d63f70d9121b64d36dcb767fd"> 1344</a></span>&#160;<span class="preprocessor">#define EPHY_BMSR_MFPRESUP      0x00000040  // Preamble Suppression Capable</span></div><div class="line"><a name="l01345"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a510ce746c342099907f9ffaca5bec6a6"> 1345</a></span>&#160;<span class="preprocessor">#define EPHY_BMSR_ANC           0x00000020  // Auto-Negotiation Complete</span></div><div class="line"><a name="l01346"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#aecfcceb1e0d8efec49a30fd7cb817e3a"> 1346</a></span>&#160;<span class="preprocessor">#define EPHY_BMSR_RFAULT        0x00000010  // Remote Fault</span></div><div class="line"><a name="l01347"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a621498e79f9ecdc89afcfae564a38a5a"> 1347</a></span>&#160;<span class="preprocessor">#define EPHY_BMSR_ANEN          0x00000008  // Auto Negotiation Enabled</span></div><div class="line"><a name="l01348"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a01842375bd8d01b54f0ca5319acdc5df"> 1348</a></span>&#160;<span class="preprocessor">#define EPHY_BMSR_LINKSTAT      0x00000004  // Link Status</span></div><div class="line"><a name="l01349"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#af04ba45fc87ea287651581b11884942a"> 1349</a></span>&#160;<span class="preprocessor">#define EPHY_BMSR_JABBER        0x00000002  // Jabber Detect</span></div><div class="line"><a name="l01350"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a8a2375e32c09d733bc1e19efe195feb8"> 1350</a></span>&#160;<span class="preprocessor">#define EPHY_BMSR_EXTEN         0x00000001  // Extended Capability Enable</span></div><div class="line"><a name="l01351"></a><span class="lineno"> 1351</span>&#160;</div><div class="line"><a name="l01352"></a><span class="lineno"> 1352</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01353"></a><span class="lineno"> 1353</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01354"></a><span class="lineno"> 1354</span>&#160;<span class="comment">// The following are defines for the bit fields in the EPHY_ID1 register.</span></div><div class="line"><a name="l01355"></a><span class="lineno"> 1355</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01356"></a><span class="lineno"> 1356</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01357"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a5c5542107372d3d9ccf568ab75e61f78"> 1357</a></span>&#160;<span class="preprocessor">#define EPHY_ID1_OUIMSB_M       0x0000FFFF  // OUI Most Significant Bits</span></div><div class="line"><a name="l01358"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a5d0d27e56f1a492f9517a22288115e45"> 1358</a></span>&#160;<span class="preprocessor">#define EPHY_ID1_OUIMSB_S       0</span></div><div class="line"><a name="l01359"></a><span class="lineno"> 1359</span>&#160;</div><div class="line"><a name="l01360"></a><span class="lineno"> 1360</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01361"></a><span class="lineno"> 1361</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01362"></a><span class="lineno"> 1362</span>&#160;<span class="comment">// The following are defines for the bit fields in the EPHY_ID2 register.</span></div><div class="line"><a name="l01363"></a><span class="lineno"> 1363</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01365"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a77bed10d2b3173b2779bc276be224118"> 1365</a></span>&#160;<span class="preprocessor">#define EPHY_ID2_OUILSB_M       0x0000FC00  // OUI Least Significant Bits</span></div><div class="line"><a name="l01366"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#af1cf99dc9c611b6bdecfa86b41f3b6d5"> 1366</a></span>&#160;<span class="preprocessor">#define EPHY_ID2_VNDRMDL_M      0x000003F0  // Vendor Model Number</span></div><div class="line"><a name="l01367"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a5a3a477df2319aeca88877546ddbcfab"> 1367</a></span>&#160;<span class="preprocessor">#define EPHY_ID2_MDLREV_M       0x0000000F  // Model Revision Number</span></div><div class="line"><a name="l01368"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#ab162d56e91eca98d1f30d305b62abdd8"> 1368</a></span>&#160;<span class="preprocessor">#define EPHY_ID2_OUILSB_S       10</span></div><div class="line"><a name="l01369"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a3037c41b75587ac5fb21570cd3b6f3d0"> 1369</a></span>&#160;<span class="preprocessor">#define EPHY_ID2_VNDRMDL_S      4</span></div><div class="line"><a name="l01370"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#ac46e20aea26b6d12b125a29d9970e1f7"> 1370</a></span>&#160;<span class="preprocessor">#define EPHY_ID2_MDLREV_S       0</span></div><div class="line"><a name="l01371"></a><span class="lineno"> 1371</span>&#160;</div><div class="line"><a name="l01372"></a><span class="lineno"> 1372</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01373"></a><span class="lineno"> 1373</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01374"></a><span class="lineno"> 1374</span>&#160;<span class="comment">// The following are defines for the bit fields in the EPHY_ANA register.</span></div><div class="line"><a name="l01375"></a><span class="lineno"> 1375</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01376"></a><span class="lineno"> 1376</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01377"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#aa350bdc3cb6e1df52d2af65b0afa3414"> 1377</a></span>&#160;<span class="preprocessor">#define EPHY_ANA_NP             0x00008000  // Next Page Indication</span></div><div class="line"><a name="l01378"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#ae10f5ffabeda26ae51caaf636c220198"> 1378</a></span>&#160;<span class="preprocessor">#define EPHY_ANA_RF             0x00002000  // Remote Fault</span></div><div class="line"><a name="l01379"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#afe906bf0451ca3ede17933ac9bf10272"> 1379</a></span>&#160;<span class="preprocessor">#define EPHY_ANA_ASMDUP         0x00000800  // Asymmetric PAUSE support for</span></div><div class="line"><a name="l01380"></a><span class="lineno"> 1380</span>&#160;                                            <span class="comment">// Full Duplex Links</span></div><div class="line"><a name="l01381"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#ab6adb35ff42ae2fa936a1b2c9c29f844"> 1381</a></span>&#160;<span class="preprocessor">#define EPHY_ANA_PAUSE          0x00000400  // PAUSE Support for Full Duplex</span></div><div class="line"><a name="l01382"></a><span class="lineno"> 1382</span>&#160;                                            <span class="comment">// Links</span></div><div class="line"><a name="l01383"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a02372ebf074115df63364ac9c7024013"> 1383</a></span>&#160;<span class="preprocessor">#define EPHY_ANA_100BT4         0x00000200  // 100Base-T4 Support</span></div><div class="line"><a name="l01384"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a65c88235e9cd6ae8489d10d5c0b38eef"> 1384</a></span>&#160;<span class="preprocessor">#define EPHY_ANA_100BTXFD       0x00000100  // 100Base-TX Full Duplex Support</span></div><div class="line"><a name="l01385"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a31dc4a4591d15085f1805698affdf897"> 1385</a></span>&#160;<span class="preprocessor">#define EPHY_ANA_100BTX         0x00000080  // 100Base-TX Support</span></div><div class="line"><a name="l01386"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a734402b866e0dd073bbbdde29f461203"> 1386</a></span>&#160;<span class="preprocessor">#define EPHY_ANA_10BTFD         0x00000040  // 10Base-T Full Duplex Support</span></div><div class="line"><a name="l01387"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a456fdeebbe5ae9c76d24cf548a9894c9"> 1387</a></span>&#160;<span class="preprocessor">#define EPHY_ANA_10BT           0x00000020  // 10Base-T Support</span></div><div class="line"><a name="l01388"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a4a39a8c995fa510d8b4b9efb22b454b5"> 1388</a></span>&#160;<span class="preprocessor">#define EPHY_ANA_SELECT_M       0x0000001F  // Protocol Selection</span></div><div class="line"><a name="l01389"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a1b292caf778afe2b0ca82bc2b81df35f"> 1389</a></span>&#160;<span class="preprocessor">#define EPHY_ANA_SELECT_S       0</span></div><div class="line"><a name="l01390"></a><span class="lineno"> 1390</span>&#160;</div><div class="line"><a name="l01391"></a><span class="lineno"> 1391</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01392"></a><span class="lineno"> 1392</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01393"></a><span class="lineno"> 1393</span>&#160;<span class="comment">// The following are defines for the bit fields in the EPHY_ANLPA register.</span></div><div class="line"><a name="l01394"></a><span class="lineno"> 1394</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01395"></a><span class="lineno"> 1395</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01396"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a67cc131c63087bee975d75d3505e139e"> 1396</a></span>&#160;<span class="preprocessor">#define EPHY_ANLPA_NP           0x00008000  // Next Page Indication</span></div><div class="line"><a name="l01397"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a3857d31485a6154099ab8417ebbb4f65"> 1397</a></span>&#160;<span class="preprocessor">#define EPHY_ANLPA_ACK          0x00004000  // Acknowledge</span></div><div class="line"><a name="l01398"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#ab49bf067c5427bdc6002bd4e09eb2aed"> 1398</a></span>&#160;<span class="preprocessor">#define EPHY_ANLPA_RF           0x00002000  // Remote Fault</span></div><div class="line"><a name="l01399"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#aacda61ffae823bbd62c349e4b70fe0df"> 1399</a></span>&#160;<span class="preprocessor">#define EPHY_ANLPA_ASMDUP       0x00000800  // Asymmetric PAUSE</span></div><div class="line"><a name="l01400"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a830110104b34afb94ee16202716837ec"> 1400</a></span>&#160;<span class="preprocessor">#define EPHY_ANLPA_PAUSE        0x00000400  // PAUSE</span></div><div class="line"><a name="l01401"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a0e13962dc54c748f38c69c26855c0c71"> 1401</a></span>&#160;<span class="preprocessor">#define EPHY_ANLPA_100BT4       0x00000200  // 100Base-T4 Support</span></div><div class="line"><a name="l01402"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a5c890b24a20a734a6d16b9da50216678"> 1402</a></span>&#160;<span class="preprocessor">#define EPHY_ANLPA_100BTXFD     0x00000100  // 100Base-TX Full Duplex Support</span></div><div class="line"><a name="l01403"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a100e8afdb5266668ddc99cb4dd36b9b7"> 1403</a></span>&#160;<span class="preprocessor">#define EPHY_ANLPA_100BTX       0x00000080  // 100Base-TX Support</span></div><div class="line"><a name="l01404"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a214677664701f4eb4d3bd012a8bc0f8e"> 1404</a></span>&#160;<span class="preprocessor">#define EPHY_ANLPA_10BTFD       0x00000040  // 10Base-T Full Duplex Support</span></div><div class="line"><a name="l01405"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#adb3735e299a6763f2f49b1ff904f840a"> 1405</a></span>&#160;<span class="preprocessor">#define EPHY_ANLPA_10BT         0x00000020  // 10Base-T Support</span></div><div class="line"><a name="l01406"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a53726afe34c2e72b36d285ed1e9a6040"> 1406</a></span>&#160;<span class="preprocessor">#define EPHY_ANLPA_SELECT_M     0x0000001F  // Protocol Selection</span></div><div class="line"><a name="l01407"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#ab929de0fe9baf85717fff570930f775f"> 1407</a></span>&#160;<span class="preprocessor">#define EPHY_ANLPA_SELECT_S     0</span></div><div class="line"><a name="l01408"></a><span class="lineno"> 1408</span>&#160;</div><div class="line"><a name="l01409"></a><span class="lineno"> 1409</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01410"></a><span class="lineno"> 1410</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01411"></a><span class="lineno"> 1411</span>&#160;<span class="comment">// The following are defines for the bit fields in the EPHY_ANER register.</span></div><div class="line"><a name="l01412"></a><span class="lineno"> 1412</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01413"></a><span class="lineno"> 1413</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01414"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a22c6a95d88bf2cb12f4728468c47ea83"> 1414</a></span>&#160;<span class="preprocessor">#define EPHY_ANER_PDF           0x00000010  // Parallel Detection Fault</span></div><div class="line"><a name="l01415"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a60802700d9d66029892da73f5e96232f"> 1415</a></span>&#160;<span class="preprocessor">#define EPHY_ANER_LPNPABLE      0x00000008  // Link Partner Next Page Able</span></div><div class="line"><a name="l01416"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a1fab705e015a733574fff9c409105d89"> 1416</a></span>&#160;<span class="preprocessor">#define EPHY_ANER_NPABLE        0x00000004  // Next Page Able</span></div><div class="line"><a name="l01417"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#aa19357173634228dc1a5fc173687c1d6"> 1417</a></span>&#160;<span class="preprocessor">#define EPHY_ANER_PAGERX        0x00000002  // Link Code Word Page Received</span></div><div class="line"><a name="l01418"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a2b63f3a1005ea511f477f10add8e0a3d"> 1418</a></span>&#160;<span class="preprocessor">#define EPHY_ANER_LPANABLE      0x00000001  // Link Partner Auto-Negotiation</span></div><div class="line"><a name="l01419"></a><span class="lineno"> 1419</span>&#160;                                            <span class="comment">// Able</span></div><div class="line"><a name="l01420"></a><span class="lineno"> 1420</span>&#160;</div><div class="line"><a name="l01421"></a><span class="lineno"> 1421</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01422"></a><span class="lineno"> 1422</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01423"></a><span class="lineno"> 1423</span>&#160;<span class="comment">// The following are defines for the bit fields in the EPHY_ANNPTR register.</span></div><div class="line"><a name="l01424"></a><span class="lineno"> 1424</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01425"></a><span class="lineno"> 1425</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01426"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a69e339abe5c78a8cc27ea96c029b5e6a"> 1426</a></span>&#160;<span class="preprocessor">#define EPHY_ANNPTR_NP          0x00008000  // Next Page Indication</span></div><div class="line"><a name="l01427"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a5155459efe85d119869d2dcb28efe4b3"> 1427</a></span>&#160;<span class="preprocessor">#define EPHY_ANNPTR_MP          0x00002000  // Message Page</span></div><div class="line"><a name="l01428"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#ac1c4b341a66fcad95fa5f3e8d855921e"> 1428</a></span>&#160;<span class="preprocessor">#define EPHY_ANNPTR_ACK2        0x00001000  // Acknowledge 2</span></div><div class="line"><a name="l01429"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#aceab5d7e4b84c3d778ed20d473fd9ade"> 1429</a></span>&#160;<span class="preprocessor">#define EPHY_ANNPTR_TOGTX       0x00000800  // Toggle</span></div><div class="line"><a name="l01430"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#ac9590e4aef4074a35ca4d58d7d4480fa"> 1430</a></span>&#160;<span class="preprocessor">#define EPHY_ANNPTR_CODE_M      0x000007FF  // Code</span></div><div class="line"><a name="l01431"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#adbdce9269d84f44cfb49011cab2bcb83"> 1431</a></span>&#160;<span class="preprocessor">#define EPHY_ANNPTR_CODE_S      0</span></div><div class="line"><a name="l01432"></a><span class="lineno"> 1432</span>&#160;</div><div class="line"><a name="l01433"></a><span class="lineno"> 1433</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01434"></a><span class="lineno"> 1434</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01435"></a><span class="lineno"> 1435</span>&#160;<span class="comment">// The following are defines for the bit fields in the EPHY_ANLNPTR register.</span></div><div class="line"><a name="l01436"></a><span class="lineno"> 1436</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01437"></a><span class="lineno"> 1437</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01438"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#aa92d2788eddfd89397c771f0231945eb"> 1438</a></span>&#160;<span class="preprocessor">#define EPHY_ANLNPTR_NP         0x00008000  // Next Page Indication</span></div><div class="line"><a name="l01439"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a72dd4e40ef0bb3d668876f06a6357614"> 1439</a></span>&#160;<span class="preprocessor">#define EPHY_ANLNPTR_ACK        0x00004000  // Acknowledge</span></div><div class="line"><a name="l01440"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a3aeeb54f6443a8da190e7695e37ef6bc"> 1440</a></span>&#160;<span class="preprocessor">#define EPHY_ANLNPTR_MP         0x00002000  // Message Page</span></div><div class="line"><a name="l01441"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a713566c9adf4742281aae2620e35d833"> 1441</a></span>&#160;<span class="preprocessor">#define EPHY_ANLNPTR_ACK2       0x00001000  // Acknowledge 2</span></div><div class="line"><a name="l01442"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#ae699a12924bfb8561ceb4dd18d469045"> 1442</a></span>&#160;<span class="preprocessor">#define EPHY_ANLNPTR_TOG        0x00000800  // Toggle</span></div><div class="line"><a name="l01443"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a4d70aeeb43f3614b68097ffd257a250e"> 1443</a></span>&#160;<span class="preprocessor">#define EPHY_ANLNPTR_CODE_M     0x000007FF  // Code</span></div><div class="line"><a name="l01444"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a5251d4c19aa7b7261a36bd972d1186d0"> 1444</a></span>&#160;<span class="preprocessor">#define EPHY_ANLNPTR_CODE_S     0</span></div><div class="line"><a name="l01445"></a><span class="lineno"> 1445</span>&#160;</div><div class="line"><a name="l01446"></a><span class="lineno"> 1446</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01447"></a><span class="lineno"> 1447</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01448"></a><span class="lineno"> 1448</span>&#160;<span class="comment">// The following are defines for the bit fields in the EPHY_CFG1 register.</span></div><div class="line"><a name="l01449"></a><span class="lineno"> 1449</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01450"></a><span class="lineno"> 1450</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01451"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a0711c6982fcd37bce5cc547e6c36c5cb"> 1451</a></span>&#160;<span class="preprocessor">#define EPHY_CFG1_DONE          0x00008000  // Configuration Done</span></div><div class="line"><a name="l01452"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#ae8b6d047500fc4b6b02eaac7082036d2"> 1452</a></span>&#160;<span class="preprocessor">#define EPHY_CFG1_TDRAR         0x00000100  // TDR Auto-Run at Link Down</span></div><div class="line"><a name="l01453"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#adc46ad05997f97e1a1027f80382f2667"> 1453</a></span>&#160;<span class="preprocessor">#define EPHY_CFG1_LLR           0x00000080  // Link Loss Recovery</span></div><div class="line"><a name="l01454"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#acd575c018acf5e3b8a4bbadd016e1ee0"> 1454</a></span>&#160;<span class="preprocessor">#define EPHY_CFG1_FAMDIX        0x00000040  // Fast Auto MDI/MDIX</span></div><div class="line"><a name="l01455"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#abba5010e3d067eba595060d003d5d263"> 1455</a></span>&#160;<span class="preprocessor">#define EPHY_CFG1_RAMDIX        0x00000020  // Robust Auto MDI/MDIX</span></div><div class="line"><a name="l01456"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a4faa6a87a74b46df2bbca592296e07f4"> 1456</a></span>&#160;<span class="preprocessor">#define EPHY_CFG1_FASTANEN      0x00000010  // Fast Auto Negotiation Enable</span></div><div class="line"><a name="l01457"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#ae4ac076a6c476516998e0d4e93d1a2f9"> 1457</a></span>&#160;<span class="preprocessor">#define EPHY_CFG1_FANSEL_M      0x0000000C  // Fast Auto-Negotiation Select</span></div><div class="line"><a name="l01458"></a><span class="lineno"> 1458</span>&#160;                                            <span class="comment">// Configuration</span></div><div class="line"><a name="l01459"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a752f8af21ce11642eec65976fe4d1377"> 1459</a></span>&#160;<span class="preprocessor">#define EPHY_CFG1_FANSEL_BLT80  0x00000000  // Break Link Timer: 80 ms</span></div><div class="line"><a name="l01460"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a312ed755f77513a9a3a19a85c17eea49"> 1460</a></span>&#160;<span class="preprocessor">#define EPHY_CFG1_FANSEL_BLT120 0x00000004  // Break Link Timer: 120 ms</span></div><div class="line"><a name="l01461"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a1929ca847f02830e7db80736be26852c"> 1461</a></span>&#160;<span class="preprocessor">#define EPHY_CFG1_FANSEL_BLT240 0x00000008  // Break Link Timer: 240 ms</span></div><div class="line"><a name="l01462"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#acabc54a0abdeadaf677fa98cc9cebb72"> 1462</a></span>&#160;<span class="preprocessor">#define EPHY_CFG1_FRXDVDET      0x00000002  // FAST RXDV Detection</span></div><div class="line"><a name="l01463"></a><span class="lineno"> 1463</span>&#160;</div><div class="line"><a name="l01464"></a><span class="lineno"> 1464</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01465"></a><span class="lineno"> 1465</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01466"></a><span class="lineno"> 1466</span>&#160;<span class="comment">// The following are defines for the bit fields in the EPHY_CFG2 register.</span></div><div class="line"><a name="l01467"></a><span class="lineno"> 1467</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01468"></a><span class="lineno"> 1468</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01469"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#aa24cff7887605d9295a13320b56fe035"> 1469</a></span>&#160;<span class="preprocessor">#define EPHY_CFG2_FLUPPD        0x00000040  // Fast Link-Up in Parallel Detect</span></div><div class="line"><a name="l01470"></a><span class="lineno"> 1470</span>&#160;                                            <span class="comment">// Mode</span></div><div class="line"><a name="l01471"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#af1b27e02d8e6f4918d16df26be938760"> 1471</a></span>&#160;<span class="preprocessor">#define EPHY_CFG2_EXTFD         0x00000020  // Extended Full-Duplex Ability</span></div><div class="line"><a name="l01472"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a4fb7f45201519a7fe201179b22b50a05"> 1472</a></span>&#160;<span class="preprocessor">#define EPHY_CFG2_ENLEDLINK     0x00000010  // Enhanced LED Functionality</span></div><div class="line"><a name="l01473"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a30c0bc31ea0a21fb0f91b18fec17f723"> 1473</a></span>&#160;<span class="preprocessor">#define EPHY_CFG2_ISOMIILL      0x00000008  // Isolate MII outputs when</span></div><div class="line"><a name="l01474"></a><span class="lineno"> 1474</span>&#160;                                            <span class="comment">// Enhanced Link is not Achievable</span></div><div class="line"><a name="l01475"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#ab3e7f0bbc70a82f88ee0408bb83aac8b"> 1475</a></span>&#160;<span class="preprocessor">#define EPHY_CFG2_RXERRIDLE     0x00000004  // Detection of Receive Symbol</span></div><div class="line"><a name="l01476"></a><span class="lineno"> 1476</span>&#160;                                            <span class="comment">// Error During IDLE State</span></div><div class="line"><a name="l01477"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a33a5f49a3105e9baf670716e9e94c07a"> 1477</a></span>&#160;<span class="preprocessor">#define EPHY_CFG2_ODDNDETDIS    0x00000002  // Detection of Transmit Error</span></div><div class="line"><a name="l01478"></a><span class="lineno"> 1478</span>&#160;</div><div class="line"><a name="l01479"></a><span class="lineno"> 1479</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01480"></a><span class="lineno"> 1480</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01481"></a><span class="lineno"> 1481</span>&#160;<span class="comment">// The following are defines for the bit fields in the EPHY_CFG3 register.</span></div><div class="line"><a name="l01482"></a><span class="lineno"> 1482</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01483"></a><span class="lineno"> 1483</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01484"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#aedcb6f3b711f90d8bc328fa8290ee79d"> 1484</a></span>&#160;<span class="preprocessor">#define EPHY_CFG3_POLSWAP       0x00000080  // Polarity Swap</span></div><div class="line"><a name="l01485"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a902164d0d16ad5dbdfb3c954009c663f"> 1485</a></span>&#160;<span class="preprocessor">#define EPHY_CFG3_MDIMDIXS      0x00000040  // MDI/MDIX Swap</span></div><div class="line"><a name="l01486"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a5cf29ff1ed83aaf224cad8cfaf863d5f"> 1486</a></span>&#160;<span class="preprocessor">#define EPHY_CFG3_FLDWNM_M      0x0000001F  // Fast Link Down Modes</span></div><div class="line"><a name="l01487"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a7d56eb9d889921b106489fcf5c2d35f5"> 1487</a></span>&#160;<span class="preprocessor">#define EPHY_CFG3_FLDWNM_S      0</span></div><div class="line"><a name="l01488"></a><span class="lineno"> 1488</span>&#160;</div><div class="line"><a name="l01489"></a><span class="lineno"> 1489</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01490"></a><span class="lineno"> 1490</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01491"></a><span class="lineno"> 1491</span>&#160;<span class="comment">// The following are defines for the bit fields in the EPHY_REGCTL register.</span></div><div class="line"><a name="l01492"></a><span class="lineno"> 1492</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01493"></a><span class="lineno"> 1493</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01494"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a71de71d401344c6a544454a777513120"> 1494</a></span>&#160;<span class="preprocessor">#define EPHY_REGCTL_FUNC_M      0x0000C000  // Function</span></div><div class="line"><a name="l01495"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a6823832f2680154fc47102714645281f"> 1495</a></span>&#160;<span class="preprocessor">#define EPHY_REGCTL_FUNC_ADDR   0x00000000  // Address</span></div><div class="line"><a name="l01496"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#ab7cadd8069754c1a907b4123321fac87"> 1496</a></span>&#160;<span class="preprocessor">#define EPHY_REGCTL_FUNC_DATANI 0x00004000  // Data, no post increment</span></div><div class="line"><a name="l01497"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a2247a212ad3db7fcb25c76b0cef31dfd"> 1497</a></span>&#160;<span class="preprocessor">#define EPHY_REGCTL_FUNC_DATAPIRW                                             \</span></div><div class="line"><a name="l01498"></a><span class="lineno"> 1498</span>&#160;<span class="preprocessor">                                0x00008000  // Data, post increment on read and</span></div><div class="line"><a name="l01499"></a><span class="lineno"> 1499</span>&#160;                                            <span class="comment">// write</span></div><div class="line"><a name="l01500"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a1bc29058917a15a65695018dd86bd177"> 1500</a></span>&#160;<span class="preprocessor">#define EPHY_REGCTL_FUNC_DATAPIWO                                             \</span></div><div class="line"><a name="l01501"></a><span class="lineno"> 1501</span>&#160;<span class="preprocessor">                                0x0000C000  // Data, post increment on write</span></div><div class="line"><a name="l01502"></a><span class="lineno"> 1502</span>&#160;                                            <span class="comment">// only</span></div><div class="line"><a name="l01503"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a1c71319dc6b4fb4911650578d04b9686"> 1503</a></span>&#160;<span class="preprocessor">#define EPHY_REGCTL_DEVAD_M     0x0000001F  // Device Address</span></div><div class="line"><a name="l01504"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a80c5ae0369eccb1c4afa3ce3ffa5d100"> 1504</a></span>&#160;<span class="preprocessor">#define EPHY_REGCTL_DEVAD_S     0</span></div><div class="line"><a name="l01505"></a><span class="lineno"> 1505</span>&#160;</div><div class="line"><a name="l01506"></a><span class="lineno"> 1506</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01507"></a><span class="lineno"> 1507</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01508"></a><span class="lineno"> 1508</span>&#160;<span class="comment">// The following are defines for the bit fields in the EPHY_ADDAR register.</span></div><div class="line"><a name="l01509"></a><span class="lineno"> 1509</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01510"></a><span class="lineno"> 1510</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01511"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a204210c59a764f0efa6d1f4723c5ab6f"> 1511</a></span>&#160;<span class="preprocessor">#define EPHY_ADDAR_ADDRDATA_M   0x0000FFFF  // Address or Data</span></div><div class="line"><a name="l01512"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a304216e7cea1da4d15c9528ba3c3249a"> 1512</a></span>&#160;<span class="preprocessor">#define EPHY_ADDAR_ADDRDATA_S   0</span></div><div class="line"><a name="l01513"></a><span class="lineno"> 1513</span>&#160;</div><div class="line"><a name="l01514"></a><span class="lineno"> 1514</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01515"></a><span class="lineno"> 1515</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01516"></a><span class="lineno"> 1516</span>&#160;<span class="comment">// The following are defines for the bit fields in the EPHY_STS register.</span></div><div class="line"><a name="l01517"></a><span class="lineno"> 1517</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01518"></a><span class="lineno"> 1518</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01519"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#ababd511baf8efbed4af9035c02547ab5"> 1519</a></span>&#160;<span class="preprocessor">#define EPHY_STS_MDIXM          0x00004000  // MDI-X Mode</span></div><div class="line"><a name="l01520"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a13688a8f8429c929eed40a5fdea57eed"> 1520</a></span>&#160;<span class="preprocessor">#define EPHY_STS_RXLERR         0x00002000  // Receive Error Latch</span></div><div class="line"><a name="l01521"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#ad7b7aa979fe411fc2bd9ae909ce63191"> 1521</a></span>&#160;<span class="preprocessor">#define EPHY_STS_POLSTAT        0x00001000  // Polarity Status</span></div><div class="line"><a name="l01522"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a16a204cac1f38c9d0d4f5721c9965c0b"> 1522</a></span>&#160;<span class="preprocessor">#define EPHY_STS_FCSL           0x00000800  // False Carrier Sense Latch</span></div><div class="line"><a name="l01523"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a3758c34055cce5f5ce28f9eec9c1addf"> 1523</a></span>&#160;<span class="preprocessor">#define EPHY_STS_SD             0x00000400  // Signal Detect</span></div><div class="line"><a name="l01524"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#ae6fa1361005941bafe0c6739d59b0785"> 1524</a></span>&#160;<span class="preprocessor">#define EPHY_STS_DL             0x00000200  // Descrambler Lock</span></div><div class="line"><a name="l01525"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a15b0a28912509b728bccbe1ba2629249"> 1525</a></span>&#160;<span class="preprocessor">#define EPHY_STS_PAGERX         0x00000100  // Link Code Page Received</span></div><div class="line"><a name="l01526"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a18f20ba8a4a26be94d172d78d03360d1"> 1526</a></span>&#160;<span class="preprocessor">#define EPHY_STS_MIIREQ         0x00000080  // MII Interrupt Pending</span></div><div class="line"><a name="l01527"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#aae88a2b68d8f5e288f8513943cc1c408"> 1527</a></span>&#160;<span class="preprocessor">#define EPHY_STS_RF             0x00000040  // Remote Fault</span></div><div class="line"><a name="l01528"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a22a679ca838680c303ef27af84e1c660"> 1528</a></span>&#160;<span class="preprocessor">#define EPHY_STS_JD             0x00000020  // Jabber Detect</span></div><div class="line"><a name="l01529"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#aab43604c3eb24b99a3ebc1a47042306d"> 1529</a></span>&#160;<span class="preprocessor">#define EPHY_STS_ANS            0x00000010  // Auto-Negotiation Status</span></div><div class="line"><a name="l01530"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a9b4a891181e7d4a39f8b1ea24fe8a552"> 1530</a></span>&#160;<span class="preprocessor">#define EPHY_STS_MIILB          0x00000008  // MII Loopback Status</span></div><div class="line"><a name="l01531"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a41b3a82a236dc9fa3072555cd1638684"> 1531</a></span>&#160;<span class="preprocessor">#define EPHY_STS_DUPLEX         0x00000004  // Duplex Status</span></div><div class="line"><a name="l01532"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a587d3e0a078806734f990839e88260ca"> 1532</a></span>&#160;<span class="preprocessor">#define EPHY_STS_SPEED          0x00000002  // Speed Status</span></div><div class="line"><a name="l01533"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a891e9261147375ba6d9f3ee05f4e2e4f"> 1533</a></span>&#160;<span class="preprocessor">#define EPHY_STS_LINK           0x00000001  // Link Status</span></div><div class="line"><a name="l01534"></a><span class="lineno"> 1534</span>&#160;</div><div class="line"><a name="l01535"></a><span class="lineno"> 1535</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01536"></a><span class="lineno"> 1536</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01537"></a><span class="lineno"> 1537</span>&#160;<span class="comment">// The following are defines for the bit fields in the EPHY_SCR register.</span></div><div class="line"><a name="l01538"></a><span class="lineno"> 1538</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01539"></a><span class="lineno"> 1539</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01540"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#ac6806a0c9c317a883a57fb1cf2ad4451"> 1540</a></span>&#160;<span class="preprocessor">#define EPHY_SCR_DISCLK         0x00008000  // Disable CLK</span></div><div class="line"><a name="l01541"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a839c270a49e8a5e60aeed27e67692351"> 1541</a></span>&#160;<span class="preprocessor">#define EPHY_SCR_PSEN           0x00004000  // Power Saving Modes Enable</span></div><div class="line"><a name="l01542"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#ac37daa066b79199ea614cbb4ce71a372"> 1542</a></span>&#160;<span class="preprocessor">#define EPHY_SCR_PSMODE_M       0x00003000  // Power Saving Modes</span></div><div class="line"><a name="l01543"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#aad7cdf4e5e9fa5057771492874b60903"> 1543</a></span>&#160;<span class="preprocessor">#define EPHY_SCR_PSMODE_NORMAL  0x00000000  // Normal: Normal operation mode.</span></div><div class="line"><a name="l01544"></a><span class="lineno"> 1544</span>&#160;                                            <span class="comment">// PHY is fully functional</span></div><div class="line"><a name="l01545"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#acbdbac259bcd85cdd756cdd396893f58"> 1545</a></span>&#160;<span class="preprocessor">#define EPHY_SCR_PSMODE_LOWPWR  0x00001000  // IEEE Power Down</span></div><div class="line"><a name="l01546"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#af330e4101f5eb6699c5070e787164231"> 1546</a></span>&#160;<span class="preprocessor">#define EPHY_SCR_PSMODE_ACTWOL  0x00002000  // Active Sleep</span></div><div class="line"><a name="l01547"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#aa1b63c46eb5042b138b434bb15253f60"> 1547</a></span>&#160;<span class="preprocessor">#define EPHY_SCR_PSMODE_PASWOL  0x00003000  // Passive Sleep</span></div><div class="line"><a name="l01548"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#ab7bd9715f55d07aace4fa0c0fe75b5e4"> 1548</a></span>&#160;<span class="preprocessor">#define EPHY_SCR_SBPYASS        0x00000800  // Scrambler Bypass</span></div><div class="line"><a name="l01549"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a1a68beccc93bc6ca8d406b202a98b2e5"> 1549</a></span>&#160;<span class="preprocessor">#define EPHY_SCR_LBFIFO_M       0x00000300  // Loopback FIFO Depth</span></div><div class="line"><a name="l01550"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#ae2110b59c09fa85016f1cafa82e7e6ff"> 1550</a></span>&#160;<span class="preprocessor">#define EPHY_SCR_LBFIFO_4       0x00000000  // Four nibble FIFO</span></div><div class="line"><a name="l01551"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a2f44ea1ff961f405712772ed9f11d707"> 1551</a></span>&#160;<span class="preprocessor">#define EPHY_SCR_LBFIFO_5       0x00000100  // Five nibble FIFO</span></div><div class="line"><a name="l01552"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a5e1e2a80ce0d39bfb0354f20e13a0523"> 1552</a></span>&#160;<span class="preprocessor">#define EPHY_SCR_LBFIFO_6       0x00000200  // Six nibble FIFO</span></div><div class="line"><a name="l01553"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#ac0273dc8ef29e333695e6d563ac84cc2"> 1553</a></span>&#160;<span class="preprocessor">#define EPHY_SCR_LBFIFO_8       0x00000300  // Eight nibble FIFO</span></div><div class="line"><a name="l01554"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#aa7b45fc71cc454a1ba353a59a81e786c"> 1554</a></span>&#160;<span class="preprocessor">#define EPHY_SCR_COLFDM         0x00000010  // Collision in Full-Duplex Mode</span></div><div class="line"><a name="l01555"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a6b0bf2b5c58baefbd1e9bfaa29327042"> 1555</a></span>&#160;<span class="preprocessor">#define EPHY_SCR_TINT           0x00000004  // Test Interrupt</span></div><div class="line"><a name="l01556"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a33ec4a35331d49ba40f92e7caead8bd5"> 1556</a></span>&#160;<span class="preprocessor">#define EPHY_SCR_INTEN          0x00000002  // Interrupt Enable</span></div><div class="line"><a name="l01557"></a><span class="lineno"> 1557</span>&#160;</div><div class="line"><a name="l01558"></a><span class="lineno"> 1558</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01559"></a><span class="lineno"> 1559</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01560"></a><span class="lineno"> 1560</span>&#160;<span class="comment">// The following are defines for the bit fields in the EPHY_MISR1 register.</span></div><div class="line"><a name="l01561"></a><span class="lineno"> 1561</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01562"></a><span class="lineno"> 1562</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01563"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#af5297ded7e9ae505263a3ccd3ff93d88"> 1563</a></span>&#160;<span class="preprocessor">#define EPHY_MISR1_LINKSTAT     0x00002000  // Change of Link Status Interrupt</span></div><div class="line"><a name="l01564"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#aa6e6718be99b248c33eeff44d96a855e"> 1564</a></span>&#160;<span class="preprocessor">#define EPHY_MISR1_SPEED        0x00001000  // Change of Speed Status Interrupt</span></div><div class="line"><a name="l01565"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a56578d07ca76a0ecda9a5919a13b038f"> 1565</a></span>&#160;<span class="preprocessor">#define EPHY_MISR1_DUPLEXM      0x00000800  // Change of Duplex Status</span></div><div class="line"><a name="l01566"></a><span class="lineno"> 1566</span>&#160;                                            <span class="comment">// Interrupt</span></div><div class="line"><a name="l01567"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a76e2fb6cc16024755d140a0163c5d31a"> 1567</a></span>&#160;<span class="preprocessor">#define EPHY_MISR1_ANC          0x00000400  // Auto-Negotiation Complete</span></div><div class="line"><a name="l01568"></a><span class="lineno"> 1568</span>&#160;                                            <span class="comment">// Interrupt</span></div><div class="line"><a name="l01569"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#ac1b7b8941aff4d04509b49a6c98af4c7"> 1569</a></span>&#160;<span class="preprocessor">#define EPHY_MISR1_FCHF         0x00000200  // False Carrier Counter Half-Full</span></div><div class="line"><a name="l01570"></a><span class="lineno"> 1570</span>&#160;                                            <span class="comment">// Interrupt</span></div><div class="line"><a name="l01571"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#ae4483349327f09231465a97b910725db"> 1571</a></span>&#160;<span class="preprocessor">#define EPHY_MISR1_RXHF         0x00000100  // Receive Error Counter Half-Full</span></div><div class="line"><a name="l01572"></a><span class="lineno"> 1572</span>&#160;                                            <span class="comment">// Interrupt</span></div><div class="line"><a name="l01573"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#aa786ea64b27f320472036a905b9801fd"> 1573</a></span>&#160;<span class="preprocessor">#define EPHY_MISR1_LINKSTATEN   0x00000020  // Link Status Interrupt Enable</span></div><div class="line"><a name="l01574"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a95f8a685846a5d017adf4e34f814343f"> 1574</a></span>&#160;<span class="preprocessor">#define EPHY_MISR1_SPEEDEN      0x00000010  // Speed Change Interrupt Enable</span></div><div class="line"><a name="l01575"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a4d3618666e37641be0402b52832be81e"> 1575</a></span>&#160;<span class="preprocessor">#define EPHY_MISR1_DUPLEXMEN    0x00000008  // Duplex Status Interrupt Enable</span></div><div class="line"><a name="l01576"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a2be6541b374c1dc3fe5623afe111d51d"> 1576</a></span>&#160;<span class="preprocessor">#define EPHY_MISR1_ANCEN        0x00000004  // Auto-Negotiation Complete</span></div><div class="line"><a name="l01577"></a><span class="lineno"> 1577</span>&#160;                                            <span class="comment">// Interrupt Enable</span></div><div class="line"><a name="l01578"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#ab15be69c1df393e31c3a378ec471f255"> 1578</a></span>&#160;<span class="preprocessor">#define EPHY_MISR1_FCHFEN       0x00000002  // False Carrier Counter Register</span></div><div class="line"><a name="l01579"></a><span class="lineno"> 1579</span>&#160;                                            <span class="comment">// half-full Interrupt Enable</span></div><div class="line"><a name="l01580"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a64a9263a38b98ead05aea017c003e44a"> 1580</a></span>&#160;<span class="preprocessor">#define EPHY_MISR1_RXHFEN       0x00000001  // Receive Error Counter Register</span></div><div class="line"><a name="l01581"></a><span class="lineno"> 1581</span>&#160;                                            <span class="comment">// Half-Full Event Interrupt</span></div><div class="line"><a name="l01582"></a><span class="lineno"> 1582</span>&#160;</div><div class="line"><a name="l01583"></a><span class="lineno"> 1583</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01584"></a><span class="lineno"> 1584</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01585"></a><span class="lineno"> 1585</span>&#160;<span class="comment">// The following are defines for the bit fields in the EPHY_MISR2 register.</span></div><div class="line"><a name="l01586"></a><span class="lineno"> 1586</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01587"></a><span class="lineno"> 1587</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01588"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#aceb8c4014c809e3d57c8791b38412e19"> 1588</a></span>&#160;<span class="preprocessor">#define EPHY_MISR2_ANERR        0x00004000  // Auto-Negotiation Error Interrupt</span></div><div class="line"><a name="l01589"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a26d05cfb77c12f80a8faa4f27aa6fceb"> 1589</a></span>&#160;<span class="preprocessor">#define EPHY_MISR2_PAGERX       0x00002000  // Page Receive Interrupt</span></div><div class="line"><a name="l01590"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a6ddebd9d07a2fa6dd704a24e07924845"> 1590</a></span>&#160;<span class="preprocessor">#define EPHY_MISR2_LBFIFO       0x00001000  // Loopback FIFO Overflow/Underflow</span></div><div class="line"><a name="l01591"></a><span class="lineno"> 1591</span>&#160;                                            <span class="comment">// Event Interrupt</span></div><div class="line"><a name="l01592"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#abb6b7c51be9bd72fc0a8602fa2076994"> 1592</a></span>&#160;<span class="preprocessor">#define EPHY_MISR2_MDICO        0x00000800  // MDI/MDIX Crossover Status</span></div><div class="line"><a name="l01593"></a><span class="lineno"> 1593</span>&#160;                                            <span class="comment">// Changed Interrupt</span></div><div class="line"><a name="l01594"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#ab3455e1529964e55f1ede9a34fec17ca"> 1594</a></span>&#160;<span class="preprocessor">#define EPHY_MISR2_SLEEP        0x00000400  // Sleep Mode Event Interrupt</span></div><div class="line"><a name="l01595"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#ac357daac10b126ef75430e4cfdf66951"> 1595</a></span>&#160;<span class="preprocessor">#define EPHY_MISR2_POLINT       0x00000200  // Polarity Changed Interrupt</span></div><div class="line"><a name="l01596"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#aacdf7148accd7c91458e24fdcc67a965"> 1596</a></span>&#160;<span class="preprocessor">#define EPHY_MISR2_JABBER       0x00000100  // Jabber Detect Event Interrupt</span></div><div class="line"><a name="l01597"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#aa894838ea1f0898990f24bad76ca6a62"> 1597</a></span>&#160;<span class="preprocessor">#define EPHY_MISR2_ANERREN      0x00000040  // Auto-Negotiation Error Interrupt</span></div><div class="line"><a name="l01598"></a><span class="lineno"> 1598</span>&#160;                                            <span class="comment">// Enable</span></div><div class="line"><a name="l01599"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#ac38f7816d7ed0983ca9abfa9e0879672"> 1599</a></span>&#160;<span class="preprocessor">#define EPHY_MISR2_PAGERXEN     0x00000020  // Page Receive Interrupt Enable</span></div><div class="line"><a name="l01600"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a3c719101772dcbaa901ace16871cb499"> 1600</a></span>&#160;<span class="preprocessor">#define EPHY_MISR2_LBFIFOEN     0x00000010  // Loopback FIFO Overflow/Underflow</span></div><div class="line"><a name="l01601"></a><span class="lineno"> 1601</span>&#160;                                            <span class="comment">// Interrupt Enable</span></div><div class="line"><a name="l01602"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#aa8e79ccddacb37f46abb4aea75ec8786"> 1602</a></span>&#160;<span class="preprocessor">#define EPHY_MISR2_MDICOEN      0x00000008  // MDI/MDIX Crossover Status</span></div><div class="line"><a name="l01603"></a><span class="lineno"> 1603</span>&#160;                                            <span class="comment">// Changed Interrupt Enable</span></div><div class="line"><a name="l01604"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#af7bcb628dcc0fd4d1e67e9a7ce11a502"> 1604</a></span>&#160;<span class="preprocessor">#define EPHY_MISR2_SLEEPEN      0x00000004  // Sleep Mode Event Interrupt</span></div><div class="line"><a name="l01605"></a><span class="lineno"> 1605</span>&#160;                                            <span class="comment">// Enable</span></div><div class="line"><a name="l01606"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a2bd15dfcca345d3c8d19c550f8132fa7"> 1606</a></span>&#160;<span class="preprocessor">#define EPHY_MISR2_POLINTEN     0x00000002  // Polarity Changed Interrupt</span></div><div class="line"><a name="l01607"></a><span class="lineno"> 1607</span>&#160;                                            <span class="comment">// Enable</span></div><div class="line"><a name="l01608"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a465449ab0753dcb29155be21bfd20938"> 1608</a></span>&#160;<span class="preprocessor">#define EPHY_MISR2_JABBEREN     0x00000001  // Jabber Detect Event Interrupt</span></div><div class="line"><a name="l01609"></a><span class="lineno"> 1609</span>&#160;                                            <span class="comment">// Enable</span></div><div class="line"><a name="l01610"></a><span class="lineno"> 1610</span>&#160;</div><div class="line"><a name="l01611"></a><span class="lineno"> 1611</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01612"></a><span class="lineno"> 1612</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01613"></a><span class="lineno"> 1613</span>&#160;<span class="comment">// The following are defines for the bit fields in the EPHY_FCSCR register.</span></div><div class="line"><a name="l01614"></a><span class="lineno"> 1614</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01615"></a><span class="lineno"> 1615</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01616"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a6b85814c5889694a3e67cf2ac7908bbb"> 1616</a></span>&#160;<span class="preprocessor">#define EPHY_FCSCR_FCSCNT_M     0x000000FF  // False Carrier Event Counter</span></div><div class="line"><a name="l01617"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a8659d804ddcc13fb38e2acdb009e132a"> 1617</a></span>&#160;<span class="preprocessor">#define EPHY_FCSCR_FCSCNT_S     0</span></div><div class="line"><a name="l01618"></a><span class="lineno"> 1618</span>&#160;</div><div class="line"><a name="l01619"></a><span class="lineno"> 1619</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01620"></a><span class="lineno"> 1620</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01621"></a><span class="lineno"> 1621</span>&#160;<span class="comment">// The following are defines for the bit fields in the EPHY_RXERCNT register.</span></div><div class="line"><a name="l01622"></a><span class="lineno"> 1622</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01623"></a><span class="lineno"> 1623</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01624"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#af4191a1fe54799c90d5339192c014b35"> 1624</a></span>&#160;<span class="preprocessor">#define EPHY_RXERCNT_RXERRCNT_M 0x0000FFFF  // Receive Error Count</span></div><div class="line"><a name="l01625"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a5b82c5b35bfe9d06f52ceed8137e636d"> 1625</a></span>&#160;<span class="preprocessor">#define EPHY_RXERCNT_RXERRCNT_S 0</span></div><div class="line"><a name="l01626"></a><span class="lineno"> 1626</span>&#160;</div><div class="line"><a name="l01627"></a><span class="lineno"> 1627</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01628"></a><span class="lineno"> 1628</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01629"></a><span class="lineno"> 1629</span>&#160;<span class="comment">// The following are defines for the bit fields in the EPHY_BISTCR register.</span></div><div class="line"><a name="l01630"></a><span class="lineno"> 1630</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01631"></a><span class="lineno"> 1631</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01632"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#abe41d9e89eddb612dcca4e061b416899"> 1632</a></span>&#160;<span class="preprocessor">#define EPHY_BISTCR_PRBSM       0x00004000  // PRBS Single/Continuous Mode</span></div><div class="line"><a name="l01633"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a188633ea2af9cf7e18786911b70b02a0"> 1633</a></span>&#160;<span class="preprocessor">#define EPHY_BISTCR_PRBSPKT     0x00002000  // Generated PRBS Packets</span></div><div class="line"><a name="l01634"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#aca7a93848b53dbe2b7ef174b00378b56"> 1634</a></span>&#160;<span class="preprocessor">#define EPHY_BISTCR_PKTEN       0x00001000  // Packet Generation Enable</span></div><div class="line"><a name="l01635"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#adf957f57b01911195e0f0b52545c4b7d"> 1635</a></span>&#160;<span class="preprocessor">#define EPHY_BISTCR_PRBSCHKLK   0x00000800  // PRBS Checker Lock Indication</span></div><div class="line"><a name="l01636"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#ae06bb5fd9f10b3f27d5ff5a5e5d95d5b"> 1636</a></span>&#160;<span class="preprocessor">#define EPHY_BISTCR_PRBSCHKSYNC 0x00000400  // PRBS Checker Lock Sync Loss</span></div><div class="line"><a name="l01637"></a><span class="lineno"> 1637</span>&#160;                                            <span class="comment">// Indication</span></div><div class="line"><a name="l01638"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#aa17a2b6ce33efbd8d8c27a868ceb1d05"> 1638</a></span>&#160;<span class="preprocessor">#define EPHY_BISTCR_PKTGENSTAT  0x00000200  // Packet Generator Status</span></div><div class="line"><a name="l01639"></a><span class="lineno"> 1639</span>&#160;                                            <span class="comment">// Indication</span></div><div class="line"><a name="l01640"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#ad6e42166b48fb9d44633e8bdf9de2515"> 1640</a></span>&#160;<span class="preprocessor">#define EPHY_BISTCR_PWRMODE     0x00000100  // Power Mode Indication</span></div><div class="line"><a name="l01641"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#ae59fd376621d65e3bdfd01ae5636a841"> 1641</a></span>&#160;<span class="preprocessor">#define EPHY_BISTCR_TXMIILB     0x00000040  // Transmit Data in MII Loopback</span></div><div class="line"><a name="l01642"></a><span class="lineno"> 1642</span>&#160;                                            <span class="comment">// Mode</span></div><div class="line"><a name="l01643"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#ae8f074083fa2c9eca5d1cac87a243747"> 1643</a></span>&#160;<span class="preprocessor">#define EPHY_BISTCR_LBMODE_M    0x0000001F  // Loopback Mode Select</span></div><div class="line"><a name="l01644"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a222a6338c7561102cd33dded0da647a2"> 1644</a></span>&#160;<span class="preprocessor">#define EPHY_BISTCR_LBMODE_NPCSIN                                             \</span></div><div class="line"><a name="l01645"></a><span class="lineno"> 1645</span>&#160;<span class="preprocessor">                                0x00000001  // Near-end loopback: PCS Input</span></div><div class="line"><a name="l01646"></a><span class="lineno"> 1646</span>&#160;                                            <span class="comment">// Loopback</span></div><div class="line"><a name="l01647"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#addcd30fd8d97ffde690023e430f279a2"> 1647</a></span>&#160;<span class="preprocessor">#define EPHY_BISTCR_LBMODE_NPCSOUT                                            \</span></div><div class="line"><a name="l01648"></a><span class="lineno"> 1648</span>&#160;<span class="preprocessor">                                0x00000002  // Near-end loopback: PCS Output</span></div><div class="line"><a name="l01649"></a><span class="lineno"> 1649</span>&#160;                                            <span class="comment">// Loopback (In 100Base-TX only)</span></div><div class="line"><a name="l01650"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#ad55715e533814f9b79b5842dec937699"> 1650</a></span>&#160;<span class="preprocessor">#define EPHY_BISTCR_LBMODE_NDIG 0x00000004  // Near-end loopback: Digital</span></div><div class="line"><a name="l01651"></a><span class="lineno"> 1651</span>&#160;                                            <span class="comment">// Loopback</span></div><div class="line"><a name="l01652"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a3aa98e68a9e74c0fc90f32c2eaa5906b"> 1652</a></span>&#160;<span class="preprocessor">#define EPHY_BISTCR_LBMODE_NANA 0x00000008  // Near-end loopback: Analog</span></div><div class="line"><a name="l01653"></a><span class="lineno"> 1653</span>&#160;                                            <span class="comment">// Loopback (requires 100 Ohm</span></div><div class="line"><a name="l01654"></a><span class="lineno"> 1654</span>&#160;                                            <span class="comment">// termination)</span></div><div class="line"><a name="l01655"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#aa7ea1fb37c9e57e86fbbf92261f7ff98"> 1655</a></span>&#160;<span class="preprocessor">#define EPHY_BISTCR_LBMODE_FREV 0x00000010  // Far-end Loopback: Reverse</span></div><div class="line"><a name="l01656"></a><span class="lineno"> 1656</span>&#160;                                            <span class="comment">// Loopback</span></div><div class="line"><a name="l01657"></a><span class="lineno"> 1657</span>&#160;</div><div class="line"><a name="l01658"></a><span class="lineno"> 1658</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01659"></a><span class="lineno"> 1659</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01660"></a><span class="lineno"> 1660</span>&#160;<span class="comment">// The following are defines for the bit fields in the EPHY_LEDCR register.</span></div><div class="line"><a name="l01661"></a><span class="lineno"> 1661</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01662"></a><span class="lineno"> 1662</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01663"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#ae36c0ad409aa58daa14280d143d96f59"> 1663</a></span>&#160;<span class="preprocessor">#define EPHY_LEDCR_BLINKRATE_M  0x00000600  // LED Blinking Rate (ON/OFF</span></div><div class="line"><a name="l01664"></a><span class="lineno"> 1664</span>&#160;                                            <span class="comment">// duration):</span></div><div class="line"><a name="l01665"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#ae34d99d20e6f2af48123bffb867a5741"> 1665</a></span>&#160;<span class="preprocessor">#define EPHY_LEDCR_BLINKRATE_20HZ                                             \</span></div><div class="line"><a name="l01666"></a><span class="lineno"> 1666</span>&#160;<span class="preprocessor">                                0x00000000  // 20 Hz (50 ms)</span></div><div class="line"><a name="l01667"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a41b62b9fdc1fba899f1bc544f115e3cf"> 1667</a></span>&#160;<span class="preprocessor">#define EPHY_LEDCR_BLINKRATE_10HZ                                             \</span></div><div class="line"><a name="l01668"></a><span class="lineno"> 1668</span>&#160;<span class="preprocessor">                                0x00000200  // 10 Hz (100 ms)</span></div><div class="line"><a name="l01669"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#ac2b3980332169e1dade0ea3344fdd040"> 1669</a></span>&#160;<span class="preprocessor">#define EPHY_LEDCR_BLINKRATE_5HZ                                              \</span></div><div class="line"><a name="l01670"></a><span class="lineno"> 1670</span>&#160;<span class="preprocessor">                                0x00000400  // 5 Hz (200 ms)</span></div><div class="line"><a name="l01671"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a5bb9da55034cf8e834214fdffe29f026"> 1671</a></span>&#160;<span class="preprocessor">#define EPHY_LEDCR_BLINKRATE_2HZ                                              \</span></div><div class="line"><a name="l01672"></a><span class="lineno"> 1672</span>&#160;<span class="preprocessor">                                0x00000600  // 2 Hz (500 ms)</span></div><div class="line"><a name="l01673"></a><span class="lineno"> 1673</span>&#160;</div><div class="line"><a name="l01674"></a><span class="lineno"> 1674</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01675"></a><span class="lineno"> 1675</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01676"></a><span class="lineno"> 1676</span>&#160;<span class="comment">// The following are defines for the bit fields in the EPHY_CTL register.</span></div><div class="line"><a name="l01677"></a><span class="lineno"> 1677</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01678"></a><span class="lineno"> 1678</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01679"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#ade4e5c065165fb74877f054987307824"> 1679</a></span>&#160;<span class="preprocessor">#define EPHY_CTL_AUTOMDI        0x00008000  // Auto-MDIX Enable</span></div><div class="line"><a name="l01680"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a0c436841979a681daf70747d65c22fd6"> 1680</a></span>&#160;<span class="preprocessor">#define EPHY_CTL_FORCEMDI       0x00004000  // Force MDIX</span></div><div class="line"><a name="l01681"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a7a5d7f147f20575b255903b7eabf303b"> 1681</a></span>&#160;<span class="preprocessor">#define EPHY_CTL_PAUSERX        0x00002000  // Pause Receive Negotiated Status</span></div><div class="line"><a name="l01682"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a1a55765c225951eaf279448a07a2a022"> 1682</a></span>&#160;<span class="preprocessor">#define EPHY_CTL_PAUSETX        0x00001000  // Pause Transmit Negotiated Status</span></div><div class="line"><a name="l01683"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a5db01d89b739d3fa4b4c8c5283efa09f"> 1683</a></span>&#160;<span class="preprocessor">#define EPHY_CTL_MIILNKSTAT     0x00000800  // MII Link Status</span></div><div class="line"><a name="l01684"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a02addca76dbb8da26499d0825565c4d8"> 1684</a></span>&#160;<span class="preprocessor">#define EPHY_CTL_BYPLEDSTRCH    0x00000080  // Bypass LED Stretching</span></div><div class="line"><a name="l01685"></a><span class="lineno"> 1685</span>&#160;</div><div class="line"><a name="l01686"></a><span class="lineno"> 1686</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01687"></a><span class="lineno"> 1687</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01688"></a><span class="lineno"> 1688</span>&#160;<span class="comment">// The following are defines for the bit fields in the EPHY_10BTSC register.</span></div><div class="line"><a name="l01689"></a><span class="lineno"> 1689</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01690"></a><span class="lineno"> 1690</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01691"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a22c79940d8e3972cde85ff581e6770ed"> 1691</a></span>&#160;<span class="preprocessor">#define EPHY_10BTSC_RXTHEN      0x00002000  // Lower Receiver Threshold Enable</span></div><div class="line"><a name="l01692"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#aa965520260963aae1d0b03d703965e0a"> 1692</a></span>&#160;<span class="preprocessor">#define EPHY_10BTSC_SQUELCH_M   0x00001E00  // Squelch Configuration</span></div><div class="line"><a name="l01693"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a2d73a0cf92b755a4383ef5bd3e2ff344"> 1693</a></span>&#160;<span class="preprocessor">#define EPHY_10BTSC_NLPDIS      0x00000080  // Normal Link Pulse (NLP)</span></div><div class="line"><a name="l01694"></a><span class="lineno"> 1694</span>&#160;                                            <span class="comment">// Transmission Control</span></div><div class="line"><a name="l01695"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a83df18cefa9da8e9a67c3b56ef30d815"> 1695</a></span>&#160;<span class="preprocessor">#define EPHY_10BTSC_POLSTAT     0x00000010  // 10 Mb Polarity Status</span></div><div class="line"><a name="l01696"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a3947cf99db3ba90880b856dc6f613616"> 1696</a></span>&#160;<span class="preprocessor">#define EPHY_10BTSC_JABBERD     0x00000001  // Jabber Disable</span></div><div class="line"><a name="l01697"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a65508f7feb73bd35f1f06a9081937e58"> 1697</a></span>&#160;<span class="preprocessor">#define EPHY_10BTSC_SQUELCH_S   9</span></div><div class="line"><a name="l01698"></a><span class="lineno"> 1698</span>&#160;</div><div class="line"><a name="l01699"></a><span class="lineno"> 1699</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01700"></a><span class="lineno"> 1700</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01701"></a><span class="lineno"> 1701</span>&#160;<span class="comment">// The following are defines for the bit fields in the EPHY_BICSR1 register.</span></div><div class="line"><a name="l01702"></a><span class="lineno"> 1702</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01703"></a><span class="lineno"> 1703</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01704"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#aff1637f65b87678b9a0bf07aab12eca9"> 1704</a></span>&#160;<span class="preprocessor">#define EPHY_BICSR1_ERRCNT_M    0x0000FF00  // BIST Error Count</span></div><div class="line"><a name="l01705"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a57b5a1e97e9f94a84951aa2d86e869a1"> 1705</a></span>&#160;<span class="preprocessor">#define EPHY_BICSR1_IPGLENGTH_M 0x000000FF  // BIST IPG Length</span></div><div class="line"><a name="l01706"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a53a6fcb2bcf5ac450f3c5f756e38450b"> 1706</a></span>&#160;<span class="preprocessor">#define EPHY_BICSR1_ERRCNT_S    8</span></div><div class="line"><a name="l01707"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#acbef08d1e88c468de0e2804431be9d0c"> 1707</a></span>&#160;<span class="preprocessor">#define EPHY_BICSR1_IPGLENGTH_S 0</span></div><div class="line"><a name="l01708"></a><span class="lineno"> 1708</span>&#160;</div><div class="line"><a name="l01709"></a><span class="lineno"> 1709</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01710"></a><span class="lineno"> 1710</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01711"></a><span class="lineno"> 1711</span>&#160;<span class="comment">// The following are defines for the bit fields in the EPHY_BICSR2 register.</span></div><div class="line"><a name="l01712"></a><span class="lineno"> 1712</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01713"></a><span class="lineno"> 1713</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01714"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a980fedeae405b7fc667d5c626024c5cc"> 1714</a></span>&#160;<span class="preprocessor">#define EPHY_BICSR2_PKTLENGTH_M 0x000007FF  // BIST Packet Length</span></div><div class="line"><a name="l01715"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a9041a04437a3c569cbf0363d9f1f0ee0"> 1715</a></span>&#160;<span class="preprocessor">#define EPHY_BICSR2_PKTLENGTH_S 0</span></div><div class="line"><a name="l01716"></a><span class="lineno"> 1716</span>&#160;</div><div class="line"><a name="l01717"></a><span class="lineno"> 1717</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01718"></a><span class="lineno"> 1718</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01719"></a><span class="lineno"> 1719</span>&#160;<span class="comment">// The following are defines for the bit fields in the EPHY_CDCR register.</span></div><div class="line"><a name="l01720"></a><span class="lineno"> 1720</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01721"></a><span class="lineno"> 1721</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01722"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a6abaa608e31af6fa9e568d31e34f216f"> 1722</a></span>&#160;<span class="preprocessor">#define EPHY_CDCR_START         0x00008000  // Cable Diagnostic Process Start</span></div><div class="line"><a name="l01723"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a1c08f710a66432b1fa318f55a7faa3ca"> 1723</a></span>&#160;<span class="preprocessor">#define EPHY_CDCR_LINKQUAL_M    0x00000300  // Link Quality Indication</span></div><div class="line"><a name="l01724"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a964fa09317a6a6b9a53c9ff137423ab8"> 1724</a></span>&#160;<span class="preprocessor">#define EPHY_CDCR_LINKQUAL_GOOD 0x00000100  // Good Quality Link Indication</span></div><div class="line"><a name="l01725"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#aa7526ff5d517e0644217757af60d2801"> 1725</a></span>&#160;<span class="preprocessor">#define EPHY_CDCR_LINKQUAL_MILD 0x00000200  // Mid- Quality Link Indication</span></div><div class="line"><a name="l01726"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a0412aeb0aefdf3551ae9efc1d062c815"> 1726</a></span>&#160;<span class="preprocessor">#define EPHY_CDCR_LINKQUAL_POOR 0x00000300  // Poor Quality Link Indication</span></div><div class="line"><a name="l01727"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a4a47f7f74edec6e460bd3536e0819bdc"> 1727</a></span>&#160;<span class="preprocessor">#define EPHY_CDCR_DONE          0x00000002  // Cable Diagnostic Process Done</span></div><div class="line"><a name="l01728"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#ac06a39e8314e323cf686752bd1f78615"> 1728</a></span>&#160;<span class="preprocessor">#define EPHY_CDCR_FAIL          0x00000001  // Cable Diagnostic Process Fail</span></div><div class="line"><a name="l01729"></a><span class="lineno"> 1729</span>&#160;</div><div class="line"><a name="l01730"></a><span class="lineno"> 1730</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01731"></a><span class="lineno"> 1731</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01732"></a><span class="lineno"> 1732</span>&#160;<span class="comment">// The following are defines for the bit fields in the EPHY_RCR register.</span></div><div class="line"><a name="l01733"></a><span class="lineno"> 1733</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01734"></a><span class="lineno"> 1734</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01735"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a912e842392d06eb9ebd650f94bd43559"> 1735</a></span>&#160;<span class="preprocessor">#define EPHY_RCR_SWRST          0x00008000  // Software Reset</span></div><div class="line"><a name="l01736"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a5e7737f743fc48ed9f3d11375bfe267a"> 1736</a></span>&#160;<span class="preprocessor">#define EPHY_RCR_SWRESTART      0x00004000  // Software Restart</span></div><div class="line"><a name="l01737"></a><span class="lineno"> 1737</span>&#160;</div><div class="line"><a name="l01738"></a><span class="lineno"> 1738</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01739"></a><span class="lineno"> 1739</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01740"></a><span class="lineno"> 1740</span>&#160;<span class="comment">// The following are defines for the bit fields in the EPHY_LEDCFG register.</span></div><div class="line"><a name="l01741"></a><span class="lineno"> 1741</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01742"></a><span class="lineno"> 1742</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01743"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a3f013baa08246f80a8ec03e3fed96a29"> 1743</a></span>&#160;<span class="preprocessor">#define EPHY_LEDCFG_LED2_M      0x00000F00  // LED2 Configuration</span></div><div class="line"><a name="l01744"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a39e8bb802b0a0ac9e299b619b40a7856"> 1744</a></span>&#160;<span class="preprocessor">#define EPHY_LEDCFG_LED2_LINK   0x00000000  // Link OK</span></div><div class="line"><a name="l01745"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#ac55851584ef44a690cd99f23960fd680"> 1745</a></span>&#160;<span class="preprocessor">#define EPHY_LEDCFG_LED2_RXTX   0x00000100  // RX/TX Activity</span></div><div class="line"><a name="l01746"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#aab59a2c08f62c3cb1a235fe556140dc2"> 1746</a></span>&#160;<span class="preprocessor">#define EPHY_LEDCFG_LED2_TX     0x00000200  // TX Activity</span></div><div class="line"><a name="l01747"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a84caa80be2cf0786cf55ef96c7ac36f4"> 1747</a></span>&#160;<span class="preprocessor">#define EPHY_LEDCFG_LED2_RX     0x00000300  // RX Activity</span></div><div class="line"><a name="l01748"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a4f66779d56555c99134e2e2fa2d2f051"> 1748</a></span>&#160;<span class="preprocessor">#define EPHY_LEDCFG_LED2_COL    0x00000400  // Collision</span></div><div class="line"><a name="l01749"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a76cd5bb6fed65c4d8653f89ee2de9d38"> 1749</a></span>&#160;<span class="preprocessor">#define EPHY_LEDCFG_LED2_100BT  0x00000500  // 100-Base TX</span></div><div class="line"><a name="l01750"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#ad48b33c6d17986cb387694da2e0bd186"> 1750</a></span>&#160;<span class="preprocessor">#define EPHY_LEDCFG_LED2_10BT   0x00000600  // 10-Base TX</span></div><div class="line"><a name="l01751"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#ac313606e26af1c5c13213b06942a3a59"> 1751</a></span>&#160;<span class="preprocessor">#define EPHY_LEDCFG_LED2_FD     0x00000700  // Full Duplex</span></div><div class="line"><a name="l01752"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#ac3675496d0d71956fd6a2c8299cb5646"> 1752</a></span>&#160;<span class="preprocessor">#define EPHY_LEDCFG_LED2_LINKTXRX                                             \</span></div><div class="line"><a name="l01753"></a><span class="lineno"> 1753</span>&#160;<span class="preprocessor">                                0x00000800  // Link OK/Blink on TX/RX Activity</span></div><div class="line"><a name="l01754"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a1620a40a61cd2db4c012f1e77b08e59a"> 1754</a></span>&#160;<span class="preprocessor">#define EPHY_LEDCFG_LED1_M      0x000000F0  // LED1 Configuration</span></div><div class="line"><a name="l01755"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#ad5279e88f0a1b7ba6b80be2527ce52bd"> 1755</a></span>&#160;<span class="preprocessor">#define EPHY_LEDCFG_LED1_LINK   0x00000000  // Link OK</span></div><div class="line"><a name="l01756"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#ab26830f963895e92ed3889de6a772344"> 1756</a></span>&#160;<span class="preprocessor">#define EPHY_LEDCFG_LED1_RXTX   0x00000010  // RX/TX Activity</span></div><div class="line"><a name="l01757"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a64aa1a85b65edc824f6051ae554a970b"> 1757</a></span>&#160;<span class="preprocessor">#define EPHY_LEDCFG_LED1_TX     0x00000020  // TX Activity</span></div><div class="line"><a name="l01758"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a8b5423844eb7499319a1e40d7a51db27"> 1758</a></span>&#160;<span class="preprocessor">#define EPHY_LEDCFG_LED1_RX     0x00000030  // RX Activity</span></div><div class="line"><a name="l01759"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#af45c9ba872d3ecc507f22f81564fb4c2"> 1759</a></span>&#160;<span class="preprocessor">#define EPHY_LEDCFG_LED1_COL    0x00000040  // Collision</span></div><div class="line"><a name="l01760"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#abcfb6d9f2025a9aa8677ab7eea1dfb36"> 1760</a></span>&#160;<span class="preprocessor">#define EPHY_LEDCFG_LED1_100BT  0x00000050  // 100-Base TX</span></div><div class="line"><a name="l01761"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a1dc09adb9e7bea2fae9ff2db81c31c17"> 1761</a></span>&#160;<span class="preprocessor">#define EPHY_LEDCFG_LED1_10BT   0x00000060  // 10-Base TX</span></div><div class="line"><a name="l01762"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#ad87d3c5c5234a9904499e270de2707ee"> 1762</a></span>&#160;<span class="preprocessor">#define EPHY_LEDCFG_LED1_FD     0x00000070  // Full Duplex</span></div><div class="line"><a name="l01763"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#ab3e5b568023f206066d19eedc3ffad06"> 1763</a></span>&#160;<span class="preprocessor">#define EPHY_LEDCFG_LED1_LINKTXRX                                             \</span></div><div class="line"><a name="l01764"></a><span class="lineno"> 1764</span>&#160;<span class="preprocessor">                                0x00000080  // Link OK/Blink on TX/RX Activity</span></div><div class="line"><a name="l01765"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a212d52561595c0206a3d9ec5fc9e38be"> 1765</a></span>&#160;<span class="preprocessor">#define EPHY_LEDCFG_LED0_M      0x0000000F  // LED0 Configuration</span></div><div class="line"><a name="l01766"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#ae103fd18a4e12c51e6ec152b723f97dc"> 1766</a></span>&#160;<span class="preprocessor">#define EPHY_LEDCFG_LED0_LINK   0x00000000  // Link OK</span></div><div class="line"><a name="l01767"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a0db8093fed342cab5f4d7d7bac354382"> 1767</a></span>&#160;<span class="preprocessor">#define EPHY_LEDCFG_LED0_RXTX   0x00000001  // RX/TX Activity</span></div><div class="line"><a name="l01768"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#afa11677e58bc4d7b8e84fca9bf72fb5d"> 1768</a></span>&#160;<span class="preprocessor">#define EPHY_LEDCFG_LED0_TX     0x00000002  // TX Activity</span></div><div class="line"><a name="l01769"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a25cdcb66550b91284359f539f973ed35"> 1769</a></span>&#160;<span class="preprocessor">#define EPHY_LEDCFG_LED0_RX     0x00000003  // RX Activity</span></div><div class="line"><a name="l01770"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a85b395327df2a0d4bbc784e1bf543bcc"> 1770</a></span>&#160;<span class="preprocessor">#define EPHY_LEDCFG_LED0_COL    0x00000004  // Collision</span></div><div class="line"><a name="l01771"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a0e7e80a1d90b61bd156d342f06526550"> 1771</a></span>&#160;<span class="preprocessor">#define EPHY_LEDCFG_LED0_100BT  0x00000005  // 100-Base TX</span></div><div class="line"><a name="l01772"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#ab71127166518e4b874ff9312ef5b0095"> 1772</a></span>&#160;<span class="preprocessor">#define EPHY_LEDCFG_LED0_10BT   0x00000006  // 10-Base TX</span></div><div class="line"><a name="l01773"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a9f8598188a54c5f7da2c22093a833b54"> 1773</a></span>&#160;<span class="preprocessor">#define EPHY_LEDCFG_LED0_FD     0x00000007  // Full Duplex</span></div><div class="line"><a name="l01774"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a198566f4386d240199517c745039e0c6"> 1774</a></span>&#160;<span class="preprocessor">#define EPHY_LEDCFG_LED0_LINKTXRX                                             \</span></div><div class="line"><a name="l01775"></a><span class="lineno"> 1775</span>&#160;<span class="preprocessor">                                0x00000008  // Link OK/Blink on TX/RX Activity</span></div><div class="line"><a name="l01776"></a><span class="lineno"> 1776</span>&#160;</div><div class="line"><a name="l01777"></a><span class="lineno"> 1777</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01778"></a><span class="lineno"> 1778</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01779"></a><span class="lineno"> 1779</span>&#160;<span class="comment">// The following definitions are deprecated.</span></div><div class="line"><a name="l01780"></a><span class="lineno"> 1780</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01781"></a><span class="lineno"> 1781</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01782"></a><span class="lineno"> 1782</span>&#160;<span class="preprocessor">#ifndef DEPRECATED</span></div><div class="line"><a name="l01783"></a><span class="lineno"> 1783</span>&#160;</div><div class="line"><a name="l01784"></a><span class="lineno"> 1784</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01785"></a><span class="lineno"> 1785</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01786"></a><span class="lineno"> 1786</span>&#160;<span class="comment">// The following are deprecated defines for the bit fields in the</span></div><div class="line"><a name="l01787"></a><span class="lineno"> 1787</span>&#160;<span class="comment">// EMAC_O_PPSCTRL register.</span></div><div class="line"><a name="l01788"></a><span class="lineno"> 1788</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01789"></a><span class="lineno"> 1789</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01790"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#ae82cafc20e762813c4098ccde3516278"> 1790</a></span>&#160;<span class="preprocessor">#define EMAC_PPSCTRL_PPSCTRL_1HZ                                              \</span></div><div class="line"><a name="l01791"></a><span class="lineno"> 1791</span>&#160;<span class="preprocessor">                                0x00000000  // When the PPSEN0 bit = 0x0, the</span></div><div class="line"><a name="l01792"></a><span class="lineno"> 1792</span>&#160;                                            <span class="comment">// EN0PPS signal is 1 pulse of the</span></div><div class="line"><a name="l01793"></a><span class="lineno"> 1793</span>&#160;                                            <span class="comment">// PTP reference clock.(of width</span></div><div class="line"><a name="l01794"></a><span class="lineno"> 1794</span>&#160;                                            <span class="comment">// clk_ptp_i) every second</span></div><div class="line"><a name="l01795"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#aa250a88580bee4ef87d969bca7096c55"> 1795</a></span>&#160;<span class="preprocessor">#define EMAC_PPSCTRL_PPSCTRL_2HZ                                              \</span></div><div class="line"><a name="l01796"></a><span class="lineno"> 1796</span>&#160;<span class="preprocessor">                                0x00000001  // When the PPSEN0 bit = 0x0, the</span></div><div class="line"><a name="l01797"></a><span class="lineno"> 1797</span>&#160;                                            <span class="comment">// binary rollover is 2 Hz, and the</span></div><div class="line"><a name="l01798"></a><span class="lineno"> 1798</span>&#160;                                            <span class="comment">// digital rollover is 1 Hz</span></div><div class="line"><a name="l01799"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a638289f102df6cf2c5645f459d098fd7"> 1799</a></span>&#160;<span class="preprocessor">#define EMAC_PPSCTRL_PPSCTRL_4HZ                                              \</span></div><div class="line"><a name="l01800"></a><span class="lineno"> 1800</span>&#160;<span class="preprocessor">                                0x00000002  // When the PPSEN0 bit = 0x0, the</span></div><div class="line"><a name="l01801"></a><span class="lineno"> 1801</span>&#160;                                            <span class="comment">// binary rollover is 4 Hz, and the</span></div><div class="line"><a name="l01802"></a><span class="lineno"> 1802</span>&#160;                                            <span class="comment">// digital rollover is 2 Hz</span></div><div class="line"><a name="l01803"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#adfa4798e356472957ff48cd675a197ac"> 1803</a></span>&#160;<span class="preprocessor">#define EMAC_PPSCTRL_PPSCTRL_8HZ                                              \</span></div><div class="line"><a name="l01804"></a><span class="lineno"> 1804</span>&#160;<span class="preprocessor">                                0x00000003  // When thePPSEN0 bit = 0x0, the</span></div><div class="line"><a name="l01805"></a><span class="lineno"> 1805</span>&#160;                                            <span class="comment">// binary rollover is 8 Hz, and the</span></div><div class="line"><a name="l01806"></a><span class="lineno"> 1806</span>&#160;                                            <span class="comment">// digital rollover is 4 Hz,</span></div><div class="line"><a name="l01807"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#aaf33af47a90aa0c431dcb6f4dc068a98"> 1807</a></span>&#160;<span class="preprocessor">#define EMAC_PPSCTRL_PPSCTRL_16HZ                                             \</span></div><div class="line"><a name="l01808"></a><span class="lineno"> 1808</span>&#160;<span class="preprocessor">                                0x00000004  // When thePPSEN0 bit = 0x0, the</span></div><div class="line"><a name="l01809"></a><span class="lineno"> 1809</span>&#160;                                            <span class="comment">// binary rollover is 16 Hz, and</span></div><div class="line"><a name="l01810"></a><span class="lineno"> 1810</span>&#160;                                            <span class="comment">// the digital rollover is 8 Hz</span></div><div class="line"><a name="l01811"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a491b8348271a702d4807fbecf55c2eee"> 1811</a></span>&#160;<span class="preprocessor">#define EMAC_PPSCTRL_PPSCTRL_32HZ                                             \</span></div><div class="line"><a name="l01812"></a><span class="lineno"> 1812</span>&#160;<span class="preprocessor">                                0x00000005  // When thePPSEN0 bit = 0x0, the</span></div><div class="line"><a name="l01813"></a><span class="lineno"> 1813</span>&#160;                                            <span class="comment">// binary rollover is 32 Hz, and</span></div><div class="line"><a name="l01814"></a><span class="lineno"> 1814</span>&#160;                                            <span class="comment">// the digital rollover is 16 Hz</span></div><div class="line"><a name="l01815"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#ae575db849ae0f03a95853d8a028326c9"> 1815</a></span>&#160;<span class="preprocessor">#define EMAC_PPSCTRL_PPSCTRL_64HZ                                             \</span></div><div class="line"><a name="l01816"></a><span class="lineno"> 1816</span>&#160;<span class="preprocessor">                                0x00000006  // When thePPSEN0 bit = 0x0, the</span></div><div class="line"><a name="l01817"></a><span class="lineno"> 1817</span>&#160;                                            <span class="comment">// binary rollover is 64 Hz, and</span></div><div class="line"><a name="l01818"></a><span class="lineno"> 1818</span>&#160;                                            <span class="comment">// the digital rollover is 32 Hz</span></div><div class="line"><a name="l01819"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a6885b3ac61359afdb86cb4bacacc32e9"> 1819</a></span>&#160;<span class="preprocessor">#define EMAC_PPSCTRL_PPSCTRL_128HZ                                            \</span></div><div class="line"><a name="l01820"></a><span class="lineno"> 1820</span>&#160;<span class="preprocessor">                                0x00000007  // When thePPSEN0 bit = 0x0, the</span></div><div class="line"><a name="l01821"></a><span class="lineno"> 1821</span>&#160;                                            <span class="comment">// binary rollover is 128 Hz, and</span></div><div class="line"><a name="l01822"></a><span class="lineno"> 1822</span>&#160;                                            <span class="comment">// the digital rollover is 64 Hz</span></div><div class="line"><a name="l01823"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a6b3c59151e36ae978e84c53a8dbcb576"> 1823</a></span>&#160;<span class="preprocessor">#define EMAC_PPSCTRL_PPSCTRL_256HZ                                            \</span></div><div class="line"><a name="l01824"></a><span class="lineno"> 1824</span>&#160;<span class="preprocessor">                                0x00000008  // When thePPSEN0 bit = 0x0, the</span></div><div class="line"><a name="l01825"></a><span class="lineno"> 1825</span>&#160;                                            <span class="comment">// binary rollover is 256 Hz, and</span></div><div class="line"><a name="l01826"></a><span class="lineno"> 1826</span>&#160;                                            <span class="comment">// the digital rollover is 128 Hz</span></div><div class="line"><a name="l01827"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#ae69fc581e406b6aa01fd9bf5a3e6f3aa"> 1827</a></span>&#160;<span class="preprocessor">#define EMAC_PPSCTRL_PPSCTRL_512HZ                                            \</span></div><div class="line"><a name="l01828"></a><span class="lineno"> 1828</span>&#160;<span class="preprocessor">                                0x00000009  // When thePPSEN0 bit = 0x0, the</span></div><div class="line"><a name="l01829"></a><span class="lineno"> 1829</span>&#160;                                            <span class="comment">// binary rollover is 512 Hz, and</span></div><div class="line"><a name="l01830"></a><span class="lineno"> 1830</span>&#160;                                            <span class="comment">// the digital rollover is 256 Hz</span></div><div class="line"><a name="l01831"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#abe71adbfff04e0f18b0feff7767b7aec"> 1831</a></span>&#160;<span class="preprocessor">#define EMAC_PPSCTRL_PPSCTRL_1024HZ                                           \</span></div><div class="line"><a name="l01832"></a><span class="lineno"> 1832</span>&#160;<span class="preprocessor">                                0x0000000A  // When the PPSEN0 bit = 0x0, the</span></div><div class="line"><a name="l01833"></a><span class="lineno"> 1833</span>&#160;                                            <span class="comment">// binary rollover is 1.024 kHz,</span></div><div class="line"><a name="l01834"></a><span class="lineno"> 1834</span>&#160;                                            <span class="comment">// and the digital rollover is 512</span></div><div class="line"><a name="l01835"></a><span class="lineno"> 1835</span>&#160;                                            <span class="comment">// Hz</span></div><div class="line"><a name="l01836"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a747f756ff70d653e5c69ba22496745db"> 1836</a></span>&#160;<span class="preprocessor">#define EMAC_PPSCTRL_PPSCTRL_2048HZ                                           \</span></div><div class="line"><a name="l01837"></a><span class="lineno"> 1837</span>&#160;<span class="preprocessor">                                0x0000000B  // When thePPSEN0 bit = 0x0, the</span></div><div class="line"><a name="l01838"></a><span class="lineno"> 1838</span>&#160;                                            <span class="comment">// binary rollover is 2.048 kHz,</span></div><div class="line"><a name="l01839"></a><span class="lineno"> 1839</span>&#160;                                            <span class="comment">// and the digital rollover is</span></div><div class="line"><a name="l01840"></a><span class="lineno"> 1840</span>&#160;                                            <span class="comment">// 1.024 kHz</span></div><div class="line"><a name="l01841"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#acee6ec8739e81f77424b79091e158bfe"> 1841</a></span>&#160;<span class="preprocessor">#define EMAC_PPSCTRL_PPSCTRL_4096HZ                                           \</span></div><div class="line"><a name="l01842"></a><span class="lineno"> 1842</span>&#160;<span class="preprocessor">                                0x0000000C  // When thePPSEN0 bit = 0x0, the</span></div><div class="line"><a name="l01843"></a><span class="lineno"> 1843</span>&#160;                                            <span class="comment">// binary rollover is 4.096 kHz,</span></div><div class="line"><a name="l01844"></a><span class="lineno"> 1844</span>&#160;                                            <span class="comment">// and the digital rollover is</span></div><div class="line"><a name="l01845"></a><span class="lineno"> 1845</span>&#160;                                            <span class="comment">// 2.048 kHz</span></div><div class="line"><a name="l01846"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a6f738549cc103dff82c047cccf706243"> 1846</a></span>&#160;<span class="preprocessor">#define EMAC_PPSCTRL_PPSCTRL_8192HZ                                           \</span></div><div class="line"><a name="l01847"></a><span class="lineno"> 1847</span>&#160;<span class="preprocessor">                                0x0000000D  // When thePPSEN0 bit = 0x0, the</span></div><div class="line"><a name="l01848"></a><span class="lineno"> 1848</span>&#160;                                            <span class="comment">// binary rollover is 8.192 kHz,</span></div><div class="line"><a name="l01849"></a><span class="lineno"> 1849</span>&#160;                                            <span class="comment">// and the digital rollover is</span></div><div class="line"><a name="l01850"></a><span class="lineno"> 1850</span>&#160;                                            <span class="comment">// 4.096 kHz</span></div><div class="line"><a name="l01851"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a890892dcc3e24dc523f01a31052371e1"> 1851</a></span>&#160;<span class="preprocessor">#define EMAC_PPSCTRL_PPSCTRL_16384HZ                                          \</span></div><div class="line"><a name="l01852"></a><span class="lineno"> 1852</span>&#160;<span class="preprocessor">                                0x0000000E  // When thePPSEN0 bit = 0x0, the</span></div><div class="line"><a name="l01853"></a><span class="lineno"> 1853</span>&#160;                                            <span class="comment">// binary rollover is 16.384 kHz,</span></div><div class="line"><a name="l01854"></a><span class="lineno"> 1854</span>&#160;                                            <span class="comment">// and the digital rollover is</span></div><div class="line"><a name="l01855"></a><span class="lineno"> 1855</span>&#160;                                            <span class="comment">// 8.092 kHz</span></div><div class="line"><a name="l01856"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#a88404f3618d8dd0322fbb42687ef858c"> 1856</a></span>&#160;<span class="preprocessor">#define EMAC_PPSCTRL_PPSCTRL_32768HZ                                          \</span></div><div class="line"><a name="l01857"></a><span class="lineno"> 1857</span>&#160;<span class="preprocessor">                                0x0000000F  // When thePPSEN0 bit = 0x0, the</span></div><div class="line"><a name="l01858"></a><span class="lineno"> 1858</span>&#160;                                            <span class="comment">// binary rollover is 32.768 KHz,</span></div><div class="line"><a name="l01859"></a><span class="lineno"> 1859</span>&#160;                                            <span class="comment">// and the digital rollover is</span></div><div class="line"><a name="l01860"></a><span class="lineno"> 1860</span>&#160;                                            <span class="comment">// 16.384 KHz</span></div><div class="line"><a name="l01861"></a><span class="lineno"> 1861</span>&#160;</div><div class="line"><a name="l01862"></a><span class="lineno"> 1862</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01863"></a><span class="lineno"> 1863</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01864"></a><span class="lineno"> 1864</span>&#160;<span class="comment">// The following are deprecated defines for the bit fields in the EMAC_O_CC</span></div><div class="line"><a name="l01865"></a><span class="lineno"> 1865</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l01866"></a><span class="lineno"> 1866</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01867"></a><span class="lineno"> 1867</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01868"></a><span class="lineno"><a class="line" href="hw__emac_8h.html#aa7e7dabdf4deacf464fd08c50770d53b"> 1868</a></span>&#160;<span class="preprocessor">#define EMAC_CC_CS_PA7          0x00000001  // GPIO</span></div><div class="line"><a name="l01869"></a><span class="lineno"> 1869</span>&#160;</div><div class="line"><a name="l01870"></a><span class="lineno"> 1870</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01871"></a><span class="lineno"> 1871</span>&#160;</div><div class="line"><a name="l01872"></a><span class="lineno"> 1872</span>&#160;<span class="preprocessor">#endif // __HW_EMAC_H__</span></div></div><!-- fragment --></div><!-- contents -->
<!-- HTML footer for doxygen 1.8.9.1-->
<!-- start footer part -->
<hr class="footer"/><small>
  <a href="http://www.ti.com/corp/docs/legal/copyright.shtml">&copy; Copyright 1995-2019</a>, Texas Instruments Incorporated. All rights reserved. <br>
  <a href="http://www.ti.com/corp/docs/legal/trademark/trademrk.htm">Trademarks</a> | <a href="http://www.ti.com/corp/docs/legal/privacy.shtml">Privacy policy</a> | <a href="http://www.ti.com/corp/docs/legal/termsofuse.shtml">Terms of use</a> | <a href="http://www.ti.com/lsds/ti/legal/termsofsale.page">Terms of sale</a>
</small>
</body>
</html>
