// Seed: 713967202
module module_0 (
    output tri id_0,
    input tri0 id_1,
    output supply1 id_2,
    output tri1 id_3,
    input tri0 id_4,
    input uwire id_5,
    output tri1 id_6,
    output tri0 id_7,
    input tri0 id_8,
    output supply0 id_9
);
  wire id_11, id_12, id_13;
  always @(negedge id_13) begin : LABEL_0
    assert (1 + -1);
  end
endmodule
module module_1 #(
    parameter id_0 = 32'd25,
    parameter id_3 = 32'd85
) (
    input tri0 _id_0,
    input tri1 id_1,
    output tri0 id_2,
    input uwire _id_3,
    input tri0 id_4,
    output tri1 id_5,
    input supply1 id_6,
    input tri0 id_7,
    input tri0 id_8,
    input wand id_9,
    input wand id_10
    , id_13,
    input tri0 id_11
);
  wire [id_3  ==  -1 : id_0] id_14;
  module_0 modCall_1 (
      id_5,
      id_4,
      id_2,
      id_5,
      id_6,
      id_7,
      id_5,
      id_2,
      id_10,
      id_5
  );
  assign modCall_1.id_6 = 0;
  assign id_14 = id_14;
  wire id_15;
  not primCall (id_5, id_6);
  always id_13 <= #id_8 1;
endmodule
