
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision0_submodules/quadintr_5_20/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision0_submodules/quadintr_5_20
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/quadintr_5_20.v
# synth_design -part xc7z020clg484-3 -top quadintr_5_20 -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top quadintr_5_20 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 70711 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1500.535 ; gain = 26.895 ; free physical = 245610 ; free virtual = 314166
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'quadintr_5_20' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/quadintr_5_20.v:2]
INFO: [Synth 8-4471] merging register 'tmp_19_reg[7:0]' into 'tmp_33_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/quadintr_5_20.v:339]
INFO: [Synth 8-4471] merging register 'tmp_1_1019_reg[8:0]' into 'tmp_3_1013_reg[8:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/quadintr_5_20.v:416]
INFO: [Synth 8-4471] merging register 'tmp_29_reg[7:0]' into 'tmp_27_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/quadintr_5_20.v:341]
INFO: [Synth 8-4471] merging register 'tmp_2_1019_reg[8:0]' into 'tmp_2_1017_reg[8:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/quadintr_5_20.v:418]
WARNING: [Synth 8-6014] Unused sequential element tmp_19_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/quadintr_5_20.v:339]
WARNING: [Synth 8-6014] Unused sequential element tmp_29_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/quadintr_5_20.v:341]
WARNING: [Synth 8-6014] Unused sequential element tmp_1_1019_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/quadintr_5_20.v:416]
WARNING: [Synth 8-6014] Unused sequential element tmp_2_1019_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/quadintr_5_20.v:418]
INFO: [Synth 8-6155] done synthesizing module 'quadintr_5_20' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/quadintr_5_20.v:2]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1546.301 ; gain = 72.660 ; free physical = 245566 ; free virtual = 314122
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1546.301 ; gain = 72.660 ; free physical = 245570 ; free virtual = 314127
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1554.297 ; gain = 80.656 ; free physical = 245569 ; free virtual = 314126
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1562.301 ; gain = 88.660 ; free physical = 245546 ; free virtual = 314103
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 34    
	   3 Input      9 Bit       Adders := 15    
	   2 Input      8 Bit       Adders := 9     
+---Registers : 
	                9 Bit    Registers := 78    
	                8 Bit    Registers := 37    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module quadintr_5_20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 34    
	   3 Input      9 Bit       Adders := 15    
	   2 Input      8 Bit       Adders := 9     
+---Registers : 
	                9 Bit    Registers := 78    
	                8 Bit    Registers := 37    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'tmp_37_reg[0]' (FD) to 'doutr_1010_reg[3]'
INFO: [Synth 8-3886] merging instance 'tmp_35_reg[0]' (FD) to 'doutr_108_reg[3]'
INFO: [Synth 8-3886] merging instance 'tmp_33_reg[0]' (FD) to 'doutr_106_reg[3]'
INFO: [Synth 8-3886] merging instance 'tmp_31_reg[0]' (FD) to 'doutr_104_reg[3]'
INFO: [Synth 8-3886] merging instance 'tmp_3_1019_reg[7]' (FD) to 'tmp_3_1019_reg[8]'
INFO: [Synth 8-3886] merging instance 'tmp_3_1017_reg[0]' (FD) to 'doutr20_reg[3]'
INFO: [Synth 8-3886] merging instance 'tmp_1_1017_reg[7]' (FD) to 'tmp_1_1017_reg[8]'
INFO: [Synth 8-3886] merging instance 'tmp_3_1015_reg[0]' (FD) to 'doutr18_reg[3]'
INFO: [Synth 8-3886] merging instance 'tmp_37_reg[1]' (FD) to 'doutr_1010_reg[4]'
INFO: [Synth 8-3886] merging instance 'tmp_37_reg[2]' (FD) to 'doutr_1010_reg[5]'
INFO: [Synth 8-3886] merging instance 'tmp_37_reg[3]' (FD) to 'doutr_1010_reg[6]'
INFO: [Synth 8-3886] merging instance 'tmp_37_reg[4]' (FD) to 'doutr_1010_reg[7]'
INFO: [Synth 8-3886] merging instance 'tmp_37_reg[5]' (FD) to 'doutr_1010_reg[7]'
INFO: [Synth 8-3886] merging instance 'tmp_37_reg[6]' (FD) to 'doutr_1010_reg[7]'
INFO: [Synth 8-3886] merging instance 'tmp_37_reg[7]' (FD) to 'doutr_1010_reg[7]'
INFO: [Synth 8-3886] merging instance 'tmp_3_1013_reg[0]' (FD) to 'doutr16_reg[3]'
INFO: [Synth 8-3886] merging instance 'tmp_1_1013_reg[7]' (FD) to 'tmp_1_1013_reg[8]'
INFO: [Synth 8-3886] merging instance 'tmp_3_1011_reg[0]' (FD) to 'doutr14_reg[3]'
INFO: [Synth 8-3886] merging instance 'tmp_35_reg[1]' (FD) to 'doutr_108_reg[4]'
INFO: [Synth 8-3886] merging instance 'tmp_35_reg[2]' (FD) to 'doutr_108_reg[5]'
INFO: [Synth 8-3886] merging instance 'tmp_35_reg[3]' (FD) to 'doutr_108_reg[6]'
INFO: [Synth 8-3886] merging instance 'tmp_35_reg[4]' (FD) to 'doutr_108_reg[7]'
INFO: [Synth 8-3886] merging instance 'tmp_35_reg[5]' (FD) to 'doutr_108_reg[7]'
INFO: [Synth 8-3886] merging instance 'tmp_35_reg[6]' (FD) to 'doutr_108_reg[7]'
INFO: [Synth 8-3886] merging instance 'tmp_35_reg[7]' (FD) to 'doutr_108_reg[7]'
INFO: [Synth 8-3886] merging instance 'tmp_3_109_reg[0]' (FD) to 'doutr12_reg[3]'
INFO: [Synth 8-3886] merging instance 'tmp_1_109_reg[7]' (FD) to 'tmp_1_109_reg[8]'
INFO: [Synth 8-3886] merging instance 'tmp_3_107_reg[0]' (FD) to 'doutr10_reg[3]'
INFO: [Synth 8-3886] merging instance 'tmp_33_reg[1]' (FD) to 'doutr_106_reg[4]'
INFO: [Synth 8-3886] merging instance 'tmp_33_reg[2]' (FD) to 'doutr_106_reg[5]'
INFO: [Synth 8-3886] merging instance 'tmp_33_reg[3]' (FD) to 'doutr_106_reg[6]'
INFO: [Synth 8-3886] merging instance 'tmp_33_reg[4]' (FD) to 'doutr_106_reg[7]'
INFO: [Synth 8-3886] merging instance 'tmp_33_reg[5]' (FD) to 'doutr_106_reg[7]'
INFO: [Synth 8-3886] merging instance 'tmp_33_reg[6]' (FD) to 'doutr_106_reg[7]'
INFO: [Synth 8-3886] merging instance 'tmp_33_reg[7]' (FD) to 'doutr_106_reg[7]'
INFO: [Synth 8-3886] merging instance 'tmp_3_105_reg[0]' (FD) to 'doutr8_reg[3]'
INFO: [Synth 8-3886] merging instance 'tmp_1_105_reg[7]' (FD) to 'tmp_1_105_reg[8]'
INFO: [Synth 8-3886] merging instance 'tmp_3_103_reg[0]' (FD) to 'doutr6_reg[3]'
INFO: [Synth 8-3886] merging instance 'tmp_31_reg[1]' (FD) to 'doutr_104_reg[4]'
INFO: [Synth 8-3886] merging instance 'tmp_31_reg[2]' (FD) to 'doutr_104_reg[5]'
INFO: [Synth 8-3886] merging instance 'tmp_31_reg[3]' (FD) to 'doutr_104_reg[6]'
INFO: [Synth 8-3886] merging instance 'tmp_31_reg[4]' (FD) to 'doutr_104_reg[7]'
INFO: [Synth 8-3886] merging instance 'tmp_31_reg[5]' (FD) to 'doutr_104_reg[7]'
INFO: [Synth 8-3886] merging instance 'tmp_31_reg[6]' (FD) to 'doutr_104_reg[7]'
INFO: [Synth 8-3886] merging instance 'tmp_31_reg[7]' (FD) to 'doutr_104_reg[7]'
INFO: [Synth 8-3886] merging instance 'tmp_3_101_reg[0]' (FD) to 'doutr4_reg[3]'
INFO: [Synth 8-3886] merging instance 'tmp_1_101_reg[7]' (FD) to 'tmp_1_101_reg[8]'
INFO: [Synth 8-3886] merging instance 'tmp_3_1017_reg[1]' (FD) to 'doutr20_reg[4]'
INFO: [Synth 8-3886] merging instance 'tmp_3_1017_reg[2]' (FD) to 'doutr20_reg[5]'
INFO: [Synth 8-3886] merging instance 'tmp_3_1017_reg[3]' (FD) to 'doutr20_reg[6]'
INFO: [Synth 8-3886] merging instance 'tmp_3_1017_reg[4]' (FD) to 'doutr20_reg[7]'
INFO: [Synth 8-3886] merging instance 'tmp_3_1017_reg[5]' (FD) to 'doutr20_reg[7]'
INFO: [Synth 8-3886] merging instance 'tmp_3_1017_reg[6]' (FD) to 'doutr20_reg[7]'
INFO: [Synth 8-3886] merging instance 'tmp_3_1017_reg[7]' (FD) to 'doutr20_reg[7]'
INFO: [Synth 8-3886] merging instance 'tmp_3_1017_reg[8]' (FD) to 'doutr20_reg[7]'
INFO: [Synth 8-3886] merging instance 'tmp_3_1015_reg[1]' (FD) to 'doutr18_reg[4]'
INFO: [Synth 8-3886] merging instance 'tmp_3_1015_reg[2]' (FD) to 'doutr18_reg[5]'
INFO: [Synth 8-3886] merging instance 'tmp_3_1015_reg[3]' (FD) to 'doutr18_reg[6]'
INFO: [Synth 8-3886] merging instance 'tmp_3_1015_reg[4]' (FD) to 'doutr18_reg[7]'
INFO: [Synth 8-3886] merging instance 'tmp_3_1015_reg[5]' (FD) to 'doutr18_reg[8]'
INFO: [Synth 8-3886] merging instance 'tmp_3_1015_reg[6]' (FD) to 'doutr18_reg[8]'
INFO: [Synth 8-3886] merging instance 'tmp_3_1015_reg[7]' (FD) to 'doutr18_reg[8]'
INFO: [Synth 8-3886] merging instance 'tmp_3_1015_reg[8]' (FD) to 'doutr18_reg[8]'
INFO: [Synth 8-3886] merging instance 'tmp_3_1013_reg[1]' (FD) to 'doutr16_reg[4]'
INFO: [Synth 8-3886] merging instance 'tmp_3_1013_reg[2]' (FD) to 'doutr16_reg[5]'
INFO: [Synth 8-3886] merging instance 'tmp_3_1013_reg[3]' (FD) to 'doutr16_reg[6]'
INFO: [Synth 8-3886] merging instance 'tmp_3_1013_reg[4]' (FD) to 'doutr16_reg[7]'
INFO: [Synth 8-3886] merging instance 'tmp_3_1013_reg[5]' (FD) to 'doutr16_reg[7]'
INFO: [Synth 8-3886] merging instance 'tmp_3_1013_reg[6]' (FD) to 'doutr16_reg[7]'
INFO: [Synth 8-3886] merging instance 'tmp_3_1013_reg[7]' (FD) to 'doutr16_reg[7]'
INFO: [Synth 8-3886] merging instance 'tmp_3_1013_reg[8]' (FD) to 'doutr16_reg[7]'
INFO: [Synth 8-3886] merging instance 'tmp_3_1011_reg[1]' (FD) to 'doutr14_reg[4]'
INFO: [Synth 8-3886] merging instance 'tmp_3_1011_reg[2]' (FD) to 'doutr14_reg[5]'
INFO: [Synth 8-3886] merging instance 'tmp_3_1011_reg[3]' (FD) to 'doutr14_reg[6]'
INFO: [Synth 8-3886] merging instance 'tmp_3_1011_reg[4]' (FD) to 'doutr14_reg[7]'
INFO: [Synth 8-3886] merging instance 'tmp_3_1011_reg[5]' (FD) to 'doutr14_reg[8]'
INFO: [Synth 8-3886] merging instance 'tmp_3_1011_reg[6]' (FD) to 'doutr14_reg[8]'
INFO: [Synth 8-3886] merging instance 'tmp_3_1011_reg[7]' (FD) to 'doutr14_reg[8]'
INFO: [Synth 8-3886] merging instance 'tmp_3_1011_reg[8]' (FD) to 'doutr14_reg[8]'
INFO: [Synth 8-3886] merging instance 'tmp_3_109_reg[1]' (FD) to 'doutr12_reg[4]'
INFO: [Synth 8-3886] merging instance 'tmp_3_109_reg[2]' (FD) to 'doutr12_reg[5]'
INFO: [Synth 8-3886] merging instance 'tmp_3_109_reg[3]' (FD) to 'doutr12_reg[6]'
INFO: [Synth 8-3886] merging instance 'tmp_3_109_reg[4]' (FD) to 'doutr12_reg[7]'
INFO: [Synth 8-3886] merging instance 'tmp_3_109_reg[5]' (FD) to 'doutr12_reg[7]'
INFO: [Synth 8-3886] merging instance 'tmp_3_109_reg[6]' (FD) to 'doutr12_reg[7]'
INFO: [Synth 8-3886] merging instance 'tmp_3_109_reg[7]' (FD) to 'doutr12_reg[7]'
INFO: [Synth 8-3886] merging instance 'tmp_3_109_reg[8]' (FD) to 'doutr12_reg[7]'
INFO: [Synth 8-3886] merging instance 'tmp_3_107_reg[1]' (FD) to 'doutr10_reg[4]'
INFO: [Synth 8-3886] merging instance 'tmp_3_107_reg[2]' (FD) to 'doutr10_reg[5]'
INFO: [Synth 8-3886] merging instance 'tmp_3_107_reg[3]' (FD) to 'doutr10_reg[6]'
INFO: [Synth 8-3886] merging instance 'tmp_3_107_reg[4]' (FD) to 'doutr10_reg[7]'
INFO: [Synth 8-3886] merging instance 'tmp_3_107_reg[5]' (FD) to 'doutr10_reg[8]'
INFO: [Synth 8-3886] merging instance 'tmp_3_107_reg[6]' (FD) to 'doutr10_reg[8]'
INFO: [Synth 8-3886] merging instance 'tmp_3_107_reg[7]' (FD) to 'doutr10_reg[8]'
INFO: [Synth 8-3886] merging instance 'tmp_3_107_reg[8]' (FD) to 'doutr10_reg[8]'
INFO: [Synth 8-3886] merging instance 'tmp_3_105_reg[1]' (FD) to 'doutr8_reg[4]'
INFO: [Synth 8-3886] merging instance 'tmp_3_105_reg[2]' (FD) to 'doutr8_reg[5]'
INFO: [Synth 8-3886] merging instance 'tmp_3_105_reg[3]' (FD) to 'doutr8_reg[6]'
INFO: [Synth 8-3886] merging instance 'tmp_3_105_reg[4]' (FD) to 'doutr8_reg[7]'
INFO: [Synth 8-3886] merging instance 'tmp_3_105_reg[5]' (FD) to 'doutr8_reg[7]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1684.898 ; gain = 211.258 ; free physical = 245098 ; free virtual = 313657
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1684.902 ; gain = 211.262 ; free physical = 244897 ; free virtual = 313456
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1685.898 ; gain = 212.258 ; free physical = 244890 ; free virtual = 313449
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1685.902 ; gain = 212.262 ; free physical = 244941 ; free virtual = 313498
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1685.902 ; gain = 212.262 ; free physical = 244945 ; free virtual = 313503
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1685.902 ; gain = 212.262 ; free physical = 244956 ; free virtual = 313513
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1685.902 ; gain = 212.262 ; free physical = 244959 ; free virtual = 313516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1685.902 ; gain = 212.262 ; free physical = 244971 ; free virtual = 313528
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1685.902 ; gain = 212.262 ; free physical = 244978 ; free virtual = 313536
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |   159|
|2     |LUT1   |     5|
|3     |LUT2   |   483|
|4     |LUT3   |    28|
|5     |FDRE   |   879|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |  1554|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1685.902 ; gain = 212.262 ; free physical = 244983 ; free virtual = 313540
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1685.902 ; gain = 212.262 ; free physical = 244995 ; free virtual = 313553
Synthesis Optimization Complete : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1685.906 ; gain = 212.262 ; free physical = 244991 ; free virtual = 313549
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 159 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'quadintr_5_20' is not ideal for floorplanning, since the cellview 'quadintr_5_20' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1782.066 ; gain = 0.000 ; free physical = 245886 ; free virtual = 314444
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
116 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1782.066 ; gain = 308.523 ; free physical = 245940 ; free virtual = 314497
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2408.758 ; gain = 626.691 ; free physical = 246174 ; free virtual = 314730
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2408.758 ; gain = 0.000 ; free physical = 246174 ; free virtual = 314730
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2432.766 ; gain = 0.000 ; free physical = 246162 ; free virtual = 314719
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision0_submodules/quadintr_5_20/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision0_submodules/quadintr_5_20/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2495.816 ; gain = 0.000 ; free physical = 245870 ; free virtual = 314427

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 101db20a4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2495.816 ; gain = 0.000 ; free physical = 245869 ; free virtual = 314426

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 101db20a4

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2495.816 ; gain = 0.000 ; free physical = 245787 ; free virtual = 314345
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1814f9c56

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2495.816 ; gain = 0.000 ; free physical = 245786 ; free virtual = 314344
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1b23b0add

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2495.816 ; gain = 0.000 ; free physical = 245780 ; free virtual = 314338
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1b23b0add

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2495.816 ; gain = 0.000 ; free physical = 245779 ; free virtual = 314337
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 26742299

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2495.816 ; gain = 0.000 ; free physical = 245773 ; free virtual = 314331
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 26742299

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2495.816 ; gain = 0.000 ; free physical = 245773 ; free virtual = 314331
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2495.816 ; gain = 0.000 ; free physical = 245773 ; free virtual = 314331
Ending Logic Optimization Task | Checksum: 26742299

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2495.816 ; gain = 0.000 ; free physical = 245773 ; free virtual = 314331

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 26742299

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2495.816 ; gain = 0.000 ; free physical = 245772 ; free virtual = 314331

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 26742299

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2495.816 ; gain = 0.000 ; free physical = 245772 ; free virtual = 314331

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2495.816 ; gain = 0.000 ; free physical = 245772 ; free virtual = 314331
Ending Netlist Obfuscation Task | Checksum: 26742299

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2495.816 ; gain = 0.000 ; free physical = 245772 ; free virtual = 314331
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2495.816 ; gain = 0.000 ; free physical = 245772 ; free virtual = 314331
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: 26742299
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module quadintr_5_20 ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2511.809 ; gain = 0.000 ; free physical = 245725 ; free virtual = 314284
INFO: [Pwropt 34-9] Applying IDT optimizations ...
IDT: Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2519.797 ; gain = 7.004 ; free physical = 245708 ; free virtual = 314267
INFO: [Pwropt 34-10] Applying ODC optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=8.203 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2521.797 ; gain = 9.988 ; free physical = 245699 ; free virtual = 314257
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:00.89 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2709.973 ; gain = 190.176 ; free physical = 245684 ; free virtual = 314242
Power optimization passes: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.40 . Memory (MB): peak = 2709.973 ; gain = 198.164 ; free physical = 245684 ; free virtual = 314242

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2709.973 ; gain = 0.000 ; free physical = 245700 ; free virtual = 314259


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design quadintr_5_20 ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports

Number of Slice Registers augmented: 0 newly gated: 0 Total: 879
Number of SRLs augmented: 0  newly gated: 0 Total: 0
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/0 RAMS dropped: 0/0 Clusters dropped: 0/0 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: 26742299

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2709.973 ; gain = 0.000 ; free physical = 245700 ; free virtual = 314258
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: 26742299
Power optimization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.54 . Memory (MB): peak = 2709.973 ; gain = 214.156 ; free physical = 245701 ; free virtual = 314260
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 28189352 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 26742299

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2709.973 ; gain = 0.000 ; free physical = 245728 ; free virtual = 314287
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: 26742299

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2709.973 ; gain = 0.000 ; free physical = 245728 ; free virtual = 314287
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: 26742299

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2709.973 ; gain = 0.000 ; free physical = 245728 ; free virtual = 314287
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: 26742299

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2709.973 ; gain = 0.000 ; free physical = 245728 ; free virtual = 314286
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 26742299

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2709.973 ; gain = 0.000 ; free physical = 245728 ; free virtual = 314286

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2709.973 ; gain = 0.000 ; free physical = 245728 ; free virtual = 314286
Ending Netlist Obfuscation Task | Checksum: 26742299

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2709.973 ; gain = 0.000 ; free physical = 245728 ; free virtual = 314286
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2709.973 ; gain = 0.000 ; free physical = 245418 ; free virtual = 313977
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1695a1a5

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2709.973 ; gain = 0.000 ; free physical = 245417 ; free virtual = 313977
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2709.973 ; gain = 0.000 ; free physical = 245415 ; free virtual = 313974

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1695a1a5

Time (s): cpu = 00:00:00.77 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2709.973 ; gain = 0.000 ; free physical = 245386 ; free virtual = 313945

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 31abf5ff

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.69 . Memory (MB): peak = 2709.973 ; gain = 0.000 ; free physical = 245368 ; free virtual = 313927

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 31abf5ff

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.69 . Memory (MB): peak = 2709.973 ; gain = 0.000 ; free physical = 245368 ; free virtual = 313927
Phase 1 Placer Initialization | Checksum: 31abf5ff

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.70 . Memory (MB): peak = 2709.973 ; gain = 0.000 ; free physical = 245367 ; free virtual = 313927

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 82324b70

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.77 . Memory (MB): peak = 2709.973 ; gain = 0.000 ; free physical = 245350 ; free virtual = 313909

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2709.973 ; gain = 0.000 ; free physical = 245233 ; free virtual = 313793

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: df8691dc

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2709.973 ; gain = 0.000 ; free physical = 245231 ; free virtual = 313791
Phase 2 Global Placement | Checksum: 9c384d09

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2709.973 ; gain = 0.000 ; free physical = 245224 ; free virtual = 313784

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 9c384d09

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2709.973 ; gain = 0.000 ; free physical = 245222 ; free virtual = 313783

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1cf0ca700

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 2709.973 ; gain = 0.000 ; free physical = 245151 ; free virtual = 313712

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 12d879179

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 2709.973 ; gain = 0.000 ; free physical = 245149 ; free virtual = 313710

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 10b9d7002

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 2709.973 ; gain = 0.000 ; free physical = 245149 ; free virtual = 313709

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1204dd9ae

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 2709.973 ; gain = 0.000 ; free physical = 245116 ; free virtual = 313676

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1204dd9ae

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2709.973 ; gain = 0.000 ; free physical = 245127 ; free virtual = 313688

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 181e3f625

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2709.973 ; gain = 0.000 ; free physical = 245126 ; free virtual = 313687
Phase 3 Detail Placement | Checksum: 181e3f625

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2709.973 ; gain = 0.000 ; free physical = 245126 ; free virtual = 313686

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 10ebf710c

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 10ebf710c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2709.973 ; gain = 0.000 ; free physical = 245134 ; free virtual = 313695
INFO: [Place 30-746] Post Placement Timing Summary WNS=7.936. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 158b29108

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2709.973 ; gain = 0.000 ; free physical = 245133 ; free virtual = 313694
Phase 4.1 Post Commit Optimization | Checksum: 158b29108

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2709.973 ; gain = 0.000 ; free physical = 245133 ; free virtual = 313694

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 158b29108

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2709.973 ; gain = 0.000 ; free physical = 245134 ; free virtual = 313695

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 158b29108

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2709.973 ; gain = 0.000 ; free physical = 245134 ; free virtual = 313695

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2709.973 ; gain = 0.000 ; free physical = 245134 ; free virtual = 313695
Phase 4.4 Final Placement Cleanup | Checksum: 158b29108

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2709.973 ; gain = 0.000 ; free physical = 245133 ; free virtual = 313694
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 158b29108

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2709.973 ; gain = 0.000 ; free physical = 245132 ; free virtual = 313693
Ending Placer Task | Checksum: 106154a24

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2709.973 ; gain = 0.000 ; free physical = 245146 ; free virtual = 313707
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 2709.973 ; gain = 0.000 ; free physical = 245146 ; free virtual = 313707
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2709.973 ; gain = 0.000 ; free physical = 245114 ; free virtual = 313675
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2709.973 ; gain = 0.000 ; free physical = 245106 ; free virtual = 313667
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.76 . Memory (MB): peak = 2709.973 ; gain = 0.000 ; free physical = 245049 ; free virtual = 313612
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision0_submodules/quadintr_5_20/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: ef7fa87f ConstDB: 0 ShapeSum: 1695a1a5 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "new_data" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "new_data". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "din5[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "din5[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "din5[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "din5[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "din5[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "din5[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "din5[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "din5[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "din5[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "din5[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "din5[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "din5[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "din4[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "din4[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "din4[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "din4[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "din4[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "din4[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "din4[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "din4[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "din4[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "din4[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "din4[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "din4[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "din4[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "din4[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "din3[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "din3[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "din2[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "din2[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "din3[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "din3[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "din3[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "din3[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "din3[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "din3[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "din3[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "din3[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "din3[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "din3[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "din3[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "din3[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "din1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "din1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "din1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "din1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "din2[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "din2[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "din2[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "din2[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "din1[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "din1[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "din2[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "din2[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "din2[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "din2[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "din1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "din1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "din2[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "din2[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "din1[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "din1[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "din1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "din1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "din1[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "din1[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "din2[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "din2[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "din0[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "din0[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "din0[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "din0[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "din0[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "din0[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "din0[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "din0[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "din0[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "din0[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "din0[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "din0[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "din0[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "din0[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "din3[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "din3[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "din4[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "din4[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "din5[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "din5[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "din0[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "din0[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "din1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "din1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "din2[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "din2[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "din5[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "din5[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: 127380508

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2709.973 ; gain = 0.000 ; free physical = 244380 ; free virtual = 312942
Post Restoration Checksum: NetGraph: 2eb0e857 NumContArr: f8871cb1 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 127380508

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2709.973 ; gain = 0.000 ; free physical = 244767 ; free virtual = 313329

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 127380508

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2709.973 ; gain = 0.000 ; free physical = 244911 ; free virtual = 313473

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 127380508

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2709.973 ; gain = 0.000 ; free physical = 244911 ; free virtual = 313473
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 13967b494

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2709.973 ; gain = 0.000 ; free physical = 244899 ; free virtual = 313461
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.960  | TNS=0.000  | WHS=0.112  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 16036f45f

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2709.973 ; gain = 0.000 ; free physical = 244887 ; free virtual = 313449

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1baa9ccd8

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2709.973 ; gain = 0.000 ; free physical = 244885 ; free virtual = 313446

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.519  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1e55b9d35

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2709.973 ; gain = 0.000 ; free physical = 244889 ; free virtual = 313451
Phase 4 Rip-up And Reroute | Checksum: 1e55b9d35

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2709.973 ; gain = 0.000 ; free physical = 244891 ; free virtual = 313452

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1e55b9d35

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2709.973 ; gain = 0.000 ; free physical = 244893 ; free virtual = 313454

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1e55b9d35

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2709.973 ; gain = 0.000 ; free physical = 244893 ; free virtual = 313454
Phase 5 Delay and Skew Optimization | Checksum: 1e55b9d35

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2709.973 ; gain = 0.000 ; free physical = 244893 ; free virtual = 313454

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 160558a85

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2709.973 ; gain = 0.000 ; free physical = 244893 ; free virtual = 313454
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.519  | TNS=0.000  | WHS=0.131  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 160558a85

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2709.973 ; gain = 0.000 ; free physical = 244893 ; free virtual = 313454
Phase 6 Post Hold Fix | Checksum: 160558a85

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2709.973 ; gain = 0.000 ; free physical = 244892 ; free virtual = 313454

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0707777 %
  Global Horizontal Routing Utilization  = 0.100913 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 186d2f8f2

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2709.973 ; gain = 0.000 ; free physical = 244888 ; free virtual = 313450

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 186d2f8f2

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2709.973 ; gain = 0.000 ; free physical = 244887 ; free virtual = 313449

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1d0f1eaab

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2709.973 ; gain = 0.000 ; free physical = 244850 ; free virtual = 313412

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=7.519  | TNS=0.000  | WHS=0.131  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1d0f1eaab

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2709.973 ; gain = 0.000 ; free physical = 244850 ; free virtual = 313411
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2709.973 ; gain = 0.000 ; free physical = 244882 ; free virtual = 313443

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 50 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:24 . Memory (MB): peak = 2709.973 ; gain = 0.000 ; free physical = 244882 ; free virtual = 313443
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2709.973 ; gain = 0.000 ; free physical = 244904 ; free virtual = 313466
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2709.973 ; gain = 0.000 ; free physical = 244911 ; free virtual = 313473
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2709.973 ; gain = 0.000 ; free physical = 244901 ; free virtual = 313465
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision0_submodules/quadintr_5_20/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision0_submodules/quadintr_5_20/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision0_submodules/quadintr_5_20/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision0_submodules/quadintr_5_20/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2730.062 ; gain = 0.000 ; free physical = 245466 ; free virtual = 314026
INFO: [Common 17-206] Exiting Vivado at Thu Jan 13 17:31:24 2022...
