#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x14d607880 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x14d6079f0 .scope module, "counter_10_test" "counter_10_test" 3 1;
 .timescale 0 0;
v0x14d6216d0_0 .var "clk", 0 0;
v0x14d621770_0 .net "cnt", 3 0, L_0x14d621ae0;  1 drivers
v0x14d621820_0 .net "cout", 0 0, L_0x14d6219c0;  1 drivers
v0x14d6218f0_0 .var "rstn", 0 0;
S_0x14d60a910 .scope module, "u_counter_10" "counter_10" 3 8, 4 1 0, S_0x14d6079f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rstn";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 4 "cnt";
    .port_info 3 /OUTPUT 1 "cout";
L_0x14d621ae0 .functor BUFZ 4, v0x14d621460_0, C4<0000>, C4<0000>, C4<0000>;
L_0x150078010 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x14d60ede0_0 .net/2u *"_ivl_0", 3 0, L_0x150078010;  1 drivers
v0x14d621300_0 .net "clk", 0 0, v0x14d6216d0_0;  1 drivers
v0x14d6213a0_0 .net "cnt", 3 0, L_0x14d621ae0;  alias, 1 drivers
v0x14d621460_0 .var "cnt_temp", 3 0;
v0x14d621510_0 .net "cout", 0 0, L_0x14d6219c0;  alias, 1 drivers
v0x14d6215f0_0 .net "rstn", 0 0, v0x14d6218f0_0;  1 drivers
E_0x14d60e970/0 .event negedge, v0x14d6215f0_0;
E_0x14d60e970/1 .event posedge, v0x14d621300_0;
E_0x14d60e970 .event/or E_0x14d60e970/0, E_0x14d60e970/1;
L_0x14d6219c0 .cmp/eq 4, v0x14d621460_0, L_0x150078010;
    .scope S_0x14d60a910;
T_0 ;
    %wait E_0x14d60e970;
    %load/vec4 v0x14d6215f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x14d621460_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x14d621460_0;
    %cmpi/e 9, 0, 4;
    %jmp/0xz  T_0.2, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x14d621460_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x14d621460_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x14d621460_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x14d6079f0;
T_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14d6218f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14d6216d0_0, 0, 1;
    %load/vec4 v0x14d6218f0_0;
    %inv;
    %store/vec4 v0x14d6218f0_0, 0, 1;
    %vpi_call/w 3 21 "$display", "clk: %b", v0x14d6216d0_0 {0 0 0};
    %vpi_call/w 3 22 "$display", "cnt: %b", v0x14d621770_0 {0 0 0};
    %vpi_call/w 3 23 "$display", "cout: %b", v0x14d621820_0 {0 0 0};
    %load/vec4 v0x14d6218f0_0;
    %inv;
    %store/vec4 v0x14d6218f0_0, 0, 1;
    %delay 1, 0;
    %load/vec4 v0x14d6216d0_0;
    %inv;
    %store/vec4 v0x14d6216d0_0, 0, 1;
    %vpi_call/w 3 29 "$display", "clk: %b", v0x14d6216d0_0 {0 0 0};
    %vpi_call/w 3 30 "$display", "cnt: %b", v0x14d621770_0 {0 0 0};
    %vpi_call/w 3 31 "$display", "cout: %b", v0x14d621820_0 {0 0 0};
    %delay 1, 0;
    %load/vec4 v0x14d6216d0_0;
    %inv;
    %store/vec4 v0x14d6216d0_0, 0, 1;
    %vpi_call/w 3 34 "$display", "clk: %b", v0x14d6216d0_0 {0 0 0};
    %vpi_call/w 3 35 "$display", "cnt: %b", v0x14d621770_0 {0 0 0};
    %vpi_call/w 3 36 "$display", "cout: %b", v0x14d621820_0 {0 0 0};
    %delay 1, 0;
    %load/vec4 v0x14d6216d0_0;
    %inv;
    %store/vec4 v0x14d6216d0_0, 0, 1;
    %vpi_call/w 3 40 "$display", "clk: %b", v0x14d6216d0_0 {0 0 0};
    %vpi_call/w 3 41 "$display", "cnt: %b", v0x14d621770_0 {0 0 0};
    %vpi_call/w 3 42 "$display", "cout: %b", v0x14d621820_0 {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/Users/wr80340/WorkSpace/verilog/counter_10_test.v";
    "/Users/wr80340/WorkSpace/verilog/counter_10.v";
