
balans.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b23c  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004b0  0800b3e0  0800b3e0  0001b3e0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b890  0800b890  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  0800b890  0800b890  0001b890  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b898  0800b898  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b898  0800b898  0001b898  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b89c  0800b89c  0001b89c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  0800b8a0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000348  200001dc  0800ba7c  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000524  0800ba7c  00020524  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001bf62  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003af6  00000000  00000000  0003c16e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001298  00000000  00000000  0003fc68  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001118  00000000  00000000  00040f00  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001b1b8  00000000  00000000  00042018  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001a649  00000000  00000000  0005d1d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009e033  00000000  00000000  00077819  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0011584c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005e34  00000000  00000000  001158a0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001dc 	.word	0x200001dc
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800b3c4 	.word	0x0800b3c4

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001e0 	.word	0x200001e0
 80001dc:	0800b3c4 	.word	0x0800b3c4

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2f>:
 8000bb8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bbc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bc0:	bf24      	itt	cs
 8000bc2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bc6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bca:	d90d      	bls.n	8000be8 <__aeabi_d2f+0x30>
 8000bcc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bd0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bd4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bd8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bdc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000be0:	bf08      	it	eq
 8000be2:	f020 0001 	biceq.w	r0, r0, #1
 8000be6:	4770      	bx	lr
 8000be8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bec:	d121      	bne.n	8000c32 <__aeabi_d2f+0x7a>
 8000bee:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000bf2:	bfbc      	itt	lt
 8000bf4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000bf8:	4770      	bxlt	lr
 8000bfa:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bfe:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c02:	f1c2 0218 	rsb	r2, r2, #24
 8000c06:	f1c2 0c20 	rsb	ip, r2, #32
 8000c0a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c0e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c12:	bf18      	it	ne
 8000c14:	f040 0001 	orrne.w	r0, r0, #1
 8000c18:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c1c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c20:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c24:	ea40 000c 	orr.w	r0, r0, ip
 8000c28:	fa23 f302 	lsr.w	r3, r3, r2
 8000c2c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c30:	e7cc      	b.n	8000bcc <__aeabi_d2f+0x14>
 8000c32:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c36:	d107      	bne.n	8000c48 <__aeabi_d2f+0x90>
 8000c38:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c3c:	bf1e      	ittt	ne
 8000c3e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c42:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c46:	4770      	bxne	lr
 8000c48:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c4c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c50:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c54:	4770      	bx	lr
 8000c56:	bf00      	nop

08000c58 <__aeabi_uldivmod>:
 8000c58:	b953      	cbnz	r3, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5a:	b94a      	cbnz	r2, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5c:	2900      	cmp	r1, #0
 8000c5e:	bf08      	it	eq
 8000c60:	2800      	cmpeq	r0, #0
 8000c62:	bf1c      	itt	ne
 8000c64:	f04f 31ff 	movne.w	r1, #4294967295
 8000c68:	f04f 30ff 	movne.w	r0, #4294967295
 8000c6c:	f000 b96e 	b.w	8000f4c <__aeabi_idiv0>
 8000c70:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c74:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c78:	f000 f806 	bl	8000c88 <__udivmoddi4>
 8000c7c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c80:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c84:	b004      	add	sp, #16
 8000c86:	4770      	bx	lr

08000c88 <__udivmoddi4>:
 8000c88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c8c:	9d08      	ldr	r5, [sp, #32]
 8000c8e:	4604      	mov	r4, r0
 8000c90:	468c      	mov	ip, r1
 8000c92:	2b00      	cmp	r3, #0
 8000c94:	f040 8083 	bne.w	8000d9e <__udivmoddi4+0x116>
 8000c98:	428a      	cmp	r2, r1
 8000c9a:	4617      	mov	r7, r2
 8000c9c:	d947      	bls.n	8000d2e <__udivmoddi4+0xa6>
 8000c9e:	fab2 f282 	clz	r2, r2
 8000ca2:	b142      	cbz	r2, 8000cb6 <__udivmoddi4+0x2e>
 8000ca4:	f1c2 0020 	rsb	r0, r2, #32
 8000ca8:	fa24 f000 	lsr.w	r0, r4, r0
 8000cac:	4091      	lsls	r1, r2
 8000cae:	4097      	lsls	r7, r2
 8000cb0:	ea40 0c01 	orr.w	ip, r0, r1
 8000cb4:	4094      	lsls	r4, r2
 8000cb6:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000cba:	0c23      	lsrs	r3, r4, #16
 8000cbc:	fbbc f6f8 	udiv	r6, ip, r8
 8000cc0:	fa1f fe87 	uxth.w	lr, r7
 8000cc4:	fb08 c116 	mls	r1, r8, r6, ip
 8000cc8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000ccc:	fb06 f10e 	mul.w	r1, r6, lr
 8000cd0:	4299      	cmp	r1, r3
 8000cd2:	d909      	bls.n	8000ce8 <__udivmoddi4+0x60>
 8000cd4:	18fb      	adds	r3, r7, r3
 8000cd6:	f106 30ff 	add.w	r0, r6, #4294967295
 8000cda:	f080 8119 	bcs.w	8000f10 <__udivmoddi4+0x288>
 8000cde:	4299      	cmp	r1, r3
 8000ce0:	f240 8116 	bls.w	8000f10 <__udivmoddi4+0x288>
 8000ce4:	3e02      	subs	r6, #2
 8000ce6:	443b      	add	r3, r7
 8000ce8:	1a5b      	subs	r3, r3, r1
 8000cea:	b2a4      	uxth	r4, r4
 8000cec:	fbb3 f0f8 	udiv	r0, r3, r8
 8000cf0:	fb08 3310 	mls	r3, r8, r0, r3
 8000cf4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000cf8:	fb00 fe0e 	mul.w	lr, r0, lr
 8000cfc:	45a6      	cmp	lr, r4
 8000cfe:	d909      	bls.n	8000d14 <__udivmoddi4+0x8c>
 8000d00:	193c      	adds	r4, r7, r4
 8000d02:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d06:	f080 8105 	bcs.w	8000f14 <__udivmoddi4+0x28c>
 8000d0a:	45a6      	cmp	lr, r4
 8000d0c:	f240 8102 	bls.w	8000f14 <__udivmoddi4+0x28c>
 8000d10:	3802      	subs	r0, #2
 8000d12:	443c      	add	r4, r7
 8000d14:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d18:	eba4 040e 	sub.w	r4, r4, lr
 8000d1c:	2600      	movs	r6, #0
 8000d1e:	b11d      	cbz	r5, 8000d28 <__udivmoddi4+0xa0>
 8000d20:	40d4      	lsrs	r4, r2
 8000d22:	2300      	movs	r3, #0
 8000d24:	e9c5 4300 	strd	r4, r3, [r5]
 8000d28:	4631      	mov	r1, r6
 8000d2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d2e:	b902      	cbnz	r2, 8000d32 <__udivmoddi4+0xaa>
 8000d30:	deff      	udf	#255	; 0xff
 8000d32:	fab2 f282 	clz	r2, r2
 8000d36:	2a00      	cmp	r2, #0
 8000d38:	d150      	bne.n	8000ddc <__udivmoddi4+0x154>
 8000d3a:	1bcb      	subs	r3, r1, r7
 8000d3c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d40:	fa1f f887 	uxth.w	r8, r7
 8000d44:	2601      	movs	r6, #1
 8000d46:	fbb3 fcfe 	udiv	ip, r3, lr
 8000d4a:	0c21      	lsrs	r1, r4, #16
 8000d4c:	fb0e 331c 	mls	r3, lr, ip, r3
 8000d50:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d54:	fb08 f30c 	mul.w	r3, r8, ip
 8000d58:	428b      	cmp	r3, r1
 8000d5a:	d907      	bls.n	8000d6c <__udivmoddi4+0xe4>
 8000d5c:	1879      	adds	r1, r7, r1
 8000d5e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000d62:	d202      	bcs.n	8000d6a <__udivmoddi4+0xe2>
 8000d64:	428b      	cmp	r3, r1
 8000d66:	f200 80e9 	bhi.w	8000f3c <__udivmoddi4+0x2b4>
 8000d6a:	4684      	mov	ip, r0
 8000d6c:	1ac9      	subs	r1, r1, r3
 8000d6e:	b2a3      	uxth	r3, r4
 8000d70:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d74:	fb0e 1110 	mls	r1, lr, r0, r1
 8000d78:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000d7c:	fb08 f800 	mul.w	r8, r8, r0
 8000d80:	45a0      	cmp	r8, r4
 8000d82:	d907      	bls.n	8000d94 <__udivmoddi4+0x10c>
 8000d84:	193c      	adds	r4, r7, r4
 8000d86:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d8a:	d202      	bcs.n	8000d92 <__udivmoddi4+0x10a>
 8000d8c:	45a0      	cmp	r8, r4
 8000d8e:	f200 80d9 	bhi.w	8000f44 <__udivmoddi4+0x2bc>
 8000d92:	4618      	mov	r0, r3
 8000d94:	eba4 0408 	sub.w	r4, r4, r8
 8000d98:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d9c:	e7bf      	b.n	8000d1e <__udivmoddi4+0x96>
 8000d9e:	428b      	cmp	r3, r1
 8000da0:	d909      	bls.n	8000db6 <__udivmoddi4+0x12e>
 8000da2:	2d00      	cmp	r5, #0
 8000da4:	f000 80b1 	beq.w	8000f0a <__udivmoddi4+0x282>
 8000da8:	2600      	movs	r6, #0
 8000daa:	e9c5 0100 	strd	r0, r1, [r5]
 8000dae:	4630      	mov	r0, r6
 8000db0:	4631      	mov	r1, r6
 8000db2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000db6:	fab3 f683 	clz	r6, r3
 8000dba:	2e00      	cmp	r6, #0
 8000dbc:	d14a      	bne.n	8000e54 <__udivmoddi4+0x1cc>
 8000dbe:	428b      	cmp	r3, r1
 8000dc0:	d302      	bcc.n	8000dc8 <__udivmoddi4+0x140>
 8000dc2:	4282      	cmp	r2, r0
 8000dc4:	f200 80b8 	bhi.w	8000f38 <__udivmoddi4+0x2b0>
 8000dc8:	1a84      	subs	r4, r0, r2
 8000dca:	eb61 0103 	sbc.w	r1, r1, r3
 8000dce:	2001      	movs	r0, #1
 8000dd0:	468c      	mov	ip, r1
 8000dd2:	2d00      	cmp	r5, #0
 8000dd4:	d0a8      	beq.n	8000d28 <__udivmoddi4+0xa0>
 8000dd6:	e9c5 4c00 	strd	r4, ip, [r5]
 8000dda:	e7a5      	b.n	8000d28 <__udivmoddi4+0xa0>
 8000ddc:	f1c2 0320 	rsb	r3, r2, #32
 8000de0:	fa20 f603 	lsr.w	r6, r0, r3
 8000de4:	4097      	lsls	r7, r2
 8000de6:	fa01 f002 	lsl.w	r0, r1, r2
 8000dea:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000dee:	40d9      	lsrs	r1, r3
 8000df0:	4330      	orrs	r0, r6
 8000df2:	0c03      	lsrs	r3, r0, #16
 8000df4:	fbb1 f6fe 	udiv	r6, r1, lr
 8000df8:	fa1f f887 	uxth.w	r8, r7
 8000dfc:	fb0e 1116 	mls	r1, lr, r6, r1
 8000e00:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e04:	fb06 f108 	mul.w	r1, r6, r8
 8000e08:	4299      	cmp	r1, r3
 8000e0a:	fa04 f402 	lsl.w	r4, r4, r2
 8000e0e:	d909      	bls.n	8000e24 <__udivmoddi4+0x19c>
 8000e10:	18fb      	adds	r3, r7, r3
 8000e12:	f106 3cff 	add.w	ip, r6, #4294967295
 8000e16:	f080 808d 	bcs.w	8000f34 <__udivmoddi4+0x2ac>
 8000e1a:	4299      	cmp	r1, r3
 8000e1c:	f240 808a 	bls.w	8000f34 <__udivmoddi4+0x2ac>
 8000e20:	3e02      	subs	r6, #2
 8000e22:	443b      	add	r3, r7
 8000e24:	1a5b      	subs	r3, r3, r1
 8000e26:	b281      	uxth	r1, r0
 8000e28:	fbb3 f0fe 	udiv	r0, r3, lr
 8000e2c:	fb0e 3310 	mls	r3, lr, r0, r3
 8000e30:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e34:	fb00 f308 	mul.w	r3, r0, r8
 8000e38:	428b      	cmp	r3, r1
 8000e3a:	d907      	bls.n	8000e4c <__udivmoddi4+0x1c4>
 8000e3c:	1879      	adds	r1, r7, r1
 8000e3e:	f100 3cff 	add.w	ip, r0, #4294967295
 8000e42:	d273      	bcs.n	8000f2c <__udivmoddi4+0x2a4>
 8000e44:	428b      	cmp	r3, r1
 8000e46:	d971      	bls.n	8000f2c <__udivmoddi4+0x2a4>
 8000e48:	3802      	subs	r0, #2
 8000e4a:	4439      	add	r1, r7
 8000e4c:	1acb      	subs	r3, r1, r3
 8000e4e:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000e52:	e778      	b.n	8000d46 <__udivmoddi4+0xbe>
 8000e54:	f1c6 0c20 	rsb	ip, r6, #32
 8000e58:	fa03 f406 	lsl.w	r4, r3, r6
 8000e5c:	fa22 f30c 	lsr.w	r3, r2, ip
 8000e60:	431c      	orrs	r4, r3
 8000e62:	fa20 f70c 	lsr.w	r7, r0, ip
 8000e66:	fa01 f306 	lsl.w	r3, r1, r6
 8000e6a:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000e6e:	fa21 f10c 	lsr.w	r1, r1, ip
 8000e72:	431f      	orrs	r7, r3
 8000e74:	0c3b      	lsrs	r3, r7, #16
 8000e76:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e7a:	fa1f f884 	uxth.w	r8, r4
 8000e7e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e82:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000e86:	fb09 fa08 	mul.w	sl, r9, r8
 8000e8a:	458a      	cmp	sl, r1
 8000e8c:	fa02 f206 	lsl.w	r2, r2, r6
 8000e90:	fa00 f306 	lsl.w	r3, r0, r6
 8000e94:	d908      	bls.n	8000ea8 <__udivmoddi4+0x220>
 8000e96:	1861      	adds	r1, r4, r1
 8000e98:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e9c:	d248      	bcs.n	8000f30 <__udivmoddi4+0x2a8>
 8000e9e:	458a      	cmp	sl, r1
 8000ea0:	d946      	bls.n	8000f30 <__udivmoddi4+0x2a8>
 8000ea2:	f1a9 0902 	sub.w	r9, r9, #2
 8000ea6:	4421      	add	r1, r4
 8000ea8:	eba1 010a 	sub.w	r1, r1, sl
 8000eac:	b2bf      	uxth	r7, r7
 8000eae:	fbb1 f0fe 	udiv	r0, r1, lr
 8000eb2:	fb0e 1110 	mls	r1, lr, r0, r1
 8000eb6:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000eba:	fb00 f808 	mul.w	r8, r0, r8
 8000ebe:	45b8      	cmp	r8, r7
 8000ec0:	d907      	bls.n	8000ed2 <__udivmoddi4+0x24a>
 8000ec2:	19e7      	adds	r7, r4, r7
 8000ec4:	f100 31ff 	add.w	r1, r0, #4294967295
 8000ec8:	d22e      	bcs.n	8000f28 <__udivmoddi4+0x2a0>
 8000eca:	45b8      	cmp	r8, r7
 8000ecc:	d92c      	bls.n	8000f28 <__udivmoddi4+0x2a0>
 8000ece:	3802      	subs	r0, #2
 8000ed0:	4427      	add	r7, r4
 8000ed2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000ed6:	eba7 0708 	sub.w	r7, r7, r8
 8000eda:	fba0 8902 	umull	r8, r9, r0, r2
 8000ede:	454f      	cmp	r7, r9
 8000ee0:	46c6      	mov	lr, r8
 8000ee2:	4649      	mov	r1, r9
 8000ee4:	d31a      	bcc.n	8000f1c <__udivmoddi4+0x294>
 8000ee6:	d017      	beq.n	8000f18 <__udivmoddi4+0x290>
 8000ee8:	b15d      	cbz	r5, 8000f02 <__udivmoddi4+0x27a>
 8000eea:	ebb3 020e 	subs.w	r2, r3, lr
 8000eee:	eb67 0701 	sbc.w	r7, r7, r1
 8000ef2:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000ef6:	40f2      	lsrs	r2, r6
 8000ef8:	ea4c 0202 	orr.w	r2, ip, r2
 8000efc:	40f7      	lsrs	r7, r6
 8000efe:	e9c5 2700 	strd	r2, r7, [r5]
 8000f02:	2600      	movs	r6, #0
 8000f04:	4631      	mov	r1, r6
 8000f06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f0a:	462e      	mov	r6, r5
 8000f0c:	4628      	mov	r0, r5
 8000f0e:	e70b      	b.n	8000d28 <__udivmoddi4+0xa0>
 8000f10:	4606      	mov	r6, r0
 8000f12:	e6e9      	b.n	8000ce8 <__udivmoddi4+0x60>
 8000f14:	4618      	mov	r0, r3
 8000f16:	e6fd      	b.n	8000d14 <__udivmoddi4+0x8c>
 8000f18:	4543      	cmp	r3, r8
 8000f1a:	d2e5      	bcs.n	8000ee8 <__udivmoddi4+0x260>
 8000f1c:	ebb8 0e02 	subs.w	lr, r8, r2
 8000f20:	eb69 0104 	sbc.w	r1, r9, r4
 8000f24:	3801      	subs	r0, #1
 8000f26:	e7df      	b.n	8000ee8 <__udivmoddi4+0x260>
 8000f28:	4608      	mov	r0, r1
 8000f2a:	e7d2      	b.n	8000ed2 <__udivmoddi4+0x24a>
 8000f2c:	4660      	mov	r0, ip
 8000f2e:	e78d      	b.n	8000e4c <__udivmoddi4+0x1c4>
 8000f30:	4681      	mov	r9, r0
 8000f32:	e7b9      	b.n	8000ea8 <__udivmoddi4+0x220>
 8000f34:	4666      	mov	r6, ip
 8000f36:	e775      	b.n	8000e24 <__udivmoddi4+0x19c>
 8000f38:	4630      	mov	r0, r6
 8000f3a:	e74a      	b.n	8000dd2 <__udivmoddi4+0x14a>
 8000f3c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f40:	4439      	add	r1, r7
 8000f42:	e713      	b.n	8000d6c <__udivmoddi4+0xe4>
 8000f44:	3802      	subs	r0, #2
 8000f46:	443c      	add	r4, r7
 8000f48:	e724      	b.n	8000d94 <__udivmoddi4+0x10c>
 8000f4a:	bf00      	nop

08000f4c <__aeabi_idiv0>:
 8000f4c:	4770      	bx	lr
 8000f4e:	bf00      	nop

08000f50 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000f50:	b580      	push	{r7, lr}
 8000f52:	b084      	sub	sp, #16
 8000f54:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000f56:	463b      	mov	r3, r7
 8000f58:	2200      	movs	r2, #0
 8000f5a:	601a      	str	r2, [r3, #0]
 8000f5c:	605a      	str	r2, [r3, #4]
 8000f5e:	609a      	str	r2, [r3, #8]
 8000f60:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000f62:	4b21      	ldr	r3, [pc, #132]	; (8000fe8 <MX_ADC1_Init+0x98>)
 8000f64:	4a21      	ldr	r2, [pc, #132]	; (8000fec <MX_ADC1_Init+0x9c>)
 8000f66:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8000f68:	4b1f      	ldr	r3, [pc, #124]	; (8000fe8 <MX_ADC1_Init+0x98>)
 8000f6a:	2200      	movs	r2, #0
 8000f6c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_10B;
 8000f6e:	4b1e      	ldr	r3, [pc, #120]	; (8000fe8 <MX_ADC1_Init+0x98>)
 8000f70:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8000f74:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8000f76:	4b1c      	ldr	r3, [pc, #112]	; (8000fe8 <MX_ADC1_Init+0x98>)
 8000f78:	2200      	movs	r2, #0
 8000f7a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000f7c:	4b1a      	ldr	r3, [pc, #104]	; (8000fe8 <MX_ADC1_Init+0x98>)
 8000f7e:	2200      	movs	r2, #0
 8000f80:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000f82:	4b19      	ldr	r3, [pc, #100]	; (8000fe8 <MX_ADC1_Init+0x98>)
 8000f84:	2200      	movs	r2, #0
 8000f86:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000f8a:	4b17      	ldr	r3, [pc, #92]	; (8000fe8 <MX_ADC1_Init+0x98>)
 8000f8c:	2200      	movs	r2, #0
 8000f8e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000f90:	4b15      	ldr	r3, [pc, #84]	; (8000fe8 <MX_ADC1_Init+0x98>)
 8000f92:	4a17      	ldr	r2, [pc, #92]	; (8000ff0 <MX_ADC1_Init+0xa0>)
 8000f94:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000f96:	4b14      	ldr	r3, [pc, #80]	; (8000fe8 <MX_ADC1_Init+0x98>)
 8000f98:	2200      	movs	r2, #0
 8000f9a:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000f9c:	4b12      	ldr	r3, [pc, #72]	; (8000fe8 <MX_ADC1_Init+0x98>)
 8000f9e:	2201      	movs	r2, #1
 8000fa0:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000fa2:	4b11      	ldr	r3, [pc, #68]	; (8000fe8 <MX_ADC1_Init+0x98>)
 8000fa4:	2200      	movs	r2, #0
 8000fa6:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000faa:	4b0f      	ldr	r3, [pc, #60]	; (8000fe8 <MX_ADC1_Init+0x98>)
 8000fac:	2201      	movs	r2, #1
 8000fae:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000fb0:	480d      	ldr	r0, [pc, #52]	; (8000fe8 <MX_ADC1_Init+0x98>)
 8000fb2:	f002 fa55 	bl	8003460 <HAL_ADC_Init>
 8000fb6:	4603      	mov	r3, r0
 8000fb8:	2b00      	cmp	r3, #0
 8000fba:	d001      	beq.n	8000fc0 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8000fbc:	f000 ff8c 	bl	8001ed8 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8000fc0:	2305      	movs	r3, #5
 8000fc2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000fc4:	2301      	movs	r3, #1
 8000fc6:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000fc8:	2300      	movs	r3, #0
 8000fca:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000fcc:	463b      	mov	r3, r7
 8000fce:	4619      	mov	r1, r3
 8000fd0:	4805      	ldr	r0, [pc, #20]	; (8000fe8 <MX_ADC1_Init+0x98>)
 8000fd2:	f002 fbd5 	bl	8003780 <HAL_ADC_ConfigChannel>
 8000fd6:	4603      	mov	r3, r0
 8000fd8:	2b00      	cmp	r3, #0
 8000fda:	d001      	beq.n	8000fe0 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8000fdc:	f000 ff7c 	bl	8001ed8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000fe0:	bf00      	nop
 8000fe2:	3710      	adds	r7, #16
 8000fe4:	46bd      	mov	sp, r7
 8000fe6:	bd80      	pop	{r7, pc}
 8000fe8:	2000026c 	.word	0x2000026c
 8000fec:	40012000 	.word	0x40012000
 8000ff0:	0f000001 	.word	0x0f000001

08000ff4 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000ff4:	b580      	push	{r7, lr}
 8000ff6:	b08a      	sub	sp, #40	; 0x28
 8000ff8:	af00      	add	r7, sp, #0
 8000ffa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ffc:	f107 0314 	add.w	r3, r7, #20
 8001000:	2200      	movs	r2, #0
 8001002:	601a      	str	r2, [r3, #0]
 8001004:	605a      	str	r2, [r3, #4]
 8001006:	609a      	str	r2, [r3, #8]
 8001008:	60da      	str	r2, [r3, #12]
 800100a:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	681b      	ldr	r3, [r3, #0]
 8001010:	4a17      	ldr	r2, [pc, #92]	; (8001070 <HAL_ADC_MspInit+0x7c>)
 8001012:	4293      	cmp	r3, r2
 8001014:	d127      	bne.n	8001066 <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001016:	2300      	movs	r3, #0
 8001018:	613b      	str	r3, [r7, #16]
 800101a:	4b16      	ldr	r3, [pc, #88]	; (8001074 <HAL_ADC_MspInit+0x80>)
 800101c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800101e:	4a15      	ldr	r2, [pc, #84]	; (8001074 <HAL_ADC_MspInit+0x80>)
 8001020:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001024:	6453      	str	r3, [r2, #68]	; 0x44
 8001026:	4b13      	ldr	r3, [pc, #76]	; (8001074 <HAL_ADC_MspInit+0x80>)
 8001028:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800102a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800102e:	613b      	str	r3, [r7, #16]
 8001030:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001032:	2300      	movs	r3, #0
 8001034:	60fb      	str	r3, [r7, #12]
 8001036:	4b0f      	ldr	r3, [pc, #60]	; (8001074 <HAL_ADC_MspInit+0x80>)
 8001038:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800103a:	4a0e      	ldr	r2, [pc, #56]	; (8001074 <HAL_ADC_MspInit+0x80>)
 800103c:	f043 0301 	orr.w	r3, r3, #1
 8001040:	6313      	str	r3, [r2, #48]	; 0x30
 8001042:	4b0c      	ldr	r3, [pc, #48]	; (8001074 <HAL_ADC_MspInit+0x80>)
 8001044:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001046:	f003 0301 	and.w	r3, r3, #1
 800104a:	60fb      	str	r3, [r7, #12]
 800104c:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA5     ------> ADC1_IN5
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 800104e:	2320      	movs	r3, #32
 8001050:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001052:	2303      	movs	r3, #3
 8001054:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001056:	2300      	movs	r3, #0
 8001058:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800105a:	f107 0314 	add.w	r3, r7, #20
 800105e:	4619      	mov	r1, r3
 8001060:	4805      	ldr	r0, [pc, #20]	; (8001078 <HAL_ADC_MspInit+0x84>)
 8001062:	f003 fabf 	bl	80045e4 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8001066:	bf00      	nop
 8001068:	3728      	adds	r7, #40	; 0x28
 800106a:	46bd      	mov	sp, r7
 800106c:	bd80      	pop	{r7, pc}
 800106e:	bf00      	nop
 8001070:	40012000 	.word	0x40012000
 8001074:	40023800 	.word	0x40023800
 8001078:	40020000 	.word	0x40020000

0800107c <LL_SYSTICK_IsActiveCounterFlag>:
 *      Author: Damian
 */

#include "additives.h"
//wymagane dla działania getCurrentMicros()
static inline uint32_t LL_SYSTICK_IsActiveCounterFlag(void) {
 800107c:	b480      	push	{r7}
 800107e:	af00      	add	r7, sp, #0
	return ((SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)
 8001080:	4b07      	ldr	r3, [pc, #28]	; (80010a0 <LL_SYSTICK_IsActiveCounterFlag+0x24>)
 8001082:	681b      	ldr	r3, [r3, #0]
 8001084:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
			== (SysTick_CTRL_COUNTFLAG_Msk));
 8001088:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800108c:	bf0c      	ite	eq
 800108e:	2301      	moveq	r3, #1
 8001090:	2300      	movne	r3, #0
 8001092:	b2db      	uxtb	r3, r3
}
 8001094:	4618      	mov	r0, r3
 8001096:	46bd      	mov	sp, r7
 8001098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800109c:	4770      	bx	lr
 800109e:	bf00      	nop
 80010a0:	e000e010 	.word	0xe000e010

080010a4 <getCurrentMicros>:
//funkcja zwracająca liczbę mikrosekund od uruchomiena, pochodzi bodajże z PlatformIO (HAL domyślnie nie posiada odpowiednika)
uint32_t getCurrentMicros(void) {
 80010a4:	b580      	push	{r7, lr}
 80010a6:	b084      	sub	sp, #16
 80010a8:	af00      	add	r7, sp, #0
	/* Ensure COUNTFLAG is reset by reading SysTick control and status register */
	LL_SYSTICK_IsActiveCounterFlag();
 80010aa:	f7ff ffe7 	bl	800107c <LL_SYSTICK_IsActiveCounterFlag>
	uint32_t m = HAL_GetTick();
 80010ae:	f002 f9a7 	bl	8003400 <HAL_GetTick>
 80010b2:	60f8      	str	r0, [r7, #12]
	const uint32_t tms = SysTick->LOAD + 1;
 80010b4:	4b13      	ldr	r3, [pc, #76]	; (8001104 <getCurrentMicros+0x60>)
 80010b6:	685b      	ldr	r3, [r3, #4]
 80010b8:	3301      	adds	r3, #1
 80010ba:	60bb      	str	r3, [r7, #8]
	__IO uint32_t u = tms - SysTick->VAL;
 80010bc:	4b11      	ldr	r3, [pc, #68]	; (8001104 <getCurrentMicros+0x60>)
 80010be:	689b      	ldr	r3, [r3, #8]
 80010c0:	68ba      	ldr	r2, [r7, #8]
 80010c2:	1ad3      	subs	r3, r2, r3
 80010c4:	607b      	str	r3, [r7, #4]
	if (LL_SYSTICK_IsActiveCounterFlag()) {
 80010c6:	f7ff ffd9 	bl	800107c <LL_SYSTICK_IsActiveCounterFlag>
 80010ca:	4603      	mov	r3, r0
 80010cc:	2b00      	cmp	r3, #0
 80010ce:	d007      	beq.n	80010e0 <getCurrentMicros+0x3c>
		m = HAL_GetTick();
 80010d0:	f002 f996 	bl	8003400 <HAL_GetTick>
 80010d4:	60f8      	str	r0, [r7, #12]
		u = tms - SysTick->VAL;
 80010d6:	4b0b      	ldr	r3, [pc, #44]	; (8001104 <getCurrentMicros+0x60>)
 80010d8:	689b      	ldr	r3, [r3, #8]
 80010da:	68ba      	ldr	r2, [r7, #8]
 80010dc:	1ad3      	subs	r3, r2, r3
 80010de:	607b      	str	r3, [r7, #4]
	}
	return (m * 1000 + (u * 1000) / tms);
 80010e0:	68fb      	ldr	r3, [r7, #12]
 80010e2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80010e6:	fb02 f203 	mul.w	r2, r2, r3
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80010f0:	fb01 f103 	mul.w	r1, r1, r3
 80010f4:	68bb      	ldr	r3, [r7, #8]
 80010f6:	fbb1 f3f3 	udiv	r3, r1, r3
 80010fa:	4413      	add	r3, r2
}
 80010fc:	4618      	mov	r0, r3
 80010fe:	3710      	adds	r7, #16
 8001100:	46bd      	mov	sp, r7
 8001102:	bd80      	pop	{r7, pc}
 8001104:	e000e010 	.word	0xe000e010

08001108 <map>:
//funkcje mapowania wartości
int32_t map(int32_t x, int32_t in_min, int32_t in_max, int32_t out_min,
		int32_t out_max) {
 8001108:	b480      	push	{r7}
 800110a:	b085      	sub	sp, #20
 800110c:	af00      	add	r7, sp, #0
 800110e:	60f8      	str	r0, [r7, #12]
 8001110:	60b9      	str	r1, [r7, #8]
 8001112:	607a      	str	r2, [r7, #4]
 8001114:	603b      	str	r3, [r7, #0]
	return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 8001116:	68fa      	ldr	r2, [r7, #12]
 8001118:	68bb      	ldr	r3, [r7, #8]
 800111a:	1ad3      	subs	r3, r2, r3
 800111c:	69b9      	ldr	r1, [r7, #24]
 800111e:	683a      	ldr	r2, [r7, #0]
 8001120:	1a8a      	subs	r2, r1, r2
 8001122:	fb02 f203 	mul.w	r2, r2, r3
 8001126:	6879      	ldr	r1, [r7, #4]
 8001128:	68bb      	ldr	r3, [r7, #8]
 800112a:	1acb      	subs	r3, r1, r3
 800112c:	fb92 f2f3 	sdiv	r2, r2, r3
 8001130:	683b      	ldr	r3, [r7, #0]
 8001132:	4413      	add	r3, r2
}
 8001134:	4618      	mov	r0, r3
 8001136:	3714      	adds	r7, #20
 8001138:	46bd      	mov	sp, r7
 800113a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800113e:	4770      	bx	lr

08001140 <mapfloat>:

float mapfloat(float x, float in_min, float in_max, float out_min,
		float out_max) {
 8001140:	b480      	push	{r7}
 8001142:	b087      	sub	sp, #28
 8001144:	af00      	add	r7, sp, #0
 8001146:	ed87 0a05 	vstr	s0, [r7, #20]
 800114a:	edc7 0a04 	vstr	s1, [r7, #16]
 800114e:	ed87 1a03 	vstr	s2, [r7, #12]
 8001152:	edc7 1a02 	vstr	s3, [r7, #8]
 8001156:	ed87 2a01 	vstr	s4, [r7, #4]
	return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 800115a:	ed97 7a05 	vldr	s14, [r7, #20]
 800115e:	edd7 7a04 	vldr	s15, [r7, #16]
 8001162:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001166:	edd7 6a01 	vldr	s13, [r7, #4]
 800116a:	edd7 7a02 	vldr	s15, [r7, #8]
 800116e:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8001172:	ee67 6a27 	vmul.f32	s13, s14, s15
 8001176:	ed97 7a03 	vldr	s14, [r7, #12]
 800117a:	edd7 7a04 	vldr	s15, [r7, #16]
 800117e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001182:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001186:	edd7 7a02 	vldr	s15, [r7, #8]
 800118a:	ee77 7a27 	vadd.f32	s15, s14, s15
}
 800118e:	eeb0 0a67 	vmov.f32	s0, s15
 8001192:	371c      	adds	r7, #28
 8001194:	46bd      	mov	sp, r7
 8001196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800119a:	4770      	bx	lr

0800119c <potentiometer_value>:

//funkcja przetwarzająca wartość z potencjometru na kąt dla regulatora PID
float potentiometer_value(void) {
 800119c:	b580      	push	{r7, lr}
 800119e:	b082      	sub	sp, #8
 80011a0:	af00      	add	r7, sp, #0
	float x = 0.0;
 80011a2:	f04f 0300 	mov.w	r3, #0
 80011a6:	607b      	str	r3, [r7, #4]
	for (int i = 0; i < 10; i++) {
 80011a8:	2300      	movs	r3, #0
 80011aa:	603b      	str	r3, [r7, #0]
 80011ac:	e024      	b.n	80011f8 <potentiometer_value+0x5c>
		HAL_ADC_Start(&hadc1);
 80011ae:	481c      	ldr	r0, [pc, #112]	; (8001220 <potentiometer_value+0x84>)
 80011b0:	f002 f99a 	bl	80034e8 <HAL_ADC_Start>
		HAL_ADC_PollForConversion(&hadc1, 100);
 80011b4:	2164      	movs	r1, #100	; 0x64
 80011b6:	481a      	ldr	r0, [pc, #104]	; (8001220 <potentiometer_value+0x84>)
 80011b8:	f002 fa4a 	bl	8003650 <HAL_ADC_PollForConversion>
		x += mapfloat(HAL_ADC_GetValue(&hadc1), 0, 1023, -5, 5);
 80011bc:	4818      	ldr	r0, [pc, #96]	; (8001220 <potentiometer_value+0x84>)
 80011be:	f002 fad2 	bl	8003766 <HAL_ADC_GetValue>
 80011c2:	ee07 0a90 	vmov	s15, r0
 80011c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80011ca:	eeb1 2a04 	vmov.f32	s4, #20	; 0x40a00000  5.0
 80011ce:	eef9 1a04 	vmov.f32	s3, #148	; 0xc0a00000 -5.0
 80011d2:	ed9f 1a14 	vldr	s2, [pc, #80]	; 8001224 <potentiometer_value+0x88>
 80011d6:	eddf 0a14 	vldr	s1, [pc, #80]	; 8001228 <potentiometer_value+0x8c>
 80011da:	eeb0 0a67 	vmov.f32	s0, s15
 80011de:	f7ff ffaf 	bl	8001140 <mapfloat>
 80011e2:	eeb0 7a40 	vmov.f32	s14, s0
 80011e6:	edd7 7a01 	vldr	s15, [r7, #4]
 80011ea:	ee77 7a87 	vadd.f32	s15, s15, s14
 80011ee:	edc7 7a01 	vstr	s15, [r7, #4]
	for (int i = 0; i < 10; i++) {
 80011f2:	683b      	ldr	r3, [r7, #0]
 80011f4:	3301      	adds	r3, #1
 80011f6:	603b      	str	r3, [r7, #0]
 80011f8:	683b      	ldr	r3, [r7, #0]
 80011fa:	2b09      	cmp	r3, #9
 80011fc:	ddd7      	ble.n	80011ae <potentiometer_value+0x12>
	}
	x /= 10;
 80011fe:	ed97 7a01 	vldr	s14, [r7, #4]
 8001202:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 8001206:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800120a:	edc7 7a01 	vstr	s15, [r7, #4]
	return x;
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	ee07 3a90 	vmov	s15, r3
}
 8001214:	eeb0 0a67 	vmov.f32	s0, s15
 8001218:	3708      	adds	r7, #8
 800121a:	46bd      	mov	sp, r7
 800121c:	bd80      	pop	{r7, pc}
 800121e:	bf00      	nop
 8001220:	2000026c 	.word	0x2000026c
 8001224:	447fc000 	.word	0x447fc000
 8001228:	00000000 	.word	0x00000000

0800122c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 800122c:	b580      	push	{r7, lr}
 800122e:	b082      	sub	sp, #8
 8001230:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001232:	2300      	movs	r3, #0
 8001234:	607b      	str	r3, [r7, #4]
 8001236:	4b0c      	ldr	r3, [pc, #48]	; (8001268 <MX_DMA_Init+0x3c>)
 8001238:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800123a:	4a0b      	ldr	r2, [pc, #44]	; (8001268 <MX_DMA_Init+0x3c>)
 800123c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001240:	6313      	str	r3, [r2, #48]	; 0x30
 8001242:	4b09      	ldr	r3, [pc, #36]	; (8001268 <MX_DMA_Init+0x3c>)
 8001244:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001246:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800124a:	607b      	str	r3, [r7, #4]
 800124c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 800124e:	2200      	movs	r2, #0
 8001250:	2100      	movs	r1, #0
 8001252:	203a      	movs	r0, #58	; 0x3a
 8001254:	f002 fd8d 	bl	8003d72 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8001258:	203a      	movs	r0, #58	; 0x3a
 800125a:	f002 fda6 	bl	8003daa <HAL_NVIC_EnableIRQ>

}
 800125e:	bf00      	nop
 8001260:	3708      	adds	r7, #8
 8001262:	46bd      	mov	sp, r7
 8001264:	bd80      	pop	{r7, pc}
 8001266:	bf00      	nop
 8001268:	40023800 	.word	0x40023800

0800126c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800126c:	b580      	push	{r7, lr}
 800126e:	b08a      	sub	sp, #40	; 0x28
 8001270:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001272:	f107 0314 	add.w	r3, r7, #20
 8001276:	2200      	movs	r2, #0
 8001278:	601a      	str	r2, [r3, #0]
 800127a:	605a      	str	r2, [r3, #4]
 800127c:	609a      	str	r2, [r3, #8]
 800127e:	60da      	str	r2, [r3, #12]
 8001280:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001282:	2300      	movs	r3, #0
 8001284:	613b      	str	r3, [r7, #16]
 8001286:	4b2e      	ldr	r3, [pc, #184]	; (8001340 <MX_GPIO_Init+0xd4>)
 8001288:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800128a:	4a2d      	ldr	r2, [pc, #180]	; (8001340 <MX_GPIO_Init+0xd4>)
 800128c:	f043 0304 	orr.w	r3, r3, #4
 8001290:	6313      	str	r3, [r2, #48]	; 0x30
 8001292:	4b2b      	ldr	r3, [pc, #172]	; (8001340 <MX_GPIO_Init+0xd4>)
 8001294:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001296:	f003 0304 	and.w	r3, r3, #4
 800129a:	613b      	str	r3, [r7, #16]
 800129c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800129e:	2300      	movs	r3, #0
 80012a0:	60fb      	str	r3, [r7, #12]
 80012a2:	4b27      	ldr	r3, [pc, #156]	; (8001340 <MX_GPIO_Init+0xd4>)
 80012a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012a6:	4a26      	ldr	r2, [pc, #152]	; (8001340 <MX_GPIO_Init+0xd4>)
 80012a8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80012ac:	6313      	str	r3, [r2, #48]	; 0x30
 80012ae:	4b24      	ldr	r3, [pc, #144]	; (8001340 <MX_GPIO_Init+0xd4>)
 80012b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012b2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80012b6:	60fb      	str	r3, [r7, #12]
 80012b8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80012ba:	2300      	movs	r3, #0
 80012bc:	60bb      	str	r3, [r7, #8]
 80012be:	4b20      	ldr	r3, [pc, #128]	; (8001340 <MX_GPIO_Init+0xd4>)
 80012c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012c2:	4a1f      	ldr	r2, [pc, #124]	; (8001340 <MX_GPIO_Init+0xd4>)
 80012c4:	f043 0301 	orr.w	r3, r3, #1
 80012c8:	6313      	str	r3, [r2, #48]	; 0x30
 80012ca:	4b1d      	ldr	r3, [pc, #116]	; (8001340 <MX_GPIO_Init+0xd4>)
 80012cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012ce:	f003 0301 	and.w	r3, r3, #1
 80012d2:	60bb      	str	r3, [r7, #8]
 80012d4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80012d6:	2300      	movs	r3, #0
 80012d8:	607b      	str	r3, [r7, #4]
 80012da:	4b19      	ldr	r3, [pc, #100]	; (8001340 <MX_GPIO_Init+0xd4>)
 80012dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012de:	4a18      	ldr	r2, [pc, #96]	; (8001340 <MX_GPIO_Init+0xd4>)
 80012e0:	f043 0302 	orr.w	r3, r3, #2
 80012e4:	6313      	str	r3, [r2, #48]	; 0x30
 80012e6:	4b16      	ldr	r3, [pc, #88]	; (8001340 <MX_GPIO_Init+0xd4>)
 80012e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012ea:	f003 0302 	and.w	r3, r3, #2
 80012ee:	607b      	str	r3, [r7, #4]
 80012f0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 80012f2:	2200      	movs	r2, #0
 80012f4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80012f8:	4812      	ldr	r0, [pc, #72]	; (8001344 <MX_GPIO_Init+0xd8>)
 80012fa:	f003 fb0f 	bl	800491c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED_Pin;
 80012fe:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001302:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001304:	2301      	movs	r3, #1
 8001306:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001308:	2300      	movs	r3, #0
 800130a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800130c:	2300      	movs	r3, #0
 800130e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8001310:	f107 0314 	add.w	r3, r7, #20
 8001314:	4619      	mov	r1, r3
 8001316:	480b      	ldr	r0, [pc, #44]	; (8001344 <MX_GPIO_Init+0xd8>)
 8001318:	f003 f964 	bl	80045e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LEG_Pin;
 800131c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001320:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001322:	2300      	movs	r3, #0
 8001324:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001326:	2301      	movs	r3, #1
 8001328:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LEG_GPIO_Port, &GPIO_InitStruct);
 800132a:	f107 0314 	add.w	r3, r7, #20
 800132e:	4619      	mov	r1, r3
 8001330:	4805      	ldr	r0, [pc, #20]	; (8001348 <MX_GPIO_Init+0xdc>)
 8001332:	f003 f957 	bl	80045e4 <HAL_GPIO_Init>

}
 8001336:	bf00      	nop
 8001338:	3728      	adds	r7, #40	; 0x28
 800133a:	46bd      	mov	sp, r7
 800133c:	bd80      	pop	{r7, pc}
 800133e:	bf00      	nop
 8001340:	40023800 	.word	0x40023800
 8001344:	40020800 	.word	0x40020800
 8001348:	40020400 	.word	0x40020400

0800134c <Send>:
} SerialFeedback;
SerialFeedback Feedback;
SerialFeedback NewFeedback;

// ########################## SEND ##########################
void Send(int16_t uSteer, int16_t uSpeed) {
 800134c:	b580      	push	{r7, lr}
 800134e:	b082      	sub	sp, #8
 8001350:	af00      	add	r7, sp, #0
 8001352:	4603      	mov	r3, r0
 8001354:	460a      	mov	r2, r1
 8001356:	80fb      	strh	r3, [r7, #6]
 8001358:	4613      	mov	r3, r2
 800135a:	80bb      	strh	r3, [r7, #4]
	// Create command
	Command.start = (uint16_t) START_FRAME;
 800135c:	4b11      	ldr	r3, [pc, #68]	; (80013a4 <Send+0x58>)
 800135e:	f64a 32cd 	movw	r2, #43981	; 0xabcd
 8001362:	801a      	strh	r2, [r3, #0]
	Command.steer = (int16_t) uSteer;
 8001364:	4a0f      	ldr	r2, [pc, #60]	; (80013a4 <Send+0x58>)
 8001366:	88fb      	ldrh	r3, [r7, #6]
 8001368:	8053      	strh	r3, [r2, #2]
	Command.speed = (int16_t) uSpeed;
 800136a:	4a0e      	ldr	r2, [pc, #56]	; (80013a4 <Send+0x58>)
 800136c:	88bb      	ldrh	r3, [r7, #4]
 800136e:	8093      	strh	r3, [r2, #4]
	Command.checksum =
			(uint16_t) (Command.start ^ Command.steer ^ Command.speed);
 8001370:	4b0c      	ldr	r3, [pc, #48]	; (80013a4 <Send+0x58>)
 8001372:	881b      	ldrh	r3, [r3, #0]
 8001374:	b21a      	sxth	r2, r3
 8001376:	4b0b      	ldr	r3, [pc, #44]	; (80013a4 <Send+0x58>)
 8001378:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800137c:	4053      	eors	r3, r2
 800137e:	b21a      	sxth	r2, r3
 8001380:	4b08      	ldr	r3, [pc, #32]	; (80013a4 <Send+0x58>)
 8001382:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001386:	4053      	eors	r3, r2
 8001388:	b21b      	sxth	r3, r3
 800138a:	b29a      	uxth	r2, r3
	Command.checksum =
 800138c:	4b05      	ldr	r3, [pc, #20]	; (80013a4 <Send+0x58>)
 800138e:	80da      	strh	r2, [r3, #6]

	// Write to Serial
	//HoverSerial.write((uint8_t *) &Command, sizeof(Command));
	HAL_UART_Transmit(commUART, (uint8_t*) &Command, sizeof(Command), 100);
 8001390:	2364      	movs	r3, #100	; 0x64
 8001392:	2208      	movs	r2, #8
 8001394:	4903      	ldr	r1, [pc, #12]	; (80013a4 <Send+0x58>)
 8001396:	4804      	ldr	r0, [pc, #16]	; (80013a8 <Send+0x5c>)
 8001398:	f005 fd65 	bl	8006e66 <HAL_UART_Transmit>
}
 800139c:	bf00      	nop
 800139e:	3708      	adds	r7, #8
 80013a0:	46bd      	mov	sp, r7
 80013a2:	bd80      	pop	{r7, pc}
 80013a4:	200002e4 	.word	0x200002e4
 80013a8:	200004cc 	.word	0x200004cc

080013ac <Receive>:

// ########################## RECEIVE ##########################
void Receive(uint8_t *byte) {
 80013ac:	b5b0      	push	{r4, r5, r7, lr}
 80013ae:	b08a      	sub	sp, #40	; 0x28
 80013b0:	af00      	add	r7, sp, #0
 80013b2:	6078      	str	r0, [r7, #4]
	char buffer[30];

	if (data_available) {
 80013b4:	4bad      	ldr	r3, [pc, #692]	; (800166c <Receive+0x2c0>)
 80013b6:	781b      	ldrb	r3, [r3, #0]
 80013b8:	2b00      	cmp	r3, #0
 80013ba:	d01b      	beq.n	80013f4 <Receive+0x48>
		incomingByte = *byte;             // Read the incoming byte
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	781a      	ldrb	r2, [r3, #0]
 80013c0:	4bab      	ldr	r3, [pc, #684]	; (8001670 <Receive+0x2c4>)
 80013c2:	701a      	strb	r2, [r3, #0]
		bufStartFrame = ((uint16_t) (incomingByte) << 8) | incomingBytePrev; // Construct the start frame
 80013c4:	4baa      	ldr	r3, [pc, #680]	; (8001670 <Receive+0x2c4>)
 80013c6:	781b      	ldrb	r3, [r3, #0]
 80013c8:	021b      	lsls	r3, r3, #8
 80013ca:	b21a      	sxth	r2, r3
 80013cc:	4ba9      	ldr	r3, [pc, #676]	; (8001674 <Receive+0x2c8>)
 80013ce:	781b      	ldrb	r3, [r3, #0]
 80013d0:	b21b      	sxth	r3, r3
 80013d2:	4313      	orrs	r3, r2
 80013d4:	b21b      	sxth	r3, r3
 80013d6:	b29a      	uxth	r2, r3
 80013d8:	4ba7      	ldr	r3, [pc, #668]	; (8001678 <Receive+0x2cc>)
 80013da:	801a      	strh	r2, [r3, #0]
		incomingBytePrev = incomingByte;
 80013dc:	4ba4      	ldr	r3, [pc, #656]	; (8001670 <Receive+0x2c4>)
 80013de:	781a      	ldrb	r2, [r3, #0]
 80013e0:	4ba4      	ldr	r3, [pc, #656]	; (8001674 <Receive+0x2c8>)
 80013e2:	701a      	strb	r2, [r3, #0]
		data_available = 0;
 80013e4:	4ba1      	ldr	r3, [pc, #644]	; (800166c <Receive+0x2c0>)
 80013e6:	2200      	movs	r2, #0
 80013e8:	701a      	strb	r2, [r3, #0]
		HAL_UART_Receive_IT(commUART, byte, sizeof(*byte)); //ponowne oczekiwanie na przerwanie
 80013ea:	2201      	movs	r2, #1
 80013ec:	6879      	ldr	r1, [r7, #4]
 80013ee:	48a3      	ldr	r0, [pc, #652]	; (800167c <Receive+0x2d0>)
 80013f0:	f005 fdcb 	bl	8006f8a <HAL_UART_Receive_IT>
	HAL_UART_Transmit(debugUART, (uint8_t*) &bufStartFrame, sizeof(bufStartFrame),100);
        return;
    #endif

	// Copy received data
	if (bufStartFrame == START_FRAME) {	   // Initialize if new data is detected
 80013f4:	4ba0      	ldr	r3, [pc, #640]	; (8001678 <Receive+0x2cc>)
 80013f6:	881b      	ldrh	r3, [r3, #0]
 80013f8:	f64a 32cd 	movw	r2, #43981	; 0xabcd
 80013fc:	4293      	cmp	r3, r2
 80013fe:	d116      	bne.n	800142e <Receive+0x82>
		p = (uint8_t*) &NewFeedback;
 8001400:	4b9f      	ldr	r3, [pc, #636]	; (8001680 <Receive+0x2d4>)
 8001402:	4aa0      	ldr	r2, [pc, #640]	; (8001684 <Receive+0x2d8>)
 8001404:	601a      	str	r2, [r3, #0]
		*p++ = incomingBytePrev;
 8001406:	4b9e      	ldr	r3, [pc, #632]	; (8001680 <Receive+0x2d4>)
 8001408:	681b      	ldr	r3, [r3, #0]
 800140a:	1c5a      	adds	r2, r3, #1
 800140c:	499c      	ldr	r1, [pc, #624]	; (8001680 <Receive+0x2d4>)
 800140e:	600a      	str	r2, [r1, #0]
 8001410:	4a98      	ldr	r2, [pc, #608]	; (8001674 <Receive+0x2c8>)
 8001412:	7812      	ldrb	r2, [r2, #0]
 8001414:	701a      	strb	r2, [r3, #0]
		*p++ = incomingByte;
 8001416:	4b9a      	ldr	r3, [pc, #616]	; (8001680 <Receive+0x2d4>)
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	1c5a      	adds	r2, r3, #1
 800141c:	4998      	ldr	r1, [pc, #608]	; (8001680 <Receive+0x2d4>)
 800141e:	600a      	str	r2, [r1, #0]
 8001420:	4a93      	ldr	r2, [pc, #588]	; (8001670 <Receive+0x2c4>)
 8001422:	7812      	ldrb	r2, [r2, #0]
 8001424:	701a      	strb	r2, [r3, #0]
		idx = 2;
 8001426:	4b98      	ldr	r3, [pc, #608]	; (8001688 <Receive+0x2dc>)
 8001428:	2202      	movs	r2, #2
 800142a:	701a      	strb	r2, [r3, #0]
 800142c:	e015      	b.n	800145a <Receive+0xae>
	} else if (idx >= 2 && idx < sizeof(SerialFeedback)) { // Save the new received data
 800142e:	4b96      	ldr	r3, [pc, #600]	; (8001688 <Receive+0x2dc>)
 8001430:	781b      	ldrb	r3, [r3, #0]
 8001432:	2b01      	cmp	r3, #1
 8001434:	d911      	bls.n	800145a <Receive+0xae>
 8001436:	4b94      	ldr	r3, [pc, #592]	; (8001688 <Receive+0x2dc>)
 8001438:	781b      	ldrb	r3, [r3, #0]
 800143a:	2b11      	cmp	r3, #17
 800143c:	d80d      	bhi.n	800145a <Receive+0xae>
		*p++ = incomingByte;
 800143e:	4b90      	ldr	r3, [pc, #576]	; (8001680 <Receive+0x2d4>)
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	1c5a      	adds	r2, r3, #1
 8001444:	498e      	ldr	r1, [pc, #568]	; (8001680 <Receive+0x2d4>)
 8001446:	600a      	str	r2, [r1, #0]
 8001448:	4a89      	ldr	r2, [pc, #548]	; (8001670 <Receive+0x2c4>)
 800144a:	7812      	ldrb	r2, [r2, #0]
 800144c:	701a      	strb	r2, [r3, #0]
		idx++;
 800144e:	4b8e      	ldr	r3, [pc, #568]	; (8001688 <Receive+0x2dc>)
 8001450:	781b      	ldrb	r3, [r3, #0]
 8001452:	3301      	adds	r3, #1
 8001454:	b2da      	uxtb	r2, r3
 8001456:	4b8c      	ldr	r3, [pc, #560]	; (8001688 <Receive+0x2dc>)
 8001458:	701a      	strb	r2, [r3, #0]
	}

	// Check if we reached the end of the package
	if (idx == sizeof(SerialFeedback)) {
 800145a:	4b8b      	ldr	r3, [pc, #556]	; (8001688 <Receive+0x2dc>)
 800145c:	781b      	ldrb	r3, [r3, #0]
 800145e:	2b12      	cmp	r3, #18
 8001460:	f040 815d 	bne.w	800171e <Receive+0x372>
		uint16_t checksum;
		checksum = (uint16_t) (NewFeedback.start ^ NewFeedback.cmd1
 8001464:	4b87      	ldr	r3, [pc, #540]	; (8001684 <Receive+0x2d8>)
 8001466:	881b      	ldrh	r3, [r3, #0]
 8001468:	b21a      	sxth	r2, r3
 800146a:	4b86      	ldr	r3, [pc, #536]	; (8001684 <Receive+0x2d8>)
 800146c:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001470:	4053      	eors	r3, r2
 8001472:	b21a      	sxth	r2, r3
				^ NewFeedback.cmd2 ^ NewFeedback.speedR_meas
 8001474:	4b83      	ldr	r3, [pc, #524]	; (8001684 <Receive+0x2d8>)
 8001476:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800147a:	4053      	eors	r3, r2
 800147c:	b21a      	sxth	r2, r3
 800147e:	4b81      	ldr	r3, [pc, #516]	; (8001684 <Receive+0x2d8>)
 8001480:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8001484:	4053      	eors	r3, r2
 8001486:	b21a      	sxth	r2, r3
				^ NewFeedback.speedL_meas ^ NewFeedback.batVoltage
 8001488:	4b7e      	ldr	r3, [pc, #504]	; (8001684 <Receive+0x2d8>)
 800148a:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800148e:	4053      	eors	r3, r2
 8001490:	b21a      	sxth	r2, r3
 8001492:	4b7c      	ldr	r3, [pc, #496]	; (8001684 <Receive+0x2d8>)
 8001494:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8001498:	4053      	eors	r3, r2
 800149a:	b21a      	sxth	r2, r3
				^ NewFeedback.boardTemp ^ NewFeedback.cmdLed);
 800149c:	4b79      	ldr	r3, [pc, #484]	; (8001684 <Receive+0x2d8>)
 800149e:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 80014a2:	4053      	eors	r3, r2
 80014a4:	b21a      	sxth	r2, r3
 80014a6:	4b77      	ldr	r3, [pc, #476]	; (8001684 <Receive+0x2d8>)
 80014a8:	89db      	ldrh	r3, [r3, #14]
 80014aa:	b21b      	sxth	r3, r3
 80014ac:	4053      	eors	r3, r2
 80014ae:	b21b      	sxth	r3, r3
		checksum = (uint16_t) (NewFeedback.start ^ NewFeedback.cmd1
 80014b0:	84fb      	strh	r3, [r7, #38]	; 0x26

		// Check validity of the new data
		if (NewFeedback.start == START_FRAME
 80014b2:	4b74      	ldr	r3, [pc, #464]	; (8001684 <Receive+0x2d8>)
 80014b4:	881b      	ldrh	r3, [r3, #0]
 80014b6:	f64a 32cd 	movw	r2, #43981	; 0xabcd
 80014ba:	4293      	cmp	r3, r2
 80014bc:	f040 8106 	bne.w	80016cc <Receive+0x320>
				&& checksum == NewFeedback.checksum) {
 80014c0:	4b70      	ldr	r3, [pc, #448]	; (8001684 <Receive+0x2d8>)
 80014c2:	8a1b      	ldrh	r3, [r3, #16]
 80014c4:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 80014c6:	429a      	cmp	r2, r3
 80014c8:	f040 8100 	bne.w	80016cc <Receive+0x320>
			// Copy the new data
			memcpy(&Feedback, &NewFeedback, sizeof(SerialFeedback));
 80014cc:	4b6f      	ldr	r3, [pc, #444]	; (800168c <Receive+0x2e0>)
 80014ce:	4a6d      	ldr	r2, [pc, #436]	; (8001684 <Receive+0x2d8>)
 80014d0:	6815      	ldr	r5, [r2, #0]
 80014d2:	6854      	ldr	r4, [r2, #4]
 80014d4:	6890      	ldr	r0, [r2, #8]
 80014d6:	68d1      	ldr	r1, [r2, #12]
 80014d8:	601d      	str	r5, [r3, #0]
 80014da:	605c      	str	r4, [r3, #4]
 80014dc:	6098      	str	r0, [r3, #8]
 80014de:	60d9      	str	r1, [r3, #12]
 80014e0:	8a12      	ldrh	r2, [r2, #16]
 80014e2:	821a      	strh	r2, [r3, #16]

			// Print data to built-in Serial
			sprintf(buffer, "1: ");
 80014e4:	f107 0308 	add.w	r3, r7, #8
 80014e8:	4969      	ldr	r1, [pc, #420]	; (8001690 <Receive+0x2e4>)
 80014ea:	4618      	mov	r0, r3
 80014ec:	f007 fac6 	bl	8008a7c <siprintf>
			HAL_UART_Transmit(commUART, (uint8_t*) &buffer, strlen(buffer),
 80014f0:	f107 0308 	add.w	r3, r7, #8
 80014f4:	4618      	mov	r0, r3
 80014f6:	f7fe fe73 	bl	80001e0 <strlen>
 80014fa:	4603      	mov	r3, r0
 80014fc:	b29a      	uxth	r2, r3
 80014fe:	f107 0108 	add.w	r1, r7, #8
 8001502:	2364      	movs	r3, #100	; 0x64
 8001504:	485d      	ldr	r0, [pc, #372]	; (800167c <Receive+0x2d0>)
 8001506:	f005 fcae 	bl	8006e66 <HAL_UART_Transmit>
					100);
			HAL_UART_Transmit(commUART, (uint8_t*) &Feedback.cmd1,
 800150a:	2364      	movs	r3, #100	; 0x64
 800150c:	2202      	movs	r2, #2
 800150e:	4961      	ldr	r1, [pc, #388]	; (8001694 <Receive+0x2e8>)
 8001510:	485a      	ldr	r0, [pc, #360]	; (800167c <Receive+0x2d0>)
 8001512:	f005 fca8 	bl	8006e66 <HAL_UART_Transmit>
					sizeof(Feedback.cmd1), 100);
			sprintf(buffer, "2: ");
 8001516:	f107 0308 	add.w	r3, r7, #8
 800151a:	495f      	ldr	r1, [pc, #380]	; (8001698 <Receive+0x2ec>)
 800151c:	4618      	mov	r0, r3
 800151e:	f007 faad 	bl	8008a7c <siprintf>
			HAL_UART_Transmit(commUART, (uint8_t*) &buffer, strlen(buffer),
 8001522:	f107 0308 	add.w	r3, r7, #8
 8001526:	4618      	mov	r0, r3
 8001528:	f7fe fe5a 	bl	80001e0 <strlen>
 800152c:	4603      	mov	r3, r0
 800152e:	b29a      	uxth	r2, r3
 8001530:	f107 0108 	add.w	r1, r7, #8
 8001534:	2364      	movs	r3, #100	; 0x64
 8001536:	4851      	ldr	r0, [pc, #324]	; (800167c <Receive+0x2d0>)
 8001538:	f005 fc95 	bl	8006e66 <HAL_UART_Transmit>
					100);
			HAL_UART_Transmit(commUART, (uint8_t*) &Feedback.cmd2,
 800153c:	2364      	movs	r3, #100	; 0x64
 800153e:	2202      	movs	r2, #2
 8001540:	4956      	ldr	r1, [pc, #344]	; (800169c <Receive+0x2f0>)
 8001542:	484e      	ldr	r0, [pc, #312]	; (800167c <Receive+0x2d0>)
 8001544:	f005 fc8f 	bl	8006e66 <HAL_UART_Transmit>
					sizeof(Feedback.cmd2), 100);
			sprintf(buffer, "3: ");
 8001548:	f107 0308 	add.w	r3, r7, #8
 800154c:	4954      	ldr	r1, [pc, #336]	; (80016a0 <Receive+0x2f4>)
 800154e:	4618      	mov	r0, r3
 8001550:	f007 fa94 	bl	8008a7c <siprintf>
			HAL_UART_Transmit(commUART, (uint8_t*) &buffer, strlen(buffer),
 8001554:	f107 0308 	add.w	r3, r7, #8
 8001558:	4618      	mov	r0, r3
 800155a:	f7fe fe41 	bl	80001e0 <strlen>
 800155e:	4603      	mov	r3, r0
 8001560:	b29a      	uxth	r2, r3
 8001562:	f107 0108 	add.w	r1, r7, #8
 8001566:	2364      	movs	r3, #100	; 0x64
 8001568:	4844      	ldr	r0, [pc, #272]	; (800167c <Receive+0x2d0>)
 800156a:	f005 fc7c 	bl	8006e66 <HAL_UART_Transmit>
					100);
			HAL_UART_Transmit(commUART, (uint8_t*) &Feedback.speedR_meas,
 800156e:	2364      	movs	r3, #100	; 0x64
 8001570:	2202      	movs	r2, #2
 8001572:	494c      	ldr	r1, [pc, #304]	; (80016a4 <Receive+0x2f8>)
 8001574:	4841      	ldr	r0, [pc, #260]	; (800167c <Receive+0x2d0>)
 8001576:	f005 fc76 	bl	8006e66 <HAL_UART_Transmit>
					sizeof(Feedback.speedR_meas), 100);
			sprintf(buffer, "4: ");
 800157a:	f107 0308 	add.w	r3, r7, #8
 800157e:	494a      	ldr	r1, [pc, #296]	; (80016a8 <Receive+0x2fc>)
 8001580:	4618      	mov	r0, r3
 8001582:	f007 fa7b 	bl	8008a7c <siprintf>
			HAL_UART_Transmit(commUART, (uint8_t*) &buffer, strlen(buffer),
 8001586:	f107 0308 	add.w	r3, r7, #8
 800158a:	4618      	mov	r0, r3
 800158c:	f7fe fe28 	bl	80001e0 <strlen>
 8001590:	4603      	mov	r3, r0
 8001592:	b29a      	uxth	r2, r3
 8001594:	f107 0108 	add.w	r1, r7, #8
 8001598:	2364      	movs	r3, #100	; 0x64
 800159a:	4838      	ldr	r0, [pc, #224]	; (800167c <Receive+0x2d0>)
 800159c:	f005 fc63 	bl	8006e66 <HAL_UART_Transmit>
					100);
			HAL_UART_Transmit(commUART, (uint8_t*) &Feedback.speedL_meas,
 80015a0:	2364      	movs	r3, #100	; 0x64
 80015a2:	2202      	movs	r2, #2
 80015a4:	4941      	ldr	r1, [pc, #260]	; (80016ac <Receive+0x300>)
 80015a6:	4835      	ldr	r0, [pc, #212]	; (800167c <Receive+0x2d0>)
 80015a8:	f005 fc5d 	bl	8006e66 <HAL_UART_Transmit>
					sizeof(Feedback.speedL_meas), 100);
			sprintf(buffer, "5: ");
 80015ac:	f107 0308 	add.w	r3, r7, #8
 80015b0:	493f      	ldr	r1, [pc, #252]	; (80016b0 <Receive+0x304>)
 80015b2:	4618      	mov	r0, r3
 80015b4:	f007 fa62 	bl	8008a7c <siprintf>
			HAL_UART_Transmit(commUART, (uint8_t*) &buffer, strlen(buffer),
 80015b8:	f107 0308 	add.w	r3, r7, #8
 80015bc:	4618      	mov	r0, r3
 80015be:	f7fe fe0f 	bl	80001e0 <strlen>
 80015c2:	4603      	mov	r3, r0
 80015c4:	b29a      	uxth	r2, r3
 80015c6:	f107 0108 	add.w	r1, r7, #8
 80015ca:	2364      	movs	r3, #100	; 0x64
 80015cc:	482b      	ldr	r0, [pc, #172]	; (800167c <Receive+0x2d0>)
 80015ce:	f005 fc4a 	bl	8006e66 <HAL_UART_Transmit>
					100);
			HAL_UART_Transmit(commUART, (uint8_t*) &Feedback.batVoltage,
 80015d2:	2364      	movs	r3, #100	; 0x64
 80015d4:	2202      	movs	r2, #2
 80015d6:	4937      	ldr	r1, [pc, #220]	; (80016b4 <Receive+0x308>)
 80015d8:	4828      	ldr	r0, [pc, #160]	; (800167c <Receive+0x2d0>)
 80015da:	f005 fc44 	bl	8006e66 <HAL_UART_Transmit>
					sizeof(Feedback.batVoltage), 100);
			sprintf(buffer, "6: ");
 80015de:	f107 0308 	add.w	r3, r7, #8
 80015e2:	4935      	ldr	r1, [pc, #212]	; (80016b8 <Receive+0x30c>)
 80015e4:	4618      	mov	r0, r3
 80015e6:	f007 fa49 	bl	8008a7c <siprintf>
			HAL_UART_Transmit(commUART, (uint8_t*) &buffer, strlen(buffer),
 80015ea:	f107 0308 	add.w	r3, r7, #8
 80015ee:	4618      	mov	r0, r3
 80015f0:	f7fe fdf6 	bl	80001e0 <strlen>
 80015f4:	4603      	mov	r3, r0
 80015f6:	b29a      	uxth	r2, r3
 80015f8:	f107 0108 	add.w	r1, r7, #8
 80015fc:	2364      	movs	r3, #100	; 0x64
 80015fe:	481f      	ldr	r0, [pc, #124]	; (800167c <Receive+0x2d0>)
 8001600:	f005 fc31 	bl	8006e66 <HAL_UART_Transmit>
					100);
			HAL_UART_Transmit(commUART, (uint8_t*) &Feedback.boardTemp,
 8001604:	2364      	movs	r3, #100	; 0x64
 8001606:	2202      	movs	r2, #2
 8001608:	492c      	ldr	r1, [pc, #176]	; (80016bc <Receive+0x310>)
 800160a:	481c      	ldr	r0, [pc, #112]	; (800167c <Receive+0x2d0>)
 800160c:	f005 fc2b 	bl	8006e66 <HAL_UART_Transmit>
					sizeof(Feedback.boardTemp), 100);
			sprintf(buffer, "7: ");
 8001610:	f107 0308 	add.w	r3, r7, #8
 8001614:	492a      	ldr	r1, [pc, #168]	; (80016c0 <Receive+0x314>)
 8001616:	4618      	mov	r0, r3
 8001618:	f007 fa30 	bl	8008a7c <siprintf>
			HAL_UART_Transmit(commUART, (uint8_t*) &buffer, strlen(buffer),
 800161c:	f107 0308 	add.w	r3, r7, #8
 8001620:	4618      	mov	r0, r3
 8001622:	f7fe fddd 	bl	80001e0 <strlen>
 8001626:	4603      	mov	r3, r0
 8001628:	b29a      	uxth	r2, r3
 800162a:	f107 0108 	add.w	r1, r7, #8
 800162e:	2364      	movs	r3, #100	; 0x64
 8001630:	4812      	ldr	r0, [pc, #72]	; (800167c <Receive+0x2d0>)
 8001632:	f005 fc18 	bl	8006e66 <HAL_UART_Transmit>
					100);
			HAL_UART_Transmit(commUART, (uint8_t*) &Feedback.cmdLed,
 8001636:	2364      	movs	r3, #100	; 0x64
 8001638:	2202      	movs	r2, #2
 800163a:	4922      	ldr	r1, [pc, #136]	; (80016c4 <Receive+0x318>)
 800163c:	480f      	ldr	r0, [pc, #60]	; (800167c <Receive+0x2d0>)
 800163e:	f005 fc12 	bl	8006e66 <HAL_UART_Transmit>
					sizeof(Feedback.cmdLed), 100);
			sprintf(buffer, "\n\r");
 8001642:	f107 0308 	add.w	r3, r7, #8
 8001646:	4920      	ldr	r1, [pc, #128]	; (80016c8 <Receive+0x31c>)
 8001648:	4618      	mov	r0, r3
 800164a:	f007 fa17 	bl	8008a7c <siprintf>
			HAL_UART_Transmit(commUART, (uint8_t*) &buffer, strlen(buffer),
 800164e:	f107 0308 	add.w	r3, r7, #8
 8001652:	4618      	mov	r0, r3
 8001654:	f7fe fdc4 	bl	80001e0 <strlen>
 8001658:	4603      	mov	r3, r0
 800165a:	b29a      	uxth	r2, r3
 800165c:	f107 0108 	add.w	r1, r7, #8
 8001660:	2364      	movs	r3, #100	; 0x64
 8001662:	4806      	ldr	r0, [pc, #24]	; (800167c <Receive+0x2d0>)
 8001664:	f005 fbff 	bl	8006e66 <HAL_UART_Transmit>
 8001668:	e056      	b.n	8001718 <Receive+0x36c>
 800166a:	bf00      	nop
 800166c:	200002cc 	.word	0x200002cc
 8001670:	200001f9 	.word	0x200001f9
 8001674:	200001fa 	.word	0x200001fa
 8001678:	200002ca 	.word	0x200002ca
 800167c:	200004cc 	.word	0x200004cc
 8001680:	200002b4 	.word	0x200002b4
 8001684:	200002b8 	.word	0x200002b8
 8001688:	200001f8 	.word	0x200001f8
 800168c:	200002d0 	.word	0x200002d0
 8001690:	0800b3e0 	.word	0x0800b3e0
 8001694:	200002d2 	.word	0x200002d2
 8001698:	0800b3e4 	.word	0x0800b3e4
 800169c:	200002d4 	.word	0x200002d4
 80016a0:	0800b3e8 	.word	0x0800b3e8
 80016a4:	200002d6 	.word	0x200002d6
 80016a8:	0800b3ec 	.word	0x0800b3ec
 80016ac:	200002d8 	.word	0x200002d8
 80016b0:	0800b3f0 	.word	0x0800b3f0
 80016b4:	200002da 	.word	0x200002da
 80016b8:	0800b3f4 	.word	0x0800b3f4
 80016bc:	200002dc 	.word	0x200002dc
 80016c0:	0800b3f8 	.word	0x0800b3f8
 80016c4:	200002de 	.word	0x200002de
 80016c8:	0800b3fc 	.word	0x0800b3fc
					100);

		} else {

			sprintf(buffer, "Non-valid data skipped");
 80016cc:	f107 0308 	add.w	r3, r7, #8
 80016d0:	4917      	ldr	r1, [pc, #92]	; (8001730 <Receive+0x384>)
 80016d2:	4618      	mov	r0, r3
 80016d4:	f007 f9d2 	bl	8008a7c <siprintf>
			HAL_UART_Transmit(commUART, (uint8_t*) &buffer, strlen(buffer),
 80016d8:	f107 0308 	add.w	r3, r7, #8
 80016dc:	4618      	mov	r0, r3
 80016de:	f7fe fd7f 	bl	80001e0 <strlen>
 80016e2:	4603      	mov	r3, r0
 80016e4:	b29a      	uxth	r2, r3
 80016e6:	f107 0108 	add.w	r1, r7, #8
 80016ea:	2364      	movs	r3, #100	; 0x64
 80016ec:	4811      	ldr	r0, [pc, #68]	; (8001734 <Receive+0x388>)
 80016ee:	f005 fbba 	bl	8006e66 <HAL_UART_Transmit>
					100);
			sprintf(buffer, "\n\r");
 80016f2:	f107 0308 	add.w	r3, r7, #8
 80016f6:	4910      	ldr	r1, [pc, #64]	; (8001738 <Receive+0x38c>)
 80016f8:	4618      	mov	r0, r3
 80016fa:	f007 f9bf 	bl	8008a7c <siprintf>
			HAL_UART_Transmit(commUART, (uint8_t*) &buffer, strlen(buffer),
 80016fe:	f107 0308 	add.w	r3, r7, #8
 8001702:	4618      	mov	r0, r3
 8001704:	f7fe fd6c 	bl	80001e0 <strlen>
 8001708:	4603      	mov	r3, r0
 800170a:	b29a      	uxth	r2, r3
 800170c:	f107 0108 	add.w	r1, r7, #8
 8001710:	2364      	movs	r3, #100	; 0x64
 8001712:	4808      	ldr	r0, [pc, #32]	; (8001734 <Receive+0x388>)
 8001714:	f005 fba7 	bl	8006e66 <HAL_UART_Transmit>
					100);

		}
		idx = 0; // Reset the index (it prevents to enter in this if condition in the next cycle)
 8001718:	4b08      	ldr	r3, [pc, #32]	; (800173c <Receive+0x390>)
 800171a:	2200      	movs	r2, #0
 800171c:	701a      	strb	r2, [r3, #0]
	}

	// Update previous states
	incomingBytePrev = incomingByte;
 800171e:	4b08      	ldr	r3, [pc, #32]	; (8001740 <Receive+0x394>)
 8001720:	781a      	ldrb	r2, [r3, #0]
 8001722:	4b08      	ldr	r3, [pc, #32]	; (8001744 <Receive+0x398>)
 8001724:	701a      	strb	r2, [r3, #0]
}
 8001726:	bf00      	nop
 8001728:	3728      	adds	r7, #40	; 0x28
 800172a:	46bd      	mov	sp, r7
 800172c:	bdb0      	pop	{r4, r5, r7, pc}
 800172e:	bf00      	nop
 8001730:	0800b400 	.word	0x0800b400
 8001734:	200004cc 	.word	0x200004cc
 8001738:	0800b3fc 	.word	0x0800b3fc
 800173c:	200001f8 	.word	0x200001f8
 8001740:	200001f9 	.word	0x200001f9
 8001744:	200001fa 	.word	0x200001fa

08001748 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001748:	b580      	push	{r7, lr}
 800174a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800174c:	4b12      	ldr	r3, [pc, #72]	; (8001798 <MX_I2C1_Init+0x50>)
 800174e:	4a13      	ldr	r2, [pc, #76]	; (800179c <MX_I2C1_Init+0x54>)
 8001750:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8001752:	4b11      	ldr	r3, [pc, #68]	; (8001798 <MX_I2C1_Init+0x50>)
 8001754:	4a12      	ldr	r2, [pc, #72]	; (80017a0 <MX_I2C1_Init+0x58>)
 8001756:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001758:	4b0f      	ldr	r3, [pc, #60]	; (8001798 <MX_I2C1_Init+0x50>)
 800175a:	2200      	movs	r2, #0
 800175c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800175e:	4b0e      	ldr	r3, [pc, #56]	; (8001798 <MX_I2C1_Init+0x50>)
 8001760:	2200      	movs	r2, #0
 8001762:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001764:	4b0c      	ldr	r3, [pc, #48]	; (8001798 <MX_I2C1_Init+0x50>)
 8001766:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800176a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800176c:	4b0a      	ldr	r3, [pc, #40]	; (8001798 <MX_I2C1_Init+0x50>)
 800176e:	2200      	movs	r2, #0
 8001770:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001772:	4b09      	ldr	r3, [pc, #36]	; (8001798 <MX_I2C1_Init+0x50>)
 8001774:	2200      	movs	r2, #0
 8001776:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001778:	4b07      	ldr	r3, [pc, #28]	; (8001798 <MX_I2C1_Init+0x50>)
 800177a:	2200      	movs	r2, #0
 800177c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800177e:	4b06      	ldr	r3, [pc, #24]	; (8001798 <MX_I2C1_Init+0x50>)
 8001780:	2200      	movs	r2, #0
 8001782:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001784:	4804      	ldr	r0, [pc, #16]	; (8001798 <MX_I2C1_Init+0x50>)
 8001786:	f003 f8fd 	bl	8004984 <HAL_I2C_Init>
 800178a:	4603      	mov	r3, r0
 800178c:	2b00      	cmp	r3, #0
 800178e:	d001      	beq.n	8001794 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001790:	f000 fba2 	bl	8001ed8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001794:	bf00      	nop
 8001796:	bd80      	pop	{r7, pc}
 8001798:	200002ec 	.word	0x200002ec
 800179c:	40005400 	.word	0x40005400
 80017a0:	00061a80 	.word	0x00061a80

080017a4 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80017a4:	b580      	push	{r7, lr}
 80017a6:	b08a      	sub	sp, #40	; 0x28
 80017a8:	af00      	add	r7, sp, #0
 80017aa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017ac:	f107 0314 	add.w	r3, r7, #20
 80017b0:	2200      	movs	r2, #0
 80017b2:	601a      	str	r2, [r3, #0]
 80017b4:	605a      	str	r2, [r3, #4]
 80017b6:	609a      	str	r2, [r3, #8]
 80017b8:	60da      	str	r2, [r3, #12]
 80017ba:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	4a19      	ldr	r2, [pc, #100]	; (8001828 <HAL_I2C_MspInit+0x84>)
 80017c2:	4293      	cmp	r3, r2
 80017c4:	d12b      	bne.n	800181e <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80017c6:	2300      	movs	r3, #0
 80017c8:	613b      	str	r3, [r7, #16]
 80017ca:	4b18      	ldr	r3, [pc, #96]	; (800182c <HAL_I2C_MspInit+0x88>)
 80017cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017ce:	4a17      	ldr	r2, [pc, #92]	; (800182c <HAL_I2C_MspInit+0x88>)
 80017d0:	f043 0302 	orr.w	r3, r3, #2
 80017d4:	6313      	str	r3, [r2, #48]	; 0x30
 80017d6:	4b15      	ldr	r3, [pc, #84]	; (800182c <HAL_I2C_MspInit+0x88>)
 80017d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017da:	f003 0302 	and.w	r3, r3, #2
 80017de:	613b      	str	r3, [r7, #16]
 80017e0:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80017e2:	23c0      	movs	r3, #192	; 0xc0
 80017e4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80017e6:	2312      	movs	r3, #18
 80017e8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017ea:	2300      	movs	r3, #0
 80017ec:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80017ee:	2303      	movs	r3, #3
 80017f0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80017f2:	2304      	movs	r3, #4
 80017f4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017f6:	f107 0314 	add.w	r3, r7, #20
 80017fa:	4619      	mov	r1, r3
 80017fc:	480c      	ldr	r0, [pc, #48]	; (8001830 <HAL_I2C_MspInit+0x8c>)
 80017fe:	f002 fef1 	bl	80045e4 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001802:	2300      	movs	r3, #0
 8001804:	60fb      	str	r3, [r7, #12]
 8001806:	4b09      	ldr	r3, [pc, #36]	; (800182c <HAL_I2C_MspInit+0x88>)
 8001808:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800180a:	4a08      	ldr	r2, [pc, #32]	; (800182c <HAL_I2C_MspInit+0x88>)
 800180c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001810:	6413      	str	r3, [r2, #64]	; 0x40
 8001812:	4b06      	ldr	r3, [pc, #24]	; (800182c <HAL_I2C_MspInit+0x88>)
 8001814:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001816:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800181a:	60fb      	str	r3, [r7, #12]
 800181c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 800181e:	bf00      	nop
 8001820:	3728      	adds	r7, #40	; 0x28
 8001822:	46bd      	mov	sp, r7
 8001824:	bd80      	pop	{r7, pc}
 8001826:	bf00      	nop
 8001828:	40005400 	.word	0x40005400
 800182c:	40023800 	.word	0x40023800
 8001830:	40020400 	.word	0x40020400

08001834 <ibus_init>:
/* Static variable */
static uint8_t uart_rx_buffer[IBUS_LENGTH] = { 0 };
static uint8_t fail_safe_flag = 0;

/* Main Functions */
void ibus_init() {
 8001834:	b580      	push	{r7, lr}
 8001836:	af00      	add	r7, sp, #0
	HAL_UART_Receive_DMA(IBUS_UART, uart_rx_buffer, 32);
 8001838:	2220      	movs	r2, #32
 800183a:	4903      	ldr	r1, [pc, #12]	; (8001848 <ibus_init+0x14>)
 800183c:	4803      	ldr	r0, [pc, #12]	; (800184c <ibus_init+0x18>)
 800183e:	f005 fbd4 	bl	8006fea <HAL_UART_Receive_DMA>
}
 8001842:	bf00      	nop
 8001844:	bd80      	pop	{r7, pc}
 8001846:	bf00      	nop
 8001848:	200001fc 	.word	0x200001fc
 800184c:	20000488 	.word	0x20000488

08001850 <ibus_read>:

bool ibus_read(uint16_t *ibus_data) {
 8001850:	b580      	push	{r7, lr}
 8001852:	b082      	sub	sp, #8
 8001854:	af00      	add	r7, sp, #0
 8001856:	6078      	str	r0, [r7, #4]
	if (!ibus_is_valid())
 8001858:	f000 f81a 	bl	8001890 <ibus_is_valid>
 800185c:	4603      	mov	r3, r0
 800185e:	f083 0301 	eor.w	r3, r3, #1
 8001862:	b2db      	uxtb	r3, r3
 8001864:	2b00      	cmp	r3, #0
 8001866:	d001      	beq.n	800186c <ibus_read+0x1c>
		return false;
 8001868:	2300      	movs	r3, #0
 800186a:	e00d      	b.n	8001888 <ibus_read+0x38>

	if (!ibus_checksum())
 800186c:	f000 f828 	bl	80018c0 <ibus_checksum>
 8001870:	4603      	mov	r3, r0
 8001872:	f083 0301 	eor.w	r3, r3, #1
 8001876:	b2db      	uxtb	r3, r3
 8001878:	2b00      	cmp	r3, #0
 800187a:	d001      	beq.n	8001880 <ibus_read+0x30>
		return false;
 800187c:	2300      	movs	r3, #0
 800187e:	e003      	b.n	8001888 <ibus_read+0x38>

	ibus_update(ibus_data);
 8001880:	6878      	ldr	r0, [r7, #4]
 8001882:	f000 f84d 	bl	8001920 <ibus_update>
	return true;
 8001886:	2301      	movs	r3, #1
}
 8001888:	4618      	mov	r0, r3
 800188a:	3708      	adds	r7, #8
 800188c:	46bd      	mov	sp, r7
 800188e:	bd80      	pop	{r7, pc}

08001890 <ibus_is_valid>:

/* Sub Functions */
bool ibus_is_valid() {
 8001890:	b480      	push	{r7}
 8001892:	af00      	add	r7, sp, #0
	// is it ibus?
	return (uart_rx_buffer[0] == IBUS_LENGTH
 8001894:	4b09      	ldr	r3, [pc, #36]	; (80018bc <ibus_is_valid+0x2c>)
 8001896:	781b      	ldrb	r3, [r3, #0]
			&& uart_rx_buffer[1] == IBUS_COMMAND40);
 8001898:	2b20      	cmp	r3, #32
 800189a:	d105      	bne.n	80018a8 <ibus_is_valid+0x18>
 800189c:	4b07      	ldr	r3, [pc, #28]	; (80018bc <ibus_is_valid+0x2c>)
 800189e:	785b      	ldrb	r3, [r3, #1]
 80018a0:	2b40      	cmp	r3, #64	; 0x40
 80018a2:	d101      	bne.n	80018a8 <ibus_is_valid+0x18>
 80018a4:	2301      	movs	r3, #1
 80018a6:	e000      	b.n	80018aa <ibus_is_valid+0x1a>
 80018a8:	2300      	movs	r3, #0
 80018aa:	f003 0301 	and.w	r3, r3, #1
 80018ae:	b2db      	uxtb	r3, r3
}
 80018b0:	4618      	mov	r0, r3
 80018b2:	46bd      	mov	sp, r7
 80018b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b8:	4770      	bx	lr
 80018ba:	bf00      	nop
 80018bc:	200001fc 	.word	0x200001fc

080018c0 <ibus_checksum>:

bool ibus_checksum() {
 80018c0:	b480      	push	{r7}
 80018c2:	b085      	sub	sp, #20
 80018c4:	af00      	add	r7, sp, #0
	uint16_t checksum_cal = 0xffff;
 80018c6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80018ca:	81fb      	strh	r3, [r7, #14]
	uint16_t checksum_ibus;

	for (int i = 0; i < 30; i++) {
 80018cc:	2300      	movs	r3, #0
 80018ce:	60bb      	str	r3, [r7, #8]
 80018d0:	e00a      	b.n	80018e8 <ibus_checksum+0x28>
		checksum_cal -= uart_rx_buffer[i];
 80018d2:	4a12      	ldr	r2, [pc, #72]	; (800191c <ibus_checksum+0x5c>)
 80018d4:	68bb      	ldr	r3, [r7, #8]
 80018d6:	4413      	add	r3, r2
 80018d8:	781b      	ldrb	r3, [r3, #0]
 80018da:	b29b      	uxth	r3, r3
 80018dc:	89fa      	ldrh	r2, [r7, #14]
 80018de:	1ad3      	subs	r3, r2, r3
 80018e0:	81fb      	strh	r3, [r7, #14]
	for (int i = 0; i < 30; i++) {
 80018e2:	68bb      	ldr	r3, [r7, #8]
 80018e4:	3301      	adds	r3, #1
 80018e6:	60bb      	str	r3, [r7, #8]
 80018e8:	68bb      	ldr	r3, [r7, #8]
 80018ea:	2b1d      	cmp	r3, #29
 80018ec:	ddf1      	ble.n	80018d2 <ibus_checksum+0x12>
	}

	checksum_ibus = uart_rx_buffer[31] << 8 | uart_rx_buffer[30]; // checksum value from ibus
 80018ee:	4b0b      	ldr	r3, [pc, #44]	; (800191c <ibus_checksum+0x5c>)
 80018f0:	7fdb      	ldrb	r3, [r3, #31]
 80018f2:	021b      	lsls	r3, r3, #8
 80018f4:	b21a      	sxth	r2, r3
 80018f6:	4b09      	ldr	r3, [pc, #36]	; (800191c <ibus_checksum+0x5c>)
 80018f8:	7f9b      	ldrb	r3, [r3, #30]
 80018fa:	b21b      	sxth	r3, r3
 80018fc:	4313      	orrs	r3, r2
 80018fe:	b21b      	sxth	r3, r3
 8001900:	80fb      	strh	r3, [r7, #6]
	return (checksum_ibus == checksum_cal);
 8001902:	88fa      	ldrh	r2, [r7, #6]
 8001904:	89fb      	ldrh	r3, [r7, #14]
 8001906:	429a      	cmp	r2, r3
 8001908:	bf0c      	ite	eq
 800190a:	2301      	moveq	r3, #1
 800190c:	2300      	movne	r3, #0
 800190e:	b2db      	uxtb	r3, r3
}
 8001910:	4618      	mov	r0, r3
 8001912:	3714      	adds	r7, #20
 8001914:	46bd      	mov	sp, r7
 8001916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800191a:	4770      	bx	lr
 800191c:	200001fc 	.word	0x200001fc

08001920 <ibus_update>:

void ibus_update(uint16_t *ibus_data) {
 8001920:	b480      	push	{r7}
 8001922:	b085      	sub	sp, #20
 8001924:	af00      	add	r7, sp, #0
 8001926:	6078      	str	r0, [r7, #4]
	for (int ch_index = 0, bf_index = 2; ch_index < IBUS_USER_CHANNELS;
 8001928:	2300      	movs	r3, #0
 800192a:	60fb      	str	r3, [r7, #12]
 800192c:	2302      	movs	r3, #2
 800192e:	60bb      	str	r3, [r7, #8]
 8001930:	e018      	b.n	8001964 <ibus_update+0x44>
			ch_index++, bf_index += 2) {
		ibus_data[ch_index] = uart_rx_buffer[bf_index + 1] << 8
 8001932:	68bb      	ldr	r3, [r7, #8]
 8001934:	3301      	adds	r3, #1
 8001936:	4a10      	ldr	r2, [pc, #64]	; (8001978 <ibus_update+0x58>)
 8001938:	5cd3      	ldrb	r3, [r2, r3]
 800193a:	021b      	lsls	r3, r3, #8
				| uart_rx_buffer[bf_index];
 800193c:	b21a      	sxth	r2, r3
 800193e:	490e      	ldr	r1, [pc, #56]	; (8001978 <ibus_update+0x58>)
 8001940:	68bb      	ldr	r3, [r7, #8]
 8001942:	440b      	add	r3, r1
 8001944:	781b      	ldrb	r3, [r3, #0]
 8001946:	b21b      	sxth	r3, r3
 8001948:	4313      	orrs	r3, r2
 800194a:	b219      	sxth	r1, r3
		ibus_data[ch_index] = uart_rx_buffer[bf_index + 1] << 8
 800194c:	68fb      	ldr	r3, [r7, #12]
 800194e:	005b      	lsls	r3, r3, #1
 8001950:	687a      	ldr	r2, [r7, #4]
 8001952:	4413      	add	r3, r2
				| uart_rx_buffer[bf_index];
 8001954:	b28a      	uxth	r2, r1
		ibus_data[ch_index] = uart_rx_buffer[bf_index + 1] << 8
 8001956:	801a      	strh	r2, [r3, #0]
			ch_index++, bf_index += 2) {
 8001958:	68fb      	ldr	r3, [r7, #12]
 800195a:	3301      	adds	r3, #1
 800195c:	60fb      	str	r3, [r7, #12]
 800195e:	68bb      	ldr	r3, [r7, #8]
 8001960:	3302      	adds	r3, #2
 8001962:	60bb      	str	r3, [r7, #8]
	for (int ch_index = 0, bf_index = 2; ch_index < IBUS_USER_CHANNELS;
 8001964:	68fb      	ldr	r3, [r7, #12]
 8001966:	2b09      	cmp	r3, #9
 8001968:	dde3      	ble.n	8001932 <ibus_update+0x12>
	}
}
 800196a:	bf00      	nop
 800196c:	bf00      	nop
 800196e:	3714      	adds	r7, #20
 8001970:	46bd      	mov	sp, r7
 8001972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001976:	4770      	bx	lr
 8001978:	200001fc 	.word	0x200001fc

0800197c <ibus_soft_failsafe>:

/**
 * @note FS-A8S don't have fail safe feature, So make software fail-safe.
 */
void ibus_soft_failsafe(uint16_t *ibus_data, uint8_t fail_safe_max) {
 800197c:	b480      	push	{r7}
 800197e:	b085      	sub	sp, #20
 8001980:	af00      	add	r7, sp, #0
 8001982:	6078      	str	r0, [r7, #4]
 8001984:	460b      	mov	r3, r1
 8001986:	70fb      	strb	r3, [r7, #3]
	fail_safe_flag++;
 8001988:	4b18      	ldr	r3, [pc, #96]	; (80019ec <ibus_soft_failsafe+0x70>)
 800198a:	781b      	ldrb	r3, [r3, #0]
 800198c:	3301      	adds	r3, #1
 800198e:	b2da      	uxtb	r2, r3
 8001990:	4b16      	ldr	r3, [pc, #88]	; (80019ec <ibus_soft_failsafe+0x70>)
 8001992:	701a      	strb	r2, [r3, #0]

	if (fail_safe_max > fail_safe_flag)
 8001994:	4b15      	ldr	r3, [pc, #84]	; (80019ec <ibus_soft_failsafe+0x70>)
 8001996:	781b      	ldrb	r3, [r3, #0]
 8001998:	78fa      	ldrb	r2, [r7, #3]
 800199a:	429a      	cmp	r2, r3
 800199c:	d820      	bhi.n	80019e0 <ibus_soft_failsafe+0x64>
		return;

	// Clear ibus data
	for (int i = 0; i < IBUS_USER_CHANNELS; i++)
 800199e:	2300      	movs	r3, #0
 80019a0:	60fb      	str	r3, [r7, #12]
 80019a2:	e008      	b.n	80019b6 <ibus_soft_failsafe+0x3a>
		ibus_data[i] = 0;
 80019a4:	68fb      	ldr	r3, [r7, #12]
 80019a6:	005b      	lsls	r3, r3, #1
 80019a8:	687a      	ldr	r2, [r7, #4]
 80019aa:	4413      	add	r3, r2
 80019ac:	2200      	movs	r2, #0
 80019ae:	801a      	strh	r2, [r3, #0]
	for (int i = 0; i < IBUS_USER_CHANNELS; i++)
 80019b0:	68fb      	ldr	r3, [r7, #12]
 80019b2:	3301      	adds	r3, #1
 80019b4:	60fb      	str	r3, [r7, #12]
 80019b6:	68fb      	ldr	r3, [r7, #12]
 80019b8:	2b09      	cmp	r3, #9
 80019ba:	ddf3      	ble.n	80019a4 <ibus_soft_failsafe+0x28>

	// Clear ibus buffer
	for (int j = 0; j < IBUS_LENGTH; j++)
 80019bc:	2300      	movs	r3, #0
 80019be:	60bb      	str	r3, [r7, #8]
 80019c0:	e007      	b.n	80019d2 <ibus_soft_failsafe+0x56>
		uart_rx_buffer[j] = 0;
 80019c2:	4a0b      	ldr	r2, [pc, #44]	; (80019f0 <ibus_soft_failsafe+0x74>)
 80019c4:	68bb      	ldr	r3, [r7, #8]
 80019c6:	4413      	add	r3, r2
 80019c8:	2200      	movs	r2, #0
 80019ca:	701a      	strb	r2, [r3, #0]
	for (int j = 0; j < IBUS_LENGTH; j++)
 80019cc:	68bb      	ldr	r3, [r7, #8]
 80019ce:	3301      	adds	r3, #1
 80019d0:	60bb      	str	r3, [r7, #8]
 80019d2:	68bb      	ldr	r3, [r7, #8]
 80019d4:	2b1f      	cmp	r3, #31
 80019d6:	ddf4      	ble.n	80019c2 <ibus_soft_failsafe+0x46>

	fail_safe_flag = 0;
 80019d8:	4b04      	ldr	r3, [pc, #16]	; (80019ec <ibus_soft_failsafe+0x70>)
 80019da:	2200      	movs	r2, #0
 80019dc:	701a      	strb	r2, [r3, #0]
	return;
 80019de:	e000      	b.n	80019e2 <ibus_soft_failsafe+0x66>
		return;
 80019e0:	bf00      	nop
}
 80019e2:	3714      	adds	r7, #20
 80019e4:	46bd      	mov	sp, r7
 80019e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ea:	4770      	bx	lr
 80019ec:	2000021c 	.word	0x2000021c
 80019f0:	200001fc 	.word	0x200001fc

080019f4 <ibus_reset_failsafe>:

/**
 * @note This function is located in HAL_UART_RxCpltCallback.
 */
void ibus_reset_failsafe() {
 80019f4:	b480      	push	{r7}
 80019f6:	af00      	add	r7, sp, #0
	fail_safe_flag = 0; // flag reset
 80019f8:	4b03      	ldr	r3, [pc, #12]	; (8001a08 <ibus_reset_failsafe+0x14>)
 80019fa:	2200      	movs	r2, #0
 80019fc:	701a      	strb	r2, [r3, #0]
}
 80019fe:	bf00      	nop
 8001a00:	46bd      	mov	sp, r7
 8001a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a06:	4770      	bx	lr
 8001a08:	2000021c 	.word	0x2000021c
 8001a0c:	00000000 	.word	0x00000000

08001a10 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8001a10:	b5b0      	push	{r4, r5, r7, lr}
 8001a12:	b092      	sub	sp, #72	; 0x48
 8001a14:	af02      	add	r7, sp, #8
	// przyklad do wysylania danych po serialu
	// sprintf(buffer, "cos tam: %3.2f\n\r", jakis_float);
	// HAL_UART_Transmit(&huart1, (uint8_t*) buffer, strlen(buffer), 100);
	uint8_t byte;

	_Bool mpu6050_ready = 0;
 8001a16:	2300      	movs	r3, #0
 8001a18:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	uint16_t ibus_data[IBUS_USER_CHANNELS];
	uint32_t loop_timer = 0;
 8001a1c:	2300      	movs	r3, #0
 8001a1e:	63fb      	str	r3, [r7, #60]	; 0x3c
	float time = 0;
 8001a20:	f04f 0300 	mov.w	r3, #0
 8001a24:	63bb      	str	r3, [r7, #56]	; 0x38
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8001a26:	f001 fc85 	bl	8003334 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8001a2a:	f000 f9db 	bl	8001de4 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8001a2e:	f7ff fc1d 	bl	800126c <MX_GPIO_Init>
	MX_I2C1_Init();
 8001a32:	f7ff fe89 	bl	8001748 <MX_I2C1_Init>
	MX_USART1_UART_Init();
 8001a36:	f001 fae7 	bl	8003008 <MX_USART1_UART_Init>
	MX_USART2_UART_Init();
 8001a3a:	f001 fb0f 	bl	800305c <MX_USART2_UART_Init>
	MX_DMA_Init();
 8001a3e:	f7ff fbf5 	bl	800122c <MX_DMA_Init>
	MX_USART6_UART_Init();
 8001a42:	f001 fb35 	bl	80030b0 <MX_USART6_UART_Init>
	MX_ADC1_Init();
 8001a46:	f7ff fa83 	bl	8000f50 <MX_ADC1_Init>
	MX_TIM3_Init();
 8001a4a:	f001 f975 	bl	8002d38 <MX_TIM3_Init>
	MX_TIM11_Init();
 8001a4e:	f001 f9f3 	bl	8002e38 <MX_TIM11_Init>
	/* USER CODE BEGIN 2 */
	HAL_Delay(2000);
 8001a52:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8001a56:	f001 fcdf 	bl	8003418 <HAL_Delay>
	mpu6050_ready = MPU6050_Init();
 8001a5a:	f000 fa43 	bl	8001ee4 <MPU6050_Init>
 8001a5e:	4603      	mov	r3, r0
 8001a60:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	HAL_Delay(10);
 8001a64:	200a      	movs	r0, #10
 8001a66:	f001 fcd7 	bl	8003418 <HAL_Delay>

	ibus_init();
 8001a6a:	f7ff fee3 	bl	8001834 <ibus_init>
	ibus_read(ibus_data);
 8001a6e:	463b      	mov	r3, r7
 8001a70:	4618      	mov	r0, r3
 8001a72:	f7ff feed 	bl	8001850 <ibus_read>

	HAL_UART_Receive_IT(commUART, &byte, sizeof(byte)); //oczekiwanie na przerwanie
 8001a76:	f107 0317 	add.w	r3, r7, #23
 8001a7a:	2201      	movs	r2, #1
 8001a7c:	4619      	mov	r1, r3
 8001a7e:	48a4      	ldr	r0, [pc, #656]	; (8001d10 <main+0x300>)
 8001a80:	f005 fa83 	bl	8006f8a <HAL_UART_Receive_IT>

	HAL_TIM_PWM_Start(motorTIM, TIM_CHANNEL_1);
 8001a84:	2100      	movs	r1, #0
 8001a86:	48a3      	ldr	r0, [pc, #652]	; (8001d14 <main+0x304>)
 8001a88:	f004 fc2c 	bl	80062e4 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(motorTIM, TIM_CHANNEL_2);
 8001a8c:	2104      	movs	r1, #4
 8001a8e:	48a1      	ldr	r0, [pc, #644]	; (8001d14 <main+0x304>)
 8001a90:	f004 fc28 	bl	80062e4 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim11, TIM_CHANNEL_1);
 8001a94:	2100      	movs	r1, #0
 8001a96:	48a0      	ldr	r0, [pc, #640]	; (8001d18 <main+0x308>)
 8001a98:	f004 fc24 	bl	80062e4 <HAL_TIM_PWM_Start>
//	__HAL_TIM_SET_COMPARE(&htim11, TIM_CHANNEL_1, 1100);
	uint16_t switch_vibrations_counter = 0;
 8001a9c:	2300      	movs	r3, #0
 8001a9e:	86fb      	strh	r3, [r7, #54]	; 0x36
	uint32_t fall_counter = 0;
 8001aa0:	2300      	movs	r3, #0
 8001aa2:	633b      	str	r3, [r7, #48]	; 0x30
	loop_timer = getCurrentMicros();
 8001aa4:	f7ff fafe 	bl	80010a4 <getCurrentMicros>
 8001aa8:	63f8      	str	r0, [r7, #60]	; 0x3c

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */

	while (1) {
		if (mpu6050_ready) {
 8001aaa:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	d0fb      	beq.n	8001aaa <main+0x9a>
			//jeśli mpu6050 nie jest gotowe to cały program nie wystartuje i należy zrestartować kontroler/rozwiązać problemy z magistralą I2C

			// pochodzi z hoverserial.ino
			Receive(&byte);
 8001ab2:	f107 0317 	add.w	r3, r7, #23
 8001ab6:	4618      	mov	r0, r3
 8001ab8:	f7ff fc78 	bl	80013ac <Receive>

			ibus_read(ibus_data);
 8001abc:	463b      	mov	r3, r7
 8001abe:	4618      	mov	r0, r3
 8001ac0:	f7ff fec6 	bl	8001850 <ibus_read>
			ibus_soft_failsafe(ibus_data, 10); // if ibus is not updated, clear ibus data - pochodzi z biblioteki ibus
 8001ac4:	463b      	mov	r3, r7
 8001ac6:	210a      	movs	r1, #10
 8001ac8:	4618      	mov	r0, r3
 8001aca:	f7ff ff57 	bl	800197c <ibus_soft_failsafe>

			int16_t V_bok_apar = ibus_data[1 - 1]; 		// predkosc boki
 8001ace:	883b      	ldrh	r3, [r7, #0]
 8001ad0:	85bb      	strh	r3, [r7, #44]	; 0x2c
			int16_t V_apar = ibus_data[2 - 1]; 			// predkosc przód
 8001ad2:	887b      	ldrh	r3, [r7, #2]
 8001ad4:	857b      	strh	r3, [r7, #42]	; 0x2a
			int16_t V_max_apar = ibus_data[5 - 1]; // regulacja maksymalnej predkosci silnikow w przód
 8001ad6:	893b      	ldrh	r3, [r7, #8]
 8001ad8:	853b      	strh	r3, [r7, #40]	; 0x28
			int16_t Relay_SW = ibus_data[6 - 1]; 		// zalacz silniki
 8001ada:	897b      	ldrh	r3, [r7, #10]
 8001adc:	84fb      	strh	r3, [r7, #38]	; 0x26
			int16_t Fi_max_apar = ibus_data[7 - 1];	// regulacja maksymalnej predkosci katowej przy skrecaniu
 8001ade:	89bb      	ldrh	r3, [r7, #12]
 8001ae0:	84bb      	strh	r3, [r7, #36]	; 0x24
			int16_t balancing_mode = ibus_data[8 - 1];	// przelacz tryb jazdy
 8001ae2:	89fb      	ldrh	r3, [r7, #14]
 8001ae4:	847b      	strh	r3, [r7, #34]	; 0x22

			float acctheta = MPU6050_Read_Accel();
 8001ae6:	f000 fa73 	bl	8001fd0 <MPU6050_Read_Accel>
 8001aea:	ed87 0a07 	vstr	s0, [r7, #28]
			float gyrovelo = MPU6050_Read_Gyro();
 8001aee:	f000 faf5 	bl	80020dc <MPU6050_Read_Gyro>
 8001af2:	ed87 0a06 	vstr	s0, [r7, #24]

			theta = 0.9995 * (theta + gyrovelo * time)	//filtr komplementarny
 8001af6:	ed97 7a06 	vldr	s14, [r7, #24]
 8001afa:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8001afe:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001b02:	4b86      	ldr	r3, [pc, #536]	; (8001d1c <main+0x30c>)
 8001b04:	edd3 7a00 	vldr	s15, [r3]
 8001b08:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001b0c:	ee17 0a90 	vmov	r0, s15
 8001b10:	f7fe fd22 	bl	8000558 <__aeabi_f2d>
 8001b14:	a37a      	add	r3, pc, #488	; (adr r3, 8001d00 <main+0x2f0>)
 8001b16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b1a:	f7fe fd75 	bl	8000608 <__aeabi_dmul>
 8001b1e:	4602      	mov	r2, r0
 8001b20:	460b      	mov	r3, r1
 8001b22:	4614      	mov	r4, r2
 8001b24:	461d      	mov	r5, r3
			+ (1 - 0.9995) * acctheta;
 8001b26:	69f8      	ldr	r0, [r7, #28]
 8001b28:	f7fe fd16 	bl	8000558 <__aeabi_f2d>
 8001b2c:	a376      	add	r3, pc, #472	; (adr r3, 8001d08 <main+0x2f8>)
 8001b2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b32:	f7fe fd69 	bl	8000608 <__aeabi_dmul>
 8001b36:	4602      	mov	r2, r0
 8001b38:	460b      	mov	r3, r1
 8001b3a:	4620      	mov	r0, r4
 8001b3c:	4629      	mov	r1, r5
 8001b3e:	f7fe fbad 	bl	800029c <__adddf3>
 8001b42:	4602      	mov	r2, r0
 8001b44:	460b      	mov	r3, r1
 8001b46:	4610      	mov	r0, r2
 8001b48:	4619      	mov	r1, r3
 8001b4a:	f7ff f835 	bl	8000bb8 <__aeabi_d2f>
 8001b4e:	4603      	mov	r3, r0
			theta = 0.9995 * (theta + gyrovelo * time)	//filtr komplementarny
 8001b50:	4a72      	ldr	r2, [pc, #456]	; (8001d1c <main+0x30c>)
 8001b52:	6013      	str	r3, [r2, #0]

			camera_angle(theta);	//ustawienie serwa kamery
 8001b54:	4b71      	ldr	r3, [pc, #452]	; (8001d1c <main+0x30c>)
 8001b56:	edd3 7a00 	vldr	s15, [r3]
 8001b5a:	eeb0 0a67 	vmov.f32	s0, s15
 8001b5e:	f000 fd99 	bl	8002694 <camera_angle>

			// Poniżej maszyna stanów do jazdy i zmiany trybów
			if (balance_state_machine == 0 || Relay_SW < 1900 || Relay_SW > 2100) {
 8001b62:	4b6f      	ldr	r3, [pc, #444]	; (8001d20 <main+0x310>)
 8001b64:	781b      	ldrb	r3, [r3, #0]
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d00b      	beq.n	8001b82 <main+0x172>
 8001b6a:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 8001b6e:	f240 726b 	movw	r2, #1899	; 0x76b
 8001b72:	4293      	cmp	r3, r2
 8001b74:	dd05      	ble.n	8001b82 <main+0x172>
 8001b76:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 8001b7a:	f640 0234 	movw	r2, #2100	; 0x834
 8001b7e:	4293      	cmp	r3, r2
 8001b80:	dd3a      	ble.n	8001bf8 <main+0x1e8>
				//pierwotny stan - 4wheel, jazda horyzontalna, także stan po wyłączeniu balansowania
				horizontal_control(V_bok_apar, V_apar, V_max_apar, Fi_max_apar,
 8001b82:	f9b7 4024 	ldrsh.w	r4, [r7, #36]	; 0x24
 8001b86:	f9b7 2028 	ldrsh.w	r2, [r7, #40]	; 0x28
 8001b8a:	f9b7 102a 	ldrsh.w	r1, [r7, #42]	; 0x2a
 8001b8e:	f9b7 002c 	ldrsh.w	r0, [r7, #44]	; 0x2c
 8001b92:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 8001b96:	9300      	str	r3, [sp, #0]
 8001b98:	4623      	mov	r3, r4
 8001b9a:	f000 fdb5 	bl	8002708 <horizontal_control>
						Relay_SW);
				//jeżeli w tym trybie noga nie jest schowana to silnik nogi działa dopóki kontaktron nie wykryje obecności nogi
				if (HAL_GPIO_ReadPin(LEG_GPIO_Port, LEG_Pin)) {
 8001b9e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001ba2:	4860      	ldr	r0, [pc, #384]	; (8001d24 <main+0x314>)
 8001ba4:	f002 fea2 	bl	80048ec <HAL_GPIO_ReadPin>
 8001ba8:	4603      	mov	r3, r0
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d010      	beq.n	8001bd0 <main+0x1c0>
					switch_vibrations_counter = 0;
 8001bae:	2300      	movs	r3, #0
 8001bb0:	86fb      	strh	r3, [r7, #54]	; 0x36
					HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, 1);//dioda do debugowania
 8001bb2:	2201      	movs	r2, #1
 8001bb4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001bb8:	485b      	ldr	r0, [pc, #364]	; (8001d28 <main+0x318>)
 8001bba:	f002 feaf 	bl	800491c <HAL_GPIO_WritePin>
					__HAL_TIM_SET_COMPARE(motorTIM, TIM_CHANNEL_1, 50);
 8001bbe:	4b55      	ldr	r3, [pc, #340]	; (8001d14 <main+0x304>)
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	2232      	movs	r2, #50	; 0x32
 8001bc4:	635a      	str	r2, [r3, #52]	; 0x34
					__HAL_TIM_SET_COMPARE(motorTIM, TIM_CHANNEL_2, 0);
 8001bc6:	4b53      	ldr	r3, [pc, #332]	; (8001d14 <main+0x304>)
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	2200      	movs	r2, #0
 8001bcc:	639a      	str	r2, [r3, #56]	; 0x38
 8001bce:	e013      	b.n	8001bf8 <main+0x1e8>
				} else {
					switch_vibrations_counter++;
 8001bd0:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8001bd2:	3301      	adds	r3, #1
 8001bd4:	86fb      	strh	r3, [r7, #54]	; 0x36
					if (switch_vibrations_counter > 20) {
 8001bd6:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8001bd8:	2b14      	cmp	r3, #20
 8001bda:	d90d      	bls.n	8001bf8 <main+0x1e8>
						//jeżeli przez 20 iteracji programu noga jest wykrywana to wyłącz silnik (kwesta drgań styków kontaktronu)
						HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, 0);
 8001bdc:	2200      	movs	r2, #0
 8001bde:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001be2:	4851      	ldr	r0, [pc, #324]	; (8001d28 <main+0x318>)
 8001be4:	f002 fe9a 	bl	800491c <HAL_GPIO_WritePin>
						__HAL_TIM_SET_COMPARE(motorTIM, TIM_CHANNEL_1, 0);
 8001be8:	4b4a      	ldr	r3, [pc, #296]	; (8001d14 <main+0x304>)
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	2200      	movs	r2, #0
 8001bee:	635a      	str	r2, [r3, #52]	; 0x34
						__HAL_TIM_SET_COMPARE(motorTIM, TIM_CHANNEL_2, 0);
 8001bf0:	4b48      	ldr	r3, [pc, #288]	; (8001d14 <main+0x304>)
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	2200      	movs	r2, #0
 8001bf6:	639a      	str	r2, [r3, #56]	; 0x38
					}
				}
			}
			if (Relay_SW > 1900 && Relay_SW < 2100) {
 8001bf8:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 8001bfc:	f240 726c 	movw	r2, #1900	; 0x76c
 8001c00:	4293      	cmp	r3, r2
 8001c02:	f340 80cb 	ble.w	8001d9c <main+0x38c>
 8001c06:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 8001c0a:	f640 0233 	movw	r2, #2099	; 0x833
 8001c0e:	4293      	cmp	r3, r2
 8001c10:	f300 80c4 	bgt.w	8001d9c <main+0x38c>
				//kolejne tryby
				if (balance_state_machine == 0 && balancing_mode > 1900
 8001c14:	4b42      	ldr	r3, [pc, #264]	; (8001d20 <main+0x310>)
 8001c16:	781b      	ldrb	r3, [r3, #0]
 8001c18:	2b00      	cmp	r3, #0
 8001c1a:	d10e      	bne.n	8001c3a <main+0x22a>
 8001c1c:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 8001c20:	f240 726c 	movw	r2, #1900	; 0x76c
 8001c24:	4293      	cmp	r3, r2
 8001c26:	dd08      	ble.n	8001c3a <main+0x22a>
						&& balancing_mode < 2100) {
 8001c28:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 8001c2c:	f640 0233 	movw	r2, #2099	; 0x833
 8001c30:	4293      	cmp	r3, r2
 8001c32:	dc02      	bgt.n	8001c3a <main+0x22a>
					balance_state_machine = 1;
 8001c34:	4b3a      	ldr	r3, [pc, #232]	; (8001d20 <main+0x310>)
 8001c36:	2201      	movs	r2, #1
 8001c38:	701a      	strb	r2, [r3, #0]
				}
				if (balance_state_machine == 1) {			// getting up
 8001c3a:	4b39      	ldr	r3, [pc, #228]	; (8001d20 <main+0x310>)
 8001c3c:	781b      	ldrb	r3, [r3, #0]
 8001c3e:	2b01      	cmp	r3, #1
 8001c40:	d10b      	bne.n	8001c5a <main+0x24a>
					Send(0, 0);
 8001c42:	2100      	movs	r1, #0
 8001c44:	2000      	movs	r0, #0
 8001c46:	f7ff fb81 	bl	800134c <Send>
					__HAL_TIM_SET_COMPARE(motorTIM, TIM_CHANNEL_1, 0);
 8001c4a:	4b32      	ldr	r3, [pc, #200]	; (8001d14 <main+0x304>)
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	2200      	movs	r2, #0
 8001c50:	635a      	str	r2, [r3, #52]	; 0x34
					__HAL_TIM_SET_COMPARE(motorTIM, TIM_CHANNEL_2, 100);
 8001c52:	4b30      	ldr	r3, [pc, #192]	; (8001d14 <main+0x304>)
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	2264      	movs	r2, #100	; 0x64
 8001c58:	639a      	str	r2, [r3, #56]	; 0x38
				}
				if (balance_state_machine == 1 && theta > 70) {
 8001c5a:	4b31      	ldr	r3, [pc, #196]	; (8001d20 <main+0x310>)
 8001c5c:	781b      	ldrb	r3, [r3, #0]
 8001c5e:	2b01      	cmp	r3, #1
 8001c60:	d114      	bne.n	8001c8c <main+0x27c>
 8001c62:	4b2e      	ldr	r3, [pc, #184]	; (8001d1c <main+0x30c>)
 8001c64:	edd3 7a00 	vldr	s15, [r3]
 8001c68:	ed9f 7a30 	vldr	s14, [pc, #192]	; 8001d2c <main+0x31c>
 8001c6c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001c70:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c74:	dd0a      	ble.n	8001c8c <main+0x27c>
					balance_state_machine = 2;
 8001c76:	4b2a      	ldr	r3, [pc, #168]	; (8001d20 <main+0x310>)
 8001c78:	2202      	movs	r2, #2
 8001c7a:	701a      	strb	r2, [r3, #0]
					__HAL_TIM_SET_COMPARE(motorTIM, TIM_CHANNEL_1, 0);
 8001c7c:	4b25      	ldr	r3, [pc, #148]	; (8001d14 <main+0x304>)
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	2200      	movs	r2, #0
 8001c82:	635a      	str	r2, [r3, #52]	; 0x34
					__HAL_TIM_SET_COMPARE(motorTIM, TIM_CHANNEL_2, 0);
 8001c84:	4b23      	ldr	r3, [pc, #140]	; (8001d14 <main+0x304>)
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	2200      	movs	r2, #0
 8001c8a:	639a      	str	r2, [r3, #56]	; 0x38
				}
				if (balance_state_machine == 2) {			// balancing
 8001c8c:	4b24      	ldr	r3, [pc, #144]	; (8001d20 <main+0x310>)
 8001c8e:	781b      	ldrb	r3, [r3, #0]
 8001c90:	2b02      	cmp	r3, #2
 8001c92:	d161      	bne.n	8001d58 <main+0x348>
					balance_state_machine = vertical_control(V_bok_apar, V_apar,
 8001c94:	4b21      	ldr	r3, [pc, #132]	; (8001d1c <main+0x30c>)
 8001c96:	edd3 7a00 	vldr	s15, [r3]
 8001c9a:	f9b7 4024 	ldrsh.w	r4, [r7, #36]	; 0x24
 8001c9e:	f9b7 2028 	ldrsh.w	r2, [r7, #40]	; 0x28
 8001ca2:	f9b7 102a 	ldrsh.w	r1, [r7, #42]	; 0x2a
 8001ca6:	f9b7 002c 	ldrsh.w	r0, [r7, #44]	; 0x2c
 8001caa:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 8001cae:	9301      	str	r3, [sp, #4]
 8001cb0:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 8001cb4:	9300      	str	r3, [sp, #0]
 8001cb6:	eeb0 0a67 	vmov.f32	s0, s15
 8001cba:	4623      	mov	r3, r4
 8001cbc:	f000 fdd4 	bl	8002868 <vertical_control>
 8001cc0:	4603      	mov	r3, r0
 8001cc2:	b2da      	uxtb	r2, r3
 8001cc4:	4b16      	ldr	r3, [pc, #88]	; (8001d20 <main+0x310>)
 8001cc6:	701a      	strb	r2, [r3, #0]
							V_max_apar, Fi_max_apar, Relay_SW, balancing_mode,
							theta);
					fall_counter = 0;
 8001cc8:	2300      	movs	r3, #0
 8001cca:	633b      	str	r3, [r7, #48]	; 0x30
					if (HAL_GPIO_ReadPin(LEG_GPIO_Port, LEG_Pin)) {
 8001ccc:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001cd0:	4814      	ldr	r0, [pc, #80]	; (8001d24 <main+0x314>)
 8001cd2:	f002 fe0b 	bl	80048ec <HAL_GPIO_ReadPin>
 8001cd6:	4603      	mov	r3, r0
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	d029      	beq.n	8001d30 <main+0x320>
						switch_vibrations_counter = 0;
 8001cdc:	2300      	movs	r3, #0
 8001cde:	86fb      	strh	r3, [r7, #54]	; 0x36

						HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, 1);
 8001ce0:	2201      	movs	r2, #1
 8001ce2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001ce6:	4810      	ldr	r0, [pc, #64]	; (8001d28 <main+0x318>)
 8001ce8:	f002 fe18 	bl	800491c <HAL_GPIO_WritePin>
						__HAL_TIM_SET_COMPARE(motorTIM, TIM_CHANNEL_1, 50);
 8001cec:	4b09      	ldr	r3, [pc, #36]	; (8001d14 <main+0x304>)
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	2232      	movs	r2, #50	; 0x32
 8001cf2:	635a      	str	r2, [r3, #52]	; 0x34
						__HAL_TIM_SET_COMPARE(motorTIM, TIM_CHANNEL_2, 0);
 8001cf4:	4b07      	ldr	r3, [pc, #28]	; (8001d14 <main+0x304>)
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	2200      	movs	r2, #0
 8001cfa:	639a      	str	r2, [r3, #56]	; 0x38
 8001cfc:	e02c      	b.n	8001d58 <main+0x348>
 8001cfe:	bf00      	nop
 8001d00:	6c8b4396 	.word	0x6c8b4396
 8001d04:	3feffbe7 	.word	0x3feffbe7
 8001d08:	d2f1a800 	.word	0xd2f1a800
 8001d0c:	3f40624d 	.word	0x3f40624d
 8001d10:	200004cc 	.word	0x200004cc
 8001d14:	20000354 	.word	0x20000354
 8001d18:	2000039c 	.word	0x2000039c
 8001d1c:	20000340 	.word	0x20000340
 8001d20:	2000021d 	.word	0x2000021d
 8001d24:	40020400 	.word	0x40020400
 8001d28:	40020800 	.word	0x40020800
 8001d2c:	428c0000 	.word	0x428c0000

					} else {
						switch_vibrations_counter++;
 8001d30:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8001d32:	3301      	adds	r3, #1
 8001d34:	86fb      	strh	r3, [r7, #54]	; 0x36
						if (switch_vibrations_counter > 50) {
 8001d36:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8001d38:	2b32      	cmp	r3, #50	; 0x32
 8001d3a:	d90d      	bls.n	8001d58 <main+0x348>
							HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, 0);
 8001d3c:	2200      	movs	r2, #0
 8001d3e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001d42:	4825      	ldr	r0, [pc, #148]	; (8001dd8 <main+0x3c8>)
 8001d44:	f002 fdea 	bl	800491c <HAL_GPIO_WritePin>
							__HAL_TIM_SET_COMPARE(motorTIM, TIM_CHANNEL_1, 0);
 8001d48:	4b24      	ldr	r3, [pc, #144]	; (8001ddc <main+0x3cc>)
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	2200      	movs	r2, #0
 8001d4e:	635a      	str	r2, [r3, #52]	; 0x34
							__HAL_TIM_SET_COMPARE(motorTIM, TIM_CHANNEL_2, 0);
 8001d50:	4b22      	ldr	r3, [pc, #136]	; (8001ddc <main+0x3cc>)
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	2200      	movs	r2, #0
 8001d56:	639a      	str	r2, [r3, #56]	; 0x38
						}
					}

				}
				if (balance_state_machine == 3) {			// going down
 8001d58:	4b21      	ldr	r3, [pc, #132]	; (8001de0 <main+0x3d0>)
 8001d5a:	781b      	ldrb	r3, [r3, #0]
 8001d5c:	2b03      	cmp	r3, #3
 8001d5e:	d11d      	bne.n	8001d9c <main+0x38c>
					__HAL_TIM_SET_COMPARE(motorTIM, TIM_CHANNEL_1, 0);
 8001d60:	4b1e      	ldr	r3, [pc, #120]	; (8001ddc <main+0x3cc>)
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	2200      	movs	r2, #0
 8001d66:	635a      	str	r2, [r3, #52]	; 0x34
					__HAL_TIM_SET_COMPARE(motorTIM, TIM_CHANNEL_2, 75);
 8001d68:	4b1c      	ldr	r3, [pc, #112]	; (8001ddc <main+0x3cc>)
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	224b      	movs	r2, #75	; 0x4b
 8001d6e:	639a      	str	r2, [r3, #56]	; 0x38
					Send(0, 0);
 8001d70:	2100      	movs	r1, #0
 8001d72:	2000      	movs	r0, #0
 8001d74:	f7ff faea 	bl	800134c <Send>
					fall_counter++;
 8001d78:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001d7a:	3301      	adds	r3, #1
 8001d7c:	633b      	str	r3, [r7, #48]	; 0x30
					if (fall_counter > 700) {
 8001d7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001d80:	f5b3 7f2f 	cmp.w	r3, #700	; 0x2bc
 8001d84:	d90a      	bls.n	8001d9c <main+0x38c>
						balance_state_machine = 0;
 8001d86:	4b16      	ldr	r3, [pc, #88]	; (8001de0 <main+0x3d0>)
 8001d88:	2200      	movs	r2, #0
 8001d8a:	701a      	strb	r2, [r3, #0]
						__HAL_TIM_SET_COMPARE(motorTIM, TIM_CHANNEL_1, 0);
 8001d8c:	4b13      	ldr	r3, [pc, #76]	; (8001ddc <main+0x3cc>)
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	2200      	movs	r2, #0
 8001d92:	635a      	str	r2, [r3, #52]	; 0x34
						__HAL_TIM_SET_COMPARE(motorTIM, TIM_CHANNEL_2, 0);
 8001d94:	4b11      	ldr	r3, [pc, #68]	; (8001ddc <main+0x3cc>)
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	2200      	movs	r2, #0
 8001d9a:	639a      	str	r2, [r3, #56]	; 0x38

			/* USER CODE END WHILE */

			/* USER CODE BEGIN 3 */

			time = (getCurrentMicros() - loop_timer) * 1e-6;
 8001d9c:	f7ff f982 	bl	80010a4 <getCurrentMicros>
 8001da0:	4602      	mov	r2, r0
 8001da2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001da4:	1ad3      	subs	r3, r2, r3
 8001da6:	4618      	mov	r0, r3
 8001da8:	f7fe fbb4 	bl	8000514 <__aeabi_ui2d>
 8001dac:	a308      	add	r3, pc, #32	; (adr r3, 8001dd0 <main+0x3c0>)
 8001dae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001db2:	f7fe fc29 	bl	8000608 <__aeabi_dmul>
 8001db6:	4602      	mov	r2, r0
 8001db8:	460b      	mov	r3, r1
 8001dba:	4610      	mov	r0, r2
 8001dbc:	4619      	mov	r1, r3
 8001dbe:	f7fe fefb 	bl	8000bb8 <__aeabi_d2f>
 8001dc2:	4603      	mov	r3, r0
 8001dc4:	63bb      	str	r3, [r7, #56]	; 0x38
			loop_timer = getCurrentMicros();
 8001dc6:	f7ff f96d 	bl	80010a4 <getCurrentMicros>
 8001dca:	63f8      	str	r0, [r7, #60]	; 0x3c
		if (mpu6050_ready) {
 8001dcc:	e66d      	b.n	8001aaa <main+0x9a>
 8001dce:	bf00      	nop
 8001dd0:	a0b5ed8d 	.word	0xa0b5ed8d
 8001dd4:	3eb0c6f7 	.word	0x3eb0c6f7
 8001dd8:	40020800 	.word	0x40020800
 8001ddc:	20000354 	.word	0x20000354
 8001de0:	2000021d 	.word	0x2000021d

08001de4 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8001de4:	b580      	push	{r7, lr}
 8001de6:	b094      	sub	sp, #80	; 0x50
 8001de8:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8001dea:	f107 0320 	add.w	r3, r7, #32
 8001dee:	2230      	movs	r2, #48	; 0x30
 8001df0:	2100      	movs	r1, #0
 8001df2:	4618      	mov	r0, r3
 8001df4:	f006 f9d0 	bl	8008198 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8001df8:	f107 030c 	add.w	r3, r7, #12
 8001dfc:	2200      	movs	r2, #0
 8001dfe:	601a      	str	r2, [r3, #0]
 8001e00:	605a      	str	r2, [r3, #4]
 8001e02:	609a      	str	r2, [r3, #8]
 8001e04:	60da      	str	r2, [r3, #12]
 8001e06:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 8001e08:	2300      	movs	r3, #0
 8001e0a:	60bb      	str	r3, [r7, #8]
 8001e0c:	4b22      	ldr	r3, [pc, #136]	; (8001e98 <SystemClock_Config+0xb4>)
 8001e0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e10:	4a21      	ldr	r2, [pc, #132]	; (8001e98 <SystemClock_Config+0xb4>)
 8001e12:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001e16:	6413      	str	r3, [r2, #64]	; 0x40
 8001e18:	4b1f      	ldr	r3, [pc, #124]	; (8001e98 <SystemClock_Config+0xb4>)
 8001e1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e1c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e20:	60bb      	str	r3, [r7, #8]
 8001e22:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8001e24:	2300      	movs	r3, #0
 8001e26:	607b      	str	r3, [r7, #4]
 8001e28:	4b1c      	ldr	r3, [pc, #112]	; (8001e9c <SystemClock_Config+0xb8>)
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001e30:	4a1a      	ldr	r2, [pc, #104]	; (8001e9c <SystemClock_Config+0xb8>)
 8001e32:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001e36:	6013      	str	r3, [r2, #0]
 8001e38:	4b18      	ldr	r3, [pc, #96]	; (8001e9c <SystemClock_Config+0xb8>)
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001e40:	607b      	str	r3, [r7, #4]
 8001e42:	687b      	ldr	r3, [r7, #4]
	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001e44:	2301      	movs	r3, #1
 8001e46:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001e48:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001e4c:	627b      	str	r3, [r7, #36]	; 0x24
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001e4e:	2300      	movs	r3, #0
 8001e50:	63bb      	str	r3, [r7, #56]	; 0x38
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8001e52:	f107 0320 	add.w	r3, r7, #32
 8001e56:	4618      	mov	r0, r3
 8001e58:	f003 fd54 	bl	8005904 <HAL_RCC_OscConfig>
 8001e5c:	4603      	mov	r3, r0
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	d001      	beq.n	8001e66 <SystemClock_Config+0x82>
		Error_Handler();
 8001e62:	f000 f839 	bl	8001ed8 <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8001e66:	230f      	movs	r3, #15
 8001e68:	60fb      	str	r3, [r7, #12]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 8001e6a:	2301      	movs	r3, #1
 8001e6c:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001e6e:	2300      	movs	r3, #0
 8001e70:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001e72:	2300      	movs	r3, #0
 8001e74:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001e76:	2300      	movs	r3, #0
 8001e78:	61fb      	str	r3, [r7, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK) {
 8001e7a:	f107 030c 	add.w	r3, r7, #12
 8001e7e:	2100      	movs	r1, #0
 8001e80:	4618      	mov	r0, r3
 8001e82:	f003 ffb7 	bl	8005df4 <HAL_RCC_ClockConfig>
 8001e86:	4603      	mov	r3, r0
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	d001      	beq.n	8001e90 <SystemClock_Config+0xac>
		Error_Handler();
 8001e8c:	f000 f824 	bl	8001ed8 <Error_Handler>
	}
}
 8001e90:	bf00      	nop
 8001e92:	3750      	adds	r7, #80	; 0x50
 8001e94:	46bd      	mov	sp, r7
 8001e96:	bd80      	pop	{r7, pc}
 8001e98:	40023800 	.word	0x40023800
 8001e9c:	40007000 	.word	0x40007000

08001ea0 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {//przerwanie na potrzeby obsługi komunikacji ze sterownikiem BLDC
 8001ea0:	b580      	push	{r7, lr}
 8001ea2:	b082      	sub	sp, #8
 8001ea4:	af00      	add	r7, sp, #0
 8001ea6:	6078      	str	r0, [r7, #4]
	if (huart == commUART) { 	//sprawdzenie czy przyszło z właściwego uarta
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	4a08      	ldr	r2, [pc, #32]	; (8001ecc <HAL_UART_RxCpltCallback+0x2c>)
 8001eac:	4293      	cmp	r3, r2
 8001eae:	d102      	bne.n	8001eb6 <HAL_UART_RxCpltCallback+0x16>
		data_available = 1;
 8001eb0:	4b07      	ldr	r3, [pc, #28]	; (8001ed0 <HAL_UART_RxCpltCallback+0x30>)
 8001eb2:	2201      	movs	r2, #1
 8001eb4:	701a      	strb	r2, [r3, #0]
		//ponowne wywołanie oczekiwania na przerwania dzieje się po przetworzeniu danych w hoverserial.c (linijka 74 w hoverserial.c)
	}
	if (huart == IBUS_UART)
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	4a06      	ldr	r2, [pc, #24]	; (8001ed4 <HAL_UART_RxCpltCallback+0x34>)
 8001eba:	4293      	cmp	r3, r2
 8001ebc:	d101      	bne.n	8001ec2 <HAL_UART_RxCpltCallback+0x22>
		ibus_reset_failsafe();
 8001ebe:	f7ff fd99 	bl	80019f4 <ibus_reset_failsafe>
}
 8001ec2:	bf00      	nop
 8001ec4:	3708      	adds	r7, #8
 8001ec6:	46bd      	mov	sp, r7
 8001ec8:	bd80      	pop	{r7, pc}
 8001eca:	bf00      	nop
 8001ecc:	200004cc 	.word	0x200004cc
 8001ed0:	200002cc 	.word	0x200002cc
 8001ed4:	20000488 	.word	0x20000488

08001ed8 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8001ed8:	b480      	push	{r7}
 8001eda:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001edc:	b672      	cpsid	i
}
 8001ede:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8001ee0:	e7fe      	b.n	8001ee0 <Error_Handler+0x8>
	...

08001ee4 <MPU6050_Init>:
uint32_t loop_timer;
float gyro_calibr = 0, acc_calibr = 0;

float angle_acc, gyro_velocity = 0;

_Bool MPU6050_Init(void) {
 8001ee4:	b580      	push	{r7, lr}
 8001ee6:	b086      	sub	sp, #24
 8001ee8:	af04      	add	r7, sp, #16

	uint8_t check;
	uint8_t Data;
	_Bool mpu6050_status = 0;
 8001eea:	2300      	movs	r3, #0
 8001eec:	71fb      	strb	r3, [r7, #7]

	// sprawdzenie czy to MPU6050
	HAL_I2C_Mem_Read(mpuI2C, MPU6050_ADDR, WHO_AM_I, 1, &check, 1, 1000);
 8001eee:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001ef2:	9302      	str	r3, [sp, #8]
 8001ef4:	2301      	movs	r3, #1
 8001ef6:	9301      	str	r3, [sp, #4]
 8001ef8:	1dbb      	adds	r3, r7, #6
 8001efa:	9300      	str	r3, [sp, #0]
 8001efc:	2301      	movs	r3, #1
 8001efe:	2275      	movs	r2, #117	; 0x75
 8001f00:	21d0      	movs	r1, #208	; 0xd0
 8001f02:	482e      	ldr	r0, [pc, #184]	; (8001fbc <MPU6050_Init+0xd8>)
 8001f04:	f002 ff7c 	bl	8004e00 <HAL_I2C_Mem_Read>

	if (check == 0x72) { // powinno być 0x68 ale w tym przypadku to jakiś klon
 8001f08:	79bb      	ldrb	r3, [r7, #6]
 8001f0a:	2b72      	cmp	r3, #114	; 0x72
 8001f0c:	d14b      	bne.n	8001fa6 <MPU6050_Init+0xc2>
		// power management register: brak resetu, wyłączone tryby sleep i cycle, wyłączony czujnik temp. (bit wysoki), wewnętrzny zegar 8MHz
		Data = 0b00001000;
 8001f0e:	2308      	movs	r3, #8
 8001f10:	717b      	strb	r3, [r7, #5]
		HAL_I2C_Mem_Write(mpuI2C, MPU6050_ADDR, PWR_MGMT_1, 1, &Data, 1, 1000);
 8001f12:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001f16:	9302      	str	r3, [sp, #8]
 8001f18:	2301      	movs	r3, #1
 8001f1a:	9301      	str	r3, [sp, #4]
 8001f1c:	1d7b      	adds	r3, r7, #5
 8001f1e:	9300      	str	r3, [sp, #0]
 8001f20:	2301      	movs	r3, #1
 8001f22:	226b      	movs	r2, #107	; 0x6b
 8001f24:	21d0      	movs	r1, #208	; 0xd0
 8001f26:	4825      	ldr	r0, [pc, #148]	; (8001fbc <MPU6050_Init+0xd8>)
 8001f28:	f002 fe70 	bl	8004c0c <HAL_I2C_Mem_Write>

		// konfiguracja akcelerometru
		// bity 3 = 0; 4 = 0 - zakres akcelerometru na +-0g, pozostałe bity to selftest bądź zastrzeżone (oba nieistotne)
		Data = 0x00;
 8001f2c:	2300      	movs	r3, #0
 8001f2e:	717b      	strb	r3, [r7, #5]
		HAL_I2C_Mem_Write(mpuI2C, MPU6050_ADDR, ACCEL_CONFIG, 1, &Data, 1,
 8001f30:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001f34:	9302      	str	r3, [sp, #8]
 8001f36:	2301      	movs	r3, #1
 8001f38:	9301      	str	r3, [sp, #4]
 8001f3a:	1d7b      	adds	r3, r7, #5
 8001f3c:	9300      	str	r3, [sp, #0]
 8001f3e:	2301      	movs	r3, #1
 8001f40:	221c      	movs	r2, #28
 8001f42:	21d0      	movs	r1, #208	; 0xd0
 8001f44:	481d      	ldr	r0, [pc, #116]	; (8001fbc <MPU6050_Init+0xd8>)
 8001f46:	f002 fe61 	bl	8004c0c <HAL_I2C_Mem_Write>
				1000);

		// konfiguracja żyroskopu
		// bity 3 = 0; 4 = 0 - zakres żyroskopu na +-250 deg/s, pozostałe bity to selftest bądź zastrzeżone (oba nieistotne)
		Data = 0x00;
 8001f4a:	2300      	movs	r3, #0
 8001f4c:	717b      	strb	r3, [r7, #5]
		HAL_I2C_Mem_Write(mpuI2C, MPU6050_ADDR, GYRO_CONFIG, 1, &Data, 1, 1000);
 8001f4e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001f52:	9302      	str	r3, [sp, #8]
 8001f54:	2301      	movs	r3, #1
 8001f56:	9301      	str	r3, [sp, #4]
 8001f58:	1d7b      	adds	r3, r7, #5
 8001f5a:	9300      	str	r3, [sp, #0]
 8001f5c:	2301      	movs	r3, #1
 8001f5e:	221b      	movs	r2, #27
 8001f60:	21d0      	movs	r1, #208	; 0xd0
 8001f62:	4816      	ldr	r0, [pc, #88]	; (8001fbc <MPU6050_Init+0xd8>)
 8001f64:	f002 fe52 	bl	8004c0c <HAL_I2C_Mem_Write>

		Data = 0b00000110;////ostatnie 3 bity to filtr LPF, teraz jest najostrzejszy
 8001f68:	2306      	movs	r3, #6
 8001f6a:	717b      	strb	r3, [r7, #5]
		HAL_I2C_Mem_Write(mpuI2C, MPU6050_ADDR, CONFIG, 1, &Data, 1, 1000);
 8001f6c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001f70:	9302      	str	r3, [sp, #8]
 8001f72:	2301      	movs	r3, #1
 8001f74:	9301      	str	r3, [sp, #4]
 8001f76:	1d7b      	adds	r3, r7, #5
 8001f78:	9300      	str	r3, [sp, #0]
 8001f7a:	2301      	movs	r3, #1
 8001f7c:	221a      	movs	r2, #26
 8001f7e:	21d0      	movs	r1, #208	; 0xd0
 8001f80:	480e      	ldr	r0, [pc, #56]	; (8001fbc <MPU6050_Init+0xd8>)
 8001f82:	f002 fe43 	bl	8004c0c <HAL_I2C_Mem_Write>

		gyro_calibr = kalibracja_gyro();
 8001f86:	f000 f9cd 	bl	8002324 <kalibracja_gyro>
 8001f8a:	eef0 7a40 	vmov.f32	s15, s0
 8001f8e:	4b0c      	ldr	r3, [pc, #48]	; (8001fc0 <MPU6050_Init+0xdc>)
 8001f90:	edc3 7a00 	vstr	s15, [r3]
		acc_calibr = kalibracja_acc();
 8001f94:	f000 f908 	bl	80021a8 <kalibracja_acc>
 8001f98:	eef0 7a40 	vmov.f32	s15, s0
 8001f9c:	4b09      	ldr	r3, [pc, #36]	; (8001fc4 <MPU6050_Init+0xe0>)
 8001f9e:	edc3 7a00 	vstr	s15, [r3]
		mpu6050_status = 1;
 8001fa2:	2301      	movs	r3, #1
 8001fa4:	71fb      	strb	r3, [r7, #7]
	}
	loop_timer = HAL_GetTick();
 8001fa6:	f001 fa2b 	bl	8003400 <HAL_GetTick>
 8001faa:	4603      	mov	r3, r0
 8001fac:	4a06      	ldr	r2, [pc, #24]	; (8001fc8 <MPU6050_Init+0xe4>)
 8001fae:	6013      	str	r3, [r2, #0]
	return mpu6050_status;
 8001fb0:	79fb      	ldrb	r3, [r7, #7]
}
 8001fb2:	4618      	mov	r0, r3
 8001fb4:	3708      	adds	r7, #8
 8001fb6:	46bd      	mov	sp, r7
 8001fb8:	bd80      	pop	{r7, pc}
 8001fba:	bf00      	nop
 8001fbc:	200002ec 	.word	0x200002ec
 8001fc0:	2000022c 	.word	0x2000022c
 8001fc4:	20000230 	.word	0x20000230
 8001fc8:	2000034c 	.word	0x2000034c
 8001fcc:	00000000 	.word	0x00000000

08001fd0 <MPU6050_Read_Accel>:

float MPU6050_Read_Accel(void) {
 8001fd0:	b5b0      	push	{r4, r5, r7, lr}
 8001fd2:	b086      	sub	sp, #24
 8001fd4:	af04      	add	r7, sp, #16
	uint8_t i2c_data[6];

	// odczytanie 6 bajtów począwszy od rejestru ACCEL_XOUT_H, wymagane dwa do obliczeń
	HAL_I2C_Mem_Read(mpuI2C, MPU6050_ADDR, ACCEL_XOUT_H, 1, i2c_data, 6, 1000);
 8001fd6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001fda:	9302      	str	r3, [sp, #8]
 8001fdc:	2306      	movs	r3, #6
 8001fde:	9301      	str	r3, [sp, #4]
 8001fe0:	463b      	mov	r3, r7
 8001fe2:	9300      	str	r3, [sp, #0]
 8001fe4:	2301      	movs	r3, #1
 8001fe6:	223b      	movs	r2, #59	; 0x3b
 8001fe8:	21d0      	movs	r1, #208	; 0xd0
 8001fea:	4835      	ldr	r0, [pc, #212]	; (80020c0 <MPU6050_Read_Accel+0xf0>)
 8001fec:	f002 ff08 	bl	8004e00 <HAL_I2C_Mem_Read>

	acc_rawX = (int16_t) (i2c_data[0] << 8 | i2c_data[1]);
 8001ff0:	783b      	ldrb	r3, [r7, #0]
 8001ff2:	021b      	lsls	r3, r3, #8
 8001ff4:	b21a      	sxth	r2, r3
 8001ff6:	787b      	ldrb	r3, [r7, #1]
 8001ff8:	b21b      	sxth	r3, r3
 8001ffa:	4313      	orrs	r3, r2
 8001ffc:	b21a      	sxth	r2, r3
 8001ffe:	4b31      	ldr	r3, [pc, #196]	; (80020c4 <MPU6050_Read_Accel+0xf4>)
 8002000:	801a      	strh	r2, [r3, #0]
	acc_rawY = (int16_t) (i2c_data[2] << 8 | i2c_data[3]);
 8002002:	78bb      	ldrb	r3, [r7, #2]
 8002004:	021b      	lsls	r3, r3, #8
 8002006:	b21a      	sxth	r2, r3
 8002008:	78fb      	ldrb	r3, [r7, #3]
 800200a:	b21b      	sxth	r3, r3
 800200c:	4313      	orrs	r3, r2
 800200e:	b21a      	sxth	r2, r3
 8002010:	4b2d      	ldr	r3, [pc, #180]	; (80020c8 <MPU6050_Read_Accel+0xf8>)
 8002012:	801a      	strh	r2, [r3, #0]
	acc_rawZ = (int16_t) (i2c_data[4] << 8 | i2c_data[5]);
 8002014:	793b      	ldrb	r3, [r7, #4]
 8002016:	021b      	lsls	r3, r3, #8
 8002018:	b21a      	sxth	r2, r3
 800201a:	797b      	ldrb	r3, [r7, #5]
 800201c:	b21b      	sxth	r3, r3
 800201e:	4313      	orrs	r3, r2
 8002020:	b21a      	sxth	r2, r3
 8002022:	4b2a      	ldr	r3, [pc, #168]	; (80020cc <MPU6050_Read_Accel+0xfc>)
 8002024:	801a      	strh	r2, [r3, #0]

	//kąt jest atanem ilorazu przyspieszeń zatem nie trzeba konwertować do g, bo się skraca,
	//teraz dane są wyliczane dla osi Y, istotne jest ułożenie MPU6050
	angle_acc = atan2((float) acc_rawX, (float) acc_rawZ) * -180 / M_PI;
 8002026:	4b27      	ldr	r3, [pc, #156]	; (80020c4 <MPU6050_Read_Accel+0xf4>)
 8002028:	f9b3 3000 	ldrsh.w	r3, [r3]
 800202c:	ee07 3a90 	vmov	s15, r3
 8002030:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002034:	ee17 0a90 	vmov	r0, s15
 8002038:	f7fe fa8e 	bl	8000558 <__aeabi_f2d>
 800203c:	4604      	mov	r4, r0
 800203e:	460d      	mov	r5, r1
 8002040:	4b22      	ldr	r3, [pc, #136]	; (80020cc <MPU6050_Read_Accel+0xfc>)
 8002042:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002046:	ee07 3a90 	vmov	s15, r3
 800204a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800204e:	ee17 0a90 	vmov	r0, s15
 8002052:	f7fe fa81 	bl	8000558 <__aeabi_f2d>
 8002056:	4602      	mov	r2, r0
 8002058:	460b      	mov	r3, r1
 800205a:	ec43 2b11 	vmov	d1, r2, r3
 800205e:	ec45 4b10 	vmov	d0, r4, r5
 8002062:	f008 ff37 	bl	800aed4 <atan2>
 8002066:	ec51 0b10 	vmov	r0, r1, d0
 800206a:	f04f 0200 	mov.w	r2, #0
 800206e:	4b18      	ldr	r3, [pc, #96]	; (80020d0 <MPU6050_Read_Accel+0x100>)
 8002070:	f7fe faca 	bl	8000608 <__aeabi_dmul>
 8002074:	4602      	mov	r2, r0
 8002076:	460b      	mov	r3, r1
 8002078:	4610      	mov	r0, r2
 800207a:	4619      	mov	r1, r3
 800207c:	a30e      	add	r3, pc, #56	; (adr r3, 80020b8 <MPU6050_Read_Accel+0xe8>)
 800207e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002082:	f7fe fbeb 	bl	800085c <__aeabi_ddiv>
 8002086:	4602      	mov	r2, r0
 8002088:	460b      	mov	r3, r1
 800208a:	4610      	mov	r0, r2
 800208c:	4619      	mov	r1, r3
 800208e:	f7fe fd93 	bl	8000bb8 <__aeabi_d2f>
 8002092:	4603      	mov	r3, r0
 8002094:	4a0f      	ldr	r2, [pc, #60]	; (80020d4 <MPU6050_Read_Accel+0x104>)
 8002096:	6013      	str	r3, [r2, #0]

	return angle_acc - acc_calibr;
 8002098:	4b0e      	ldr	r3, [pc, #56]	; (80020d4 <MPU6050_Read_Accel+0x104>)
 800209a:	ed93 7a00 	vldr	s14, [r3]
 800209e:	4b0e      	ldr	r3, [pc, #56]	; (80020d8 <MPU6050_Read_Accel+0x108>)
 80020a0:	edd3 7a00 	vldr	s15, [r3]
 80020a4:	ee77 7a67 	vsub.f32	s15, s14, s15
}
 80020a8:	eeb0 0a67 	vmov.f32	s0, s15
 80020ac:	3708      	adds	r7, #8
 80020ae:	46bd      	mov	sp, r7
 80020b0:	bdb0      	pop	{r4, r5, r7, pc}
 80020b2:	bf00      	nop
 80020b4:	f3af 8000 	nop.w
 80020b8:	54442d18 	.word	0x54442d18
 80020bc:	400921fb 	.word	0x400921fb
 80020c0:	200002ec 	.word	0x200002ec
 80020c4:	2000021e 	.word	0x2000021e
 80020c8:	20000220 	.word	0x20000220
 80020cc:	20000222 	.word	0x20000222
 80020d0:	c0668000 	.word	0xc0668000
 80020d4:	20000348 	.word	0x20000348
 80020d8:	20000230 	.word	0x20000230

080020dc <MPU6050_Read_Gyro>:

float MPU6050_Read_Gyro() {
 80020dc:	b580      	push	{r7, lr}
 80020de:	b086      	sub	sp, #24
 80020e0:	af04      	add	r7, sp, #16

	uint8_t i2c_data[6];	//odczytanie danych począwszy rejestru GYRO_XOUT_H
	HAL_I2C_Mem_Read(mpuI2C, MPU6050_ADDR, GYRO_XOUT_H, 1, i2c_data, 6, 1000);
 80020e2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80020e6:	9302      	str	r3, [sp, #8]
 80020e8:	2306      	movs	r3, #6
 80020ea:	9301      	str	r3, [sp, #4]
 80020ec:	463b      	mov	r3, r7
 80020ee:	9300      	str	r3, [sp, #0]
 80020f0:	2301      	movs	r3, #1
 80020f2:	2243      	movs	r2, #67	; 0x43
 80020f4:	21d0      	movs	r1, #208	; 0xd0
 80020f6:	4825      	ldr	r0, [pc, #148]	; (800218c <MPU6050_Read_Gyro+0xb0>)
 80020f8:	f002 fe82 	bl	8004e00 <HAL_I2C_Mem_Read>
	Gyro_X_RAW = (int16_t) (i2c_data[0] << 8 | i2c_data[1]);
 80020fc:	783b      	ldrb	r3, [r7, #0]
 80020fe:	021b      	lsls	r3, r3, #8
 8002100:	b21a      	sxth	r2, r3
 8002102:	787b      	ldrb	r3, [r7, #1]
 8002104:	b21b      	sxth	r3, r3
 8002106:	4313      	orrs	r3, r2
 8002108:	b21a      	sxth	r2, r3
 800210a:	4b21      	ldr	r3, [pc, #132]	; (8002190 <MPU6050_Read_Gyro+0xb4>)
 800210c:	801a      	strh	r2, [r3, #0]
	Gyro_Y_RAW = (int16_t) (i2c_data[2] << 8 | i2c_data[3]);
 800210e:	78bb      	ldrb	r3, [r7, #2]
 8002110:	021b      	lsls	r3, r3, #8
 8002112:	b21a      	sxth	r2, r3
 8002114:	78fb      	ldrb	r3, [r7, #3]
 8002116:	b21b      	sxth	r3, r3
 8002118:	4313      	orrs	r3, r2
 800211a:	b21a      	sxth	r2, r3
 800211c:	4b1d      	ldr	r3, [pc, #116]	; (8002194 <MPU6050_Read_Gyro+0xb8>)
 800211e:	801a      	strh	r2, [r3, #0]
	Gyro_Z_RAW = (int16_t) (i2c_data[4] << 8 | i2c_data[5]);
 8002120:	793b      	ldrb	r3, [r7, #4]
 8002122:	021b      	lsls	r3, r3, #8
 8002124:	b21a      	sxth	r2, r3
 8002126:	797b      	ldrb	r3, [r7, #5]
 8002128:	b21b      	sxth	r3, r3
 800212a:	4313      	orrs	r3, r2
 800212c:	b21a      	sxth	r2, r3
 800212e:	4b1a      	ldr	r3, [pc, #104]	; (8002198 <MPU6050_Read_Gyro+0xbc>)
 8002130:	801a      	strh	r2, [r3, #0]

	Gyro_Y_RAW -= gyro_calibr;          //uwzględnienie odczytu kalibracyjnego
 8002132:	4b18      	ldr	r3, [pc, #96]	; (8002194 <MPU6050_Read_Gyro+0xb8>)
 8002134:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002138:	ee07 3a90 	vmov	s15, r3
 800213c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002140:	4b16      	ldr	r3, [pc, #88]	; (800219c <MPU6050_Read_Gyro+0xc0>)
 8002142:	edd3 7a00 	vldr	s15, [r3]
 8002146:	ee77 7a67 	vsub.f32	s15, s14, s15
 800214a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800214e:	ee17 3a90 	vmov	r3, s15
 8002152:	b21a      	sxth	r2, r3
 8002154:	4b0f      	ldr	r3, [pc, #60]	; (8002194 <MPU6050_Read_Gyro+0xb8>)
 8002156:	801a      	strh	r2, [r3, #0]
	gyro_velocity = Gyro_Y_RAW / 131;
 8002158:	4b0e      	ldr	r3, [pc, #56]	; (8002194 <MPU6050_Read_Gyro+0xb8>)
 800215a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800215e:	4a10      	ldr	r2, [pc, #64]	; (80021a0 <MPU6050_Read_Gyro+0xc4>)
 8002160:	fb82 1203 	smull	r1, r2, r2, r3
 8002164:	1152      	asrs	r2, r2, #5
 8002166:	17db      	asrs	r3, r3, #31
 8002168:	1ad3      	subs	r3, r2, r3
 800216a:	b21b      	sxth	r3, r3
 800216c:	ee07 3a90 	vmov	s15, r3
 8002170:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002174:	4b0b      	ldr	r3, [pc, #44]	; (80021a4 <MPU6050_Read_Gyro+0xc8>)
 8002176:	edc3 7a00 	vstr	s15, [r3]

	return gyro_velocity;
 800217a:	4b0a      	ldr	r3, [pc, #40]	; (80021a4 <MPU6050_Read_Gyro+0xc8>)
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	ee07 3a90 	vmov	s15, r3
}
 8002182:	eeb0 0a67 	vmov.f32	s0, s15
 8002186:	3708      	adds	r7, #8
 8002188:	46bd      	mov	sp, r7
 800218a:	bd80      	pop	{r7, pc}
 800218c:	200002ec 	.word	0x200002ec
 8002190:	20000224 	.word	0x20000224
 8002194:	20000226 	.word	0x20000226
 8002198:	20000228 	.word	0x20000228
 800219c:	2000022c 	.word	0x2000022c
 80021a0:	3e88cb3d 	.word	0x3e88cb3d
 80021a4:	20000234 	.word	0x20000234

080021a8 <kalibracja_acc>:

float kalibracja_acc(void) {
 80021a8:	b5b0      	push	{r4, r5, r7, lr}
 80021aa:	b088      	sub	sp, #32
 80021ac:	af04      	add	r7, sp, #16
	for (int i = 0; i < 5000; i++) {
 80021ae:	2300      	movs	r3, #0
 80021b0:	60fb      	str	r3, [r7, #12]
 80021b2:	e085      	b.n	80022c0 <kalibracja_acc+0x118>
		if (i % 400 == 0)
 80021b4:	68fa      	ldr	r2, [r7, #12]
 80021b6:	4b52      	ldr	r3, [pc, #328]	; (8002300 <kalibracja_acc+0x158>)
 80021b8:	fb83 1302 	smull	r1, r3, r3, r2
 80021bc:	11d9      	asrs	r1, r3, #7
 80021be:	17d3      	asrs	r3, r2, #31
 80021c0:	1acb      	subs	r3, r1, r3
 80021c2:	f44f 71c8 	mov.w	r1, #400	; 0x190
 80021c6:	fb01 f303 	mul.w	r3, r1, r3
 80021ca:	1ad3      	subs	r3, r2, r3
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	d104      	bne.n	80021da <kalibracja_acc+0x32>
			HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin); //migająca dioda - informacja o procesie kalibracji
 80021d0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80021d4:	484b      	ldr	r0, [pc, #300]	; (8002304 <kalibracja_acc+0x15c>)
 80021d6:	f002 fbba 	bl	800494e <HAL_GPIO_TogglePin>

		uint8_t i2c_data[6];
		HAL_I2C_Mem_Read(mpuI2C, MPU6050_ADDR, ACCEL_XOUT_H, 1, i2c_data, 6,
 80021da:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80021de:	9302      	str	r3, [sp, #8]
 80021e0:	2306      	movs	r3, #6
 80021e2:	9301      	str	r3, [sp, #4]
 80021e4:	1d3b      	adds	r3, r7, #4
 80021e6:	9300      	str	r3, [sp, #0]
 80021e8:	2301      	movs	r3, #1
 80021ea:	223b      	movs	r2, #59	; 0x3b
 80021ec:	21d0      	movs	r1, #208	; 0xd0
 80021ee:	4846      	ldr	r0, [pc, #280]	; (8002308 <kalibracja_acc+0x160>)
 80021f0:	f002 fe06 	bl	8004e00 <HAL_I2C_Mem_Read>
				1000);
		acc_rawX = (int16_t) (i2c_data[0] << 8 | i2c_data[1]);
 80021f4:	793b      	ldrb	r3, [r7, #4]
 80021f6:	021b      	lsls	r3, r3, #8
 80021f8:	b21a      	sxth	r2, r3
 80021fa:	797b      	ldrb	r3, [r7, #5]
 80021fc:	b21b      	sxth	r3, r3
 80021fe:	4313      	orrs	r3, r2
 8002200:	b21a      	sxth	r2, r3
 8002202:	4b42      	ldr	r3, [pc, #264]	; (800230c <kalibracja_acc+0x164>)
 8002204:	801a      	strh	r2, [r3, #0]
		acc_rawY = (int16_t) (i2c_data[2] << 8 | i2c_data[3]);
 8002206:	79bb      	ldrb	r3, [r7, #6]
 8002208:	021b      	lsls	r3, r3, #8
 800220a:	b21a      	sxth	r2, r3
 800220c:	79fb      	ldrb	r3, [r7, #7]
 800220e:	b21b      	sxth	r3, r3
 8002210:	4313      	orrs	r3, r2
 8002212:	b21a      	sxth	r2, r3
 8002214:	4b3e      	ldr	r3, [pc, #248]	; (8002310 <kalibracja_acc+0x168>)
 8002216:	801a      	strh	r2, [r3, #0]
		acc_rawZ = (int16_t) (i2c_data[4] << 8 | i2c_data[5]);
 8002218:	7a3b      	ldrb	r3, [r7, #8]
 800221a:	021b      	lsls	r3, r3, #8
 800221c:	b21a      	sxth	r2, r3
 800221e:	7a7b      	ldrb	r3, [r7, #9]
 8002220:	b21b      	sxth	r3, r3
 8002222:	4313      	orrs	r3, r2
 8002224:	b21a      	sxth	r2, r3
 8002226:	4b3b      	ldr	r3, [pc, #236]	; (8002314 <kalibracja_acc+0x16c>)
 8002228:	801a      	strh	r2, [r3, #0]

		acc_calibr += atan2((float) acc_rawX, (float) acc_rawZ) * -180 / M_PI;
 800222a:	4b38      	ldr	r3, [pc, #224]	; (800230c <kalibracja_acc+0x164>)
 800222c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002230:	ee07 3a90 	vmov	s15, r3
 8002234:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002238:	ee17 0a90 	vmov	r0, s15
 800223c:	f7fe f98c 	bl	8000558 <__aeabi_f2d>
 8002240:	4604      	mov	r4, r0
 8002242:	460d      	mov	r5, r1
 8002244:	4b33      	ldr	r3, [pc, #204]	; (8002314 <kalibracja_acc+0x16c>)
 8002246:	f9b3 3000 	ldrsh.w	r3, [r3]
 800224a:	ee07 3a90 	vmov	s15, r3
 800224e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002252:	ee17 0a90 	vmov	r0, s15
 8002256:	f7fe f97f 	bl	8000558 <__aeabi_f2d>
 800225a:	4602      	mov	r2, r0
 800225c:	460b      	mov	r3, r1
 800225e:	ec43 2b11 	vmov	d1, r2, r3
 8002262:	ec45 4b10 	vmov	d0, r4, r5
 8002266:	f008 fe35 	bl	800aed4 <atan2>
 800226a:	ec51 0b10 	vmov	r0, r1, d0
 800226e:	f04f 0200 	mov.w	r2, #0
 8002272:	4b29      	ldr	r3, [pc, #164]	; (8002318 <kalibracja_acc+0x170>)
 8002274:	f7fe f9c8 	bl	8000608 <__aeabi_dmul>
 8002278:	4602      	mov	r2, r0
 800227a:	460b      	mov	r3, r1
 800227c:	4610      	mov	r0, r2
 800227e:	4619      	mov	r1, r3
 8002280:	a31d      	add	r3, pc, #116	; (adr r3, 80022f8 <kalibracja_acc+0x150>)
 8002282:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002286:	f7fe fae9 	bl	800085c <__aeabi_ddiv>
 800228a:	4602      	mov	r2, r0
 800228c:	460b      	mov	r3, r1
 800228e:	4614      	mov	r4, r2
 8002290:	461d      	mov	r5, r3
 8002292:	4b22      	ldr	r3, [pc, #136]	; (800231c <kalibracja_acc+0x174>)
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	4618      	mov	r0, r3
 8002298:	f7fe f95e 	bl	8000558 <__aeabi_f2d>
 800229c:	4602      	mov	r2, r0
 800229e:	460b      	mov	r3, r1
 80022a0:	4620      	mov	r0, r4
 80022a2:	4629      	mov	r1, r5
 80022a4:	f7fd fffa 	bl	800029c <__adddf3>
 80022a8:	4602      	mov	r2, r0
 80022aa:	460b      	mov	r3, r1
 80022ac:	4610      	mov	r0, r2
 80022ae:	4619      	mov	r1, r3
 80022b0:	f7fe fc82 	bl	8000bb8 <__aeabi_d2f>
 80022b4:	4603      	mov	r3, r0
 80022b6:	4a19      	ldr	r2, [pc, #100]	; (800231c <kalibracja_acc+0x174>)
 80022b8:	6013      	str	r3, [r2, #0]
	for (int i = 0; i < 5000; i++) {
 80022ba:	68fb      	ldr	r3, [r7, #12]
 80022bc:	3301      	adds	r3, #1
 80022be:	60fb      	str	r3, [r7, #12]
 80022c0:	68fb      	ldr	r3, [r7, #12]
 80022c2:	f241 3287 	movw	r2, #4999	; 0x1387
 80022c6:	4293      	cmp	r3, r2
 80022c8:	f77f af74 	ble.w	80021b4 <kalibracja_acc+0xc>
	}
	acc_calibr /= 5000; //wartosc srednia
 80022cc:	4b13      	ldr	r3, [pc, #76]	; (800231c <kalibracja_acc+0x174>)
 80022ce:	ed93 7a00 	vldr	s14, [r3]
 80022d2:	eddf 6a13 	vldr	s13, [pc, #76]	; 8002320 <kalibracja_acc+0x178>
 80022d6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80022da:	4b10      	ldr	r3, [pc, #64]	; (800231c <kalibracja_acc+0x174>)
 80022dc:	edc3 7a00 	vstr	s15, [r3]

	return acc_calibr;
 80022e0:	4b0e      	ldr	r3, [pc, #56]	; (800231c <kalibracja_acc+0x174>)
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	ee07 3a90 	vmov	s15, r3
}
 80022e8:	eeb0 0a67 	vmov.f32	s0, s15
 80022ec:	3710      	adds	r7, #16
 80022ee:	46bd      	mov	sp, r7
 80022f0:	bdb0      	pop	{r4, r5, r7, pc}
 80022f2:	bf00      	nop
 80022f4:	f3af 8000 	nop.w
 80022f8:	54442d18 	.word	0x54442d18
 80022fc:	400921fb 	.word	0x400921fb
 8002300:	51eb851f 	.word	0x51eb851f
 8002304:	40020800 	.word	0x40020800
 8002308:	200002ec 	.word	0x200002ec
 800230c:	2000021e 	.word	0x2000021e
 8002310:	20000220 	.word	0x20000220
 8002314:	20000222 	.word	0x20000222
 8002318:	c0668000 	.word	0xc0668000
 800231c:	20000230 	.word	0x20000230
 8002320:	459c4000 	.word	0x459c4000

08002324 <kalibracja_gyro>:

float kalibracja_gyro(void) {
 8002324:	b580      	push	{r7, lr}
 8002326:	b088      	sub	sp, #32
 8002328:	af04      	add	r7, sp, #16
	for (int i = 0; i < 5000; i++) {
 800232a:	2300      	movs	r3, #0
 800232c:	60fb      	str	r3, [r7, #12]
 800232e:	e04c      	b.n	80023ca <kalibracja_gyro+0xa6>
		if (i % 400 == 0)
 8002330:	68fa      	ldr	r2, [r7, #12]
 8002332:	4b32      	ldr	r3, [pc, #200]	; (80023fc <kalibracja_gyro+0xd8>)
 8002334:	fb83 1302 	smull	r1, r3, r3, r2
 8002338:	11d9      	asrs	r1, r3, #7
 800233a:	17d3      	asrs	r3, r2, #31
 800233c:	1acb      	subs	r3, r1, r3
 800233e:	f44f 71c8 	mov.w	r1, #400	; 0x190
 8002342:	fb01 f303 	mul.w	r3, r1, r3
 8002346:	1ad3      	subs	r3, r2, r3
 8002348:	2b00      	cmp	r3, #0
 800234a:	d104      	bne.n	8002356 <kalibracja_gyro+0x32>
			HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin); //migająca dioda - informacja o procesie kalibracji
 800234c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002350:	482b      	ldr	r0, [pc, #172]	; (8002400 <kalibracja_gyro+0xdc>)
 8002352:	f002 fafc 	bl	800494e <HAL_GPIO_TogglePin>

		uint8_t i2c_data[6];
		HAL_I2C_Mem_Read(mpuI2C, MPU6050_ADDR, GYRO_XOUT_H, 1, i2c_data, 6,
 8002356:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800235a:	9302      	str	r3, [sp, #8]
 800235c:	2306      	movs	r3, #6
 800235e:	9301      	str	r3, [sp, #4]
 8002360:	1d3b      	adds	r3, r7, #4
 8002362:	9300      	str	r3, [sp, #0]
 8002364:	2301      	movs	r3, #1
 8002366:	2243      	movs	r2, #67	; 0x43
 8002368:	21d0      	movs	r1, #208	; 0xd0
 800236a:	4826      	ldr	r0, [pc, #152]	; (8002404 <kalibracja_gyro+0xe0>)
 800236c:	f002 fd48 	bl	8004e00 <HAL_I2C_Mem_Read>
				1000);

		Gyro_X_RAW = (int16_t) (i2c_data[0] << 8 | i2c_data[1]);
 8002370:	793b      	ldrb	r3, [r7, #4]
 8002372:	021b      	lsls	r3, r3, #8
 8002374:	b21a      	sxth	r2, r3
 8002376:	797b      	ldrb	r3, [r7, #5]
 8002378:	b21b      	sxth	r3, r3
 800237a:	4313      	orrs	r3, r2
 800237c:	b21a      	sxth	r2, r3
 800237e:	4b22      	ldr	r3, [pc, #136]	; (8002408 <kalibracja_gyro+0xe4>)
 8002380:	801a      	strh	r2, [r3, #0]
		Gyro_Y_RAW = (int16_t) (i2c_data[2] << 8 | i2c_data[3]);
 8002382:	79bb      	ldrb	r3, [r7, #6]
 8002384:	021b      	lsls	r3, r3, #8
 8002386:	b21a      	sxth	r2, r3
 8002388:	79fb      	ldrb	r3, [r7, #7]
 800238a:	b21b      	sxth	r3, r3
 800238c:	4313      	orrs	r3, r2
 800238e:	b21a      	sxth	r2, r3
 8002390:	4b1e      	ldr	r3, [pc, #120]	; (800240c <kalibracja_gyro+0xe8>)
 8002392:	801a      	strh	r2, [r3, #0]
		Gyro_Z_RAW = (int16_t) (i2c_data[4] << 8 | i2c_data[5]);
 8002394:	7a3b      	ldrb	r3, [r7, #8]
 8002396:	021b      	lsls	r3, r3, #8
 8002398:	b21a      	sxth	r2, r3
 800239a:	7a7b      	ldrb	r3, [r7, #9]
 800239c:	b21b      	sxth	r3, r3
 800239e:	4313      	orrs	r3, r2
 80023a0:	b21a      	sxth	r2, r3
 80023a2:	4b1b      	ldr	r3, [pc, #108]	; (8002410 <kalibracja_gyro+0xec>)
 80023a4:	801a      	strh	r2, [r3, #0]
		gyro_calibr += Gyro_Y_RAW;
 80023a6:	4b19      	ldr	r3, [pc, #100]	; (800240c <kalibracja_gyro+0xe8>)
 80023a8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80023ac:	ee07 3a90 	vmov	s15, r3
 80023b0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80023b4:	4b17      	ldr	r3, [pc, #92]	; (8002414 <kalibracja_gyro+0xf0>)
 80023b6:	edd3 7a00 	vldr	s15, [r3]
 80023ba:	ee77 7a27 	vadd.f32	s15, s14, s15
 80023be:	4b15      	ldr	r3, [pc, #84]	; (8002414 <kalibracja_gyro+0xf0>)
 80023c0:	edc3 7a00 	vstr	s15, [r3]
	for (int i = 0; i < 5000; i++) {
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	3301      	adds	r3, #1
 80023c8:	60fb      	str	r3, [r7, #12]
 80023ca:	68fb      	ldr	r3, [r7, #12]
 80023cc:	f241 3287 	movw	r2, #4999	; 0x1387
 80023d0:	4293      	cmp	r3, r2
 80023d2:	ddad      	ble.n	8002330 <kalibracja_gyro+0xc>

	}
	gyro_calibr /= 5000; //wartosc srednia
 80023d4:	4b0f      	ldr	r3, [pc, #60]	; (8002414 <kalibracja_gyro+0xf0>)
 80023d6:	ed93 7a00 	vldr	s14, [r3]
 80023da:	eddf 6a0f 	vldr	s13, [pc, #60]	; 8002418 <kalibracja_gyro+0xf4>
 80023de:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80023e2:	4b0c      	ldr	r3, [pc, #48]	; (8002414 <kalibracja_gyro+0xf0>)
 80023e4:	edc3 7a00 	vstr	s15, [r3]

	return gyro_calibr;
 80023e8:	4b0a      	ldr	r3, [pc, #40]	; (8002414 <kalibracja_gyro+0xf0>)
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	ee07 3a90 	vmov	s15, r3
}
 80023f0:	eeb0 0a67 	vmov.f32	s0, s15
 80023f4:	3710      	adds	r7, #16
 80023f6:	46bd      	mov	sp, r7
 80023f8:	bd80      	pop	{r7, pc}
 80023fa:	bf00      	nop
 80023fc:	51eb851f 	.word	0x51eb851f
 8002400:	40020800 	.word	0x40020800
 8002404:	200002ec 	.word	0x200002ec
 8002408:	20000224 	.word	0x20000224
 800240c:	20000226 	.word	0x20000226
 8002410:	20000228 	.word	0x20000228
 8002414:	2000022c 	.word	0x2000022c
 8002418:	459c4000 	.word	0x459c4000
 800241c:	00000000 	.word	0x00000000

08002420 <pid_calculations>:

float e_n = 0;
float output = 0;

float pid_calculations(float angle, float *suma_e_n, float *poprzedni_e_n,
		float *auto_balance, float steering_angle, int16_t V_bok_apar) {
 8002420:	b5b0      	push	{r4, r5, r7, lr}
 8002422:	b088      	sub	sp, #32
 8002424:	af00      	add	r7, sp, #0
 8002426:	ed87 0a05 	vstr	s0, [r7, #20]
 800242a:	6138      	str	r0, [r7, #16]
 800242c:	60f9      	str	r1, [r7, #12]
 800242e:	60ba      	str	r2, [r7, #8]
 8002430:	edc7 0a01 	vstr	s1, [r7, #4]
 8002434:	807b      	strh	r3, [r7, #2]

	float potentiometer = potentiometer_value();
 8002436:	f7fe feb1 	bl	800119c <potentiometer_value>
 800243a:	ed87 0a07 	vstr	s0, [r7, #28]
	//definicja uchybu - aktualny kat odjac kat zadany
	e_n = (theta_ref - steering_angle) - angle - potentiometer - *auto_balance;
 800243e:	ed9f 7a8c 	vldr	s14, [pc, #560]	; 8002670 <pid_calculations+0x250>
 8002442:	edd7 7a01 	vldr	s15, [r7, #4]
 8002446:	ee37 7a67 	vsub.f32	s14, s14, s15
 800244a:	edd7 7a05 	vldr	s15, [r7, #20]
 800244e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002452:	edd7 7a07 	vldr	s15, [r7, #28]
 8002456:	ee37 7a67 	vsub.f32	s14, s14, s15
 800245a:	68bb      	ldr	r3, [r7, #8]
 800245c:	edd3 7a00 	vldr	s15, [r3]
 8002460:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002464:	4b83      	ldr	r3, [pc, #524]	; (8002674 <pid_calculations+0x254>)
 8002466:	edc3 7a00 	vstr	s15, [r3]
	//Obliczenie i ograniczenie sumy wszystkich błędów
	*suma_e_n += e_n;
 800246a:	693b      	ldr	r3, [r7, #16]
 800246c:	ed93 7a00 	vldr	s14, [r3]
 8002470:	4b80      	ldr	r3, [pc, #512]	; (8002674 <pid_calculations+0x254>)
 8002472:	edd3 7a00 	vldr	s15, [r3]
 8002476:	ee77 7a27 	vadd.f32	s15, s14, s15
 800247a:	693b      	ldr	r3, [r7, #16]
 800247c:	edc3 7a00 	vstr	s15, [r3]
	if (*suma_e_n > ograniczenie_regulatora)
 8002480:	693b      	ldr	r3, [r7, #16]
 8002482:	edd3 7a00 	vldr	s15, [r3]
 8002486:	ed9f 7a7c 	vldr	s14, [pc, #496]	; 8002678 <pid_calculations+0x258>
 800248a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800248e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002492:	dd03      	ble.n	800249c <pid_calculations+0x7c>
		*suma_e_n = ograniczenie_regulatora;
 8002494:	693b      	ldr	r3, [r7, #16]
 8002496:	4a79      	ldr	r2, [pc, #484]	; (800267c <pid_calculations+0x25c>)
 8002498:	601a      	str	r2, [r3, #0]
 800249a:	e00c      	b.n	80024b6 <pid_calculations+0x96>
	else if (*suma_e_n < -ograniczenie_regulatora)
 800249c:	693b      	ldr	r3, [r7, #16]
 800249e:	edd3 7a00 	vldr	s15, [r3]
 80024a2:	ed9f 7a77 	vldr	s14, [pc, #476]	; 8002680 <pid_calculations+0x260>
 80024a6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80024aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80024ae:	d502      	bpl.n	80024b6 <pid_calculations+0x96>
		*suma_e_n = -ograniczenie_regulatora;
 80024b0:	693b      	ldr	r3, [r7, #16]
 80024b2:	4a74      	ldr	r2, [pc, #464]	; (8002684 <pid_calculations+0x264>)
 80024b4:	601a      	str	r2, [r3, #0]
	//PID
	output = k_p * e_n + k_i * *suma_e_n + k_d * (e_n - *poprzedni_e_n);
 80024b6:	4b6f      	ldr	r3, [pc, #444]	; (8002674 <pid_calculations+0x254>)
 80024b8:	edd3 7a00 	vldr	s15, [r3]
 80024bc:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 80024c0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80024c4:	ee17 0a90 	vmov	r0, s15
 80024c8:	f7fe f846 	bl	8000558 <__aeabi_f2d>
 80024cc:	4604      	mov	r4, r0
 80024ce:	460d      	mov	r5, r1
 80024d0:	693b      	ldr	r3, [r7, #16]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	4618      	mov	r0, r3
 80024d6:	f7fe f83f 	bl	8000558 <__aeabi_f2d>
 80024da:	a361      	add	r3, pc, #388	; (adr r3, 8002660 <pid_calculations+0x240>)
 80024dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80024e0:	f7fe f892 	bl	8000608 <__aeabi_dmul>
 80024e4:	4602      	mov	r2, r0
 80024e6:	460b      	mov	r3, r1
 80024e8:	4620      	mov	r0, r4
 80024ea:	4629      	mov	r1, r5
 80024ec:	f7fd fed6 	bl	800029c <__adddf3>
 80024f0:	4602      	mov	r2, r0
 80024f2:	460b      	mov	r3, r1
 80024f4:	4614      	mov	r4, r2
 80024f6:	461d      	mov	r5, r3
 80024f8:	4b5e      	ldr	r3, [pc, #376]	; (8002674 <pid_calculations+0x254>)
 80024fa:	ed93 7a00 	vldr	s14, [r3]
 80024fe:	68fb      	ldr	r3, [r7, #12]
 8002500:	edd3 7a00 	vldr	s15, [r3]
 8002504:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002508:	ed9f 7a5f 	vldr	s14, [pc, #380]	; 8002688 <pid_calculations+0x268>
 800250c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002510:	ee17 0a90 	vmov	r0, s15
 8002514:	f7fe f820 	bl	8000558 <__aeabi_f2d>
 8002518:	4602      	mov	r2, r0
 800251a:	460b      	mov	r3, r1
 800251c:	4620      	mov	r0, r4
 800251e:	4629      	mov	r1, r5
 8002520:	f7fd febc 	bl	800029c <__adddf3>
 8002524:	4602      	mov	r2, r0
 8002526:	460b      	mov	r3, r1
 8002528:	4610      	mov	r0, r2
 800252a:	4619      	mov	r1, r3
 800252c:	f7fe fb44 	bl	8000bb8 <__aeabi_d2f>
 8002530:	4603      	mov	r3, r0
 8002532:	4a56      	ldr	r2, [pc, #344]	; (800268c <pid_calculations+0x26c>)
 8002534:	6013      	str	r3, [r2, #0]

	//ograniczenie wyjścia PID
	if (output > ograniczenie_regulatora)
 8002536:	4b55      	ldr	r3, [pc, #340]	; (800268c <pid_calculations+0x26c>)
 8002538:	edd3 7a00 	vldr	s15, [r3]
 800253c:	ed9f 7a4e 	vldr	s14, [pc, #312]	; 8002678 <pid_calculations+0x258>
 8002540:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002544:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002548:	dd03      	ble.n	8002552 <pid_calculations+0x132>
		output = ograniczenie_regulatora;
 800254a:	4b50      	ldr	r3, [pc, #320]	; (800268c <pid_calculations+0x26c>)
 800254c:	4a4b      	ldr	r2, [pc, #300]	; (800267c <pid_calculations+0x25c>)
 800254e:	601a      	str	r2, [r3, #0]
 8002550:	e00c      	b.n	800256c <pid_calculations+0x14c>
	else if (output < -ograniczenie_regulatora)
 8002552:	4b4e      	ldr	r3, [pc, #312]	; (800268c <pid_calculations+0x26c>)
 8002554:	edd3 7a00 	vldr	s15, [r3]
 8002558:	ed9f 7a49 	vldr	s14, [pc, #292]	; 8002680 <pid_calculations+0x260>
 800255c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002560:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002564:	d502      	bpl.n	800256c <pid_calculations+0x14c>
		output = -ograniczenie_regulatora;
 8002566:	4b49      	ldr	r3, [pc, #292]	; (800268c <pid_calculations+0x26c>)
 8002568:	4a46      	ldr	r2, [pc, #280]	; (8002684 <pid_calculations+0x264>)
 800256a:	601a      	str	r2, [r3, #0]

	//Zapamiętanie ostatniego błędu
	*poprzedni_e_n = e_n;
 800256c:	4b41      	ldr	r3, [pc, #260]	; (8002674 <pid_calculations+0x254>)
 800256e:	681a      	ldr	r2, [r3, #0]
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	601a      	str	r2, [r3, #0]

	//przełącznik histerezowy (zapobiega ciągłym próbom regulacji w pobliżu theta_ref)
//	if (output < theta_ref + 0.1 && output > theta_ref - 0.1)
//		output = 0;
	//The self balancing point is adjusted when there is not forward or backwards movement from the transmitter. This way the robot will always find it's balancing point
	if (steering_angle == 0) {                 //If the setpoint is zero degrees
 8002574:	edd7 7a01 	vldr	s15, [r7, #4]
 8002578:	eef5 7a40 	vcmp.f32	s15, #0.0
 800257c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002580:	d136      	bne.n	80025f0 <pid_calculations+0x1d0>
		if (output < 0)
 8002582:	4b42      	ldr	r3, [pc, #264]	; (800268c <pid_calculations+0x26c>)
 8002584:	edd3 7a00 	vldr	s15, [r3]
 8002588:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800258c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002590:	d513      	bpl.n	80025ba <pid_calculations+0x19a>
			*auto_balance += 0.003; //Increase the self_balance_pid_setpoint if the robot is still moving forewards
 8002592:	68bb      	ldr	r3, [r7, #8]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	4618      	mov	r0, r3
 8002598:	f7fd ffde 	bl	8000558 <__aeabi_f2d>
 800259c:	a332      	add	r3, pc, #200	; (adr r3, 8002668 <pid_calculations+0x248>)
 800259e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025a2:	f7fd fe7b 	bl	800029c <__adddf3>
 80025a6:	4602      	mov	r2, r0
 80025a8:	460b      	mov	r3, r1
 80025aa:	4610      	mov	r0, r2
 80025ac:	4619      	mov	r1, r3
 80025ae:	f7fe fb03 	bl	8000bb8 <__aeabi_d2f>
 80025b2:	4602      	mov	r2, r0
 80025b4:	68bb      	ldr	r3, [r7, #8]
 80025b6:	601a      	str	r2, [r3, #0]
 80025b8:	e01a      	b.n	80025f0 <pid_calculations+0x1d0>
		else if (output > 0)
 80025ba:	4b34      	ldr	r3, [pc, #208]	; (800268c <pid_calculations+0x26c>)
 80025bc:	edd3 7a00 	vldr	s15, [r3]
 80025c0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80025c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80025c8:	dd12      	ble.n	80025f0 <pid_calculations+0x1d0>
			*auto_balance -= 0.003; //Decrease the self_balance_pid_setpoint if the robot is still moving backwards
 80025ca:	68bb      	ldr	r3, [r7, #8]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	4618      	mov	r0, r3
 80025d0:	f7fd ffc2 	bl	8000558 <__aeabi_f2d>
 80025d4:	a324      	add	r3, pc, #144	; (adr r3, 8002668 <pid_calculations+0x248>)
 80025d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025da:	f7fd fe5d 	bl	8000298 <__aeabi_dsub>
 80025de:	4602      	mov	r2, r0
 80025e0:	460b      	mov	r3, r1
 80025e2:	4610      	mov	r0, r2
 80025e4:	4619      	mov	r1, r3
 80025e6:	f7fe fae7 	bl	8000bb8 <__aeabi_d2f>
 80025ea:	4602      	mov	r2, r0
 80025ec:	68bb      	ldr	r3, [r7, #8]
 80025ee:	601a      	str	r2, [r3, #0]
	}
	if (V_bok_apar < 1520 && V_bok_apar > 1480) {
 80025f0:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80025f4:	f5b3 6fbe 	cmp.w	r3, #1520	; 0x5f0
 80025f8:	da29      	bge.n	800264e <pid_calculations+0x22e>
 80025fa:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80025fe:	f5b3 6fb9 	cmp.w	r3, #1480	; 0x5c8
 8002602:	dd24      	ble.n	800264e <pid_calculations+0x22e>
		if (output > 0)
 8002604:	4b21      	ldr	r3, [pc, #132]	; (800268c <pid_calculations+0x26c>)
 8002606:	edd3 7a00 	vldr	s15, [r3]
 800260a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800260e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002612:	dd0a      	ble.n	800262a <pid_calculations+0x20a>
			output = output + 40;
 8002614:	4b1d      	ldr	r3, [pc, #116]	; (800268c <pid_calculations+0x26c>)
 8002616:	edd3 7a00 	vldr	s15, [r3]
 800261a:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 8002690 <pid_calculations+0x270>
 800261e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002622:	4b1a      	ldr	r3, [pc, #104]	; (800268c <pid_calculations+0x26c>)
 8002624:	edc3 7a00 	vstr	s15, [r3]
 8002628:	e011      	b.n	800264e <pid_calculations+0x22e>
		else if (output < 0)
 800262a:	4b18      	ldr	r3, [pc, #96]	; (800268c <pid_calculations+0x26c>)
 800262c:	edd3 7a00 	vldr	s15, [r3]
 8002630:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002634:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002638:	d509      	bpl.n	800264e <pid_calculations+0x22e>
			output = output - 40;
 800263a:	4b14      	ldr	r3, [pc, #80]	; (800268c <pid_calculations+0x26c>)
 800263c:	edd3 7a00 	vldr	s15, [r3]
 8002640:	ed9f 7a13 	vldr	s14, [pc, #76]	; 8002690 <pid_calculations+0x270>
 8002644:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002648:	4b10      	ldr	r3, [pc, #64]	; (800268c <pid_calculations+0x26c>)
 800264a:	edc3 7a00 	vstr	s15, [r3]
	}
	return output;
 800264e:	4b0f      	ldr	r3, [pc, #60]	; (800268c <pid_calculations+0x26c>)
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	ee07 3a90 	vmov	s15, r3
}
 8002656:	eeb0 0a67 	vmov.f32	s0, s15
 800265a:	3720      	adds	r7, #32
 800265c:	46bd      	mov	sp, r7
 800265e:	bdb0      	pop	{r4, r5, r7, pc}
 8002660:	9999999a 	.word	0x9999999a
 8002664:	3fc99999 	.word	0x3fc99999
 8002668:	bc6a7efa 	.word	0xbc6a7efa
 800266c:	3f689374 	.word	0x3f689374
 8002670:	42aa0000 	.word	0x42aa0000
 8002674:	20000238 	.word	0x20000238
 8002678:	43c80000 	.word	0x43c80000
 800267c:	43c80000 	.word	0x43c80000
 8002680:	c3c80000 	.word	0xc3c80000
 8002684:	c3c80000 	.word	0xc3c80000
 8002688:	449c4000 	.word	0x449c4000
 800268c:	2000023c 	.word	0x2000023c
 8002690:	42200000 	.word	0x42200000

08002694 <camera_angle>:
 *      Author: Damian
 */

#include "servo.h"

void camera_angle(float angle) {
 8002694:	b580      	push	{r7, lr}
 8002696:	b086      	sub	sp, #24
 8002698:	af02      	add	r7, sp, #8
 800269a:	ed87 0a01 	vstr	s0, [r7, #4]
	int32_t value;
	if (angle < 1)
 800269e:	edd7 7a01 	vldr	s15, [r7, #4]
 80026a2:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80026a6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80026aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80026ae:	d502      	bpl.n	80026b6 <camera_angle+0x22>
		angle = 0;
 80026b0:	f04f 0300 	mov.w	r3, #0
 80026b4:	607b      	str	r3, [r7, #4]
	if (angle >= 90)
 80026b6:	edd7 7a01 	vldr	s15, [r7, #4]
 80026ba:	ed9f 7a10 	vldr	s14, [pc, #64]	; 80026fc <camera_angle+0x68>
 80026be:	eef4 7ac7 	vcmpe.f32	s15, s14
 80026c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80026c6:	db01      	blt.n	80026cc <camera_angle+0x38>
		angle = 90;
 80026c8:	4b0d      	ldr	r3, [pc, #52]	; (8002700 <camera_angle+0x6c>)
 80026ca:	607b      	str	r3, [r7, #4]
	value = map(angle, 0, 90, 950, 1750);
 80026cc:	edd7 7a01 	vldr	s15, [r7, #4]
 80026d0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80026d4:	f240 63d6 	movw	r3, #1750	; 0x6d6
 80026d8:	9300      	str	r3, [sp, #0]
 80026da:	f240 33b6 	movw	r3, #950	; 0x3b6
 80026de:	225a      	movs	r2, #90	; 0x5a
 80026e0:	2100      	movs	r1, #0
 80026e2:	ee17 0a90 	vmov	r0, s15
 80026e6:	f7fe fd0f 	bl	8001108 <map>
 80026ea:	60f8      	str	r0, [r7, #12]
	__HAL_TIM_SET_COMPARE(servoTIM, TIM_CHANNEL_1, value);
 80026ec:	4b05      	ldr	r3, [pc, #20]	; (8002704 <camera_angle+0x70>)
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	68fa      	ldr	r2, [r7, #12]
 80026f2:	635a      	str	r2, [r3, #52]	; 0x34
}
 80026f4:	bf00      	nop
 80026f6:	3710      	adds	r7, #16
 80026f8:	46bd      	mov	sp, r7
 80026fa:	bd80      	pop	{r7, pc}
 80026fc:	42b40000 	.word	0x42b40000
 8002700:	42b40000 	.word	0x42b40000
 8002704:	2000039c 	.word	0x2000039c

08002708 <horizontal_control>:
int16_t VR_out = 0;
int16_t V_nierownosc = 0;



void horizontal_control(int16_t V_bok_apar, int16_t V_apar, int16_t V_max_apar, int16_t Fi_max_apar, int16_t Relay_SW) {
 8002708:	b590      	push	{r4, r7, lr}
 800270a:	b085      	sub	sp, #20
 800270c:	af02      	add	r7, sp, #8
 800270e:	4604      	mov	r4, r0
 8002710:	4608      	mov	r0, r1
 8002712:	4611      	mov	r1, r2
 8002714:	461a      	mov	r2, r3
 8002716:	4623      	mov	r3, r4
 8002718:	80fb      	strh	r3, [r7, #6]
 800271a:	4603      	mov	r3, r0
 800271c:	80bb      	strh	r3, [r7, #4]
 800271e:	460b      	mov	r3, r1
 8002720:	807b      	strh	r3, [r7, #2]
 8002722:	4613      	mov	r3, r2
 8002724:	803b      	strh	r3, [r7, #0]

	V_max = map(V_max_apar, 1000, 2000, 0, 400);
 8002726:	f9b7 0002 	ldrsh.w	r0, [r7, #2]
 800272a:	f44f 73c8 	mov.w	r3, #400	; 0x190
 800272e:	9300      	str	r3, [sp, #0]
 8002730:	2300      	movs	r3, #0
 8002732:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8002736:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800273a:	f7fe fce5 	bl	8001108 <map>
 800273e:	4603      	mov	r3, r0
 8002740:	b21a      	sxth	r2, r3
 8002742:	4b44      	ldr	r3, [pc, #272]	; (8002854 <horizontal_control+0x14c>)
 8002744:	801a      	strh	r2, [r3, #0]
	//                                      / tu jest wartocm maskymalnej rotacji
	Fi_max = map(Fi_max_apar, 1000, 2000, 0, 200);
 8002746:	f9b7 0000 	ldrsh.w	r0, [r7]
 800274a:	23c8      	movs	r3, #200	; 0xc8
 800274c:	9300      	str	r3, [sp, #0]
 800274e:	2300      	movs	r3, #0
 8002750:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8002754:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8002758:	f7fe fcd6 	bl	8001108 <map>
 800275c:	4603      	mov	r3, r0
 800275e:	b21a      	sxth	r2, r3
 8002760:	4b3d      	ldr	r3, [pc, #244]	; (8002858 <horizontal_control+0x150>)
 8002762:	801a      	strh	r2, [r3, #0]

	if ((Relay_SW > 1900) && (Relay_SW < 2100)) {
 8002764:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8002768:	f240 726c 	movw	r2, #1900	; 0x76c
 800276c:	4293      	cmp	r3, r2
 800276e:	dd09      	ble.n	8002784 <horizontal_control+0x7c>
 8002770:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8002774:	f640 0233 	movw	r2, #2099	; 0x833
 8002778:	4293      	cmp	r3, r2
 800277a:	dc03      	bgt.n	8002784 <horizontal_control+0x7c>
		Jazda = 1;
 800277c:	4b37      	ldr	r3, [pc, #220]	; (800285c <horizontal_control+0x154>)
 800277e:	2201      	movs	r2, #1
 8002780:	801a      	strh	r2, [r3, #0]
 8002782:	e002      	b.n	800278a <horizontal_control+0x82>
	} else {
		Jazda = 0;
 8002784:	4b35      	ldr	r3, [pc, #212]	; (800285c <horizontal_control+0x154>)
 8002786:	2200      	movs	r2, #0
 8002788:	801a      	strh	r2, [r3, #0]
	}

	if (Jazda == 1) {
 800278a:	4b34      	ldr	r3, [pc, #208]	; (800285c <horizontal_control+0x154>)
 800278c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002790:	2b01      	cmp	r3, #1
 8002792:	d12b      	bne.n	80027ec <horizontal_control+0xe4>
		Robot_V = -map(V_apar, 1000, 2000, -V_max, V_max);
 8002794:	f9b7 0004 	ldrsh.w	r0, [r7, #4]
 8002798:	4b2e      	ldr	r3, [pc, #184]	; (8002854 <horizontal_control+0x14c>)
 800279a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800279e:	425b      	negs	r3, r3
 80027a0:	4a2c      	ldr	r2, [pc, #176]	; (8002854 <horizontal_control+0x14c>)
 80027a2:	f9b2 2000 	ldrsh.w	r2, [r2]
 80027a6:	9200      	str	r2, [sp, #0]
 80027a8:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 80027ac:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80027b0:	f7fe fcaa 	bl	8001108 <map>
 80027b4:	4603      	mov	r3, r0
 80027b6:	b29b      	uxth	r3, r3
 80027b8:	425b      	negs	r3, r3
 80027ba:	b29b      	uxth	r3, r3
 80027bc:	b21a      	sxth	r2, r3
 80027be:	4b28      	ldr	r3, [pc, #160]	; (8002860 <horizontal_control+0x158>)
 80027c0:	801a      	strh	r2, [r3, #0]
		Robot_Fi = map(V_bok_apar, 1000, 2000, -Fi_max, Fi_max);
 80027c2:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 80027c6:	4b24      	ldr	r3, [pc, #144]	; (8002858 <horizontal_control+0x150>)
 80027c8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80027cc:	425b      	negs	r3, r3
 80027ce:	4a22      	ldr	r2, [pc, #136]	; (8002858 <horizontal_control+0x150>)
 80027d0:	f9b2 2000 	ldrsh.w	r2, [r2]
 80027d4:	9200      	str	r2, [sp, #0]
 80027d6:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 80027da:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80027de:	f7fe fc93 	bl	8001108 <map>
 80027e2:	4603      	mov	r3, r0
 80027e4:	b21a      	sxth	r2, r3
 80027e6:	4b1f      	ldr	r3, [pc, #124]	; (8002864 <horizontal_control+0x15c>)
 80027e8:	801a      	strh	r2, [r3, #0]
 80027ea:	e005      	b.n	80027f8 <horizontal_control+0xf0>
	} else {
		Robot_V = 0;
 80027ec:	4b1c      	ldr	r3, [pc, #112]	; (8002860 <horizontal_control+0x158>)
 80027ee:	2200      	movs	r2, #0
 80027f0:	801a      	strh	r2, [r3, #0]
		Robot_Fi = 0;
 80027f2:	4b1c      	ldr	r3, [pc, #112]	; (8002864 <horizontal_control+0x15c>)
 80027f4:	2200      	movs	r2, #0
 80027f6:	801a      	strh	r2, [r3, #0]
	}
	if ((Robot_V < 5) && (Robot_V > -5))
 80027f8:	4b19      	ldr	r3, [pc, #100]	; (8002860 <horizontal_control+0x158>)
 80027fa:	f9b3 3000 	ldrsh.w	r3, [r3]
 80027fe:	2b04      	cmp	r3, #4
 8002800:	dc08      	bgt.n	8002814 <horizontal_control+0x10c>
 8002802:	4b17      	ldr	r3, [pc, #92]	; (8002860 <horizontal_control+0x158>)
 8002804:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002808:	f113 0f04 	cmn.w	r3, #4
 800280c:	db02      	blt.n	8002814 <horizontal_control+0x10c>
		Robot_V = 0;
 800280e:	4b14      	ldr	r3, [pc, #80]	; (8002860 <horizontal_control+0x158>)
 8002810:	2200      	movs	r2, #0
 8002812:	801a      	strh	r2, [r3, #0]
	if ((Robot_Fi < 5) && (Robot_Fi > -5))
 8002814:	4b13      	ldr	r3, [pc, #76]	; (8002864 <horizontal_control+0x15c>)
 8002816:	f9b3 3000 	ldrsh.w	r3, [r3]
 800281a:	2b04      	cmp	r3, #4
 800281c:	dc08      	bgt.n	8002830 <horizontal_control+0x128>
 800281e:	4b11      	ldr	r3, [pc, #68]	; (8002864 <horizontal_control+0x15c>)
 8002820:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002824:	f113 0f04 	cmn.w	r3, #4
 8002828:	db02      	blt.n	8002830 <horizontal_control+0x128>
		Robot_Fi = 0;
 800282a:	4b0e      	ldr	r3, [pc, #56]	; (8002864 <horizontal_control+0x15c>)
 800282c:	2200      	movs	r2, #0
 800282e:	801a      	strh	r2, [r3, #0]

	Send(Robot_Fi, Robot_V);
 8002830:	4b0c      	ldr	r3, [pc, #48]	; (8002864 <horizontal_control+0x15c>)
 8002832:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002836:	4a0a      	ldr	r2, [pc, #40]	; (8002860 <horizontal_control+0x158>)
 8002838:	f9b2 2000 	ldrsh.w	r2, [r2]
 800283c:	4611      	mov	r1, r2
 800283e:	4618      	mov	r0, r3
 8002840:	f7fe fd84 	bl	800134c <Send>
	HAL_Delay(7);//need wait a little before next usage, may reduce later (should be at least 7 ms)
 8002844:	2007      	movs	r0, #7
 8002846:	f000 fde7 	bl	8003418 <HAL_Delay>
}
 800284a:	bf00      	nop
 800284c:	370c      	adds	r7, #12
 800284e:	46bd      	mov	sp, r7
 8002850:	bd90      	pop	{r4, r7, pc}
 8002852:	bf00      	nop
 8002854:	20000246 	.word	0x20000246
 8002858:	20000248 	.word	0x20000248
 800285c:	20000240 	.word	0x20000240
 8002860:	20000242 	.word	0x20000242
 8002864:	20000244 	.word	0x20000244

08002868 <vertical_control>:

float pid_output = 0, suma_e_n = 0, steering_angle = 0, poprzedni_e_n = 0,
		auto_balance = 0;
int start;
int8_t vertical_control(int16_t V_bok_apar, int16_t V_apar, int16_t V_max_apar, int16_t Fi_max_apar, int16_t Relay_SW, int16_t balancing_mode, float angle) {
 8002868:	b590      	push	{r4, r7, lr}
 800286a:	b087      	sub	sp, #28
 800286c:	af02      	add	r7, sp, #8
 800286e:	4604      	mov	r4, r0
 8002870:	4608      	mov	r0, r1
 8002872:	4611      	mov	r1, r2
 8002874:	461a      	mov	r2, r3
 8002876:	ed87 0a01 	vstr	s0, [r7, #4]
 800287a:	4623      	mov	r3, r4
 800287c:	81fb      	strh	r3, [r7, #14]
 800287e:	4603      	mov	r3, r0
 8002880:	81bb      	strh	r3, [r7, #12]
 8002882:	460b      	mov	r3, r1
 8002884:	817b      	strh	r3, [r7, #10]
 8002886:	4613      	mov	r3, r2
 8002888:	813b      	strh	r3, [r7, #8]

	V_max = map(V_max_apar, 1000, 2000, 0, 7); //zadawany kat
 800288a:	f9b7 000a 	ldrsh.w	r0, [r7, #10]
 800288e:	2307      	movs	r3, #7
 8002890:	9300      	str	r3, [sp, #0]
 8002892:	2300      	movs	r3, #0
 8002894:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8002898:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800289c:	f7fe fc34 	bl	8001108 <map>
 80028a0:	4603      	mov	r3, r0
 80028a2:	b21a      	sxth	r2, r3
 80028a4:	4b76      	ldr	r3, [pc, #472]	; (8002a80 <vertical_control+0x218>)
 80028a6:	801a      	strh	r2, [r3, #0]
	//                                      / tu jest wartocm maskymalnej rotacji
	Fi_max = map(Fi_max_apar, 1000, 2000, 0, 200);
 80028a8:	f9b7 0008 	ldrsh.w	r0, [r7, #8]
 80028ac:	23c8      	movs	r3, #200	; 0xc8
 80028ae:	9300      	str	r3, [sp, #0]
 80028b0:	2300      	movs	r3, #0
 80028b2:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 80028b6:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80028ba:	f7fe fc25 	bl	8001108 <map>
 80028be:	4603      	mov	r3, r0
 80028c0:	b21a      	sxth	r2, r3
 80028c2:	4b70      	ldr	r3, [pc, #448]	; (8002a84 <vertical_control+0x21c>)
 80028c4:	801a      	strh	r2, [r3, #0]

	steering_angle = mapfloat((float) V_apar, 1000, 2000, (float) -V_max,
 80028c6:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80028ca:	ee07 3a90 	vmov	s15, r3
 80028ce:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80028d2:	4b6b      	ldr	r3, [pc, #428]	; (8002a80 <vertical_control+0x218>)
 80028d4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80028d8:	425b      	negs	r3, r3
 80028da:	ee07 3a10 	vmov	s14, r3
 80028de:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80028e2:	4b67      	ldr	r3, [pc, #412]	; (8002a80 <vertical_control+0x218>)
 80028e4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80028e8:	ee06 3a90 	vmov	s13, r3
 80028ec:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 80028f0:	eeb0 2a66 	vmov.f32	s4, s13
 80028f4:	eef0 1a47 	vmov.f32	s3, s14
 80028f8:	ed9f 1a63 	vldr	s2, [pc, #396]	; 8002a88 <vertical_control+0x220>
 80028fc:	eddf 0a63 	vldr	s1, [pc, #396]	; 8002a8c <vertical_control+0x224>
 8002900:	eeb0 0a67 	vmov.f32	s0, s15
 8002904:	f7fe fc1c 	bl	8001140 <mapfloat>
 8002908:	eef0 7a40 	vmov.f32	s15, s0
 800290c:	4b60      	ldr	r3, [pc, #384]	; (8002a90 <vertical_control+0x228>)
 800290e:	edc3 7a00 	vstr	s15, [r3]
			(float) V_max);
	pid_output = pid_calculations(angle, &suma_e_n, &poprzedni_e_n,
 8002912:	4b5f      	ldr	r3, [pc, #380]	; (8002a90 <vertical_control+0x228>)
 8002914:	edd3 7a00 	vldr	s15, [r3]
 8002918:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800291c:	eef0 0a67 	vmov.f32	s1, s15
 8002920:	4a5c      	ldr	r2, [pc, #368]	; (8002a94 <vertical_control+0x22c>)
 8002922:	495d      	ldr	r1, [pc, #372]	; (8002a98 <vertical_control+0x230>)
 8002924:	485d      	ldr	r0, [pc, #372]	; (8002a9c <vertical_control+0x234>)
 8002926:	ed97 0a01 	vldr	s0, [r7, #4]
 800292a:	f7ff fd79 	bl	8002420 <pid_calculations>
 800292e:	eef0 7a40 	vmov.f32	s15, s0
 8002932:	4b5b      	ldr	r3, [pc, #364]	; (8002aa0 <vertical_control+0x238>)
 8002934:	edc3 7a00 	vstr	s15, [r3]
			&auto_balance, steering_angle, V_bok_apar);

	if ((Relay_SW > 1900) && (Relay_SW < 2100) && angle > (theta_ref - 45)
 8002938:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 800293c:	f240 726c 	movw	r2, #1900	; 0x76c
 8002940:	4293      	cmp	r3, r2
 8002942:	dd2a      	ble.n	800299a <vertical_control+0x132>
 8002944:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8002948:	f640 0233 	movw	r2, #2099	; 0x833
 800294c:	4293      	cmp	r3, r2
 800294e:	dc24      	bgt.n	800299a <vertical_control+0x132>
 8002950:	edd7 7a01 	vldr	s15, [r7, #4]
 8002954:	ed9f 7a53 	vldr	s14, [pc, #332]	; 8002aa4 <vertical_control+0x23c>
 8002958:	eef4 7ac7 	vcmpe.f32	s15, s14
 800295c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002960:	dd1b      	ble.n	800299a <vertical_control+0x132>
			&& angle < (theta_ref + 45) && (balancing_mode > 1900)
 8002962:	edd7 7a01 	vldr	s15, [r7, #4]
 8002966:	ed9f 7a50 	vldr	s14, [pc, #320]	; 8002aa8 <vertical_control+0x240>
 800296a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800296e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002972:	d512      	bpl.n	800299a <vertical_control+0x132>
 8002974:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	; 0x24
 8002978:	f240 726c 	movw	r2, #1900	; 0x76c
 800297c:	4293      	cmp	r3, r2
 800297e:	dd0c      	ble.n	800299a <vertical_control+0x132>
			&& (balancing_mode < 2100)) {
 8002980:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	; 0x24
 8002984:	f640 0233 	movw	r2, #2099	; 0x833
 8002988:	4293      	cmp	r3, r2
 800298a:	dc06      	bgt.n	800299a <vertical_control+0x132>
		Jazda = 1;
 800298c:	4b47      	ldr	r3, [pc, #284]	; (8002aac <vertical_control+0x244>)
 800298e:	2201      	movs	r2, #1
 8002990:	801a      	strh	r2, [r3, #0]
		start = 1;
 8002992:	4b47      	ldr	r3, [pc, #284]	; (8002ab0 <vertical_control+0x248>)
 8002994:	2201      	movs	r2, #1
 8002996:	601a      	str	r2, [r3, #0]
 8002998:	e015      	b.n	80029c6 <vertical_control+0x15e>
	} else {
		Jazda = 0;
 800299a:	4b44      	ldr	r3, [pc, #272]	; (8002aac <vertical_control+0x244>)
 800299c:	2200      	movs	r2, #0
 800299e:	801a      	strh	r2, [r3, #0]
		suma_e_n = 0;
 80029a0:	4b3e      	ldr	r3, [pc, #248]	; (8002a9c <vertical_control+0x234>)
 80029a2:	f04f 0200 	mov.w	r2, #0
 80029a6:	601a      	str	r2, [r3, #0]
		pid_output = 0;
 80029a8:	4b3d      	ldr	r3, [pc, #244]	; (8002aa0 <vertical_control+0x238>)
 80029aa:	f04f 0200 	mov.w	r2, #0
 80029ae:	601a      	str	r2, [r3, #0]
		start = 0;
 80029b0:	4b3f      	ldr	r3, [pc, #252]	; (8002ab0 <vertical_control+0x248>)
 80029b2:	2200      	movs	r2, #0
 80029b4:	601a      	str	r2, [r3, #0]
		poprzedni_e_n = 0;
 80029b6:	4b38      	ldr	r3, [pc, #224]	; (8002a98 <vertical_control+0x230>)
 80029b8:	f04f 0200 	mov.w	r2, #0
 80029bc:	601a      	str	r2, [r3, #0]
		auto_balance = 0;
 80029be:	4b35      	ldr	r3, [pc, #212]	; (8002a94 <vertical_control+0x22c>)
 80029c0:	f04f 0200 	mov.w	r2, #0
 80029c4:	601a      	str	r2, [r3, #0]
	}

	if (Jazda == 1) {
 80029c6:	4b39      	ldr	r3, [pc, #228]	; (8002aac <vertical_control+0x244>)
 80029c8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80029cc:	2b01      	cmp	r3, #1
 80029ce:	d120      	bne.n	8002a12 <vertical_control+0x1aa>
		Robot_V = -pid_output;
 80029d0:	4b33      	ldr	r3, [pc, #204]	; (8002aa0 <vertical_control+0x238>)
 80029d2:	edd3 7a00 	vldr	s15, [r3]
 80029d6:	eef1 7a67 	vneg.f32	s15, s15
 80029da:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80029de:	ee17 3a90 	vmov	r3, s15
 80029e2:	b21a      	sxth	r2, r3
 80029e4:	4b33      	ldr	r3, [pc, #204]	; (8002ab4 <vertical_control+0x24c>)
 80029e6:	801a      	strh	r2, [r3, #0]
		Robot_Fi = map(V_bok_apar, 1000, 2000, -Fi_max, Fi_max);
 80029e8:	f9b7 000e 	ldrsh.w	r0, [r7, #14]
 80029ec:	4b25      	ldr	r3, [pc, #148]	; (8002a84 <vertical_control+0x21c>)
 80029ee:	f9b3 3000 	ldrsh.w	r3, [r3]
 80029f2:	425b      	negs	r3, r3
 80029f4:	4a23      	ldr	r2, [pc, #140]	; (8002a84 <vertical_control+0x21c>)
 80029f6:	f9b2 2000 	ldrsh.w	r2, [r2]
 80029fa:	9200      	str	r2, [sp, #0]
 80029fc:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8002a00:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8002a04:	f7fe fb80 	bl	8001108 <map>
 8002a08:	4603      	mov	r3, r0
 8002a0a:	b21a      	sxth	r2, r3
 8002a0c:	4b2a      	ldr	r3, [pc, #168]	; (8002ab8 <vertical_control+0x250>)
 8002a0e:	801a      	strh	r2, [r3, #0]
 8002a10:	e005      	b.n	8002a1e <vertical_control+0x1b6>
	} else {
		Robot_V = 0;
 8002a12:	4b28      	ldr	r3, [pc, #160]	; (8002ab4 <vertical_control+0x24c>)
 8002a14:	2200      	movs	r2, #0
 8002a16:	801a      	strh	r2, [r3, #0]
		Robot_Fi = 0;
 8002a18:	4b27      	ldr	r3, [pc, #156]	; (8002ab8 <vertical_control+0x250>)
 8002a1a:	2200      	movs	r2, #0
 8002a1c:	801a      	strh	r2, [r3, #0]
	}
	if ((Robot_V < 1) && (Robot_V > -1))
 8002a1e:	4b25      	ldr	r3, [pc, #148]	; (8002ab4 <vertical_control+0x24c>)
 8002a20:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002a24:	2b00      	cmp	r3, #0
 8002a26:	dc07      	bgt.n	8002a38 <vertical_control+0x1d0>
 8002a28:	4b22      	ldr	r3, [pc, #136]	; (8002ab4 <vertical_control+0x24c>)
 8002a2a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	db02      	blt.n	8002a38 <vertical_control+0x1d0>
		Robot_V = 0;
 8002a32:	4b20      	ldr	r3, [pc, #128]	; (8002ab4 <vertical_control+0x24c>)
 8002a34:	2200      	movs	r2, #0
 8002a36:	801a      	strh	r2, [r3, #0]
	if ((Robot_Fi < 5) && (Robot_Fi > -5))
 8002a38:	4b1f      	ldr	r3, [pc, #124]	; (8002ab8 <vertical_control+0x250>)
 8002a3a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002a3e:	2b04      	cmp	r3, #4
 8002a40:	dc08      	bgt.n	8002a54 <vertical_control+0x1ec>
 8002a42:	4b1d      	ldr	r3, [pc, #116]	; (8002ab8 <vertical_control+0x250>)
 8002a44:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002a48:	f113 0f04 	cmn.w	r3, #4
 8002a4c:	db02      	blt.n	8002a54 <vertical_control+0x1ec>
		Robot_Fi = 0;
 8002a4e:	4b1a      	ldr	r3, [pc, #104]	; (8002ab8 <vertical_control+0x250>)
 8002a50:	2200      	movs	r2, #0
 8002a52:	801a      	strh	r2, [r3, #0]

//	Robot_V = pid_output;
//	Robot_Fi = 0;
	Send(Robot_Fi, Robot_V);
 8002a54:	4b18      	ldr	r3, [pc, #96]	; (8002ab8 <vertical_control+0x250>)
 8002a56:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002a5a:	4a16      	ldr	r2, [pc, #88]	; (8002ab4 <vertical_control+0x24c>)
 8002a5c:	f9b2 2000 	ldrsh.w	r2, [r2]
 8002a60:	4611      	mov	r1, r2
 8002a62:	4618      	mov	r0, r3
 8002a64:	f7fe fc72 	bl	800134c <Send>
	if (start == 1)
 8002a68:	4b11      	ldr	r3, [pc, #68]	; (8002ab0 <vertical_control+0x248>)
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	2b01      	cmp	r3, #1
 8002a6e:	d101      	bne.n	8002a74 <vertical_control+0x20c>
		return 2;
 8002a70:	2302      	movs	r3, #2
 8002a72:	e000      	b.n	8002a76 <vertical_control+0x20e>
	else
		return 3;
 8002a74:	2303      	movs	r3, #3
}
 8002a76:	4618      	mov	r0, r3
 8002a78:	3714      	adds	r7, #20
 8002a7a:	46bd      	mov	sp, r7
 8002a7c:	bd90      	pop	{r4, r7, pc}
 8002a7e:	bf00      	nop
 8002a80:	20000246 	.word	0x20000246
 8002a84:	20000248 	.word	0x20000248
 8002a88:	44fa0000 	.word	0x44fa0000
 8002a8c:	447a0000 	.word	0x447a0000
 8002a90:	20000254 	.word	0x20000254
 8002a94:	2000025c 	.word	0x2000025c
 8002a98:	20000258 	.word	0x20000258
 8002a9c:	20000250 	.word	0x20000250
 8002aa0:	2000024c 	.word	0x2000024c
 8002aa4:	42200000 	.word	0x42200000
 8002aa8:	43020000 	.word	0x43020000
 8002aac:	20000240 	.word	0x20000240
 8002ab0:	20000350 	.word	0x20000350
 8002ab4:	20000242 	.word	0x20000242
 8002ab8:	20000244 	.word	0x20000244

08002abc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002abc:	b480      	push	{r7}
 8002abe:	b083      	sub	sp, #12
 8002ac0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002ac2:	2300      	movs	r3, #0
 8002ac4:	607b      	str	r3, [r7, #4]
 8002ac6:	4b10      	ldr	r3, [pc, #64]	; (8002b08 <HAL_MspInit+0x4c>)
 8002ac8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002aca:	4a0f      	ldr	r2, [pc, #60]	; (8002b08 <HAL_MspInit+0x4c>)
 8002acc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002ad0:	6453      	str	r3, [r2, #68]	; 0x44
 8002ad2:	4b0d      	ldr	r3, [pc, #52]	; (8002b08 <HAL_MspInit+0x4c>)
 8002ad4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ad6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002ada:	607b      	str	r3, [r7, #4]
 8002adc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002ade:	2300      	movs	r3, #0
 8002ae0:	603b      	str	r3, [r7, #0]
 8002ae2:	4b09      	ldr	r3, [pc, #36]	; (8002b08 <HAL_MspInit+0x4c>)
 8002ae4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ae6:	4a08      	ldr	r2, [pc, #32]	; (8002b08 <HAL_MspInit+0x4c>)
 8002ae8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002aec:	6413      	str	r3, [r2, #64]	; 0x40
 8002aee:	4b06      	ldr	r3, [pc, #24]	; (8002b08 <HAL_MspInit+0x4c>)
 8002af0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002af2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002af6:	603b      	str	r3, [r7, #0]
 8002af8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002afa:	bf00      	nop
 8002afc:	370c      	adds	r7, #12
 8002afe:	46bd      	mov	sp, r7
 8002b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b04:	4770      	bx	lr
 8002b06:	bf00      	nop
 8002b08:	40023800 	.word	0x40023800

08002b0c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002b0c:	b480      	push	{r7}
 8002b0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002b10:	e7fe      	b.n	8002b10 <NMI_Handler+0x4>

08002b12 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002b12:	b480      	push	{r7}
 8002b14:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002b16:	e7fe      	b.n	8002b16 <HardFault_Handler+0x4>

08002b18 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002b18:	b480      	push	{r7}
 8002b1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002b1c:	e7fe      	b.n	8002b1c <MemManage_Handler+0x4>

08002b1e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002b1e:	b480      	push	{r7}
 8002b20:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002b22:	e7fe      	b.n	8002b22 <BusFault_Handler+0x4>

08002b24 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002b24:	b480      	push	{r7}
 8002b26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002b28:	e7fe      	b.n	8002b28 <UsageFault_Handler+0x4>

08002b2a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002b2a:	b480      	push	{r7}
 8002b2c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002b2e:	bf00      	nop
 8002b30:	46bd      	mov	sp, r7
 8002b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b36:	4770      	bx	lr

08002b38 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002b38:	b480      	push	{r7}
 8002b3a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002b3c:	bf00      	nop
 8002b3e:	46bd      	mov	sp, r7
 8002b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b44:	4770      	bx	lr

08002b46 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002b46:	b480      	push	{r7}
 8002b48:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002b4a:	bf00      	nop
 8002b4c:	46bd      	mov	sp, r7
 8002b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b52:	4770      	bx	lr

08002b54 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002b54:	b580      	push	{r7, lr}
 8002b56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002b58:	f000 fc3e 	bl	80033d8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002b5c:	bf00      	nop
 8002b5e:	bd80      	pop	{r7, pc}

08002b60 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002b60:	b580      	push	{r7, lr}
 8002b62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002b64:	4802      	ldr	r0, [pc, #8]	; (8002b70 <USART2_IRQHandler+0x10>)
 8002b66:	f004 fa71 	bl	800704c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002b6a:	bf00      	nop
 8002b6c:	bd80      	pop	{r7, pc}
 8002b6e:	bf00      	nop
 8002b70:	200004cc 	.word	0x200004cc

08002b74 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8002b74:	b580      	push	{r7, lr}
 8002b76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_rx);
 8002b78:	4802      	ldr	r0, [pc, #8]	; (8002b84 <DMA2_Stream2_IRQHandler+0x10>)
 8002b7a:	f001 fac9 	bl	8004110 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8002b7e:	bf00      	nop
 8002b80:	bd80      	pop	{r7, pc}
 8002b82:	bf00      	nop
 8002b84:	200003e4 	.word	0x200003e4

08002b88 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002b88:	b480      	push	{r7}
 8002b8a:	af00      	add	r7, sp, #0
	return 1;
 8002b8c:	2301      	movs	r3, #1
}
 8002b8e:	4618      	mov	r0, r3
 8002b90:	46bd      	mov	sp, r7
 8002b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b96:	4770      	bx	lr

08002b98 <_kill>:

int _kill(int pid, int sig)
{
 8002b98:	b580      	push	{r7, lr}
 8002b9a:	b082      	sub	sp, #8
 8002b9c:	af00      	add	r7, sp, #0
 8002b9e:	6078      	str	r0, [r7, #4]
 8002ba0:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002ba2:	f005 facf 	bl	8008144 <__errno>
 8002ba6:	4603      	mov	r3, r0
 8002ba8:	2216      	movs	r2, #22
 8002baa:	601a      	str	r2, [r3, #0]
	return -1;
 8002bac:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002bb0:	4618      	mov	r0, r3
 8002bb2:	3708      	adds	r7, #8
 8002bb4:	46bd      	mov	sp, r7
 8002bb6:	bd80      	pop	{r7, pc}

08002bb8 <_exit>:

void _exit (int status)
{
 8002bb8:	b580      	push	{r7, lr}
 8002bba:	b082      	sub	sp, #8
 8002bbc:	af00      	add	r7, sp, #0
 8002bbe:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002bc0:	f04f 31ff 	mov.w	r1, #4294967295
 8002bc4:	6878      	ldr	r0, [r7, #4]
 8002bc6:	f7ff ffe7 	bl	8002b98 <_kill>
	while (1) {}		/* Make sure we hang here */
 8002bca:	e7fe      	b.n	8002bca <_exit+0x12>

08002bcc <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002bcc:	b580      	push	{r7, lr}
 8002bce:	b086      	sub	sp, #24
 8002bd0:	af00      	add	r7, sp, #0
 8002bd2:	60f8      	str	r0, [r7, #12]
 8002bd4:	60b9      	str	r1, [r7, #8]
 8002bd6:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002bd8:	2300      	movs	r3, #0
 8002bda:	617b      	str	r3, [r7, #20]
 8002bdc:	e00a      	b.n	8002bf4 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002bde:	f3af 8000 	nop.w
 8002be2:	4601      	mov	r1, r0
 8002be4:	68bb      	ldr	r3, [r7, #8]
 8002be6:	1c5a      	adds	r2, r3, #1
 8002be8:	60ba      	str	r2, [r7, #8]
 8002bea:	b2ca      	uxtb	r2, r1
 8002bec:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002bee:	697b      	ldr	r3, [r7, #20]
 8002bf0:	3301      	adds	r3, #1
 8002bf2:	617b      	str	r3, [r7, #20]
 8002bf4:	697a      	ldr	r2, [r7, #20]
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	429a      	cmp	r2, r3
 8002bfa:	dbf0      	blt.n	8002bde <_read+0x12>
	}

return len;
 8002bfc:	687b      	ldr	r3, [r7, #4]
}
 8002bfe:	4618      	mov	r0, r3
 8002c00:	3718      	adds	r7, #24
 8002c02:	46bd      	mov	sp, r7
 8002c04:	bd80      	pop	{r7, pc}

08002c06 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002c06:	b580      	push	{r7, lr}
 8002c08:	b086      	sub	sp, #24
 8002c0a:	af00      	add	r7, sp, #0
 8002c0c:	60f8      	str	r0, [r7, #12]
 8002c0e:	60b9      	str	r1, [r7, #8]
 8002c10:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002c12:	2300      	movs	r3, #0
 8002c14:	617b      	str	r3, [r7, #20]
 8002c16:	e009      	b.n	8002c2c <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002c18:	68bb      	ldr	r3, [r7, #8]
 8002c1a:	1c5a      	adds	r2, r3, #1
 8002c1c:	60ba      	str	r2, [r7, #8]
 8002c1e:	781b      	ldrb	r3, [r3, #0]
 8002c20:	4618      	mov	r0, r3
 8002c22:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002c26:	697b      	ldr	r3, [r7, #20]
 8002c28:	3301      	adds	r3, #1
 8002c2a:	617b      	str	r3, [r7, #20]
 8002c2c:	697a      	ldr	r2, [r7, #20]
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	429a      	cmp	r2, r3
 8002c32:	dbf1      	blt.n	8002c18 <_write+0x12>
	}
	return len;
 8002c34:	687b      	ldr	r3, [r7, #4]
}
 8002c36:	4618      	mov	r0, r3
 8002c38:	3718      	adds	r7, #24
 8002c3a:	46bd      	mov	sp, r7
 8002c3c:	bd80      	pop	{r7, pc}

08002c3e <_close>:

int _close(int file)
{
 8002c3e:	b480      	push	{r7}
 8002c40:	b083      	sub	sp, #12
 8002c42:	af00      	add	r7, sp, #0
 8002c44:	6078      	str	r0, [r7, #4]
	return -1;
 8002c46:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002c4a:	4618      	mov	r0, r3
 8002c4c:	370c      	adds	r7, #12
 8002c4e:	46bd      	mov	sp, r7
 8002c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c54:	4770      	bx	lr

08002c56 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002c56:	b480      	push	{r7}
 8002c58:	b083      	sub	sp, #12
 8002c5a:	af00      	add	r7, sp, #0
 8002c5c:	6078      	str	r0, [r7, #4]
 8002c5e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002c60:	683b      	ldr	r3, [r7, #0]
 8002c62:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002c66:	605a      	str	r2, [r3, #4]
	return 0;
 8002c68:	2300      	movs	r3, #0
}
 8002c6a:	4618      	mov	r0, r3
 8002c6c:	370c      	adds	r7, #12
 8002c6e:	46bd      	mov	sp, r7
 8002c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c74:	4770      	bx	lr

08002c76 <_isatty>:

int _isatty(int file)
{
 8002c76:	b480      	push	{r7}
 8002c78:	b083      	sub	sp, #12
 8002c7a:	af00      	add	r7, sp, #0
 8002c7c:	6078      	str	r0, [r7, #4]
	return 1;
 8002c7e:	2301      	movs	r3, #1
}
 8002c80:	4618      	mov	r0, r3
 8002c82:	370c      	adds	r7, #12
 8002c84:	46bd      	mov	sp, r7
 8002c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c8a:	4770      	bx	lr

08002c8c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002c8c:	b480      	push	{r7}
 8002c8e:	b085      	sub	sp, #20
 8002c90:	af00      	add	r7, sp, #0
 8002c92:	60f8      	str	r0, [r7, #12]
 8002c94:	60b9      	str	r1, [r7, #8]
 8002c96:	607a      	str	r2, [r7, #4]
	return 0;
 8002c98:	2300      	movs	r3, #0
}
 8002c9a:	4618      	mov	r0, r3
 8002c9c:	3714      	adds	r7, #20
 8002c9e:	46bd      	mov	sp, r7
 8002ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ca4:	4770      	bx	lr
	...

08002ca8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002ca8:	b580      	push	{r7, lr}
 8002caa:	b086      	sub	sp, #24
 8002cac:	af00      	add	r7, sp, #0
 8002cae:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002cb0:	4a14      	ldr	r2, [pc, #80]	; (8002d04 <_sbrk+0x5c>)
 8002cb2:	4b15      	ldr	r3, [pc, #84]	; (8002d08 <_sbrk+0x60>)
 8002cb4:	1ad3      	subs	r3, r2, r3
 8002cb6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002cb8:	697b      	ldr	r3, [r7, #20]
 8002cba:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002cbc:	4b13      	ldr	r3, [pc, #76]	; (8002d0c <_sbrk+0x64>)
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d102      	bne.n	8002cca <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002cc4:	4b11      	ldr	r3, [pc, #68]	; (8002d0c <_sbrk+0x64>)
 8002cc6:	4a12      	ldr	r2, [pc, #72]	; (8002d10 <_sbrk+0x68>)
 8002cc8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002cca:	4b10      	ldr	r3, [pc, #64]	; (8002d0c <_sbrk+0x64>)
 8002ccc:	681a      	ldr	r2, [r3, #0]
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	4413      	add	r3, r2
 8002cd2:	693a      	ldr	r2, [r7, #16]
 8002cd4:	429a      	cmp	r2, r3
 8002cd6:	d207      	bcs.n	8002ce8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002cd8:	f005 fa34 	bl	8008144 <__errno>
 8002cdc:	4603      	mov	r3, r0
 8002cde:	220c      	movs	r2, #12
 8002ce0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002ce2:	f04f 33ff 	mov.w	r3, #4294967295
 8002ce6:	e009      	b.n	8002cfc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002ce8:	4b08      	ldr	r3, [pc, #32]	; (8002d0c <_sbrk+0x64>)
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002cee:	4b07      	ldr	r3, [pc, #28]	; (8002d0c <_sbrk+0x64>)
 8002cf0:	681a      	ldr	r2, [r3, #0]
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	4413      	add	r3, r2
 8002cf6:	4a05      	ldr	r2, [pc, #20]	; (8002d0c <_sbrk+0x64>)
 8002cf8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002cfa:	68fb      	ldr	r3, [r7, #12]
}
 8002cfc:	4618      	mov	r0, r3
 8002cfe:	3718      	adds	r7, #24
 8002d00:	46bd      	mov	sp, r7
 8002d02:	bd80      	pop	{r7, pc}
 8002d04:	20010000 	.word	0x20010000
 8002d08:	00000400 	.word	0x00000400
 8002d0c:	20000260 	.word	0x20000260
 8002d10:	20000528 	.word	0x20000528

08002d14 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002d14:	b480      	push	{r7}
 8002d16:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002d18:	4b06      	ldr	r3, [pc, #24]	; (8002d34 <SystemInit+0x20>)
 8002d1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002d1e:	4a05      	ldr	r2, [pc, #20]	; (8002d34 <SystemInit+0x20>)
 8002d20:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002d24:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002d28:	bf00      	nop
 8002d2a:	46bd      	mov	sp, r7
 8002d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d30:	4770      	bx	lr
 8002d32:	bf00      	nop
 8002d34:	e000ed00 	.word	0xe000ed00

08002d38 <MX_TIM3_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim11;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8002d38:	b580      	push	{r7, lr}
 8002d3a:	b08e      	sub	sp, #56	; 0x38
 8002d3c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002d3e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002d42:	2200      	movs	r2, #0
 8002d44:	601a      	str	r2, [r3, #0]
 8002d46:	605a      	str	r2, [r3, #4]
 8002d48:	609a      	str	r2, [r3, #8]
 8002d4a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002d4c:	f107 0320 	add.w	r3, r7, #32
 8002d50:	2200      	movs	r2, #0
 8002d52:	601a      	str	r2, [r3, #0]
 8002d54:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002d56:	1d3b      	adds	r3, r7, #4
 8002d58:	2200      	movs	r2, #0
 8002d5a:	601a      	str	r2, [r3, #0]
 8002d5c:	605a      	str	r2, [r3, #4]
 8002d5e:	609a      	str	r2, [r3, #8]
 8002d60:	60da      	str	r2, [r3, #12]
 8002d62:	611a      	str	r2, [r3, #16]
 8002d64:	615a      	str	r2, [r3, #20]
 8002d66:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002d68:	4b31      	ldr	r3, [pc, #196]	; (8002e30 <MX_TIM3_Init+0xf8>)
 8002d6a:	4a32      	ldr	r2, [pc, #200]	; (8002e34 <MX_TIM3_Init+0xfc>)
 8002d6c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 25-1;
 8002d6e:	4b30      	ldr	r3, [pc, #192]	; (8002e30 <MX_TIM3_Init+0xf8>)
 8002d70:	2218      	movs	r2, #24
 8002d72:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002d74:	4b2e      	ldr	r3, [pc, #184]	; (8002e30 <MX_TIM3_Init+0xf8>)
 8002d76:	2200      	movs	r2, #0
 8002d78:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 125-1;
 8002d7a:	4b2d      	ldr	r3, [pc, #180]	; (8002e30 <MX_TIM3_Init+0xf8>)
 8002d7c:	227c      	movs	r2, #124	; 0x7c
 8002d7e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002d80:	4b2b      	ldr	r3, [pc, #172]	; (8002e30 <MX_TIM3_Init+0xf8>)
 8002d82:	2200      	movs	r2, #0
 8002d84:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002d86:	4b2a      	ldr	r3, [pc, #168]	; (8002e30 <MX_TIM3_Init+0xf8>)
 8002d88:	2280      	movs	r2, #128	; 0x80
 8002d8a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002d8c:	4828      	ldr	r0, [pc, #160]	; (8002e30 <MX_TIM3_Init+0xf8>)
 8002d8e:	f003 fa01 	bl	8006194 <HAL_TIM_Base_Init>
 8002d92:	4603      	mov	r3, r0
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d001      	beq.n	8002d9c <MX_TIM3_Init+0x64>
  {
    Error_Handler();
 8002d98:	f7ff f89e 	bl	8001ed8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002d9c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002da0:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002da2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002da6:	4619      	mov	r1, r3
 8002da8:	4821      	ldr	r0, [pc, #132]	; (8002e30 <MX_TIM3_Init+0xf8>)
 8002daa:	f003 fc0d 	bl	80065c8 <HAL_TIM_ConfigClockSource>
 8002dae:	4603      	mov	r3, r0
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	d001      	beq.n	8002db8 <MX_TIM3_Init+0x80>
  {
    Error_Handler();
 8002db4:	f7ff f890 	bl	8001ed8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8002db8:	481d      	ldr	r0, [pc, #116]	; (8002e30 <MX_TIM3_Init+0xf8>)
 8002dba:	f003 fa3a 	bl	8006232 <HAL_TIM_PWM_Init>
 8002dbe:	4603      	mov	r3, r0
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d001      	beq.n	8002dc8 <MX_TIM3_Init+0x90>
  {
    Error_Handler();
 8002dc4:	f7ff f888 	bl	8001ed8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002dc8:	2300      	movs	r3, #0
 8002dca:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002dcc:	2300      	movs	r3, #0
 8002dce:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002dd0:	f107 0320 	add.w	r3, r7, #32
 8002dd4:	4619      	mov	r1, r3
 8002dd6:	4816      	ldr	r0, [pc, #88]	; (8002e30 <MX_TIM3_Init+0xf8>)
 8002dd8:	f003 ff8a 	bl	8006cf0 <HAL_TIMEx_MasterConfigSynchronization>
 8002ddc:	4603      	mov	r3, r0
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d001      	beq.n	8002de6 <MX_TIM3_Init+0xae>
  {
    Error_Handler();
 8002de2:	f7ff f879 	bl	8001ed8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002de6:	2360      	movs	r3, #96	; 0x60
 8002de8:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002dea:	2300      	movs	r3, #0
 8002dec:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002dee:	2300      	movs	r3, #0
 8002df0:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002df2:	2300      	movs	r3, #0
 8002df4:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002df6:	1d3b      	adds	r3, r7, #4
 8002df8:	2200      	movs	r2, #0
 8002dfa:	4619      	mov	r1, r3
 8002dfc:	480c      	ldr	r0, [pc, #48]	; (8002e30 <MX_TIM3_Init+0xf8>)
 8002dfe:	f003 fb21 	bl	8006444 <HAL_TIM_PWM_ConfigChannel>
 8002e02:	4603      	mov	r3, r0
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	d001      	beq.n	8002e0c <MX_TIM3_Init+0xd4>
  {
    Error_Handler();
 8002e08:	f7ff f866 	bl	8001ed8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002e0c:	1d3b      	adds	r3, r7, #4
 8002e0e:	2204      	movs	r2, #4
 8002e10:	4619      	mov	r1, r3
 8002e12:	4807      	ldr	r0, [pc, #28]	; (8002e30 <MX_TIM3_Init+0xf8>)
 8002e14:	f003 fb16 	bl	8006444 <HAL_TIM_PWM_ConfigChannel>
 8002e18:	4603      	mov	r3, r0
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d001      	beq.n	8002e22 <MX_TIM3_Init+0xea>
  {
    Error_Handler();
 8002e1e:	f7ff f85b 	bl	8001ed8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8002e22:	4803      	ldr	r0, [pc, #12]	; (8002e30 <MX_TIM3_Init+0xf8>)
 8002e24:	f000 f88e 	bl	8002f44 <HAL_TIM_MspPostInit>

}
 8002e28:	bf00      	nop
 8002e2a:	3738      	adds	r7, #56	; 0x38
 8002e2c:	46bd      	mov	sp, r7
 8002e2e:	bd80      	pop	{r7, pc}
 8002e30:	20000354 	.word	0x20000354
 8002e34:	40000400 	.word	0x40000400

08002e38 <MX_TIM11_Init>:
/* TIM11 init function */
void MX_TIM11_Init(void)
{
 8002e38:	b580      	push	{r7, lr}
 8002e3a:	b088      	sub	sp, #32
 8002e3c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM11_Init 0 */

  /* USER CODE END TIM11_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8002e3e:	1d3b      	adds	r3, r7, #4
 8002e40:	2200      	movs	r2, #0
 8002e42:	601a      	str	r2, [r3, #0]
 8002e44:	605a      	str	r2, [r3, #4]
 8002e46:	609a      	str	r2, [r3, #8]
 8002e48:	60da      	str	r2, [r3, #12]
 8002e4a:	611a      	str	r2, [r3, #16]
 8002e4c:	615a      	str	r2, [r3, #20]
 8002e4e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 8002e50:	4b1e      	ldr	r3, [pc, #120]	; (8002ecc <MX_TIM11_Init+0x94>)
 8002e52:	4a1f      	ldr	r2, [pc, #124]	; (8002ed0 <MX_TIM11_Init+0x98>)
 8002e54:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 25-1;
 8002e56:	4b1d      	ldr	r3, [pc, #116]	; (8002ecc <MX_TIM11_Init+0x94>)
 8002e58:	2218      	movs	r2, #24
 8002e5a:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002e5c:	4b1b      	ldr	r3, [pc, #108]	; (8002ecc <MX_TIM11_Init+0x94>)
 8002e5e:	2200      	movs	r2, #0
 8002e60:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 20000-1;
 8002e62:	4b1a      	ldr	r3, [pc, #104]	; (8002ecc <MX_TIM11_Init+0x94>)
 8002e64:	f644 621f 	movw	r2, #19999	; 0x4e1f
 8002e68:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002e6a:	4b18      	ldr	r3, [pc, #96]	; (8002ecc <MX_TIM11_Init+0x94>)
 8002e6c:	2200      	movs	r2, #0
 8002e6e:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002e70:	4b16      	ldr	r3, [pc, #88]	; (8002ecc <MX_TIM11_Init+0x94>)
 8002e72:	2280      	movs	r2, #128	; 0x80
 8002e74:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 8002e76:	4815      	ldr	r0, [pc, #84]	; (8002ecc <MX_TIM11_Init+0x94>)
 8002e78:	f003 f98c 	bl	8006194 <HAL_TIM_Base_Init>
 8002e7c:	4603      	mov	r3, r0
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d001      	beq.n	8002e86 <MX_TIM11_Init+0x4e>
  {
    Error_Handler();
 8002e82:	f7ff f829 	bl	8001ed8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim11) != HAL_OK)
 8002e86:	4811      	ldr	r0, [pc, #68]	; (8002ecc <MX_TIM11_Init+0x94>)
 8002e88:	f003 f9d3 	bl	8006232 <HAL_TIM_PWM_Init>
 8002e8c:	4603      	mov	r3, r0
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d001      	beq.n	8002e96 <MX_TIM11_Init+0x5e>
  {
    Error_Handler();
 8002e92:	f7ff f821 	bl	8001ed8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002e96:	2360      	movs	r3, #96	; 0x60
 8002e98:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002e9a:	2300      	movs	r3, #0
 8002e9c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002e9e:	2300      	movs	r3, #0
 8002ea0:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002ea2:	2300      	movs	r3, #0
 8002ea4:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim11, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002ea6:	1d3b      	adds	r3, r7, #4
 8002ea8:	2200      	movs	r2, #0
 8002eaa:	4619      	mov	r1, r3
 8002eac:	4807      	ldr	r0, [pc, #28]	; (8002ecc <MX_TIM11_Init+0x94>)
 8002eae:	f003 fac9 	bl	8006444 <HAL_TIM_PWM_ConfigChannel>
 8002eb2:	4603      	mov	r3, r0
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	d001      	beq.n	8002ebc <MX_TIM11_Init+0x84>
  {
    Error_Handler();
 8002eb8:	f7ff f80e 	bl	8001ed8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */
  HAL_TIM_MspPostInit(&htim11);
 8002ebc:	4803      	ldr	r0, [pc, #12]	; (8002ecc <MX_TIM11_Init+0x94>)
 8002ebe:	f000 f841 	bl	8002f44 <HAL_TIM_MspPostInit>

}
 8002ec2:	bf00      	nop
 8002ec4:	3720      	adds	r7, #32
 8002ec6:	46bd      	mov	sp, r7
 8002ec8:	bd80      	pop	{r7, pc}
 8002eca:	bf00      	nop
 8002ecc:	2000039c 	.word	0x2000039c
 8002ed0:	40014800 	.word	0x40014800

08002ed4 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002ed4:	b480      	push	{r7}
 8002ed6:	b085      	sub	sp, #20
 8002ed8:	af00      	add	r7, sp, #0
 8002eda:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM3)
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	4a15      	ldr	r2, [pc, #84]	; (8002f38 <HAL_TIM_Base_MspInit+0x64>)
 8002ee2:	4293      	cmp	r3, r2
 8002ee4:	d10e      	bne.n	8002f04 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002ee6:	2300      	movs	r3, #0
 8002ee8:	60fb      	str	r3, [r7, #12]
 8002eea:	4b14      	ldr	r3, [pc, #80]	; (8002f3c <HAL_TIM_Base_MspInit+0x68>)
 8002eec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002eee:	4a13      	ldr	r2, [pc, #76]	; (8002f3c <HAL_TIM_Base_MspInit+0x68>)
 8002ef0:	f043 0302 	orr.w	r3, r3, #2
 8002ef4:	6413      	str	r3, [r2, #64]	; 0x40
 8002ef6:	4b11      	ldr	r3, [pc, #68]	; (8002f3c <HAL_TIM_Base_MspInit+0x68>)
 8002ef8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002efa:	f003 0302 	and.w	r3, r3, #2
 8002efe:	60fb      	str	r3, [r7, #12]
 8002f00:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_TIM11_CLK_ENABLE();
  /* USER CODE BEGIN TIM11_MspInit 1 */

  /* USER CODE END TIM11_MspInit 1 */
  }
}
 8002f02:	e012      	b.n	8002f2a <HAL_TIM_Base_MspInit+0x56>
  else if(tim_baseHandle->Instance==TIM11)
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	4a0d      	ldr	r2, [pc, #52]	; (8002f40 <HAL_TIM_Base_MspInit+0x6c>)
 8002f0a:	4293      	cmp	r3, r2
 8002f0c:	d10d      	bne.n	8002f2a <HAL_TIM_Base_MspInit+0x56>
    __HAL_RCC_TIM11_CLK_ENABLE();
 8002f0e:	2300      	movs	r3, #0
 8002f10:	60bb      	str	r3, [r7, #8]
 8002f12:	4b0a      	ldr	r3, [pc, #40]	; (8002f3c <HAL_TIM_Base_MspInit+0x68>)
 8002f14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f16:	4a09      	ldr	r2, [pc, #36]	; (8002f3c <HAL_TIM_Base_MspInit+0x68>)
 8002f18:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002f1c:	6453      	str	r3, [r2, #68]	; 0x44
 8002f1e:	4b07      	ldr	r3, [pc, #28]	; (8002f3c <HAL_TIM_Base_MspInit+0x68>)
 8002f20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f22:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002f26:	60bb      	str	r3, [r7, #8]
 8002f28:	68bb      	ldr	r3, [r7, #8]
}
 8002f2a:	bf00      	nop
 8002f2c:	3714      	adds	r7, #20
 8002f2e:	46bd      	mov	sp, r7
 8002f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f34:	4770      	bx	lr
 8002f36:	bf00      	nop
 8002f38:	40000400 	.word	0x40000400
 8002f3c:	40023800 	.word	0x40023800
 8002f40:	40014800 	.word	0x40014800

08002f44 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002f44:	b580      	push	{r7, lr}
 8002f46:	b08a      	sub	sp, #40	; 0x28
 8002f48:	af00      	add	r7, sp, #0
 8002f4a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f4c:	f107 0314 	add.w	r3, r7, #20
 8002f50:	2200      	movs	r2, #0
 8002f52:	601a      	str	r2, [r3, #0]
 8002f54:	605a      	str	r2, [r3, #4]
 8002f56:	609a      	str	r2, [r3, #8]
 8002f58:	60da      	str	r2, [r3, #12]
 8002f5a:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM3)
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	4a24      	ldr	r2, [pc, #144]	; (8002ff4 <HAL_TIM_MspPostInit+0xb0>)
 8002f62:	4293      	cmp	r3, r2
 8002f64:	d11e      	bne.n	8002fa4 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f66:	2300      	movs	r3, #0
 8002f68:	613b      	str	r3, [r7, #16]
 8002f6a:	4b23      	ldr	r3, [pc, #140]	; (8002ff8 <HAL_TIM_MspPostInit+0xb4>)
 8002f6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f6e:	4a22      	ldr	r2, [pc, #136]	; (8002ff8 <HAL_TIM_MspPostInit+0xb4>)
 8002f70:	f043 0301 	orr.w	r3, r3, #1
 8002f74:	6313      	str	r3, [r2, #48]	; 0x30
 8002f76:	4b20      	ldr	r3, [pc, #128]	; (8002ff8 <HAL_TIM_MspPostInit+0xb4>)
 8002f78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f7a:	f003 0301 	and.w	r3, r3, #1
 8002f7e:	613b      	str	r3, [r7, #16]
 8002f80:	693b      	ldr	r3, [r7, #16]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002f82:	23c0      	movs	r3, #192	; 0xc0
 8002f84:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f86:	2302      	movs	r3, #2
 8002f88:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f8a:	2300      	movs	r3, #0
 8002f8c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f8e:	2300      	movs	r3, #0
 8002f90:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002f92:	2302      	movs	r3, #2
 8002f94:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002f96:	f107 0314 	add.w	r3, r7, #20
 8002f9a:	4619      	mov	r1, r3
 8002f9c:	4817      	ldr	r0, [pc, #92]	; (8002ffc <HAL_TIM_MspPostInit+0xb8>)
 8002f9e:	f001 fb21 	bl	80045e4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM11_MspPostInit 1 */

  /* USER CODE END TIM11_MspPostInit 1 */
  }

}
 8002fa2:	e023      	b.n	8002fec <HAL_TIM_MspPostInit+0xa8>
  else if(timHandle->Instance==TIM11)
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	4a15      	ldr	r2, [pc, #84]	; (8003000 <HAL_TIM_MspPostInit+0xbc>)
 8002faa:	4293      	cmp	r3, r2
 8002fac:	d11e      	bne.n	8002fec <HAL_TIM_MspPostInit+0xa8>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002fae:	2300      	movs	r3, #0
 8002fb0:	60fb      	str	r3, [r7, #12]
 8002fb2:	4b11      	ldr	r3, [pc, #68]	; (8002ff8 <HAL_TIM_MspPostInit+0xb4>)
 8002fb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fb6:	4a10      	ldr	r2, [pc, #64]	; (8002ff8 <HAL_TIM_MspPostInit+0xb4>)
 8002fb8:	f043 0302 	orr.w	r3, r3, #2
 8002fbc:	6313      	str	r3, [r2, #48]	; 0x30
 8002fbe:	4b0e      	ldr	r3, [pc, #56]	; (8002ff8 <HAL_TIM_MspPostInit+0xb4>)
 8002fc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fc2:	f003 0302 	and.w	r3, r3, #2
 8002fc6:	60fb      	str	r3, [r7, #12]
 8002fc8:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002fca:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002fce:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002fd0:	2302      	movs	r3, #2
 8002fd2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fd4:	2300      	movs	r3, #0
 8002fd6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002fd8:	2300      	movs	r3, #0
 8002fda:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM11;
 8002fdc:	2303      	movs	r3, #3
 8002fde:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002fe0:	f107 0314 	add.w	r3, r7, #20
 8002fe4:	4619      	mov	r1, r3
 8002fe6:	4807      	ldr	r0, [pc, #28]	; (8003004 <HAL_TIM_MspPostInit+0xc0>)
 8002fe8:	f001 fafc 	bl	80045e4 <HAL_GPIO_Init>
}
 8002fec:	bf00      	nop
 8002fee:	3728      	adds	r7, #40	; 0x28
 8002ff0:	46bd      	mov	sp, r7
 8002ff2:	bd80      	pop	{r7, pc}
 8002ff4:	40000400 	.word	0x40000400
 8002ff8:	40023800 	.word	0x40023800
 8002ffc:	40020000 	.word	0x40020000
 8003000:	40014800 	.word	0x40014800
 8003004:	40020400 	.word	0x40020400

08003008 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart6_rx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8003008:	b580      	push	{r7, lr}
 800300a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800300c:	4b11      	ldr	r3, [pc, #68]	; (8003054 <MX_USART1_UART_Init+0x4c>)
 800300e:	4a12      	ldr	r2, [pc, #72]	; (8003058 <MX_USART1_UART_Init+0x50>)
 8003010:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8003012:	4b10      	ldr	r3, [pc, #64]	; (8003054 <MX_USART1_UART_Init+0x4c>)
 8003014:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8003018:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800301a:	4b0e      	ldr	r3, [pc, #56]	; (8003054 <MX_USART1_UART_Init+0x4c>)
 800301c:	2200      	movs	r2, #0
 800301e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8003020:	4b0c      	ldr	r3, [pc, #48]	; (8003054 <MX_USART1_UART_Init+0x4c>)
 8003022:	2200      	movs	r2, #0
 8003024:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8003026:	4b0b      	ldr	r3, [pc, #44]	; (8003054 <MX_USART1_UART_Init+0x4c>)
 8003028:	2200      	movs	r2, #0
 800302a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800302c:	4b09      	ldr	r3, [pc, #36]	; (8003054 <MX_USART1_UART_Init+0x4c>)
 800302e:	220c      	movs	r2, #12
 8003030:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003032:	4b08      	ldr	r3, [pc, #32]	; (8003054 <MX_USART1_UART_Init+0x4c>)
 8003034:	2200      	movs	r2, #0
 8003036:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8003038:	4b06      	ldr	r3, [pc, #24]	; (8003054 <MX_USART1_UART_Init+0x4c>)
 800303a:	2200      	movs	r2, #0
 800303c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800303e:	4805      	ldr	r0, [pc, #20]	; (8003054 <MX_USART1_UART_Init+0x4c>)
 8003040:	f003 fec4 	bl	8006dcc <HAL_UART_Init>
 8003044:	4603      	mov	r3, r0
 8003046:	2b00      	cmp	r3, #0
 8003048:	d001      	beq.n	800304e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800304a:	f7fe ff45 	bl	8001ed8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800304e:	bf00      	nop
 8003050:	bd80      	pop	{r7, pc}
 8003052:	bf00      	nop
 8003054:	20000444 	.word	0x20000444
 8003058:	40011000 	.word	0x40011000

0800305c <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 800305c:	b580      	push	{r7, lr}
 800305e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8003060:	4b11      	ldr	r3, [pc, #68]	; (80030a8 <MX_USART2_UART_Init+0x4c>)
 8003062:	4a12      	ldr	r2, [pc, #72]	; (80030ac <MX_USART2_UART_Init+0x50>)
 8003064:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8003066:	4b10      	ldr	r3, [pc, #64]	; (80030a8 <MX_USART2_UART_Init+0x4c>)
 8003068:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800306c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800306e:	4b0e      	ldr	r3, [pc, #56]	; (80030a8 <MX_USART2_UART_Init+0x4c>)
 8003070:	2200      	movs	r2, #0
 8003072:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8003074:	4b0c      	ldr	r3, [pc, #48]	; (80030a8 <MX_USART2_UART_Init+0x4c>)
 8003076:	2200      	movs	r2, #0
 8003078:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800307a:	4b0b      	ldr	r3, [pc, #44]	; (80030a8 <MX_USART2_UART_Init+0x4c>)
 800307c:	2200      	movs	r2, #0
 800307e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8003080:	4b09      	ldr	r3, [pc, #36]	; (80030a8 <MX_USART2_UART_Init+0x4c>)
 8003082:	220c      	movs	r2, #12
 8003084:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003086:	4b08      	ldr	r3, [pc, #32]	; (80030a8 <MX_USART2_UART_Init+0x4c>)
 8003088:	2200      	movs	r2, #0
 800308a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800308c:	4b06      	ldr	r3, [pc, #24]	; (80030a8 <MX_USART2_UART_Init+0x4c>)
 800308e:	2200      	movs	r2, #0
 8003090:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8003092:	4805      	ldr	r0, [pc, #20]	; (80030a8 <MX_USART2_UART_Init+0x4c>)
 8003094:	f003 fe9a 	bl	8006dcc <HAL_UART_Init>
 8003098:	4603      	mov	r3, r0
 800309a:	2b00      	cmp	r3, #0
 800309c:	d001      	beq.n	80030a2 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800309e:	f7fe ff1b 	bl	8001ed8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80030a2:	bf00      	nop
 80030a4:	bd80      	pop	{r7, pc}
 80030a6:	bf00      	nop
 80030a8:	200004cc 	.word	0x200004cc
 80030ac:	40004400 	.word	0x40004400

080030b0 <MX_USART6_UART_Init>:
/* USART6 init function */

void MX_USART6_UART_Init(void)
{
 80030b0:	b580      	push	{r7, lr}
 80030b2:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 80030b4:	4b11      	ldr	r3, [pc, #68]	; (80030fc <MX_USART6_UART_Init+0x4c>)
 80030b6:	4a12      	ldr	r2, [pc, #72]	; (8003100 <MX_USART6_UART_Init+0x50>)
 80030b8:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 80030ba:	4b10      	ldr	r3, [pc, #64]	; (80030fc <MX_USART6_UART_Init+0x4c>)
 80030bc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80030c0:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 80030c2:	4b0e      	ldr	r3, [pc, #56]	; (80030fc <MX_USART6_UART_Init+0x4c>)
 80030c4:	2200      	movs	r2, #0
 80030c6:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 80030c8:	4b0c      	ldr	r3, [pc, #48]	; (80030fc <MX_USART6_UART_Init+0x4c>)
 80030ca:	2200      	movs	r2, #0
 80030cc:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 80030ce:	4b0b      	ldr	r3, [pc, #44]	; (80030fc <MX_USART6_UART_Init+0x4c>)
 80030d0:	2200      	movs	r2, #0
 80030d2:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 80030d4:	4b09      	ldr	r3, [pc, #36]	; (80030fc <MX_USART6_UART_Init+0x4c>)
 80030d6:	220c      	movs	r2, #12
 80030d8:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80030da:	4b08      	ldr	r3, [pc, #32]	; (80030fc <MX_USART6_UART_Init+0x4c>)
 80030dc:	2200      	movs	r2, #0
 80030de:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 80030e0:	4b06      	ldr	r3, [pc, #24]	; (80030fc <MX_USART6_UART_Init+0x4c>)
 80030e2:	2200      	movs	r2, #0
 80030e4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 80030e6:	4805      	ldr	r0, [pc, #20]	; (80030fc <MX_USART6_UART_Init+0x4c>)
 80030e8:	f003 fe70 	bl	8006dcc <HAL_UART_Init>
 80030ec:	4603      	mov	r3, r0
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d001      	beq.n	80030f6 <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 80030f2:	f7fe fef1 	bl	8001ed8 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 80030f6:	bf00      	nop
 80030f8:	bd80      	pop	{r7, pc}
 80030fa:	bf00      	nop
 80030fc:	20000488 	.word	0x20000488
 8003100:	40011400 	.word	0x40011400

08003104 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8003104:	b580      	push	{r7, lr}
 8003106:	b08e      	sub	sp, #56	; 0x38
 8003108:	af00      	add	r7, sp, #0
 800310a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800310c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003110:	2200      	movs	r2, #0
 8003112:	601a      	str	r2, [r3, #0]
 8003114:	605a      	str	r2, [r3, #4]
 8003116:	609a      	str	r2, [r3, #8]
 8003118:	60da      	str	r2, [r3, #12]
 800311a:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	4a68      	ldr	r2, [pc, #416]	; (80032c4 <HAL_UART_MspInit+0x1c0>)
 8003122:	4293      	cmp	r3, r2
 8003124:	d12d      	bne.n	8003182 <HAL_UART_MspInit+0x7e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8003126:	2300      	movs	r3, #0
 8003128:	623b      	str	r3, [r7, #32]
 800312a:	4b67      	ldr	r3, [pc, #412]	; (80032c8 <HAL_UART_MspInit+0x1c4>)
 800312c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800312e:	4a66      	ldr	r2, [pc, #408]	; (80032c8 <HAL_UART_MspInit+0x1c4>)
 8003130:	f043 0310 	orr.w	r3, r3, #16
 8003134:	6453      	str	r3, [r2, #68]	; 0x44
 8003136:	4b64      	ldr	r3, [pc, #400]	; (80032c8 <HAL_UART_MspInit+0x1c4>)
 8003138:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800313a:	f003 0310 	and.w	r3, r3, #16
 800313e:	623b      	str	r3, [r7, #32]
 8003140:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003142:	2300      	movs	r3, #0
 8003144:	61fb      	str	r3, [r7, #28]
 8003146:	4b60      	ldr	r3, [pc, #384]	; (80032c8 <HAL_UART_MspInit+0x1c4>)
 8003148:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800314a:	4a5f      	ldr	r2, [pc, #380]	; (80032c8 <HAL_UART_MspInit+0x1c4>)
 800314c:	f043 0301 	orr.w	r3, r3, #1
 8003150:	6313      	str	r3, [r2, #48]	; 0x30
 8003152:	4b5d      	ldr	r3, [pc, #372]	; (80032c8 <HAL_UART_MspInit+0x1c4>)
 8003154:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003156:	f003 0301 	and.w	r3, r3, #1
 800315a:	61fb      	str	r3, [r7, #28]
 800315c:	69fb      	ldr	r3, [r7, #28]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800315e:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8003162:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003164:	2302      	movs	r3, #2
 8003166:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003168:	2300      	movs	r3, #0
 800316a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800316c:	2303      	movs	r3, #3
 800316e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8003170:	2307      	movs	r3, #7
 8003172:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003174:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003178:	4619      	mov	r1, r3
 800317a:	4854      	ldr	r0, [pc, #336]	; (80032cc <HAL_UART_MspInit+0x1c8>)
 800317c:	f001 fa32 	bl	80045e4 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }
}
 8003180:	e09b      	b.n	80032ba <HAL_UART_MspInit+0x1b6>
  else if(uartHandle->Instance==USART2)
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	4a52      	ldr	r2, [pc, #328]	; (80032d0 <HAL_UART_MspInit+0x1cc>)
 8003188:	4293      	cmp	r3, r2
 800318a:	d134      	bne.n	80031f6 <HAL_UART_MspInit+0xf2>
    __HAL_RCC_USART2_CLK_ENABLE();
 800318c:	2300      	movs	r3, #0
 800318e:	61bb      	str	r3, [r7, #24]
 8003190:	4b4d      	ldr	r3, [pc, #308]	; (80032c8 <HAL_UART_MspInit+0x1c4>)
 8003192:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003194:	4a4c      	ldr	r2, [pc, #304]	; (80032c8 <HAL_UART_MspInit+0x1c4>)
 8003196:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800319a:	6413      	str	r3, [r2, #64]	; 0x40
 800319c:	4b4a      	ldr	r3, [pc, #296]	; (80032c8 <HAL_UART_MspInit+0x1c4>)
 800319e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031a0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80031a4:	61bb      	str	r3, [r7, #24]
 80031a6:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80031a8:	2300      	movs	r3, #0
 80031aa:	617b      	str	r3, [r7, #20]
 80031ac:	4b46      	ldr	r3, [pc, #280]	; (80032c8 <HAL_UART_MspInit+0x1c4>)
 80031ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031b0:	4a45      	ldr	r2, [pc, #276]	; (80032c8 <HAL_UART_MspInit+0x1c4>)
 80031b2:	f043 0301 	orr.w	r3, r3, #1
 80031b6:	6313      	str	r3, [r2, #48]	; 0x30
 80031b8:	4b43      	ldr	r3, [pc, #268]	; (80032c8 <HAL_UART_MspInit+0x1c4>)
 80031ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031bc:	f003 0301 	and.w	r3, r3, #1
 80031c0:	617b      	str	r3, [r7, #20]
 80031c2:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80031c4:	230c      	movs	r3, #12
 80031c6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80031c8:	2302      	movs	r3, #2
 80031ca:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031cc:	2300      	movs	r3, #0
 80031ce:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80031d0:	2303      	movs	r3, #3
 80031d2:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80031d4:	2307      	movs	r3, #7
 80031d6:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80031d8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80031dc:	4619      	mov	r1, r3
 80031de:	483b      	ldr	r0, [pc, #236]	; (80032cc <HAL_UART_MspInit+0x1c8>)
 80031e0:	f001 fa00 	bl	80045e4 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80031e4:	2200      	movs	r2, #0
 80031e6:	2100      	movs	r1, #0
 80031e8:	2026      	movs	r0, #38	; 0x26
 80031ea:	f000 fdc2 	bl	8003d72 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80031ee:	2026      	movs	r0, #38	; 0x26
 80031f0:	f000 fddb 	bl	8003daa <HAL_NVIC_EnableIRQ>
}
 80031f4:	e061      	b.n	80032ba <HAL_UART_MspInit+0x1b6>
  else if(uartHandle->Instance==USART6)
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	4a36      	ldr	r2, [pc, #216]	; (80032d4 <HAL_UART_MspInit+0x1d0>)
 80031fc:	4293      	cmp	r3, r2
 80031fe:	d15c      	bne.n	80032ba <HAL_UART_MspInit+0x1b6>
    __HAL_RCC_USART6_CLK_ENABLE();
 8003200:	2300      	movs	r3, #0
 8003202:	613b      	str	r3, [r7, #16]
 8003204:	4b30      	ldr	r3, [pc, #192]	; (80032c8 <HAL_UART_MspInit+0x1c4>)
 8003206:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003208:	4a2f      	ldr	r2, [pc, #188]	; (80032c8 <HAL_UART_MspInit+0x1c4>)
 800320a:	f043 0320 	orr.w	r3, r3, #32
 800320e:	6453      	str	r3, [r2, #68]	; 0x44
 8003210:	4b2d      	ldr	r3, [pc, #180]	; (80032c8 <HAL_UART_MspInit+0x1c4>)
 8003212:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003214:	f003 0320 	and.w	r3, r3, #32
 8003218:	613b      	str	r3, [r7, #16]
 800321a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800321c:	2300      	movs	r3, #0
 800321e:	60fb      	str	r3, [r7, #12]
 8003220:	4b29      	ldr	r3, [pc, #164]	; (80032c8 <HAL_UART_MspInit+0x1c4>)
 8003222:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003224:	4a28      	ldr	r2, [pc, #160]	; (80032c8 <HAL_UART_MspInit+0x1c4>)
 8003226:	f043 0301 	orr.w	r3, r3, #1
 800322a:	6313      	str	r3, [r2, #48]	; 0x30
 800322c:	4b26      	ldr	r3, [pc, #152]	; (80032c8 <HAL_UART_MspInit+0x1c4>)
 800322e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003230:	f003 0301 	and.w	r3, r3, #1
 8003234:	60fb      	str	r3, [r7, #12]
 8003236:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8003238:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800323c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800323e:	2302      	movs	r3, #2
 8003240:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003242:	2300      	movs	r3, #0
 8003244:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003246:	2303      	movs	r3, #3
 8003248:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 800324a:	2308      	movs	r3, #8
 800324c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800324e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003252:	4619      	mov	r1, r3
 8003254:	481d      	ldr	r0, [pc, #116]	; (80032cc <HAL_UART_MspInit+0x1c8>)
 8003256:	f001 f9c5 	bl	80045e4 <HAL_GPIO_Init>
    hdma_usart6_rx.Instance = DMA2_Stream2;
 800325a:	4b1f      	ldr	r3, [pc, #124]	; (80032d8 <HAL_UART_MspInit+0x1d4>)
 800325c:	4a1f      	ldr	r2, [pc, #124]	; (80032dc <HAL_UART_MspInit+0x1d8>)
 800325e:	601a      	str	r2, [r3, #0]
    hdma_usart6_rx.Init.Channel = DMA_CHANNEL_5;
 8003260:	4b1d      	ldr	r3, [pc, #116]	; (80032d8 <HAL_UART_MspInit+0x1d4>)
 8003262:	f04f 6220 	mov.w	r2, #167772160	; 0xa000000
 8003266:	605a      	str	r2, [r3, #4]
    hdma_usart6_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003268:	4b1b      	ldr	r3, [pc, #108]	; (80032d8 <HAL_UART_MspInit+0x1d4>)
 800326a:	2200      	movs	r2, #0
 800326c:	609a      	str	r2, [r3, #8]
    hdma_usart6_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800326e:	4b1a      	ldr	r3, [pc, #104]	; (80032d8 <HAL_UART_MspInit+0x1d4>)
 8003270:	2200      	movs	r2, #0
 8003272:	60da      	str	r2, [r3, #12]
    hdma_usart6_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003274:	4b18      	ldr	r3, [pc, #96]	; (80032d8 <HAL_UART_MspInit+0x1d4>)
 8003276:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800327a:	611a      	str	r2, [r3, #16]
    hdma_usart6_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800327c:	4b16      	ldr	r3, [pc, #88]	; (80032d8 <HAL_UART_MspInit+0x1d4>)
 800327e:	2200      	movs	r2, #0
 8003280:	615a      	str	r2, [r3, #20]
    hdma_usart6_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003282:	4b15      	ldr	r3, [pc, #84]	; (80032d8 <HAL_UART_MspInit+0x1d4>)
 8003284:	2200      	movs	r2, #0
 8003286:	619a      	str	r2, [r3, #24]
    hdma_usart6_rx.Init.Mode = DMA_CIRCULAR;
 8003288:	4b13      	ldr	r3, [pc, #76]	; (80032d8 <HAL_UART_MspInit+0x1d4>)
 800328a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800328e:	61da      	str	r2, [r3, #28]
    hdma_usart6_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8003290:	4b11      	ldr	r3, [pc, #68]	; (80032d8 <HAL_UART_MspInit+0x1d4>)
 8003292:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8003296:	621a      	str	r2, [r3, #32]
    hdma_usart6_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003298:	4b0f      	ldr	r3, [pc, #60]	; (80032d8 <HAL_UART_MspInit+0x1d4>)
 800329a:	2200      	movs	r2, #0
 800329c:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart6_rx) != HAL_OK)
 800329e:	480e      	ldr	r0, [pc, #56]	; (80032d8 <HAL_UART_MspInit+0x1d4>)
 80032a0:	f000 fd9e 	bl	8003de0 <HAL_DMA_Init>
 80032a4:	4603      	mov	r3, r0
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d001      	beq.n	80032ae <HAL_UART_MspInit+0x1aa>
      Error_Handler();
 80032aa:	f7fe fe15 	bl	8001ed8 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart6_rx);
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	4a09      	ldr	r2, [pc, #36]	; (80032d8 <HAL_UART_MspInit+0x1d4>)
 80032b2:	639a      	str	r2, [r3, #56]	; 0x38
 80032b4:	4a08      	ldr	r2, [pc, #32]	; (80032d8 <HAL_UART_MspInit+0x1d4>)
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	6393      	str	r3, [r2, #56]	; 0x38
}
 80032ba:	bf00      	nop
 80032bc:	3738      	adds	r7, #56	; 0x38
 80032be:	46bd      	mov	sp, r7
 80032c0:	bd80      	pop	{r7, pc}
 80032c2:	bf00      	nop
 80032c4:	40011000 	.word	0x40011000
 80032c8:	40023800 	.word	0x40023800
 80032cc:	40020000 	.word	0x40020000
 80032d0:	40004400 	.word	0x40004400
 80032d4:	40011400 	.word	0x40011400
 80032d8:	200003e4 	.word	0x200003e4
 80032dc:	40026440 	.word	0x40026440

080032e0 <Reset_Handler>:
 80032e0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003318 <LoopFillZerobss+0x12>
 80032e4:	480d      	ldr	r0, [pc, #52]	; (800331c <LoopFillZerobss+0x16>)
 80032e6:	490e      	ldr	r1, [pc, #56]	; (8003320 <LoopFillZerobss+0x1a>)
 80032e8:	4a0e      	ldr	r2, [pc, #56]	; (8003324 <LoopFillZerobss+0x1e>)
 80032ea:	2300      	movs	r3, #0
 80032ec:	e002      	b.n	80032f4 <LoopCopyDataInit>

080032ee <CopyDataInit>:
 80032ee:	58d4      	ldr	r4, [r2, r3]
 80032f0:	50c4      	str	r4, [r0, r3]
 80032f2:	3304      	adds	r3, #4

080032f4 <LoopCopyDataInit>:
 80032f4:	18c4      	adds	r4, r0, r3
 80032f6:	428c      	cmp	r4, r1
 80032f8:	d3f9      	bcc.n	80032ee <CopyDataInit>
 80032fa:	4a0b      	ldr	r2, [pc, #44]	; (8003328 <LoopFillZerobss+0x22>)
 80032fc:	4c0b      	ldr	r4, [pc, #44]	; (800332c <LoopFillZerobss+0x26>)
 80032fe:	2300      	movs	r3, #0
 8003300:	e001      	b.n	8003306 <LoopFillZerobss>

08003302 <FillZerobss>:
 8003302:	6013      	str	r3, [r2, #0]
 8003304:	3204      	adds	r2, #4

08003306 <LoopFillZerobss>:
 8003306:	42a2      	cmp	r2, r4
 8003308:	d3fb      	bcc.n	8003302 <FillZerobss>
 800330a:	f7ff fd03 	bl	8002d14 <SystemInit>
 800330e:	f004 ff1f 	bl	8008150 <__libc_init_array>
 8003312:	f7fe fb7d 	bl	8001a10 <main>
 8003316:	4770      	bx	lr
 8003318:	20010000 	.word	0x20010000
 800331c:	20000000 	.word	0x20000000
 8003320:	200001dc 	.word	0x200001dc
 8003324:	0800b8a0 	.word	0x0800b8a0
 8003328:	200001dc 	.word	0x200001dc
 800332c:	20000524 	.word	0x20000524

08003330 <ADC_IRQHandler>:
 8003330:	e7fe      	b.n	8003330 <ADC_IRQHandler>
	...

08003334 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003334:	b580      	push	{r7, lr}
 8003336:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003338:	4b0e      	ldr	r3, [pc, #56]	; (8003374 <HAL_Init+0x40>)
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	4a0d      	ldr	r2, [pc, #52]	; (8003374 <HAL_Init+0x40>)
 800333e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003342:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003344:	4b0b      	ldr	r3, [pc, #44]	; (8003374 <HAL_Init+0x40>)
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	4a0a      	ldr	r2, [pc, #40]	; (8003374 <HAL_Init+0x40>)
 800334a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800334e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003350:	4b08      	ldr	r3, [pc, #32]	; (8003374 <HAL_Init+0x40>)
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	4a07      	ldr	r2, [pc, #28]	; (8003374 <HAL_Init+0x40>)
 8003356:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800335a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800335c:	2003      	movs	r0, #3
 800335e:	f000 fcfd 	bl	8003d5c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003362:	200f      	movs	r0, #15
 8003364:	f000 f808 	bl	8003378 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003368:	f7ff fba8 	bl	8002abc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800336c:	2300      	movs	r3, #0
}
 800336e:	4618      	mov	r0, r3
 8003370:	bd80      	pop	{r7, pc}
 8003372:	bf00      	nop
 8003374:	40023c00 	.word	0x40023c00

08003378 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003378:	b580      	push	{r7, lr}
 800337a:	b082      	sub	sp, #8
 800337c:	af00      	add	r7, sp, #0
 800337e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003380:	4b12      	ldr	r3, [pc, #72]	; (80033cc <HAL_InitTick+0x54>)
 8003382:	681a      	ldr	r2, [r3, #0]
 8003384:	4b12      	ldr	r3, [pc, #72]	; (80033d0 <HAL_InitTick+0x58>)
 8003386:	781b      	ldrb	r3, [r3, #0]
 8003388:	4619      	mov	r1, r3
 800338a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800338e:	fbb3 f3f1 	udiv	r3, r3, r1
 8003392:	fbb2 f3f3 	udiv	r3, r2, r3
 8003396:	4618      	mov	r0, r3
 8003398:	f000 fd15 	bl	8003dc6 <HAL_SYSTICK_Config>
 800339c:	4603      	mov	r3, r0
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d001      	beq.n	80033a6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80033a2:	2301      	movs	r3, #1
 80033a4:	e00e      	b.n	80033c4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	2b0f      	cmp	r3, #15
 80033aa:	d80a      	bhi.n	80033c2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80033ac:	2200      	movs	r2, #0
 80033ae:	6879      	ldr	r1, [r7, #4]
 80033b0:	f04f 30ff 	mov.w	r0, #4294967295
 80033b4:	f000 fcdd 	bl	8003d72 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80033b8:	4a06      	ldr	r2, [pc, #24]	; (80033d4 <HAL_InitTick+0x5c>)
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80033be:	2300      	movs	r3, #0
 80033c0:	e000      	b.n	80033c4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80033c2:	2301      	movs	r3, #1
}
 80033c4:	4618      	mov	r0, r3
 80033c6:	3708      	adds	r7, #8
 80033c8:	46bd      	mov	sp, r7
 80033ca:	bd80      	pop	{r7, pc}
 80033cc:	20000000 	.word	0x20000000
 80033d0:	20000008 	.word	0x20000008
 80033d4:	20000004 	.word	0x20000004

080033d8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80033d8:	b480      	push	{r7}
 80033da:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80033dc:	4b06      	ldr	r3, [pc, #24]	; (80033f8 <HAL_IncTick+0x20>)
 80033de:	781b      	ldrb	r3, [r3, #0]
 80033e0:	461a      	mov	r2, r3
 80033e2:	4b06      	ldr	r3, [pc, #24]	; (80033fc <HAL_IncTick+0x24>)
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	4413      	add	r3, r2
 80033e8:	4a04      	ldr	r2, [pc, #16]	; (80033fc <HAL_IncTick+0x24>)
 80033ea:	6013      	str	r3, [r2, #0]
}
 80033ec:	bf00      	nop
 80033ee:	46bd      	mov	sp, r7
 80033f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033f4:	4770      	bx	lr
 80033f6:	bf00      	nop
 80033f8:	20000008 	.word	0x20000008
 80033fc:	20000510 	.word	0x20000510

08003400 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003400:	b480      	push	{r7}
 8003402:	af00      	add	r7, sp, #0
  return uwTick;
 8003404:	4b03      	ldr	r3, [pc, #12]	; (8003414 <HAL_GetTick+0x14>)
 8003406:	681b      	ldr	r3, [r3, #0]
}
 8003408:	4618      	mov	r0, r3
 800340a:	46bd      	mov	sp, r7
 800340c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003410:	4770      	bx	lr
 8003412:	bf00      	nop
 8003414:	20000510 	.word	0x20000510

08003418 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003418:	b580      	push	{r7, lr}
 800341a:	b084      	sub	sp, #16
 800341c:	af00      	add	r7, sp, #0
 800341e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003420:	f7ff ffee 	bl	8003400 <HAL_GetTick>
 8003424:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003430:	d005      	beq.n	800343e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003432:	4b0a      	ldr	r3, [pc, #40]	; (800345c <HAL_Delay+0x44>)
 8003434:	781b      	ldrb	r3, [r3, #0]
 8003436:	461a      	mov	r2, r3
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	4413      	add	r3, r2
 800343c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800343e:	bf00      	nop
 8003440:	f7ff ffde 	bl	8003400 <HAL_GetTick>
 8003444:	4602      	mov	r2, r0
 8003446:	68bb      	ldr	r3, [r7, #8]
 8003448:	1ad3      	subs	r3, r2, r3
 800344a:	68fa      	ldr	r2, [r7, #12]
 800344c:	429a      	cmp	r2, r3
 800344e:	d8f7      	bhi.n	8003440 <HAL_Delay+0x28>
  {
  }
}
 8003450:	bf00      	nop
 8003452:	bf00      	nop
 8003454:	3710      	adds	r7, #16
 8003456:	46bd      	mov	sp, r7
 8003458:	bd80      	pop	{r7, pc}
 800345a:	bf00      	nop
 800345c:	20000008 	.word	0x20000008

08003460 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003460:	b580      	push	{r7, lr}
 8003462:	b084      	sub	sp, #16
 8003464:	af00      	add	r7, sp, #0
 8003466:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003468:	2300      	movs	r3, #0
 800346a:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	2b00      	cmp	r3, #0
 8003470:	d101      	bne.n	8003476 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8003472:	2301      	movs	r3, #1
 8003474:	e033      	b.n	80034de <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800347a:	2b00      	cmp	r3, #0
 800347c:	d109      	bne.n	8003492 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800347e:	6878      	ldr	r0, [r7, #4]
 8003480:	f7fd fdb8 	bl	8000ff4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	2200      	movs	r2, #0
 8003488:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	2200      	movs	r2, #0
 800348e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003496:	f003 0310 	and.w	r3, r3, #16
 800349a:	2b00      	cmp	r3, #0
 800349c:	d118      	bne.n	80034d0 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034a2:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80034a6:	f023 0302 	bic.w	r3, r3, #2
 80034aa:	f043 0202 	orr.w	r2, r3, #2
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80034b2:	6878      	ldr	r0, [r7, #4]
 80034b4:	f000 fa86 	bl	80039c4 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	2200      	movs	r2, #0
 80034bc:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034c2:	f023 0303 	bic.w	r3, r3, #3
 80034c6:	f043 0201 	orr.w	r2, r3, #1
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	641a      	str	r2, [r3, #64]	; 0x40
 80034ce:	e001      	b.n	80034d4 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80034d0:	2301      	movs	r3, #1
 80034d2:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	2200      	movs	r2, #0
 80034d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 80034dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80034de:	4618      	mov	r0, r3
 80034e0:	3710      	adds	r7, #16
 80034e2:	46bd      	mov	sp, r7
 80034e4:	bd80      	pop	{r7, pc}
	...

080034e8 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 80034e8:	b480      	push	{r7}
 80034ea:	b085      	sub	sp, #20
 80034ec:	af00      	add	r7, sp, #0
 80034ee:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 80034f0:	2300      	movs	r3, #0
 80034f2:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80034fa:	2b01      	cmp	r3, #1
 80034fc:	d101      	bne.n	8003502 <HAL_ADC_Start+0x1a>
 80034fe:	2302      	movs	r3, #2
 8003500:	e097      	b.n	8003632 <HAL_ADC_Start+0x14a>
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	2201      	movs	r2, #1
 8003506:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	689b      	ldr	r3, [r3, #8]
 8003510:	f003 0301 	and.w	r3, r3, #1
 8003514:	2b01      	cmp	r3, #1
 8003516:	d018      	beq.n	800354a <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	689a      	ldr	r2, [r3, #8]
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	f042 0201 	orr.w	r2, r2, #1
 8003526:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8003528:	4b45      	ldr	r3, [pc, #276]	; (8003640 <HAL_ADC_Start+0x158>)
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	4a45      	ldr	r2, [pc, #276]	; (8003644 <HAL_ADC_Start+0x15c>)
 800352e:	fba2 2303 	umull	r2, r3, r2, r3
 8003532:	0c9a      	lsrs	r2, r3, #18
 8003534:	4613      	mov	r3, r2
 8003536:	005b      	lsls	r3, r3, #1
 8003538:	4413      	add	r3, r2
 800353a:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 800353c:	e002      	b.n	8003544 <HAL_ADC_Start+0x5c>
    {
      counter--;
 800353e:	68bb      	ldr	r3, [r7, #8]
 8003540:	3b01      	subs	r3, #1
 8003542:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8003544:	68bb      	ldr	r3, [r7, #8]
 8003546:	2b00      	cmp	r3, #0
 8003548:	d1f9      	bne.n	800353e <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	689b      	ldr	r3, [r3, #8]
 8003550:	f003 0301 	and.w	r3, r3, #1
 8003554:	2b01      	cmp	r3, #1
 8003556:	d15f      	bne.n	8003618 <HAL_ADC_Start+0x130>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800355c:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8003560:	f023 0301 	bic.w	r3, r3, #1
 8003564:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	685b      	ldr	r3, [r3, #4]
 8003572:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003576:	2b00      	cmp	r3, #0
 8003578:	d007      	beq.n	800358a <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800357e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003582:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800358e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003592:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003596:	d106      	bne.n	80035a6 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800359c:	f023 0206 	bic.w	r2, r3, #6
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	645a      	str	r2, [r3, #68]	; 0x44
 80035a4:	e002      	b.n	80035ac <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	2200      	movs	r2, #0
 80035aa:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	2200      	movs	r2, #0
 80035b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80035b4:	4b24      	ldr	r3, [pc, #144]	; (8003648 <HAL_ADC_Start+0x160>)
 80035b6:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	f06f 0222 	mvn.w	r2, #34	; 0x22
 80035c0:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	685b      	ldr	r3, [r3, #4]
 80035c6:	f003 031f 	and.w	r3, r3, #31
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d10f      	bne.n	80035ee <HAL_ADC_Start+0x106>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	689b      	ldr	r3, [r3, #8]
 80035d4:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80035d8:	2b00      	cmp	r3, #0
 80035da:	d129      	bne.n	8003630 <HAL_ADC_Start+0x148>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	689a      	ldr	r2, [r3, #8]
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80035ea:	609a      	str	r2, [r3, #8]
 80035ec:	e020      	b.n	8003630 <HAL_ADC_Start+0x148>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	4a16      	ldr	r2, [pc, #88]	; (800364c <HAL_ADC_Start+0x164>)
 80035f4:	4293      	cmp	r3, r2
 80035f6:	d11b      	bne.n	8003630 <HAL_ADC_Start+0x148>
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	689b      	ldr	r3, [r3, #8]
 80035fe:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003602:	2b00      	cmp	r3, #0
 8003604:	d114      	bne.n	8003630 <HAL_ADC_Start+0x148>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	689a      	ldr	r2, [r3, #8]
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003614:	609a      	str	r2, [r3, #8]
 8003616:	e00b      	b.n	8003630 <HAL_ADC_Start+0x148>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800361c:	f043 0210 	orr.w	r2, r3, #16
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003628:	f043 0201 	orr.w	r2, r3, #1
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8003630:	2300      	movs	r3, #0
}
 8003632:	4618      	mov	r0, r3
 8003634:	3714      	adds	r7, #20
 8003636:	46bd      	mov	sp, r7
 8003638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800363c:	4770      	bx	lr
 800363e:	bf00      	nop
 8003640:	20000000 	.word	0x20000000
 8003644:	431bde83 	.word	0x431bde83
 8003648:	40012300 	.word	0x40012300
 800364c:	40012000 	.word	0x40012000

08003650 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8003650:	b580      	push	{r7, lr}
 8003652:	b084      	sub	sp, #16
 8003654:	af00      	add	r7, sp, #0
 8003656:	6078      	str	r0, [r7, #4]
 8003658:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800365a:	2300      	movs	r3, #0
 800365c:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	689b      	ldr	r3, [r3, #8]
 8003664:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003668:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800366c:	d113      	bne.n	8003696 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	689b      	ldr	r3, [r3, #8]
 8003674:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8003678:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800367c:	d10b      	bne.n	8003696 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003682:	f043 0220 	orr.w	r2, r3, #32
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	2200      	movs	r2, #0
 800368e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 8003692:	2301      	movs	r3, #1
 8003694:	e063      	b.n	800375e <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 8003696:	f7ff feb3 	bl	8003400 <HAL_GetTick>
 800369a:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800369c:	e021      	b.n	80036e2 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 800369e:	683b      	ldr	r3, [r7, #0]
 80036a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80036a4:	d01d      	beq.n	80036e2 <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 80036a6:	683b      	ldr	r3, [r7, #0]
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	d007      	beq.n	80036bc <HAL_ADC_PollForConversion+0x6c>
 80036ac:	f7ff fea8 	bl	8003400 <HAL_GetTick>
 80036b0:	4602      	mov	r2, r0
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	1ad3      	subs	r3, r2, r3
 80036b6:	683a      	ldr	r2, [r7, #0]
 80036b8:	429a      	cmp	r2, r3
 80036ba:	d212      	bcs.n	80036e2 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	f003 0302 	and.w	r3, r3, #2
 80036c6:	2b02      	cmp	r3, #2
 80036c8:	d00b      	beq.n	80036e2 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036ce:	f043 0204 	orr.w	r2, r3, #4
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	2200      	movs	r2, #0
 80036da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
          
          return HAL_TIMEOUT;
 80036de:	2303      	movs	r3, #3
 80036e0:	e03d      	b.n	800375e <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	f003 0302 	and.w	r3, r3, #2
 80036ec:	2b02      	cmp	r3, #2
 80036ee:	d1d6      	bne.n	800369e <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	f06f 0212 	mvn.w	r2, #18
 80036f8:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036fe:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	689b      	ldr	r3, [r3, #8]
 800370c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003710:	2b00      	cmp	r3, #0
 8003712:	d123      	bne.n	800375c <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	7e1b      	ldrb	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003718:	2b00      	cmp	r3, #0
 800371a:	d11f      	bne.n	800375c <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003722:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003726:	2b00      	cmp	r3, #0
 8003728:	d006      	beq.n	8003738 <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	689b      	ldr	r3, [r3, #8]
 8003730:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8003734:	2b00      	cmp	r3, #0
 8003736:	d111      	bne.n	800375c <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800373c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003748:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800374c:	2b00      	cmp	r3, #0
 800374e:	d105      	bne.n	800375c <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003754:	f043 0201 	orr.w	r2, r3, #1
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 800375c:	2300      	movs	r3, #0
}
 800375e:	4618      	mov	r0, r3
 8003760:	3710      	adds	r7, #16
 8003762:	46bd      	mov	sp, r7
 8003764:	bd80      	pop	{r7, pc}

08003766 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8003766:	b480      	push	{r7}
 8003768:	b083      	sub	sp, #12
 800376a:	af00      	add	r7, sp, #0
 800376c:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8003774:	4618      	mov	r0, r3
 8003776:	370c      	adds	r7, #12
 8003778:	46bd      	mov	sp, r7
 800377a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800377e:	4770      	bx	lr

08003780 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8003780:	b480      	push	{r7}
 8003782:	b085      	sub	sp, #20
 8003784:	af00      	add	r7, sp, #0
 8003786:	6078      	str	r0, [r7, #4]
 8003788:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800378a:	2300      	movs	r3, #0
 800378c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003794:	2b01      	cmp	r3, #1
 8003796:	d101      	bne.n	800379c <HAL_ADC_ConfigChannel+0x1c>
 8003798:	2302      	movs	r3, #2
 800379a:	e105      	b.n	80039a8 <HAL_ADC_ConfigChannel+0x228>
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	2201      	movs	r2, #1
 80037a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80037a4:	683b      	ldr	r3, [r7, #0]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	2b09      	cmp	r3, #9
 80037aa:	d925      	bls.n	80037f8 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	68d9      	ldr	r1, [r3, #12]
 80037b2:	683b      	ldr	r3, [r7, #0]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	b29b      	uxth	r3, r3
 80037b8:	461a      	mov	r2, r3
 80037ba:	4613      	mov	r3, r2
 80037bc:	005b      	lsls	r3, r3, #1
 80037be:	4413      	add	r3, r2
 80037c0:	3b1e      	subs	r3, #30
 80037c2:	2207      	movs	r2, #7
 80037c4:	fa02 f303 	lsl.w	r3, r2, r3
 80037c8:	43da      	mvns	r2, r3
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	400a      	ands	r2, r1
 80037d0:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	68d9      	ldr	r1, [r3, #12]
 80037d8:	683b      	ldr	r3, [r7, #0]
 80037da:	689a      	ldr	r2, [r3, #8]
 80037dc:	683b      	ldr	r3, [r7, #0]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	b29b      	uxth	r3, r3
 80037e2:	4618      	mov	r0, r3
 80037e4:	4603      	mov	r3, r0
 80037e6:	005b      	lsls	r3, r3, #1
 80037e8:	4403      	add	r3, r0
 80037ea:	3b1e      	subs	r3, #30
 80037ec:	409a      	lsls	r2, r3
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	430a      	orrs	r2, r1
 80037f4:	60da      	str	r2, [r3, #12]
 80037f6:	e022      	b.n	800383e <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	6919      	ldr	r1, [r3, #16]
 80037fe:	683b      	ldr	r3, [r7, #0]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	b29b      	uxth	r3, r3
 8003804:	461a      	mov	r2, r3
 8003806:	4613      	mov	r3, r2
 8003808:	005b      	lsls	r3, r3, #1
 800380a:	4413      	add	r3, r2
 800380c:	2207      	movs	r2, #7
 800380e:	fa02 f303 	lsl.w	r3, r2, r3
 8003812:	43da      	mvns	r2, r3
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	400a      	ands	r2, r1
 800381a:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	6919      	ldr	r1, [r3, #16]
 8003822:	683b      	ldr	r3, [r7, #0]
 8003824:	689a      	ldr	r2, [r3, #8]
 8003826:	683b      	ldr	r3, [r7, #0]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	b29b      	uxth	r3, r3
 800382c:	4618      	mov	r0, r3
 800382e:	4603      	mov	r3, r0
 8003830:	005b      	lsls	r3, r3, #1
 8003832:	4403      	add	r3, r0
 8003834:	409a      	lsls	r2, r3
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	430a      	orrs	r2, r1
 800383c:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800383e:	683b      	ldr	r3, [r7, #0]
 8003840:	685b      	ldr	r3, [r3, #4]
 8003842:	2b06      	cmp	r3, #6
 8003844:	d824      	bhi.n	8003890 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800384c:	683b      	ldr	r3, [r7, #0]
 800384e:	685a      	ldr	r2, [r3, #4]
 8003850:	4613      	mov	r3, r2
 8003852:	009b      	lsls	r3, r3, #2
 8003854:	4413      	add	r3, r2
 8003856:	3b05      	subs	r3, #5
 8003858:	221f      	movs	r2, #31
 800385a:	fa02 f303 	lsl.w	r3, r2, r3
 800385e:	43da      	mvns	r2, r3
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	400a      	ands	r2, r1
 8003866:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800386e:	683b      	ldr	r3, [r7, #0]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	b29b      	uxth	r3, r3
 8003874:	4618      	mov	r0, r3
 8003876:	683b      	ldr	r3, [r7, #0]
 8003878:	685a      	ldr	r2, [r3, #4]
 800387a:	4613      	mov	r3, r2
 800387c:	009b      	lsls	r3, r3, #2
 800387e:	4413      	add	r3, r2
 8003880:	3b05      	subs	r3, #5
 8003882:	fa00 f203 	lsl.w	r2, r0, r3
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	430a      	orrs	r2, r1
 800388c:	635a      	str	r2, [r3, #52]	; 0x34
 800388e:	e04c      	b.n	800392a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003890:	683b      	ldr	r3, [r7, #0]
 8003892:	685b      	ldr	r3, [r3, #4]
 8003894:	2b0c      	cmp	r3, #12
 8003896:	d824      	bhi.n	80038e2 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800389e:	683b      	ldr	r3, [r7, #0]
 80038a0:	685a      	ldr	r2, [r3, #4]
 80038a2:	4613      	mov	r3, r2
 80038a4:	009b      	lsls	r3, r3, #2
 80038a6:	4413      	add	r3, r2
 80038a8:	3b23      	subs	r3, #35	; 0x23
 80038aa:	221f      	movs	r2, #31
 80038ac:	fa02 f303 	lsl.w	r3, r2, r3
 80038b0:	43da      	mvns	r2, r3
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	400a      	ands	r2, r1
 80038b8:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80038c0:	683b      	ldr	r3, [r7, #0]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	b29b      	uxth	r3, r3
 80038c6:	4618      	mov	r0, r3
 80038c8:	683b      	ldr	r3, [r7, #0]
 80038ca:	685a      	ldr	r2, [r3, #4]
 80038cc:	4613      	mov	r3, r2
 80038ce:	009b      	lsls	r3, r3, #2
 80038d0:	4413      	add	r3, r2
 80038d2:	3b23      	subs	r3, #35	; 0x23
 80038d4:	fa00 f203 	lsl.w	r2, r0, r3
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	430a      	orrs	r2, r1
 80038de:	631a      	str	r2, [r3, #48]	; 0x30
 80038e0:	e023      	b.n	800392a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80038e8:	683b      	ldr	r3, [r7, #0]
 80038ea:	685a      	ldr	r2, [r3, #4]
 80038ec:	4613      	mov	r3, r2
 80038ee:	009b      	lsls	r3, r3, #2
 80038f0:	4413      	add	r3, r2
 80038f2:	3b41      	subs	r3, #65	; 0x41
 80038f4:	221f      	movs	r2, #31
 80038f6:	fa02 f303 	lsl.w	r3, r2, r3
 80038fa:	43da      	mvns	r2, r3
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	400a      	ands	r2, r1
 8003902:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800390a:	683b      	ldr	r3, [r7, #0]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	b29b      	uxth	r3, r3
 8003910:	4618      	mov	r0, r3
 8003912:	683b      	ldr	r3, [r7, #0]
 8003914:	685a      	ldr	r2, [r3, #4]
 8003916:	4613      	mov	r3, r2
 8003918:	009b      	lsls	r3, r3, #2
 800391a:	4413      	add	r3, r2
 800391c:	3b41      	subs	r3, #65	; 0x41
 800391e:	fa00 f203 	lsl.w	r2, r0, r3
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	430a      	orrs	r2, r1
 8003928:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800392a:	4b22      	ldr	r3, [pc, #136]	; (80039b4 <HAL_ADC_ConfigChannel+0x234>)
 800392c:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	4a21      	ldr	r2, [pc, #132]	; (80039b8 <HAL_ADC_ConfigChannel+0x238>)
 8003934:	4293      	cmp	r3, r2
 8003936:	d109      	bne.n	800394c <HAL_ADC_ConfigChannel+0x1cc>
 8003938:	683b      	ldr	r3, [r7, #0]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	2b12      	cmp	r3, #18
 800393e:	d105      	bne.n	800394c <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	685b      	ldr	r3, [r3, #4]
 8003944:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	4a19      	ldr	r2, [pc, #100]	; (80039b8 <HAL_ADC_ConfigChannel+0x238>)
 8003952:	4293      	cmp	r3, r2
 8003954:	d123      	bne.n	800399e <HAL_ADC_ConfigChannel+0x21e>
 8003956:	683b      	ldr	r3, [r7, #0]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	2b10      	cmp	r3, #16
 800395c:	d003      	beq.n	8003966 <HAL_ADC_ConfigChannel+0x1e6>
 800395e:	683b      	ldr	r3, [r7, #0]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	2b11      	cmp	r3, #17
 8003964:	d11b      	bne.n	800399e <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	685b      	ldr	r3, [r3, #4]
 800396a:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003972:	683b      	ldr	r3, [r7, #0]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	2b10      	cmp	r3, #16
 8003978:	d111      	bne.n	800399e <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800397a:	4b10      	ldr	r3, [pc, #64]	; (80039bc <HAL_ADC_ConfigChannel+0x23c>)
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	4a10      	ldr	r2, [pc, #64]	; (80039c0 <HAL_ADC_ConfigChannel+0x240>)
 8003980:	fba2 2303 	umull	r2, r3, r2, r3
 8003984:	0c9a      	lsrs	r2, r3, #18
 8003986:	4613      	mov	r3, r2
 8003988:	009b      	lsls	r3, r3, #2
 800398a:	4413      	add	r3, r2
 800398c:	005b      	lsls	r3, r3, #1
 800398e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8003990:	e002      	b.n	8003998 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8003992:	68bb      	ldr	r3, [r7, #8]
 8003994:	3b01      	subs	r3, #1
 8003996:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8003998:	68bb      	ldr	r3, [r7, #8]
 800399a:	2b00      	cmp	r3, #0
 800399c:	d1f9      	bne.n	8003992 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	2200      	movs	r2, #0
 80039a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80039a6:	2300      	movs	r3, #0
}
 80039a8:	4618      	mov	r0, r3
 80039aa:	3714      	adds	r7, #20
 80039ac:	46bd      	mov	sp, r7
 80039ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039b2:	4770      	bx	lr
 80039b4:	40012300 	.word	0x40012300
 80039b8:	40012000 	.word	0x40012000
 80039bc:	20000000 	.word	0x20000000
 80039c0:	431bde83 	.word	0x431bde83

080039c4 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80039c4:	b480      	push	{r7}
 80039c6:	b085      	sub	sp, #20
 80039c8:	af00      	add	r7, sp, #0
 80039ca:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80039cc:	4b79      	ldr	r3, [pc, #484]	; (8003bb4 <ADC_Init+0x1f0>)
 80039ce:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	685b      	ldr	r3, [r3, #4]
 80039d4:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	685a      	ldr	r2, [r3, #4]
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	685b      	ldr	r3, [r3, #4]
 80039e4:	431a      	orrs	r2, r3
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	685a      	ldr	r2, [r3, #4]
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80039f8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	6859      	ldr	r1, [r3, #4]
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	691b      	ldr	r3, [r3, #16]
 8003a04:	021a      	lsls	r2, r3, #8
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	430a      	orrs	r2, r1
 8003a0c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	685a      	ldr	r2, [r3, #4]
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8003a1c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	6859      	ldr	r1, [r3, #4]
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	689a      	ldr	r2, [r3, #8]
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	430a      	orrs	r2, r1
 8003a2e:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	689a      	ldr	r2, [r3, #8]
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003a3e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	6899      	ldr	r1, [r3, #8]
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	68da      	ldr	r2, [r3, #12]
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	430a      	orrs	r2, r1
 8003a50:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a56:	4a58      	ldr	r2, [pc, #352]	; (8003bb8 <ADC_Init+0x1f4>)
 8003a58:	4293      	cmp	r3, r2
 8003a5a:	d022      	beq.n	8003aa2 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	689a      	ldr	r2, [r3, #8]
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003a6a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	6899      	ldr	r1, [r3, #8]
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	430a      	orrs	r2, r1
 8003a7c:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	689a      	ldr	r2, [r3, #8]
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003a8c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	6899      	ldr	r1, [r3, #8]
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	430a      	orrs	r2, r1
 8003a9e:	609a      	str	r2, [r3, #8]
 8003aa0:	e00f      	b.n	8003ac2 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	689a      	ldr	r2, [r3, #8]
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003ab0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	689a      	ldr	r2, [r3, #8]
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003ac0:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	689a      	ldr	r2, [r3, #8]
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	f022 0202 	bic.w	r2, r2, #2
 8003ad0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	6899      	ldr	r1, [r3, #8]
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	7e1b      	ldrb	r3, [r3, #24]
 8003adc:	005a      	lsls	r2, r3, #1
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	430a      	orrs	r2, r1
 8003ae4:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d01b      	beq.n	8003b28 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	685a      	ldr	r2, [r3, #4]
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003afe:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	685a      	ldr	r2, [r3, #4]
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8003b0e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	6859      	ldr	r1, [r3, #4]
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b1a:	3b01      	subs	r3, #1
 8003b1c:	035a      	lsls	r2, r3, #13
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	430a      	orrs	r2, r1
 8003b24:	605a      	str	r2, [r3, #4]
 8003b26:	e007      	b.n	8003b38 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	685a      	ldr	r2, [r3, #4]
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003b36:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8003b46:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	69db      	ldr	r3, [r3, #28]
 8003b52:	3b01      	subs	r3, #1
 8003b54:	051a      	lsls	r2, r3, #20
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	430a      	orrs	r2, r1
 8003b5c:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	689a      	ldr	r2, [r3, #8]
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8003b6c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	6899      	ldr	r1, [r3, #8]
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003b7a:	025a      	lsls	r2, r3, #9
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	430a      	orrs	r2, r1
 8003b82:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	689a      	ldr	r2, [r3, #8]
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003b92:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	6899      	ldr	r1, [r3, #8]
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	695b      	ldr	r3, [r3, #20]
 8003b9e:	029a      	lsls	r2, r3, #10
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	430a      	orrs	r2, r1
 8003ba6:	609a      	str	r2, [r3, #8]
}
 8003ba8:	bf00      	nop
 8003baa:	3714      	adds	r7, #20
 8003bac:	46bd      	mov	sp, r7
 8003bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bb2:	4770      	bx	lr
 8003bb4:	40012300 	.word	0x40012300
 8003bb8:	0f000001 	.word	0x0f000001

08003bbc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003bbc:	b480      	push	{r7}
 8003bbe:	b085      	sub	sp, #20
 8003bc0:	af00      	add	r7, sp, #0
 8003bc2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	f003 0307 	and.w	r3, r3, #7
 8003bca:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003bcc:	4b0c      	ldr	r3, [pc, #48]	; (8003c00 <__NVIC_SetPriorityGrouping+0x44>)
 8003bce:	68db      	ldr	r3, [r3, #12]
 8003bd0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003bd2:	68ba      	ldr	r2, [r7, #8]
 8003bd4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003bd8:	4013      	ands	r3, r2
 8003bda:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003be0:	68bb      	ldr	r3, [r7, #8]
 8003be2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003be4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003be8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003bec:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003bee:	4a04      	ldr	r2, [pc, #16]	; (8003c00 <__NVIC_SetPriorityGrouping+0x44>)
 8003bf0:	68bb      	ldr	r3, [r7, #8]
 8003bf2:	60d3      	str	r3, [r2, #12]
}
 8003bf4:	bf00      	nop
 8003bf6:	3714      	adds	r7, #20
 8003bf8:	46bd      	mov	sp, r7
 8003bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bfe:	4770      	bx	lr
 8003c00:	e000ed00 	.word	0xe000ed00

08003c04 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003c04:	b480      	push	{r7}
 8003c06:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003c08:	4b04      	ldr	r3, [pc, #16]	; (8003c1c <__NVIC_GetPriorityGrouping+0x18>)
 8003c0a:	68db      	ldr	r3, [r3, #12]
 8003c0c:	0a1b      	lsrs	r3, r3, #8
 8003c0e:	f003 0307 	and.w	r3, r3, #7
}
 8003c12:	4618      	mov	r0, r3
 8003c14:	46bd      	mov	sp, r7
 8003c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c1a:	4770      	bx	lr
 8003c1c:	e000ed00 	.word	0xe000ed00

08003c20 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003c20:	b480      	push	{r7}
 8003c22:	b083      	sub	sp, #12
 8003c24:	af00      	add	r7, sp, #0
 8003c26:	4603      	mov	r3, r0
 8003c28:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003c2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	db0b      	blt.n	8003c4a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003c32:	79fb      	ldrb	r3, [r7, #7]
 8003c34:	f003 021f 	and.w	r2, r3, #31
 8003c38:	4907      	ldr	r1, [pc, #28]	; (8003c58 <__NVIC_EnableIRQ+0x38>)
 8003c3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c3e:	095b      	lsrs	r3, r3, #5
 8003c40:	2001      	movs	r0, #1
 8003c42:	fa00 f202 	lsl.w	r2, r0, r2
 8003c46:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003c4a:	bf00      	nop
 8003c4c:	370c      	adds	r7, #12
 8003c4e:	46bd      	mov	sp, r7
 8003c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c54:	4770      	bx	lr
 8003c56:	bf00      	nop
 8003c58:	e000e100 	.word	0xe000e100

08003c5c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003c5c:	b480      	push	{r7}
 8003c5e:	b083      	sub	sp, #12
 8003c60:	af00      	add	r7, sp, #0
 8003c62:	4603      	mov	r3, r0
 8003c64:	6039      	str	r1, [r7, #0]
 8003c66:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003c68:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	db0a      	blt.n	8003c86 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003c70:	683b      	ldr	r3, [r7, #0]
 8003c72:	b2da      	uxtb	r2, r3
 8003c74:	490c      	ldr	r1, [pc, #48]	; (8003ca8 <__NVIC_SetPriority+0x4c>)
 8003c76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c7a:	0112      	lsls	r2, r2, #4
 8003c7c:	b2d2      	uxtb	r2, r2
 8003c7e:	440b      	add	r3, r1
 8003c80:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003c84:	e00a      	b.n	8003c9c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003c86:	683b      	ldr	r3, [r7, #0]
 8003c88:	b2da      	uxtb	r2, r3
 8003c8a:	4908      	ldr	r1, [pc, #32]	; (8003cac <__NVIC_SetPriority+0x50>)
 8003c8c:	79fb      	ldrb	r3, [r7, #7]
 8003c8e:	f003 030f 	and.w	r3, r3, #15
 8003c92:	3b04      	subs	r3, #4
 8003c94:	0112      	lsls	r2, r2, #4
 8003c96:	b2d2      	uxtb	r2, r2
 8003c98:	440b      	add	r3, r1
 8003c9a:	761a      	strb	r2, [r3, #24]
}
 8003c9c:	bf00      	nop
 8003c9e:	370c      	adds	r7, #12
 8003ca0:	46bd      	mov	sp, r7
 8003ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ca6:	4770      	bx	lr
 8003ca8:	e000e100 	.word	0xe000e100
 8003cac:	e000ed00 	.word	0xe000ed00

08003cb0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003cb0:	b480      	push	{r7}
 8003cb2:	b089      	sub	sp, #36	; 0x24
 8003cb4:	af00      	add	r7, sp, #0
 8003cb6:	60f8      	str	r0, [r7, #12]
 8003cb8:	60b9      	str	r1, [r7, #8]
 8003cba:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	f003 0307 	and.w	r3, r3, #7
 8003cc2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003cc4:	69fb      	ldr	r3, [r7, #28]
 8003cc6:	f1c3 0307 	rsb	r3, r3, #7
 8003cca:	2b04      	cmp	r3, #4
 8003ccc:	bf28      	it	cs
 8003cce:	2304      	movcs	r3, #4
 8003cd0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003cd2:	69fb      	ldr	r3, [r7, #28]
 8003cd4:	3304      	adds	r3, #4
 8003cd6:	2b06      	cmp	r3, #6
 8003cd8:	d902      	bls.n	8003ce0 <NVIC_EncodePriority+0x30>
 8003cda:	69fb      	ldr	r3, [r7, #28]
 8003cdc:	3b03      	subs	r3, #3
 8003cde:	e000      	b.n	8003ce2 <NVIC_EncodePriority+0x32>
 8003ce0:	2300      	movs	r3, #0
 8003ce2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003ce4:	f04f 32ff 	mov.w	r2, #4294967295
 8003ce8:	69bb      	ldr	r3, [r7, #24]
 8003cea:	fa02 f303 	lsl.w	r3, r2, r3
 8003cee:	43da      	mvns	r2, r3
 8003cf0:	68bb      	ldr	r3, [r7, #8]
 8003cf2:	401a      	ands	r2, r3
 8003cf4:	697b      	ldr	r3, [r7, #20]
 8003cf6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003cf8:	f04f 31ff 	mov.w	r1, #4294967295
 8003cfc:	697b      	ldr	r3, [r7, #20]
 8003cfe:	fa01 f303 	lsl.w	r3, r1, r3
 8003d02:	43d9      	mvns	r1, r3
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003d08:	4313      	orrs	r3, r2
         );
}
 8003d0a:	4618      	mov	r0, r3
 8003d0c:	3724      	adds	r7, #36	; 0x24
 8003d0e:	46bd      	mov	sp, r7
 8003d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d14:	4770      	bx	lr
	...

08003d18 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003d18:	b580      	push	{r7, lr}
 8003d1a:	b082      	sub	sp, #8
 8003d1c:	af00      	add	r7, sp, #0
 8003d1e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	3b01      	subs	r3, #1
 8003d24:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003d28:	d301      	bcc.n	8003d2e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003d2a:	2301      	movs	r3, #1
 8003d2c:	e00f      	b.n	8003d4e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003d2e:	4a0a      	ldr	r2, [pc, #40]	; (8003d58 <SysTick_Config+0x40>)
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	3b01      	subs	r3, #1
 8003d34:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003d36:	210f      	movs	r1, #15
 8003d38:	f04f 30ff 	mov.w	r0, #4294967295
 8003d3c:	f7ff ff8e 	bl	8003c5c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003d40:	4b05      	ldr	r3, [pc, #20]	; (8003d58 <SysTick_Config+0x40>)
 8003d42:	2200      	movs	r2, #0
 8003d44:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003d46:	4b04      	ldr	r3, [pc, #16]	; (8003d58 <SysTick_Config+0x40>)
 8003d48:	2207      	movs	r2, #7
 8003d4a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003d4c:	2300      	movs	r3, #0
}
 8003d4e:	4618      	mov	r0, r3
 8003d50:	3708      	adds	r7, #8
 8003d52:	46bd      	mov	sp, r7
 8003d54:	bd80      	pop	{r7, pc}
 8003d56:	bf00      	nop
 8003d58:	e000e010 	.word	0xe000e010

08003d5c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003d5c:	b580      	push	{r7, lr}
 8003d5e:	b082      	sub	sp, #8
 8003d60:	af00      	add	r7, sp, #0
 8003d62:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003d64:	6878      	ldr	r0, [r7, #4]
 8003d66:	f7ff ff29 	bl	8003bbc <__NVIC_SetPriorityGrouping>
}
 8003d6a:	bf00      	nop
 8003d6c:	3708      	adds	r7, #8
 8003d6e:	46bd      	mov	sp, r7
 8003d70:	bd80      	pop	{r7, pc}

08003d72 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003d72:	b580      	push	{r7, lr}
 8003d74:	b086      	sub	sp, #24
 8003d76:	af00      	add	r7, sp, #0
 8003d78:	4603      	mov	r3, r0
 8003d7a:	60b9      	str	r1, [r7, #8]
 8003d7c:	607a      	str	r2, [r7, #4]
 8003d7e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003d80:	2300      	movs	r3, #0
 8003d82:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003d84:	f7ff ff3e 	bl	8003c04 <__NVIC_GetPriorityGrouping>
 8003d88:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003d8a:	687a      	ldr	r2, [r7, #4]
 8003d8c:	68b9      	ldr	r1, [r7, #8]
 8003d8e:	6978      	ldr	r0, [r7, #20]
 8003d90:	f7ff ff8e 	bl	8003cb0 <NVIC_EncodePriority>
 8003d94:	4602      	mov	r2, r0
 8003d96:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003d9a:	4611      	mov	r1, r2
 8003d9c:	4618      	mov	r0, r3
 8003d9e:	f7ff ff5d 	bl	8003c5c <__NVIC_SetPriority>
}
 8003da2:	bf00      	nop
 8003da4:	3718      	adds	r7, #24
 8003da6:	46bd      	mov	sp, r7
 8003da8:	bd80      	pop	{r7, pc}

08003daa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003daa:	b580      	push	{r7, lr}
 8003dac:	b082      	sub	sp, #8
 8003dae:	af00      	add	r7, sp, #0
 8003db0:	4603      	mov	r3, r0
 8003db2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003db4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003db8:	4618      	mov	r0, r3
 8003dba:	f7ff ff31 	bl	8003c20 <__NVIC_EnableIRQ>
}
 8003dbe:	bf00      	nop
 8003dc0:	3708      	adds	r7, #8
 8003dc2:	46bd      	mov	sp, r7
 8003dc4:	bd80      	pop	{r7, pc}

08003dc6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003dc6:	b580      	push	{r7, lr}
 8003dc8:	b082      	sub	sp, #8
 8003dca:	af00      	add	r7, sp, #0
 8003dcc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003dce:	6878      	ldr	r0, [r7, #4]
 8003dd0:	f7ff ffa2 	bl	8003d18 <SysTick_Config>
 8003dd4:	4603      	mov	r3, r0
}
 8003dd6:	4618      	mov	r0, r3
 8003dd8:	3708      	adds	r7, #8
 8003dda:	46bd      	mov	sp, r7
 8003ddc:	bd80      	pop	{r7, pc}
	...

08003de0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003de0:	b580      	push	{r7, lr}
 8003de2:	b086      	sub	sp, #24
 8003de4:	af00      	add	r7, sp, #0
 8003de6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003de8:	2300      	movs	r3, #0
 8003dea:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003dec:	f7ff fb08 	bl	8003400 <HAL_GetTick>
 8003df0:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	d101      	bne.n	8003dfc <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003df8:	2301      	movs	r3, #1
 8003dfa:	e099      	b.n	8003f30 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	2202      	movs	r2, #2
 8003e00:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	2200      	movs	r2, #0
 8003e08:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	681a      	ldr	r2, [r3, #0]
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	f022 0201 	bic.w	r2, r2, #1
 8003e1a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003e1c:	e00f      	b.n	8003e3e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003e1e:	f7ff faef 	bl	8003400 <HAL_GetTick>
 8003e22:	4602      	mov	r2, r0
 8003e24:	693b      	ldr	r3, [r7, #16]
 8003e26:	1ad3      	subs	r3, r2, r3
 8003e28:	2b05      	cmp	r3, #5
 8003e2a:	d908      	bls.n	8003e3e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	2220      	movs	r2, #32
 8003e30:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	2203      	movs	r2, #3
 8003e36:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8003e3a:	2303      	movs	r3, #3
 8003e3c:	e078      	b.n	8003f30 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	f003 0301 	and.w	r3, r3, #1
 8003e48:	2b00      	cmp	r3, #0
 8003e4a:	d1e8      	bne.n	8003e1e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003e54:	697a      	ldr	r2, [r7, #20]
 8003e56:	4b38      	ldr	r3, [pc, #224]	; (8003f38 <HAL_DMA_Init+0x158>)
 8003e58:	4013      	ands	r3, r2
 8003e5a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	685a      	ldr	r2, [r3, #4]
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	689b      	ldr	r3, [r3, #8]
 8003e64:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003e6a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	691b      	ldr	r3, [r3, #16]
 8003e70:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003e76:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	699b      	ldr	r3, [r3, #24]
 8003e7c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003e82:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	6a1b      	ldr	r3, [r3, #32]
 8003e88:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003e8a:	697a      	ldr	r2, [r7, #20]
 8003e8c:	4313      	orrs	r3, r2
 8003e8e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e94:	2b04      	cmp	r3, #4
 8003e96:	d107      	bne.n	8003ea8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ea0:	4313      	orrs	r3, r2
 8003ea2:	697a      	ldr	r2, [r7, #20]
 8003ea4:	4313      	orrs	r3, r2
 8003ea6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	697a      	ldr	r2, [r7, #20]
 8003eae:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	695b      	ldr	r3, [r3, #20]
 8003eb6:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003eb8:	697b      	ldr	r3, [r7, #20]
 8003eba:	f023 0307 	bic.w	r3, r3, #7
 8003ebe:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ec4:	697a      	ldr	r2, [r7, #20]
 8003ec6:	4313      	orrs	r3, r2
 8003ec8:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ece:	2b04      	cmp	r3, #4
 8003ed0:	d117      	bne.n	8003f02 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ed6:	697a      	ldr	r2, [r7, #20]
 8003ed8:	4313      	orrs	r3, r2
 8003eda:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ee0:	2b00      	cmp	r3, #0
 8003ee2:	d00e      	beq.n	8003f02 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003ee4:	6878      	ldr	r0, [r7, #4]
 8003ee6:	f000 fb01 	bl	80044ec <DMA_CheckFifoParam>
 8003eea:	4603      	mov	r3, r0
 8003eec:	2b00      	cmp	r3, #0
 8003eee:	d008      	beq.n	8003f02 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	2240      	movs	r2, #64	; 0x40
 8003ef4:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	2201      	movs	r2, #1
 8003efa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8003efe:	2301      	movs	r3, #1
 8003f00:	e016      	b.n	8003f30 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	697a      	ldr	r2, [r7, #20]
 8003f08:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003f0a:	6878      	ldr	r0, [r7, #4]
 8003f0c:	f000 fab8 	bl	8004480 <DMA_CalcBaseAndBitshift>
 8003f10:	4603      	mov	r3, r0
 8003f12:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003f18:	223f      	movs	r2, #63	; 0x3f
 8003f1a:	409a      	lsls	r2, r3
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	2200      	movs	r2, #0
 8003f24:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	2201      	movs	r2, #1
 8003f2a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8003f2e:	2300      	movs	r3, #0
}
 8003f30:	4618      	mov	r0, r3
 8003f32:	3718      	adds	r7, #24
 8003f34:	46bd      	mov	sp, r7
 8003f36:	bd80      	pop	{r7, pc}
 8003f38:	f010803f 	.word	0xf010803f

08003f3c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003f3c:	b580      	push	{r7, lr}
 8003f3e:	b086      	sub	sp, #24
 8003f40:	af00      	add	r7, sp, #0
 8003f42:	60f8      	str	r0, [r7, #12]
 8003f44:	60b9      	str	r1, [r7, #8]
 8003f46:	607a      	str	r2, [r7, #4]
 8003f48:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003f4a:	2300      	movs	r3, #0
 8003f4c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003f52:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8003f5a:	2b01      	cmp	r3, #1
 8003f5c:	d101      	bne.n	8003f62 <HAL_DMA_Start_IT+0x26>
 8003f5e:	2302      	movs	r3, #2
 8003f60:	e040      	b.n	8003fe4 <HAL_DMA_Start_IT+0xa8>
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	2201      	movs	r2, #1
 8003f66:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003f70:	b2db      	uxtb	r3, r3
 8003f72:	2b01      	cmp	r3, #1
 8003f74:	d12f      	bne.n	8003fd6 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	2202      	movs	r2, #2
 8003f7a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	2200      	movs	r2, #0
 8003f82:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003f84:	683b      	ldr	r3, [r7, #0]
 8003f86:	687a      	ldr	r2, [r7, #4]
 8003f88:	68b9      	ldr	r1, [r7, #8]
 8003f8a:	68f8      	ldr	r0, [r7, #12]
 8003f8c:	f000 fa4a 	bl	8004424 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003f94:	223f      	movs	r2, #63	; 0x3f
 8003f96:	409a      	lsls	r2, r3
 8003f98:	693b      	ldr	r3, [r7, #16]
 8003f9a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	681a      	ldr	r2, [r3, #0]
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	f042 0216 	orr.w	r2, r2, #22
 8003faa:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	d007      	beq.n	8003fc4 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	681a      	ldr	r2, [r3, #0]
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	f042 0208 	orr.w	r2, r2, #8
 8003fc2:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	681a      	ldr	r2, [r3, #0]
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	f042 0201 	orr.w	r2, r2, #1
 8003fd2:	601a      	str	r2, [r3, #0]
 8003fd4:	e005      	b.n	8003fe2 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	2200      	movs	r2, #0
 8003fda:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003fde:	2302      	movs	r3, #2
 8003fe0:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003fe2:	7dfb      	ldrb	r3, [r7, #23]
}
 8003fe4:	4618      	mov	r0, r3
 8003fe6:	3718      	adds	r7, #24
 8003fe8:	46bd      	mov	sp, r7
 8003fea:	bd80      	pop	{r7, pc}

08003fec <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003fec:	b580      	push	{r7, lr}
 8003fee:	b084      	sub	sp, #16
 8003ff0:	af00      	add	r7, sp, #0
 8003ff2:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003ff8:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003ffa:	f7ff fa01 	bl	8003400 <HAL_GetTick>
 8003ffe:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004006:	b2db      	uxtb	r3, r3
 8004008:	2b02      	cmp	r3, #2
 800400a:	d008      	beq.n	800401e <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	2280      	movs	r2, #128	; 0x80
 8004010:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	2200      	movs	r2, #0
 8004016:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 800401a:	2301      	movs	r3, #1
 800401c:	e052      	b.n	80040c4 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	681a      	ldr	r2, [r3, #0]
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	f022 0216 	bic.w	r2, r2, #22
 800402c:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	695a      	ldr	r2, [r3, #20]
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800403c:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004042:	2b00      	cmp	r3, #0
 8004044:	d103      	bne.n	800404e <HAL_DMA_Abort+0x62>
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800404a:	2b00      	cmp	r3, #0
 800404c:	d007      	beq.n	800405e <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	681a      	ldr	r2, [r3, #0]
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	f022 0208 	bic.w	r2, r2, #8
 800405c:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	681a      	ldr	r2, [r3, #0]
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	f022 0201 	bic.w	r2, r2, #1
 800406c:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800406e:	e013      	b.n	8004098 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004070:	f7ff f9c6 	bl	8003400 <HAL_GetTick>
 8004074:	4602      	mov	r2, r0
 8004076:	68bb      	ldr	r3, [r7, #8]
 8004078:	1ad3      	subs	r3, r2, r3
 800407a:	2b05      	cmp	r3, #5
 800407c:	d90c      	bls.n	8004098 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	2220      	movs	r2, #32
 8004082:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	2203      	movs	r2, #3
 8004088:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	2200      	movs	r2, #0
 8004090:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8004094:	2303      	movs	r3, #3
 8004096:	e015      	b.n	80040c4 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	f003 0301 	and.w	r3, r3, #1
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d1e4      	bne.n	8004070 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80040aa:	223f      	movs	r2, #63	; 0x3f
 80040ac:	409a      	lsls	r2, r3
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	2201      	movs	r2, #1
 80040b6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	2200      	movs	r2, #0
 80040be:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 80040c2:	2300      	movs	r3, #0
}
 80040c4:	4618      	mov	r0, r3
 80040c6:	3710      	adds	r7, #16
 80040c8:	46bd      	mov	sp, r7
 80040ca:	bd80      	pop	{r7, pc}

080040cc <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80040cc:	b480      	push	{r7}
 80040ce:	b083      	sub	sp, #12
 80040d0:	af00      	add	r7, sp, #0
 80040d2:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80040da:	b2db      	uxtb	r3, r3
 80040dc:	2b02      	cmp	r3, #2
 80040de:	d004      	beq.n	80040ea <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	2280      	movs	r2, #128	; 0x80
 80040e4:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80040e6:	2301      	movs	r3, #1
 80040e8:	e00c      	b.n	8004104 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	2205      	movs	r2, #5
 80040ee:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	681a      	ldr	r2, [r3, #0]
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	f022 0201 	bic.w	r2, r2, #1
 8004100:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8004102:	2300      	movs	r3, #0
}
 8004104:	4618      	mov	r0, r3
 8004106:	370c      	adds	r7, #12
 8004108:	46bd      	mov	sp, r7
 800410a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800410e:	4770      	bx	lr

08004110 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004110:	b580      	push	{r7, lr}
 8004112:	b086      	sub	sp, #24
 8004114:	af00      	add	r7, sp, #0
 8004116:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8004118:	2300      	movs	r3, #0
 800411a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 800411c:	4b92      	ldr	r3, [pc, #584]	; (8004368 <HAL_DMA_IRQHandler+0x258>)
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	4a92      	ldr	r2, [pc, #584]	; (800436c <HAL_DMA_IRQHandler+0x25c>)
 8004122:	fba2 2303 	umull	r2, r3, r2, r3
 8004126:	0a9b      	lsrs	r3, r3, #10
 8004128:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800412e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8004130:	693b      	ldr	r3, [r7, #16]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800413a:	2208      	movs	r2, #8
 800413c:	409a      	lsls	r2, r3
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	4013      	ands	r3, r2
 8004142:	2b00      	cmp	r3, #0
 8004144:	d01a      	beq.n	800417c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	f003 0304 	and.w	r3, r3, #4
 8004150:	2b00      	cmp	r3, #0
 8004152:	d013      	beq.n	800417c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	681a      	ldr	r2, [r3, #0]
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	f022 0204 	bic.w	r2, r2, #4
 8004162:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004168:	2208      	movs	r2, #8
 800416a:	409a      	lsls	r2, r3
 800416c:	693b      	ldr	r3, [r7, #16]
 800416e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004174:	f043 0201 	orr.w	r2, r3, #1
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004180:	2201      	movs	r2, #1
 8004182:	409a      	lsls	r2, r3
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	4013      	ands	r3, r2
 8004188:	2b00      	cmp	r3, #0
 800418a:	d012      	beq.n	80041b2 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	695b      	ldr	r3, [r3, #20]
 8004192:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004196:	2b00      	cmp	r3, #0
 8004198:	d00b      	beq.n	80041b2 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800419e:	2201      	movs	r2, #1
 80041a0:	409a      	lsls	r2, r3
 80041a2:	693b      	ldr	r3, [r7, #16]
 80041a4:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80041aa:	f043 0202 	orr.w	r2, r3, #2
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80041b6:	2204      	movs	r2, #4
 80041b8:	409a      	lsls	r2, r3
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	4013      	ands	r3, r2
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d012      	beq.n	80041e8 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	f003 0302 	and.w	r3, r3, #2
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	d00b      	beq.n	80041e8 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80041d4:	2204      	movs	r2, #4
 80041d6:	409a      	lsls	r2, r3
 80041d8:	693b      	ldr	r3, [r7, #16]
 80041da:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80041e0:	f043 0204 	orr.w	r2, r3, #4
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80041ec:	2210      	movs	r2, #16
 80041ee:	409a      	lsls	r2, r3
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	4013      	ands	r3, r2
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	d043      	beq.n	8004280 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	f003 0308 	and.w	r3, r3, #8
 8004202:	2b00      	cmp	r3, #0
 8004204:	d03c      	beq.n	8004280 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800420a:	2210      	movs	r2, #16
 800420c:	409a      	lsls	r2, r3
 800420e:	693b      	ldr	r3, [r7, #16]
 8004210:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800421c:	2b00      	cmp	r3, #0
 800421e:	d018      	beq.n	8004252 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800422a:	2b00      	cmp	r3, #0
 800422c:	d108      	bne.n	8004240 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004232:	2b00      	cmp	r3, #0
 8004234:	d024      	beq.n	8004280 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800423a:	6878      	ldr	r0, [r7, #4]
 800423c:	4798      	blx	r3
 800423e:	e01f      	b.n	8004280 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004244:	2b00      	cmp	r3, #0
 8004246:	d01b      	beq.n	8004280 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800424c:	6878      	ldr	r0, [r7, #4]
 800424e:	4798      	blx	r3
 8004250:	e016      	b.n	8004280 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800425c:	2b00      	cmp	r3, #0
 800425e:	d107      	bne.n	8004270 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	681a      	ldr	r2, [r3, #0]
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	f022 0208 	bic.w	r2, r2, #8
 800426e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004274:	2b00      	cmp	r3, #0
 8004276:	d003      	beq.n	8004280 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800427c:	6878      	ldr	r0, [r7, #4]
 800427e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004284:	2220      	movs	r2, #32
 8004286:	409a      	lsls	r2, r3
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	4013      	ands	r3, r2
 800428c:	2b00      	cmp	r3, #0
 800428e:	f000 808e 	beq.w	80043ae <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	f003 0310 	and.w	r3, r3, #16
 800429c:	2b00      	cmp	r3, #0
 800429e:	f000 8086 	beq.w	80043ae <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80042a6:	2220      	movs	r2, #32
 80042a8:	409a      	lsls	r2, r3
 80042aa:	693b      	ldr	r3, [r7, #16]
 80042ac:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80042b4:	b2db      	uxtb	r3, r3
 80042b6:	2b05      	cmp	r3, #5
 80042b8:	d136      	bne.n	8004328 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	681a      	ldr	r2, [r3, #0]
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	f022 0216 	bic.w	r2, r2, #22
 80042c8:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	695a      	ldr	r2, [r3, #20]
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80042d8:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042de:	2b00      	cmp	r3, #0
 80042e0:	d103      	bne.n	80042ea <HAL_DMA_IRQHandler+0x1da>
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	d007      	beq.n	80042fa <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	681a      	ldr	r2, [r3, #0]
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	f022 0208 	bic.w	r2, r2, #8
 80042f8:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80042fe:	223f      	movs	r2, #63	; 0x3f
 8004300:	409a      	lsls	r2, r3
 8004302:	693b      	ldr	r3, [r7, #16]
 8004304:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	2201      	movs	r2, #1
 800430a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	2200      	movs	r2, #0
 8004312:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800431a:	2b00      	cmp	r3, #0
 800431c:	d07d      	beq.n	800441a <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004322:	6878      	ldr	r0, [r7, #4]
 8004324:	4798      	blx	r3
        }
        return;
 8004326:	e078      	b.n	800441a <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004332:	2b00      	cmp	r3, #0
 8004334:	d01c      	beq.n	8004370 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004340:	2b00      	cmp	r3, #0
 8004342:	d108      	bne.n	8004356 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004348:	2b00      	cmp	r3, #0
 800434a:	d030      	beq.n	80043ae <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004350:	6878      	ldr	r0, [r7, #4]
 8004352:	4798      	blx	r3
 8004354:	e02b      	b.n	80043ae <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800435a:	2b00      	cmp	r3, #0
 800435c:	d027      	beq.n	80043ae <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004362:	6878      	ldr	r0, [r7, #4]
 8004364:	4798      	blx	r3
 8004366:	e022      	b.n	80043ae <HAL_DMA_IRQHandler+0x29e>
 8004368:	20000000 	.word	0x20000000
 800436c:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800437a:	2b00      	cmp	r3, #0
 800437c:	d10f      	bne.n	800439e <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	681a      	ldr	r2, [r3, #0]
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	f022 0210 	bic.w	r2, r2, #16
 800438c:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	2201      	movs	r2, #1
 8004392:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	2200      	movs	r2, #0
 800439a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d003      	beq.n	80043ae <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80043aa:	6878      	ldr	r0, [r7, #4]
 80043ac:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	d032      	beq.n	800441c <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80043ba:	f003 0301 	and.w	r3, r3, #1
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d022      	beq.n	8004408 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	2205      	movs	r2, #5
 80043c6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	681a      	ldr	r2, [r3, #0]
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	f022 0201 	bic.w	r2, r2, #1
 80043d8:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80043da:	68bb      	ldr	r3, [r7, #8]
 80043dc:	3301      	adds	r3, #1
 80043de:	60bb      	str	r3, [r7, #8]
 80043e0:	697a      	ldr	r2, [r7, #20]
 80043e2:	429a      	cmp	r2, r3
 80043e4:	d307      	bcc.n	80043f6 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	f003 0301 	and.w	r3, r3, #1
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	d1f2      	bne.n	80043da <HAL_DMA_IRQHandler+0x2ca>
 80043f4:	e000      	b.n	80043f8 <HAL_DMA_IRQHandler+0x2e8>
          break;
 80043f6:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	2201      	movs	r2, #1
 80043fc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	2200      	movs	r2, #0
 8004404:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800440c:	2b00      	cmp	r3, #0
 800440e:	d005      	beq.n	800441c <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004414:	6878      	ldr	r0, [r7, #4]
 8004416:	4798      	blx	r3
 8004418:	e000      	b.n	800441c <HAL_DMA_IRQHandler+0x30c>
        return;
 800441a:	bf00      	nop
    }
  }
}
 800441c:	3718      	adds	r7, #24
 800441e:	46bd      	mov	sp, r7
 8004420:	bd80      	pop	{r7, pc}
 8004422:	bf00      	nop

08004424 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004424:	b480      	push	{r7}
 8004426:	b085      	sub	sp, #20
 8004428:	af00      	add	r7, sp, #0
 800442a:	60f8      	str	r0, [r7, #12]
 800442c:	60b9      	str	r1, [r7, #8]
 800442e:	607a      	str	r2, [r7, #4]
 8004430:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	681a      	ldr	r2, [r3, #0]
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004440:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	683a      	ldr	r2, [r7, #0]
 8004448:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	689b      	ldr	r3, [r3, #8]
 800444e:	2b40      	cmp	r3, #64	; 0x40
 8004450:	d108      	bne.n	8004464 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	687a      	ldr	r2, [r7, #4]
 8004458:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	68ba      	ldr	r2, [r7, #8]
 8004460:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8004462:	e007      	b.n	8004474 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	68ba      	ldr	r2, [r7, #8]
 800446a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	687a      	ldr	r2, [r7, #4]
 8004472:	60da      	str	r2, [r3, #12]
}
 8004474:	bf00      	nop
 8004476:	3714      	adds	r7, #20
 8004478:	46bd      	mov	sp, r7
 800447a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800447e:	4770      	bx	lr

08004480 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004480:	b480      	push	{r7}
 8004482:	b085      	sub	sp, #20
 8004484:	af00      	add	r7, sp, #0
 8004486:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	b2db      	uxtb	r3, r3
 800448e:	3b10      	subs	r3, #16
 8004490:	4a14      	ldr	r2, [pc, #80]	; (80044e4 <DMA_CalcBaseAndBitshift+0x64>)
 8004492:	fba2 2303 	umull	r2, r3, r2, r3
 8004496:	091b      	lsrs	r3, r3, #4
 8004498:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800449a:	4a13      	ldr	r2, [pc, #76]	; (80044e8 <DMA_CalcBaseAndBitshift+0x68>)
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	4413      	add	r3, r2
 80044a0:	781b      	ldrb	r3, [r3, #0]
 80044a2:	461a      	mov	r2, r3
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	2b03      	cmp	r3, #3
 80044ac:	d909      	bls.n	80044c2 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80044b6:	f023 0303 	bic.w	r3, r3, #3
 80044ba:	1d1a      	adds	r2, r3, #4
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	659a      	str	r2, [r3, #88]	; 0x58
 80044c0:	e007      	b.n	80044d2 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80044ca:	f023 0303 	bic.w	r3, r3, #3
 80044ce:	687a      	ldr	r2, [r7, #4]
 80044d0:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80044d6:	4618      	mov	r0, r3
 80044d8:	3714      	adds	r7, #20
 80044da:	46bd      	mov	sp, r7
 80044dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044e0:	4770      	bx	lr
 80044e2:	bf00      	nop
 80044e4:	aaaaaaab 	.word	0xaaaaaaab
 80044e8:	0800b430 	.word	0x0800b430

080044ec <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80044ec:	b480      	push	{r7}
 80044ee:	b085      	sub	sp, #20
 80044f0:	af00      	add	r7, sp, #0
 80044f2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80044f4:	2300      	movs	r3, #0
 80044f6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80044fc:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	699b      	ldr	r3, [r3, #24]
 8004502:	2b00      	cmp	r3, #0
 8004504:	d11f      	bne.n	8004546 <DMA_CheckFifoParam+0x5a>
 8004506:	68bb      	ldr	r3, [r7, #8]
 8004508:	2b03      	cmp	r3, #3
 800450a:	d856      	bhi.n	80045ba <DMA_CheckFifoParam+0xce>
 800450c:	a201      	add	r2, pc, #4	; (adr r2, 8004514 <DMA_CheckFifoParam+0x28>)
 800450e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004512:	bf00      	nop
 8004514:	08004525 	.word	0x08004525
 8004518:	08004537 	.word	0x08004537
 800451c:	08004525 	.word	0x08004525
 8004520:	080045bb 	.word	0x080045bb
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004528:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800452c:	2b00      	cmp	r3, #0
 800452e:	d046      	beq.n	80045be <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8004530:	2301      	movs	r3, #1
 8004532:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004534:	e043      	b.n	80045be <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800453a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800453e:	d140      	bne.n	80045c2 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8004540:	2301      	movs	r3, #1
 8004542:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004544:	e03d      	b.n	80045c2 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	699b      	ldr	r3, [r3, #24]
 800454a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800454e:	d121      	bne.n	8004594 <DMA_CheckFifoParam+0xa8>
 8004550:	68bb      	ldr	r3, [r7, #8]
 8004552:	2b03      	cmp	r3, #3
 8004554:	d837      	bhi.n	80045c6 <DMA_CheckFifoParam+0xda>
 8004556:	a201      	add	r2, pc, #4	; (adr r2, 800455c <DMA_CheckFifoParam+0x70>)
 8004558:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800455c:	0800456d 	.word	0x0800456d
 8004560:	08004573 	.word	0x08004573
 8004564:	0800456d 	.word	0x0800456d
 8004568:	08004585 	.word	0x08004585
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800456c:	2301      	movs	r3, #1
 800456e:	73fb      	strb	r3, [r7, #15]
      break;
 8004570:	e030      	b.n	80045d4 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004576:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800457a:	2b00      	cmp	r3, #0
 800457c:	d025      	beq.n	80045ca <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800457e:	2301      	movs	r3, #1
 8004580:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004582:	e022      	b.n	80045ca <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004588:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800458c:	d11f      	bne.n	80045ce <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800458e:	2301      	movs	r3, #1
 8004590:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8004592:	e01c      	b.n	80045ce <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004594:	68bb      	ldr	r3, [r7, #8]
 8004596:	2b02      	cmp	r3, #2
 8004598:	d903      	bls.n	80045a2 <DMA_CheckFifoParam+0xb6>
 800459a:	68bb      	ldr	r3, [r7, #8]
 800459c:	2b03      	cmp	r3, #3
 800459e:	d003      	beq.n	80045a8 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80045a0:	e018      	b.n	80045d4 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80045a2:	2301      	movs	r3, #1
 80045a4:	73fb      	strb	r3, [r7, #15]
      break;
 80045a6:	e015      	b.n	80045d4 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045ac:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	d00e      	beq.n	80045d2 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80045b4:	2301      	movs	r3, #1
 80045b6:	73fb      	strb	r3, [r7, #15]
      break;
 80045b8:	e00b      	b.n	80045d2 <DMA_CheckFifoParam+0xe6>
      break;
 80045ba:	bf00      	nop
 80045bc:	e00a      	b.n	80045d4 <DMA_CheckFifoParam+0xe8>
      break;
 80045be:	bf00      	nop
 80045c0:	e008      	b.n	80045d4 <DMA_CheckFifoParam+0xe8>
      break;
 80045c2:	bf00      	nop
 80045c4:	e006      	b.n	80045d4 <DMA_CheckFifoParam+0xe8>
      break;
 80045c6:	bf00      	nop
 80045c8:	e004      	b.n	80045d4 <DMA_CheckFifoParam+0xe8>
      break;
 80045ca:	bf00      	nop
 80045cc:	e002      	b.n	80045d4 <DMA_CheckFifoParam+0xe8>
      break;   
 80045ce:	bf00      	nop
 80045d0:	e000      	b.n	80045d4 <DMA_CheckFifoParam+0xe8>
      break;
 80045d2:	bf00      	nop
    }
  } 
  
  return status; 
 80045d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80045d6:	4618      	mov	r0, r3
 80045d8:	3714      	adds	r7, #20
 80045da:	46bd      	mov	sp, r7
 80045dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045e0:	4770      	bx	lr
 80045e2:	bf00      	nop

080045e4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80045e4:	b480      	push	{r7}
 80045e6:	b089      	sub	sp, #36	; 0x24
 80045e8:	af00      	add	r7, sp, #0
 80045ea:	6078      	str	r0, [r7, #4]
 80045ec:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80045ee:	2300      	movs	r3, #0
 80045f0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80045f2:	2300      	movs	r3, #0
 80045f4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80045f6:	2300      	movs	r3, #0
 80045f8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80045fa:	2300      	movs	r3, #0
 80045fc:	61fb      	str	r3, [r7, #28]
 80045fe:	e159      	b.n	80048b4 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004600:	2201      	movs	r2, #1
 8004602:	69fb      	ldr	r3, [r7, #28]
 8004604:	fa02 f303 	lsl.w	r3, r2, r3
 8004608:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800460a:	683b      	ldr	r3, [r7, #0]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	697a      	ldr	r2, [r7, #20]
 8004610:	4013      	ands	r3, r2
 8004612:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004614:	693a      	ldr	r2, [r7, #16]
 8004616:	697b      	ldr	r3, [r7, #20]
 8004618:	429a      	cmp	r2, r3
 800461a:	f040 8148 	bne.w	80048ae <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800461e:	683b      	ldr	r3, [r7, #0]
 8004620:	685b      	ldr	r3, [r3, #4]
 8004622:	f003 0303 	and.w	r3, r3, #3
 8004626:	2b01      	cmp	r3, #1
 8004628:	d005      	beq.n	8004636 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800462a:	683b      	ldr	r3, [r7, #0]
 800462c:	685b      	ldr	r3, [r3, #4]
 800462e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004632:	2b02      	cmp	r3, #2
 8004634:	d130      	bne.n	8004698 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	689b      	ldr	r3, [r3, #8]
 800463a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800463c:	69fb      	ldr	r3, [r7, #28]
 800463e:	005b      	lsls	r3, r3, #1
 8004640:	2203      	movs	r2, #3
 8004642:	fa02 f303 	lsl.w	r3, r2, r3
 8004646:	43db      	mvns	r3, r3
 8004648:	69ba      	ldr	r2, [r7, #24]
 800464a:	4013      	ands	r3, r2
 800464c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800464e:	683b      	ldr	r3, [r7, #0]
 8004650:	68da      	ldr	r2, [r3, #12]
 8004652:	69fb      	ldr	r3, [r7, #28]
 8004654:	005b      	lsls	r3, r3, #1
 8004656:	fa02 f303 	lsl.w	r3, r2, r3
 800465a:	69ba      	ldr	r2, [r7, #24]
 800465c:	4313      	orrs	r3, r2
 800465e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	69ba      	ldr	r2, [r7, #24]
 8004664:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	685b      	ldr	r3, [r3, #4]
 800466a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800466c:	2201      	movs	r2, #1
 800466e:	69fb      	ldr	r3, [r7, #28]
 8004670:	fa02 f303 	lsl.w	r3, r2, r3
 8004674:	43db      	mvns	r3, r3
 8004676:	69ba      	ldr	r2, [r7, #24]
 8004678:	4013      	ands	r3, r2
 800467a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800467c:	683b      	ldr	r3, [r7, #0]
 800467e:	685b      	ldr	r3, [r3, #4]
 8004680:	091b      	lsrs	r3, r3, #4
 8004682:	f003 0201 	and.w	r2, r3, #1
 8004686:	69fb      	ldr	r3, [r7, #28]
 8004688:	fa02 f303 	lsl.w	r3, r2, r3
 800468c:	69ba      	ldr	r2, [r7, #24]
 800468e:	4313      	orrs	r3, r2
 8004690:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	69ba      	ldr	r2, [r7, #24]
 8004696:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004698:	683b      	ldr	r3, [r7, #0]
 800469a:	685b      	ldr	r3, [r3, #4]
 800469c:	f003 0303 	and.w	r3, r3, #3
 80046a0:	2b03      	cmp	r3, #3
 80046a2:	d017      	beq.n	80046d4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	68db      	ldr	r3, [r3, #12]
 80046a8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80046aa:	69fb      	ldr	r3, [r7, #28]
 80046ac:	005b      	lsls	r3, r3, #1
 80046ae:	2203      	movs	r2, #3
 80046b0:	fa02 f303 	lsl.w	r3, r2, r3
 80046b4:	43db      	mvns	r3, r3
 80046b6:	69ba      	ldr	r2, [r7, #24]
 80046b8:	4013      	ands	r3, r2
 80046ba:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80046bc:	683b      	ldr	r3, [r7, #0]
 80046be:	689a      	ldr	r2, [r3, #8]
 80046c0:	69fb      	ldr	r3, [r7, #28]
 80046c2:	005b      	lsls	r3, r3, #1
 80046c4:	fa02 f303 	lsl.w	r3, r2, r3
 80046c8:	69ba      	ldr	r2, [r7, #24]
 80046ca:	4313      	orrs	r3, r2
 80046cc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	69ba      	ldr	r2, [r7, #24]
 80046d2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80046d4:	683b      	ldr	r3, [r7, #0]
 80046d6:	685b      	ldr	r3, [r3, #4]
 80046d8:	f003 0303 	and.w	r3, r3, #3
 80046dc:	2b02      	cmp	r3, #2
 80046de:	d123      	bne.n	8004728 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80046e0:	69fb      	ldr	r3, [r7, #28]
 80046e2:	08da      	lsrs	r2, r3, #3
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	3208      	adds	r2, #8
 80046e8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80046ec:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80046ee:	69fb      	ldr	r3, [r7, #28]
 80046f0:	f003 0307 	and.w	r3, r3, #7
 80046f4:	009b      	lsls	r3, r3, #2
 80046f6:	220f      	movs	r2, #15
 80046f8:	fa02 f303 	lsl.w	r3, r2, r3
 80046fc:	43db      	mvns	r3, r3
 80046fe:	69ba      	ldr	r2, [r7, #24]
 8004700:	4013      	ands	r3, r2
 8004702:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004704:	683b      	ldr	r3, [r7, #0]
 8004706:	691a      	ldr	r2, [r3, #16]
 8004708:	69fb      	ldr	r3, [r7, #28]
 800470a:	f003 0307 	and.w	r3, r3, #7
 800470e:	009b      	lsls	r3, r3, #2
 8004710:	fa02 f303 	lsl.w	r3, r2, r3
 8004714:	69ba      	ldr	r2, [r7, #24]
 8004716:	4313      	orrs	r3, r2
 8004718:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800471a:	69fb      	ldr	r3, [r7, #28]
 800471c:	08da      	lsrs	r2, r3, #3
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	3208      	adds	r2, #8
 8004722:	69b9      	ldr	r1, [r7, #24]
 8004724:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800472e:	69fb      	ldr	r3, [r7, #28]
 8004730:	005b      	lsls	r3, r3, #1
 8004732:	2203      	movs	r2, #3
 8004734:	fa02 f303 	lsl.w	r3, r2, r3
 8004738:	43db      	mvns	r3, r3
 800473a:	69ba      	ldr	r2, [r7, #24]
 800473c:	4013      	ands	r3, r2
 800473e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004740:	683b      	ldr	r3, [r7, #0]
 8004742:	685b      	ldr	r3, [r3, #4]
 8004744:	f003 0203 	and.w	r2, r3, #3
 8004748:	69fb      	ldr	r3, [r7, #28]
 800474a:	005b      	lsls	r3, r3, #1
 800474c:	fa02 f303 	lsl.w	r3, r2, r3
 8004750:	69ba      	ldr	r2, [r7, #24]
 8004752:	4313      	orrs	r3, r2
 8004754:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	69ba      	ldr	r2, [r7, #24]
 800475a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800475c:	683b      	ldr	r3, [r7, #0]
 800475e:	685b      	ldr	r3, [r3, #4]
 8004760:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004764:	2b00      	cmp	r3, #0
 8004766:	f000 80a2 	beq.w	80048ae <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800476a:	2300      	movs	r3, #0
 800476c:	60fb      	str	r3, [r7, #12]
 800476e:	4b57      	ldr	r3, [pc, #348]	; (80048cc <HAL_GPIO_Init+0x2e8>)
 8004770:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004772:	4a56      	ldr	r2, [pc, #344]	; (80048cc <HAL_GPIO_Init+0x2e8>)
 8004774:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004778:	6453      	str	r3, [r2, #68]	; 0x44
 800477a:	4b54      	ldr	r3, [pc, #336]	; (80048cc <HAL_GPIO_Init+0x2e8>)
 800477c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800477e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004782:	60fb      	str	r3, [r7, #12]
 8004784:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004786:	4a52      	ldr	r2, [pc, #328]	; (80048d0 <HAL_GPIO_Init+0x2ec>)
 8004788:	69fb      	ldr	r3, [r7, #28]
 800478a:	089b      	lsrs	r3, r3, #2
 800478c:	3302      	adds	r3, #2
 800478e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004792:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004794:	69fb      	ldr	r3, [r7, #28]
 8004796:	f003 0303 	and.w	r3, r3, #3
 800479a:	009b      	lsls	r3, r3, #2
 800479c:	220f      	movs	r2, #15
 800479e:	fa02 f303 	lsl.w	r3, r2, r3
 80047a2:	43db      	mvns	r3, r3
 80047a4:	69ba      	ldr	r2, [r7, #24]
 80047a6:	4013      	ands	r3, r2
 80047a8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	4a49      	ldr	r2, [pc, #292]	; (80048d4 <HAL_GPIO_Init+0x2f0>)
 80047ae:	4293      	cmp	r3, r2
 80047b0:	d019      	beq.n	80047e6 <HAL_GPIO_Init+0x202>
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	4a48      	ldr	r2, [pc, #288]	; (80048d8 <HAL_GPIO_Init+0x2f4>)
 80047b6:	4293      	cmp	r3, r2
 80047b8:	d013      	beq.n	80047e2 <HAL_GPIO_Init+0x1fe>
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	4a47      	ldr	r2, [pc, #284]	; (80048dc <HAL_GPIO_Init+0x2f8>)
 80047be:	4293      	cmp	r3, r2
 80047c0:	d00d      	beq.n	80047de <HAL_GPIO_Init+0x1fa>
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	4a46      	ldr	r2, [pc, #280]	; (80048e0 <HAL_GPIO_Init+0x2fc>)
 80047c6:	4293      	cmp	r3, r2
 80047c8:	d007      	beq.n	80047da <HAL_GPIO_Init+0x1f6>
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	4a45      	ldr	r2, [pc, #276]	; (80048e4 <HAL_GPIO_Init+0x300>)
 80047ce:	4293      	cmp	r3, r2
 80047d0:	d101      	bne.n	80047d6 <HAL_GPIO_Init+0x1f2>
 80047d2:	2304      	movs	r3, #4
 80047d4:	e008      	b.n	80047e8 <HAL_GPIO_Init+0x204>
 80047d6:	2307      	movs	r3, #7
 80047d8:	e006      	b.n	80047e8 <HAL_GPIO_Init+0x204>
 80047da:	2303      	movs	r3, #3
 80047dc:	e004      	b.n	80047e8 <HAL_GPIO_Init+0x204>
 80047de:	2302      	movs	r3, #2
 80047e0:	e002      	b.n	80047e8 <HAL_GPIO_Init+0x204>
 80047e2:	2301      	movs	r3, #1
 80047e4:	e000      	b.n	80047e8 <HAL_GPIO_Init+0x204>
 80047e6:	2300      	movs	r3, #0
 80047e8:	69fa      	ldr	r2, [r7, #28]
 80047ea:	f002 0203 	and.w	r2, r2, #3
 80047ee:	0092      	lsls	r2, r2, #2
 80047f0:	4093      	lsls	r3, r2
 80047f2:	69ba      	ldr	r2, [r7, #24]
 80047f4:	4313      	orrs	r3, r2
 80047f6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80047f8:	4935      	ldr	r1, [pc, #212]	; (80048d0 <HAL_GPIO_Init+0x2ec>)
 80047fa:	69fb      	ldr	r3, [r7, #28]
 80047fc:	089b      	lsrs	r3, r3, #2
 80047fe:	3302      	adds	r3, #2
 8004800:	69ba      	ldr	r2, [r7, #24]
 8004802:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004806:	4b38      	ldr	r3, [pc, #224]	; (80048e8 <HAL_GPIO_Init+0x304>)
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800480c:	693b      	ldr	r3, [r7, #16]
 800480e:	43db      	mvns	r3, r3
 8004810:	69ba      	ldr	r2, [r7, #24]
 8004812:	4013      	ands	r3, r2
 8004814:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004816:	683b      	ldr	r3, [r7, #0]
 8004818:	685b      	ldr	r3, [r3, #4]
 800481a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800481e:	2b00      	cmp	r3, #0
 8004820:	d003      	beq.n	800482a <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8004822:	69ba      	ldr	r2, [r7, #24]
 8004824:	693b      	ldr	r3, [r7, #16]
 8004826:	4313      	orrs	r3, r2
 8004828:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800482a:	4a2f      	ldr	r2, [pc, #188]	; (80048e8 <HAL_GPIO_Init+0x304>)
 800482c:	69bb      	ldr	r3, [r7, #24]
 800482e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8004830:	4b2d      	ldr	r3, [pc, #180]	; (80048e8 <HAL_GPIO_Init+0x304>)
 8004832:	685b      	ldr	r3, [r3, #4]
 8004834:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004836:	693b      	ldr	r3, [r7, #16]
 8004838:	43db      	mvns	r3, r3
 800483a:	69ba      	ldr	r2, [r7, #24]
 800483c:	4013      	ands	r3, r2
 800483e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004840:	683b      	ldr	r3, [r7, #0]
 8004842:	685b      	ldr	r3, [r3, #4]
 8004844:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004848:	2b00      	cmp	r3, #0
 800484a:	d003      	beq.n	8004854 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 800484c:	69ba      	ldr	r2, [r7, #24]
 800484e:	693b      	ldr	r3, [r7, #16]
 8004850:	4313      	orrs	r3, r2
 8004852:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004854:	4a24      	ldr	r2, [pc, #144]	; (80048e8 <HAL_GPIO_Init+0x304>)
 8004856:	69bb      	ldr	r3, [r7, #24]
 8004858:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800485a:	4b23      	ldr	r3, [pc, #140]	; (80048e8 <HAL_GPIO_Init+0x304>)
 800485c:	689b      	ldr	r3, [r3, #8]
 800485e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004860:	693b      	ldr	r3, [r7, #16]
 8004862:	43db      	mvns	r3, r3
 8004864:	69ba      	ldr	r2, [r7, #24]
 8004866:	4013      	ands	r3, r2
 8004868:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800486a:	683b      	ldr	r3, [r7, #0]
 800486c:	685b      	ldr	r3, [r3, #4]
 800486e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004872:	2b00      	cmp	r3, #0
 8004874:	d003      	beq.n	800487e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8004876:	69ba      	ldr	r2, [r7, #24]
 8004878:	693b      	ldr	r3, [r7, #16]
 800487a:	4313      	orrs	r3, r2
 800487c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800487e:	4a1a      	ldr	r2, [pc, #104]	; (80048e8 <HAL_GPIO_Init+0x304>)
 8004880:	69bb      	ldr	r3, [r7, #24]
 8004882:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004884:	4b18      	ldr	r3, [pc, #96]	; (80048e8 <HAL_GPIO_Init+0x304>)
 8004886:	68db      	ldr	r3, [r3, #12]
 8004888:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800488a:	693b      	ldr	r3, [r7, #16]
 800488c:	43db      	mvns	r3, r3
 800488e:	69ba      	ldr	r2, [r7, #24]
 8004890:	4013      	ands	r3, r2
 8004892:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004894:	683b      	ldr	r3, [r7, #0]
 8004896:	685b      	ldr	r3, [r3, #4]
 8004898:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800489c:	2b00      	cmp	r3, #0
 800489e:	d003      	beq.n	80048a8 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80048a0:	69ba      	ldr	r2, [r7, #24]
 80048a2:	693b      	ldr	r3, [r7, #16]
 80048a4:	4313      	orrs	r3, r2
 80048a6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80048a8:	4a0f      	ldr	r2, [pc, #60]	; (80048e8 <HAL_GPIO_Init+0x304>)
 80048aa:	69bb      	ldr	r3, [r7, #24]
 80048ac:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80048ae:	69fb      	ldr	r3, [r7, #28]
 80048b0:	3301      	adds	r3, #1
 80048b2:	61fb      	str	r3, [r7, #28]
 80048b4:	69fb      	ldr	r3, [r7, #28]
 80048b6:	2b0f      	cmp	r3, #15
 80048b8:	f67f aea2 	bls.w	8004600 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80048bc:	bf00      	nop
 80048be:	bf00      	nop
 80048c0:	3724      	adds	r7, #36	; 0x24
 80048c2:	46bd      	mov	sp, r7
 80048c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048c8:	4770      	bx	lr
 80048ca:	bf00      	nop
 80048cc:	40023800 	.word	0x40023800
 80048d0:	40013800 	.word	0x40013800
 80048d4:	40020000 	.word	0x40020000
 80048d8:	40020400 	.word	0x40020400
 80048dc:	40020800 	.word	0x40020800
 80048e0:	40020c00 	.word	0x40020c00
 80048e4:	40021000 	.word	0x40021000
 80048e8:	40013c00 	.word	0x40013c00

080048ec <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80048ec:	b480      	push	{r7}
 80048ee:	b085      	sub	sp, #20
 80048f0:	af00      	add	r7, sp, #0
 80048f2:	6078      	str	r0, [r7, #4]
 80048f4:	460b      	mov	r3, r1
 80048f6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	691a      	ldr	r2, [r3, #16]
 80048fc:	887b      	ldrh	r3, [r7, #2]
 80048fe:	4013      	ands	r3, r2
 8004900:	2b00      	cmp	r3, #0
 8004902:	d002      	beq.n	800490a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004904:	2301      	movs	r3, #1
 8004906:	73fb      	strb	r3, [r7, #15]
 8004908:	e001      	b.n	800490e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800490a:	2300      	movs	r3, #0
 800490c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800490e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004910:	4618      	mov	r0, r3
 8004912:	3714      	adds	r7, #20
 8004914:	46bd      	mov	sp, r7
 8004916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800491a:	4770      	bx	lr

0800491c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800491c:	b480      	push	{r7}
 800491e:	b083      	sub	sp, #12
 8004920:	af00      	add	r7, sp, #0
 8004922:	6078      	str	r0, [r7, #4]
 8004924:	460b      	mov	r3, r1
 8004926:	807b      	strh	r3, [r7, #2]
 8004928:	4613      	mov	r3, r2
 800492a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800492c:	787b      	ldrb	r3, [r7, #1]
 800492e:	2b00      	cmp	r3, #0
 8004930:	d003      	beq.n	800493a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004932:	887a      	ldrh	r2, [r7, #2]
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004938:	e003      	b.n	8004942 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800493a:	887b      	ldrh	r3, [r7, #2]
 800493c:	041a      	lsls	r2, r3, #16
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	619a      	str	r2, [r3, #24]
}
 8004942:	bf00      	nop
 8004944:	370c      	adds	r7, #12
 8004946:	46bd      	mov	sp, r7
 8004948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800494c:	4770      	bx	lr

0800494e <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800494e:	b480      	push	{r7}
 8004950:	b085      	sub	sp, #20
 8004952:	af00      	add	r7, sp, #0
 8004954:	6078      	str	r0, [r7, #4]
 8004956:	460b      	mov	r3, r1
 8004958:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	695b      	ldr	r3, [r3, #20]
 800495e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004960:	887a      	ldrh	r2, [r7, #2]
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	4013      	ands	r3, r2
 8004966:	041a      	lsls	r2, r3, #16
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	43d9      	mvns	r1, r3
 800496c:	887b      	ldrh	r3, [r7, #2]
 800496e:	400b      	ands	r3, r1
 8004970:	431a      	orrs	r2, r3
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	619a      	str	r2, [r3, #24]
}
 8004976:	bf00      	nop
 8004978:	3714      	adds	r7, #20
 800497a:	46bd      	mov	sp, r7
 800497c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004980:	4770      	bx	lr
	...

08004984 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004984:	b580      	push	{r7, lr}
 8004986:	b084      	sub	sp, #16
 8004988:	af00      	add	r7, sp, #0
 800498a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	2b00      	cmp	r3, #0
 8004990:	d101      	bne.n	8004996 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004992:	2301      	movs	r3, #1
 8004994:	e12b      	b.n	8004bee <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800499c:	b2db      	uxtb	r3, r3
 800499e:	2b00      	cmp	r3, #0
 80049a0:	d106      	bne.n	80049b0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	2200      	movs	r2, #0
 80049a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80049aa:	6878      	ldr	r0, [r7, #4]
 80049ac:	f7fc fefa 	bl	80017a4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	2224      	movs	r2, #36	; 0x24
 80049b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	681a      	ldr	r2, [r3, #0]
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	f022 0201 	bic.w	r2, r2, #1
 80049c6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	681a      	ldr	r2, [r3, #0]
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80049d6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	681a      	ldr	r2, [r3, #0]
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80049e6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80049e8:	f001 fbac 	bl	8006144 <HAL_RCC_GetPCLK1Freq>
 80049ec:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	685b      	ldr	r3, [r3, #4]
 80049f2:	4a81      	ldr	r2, [pc, #516]	; (8004bf8 <HAL_I2C_Init+0x274>)
 80049f4:	4293      	cmp	r3, r2
 80049f6:	d807      	bhi.n	8004a08 <HAL_I2C_Init+0x84>
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	4a80      	ldr	r2, [pc, #512]	; (8004bfc <HAL_I2C_Init+0x278>)
 80049fc:	4293      	cmp	r3, r2
 80049fe:	bf94      	ite	ls
 8004a00:	2301      	movls	r3, #1
 8004a02:	2300      	movhi	r3, #0
 8004a04:	b2db      	uxtb	r3, r3
 8004a06:	e006      	b.n	8004a16 <HAL_I2C_Init+0x92>
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	4a7d      	ldr	r2, [pc, #500]	; (8004c00 <HAL_I2C_Init+0x27c>)
 8004a0c:	4293      	cmp	r3, r2
 8004a0e:	bf94      	ite	ls
 8004a10:	2301      	movls	r3, #1
 8004a12:	2300      	movhi	r3, #0
 8004a14:	b2db      	uxtb	r3, r3
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d001      	beq.n	8004a1e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004a1a:	2301      	movs	r3, #1
 8004a1c:	e0e7      	b.n	8004bee <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	4a78      	ldr	r2, [pc, #480]	; (8004c04 <HAL_I2C_Init+0x280>)
 8004a22:	fba2 2303 	umull	r2, r3, r2, r3
 8004a26:	0c9b      	lsrs	r3, r3, #18
 8004a28:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	685b      	ldr	r3, [r3, #4]
 8004a30:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	68ba      	ldr	r2, [r7, #8]
 8004a3a:	430a      	orrs	r2, r1
 8004a3c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	6a1b      	ldr	r3, [r3, #32]
 8004a44:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	685b      	ldr	r3, [r3, #4]
 8004a4c:	4a6a      	ldr	r2, [pc, #424]	; (8004bf8 <HAL_I2C_Init+0x274>)
 8004a4e:	4293      	cmp	r3, r2
 8004a50:	d802      	bhi.n	8004a58 <HAL_I2C_Init+0xd4>
 8004a52:	68bb      	ldr	r3, [r7, #8]
 8004a54:	3301      	adds	r3, #1
 8004a56:	e009      	b.n	8004a6c <HAL_I2C_Init+0xe8>
 8004a58:	68bb      	ldr	r3, [r7, #8]
 8004a5a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8004a5e:	fb02 f303 	mul.w	r3, r2, r3
 8004a62:	4a69      	ldr	r2, [pc, #420]	; (8004c08 <HAL_I2C_Init+0x284>)
 8004a64:	fba2 2303 	umull	r2, r3, r2, r3
 8004a68:	099b      	lsrs	r3, r3, #6
 8004a6a:	3301      	adds	r3, #1
 8004a6c:	687a      	ldr	r2, [r7, #4]
 8004a6e:	6812      	ldr	r2, [r2, #0]
 8004a70:	430b      	orrs	r3, r1
 8004a72:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	69db      	ldr	r3, [r3, #28]
 8004a7a:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8004a7e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	685b      	ldr	r3, [r3, #4]
 8004a86:	495c      	ldr	r1, [pc, #368]	; (8004bf8 <HAL_I2C_Init+0x274>)
 8004a88:	428b      	cmp	r3, r1
 8004a8a:	d819      	bhi.n	8004ac0 <HAL_I2C_Init+0x13c>
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	1e59      	subs	r1, r3, #1
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	685b      	ldr	r3, [r3, #4]
 8004a94:	005b      	lsls	r3, r3, #1
 8004a96:	fbb1 f3f3 	udiv	r3, r1, r3
 8004a9a:	1c59      	adds	r1, r3, #1
 8004a9c:	f640 73fc 	movw	r3, #4092	; 0xffc
 8004aa0:	400b      	ands	r3, r1
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	d00a      	beq.n	8004abc <HAL_I2C_Init+0x138>
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	1e59      	subs	r1, r3, #1
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	685b      	ldr	r3, [r3, #4]
 8004aae:	005b      	lsls	r3, r3, #1
 8004ab0:	fbb1 f3f3 	udiv	r3, r1, r3
 8004ab4:	3301      	adds	r3, #1
 8004ab6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004aba:	e051      	b.n	8004b60 <HAL_I2C_Init+0x1dc>
 8004abc:	2304      	movs	r3, #4
 8004abe:	e04f      	b.n	8004b60 <HAL_I2C_Init+0x1dc>
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	689b      	ldr	r3, [r3, #8]
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	d111      	bne.n	8004aec <HAL_I2C_Init+0x168>
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	1e58      	subs	r0, r3, #1
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	6859      	ldr	r1, [r3, #4]
 8004ad0:	460b      	mov	r3, r1
 8004ad2:	005b      	lsls	r3, r3, #1
 8004ad4:	440b      	add	r3, r1
 8004ad6:	fbb0 f3f3 	udiv	r3, r0, r3
 8004ada:	3301      	adds	r3, #1
 8004adc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	bf0c      	ite	eq
 8004ae4:	2301      	moveq	r3, #1
 8004ae6:	2300      	movne	r3, #0
 8004ae8:	b2db      	uxtb	r3, r3
 8004aea:	e012      	b.n	8004b12 <HAL_I2C_Init+0x18e>
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	1e58      	subs	r0, r3, #1
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	6859      	ldr	r1, [r3, #4]
 8004af4:	460b      	mov	r3, r1
 8004af6:	009b      	lsls	r3, r3, #2
 8004af8:	440b      	add	r3, r1
 8004afa:	0099      	lsls	r1, r3, #2
 8004afc:	440b      	add	r3, r1
 8004afe:	fbb0 f3f3 	udiv	r3, r0, r3
 8004b02:	3301      	adds	r3, #1
 8004b04:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	bf0c      	ite	eq
 8004b0c:	2301      	moveq	r3, #1
 8004b0e:	2300      	movne	r3, #0
 8004b10:	b2db      	uxtb	r3, r3
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d001      	beq.n	8004b1a <HAL_I2C_Init+0x196>
 8004b16:	2301      	movs	r3, #1
 8004b18:	e022      	b.n	8004b60 <HAL_I2C_Init+0x1dc>
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	689b      	ldr	r3, [r3, #8]
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	d10e      	bne.n	8004b40 <HAL_I2C_Init+0x1bc>
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	1e58      	subs	r0, r3, #1
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	6859      	ldr	r1, [r3, #4]
 8004b2a:	460b      	mov	r3, r1
 8004b2c:	005b      	lsls	r3, r3, #1
 8004b2e:	440b      	add	r3, r1
 8004b30:	fbb0 f3f3 	udiv	r3, r0, r3
 8004b34:	3301      	adds	r3, #1
 8004b36:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004b3a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004b3e:	e00f      	b.n	8004b60 <HAL_I2C_Init+0x1dc>
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	1e58      	subs	r0, r3, #1
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	6859      	ldr	r1, [r3, #4]
 8004b48:	460b      	mov	r3, r1
 8004b4a:	009b      	lsls	r3, r3, #2
 8004b4c:	440b      	add	r3, r1
 8004b4e:	0099      	lsls	r1, r3, #2
 8004b50:	440b      	add	r3, r1
 8004b52:	fbb0 f3f3 	udiv	r3, r0, r3
 8004b56:	3301      	adds	r3, #1
 8004b58:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004b5c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004b60:	6879      	ldr	r1, [r7, #4]
 8004b62:	6809      	ldr	r1, [r1, #0]
 8004b64:	4313      	orrs	r3, r2
 8004b66:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	69da      	ldr	r2, [r3, #28]
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	6a1b      	ldr	r3, [r3, #32]
 8004b7a:	431a      	orrs	r2, r3
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	430a      	orrs	r2, r1
 8004b82:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	689b      	ldr	r3, [r3, #8]
 8004b8a:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8004b8e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8004b92:	687a      	ldr	r2, [r7, #4]
 8004b94:	6911      	ldr	r1, [r2, #16]
 8004b96:	687a      	ldr	r2, [r7, #4]
 8004b98:	68d2      	ldr	r2, [r2, #12]
 8004b9a:	4311      	orrs	r1, r2
 8004b9c:	687a      	ldr	r2, [r7, #4]
 8004b9e:	6812      	ldr	r2, [r2, #0]
 8004ba0:	430b      	orrs	r3, r1
 8004ba2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	68db      	ldr	r3, [r3, #12]
 8004baa:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	695a      	ldr	r2, [r3, #20]
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	699b      	ldr	r3, [r3, #24]
 8004bb6:	431a      	orrs	r2, r3
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	430a      	orrs	r2, r1
 8004bbe:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	681a      	ldr	r2, [r3, #0]
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	f042 0201 	orr.w	r2, r2, #1
 8004bce:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	2200      	movs	r2, #0
 8004bd4:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	2220      	movs	r2, #32
 8004bda:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	2200      	movs	r2, #0
 8004be2:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	2200      	movs	r2, #0
 8004be8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004bec:	2300      	movs	r3, #0
}
 8004bee:	4618      	mov	r0, r3
 8004bf0:	3710      	adds	r7, #16
 8004bf2:	46bd      	mov	sp, r7
 8004bf4:	bd80      	pop	{r7, pc}
 8004bf6:	bf00      	nop
 8004bf8:	000186a0 	.word	0x000186a0
 8004bfc:	001e847f 	.word	0x001e847f
 8004c00:	003d08ff 	.word	0x003d08ff
 8004c04:	431bde83 	.word	0x431bde83
 8004c08:	10624dd3 	.word	0x10624dd3

08004c0c <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004c0c:	b580      	push	{r7, lr}
 8004c0e:	b088      	sub	sp, #32
 8004c10:	af02      	add	r7, sp, #8
 8004c12:	60f8      	str	r0, [r7, #12]
 8004c14:	4608      	mov	r0, r1
 8004c16:	4611      	mov	r1, r2
 8004c18:	461a      	mov	r2, r3
 8004c1a:	4603      	mov	r3, r0
 8004c1c:	817b      	strh	r3, [r7, #10]
 8004c1e:	460b      	mov	r3, r1
 8004c20:	813b      	strh	r3, [r7, #8]
 8004c22:	4613      	mov	r3, r2
 8004c24:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004c26:	f7fe fbeb 	bl	8003400 <HAL_GetTick>
 8004c2a:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004c32:	b2db      	uxtb	r3, r3
 8004c34:	2b20      	cmp	r3, #32
 8004c36:	f040 80d9 	bne.w	8004dec <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004c3a:	697b      	ldr	r3, [r7, #20]
 8004c3c:	9300      	str	r3, [sp, #0]
 8004c3e:	2319      	movs	r3, #25
 8004c40:	2201      	movs	r2, #1
 8004c42:	496d      	ldr	r1, [pc, #436]	; (8004df8 <HAL_I2C_Mem_Write+0x1ec>)
 8004c44:	68f8      	ldr	r0, [r7, #12]
 8004c46:	f000 fc7f 	bl	8005548 <I2C_WaitOnFlagUntilTimeout>
 8004c4a:	4603      	mov	r3, r0
 8004c4c:	2b00      	cmp	r3, #0
 8004c4e:	d001      	beq.n	8004c54 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8004c50:	2302      	movs	r3, #2
 8004c52:	e0cc      	b.n	8004dee <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004c5a:	2b01      	cmp	r3, #1
 8004c5c:	d101      	bne.n	8004c62 <HAL_I2C_Mem_Write+0x56>
 8004c5e:	2302      	movs	r3, #2
 8004c60:	e0c5      	b.n	8004dee <HAL_I2C_Mem_Write+0x1e2>
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	2201      	movs	r2, #1
 8004c66:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	f003 0301 	and.w	r3, r3, #1
 8004c74:	2b01      	cmp	r3, #1
 8004c76:	d007      	beq.n	8004c88 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	681a      	ldr	r2, [r3, #0]
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	f042 0201 	orr.w	r2, r2, #1
 8004c86:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	681a      	ldr	r2, [r3, #0]
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004c96:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	2221      	movs	r2, #33	; 0x21
 8004c9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	2240      	movs	r2, #64	; 0x40
 8004ca4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	2200      	movs	r2, #0
 8004cac:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004cae:	68fb      	ldr	r3, [r7, #12]
 8004cb0:	6a3a      	ldr	r2, [r7, #32]
 8004cb2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8004cb8:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004cbe:	b29a      	uxth	r2, r3
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	4a4d      	ldr	r2, [pc, #308]	; (8004dfc <HAL_I2C_Mem_Write+0x1f0>)
 8004cc8:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004cca:	88f8      	ldrh	r0, [r7, #6]
 8004ccc:	893a      	ldrh	r2, [r7, #8]
 8004cce:	8979      	ldrh	r1, [r7, #10]
 8004cd0:	697b      	ldr	r3, [r7, #20]
 8004cd2:	9301      	str	r3, [sp, #4]
 8004cd4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004cd6:	9300      	str	r3, [sp, #0]
 8004cd8:	4603      	mov	r3, r0
 8004cda:	68f8      	ldr	r0, [r7, #12]
 8004cdc:	f000 fab6 	bl	800524c <I2C_RequestMemoryWrite>
 8004ce0:	4603      	mov	r3, r0
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	d052      	beq.n	8004d8c <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8004ce6:	2301      	movs	r3, #1
 8004ce8:	e081      	b.n	8004dee <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004cea:	697a      	ldr	r2, [r7, #20]
 8004cec:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004cee:	68f8      	ldr	r0, [r7, #12]
 8004cf0:	f000 fd00 	bl	80056f4 <I2C_WaitOnTXEFlagUntilTimeout>
 8004cf4:	4603      	mov	r3, r0
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d00d      	beq.n	8004d16 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cfe:	2b04      	cmp	r3, #4
 8004d00:	d107      	bne.n	8004d12 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	681a      	ldr	r2, [r3, #0]
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004d10:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004d12:	2301      	movs	r3, #1
 8004d14:	e06b      	b.n	8004dee <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d1a:	781a      	ldrb	r2, [r3, #0]
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d26:	1c5a      	adds	r2, r3, #1
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004d30:	3b01      	subs	r3, #1
 8004d32:	b29a      	uxth	r2, r3
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004d3c:	b29b      	uxth	r3, r3
 8004d3e:	3b01      	subs	r3, #1
 8004d40:	b29a      	uxth	r2, r3
 8004d42:	68fb      	ldr	r3, [r7, #12]
 8004d44:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	695b      	ldr	r3, [r3, #20]
 8004d4c:	f003 0304 	and.w	r3, r3, #4
 8004d50:	2b04      	cmp	r3, #4
 8004d52:	d11b      	bne.n	8004d8c <HAL_I2C_Mem_Write+0x180>
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004d58:	2b00      	cmp	r3, #0
 8004d5a:	d017      	beq.n	8004d8c <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d60:	781a      	ldrb	r2, [r3, #0]
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d6c:	1c5a      	adds	r2, r3, #1
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004d76:	3b01      	subs	r3, #1
 8004d78:	b29a      	uxth	r2, r3
 8004d7a:	68fb      	ldr	r3, [r7, #12]
 8004d7c:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004d82:	b29b      	uxth	r3, r3
 8004d84:	3b01      	subs	r3, #1
 8004d86:	b29a      	uxth	r2, r3
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004d90:	2b00      	cmp	r3, #0
 8004d92:	d1aa      	bne.n	8004cea <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004d94:	697a      	ldr	r2, [r7, #20]
 8004d96:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004d98:	68f8      	ldr	r0, [r7, #12]
 8004d9a:	f000 fcec 	bl	8005776 <I2C_WaitOnBTFFlagUntilTimeout>
 8004d9e:	4603      	mov	r3, r0
 8004da0:	2b00      	cmp	r3, #0
 8004da2:	d00d      	beq.n	8004dc0 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004da8:	2b04      	cmp	r3, #4
 8004daa:	d107      	bne.n	8004dbc <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	681a      	ldr	r2, [r3, #0]
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004dba:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004dbc:	2301      	movs	r3, #1
 8004dbe:	e016      	b.n	8004dee <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	681a      	ldr	r2, [r3, #0]
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004dce:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	2220      	movs	r2, #32
 8004dd4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	2200      	movs	r2, #0
 8004ddc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	2200      	movs	r2, #0
 8004de4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004de8:	2300      	movs	r3, #0
 8004dea:	e000      	b.n	8004dee <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8004dec:	2302      	movs	r3, #2
  }
}
 8004dee:	4618      	mov	r0, r3
 8004df0:	3718      	adds	r7, #24
 8004df2:	46bd      	mov	sp, r7
 8004df4:	bd80      	pop	{r7, pc}
 8004df6:	bf00      	nop
 8004df8:	00100002 	.word	0x00100002
 8004dfc:	ffff0000 	.word	0xffff0000

08004e00 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004e00:	b580      	push	{r7, lr}
 8004e02:	b08c      	sub	sp, #48	; 0x30
 8004e04:	af02      	add	r7, sp, #8
 8004e06:	60f8      	str	r0, [r7, #12]
 8004e08:	4608      	mov	r0, r1
 8004e0a:	4611      	mov	r1, r2
 8004e0c:	461a      	mov	r2, r3
 8004e0e:	4603      	mov	r3, r0
 8004e10:	817b      	strh	r3, [r7, #10]
 8004e12:	460b      	mov	r3, r1
 8004e14:	813b      	strh	r3, [r7, #8]
 8004e16:	4613      	mov	r3, r2
 8004e18:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004e1a:	f7fe faf1 	bl	8003400 <HAL_GetTick>
 8004e1e:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004e26:	b2db      	uxtb	r3, r3
 8004e28:	2b20      	cmp	r3, #32
 8004e2a:	f040 8208 	bne.w	800523e <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004e2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e30:	9300      	str	r3, [sp, #0]
 8004e32:	2319      	movs	r3, #25
 8004e34:	2201      	movs	r2, #1
 8004e36:	497b      	ldr	r1, [pc, #492]	; (8005024 <HAL_I2C_Mem_Read+0x224>)
 8004e38:	68f8      	ldr	r0, [r7, #12]
 8004e3a:	f000 fb85 	bl	8005548 <I2C_WaitOnFlagUntilTimeout>
 8004e3e:	4603      	mov	r3, r0
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	d001      	beq.n	8004e48 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8004e44:	2302      	movs	r3, #2
 8004e46:	e1fb      	b.n	8005240 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004e4e:	2b01      	cmp	r3, #1
 8004e50:	d101      	bne.n	8004e56 <HAL_I2C_Mem_Read+0x56>
 8004e52:	2302      	movs	r3, #2
 8004e54:	e1f4      	b.n	8005240 <HAL_I2C_Mem_Read+0x440>
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	2201      	movs	r2, #1
 8004e5a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	f003 0301 	and.w	r3, r3, #1
 8004e68:	2b01      	cmp	r3, #1
 8004e6a:	d007      	beq.n	8004e7c <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	681a      	ldr	r2, [r3, #0]
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	f042 0201 	orr.w	r2, r2, #1
 8004e7a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	681a      	ldr	r2, [r3, #0]
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004e8a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	2222      	movs	r2, #34	; 0x22
 8004e90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	2240      	movs	r2, #64	; 0x40
 8004e98:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	2200      	movs	r2, #0
 8004ea0:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004ea6:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8004eac:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004eb2:	b29a      	uxth	r2, r3
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	4a5b      	ldr	r2, [pc, #364]	; (8005028 <HAL_I2C_Mem_Read+0x228>)
 8004ebc:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004ebe:	88f8      	ldrh	r0, [r7, #6]
 8004ec0:	893a      	ldrh	r2, [r7, #8]
 8004ec2:	8979      	ldrh	r1, [r7, #10]
 8004ec4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ec6:	9301      	str	r3, [sp, #4]
 8004ec8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004eca:	9300      	str	r3, [sp, #0]
 8004ecc:	4603      	mov	r3, r0
 8004ece:	68f8      	ldr	r0, [r7, #12]
 8004ed0:	f000 fa52 	bl	8005378 <I2C_RequestMemoryRead>
 8004ed4:	4603      	mov	r3, r0
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	d001      	beq.n	8004ede <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8004eda:	2301      	movs	r3, #1
 8004edc:	e1b0      	b.n	8005240 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	d113      	bne.n	8004f0e <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004ee6:	2300      	movs	r3, #0
 8004ee8:	623b      	str	r3, [r7, #32]
 8004eea:	68fb      	ldr	r3, [r7, #12]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	695b      	ldr	r3, [r3, #20]
 8004ef0:	623b      	str	r3, [r7, #32]
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	699b      	ldr	r3, [r3, #24]
 8004ef8:	623b      	str	r3, [r7, #32]
 8004efa:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	681a      	ldr	r2, [r3, #0]
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004f0a:	601a      	str	r2, [r3, #0]
 8004f0c:	e184      	b.n	8005218 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8004f0e:	68fb      	ldr	r3, [r7, #12]
 8004f10:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004f12:	2b01      	cmp	r3, #1
 8004f14:	d11b      	bne.n	8004f4e <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	681a      	ldr	r2, [r3, #0]
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004f24:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004f26:	2300      	movs	r3, #0
 8004f28:	61fb      	str	r3, [r7, #28]
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	695b      	ldr	r3, [r3, #20]
 8004f30:	61fb      	str	r3, [r7, #28]
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	699b      	ldr	r3, [r3, #24]
 8004f38:	61fb      	str	r3, [r7, #28]
 8004f3a:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	681a      	ldr	r2, [r3, #0]
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004f4a:	601a      	str	r2, [r3, #0]
 8004f4c:	e164      	b.n	8005218 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004f52:	2b02      	cmp	r3, #2
 8004f54:	d11b      	bne.n	8004f8e <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	681a      	ldr	r2, [r3, #0]
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004f64:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	681a      	ldr	r2, [r3, #0]
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004f74:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004f76:	2300      	movs	r3, #0
 8004f78:	61bb      	str	r3, [r7, #24]
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	695b      	ldr	r3, [r3, #20]
 8004f80:	61bb      	str	r3, [r7, #24]
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	699b      	ldr	r3, [r3, #24]
 8004f88:	61bb      	str	r3, [r7, #24]
 8004f8a:	69bb      	ldr	r3, [r7, #24]
 8004f8c:	e144      	b.n	8005218 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004f8e:	2300      	movs	r3, #0
 8004f90:	617b      	str	r3, [r7, #20]
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	695b      	ldr	r3, [r3, #20]
 8004f98:	617b      	str	r3, [r7, #20]
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	699b      	ldr	r3, [r3, #24]
 8004fa0:	617b      	str	r3, [r7, #20]
 8004fa2:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8004fa4:	e138      	b.n	8005218 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004faa:	2b03      	cmp	r3, #3
 8004fac:	f200 80f1 	bhi.w	8005192 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004fb4:	2b01      	cmp	r3, #1
 8004fb6:	d123      	bne.n	8005000 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004fb8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004fba:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004fbc:	68f8      	ldr	r0, [r7, #12]
 8004fbe:	f000 fc1b 	bl	80057f8 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004fc2:	4603      	mov	r3, r0
 8004fc4:	2b00      	cmp	r3, #0
 8004fc6:	d001      	beq.n	8004fcc <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8004fc8:	2301      	movs	r3, #1
 8004fca:	e139      	b.n	8005240 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	691a      	ldr	r2, [r3, #16]
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fd6:	b2d2      	uxtb	r2, r2
 8004fd8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fde:	1c5a      	adds	r2, r3, #1
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004fe8:	3b01      	subs	r3, #1
 8004fea:	b29a      	uxth	r2, r3
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004ff4:	b29b      	uxth	r3, r3
 8004ff6:	3b01      	subs	r3, #1
 8004ff8:	b29a      	uxth	r2, r3
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004ffe:	e10b      	b.n	8005218 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005004:	2b02      	cmp	r3, #2
 8005006:	d14e      	bne.n	80050a6 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005008:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800500a:	9300      	str	r3, [sp, #0]
 800500c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800500e:	2200      	movs	r2, #0
 8005010:	4906      	ldr	r1, [pc, #24]	; (800502c <HAL_I2C_Mem_Read+0x22c>)
 8005012:	68f8      	ldr	r0, [r7, #12]
 8005014:	f000 fa98 	bl	8005548 <I2C_WaitOnFlagUntilTimeout>
 8005018:	4603      	mov	r3, r0
 800501a:	2b00      	cmp	r3, #0
 800501c:	d008      	beq.n	8005030 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 800501e:	2301      	movs	r3, #1
 8005020:	e10e      	b.n	8005240 <HAL_I2C_Mem_Read+0x440>
 8005022:	bf00      	nop
 8005024:	00100002 	.word	0x00100002
 8005028:	ffff0000 	.word	0xffff0000
 800502c:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	681a      	ldr	r2, [r3, #0]
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800503e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	691a      	ldr	r2, [r3, #16]
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800504a:	b2d2      	uxtb	r2, r2
 800504c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005052:	1c5a      	adds	r2, r3, #1
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800505c:	3b01      	subs	r3, #1
 800505e:	b29a      	uxth	r2, r3
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005068:	b29b      	uxth	r3, r3
 800506a:	3b01      	subs	r3, #1
 800506c:	b29a      	uxth	r2, r3
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	691a      	ldr	r2, [r3, #16]
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800507c:	b2d2      	uxtb	r2, r2
 800507e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005084:	1c5a      	adds	r2, r3, #1
 8005086:	68fb      	ldr	r3, [r7, #12]
 8005088:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800508e:	3b01      	subs	r3, #1
 8005090:	b29a      	uxth	r2, r3
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800509a:	b29b      	uxth	r3, r3
 800509c:	3b01      	subs	r3, #1
 800509e:	b29a      	uxth	r2, r3
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	855a      	strh	r2, [r3, #42]	; 0x2a
 80050a4:	e0b8      	b.n	8005218 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80050a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050a8:	9300      	str	r3, [sp, #0]
 80050aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80050ac:	2200      	movs	r2, #0
 80050ae:	4966      	ldr	r1, [pc, #408]	; (8005248 <HAL_I2C_Mem_Read+0x448>)
 80050b0:	68f8      	ldr	r0, [r7, #12]
 80050b2:	f000 fa49 	bl	8005548 <I2C_WaitOnFlagUntilTimeout>
 80050b6:	4603      	mov	r3, r0
 80050b8:	2b00      	cmp	r3, #0
 80050ba:	d001      	beq.n	80050c0 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 80050bc:	2301      	movs	r3, #1
 80050be:	e0bf      	b.n	8005240 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	681a      	ldr	r2, [r3, #0]
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80050ce:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	691a      	ldr	r2, [r3, #16]
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050da:	b2d2      	uxtb	r2, r2
 80050dc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050e2:	1c5a      	adds	r2, r3, #1
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80050ec:	3b01      	subs	r3, #1
 80050ee:	b29a      	uxth	r2, r3
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80050f8:	b29b      	uxth	r3, r3
 80050fa:	3b01      	subs	r3, #1
 80050fc:	b29a      	uxth	r2, r3
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005102:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005104:	9300      	str	r3, [sp, #0]
 8005106:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005108:	2200      	movs	r2, #0
 800510a:	494f      	ldr	r1, [pc, #316]	; (8005248 <HAL_I2C_Mem_Read+0x448>)
 800510c:	68f8      	ldr	r0, [r7, #12]
 800510e:	f000 fa1b 	bl	8005548 <I2C_WaitOnFlagUntilTimeout>
 8005112:	4603      	mov	r3, r0
 8005114:	2b00      	cmp	r3, #0
 8005116:	d001      	beq.n	800511c <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8005118:	2301      	movs	r3, #1
 800511a:	e091      	b.n	8005240 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	681a      	ldr	r2, [r3, #0]
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800512a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	691a      	ldr	r2, [r3, #16]
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005136:	b2d2      	uxtb	r2, r2
 8005138:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800513a:	68fb      	ldr	r3, [r7, #12]
 800513c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800513e:	1c5a      	adds	r2, r3, #1
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005148:	3b01      	subs	r3, #1
 800514a:	b29a      	uxth	r2, r3
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005154:	b29b      	uxth	r3, r3
 8005156:	3b01      	subs	r3, #1
 8005158:	b29a      	uxth	r2, r3
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	691a      	ldr	r2, [r3, #16]
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005168:	b2d2      	uxtb	r2, r2
 800516a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005170:	1c5a      	adds	r2, r3, #1
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800517a:	3b01      	subs	r3, #1
 800517c:	b29a      	uxth	r2, r3
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005186:	b29b      	uxth	r3, r3
 8005188:	3b01      	subs	r3, #1
 800518a:	b29a      	uxth	r2, r3
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8005190:	e042      	b.n	8005218 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005192:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005194:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8005196:	68f8      	ldr	r0, [r7, #12]
 8005198:	f000 fb2e 	bl	80057f8 <I2C_WaitOnRXNEFlagUntilTimeout>
 800519c:	4603      	mov	r3, r0
 800519e:	2b00      	cmp	r3, #0
 80051a0:	d001      	beq.n	80051a6 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 80051a2:	2301      	movs	r3, #1
 80051a4:	e04c      	b.n	8005240 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	691a      	ldr	r2, [r3, #16]
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051b0:	b2d2      	uxtb	r2, r2
 80051b2:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051b8:	1c5a      	adds	r2, r3, #1
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80051c2:	3b01      	subs	r3, #1
 80051c4:	b29a      	uxth	r2, r3
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80051ce:	b29b      	uxth	r3, r3
 80051d0:	3b01      	subs	r3, #1
 80051d2:	b29a      	uxth	r2, r3
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	695b      	ldr	r3, [r3, #20]
 80051de:	f003 0304 	and.w	r3, r3, #4
 80051e2:	2b04      	cmp	r3, #4
 80051e4:	d118      	bne.n	8005218 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	691a      	ldr	r2, [r3, #16]
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051f0:	b2d2      	uxtb	r2, r2
 80051f2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051f8:	1c5a      	adds	r2, r3, #1
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005202:	3b01      	subs	r3, #1
 8005204:	b29a      	uxth	r2, r3
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800520a:	68fb      	ldr	r3, [r7, #12]
 800520c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800520e:	b29b      	uxth	r3, r3
 8005210:	3b01      	subs	r3, #1
 8005212:	b29a      	uxth	r2, r3
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800521c:	2b00      	cmp	r3, #0
 800521e:	f47f aec2 	bne.w	8004fa6 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	2220      	movs	r2, #32
 8005226:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	2200      	movs	r2, #0
 800522e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005232:	68fb      	ldr	r3, [r7, #12]
 8005234:	2200      	movs	r2, #0
 8005236:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800523a:	2300      	movs	r3, #0
 800523c:	e000      	b.n	8005240 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 800523e:	2302      	movs	r3, #2
  }
}
 8005240:	4618      	mov	r0, r3
 8005242:	3728      	adds	r7, #40	; 0x28
 8005244:	46bd      	mov	sp, r7
 8005246:	bd80      	pop	{r7, pc}
 8005248:	00010004 	.word	0x00010004

0800524c <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800524c:	b580      	push	{r7, lr}
 800524e:	b088      	sub	sp, #32
 8005250:	af02      	add	r7, sp, #8
 8005252:	60f8      	str	r0, [r7, #12]
 8005254:	4608      	mov	r0, r1
 8005256:	4611      	mov	r1, r2
 8005258:	461a      	mov	r2, r3
 800525a:	4603      	mov	r3, r0
 800525c:	817b      	strh	r3, [r7, #10]
 800525e:	460b      	mov	r3, r1
 8005260:	813b      	strh	r3, [r7, #8]
 8005262:	4613      	mov	r3, r2
 8005264:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	681a      	ldr	r2, [r3, #0]
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005274:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005276:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005278:	9300      	str	r3, [sp, #0]
 800527a:	6a3b      	ldr	r3, [r7, #32]
 800527c:	2200      	movs	r2, #0
 800527e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005282:	68f8      	ldr	r0, [r7, #12]
 8005284:	f000 f960 	bl	8005548 <I2C_WaitOnFlagUntilTimeout>
 8005288:	4603      	mov	r3, r0
 800528a:	2b00      	cmp	r3, #0
 800528c:	d00d      	beq.n	80052aa <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005298:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800529c:	d103      	bne.n	80052a6 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80052a4:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80052a6:	2303      	movs	r3, #3
 80052a8:	e05f      	b.n	800536a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80052aa:	897b      	ldrh	r3, [r7, #10]
 80052ac:	b2db      	uxtb	r3, r3
 80052ae:	461a      	mov	r2, r3
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80052b8:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80052ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052bc:	6a3a      	ldr	r2, [r7, #32]
 80052be:	492d      	ldr	r1, [pc, #180]	; (8005374 <I2C_RequestMemoryWrite+0x128>)
 80052c0:	68f8      	ldr	r0, [r7, #12]
 80052c2:	f000 f998 	bl	80055f6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80052c6:	4603      	mov	r3, r0
 80052c8:	2b00      	cmp	r3, #0
 80052ca:	d001      	beq.n	80052d0 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80052cc:	2301      	movs	r3, #1
 80052ce:	e04c      	b.n	800536a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80052d0:	2300      	movs	r3, #0
 80052d2:	617b      	str	r3, [r7, #20]
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	695b      	ldr	r3, [r3, #20]
 80052da:	617b      	str	r3, [r7, #20]
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	699b      	ldr	r3, [r3, #24]
 80052e2:	617b      	str	r3, [r7, #20]
 80052e4:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80052e6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80052e8:	6a39      	ldr	r1, [r7, #32]
 80052ea:	68f8      	ldr	r0, [r7, #12]
 80052ec:	f000 fa02 	bl	80056f4 <I2C_WaitOnTXEFlagUntilTimeout>
 80052f0:	4603      	mov	r3, r0
 80052f2:	2b00      	cmp	r3, #0
 80052f4:	d00d      	beq.n	8005312 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052fa:	2b04      	cmp	r3, #4
 80052fc:	d107      	bne.n	800530e <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80052fe:	68fb      	ldr	r3, [r7, #12]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	681a      	ldr	r2, [r3, #0]
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800530c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800530e:	2301      	movs	r3, #1
 8005310:	e02b      	b.n	800536a <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005312:	88fb      	ldrh	r3, [r7, #6]
 8005314:	2b01      	cmp	r3, #1
 8005316:	d105      	bne.n	8005324 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005318:	893b      	ldrh	r3, [r7, #8]
 800531a:	b2da      	uxtb	r2, r3
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	611a      	str	r2, [r3, #16]
 8005322:	e021      	b.n	8005368 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8005324:	893b      	ldrh	r3, [r7, #8]
 8005326:	0a1b      	lsrs	r3, r3, #8
 8005328:	b29b      	uxth	r3, r3
 800532a:	b2da      	uxtb	r2, r3
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005332:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005334:	6a39      	ldr	r1, [r7, #32]
 8005336:	68f8      	ldr	r0, [r7, #12]
 8005338:	f000 f9dc 	bl	80056f4 <I2C_WaitOnTXEFlagUntilTimeout>
 800533c:	4603      	mov	r3, r0
 800533e:	2b00      	cmp	r3, #0
 8005340:	d00d      	beq.n	800535e <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005346:	2b04      	cmp	r3, #4
 8005348:	d107      	bne.n	800535a <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800534a:	68fb      	ldr	r3, [r7, #12]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	681a      	ldr	r2, [r3, #0]
 8005350:	68fb      	ldr	r3, [r7, #12]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005358:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800535a:	2301      	movs	r3, #1
 800535c:	e005      	b.n	800536a <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800535e:	893b      	ldrh	r3, [r7, #8]
 8005360:	b2da      	uxtb	r2, r3
 8005362:	68fb      	ldr	r3, [r7, #12]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8005368:	2300      	movs	r3, #0
}
 800536a:	4618      	mov	r0, r3
 800536c:	3718      	adds	r7, #24
 800536e:	46bd      	mov	sp, r7
 8005370:	bd80      	pop	{r7, pc}
 8005372:	bf00      	nop
 8005374:	00010002 	.word	0x00010002

08005378 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005378:	b580      	push	{r7, lr}
 800537a:	b088      	sub	sp, #32
 800537c:	af02      	add	r7, sp, #8
 800537e:	60f8      	str	r0, [r7, #12]
 8005380:	4608      	mov	r0, r1
 8005382:	4611      	mov	r1, r2
 8005384:	461a      	mov	r2, r3
 8005386:	4603      	mov	r3, r0
 8005388:	817b      	strh	r3, [r7, #10]
 800538a:	460b      	mov	r3, r1
 800538c:	813b      	strh	r3, [r7, #8]
 800538e:	4613      	mov	r3, r2
 8005390:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005392:	68fb      	ldr	r3, [r7, #12]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	681a      	ldr	r2, [r3, #0]
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80053a0:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	681a      	ldr	r2, [r3, #0]
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80053b0:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80053b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053b4:	9300      	str	r3, [sp, #0]
 80053b6:	6a3b      	ldr	r3, [r7, #32]
 80053b8:	2200      	movs	r2, #0
 80053ba:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80053be:	68f8      	ldr	r0, [r7, #12]
 80053c0:	f000 f8c2 	bl	8005548 <I2C_WaitOnFlagUntilTimeout>
 80053c4:	4603      	mov	r3, r0
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	d00d      	beq.n	80053e6 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80053ca:	68fb      	ldr	r3, [r7, #12]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80053d4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80053d8:	d103      	bne.n	80053e2 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80053da:	68fb      	ldr	r3, [r7, #12]
 80053dc:	f44f 7200 	mov.w	r2, #512	; 0x200
 80053e0:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80053e2:	2303      	movs	r3, #3
 80053e4:	e0aa      	b.n	800553c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80053e6:	897b      	ldrh	r3, [r7, #10]
 80053e8:	b2db      	uxtb	r3, r3
 80053ea:	461a      	mov	r2, r3
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80053f4:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80053f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053f8:	6a3a      	ldr	r2, [r7, #32]
 80053fa:	4952      	ldr	r1, [pc, #328]	; (8005544 <I2C_RequestMemoryRead+0x1cc>)
 80053fc:	68f8      	ldr	r0, [r7, #12]
 80053fe:	f000 f8fa 	bl	80055f6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005402:	4603      	mov	r3, r0
 8005404:	2b00      	cmp	r3, #0
 8005406:	d001      	beq.n	800540c <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8005408:	2301      	movs	r3, #1
 800540a:	e097      	b.n	800553c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800540c:	2300      	movs	r3, #0
 800540e:	617b      	str	r3, [r7, #20]
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	695b      	ldr	r3, [r3, #20]
 8005416:	617b      	str	r3, [r7, #20]
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	699b      	ldr	r3, [r3, #24]
 800541e:	617b      	str	r3, [r7, #20]
 8005420:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005422:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005424:	6a39      	ldr	r1, [r7, #32]
 8005426:	68f8      	ldr	r0, [r7, #12]
 8005428:	f000 f964 	bl	80056f4 <I2C_WaitOnTXEFlagUntilTimeout>
 800542c:	4603      	mov	r3, r0
 800542e:	2b00      	cmp	r3, #0
 8005430:	d00d      	beq.n	800544e <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005436:	2b04      	cmp	r3, #4
 8005438:	d107      	bne.n	800544a <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	681a      	ldr	r2, [r3, #0]
 8005440:	68fb      	ldr	r3, [r7, #12]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005448:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800544a:	2301      	movs	r3, #1
 800544c:	e076      	b.n	800553c <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800544e:	88fb      	ldrh	r3, [r7, #6]
 8005450:	2b01      	cmp	r3, #1
 8005452:	d105      	bne.n	8005460 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005454:	893b      	ldrh	r3, [r7, #8]
 8005456:	b2da      	uxtb	r2, r3
 8005458:	68fb      	ldr	r3, [r7, #12]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	611a      	str	r2, [r3, #16]
 800545e:	e021      	b.n	80054a4 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8005460:	893b      	ldrh	r3, [r7, #8]
 8005462:	0a1b      	lsrs	r3, r3, #8
 8005464:	b29b      	uxth	r3, r3
 8005466:	b2da      	uxtb	r2, r3
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800546e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005470:	6a39      	ldr	r1, [r7, #32]
 8005472:	68f8      	ldr	r0, [r7, #12]
 8005474:	f000 f93e 	bl	80056f4 <I2C_WaitOnTXEFlagUntilTimeout>
 8005478:	4603      	mov	r3, r0
 800547a:	2b00      	cmp	r3, #0
 800547c:	d00d      	beq.n	800549a <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005482:	2b04      	cmp	r3, #4
 8005484:	d107      	bne.n	8005496 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	681a      	ldr	r2, [r3, #0]
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005494:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005496:	2301      	movs	r3, #1
 8005498:	e050      	b.n	800553c <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800549a:	893b      	ldrh	r3, [r7, #8]
 800549c:	b2da      	uxtb	r2, r3
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80054a4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80054a6:	6a39      	ldr	r1, [r7, #32]
 80054a8:	68f8      	ldr	r0, [r7, #12]
 80054aa:	f000 f923 	bl	80056f4 <I2C_WaitOnTXEFlagUntilTimeout>
 80054ae:	4603      	mov	r3, r0
 80054b0:	2b00      	cmp	r3, #0
 80054b2:	d00d      	beq.n	80054d0 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054b8:	2b04      	cmp	r3, #4
 80054ba:	d107      	bne.n	80054cc <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	681a      	ldr	r2, [r3, #0]
 80054c2:	68fb      	ldr	r3, [r7, #12]
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80054ca:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80054cc:	2301      	movs	r3, #1
 80054ce:	e035      	b.n	800553c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	681a      	ldr	r2, [r3, #0]
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80054de:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80054e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054e2:	9300      	str	r3, [sp, #0]
 80054e4:	6a3b      	ldr	r3, [r7, #32]
 80054e6:	2200      	movs	r2, #0
 80054e8:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80054ec:	68f8      	ldr	r0, [r7, #12]
 80054ee:	f000 f82b 	bl	8005548 <I2C_WaitOnFlagUntilTimeout>
 80054f2:	4603      	mov	r3, r0
 80054f4:	2b00      	cmp	r3, #0
 80054f6:	d00d      	beq.n	8005514 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005502:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005506:	d103      	bne.n	8005510 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800550e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005510:	2303      	movs	r3, #3
 8005512:	e013      	b.n	800553c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8005514:	897b      	ldrh	r3, [r7, #10]
 8005516:	b2db      	uxtb	r3, r3
 8005518:	f043 0301 	orr.w	r3, r3, #1
 800551c:	b2da      	uxtb	r2, r3
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005524:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005526:	6a3a      	ldr	r2, [r7, #32]
 8005528:	4906      	ldr	r1, [pc, #24]	; (8005544 <I2C_RequestMemoryRead+0x1cc>)
 800552a:	68f8      	ldr	r0, [r7, #12]
 800552c:	f000 f863 	bl	80055f6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005530:	4603      	mov	r3, r0
 8005532:	2b00      	cmp	r3, #0
 8005534:	d001      	beq.n	800553a <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8005536:	2301      	movs	r3, #1
 8005538:	e000      	b.n	800553c <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 800553a:	2300      	movs	r3, #0
}
 800553c:	4618      	mov	r0, r3
 800553e:	3718      	adds	r7, #24
 8005540:	46bd      	mov	sp, r7
 8005542:	bd80      	pop	{r7, pc}
 8005544:	00010002 	.word	0x00010002

08005548 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8005548:	b580      	push	{r7, lr}
 800554a:	b084      	sub	sp, #16
 800554c:	af00      	add	r7, sp, #0
 800554e:	60f8      	str	r0, [r7, #12]
 8005550:	60b9      	str	r1, [r7, #8]
 8005552:	603b      	str	r3, [r7, #0]
 8005554:	4613      	mov	r3, r2
 8005556:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005558:	e025      	b.n	80055a6 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800555a:	683b      	ldr	r3, [r7, #0]
 800555c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005560:	d021      	beq.n	80055a6 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005562:	f7fd ff4d 	bl	8003400 <HAL_GetTick>
 8005566:	4602      	mov	r2, r0
 8005568:	69bb      	ldr	r3, [r7, #24]
 800556a:	1ad3      	subs	r3, r2, r3
 800556c:	683a      	ldr	r2, [r7, #0]
 800556e:	429a      	cmp	r2, r3
 8005570:	d302      	bcc.n	8005578 <I2C_WaitOnFlagUntilTimeout+0x30>
 8005572:	683b      	ldr	r3, [r7, #0]
 8005574:	2b00      	cmp	r3, #0
 8005576:	d116      	bne.n	80055a6 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	2200      	movs	r2, #0
 800557c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800557e:	68fb      	ldr	r3, [r7, #12]
 8005580:	2220      	movs	r2, #32
 8005582:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	2200      	movs	r2, #0
 800558a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005592:	f043 0220 	orr.w	r2, r3, #32
 8005596:	68fb      	ldr	r3, [r7, #12]
 8005598:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	2200      	movs	r2, #0
 800559e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80055a2:	2301      	movs	r3, #1
 80055a4:	e023      	b.n	80055ee <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80055a6:	68bb      	ldr	r3, [r7, #8]
 80055a8:	0c1b      	lsrs	r3, r3, #16
 80055aa:	b2db      	uxtb	r3, r3
 80055ac:	2b01      	cmp	r3, #1
 80055ae:	d10d      	bne.n	80055cc <I2C_WaitOnFlagUntilTimeout+0x84>
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	695b      	ldr	r3, [r3, #20]
 80055b6:	43da      	mvns	r2, r3
 80055b8:	68bb      	ldr	r3, [r7, #8]
 80055ba:	4013      	ands	r3, r2
 80055bc:	b29b      	uxth	r3, r3
 80055be:	2b00      	cmp	r3, #0
 80055c0:	bf0c      	ite	eq
 80055c2:	2301      	moveq	r3, #1
 80055c4:	2300      	movne	r3, #0
 80055c6:	b2db      	uxtb	r3, r3
 80055c8:	461a      	mov	r2, r3
 80055ca:	e00c      	b.n	80055e6 <I2C_WaitOnFlagUntilTimeout+0x9e>
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	699b      	ldr	r3, [r3, #24]
 80055d2:	43da      	mvns	r2, r3
 80055d4:	68bb      	ldr	r3, [r7, #8]
 80055d6:	4013      	ands	r3, r2
 80055d8:	b29b      	uxth	r3, r3
 80055da:	2b00      	cmp	r3, #0
 80055dc:	bf0c      	ite	eq
 80055de:	2301      	moveq	r3, #1
 80055e0:	2300      	movne	r3, #0
 80055e2:	b2db      	uxtb	r3, r3
 80055e4:	461a      	mov	r2, r3
 80055e6:	79fb      	ldrb	r3, [r7, #7]
 80055e8:	429a      	cmp	r2, r3
 80055ea:	d0b6      	beq.n	800555a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80055ec:	2300      	movs	r3, #0
}
 80055ee:	4618      	mov	r0, r3
 80055f0:	3710      	adds	r7, #16
 80055f2:	46bd      	mov	sp, r7
 80055f4:	bd80      	pop	{r7, pc}

080055f6 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80055f6:	b580      	push	{r7, lr}
 80055f8:	b084      	sub	sp, #16
 80055fa:	af00      	add	r7, sp, #0
 80055fc:	60f8      	str	r0, [r7, #12]
 80055fe:	60b9      	str	r1, [r7, #8]
 8005600:	607a      	str	r2, [r7, #4]
 8005602:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005604:	e051      	b.n	80056aa <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	695b      	ldr	r3, [r3, #20]
 800560c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005610:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005614:	d123      	bne.n	800565e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	681a      	ldr	r2, [r3, #0]
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005624:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800562e:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005630:	68fb      	ldr	r3, [r7, #12]
 8005632:	2200      	movs	r2, #0
 8005634:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005636:	68fb      	ldr	r3, [r7, #12]
 8005638:	2220      	movs	r2, #32
 800563a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	2200      	movs	r2, #0
 8005642:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005646:	68fb      	ldr	r3, [r7, #12]
 8005648:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800564a:	f043 0204 	orr.w	r2, r3, #4
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005652:	68fb      	ldr	r3, [r7, #12]
 8005654:	2200      	movs	r2, #0
 8005656:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800565a:	2301      	movs	r3, #1
 800565c:	e046      	b.n	80056ec <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005664:	d021      	beq.n	80056aa <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005666:	f7fd fecb 	bl	8003400 <HAL_GetTick>
 800566a:	4602      	mov	r2, r0
 800566c:	683b      	ldr	r3, [r7, #0]
 800566e:	1ad3      	subs	r3, r2, r3
 8005670:	687a      	ldr	r2, [r7, #4]
 8005672:	429a      	cmp	r2, r3
 8005674:	d302      	bcc.n	800567c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	2b00      	cmp	r3, #0
 800567a:	d116      	bne.n	80056aa <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	2200      	movs	r2, #0
 8005680:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	2220      	movs	r2, #32
 8005686:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800568a:	68fb      	ldr	r3, [r7, #12]
 800568c:	2200      	movs	r2, #0
 800568e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005692:	68fb      	ldr	r3, [r7, #12]
 8005694:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005696:	f043 0220 	orr.w	r2, r3, #32
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800569e:	68fb      	ldr	r3, [r7, #12]
 80056a0:	2200      	movs	r2, #0
 80056a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80056a6:	2301      	movs	r3, #1
 80056a8:	e020      	b.n	80056ec <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80056aa:	68bb      	ldr	r3, [r7, #8]
 80056ac:	0c1b      	lsrs	r3, r3, #16
 80056ae:	b2db      	uxtb	r3, r3
 80056b0:	2b01      	cmp	r3, #1
 80056b2:	d10c      	bne.n	80056ce <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	695b      	ldr	r3, [r3, #20]
 80056ba:	43da      	mvns	r2, r3
 80056bc:	68bb      	ldr	r3, [r7, #8]
 80056be:	4013      	ands	r3, r2
 80056c0:	b29b      	uxth	r3, r3
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	bf14      	ite	ne
 80056c6:	2301      	movne	r3, #1
 80056c8:	2300      	moveq	r3, #0
 80056ca:	b2db      	uxtb	r3, r3
 80056cc:	e00b      	b.n	80056e6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	699b      	ldr	r3, [r3, #24]
 80056d4:	43da      	mvns	r2, r3
 80056d6:	68bb      	ldr	r3, [r7, #8]
 80056d8:	4013      	ands	r3, r2
 80056da:	b29b      	uxth	r3, r3
 80056dc:	2b00      	cmp	r3, #0
 80056de:	bf14      	ite	ne
 80056e0:	2301      	movne	r3, #1
 80056e2:	2300      	moveq	r3, #0
 80056e4:	b2db      	uxtb	r3, r3
 80056e6:	2b00      	cmp	r3, #0
 80056e8:	d18d      	bne.n	8005606 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 80056ea:	2300      	movs	r3, #0
}
 80056ec:	4618      	mov	r0, r3
 80056ee:	3710      	adds	r7, #16
 80056f0:	46bd      	mov	sp, r7
 80056f2:	bd80      	pop	{r7, pc}

080056f4 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80056f4:	b580      	push	{r7, lr}
 80056f6:	b084      	sub	sp, #16
 80056f8:	af00      	add	r7, sp, #0
 80056fa:	60f8      	str	r0, [r7, #12]
 80056fc:	60b9      	str	r1, [r7, #8]
 80056fe:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005700:	e02d      	b.n	800575e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005702:	68f8      	ldr	r0, [r7, #12]
 8005704:	f000 f8ce 	bl	80058a4 <I2C_IsAcknowledgeFailed>
 8005708:	4603      	mov	r3, r0
 800570a:	2b00      	cmp	r3, #0
 800570c:	d001      	beq.n	8005712 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800570e:	2301      	movs	r3, #1
 8005710:	e02d      	b.n	800576e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005712:	68bb      	ldr	r3, [r7, #8]
 8005714:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005718:	d021      	beq.n	800575e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800571a:	f7fd fe71 	bl	8003400 <HAL_GetTick>
 800571e:	4602      	mov	r2, r0
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	1ad3      	subs	r3, r2, r3
 8005724:	68ba      	ldr	r2, [r7, #8]
 8005726:	429a      	cmp	r2, r3
 8005728:	d302      	bcc.n	8005730 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800572a:	68bb      	ldr	r3, [r7, #8]
 800572c:	2b00      	cmp	r3, #0
 800572e:	d116      	bne.n	800575e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	2200      	movs	r2, #0
 8005734:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	2220      	movs	r2, #32
 800573a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	2200      	movs	r2, #0
 8005742:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800574a:	f043 0220 	orr.w	r2, r3, #32
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	2200      	movs	r2, #0
 8005756:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800575a:	2301      	movs	r3, #1
 800575c:	e007      	b.n	800576e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	695b      	ldr	r3, [r3, #20]
 8005764:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005768:	2b80      	cmp	r3, #128	; 0x80
 800576a:	d1ca      	bne.n	8005702 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800576c:	2300      	movs	r3, #0
}
 800576e:	4618      	mov	r0, r3
 8005770:	3710      	adds	r7, #16
 8005772:	46bd      	mov	sp, r7
 8005774:	bd80      	pop	{r7, pc}

08005776 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005776:	b580      	push	{r7, lr}
 8005778:	b084      	sub	sp, #16
 800577a:	af00      	add	r7, sp, #0
 800577c:	60f8      	str	r0, [r7, #12]
 800577e:	60b9      	str	r1, [r7, #8]
 8005780:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005782:	e02d      	b.n	80057e0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005784:	68f8      	ldr	r0, [r7, #12]
 8005786:	f000 f88d 	bl	80058a4 <I2C_IsAcknowledgeFailed>
 800578a:	4603      	mov	r3, r0
 800578c:	2b00      	cmp	r3, #0
 800578e:	d001      	beq.n	8005794 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005790:	2301      	movs	r3, #1
 8005792:	e02d      	b.n	80057f0 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005794:	68bb      	ldr	r3, [r7, #8]
 8005796:	f1b3 3fff 	cmp.w	r3, #4294967295
 800579a:	d021      	beq.n	80057e0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800579c:	f7fd fe30 	bl	8003400 <HAL_GetTick>
 80057a0:	4602      	mov	r2, r0
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	1ad3      	subs	r3, r2, r3
 80057a6:	68ba      	ldr	r2, [r7, #8]
 80057a8:	429a      	cmp	r2, r3
 80057aa:	d302      	bcc.n	80057b2 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80057ac:	68bb      	ldr	r3, [r7, #8]
 80057ae:	2b00      	cmp	r3, #0
 80057b0:	d116      	bne.n	80057e0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	2200      	movs	r2, #0
 80057b6:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	2220      	movs	r2, #32
 80057bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	2200      	movs	r2, #0
 80057c4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057cc:	f043 0220 	orr.w	r2, r3, #32
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80057d4:	68fb      	ldr	r3, [r7, #12]
 80057d6:	2200      	movs	r2, #0
 80057d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80057dc:	2301      	movs	r3, #1
 80057de:	e007      	b.n	80057f0 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	695b      	ldr	r3, [r3, #20]
 80057e6:	f003 0304 	and.w	r3, r3, #4
 80057ea:	2b04      	cmp	r3, #4
 80057ec:	d1ca      	bne.n	8005784 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80057ee:	2300      	movs	r3, #0
}
 80057f0:	4618      	mov	r0, r3
 80057f2:	3710      	adds	r7, #16
 80057f4:	46bd      	mov	sp, r7
 80057f6:	bd80      	pop	{r7, pc}

080057f8 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80057f8:	b580      	push	{r7, lr}
 80057fa:	b084      	sub	sp, #16
 80057fc:	af00      	add	r7, sp, #0
 80057fe:	60f8      	str	r0, [r7, #12]
 8005800:	60b9      	str	r1, [r7, #8]
 8005802:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005804:	e042      	b.n	800588c <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	695b      	ldr	r3, [r3, #20]
 800580c:	f003 0310 	and.w	r3, r3, #16
 8005810:	2b10      	cmp	r3, #16
 8005812:	d119      	bne.n	8005848 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	f06f 0210 	mvn.w	r2, #16
 800581c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800581e:	68fb      	ldr	r3, [r7, #12]
 8005820:	2200      	movs	r2, #0
 8005822:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	2220      	movs	r2, #32
 8005828:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	2200      	movs	r2, #0
 8005830:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8005834:	68fb      	ldr	r3, [r7, #12]
 8005836:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	2200      	movs	r2, #0
 8005840:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005844:	2301      	movs	r3, #1
 8005846:	e029      	b.n	800589c <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005848:	f7fd fdda 	bl	8003400 <HAL_GetTick>
 800584c:	4602      	mov	r2, r0
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	1ad3      	subs	r3, r2, r3
 8005852:	68ba      	ldr	r2, [r7, #8]
 8005854:	429a      	cmp	r2, r3
 8005856:	d302      	bcc.n	800585e <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8005858:	68bb      	ldr	r3, [r7, #8]
 800585a:	2b00      	cmp	r3, #0
 800585c:	d116      	bne.n	800588c <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	2200      	movs	r2, #0
 8005862:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	2220      	movs	r2, #32
 8005868:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	2200      	movs	r2, #0
 8005870:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005878:	f043 0220 	orr.w	r2, r3, #32
 800587c:	68fb      	ldr	r3, [r7, #12]
 800587e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	2200      	movs	r2, #0
 8005884:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005888:	2301      	movs	r3, #1
 800588a:	e007      	b.n	800589c <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	695b      	ldr	r3, [r3, #20]
 8005892:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005896:	2b40      	cmp	r3, #64	; 0x40
 8005898:	d1b5      	bne.n	8005806 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800589a:	2300      	movs	r3, #0
}
 800589c:	4618      	mov	r0, r3
 800589e:	3710      	adds	r7, #16
 80058a0:	46bd      	mov	sp, r7
 80058a2:	bd80      	pop	{r7, pc}

080058a4 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80058a4:	b480      	push	{r7}
 80058a6:	b083      	sub	sp, #12
 80058a8:	af00      	add	r7, sp, #0
 80058aa:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	695b      	ldr	r3, [r3, #20]
 80058b2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80058b6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80058ba:	d11b      	bne.n	80058f4 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80058c4:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	2200      	movs	r2, #0
 80058ca:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	2220      	movs	r2, #32
 80058d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	2200      	movs	r2, #0
 80058d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058e0:	f043 0204 	orr.w	r2, r3, #4
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	2200      	movs	r2, #0
 80058ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80058f0:	2301      	movs	r3, #1
 80058f2:	e000      	b.n	80058f6 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80058f4:	2300      	movs	r3, #0
}
 80058f6:	4618      	mov	r0, r3
 80058f8:	370c      	adds	r7, #12
 80058fa:	46bd      	mov	sp, r7
 80058fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005900:	4770      	bx	lr
	...

08005904 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005904:	b580      	push	{r7, lr}
 8005906:	b086      	sub	sp, #24
 8005908:	af00      	add	r7, sp, #0
 800590a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	2b00      	cmp	r3, #0
 8005910:	d101      	bne.n	8005916 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005912:	2301      	movs	r3, #1
 8005914:	e264      	b.n	8005de0 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	f003 0301 	and.w	r3, r3, #1
 800591e:	2b00      	cmp	r3, #0
 8005920:	d075      	beq.n	8005a0e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005922:	4ba3      	ldr	r3, [pc, #652]	; (8005bb0 <HAL_RCC_OscConfig+0x2ac>)
 8005924:	689b      	ldr	r3, [r3, #8]
 8005926:	f003 030c 	and.w	r3, r3, #12
 800592a:	2b04      	cmp	r3, #4
 800592c:	d00c      	beq.n	8005948 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800592e:	4ba0      	ldr	r3, [pc, #640]	; (8005bb0 <HAL_RCC_OscConfig+0x2ac>)
 8005930:	689b      	ldr	r3, [r3, #8]
 8005932:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005936:	2b08      	cmp	r3, #8
 8005938:	d112      	bne.n	8005960 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800593a:	4b9d      	ldr	r3, [pc, #628]	; (8005bb0 <HAL_RCC_OscConfig+0x2ac>)
 800593c:	685b      	ldr	r3, [r3, #4]
 800593e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005942:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005946:	d10b      	bne.n	8005960 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005948:	4b99      	ldr	r3, [pc, #612]	; (8005bb0 <HAL_RCC_OscConfig+0x2ac>)
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005950:	2b00      	cmp	r3, #0
 8005952:	d05b      	beq.n	8005a0c <HAL_RCC_OscConfig+0x108>
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	685b      	ldr	r3, [r3, #4]
 8005958:	2b00      	cmp	r3, #0
 800595a:	d157      	bne.n	8005a0c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800595c:	2301      	movs	r3, #1
 800595e:	e23f      	b.n	8005de0 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	685b      	ldr	r3, [r3, #4]
 8005964:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005968:	d106      	bne.n	8005978 <HAL_RCC_OscConfig+0x74>
 800596a:	4b91      	ldr	r3, [pc, #580]	; (8005bb0 <HAL_RCC_OscConfig+0x2ac>)
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	4a90      	ldr	r2, [pc, #576]	; (8005bb0 <HAL_RCC_OscConfig+0x2ac>)
 8005970:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005974:	6013      	str	r3, [r2, #0]
 8005976:	e01d      	b.n	80059b4 <HAL_RCC_OscConfig+0xb0>
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	685b      	ldr	r3, [r3, #4]
 800597c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005980:	d10c      	bne.n	800599c <HAL_RCC_OscConfig+0x98>
 8005982:	4b8b      	ldr	r3, [pc, #556]	; (8005bb0 <HAL_RCC_OscConfig+0x2ac>)
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	4a8a      	ldr	r2, [pc, #552]	; (8005bb0 <HAL_RCC_OscConfig+0x2ac>)
 8005988:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800598c:	6013      	str	r3, [r2, #0]
 800598e:	4b88      	ldr	r3, [pc, #544]	; (8005bb0 <HAL_RCC_OscConfig+0x2ac>)
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	4a87      	ldr	r2, [pc, #540]	; (8005bb0 <HAL_RCC_OscConfig+0x2ac>)
 8005994:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005998:	6013      	str	r3, [r2, #0]
 800599a:	e00b      	b.n	80059b4 <HAL_RCC_OscConfig+0xb0>
 800599c:	4b84      	ldr	r3, [pc, #528]	; (8005bb0 <HAL_RCC_OscConfig+0x2ac>)
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	4a83      	ldr	r2, [pc, #524]	; (8005bb0 <HAL_RCC_OscConfig+0x2ac>)
 80059a2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80059a6:	6013      	str	r3, [r2, #0]
 80059a8:	4b81      	ldr	r3, [pc, #516]	; (8005bb0 <HAL_RCC_OscConfig+0x2ac>)
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	4a80      	ldr	r2, [pc, #512]	; (8005bb0 <HAL_RCC_OscConfig+0x2ac>)
 80059ae:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80059b2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	685b      	ldr	r3, [r3, #4]
 80059b8:	2b00      	cmp	r3, #0
 80059ba:	d013      	beq.n	80059e4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80059bc:	f7fd fd20 	bl	8003400 <HAL_GetTick>
 80059c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80059c2:	e008      	b.n	80059d6 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80059c4:	f7fd fd1c 	bl	8003400 <HAL_GetTick>
 80059c8:	4602      	mov	r2, r0
 80059ca:	693b      	ldr	r3, [r7, #16]
 80059cc:	1ad3      	subs	r3, r2, r3
 80059ce:	2b64      	cmp	r3, #100	; 0x64
 80059d0:	d901      	bls.n	80059d6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80059d2:	2303      	movs	r3, #3
 80059d4:	e204      	b.n	8005de0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80059d6:	4b76      	ldr	r3, [pc, #472]	; (8005bb0 <HAL_RCC_OscConfig+0x2ac>)
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80059de:	2b00      	cmp	r3, #0
 80059e0:	d0f0      	beq.n	80059c4 <HAL_RCC_OscConfig+0xc0>
 80059e2:	e014      	b.n	8005a0e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80059e4:	f7fd fd0c 	bl	8003400 <HAL_GetTick>
 80059e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80059ea:	e008      	b.n	80059fe <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80059ec:	f7fd fd08 	bl	8003400 <HAL_GetTick>
 80059f0:	4602      	mov	r2, r0
 80059f2:	693b      	ldr	r3, [r7, #16]
 80059f4:	1ad3      	subs	r3, r2, r3
 80059f6:	2b64      	cmp	r3, #100	; 0x64
 80059f8:	d901      	bls.n	80059fe <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80059fa:	2303      	movs	r3, #3
 80059fc:	e1f0      	b.n	8005de0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80059fe:	4b6c      	ldr	r3, [pc, #432]	; (8005bb0 <HAL_RCC_OscConfig+0x2ac>)
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005a06:	2b00      	cmp	r3, #0
 8005a08:	d1f0      	bne.n	80059ec <HAL_RCC_OscConfig+0xe8>
 8005a0a:	e000      	b.n	8005a0e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005a0c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	f003 0302 	and.w	r3, r3, #2
 8005a16:	2b00      	cmp	r3, #0
 8005a18:	d063      	beq.n	8005ae2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005a1a:	4b65      	ldr	r3, [pc, #404]	; (8005bb0 <HAL_RCC_OscConfig+0x2ac>)
 8005a1c:	689b      	ldr	r3, [r3, #8]
 8005a1e:	f003 030c 	and.w	r3, r3, #12
 8005a22:	2b00      	cmp	r3, #0
 8005a24:	d00b      	beq.n	8005a3e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005a26:	4b62      	ldr	r3, [pc, #392]	; (8005bb0 <HAL_RCC_OscConfig+0x2ac>)
 8005a28:	689b      	ldr	r3, [r3, #8]
 8005a2a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005a2e:	2b08      	cmp	r3, #8
 8005a30:	d11c      	bne.n	8005a6c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005a32:	4b5f      	ldr	r3, [pc, #380]	; (8005bb0 <HAL_RCC_OscConfig+0x2ac>)
 8005a34:	685b      	ldr	r3, [r3, #4]
 8005a36:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005a3a:	2b00      	cmp	r3, #0
 8005a3c:	d116      	bne.n	8005a6c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005a3e:	4b5c      	ldr	r3, [pc, #368]	; (8005bb0 <HAL_RCC_OscConfig+0x2ac>)
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	f003 0302 	and.w	r3, r3, #2
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	d005      	beq.n	8005a56 <HAL_RCC_OscConfig+0x152>
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	68db      	ldr	r3, [r3, #12]
 8005a4e:	2b01      	cmp	r3, #1
 8005a50:	d001      	beq.n	8005a56 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005a52:	2301      	movs	r3, #1
 8005a54:	e1c4      	b.n	8005de0 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005a56:	4b56      	ldr	r3, [pc, #344]	; (8005bb0 <HAL_RCC_OscConfig+0x2ac>)
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	691b      	ldr	r3, [r3, #16]
 8005a62:	00db      	lsls	r3, r3, #3
 8005a64:	4952      	ldr	r1, [pc, #328]	; (8005bb0 <HAL_RCC_OscConfig+0x2ac>)
 8005a66:	4313      	orrs	r3, r2
 8005a68:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005a6a:	e03a      	b.n	8005ae2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	68db      	ldr	r3, [r3, #12]
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	d020      	beq.n	8005ab6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005a74:	4b4f      	ldr	r3, [pc, #316]	; (8005bb4 <HAL_RCC_OscConfig+0x2b0>)
 8005a76:	2201      	movs	r2, #1
 8005a78:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a7a:	f7fd fcc1 	bl	8003400 <HAL_GetTick>
 8005a7e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005a80:	e008      	b.n	8005a94 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005a82:	f7fd fcbd 	bl	8003400 <HAL_GetTick>
 8005a86:	4602      	mov	r2, r0
 8005a88:	693b      	ldr	r3, [r7, #16]
 8005a8a:	1ad3      	subs	r3, r2, r3
 8005a8c:	2b02      	cmp	r3, #2
 8005a8e:	d901      	bls.n	8005a94 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005a90:	2303      	movs	r3, #3
 8005a92:	e1a5      	b.n	8005de0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005a94:	4b46      	ldr	r3, [pc, #280]	; (8005bb0 <HAL_RCC_OscConfig+0x2ac>)
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	f003 0302 	and.w	r3, r3, #2
 8005a9c:	2b00      	cmp	r3, #0
 8005a9e:	d0f0      	beq.n	8005a82 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005aa0:	4b43      	ldr	r3, [pc, #268]	; (8005bb0 <HAL_RCC_OscConfig+0x2ac>)
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	691b      	ldr	r3, [r3, #16]
 8005aac:	00db      	lsls	r3, r3, #3
 8005aae:	4940      	ldr	r1, [pc, #256]	; (8005bb0 <HAL_RCC_OscConfig+0x2ac>)
 8005ab0:	4313      	orrs	r3, r2
 8005ab2:	600b      	str	r3, [r1, #0]
 8005ab4:	e015      	b.n	8005ae2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005ab6:	4b3f      	ldr	r3, [pc, #252]	; (8005bb4 <HAL_RCC_OscConfig+0x2b0>)
 8005ab8:	2200      	movs	r2, #0
 8005aba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005abc:	f7fd fca0 	bl	8003400 <HAL_GetTick>
 8005ac0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005ac2:	e008      	b.n	8005ad6 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005ac4:	f7fd fc9c 	bl	8003400 <HAL_GetTick>
 8005ac8:	4602      	mov	r2, r0
 8005aca:	693b      	ldr	r3, [r7, #16]
 8005acc:	1ad3      	subs	r3, r2, r3
 8005ace:	2b02      	cmp	r3, #2
 8005ad0:	d901      	bls.n	8005ad6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005ad2:	2303      	movs	r3, #3
 8005ad4:	e184      	b.n	8005de0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005ad6:	4b36      	ldr	r3, [pc, #216]	; (8005bb0 <HAL_RCC_OscConfig+0x2ac>)
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	f003 0302 	and.w	r3, r3, #2
 8005ade:	2b00      	cmp	r3, #0
 8005ae0:	d1f0      	bne.n	8005ac4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	f003 0308 	and.w	r3, r3, #8
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	d030      	beq.n	8005b50 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	695b      	ldr	r3, [r3, #20]
 8005af2:	2b00      	cmp	r3, #0
 8005af4:	d016      	beq.n	8005b24 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005af6:	4b30      	ldr	r3, [pc, #192]	; (8005bb8 <HAL_RCC_OscConfig+0x2b4>)
 8005af8:	2201      	movs	r2, #1
 8005afa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005afc:	f7fd fc80 	bl	8003400 <HAL_GetTick>
 8005b00:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005b02:	e008      	b.n	8005b16 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005b04:	f7fd fc7c 	bl	8003400 <HAL_GetTick>
 8005b08:	4602      	mov	r2, r0
 8005b0a:	693b      	ldr	r3, [r7, #16]
 8005b0c:	1ad3      	subs	r3, r2, r3
 8005b0e:	2b02      	cmp	r3, #2
 8005b10:	d901      	bls.n	8005b16 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005b12:	2303      	movs	r3, #3
 8005b14:	e164      	b.n	8005de0 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005b16:	4b26      	ldr	r3, [pc, #152]	; (8005bb0 <HAL_RCC_OscConfig+0x2ac>)
 8005b18:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005b1a:	f003 0302 	and.w	r3, r3, #2
 8005b1e:	2b00      	cmp	r3, #0
 8005b20:	d0f0      	beq.n	8005b04 <HAL_RCC_OscConfig+0x200>
 8005b22:	e015      	b.n	8005b50 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005b24:	4b24      	ldr	r3, [pc, #144]	; (8005bb8 <HAL_RCC_OscConfig+0x2b4>)
 8005b26:	2200      	movs	r2, #0
 8005b28:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005b2a:	f7fd fc69 	bl	8003400 <HAL_GetTick>
 8005b2e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005b30:	e008      	b.n	8005b44 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005b32:	f7fd fc65 	bl	8003400 <HAL_GetTick>
 8005b36:	4602      	mov	r2, r0
 8005b38:	693b      	ldr	r3, [r7, #16]
 8005b3a:	1ad3      	subs	r3, r2, r3
 8005b3c:	2b02      	cmp	r3, #2
 8005b3e:	d901      	bls.n	8005b44 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8005b40:	2303      	movs	r3, #3
 8005b42:	e14d      	b.n	8005de0 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005b44:	4b1a      	ldr	r3, [pc, #104]	; (8005bb0 <HAL_RCC_OscConfig+0x2ac>)
 8005b46:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005b48:	f003 0302 	and.w	r3, r3, #2
 8005b4c:	2b00      	cmp	r3, #0
 8005b4e:	d1f0      	bne.n	8005b32 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	f003 0304 	and.w	r3, r3, #4
 8005b58:	2b00      	cmp	r3, #0
 8005b5a:	f000 80a0 	beq.w	8005c9e <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005b5e:	2300      	movs	r3, #0
 8005b60:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005b62:	4b13      	ldr	r3, [pc, #76]	; (8005bb0 <HAL_RCC_OscConfig+0x2ac>)
 8005b64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b66:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005b6a:	2b00      	cmp	r3, #0
 8005b6c:	d10f      	bne.n	8005b8e <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005b6e:	2300      	movs	r3, #0
 8005b70:	60bb      	str	r3, [r7, #8]
 8005b72:	4b0f      	ldr	r3, [pc, #60]	; (8005bb0 <HAL_RCC_OscConfig+0x2ac>)
 8005b74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b76:	4a0e      	ldr	r2, [pc, #56]	; (8005bb0 <HAL_RCC_OscConfig+0x2ac>)
 8005b78:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005b7c:	6413      	str	r3, [r2, #64]	; 0x40
 8005b7e:	4b0c      	ldr	r3, [pc, #48]	; (8005bb0 <HAL_RCC_OscConfig+0x2ac>)
 8005b80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b82:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005b86:	60bb      	str	r3, [r7, #8]
 8005b88:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005b8a:	2301      	movs	r3, #1
 8005b8c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005b8e:	4b0b      	ldr	r3, [pc, #44]	; (8005bbc <HAL_RCC_OscConfig+0x2b8>)
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005b96:	2b00      	cmp	r3, #0
 8005b98:	d121      	bne.n	8005bde <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005b9a:	4b08      	ldr	r3, [pc, #32]	; (8005bbc <HAL_RCC_OscConfig+0x2b8>)
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	4a07      	ldr	r2, [pc, #28]	; (8005bbc <HAL_RCC_OscConfig+0x2b8>)
 8005ba0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005ba4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005ba6:	f7fd fc2b 	bl	8003400 <HAL_GetTick>
 8005baa:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005bac:	e011      	b.n	8005bd2 <HAL_RCC_OscConfig+0x2ce>
 8005bae:	bf00      	nop
 8005bb0:	40023800 	.word	0x40023800
 8005bb4:	42470000 	.word	0x42470000
 8005bb8:	42470e80 	.word	0x42470e80
 8005bbc:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005bc0:	f7fd fc1e 	bl	8003400 <HAL_GetTick>
 8005bc4:	4602      	mov	r2, r0
 8005bc6:	693b      	ldr	r3, [r7, #16]
 8005bc8:	1ad3      	subs	r3, r2, r3
 8005bca:	2b02      	cmp	r3, #2
 8005bcc:	d901      	bls.n	8005bd2 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8005bce:	2303      	movs	r3, #3
 8005bd0:	e106      	b.n	8005de0 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005bd2:	4b85      	ldr	r3, [pc, #532]	; (8005de8 <HAL_RCC_OscConfig+0x4e4>)
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005bda:	2b00      	cmp	r3, #0
 8005bdc:	d0f0      	beq.n	8005bc0 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	689b      	ldr	r3, [r3, #8]
 8005be2:	2b01      	cmp	r3, #1
 8005be4:	d106      	bne.n	8005bf4 <HAL_RCC_OscConfig+0x2f0>
 8005be6:	4b81      	ldr	r3, [pc, #516]	; (8005dec <HAL_RCC_OscConfig+0x4e8>)
 8005be8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005bea:	4a80      	ldr	r2, [pc, #512]	; (8005dec <HAL_RCC_OscConfig+0x4e8>)
 8005bec:	f043 0301 	orr.w	r3, r3, #1
 8005bf0:	6713      	str	r3, [r2, #112]	; 0x70
 8005bf2:	e01c      	b.n	8005c2e <HAL_RCC_OscConfig+0x32a>
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	689b      	ldr	r3, [r3, #8]
 8005bf8:	2b05      	cmp	r3, #5
 8005bfa:	d10c      	bne.n	8005c16 <HAL_RCC_OscConfig+0x312>
 8005bfc:	4b7b      	ldr	r3, [pc, #492]	; (8005dec <HAL_RCC_OscConfig+0x4e8>)
 8005bfe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005c00:	4a7a      	ldr	r2, [pc, #488]	; (8005dec <HAL_RCC_OscConfig+0x4e8>)
 8005c02:	f043 0304 	orr.w	r3, r3, #4
 8005c06:	6713      	str	r3, [r2, #112]	; 0x70
 8005c08:	4b78      	ldr	r3, [pc, #480]	; (8005dec <HAL_RCC_OscConfig+0x4e8>)
 8005c0a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005c0c:	4a77      	ldr	r2, [pc, #476]	; (8005dec <HAL_RCC_OscConfig+0x4e8>)
 8005c0e:	f043 0301 	orr.w	r3, r3, #1
 8005c12:	6713      	str	r3, [r2, #112]	; 0x70
 8005c14:	e00b      	b.n	8005c2e <HAL_RCC_OscConfig+0x32a>
 8005c16:	4b75      	ldr	r3, [pc, #468]	; (8005dec <HAL_RCC_OscConfig+0x4e8>)
 8005c18:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005c1a:	4a74      	ldr	r2, [pc, #464]	; (8005dec <HAL_RCC_OscConfig+0x4e8>)
 8005c1c:	f023 0301 	bic.w	r3, r3, #1
 8005c20:	6713      	str	r3, [r2, #112]	; 0x70
 8005c22:	4b72      	ldr	r3, [pc, #456]	; (8005dec <HAL_RCC_OscConfig+0x4e8>)
 8005c24:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005c26:	4a71      	ldr	r2, [pc, #452]	; (8005dec <HAL_RCC_OscConfig+0x4e8>)
 8005c28:	f023 0304 	bic.w	r3, r3, #4
 8005c2c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	689b      	ldr	r3, [r3, #8]
 8005c32:	2b00      	cmp	r3, #0
 8005c34:	d015      	beq.n	8005c62 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005c36:	f7fd fbe3 	bl	8003400 <HAL_GetTick>
 8005c3a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005c3c:	e00a      	b.n	8005c54 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005c3e:	f7fd fbdf 	bl	8003400 <HAL_GetTick>
 8005c42:	4602      	mov	r2, r0
 8005c44:	693b      	ldr	r3, [r7, #16]
 8005c46:	1ad3      	subs	r3, r2, r3
 8005c48:	f241 3288 	movw	r2, #5000	; 0x1388
 8005c4c:	4293      	cmp	r3, r2
 8005c4e:	d901      	bls.n	8005c54 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8005c50:	2303      	movs	r3, #3
 8005c52:	e0c5      	b.n	8005de0 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005c54:	4b65      	ldr	r3, [pc, #404]	; (8005dec <HAL_RCC_OscConfig+0x4e8>)
 8005c56:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005c58:	f003 0302 	and.w	r3, r3, #2
 8005c5c:	2b00      	cmp	r3, #0
 8005c5e:	d0ee      	beq.n	8005c3e <HAL_RCC_OscConfig+0x33a>
 8005c60:	e014      	b.n	8005c8c <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005c62:	f7fd fbcd 	bl	8003400 <HAL_GetTick>
 8005c66:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005c68:	e00a      	b.n	8005c80 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005c6a:	f7fd fbc9 	bl	8003400 <HAL_GetTick>
 8005c6e:	4602      	mov	r2, r0
 8005c70:	693b      	ldr	r3, [r7, #16]
 8005c72:	1ad3      	subs	r3, r2, r3
 8005c74:	f241 3288 	movw	r2, #5000	; 0x1388
 8005c78:	4293      	cmp	r3, r2
 8005c7a:	d901      	bls.n	8005c80 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8005c7c:	2303      	movs	r3, #3
 8005c7e:	e0af      	b.n	8005de0 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005c80:	4b5a      	ldr	r3, [pc, #360]	; (8005dec <HAL_RCC_OscConfig+0x4e8>)
 8005c82:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005c84:	f003 0302 	and.w	r3, r3, #2
 8005c88:	2b00      	cmp	r3, #0
 8005c8a:	d1ee      	bne.n	8005c6a <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005c8c:	7dfb      	ldrb	r3, [r7, #23]
 8005c8e:	2b01      	cmp	r3, #1
 8005c90:	d105      	bne.n	8005c9e <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005c92:	4b56      	ldr	r3, [pc, #344]	; (8005dec <HAL_RCC_OscConfig+0x4e8>)
 8005c94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c96:	4a55      	ldr	r2, [pc, #340]	; (8005dec <HAL_RCC_OscConfig+0x4e8>)
 8005c98:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005c9c:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	699b      	ldr	r3, [r3, #24]
 8005ca2:	2b00      	cmp	r3, #0
 8005ca4:	f000 809b 	beq.w	8005dde <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005ca8:	4b50      	ldr	r3, [pc, #320]	; (8005dec <HAL_RCC_OscConfig+0x4e8>)
 8005caa:	689b      	ldr	r3, [r3, #8]
 8005cac:	f003 030c 	and.w	r3, r3, #12
 8005cb0:	2b08      	cmp	r3, #8
 8005cb2:	d05c      	beq.n	8005d6e <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	699b      	ldr	r3, [r3, #24]
 8005cb8:	2b02      	cmp	r3, #2
 8005cba:	d141      	bne.n	8005d40 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005cbc:	4b4c      	ldr	r3, [pc, #304]	; (8005df0 <HAL_RCC_OscConfig+0x4ec>)
 8005cbe:	2200      	movs	r2, #0
 8005cc0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005cc2:	f7fd fb9d 	bl	8003400 <HAL_GetTick>
 8005cc6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005cc8:	e008      	b.n	8005cdc <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005cca:	f7fd fb99 	bl	8003400 <HAL_GetTick>
 8005cce:	4602      	mov	r2, r0
 8005cd0:	693b      	ldr	r3, [r7, #16]
 8005cd2:	1ad3      	subs	r3, r2, r3
 8005cd4:	2b02      	cmp	r3, #2
 8005cd6:	d901      	bls.n	8005cdc <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8005cd8:	2303      	movs	r3, #3
 8005cda:	e081      	b.n	8005de0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005cdc:	4b43      	ldr	r3, [pc, #268]	; (8005dec <HAL_RCC_OscConfig+0x4e8>)
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005ce4:	2b00      	cmp	r3, #0
 8005ce6:	d1f0      	bne.n	8005cca <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	69da      	ldr	r2, [r3, #28]
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	6a1b      	ldr	r3, [r3, #32]
 8005cf0:	431a      	orrs	r2, r3
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005cf6:	019b      	lsls	r3, r3, #6
 8005cf8:	431a      	orrs	r2, r3
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005cfe:	085b      	lsrs	r3, r3, #1
 8005d00:	3b01      	subs	r3, #1
 8005d02:	041b      	lsls	r3, r3, #16
 8005d04:	431a      	orrs	r2, r3
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d0a:	061b      	lsls	r3, r3, #24
 8005d0c:	4937      	ldr	r1, [pc, #220]	; (8005dec <HAL_RCC_OscConfig+0x4e8>)
 8005d0e:	4313      	orrs	r3, r2
 8005d10:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005d12:	4b37      	ldr	r3, [pc, #220]	; (8005df0 <HAL_RCC_OscConfig+0x4ec>)
 8005d14:	2201      	movs	r2, #1
 8005d16:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005d18:	f7fd fb72 	bl	8003400 <HAL_GetTick>
 8005d1c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005d1e:	e008      	b.n	8005d32 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005d20:	f7fd fb6e 	bl	8003400 <HAL_GetTick>
 8005d24:	4602      	mov	r2, r0
 8005d26:	693b      	ldr	r3, [r7, #16]
 8005d28:	1ad3      	subs	r3, r2, r3
 8005d2a:	2b02      	cmp	r3, #2
 8005d2c:	d901      	bls.n	8005d32 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8005d2e:	2303      	movs	r3, #3
 8005d30:	e056      	b.n	8005de0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005d32:	4b2e      	ldr	r3, [pc, #184]	; (8005dec <HAL_RCC_OscConfig+0x4e8>)
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005d3a:	2b00      	cmp	r3, #0
 8005d3c:	d0f0      	beq.n	8005d20 <HAL_RCC_OscConfig+0x41c>
 8005d3e:	e04e      	b.n	8005dde <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005d40:	4b2b      	ldr	r3, [pc, #172]	; (8005df0 <HAL_RCC_OscConfig+0x4ec>)
 8005d42:	2200      	movs	r2, #0
 8005d44:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005d46:	f7fd fb5b 	bl	8003400 <HAL_GetTick>
 8005d4a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005d4c:	e008      	b.n	8005d60 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005d4e:	f7fd fb57 	bl	8003400 <HAL_GetTick>
 8005d52:	4602      	mov	r2, r0
 8005d54:	693b      	ldr	r3, [r7, #16]
 8005d56:	1ad3      	subs	r3, r2, r3
 8005d58:	2b02      	cmp	r3, #2
 8005d5a:	d901      	bls.n	8005d60 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8005d5c:	2303      	movs	r3, #3
 8005d5e:	e03f      	b.n	8005de0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005d60:	4b22      	ldr	r3, [pc, #136]	; (8005dec <HAL_RCC_OscConfig+0x4e8>)
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005d68:	2b00      	cmp	r3, #0
 8005d6a:	d1f0      	bne.n	8005d4e <HAL_RCC_OscConfig+0x44a>
 8005d6c:	e037      	b.n	8005dde <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	699b      	ldr	r3, [r3, #24]
 8005d72:	2b01      	cmp	r3, #1
 8005d74:	d101      	bne.n	8005d7a <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8005d76:	2301      	movs	r3, #1
 8005d78:	e032      	b.n	8005de0 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005d7a:	4b1c      	ldr	r3, [pc, #112]	; (8005dec <HAL_RCC_OscConfig+0x4e8>)
 8005d7c:	685b      	ldr	r3, [r3, #4]
 8005d7e:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	699b      	ldr	r3, [r3, #24]
 8005d84:	2b01      	cmp	r3, #1
 8005d86:	d028      	beq.n	8005dda <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005d88:	68fb      	ldr	r3, [r7, #12]
 8005d8a:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005d92:	429a      	cmp	r2, r3
 8005d94:	d121      	bne.n	8005dda <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005d96:	68fb      	ldr	r3, [r7, #12]
 8005d98:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005da0:	429a      	cmp	r2, r3
 8005da2:	d11a      	bne.n	8005dda <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005da4:	68fa      	ldr	r2, [r7, #12]
 8005da6:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8005daa:	4013      	ands	r3, r2
 8005dac:	687a      	ldr	r2, [r7, #4]
 8005dae:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8005db0:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005db2:	4293      	cmp	r3, r2
 8005db4:	d111      	bne.n	8005dda <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005dc0:	085b      	lsrs	r3, r3, #1
 8005dc2:	3b01      	subs	r3, #1
 8005dc4:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005dc6:	429a      	cmp	r2, r3
 8005dc8:	d107      	bne.n	8005dda <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005dd4:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005dd6:	429a      	cmp	r2, r3
 8005dd8:	d001      	beq.n	8005dde <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 8005dda:	2301      	movs	r3, #1
 8005ddc:	e000      	b.n	8005de0 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8005dde:	2300      	movs	r3, #0
}
 8005de0:	4618      	mov	r0, r3
 8005de2:	3718      	adds	r7, #24
 8005de4:	46bd      	mov	sp, r7
 8005de6:	bd80      	pop	{r7, pc}
 8005de8:	40007000 	.word	0x40007000
 8005dec:	40023800 	.word	0x40023800
 8005df0:	42470060 	.word	0x42470060

08005df4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005df4:	b580      	push	{r7, lr}
 8005df6:	b084      	sub	sp, #16
 8005df8:	af00      	add	r7, sp, #0
 8005dfa:	6078      	str	r0, [r7, #4]
 8005dfc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	2b00      	cmp	r3, #0
 8005e02:	d101      	bne.n	8005e08 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005e04:	2301      	movs	r3, #1
 8005e06:	e0cc      	b.n	8005fa2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005e08:	4b68      	ldr	r3, [pc, #416]	; (8005fac <HAL_RCC_ClockConfig+0x1b8>)
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	f003 0307 	and.w	r3, r3, #7
 8005e10:	683a      	ldr	r2, [r7, #0]
 8005e12:	429a      	cmp	r2, r3
 8005e14:	d90c      	bls.n	8005e30 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005e16:	4b65      	ldr	r3, [pc, #404]	; (8005fac <HAL_RCC_ClockConfig+0x1b8>)
 8005e18:	683a      	ldr	r2, [r7, #0]
 8005e1a:	b2d2      	uxtb	r2, r2
 8005e1c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005e1e:	4b63      	ldr	r3, [pc, #396]	; (8005fac <HAL_RCC_ClockConfig+0x1b8>)
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	f003 0307 	and.w	r3, r3, #7
 8005e26:	683a      	ldr	r2, [r7, #0]
 8005e28:	429a      	cmp	r2, r3
 8005e2a:	d001      	beq.n	8005e30 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005e2c:	2301      	movs	r3, #1
 8005e2e:	e0b8      	b.n	8005fa2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	f003 0302 	and.w	r3, r3, #2
 8005e38:	2b00      	cmp	r3, #0
 8005e3a:	d020      	beq.n	8005e7e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	f003 0304 	and.w	r3, r3, #4
 8005e44:	2b00      	cmp	r3, #0
 8005e46:	d005      	beq.n	8005e54 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005e48:	4b59      	ldr	r3, [pc, #356]	; (8005fb0 <HAL_RCC_ClockConfig+0x1bc>)
 8005e4a:	689b      	ldr	r3, [r3, #8]
 8005e4c:	4a58      	ldr	r2, [pc, #352]	; (8005fb0 <HAL_RCC_ClockConfig+0x1bc>)
 8005e4e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8005e52:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	f003 0308 	and.w	r3, r3, #8
 8005e5c:	2b00      	cmp	r3, #0
 8005e5e:	d005      	beq.n	8005e6c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005e60:	4b53      	ldr	r3, [pc, #332]	; (8005fb0 <HAL_RCC_ClockConfig+0x1bc>)
 8005e62:	689b      	ldr	r3, [r3, #8]
 8005e64:	4a52      	ldr	r2, [pc, #328]	; (8005fb0 <HAL_RCC_ClockConfig+0x1bc>)
 8005e66:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8005e6a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005e6c:	4b50      	ldr	r3, [pc, #320]	; (8005fb0 <HAL_RCC_ClockConfig+0x1bc>)
 8005e6e:	689b      	ldr	r3, [r3, #8]
 8005e70:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	689b      	ldr	r3, [r3, #8]
 8005e78:	494d      	ldr	r1, [pc, #308]	; (8005fb0 <HAL_RCC_ClockConfig+0x1bc>)
 8005e7a:	4313      	orrs	r3, r2
 8005e7c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	f003 0301 	and.w	r3, r3, #1
 8005e86:	2b00      	cmp	r3, #0
 8005e88:	d044      	beq.n	8005f14 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	685b      	ldr	r3, [r3, #4]
 8005e8e:	2b01      	cmp	r3, #1
 8005e90:	d107      	bne.n	8005ea2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005e92:	4b47      	ldr	r3, [pc, #284]	; (8005fb0 <HAL_RCC_ClockConfig+0x1bc>)
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005e9a:	2b00      	cmp	r3, #0
 8005e9c:	d119      	bne.n	8005ed2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005e9e:	2301      	movs	r3, #1
 8005ea0:	e07f      	b.n	8005fa2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	685b      	ldr	r3, [r3, #4]
 8005ea6:	2b02      	cmp	r3, #2
 8005ea8:	d003      	beq.n	8005eb2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005eae:	2b03      	cmp	r3, #3
 8005eb0:	d107      	bne.n	8005ec2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005eb2:	4b3f      	ldr	r3, [pc, #252]	; (8005fb0 <HAL_RCC_ClockConfig+0x1bc>)
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005eba:	2b00      	cmp	r3, #0
 8005ebc:	d109      	bne.n	8005ed2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005ebe:	2301      	movs	r3, #1
 8005ec0:	e06f      	b.n	8005fa2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005ec2:	4b3b      	ldr	r3, [pc, #236]	; (8005fb0 <HAL_RCC_ClockConfig+0x1bc>)
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	f003 0302 	and.w	r3, r3, #2
 8005eca:	2b00      	cmp	r3, #0
 8005ecc:	d101      	bne.n	8005ed2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005ece:	2301      	movs	r3, #1
 8005ed0:	e067      	b.n	8005fa2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005ed2:	4b37      	ldr	r3, [pc, #220]	; (8005fb0 <HAL_RCC_ClockConfig+0x1bc>)
 8005ed4:	689b      	ldr	r3, [r3, #8]
 8005ed6:	f023 0203 	bic.w	r2, r3, #3
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	685b      	ldr	r3, [r3, #4]
 8005ede:	4934      	ldr	r1, [pc, #208]	; (8005fb0 <HAL_RCC_ClockConfig+0x1bc>)
 8005ee0:	4313      	orrs	r3, r2
 8005ee2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005ee4:	f7fd fa8c 	bl	8003400 <HAL_GetTick>
 8005ee8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005eea:	e00a      	b.n	8005f02 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005eec:	f7fd fa88 	bl	8003400 <HAL_GetTick>
 8005ef0:	4602      	mov	r2, r0
 8005ef2:	68fb      	ldr	r3, [r7, #12]
 8005ef4:	1ad3      	subs	r3, r2, r3
 8005ef6:	f241 3288 	movw	r2, #5000	; 0x1388
 8005efa:	4293      	cmp	r3, r2
 8005efc:	d901      	bls.n	8005f02 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005efe:	2303      	movs	r3, #3
 8005f00:	e04f      	b.n	8005fa2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005f02:	4b2b      	ldr	r3, [pc, #172]	; (8005fb0 <HAL_RCC_ClockConfig+0x1bc>)
 8005f04:	689b      	ldr	r3, [r3, #8]
 8005f06:	f003 020c 	and.w	r2, r3, #12
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	685b      	ldr	r3, [r3, #4]
 8005f0e:	009b      	lsls	r3, r3, #2
 8005f10:	429a      	cmp	r2, r3
 8005f12:	d1eb      	bne.n	8005eec <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005f14:	4b25      	ldr	r3, [pc, #148]	; (8005fac <HAL_RCC_ClockConfig+0x1b8>)
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	f003 0307 	and.w	r3, r3, #7
 8005f1c:	683a      	ldr	r2, [r7, #0]
 8005f1e:	429a      	cmp	r2, r3
 8005f20:	d20c      	bcs.n	8005f3c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005f22:	4b22      	ldr	r3, [pc, #136]	; (8005fac <HAL_RCC_ClockConfig+0x1b8>)
 8005f24:	683a      	ldr	r2, [r7, #0]
 8005f26:	b2d2      	uxtb	r2, r2
 8005f28:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005f2a:	4b20      	ldr	r3, [pc, #128]	; (8005fac <HAL_RCC_ClockConfig+0x1b8>)
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	f003 0307 	and.w	r3, r3, #7
 8005f32:	683a      	ldr	r2, [r7, #0]
 8005f34:	429a      	cmp	r2, r3
 8005f36:	d001      	beq.n	8005f3c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005f38:	2301      	movs	r3, #1
 8005f3a:	e032      	b.n	8005fa2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	f003 0304 	and.w	r3, r3, #4
 8005f44:	2b00      	cmp	r3, #0
 8005f46:	d008      	beq.n	8005f5a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005f48:	4b19      	ldr	r3, [pc, #100]	; (8005fb0 <HAL_RCC_ClockConfig+0x1bc>)
 8005f4a:	689b      	ldr	r3, [r3, #8]
 8005f4c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	68db      	ldr	r3, [r3, #12]
 8005f54:	4916      	ldr	r1, [pc, #88]	; (8005fb0 <HAL_RCC_ClockConfig+0x1bc>)
 8005f56:	4313      	orrs	r3, r2
 8005f58:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	f003 0308 	and.w	r3, r3, #8
 8005f62:	2b00      	cmp	r3, #0
 8005f64:	d009      	beq.n	8005f7a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005f66:	4b12      	ldr	r3, [pc, #72]	; (8005fb0 <HAL_RCC_ClockConfig+0x1bc>)
 8005f68:	689b      	ldr	r3, [r3, #8]
 8005f6a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	691b      	ldr	r3, [r3, #16]
 8005f72:	00db      	lsls	r3, r3, #3
 8005f74:	490e      	ldr	r1, [pc, #56]	; (8005fb0 <HAL_RCC_ClockConfig+0x1bc>)
 8005f76:	4313      	orrs	r3, r2
 8005f78:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8005f7a:	f000 f821 	bl	8005fc0 <HAL_RCC_GetSysClockFreq>
 8005f7e:	4602      	mov	r2, r0
 8005f80:	4b0b      	ldr	r3, [pc, #44]	; (8005fb0 <HAL_RCC_ClockConfig+0x1bc>)
 8005f82:	689b      	ldr	r3, [r3, #8]
 8005f84:	091b      	lsrs	r3, r3, #4
 8005f86:	f003 030f 	and.w	r3, r3, #15
 8005f8a:	490a      	ldr	r1, [pc, #40]	; (8005fb4 <HAL_RCC_ClockConfig+0x1c0>)
 8005f8c:	5ccb      	ldrb	r3, [r1, r3]
 8005f8e:	fa22 f303 	lsr.w	r3, r2, r3
 8005f92:	4a09      	ldr	r2, [pc, #36]	; (8005fb8 <HAL_RCC_ClockConfig+0x1c4>)
 8005f94:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8005f96:	4b09      	ldr	r3, [pc, #36]	; (8005fbc <HAL_RCC_ClockConfig+0x1c8>)
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	4618      	mov	r0, r3
 8005f9c:	f7fd f9ec 	bl	8003378 <HAL_InitTick>

  return HAL_OK;
 8005fa0:	2300      	movs	r3, #0
}
 8005fa2:	4618      	mov	r0, r3
 8005fa4:	3710      	adds	r7, #16
 8005fa6:	46bd      	mov	sp, r7
 8005fa8:	bd80      	pop	{r7, pc}
 8005faa:	bf00      	nop
 8005fac:	40023c00 	.word	0x40023c00
 8005fb0:	40023800 	.word	0x40023800
 8005fb4:	0800b418 	.word	0x0800b418
 8005fb8:	20000000 	.word	0x20000000
 8005fbc:	20000004 	.word	0x20000004

08005fc0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005fc0:	b5b0      	push	{r4, r5, r7, lr}
 8005fc2:	b084      	sub	sp, #16
 8005fc4:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8005fc6:	2100      	movs	r1, #0
 8005fc8:	6079      	str	r1, [r7, #4]
 8005fca:	2100      	movs	r1, #0
 8005fcc:	60f9      	str	r1, [r7, #12]
 8005fce:	2100      	movs	r1, #0
 8005fd0:	6039      	str	r1, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8005fd2:	2100      	movs	r1, #0
 8005fd4:	60b9      	str	r1, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005fd6:	4952      	ldr	r1, [pc, #328]	; (8006120 <HAL_RCC_GetSysClockFreq+0x160>)
 8005fd8:	6889      	ldr	r1, [r1, #8]
 8005fda:	f001 010c 	and.w	r1, r1, #12
 8005fde:	2908      	cmp	r1, #8
 8005fe0:	d00d      	beq.n	8005ffe <HAL_RCC_GetSysClockFreq+0x3e>
 8005fe2:	2908      	cmp	r1, #8
 8005fe4:	f200 8094 	bhi.w	8006110 <HAL_RCC_GetSysClockFreq+0x150>
 8005fe8:	2900      	cmp	r1, #0
 8005fea:	d002      	beq.n	8005ff2 <HAL_RCC_GetSysClockFreq+0x32>
 8005fec:	2904      	cmp	r1, #4
 8005fee:	d003      	beq.n	8005ff8 <HAL_RCC_GetSysClockFreq+0x38>
 8005ff0:	e08e      	b.n	8006110 <HAL_RCC_GetSysClockFreq+0x150>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005ff2:	4b4c      	ldr	r3, [pc, #304]	; (8006124 <HAL_RCC_GetSysClockFreq+0x164>)
 8005ff4:	60bb      	str	r3, [r7, #8]
       break;
 8005ff6:	e08e      	b.n	8006116 <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005ff8:	4b4b      	ldr	r3, [pc, #300]	; (8006128 <HAL_RCC_GetSysClockFreq+0x168>)
 8005ffa:	60bb      	str	r3, [r7, #8]
      break;
 8005ffc:	e08b      	b.n	8006116 <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005ffe:	4948      	ldr	r1, [pc, #288]	; (8006120 <HAL_RCC_GetSysClockFreq+0x160>)
 8006000:	6849      	ldr	r1, [r1, #4]
 8006002:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 8006006:	6079      	str	r1, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006008:	4945      	ldr	r1, [pc, #276]	; (8006120 <HAL_RCC_GetSysClockFreq+0x160>)
 800600a:	6849      	ldr	r1, [r1, #4]
 800600c:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 8006010:	2900      	cmp	r1, #0
 8006012:	d024      	beq.n	800605e <HAL_RCC_GetSysClockFreq+0x9e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006014:	4942      	ldr	r1, [pc, #264]	; (8006120 <HAL_RCC_GetSysClockFreq+0x160>)
 8006016:	6849      	ldr	r1, [r1, #4]
 8006018:	0989      	lsrs	r1, r1, #6
 800601a:	4608      	mov	r0, r1
 800601c:	f04f 0100 	mov.w	r1, #0
 8006020:	f240 14ff 	movw	r4, #511	; 0x1ff
 8006024:	f04f 0500 	mov.w	r5, #0
 8006028:	ea00 0204 	and.w	r2, r0, r4
 800602c:	ea01 0305 	and.w	r3, r1, r5
 8006030:	493d      	ldr	r1, [pc, #244]	; (8006128 <HAL_RCC_GetSysClockFreq+0x168>)
 8006032:	fb01 f003 	mul.w	r0, r1, r3
 8006036:	2100      	movs	r1, #0
 8006038:	fb01 f102 	mul.w	r1, r1, r2
 800603c:	1844      	adds	r4, r0, r1
 800603e:	493a      	ldr	r1, [pc, #232]	; (8006128 <HAL_RCC_GetSysClockFreq+0x168>)
 8006040:	fba2 0101 	umull	r0, r1, r2, r1
 8006044:	1863      	adds	r3, r4, r1
 8006046:	4619      	mov	r1, r3
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	461a      	mov	r2, r3
 800604c:	f04f 0300 	mov.w	r3, #0
 8006050:	f7fa fe02 	bl	8000c58 <__aeabi_uldivmod>
 8006054:	4602      	mov	r2, r0
 8006056:	460b      	mov	r3, r1
 8006058:	4613      	mov	r3, r2
 800605a:	60fb      	str	r3, [r7, #12]
 800605c:	e04a      	b.n	80060f4 <HAL_RCC_GetSysClockFreq+0x134>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800605e:	4b30      	ldr	r3, [pc, #192]	; (8006120 <HAL_RCC_GetSysClockFreq+0x160>)
 8006060:	685b      	ldr	r3, [r3, #4]
 8006062:	099b      	lsrs	r3, r3, #6
 8006064:	461a      	mov	r2, r3
 8006066:	f04f 0300 	mov.w	r3, #0
 800606a:	f240 10ff 	movw	r0, #511	; 0x1ff
 800606e:	f04f 0100 	mov.w	r1, #0
 8006072:	ea02 0400 	and.w	r4, r2, r0
 8006076:	ea03 0501 	and.w	r5, r3, r1
 800607a:	4620      	mov	r0, r4
 800607c:	4629      	mov	r1, r5
 800607e:	f04f 0200 	mov.w	r2, #0
 8006082:	f04f 0300 	mov.w	r3, #0
 8006086:	014b      	lsls	r3, r1, #5
 8006088:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 800608c:	0142      	lsls	r2, r0, #5
 800608e:	4610      	mov	r0, r2
 8006090:	4619      	mov	r1, r3
 8006092:	1b00      	subs	r0, r0, r4
 8006094:	eb61 0105 	sbc.w	r1, r1, r5
 8006098:	f04f 0200 	mov.w	r2, #0
 800609c:	f04f 0300 	mov.w	r3, #0
 80060a0:	018b      	lsls	r3, r1, #6
 80060a2:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80060a6:	0182      	lsls	r2, r0, #6
 80060a8:	1a12      	subs	r2, r2, r0
 80060aa:	eb63 0301 	sbc.w	r3, r3, r1
 80060ae:	f04f 0000 	mov.w	r0, #0
 80060b2:	f04f 0100 	mov.w	r1, #0
 80060b6:	00d9      	lsls	r1, r3, #3
 80060b8:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80060bc:	00d0      	lsls	r0, r2, #3
 80060be:	4602      	mov	r2, r0
 80060c0:	460b      	mov	r3, r1
 80060c2:	1912      	adds	r2, r2, r4
 80060c4:	eb45 0303 	adc.w	r3, r5, r3
 80060c8:	f04f 0000 	mov.w	r0, #0
 80060cc:	f04f 0100 	mov.w	r1, #0
 80060d0:	0299      	lsls	r1, r3, #10
 80060d2:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 80060d6:	0290      	lsls	r0, r2, #10
 80060d8:	4602      	mov	r2, r0
 80060da:	460b      	mov	r3, r1
 80060dc:	4610      	mov	r0, r2
 80060de:	4619      	mov	r1, r3
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	461a      	mov	r2, r3
 80060e4:	f04f 0300 	mov.w	r3, #0
 80060e8:	f7fa fdb6 	bl	8000c58 <__aeabi_uldivmod>
 80060ec:	4602      	mov	r2, r0
 80060ee:	460b      	mov	r3, r1
 80060f0:	4613      	mov	r3, r2
 80060f2:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80060f4:	4b0a      	ldr	r3, [pc, #40]	; (8006120 <HAL_RCC_GetSysClockFreq+0x160>)
 80060f6:	685b      	ldr	r3, [r3, #4]
 80060f8:	0c1b      	lsrs	r3, r3, #16
 80060fa:	f003 0303 	and.w	r3, r3, #3
 80060fe:	3301      	adds	r3, #1
 8006100:	005b      	lsls	r3, r3, #1
 8006102:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8006104:	68fa      	ldr	r2, [r7, #12]
 8006106:	683b      	ldr	r3, [r7, #0]
 8006108:	fbb2 f3f3 	udiv	r3, r2, r3
 800610c:	60bb      	str	r3, [r7, #8]
      break;
 800610e:	e002      	b.n	8006116 <HAL_RCC_GetSysClockFreq+0x156>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006110:	4b04      	ldr	r3, [pc, #16]	; (8006124 <HAL_RCC_GetSysClockFreq+0x164>)
 8006112:	60bb      	str	r3, [r7, #8]
      break;
 8006114:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006116:	68bb      	ldr	r3, [r7, #8]
}
 8006118:	4618      	mov	r0, r3
 800611a:	3710      	adds	r7, #16
 800611c:	46bd      	mov	sp, r7
 800611e:	bdb0      	pop	{r4, r5, r7, pc}
 8006120:	40023800 	.word	0x40023800
 8006124:	00f42400 	.word	0x00f42400
 8006128:	017d7840 	.word	0x017d7840

0800612c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800612c:	b480      	push	{r7}
 800612e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006130:	4b03      	ldr	r3, [pc, #12]	; (8006140 <HAL_RCC_GetHCLKFreq+0x14>)
 8006132:	681b      	ldr	r3, [r3, #0]
}
 8006134:	4618      	mov	r0, r3
 8006136:	46bd      	mov	sp, r7
 8006138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800613c:	4770      	bx	lr
 800613e:	bf00      	nop
 8006140:	20000000 	.word	0x20000000

08006144 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006144:	b580      	push	{r7, lr}
 8006146:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8006148:	f7ff fff0 	bl	800612c <HAL_RCC_GetHCLKFreq>
 800614c:	4602      	mov	r2, r0
 800614e:	4b05      	ldr	r3, [pc, #20]	; (8006164 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006150:	689b      	ldr	r3, [r3, #8]
 8006152:	0a9b      	lsrs	r3, r3, #10
 8006154:	f003 0307 	and.w	r3, r3, #7
 8006158:	4903      	ldr	r1, [pc, #12]	; (8006168 <HAL_RCC_GetPCLK1Freq+0x24>)
 800615a:	5ccb      	ldrb	r3, [r1, r3]
 800615c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006160:	4618      	mov	r0, r3
 8006162:	bd80      	pop	{r7, pc}
 8006164:	40023800 	.word	0x40023800
 8006168:	0800b428 	.word	0x0800b428

0800616c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800616c:	b580      	push	{r7, lr}
 800616e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8006170:	f7ff ffdc 	bl	800612c <HAL_RCC_GetHCLKFreq>
 8006174:	4602      	mov	r2, r0
 8006176:	4b05      	ldr	r3, [pc, #20]	; (800618c <HAL_RCC_GetPCLK2Freq+0x20>)
 8006178:	689b      	ldr	r3, [r3, #8]
 800617a:	0b5b      	lsrs	r3, r3, #13
 800617c:	f003 0307 	and.w	r3, r3, #7
 8006180:	4903      	ldr	r1, [pc, #12]	; (8006190 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006182:	5ccb      	ldrb	r3, [r1, r3]
 8006184:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006188:	4618      	mov	r0, r3
 800618a:	bd80      	pop	{r7, pc}
 800618c:	40023800 	.word	0x40023800
 8006190:	0800b428 	.word	0x0800b428

08006194 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006194:	b580      	push	{r7, lr}
 8006196:	b082      	sub	sp, #8
 8006198:	af00      	add	r7, sp, #0
 800619a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	2b00      	cmp	r3, #0
 80061a0:	d101      	bne.n	80061a6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80061a2:	2301      	movs	r3, #1
 80061a4:	e041      	b.n	800622a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80061ac:	b2db      	uxtb	r3, r3
 80061ae:	2b00      	cmp	r3, #0
 80061b0:	d106      	bne.n	80061c0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	2200      	movs	r2, #0
 80061b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80061ba:	6878      	ldr	r0, [r7, #4]
 80061bc:	f7fc fe8a 	bl	8002ed4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	2202      	movs	r2, #2
 80061c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	681a      	ldr	r2, [r3, #0]
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	3304      	adds	r3, #4
 80061d0:	4619      	mov	r1, r3
 80061d2:	4610      	mov	r0, r2
 80061d4:	f000 fac0 	bl	8006758 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	2201      	movs	r2, #1
 80061dc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	2201      	movs	r2, #1
 80061e4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	2201      	movs	r2, #1
 80061ec:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	2201      	movs	r2, #1
 80061f4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	2201      	movs	r2, #1
 80061fc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	2201      	movs	r2, #1
 8006204:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	2201      	movs	r2, #1
 800620c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	2201      	movs	r2, #1
 8006214:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	2201      	movs	r2, #1
 800621c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	2201      	movs	r2, #1
 8006224:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006228:	2300      	movs	r3, #0
}
 800622a:	4618      	mov	r0, r3
 800622c:	3708      	adds	r7, #8
 800622e:	46bd      	mov	sp, r7
 8006230:	bd80      	pop	{r7, pc}

08006232 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006232:	b580      	push	{r7, lr}
 8006234:	b082      	sub	sp, #8
 8006236:	af00      	add	r7, sp, #0
 8006238:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	2b00      	cmp	r3, #0
 800623e:	d101      	bne.n	8006244 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006240:	2301      	movs	r3, #1
 8006242:	e041      	b.n	80062c8 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800624a:	b2db      	uxtb	r3, r3
 800624c:	2b00      	cmp	r3, #0
 800624e:	d106      	bne.n	800625e <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	2200      	movs	r2, #0
 8006254:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006258:	6878      	ldr	r0, [r7, #4]
 800625a:	f000 f839 	bl	80062d0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	2202      	movs	r2, #2
 8006262:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	681a      	ldr	r2, [r3, #0]
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	3304      	adds	r3, #4
 800626e:	4619      	mov	r1, r3
 8006270:	4610      	mov	r0, r2
 8006272:	f000 fa71 	bl	8006758 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	2201      	movs	r2, #1
 800627a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	2201      	movs	r2, #1
 8006282:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	2201      	movs	r2, #1
 800628a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	2201      	movs	r2, #1
 8006292:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	2201      	movs	r2, #1
 800629a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	2201      	movs	r2, #1
 80062a2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	2201      	movs	r2, #1
 80062aa:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	2201      	movs	r2, #1
 80062b2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	2201      	movs	r2, #1
 80062ba:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	2201      	movs	r2, #1
 80062c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80062c6:	2300      	movs	r3, #0
}
 80062c8:	4618      	mov	r0, r3
 80062ca:	3708      	adds	r7, #8
 80062cc:	46bd      	mov	sp, r7
 80062ce:	bd80      	pop	{r7, pc}

080062d0 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80062d0:	b480      	push	{r7}
 80062d2:	b083      	sub	sp, #12
 80062d4:	af00      	add	r7, sp, #0
 80062d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80062d8:	bf00      	nop
 80062da:	370c      	adds	r7, #12
 80062dc:	46bd      	mov	sp, r7
 80062de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062e2:	4770      	bx	lr

080062e4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80062e4:	b580      	push	{r7, lr}
 80062e6:	b084      	sub	sp, #16
 80062e8:	af00      	add	r7, sp, #0
 80062ea:	6078      	str	r0, [r7, #4]
 80062ec:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80062ee:	683b      	ldr	r3, [r7, #0]
 80062f0:	2b00      	cmp	r3, #0
 80062f2:	d109      	bne.n	8006308 <HAL_TIM_PWM_Start+0x24>
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80062fa:	b2db      	uxtb	r3, r3
 80062fc:	2b01      	cmp	r3, #1
 80062fe:	bf14      	ite	ne
 8006300:	2301      	movne	r3, #1
 8006302:	2300      	moveq	r3, #0
 8006304:	b2db      	uxtb	r3, r3
 8006306:	e022      	b.n	800634e <HAL_TIM_PWM_Start+0x6a>
 8006308:	683b      	ldr	r3, [r7, #0]
 800630a:	2b04      	cmp	r3, #4
 800630c:	d109      	bne.n	8006322 <HAL_TIM_PWM_Start+0x3e>
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8006314:	b2db      	uxtb	r3, r3
 8006316:	2b01      	cmp	r3, #1
 8006318:	bf14      	ite	ne
 800631a:	2301      	movne	r3, #1
 800631c:	2300      	moveq	r3, #0
 800631e:	b2db      	uxtb	r3, r3
 8006320:	e015      	b.n	800634e <HAL_TIM_PWM_Start+0x6a>
 8006322:	683b      	ldr	r3, [r7, #0]
 8006324:	2b08      	cmp	r3, #8
 8006326:	d109      	bne.n	800633c <HAL_TIM_PWM_Start+0x58>
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800632e:	b2db      	uxtb	r3, r3
 8006330:	2b01      	cmp	r3, #1
 8006332:	bf14      	ite	ne
 8006334:	2301      	movne	r3, #1
 8006336:	2300      	moveq	r3, #0
 8006338:	b2db      	uxtb	r3, r3
 800633a:	e008      	b.n	800634e <HAL_TIM_PWM_Start+0x6a>
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006342:	b2db      	uxtb	r3, r3
 8006344:	2b01      	cmp	r3, #1
 8006346:	bf14      	ite	ne
 8006348:	2301      	movne	r3, #1
 800634a:	2300      	moveq	r3, #0
 800634c:	b2db      	uxtb	r3, r3
 800634e:	2b00      	cmp	r3, #0
 8006350:	d001      	beq.n	8006356 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8006352:	2301      	movs	r3, #1
 8006354:	e068      	b.n	8006428 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006356:	683b      	ldr	r3, [r7, #0]
 8006358:	2b00      	cmp	r3, #0
 800635a:	d104      	bne.n	8006366 <HAL_TIM_PWM_Start+0x82>
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	2202      	movs	r2, #2
 8006360:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006364:	e013      	b.n	800638e <HAL_TIM_PWM_Start+0xaa>
 8006366:	683b      	ldr	r3, [r7, #0]
 8006368:	2b04      	cmp	r3, #4
 800636a:	d104      	bne.n	8006376 <HAL_TIM_PWM_Start+0x92>
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	2202      	movs	r2, #2
 8006370:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006374:	e00b      	b.n	800638e <HAL_TIM_PWM_Start+0xaa>
 8006376:	683b      	ldr	r3, [r7, #0]
 8006378:	2b08      	cmp	r3, #8
 800637a:	d104      	bne.n	8006386 <HAL_TIM_PWM_Start+0xa2>
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	2202      	movs	r2, #2
 8006380:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006384:	e003      	b.n	800638e <HAL_TIM_PWM_Start+0xaa>
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	2202      	movs	r2, #2
 800638a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	681b      	ldr	r3, [r3, #0]
 8006392:	2201      	movs	r2, #1
 8006394:	6839      	ldr	r1, [r7, #0]
 8006396:	4618      	mov	r0, r3
 8006398:	f000 fc84 	bl	8006ca4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	4a23      	ldr	r2, [pc, #140]	; (8006430 <HAL_TIM_PWM_Start+0x14c>)
 80063a2:	4293      	cmp	r3, r2
 80063a4:	d107      	bne.n	80063b6 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80063b4:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	4a1d      	ldr	r2, [pc, #116]	; (8006430 <HAL_TIM_PWM_Start+0x14c>)
 80063bc:	4293      	cmp	r3, r2
 80063be:	d018      	beq.n	80063f2 <HAL_TIM_PWM_Start+0x10e>
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80063c8:	d013      	beq.n	80063f2 <HAL_TIM_PWM_Start+0x10e>
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	4a19      	ldr	r2, [pc, #100]	; (8006434 <HAL_TIM_PWM_Start+0x150>)
 80063d0:	4293      	cmp	r3, r2
 80063d2:	d00e      	beq.n	80063f2 <HAL_TIM_PWM_Start+0x10e>
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	4a17      	ldr	r2, [pc, #92]	; (8006438 <HAL_TIM_PWM_Start+0x154>)
 80063da:	4293      	cmp	r3, r2
 80063dc:	d009      	beq.n	80063f2 <HAL_TIM_PWM_Start+0x10e>
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	4a16      	ldr	r2, [pc, #88]	; (800643c <HAL_TIM_PWM_Start+0x158>)
 80063e4:	4293      	cmp	r3, r2
 80063e6:	d004      	beq.n	80063f2 <HAL_TIM_PWM_Start+0x10e>
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	4a14      	ldr	r2, [pc, #80]	; (8006440 <HAL_TIM_PWM_Start+0x15c>)
 80063ee:	4293      	cmp	r3, r2
 80063f0:	d111      	bne.n	8006416 <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	689b      	ldr	r3, [r3, #8]
 80063f8:	f003 0307 	and.w	r3, r3, #7
 80063fc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80063fe:	68fb      	ldr	r3, [r7, #12]
 8006400:	2b06      	cmp	r3, #6
 8006402:	d010      	beq.n	8006426 <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	681a      	ldr	r2, [r3, #0]
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	f042 0201 	orr.w	r2, r2, #1
 8006412:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006414:	e007      	b.n	8006426 <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	681a      	ldr	r2, [r3, #0]
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	f042 0201 	orr.w	r2, r2, #1
 8006424:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006426:	2300      	movs	r3, #0
}
 8006428:	4618      	mov	r0, r3
 800642a:	3710      	adds	r7, #16
 800642c:	46bd      	mov	sp, r7
 800642e:	bd80      	pop	{r7, pc}
 8006430:	40010000 	.word	0x40010000
 8006434:	40000400 	.word	0x40000400
 8006438:	40000800 	.word	0x40000800
 800643c:	40000c00 	.word	0x40000c00
 8006440:	40014000 	.word	0x40014000

08006444 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006444:	b580      	push	{r7, lr}
 8006446:	b086      	sub	sp, #24
 8006448:	af00      	add	r7, sp, #0
 800644a:	60f8      	str	r0, [r7, #12]
 800644c:	60b9      	str	r1, [r7, #8]
 800644e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006450:	2300      	movs	r3, #0
 8006452:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006454:	68fb      	ldr	r3, [r7, #12]
 8006456:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800645a:	2b01      	cmp	r3, #1
 800645c:	d101      	bne.n	8006462 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800645e:	2302      	movs	r3, #2
 8006460:	e0ae      	b.n	80065c0 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8006462:	68fb      	ldr	r3, [r7, #12]
 8006464:	2201      	movs	r2, #1
 8006466:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	2b0c      	cmp	r3, #12
 800646e:	f200 809f 	bhi.w	80065b0 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8006472:	a201      	add	r2, pc, #4	; (adr r2, 8006478 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006474:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006478:	080064ad 	.word	0x080064ad
 800647c:	080065b1 	.word	0x080065b1
 8006480:	080065b1 	.word	0x080065b1
 8006484:	080065b1 	.word	0x080065b1
 8006488:	080064ed 	.word	0x080064ed
 800648c:	080065b1 	.word	0x080065b1
 8006490:	080065b1 	.word	0x080065b1
 8006494:	080065b1 	.word	0x080065b1
 8006498:	0800652f 	.word	0x0800652f
 800649c:	080065b1 	.word	0x080065b1
 80064a0:	080065b1 	.word	0x080065b1
 80064a4:	080065b1 	.word	0x080065b1
 80064a8:	0800656f 	.word	0x0800656f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80064ac:	68fb      	ldr	r3, [r7, #12]
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	68b9      	ldr	r1, [r7, #8]
 80064b2:	4618      	mov	r0, r3
 80064b4:	f000 f9d0 	bl	8006858 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80064b8:	68fb      	ldr	r3, [r7, #12]
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	699a      	ldr	r2, [r3, #24]
 80064be:	68fb      	ldr	r3, [r7, #12]
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	f042 0208 	orr.w	r2, r2, #8
 80064c6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80064c8:	68fb      	ldr	r3, [r7, #12]
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	699a      	ldr	r2, [r3, #24]
 80064ce:	68fb      	ldr	r3, [r7, #12]
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	f022 0204 	bic.w	r2, r2, #4
 80064d6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	6999      	ldr	r1, [r3, #24]
 80064de:	68bb      	ldr	r3, [r7, #8]
 80064e0:	691a      	ldr	r2, [r3, #16]
 80064e2:	68fb      	ldr	r3, [r7, #12]
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	430a      	orrs	r2, r1
 80064e8:	619a      	str	r2, [r3, #24]
      break;
 80064ea:	e064      	b.n	80065b6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80064ec:	68fb      	ldr	r3, [r7, #12]
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	68b9      	ldr	r1, [r7, #8]
 80064f2:	4618      	mov	r0, r3
 80064f4:	f000 fa16 	bl	8006924 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80064f8:	68fb      	ldr	r3, [r7, #12]
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	699a      	ldr	r2, [r3, #24]
 80064fe:	68fb      	ldr	r3, [r7, #12]
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006506:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006508:	68fb      	ldr	r3, [r7, #12]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	699a      	ldr	r2, [r3, #24]
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006516:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006518:	68fb      	ldr	r3, [r7, #12]
 800651a:	681b      	ldr	r3, [r3, #0]
 800651c:	6999      	ldr	r1, [r3, #24]
 800651e:	68bb      	ldr	r3, [r7, #8]
 8006520:	691b      	ldr	r3, [r3, #16]
 8006522:	021a      	lsls	r2, r3, #8
 8006524:	68fb      	ldr	r3, [r7, #12]
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	430a      	orrs	r2, r1
 800652a:	619a      	str	r2, [r3, #24]
      break;
 800652c:	e043      	b.n	80065b6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800652e:	68fb      	ldr	r3, [r7, #12]
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	68b9      	ldr	r1, [r7, #8]
 8006534:	4618      	mov	r0, r3
 8006536:	f000 fa61 	bl	80069fc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800653a:	68fb      	ldr	r3, [r7, #12]
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	69da      	ldr	r2, [r3, #28]
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	f042 0208 	orr.w	r2, r2, #8
 8006548:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800654a:	68fb      	ldr	r3, [r7, #12]
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	69da      	ldr	r2, [r3, #28]
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	f022 0204 	bic.w	r2, r2, #4
 8006558:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800655a:	68fb      	ldr	r3, [r7, #12]
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	69d9      	ldr	r1, [r3, #28]
 8006560:	68bb      	ldr	r3, [r7, #8]
 8006562:	691a      	ldr	r2, [r3, #16]
 8006564:	68fb      	ldr	r3, [r7, #12]
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	430a      	orrs	r2, r1
 800656a:	61da      	str	r2, [r3, #28]
      break;
 800656c:	e023      	b.n	80065b6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800656e:	68fb      	ldr	r3, [r7, #12]
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	68b9      	ldr	r1, [r7, #8]
 8006574:	4618      	mov	r0, r3
 8006576:	f000 faab 	bl	8006ad0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800657a:	68fb      	ldr	r3, [r7, #12]
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	69da      	ldr	r2, [r3, #28]
 8006580:	68fb      	ldr	r3, [r7, #12]
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006588:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800658a:	68fb      	ldr	r3, [r7, #12]
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	69da      	ldr	r2, [r3, #28]
 8006590:	68fb      	ldr	r3, [r7, #12]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006598:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800659a:	68fb      	ldr	r3, [r7, #12]
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	69d9      	ldr	r1, [r3, #28]
 80065a0:	68bb      	ldr	r3, [r7, #8]
 80065a2:	691b      	ldr	r3, [r3, #16]
 80065a4:	021a      	lsls	r2, r3, #8
 80065a6:	68fb      	ldr	r3, [r7, #12]
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	430a      	orrs	r2, r1
 80065ac:	61da      	str	r2, [r3, #28]
      break;
 80065ae:	e002      	b.n	80065b6 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80065b0:	2301      	movs	r3, #1
 80065b2:	75fb      	strb	r3, [r7, #23]
      break;
 80065b4:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	2200      	movs	r2, #0
 80065ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80065be:	7dfb      	ldrb	r3, [r7, #23]
}
 80065c0:	4618      	mov	r0, r3
 80065c2:	3718      	adds	r7, #24
 80065c4:	46bd      	mov	sp, r7
 80065c6:	bd80      	pop	{r7, pc}

080065c8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80065c8:	b580      	push	{r7, lr}
 80065ca:	b084      	sub	sp, #16
 80065cc:	af00      	add	r7, sp, #0
 80065ce:	6078      	str	r0, [r7, #4]
 80065d0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80065d2:	2300      	movs	r3, #0
 80065d4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80065dc:	2b01      	cmp	r3, #1
 80065de:	d101      	bne.n	80065e4 <HAL_TIM_ConfigClockSource+0x1c>
 80065e0:	2302      	movs	r3, #2
 80065e2:	e0b4      	b.n	800674e <HAL_TIM_ConfigClockSource+0x186>
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	2201      	movs	r2, #1
 80065e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	2202      	movs	r2, #2
 80065f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	689b      	ldr	r3, [r3, #8]
 80065fa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80065fc:	68bb      	ldr	r3, [r7, #8]
 80065fe:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8006602:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006604:	68bb      	ldr	r3, [r7, #8]
 8006606:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800660a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	68ba      	ldr	r2, [r7, #8]
 8006612:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006614:	683b      	ldr	r3, [r7, #0]
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800661c:	d03e      	beq.n	800669c <HAL_TIM_ConfigClockSource+0xd4>
 800661e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006622:	f200 8087 	bhi.w	8006734 <HAL_TIM_ConfigClockSource+0x16c>
 8006626:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800662a:	f000 8086 	beq.w	800673a <HAL_TIM_ConfigClockSource+0x172>
 800662e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006632:	d87f      	bhi.n	8006734 <HAL_TIM_ConfigClockSource+0x16c>
 8006634:	2b70      	cmp	r3, #112	; 0x70
 8006636:	d01a      	beq.n	800666e <HAL_TIM_ConfigClockSource+0xa6>
 8006638:	2b70      	cmp	r3, #112	; 0x70
 800663a:	d87b      	bhi.n	8006734 <HAL_TIM_ConfigClockSource+0x16c>
 800663c:	2b60      	cmp	r3, #96	; 0x60
 800663e:	d050      	beq.n	80066e2 <HAL_TIM_ConfigClockSource+0x11a>
 8006640:	2b60      	cmp	r3, #96	; 0x60
 8006642:	d877      	bhi.n	8006734 <HAL_TIM_ConfigClockSource+0x16c>
 8006644:	2b50      	cmp	r3, #80	; 0x50
 8006646:	d03c      	beq.n	80066c2 <HAL_TIM_ConfigClockSource+0xfa>
 8006648:	2b50      	cmp	r3, #80	; 0x50
 800664a:	d873      	bhi.n	8006734 <HAL_TIM_ConfigClockSource+0x16c>
 800664c:	2b40      	cmp	r3, #64	; 0x40
 800664e:	d058      	beq.n	8006702 <HAL_TIM_ConfigClockSource+0x13a>
 8006650:	2b40      	cmp	r3, #64	; 0x40
 8006652:	d86f      	bhi.n	8006734 <HAL_TIM_ConfigClockSource+0x16c>
 8006654:	2b30      	cmp	r3, #48	; 0x30
 8006656:	d064      	beq.n	8006722 <HAL_TIM_ConfigClockSource+0x15a>
 8006658:	2b30      	cmp	r3, #48	; 0x30
 800665a:	d86b      	bhi.n	8006734 <HAL_TIM_ConfigClockSource+0x16c>
 800665c:	2b20      	cmp	r3, #32
 800665e:	d060      	beq.n	8006722 <HAL_TIM_ConfigClockSource+0x15a>
 8006660:	2b20      	cmp	r3, #32
 8006662:	d867      	bhi.n	8006734 <HAL_TIM_ConfigClockSource+0x16c>
 8006664:	2b00      	cmp	r3, #0
 8006666:	d05c      	beq.n	8006722 <HAL_TIM_ConfigClockSource+0x15a>
 8006668:	2b10      	cmp	r3, #16
 800666a:	d05a      	beq.n	8006722 <HAL_TIM_ConfigClockSource+0x15a>
 800666c:	e062      	b.n	8006734 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	6818      	ldr	r0, [r3, #0]
 8006672:	683b      	ldr	r3, [r7, #0]
 8006674:	6899      	ldr	r1, [r3, #8]
 8006676:	683b      	ldr	r3, [r7, #0]
 8006678:	685a      	ldr	r2, [r3, #4]
 800667a:	683b      	ldr	r3, [r7, #0]
 800667c:	68db      	ldr	r3, [r3, #12]
 800667e:	f000 faf1 	bl	8006c64 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	689b      	ldr	r3, [r3, #8]
 8006688:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800668a:	68bb      	ldr	r3, [r7, #8]
 800668c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006690:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	68ba      	ldr	r2, [r7, #8]
 8006698:	609a      	str	r2, [r3, #8]
      break;
 800669a:	e04f      	b.n	800673c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	6818      	ldr	r0, [r3, #0]
 80066a0:	683b      	ldr	r3, [r7, #0]
 80066a2:	6899      	ldr	r1, [r3, #8]
 80066a4:	683b      	ldr	r3, [r7, #0]
 80066a6:	685a      	ldr	r2, [r3, #4]
 80066a8:	683b      	ldr	r3, [r7, #0]
 80066aa:	68db      	ldr	r3, [r3, #12]
 80066ac:	f000 fada 	bl	8006c64 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	689a      	ldr	r2, [r3, #8]
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80066be:	609a      	str	r2, [r3, #8]
      break;
 80066c0:	e03c      	b.n	800673c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	6818      	ldr	r0, [r3, #0]
 80066c6:	683b      	ldr	r3, [r7, #0]
 80066c8:	6859      	ldr	r1, [r3, #4]
 80066ca:	683b      	ldr	r3, [r7, #0]
 80066cc:	68db      	ldr	r3, [r3, #12]
 80066ce:	461a      	mov	r2, r3
 80066d0:	f000 fa4e 	bl	8006b70 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	2150      	movs	r1, #80	; 0x50
 80066da:	4618      	mov	r0, r3
 80066dc:	f000 faa7 	bl	8006c2e <TIM_ITRx_SetConfig>
      break;
 80066e0:	e02c      	b.n	800673c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	6818      	ldr	r0, [r3, #0]
 80066e6:	683b      	ldr	r3, [r7, #0]
 80066e8:	6859      	ldr	r1, [r3, #4]
 80066ea:	683b      	ldr	r3, [r7, #0]
 80066ec:	68db      	ldr	r3, [r3, #12]
 80066ee:	461a      	mov	r2, r3
 80066f0:	f000 fa6d 	bl	8006bce <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	2160      	movs	r1, #96	; 0x60
 80066fa:	4618      	mov	r0, r3
 80066fc:	f000 fa97 	bl	8006c2e <TIM_ITRx_SetConfig>
      break;
 8006700:	e01c      	b.n	800673c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	6818      	ldr	r0, [r3, #0]
 8006706:	683b      	ldr	r3, [r7, #0]
 8006708:	6859      	ldr	r1, [r3, #4]
 800670a:	683b      	ldr	r3, [r7, #0]
 800670c:	68db      	ldr	r3, [r3, #12]
 800670e:	461a      	mov	r2, r3
 8006710:	f000 fa2e 	bl	8006b70 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	2140      	movs	r1, #64	; 0x40
 800671a:	4618      	mov	r0, r3
 800671c:	f000 fa87 	bl	8006c2e <TIM_ITRx_SetConfig>
      break;
 8006720:	e00c      	b.n	800673c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	681a      	ldr	r2, [r3, #0]
 8006726:	683b      	ldr	r3, [r7, #0]
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	4619      	mov	r1, r3
 800672c:	4610      	mov	r0, r2
 800672e:	f000 fa7e 	bl	8006c2e <TIM_ITRx_SetConfig>
      break;
 8006732:	e003      	b.n	800673c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8006734:	2301      	movs	r3, #1
 8006736:	73fb      	strb	r3, [r7, #15]
      break;
 8006738:	e000      	b.n	800673c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800673a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	2201      	movs	r2, #1
 8006740:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	2200      	movs	r2, #0
 8006748:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800674c:	7bfb      	ldrb	r3, [r7, #15]
}
 800674e:	4618      	mov	r0, r3
 8006750:	3710      	adds	r7, #16
 8006752:	46bd      	mov	sp, r7
 8006754:	bd80      	pop	{r7, pc}
	...

08006758 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006758:	b480      	push	{r7}
 800675a:	b085      	sub	sp, #20
 800675c:	af00      	add	r7, sp, #0
 800675e:	6078      	str	r0, [r7, #4]
 8006760:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	4a34      	ldr	r2, [pc, #208]	; (800683c <TIM_Base_SetConfig+0xe4>)
 800676c:	4293      	cmp	r3, r2
 800676e:	d00f      	beq.n	8006790 <TIM_Base_SetConfig+0x38>
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006776:	d00b      	beq.n	8006790 <TIM_Base_SetConfig+0x38>
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	4a31      	ldr	r2, [pc, #196]	; (8006840 <TIM_Base_SetConfig+0xe8>)
 800677c:	4293      	cmp	r3, r2
 800677e:	d007      	beq.n	8006790 <TIM_Base_SetConfig+0x38>
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	4a30      	ldr	r2, [pc, #192]	; (8006844 <TIM_Base_SetConfig+0xec>)
 8006784:	4293      	cmp	r3, r2
 8006786:	d003      	beq.n	8006790 <TIM_Base_SetConfig+0x38>
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	4a2f      	ldr	r2, [pc, #188]	; (8006848 <TIM_Base_SetConfig+0xf0>)
 800678c:	4293      	cmp	r3, r2
 800678e:	d108      	bne.n	80067a2 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006790:	68fb      	ldr	r3, [r7, #12]
 8006792:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006796:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006798:	683b      	ldr	r3, [r7, #0]
 800679a:	685b      	ldr	r3, [r3, #4]
 800679c:	68fa      	ldr	r2, [r7, #12]
 800679e:	4313      	orrs	r3, r2
 80067a0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	4a25      	ldr	r2, [pc, #148]	; (800683c <TIM_Base_SetConfig+0xe4>)
 80067a6:	4293      	cmp	r3, r2
 80067a8:	d01b      	beq.n	80067e2 <TIM_Base_SetConfig+0x8a>
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80067b0:	d017      	beq.n	80067e2 <TIM_Base_SetConfig+0x8a>
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	4a22      	ldr	r2, [pc, #136]	; (8006840 <TIM_Base_SetConfig+0xe8>)
 80067b6:	4293      	cmp	r3, r2
 80067b8:	d013      	beq.n	80067e2 <TIM_Base_SetConfig+0x8a>
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	4a21      	ldr	r2, [pc, #132]	; (8006844 <TIM_Base_SetConfig+0xec>)
 80067be:	4293      	cmp	r3, r2
 80067c0:	d00f      	beq.n	80067e2 <TIM_Base_SetConfig+0x8a>
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	4a20      	ldr	r2, [pc, #128]	; (8006848 <TIM_Base_SetConfig+0xf0>)
 80067c6:	4293      	cmp	r3, r2
 80067c8:	d00b      	beq.n	80067e2 <TIM_Base_SetConfig+0x8a>
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	4a1f      	ldr	r2, [pc, #124]	; (800684c <TIM_Base_SetConfig+0xf4>)
 80067ce:	4293      	cmp	r3, r2
 80067d0:	d007      	beq.n	80067e2 <TIM_Base_SetConfig+0x8a>
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	4a1e      	ldr	r2, [pc, #120]	; (8006850 <TIM_Base_SetConfig+0xf8>)
 80067d6:	4293      	cmp	r3, r2
 80067d8:	d003      	beq.n	80067e2 <TIM_Base_SetConfig+0x8a>
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	4a1d      	ldr	r2, [pc, #116]	; (8006854 <TIM_Base_SetConfig+0xfc>)
 80067de:	4293      	cmp	r3, r2
 80067e0:	d108      	bne.n	80067f4 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80067e2:	68fb      	ldr	r3, [r7, #12]
 80067e4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80067e8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80067ea:	683b      	ldr	r3, [r7, #0]
 80067ec:	68db      	ldr	r3, [r3, #12]
 80067ee:	68fa      	ldr	r2, [r7, #12]
 80067f0:	4313      	orrs	r3, r2
 80067f2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80067f4:	68fb      	ldr	r3, [r7, #12]
 80067f6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80067fa:	683b      	ldr	r3, [r7, #0]
 80067fc:	695b      	ldr	r3, [r3, #20]
 80067fe:	4313      	orrs	r3, r2
 8006800:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	68fa      	ldr	r2, [r7, #12]
 8006806:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006808:	683b      	ldr	r3, [r7, #0]
 800680a:	689a      	ldr	r2, [r3, #8]
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006810:	683b      	ldr	r3, [r7, #0]
 8006812:	681a      	ldr	r2, [r3, #0]
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	4a08      	ldr	r2, [pc, #32]	; (800683c <TIM_Base_SetConfig+0xe4>)
 800681c:	4293      	cmp	r3, r2
 800681e:	d103      	bne.n	8006828 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006820:	683b      	ldr	r3, [r7, #0]
 8006822:	691a      	ldr	r2, [r3, #16]
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	2201      	movs	r2, #1
 800682c:	615a      	str	r2, [r3, #20]
}
 800682e:	bf00      	nop
 8006830:	3714      	adds	r7, #20
 8006832:	46bd      	mov	sp, r7
 8006834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006838:	4770      	bx	lr
 800683a:	bf00      	nop
 800683c:	40010000 	.word	0x40010000
 8006840:	40000400 	.word	0x40000400
 8006844:	40000800 	.word	0x40000800
 8006848:	40000c00 	.word	0x40000c00
 800684c:	40014000 	.word	0x40014000
 8006850:	40014400 	.word	0x40014400
 8006854:	40014800 	.word	0x40014800

08006858 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006858:	b480      	push	{r7}
 800685a:	b087      	sub	sp, #28
 800685c:	af00      	add	r7, sp, #0
 800685e:	6078      	str	r0, [r7, #4]
 8006860:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	6a1b      	ldr	r3, [r3, #32]
 8006866:	f023 0201 	bic.w	r2, r3, #1
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	6a1b      	ldr	r3, [r3, #32]
 8006872:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	685b      	ldr	r3, [r3, #4]
 8006878:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	699b      	ldr	r3, [r3, #24]
 800687e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006880:	68fb      	ldr	r3, [r7, #12]
 8006882:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006886:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006888:	68fb      	ldr	r3, [r7, #12]
 800688a:	f023 0303 	bic.w	r3, r3, #3
 800688e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006890:	683b      	ldr	r3, [r7, #0]
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	68fa      	ldr	r2, [r7, #12]
 8006896:	4313      	orrs	r3, r2
 8006898:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800689a:	697b      	ldr	r3, [r7, #20]
 800689c:	f023 0302 	bic.w	r3, r3, #2
 80068a0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80068a2:	683b      	ldr	r3, [r7, #0]
 80068a4:	689b      	ldr	r3, [r3, #8]
 80068a6:	697a      	ldr	r2, [r7, #20]
 80068a8:	4313      	orrs	r3, r2
 80068aa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	4a1c      	ldr	r2, [pc, #112]	; (8006920 <TIM_OC1_SetConfig+0xc8>)
 80068b0:	4293      	cmp	r3, r2
 80068b2:	d10c      	bne.n	80068ce <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80068b4:	697b      	ldr	r3, [r7, #20]
 80068b6:	f023 0308 	bic.w	r3, r3, #8
 80068ba:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80068bc:	683b      	ldr	r3, [r7, #0]
 80068be:	68db      	ldr	r3, [r3, #12]
 80068c0:	697a      	ldr	r2, [r7, #20]
 80068c2:	4313      	orrs	r3, r2
 80068c4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80068c6:	697b      	ldr	r3, [r7, #20]
 80068c8:	f023 0304 	bic.w	r3, r3, #4
 80068cc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	4a13      	ldr	r2, [pc, #76]	; (8006920 <TIM_OC1_SetConfig+0xc8>)
 80068d2:	4293      	cmp	r3, r2
 80068d4:	d111      	bne.n	80068fa <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80068d6:	693b      	ldr	r3, [r7, #16]
 80068d8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80068dc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80068de:	693b      	ldr	r3, [r7, #16]
 80068e0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80068e4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80068e6:	683b      	ldr	r3, [r7, #0]
 80068e8:	695b      	ldr	r3, [r3, #20]
 80068ea:	693a      	ldr	r2, [r7, #16]
 80068ec:	4313      	orrs	r3, r2
 80068ee:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80068f0:	683b      	ldr	r3, [r7, #0]
 80068f2:	699b      	ldr	r3, [r3, #24]
 80068f4:	693a      	ldr	r2, [r7, #16]
 80068f6:	4313      	orrs	r3, r2
 80068f8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	693a      	ldr	r2, [r7, #16]
 80068fe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	68fa      	ldr	r2, [r7, #12]
 8006904:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006906:	683b      	ldr	r3, [r7, #0]
 8006908:	685a      	ldr	r2, [r3, #4]
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	697a      	ldr	r2, [r7, #20]
 8006912:	621a      	str	r2, [r3, #32]
}
 8006914:	bf00      	nop
 8006916:	371c      	adds	r7, #28
 8006918:	46bd      	mov	sp, r7
 800691a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800691e:	4770      	bx	lr
 8006920:	40010000 	.word	0x40010000

08006924 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006924:	b480      	push	{r7}
 8006926:	b087      	sub	sp, #28
 8006928:	af00      	add	r7, sp, #0
 800692a:	6078      	str	r0, [r7, #4]
 800692c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	6a1b      	ldr	r3, [r3, #32]
 8006932:	f023 0210 	bic.w	r2, r3, #16
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	6a1b      	ldr	r3, [r3, #32]
 800693e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	685b      	ldr	r3, [r3, #4]
 8006944:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	699b      	ldr	r3, [r3, #24]
 800694a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800694c:	68fb      	ldr	r3, [r7, #12]
 800694e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006952:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006954:	68fb      	ldr	r3, [r7, #12]
 8006956:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800695a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800695c:	683b      	ldr	r3, [r7, #0]
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	021b      	lsls	r3, r3, #8
 8006962:	68fa      	ldr	r2, [r7, #12]
 8006964:	4313      	orrs	r3, r2
 8006966:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006968:	697b      	ldr	r3, [r7, #20]
 800696a:	f023 0320 	bic.w	r3, r3, #32
 800696e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006970:	683b      	ldr	r3, [r7, #0]
 8006972:	689b      	ldr	r3, [r3, #8]
 8006974:	011b      	lsls	r3, r3, #4
 8006976:	697a      	ldr	r2, [r7, #20]
 8006978:	4313      	orrs	r3, r2
 800697a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	4a1e      	ldr	r2, [pc, #120]	; (80069f8 <TIM_OC2_SetConfig+0xd4>)
 8006980:	4293      	cmp	r3, r2
 8006982:	d10d      	bne.n	80069a0 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006984:	697b      	ldr	r3, [r7, #20]
 8006986:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800698a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800698c:	683b      	ldr	r3, [r7, #0]
 800698e:	68db      	ldr	r3, [r3, #12]
 8006990:	011b      	lsls	r3, r3, #4
 8006992:	697a      	ldr	r2, [r7, #20]
 8006994:	4313      	orrs	r3, r2
 8006996:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006998:	697b      	ldr	r3, [r7, #20]
 800699a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800699e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	4a15      	ldr	r2, [pc, #84]	; (80069f8 <TIM_OC2_SetConfig+0xd4>)
 80069a4:	4293      	cmp	r3, r2
 80069a6:	d113      	bne.n	80069d0 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80069a8:	693b      	ldr	r3, [r7, #16]
 80069aa:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80069ae:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80069b0:	693b      	ldr	r3, [r7, #16]
 80069b2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80069b6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80069b8:	683b      	ldr	r3, [r7, #0]
 80069ba:	695b      	ldr	r3, [r3, #20]
 80069bc:	009b      	lsls	r3, r3, #2
 80069be:	693a      	ldr	r2, [r7, #16]
 80069c0:	4313      	orrs	r3, r2
 80069c2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80069c4:	683b      	ldr	r3, [r7, #0]
 80069c6:	699b      	ldr	r3, [r3, #24]
 80069c8:	009b      	lsls	r3, r3, #2
 80069ca:	693a      	ldr	r2, [r7, #16]
 80069cc:	4313      	orrs	r3, r2
 80069ce:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	693a      	ldr	r2, [r7, #16]
 80069d4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	68fa      	ldr	r2, [r7, #12]
 80069da:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80069dc:	683b      	ldr	r3, [r7, #0]
 80069de:	685a      	ldr	r2, [r3, #4]
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	697a      	ldr	r2, [r7, #20]
 80069e8:	621a      	str	r2, [r3, #32]
}
 80069ea:	bf00      	nop
 80069ec:	371c      	adds	r7, #28
 80069ee:	46bd      	mov	sp, r7
 80069f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069f4:	4770      	bx	lr
 80069f6:	bf00      	nop
 80069f8:	40010000 	.word	0x40010000

080069fc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80069fc:	b480      	push	{r7}
 80069fe:	b087      	sub	sp, #28
 8006a00:	af00      	add	r7, sp, #0
 8006a02:	6078      	str	r0, [r7, #4]
 8006a04:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	6a1b      	ldr	r3, [r3, #32]
 8006a0a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	6a1b      	ldr	r3, [r3, #32]
 8006a16:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	685b      	ldr	r3, [r3, #4]
 8006a1c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	69db      	ldr	r3, [r3, #28]
 8006a22:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006a24:	68fb      	ldr	r3, [r7, #12]
 8006a26:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006a2a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006a2c:	68fb      	ldr	r3, [r7, #12]
 8006a2e:	f023 0303 	bic.w	r3, r3, #3
 8006a32:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006a34:	683b      	ldr	r3, [r7, #0]
 8006a36:	681b      	ldr	r3, [r3, #0]
 8006a38:	68fa      	ldr	r2, [r7, #12]
 8006a3a:	4313      	orrs	r3, r2
 8006a3c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006a3e:	697b      	ldr	r3, [r7, #20]
 8006a40:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006a44:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006a46:	683b      	ldr	r3, [r7, #0]
 8006a48:	689b      	ldr	r3, [r3, #8]
 8006a4a:	021b      	lsls	r3, r3, #8
 8006a4c:	697a      	ldr	r2, [r7, #20]
 8006a4e:	4313      	orrs	r3, r2
 8006a50:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	4a1d      	ldr	r2, [pc, #116]	; (8006acc <TIM_OC3_SetConfig+0xd0>)
 8006a56:	4293      	cmp	r3, r2
 8006a58:	d10d      	bne.n	8006a76 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006a5a:	697b      	ldr	r3, [r7, #20]
 8006a5c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006a60:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006a62:	683b      	ldr	r3, [r7, #0]
 8006a64:	68db      	ldr	r3, [r3, #12]
 8006a66:	021b      	lsls	r3, r3, #8
 8006a68:	697a      	ldr	r2, [r7, #20]
 8006a6a:	4313      	orrs	r3, r2
 8006a6c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006a6e:	697b      	ldr	r3, [r7, #20]
 8006a70:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006a74:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	4a14      	ldr	r2, [pc, #80]	; (8006acc <TIM_OC3_SetConfig+0xd0>)
 8006a7a:	4293      	cmp	r3, r2
 8006a7c:	d113      	bne.n	8006aa6 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006a7e:	693b      	ldr	r3, [r7, #16]
 8006a80:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006a84:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006a86:	693b      	ldr	r3, [r7, #16]
 8006a88:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006a8c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006a8e:	683b      	ldr	r3, [r7, #0]
 8006a90:	695b      	ldr	r3, [r3, #20]
 8006a92:	011b      	lsls	r3, r3, #4
 8006a94:	693a      	ldr	r2, [r7, #16]
 8006a96:	4313      	orrs	r3, r2
 8006a98:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006a9a:	683b      	ldr	r3, [r7, #0]
 8006a9c:	699b      	ldr	r3, [r3, #24]
 8006a9e:	011b      	lsls	r3, r3, #4
 8006aa0:	693a      	ldr	r2, [r7, #16]
 8006aa2:	4313      	orrs	r3, r2
 8006aa4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	693a      	ldr	r2, [r7, #16]
 8006aaa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	68fa      	ldr	r2, [r7, #12]
 8006ab0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006ab2:	683b      	ldr	r3, [r7, #0]
 8006ab4:	685a      	ldr	r2, [r3, #4]
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	697a      	ldr	r2, [r7, #20]
 8006abe:	621a      	str	r2, [r3, #32]
}
 8006ac0:	bf00      	nop
 8006ac2:	371c      	adds	r7, #28
 8006ac4:	46bd      	mov	sp, r7
 8006ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aca:	4770      	bx	lr
 8006acc:	40010000 	.word	0x40010000

08006ad0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006ad0:	b480      	push	{r7}
 8006ad2:	b087      	sub	sp, #28
 8006ad4:	af00      	add	r7, sp, #0
 8006ad6:	6078      	str	r0, [r7, #4]
 8006ad8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	6a1b      	ldr	r3, [r3, #32]
 8006ade:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	6a1b      	ldr	r3, [r3, #32]
 8006aea:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	685b      	ldr	r3, [r3, #4]
 8006af0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	69db      	ldr	r3, [r3, #28]
 8006af6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006af8:	68fb      	ldr	r3, [r7, #12]
 8006afa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006afe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006b00:	68fb      	ldr	r3, [r7, #12]
 8006b02:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006b06:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006b08:	683b      	ldr	r3, [r7, #0]
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	021b      	lsls	r3, r3, #8
 8006b0e:	68fa      	ldr	r2, [r7, #12]
 8006b10:	4313      	orrs	r3, r2
 8006b12:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006b14:	693b      	ldr	r3, [r7, #16]
 8006b16:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006b1a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006b1c:	683b      	ldr	r3, [r7, #0]
 8006b1e:	689b      	ldr	r3, [r3, #8]
 8006b20:	031b      	lsls	r3, r3, #12
 8006b22:	693a      	ldr	r2, [r7, #16]
 8006b24:	4313      	orrs	r3, r2
 8006b26:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	4a10      	ldr	r2, [pc, #64]	; (8006b6c <TIM_OC4_SetConfig+0x9c>)
 8006b2c:	4293      	cmp	r3, r2
 8006b2e:	d109      	bne.n	8006b44 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006b30:	697b      	ldr	r3, [r7, #20]
 8006b32:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006b36:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006b38:	683b      	ldr	r3, [r7, #0]
 8006b3a:	695b      	ldr	r3, [r3, #20]
 8006b3c:	019b      	lsls	r3, r3, #6
 8006b3e:	697a      	ldr	r2, [r7, #20]
 8006b40:	4313      	orrs	r3, r2
 8006b42:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	697a      	ldr	r2, [r7, #20]
 8006b48:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	68fa      	ldr	r2, [r7, #12]
 8006b4e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006b50:	683b      	ldr	r3, [r7, #0]
 8006b52:	685a      	ldr	r2, [r3, #4]
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	693a      	ldr	r2, [r7, #16]
 8006b5c:	621a      	str	r2, [r3, #32]
}
 8006b5e:	bf00      	nop
 8006b60:	371c      	adds	r7, #28
 8006b62:	46bd      	mov	sp, r7
 8006b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b68:	4770      	bx	lr
 8006b6a:	bf00      	nop
 8006b6c:	40010000 	.word	0x40010000

08006b70 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006b70:	b480      	push	{r7}
 8006b72:	b087      	sub	sp, #28
 8006b74:	af00      	add	r7, sp, #0
 8006b76:	60f8      	str	r0, [r7, #12]
 8006b78:	60b9      	str	r1, [r7, #8]
 8006b7a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006b7c:	68fb      	ldr	r3, [r7, #12]
 8006b7e:	6a1b      	ldr	r3, [r3, #32]
 8006b80:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006b82:	68fb      	ldr	r3, [r7, #12]
 8006b84:	6a1b      	ldr	r3, [r3, #32]
 8006b86:	f023 0201 	bic.w	r2, r3, #1
 8006b8a:	68fb      	ldr	r3, [r7, #12]
 8006b8c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006b8e:	68fb      	ldr	r3, [r7, #12]
 8006b90:	699b      	ldr	r3, [r3, #24]
 8006b92:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006b94:	693b      	ldr	r3, [r7, #16]
 8006b96:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006b9a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	011b      	lsls	r3, r3, #4
 8006ba0:	693a      	ldr	r2, [r7, #16]
 8006ba2:	4313      	orrs	r3, r2
 8006ba4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006ba6:	697b      	ldr	r3, [r7, #20]
 8006ba8:	f023 030a 	bic.w	r3, r3, #10
 8006bac:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006bae:	697a      	ldr	r2, [r7, #20]
 8006bb0:	68bb      	ldr	r3, [r7, #8]
 8006bb2:	4313      	orrs	r3, r2
 8006bb4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006bb6:	68fb      	ldr	r3, [r7, #12]
 8006bb8:	693a      	ldr	r2, [r7, #16]
 8006bba:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006bbc:	68fb      	ldr	r3, [r7, #12]
 8006bbe:	697a      	ldr	r2, [r7, #20]
 8006bc0:	621a      	str	r2, [r3, #32]
}
 8006bc2:	bf00      	nop
 8006bc4:	371c      	adds	r7, #28
 8006bc6:	46bd      	mov	sp, r7
 8006bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bcc:	4770      	bx	lr

08006bce <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006bce:	b480      	push	{r7}
 8006bd0:	b087      	sub	sp, #28
 8006bd2:	af00      	add	r7, sp, #0
 8006bd4:	60f8      	str	r0, [r7, #12]
 8006bd6:	60b9      	str	r1, [r7, #8]
 8006bd8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006bda:	68fb      	ldr	r3, [r7, #12]
 8006bdc:	6a1b      	ldr	r3, [r3, #32]
 8006bde:	f023 0210 	bic.w	r2, r3, #16
 8006be2:	68fb      	ldr	r3, [r7, #12]
 8006be4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006be6:	68fb      	ldr	r3, [r7, #12]
 8006be8:	699b      	ldr	r3, [r3, #24]
 8006bea:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006bec:	68fb      	ldr	r3, [r7, #12]
 8006bee:	6a1b      	ldr	r3, [r3, #32]
 8006bf0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006bf2:	697b      	ldr	r3, [r7, #20]
 8006bf4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006bf8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	031b      	lsls	r3, r3, #12
 8006bfe:	697a      	ldr	r2, [r7, #20]
 8006c00:	4313      	orrs	r3, r2
 8006c02:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006c04:	693b      	ldr	r3, [r7, #16]
 8006c06:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006c0a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006c0c:	68bb      	ldr	r3, [r7, #8]
 8006c0e:	011b      	lsls	r3, r3, #4
 8006c10:	693a      	ldr	r2, [r7, #16]
 8006c12:	4313      	orrs	r3, r2
 8006c14:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006c16:	68fb      	ldr	r3, [r7, #12]
 8006c18:	697a      	ldr	r2, [r7, #20]
 8006c1a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006c1c:	68fb      	ldr	r3, [r7, #12]
 8006c1e:	693a      	ldr	r2, [r7, #16]
 8006c20:	621a      	str	r2, [r3, #32]
}
 8006c22:	bf00      	nop
 8006c24:	371c      	adds	r7, #28
 8006c26:	46bd      	mov	sp, r7
 8006c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c2c:	4770      	bx	lr

08006c2e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006c2e:	b480      	push	{r7}
 8006c30:	b085      	sub	sp, #20
 8006c32:	af00      	add	r7, sp, #0
 8006c34:	6078      	str	r0, [r7, #4]
 8006c36:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	689b      	ldr	r3, [r3, #8]
 8006c3c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006c3e:	68fb      	ldr	r3, [r7, #12]
 8006c40:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006c44:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006c46:	683a      	ldr	r2, [r7, #0]
 8006c48:	68fb      	ldr	r3, [r7, #12]
 8006c4a:	4313      	orrs	r3, r2
 8006c4c:	f043 0307 	orr.w	r3, r3, #7
 8006c50:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	68fa      	ldr	r2, [r7, #12]
 8006c56:	609a      	str	r2, [r3, #8]
}
 8006c58:	bf00      	nop
 8006c5a:	3714      	adds	r7, #20
 8006c5c:	46bd      	mov	sp, r7
 8006c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c62:	4770      	bx	lr

08006c64 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006c64:	b480      	push	{r7}
 8006c66:	b087      	sub	sp, #28
 8006c68:	af00      	add	r7, sp, #0
 8006c6a:	60f8      	str	r0, [r7, #12]
 8006c6c:	60b9      	str	r1, [r7, #8]
 8006c6e:	607a      	str	r2, [r7, #4]
 8006c70:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006c72:	68fb      	ldr	r3, [r7, #12]
 8006c74:	689b      	ldr	r3, [r3, #8]
 8006c76:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006c78:	697b      	ldr	r3, [r7, #20]
 8006c7a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006c7e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006c80:	683b      	ldr	r3, [r7, #0]
 8006c82:	021a      	lsls	r2, r3, #8
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	431a      	orrs	r2, r3
 8006c88:	68bb      	ldr	r3, [r7, #8]
 8006c8a:	4313      	orrs	r3, r2
 8006c8c:	697a      	ldr	r2, [r7, #20]
 8006c8e:	4313      	orrs	r3, r2
 8006c90:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006c92:	68fb      	ldr	r3, [r7, #12]
 8006c94:	697a      	ldr	r2, [r7, #20]
 8006c96:	609a      	str	r2, [r3, #8]
}
 8006c98:	bf00      	nop
 8006c9a:	371c      	adds	r7, #28
 8006c9c:	46bd      	mov	sp, r7
 8006c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ca2:	4770      	bx	lr

08006ca4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006ca4:	b480      	push	{r7}
 8006ca6:	b087      	sub	sp, #28
 8006ca8:	af00      	add	r7, sp, #0
 8006caa:	60f8      	str	r0, [r7, #12]
 8006cac:	60b9      	str	r1, [r7, #8]
 8006cae:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006cb0:	68bb      	ldr	r3, [r7, #8]
 8006cb2:	f003 031f 	and.w	r3, r3, #31
 8006cb6:	2201      	movs	r2, #1
 8006cb8:	fa02 f303 	lsl.w	r3, r2, r3
 8006cbc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006cbe:	68fb      	ldr	r3, [r7, #12]
 8006cc0:	6a1a      	ldr	r2, [r3, #32]
 8006cc2:	697b      	ldr	r3, [r7, #20]
 8006cc4:	43db      	mvns	r3, r3
 8006cc6:	401a      	ands	r2, r3
 8006cc8:	68fb      	ldr	r3, [r7, #12]
 8006cca:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006ccc:	68fb      	ldr	r3, [r7, #12]
 8006cce:	6a1a      	ldr	r2, [r3, #32]
 8006cd0:	68bb      	ldr	r3, [r7, #8]
 8006cd2:	f003 031f 	and.w	r3, r3, #31
 8006cd6:	6879      	ldr	r1, [r7, #4]
 8006cd8:	fa01 f303 	lsl.w	r3, r1, r3
 8006cdc:	431a      	orrs	r2, r3
 8006cde:	68fb      	ldr	r3, [r7, #12]
 8006ce0:	621a      	str	r2, [r3, #32]
}
 8006ce2:	bf00      	nop
 8006ce4:	371c      	adds	r7, #28
 8006ce6:	46bd      	mov	sp, r7
 8006ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cec:	4770      	bx	lr
	...

08006cf0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006cf0:	b480      	push	{r7}
 8006cf2:	b085      	sub	sp, #20
 8006cf4:	af00      	add	r7, sp, #0
 8006cf6:	6078      	str	r0, [r7, #4]
 8006cf8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006d00:	2b01      	cmp	r3, #1
 8006d02:	d101      	bne.n	8006d08 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006d04:	2302      	movs	r3, #2
 8006d06:	e050      	b.n	8006daa <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	2201      	movs	r2, #1
 8006d0c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	2202      	movs	r2, #2
 8006d14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	681b      	ldr	r3, [r3, #0]
 8006d1c:	685b      	ldr	r3, [r3, #4]
 8006d1e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	689b      	ldr	r3, [r3, #8]
 8006d26:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006d28:	68fb      	ldr	r3, [r7, #12]
 8006d2a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006d2e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006d30:	683b      	ldr	r3, [r7, #0]
 8006d32:	681b      	ldr	r3, [r3, #0]
 8006d34:	68fa      	ldr	r2, [r7, #12]
 8006d36:	4313      	orrs	r3, r2
 8006d38:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	681b      	ldr	r3, [r3, #0]
 8006d3e:	68fa      	ldr	r2, [r7, #12]
 8006d40:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	4a1c      	ldr	r2, [pc, #112]	; (8006db8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8006d48:	4293      	cmp	r3, r2
 8006d4a:	d018      	beq.n	8006d7e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006d54:	d013      	beq.n	8006d7e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	681b      	ldr	r3, [r3, #0]
 8006d5a:	4a18      	ldr	r2, [pc, #96]	; (8006dbc <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8006d5c:	4293      	cmp	r3, r2
 8006d5e:	d00e      	beq.n	8006d7e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	681b      	ldr	r3, [r3, #0]
 8006d64:	4a16      	ldr	r2, [pc, #88]	; (8006dc0 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8006d66:	4293      	cmp	r3, r2
 8006d68:	d009      	beq.n	8006d7e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	4a15      	ldr	r2, [pc, #84]	; (8006dc4 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8006d70:	4293      	cmp	r3, r2
 8006d72:	d004      	beq.n	8006d7e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	681b      	ldr	r3, [r3, #0]
 8006d78:	4a13      	ldr	r2, [pc, #76]	; (8006dc8 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8006d7a:	4293      	cmp	r3, r2
 8006d7c:	d10c      	bne.n	8006d98 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006d7e:	68bb      	ldr	r3, [r7, #8]
 8006d80:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006d84:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006d86:	683b      	ldr	r3, [r7, #0]
 8006d88:	685b      	ldr	r3, [r3, #4]
 8006d8a:	68ba      	ldr	r2, [r7, #8]
 8006d8c:	4313      	orrs	r3, r2
 8006d8e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	681b      	ldr	r3, [r3, #0]
 8006d94:	68ba      	ldr	r2, [r7, #8]
 8006d96:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	2201      	movs	r2, #1
 8006d9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	2200      	movs	r2, #0
 8006da4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006da8:	2300      	movs	r3, #0
}
 8006daa:	4618      	mov	r0, r3
 8006dac:	3714      	adds	r7, #20
 8006dae:	46bd      	mov	sp, r7
 8006db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006db4:	4770      	bx	lr
 8006db6:	bf00      	nop
 8006db8:	40010000 	.word	0x40010000
 8006dbc:	40000400 	.word	0x40000400
 8006dc0:	40000800 	.word	0x40000800
 8006dc4:	40000c00 	.word	0x40000c00
 8006dc8:	40014000 	.word	0x40014000

08006dcc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006dcc:	b580      	push	{r7, lr}
 8006dce:	b082      	sub	sp, #8
 8006dd0:	af00      	add	r7, sp, #0
 8006dd2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	2b00      	cmp	r3, #0
 8006dd8:	d101      	bne.n	8006dde <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006dda:	2301      	movs	r3, #1
 8006ddc:	e03f      	b.n	8006e5e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006de4:	b2db      	uxtb	r3, r3
 8006de6:	2b00      	cmp	r3, #0
 8006de8:	d106      	bne.n	8006df8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	2200      	movs	r2, #0
 8006dee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006df2:	6878      	ldr	r0, [r7, #4]
 8006df4:	f7fc f986 	bl	8003104 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	2224      	movs	r2, #36	; 0x24
 8006dfc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	68da      	ldr	r2, [r3, #12]
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	681b      	ldr	r3, [r3, #0]
 8006e0a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006e0e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006e10:	6878      	ldr	r0, [r7, #4]
 8006e12:	f000 ffcf 	bl	8007db4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	691a      	ldr	r2, [r3, #16]
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006e24:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	695a      	ldr	r2, [r3, #20]
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006e34:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	681b      	ldr	r3, [r3, #0]
 8006e3a:	68da      	ldr	r2, [r3, #12]
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006e44:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	2200      	movs	r2, #0
 8006e4a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	2220      	movs	r2, #32
 8006e50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	2220      	movs	r2, #32
 8006e58:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8006e5c:	2300      	movs	r3, #0
}
 8006e5e:	4618      	mov	r0, r3
 8006e60:	3708      	adds	r7, #8
 8006e62:	46bd      	mov	sp, r7
 8006e64:	bd80      	pop	{r7, pc}

08006e66 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006e66:	b580      	push	{r7, lr}
 8006e68:	b08a      	sub	sp, #40	; 0x28
 8006e6a:	af02      	add	r7, sp, #8
 8006e6c:	60f8      	str	r0, [r7, #12]
 8006e6e:	60b9      	str	r1, [r7, #8]
 8006e70:	603b      	str	r3, [r7, #0]
 8006e72:	4613      	mov	r3, r2
 8006e74:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8006e76:	2300      	movs	r3, #0
 8006e78:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006e7a:	68fb      	ldr	r3, [r7, #12]
 8006e7c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006e80:	b2db      	uxtb	r3, r3
 8006e82:	2b20      	cmp	r3, #32
 8006e84:	d17c      	bne.n	8006f80 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8006e86:	68bb      	ldr	r3, [r7, #8]
 8006e88:	2b00      	cmp	r3, #0
 8006e8a:	d002      	beq.n	8006e92 <HAL_UART_Transmit+0x2c>
 8006e8c:	88fb      	ldrh	r3, [r7, #6]
 8006e8e:	2b00      	cmp	r3, #0
 8006e90:	d101      	bne.n	8006e96 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8006e92:	2301      	movs	r3, #1
 8006e94:	e075      	b.n	8006f82 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8006e96:	68fb      	ldr	r3, [r7, #12]
 8006e98:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006e9c:	2b01      	cmp	r3, #1
 8006e9e:	d101      	bne.n	8006ea4 <HAL_UART_Transmit+0x3e>
 8006ea0:	2302      	movs	r3, #2
 8006ea2:	e06e      	b.n	8006f82 <HAL_UART_Transmit+0x11c>
 8006ea4:	68fb      	ldr	r3, [r7, #12]
 8006ea6:	2201      	movs	r2, #1
 8006ea8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006eac:	68fb      	ldr	r3, [r7, #12]
 8006eae:	2200      	movs	r2, #0
 8006eb0:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006eb2:	68fb      	ldr	r3, [r7, #12]
 8006eb4:	2221      	movs	r2, #33	; 0x21
 8006eb6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006eba:	f7fc faa1 	bl	8003400 <HAL_GetTick>
 8006ebe:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8006ec0:	68fb      	ldr	r3, [r7, #12]
 8006ec2:	88fa      	ldrh	r2, [r7, #6]
 8006ec4:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8006ec6:	68fb      	ldr	r3, [r7, #12]
 8006ec8:	88fa      	ldrh	r2, [r7, #6]
 8006eca:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006ecc:	68fb      	ldr	r3, [r7, #12]
 8006ece:	689b      	ldr	r3, [r3, #8]
 8006ed0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006ed4:	d108      	bne.n	8006ee8 <HAL_UART_Transmit+0x82>
 8006ed6:	68fb      	ldr	r3, [r7, #12]
 8006ed8:	691b      	ldr	r3, [r3, #16]
 8006eda:	2b00      	cmp	r3, #0
 8006edc:	d104      	bne.n	8006ee8 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8006ede:	2300      	movs	r3, #0
 8006ee0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8006ee2:	68bb      	ldr	r3, [r7, #8]
 8006ee4:	61bb      	str	r3, [r7, #24]
 8006ee6:	e003      	b.n	8006ef0 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8006ee8:	68bb      	ldr	r3, [r7, #8]
 8006eea:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006eec:	2300      	movs	r3, #0
 8006eee:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8006ef0:	68fb      	ldr	r3, [r7, #12]
 8006ef2:	2200      	movs	r2, #0
 8006ef4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8006ef8:	e02a      	b.n	8006f50 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006efa:	683b      	ldr	r3, [r7, #0]
 8006efc:	9300      	str	r3, [sp, #0]
 8006efe:	697b      	ldr	r3, [r7, #20]
 8006f00:	2200      	movs	r2, #0
 8006f02:	2180      	movs	r1, #128	; 0x80
 8006f04:	68f8      	ldr	r0, [r7, #12]
 8006f06:	f000 fc51 	bl	80077ac <UART_WaitOnFlagUntilTimeout>
 8006f0a:	4603      	mov	r3, r0
 8006f0c:	2b00      	cmp	r3, #0
 8006f0e:	d001      	beq.n	8006f14 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8006f10:	2303      	movs	r3, #3
 8006f12:	e036      	b.n	8006f82 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8006f14:	69fb      	ldr	r3, [r7, #28]
 8006f16:	2b00      	cmp	r3, #0
 8006f18:	d10b      	bne.n	8006f32 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006f1a:	69bb      	ldr	r3, [r7, #24]
 8006f1c:	881b      	ldrh	r3, [r3, #0]
 8006f1e:	461a      	mov	r2, r3
 8006f20:	68fb      	ldr	r3, [r7, #12]
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006f28:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8006f2a:	69bb      	ldr	r3, [r7, #24]
 8006f2c:	3302      	adds	r3, #2
 8006f2e:	61bb      	str	r3, [r7, #24]
 8006f30:	e007      	b.n	8006f42 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8006f32:	69fb      	ldr	r3, [r7, #28]
 8006f34:	781a      	ldrb	r2, [r3, #0]
 8006f36:	68fb      	ldr	r3, [r7, #12]
 8006f38:	681b      	ldr	r3, [r3, #0]
 8006f3a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8006f3c:	69fb      	ldr	r3, [r7, #28]
 8006f3e:	3301      	adds	r3, #1
 8006f40:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006f42:	68fb      	ldr	r3, [r7, #12]
 8006f44:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006f46:	b29b      	uxth	r3, r3
 8006f48:	3b01      	subs	r3, #1
 8006f4a:	b29a      	uxth	r2, r3
 8006f4c:	68fb      	ldr	r3, [r7, #12]
 8006f4e:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8006f50:	68fb      	ldr	r3, [r7, #12]
 8006f52:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006f54:	b29b      	uxth	r3, r3
 8006f56:	2b00      	cmp	r3, #0
 8006f58:	d1cf      	bne.n	8006efa <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006f5a:	683b      	ldr	r3, [r7, #0]
 8006f5c:	9300      	str	r3, [sp, #0]
 8006f5e:	697b      	ldr	r3, [r7, #20]
 8006f60:	2200      	movs	r2, #0
 8006f62:	2140      	movs	r1, #64	; 0x40
 8006f64:	68f8      	ldr	r0, [r7, #12]
 8006f66:	f000 fc21 	bl	80077ac <UART_WaitOnFlagUntilTimeout>
 8006f6a:	4603      	mov	r3, r0
 8006f6c:	2b00      	cmp	r3, #0
 8006f6e:	d001      	beq.n	8006f74 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8006f70:	2303      	movs	r3, #3
 8006f72:	e006      	b.n	8006f82 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006f74:	68fb      	ldr	r3, [r7, #12]
 8006f76:	2220      	movs	r2, #32
 8006f78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8006f7c:	2300      	movs	r3, #0
 8006f7e:	e000      	b.n	8006f82 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8006f80:	2302      	movs	r3, #2
  }
}
 8006f82:	4618      	mov	r0, r3
 8006f84:	3720      	adds	r7, #32
 8006f86:	46bd      	mov	sp, r7
 8006f88:	bd80      	pop	{r7, pc}

08006f8a <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006f8a:	b580      	push	{r7, lr}
 8006f8c:	b084      	sub	sp, #16
 8006f8e:	af00      	add	r7, sp, #0
 8006f90:	60f8      	str	r0, [r7, #12]
 8006f92:	60b9      	str	r1, [r7, #8]
 8006f94:	4613      	mov	r3, r2
 8006f96:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006f98:	68fb      	ldr	r3, [r7, #12]
 8006f9a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006f9e:	b2db      	uxtb	r3, r3
 8006fa0:	2b20      	cmp	r3, #32
 8006fa2:	d11d      	bne.n	8006fe0 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8006fa4:	68bb      	ldr	r3, [r7, #8]
 8006fa6:	2b00      	cmp	r3, #0
 8006fa8:	d002      	beq.n	8006fb0 <HAL_UART_Receive_IT+0x26>
 8006faa:	88fb      	ldrh	r3, [r7, #6]
 8006fac:	2b00      	cmp	r3, #0
 8006fae:	d101      	bne.n	8006fb4 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8006fb0:	2301      	movs	r3, #1
 8006fb2:	e016      	b.n	8006fe2 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8006fb4:	68fb      	ldr	r3, [r7, #12]
 8006fb6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006fba:	2b01      	cmp	r3, #1
 8006fbc:	d101      	bne.n	8006fc2 <HAL_UART_Receive_IT+0x38>
 8006fbe:	2302      	movs	r3, #2
 8006fc0:	e00f      	b.n	8006fe2 <HAL_UART_Receive_IT+0x58>
 8006fc2:	68fb      	ldr	r3, [r7, #12]
 8006fc4:	2201      	movs	r2, #1
 8006fc6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006fca:	68fb      	ldr	r3, [r7, #12]
 8006fcc:	2200      	movs	r2, #0
 8006fce:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8006fd0:	88fb      	ldrh	r3, [r7, #6]
 8006fd2:	461a      	mov	r2, r3
 8006fd4:	68b9      	ldr	r1, [r7, #8]
 8006fd6:	68f8      	ldr	r0, [r7, #12]
 8006fd8:	f000 fc56 	bl	8007888 <UART_Start_Receive_IT>
 8006fdc:	4603      	mov	r3, r0
 8006fde:	e000      	b.n	8006fe2 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8006fe0:	2302      	movs	r3, #2
  }
}
 8006fe2:	4618      	mov	r0, r3
 8006fe4:	3710      	adds	r7, #16
 8006fe6:	46bd      	mov	sp, r7
 8006fe8:	bd80      	pop	{r7, pc}

08006fea <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006fea:	b580      	push	{r7, lr}
 8006fec:	b084      	sub	sp, #16
 8006fee:	af00      	add	r7, sp, #0
 8006ff0:	60f8      	str	r0, [r7, #12]
 8006ff2:	60b9      	str	r1, [r7, #8]
 8006ff4:	4613      	mov	r3, r2
 8006ff6:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006ff8:	68fb      	ldr	r3, [r7, #12]
 8006ffa:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006ffe:	b2db      	uxtb	r3, r3
 8007000:	2b20      	cmp	r3, #32
 8007002:	d11d      	bne.n	8007040 <HAL_UART_Receive_DMA+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8007004:	68bb      	ldr	r3, [r7, #8]
 8007006:	2b00      	cmp	r3, #0
 8007008:	d002      	beq.n	8007010 <HAL_UART_Receive_DMA+0x26>
 800700a:	88fb      	ldrh	r3, [r7, #6]
 800700c:	2b00      	cmp	r3, #0
 800700e:	d101      	bne.n	8007014 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8007010:	2301      	movs	r3, #1
 8007012:	e016      	b.n	8007042 <HAL_UART_Receive_DMA+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8007014:	68fb      	ldr	r3, [r7, #12]
 8007016:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800701a:	2b01      	cmp	r3, #1
 800701c:	d101      	bne.n	8007022 <HAL_UART_Receive_DMA+0x38>
 800701e:	2302      	movs	r3, #2
 8007020:	e00f      	b.n	8007042 <HAL_UART_Receive_DMA+0x58>
 8007022:	68fb      	ldr	r3, [r7, #12]
 8007024:	2201      	movs	r2, #1
 8007026:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800702a:	68fb      	ldr	r3, [r7, #12]
 800702c:	2200      	movs	r2, #0
 800702e:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8007030:	88fb      	ldrh	r3, [r7, #6]
 8007032:	461a      	mov	r2, r3
 8007034:	68b9      	ldr	r1, [r7, #8]
 8007036:	68f8      	ldr	r0, [r7, #12]
 8007038:	f000 fc60 	bl	80078fc <UART_Start_Receive_DMA>
 800703c:	4603      	mov	r3, r0
 800703e:	e000      	b.n	8007042 <HAL_UART_Receive_DMA+0x58>
  }
  else
  {
    return HAL_BUSY;
 8007040:	2302      	movs	r3, #2
  }
}
 8007042:	4618      	mov	r0, r3
 8007044:	3710      	adds	r7, #16
 8007046:	46bd      	mov	sp, r7
 8007048:	bd80      	pop	{r7, pc}
	...

0800704c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800704c:	b580      	push	{r7, lr}
 800704e:	b0ba      	sub	sp, #232	; 0xe8
 8007050:	af00      	add	r7, sp, #0
 8007052:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	681b      	ldr	r3, [r3, #0]
 8007058:	681b      	ldr	r3, [r3, #0]
 800705a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	68db      	ldr	r3, [r3, #12]
 8007064:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	681b      	ldr	r3, [r3, #0]
 800706c:	695b      	ldr	r3, [r3, #20]
 800706e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8007072:	2300      	movs	r3, #0
 8007074:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8007078:	2300      	movs	r3, #0
 800707a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800707e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007082:	f003 030f 	and.w	r3, r3, #15
 8007086:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800708a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800708e:	2b00      	cmp	r3, #0
 8007090:	d10f      	bne.n	80070b2 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007092:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007096:	f003 0320 	and.w	r3, r3, #32
 800709a:	2b00      	cmp	r3, #0
 800709c:	d009      	beq.n	80070b2 <HAL_UART_IRQHandler+0x66>
 800709e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80070a2:	f003 0320 	and.w	r3, r3, #32
 80070a6:	2b00      	cmp	r3, #0
 80070a8:	d003      	beq.n	80070b2 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80070aa:	6878      	ldr	r0, [r7, #4]
 80070ac:	f000 fdc7 	bl	8007c3e <UART_Receive_IT>
      return;
 80070b0:	e256      	b.n	8007560 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80070b2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80070b6:	2b00      	cmp	r3, #0
 80070b8:	f000 80de 	beq.w	8007278 <HAL_UART_IRQHandler+0x22c>
 80070bc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80070c0:	f003 0301 	and.w	r3, r3, #1
 80070c4:	2b00      	cmp	r3, #0
 80070c6:	d106      	bne.n	80070d6 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80070c8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80070cc:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80070d0:	2b00      	cmp	r3, #0
 80070d2:	f000 80d1 	beq.w	8007278 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80070d6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80070da:	f003 0301 	and.w	r3, r3, #1
 80070de:	2b00      	cmp	r3, #0
 80070e0:	d00b      	beq.n	80070fa <HAL_UART_IRQHandler+0xae>
 80070e2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80070e6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80070ea:	2b00      	cmp	r3, #0
 80070ec:	d005      	beq.n	80070fa <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80070f2:	f043 0201 	orr.w	r2, r3, #1
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80070fa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80070fe:	f003 0304 	and.w	r3, r3, #4
 8007102:	2b00      	cmp	r3, #0
 8007104:	d00b      	beq.n	800711e <HAL_UART_IRQHandler+0xd2>
 8007106:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800710a:	f003 0301 	and.w	r3, r3, #1
 800710e:	2b00      	cmp	r3, #0
 8007110:	d005      	beq.n	800711e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007116:	f043 0202 	orr.w	r2, r3, #2
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800711e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007122:	f003 0302 	and.w	r3, r3, #2
 8007126:	2b00      	cmp	r3, #0
 8007128:	d00b      	beq.n	8007142 <HAL_UART_IRQHandler+0xf6>
 800712a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800712e:	f003 0301 	and.w	r3, r3, #1
 8007132:	2b00      	cmp	r3, #0
 8007134:	d005      	beq.n	8007142 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800713a:	f043 0204 	orr.w	r2, r3, #4
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8007142:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007146:	f003 0308 	and.w	r3, r3, #8
 800714a:	2b00      	cmp	r3, #0
 800714c:	d011      	beq.n	8007172 <HAL_UART_IRQHandler+0x126>
 800714e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007152:	f003 0320 	and.w	r3, r3, #32
 8007156:	2b00      	cmp	r3, #0
 8007158:	d105      	bne.n	8007166 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800715a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800715e:	f003 0301 	and.w	r3, r3, #1
 8007162:	2b00      	cmp	r3, #0
 8007164:	d005      	beq.n	8007172 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800716a:	f043 0208 	orr.w	r2, r3, #8
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007176:	2b00      	cmp	r3, #0
 8007178:	f000 81ed 	beq.w	8007556 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800717c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007180:	f003 0320 	and.w	r3, r3, #32
 8007184:	2b00      	cmp	r3, #0
 8007186:	d008      	beq.n	800719a <HAL_UART_IRQHandler+0x14e>
 8007188:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800718c:	f003 0320 	and.w	r3, r3, #32
 8007190:	2b00      	cmp	r3, #0
 8007192:	d002      	beq.n	800719a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8007194:	6878      	ldr	r0, [r7, #4]
 8007196:	f000 fd52 	bl	8007c3e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	681b      	ldr	r3, [r3, #0]
 800719e:	695b      	ldr	r3, [r3, #20]
 80071a0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80071a4:	2b40      	cmp	r3, #64	; 0x40
 80071a6:	bf0c      	ite	eq
 80071a8:	2301      	moveq	r3, #1
 80071aa:	2300      	movne	r3, #0
 80071ac:	b2db      	uxtb	r3, r3
 80071ae:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80071b6:	f003 0308 	and.w	r3, r3, #8
 80071ba:	2b00      	cmp	r3, #0
 80071bc:	d103      	bne.n	80071c6 <HAL_UART_IRQHandler+0x17a>
 80071be:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80071c2:	2b00      	cmp	r3, #0
 80071c4:	d04f      	beq.n	8007266 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80071c6:	6878      	ldr	r0, [r7, #4]
 80071c8:	f000 fc5a 	bl	8007a80 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	681b      	ldr	r3, [r3, #0]
 80071d0:	695b      	ldr	r3, [r3, #20]
 80071d2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80071d6:	2b40      	cmp	r3, #64	; 0x40
 80071d8:	d141      	bne.n	800725e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	681b      	ldr	r3, [r3, #0]
 80071de:	3314      	adds	r3, #20
 80071e0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071e4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80071e8:	e853 3f00 	ldrex	r3, [r3]
 80071ec:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80071f0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80071f4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80071f8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	3314      	adds	r3, #20
 8007202:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8007206:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800720a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800720e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8007212:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8007216:	e841 2300 	strex	r3, r2, [r1]
 800721a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800721e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8007222:	2b00      	cmp	r3, #0
 8007224:	d1d9      	bne.n	80071da <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800722a:	2b00      	cmp	r3, #0
 800722c:	d013      	beq.n	8007256 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007232:	4a7d      	ldr	r2, [pc, #500]	; (8007428 <HAL_UART_IRQHandler+0x3dc>)
 8007234:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800723a:	4618      	mov	r0, r3
 800723c:	f7fc ff46 	bl	80040cc <HAL_DMA_Abort_IT>
 8007240:	4603      	mov	r3, r0
 8007242:	2b00      	cmp	r3, #0
 8007244:	d016      	beq.n	8007274 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800724a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800724c:	687a      	ldr	r2, [r7, #4]
 800724e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8007250:	4610      	mov	r0, r2
 8007252:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007254:	e00e      	b.n	8007274 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007256:	6878      	ldr	r0, [r7, #4]
 8007258:	f000 f99a 	bl	8007590 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800725c:	e00a      	b.n	8007274 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800725e:	6878      	ldr	r0, [r7, #4]
 8007260:	f000 f996 	bl	8007590 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007264:	e006      	b.n	8007274 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007266:	6878      	ldr	r0, [r7, #4]
 8007268:	f000 f992 	bl	8007590 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	2200      	movs	r2, #0
 8007270:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8007272:	e170      	b.n	8007556 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007274:	bf00      	nop
    return;
 8007276:	e16e      	b.n	8007556 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800727c:	2b01      	cmp	r3, #1
 800727e:	f040 814a 	bne.w	8007516 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8007282:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007286:	f003 0310 	and.w	r3, r3, #16
 800728a:	2b00      	cmp	r3, #0
 800728c:	f000 8143 	beq.w	8007516 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8007290:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007294:	f003 0310 	and.w	r3, r3, #16
 8007298:	2b00      	cmp	r3, #0
 800729a:	f000 813c 	beq.w	8007516 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800729e:	2300      	movs	r3, #0
 80072a0:	60bb      	str	r3, [r7, #8]
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	681b      	ldr	r3, [r3, #0]
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	60bb      	str	r3, [r7, #8]
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	681b      	ldr	r3, [r3, #0]
 80072ae:	685b      	ldr	r3, [r3, #4]
 80072b0:	60bb      	str	r3, [r7, #8]
 80072b2:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	681b      	ldr	r3, [r3, #0]
 80072b8:	695b      	ldr	r3, [r3, #20]
 80072ba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80072be:	2b40      	cmp	r3, #64	; 0x40
 80072c0:	f040 80b4 	bne.w	800742c <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80072c8:	681b      	ldr	r3, [r3, #0]
 80072ca:	685b      	ldr	r3, [r3, #4]
 80072cc:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80072d0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80072d4:	2b00      	cmp	r3, #0
 80072d6:	f000 8140 	beq.w	800755a <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80072de:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80072e2:	429a      	cmp	r2, r3
 80072e4:	f080 8139 	bcs.w	800755a <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80072ee:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80072f4:	69db      	ldr	r3, [r3, #28]
 80072f6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80072fa:	f000 8088 	beq.w	800740e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	681b      	ldr	r3, [r3, #0]
 8007302:	330c      	adds	r3, #12
 8007304:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007308:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800730c:	e853 3f00 	ldrex	r3, [r3]
 8007310:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8007314:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8007318:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800731c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	681b      	ldr	r3, [r3, #0]
 8007324:	330c      	adds	r3, #12
 8007326:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800732a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800732e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007332:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8007336:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800733a:	e841 2300 	strex	r3, r2, [r1]
 800733e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8007342:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8007346:	2b00      	cmp	r3, #0
 8007348:	d1d9      	bne.n	80072fe <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	681b      	ldr	r3, [r3, #0]
 800734e:	3314      	adds	r3, #20
 8007350:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007352:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007354:	e853 3f00 	ldrex	r3, [r3]
 8007358:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800735a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800735c:	f023 0301 	bic.w	r3, r3, #1
 8007360:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	681b      	ldr	r3, [r3, #0]
 8007368:	3314      	adds	r3, #20
 800736a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800736e:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8007372:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007374:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8007376:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800737a:	e841 2300 	strex	r3, r2, [r1]
 800737e:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8007380:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007382:	2b00      	cmp	r3, #0
 8007384:	d1e1      	bne.n	800734a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	681b      	ldr	r3, [r3, #0]
 800738a:	3314      	adds	r3, #20
 800738c:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800738e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8007390:	e853 3f00 	ldrex	r3, [r3]
 8007394:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8007396:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007398:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800739c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	681b      	ldr	r3, [r3, #0]
 80073a4:	3314      	adds	r3, #20
 80073a6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80073aa:	66fa      	str	r2, [r7, #108]	; 0x6c
 80073ac:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073ae:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80073b0:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80073b2:	e841 2300 	strex	r3, r2, [r1]
 80073b6:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80073b8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80073ba:	2b00      	cmp	r3, #0
 80073bc:	d1e3      	bne.n	8007386 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	2220      	movs	r2, #32
 80073c2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	2200      	movs	r2, #0
 80073ca:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	681b      	ldr	r3, [r3, #0]
 80073d0:	330c      	adds	r3, #12
 80073d2:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073d4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80073d6:	e853 3f00 	ldrex	r3, [r3]
 80073da:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80073dc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80073de:	f023 0310 	bic.w	r3, r3, #16
 80073e2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	330c      	adds	r3, #12
 80073ec:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 80073f0:	65ba      	str	r2, [r7, #88]	; 0x58
 80073f2:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073f4:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80073f6:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80073f8:	e841 2300 	strex	r3, r2, [r1]
 80073fc:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80073fe:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007400:	2b00      	cmp	r3, #0
 8007402:	d1e3      	bne.n	80073cc <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007408:	4618      	mov	r0, r3
 800740a:	f7fc fdef 	bl	8003fec <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007416:	b29b      	uxth	r3, r3
 8007418:	1ad3      	subs	r3, r2, r3
 800741a:	b29b      	uxth	r3, r3
 800741c:	4619      	mov	r1, r3
 800741e:	6878      	ldr	r0, [r7, #4]
 8007420:	f000 f8c0 	bl	80075a4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8007424:	e099      	b.n	800755a <HAL_UART_IRQHandler+0x50e>
 8007426:	bf00      	nop
 8007428:	08007b47 	.word	0x08007b47
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007434:	b29b      	uxth	r3, r3
 8007436:	1ad3      	subs	r3, r2, r3
 8007438:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007440:	b29b      	uxth	r3, r3
 8007442:	2b00      	cmp	r3, #0
 8007444:	f000 808b 	beq.w	800755e <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8007448:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800744c:	2b00      	cmp	r3, #0
 800744e:	f000 8086 	beq.w	800755e <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	681b      	ldr	r3, [r3, #0]
 8007456:	330c      	adds	r3, #12
 8007458:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800745a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800745c:	e853 3f00 	ldrex	r3, [r3]
 8007460:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8007462:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007464:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007468:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	681b      	ldr	r3, [r3, #0]
 8007470:	330c      	adds	r3, #12
 8007472:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8007476:	647a      	str	r2, [r7, #68]	; 0x44
 8007478:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800747a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800747c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800747e:	e841 2300 	strex	r3, r2, [r1]
 8007482:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8007484:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007486:	2b00      	cmp	r3, #0
 8007488:	d1e3      	bne.n	8007452 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	681b      	ldr	r3, [r3, #0]
 800748e:	3314      	adds	r3, #20
 8007490:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007492:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007494:	e853 3f00 	ldrex	r3, [r3]
 8007498:	623b      	str	r3, [r7, #32]
   return(result);
 800749a:	6a3b      	ldr	r3, [r7, #32]
 800749c:	f023 0301 	bic.w	r3, r3, #1
 80074a0:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	681b      	ldr	r3, [r3, #0]
 80074a8:	3314      	adds	r3, #20
 80074aa:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80074ae:	633a      	str	r2, [r7, #48]	; 0x30
 80074b0:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074b2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80074b4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80074b6:	e841 2300 	strex	r3, r2, [r1]
 80074ba:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80074bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80074be:	2b00      	cmp	r3, #0
 80074c0:	d1e3      	bne.n	800748a <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	2220      	movs	r2, #32
 80074c6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	2200      	movs	r2, #0
 80074ce:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	681b      	ldr	r3, [r3, #0]
 80074d4:	330c      	adds	r3, #12
 80074d6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074d8:	693b      	ldr	r3, [r7, #16]
 80074da:	e853 3f00 	ldrex	r3, [r3]
 80074de:	60fb      	str	r3, [r7, #12]
   return(result);
 80074e0:	68fb      	ldr	r3, [r7, #12]
 80074e2:	f023 0310 	bic.w	r3, r3, #16
 80074e6:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	681b      	ldr	r3, [r3, #0]
 80074ee:	330c      	adds	r3, #12
 80074f0:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 80074f4:	61fa      	str	r2, [r7, #28]
 80074f6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074f8:	69b9      	ldr	r1, [r7, #24]
 80074fa:	69fa      	ldr	r2, [r7, #28]
 80074fc:	e841 2300 	strex	r3, r2, [r1]
 8007500:	617b      	str	r3, [r7, #20]
   return(result);
 8007502:	697b      	ldr	r3, [r7, #20]
 8007504:	2b00      	cmp	r3, #0
 8007506:	d1e3      	bne.n	80074d0 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007508:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800750c:	4619      	mov	r1, r3
 800750e:	6878      	ldr	r0, [r7, #4]
 8007510:	f000 f848 	bl	80075a4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8007514:	e023      	b.n	800755e <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8007516:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800751a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800751e:	2b00      	cmp	r3, #0
 8007520:	d009      	beq.n	8007536 <HAL_UART_IRQHandler+0x4ea>
 8007522:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007526:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800752a:	2b00      	cmp	r3, #0
 800752c:	d003      	beq.n	8007536 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 800752e:	6878      	ldr	r0, [r7, #4]
 8007530:	f000 fb1d 	bl	8007b6e <UART_Transmit_IT>
    return;
 8007534:	e014      	b.n	8007560 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8007536:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800753a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800753e:	2b00      	cmp	r3, #0
 8007540:	d00e      	beq.n	8007560 <HAL_UART_IRQHandler+0x514>
 8007542:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007546:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800754a:	2b00      	cmp	r3, #0
 800754c:	d008      	beq.n	8007560 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 800754e:	6878      	ldr	r0, [r7, #4]
 8007550:	f000 fb5d 	bl	8007c0e <UART_EndTransmit_IT>
    return;
 8007554:	e004      	b.n	8007560 <HAL_UART_IRQHandler+0x514>
    return;
 8007556:	bf00      	nop
 8007558:	e002      	b.n	8007560 <HAL_UART_IRQHandler+0x514>
      return;
 800755a:	bf00      	nop
 800755c:	e000      	b.n	8007560 <HAL_UART_IRQHandler+0x514>
      return;
 800755e:	bf00      	nop
  }
}
 8007560:	37e8      	adds	r7, #232	; 0xe8
 8007562:	46bd      	mov	sp, r7
 8007564:	bd80      	pop	{r7, pc}
 8007566:	bf00      	nop

08007568 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007568:	b480      	push	{r7}
 800756a:	b083      	sub	sp, #12
 800756c:	af00      	add	r7, sp, #0
 800756e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8007570:	bf00      	nop
 8007572:	370c      	adds	r7, #12
 8007574:	46bd      	mov	sp, r7
 8007576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800757a:	4770      	bx	lr

0800757c <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800757c:	b480      	push	{r7}
 800757e:	b083      	sub	sp, #12
 8007580:	af00      	add	r7, sp, #0
 8007582:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8007584:	bf00      	nop
 8007586:	370c      	adds	r7, #12
 8007588:	46bd      	mov	sp, r7
 800758a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800758e:	4770      	bx	lr

08007590 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007590:	b480      	push	{r7}
 8007592:	b083      	sub	sp, #12
 8007594:	af00      	add	r7, sp, #0
 8007596:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8007598:	bf00      	nop
 800759a:	370c      	adds	r7, #12
 800759c:	46bd      	mov	sp, r7
 800759e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075a2:	4770      	bx	lr

080075a4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80075a4:	b480      	push	{r7}
 80075a6:	b083      	sub	sp, #12
 80075a8:	af00      	add	r7, sp, #0
 80075aa:	6078      	str	r0, [r7, #4]
 80075ac:	460b      	mov	r3, r1
 80075ae:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80075b0:	bf00      	nop
 80075b2:	370c      	adds	r7, #12
 80075b4:	46bd      	mov	sp, r7
 80075b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075ba:	4770      	bx	lr

080075bc <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80075bc:	b580      	push	{r7, lr}
 80075be:	b09c      	sub	sp, #112	; 0x70
 80075c0:	af00      	add	r7, sp, #0
 80075c2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80075c8:	66fb      	str	r3, [r7, #108]	; 0x6c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	681b      	ldr	r3, [r3, #0]
 80075ce:	681b      	ldr	r3, [r3, #0]
 80075d0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80075d4:	2b00      	cmp	r3, #0
 80075d6:	d172      	bne.n	80076be <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 80075d8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80075da:	2200      	movs	r2, #0
 80075dc:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80075de:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80075e0:	681b      	ldr	r3, [r3, #0]
 80075e2:	330c      	adds	r3, #12
 80075e4:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075e6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80075e8:	e853 3f00 	ldrex	r3, [r3]
 80075ec:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80075ee:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80075f0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80075f4:	66bb      	str	r3, [r7, #104]	; 0x68
 80075f6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80075f8:	681b      	ldr	r3, [r3, #0]
 80075fa:	330c      	adds	r3, #12
 80075fc:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80075fe:	65ba      	str	r2, [r7, #88]	; 0x58
 8007600:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007602:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8007604:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8007606:	e841 2300 	strex	r3, r2, [r1]
 800760a:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800760c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800760e:	2b00      	cmp	r3, #0
 8007610:	d1e5      	bne.n	80075de <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007612:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007614:	681b      	ldr	r3, [r3, #0]
 8007616:	3314      	adds	r3, #20
 8007618:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800761a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800761c:	e853 3f00 	ldrex	r3, [r3]
 8007620:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8007622:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007624:	f023 0301 	bic.w	r3, r3, #1
 8007628:	667b      	str	r3, [r7, #100]	; 0x64
 800762a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	3314      	adds	r3, #20
 8007630:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8007632:	647a      	str	r2, [r7, #68]	; 0x44
 8007634:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007636:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8007638:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800763a:	e841 2300 	strex	r3, r2, [r1]
 800763e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8007640:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007642:	2b00      	cmp	r3, #0
 8007644:	d1e5      	bne.n	8007612 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007646:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007648:	681b      	ldr	r3, [r3, #0]
 800764a:	3314      	adds	r3, #20
 800764c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800764e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007650:	e853 3f00 	ldrex	r3, [r3]
 8007654:	623b      	str	r3, [r7, #32]
   return(result);
 8007656:	6a3b      	ldr	r3, [r7, #32]
 8007658:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800765c:	663b      	str	r3, [r7, #96]	; 0x60
 800765e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007660:	681b      	ldr	r3, [r3, #0]
 8007662:	3314      	adds	r3, #20
 8007664:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8007666:	633a      	str	r2, [r7, #48]	; 0x30
 8007668:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800766a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800766c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800766e:	e841 2300 	strex	r3, r2, [r1]
 8007672:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8007674:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007676:	2b00      	cmp	r3, #0
 8007678:	d1e5      	bne.n	8007646 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800767a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800767c:	2220      	movs	r2, #32
 800767e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007682:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007684:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007686:	2b01      	cmp	r3, #1
 8007688:	d119      	bne.n	80076be <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800768a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800768c:	681b      	ldr	r3, [r3, #0]
 800768e:	330c      	adds	r3, #12
 8007690:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007692:	693b      	ldr	r3, [r7, #16]
 8007694:	e853 3f00 	ldrex	r3, [r3]
 8007698:	60fb      	str	r3, [r7, #12]
   return(result);
 800769a:	68fb      	ldr	r3, [r7, #12]
 800769c:	f023 0310 	bic.w	r3, r3, #16
 80076a0:	65fb      	str	r3, [r7, #92]	; 0x5c
 80076a2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80076a4:	681b      	ldr	r3, [r3, #0]
 80076a6:	330c      	adds	r3, #12
 80076a8:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80076aa:	61fa      	str	r2, [r7, #28]
 80076ac:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076ae:	69b9      	ldr	r1, [r7, #24]
 80076b0:	69fa      	ldr	r2, [r7, #28]
 80076b2:	e841 2300 	strex	r3, r2, [r1]
 80076b6:	617b      	str	r3, [r7, #20]
   return(result);
 80076b8:	697b      	ldr	r3, [r7, #20]
 80076ba:	2b00      	cmp	r3, #0
 80076bc:	d1e5      	bne.n	800768a <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80076be:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80076c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80076c2:	2b01      	cmp	r3, #1
 80076c4:	d106      	bne.n	80076d4 <UART_DMAReceiveCplt+0x118>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80076c6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80076c8:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80076ca:	4619      	mov	r1, r3
 80076cc:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 80076ce:	f7ff ff69 	bl	80075a4 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80076d2:	e002      	b.n	80076da <UART_DMAReceiveCplt+0x11e>
    HAL_UART_RxCpltCallback(huart);
 80076d4:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 80076d6:	f7fa fbe3 	bl	8001ea0 <HAL_UART_RxCpltCallback>
}
 80076da:	bf00      	nop
 80076dc:	3770      	adds	r7, #112	; 0x70
 80076de:	46bd      	mov	sp, r7
 80076e0:	bd80      	pop	{r7, pc}

080076e2 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80076e2:	b580      	push	{r7, lr}
 80076e4:	b084      	sub	sp, #16
 80076e6:	af00      	add	r7, sp, #0
 80076e8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80076ee:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80076f0:	68fb      	ldr	r3, [r7, #12]
 80076f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80076f4:	2b01      	cmp	r3, #1
 80076f6:	d108      	bne.n	800770a <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 80076f8:	68fb      	ldr	r3, [r7, #12]
 80076fa:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80076fc:	085b      	lsrs	r3, r3, #1
 80076fe:	b29b      	uxth	r3, r3
 8007700:	4619      	mov	r1, r3
 8007702:	68f8      	ldr	r0, [r7, #12]
 8007704:	f7ff ff4e 	bl	80075a4 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007708:	e002      	b.n	8007710 <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 800770a:	68f8      	ldr	r0, [r7, #12]
 800770c:	f7ff ff36 	bl	800757c <HAL_UART_RxHalfCpltCallback>
}
 8007710:	bf00      	nop
 8007712:	3710      	adds	r7, #16
 8007714:	46bd      	mov	sp, r7
 8007716:	bd80      	pop	{r7, pc}

08007718 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8007718:	b580      	push	{r7, lr}
 800771a:	b084      	sub	sp, #16
 800771c:	af00      	add	r7, sp, #0
 800771e:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8007720:	2300      	movs	r3, #0
 8007722:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007728:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800772a:	68bb      	ldr	r3, [r7, #8]
 800772c:	681b      	ldr	r3, [r3, #0]
 800772e:	695b      	ldr	r3, [r3, #20]
 8007730:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007734:	2b80      	cmp	r3, #128	; 0x80
 8007736:	bf0c      	ite	eq
 8007738:	2301      	moveq	r3, #1
 800773a:	2300      	movne	r3, #0
 800773c:	b2db      	uxtb	r3, r3
 800773e:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8007740:	68bb      	ldr	r3, [r7, #8]
 8007742:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007746:	b2db      	uxtb	r3, r3
 8007748:	2b21      	cmp	r3, #33	; 0x21
 800774a:	d108      	bne.n	800775e <UART_DMAError+0x46>
 800774c:	68fb      	ldr	r3, [r7, #12]
 800774e:	2b00      	cmp	r3, #0
 8007750:	d005      	beq.n	800775e <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8007752:	68bb      	ldr	r3, [r7, #8]
 8007754:	2200      	movs	r2, #0
 8007756:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8007758:	68b8      	ldr	r0, [r7, #8]
 800775a:	f000 f969 	bl	8007a30 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800775e:	68bb      	ldr	r3, [r7, #8]
 8007760:	681b      	ldr	r3, [r3, #0]
 8007762:	695b      	ldr	r3, [r3, #20]
 8007764:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007768:	2b40      	cmp	r3, #64	; 0x40
 800776a:	bf0c      	ite	eq
 800776c:	2301      	moveq	r3, #1
 800776e:	2300      	movne	r3, #0
 8007770:	b2db      	uxtb	r3, r3
 8007772:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8007774:	68bb      	ldr	r3, [r7, #8]
 8007776:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800777a:	b2db      	uxtb	r3, r3
 800777c:	2b22      	cmp	r3, #34	; 0x22
 800777e:	d108      	bne.n	8007792 <UART_DMAError+0x7a>
 8007780:	68fb      	ldr	r3, [r7, #12]
 8007782:	2b00      	cmp	r3, #0
 8007784:	d005      	beq.n	8007792 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8007786:	68bb      	ldr	r3, [r7, #8]
 8007788:	2200      	movs	r2, #0
 800778a:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 800778c:	68b8      	ldr	r0, [r7, #8]
 800778e:	f000 f977 	bl	8007a80 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8007792:	68bb      	ldr	r3, [r7, #8]
 8007794:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007796:	f043 0210 	orr.w	r2, r3, #16
 800779a:	68bb      	ldr	r3, [r7, #8]
 800779c:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800779e:	68b8      	ldr	r0, [r7, #8]
 80077a0:	f7ff fef6 	bl	8007590 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80077a4:	bf00      	nop
 80077a6:	3710      	adds	r7, #16
 80077a8:	46bd      	mov	sp, r7
 80077aa:	bd80      	pop	{r7, pc}

080077ac <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80077ac:	b580      	push	{r7, lr}
 80077ae:	b090      	sub	sp, #64	; 0x40
 80077b0:	af00      	add	r7, sp, #0
 80077b2:	60f8      	str	r0, [r7, #12]
 80077b4:	60b9      	str	r1, [r7, #8]
 80077b6:	603b      	str	r3, [r7, #0]
 80077b8:	4613      	mov	r3, r2
 80077ba:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80077bc:	e050      	b.n	8007860 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80077be:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80077c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80077c4:	d04c      	beq.n	8007860 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80077c6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80077c8:	2b00      	cmp	r3, #0
 80077ca:	d007      	beq.n	80077dc <UART_WaitOnFlagUntilTimeout+0x30>
 80077cc:	f7fb fe18 	bl	8003400 <HAL_GetTick>
 80077d0:	4602      	mov	r2, r0
 80077d2:	683b      	ldr	r3, [r7, #0]
 80077d4:	1ad3      	subs	r3, r2, r3
 80077d6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80077d8:	429a      	cmp	r2, r3
 80077da:	d241      	bcs.n	8007860 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80077dc:	68fb      	ldr	r3, [r7, #12]
 80077de:	681b      	ldr	r3, [r3, #0]
 80077e0:	330c      	adds	r3, #12
 80077e2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80077e6:	e853 3f00 	ldrex	r3, [r3]
 80077ea:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80077ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077ee:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80077f2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80077f4:	68fb      	ldr	r3, [r7, #12]
 80077f6:	681b      	ldr	r3, [r3, #0]
 80077f8:	330c      	adds	r3, #12
 80077fa:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80077fc:	637a      	str	r2, [r7, #52]	; 0x34
 80077fe:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007800:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8007802:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007804:	e841 2300 	strex	r3, r2, [r1]
 8007808:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800780a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800780c:	2b00      	cmp	r3, #0
 800780e:	d1e5      	bne.n	80077dc <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007810:	68fb      	ldr	r3, [r7, #12]
 8007812:	681b      	ldr	r3, [r3, #0]
 8007814:	3314      	adds	r3, #20
 8007816:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007818:	697b      	ldr	r3, [r7, #20]
 800781a:	e853 3f00 	ldrex	r3, [r3]
 800781e:	613b      	str	r3, [r7, #16]
   return(result);
 8007820:	693b      	ldr	r3, [r7, #16]
 8007822:	f023 0301 	bic.w	r3, r3, #1
 8007826:	63bb      	str	r3, [r7, #56]	; 0x38
 8007828:	68fb      	ldr	r3, [r7, #12]
 800782a:	681b      	ldr	r3, [r3, #0]
 800782c:	3314      	adds	r3, #20
 800782e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007830:	623a      	str	r2, [r7, #32]
 8007832:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007834:	69f9      	ldr	r1, [r7, #28]
 8007836:	6a3a      	ldr	r2, [r7, #32]
 8007838:	e841 2300 	strex	r3, r2, [r1]
 800783c:	61bb      	str	r3, [r7, #24]
   return(result);
 800783e:	69bb      	ldr	r3, [r7, #24]
 8007840:	2b00      	cmp	r3, #0
 8007842:	d1e5      	bne.n	8007810 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8007844:	68fb      	ldr	r3, [r7, #12]
 8007846:	2220      	movs	r2, #32
 8007848:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800784c:	68fb      	ldr	r3, [r7, #12]
 800784e:	2220      	movs	r2, #32
 8007850:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8007854:	68fb      	ldr	r3, [r7, #12]
 8007856:	2200      	movs	r2, #0
 8007858:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800785c:	2303      	movs	r3, #3
 800785e:	e00f      	b.n	8007880 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007860:	68fb      	ldr	r3, [r7, #12]
 8007862:	681b      	ldr	r3, [r3, #0]
 8007864:	681a      	ldr	r2, [r3, #0]
 8007866:	68bb      	ldr	r3, [r7, #8]
 8007868:	4013      	ands	r3, r2
 800786a:	68ba      	ldr	r2, [r7, #8]
 800786c:	429a      	cmp	r2, r3
 800786e:	bf0c      	ite	eq
 8007870:	2301      	moveq	r3, #1
 8007872:	2300      	movne	r3, #0
 8007874:	b2db      	uxtb	r3, r3
 8007876:	461a      	mov	r2, r3
 8007878:	79fb      	ldrb	r3, [r7, #7]
 800787a:	429a      	cmp	r2, r3
 800787c:	d09f      	beq.n	80077be <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800787e:	2300      	movs	r3, #0
}
 8007880:	4618      	mov	r0, r3
 8007882:	3740      	adds	r7, #64	; 0x40
 8007884:	46bd      	mov	sp, r7
 8007886:	bd80      	pop	{r7, pc}

08007888 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007888:	b480      	push	{r7}
 800788a:	b085      	sub	sp, #20
 800788c:	af00      	add	r7, sp, #0
 800788e:	60f8      	str	r0, [r7, #12]
 8007890:	60b9      	str	r1, [r7, #8]
 8007892:	4613      	mov	r3, r2
 8007894:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8007896:	68fb      	ldr	r3, [r7, #12]
 8007898:	68ba      	ldr	r2, [r7, #8]
 800789a:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 800789c:	68fb      	ldr	r3, [r7, #12]
 800789e:	88fa      	ldrh	r2, [r7, #6]
 80078a0:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 80078a2:	68fb      	ldr	r3, [r7, #12]
 80078a4:	88fa      	ldrh	r2, [r7, #6]
 80078a6:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80078a8:	68fb      	ldr	r3, [r7, #12]
 80078aa:	2200      	movs	r2, #0
 80078ac:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80078ae:	68fb      	ldr	r3, [r7, #12]
 80078b0:	2222      	movs	r2, #34	; 0x22
 80078b2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80078b6:	68fb      	ldr	r3, [r7, #12]
 80078b8:	2200      	movs	r2, #0
 80078ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80078be:	68fb      	ldr	r3, [r7, #12]
 80078c0:	681b      	ldr	r3, [r3, #0]
 80078c2:	68da      	ldr	r2, [r3, #12]
 80078c4:	68fb      	ldr	r3, [r7, #12]
 80078c6:	681b      	ldr	r3, [r3, #0]
 80078c8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80078cc:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80078ce:	68fb      	ldr	r3, [r7, #12]
 80078d0:	681b      	ldr	r3, [r3, #0]
 80078d2:	695a      	ldr	r2, [r3, #20]
 80078d4:	68fb      	ldr	r3, [r7, #12]
 80078d6:	681b      	ldr	r3, [r3, #0]
 80078d8:	f042 0201 	orr.w	r2, r2, #1
 80078dc:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80078de:	68fb      	ldr	r3, [r7, #12]
 80078e0:	681b      	ldr	r3, [r3, #0]
 80078e2:	68da      	ldr	r2, [r3, #12]
 80078e4:	68fb      	ldr	r3, [r7, #12]
 80078e6:	681b      	ldr	r3, [r3, #0]
 80078e8:	f042 0220 	orr.w	r2, r2, #32
 80078ec:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80078ee:	2300      	movs	r3, #0
}
 80078f0:	4618      	mov	r0, r3
 80078f2:	3714      	adds	r7, #20
 80078f4:	46bd      	mov	sp, r7
 80078f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078fa:	4770      	bx	lr

080078fc <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80078fc:	b580      	push	{r7, lr}
 80078fe:	b098      	sub	sp, #96	; 0x60
 8007900:	af00      	add	r7, sp, #0
 8007902:	60f8      	str	r0, [r7, #12]
 8007904:	60b9      	str	r1, [r7, #8]
 8007906:	4613      	mov	r3, r2
 8007908:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 800790a:	68ba      	ldr	r2, [r7, #8]
 800790c:	68fb      	ldr	r3, [r7, #12]
 800790e:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8007910:	68fb      	ldr	r3, [r7, #12]
 8007912:	88fa      	ldrh	r2, [r7, #6]
 8007914:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007916:	68fb      	ldr	r3, [r7, #12]
 8007918:	2200      	movs	r2, #0
 800791a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800791c:	68fb      	ldr	r3, [r7, #12]
 800791e:	2222      	movs	r2, #34	; 0x22
 8007920:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8007924:	68fb      	ldr	r3, [r7, #12]
 8007926:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007928:	4a3e      	ldr	r2, [pc, #248]	; (8007a24 <UART_Start_Receive_DMA+0x128>)
 800792a:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800792c:	68fb      	ldr	r3, [r7, #12]
 800792e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007930:	4a3d      	ldr	r2, [pc, #244]	; (8007a28 <UART_Start_Receive_DMA+0x12c>)
 8007932:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8007934:	68fb      	ldr	r3, [r7, #12]
 8007936:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007938:	4a3c      	ldr	r2, [pc, #240]	; (8007a2c <UART_Start_Receive_DMA+0x130>)
 800793a:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 800793c:	68fb      	ldr	r3, [r7, #12]
 800793e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007940:	2200      	movs	r2, #0
 8007942:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8007944:	f107 0308 	add.w	r3, r7, #8
 8007948:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 800794a:	68fb      	ldr	r3, [r7, #12]
 800794c:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800794e:	68fb      	ldr	r3, [r7, #12]
 8007950:	681b      	ldr	r3, [r3, #0]
 8007952:	3304      	adds	r3, #4
 8007954:	4619      	mov	r1, r3
 8007956:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007958:	681a      	ldr	r2, [r3, #0]
 800795a:	88fb      	ldrh	r3, [r7, #6]
 800795c:	f7fc faee 	bl	8003f3c <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8007960:	2300      	movs	r3, #0
 8007962:	613b      	str	r3, [r7, #16]
 8007964:	68fb      	ldr	r3, [r7, #12]
 8007966:	681b      	ldr	r3, [r3, #0]
 8007968:	681b      	ldr	r3, [r3, #0]
 800796a:	613b      	str	r3, [r7, #16]
 800796c:	68fb      	ldr	r3, [r7, #12]
 800796e:	681b      	ldr	r3, [r3, #0]
 8007970:	685b      	ldr	r3, [r3, #4]
 8007972:	613b      	str	r3, [r7, #16]
 8007974:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007976:	68fb      	ldr	r3, [r7, #12]
 8007978:	2200      	movs	r2, #0
 800797a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800797e:	68fb      	ldr	r3, [r7, #12]
 8007980:	681b      	ldr	r3, [r3, #0]
 8007982:	330c      	adds	r3, #12
 8007984:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007986:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007988:	e853 3f00 	ldrex	r3, [r3]
 800798c:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800798e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007990:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007994:	65bb      	str	r3, [r7, #88]	; 0x58
 8007996:	68fb      	ldr	r3, [r7, #12]
 8007998:	681b      	ldr	r3, [r3, #0]
 800799a:	330c      	adds	r3, #12
 800799c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800799e:	64fa      	str	r2, [r7, #76]	; 0x4c
 80079a0:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079a2:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 80079a4:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80079a6:	e841 2300 	strex	r3, r2, [r1]
 80079aa:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 80079ac:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80079ae:	2b00      	cmp	r3, #0
 80079b0:	d1e5      	bne.n	800797e <UART_Start_Receive_DMA+0x82>

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80079b2:	68fb      	ldr	r3, [r7, #12]
 80079b4:	681b      	ldr	r3, [r3, #0]
 80079b6:	3314      	adds	r3, #20
 80079b8:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80079bc:	e853 3f00 	ldrex	r3, [r3]
 80079c0:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80079c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80079c4:	f043 0301 	orr.w	r3, r3, #1
 80079c8:	657b      	str	r3, [r7, #84]	; 0x54
 80079ca:	68fb      	ldr	r3, [r7, #12]
 80079cc:	681b      	ldr	r3, [r3, #0]
 80079ce:	3314      	adds	r3, #20
 80079d0:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80079d2:	63ba      	str	r2, [r7, #56]	; 0x38
 80079d4:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079d6:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80079d8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80079da:	e841 2300 	strex	r3, r2, [r1]
 80079de:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80079e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80079e2:	2b00      	cmp	r3, #0
 80079e4:	d1e5      	bne.n	80079b2 <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80079e6:	68fb      	ldr	r3, [r7, #12]
 80079e8:	681b      	ldr	r3, [r3, #0]
 80079ea:	3314      	adds	r3, #20
 80079ec:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079ee:	69bb      	ldr	r3, [r7, #24]
 80079f0:	e853 3f00 	ldrex	r3, [r3]
 80079f4:	617b      	str	r3, [r7, #20]
   return(result);
 80079f6:	697b      	ldr	r3, [r7, #20]
 80079f8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80079fc:	653b      	str	r3, [r7, #80]	; 0x50
 80079fe:	68fb      	ldr	r3, [r7, #12]
 8007a00:	681b      	ldr	r3, [r3, #0]
 8007a02:	3314      	adds	r3, #20
 8007a04:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8007a06:	627a      	str	r2, [r7, #36]	; 0x24
 8007a08:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a0a:	6a39      	ldr	r1, [r7, #32]
 8007a0c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007a0e:	e841 2300 	strex	r3, r2, [r1]
 8007a12:	61fb      	str	r3, [r7, #28]
   return(result);
 8007a14:	69fb      	ldr	r3, [r7, #28]
 8007a16:	2b00      	cmp	r3, #0
 8007a18:	d1e5      	bne.n	80079e6 <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 8007a1a:	2300      	movs	r3, #0
}
 8007a1c:	4618      	mov	r0, r3
 8007a1e:	3760      	adds	r7, #96	; 0x60
 8007a20:	46bd      	mov	sp, r7
 8007a22:	bd80      	pop	{r7, pc}
 8007a24:	080075bd 	.word	0x080075bd
 8007a28:	080076e3 	.word	0x080076e3
 8007a2c:	08007719 	.word	0x08007719

08007a30 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8007a30:	b480      	push	{r7}
 8007a32:	b089      	sub	sp, #36	; 0x24
 8007a34:	af00      	add	r7, sp, #0
 8007a36:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	681b      	ldr	r3, [r3, #0]
 8007a3c:	330c      	adds	r3, #12
 8007a3e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a40:	68fb      	ldr	r3, [r7, #12]
 8007a42:	e853 3f00 	ldrex	r3, [r3]
 8007a46:	60bb      	str	r3, [r7, #8]
   return(result);
 8007a48:	68bb      	ldr	r3, [r7, #8]
 8007a4a:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8007a4e:	61fb      	str	r3, [r7, #28]
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	681b      	ldr	r3, [r3, #0]
 8007a54:	330c      	adds	r3, #12
 8007a56:	69fa      	ldr	r2, [r7, #28]
 8007a58:	61ba      	str	r2, [r7, #24]
 8007a5a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a5c:	6979      	ldr	r1, [r7, #20]
 8007a5e:	69ba      	ldr	r2, [r7, #24]
 8007a60:	e841 2300 	strex	r3, r2, [r1]
 8007a64:	613b      	str	r3, [r7, #16]
   return(result);
 8007a66:	693b      	ldr	r3, [r7, #16]
 8007a68:	2b00      	cmp	r3, #0
 8007a6a:	d1e5      	bne.n	8007a38 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	2220      	movs	r2, #32
 8007a70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 8007a74:	bf00      	nop
 8007a76:	3724      	adds	r7, #36	; 0x24
 8007a78:	46bd      	mov	sp, r7
 8007a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a7e:	4770      	bx	lr

08007a80 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007a80:	b480      	push	{r7}
 8007a82:	b095      	sub	sp, #84	; 0x54
 8007a84:	af00      	add	r7, sp, #0
 8007a86:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	681b      	ldr	r3, [r3, #0]
 8007a8c:	330c      	adds	r3, #12
 8007a8e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a90:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007a92:	e853 3f00 	ldrex	r3, [r3]
 8007a96:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8007a98:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007a9a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007a9e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	681b      	ldr	r3, [r3, #0]
 8007aa4:	330c      	adds	r3, #12
 8007aa6:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8007aa8:	643a      	str	r2, [r7, #64]	; 0x40
 8007aaa:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007aac:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8007aae:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8007ab0:	e841 2300 	strex	r3, r2, [r1]
 8007ab4:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007ab6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007ab8:	2b00      	cmp	r3, #0
 8007aba:	d1e5      	bne.n	8007a88 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	681b      	ldr	r3, [r3, #0]
 8007ac0:	3314      	adds	r3, #20
 8007ac2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ac4:	6a3b      	ldr	r3, [r7, #32]
 8007ac6:	e853 3f00 	ldrex	r3, [r3]
 8007aca:	61fb      	str	r3, [r7, #28]
   return(result);
 8007acc:	69fb      	ldr	r3, [r7, #28]
 8007ace:	f023 0301 	bic.w	r3, r3, #1
 8007ad2:	64bb      	str	r3, [r7, #72]	; 0x48
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	681b      	ldr	r3, [r3, #0]
 8007ad8:	3314      	adds	r3, #20
 8007ada:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007adc:	62fa      	str	r2, [r7, #44]	; 0x2c
 8007ade:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ae0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007ae2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007ae4:	e841 2300 	strex	r3, r2, [r1]
 8007ae8:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007aea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007aec:	2b00      	cmp	r3, #0
 8007aee:	d1e5      	bne.n	8007abc <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007af4:	2b01      	cmp	r3, #1
 8007af6:	d119      	bne.n	8007b2c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	681b      	ldr	r3, [r3, #0]
 8007afc:	330c      	adds	r3, #12
 8007afe:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b00:	68fb      	ldr	r3, [r7, #12]
 8007b02:	e853 3f00 	ldrex	r3, [r3]
 8007b06:	60bb      	str	r3, [r7, #8]
   return(result);
 8007b08:	68bb      	ldr	r3, [r7, #8]
 8007b0a:	f023 0310 	bic.w	r3, r3, #16
 8007b0e:	647b      	str	r3, [r7, #68]	; 0x44
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	681b      	ldr	r3, [r3, #0]
 8007b14:	330c      	adds	r3, #12
 8007b16:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007b18:	61ba      	str	r2, [r7, #24]
 8007b1a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b1c:	6979      	ldr	r1, [r7, #20]
 8007b1e:	69ba      	ldr	r2, [r7, #24]
 8007b20:	e841 2300 	strex	r3, r2, [r1]
 8007b24:	613b      	str	r3, [r7, #16]
   return(result);
 8007b26:	693b      	ldr	r3, [r7, #16]
 8007b28:	2b00      	cmp	r3, #0
 8007b2a:	d1e5      	bne.n	8007af8 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	2220      	movs	r2, #32
 8007b30:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	2200      	movs	r2, #0
 8007b38:	631a      	str	r2, [r3, #48]	; 0x30
}
 8007b3a:	bf00      	nop
 8007b3c:	3754      	adds	r7, #84	; 0x54
 8007b3e:	46bd      	mov	sp, r7
 8007b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b44:	4770      	bx	lr

08007b46 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007b46:	b580      	push	{r7, lr}
 8007b48:	b084      	sub	sp, #16
 8007b4a:	af00      	add	r7, sp, #0
 8007b4c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b52:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8007b54:	68fb      	ldr	r3, [r7, #12]
 8007b56:	2200      	movs	r2, #0
 8007b58:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8007b5a:	68fb      	ldr	r3, [r7, #12]
 8007b5c:	2200      	movs	r2, #0
 8007b5e:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007b60:	68f8      	ldr	r0, [r7, #12]
 8007b62:	f7ff fd15 	bl	8007590 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007b66:	bf00      	nop
 8007b68:	3710      	adds	r7, #16
 8007b6a:	46bd      	mov	sp, r7
 8007b6c:	bd80      	pop	{r7, pc}

08007b6e <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8007b6e:	b480      	push	{r7}
 8007b70:	b085      	sub	sp, #20
 8007b72:	af00      	add	r7, sp, #0
 8007b74:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007b7c:	b2db      	uxtb	r3, r3
 8007b7e:	2b21      	cmp	r3, #33	; 0x21
 8007b80:	d13e      	bne.n	8007c00 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	689b      	ldr	r3, [r3, #8]
 8007b86:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007b8a:	d114      	bne.n	8007bb6 <UART_Transmit_IT+0x48>
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	691b      	ldr	r3, [r3, #16]
 8007b90:	2b00      	cmp	r3, #0
 8007b92:	d110      	bne.n	8007bb6 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	6a1b      	ldr	r3, [r3, #32]
 8007b98:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8007b9a:	68fb      	ldr	r3, [r7, #12]
 8007b9c:	881b      	ldrh	r3, [r3, #0]
 8007b9e:	461a      	mov	r2, r3
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	681b      	ldr	r3, [r3, #0]
 8007ba4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007ba8:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	6a1b      	ldr	r3, [r3, #32]
 8007bae:	1c9a      	adds	r2, r3, #2
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	621a      	str	r2, [r3, #32]
 8007bb4:	e008      	b.n	8007bc8 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	6a1b      	ldr	r3, [r3, #32]
 8007bba:	1c59      	adds	r1, r3, #1
 8007bbc:	687a      	ldr	r2, [r7, #4]
 8007bbe:	6211      	str	r1, [r2, #32]
 8007bc0:	781a      	ldrb	r2, [r3, #0]
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	681b      	ldr	r3, [r3, #0]
 8007bc6:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007bcc:	b29b      	uxth	r3, r3
 8007bce:	3b01      	subs	r3, #1
 8007bd0:	b29b      	uxth	r3, r3
 8007bd2:	687a      	ldr	r2, [r7, #4]
 8007bd4:	4619      	mov	r1, r3
 8007bd6:	84d1      	strh	r1, [r2, #38]	; 0x26
 8007bd8:	2b00      	cmp	r3, #0
 8007bda:	d10f      	bne.n	8007bfc <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	681b      	ldr	r3, [r3, #0]
 8007be0:	68da      	ldr	r2, [r3, #12]
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	681b      	ldr	r3, [r3, #0]
 8007be6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007bea:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	681b      	ldr	r3, [r3, #0]
 8007bf0:	68da      	ldr	r2, [r3, #12]
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	681b      	ldr	r3, [r3, #0]
 8007bf6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007bfa:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8007bfc:	2300      	movs	r3, #0
 8007bfe:	e000      	b.n	8007c02 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8007c00:	2302      	movs	r3, #2
  }
}
 8007c02:	4618      	mov	r0, r3
 8007c04:	3714      	adds	r7, #20
 8007c06:	46bd      	mov	sp, r7
 8007c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c0c:	4770      	bx	lr

08007c0e <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007c0e:	b580      	push	{r7, lr}
 8007c10:	b082      	sub	sp, #8
 8007c12:	af00      	add	r7, sp, #0
 8007c14:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	681b      	ldr	r3, [r3, #0]
 8007c1a:	68da      	ldr	r2, [r3, #12]
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	681b      	ldr	r3, [r3, #0]
 8007c20:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007c24:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	2220      	movs	r2, #32
 8007c2a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007c2e:	6878      	ldr	r0, [r7, #4]
 8007c30:	f7ff fc9a 	bl	8007568 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8007c34:	2300      	movs	r3, #0
}
 8007c36:	4618      	mov	r0, r3
 8007c38:	3708      	adds	r7, #8
 8007c3a:	46bd      	mov	sp, r7
 8007c3c:	bd80      	pop	{r7, pc}

08007c3e <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8007c3e:	b580      	push	{r7, lr}
 8007c40:	b08c      	sub	sp, #48	; 0x30
 8007c42:	af00      	add	r7, sp, #0
 8007c44:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007c4c:	b2db      	uxtb	r3, r3
 8007c4e:	2b22      	cmp	r3, #34	; 0x22
 8007c50:	f040 80ab 	bne.w	8007daa <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	689b      	ldr	r3, [r3, #8]
 8007c58:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007c5c:	d117      	bne.n	8007c8e <UART_Receive_IT+0x50>
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	691b      	ldr	r3, [r3, #16]
 8007c62:	2b00      	cmp	r3, #0
 8007c64:	d113      	bne.n	8007c8e <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8007c66:	2300      	movs	r3, #0
 8007c68:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007c6e:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	681b      	ldr	r3, [r3, #0]
 8007c74:	685b      	ldr	r3, [r3, #4]
 8007c76:	b29b      	uxth	r3, r3
 8007c78:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007c7c:	b29a      	uxth	r2, r3
 8007c7e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007c80:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007c86:	1c9a      	adds	r2, r3, #2
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	629a      	str	r2, [r3, #40]	; 0x28
 8007c8c:	e026      	b.n	8007cdc <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007c92:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8007c94:	2300      	movs	r3, #0
 8007c96:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	689b      	ldr	r3, [r3, #8]
 8007c9c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007ca0:	d007      	beq.n	8007cb2 <UART_Receive_IT+0x74>
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	689b      	ldr	r3, [r3, #8]
 8007ca6:	2b00      	cmp	r3, #0
 8007ca8:	d10a      	bne.n	8007cc0 <UART_Receive_IT+0x82>
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	691b      	ldr	r3, [r3, #16]
 8007cae:	2b00      	cmp	r3, #0
 8007cb0:	d106      	bne.n	8007cc0 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	681b      	ldr	r3, [r3, #0]
 8007cb6:	685b      	ldr	r3, [r3, #4]
 8007cb8:	b2da      	uxtb	r2, r3
 8007cba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007cbc:	701a      	strb	r2, [r3, #0]
 8007cbe:	e008      	b.n	8007cd2 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	681b      	ldr	r3, [r3, #0]
 8007cc4:	685b      	ldr	r3, [r3, #4]
 8007cc6:	b2db      	uxtb	r3, r3
 8007cc8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007ccc:	b2da      	uxtb	r2, r3
 8007cce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007cd0:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007cd6:	1c5a      	adds	r2, r3, #1
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007ce0:	b29b      	uxth	r3, r3
 8007ce2:	3b01      	subs	r3, #1
 8007ce4:	b29b      	uxth	r3, r3
 8007ce6:	687a      	ldr	r2, [r7, #4]
 8007ce8:	4619      	mov	r1, r3
 8007cea:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8007cec:	2b00      	cmp	r3, #0
 8007cee:	d15a      	bne.n	8007da6 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	681b      	ldr	r3, [r3, #0]
 8007cf4:	68da      	ldr	r2, [r3, #12]
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	681b      	ldr	r3, [r3, #0]
 8007cfa:	f022 0220 	bic.w	r2, r2, #32
 8007cfe:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	681b      	ldr	r3, [r3, #0]
 8007d04:	68da      	ldr	r2, [r3, #12]
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	681b      	ldr	r3, [r3, #0]
 8007d0a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007d0e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	681b      	ldr	r3, [r3, #0]
 8007d14:	695a      	ldr	r2, [r3, #20]
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	681b      	ldr	r3, [r3, #0]
 8007d1a:	f022 0201 	bic.w	r2, r2, #1
 8007d1e:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	2220      	movs	r2, #32
 8007d24:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007d2c:	2b01      	cmp	r3, #1
 8007d2e:	d135      	bne.n	8007d9c <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	2200      	movs	r2, #0
 8007d34:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	681b      	ldr	r3, [r3, #0]
 8007d3a:	330c      	adds	r3, #12
 8007d3c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d3e:	697b      	ldr	r3, [r7, #20]
 8007d40:	e853 3f00 	ldrex	r3, [r3]
 8007d44:	613b      	str	r3, [r7, #16]
   return(result);
 8007d46:	693b      	ldr	r3, [r7, #16]
 8007d48:	f023 0310 	bic.w	r3, r3, #16
 8007d4c:	627b      	str	r3, [r7, #36]	; 0x24
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	681b      	ldr	r3, [r3, #0]
 8007d52:	330c      	adds	r3, #12
 8007d54:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007d56:	623a      	str	r2, [r7, #32]
 8007d58:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d5a:	69f9      	ldr	r1, [r7, #28]
 8007d5c:	6a3a      	ldr	r2, [r7, #32]
 8007d5e:	e841 2300 	strex	r3, r2, [r1]
 8007d62:	61bb      	str	r3, [r7, #24]
   return(result);
 8007d64:	69bb      	ldr	r3, [r7, #24]
 8007d66:	2b00      	cmp	r3, #0
 8007d68:	d1e5      	bne.n	8007d36 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	681b      	ldr	r3, [r3, #0]
 8007d6e:	681b      	ldr	r3, [r3, #0]
 8007d70:	f003 0310 	and.w	r3, r3, #16
 8007d74:	2b10      	cmp	r3, #16
 8007d76:	d10a      	bne.n	8007d8e <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007d78:	2300      	movs	r3, #0
 8007d7a:	60fb      	str	r3, [r7, #12]
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	681b      	ldr	r3, [r3, #0]
 8007d80:	681b      	ldr	r3, [r3, #0]
 8007d82:	60fb      	str	r3, [r7, #12]
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	681b      	ldr	r3, [r3, #0]
 8007d88:	685b      	ldr	r3, [r3, #4]
 8007d8a:	60fb      	str	r3, [r7, #12]
 8007d8c:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8007d92:	4619      	mov	r1, r3
 8007d94:	6878      	ldr	r0, [r7, #4]
 8007d96:	f7ff fc05 	bl	80075a4 <HAL_UARTEx_RxEventCallback>
 8007d9a:	e002      	b.n	8007da2 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8007d9c:	6878      	ldr	r0, [r7, #4]
 8007d9e:	f7fa f87f 	bl	8001ea0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8007da2:	2300      	movs	r3, #0
 8007da4:	e002      	b.n	8007dac <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8007da6:	2300      	movs	r3, #0
 8007da8:	e000      	b.n	8007dac <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8007daa:	2302      	movs	r3, #2
  }
}
 8007dac:	4618      	mov	r0, r3
 8007dae:	3730      	adds	r7, #48	; 0x30
 8007db0:	46bd      	mov	sp, r7
 8007db2:	bd80      	pop	{r7, pc}

08007db4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007db4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007db8:	b09f      	sub	sp, #124	; 0x7c
 8007dba:	af00      	add	r7, sp, #0
 8007dbc:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007dbe:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007dc0:	681b      	ldr	r3, [r3, #0]
 8007dc2:	691b      	ldr	r3, [r3, #16]
 8007dc4:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8007dc8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007dca:	68d9      	ldr	r1, [r3, #12]
 8007dcc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007dce:	681a      	ldr	r2, [r3, #0]
 8007dd0:	ea40 0301 	orr.w	r3, r0, r1
 8007dd4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8007dd6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007dd8:	689a      	ldr	r2, [r3, #8]
 8007dda:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007ddc:	691b      	ldr	r3, [r3, #16]
 8007dde:	431a      	orrs	r2, r3
 8007de0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007de2:	695b      	ldr	r3, [r3, #20]
 8007de4:	431a      	orrs	r2, r3
 8007de6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007de8:	69db      	ldr	r3, [r3, #28]
 8007dea:	4313      	orrs	r3, r2
 8007dec:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 8007dee:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007df0:	681b      	ldr	r3, [r3, #0]
 8007df2:	68db      	ldr	r3, [r3, #12]
 8007df4:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8007df8:	f021 010c 	bic.w	r1, r1, #12
 8007dfc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007dfe:	681a      	ldr	r2, [r3, #0]
 8007e00:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8007e02:	430b      	orrs	r3, r1
 8007e04:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007e06:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007e08:	681b      	ldr	r3, [r3, #0]
 8007e0a:	695b      	ldr	r3, [r3, #20]
 8007e0c:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8007e10:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007e12:	6999      	ldr	r1, [r3, #24]
 8007e14:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007e16:	681a      	ldr	r2, [r3, #0]
 8007e18:	ea40 0301 	orr.w	r3, r0, r1
 8007e1c:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8007e1e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007e20:	681a      	ldr	r2, [r3, #0]
 8007e22:	4bc5      	ldr	r3, [pc, #788]	; (8008138 <UART_SetConfig+0x384>)
 8007e24:	429a      	cmp	r2, r3
 8007e26:	d004      	beq.n	8007e32 <UART_SetConfig+0x7e>
 8007e28:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007e2a:	681a      	ldr	r2, [r3, #0]
 8007e2c:	4bc3      	ldr	r3, [pc, #780]	; (800813c <UART_SetConfig+0x388>)
 8007e2e:	429a      	cmp	r2, r3
 8007e30:	d103      	bne.n	8007e3a <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8007e32:	f7fe f99b 	bl	800616c <HAL_RCC_GetPCLK2Freq>
 8007e36:	6778      	str	r0, [r7, #116]	; 0x74
 8007e38:	e002      	b.n	8007e40 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8007e3a:	f7fe f983 	bl	8006144 <HAL_RCC_GetPCLK1Freq>
 8007e3e:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007e40:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007e42:	69db      	ldr	r3, [r3, #28]
 8007e44:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007e48:	f040 80b6 	bne.w	8007fb8 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8007e4c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007e4e:	461c      	mov	r4, r3
 8007e50:	f04f 0500 	mov.w	r5, #0
 8007e54:	4622      	mov	r2, r4
 8007e56:	462b      	mov	r3, r5
 8007e58:	1891      	adds	r1, r2, r2
 8007e5a:	6439      	str	r1, [r7, #64]	; 0x40
 8007e5c:	415b      	adcs	r3, r3
 8007e5e:	647b      	str	r3, [r7, #68]	; 0x44
 8007e60:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8007e64:	1912      	adds	r2, r2, r4
 8007e66:	eb45 0303 	adc.w	r3, r5, r3
 8007e6a:	f04f 0000 	mov.w	r0, #0
 8007e6e:	f04f 0100 	mov.w	r1, #0
 8007e72:	00d9      	lsls	r1, r3, #3
 8007e74:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8007e78:	00d0      	lsls	r0, r2, #3
 8007e7a:	4602      	mov	r2, r0
 8007e7c:	460b      	mov	r3, r1
 8007e7e:	1911      	adds	r1, r2, r4
 8007e80:	6639      	str	r1, [r7, #96]	; 0x60
 8007e82:	416b      	adcs	r3, r5
 8007e84:	667b      	str	r3, [r7, #100]	; 0x64
 8007e86:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007e88:	685b      	ldr	r3, [r3, #4]
 8007e8a:	461a      	mov	r2, r3
 8007e8c:	f04f 0300 	mov.w	r3, #0
 8007e90:	1891      	adds	r1, r2, r2
 8007e92:	63b9      	str	r1, [r7, #56]	; 0x38
 8007e94:	415b      	adcs	r3, r3
 8007e96:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007e98:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8007e9c:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8007ea0:	f7f8 feda 	bl	8000c58 <__aeabi_uldivmod>
 8007ea4:	4602      	mov	r2, r0
 8007ea6:	460b      	mov	r3, r1
 8007ea8:	4ba5      	ldr	r3, [pc, #660]	; (8008140 <UART_SetConfig+0x38c>)
 8007eaa:	fba3 2302 	umull	r2, r3, r3, r2
 8007eae:	095b      	lsrs	r3, r3, #5
 8007eb0:	011e      	lsls	r6, r3, #4
 8007eb2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007eb4:	461c      	mov	r4, r3
 8007eb6:	f04f 0500 	mov.w	r5, #0
 8007eba:	4622      	mov	r2, r4
 8007ebc:	462b      	mov	r3, r5
 8007ebe:	1891      	adds	r1, r2, r2
 8007ec0:	6339      	str	r1, [r7, #48]	; 0x30
 8007ec2:	415b      	adcs	r3, r3
 8007ec4:	637b      	str	r3, [r7, #52]	; 0x34
 8007ec6:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8007eca:	1912      	adds	r2, r2, r4
 8007ecc:	eb45 0303 	adc.w	r3, r5, r3
 8007ed0:	f04f 0000 	mov.w	r0, #0
 8007ed4:	f04f 0100 	mov.w	r1, #0
 8007ed8:	00d9      	lsls	r1, r3, #3
 8007eda:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8007ede:	00d0      	lsls	r0, r2, #3
 8007ee0:	4602      	mov	r2, r0
 8007ee2:	460b      	mov	r3, r1
 8007ee4:	1911      	adds	r1, r2, r4
 8007ee6:	65b9      	str	r1, [r7, #88]	; 0x58
 8007ee8:	416b      	adcs	r3, r5
 8007eea:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007eec:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007eee:	685b      	ldr	r3, [r3, #4]
 8007ef0:	461a      	mov	r2, r3
 8007ef2:	f04f 0300 	mov.w	r3, #0
 8007ef6:	1891      	adds	r1, r2, r2
 8007ef8:	62b9      	str	r1, [r7, #40]	; 0x28
 8007efa:	415b      	adcs	r3, r3
 8007efc:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007efe:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8007f02:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8007f06:	f7f8 fea7 	bl	8000c58 <__aeabi_uldivmod>
 8007f0a:	4602      	mov	r2, r0
 8007f0c:	460b      	mov	r3, r1
 8007f0e:	4b8c      	ldr	r3, [pc, #560]	; (8008140 <UART_SetConfig+0x38c>)
 8007f10:	fba3 1302 	umull	r1, r3, r3, r2
 8007f14:	095b      	lsrs	r3, r3, #5
 8007f16:	2164      	movs	r1, #100	; 0x64
 8007f18:	fb01 f303 	mul.w	r3, r1, r3
 8007f1c:	1ad3      	subs	r3, r2, r3
 8007f1e:	00db      	lsls	r3, r3, #3
 8007f20:	3332      	adds	r3, #50	; 0x32
 8007f22:	4a87      	ldr	r2, [pc, #540]	; (8008140 <UART_SetConfig+0x38c>)
 8007f24:	fba2 2303 	umull	r2, r3, r2, r3
 8007f28:	095b      	lsrs	r3, r3, #5
 8007f2a:	005b      	lsls	r3, r3, #1
 8007f2c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8007f30:	441e      	add	r6, r3
 8007f32:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007f34:	4618      	mov	r0, r3
 8007f36:	f04f 0100 	mov.w	r1, #0
 8007f3a:	4602      	mov	r2, r0
 8007f3c:	460b      	mov	r3, r1
 8007f3e:	1894      	adds	r4, r2, r2
 8007f40:	623c      	str	r4, [r7, #32]
 8007f42:	415b      	adcs	r3, r3
 8007f44:	627b      	str	r3, [r7, #36]	; 0x24
 8007f46:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8007f4a:	1812      	adds	r2, r2, r0
 8007f4c:	eb41 0303 	adc.w	r3, r1, r3
 8007f50:	f04f 0400 	mov.w	r4, #0
 8007f54:	f04f 0500 	mov.w	r5, #0
 8007f58:	00dd      	lsls	r5, r3, #3
 8007f5a:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8007f5e:	00d4      	lsls	r4, r2, #3
 8007f60:	4622      	mov	r2, r4
 8007f62:	462b      	mov	r3, r5
 8007f64:	1814      	adds	r4, r2, r0
 8007f66:	653c      	str	r4, [r7, #80]	; 0x50
 8007f68:	414b      	adcs	r3, r1
 8007f6a:	657b      	str	r3, [r7, #84]	; 0x54
 8007f6c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007f6e:	685b      	ldr	r3, [r3, #4]
 8007f70:	461a      	mov	r2, r3
 8007f72:	f04f 0300 	mov.w	r3, #0
 8007f76:	1891      	adds	r1, r2, r2
 8007f78:	61b9      	str	r1, [r7, #24]
 8007f7a:	415b      	adcs	r3, r3
 8007f7c:	61fb      	str	r3, [r7, #28]
 8007f7e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007f82:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8007f86:	f7f8 fe67 	bl	8000c58 <__aeabi_uldivmod>
 8007f8a:	4602      	mov	r2, r0
 8007f8c:	460b      	mov	r3, r1
 8007f8e:	4b6c      	ldr	r3, [pc, #432]	; (8008140 <UART_SetConfig+0x38c>)
 8007f90:	fba3 1302 	umull	r1, r3, r3, r2
 8007f94:	095b      	lsrs	r3, r3, #5
 8007f96:	2164      	movs	r1, #100	; 0x64
 8007f98:	fb01 f303 	mul.w	r3, r1, r3
 8007f9c:	1ad3      	subs	r3, r2, r3
 8007f9e:	00db      	lsls	r3, r3, #3
 8007fa0:	3332      	adds	r3, #50	; 0x32
 8007fa2:	4a67      	ldr	r2, [pc, #412]	; (8008140 <UART_SetConfig+0x38c>)
 8007fa4:	fba2 2303 	umull	r2, r3, r2, r3
 8007fa8:	095b      	lsrs	r3, r3, #5
 8007faa:	f003 0207 	and.w	r2, r3, #7
 8007fae:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007fb0:	681b      	ldr	r3, [r3, #0]
 8007fb2:	4432      	add	r2, r6
 8007fb4:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8007fb6:	e0b9      	b.n	800812c <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007fb8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007fba:	461c      	mov	r4, r3
 8007fbc:	f04f 0500 	mov.w	r5, #0
 8007fc0:	4622      	mov	r2, r4
 8007fc2:	462b      	mov	r3, r5
 8007fc4:	1891      	adds	r1, r2, r2
 8007fc6:	6139      	str	r1, [r7, #16]
 8007fc8:	415b      	adcs	r3, r3
 8007fca:	617b      	str	r3, [r7, #20]
 8007fcc:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8007fd0:	1912      	adds	r2, r2, r4
 8007fd2:	eb45 0303 	adc.w	r3, r5, r3
 8007fd6:	f04f 0000 	mov.w	r0, #0
 8007fda:	f04f 0100 	mov.w	r1, #0
 8007fde:	00d9      	lsls	r1, r3, #3
 8007fe0:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8007fe4:	00d0      	lsls	r0, r2, #3
 8007fe6:	4602      	mov	r2, r0
 8007fe8:	460b      	mov	r3, r1
 8007fea:	eb12 0804 	adds.w	r8, r2, r4
 8007fee:	eb43 0905 	adc.w	r9, r3, r5
 8007ff2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007ff4:	685b      	ldr	r3, [r3, #4]
 8007ff6:	4618      	mov	r0, r3
 8007ff8:	f04f 0100 	mov.w	r1, #0
 8007ffc:	f04f 0200 	mov.w	r2, #0
 8008000:	f04f 0300 	mov.w	r3, #0
 8008004:	008b      	lsls	r3, r1, #2
 8008006:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800800a:	0082      	lsls	r2, r0, #2
 800800c:	4640      	mov	r0, r8
 800800e:	4649      	mov	r1, r9
 8008010:	f7f8 fe22 	bl	8000c58 <__aeabi_uldivmod>
 8008014:	4602      	mov	r2, r0
 8008016:	460b      	mov	r3, r1
 8008018:	4b49      	ldr	r3, [pc, #292]	; (8008140 <UART_SetConfig+0x38c>)
 800801a:	fba3 2302 	umull	r2, r3, r3, r2
 800801e:	095b      	lsrs	r3, r3, #5
 8008020:	011e      	lsls	r6, r3, #4
 8008022:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008024:	4618      	mov	r0, r3
 8008026:	f04f 0100 	mov.w	r1, #0
 800802a:	4602      	mov	r2, r0
 800802c:	460b      	mov	r3, r1
 800802e:	1894      	adds	r4, r2, r2
 8008030:	60bc      	str	r4, [r7, #8]
 8008032:	415b      	adcs	r3, r3
 8008034:	60fb      	str	r3, [r7, #12]
 8008036:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800803a:	1812      	adds	r2, r2, r0
 800803c:	eb41 0303 	adc.w	r3, r1, r3
 8008040:	f04f 0400 	mov.w	r4, #0
 8008044:	f04f 0500 	mov.w	r5, #0
 8008048:	00dd      	lsls	r5, r3, #3
 800804a:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800804e:	00d4      	lsls	r4, r2, #3
 8008050:	4622      	mov	r2, r4
 8008052:	462b      	mov	r3, r5
 8008054:	1814      	adds	r4, r2, r0
 8008056:	64bc      	str	r4, [r7, #72]	; 0x48
 8008058:	414b      	adcs	r3, r1
 800805a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800805c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800805e:	685b      	ldr	r3, [r3, #4]
 8008060:	4618      	mov	r0, r3
 8008062:	f04f 0100 	mov.w	r1, #0
 8008066:	f04f 0200 	mov.w	r2, #0
 800806a:	f04f 0300 	mov.w	r3, #0
 800806e:	008b      	lsls	r3, r1, #2
 8008070:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8008074:	0082      	lsls	r2, r0, #2
 8008076:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 800807a:	f7f8 fded 	bl	8000c58 <__aeabi_uldivmod>
 800807e:	4602      	mov	r2, r0
 8008080:	460b      	mov	r3, r1
 8008082:	4b2f      	ldr	r3, [pc, #188]	; (8008140 <UART_SetConfig+0x38c>)
 8008084:	fba3 1302 	umull	r1, r3, r3, r2
 8008088:	095b      	lsrs	r3, r3, #5
 800808a:	2164      	movs	r1, #100	; 0x64
 800808c:	fb01 f303 	mul.w	r3, r1, r3
 8008090:	1ad3      	subs	r3, r2, r3
 8008092:	011b      	lsls	r3, r3, #4
 8008094:	3332      	adds	r3, #50	; 0x32
 8008096:	4a2a      	ldr	r2, [pc, #168]	; (8008140 <UART_SetConfig+0x38c>)
 8008098:	fba2 2303 	umull	r2, r3, r2, r3
 800809c:	095b      	lsrs	r3, r3, #5
 800809e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80080a2:	441e      	add	r6, r3
 80080a4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80080a6:	4618      	mov	r0, r3
 80080a8:	f04f 0100 	mov.w	r1, #0
 80080ac:	4602      	mov	r2, r0
 80080ae:	460b      	mov	r3, r1
 80080b0:	1894      	adds	r4, r2, r2
 80080b2:	603c      	str	r4, [r7, #0]
 80080b4:	415b      	adcs	r3, r3
 80080b6:	607b      	str	r3, [r7, #4]
 80080b8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80080bc:	1812      	adds	r2, r2, r0
 80080be:	eb41 0303 	adc.w	r3, r1, r3
 80080c2:	f04f 0400 	mov.w	r4, #0
 80080c6:	f04f 0500 	mov.w	r5, #0
 80080ca:	00dd      	lsls	r5, r3, #3
 80080cc:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80080d0:	00d4      	lsls	r4, r2, #3
 80080d2:	4622      	mov	r2, r4
 80080d4:	462b      	mov	r3, r5
 80080d6:	eb12 0a00 	adds.w	sl, r2, r0
 80080da:	eb43 0b01 	adc.w	fp, r3, r1
 80080de:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80080e0:	685b      	ldr	r3, [r3, #4]
 80080e2:	4618      	mov	r0, r3
 80080e4:	f04f 0100 	mov.w	r1, #0
 80080e8:	f04f 0200 	mov.w	r2, #0
 80080ec:	f04f 0300 	mov.w	r3, #0
 80080f0:	008b      	lsls	r3, r1, #2
 80080f2:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80080f6:	0082      	lsls	r2, r0, #2
 80080f8:	4650      	mov	r0, sl
 80080fa:	4659      	mov	r1, fp
 80080fc:	f7f8 fdac 	bl	8000c58 <__aeabi_uldivmod>
 8008100:	4602      	mov	r2, r0
 8008102:	460b      	mov	r3, r1
 8008104:	4b0e      	ldr	r3, [pc, #56]	; (8008140 <UART_SetConfig+0x38c>)
 8008106:	fba3 1302 	umull	r1, r3, r3, r2
 800810a:	095b      	lsrs	r3, r3, #5
 800810c:	2164      	movs	r1, #100	; 0x64
 800810e:	fb01 f303 	mul.w	r3, r1, r3
 8008112:	1ad3      	subs	r3, r2, r3
 8008114:	011b      	lsls	r3, r3, #4
 8008116:	3332      	adds	r3, #50	; 0x32
 8008118:	4a09      	ldr	r2, [pc, #36]	; (8008140 <UART_SetConfig+0x38c>)
 800811a:	fba2 2303 	umull	r2, r3, r2, r3
 800811e:	095b      	lsrs	r3, r3, #5
 8008120:	f003 020f 	and.w	r2, r3, #15
 8008124:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008126:	681b      	ldr	r3, [r3, #0]
 8008128:	4432      	add	r2, r6
 800812a:	609a      	str	r2, [r3, #8]
}
 800812c:	bf00      	nop
 800812e:	377c      	adds	r7, #124	; 0x7c
 8008130:	46bd      	mov	sp, r7
 8008132:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008136:	bf00      	nop
 8008138:	40011000 	.word	0x40011000
 800813c:	40011400 	.word	0x40011400
 8008140:	51eb851f 	.word	0x51eb851f

08008144 <__errno>:
 8008144:	4b01      	ldr	r3, [pc, #4]	; (800814c <__errno+0x8>)
 8008146:	6818      	ldr	r0, [r3, #0]
 8008148:	4770      	bx	lr
 800814a:	bf00      	nop
 800814c:	2000000c 	.word	0x2000000c

08008150 <__libc_init_array>:
 8008150:	b570      	push	{r4, r5, r6, lr}
 8008152:	4d0d      	ldr	r5, [pc, #52]	; (8008188 <__libc_init_array+0x38>)
 8008154:	4c0d      	ldr	r4, [pc, #52]	; (800818c <__libc_init_array+0x3c>)
 8008156:	1b64      	subs	r4, r4, r5
 8008158:	10a4      	asrs	r4, r4, #2
 800815a:	2600      	movs	r6, #0
 800815c:	42a6      	cmp	r6, r4
 800815e:	d109      	bne.n	8008174 <__libc_init_array+0x24>
 8008160:	4d0b      	ldr	r5, [pc, #44]	; (8008190 <__libc_init_array+0x40>)
 8008162:	4c0c      	ldr	r4, [pc, #48]	; (8008194 <__libc_init_array+0x44>)
 8008164:	f003 f92e 	bl	800b3c4 <_init>
 8008168:	1b64      	subs	r4, r4, r5
 800816a:	10a4      	asrs	r4, r4, #2
 800816c:	2600      	movs	r6, #0
 800816e:	42a6      	cmp	r6, r4
 8008170:	d105      	bne.n	800817e <__libc_init_array+0x2e>
 8008172:	bd70      	pop	{r4, r5, r6, pc}
 8008174:	f855 3b04 	ldr.w	r3, [r5], #4
 8008178:	4798      	blx	r3
 800817a:	3601      	adds	r6, #1
 800817c:	e7ee      	b.n	800815c <__libc_init_array+0xc>
 800817e:	f855 3b04 	ldr.w	r3, [r5], #4
 8008182:	4798      	blx	r3
 8008184:	3601      	adds	r6, #1
 8008186:	e7f2      	b.n	800816e <__libc_init_array+0x1e>
 8008188:	0800b898 	.word	0x0800b898
 800818c:	0800b898 	.word	0x0800b898
 8008190:	0800b898 	.word	0x0800b898
 8008194:	0800b89c 	.word	0x0800b89c

08008198 <memset>:
 8008198:	4402      	add	r2, r0
 800819a:	4603      	mov	r3, r0
 800819c:	4293      	cmp	r3, r2
 800819e:	d100      	bne.n	80081a2 <memset+0xa>
 80081a0:	4770      	bx	lr
 80081a2:	f803 1b01 	strb.w	r1, [r3], #1
 80081a6:	e7f9      	b.n	800819c <memset+0x4>

080081a8 <__cvt>:
 80081a8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80081ac:	ec55 4b10 	vmov	r4, r5, d0
 80081b0:	2d00      	cmp	r5, #0
 80081b2:	460e      	mov	r6, r1
 80081b4:	4619      	mov	r1, r3
 80081b6:	462b      	mov	r3, r5
 80081b8:	bfbb      	ittet	lt
 80081ba:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80081be:	461d      	movlt	r5, r3
 80081c0:	2300      	movge	r3, #0
 80081c2:	232d      	movlt	r3, #45	; 0x2d
 80081c4:	700b      	strb	r3, [r1, #0]
 80081c6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80081c8:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80081cc:	4691      	mov	r9, r2
 80081ce:	f023 0820 	bic.w	r8, r3, #32
 80081d2:	bfbc      	itt	lt
 80081d4:	4622      	movlt	r2, r4
 80081d6:	4614      	movlt	r4, r2
 80081d8:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80081dc:	d005      	beq.n	80081ea <__cvt+0x42>
 80081de:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80081e2:	d100      	bne.n	80081e6 <__cvt+0x3e>
 80081e4:	3601      	adds	r6, #1
 80081e6:	2102      	movs	r1, #2
 80081e8:	e000      	b.n	80081ec <__cvt+0x44>
 80081ea:	2103      	movs	r1, #3
 80081ec:	ab03      	add	r3, sp, #12
 80081ee:	9301      	str	r3, [sp, #4]
 80081f0:	ab02      	add	r3, sp, #8
 80081f2:	9300      	str	r3, [sp, #0]
 80081f4:	ec45 4b10 	vmov	d0, r4, r5
 80081f8:	4653      	mov	r3, sl
 80081fa:	4632      	mov	r2, r6
 80081fc:	f000 fcec 	bl	8008bd8 <_dtoa_r>
 8008200:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8008204:	4607      	mov	r7, r0
 8008206:	d102      	bne.n	800820e <__cvt+0x66>
 8008208:	f019 0f01 	tst.w	r9, #1
 800820c:	d022      	beq.n	8008254 <__cvt+0xac>
 800820e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8008212:	eb07 0906 	add.w	r9, r7, r6
 8008216:	d110      	bne.n	800823a <__cvt+0x92>
 8008218:	783b      	ldrb	r3, [r7, #0]
 800821a:	2b30      	cmp	r3, #48	; 0x30
 800821c:	d10a      	bne.n	8008234 <__cvt+0x8c>
 800821e:	2200      	movs	r2, #0
 8008220:	2300      	movs	r3, #0
 8008222:	4620      	mov	r0, r4
 8008224:	4629      	mov	r1, r5
 8008226:	f7f8 fc57 	bl	8000ad8 <__aeabi_dcmpeq>
 800822a:	b918      	cbnz	r0, 8008234 <__cvt+0x8c>
 800822c:	f1c6 0601 	rsb	r6, r6, #1
 8008230:	f8ca 6000 	str.w	r6, [sl]
 8008234:	f8da 3000 	ldr.w	r3, [sl]
 8008238:	4499      	add	r9, r3
 800823a:	2200      	movs	r2, #0
 800823c:	2300      	movs	r3, #0
 800823e:	4620      	mov	r0, r4
 8008240:	4629      	mov	r1, r5
 8008242:	f7f8 fc49 	bl	8000ad8 <__aeabi_dcmpeq>
 8008246:	b108      	cbz	r0, 800824c <__cvt+0xa4>
 8008248:	f8cd 900c 	str.w	r9, [sp, #12]
 800824c:	2230      	movs	r2, #48	; 0x30
 800824e:	9b03      	ldr	r3, [sp, #12]
 8008250:	454b      	cmp	r3, r9
 8008252:	d307      	bcc.n	8008264 <__cvt+0xbc>
 8008254:	9b03      	ldr	r3, [sp, #12]
 8008256:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008258:	1bdb      	subs	r3, r3, r7
 800825a:	4638      	mov	r0, r7
 800825c:	6013      	str	r3, [r2, #0]
 800825e:	b004      	add	sp, #16
 8008260:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008264:	1c59      	adds	r1, r3, #1
 8008266:	9103      	str	r1, [sp, #12]
 8008268:	701a      	strb	r2, [r3, #0]
 800826a:	e7f0      	b.n	800824e <__cvt+0xa6>

0800826c <__exponent>:
 800826c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800826e:	4603      	mov	r3, r0
 8008270:	2900      	cmp	r1, #0
 8008272:	bfb8      	it	lt
 8008274:	4249      	neglt	r1, r1
 8008276:	f803 2b02 	strb.w	r2, [r3], #2
 800827a:	bfb4      	ite	lt
 800827c:	222d      	movlt	r2, #45	; 0x2d
 800827e:	222b      	movge	r2, #43	; 0x2b
 8008280:	2909      	cmp	r1, #9
 8008282:	7042      	strb	r2, [r0, #1]
 8008284:	dd2a      	ble.n	80082dc <__exponent+0x70>
 8008286:	f10d 0407 	add.w	r4, sp, #7
 800828a:	46a4      	mov	ip, r4
 800828c:	270a      	movs	r7, #10
 800828e:	46a6      	mov	lr, r4
 8008290:	460a      	mov	r2, r1
 8008292:	fb91 f6f7 	sdiv	r6, r1, r7
 8008296:	fb07 1516 	mls	r5, r7, r6, r1
 800829a:	3530      	adds	r5, #48	; 0x30
 800829c:	2a63      	cmp	r2, #99	; 0x63
 800829e:	f104 34ff 	add.w	r4, r4, #4294967295
 80082a2:	f80e 5c01 	strb.w	r5, [lr, #-1]
 80082a6:	4631      	mov	r1, r6
 80082a8:	dcf1      	bgt.n	800828e <__exponent+0x22>
 80082aa:	3130      	adds	r1, #48	; 0x30
 80082ac:	f1ae 0502 	sub.w	r5, lr, #2
 80082b0:	f804 1c01 	strb.w	r1, [r4, #-1]
 80082b4:	1c44      	adds	r4, r0, #1
 80082b6:	4629      	mov	r1, r5
 80082b8:	4561      	cmp	r1, ip
 80082ba:	d30a      	bcc.n	80082d2 <__exponent+0x66>
 80082bc:	f10d 0209 	add.w	r2, sp, #9
 80082c0:	eba2 020e 	sub.w	r2, r2, lr
 80082c4:	4565      	cmp	r5, ip
 80082c6:	bf88      	it	hi
 80082c8:	2200      	movhi	r2, #0
 80082ca:	4413      	add	r3, r2
 80082cc:	1a18      	subs	r0, r3, r0
 80082ce:	b003      	add	sp, #12
 80082d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80082d2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80082d6:	f804 2f01 	strb.w	r2, [r4, #1]!
 80082da:	e7ed      	b.n	80082b8 <__exponent+0x4c>
 80082dc:	2330      	movs	r3, #48	; 0x30
 80082de:	3130      	adds	r1, #48	; 0x30
 80082e0:	7083      	strb	r3, [r0, #2]
 80082e2:	70c1      	strb	r1, [r0, #3]
 80082e4:	1d03      	adds	r3, r0, #4
 80082e6:	e7f1      	b.n	80082cc <__exponent+0x60>

080082e8 <_printf_float>:
 80082e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80082ec:	ed2d 8b02 	vpush	{d8}
 80082f0:	b08d      	sub	sp, #52	; 0x34
 80082f2:	460c      	mov	r4, r1
 80082f4:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80082f8:	4616      	mov	r6, r2
 80082fa:	461f      	mov	r7, r3
 80082fc:	4605      	mov	r5, r0
 80082fe:	f001 fa57 	bl	80097b0 <_localeconv_r>
 8008302:	f8d0 a000 	ldr.w	sl, [r0]
 8008306:	4650      	mov	r0, sl
 8008308:	f7f7 ff6a 	bl	80001e0 <strlen>
 800830c:	2300      	movs	r3, #0
 800830e:	930a      	str	r3, [sp, #40]	; 0x28
 8008310:	6823      	ldr	r3, [r4, #0]
 8008312:	9305      	str	r3, [sp, #20]
 8008314:	f8d8 3000 	ldr.w	r3, [r8]
 8008318:	f894 b018 	ldrb.w	fp, [r4, #24]
 800831c:	3307      	adds	r3, #7
 800831e:	f023 0307 	bic.w	r3, r3, #7
 8008322:	f103 0208 	add.w	r2, r3, #8
 8008326:	f8c8 2000 	str.w	r2, [r8]
 800832a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800832e:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8008332:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8008336:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800833a:	9307      	str	r3, [sp, #28]
 800833c:	f8cd 8018 	str.w	r8, [sp, #24]
 8008340:	ee08 0a10 	vmov	s16, r0
 8008344:	4b9f      	ldr	r3, [pc, #636]	; (80085c4 <_printf_float+0x2dc>)
 8008346:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800834a:	f04f 32ff 	mov.w	r2, #4294967295
 800834e:	f7f8 fbf5 	bl	8000b3c <__aeabi_dcmpun>
 8008352:	bb88      	cbnz	r0, 80083b8 <_printf_float+0xd0>
 8008354:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008358:	4b9a      	ldr	r3, [pc, #616]	; (80085c4 <_printf_float+0x2dc>)
 800835a:	f04f 32ff 	mov.w	r2, #4294967295
 800835e:	f7f8 fbcf 	bl	8000b00 <__aeabi_dcmple>
 8008362:	bb48      	cbnz	r0, 80083b8 <_printf_float+0xd0>
 8008364:	2200      	movs	r2, #0
 8008366:	2300      	movs	r3, #0
 8008368:	4640      	mov	r0, r8
 800836a:	4649      	mov	r1, r9
 800836c:	f7f8 fbbe 	bl	8000aec <__aeabi_dcmplt>
 8008370:	b110      	cbz	r0, 8008378 <_printf_float+0x90>
 8008372:	232d      	movs	r3, #45	; 0x2d
 8008374:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008378:	4b93      	ldr	r3, [pc, #588]	; (80085c8 <_printf_float+0x2e0>)
 800837a:	4894      	ldr	r0, [pc, #592]	; (80085cc <_printf_float+0x2e4>)
 800837c:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8008380:	bf94      	ite	ls
 8008382:	4698      	movls	r8, r3
 8008384:	4680      	movhi	r8, r0
 8008386:	2303      	movs	r3, #3
 8008388:	6123      	str	r3, [r4, #16]
 800838a:	9b05      	ldr	r3, [sp, #20]
 800838c:	f023 0204 	bic.w	r2, r3, #4
 8008390:	6022      	str	r2, [r4, #0]
 8008392:	f04f 0900 	mov.w	r9, #0
 8008396:	9700      	str	r7, [sp, #0]
 8008398:	4633      	mov	r3, r6
 800839a:	aa0b      	add	r2, sp, #44	; 0x2c
 800839c:	4621      	mov	r1, r4
 800839e:	4628      	mov	r0, r5
 80083a0:	f000 f9d8 	bl	8008754 <_printf_common>
 80083a4:	3001      	adds	r0, #1
 80083a6:	f040 8090 	bne.w	80084ca <_printf_float+0x1e2>
 80083aa:	f04f 30ff 	mov.w	r0, #4294967295
 80083ae:	b00d      	add	sp, #52	; 0x34
 80083b0:	ecbd 8b02 	vpop	{d8}
 80083b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80083b8:	4642      	mov	r2, r8
 80083ba:	464b      	mov	r3, r9
 80083bc:	4640      	mov	r0, r8
 80083be:	4649      	mov	r1, r9
 80083c0:	f7f8 fbbc 	bl	8000b3c <__aeabi_dcmpun>
 80083c4:	b140      	cbz	r0, 80083d8 <_printf_float+0xf0>
 80083c6:	464b      	mov	r3, r9
 80083c8:	2b00      	cmp	r3, #0
 80083ca:	bfbc      	itt	lt
 80083cc:	232d      	movlt	r3, #45	; 0x2d
 80083ce:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80083d2:	487f      	ldr	r0, [pc, #508]	; (80085d0 <_printf_float+0x2e8>)
 80083d4:	4b7f      	ldr	r3, [pc, #508]	; (80085d4 <_printf_float+0x2ec>)
 80083d6:	e7d1      	b.n	800837c <_printf_float+0x94>
 80083d8:	6863      	ldr	r3, [r4, #4]
 80083da:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80083de:	9206      	str	r2, [sp, #24]
 80083e0:	1c5a      	adds	r2, r3, #1
 80083e2:	d13f      	bne.n	8008464 <_printf_float+0x17c>
 80083e4:	2306      	movs	r3, #6
 80083e6:	6063      	str	r3, [r4, #4]
 80083e8:	9b05      	ldr	r3, [sp, #20]
 80083ea:	6861      	ldr	r1, [r4, #4]
 80083ec:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80083f0:	2300      	movs	r3, #0
 80083f2:	9303      	str	r3, [sp, #12]
 80083f4:	ab0a      	add	r3, sp, #40	; 0x28
 80083f6:	e9cd b301 	strd	fp, r3, [sp, #4]
 80083fa:	ab09      	add	r3, sp, #36	; 0x24
 80083fc:	ec49 8b10 	vmov	d0, r8, r9
 8008400:	9300      	str	r3, [sp, #0]
 8008402:	6022      	str	r2, [r4, #0]
 8008404:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8008408:	4628      	mov	r0, r5
 800840a:	f7ff fecd 	bl	80081a8 <__cvt>
 800840e:	9b06      	ldr	r3, [sp, #24]
 8008410:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008412:	2b47      	cmp	r3, #71	; 0x47
 8008414:	4680      	mov	r8, r0
 8008416:	d108      	bne.n	800842a <_printf_float+0x142>
 8008418:	1cc8      	adds	r0, r1, #3
 800841a:	db02      	blt.n	8008422 <_printf_float+0x13a>
 800841c:	6863      	ldr	r3, [r4, #4]
 800841e:	4299      	cmp	r1, r3
 8008420:	dd41      	ble.n	80084a6 <_printf_float+0x1be>
 8008422:	f1ab 0b02 	sub.w	fp, fp, #2
 8008426:	fa5f fb8b 	uxtb.w	fp, fp
 800842a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800842e:	d820      	bhi.n	8008472 <_printf_float+0x18a>
 8008430:	3901      	subs	r1, #1
 8008432:	465a      	mov	r2, fp
 8008434:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8008438:	9109      	str	r1, [sp, #36]	; 0x24
 800843a:	f7ff ff17 	bl	800826c <__exponent>
 800843e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008440:	1813      	adds	r3, r2, r0
 8008442:	2a01      	cmp	r2, #1
 8008444:	4681      	mov	r9, r0
 8008446:	6123      	str	r3, [r4, #16]
 8008448:	dc02      	bgt.n	8008450 <_printf_float+0x168>
 800844a:	6822      	ldr	r2, [r4, #0]
 800844c:	07d2      	lsls	r2, r2, #31
 800844e:	d501      	bpl.n	8008454 <_printf_float+0x16c>
 8008450:	3301      	adds	r3, #1
 8008452:	6123      	str	r3, [r4, #16]
 8008454:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8008458:	2b00      	cmp	r3, #0
 800845a:	d09c      	beq.n	8008396 <_printf_float+0xae>
 800845c:	232d      	movs	r3, #45	; 0x2d
 800845e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008462:	e798      	b.n	8008396 <_printf_float+0xae>
 8008464:	9a06      	ldr	r2, [sp, #24]
 8008466:	2a47      	cmp	r2, #71	; 0x47
 8008468:	d1be      	bne.n	80083e8 <_printf_float+0x100>
 800846a:	2b00      	cmp	r3, #0
 800846c:	d1bc      	bne.n	80083e8 <_printf_float+0x100>
 800846e:	2301      	movs	r3, #1
 8008470:	e7b9      	b.n	80083e6 <_printf_float+0xfe>
 8008472:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8008476:	d118      	bne.n	80084aa <_printf_float+0x1c2>
 8008478:	2900      	cmp	r1, #0
 800847a:	6863      	ldr	r3, [r4, #4]
 800847c:	dd0b      	ble.n	8008496 <_printf_float+0x1ae>
 800847e:	6121      	str	r1, [r4, #16]
 8008480:	b913      	cbnz	r3, 8008488 <_printf_float+0x1a0>
 8008482:	6822      	ldr	r2, [r4, #0]
 8008484:	07d0      	lsls	r0, r2, #31
 8008486:	d502      	bpl.n	800848e <_printf_float+0x1a6>
 8008488:	3301      	adds	r3, #1
 800848a:	440b      	add	r3, r1
 800848c:	6123      	str	r3, [r4, #16]
 800848e:	65a1      	str	r1, [r4, #88]	; 0x58
 8008490:	f04f 0900 	mov.w	r9, #0
 8008494:	e7de      	b.n	8008454 <_printf_float+0x16c>
 8008496:	b913      	cbnz	r3, 800849e <_printf_float+0x1b6>
 8008498:	6822      	ldr	r2, [r4, #0]
 800849a:	07d2      	lsls	r2, r2, #31
 800849c:	d501      	bpl.n	80084a2 <_printf_float+0x1ba>
 800849e:	3302      	adds	r3, #2
 80084a0:	e7f4      	b.n	800848c <_printf_float+0x1a4>
 80084a2:	2301      	movs	r3, #1
 80084a4:	e7f2      	b.n	800848c <_printf_float+0x1a4>
 80084a6:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80084aa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80084ac:	4299      	cmp	r1, r3
 80084ae:	db05      	blt.n	80084bc <_printf_float+0x1d4>
 80084b0:	6823      	ldr	r3, [r4, #0]
 80084b2:	6121      	str	r1, [r4, #16]
 80084b4:	07d8      	lsls	r0, r3, #31
 80084b6:	d5ea      	bpl.n	800848e <_printf_float+0x1a6>
 80084b8:	1c4b      	adds	r3, r1, #1
 80084ba:	e7e7      	b.n	800848c <_printf_float+0x1a4>
 80084bc:	2900      	cmp	r1, #0
 80084be:	bfd4      	ite	le
 80084c0:	f1c1 0202 	rsble	r2, r1, #2
 80084c4:	2201      	movgt	r2, #1
 80084c6:	4413      	add	r3, r2
 80084c8:	e7e0      	b.n	800848c <_printf_float+0x1a4>
 80084ca:	6823      	ldr	r3, [r4, #0]
 80084cc:	055a      	lsls	r2, r3, #21
 80084ce:	d407      	bmi.n	80084e0 <_printf_float+0x1f8>
 80084d0:	6923      	ldr	r3, [r4, #16]
 80084d2:	4642      	mov	r2, r8
 80084d4:	4631      	mov	r1, r6
 80084d6:	4628      	mov	r0, r5
 80084d8:	47b8      	blx	r7
 80084da:	3001      	adds	r0, #1
 80084dc:	d12c      	bne.n	8008538 <_printf_float+0x250>
 80084de:	e764      	b.n	80083aa <_printf_float+0xc2>
 80084e0:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80084e4:	f240 80e0 	bls.w	80086a8 <_printf_float+0x3c0>
 80084e8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80084ec:	2200      	movs	r2, #0
 80084ee:	2300      	movs	r3, #0
 80084f0:	f7f8 faf2 	bl	8000ad8 <__aeabi_dcmpeq>
 80084f4:	2800      	cmp	r0, #0
 80084f6:	d034      	beq.n	8008562 <_printf_float+0x27a>
 80084f8:	4a37      	ldr	r2, [pc, #220]	; (80085d8 <_printf_float+0x2f0>)
 80084fa:	2301      	movs	r3, #1
 80084fc:	4631      	mov	r1, r6
 80084fe:	4628      	mov	r0, r5
 8008500:	47b8      	blx	r7
 8008502:	3001      	adds	r0, #1
 8008504:	f43f af51 	beq.w	80083aa <_printf_float+0xc2>
 8008508:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800850c:	429a      	cmp	r2, r3
 800850e:	db02      	blt.n	8008516 <_printf_float+0x22e>
 8008510:	6823      	ldr	r3, [r4, #0]
 8008512:	07d8      	lsls	r0, r3, #31
 8008514:	d510      	bpl.n	8008538 <_printf_float+0x250>
 8008516:	ee18 3a10 	vmov	r3, s16
 800851a:	4652      	mov	r2, sl
 800851c:	4631      	mov	r1, r6
 800851e:	4628      	mov	r0, r5
 8008520:	47b8      	blx	r7
 8008522:	3001      	adds	r0, #1
 8008524:	f43f af41 	beq.w	80083aa <_printf_float+0xc2>
 8008528:	f04f 0800 	mov.w	r8, #0
 800852c:	f104 091a 	add.w	r9, r4, #26
 8008530:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008532:	3b01      	subs	r3, #1
 8008534:	4543      	cmp	r3, r8
 8008536:	dc09      	bgt.n	800854c <_printf_float+0x264>
 8008538:	6823      	ldr	r3, [r4, #0]
 800853a:	079b      	lsls	r3, r3, #30
 800853c:	f100 8105 	bmi.w	800874a <_printf_float+0x462>
 8008540:	68e0      	ldr	r0, [r4, #12]
 8008542:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008544:	4298      	cmp	r0, r3
 8008546:	bfb8      	it	lt
 8008548:	4618      	movlt	r0, r3
 800854a:	e730      	b.n	80083ae <_printf_float+0xc6>
 800854c:	2301      	movs	r3, #1
 800854e:	464a      	mov	r2, r9
 8008550:	4631      	mov	r1, r6
 8008552:	4628      	mov	r0, r5
 8008554:	47b8      	blx	r7
 8008556:	3001      	adds	r0, #1
 8008558:	f43f af27 	beq.w	80083aa <_printf_float+0xc2>
 800855c:	f108 0801 	add.w	r8, r8, #1
 8008560:	e7e6      	b.n	8008530 <_printf_float+0x248>
 8008562:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008564:	2b00      	cmp	r3, #0
 8008566:	dc39      	bgt.n	80085dc <_printf_float+0x2f4>
 8008568:	4a1b      	ldr	r2, [pc, #108]	; (80085d8 <_printf_float+0x2f0>)
 800856a:	2301      	movs	r3, #1
 800856c:	4631      	mov	r1, r6
 800856e:	4628      	mov	r0, r5
 8008570:	47b8      	blx	r7
 8008572:	3001      	adds	r0, #1
 8008574:	f43f af19 	beq.w	80083aa <_printf_float+0xc2>
 8008578:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800857c:	4313      	orrs	r3, r2
 800857e:	d102      	bne.n	8008586 <_printf_float+0x29e>
 8008580:	6823      	ldr	r3, [r4, #0]
 8008582:	07d9      	lsls	r1, r3, #31
 8008584:	d5d8      	bpl.n	8008538 <_printf_float+0x250>
 8008586:	ee18 3a10 	vmov	r3, s16
 800858a:	4652      	mov	r2, sl
 800858c:	4631      	mov	r1, r6
 800858e:	4628      	mov	r0, r5
 8008590:	47b8      	blx	r7
 8008592:	3001      	adds	r0, #1
 8008594:	f43f af09 	beq.w	80083aa <_printf_float+0xc2>
 8008598:	f04f 0900 	mov.w	r9, #0
 800859c:	f104 0a1a 	add.w	sl, r4, #26
 80085a0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80085a2:	425b      	negs	r3, r3
 80085a4:	454b      	cmp	r3, r9
 80085a6:	dc01      	bgt.n	80085ac <_printf_float+0x2c4>
 80085a8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80085aa:	e792      	b.n	80084d2 <_printf_float+0x1ea>
 80085ac:	2301      	movs	r3, #1
 80085ae:	4652      	mov	r2, sl
 80085b0:	4631      	mov	r1, r6
 80085b2:	4628      	mov	r0, r5
 80085b4:	47b8      	blx	r7
 80085b6:	3001      	adds	r0, #1
 80085b8:	f43f aef7 	beq.w	80083aa <_printf_float+0xc2>
 80085bc:	f109 0901 	add.w	r9, r9, #1
 80085c0:	e7ee      	b.n	80085a0 <_printf_float+0x2b8>
 80085c2:	bf00      	nop
 80085c4:	7fefffff 	.word	0x7fefffff
 80085c8:	0800b43c 	.word	0x0800b43c
 80085cc:	0800b440 	.word	0x0800b440
 80085d0:	0800b448 	.word	0x0800b448
 80085d4:	0800b444 	.word	0x0800b444
 80085d8:	0800b44c 	.word	0x0800b44c
 80085dc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80085de:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80085e0:	429a      	cmp	r2, r3
 80085e2:	bfa8      	it	ge
 80085e4:	461a      	movge	r2, r3
 80085e6:	2a00      	cmp	r2, #0
 80085e8:	4691      	mov	r9, r2
 80085ea:	dc37      	bgt.n	800865c <_printf_float+0x374>
 80085ec:	f04f 0b00 	mov.w	fp, #0
 80085f0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80085f4:	f104 021a 	add.w	r2, r4, #26
 80085f8:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80085fa:	9305      	str	r3, [sp, #20]
 80085fc:	eba3 0309 	sub.w	r3, r3, r9
 8008600:	455b      	cmp	r3, fp
 8008602:	dc33      	bgt.n	800866c <_printf_float+0x384>
 8008604:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008608:	429a      	cmp	r2, r3
 800860a:	db3b      	blt.n	8008684 <_printf_float+0x39c>
 800860c:	6823      	ldr	r3, [r4, #0]
 800860e:	07da      	lsls	r2, r3, #31
 8008610:	d438      	bmi.n	8008684 <_printf_float+0x39c>
 8008612:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008614:	9b05      	ldr	r3, [sp, #20]
 8008616:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008618:	1ad3      	subs	r3, r2, r3
 800861a:	eba2 0901 	sub.w	r9, r2, r1
 800861e:	4599      	cmp	r9, r3
 8008620:	bfa8      	it	ge
 8008622:	4699      	movge	r9, r3
 8008624:	f1b9 0f00 	cmp.w	r9, #0
 8008628:	dc35      	bgt.n	8008696 <_printf_float+0x3ae>
 800862a:	f04f 0800 	mov.w	r8, #0
 800862e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008632:	f104 0a1a 	add.w	sl, r4, #26
 8008636:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800863a:	1a9b      	subs	r3, r3, r2
 800863c:	eba3 0309 	sub.w	r3, r3, r9
 8008640:	4543      	cmp	r3, r8
 8008642:	f77f af79 	ble.w	8008538 <_printf_float+0x250>
 8008646:	2301      	movs	r3, #1
 8008648:	4652      	mov	r2, sl
 800864a:	4631      	mov	r1, r6
 800864c:	4628      	mov	r0, r5
 800864e:	47b8      	blx	r7
 8008650:	3001      	adds	r0, #1
 8008652:	f43f aeaa 	beq.w	80083aa <_printf_float+0xc2>
 8008656:	f108 0801 	add.w	r8, r8, #1
 800865a:	e7ec      	b.n	8008636 <_printf_float+0x34e>
 800865c:	4613      	mov	r3, r2
 800865e:	4631      	mov	r1, r6
 8008660:	4642      	mov	r2, r8
 8008662:	4628      	mov	r0, r5
 8008664:	47b8      	blx	r7
 8008666:	3001      	adds	r0, #1
 8008668:	d1c0      	bne.n	80085ec <_printf_float+0x304>
 800866a:	e69e      	b.n	80083aa <_printf_float+0xc2>
 800866c:	2301      	movs	r3, #1
 800866e:	4631      	mov	r1, r6
 8008670:	4628      	mov	r0, r5
 8008672:	9205      	str	r2, [sp, #20]
 8008674:	47b8      	blx	r7
 8008676:	3001      	adds	r0, #1
 8008678:	f43f ae97 	beq.w	80083aa <_printf_float+0xc2>
 800867c:	9a05      	ldr	r2, [sp, #20]
 800867e:	f10b 0b01 	add.w	fp, fp, #1
 8008682:	e7b9      	b.n	80085f8 <_printf_float+0x310>
 8008684:	ee18 3a10 	vmov	r3, s16
 8008688:	4652      	mov	r2, sl
 800868a:	4631      	mov	r1, r6
 800868c:	4628      	mov	r0, r5
 800868e:	47b8      	blx	r7
 8008690:	3001      	adds	r0, #1
 8008692:	d1be      	bne.n	8008612 <_printf_float+0x32a>
 8008694:	e689      	b.n	80083aa <_printf_float+0xc2>
 8008696:	9a05      	ldr	r2, [sp, #20]
 8008698:	464b      	mov	r3, r9
 800869a:	4442      	add	r2, r8
 800869c:	4631      	mov	r1, r6
 800869e:	4628      	mov	r0, r5
 80086a0:	47b8      	blx	r7
 80086a2:	3001      	adds	r0, #1
 80086a4:	d1c1      	bne.n	800862a <_printf_float+0x342>
 80086a6:	e680      	b.n	80083aa <_printf_float+0xc2>
 80086a8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80086aa:	2a01      	cmp	r2, #1
 80086ac:	dc01      	bgt.n	80086b2 <_printf_float+0x3ca>
 80086ae:	07db      	lsls	r3, r3, #31
 80086b0:	d538      	bpl.n	8008724 <_printf_float+0x43c>
 80086b2:	2301      	movs	r3, #1
 80086b4:	4642      	mov	r2, r8
 80086b6:	4631      	mov	r1, r6
 80086b8:	4628      	mov	r0, r5
 80086ba:	47b8      	blx	r7
 80086bc:	3001      	adds	r0, #1
 80086be:	f43f ae74 	beq.w	80083aa <_printf_float+0xc2>
 80086c2:	ee18 3a10 	vmov	r3, s16
 80086c6:	4652      	mov	r2, sl
 80086c8:	4631      	mov	r1, r6
 80086ca:	4628      	mov	r0, r5
 80086cc:	47b8      	blx	r7
 80086ce:	3001      	adds	r0, #1
 80086d0:	f43f ae6b 	beq.w	80083aa <_printf_float+0xc2>
 80086d4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80086d8:	2200      	movs	r2, #0
 80086da:	2300      	movs	r3, #0
 80086dc:	f7f8 f9fc 	bl	8000ad8 <__aeabi_dcmpeq>
 80086e0:	b9d8      	cbnz	r0, 800871a <_printf_float+0x432>
 80086e2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80086e4:	f108 0201 	add.w	r2, r8, #1
 80086e8:	3b01      	subs	r3, #1
 80086ea:	4631      	mov	r1, r6
 80086ec:	4628      	mov	r0, r5
 80086ee:	47b8      	blx	r7
 80086f0:	3001      	adds	r0, #1
 80086f2:	d10e      	bne.n	8008712 <_printf_float+0x42a>
 80086f4:	e659      	b.n	80083aa <_printf_float+0xc2>
 80086f6:	2301      	movs	r3, #1
 80086f8:	4652      	mov	r2, sl
 80086fa:	4631      	mov	r1, r6
 80086fc:	4628      	mov	r0, r5
 80086fe:	47b8      	blx	r7
 8008700:	3001      	adds	r0, #1
 8008702:	f43f ae52 	beq.w	80083aa <_printf_float+0xc2>
 8008706:	f108 0801 	add.w	r8, r8, #1
 800870a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800870c:	3b01      	subs	r3, #1
 800870e:	4543      	cmp	r3, r8
 8008710:	dcf1      	bgt.n	80086f6 <_printf_float+0x40e>
 8008712:	464b      	mov	r3, r9
 8008714:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8008718:	e6dc      	b.n	80084d4 <_printf_float+0x1ec>
 800871a:	f04f 0800 	mov.w	r8, #0
 800871e:	f104 0a1a 	add.w	sl, r4, #26
 8008722:	e7f2      	b.n	800870a <_printf_float+0x422>
 8008724:	2301      	movs	r3, #1
 8008726:	4642      	mov	r2, r8
 8008728:	e7df      	b.n	80086ea <_printf_float+0x402>
 800872a:	2301      	movs	r3, #1
 800872c:	464a      	mov	r2, r9
 800872e:	4631      	mov	r1, r6
 8008730:	4628      	mov	r0, r5
 8008732:	47b8      	blx	r7
 8008734:	3001      	adds	r0, #1
 8008736:	f43f ae38 	beq.w	80083aa <_printf_float+0xc2>
 800873a:	f108 0801 	add.w	r8, r8, #1
 800873e:	68e3      	ldr	r3, [r4, #12]
 8008740:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008742:	1a5b      	subs	r3, r3, r1
 8008744:	4543      	cmp	r3, r8
 8008746:	dcf0      	bgt.n	800872a <_printf_float+0x442>
 8008748:	e6fa      	b.n	8008540 <_printf_float+0x258>
 800874a:	f04f 0800 	mov.w	r8, #0
 800874e:	f104 0919 	add.w	r9, r4, #25
 8008752:	e7f4      	b.n	800873e <_printf_float+0x456>

08008754 <_printf_common>:
 8008754:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008758:	4616      	mov	r6, r2
 800875a:	4699      	mov	r9, r3
 800875c:	688a      	ldr	r2, [r1, #8]
 800875e:	690b      	ldr	r3, [r1, #16]
 8008760:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008764:	4293      	cmp	r3, r2
 8008766:	bfb8      	it	lt
 8008768:	4613      	movlt	r3, r2
 800876a:	6033      	str	r3, [r6, #0]
 800876c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008770:	4607      	mov	r7, r0
 8008772:	460c      	mov	r4, r1
 8008774:	b10a      	cbz	r2, 800877a <_printf_common+0x26>
 8008776:	3301      	adds	r3, #1
 8008778:	6033      	str	r3, [r6, #0]
 800877a:	6823      	ldr	r3, [r4, #0]
 800877c:	0699      	lsls	r1, r3, #26
 800877e:	bf42      	ittt	mi
 8008780:	6833      	ldrmi	r3, [r6, #0]
 8008782:	3302      	addmi	r3, #2
 8008784:	6033      	strmi	r3, [r6, #0]
 8008786:	6825      	ldr	r5, [r4, #0]
 8008788:	f015 0506 	ands.w	r5, r5, #6
 800878c:	d106      	bne.n	800879c <_printf_common+0x48>
 800878e:	f104 0a19 	add.w	sl, r4, #25
 8008792:	68e3      	ldr	r3, [r4, #12]
 8008794:	6832      	ldr	r2, [r6, #0]
 8008796:	1a9b      	subs	r3, r3, r2
 8008798:	42ab      	cmp	r3, r5
 800879a:	dc26      	bgt.n	80087ea <_printf_common+0x96>
 800879c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80087a0:	1e13      	subs	r3, r2, #0
 80087a2:	6822      	ldr	r2, [r4, #0]
 80087a4:	bf18      	it	ne
 80087a6:	2301      	movne	r3, #1
 80087a8:	0692      	lsls	r2, r2, #26
 80087aa:	d42b      	bmi.n	8008804 <_printf_common+0xb0>
 80087ac:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80087b0:	4649      	mov	r1, r9
 80087b2:	4638      	mov	r0, r7
 80087b4:	47c0      	blx	r8
 80087b6:	3001      	adds	r0, #1
 80087b8:	d01e      	beq.n	80087f8 <_printf_common+0xa4>
 80087ba:	6823      	ldr	r3, [r4, #0]
 80087bc:	68e5      	ldr	r5, [r4, #12]
 80087be:	6832      	ldr	r2, [r6, #0]
 80087c0:	f003 0306 	and.w	r3, r3, #6
 80087c4:	2b04      	cmp	r3, #4
 80087c6:	bf08      	it	eq
 80087c8:	1aad      	subeq	r5, r5, r2
 80087ca:	68a3      	ldr	r3, [r4, #8]
 80087cc:	6922      	ldr	r2, [r4, #16]
 80087ce:	bf0c      	ite	eq
 80087d0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80087d4:	2500      	movne	r5, #0
 80087d6:	4293      	cmp	r3, r2
 80087d8:	bfc4      	itt	gt
 80087da:	1a9b      	subgt	r3, r3, r2
 80087dc:	18ed      	addgt	r5, r5, r3
 80087de:	2600      	movs	r6, #0
 80087e0:	341a      	adds	r4, #26
 80087e2:	42b5      	cmp	r5, r6
 80087e4:	d11a      	bne.n	800881c <_printf_common+0xc8>
 80087e6:	2000      	movs	r0, #0
 80087e8:	e008      	b.n	80087fc <_printf_common+0xa8>
 80087ea:	2301      	movs	r3, #1
 80087ec:	4652      	mov	r2, sl
 80087ee:	4649      	mov	r1, r9
 80087f0:	4638      	mov	r0, r7
 80087f2:	47c0      	blx	r8
 80087f4:	3001      	adds	r0, #1
 80087f6:	d103      	bne.n	8008800 <_printf_common+0xac>
 80087f8:	f04f 30ff 	mov.w	r0, #4294967295
 80087fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008800:	3501      	adds	r5, #1
 8008802:	e7c6      	b.n	8008792 <_printf_common+0x3e>
 8008804:	18e1      	adds	r1, r4, r3
 8008806:	1c5a      	adds	r2, r3, #1
 8008808:	2030      	movs	r0, #48	; 0x30
 800880a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800880e:	4422      	add	r2, r4
 8008810:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008814:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8008818:	3302      	adds	r3, #2
 800881a:	e7c7      	b.n	80087ac <_printf_common+0x58>
 800881c:	2301      	movs	r3, #1
 800881e:	4622      	mov	r2, r4
 8008820:	4649      	mov	r1, r9
 8008822:	4638      	mov	r0, r7
 8008824:	47c0      	blx	r8
 8008826:	3001      	adds	r0, #1
 8008828:	d0e6      	beq.n	80087f8 <_printf_common+0xa4>
 800882a:	3601      	adds	r6, #1
 800882c:	e7d9      	b.n	80087e2 <_printf_common+0x8e>
	...

08008830 <_printf_i>:
 8008830:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008834:	460c      	mov	r4, r1
 8008836:	4691      	mov	r9, r2
 8008838:	7e27      	ldrb	r7, [r4, #24]
 800883a:	990c      	ldr	r1, [sp, #48]	; 0x30
 800883c:	2f78      	cmp	r7, #120	; 0x78
 800883e:	4680      	mov	r8, r0
 8008840:	469a      	mov	sl, r3
 8008842:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008846:	d807      	bhi.n	8008858 <_printf_i+0x28>
 8008848:	2f62      	cmp	r7, #98	; 0x62
 800884a:	d80a      	bhi.n	8008862 <_printf_i+0x32>
 800884c:	2f00      	cmp	r7, #0
 800884e:	f000 80d8 	beq.w	8008a02 <_printf_i+0x1d2>
 8008852:	2f58      	cmp	r7, #88	; 0x58
 8008854:	f000 80a3 	beq.w	800899e <_printf_i+0x16e>
 8008858:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800885c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8008860:	e03a      	b.n	80088d8 <_printf_i+0xa8>
 8008862:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8008866:	2b15      	cmp	r3, #21
 8008868:	d8f6      	bhi.n	8008858 <_printf_i+0x28>
 800886a:	a001      	add	r0, pc, #4	; (adr r0, 8008870 <_printf_i+0x40>)
 800886c:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8008870:	080088c9 	.word	0x080088c9
 8008874:	080088dd 	.word	0x080088dd
 8008878:	08008859 	.word	0x08008859
 800887c:	08008859 	.word	0x08008859
 8008880:	08008859 	.word	0x08008859
 8008884:	08008859 	.word	0x08008859
 8008888:	080088dd 	.word	0x080088dd
 800888c:	08008859 	.word	0x08008859
 8008890:	08008859 	.word	0x08008859
 8008894:	08008859 	.word	0x08008859
 8008898:	08008859 	.word	0x08008859
 800889c:	080089e9 	.word	0x080089e9
 80088a0:	0800890d 	.word	0x0800890d
 80088a4:	080089cb 	.word	0x080089cb
 80088a8:	08008859 	.word	0x08008859
 80088ac:	08008859 	.word	0x08008859
 80088b0:	08008a0b 	.word	0x08008a0b
 80088b4:	08008859 	.word	0x08008859
 80088b8:	0800890d 	.word	0x0800890d
 80088bc:	08008859 	.word	0x08008859
 80088c0:	08008859 	.word	0x08008859
 80088c4:	080089d3 	.word	0x080089d3
 80088c8:	680b      	ldr	r3, [r1, #0]
 80088ca:	1d1a      	adds	r2, r3, #4
 80088cc:	681b      	ldr	r3, [r3, #0]
 80088ce:	600a      	str	r2, [r1, #0]
 80088d0:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80088d4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80088d8:	2301      	movs	r3, #1
 80088da:	e0a3      	b.n	8008a24 <_printf_i+0x1f4>
 80088dc:	6825      	ldr	r5, [r4, #0]
 80088de:	6808      	ldr	r0, [r1, #0]
 80088e0:	062e      	lsls	r6, r5, #24
 80088e2:	f100 0304 	add.w	r3, r0, #4
 80088e6:	d50a      	bpl.n	80088fe <_printf_i+0xce>
 80088e8:	6805      	ldr	r5, [r0, #0]
 80088ea:	600b      	str	r3, [r1, #0]
 80088ec:	2d00      	cmp	r5, #0
 80088ee:	da03      	bge.n	80088f8 <_printf_i+0xc8>
 80088f0:	232d      	movs	r3, #45	; 0x2d
 80088f2:	426d      	negs	r5, r5
 80088f4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80088f8:	485e      	ldr	r0, [pc, #376]	; (8008a74 <_printf_i+0x244>)
 80088fa:	230a      	movs	r3, #10
 80088fc:	e019      	b.n	8008932 <_printf_i+0x102>
 80088fe:	f015 0f40 	tst.w	r5, #64	; 0x40
 8008902:	6805      	ldr	r5, [r0, #0]
 8008904:	600b      	str	r3, [r1, #0]
 8008906:	bf18      	it	ne
 8008908:	b22d      	sxthne	r5, r5
 800890a:	e7ef      	b.n	80088ec <_printf_i+0xbc>
 800890c:	680b      	ldr	r3, [r1, #0]
 800890e:	6825      	ldr	r5, [r4, #0]
 8008910:	1d18      	adds	r0, r3, #4
 8008912:	6008      	str	r0, [r1, #0]
 8008914:	0628      	lsls	r0, r5, #24
 8008916:	d501      	bpl.n	800891c <_printf_i+0xec>
 8008918:	681d      	ldr	r5, [r3, #0]
 800891a:	e002      	b.n	8008922 <_printf_i+0xf2>
 800891c:	0669      	lsls	r1, r5, #25
 800891e:	d5fb      	bpl.n	8008918 <_printf_i+0xe8>
 8008920:	881d      	ldrh	r5, [r3, #0]
 8008922:	4854      	ldr	r0, [pc, #336]	; (8008a74 <_printf_i+0x244>)
 8008924:	2f6f      	cmp	r7, #111	; 0x6f
 8008926:	bf0c      	ite	eq
 8008928:	2308      	moveq	r3, #8
 800892a:	230a      	movne	r3, #10
 800892c:	2100      	movs	r1, #0
 800892e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8008932:	6866      	ldr	r6, [r4, #4]
 8008934:	60a6      	str	r6, [r4, #8]
 8008936:	2e00      	cmp	r6, #0
 8008938:	bfa2      	ittt	ge
 800893a:	6821      	ldrge	r1, [r4, #0]
 800893c:	f021 0104 	bicge.w	r1, r1, #4
 8008940:	6021      	strge	r1, [r4, #0]
 8008942:	b90d      	cbnz	r5, 8008948 <_printf_i+0x118>
 8008944:	2e00      	cmp	r6, #0
 8008946:	d04d      	beq.n	80089e4 <_printf_i+0x1b4>
 8008948:	4616      	mov	r6, r2
 800894a:	fbb5 f1f3 	udiv	r1, r5, r3
 800894e:	fb03 5711 	mls	r7, r3, r1, r5
 8008952:	5dc7      	ldrb	r7, [r0, r7]
 8008954:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008958:	462f      	mov	r7, r5
 800895a:	42bb      	cmp	r3, r7
 800895c:	460d      	mov	r5, r1
 800895e:	d9f4      	bls.n	800894a <_printf_i+0x11a>
 8008960:	2b08      	cmp	r3, #8
 8008962:	d10b      	bne.n	800897c <_printf_i+0x14c>
 8008964:	6823      	ldr	r3, [r4, #0]
 8008966:	07df      	lsls	r7, r3, #31
 8008968:	d508      	bpl.n	800897c <_printf_i+0x14c>
 800896a:	6923      	ldr	r3, [r4, #16]
 800896c:	6861      	ldr	r1, [r4, #4]
 800896e:	4299      	cmp	r1, r3
 8008970:	bfde      	ittt	le
 8008972:	2330      	movle	r3, #48	; 0x30
 8008974:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008978:	f106 36ff 	addle.w	r6, r6, #4294967295
 800897c:	1b92      	subs	r2, r2, r6
 800897e:	6122      	str	r2, [r4, #16]
 8008980:	f8cd a000 	str.w	sl, [sp]
 8008984:	464b      	mov	r3, r9
 8008986:	aa03      	add	r2, sp, #12
 8008988:	4621      	mov	r1, r4
 800898a:	4640      	mov	r0, r8
 800898c:	f7ff fee2 	bl	8008754 <_printf_common>
 8008990:	3001      	adds	r0, #1
 8008992:	d14c      	bne.n	8008a2e <_printf_i+0x1fe>
 8008994:	f04f 30ff 	mov.w	r0, #4294967295
 8008998:	b004      	add	sp, #16
 800899a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800899e:	4835      	ldr	r0, [pc, #212]	; (8008a74 <_printf_i+0x244>)
 80089a0:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80089a4:	6823      	ldr	r3, [r4, #0]
 80089a6:	680e      	ldr	r6, [r1, #0]
 80089a8:	061f      	lsls	r7, r3, #24
 80089aa:	f856 5b04 	ldr.w	r5, [r6], #4
 80089ae:	600e      	str	r6, [r1, #0]
 80089b0:	d514      	bpl.n	80089dc <_printf_i+0x1ac>
 80089b2:	07d9      	lsls	r1, r3, #31
 80089b4:	bf44      	itt	mi
 80089b6:	f043 0320 	orrmi.w	r3, r3, #32
 80089ba:	6023      	strmi	r3, [r4, #0]
 80089bc:	b91d      	cbnz	r5, 80089c6 <_printf_i+0x196>
 80089be:	6823      	ldr	r3, [r4, #0]
 80089c0:	f023 0320 	bic.w	r3, r3, #32
 80089c4:	6023      	str	r3, [r4, #0]
 80089c6:	2310      	movs	r3, #16
 80089c8:	e7b0      	b.n	800892c <_printf_i+0xfc>
 80089ca:	6823      	ldr	r3, [r4, #0]
 80089cc:	f043 0320 	orr.w	r3, r3, #32
 80089d0:	6023      	str	r3, [r4, #0]
 80089d2:	2378      	movs	r3, #120	; 0x78
 80089d4:	4828      	ldr	r0, [pc, #160]	; (8008a78 <_printf_i+0x248>)
 80089d6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80089da:	e7e3      	b.n	80089a4 <_printf_i+0x174>
 80089dc:	065e      	lsls	r6, r3, #25
 80089de:	bf48      	it	mi
 80089e0:	b2ad      	uxthmi	r5, r5
 80089e2:	e7e6      	b.n	80089b2 <_printf_i+0x182>
 80089e4:	4616      	mov	r6, r2
 80089e6:	e7bb      	b.n	8008960 <_printf_i+0x130>
 80089e8:	680b      	ldr	r3, [r1, #0]
 80089ea:	6826      	ldr	r6, [r4, #0]
 80089ec:	6960      	ldr	r0, [r4, #20]
 80089ee:	1d1d      	adds	r5, r3, #4
 80089f0:	600d      	str	r5, [r1, #0]
 80089f2:	0635      	lsls	r5, r6, #24
 80089f4:	681b      	ldr	r3, [r3, #0]
 80089f6:	d501      	bpl.n	80089fc <_printf_i+0x1cc>
 80089f8:	6018      	str	r0, [r3, #0]
 80089fa:	e002      	b.n	8008a02 <_printf_i+0x1d2>
 80089fc:	0671      	lsls	r1, r6, #25
 80089fe:	d5fb      	bpl.n	80089f8 <_printf_i+0x1c8>
 8008a00:	8018      	strh	r0, [r3, #0]
 8008a02:	2300      	movs	r3, #0
 8008a04:	6123      	str	r3, [r4, #16]
 8008a06:	4616      	mov	r6, r2
 8008a08:	e7ba      	b.n	8008980 <_printf_i+0x150>
 8008a0a:	680b      	ldr	r3, [r1, #0]
 8008a0c:	1d1a      	adds	r2, r3, #4
 8008a0e:	600a      	str	r2, [r1, #0]
 8008a10:	681e      	ldr	r6, [r3, #0]
 8008a12:	6862      	ldr	r2, [r4, #4]
 8008a14:	2100      	movs	r1, #0
 8008a16:	4630      	mov	r0, r6
 8008a18:	f7f7 fbea 	bl	80001f0 <memchr>
 8008a1c:	b108      	cbz	r0, 8008a22 <_printf_i+0x1f2>
 8008a1e:	1b80      	subs	r0, r0, r6
 8008a20:	6060      	str	r0, [r4, #4]
 8008a22:	6863      	ldr	r3, [r4, #4]
 8008a24:	6123      	str	r3, [r4, #16]
 8008a26:	2300      	movs	r3, #0
 8008a28:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008a2c:	e7a8      	b.n	8008980 <_printf_i+0x150>
 8008a2e:	6923      	ldr	r3, [r4, #16]
 8008a30:	4632      	mov	r2, r6
 8008a32:	4649      	mov	r1, r9
 8008a34:	4640      	mov	r0, r8
 8008a36:	47d0      	blx	sl
 8008a38:	3001      	adds	r0, #1
 8008a3a:	d0ab      	beq.n	8008994 <_printf_i+0x164>
 8008a3c:	6823      	ldr	r3, [r4, #0]
 8008a3e:	079b      	lsls	r3, r3, #30
 8008a40:	d413      	bmi.n	8008a6a <_printf_i+0x23a>
 8008a42:	68e0      	ldr	r0, [r4, #12]
 8008a44:	9b03      	ldr	r3, [sp, #12]
 8008a46:	4298      	cmp	r0, r3
 8008a48:	bfb8      	it	lt
 8008a4a:	4618      	movlt	r0, r3
 8008a4c:	e7a4      	b.n	8008998 <_printf_i+0x168>
 8008a4e:	2301      	movs	r3, #1
 8008a50:	4632      	mov	r2, r6
 8008a52:	4649      	mov	r1, r9
 8008a54:	4640      	mov	r0, r8
 8008a56:	47d0      	blx	sl
 8008a58:	3001      	adds	r0, #1
 8008a5a:	d09b      	beq.n	8008994 <_printf_i+0x164>
 8008a5c:	3501      	adds	r5, #1
 8008a5e:	68e3      	ldr	r3, [r4, #12]
 8008a60:	9903      	ldr	r1, [sp, #12]
 8008a62:	1a5b      	subs	r3, r3, r1
 8008a64:	42ab      	cmp	r3, r5
 8008a66:	dcf2      	bgt.n	8008a4e <_printf_i+0x21e>
 8008a68:	e7eb      	b.n	8008a42 <_printf_i+0x212>
 8008a6a:	2500      	movs	r5, #0
 8008a6c:	f104 0619 	add.w	r6, r4, #25
 8008a70:	e7f5      	b.n	8008a5e <_printf_i+0x22e>
 8008a72:	bf00      	nop
 8008a74:	0800b44e 	.word	0x0800b44e
 8008a78:	0800b45f 	.word	0x0800b45f

08008a7c <siprintf>:
 8008a7c:	b40e      	push	{r1, r2, r3}
 8008a7e:	b500      	push	{lr}
 8008a80:	b09c      	sub	sp, #112	; 0x70
 8008a82:	ab1d      	add	r3, sp, #116	; 0x74
 8008a84:	9002      	str	r0, [sp, #8]
 8008a86:	9006      	str	r0, [sp, #24]
 8008a88:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8008a8c:	4809      	ldr	r0, [pc, #36]	; (8008ab4 <siprintf+0x38>)
 8008a8e:	9107      	str	r1, [sp, #28]
 8008a90:	9104      	str	r1, [sp, #16]
 8008a92:	4909      	ldr	r1, [pc, #36]	; (8008ab8 <siprintf+0x3c>)
 8008a94:	f853 2b04 	ldr.w	r2, [r3], #4
 8008a98:	9105      	str	r1, [sp, #20]
 8008a9a:	6800      	ldr	r0, [r0, #0]
 8008a9c:	9301      	str	r3, [sp, #4]
 8008a9e:	a902      	add	r1, sp, #8
 8008aa0:	f001 fb34 	bl	800a10c <_svfiprintf_r>
 8008aa4:	9b02      	ldr	r3, [sp, #8]
 8008aa6:	2200      	movs	r2, #0
 8008aa8:	701a      	strb	r2, [r3, #0]
 8008aaa:	b01c      	add	sp, #112	; 0x70
 8008aac:	f85d eb04 	ldr.w	lr, [sp], #4
 8008ab0:	b003      	add	sp, #12
 8008ab2:	4770      	bx	lr
 8008ab4:	2000000c 	.word	0x2000000c
 8008ab8:	ffff0208 	.word	0xffff0208

08008abc <quorem>:
 8008abc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008ac0:	6903      	ldr	r3, [r0, #16]
 8008ac2:	690c      	ldr	r4, [r1, #16]
 8008ac4:	42a3      	cmp	r3, r4
 8008ac6:	4607      	mov	r7, r0
 8008ac8:	f2c0 8081 	blt.w	8008bce <quorem+0x112>
 8008acc:	3c01      	subs	r4, #1
 8008ace:	f101 0814 	add.w	r8, r1, #20
 8008ad2:	f100 0514 	add.w	r5, r0, #20
 8008ad6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008ada:	9301      	str	r3, [sp, #4]
 8008adc:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8008ae0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008ae4:	3301      	adds	r3, #1
 8008ae6:	429a      	cmp	r2, r3
 8008ae8:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8008aec:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8008af0:	fbb2 f6f3 	udiv	r6, r2, r3
 8008af4:	d331      	bcc.n	8008b5a <quorem+0x9e>
 8008af6:	f04f 0e00 	mov.w	lr, #0
 8008afa:	4640      	mov	r0, r8
 8008afc:	46ac      	mov	ip, r5
 8008afe:	46f2      	mov	sl, lr
 8008b00:	f850 2b04 	ldr.w	r2, [r0], #4
 8008b04:	b293      	uxth	r3, r2
 8008b06:	fb06 e303 	mla	r3, r6, r3, lr
 8008b0a:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8008b0e:	b29b      	uxth	r3, r3
 8008b10:	ebaa 0303 	sub.w	r3, sl, r3
 8008b14:	0c12      	lsrs	r2, r2, #16
 8008b16:	f8dc a000 	ldr.w	sl, [ip]
 8008b1a:	fb06 e202 	mla	r2, r6, r2, lr
 8008b1e:	fa13 f38a 	uxtah	r3, r3, sl
 8008b22:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8008b26:	fa1f fa82 	uxth.w	sl, r2
 8008b2a:	f8dc 2000 	ldr.w	r2, [ip]
 8008b2e:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 8008b32:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008b36:	b29b      	uxth	r3, r3
 8008b38:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008b3c:	4581      	cmp	r9, r0
 8008b3e:	f84c 3b04 	str.w	r3, [ip], #4
 8008b42:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8008b46:	d2db      	bcs.n	8008b00 <quorem+0x44>
 8008b48:	f855 300b 	ldr.w	r3, [r5, fp]
 8008b4c:	b92b      	cbnz	r3, 8008b5a <quorem+0x9e>
 8008b4e:	9b01      	ldr	r3, [sp, #4]
 8008b50:	3b04      	subs	r3, #4
 8008b52:	429d      	cmp	r5, r3
 8008b54:	461a      	mov	r2, r3
 8008b56:	d32e      	bcc.n	8008bb6 <quorem+0xfa>
 8008b58:	613c      	str	r4, [r7, #16]
 8008b5a:	4638      	mov	r0, r7
 8008b5c:	f001 f8c0 	bl	8009ce0 <__mcmp>
 8008b60:	2800      	cmp	r0, #0
 8008b62:	db24      	blt.n	8008bae <quorem+0xf2>
 8008b64:	3601      	adds	r6, #1
 8008b66:	4628      	mov	r0, r5
 8008b68:	f04f 0c00 	mov.w	ip, #0
 8008b6c:	f858 2b04 	ldr.w	r2, [r8], #4
 8008b70:	f8d0 e000 	ldr.w	lr, [r0]
 8008b74:	b293      	uxth	r3, r2
 8008b76:	ebac 0303 	sub.w	r3, ip, r3
 8008b7a:	0c12      	lsrs	r2, r2, #16
 8008b7c:	fa13 f38e 	uxtah	r3, r3, lr
 8008b80:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8008b84:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008b88:	b29b      	uxth	r3, r3
 8008b8a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008b8e:	45c1      	cmp	r9, r8
 8008b90:	f840 3b04 	str.w	r3, [r0], #4
 8008b94:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8008b98:	d2e8      	bcs.n	8008b6c <quorem+0xb0>
 8008b9a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008b9e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008ba2:	b922      	cbnz	r2, 8008bae <quorem+0xf2>
 8008ba4:	3b04      	subs	r3, #4
 8008ba6:	429d      	cmp	r5, r3
 8008ba8:	461a      	mov	r2, r3
 8008baa:	d30a      	bcc.n	8008bc2 <quorem+0x106>
 8008bac:	613c      	str	r4, [r7, #16]
 8008bae:	4630      	mov	r0, r6
 8008bb0:	b003      	add	sp, #12
 8008bb2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008bb6:	6812      	ldr	r2, [r2, #0]
 8008bb8:	3b04      	subs	r3, #4
 8008bba:	2a00      	cmp	r2, #0
 8008bbc:	d1cc      	bne.n	8008b58 <quorem+0x9c>
 8008bbe:	3c01      	subs	r4, #1
 8008bc0:	e7c7      	b.n	8008b52 <quorem+0x96>
 8008bc2:	6812      	ldr	r2, [r2, #0]
 8008bc4:	3b04      	subs	r3, #4
 8008bc6:	2a00      	cmp	r2, #0
 8008bc8:	d1f0      	bne.n	8008bac <quorem+0xf0>
 8008bca:	3c01      	subs	r4, #1
 8008bcc:	e7eb      	b.n	8008ba6 <quorem+0xea>
 8008bce:	2000      	movs	r0, #0
 8008bd0:	e7ee      	b.n	8008bb0 <quorem+0xf4>
 8008bd2:	0000      	movs	r0, r0
 8008bd4:	0000      	movs	r0, r0
	...

08008bd8 <_dtoa_r>:
 8008bd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008bdc:	ed2d 8b02 	vpush	{d8}
 8008be0:	ec57 6b10 	vmov	r6, r7, d0
 8008be4:	b095      	sub	sp, #84	; 0x54
 8008be6:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8008be8:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8008bec:	9105      	str	r1, [sp, #20]
 8008bee:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8008bf2:	4604      	mov	r4, r0
 8008bf4:	9209      	str	r2, [sp, #36]	; 0x24
 8008bf6:	930f      	str	r3, [sp, #60]	; 0x3c
 8008bf8:	b975      	cbnz	r5, 8008c18 <_dtoa_r+0x40>
 8008bfa:	2010      	movs	r0, #16
 8008bfc:	f000 fddc 	bl	80097b8 <malloc>
 8008c00:	4602      	mov	r2, r0
 8008c02:	6260      	str	r0, [r4, #36]	; 0x24
 8008c04:	b920      	cbnz	r0, 8008c10 <_dtoa_r+0x38>
 8008c06:	4bb2      	ldr	r3, [pc, #712]	; (8008ed0 <_dtoa_r+0x2f8>)
 8008c08:	21ea      	movs	r1, #234	; 0xea
 8008c0a:	48b2      	ldr	r0, [pc, #712]	; (8008ed4 <_dtoa_r+0x2fc>)
 8008c0c:	f001 fb8e 	bl	800a32c <__assert_func>
 8008c10:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8008c14:	6005      	str	r5, [r0, #0]
 8008c16:	60c5      	str	r5, [r0, #12]
 8008c18:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008c1a:	6819      	ldr	r1, [r3, #0]
 8008c1c:	b151      	cbz	r1, 8008c34 <_dtoa_r+0x5c>
 8008c1e:	685a      	ldr	r2, [r3, #4]
 8008c20:	604a      	str	r2, [r1, #4]
 8008c22:	2301      	movs	r3, #1
 8008c24:	4093      	lsls	r3, r2
 8008c26:	608b      	str	r3, [r1, #8]
 8008c28:	4620      	mov	r0, r4
 8008c2a:	f000 fe1b 	bl	8009864 <_Bfree>
 8008c2e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008c30:	2200      	movs	r2, #0
 8008c32:	601a      	str	r2, [r3, #0]
 8008c34:	1e3b      	subs	r3, r7, #0
 8008c36:	bfb9      	ittee	lt
 8008c38:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8008c3c:	9303      	strlt	r3, [sp, #12]
 8008c3e:	2300      	movge	r3, #0
 8008c40:	f8c8 3000 	strge.w	r3, [r8]
 8008c44:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8008c48:	4ba3      	ldr	r3, [pc, #652]	; (8008ed8 <_dtoa_r+0x300>)
 8008c4a:	bfbc      	itt	lt
 8008c4c:	2201      	movlt	r2, #1
 8008c4e:	f8c8 2000 	strlt.w	r2, [r8]
 8008c52:	ea33 0309 	bics.w	r3, r3, r9
 8008c56:	d11b      	bne.n	8008c90 <_dtoa_r+0xb8>
 8008c58:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8008c5a:	f242 730f 	movw	r3, #9999	; 0x270f
 8008c5e:	6013      	str	r3, [r2, #0]
 8008c60:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008c64:	4333      	orrs	r3, r6
 8008c66:	f000 857a 	beq.w	800975e <_dtoa_r+0xb86>
 8008c6a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008c6c:	b963      	cbnz	r3, 8008c88 <_dtoa_r+0xb0>
 8008c6e:	4b9b      	ldr	r3, [pc, #620]	; (8008edc <_dtoa_r+0x304>)
 8008c70:	e024      	b.n	8008cbc <_dtoa_r+0xe4>
 8008c72:	4b9b      	ldr	r3, [pc, #620]	; (8008ee0 <_dtoa_r+0x308>)
 8008c74:	9300      	str	r3, [sp, #0]
 8008c76:	3308      	adds	r3, #8
 8008c78:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8008c7a:	6013      	str	r3, [r2, #0]
 8008c7c:	9800      	ldr	r0, [sp, #0]
 8008c7e:	b015      	add	sp, #84	; 0x54
 8008c80:	ecbd 8b02 	vpop	{d8}
 8008c84:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008c88:	4b94      	ldr	r3, [pc, #592]	; (8008edc <_dtoa_r+0x304>)
 8008c8a:	9300      	str	r3, [sp, #0]
 8008c8c:	3303      	adds	r3, #3
 8008c8e:	e7f3      	b.n	8008c78 <_dtoa_r+0xa0>
 8008c90:	ed9d 7b02 	vldr	d7, [sp, #8]
 8008c94:	2200      	movs	r2, #0
 8008c96:	ec51 0b17 	vmov	r0, r1, d7
 8008c9a:	2300      	movs	r3, #0
 8008c9c:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8008ca0:	f7f7 ff1a 	bl	8000ad8 <__aeabi_dcmpeq>
 8008ca4:	4680      	mov	r8, r0
 8008ca6:	b158      	cbz	r0, 8008cc0 <_dtoa_r+0xe8>
 8008ca8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8008caa:	2301      	movs	r3, #1
 8008cac:	6013      	str	r3, [r2, #0]
 8008cae:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008cb0:	2b00      	cmp	r3, #0
 8008cb2:	f000 8551 	beq.w	8009758 <_dtoa_r+0xb80>
 8008cb6:	488b      	ldr	r0, [pc, #556]	; (8008ee4 <_dtoa_r+0x30c>)
 8008cb8:	6018      	str	r0, [r3, #0]
 8008cba:	1e43      	subs	r3, r0, #1
 8008cbc:	9300      	str	r3, [sp, #0]
 8008cbe:	e7dd      	b.n	8008c7c <_dtoa_r+0xa4>
 8008cc0:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8008cc4:	aa12      	add	r2, sp, #72	; 0x48
 8008cc6:	a913      	add	r1, sp, #76	; 0x4c
 8008cc8:	4620      	mov	r0, r4
 8008cca:	f001 f8ad 	bl	8009e28 <__d2b>
 8008cce:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8008cd2:	4683      	mov	fp, r0
 8008cd4:	2d00      	cmp	r5, #0
 8008cd6:	d07c      	beq.n	8008dd2 <_dtoa_r+0x1fa>
 8008cd8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008cda:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 8008cde:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008ce2:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 8008ce6:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8008cea:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8008cee:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8008cf2:	4b7d      	ldr	r3, [pc, #500]	; (8008ee8 <_dtoa_r+0x310>)
 8008cf4:	2200      	movs	r2, #0
 8008cf6:	4630      	mov	r0, r6
 8008cf8:	4639      	mov	r1, r7
 8008cfa:	f7f7 facd 	bl	8000298 <__aeabi_dsub>
 8008cfe:	a36e      	add	r3, pc, #440	; (adr r3, 8008eb8 <_dtoa_r+0x2e0>)
 8008d00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d04:	f7f7 fc80 	bl	8000608 <__aeabi_dmul>
 8008d08:	a36d      	add	r3, pc, #436	; (adr r3, 8008ec0 <_dtoa_r+0x2e8>)
 8008d0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d0e:	f7f7 fac5 	bl	800029c <__adddf3>
 8008d12:	4606      	mov	r6, r0
 8008d14:	4628      	mov	r0, r5
 8008d16:	460f      	mov	r7, r1
 8008d18:	f7f7 fc0c 	bl	8000534 <__aeabi_i2d>
 8008d1c:	a36a      	add	r3, pc, #424	; (adr r3, 8008ec8 <_dtoa_r+0x2f0>)
 8008d1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d22:	f7f7 fc71 	bl	8000608 <__aeabi_dmul>
 8008d26:	4602      	mov	r2, r0
 8008d28:	460b      	mov	r3, r1
 8008d2a:	4630      	mov	r0, r6
 8008d2c:	4639      	mov	r1, r7
 8008d2e:	f7f7 fab5 	bl	800029c <__adddf3>
 8008d32:	4606      	mov	r6, r0
 8008d34:	460f      	mov	r7, r1
 8008d36:	f7f7 ff17 	bl	8000b68 <__aeabi_d2iz>
 8008d3a:	2200      	movs	r2, #0
 8008d3c:	4682      	mov	sl, r0
 8008d3e:	2300      	movs	r3, #0
 8008d40:	4630      	mov	r0, r6
 8008d42:	4639      	mov	r1, r7
 8008d44:	f7f7 fed2 	bl	8000aec <__aeabi_dcmplt>
 8008d48:	b148      	cbz	r0, 8008d5e <_dtoa_r+0x186>
 8008d4a:	4650      	mov	r0, sl
 8008d4c:	f7f7 fbf2 	bl	8000534 <__aeabi_i2d>
 8008d50:	4632      	mov	r2, r6
 8008d52:	463b      	mov	r3, r7
 8008d54:	f7f7 fec0 	bl	8000ad8 <__aeabi_dcmpeq>
 8008d58:	b908      	cbnz	r0, 8008d5e <_dtoa_r+0x186>
 8008d5a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008d5e:	f1ba 0f16 	cmp.w	sl, #22
 8008d62:	d854      	bhi.n	8008e0e <_dtoa_r+0x236>
 8008d64:	4b61      	ldr	r3, [pc, #388]	; (8008eec <_dtoa_r+0x314>)
 8008d66:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8008d6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d6e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8008d72:	f7f7 febb 	bl	8000aec <__aeabi_dcmplt>
 8008d76:	2800      	cmp	r0, #0
 8008d78:	d04b      	beq.n	8008e12 <_dtoa_r+0x23a>
 8008d7a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008d7e:	2300      	movs	r3, #0
 8008d80:	930e      	str	r3, [sp, #56]	; 0x38
 8008d82:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008d84:	1b5d      	subs	r5, r3, r5
 8008d86:	1e6b      	subs	r3, r5, #1
 8008d88:	9304      	str	r3, [sp, #16]
 8008d8a:	bf43      	ittte	mi
 8008d8c:	2300      	movmi	r3, #0
 8008d8e:	f1c5 0801 	rsbmi	r8, r5, #1
 8008d92:	9304      	strmi	r3, [sp, #16]
 8008d94:	f04f 0800 	movpl.w	r8, #0
 8008d98:	f1ba 0f00 	cmp.w	sl, #0
 8008d9c:	db3b      	blt.n	8008e16 <_dtoa_r+0x23e>
 8008d9e:	9b04      	ldr	r3, [sp, #16]
 8008da0:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 8008da4:	4453      	add	r3, sl
 8008da6:	9304      	str	r3, [sp, #16]
 8008da8:	2300      	movs	r3, #0
 8008daa:	9306      	str	r3, [sp, #24]
 8008dac:	9b05      	ldr	r3, [sp, #20]
 8008dae:	2b09      	cmp	r3, #9
 8008db0:	d869      	bhi.n	8008e86 <_dtoa_r+0x2ae>
 8008db2:	2b05      	cmp	r3, #5
 8008db4:	bfc4      	itt	gt
 8008db6:	3b04      	subgt	r3, #4
 8008db8:	9305      	strgt	r3, [sp, #20]
 8008dba:	9b05      	ldr	r3, [sp, #20]
 8008dbc:	f1a3 0302 	sub.w	r3, r3, #2
 8008dc0:	bfcc      	ite	gt
 8008dc2:	2500      	movgt	r5, #0
 8008dc4:	2501      	movle	r5, #1
 8008dc6:	2b03      	cmp	r3, #3
 8008dc8:	d869      	bhi.n	8008e9e <_dtoa_r+0x2c6>
 8008dca:	e8df f003 	tbb	[pc, r3]
 8008dce:	4e2c      	.short	0x4e2c
 8008dd0:	5a4c      	.short	0x5a4c
 8008dd2:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 8008dd6:	441d      	add	r5, r3
 8008dd8:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8008ddc:	2b20      	cmp	r3, #32
 8008dde:	bfc1      	itttt	gt
 8008de0:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8008de4:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8008de8:	fa09 f303 	lslgt.w	r3, r9, r3
 8008dec:	fa26 f000 	lsrgt.w	r0, r6, r0
 8008df0:	bfda      	itte	le
 8008df2:	f1c3 0320 	rsble	r3, r3, #32
 8008df6:	fa06 f003 	lslle.w	r0, r6, r3
 8008dfa:	4318      	orrgt	r0, r3
 8008dfc:	f7f7 fb8a 	bl	8000514 <__aeabi_ui2d>
 8008e00:	2301      	movs	r3, #1
 8008e02:	4606      	mov	r6, r0
 8008e04:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8008e08:	3d01      	subs	r5, #1
 8008e0a:	9310      	str	r3, [sp, #64]	; 0x40
 8008e0c:	e771      	b.n	8008cf2 <_dtoa_r+0x11a>
 8008e0e:	2301      	movs	r3, #1
 8008e10:	e7b6      	b.n	8008d80 <_dtoa_r+0x1a8>
 8008e12:	900e      	str	r0, [sp, #56]	; 0x38
 8008e14:	e7b5      	b.n	8008d82 <_dtoa_r+0x1aa>
 8008e16:	f1ca 0300 	rsb	r3, sl, #0
 8008e1a:	9306      	str	r3, [sp, #24]
 8008e1c:	2300      	movs	r3, #0
 8008e1e:	eba8 080a 	sub.w	r8, r8, sl
 8008e22:	930d      	str	r3, [sp, #52]	; 0x34
 8008e24:	e7c2      	b.n	8008dac <_dtoa_r+0x1d4>
 8008e26:	2300      	movs	r3, #0
 8008e28:	9308      	str	r3, [sp, #32]
 8008e2a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008e2c:	2b00      	cmp	r3, #0
 8008e2e:	dc39      	bgt.n	8008ea4 <_dtoa_r+0x2cc>
 8008e30:	f04f 0901 	mov.w	r9, #1
 8008e34:	f8cd 9004 	str.w	r9, [sp, #4]
 8008e38:	464b      	mov	r3, r9
 8008e3a:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8008e3e:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8008e40:	2200      	movs	r2, #0
 8008e42:	6042      	str	r2, [r0, #4]
 8008e44:	2204      	movs	r2, #4
 8008e46:	f102 0614 	add.w	r6, r2, #20
 8008e4a:	429e      	cmp	r6, r3
 8008e4c:	6841      	ldr	r1, [r0, #4]
 8008e4e:	d92f      	bls.n	8008eb0 <_dtoa_r+0x2d8>
 8008e50:	4620      	mov	r0, r4
 8008e52:	f000 fcc7 	bl	80097e4 <_Balloc>
 8008e56:	9000      	str	r0, [sp, #0]
 8008e58:	2800      	cmp	r0, #0
 8008e5a:	d14b      	bne.n	8008ef4 <_dtoa_r+0x31c>
 8008e5c:	4b24      	ldr	r3, [pc, #144]	; (8008ef0 <_dtoa_r+0x318>)
 8008e5e:	4602      	mov	r2, r0
 8008e60:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8008e64:	e6d1      	b.n	8008c0a <_dtoa_r+0x32>
 8008e66:	2301      	movs	r3, #1
 8008e68:	e7de      	b.n	8008e28 <_dtoa_r+0x250>
 8008e6a:	2300      	movs	r3, #0
 8008e6c:	9308      	str	r3, [sp, #32]
 8008e6e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008e70:	eb0a 0903 	add.w	r9, sl, r3
 8008e74:	f109 0301 	add.w	r3, r9, #1
 8008e78:	2b01      	cmp	r3, #1
 8008e7a:	9301      	str	r3, [sp, #4]
 8008e7c:	bfb8      	it	lt
 8008e7e:	2301      	movlt	r3, #1
 8008e80:	e7dd      	b.n	8008e3e <_dtoa_r+0x266>
 8008e82:	2301      	movs	r3, #1
 8008e84:	e7f2      	b.n	8008e6c <_dtoa_r+0x294>
 8008e86:	2501      	movs	r5, #1
 8008e88:	2300      	movs	r3, #0
 8008e8a:	9305      	str	r3, [sp, #20]
 8008e8c:	9508      	str	r5, [sp, #32]
 8008e8e:	f04f 39ff 	mov.w	r9, #4294967295
 8008e92:	2200      	movs	r2, #0
 8008e94:	f8cd 9004 	str.w	r9, [sp, #4]
 8008e98:	2312      	movs	r3, #18
 8008e9a:	9209      	str	r2, [sp, #36]	; 0x24
 8008e9c:	e7cf      	b.n	8008e3e <_dtoa_r+0x266>
 8008e9e:	2301      	movs	r3, #1
 8008ea0:	9308      	str	r3, [sp, #32]
 8008ea2:	e7f4      	b.n	8008e8e <_dtoa_r+0x2b6>
 8008ea4:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8008ea8:	f8cd 9004 	str.w	r9, [sp, #4]
 8008eac:	464b      	mov	r3, r9
 8008eae:	e7c6      	b.n	8008e3e <_dtoa_r+0x266>
 8008eb0:	3101      	adds	r1, #1
 8008eb2:	6041      	str	r1, [r0, #4]
 8008eb4:	0052      	lsls	r2, r2, #1
 8008eb6:	e7c6      	b.n	8008e46 <_dtoa_r+0x26e>
 8008eb8:	636f4361 	.word	0x636f4361
 8008ebc:	3fd287a7 	.word	0x3fd287a7
 8008ec0:	8b60c8b3 	.word	0x8b60c8b3
 8008ec4:	3fc68a28 	.word	0x3fc68a28
 8008ec8:	509f79fb 	.word	0x509f79fb
 8008ecc:	3fd34413 	.word	0x3fd34413
 8008ed0:	0800b47d 	.word	0x0800b47d
 8008ed4:	0800b494 	.word	0x0800b494
 8008ed8:	7ff00000 	.word	0x7ff00000
 8008edc:	0800b479 	.word	0x0800b479
 8008ee0:	0800b470 	.word	0x0800b470
 8008ee4:	0800b44d 	.word	0x0800b44d
 8008ee8:	3ff80000 	.word	0x3ff80000
 8008eec:	0800b590 	.word	0x0800b590
 8008ef0:	0800b4f3 	.word	0x0800b4f3
 8008ef4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008ef6:	9a00      	ldr	r2, [sp, #0]
 8008ef8:	601a      	str	r2, [r3, #0]
 8008efa:	9b01      	ldr	r3, [sp, #4]
 8008efc:	2b0e      	cmp	r3, #14
 8008efe:	f200 80ad 	bhi.w	800905c <_dtoa_r+0x484>
 8008f02:	2d00      	cmp	r5, #0
 8008f04:	f000 80aa 	beq.w	800905c <_dtoa_r+0x484>
 8008f08:	f1ba 0f00 	cmp.w	sl, #0
 8008f0c:	dd36      	ble.n	8008f7c <_dtoa_r+0x3a4>
 8008f0e:	4ac3      	ldr	r2, [pc, #780]	; (800921c <_dtoa_r+0x644>)
 8008f10:	f00a 030f 	and.w	r3, sl, #15
 8008f14:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8008f18:	ed93 7b00 	vldr	d7, [r3]
 8008f1c:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8008f20:	ea4f 172a 	mov.w	r7, sl, asr #4
 8008f24:	eeb0 8a47 	vmov.f32	s16, s14
 8008f28:	eef0 8a67 	vmov.f32	s17, s15
 8008f2c:	d016      	beq.n	8008f5c <_dtoa_r+0x384>
 8008f2e:	4bbc      	ldr	r3, [pc, #752]	; (8009220 <_dtoa_r+0x648>)
 8008f30:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8008f34:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008f38:	f7f7 fc90 	bl	800085c <__aeabi_ddiv>
 8008f3c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008f40:	f007 070f 	and.w	r7, r7, #15
 8008f44:	2503      	movs	r5, #3
 8008f46:	4eb6      	ldr	r6, [pc, #728]	; (8009220 <_dtoa_r+0x648>)
 8008f48:	b957      	cbnz	r7, 8008f60 <_dtoa_r+0x388>
 8008f4a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008f4e:	ec53 2b18 	vmov	r2, r3, d8
 8008f52:	f7f7 fc83 	bl	800085c <__aeabi_ddiv>
 8008f56:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008f5a:	e029      	b.n	8008fb0 <_dtoa_r+0x3d8>
 8008f5c:	2502      	movs	r5, #2
 8008f5e:	e7f2      	b.n	8008f46 <_dtoa_r+0x36e>
 8008f60:	07f9      	lsls	r1, r7, #31
 8008f62:	d508      	bpl.n	8008f76 <_dtoa_r+0x39e>
 8008f64:	ec51 0b18 	vmov	r0, r1, d8
 8008f68:	e9d6 2300 	ldrd	r2, r3, [r6]
 8008f6c:	f7f7 fb4c 	bl	8000608 <__aeabi_dmul>
 8008f70:	ec41 0b18 	vmov	d8, r0, r1
 8008f74:	3501      	adds	r5, #1
 8008f76:	107f      	asrs	r7, r7, #1
 8008f78:	3608      	adds	r6, #8
 8008f7a:	e7e5      	b.n	8008f48 <_dtoa_r+0x370>
 8008f7c:	f000 80a6 	beq.w	80090cc <_dtoa_r+0x4f4>
 8008f80:	f1ca 0600 	rsb	r6, sl, #0
 8008f84:	4ba5      	ldr	r3, [pc, #660]	; (800921c <_dtoa_r+0x644>)
 8008f86:	4fa6      	ldr	r7, [pc, #664]	; (8009220 <_dtoa_r+0x648>)
 8008f88:	f006 020f 	and.w	r2, r6, #15
 8008f8c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008f90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f94:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8008f98:	f7f7 fb36 	bl	8000608 <__aeabi_dmul>
 8008f9c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008fa0:	1136      	asrs	r6, r6, #4
 8008fa2:	2300      	movs	r3, #0
 8008fa4:	2502      	movs	r5, #2
 8008fa6:	2e00      	cmp	r6, #0
 8008fa8:	f040 8085 	bne.w	80090b6 <_dtoa_r+0x4de>
 8008fac:	2b00      	cmp	r3, #0
 8008fae:	d1d2      	bne.n	8008f56 <_dtoa_r+0x37e>
 8008fb0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008fb2:	2b00      	cmp	r3, #0
 8008fb4:	f000 808c 	beq.w	80090d0 <_dtoa_r+0x4f8>
 8008fb8:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8008fbc:	4b99      	ldr	r3, [pc, #612]	; (8009224 <_dtoa_r+0x64c>)
 8008fbe:	2200      	movs	r2, #0
 8008fc0:	4630      	mov	r0, r6
 8008fc2:	4639      	mov	r1, r7
 8008fc4:	f7f7 fd92 	bl	8000aec <__aeabi_dcmplt>
 8008fc8:	2800      	cmp	r0, #0
 8008fca:	f000 8081 	beq.w	80090d0 <_dtoa_r+0x4f8>
 8008fce:	9b01      	ldr	r3, [sp, #4]
 8008fd0:	2b00      	cmp	r3, #0
 8008fd2:	d07d      	beq.n	80090d0 <_dtoa_r+0x4f8>
 8008fd4:	f1b9 0f00 	cmp.w	r9, #0
 8008fd8:	dd3c      	ble.n	8009054 <_dtoa_r+0x47c>
 8008fda:	f10a 33ff 	add.w	r3, sl, #4294967295
 8008fde:	9307      	str	r3, [sp, #28]
 8008fe0:	2200      	movs	r2, #0
 8008fe2:	4b91      	ldr	r3, [pc, #580]	; (8009228 <_dtoa_r+0x650>)
 8008fe4:	4630      	mov	r0, r6
 8008fe6:	4639      	mov	r1, r7
 8008fe8:	f7f7 fb0e 	bl	8000608 <__aeabi_dmul>
 8008fec:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008ff0:	3501      	adds	r5, #1
 8008ff2:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 8008ff6:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8008ffa:	4628      	mov	r0, r5
 8008ffc:	f7f7 fa9a 	bl	8000534 <__aeabi_i2d>
 8009000:	4632      	mov	r2, r6
 8009002:	463b      	mov	r3, r7
 8009004:	f7f7 fb00 	bl	8000608 <__aeabi_dmul>
 8009008:	4b88      	ldr	r3, [pc, #544]	; (800922c <_dtoa_r+0x654>)
 800900a:	2200      	movs	r2, #0
 800900c:	f7f7 f946 	bl	800029c <__adddf3>
 8009010:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8009014:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009018:	9303      	str	r3, [sp, #12]
 800901a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800901c:	2b00      	cmp	r3, #0
 800901e:	d15c      	bne.n	80090da <_dtoa_r+0x502>
 8009020:	4b83      	ldr	r3, [pc, #524]	; (8009230 <_dtoa_r+0x658>)
 8009022:	2200      	movs	r2, #0
 8009024:	4630      	mov	r0, r6
 8009026:	4639      	mov	r1, r7
 8009028:	f7f7 f936 	bl	8000298 <__aeabi_dsub>
 800902c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009030:	4606      	mov	r6, r0
 8009032:	460f      	mov	r7, r1
 8009034:	f7f7 fd78 	bl	8000b28 <__aeabi_dcmpgt>
 8009038:	2800      	cmp	r0, #0
 800903a:	f040 8296 	bne.w	800956a <_dtoa_r+0x992>
 800903e:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8009042:	4630      	mov	r0, r6
 8009044:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8009048:	4639      	mov	r1, r7
 800904a:	f7f7 fd4f 	bl	8000aec <__aeabi_dcmplt>
 800904e:	2800      	cmp	r0, #0
 8009050:	f040 8288 	bne.w	8009564 <_dtoa_r+0x98c>
 8009054:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8009058:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800905c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800905e:	2b00      	cmp	r3, #0
 8009060:	f2c0 8158 	blt.w	8009314 <_dtoa_r+0x73c>
 8009064:	f1ba 0f0e 	cmp.w	sl, #14
 8009068:	f300 8154 	bgt.w	8009314 <_dtoa_r+0x73c>
 800906c:	4b6b      	ldr	r3, [pc, #428]	; (800921c <_dtoa_r+0x644>)
 800906e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8009072:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009076:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009078:	2b00      	cmp	r3, #0
 800907a:	f280 80e3 	bge.w	8009244 <_dtoa_r+0x66c>
 800907e:	9b01      	ldr	r3, [sp, #4]
 8009080:	2b00      	cmp	r3, #0
 8009082:	f300 80df 	bgt.w	8009244 <_dtoa_r+0x66c>
 8009086:	f040 826d 	bne.w	8009564 <_dtoa_r+0x98c>
 800908a:	4b69      	ldr	r3, [pc, #420]	; (8009230 <_dtoa_r+0x658>)
 800908c:	2200      	movs	r2, #0
 800908e:	4640      	mov	r0, r8
 8009090:	4649      	mov	r1, r9
 8009092:	f7f7 fab9 	bl	8000608 <__aeabi_dmul>
 8009096:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800909a:	f7f7 fd3b 	bl	8000b14 <__aeabi_dcmpge>
 800909e:	9e01      	ldr	r6, [sp, #4]
 80090a0:	4637      	mov	r7, r6
 80090a2:	2800      	cmp	r0, #0
 80090a4:	f040 8243 	bne.w	800952e <_dtoa_r+0x956>
 80090a8:	9d00      	ldr	r5, [sp, #0]
 80090aa:	2331      	movs	r3, #49	; 0x31
 80090ac:	f805 3b01 	strb.w	r3, [r5], #1
 80090b0:	f10a 0a01 	add.w	sl, sl, #1
 80090b4:	e23f      	b.n	8009536 <_dtoa_r+0x95e>
 80090b6:	07f2      	lsls	r2, r6, #31
 80090b8:	d505      	bpl.n	80090c6 <_dtoa_r+0x4ee>
 80090ba:	e9d7 2300 	ldrd	r2, r3, [r7]
 80090be:	f7f7 faa3 	bl	8000608 <__aeabi_dmul>
 80090c2:	3501      	adds	r5, #1
 80090c4:	2301      	movs	r3, #1
 80090c6:	1076      	asrs	r6, r6, #1
 80090c8:	3708      	adds	r7, #8
 80090ca:	e76c      	b.n	8008fa6 <_dtoa_r+0x3ce>
 80090cc:	2502      	movs	r5, #2
 80090ce:	e76f      	b.n	8008fb0 <_dtoa_r+0x3d8>
 80090d0:	9b01      	ldr	r3, [sp, #4]
 80090d2:	f8cd a01c 	str.w	sl, [sp, #28]
 80090d6:	930c      	str	r3, [sp, #48]	; 0x30
 80090d8:	e78d      	b.n	8008ff6 <_dtoa_r+0x41e>
 80090da:	9900      	ldr	r1, [sp, #0]
 80090dc:	980c      	ldr	r0, [sp, #48]	; 0x30
 80090de:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80090e0:	4b4e      	ldr	r3, [pc, #312]	; (800921c <_dtoa_r+0x644>)
 80090e2:	ed9d 7b02 	vldr	d7, [sp, #8]
 80090e6:	4401      	add	r1, r0
 80090e8:	9102      	str	r1, [sp, #8]
 80090ea:	9908      	ldr	r1, [sp, #32]
 80090ec:	eeb0 8a47 	vmov.f32	s16, s14
 80090f0:	eef0 8a67 	vmov.f32	s17, s15
 80090f4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80090f8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80090fc:	2900      	cmp	r1, #0
 80090fe:	d045      	beq.n	800918c <_dtoa_r+0x5b4>
 8009100:	494c      	ldr	r1, [pc, #304]	; (8009234 <_dtoa_r+0x65c>)
 8009102:	2000      	movs	r0, #0
 8009104:	f7f7 fbaa 	bl	800085c <__aeabi_ddiv>
 8009108:	ec53 2b18 	vmov	r2, r3, d8
 800910c:	f7f7 f8c4 	bl	8000298 <__aeabi_dsub>
 8009110:	9d00      	ldr	r5, [sp, #0]
 8009112:	ec41 0b18 	vmov	d8, r0, r1
 8009116:	4639      	mov	r1, r7
 8009118:	4630      	mov	r0, r6
 800911a:	f7f7 fd25 	bl	8000b68 <__aeabi_d2iz>
 800911e:	900c      	str	r0, [sp, #48]	; 0x30
 8009120:	f7f7 fa08 	bl	8000534 <__aeabi_i2d>
 8009124:	4602      	mov	r2, r0
 8009126:	460b      	mov	r3, r1
 8009128:	4630      	mov	r0, r6
 800912a:	4639      	mov	r1, r7
 800912c:	f7f7 f8b4 	bl	8000298 <__aeabi_dsub>
 8009130:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009132:	3330      	adds	r3, #48	; 0x30
 8009134:	f805 3b01 	strb.w	r3, [r5], #1
 8009138:	ec53 2b18 	vmov	r2, r3, d8
 800913c:	4606      	mov	r6, r0
 800913e:	460f      	mov	r7, r1
 8009140:	f7f7 fcd4 	bl	8000aec <__aeabi_dcmplt>
 8009144:	2800      	cmp	r0, #0
 8009146:	d165      	bne.n	8009214 <_dtoa_r+0x63c>
 8009148:	4632      	mov	r2, r6
 800914a:	463b      	mov	r3, r7
 800914c:	4935      	ldr	r1, [pc, #212]	; (8009224 <_dtoa_r+0x64c>)
 800914e:	2000      	movs	r0, #0
 8009150:	f7f7 f8a2 	bl	8000298 <__aeabi_dsub>
 8009154:	ec53 2b18 	vmov	r2, r3, d8
 8009158:	f7f7 fcc8 	bl	8000aec <__aeabi_dcmplt>
 800915c:	2800      	cmp	r0, #0
 800915e:	f040 80b9 	bne.w	80092d4 <_dtoa_r+0x6fc>
 8009162:	9b02      	ldr	r3, [sp, #8]
 8009164:	429d      	cmp	r5, r3
 8009166:	f43f af75 	beq.w	8009054 <_dtoa_r+0x47c>
 800916a:	4b2f      	ldr	r3, [pc, #188]	; (8009228 <_dtoa_r+0x650>)
 800916c:	ec51 0b18 	vmov	r0, r1, d8
 8009170:	2200      	movs	r2, #0
 8009172:	f7f7 fa49 	bl	8000608 <__aeabi_dmul>
 8009176:	4b2c      	ldr	r3, [pc, #176]	; (8009228 <_dtoa_r+0x650>)
 8009178:	ec41 0b18 	vmov	d8, r0, r1
 800917c:	2200      	movs	r2, #0
 800917e:	4630      	mov	r0, r6
 8009180:	4639      	mov	r1, r7
 8009182:	f7f7 fa41 	bl	8000608 <__aeabi_dmul>
 8009186:	4606      	mov	r6, r0
 8009188:	460f      	mov	r7, r1
 800918a:	e7c4      	b.n	8009116 <_dtoa_r+0x53e>
 800918c:	ec51 0b17 	vmov	r0, r1, d7
 8009190:	f7f7 fa3a 	bl	8000608 <__aeabi_dmul>
 8009194:	9b02      	ldr	r3, [sp, #8]
 8009196:	9d00      	ldr	r5, [sp, #0]
 8009198:	930c      	str	r3, [sp, #48]	; 0x30
 800919a:	ec41 0b18 	vmov	d8, r0, r1
 800919e:	4639      	mov	r1, r7
 80091a0:	4630      	mov	r0, r6
 80091a2:	f7f7 fce1 	bl	8000b68 <__aeabi_d2iz>
 80091a6:	9011      	str	r0, [sp, #68]	; 0x44
 80091a8:	f7f7 f9c4 	bl	8000534 <__aeabi_i2d>
 80091ac:	4602      	mov	r2, r0
 80091ae:	460b      	mov	r3, r1
 80091b0:	4630      	mov	r0, r6
 80091b2:	4639      	mov	r1, r7
 80091b4:	f7f7 f870 	bl	8000298 <__aeabi_dsub>
 80091b8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80091ba:	3330      	adds	r3, #48	; 0x30
 80091bc:	f805 3b01 	strb.w	r3, [r5], #1
 80091c0:	9b02      	ldr	r3, [sp, #8]
 80091c2:	429d      	cmp	r5, r3
 80091c4:	4606      	mov	r6, r0
 80091c6:	460f      	mov	r7, r1
 80091c8:	f04f 0200 	mov.w	r2, #0
 80091cc:	d134      	bne.n	8009238 <_dtoa_r+0x660>
 80091ce:	4b19      	ldr	r3, [pc, #100]	; (8009234 <_dtoa_r+0x65c>)
 80091d0:	ec51 0b18 	vmov	r0, r1, d8
 80091d4:	f7f7 f862 	bl	800029c <__adddf3>
 80091d8:	4602      	mov	r2, r0
 80091da:	460b      	mov	r3, r1
 80091dc:	4630      	mov	r0, r6
 80091de:	4639      	mov	r1, r7
 80091e0:	f7f7 fca2 	bl	8000b28 <__aeabi_dcmpgt>
 80091e4:	2800      	cmp	r0, #0
 80091e6:	d175      	bne.n	80092d4 <_dtoa_r+0x6fc>
 80091e8:	ec53 2b18 	vmov	r2, r3, d8
 80091ec:	4911      	ldr	r1, [pc, #68]	; (8009234 <_dtoa_r+0x65c>)
 80091ee:	2000      	movs	r0, #0
 80091f0:	f7f7 f852 	bl	8000298 <__aeabi_dsub>
 80091f4:	4602      	mov	r2, r0
 80091f6:	460b      	mov	r3, r1
 80091f8:	4630      	mov	r0, r6
 80091fa:	4639      	mov	r1, r7
 80091fc:	f7f7 fc76 	bl	8000aec <__aeabi_dcmplt>
 8009200:	2800      	cmp	r0, #0
 8009202:	f43f af27 	beq.w	8009054 <_dtoa_r+0x47c>
 8009206:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8009208:	1e6b      	subs	r3, r5, #1
 800920a:	930c      	str	r3, [sp, #48]	; 0x30
 800920c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8009210:	2b30      	cmp	r3, #48	; 0x30
 8009212:	d0f8      	beq.n	8009206 <_dtoa_r+0x62e>
 8009214:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8009218:	e04a      	b.n	80092b0 <_dtoa_r+0x6d8>
 800921a:	bf00      	nop
 800921c:	0800b590 	.word	0x0800b590
 8009220:	0800b568 	.word	0x0800b568
 8009224:	3ff00000 	.word	0x3ff00000
 8009228:	40240000 	.word	0x40240000
 800922c:	401c0000 	.word	0x401c0000
 8009230:	40140000 	.word	0x40140000
 8009234:	3fe00000 	.word	0x3fe00000
 8009238:	4baf      	ldr	r3, [pc, #700]	; (80094f8 <_dtoa_r+0x920>)
 800923a:	f7f7 f9e5 	bl	8000608 <__aeabi_dmul>
 800923e:	4606      	mov	r6, r0
 8009240:	460f      	mov	r7, r1
 8009242:	e7ac      	b.n	800919e <_dtoa_r+0x5c6>
 8009244:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8009248:	9d00      	ldr	r5, [sp, #0]
 800924a:	4642      	mov	r2, r8
 800924c:	464b      	mov	r3, r9
 800924e:	4630      	mov	r0, r6
 8009250:	4639      	mov	r1, r7
 8009252:	f7f7 fb03 	bl	800085c <__aeabi_ddiv>
 8009256:	f7f7 fc87 	bl	8000b68 <__aeabi_d2iz>
 800925a:	9002      	str	r0, [sp, #8]
 800925c:	f7f7 f96a 	bl	8000534 <__aeabi_i2d>
 8009260:	4642      	mov	r2, r8
 8009262:	464b      	mov	r3, r9
 8009264:	f7f7 f9d0 	bl	8000608 <__aeabi_dmul>
 8009268:	4602      	mov	r2, r0
 800926a:	460b      	mov	r3, r1
 800926c:	4630      	mov	r0, r6
 800926e:	4639      	mov	r1, r7
 8009270:	f7f7 f812 	bl	8000298 <__aeabi_dsub>
 8009274:	9e02      	ldr	r6, [sp, #8]
 8009276:	9f01      	ldr	r7, [sp, #4]
 8009278:	3630      	adds	r6, #48	; 0x30
 800927a:	f805 6b01 	strb.w	r6, [r5], #1
 800927e:	9e00      	ldr	r6, [sp, #0]
 8009280:	1bae      	subs	r6, r5, r6
 8009282:	42b7      	cmp	r7, r6
 8009284:	4602      	mov	r2, r0
 8009286:	460b      	mov	r3, r1
 8009288:	d137      	bne.n	80092fa <_dtoa_r+0x722>
 800928a:	f7f7 f807 	bl	800029c <__adddf3>
 800928e:	4642      	mov	r2, r8
 8009290:	464b      	mov	r3, r9
 8009292:	4606      	mov	r6, r0
 8009294:	460f      	mov	r7, r1
 8009296:	f7f7 fc47 	bl	8000b28 <__aeabi_dcmpgt>
 800929a:	b9c8      	cbnz	r0, 80092d0 <_dtoa_r+0x6f8>
 800929c:	4642      	mov	r2, r8
 800929e:	464b      	mov	r3, r9
 80092a0:	4630      	mov	r0, r6
 80092a2:	4639      	mov	r1, r7
 80092a4:	f7f7 fc18 	bl	8000ad8 <__aeabi_dcmpeq>
 80092a8:	b110      	cbz	r0, 80092b0 <_dtoa_r+0x6d8>
 80092aa:	9b02      	ldr	r3, [sp, #8]
 80092ac:	07d9      	lsls	r1, r3, #31
 80092ae:	d40f      	bmi.n	80092d0 <_dtoa_r+0x6f8>
 80092b0:	4620      	mov	r0, r4
 80092b2:	4659      	mov	r1, fp
 80092b4:	f000 fad6 	bl	8009864 <_Bfree>
 80092b8:	2300      	movs	r3, #0
 80092ba:	702b      	strb	r3, [r5, #0]
 80092bc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80092be:	f10a 0001 	add.w	r0, sl, #1
 80092c2:	6018      	str	r0, [r3, #0]
 80092c4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80092c6:	2b00      	cmp	r3, #0
 80092c8:	f43f acd8 	beq.w	8008c7c <_dtoa_r+0xa4>
 80092cc:	601d      	str	r5, [r3, #0]
 80092ce:	e4d5      	b.n	8008c7c <_dtoa_r+0xa4>
 80092d0:	f8cd a01c 	str.w	sl, [sp, #28]
 80092d4:	462b      	mov	r3, r5
 80092d6:	461d      	mov	r5, r3
 80092d8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80092dc:	2a39      	cmp	r2, #57	; 0x39
 80092de:	d108      	bne.n	80092f2 <_dtoa_r+0x71a>
 80092e0:	9a00      	ldr	r2, [sp, #0]
 80092e2:	429a      	cmp	r2, r3
 80092e4:	d1f7      	bne.n	80092d6 <_dtoa_r+0x6fe>
 80092e6:	9a07      	ldr	r2, [sp, #28]
 80092e8:	9900      	ldr	r1, [sp, #0]
 80092ea:	3201      	adds	r2, #1
 80092ec:	9207      	str	r2, [sp, #28]
 80092ee:	2230      	movs	r2, #48	; 0x30
 80092f0:	700a      	strb	r2, [r1, #0]
 80092f2:	781a      	ldrb	r2, [r3, #0]
 80092f4:	3201      	adds	r2, #1
 80092f6:	701a      	strb	r2, [r3, #0]
 80092f8:	e78c      	b.n	8009214 <_dtoa_r+0x63c>
 80092fa:	4b7f      	ldr	r3, [pc, #508]	; (80094f8 <_dtoa_r+0x920>)
 80092fc:	2200      	movs	r2, #0
 80092fe:	f7f7 f983 	bl	8000608 <__aeabi_dmul>
 8009302:	2200      	movs	r2, #0
 8009304:	2300      	movs	r3, #0
 8009306:	4606      	mov	r6, r0
 8009308:	460f      	mov	r7, r1
 800930a:	f7f7 fbe5 	bl	8000ad8 <__aeabi_dcmpeq>
 800930e:	2800      	cmp	r0, #0
 8009310:	d09b      	beq.n	800924a <_dtoa_r+0x672>
 8009312:	e7cd      	b.n	80092b0 <_dtoa_r+0x6d8>
 8009314:	9a08      	ldr	r2, [sp, #32]
 8009316:	2a00      	cmp	r2, #0
 8009318:	f000 80c4 	beq.w	80094a4 <_dtoa_r+0x8cc>
 800931c:	9a05      	ldr	r2, [sp, #20]
 800931e:	2a01      	cmp	r2, #1
 8009320:	f300 80a8 	bgt.w	8009474 <_dtoa_r+0x89c>
 8009324:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8009326:	2a00      	cmp	r2, #0
 8009328:	f000 80a0 	beq.w	800946c <_dtoa_r+0x894>
 800932c:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8009330:	9e06      	ldr	r6, [sp, #24]
 8009332:	4645      	mov	r5, r8
 8009334:	9a04      	ldr	r2, [sp, #16]
 8009336:	2101      	movs	r1, #1
 8009338:	441a      	add	r2, r3
 800933a:	4620      	mov	r0, r4
 800933c:	4498      	add	r8, r3
 800933e:	9204      	str	r2, [sp, #16]
 8009340:	f000 fb4c 	bl	80099dc <__i2b>
 8009344:	4607      	mov	r7, r0
 8009346:	2d00      	cmp	r5, #0
 8009348:	dd0b      	ble.n	8009362 <_dtoa_r+0x78a>
 800934a:	9b04      	ldr	r3, [sp, #16]
 800934c:	2b00      	cmp	r3, #0
 800934e:	dd08      	ble.n	8009362 <_dtoa_r+0x78a>
 8009350:	42ab      	cmp	r3, r5
 8009352:	9a04      	ldr	r2, [sp, #16]
 8009354:	bfa8      	it	ge
 8009356:	462b      	movge	r3, r5
 8009358:	eba8 0803 	sub.w	r8, r8, r3
 800935c:	1aed      	subs	r5, r5, r3
 800935e:	1ad3      	subs	r3, r2, r3
 8009360:	9304      	str	r3, [sp, #16]
 8009362:	9b06      	ldr	r3, [sp, #24]
 8009364:	b1fb      	cbz	r3, 80093a6 <_dtoa_r+0x7ce>
 8009366:	9b08      	ldr	r3, [sp, #32]
 8009368:	2b00      	cmp	r3, #0
 800936a:	f000 809f 	beq.w	80094ac <_dtoa_r+0x8d4>
 800936e:	2e00      	cmp	r6, #0
 8009370:	dd11      	ble.n	8009396 <_dtoa_r+0x7be>
 8009372:	4639      	mov	r1, r7
 8009374:	4632      	mov	r2, r6
 8009376:	4620      	mov	r0, r4
 8009378:	f000 fbec 	bl	8009b54 <__pow5mult>
 800937c:	465a      	mov	r2, fp
 800937e:	4601      	mov	r1, r0
 8009380:	4607      	mov	r7, r0
 8009382:	4620      	mov	r0, r4
 8009384:	f000 fb40 	bl	8009a08 <__multiply>
 8009388:	4659      	mov	r1, fp
 800938a:	9007      	str	r0, [sp, #28]
 800938c:	4620      	mov	r0, r4
 800938e:	f000 fa69 	bl	8009864 <_Bfree>
 8009392:	9b07      	ldr	r3, [sp, #28]
 8009394:	469b      	mov	fp, r3
 8009396:	9b06      	ldr	r3, [sp, #24]
 8009398:	1b9a      	subs	r2, r3, r6
 800939a:	d004      	beq.n	80093a6 <_dtoa_r+0x7ce>
 800939c:	4659      	mov	r1, fp
 800939e:	4620      	mov	r0, r4
 80093a0:	f000 fbd8 	bl	8009b54 <__pow5mult>
 80093a4:	4683      	mov	fp, r0
 80093a6:	2101      	movs	r1, #1
 80093a8:	4620      	mov	r0, r4
 80093aa:	f000 fb17 	bl	80099dc <__i2b>
 80093ae:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80093b0:	2b00      	cmp	r3, #0
 80093b2:	4606      	mov	r6, r0
 80093b4:	dd7c      	ble.n	80094b0 <_dtoa_r+0x8d8>
 80093b6:	461a      	mov	r2, r3
 80093b8:	4601      	mov	r1, r0
 80093ba:	4620      	mov	r0, r4
 80093bc:	f000 fbca 	bl	8009b54 <__pow5mult>
 80093c0:	9b05      	ldr	r3, [sp, #20]
 80093c2:	2b01      	cmp	r3, #1
 80093c4:	4606      	mov	r6, r0
 80093c6:	dd76      	ble.n	80094b6 <_dtoa_r+0x8de>
 80093c8:	2300      	movs	r3, #0
 80093ca:	9306      	str	r3, [sp, #24]
 80093cc:	6933      	ldr	r3, [r6, #16]
 80093ce:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80093d2:	6918      	ldr	r0, [r3, #16]
 80093d4:	f000 fab2 	bl	800993c <__hi0bits>
 80093d8:	f1c0 0020 	rsb	r0, r0, #32
 80093dc:	9b04      	ldr	r3, [sp, #16]
 80093de:	4418      	add	r0, r3
 80093e0:	f010 001f 	ands.w	r0, r0, #31
 80093e4:	f000 8086 	beq.w	80094f4 <_dtoa_r+0x91c>
 80093e8:	f1c0 0320 	rsb	r3, r0, #32
 80093ec:	2b04      	cmp	r3, #4
 80093ee:	dd7f      	ble.n	80094f0 <_dtoa_r+0x918>
 80093f0:	f1c0 001c 	rsb	r0, r0, #28
 80093f4:	9b04      	ldr	r3, [sp, #16]
 80093f6:	4403      	add	r3, r0
 80093f8:	4480      	add	r8, r0
 80093fa:	4405      	add	r5, r0
 80093fc:	9304      	str	r3, [sp, #16]
 80093fe:	f1b8 0f00 	cmp.w	r8, #0
 8009402:	dd05      	ble.n	8009410 <_dtoa_r+0x838>
 8009404:	4659      	mov	r1, fp
 8009406:	4642      	mov	r2, r8
 8009408:	4620      	mov	r0, r4
 800940a:	f000 fbfd 	bl	8009c08 <__lshift>
 800940e:	4683      	mov	fp, r0
 8009410:	9b04      	ldr	r3, [sp, #16]
 8009412:	2b00      	cmp	r3, #0
 8009414:	dd05      	ble.n	8009422 <_dtoa_r+0x84a>
 8009416:	4631      	mov	r1, r6
 8009418:	461a      	mov	r2, r3
 800941a:	4620      	mov	r0, r4
 800941c:	f000 fbf4 	bl	8009c08 <__lshift>
 8009420:	4606      	mov	r6, r0
 8009422:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009424:	2b00      	cmp	r3, #0
 8009426:	d069      	beq.n	80094fc <_dtoa_r+0x924>
 8009428:	4631      	mov	r1, r6
 800942a:	4658      	mov	r0, fp
 800942c:	f000 fc58 	bl	8009ce0 <__mcmp>
 8009430:	2800      	cmp	r0, #0
 8009432:	da63      	bge.n	80094fc <_dtoa_r+0x924>
 8009434:	2300      	movs	r3, #0
 8009436:	4659      	mov	r1, fp
 8009438:	220a      	movs	r2, #10
 800943a:	4620      	mov	r0, r4
 800943c:	f000 fa34 	bl	80098a8 <__multadd>
 8009440:	9b08      	ldr	r3, [sp, #32]
 8009442:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009446:	4683      	mov	fp, r0
 8009448:	2b00      	cmp	r3, #0
 800944a:	f000 818f 	beq.w	800976c <_dtoa_r+0xb94>
 800944e:	4639      	mov	r1, r7
 8009450:	2300      	movs	r3, #0
 8009452:	220a      	movs	r2, #10
 8009454:	4620      	mov	r0, r4
 8009456:	f000 fa27 	bl	80098a8 <__multadd>
 800945a:	f1b9 0f00 	cmp.w	r9, #0
 800945e:	4607      	mov	r7, r0
 8009460:	f300 808e 	bgt.w	8009580 <_dtoa_r+0x9a8>
 8009464:	9b05      	ldr	r3, [sp, #20]
 8009466:	2b02      	cmp	r3, #2
 8009468:	dc50      	bgt.n	800950c <_dtoa_r+0x934>
 800946a:	e089      	b.n	8009580 <_dtoa_r+0x9a8>
 800946c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800946e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8009472:	e75d      	b.n	8009330 <_dtoa_r+0x758>
 8009474:	9b01      	ldr	r3, [sp, #4]
 8009476:	1e5e      	subs	r6, r3, #1
 8009478:	9b06      	ldr	r3, [sp, #24]
 800947a:	42b3      	cmp	r3, r6
 800947c:	bfbf      	itttt	lt
 800947e:	9b06      	ldrlt	r3, [sp, #24]
 8009480:	9606      	strlt	r6, [sp, #24]
 8009482:	1af2      	sublt	r2, r6, r3
 8009484:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 8009486:	bfb6      	itet	lt
 8009488:	189b      	addlt	r3, r3, r2
 800948a:	1b9e      	subge	r6, r3, r6
 800948c:	930d      	strlt	r3, [sp, #52]	; 0x34
 800948e:	9b01      	ldr	r3, [sp, #4]
 8009490:	bfb8      	it	lt
 8009492:	2600      	movlt	r6, #0
 8009494:	2b00      	cmp	r3, #0
 8009496:	bfb5      	itete	lt
 8009498:	eba8 0503 	sublt.w	r5, r8, r3
 800949c:	9b01      	ldrge	r3, [sp, #4]
 800949e:	2300      	movlt	r3, #0
 80094a0:	4645      	movge	r5, r8
 80094a2:	e747      	b.n	8009334 <_dtoa_r+0x75c>
 80094a4:	9e06      	ldr	r6, [sp, #24]
 80094a6:	9f08      	ldr	r7, [sp, #32]
 80094a8:	4645      	mov	r5, r8
 80094aa:	e74c      	b.n	8009346 <_dtoa_r+0x76e>
 80094ac:	9a06      	ldr	r2, [sp, #24]
 80094ae:	e775      	b.n	800939c <_dtoa_r+0x7c4>
 80094b0:	9b05      	ldr	r3, [sp, #20]
 80094b2:	2b01      	cmp	r3, #1
 80094b4:	dc18      	bgt.n	80094e8 <_dtoa_r+0x910>
 80094b6:	9b02      	ldr	r3, [sp, #8]
 80094b8:	b9b3      	cbnz	r3, 80094e8 <_dtoa_r+0x910>
 80094ba:	9b03      	ldr	r3, [sp, #12]
 80094bc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80094c0:	b9a3      	cbnz	r3, 80094ec <_dtoa_r+0x914>
 80094c2:	9b03      	ldr	r3, [sp, #12]
 80094c4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80094c8:	0d1b      	lsrs	r3, r3, #20
 80094ca:	051b      	lsls	r3, r3, #20
 80094cc:	b12b      	cbz	r3, 80094da <_dtoa_r+0x902>
 80094ce:	9b04      	ldr	r3, [sp, #16]
 80094d0:	3301      	adds	r3, #1
 80094d2:	9304      	str	r3, [sp, #16]
 80094d4:	f108 0801 	add.w	r8, r8, #1
 80094d8:	2301      	movs	r3, #1
 80094da:	9306      	str	r3, [sp, #24]
 80094dc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80094de:	2b00      	cmp	r3, #0
 80094e0:	f47f af74 	bne.w	80093cc <_dtoa_r+0x7f4>
 80094e4:	2001      	movs	r0, #1
 80094e6:	e779      	b.n	80093dc <_dtoa_r+0x804>
 80094e8:	2300      	movs	r3, #0
 80094ea:	e7f6      	b.n	80094da <_dtoa_r+0x902>
 80094ec:	9b02      	ldr	r3, [sp, #8]
 80094ee:	e7f4      	b.n	80094da <_dtoa_r+0x902>
 80094f0:	d085      	beq.n	80093fe <_dtoa_r+0x826>
 80094f2:	4618      	mov	r0, r3
 80094f4:	301c      	adds	r0, #28
 80094f6:	e77d      	b.n	80093f4 <_dtoa_r+0x81c>
 80094f8:	40240000 	.word	0x40240000
 80094fc:	9b01      	ldr	r3, [sp, #4]
 80094fe:	2b00      	cmp	r3, #0
 8009500:	dc38      	bgt.n	8009574 <_dtoa_r+0x99c>
 8009502:	9b05      	ldr	r3, [sp, #20]
 8009504:	2b02      	cmp	r3, #2
 8009506:	dd35      	ble.n	8009574 <_dtoa_r+0x99c>
 8009508:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800950c:	f1b9 0f00 	cmp.w	r9, #0
 8009510:	d10d      	bne.n	800952e <_dtoa_r+0x956>
 8009512:	4631      	mov	r1, r6
 8009514:	464b      	mov	r3, r9
 8009516:	2205      	movs	r2, #5
 8009518:	4620      	mov	r0, r4
 800951a:	f000 f9c5 	bl	80098a8 <__multadd>
 800951e:	4601      	mov	r1, r0
 8009520:	4606      	mov	r6, r0
 8009522:	4658      	mov	r0, fp
 8009524:	f000 fbdc 	bl	8009ce0 <__mcmp>
 8009528:	2800      	cmp	r0, #0
 800952a:	f73f adbd 	bgt.w	80090a8 <_dtoa_r+0x4d0>
 800952e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009530:	9d00      	ldr	r5, [sp, #0]
 8009532:	ea6f 0a03 	mvn.w	sl, r3
 8009536:	f04f 0800 	mov.w	r8, #0
 800953a:	4631      	mov	r1, r6
 800953c:	4620      	mov	r0, r4
 800953e:	f000 f991 	bl	8009864 <_Bfree>
 8009542:	2f00      	cmp	r7, #0
 8009544:	f43f aeb4 	beq.w	80092b0 <_dtoa_r+0x6d8>
 8009548:	f1b8 0f00 	cmp.w	r8, #0
 800954c:	d005      	beq.n	800955a <_dtoa_r+0x982>
 800954e:	45b8      	cmp	r8, r7
 8009550:	d003      	beq.n	800955a <_dtoa_r+0x982>
 8009552:	4641      	mov	r1, r8
 8009554:	4620      	mov	r0, r4
 8009556:	f000 f985 	bl	8009864 <_Bfree>
 800955a:	4639      	mov	r1, r7
 800955c:	4620      	mov	r0, r4
 800955e:	f000 f981 	bl	8009864 <_Bfree>
 8009562:	e6a5      	b.n	80092b0 <_dtoa_r+0x6d8>
 8009564:	2600      	movs	r6, #0
 8009566:	4637      	mov	r7, r6
 8009568:	e7e1      	b.n	800952e <_dtoa_r+0x956>
 800956a:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800956c:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8009570:	4637      	mov	r7, r6
 8009572:	e599      	b.n	80090a8 <_dtoa_r+0x4d0>
 8009574:	9b08      	ldr	r3, [sp, #32]
 8009576:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800957a:	2b00      	cmp	r3, #0
 800957c:	f000 80fd 	beq.w	800977a <_dtoa_r+0xba2>
 8009580:	2d00      	cmp	r5, #0
 8009582:	dd05      	ble.n	8009590 <_dtoa_r+0x9b8>
 8009584:	4639      	mov	r1, r7
 8009586:	462a      	mov	r2, r5
 8009588:	4620      	mov	r0, r4
 800958a:	f000 fb3d 	bl	8009c08 <__lshift>
 800958e:	4607      	mov	r7, r0
 8009590:	9b06      	ldr	r3, [sp, #24]
 8009592:	2b00      	cmp	r3, #0
 8009594:	d05c      	beq.n	8009650 <_dtoa_r+0xa78>
 8009596:	6879      	ldr	r1, [r7, #4]
 8009598:	4620      	mov	r0, r4
 800959a:	f000 f923 	bl	80097e4 <_Balloc>
 800959e:	4605      	mov	r5, r0
 80095a0:	b928      	cbnz	r0, 80095ae <_dtoa_r+0x9d6>
 80095a2:	4b80      	ldr	r3, [pc, #512]	; (80097a4 <_dtoa_r+0xbcc>)
 80095a4:	4602      	mov	r2, r0
 80095a6:	f240 21ea 	movw	r1, #746	; 0x2ea
 80095aa:	f7ff bb2e 	b.w	8008c0a <_dtoa_r+0x32>
 80095ae:	693a      	ldr	r2, [r7, #16]
 80095b0:	3202      	adds	r2, #2
 80095b2:	0092      	lsls	r2, r2, #2
 80095b4:	f107 010c 	add.w	r1, r7, #12
 80095b8:	300c      	adds	r0, #12
 80095ba:	f000 f905 	bl	80097c8 <memcpy>
 80095be:	2201      	movs	r2, #1
 80095c0:	4629      	mov	r1, r5
 80095c2:	4620      	mov	r0, r4
 80095c4:	f000 fb20 	bl	8009c08 <__lshift>
 80095c8:	9b00      	ldr	r3, [sp, #0]
 80095ca:	3301      	adds	r3, #1
 80095cc:	9301      	str	r3, [sp, #4]
 80095ce:	9b00      	ldr	r3, [sp, #0]
 80095d0:	444b      	add	r3, r9
 80095d2:	9307      	str	r3, [sp, #28]
 80095d4:	9b02      	ldr	r3, [sp, #8]
 80095d6:	f003 0301 	and.w	r3, r3, #1
 80095da:	46b8      	mov	r8, r7
 80095dc:	9306      	str	r3, [sp, #24]
 80095de:	4607      	mov	r7, r0
 80095e0:	9b01      	ldr	r3, [sp, #4]
 80095e2:	4631      	mov	r1, r6
 80095e4:	3b01      	subs	r3, #1
 80095e6:	4658      	mov	r0, fp
 80095e8:	9302      	str	r3, [sp, #8]
 80095ea:	f7ff fa67 	bl	8008abc <quorem>
 80095ee:	4603      	mov	r3, r0
 80095f0:	3330      	adds	r3, #48	; 0x30
 80095f2:	9004      	str	r0, [sp, #16]
 80095f4:	4641      	mov	r1, r8
 80095f6:	4658      	mov	r0, fp
 80095f8:	9308      	str	r3, [sp, #32]
 80095fa:	f000 fb71 	bl	8009ce0 <__mcmp>
 80095fe:	463a      	mov	r2, r7
 8009600:	4681      	mov	r9, r0
 8009602:	4631      	mov	r1, r6
 8009604:	4620      	mov	r0, r4
 8009606:	f000 fb87 	bl	8009d18 <__mdiff>
 800960a:	68c2      	ldr	r2, [r0, #12]
 800960c:	9b08      	ldr	r3, [sp, #32]
 800960e:	4605      	mov	r5, r0
 8009610:	bb02      	cbnz	r2, 8009654 <_dtoa_r+0xa7c>
 8009612:	4601      	mov	r1, r0
 8009614:	4658      	mov	r0, fp
 8009616:	f000 fb63 	bl	8009ce0 <__mcmp>
 800961a:	9b08      	ldr	r3, [sp, #32]
 800961c:	4602      	mov	r2, r0
 800961e:	4629      	mov	r1, r5
 8009620:	4620      	mov	r0, r4
 8009622:	e9cd 3208 	strd	r3, r2, [sp, #32]
 8009626:	f000 f91d 	bl	8009864 <_Bfree>
 800962a:	9b05      	ldr	r3, [sp, #20]
 800962c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800962e:	9d01      	ldr	r5, [sp, #4]
 8009630:	ea43 0102 	orr.w	r1, r3, r2
 8009634:	9b06      	ldr	r3, [sp, #24]
 8009636:	430b      	orrs	r3, r1
 8009638:	9b08      	ldr	r3, [sp, #32]
 800963a:	d10d      	bne.n	8009658 <_dtoa_r+0xa80>
 800963c:	2b39      	cmp	r3, #57	; 0x39
 800963e:	d029      	beq.n	8009694 <_dtoa_r+0xabc>
 8009640:	f1b9 0f00 	cmp.w	r9, #0
 8009644:	dd01      	ble.n	800964a <_dtoa_r+0xa72>
 8009646:	9b04      	ldr	r3, [sp, #16]
 8009648:	3331      	adds	r3, #49	; 0x31
 800964a:	9a02      	ldr	r2, [sp, #8]
 800964c:	7013      	strb	r3, [r2, #0]
 800964e:	e774      	b.n	800953a <_dtoa_r+0x962>
 8009650:	4638      	mov	r0, r7
 8009652:	e7b9      	b.n	80095c8 <_dtoa_r+0x9f0>
 8009654:	2201      	movs	r2, #1
 8009656:	e7e2      	b.n	800961e <_dtoa_r+0xa46>
 8009658:	f1b9 0f00 	cmp.w	r9, #0
 800965c:	db06      	blt.n	800966c <_dtoa_r+0xa94>
 800965e:	9905      	ldr	r1, [sp, #20]
 8009660:	ea41 0909 	orr.w	r9, r1, r9
 8009664:	9906      	ldr	r1, [sp, #24]
 8009666:	ea59 0101 	orrs.w	r1, r9, r1
 800966a:	d120      	bne.n	80096ae <_dtoa_r+0xad6>
 800966c:	2a00      	cmp	r2, #0
 800966e:	ddec      	ble.n	800964a <_dtoa_r+0xa72>
 8009670:	4659      	mov	r1, fp
 8009672:	2201      	movs	r2, #1
 8009674:	4620      	mov	r0, r4
 8009676:	9301      	str	r3, [sp, #4]
 8009678:	f000 fac6 	bl	8009c08 <__lshift>
 800967c:	4631      	mov	r1, r6
 800967e:	4683      	mov	fp, r0
 8009680:	f000 fb2e 	bl	8009ce0 <__mcmp>
 8009684:	2800      	cmp	r0, #0
 8009686:	9b01      	ldr	r3, [sp, #4]
 8009688:	dc02      	bgt.n	8009690 <_dtoa_r+0xab8>
 800968a:	d1de      	bne.n	800964a <_dtoa_r+0xa72>
 800968c:	07da      	lsls	r2, r3, #31
 800968e:	d5dc      	bpl.n	800964a <_dtoa_r+0xa72>
 8009690:	2b39      	cmp	r3, #57	; 0x39
 8009692:	d1d8      	bne.n	8009646 <_dtoa_r+0xa6e>
 8009694:	9a02      	ldr	r2, [sp, #8]
 8009696:	2339      	movs	r3, #57	; 0x39
 8009698:	7013      	strb	r3, [r2, #0]
 800969a:	462b      	mov	r3, r5
 800969c:	461d      	mov	r5, r3
 800969e:	3b01      	subs	r3, #1
 80096a0:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80096a4:	2a39      	cmp	r2, #57	; 0x39
 80096a6:	d050      	beq.n	800974a <_dtoa_r+0xb72>
 80096a8:	3201      	adds	r2, #1
 80096aa:	701a      	strb	r2, [r3, #0]
 80096ac:	e745      	b.n	800953a <_dtoa_r+0x962>
 80096ae:	2a00      	cmp	r2, #0
 80096b0:	dd03      	ble.n	80096ba <_dtoa_r+0xae2>
 80096b2:	2b39      	cmp	r3, #57	; 0x39
 80096b4:	d0ee      	beq.n	8009694 <_dtoa_r+0xabc>
 80096b6:	3301      	adds	r3, #1
 80096b8:	e7c7      	b.n	800964a <_dtoa_r+0xa72>
 80096ba:	9a01      	ldr	r2, [sp, #4]
 80096bc:	9907      	ldr	r1, [sp, #28]
 80096be:	f802 3c01 	strb.w	r3, [r2, #-1]
 80096c2:	428a      	cmp	r2, r1
 80096c4:	d02a      	beq.n	800971c <_dtoa_r+0xb44>
 80096c6:	4659      	mov	r1, fp
 80096c8:	2300      	movs	r3, #0
 80096ca:	220a      	movs	r2, #10
 80096cc:	4620      	mov	r0, r4
 80096ce:	f000 f8eb 	bl	80098a8 <__multadd>
 80096d2:	45b8      	cmp	r8, r7
 80096d4:	4683      	mov	fp, r0
 80096d6:	f04f 0300 	mov.w	r3, #0
 80096da:	f04f 020a 	mov.w	r2, #10
 80096de:	4641      	mov	r1, r8
 80096e0:	4620      	mov	r0, r4
 80096e2:	d107      	bne.n	80096f4 <_dtoa_r+0xb1c>
 80096e4:	f000 f8e0 	bl	80098a8 <__multadd>
 80096e8:	4680      	mov	r8, r0
 80096ea:	4607      	mov	r7, r0
 80096ec:	9b01      	ldr	r3, [sp, #4]
 80096ee:	3301      	adds	r3, #1
 80096f0:	9301      	str	r3, [sp, #4]
 80096f2:	e775      	b.n	80095e0 <_dtoa_r+0xa08>
 80096f4:	f000 f8d8 	bl	80098a8 <__multadd>
 80096f8:	4639      	mov	r1, r7
 80096fa:	4680      	mov	r8, r0
 80096fc:	2300      	movs	r3, #0
 80096fe:	220a      	movs	r2, #10
 8009700:	4620      	mov	r0, r4
 8009702:	f000 f8d1 	bl	80098a8 <__multadd>
 8009706:	4607      	mov	r7, r0
 8009708:	e7f0      	b.n	80096ec <_dtoa_r+0xb14>
 800970a:	f1b9 0f00 	cmp.w	r9, #0
 800970e:	9a00      	ldr	r2, [sp, #0]
 8009710:	bfcc      	ite	gt
 8009712:	464d      	movgt	r5, r9
 8009714:	2501      	movle	r5, #1
 8009716:	4415      	add	r5, r2
 8009718:	f04f 0800 	mov.w	r8, #0
 800971c:	4659      	mov	r1, fp
 800971e:	2201      	movs	r2, #1
 8009720:	4620      	mov	r0, r4
 8009722:	9301      	str	r3, [sp, #4]
 8009724:	f000 fa70 	bl	8009c08 <__lshift>
 8009728:	4631      	mov	r1, r6
 800972a:	4683      	mov	fp, r0
 800972c:	f000 fad8 	bl	8009ce0 <__mcmp>
 8009730:	2800      	cmp	r0, #0
 8009732:	dcb2      	bgt.n	800969a <_dtoa_r+0xac2>
 8009734:	d102      	bne.n	800973c <_dtoa_r+0xb64>
 8009736:	9b01      	ldr	r3, [sp, #4]
 8009738:	07db      	lsls	r3, r3, #31
 800973a:	d4ae      	bmi.n	800969a <_dtoa_r+0xac2>
 800973c:	462b      	mov	r3, r5
 800973e:	461d      	mov	r5, r3
 8009740:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009744:	2a30      	cmp	r2, #48	; 0x30
 8009746:	d0fa      	beq.n	800973e <_dtoa_r+0xb66>
 8009748:	e6f7      	b.n	800953a <_dtoa_r+0x962>
 800974a:	9a00      	ldr	r2, [sp, #0]
 800974c:	429a      	cmp	r2, r3
 800974e:	d1a5      	bne.n	800969c <_dtoa_r+0xac4>
 8009750:	f10a 0a01 	add.w	sl, sl, #1
 8009754:	2331      	movs	r3, #49	; 0x31
 8009756:	e779      	b.n	800964c <_dtoa_r+0xa74>
 8009758:	4b13      	ldr	r3, [pc, #76]	; (80097a8 <_dtoa_r+0xbd0>)
 800975a:	f7ff baaf 	b.w	8008cbc <_dtoa_r+0xe4>
 800975e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009760:	2b00      	cmp	r3, #0
 8009762:	f47f aa86 	bne.w	8008c72 <_dtoa_r+0x9a>
 8009766:	4b11      	ldr	r3, [pc, #68]	; (80097ac <_dtoa_r+0xbd4>)
 8009768:	f7ff baa8 	b.w	8008cbc <_dtoa_r+0xe4>
 800976c:	f1b9 0f00 	cmp.w	r9, #0
 8009770:	dc03      	bgt.n	800977a <_dtoa_r+0xba2>
 8009772:	9b05      	ldr	r3, [sp, #20]
 8009774:	2b02      	cmp	r3, #2
 8009776:	f73f aec9 	bgt.w	800950c <_dtoa_r+0x934>
 800977a:	9d00      	ldr	r5, [sp, #0]
 800977c:	4631      	mov	r1, r6
 800977e:	4658      	mov	r0, fp
 8009780:	f7ff f99c 	bl	8008abc <quorem>
 8009784:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8009788:	f805 3b01 	strb.w	r3, [r5], #1
 800978c:	9a00      	ldr	r2, [sp, #0]
 800978e:	1aaa      	subs	r2, r5, r2
 8009790:	4591      	cmp	r9, r2
 8009792:	ddba      	ble.n	800970a <_dtoa_r+0xb32>
 8009794:	4659      	mov	r1, fp
 8009796:	2300      	movs	r3, #0
 8009798:	220a      	movs	r2, #10
 800979a:	4620      	mov	r0, r4
 800979c:	f000 f884 	bl	80098a8 <__multadd>
 80097a0:	4683      	mov	fp, r0
 80097a2:	e7eb      	b.n	800977c <_dtoa_r+0xba4>
 80097a4:	0800b4f3 	.word	0x0800b4f3
 80097a8:	0800b44c 	.word	0x0800b44c
 80097ac:	0800b470 	.word	0x0800b470

080097b0 <_localeconv_r>:
 80097b0:	4800      	ldr	r0, [pc, #0]	; (80097b4 <_localeconv_r+0x4>)
 80097b2:	4770      	bx	lr
 80097b4:	20000160 	.word	0x20000160

080097b8 <malloc>:
 80097b8:	4b02      	ldr	r3, [pc, #8]	; (80097c4 <malloc+0xc>)
 80097ba:	4601      	mov	r1, r0
 80097bc:	6818      	ldr	r0, [r3, #0]
 80097be:	f000 bbef 	b.w	8009fa0 <_malloc_r>
 80097c2:	bf00      	nop
 80097c4:	2000000c 	.word	0x2000000c

080097c8 <memcpy>:
 80097c8:	440a      	add	r2, r1
 80097ca:	4291      	cmp	r1, r2
 80097cc:	f100 33ff 	add.w	r3, r0, #4294967295
 80097d0:	d100      	bne.n	80097d4 <memcpy+0xc>
 80097d2:	4770      	bx	lr
 80097d4:	b510      	push	{r4, lr}
 80097d6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80097da:	f803 4f01 	strb.w	r4, [r3, #1]!
 80097de:	4291      	cmp	r1, r2
 80097e0:	d1f9      	bne.n	80097d6 <memcpy+0xe>
 80097e2:	bd10      	pop	{r4, pc}

080097e4 <_Balloc>:
 80097e4:	b570      	push	{r4, r5, r6, lr}
 80097e6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80097e8:	4604      	mov	r4, r0
 80097ea:	460d      	mov	r5, r1
 80097ec:	b976      	cbnz	r6, 800980c <_Balloc+0x28>
 80097ee:	2010      	movs	r0, #16
 80097f0:	f7ff ffe2 	bl	80097b8 <malloc>
 80097f4:	4602      	mov	r2, r0
 80097f6:	6260      	str	r0, [r4, #36]	; 0x24
 80097f8:	b920      	cbnz	r0, 8009804 <_Balloc+0x20>
 80097fa:	4b18      	ldr	r3, [pc, #96]	; (800985c <_Balloc+0x78>)
 80097fc:	4818      	ldr	r0, [pc, #96]	; (8009860 <_Balloc+0x7c>)
 80097fe:	2166      	movs	r1, #102	; 0x66
 8009800:	f000 fd94 	bl	800a32c <__assert_func>
 8009804:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009808:	6006      	str	r6, [r0, #0]
 800980a:	60c6      	str	r6, [r0, #12]
 800980c:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800980e:	68f3      	ldr	r3, [r6, #12]
 8009810:	b183      	cbz	r3, 8009834 <_Balloc+0x50>
 8009812:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009814:	68db      	ldr	r3, [r3, #12]
 8009816:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800981a:	b9b8      	cbnz	r0, 800984c <_Balloc+0x68>
 800981c:	2101      	movs	r1, #1
 800981e:	fa01 f605 	lsl.w	r6, r1, r5
 8009822:	1d72      	adds	r2, r6, #5
 8009824:	0092      	lsls	r2, r2, #2
 8009826:	4620      	mov	r0, r4
 8009828:	f000 fb5a 	bl	8009ee0 <_calloc_r>
 800982c:	b160      	cbz	r0, 8009848 <_Balloc+0x64>
 800982e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8009832:	e00e      	b.n	8009852 <_Balloc+0x6e>
 8009834:	2221      	movs	r2, #33	; 0x21
 8009836:	2104      	movs	r1, #4
 8009838:	4620      	mov	r0, r4
 800983a:	f000 fb51 	bl	8009ee0 <_calloc_r>
 800983e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009840:	60f0      	str	r0, [r6, #12]
 8009842:	68db      	ldr	r3, [r3, #12]
 8009844:	2b00      	cmp	r3, #0
 8009846:	d1e4      	bne.n	8009812 <_Balloc+0x2e>
 8009848:	2000      	movs	r0, #0
 800984a:	bd70      	pop	{r4, r5, r6, pc}
 800984c:	6802      	ldr	r2, [r0, #0]
 800984e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8009852:	2300      	movs	r3, #0
 8009854:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009858:	e7f7      	b.n	800984a <_Balloc+0x66>
 800985a:	bf00      	nop
 800985c:	0800b47d 	.word	0x0800b47d
 8009860:	0800b504 	.word	0x0800b504

08009864 <_Bfree>:
 8009864:	b570      	push	{r4, r5, r6, lr}
 8009866:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8009868:	4605      	mov	r5, r0
 800986a:	460c      	mov	r4, r1
 800986c:	b976      	cbnz	r6, 800988c <_Bfree+0x28>
 800986e:	2010      	movs	r0, #16
 8009870:	f7ff ffa2 	bl	80097b8 <malloc>
 8009874:	4602      	mov	r2, r0
 8009876:	6268      	str	r0, [r5, #36]	; 0x24
 8009878:	b920      	cbnz	r0, 8009884 <_Bfree+0x20>
 800987a:	4b09      	ldr	r3, [pc, #36]	; (80098a0 <_Bfree+0x3c>)
 800987c:	4809      	ldr	r0, [pc, #36]	; (80098a4 <_Bfree+0x40>)
 800987e:	218a      	movs	r1, #138	; 0x8a
 8009880:	f000 fd54 	bl	800a32c <__assert_func>
 8009884:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009888:	6006      	str	r6, [r0, #0]
 800988a:	60c6      	str	r6, [r0, #12]
 800988c:	b13c      	cbz	r4, 800989e <_Bfree+0x3a>
 800988e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8009890:	6862      	ldr	r2, [r4, #4]
 8009892:	68db      	ldr	r3, [r3, #12]
 8009894:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009898:	6021      	str	r1, [r4, #0]
 800989a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800989e:	bd70      	pop	{r4, r5, r6, pc}
 80098a0:	0800b47d 	.word	0x0800b47d
 80098a4:	0800b504 	.word	0x0800b504

080098a8 <__multadd>:
 80098a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80098ac:	690e      	ldr	r6, [r1, #16]
 80098ae:	4607      	mov	r7, r0
 80098b0:	4698      	mov	r8, r3
 80098b2:	460c      	mov	r4, r1
 80098b4:	f101 0014 	add.w	r0, r1, #20
 80098b8:	2300      	movs	r3, #0
 80098ba:	6805      	ldr	r5, [r0, #0]
 80098bc:	b2a9      	uxth	r1, r5
 80098be:	fb02 8101 	mla	r1, r2, r1, r8
 80098c2:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 80098c6:	0c2d      	lsrs	r5, r5, #16
 80098c8:	fb02 c505 	mla	r5, r2, r5, ip
 80098cc:	b289      	uxth	r1, r1
 80098ce:	3301      	adds	r3, #1
 80098d0:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 80098d4:	429e      	cmp	r6, r3
 80098d6:	f840 1b04 	str.w	r1, [r0], #4
 80098da:	ea4f 4815 	mov.w	r8, r5, lsr #16
 80098de:	dcec      	bgt.n	80098ba <__multadd+0x12>
 80098e0:	f1b8 0f00 	cmp.w	r8, #0
 80098e4:	d022      	beq.n	800992c <__multadd+0x84>
 80098e6:	68a3      	ldr	r3, [r4, #8]
 80098e8:	42b3      	cmp	r3, r6
 80098ea:	dc19      	bgt.n	8009920 <__multadd+0x78>
 80098ec:	6861      	ldr	r1, [r4, #4]
 80098ee:	4638      	mov	r0, r7
 80098f0:	3101      	adds	r1, #1
 80098f2:	f7ff ff77 	bl	80097e4 <_Balloc>
 80098f6:	4605      	mov	r5, r0
 80098f8:	b928      	cbnz	r0, 8009906 <__multadd+0x5e>
 80098fa:	4602      	mov	r2, r0
 80098fc:	4b0d      	ldr	r3, [pc, #52]	; (8009934 <__multadd+0x8c>)
 80098fe:	480e      	ldr	r0, [pc, #56]	; (8009938 <__multadd+0x90>)
 8009900:	21b5      	movs	r1, #181	; 0xb5
 8009902:	f000 fd13 	bl	800a32c <__assert_func>
 8009906:	6922      	ldr	r2, [r4, #16]
 8009908:	3202      	adds	r2, #2
 800990a:	f104 010c 	add.w	r1, r4, #12
 800990e:	0092      	lsls	r2, r2, #2
 8009910:	300c      	adds	r0, #12
 8009912:	f7ff ff59 	bl	80097c8 <memcpy>
 8009916:	4621      	mov	r1, r4
 8009918:	4638      	mov	r0, r7
 800991a:	f7ff ffa3 	bl	8009864 <_Bfree>
 800991e:	462c      	mov	r4, r5
 8009920:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8009924:	3601      	adds	r6, #1
 8009926:	f8c3 8014 	str.w	r8, [r3, #20]
 800992a:	6126      	str	r6, [r4, #16]
 800992c:	4620      	mov	r0, r4
 800992e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009932:	bf00      	nop
 8009934:	0800b4f3 	.word	0x0800b4f3
 8009938:	0800b504 	.word	0x0800b504

0800993c <__hi0bits>:
 800993c:	0c03      	lsrs	r3, r0, #16
 800993e:	041b      	lsls	r3, r3, #16
 8009940:	b9d3      	cbnz	r3, 8009978 <__hi0bits+0x3c>
 8009942:	0400      	lsls	r0, r0, #16
 8009944:	2310      	movs	r3, #16
 8009946:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800994a:	bf04      	itt	eq
 800994c:	0200      	lsleq	r0, r0, #8
 800994e:	3308      	addeq	r3, #8
 8009950:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8009954:	bf04      	itt	eq
 8009956:	0100      	lsleq	r0, r0, #4
 8009958:	3304      	addeq	r3, #4
 800995a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800995e:	bf04      	itt	eq
 8009960:	0080      	lsleq	r0, r0, #2
 8009962:	3302      	addeq	r3, #2
 8009964:	2800      	cmp	r0, #0
 8009966:	db05      	blt.n	8009974 <__hi0bits+0x38>
 8009968:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800996c:	f103 0301 	add.w	r3, r3, #1
 8009970:	bf08      	it	eq
 8009972:	2320      	moveq	r3, #32
 8009974:	4618      	mov	r0, r3
 8009976:	4770      	bx	lr
 8009978:	2300      	movs	r3, #0
 800997a:	e7e4      	b.n	8009946 <__hi0bits+0xa>

0800997c <__lo0bits>:
 800997c:	6803      	ldr	r3, [r0, #0]
 800997e:	f013 0207 	ands.w	r2, r3, #7
 8009982:	4601      	mov	r1, r0
 8009984:	d00b      	beq.n	800999e <__lo0bits+0x22>
 8009986:	07da      	lsls	r2, r3, #31
 8009988:	d424      	bmi.n	80099d4 <__lo0bits+0x58>
 800998a:	0798      	lsls	r0, r3, #30
 800998c:	bf49      	itett	mi
 800998e:	085b      	lsrmi	r3, r3, #1
 8009990:	089b      	lsrpl	r3, r3, #2
 8009992:	2001      	movmi	r0, #1
 8009994:	600b      	strmi	r3, [r1, #0]
 8009996:	bf5c      	itt	pl
 8009998:	600b      	strpl	r3, [r1, #0]
 800999a:	2002      	movpl	r0, #2
 800999c:	4770      	bx	lr
 800999e:	b298      	uxth	r0, r3
 80099a0:	b9b0      	cbnz	r0, 80099d0 <__lo0bits+0x54>
 80099a2:	0c1b      	lsrs	r3, r3, #16
 80099a4:	2010      	movs	r0, #16
 80099a6:	f013 0fff 	tst.w	r3, #255	; 0xff
 80099aa:	bf04      	itt	eq
 80099ac:	0a1b      	lsreq	r3, r3, #8
 80099ae:	3008      	addeq	r0, #8
 80099b0:	071a      	lsls	r2, r3, #28
 80099b2:	bf04      	itt	eq
 80099b4:	091b      	lsreq	r3, r3, #4
 80099b6:	3004      	addeq	r0, #4
 80099b8:	079a      	lsls	r2, r3, #30
 80099ba:	bf04      	itt	eq
 80099bc:	089b      	lsreq	r3, r3, #2
 80099be:	3002      	addeq	r0, #2
 80099c0:	07da      	lsls	r2, r3, #31
 80099c2:	d403      	bmi.n	80099cc <__lo0bits+0x50>
 80099c4:	085b      	lsrs	r3, r3, #1
 80099c6:	f100 0001 	add.w	r0, r0, #1
 80099ca:	d005      	beq.n	80099d8 <__lo0bits+0x5c>
 80099cc:	600b      	str	r3, [r1, #0]
 80099ce:	4770      	bx	lr
 80099d0:	4610      	mov	r0, r2
 80099d2:	e7e8      	b.n	80099a6 <__lo0bits+0x2a>
 80099d4:	2000      	movs	r0, #0
 80099d6:	4770      	bx	lr
 80099d8:	2020      	movs	r0, #32
 80099da:	4770      	bx	lr

080099dc <__i2b>:
 80099dc:	b510      	push	{r4, lr}
 80099de:	460c      	mov	r4, r1
 80099e0:	2101      	movs	r1, #1
 80099e2:	f7ff feff 	bl	80097e4 <_Balloc>
 80099e6:	4602      	mov	r2, r0
 80099e8:	b928      	cbnz	r0, 80099f6 <__i2b+0x1a>
 80099ea:	4b05      	ldr	r3, [pc, #20]	; (8009a00 <__i2b+0x24>)
 80099ec:	4805      	ldr	r0, [pc, #20]	; (8009a04 <__i2b+0x28>)
 80099ee:	f44f 71a0 	mov.w	r1, #320	; 0x140
 80099f2:	f000 fc9b 	bl	800a32c <__assert_func>
 80099f6:	2301      	movs	r3, #1
 80099f8:	6144      	str	r4, [r0, #20]
 80099fa:	6103      	str	r3, [r0, #16]
 80099fc:	bd10      	pop	{r4, pc}
 80099fe:	bf00      	nop
 8009a00:	0800b4f3 	.word	0x0800b4f3
 8009a04:	0800b504 	.word	0x0800b504

08009a08 <__multiply>:
 8009a08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009a0c:	4614      	mov	r4, r2
 8009a0e:	690a      	ldr	r2, [r1, #16]
 8009a10:	6923      	ldr	r3, [r4, #16]
 8009a12:	429a      	cmp	r2, r3
 8009a14:	bfb8      	it	lt
 8009a16:	460b      	movlt	r3, r1
 8009a18:	460d      	mov	r5, r1
 8009a1a:	bfbc      	itt	lt
 8009a1c:	4625      	movlt	r5, r4
 8009a1e:	461c      	movlt	r4, r3
 8009a20:	f8d5 a010 	ldr.w	sl, [r5, #16]
 8009a24:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8009a28:	68ab      	ldr	r3, [r5, #8]
 8009a2a:	6869      	ldr	r1, [r5, #4]
 8009a2c:	eb0a 0709 	add.w	r7, sl, r9
 8009a30:	42bb      	cmp	r3, r7
 8009a32:	b085      	sub	sp, #20
 8009a34:	bfb8      	it	lt
 8009a36:	3101      	addlt	r1, #1
 8009a38:	f7ff fed4 	bl	80097e4 <_Balloc>
 8009a3c:	b930      	cbnz	r0, 8009a4c <__multiply+0x44>
 8009a3e:	4602      	mov	r2, r0
 8009a40:	4b42      	ldr	r3, [pc, #264]	; (8009b4c <__multiply+0x144>)
 8009a42:	4843      	ldr	r0, [pc, #268]	; (8009b50 <__multiply+0x148>)
 8009a44:	f240 115d 	movw	r1, #349	; 0x15d
 8009a48:	f000 fc70 	bl	800a32c <__assert_func>
 8009a4c:	f100 0614 	add.w	r6, r0, #20
 8009a50:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 8009a54:	4633      	mov	r3, r6
 8009a56:	2200      	movs	r2, #0
 8009a58:	4543      	cmp	r3, r8
 8009a5a:	d31e      	bcc.n	8009a9a <__multiply+0x92>
 8009a5c:	f105 0c14 	add.w	ip, r5, #20
 8009a60:	f104 0314 	add.w	r3, r4, #20
 8009a64:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8009a68:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 8009a6c:	9202      	str	r2, [sp, #8]
 8009a6e:	ebac 0205 	sub.w	r2, ip, r5
 8009a72:	3a15      	subs	r2, #21
 8009a74:	f022 0203 	bic.w	r2, r2, #3
 8009a78:	3204      	adds	r2, #4
 8009a7a:	f105 0115 	add.w	r1, r5, #21
 8009a7e:	458c      	cmp	ip, r1
 8009a80:	bf38      	it	cc
 8009a82:	2204      	movcc	r2, #4
 8009a84:	9201      	str	r2, [sp, #4]
 8009a86:	9a02      	ldr	r2, [sp, #8]
 8009a88:	9303      	str	r3, [sp, #12]
 8009a8a:	429a      	cmp	r2, r3
 8009a8c:	d808      	bhi.n	8009aa0 <__multiply+0x98>
 8009a8e:	2f00      	cmp	r7, #0
 8009a90:	dc55      	bgt.n	8009b3e <__multiply+0x136>
 8009a92:	6107      	str	r7, [r0, #16]
 8009a94:	b005      	add	sp, #20
 8009a96:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009a9a:	f843 2b04 	str.w	r2, [r3], #4
 8009a9e:	e7db      	b.n	8009a58 <__multiply+0x50>
 8009aa0:	f8b3 a000 	ldrh.w	sl, [r3]
 8009aa4:	f1ba 0f00 	cmp.w	sl, #0
 8009aa8:	d020      	beq.n	8009aec <__multiply+0xe4>
 8009aaa:	f105 0e14 	add.w	lr, r5, #20
 8009aae:	46b1      	mov	r9, r6
 8009ab0:	2200      	movs	r2, #0
 8009ab2:	f85e 4b04 	ldr.w	r4, [lr], #4
 8009ab6:	f8d9 b000 	ldr.w	fp, [r9]
 8009aba:	b2a1      	uxth	r1, r4
 8009abc:	fa1f fb8b 	uxth.w	fp, fp
 8009ac0:	fb0a b101 	mla	r1, sl, r1, fp
 8009ac4:	4411      	add	r1, r2
 8009ac6:	f8d9 2000 	ldr.w	r2, [r9]
 8009aca:	0c24      	lsrs	r4, r4, #16
 8009acc:	0c12      	lsrs	r2, r2, #16
 8009ace:	fb0a 2404 	mla	r4, sl, r4, r2
 8009ad2:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 8009ad6:	b289      	uxth	r1, r1
 8009ad8:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8009adc:	45f4      	cmp	ip, lr
 8009ade:	f849 1b04 	str.w	r1, [r9], #4
 8009ae2:	ea4f 4214 	mov.w	r2, r4, lsr #16
 8009ae6:	d8e4      	bhi.n	8009ab2 <__multiply+0xaa>
 8009ae8:	9901      	ldr	r1, [sp, #4]
 8009aea:	5072      	str	r2, [r6, r1]
 8009aec:	9a03      	ldr	r2, [sp, #12]
 8009aee:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8009af2:	3304      	adds	r3, #4
 8009af4:	f1b9 0f00 	cmp.w	r9, #0
 8009af8:	d01f      	beq.n	8009b3a <__multiply+0x132>
 8009afa:	6834      	ldr	r4, [r6, #0]
 8009afc:	f105 0114 	add.w	r1, r5, #20
 8009b00:	46b6      	mov	lr, r6
 8009b02:	f04f 0a00 	mov.w	sl, #0
 8009b06:	880a      	ldrh	r2, [r1, #0]
 8009b08:	f8be b002 	ldrh.w	fp, [lr, #2]
 8009b0c:	fb09 b202 	mla	r2, r9, r2, fp
 8009b10:	4492      	add	sl, r2
 8009b12:	b2a4      	uxth	r4, r4
 8009b14:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8009b18:	f84e 4b04 	str.w	r4, [lr], #4
 8009b1c:	f851 4b04 	ldr.w	r4, [r1], #4
 8009b20:	f8be 2000 	ldrh.w	r2, [lr]
 8009b24:	0c24      	lsrs	r4, r4, #16
 8009b26:	fb09 2404 	mla	r4, r9, r4, r2
 8009b2a:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 8009b2e:	458c      	cmp	ip, r1
 8009b30:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8009b34:	d8e7      	bhi.n	8009b06 <__multiply+0xfe>
 8009b36:	9a01      	ldr	r2, [sp, #4]
 8009b38:	50b4      	str	r4, [r6, r2]
 8009b3a:	3604      	adds	r6, #4
 8009b3c:	e7a3      	b.n	8009a86 <__multiply+0x7e>
 8009b3e:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8009b42:	2b00      	cmp	r3, #0
 8009b44:	d1a5      	bne.n	8009a92 <__multiply+0x8a>
 8009b46:	3f01      	subs	r7, #1
 8009b48:	e7a1      	b.n	8009a8e <__multiply+0x86>
 8009b4a:	bf00      	nop
 8009b4c:	0800b4f3 	.word	0x0800b4f3
 8009b50:	0800b504 	.word	0x0800b504

08009b54 <__pow5mult>:
 8009b54:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009b58:	4615      	mov	r5, r2
 8009b5a:	f012 0203 	ands.w	r2, r2, #3
 8009b5e:	4606      	mov	r6, r0
 8009b60:	460f      	mov	r7, r1
 8009b62:	d007      	beq.n	8009b74 <__pow5mult+0x20>
 8009b64:	4c25      	ldr	r4, [pc, #148]	; (8009bfc <__pow5mult+0xa8>)
 8009b66:	3a01      	subs	r2, #1
 8009b68:	2300      	movs	r3, #0
 8009b6a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009b6e:	f7ff fe9b 	bl	80098a8 <__multadd>
 8009b72:	4607      	mov	r7, r0
 8009b74:	10ad      	asrs	r5, r5, #2
 8009b76:	d03d      	beq.n	8009bf4 <__pow5mult+0xa0>
 8009b78:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8009b7a:	b97c      	cbnz	r4, 8009b9c <__pow5mult+0x48>
 8009b7c:	2010      	movs	r0, #16
 8009b7e:	f7ff fe1b 	bl	80097b8 <malloc>
 8009b82:	4602      	mov	r2, r0
 8009b84:	6270      	str	r0, [r6, #36]	; 0x24
 8009b86:	b928      	cbnz	r0, 8009b94 <__pow5mult+0x40>
 8009b88:	4b1d      	ldr	r3, [pc, #116]	; (8009c00 <__pow5mult+0xac>)
 8009b8a:	481e      	ldr	r0, [pc, #120]	; (8009c04 <__pow5mult+0xb0>)
 8009b8c:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8009b90:	f000 fbcc 	bl	800a32c <__assert_func>
 8009b94:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009b98:	6004      	str	r4, [r0, #0]
 8009b9a:	60c4      	str	r4, [r0, #12]
 8009b9c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8009ba0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009ba4:	b94c      	cbnz	r4, 8009bba <__pow5mult+0x66>
 8009ba6:	f240 2171 	movw	r1, #625	; 0x271
 8009baa:	4630      	mov	r0, r6
 8009bac:	f7ff ff16 	bl	80099dc <__i2b>
 8009bb0:	2300      	movs	r3, #0
 8009bb2:	f8c8 0008 	str.w	r0, [r8, #8]
 8009bb6:	4604      	mov	r4, r0
 8009bb8:	6003      	str	r3, [r0, #0]
 8009bba:	f04f 0900 	mov.w	r9, #0
 8009bbe:	07eb      	lsls	r3, r5, #31
 8009bc0:	d50a      	bpl.n	8009bd8 <__pow5mult+0x84>
 8009bc2:	4639      	mov	r1, r7
 8009bc4:	4622      	mov	r2, r4
 8009bc6:	4630      	mov	r0, r6
 8009bc8:	f7ff ff1e 	bl	8009a08 <__multiply>
 8009bcc:	4639      	mov	r1, r7
 8009bce:	4680      	mov	r8, r0
 8009bd0:	4630      	mov	r0, r6
 8009bd2:	f7ff fe47 	bl	8009864 <_Bfree>
 8009bd6:	4647      	mov	r7, r8
 8009bd8:	106d      	asrs	r5, r5, #1
 8009bda:	d00b      	beq.n	8009bf4 <__pow5mult+0xa0>
 8009bdc:	6820      	ldr	r0, [r4, #0]
 8009bde:	b938      	cbnz	r0, 8009bf0 <__pow5mult+0x9c>
 8009be0:	4622      	mov	r2, r4
 8009be2:	4621      	mov	r1, r4
 8009be4:	4630      	mov	r0, r6
 8009be6:	f7ff ff0f 	bl	8009a08 <__multiply>
 8009bea:	6020      	str	r0, [r4, #0]
 8009bec:	f8c0 9000 	str.w	r9, [r0]
 8009bf0:	4604      	mov	r4, r0
 8009bf2:	e7e4      	b.n	8009bbe <__pow5mult+0x6a>
 8009bf4:	4638      	mov	r0, r7
 8009bf6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009bfa:	bf00      	nop
 8009bfc:	0800b658 	.word	0x0800b658
 8009c00:	0800b47d 	.word	0x0800b47d
 8009c04:	0800b504 	.word	0x0800b504

08009c08 <__lshift>:
 8009c08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009c0c:	460c      	mov	r4, r1
 8009c0e:	6849      	ldr	r1, [r1, #4]
 8009c10:	6923      	ldr	r3, [r4, #16]
 8009c12:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8009c16:	68a3      	ldr	r3, [r4, #8]
 8009c18:	4607      	mov	r7, r0
 8009c1a:	4691      	mov	r9, r2
 8009c1c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009c20:	f108 0601 	add.w	r6, r8, #1
 8009c24:	42b3      	cmp	r3, r6
 8009c26:	db0b      	blt.n	8009c40 <__lshift+0x38>
 8009c28:	4638      	mov	r0, r7
 8009c2a:	f7ff fddb 	bl	80097e4 <_Balloc>
 8009c2e:	4605      	mov	r5, r0
 8009c30:	b948      	cbnz	r0, 8009c46 <__lshift+0x3e>
 8009c32:	4602      	mov	r2, r0
 8009c34:	4b28      	ldr	r3, [pc, #160]	; (8009cd8 <__lshift+0xd0>)
 8009c36:	4829      	ldr	r0, [pc, #164]	; (8009cdc <__lshift+0xd4>)
 8009c38:	f240 11d9 	movw	r1, #473	; 0x1d9
 8009c3c:	f000 fb76 	bl	800a32c <__assert_func>
 8009c40:	3101      	adds	r1, #1
 8009c42:	005b      	lsls	r3, r3, #1
 8009c44:	e7ee      	b.n	8009c24 <__lshift+0x1c>
 8009c46:	2300      	movs	r3, #0
 8009c48:	f100 0114 	add.w	r1, r0, #20
 8009c4c:	f100 0210 	add.w	r2, r0, #16
 8009c50:	4618      	mov	r0, r3
 8009c52:	4553      	cmp	r3, sl
 8009c54:	db33      	blt.n	8009cbe <__lshift+0xb6>
 8009c56:	6920      	ldr	r0, [r4, #16]
 8009c58:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009c5c:	f104 0314 	add.w	r3, r4, #20
 8009c60:	f019 091f 	ands.w	r9, r9, #31
 8009c64:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009c68:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8009c6c:	d02b      	beq.n	8009cc6 <__lshift+0xbe>
 8009c6e:	f1c9 0e20 	rsb	lr, r9, #32
 8009c72:	468a      	mov	sl, r1
 8009c74:	2200      	movs	r2, #0
 8009c76:	6818      	ldr	r0, [r3, #0]
 8009c78:	fa00 f009 	lsl.w	r0, r0, r9
 8009c7c:	4302      	orrs	r2, r0
 8009c7e:	f84a 2b04 	str.w	r2, [sl], #4
 8009c82:	f853 2b04 	ldr.w	r2, [r3], #4
 8009c86:	459c      	cmp	ip, r3
 8009c88:	fa22 f20e 	lsr.w	r2, r2, lr
 8009c8c:	d8f3      	bhi.n	8009c76 <__lshift+0x6e>
 8009c8e:	ebac 0304 	sub.w	r3, ip, r4
 8009c92:	3b15      	subs	r3, #21
 8009c94:	f023 0303 	bic.w	r3, r3, #3
 8009c98:	3304      	adds	r3, #4
 8009c9a:	f104 0015 	add.w	r0, r4, #21
 8009c9e:	4584      	cmp	ip, r0
 8009ca0:	bf38      	it	cc
 8009ca2:	2304      	movcc	r3, #4
 8009ca4:	50ca      	str	r2, [r1, r3]
 8009ca6:	b10a      	cbz	r2, 8009cac <__lshift+0xa4>
 8009ca8:	f108 0602 	add.w	r6, r8, #2
 8009cac:	3e01      	subs	r6, #1
 8009cae:	4638      	mov	r0, r7
 8009cb0:	612e      	str	r6, [r5, #16]
 8009cb2:	4621      	mov	r1, r4
 8009cb4:	f7ff fdd6 	bl	8009864 <_Bfree>
 8009cb8:	4628      	mov	r0, r5
 8009cba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009cbe:	f842 0f04 	str.w	r0, [r2, #4]!
 8009cc2:	3301      	adds	r3, #1
 8009cc4:	e7c5      	b.n	8009c52 <__lshift+0x4a>
 8009cc6:	3904      	subs	r1, #4
 8009cc8:	f853 2b04 	ldr.w	r2, [r3], #4
 8009ccc:	f841 2f04 	str.w	r2, [r1, #4]!
 8009cd0:	459c      	cmp	ip, r3
 8009cd2:	d8f9      	bhi.n	8009cc8 <__lshift+0xc0>
 8009cd4:	e7ea      	b.n	8009cac <__lshift+0xa4>
 8009cd6:	bf00      	nop
 8009cd8:	0800b4f3 	.word	0x0800b4f3
 8009cdc:	0800b504 	.word	0x0800b504

08009ce0 <__mcmp>:
 8009ce0:	b530      	push	{r4, r5, lr}
 8009ce2:	6902      	ldr	r2, [r0, #16]
 8009ce4:	690c      	ldr	r4, [r1, #16]
 8009ce6:	1b12      	subs	r2, r2, r4
 8009ce8:	d10e      	bne.n	8009d08 <__mcmp+0x28>
 8009cea:	f100 0314 	add.w	r3, r0, #20
 8009cee:	3114      	adds	r1, #20
 8009cf0:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8009cf4:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8009cf8:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8009cfc:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8009d00:	42a5      	cmp	r5, r4
 8009d02:	d003      	beq.n	8009d0c <__mcmp+0x2c>
 8009d04:	d305      	bcc.n	8009d12 <__mcmp+0x32>
 8009d06:	2201      	movs	r2, #1
 8009d08:	4610      	mov	r0, r2
 8009d0a:	bd30      	pop	{r4, r5, pc}
 8009d0c:	4283      	cmp	r3, r0
 8009d0e:	d3f3      	bcc.n	8009cf8 <__mcmp+0x18>
 8009d10:	e7fa      	b.n	8009d08 <__mcmp+0x28>
 8009d12:	f04f 32ff 	mov.w	r2, #4294967295
 8009d16:	e7f7      	b.n	8009d08 <__mcmp+0x28>

08009d18 <__mdiff>:
 8009d18:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009d1c:	460c      	mov	r4, r1
 8009d1e:	4606      	mov	r6, r0
 8009d20:	4611      	mov	r1, r2
 8009d22:	4620      	mov	r0, r4
 8009d24:	4617      	mov	r7, r2
 8009d26:	f7ff ffdb 	bl	8009ce0 <__mcmp>
 8009d2a:	1e05      	subs	r5, r0, #0
 8009d2c:	d110      	bne.n	8009d50 <__mdiff+0x38>
 8009d2e:	4629      	mov	r1, r5
 8009d30:	4630      	mov	r0, r6
 8009d32:	f7ff fd57 	bl	80097e4 <_Balloc>
 8009d36:	b930      	cbnz	r0, 8009d46 <__mdiff+0x2e>
 8009d38:	4b39      	ldr	r3, [pc, #228]	; (8009e20 <__mdiff+0x108>)
 8009d3a:	4602      	mov	r2, r0
 8009d3c:	f240 2132 	movw	r1, #562	; 0x232
 8009d40:	4838      	ldr	r0, [pc, #224]	; (8009e24 <__mdiff+0x10c>)
 8009d42:	f000 faf3 	bl	800a32c <__assert_func>
 8009d46:	2301      	movs	r3, #1
 8009d48:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009d4c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009d50:	bfa4      	itt	ge
 8009d52:	463b      	movge	r3, r7
 8009d54:	4627      	movge	r7, r4
 8009d56:	4630      	mov	r0, r6
 8009d58:	6879      	ldr	r1, [r7, #4]
 8009d5a:	bfa6      	itte	ge
 8009d5c:	461c      	movge	r4, r3
 8009d5e:	2500      	movge	r5, #0
 8009d60:	2501      	movlt	r5, #1
 8009d62:	f7ff fd3f 	bl	80097e4 <_Balloc>
 8009d66:	b920      	cbnz	r0, 8009d72 <__mdiff+0x5a>
 8009d68:	4b2d      	ldr	r3, [pc, #180]	; (8009e20 <__mdiff+0x108>)
 8009d6a:	4602      	mov	r2, r0
 8009d6c:	f44f 7110 	mov.w	r1, #576	; 0x240
 8009d70:	e7e6      	b.n	8009d40 <__mdiff+0x28>
 8009d72:	693e      	ldr	r6, [r7, #16]
 8009d74:	60c5      	str	r5, [r0, #12]
 8009d76:	6925      	ldr	r5, [r4, #16]
 8009d78:	f107 0114 	add.w	r1, r7, #20
 8009d7c:	f104 0914 	add.w	r9, r4, #20
 8009d80:	f100 0e14 	add.w	lr, r0, #20
 8009d84:	f107 0210 	add.w	r2, r7, #16
 8009d88:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 8009d8c:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 8009d90:	46f2      	mov	sl, lr
 8009d92:	2700      	movs	r7, #0
 8009d94:	f859 3b04 	ldr.w	r3, [r9], #4
 8009d98:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8009d9c:	fa1f f883 	uxth.w	r8, r3
 8009da0:	fa17 f78b 	uxtah	r7, r7, fp
 8009da4:	0c1b      	lsrs	r3, r3, #16
 8009da6:	eba7 0808 	sub.w	r8, r7, r8
 8009daa:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8009dae:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8009db2:	fa1f f888 	uxth.w	r8, r8
 8009db6:	141f      	asrs	r7, r3, #16
 8009db8:	454d      	cmp	r5, r9
 8009dba:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8009dbe:	f84a 3b04 	str.w	r3, [sl], #4
 8009dc2:	d8e7      	bhi.n	8009d94 <__mdiff+0x7c>
 8009dc4:	1b2b      	subs	r3, r5, r4
 8009dc6:	3b15      	subs	r3, #21
 8009dc8:	f023 0303 	bic.w	r3, r3, #3
 8009dcc:	3304      	adds	r3, #4
 8009dce:	3415      	adds	r4, #21
 8009dd0:	42a5      	cmp	r5, r4
 8009dd2:	bf38      	it	cc
 8009dd4:	2304      	movcc	r3, #4
 8009dd6:	4419      	add	r1, r3
 8009dd8:	4473      	add	r3, lr
 8009dda:	469e      	mov	lr, r3
 8009ddc:	460d      	mov	r5, r1
 8009dde:	4565      	cmp	r5, ip
 8009de0:	d30e      	bcc.n	8009e00 <__mdiff+0xe8>
 8009de2:	f10c 0203 	add.w	r2, ip, #3
 8009de6:	1a52      	subs	r2, r2, r1
 8009de8:	f022 0203 	bic.w	r2, r2, #3
 8009dec:	3903      	subs	r1, #3
 8009dee:	458c      	cmp	ip, r1
 8009df0:	bf38      	it	cc
 8009df2:	2200      	movcc	r2, #0
 8009df4:	441a      	add	r2, r3
 8009df6:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8009dfa:	b17b      	cbz	r3, 8009e1c <__mdiff+0x104>
 8009dfc:	6106      	str	r6, [r0, #16]
 8009dfe:	e7a5      	b.n	8009d4c <__mdiff+0x34>
 8009e00:	f855 8b04 	ldr.w	r8, [r5], #4
 8009e04:	fa17 f488 	uxtah	r4, r7, r8
 8009e08:	1422      	asrs	r2, r4, #16
 8009e0a:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 8009e0e:	b2a4      	uxth	r4, r4
 8009e10:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8009e14:	f84e 4b04 	str.w	r4, [lr], #4
 8009e18:	1417      	asrs	r7, r2, #16
 8009e1a:	e7e0      	b.n	8009dde <__mdiff+0xc6>
 8009e1c:	3e01      	subs	r6, #1
 8009e1e:	e7ea      	b.n	8009df6 <__mdiff+0xde>
 8009e20:	0800b4f3 	.word	0x0800b4f3
 8009e24:	0800b504 	.word	0x0800b504

08009e28 <__d2b>:
 8009e28:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009e2c:	4689      	mov	r9, r1
 8009e2e:	2101      	movs	r1, #1
 8009e30:	ec57 6b10 	vmov	r6, r7, d0
 8009e34:	4690      	mov	r8, r2
 8009e36:	f7ff fcd5 	bl	80097e4 <_Balloc>
 8009e3a:	4604      	mov	r4, r0
 8009e3c:	b930      	cbnz	r0, 8009e4c <__d2b+0x24>
 8009e3e:	4602      	mov	r2, r0
 8009e40:	4b25      	ldr	r3, [pc, #148]	; (8009ed8 <__d2b+0xb0>)
 8009e42:	4826      	ldr	r0, [pc, #152]	; (8009edc <__d2b+0xb4>)
 8009e44:	f240 310a 	movw	r1, #778	; 0x30a
 8009e48:	f000 fa70 	bl	800a32c <__assert_func>
 8009e4c:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8009e50:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8009e54:	bb35      	cbnz	r5, 8009ea4 <__d2b+0x7c>
 8009e56:	2e00      	cmp	r6, #0
 8009e58:	9301      	str	r3, [sp, #4]
 8009e5a:	d028      	beq.n	8009eae <__d2b+0x86>
 8009e5c:	4668      	mov	r0, sp
 8009e5e:	9600      	str	r6, [sp, #0]
 8009e60:	f7ff fd8c 	bl	800997c <__lo0bits>
 8009e64:	9900      	ldr	r1, [sp, #0]
 8009e66:	b300      	cbz	r0, 8009eaa <__d2b+0x82>
 8009e68:	9a01      	ldr	r2, [sp, #4]
 8009e6a:	f1c0 0320 	rsb	r3, r0, #32
 8009e6e:	fa02 f303 	lsl.w	r3, r2, r3
 8009e72:	430b      	orrs	r3, r1
 8009e74:	40c2      	lsrs	r2, r0
 8009e76:	6163      	str	r3, [r4, #20]
 8009e78:	9201      	str	r2, [sp, #4]
 8009e7a:	9b01      	ldr	r3, [sp, #4]
 8009e7c:	61a3      	str	r3, [r4, #24]
 8009e7e:	2b00      	cmp	r3, #0
 8009e80:	bf14      	ite	ne
 8009e82:	2202      	movne	r2, #2
 8009e84:	2201      	moveq	r2, #1
 8009e86:	6122      	str	r2, [r4, #16]
 8009e88:	b1d5      	cbz	r5, 8009ec0 <__d2b+0x98>
 8009e8a:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8009e8e:	4405      	add	r5, r0
 8009e90:	f8c9 5000 	str.w	r5, [r9]
 8009e94:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8009e98:	f8c8 0000 	str.w	r0, [r8]
 8009e9c:	4620      	mov	r0, r4
 8009e9e:	b003      	add	sp, #12
 8009ea0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009ea4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009ea8:	e7d5      	b.n	8009e56 <__d2b+0x2e>
 8009eaa:	6161      	str	r1, [r4, #20]
 8009eac:	e7e5      	b.n	8009e7a <__d2b+0x52>
 8009eae:	a801      	add	r0, sp, #4
 8009eb0:	f7ff fd64 	bl	800997c <__lo0bits>
 8009eb4:	9b01      	ldr	r3, [sp, #4]
 8009eb6:	6163      	str	r3, [r4, #20]
 8009eb8:	2201      	movs	r2, #1
 8009eba:	6122      	str	r2, [r4, #16]
 8009ebc:	3020      	adds	r0, #32
 8009ebe:	e7e3      	b.n	8009e88 <__d2b+0x60>
 8009ec0:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8009ec4:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8009ec8:	f8c9 0000 	str.w	r0, [r9]
 8009ecc:	6918      	ldr	r0, [r3, #16]
 8009ece:	f7ff fd35 	bl	800993c <__hi0bits>
 8009ed2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8009ed6:	e7df      	b.n	8009e98 <__d2b+0x70>
 8009ed8:	0800b4f3 	.word	0x0800b4f3
 8009edc:	0800b504 	.word	0x0800b504

08009ee0 <_calloc_r>:
 8009ee0:	b513      	push	{r0, r1, r4, lr}
 8009ee2:	434a      	muls	r2, r1
 8009ee4:	4611      	mov	r1, r2
 8009ee6:	9201      	str	r2, [sp, #4]
 8009ee8:	f000 f85a 	bl	8009fa0 <_malloc_r>
 8009eec:	4604      	mov	r4, r0
 8009eee:	b118      	cbz	r0, 8009ef8 <_calloc_r+0x18>
 8009ef0:	9a01      	ldr	r2, [sp, #4]
 8009ef2:	2100      	movs	r1, #0
 8009ef4:	f7fe f950 	bl	8008198 <memset>
 8009ef8:	4620      	mov	r0, r4
 8009efa:	b002      	add	sp, #8
 8009efc:	bd10      	pop	{r4, pc}
	...

08009f00 <_free_r>:
 8009f00:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009f02:	2900      	cmp	r1, #0
 8009f04:	d048      	beq.n	8009f98 <_free_r+0x98>
 8009f06:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009f0a:	9001      	str	r0, [sp, #4]
 8009f0c:	2b00      	cmp	r3, #0
 8009f0e:	f1a1 0404 	sub.w	r4, r1, #4
 8009f12:	bfb8      	it	lt
 8009f14:	18e4      	addlt	r4, r4, r3
 8009f16:	f000 fa65 	bl	800a3e4 <__malloc_lock>
 8009f1a:	4a20      	ldr	r2, [pc, #128]	; (8009f9c <_free_r+0x9c>)
 8009f1c:	9801      	ldr	r0, [sp, #4]
 8009f1e:	6813      	ldr	r3, [r2, #0]
 8009f20:	4615      	mov	r5, r2
 8009f22:	b933      	cbnz	r3, 8009f32 <_free_r+0x32>
 8009f24:	6063      	str	r3, [r4, #4]
 8009f26:	6014      	str	r4, [r2, #0]
 8009f28:	b003      	add	sp, #12
 8009f2a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009f2e:	f000 ba5f 	b.w	800a3f0 <__malloc_unlock>
 8009f32:	42a3      	cmp	r3, r4
 8009f34:	d90b      	bls.n	8009f4e <_free_r+0x4e>
 8009f36:	6821      	ldr	r1, [r4, #0]
 8009f38:	1862      	adds	r2, r4, r1
 8009f3a:	4293      	cmp	r3, r2
 8009f3c:	bf04      	itt	eq
 8009f3e:	681a      	ldreq	r2, [r3, #0]
 8009f40:	685b      	ldreq	r3, [r3, #4]
 8009f42:	6063      	str	r3, [r4, #4]
 8009f44:	bf04      	itt	eq
 8009f46:	1852      	addeq	r2, r2, r1
 8009f48:	6022      	streq	r2, [r4, #0]
 8009f4a:	602c      	str	r4, [r5, #0]
 8009f4c:	e7ec      	b.n	8009f28 <_free_r+0x28>
 8009f4e:	461a      	mov	r2, r3
 8009f50:	685b      	ldr	r3, [r3, #4]
 8009f52:	b10b      	cbz	r3, 8009f58 <_free_r+0x58>
 8009f54:	42a3      	cmp	r3, r4
 8009f56:	d9fa      	bls.n	8009f4e <_free_r+0x4e>
 8009f58:	6811      	ldr	r1, [r2, #0]
 8009f5a:	1855      	adds	r5, r2, r1
 8009f5c:	42a5      	cmp	r5, r4
 8009f5e:	d10b      	bne.n	8009f78 <_free_r+0x78>
 8009f60:	6824      	ldr	r4, [r4, #0]
 8009f62:	4421      	add	r1, r4
 8009f64:	1854      	adds	r4, r2, r1
 8009f66:	42a3      	cmp	r3, r4
 8009f68:	6011      	str	r1, [r2, #0]
 8009f6a:	d1dd      	bne.n	8009f28 <_free_r+0x28>
 8009f6c:	681c      	ldr	r4, [r3, #0]
 8009f6e:	685b      	ldr	r3, [r3, #4]
 8009f70:	6053      	str	r3, [r2, #4]
 8009f72:	4421      	add	r1, r4
 8009f74:	6011      	str	r1, [r2, #0]
 8009f76:	e7d7      	b.n	8009f28 <_free_r+0x28>
 8009f78:	d902      	bls.n	8009f80 <_free_r+0x80>
 8009f7a:	230c      	movs	r3, #12
 8009f7c:	6003      	str	r3, [r0, #0]
 8009f7e:	e7d3      	b.n	8009f28 <_free_r+0x28>
 8009f80:	6825      	ldr	r5, [r4, #0]
 8009f82:	1961      	adds	r1, r4, r5
 8009f84:	428b      	cmp	r3, r1
 8009f86:	bf04      	itt	eq
 8009f88:	6819      	ldreq	r1, [r3, #0]
 8009f8a:	685b      	ldreq	r3, [r3, #4]
 8009f8c:	6063      	str	r3, [r4, #4]
 8009f8e:	bf04      	itt	eq
 8009f90:	1949      	addeq	r1, r1, r5
 8009f92:	6021      	streq	r1, [r4, #0]
 8009f94:	6054      	str	r4, [r2, #4]
 8009f96:	e7c7      	b.n	8009f28 <_free_r+0x28>
 8009f98:	b003      	add	sp, #12
 8009f9a:	bd30      	pop	{r4, r5, pc}
 8009f9c:	20000264 	.word	0x20000264

08009fa0 <_malloc_r>:
 8009fa0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009fa2:	1ccd      	adds	r5, r1, #3
 8009fa4:	f025 0503 	bic.w	r5, r5, #3
 8009fa8:	3508      	adds	r5, #8
 8009faa:	2d0c      	cmp	r5, #12
 8009fac:	bf38      	it	cc
 8009fae:	250c      	movcc	r5, #12
 8009fb0:	2d00      	cmp	r5, #0
 8009fb2:	4606      	mov	r6, r0
 8009fb4:	db01      	blt.n	8009fba <_malloc_r+0x1a>
 8009fb6:	42a9      	cmp	r1, r5
 8009fb8:	d903      	bls.n	8009fc2 <_malloc_r+0x22>
 8009fba:	230c      	movs	r3, #12
 8009fbc:	6033      	str	r3, [r6, #0]
 8009fbe:	2000      	movs	r0, #0
 8009fc0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009fc2:	f000 fa0f 	bl	800a3e4 <__malloc_lock>
 8009fc6:	4921      	ldr	r1, [pc, #132]	; (800a04c <_malloc_r+0xac>)
 8009fc8:	680a      	ldr	r2, [r1, #0]
 8009fca:	4614      	mov	r4, r2
 8009fcc:	b99c      	cbnz	r4, 8009ff6 <_malloc_r+0x56>
 8009fce:	4f20      	ldr	r7, [pc, #128]	; (800a050 <_malloc_r+0xb0>)
 8009fd0:	683b      	ldr	r3, [r7, #0]
 8009fd2:	b923      	cbnz	r3, 8009fde <_malloc_r+0x3e>
 8009fd4:	4621      	mov	r1, r4
 8009fd6:	4630      	mov	r0, r6
 8009fd8:	f000 f998 	bl	800a30c <_sbrk_r>
 8009fdc:	6038      	str	r0, [r7, #0]
 8009fde:	4629      	mov	r1, r5
 8009fe0:	4630      	mov	r0, r6
 8009fe2:	f000 f993 	bl	800a30c <_sbrk_r>
 8009fe6:	1c43      	adds	r3, r0, #1
 8009fe8:	d123      	bne.n	800a032 <_malloc_r+0x92>
 8009fea:	230c      	movs	r3, #12
 8009fec:	6033      	str	r3, [r6, #0]
 8009fee:	4630      	mov	r0, r6
 8009ff0:	f000 f9fe 	bl	800a3f0 <__malloc_unlock>
 8009ff4:	e7e3      	b.n	8009fbe <_malloc_r+0x1e>
 8009ff6:	6823      	ldr	r3, [r4, #0]
 8009ff8:	1b5b      	subs	r3, r3, r5
 8009ffa:	d417      	bmi.n	800a02c <_malloc_r+0x8c>
 8009ffc:	2b0b      	cmp	r3, #11
 8009ffe:	d903      	bls.n	800a008 <_malloc_r+0x68>
 800a000:	6023      	str	r3, [r4, #0]
 800a002:	441c      	add	r4, r3
 800a004:	6025      	str	r5, [r4, #0]
 800a006:	e004      	b.n	800a012 <_malloc_r+0x72>
 800a008:	6863      	ldr	r3, [r4, #4]
 800a00a:	42a2      	cmp	r2, r4
 800a00c:	bf0c      	ite	eq
 800a00e:	600b      	streq	r3, [r1, #0]
 800a010:	6053      	strne	r3, [r2, #4]
 800a012:	4630      	mov	r0, r6
 800a014:	f000 f9ec 	bl	800a3f0 <__malloc_unlock>
 800a018:	f104 000b 	add.w	r0, r4, #11
 800a01c:	1d23      	adds	r3, r4, #4
 800a01e:	f020 0007 	bic.w	r0, r0, #7
 800a022:	1ac2      	subs	r2, r0, r3
 800a024:	d0cc      	beq.n	8009fc0 <_malloc_r+0x20>
 800a026:	1a1b      	subs	r3, r3, r0
 800a028:	50a3      	str	r3, [r4, r2]
 800a02a:	e7c9      	b.n	8009fc0 <_malloc_r+0x20>
 800a02c:	4622      	mov	r2, r4
 800a02e:	6864      	ldr	r4, [r4, #4]
 800a030:	e7cc      	b.n	8009fcc <_malloc_r+0x2c>
 800a032:	1cc4      	adds	r4, r0, #3
 800a034:	f024 0403 	bic.w	r4, r4, #3
 800a038:	42a0      	cmp	r0, r4
 800a03a:	d0e3      	beq.n	800a004 <_malloc_r+0x64>
 800a03c:	1a21      	subs	r1, r4, r0
 800a03e:	4630      	mov	r0, r6
 800a040:	f000 f964 	bl	800a30c <_sbrk_r>
 800a044:	3001      	adds	r0, #1
 800a046:	d1dd      	bne.n	800a004 <_malloc_r+0x64>
 800a048:	e7cf      	b.n	8009fea <_malloc_r+0x4a>
 800a04a:	bf00      	nop
 800a04c:	20000264 	.word	0x20000264
 800a050:	20000268 	.word	0x20000268

0800a054 <__ssputs_r>:
 800a054:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a058:	688e      	ldr	r6, [r1, #8]
 800a05a:	429e      	cmp	r6, r3
 800a05c:	4682      	mov	sl, r0
 800a05e:	460c      	mov	r4, r1
 800a060:	4690      	mov	r8, r2
 800a062:	461f      	mov	r7, r3
 800a064:	d838      	bhi.n	800a0d8 <__ssputs_r+0x84>
 800a066:	898a      	ldrh	r2, [r1, #12]
 800a068:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800a06c:	d032      	beq.n	800a0d4 <__ssputs_r+0x80>
 800a06e:	6825      	ldr	r5, [r4, #0]
 800a070:	6909      	ldr	r1, [r1, #16]
 800a072:	eba5 0901 	sub.w	r9, r5, r1
 800a076:	6965      	ldr	r5, [r4, #20]
 800a078:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a07c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a080:	3301      	adds	r3, #1
 800a082:	444b      	add	r3, r9
 800a084:	106d      	asrs	r5, r5, #1
 800a086:	429d      	cmp	r5, r3
 800a088:	bf38      	it	cc
 800a08a:	461d      	movcc	r5, r3
 800a08c:	0553      	lsls	r3, r2, #21
 800a08e:	d531      	bpl.n	800a0f4 <__ssputs_r+0xa0>
 800a090:	4629      	mov	r1, r5
 800a092:	f7ff ff85 	bl	8009fa0 <_malloc_r>
 800a096:	4606      	mov	r6, r0
 800a098:	b950      	cbnz	r0, 800a0b0 <__ssputs_r+0x5c>
 800a09a:	230c      	movs	r3, #12
 800a09c:	f8ca 3000 	str.w	r3, [sl]
 800a0a0:	89a3      	ldrh	r3, [r4, #12]
 800a0a2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a0a6:	81a3      	strh	r3, [r4, #12]
 800a0a8:	f04f 30ff 	mov.w	r0, #4294967295
 800a0ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a0b0:	6921      	ldr	r1, [r4, #16]
 800a0b2:	464a      	mov	r2, r9
 800a0b4:	f7ff fb88 	bl	80097c8 <memcpy>
 800a0b8:	89a3      	ldrh	r3, [r4, #12]
 800a0ba:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800a0be:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a0c2:	81a3      	strh	r3, [r4, #12]
 800a0c4:	6126      	str	r6, [r4, #16]
 800a0c6:	6165      	str	r5, [r4, #20]
 800a0c8:	444e      	add	r6, r9
 800a0ca:	eba5 0509 	sub.w	r5, r5, r9
 800a0ce:	6026      	str	r6, [r4, #0]
 800a0d0:	60a5      	str	r5, [r4, #8]
 800a0d2:	463e      	mov	r6, r7
 800a0d4:	42be      	cmp	r6, r7
 800a0d6:	d900      	bls.n	800a0da <__ssputs_r+0x86>
 800a0d8:	463e      	mov	r6, r7
 800a0da:	4632      	mov	r2, r6
 800a0dc:	6820      	ldr	r0, [r4, #0]
 800a0de:	4641      	mov	r1, r8
 800a0e0:	f000 f966 	bl	800a3b0 <memmove>
 800a0e4:	68a3      	ldr	r3, [r4, #8]
 800a0e6:	6822      	ldr	r2, [r4, #0]
 800a0e8:	1b9b      	subs	r3, r3, r6
 800a0ea:	4432      	add	r2, r6
 800a0ec:	60a3      	str	r3, [r4, #8]
 800a0ee:	6022      	str	r2, [r4, #0]
 800a0f0:	2000      	movs	r0, #0
 800a0f2:	e7db      	b.n	800a0ac <__ssputs_r+0x58>
 800a0f4:	462a      	mov	r2, r5
 800a0f6:	f000 f981 	bl	800a3fc <_realloc_r>
 800a0fa:	4606      	mov	r6, r0
 800a0fc:	2800      	cmp	r0, #0
 800a0fe:	d1e1      	bne.n	800a0c4 <__ssputs_r+0x70>
 800a100:	6921      	ldr	r1, [r4, #16]
 800a102:	4650      	mov	r0, sl
 800a104:	f7ff fefc 	bl	8009f00 <_free_r>
 800a108:	e7c7      	b.n	800a09a <__ssputs_r+0x46>
	...

0800a10c <_svfiprintf_r>:
 800a10c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a110:	4698      	mov	r8, r3
 800a112:	898b      	ldrh	r3, [r1, #12]
 800a114:	061b      	lsls	r3, r3, #24
 800a116:	b09d      	sub	sp, #116	; 0x74
 800a118:	4607      	mov	r7, r0
 800a11a:	460d      	mov	r5, r1
 800a11c:	4614      	mov	r4, r2
 800a11e:	d50e      	bpl.n	800a13e <_svfiprintf_r+0x32>
 800a120:	690b      	ldr	r3, [r1, #16]
 800a122:	b963      	cbnz	r3, 800a13e <_svfiprintf_r+0x32>
 800a124:	2140      	movs	r1, #64	; 0x40
 800a126:	f7ff ff3b 	bl	8009fa0 <_malloc_r>
 800a12a:	6028      	str	r0, [r5, #0]
 800a12c:	6128      	str	r0, [r5, #16]
 800a12e:	b920      	cbnz	r0, 800a13a <_svfiprintf_r+0x2e>
 800a130:	230c      	movs	r3, #12
 800a132:	603b      	str	r3, [r7, #0]
 800a134:	f04f 30ff 	mov.w	r0, #4294967295
 800a138:	e0d1      	b.n	800a2de <_svfiprintf_r+0x1d2>
 800a13a:	2340      	movs	r3, #64	; 0x40
 800a13c:	616b      	str	r3, [r5, #20]
 800a13e:	2300      	movs	r3, #0
 800a140:	9309      	str	r3, [sp, #36]	; 0x24
 800a142:	2320      	movs	r3, #32
 800a144:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a148:	f8cd 800c 	str.w	r8, [sp, #12]
 800a14c:	2330      	movs	r3, #48	; 0x30
 800a14e:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800a2f8 <_svfiprintf_r+0x1ec>
 800a152:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a156:	f04f 0901 	mov.w	r9, #1
 800a15a:	4623      	mov	r3, r4
 800a15c:	469a      	mov	sl, r3
 800a15e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a162:	b10a      	cbz	r2, 800a168 <_svfiprintf_r+0x5c>
 800a164:	2a25      	cmp	r2, #37	; 0x25
 800a166:	d1f9      	bne.n	800a15c <_svfiprintf_r+0x50>
 800a168:	ebba 0b04 	subs.w	fp, sl, r4
 800a16c:	d00b      	beq.n	800a186 <_svfiprintf_r+0x7a>
 800a16e:	465b      	mov	r3, fp
 800a170:	4622      	mov	r2, r4
 800a172:	4629      	mov	r1, r5
 800a174:	4638      	mov	r0, r7
 800a176:	f7ff ff6d 	bl	800a054 <__ssputs_r>
 800a17a:	3001      	adds	r0, #1
 800a17c:	f000 80aa 	beq.w	800a2d4 <_svfiprintf_r+0x1c8>
 800a180:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a182:	445a      	add	r2, fp
 800a184:	9209      	str	r2, [sp, #36]	; 0x24
 800a186:	f89a 3000 	ldrb.w	r3, [sl]
 800a18a:	2b00      	cmp	r3, #0
 800a18c:	f000 80a2 	beq.w	800a2d4 <_svfiprintf_r+0x1c8>
 800a190:	2300      	movs	r3, #0
 800a192:	f04f 32ff 	mov.w	r2, #4294967295
 800a196:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a19a:	f10a 0a01 	add.w	sl, sl, #1
 800a19e:	9304      	str	r3, [sp, #16]
 800a1a0:	9307      	str	r3, [sp, #28]
 800a1a2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a1a6:	931a      	str	r3, [sp, #104]	; 0x68
 800a1a8:	4654      	mov	r4, sl
 800a1aa:	2205      	movs	r2, #5
 800a1ac:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a1b0:	4851      	ldr	r0, [pc, #324]	; (800a2f8 <_svfiprintf_r+0x1ec>)
 800a1b2:	f7f6 f81d 	bl	80001f0 <memchr>
 800a1b6:	9a04      	ldr	r2, [sp, #16]
 800a1b8:	b9d8      	cbnz	r0, 800a1f2 <_svfiprintf_r+0xe6>
 800a1ba:	06d0      	lsls	r0, r2, #27
 800a1bc:	bf44      	itt	mi
 800a1be:	2320      	movmi	r3, #32
 800a1c0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a1c4:	0711      	lsls	r1, r2, #28
 800a1c6:	bf44      	itt	mi
 800a1c8:	232b      	movmi	r3, #43	; 0x2b
 800a1ca:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a1ce:	f89a 3000 	ldrb.w	r3, [sl]
 800a1d2:	2b2a      	cmp	r3, #42	; 0x2a
 800a1d4:	d015      	beq.n	800a202 <_svfiprintf_r+0xf6>
 800a1d6:	9a07      	ldr	r2, [sp, #28]
 800a1d8:	4654      	mov	r4, sl
 800a1da:	2000      	movs	r0, #0
 800a1dc:	f04f 0c0a 	mov.w	ip, #10
 800a1e0:	4621      	mov	r1, r4
 800a1e2:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a1e6:	3b30      	subs	r3, #48	; 0x30
 800a1e8:	2b09      	cmp	r3, #9
 800a1ea:	d94e      	bls.n	800a28a <_svfiprintf_r+0x17e>
 800a1ec:	b1b0      	cbz	r0, 800a21c <_svfiprintf_r+0x110>
 800a1ee:	9207      	str	r2, [sp, #28]
 800a1f0:	e014      	b.n	800a21c <_svfiprintf_r+0x110>
 800a1f2:	eba0 0308 	sub.w	r3, r0, r8
 800a1f6:	fa09 f303 	lsl.w	r3, r9, r3
 800a1fa:	4313      	orrs	r3, r2
 800a1fc:	9304      	str	r3, [sp, #16]
 800a1fe:	46a2      	mov	sl, r4
 800a200:	e7d2      	b.n	800a1a8 <_svfiprintf_r+0x9c>
 800a202:	9b03      	ldr	r3, [sp, #12]
 800a204:	1d19      	adds	r1, r3, #4
 800a206:	681b      	ldr	r3, [r3, #0]
 800a208:	9103      	str	r1, [sp, #12]
 800a20a:	2b00      	cmp	r3, #0
 800a20c:	bfbb      	ittet	lt
 800a20e:	425b      	neglt	r3, r3
 800a210:	f042 0202 	orrlt.w	r2, r2, #2
 800a214:	9307      	strge	r3, [sp, #28]
 800a216:	9307      	strlt	r3, [sp, #28]
 800a218:	bfb8      	it	lt
 800a21a:	9204      	strlt	r2, [sp, #16]
 800a21c:	7823      	ldrb	r3, [r4, #0]
 800a21e:	2b2e      	cmp	r3, #46	; 0x2e
 800a220:	d10c      	bne.n	800a23c <_svfiprintf_r+0x130>
 800a222:	7863      	ldrb	r3, [r4, #1]
 800a224:	2b2a      	cmp	r3, #42	; 0x2a
 800a226:	d135      	bne.n	800a294 <_svfiprintf_r+0x188>
 800a228:	9b03      	ldr	r3, [sp, #12]
 800a22a:	1d1a      	adds	r2, r3, #4
 800a22c:	681b      	ldr	r3, [r3, #0]
 800a22e:	9203      	str	r2, [sp, #12]
 800a230:	2b00      	cmp	r3, #0
 800a232:	bfb8      	it	lt
 800a234:	f04f 33ff 	movlt.w	r3, #4294967295
 800a238:	3402      	adds	r4, #2
 800a23a:	9305      	str	r3, [sp, #20]
 800a23c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800a308 <_svfiprintf_r+0x1fc>
 800a240:	7821      	ldrb	r1, [r4, #0]
 800a242:	2203      	movs	r2, #3
 800a244:	4650      	mov	r0, sl
 800a246:	f7f5 ffd3 	bl	80001f0 <memchr>
 800a24a:	b140      	cbz	r0, 800a25e <_svfiprintf_r+0x152>
 800a24c:	2340      	movs	r3, #64	; 0x40
 800a24e:	eba0 000a 	sub.w	r0, r0, sl
 800a252:	fa03 f000 	lsl.w	r0, r3, r0
 800a256:	9b04      	ldr	r3, [sp, #16]
 800a258:	4303      	orrs	r3, r0
 800a25a:	3401      	adds	r4, #1
 800a25c:	9304      	str	r3, [sp, #16]
 800a25e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a262:	4826      	ldr	r0, [pc, #152]	; (800a2fc <_svfiprintf_r+0x1f0>)
 800a264:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a268:	2206      	movs	r2, #6
 800a26a:	f7f5 ffc1 	bl	80001f0 <memchr>
 800a26e:	2800      	cmp	r0, #0
 800a270:	d038      	beq.n	800a2e4 <_svfiprintf_r+0x1d8>
 800a272:	4b23      	ldr	r3, [pc, #140]	; (800a300 <_svfiprintf_r+0x1f4>)
 800a274:	bb1b      	cbnz	r3, 800a2be <_svfiprintf_r+0x1b2>
 800a276:	9b03      	ldr	r3, [sp, #12]
 800a278:	3307      	adds	r3, #7
 800a27a:	f023 0307 	bic.w	r3, r3, #7
 800a27e:	3308      	adds	r3, #8
 800a280:	9303      	str	r3, [sp, #12]
 800a282:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a284:	4433      	add	r3, r6
 800a286:	9309      	str	r3, [sp, #36]	; 0x24
 800a288:	e767      	b.n	800a15a <_svfiprintf_r+0x4e>
 800a28a:	fb0c 3202 	mla	r2, ip, r2, r3
 800a28e:	460c      	mov	r4, r1
 800a290:	2001      	movs	r0, #1
 800a292:	e7a5      	b.n	800a1e0 <_svfiprintf_r+0xd4>
 800a294:	2300      	movs	r3, #0
 800a296:	3401      	adds	r4, #1
 800a298:	9305      	str	r3, [sp, #20]
 800a29a:	4619      	mov	r1, r3
 800a29c:	f04f 0c0a 	mov.w	ip, #10
 800a2a0:	4620      	mov	r0, r4
 800a2a2:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a2a6:	3a30      	subs	r2, #48	; 0x30
 800a2a8:	2a09      	cmp	r2, #9
 800a2aa:	d903      	bls.n	800a2b4 <_svfiprintf_r+0x1a8>
 800a2ac:	2b00      	cmp	r3, #0
 800a2ae:	d0c5      	beq.n	800a23c <_svfiprintf_r+0x130>
 800a2b0:	9105      	str	r1, [sp, #20]
 800a2b2:	e7c3      	b.n	800a23c <_svfiprintf_r+0x130>
 800a2b4:	fb0c 2101 	mla	r1, ip, r1, r2
 800a2b8:	4604      	mov	r4, r0
 800a2ba:	2301      	movs	r3, #1
 800a2bc:	e7f0      	b.n	800a2a0 <_svfiprintf_r+0x194>
 800a2be:	ab03      	add	r3, sp, #12
 800a2c0:	9300      	str	r3, [sp, #0]
 800a2c2:	462a      	mov	r2, r5
 800a2c4:	4b0f      	ldr	r3, [pc, #60]	; (800a304 <_svfiprintf_r+0x1f8>)
 800a2c6:	a904      	add	r1, sp, #16
 800a2c8:	4638      	mov	r0, r7
 800a2ca:	f7fe f80d 	bl	80082e8 <_printf_float>
 800a2ce:	1c42      	adds	r2, r0, #1
 800a2d0:	4606      	mov	r6, r0
 800a2d2:	d1d6      	bne.n	800a282 <_svfiprintf_r+0x176>
 800a2d4:	89ab      	ldrh	r3, [r5, #12]
 800a2d6:	065b      	lsls	r3, r3, #25
 800a2d8:	f53f af2c 	bmi.w	800a134 <_svfiprintf_r+0x28>
 800a2dc:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a2de:	b01d      	add	sp, #116	; 0x74
 800a2e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a2e4:	ab03      	add	r3, sp, #12
 800a2e6:	9300      	str	r3, [sp, #0]
 800a2e8:	462a      	mov	r2, r5
 800a2ea:	4b06      	ldr	r3, [pc, #24]	; (800a304 <_svfiprintf_r+0x1f8>)
 800a2ec:	a904      	add	r1, sp, #16
 800a2ee:	4638      	mov	r0, r7
 800a2f0:	f7fe fa9e 	bl	8008830 <_printf_i>
 800a2f4:	e7eb      	b.n	800a2ce <_svfiprintf_r+0x1c2>
 800a2f6:	bf00      	nop
 800a2f8:	0800b664 	.word	0x0800b664
 800a2fc:	0800b66e 	.word	0x0800b66e
 800a300:	080082e9 	.word	0x080082e9
 800a304:	0800a055 	.word	0x0800a055
 800a308:	0800b66a 	.word	0x0800b66a

0800a30c <_sbrk_r>:
 800a30c:	b538      	push	{r3, r4, r5, lr}
 800a30e:	4d06      	ldr	r5, [pc, #24]	; (800a328 <_sbrk_r+0x1c>)
 800a310:	2300      	movs	r3, #0
 800a312:	4604      	mov	r4, r0
 800a314:	4608      	mov	r0, r1
 800a316:	602b      	str	r3, [r5, #0]
 800a318:	f7f8 fcc6 	bl	8002ca8 <_sbrk>
 800a31c:	1c43      	adds	r3, r0, #1
 800a31e:	d102      	bne.n	800a326 <_sbrk_r+0x1a>
 800a320:	682b      	ldr	r3, [r5, #0]
 800a322:	b103      	cbz	r3, 800a326 <_sbrk_r+0x1a>
 800a324:	6023      	str	r3, [r4, #0]
 800a326:	bd38      	pop	{r3, r4, r5, pc}
 800a328:	20000514 	.word	0x20000514

0800a32c <__assert_func>:
 800a32c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a32e:	4614      	mov	r4, r2
 800a330:	461a      	mov	r2, r3
 800a332:	4b09      	ldr	r3, [pc, #36]	; (800a358 <__assert_func+0x2c>)
 800a334:	681b      	ldr	r3, [r3, #0]
 800a336:	4605      	mov	r5, r0
 800a338:	68d8      	ldr	r0, [r3, #12]
 800a33a:	b14c      	cbz	r4, 800a350 <__assert_func+0x24>
 800a33c:	4b07      	ldr	r3, [pc, #28]	; (800a35c <__assert_func+0x30>)
 800a33e:	9100      	str	r1, [sp, #0]
 800a340:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a344:	4906      	ldr	r1, [pc, #24]	; (800a360 <__assert_func+0x34>)
 800a346:	462b      	mov	r3, r5
 800a348:	f000 f80e 	bl	800a368 <fiprintf>
 800a34c:	f000 faa4 	bl	800a898 <abort>
 800a350:	4b04      	ldr	r3, [pc, #16]	; (800a364 <__assert_func+0x38>)
 800a352:	461c      	mov	r4, r3
 800a354:	e7f3      	b.n	800a33e <__assert_func+0x12>
 800a356:	bf00      	nop
 800a358:	2000000c 	.word	0x2000000c
 800a35c:	0800b675 	.word	0x0800b675
 800a360:	0800b682 	.word	0x0800b682
 800a364:	0800b6b0 	.word	0x0800b6b0

0800a368 <fiprintf>:
 800a368:	b40e      	push	{r1, r2, r3}
 800a36a:	b503      	push	{r0, r1, lr}
 800a36c:	4601      	mov	r1, r0
 800a36e:	ab03      	add	r3, sp, #12
 800a370:	4805      	ldr	r0, [pc, #20]	; (800a388 <fiprintf+0x20>)
 800a372:	f853 2b04 	ldr.w	r2, [r3], #4
 800a376:	6800      	ldr	r0, [r0, #0]
 800a378:	9301      	str	r3, [sp, #4]
 800a37a:	f000 f88f 	bl	800a49c <_vfiprintf_r>
 800a37e:	b002      	add	sp, #8
 800a380:	f85d eb04 	ldr.w	lr, [sp], #4
 800a384:	b003      	add	sp, #12
 800a386:	4770      	bx	lr
 800a388:	2000000c 	.word	0x2000000c

0800a38c <__ascii_mbtowc>:
 800a38c:	b082      	sub	sp, #8
 800a38e:	b901      	cbnz	r1, 800a392 <__ascii_mbtowc+0x6>
 800a390:	a901      	add	r1, sp, #4
 800a392:	b142      	cbz	r2, 800a3a6 <__ascii_mbtowc+0x1a>
 800a394:	b14b      	cbz	r3, 800a3aa <__ascii_mbtowc+0x1e>
 800a396:	7813      	ldrb	r3, [r2, #0]
 800a398:	600b      	str	r3, [r1, #0]
 800a39a:	7812      	ldrb	r2, [r2, #0]
 800a39c:	1e10      	subs	r0, r2, #0
 800a39e:	bf18      	it	ne
 800a3a0:	2001      	movne	r0, #1
 800a3a2:	b002      	add	sp, #8
 800a3a4:	4770      	bx	lr
 800a3a6:	4610      	mov	r0, r2
 800a3a8:	e7fb      	b.n	800a3a2 <__ascii_mbtowc+0x16>
 800a3aa:	f06f 0001 	mvn.w	r0, #1
 800a3ae:	e7f8      	b.n	800a3a2 <__ascii_mbtowc+0x16>

0800a3b0 <memmove>:
 800a3b0:	4288      	cmp	r0, r1
 800a3b2:	b510      	push	{r4, lr}
 800a3b4:	eb01 0402 	add.w	r4, r1, r2
 800a3b8:	d902      	bls.n	800a3c0 <memmove+0x10>
 800a3ba:	4284      	cmp	r4, r0
 800a3bc:	4623      	mov	r3, r4
 800a3be:	d807      	bhi.n	800a3d0 <memmove+0x20>
 800a3c0:	1e43      	subs	r3, r0, #1
 800a3c2:	42a1      	cmp	r1, r4
 800a3c4:	d008      	beq.n	800a3d8 <memmove+0x28>
 800a3c6:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a3ca:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a3ce:	e7f8      	b.n	800a3c2 <memmove+0x12>
 800a3d0:	4402      	add	r2, r0
 800a3d2:	4601      	mov	r1, r0
 800a3d4:	428a      	cmp	r2, r1
 800a3d6:	d100      	bne.n	800a3da <memmove+0x2a>
 800a3d8:	bd10      	pop	{r4, pc}
 800a3da:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a3de:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a3e2:	e7f7      	b.n	800a3d4 <memmove+0x24>

0800a3e4 <__malloc_lock>:
 800a3e4:	4801      	ldr	r0, [pc, #4]	; (800a3ec <__malloc_lock+0x8>)
 800a3e6:	f000 bc17 	b.w	800ac18 <__retarget_lock_acquire_recursive>
 800a3ea:	bf00      	nop
 800a3ec:	2000051c 	.word	0x2000051c

0800a3f0 <__malloc_unlock>:
 800a3f0:	4801      	ldr	r0, [pc, #4]	; (800a3f8 <__malloc_unlock+0x8>)
 800a3f2:	f000 bc12 	b.w	800ac1a <__retarget_lock_release_recursive>
 800a3f6:	bf00      	nop
 800a3f8:	2000051c 	.word	0x2000051c

0800a3fc <_realloc_r>:
 800a3fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a3fe:	4607      	mov	r7, r0
 800a400:	4614      	mov	r4, r2
 800a402:	460e      	mov	r6, r1
 800a404:	b921      	cbnz	r1, 800a410 <_realloc_r+0x14>
 800a406:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800a40a:	4611      	mov	r1, r2
 800a40c:	f7ff bdc8 	b.w	8009fa0 <_malloc_r>
 800a410:	b922      	cbnz	r2, 800a41c <_realloc_r+0x20>
 800a412:	f7ff fd75 	bl	8009f00 <_free_r>
 800a416:	4625      	mov	r5, r4
 800a418:	4628      	mov	r0, r5
 800a41a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a41c:	f000 fc62 	bl	800ace4 <_malloc_usable_size_r>
 800a420:	42a0      	cmp	r0, r4
 800a422:	d20f      	bcs.n	800a444 <_realloc_r+0x48>
 800a424:	4621      	mov	r1, r4
 800a426:	4638      	mov	r0, r7
 800a428:	f7ff fdba 	bl	8009fa0 <_malloc_r>
 800a42c:	4605      	mov	r5, r0
 800a42e:	2800      	cmp	r0, #0
 800a430:	d0f2      	beq.n	800a418 <_realloc_r+0x1c>
 800a432:	4631      	mov	r1, r6
 800a434:	4622      	mov	r2, r4
 800a436:	f7ff f9c7 	bl	80097c8 <memcpy>
 800a43a:	4631      	mov	r1, r6
 800a43c:	4638      	mov	r0, r7
 800a43e:	f7ff fd5f 	bl	8009f00 <_free_r>
 800a442:	e7e9      	b.n	800a418 <_realloc_r+0x1c>
 800a444:	4635      	mov	r5, r6
 800a446:	e7e7      	b.n	800a418 <_realloc_r+0x1c>

0800a448 <__sfputc_r>:
 800a448:	6893      	ldr	r3, [r2, #8]
 800a44a:	3b01      	subs	r3, #1
 800a44c:	2b00      	cmp	r3, #0
 800a44e:	b410      	push	{r4}
 800a450:	6093      	str	r3, [r2, #8]
 800a452:	da08      	bge.n	800a466 <__sfputc_r+0x1e>
 800a454:	6994      	ldr	r4, [r2, #24]
 800a456:	42a3      	cmp	r3, r4
 800a458:	db01      	blt.n	800a45e <__sfputc_r+0x16>
 800a45a:	290a      	cmp	r1, #10
 800a45c:	d103      	bne.n	800a466 <__sfputc_r+0x1e>
 800a45e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a462:	f000 b94b 	b.w	800a6fc <__swbuf_r>
 800a466:	6813      	ldr	r3, [r2, #0]
 800a468:	1c58      	adds	r0, r3, #1
 800a46a:	6010      	str	r0, [r2, #0]
 800a46c:	7019      	strb	r1, [r3, #0]
 800a46e:	4608      	mov	r0, r1
 800a470:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a474:	4770      	bx	lr

0800a476 <__sfputs_r>:
 800a476:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a478:	4606      	mov	r6, r0
 800a47a:	460f      	mov	r7, r1
 800a47c:	4614      	mov	r4, r2
 800a47e:	18d5      	adds	r5, r2, r3
 800a480:	42ac      	cmp	r4, r5
 800a482:	d101      	bne.n	800a488 <__sfputs_r+0x12>
 800a484:	2000      	movs	r0, #0
 800a486:	e007      	b.n	800a498 <__sfputs_r+0x22>
 800a488:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a48c:	463a      	mov	r2, r7
 800a48e:	4630      	mov	r0, r6
 800a490:	f7ff ffda 	bl	800a448 <__sfputc_r>
 800a494:	1c43      	adds	r3, r0, #1
 800a496:	d1f3      	bne.n	800a480 <__sfputs_r+0xa>
 800a498:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800a49c <_vfiprintf_r>:
 800a49c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a4a0:	460d      	mov	r5, r1
 800a4a2:	b09d      	sub	sp, #116	; 0x74
 800a4a4:	4614      	mov	r4, r2
 800a4a6:	4698      	mov	r8, r3
 800a4a8:	4606      	mov	r6, r0
 800a4aa:	b118      	cbz	r0, 800a4b4 <_vfiprintf_r+0x18>
 800a4ac:	6983      	ldr	r3, [r0, #24]
 800a4ae:	b90b      	cbnz	r3, 800a4b4 <_vfiprintf_r+0x18>
 800a4b0:	f000 fb14 	bl	800aadc <__sinit>
 800a4b4:	4b89      	ldr	r3, [pc, #548]	; (800a6dc <_vfiprintf_r+0x240>)
 800a4b6:	429d      	cmp	r5, r3
 800a4b8:	d11b      	bne.n	800a4f2 <_vfiprintf_r+0x56>
 800a4ba:	6875      	ldr	r5, [r6, #4]
 800a4bc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a4be:	07d9      	lsls	r1, r3, #31
 800a4c0:	d405      	bmi.n	800a4ce <_vfiprintf_r+0x32>
 800a4c2:	89ab      	ldrh	r3, [r5, #12]
 800a4c4:	059a      	lsls	r2, r3, #22
 800a4c6:	d402      	bmi.n	800a4ce <_vfiprintf_r+0x32>
 800a4c8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a4ca:	f000 fba5 	bl	800ac18 <__retarget_lock_acquire_recursive>
 800a4ce:	89ab      	ldrh	r3, [r5, #12]
 800a4d0:	071b      	lsls	r3, r3, #28
 800a4d2:	d501      	bpl.n	800a4d8 <_vfiprintf_r+0x3c>
 800a4d4:	692b      	ldr	r3, [r5, #16]
 800a4d6:	b9eb      	cbnz	r3, 800a514 <_vfiprintf_r+0x78>
 800a4d8:	4629      	mov	r1, r5
 800a4da:	4630      	mov	r0, r6
 800a4dc:	f000 f96e 	bl	800a7bc <__swsetup_r>
 800a4e0:	b1c0      	cbz	r0, 800a514 <_vfiprintf_r+0x78>
 800a4e2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a4e4:	07dc      	lsls	r4, r3, #31
 800a4e6:	d50e      	bpl.n	800a506 <_vfiprintf_r+0x6a>
 800a4e8:	f04f 30ff 	mov.w	r0, #4294967295
 800a4ec:	b01d      	add	sp, #116	; 0x74
 800a4ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a4f2:	4b7b      	ldr	r3, [pc, #492]	; (800a6e0 <_vfiprintf_r+0x244>)
 800a4f4:	429d      	cmp	r5, r3
 800a4f6:	d101      	bne.n	800a4fc <_vfiprintf_r+0x60>
 800a4f8:	68b5      	ldr	r5, [r6, #8]
 800a4fa:	e7df      	b.n	800a4bc <_vfiprintf_r+0x20>
 800a4fc:	4b79      	ldr	r3, [pc, #484]	; (800a6e4 <_vfiprintf_r+0x248>)
 800a4fe:	429d      	cmp	r5, r3
 800a500:	bf08      	it	eq
 800a502:	68f5      	ldreq	r5, [r6, #12]
 800a504:	e7da      	b.n	800a4bc <_vfiprintf_r+0x20>
 800a506:	89ab      	ldrh	r3, [r5, #12]
 800a508:	0598      	lsls	r0, r3, #22
 800a50a:	d4ed      	bmi.n	800a4e8 <_vfiprintf_r+0x4c>
 800a50c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a50e:	f000 fb84 	bl	800ac1a <__retarget_lock_release_recursive>
 800a512:	e7e9      	b.n	800a4e8 <_vfiprintf_r+0x4c>
 800a514:	2300      	movs	r3, #0
 800a516:	9309      	str	r3, [sp, #36]	; 0x24
 800a518:	2320      	movs	r3, #32
 800a51a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a51e:	f8cd 800c 	str.w	r8, [sp, #12]
 800a522:	2330      	movs	r3, #48	; 0x30
 800a524:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800a6e8 <_vfiprintf_r+0x24c>
 800a528:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a52c:	f04f 0901 	mov.w	r9, #1
 800a530:	4623      	mov	r3, r4
 800a532:	469a      	mov	sl, r3
 800a534:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a538:	b10a      	cbz	r2, 800a53e <_vfiprintf_r+0xa2>
 800a53a:	2a25      	cmp	r2, #37	; 0x25
 800a53c:	d1f9      	bne.n	800a532 <_vfiprintf_r+0x96>
 800a53e:	ebba 0b04 	subs.w	fp, sl, r4
 800a542:	d00b      	beq.n	800a55c <_vfiprintf_r+0xc0>
 800a544:	465b      	mov	r3, fp
 800a546:	4622      	mov	r2, r4
 800a548:	4629      	mov	r1, r5
 800a54a:	4630      	mov	r0, r6
 800a54c:	f7ff ff93 	bl	800a476 <__sfputs_r>
 800a550:	3001      	adds	r0, #1
 800a552:	f000 80aa 	beq.w	800a6aa <_vfiprintf_r+0x20e>
 800a556:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a558:	445a      	add	r2, fp
 800a55a:	9209      	str	r2, [sp, #36]	; 0x24
 800a55c:	f89a 3000 	ldrb.w	r3, [sl]
 800a560:	2b00      	cmp	r3, #0
 800a562:	f000 80a2 	beq.w	800a6aa <_vfiprintf_r+0x20e>
 800a566:	2300      	movs	r3, #0
 800a568:	f04f 32ff 	mov.w	r2, #4294967295
 800a56c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a570:	f10a 0a01 	add.w	sl, sl, #1
 800a574:	9304      	str	r3, [sp, #16]
 800a576:	9307      	str	r3, [sp, #28]
 800a578:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a57c:	931a      	str	r3, [sp, #104]	; 0x68
 800a57e:	4654      	mov	r4, sl
 800a580:	2205      	movs	r2, #5
 800a582:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a586:	4858      	ldr	r0, [pc, #352]	; (800a6e8 <_vfiprintf_r+0x24c>)
 800a588:	f7f5 fe32 	bl	80001f0 <memchr>
 800a58c:	9a04      	ldr	r2, [sp, #16]
 800a58e:	b9d8      	cbnz	r0, 800a5c8 <_vfiprintf_r+0x12c>
 800a590:	06d1      	lsls	r1, r2, #27
 800a592:	bf44      	itt	mi
 800a594:	2320      	movmi	r3, #32
 800a596:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a59a:	0713      	lsls	r3, r2, #28
 800a59c:	bf44      	itt	mi
 800a59e:	232b      	movmi	r3, #43	; 0x2b
 800a5a0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a5a4:	f89a 3000 	ldrb.w	r3, [sl]
 800a5a8:	2b2a      	cmp	r3, #42	; 0x2a
 800a5aa:	d015      	beq.n	800a5d8 <_vfiprintf_r+0x13c>
 800a5ac:	9a07      	ldr	r2, [sp, #28]
 800a5ae:	4654      	mov	r4, sl
 800a5b0:	2000      	movs	r0, #0
 800a5b2:	f04f 0c0a 	mov.w	ip, #10
 800a5b6:	4621      	mov	r1, r4
 800a5b8:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a5bc:	3b30      	subs	r3, #48	; 0x30
 800a5be:	2b09      	cmp	r3, #9
 800a5c0:	d94e      	bls.n	800a660 <_vfiprintf_r+0x1c4>
 800a5c2:	b1b0      	cbz	r0, 800a5f2 <_vfiprintf_r+0x156>
 800a5c4:	9207      	str	r2, [sp, #28]
 800a5c6:	e014      	b.n	800a5f2 <_vfiprintf_r+0x156>
 800a5c8:	eba0 0308 	sub.w	r3, r0, r8
 800a5cc:	fa09 f303 	lsl.w	r3, r9, r3
 800a5d0:	4313      	orrs	r3, r2
 800a5d2:	9304      	str	r3, [sp, #16]
 800a5d4:	46a2      	mov	sl, r4
 800a5d6:	e7d2      	b.n	800a57e <_vfiprintf_r+0xe2>
 800a5d8:	9b03      	ldr	r3, [sp, #12]
 800a5da:	1d19      	adds	r1, r3, #4
 800a5dc:	681b      	ldr	r3, [r3, #0]
 800a5de:	9103      	str	r1, [sp, #12]
 800a5e0:	2b00      	cmp	r3, #0
 800a5e2:	bfbb      	ittet	lt
 800a5e4:	425b      	neglt	r3, r3
 800a5e6:	f042 0202 	orrlt.w	r2, r2, #2
 800a5ea:	9307      	strge	r3, [sp, #28]
 800a5ec:	9307      	strlt	r3, [sp, #28]
 800a5ee:	bfb8      	it	lt
 800a5f0:	9204      	strlt	r2, [sp, #16]
 800a5f2:	7823      	ldrb	r3, [r4, #0]
 800a5f4:	2b2e      	cmp	r3, #46	; 0x2e
 800a5f6:	d10c      	bne.n	800a612 <_vfiprintf_r+0x176>
 800a5f8:	7863      	ldrb	r3, [r4, #1]
 800a5fa:	2b2a      	cmp	r3, #42	; 0x2a
 800a5fc:	d135      	bne.n	800a66a <_vfiprintf_r+0x1ce>
 800a5fe:	9b03      	ldr	r3, [sp, #12]
 800a600:	1d1a      	adds	r2, r3, #4
 800a602:	681b      	ldr	r3, [r3, #0]
 800a604:	9203      	str	r2, [sp, #12]
 800a606:	2b00      	cmp	r3, #0
 800a608:	bfb8      	it	lt
 800a60a:	f04f 33ff 	movlt.w	r3, #4294967295
 800a60e:	3402      	adds	r4, #2
 800a610:	9305      	str	r3, [sp, #20]
 800a612:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800a6f8 <_vfiprintf_r+0x25c>
 800a616:	7821      	ldrb	r1, [r4, #0]
 800a618:	2203      	movs	r2, #3
 800a61a:	4650      	mov	r0, sl
 800a61c:	f7f5 fde8 	bl	80001f0 <memchr>
 800a620:	b140      	cbz	r0, 800a634 <_vfiprintf_r+0x198>
 800a622:	2340      	movs	r3, #64	; 0x40
 800a624:	eba0 000a 	sub.w	r0, r0, sl
 800a628:	fa03 f000 	lsl.w	r0, r3, r0
 800a62c:	9b04      	ldr	r3, [sp, #16]
 800a62e:	4303      	orrs	r3, r0
 800a630:	3401      	adds	r4, #1
 800a632:	9304      	str	r3, [sp, #16]
 800a634:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a638:	482c      	ldr	r0, [pc, #176]	; (800a6ec <_vfiprintf_r+0x250>)
 800a63a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a63e:	2206      	movs	r2, #6
 800a640:	f7f5 fdd6 	bl	80001f0 <memchr>
 800a644:	2800      	cmp	r0, #0
 800a646:	d03f      	beq.n	800a6c8 <_vfiprintf_r+0x22c>
 800a648:	4b29      	ldr	r3, [pc, #164]	; (800a6f0 <_vfiprintf_r+0x254>)
 800a64a:	bb1b      	cbnz	r3, 800a694 <_vfiprintf_r+0x1f8>
 800a64c:	9b03      	ldr	r3, [sp, #12]
 800a64e:	3307      	adds	r3, #7
 800a650:	f023 0307 	bic.w	r3, r3, #7
 800a654:	3308      	adds	r3, #8
 800a656:	9303      	str	r3, [sp, #12]
 800a658:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a65a:	443b      	add	r3, r7
 800a65c:	9309      	str	r3, [sp, #36]	; 0x24
 800a65e:	e767      	b.n	800a530 <_vfiprintf_r+0x94>
 800a660:	fb0c 3202 	mla	r2, ip, r2, r3
 800a664:	460c      	mov	r4, r1
 800a666:	2001      	movs	r0, #1
 800a668:	e7a5      	b.n	800a5b6 <_vfiprintf_r+0x11a>
 800a66a:	2300      	movs	r3, #0
 800a66c:	3401      	adds	r4, #1
 800a66e:	9305      	str	r3, [sp, #20]
 800a670:	4619      	mov	r1, r3
 800a672:	f04f 0c0a 	mov.w	ip, #10
 800a676:	4620      	mov	r0, r4
 800a678:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a67c:	3a30      	subs	r2, #48	; 0x30
 800a67e:	2a09      	cmp	r2, #9
 800a680:	d903      	bls.n	800a68a <_vfiprintf_r+0x1ee>
 800a682:	2b00      	cmp	r3, #0
 800a684:	d0c5      	beq.n	800a612 <_vfiprintf_r+0x176>
 800a686:	9105      	str	r1, [sp, #20]
 800a688:	e7c3      	b.n	800a612 <_vfiprintf_r+0x176>
 800a68a:	fb0c 2101 	mla	r1, ip, r1, r2
 800a68e:	4604      	mov	r4, r0
 800a690:	2301      	movs	r3, #1
 800a692:	e7f0      	b.n	800a676 <_vfiprintf_r+0x1da>
 800a694:	ab03      	add	r3, sp, #12
 800a696:	9300      	str	r3, [sp, #0]
 800a698:	462a      	mov	r2, r5
 800a69a:	4b16      	ldr	r3, [pc, #88]	; (800a6f4 <_vfiprintf_r+0x258>)
 800a69c:	a904      	add	r1, sp, #16
 800a69e:	4630      	mov	r0, r6
 800a6a0:	f7fd fe22 	bl	80082e8 <_printf_float>
 800a6a4:	4607      	mov	r7, r0
 800a6a6:	1c78      	adds	r0, r7, #1
 800a6a8:	d1d6      	bne.n	800a658 <_vfiprintf_r+0x1bc>
 800a6aa:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a6ac:	07d9      	lsls	r1, r3, #31
 800a6ae:	d405      	bmi.n	800a6bc <_vfiprintf_r+0x220>
 800a6b0:	89ab      	ldrh	r3, [r5, #12]
 800a6b2:	059a      	lsls	r2, r3, #22
 800a6b4:	d402      	bmi.n	800a6bc <_vfiprintf_r+0x220>
 800a6b6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a6b8:	f000 faaf 	bl	800ac1a <__retarget_lock_release_recursive>
 800a6bc:	89ab      	ldrh	r3, [r5, #12]
 800a6be:	065b      	lsls	r3, r3, #25
 800a6c0:	f53f af12 	bmi.w	800a4e8 <_vfiprintf_r+0x4c>
 800a6c4:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a6c6:	e711      	b.n	800a4ec <_vfiprintf_r+0x50>
 800a6c8:	ab03      	add	r3, sp, #12
 800a6ca:	9300      	str	r3, [sp, #0]
 800a6cc:	462a      	mov	r2, r5
 800a6ce:	4b09      	ldr	r3, [pc, #36]	; (800a6f4 <_vfiprintf_r+0x258>)
 800a6d0:	a904      	add	r1, sp, #16
 800a6d2:	4630      	mov	r0, r6
 800a6d4:	f7fe f8ac 	bl	8008830 <_printf_i>
 800a6d8:	e7e4      	b.n	800a6a4 <_vfiprintf_r+0x208>
 800a6da:	bf00      	nop
 800a6dc:	0800b7dc 	.word	0x0800b7dc
 800a6e0:	0800b7fc 	.word	0x0800b7fc
 800a6e4:	0800b7bc 	.word	0x0800b7bc
 800a6e8:	0800b664 	.word	0x0800b664
 800a6ec:	0800b66e 	.word	0x0800b66e
 800a6f0:	080082e9 	.word	0x080082e9
 800a6f4:	0800a477 	.word	0x0800a477
 800a6f8:	0800b66a 	.word	0x0800b66a

0800a6fc <__swbuf_r>:
 800a6fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a6fe:	460e      	mov	r6, r1
 800a700:	4614      	mov	r4, r2
 800a702:	4605      	mov	r5, r0
 800a704:	b118      	cbz	r0, 800a70e <__swbuf_r+0x12>
 800a706:	6983      	ldr	r3, [r0, #24]
 800a708:	b90b      	cbnz	r3, 800a70e <__swbuf_r+0x12>
 800a70a:	f000 f9e7 	bl	800aadc <__sinit>
 800a70e:	4b21      	ldr	r3, [pc, #132]	; (800a794 <__swbuf_r+0x98>)
 800a710:	429c      	cmp	r4, r3
 800a712:	d12b      	bne.n	800a76c <__swbuf_r+0x70>
 800a714:	686c      	ldr	r4, [r5, #4]
 800a716:	69a3      	ldr	r3, [r4, #24]
 800a718:	60a3      	str	r3, [r4, #8]
 800a71a:	89a3      	ldrh	r3, [r4, #12]
 800a71c:	071a      	lsls	r2, r3, #28
 800a71e:	d52f      	bpl.n	800a780 <__swbuf_r+0x84>
 800a720:	6923      	ldr	r3, [r4, #16]
 800a722:	b36b      	cbz	r3, 800a780 <__swbuf_r+0x84>
 800a724:	6923      	ldr	r3, [r4, #16]
 800a726:	6820      	ldr	r0, [r4, #0]
 800a728:	1ac0      	subs	r0, r0, r3
 800a72a:	6963      	ldr	r3, [r4, #20]
 800a72c:	b2f6      	uxtb	r6, r6
 800a72e:	4283      	cmp	r3, r0
 800a730:	4637      	mov	r7, r6
 800a732:	dc04      	bgt.n	800a73e <__swbuf_r+0x42>
 800a734:	4621      	mov	r1, r4
 800a736:	4628      	mov	r0, r5
 800a738:	f000 f93c 	bl	800a9b4 <_fflush_r>
 800a73c:	bb30      	cbnz	r0, 800a78c <__swbuf_r+0x90>
 800a73e:	68a3      	ldr	r3, [r4, #8]
 800a740:	3b01      	subs	r3, #1
 800a742:	60a3      	str	r3, [r4, #8]
 800a744:	6823      	ldr	r3, [r4, #0]
 800a746:	1c5a      	adds	r2, r3, #1
 800a748:	6022      	str	r2, [r4, #0]
 800a74a:	701e      	strb	r6, [r3, #0]
 800a74c:	6963      	ldr	r3, [r4, #20]
 800a74e:	3001      	adds	r0, #1
 800a750:	4283      	cmp	r3, r0
 800a752:	d004      	beq.n	800a75e <__swbuf_r+0x62>
 800a754:	89a3      	ldrh	r3, [r4, #12]
 800a756:	07db      	lsls	r3, r3, #31
 800a758:	d506      	bpl.n	800a768 <__swbuf_r+0x6c>
 800a75a:	2e0a      	cmp	r6, #10
 800a75c:	d104      	bne.n	800a768 <__swbuf_r+0x6c>
 800a75e:	4621      	mov	r1, r4
 800a760:	4628      	mov	r0, r5
 800a762:	f000 f927 	bl	800a9b4 <_fflush_r>
 800a766:	b988      	cbnz	r0, 800a78c <__swbuf_r+0x90>
 800a768:	4638      	mov	r0, r7
 800a76a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a76c:	4b0a      	ldr	r3, [pc, #40]	; (800a798 <__swbuf_r+0x9c>)
 800a76e:	429c      	cmp	r4, r3
 800a770:	d101      	bne.n	800a776 <__swbuf_r+0x7a>
 800a772:	68ac      	ldr	r4, [r5, #8]
 800a774:	e7cf      	b.n	800a716 <__swbuf_r+0x1a>
 800a776:	4b09      	ldr	r3, [pc, #36]	; (800a79c <__swbuf_r+0xa0>)
 800a778:	429c      	cmp	r4, r3
 800a77a:	bf08      	it	eq
 800a77c:	68ec      	ldreq	r4, [r5, #12]
 800a77e:	e7ca      	b.n	800a716 <__swbuf_r+0x1a>
 800a780:	4621      	mov	r1, r4
 800a782:	4628      	mov	r0, r5
 800a784:	f000 f81a 	bl	800a7bc <__swsetup_r>
 800a788:	2800      	cmp	r0, #0
 800a78a:	d0cb      	beq.n	800a724 <__swbuf_r+0x28>
 800a78c:	f04f 37ff 	mov.w	r7, #4294967295
 800a790:	e7ea      	b.n	800a768 <__swbuf_r+0x6c>
 800a792:	bf00      	nop
 800a794:	0800b7dc 	.word	0x0800b7dc
 800a798:	0800b7fc 	.word	0x0800b7fc
 800a79c:	0800b7bc 	.word	0x0800b7bc

0800a7a0 <__ascii_wctomb>:
 800a7a0:	b149      	cbz	r1, 800a7b6 <__ascii_wctomb+0x16>
 800a7a2:	2aff      	cmp	r2, #255	; 0xff
 800a7a4:	bf85      	ittet	hi
 800a7a6:	238a      	movhi	r3, #138	; 0x8a
 800a7a8:	6003      	strhi	r3, [r0, #0]
 800a7aa:	700a      	strbls	r2, [r1, #0]
 800a7ac:	f04f 30ff 	movhi.w	r0, #4294967295
 800a7b0:	bf98      	it	ls
 800a7b2:	2001      	movls	r0, #1
 800a7b4:	4770      	bx	lr
 800a7b6:	4608      	mov	r0, r1
 800a7b8:	4770      	bx	lr
	...

0800a7bc <__swsetup_r>:
 800a7bc:	4b32      	ldr	r3, [pc, #200]	; (800a888 <__swsetup_r+0xcc>)
 800a7be:	b570      	push	{r4, r5, r6, lr}
 800a7c0:	681d      	ldr	r5, [r3, #0]
 800a7c2:	4606      	mov	r6, r0
 800a7c4:	460c      	mov	r4, r1
 800a7c6:	b125      	cbz	r5, 800a7d2 <__swsetup_r+0x16>
 800a7c8:	69ab      	ldr	r3, [r5, #24]
 800a7ca:	b913      	cbnz	r3, 800a7d2 <__swsetup_r+0x16>
 800a7cc:	4628      	mov	r0, r5
 800a7ce:	f000 f985 	bl	800aadc <__sinit>
 800a7d2:	4b2e      	ldr	r3, [pc, #184]	; (800a88c <__swsetup_r+0xd0>)
 800a7d4:	429c      	cmp	r4, r3
 800a7d6:	d10f      	bne.n	800a7f8 <__swsetup_r+0x3c>
 800a7d8:	686c      	ldr	r4, [r5, #4]
 800a7da:	89a3      	ldrh	r3, [r4, #12]
 800a7dc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a7e0:	0719      	lsls	r1, r3, #28
 800a7e2:	d42c      	bmi.n	800a83e <__swsetup_r+0x82>
 800a7e4:	06dd      	lsls	r5, r3, #27
 800a7e6:	d411      	bmi.n	800a80c <__swsetup_r+0x50>
 800a7e8:	2309      	movs	r3, #9
 800a7ea:	6033      	str	r3, [r6, #0]
 800a7ec:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800a7f0:	81a3      	strh	r3, [r4, #12]
 800a7f2:	f04f 30ff 	mov.w	r0, #4294967295
 800a7f6:	e03e      	b.n	800a876 <__swsetup_r+0xba>
 800a7f8:	4b25      	ldr	r3, [pc, #148]	; (800a890 <__swsetup_r+0xd4>)
 800a7fa:	429c      	cmp	r4, r3
 800a7fc:	d101      	bne.n	800a802 <__swsetup_r+0x46>
 800a7fe:	68ac      	ldr	r4, [r5, #8]
 800a800:	e7eb      	b.n	800a7da <__swsetup_r+0x1e>
 800a802:	4b24      	ldr	r3, [pc, #144]	; (800a894 <__swsetup_r+0xd8>)
 800a804:	429c      	cmp	r4, r3
 800a806:	bf08      	it	eq
 800a808:	68ec      	ldreq	r4, [r5, #12]
 800a80a:	e7e6      	b.n	800a7da <__swsetup_r+0x1e>
 800a80c:	0758      	lsls	r0, r3, #29
 800a80e:	d512      	bpl.n	800a836 <__swsetup_r+0x7a>
 800a810:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a812:	b141      	cbz	r1, 800a826 <__swsetup_r+0x6a>
 800a814:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a818:	4299      	cmp	r1, r3
 800a81a:	d002      	beq.n	800a822 <__swsetup_r+0x66>
 800a81c:	4630      	mov	r0, r6
 800a81e:	f7ff fb6f 	bl	8009f00 <_free_r>
 800a822:	2300      	movs	r3, #0
 800a824:	6363      	str	r3, [r4, #52]	; 0x34
 800a826:	89a3      	ldrh	r3, [r4, #12]
 800a828:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800a82c:	81a3      	strh	r3, [r4, #12]
 800a82e:	2300      	movs	r3, #0
 800a830:	6063      	str	r3, [r4, #4]
 800a832:	6923      	ldr	r3, [r4, #16]
 800a834:	6023      	str	r3, [r4, #0]
 800a836:	89a3      	ldrh	r3, [r4, #12]
 800a838:	f043 0308 	orr.w	r3, r3, #8
 800a83c:	81a3      	strh	r3, [r4, #12]
 800a83e:	6923      	ldr	r3, [r4, #16]
 800a840:	b94b      	cbnz	r3, 800a856 <__swsetup_r+0x9a>
 800a842:	89a3      	ldrh	r3, [r4, #12]
 800a844:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800a848:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a84c:	d003      	beq.n	800a856 <__swsetup_r+0x9a>
 800a84e:	4621      	mov	r1, r4
 800a850:	4630      	mov	r0, r6
 800a852:	f000 fa07 	bl	800ac64 <__smakebuf_r>
 800a856:	89a0      	ldrh	r0, [r4, #12]
 800a858:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a85c:	f010 0301 	ands.w	r3, r0, #1
 800a860:	d00a      	beq.n	800a878 <__swsetup_r+0xbc>
 800a862:	2300      	movs	r3, #0
 800a864:	60a3      	str	r3, [r4, #8]
 800a866:	6963      	ldr	r3, [r4, #20]
 800a868:	425b      	negs	r3, r3
 800a86a:	61a3      	str	r3, [r4, #24]
 800a86c:	6923      	ldr	r3, [r4, #16]
 800a86e:	b943      	cbnz	r3, 800a882 <__swsetup_r+0xc6>
 800a870:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800a874:	d1ba      	bne.n	800a7ec <__swsetup_r+0x30>
 800a876:	bd70      	pop	{r4, r5, r6, pc}
 800a878:	0781      	lsls	r1, r0, #30
 800a87a:	bf58      	it	pl
 800a87c:	6963      	ldrpl	r3, [r4, #20]
 800a87e:	60a3      	str	r3, [r4, #8]
 800a880:	e7f4      	b.n	800a86c <__swsetup_r+0xb0>
 800a882:	2000      	movs	r0, #0
 800a884:	e7f7      	b.n	800a876 <__swsetup_r+0xba>
 800a886:	bf00      	nop
 800a888:	2000000c 	.word	0x2000000c
 800a88c:	0800b7dc 	.word	0x0800b7dc
 800a890:	0800b7fc 	.word	0x0800b7fc
 800a894:	0800b7bc 	.word	0x0800b7bc

0800a898 <abort>:
 800a898:	b508      	push	{r3, lr}
 800a89a:	2006      	movs	r0, #6
 800a89c:	f000 fa52 	bl	800ad44 <raise>
 800a8a0:	2001      	movs	r0, #1
 800a8a2:	f7f8 f989 	bl	8002bb8 <_exit>
	...

0800a8a8 <__sflush_r>:
 800a8a8:	898a      	ldrh	r2, [r1, #12]
 800a8aa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a8ae:	4605      	mov	r5, r0
 800a8b0:	0710      	lsls	r0, r2, #28
 800a8b2:	460c      	mov	r4, r1
 800a8b4:	d458      	bmi.n	800a968 <__sflush_r+0xc0>
 800a8b6:	684b      	ldr	r3, [r1, #4]
 800a8b8:	2b00      	cmp	r3, #0
 800a8ba:	dc05      	bgt.n	800a8c8 <__sflush_r+0x20>
 800a8bc:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800a8be:	2b00      	cmp	r3, #0
 800a8c0:	dc02      	bgt.n	800a8c8 <__sflush_r+0x20>
 800a8c2:	2000      	movs	r0, #0
 800a8c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a8c8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a8ca:	2e00      	cmp	r6, #0
 800a8cc:	d0f9      	beq.n	800a8c2 <__sflush_r+0x1a>
 800a8ce:	2300      	movs	r3, #0
 800a8d0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800a8d4:	682f      	ldr	r7, [r5, #0]
 800a8d6:	602b      	str	r3, [r5, #0]
 800a8d8:	d032      	beq.n	800a940 <__sflush_r+0x98>
 800a8da:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800a8dc:	89a3      	ldrh	r3, [r4, #12]
 800a8de:	075a      	lsls	r2, r3, #29
 800a8e0:	d505      	bpl.n	800a8ee <__sflush_r+0x46>
 800a8e2:	6863      	ldr	r3, [r4, #4]
 800a8e4:	1ac0      	subs	r0, r0, r3
 800a8e6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800a8e8:	b10b      	cbz	r3, 800a8ee <__sflush_r+0x46>
 800a8ea:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800a8ec:	1ac0      	subs	r0, r0, r3
 800a8ee:	2300      	movs	r3, #0
 800a8f0:	4602      	mov	r2, r0
 800a8f2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a8f4:	6a21      	ldr	r1, [r4, #32]
 800a8f6:	4628      	mov	r0, r5
 800a8f8:	47b0      	blx	r6
 800a8fa:	1c43      	adds	r3, r0, #1
 800a8fc:	89a3      	ldrh	r3, [r4, #12]
 800a8fe:	d106      	bne.n	800a90e <__sflush_r+0x66>
 800a900:	6829      	ldr	r1, [r5, #0]
 800a902:	291d      	cmp	r1, #29
 800a904:	d82c      	bhi.n	800a960 <__sflush_r+0xb8>
 800a906:	4a2a      	ldr	r2, [pc, #168]	; (800a9b0 <__sflush_r+0x108>)
 800a908:	40ca      	lsrs	r2, r1
 800a90a:	07d6      	lsls	r6, r2, #31
 800a90c:	d528      	bpl.n	800a960 <__sflush_r+0xb8>
 800a90e:	2200      	movs	r2, #0
 800a910:	6062      	str	r2, [r4, #4]
 800a912:	04d9      	lsls	r1, r3, #19
 800a914:	6922      	ldr	r2, [r4, #16]
 800a916:	6022      	str	r2, [r4, #0]
 800a918:	d504      	bpl.n	800a924 <__sflush_r+0x7c>
 800a91a:	1c42      	adds	r2, r0, #1
 800a91c:	d101      	bne.n	800a922 <__sflush_r+0x7a>
 800a91e:	682b      	ldr	r3, [r5, #0]
 800a920:	b903      	cbnz	r3, 800a924 <__sflush_r+0x7c>
 800a922:	6560      	str	r0, [r4, #84]	; 0x54
 800a924:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a926:	602f      	str	r7, [r5, #0]
 800a928:	2900      	cmp	r1, #0
 800a92a:	d0ca      	beq.n	800a8c2 <__sflush_r+0x1a>
 800a92c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a930:	4299      	cmp	r1, r3
 800a932:	d002      	beq.n	800a93a <__sflush_r+0x92>
 800a934:	4628      	mov	r0, r5
 800a936:	f7ff fae3 	bl	8009f00 <_free_r>
 800a93a:	2000      	movs	r0, #0
 800a93c:	6360      	str	r0, [r4, #52]	; 0x34
 800a93e:	e7c1      	b.n	800a8c4 <__sflush_r+0x1c>
 800a940:	6a21      	ldr	r1, [r4, #32]
 800a942:	2301      	movs	r3, #1
 800a944:	4628      	mov	r0, r5
 800a946:	47b0      	blx	r6
 800a948:	1c41      	adds	r1, r0, #1
 800a94a:	d1c7      	bne.n	800a8dc <__sflush_r+0x34>
 800a94c:	682b      	ldr	r3, [r5, #0]
 800a94e:	2b00      	cmp	r3, #0
 800a950:	d0c4      	beq.n	800a8dc <__sflush_r+0x34>
 800a952:	2b1d      	cmp	r3, #29
 800a954:	d001      	beq.n	800a95a <__sflush_r+0xb2>
 800a956:	2b16      	cmp	r3, #22
 800a958:	d101      	bne.n	800a95e <__sflush_r+0xb6>
 800a95a:	602f      	str	r7, [r5, #0]
 800a95c:	e7b1      	b.n	800a8c2 <__sflush_r+0x1a>
 800a95e:	89a3      	ldrh	r3, [r4, #12]
 800a960:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a964:	81a3      	strh	r3, [r4, #12]
 800a966:	e7ad      	b.n	800a8c4 <__sflush_r+0x1c>
 800a968:	690f      	ldr	r7, [r1, #16]
 800a96a:	2f00      	cmp	r7, #0
 800a96c:	d0a9      	beq.n	800a8c2 <__sflush_r+0x1a>
 800a96e:	0793      	lsls	r3, r2, #30
 800a970:	680e      	ldr	r6, [r1, #0]
 800a972:	bf08      	it	eq
 800a974:	694b      	ldreq	r3, [r1, #20]
 800a976:	600f      	str	r7, [r1, #0]
 800a978:	bf18      	it	ne
 800a97a:	2300      	movne	r3, #0
 800a97c:	eba6 0807 	sub.w	r8, r6, r7
 800a980:	608b      	str	r3, [r1, #8]
 800a982:	f1b8 0f00 	cmp.w	r8, #0
 800a986:	dd9c      	ble.n	800a8c2 <__sflush_r+0x1a>
 800a988:	6a21      	ldr	r1, [r4, #32]
 800a98a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800a98c:	4643      	mov	r3, r8
 800a98e:	463a      	mov	r2, r7
 800a990:	4628      	mov	r0, r5
 800a992:	47b0      	blx	r6
 800a994:	2800      	cmp	r0, #0
 800a996:	dc06      	bgt.n	800a9a6 <__sflush_r+0xfe>
 800a998:	89a3      	ldrh	r3, [r4, #12]
 800a99a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a99e:	81a3      	strh	r3, [r4, #12]
 800a9a0:	f04f 30ff 	mov.w	r0, #4294967295
 800a9a4:	e78e      	b.n	800a8c4 <__sflush_r+0x1c>
 800a9a6:	4407      	add	r7, r0
 800a9a8:	eba8 0800 	sub.w	r8, r8, r0
 800a9ac:	e7e9      	b.n	800a982 <__sflush_r+0xda>
 800a9ae:	bf00      	nop
 800a9b0:	20400001 	.word	0x20400001

0800a9b4 <_fflush_r>:
 800a9b4:	b538      	push	{r3, r4, r5, lr}
 800a9b6:	690b      	ldr	r3, [r1, #16]
 800a9b8:	4605      	mov	r5, r0
 800a9ba:	460c      	mov	r4, r1
 800a9bc:	b913      	cbnz	r3, 800a9c4 <_fflush_r+0x10>
 800a9be:	2500      	movs	r5, #0
 800a9c0:	4628      	mov	r0, r5
 800a9c2:	bd38      	pop	{r3, r4, r5, pc}
 800a9c4:	b118      	cbz	r0, 800a9ce <_fflush_r+0x1a>
 800a9c6:	6983      	ldr	r3, [r0, #24]
 800a9c8:	b90b      	cbnz	r3, 800a9ce <_fflush_r+0x1a>
 800a9ca:	f000 f887 	bl	800aadc <__sinit>
 800a9ce:	4b14      	ldr	r3, [pc, #80]	; (800aa20 <_fflush_r+0x6c>)
 800a9d0:	429c      	cmp	r4, r3
 800a9d2:	d11b      	bne.n	800aa0c <_fflush_r+0x58>
 800a9d4:	686c      	ldr	r4, [r5, #4]
 800a9d6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a9da:	2b00      	cmp	r3, #0
 800a9dc:	d0ef      	beq.n	800a9be <_fflush_r+0xa>
 800a9de:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800a9e0:	07d0      	lsls	r0, r2, #31
 800a9e2:	d404      	bmi.n	800a9ee <_fflush_r+0x3a>
 800a9e4:	0599      	lsls	r1, r3, #22
 800a9e6:	d402      	bmi.n	800a9ee <_fflush_r+0x3a>
 800a9e8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a9ea:	f000 f915 	bl	800ac18 <__retarget_lock_acquire_recursive>
 800a9ee:	4628      	mov	r0, r5
 800a9f0:	4621      	mov	r1, r4
 800a9f2:	f7ff ff59 	bl	800a8a8 <__sflush_r>
 800a9f6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a9f8:	07da      	lsls	r2, r3, #31
 800a9fa:	4605      	mov	r5, r0
 800a9fc:	d4e0      	bmi.n	800a9c0 <_fflush_r+0xc>
 800a9fe:	89a3      	ldrh	r3, [r4, #12]
 800aa00:	059b      	lsls	r3, r3, #22
 800aa02:	d4dd      	bmi.n	800a9c0 <_fflush_r+0xc>
 800aa04:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800aa06:	f000 f908 	bl	800ac1a <__retarget_lock_release_recursive>
 800aa0a:	e7d9      	b.n	800a9c0 <_fflush_r+0xc>
 800aa0c:	4b05      	ldr	r3, [pc, #20]	; (800aa24 <_fflush_r+0x70>)
 800aa0e:	429c      	cmp	r4, r3
 800aa10:	d101      	bne.n	800aa16 <_fflush_r+0x62>
 800aa12:	68ac      	ldr	r4, [r5, #8]
 800aa14:	e7df      	b.n	800a9d6 <_fflush_r+0x22>
 800aa16:	4b04      	ldr	r3, [pc, #16]	; (800aa28 <_fflush_r+0x74>)
 800aa18:	429c      	cmp	r4, r3
 800aa1a:	bf08      	it	eq
 800aa1c:	68ec      	ldreq	r4, [r5, #12]
 800aa1e:	e7da      	b.n	800a9d6 <_fflush_r+0x22>
 800aa20:	0800b7dc 	.word	0x0800b7dc
 800aa24:	0800b7fc 	.word	0x0800b7fc
 800aa28:	0800b7bc 	.word	0x0800b7bc

0800aa2c <std>:
 800aa2c:	2300      	movs	r3, #0
 800aa2e:	b510      	push	{r4, lr}
 800aa30:	4604      	mov	r4, r0
 800aa32:	e9c0 3300 	strd	r3, r3, [r0]
 800aa36:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800aa3a:	6083      	str	r3, [r0, #8]
 800aa3c:	8181      	strh	r1, [r0, #12]
 800aa3e:	6643      	str	r3, [r0, #100]	; 0x64
 800aa40:	81c2      	strh	r2, [r0, #14]
 800aa42:	6183      	str	r3, [r0, #24]
 800aa44:	4619      	mov	r1, r3
 800aa46:	2208      	movs	r2, #8
 800aa48:	305c      	adds	r0, #92	; 0x5c
 800aa4a:	f7fd fba5 	bl	8008198 <memset>
 800aa4e:	4b05      	ldr	r3, [pc, #20]	; (800aa64 <std+0x38>)
 800aa50:	6263      	str	r3, [r4, #36]	; 0x24
 800aa52:	4b05      	ldr	r3, [pc, #20]	; (800aa68 <std+0x3c>)
 800aa54:	62a3      	str	r3, [r4, #40]	; 0x28
 800aa56:	4b05      	ldr	r3, [pc, #20]	; (800aa6c <std+0x40>)
 800aa58:	62e3      	str	r3, [r4, #44]	; 0x2c
 800aa5a:	4b05      	ldr	r3, [pc, #20]	; (800aa70 <std+0x44>)
 800aa5c:	6224      	str	r4, [r4, #32]
 800aa5e:	6323      	str	r3, [r4, #48]	; 0x30
 800aa60:	bd10      	pop	{r4, pc}
 800aa62:	bf00      	nop
 800aa64:	0800ad7d 	.word	0x0800ad7d
 800aa68:	0800ad9f 	.word	0x0800ad9f
 800aa6c:	0800add7 	.word	0x0800add7
 800aa70:	0800adfb 	.word	0x0800adfb

0800aa74 <_cleanup_r>:
 800aa74:	4901      	ldr	r1, [pc, #4]	; (800aa7c <_cleanup_r+0x8>)
 800aa76:	f000 b8af 	b.w	800abd8 <_fwalk_reent>
 800aa7a:	bf00      	nop
 800aa7c:	0800a9b5 	.word	0x0800a9b5

0800aa80 <__sfmoreglue>:
 800aa80:	b570      	push	{r4, r5, r6, lr}
 800aa82:	1e4a      	subs	r2, r1, #1
 800aa84:	2568      	movs	r5, #104	; 0x68
 800aa86:	4355      	muls	r5, r2
 800aa88:	460e      	mov	r6, r1
 800aa8a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800aa8e:	f7ff fa87 	bl	8009fa0 <_malloc_r>
 800aa92:	4604      	mov	r4, r0
 800aa94:	b140      	cbz	r0, 800aaa8 <__sfmoreglue+0x28>
 800aa96:	2100      	movs	r1, #0
 800aa98:	e9c0 1600 	strd	r1, r6, [r0]
 800aa9c:	300c      	adds	r0, #12
 800aa9e:	60a0      	str	r0, [r4, #8]
 800aaa0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800aaa4:	f7fd fb78 	bl	8008198 <memset>
 800aaa8:	4620      	mov	r0, r4
 800aaaa:	bd70      	pop	{r4, r5, r6, pc}

0800aaac <__sfp_lock_acquire>:
 800aaac:	4801      	ldr	r0, [pc, #4]	; (800aab4 <__sfp_lock_acquire+0x8>)
 800aaae:	f000 b8b3 	b.w	800ac18 <__retarget_lock_acquire_recursive>
 800aab2:	bf00      	nop
 800aab4:	20000520 	.word	0x20000520

0800aab8 <__sfp_lock_release>:
 800aab8:	4801      	ldr	r0, [pc, #4]	; (800aac0 <__sfp_lock_release+0x8>)
 800aaba:	f000 b8ae 	b.w	800ac1a <__retarget_lock_release_recursive>
 800aabe:	bf00      	nop
 800aac0:	20000520 	.word	0x20000520

0800aac4 <__sinit_lock_acquire>:
 800aac4:	4801      	ldr	r0, [pc, #4]	; (800aacc <__sinit_lock_acquire+0x8>)
 800aac6:	f000 b8a7 	b.w	800ac18 <__retarget_lock_acquire_recursive>
 800aaca:	bf00      	nop
 800aacc:	2000051b 	.word	0x2000051b

0800aad0 <__sinit_lock_release>:
 800aad0:	4801      	ldr	r0, [pc, #4]	; (800aad8 <__sinit_lock_release+0x8>)
 800aad2:	f000 b8a2 	b.w	800ac1a <__retarget_lock_release_recursive>
 800aad6:	bf00      	nop
 800aad8:	2000051b 	.word	0x2000051b

0800aadc <__sinit>:
 800aadc:	b510      	push	{r4, lr}
 800aade:	4604      	mov	r4, r0
 800aae0:	f7ff fff0 	bl	800aac4 <__sinit_lock_acquire>
 800aae4:	69a3      	ldr	r3, [r4, #24]
 800aae6:	b11b      	cbz	r3, 800aaf0 <__sinit+0x14>
 800aae8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800aaec:	f7ff bff0 	b.w	800aad0 <__sinit_lock_release>
 800aaf0:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800aaf4:	6523      	str	r3, [r4, #80]	; 0x50
 800aaf6:	4b13      	ldr	r3, [pc, #76]	; (800ab44 <__sinit+0x68>)
 800aaf8:	4a13      	ldr	r2, [pc, #76]	; (800ab48 <__sinit+0x6c>)
 800aafa:	681b      	ldr	r3, [r3, #0]
 800aafc:	62a2      	str	r2, [r4, #40]	; 0x28
 800aafe:	42a3      	cmp	r3, r4
 800ab00:	bf04      	itt	eq
 800ab02:	2301      	moveq	r3, #1
 800ab04:	61a3      	streq	r3, [r4, #24]
 800ab06:	4620      	mov	r0, r4
 800ab08:	f000 f820 	bl	800ab4c <__sfp>
 800ab0c:	6060      	str	r0, [r4, #4]
 800ab0e:	4620      	mov	r0, r4
 800ab10:	f000 f81c 	bl	800ab4c <__sfp>
 800ab14:	60a0      	str	r0, [r4, #8]
 800ab16:	4620      	mov	r0, r4
 800ab18:	f000 f818 	bl	800ab4c <__sfp>
 800ab1c:	2200      	movs	r2, #0
 800ab1e:	60e0      	str	r0, [r4, #12]
 800ab20:	2104      	movs	r1, #4
 800ab22:	6860      	ldr	r0, [r4, #4]
 800ab24:	f7ff ff82 	bl	800aa2c <std>
 800ab28:	68a0      	ldr	r0, [r4, #8]
 800ab2a:	2201      	movs	r2, #1
 800ab2c:	2109      	movs	r1, #9
 800ab2e:	f7ff ff7d 	bl	800aa2c <std>
 800ab32:	68e0      	ldr	r0, [r4, #12]
 800ab34:	2202      	movs	r2, #2
 800ab36:	2112      	movs	r1, #18
 800ab38:	f7ff ff78 	bl	800aa2c <std>
 800ab3c:	2301      	movs	r3, #1
 800ab3e:	61a3      	str	r3, [r4, #24]
 800ab40:	e7d2      	b.n	800aae8 <__sinit+0xc>
 800ab42:	bf00      	nop
 800ab44:	0800b438 	.word	0x0800b438
 800ab48:	0800aa75 	.word	0x0800aa75

0800ab4c <__sfp>:
 800ab4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ab4e:	4607      	mov	r7, r0
 800ab50:	f7ff ffac 	bl	800aaac <__sfp_lock_acquire>
 800ab54:	4b1e      	ldr	r3, [pc, #120]	; (800abd0 <__sfp+0x84>)
 800ab56:	681e      	ldr	r6, [r3, #0]
 800ab58:	69b3      	ldr	r3, [r6, #24]
 800ab5a:	b913      	cbnz	r3, 800ab62 <__sfp+0x16>
 800ab5c:	4630      	mov	r0, r6
 800ab5e:	f7ff ffbd 	bl	800aadc <__sinit>
 800ab62:	3648      	adds	r6, #72	; 0x48
 800ab64:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800ab68:	3b01      	subs	r3, #1
 800ab6a:	d503      	bpl.n	800ab74 <__sfp+0x28>
 800ab6c:	6833      	ldr	r3, [r6, #0]
 800ab6e:	b30b      	cbz	r3, 800abb4 <__sfp+0x68>
 800ab70:	6836      	ldr	r6, [r6, #0]
 800ab72:	e7f7      	b.n	800ab64 <__sfp+0x18>
 800ab74:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800ab78:	b9d5      	cbnz	r5, 800abb0 <__sfp+0x64>
 800ab7a:	4b16      	ldr	r3, [pc, #88]	; (800abd4 <__sfp+0x88>)
 800ab7c:	60e3      	str	r3, [r4, #12]
 800ab7e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800ab82:	6665      	str	r5, [r4, #100]	; 0x64
 800ab84:	f000 f847 	bl	800ac16 <__retarget_lock_init_recursive>
 800ab88:	f7ff ff96 	bl	800aab8 <__sfp_lock_release>
 800ab8c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800ab90:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800ab94:	6025      	str	r5, [r4, #0]
 800ab96:	61a5      	str	r5, [r4, #24]
 800ab98:	2208      	movs	r2, #8
 800ab9a:	4629      	mov	r1, r5
 800ab9c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800aba0:	f7fd fafa 	bl	8008198 <memset>
 800aba4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800aba8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800abac:	4620      	mov	r0, r4
 800abae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800abb0:	3468      	adds	r4, #104	; 0x68
 800abb2:	e7d9      	b.n	800ab68 <__sfp+0x1c>
 800abb4:	2104      	movs	r1, #4
 800abb6:	4638      	mov	r0, r7
 800abb8:	f7ff ff62 	bl	800aa80 <__sfmoreglue>
 800abbc:	4604      	mov	r4, r0
 800abbe:	6030      	str	r0, [r6, #0]
 800abc0:	2800      	cmp	r0, #0
 800abc2:	d1d5      	bne.n	800ab70 <__sfp+0x24>
 800abc4:	f7ff ff78 	bl	800aab8 <__sfp_lock_release>
 800abc8:	230c      	movs	r3, #12
 800abca:	603b      	str	r3, [r7, #0]
 800abcc:	e7ee      	b.n	800abac <__sfp+0x60>
 800abce:	bf00      	nop
 800abd0:	0800b438 	.word	0x0800b438
 800abd4:	ffff0001 	.word	0xffff0001

0800abd8 <_fwalk_reent>:
 800abd8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800abdc:	4606      	mov	r6, r0
 800abde:	4688      	mov	r8, r1
 800abe0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800abe4:	2700      	movs	r7, #0
 800abe6:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800abea:	f1b9 0901 	subs.w	r9, r9, #1
 800abee:	d505      	bpl.n	800abfc <_fwalk_reent+0x24>
 800abf0:	6824      	ldr	r4, [r4, #0]
 800abf2:	2c00      	cmp	r4, #0
 800abf4:	d1f7      	bne.n	800abe6 <_fwalk_reent+0xe>
 800abf6:	4638      	mov	r0, r7
 800abf8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800abfc:	89ab      	ldrh	r3, [r5, #12]
 800abfe:	2b01      	cmp	r3, #1
 800ac00:	d907      	bls.n	800ac12 <_fwalk_reent+0x3a>
 800ac02:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800ac06:	3301      	adds	r3, #1
 800ac08:	d003      	beq.n	800ac12 <_fwalk_reent+0x3a>
 800ac0a:	4629      	mov	r1, r5
 800ac0c:	4630      	mov	r0, r6
 800ac0e:	47c0      	blx	r8
 800ac10:	4307      	orrs	r7, r0
 800ac12:	3568      	adds	r5, #104	; 0x68
 800ac14:	e7e9      	b.n	800abea <_fwalk_reent+0x12>

0800ac16 <__retarget_lock_init_recursive>:
 800ac16:	4770      	bx	lr

0800ac18 <__retarget_lock_acquire_recursive>:
 800ac18:	4770      	bx	lr

0800ac1a <__retarget_lock_release_recursive>:
 800ac1a:	4770      	bx	lr

0800ac1c <__swhatbuf_r>:
 800ac1c:	b570      	push	{r4, r5, r6, lr}
 800ac1e:	460e      	mov	r6, r1
 800ac20:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ac24:	2900      	cmp	r1, #0
 800ac26:	b096      	sub	sp, #88	; 0x58
 800ac28:	4614      	mov	r4, r2
 800ac2a:	461d      	mov	r5, r3
 800ac2c:	da07      	bge.n	800ac3e <__swhatbuf_r+0x22>
 800ac2e:	2300      	movs	r3, #0
 800ac30:	602b      	str	r3, [r5, #0]
 800ac32:	89b3      	ldrh	r3, [r6, #12]
 800ac34:	061a      	lsls	r2, r3, #24
 800ac36:	d410      	bmi.n	800ac5a <__swhatbuf_r+0x3e>
 800ac38:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ac3c:	e00e      	b.n	800ac5c <__swhatbuf_r+0x40>
 800ac3e:	466a      	mov	r2, sp
 800ac40:	f000 f902 	bl	800ae48 <_fstat_r>
 800ac44:	2800      	cmp	r0, #0
 800ac46:	dbf2      	blt.n	800ac2e <__swhatbuf_r+0x12>
 800ac48:	9a01      	ldr	r2, [sp, #4]
 800ac4a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800ac4e:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800ac52:	425a      	negs	r2, r3
 800ac54:	415a      	adcs	r2, r3
 800ac56:	602a      	str	r2, [r5, #0]
 800ac58:	e7ee      	b.n	800ac38 <__swhatbuf_r+0x1c>
 800ac5a:	2340      	movs	r3, #64	; 0x40
 800ac5c:	2000      	movs	r0, #0
 800ac5e:	6023      	str	r3, [r4, #0]
 800ac60:	b016      	add	sp, #88	; 0x58
 800ac62:	bd70      	pop	{r4, r5, r6, pc}

0800ac64 <__smakebuf_r>:
 800ac64:	898b      	ldrh	r3, [r1, #12]
 800ac66:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800ac68:	079d      	lsls	r5, r3, #30
 800ac6a:	4606      	mov	r6, r0
 800ac6c:	460c      	mov	r4, r1
 800ac6e:	d507      	bpl.n	800ac80 <__smakebuf_r+0x1c>
 800ac70:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800ac74:	6023      	str	r3, [r4, #0]
 800ac76:	6123      	str	r3, [r4, #16]
 800ac78:	2301      	movs	r3, #1
 800ac7a:	6163      	str	r3, [r4, #20]
 800ac7c:	b002      	add	sp, #8
 800ac7e:	bd70      	pop	{r4, r5, r6, pc}
 800ac80:	ab01      	add	r3, sp, #4
 800ac82:	466a      	mov	r2, sp
 800ac84:	f7ff ffca 	bl	800ac1c <__swhatbuf_r>
 800ac88:	9900      	ldr	r1, [sp, #0]
 800ac8a:	4605      	mov	r5, r0
 800ac8c:	4630      	mov	r0, r6
 800ac8e:	f7ff f987 	bl	8009fa0 <_malloc_r>
 800ac92:	b948      	cbnz	r0, 800aca8 <__smakebuf_r+0x44>
 800ac94:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ac98:	059a      	lsls	r2, r3, #22
 800ac9a:	d4ef      	bmi.n	800ac7c <__smakebuf_r+0x18>
 800ac9c:	f023 0303 	bic.w	r3, r3, #3
 800aca0:	f043 0302 	orr.w	r3, r3, #2
 800aca4:	81a3      	strh	r3, [r4, #12]
 800aca6:	e7e3      	b.n	800ac70 <__smakebuf_r+0xc>
 800aca8:	4b0d      	ldr	r3, [pc, #52]	; (800ace0 <__smakebuf_r+0x7c>)
 800acaa:	62b3      	str	r3, [r6, #40]	; 0x28
 800acac:	89a3      	ldrh	r3, [r4, #12]
 800acae:	6020      	str	r0, [r4, #0]
 800acb0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800acb4:	81a3      	strh	r3, [r4, #12]
 800acb6:	9b00      	ldr	r3, [sp, #0]
 800acb8:	6163      	str	r3, [r4, #20]
 800acba:	9b01      	ldr	r3, [sp, #4]
 800acbc:	6120      	str	r0, [r4, #16]
 800acbe:	b15b      	cbz	r3, 800acd8 <__smakebuf_r+0x74>
 800acc0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800acc4:	4630      	mov	r0, r6
 800acc6:	f000 f8d1 	bl	800ae6c <_isatty_r>
 800acca:	b128      	cbz	r0, 800acd8 <__smakebuf_r+0x74>
 800accc:	89a3      	ldrh	r3, [r4, #12]
 800acce:	f023 0303 	bic.w	r3, r3, #3
 800acd2:	f043 0301 	orr.w	r3, r3, #1
 800acd6:	81a3      	strh	r3, [r4, #12]
 800acd8:	89a0      	ldrh	r0, [r4, #12]
 800acda:	4305      	orrs	r5, r0
 800acdc:	81a5      	strh	r5, [r4, #12]
 800acde:	e7cd      	b.n	800ac7c <__smakebuf_r+0x18>
 800ace0:	0800aa75 	.word	0x0800aa75

0800ace4 <_malloc_usable_size_r>:
 800ace4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ace8:	1f18      	subs	r0, r3, #4
 800acea:	2b00      	cmp	r3, #0
 800acec:	bfbc      	itt	lt
 800acee:	580b      	ldrlt	r3, [r1, r0]
 800acf0:	18c0      	addlt	r0, r0, r3
 800acf2:	4770      	bx	lr

0800acf4 <_raise_r>:
 800acf4:	291f      	cmp	r1, #31
 800acf6:	b538      	push	{r3, r4, r5, lr}
 800acf8:	4604      	mov	r4, r0
 800acfa:	460d      	mov	r5, r1
 800acfc:	d904      	bls.n	800ad08 <_raise_r+0x14>
 800acfe:	2316      	movs	r3, #22
 800ad00:	6003      	str	r3, [r0, #0]
 800ad02:	f04f 30ff 	mov.w	r0, #4294967295
 800ad06:	bd38      	pop	{r3, r4, r5, pc}
 800ad08:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800ad0a:	b112      	cbz	r2, 800ad12 <_raise_r+0x1e>
 800ad0c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800ad10:	b94b      	cbnz	r3, 800ad26 <_raise_r+0x32>
 800ad12:	4620      	mov	r0, r4
 800ad14:	f000 f830 	bl	800ad78 <_getpid_r>
 800ad18:	462a      	mov	r2, r5
 800ad1a:	4601      	mov	r1, r0
 800ad1c:	4620      	mov	r0, r4
 800ad1e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ad22:	f000 b817 	b.w	800ad54 <_kill_r>
 800ad26:	2b01      	cmp	r3, #1
 800ad28:	d00a      	beq.n	800ad40 <_raise_r+0x4c>
 800ad2a:	1c59      	adds	r1, r3, #1
 800ad2c:	d103      	bne.n	800ad36 <_raise_r+0x42>
 800ad2e:	2316      	movs	r3, #22
 800ad30:	6003      	str	r3, [r0, #0]
 800ad32:	2001      	movs	r0, #1
 800ad34:	e7e7      	b.n	800ad06 <_raise_r+0x12>
 800ad36:	2400      	movs	r4, #0
 800ad38:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800ad3c:	4628      	mov	r0, r5
 800ad3e:	4798      	blx	r3
 800ad40:	2000      	movs	r0, #0
 800ad42:	e7e0      	b.n	800ad06 <_raise_r+0x12>

0800ad44 <raise>:
 800ad44:	4b02      	ldr	r3, [pc, #8]	; (800ad50 <raise+0xc>)
 800ad46:	4601      	mov	r1, r0
 800ad48:	6818      	ldr	r0, [r3, #0]
 800ad4a:	f7ff bfd3 	b.w	800acf4 <_raise_r>
 800ad4e:	bf00      	nop
 800ad50:	2000000c 	.word	0x2000000c

0800ad54 <_kill_r>:
 800ad54:	b538      	push	{r3, r4, r5, lr}
 800ad56:	4d07      	ldr	r5, [pc, #28]	; (800ad74 <_kill_r+0x20>)
 800ad58:	2300      	movs	r3, #0
 800ad5a:	4604      	mov	r4, r0
 800ad5c:	4608      	mov	r0, r1
 800ad5e:	4611      	mov	r1, r2
 800ad60:	602b      	str	r3, [r5, #0]
 800ad62:	f7f7 ff19 	bl	8002b98 <_kill>
 800ad66:	1c43      	adds	r3, r0, #1
 800ad68:	d102      	bne.n	800ad70 <_kill_r+0x1c>
 800ad6a:	682b      	ldr	r3, [r5, #0]
 800ad6c:	b103      	cbz	r3, 800ad70 <_kill_r+0x1c>
 800ad6e:	6023      	str	r3, [r4, #0]
 800ad70:	bd38      	pop	{r3, r4, r5, pc}
 800ad72:	bf00      	nop
 800ad74:	20000514 	.word	0x20000514

0800ad78 <_getpid_r>:
 800ad78:	f7f7 bf06 	b.w	8002b88 <_getpid>

0800ad7c <__sread>:
 800ad7c:	b510      	push	{r4, lr}
 800ad7e:	460c      	mov	r4, r1
 800ad80:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ad84:	f000 f894 	bl	800aeb0 <_read_r>
 800ad88:	2800      	cmp	r0, #0
 800ad8a:	bfab      	itete	ge
 800ad8c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800ad8e:	89a3      	ldrhlt	r3, [r4, #12]
 800ad90:	181b      	addge	r3, r3, r0
 800ad92:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800ad96:	bfac      	ite	ge
 800ad98:	6563      	strge	r3, [r4, #84]	; 0x54
 800ad9a:	81a3      	strhlt	r3, [r4, #12]
 800ad9c:	bd10      	pop	{r4, pc}

0800ad9e <__swrite>:
 800ad9e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ada2:	461f      	mov	r7, r3
 800ada4:	898b      	ldrh	r3, [r1, #12]
 800ada6:	05db      	lsls	r3, r3, #23
 800ada8:	4605      	mov	r5, r0
 800adaa:	460c      	mov	r4, r1
 800adac:	4616      	mov	r6, r2
 800adae:	d505      	bpl.n	800adbc <__swrite+0x1e>
 800adb0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800adb4:	2302      	movs	r3, #2
 800adb6:	2200      	movs	r2, #0
 800adb8:	f000 f868 	bl	800ae8c <_lseek_r>
 800adbc:	89a3      	ldrh	r3, [r4, #12]
 800adbe:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800adc2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800adc6:	81a3      	strh	r3, [r4, #12]
 800adc8:	4632      	mov	r2, r6
 800adca:	463b      	mov	r3, r7
 800adcc:	4628      	mov	r0, r5
 800adce:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800add2:	f000 b817 	b.w	800ae04 <_write_r>

0800add6 <__sseek>:
 800add6:	b510      	push	{r4, lr}
 800add8:	460c      	mov	r4, r1
 800adda:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800adde:	f000 f855 	bl	800ae8c <_lseek_r>
 800ade2:	1c43      	adds	r3, r0, #1
 800ade4:	89a3      	ldrh	r3, [r4, #12]
 800ade6:	bf15      	itete	ne
 800ade8:	6560      	strne	r0, [r4, #84]	; 0x54
 800adea:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800adee:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800adf2:	81a3      	strheq	r3, [r4, #12]
 800adf4:	bf18      	it	ne
 800adf6:	81a3      	strhne	r3, [r4, #12]
 800adf8:	bd10      	pop	{r4, pc}

0800adfa <__sclose>:
 800adfa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800adfe:	f000 b813 	b.w	800ae28 <_close_r>
	...

0800ae04 <_write_r>:
 800ae04:	b538      	push	{r3, r4, r5, lr}
 800ae06:	4d07      	ldr	r5, [pc, #28]	; (800ae24 <_write_r+0x20>)
 800ae08:	4604      	mov	r4, r0
 800ae0a:	4608      	mov	r0, r1
 800ae0c:	4611      	mov	r1, r2
 800ae0e:	2200      	movs	r2, #0
 800ae10:	602a      	str	r2, [r5, #0]
 800ae12:	461a      	mov	r2, r3
 800ae14:	f7f7 fef7 	bl	8002c06 <_write>
 800ae18:	1c43      	adds	r3, r0, #1
 800ae1a:	d102      	bne.n	800ae22 <_write_r+0x1e>
 800ae1c:	682b      	ldr	r3, [r5, #0]
 800ae1e:	b103      	cbz	r3, 800ae22 <_write_r+0x1e>
 800ae20:	6023      	str	r3, [r4, #0]
 800ae22:	bd38      	pop	{r3, r4, r5, pc}
 800ae24:	20000514 	.word	0x20000514

0800ae28 <_close_r>:
 800ae28:	b538      	push	{r3, r4, r5, lr}
 800ae2a:	4d06      	ldr	r5, [pc, #24]	; (800ae44 <_close_r+0x1c>)
 800ae2c:	2300      	movs	r3, #0
 800ae2e:	4604      	mov	r4, r0
 800ae30:	4608      	mov	r0, r1
 800ae32:	602b      	str	r3, [r5, #0]
 800ae34:	f7f7 ff03 	bl	8002c3e <_close>
 800ae38:	1c43      	adds	r3, r0, #1
 800ae3a:	d102      	bne.n	800ae42 <_close_r+0x1a>
 800ae3c:	682b      	ldr	r3, [r5, #0]
 800ae3e:	b103      	cbz	r3, 800ae42 <_close_r+0x1a>
 800ae40:	6023      	str	r3, [r4, #0]
 800ae42:	bd38      	pop	{r3, r4, r5, pc}
 800ae44:	20000514 	.word	0x20000514

0800ae48 <_fstat_r>:
 800ae48:	b538      	push	{r3, r4, r5, lr}
 800ae4a:	4d07      	ldr	r5, [pc, #28]	; (800ae68 <_fstat_r+0x20>)
 800ae4c:	2300      	movs	r3, #0
 800ae4e:	4604      	mov	r4, r0
 800ae50:	4608      	mov	r0, r1
 800ae52:	4611      	mov	r1, r2
 800ae54:	602b      	str	r3, [r5, #0]
 800ae56:	f7f7 fefe 	bl	8002c56 <_fstat>
 800ae5a:	1c43      	adds	r3, r0, #1
 800ae5c:	d102      	bne.n	800ae64 <_fstat_r+0x1c>
 800ae5e:	682b      	ldr	r3, [r5, #0]
 800ae60:	b103      	cbz	r3, 800ae64 <_fstat_r+0x1c>
 800ae62:	6023      	str	r3, [r4, #0]
 800ae64:	bd38      	pop	{r3, r4, r5, pc}
 800ae66:	bf00      	nop
 800ae68:	20000514 	.word	0x20000514

0800ae6c <_isatty_r>:
 800ae6c:	b538      	push	{r3, r4, r5, lr}
 800ae6e:	4d06      	ldr	r5, [pc, #24]	; (800ae88 <_isatty_r+0x1c>)
 800ae70:	2300      	movs	r3, #0
 800ae72:	4604      	mov	r4, r0
 800ae74:	4608      	mov	r0, r1
 800ae76:	602b      	str	r3, [r5, #0]
 800ae78:	f7f7 fefd 	bl	8002c76 <_isatty>
 800ae7c:	1c43      	adds	r3, r0, #1
 800ae7e:	d102      	bne.n	800ae86 <_isatty_r+0x1a>
 800ae80:	682b      	ldr	r3, [r5, #0]
 800ae82:	b103      	cbz	r3, 800ae86 <_isatty_r+0x1a>
 800ae84:	6023      	str	r3, [r4, #0]
 800ae86:	bd38      	pop	{r3, r4, r5, pc}
 800ae88:	20000514 	.word	0x20000514

0800ae8c <_lseek_r>:
 800ae8c:	b538      	push	{r3, r4, r5, lr}
 800ae8e:	4d07      	ldr	r5, [pc, #28]	; (800aeac <_lseek_r+0x20>)
 800ae90:	4604      	mov	r4, r0
 800ae92:	4608      	mov	r0, r1
 800ae94:	4611      	mov	r1, r2
 800ae96:	2200      	movs	r2, #0
 800ae98:	602a      	str	r2, [r5, #0]
 800ae9a:	461a      	mov	r2, r3
 800ae9c:	f7f7 fef6 	bl	8002c8c <_lseek>
 800aea0:	1c43      	adds	r3, r0, #1
 800aea2:	d102      	bne.n	800aeaa <_lseek_r+0x1e>
 800aea4:	682b      	ldr	r3, [r5, #0]
 800aea6:	b103      	cbz	r3, 800aeaa <_lseek_r+0x1e>
 800aea8:	6023      	str	r3, [r4, #0]
 800aeaa:	bd38      	pop	{r3, r4, r5, pc}
 800aeac:	20000514 	.word	0x20000514

0800aeb0 <_read_r>:
 800aeb0:	b538      	push	{r3, r4, r5, lr}
 800aeb2:	4d07      	ldr	r5, [pc, #28]	; (800aed0 <_read_r+0x20>)
 800aeb4:	4604      	mov	r4, r0
 800aeb6:	4608      	mov	r0, r1
 800aeb8:	4611      	mov	r1, r2
 800aeba:	2200      	movs	r2, #0
 800aebc:	602a      	str	r2, [r5, #0]
 800aebe:	461a      	mov	r2, r3
 800aec0:	f7f7 fe84 	bl	8002bcc <_read>
 800aec4:	1c43      	adds	r3, r0, #1
 800aec6:	d102      	bne.n	800aece <_read_r+0x1e>
 800aec8:	682b      	ldr	r3, [r5, #0]
 800aeca:	b103      	cbz	r3, 800aece <_read_r+0x1e>
 800aecc:	6023      	str	r3, [r4, #0]
 800aece:	bd38      	pop	{r3, r4, r5, pc}
 800aed0:	20000514 	.word	0x20000514

0800aed4 <atan2>:
 800aed4:	f000 b800 	b.w	800aed8 <__ieee754_atan2>

0800aed8 <__ieee754_atan2>:
 800aed8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800aedc:	ec57 6b11 	vmov	r6, r7, d1
 800aee0:	4273      	negs	r3, r6
 800aee2:	f8df e184 	ldr.w	lr, [pc, #388]	; 800b068 <__ieee754_atan2+0x190>
 800aee6:	f027 4200 	bic.w	r2, r7, #2147483648	; 0x80000000
 800aeea:	4333      	orrs	r3, r6
 800aeec:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 800aef0:	4573      	cmp	r3, lr
 800aef2:	ec51 0b10 	vmov	r0, r1, d0
 800aef6:	ee11 8a10 	vmov	r8, s2
 800aefa:	d80a      	bhi.n	800af12 <__ieee754_atan2+0x3a>
 800aefc:	4244      	negs	r4, r0
 800aefe:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800af02:	4304      	orrs	r4, r0
 800af04:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 800af08:	4574      	cmp	r4, lr
 800af0a:	ee10 9a10 	vmov	r9, s0
 800af0e:	468c      	mov	ip, r1
 800af10:	d907      	bls.n	800af22 <__ieee754_atan2+0x4a>
 800af12:	4632      	mov	r2, r6
 800af14:	463b      	mov	r3, r7
 800af16:	f7f5 f9c1 	bl	800029c <__adddf3>
 800af1a:	ec41 0b10 	vmov	d0, r0, r1
 800af1e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800af22:	f107 4440 	add.w	r4, r7, #3221225472	; 0xc0000000
 800af26:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800af2a:	4334      	orrs	r4, r6
 800af2c:	d103      	bne.n	800af36 <__ieee754_atan2+0x5e>
 800af2e:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800af32:	f000 b89d 	b.w	800b070 <atan>
 800af36:	17bc      	asrs	r4, r7, #30
 800af38:	f004 0402 	and.w	r4, r4, #2
 800af3c:	ea53 0909 	orrs.w	r9, r3, r9
 800af40:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 800af44:	d107      	bne.n	800af56 <__ieee754_atan2+0x7e>
 800af46:	2c02      	cmp	r4, #2
 800af48:	d060      	beq.n	800b00c <__ieee754_atan2+0x134>
 800af4a:	2c03      	cmp	r4, #3
 800af4c:	d1e5      	bne.n	800af1a <__ieee754_atan2+0x42>
 800af4e:	a142      	add	r1, pc, #264	; (adr r1, 800b058 <__ieee754_atan2+0x180>)
 800af50:	e9d1 0100 	ldrd	r0, r1, [r1]
 800af54:	e7e1      	b.n	800af1a <__ieee754_atan2+0x42>
 800af56:	ea52 0808 	orrs.w	r8, r2, r8
 800af5a:	d106      	bne.n	800af6a <__ieee754_atan2+0x92>
 800af5c:	f1bc 0f00 	cmp.w	ip, #0
 800af60:	da5f      	bge.n	800b022 <__ieee754_atan2+0x14a>
 800af62:	a13f      	add	r1, pc, #252	; (adr r1, 800b060 <__ieee754_atan2+0x188>)
 800af64:	e9d1 0100 	ldrd	r0, r1, [r1]
 800af68:	e7d7      	b.n	800af1a <__ieee754_atan2+0x42>
 800af6a:	4572      	cmp	r2, lr
 800af6c:	d10f      	bne.n	800af8e <__ieee754_atan2+0xb6>
 800af6e:	4293      	cmp	r3, r2
 800af70:	f104 34ff 	add.w	r4, r4, #4294967295
 800af74:	d107      	bne.n	800af86 <__ieee754_atan2+0xae>
 800af76:	2c02      	cmp	r4, #2
 800af78:	d84c      	bhi.n	800b014 <__ieee754_atan2+0x13c>
 800af7a:	4b35      	ldr	r3, [pc, #212]	; (800b050 <__ieee754_atan2+0x178>)
 800af7c:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 800af80:	e9d4 0100 	ldrd	r0, r1, [r4]
 800af84:	e7c9      	b.n	800af1a <__ieee754_atan2+0x42>
 800af86:	2c02      	cmp	r4, #2
 800af88:	d848      	bhi.n	800b01c <__ieee754_atan2+0x144>
 800af8a:	4b32      	ldr	r3, [pc, #200]	; (800b054 <__ieee754_atan2+0x17c>)
 800af8c:	e7f6      	b.n	800af7c <__ieee754_atan2+0xa4>
 800af8e:	4573      	cmp	r3, lr
 800af90:	d0e4      	beq.n	800af5c <__ieee754_atan2+0x84>
 800af92:	1a9b      	subs	r3, r3, r2
 800af94:	f1b3 7f74 	cmp.w	r3, #63963136	; 0x3d00000
 800af98:	ea4f 5223 	mov.w	r2, r3, asr #20
 800af9c:	da1e      	bge.n	800afdc <__ieee754_atan2+0x104>
 800af9e:	2f00      	cmp	r7, #0
 800afa0:	da01      	bge.n	800afa6 <__ieee754_atan2+0xce>
 800afa2:	323c      	adds	r2, #60	; 0x3c
 800afa4:	db1e      	blt.n	800afe4 <__ieee754_atan2+0x10c>
 800afa6:	4632      	mov	r2, r6
 800afa8:	463b      	mov	r3, r7
 800afaa:	f7f5 fc57 	bl	800085c <__aeabi_ddiv>
 800afae:	ec41 0b10 	vmov	d0, r0, r1
 800afb2:	f000 f9fd 	bl	800b3b0 <fabs>
 800afb6:	f000 f85b 	bl	800b070 <atan>
 800afba:	ec51 0b10 	vmov	r0, r1, d0
 800afbe:	2c01      	cmp	r4, #1
 800afc0:	d013      	beq.n	800afea <__ieee754_atan2+0x112>
 800afc2:	2c02      	cmp	r4, #2
 800afc4:	d015      	beq.n	800aff2 <__ieee754_atan2+0x11a>
 800afc6:	2c00      	cmp	r4, #0
 800afc8:	d0a7      	beq.n	800af1a <__ieee754_atan2+0x42>
 800afca:	a319      	add	r3, pc, #100	; (adr r3, 800b030 <__ieee754_atan2+0x158>)
 800afcc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800afd0:	f7f5 f962 	bl	8000298 <__aeabi_dsub>
 800afd4:	a318      	add	r3, pc, #96	; (adr r3, 800b038 <__ieee754_atan2+0x160>)
 800afd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800afda:	e014      	b.n	800b006 <__ieee754_atan2+0x12e>
 800afdc:	a118      	add	r1, pc, #96	; (adr r1, 800b040 <__ieee754_atan2+0x168>)
 800afde:	e9d1 0100 	ldrd	r0, r1, [r1]
 800afe2:	e7ec      	b.n	800afbe <__ieee754_atan2+0xe6>
 800afe4:	2000      	movs	r0, #0
 800afe6:	2100      	movs	r1, #0
 800afe8:	e7e9      	b.n	800afbe <__ieee754_atan2+0xe6>
 800afea:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800afee:	4619      	mov	r1, r3
 800aff0:	e793      	b.n	800af1a <__ieee754_atan2+0x42>
 800aff2:	a30f      	add	r3, pc, #60	; (adr r3, 800b030 <__ieee754_atan2+0x158>)
 800aff4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aff8:	f7f5 f94e 	bl	8000298 <__aeabi_dsub>
 800affc:	4602      	mov	r2, r0
 800affe:	460b      	mov	r3, r1
 800b000:	a10d      	add	r1, pc, #52	; (adr r1, 800b038 <__ieee754_atan2+0x160>)
 800b002:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b006:	f7f5 f947 	bl	8000298 <__aeabi_dsub>
 800b00a:	e786      	b.n	800af1a <__ieee754_atan2+0x42>
 800b00c:	a10a      	add	r1, pc, #40	; (adr r1, 800b038 <__ieee754_atan2+0x160>)
 800b00e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b012:	e782      	b.n	800af1a <__ieee754_atan2+0x42>
 800b014:	a10c      	add	r1, pc, #48	; (adr r1, 800b048 <__ieee754_atan2+0x170>)
 800b016:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b01a:	e77e      	b.n	800af1a <__ieee754_atan2+0x42>
 800b01c:	2000      	movs	r0, #0
 800b01e:	2100      	movs	r1, #0
 800b020:	e77b      	b.n	800af1a <__ieee754_atan2+0x42>
 800b022:	a107      	add	r1, pc, #28	; (adr r1, 800b040 <__ieee754_atan2+0x168>)
 800b024:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b028:	e777      	b.n	800af1a <__ieee754_atan2+0x42>
 800b02a:	bf00      	nop
 800b02c:	f3af 8000 	nop.w
 800b030:	33145c07 	.word	0x33145c07
 800b034:	3ca1a626 	.word	0x3ca1a626
 800b038:	54442d18 	.word	0x54442d18
 800b03c:	400921fb 	.word	0x400921fb
 800b040:	54442d18 	.word	0x54442d18
 800b044:	3ff921fb 	.word	0x3ff921fb
 800b048:	54442d18 	.word	0x54442d18
 800b04c:	3fe921fb 	.word	0x3fe921fb
 800b050:	0800b820 	.word	0x0800b820
 800b054:	0800b838 	.word	0x0800b838
 800b058:	54442d18 	.word	0x54442d18
 800b05c:	c00921fb 	.word	0xc00921fb
 800b060:	54442d18 	.word	0x54442d18
 800b064:	bff921fb 	.word	0xbff921fb
 800b068:	7ff00000 	.word	0x7ff00000
 800b06c:	00000000 	.word	0x00000000

0800b070 <atan>:
 800b070:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b074:	ec55 4b10 	vmov	r4, r5, d0
 800b078:	4bc3      	ldr	r3, [pc, #780]	; (800b388 <atan+0x318>)
 800b07a:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800b07e:	429e      	cmp	r6, r3
 800b080:	46ab      	mov	fp, r5
 800b082:	dd18      	ble.n	800b0b6 <atan+0x46>
 800b084:	4bc1      	ldr	r3, [pc, #772]	; (800b38c <atan+0x31c>)
 800b086:	429e      	cmp	r6, r3
 800b088:	dc01      	bgt.n	800b08e <atan+0x1e>
 800b08a:	d109      	bne.n	800b0a0 <atan+0x30>
 800b08c:	b144      	cbz	r4, 800b0a0 <atan+0x30>
 800b08e:	4622      	mov	r2, r4
 800b090:	462b      	mov	r3, r5
 800b092:	4620      	mov	r0, r4
 800b094:	4629      	mov	r1, r5
 800b096:	f7f5 f901 	bl	800029c <__adddf3>
 800b09a:	4604      	mov	r4, r0
 800b09c:	460d      	mov	r5, r1
 800b09e:	e006      	b.n	800b0ae <atan+0x3e>
 800b0a0:	f1bb 0f00 	cmp.w	fp, #0
 800b0a4:	f300 8131 	bgt.w	800b30a <atan+0x29a>
 800b0a8:	a59b      	add	r5, pc, #620	; (adr r5, 800b318 <atan+0x2a8>)
 800b0aa:	e9d5 4500 	ldrd	r4, r5, [r5]
 800b0ae:	ec45 4b10 	vmov	d0, r4, r5
 800b0b2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b0b6:	4bb6      	ldr	r3, [pc, #728]	; (800b390 <atan+0x320>)
 800b0b8:	429e      	cmp	r6, r3
 800b0ba:	dc14      	bgt.n	800b0e6 <atan+0x76>
 800b0bc:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 800b0c0:	429e      	cmp	r6, r3
 800b0c2:	dc0d      	bgt.n	800b0e0 <atan+0x70>
 800b0c4:	a396      	add	r3, pc, #600	; (adr r3, 800b320 <atan+0x2b0>)
 800b0c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b0ca:	ee10 0a10 	vmov	r0, s0
 800b0ce:	4629      	mov	r1, r5
 800b0d0:	f7f5 f8e4 	bl	800029c <__adddf3>
 800b0d4:	4baf      	ldr	r3, [pc, #700]	; (800b394 <atan+0x324>)
 800b0d6:	2200      	movs	r2, #0
 800b0d8:	f7f5 fd26 	bl	8000b28 <__aeabi_dcmpgt>
 800b0dc:	2800      	cmp	r0, #0
 800b0de:	d1e6      	bne.n	800b0ae <atan+0x3e>
 800b0e0:	f04f 3aff 	mov.w	sl, #4294967295
 800b0e4:	e02b      	b.n	800b13e <atan+0xce>
 800b0e6:	f000 f963 	bl	800b3b0 <fabs>
 800b0ea:	4bab      	ldr	r3, [pc, #684]	; (800b398 <atan+0x328>)
 800b0ec:	429e      	cmp	r6, r3
 800b0ee:	ec55 4b10 	vmov	r4, r5, d0
 800b0f2:	f300 80bf 	bgt.w	800b274 <atan+0x204>
 800b0f6:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 800b0fa:	429e      	cmp	r6, r3
 800b0fc:	f300 80a0 	bgt.w	800b240 <atan+0x1d0>
 800b100:	ee10 2a10 	vmov	r2, s0
 800b104:	ee10 0a10 	vmov	r0, s0
 800b108:	462b      	mov	r3, r5
 800b10a:	4629      	mov	r1, r5
 800b10c:	f7f5 f8c6 	bl	800029c <__adddf3>
 800b110:	4ba0      	ldr	r3, [pc, #640]	; (800b394 <atan+0x324>)
 800b112:	2200      	movs	r2, #0
 800b114:	f7f5 f8c0 	bl	8000298 <__aeabi_dsub>
 800b118:	2200      	movs	r2, #0
 800b11a:	4606      	mov	r6, r0
 800b11c:	460f      	mov	r7, r1
 800b11e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800b122:	4620      	mov	r0, r4
 800b124:	4629      	mov	r1, r5
 800b126:	f7f5 f8b9 	bl	800029c <__adddf3>
 800b12a:	4602      	mov	r2, r0
 800b12c:	460b      	mov	r3, r1
 800b12e:	4630      	mov	r0, r6
 800b130:	4639      	mov	r1, r7
 800b132:	f7f5 fb93 	bl	800085c <__aeabi_ddiv>
 800b136:	f04f 0a00 	mov.w	sl, #0
 800b13a:	4604      	mov	r4, r0
 800b13c:	460d      	mov	r5, r1
 800b13e:	4622      	mov	r2, r4
 800b140:	462b      	mov	r3, r5
 800b142:	4620      	mov	r0, r4
 800b144:	4629      	mov	r1, r5
 800b146:	f7f5 fa5f 	bl	8000608 <__aeabi_dmul>
 800b14a:	4602      	mov	r2, r0
 800b14c:	460b      	mov	r3, r1
 800b14e:	4680      	mov	r8, r0
 800b150:	4689      	mov	r9, r1
 800b152:	f7f5 fa59 	bl	8000608 <__aeabi_dmul>
 800b156:	a374      	add	r3, pc, #464	; (adr r3, 800b328 <atan+0x2b8>)
 800b158:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b15c:	4606      	mov	r6, r0
 800b15e:	460f      	mov	r7, r1
 800b160:	f7f5 fa52 	bl	8000608 <__aeabi_dmul>
 800b164:	a372      	add	r3, pc, #456	; (adr r3, 800b330 <atan+0x2c0>)
 800b166:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b16a:	f7f5 f897 	bl	800029c <__adddf3>
 800b16e:	4632      	mov	r2, r6
 800b170:	463b      	mov	r3, r7
 800b172:	f7f5 fa49 	bl	8000608 <__aeabi_dmul>
 800b176:	a370      	add	r3, pc, #448	; (adr r3, 800b338 <atan+0x2c8>)
 800b178:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b17c:	f7f5 f88e 	bl	800029c <__adddf3>
 800b180:	4632      	mov	r2, r6
 800b182:	463b      	mov	r3, r7
 800b184:	f7f5 fa40 	bl	8000608 <__aeabi_dmul>
 800b188:	a36d      	add	r3, pc, #436	; (adr r3, 800b340 <atan+0x2d0>)
 800b18a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b18e:	f7f5 f885 	bl	800029c <__adddf3>
 800b192:	4632      	mov	r2, r6
 800b194:	463b      	mov	r3, r7
 800b196:	f7f5 fa37 	bl	8000608 <__aeabi_dmul>
 800b19a:	a36b      	add	r3, pc, #428	; (adr r3, 800b348 <atan+0x2d8>)
 800b19c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b1a0:	f7f5 f87c 	bl	800029c <__adddf3>
 800b1a4:	4632      	mov	r2, r6
 800b1a6:	463b      	mov	r3, r7
 800b1a8:	f7f5 fa2e 	bl	8000608 <__aeabi_dmul>
 800b1ac:	a368      	add	r3, pc, #416	; (adr r3, 800b350 <atan+0x2e0>)
 800b1ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b1b2:	f7f5 f873 	bl	800029c <__adddf3>
 800b1b6:	4642      	mov	r2, r8
 800b1b8:	464b      	mov	r3, r9
 800b1ba:	f7f5 fa25 	bl	8000608 <__aeabi_dmul>
 800b1be:	a366      	add	r3, pc, #408	; (adr r3, 800b358 <atan+0x2e8>)
 800b1c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b1c4:	4680      	mov	r8, r0
 800b1c6:	4689      	mov	r9, r1
 800b1c8:	4630      	mov	r0, r6
 800b1ca:	4639      	mov	r1, r7
 800b1cc:	f7f5 fa1c 	bl	8000608 <__aeabi_dmul>
 800b1d0:	a363      	add	r3, pc, #396	; (adr r3, 800b360 <atan+0x2f0>)
 800b1d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b1d6:	f7f5 f85f 	bl	8000298 <__aeabi_dsub>
 800b1da:	4632      	mov	r2, r6
 800b1dc:	463b      	mov	r3, r7
 800b1de:	f7f5 fa13 	bl	8000608 <__aeabi_dmul>
 800b1e2:	a361      	add	r3, pc, #388	; (adr r3, 800b368 <atan+0x2f8>)
 800b1e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b1e8:	f7f5 f856 	bl	8000298 <__aeabi_dsub>
 800b1ec:	4632      	mov	r2, r6
 800b1ee:	463b      	mov	r3, r7
 800b1f0:	f7f5 fa0a 	bl	8000608 <__aeabi_dmul>
 800b1f4:	a35e      	add	r3, pc, #376	; (adr r3, 800b370 <atan+0x300>)
 800b1f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b1fa:	f7f5 f84d 	bl	8000298 <__aeabi_dsub>
 800b1fe:	4632      	mov	r2, r6
 800b200:	463b      	mov	r3, r7
 800b202:	f7f5 fa01 	bl	8000608 <__aeabi_dmul>
 800b206:	a35c      	add	r3, pc, #368	; (adr r3, 800b378 <atan+0x308>)
 800b208:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b20c:	f7f5 f844 	bl	8000298 <__aeabi_dsub>
 800b210:	4632      	mov	r2, r6
 800b212:	463b      	mov	r3, r7
 800b214:	f7f5 f9f8 	bl	8000608 <__aeabi_dmul>
 800b218:	4602      	mov	r2, r0
 800b21a:	460b      	mov	r3, r1
 800b21c:	4640      	mov	r0, r8
 800b21e:	4649      	mov	r1, r9
 800b220:	f7f5 f83c 	bl	800029c <__adddf3>
 800b224:	4622      	mov	r2, r4
 800b226:	462b      	mov	r3, r5
 800b228:	f7f5 f9ee 	bl	8000608 <__aeabi_dmul>
 800b22c:	f1ba 3fff 	cmp.w	sl, #4294967295
 800b230:	4602      	mov	r2, r0
 800b232:	460b      	mov	r3, r1
 800b234:	d14b      	bne.n	800b2ce <atan+0x25e>
 800b236:	4620      	mov	r0, r4
 800b238:	4629      	mov	r1, r5
 800b23a:	f7f5 f82d 	bl	8000298 <__aeabi_dsub>
 800b23e:	e72c      	b.n	800b09a <atan+0x2a>
 800b240:	ee10 0a10 	vmov	r0, s0
 800b244:	4b53      	ldr	r3, [pc, #332]	; (800b394 <atan+0x324>)
 800b246:	2200      	movs	r2, #0
 800b248:	4629      	mov	r1, r5
 800b24a:	f7f5 f825 	bl	8000298 <__aeabi_dsub>
 800b24e:	4b51      	ldr	r3, [pc, #324]	; (800b394 <atan+0x324>)
 800b250:	4606      	mov	r6, r0
 800b252:	460f      	mov	r7, r1
 800b254:	2200      	movs	r2, #0
 800b256:	4620      	mov	r0, r4
 800b258:	4629      	mov	r1, r5
 800b25a:	f7f5 f81f 	bl	800029c <__adddf3>
 800b25e:	4602      	mov	r2, r0
 800b260:	460b      	mov	r3, r1
 800b262:	4630      	mov	r0, r6
 800b264:	4639      	mov	r1, r7
 800b266:	f7f5 faf9 	bl	800085c <__aeabi_ddiv>
 800b26a:	f04f 0a01 	mov.w	sl, #1
 800b26e:	4604      	mov	r4, r0
 800b270:	460d      	mov	r5, r1
 800b272:	e764      	b.n	800b13e <atan+0xce>
 800b274:	4b49      	ldr	r3, [pc, #292]	; (800b39c <atan+0x32c>)
 800b276:	429e      	cmp	r6, r3
 800b278:	da1d      	bge.n	800b2b6 <atan+0x246>
 800b27a:	ee10 0a10 	vmov	r0, s0
 800b27e:	4b48      	ldr	r3, [pc, #288]	; (800b3a0 <atan+0x330>)
 800b280:	2200      	movs	r2, #0
 800b282:	4629      	mov	r1, r5
 800b284:	f7f5 f808 	bl	8000298 <__aeabi_dsub>
 800b288:	4b45      	ldr	r3, [pc, #276]	; (800b3a0 <atan+0x330>)
 800b28a:	4606      	mov	r6, r0
 800b28c:	460f      	mov	r7, r1
 800b28e:	2200      	movs	r2, #0
 800b290:	4620      	mov	r0, r4
 800b292:	4629      	mov	r1, r5
 800b294:	f7f5 f9b8 	bl	8000608 <__aeabi_dmul>
 800b298:	4b3e      	ldr	r3, [pc, #248]	; (800b394 <atan+0x324>)
 800b29a:	2200      	movs	r2, #0
 800b29c:	f7f4 fffe 	bl	800029c <__adddf3>
 800b2a0:	4602      	mov	r2, r0
 800b2a2:	460b      	mov	r3, r1
 800b2a4:	4630      	mov	r0, r6
 800b2a6:	4639      	mov	r1, r7
 800b2a8:	f7f5 fad8 	bl	800085c <__aeabi_ddiv>
 800b2ac:	f04f 0a02 	mov.w	sl, #2
 800b2b0:	4604      	mov	r4, r0
 800b2b2:	460d      	mov	r5, r1
 800b2b4:	e743      	b.n	800b13e <atan+0xce>
 800b2b6:	462b      	mov	r3, r5
 800b2b8:	ee10 2a10 	vmov	r2, s0
 800b2bc:	4939      	ldr	r1, [pc, #228]	; (800b3a4 <atan+0x334>)
 800b2be:	2000      	movs	r0, #0
 800b2c0:	f7f5 facc 	bl	800085c <__aeabi_ddiv>
 800b2c4:	f04f 0a03 	mov.w	sl, #3
 800b2c8:	4604      	mov	r4, r0
 800b2ca:	460d      	mov	r5, r1
 800b2cc:	e737      	b.n	800b13e <atan+0xce>
 800b2ce:	4b36      	ldr	r3, [pc, #216]	; (800b3a8 <atan+0x338>)
 800b2d0:	4e36      	ldr	r6, [pc, #216]	; (800b3ac <atan+0x33c>)
 800b2d2:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 800b2d6:	eb03 0aca 	add.w	sl, r3, sl, lsl #3
 800b2da:	e9da 2300 	ldrd	r2, r3, [sl]
 800b2de:	f7f4 ffdb 	bl	8000298 <__aeabi_dsub>
 800b2e2:	4622      	mov	r2, r4
 800b2e4:	462b      	mov	r3, r5
 800b2e6:	f7f4 ffd7 	bl	8000298 <__aeabi_dsub>
 800b2ea:	4602      	mov	r2, r0
 800b2ec:	460b      	mov	r3, r1
 800b2ee:	e9d6 0100 	ldrd	r0, r1, [r6]
 800b2f2:	f7f4 ffd1 	bl	8000298 <__aeabi_dsub>
 800b2f6:	f1bb 0f00 	cmp.w	fp, #0
 800b2fa:	4604      	mov	r4, r0
 800b2fc:	460d      	mov	r5, r1
 800b2fe:	f6bf aed6 	bge.w	800b0ae <atan+0x3e>
 800b302:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800b306:	461d      	mov	r5, r3
 800b308:	e6d1      	b.n	800b0ae <atan+0x3e>
 800b30a:	a51d      	add	r5, pc, #116	; (adr r5, 800b380 <atan+0x310>)
 800b30c:	e9d5 4500 	ldrd	r4, r5, [r5]
 800b310:	e6cd      	b.n	800b0ae <atan+0x3e>
 800b312:	bf00      	nop
 800b314:	f3af 8000 	nop.w
 800b318:	54442d18 	.word	0x54442d18
 800b31c:	bff921fb 	.word	0xbff921fb
 800b320:	8800759c 	.word	0x8800759c
 800b324:	7e37e43c 	.word	0x7e37e43c
 800b328:	e322da11 	.word	0xe322da11
 800b32c:	3f90ad3a 	.word	0x3f90ad3a
 800b330:	24760deb 	.word	0x24760deb
 800b334:	3fa97b4b 	.word	0x3fa97b4b
 800b338:	a0d03d51 	.word	0xa0d03d51
 800b33c:	3fb10d66 	.word	0x3fb10d66
 800b340:	c54c206e 	.word	0xc54c206e
 800b344:	3fb745cd 	.word	0x3fb745cd
 800b348:	920083ff 	.word	0x920083ff
 800b34c:	3fc24924 	.word	0x3fc24924
 800b350:	5555550d 	.word	0x5555550d
 800b354:	3fd55555 	.word	0x3fd55555
 800b358:	2c6a6c2f 	.word	0x2c6a6c2f
 800b35c:	bfa2b444 	.word	0xbfa2b444
 800b360:	52defd9a 	.word	0x52defd9a
 800b364:	3fadde2d 	.word	0x3fadde2d
 800b368:	af749a6d 	.word	0xaf749a6d
 800b36c:	3fb3b0f2 	.word	0x3fb3b0f2
 800b370:	fe231671 	.word	0xfe231671
 800b374:	3fbc71c6 	.word	0x3fbc71c6
 800b378:	9998ebc4 	.word	0x9998ebc4
 800b37c:	3fc99999 	.word	0x3fc99999
 800b380:	54442d18 	.word	0x54442d18
 800b384:	3ff921fb 	.word	0x3ff921fb
 800b388:	440fffff 	.word	0x440fffff
 800b38c:	7ff00000 	.word	0x7ff00000
 800b390:	3fdbffff 	.word	0x3fdbffff
 800b394:	3ff00000 	.word	0x3ff00000
 800b398:	3ff2ffff 	.word	0x3ff2ffff
 800b39c:	40038000 	.word	0x40038000
 800b3a0:	3ff80000 	.word	0x3ff80000
 800b3a4:	bff00000 	.word	0xbff00000
 800b3a8:	0800b870 	.word	0x0800b870
 800b3ac:	0800b850 	.word	0x0800b850

0800b3b0 <fabs>:
 800b3b0:	ec51 0b10 	vmov	r0, r1, d0
 800b3b4:	ee10 2a10 	vmov	r2, s0
 800b3b8:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800b3bc:	ec43 2b10 	vmov	d0, r2, r3
 800b3c0:	4770      	bx	lr
	...

0800b3c4 <_init>:
 800b3c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b3c6:	bf00      	nop
 800b3c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b3ca:	bc08      	pop	{r3}
 800b3cc:	469e      	mov	lr, r3
 800b3ce:	4770      	bx	lr

0800b3d0 <_fini>:
 800b3d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b3d2:	bf00      	nop
 800b3d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b3d6:	bc08      	pop	{r3}
 800b3d8:	469e      	mov	lr, r3
 800b3da:	4770      	bx	lr
