[1;34m[src/device/io/mmio.c,18,add_mmio_map] Add mmio map 'flash' at [0x0000000010000000, 0x00000000100000ff][0m
sh: 1: spike-dasm: not found
Emu compiled at Apr  6 2022, 21:23:38
The image is /home/jy/oscpu/bin/non-output/riscv-tests/and-riscv-tests.bin
Using simulated 4096MB RAM
--diff is not given, try to use $(NEMU_HOME)/build/riscv64-nemu-interpreter-so by default
NemuProxy using /home/jy/xs-env/NEMU/build/riscv64-nemu-interpreter-so
The first instruction of core 0 has commited. Difftest enabled. 
No instruction of core 0 commits for 5000 cycles, maybe get stuck
(please also check whether a fence.i instruction requires more than 5000 cycles to flush the icache)
Let REF run one more instruction.

============== Commit Group Trace (Core 0) ==============
commit group [00]: pc 00800004f8 cmtcnt 1
commit group [01]: pc 00800004fc cmtcnt 2
commit group [02]: pc 0080000504 cmtcnt 2
commit group [03]: pc 008000050c cmtcnt 2
commit group [04]: pc 0080000514 cmtcnt 2
commit group [05]: pc 008000051c cmtcnt 2
commit group [06]: pc 0080000524 cmtcnt 2
commit group [07]: pc 008000052c cmtcnt 2
commit group [08]: pc 0080000534 cmtcnt 2
commit group [09]: pc 008000053c cmtcnt 1
commit group [10]: pc 0080000540 cmtcnt 2
commit group [11]: pc 0080000548 cmtcnt 2
commit group [12]: pc 0080000550 cmtcnt 2
commit group [13]: pc 0080000560 cmtcnt 1 <--
commit group [14]: pc 00800004e8 cmtcnt 2
commit group [15]: pc 00800004f0 cmtcnt 2

============== Commit Instr Trace ==============
commit inst [00]: pc 00800004f8 inst f0008093 wen 1 dst 00000001 data 00000000ff00ff00
commit inst [01]: pc 00800004fc inst 00107133 wen 1 dst 00000002 data 0000000000000000
commit inst [02]: pc 0080000500 inst 00000393 wen 1 dst 00000007 data 0000000000000000
commit inst [03]: pc 0080000504 inst 01800193 wen 1 dst 00000003 data 0000000000000018
commit inst [04]: pc 0080000508 inst 04711863 wen 0 dst 00000000 data 0000000000000000
commit inst [05]: pc 008000050c inst 00ff00b7 wen 1 dst 00000001 data 0000000000ff0000
commit inst [06]: pc 0080000510 inst 0ff0809b wen 1 dst 00000001 data 0000000000ff0000
commit inst [07]: pc 0080000514 inst 0000f133 wen 1 dst 00000002 data 0000000000000000
commit inst [08]: pc 0080000518 inst 00000393 wen 1 dst 00000007 data 0000000000000000
commit inst [09]: pc 008000051c inst 01900193 wen 1 dst 00000003 data 0000000000000019
commit inst [10]: pc 0080000520 inst 02711c63 wen 0 dst 00000000 data 0000000000000000
commit inst [11]: pc 0080000524 inst 000070b3 wen 1 dst 00000001 data 0000000000000000
commit inst [12]: pc 0080000528 inst 00000393 wen 1 dst 00000007 data 0000000000000000
commit inst [13]: pc 008000052c inst 01a00193 wen 1 dst 00000003 data 000000000000001a
commit inst [14]: pc 0080000530 inst 02709463 wen 0 dst 00000000 data 0000000000000000
commit inst [15]: pc 0080000534 inst 111110b7 wen 1 dst 00000001 data 0000000011111000
commit inst [16]: pc 0080000538 inst 1110809b wen 1 dst 00000001 data 0000000011111000
commit inst [17]: pc 008000053c inst 22222137 wen 1 dst 00000002 data 0000000022222000
commit inst [18]: pc 0080000540 inst 2221011b wen 1 dst 00000002 data 0000000022222222
commit inst [19]: pc 0080000544 inst 0020f033 wen 1 dst 00000000 data 0000000000000000
commit inst [20]: pc 0080000548 inst 00000393 wen 1 dst 00000007 data 0000000000000000
commit inst [21]: pc 008000054c inst 01b00193 wen 1 dst 00000003 data 000000000000001b
commit inst [22]: pc 0080000550 inst 00701463 wen 0 dst 00000000 data 0000000000000000
commit inst [23]: pc 0080000554 inst 00301663 wen 0 dst 00000000 data 0000000000000000
commit inst [24]: pc 0080000560 inst 00000513 wen 1 dst 0000000a data 0000000000000000 <--
commit inst [25]: pc 00800004dc inst 000f03b7 wen 1 dst 00000007 data 00000000000f0000
commit inst [26]: pc 00800004e0 inst 00f3839b wen 1 dst 00000007 data 00000000000f000f
commit inst [27]: pc 00800004e4 inst 01700193 wen 1 dst 00000003 data 0000000000000017
commit inst [28]: pc 00800004e8 inst 06771863 wen 0 dst 00000000 data 0000000000000000
commit inst [29]: pc 00800004ec inst 000100b7 wen 1 dst 00000001 data 0000000000010000
commit inst [30]: pc 00800004f0 inst f010809b wen 1 dst 00000001 data 000000000000ff01
commit inst [31]: pc 00800004f4 inst 01009093 wen 1 dst 00000001 data 000000000000ff01

==============  REF Regs  ==============
  $0: 0x0000000000000000   ra: 0x0000000011111111   sp: 0x0000000022222222   gp: 0x000000000000001b 
  tp: 0x0000000000000002   t0: 0x0000000000000002   t1: 0x00000000000f000f   t2: 0x0000000000000000 
  s0: 0xc5c736b04bf007d7   s1: 0x4c6f09c3e239678b   a0: 0x0000000000000000   a1: 0x988f2f95aba3c3ef 
  a2: 0x34cce484bac9e74c   a3: 0x8cab6e697e1decb7   a4: 0x00000000000f000f   a5: 0x3a212caf110f3604 
  a6: 0xfcce25b7ab139c6a   a7: 0x06cf420f17948f63   s2: 0x785e855ec41363dd   s3: 0x31603d1b8247c96d 
  s4: 0x4d09a824069a8b32   s5: 0x27952c0e91ac55a3   s6: 0xbb29ac834851233e   s7: 0xdf8ba668ad202545 
  s8: 0xc1315413a981515b   s9: 0x041bbe9e8d235b31  s10: 0x01755294bba2f68d  s11: 0xd2d7090bb8df39fd 
  t3: 0xe1d8eb07db4ac2bd   t4: 0x40790328a498b0ef   t5: 0x1c6a2f2ce11044de   t6: 0x5c97d52a714ec403 
 ft0: 0xf0f1011b0f0f1137  ft1: 0x000000130020f733  ft2: 0x0007031300000013  ft3: 0x0020029300120213 
 ft4: 0x000f03b7fc521ce3  ft5: 0x00b0019300f3839b  ft6: 0x0000021336731063  ft7: 0xf010809b000100b7 
 fs0: 0xf000809301009093  fs1: 0xf0f1011b0f0f1137  fa0: 0x001202130020f733  fa1: 0xfc521ee300200293 
 fa2: 0xf003839b0f0013b7  fa3: 0x3277126300c00193  fa4: 0x0ff010b700000213  fa5: 0x000f1137ff00809b 
 fa6: 0x00c11113f0f1011b  fa7: 0x000000130f010113  fs2: 0x001202130020f733  fs3: 0xfc521ce300200293 
 fs4: 0x0f03839b00f003b7  fs5: 0x2e77126300d00193  fs6: 0x00ff00b700000213  fs7: 0x0f0f11370ff0809b 
 fs8: 0x00000013f0f1011b  fs9: 0x0020f73300000013 fs10: 0x0020029300120213 fs11: 0x000f03b7fc521ee3 
 ft8: 0x00e0019300f3839b  ft9: 0x000002132a771463 ft10: 0xf010809b000100b7 ft11: 0xf000809301009093 
pc: 0x0000000080000584 mstatus: 0x0000000000000000 mcause: 0x0000000000000000 mepc: 0x0000000000000000
                       sstatus: 0x0000000000000000 scause: 0x0000000000000000 sepc: 0x0000000000000000
satp: 0x0000000000000000
mip: 0x0000000000000000 mie: 0x0000000000000000 mscratch: 0x0000000000000000 sscratch: 0x0000000000000000
mideleg: 0x0000000000000000 medeleg: 0x0000000000000000
mtval: 0x0000000000000000 stval: 0x0000000000000000 mtvec: 0x0000000000000000 stvec: 0x0000000000000000
privilege mode:3  pmp: below
 0: cfg:0x00 addr:0x0000000000000000| 1: cfg:0x00 addr:0x0000000000000000
 2: cfg:0x00 addr:0x0000000000000000| 3: cfg:0x00 addr:0x0000000000000000
 4: cfg:0x00 addr:0x0000000000000000| 5: cfg:0x00 addr:0x0000000000000000
 6: cfg:0x00 addr:0x0000000000000000| 7: cfg:0x00 addr:0x0000000000000000
 8: cfg:0x00 addr:0x0000000000000000| 9: cfg:0x00 addr:0x0000000000000000
10: cfg:0x00 addr:0x0000000000000000|11: cfg:0x00 addr:0x0000000000000000
12: cfg:0x00 addr:0x0000000000000000|13: cfg:0x00 addr:0x0000000000000000
14: cfg:0x00 addr:0x0000000000000000|15: cfg:0x00 addr:0x0000000000000000
aluValid id:0
issue_0 is 1
priviledgeMode: 3
Core 0: [31mABORT at pc = 0x80000560
[0m[35mtotal guest instructions = 505
[0m[35minstrCnt = 505, cycleCnt = 6,483, IPC = 0.077896
[0m[34mSeed=0 Guest cycle spent: 6,484 (this will be different from cycleCnt if emu loads a snapshot)
[0m[34mHost time spent: 18ms
[0m