{"variants":[{"traits":[{"interfaceLanguage":"swift"}],"paths":["\/documentation\/utilities\/vhdlparsing\/signaltype\/logicvector2"]}],"schemaVersion":{"major":0,"patch":0,"minor":3},"primaryContentSections":[{"declarations":[{"tokens":[{"kind":"keyword","text":"static"},{"kind":"text","text":" "},{"kind":"keyword","text":"let"},{"kind":"text","text":" "},{"kind":"identifier","text":"logicVector2"},{"kind":"text","text":": "},{"kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing10SignalTypeO","text":"SignalType"}],"platforms":["Linux"],"languages":["swift"]}],"kind":"declarations"}],"sections":[],"hierarchy":{"paths":[["doc:\/\/Utilities\/documentation\/Utilities","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/SignalType"]]},"kind":"symbol","metadata":{"role":"symbol","modules":[{"name":"Utilities","relatedModules":["VHDLParsing"]}],"fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"text":"let","kind":"keyword"},{"text":" ","kind":"text"},{"text":"logicVector2","kind":"identifier"},{"text":": ","kind":"text"},{"preciseIdentifier":"s:11VHDLParsing10SignalTypeO","kind":"typeIdentifier","text":"SignalType"}],"extendedModule":"VHDLParsing","externalID":"s:11VHDLParsing10SignalTypeO9UtilitiesE12logicVector2ACvpZ","roleHeading":"Type Property","title":"logicVector2","symbolKind":"property"},"identifier":{"url":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/SignalType\/logicVector2","interfaceLanguage":"swift"},"references":{"doc://Utilities/documentation/Utilities":{"identifier":"doc:\/\/Utilities\/documentation\/Utilities","kind":"symbol","title":"Utilities","abstract":[],"type":"topic","url":"\/documentation\/utilities","role":"collection"},"doc://Utilities/documentation/Utilities/VHDLParsing/SignalType/logicVector2":{"title":"logicVector2","kind":"symbol","fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"text":"let","kind":"keyword"},{"text":" ","kind":"text"},{"text":"logicVector2","kind":"identifier"},{"text":": ","kind":"text"},{"preciseIdentifier":"s:11VHDLParsing10SignalTypeO","text":"SignalType","kind":"typeIdentifier"}],"identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/SignalType\/logicVector2","role":"symbol","url":"\/documentation\/utilities\/vhdlparsing\/signaltype\/logicvector2","type":"topic","abstract":[]},"doc://Utilities/documentation/Utilities/VHDLParsing":{"identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing","kind":"symbol","title":"VHDLParsing","abstract":[],"type":"topic","url":"\/documentation\/utilities\/vhdlparsing","role":"collection"},"doc://Utilities/documentation/Utilities/VHDLParsing/SignalType":{"kind":"symbol","identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/SignalType","url":"\/documentation\/utilities\/vhdlparsing\/signaltype","role":"symbol","fragments":[{"text":"extension","kind":"keyword"},{"text":" ","kind":"text"},{"preciseIdentifier":"s:11VHDLParsing10SignalTypeO","text":"SignalType","kind":"identifier"}],"type":"topic","abstract":[{"type":"text","text":"Add constants."}],"title":"SignalType","navigatorTitle":[{"kind":"identifier","text":"SignalType"}]}}}