Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sun Nov  5 11:28:10 2023
| Host         : Ganesh running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file processor_timing_summary_routed.rpt -pb processor_timing_summary_routed.pb -rpx processor_timing_summary_routed.rpx -warn_on_violation
| Design       : processor
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  1000        

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1214)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2351)
5. checking no_input_delay (1)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1214)
---------------------------
 There are 1214 register/latch pins with no clock driven by root clock pin: count_reg[22]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2351)
---------------------------------------------------
 There are 2351 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    996.677        0.000                      0                   23        0.324        0.000                      0                   23      499.500        0.000                       0                    24  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)         Period(ns)      Frequency(MHz)
-----    ------------         ----------      --------------
clk_pin  {0.000 500.000}      1000.000        1.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pin           996.677        0.000                      0                   23        0.324        0.000                      0                   23      499.500        0.000                       0                    24  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pin
  To Clock:  clk_pin

Setup :            0  Failing Endpoints,  Worst Slack      996.677ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.324ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      499.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             996.677ns  (required time - arrival time)
  Source:                 count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_pin rise@1000.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.350ns  (logic 0.929ns (27.733%)  route 2.421ns (72.267%))
  Logic Levels:           2  (BUFG=1 CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 1004.891 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.341ns
    Clock Pessimism Removal (CPR):    0.450ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.672     5.341    sysclk_IBUF_BUFG
    SLICE_X22Y45         FDRE                                         r  count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y45         FDRE (Prop_fdre_C_Q)         0.456     5.797 r  count_reg[22]/Q
                         net (fo=1, routed)           0.597     6.394    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.495 r  clk_BUFG_inst/O
                         net (fo=1215, routed)        1.824     8.319    clk_BUFG
    SLICE_X22Y45         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.372     8.691 r  count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.691    count_reg[20]_i_1_n_5
    SLICE_X22Y45         FDRE                                         r  count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge) 1000.000  1000.000 r  
    K17                                               0.000  1000.000 r  sysclk (IN)
                         net (fo=0)                   0.000  1000.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  1001.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1003.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.498  1004.891    sysclk_IBUF_BUFG
    SLICE_X22Y45         FDRE                                         r  count_reg[22]/C
                         clock pessimism              0.450  1005.341    
                         clock uncertainty           -0.035  1005.305    
    SLICE_X22Y45         FDRE (Setup_fdre_C_D)        0.062  1005.367    count_reg[22]
  -------------------------------------------------------------------
                         required time                       1005.367    
                         arrival time                          -8.691    
  -------------------------------------------------------------------
                         slack                                996.677    

Slack (MET) :             997.324ns  (required time - arrival time)
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_pin rise@1000.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.679ns  (logic 1.768ns (65.990%)  route 0.911ns (34.010%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 1004.891 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.339ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.670     5.339    sysclk_IBUF_BUFG
    SLICE_X22Y40         FDRE                                         r  count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y40         FDRE (Prop_fdre_C_Q)         0.456     5.795 r  count_reg[2]/Q
                         net (fo=1, routed)           0.911     6.706    count_reg_n_0_[2]
    SLICE_X22Y40         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     7.228 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.228    count_reg[0]_i_1_n_0
    SLICE_X22Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.342 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.342    count_reg[4]_i_1_n_0
    SLICE_X22Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.456 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.456    count_reg[8]_i_1_n_0
    SLICE_X22Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.570 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.570    count_reg[12]_i_1_n_0
    SLICE_X22Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.684 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.684    count_reg[16]_i_1_n_0
    SLICE_X22Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.018 r  count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.018    count_reg[20]_i_1_n_6
    SLICE_X22Y45         FDRE                                         r  count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge) 1000.000  1000.000 r  
    K17                                               0.000  1000.000 r  sysclk (IN)
                         net (fo=0)                   0.000  1000.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  1001.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1003.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.498  1004.891    sysclk_IBUF_BUFG
    SLICE_X22Y45         FDRE                                         r  count_reg[21]/C
                         clock pessimism              0.425  1005.316    
                         clock uncertainty           -0.035  1005.280    
    SLICE_X22Y45         FDRE (Setup_fdre_C_D)        0.062  1005.342    count_reg[21]
  -------------------------------------------------------------------
                         required time                       1005.342    
                         arrival time                          -8.018    
  -------------------------------------------------------------------
                         slack                                997.324    

Slack (MET) :             997.435ns  (required time - arrival time)
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_pin rise@1000.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.568ns  (logic 1.657ns (64.520%)  route 0.911ns (35.480%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 1004.891 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.339ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.670     5.339    sysclk_IBUF_BUFG
    SLICE_X22Y40         FDRE                                         r  count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y40         FDRE (Prop_fdre_C_Q)         0.456     5.795 r  count_reg[2]/Q
                         net (fo=1, routed)           0.911     6.706    count_reg_n_0_[2]
    SLICE_X22Y40         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     7.228 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.228    count_reg[0]_i_1_n_0
    SLICE_X22Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.342 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.342    count_reg[4]_i_1_n_0
    SLICE_X22Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.456 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.456    count_reg[8]_i_1_n_0
    SLICE_X22Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.570 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.570    count_reg[12]_i_1_n_0
    SLICE_X22Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.684 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.684    count_reg[16]_i_1_n_0
    SLICE_X22Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.907 r  count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.907    count_reg[20]_i_1_n_7
    SLICE_X22Y45         FDRE                                         r  count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge) 1000.000  1000.000 r  
    K17                                               0.000  1000.000 r  sysclk (IN)
                         net (fo=0)                   0.000  1000.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  1001.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1003.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.498  1004.891    sysclk_IBUF_BUFG
    SLICE_X22Y45         FDRE                                         r  count_reg[20]/C
                         clock pessimism              0.425  1005.316    
                         clock uncertainty           -0.035  1005.280    
    SLICE_X22Y45         FDRE (Setup_fdre_C_D)        0.062  1005.342    count_reg[20]
  -------------------------------------------------------------------
                         required time                       1005.342    
                         arrival time                          -7.907    
  -------------------------------------------------------------------
                         slack                                997.435    

Slack (MET) :             997.438ns  (required time - arrival time)
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_pin rise@1000.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.565ns  (logic 1.654ns (64.478%)  route 0.911ns (35.522%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 1004.891 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.339ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.670     5.339    sysclk_IBUF_BUFG
    SLICE_X22Y40         FDRE                                         r  count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y40         FDRE (Prop_fdre_C_Q)         0.456     5.795 r  count_reg[2]/Q
                         net (fo=1, routed)           0.911     6.706    count_reg_n_0_[2]
    SLICE_X22Y40         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     7.228 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.228    count_reg[0]_i_1_n_0
    SLICE_X22Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.342 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.342    count_reg[4]_i_1_n_0
    SLICE_X22Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.456 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.456    count_reg[8]_i_1_n_0
    SLICE_X22Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.570 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.570    count_reg[12]_i_1_n_0
    SLICE_X22Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.904 r  count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.904    count_reg[16]_i_1_n_6
    SLICE_X22Y44         FDRE                                         r  count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge) 1000.000  1000.000 r  
    K17                                               0.000  1000.000 r  sysclk (IN)
                         net (fo=0)                   0.000  1000.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  1001.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1003.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.498  1004.891    sysclk_IBUF_BUFG
    SLICE_X22Y44         FDRE                                         r  count_reg[17]/C
                         clock pessimism              0.425  1005.316    
                         clock uncertainty           -0.035  1005.280    
    SLICE_X22Y44         FDRE (Setup_fdre_C_D)        0.062  1005.342    count_reg[17]
  -------------------------------------------------------------------
                         required time                       1005.342    
                         arrival time                          -7.904    
  -------------------------------------------------------------------
                         slack                                997.438    

Slack (MET) :             997.459ns  (required time - arrival time)
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_pin rise@1000.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.544ns  (logic 1.633ns (64.185%)  route 0.911ns (35.815%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 1004.891 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.339ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.670     5.339    sysclk_IBUF_BUFG
    SLICE_X22Y40         FDRE                                         r  count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y40         FDRE (Prop_fdre_C_Q)         0.456     5.795 r  count_reg[2]/Q
                         net (fo=1, routed)           0.911     6.706    count_reg_n_0_[2]
    SLICE_X22Y40         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     7.228 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.228    count_reg[0]_i_1_n_0
    SLICE_X22Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.342 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.342    count_reg[4]_i_1_n_0
    SLICE_X22Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.456 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.456    count_reg[8]_i_1_n_0
    SLICE_X22Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.570 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.570    count_reg[12]_i_1_n_0
    SLICE_X22Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.883 r  count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.883    count_reg[16]_i_1_n_4
    SLICE_X22Y44         FDRE                                         r  count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge) 1000.000  1000.000 r  
    K17                                               0.000  1000.000 r  sysclk (IN)
                         net (fo=0)                   0.000  1000.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  1001.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1003.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.498  1004.891    sysclk_IBUF_BUFG
    SLICE_X22Y44         FDRE                                         r  count_reg[19]/C
                         clock pessimism              0.425  1005.316    
                         clock uncertainty           -0.035  1005.280    
    SLICE_X22Y44         FDRE (Setup_fdre_C_D)        0.062  1005.342    count_reg[19]
  -------------------------------------------------------------------
                         required time                       1005.342    
                         arrival time                          -7.883    
  -------------------------------------------------------------------
                         slack                                997.459    

Slack (MET) :             997.533ns  (required time - arrival time)
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_pin rise@1000.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.470ns  (logic 1.559ns (63.112%)  route 0.911ns (36.888%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 1004.891 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.339ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.670     5.339    sysclk_IBUF_BUFG
    SLICE_X22Y40         FDRE                                         r  count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y40         FDRE (Prop_fdre_C_Q)         0.456     5.795 r  count_reg[2]/Q
                         net (fo=1, routed)           0.911     6.706    count_reg_n_0_[2]
    SLICE_X22Y40         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     7.228 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.228    count_reg[0]_i_1_n_0
    SLICE_X22Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.342 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.342    count_reg[4]_i_1_n_0
    SLICE_X22Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.456 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.456    count_reg[8]_i_1_n_0
    SLICE_X22Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.570 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.570    count_reg[12]_i_1_n_0
    SLICE_X22Y44         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.809 r  count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.809    count_reg[16]_i_1_n_5
    SLICE_X22Y44         FDRE                                         r  count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge) 1000.000  1000.000 r  
    K17                                               0.000  1000.000 r  sysclk (IN)
                         net (fo=0)                   0.000  1000.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  1001.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1003.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.498  1004.891    sysclk_IBUF_BUFG
    SLICE_X22Y44         FDRE                                         r  count_reg[18]/C
                         clock pessimism              0.425  1005.316    
                         clock uncertainty           -0.035  1005.280    
    SLICE_X22Y44         FDRE (Setup_fdre_C_D)        0.062  1005.342    count_reg[18]
  -------------------------------------------------------------------
                         required time                       1005.342    
                         arrival time                          -7.809    
  -------------------------------------------------------------------
                         slack                                997.533    

Slack (MET) :             997.549ns  (required time - arrival time)
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_pin rise@1000.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.454ns  (logic 1.543ns (62.872%)  route 0.911ns (37.128%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 1004.891 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.339ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.670     5.339    sysclk_IBUF_BUFG
    SLICE_X22Y40         FDRE                                         r  count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y40         FDRE (Prop_fdre_C_Q)         0.456     5.795 r  count_reg[2]/Q
                         net (fo=1, routed)           0.911     6.706    count_reg_n_0_[2]
    SLICE_X22Y40         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     7.228 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.228    count_reg[0]_i_1_n_0
    SLICE_X22Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.342 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.342    count_reg[4]_i_1_n_0
    SLICE_X22Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.456 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.456    count_reg[8]_i_1_n_0
    SLICE_X22Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.570 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.570    count_reg[12]_i_1_n_0
    SLICE_X22Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.793 r  count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.793    count_reg[16]_i_1_n_7
    SLICE_X22Y44         FDRE                                         r  count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge) 1000.000  1000.000 r  
    K17                                               0.000  1000.000 r  sysclk (IN)
                         net (fo=0)                   0.000  1000.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  1001.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1003.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.498  1004.891    sysclk_IBUF_BUFG
    SLICE_X22Y44         FDRE                                         r  count_reg[16]/C
                         clock pessimism              0.425  1005.316    
                         clock uncertainty           -0.035  1005.280    
    SLICE_X22Y44         FDRE (Setup_fdre_C_D)        0.062  1005.342    count_reg[16]
  -------------------------------------------------------------------
                         required time                       1005.342    
                         arrival time                          -7.793    
  -------------------------------------------------------------------
                         slack                                997.549    

Slack (MET) :             997.552ns  (required time - arrival time)
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_pin rise@1000.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.451ns  (logic 1.540ns (62.826%)  route 0.911ns (37.174%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 1004.891 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.339ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.670     5.339    sysclk_IBUF_BUFG
    SLICE_X22Y40         FDRE                                         r  count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y40         FDRE (Prop_fdre_C_Q)         0.456     5.795 r  count_reg[2]/Q
                         net (fo=1, routed)           0.911     6.706    count_reg_n_0_[2]
    SLICE_X22Y40         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     7.228 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.228    count_reg[0]_i_1_n_0
    SLICE_X22Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.342 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.342    count_reg[4]_i_1_n_0
    SLICE_X22Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.456 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.456    count_reg[8]_i_1_n_0
    SLICE_X22Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.790 r  count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.790    count_reg[12]_i_1_n_6
    SLICE_X22Y43         FDRE                                         r  count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge) 1000.000  1000.000 r  
    K17                                               0.000  1000.000 r  sysclk (IN)
                         net (fo=0)                   0.000  1000.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  1001.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1003.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.498  1004.891    sysclk_IBUF_BUFG
    SLICE_X22Y43         FDRE                                         r  count_reg[13]/C
                         clock pessimism              0.425  1005.316    
                         clock uncertainty           -0.035  1005.280    
    SLICE_X22Y43         FDRE (Setup_fdre_C_D)        0.062  1005.342    count_reg[13]
  -------------------------------------------------------------------
                         required time                       1005.342    
                         arrival time                          -7.790    
  -------------------------------------------------------------------
                         slack                                997.552    

Slack (MET) :             997.573ns  (required time - arrival time)
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_pin rise@1000.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.430ns  (logic 1.519ns (62.505%)  route 0.911ns (37.495%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 1004.891 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.339ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.670     5.339    sysclk_IBUF_BUFG
    SLICE_X22Y40         FDRE                                         r  count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y40         FDRE (Prop_fdre_C_Q)         0.456     5.795 r  count_reg[2]/Q
                         net (fo=1, routed)           0.911     6.706    count_reg_n_0_[2]
    SLICE_X22Y40         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     7.228 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.228    count_reg[0]_i_1_n_0
    SLICE_X22Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.342 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.342    count_reg[4]_i_1_n_0
    SLICE_X22Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.456 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.456    count_reg[8]_i_1_n_0
    SLICE_X22Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.769 r  count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.769    count_reg[12]_i_1_n_4
    SLICE_X22Y43         FDRE                                         r  count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge) 1000.000  1000.000 r  
    K17                                               0.000  1000.000 r  sysclk (IN)
                         net (fo=0)                   0.000  1000.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  1001.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1003.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.498  1004.891    sysclk_IBUF_BUFG
    SLICE_X22Y43         FDRE                                         r  count_reg[15]/C
                         clock pessimism              0.425  1005.316    
                         clock uncertainty           -0.035  1005.280    
    SLICE_X22Y43         FDRE (Setup_fdre_C_D)        0.062  1005.342    count_reg[15]
  -------------------------------------------------------------------
                         required time                       1005.342    
                         arrival time                          -7.769    
  -------------------------------------------------------------------
                         slack                                997.573    

Slack (MET) :             997.647ns  (required time - arrival time)
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_pin rise@1000.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.356ns  (logic 1.445ns (61.328%)  route 0.911ns (38.672%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 1004.891 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.339ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.670     5.339    sysclk_IBUF_BUFG
    SLICE_X22Y40         FDRE                                         r  count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y40         FDRE (Prop_fdre_C_Q)         0.456     5.795 r  count_reg[2]/Q
                         net (fo=1, routed)           0.911     6.706    count_reg_n_0_[2]
    SLICE_X22Y40         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     7.228 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.228    count_reg[0]_i_1_n_0
    SLICE_X22Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.342 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.342    count_reg[4]_i_1_n_0
    SLICE_X22Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.456 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.456    count_reg[8]_i_1_n_0
    SLICE_X22Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.695 r  count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.695    count_reg[12]_i_1_n_5
    SLICE_X22Y43         FDRE                                         r  count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge) 1000.000  1000.000 r  
    K17                                               0.000  1000.000 r  sysclk (IN)
                         net (fo=0)                   0.000  1000.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  1001.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1003.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.498  1004.891    sysclk_IBUF_BUFG
    SLICE_X22Y43         FDRE                                         r  count_reg[14]/C
                         clock pessimism              0.425  1005.316    
                         clock uncertainty           -0.035  1005.280    
    SLICE_X22Y43         FDRE (Setup_fdre_C_D)        0.062  1005.342    count_reg[14]
  -------------------------------------------------------------------
                         required time                       1005.342    
                         arrival time                          -7.695    
  -------------------------------------------------------------------
                         slack                                997.647    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.561     1.473    sysclk_IBUF_BUFG
    SLICE_X22Y40         FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y40         FDRE (Prop_fdre_C_Q)         0.141     1.614 f  count_reg[0]/Q
                         net (fo=1, routed)           0.173     1.787    count_reg_n_0_[0]
    SLICE_X22Y40         LUT1 (Prop_lut1_I0_O)        0.045     1.832 r  count[0]_i_2/O
                         net (fo=1, routed)           0.000     1.832    count[0]_i_2_n_0
    SLICE_X22Y40         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.902 r  count_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.902    count_reg[0]_i_1_n_7
    SLICE_X22Y40         FDRE                                         r  count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.829     1.988    sysclk_IBUF_BUFG
    SLICE_X22Y40         FDRE                                         r  count_reg[0]/C
                         clock pessimism             -0.515     1.473    
    SLICE_X22Y40         FDRE (Hold_fdre_C_D)         0.105     1.578    count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.658%)  route 0.183ns (42.342%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.561     1.473    sysclk_IBUF_BUFG
    SLICE_X22Y42         FDRE                                         r  count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y42         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  count_reg[11]/Q
                         net (fo=1, routed)           0.183     1.797    count_reg_n_0_[11]
    SLICE_X22Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.905 r  count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.905    count_reg[8]_i_1_n_4
    SLICE_X22Y42         FDRE                                         r  count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.829     1.988    sysclk_IBUF_BUFG
    SLICE_X22Y42         FDRE                                         r  count_reg[11]/C
                         clock pessimism             -0.515     1.473    
    SLICE_X22Y42         FDRE (Hold_fdre_C_D)         0.105     1.578    count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.658%)  route 0.183ns (42.342%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.561     1.473    sysclk_IBUF_BUFG
    SLICE_X22Y40         FDRE                                         r  count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y40         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  count_reg[3]/Q
                         net (fo=1, routed)           0.183     1.797    count_reg_n_0_[3]
    SLICE_X22Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.905 r  count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.905    count_reg[0]_i_1_n_4
    SLICE_X22Y40         FDRE                                         r  count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.829     1.988    sysclk_IBUF_BUFG
    SLICE_X22Y40         FDRE                                         r  count_reg[3]/C
                         clock pessimism             -0.515     1.473    
    SLICE_X22Y40         FDRE (Hold_fdre_C_D)         0.105     1.578    count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.562     1.474    sysclk_IBUF_BUFG
    SLICE_X22Y43         FDRE                                         r  count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y43         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  count_reg[12]/Q
                         net (fo=1, routed)           0.176     1.792    count_reg_n_0_[12]
    SLICE_X22Y43         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.907 r  count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.907    count_reg[12]_i_1_n_7
    SLICE_X22Y43         FDRE                                         r  count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.830     1.989    sysclk_IBUF_BUFG
    SLICE_X22Y43         FDRE                                         r  count_reg[12]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X22Y43         FDRE (Hold_fdre_C_D)         0.105     1.579    count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.562     1.474    sysclk_IBUF_BUFG
    SLICE_X22Y44         FDRE                                         r  count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y44         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  count_reg[16]/Q
                         net (fo=1, routed)           0.176     1.792    count_reg_n_0_[16]
    SLICE_X22Y44         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.907 r  count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.907    count_reg[16]_i_1_n_7
    SLICE_X22Y44         FDRE                                         r  count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.830     1.989    sysclk_IBUF_BUFG
    SLICE_X22Y44         FDRE                                         r  count_reg[16]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X22Y44         FDRE (Hold_fdre_C_D)         0.105     1.579    count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.562     1.474    sysclk_IBUF_BUFG
    SLICE_X22Y45         FDRE                                         r  count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y45         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  count_reg[20]/Q
                         net (fo=1, routed)           0.176     1.792    count_reg_n_0_[20]
    SLICE_X22Y45         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.907 r  count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.907    count_reg[20]_i_1_n_7
    SLICE_X22Y45         FDRE                                         r  count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.830     1.989    sysclk_IBUF_BUFG
    SLICE_X22Y45         FDRE                                         r  count_reg[20]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X22Y45         FDRE (Hold_fdre_C_D)         0.105     1.579    count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.561     1.473    sysclk_IBUF_BUFG
    SLICE_X22Y41         FDRE                                         r  count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y41         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  count_reg[4]/Q
                         net (fo=1, routed)           0.176     1.791    count_reg_n_0_[4]
    SLICE_X22Y41         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.906 r  count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.906    count_reg[4]_i_1_n_7
    SLICE_X22Y41         FDRE                                         r  count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.829     1.988    sysclk_IBUF_BUFG
    SLICE_X22Y41         FDRE                                         r  count_reg[4]/C
                         clock pessimism             -0.515     1.473    
    SLICE_X22Y41         FDRE (Hold_fdre_C_D)         0.105     1.578    count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.292ns (62.850%)  route 0.173ns (37.150%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.561     1.473    sysclk_IBUF_BUFG
    SLICE_X22Y40         FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y40         FDRE (Prop_fdre_C_Q)         0.141     1.614 f  count_reg[0]/Q
                         net (fo=1, routed)           0.173     1.787    count_reg_n_0_[0]
    SLICE_X22Y40         LUT1 (Prop_lut1_I0_O)        0.045     1.832 r  count[0]_i_2/O
                         net (fo=1, routed)           0.000     1.832    count[0]_i_2_n_0
    SLICE_X22Y40         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     1.938 r  count_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.938    count_reg[0]_i_1_n_6
    SLICE_X22Y40         FDRE                                         r  count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.829     1.988    sysclk_IBUF_BUFG
    SLICE_X22Y40         FDRE                                         r  count_reg[1]/C
                         clock pessimism             -0.515     1.473    
    SLICE_X22Y40         FDRE (Hold_fdre_C_D)         0.105     1.578    count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.292ns (62.334%)  route 0.176ns (37.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.562     1.474    sysclk_IBUF_BUFG
    SLICE_X22Y43         FDRE                                         r  count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y43         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  count_reg[12]/Q
                         net (fo=1, routed)           0.176     1.792    count_reg_n_0_[12]
    SLICE_X22Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.943 r  count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.943    count_reg[12]_i_1_n_6
    SLICE_X22Y43         FDRE                                         r  count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.830     1.989    sysclk_IBUF_BUFG
    SLICE_X22Y43         FDRE                                         r  count_reg[13]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X22Y43         FDRE (Hold_fdre_C_D)         0.105     1.579    count_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.292ns (62.334%)  route 0.176ns (37.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.562     1.474    sysclk_IBUF_BUFG
    SLICE_X22Y44         FDRE                                         r  count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y44         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  count_reg[16]/Q
                         net (fo=1, routed)           0.176     1.792    count_reg_n_0_[16]
    SLICE_X22Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.943 r  count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.943    count_reg[16]_i_1_n_6
    SLICE_X22Y44         FDRE                                         r  count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.830     1.989    sysclk_IBUF_BUFG
    SLICE_X22Y44         FDRE                                         r  count_reg[17]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X22Y44         FDRE (Hold_fdre_C_D)         0.105     1.579    count_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.363    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pin
Waveform(ns):       { 0.000 500.000 }
Period(ns):         1000.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         1000.000    997.845    BUFGCTRL_X0Y16  sysclk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X22Y40    count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X22Y42    count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X22Y42    count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X22Y43    count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X22Y43    count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X22Y43    count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X22Y43    count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X22Y44    count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X22Y44    count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X22Y40    count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X22Y40    count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X22Y42    count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X22Y42    count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X22Y42    count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X22Y42    count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X22Y43    count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X22Y43    count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X22Y43    count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X22Y43    count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X22Y40    count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X22Y40    count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X22Y42    count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X22Y42    count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X22Y42    count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X22Y42    count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X22Y43    count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X22Y43    count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X22Y43    count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X22Y43    count_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          2355 Endpoints
Min Delay          2355 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 buf_reg_3/genblk1[23].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            register_file/register_reg[13][0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.528ns  (logic 3.228ns (12.645%)  route 22.300ns (87.355%))
  Logic Levels:           21  (FDRE=1 LUT1=1 LUT3=3 LUT5=3 LUT6=13)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y56         FDRE                         0.000     0.000 r  buf_reg_3/genblk1[23].reg1/d/Q_reg/C
    SLICE_X20Y56         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  buf_reg_3/genblk1[23].reg1/d/Q_reg/Q
                         net (fo=131, routed)         3.825     4.343    Instr[22]
    SLICE_X12Y48         LUT1 (Prop_lut1_I0_O)        0.124     4.467 r  Instr_inst__5/O
                         net (fo=35, routed)          3.258     7.725    control_unit/out[23]
    SLICE_X25Y59         LUT3 (Prop_lut3_I0_O)        0.152     7.877 f  control_unit/Q_i_17__0/O
                         net (fo=1, routed)           0.658     8.536    control_unit/mainDecoder/Q_i_13_0
    SLICE_X24Y59         LUT6 (Prop_lut6_I5_O)        0.326     8.862 r  control_unit/mainDecoder/Q_i_16/O
                         net (fo=1, routed)           0.303     9.165    control_unit/mainDecoder/Q_i_16_n_0
    SLICE_X24Y60         LUT6 (Prop_lut6_I3_O)        0.124     9.289 f  control_unit/mainDecoder/Q_i_13/O
                         net (fo=1, routed)           0.408     9.697    control_unit/mainDecoder/Q_i_13_n_0
    SLICE_X23Y61         LUT6 (Prop_lut6_I0_O)        0.124     9.821 f  control_unit/mainDecoder/Q_i_12/O
                         net (fo=1, routed)           0.952    10.773    control_unit/mainDecoder/Q_i_12_n_0
    SLICE_X21Y60         LUT6 (Prop_lut6_I1_O)        0.124    10.897 r  control_unit/mainDecoder/Q_i_10/O
                         net (fo=1, routed)           0.724    11.621    control_unit/mainDecoder/Q_i_10_n_0
    SLICE_X19Y61         LUT6 (Prop_lut6_I5_O)        0.124    11.745 f  control_unit/mainDecoder/Q_i_8__2/O
                         net (fo=1, routed)           0.554    12.299    control_unit/mainDecoder/Q_i_8__2_n_0
    SLICE_X17Y59         LUT6 (Prop_lut6_I1_O)        0.124    12.423 r  control_unit/mainDecoder/Q_i_5__3/O
                         net (fo=2, routed)           0.820    13.243    control_unit/mainDecoder/Q_i_5__3_n_0
    SLICE_X16Y58         LUT6 (Prop_lut6_I5_O)        0.124    13.367 f  control_unit/mainDecoder/Q_i_8__1/O
                         net (fo=1, routed)           0.640    14.008    control_unit/mainDecoder/Q_i_8__1_n_0
    SLICE_X16Y56         LUT6 (Prop_lut6_I1_O)        0.124    14.132 r  control_unit/mainDecoder/Q_i_5__1/O
                         net (fo=2, routed)           0.644    14.776    control_unit/mainDecoder/Q_i_5__1_n_0
    SLICE_X16Y55         LUT6 (Prop_lut6_I5_O)        0.124    14.900 f  control_unit/mainDecoder/Q_i_8__0/O
                         net (fo=1, routed)           0.838    15.738    control_unit/mainDecoder/Q_i_8__0_n_0
    SLICE_X19Y54         LUT6 (Prop_lut6_I1_O)        0.124    15.862 r  control_unit/mainDecoder/Q_i_5__0/O
                         net (fo=2, routed)           0.837    16.699    control_unit/mainDecoder/Q_i_5__0_n_0
    SLICE_X18Y53         LUT6 (Prop_lut6_I5_O)        0.124    16.823 f  control_unit/mainDecoder/Q_i_6__0/O
                         net (fo=1, routed)           1.011    17.834    control_unit/mainDecoder/Q_i_6__0_n_0
    SLICE_X17Y53         LUT6 (Prop_lut6_I1_O)        0.124    17.958 r  control_unit/mainDecoder/Q_i_2__4/O
                         net (fo=3, routed)           0.687    18.644    control_unit/mainDecoder/Q_i_2__4_n_0
    SLICE_X17Y53         LUT5 (Prop_lut5_I0_O)        0.124    18.768 f  control_unit/mainDecoder/Q_i_2__2/O
                         net (fo=3, routed)           0.650    19.418    control_unit/mainDecoder/Q_i_2__2_n_0
    SLICE_X16Y53         LUT5 (Prop_lut5_I4_O)        0.124    19.542 f  control_unit/mainDecoder/Q_i_2__1/O
                         net (fo=2, routed)           1.145    20.687    control_unit/mainDecoder/Q_i_2__1_n_0
    SLICE_X18Y55         LUT6 (Prop_lut6_I0_O)        0.124    20.811 f  control_unit/mainDecoder/Q_i_2/O
                         net (fo=2, routed)           0.848    21.659    control_unit/mainDecoder/Q_i_2_n_0
    SLICE_X20Y55         LUT3 (Prop_lut3_I0_O)        0.124    21.783 r  control_unit/mainDecoder/Q_i_1__0/O
                         net (fo=2, routed)           0.355    22.137    control_unit/mainDecoder/ALUResult[0]
    SLICE_X21Y55         LUT5 (Prop_lut5_I2_O)        0.124    22.261 r  control_unit/mainDecoder/register_file_i_33/O
                         net (fo=33, routed)          3.143    25.404    register_file/wd3[0]
    SLICE_X29Y53         LUT3 (Prop_lut3_I0_O)        0.124    25.528 r  register_file/register[13][0]_i_1/O
                         net (fo=1, routed)           0.000    25.528    register_file/register[13][0]_i_1_n_0
    SLICE_X29Y53         FDRE                                         r  register_file/register_reg[13][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buf_reg_3/genblk1[23].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            register_file/register_reg[1][0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.527ns  (logic 3.228ns (12.645%)  route 22.299ns (87.355%))
  Logic Levels:           21  (FDRE=1 LUT1=1 LUT3=3 LUT5=3 LUT6=13)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y56         FDRE                         0.000     0.000 r  buf_reg_3/genblk1[23].reg1/d/Q_reg/C
    SLICE_X20Y56         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  buf_reg_3/genblk1[23].reg1/d/Q_reg/Q
                         net (fo=131, routed)         3.825     4.343    Instr[22]
    SLICE_X12Y48         LUT1 (Prop_lut1_I0_O)        0.124     4.467 r  Instr_inst__5/O
                         net (fo=35, routed)          3.258     7.725    control_unit/out[23]
    SLICE_X25Y59         LUT3 (Prop_lut3_I0_O)        0.152     7.877 f  control_unit/Q_i_17__0/O
                         net (fo=1, routed)           0.658     8.536    control_unit/mainDecoder/Q_i_13_0
    SLICE_X24Y59         LUT6 (Prop_lut6_I5_O)        0.326     8.862 r  control_unit/mainDecoder/Q_i_16/O
                         net (fo=1, routed)           0.303     9.165    control_unit/mainDecoder/Q_i_16_n_0
    SLICE_X24Y60         LUT6 (Prop_lut6_I3_O)        0.124     9.289 f  control_unit/mainDecoder/Q_i_13/O
                         net (fo=1, routed)           0.408     9.697    control_unit/mainDecoder/Q_i_13_n_0
    SLICE_X23Y61         LUT6 (Prop_lut6_I0_O)        0.124     9.821 f  control_unit/mainDecoder/Q_i_12/O
                         net (fo=1, routed)           0.952    10.773    control_unit/mainDecoder/Q_i_12_n_0
    SLICE_X21Y60         LUT6 (Prop_lut6_I1_O)        0.124    10.897 r  control_unit/mainDecoder/Q_i_10/O
                         net (fo=1, routed)           0.724    11.621    control_unit/mainDecoder/Q_i_10_n_0
    SLICE_X19Y61         LUT6 (Prop_lut6_I5_O)        0.124    11.745 f  control_unit/mainDecoder/Q_i_8__2/O
                         net (fo=1, routed)           0.554    12.299    control_unit/mainDecoder/Q_i_8__2_n_0
    SLICE_X17Y59         LUT6 (Prop_lut6_I1_O)        0.124    12.423 r  control_unit/mainDecoder/Q_i_5__3/O
                         net (fo=2, routed)           0.820    13.243    control_unit/mainDecoder/Q_i_5__3_n_0
    SLICE_X16Y58         LUT6 (Prop_lut6_I5_O)        0.124    13.367 f  control_unit/mainDecoder/Q_i_8__1/O
                         net (fo=1, routed)           0.640    14.008    control_unit/mainDecoder/Q_i_8__1_n_0
    SLICE_X16Y56         LUT6 (Prop_lut6_I1_O)        0.124    14.132 r  control_unit/mainDecoder/Q_i_5__1/O
                         net (fo=2, routed)           0.644    14.776    control_unit/mainDecoder/Q_i_5__1_n_0
    SLICE_X16Y55         LUT6 (Prop_lut6_I5_O)        0.124    14.900 f  control_unit/mainDecoder/Q_i_8__0/O
                         net (fo=1, routed)           0.838    15.738    control_unit/mainDecoder/Q_i_8__0_n_0
    SLICE_X19Y54         LUT6 (Prop_lut6_I1_O)        0.124    15.862 r  control_unit/mainDecoder/Q_i_5__0/O
                         net (fo=2, routed)           0.837    16.699    control_unit/mainDecoder/Q_i_5__0_n_0
    SLICE_X18Y53         LUT6 (Prop_lut6_I5_O)        0.124    16.823 f  control_unit/mainDecoder/Q_i_6__0/O
                         net (fo=1, routed)           1.011    17.834    control_unit/mainDecoder/Q_i_6__0_n_0
    SLICE_X17Y53         LUT6 (Prop_lut6_I1_O)        0.124    17.958 r  control_unit/mainDecoder/Q_i_2__4/O
                         net (fo=3, routed)           0.687    18.644    control_unit/mainDecoder/Q_i_2__4_n_0
    SLICE_X17Y53         LUT5 (Prop_lut5_I0_O)        0.124    18.768 f  control_unit/mainDecoder/Q_i_2__2/O
                         net (fo=3, routed)           0.650    19.418    control_unit/mainDecoder/Q_i_2__2_n_0
    SLICE_X16Y53         LUT5 (Prop_lut5_I4_O)        0.124    19.542 f  control_unit/mainDecoder/Q_i_2__1/O
                         net (fo=2, routed)           1.145    20.687    control_unit/mainDecoder/Q_i_2__1_n_0
    SLICE_X18Y55         LUT6 (Prop_lut6_I0_O)        0.124    20.811 f  control_unit/mainDecoder/Q_i_2/O
                         net (fo=2, routed)           0.848    21.659    control_unit/mainDecoder/Q_i_2_n_0
    SLICE_X20Y55         LUT3 (Prop_lut3_I0_O)        0.124    21.783 r  control_unit/mainDecoder/Q_i_1__0/O
                         net (fo=2, routed)           0.355    22.137    control_unit/mainDecoder/ALUResult[0]
    SLICE_X21Y55         LUT5 (Prop_lut5_I2_O)        0.124    22.261 r  control_unit/mainDecoder/register_file_i_33/O
                         net (fo=33, routed)          3.142    25.403    register_file/wd3[0]
    SLICE_X29Y53         LUT3 (Prop_lut3_I0_O)        0.124    25.527 r  register_file/register[1][0]_i_1/O
                         net (fo=1, routed)           0.000    25.527    register_file/register[1][0]_i_1_n_0
    SLICE_X29Y53         FDRE                                         r  register_file/register_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buf_reg_3/genblk1[23].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            register_file/register_reg[9][0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.325ns  (logic 3.228ns (12.747%)  route 22.097ns (87.253%))
  Logic Levels:           21  (FDRE=1 LUT1=1 LUT3=3 LUT5=3 LUT6=13)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y56         FDRE                         0.000     0.000 r  buf_reg_3/genblk1[23].reg1/d/Q_reg/C
    SLICE_X20Y56         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  buf_reg_3/genblk1[23].reg1/d/Q_reg/Q
                         net (fo=131, routed)         3.825     4.343    Instr[22]
    SLICE_X12Y48         LUT1 (Prop_lut1_I0_O)        0.124     4.467 r  Instr_inst__5/O
                         net (fo=35, routed)          3.258     7.725    control_unit/out[23]
    SLICE_X25Y59         LUT3 (Prop_lut3_I0_O)        0.152     7.877 f  control_unit/Q_i_17__0/O
                         net (fo=1, routed)           0.658     8.536    control_unit/mainDecoder/Q_i_13_0
    SLICE_X24Y59         LUT6 (Prop_lut6_I5_O)        0.326     8.862 r  control_unit/mainDecoder/Q_i_16/O
                         net (fo=1, routed)           0.303     9.165    control_unit/mainDecoder/Q_i_16_n_0
    SLICE_X24Y60         LUT6 (Prop_lut6_I3_O)        0.124     9.289 f  control_unit/mainDecoder/Q_i_13/O
                         net (fo=1, routed)           0.408     9.697    control_unit/mainDecoder/Q_i_13_n_0
    SLICE_X23Y61         LUT6 (Prop_lut6_I0_O)        0.124     9.821 f  control_unit/mainDecoder/Q_i_12/O
                         net (fo=1, routed)           0.952    10.773    control_unit/mainDecoder/Q_i_12_n_0
    SLICE_X21Y60         LUT6 (Prop_lut6_I1_O)        0.124    10.897 r  control_unit/mainDecoder/Q_i_10/O
                         net (fo=1, routed)           0.724    11.621    control_unit/mainDecoder/Q_i_10_n_0
    SLICE_X19Y61         LUT6 (Prop_lut6_I5_O)        0.124    11.745 f  control_unit/mainDecoder/Q_i_8__2/O
                         net (fo=1, routed)           0.554    12.299    control_unit/mainDecoder/Q_i_8__2_n_0
    SLICE_X17Y59         LUT6 (Prop_lut6_I1_O)        0.124    12.423 r  control_unit/mainDecoder/Q_i_5__3/O
                         net (fo=2, routed)           0.820    13.243    control_unit/mainDecoder/Q_i_5__3_n_0
    SLICE_X16Y58         LUT6 (Prop_lut6_I5_O)        0.124    13.367 f  control_unit/mainDecoder/Q_i_8__1/O
                         net (fo=1, routed)           0.640    14.008    control_unit/mainDecoder/Q_i_8__1_n_0
    SLICE_X16Y56         LUT6 (Prop_lut6_I1_O)        0.124    14.132 r  control_unit/mainDecoder/Q_i_5__1/O
                         net (fo=2, routed)           0.644    14.776    control_unit/mainDecoder/Q_i_5__1_n_0
    SLICE_X16Y55         LUT6 (Prop_lut6_I5_O)        0.124    14.900 f  control_unit/mainDecoder/Q_i_8__0/O
                         net (fo=1, routed)           0.838    15.738    control_unit/mainDecoder/Q_i_8__0_n_0
    SLICE_X19Y54         LUT6 (Prop_lut6_I1_O)        0.124    15.862 r  control_unit/mainDecoder/Q_i_5__0/O
                         net (fo=2, routed)           0.837    16.699    control_unit/mainDecoder/Q_i_5__0_n_0
    SLICE_X18Y53         LUT6 (Prop_lut6_I5_O)        0.124    16.823 f  control_unit/mainDecoder/Q_i_6__0/O
                         net (fo=1, routed)           1.011    17.834    control_unit/mainDecoder/Q_i_6__0_n_0
    SLICE_X17Y53         LUT6 (Prop_lut6_I1_O)        0.124    17.958 r  control_unit/mainDecoder/Q_i_2__4/O
                         net (fo=3, routed)           0.687    18.644    control_unit/mainDecoder/Q_i_2__4_n_0
    SLICE_X17Y53         LUT5 (Prop_lut5_I0_O)        0.124    18.768 f  control_unit/mainDecoder/Q_i_2__2/O
                         net (fo=3, routed)           0.650    19.418    control_unit/mainDecoder/Q_i_2__2_n_0
    SLICE_X16Y53         LUT5 (Prop_lut5_I4_O)        0.124    19.542 f  control_unit/mainDecoder/Q_i_2__1/O
                         net (fo=2, routed)           1.145    20.687    control_unit/mainDecoder/Q_i_2__1_n_0
    SLICE_X18Y55         LUT6 (Prop_lut6_I0_O)        0.124    20.811 f  control_unit/mainDecoder/Q_i_2/O
                         net (fo=2, routed)           0.848    21.659    control_unit/mainDecoder/Q_i_2_n_0
    SLICE_X20Y55         LUT3 (Prop_lut3_I0_O)        0.124    21.783 r  control_unit/mainDecoder/Q_i_1__0/O
                         net (fo=2, routed)           0.355    22.137    control_unit/mainDecoder/ALUResult[0]
    SLICE_X21Y55         LUT5 (Prop_lut5_I2_O)        0.124    22.261 r  control_unit/mainDecoder/register_file_i_33/O
                         net (fo=33, routed)          2.939    25.201    register_file/wd3[0]
    SLICE_X29Y53         LUT3 (Prop_lut3_I0_O)        0.124    25.325 r  register_file/register[9][0]_i_1/O
                         net (fo=1, routed)           0.000    25.325    register_file/register[9][0]_i_1_n_0
    SLICE_X29Y53         FDRE                                         r  register_file/register_reg[9][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buf_reg_3/genblk1[23].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            register_file/register_reg[8][0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.147ns  (logic 3.228ns (12.836%)  route 21.919ns (87.163%))
  Logic Levels:           21  (FDRE=1 LUT1=1 LUT3=3 LUT5=3 LUT6=13)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y56         FDRE                         0.000     0.000 r  buf_reg_3/genblk1[23].reg1/d/Q_reg/C
    SLICE_X20Y56         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  buf_reg_3/genblk1[23].reg1/d/Q_reg/Q
                         net (fo=131, routed)         3.825     4.343    Instr[22]
    SLICE_X12Y48         LUT1 (Prop_lut1_I0_O)        0.124     4.467 r  Instr_inst__5/O
                         net (fo=35, routed)          3.258     7.725    control_unit/out[23]
    SLICE_X25Y59         LUT3 (Prop_lut3_I0_O)        0.152     7.877 f  control_unit/Q_i_17__0/O
                         net (fo=1, routed)           0.658     8.536    control_unit/mainDecoder/Q_i_13_0
    SLICE_X24Y59         LUT6 (Prop_lut6_I5_O)        0.326     8.862 r  control_unit/mainDecoder/Q_i_16/O
                         net (fo=1, routed)           0.303     9.165    control_unit/mainDecoder/Q_i_16_n_0
    SLICE_X24Y60         LUT6 (Prop_lut6_I3_O)        0.124     9.289 f  control_unit/mainDecoder/Q_i_13/O
                         net (fo=1, routed)           0.408     9.697    control_unit/mainDecoder/Q_i_13_n_0
    SLICE_X23Y61         LUT6 (Prop_lut6_I0_O)        0.124     9.821 f  control_unit/mainDecoder/Q_i_12/O
                         net (fo=1, routed)           0.952    10.773    control_unit/mainDecoder/Q_i_12_n_0
    SLICE_X21Y60         LUT6 (Prop_lut6_I1_O)        0.124    10.897 r  control_unit/mainDecoder/Q_i_10/O
                         net (fo=1, routed)           0.724    11.621    control_unit/mainDecoder/Q_i_10_n_0
    SLICE_X19Y61         LUT6 (Prop_lut6_I5_O)        0.124    11.745 f  control_unit/mainDecoder/Q_i_8__2/O
                         net (fo=1, routed)           0.554    12.299    control_unit/mainDecoder/Q_i_8__2_n_0
    SLICE_X17Y59         LUT6 (Prop_lut6_I1_O)        0.124    12.423 r  control_unit/mainDecoder/Q_i_5__3/O
                         net (fo=2, routed)           0.820    13.243    control_unit/mainDecoder/Q_i_5__3_n_0
    SLICE_X16Y58         LUT6 (Prop_lut6_I5_O)        0.124    13.367 f  control_unit/mainDecoder/Q_i_8__1/O
                         net (fo=1, routed)           0.640    14.008    control_unit/mainDecoder/Q_i_8__1_n_0
    SLICE_X16Y56         LUT6 (Prop_lut6_I1_O)        0.124    14.132 r  control_unit/mainDecoder/Q_i_5__1/O
                         net (fo=2, routed)           0.644    14.776    control_unit/mainDecoder/Q_i_5__1_n_0
    SLICE_X16Y55         LUT6 (Prop_lut6_I5_O)        0.124    14.900 f  control_unit/mainDecoder/Q_i_8__0/O
                         net (fo=1, routed)           0.838    15.738    control_unit/mainDecoder/Q_i_8__0_n_0
    SLICE_X19Y54         LUT6 (Prop_lut6_I1_O)        0.124    15.862 r  control_unit/mainDecoder/Q_i_5__0/O
                         net (fo=2, routed)           0.837    16.699    control_unit/mainDecoder/Q_i_5__0_n_0
    SLICE_X18Y53         LUT6 (Prop_lut6_I5_O)        0.124    16.823 f  control_unit/mainDecoder/Q_i_6__0/O
                         net (fo=1, routed)           1.011    17.834    control_unit/mainDecoder/Q_i_6__0_n_0
    SLICE_X17Y53         LUT6 (Prop_lut6_I1_O)        0.124    17.958 r  control_unit/mainDecoder/Q_i_2__4/O
                         net (fo=3, routed)           0.687    18.644    control_unit/mainDecoder/Q_i_2__4_n_0
    SLICE_X17Y53         LUT5 (Prop_lut5_I0_O)        0.124    18.768 f  control_unit/mainDecoder/Q_i_2__2/O
                         net (fo=3, routed)           0.650    19.418    control_unit/mainDecoder/Q_i_2__2_n_0
    SLICE_X16Y53         LUT5 (Prop_lut5_I4_O)        0.124    19.542 f  control_unit/mainDecoder/Q_i_2__1/O
                         net (fo=2, routed)           1.145    20.687    control_unit/mainDecoder/Q_i_2__1_n_0
    SLICE_X18Y55         LUT6 (Prop_lut6_I0_O)        0.124    20.811 f  control_unit/mainDecoder/Q_i_2/O
                         net (fo=2, routed)           0.848    21.659    control_unit/mainDecoder/Q_i_2_n_0
    SLICE_X20Y55         LUT3 (Prop_lut3_I0_O)        0.124    21.783 r  control_unit/mainDecoder/Q_i_1__0/O
                         net (fo=2, routed)           0.355    22.137    control_unit/mainDecoder/ALUResult[0]
    SLICE_X21Y55         LUT5 (Prop_lut5_I2_O)        0.124    22.261 r  control_unit/mainDecoder/register_file_i_33/O
                         net (fo=33, routed)          2.762    25.023    register_file/wd3[0]
    SLICE_X29Y52         LUT3 (Prop_lut3_I0_O)        0.124    25.147 r  register_file/register[8][0]_i_1/O
                         net (fo=1, routed)           0.000    25.147    register_file/register[8][0]_i_1_n_0
    SLICE_X29Y52         FDRE                                         r  register_file/register_reg[8][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buf_reg_3/genblk1[23].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            register_file/register_reg[20][0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.068ns  (logic 3.228ns (12.877%)  route 21.840ns (87.123%))
  Logic Levels:           21  (FDRE=1 LUT1=1 LUT3=3 LUT5=3 LUT6=13)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y56         FDRE                         0.000     0.000 r  buf_reg_3/genblk1[23].reg1/d/Q_reg/C
    SLICE_X20Y56         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  buf_reg_3/genblk1[23].reg1/d/Q_reg/Q
                         net (fo=131, routed)         3.825     4.343    Instr[22]
    SLICE_X12Y48         LUT1 (Prop_lut1_I0_O)        0.124     4.467 r  Instr_inst__5/O
                         net (fo=35, routed)          3.258     7.725    control_unit/out[23]
    SLICE_X25Y59         LUT3 (Prop_lut3_I0_O)        0.152     7.877 f  control_unit/Q_i_17__0/O
                         net (fo=1, routed)           0.658     8.536    control_unit/mainDecoder/Q_i_13_0
    SLICE_X24Y59         LUT6 (Prop_lut6_I5_O)        0.326     8.862 r  control_unit/mainDecoder/Q_i_16/O
                         net (fo=1, routed)           0.303     9.165    control_unit/mainDecoder/Q_i_16_n_0
    SLICE_X24Y60         LUT6 (Prop_lut6_I3_O)        0.124     9.289 f  control_unit/mainDecoder/Q_i_13/O
                         net (fo=1, routed)           0.408     9.697    control_unit/mainDecoder/Q_i_13_n_0
    SLICE_X23Y61         LUT6 (Prop_lut6_I0_O)        0.124     9.821 f  control_unit/mainDecoder/Q_i_12/O
                         net (fo=1, routed)           0.952    10.773    control_unit/mainDecoder/Q_i_12_n_0
    SLICE_X21Y60         LUT6 (Prop_lut6_I1_O)        0.124    10.897 r  control_unit/mainDecoder/Q_i_10/O
                         net (fo=1, routed)           0.724    11.621    control_unit/mainDecoder/Q_i_10_n_0
    SLICE_X19Y61         LUT6 (Prop_lut6_I5_O)        0.124    11.745 f  control_unit/mainDecoder/Q_i_8__2/O
                         net (fo=1, routed)           0.554    12.299    control_unit/mainDecoder/Q_i_8__2_n_0
    SLICE_X17Y59         LUT6 (Prop_lut6_I1_O)        0.124    12.423 r  control_unit/mainDecoder/Q_i_5__3/O
                         net (fo=2, routed)           0.820    13.243    control_unit/mainDecoder/Q_i_5__3_n_0
    SLICE_X16Y58         LUT6 (Prop_lut6_I5_O)        0.124    13.367 f  control_unit/mainDecoder/Q_i_8__1/O
                         net (fo=1, routed)           0.640    14.008    control_unit/mainDecoder/Q_i_8__1_n_0
    SLICE_X16Y56         LUT6 (Prop_lut6_I1_O)        0.124    14.132 r  control_unit/mainDecoder/Q_i_5__1/O
                         net (fo=2, routed)           0.644    14.776    control_unit/mainDecoder/Q_i_5__1_n_0
    SLICE_X16Y55         LUT6 (Prop_lut6_I5_O)        0.124    14.900 f  control_unit/mainDecoder/Q_i_8__0/O
                         net (fo=1, routed)           0.838    15.738    control_unit/mainDecoder/Q_i_8__0_n_0
    SLICE_X19Y54         LUT6 (Prop_lut6_I1_O)        0.124    15.862 r  control_unit/mainDecoder/Q_i_5__0/O
                         net (fo=2, routed)           0.837    16.699    control_unit/mainDecoder/Q_i_5__0_n_0
    SLICE_X18Y53         LUT6 (Prop_lut6_I5_O)        0.124    16.823 f  control_unit/mainDecoder/Q_i_6__0/O
                         net (fo=1, routed)           1.011    17.834    control_unit/mainDecoder/Q_i_6__0_n_0
    SLICE_X17Y53         LUT6 (Prop_lut6_I1_O)        0.124    17.958 r  control_unit/mainDecoder/Q_i_2__4/O
                         net (fo=3, routed)           0.687    18.644    control_unit/mainDecoder/Q_i_2__4_n_0
    SLICE_X17Y53         LUT5 (Prop_lut5_I0_O)        0.124    18.768 f  control_unit/mainDecoder/Q_i_2__2/O
                         net (fo=3, routed)           0.650    19.418    control_unit/mainDecoder/Q_i_2__2_n_0
    SLICE_X16Y53         LUT5 (Prop_lut5_I4_O)        0.124    19.542 f  control_unit/mainDecoder/Q_i_2__1/O
                         net (fo=2, routed)           1.145    20.687    control_unit/mainDecoder/Q_i_2__1_n_0
    SLICE_X18Y55         LUT6 (Prop_lut6_I0_O)        0.124    20.811 f  control_unit/mainDecoder/Q_i_2/O
                         net (fo=2, routed)           0.848    21.659    control_unit/mainDecoder/Q_i_2_n_0
    SLICE_X20Y55         LUT3 (Prop_lut3_I0_O)        0.124    21.783 r  control_unit/mainDecoder/Q_i_1__0/O
                         net (fo=2, routed)           0.355    22.137    control_unit/mainDecoder/ALUResult[0]
    SLICE_X21Y55         LUT5 (Prop_lut5_I2_O)        0.124    22.261 r  control_unit/mainDecoder/register_file_i_33/O
                         net (fo=33, routed)          2.683    24.944    register_file/wd3[0]
    SLICE_X31Y51         LUT3 (Prop_lut3_I0_O)        0.124    25.068 r  register_file/register[20][0]_i_1/O
                         net (fo=1, routed)           0.000    25.068    register_file/register[20][0]_i_1_n_0
    SLICE_X31Y51         FDRE                                         r  register_file/register_reg[20][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buf_reg_3/genblk1[23].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            register_file/register_reg[12][0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.044ns  (logic 3.228ns (12.889%)  route 21.816ns (87.111%))
  Logic Levels:           21  (FDRE=1 LUT1=1 LUT3=3 LUT5=3 LUT6=13)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y56         FDRE                         0.000     0.000 r  buf_reg_3/genblk1[23].reg1/d/Q_reg/C
    SLICE_X20Y56         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  buf_reg_3/genblk1[23].reg1/d/Q_reg/Q
                         net (fo=131, routed)         3.825     4.343    Instr[22]
    SLICE_X12Y48         LUT1 (Prop_lut1_I0_O)        0.124     4.467 r  Instr_inst__5/O
                         net (fo=35, routed)          3.258     7.725    control_unit/out[23]
    SLICE_X25Y59         LUT3 (Prop_lut3_I0_O)        0.152     7.877 f  control_unit/Q_i_17__0/O
                         net (fo=1, routed)           0.658     8.536    control_unit/mainDecoder/Q_i_13_0
    SLICE_X24Y59         LUT6 (Prop_lut6_I5_O)        0.326     8.862 r  control_unit/mainDecoder/Q_i_16/O
                         net (fo=1, routed)           0.303     9.165    control_unit/mainDecoder/Q_i_16_n_0
    SLICE_X24Y60         LUT6 (Prop_lut6_I3_O)        0.124     9.289 f  control_unit/mainDecoder/Q_i_13/O
                         net (fo=1, routed)           0.408     9.697    control_unit/mainDecoder/Q_i_13_n_0
    SLICE_X23Y61         LUT6 (Prop_lut6_I0_O)        0.124     9.821 f  control_unit/mainDecoder/Q_i_12/O
                         net (fo=1, routed)           0.952    10.773    control_unit/mainDecoder/Q_i_12_n_0
    SLICE_X21Y60         LUT6 (Prop_lut6_I1_O)        0.124    10.897 r  control_unit/mainDecoder/Q_i_10/O
                         net (fo=1, routed)           0.724    11.621    control_unit/mainDecoder/Q_i_10_n_0
    SLICE_X19Y61         LUT6 (Prop_lut6_I5_O)        0.124    11.745 f  control_unit/mainDecoder/Q_i_8__2/O
                         net (fo=1, routed)           0.554    12.299    control_unit/mainDecoder/Q_i_8__2_n_0
    SLICE_X17Y59         LUT6 (Prop_lut6_I1_O)        0.124    12.423 r  control_unit/mainDecoder/Q_i_5__3/O
                         net (fo=2, routed)           0.820    13.243    control_unit/mainDecoder/Q_i_5__3_n_0
    SLICE_X16Y58         LUT6 (Prop_lut6_I5_O)        0.124    13.367 f  control_unit/mainDecoder/Q_i_8__1/O
                         net (fo=1, routed)           0.640    14.008    control_unit/mainDecoder/Q_i_8__1_n_0
    SLICE_X16Y56         LUT6 (Prop_lut6_I1_O)        0.124    14.132 r  control_unit/mainDecoder/Q_i_5__1/O
                         net (fo=2, routed)           0.644    14.776    control_unit/mainDecoder/Q_i_5__1_n_0
    SLICE_X16Y55         LUT6 (Prop_lut6_I5_O)        0.124    14.900 f  control_unit/mainDecoder/Q_i_8__0/O
                         net (fo=1, routed)           0.838    15.738    control_unit/mainDecoder/Q_i_8__0_n_0
    SLICE_X19Y54         LUT6 (Prop_lut6_I1_O)        0.124    15.862 r  control_unit/mainDecoder/Q_i_5__0/O
                         net (fo=2, routed)           0.837    16.699    control_unit/mainDecoder/Q_i_5__0_n_0
    SLICE_X18Y53         LUT6 (Prop_lut6_I5_O)        0.124    16.823 f  control_unit/mainDecoder/Q_i_6__0/O
                         net (fo=1, routed)           1.011    17.834    control_unit/mainDecoder/Q_i_6__0_n_0
    SLICE_X17Y53         LUT6 (Prop_lut6_I1_O)        0.124    17.958 r  control_unit/mainDecoder/Q_i_2__4/O
                         net (fo=3, routed)           0.687    18.644    control_unit/mainDecoder/Q_i_2__4_n_0
    SLICE_X17Y53         LUT5 (Prop_lut5_I0_O)        0.124    18.768 f  control_unit/mainDecoder/Q_i_2__2/O
                         net (fo=3, routed)           0.650    19.418    control_unit/mainDecoder/Q_i_2__2_n_0
    SLICE_X16Y53         LUT5 (Prop_lut5_I4_O)        0.124    19.542 f  control_unit/mainDecoder/Q_i_2__1/O
                         net (fo=2, routed)           1.145    20.687    control_unit/mainDecoder/Q_i_2__1_n_0
    SLICE_X18Y55         LUT6 (Prop_lut6_I0_O)        0.124    20.811 f  control_unit/mainDecoder/Q_i_2/O
                         net (fo=2, routed)           0.848    21.659    control_unit/mainDecoder/Q_i_2_n_0
    SLICE_X20Y55         LUT3 (Prop_lut3_I0_O)        0.124    21.783 r  control_unit/mainDecoder/Q_i_1__0/O
                         net (fo=2, routed)           0.355    22.137    control_unit/mainDecoder/ALUResult[0]
    SLICE_X21Y55         LUT5 (Prop_lut5_I2_O)        0.124    22.261 r  control_unit/mainDecoder/register_file_i_33/O
                         net (fo=33, routed)          2.659    24.920    register_file/wd3[0]
    SLICE_X29Y52         LUT3 (Prop_lut3_I0_O)        0.124    25.044 r  register_file/register[12][0]_i_1/O
                         net (fo=1, routed)           0.000    25.044    register_file/register[12][0]_i_1_n_0
    SLICE_X29Y52         FDRE                                         r  register_file/register_reg[12][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buf_reg_3/genblk1[23].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            register_file/register_reg[16][0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.920ns  (logic 3.228ns (12.953%)  route 21.692ns (87.047%))
  Logic Levels:           21  (FDRE=1 LUT1=1 LUT3=3 LUT5=3 LUT6=13)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y56         FDRE                         0.000     0.000 r  buf_reg_3/genblk1[23].reg1/d/Q_reg/C
    SLICE_X20Y56         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  buf_reg_3/genblk1[23].reg1/d/Q_reg/Q
                         net (fo=131, routed)         3.825     4.343    Instr[22]
    SLICE_X12Y48         LUT1 (Prop_lut1_I0_O)        0.124     4.467 r  Instr_inst__5/O
                         net (fo=35, routed)          3.258     7.725    control_unit/out[23]
    SLICE_X25Y59         LUT3 (Prop_lut3_I0_O)        0.152     7.877 f  control_unit/Q_i_17__0/O
                         net (fo=1, routed)           0.658     8.536    control_unit/mainDecoder/Q_i_13_0
    SLICE_X24Y59         LUT6 (Prop_lut6_I5_O)        0.326     8.862 r  control_unit/mainDecoder/Q_i_16/O
                         net (fo=1, routed)           0.303     9.165    control_unit/mainDecoder/Q_i_16_n_0
    SLICE_X24Y60         LUT6 (Prop_lut6_I3_O)        0.124     9.289 f  control_unit/mainDecoder/Q_i_13/O
                         net (fo=1, routed)           0.408     9.697    control_unit/mainDecoder/Q_i_13_n_0
    SLICE_X23Y61         LUT6 (Prop_lut6_I0_O)        0.124     9.821 f  control_unit/mainDecoder/Q_i_12/O
                         net (fo=1, routed)           0.952    10.773    control_unit/mainDecoder/Q_i_12_n_0
    SLICE_X21Y60         LUT6 (Prop_lut6_I1_O)        0.124    10.897 r  control_unit/mainDecoder/Q_i_10/O
                         net (fo=1, routed)           0.724    11.621    control_unit/mainDecoder/Q_i_10_n_0
    SLICE_X19Y61         LUT6 (Prop_lut6_I5_O)        0.124    11.745 f  control_unit/mainDecoder/Q_i_8__2/O
                         net (fo=1, routed)           0.554    12.299    control_unit/mainDecoder/Q_i_8__2_n_0
    SLICE_X17Y59         LUT6 (Prop_lut6_I1_O)        0.124    12.423 r  control_unit/mainDecoder/Q_i_5__3/O
                         net (fo=2, routed)           0.820    13.243    control_unit/mainDecoder/Q_i_5__3_n_0
    SLICE_X16Y58         LUT6 (Prop_lut6_I5_O)        0.124    13.367 f  control_unit/mainDecoder/Q_i_8__1/O
                         net (fo=1, routed)           0.640    14.008    control_unit/mainDecoder/Q_i_8__1_n_0
    SLICE_X16Y56         LUT6 (Prop_lut6_I1_O)        0.124    14.132 r  control_unit/mainDecoder/Q_i_5__1/O
                         net (fo=2, routed)           0.644    14.776    control_unit/mainDecoder/Q_i_5__1_n_0
    SLICE_X16Y55         LUT6 (Prop_lut6_I5_O)        0.124    14.900 f  control_unit/mainDecoder/Q_i_8__0/O
                         net (fo=1, routed)           0.838    15.738    control_unit/mainDecoder/Q_i_8__0_n_0
    SLICE_X19Y54         LUT6 (Prop_lut6_I1_O)        0.124    15.862 r  control_unit/mainDecoder/Q_i_5__0/O
                         net (fo=2, routed)           0.837    16.699    control_unit/mainDecoder/Q_i_5__0_n_0
    SLICE_X18Y53         LUT6 (Prop_lut6_I5_O)        0.124    16.823 f  control_unit/mainDecoder/Q_i_6__0/O
                         net (fo=1, routed)           1.011    17.834    control_unit/mainDecoder/Q_i_6__0_n_0
    SLICE_X17Y53         LUT6 (Prop_lut6_I1_O)        0.124    17.958 r  control_unit/mainDecoder/Q_i_2__4/O
                         net (fo=3, routed)           0.687    18.644    control_unit/mainDecoder/Q_i_2__4_n_0
    SLICE_X17Y53         LUT5 (Prop_lut5_I0_O)        0.124    18.768 f  control_unit/mainDecoder/Q_i_2__2/O
                         net (fo=3, routed)           0.650    19.418    control_unit/mainDecoder/Q_i_2__2_n_0
    SLICE_X16Y53         LUT5 (Prop_lut5_I4_O)        0.124    19.542 f  control_unit/mainDecoder/Q_i_2__1/O
                         net (fo=2, routed)           1.145    20.687    control_unit/mainDecoder/Q_i_2__1_n_0
    SLICE_X18Y55         LUT6 (Prop_lut6_I0_O)        0.124    20.811 f  control_unit/mainDecoder/Q_i_2/O
                         net (fo=2, routed)           0.848    21.659    control_unit/mainDecoder/Q_i_2_n_0
    SLICE_X20Y55         LUT3 (Prop_lut3_I0_O)        0.124    21.783 r  control_unit/mainDecoder/Q_i_1__0/O
                         net (fo=2, routed)           0.355    22.137    control_unit/mainDecoder/ALUResult[0]
    SLICE_X21Y55         LUT5 (Prop_lut5_I2_O)        0.124    22.261 r  control_unit/mainDecoder/register_file_i_33/O
                         net (fo=33, routed)          2.535    24.796    register_file/wd3[0]
    SLICE_X30Y51         LUT3 (Prop_lut3_I0_O)        0.124    24.920 r  register_file/register[16][0]_i_1/O
                         net (fo=1, routed)           0.000    24.920    register_file/register[16][0]_i_1_n_0
    SLICE_X30Y51         FDRE                                         r  register_file/register_reg[16][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buf_reg_3/genblk1[23].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            register_file/register_reg[28][30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.712ns  (logic 3.104ns (12.561%)  route 21.608ns (87.439%))
  Logic Levels:           20  (FDRE=1 LUT1=1 LUT3=2 LUT5=3 LUT6=13)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y56         FDRE                         0.000     0.000 r  buf_reg_3/genblk1[23].reg1/d/Q_reg/C
    SLICE_X20Y56         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  buf_reg_3/genblk1[23].reg1/d/Q_reg/Q
                         net (fo=131, routed)         3.825     4.343    Instr[22]
    SLICE_X12Y48         LUT1 (Prop_lut1_I0_O)        0.124     4.467 r  Instr_inst__5/O
                         net (fo=35, routed)          3.258     7.725    control_unit/out[23]
    SLICE_X25Y59         LUT3 (Prop_lut3_I0_O)        0.152     7.877 f  control_unit/Q_i_17__0/O
                         net (fo=1, routed)           0.658     8.536    control_unit/mainDecoder/Q_i_13_0
    SLICE_X24Y59         LUT6 (Prop_lut6_I5_O)        0.326     8.862 r  control_unit/mainDecoder/Q_i_16/O
                         net (fo=1, routed)           0.303     9.165    control_unit/mainDecoder/Q_i_16_n_0
    SLICE_X24Y60         LUT6 (Prop_lut6_I3_O)        0.124     9.289 r  control_unit/mainDecoder/Q_i_13/O
                         net (fo=1, routed)           0.408     9.697    control_unit/mainDecoder/Q_i_13_n_0
    SLICE_X23Y61         LUT6 (Prop_lut6_I0_O)        0.124     9.821 r  control_unit/mainDecoder/Q_i_12/O
                         net (fo=1, routed)           0.952    10.773    control_unit/mainDecoder/Q_i_12_n_0
    SLICE_X21Y60         LUT6 (Prop_lut6_I1_O)        0.124    10.897 f  control_unit/mainDecoder/Q_i_10/O
                         net (fo=1, routed)           0.724    11.621    control_unit/mainDecoder/Q_i_10_n_0
    SLICE_X19Y61         LUT6 (Prop_lut6_I5_O)        0.124    11.745 r  control_unit/mainDecoder/Q_i_8__2/O
                         net (fo=1, routed)           0.554    12.299    control_unit/mainDecoder/Q_i_8__2_n_0
    SLICE_X17Y59         LUT6 (Prop_lut6_I1_O)        0.124    12.423 f  control_unit/mainDecoder/Q_i_5__3/O
                         net (fo=2, routed)           0.820    13.243    control_unit/mainDecoder/Q_i_5__3_n_0
    SLICE_X16Y58         LUT6 (Prop_lut6_I5_O)        0.124    13.367 r  control_unit/mainDecoder/Q_i_8__1/O
                         net (fo=1, routed)           0.640    14.008    control_unit/mainDecoder/Q_i_8__1_n_0
    SLICE_X16Y56         LUT6 (Prop_lut6_I1_O)        0.124    14.132 f  control_unit/mainDecoder/Q_i_5__1/O
                         net (fo=2, routed)           0.644    14.776    control_unit/mainDecoder/Q_i_5__1_n_0
    SLICE_X16Y55         LUT6 (Prop_lut6_I5_O)        0.124    14.900 r  control_unit/mainDecoder/Q_i_8__0/O
                         net (fo=1, routed)           0.838    15.738    control_unit/mainDecoder/Q_i_8__0_n_0
    SLICE_X19Y54         LUT6 (Prop_lut6_I1_O)        0.124    15.862 f  control_unit/mainDecoder/Q_i_5__0/O
                         net (fo=2, routed)           0.837    16.699    control_unit/mainDecoder/Q_i_5__0_n_0
    SLICE_X18Y53         LUT6 (Prop_lut6_I5_O)        0.124    16.823 r  control_unit/mainDecoder/Q_i_6__0/O
                         net (fo=1, routed)           1.011    17.834    control_unit/mainDecoder/Q_i_6__0_n_0
    SLICE_X17Y53         LUT6 (Prop_lut6_I1_O)        0.124    17.958 f  control_unit/mainDecoder/Q_i_2__4/O
                         net (fo=3, routed)           0.687    18.644    control_unit/mainDecoder/Q_i_2__4_n_0
    SLICE_X17Y53         LUT5 (Prop_lut5_I0_O)        0.124    18.768 r  control_unit/mainDecoder/Q_i_2__2/O
                         net (fo=3, routed)           0.650    19.418    control_unit/mainDecoder/Q_i_2__2_n_0
    SLICE_X16Y53         LUT5 (Prop_lut5_I4_O)        0.124    19.542 r  control_unit/mainDecoder/Q_i_2__1/O
                         net (fo=2, routed)           0.739    20.281    control_unit/mainDecoder/Q_i_2__1_n_0
    SLICE_X18Y55         LUT6 (Prop_lut6_I0_O)        0.124    20.405 r  control_unit/mainDecoder/Q_i_1/O
                         net (fo=3, routed)           1.011    21.417    control_unit/mainDecoder/ALUResult[30]
    SLICE_X17Y55         LUT5 (Prop_lut5_I2_O)        0.124    21.541 r  control_unit/mainDecoder/register_file_i_3/O
                         net (fo=33, routed)          3.047    24.588    register_file/wd3[30]
    SLICE_X8Y45          LUT3 (Prop_lut3_I0_O)        0.124    24.712 r  register_file/register[28][30]_i_1/O
                         net (fo=1, routed)           0.000    24.712    register_file/register[28][30]_i_1_n_0
    SLICE_X8Y45          FDRE                                         r  register_file/register_reg[28][30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buf_reg_3/genblk1[23].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            register_file/register_reg[29][0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.556ns  (logic 3.228ns (13.145%)  route 21.328ns (86.855%))
  Logic Levels:           21  (FDRE=1 LUT1=1 LUT3=3 LUT5=3 LUT6=13)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y56         FDRE                         0.000     0.000 r  buf_reg_3/genblk1[23].reg1/d/Q_reg/C
    SLICE_X20Y56         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  buf_reg_3/genblk1[23].reg1/d/Q_reg/Q
                         net (fo=131, routed)         3.825     4.343    Instr[22]
    SLICE_X12Y48         LUT1 (Prop_lut1_I0_O)        0.124     4.467 r  Instr_inst__5/O
                         net (fo=35, routed)          3.258     7.725    control_unit/out[23]
    SLICE_X25Y59         LUT3 (Prop_lut3_I0_O)        0.152     7.877 f  control_unit/Q_i_17__0/O
                         net (fo=1, routed)           0.658     8.536    control_unit/mainDecoder/Q_i_13_0
    SLICE_X24Y59         LUT6 (Prop_lut6_I5_O)        0.326     8.862 r  control_unit/mainDecoder/Q_i_16/O
                         net (fo=1, routed)           0.303     9.165    control_unit/mainDecoder/Q_i_16_n_0
    SLICE_X24Y60         LUT6 (Prop_lut6_I3_O)        0.124     9.289 f  control_unit/mainDecoder/Q_i_13/O
                         net (fo=1, routed)           0.408     9.697    control_unit/mainDecoder/Q_i_13_n_0
    SLICE_X23Y61         LUT6 (Prop_lut6_I0_O)        0.124     9.821 f  control_unit/mainDecoder/Q_i_12/O
                         net (fo=1, routed)           0.952    10.773    control_unit/mainDecoder/Q_i_12_n_0
    SLICE_X21Y60         LUT6 (Prop_lut6_I1_O)        0.124    10.897 r  control_unit/mainDecoder/Q_i_10/O
                         net (fo=1, routed)           0.724    11.621    control_unit/mainDecoder/Q_i_10_n_0
    SLICE_X19Y61         LUT6 (Prop_lut6_I5_O)        0.124    11.745 f  control_unit/mainDecoder/Q_i_8__2/O
                         net (fo=1, routed)           0.554    12.299    control_unit/mainDecoder/Q_i_8__2_n_0
    SLICE_X17Y59         LUT6 (Prop_lut6_I1_O)        0.124    12.423 r  control_unit/mainDecoder/Q_i_5__3/O
                         net (fo=2, routed)           0.820    13.243    control_unit/mainDecoder/Q_i_5__3_n_0
    SLICE_X16Y58         LUT6 (Prop_lut6_I5_O)        0.124    13.367 f  control_unit/mainDecoder/Q_i_8__1/O
                         net (fo=1, routed)           0.640    14.008    control_unit/mainDecoder/Q_i_8__1_n_0
    SLICE_X16Y56         LUT6 (Prop_lut6_I1_O)        0.124    14.132 r  control_unit/mainDecoder/Q_i_5__1/O
                         net (fo=2, routed)           0.644    14.776    control_unit/mainDecoder/Q_i_5__1_n_0
    SLICE_X16Y55         LUT6 (Prop_lut6_I5_O)        0.124    14.900 f  control_unit/mainDecoder/Q_i_8__0/O
                         net (fo=1, routed)           0.838    15.738    control_unit/mainDecoder/Q_i_8__0_n_0
    SLICE_X19Y54         LUT6 (Prop_lut6_I1_O)        0.124    15.862 r  control_unit/mainDecoder/Q_i_5__0/O
                         net (fo=2, routed)           0.837    16.699    control_unit/mainDecoder/Q_i_5__0_n_0
    SLICE_X18Y53         LUT6 (Prop_lut6_I5_O)        0.124    16.823 f  control_unit/mainDecoder/Q_i_6__0/O
                         net (fo=1, routed)           1.011    17.834    control_unit/mainDecoder/Q_i_6__0_n_0
    SLICE_X17Y53         LUT6 (Prop_lut6_I1_O)        0.124    17.958 r  control_unit/mainDecoder/Q_i_2__4/O
                         net (fo=3, routed)           0.687    18.644    control_unit/mainDecoder/Q_i_2__4_n_0
    SLICE_X17Y53         LUT5 (Prop_lut5_I0_O)        0.124    18.768 f  control_unit/mainDecoder/Q_i_2__2/O
                         net (fo=3, routed)           0.650    19.418    control_unit/mainDecoder/Q_i_2__2_n_0
    SLICE_X16Y53         LUT5 (Prop_lut5_I4_O)        0.124    19.542 f  control_unit/mainDecoder/Q_i_2__1/O
                         net (fo=2, routed)           1.145    20.687    control_unit/mainDecoder/Q_i_2__1_n_0
    SLICE_X18Y55         LUT6 (Prop_lut6_I0_O)        0.124    20.811 f  control_unit/mainDecoder/Q_i_2/O
                         net (fo=2, routed)           0.848    21.659    control_unit/mainDecoder/Q_i_2_n_0
    SLICE_X20Y55         LUT3 (Prop_lut3_I0_O)        0.124    21.783 r  control_unit/mainDecoder/Q_i_1__0/O
                         net (fo=2, routed)           0.355    22.137    control_unit/mainDecoder/ALUResult[0]
    SLICE_X21Y55         LUT5 (Prop_lut5_I2_O)        0.124    22.261 r  control_unit/mainDecoder/register_file_i_33/O
                         net (fo=33, routed)          2.171    24.432    register_file/wd3[0]
    SLICE_X29Y51         LUT3 (Prop_lut3_I0_O)        0.124    24.556 r  register_file/register[29][0]_i_1/O
                         net (fo=1, routed)           0.000    24.556    register_file/register[29][0]_i_1_n_0
    SLICE_X29Y51         FDRE                                         r  register_file/register_reg[29][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buf_reg_3/genblk1[23].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            PC1_reg[10]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.548ns  (logic 3.104ns (12.645%)  route 21.444ns (87.355%))
  Logic Levels:           20  (FDRE=1 LUT1=1 LUT3=1 LUT4=1 LUT5=2 LUT6=14)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y56         FDRE                         0.000     0.000 r  buf_reg_3/genblk1[23].reg1/d/Q_reg/C
    SLICE_X20Y56         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  buf_reg_3/genblk1[23].reg1/d/Q_reg/Q
                         net (fo=131, routed)         3.825     4.343    Instr[22]
    SLICE_X12Y48         LUT1 (Prop_lut1_I0_O)        0.124     4.467 r  Instr_inst__5/O
                         net (fo=35, routed)          3.258     7.725    control_unit/out[23]
    SLICE_X25Y59         LUT3 (Prop_lut3_I0_O)        0.152     7.877 f  control_unit/Q_i_17__0/O
                         net (fo=1, routed)           0.658     8.536    control_unit/mainDecoder/Q_i_13_0
    SLICE_X24Y59         LUT6 (Prop_lut6_I5_O)        0.326     8.862 r  control_unit/mainDecoder/Q_i_16/O
                         net (fo=1, routed)           0.303     9.165    control_unit/mainDecoder/Q_i_16_n_0
    SLICE_X24Y60         LUT6 (Prop_lut6_I3_O)        0.124     9.289 f  control_unit/mainDecoder/Q_i_13/O
                         net (fo=1, routed)           0.408     9.697    control_unit/mainDecoder/Q_i_13_n_0
    SLICE_X23Y61         LUT6 (Prop_lut6_I0_O)        0.124     9.821 f  control_unit/mainDecoder/Q_i_12/O
                         net (fo=1, routed)           0.952    10.773    control_unit/mainDecoder/Q_i_12_n_0
    SLICE_X21Y60         LUT6 (Prop_lut6_I1_O)        0.124    10.897 r  control_unit/mainDecoder/Q_i_10/O
                         net (fo=1, routed)           0.724    11.621    control_unit/mainDecoder/Q_i_10_n_0
    SLICE_X19Y61         LUT6 (Prop_lut6_I5_O)        0.124    11.745 f  control_unit/mainDecoder/Q_i_8__2/O
                         net (fo=1, routed)           0.554    12.299    control_unit/mainDecoder/Q_i_8__2_n_0
    SLICE_X17Y59         LUT6 (Prop_lut6_I1_O)        0.124    12.423 r  control_unit/mainDecoder/Q_i_5__3/O
                         net (fo=2, routed)           0.820    13.243    control_unit/mainDecoder/Q_i_5__3_n_0
    SLICE_X16Y58         LUT6 (Prop_lut6_I5_O)        0.124    13.367 f  control_unit/mainDecoder/Q_i_8__1/O
                         net (fo=1, routed)           0.640    14.008    control_unit/mainDecoder/Q_i_8__1_n_0
    SLICE_X16Y56         LUT6 (Prop_lut6_I1_O)        0.124    14.132 r  control_unit/mainDecoder/Q_i_5__1/O
                         net (fo=2, routed)           0.644    14.776    control_unit/mainDecoder/Q_i_5__1_n_0
    SLICE_X16Y55         LUT6 (Prop_lut6_I5_O)        0.124    14.900 f  control_unit/mainDecoder/Q_i_8__0/O
                         net (fo=1, routed)           0.838    15.738    control_unit/mainDecoder/Q_i_8__0_n_0
    SLICE_X19Y54         LUT6 (Prop_lut6_I1_O)        0.124    15.862 r  control_unit/mainDecoder/Q_i_5__0/O
                         net (fo=2, routed)           0.812    16.674    control_unit/mainDecoder/Q_i_5__0_n_0
    SLICE_X18Y53         LUT5 (Prop_lut5_I0_O)        0.124    16.798 r  control_unit/mainDecoder/Q_i_2__7/O
                         net (fo=2, routed)           0.810    17.607    control_unit/mainDecoder/Q_i_2__7_n_0
    SLICE_X18Y53         LUT5 (Prop_lut5_I0_O)        0.124    17.731 r  control_unit/mainDecoder/Q_i_2__5/O
                         net (fo=2, routed)           0.663    18.394    control_unit/mainDecoder/Q_i_2__5_n_0
    SLICE_X16Y53         LUT6 (Prop_lut6_I0_O)        0.124    18.518 f  control_unit/mainDecoder/Q_i_1__6/O
                         net (fo=3, routed)           1.144    19.663    control_unit/mainDecoder/ALUResult[25]
    SLICE_X18Y54         LUT6 (Prop_lut6_I5_O)        0.124    19.787 f  control_unit/mainDecoder/PC1[31]_i_6/O
                         net (fo=1, routed)           0.958    20.745    control_unit/mainDecoder/PC1[31]_i_6_n_0
    SLICE_X17Y52         LUT4 (Prop_lut4_I2_O)        0.124    20.869 f  control_unit/mainDecoder/PC1[31]_i_4/O
                         net (fo=1, routed)           0.957    21.826    control_unit/mainDecoder/PC1[31]_i_4_n_0
    SLICE_X19Y55         LUT6 (Prop_lut6_I4_O)        0.124    21.950 r  control_unit/mainDecoder/PC1[31]_i_2/O
                         net (fo=1, routed)           0.438    22.389    control_unit/mainDecoder/PC1[31]_i_2_n_0
    SLICE_X20Y54         LUT6 (Prop_lut6_I4_O)        0.124    22.513 r  control_unit/mainDecoder/PC1[31]_i_1/O
                         net (fo=32, routed)          2.035    24.548    PCWrite
    SLICE_X17Y62         FDSE                                         r  PC1_reg[10]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PC1_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            buf_reg_4/genblk1[4].reg1/d/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.141ns (55.131%)  route 0.115ns (44.869%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y60         FDRE                         0.000     0.000 r  PC1_reg[4]/C
    SLICE_X22Y60         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  PC1_reg[4]/Q
                         net (fo=3, routed)           0.115     0.256    buf_reg_4/genblk1[4].reg1/d/Q[0]
    SLICE_X24Y60         FDRE                                         r  buf_reg_4/genblk1[4].reg1/d/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC1_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            buf_reg_4/genblk1[20].reg1/d/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.258ns  (logic 0.141ns (54.596%)  route 0.117ns (45.404%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y53         FDRE                         0.000     0.000 r  PC1_reg[20]/C
    SLICE_X21Y53         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  PC1_reg[20]/Q
                         net (fo=2, routed)           0.117     0.258    buf_reg_4/genblk1[20].reg1/d/Q[0]
    SLICE_X19Y52         FDRE                                         r  buf_reg_4/genblk1[20].reg1/d/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC1_reg[13]/C
                            (rising edge-triggered cell FDSE)
  Destination:            buf_reg_4/genblk1[13].reg1/d/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.141ns (52.544%)  route 0.127ns (47.456%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y56         FDSE                         0.000     0.000 r  PC1_reg[13]/C
    SLICE_X17Y56         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  PC1_reg[13]/Q
                         net (fo=4, routed)           0.127     0.268    buf_reg_4/genblk1[13].reg1/d/Q[0]
    SLICE_X17Y58         FDRE                                         r  buf_reg_4/genblk1[13].reg1/d/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC1_reg[30]/C
                            (rising edge-triggered cell FDRE)
  Destination:            buf_reg_4/genblk1[30].reg1/d/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.278ns  (logic 0.148ns (53.268%)  route 0.130ns (46.732%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y52         FDRE                         0.000     0.000 r  PC1_reg[30]/C
    SLICE_X16Y52         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  PC1_reg[30]/Q
                         net (fo=2, routed)           0.130     0.278    buf_reg_4/genblk1[30].reg1/d/Q[0]
    SLICE_X14Y52         FDRE                                         r  buf_reg_4/genblk1[30].reg1/d/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC1_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            buf_reg_4/genblk1[0].reg1/d/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.141ns (50.447%)  route 0.139ns (49.553%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y55         FDRE                         0.000     0.000 r  PC1_reg[0]/C
    SLICE_X23Y55         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  PC1_reg[0]/Q
                         net (fo=3, routed)           0.139     0.280    buf_reg_4/genblk1[0].reg1/d/Q[0]
    SLICE_X22Y57         FDRE                                         r  buf_reg_4/genblk1[0].reg1/d/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC1_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            buf_reg_4/genblk1[3].reg1/d/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.281ns  (logic 0.141ns (50.217%)  route 0.140ns (49.783%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y60         FDRE                         0.000     0.000 r  PC1_reg[3]/C
    SLICE_X22Y60         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  PC1_reg[3]/Q
                         net (fo=5, routed)           0.140     0.281    buf_reg_4/genblk1[3].reg1/d/Q[0]
    SLICE_X23Y61         FDRE                                         r  buf_reg_4/genblk1[3].reg1/d/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC1_reg[17]/C
                            (rising edge-triggered cell FDRE)
  Destination:            buf_reg_4/genblk1[17].reg1/d/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.164ns (55.358%)  route 0.132ns (44.642%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y52         FDRE                         0.000     0.000 r  PC1_reg[17]/C
    SLICE_X16Y52         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  PC1_reg[17]/Q
                         net (fo=2, routed)           0.132     0.296    buf_reg_4/genblk1[17].reg1/d/Q[0]
    SLICE_X14Y52         FDRE                                         r  buf_reg_4/genblk1[17].reg1/d/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC1_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            buf_reg_4/genblk1[12].reg1/d/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.141ns (46.037%)  route 0.165ns (53.963%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y62         FDRE                         0.000     0.000 r  PC1_reg[12]/C
    SLICE_X17Y62         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  PC1_reg[12]/Q
                         net (fo=2, routed)           0.165     0.306    buf_reg_4/genblk1[12].reg1/d/Q[0]
    SLICE_X18Y62         FDRE                                         r  buf_reg_4/genblk1[12].reg1/d/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC1_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            buf_reg_4/genblk1[9].reg1/d/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.312ns  (logic 0.141ns (45.147%)  route 0.171ns (54.853%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y62         FDRE                         0.000     0.000 r  PC1_reg[9]/C
    SLICE_X17Y62         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  PC1_reg[9]/Q
                         net (fo=2, routed)           0.171     0.312    buf_reg_4/genblk1[9].reg1/d/Q[0]
    SLICE_X18Y62         FDRE                                         r  buf_reg_4/genblk1[9].reg1/d/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 register_file/register_reg[10][30]/C
                            (rising edge-triggered cell FDRE)
  Destination:            register_file/register_reg[10][30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.186ns (58.497%)  route 0.132ns (41.503%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y47          FDRE                         0.000     0.000 r  register_file/register_reg[10][30]/C
    SLICE_X9Y47          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  register_file/register_reg[10][30]/Q
                         net (fo=3, routed)           0.132     0.273    register_file/register[10][30]
    SLICE_X9Y47          LUT3 (Prop_lut3_I2_O)        0.045     0.318 r  register_file/register[10][30]_i_1/O
                         net (fo=1, routed)           0.000     0.318    register_file/register[10][30]_i_1_n_0
    SLICE_X9Y47          FDRE                                         r  register_file/register_reg[10][30]/D
  -------------------------------------------------------------------    -------------------





