/*
 * Copyright (C) 2015-2018 Glowforge, Inc.
 *
 * Copyright (C) 2014 Freescale Semiconductor, Inc.
 *
 * SPDX-License-Identifier:	GPL-2.0+
 *
 * Refer docs/README.imxmage for more details about how-to configure
 * and create imximage boot image
 *
 * The syntax is taken as close as possible with the kwbimage
 */

/* image version */

IMAGE_VERSION 2

/*
 * Always boot from SD
 */

BOOT_FROM	sd

/*
 * Device Configuration Data (DCD)
 *
 * Each entry must have the format:
 * Addr-type           Address        Value
 *
 * where:
 *	Addr-type register length (1,2 or 4 bytes)
 *	Address	  absolute address of the register
 *	value	  value to be stored in the register
 */

/* IOMUX: DDR IO type */
DATA 4	0x020e0774 0x000C0000
DATA 4	0x020e0754 0x00000000

/* IOMUX: clock */
DATA 4	0x020e04ac 0x00000038
DATA 4	0x020e04b0 0x00000038

/* IOMUX: address */
DATA 4	0x020e0464 0x00000038
DATA 4	0x020e0490 0x00000038
DATA 4	0x020e074c 0x00000038

/* IOMUX: control */
DATA 4	0x020e0494 0x00000038
DATA 4	0x020e04a0 0x00000000
DATA 4	0x020e04b4 0x00000038
DATA 4	0x020e04b8 0x00000038
DATA 4	0x020e076c 0x00000038

/* IOMUX: data strobes */
DATA 4	0x020e0750 0x00000000
DATA 4	0x020e04bc 0x00000038
DATA 4	0x020e04c0 0x00000038
DATA 4	0x020e04c4 0x00000038
DATA 4	0x020e04c8 0x00000038

/* IOMUX: data */
DATA 4	0x020e0760 0x00000000
DATA 4	0x020e0764 0x00000038
DATA 4	0x020e0770 0x00000038
DATA 4	0x020e0778 0x00000038
DATA 4	0x020e077c 0x00000038

DATA 4	0x020e0470 0x00000038
DATA 4	0x020e0474 0x00000038
DATA 4	0x020e0478 0x00000038
DATA 4	0x020e047c 0x00000038

/* ZQ calibration */
DATA 4	0x021b0800 0xA1390003

/* Write leveling calibration */
DATA 4	0x021b080c 0x004E0059	/*** REPLACE WITH CALIBRATION RESULT ***/
DATA 4	0x021b0810 0x003B0046	/*** REPLACE WITH CALIBRATION RESULT ***/

/* DQS gating calibration */
DATA 4	0x021b083c 0x42540244	/*** REPLACE WITH CALIBRATION RESULT ***/
DATA 4	0x021b0840 0x02240228	/*** REPLACE WITH CALIBRATION RESULT ***/

/* Read calibration */
DATA 4	0x021b0848 0x40464444	/*** REPLACE WITH CALIBRATION RESULT ***/

/* Write calibration */
DATA 4	0x021b0850 0x2C2C3226	/*** REPLACE WITH CALIBRATION RESULT ***/

/* Read data bit delay */
DATA 4	0x021b081c 0x33333333
DATA 4	0x021b0820 0x33333333
DATA 4	0x021b0824 0x33333333
DATA 4	0x021b0828 0x33333333

/* Complete calibration by forced measurement */
DATA 4	0x021b08b8 0x00000800

/* MMDC init */
DATA 4	0x021b0004 0x00020024
DATA 4	0x021b0008 0x00444040
DATA 4	0x021b000c 0x3F435313
DATA 4	0x021b0010 0xB66E8B63
DATA 4	0x021b0014 0x01FF0092
DATA 4	0x021b0018 0x00011740
DATA 4	0x021b001c 0x00008000
DATA 4	0x021b002c 0x000026D2
DATA 4	0x021b0030 0x00431023
DATA 4	0x021b0040 0x00000017
DATA 4	0x021b0000 0x83190000

/* Mode register writes */
DATA 4	0x021b001c 0x04008032
DATA 4	0x021b001c 0x00008033
DATA 4	0x021b001c 0x00428031
DATA 4	0x021b001c 0x05208030
DATA 4  0x021b001c 0x04008040

DATA 4	0x021b0020 0x00007800
DATA 4	0x021b0818 0x00011117
DATA 4	0x021b0004 0x00025564
DATA 4	0x021b0404 0x00011006

DATA 4	0x021b001c 0x00000000

/* set the default clock gate to save power */
DATA 4  0x020c4068 0x00C03F3F
DATA 4  0x020c406c 0x0030FC0C
DATA 4  0x020c4070 0x0FFFC000
DATA 4  0x020c4074 0x3FF00000
DATA 4  0x020c4078 0x00FFF300
DATA 4  0x020c407c 0x0F0000C3
DATA 4  0x020c4080 0x000003FF

/* enable AXI cache for VDOA/VPU/IPU */
DATA 4  0x020e0010 0xF00000CF
/* set IPU AXI-id0 Qos=0xf(bypass) AXI-id1 Qos=0x7 */
DATA 4  0x020e0018 0x007F007F
DATA 4  0x020e001c 0x007F007F

