Line 72: (I)Invalid Type(%d)
Line 183: [PDSCH_Preproc][TBS_LBRM] Invalid x(%d) is replaced to layer(%d), maxNumberMIMO_LayersPDSCH(%d), freqRange(%d)
Line 262: [PDSCH_Preproc][TBS_LBRM] NrBwpAllDlBwpConfig[%d] BwpId(%d), Length(%d), maxPRBacrossBWPs(%d), s(p)CellCfgInitDlBwpDedi(%d), pdschCfgMcsTable: cfg(%d), value(%d), Qm_LBRM(%d), CcIdx(%d)
Line 296: [TbsLBRM] Qm_LBRM(%d), org_layer_LBRM(%d), layer_LBRM(%d), mcsTable: cfg(0x%x), value(0x%x)
Line 355: [PDSCH_Preproc] TBS_LBRM(%d), maxCodeBlockNum(%d), layer_LBRM(%d), maxPRBacrossBWPs(%d), freqRange(%d), maxMimoLayer(cfg/val)(1/1)(%d), pdschCfgMcsTable(cfg/val)(1/1)(%d), pdschCfgMcsTableR17(cfg/val)(1/1)(%d)
Line 410: [PDSCH_Preproc] Invalid DMRS configuration: dmrsType(%d), maxLength(%d)
Line 460: [PDSCH_Preproc] Invalid 2 CW scheduling within 1 slot[CW:%d]
Line 469: [PDSCH_Preproc] Invalid DMRS configuration: dmrsType(%d), maxLength(%d)
Line 479: [PDSCH_Preproc] Invalid DCI format (0x%x)
Line 488: [PDSCH_Preproc] Discard DCI: RxAntNum(%d) is smaller than layer(%d) in DCI
Line 498: [PDSCH_Preproc] Discard DCI: CC(%d), decSkip(0x%08x), CuraSlot(%d) is not matched with dataMover aSlot(%d) in DCI
Line 508: NrSpDchPreprocDev Discard Second DCI of Same HID in same Slot rx_time.aslot_idx (%d), dlCurTime.aslot_idx(%d)
Line 518: [PDSCH_Preproc] Decoder Stop after receiving SYS_PARAM_RELEASE[CW:%d]
Line 527: [PDSCH_Preproc] Discard DCI: Discard Second DCI of Same HID[%d] in same Slot by CW[%d]
Line 536: [PDSCH_Preproc] (f) DC invalid numLayer : maxMIMOLayers(%d), mumLayer(%d)
Line 540: [PDSCH_Preproc] Discard DCI: Same HID[%d] transmission within 3 TTI by the differenct DCI format[%d]
Line 544: [PDSCH_Preproc] dec Skip by DCI (0x%x), discardDCIFlag(0x%x)
Line 548: [PDSCH_Preproc] Invalid antenna port(%d), dmrsType.value(%d), maxLength.value(%d)
Line 599: [PDSCH_preproc] invalid antPorts(%d)
Line 690: [PDSCH_Preproc] DCI of Same HID is parsing twice in continuos slot Harq_id (%d), prevNDI (%d), newNDI (%d), prevRV (%d), newRv (%d), prevAslotIdx (%d), newAslotIdx (%d)
Line 957: [PDSCH_Preproc] decSkip:0x%x, Cnt: %d, SkipCcBitmap: 0x%x 
Line 1014: [PDSCH_Preproc] Undefined TimeD RA : pCch->pdcchSearchSpace(%d), MultiplexingPattern(%d), pCch->dci1_x.timeResourceAssign(%d)
Line 1025: [PDSCH_Preproc] Invalid RNTI(%d), pdcchSearchSpace(%d)
Line 1036: [PDSCH_Preproc] Invalid TimeD RA : pdschMappingType(%d), dmrsTypeAPosition(%d), S(%d), L(%d), S+L(%d)
Line 1058: [PDSCH_Preproc] rvidApplied(%d)
Line 1242: [TdraSiRntiType0ACommon] pdschCfgCommon_timeDomainAllocList.NR_MCFG_IE_CONFIG_FLAG(%d), timeResourceAssign(%d), numList(%d)
Line 1625: [PDSCH_preproc][SSB_EXTENDED_BWP][RaType0] BWP_shift_location(%d), PDSCH_BWP_shift(%d), BWP_length_for_RBG_bitmap(%d), BWP_start_for_RBG_bitmap(%d), first_prg_offset(%d), tempNumRbg(%d), numRbg(%d)
Line 1657: [PDSCH_preproc][SSB_EXTENDED_BWP][RaType1] BWP_shift_location(%d), PDSCH_BWP_shift(%d), interleave_mode(%d), interleaving_shift(%d), first_prg_offset(%d), tempRbStart(%d), RB_start(%d)
Line 1696: [PDSCH_Preproc] Invalid FreqD RA : numPRBwithinBWP(%d)
Line 1710: [PDSCH_preproc] DCI 1_0 in CSS: RB_start(%d), L_RBs(%d), vrb2prb(%d), coresetZeroRbSize(%d), coresetStartRb(%d), pdcchSearchSpace(%d), rntiIdx(%d), detectedCoreset(%d)
Line 1729: [PDSCH_Preproc] Invalid FDRA : RA_type(%d), FDRA(%d), BWP_prbLength(%d), RB_start(%d), L_RBs(%d)
Line 1741: [PDSCH_Preproc] Invalid FreqD RA : pCch->ratype(%d)
Line 1750: [PDSCH_Preproc] Invalid FDRA : N_PRB(%d)
Line 1770: [PDSCH_Preproc] Overlap FreqD RA between CW0 and CW1: CW0_RBStart(%d), CW0_LRBs(%d), CW1_RBStart(%d), CW1_LRBs(%d)
Line 1973: [PDSCH_Preproc] ra_type(%d), numRbg(%d), RbgSize(%d), firstRbgSize(%d), lastRbgSize(%d), n_PRB(%d)
Line 2079: [PDSCH_Preproc] DCI 1_0 in USS: RB_start(%d), L_RBs(%d), ratioK(%d), Active DL BWP RBsize(%d), Coreset0 size(%d), dciAlignment(%d)
Line 2189: [PDSCH_preproc] Vrb2PrbInterleaver ON : DCI(0x%x), SI_RNTI(%d), search space(%d), CoreSetIdx(%d), coresetZeroRbSize(%d), nr_demod_system_info(0x%x)
Line 2204: [PDSCH_preproc] Vrb2PrbInterleaver ON : invalid bwp_start_rb_index(%d)
Line 2219: [PDSCH_preproc] Vrb2PrbInterleaver ON : DCI(0x%x), search space(%d), coresetZeroRbSize(%d), NrSpBandwidthPartDLInfo.startCrb(%d), coresetStartRb(%d), first_prg_offset(%d)
Line 2238: [PDSCH_preproc] Vrb2PrbInterleaver Invalid: pdsch_start_symbol_index(%d), pdsch_symbol_num(%d), interleaving_size(%d), interleaving_shift(%d), dl_rb_num(%d)
Line 2386: [PDSCH_preproc] Vrb2PrbInterleaver ON : End_RB_index(%d), Local_End_RB_index(%d), interleaving_shift(%d), End_bundle_index(%d), N_bundle(%d), Start_Bundle_index(%d)
Line 2442: [PDSCH_preproc] mcs_C_RNTI.NR_MCFG_IE_CONFIG_FLAG(%d), pdschCfgMcsTable.NR_MCFG_IE_CONFIG_FLAG(%d), pdschCfgMcsTable.value(%d), rntiIdx(%d), pdcchSearchSpace(%d), mcsTableIdx(%d)
Line 2459: [PDSCH_preproc] mcs_C_RNTI.NR_MCFG_IE_CONFIG_FLAG(%d), rntiIdx(%d), mcsTableIdx(%d)
Line 2477: [PDSCH_preproc] spsCfgMcsTable.NR_MCFG_IE_CONFIG_FLAG(%d), pdschCfgMcsTable.NR_MCFG_IE_CONFIG_FLAG(%d), pdschCfgMcsTable.value(%d), format(%d), rntiIdx(%d), using SPS-config(%d), mcsTableIdx(%d)
Line 2496: [PDSCH_preproc] spsCfgMcsTable.NR_MCFG_IE_CONFIG_FLAG(%d), spsCfgMcsTable.value(%d), rntiIdx(%d), using SPS-config(%d), mcsTableIdx(%d)
Line 2509: [PDSCH_Preproc] Invalid MCS on P_RNTI/RA_RNTI/SI_RNTI (Qm>2): rnti(%d), modOrder(%d)
Line 2571: [ModulationOrder] mcsTable (%d)
Line 2678: [PDSCH_Preproc] Invalid CalcDmrsRE dmrsCfgType(%d)
Line 2687: [PDSCH_Preproc] Invalid DmrsRE NR_PDSCH_MAPPING_TYPE_B : durationInSymbols(%d), cpType(%d)
Line 2697: [PDSCH_Preproc] Invalid CalcDmrsRE dmrsAddPos(%d) for len2
Line 2706: [PDSCH_Preproc] Invalid CalcDmrsRE dlDmrsMaxLength(%d), dmrsMappingType(%d)
Line 2716: [PDSCH_Preproc] Invalid CalcDmrsRE dmrsMappingType(%d)
Line 2723: [PDSCH_Preproc] Invalid CalcDmrsRE rntiIdx(%d)
Line 2735: [PDSCH_Preproc] TypeB, Specification Violation durationSymbol(%d), dmrsIdx(%d), CurrentDmrsPos(%d)
Line 3166: [PDSCH_Preproc] Invalid TB_scaling field(%d)
Line 3177: [PDSCH_Preproc] Invalid Trbk calculation: newTx(%d), tbs(%d), tbRst(%d)
Line 3188: [PDSCH_Preproc] Invalid Trbk calculation: newTx(%d), mcsTable(%d), Imcs(%d)
Line 3199: [PDSCH_Preproc] Invalid Trbk calculation: mcsTable(%d), Imcs(%d)
Line 3209: [PDSCH_Preproc] different Trbk size with previous one tbs(%d), prevTbs(%d), newTx(0x%08x)
Line 3220: [PDSCH_Preproc] Invalid TBS exceeding 2976 bits with SI_RNTI(%d) TBS(%d)
Line 3301: [PREPROC] Send IPC of PHY_PHY_DlGrantReport, present_flag(%d), rntiId(%d)
Line 3313: [PREPROC] Send IPC of PHY_PHY_DlGrantReport, rntiId(%d), schRx_aslot_idx(%d), K1(%d), format/tpc/pucchResourceInd/srs/dai/monOccasion: %d %d %d %d %d %d
Line 3401: [PDSCH_Preproc] DL grant report skip: TimeAlignmentTimer state (%d)
Line 3465: (I) Block sendling PHY_PHY_DlGrantReport from scell during sysparam change handlig
Line 3648: [PDSCH_Preproc] N_info BTW 3824_3825
Line 3883: [PDSCH_Preproc] NrSpSchDec(cc_idx=%d) cw:%d cbg infor is different with previous one when reTx: cbg:0x%08x(0x%08x)
Line 3909: [NrSpSchPreProc] Remove storeDciIdx(%d) because this DCI is false alarm
Line 3951: [NR IPC][NR_BWPSWITCH_EVT_DCI_1_1] PHY_PHY_BWP_SWITCHING_CTRL_IND, Dst(%d)/Src(%d)/curBwpIdx(%d)/BwpInd(%d)/numConfigured(%d)
Line 3983: [NR IPC][NR_BWPSWITCH_EVT_DCI_1_1] PHY_PHY_BWP_SWITCHING_CTRL_IND, discard BWP Switching due to False Alarm!!
Line 4027: [NR IPC][NR_BWPSWITCH_EVT_DCI_1_1_DORMANT_BWP] PHY_PHY_BWP_SWITCHING_CTRL_IND, Dst(%d)/Src(%d)/scellDormancyIndication(%d)
Line 4077: [PDSCH_Preproc] NrSpSchDec(cc_idx=%d) ack2Nack harqProcNum:%d, newTx:0x%08x, tbRslt:0x%08x, decSkip:0x%08x, pdschAck2NackCnt:%d
Line 4119: [PDSCH_Preproc] NrSpSchDec(cc_idx=%d) pdschResidualErrCnt harqProcNum:%d, newTx:0x%08x, tbRslt:0x%08x, decSkip:0x%08x, pdschResidualErrCnt:%d
Line 4191: [PDSCH_Preproc] nrOfHARQ process is lower, current HARQID (%d) rrc nrOfHarq (%d) mismatchHarqCnt(%d)
Line 4208: [PDSCH_Preproc] Invalid channel : decSkip(0x%x)
Line 4231: [PDSCH_Preproc] Set newTx NR_NEW_RXMODE_MISMATCH_MASK : previous decSkip(0x%x), harqProcNum(%d), newTx(%x)
Line 4242: [PDSCH_Preproc] Set newTx NR_NEW_PDSCH_DELAY_MASK : previous decSkip(0x%x), harqProcNum(%d), newTx(%x)
Line 4256: [PDSCH_Preproc] Set newTx NR_SCH_NEW_TB_NACK_CB_ACK : m_CcIdx(%d), harqProcNum(%d), newTx(%x)
Line 4265: [PDSCH_Preproc] Set newTx NR_PDSCH_NEW_INT_MISSING_MASK : CcIdx(%d), harqProcNum(%d), newTx(%x)
Line 4269: [PDSCH_Preproc] Set newTx NR_PDSCH_NEW_CDRX_RESTORE_MASK : previous SpRestoreDrxFlag(0x%x), harqProcNum(%d), newTx(%x)
Line 4337: [MDFS] NrSch SetDfsApi(ON), rtg_s(%d), rtg_e(%d), rtg diff(%d)
Line 4672: [PDSCH_preproc][FdmCchSch] [FD] dci_start(%d), dci_end(%d), schPrbStart(%d), schPrbEnd(%d), [TD] coreset_start(%d), coreset_len(%d)
Line 4688: [NR CDRX] harqId(%d), decSkip
Line 4767: [BWP_SWITCH]bwpSwitching_candidate(%d)
Line 1485: [PDSCH_Preproc] Invalid TimeD RA on F slot: nrofDownlinkSymbols(%d), nrofUplinkSymbols(%d), L(%d)
