

Implementation tool: Xilinx Vivado v.2019.2
Project:             proj_loop_imperfect
Solution:            solution1
Device target:       xc7k160t-fbg484-1
Report date:         Sun Jun 25 13:40:23 CEST 2023

#=== Post-Implementation Resource usage ===
SLICE:          494
LUT:            830
FF:            1570
DSP:             60
BRAM:             0
SRL:              0
#=== Final timing ===
CP required:    4.000
CP achieved post-synthesis:    3.292
CP achieved post-implementation:    3.798
Timing met
