Reading OpenROAD database at '/home/dt/Documents/madvlsi/final/schematics/controller/librelane/runs/RUN_2025-11-16_00-46-24/17-openroad-cutrows/controller.odb'…
Reading library file at '/usr/local/share/pdk/ciel/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at '/nix/store/pqxyc4xmydcs5adig47yyc29r3svp5nx-python3-3.11.9-env/lib/python3.11/site-packages/librelane/scripts/base.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 10
[INFO] Setting input delay to: 10
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
[INFO TAP-0004] Inserted 20 endcaps.
[INFO TAP-0005] Inserted 60 tapcells.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Fill cell                                20      75.07
  Tap cell                                 60      75.07
  Inverter                                  8      30.03
  Sequential cell                          20     425.41
  Multi-Input combinational cell           44     431.66
  Total                                   152    1037.24
Writing OpenROAD database to '/home/dt/Documents/madvlsi/final/schematics/controller/librelane/runs/RUN_2025-11-16_00-46-24/18-openroad-tapendcapinsertion/controller.odb'…
Writing netlist to '/home/dt/Documents/madvlsi/final/schematics/controller/librelane/runs/RUN_2025-11-16_00-46-24/18-openroad-tapendcapinsertion/controller.nl.v'…
Writing powered netlist to '/home/dt/Documents/madvlsi/final/schematics/controller/librelane/runs/RUN_2025-11-16_00-46-24/18-openroad-tapendcapinsertion/controller.pnl.v'…
Writing layout to '/home/dt/Documents/madvlsi/final/schematics/controller/librelane/runs/RUN_2025-11-16_00-46-24/18-openroad-tapendcapinsertion/controller.def'…
Writing timing constraints to '/home/dt/Documents/madvlsi/final/schematics/controller/librelane/runs/RUN_2025-11-16_00-46-24/18-openroad-tapendcapinsertion/controller.sdc'…
