 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 10
        -transition_time
Design : mul_ref
Version: T-2022.03-SP2
Date   : Mon May 12 03:07:58 2025
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: b[7] (input port)
  Endpoint: z_reg_7_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mul_ref            5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 r
  b[7] (in)                                0.00      0.00       0.00 r
  b[7] (net)                     2                   0.00       0.00 r
  mult_7_U24/ZN (INV_X1)                   0.00      0.02       0.02 f
  mult_7_n18 (net)               1                   0.00       0.02 f
  mult_7_U47/ZN (NOR2_X1)                  0.03      0.04       0.06 r
  mult_7_ab_0__7_ (net)          2                   0.00       0.06 r
  mult_7_U17/ZN (XNOR2_X1)                 0.03      0.06       0.13 r
  mult_7_n22 (net)               1                   0.00       0.13 r
  mult_7_S2_2_5/S (FA_X1)                  0.02      0.12       0.24 f    mo 
  mult_7_SUMB_2__5_ (net)        1                   0.00       0.24 f
  mult_7_S2_3_4/S (FA_X1)                  0.02      0.11       0.35 f    mo 
  mult_7_SUMB_3__4_ (net)        1                   0.00       0.35 f
  mult_7_S2_4_3/S (FA_X1)                  0.01      0.13       0.49 r    mo 
  mult_7_SUMB_4__3_ (net)        1                   0.00       0.49 r
  mult_7_S2_5_2/S (FA_X1)                  0.02      0.11       0.60 f    mo 
  mult_7_SUMB_5__2_ (net)        1                   0.00       0.60 f
  mult_7_S2_6_1/S (FA_X1)                  0.01      0.13       0.73 r    mo 
  mult_7_SUMB_6__1_ (net)        1                   0.00       0.73 r
  mult_7_S4_0/S (FA_X1)                    0.02      0.11       0.85 f    mo 
  mult_7_SUMB_7__0_ (net)        1                   0.00       0.85 f
  mult_7_S14_7_0/CO (FA_X1)                0.01      0.09       0.94 f    mo 
  mult_7_A2_6_ (net)             2                   0.00       0.94 f
  mult_7_FS_1_U44/ZN (AND2_X1)             0.01      0.04       0.98 f
  mult_7_FS_1_n65 (net)          2                   0.00       0.98 f
  mult_7_FS_1_U59/ZN (NAND2_X1)            0.02      0.04       1.01 r
  mult_7_FS_1_n27 (net)          3                   0.00       1.01 r
  mult_7_FS_1_U25/ZN (NAND2_X1)            0.01      0.03       1.04 f
  mult_7_FS_1_n22 (net)          1                   0.00       1.04 f
  mult_7_FS_1_U60/ZN (AOI21_X1)            0.03      0.04       1.09 r
  mult_7_FS_1_n19 (net)          1                   0.00       1.09 r
  mult_7_FS_1_U18/ZN (XNOR2_X1)            0.05      0.07       1.16 r
  t[11] (net)                    4                   0.00       1.16 r
  add_8_round_U23/ZN (NAND4_X1)            0.02      0.05       1.21 f
  add_8_round_n9 (net)           1                   0.00       1.21 f
  add_8_round_U22/ZN (NOR2_X1)             0.02      0.04       1.25 r
  add_8_round_n7 (net)           1                   0.00       1.25 r
  add_8_round_U21/ZN (XNOR2_X1)            0.02      0.06       1.31 r
  z_next[7] (net)                1                   0.00       1.31 r
  z_reg_7_/D (DFF_X1)                      0.02      0.01       1.32 r
  data arrival time                                             1.32

  max_delay                                          0.10       0.10
  library setup time                                -0.03       0.07
  data required time                                            0.07
  ------------------------------------------------------------------------------------------
  data required time                                            0.07
  data arrival time                                            -1.32
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -1.25


  Startpoint: b[7] (input port)
  Endpoint: z_reg_5_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mul_ref            5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 f
  b[7] (in)                                0.00      0.00       0.00 f
  b[7] (net)                     2                   0.00       0.00 f
  mult_7_U24/ZN (INV_X1)                   0.01      0.02       0.02 r
  mult_7_n18 (net)               1                   0.00       0.02 r
  mult_7_U47/ZN (NOR2_X1)                  0.01      0.02       0.05 f
  mult_7_ab_0__7_ (net)          2                   0.00       0.05 f
  mult_7_U23/ZN (AND2_X1)                  0.01      0.04       0.09 f
  mult_7_n17 (net)               1                   0.00       0.09 f
  mult_7_S3_2_6/CO (FA_X1)                 0.02      0.10       0.19 f    mo 
  mult_7_CARRYB_2__6_ (net)      1                   0.00       0.19 f
  mult_7_S3_3_6/S (FA_X1)                  0.02      0.15       0.34 r    mo 
  mult_7_SUMB_3__6_ (net)        1                   0.00       0.34 r
  mult_7_S2_4_5/S (FA_X1)                  0.02      0.12       0.45 f    mo 
  mult_7_SUMB_4__5_ (net)        1                   0.00       0.45 f
  mult_7_S2_5_4/S (FA_X1)                  0.01      0.13       0.59 r    mo 
  mult_7_SUMB_5__4_ (net)        1                   0.00       0.59 r
  mult_7_S2_6_3/S (FA_X1)                  0.02      0.11       0.70 f    mo 
  mult_7_SUMB_6__3_ (net)        1                   0.00       0.70 f
  mult_7_S4_2/S (FA_X1)                    0.02      0.14       0.84 r    mo 
  mult_7_SUMB_7__2_ (net)        2                   0.00       0.84 r
  mult_7_U31/Z (XOR2_X1)                   0.04      0.09       0.92 r
  mult_7_n25 (net)               3                   0.00       0.92 r
  mult_7_FS_1_U46/ZN (NAND2_X1)            0.02      0.05       0.97 f
  mult_7_FS_1_n26 (net)          4                   0.00       0.97 f
  mult_7_FS_1_U3/Z (BUF_X1)                0.01      0.05       1.02 f
  mult_7_FS_1_n1 (net)           3                   0.00       1.02 f
  mult_7_FS_1_U28/ZN (AND2_X1)             0.01      0.04       1.07 f
  mult_7_FS_1_n11 (net)          1                   0.00       1.07 f
  mult_7_FS_1_U8/ZN (XNOR2_X1)             0.04      0.06       1.13 r
  t[10] (net)                    3                   0.00       1.13 r
  add_8_round_U3/Z (BUF_X1)                0.01      0.04       1.17 r
  add_8_round_n1 (net)           2                   0.00       1.17 r
  add_8_round_U19/ZN (AND2_X1)             0.01      0.04       1.21 r
  add_8_round_n16 (net)          1                   0.00       1.21 r
  add_8_round_U29/ZN (NAND3_X1)            0.01      0.03       1.25 f
  add_8_round_n14 (net)          1                   0.00       1.25 f
  add_8_round_U28/ZN (XNOR2_X1)            0.01      0.05       1.30 f
  z_next[5] (net)                1                   0.00       1.30 f
  z_reg_5_/D (DFF_X1)                      0.01      0.01       1.31 f
  data arrival time                                             1.31

  max_delay                                          0.10       0.10
  library setup time                                -0.04       0.06
  data required time                                            0.06
  ------------------------------------------------------------------------------------------
  data required time                                            0.06
  data arrival time                                            -1.31
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -1.25


  Startpoint: b[7] (input port)
  Endpoint: z_reg_4_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mul_ref            5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 f
  b[7] (in)                                0.00      0.00       0.00 f
  b[7] (net)                     2                   0.00       0.00 f
  mult_7_U24/ZN (INV_X1)                   0.01      0.02       0.02 r
  mult_7_n18 (net)               1                   0.00       0.02 r
  mult_7_U47/ZN (NOR2_X1)                  0.01      0.02       0.05 f
  mult_7_ab_0__7_ (net)          2                   0.00       0.05 f
  mult_7_U23/ZN (AND2_X1)                  0.01      0.04       0.09 f
  mult_7_n17 (net)               1                   0.00       0.09 f
  mult_7_S3_2_6/CO (FA_X1)                 0.02      0.10       0.19 f    mo 
  mult_7_CARRYB_2__6_ (net)      1                   0.00       0.19 f
  mult_7_S3_3_6/S (FA_X1)                  0.02      0.15       0.34 r    mo 
  mult_7_SUMB_3__6_ (net)        1                   0.00       0.34 r
  mult_7_S2_4_5/S (FA_X1)                  0.02      0.12       0.45 f    mo 
  mult_7_SUMB_4__5_ (net)        1                   0.00       0.45 f
  mult_7_S2_5_4/S (FA_X1)                  0.01      0.13       0.59 r    mo 
  mult_7_SUMB_5__4_ (net)        1                   0.00       0.59 r
  mult_7_S2_6_3/S (FA_X1)                  0.02      0.11       0.70 f    mo 
  mult_7_SUMB_6__3_ (net)        1                   0.00       0.70 f
  mult_7_S4_2/S (FA_X1)                    0.02      0.14       0.84 r    mo 
  mult_7_SUMB_7__2_ (net)        2                   0.00       0.84 r
  mult_7_U31/Z (XOR2_X1)                   0.04      0.09       0.92 r
  mult_7_n25 (net)               3                   0.00       0.92 r
  mult_7_FS_1_U46/ZN (NAND2_X1)            0.02      0.05       0.97 f
  mult_7_FS_1_n26 (net)          4                   0.00       0.97 f
  mult_7_FS_1_U3/Z (BUF_X1)                0.01      0.05       1.02 f
  mult_7_FS_1_n1 (net)           3                   0.00       1.02 f
  mult_7_FS_1_U28/ZN (AND2_X1)             0.01      0.04       1.07 f
  mult_7_FS_1_n11 (net)          1                   0.00       1.07 f
  mult_7_FS_1_U8/ZN (XNOR2_X1)             0.04      0.06       1.13 r
  t[10] (net)                    3                   0.00       1.13 r
  add_8_round_U24/ZN (NAND4_X1)            0.02      0.06       1.19 f
  add_8_round_n8 (net)           2                   0.00       1.19 f
  add_8_round_U8/ZN (NOR2_X1)              0.02      0.05       1.24 r
  add_8_round_n4 (net)           1                   0.00       1.24 r
  add_8_round_U7/Z (XOR2_X1)               0.02      0.06       1.30 r
  z_next[4] (net)                1                   0.00       1.30 r
  z_reg_4_/D (DFF_X1)                      0.02      0.01       1.31 r
  data arrival time                                             1.31

  max_delay                                          0.10       0.10
  library setup time                                -0.03       0.07
  data required time                                            0.07
  ------------------------------------------------------------------------------------------
  data required time                                            0.07
  data arrival time                                            -1.31
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -1.24


  Startpoint: b[7] (input port)
  Endpoint: z_reg_6_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mul_ref            5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 r
  b[7] (in)                                0.00      0.00       0.00 r
  b[7] (net)                     2                   0.00       0.00 r
  mult_7_U24/ZN (INV_X1)                   0.00      0.02       0.02 f
  mult_7_n18 (net)               1                   0.00       0.02 f
  mult_7_U47/ZN (NOR2_X1)                  0.03      0.04       0.06 r
  mult_7_ab_0__7_ (net)          2                   0.00       0.06 r
  mult_7_U17/ZN (XNOR2_X1)                 0.03      0.06       0.13 r
  mult_7_n22 (net)               1                   0.00       0.13 r
  mult_7_S2_2_5/S (FA_X1)                  0.02      0.12       0.24 f    mo 
  mult_7_SUMB_2__5_ (net)        1                   0.00       0.24 f
  mult_7_S2_3_4/S (FA_X1)                  0.02      0.11       0.35 f    mo 
  mult_7_SUMB_3__4_ (net)        1                   0.00       0.35 f
  mult_7_S2_4_3/S (FA_X1)                  0.01      0.13       0.49 r    mo 
  mult_7_SUMB_4__3_ (net)        1                   0.00       0.49 r
  mult_7_S2_5_2/S (FA_X1)                  0.02      0.11       0.60 f    mo 
  mult_7_SUMB_5__2_ (net)        1                   0.00       0.60 f
  mult_7_S2_6_1/S (FA_X1)                  0.01      0.13       0.73 r    mo 
  mult_7_SUMB_6__1_ (net)        1                   0.00       0.73 r
  mult_7_S4_0/S (FA_X1)                    0.02      0.11       0.85 f    mo 
  mult_7_SUMB_7__0_ (net)        1                   0.00       0.85 f
  mult_7_S14_7_0/CO (FA_X1)                0.01      0.09       0.94 f    mo 
  mult_7_A2_6_ (net)             2                   0.00       0.94 f
  mult_7_FS_1_U44/ZN (AND2_X1)             0.01      0.04       0.98 f
  mult_7_FS_1_n65 (net)          2                   0.00       0.98 f
  mult_7_FS_1_U59/ZN (NAND2_X1)            0.02      0.04       1.01 r
  mult_7_FS_1_n27 (net)          3                   0.00       1.01 r
  mult_7_FS_1_U25/ZN (NAND2_X1)            0.01      0.03       1.04 f
  mult_7_FS_1_n22 (net)          1                   0.00       1.04 f
  mult_7_FS_1_U60/ZN (AOI21_X1)            0.03      0.04       1.09 r
  mult_7_FS_1_n19 (net)          1                   0.00       1.09 r
  mult_7_FS_1_U18/ZN (XNOR2_X1)            0.05      0.07       1.16 r
  t[11] (net)                    4                   0.00       1.16 r
  add_8_round_U26/ZN (NAND3_X1)            0.02      0.04       1.20 f
  add_8_round_n13 (net)          1                   0.00       1.20 f
  add_8_round_U25/ZN (NOR2_X1)             0.02      0.04       1.24 r
  add_8_round_n11 (net)          1                   0.00       1.24 r
  add_8_round_U20/ZN (XNOR2_X1)            0.02      0.06       1.30 r
  z_next[6] (net)                1                   0.00       1.30 r
  z_reg_6_/D (DFF_X1)                      0.02      0.01       1.31 r
  data arrival time                                             1.31

  max_delay                                          0.10       0.10
  library setup time                                -0.03       0.07
  data required time                                            0.07
  ------------------------------------------------------------------------------------------
  data required time                                            0.07
  data arrival time                                            -1.31
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -1.24


  Startpoint: b[7] (input port)
  Endpoint: z_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mul_ref            5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 f
  b[7] (in)                                0.00      0.00       0.00 f
  b[7] (net)                     2                   0.00       0.00 f
  mult_7_U24/ZN (INV_X1)                   0.01      0.02       0.02 r
  mult_7_n18 (net)               1                   0.00       0.02 r
  mult_7_U47/ZN (NOR2_X1)                  0.01      0.02       0.05 f
  mult_7_ab_0__7_ (net)          2                   0.00       0.05 f
  mult_7_U23/ZN (AND2_X1)                  0.01      0.04       0.09 f
  mult_7_n17 (net)               1                   0.00       0.09 f
  mult_7_S3_2_6/CO (FA_X1)                 0.02      0.10       0.19 f    mo 
  mult_7_CARRYB_2__6_ (net)      1                   0.00       0.19 f
  mult_7_S3_3_6/S (FA_X1)                  0.02      0.15       0.34 r    mo 
  mult_7_SUMB_3__6_ (net)        1                   0.00       0.34 r
  mult_7_S2_4_5/S (FA_X1)                  0.02      0.12       0.45 f    mo 
  mult_7_SUMB_4__5_ (net)        1                   0.00       0.45 f
  mult_7_S2_5_4/S (FA_X1)                  0.01      0.13       0.59 r    mo 
  mult_7_SUMB_5__4_ (net)        1                   0.00       0.59 r
  mult_7_S2_6_3/S (FA_X1)                  0.02      0.11       0.70 f    mo 
  mult_7_SUMB_6__3_ (net)        1                   0.00       0.70 f
  mult_7_S4_2/S (FA_X1)                    0.02      0.14       0.84 r    mo 
  mult_7_SUMB_7__2_ (net)        2                   0.00       0.84 r
  mult_7_U31/Z (XOR2_X1)                   0.04      0.09       0.92 r
  mult_7_n25 (net)               3                   0.00       0.92 r
  mult_7_FS_1_U46/ZN (NAND2_X1)            0.02      0.05       0.97 f
  mult_7_FS_1_n26 (net)          4                   0.00       0.97 f
  mult_7_FS_1_U3/Z (BUF_X1)                0.01      0.05       1.02 f
  mult_7_FS_1_n1 (net)           3                   0.00       1.02 f
  mult_7_FS_1_U28/ZN (AND2_X1)             0.01      0.04       1.07 f
  mult_7_FS_1_n11 (net)          1                   0.00       1.07 f
  mult_7_FS_1_U8/ZN (XNOR2_X1)             0.04      0.06       1.13 r
  t[10] (net)                    3                   0.00       1.13 r
  add_8_round_U27/ZN (NAND4_X1)            0.03      0.06       1.19 f
  add_8_round_n12 (net)          2                   0.00       1.19 f
  add_8_round_U2/Z (XOR2_X1)               0.01      0.08       1.27 f
  z_next[3] (net)                1                   0.00       1.27 f
  z_reg_3_/D (DFF_X1)                      0.01      0.01       1.28 f
  data arrival time                                             1.28

  max_delay                                          0.10       0.10
  library setup time                                -0.04       0.06
  data required time                                            0.06
  ------------------------------------------------------------------------------------------
  data required time                                            0.06
  data arrival time                                            -1.28
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -1.22


  Startpoint: b[7] (input port)
  Endpoint: z_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mul_ref            5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 f
  b[7] (in)                                0.00      0.00       0.00 f
  b[7] (net)                     2                   0.00       0.00 f
  mult_7_U24/ZN (INV_X1)                   0.01      0.02       0.02 r
  mult_7_n18 (net)               1                   0.00       0.02 r
  mult_7_U47/ZN (NOR2_X1)                  0.01      0.02       0.05 f
  mult_7_ab_0__7_ (net)          2                   0.00       0.05 f
  mult_7_U23/ZN (AND2_X1)                  0.01      0.04       0.09 f
  mult_7_n17 (net)               1                   0.00       0.09 f
  mult_7_S3_2_6/CO (FA_X1)                 0.02      0.10       0.19 f    mo 
  mult_7_CARRYB_2__6_ (net)      1                   0.00       0.19 f
  mult_7_S3_3_6/S (FA_X1)                  0.02      0.15       0.34 r    mo 
  mult_7_SUMB_3__6_ (net)        1                   0.00       0.34 r
  mult_7_S2_4_5/S (FA_X1)                  0.02      0.12       0.45 f    mo 
  mult_7_SUMB_4__5_ (net)        1                   0.00       0.45 f
  mult_7_S2_5_4/S (FA_X1)                  0.01      0.13       0.59 r    mo 
  mult_7_SUMB_5__4_ (net)        1                   0.00       0.59 r
  mult_7_S2_6_3/S (FA_X1)                  0.02      0.11       0.70 f    mo 
  mult_7_SUMB_6__3_ (net)        1                   0.00       0.70 f
  mult_7_S4_2/S (FA_X1)                    0.02      0.14       0.84 r    mo 
  mult_7_SUMB_7__2_ (net)        2                   0.00       0.84 r
  mult_7_U31/Z (XOR2_X1)                   0.04      0.09       0.92 r
  mult_7_n25 (net)               3                   0.00       0.92 r
  mult_7_FS_1_U46/ZN (NAND2_X1)            0.02      0.05       0.97 f
  mult_7_FS_1_n26 (net)          4                   0.00       0.97 f
  mult_7_FS_1_U3/Z (BUF_X1)                0.01      0.05       1.02 f
  mult_7_FS_1_n1 (net)           3                   0.00       1.02 f
  mult_7_FS_1_U28/ZN (AND2_X1)             0.01      0.04       1.07 f
  mult_7_FS_1_n11 (net)          1                   0.00       1.07 f
  mult_7_FS_1_U8/ZN (XNOR2_X1)             0.02      0.06       1.13 f
  t[10] (net)                    3                   0.00       1.13 f
  add_8_round_U3/Z (BUF_X1)                0.01      0.04       1.17 f
  add_8_round_n1 (net)           2                   0.00       1.17 f
  add_8_round_U9/Z (XOR2_X1)               0.01      0.07       1.24 f
  z_next[2] (net)                1                   0.00       1.24 f
  z_reg_2_/D (DFF_X1)                      0.01      0.01       1.24 f
  data arrival time                                             1.24

  max_delay                                          0.10       0.10
  library setup time                                -0.04       0.06
  data required time                                            0.06
  ------------------------------------------------------------------------------------------
  data required time                                            0.06
  data arrival time                                            -1.24
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -1.19


  Startpoint: b[7] (input port)
  Endpoint: z_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mul_ref            5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 r
  b[7] (in)                                0.00      0.00       0.00 r
  b[7] (net)                     2                   0.00       0.00 r
  mult_7_U24/ZN (INV_X1)                   0.00      0.02       0.02 f
  mult_7_n18 (net)               1                   0.00       0.02 f
  mult_7_U47/ZN (NOR2_X1)                  0.03      0.04       0.06 r
  mult_7_ab_0__7_ (net)          2                   0.00       0.06 r
  mult_7_U17/ZN (XNOR2_X1)                 0.03      0.06       0.13 r
  mult_7_n22 (net)               1                   0.00       0.13 r
  mult_7_S2_2_5/S (FA_X1)                  0.02      0.12       0.24 f    mo 
  mult_7_SUMB_2__5_ (net)        1                   0.00       0.24 f
  mult_7_S2_3_4/S (FA_X1)                  0.02      0.11       0.35 f    mo 
  mult_7_SUMB_3__4_ (net)        1                   0.00       0.35 f
  mult_7_S2_4_3/S (FA_X1)                  0.01      0.13       0.49 r    mo 
  mult_7_SUMB_4__3_ (net)        1                   0.00       0.49 r
  mult_7_S2_5_2/S (FA_X1)                  0.02      0.11       0.60 f    mo 
  mult_7_SUMB_5__2_ (net)        1                   0.00       0.60 f
  mult_7_S2_6_1/S (FA_X1)                  0.01      0.13       0.73 r    mo 
  mult_7_SUMB_6__1_ (net)        1                   0.00       0.73 r
  mult_7_S4_0/S (FA_X1)                    0.02      0.11       0.85 f    mo 
  mult_7_SUMB_7__0_ (net)        1                   0.00       0.85 f
  mult_7_S14_7_0/CO (FA_X1)                0.01      0.09       0.94 f    mo 
  mult_7_A2_6_ (net)             2                   0.00       0.94 f
  mult_7_FS_1_U16/Z (CLKBUF_X1)            0.01      0.04       0.98 f
  mult_7_FS_1_n9 (net)           2                   0.00       0.98 f
  mult_7_FS_1_U40/ZN (NAND2_X1)            0.02      0.04       1.02 r
  mult_7_FS_1_n28 (net)          2                   0.00       1.02 r
  mult_7_FS_1_U6/ZN (AND2_X2)              0.02      0.06       1.08 r
  t[8] (net)                     5                   0.00       1.08 r
  add_8_round_U15/ZN (NAND2_X1)            0.01      0.04       1.12 f
  add_8_round_n20 (net)          2                   0.00       1.12 f
  add_8_round_U12/ZN (XNOR2_X1)            0.01      0.06       1.17 f
  z_next[1] (net)                1                   0.00       1.17 f
  z_reg_1_/D (DFF_X1)                      0.01      0.01       1.18 f
  data arrival time                                             1.18

  max_delay                                          0.10       0.10
  library setup time                                -0.04       0.06
  data required time                                            0.06
  ------------------------------------------------------------------------------------------
  data required time                                            0.06
  data arrival time                                            -1.18
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -1.12


  Startpoint: b[7] (input port)
  Endpoint: z_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mul_ref            5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 r
  b[7] (in)                                0.00      0.00       0.00 r
  b[7] (net)                     2                   0.00       0.00 r
  mult_7_U24/ZN (INV_X1)                   0.00      0.02       0.02 f
  mult_7_n18 (net)               1                   0.00       0.02 f
  mult_7_U47/ZN (NOR2_X1)                  0.03      0.04       0.06 r
  mult_7_ab_0__7_ (net)          2                   0.00       0.06 r
  mult_7_U17/ZN (XNOR2_X1)                 0.03      0.06       0.13 r
  mult_7_n22 (net)               1                   0.00       0.13 r
  mult_7_S2_2_5/S (FA_X1)                  0.02      0.12       0.24 f    mo 
  mult_7_SUMB_2__5_ (net)        1                   0.00       0.24 f
  mult_7_S2_3_4/S (FA_X1)                  0.02      0.11       0.35 f    mo 
  mult_7_SUMB_3__4_ (net)        1                   0.00       0.35 f
  mult_7_S2_4_3/S (FA_X1)                  0.01      0.13       0.49 r    mo 
  mult_7_SUMB_4__3_ (net)        1                   0.00       0.49 r
  mult_7_S2_5_2/S (FA_X1)                  0.02      0.11       0.60 f    mo 
  mult_7_SUMB_5__2_ (net)        1                   0.00       0.60 f
  mult_7_S2_6_1/S (FA_X1)                  0.01      0.13       0.73 r    mo 
  mult_7_SUMB_6__1_ (net)        1                   0.00       0.73 r
  mult_7_S4_0/S (FA_X1)                    0.02      0.11       0.85 f    mo 
  mult_7_SUMB_7__0_ (net)        1                   0.00       0.85 f
  mult_7_S14_7_0/CO (FA_X1)                0.01      0.09       0.94 f    mo 
  mult_7_A2_6_ (net)             2                   0.00       0.94 f
  mult_7_FS_1_U16/Z (CLKBUF_X1)            0.01      0.04       0.98 f
  mult_7_FS_1_n9 (net)           2                   0.00       0.98 f
  mult_7_FS_1_U41/ZN (OR2_X1)              0.01      0.05       1.03 f
  mult_7_FS_1_n29 (net)          1                   0.00       1.03 f
  mult_7_FS_1_U6/ZN (AND2_X2)              0.01      0.05       1.08 f
  t[8] (net)                     5                   0.00       1.08 f
  add_8_round_U13/Z (XOR2_X1)              0.01      0.07       1.15 f
  z_next[0] (net)                1                   0.00       1.15 f
  z_reg_0_/D (DFF_X1)                      0.01      0.01       1.16 f
  data arrival time                                             1.16

  max_delay                                          0.10       0.10
  library setup time                                -0.04       0.06
  data required time                                            0.06
  ------------------------------------------------------------------------------------------
  data required time                                            0.06
  data arrival time                                            -1.16
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -1.10


  Startpoint: z_reg_7_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: z[7] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mul_ref            5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  z_reg_7_/CK (DFF_X1)                     0.00      0.00       0.00 r
  z_reg_7_/Q (DFF_X1)                      0.01      0.08       0.08 r
  z[7] (net)                     1                   0.00       0.08 r
  z[7] (out)                               0.01      0.00       0.08 r
  data arrival time                                             0.08

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.08
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.02


  Startpoint: z_reg_6_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: z[6] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mul_ref            5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  z_reg_6_/CK (DFF_X1)                     0.00      0.00       0.00 r
  z_reg_6_/Q (DFF_X1)                      0.01      0.08       0.08 r
  z[6] (net)                     1                   0.00       0.08 r
  z[6] (out)                               0.01      0.00       0.08 r
  data arrival time                                             0.08

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.08
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.02


  Startpoint: z_reg_5_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: z[5] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mul_ref            5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  z_reg_5_/CK (DFF_X1)                     0.00      0.00       0.00 r
  z_reg_5_/Q (DFF_X1)                      0.01      0.08       0.08 r
  z[5] (net)                     1                   0.00       0.08 r
  z[5] (out)                               0.01      0.00       0.08 r
  data arrival time                                             0.08

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.08
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.02


  Startpoint: z_reg_4_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: z[4] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mul_ref            5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  z_reg_4_/CK (DFF_X1)                     0.00      0.00       0.00 r
  z_reg_4_/Q (DFF_X1)                      0.01      0.08       0.08 r
  z[4] (net)                     1                   0.00       0.08 r
  z[4] (out)                               0.01      0.00       0.08 r
  data arrival time                                             0.08

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.08
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.02


  Startpoint: z_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: z[3] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mul_ref            5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  z_reg_3_/CK (DFF_X1)                     0.00      0.00       0.00 r
  z_reg_3_/Q (DFF_X1)                      0.01      0.08       0.08 r
  z[3] (net)                     1                   0.00       0.08 r
  z[3] (out)                               0.01      0.00       0.08 r
  data arrival time                                             0.08

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.08
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.02


  Startpoint: z_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: z[2] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mul_ref            5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  z_reg_2_/CK (DFF_X1)                     0.00      0.00       0.00 r
  z_reg_2_/Q (DFF_X1)                      0.01      0.08       0.08 r
  z[2] (net)                     1                   0.00       0.08 r
  z[2] (out)                               0.01      0.00       0.08 r
  data arrival time                                             0.08

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.08
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.02


  Startpoint: z_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: z[1] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mul_ref            5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  z_reg_1_/CK (DFF_X1)                     0.00      0.00       0.00 r
  z_reg_1_/Q (DFF_X1)                      0.01      0.08       0.08 r
  z[1] (net)                     1                   0.00       0.08 r
  z[1] (out)                               0.01      0.00       0.08 r
  data arrival time                                             0.08

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.08
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.02


  Startpoint: z_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: z[0] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mul_ref            5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  z_reg_0_/CK (DFF_X1)                     0.00      0.00       0.00 r
  z_reg_0_/Q (DFF_X1)                      0.01      0.08       0.08 r
  z[0] (net)                     1                   0.00       0.08 r
  z[0] (out)                               0.01      0.00       0.08 r
  data arrival time                                             0.08

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.08
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.02


1
