
---------- Begin Simulation Statistics ----------
final_tick                                24098796000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  82663                       # Simulator instruction rate (inst/s)
host_mem_usage                                 845340                       # Number of bytes of host memory used
host_op_rate                                   160431                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   120.97                       # Real time elapsed on the host
host_tick_rate                              199207217                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000001                       # Number of instructions simulated
sim_ops                                      19407896                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.024099                       # Number of seconds simulated
sim_ticks                                 24098796000                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                16000                       # Clock period in ticks
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              5027202                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect              97834                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            778725                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           5447850                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits            1017505                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         5027202                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          4009697                       # Number of indirect misses.
system.cpu.branchPred.lookups                 5447850                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  294281                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       616267                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                  13399531                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  8263781                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts            779383                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    2275150                       # Number of branches committed
system.cpu.commit.bw_lim_events                794426                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls            4934                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts        16413315                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             10000001                       # Number of instructions committed
system.cpu.commit.committedOps               19407896                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     18458899                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.051411                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.059401                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     12712632     68.87%     68.87% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1681894      9.11%     77.98% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       920872      4.99%     82.97% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      1122259      6.08%     89.05% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       533225      2.89%     91.94% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       301673      1.63%     93.57% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       222618      1.21%     94.78% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       169300      0.92%     95.70% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       794426      4.30%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     18458899                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                     260762                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               133560                       # Number of function calls committed.
system.cpu.commit.int_insts                  19223194                       # Number of committed integer instructions.
system.cpu.commit.loads                       2361632                       # Number of loads committed
system.cpu.commit.membars                        3000                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        51946      0.27%      0.27% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         15346801     79.08%     79.34% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           13272      0.07%     79.41% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            51002      0.26%     79.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           8655      0.04%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            528      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              60      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           13906      0.07%     79.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     79.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           27024      0.14%     79.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc          87580      0.45%     80.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     80.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     80.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            29      0.00%     80.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     80.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     80.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     80.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            6      0.00%     80.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     80.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     80.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt           20      0.00%     80.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            2      0.00%     80.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     80.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            6      0.00%     80.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     80.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     80.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     80.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     80.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     80.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     80.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     80.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     80.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     80.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     80.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     80.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     80.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     80.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     80.38% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         2342604     12.07%     92.45% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1361827      7.02%     99.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        19028      0.10%     99.57% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        83600      0.43%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          19407896                       # Class of committed instruction
system.cpu.commit.refs                        3807059                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                    10000001                       # Number of Instructions Simulated
system.cpu.committedOps                      19407896                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.409879                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.409879                       # CPI: Total CPI of All Threads
system.cpu.dcache.ReadReq_accesses::.cpu.data      3382266                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3382266                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 55231.659997                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 55231.659997                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 55991.190198                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 55991.190198                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits::.cpu.data      3316549                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3316549                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3629659000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3629659000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.019430                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.019430                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses::.cpu.data        65717                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         65717                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        31437                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        31437                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1919378000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1919378000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.010135                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010135                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        34280                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        34280                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses::.cpu.data      1445459                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1445459                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 62040.478674                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62040.478674                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60220.050422                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60220.050422                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1429797                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1429797                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    971677977                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    971677977                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.010835                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.010835                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses::.cpu.data        15662                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        15662                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          252                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          252                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    927990977                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    927990977                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.010661                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.010661                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        15410                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        15410                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs    18.216327                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    13.500000                       # average number of cycles each access was blocked
system.cpu.dcache.blocked::no_mshrs               490                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               6                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs         8926                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           81                       # number of cycles access was blocked
system.cpu.dcache.demand_accesses::.cpu.data      4827725                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4827725                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 56542.068310                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 56542.068310                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 57302.656007                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 57302.656007                       # average overall mshr miss latency
system.cpu.dcache.demand_hits::.cpu.data      4746346                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4746346                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency::.cpu.data   4601336977                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   4601336977                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate::.cpu.data     0.016857                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.016857                       # miss rate for demand accesses
system.cpu.dcache.demand_misses::.cpu.data        81379                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          81379                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits::.cpu.data        31689                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        31689                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   2847368977                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2847368977                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.010293                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.010293                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses::.cpu.data        49690                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        49690                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_accesses::.cpu.data      4827725                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4827725                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 56542.068310                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 56542.068310                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 57302.656007                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 57302.656007                       # average overall mshr miss latency
system.cpu.dcache.overall_hits::.cpu.data      4746346                       # number of overall hits
system.cpu.dcache.overall_hits::total         4746346                       # number of overall hits
system.cpu.dcache.overall_miss_latency::.cpu.data   4601336977                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   4601336977                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate::.cpu.data     0.016857                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.016857                       # miss rate for overall accesses
system.cpu.dcache.overall_misses::.cpu.data        81379                       # number of overall misses
system.cpu.dcache.overall_misses::total         81379                       # number of overall misses
system.cpu.dcache.overall_mshr_hits::.cpu.data        31689                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        31689                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   2847368977                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2847368977                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.010293                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.010293                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses::.cpu.data        49690                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        49690                       # number of overall MSHR misses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  24098796000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.replacements                  48485                       # number of replacements
system.cpu.dcache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          190                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          529                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          295                       # Occupied blocks per task id
system.cpu.dcache.tags.avg_refs             96.874184                       # Average number of references to valid blocks.
system.cpu.dcache.tags.data_accesses          9704959                       # Number of data accesses
system.cpu.dcache.tags.occ_blocks::.cpu.data  1021.142812                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.997210                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997210                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  24098796000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.sampled_refs             49509                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.tag_accesses           9704959                       # Number of tag accesses
system.cpu.dcache.tags.tagsinuse          1021.142812                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4796144                       # Total number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            240000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks::.writebacks        31690                       # number of writebacks
system.cpu.dcache.writebacks::total             31690                       # number of writebacks
system.cpu.decode.BlockedCycles               2982588                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts               42485775                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                 11249459                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   5671373                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                 782010                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                435848                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                     3628923                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                        100406                       # TLB misses on read requests
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  24098796000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.wrAccesses                     1908529                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                         13674                       # TLB misses on write requests
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  24098796000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  24098796000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.fetch.Branches                     5447850                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   3093261                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       8123107                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                459444                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles          846                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                       22980452                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  854                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles           69                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles          5769                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                 1564020                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.226063                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles           12208623                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            1311786                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.953593                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           21121278                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.144538                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.354192                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 14343880     67.91%     67.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   318289      1.51%     69.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   282292      1.34%     70.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   329668      1.56%     72.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   302782      1.43%     73.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   345421      1.64%     75.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   366084      1.73%     77.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   374132      1.77%     78.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  4458730     21.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             21121278                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    399001                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   158328                       # number of floating regfile writes
system.cpu.icache.ReadReq_accesses::.cpu.inst      3093256                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3093256                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 28257.858415                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 28257.858415                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 27636.931047                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 27636.931047                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits::.cpu.inst      2354277                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2354277                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  20881963954                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  20881963954                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.238900                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.238900                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses::.cpu.inst       738979                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        738979                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst        80239                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        80239                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  18205551958                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  18205551958                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.212960                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.212960                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       658740                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       658740                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     8.065532                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.blocked::no_mshrs              1175                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs         9477                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.demand_accesses::.cpu.inst      3093256                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3093256                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 28257.858415                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 28257.858415                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 27636.931047                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 27636.931047                       # average overall mshr miss latency
system.cpu.icache.demand_hits::.cpu.inst      2354277                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2354277                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency::.cpu.inst  20881963954                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  20881963954                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate::.cpu.inst     0.238900                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.238900                       # miss rate for demand accesses
system.cpu.icache.demand_misses::.cpu.inst       738979                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         738979                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits::.cpu.inst        80239                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        80239                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  18205551958                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  18205551958                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.212960                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.212960                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses::.cpu.inst       658740                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       658740                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_accesses::.cpu.inst      3093256                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3093256                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 28257.858415                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 28257.858415                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 27636.931047                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 27636.931047                       # average overall mshr miss latency
system.cpu.icache.overall_hits::.cpu.inst      2354277                       # number of overall hits
system.cpu.icache.overall_hits::total         2354277                       # number of overall hits
system.cpu.icache.overall_miss_latency::.cpu.inst  20881963954                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  20881963954                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate::.cpu.inst     0.238900                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.238900                       # miss rate for overall accesses
system.cpu.icache.overall_misses::.cpu.inst       738979                       # number of overall misses
system.cpu.icache.overall_misses::total        738979                       # number of overall misses
system.cpu.icache.overall_mshr_hits::.cpu.inst        80239                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        80239                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  18205551958                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  18205551958                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.212960                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.212960                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses::.cpu.inst       658740                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       658740                       # number of overall MSHR misses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  24098796000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.replacements                 658375                       # number of replacements
system.cpu.icache.tags.age_task_id_blocks_1024::0          130                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           54                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           72                       # Occupied blocks per task id
system.cpu.icache.tags.avg_refs              4.573915                       # Average number of references to valid blocks.
system.cpu.icache.tags.data_accesses          6845251                       # Number of data accesses
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.828067                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999328                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999328                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  24098796000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.sampled_refs            658739                       # Sample count of references to valid blocks.
system.cpu.icache.tags.tag_accesses           6845251                       # Number of tag accesses
system.cpu.icache.tags.tagsinuse           255.828067                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3013016                       # Total number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks::.writebacks       658375                       # number of writebacks
system.cpu.icache.writebacks::total            658375                       # number of writebacks
system.cpu.idleCycles                         2977519                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts              1006516                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  3078826                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.201768                       # Inst execution rate
system.cpu.iew.exec_refs                      5534661                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1907736                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 2019707                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               4685575                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts              21037                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             42084                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              2561851                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            35820227                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               3626925                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1478056                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              28961154                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3395                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                212530                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 782010                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                217700                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           435                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads           147595                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses         4479                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation         3846                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads         5914                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads      2323943                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores      1116420                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents           3846                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       832716                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         173800                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  31056747                       # num instructions consuming a value
system.cpu.iew.wb_count                      28287346                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.652469                       # average fanout of values written-back
system.cpu.iew.wb_producers                  20263566                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.173807                       # insts written-back per cycle
system.cpu.iew.wb_sent                       28605420                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 38771383                       # number of integer regfile reads
system.cpu.int_regfile_writes                23213929                       # number of integer regfile writes
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  24098796000                       # Cumulative time (in ticks) in various power states
system.cpu.ipc                               0.414959                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.414959                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            277356      0.91%      0.91% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              23974874     78.76%     79.67% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                17446      0.06%     79.73% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 54585      0.18%     79.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                8952      0.03%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 668      0.00%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   84      0.00%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                16596      0.05%     80.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                30079      0.10%     80.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               90890      0.30%     80.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 71      0.00%     80.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     80.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     80.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     80.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd              25      0.00%     80.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     80.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     80.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt             345      0.00%     80.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               6      0.00%     80.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult            552      0.00%     80.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     80.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     80.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     80.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     80.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     80.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     80.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     80.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     80.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     80.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     80.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     80.40% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              3882298     12.75%     93.15% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1962758      6.45%     99.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           27720      0.09%     99.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          93907      0.31%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               30439212                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  295203                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              586275                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       282543                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             352836                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      538807                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.017701                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  504257     93.59%     93.59% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     93.59% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     93.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     93.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     93.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     93.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     93.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     93.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     93.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     93.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     93.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      2      0.00%     93.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     93.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    434      0.08%     93.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     93.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     19      0.00%     93.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     8      0.00%     93.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     93.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     93.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   13      0.00%     93.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     93.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     93.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     93.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     93.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     93.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     93.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     93.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     93.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     93.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     93.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     93.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     93.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     93.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     93.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     93.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     93.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     93.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     93.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     93.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     93.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     93.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     93.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     93.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     93.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     93.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     93.68% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  20893      3.88%     97.55% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  8948      1.66%     99.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               259      0.05%     99.26% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             3974      0.74%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               30405460                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           82128450                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     28004803                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          51883140                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   35757524                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  30439212                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded               62703                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        16412322                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            176218                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved          57769                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     22793999                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      21121278                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.441163                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.233162                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            12917743     61.16%     61.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1617332      7.66%     68.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1365439      6.46%     75.28% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1102834      5.22%     80.50% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1036133      4.91%     85.41% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             1075820      5.09%     90.50% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             1086699      5.15%     95.65% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              615550      2.91%     98.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              303728      1.44%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        21121278                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.263101                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  24098796000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.wrAccesses                     3094343                       # TLB accesses on write requests
system.cpu.itb.wrMisses                         32647                       # TLB misses on write requests
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  24098796000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  24098796000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.memDep0.conflictingLoads            223402                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           191323                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              4685575                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             2561851                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                12823373                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    297                       # number of misc regfile writes
system.cpu.numCycles                         24098797                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.pwrStateResidencyTicks::ON     24098796000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.BlockCycles                 2421527                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              22242695                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents                8                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                 117450                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                 11554682                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  11892                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                 13331                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              97853349                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               40332877                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            44723473                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   5749503                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 435522                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                 782010                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                605117                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                 22480771                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            439262                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups         58108067                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           8439                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                602                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    607649                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            569                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                     53485684                       # The number of ROB reads
system.cpu.rob.rob_writes                    74354441                       # The number of ROB writes
system.cpu.timesIdled                          262821                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   137                       # Number of system calls
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_misses::.writebacks         3679                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          3679                       # number of CleanEvict MSHR misses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 72020.485954                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 72020.485954                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher   2253448985                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total   2253448985                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher        31289                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total          31289                       # number of HardPFReq MSHR misses
system.l2.ReadCleanReq_accesses::.cpu.inst       658546                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         658546                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 107846.308428                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 107846.308428                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 88550.568668                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 88550.568668                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         633665                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             633665                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_miss_latency::.cpu.inst   2683324000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   2683324000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.037782                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.037782                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_misses::.cpu.inst        24881                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            24881                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_mshr_hits::.cpu.inst          350                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           350                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst   2172234000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   2172234000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.037250                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.037250                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst        24531                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        24531                       # number of ReadCleanReq MSHR misses
system.l2.ReadExReq_accesses::.cpu.data         15232                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             15232                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency::.cpu.data 104965.632097                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 104965.632097                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 84990.457437                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 84990.457437                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data              8627                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  8627                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency::.cpu.data    693298000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     693298000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate::.cpu.data     0.433627                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.433627                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses::.cpu.data            6605                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                6605                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits::.cpu.data            3                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                3                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    561107000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    561107000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.433430                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.433430                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses::.cpu.data         6602                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           6602                       # number of ReadExReq MSHR misses
system.l2.ReadSharedReq_accesses::.cpu.data        34277                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         34277                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 118359.059113                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 118359.059113                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 99307.915932                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 99307.915932                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         23095                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             23095                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_miss_latency::.cpu.data   1323490999                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1323490999                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.326225                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.326225                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_misses::.cpu.data        11182                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           11182                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_mshr_hits::.cpu.data          179                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total          179                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   1092684999                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1092684999                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.321002                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.321002                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_misses::.cpu.data        11003                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        11003                       # number of ReadSharedReq MSHR misses
system.l2.UpgradeReq_accesses::.cpu.data          181                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              181                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency::.cpu.data  1719.298246                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1719.298246                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu.data 29982.456140                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 29982.456140                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu.data              124                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  124                       # number of UpgradeReq hits
system.l2.UpgradeReq_miss_latency::.cpu.data        98000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        98000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate::.cpu.data     0.314917                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.314917                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses::.cpu.data             57                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 57                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu.data      1709000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1709000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu.data     0.314917                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.314917                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.cpu.data           57                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            57                       # number of UpgradeReq MSHR misses
system.l2.WritebackClean_accesses::.writebacks       656881                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       656881                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       656881                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           656881                       # number of WritebackClean hits
system.l2.WritebackDirty_accesses::.writebacks        31690                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        31690                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_hits::.writebacks        31690                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            31690                       # number of WritebackDirty hits
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.demand_accesses::.cpu.inst           658546                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            49509                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               708055                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency::.cpu.inst 107846.308428                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 113385.562433                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 110155.456056                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 88550.568668                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 93938.767339                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 90801.832139                       # average overall mshr miss latency
system.l2.demand_hits::.cpu.inst               633665                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                31722                       # number of demand (read+write) hits
system.l2.demand_hits::total                   665387                       # number of demand (read+write) hits
system.l2.demand_miss_latency::.cpu.inst   2683324000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   2016788999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4700112999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate::.cpu.inst        0.037782                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.359268                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.060261                       # miss rate for demand accesses
system.l2.demand_misses::.cpu.inst              24881                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              17787                       # number of demand (read+write) misses
system.l2.demand_misses::total                  42668                       # number of demand (read+write) misses
system.l2.demand_mshr_hits::.cpu.inst             350                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data             182                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 532                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency::.cpu.inst   2172234000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   1653791999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3826025999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.037250                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.355592                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.059510                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses::.cpu.inst         24531                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         17605                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             42136                       # number of demand (read+write) MSHR misses
system.l2.overall_accesses::.cpu.inst          658546                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           49509                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              708055                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency::.cpu.inst 107846.308428                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 113385.562433                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 110155.456056                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 88550.568668                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 93938.767339                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 72020.485954                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 82798.433558                       # average overall mshr miss latency
system.l2.overall_hits::.cpu.inst              633665                       # number of overall hits
system.l2.overall_hits::.cpu.data               31722                       # number of overall hits
system.l2.overall_hits::total                  665387                       # number of overall hits
system.l2.overall_miss_latency::.cpu.inst   2683324000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   2016788999                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4700112999                       # number of overall miss cycles
system.l2.overall_miss_rate::.cpu.inst       0.037782                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.359268                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.060261                       # miss rate for overall accesses
system.l2.overall_misses::.cpu.inst             24881                       # number of overall misses
system.l2.overall_misses::.cpu.data             17787                       # number of overall misses
system.l2.overall_misses::total                 42668                       # number of overall misses
system.l2.overall_mshr_hits::.cpu.inst            350                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data            182                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                532                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency::.cpu.inst   2172234000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   1653791999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher   2253448985                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   6079474984                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate::.cpu.inst     0.037250                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.355592                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.103700                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses::.cpu.inst        24531                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        17605                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher        31289                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            73425                       # number of overall MSHR misses
system.l2.prefetcher.num_hwpf_issued            41466                       # number of hwpf issued
system.l2.prefetcher.perceptron_unit.pwrStateResidencyTicks::UNDEFINED  24098796000                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfBufferHit                    2                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified               41475                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                  1401                       # number of prefetches not generated due to page crossing
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  24098796000                       # Cumulative time (in ticks) in various power states
system.l2.pwrStateResidencyTicks::UNDEFINED  24098796000                       # Cumulative time (in ticks) in various power states
system.l2.replacements                          77580                       # number of replacements
system.l2.tags.age_task_id_blocks_1022::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           73                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2          744                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3          416                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4           43                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          186                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1371                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1168                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           87                       # Occupied blocks per task id
system.l2.tags.avg_refs                     17.628581                       # Average number of references to valid blocks.
system.l2.tags.data_accesses                 11390068                       # Number of data accesses
system.l2.tags.occ_blocks::.writebacks     370.125412                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      1573.938108                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       775.802855                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher  1350.855699                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.090363                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.384262                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.189405                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.329799                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.993829                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022          1278                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          2818                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.312012                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.687988                       # Percentage of cache occupancy per task id
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  24098796000                       # Cumulative time (in ticks) in various power states
system.l2.tags.sampled_refs                     81676                       # Sample count of references to valid blocks.
system.l2.tags.tag_accesses                  11390068                       # Number of tag accesses
system.l2.tags.tagsinuse                  4070.722075                       # Cycle average of tags in use
system.l2.tags.total_refs                     1439832                       # Total number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.unused_prefetches                     11043                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks               15026                       # number of writebacks
system.l2.writebacks::total                     15026                       # number of writebacks
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                     274745.92                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                41182.38                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.writebacks::samples     15026.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     24531.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     17384.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples     30519.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     22432.38                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                       192.37                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    193.03                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       1.71                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                        39.84                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     39.91                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      24.82                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         1.81                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.50                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.31                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.cpu.inst     65147819                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         65147819                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.inst          65147819                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          46751547                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher     81132684                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             193032050                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       39905064                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         65147819                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         46751547                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher     81132684                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            232937114                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       39905064                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             39905064                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples        24666                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    226.856726                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   160.419042                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   227.816315                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         6564     26.61%     26.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        10193     41.32%     67.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3779     15.32%     83.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1371      5.56%     88.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          831      3.37%     92.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          437      1.77%     93.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          343      1.39%     95.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          231      0.94%     96.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          917      3.72%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        24666                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                4635776                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                 4651840                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                   16064                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  960128                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys               961664                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.cpu.inst      1569984                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1569984                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.inst        1569984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        1126656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher      1955200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            4651840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       961664                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          961664                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.cpu.inst        24531                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        17604                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher        30550                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.cpu.inst     37160.24                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     42662.65                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     43220.73                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.cpu.inst      1569984                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      1112576                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher      1953216                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 65147819.003073848784                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 46167285.701742112637                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 81050356.208667024970                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.cpu.inst    911577750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    751033251                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher   1320393244                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.writebacks        15026                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.writebacks  38074496.17                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.writebacks       960128                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.writebacks 39841326.512743629515                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.writebacks 572107379500                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds          884                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState              162069                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              14173                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds          884                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.cpu.inst           24531                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           17604                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher        30550                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               72685                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        15026                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              15026                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    71.77                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0              5135                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              5458                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              5090                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              6140                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              4186                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              3708                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              3098                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              3761                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              4850                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              3930                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             3231                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             4917                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             4941                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             4708                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4082                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             5199                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               861                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               936                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               644                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1061                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               870                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               779                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               902                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1187                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1099                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               864                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1021                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1042                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1034                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1019                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              890                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              793                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.004260143750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  24098796000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples          884                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      81.843891                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     69.189940                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    139.183505                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           784     88.69%     88.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           97     10.97%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            2      0.23%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            1      0.11%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           884                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                   35870                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   28501                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    5650                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1754                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     433                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     153                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      51                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                     72685                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 72685                       # Read request sizes (log2)
system.mem_ctrls.readReqs                       72685                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 73.56                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                    53284                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                    251                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                  362170000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                   24098239000                       # Total gap between requests
system.mem_ctrls.totMemAccLat              2983004245                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                   1624866745                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples          884                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.970588                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.934290                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.121819                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              487     55.09%     55.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                6      0.68%     55.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              332     37.56%     93.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               49      5.54%     98.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                9      1.02%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.11%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           884                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    882                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    889                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    887                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    898                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    897                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    889                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    899                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    902                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    911                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    916                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                    15026                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                15026                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                      15026                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                63.12                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                    9484                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy            995849280                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy                 89714100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      5281177110                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            478.405654                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE     82815750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     624000000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   5334683750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   4849019250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    1626691000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  11581586250                       # Time in different power states
system.mem_ctrls_0.preBackEnergy             56934720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                 47676585                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      1862056800                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy               261152640                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         1475136000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       1420912260                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            11529000255                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime          21764772500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy               37792800                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           1017507000                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy                 86415420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      5213487900                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            478.725049                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE    106204750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     625040000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   5295854750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   4966148250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    1672494500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  11433053750                       # Time in different power states
system.mem_ctrls_1.preBackEnergy             65630400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                 45930885                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      1907025600                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy               256026120                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         1477594560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       1425957300                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            11536697295                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime          21694241250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy               40517640                       # Energy for write commands per rank (pJ)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       213575                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       213575                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 213575                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      5613504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      5613504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 5613504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED  24098796000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           201003991                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy          383625007                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.6                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             72743                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   72743    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               72743                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        68218                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        140890                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadResp              66084                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        15026                       # Transaction distribution
system.membus.trans_dist::CleanEvict            53121                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               58                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6601                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6601                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         66084                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      1975660                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       147865                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2123525                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     84282880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      5196736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               89479616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  24098796000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         2795422999                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1976282934                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             8.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         148901806                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.6                       # Layer utilization (%)
system.tol2bus.snoopTraffic                    974080                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           820608                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.019287                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.137956                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 804829     98.08%     98.08% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  15731      1.92%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     48      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             820608                       # Request fanout histogram
system.tol2bus.snoop_filter.hit_multi_requests         1855                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           48                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       706945                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        13866                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1415292                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          13914                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoops                          112371                       # Total snoops (count)
system.tol2bus.trans_dist::ReadResp            693016                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        46716                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       658375                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           79349                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq            34597                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             181                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            181                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            15232                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           15232                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        658740                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        34277                       # Transaction distribution
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
