Release 14.7 par P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

MD1TENFC::  Fri Aug 19 15:05:04 2022

par -w -intstyle ise -ol high -mt off Hardware_Test_map.ncd Hardware_Test.ncd
Hardware_Test.pcf 


Constraints file: Hardware_Test.pcf.
Loading device for application Rf_Device from file '6slx45.nph' in environment C:\Xilinx\14.7\ISE_DS\ISE\.
   "Hardware_Test" is an NCD, version 3.2, device xc6slx45, package csg324, speed -3

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.23 2013-10-13".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                   438 out of  54,576    1%
    Number used as Flip Flops:                 435
    Number used as Latches:                      2
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                1
  Number of Slice LUTs:                        708 out of  27,288    2%
    Number used as logic:                      665 out of  27,288    2%
      Number using O6 output only:             405
      Number using O5 output only:              80
      Number using O5 and O6:                  180
      Number used as ROM:                        0
    Number used as Memory:                       0 out of   6,408    0%
    Number used exclusively as route-thrus:     43
      Number with same-slice register load:     22
      Number with same-slice carry load:        21
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                   248 out of   6,822    3%
  Number of MUXCYs used:                       236 out of  13,644    1%
  Number of LUT Flip Flop pairs used:          780
    Number with an unused Flip Flop:           390 out of     780   50%
    Number with an unused LUT:                  72 out of     780    9%
    Number of fully used LUT-FF pairs:         318 out of     780   40%
    Number of slice register sites lost
      to control set restrictions:               0 out of  54,576    0%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                         9 out of     218    4%
    Number of LOCed IOBs:                        7 out of       9   77%

Specific Feature Utilization:
  Number of RAMB16BWERs:                         0 out of     116    0%
  Number of RAMB8BWERs:                          0 out of     232    0%
  Number of BUFIO2/BUFIO2_2CLKs:                 0 out of      32    0%
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0%
  Number of BUFG/BUFGMUXs:                       1 out of      16    6%
    Number used as BUFGs:                        1
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       8    0%
  Number of ILOGIC2/ISERDES2s:                   0 out of     376    0%
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     376    0%
  Number of OLOGIC2/OSERDES2s:                   0 out of     376    0%
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHs:                               0 out of     256    0%
  Number of BUFPLLs:                             0 out of       8    0%
  Number of BUFPLL_MCBs:                         0 out of       4    0%
  Number of DSP48A1s:                            0 out of      58    0%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                0 out of       2    0%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            0 out of       4    0%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 4 secs 
Finished initial Timing Analysis.  REAL time: 4 secs 

WARNING:Par:288 - The signal in_B_IBUF has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 3555 unrouted;      REAL time: 5 secs 

Phase  2  : 3150 unrouted;      REAL time: 5 secs 

Phase  3  : 1282 unrouted;      REAL time: 6 secs 

Phase  4  : 1282 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 8 secs 

Updating file: Hardware_Test.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 9 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 9 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 9 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 9 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 9 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 9 secs 
Total REAL time to Router completion: 9 secs 
Total CPU time to Router completion: 9 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|           clk_BUFGP |  BUFGMUX_X2Y4| No   |  140 |  0.051     |  1.276      |
+---------------------+--------------+------+------+------------+-------------+
|Inst_Profibus_Unit/I |              |      |      |            |             |
|nst_Profibus_UART/re |              |      |      |            |             |
|    set_RX_AND_561_o |         Local|      |    2 |  0.000     |  0.315      |
+---------------------+--------------+------+------+------------+-------------+
|Inst_Profibus_Unit/I |              |      |      |            |             |
|nst_Profibus_UART/re |              |      |      |            |             |
|  set_tx_s_AND_563_o |         Local|      |    2 |  0.000     |  0.323      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_TO_Inst_Profibus_UnitInst_Profibus_UAR | SETUP       |     0.496ns|     9.504ns|       0|           0
  TTX_LDC = MAXDELAY TO TIMEGRP         "TO | HOLD        |     1.141ns|            |       0|           0
  _Inst_Profibus_UnitInst_Profibus_UARTTX_L |             |            |            |        |            
  DC" TS_clk DATAPATHONLY                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_Inst_Profibus_UnitInst_Profibus_UAR | SETUP       |     0.984ns|     9.016ns|       0|           0
  Trx_s_LDC = MAXDELAY TO TIMEGRP         " | HOLD        |     3.474ns|            |       0|           0
  TO_Inst_Profibus_UnitInst_Profibus_UARTrx |             |            |            |        |            
  _s_LDC" TS_clk DATAPATHONLY               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk = PERIOD TIMEGRP "clk" 100 MHz HIG | SETUP       |     3.468ns|     6.532ns|       0|           0
  H 50%                                     | HOLD        |     0.413ns|            |       0|           0
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk                         |     10.000ns|      6.532ns|      9.504ns|            0|            0|        30749|            8|
| TS_TO_Inst_Profibus_UnitInst_P|     10.000ns|      9.504ns|          N/A|            0|            0|            4|            0|
| rofibus_UARTTX_LDC            |             |             |             |             |             |             |             |
| TS_TO_Inst_Profibus_UnitInst_P|     10.000ns|      9.016ns|          N/A|            0|            0|            4|            0|
| rofibus_UARTrx_s_LDC          |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 1 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 10 secs 
Total CPU time to PAR completion: 9 secs 

Peak Memory Usage:  4525 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 3
Number of info messages: 0

Writing design to file Hardware_Test.ncd



PAR done!
