 
****************************************
Report : timing
        -path full
        -delay min
        -nworst 2
        -max_paths 5
Design : counter
Version: S-2021.06-SP2
Date   : Wed Nov 30 23:27:59 2022
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: BC0D88COM   Library: tcbn65gplusbc0d88
Wire Load Model Mode: Inactive.

  Startpoint: count_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: count_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  count_reg[0]/CP (DFCNQD1)                0.00       0.00 r
  count_reg[0]/Q (DFCNQD1)                 0.18       0.18 r
  U4/ZN (INVD0)                            0.03 *     0.21 f
  count_reg[0]/D (DFCNQD1)                 0.00 *     0.21 f
  data arrival time                                   0.21

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.05       0.05
  count_reg[0]/CP (DFCNQD1)                0.00       0.05 r
  library hold time                        0.05       0.10
  data required time                                  0.10
  -----------------------------------------------------------
  data required time                                  0.10
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                         0.11


  Startpoint: down (input port clocked by clk)
  Endpoint: count_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  down (in)                                0.02       0.12 f
  U10/S (FA1D0)                            0.12 *     0.24 f
  count_reg[3]/D (DFCNQD1)                 0.00 *     0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.05       0.05
  count_reg[3]/CP (DFCNQD1)                0.00       0.05 r
  library hold time                        0.05       0.10
  data required time                                  0.10
  -----------------------------------------------------------
  data required time                                  0.10
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.14


  Startpoint: down (input port clocked by clk)
  Endpoint: count_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  down (in)                                0.02       0.12 f
  U12/S (FA1D0)                            0.12 *     0.24 f
  count_reg[1]/D (DFCNQD1)                 0.00 *     0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.05       0.05
  count_reg[1]/CP (DFCNQD1)                0.00       0.05 r
  library hold time                        0.05       0.10
  data required time                                  0.10
  -----------------------------------------------------------
  data required time                                  0.10
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.14


  Startpoint: down (input port clocked by clk)
  Endpoint: count_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  down (in)                                0.02       0.12 f
  U11/S (FA1D0)                            0.12 *     0.24 f
  count_reg[2]/D (DFCNQD1)                 0.00 *     0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.05       0.05
  count_reg[2]/CP (DFCNQD1)                0.00       0.05 r
  library hold time                        0.05       0.10
  data required time                                  0.10
  -----------------------------------------------------------
  data required time                                  0.10
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.14


  Startpoint: down (input port clocked by clk)
  Endpoint: count_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  down (in)                                0.02       0.12 f
  U10/S (FA1D0)                            0.13 *     0.25 f
  count_reg[3]/D (DFCNQD1)                 0.00 *     0.25 f
  data arrival time                                   0.25

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.05       0.05
  count_reg[3]/CP (DFCNQD1)                0.00       0.05 r
  library hold time                        0.05       0.10
  data required time                                  0.10
  -----------------------------------------------------------
  data required time                                  0.10
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.15


1
