{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1697087390355 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analyze Current File Quartus Prime " "Running Quartus Prime Analyze Current File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697087390355 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 11 22:09:50 2023 " "Processing started: Wed Oct 11 22:09:50 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1697087390355 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1697087390355 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC --analyze_file=D:/Documents/ee_371/lab2/DE1_SoC.sv " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC --analyze_file=D:/Documents/ee_371/lab2/DE1_SoC.sv" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1697087390355 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1697087390588 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1697087390588 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "task2.sv(16) " "Verilog HDL information at task2.sv(16): always construct contains both blocking and non-blocking assignments" {  } { { "task2.sv" "" { Text "D:/Documents/ee_371/lab2/task2.sv" 16 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1697087396826 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(44) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(44): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "D:/Documents/ee_371/lab2/DE1_SoC_augment.sv" 44 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1697087396829 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(45) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(45): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "D:/Documents/ee_371/lab2/DE1_SoC_augment.sv" 45 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1697087396829 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(46) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(46): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "D:/Documents/ee_371/lab2/DE1_SoC_augment.sv" 46 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1697087396829 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(47) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(47): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "D:/Documents/ee_371/lab2/DE1_SoC_augment.sv" 47 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1697087396829 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(48) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(48): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "D:/Documents/ee_371/lab2/DE1_SoC_augment.sv" 48 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1697087396830 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(49) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(49): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "D:/Documents/ee_371/lab2/DE1_SoC_augment.sv" 49 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1697087396830 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(50) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(50): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "D:/Documents/ee_371/lab2/DE1_SoC_augment.sv" 50 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1697087396830 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(51) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(51): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "D:/Documents/ee_371/lab2/DE1_SoC_augment.sv" 51 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1697087396830 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(52) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(52): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "D:/Documents/ee_371/lab2/DE1_SoC_augment.sv" 52 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1697087396830 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(53) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(53): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "D:/Documents/ee_371/lab2/DE1_SoC_augment.sv" 53 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1697087396830 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(54) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(54): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "D:/Documents/ee_371/lab2/DE1_SoC_augment.sv" 54 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1697087396830 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(55) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(55): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "D:/Documents/ee_371/lab2/DE1_SoC_augment.sv" 55 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1697087396830 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(56) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(56): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "D:/Documents/ee_371/lab2/DE1_SoC_augment.sv" 56 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1697087396830 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(57) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(57): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "D:/Documents/ee_371/lab2/DE1_SoC_augment.sv" 57 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1697087396830 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(65) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(65): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "D:/Documents/ee_371/lab2/DE1_SoC_augment.sv" 65 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1697087396830 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(66) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(66): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "D:/Documents/ee_371/lab2/DE1_SoC_augment.sv" 66 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1697087396830 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(68) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(68): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "D:/Documents/ee_371/lab2/DE1_SoC_augment.sv" 68 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1697087396830 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(69) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(69): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "D:/Documents/ee_371/lab2/DE1_SoC_augment.sv" 69 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1697087396830 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(70) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(70): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "D:/Documents/ee_371/lab2/DE1_SoC_augment.sv" 70 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1697087396830 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(79) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(79): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "D:/Documents/ee_371/lab2/DE1_SoC_augment.sv" 79 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1697087396830 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(80) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(80): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "D:/Documents/ee_371/lab2/DE1_SoC_augment.sv" 80 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1697087396830 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(81) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(81): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "D:/Documents/ee_371/lab2/DE1_SoC_augment.sv" 81 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1697087396830 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(82) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(82): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "D:/Documents/ee_371/lab2/DE1_SoC_augment.sv" 82 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1697087396830 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(83) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(83): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "D:/Documents/ee_371/lab2/DE1_SoC_augment.sv" 83 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1697087396830 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(84) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(84): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "D:/Documents/ee_371/lab2/DE1_SoC_augment.sv" 84 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1697087396830 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(85) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(85): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "D:/Documents/ee_371/lab2/DE1_SoC_augment.sv" 85 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1697087396830 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(86) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(86): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "D:/Documents/ee_371/lab2/DE1_SoC_augment.sv" 86 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1697087396830 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(87) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(87): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "D:/Documents/ee_371/lab2/DE1_SoC_augment.sv" 87 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1697087396830 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(88) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(88): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "D:/Documents/ee_371/lab2/DE1_SoC_augment.sv" 88 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1697087396830 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(89) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(89): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "D:/Documents/ee_371/lab2/DE1_SoC_augment.sv" 89 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1697087396830 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(90) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(90): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "D:/Documents/ee_371/lab2/DE1_SoC_augment.sv" 90 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1697087396830 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(91) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(91): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "D:/Documents/ee_371/lab2/DE1_SoC_augment.sv" 91 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1697087396830 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(92) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(92): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "D:/Documents/ee_371/lab2/DE1_SoC_augment.sv" 92 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1697087396830 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(107) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(107): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "D:/Documents/ee_371/lab2/DE1_SoC_augment.sv" 107 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1697087396830 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(108) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(108): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "D:/Documents/ee_371/lab2/DE1_SoC_augment.sv" 108 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1697087396831 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(110) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(110): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "D:/Documents/ee_371/lab2/DE1_SoC_augment.sv" 110 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1697087396831 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(111) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(111): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "D:/Documents/ee_371/lab2/DE1_SoC_augment.sv" 111 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1697087396831 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(112) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(112): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "D:/Documents/ee_371/lab2/DE1_SoC_augment.sv" 112 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1697087396831 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "DE1_SoC_augment.sv(119) " "Verilog HDL information at DE1_SoC_augment.sv(119): always construct contains both blocking and non-blocking assignments" {  } { { "DE1_SoC_augment.sv" "" { Text "D:/Documents/ee_371/lab2/DE1_SoC_augment.sv" 119 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1697087396831 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 hex0 DE1_SoC_augment.sv(10) " "Verilog HDL Declaration information at DE1_SoC_augment.sv(10): object \"HEX0\" differs only in case from object \"hex0\" in the same scope" {  } { { "DE1_SoC_augment.sv" "" { Text "D:/Documents/ee_371/lab2/DE1_SoC_augment.sv" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1697087396831 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX1 hex1 DE1_SoC_augment.sv(10) " "Verilog HDL Declaration information at DE1_SoC_augment.sv(10): object \"HEX1\" differs only in case from object \"hex1\" in the same scope" {  } { { "DE1_SoC_augment.sv" "" { Text "D:/Documents/ee_371/lab2/DE1_SoC_augment.sv" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1697087396831 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX2 hex2 DE1_SoC_augment.sv(10) " "Verilog HDL Declaration information at DE1_SoC_augment.sv(10): object \"HEX2\" differs only in case from object \"hex2\" in the same scope" {  } { { "DE1_SoC_augment.sv" "" { Text "D:/Documents/ee_371/lab2/DE1_SoC_augment.sv" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1697087396831 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX3 hex3 DE1_SoC_augment.sv(10) " "Verilog HDL Declaration information at DE1_SoC_augment.sv(10): object \"HEX3\" differs only in case from object \"hex3\" in the same scope" {  } { { "DE1_SoC_augment.sv" "" { Text "D:/Documents/ee_371/lab2/DE1_SoC_augment.sv" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1697087396831 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX4 hex4 DE1_SoC_augment.sv(10) " "Verilog HDL Declaration information at DE1_SoC_augment.sv(10): object \"HEX4\" differs only in case from object \"hex4\" in the same scope" {  } { { "DE1_SoC_augment.sv" "" { Text "D:/Documents/ee_371/lab2/DE1_SoC_augment.sv" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1697087396831 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX5 hex5 DE1_SoC_augment.sv(10) " "Verilog HDL Declaration information at DE1_SoC_augment.sv(10): object \"HEX5\" differs only in case from object \"hex5\" in the same scope" {  } { { "DE1_SoC_augment.sv" "" { Text "D:/Documents/ee_371/lab2/DE1_SoC_augment.sv" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1697087396831 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "task2_augment.sv(20) " "Verilog HDL information at task2_augment.sv(20): always construct contains both blocking and non-blocking assignments" {  } { { "task2_augment.sv" "" { Text "D:/Documents/ee_371/lab2/task2_augment.sv" 20 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1697087396831 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX1 hex1 de1_soc.sv(11) " "Verilog HDL Declaration information at de1_soc.sv(11): object \"HEX1\" differs only in case from object \"hex1\" in the same scope" {  } { { "de1_soc.sv" "" { Text "D:/Documents/ee_371/lab2/de1_soc.sv" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1697087396833 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX4 hex4 de1_soc.sv(11) " "Verilog HDL Declaration information at de1_soc.sv(11): object \"HEX4\" differs only in case from object \"hex4\" in the same scope" {  } { { "de1_soc.sv" "" { Text "D:/Documents/ee_371/lab2/de1_soc.sv" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1697087396833 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX5 hex5 de1_soc.sv(11) " "Verilog HDL Declaration information at de1_soc.sv(11): object \"HEX5\" differs only in case from object \"hex5\" in the same scope" {  } { { "de1_soc.sv" "" { Text "D:/Documents/ee_371/lab2/de1_soc.sv" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1697087396833 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 hex0 de1_soc.sv(11) " "Verilog HDL Declaration information at de1_soc.sv(11): object \"HEX0\" differs only in case from object \"hex0\" in the same scope" {  } { { "de1_soc.sv" "" { Text "D:/Documents/ee_371/lab2/de1_soc.sv" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1697087396833 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analyze Current File 0 s 39 s Quartus Prime " "Quartus Prime Analyze Current File was successful. 0 errors, 39 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4765 " "Peak virtual memory: 4765 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1697087396836 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 11 22:09:56 2023 " "Processing ended: Wed Oct 11 22:09:56 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1697087396836 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1697087396836 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1697087396836 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1697087396836 ""}
