/*
 * This file is a part of: https://github.com/brilliantlabsAR/frame-codebase
 *
 * Authored by: Rohit Rathnam / Silicon Witchery AB (rohit@siliconwitchery.com)
 *              Raj Nakarja / Brilliant Labs Limited (raj@brilliant.xyz)
 *
 * CERN Open Hardware Licence Version 2 - Permissive
 *
 * Copyright Â© 2023 Brilliant Labs Limited
 */

module spi_register_version_string (
    input logic enable,
    input logic byte_clock,
    input logic data_in_valid,
    
    output logic [7:0] data_out,
    output logic data_out_valid
);
    logic [7:0] byte_counter;

    // logic byte_clock_;

    // assign byte_clock_ = enable ? byte_clock | data_in_valid : 0;
    // assign byte_clock_ = byte_clock | data_in_valid;

    always_ff @(posedge byte_clock) begin

        if (data_in_valid == 1) begin
            byte_counter <= byte_counter + 1;
        end
        
        else if(data_in_valid ==0) begin
            byte_counter <= 0;
        end

    end

    assign data_out_valid = enable;

    always_comb begin
        
        case (byte_counter)
            0: data_out = "T";
            1: data_out = "e";
            2: data_out = "s";
            3: data_out = "t";
            default: data_out = 0;
        endcase

    end

endmodule