// Seed: 3632450613
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_5;
  assign id_1 = !1;
  assign id_4 = 1;
  assign module_1.id_8 = 0;
endmodule
module module_1 (
    input  uwire id_0,
    input  tri0  id_1,
    output tri   id_2,
    output uwire id_3,
    input  wire  id_4,
    output wor   id_5,
    input  tri   id_6
    , id_10 = 1,
    input  wand  id_7,
    input  wor   id_8
);
  wire id_11;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11,
      id_11
  );
endmodule
