============================================================
  Generated by:           Encounter(R) RTL Compiler RC11.22 - v11.20-s017_1
  Generated on:           Sep 21 2015  11:46:25 pm
  Module:                 SARSlowVerilog_DATA8
  Technology library:     fsa0a_c_generic_core_ss1p62v125c 2009Q2v2.0
  Operating conditions:   _nominal_ (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

      Pin            Type       Fanout  Load Slew Delay Arrival   
                                        (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------
(clock Clock)      launch                                     0 R 
                   latency                         +100     100 R 
StateP_reg[1]/CK                              100           100 R 
StateP_reg[1]/Q    DFFSBN           13 121.9  494  +634     734 F 
g2/B1                                                +0     734   
g2/O               AN2B1S            8  61.6 1087  +602    1335 R 
g4186/I                                              +0    1335   
g4186/O            INV1S             3  22.7  467  +295    1630 F 
g4161/I2                                             +0    1630   
g4161/O            NR2               4  35.0  723  +428    2058 R 
g4126/I1                                             +0    2058   
g4126/O            ND2               3  23.5  381  +232    2290 F 
g4111/I2                                             +0    2290   
g4111/O            OR2               3  23.5  164  +290    2580 F 
g4089/I2                                             +0    2580   
g4089/O            OR2               3  23.1  158  +248    2828 F 
g4074/I2                                             +0    2828   
g4074/O            OR2               3  23.1  158  +247    3075 F 
g4062/I2                                             +0    3075   
g4062/O            OR2               3  23.1  158  +247    3322 F 
g4051/I2                                             +0    3322   
g4051/O            OR2               3  23.3  158  +248    3569 F 
g4039/I3                                             +0    3569   
g4039/O            OR3               1   7.9  121  +209    3778 F 
g4017/I1                                             +0    3778   
g4017/O            ND3               1   9.3  225  +110    3888 R 
StateP_reg[1]/D    DFFSBN                            +0    3888   
StateP_reg[1]/CK   setup                      100  +156    4044 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock Clock)      capture                                 5000 R 
                   latency                         +100    5100 R 
                   uncertainty                     -100    5000 R 
------------------------------------------------------------------
Cost Group   : 'Clock' (path_group 'Clock')
Timing slack :     956ps 
Start-point  : StateP_reg[1]/CK
End-point    : StateP_reg[1]/D
