

================================================================
== Vitis HLS Report for 'Reset_Pipeline_VITIS_LOOP_722_19_VITIS_LOOP_724_20'
================================================================
* Date:           Wed Jan 17 08:24:24 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        DynMap
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z035-ffg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.292 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      174|      424|  1.740 us|  4.240 us|  174|  424|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |                                       |  Latency (cycles) | Iteration|  Initiation Interval  |    Trip   |          |
        |               Loop Name               |   min   |   max   |  Latency |  achieved |   target  |   Count   | Pipelined|
        +---------------------------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |- VITIS_LOOP_722_19_VITIS_LOOP_724_20  |      172|      422|         4|          1|          1|  170 ~ 420|       yes|
        +---------------------------------------+---------+---------+----------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|     116|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    -|       -|       -|    -|
|Memory           |        3|    -|       0|       0|    -|
|Multiplexer      |        -|    -|       -|      72|    -|
|Register         |        -|    -|     171|      64|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        3|    0|     171|     252|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |     1000|  900|  343800|  171900|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |       ~0|    0|      ~0|      ~0|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +-------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |                   Memory                  |                                      Module                                      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |dependency_predecessors_kernels_values1_U  |Reset_Pipeline_VITIS_LOOP_722_19_VITIS_LOOP_724_20_dependency_predecessors_kebkb  |        3|  0|   0|    0|  6000|    6|     1|        36000|
    +-------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                                      |                                                                                  |        3|  0|   0|    0|  6000|    6|     1|        36000|
    +-------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln722_1_fu_136_p2     |         +|   0|  0|  10|          10|           1|
    |add_ln724_fu_176_p2       |         +|   0|  0|   6|           4|           1|
    |add_ln725_1_fu_225_p2     |         +|   0|  0|  13|          13|          13|
    |add_ln725_2_fu_234_p2     |         +|   0|  0|  13|          13|          13|
    |add_ln725_fu_200_p2       |         +|   0|  0|  10|          10|          10|
    |add_ln730_1_fu_276_p2     |         +|   0|  0|  13|          10|          10|
    |add_ln730_fu_267_p2       |         +|   0|  0|  13|          10|          10|
    |i_13_fu_148_p2            |         +|   0|  0|   6|           6|           1|
    |icmp_ln722_fu_130_p2      |      icmp|   0|  0|   5|          10|          10|
    |icmp_ln724_fu_154_p2      |      icmp|   0|  0|   2|           4|           4|
    |icmp_ln725_1_fu_295_p2    |      icmp|   0|  0|   3|           6|           1|
    |icmp_ln725_fu_287_p2      |      icmp|   0|  0|   2|           4|           1|
    |or_ln725_fu_300_p2        |        or|   0|  0|   1|           1|           1|
    |select_ln722_1_fu_168_p3  |    select|   0|  0|   6|           1|           6|
    |select_ln722_fu_160_p3    |    select|   0|  0|   4|           1|           1|
    |select_ln725_fu_306_p3    |    select|   0|  0|   7|           1|           7|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 116|         105|          92|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load                 |   9|          2|    6|         12|
    |ap_sig_allocacmp_indvar_flatten54_load  |   9|          2|   10|         20|
    |ap_sig_allocacmp_j_load                 |   9|          2|    4|          8|
    |i_fu_66                                 |   9|          2|    6|         12|
    |indvar_flatten54_fu_70                  |   9|          2|   10|         20|
    |j_fu_62                                 |   9|          2|    4|          8|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  72|         16|   42|         84|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------+----+----+-----+-----------+
    |                         Name                         | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                             |   1|   0|    1|          0|
    |ap_done_reg                                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                               |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg                      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg                      |   1|   0|    1|          0|
    |dependency_predecessors_kernels_values1_load_reg_368  |   6|   0|    6|          0|
    |i_fu_66                                               |   6|   0|    6|          0|
    |indvar_flatten54_fu_70                                |  10|   0|   10|          0|
    |j_fu_62                                               |   4|   0|    4|          0|
    |select_ln722_1_reg_356                                |   6|   0|    6|          0|
    |select_ln722_reg_349                                  |   4|   0|    4|          0|
    |select_ln722_1_reg_356                                |  64|  32|    6|          0|
    |select_ln722_reg_349                                  |  64|  32|    4|          0|
    +------------------------------------------------------+----+----+-----+-----------+
    |Total                                                 | 171|  64|   53|          0|
    +------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------------+-----+-----+------------+----------------------------------------------------+--------------+
|                RTL Ports               | Dir | Bits|  Protocol  |                    Source Object                   |    C Type    |
+----------------------------------------+-----+-----+------------+----------------------------------------------------+--------------+
|ap_clk                                  |   in|    1|  ap_ctrl_hs|  Reset_Pipeline_VITIS_LOOP_722_19_VITIS_LOOP_724_20|  return value|
|ap_rst                                  |   in|    1|  ap_ctrl_hs|  Reset_Pipeline_VITIS_LOOP_722_19_VITIS_LOOP_724_20|  return value|
|ap_start                                |   in|    1|  ap_ctrl_hs|  Reset_Pipeline_VITIS_LOOP_722_19_VITIS_LOOP_724_20|  return value|
|ap_done                                 |  out|    1|  ap_ctrl_hs|  Reset_Pipeline_VITIS_LOOP_722_19_VITIS_LOOP_724_20|  return value|
|ap_idle                                 |  out|    1|  ap_ctrl_hs|  Reset_Pipeline_VITIS_LOOP_722_19_VITIS_LOOP_724_20|  return value|
|ap_ready                                |  out|    1|  ap_ctrl_hs|  Reset_Pipeline_VITIS_LOOP_722_19_VITIS_LOOP_724_20|  return value|
|add_ln722                               |   in|   10|     ap_none|                                           add_ln722|        scalar|
|mul_ln725                               |   in|   10|     ap_none|                                           mul_ln725|        scalar|
|dependency_predecessor_values_address0  |  out|   10|   ap_memory|                       dependency_predecessor_values|         array|
|dependency_predecessor_values_ce0       |  out|    1|   ap_memory|                       dependency_predecessor_values|         array|
|dependency_predecessor_values_we0       |  out|    1|   ap_memory|                       dependency_predecessor_values|         array|
|dependency_predecessor_values_d0        |  out|    8|   ap_memory|                       dependency_predecessor_values|         array|
+----------------------------------------+-----+-----+------------+----------------------------------------------------+--------------+

