{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1726522949472 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1726522949472 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 16 18:42:29 2024 " "Processing started: Mon Sep 16 18:42:29 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1726522949472 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726522949472 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off parte3 -c parte3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off parte3 -c parte3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726522949472 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1726522949860 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1726522949860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parte3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file parte3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 parte3-Behavioral " "Found design unit 1: parte3-Behavioral" {  } { { "parte3.vhd" "" { Text "C:/Users/12703069/Desktop/lab04/parte3/parte3.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726522957568 ""} { "Info" "ISGN_ENTITY_NAME" "1 parte3 " "Found entity 1: parte3" {  } { { "parte3.vhd" "" { Text "C:/Users/12703069/Desktop/lab04/parte3/parte3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726522957568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726522957568 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "parte3 " "Elaborating entity \"parte3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1726522957597 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "digit_counter parte3.vhd(46) " "VHDL Process Statement warning at parte3.vhd(46): signal \"digit_counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "parte3.vhd" "" { Text "C:/Users/12703069/Desktop/lab04/parte3/parte3.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1726522957599 "|parte3"}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "seg\[0\]~reg0 seg\[0\]~reg0_emulated seg\[0\]~1 " "Register \"seg\[0\]~reg0\" is converted into an equivalent circuit using register \"seg\[0\]~reg0_emulated\" and latch \"seg\[0\]~1\"" {  } { { "parte3.vhd" "" { Text "C:/Users/12703069/Desktop/lab04/parte3/parte3.vhd" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1726522957973 "|parte3|seg[0]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "seg\[1\]~reg0 seg\[1\]~reg0_emulated seg\[1\]~5 " "Register \"seg\[1\]~reg0\" is converted into an equivalent circuit using register \"seg\[1\]~reg0_emulated\" and latch \"seg\[1\]~5\"" {  } { { "parte3.vhd" "" { Text "C:/Users/12703069/Desktop/lab04/parte3/parte3.vhd" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1726522957973 "|parte3|seg[1]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "seg\[2\]~reg0 seg\[2\]~reg0_emulated seg\[2\]~9 " "Register \"seg\[2\]~reg0\" is converted into an equivalent circuit using register \"seg\[2\]~reg0_emulated\" and latch \"seg\[2\]~9\"" {  } { { "parte3.vhd" "" { Text "C:/Users/12703069/Desktop/lab04/parte3/parte3.vhd" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1726522957973 "|parte3|seg[2]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "seg\[3\]~reg0 seg\[3\]~reg0_emulated seg\[3\]~13 " "Register \"seg\[3\]~reg0\" is converted into an equivalent circuit using register \"seg\[3\]~reg0_emulated\" and latch \"seg\[3\]~13\"" {  } { { "parte3.vhd" "" { Text "C:/Users/12703069/Desktop/lab04/parte3/parte3.vhd" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1726522957973 "|parte3|seg[3]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "seg\[4\]~reg0 seg\[4\]~reg0_emulated seg\[4\]~17 " "Register \"seg\[4\]~reg0\" is converted into an equivalent circuit using register \"seg\[4\]~reg0_emulated\" and latch \"seg\[4\]~17\"" {  } { { "parte3.vhd" "" { Text "C:/Users/12703069/Desktop/lab04/parte3/parte3.vhd" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1726522957973 "|parte3|seg[4]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "seg\[5\]~reg0 seg\[5\]~reg0_emulated seg\[5\]~21 " "Register \"seg\[5\]~reg0\" is converted into an equivalent circuit using register \"seg\[5\]~reg0_emulated\" and latch \"seg\[5\]~21\"" {  } { { "parte3.vhd" "" { Text "C:/Users/12703069/Desktop/lab04/parte3/parte3.vhd" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1726522957973 "|parte3|seg[5]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "seg\[6\]~reg0 seg\[6\]~reg0_emulated seg\[6\]~25 " "Register \"seg\[6\]~reg0\" is converted into an equivalent circuit using register \"seg\[6\]~reg0_emulated\" and latch \"seg\[6\]~25\"" {  } { { "parte3.vhd" "" { Text "C:/Users/12703069/Desktop/lab04/parte3/parte3.vhd" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1726522957973 "|parte3|seg[6]~reg0"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1726522957973 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1726522958057 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1726522958343 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726522958343 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "116 " "Implemented 116 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1726522958384 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1726522958384 ""} { "Info" "ICUT_CUT_TM_LCELLS" "107 " "Implemented 107 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1726522958384 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1726522958384 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4880 " "Peak virtual memory: 4880 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1726522958441 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 16 18:42:38 2024 " "Processing ended: Mon Sep 16 18:42:38 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1726522958441 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1726522958441 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1726522958441 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1726522958441 ""}
