// Seed: 1917078242
module module_0 (
    output uwire id_0,
    input  wor   id_1,
    input  uwire id_2,
    output tri   id_3
);
  assign id_0 = $unsigned(73);
  ;
  assign id_0 = 1;
  wire id_5;
  assign id_0 = -1;
endmodule
module module_1 (
    output wire id_0,
    output wor id_1,
    output wire id_2,
    output tri0 id_3,
    input supply1 id_4
    , id_6
);
  logic [7:0] id_7;
  assign id_6#(.id_6(1 + 1 ? {-1{1}} : 1)) [-1] = id_6;
  wire id_8;
  ;
  module_0 modCall_1 (
      id_2,
      id_4,
      id_4,
      id_0
  );
  assign modCall_1.id_0 = 0;
  wire id_9;
  assign id_7[1] = 1;
  wire id_10;
  ;
endmodule
