standard
***Report Model: auto_created_cwc2 Device: PH1A180SFG676***

Design Statistics
#IO                       427   out of    376  113.56%
  #input                  403
  #output                  24
  #inout                    0
#lut                      580
  #lut1                    36
  #lut2                   199
  #lut3                    18
  #lut4                    76
  #lut5                   125
  #lut6                   126
#reg                      979
  #slice reg              979   out of 233600    0.42%
  #pad reg                  0

Utilization Statistics
#slice*                   570   out of 116800    0.49%
  #used ram                32
    #dram lut               0
    #shifter lut           32
  #used logic             538
    #with luts*           405
    #with adder             0
    #reg only*            133
#f7mux                      0   out of  58400    0.00%
#f8mux                      0   out of  29200    0.00%
#eram                       4   out of    646    0.62%
  #eram20k                  4
  #fifo20k                  0
#dsp                        0   out of    600    0.00%
#pcie                       0   out of      1    0.00%
#serdes dual                0   out of      4    0.00%
#ddr_cal                    0   out of      1    0.00%
#ddr_bank                   0   out of      3    0.00%
#pad                        0   out of    376    0.00%
#pll                        0   out of     16    0.00%
#gclk                       0   out of     32    0.00%
#lclk                       0   out of     40    0.00%
#sclk                       0   out of    120    0.00%
#mlclk                      0   out of     22    0.00%
#ioclk                      0   out of     22    0.00%

* Note! The LUT and Slice count after Optimize-Gate is not the final value, Run Optimize-place for a more realistic count.

Report Hierarchy Area:
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|Instance                                                    |Module                 |logic lut |ripple  |seq     |eram    |dsp     |dram lut |shifter lut |f7mux   |f8mux   |pll     |serdes   |pcie    |ddr     |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|top                                                         |auto_created_cwc2      |405       |0       |979     |4       |0       |0        |32          |0       |0       |0       |0        |0       |0       |
|  wrapper_cwc_top                                           |top_cwc_hub            |405       |0       |979     |4       |0       |0        |32          |0       |0       |0       |0        |0       |0       |
|    U_cwc                                                   |anlogic01_cwc          |401       |0       |795     |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      TRIG_ONLY_MODE$U_emb_ctrl                             |anlogic04_cwc_emb_ctrl |30        |0       |36      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      U_cwc_bus_top                                         |anlogic02_cwc_bus_top  |269       |0       |436     |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        CWC_BUS_DETECTOR[0]$BUS_DETECTOR$U_cwc_bus_det      |anlogic03_cwc_bus_det  |23        |0       |37      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        CWC_BUS_DETECTOR[10]$NON_BUS_DETECTOR$U_cwc_bus_det |anlogic03_cwc_bus_det  |6         |0       |12      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        CWC_BUS_DETECTOR[11]$NON_BUS_DETECTOR$U_cwc_bus_det |anlogic03_cwc_bus_det  |6         |0       |12      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        CWC_BUS_DETECTOR[12]$NON_BUS_DETECTOR$U_cwc_bus_det |anlogic03_cwc_bus_det  |6         |0       |12      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        CWC_BUS_DETECTOR[1]$BUS_DETECTOR$U_cwc_bus_det      |anlogic03_cwc_bus_det  |38        |0       |62      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        CWC_BUS_DETECTOR[2]$BUS_DETECTOR$U_cwc_bus_det      |anlogic03_cwc_bus_det  |57        |0       |87      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        CWC_BUS_DETECTOR[3]$BUS_DETECTOR$U_cwc_bus_det      |anlogic03_cwc_bus_det  |10        |0       |17      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        CWC_BUS_DETECTOR[4]$BUS_DETECTOR$U_cwc_bus_det      |anlogic03_cwc_bus_det  |10        |0       |17      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        CWC_BUS_DETECTOR[5]$BUS_DETECTOR$U_cwc_bus_det      |anlogic03_cwc_bus_det  |34        |0       |52      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        CWC_BUS_DETECTOR[6]$BUS_DETECTOR$U_cwc_bus_det      |anlogic03_cwc_bus_det  |57        |0       |87      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        CWC_BUS_DETECTOR[7]$BUS_DETECTOR$U_cwc_bus_det      |anlogic03_cwc_bus_det  |10        |0       |17      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        CWC_BUS_DETECTOR[8]$NON_BUS_DETECTOR$U_cwc_bus_det  |anlogic03_cwc_bus_det  |6         |0       |12      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        CWC_BUS_DETECTOR[9]$NON_BUS_DETECTOR$U_cwc_bus_det  |anlogic03_cwc_bus_det  |6         |0       |12      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|    U_cwc_ram                                               |anlogic05_cwc_ram      |1         |0       |0       |4       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|    status_pipe                                             |anlogic06_pipe         |1         |0       |17      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|    watch_pipe                                              |anlogic06_pipe         |0         |0       |163     |0       |0       |0        |32          |0       |0       |0       |0        |0       |0       |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
