{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1574340430099 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574340430107 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 21 09:47:09 2019 " "Processing started: Thu Nov 21 09:47:09 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574340430107 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574340430107 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Simonzada -c Simonzada " "Command: quartus_map --read_settings_files=on --write_settings_files=off Simonzada -c Simonzada" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574340430107 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1574340430642 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1574340430642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Controle-controle " "Found design unit 1: Controle-controle" {  } { { "Controle.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/Controle.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574340441230 ""} { "Info" "ISGN_ENTITY_NAME" "1 Controle " "Found entity 1: Controle" {  } { { "Controle.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/Controle.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574340441230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574340441230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux41vetor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux41vetor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux41vetor-mux4 " "Found design unit 1: mux41vetor-mux4" {  } { { "mux41vetor.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/mux41vetor.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574340441230 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux41vetor " "Found entity 1: mux41vetor" {  } { { "mux41vetor.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/mux41vetor.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574340441230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574340441230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buttonsync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file buttonsync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ButtonSync0-ButtonSyncImpl " "Found design unit 1: ButtonSync0-ButtonSyncImpl" {  } { { "buttonsync.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/buttonsync.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574340441234 ""} { "Info" "ISGN_ENTITY_NAME" "1 ButtonSync0 " "Found entity 1: ButtonSync0" {  } { { "buttonsync.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/buttonsync.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574340441234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574340441234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seq0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seq0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SEQ0-arc " "Found design unit 1: SEQ0-arc" {  } { { "SEQ0.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/SEQ0.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574340441238 ""} { "Info" "ISGN_ENTITY_NAME" "1 SEQ0 " "Found entity 1: SEQ0" {  } { { "SEQ0.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/SEQ0.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574340441238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574340441238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-datapath1 " "Found design unit 1: datapath-datapath1" {  } { { "datapath.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/datapath.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574340441240 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/datapath.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574340441240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574340441240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seq1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seq1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SEQ1-arc " "Found design unit 1: SEQ1-arc" {  } { { "SEQ1.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/SEQ1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574340441244 ""} { "Info" "ISGN_ENTITY_NAME" "1 SEQ1 " "Found entity 1: SEQ1" {  } { { "SEQ1.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/SEQ1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574340441244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574340441244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seq2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seq2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SEQ2-arc " "Found design unit 1: SEQ2-arc" {  } { { "SEQ2.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/SEQ2.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574340441244 ""} { "Info" "ISGN_ENTITY_NAME" "1 SEQ2 " "Found entity 1: SEQ2" {  } { { "SEQ2.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/SEQ2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574340441244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574340441244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seq3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seq3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SEQ3-arc " "Found design unit 1: SEQ3-arc" {  } { { "SEQ3.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/SEQ3.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574340441250 ""} { "Info" "ISGN_ENTITY_NAME" "1 SEQ3 " "Found entity 1: SEQ3" {  } { { "SEQ3.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/SEQ3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574340441250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574340441250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "topo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file topo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 topo-topinho " "Found design unit 1: topo-topinho" {  } { { "topo.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/topo.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574340441250 ""} { "Info" "ISGN_ENTITY_NAME" "1 topo " "Found entity 1: topo" {  } { { "topo.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/topo.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574340441250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574340441250 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "topo " "Elaborating entity \"topo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1574340441291 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDR topo.vhd(9) " "VHDL Signal Declaration warning at topo.vhd(9): used implicit default value for signal \"LEDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "topo.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/topo.vhd" 9 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574340441295 "|topo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX5 topo.vhd(10) " "VHDL Signal Declaration warning at topo.vhd(10): used implicit default value for signal \"HEX5\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "topo.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/topo.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574340441295 "|topo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX4 topo.vhd(10) " "VHDL Signal Declaration warning at topo.vhd(10): used implicit default value for signal \"HEX4\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "topo.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/topo.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574340441295 "|topo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX3 topo.vhd(10) " "VHDL Signal Declaration warning at topo.vhd(10): used implicit default value for signal \"HEX3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "topo.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/topo.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574340441295 "|topo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX2 topo.vhd(10) " "VHDL Signal Declaration warning at topo.vhd(10): used implicit default value for signal \"HEX2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "topo.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/topo.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574340441295 "|topo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX1 topo.vhd(10) " "VHDL Signal Declaration warning at topo.vhd(10): used implicit default value for signal \"HEX1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "topo.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/topo.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574340441295 "|topo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX0 topo.vhd(10) " "VHDL Signal Declaration warning at topo.vhd(10): used implicit default value for signal \"HEX0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "topo.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/topo.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574340441295 "|topo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "CLK50 topo.vhd(18) " "VHDL Signal Declaration warning at topo.vhd(18): used implicit default value for signal \"CLK50\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "topo.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/topo.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574340441295 "|topo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "BTN topo.vhd(19) " "VHDL Signal Declaration warning at topo.vhd(19): used implicit default value for signal \"BTN\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "topo.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/topo.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574340441295 "|topo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "HEXA0 topo.vhd(20) " "Verilog HDL or VHDL warning at topo.vhd(20): object \"HEXA0\" assigned a value but never read" {  } { { "topo.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/topo.vhd" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574340441295 "|topo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "HEXA1 topo.vhd(20) " "Verilog HDL or VHDL warning at topo.vhd(20): object \"HEXA1\" assigned a value but never read" {  } { { "topo.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/topo.vhd" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574340441295 "|topo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "HEXA2 topo.vhd(20) " "Verilog HDL or VHDL warning at topo.vhd(20): object \"HEXA2\" assigned a value but never read" {  } { { "topo.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/topo.vhd" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574340441295 "|topo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "HEXA3 topo.vhd(20) " "Verilog HDL or VHDL warning at topo.vhd(20): object \"HEXA3\" assigned a value but never read" {  } { { "topo.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/topo.vhd" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574340441295 "|topo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "HEXA4 topo.vhd(20) " "Verilog HDL or VHDL warning at topo.vhd(20): object \"HEXA4\" assigned a value but never read" {  } { { "topo.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/topo.vhd" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574340441295 "|topo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "HEXA5 topo.vhd(20) " "Verilog HDL or VHDL warning at topo.vhd(20): object \"HEXA5\" assigned a value but never read" {  } { { "topo.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/topo.vhd" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574340441295 "|topo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SWITCH topo.vhd(21) " "VHDL Signal Declaration warning at topo.vhd(21): used implicit default value for signal \"SWITCH\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "topo.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/topo.vhd" 21 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574340441295 "|topo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "LEDRED topo.vhd(21) " "Verilog HDL or VHDL warning at topo.vhd(21): object \"LEDRED\" assigned a value but never read" {  } { { "topo.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/topo.vhd" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574340441295 "|topo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:Datap " "Elaborating entity \"datapath\" for hierarchy \"datapath:Datap\"" {  } { { "topo.vhd" "Datap" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/topo.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574340441295 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "display5 datapath.vhd(11) " "VHDL Signal Declaration warning at datapath.vhd(11): used implicit default value for signal \"display5\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/datapath.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574340441295 "|topo|datapath:Datap"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "display4 datapath.vhd(11) " "VHDL Signal Declaration warning at datapath.vhd(11): used implicit default value for signal \"display4\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/datapath.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574340441295 "|topo|datapath:Datap"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "display3 datapath.vhd(11) " "VHDL Signal Declaration warning at datapath.vhd(11): used implicit default value for signal \"display3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/datapath.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574340441299 "|topo|datapath:Datap"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "display2 datapath.vhd(11) " "VHDL Signal Declaration warning at datapath.vhd(11): used implicit default value for signal \"display2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/datapath.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574340441299 "|topo|datapath:Datap"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "display1 datapath.vhd(11) " "VHDL Signal Declaration warning at datapath.vhd(11): used implicit default value for signal \"display1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/datapath.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574340441299 "|topo|datapath:Datap"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "display0 datapath.vhd(11) " "VHDL Signal Declaration warning at datapath.vhd(11): used implicit default value for signal \"display0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/datapath.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574340441299 "|topo|datapath:Datap"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "fim_fpga datapath.vhd(12) " "VHDL Signal Declaration warning at datapath.vhd(12): used implicit default value for signal \"fim_fpga\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/datapath.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574340441299 "|topo|datapath:Datap"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "fim_user datapath.vhd(12) " "VHDL Signal Declaration warning at datapath.vhd(12): used implicit default value for signal \"fim_user\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/datapath.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574340441299 "|topo|datapath:Datap"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "fim_time datapath.vhd(12) " "VHDL Signal Declaration warning at datapath.vhd(12): used implicit default value for signal \"fim_time\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/datapath.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574340441299 "|topo|datapath:Datap"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "vitoria datapath.vhd(12) " "VHDL Signal Declaration warning at datapath.vhd(12): used implicit default value for signal \"vitoria\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/datapath.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574340441299 "|topo|datapath:Datap"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "partida datapath.vhd(12) " "VHDL Signal Declaration warning at datapath.vhd(12): used implicit default value for signal \"partida\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/datapath.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574340441299 "|topo|datapath:Datap"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SW datapath.vhd(20) " "VHDL Signal Declaration warning at datapath.vhd(20): used implicit default value for signal \"SW\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/datapath.vhd" 20 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574340441299 "|topo|datapath:Datap"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "L datapath.vhd(22) " "VHDL Signal Declaration warning at datapath.vhd(22): used implicit default value for signal \"L\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/datapath.vhd" 22 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574340441299 "|topo|datapath:Datap"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "F datapath.vhd(22) " "VHDL Signal Declaration warning at datapath.vhd(22): used implicit default value for signal \"F\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/datapath.vhd" 22 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574340441299 "|topo|datapath:Datap"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "U datapath.vhd(22) " "VHDL Signal Declaration warning at datapath.vhd(22): used implicit default value for signal \"U\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/datapath.vhd" 22 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574340441299 "|topo|datapath:Datap"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "P datapath.vhd(22) " "VHDL Signal Declaration warning at datapath.vhd(22): used implicit default value for signal \"P\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/datapath.vhd" 22 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574340441299 "|topo|datapath:Datap"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "S datapath.vhd(22) " "VHDL Signal Declaration warning at datapath.vhd(22): used implicit default value for signal \"S\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/datapath.vhd" 22 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574340441299 "|topo|datapath:Datap"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "g datapath.vhd(22) " "VHDL Signal Declaration warning at datapath.vhd(22): used implicit default value for signal \"g\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/datapath.vhd" 22 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574340441299 "|topo|datapath:Datap"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "E datapath.vhd(22) " "VHDL Signal Declaration warning at datapath.vhd(22): used implicit default value for signal \"E\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/datapath.vhd" 22 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574340441299 "|topo|datapath:Datap"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "A datapath.vhd(22) " "VHDL Signal Declaration warning at datapath.vhd(22): used implicit default value for signal \"A\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/datapath.vhd" 22 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574340441299 "|topo|datapath:Datap"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "r datapath.vhd(22) " "VHDL Signal Declaration warning at datapath.vhd(22): used implicit default value for signal \"r\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/datapath.vhd" 22 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574340441299 "|topo|datapath:Datap"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "t datapath.vhd(22) " "VHDL Signal Declaration warning at datapath.vhd(22): used implicit default value for signal \"t\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/datapath.vhd" 22 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574340441299 "|topo|datapath:Datap"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MUX214O datapath.vhd(22) " "Verilog HDL or VHDL warning at datapath.vhd(22): object \"MUX214O\" assigned a value but never read" {  } { { "datapath.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/datapath.vhd" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574340441299 "|topo|datapath:Datap"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MUX215O datapath.vhd(22) " "Verilog HDL or VHDL warning at datapath.vhd(22): object \"MUX215O\" assigned a value but never read" {  } { { "datapath.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/datapath.vhd" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574340441299 "|topo|datapath:Datap"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MUX216O datapath.vhd(22) " "Verilog HDL or VHDL warning at datapath.vhd(22): object \"MUX216O\" assigned a value but never read" {  } { { "datapath.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/datapath.vhd" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574340441299 "|topo|datapath:Datap"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MUX217O datapath.vhd(22) " "Verilog HDL or VHDL warning at datapath.vhd(22): object \"MUX217O\" assigned a value but never read" {  } { { "datapath.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/datapath.vhd" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574340441299 "|topo|datapath:Datap"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MUX218O datapath.vhd(22) " "Verilog HDL or VHDL warning at datapath.vhd(22): object \"MUX218O\" assigned a value but never read" {  } { { "datapath.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/datapath.vhd" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574340441299 "|topo|datapath:Datap"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MUX219O datapath.vhd(22) " "Verilog HDL or VHDL warning at datapath.vhd(22): object \"MUX219O\" assigned a value but never read" {  } { { "datapath.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/datapath.vhd" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574340441299 "|topo|datapath:Datap"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SEQUSER datapath.vhd(23) " "Verilog HDL or VHDL warning at datapath.vhd(23): object \"SEQUSER\" assigned a value but never read" {  } { { "datapath.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/datapath.vhd" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574340441299 "|topo|datapath:Datap"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "KEY0 datapath.vhd(24) " "VHDL Signal Declaration warning at datapath.vhd(24): used implicit default value for signal \"KEY0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/datapath.vhd" 24 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574340441299 "|topo|datapath:Datap"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "KEY1 datapath.vhd(24) " "VHDL Signal Declaration warning at datapath.vhd(24): used implicit default value for signal \"KEY1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/datapath.vhd" 24 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574340441299 "|topo|datapath:Datap"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "KEY2 datapath.vhd(24) " "VHDL Signal Declaration warning at datapath.vhd(24): used implicit default value for signal \"KEY2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/datapath.vhd" 24 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574340441299 "|topo|datapath:Datap"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "KEY3 datapath.vhd(24) " "VHDL Signal Declaration warning at datapath.vhd(24): used implicit default value for signal \"KEY3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/datapath.vhd" 24 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574340441299 "|topo|datapath:Datap"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "CLOCK_50 datapath.vhd(24) " "VHDL Signal Declaration warning at datapath.vhd(24): used implicit default value for signal \"CLOCK_50\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/datapath.vhd" 24 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574340441299 "|topo|datapath:Datap"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "R1 datapath.vhd(24) " "VHDL Signal Declaration warning at datapath.vhd(24): used implicit default value for signal \"R1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/datapath.vhd" 24 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574340441299 "|topo|datapath:Datap"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "R2 datapath.vhd(24) " "VHDL Signal Declaration warning at datapath.vhd(24): used implicit default value for signal \"R2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/datapath.vhd" 24 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574340441299 "|topo|datapath:Datap"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "E1 datapath.vhd(24) " "VHDL Signal Declaration warning at datapath.vhd(24): used implicit default value for signal \"E1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/datapath.vhd" 24 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574340441299 "|topo|datapath:Datap"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "E2 datapath.vhd(24) " "VHDL Signal Declaration warning at datapath.vhd(24): used implicit default value for signal \"E2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/datapath.vhd" 24 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574340441299 "|topo|datapath:Datap"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "E3 datapath.vhd(24) " "VHDL Signal Declaration warning at datapath.vhd(24): used implicit default value for signal \"E3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/datapath.vhd" 24 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574340441299 "|topo|datapath:Datap"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "E4 datapath.vhd(24) " "VHDL Signal Declaration warning at datapath.vhd(24): used implicit default value for signal \"E4\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/datapath.vhd" 24 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574340441299 "|topo|datapath:Datap"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SEL datapath.vhd(24) " "VHDL Signal Declaration warning at datapath.vhd(24): used implicit default value for signal \"SEL\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/datapath.vhd" 24 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574340441299 "|topo|datapath:Datap"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "END_FPGA datapath.vhd(24) " "Verilog HDL or VHDL warning at datapath.vhd(24): object \"END_FPGA\" assigned a value but never read" {  } { { "datapath.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/datapath.vhd" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574340441299 "|topo|datapath:Datap"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "END_TIME datapath.vhd(24) " "Verilog HDL or VHDL warning at datapath.vhd(24): object \"END_TIME\" assigned a value but never read" {  } { { "datapath.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/datapath.vhd" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574340441299 "|topo|datapath:Datap"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MATCH datapath.vhd(24) " "Verilog HDL or VHDL warning at datapath.vhd(24): object \"MATCH\" assigned a value but never read" {  } { { "datapath.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/datapath.vhd" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574340441299 "|topo|datapath:Datap"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "luz\[5..4\] datapath.vhd(10) " "Using initial value X (don't care) for net \"luz\[5..4\]\" at datapath.vhd(10)" {  } { { "datapath.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/datapath.vhd" 10 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574340441299 "|topo|datapath:Datap"}
{ "Warning" "WSGN_SEARCH_FILE" "mux21.vhd 2 1 " "Using design file mux21.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux21-mux21arc " "Found design unit 1: mux21-mux21arc" {  } { { "mux21.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/mux21.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574340441309 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux21 " "Found entity 1: mux21" {  } { { "mux21.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/mux21.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574340441309 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1574340441309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux21 datapath:Datap\|mux21:MUX210 " "Elaborating entity \"mux21\" for hierarchy \"datapath:Datap\|mux21:MUX210\"" {  } { { "datapath.vhd" "MUX210" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/datapath.vhd" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574340441309 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux41 mux41.vhd " "Entity \"mux41\" obtained from \"mux41.vhd\" instead of from Quartus Prime megafunction library" {  } { { "mux41.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/mux41.vhd" 3 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1574340441333 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux41.vhd 2 1 " "Using design file mux41.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux41-mux4 " "Found design unit 1: mux41-mux4" {  } { { "mux41.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/mux41.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574340441333 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux41 " "Found entity 1: mux41" {  } { { "mux41.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/mux41.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574340441333 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1574340441333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux41 datapath:Datap\|mux41:MUX410 " "Elaborating entity \"mux41\" for hierarchy \"datapath:Datap\|mux41:MUX410\"" {  } { { "datapath.vhd" "MUX410" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/datapath.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574340441337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux41vetor datapath:Datap\|mux41vetor:MUX411 " "Elaborating entity \"mux41vetor\" for hierarchy \"datapath:Datap\|mux41vetor:MUX411\"" {  } { { "datapath.vhd" "MUX411" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/datapath.vhd" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574340441339 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decod7seg.vhd 2 1 " "Using design file decod7seg.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decod7seg-decod " "Found design unit 1: decod7seg-decod" {  } { { "decod7seg.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/decod7seg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574340441349 ""} { "Info" "ISGN_ENTITY_NAME" "1 decod7seg " "Found entity 1: decod7seg" {  } { { "decod7seg.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/decod7seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574340441349 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1574340441349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decod7seg datapath:Datap\|decod7seg:DECODIFICADOR0 " "Elaborating entity \"decod7seg\" for hierarchy \"datapath:Datap\|decod7seg:DECODIFICADOR0\"" {  } { { "datapath.vhd" "DECODIFICADOR0" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/datapath.vhd" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574340441349 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[0\] decod7seg.vhd(13) " "Inferred latch for \"X\[0\]\" at decod7seg.vhd(13)" {  } { { "decod7seg.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/decod7seg.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574340441349 "|topo|datapath:Datap|decod7seg:DECODIFICADOR0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[1\] decod7seg.vhd(13) " "Inferred latch for \"X\[1\]\" at decod7seg.vhd(13)" {  } { { "decod7seg.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/decod7seg.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574340441349 "|topo|datapath:Datap|decod7seg:DECODIFICADOR0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[2\] decod7seg.vhd(13) " "Inferred latch for \"X\[2\]\" at decod7seg.vhd(13)" {  } { { "decod7seg.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/decod7seg.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574340441349 "|topo|datapath:Datap|decod7seg:DECODIFICADOR0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[3\] decod7seg.vhd(13) " "Inferred latch for \"X\[3\]\" at decod7seg.vhd(13)" {  } { { "decod7seg.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/decod7seg.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574340441349 "|topo|datapath:Datap|decod7seg:DECODIFICADOR0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[4\] decod7seg.vhd(13) " "Inferred latch for \"X\[4\]\" at decod7seg.vhd(13)" {  } { { "decod7seg.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/decod7seg.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574340441349 "|topo|datapath:Datap|decod7seg:DECODIFICADOR0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[5\] decod7seg.vhd(13) " "Inferred latch for \"X\[5\]\" at decod7seg.vhd(13)" {  } { { "decod7seg.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/decod7seg.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574340441349 "|topo|datapath:Datap|decod7seg:DECODIFICADOR0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[6\] decod7seg.vhd(13) " "Inferred latch for \"X\[6\]\" at decod7seg.vhd(13)" {  } { { "decod7seg.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/decod7seg.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574340441349 "|topo|datapath:Datap|decod7seg:DECODIFICADOR0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ButtonSync0 datapath:Datap\|ButtonSync0:buttonsync " "Elaborating entity \"ButtonSync0\" for hierarchy \"datapath:Datap\|ButtonSync0:buttonsync\"" {  } { { "datapath.vhd" "buttonsync" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/datapath.vhd" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574340441357 ""}
{ "Warning" "WSGN_SEARCH_FILE" "regis64.vhd 2 1 " "Using design file regis64.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Regis64-behv64 " "Found design unit 1: Regis64-behv64" {  } { { "regis64.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/regis64.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574340441368 ""} { "Info" "ISGN_ENTITY_NAME" "1 Regis64 " "Found entity 1: Regis64" {  } { { "regis64.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/regis64.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574340441368 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1574340441368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Regis64 datapath:Datap\|Regis64:REG_FPGA " "Elaborating entity \"Regis64\" for hierarchy \"datapath:Datap\|Regis64:REG_FPGA\"" {  } { { "datapath.vhd" "REG_FPGA" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/datapath.vhd" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574340441370 ""}
{ "Warning" "WSGN_SEARCH_FILE" "regis8.vhd 2 1 " "Using design file regis8.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Regis8-behv8 " "Found design unit 1: Regis8-behv8" {  } { { "regis8.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/regis8.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574340441380 ""} { "Info" "ISGN_ENTITY_NAME" "1 Regis8 " "Found entity 1: Regis8" {  } { { "regis8.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/regis8.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574340441380 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1574340441380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Regis8 datapath:Datap\|Regis8:REG_setup " "Elaborating entity \"Regis8\" for hierarchy \"datapath:Datap\|Regis8:REG_setup\"" {  } { { "datapath.vhd" "REG_setup" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/datapath.vhd" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574340441384 ""}
{ "Warning" "WSGN_SEARCH_FILE" "div_freq.vhd 2 1 " "Using design file div_freq.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 div_freq-topo_beh " "Found design unit 1: div_freq-topo_beh" {  } { { "div_freq.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/div_freq.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574340441394 ""} { "Info" "ISGN_ENTITY_NAME" "1 div_freq " "Found entity 1: div_freq" {  } { { "div_freq.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/div_freq.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574340441394 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1574340441394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_freq datapath:Datap\|div_freq:DIVFREQ0 " "Elaborating entity \"div_freq\" for hierarchy \"datapath:Datap\|div_freq:DIVFREQ0\"" {  } { { "datapath.vhd" "DIVFREQ0" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/datapath.vhd" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574340441394 ""}
{ "Warning" "WSGN_SEARCH_FILE" "contador.vhd 2 1 " "Using design file contador.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador-arqdtp " "Found design unit 1: contador-arqdtp" {  } { { "contador.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/contador.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574340441409 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador " "Found entity 1: contador" {  } { { "contador.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/contador.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574340441409 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1574340441409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador datapath:Datap\|contador:COUNTER_ROUND " "Elaborating entity \"contador\" for hierarchy \"datapath:Datap\|contador:COUNTER_ROUND\"" {  } { { "datapath.vhd" "COUNTER_ROUND" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/datapath.vhd" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574340441409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEQ0 datapath:Datap\|SEQ0:SEQUENCIA0 " "Elaborating entity \"SEQ0\" for hierarchy \"datapath:Datap\|SEQ0:SEQUENCIA0\"" {  } { { "datapath.vhd" "SEQUENCIA0" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/datapath.vhd" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574340441411 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[0\] SEQ0.vhd(13) " "Inferred latch for \"output\[0\]\" at SEQ0.vhd(13)" {  } { { "SEQ0.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/SEQ0.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574340441415 "|topo|datapath:Datap|SEQ0:SEQUENCIA0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[1\] SEQ0.vhd(13) " "Inferred latch for \"output\[1\]\" at SEQ0.vhd(13)" {  } { { "SEQ0.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/SEQ0.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574340441415 "|topo|datapath:Datap|SEQ0:SEQUENCIA0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[2\] SEQ0.vhd(13) " "Inferred latch for \"output\[2\]\" at SEQ0.vhd(13)" {  } { { "SEQ0.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/SEQ0.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574340441415 "|topo|datapath:Datap|SEQ0:SEQUENCIA0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[3\] SEQ0.vhd(13) " "Inferred latch for \"output\[3\]\" at SEQ0.vhd(13)" {  } { { "SEQ0.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/SEQ0.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574340441415 "|topo|datapath:Datap|SEQ0:SEQUENCIA0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEQ1 datapath:Datap\|SEQ1:SEQUENCIA1 " "Elaborating entity \"SEQ1\" for hierarchy \"datapath:Datap\|SEQ1:SEQUENCIA1\"" {  } { { "datapath.vhd" "SEQUENCIA1" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/datapath.vhd" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574340441415 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[0\] SEQ1.vhd(13) " "Inferred latch for \"output\[0\]\" at SEQ1.vhd(13)" {  } { { "SEQ1.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/SEQ1.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574340441415 "|topo|datapath:Datap|SEQ1:SEQUENCIA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[1\] SEQ1.vhd(13) " "Inferred latch for \"output\[1\]\" at SEQ1.vhd(13)" {  } { { "SEQ1.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/SEQ1.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574340441415 "|topo|datapath:Datap|SEQ1:SEQUENCIA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[2\] SEQ1.vhd(13) " "Inferred latch for \"output\[2\]\" at SEQ1.vhd(13)" {  } { { "SEQ1.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/SEQ1.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574340441415 "|topo|datapath:Datap|SEQ1:SEQUENCIA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[3\] SEQ1.vhd(13) " "Inferred latch for \"output\[3\]\" at SEQ1.vhd(13)" {  } { { "SEQ1.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/SEQ1.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574340441415 "|topo|datapath:Datap|SEQ1:SEQUENCIA1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEQ2 datapath:Datap\|SEQ2:SEQUENCIA2 " "Elaborating entity \"SEQ2\" for hierarchy \"datapath:Datap\|SEQ2:SEQUENCIA2\"" {  } { { "datapath.vhd" "SEQUENCIA2" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/datapath.vhd" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574340441415 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[0\] SEQ2.vhd(13) " "Inferred latch for \"output\[0\]\" at SEQ2.vhd(13)" {  } { { "SEQ2.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/SEQ2.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574340441419 "|topo|datapath:Datap|SEQ2:SEQUENCIA2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[1\] SEQ2.vhd(13) " "Inferred latch for \"output\[1\]\" at SEQ2.vhd(13)" {  } { { "SEQ2.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/SEQ2.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574340441419 "|topo|datapath:Datap|SEQ2:SEQUENCIA2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[2\] SEQ2.vhd(13) " "Inferred latch for \"output\[2\]\" at SEQ2.vhd(13)" {  } { { "SEQ2.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/SEQ2.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574340441419 "|topo|datapath:Datap|SEQ2:SEQUENCIA2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[3\] SEQ2.vhd(13) " "Inferred latch for \"output\[3\]\" at SEQ2.vhd(13)" {  } { { "SEQ2.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/SEQ2.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574340441419 "|topo|datapath:Datap|SEQ2:SEQUENCIA2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEQ3 datapath:Datap\|SEQ3:SEQUENCIA3 " "Elaborating entity \"SEQ3\" for hierarchy \"datapath:Datap\|SEQ3:SEQUENCIA3\"" {  } { { "datapath.vhd" "SEQUENCIA3" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/datapath.vhd" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574340441419 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[0\] SEQ3.vhd(13) " "Inferred latch for \"output\[0\]\" at SEQ3.vhd(13)" {  } { { "SEQ3.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/SEQ3.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574340441419 "|topo|datapath:Datap|SEQ3:SEQUENCIA3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[1\] SEQ3.vhd(13) " "Inferred latch for \"output\[1\]\" at SEQ3.vhd(13)" {  } { { "SEQ3.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/SEQ3.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574340441419 "|topo|datapath:Datap|SEQ3:SEQUENCIA3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[2\] SEQ3.vhd(13) " "Inferred latch for \"output\[2\]\" at SEQ3.vhd(13)" {  } { { "SEQ3.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/SEQ3.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574340441419 "|topo|datapath:Datap|SEQ3:SEQUENCIA3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[3\] SEQ3.vhd(13) " "Inferred latch for \"output\[3\]\" at SEQ3.vhd(13)" {  } { { "SEQ3.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/SEQ3.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574340441419 "|topo|datapath:Datap|SEQ3:SEQUENCIA3"}
{ "Warning" "WSGN_SEARCH_FILE" "logico0.vhd 2 1 " "Using design file logico0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 logico0-logica " "Found design unit 1: logico0-logica" {  } { { "logico0.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/logico0.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574340441431 ""} { "Info" "ISGN_ENTITY_NAME" "1 logico0 " "Found entity 1: logico0" {  } { { "logico0.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/logico0.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574340441431 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1574340441431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logico0 datapath:Datap\|logico0:LOGICA " "Elaborating entity \"logico0\" for hierarchy \"datapath:Datap\|logico0:LOGICA\"" {  } { { "datapath.vhd" "LOGICA" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/datapath.vhd" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574340441431 ""}
{ "Warning" "WSGN_SEARCH_FILE" "comparador0.vhd 2 1 " "Using design file comparador0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador0-comp " "Found design unit 1: comparador0-comp" {  } { { "comparador0.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/comparador0.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574340441445 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparador0 " "Found entity 1: comparador0" {  } { { "comparador0.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/comparador0.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574340441445 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1574340441445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador0 datapath:Datap\|comparador0:COMP " "Elaborating entity \"comparador0\" for hierarchy \"datapath:Datap\|comparador0:COMP\"" {  } { { "datapath.vhd" "COMP" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/datapath.vhd" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574340441445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controle Controle:Control " "Elaborating entity \"Controle\" for hierarchy \"Controle:Control\"" {  } { { "topo.vhd" "Control" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/topo.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574340441445 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clock Controle.vhd(22) " "VHDL Process Statement warning at Controle.vhd(22): signal \"clock\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Controle.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/Controle.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574340441449 "|topo|Controle:Control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enter Controle.vhd(60) " "VHDL Process Statement warning at Controle.vhd(60): signal \"enter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Controle.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/Controle.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574340441449 "|topo|Controle:Control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "PE Controle.vhd(28) " "VHDL Process Statement warning at Controle.vhd(28): inferring latch(es) for signal or variable \"PE\", which holds its previous value in one or more paths through the process" {  } { { "Controle.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/Controle.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574340441449 "|topo|Controle:Control"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "topo.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/topo.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574340441889 "|topo|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "topo.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/topo.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574340441889 "|topo|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "topo.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/topo.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574340441889 "|topo|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "topo.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/topo.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574340441889 "|topo|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "topo.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/topo.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574340441889 "|topo|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "topo.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/topo.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574340441889 "|topo|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "topo.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/topo.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574340441889 "|topo|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "topo.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/topo.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574340441889 "|topo|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "topo.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/topo.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574340441889 "|topo|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "topo.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/topo.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574340441889 "|topo|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "topo.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/topo.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574340441889 "|topo|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "topo.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/topo.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574340441889 "|topo|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "topo.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/topo.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574340441889 "|topo|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "topo.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/topo.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574340441889 "|topo|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "topo.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/topo.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574340441889 "|topo|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "topo.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/topo.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574340441889 "|topo|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "topo.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/topo.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574340441889 "|topo|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "topo.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/topo.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574340441889 "|topo|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "topo.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/topo.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574340441889 "|topo|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "topo.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/topo.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574340441889 "|topo|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "topo.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/topo.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574340441889 "|topo|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "topo.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/topo.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574340441889 "|topo|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "topo.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/topo.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574340441889 "|topo|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "topo.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/topo.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574340441889 "|topo|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "topo.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/topo.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574340441889 "|topo|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "topo.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/topo.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574340441889 "|topo|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "topo.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/topo.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574340441889 "|topo|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "topo.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/topo.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574340441889 "|topo|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "topo.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/topo.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574340441889 "|topo|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "topo.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/topo.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574340441889 "|topo|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "topo.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/topo.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574340441889 "|topo|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "topo.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/topo.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574340441889 "|topo|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "topo.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/topo.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574340441889 "|topo|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "topo.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/topo.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574340441889 "|topo|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "topo.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/topo.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574340441889 "|topo|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "topo.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/topo.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574340441889 "|topo|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "topo.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/topo.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574340441889 "|topo|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "topo.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/topo.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574340441889 "|topo|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "topo.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/topo.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574340441889 "|topo|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "topo.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/topo.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574340441889 "|topo|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "topo.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/topo.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574340441889 "|topo|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "topo.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/topo.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574340441889 "|topo|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "topo.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/topo.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574340441889 "|topo|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "topo.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/topo.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574340441889 "|topo|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "topo.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/topo.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574340441889 "|topo|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "topo.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/topo.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574340441889 "|topo|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "topo.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/topo.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574340441889 "|topo|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "topo.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/topo.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574340441889 "|topo|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "topo.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/topo.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574340441889 "|topo|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "topo.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/topo.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574340441889 "|topo|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "topo.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/topo.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574340441889 "|topo|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "topo.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/topo.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574340441889 "|topo|HEX0[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1574340441889 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "17 " "17 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574340441894 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "ghrd_top 24 " "Ignored 24 assignments for entity \"ghrd_top\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity ghrd_top -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574340441901 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574340441901 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574340441901 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574340441901 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574340441901 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574340441901 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574340441901 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574340441901 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574340441901 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574340441901 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574340441901 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574340441901 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574340441901 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574340441901 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574340441901 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574340441901 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574340441901 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574340441901 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574340441901 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574340441901 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574340441901 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574340441901 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574340441901 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1574340441901 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1574340441901 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1574340442024 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574340442024 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "15 " "Design contains 15 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "topo.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/topo.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574340442071 "|topo|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "topo.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/topo.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574340442071 "|topo|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "topo.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/topo.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574340442071 "|topo|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "topo.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/topo.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574340442071 "|topo|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "topo.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/topo.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574340442071 "|topo|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "topo.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/topo.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574340442071 "|topo|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "topo.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/topo.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574340442071 "|topo|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "topo.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/topo.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574340442071 "|topo|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "topo.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/topo.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574340442071 "|topo|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "topo.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/topo.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574340442071 "|topo|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "topo.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/topo.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574340442071 "|topo|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "topo.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/topo.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574340442071 "|topo|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "topo.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/topo.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574340442071 "|topo|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "topo.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/topo.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574340442071 "|topo|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "topo.vhd" "" { Text "C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/topo.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574340442071 "|topo|CLOCK_50"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1574340442071 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "67 " "Implemented 67 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1574340442071 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1574340442071 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1574340442071 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 170 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 170 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4880 " "Peak virtual memory: 4880 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574340442101 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 21 09:47:22 2019 " "Processing ended: Thu Nov 21 09:47:22 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574340442101 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574340442101 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574340442101 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1574340442101 ""}
