--------------------------------------------------------------------------------
Release 14.5 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.5/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc7z020,clg484,C,-3 (PRELIMINARY 1.06 2013-03-26)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock i_clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
i_data<0>   |    1.267(R)|      SLOW  |    0.157(R)|      SLOW  |i_clk_BUFGP       |   0.000|
i_data<1>   |    0.852(R)|      FAST  |    0.744(R)|      SLOW  |i_clk_BUFGP       |   0.000|
i_data<2>   |    0.736(R)|      FAST  |    0.952(R)|      SLOW  |i_clk_BUFGP       |   0.000|
i_data<3>   |    0.662(R)|      FAST  |    0.965(R)|      SLOW  |i_clk_BUFGP       |   0.000|
i_data<4>   |    0.710(R)|      FAST  |    0.934(R)|      SLOW  |i_clk_BUFGP       |   0.000|
i_data<5>   |    0.492(R)|      FAST  |    1.364(R)|      SLOW  |i_clk_BUFGP       |   0.000|
i_data<6>   |    0.824(R)|      FAST  |    0.794(R)|      SLOW  |i_clk_BUFGP       |   0.000|
i_data<7>   |    0.364(R)|      FAST  |    1.515(R)|      SLOW  |i_clk_BUFGP       |   0.000|
i_data<8>   |    0.520(R)|      FAST  |    1.266(R)|      SLOW  |i_clk_BUFGP       |   0.000|
i_data<9>   |    0.804(R)|      FAST  |    0.823(R)|      SLOW  |i_clk_BUFGP       |   0.000|
i_data<10>  |    0.574(R)|      FAST  |    1.247(R)|      SLOW  |i_clk_BUFGP       |   0.000|
i_data<11>  |    0.743(R)|      FAST  |    0.949(R)|      SLOW  |i_clk_BUFGP       |   0.000|
i_data<12>  |    0.775(R)|      FAST  |    0.822(R)|      SLOW  |i_clk_BUFGP       |   0.000|
i_data<13>  |    1.004(R)|      FAST  |    0.489(R)|      SLOW  |i_clk_BUFGP       |   0.000|
i_data<14>  |    0.818(R)|      FAST  |    0.732(R)|      SLOW  |i_clk_BUFGP       |   0.000|
i_data<15>  |    0.642(R)|      FAST  |    1.085(R)|      SLOW  |i_clk_BUFGP       |   0.000|
i_data<16>  |    1.075(R)|      FAST  |    0.524(R)|      SLOW  |i_clk_BUFGP       |   0.000|
i_data<17>  |    0.866(R)|      FAST  |    0.841(R)|      SLOW  |i_clk_BUFGP       |   0.000|
i_data<18>  |    0.818(R)|      FAST  |    0.840(R)|      SLOW  |i_clk_BUFGP       |   0.000|
i_data<19>  |    0.592(R)|      FAST  |    1.236(R)|      SLOW  |i_clk_BUFGP       |   0.000|
i_data<20>  |    1.103(R)|      FAST  |    0.501(R)|      SLOW  |i_clk_BUFGP       |   0.000|
i_data<21>  |    0.704(R)|      FAST  |    1.125(R)|      SLOW  |i_clk_BUFGP       |   0.000|
i_data<22>  |    0.906(R)|      FAST  |    0.661(R)|      SLOW  |i_clk_BUFGP       |   0.000|
i_data<23>  |    0.637(R)|      FAST  |    1.132(R)|      SLOW  |i_clk_BUFGP       |   0.000|
i_data<24>  |    1.025(R)|      FAST  |    0.505(R)|      SLOW  |i_clk_BUFGP       |   0.000|
i_data<25>  |    0.940(R)|      FAST  |    0.613(R)|      SLOW  |i_clk_BUFGP       |   0.000|
i_data<26>  |    1.002(R)|      FAST  |    0.547(R)|      SLOW  |i_clk_BUFGP       |   0.000|
i_data<27>  |    0.952(R)|      FAST  |    0.515(R)|      SLOW  |i_clk_BUFGP       |   0.000|
i_data<28>  |    0.776(R)|      FAST  |    0.818(R)|      SLOW  |i_clk_BUFGP       |   0.000|
i_data<29>  |    0.759(R)|      FAST  |    0.830(R)|      SLOW  |i_clk_BUFGP       |   0.000|
i_data<30>  |    0.734(R)|      FAST  |    0.846(R)|      SLOW  |i_clk_BUFGP       |   0.000|
i_data<31>  |    0.793(R)|      FAST  |    0.747(R)|      SLOW  |i_clk_BUFGP       |   0.000|
i_data_ready|    2.396(R)|      SLOW  |    0.441(R)|      SLOW  |i_clk_BUFGP       |   0.000|
i_data_valid|    0.192(R)|      FAST  |    1.737(R)|      SLOW  |i_clk_BUFGP       |   0.000|
i_rst_n     |    2.636(R)|      SLOW  |    0.332(R)|      SLOW  |i_clk_BUFGP       |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock i_clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
o_data<0>   |         9.359(R)|      SLOW  |         4.083(R)|      FAST  |i_clk_BUFGP       |   0.000|
o_data<1>   |         8.939(R)|      SLOW  |         3.799(R)|      FAST  |i_clk_BUFGP       |   0.000|
o_data<2>   |         8.968(R)|      SLOW  |         3.804(R)|      FAST  |i_clk_BUFGP       |   0.000|
o_data<3>   |         9.248(R)|      SLOW  |         4.006(R)|      FAST  |i_clk_BUFGP       |   0.000|
o_data<4>   |         9.311(R)|      SLOW  |         4.096(R)|      FAST  |i_clk_BUFGP       |   0.000|
o_data<5>   |         9.389(R)|      SLOW  |         4.124(R)|      FAST  |i_clk_BUFGP       |   0.000|
o_data<6>   |         9.024(R)|      SLOW  |         3.892(R)|      FAST  |i_clk_BUFGP       |   0.000|
o_data<7>   |         9.070(R)|      SLOW  |         3.826(R)|      FAST  |i_clk_BUFGP       |   0.000|
o_data<8>   |         9.261(R)|      SLOW  |         4.046(R)|      FAST  |i_clk_BUFGP       |   0.000|
o_data<9>   |         8.887(R)|      SLOW  |         3.789(R)|      FAST  |i_clk_BUFGP       |   0.000|
o_data<10>  |         9.007(R)|      SLOW  |         3.858(R)|      FAST  |i_clk_BUFGP       |   0.000|
o_data<11>  |         8.854(R)|      SLOW  |         3.782(R)|      FAST  |i_clk_BUFGP       |   0.000|
o_data<12>  |         9.197(R)|      SLOW  |         4.000(R)|      FAST  |i_clk_BUFGP       |   0.000|
o_data<13>  |         8.824(R)|      SLOW  |         3.768(R)|      FAST  |i_clk_BUFGP       |   0.000|
o_data<14>  |         8.950(R)|      SLOW  |         3.918(R)|      FAST  |i_clk_BUFGP       |   0.000|
o_data<15>  |         9.264(R)|      SLOW  |         4.160(R)|      FAST  |i_clk_BUFGP       |   0.000|
o_data<16>  |         8.648(R)|      SLOW  |         3.692(R)|      FAST  |i_clk_BUFGP       |   0.000|
o_data<17>  |         9.092(R)|      SLOW  |         3.936(R)|      FAST  |i_clk_BUFGP       |   0.000|
o_data<18>  |         9.240(R)|      SLOW  |         4.017(R)|      FAST  |i_clk_BUFGP       |   0.000|
o_data<19>  |         8.945(R)|      SLOW  |         3.876(R)|      FAST  |i_clk_BUFGP       |   0.000|
o_data<20>  |         9.303(R)|      SLOW  |         4.096(R)|      FAST  |i_clk_BUFGP       |   0.000|
o_data<21>  |         9.109(R)|      SLOW  |         3.976(R)|      FAST  |i_clk_BUFGP       |   0.000|
o_data<22>  |         9.296(R)|      SLOW  |         4.116(R)|      FAST  |i_clk_BUFGP       |   0.000|
o_data<23>  |         9.164(R)|      SLOW  |         3.999(R)|      FAST  |i_clk_BUFGP       |   0.000|
o_data<24>  |         9.105(R)|      SLOW  |         3.928(R)|      FAST  |i_clk_BUFGP       |   0.000|
o_data<25>  |         9.357(R)|      SLOW  |         4.098(R)|      FAST  |i_clk_BUFGP       |   0.000|
o_data<26>  |         8.976(R)|      SLOW  |         3.888(R)|      FAST  |i_clk_BUFGP       |   0.000|
o_data<27>  |         9.294(R)|      SLOW  |         4.049(R)|      FAST  |i_clk_BUFGP       |   0.000|
o_data<28>  |         9.225(R)|      SLOW  |         3.950(R)|      FAST  |i_clk_BUFGP       |   0.000|
o_data<29>  |         9.115(R)|      SLOW  |         3.946(R)|      FAST  |i_clk_BUFGP       |   0.000|
o_data<30>  |         9.435(R)|      SLOW  |         4.116(R)|      FAST  |i_clk_BUFGP       |   0.000|
o_data<31>  |         9.142(R)|      SLOW  |         3.963(R)|      FAST  |i_clk_BUFGP       |   0.000|
o_data_ready|         9.048(R)|      SLOW  |         3.939(R)|      FAST  |i_clk_BUFGP       |   0.000|
o_data_valid|         9.154(R)|      SLOW  |         3.942(R)|      FAST  |i_clk_BUFGP       |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock i_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
i_clk          |    4.941|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sun Oct 27 10:11:34 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 809 MB



