\hypertarget{structrte__port__ring__writer__ipv4__ras__params}{}\section{rte\+\_\+port\+\_\+ring\+\_\+writer\+\_\+ipv4\+\_\+ras\+\_\+params Struct Reference}
\label{structrte__port__ring__writer__ipv4__ras__params}\index{rte\+\_\+port\+\_\+ring\+\_\+writer\+\_\+ipv4\+\_\+ras\+\_\+params@{rte\+\_\+port\+\_\+ring\+\_\+writer\+\_\+ipv4\+\_\+ras\+\_\+params}}


{\ttfamily \#include $<$rte\+\_\+port\+\_\+ras.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{structrte__ring}{rte\+\_\+ring} $\ast$ \hyperlink{structrte__port__ring__writer__ipv4__ras__params_a1dfc25cca5a340eff30700b60fd41339}{ring}
\item 
uint32\+\_\+t \hyperlink{structrte__port__ring__writer__ipv4__ras__params_a9ed7dbe6241b97c9b68a9491e77c84d0}{tx\+\_\+burst\+\_\+sz}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
ring\+\_\+writer\+\_\+ipv4\+\_\+ras port parameters 

\subsection{Field Documentation}
\hypertarget{structrte__port__ring__writer__ipv4__ras__params_a1dfc25cca5a340eff30700b60fd41339}{}\index{rte\+\_\+port\+\_\+ring\+\_\+writer\+\_\+ipv4\+\_\+ras\+\_\+params@{rte\+\_\+port\+\_\+ring\+\_\+writer\+\_\+ipv4\+\_\+ras\+\_\+params}!ring@{ring}}
\index{ring@{ring}!rte\+\_\+port\+\_\+ring\+\_\+writer\+\_\+ipv4\+\_\+ras\+\_\+params@{rte\+\_\+port\+\_\+ring\+\_\+writer\+\_\+ipv4\+\_\+ras\+\_\+params}}
\subsubsection[{ring}]{\setlength{\rightskip}{0pt plus 5cm}struct {\bf rte\+\_\+ring}$\ast$ ring}\label{structrte__port__ring__writer__ipv4__ras__params_a1dfc25cca5a340eff30700b60fd41339}
Underlying single consumer ring that has to be pre-\/initialized. \hypertarget{structrte__port__ring__writer__ipv4__ras__params_a9ed7dbe6241b97c9b68a9491e77c84d0}{}\index{rte\+\_\+port\+\_\+ring\+\_\+writer\+\_\+ipv4\+\_\+ras\+\_\+params@{rte\+\_\+port\+\_\+ring\+\_\+writer\+\_\+ipv4\+\_\+ras\+\_\+params}!tx\+\_\+burst\+\_\+sz@{tx\+\_\+burst\+\_\+sz}}
\index{tx\+\_\+burst\+\_\+sz@{tx\+\_\+burst\+\_\+sz}!rte\+\_\+port\+\_\+ring\+\_\+writer\+\_\+ipv4\+\_\+ras\+\_\+params@{rte\+\_\+port\+\_\+ring\+\_\+writer\+\_\+ipv4\+\_\+ras\+\_\+params}}
\subsubsection[{tx\+\_\+burst\+\_\+sz}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t tx\+\_\+burst\+\_\+sz}\label{structrte__port__ring__writer__ipv4__ras__params_a9ed7dbe6241b97c9b68a9491e77c84d0}
Recommended burst size to ring. The actual burst size can be bigger or smaller than this value. 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
lib/librte\+\_\+port/\hyperlink{rte__port__ras_8h}{rte\+\_\+port\+\_\+ras.\+h}\end{DoxyCompactItemize}
