set_min_delay 10 -rise -from clk2 -rise_from adder1 -through adder1 -rise_through and1 -rise_to * -ignore_clock_latency -probe -reset_path
