# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../lab_5.ip_user_files/bd/design_1/ip/design_1_controls_0_0/sim/design_1_controls_0_0.v" \
"../../../../lab_5.ip_user_files/bd/design_1/ip/design_1_framebuffer_0_0/sim/design_1_framebuffer_0_0.v" \
"../../../../lab_5.ip_user_files/bd/design_1/ip/design_1_myALU_0_0/sim/design_1_myALU_0_0.v" \
"../../../../lab_5.ip_user_files/bd/design_1/ip/design_1_pixel_pusher_0_0/sim/design_1_pixel_pusher_0_0.v" \
"../../../../lab_5.ip_user_files/bd/design_1/ip/design_1_regs_0_0/sim/design_1_regs_0_0.v" \
"../../../../lab_5.ip_user_files/bd/design_1/ip/design_1_debounce_0_0/sim/design_1_debounce_0_0.v" \
"../../../../lab_5.ip_user_files/bd/design_1/ip/design_1_clock_div_25_0_0/sim/design_1_clock_div_25_0_0.v" \
"../../../../lab_5.ip_user_files/bd/design_1/ip/design_1_clock_div_112500_0_0/sim/design_1_clock_div_112500_0_0.v" \
"../../../../lab_5.ip_user_files/bd/design_1/ip/design_1_vga_ctrl_0_0/sim/design_1_vga_ctrl_0_0.v" \
"../../../../lab_5.ip_user_files/bd/design_1/ip/design_1_uart_0_0/sim/design_1_uart_0_0.v" \
"../../../../lab_5.ip_user_files/bd/design_1/ip/design_1_blk_mem_gen_0_0/sim/design_1_blk_mem_gen_0_0.v" \
"../../../../lab_5.ip_user_files/bd/design_1/ip/design_1_blk_mem_gen_0_2/sim/design_1_blk_mem_gen_0_2.v" \
"../../../../lab_5.ip_user_files/bd/design_1/sim/design_1.v" \
"../../../../lab_5.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
