
SPI_Master.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000080b4  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000430  08008254  08008254  00009254  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008684  08008684  0000a070  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08008684  08008684  00009684  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800868c  0800868c  0000a070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800868c  0800868c  0000968c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008690  08008690  00009690  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000070  20000000  08008694  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000042e8  20000070  08008704  0000a070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20004358  08008704  0000a358  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001e0a2  00000000  00000000  0000a0a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004f09  00000000  00000000  00028142  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001a10  00000000  00000000  0002d050  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000141b  00000000  00000000  0002ea60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001c70b  00000000  00000000  0002fe7b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000235e4  00000000  00000000  0004c586  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009e016  00000000  00000000  0006fb6a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0010db80  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000736c  00000000  00000000  0010dbc4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004c  00000000  00000000  00114f30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000070 	.word	0x20000070
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800823c 	.word	0x0800823c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000074 	.word	0x20000074
 80001dc:	0800823c 	.word	0x0800823c

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b988 	b.w	80005a8 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	468e      	mov	lr, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	4688      	mov	r8, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d962      	bls.n	800038c <__udivmoddi4+0xdc>
 80002c6:	fab2 f682 	clz	r6, r2
 80002ca:	b14e      	cbz	r6, 80002e0 <__udivmoddi4+0x30>
 80002cc:	f1c6 0320 	rsb	r3, r6, #32
 80002d0:	fa01 f806 	lsl.w	r8, r1, r6
 80002d4:	fa20 f303 	lsr.w	r3, r0, r3
 80002d8:	40b7      	lsls	r7, r6
 80002da:	ea43 0808 	orr.w	r8, r3, r8
 80002de:	40b4      	lsls	r4, r6
 80002e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002e4:	fa1f fc87 	uxth.w	ip, r7
 80002e8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002ec:	0c23      	lsrs	r3, r4, #16
 80002ee:	fb0e 8811 	mls	r8, lr, r1, r8
 80002f2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002f6:	fb01 f20c 	mul.w	r2, r1, ip
 80002fa:	429a      	cmp	r2, r3
 80002fc:	d909      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fe:	18fb      	adds	r3, r7, r3
 8000300:	f101 30ff 	add.w	r0, r1, #4294967295
 8000304:	f080 80ea 	bcs.w	80004dc <__udivmoddi4+0x22c>
 8000308:	429a      	cmp	r2, r3
 800030a:	f240 80e7 	bls.w	80004dc <__udivmoddi4+0x22c>
 800030e:	3902      	subs	r1, #2
 8000310:	443b      	add	r3, r7
 8000312:	1a9a      	subs	r2, r3, r2
 8000314:	b2a3      	uxth	r3, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000322:	fb00 fc0c 	mul.w	ip, r0, ip
 8000326:	459c      	cmp	ip, r3
 8000328:	d909      	bls.n	800033e <__udivmoddi4+0x8e>
 800032a:	18fb      	adds	r3, r7, r3
 800032c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000330:	f080 80d6 	bcs.w	80004e0 <__udivmoddi4+0x230>
 8000334:	459c      	cmp	ip, r3
 8000336:	f240 80d3 	bls.w	80004e0 <__udivmoddi4+0x230>
 800033a:	443b      	add	r3, r7
 800033c:	3802      	subs	r0, #2
 800033e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000342:	eba3 030c 	sub.w	r3, r3, ip
 8000346:	2100      	movs	r1, #0
 8000348:	b11d      	cbz	r5, 8000352 <__udivmoddi4+0xa2>
 800034a:	40f3      	lsrs	r3, r6
 800034c:	2200      	movs	r2, #0
 800034e:	e9c5 3200 	strd	r3, r2, [r5]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d905      	bls.n	8000366 <__udivmoddi4+0xb6>
 800035a:	b10d      	cbz	r5, 8000360 <__udivmoddi4+0xb0>
 800035c:	e9c5 0100 	strd	r0, r1, [r5]
 8000360:	2100      	movs	r1, #0
 8000362:	4608      	mov	r0, r1
 8000364:	e7f5      	b.n	8000352 <__udivmoddi4+0xa2>
 8000366:	fab3 f183 	clz	r1, r3
 800036a:	2900      	cmp	r1, #0
 800036c:	d146      	bne.n	80003fc <__udivmoddi4+0x14c>
 800036e:	4573      	cmp	r3, lr
 8000370:	d302      	bcc.n	8000378 <__udivmoddi4+0xc8>
 8000372:	4282      	cmp	r2, r0
 8000374:	f200 8105 	bhi.w	8000582 <__udivmoddi4+0x2d2>
 8000378:	1a84      	subs	r4, r0, r2
 800037a:	eb6e 0203 	sbc.w	r2, lr, r3
 800037e:	2001      	movs	r0, #1
 8000380:	4690      	mov	r8, r2
 8000382:	2d00      	cmp	r5, #0
 8000384:	d0e5      	beq.n	8000352 <__udivmoddi4+0xa2>
 8000386:	e9c5 4800 	strd	r4, r8, [r5]
 800038a:	e7e2      	b.n	8000352 <__udivmoddi4+0xa2>
 800038c:	2a00      	cmp	r2, #0
 800038e:	f000 8090 	beq.w	80004b2 <__udivmoddi4+0x202>
 8000392:	fab2 f682 	clz	r6, r2
 8000396:	2e00      	cmp	r6, #0
 8000398:	f040 80a4 	bne.w	80004e4 <__udivmoddi4+0x234>
 800039c:	1a8a      	subs	r2, r1, r2
 800039e:	0c03      	lsrs	r3, r0, #16
 80003a0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003a4:	b280      	uxth	r0, r0
 80003a6:	b2bc      	uxth	r4, r7
 80003a8:	2101      	movs	r1, #1
 80003aa:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ae:	fb0e 221c 	mls	r2, lr, ip, r2
 80003b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003b6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ba:	429a      	cmp	r2, r3
 80003bc:	d907      	bls.n	80003ce <__udivmoddi4+0x11e>
 80003be:	18fb      	adds	r3, r7, r3
 80003c0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003c4:	d202      	bcs.n	80003cc <__udivmoddi4+0x11c>
 80003c6:	429a      	cmp	r2, r3
 80003c8:	f200 80e0 	bhi.w	800058c <__udivmoddi4+0x2dc>
 80003cc:	46c4      	mov	ip, r8
 80003ce:	1a9b      	subs	r3, r3, r2
 80003d0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003d4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003d8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003dc:	fb02 f404 	mul.w	r4, r2, r4
 80003e0:	429c      	cmp	r4, r3
 80003e2:	d907      	bls.n	80003f4 <__udivmoddi4+0x144>
 80003e4:	18fb      	adds	r3, r7, r3
 80003e6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003ea:	d202      	bcs.n	80003f2 <__udivmoddi4+0x142>
 80003ec:	429c      	cmp	r4, r3
 80003ee:	f200 80ca 	bhi.w	8000586 <__udivmoddi4+0x2d6>
 80003f2:	4602      	mov	r2, r0
 80003f4:	1b1b      	subs	r3, r3, r4
 80003f6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003fa:	e7a5      	b.n	8000348 <__udivmoddi4+0x98>
 80003fc:	f1c1 0620 	rsb	r6, r1, #32
 8000400:	408b      	lsls	r3, r1
 8000402:	fa22 f706 	lsr.w	r7, r2, r6
 8000406:	431f      	orrs	r7, r3
 8000408:	fa0e f401 	lsl.w	r4, lr, r1
 800040c:	fa20 f306 	lsr.w	r3, r0, r6
 8000410:	fa2e fe06 	lsr.w	lr, lr, r6
 8000414:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000418:	4323      	orrs	r3, r4
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	fa1f fc87 	uxth.w	ip, r7
 8000422:	fbbe f0f9 	udiv	r0, lr, r9
 8000426:	0c1c      	lsrs	r4, r3, #16
 8000428:	fb09 ee10 	mls	lr, r9, r0, lr
 800042c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000430:	fb00 fe0c 	mul.w	lr, r0, ip
 8000434:	45a6      	cmp	lr, r4
 8000436:	fa02 f201 	lsl.w	r2, r2, r1
 800043a:	d909      	bls.n	8000450 <__udivmoddi4+0x1a0>
 800043c:	193c      	adds	r4, r7, r4
 800043e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000442:	f080 809c 	bcs.w	800057e <__udivmoddi4+0x2ce>
 8000446:	45a6      	cmp	lr, r4
 8000448:	f240 8099 	bls.w	800057e <__udivmoddi4+0x2ce>
 800044c:	3802      	subs	r0, #2
 800044e:	443c      	add	r4, r7
 8000450:	eba4 040e 	sub.w	r4, r4, lr
 8000454:	fa1f fe83 	uxth.w	lr, r3
 8000458:	fbb4 f3f9 	udiv	r3, r4, r9
 800045c:	fb09 4413 	mls	r4, r9, r3, r4
 8000460:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000464:	fb03 fc0c 	mul.w	ip, r3, ip
 8000468:	45a4      	cmp	ip, r4
 800046a:	d908      	bls.n	800047e <__udivmoddi4+0x1ce>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000472:	f080 8082 	bcs.w	800057a <__udivmoddi4+0x2ca>
 8000476:	45a4      	cmp	ip, r4
 8000478:	d97f      	bls.n	800057a <__udivmoddi4+0x2ca>
 800047a:	3b02      	subs	r3, #2
 800047c:	443c      	add	r4, r7
 800047e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000482:	eba4 040c 	sub.w	r4, r4, ip
 8000486:	fba0 ec02 	umull	lr, ip, r0, r2
 800048a:	4564      	cmp	r4, ip
 800048c:	4673      	mov	r3, lr
 800048e:	46e1      	mov	r9, ip
 8000490:	d362      	bcc.n	8000558 <__udivmoddi4+0x2a8>
 8000492:	d05f      	beq.n	8000554 <__udivmoddi4+0x2a4>
 8000494:	b15d      	cbz	r5, 80004ae <__udivmoddi4+0x1fe>
 8000496:	ebb8 0203 	subs.w	r2, r8, r3
 800049a:	eb64 0409 	sbc.w	r4, r4, r9
 800049e:	fa04 f606 	lsl.w	r6, r4, r6
 80004a2:	fa22 f301 	lsr.w	r3, r2, r1
 80004a6:	431e      	orrs	r6, r3
 80004a8:	40cc      	lsrs	r4, r1
 80004aa:	e9c5 6400 	strd	r6, r4, [r5]
 80004ae:	2100      	movs	r1, #0
 80004b0:	e74f      	b.n	8000352 <__udivmoddi4+0xa2>
 80004b2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004b6:	0c01      	lsrs	r1, r0, #16
 80004b8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004bc:	b280      	uxth	r0, r0
 80004be:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004c2:	463b      	mov	r3, r7
 80004c4:	4638      	mov	r0, r7
 80004c6:	463c      	mov	r4, r7
 80004c8:	46b8      	mov	r8, r7
 80004ca:	46be      	mov	lr, r7
 80004cc:	2620      	movs	r6, #32
 80004ce:	fbb1 f1f7 	udiv	r1, r1, r7
 80004d2:	eba2 0208 	sub.w	r2, r2, r8
 80004d6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004da:	e766      	b.n	80003aa <__udivmoddi4+0xfa>
 80004dc:	4601      	mov	r1, r0
 80004de:	e718      	b.n	8000312 <__udivmoddi4+0x62>
 80004e0:	4610      	mov	r0, r2
 80004e2:	e72c      	b.n	800033e <__udivmoddi4+0x8e>
 80004e4:	f1c6 0220 	rsb	r2, r6, #32
 80004e8:	fa2e f302 	lsr.w	r3, lr, r2
 80004ec:	40b7      	lsls	r7, r6
 80004ee:	40b1      	lsls	r1, r6
 80004f0:	fa20 f202 	lsr.w	r2, r0, r2
 80004f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004f8:	430a      	orrs	r2, r1
 80004fa:	fbb3 f8fe 	udiv	r8, r3, lr
 80004fe:	b2bc      	uxth	r4, r7
 8000500:	fb0e 3318 	mls	r3, lr, r8, r3
 8000504:	0c11      	lsrs	r1, r2, #16
 8000506:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800050a:	fb08 f904 	mul.w	r9, r8, r4
 800050e:	40b0      	lsls	r0, r6
 8000510:	4589      	cmp	r9, r1
 8000512:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000516:	b280      	uxth	r0, r0
 8000518:	d93e      	bls.n	8000598 <__udivmoddi4+0x2e8>
 800051a:	1879      	adds	r1, r7, r1
 800051c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000520:	d201      	bcs.n	8000526 <__udivmoddi4+0x276>
 8000522:	4589      	cmp	r9, r1
 8000524:	d81f      	bhi.n	8000566 <__udivmoddi4+0x2b6>
 8000526:	eba1 0109 	sub.w	r1, r1, r9
 800052a:	fbb1 f9fe 	udiv	r9, r1, lr
 800052e:	fb09 f804 	mul.w	r8, r9, r4
 8000532:	fb0e 1119 	mls	r1, lr, r9, r1
 8000536:	b292      	uxth	r2, r2
 8000538:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800053c:	4542      	cmp	r2, r8
 800053e:	d229      	bcs.n	8000594 <__udivmoddi4+0x2e4>
 8000540:	18ba      	adds	r2, r7, r2
 8000542:	f109 31ff 	add.w	r1, r9, #4294967295
 8000546:	d2c4      	bcs.n	80004d2 <__udivmoddi4+0x222>
 8000548:	4542      	cmp	r2, r8
 800054a:	d2c2      	bcs.n	80004d2 <__udivmoddi4+0x222>
 800054c:	f1a9 0102 	sub.w	r1, r9, #2
 8000550:	443a      	add	r2, r7
 8000552:	e7be      	b.n	80004d2 <__udivmoddi4+0x222>
 8000554:	45f0      	cmp	r8, lr
 8000556:	d29d      	bcs.n	8000494 <__udivmoddi4+0x1e4>
 8000558:	ebbe 0302 	subs.w	r3, lr, r2
 800055c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000560:	3801      	subs	r0, #1
 8000562:	46e1      	mov	r9, ip
 8000564:	e796      	b.n	8000494 <__udivmoddi4+0x1e4>
 8000566:	eba7 0909 	sub.w	r9, r7, r9
 800056a:	4449      	add	r1, r9
 800056c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000570:	fbb1 f9fe 	udiv	r9, r1, lr
 8000574:	fb09 f804 	mul.w	r8, r9, r4
 8000578:	e7db      	b.n	8000532 <__udivmoddi4+0x282>
 800057a:	4673      	mov	r3, lr
 800057c:	e77f      	b.n	800047e <__udivmoddi4+0x1ce>
 800057e:	4650      	mov	r0, sl
 8000580:	e766      	b.n	8000450 <__udivmoddi4+0x1a0>
 8000582:	4608      	mov	r0, r1
 8000584:	e6fd      	b.n	8000382 <__udivmoddi4+0xd2>
 8000586:	443b      	add	r3, r7
 8000588:	3a02      	subs	r2, #2
 800058a:	e733      	b.n	80003f4 <__udivmoddi4+0x144>
 800058c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000590:	443b      	add	r3, r7
 8000592:	e71c      	b.n	80003ce <__udivmoddi4+0x11e>
 8000594:	4649      	mov	r1, r9
 8000596:	e79c      	b.n	80004d2 <__udivmoddi4+0x222>
 8000598:	eba1 0109 	sub.w	r1, r1, r9
 800059c:	46c4      	mov	ip, r8
 800059e:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a2:	fb09 f804 	mul.w	r8, r9, r4
 80005a6:	e7c4      	b.n	8000532 <__udivmoddi4+0x282>

080005a8 <__aeabi_idiv0>:
 80005a8:	4770      	bx	lr
 80005aa:	bf00      	nop

080005ac <vApplicationGetIdleTaskMemory>:

/* GetIdleTaskMemory */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];
void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 80005ac:	b480      	push	{r7}
 80005ae:	b085      	sub	sp, #20
 80005b0:	af00      	add	r7, sp, #0
 80005b2:	60f8      	str	r0, [r7, #12]
 80005b4:	60b9      	str	r1, [r7, #8]
 80005b6:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80005b8:	68fb      	ldr	r3, [r7, #12]
 80005ba:	4a07      	ldr	r2, [pc, #28]	@ (80005d8 <vApplicationGetIdleTaskMemory+0x2c>)
 80005bc:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80005be:	68bb      	ldr	r3, [r7, #8]
 80005c0:	4a06      	ldr	r2, [pc, #24]	@ (80005dc <vApplicationGetIdleTaskMemory+0x30>)
 80005c2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80005c4:	687b      	ldr	r3, [r7, #4]
 80005c6:	2280      	movs	r2, #128	@ 0x80
 80005c8:	601a      	str	r2, [r3, #0]
}
 80005ca:	bf00      	nop
 80005cc:	3714      	adds	r7, #20
 80005ce:	46bd      	mov	sp, r7
 80005d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005d4:	4770      	bx	lr
 80005d6:	bf00      	nop
 80005d8:	2000008c 	.word	0x2000008c
 80005dc:	2000012c 	.word	0x2000012c

080005e0 <MX_FREERTOS_Init>:

void MX_FREERTOS_Init(void) {}
 80005e0:	b480      	push	{r7}
 80005e2:	af00      	add	r7, sp, #0
 80005e4:	bf00      	nop
 80005e6:	46bd      	mov	sp, r7
 80005e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005ec:	4770      	bx	lr

080005ee <StartDefaultTask>:

/* ========================================
 * Default Task (Idle)
 * ======================================== */
void StartDefaultTask(void const * argument) {
 80005ee:	b580      	push	{r7, lr}
 80005f0:	b082      	sub	sp, #8
 80005f2:	af00      	add	r7, sp, #0
 80005f4:	6078      	str	r0, [r7, #4]
    for(;;) {
        osDelay(1000);
 80005f6:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80005fa:	f004 f912 	bl	8004822 <osDelay>
 80005fe:	e7fa      	b.n	80005f6 <StartDefaultTask+0x8>

08000600 <Listener>:

/* ========================================
 * Listener Task (Reference Architecture)
 * ======================================== */
void Listener(void const * argument)
{
 8000600:	b580      	push	{r7, lr}
 8000602:	b082      	sub	sp, #8
 8000604:	af00      	add	r7, sp, #0
 8000606:	6078      	str	r0, [r7, #4]
    Listener_Init();
 8000608:	f000 fddc 	bl	80011c4 <Listener_Init>
    for(;;)
    {
        Listener_Excute();
 800060c:	f000 fde8 	bl	80011e0 <Listener_Excute>
        osDelay(1);  // Reference Architecture: 폴링 주기
 8000610:	2001      	movs	r0, #1
 8000612:	f004 f906 	bl	8004822 <osDelay>
        Listener_Excute();
 8000616:	bf00      	nop
 8000618:	e7f8      	b.n	800060c <Listener+0xc>

0800061a <Controller>:

/* ========================================
 * Controller Task (Reference Architecture)
 * ======================================== */
void Controller(void const * argument)
{
 800061a:	b580      	push	{r7, lr}
 800061c:	b082      	sub	sp, #8
 800061e:	af00      	add	r7, sp, #0
 8000620:	6078      	str	r0, [r7, #4]
    Controller_Init();
 8000622:	f000 fccf 	bl	8000fc4 <Controller_Init>
    for(;;)
    {
        Controller_Excute();
 8000626:	f000 fcd9 	bl	8000fdc <Controller_Excute>
        osDelay(1);  // Reference Architecture: 폴링 주기
 800062a:	2001      	movs	r0, #1
 800062c:	f004 f8f9 	bl	8004822 <osDelay>
        Controller_Excute();
 8000630:	bf00      	nop
 8000632:	e7f8      	b.n	8000626 <Controller+0xc>

08000634 <Presenter>:

/* ========================================
 * Presenter Task (Reference Architecture)
 * ======================================== */
void Presenter(void const * argument)
{
 8000634:	b580      	push	{r7, lr}
 8000636:	b082      	sub	sp, #8
 8000638:	af00      	add	r7, sp, #0
 800063a:	6078      	str	r0, [r7, #4]
    Presenter_Init();
 800063c:	f000 ff00 	bl	8001440 <Presenter_Init>
    for(;;)
    {
        Presenter_Excute();
 8000640:	f000 ff20 	bl	8001484 <Presenter_Excute>
        osDelay(1);  // Reference Architecture: 폴링 주기
 8000644:	2001      	movs	r0, #1
 8000646:	f004 f8ec 	bl	8004822 <osDelay>
        Presenter_Excute();
 800064a:	bf00      	nop
 800064c:	e7f8      	b.n	8000640 <Presenter+0xc>
	...

08000650 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000650:	b580      	push	{r7, lr}
 8000652:	b08a      	sub	sp, #40	@ 0x28
 8000654:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000656:	f107 0314 	add.w	r3, r7, #20
 800065a:	2200      	movs	r2, #0
 800065c:	601a      	str	r2, [r3, #0]
 800065e:	605a      	str	r2, [r3, #4]
 8000660:	609a      	str	r2, [r3, #8]
 8000662:	60da      	str	r2, [r3, #12]
 8000664:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000666:	2300      	movs	r3, #0
 8000668:	613b      	str	r3, [r7, #16]
 800066a:	4b2e      	ldr	r3, [pc, #184]	@ (8000724 <MX_GPIO_Init+0xd4>)
 800066c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800066e:	4a2d      	ldr	r2, [pc, #180]	@ (8000724 <MX_GPIO_Init+0xd4>)
 8000670:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000674:	6313      	str	r3, [r2, #48]	@ 0x30
 8000676:	4b2b      	ldr	r3, [pc, #172]	@ (8000724 <MX_GPIO_Init+0xd4>)
 8000678:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800067a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800067e:	613b      	str	r3, [r7, #16]
 8000680:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000682:	2300      	movs	r3, #0
 8000684:	60fb      	str	r3, [r7, #12]
 8000686:	4b27      	ldr	r3, [pc, #156]	@ (8000724 <MX_GPIO_Init+0xd4>)
 8000688:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800068a:	4a26      	ldr	r2, [pc, #152]	@ (8000724 <MX_GPIO_Init+0xd4>)
 800068c:	f043 0301 	orr.w	r3, r3, #1
 8000690:	6313      	str	r3, [r2, #48]	@ 0x30
 8000692:	4b24      	ldr	r3, [pc, #144]	@ (8000724 <MX_GPIO_Init+0xd4>)
 8000694:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000696:	f003 0301 	and.w	r3, r3, #1
 800069a:	60fb      	str	r3, [r7, #12]
 800069c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800069e:	2300      	movs	r3, #0
 80006a0:	60bb      	str	r3, [r7, #8]
 80006a2:	4b20      	ldr	r3, [pc, #128]	@ (8000724 <MX_GPIO_Init+0xd4>)
 80006a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006a6:	4a1f      	ldr	r2, [pc, #124]	@ (8000724 <MX_GPIO_Init+0xd4>)
 80006a8:	f043 0304 	orr.w	r3, r3, #4
 80006ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80006ae:	4b1d      	ldr	r3, [pc, #116]	@ (8000724 <MX_GPIO_Init+0xd4>)
 80006b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006b2:	f003 0304 	and.w	r3, r3, #4
 80006b6:	60bb      	str	r3, [r7, #8]
 80006b8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80006ba:	2300      	movs	r3, #0
 80006bc:	607b      	str	r3, [r7, #4]
 80006be:	4b19      	ldr	r3, [pc, #100]	@ (8000724 <MX_GPIO_Init+0xd4>)
 80006c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006c2:	4a18      	ldr	r2, [pc, #96]	@ (8000724 <MX_GPIO_Init+0xd4>)
 80006c4:	f043 0302 	orr.w	r3, r3, #2
 80006c8:	6313      	str	r3, [r2, #48]	@ 0x30
 80006ca:	4b16      	ldr	r3, [pc, #88]	@ (8000724 <MX_GPIO_Init+0xd4>)
 80006cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006ce:	f003 0302 	and.w	r3, r3, #2
 80006d2:	607b      	str	r3, [r7, #4]
 80006d4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_10, GPIO_PIN_SET);
 80006d6:	2201      	movs	r2, #1
 80006d8:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80006dc:	4812      	ldr	r0, [pc, #72]	@ (8000728 <MX_GPIO_Init+0xd8>)
 80006de:	f001 fbcb 	bl	8001e78 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 80006e2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80006e6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006e8:	2301      	movs	r3, #1
 80006ea:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006ec:	2300      	movs	r3, #0
 80006ee:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006f0:	2300      	movs	r3, #0
 80006f2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80006f4:	f107 0314 	add.w	r3, r7, #20
 80006f8:	4619      	mov	r1, r3
 80006fa:	480b      	ldr	r0, [pc, #44]	@ (8000728 <MX_GPIO_Init+0xd8>)
 80006fc:	f001 fa38 	bl	8001b70 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC11 PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8000700:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8000704:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000706:	2300      	movs	r3, #0
 8000708:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800070a:	2300      	movs	r3, #0
 800070c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800070e:	f107 0314 	add.w	r3, r7, #20
 8000712:	4619      	mov	r1, r3
 8000714:	4804      	ldr	r0, [pc, #16]	@ (8000728 <MX_GPIO_Init+0xd8>)
 8000716:	f001 fa2b 	bl	8001b70 <HAL_GPIO_Init>

}
 800071a:	bf00      	nop
 800071c:	3728      	adds	r7, #40	@ 0x28
 800071e:	46bd      	mov	sp, r7
 8000720:	bd80      	pop	{r7, pc}
 8000722:	bf00      	nop
 8000724:	40023800 	.word	0x40023800
 8000728:	40020800 	.word	0x40020800

0800072c <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 800072c:	b580      	push	{r7, lr}
 800072e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000730:	4b12      	ldr	r3, [pc, #72]	@ (800077c <MX_I2C1_Init+0x50>)
 8000732:	4a13      	ldr	r2, [pc, #76]	@ (8000780 <MX_I2C1_Init+0x54>)
 8000734:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000736:	4b11      	ldr	r3, [pc, #68]	@ (800077c <MX_I2C1_Init+0x50>)
 8000738:	4a12      	ldr	r2, [pc, #72]	@ (8000784 <MX_I2C1_Init+0x58>)
 800073a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800073c:	4b0f      	ldr	r3, [pc, #60]	@ (800077c <MX_I2C1_Init+0x50>)
 800073e:	2200      	movs	r2, #0
 8000740:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000742:	4b0e      	ldr	r3, [pc, #56]	@ (800077c <MX_I2C1_Init+0x50>)
 8000744:	2200      	movs	r2, #0
 8000746:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000748:	4b0c      	ldr	r3, [pc, #48]	@ (800077c <MX_I2C1_Init+0x50>)
 800074a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800074e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000750:	4b0a      	ldr	r3, [pc, #40]	@ (800077c <MX_I2C1_Init+0x50>)
 8000752:	2200      	movs	r2, #0
 8000754:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000756:	4b09      	ldr	r3, [pc, #36]	@ (800077c <MX_I2C1_Init+0x50>)
 8000758:	2200      	movs	r2, #0
 800075a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800075c:	4b07      	ldr	r3, [pc, #28]	@ (800077c <MX_I2C1_Init+0x50>)
 800075e:	2200      	movs	r2, #0
 8000760:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000762:	4b06      	ldr	r3, [pc, #24]	@ (800077c <MX_I2C1_Init+0x50>)
 8000764:	2200      	movs	r2, #0
 8000766:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000768:	4804      	ldr	r0, [pc, #16]	@ (800077c <MX_I2C1_Init+0x50>)
 800076a:	f001 fb9f 	bl	8001eac <HAL_I2C_Init>
 800076e:	4603      	mov	r3, r0
 8000770:	2b00      	cmp	r3, #0
 8000772:	d001      	beq.n	8000778 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000774:	f000 f996 	bl	8000aa4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000778:	bf00      	nop
 800077a:	bd80      	pop	{r7, pc}
 800077c:	2000032c 	.word	0x2000032c
 8000780:	40005400 	.word	0x40005400
 8000784:	000186a0 	.word	0x000186a0

08000788 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000788:	b580      	push	{r7, lr}
 800078a:	b08a      	sub	sp, #40	@ 0x28
 800078c:	af00      	add	r7, sp, #0
 800078e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000790:	f107 0314 	add.w	r3, r7, #20
 8000794:	2200      	movs	r2, #0
 8000796:	601a      	str	r2, [r3, #0]
 8000798:	605a      	str	r2, [r3, #4]
 800079a:	609a      	str	r2, [r3, #8]
 800079c:	60da      	str	r2, [r3, #12]
 800079e:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 80007a0:	687b      	ldr	r3, [r7, #4]
 80007a2:	681b      	ldr	r3, [r3, #0]
 80007a4:	4a19      	ldr	r2, [pc, #100]	@ (800080c <HAL_I2C_MspInit+0x84>)
 80007a6:	4293      	cmp	r3, r2
 80007a8:	d12c      	bne.n	8000804 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80007aa:	2300      	movs	r3, #0
 80007ac:	613b      	str	r3, [r7, #16]
 80007ae:	4b18      	ldr	r3, [pc, #96]	@ (8000810 <HAL_I2C_MspInit+0x88>)
 80007b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007b2:	4a17      	ldr	r2, [pc, #92]	@ (8000810 <HAL_I2C_MspInit+0x88>)
 80007b4:	f043 0302 	orr.w	r3, r3, #2
 80007b8:	6313      	str	r3, [r2, #48]	@ 0x30
 80007ba:	4b15      	ldr	r3, [pc, #84]	@ (8000810 <HAL_I2C_MspInit+0x88>)
 80007bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007be:	f003 0302 	and.w	r3, r3, #2
 80007c2:	613b      	str	r3, [r7, #16]
 80007c4:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80007c6:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80007ca:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80007cc:	2312      	movs	r3, #18
 80007ce:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007d0:	2300      	movs	r3, #0
 80007d2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80007d4:	2303      	movs	r3, #3
 80007d6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80007d8:	2304      	movs	r3, #4
 80007da:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80007dc:	f107 0314 	add.w	r3, r7, #20
 80007e0:	4619      	mov	r1, r3
 80007e2:	480c      	ldr	r0, [pc, #48]	@ (8000814 <HAL_I2C_MspInit+0x8c>)
 80007e4:	f001 f9c4 	bl	8001b70 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80007e8:	2300      	movs	r3, #0
 80007ea:	60fb      	str	r3, [r7, #12]
 80007ec:	4b08      	ldr	r3, [pc, #32]	@ (8000810 <HAL_I2C_MspInit+0x88>)
 80007ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80007f0:	4a07      	ldr	r2, [pc, #28]	@ (8000810 <HAL_I2C_MspInit+0x88>)
 80007f2:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80007f6:	6413      	str	r3, [r2, #64]	@ 0x40
 80007f8:	4b05      	ldr	r3, [pc, #20]	@ (8000810 <HAL_I2C_MspInit+0x88>)
 80007fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80007fc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000800:	60fb      	str	r3, [r7, #12]
 8000802:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8000804:	bf00      	nop
 8000806:	3728      	adds	r7, #40	@ 0x28
 8000808:	46bd      	mov	sp, r7
 800080a:	bd80      	pop	{r7, pc}
 800080c:	40005400 	.word	0x40005400
 8000810:	40023800 	.word	0x40023800
 8000814:	40020400 	.word	0x40020400

08000818 <_write>:
/* USER CODE BEGIN 0 */
/**
  * @brief printf 리다이렉션: usart.c 수정 없이 UART2로 출력
  */
int _write(int file, char *ptr, int len)
{
 8000818:	b580      	push	{r7, lr}
 800081a:	b084      	sub	sp, #16
 800081c:	af00      	add	r7, sp, #0
 800081e:	60f8      	str	r0, [r7, #12]
 8000820:	60b9      	str	r1, [r7, #8]
 8000822:	607a      	str	r2, [r7, #4]
    HAL_UART_Transmit(&huart2, (uint8_t*)ptr, len, 10);
 8000824:	687b      	ldr	r3, [r7, #4]
 8000826:	b29a      	uxth	r2, r3
 8000828:	230a      	movs	r3, #10
 800082a:	68b9      	ldr	r1, [r7, #8]
 800082c:	4803      	ldr	r0, [pc, #12]	@ (800083c <_write+0x24>)
 800082e:	f003 fbbf 	bl	8003fb0 <HAL_UART_Transmit>
    return len;
 8000832:	687b      	ldr	r3, [r7, #4]
}
 8000834:	4618      	mov	r0, r3
 8000836:	3710      	adds	r7, #16
 8000838:	46bd      	mov	sp, r7
 800083a:	bd80      	pop	{r7, pc}
 800083c:	20000434 	.word	0x20000434

08000840 <HAL_SPI_TxRxCpltCallback>:

/* ========================================
 * SPI 수신 완료 콜백 (인터럽트 모드)
 * ======================================== */
void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi) {
 8000840:	b580      	push	{r7, lr}
 8000842:	b084      	sub	sp, #16
 8000844:	af00      	add	r7, sp, #0
 8000846:	6078      	str	r0, [r7, #4]
    if (hspi->Instance == SPI1) {
 8000848:	687b      	ldr	r3, [r7, #4]
 800084a:	681b      	ldr	r3, [r3, #0]
 800084c:	4a19      	ldr	r2, [pc, #100]	@ (80008b4 <HAL_SPI_TxRxCpltCallback+0x74>)
 800084e:	4293      	cmp	r3, r2
 8000850:	d12c      	bne.n	80008ac <HAL_SPI_TxRxCpltCallback+0x6c>
        // 1. CS 핀 올리기 (통신 종료)
        HAL_GPIO_WritePin(GPIOC, GPIO_PIN_10, GPIO_PIN_SET);
 8000852:	2201      	movs	r2, #1
 8000854:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000858:	4817      	ldr	r0, [pc, #92]	@ (80008b8 <HAL_SPI_TxRxCpltCallback+0x78>)
 800085a:	f001 fb0d 	bl	8001e78 <HAL_GPIO_WritePin>

        // 2. 수신된 4바이트 데이터를 32비트로 조립
        extern uint8_t rx_buff[4];  // ListenerTracking.c 변수 참조
        extern RxPacket_t g_rx_packet_tracking;

        g_rx_packet_tracking.raw = (rx_buff[0] << 24) |
 800085e:	4b17      	ldr	r3, [pc, #92]	@ (80008bc <HAL_SPI_TxRxCpltCallback+0x7c>)
 8000860:	781b      	ldrb	r3, [r3, #0]
 8000862:	061a      	lsls	r2, r3, #24
                                   (rx_buff[1] << 16) |
 8000864:	4b15      	ldr	r3, [pc, #84]	@ (80008bc <HAL_SPI_TxRxCpltCallback+0x7c>)
 8000866:	785b      	ldrb	r3, [r3, #1]
 8000868:	041b      	lsls	r3, r3, #16
        g_rx_packet_tracking.raw = (rx_buff[0] << 24) |
 800086a:	431a      	orrs	r2, r3
                                   (rx_buff[2] << 8)  |
 800086c:	4b13      	ldr	r3, [pc, #76]	@ (80008bc <HAL_SPI_TxRxCpltCallback+0x7c>)
 800086e:	789b      	ldrb	r3, [r3, #2]
 8000870:	021b      	lsls	r3, r3, #8
                                   (rx_buff[1] << 16) |
 8000872:	4313      	orrs	r3, r2
                                    rx_buff[3];
 8000874:	4a11      	ldr	r2, [pc, #68]	@ (80008bc <HAL_SPI_TxRxCpltCallback+0x7c>)
 8000876:	78d2      	ldrb	r2, [r2, #3]
                                   (rx_buff[2] << 8)  |
 8000878:	4313      	orrs	r3, r2
 800087a:	461a      	mov	r2, r3
        g_rx_packet_tracking.raw = (rx_buff[0] << 24) |
 800087c:	4b10      	ldr	r3, [pc, #64]	@ (80008c0 <HAL_SPI_TxRxCpltCallback+0x80>)
 800087e:	601a      	str	r2, [r3, #0]

        // 3. Event 발행 (Reference Architecture)
        extern osMessageQId trackingEventMsgBox;
        extern void Listener_Tracking_StartReceive(void);

        BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8000880:	2300      	movs	r3, #0
 8000882:	60fb      	str	r3, [r7, #12]
        osMessagePut(trackingEventMsgBox, EVENT_FPGA_DATA_RECEIVED, 0);
 8000884:	4b0f      	ldr	r3, [pc, #60]	@ (80008c4 <HAL_SPI_TxRxCpltCallback+0x84>)
 8000886:	681b      	ldr	r3, [r3, #0]
 8000888:	2200      	movs	r2, #0
 800088a:	2101      	movs	r1, #1
 800088c:	4618      	mov	r0, r3
 800088e:	f004 f905 	bl	8004a9c <osMessagePut>

        // 4. 연속 수신: 다음 SPI 전송 즉시 시작 (FPGA 계속 받기!)
        Listener_Tracking_StartReceive();
 8000892:	f000 fcbd 	bl	8001210 <Listener_Tracking_StartReceive>

        // 5. 컨텍스트 스위칭 필요 시 수행
        portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8000896:	68fb      	ldr	r3, [r7, #12]
 8000898:	2b00      	cmp	r3, #0
 800089a:	d007      	beq.n	80008ac <HAL_SPI_TxRxCpltCallback+0x6c>
 800089c:	4b0a      	ldr	r3, [pc, #40]	@ (80008c8 <HAL_SPI_TxRxCpltCallback+0x88>)
 800089e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80008a2:	601a      	str	r2, [r3, #0]
 80008a4:	f3bf 8f4f 	dsb	sy
 80008a8:	f3bf 8f6f 	isb	sy
    }
}
 80008ac:	bf00      	nop
 80008ae:	3710      	adds	r7, #16
 80008b0:	46bd      	mov	sp, r7
 80008b2:	bd80      	pop	{r7, pc}
 80008b4:	40013000 	.word	0x40013000
 80008b8:	40020800 	.word	0x40020800
 80008bc:	2000049c 	.word	0x2000049c
 80008c0:	20000498 	.word	0x20000498
 80008c4:	200004a0 	.word	0x200004a0
 80008c8:	e000ed04 	.word	0xe000ed04

080008cc <main>:
/* USER CODE END 0 */

int main(void)
{
 80008cc:	b5b0      	push	{r4, r5, r7, lr}
 80008ce:	b09c      	sub	sp, #112	@ 0x70
 80008d0:	af00      	add	r7, sp, #0
  HAL_Init();
 80008d2:	f000 fff7 	bl	80018c4 <HAL_Init>
  SystemClock_Config();
 80008d6:	f000 f887 	bl	80009e8 <SystemClock_Config>

  /* 하드웨어 초기화 */
  MX_GPIO_Init();
 80008da:	f7ff feb9 	bl	8000650 <MX_GPIO_Init>
  MX_I2C1_Init();
 80008de:	f7ff ff25 	bl	800072c <MX_I2C1_Init>
  MX_SPI1_Init();
 80008e2:	f000 f8e5 	bl	8000ab0 <MX_SPI1_Init>
  MX_USART2_UART_Init();
 80008e6:	f000 fad1 	bl	8000e8c <MX_USART2_UART_Init>

  /* USER CODE BEGIN 2 */
  // UART 테스트 메시지 (시스템 시작 확인)
  printf("\r\n");
 80008ea:	4833      	ldr	r0, [pc, #204]	@ (80009b8 <main+0xec>)
 80008ec:	f006 fc0e 	bl	800710c <puts>
  printf("========================================\r\n");
 80008f0:	4832      	ldr	r0, [pc, #200]	@ (80009bc <main+0xf0>)
 80008f2:	f006 fc0b 	bl	800710c <puts>
  printf("  STM32 System Initialized\r\n");
 80008f6:	4832      	ldr	r0, [pc, #200]	@ (80009c0 <main+0xf4>)
 80008f8:	f006 fc08 	bl	800710c <puts>
  printf("  UART2 Working - Baud: 115200\r\n");
 80008fc:	4831      	ldr	r0, [pc, #196]	@ (80009c4 <main+0xf8>)
 80008fe:	f006 fc05 	bl	800710c <puts>
  printf("========================================\r\n");
 8000902:	482e      	ldr	r0, [pc, #184]	@ (80009bc <main+0xf0>)
 8000904:	f006 fc02 	bl	800710c <puts>
  printf("\r\n");
 8000908:	482b      	ldr	r0, [pc, #172]	@ (80009b8 <main+0xec>)
 800090a:	f006 fbff 	bl	800710c <puts>

  SPI_Init();
 800090e:	f000 fe67 	bl	80015e0 <SPI_Init>
  /* USER CODE END 2 */

  /* USER CODE BEGIN RTOS_QUEUES */
  /* Reference Architecture: Model에서 Queue/Pool 초기화 */
  extern void Model_Tracking_QueueInit(void);
  Model_Tracking_QueueInit();
 8000912:	f000 fcf3 	bl	80012fc <Model_Tracking_QueueInit>
  /* USER CODE END RTOS_QUEUES */

  /* 태스크 생성 */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8000916:	4b2c      	ldr	r3, [pc, #176]	@ (80009c8 <main+0xfc>)
 8000918:	f107 0454 	add.w	r4, r7, #84	@ 0x54
 800091c:	461d      	mov	r5, r3
 800091e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000920:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000922:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000926:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 800092a:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800092e:	2100      	movs	r1, #0
 8000930:	4618      	mov	r0, r3
 8000932:	f003 ff2a 	bl	800478a <osThreadCreate>
 8000936:	4603      	mov	r3, r0
 8000938:	4a24      	ldr	r2, [pc, #144]	@ (80009cc <main+0x100>)
 800093a:	6013      	str	r3, [r2, #0]

  osThreadDef(Listener_Task, Listener, osPriorityNormal, 0, 128);
 800093c:	4b24      	ldr	r3, [pc, #144]	@ (80009d0 <main+0x104>)
 800093e:	f107 0438 	add.w	r4, r7, #56	@ 0x38
 8000942:	461d      	mov	r5, r3
 8000944:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000946:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000948:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800094c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  Listener_TaskHandle = osThreadCreate(osThread(Listener_Task), NULL);
 8000950:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000954:	2100      	movs	r1, #0
 8000956:	4618      	mov	r0, r3
 8000958:	f003 ff17 	bl	800478a <osThreadCreate>
 800095c:	4603      	mov	r3, r0
 800095e:	4a1d      	ldr	r2, [pc, #116]	@ (80009d4 <main+0x108>)
 8000960:	6013      	str	r3, [r2, #0]

  osThreadDef(Controller_Task, Controller, osPriorityNormal, 0, 128);
 8000962:	4b1d      	ldr	r3, [pc, #116]	@ (80009d8 <main+0x10c>)
 8000964:	f107 041c 	add.w	r4, r7, #28
 8000968:	461d      	mov	r5, r3
 800096a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800096c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800096e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000972:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  Controller_TaskHandle = osThreadCreate(osThread(Controller_Task), NULL);
 8000976:	f107 031c 	add.w	r3, r7, #28
 800097a:	2100      	movs	r1, #0
 800097c:	4618      	mov	r0, r3
 800097e:	f003 ff04 	bl	800478a <osThreadCreate>
 8000982:	4603      	mov	r3, r0
 8000984:	4a15      	ldr	r2, [pc, #84]	@ (80009dc <main+0x110>)
 8000986:	6013      	str	r3, [r2, #0]

  osThreadDef(Presenter_Task, Presenter, osPriorityNormal, 0, 512);
 8000988:	4b15      	ldr	r3, [pc, #84]	@ (80009e0 <main+0x114>)
 800098a:	463c      	mov	r4, r7
 800098c:	461d      	mov	r5, r3
 800098e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000990:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000992:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000996:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  Presenter_TaskHandle = osThreadCreate(osThread(Presenter_Task), NULL);
 800099a:	463b      	mov	r3, r7
 800099c:	2100      	movs	r1, #0
 800099e:	4618      	mov	r0, r3
 80009a0:	f003 fef3 	bl	800478a <osThreadCreate>
 80009a4:	4603      	mov	r3, r0
 80009a6:	4a0f      	ldr	r2, [pc, #60]	@ (80009e4 <main+0x118>)
 80009a8:	6013      	str	r3, [r2, #0]

  MX_FREERTOS_Init();
 80009aa:	f7ff fe19 	bl	80005e0 <MX_FREERTOS_Init>
  osKernelStart();
 80009ae:	f003 fee5 	bl	800477c <osKernelStart>

  while (1) {}
 80009b2:	bf00      	nop
 80009b4:	e7fd      	b.n	80009b2 <main+0xe6>
 80009b6:	bf00      	nop
 80009b8:	08008254 	.word	0x08008254
 80009bc:	08008258 	.word	0x08008258
 80009c0:	08008284 	.word	0x08008284
 80009c4:	080082a0 	.word	0x080082a0
 80009c8:	080082cc 	.word	0x080082cc
 80009cc:	20000380 	.word	0x20000380
 80009d0:	080082f8 	.word	0x080082f8
 80009d4:	20000384 	.word	0x20000384
 80009d8:	08008324 	.word	0x08008324
 80009dc:	20000388 	.word	0x20000388
 80009e0:	08008350 	.word	0x08008350
 80009e4:	2000038c 	.word	0x2000038c

080009e8 <SystemClock_Config>:
}

void SystemClock_Config(void)
{
 80009e8:	b580      	push	{r7, lr}
 80009ea:	b094      	sub	sp, #80	@ 0x50
 80009ec:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80009ee:	f107 0320 	add.w	r3, r7, #32
 80009f2:	2230      	movs	r2, #48	@ 0x30
 80009f4:	2100      	movs	r1, #0
 80009f6:	4618      	mov	r0, r3
 80009f8:	f006 fc8a 	bl	8007310 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80009fc:	f107 030c 	add.w	r3, r7, #12
 8000a00:	2200      	movs	r2, #0
 8000a02:	601a      	str	r2, [r3, #0]
 8000a04:	605a      	str	r2, [r3, #4]
 8000a06:	609a      	str	r2, [r3, #8]
 8000a08:	60da      	str	r2, [r3, #12]
 8000a0a:	611a      	str	r2, [r3, #16]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a0c:	2300      	movs	r3, #0
 8000a0e:	60bb      	str	r3, [r7, #8]
 8000a10:	4b22      	ldr	r3, [pc, #136]	@ (8000a9c <SystemClock_Config+0xb4>)
 8000a12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a14:	4a21      	ldr	r2, [pc, #132]	@ (8000a9c <SystemClock_Config+0xb4>)
 8000a16:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000a1a:	6413      	str	r3, [r2, #64]	@ 0x40
 8000a1c:	4b1f      	ldr	r3, [pc, #124]	@ (8000a9c <SystemClock_Config+0xb4>)
 8000a1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a20:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000a24:	60bb      	str	r3, [r7, #8]
 8000a26:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000a28:	2300      	movs	r3, #0
 8000a2a:	607b      	str	r3, [r7, #4]
 8000a2c:	4b1c      	ldr	r3, [pc, #112]	@ (8000aa0 <SystemClock_Config+0xb8>)
 8000a2e:	681b      	ldr	r3, [r3, #0]
 8000a30:	4a1b      	ldr	r2, [pc, #108]	@ (8000aa0 <SystemClock_Config+0xb8>)
 8000a32:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000a36:	6013      	str	r3, [r2, #0]
 8000a38:	4b19      	ldr	r3, [pc, #100]	@ (8000aa0 <SystemClock_Config+0xb8>)
 8000a3a:	681b      	ldr	r3, [r3, #0]
 8000a3c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000a40:	607b      	str	r3, [r7, #4]
 8000a42:	687b      	ldr	r3, [r7, #4]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000a44:	2301      	movs	r3, #1
 8000a46:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000a48:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000a4c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000a4e:	2302      	movs	r3, #2
 8000a50:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000a52:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000a56:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000a58:	2304      	movs	r3, #4
 8000a5a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 100;
 8000a5c:	2364      	movs	r3, #100	@ 0x64
 8000a5e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000a60:	2302      	movs	r3, #2
 8000a62:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000a64:	2304      	movs	r3, #4
 8000a66:	64fb      	str	r3, [r7, #76]	@ 0x4c
  HAL_RCC_OscConfig(&RCC_OscInitStruct);
 8000a68:	f107 0320 	add.w	r3, r7, #32
 8000a6c:	4618      	mov	r0, r3
 8000a6e:	f001 febb 	bl	80027e8 <HAL_RCC_OscConfig>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 8000a72:	230f      	movs	r3, #15
 8000a74:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000a76:	2302      	movs	r3, #2
 8000a78:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000a7a:	2300      	movs	r3, #0
 8000a7c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000a7e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000a82:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000a84:	2300      	movs	r3, #0
 8000a86:	61fb      	str	r3, [r7, #28]
  HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3);
 8000a88:	f107 030c 	add.w	r3, r7, #12
 8000a8c:	2103      	movs	r1, #3
 8000a8e:	4618      	mov	r0, r3
 8000a90:	f002 f922 	bl	8002cd8 <HAL_RCC_ClockConfig>
}
 8000a94:	bf00      	nop
 8000a96:	3750      	adds	r7, #80	@ 0x50
 8000a98:	46bd      	mov	sp, r7
 8000a9a:	bd80      	pop	{r7, pc}
 8000a9c:	40023800 	.word	0x40023800
 8000aa0:	40007000 	.word	0x40007000

08000aa4 <Error_Handler>:

void Error_Handler(void) { __disable_irq(); while (1) {} }
 8000aa4:	b480      	push	{r7}
 8000aa6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000aa8:	b672      	cpsid	i
}
 8000aaa:	bf00      	nop
 8000aac:	bf00      	nop
 8000aae:	e7fd      	b.n	8000aac <Error_Handler+0x8>

08000ab0 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8000ab0:	b580      	push	{r7, lr}
 8000ab2:	af00      	add	r7, sp, #0
  hspi1.Instance = SPI1;
 8000ab4:	4b17      	ldr	r3, [pc, #92]	@ (8000b14 <MX_SPI1_Init+0x64>)
 8000ab6:	4a18      	ldr	r2, [pc, #96]	@ (8000b18 <MX_SPI1_Init+0x68>)
 8000ab8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000aba:	4b16      	ldr	r3, [pc, #88]	@ (8000b14 <MX_SPI1_Init+0x64>)
 8000abc:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000ac0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000ac2:	4b14      	ldr	r3, [pc, #80]	@ (8000b14 <MX_SPI1_Init+0x64>)
 8000ac4:	2200      	movs	r2, #0
 8000ac6:	609a      	str	r2, [r3, #8]

  /* [수정 포인트] 반드시 8BIT로 설정해야 4번 보내서 32비트를 맞출 수 있습니다. */
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000ac8:	4b12      	ldr	r3, [pc, #72]	@ (8000b14 <MX_SPI1_Init+0x64>)
 8000aca:	2200      	movs	r2, #0
 8000acc:	60da      	str	r2, [r3, #12]
  // hspi1.Init.DataSize = SPI_DATASIZE_16BIT; (삭제 또는 주석)

  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000ace:	4b11      	ldr	r3, [pc, #68]	@ (8000b14 <MX_SPI1_Init+0x64>)
 8000ad0:	2200      	movs	r2, #0
 8000ad2:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000ad4:	4b0f      	ldr	r3, [pc, #60]	@ (8000b14 <MX_SPI1_Init+0x64>)
 8000ad6:	2200      	movs	r2, #0
 8000ad8:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000ada:	4b0e      	ldr	r3, [pc, #56]	@ (8000b14 <MX_SPI1_Init+0x64>)
 8000adc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000ae0:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8000ae2:	4b0c      	ldr	r3, [pc, #48]	@ (8000b14 <MX_SPI1_Init+0x64>)
 8000ae4:	2218      	movs	r2, #24
 8000ae6:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000ae8:	4b0a      	ldr	r3, [pc, #40]	@ (8000b14 <MX_SPI1_Init+0x64>)
 8000aea:	2200      	movs	r2, #0
 8000aec:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000aee:	4b09      	ldr	r3, [pc, #36]	@ (8000b14 <MX_SPI1_Init+0x64>)
 8000af0:	2200      	movs	r2, #0
 8000af2:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000af4:	4b07      	ldr	r3, [pc, #28]	@ (8000b14 <MX_SPI1_Init+0x64>)
 8000af6:	2200      	movs	r2, #0
 8000af8:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8000afa:	4b06      	ldr	r3, [pc, #24]	@ (8000b14 <MX_SPI1_Init+0x64>)
 8000afc:	220a      	movs	r2, #10
 8000afe:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000b00:	4804      	ldr	r0, [pc, #16]	@ (8000b14 <MX_SPI1_Init+0x64>)
 8000b02:	f002 fb3b 	bl	800317c <HAL_SPI_Init>
 8000b06:	4603      	mov	r3, r0
 8000b08:	2b00      	cmp	r3, #0
 8000b0a:	d001      	beq.n	8000b10 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000b0c:	f7ff ffca 	bl	8000aa4 <Error_Handler>
  }
}
 8000b10:	bf00      	nop
 8000b12:	bd80      	pop	{r7, pc}
 8000b14:	20000390 	.word	0x20000390
 8000b18:	40013000 	.word	0x40013000

08000b1c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8000b1c:	b580      	push	{r7, lr}
 8000b1e:	b08a      	sub	sp, #40	@ 0x28
 8000b20:	af00      	add	r7, sp, #0
 8000b22:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b24:	f107 0314 	add.w	r3, r7, #20
 8000b28:	2200      	movs	r2, #0
 8000b2a:	601a      	str	r2, [r3, #0]
 8000b2c:	605a      	str	r2, [r3, #4]
 8000b2e:	609a      	str	r2, [r3, #8]
 8000b30:	60da      	str	r2, [r3, #12]
 8000b32:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8000b34:	687b      	ldr	r3, [r7, #4]
 8000b36:	681b      	ldr	r3, [r3, #0]
 8000b38:	4a1d      	ldr	r2, [pc, #116]	@ (8000bb0 <HAL_SPI_MspInit+0x94>)
 8000b3a:	4293      	cmp	r3, r2
 8000b3c:	d133      	bne.n	8000ba6 <HAL_SPI_MspInit+0x8a>
  {
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000b3e:	2300      	movs	r3, #0
 8000b40:	613b      	str	r3, [r7, #16]
 8000b42:	4b1c      	ldr	r3, [pc, #112]	@ (8000bb4 <HAL_SPI_MspInit+0x98>)
 8000b44:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000b46:	4a1b      	ldr	r2, [pc, #108]	@ (8000bb4 <HAL_SPI_MspInit+0x98>)
 8000b48:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000b4c:	6453      	str	r3, [r2, #68]	@ 0x44
 8000b4e:	4b19      	ldr	r3, [pc, #100]	@ (8000bb4 <HAL_SPI_MspInit+0x98>)
 8000b50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000b52:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000b56:	613b      	str	r3, [r7, #16]
 8000b58:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b5a:	2300      	movs	r3, #0
 8000b5c:	60fb      	str	r3, [r7, #12]
 8000b5e:	4b15      	ldr	r3, [pc, #84]	@ (8000bb4 <HAL_SPI_MspInit+0x98>)
 8000b60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b62:	4a14      	ldr	r2, [pc, #80]	@ (8000bb4 <HAL_SPI_MspInit+0x98>)
 8000b64:	f043 0301 	orr.w	r3, r3, #1
 8000b68:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b6a:	4b12      	ldr	r3, [pc, #72]	@ (8000bb4 <HAL_SPI_MspInit+0x98>)
 8000b6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b6e:	f003 0301 	and.w	r3, r3, #1
 8000b72:	60fb      	str	r3, [r7, #12]
 8000b74:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8000b76:	23e0      	movs	r3, #224	@ 0xe0
 8000b78:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b7a:	2302      	movs	r3, #2
 8000b7c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b7e:	2300      	movs	r3, #0
 8000b80:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b82:	2303      	movs	r3, #3
 8000b84:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000b86:	2305      	movs	r3, #5
 8000b88:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b8a:	f107 0314 	add.w	r3, r7, #20
 8000b8e:	4619      	mov	r1, r3
 8000b90:	4809      	ldr	r0, [pc, #36]	@ (8000bb8 <HAL_SPI_MspInit+0x9c>)
 8000b92:	f000 ffed 	bl	8001b70 <HAL_GPIO_Init>

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 5, 0);
 8000b96:	2200      	movs	r2, #0
 8000b98:	2105      	movs	r1, #5
 8000b9a:	2023      	movs	r0, #35	@ 0x23
 8000b9c:	f000 ff9c 	bl	8001ad8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8000ba0:	2023      	movs	r0, #35	@ 0x23
 8000ba2:	f000 ffb5 	bl	8001b10 <HAL_NVIC_EnableIRQ>
  }
}
 8000ba6:	bf00      	nop
 8000ba8:	3728      	adds	r7, #40	@ 0x28
 8000baa:	46bd      	mov	sp, r7
 8000bac:	bd80      	pop	{r7, pc}
 8000bae:	bf00      	nop
 8000bb0:	40013000 	.word	0x40013000
 8000bb4:	40023800 	.word	0x40023800
 8000bb8:	40020000 	.word	0x40020000

08000bbc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000bbc:	b580      	push	{r7, lr}
 8000bbe:	b082      	sub	sp, #8
 8000bc0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000bc2:	2300      	movs	r3, #0
 8000bc4:	607b      	str	r3, [r7, #4]
 8000bc6:	4b12      	ldr	r3, [pc, #72]	@ (8000c10 <HAL_MspInit+0x54>)
 8000bc8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000bca:	4a11      	ldr	r2, [pc, #68]	@ (8000c10 <HAL_MspInit+0x54>)
 8000bcc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000bd0:	6453      	str	r3, [r2, #68]	@ 0x44
 8000bd2:	4b0f      	ldr	r3, [pc, #60]	@ (8000c10 <HAL_MspInit+0x54>)
 8000bd4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000bd6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000bda:	607b      	str	r3, [r7, #4]
 8000bdc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000bde:	2300      	movs	r3, #0
 8000be0:	603b      	str	r3, [r7, #0]
 8000be2:	4b0b      	ldr	r3, [pc, #44]	@ (8000c10 <HAL_MspInit+0x54>)
 8000be4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000be6:	4a0a      	ldr	r2, [pc, #40]	@ (8000c10 <HAL_MspInit+0x54>)
 8000be8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000bec:	6413      	str	r3, [r2, #64]	@ 0x40
 8000bee:	4b08      	ldr	r3, [pc, #32]	@ (8000c10 <HAL_MspInit+0x54>)
 8000bf0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000bf2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000bf6:	603b      	str	r3, [r7, #0]
 8000bf8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000bfa:	2200      	movs	r2, #0
 8000bfc:	210f      	movs	r1, #15
 8000bfe:	f06f 0001 	mvn.w	r0, #1
 8000c02:	f000 ff69 	bl	8001ad8 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c06:	bf00      	nop
 8000c08:	3708      	adds	r7, #8
 8000c0a:	46bd      	mov	sp, r7
 8000c0c:	bd80      	pop	{r7, pc}
 8000c0e:	bf00      	nop
 8000c10:	40023800 	.word	0x40023800

08000c14 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000c14:	b580      	push	{r7, lr}
 8000c16:	b08c      	sub	sp, #48	@ 0x30
 8000c18:	af00      	add	r7, sp, #0
 8000c1a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8000c1c:	2300      	movs	r3, #0
 8000c1e:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 8000c20:	2300      	movs	r3, #0
 8000c22:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM11 clock */
  __HAL_RCC_TIM11_CLK_ENABLE();
 8000c24:	2300      	movs	r3, #0
 8000c26:	60bb      	str	r3, [r7, #8]
 8000c28:	4b2e      	ldr	r3, [pc, #184]	@ (8000ce4 <HAL_InitTick+0xd0>)
 8000c2a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000c2c:	4a2d      	ldr	r2, [pc, #180]	@ (8000ce4 <HAL_InitTick+0xd0>)
 8000c2e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000c32:	6453      	str	r3, [r2, #68]	@ 0x44
 8000c34:	4b2b      	ldr	r3, [pc, #172]	@ (8000ce4 <HAL_InitTick+0xd0>)
 8000c36:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000c38:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000c3c:	60bb      	str	r3, [r7, #8]
 8000c3e:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000c40:	f107 020c 	add.w	r2, r7, #12
 8000c44:	f107 0310 	add.w	r3, r7, #16
 8000c48:	4611      	mov	r1, r2
 8000c4a:	4618      	mov	r0, r3
 8000c4c:	f002 fa64 	bl	8003118 <HAL_RCC_GetClockConfig>

  /* Compute TIM11 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 8000c50:	f002 fa4e 	bl	80030f0 <HAL_RCC_GetPCLK2Freq>
 8000c54:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM11 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000c56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000c58:	4a23      	ldr	r2, [pc, #140]	@ (8000ce8 <HAL_InitTick+0xd4>)
 8000c5a:	fba2 2303 	umull	r2, r3, r2, r3
 8000c5e:	0c9b      	lsrs	r3, r3, #18
 8000c60:	3b01      	subs	r3, #1
 8000c62:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM11 */
  htim11.Instance = TIM11;
 8000c64:	4b21      	ldr	r3, [pc, #132]	@ (8000cec <HAL_InitTick+0xd8>)
 8000c66:	4a22      	ldr	r2, [pc, #136]	@ (8000cf0 <HAL_InitTick+0xdc>)
 8000c68:	601a      	str	r2, [r3, #0]
   * Period = [(TIM11CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim11.Init.Period = (1000000U / 1000U) - 1U;
 8000c6a:	4b20      	ldr	r3, [pc, #128]	@ (8000cec <HAL_InitTick+0xd8>)
 8000c6c:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000c70:	60da      	str	r2, [r3, #12]
  htim11.Init.Prescaler = uwPrescalerValue;
 8000c72:	4a1e      	ldr	r2, [pc, #120]	@ (8000cec <HAL_InitTick+0xd8>)
 8000c74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000c76:	6053      	str	r3, [r2, #4]
  htim11.Init.ClockDivision = 0;
 8000c78:	4b1c      	ldr	r3, [pc, #112]	@ (8000cec <HAL_InitTick+0xd8>)
 8000c7a:	2200      	movs	r2, #0
 8000c7c:	611a      	str	r2, [r3, #16]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000c7e:	4b1b      	ldr	r3, [pc, #108]	@ (8000cec <HAL_InitTick+0xd8>)
 8000c80:	2200      	movs	r2, #0
 8000c82:	609a      	str	r2, [r3, #8]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000c84:	4b19      	ldr	r3, [pc, #100]	@ (8000cec <HAL_InitTick+0xd8>)
 8000c86:	2200      	movs	r2, #0
 8000c88:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim11);
 8000c8a:	4818      	ldr	r0, [pc, #96]	@ (8000cec <HAL_InitTick+0xd8>)
 8000c8c:	f002 fec8 	bl	8003a20 <HAL_TIM_Base_Init>
 8000c90:	4603      	mov	r3, r0
 8000c92:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8000c96:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000c9a:	2b00      	cmp	r3, #0
 8000c9c:	d11b      	bne.n	8000cd6 <HAL_InitTick+0xc2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim11);
 8000c9e:	4813      	ldr	r0, [pc, #76]	@ (8000cec <HAL_InitTick+0xd8>)
 8000ca0:	f002 ff18 	bl	8003ad4 <HAL_TIM_Base_Start_IT>
 8000ca4:	4603      	mov	r3, r0
 8000ca6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8000caa:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000cae:	2b00      	cmp	r3, #0
 8000cb0:	d111      	bne.n	8000cd6 <HAL_InitTick+0xc2>
    {
    /* Enable the TIM11 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8000cb2:	201a      	movs	r0, #26
 8000cb4:	f000 ff2c 	bl	8001b10 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000cb8:	687b      	ldr	r3, [r7, #4]
 8000cba:	2b0f      	cmp	r3, #15
 8000cbc:	d808      	bhi.n	8000cd0 <HAL_InitTick+0xbc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, TickPriority, 0U);
 8000cbe:	2200      	movs	r2, #0
 8000cc0:	6879      	ldr	r1, [r7, #4]
 8000cc2:	201a      	movs	r0, #26
 8000cc4:	f000 ff08 	bl	8001ad8 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000cc8:	4a0a      	ldr	r2, [pc, #40]	@ (8000cf4 <HAL_InitTick+0xe0>)
 8000cca:	687b      	ldr	r3, [r7, #4]
 8000ccc:	6013      	str	r3, [r2, #0]
 8000cce:	e002      	b.n	8000cd6 <HAL_InitTick+0xc2>
      }
      else
      {
        status = HAL_ERROR;
 8000cd0:	2301      	movs	r3, #1
 8000cd2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8000cd6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8000cda:	4618      	mov	r0, r3
 8000cdc:	3730      	adds	r7, #48	@ 0x30
 8000cde:	46bd      	mov	sp, r7
 8000ce0:	bd80      	pop	{r7, pc}
 8000ce2:	bf00      	nop
 8000ce4:	40023800 	.word	0x40023800
 8000ce8:	431bde83 	.word	0x431bde83
 8000cec:	200003e8 	.word	0x200003e8
 8000cf0:	40014800 	.word	0x40014800
 8000cf4:	20000008 	.word	0x20000008

08000cf8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000cf8:	b480      	push	{r7}
 8000cfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000cfc:	bf00      	nop
 8000cfe:	e7fd      	b.n	8000cfc <NMI_Handler+0x4>

08000d00 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000d00:	b480      	push	{r7}
 8000d02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000d04:	bf00      	nop
 8000d06:	e7fd      	b.n	8000d04 <HardFault_Handler+0x4>

08000d08 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000d08:	b480      	push	{r7}
 8000d0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000d0c:	bf00      	nop
 8000d0e:	e7fd      	b.n	8000d0c <MemManage_Handler+0x4>

08000d10 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000d10:	b480      	push	{r7}
 8000d12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000d14:	bf00      	nop
 8000d16:	e7fd      	b.n	8000d14 <BusFault_Handler+0x4>

08000d18 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000d18:	b480      	push	{r7}
 8000d1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000d1c:	bf00      	nop
 8000d1e:	e7fd      	b.n	8000d1c <UsageFault_Handler+0x4>

08000d20 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000d20:	b480      	push	{r7}
 8000d22:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000d24:	bf00      	nop
 8000d26:	46bd      	mov	sp, r7
 8000d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d2c:	4770      	bx	lr
	...

08000d30 <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 8000d30:	b580      	push	{r7, lr}
 8000d32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim11);
 8000d34:	4802      	ldr	r0, [pc, #8]	@ (8000d40 <TIM1_TRG_COM_TIM11_IRQHandler+0x10>)
 8000d36:	f002 ff2f 	bl	8003b98 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 8000d3a:	bf00      	nop
 8000d3c:	bd80      	pop	{r7, pc}
 8000d3e:	bf00      	nop
 8000d40:	200003e8 	.word	0x200003e8

08000d44 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8000d44:	b580      	push	{r7, lr}
 8000d46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8000d48:	4802      	ldr	r0, [pc, #8]	@ (8000d54 <SPI1_IRQHandler+0x10>)
 8000d4a:	f002 fb2f 	bl	80033ac <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8000d4e:	bf00      	nop
 8000d50:	bd80      	pop	{r7, pc}
 8000d52:	bf00      	nop
 8000d54:	20000390 	.word	0x20000390

08000d58 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000d58:	b580      	push	{r7, lr}
 8000d5a:	b086      	sub	sp, #24
 8000d5c:	af00      	add	r7, sp, #0
 8000d5e:	60f8      	str	r0, [r7, #12]
 8000d60:	60b9      	str	r1, [r7, #8]
 8000d62:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d64:	2300      	movs	r3, #0
 8000d66:	617b      	str	r3, [r7, #20]
 8000d68:	e00a      	b.n	8000d80 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000d6a:	f3af 8000 	nop.w
 8000d6e:	4601      	mov	r1, r0
 8000d70:	68bb      	ldr	r3, [r7, #8]
 8000d72:	1c5a      	adds	r2, r3, #1
 8000d74:	60ba      	str	r2, [r7, #8]
 8000d76:	b2ca      	uxtb	r2, r1
 8000d78:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d7a:	697b      	ldr	r3, [r7, #20]
 8000d7c:	3301      	adds	r3, #1
 8000d7e:	617b      	str	r3, [r7, #20]
 8000d80:	697a      	ldr	r2, [r7, #20]
 8000d82:	687b      	ldr	r3, [r7, #4]
 8000d84:	429a      	cmp	r2, r3
 8000d86:	dbf0      	blt.n	8000d6a <_read+0x12>
  }

  return len;
 8000d88:	687b      	ldr	r3, [r7, #4]
}
 8000d8a:	4618      	mov	r0, r3
 8000d8c:	3718      	adds	r7, #24
 8000d8e:	46bd      	mov	sp, r7
 8000d90:	bd80      	pop	{r7, pc}

08000d92 <_close>:
  }
  return len;
}

int _close(int file)
{
 8000d92:	b480      	push	{r7}
 8000d94:	b083      	sub	sp, #12
 8000d96:	af00      	add	r7, sp, #0
 8000d98:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000d9a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000d9e:	4618      	mov	r0, r3
 8000da0:	370c      	adds	r7, #12
 8000da2:	46bd      	mov	sp, r7
 8000da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000da8:	4770      	bx	lr

08000daa <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000daa:	b480      	push	{r7}
 8000dac:	b083      	sub	sp, #12
 8000dae:	af00      	add	r7, sp, #0
 8000db0:	6078      	str	r0, [r7, #4]
 8000db2:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000db4:	683b      	ldr	r3, [r7, #0]
 8000db6:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000dba:	605a      	str	r2, [r3, #4]
  return 0;
 8000dbc:	2300      	movs	r3, #0
}
 8000dbe:	4618      	mov	r0, r3
 8000dc0:	370c      	adds	r7, #12
 8000dc2:	46bd      	mov	sp, r7
 8000dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dc8:	4770      	bx	lr

08000dca <_isatty>:

int _isatty(int file)
{
 8000dca:	b480      	push	{r7}
 8000dcc:	b083      	sub	sp, #12
 8000dce:	af00      	add	r7, sp, #0
 8000dd0:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000dd2:	2301      	movs	r3, #1
}
 8000dd4:	4618      	mov	r0, r3
 8000dd6:	370c      	adds	r7, #12
 8000dd8:	46bd      	mov	sp, r7
 8000dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dde:	4770      	bx	lr

08000de0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000de0:	b480      	push	{r7}
 8000de2:	b085      	sub	sp, #20
 8000de4:	af00      	add	r7, sp, #0
 8000de6:	60f8      	str	r0, [r7, #12]
 8000de8:	60b9      	str	r1, [r7, #8]
 8000dea:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000dec:	2300      	movs	r3, #0
}
 8000dee:	4618      	mov	r0, r3
 8000df0:	3714      	adds	r7, #20
 8000df2:	46bd      	mov	sp, r7
 8000df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000df8:	4770      	bx	lr
	...

08000dfc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000dfc:	b580      	push	{r7, lr}
 8000dfe:	b086      	sub	sp, #24
 8000e00:	af00      	add	r7, sp, #0
 8000e02:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000e04:	4a14      	ldr	r2, [pc, #80]	@ (8000e58 <_sbrk+0x5c>)
 8000e06:	4b15      	ldr	r3, [pc, #84]	@ (8000e5c <_sbrk+0x60>)
 8000e08:	1ad3      	subs	r3, r2, r3
 8000e0a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000e0c:	697b      	ldr	r3, [r7, #20]
 8000e0e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000e10:	4b13      	ldr	r3, [pc, #76]	@ (8000e60 <_sbrk+0x64>)
 8000e12:	681b      	ldr	r3, [r3, #0]
 8000e14:	2b00      	cmp	r3, #0
 8000e16:	d102      	bne.n	8000e1e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000e18:	4b11      	ldr	r3, [pc, #68]	@ (8000e60 <_sbrk+0x64>)
 8000e1a:	4a12      	ldr	r2, [pc, #72]	@ (8000e64 <_sbrk+0x68>)
 8000e1c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000e1e:	4b10      	ldr	r3, [pc, #64]	@ (8000e60 <_sbrk+0x64>)
 8000e20:	681a      	ldr	r2, [r3, #0]
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	4413      	add	r3, r2
 8000e26:	693a      	ldr	r2, [r7, #16]
 8000e28:	429a      	cmp	r2, r3
 8000e2a:	d207      	bcs.n	8000e3c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000e2c:	f006 fb1c 	bl	8007468 <__errno>
 8000e30:	4603      	mov	r3, r0
 8000e32:	220c      	movs	r2, #12
 8000e34:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000e36:	f04f 33ff 	mov.w	r3, #4294967295
 8000e3a:	e009      	b.n	8000e50 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000e3c:	4b08      	ldr	r3, [pc, #32]	@ (8000e60 <_sbrk+0x64>)
 8000e3e:	681b      	ldr	r3, [r3, #0]
 8000e40:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000e42:	4b07      	ldr	r3, [pc, #28]	@ (8000e60 <_sbrk+0x64>)
 8000e44:	681a      	ldr	r2, [r3, #0]
 8000e46:	687b      	ldr	r3, [r7, #4]
 8000e48:	4413      	add	r3, r2
 8000e4a:	4a05      	ldr	r2, [pc, #20]	@ (8000e60 <_sbrk+0x64>)
 8000e4c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000e4e:	68fb      	ldr	r3, [r7, #12]
}
 8000e50:	4618      	mov	r0, r3
 8000e52:	3718      	adds	r7, #24
 8000e54:	46bd      	mov	sp, r7
 8000e56:	bd80      	pop	{r7, pc}
 8000e58:	20020000 	.word	0x20020000
 8000e5c:	00000400 	.word	0x00000400
 8000e60:	20000430 	.word	0x20000430
 8000e64:	20004358 	.word	0x20004358

08000e68 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000e68:	b480      	push	{r7}
 8000e6a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000e6c:	4b06      	ldr	r3, [pc, #24]	@ (8000e88 <SystemInit+0x20>)
 8000e6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000e72:	4a05      	ldr	r2, [pc, #20]	@ (8000e88 <SystemInit+0x20>)
 8000e74:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000e78:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000e7c:	bf00      	nop
 8000e7e:	46bd      	mov	sp, r7
 8000e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e84:	4770      	bx	lr
 8000e86:	bf00      	nop
 8000e88:	e000ed00 	.word	0xe000ed00

08000e8c <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8000e8c:	b580      	push	{r7, lr}
 8000e8e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000e90:	4b11      	ldr	r3, [pc, #68]	@ (8000ed8 <MX_USART2_UART_Init+0x4c>)
 8000e92:	4a12      	ldr	r2, [pc, #72]	@ (8000edc <MX_USART2_UART_Init+0x50>)
 8000e94:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000e96:	4b10      	ldr	r3, [pc, #64]	@ (8000ed8 <MX_USART2_UART_Init+0x4c>)
 8000e98:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000e9c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000e9e:	4b0e      	ldr	r3, [pc, #56]	@ (8000ed8 <MX_USART2_UART_Init+0x4c>)
 8000ea0:	2200      	movs	r2, #0
 8000ea2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000ea4:	4b0c      	ldr	r3, [pc, #48]	@ (8000ed8 <MX_USART2_UART_Init+0x4c>)
 8000ea6:	2200      	movs	r2, #0
 8000ea8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000eaa:	4b0b      	ldr	r3, [pc, #44]	@ (8000ed8 <MX_USART2_UART_Init+0x4c>)
 8000eac:	2200      	movs	r2, #0
 8000eae:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000eb0:	4b09      	ldr	r3, [pc, #36]	@ (8000ed8 <MX_USART2_UART_Init+0x4c>)
 8000eb2:	220c      	movs	r2, #12
 8000eb4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000eb6:	4b08      	ldr	r3, [pc, #32]	@ (8000ed8 <MX_USART2_UART_Init+0x4c>)
 8000eb8:	2200      	movs	r2, #0
 8000eba:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000ebc:	4b06      	ldr	r3, [pc, #24]	@ (8000ed8 <MX_USART2_UART_Init+0x4c>)
 8000ebe:	2200      	movs	r2, #0
 8000ec0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000ec2:	4805      	ldr	r0, [pc, #20]	@ (8000ed8 <MX_USART2_UART_Init+0x4c>)
 8000ec4:	f003 f824 	bl	8003f10 <HAL_UART_Init>
 8000ec8:	4603      	mov	r3, r0
 8000eca:	2b00      	cmp	r3, #0
 8000ecc:	d001      	beq.n	8000ed2 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000ece:	f7ff fde9 	bl	8000aa4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000ed2:	bf00      	nop
 8000ed4:	bd80      	pop	{r7, pc}
 8000ed6:	bf00      	nop
 8000ed8:	20000434 	.word	0x20000434
 8000edc:	40004400 	.word	0x40004400

08000ee0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000ee0:	b580      	push	{r7, lr}
 8000ee2:	b08a      	sub	sp, #40	@ 0x28
 8000ee4:	af00      	add	r7, sp, #0
 8000ee6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ee8:	f107 0314 	add.w	r3, r7, #20
 8000eec:	2200      	movs	r2, #0
 8000eee:	601a      	str	r2, [r3, #0]
 8000ef0:	605a      	str	r2, [r3, #4]
 8000ef2:	609a      	str	r2, [r3, #8]
 8000ef4:	60da      	str	r2, [r3, #12]
 8000ef6:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	681b      	ldr	r3, [r3, #0]
 8000efc:	4a19      	ldr	r2, [pc, #100]	@ (8000f64 <HAL_UART_MspInit+0x84>)
 8000efe:	4293      	cmp	r3, r2
 8000f00:	d12b      	bne.n	8000f5a <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000f02:	2300      	movs	r3, #0
 8000f04:	613b      	str	r3, [r7, #16]
 8000f06:	4b18      	ldr	r3, [pc, #96]	@ (8000f68 <HAL_UART_MspInit+0x88>)
 8000f08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f0a:	4a17      	ldr	r2, [pc, #92]	@ (8000f68 <HAL_UART_MspInit+0x88>)
 8000f0c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000f10:	6413      	str	r3, [r2, #64]	@ 0x40
 8000f12:	4b15      	ldr	r3, [pc, #84]	@ (8000f68 <HAL_UART_MspInit+0x88>)
 8000f14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f16:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000f1a:	613b      	str	r3, [r7, #16]
 8000f1c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f1e:	2300      	movs	r3, #0
 8000f20:	60fb      	str	r3, [r7, #12]
 8000f22:	4b11      	ldr	r3, [pc, #68]	@ (8000f68 <HAL_UART_MspInit+0x88>)
 8000f24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f26:	4a10      	ldr	r2, [pc, #64]	@ (8000f68 <HAL_UART_MspInit+0x88>)
 8000f28:	f043 0301 	orr.w	r3, r3, #1
 8000f2c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f2e:	4b0e      	ldr	r3, [pc, #56]	@ (8000f68 <HAL_UART_MspInit+0x88>)
 8000f30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f32:	f003 0301 	and.w	r3, r3, #1
 8000f36:	60fb      	str	r3, [r7, #12]
 8000f38:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000f3a:	230c      	movs	r3, #12
 8000f3c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f3e:	2302      	movs	r3, #2
 8000f40:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f42:	2300      	movs	r3, #0
 8000f44:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f46:	2303      	movs	r3, #3
 8000f48:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000f4a:	2307      	movs	r3, #7
 8000f4c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f4e:	f107 0314 	add.w	r3, r7, #20
 8000f52:	4619      	mov	r1, r3
 8000f54:	4805      	ldr	r0, [pc, #20]	@ (8000f6c <HAL_UART_MspInit+0x8c>)
 8000f56:	f000 fe0b 	bl	8001b70 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8000f5a:	bf00      	nop
 8000f5c:	3728      	adds	r7, #40	@ 0x28
 8000f5e:	46bd      	mov	sp, r7
 8000f60:	bd80      	pop	{r7, pc}
 8000f62:	bf00      	nop
 8000f64:	40004400 	.word	0x40004400
 8000f68:	40023800 	.word	0x40023800
 8000f6c:	40020000 	.word	0x40020000

08000f70 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000f70:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000fa8 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000f74:	f7ff ff78 	bl	8000e68 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000f78:	480c      	ldr	r0, [pc, #48]	@ (8000fac <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000f7a:	490d      	ldr	r1, [pc, #52]	@ (8000fb0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000f7c:	4a0d      	ldr	r2, [pc, #52]	@ (8000fb4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000f7e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000f80:	e002      	b.n	8000f88 <LoopCopyDataInit>

08000f82 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000f82:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000f84:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000f86:	3304      	adds	r3, #4

08000f88 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000f88:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000f8a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000f8c:	d3f9      	bcc.n	8000f82 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000f8e:	4a0a      	ldr	r2, [pc, #40]	@ (8000fb8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000f90:	4c0a      	ldr	r4, [pc, #40]	@ (8000fbc <LoopFillZerobss+0x22>)
  movs r3, #0
 8000f92:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000f94:	e001      	b.n	8000f9a <LoopFillZerobss>

08000f96 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000f96:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000f98:	3204      	adds	r2, #4

08000f9a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000f9a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000f9c:	d3fb      	bcc.n	8000f96 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000f9e:	f006 fa69 	bl	8007474 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000fa2:	f7ff fc93 	bl	80008cc <main>
  bx  lr    
 8000fa6:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000fa8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000fac:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000fb0:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000fb4:	08008694 	.word	0x08008694
  ldr r2, =_sbss
 8000fb8:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000fbc:	20004358 	.word	0x20004358

08000fc0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000fc0:	e7fe      	b.n	8000fc0 <ADC_IRQHandler>
	...

08000fc4 <Controller_Init>:
#include "Controller.h"

// Tracking 전역 모델 참조
extern Model_Tracking_t g_tracking_model;

void Controller_Init() {
 8000fc4:	b580      	push	{r7, lr}
 8000fc6:	af00      	add	r7, sp, #0
    // Tracking Controller 초기화
    Controller_Tracking_Init();
 8000fc8:	f000 f80e 	bl	8000fe8 <Controller_Tracking_Init>

    printf("[Controller] Task Started\r\n");
 8000fcc:	4802      	ldr	r0, [pc, #8]	@ (8000fd8 <Controller_Init+0x14>)
 8000fce:	f006 f89d 	bl	800710c <puts>
}
 8000fd2:	bf00      	nop
 8000fd4:	bd80      	pop	{r7, pc}
 8000fd6:	bf00      	nop
 8000fd8:	0800836c 	.word	0x0800836c

08000fdc <Controller_Excute>:

void Controller_Excute() {
 8000fdc:	b580      	push	{r7, lr}
 8000fde:	af00      	add	r7, sp, #0
    // Tracking Execute 호출 (TaskNotify 대기 및 각도 계산)
    Controller_Tracking_Excute();
 8000fe0:	f000 f810 	bl	8001004 <Controller_Tracking_Excute>
}
 8000fe4:	bf00      	nop
 8000fe6:	bd80      	pop	{r7, pc}

08000fe8 <Controller_Tracking_Init>:
Model_Tracking_t g_tracking_model;  // 전역 Model 인스턴스

/**
 * @brief Controller 초기화
 */
void Controller_Tracking_Init(void) {
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	af00      	add	r7, sp, #0
    Model_Tracking_Init(&g_tracking_model);
 8000fec:	4803      	ldr	r0, [pc, #12]	@ (8000ffc <Controller_Tracking_Init+0x14>)
 8000fee:	f000 f9a9 	bl	8001344 <Model_Tracking_Init>
    printf("[Controller] Tracking Controller Initialized\r\n");
 8000ff2:	4803      	ldr	r0, [pc, #12]	@ (8001000 <Controller_Tracking_Init+0x18>)
 8000ff4:	f006 f88a 	bl	800710c <puts>
}
 8000ff8:	bf00      	nop
 8000ffa:	bd80      	pop	{r7, pc}
 8000ffc:	2000047c 	.word	0x2000047c
 8001000:	08008388 	.word	0x08008388

08001004 <Controller_Tracking_Excute>:

/**
 * @brief Controller Tracking Execute (Reference Architecture)
 * @note Event 수신 → 데이터 처리 → 각도 계산 → Data 발행
 */
void Controller_Tracking_Excute(void) {
 8001004:	b590      	push	{r4, r7, lr}
 8001006:	b089      	sub	sp, #36	@ 0x24
 8001008:	af02      	add	r7, sp, #8
    extern osPoolId poolTrackingData;
    extern RxPacket_t g_rx_packet_tracking;  // ISR에서 저장한 수신 데이터
    extern uint8_t rx_buff[4];  // Raw bytes (디버그 출력용)

    // Event 수신 (non-blocking, timeout=0)
    osEvent evt = osMessageGet(trackingEventMsgBox, 0);
 800100a:	4b37      	ldr	r3, [pc, #220]	@ (80010e8 <Controller_Tracking_Excute+0xe4>)
 800100c:	6819      	ldr	r1, [r3, #0]
 800100e:	463b      	mov	r3, r7
 8001010:	2200      	movs	r2, #0
 8001012:	4618      	mov	r0, r3
 8001014:	f003 fd82 	bl	8004b1c <osMessageGet>
    if (evt.status != osEventMessage) {
 8001018:	683b      	ldr	r3, [r7, #0]
 800101a:	2b10      	cmp	r3, #16
 800101c:	d15d      	bne.n	80010da <Controller_Tracking_Excute+0xd6>
        return;  // Event 없으면 바로 리턴
    }

    // Event 타입 확인
    uint16_t evtType = evt.value.v;
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	82fb      	strh	r3, [r7, #22]
    if (evtType != EVENT_FPGA_DATA_RECEIVED) {
 8001022:	8afb      	ldrh	r3, [r7, #22]
 8001024:	2b01      	cmp	r3, #1
 8001026:	d15a      	bne.n	80010de <Controller_Tracking_Excute+0xda>
    }

    // ========================================
    // 1. 수신 데이터 처리 (Listener에서 이동한 로직)
    // ========================================
    g_tracking_model.rx_packet.raw = g_rx_packet_tracking.raw;
 8001028:	4b30      	ldr	r3, [pc, #192]	@ (80010ec <Controller_Tracking_Excute+0xe8>)
 800102a:	681b      	ldr	r3, [r3, #0]
 800102c:	4a30      	ldr	r2, [pc, #192]	@ (80010f0 <Controller_Tracking_Excute+0xec>)
 800102e:	6093      	str	r3, [r2, #8]

    // Raw bytes 출력 (ISR에서 못하므로 여기서)
    printf("[SPI RX] Bytes:[0x%02X 0x%02X 0x%02X 0x%02X] Raw32=0x%08lX | ",
           rx_buff[0], rx_buff[1], rx_buff[2], rx_buff[3],
 8001030:	4b30      	ldr	r3, [pc, #192]	@ (80010f4 <Controller_Tracking_Excute+0xf0>)
 8001032:	781b      	ldrb	r3, [r3, #0]
    printf("[SPI RX] Bytes:[0x%02X 0x%02X 0x%02X 0x%02X] Raw32=0x%08lX | ",
 8001034:	4619      	mov	r1, r3
           rx_buff[0], rx_buff[1], rx_buff[2], rx_buff[3],
 8001036:	4b2f      	ldr	r3, [pc, #188]	@ (80010f4 <Controller_Tracking_Excute+0xf0>)
 8001038:	785b      	ldrb	r3, [r3, #1]
    printf("[SPI RX] Bytes:[0x%02X 0x%02X 0x%02X 0x%02X] Raw32=0x%08lX | ",
 800103a:	4618      	mov	r0, r3
           rx_buff[0], rx_buff[1], rx_buff[2], rx_buff[3],
 800103c:	4b2d      	ldr	r3, [pc, #180]	@ (80010f4 <Controller_Tracking_Excute+0xf0>)
 800103e:	789b      	ldrb	r3, [r3, #2]
    printf("[SPI RX] Bytes:[0x%02X 0x%02X 0x%02X 0x%02X] Raw32=0x%08lX | ",
 8001040:	461c      	mov	r4, r3
           rx_buff[0], rx_buff[1], rx_buff[2], rx_buff[3],
 8001042:	4b2c      	ldr	r3, [pc, #176]	@ (80010f4 <Controller_Tracking_Excute+0xf0>)
 8001044:	78db      	ldrb	r3, [r3, #3]
    printf("[SPI RX] Bytes:[0x%02X 0x%02X 0x%02X 0x%02X] Raw32=0x%08lX | ",
 8001046:	461a      	mov	r2, r3
 8001048:	4b29      	ldr	r3, [pc, #164]	@ (80010f0 <Controller_Tracking_Excute+0xec>)
 800104a:	689b      	ldr	r3, [r3, #8]
 800104c:	9301      	str	r3, [sp, #4]
 800104e:	9200      	str	r2, [sp, #0]
 8001050:	4623      	mov	r3, r4
 8001052:	4602      	mov	r2, r0
 8001054:	4828      	ldr	r0, [pc, #160]	@ (80010f8 <Controller_Tracking_Excute+0xf4>)
 8001056:	f005 fff1 	bl	800703c <iprintf>
           g_tracking_model.rx_packet.raw);

    // 헤더 검증
    if (!Model_Tracking_ValidateRx(&g_tracking_model)) {
 800105a:	4825      	ldr	r0, [pc, #148]	@ (80010f0 <Controller_Tracking_Excute+0xec>)
 800105c:	f000 f9d9 	bl	8001412 <Model_Tracking_ValidateRx>
 8001060:	4603      	mov	r3, r0
 8001062:	2b00      	cmp	r3, #0
 8001064:	d106      	bne.n	8001074 <Controller_Tracking_Excute+0x70>
        printf("Header=0x%02X [INVALID!]\r\n", g_tracking_model.rx_packet.fields.header);
 8001066:	4b22      	ldr	r3, [pc, #136]	@ (80010f0 <Controller_Tracking_Excute+0xec>)
 8001068:	7a1b      	ldrb	r3, [r3, #8]
 800106a:	4619      	mov	r1, r3
 800106c:	4823      	ldr	r0, [pc, #140]	@ (80010fc <Controller_Tracking_Excute+0xf8>)
 800106e:	f005 ffe5 	bl	800703c <iprintf>
        return;  // 무효한 데이터는 무시
 8001072:	e035      	b.n	80010e0 <Controller_Tracking_Excute+0xdc>
    }

    // 유효한 데이터 → XY 좌표 업데이트
    uint16_t x = g_tracking_model.rx_packet.fields.x_pos;
 8001074:	4b1e      	ldr	r3, [pc, #120]	@ (80010f0 <Controller_Tracking_Excute+0xec>)
 8001076:	689b      	ldr	r3, [r3, #8]
 8001078:	f3c3 230b 	ubfx	r3, r3, #8, #12
 800107c:	b29b      	uxth	r3, r3
 800107e:	82bb      	strh	r3, [r7, #20]
    uint16_t y = g_tracking_model.rx_packet.fields.y_pos;
 8001080:	4b1b      	ldr	r3, [pc, #108]	@ (80010f0 <Controller_Tracking_Excute+0xec>)
 8001082:	895b      	ldrh	r3, [r3, #10]
 8001084:	f3c3 130b 	ubfx	r3, r3, #4, #12
 8001088:	b29b      	uxth	r3, r3
 800108a:	827b      	strh	r3, [r7, #18]
    Model_Tracking_UpdateXY(&g_tracking_model, x, y);
 800108c:	8a7a      	ldrh	r2, [r7, #18]
 800108e:	8abb      	ldrh	r3, [r7, #20]
 8001090:	4619      	mov	r1, r3
 8001092:	4817      	ldr	r0, [pc, #92]	@ (80010f0 <Controller_Tracking_Excute+0xec>)
 8001094:	f000 f976 	bl	8001384 <Model_Tracking_UpdateXY>

    printf("Header=0x%02X | X=%4u | Y=%4u [OK]\r\n",
           g_tracking_model.rx_packet.fields.header, x, y);
 8001098:	4b15      	ldr	r3, [pc, #84]	@ (80010f0 <Controller_Tracking_Excute+0xec>)
 800109a:	7a1b      	ldrb	r3, [r3, #8]
    printf("Header=0x%02X | X=%4u | Y=%4u [OK]\r\n",
 800109c:	4619      	mov	r1, r3
 800109e:	8aba      	ldrh	r2, [r7, #20]
 80010a0:	8a7b      	ldrh	r3, [r7, #18]
 80010a2:	4817      	ldr	r0, [pc, #92]	@ (8001100 <Controller_Tracking_Excute+0xfc>)
 80010a4:	f005 ffca 	bl	800703c <iprintf>

    // ========================================
    // 2. 각도 계산
    // ========================================
    Controller_Tracking_CalculateAngles(&g_tracking_model);
 80010a8:	4811      	ldr	r0, [pc, #68]	@ (80010f0 <Controller_Tracking_Excute+0xec>)
 80010aa:	f000 f82f 	bl	800110c <Controller_Tracking_CalculateAngles>

    // ========================================
    // 3. Data 발행 (Presenter에게)
    // ========================================
    Model_Tracking_t *pData = osPoolAlloc(poolTrackingData);
 80010ae:	4b15      	ldr	r3, [pc, #84]	@ (8001104 <Controller_Tracking_Excute+0x100>)
 80010b0:	681b      	ldr	r3, [r3, #0]
 80010b2:	4618      	mov	r0, r3
 80010b4:	f003 fc26 	bl	8004904 <osPoolAlloc>
 80010b8:	60f8      	str	r0, [r7, #12]
    if (pData != NULL) {
 80010ba:	68fb      	ldr	r3, [r7, #12]
 80010bc:	2b00      	cmp	r3, #0
 80010be:	d00f      	beq.n	80010e0 <Controller_Tracking_Excute+0xdc>
        memcpy(pData, &g_tracking_model, sizeof(Model_Tracking_t));
 80010c0:	221c      	movs	r2, #28
 80010c2:	490b      	ldr	r1, [pc, #44]	@ (80010f0 <Controller_Tracking_Excute+0xec>)
 80010c4:	68f8      	ldr	r0, [r7, #12]
 80010c6:	f006 f9fc 	bl	80074c2 <memcpy>
        osMessagePut(trackingDataMsgBox, (uint32_t)pData, 0);
 80010ca:	4b0f      	ldr	r3, [pc, #60]	@ (8001108 <Controller_Tracking_Excute+0x104>)
 80010cc:	681b      	ldr	r3, [r3, #0]
 80010ce:	68f9      	ldr	r1, [r7, #12]
 80010d0:	2200      	movs	r2, #0
 80010d2:	4618      	mov	r0, r3
 80010d4:	f003 fce2 	bl	8004a9c <osMessagePut>
 80010d8:	e002      	b.n	80010e0 <Controller_Tracking_Excute+0xdc>
        return;  // Event 없으면 바로 리턴
 80010da:	bf00      	nop
 80010dc:	e000      	b.n	80010e0 <Controller_Tracking_Excute+0xdc>
        return;
 80010de:	bf00      	nop
    }
}
 80010e0:	371c      	adds	r7, #28
 80010e2:	46bd      	mov	sp, r7
 80010e4:	bd90      	pop	{r4, r7, pc}
 80010e6:	bf00      	nop
 80010e8:	200004a0 	.word	0x200004a0
 80010ec:	20000498 	.word	0x20000498
 80010f0:	2000047c 	.word	0x2000047c
 80010f4:	2000049c 	.word	0x2000049c
 80010f8:	080083b8 	.word	0x080083b8
 80010fc:	080083f8 	.word	0x080083f8
 8001100:	08008414 	.word	0x08008414
 8001104:	200004a8 	.word	0x200004a8
 8001108:	200004a4 	.word	0x200004a4

0800110c <Controller_Tracking_CalculateAngles>:
 *  - 화면 중심으로부터 떨어진 거리를 각도로 변환
 *  - Pan (좌우): X 좌표 차이
 *  - Tilt (상하): Y 좌표 차이
 *  - 추후 PID 제어나 칼만 필터 적용 가능
 */
void Controller_Tracking_CalculateAngles(Model_Tracking_t* model) {
 800110c:	b580      	push	{r7, lr}
 800110e:	b086      	sub	sp, #24
 8001110:	af00      	add	r7, sp, #0
 8001112:	6078      	str	r0, [r7, #4]
    // 현재 타겟 좌표
    int16_t target_x = model->target_x;
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	881b      	ldrh	r3, [r3, #0]
 8001118:	827b      	strh	r3, [r7, #18]
    int16_t target_y = model->target_y;
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	885b      	ldrh	r3, [r3, #2]
 800111e:	823b      	strh	r3, [r7, #16]

    // 화면 중심으로부터의 오차 계산
    int16_t error_x = target_x - SCREEN_CENTER_X;
 8001120:	8a7b      	ldrh	r3, [r7, #18]
 8001122:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8001126:	b29b      	uxth	r3, r3
 8001128:	81fb      	strh	r3, [r7, #14]
    int16_t error_y = target_y - SCREEN_CENTER_Y;
 800112a:	8a3b      	ldrh	r3, [r7, #16]
 800112c:	3bf0      	subs	r3, #240	@ 0xf0
 800112e:	b29b      	uxth	r3, r3
 8001130:	81bb      	strh	r3, [r7, #12]
    // [TODO] 여기에 실제 각도 계산 로직 구현
    // ========================================
    // 현재는 간단한 비례 제어 (P 제어)
    // 추후 PID 제어, 칼만 필터, 또는 룩업 테이블 사용 가능

    int16_t pan_angle = (int16_t)(error_x * ANGLE_GAIN);
 8001132:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001136:	ee07 3a90 	vmov	s15, r3
 800113a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800113e:	ed9f 7a20 	vldr	s14, [pc, #128]	@ 80011c0 <Controller_Tracking_CalculateAngles+0xb4>
 8001142:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001146:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800114a:	ee17 3a90 	vmov	r3, s15
 800114e:	82fb      	strh	r3, [r7, #22]
    int16_t tilt_angle = (int16_t)(error_y * ANGLE_GAIN);
 8001150:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8001154:	ee07 3a90 	vmov	s15, r3
 8001158:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800115c:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 80011c0 <Controller_Tracking_CalculateAngles+0xb4>
 8001160:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001164:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001168:	ee17 3a90 	vmov	r3, s15
 800116c:	82bb      	strh	r3, [r7, #20]

    // 각도 제한 (-90 ~ +90도)
    if (pan_angle > 90) pan_angle = 90;
 800116e:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001172:	2b5a      	cmp	r3, #90	@ 0x5a
 8001174:	dd01      	ble.n	800117a <Controller_Tracking_CalculateAngles+0x6e>
 8001176:	235a      	movs	r3, #90	@ 0x5a
 8001178:	82fb      	strh	r3, [r7, #22]
    if (pan_angle < -90) pan_angle = -90;
 800117a:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800117e:	f113 0f5a 	cmn.w	r3, #90	@ 0x5a
 8001182:	da02      	bge.n	800118a <Controller_Tracking_CalculateAngles+0x7e>
 8001184:	f64f 73a6 	movw	r3, #65446	@ 0xffa6
 8001188:	82fb      	strh	r3, [r7, #22]
    if (tilt_angle > 90) tilt_angle = 90;
 800118a:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800118e:	2b5a      	cmp	r3, #90	@ 0x5a
 8001190:	dd01      	ble.n	8001196 <Controller_Tracking_CalculateAngles+0x8a>
 8001192:	235a      	movs	r3, #90	@ 0x5a
 8001194:	82bb      	strh	r3, [r7, #20]
    if (tilt_angle < -90) tilt_angle = -90;
 8001196:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800119a:	f113 0f5a 	cmn.w	r3, #90	@ 0x5a
 800119e:	da02      	bge.n	80011a6 <Controller_Tracking_CalculateAngles+0x9a>
 80011a0:	f64f 73a6 	movw	r3, #65446	@ 0xffa6
 80011a4:	82bb      	strh	r3, [r7, #20]

    // Model에 계산된 각도 저장
    Model_Tracking_UpdateAngles(model, pan_angle, tilt_angle);
 80011a6:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 80011aa:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80011ae:	4619      	mov	r1, r3
 80011b0:	6878      	ldr	r0, [r7, #4]
 80011b2:	f000 f903 	bl	80013bc <Model_Tracking_UpdateAngles>
}
 80011b6:	bf00      	nop
 80011b8:	3718      	adds	r7, #24
 80011ba:	46bd      	mov	sp, r7
 80011bc:	bd80      	pop	{r7, pc}
 80011be:	bf00      	nop
 80011c0:	3dcccccd 	.word	0x3dcccccd

080011c4 <Listener_Init>:
 * Listener.c
 */

#include "Listener.h"

void Listener_Init() {
 80011c4:	b580      	push	{r7, lr}
 80011c6:	af00      	add	r7, sp, #0
    // Tracking 리스너 초기화 (SPI 인터럽트 모드)
    Listener_Tracking_Init();
 80011c8:	f000 f810 	bl	80011ec <Listener_Tracking_Init>

    // 첫 번째 SPI 인터럽트 수신 시작
    Listener_Tracking_StartReceive();
 80011cc:	f000 f820 	bl	8001210 <Listener_Tracking_StartReceive>

    printf("[Listener] Task Started (Interrupt Mode)\r\n");
 80011d0:	4802      	ldr	r0, [pc, #8]	@ (80011dc <Listener_Init+0x18>)
 80011d2:	f005 ff9b 	bl	800710c <puts>
}
 80011d6:	bf00      	nop
 80011d8:	bd80      	pop	{r7, pc}
 80011da:	bf00      	nop
 80011dc:	0800843c 	.word	0x0800843c

080011e0 <Listener_Excute>:

void Listener_Excute() {
 80011e0:	b580      	push	{r7, lr}
 80011e2:	af00      	add	r7, sp, #0
    // Tracking Execute 호출 (Queue 대기 및 처리)
    Listener_Tracking_Excute();
 80011e4:	f000 f882 	bl	80012ec <Listener_Tracking_Excute>
}
 80011e8:	bf00      	nop
 80011ea:	bd80      	pop	{r7, pc}

080011ec <Listener_Tracking_Init>:
uint8_t rx_buff[4] = {0};                       // 수신 버퍼 (Callback에서 접근)

/**
 * @brief Listener 초기화
 */
void Listener_Tracking_Init(void) {
 80011ec:	b580      	push	{r7, lr}
 80011ee:	af00      	add	r7, sp, #0
    // CS 핀 초기 상태: High (통신 대기)
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_10, GPIO_PIN_SET);
 80011f0:	2201      	movs	r2, #1
 80011f2:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80011f6:	4804      	ldr	r0, [pc, #16]	@ (8001208 <Listener_Tracking_Init+0x1c>)
 80011f8:	f000 fe3e 	bl	8001e78 <HAL_GPIO_WritePin>

    printf("[Listener] Tracking Listener Initialized\r\n");
 80011fc:	4803      	ldr	r0, [pc, #12]	@ (800120c <Listener_Tracking_Init+0x20>)
 80011fe:	f005 ff85 	bl	800710c <puts>
}
 8001202:	bf00      	nop
 8001204:	bd80      	pop	{r7, pc}
 8001206:	bf00      	nop
 8001208:	40020800 	.word	0x40020800
 800120c:	08008468 	.word	0x08008468

08001210 <Listener_Tracking_StartReceive>:
/**
 * @brief SPI 인터럽트 수신 시작
 * @note FPGA가 데이터를 보낼 준비가 되면 이 함수를 호출
 *       ISR 콜백에서도 호출되어 연속 수신을 구현
 */
void Listener_Tracking_StartReceive(void) {
 8001210:	b580      	push	{r7, lr}
 8001212:	b082      	sub	sp, #8
 8001214:	af00      	add	r7, sp, #0
    // CS Low (통신 시작)
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_10, GPIO_PIN_RESET);
 8001216:	2200      	movs	r2, #0
 8001218:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800121c:	482e      	ldr	r0, [pc, #184]	@ (80012d8 <Listener_Tracking_StartReceive+0xc8>)
 800121e:	f000 fe2b 	bl	8001e78 <HAL_GPIO_WritePin>

    // [FIX] SPI 페리페럴 명시적 활성화 (SPE bit 설정)
    if ((hspi1.Instance->CR1 & SPI_CR1_SPE) == 0) {
 8001222:	4b2e      	ldr	r3, [pc, #184]	@ (80012dc <Listener_Tracking_StartReceive+0xcc>)
 8001224:	681b      	ldr	r3, [r3, #0]
 8001226:	681b      	ldr	r3, [r3, #0]
 8001228:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800122c:	2b00      	cmp	r3, #0
 800122e:	d107      	bne.n	8001240 <Listener_Tracking_StartReceive+0x30>
        __HAL_SPI_ENABLE(&hspi1);
 8001230:	4b2a      	ldr	r3, [pc, #168]	@ (80012dc <Listener_Tracking_StartReceive+0xcc>)
 8001232:	681b      	ldr	r3, [r3, #0]
 8001234:	681a      	ldr	r2, [r3, #0]
 8001236:	4b29      	ldr	r3, [pc, #164]	@ (80012dc <Listener_Tracking_StartReceive+0xcc>)
 8001238:	681b      	ldr	r3, [r3, #0]
 800123a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800123e:	601a      	str	r2, [r3, #0]
    }

    // SPI 인터럽트 모드로 송수신 시작
    HAL_StatusTypeDef status = HAL_SPI_TransmitReceive_IT(&hspi1, tx_buff, rx_buff, 4);
 8001240:	2304      	movs	r3, #4
 8001242:	4a27      	ldr	r2, [pc, #156]	@ (80012e0 <Listener_Tracking_StartReceive+0xd0>)
 8001244:	4927      	ldr	r1, [pc, #156]	@ (80012e4 <Listener_Tracking_StartReceive+0xd4>)
 8001246:	4825      	ldr	r0, [pc, #148]	@ (80012dc <Listener_Tracking_StartReceive+0xcc>)
 8001248:	f002 f822 	bl	8003290 <HAL_SPI_TransmitReceive_IT>
 800124c:	4603      	mov	r3, r0
 800124e:	71fb      	strb	r3, [r7, #7]

    // [FIX] HAL 함수가 CR2를 설정하지 않는 버그 우회
    if (status == HAL_OK && hspi1.Instance->CR2 == 0x0000) {
 8001250:	79fb      	ldrb	r3, [r7, #7]
 8001252:	2b00      	cmp	r3, #0
 8001254:	d12e      	bne.n	80012b4 <Listener_Tracking_StartReceive+0xa4>
 8001256:	4b21      	ldr	r3, [pc, #132]	@ (80012dc <Listener_Tracking_StartReceive+0xcc>)
 8001258:	681b      	ldr	r3, [r3, #0]
 800125a:	685b      	ldr	r3, [r3, #4]
 800125c:	2b00      	cmp	r3, #0
 800125e:	d129      	bne.n	80012b4 <Listener_Tracking_StartReceive+0xa4>
        // State와 버퍼를 수동으로 설정
        hspi1.State = HAL_SPI_STATE_BUSY_TX_RX;
 8001260:	4b1e      	ldr	r3, [pc, #120]	@ (80012dc <Listener_Tracking_StartReceive+0xcc>)
 8001262:	2205      	movs	r2, #5
 8001264:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        hspi1.pTxBuffPtr = tx_buff;
 8001268:	4b1c      	ldr	r3, [pc, #112]	@ (80012dc <Listener_Tracking_StartReceive+0xcc>)
 800126a:	4a1e      	ldr	r2, [pc, #120]	@ (80012e4 <Listener_Tracking_StartReceive+0xd4>)
 800126c:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi1.pRxBuffPtr = rx_buff;
 800126e:	4b1b      	ldr	r3, [pc, #108]	@ (80012dc <Listener_Tracking_StartReceive+0xcc>)
 8001270:	4a1b      	ldr	r2, [pc, #108]	@ (80012e0 <Listener_Tracking_StartReceive+0xd0>)
 8001272:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi1.TxXferCount = 4;
 8001274:	4b19      	ldr	r3, [pc, #100]	@ (80012dc <Listener_Tracking_StartReceive+0xcc>)
 8001276:	2204      	movs	r2, #4
 8001278:	86da      	strh	r2, [r3, #54]	@ 0x36
        hspi1.RxXferCount = 4;
 800127a:	4b18      	ldr	r3, [pc, #96]	@ (80012dc <Listener_Tracking_StartReceive+0xcc>)
 800127c:	2204      	movs	r2, #4
 800127e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        hspi1.TxXferSize = 4;
 8001280:	4b16      	ldr	r3, [pc, #88]	@ (80012dc <Listener_Tracking_StartReceive+0xcc>)
 8001282:	2204      	movs	r2, #4
 8001284:	869a      	strh	r2, [r3, #52]	@ 0x34
        hspi1.RxXferSize = 4;
 8001286:	4b15      	ldr	r3, [pc, #84]	@ (80012dc <Listener_Tracking_StartReceive+0xcc>)
 8001288:	2204      	movs	r2, #4
 800128a:	879a      	strh	r2, [r3, #60]	@ 0x3c

        // STM32 하드웨어 제약: SPE=1 상태에서는 CR2 수정 불가
        // 해결: SPE 비활성화 → CR2 설정 → SPE 재활성화
        __HAL_SPI_DISABLE(&hspi1);
 800128c:	4b13      	ldr	r3, [pc, #76]	@ (80012dc <Listener_Tracking_StartReceive+0xcc>)
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	681a      	ldr	r2, [r3, #0]
 8001292:	4b12      	ldr	r3, [pc, #72]	@ (80012dc <Listener_Tracking_StartReceive+0xcc>)
 8001294:	681b      	ldr	r3, [r3, #0]
 8001296:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800129a:	601a      	str	r2, [r3, #0]
        hspi1.Instance->CR2 = (SPI_CR2_TXEIE | SPI_CR2_RXNEIE | SPI_CR2_ERRIE);
 800129c:	4b0f      	ldr	r3, [pc, #60]	@ (80012dc <Listener_Tracking_StartReceive+0xcc>)
 800129e:	681b      	ldr	r3, [r3, #0]
 80012a0:	22e0      	movs	r2, #224	@ 0xe0
 80012a2:	605a      	str	r2, [r3, #4]
        __HAL_SPI_ENABLE(&hspi1);
 80012a4:	4b0d      	ldr	r3, [pc, #52]	@ (80012dc <Listener_Tracking_StartReceive+0xcc>)
 80012a6:	681b      	ldr	r3, [r3, #0]
 80012a8:	681a      	ldr	r2, [r3, #0]
 80012aa:	4b0c      	ldr	r3, [pc, #48]	@ (80012dc <Listener_Tracking_StartReceive+0xcc>)
 80012ac:	681b      	ldr	r3, [r3, #0]
 80012ae:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80012b2:	601a      	str	r2, [r3, #0]
    }

    if (status != HAL_OK) {
 80012b4:	79fb      	ldrb	r3, [r7, #7]
 80012b6:	2b00      	cmp	r3, #0
 80012b8:	d00a      	beq.n	80012d0 <Listener_Tracking_StartReceive+0xc0>
        printf("[ERROR] SPI IT Start FAILED! Status=%d\r\n", status);
 80012ba:	79fb      	ldrb	r3, [r7, #7]
 80012bc:	4619      	mov	r1, r3
 80012be:	480a      	ldr	r0, [pc, #40]	@ (80012e8 <Listener_Tracking_StartReceive+0xd8>)
 80012c0:	f005 febc 	bl	800703c <iprintf>
        // CS High (에러 시 복구)
        HAL_GPIO_WritePin(GPIOC, GPIO_PIN_10, GPIO_PIN_SET);
 80012c4:	2201      	movs	r2, #1
 80012c6:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80012ca:	4803      	ldr	r0, [pc, #12]	@ (80012d8 <Listener_Tracking_StartReceive+0xc8>)
 80012cc:	f000 fdd4 	bl	8001e78 <HAL_GPIO_WritePin>
    }
}
 80012d0:	bf00      	nop
 80012d2:	3708      	adds	r7, #8
 80012d4:	46bd      	mov	sp, r7
 80012d6:	bd80      	pop	{r7, pc}
 80012d8:	40020800 	.word	0x40020800
 80012dc:	20000390 	.word	0x20000390
 80012e0:	2000049c 	.word	0x2000049c
 80012e4:	20000004 	.word	0x20000004
 80012e8:	08008494 	.word	0x08008494

080012ec <Listener_Tracking_Excute>:
/**
 * @brief Listener Tracking Execute (Reference Architecture)
 * @note Reference 방식: Listener는 폴링만 담당, 실제 데이터는 ISR에서 Event 발행
 *       우리는 SPI 인터럽트 방식이므로 Execute는 아무것도 하지 않음
 */
void Listener_Tracking_Excute(void) {
 80012ec:	b480      	push	{r7}
 80012ee:	af00      	add	r7, sp, #0
    // - StopWatch: 버튼 폴링 → Event 발행
    // - Tracking: SPI 인터럽트 → ISR에서 Event 발행
    //
    // 따라서 여기서는 아무것도 하지 않음
    // (osDelay는 freertos.c에서 처리)
}
 80012f0:	bf00      	nop
 80012f2:	46bd      	mov	sp, r7
 80012f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f8:	4770      	bx	lr
	...

080012fc <Model_Tracking_QueueInit>:
osPoolId poolTrackingData;

/**
 * @brief Queue/Pool 초기화 (freertos.c의 MX_FREERTOS_Init에서 호출)
 */
void Model_Tracking_QueueInit(void) {
 80012fc:	b580      	push	{r7, lr}
 80012fe:	af00      	add	r7, sp, #0
    poolTrackingData = osPoolCreate(osPool(poolTrackingData));
 8001300:	480a      	ldr	r0, [pc, #40]	@ (800132c <Model_Tracking_QueueInit+0x30>)
 8001302:	f003 faa2 	bl	800484a <osPoolCreate>
 8001306:	4603      	mov	r3, r0
 8001308:	4a09      	ldr	r2, [pc, #36]	@ (8001330 <Model_Tracking_QueueInit+0x34>)
 800130a:	6013      	str	r3, [r2, #0]
    trackingEventMsgBox = osMessageCreate(osMessageQ(trackingEventQue), NULL);
 800130c:	2100      	movs	r1, #0
 800130e:	4809      	ldr	r0, [pc, #36]	@ (8001334 <Model_Tracking_QueueInit+0x38>)
 8001310:	f003 fb9b 	bl	8004a4a <osMessageCreate>
 8001314:	4603      	mov	r3, r0
 8001316:	4a08      	ldr	r2, [pc, #32]	@ (8001338 <Model_Tracking_QueueInit+0x3c>)
 8001318:	6013      	str	r3, [r2, #0]
    trackingDataMsgBox = osMessageCreate(osMessageQ(trackingDataQue), NULL);
 800131a:	2100      	movs	r1, #0
 800131c:	4807      	ldr	r0, [pc, #28]	@ (800133c <Model_Tracking_QueueInit+0x40>)
 800131e:	f003 fb94 	bl	8004a4a <osMessageCreate>
 8001322:	4603      	mov	r3, r0
 8001324:	4a06      	ldr	r2, [pc, #24]	@ (8001340 <Model_Tracking_QueueInit+0x44>)
 8001326:	6013      	str	r3, [r2, #0]
}
 8001328:	bf00      	nop
 800132a:	bd80      	pop	{r7, pc}
 800132c:	08008644 	.word	0x08008644
 8001330:	200004a8 	.word	0x200004a8
 8001334:	08008624 	.word	0x08008624
 8001338:	200004a0 	.word	0x200004a0
 800133c:	08008634 	.word	0x08008634
 8001340:	200004a4 	.word	0x200004a4

08001344 <Model_Tracking_Init>:

/**
 * @brief Model 초기화
 */
void Model_Tracking_Init(Model_Tracking_t* model) {
 8001344:	b580      	push	{r7, lr}
 8001346:	b082      	sub	sp, #8
 8001348:	af00      	add	r7, sp, #0
 800134a:	6078      	str	r0, [r7, #4]
    memset(model, 0, sizeof(Model_Tracking_t));
 800134c:	221c      	movs	r2, #28
 800134e:	2100      	movs	r1, #0
 8001350:	6878      	ldr	r0, [r7, #4]
 8001352:	f005 ffdd 	bl	8007310 <memset>

    // 초기 상태: 화면 중앙 (640x480 기준)
    model->target_x = 320;
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 800135c:	801a      	strh	r2, [r3, #0]
    model->target_y = 240;
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	22f0      	movs	r2, #240	@ 0xf0
 8001362:	805a      	strh	r2, [r3, #2]

    // 초기 각도: 정면 (0도)
    model->pan_angle = 0;
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	2200      	movs	r2, #0
 8001368:	809a      	strh	r2, [r3, #4]
    model->tilt_angle = 0;
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	2200      	movs	r2, #0
 800136e:	80da      	strh	r2, [r3, #6]

    // 타겟 미감지 상태
    model->target_detected = 0;
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	2200      	movs	r2, #0
 8001374:	761a      	strb	r2, [r3, #24]
    model->laser_active = 0;
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	2200      	movs	r2, #0
 800137a:	765a      	strb	r2, [r3, #25]
}
 800137c:	bf00      	nop
 800137e:	3708      	adds	r7, #8
 8001380:	46bd      	mov	sp, r7
 8001382:	bd80      	pop	{r7, pc}

08001384 <Model_Tracking_UpdateXY>:

/**
 * @brief XY 좌표 업데이트 (Listener에서 호출)
 */
void Model_Tracking_UpdateXY(Model_Tracking_t* model, uint16_t x, uint16_t y) {
 8001384:	b480      	push	{r7}
 8001386:	b083      	sub	sp, #12
 8001388:	af00      	add	r7, sp, #0
 800138a:	6078      	str	r0, [r7, #4]
 800138c:	460b      	mov	r3, r1
 800138e:	807b      	strh	r3, [r7, #2]
 8001390:	4613      	mov	r3, r2
 8001392:	803b      	strh	r3, [r7, #0]
    model->target_x = x;
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	887a      	ldrh	r2, [r7, #2]
 8001398:	801a      	strh	r2, [r3, #0]
    model->target_y = y;
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	883a      	ldrh	r2, [r7, #0]
 800139e:	805a      	strh	r2, [r3, #2]
    model->target_detected = 1;  // 타겟 감지됨
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	2201      	movs	r2, #1
 80013a4:	761a      	strb	r2, [r3, #24]
    model->rx_count++;
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	691b      	ldr	r3, [r3, #16]
 80013aa:	1c5a      	adds	r2, r3, #1
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	611a      	str	r2, [r3, #16]
}
 80013b0:	bf00      	nop
 80013b2:	370c      	adds	r7, #12
 80013b4:	46bd      	mov	sp, r7
 80013b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ba:	4770      	bx	lr

080013bc <Model_Tracking_UpdateAngles>:

/**
 * @brief 서보모터 각도 업데이트 (Controller에서 호출)
 */
void Model_Tracking_UpdateAngles(Model_Tracking_t* model, int16_t pan, int16_t tilt) {
 80013bc:	b480      	push	{r7}
 80013be:	b083      	sub	sp, #12
 80013c0:	af00      	add	r7, sp, #0
 80013c2:	6078      	str	r0, [r7, #4]
 80013c4:	460b      	mov	r3, r1
 80013c6:	807b      	strh	r3, [r7, #2]
 80013c8:	4613      	mov	r3, r2
 80013ca:	803b      	strh	r3, [r7, #0]
    model->pan_angle = pan;
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	887a      	ldrh	r2, [r7, #2]
 80013d0:	809a      	strh	r2, [r3, #4]
    model->tilt_angle = tilt;
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	883a      	ldrh	r2, [r7, #0]
 80013d6:	80da      	strh	r2, [r3, #6]

    // 송신 패킷 구성 (추후 FPGA로 전송용)
    model->tx_packet.fields.header = 0xAA;
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	22aa      	movs	r2, #170	@ 0xaa
 80013dc:	731a      	strb	r2, [r3, #12]
    model->tx_packet.fields.pan_angle = pan;
 80013de:	887b      	ldrh	r3, [r7, #2]
 80013e0:	011b      	lsls	r3, r3, #4
 80013e2:	b21b      	sxth	r3, r3
 80013e4:	111b      	asrs	r3, r3, #4
 80013e6:	b219      	sxth	r1, r3
 80013e8:	687a      	ldr	r2, [r7, #4]
 80013ea:	68d3      	ldr	r3, [r2, #12]
 80013ec:	f361 2313 	bfi	r3, r1, #8, #12
 80013f0:	60d3      	str	r3, [r2, #12]
    model->tx_packet.fields.tilt_angle = tilt;
 80013f2:	883b      	ldrh	r3, [r7, #0]
 80013f4:	011b      	lsls	r3, r3, #4
 80013f6:	b21b      	sxth	r3, r3
 80013f8:	111b      	asrs	r3, r3, #4
 80013fa:	b219      	sxth	r1, r3
 80013fc:	687a      	ldr	r2, [r7, #4]
 80013fe:	89d3      	ldrh	r3, [r2, #14]
 8001400:	f361 130f 	bfi	r3, r1, #4, #12
 8001404:	81d3      	strh	r3, [r2, #14]
}
 8001406:	bf00      	nop
 8001408:	370c      	adds	r7, #12
 800140a:	46bd      	mov	sp, r7
 800140c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001410:	4770      	bx	lr

08001412 <Model_Tracking_ValidateRx>:

/**
 * @brief 수신 데이터 검증 (헤더 체크)
 */
uint8_t Model_Tracking_ValidateRx(Model_Tracking_t* model) {
 8001412:	b480      	push	{r7}
 8001414:	b083      	sub	sp, #12
 8001416:	af00      	add	r7, sp, #0
 8001418:	6078      	str	r0, [r7, #4]
    if (model->rx_packet.fields.header == 0x55) {
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	7a1b      	ldrb	r3, [r3, #8]
 800141e:	2b55      	cmp	r3, #85	@ 0x55
 8001420:	d101      	bne.n	8001426 <Model_Tracking_ValidateRx+0x14>
        return 1;  // 유효함
 8001422:	2301      	movs	r3, #1
 8001424:	e005      	b.n	8001432 <Model_Tracking_ValidateRx+0x20>
    } else {
        model->rx_error_count++;
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	695b      	ldr	r3, [r3, #20]
 800142a:	1c5a      	adds	r2, r3, #1
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	615a      	str	r2, [r3, #20]
        return 0;  // 무효함
 8001430:	2300      	movs	r3, #0
    }
}
 8001432:	4618      	mov	r0, r3
 8001434:	370c      	adds	r7, #12
 8001436:	46bd      	mov	sp, r7
 8001438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800143c:	4770      	bx	lr
	...

08001440 <Presenter_Init>:
#include "Presenter.h"

// 전역 모델 참조
extern Model_Tracking_t g_tracking_model;

void Presenter_Init() {
 8001440:	b580      	push	{r7, lr}
 8001442:	af00      	add	r7, sp, #0
    // Model 초기화
    Model_Tracking_Init(&g_tracking_model);
 8001444:	480b      	ldr	r0, [pc, #44]	@ (8001474 <Presenter_Init+0x34>)
 8001446:	f7ff ff7d 	bl	8001344 <Model_Tracking_Init>

    // Tracking Presenter 초기화 (LCD 포함)
    Presenter_Tracking_Init();
 800144a:	f000 f821 	bl	8001490 <Presenter_Tracking_Init>

    osDelay(500);
 800144e:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001452:	f003 f9e6 	bl	8004822 <osDelay>

    printf("\r\n");
 8001456:	4808      	ldr	r0, [pc, #32]	@ (8001478 <Presenter_Init+0x38>)
 8001458:	f005 fe58 	bl	800710c <puts>
    printf("================================================\r\n");
 800145c:	4807      	ldr	r0, [pc, #28]	@ (800147c <Presenter_Init+0x3c>)
 800145e:	f005 fe55 	bl	800710c <puts>
    printf("  Drone Tracking System - Interrupt Mode\r\n");
 8001462:	4807      	ldr	r0, [pc, #28]	@ (8001480 <Presenter_Init+0x40>)
 8001464:	f005 fe52 	bl	800710c <puts>
    printf("================================================\r\n");
 8001468:	4804      	ldr	r0, [pc, #16]	@ (800147c <Presenter_Init+0x3c>)
 800146a:	f005 fe4f 	bl	800710c <puts>
}
 800146e:	bf00      	nop
 8001470:	bd80      	pop	{r7, pc}
 8001472:	bf00      	nop
 8001474:	2000047c 	.word	0x2000047c
 8001478:	080084c0 	.word	0x080084c0
 800147c:	080084c4 	.word	0x080084c4
 8001480:	080084f8 	.word	0x080084f8

08001484 <Presenter_Excute>:

void Presenter_Excute() {
 8001484:	b580      	push	{r7, lr}
 8001486:	af00      	add	r7, sp, #0
    // Tracking Execute 호출 (TaskNotify 대기 및 출력)
    Presenter_Tracking_Excute();
 8001488:	f000 f81e 	bl	80014c8 <Presenter_Tracking_Excute>
}
 800148c:	bf00      	nop
 800148e:	bd80      	pop	{r7, pc}

08001490 <Presenter_Tracking_Init>:
#include <stdio.h>

/**
 * @brief Presenter 초기화
 */
void Presenter_Tracking_Init(void) {
 8001490:	b580      	push	{r7, lr}
 8001492:	af00      	add	r7, sp, #0
    // LCD 초기화
    LCD_Init(&hi2c1);
 8001494:	4808      	ldr	r0, [pc, #32]	@ (80014b8 <Presenter_Tracking_Init+0x28>)
 8001496:	f000 f98b 	bl	80017b0 <LCD_Init>
    LCD_WriteStringXY(0, 0, "Tracking Ready  ");
 800149a:	4a08      	ldr	r2, [pc, #32]	@ (80014bc <Presenter_Tracking_Init+0x2c>)
 800149c:	2100      	movs	r1, #0
 800149e:	2000      	movs	r0, #0
 80014a0:	f000 f9fb 	bl	800189a <LCD_WriteStringXY>
    LCD_WriteStringXY(1, 0, "Waiting Data... ");
 80014a4:	4a06      	ldr	r2, [pc, #24]	@ (80014c0 <Presenter_Tracking_Init+0x30>)
 80014a6:	2100      	movs	r1, #0
 80014a8:	2001      	movs	r0, #1
 80014aa:	f000 f9f6 	bl	800189a <LCD_WriteStringXY>

    printf("[Presenter] Tracking Presenter Initialized\r\n");
 80014ae:	4805      	ldr	r0, [pc, #20]	@ (80014c4 <Presenter_Tracking_Init+0x34>)
 80014b0:	f005 fe2c 	bl	800710c <puts>
}
 80014b4:	bf00      	nop
 80014b6:	bd80      	pop	{r7, pc}
 80014b8:	2000032c 	.word	0x2000032c
 80014bc:	08008524 	.word	0x08008524
 80014c0:	08008538 	.word	0x08008538
 80014c4:	0800854c 	.word	0x0800854c

080014c8 <Presenter_Tracking_Excute>:

/**
 * @brief Presenter Tracking Execute (Reference Architecture)
 * @note Data 수신 → 서보 업데이트 → LCD 업데이트 → Pool 해제
 */
void Presenter_Tracking_Excute(void) {
 80014c8:	b5b0      	push	{r4, r5, r7, lr}
 80014ca:	b088      	sub	sp, #32
 80014cc:	af04      	add	r7, sp, #16
    extern osMessageQId trackingDataMsgBox;
    extern osPoolId poolTrackingData;

    // Data 수신 (non-blocking, timeout=0)
    osEvent evt = osMessageGet(trackingDataMsgBox, 0);
 80014ce:	4b1e      	ldr	r3, [pc, #120]	@ (8001548 <Presenter_Tracking_Excute+0x80>)
 80014d0:	6819      	ldr	r1, [r3, #0]
 80014d2:	463b      	mov	r3, r7
 80014d4:	2200      	movs	r2, #0
 80014d6:	4618      	mov	r0, r3
 80014d8:	f003 fb20 	bl	8004b1c <osMessageGet>
    if (evt.status != osEventMessage) {
 80014dc:	683b      	ldr	r3, [r7, #0]
 80014de:	2b10      	cmp	r3, #16
 80014e0:	d12c      	bne.n	800153c <Presenter_Tracking_Excute+0x74>
        return;  // Data 없으면 바로 리턴
    }

    // Pool에서 할당된 Data 포인터 받기
    Model_Tracking_t *pData = (Model_Tracking_t *)evt.value.p;
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	60fb      	str	r3, [r7, #12]
    if (pData == NULL) {
 80014e6:	68fb      	ldr	r3, [r7, #12]
 80014e8:	2b00      	cmp	r3, #0
 80014ea:	d029      	beq.n	8001540 <Presenter_Tracking_Excute+0x78>
    }

    // ========================================
    // 1. 서보모터 각도 업데이트
    // ========================================
    Presenter_Tracking_UpdateServo(pData);
 80014ec:	68f8      	ldr	r0, [r7, #12]
 80014ee:	f000 f831 	bl	8001554 <Presenter_Tracking_UpdateServo>

    // ========================================
    // 2. LCD 화면 업데이트
    // ========================================
    Presenter_Tracking_UpdateLCD(pData);
 80014f2:	68f8      	ldr	r0, [r7, #12]
 80014f4:	f000 f844 	bl	8001580 <Presenter_Tracking_UpdateLCD>

    // ========================================
    // 3. UART 디버깅 출력
    // ========================================
    printf("[Tracking] X:%u Y:%u | Pan:%d Tilt:%d | RX:%lu ERR:%lu\r\n",
           pData->target_x,
 80014f8:	68fb      	ldr	r3, [r7, #12]
 80014fa:	881b      	ldrh	r3, [r3, #0]
    printf("[Tracking] X:%u Y:%u | Pan:%d Tilt:%d | RX:%lu ERR:%lu\r\n",
 80014fc:	4618      	mov	r0, r3
           pData->target_y,
 80014fe:	68fb      	ldr	r3, [r7, #12]
 8001500:	885b      	ldrh	r3, [r3, #2]
    printf("[Tracking] X:%u Y:%u | Pan:%d Tilt:%d | RX:%lu ERR:%lu\r\n",
 8001502:	461c      	mov	r4, r3
           pData->pan_angle,
 8001504:	68fb      	ldr	r3, [r7, #12]
 8001506:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
    printf("[Tracking] X:%u Y:%u | Pan:%d Tilt:%d | RX:%lu ERR:%lu\r\n",
 800150a:	461d      	mov	r5, r3
           pData->tilt_angle,
 800150c:	68fb      	ldr	r3, [r7, #12]
 800150e:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
    printf("[Tracking] X:%u Y:%u | Pan:%d Tilt:%d | RX:%lu ERR:%lu\r\n",
 8001512:	4619      	mov	r1, r3
 8001514:	68fb      	ldr	r3, [r7, #12]
 8001516:	691b      	ldr	r3, [r3, #16]
 8001518:	68fa      	ldr	r2, [r7, #12]
 800151a:	6952      	ldr	r2, [r2, #20]
 800151c:	9202      	str	r2, [sp, #8]
 800151e:	9301      	str	r3, [sp, #4]
 8001520:	9100      	str	r1, [sp, #0]
 8001522:	462b      	mov	r3, r5
 8001524:	4622      	mov	r2, r4
 8001526:	4601      	mov	r1, r0
 8001528:	4808      	ldr	r0, [pc, #32]	@ (800154c <Presenter_Tracking_Excute+0x84>)
 800152a:	f005 fd87 	bl	800703c <iprintf>
           pData->rx_error_count);

    // ========================================
    // 4. Memory Pool 해제 (Reference Architecture)
    // ========================================
    osPoolFree(poolTrackingData, pData);
 800152e:	4b08      	ldr	r3, [pc, #32]	@ (8001550 <Presenter_Tracking_Excute+0x88>)
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	68f9      	ldr	r1, [r7, #12]
 8001534:	4618      	mov	r0, r3
 8001536:	f003 fa47 	bl	80049c8 <osPoolFree>
 800153a:	e002      	b.n	8001542 <Presenter_Tracking_Excute+0x7a>
        return;  // Data 없으면 바로 리턴
 800153c:	bf00      	nop
 800153e:	e000      	b.n	8001542 <Presenter_Tracking_Excute+0x7a>
        return;
 8001540:	bf00      	nop
}
 8001542:	3710      	adds	r7, #16
 8001544:	46bd      	mov	sp, r7
 8001546:	bdb0      	pop	{r4, r5, r7, pc}
 8001548:	200004a4 	.word	0x200004a4
 800154c:	08008578 	.word	0x08008578
 8001550:	200004a8 	.word	0x200004a8

08001554 <Presenter_Tracking_UpdateServo>:
 *
 * @note [TODO] 서보모터 드라이버 연동
 *  - 현재는 UART 출력만 수행
 *  - 추후 Subo_Motor.c의 함수 호출로 교체
 */
void Presenter_Tracking_UpdateServo(Model_Tracking_t* model) {
 8001554:	b580      	push	{r7, lr}
 8001556:	b082      	sub	sp, #8
 8001558:	af00      	add	r7, sp, #0
 800155a:	6078      	str	r0, [r7, #4]
    // Servo_SetAngle(SERVO_PAN, model->pan_angle);
    // Servo_SetAngle(SERVO_TILT, model->tilt_angle);

    // 현재는 디버깅 출력만
    printf("[Presenter] Servo -> Pan:%d Tilt:%d\r\n",
           model->pan_angle, model->tilt_angle);
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
    printf("[Presenter] Servo -> Pan:%d Tilt:%d\r\n",
 8001562:	4619      	mov	r1, r3
           model->pan_angle, model->tilt_angle);
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
    printf("[Presenter] Servo -> Pan:%d Tilt:%d\r\n",
 800156a:	461a      	mov	r2, r3
 800156c:	4803      	ldr	r0, [pc, #12]	@ (800157c <Presenter_Tracking_UpdateServo+0x28>)
 800156e:	f005 fd65 	bl	800703c <iprintf>
}
 8001572:	bf00      	nop
 8001574:	3708      	adds	r7, #8
 8001576:	46bd      	mov	sp, r7
 8001578:	bd80      	pop	{r7, pc}
 800157a:	bf00      	nop
 800157c:	080085b4 	.word	0x080085b4

08001580 <Presenter_Tracking_UpdateLCD>:

/**
 * @brief LCD에 현재 상태 출력
 * @param model: Tracking Model 포인터
 */
void Presenter_Tracking_UpdateLCD(Model_Tracking_t* model) {
 8001580:	b580      	push	{r7, lr}
 8001582:	b088      	sub	sp, #32
 8001584:	af00      	add	r7, sp, #0
 8001586:	6078      	str	r0, [r7, #4]
    char buff[17];

    // 1줄: 좌표 정보
    sprintf(buff, "X:%04u Y:%04u   ", model->target_x, model->target_y);
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	881b      	ldrh	r3, [r3, #0]
 800158c:	461a      	mov	r2, r3
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	885b      	ldrh	r3, [r3, #2]
 8001592:	f107 000c 	add.w	r0, r7, #12
 8001596:	4910      	ldr	r1, [pc, #64]	@ (80015d8 <Presenter_Tracking_UpdateLCD+0x58>)
 8001598:	f005 fdc0 	bl	800711c <siprintf>
    LCD_WriteStringXY(0, 0, buff);
 800159c:	f107 030c 	add.w	r3, r7, #12
 80015a0:	461a      	mov	r2, r3
 80015a2:	2100      	movs	r1, #0
 80015a4:	2000      	movs	r0, #0
 80015a6:	f000 f978 	bl	800189a <LCD_WriteStringXY>

    // 2줄: 각도 정보
    sprintf(buff, "P:%+04d T:%+04d  ", model->pan_angle, model->tilt_angle);
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80015b0:	461a      	mov	r2, r3
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 80015b8:	f107 000c 	add.w	r0, r7, #12
 80015bc:	4907      	ldr	r1, [pc, #28]	@ (80015dc <Presenter_Tracking_UpdateLCD+0x5c>)
 80015be:	f005 fdad 	bl	800711c <siprintf>
    LCD_WriteStringXY(1, 0, buff);
 80015c2:	f107 030c 	add.w	r3, r7, #12
 80015c6:	461a      	mov	r2, r3
 80015c8:	2100      	movs	r1, #0
 80015ca:	2001      	movs	r0, #1
 80015cc:	f000 f965 	bl	800189a <LCD_WriteStringXY>
}
 80015d0:	bf00      	nop
 80015d2:	3720      	adds	r7, #32
 80015d4:	46bd      	mov	sp, r7
 80015d6:	bd80      	pop	{r7, pc}
 80015d8:	080085dc 	.word	0x080085dc
 80015dc:	080085f0 	.word	0x080085f0

080015e0 <SPI_Init>:

// CS 핀 설정 (사용하시는 보드 핀번호 확인 필수: PA4 기준)
#define SPI_CS_PORT GPIOA
#define SPI_CS_PIN  GPIO_PIN_4

void SPI_Init(void) {
 80015e0:	b580      	push	{r7, lr}
 80015e2:	af00      	add	r7, sp, #0
    // 시작 시 CS를 High로 설정하여 통신 대기 상태로 만듦
    SPI_CS_High();
 80015e4:	f000 f802 	bl	80015ec <SPI_CS_High>
}
 80015e8:	bf00      	nop
 80015ea:	bd80      	pop	{r7, pc}

080015ec <SPI_CS_High>:

void SPI_CS_Low(void) {
    HAL_GPIO_WritePin(SPI_CS_PORT, SPI_CS_PIN, GPIO_PIN_RESET);
}

void SPI_CS_High(void) {
 80015ec:	b580      	push	{r7, lr}
 80015ee:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(SPI_CS_PORT, SPI_CS_PIN, GPIO_PIN_SET);
 80015f0:	2201      	movs	r2, #1
 80015f2:	2110      	movs	r1, #16
 80015f4:	4802      	ldr	r0, [pc, #8]	@ (8001600 <SPI_CS_High+0x14>)
 80015f6:	f000 fc3f 	bl	8001e78 <HAL_GPIO_WritePin>
}
 80015fa:	bf00      	nop
 80015fc:	bd80      	pop	{r7, pc}
 80015fe:	bf00      	nop
 8001600:	40020000 	.word	0x40020000

08001604 <LCD_CmdMode>:

uint8_t lcdData = 0;
I2C_HandleTypeDef *hLcdI2C;

void LCD_CmdMode()
{
 8001604:	b480      	push	{r7}
 8001606:	af00      	add	r7, sp, #0
	lcdData &= ~(1<<LCD_RS);
 8001608:	4b05      	ldr	r3, [pc, #20]	@ (8001620 <LCD_CmdMode+0x1c>)
 800160a:	781b      	ldrb	r3, [r3, #0]
 800160c:	f023 0301 	bic.w	r3, r3, #1
 8001610:	b2da      	uxtb	r2, r3
 8001612:	4b03      	ldr	r3, [pc, #12]	@ (8001620 <LCD_CmdMode+0x1c>)
 8001614:	701a      	strb	r2, [r3, #0]
}
 8001616:	bf00      	nop
 8001618:	46bd      	mov	sp, r7
 800161a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800161e:	4770      	bx	lr
 8001620:	200004ac 	.word	0x200004ac

08001624 <LCD_DataMode>:

void LCD_DataMode()
{
 8001624:	b480      	push	{r7}
 8001626:	af00      	add	r7, sp, #0
	lcdData |= (1<<LCD_RS);
 8001628:	4b05      	ldr	r3, [pc, #20]	@ (8001640 <LCD_DataMode+0x1c>)
 800162a:	781b      	ldrb	r3, [r3, #0]
 800162c:	f043 0301 	orr.w	r3, r3, #1
 8001630:	b2da      	uxtb	r2, r3
 8001632:	4b03      	ldr	r3, [pc, #12]	@ (8001640 <LCD_DataMode+0x1c>)
 8001634:	701a      	strb	r2, [r3, #0]
}
 8001636:	bf00      	nop
 8001638:	46bd      	mov	sp, r7
 800163a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800163e:	4770      	bx	lr
 8001640:	200004ac 	.word	0x200004ac

08001644 <LCD_WriteMode>:

void LCD_WriteMode()
{
 8001644:	b480      	push	{r7}
 8001646:	af00      	add	r7, sp, #0
	lcdData &= ~(1<<LCD_RW);
 8001648:	4b05      	ldr	r3, [pc, #20]	@ (8001660 <LCD_WriteMode+0x1c>)
 800164a:	781b      	ldrb	r3, [r3, #0]
 800164c:	f023 0302 	bic.w	r3, r3, #2
 8001650:	b2da      	uxtb	r2, r3
 8001652:	4b03      	ldr	r3, [pc, #12]	@ (8001660 <LCD_WriteMode+0x1c>)
 8001654:	701a      	strb	r2, [r3, #0]
}
 8001656:	bf00      	nop
 8001658:	46bd      	mov	sp, r7
 800165a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800165e:	4770      	bx	lr
 8001660:	200004ac 	.word	0x200004ac

08001664 <LCD_SendData>:

void LCD_SendData(uint8_t data)
{
 8001664:	b580      	push	{r7, lr}
 8001666:	b084      	sub	sp, #16
 8001668:	af02      	add	r7, sp, #8
 800166a:	4603      	mov	r3, r0
 800166c:	71fb      	strb	r3, [r7, #7]
	// send data to I2C interface
	HAL_I2C_Master_Transmit(hLcdI2C, 0x27<<1, &data, 1, 1000);
 800166e:	4b07      	ldr	r3, [pc, #28]	@ (800168c <LCD_SendData+0x28>)
 8001670:	6818      	ldr	r0, [r3, #0]
 8001672:	1dfa      	adds	r2, r7, #7
 8001674:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001678:	9300      	str	r3, [sp, #0]
 800167a:	2301      	movs	r3, #1
 800167c:	214e      	movs	r1, #78	@ 0x4e
 800167e:	f000 fd59 	bl	8002134 <HAL_I2C_Master_Transmit>
}
 8001682:	bf00      	nop
 8001684:	3708      	adds	r7, #8
 8001686:	46bd      	mov	sp, r7
 8001688:	bd80      	pop	{r7, pc}
 800168a:	bf00      	nop
 800168c:	200004b0 	.word	0x200004b0

08001690 <LCD_E_High>:

void LCD_E_High()
{
 8001690:	b580      	push	{r7, lr}
 8001692:	af00      	add	r7, sp, #0
	lcdData |= (1<<LCD_E);
 8001694:	4b06      	ldr	r3, [pc, #24]	@ (80016b0 <LCD_E_High+0x20>)
 8001696:	781b      	ldrb	r3, [r3, #0]
 8001698:	f043 0304 	orr.w	r3, r3, #4
 800169c:	b2da      	uxtb	r2, r3
 800169e:	4b04      	ldr	r3, [pc, #16]	@ (80016b0 <LCD_E_High+0x20>)
 80016a0:	701a      	strb	r2, [r3, #0]
	LCD_SendData(lcdData);
 80016a2:	4b03      	ldr	r3, [pc, #12]	@ (80016b0 <LCD_E_High+0x20>)
 80016a4:	781b      	ldrb	r3, [r3, #0]
 80016a6:	4618      	mov	r0, r3
 80016a8:	f7ff ffdc 	bl	8001664 <LCD_SendData>
	//HAL_Delay(1);
}
 80016ac:	bf00      	nop
 80016ae:	bd80      	pop	{r7, pc}
 80016b0:	200004ac 	.word	0x200004ac

080016b4 <LCD_E_Low>:

void LCD_E_Low()
{
 80016b4:	b580      	push	{r7, lr}
 80016b6:	af00      	add	r7, sp, #0
	lcdData &= ~(1<<LCD_E);
 80016b8:	4b06      	ldr	r3, [pc, #24]	@ (80016d4 <LCD_E_Low+0x20>)
 80016ba:	781b      	ldrb	r3, [r3, #0]
 80016bc:	f023 0304 	bic.w	r3, r3, #4
 80016c0:	b2da      	uxtb	r2, r3
 80016c2:	4b04      	ldr	r3, [pc, #16]	@ (80016d4 <LCD_E_Low+0x20>)
 80016c4:	701a      	strb	r2, [r3, #0]
	LCD_SendData(lcdData);
 80016c6:	4b03      	ldr	r3, [pc, #12]	@ (80016d4 <LCD_E_Low+0x20>)
 80016c8:	781b      	ldrb	r3, [r3, #0]
 80016ca:	4618      	mov	r0, r3
 80016cc:	f7ff ffca 	bl	8001664 <LCD_SendData>
	//HAL_Delay(1);
}
 80016d0:	bf00      	nop
 80016d2:	bd80      	pop	{r7, pc}
 80016d4:	200004ac 	.word	0x200004ac

080016d8 <LCD_WriteNibble>:

void LCD_WriteNibble(uint8_t data)
{
 80016d8:	b580      	push	{r7, lr}
 80016da:	b082      	sub	sp, #8
 80016dc:	af00      	add	r7, sp, #0
 80016de:	4603      	mov	r3, r0
 80016e0:	71fb      	strb	r3, [r7, #7]
	LCD_E_High();
 80016e2:	f7ff ffd5 	bl	8001690 <LCD_E_High>
	lcdData = (lcdData & 0x0f) | (data & 0xf0);
 80016e6:	4b0d      	ldr	r3, [pc, #52]	@ (800171c <LCD_WriteNibble+0x44>)
 80016e8:	781b      	ldrb	r3, [r3, #0]
 80016ea:	b25b      	sxtb	r3, r3
 80016ec:	f003 030f 	and.w	r3, r3, #15
 80016f0:	b25a      	sxtb	r2, r3
 80016f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016f6:	f023 030f 	bic.w	r3, r3, #15
 80016fa:	b25b      	sxtb	r3, r3
 80016fc:	4313      	orrs	r3, r2
 80016fe:	b25b      	sxtb	r3, r3
 8001700:	b2da      	uxtb	r2, r3
 8001702:	4b06      	ldr	r3, [pc, #24]	@ (800171c <LCD_WriteNibble+0x44>)
 8001704:	701a      	strb	r2, [r3, #0]
	LCD_SendData(lcdData);
 8001706:	4b05      	ldr	r3, [pc, #20]	@ (800171c <LCD_WriteNibble+0x44>)
 8001708:	781b      	ldrb	r3, [r3, #0]
 800170a:	4618      	mov	r0, r3
 800170c:	f7ff ffaa 	bl	8001664 <LCD_SendData>
	LCD_E_Low();
 8001710:	f7ff ffd0 	bl	80016b4 <LCD_E_Low>
}
 8001714:	bf00      	nop
 8001716:	3708      	adds	r7, #8
 8001718:	46bd      	mov	sp, r7
 800171a:	bd80      	pop	{r7, pc}
 800171c:	200004ac 	.word	0x200004ac

08001720 <LCD_WriteByte>:

void LCD_WriteByte(uint8_t data)
{
 8001720:	b580      	push	{r7, lr}
 8001722:	b082      	sub	sp, #8
 8001724:	af00      	add	r7, sp, #0
 8001726:	4603      	mov	r3, r0
 8001728:	71fb      	strb	r3, [r7, #7]
	LCD_WriteNibble(data);
 800172a:	79fb      	ldrb	r3, [r7, #7]
 800172c:	4618      	mov	r0, r3
 800172e:	f7ff ffd3 	bl	80016d8 <LCD_WriteNibble>
	data <<= 4;
 8001732:	79fb      	ldrb	r3, [r7, #7]
 8001734:	011b      	lsls	r3, r3, #4
 8001736:	71fb      	strb	r3, [r7, #7]
	LCD_WriteNibble(data);
 8001738:	79fb      	ldrb	r3, [r7, #7]
 800173a:	4618      	mov	r0, r3
 800173c:	f7ff ffcc 	bl	80016d8 <LCD_WriteNibble>
}
 8001740:	bf00      	nop
 8001742:	3708      	adds	r7, #8
 8001744:	46bd      	mov	sp, r7
 8001746:	bd80      	pop	{r7, pc}

08001748 <LCD_WriteCmdData>:

void LCD_WriteCmdData(uint8_t data)
{
 8001748:	b580      	push	{r7, lr}
 800174a:	b082      	sub	sp, #8
 800174c:	af00      	add	r7, sp, #0
 800174e:	4603      	mov	r3, r0
 8001750:	71fb      	strb	r3, [r7, #7]
	LCD_CmdMode();
 8001752:	f7ff ff57 	bl	8001604 <LCD_CmdMode>
	LCD_WriteMode();
 8001756:	f7ff ff75 	bl	8001644 <LCD_WriteMode>
	LCD_WriteByte(data);
 800175a:	79fb      	ldrb	r3, [r7, #7]
 800175c:	4618      	mov	r0, r3
 800175e:	f7ff ffdf 	bl	8001720 <LCD_WriteByte>
}
 8001762:	bf00      	nop
 8001764:	3708      	adds	r7, #8
 8001766:	46bd      	mov	sp, r7
 8001768:	bd80      	pop	{r7, pc}

0800176a <LCD_WriteCharData>:

void LCD_WriteCharData(uint8_t data)
{
 800176a:	b580      	push	{r7, lr}
 800176c:	b082      	sub	sp, #8
 800176e:	af00      	add	r7, sp, #0
 8001770:	4603      	mov	r3, r0
 8001772:	71fb      	strb	r3, [r7, #7]
	LCD_DataMode();
 8001774:	f7ff ff56 	bl	8001624 <LCD_DataMode>
	LCD_WriteMode();
 8001778:	f7ff ff64 	bl	8001644 <LCD_WriteMode>
	LCD_WriteByte(data);
 800177c:	79fb      	ldrb	r3, [r7, #7]
 800177e:	4618      	mov	r0, r3
 8001780:	f7ff ffce 	bl	8001720 <LCD_WriteByte>
}
 8001784:	bf00      	nop
 8001786:	3708      	adds	r7, #8
 8001788:	46bd      	mov	sp, r7
 800178a:	bd80      	pop	{r7, pc}

0800178c <LCD_BackLightOn>:

void LCD_BackLightOn()
{
 800178c:	b580      	push	{r7, lr}
 800178e:	af00      	add	r7, sp, #0
	lcdData |= (1<<LCD_BL);
 8001790:	4b06      	ldr	r3, [pc, #24]	@ (80017ac <LCD_BackLightOn+0x20>)
 8001792:	781b      	ldrb	r3, [r3, #0]
 8001794:	f043 0308 	orr.w	r3, r3, #8
 8001798:	b2da      	uxtb	r2, r3
 800179a:	4b04      	ldr	r3, [pc, #16]	@ (80017ac <LCD_BackLightOn+0x20>)
 800179c:	701a      	strb	r2, [r3, #0]
	LCD_WriteByte(lcdData);
 800179e:	4b03      	ldr	r3, [pc, #12]	@ (80017ac <LCD_BackLightOn+0x20>)
 80017a0:	781b      	ldrb	r3, [r3, #0]
 80017a2:	4618      	mov	r0, r3
 80017a4:	f7ff ffbc 	bl	8001720 <LCD_WriteByte>
}
 80017a8:	bf00      	nop
 80017aa:	bd80      	pop	{r7, pc}
 80017ac:	200004ac 	.word	0x200004ac

080017b0 <LCD_Init>:
	lcdData &= ~(1<<LCD_BL);
	LCD_WriteByte(lcdData);
}

void LCD_Init(I2C_HandleTypeDef *phi2c)
{
 80017b0:	b580      	push	{r7, lr}
 80017b2:	b082      	sub	sp, #8
 80017b4:	af00      	add	r7, sp, #0
 80017b6:	6078      	str	r0, [r7, #4]
	hLcdI2C = phi2c;
 80017b8:	4a18      	ldr	r2, [pc, #96]	@ (800181c <LCD_Init+0x6c>)
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	6013      	str	r3, [r2, #0]
	HAL_Delay(40);
 80017be:	2028      	movs	r0, #40	@ 0x28
 80017c0:	f000 f8ae 	bl	8001920 <HAL_Delay>
	LCD_CmdMode();
 80017c4:	f7ff ff1e 	bl	8001604 <LCD_CmdMode>
	LCD_WriteMode();
 80017c8:	f7ff ff3c 	bl	8001644 <LCD_WriteMode>
	LCD_WriteNibble(0x30);
 80017cc:	2030      	movs	r0, #48	@ 0x30
 80017ce:	f7ff ff83 	bl	80016d8 <LCD_WriteNibble>
	HAL_Delay(5);
 80017d2:	2005      	movs	r0, #5
 80017d4:	f000 f8a4 	bl	8001920 <HAL_Delay>
	LCD_WriteNibble(0x30);
 80017d8:	2030      	movs	r0, #48	@ 0x30
 80017da:	f7ff ff7d 	bl	80016d8 <LCD_WriteNibble>
	HAL_Delay(1);
 80017de:	2001      	movs	r0, #1
 80017e0:	f000 f89e 	bl	8001920 <HAL_Delay>
	LCD_WriteNibble(0x30);
 80017e4:	2030      	movs	r0, #48	@ 0x30
 80017e6:	f7ff ff77 	bl	80016d8 <LCD_WriteNibble>
	LCD_WriteNibble(0x20);
 80017ea:	2020      	movs	r0, #32
 80017ec:	f7ff ff74 	bl	80016d8 <LCD_WriteNibble>
	LCD_WriteByte(LCD_4BIT_FUNCTION_SET); // 0x28
 80017f0:	2028      	movs	r0, #40	@ 0x28
 80017f2:	f7ff ff95 	bl	8001720 <LCD_WriteByte>
	LCD_WriteByte(LCD_DISPLAY_OFF); // 0x08
 80017f6:	2008      	movs	r0, #8
 80017f8:	f7ff ff92 	bl	8001720 <LCD_WriteByte>
	LCD_WriteByte(LCD_DISPLAY_CLEAR); // 0x01
 80017fc:	2001      	movs	r0, #1
 80017fe:	f7ff ff8f 	bl	8001720 <LCD_WriteByte>
	LCD_WriteByte(LCD_ENTRY_MODE_SET); // 0x06
 8001802:	2006      	movs	r0, #6
 8001804:	f7ff ff8c 	bl	8001720 <LCD_WriteByte>
	LCD_WriteByte(LCD_DISPLAY_ON); // 0x0C
 8001808:	200c      	movs	r0, #12
 800180a:	f7ff ff89 	bl	8001720 <LCD_WriteByte>
	LCD_BackLightOn();
 800180e:	f7ff ffbd 	bl	800178c <LCD_BackLightOn>
}
 8001812:	bf00      	nop
 8001814:	3708      	adds	r7, #8
 8001816:	46bd      	mov	sp, r7
 8001818:	bd80      	pop	{r7, pc}
 800181a:	bf00      	nop
 800181c:	200004b0 	.word	0x200004b0

08001820 <LCD_gotoXY>:

void LCD_gotoXY(uint8_t row, uint8_t col)
{
 8001820:	b580      	push	{r7, lr}
 8001822:	b084      	sub	sp, #16
 8001824:	af00      	add	r7, sp, #0
 8001826:	4603      	mov	r3, r0
 8001828:	460a      	mov	r2, r1
 800182a:	71fb      	strb	r3, [r7, #7]
 800182c:	4613      	mov	r3, r2
 800182e:	71bb      	strb	r3, [r7, #6]
	col %= 16;
 8001830:	79bb      	ldrb	r3, [r7, #6]
 8001832:	f003 030f 	and.w	r3, r3, #15
 8001836:	71bb      	strb	r3, [r7, #6]
	row %= 2;
 8001838:	79fb      	ldrb	r3, [r7, #7]
 800183a:	f003 0301 	and.w	r3, r3, #1
 800183e:	71fb      	strb	r3, [r7, #7]

	uint8_t lcdRegisterAddress = (0x40 * row) + col;
 8001840:	79fb      	ldrb	r3, [r7, #7]
 8001842:	019b      	lsls	r3, r3, #6
 8001844:	b2da      	uxtb	r2, r3
 8001846:	79bb      	ldrb	r3, [r7, #6]
 8001848:	4413      	add	r3, r2
 800184a:	73fb      	strb	r3, [r7, #15]
	uint8_t command = 0x80 + lcdRegisterAddress;
 800184c:	7bfb      	ldrb	r3, [r7, #15]
 800184e:	3b80      	subs	r3, #128	@ 0x80
 8001850:	73bb      	strb	r3, [r7, #14]
	LCD_WriteCmdData(command);
 8001852:	7bbb      	ldrb	r3, [r7, #14]
 8001854:	4618      	mov	r0, r3
 8001856:	f7ff ff77 	bl	8001748 <LCD_WriteCmdData>
}
 800185a:	bf00      	nop
 800185c:	3710      	adds	r7, #16
 800185e:	46bd      	mov	sp, r7
 8001860:	bd80      	pop	{r7, pc}

08001862 <LCD_WriteString>:

void LCD_WriteString(char *str)
{
 8001862:	b580      	push	{r7, lr}
 8001864:	b084      	sub	sp, #16
 8001866:	af00      	add	r7, sp, #0
 8001868:	6078      	str	r0, [r7, #4]
	for (int i=0; str[i]; i++) {
 800186a:	2300      	movs	r3, #0
 800186c:	60fb      	str	r3, [r7, #12]
 800186e:	e009      	b.n	8001884 <LCD_WriteString+0x22>
		LCD_WriteCharData(str[i]);
 8001870:	68fb      	ldr	r3, [r7, #12]
 8001872:	687a      	ldr	r2, [r7, #4]
 8001874:	4413      	add	r3, r2
 8001876:	781b      	ldrb	r3, [r3, #0]
 8001878:	4618      	mov	r0, r3
 800187a:	f7ff ff76 	bl	800176a <LCD_WriteCharData>
	for (int i=0; str[i]; i++) {
 800187e:	68fb      	ldr	r3, [r7, #12]
 8001880:	3301      	adds	r3, #1
 8001882:	60fb      	str	r3, [r7, #12]
 8001884:	68fb      	ldr	r3, [r7, #12]
 8001886:	687a      	ldr	r2, [r7, #4]
 8001888:	4413      	add	r3, r2
 800188a:	781b      	ldrb	r3, [r3, #0]
 800188c:	2b00      	cmp	r3, #0
 800188e:	d1ef      	bne.n	8001870 <LCD_WriteString+0xe>
	}
}
 8001890:	bf00      	nop
 8001892:	bf00      	nop
 8001894:	3710      	adds	r7, #16
 8001896:	46bd      	mov	sp, r7
 8001898:	bd80      	pop	{r7, pc}

0800189a <LCD_WriteStringXY>:

void LCD_WriteStringXY(uint8_t row, uint8_t col, char *str)
{
 800189a:	b580      	push	{r7, lr}
 800189c:	b082      	sub	sp, #8
 800189e:	af00      	add	r7, sp, #0
 80018a0:	4603      	mov	r3, r0
 80018a2:	603a      	str	r2, [r7, #0]
 80018a4:	71fb      	strb	r3, [r7, #7]
 80018a6:	460b      	mov	r3, r1
 80018a8:	71bb      	strb	r3, [r7, #6]
	LCD_gotoXY(row, col);
 80018aa:	79ba      	ldrb	r2, [r7, #6]
 80018ac:	79fb      	ldrb	r3, [r7, #7]
 80018ae:	4611      	mov	r1, r2
 80018b0:	4618      	mov	r0, r3
 80018b2:	f7ff ffb5 	bl	8001820 <LCD_gotoXY>
	LCD_WriteString(str);
 80018b6:	6838      	ldr	r0, [r7, #0]
 80018b8:	f7ff ffd3 	bl	8001862 <LCD_WriteString>
}
 80018bc:	bf00      	nop
 80018be:	3708      	adds	r7, #8
 80018c0:	46bd      	mov	sp, r7
 80018c2:	bd80      	pop	{r7, pc}

080018c4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80018c4:	b580      	push	{r7, lr}
 80018c6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80018c8:	4b0e      	ldr	r3, [pc, #56]	@ (8001904 <HAL_Init+0x40>)
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	4a0d      	ldr	r2, [pc, #52]	@ (8001904 <HAL_Init+0x40>)
 80018ce:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80018d2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80018d4:	4b0b      	ldr	r3, [pc, #44]	@ (8001904 <HAL_Init+0x40>)
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	4a0a      	ldr	r2, [pc, #40]	@ (8001904 <HAL_Init+0x40>)
 80018da:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80018de:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80018e0:	4b08      	ldr	r3, [pc, #32]	@ (8001904 <HAL_Init+0x40>)
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	4a07      	ldr	r2, [pc, #28]	@ (8001904 <HAL_Init+0x40>)
 80018e6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80018ea:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80018ec:	2003      	movs	r0, #3
 80018ee:	f000 f8e8 	bl	8001ac2 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80018f2:	200f      	movs	r0, #15
 80018f4:	f7ff f98e 	bl	8000c14 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80018f8:	f7ff f960 	bl	8000bbc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80018fc:	2300      	movs	r3, #0
}
 80018fe:	4618      	mov	r0, r3
 8001900:	bd80      	pop	{r7, pc}
 8001902:	bf00      	nop
 8001904:	40023c00 	.word	0x40023c00

08001908 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001908:	b480      	push	{r7}
 800190a:	af00      	add	r7, sp, #0
  return uwTick;
 800190c:	4b03      	ldr	r3, [pc, #12]	@ (800191c <HAL_GetTick+0x14>)
 800190e:	681b      	ldr	r3, [r3, #0]
}
 8001910:	4618      	mov	r0, r3
 8001912:	46bd      	mov	sp, r7
 8001914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001918:	4770      	bx	lr
 800191a:	bf00      	nop
 800191c:	200004b4 	.word	0x200004b4

08001920 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001920:	b580      	push	{r7, lr}
 8001922:	b084      	sub	sp, #16
 8001924:	af00      	add	r7, sp, #0
 8001926:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001928:	f7ff ffee 	bl	8001908 <HAL_GetTick>
 800192c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001932:	68fb      	ldr	r3, [r7, #12]
 8001934:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001938:	d005      	beq.n	8001946 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800193a:	4b0a      	ldr	r3, [pc, #40]	@ (8001964 <HAL_Delay+0x44>)
 800193c:	781b      	ldrb	r3, [r3, #0]
 800193e:	461a      	mov	r2, r3
 8001940:	68fb      	ldr	r3, [r7, #12]
 8001942:	4413      	add	r3, r2
 8001944:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001946:	bf00      	nop
 8001948:	f7ff ffde 	bl	8001908 <HAL_GetTick>
 800194c:	4602      	mov	r2, r0
 800194e:	68bb      	ldr	r3, [r7, #8]
 8001950:	1ad3      	subs	r3, r2, r3
 8001952:	68fa      	ldr	r2, [r7, #12]
 8001954:	429a      	cmp	r2, r3
 8001956:	d8f7      	bhi.n	8001948 <HAL_Delay+0x28>
  {
  }
}
 8001958:	bf00      	nop
 800195a:	bf00      	nop
 800195c:	3710      	adds	r7, #16
 800195e:	46bd      	mov	sp, r7
 8001960:	bd80      	pop	{r7, pc}
 8001962:	bf00      	nop
 8001964:	2000000c 	.word	0x2000000c

08001968 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001968:	b480      	push	{r7}
 800196a:	b085      	sub	sp, #20
 800196c:	af00      	add	r7, sp, #0
 800196e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	f003 0307 	and.w	r3, r3, #7
 8001976:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001978:	4b0c      	ldr	r3, [pc, #48]	@ (80019ac <__NVIC_SetPriorityGrouping+0x44>)
 800197a:	68db      	ldr	r3, [r3, #12]
 800197c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800197e:	68ba      	ldr	r2, [r7, #8]
 8001980:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001984:	4013      	ands	r3, r2
 8001986:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001988:	68fb      	ldr	r3, [r7, #12]
 800198a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800198c:	68bb      	ldr	r3, [r7, #8]
 800198e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001990:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001994:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001998:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800199a:	4a04      	ldr	r2, [pc, #16]	@ (80019ac <__NVIC_SetPriorityGrouping+0x44>)
 800199c:	68bb      	ldr	r3, [r7, #8]
 800199e:	60d3      	str	r3, [r2, #12]
}
 80019a0:	bf00      	nop
 80019a2:	3714      	adds	r7, #20
 80019a4:	46bd      	mov	sp, r7
 80019a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019aa:	4770      	bx	lr
 80019ac:	e000ed00 	.word	0xe000ed00

080019b0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80019b0:	b480      	push	{r7}
 80019b2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80019b4:	4b04      	ldr	r3, [pc, #16]	@ (80019c8 <__NVIC_GetPriorityGrouping+0x18>)
 80019b6:	68db      	ldr	r3, [r3, #12]
 80019b8:	0a1b      	lsrs	r3, r3, #8
 80019ba:	f003 0307 	and.w	r3, r3, #7
}
 80019be:	4618      	mov	r0, r3
 80019c0:	46bd      	mov	sp, r7
 80019c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c6:	4770      	bx	lr
 80019c8:	e000ed00 	.word	0xe000ed00

080019cc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80019cc:	b480      	push	{r7}
 80019ce:	b083      	sub	sp, #12
 80019d0:	af00      	add	r7, sp, #0
 80019d2:	4603      	mov	r3, r0
 80019d4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80019d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019da:	2b00      	cmp	r3, #0
 80019dc:	db0b      	blt.n	80019f6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80019de:	79fb      	ldrb	r3, [r7, #7]
 80019e0:	f003 021f 	and.w	r2, r3, #31
 80019e4:	4907      	ldr	r1, [pc, #28]	@ (8001a04 <__NVIC_EnableIRQ+0x38>)
 80019e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019ea:	095b      	lsrs	r3, r3, #5
 80019ec:	2001      	movs	r0, #1
 80019ee:	fa00 f202 	lsl.w	r2, r0, r2
 80019f2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80019f6:	bf00      	nop
 80019f8:	370c      	adds	r7, #12
 80019fa:	46bd      	mov	sp, r7
 80019fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a00:	4770      	bx	lr
 8001a02:	bf00      	nop
 8001a04:	e000e100 	.word	0xe000e100

08001a08 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001a08:	b480      	push	{r7}
 8001a0a:	b083      	sub	sp, #12
 8001a0c:	af00      	add	r7, sp, #0
 8001a0e:	4603      	mov	r3, r0
 8001a10:	6039      	str	r1, [r7, #0]
 8001a12:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a14:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	db0a      	blt.n	8001a32 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a1c:	683b      	ldr	r3, [r7, #0]
 8001a1e:	b2da      	uxtb	r2, r3
 8001a20:	490c      	ldr	r1, [pc, #48]	@ (8001a54 <__NVIC_SetPriority+0x4c>)
 8001a22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a26:	0112      	lsls	r2, r2, #4
 8001a28:	b2d2      	uxtb	r2, r2
 8001a2a:	440b      	add	r3, r1
 8001a2c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001a30:	e00a      	b.n	8001a48 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a32:	683b      	ldr	r3, [r7, #0]
 8001a34:	b2da      	uxtb	r2, r3
 8001a36:	4908      	ldr	r1, [pc, #32]	@ (8001a58 <__NVIC_SetPriority+0x50>)
 8001a38:	79fb      	ldrb	r3, [r7, #7]
 8001a3a:	f003 030f 	and.w	r3, r3, #15
 8001a3e:	3b04      	subs	r3, #4
 8001a40:	0112      	lsls	r2, r2, #4
 8001a42:	b2d2      	uxtb	r2, r2
 8001a44:	440b      	add	r3, r1
 8001a46:	761a      	strb	r2, [r3, #24]
}
 8001a48:	bf00      	nop
 8001a4a:	370c      	adds	r7, #12
 8001a4c:	46bd      	mov	sp, r7
 8001a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a52:	4770      	bx	lr
 8001a54:	e000e100 	.word	0xe000e100
 8001a58:	e000ed00 	.word	0xe000ed00

08001a5c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001a5c:	b480      	push	{r7}
 8001a5e:	b089      	sub	sp, #36	@ 0x24
 8001a60:	af00      	add	r7, sp, #0
 8001a62:	60f8      	str	r0, [r7, #12]
 8001a64:	60b9      	str	r1, [r7, #8]
 8001a66:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001a68:	68fb      	ldr	r3, [r7, #12]
 8001a6a:	f003 0307 	and.w	r3, r3, #7
 8001a6e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001a70:	69fb      	ldr	r3, [r7, #28]
 8001a72:	f1c3 0307 	rsb	r3, r3, #7
 8001a76:	2b04      	cmp	r3, #4
 8001a78:	bf28      	it	cs
 8001a7a:	2304      	movcs	r3, #4
 8001a7c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001a7e:	69fb      	ldr	r3, [r7, #28]
 8001a80:	3304      	adds	r3, #4
 8001a82:	2b06      	cmp	r3, #6
 8001a84:	d902      	bls.n	8001a8c <NVIC_EncodePriority+0x30>
 8001a86:	69fb      	ldr	r3, [r7, #28]
 8001a88:	3b03      	subs	r3, #3
 8001a8a:	e000      	b.n	8001a8e <NVIC_EncodePriority+0x32>
 8001a8c:	2300      	movs	r3, #0
 8001a8e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a90:	f04f 32ff 	mov.w	r2, #4294967295
 8001a94:	69bb      	ldr	r3, [r7, #24]
 8001a96:	fa02 f303 	lsl.w	r3, r2, r3
 8001a9a:	43da      	mvns	r2, r3
 8001a9c:	68bb      	ldr	r3, [r7, #8]
 8001a9e:	401a      	ands	r2, r3
 8001aa0:	697b      	ldr	r3, [r7, #20]
 8001aa2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001aa4:	f04f 31ff 	mov.w	r1, #4294967295
 8001aa8:	697b      	ldr	r3, [r7, #20]
 8001aaa:	fa01 f303 	lsl.w	r3, r1, r3
 8001aae:	43d9      	mvns	r1, r3
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ab4:	4313      	orrs	r3, r2
         );
}
 8001ab6:	4618      	mov	r0, r3
 8001ab8:	3724      	adds	r7, #36	@ 0x24
 8001aba:	46bd      	mov	sp, r7
 8001abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac0:	4770      	bx	lr

08001ac2 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ac2:	b580      	push	{r7, lr}
 8001ac4:	b082      	sub	sp, #8
 8001ac6:	af00      	add	r7, sp, #0
 8001ac8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001aca:	6878      	ldr	r0, [r7, #4]
 8001acc:	f7ff ff4c 	bl	8001968 <__NVIC_SetPriorityGrouping>
}
 8001ad0:	bf00      	nop
 8001ad2:	3708      	adds	r7, #8
 8001ad4:	46bd      	mov	sp, r7
 8001ad6:	bd80      	pop	{r7, pc}

08001ad8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001ad8:	b580      	push	{r7, lr}
 8001ada:	b086      	sub	sp, #24
 8001adc:	af00      	add	r7, sp, #0
 8001ade:	4603      	mov	r3, r0
 8001ae0:	60b9      	str	r1, [r7, #8]
 8001ae2:	607a      	str	r2, [r7, #4]
 8001ae4:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001ae6:	2300      	movs	r3, #0
 8001ae8:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001aea:	f7ff ff61 	bl	80019b0 <__NVIC_GetPriorityGrouping>
 8001aee:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001af0:	687a      	ldr	r2, [r7, #4]
 8001af2:	68b9      	ldr	r1, [r7, #8]
 8001af4:	6978      	ldr	r0, [r7, #20]
 8001af6:	f7ff ffb1 	bl	8001a5c <NVIC_EncodePriority>
 8001afa:	4602      	mov	r2, r0
 8001afc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001b00:	4611      	mov	r1, r2
 8001b02:	4618      	mov	r0, r3
 8001b04:	f7ff ff80 	bl	8001a08 <__NVIC_SetPriority>
}
 8001b08:	bf00      	nop
 8001b0a:	3718      	adds	r7, #24
 8001b0c:	46bd      	mov	sp, r7
 8001b0e:	bd80      	pop	{r7, pc}

08001b10 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b10:	b580      	push	{r7, lr}
 8001b12:	b082      	sub	sp, #8
 8001b14:	af00      	add	r7, sp, #0
 8001b16:	4603      	mov	r3, r0
 8001b18:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001b1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b1e:	4618      	mov	r0, r3
 8001b20:	f7ff ff54 	bl	80019cc <__NVIC_EnableIRQ>
}
 8001b24:	bf00      	nop
 8001b26:	3708      	adds	r7, #8
 8001b28:	46bd      	mov	sp, r7
 8001b2a:	bd80      	pop	{r7, pc}

08001b2c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001b2c:	b480      	push	{r7}
 8001b2e:	b083      	sub	sp, #12
 8001b30:	af00      	add	r7, sp, #0
 8001b32:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001b3a:	b2db      	uxtb	r3, r3
 8001b3c:	2b02      	cmp	r3, #2
 8001b3e:	d004      	beq.n	8001b4a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	2280      	movs	r2, #128	@ 0x80
 8001b44:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8001b46:	2301      	movs	r3, #1
 8001b48:	e00c      	b.n	8001b64 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	2205      	movs	r2, #5
 8001b4e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	681a      	ldr	r2, [r3, #0]
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	f022 0201 	bic.w	r2, r2, #1
 8001b60:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001b62:	2300      	movs	r3, #0
}
 8001b64:	4618      	mov	r0, r3
 8001b66:	370c      	adds	r7, #12
 8001b68:	46bd      	mov	sp, r7
 8001b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b6e:	4770      	bx	lr

08001b70 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001b70:	b480      	push	{r7}
 8001b72:	b089      	sub	sp, #36	@ 0x24
 8001b74:	af00      	add	r7, sp, #0
 8001b76:	6078      	str	r0, [r7, #4]
 8001b78:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001b7a:	2300      	movs	r3, #0
 8001b7c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001b7e:	2300      	movs	r3, #0
 8001b80:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001b82:	2300      	movs	r3, #0
 8001b84:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001b86:	2300      	movs	r3, #0
 8001b88:	61fb      	str	r3, [r7, #28]
 8001b8a:	e159      	b.n	8001e40 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001b8c:	2201      	movs	r2, #1
 8001b8e:	69fb      	ldr	r3, [r7, #28]
 8001b90:	fa02 f303 	lsl.w	r3, r2, r3
 8001b94:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001b96:	683b      	ldr	r3, [r7, #0]
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	697a      	ldr	r2, [r7, #20]
 8001b9c:	4013      	ands	r3, r2
 8001b9e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001ba0:	693a      	ldr	r2, [r7, #16]
 8001ba2:	697b      	ldr	r3, [r7, #20]
 8001ba4:	429a      	cmp	r2, r3
 8001ba6:	f040 8148 	bne.w	8001e3a <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001baa:	683b      	ldr	r3, [r7, #0]
 8001bac:	685b      	ldr	r3, [r3, #4]
 8001bae:	f003 0303 	and.w	r3, r3, #3
 8001bb2:	2b01      	cmp	r3, #1
 8001bb4:	d005      	beq.n	8001bc2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001bb6:	683b      	ldr	r3, [r7, #0]
 8001bb8:	685b      	ldr	r3, [r3, #4]
 8001bba:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001bbe:	2b02      	cmp	r3, #2
 8001bc0:	d130      	bne.n	8001c24 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	689b      	ldr	r3, [r3, #8]
 8001bc6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001bc8:	69fb      	ldr	r3, [r7, #28]
 8001bca:	005b      	lsls	r3, r3, #1
 8001bcc:	2203      	movs	r2, #3
 8001bce:	fa02 f303 	lsl.w	r3, r2, r3
 8001bd2:	43db      	mvns	r3, r3
 8001bd4:	69ba      	ldr	r2, [r7, #24]
 8001bd6:	4013      	ands	r3, r2
 8001bd8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001bda:	683b      	ldr	r3, [r7, #0]
 8001bdc:	68da      	ldr	r2, [r3, #12]
 8001bde:	69fb      	ldr	r3, [r7, #28]
 8001be0:	005b      	lsls	r3, r3, #1
 8001be2:	fa02 f303 	lsl.w	r3, r2, r3
 8001be6:	69ba      	ldr	r2, [r7, #24]
 8001be8:	4313      	orrs	r3, r2
 8001bea:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	69ba      	ldr	r2, [r7, #24]
 8001bf0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	685b      	ldr	r3, [r3, #4]
 8001bf6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001bf8:	2201      	movs	r2, #1
 8001bfa:	69fb      	ldr	r3, [r7, #28]
 8001bfc:	fa02 f303 	lsl.w	r3, r2, r3
 8001c00:	43db      	mvns	r3, r3
 8001c02:	69ba      	ldr	r2, [r7, #24]
 8001c04:	4013      	ands	r3, r2
 8001c06:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001c08:	683b      	ldr	r3, [r7, #0]
 8001c0a:	685b      	ldr	r3, [r3, #4]
 8001c0c:	091b      	lsrs	r3, r3, #4
 8001c0e:	f003 0201 	and.w	r2, r3, #1
 8001c12:	69fb      	ldr	r3, [r7, #28]
 8001c14:	fa02 f303 	lsl.w	r3, r2, r3
 8001c18:	69ba      	ldr	r2, [r7, #24]
 8001c1a:	4313      	orrs	r3, r2
 8001c1c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	69ba      	ldr	r2, [r7, #24]
 8001c22:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001c24:	683b      	ldr	r3, [r7, #0]
 8001c26:	685b      	ldr	r3, [r3, #4]
 8001c28:	f003 0303 	and.w	r3, r3, #3
 8001c2c:	2b03      	cmp	r3, #3
 8001c2e:	d017      	beq.n	8001c60 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	68db      	ldr	r3, [r3, #12]
 8001c34:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001c36:	69fb      	ldr	r3, [r7, #28]
 8001c38:	005b      	lsls	r3, r3, #1
 8001c3a:	2203      	movs	r2, #3
 8001c3c:	fa02 f303 	lsl.w	r3, r2, r3
 8001c40:	43db      	mvns	r3, r3
 8001c42:	69ba      	ldr	r2, [r7, #24]
 8001c44:	4013      	ands	r3, r2
 8001c46:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001c48:	683b      	ldr	r3, [r7, #0]
 8001c4a:	689a      	ldr	r2, [r3, #8]
 8001c4c:	69fb      	ldr	r3, [r7, #28]
 8001c4e:	005b      	lsls	r3, r3, #1
 8001c50:	fa02 f303 	lsl.w	r3, r2, r3
 8001c54:	69ba      	ldr	r2, [r7, #24]
 8001c56:	4313      	orrs	r3, r2
 8001c58:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	69ba      	ldr	r2, [r7, #24]
 8001c5e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001c60:	683b      	ldr	r3, [r7, #0]
 8001c62:	685b      	ldr	r3, [r3, #4]
 8001c64:	f003 0303 	and.w	r3, r3, #3
 8001c68:	2b02      	cmp	r3, #2
 8001c6a:	d123      	bne.n	8001cb4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001c6c:	69fb      	ldr	r3, [r7, #28]
 8001c6e:	08da      	lsrs	r2, r3, #3
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	3208      	adds	r2, #8
 8001c74:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001c78:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001c7a:	69fb      	ldr	r3, [r7, #28]
 8001c7c:	f003 0307 	and.w	r3, r3, #7
 8001c80:	009b      	lsls	r3, r3, #2
 8001c82:	220f      	movs	r2, #15
 8001c84:	fa02 f303 	lsl.w	r3, r2, r3
 8001c88:	43db      	mvns	r3, r3
 8001c8a:	69ba      	ldr	r2, [r7, #24]
 8001c8c:	4013      	ands	r3, r2
 8001c8e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001c90:	683b      	ldr	r3, [r7, #0]
 8001c92:	691a      	ldr	r2, [r3, #16]
 8001c94:	69fb      	ldr	r3, [r7, #28]
 8001c96:	f003 0307 	and.w	r3, r3, #7
 8001c9a:	009b      	lsls	r3, r3, #2
 8001c9c:	fa02 f303 	lsl.w	r3, r2, r3
 8001ca0:	69ba      	ldr	r2, [r7, #24]
 8001ca2:	4313      	orrs	r3, r2
 8001ca4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001ca6:	69fb      	ldr	r3, [r7, #28]
 8001ca8:	08da      	lsrs	r2, r3, #3
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	3208      	adds	r2, #8
 8001cae:	69b9      	ldr	r1, [r7, #24]
 8001cb0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001cba:	69fb      	ldr	r3, [r7, #28]
 8001cbc:	005b      	lsls	r3, r3, #1
 8001cbe:	2203      	movs	r2, #3
 8001cc0:	fa02 f303 	lsl.w	r3, r2, r3
 8001cc4:	43db      	mvns	r3, r3
 8001cc6:	69ba      	ldr	r2, [r7, #24]
 8001cc8:	4013      	ands	r3, r2
 8001cca:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001ccc:	683b      	ldr	r3, [r7, #0]
 8001cce:	685b      	ldr	r3, [r3, #4]
 8001cd0:	f003 0203 	and.w	r2, r3, #3
 8001cd4:	69fb      	ldr	r3, [r7, #28]
 8001cd6:	005b      	lsls	r3, r3, #1
 8001cd8:	fa02 f303 	lsl.w	r3, r2, r3
 8001cdc:	69ba      	ldr	r2, [r7, #24]
 8001cde:	4313      	orrs	r3, r2
 8001ce0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	69ba      	ldr	r2, [r7, #24]
 8001ce6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001ce8:	683b      	ldr	r3, [r7, #0]
 8001cea:	685b      	ldr	r3, [r3, #4]
 8001cec:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	f000 80a2 	beq.w	8001e3a <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001cf6:	2300      	movs	r3, #0
 8001cf8:	60fb      	str	r3, [r7, #12]
 8001cfa:	4b57      	ldr	r3, [pc, #348]	@ (8001e58 <HAL_GPIO_Init+0x2e8>)
 8001cfc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001cfe:	4a56      	ldr	r2, [pc, #344]	@ (8001e58 <HAL_GPIO_Init+0x2e8>)
 8001d00:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001d04:	6453      	str	r3, [r2, #68]	@ 0x44
 8001d06:	4b54      	ldr	r3, [pc, #336]	@ (8001e58 <HAL_GPIO_Init+0x2e8>)
 8001d08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d0a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001d0e:	60fb      	str	r3, [r7, #12]
 8001d10:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001d12:	4a52      	ldr	r2, [pc, #328]	@ (8001e5c <HAL_GPIO_Init+0x2ec>)
 8001d14:	69fb      	ldr	r3, [r7, #28]
 8001d16:	089b      	lsrs	r3, r3, #2
 8001d18:	3302      	adds	r3, #2
 8001d1a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001d1e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001d20:	69fb      	ldr	r3, [r7, #28]
 8001d22:	f003 0303 	and.w	r3, r3, #3
 8001d26:	009b      	lsls	r3, r3, #2
 8001d28:	220f      	movs	r2, #15
 8001d2a:	fa02 f303 	lsl.w	r3, r2, r3
 8001d2e:	43db      	mvns	r3, r3
 8001d30:	69ba      	ldr	r2, [r7, #24]
 8001d32:	4013      	ands	r3, r2
 8001d34:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	4a49      	ldr	r2, [pc, #292]	@ (8001e60 <HAL_GPIO_Init+0x2f0>)
 8001d3a:	4293      	cmp	r3, r2
 8001d3c:	d019      	beq.n	8001d72 <HAL_GPIO_Init+0x202>
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	4a48      	ldr	r2, [pc, #288]	@ (8001e64 <HAL_GPIO_Init+0x2f4>)
 8001d42:	4293      	cmp	r3, r2
 8001d44:	d013      	beq.n	8001d6e <HAL_GPIO_Init+0x1fe>
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	4a47      	ldr	r2, [pc, #284]	@ (8001e68 <HAL_GPIO_Init+0x2f8>)
 8001d4a:	4293      	cmp	r3, r2
 8001d4c:	d00d      	beq.n	8001d6a <HAL_GPIO_Init+0x1fa>
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	4a46      	ldr	r2, [pc, #280]	@ (8001e6c <HAL_GPIO_Init+0x2fc>)
 8001d52:	4293      	cmp	r3, r2
 8001d54:	d007      	beq.n	8001d66 <HAL_GPIO_Init+0x1f6>
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	4a45      	ldr	r2, [pc, #276]	@ (8001e70 <HAL_GPIO_Init+0x300>)
 8001d5a:	4293      	cmp	r3, r2
 8001d5c:	d101      	bne.n	8001d62 <HAL_GPIO_Init+0x1f2>
 8001d5e:	2304      	movs	r3, #4
 8001d60:	e008      	b.n	8001d74 <HAL_GPIO_Init+0x204>
 8001d62:	2307      	movs	r3, #7
 8001d64:	e006      	b.n	8001d74 <HAL_GPIO_Init+0x204>
 8001d66:	2303      	movs	r3, #3
 8001d68:	e004      	b.n	8001d74 <HAL_GPIO_Init+0x204>
 8001d6a:	2302      	movs	r3, #2
 8001d6c:	e002      	b.n	8001d74 <HAL_GPIO_Init+0x204>
 8001d6e:	2301      	movs	r3, #1
 8001d70:	e000      	b.n	8001d74 <HAL_GPIO_Init+0x204>
 8001d72:	2300      	movs	r3, #0
 8001d74:	69fa      	ldr	r2, [r7, #28]
 8001d76:	f002 0203 	and.w	r2, r2, #3
 8001d7a:	0092      	lsls	r2, r2, #2
 8001d7c:	4093      	lsls	r3, r2
 8001d7e:	69ba      	ldr	r2, [r7, #24]
 8001d80:	4313      	orrs	r3, r2
 8001d82:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001d84:	4935      	ldr	r1, [pc, #212]	@ (8001e5c <HAL_GPIO_Init+0x2ec>)
 8001d86:	69fb      	ldr	r3, [r7, #28]
 8001d88:	089b      	lsrs	r3, r3, #2
 8001d8a:	3302      	adds	r3, #2
 8001d8c:	69ba      	ldr	r2, [r7, #24]
 8001d8e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001d92:	4b38      	ldr	r3, [pc, #224]	@ (8001e74 <HAL_GPIO_Init+0x304>)
 8001d94:	689b      	ldr	r3, [r3, #8]
 8001d96:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d98:	693b      	ldr	r3, [r7, #16]
 8001d9a:	43db      	mvns	r3, r3
 8001d9c:	69ba      	ldr	r2, [r7, #24]
 8001d9e:	4013      	ands	r3, r2
 8001da0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001da2:	683b      	ldr	r3, [r7, #0]
 8001da4:	685b      	ldr	r3, [r3, #4]
 8001da6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d003      	beq.n	8001db6 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8001dae:	69ba      	ldr	r2, [r7, #24]
 8001db0:	693b      	ldr	r3, [r7, #16]
 8001db2:	4313      	orrs	r3, r2
 8001db4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001db6:	4a2f      	ldr	r2, [pc, #188]	@ (8001e74 <HAL_GPIO_Init+0x304>)
 8001db8:	69bb      	ldr	r3, [r7, #24]
 8001dba:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001dbc:	4b2d      	ldr	r3, [pc, #180]	@ (8001e74 <HAL_GPIO_Init+0x304>)
 8001dbe:	68db      	ldr	r3, [r3, #12]
 8001dc0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001dc2:	693b      	ldr	r3, [r7, #16]
 8001dc4:	43db      	mvns	r3, r3
 8001dc6:	69ba      	ldr	r2, [r7, #24]
 8001dc8:	4013      	ands	r3, r2
 8001dca:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001dcc:	683b      	ldr	r3, [r7, #0]
 8001dce:	685b      	ldr	r3, [r3, #4]
 8001dd0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001dd4:	2b00      	cmp	r3, #0
 8001dd6:	d003      	beq.n	8001de0 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001dd8:	69ba      	ldr	r2, [r7, #24]
 8001dda:	693b      	ldr	r3, [r7, #16]
 8001ddc:	4313      	orrs	r3, r2
 8001dde:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001de0:	4a24      	ldr	r2, [pc, #144]	@ (8001e74 <HAL_GPIO_Init+0x304>)
 8001de2:	69bb      	ldr	r3, [r7, #24]
 8001de4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001de6:	4b23      	ldr	r3, [pc, #140]	@ (8001e74 <HAL_GPIO_Init+0x304>)
 8001de8:	685b      	ldr	r3, [r3, #4]
 8001dea:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001dec:	693b      	ldr	r3, [r7, #16]
 8001dee:	43db      	mvns	r3, r3
 8001df0:	69ba      	ldr	r2, [r7, #24]
 8001df2:	4013      	ands	r3, r2
 8001df4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001df6:	683b      	ldr	r3, [r7, #0]
 8001df8:	685b      	ldr	r3, [r3, #4]
 8001dfa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	d003      	beq.n	8001e0a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8001e02:	69ba      	ldr	r2, [r7, #24]
 8001e04:	693b      	ldr	r3, [r7, #16]
 8001e06:	4313      	orrs	r3, r2
 8001e08:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001e0a:	4a1a      	ldr	r2, [pc, #104]	@ (8001e74 <HAL_GPIO_Init+0x304>)
 8001e0c:	69bb      	ldr	r3, [r7, #24]
 8001e0e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001e10:	4b18      	ldr	r3, [pc, #96]	@ (8001e74 <HAL_GPIO_Init+0x304>)
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001e16:	693b      	ldr	r3, [r7, #16]
 8001e18:	43db      	mvns	r3, r3
 8001e1a:	69ba      	ldr	r2, [r7, #24]
 8001e1c:	4013      	ands	r3, r2
 8001e1e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001e20:	683b      	ldr	r3, [r7, #0]
 8001e22:	685b      	ldr	r3, [r3, #4]
 8001e24:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001e28:	2b00      	cmp	r3, #0
 8001e2a:	d003      	beq.n	8001e34 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001e2c:	69ba      	ldr	r2, [r7, #24]
 8001e2e:	693b      	ldr	r3, [r7, #16]
 8001e30:	4313      	orrs	r3, r2
 8001e32:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001e34:	4a0f      	ldr	r2, [pc, #60]	@ (8001e74 <HAL_GPIO_Init+0x304>)
 8001e36:	69bb      	ldr	r3, [r7, #24]
 8001e38:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001e3a:	69fb      	ldr	r3, [r7, #28]
 8001e3c:	3301      	adds	r3, #1
 8001e3e:	61fb      	str	r3, [r7, #28]
 8001e40:	69fb      	ldr	r3, [r7, #28]
 8001e42:	2b0f      	cmp	r3, #15
 8001e44:	f67f aea2 	bls.w	8001b8c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001e48:	bf00      	nop
 8001e4a:	bf00      	nop
 8001e4c:	3724      	adds	r7, #36	@ 0x24
 8001e4e:	46bd      	mov	sp, r7
 8001e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e54:	4770      	bx	lr
 8001e56:	bf00      	nop
 8001e58:	40023800 	.word	0x40023800
 8001e5c:	40013800 	.word	0x40013800
 8001e60:	40020000 	.word	0x40020000
 8001e64:	40020400 	.word	0x40020400
 8001e68:	40020800 	.word	0x40020800
 8001e6c:	40020c00 	.word	0x40020c00
 8001e70:	40021000 	.word	0x40021000
 8001e74:	40013c00 	.word	0x40013c00

08001e78 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001e78:	b480      	push	{r7}
 8001e7a:	b083      	sub	sp, #12
 8001e7c:	af00      	add	r7, sp, #0
 8001e7e:	6078      	str	r0, [r7, #4]
 8001e80:	460b      	mov	r3, r1
 8001e82:	807b      	strh	r3, [r7, #2]
 8001e84:	4613      	mov	r3, r2
 8001e86:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001e88:	787b      	ldrb	r3, [r7, #1]
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	d003      	beq.n	8001e96 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001e8e:	887a      	ldrh	r2, [r7, #2]
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001e94:	e003      	b.n	8001e9e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001e96:	887b      	ldrh	r3, [r7, #2]
 8001e98:	041a      	lsls	r2, r3, #16
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	619a      	str	r2, [r3, #24]
}
 8001e9e:	bf00      	nop
 8001ea0:	370c      	adds	r7, #12
 8001ea2:	46bd      	mov	sp, r7
 8001ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea8:	4770      	bx	lr
	...

08001eac <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001eac:	b580      	push	{r7, lr}
 8001eae:	b084      	sub	sp, #16
 8001eb0:	af00      	add	r7, sp, #0
 8001eb2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d101      	bne.n	8001ebe <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001eba:	2301      	movs	r3, #1
 8001ebc:	e12b      	b.n	8002116 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001ec4:	b2db      	uxtb	r3, r3
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	d106      	bne.n	8001ed8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	2200      	movs	r2, #0
 8001ece:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8001ed2:	6878      	ldr	r0, [r7, #4]
 8001ed4:	f7fe fc58 	bl	8000788 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	2224      	movs	r2, #36	@ 0x24
 8001edc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	681a      	ldr	r2, [r3, #0]
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	f022 0201 	bic.w	r2, r2, #1
 8001eee:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	681a      	ldr	r2, [r3, #0]
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8001efe:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	681a      	ldr	r2, [r3, #0]
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001f0e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001f10:	f001 f8da 	bl	80030c8 <HAL_RCC_GetPCLK1Freq>
 8001f14:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	685b      	ldr	r3, [r3, #4]
 8001f1a:	4a81      	ldr	r2, [pc, #516]	@ (8002120 <HAL_I2C_Init+0x274>)
 8001f1c:	4293      	cmp	r3, r2
 8001f1e:	d807      	bhi.n	8001f30 <HAL_I2C_Init+0x84>
 8001f20:	68fb      	ldr	r3, [r7, #12]
 8001f22:	4a80      	ldr	r2, [pc, #512]	@ (8002124 <HAL_I2C_Init+0x278>)
 8001f24:	4293      	cmp	r3, r2
 8001f26:	bf94      	ite	ls
 8001f28:	2301      	movls	r3, #1
 8001f2a:	2300      	movhi	r3, #0
 8001f2c:	b2db      	uxtb	r3, r3
 8001f2e:	e006      	b.n	8001f3e <HAL_I2C_Init+0x92>
 8001f30:	68fb      	ldr	r3, [r7, #12]
 8001f32:	4a7d      	ldr	r2, [pc, #500]	@ (8002128 <HAL_I2C_Init+0x27c>)
 8001f34:	4293      	cmp	r3, r2
 8001f36:	bf94      	ite	ls
 8001f38:	2301      	movls	r3, #1
 8001f3a:	2300      	movhi	r3, #0
 8001f3c:	b2db      	uxtb	r3, r3
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d001      	beq.n	8001f46 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8001f42:	2301      	movs	r3, #1
 8001f44:	e0e7      	b.n	8002116 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8001f46:	68fb      	ldr	r3, [r7, #12]
 8001f48:	4a78      	ldr	r2, [pc, #480]	@ (800212c <HAL_I2C_Init+0x280>)
 8001f4a:	fba2 2303 	umull	r2, r3, r2, r3
 8001f4e:	0c9b      	lsrs	r3, r3, #18
 8001f50:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	685b      	ldr	r3, [r3, #4]
 8001f58:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	68ba      	ldr	r2, [r7, #8]
 8001f62:	430a      	orrs	r2, r1
 8001f64:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	6a1b      	ldr	r3, [r3, #32]
 8001f6c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	685b      	ldr	r3, [r3, #4]
 8001f74:	4a6a      	ldr	r2, [pc, #424]	@ (8002120 <HAL_I2C_Init+0x274>)
 8001f76:	4293      	cmp	r3, r2
 8001f78:	d802      	bhi.n	8001f80 <HAL_I2C_Init+0xd4>
 8001f7a:	68bb      	ldr	r3, [r7, #8]
 8001f7c:	3301      	adds	r3, #1
 8001f7e:	e009      	b.n	8001f94 <HAL_I2C_Init+0xe8>
 8001f80:	68bb      	ldr	r3, [r7, #8]
 8001f82:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8001f86:	fb02 f303 	mul.w	r3, r2, r3
 8001f8a:	4a69      	ldr	r2, [pc, #420]	@ (8002130 <HAL_I2C_Init+0x284>)
 8001f8c:	fba2 2303 	umull	r2, r3, r2, r3
 8001f90:	099b      	lsrs	r3, r3, #6
 8001f92:	3301      	adds	r3, #1
 8001f94:	687a      	ldr	r2, [r7, #4]
 8001f96:	6812      	ldr	r2, [r2, #0]
 8001f98:	430b      	orrs	r3, r1
 8001f9a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	69db      	ldr	r3, [r3, #28]
 8001fa2:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8001fa6:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	685b      	ldr	r3, [r3, #4]
 8001fae:	495c      	ldr	r1, [pc, #368]	@ (8002120 <HAL_I2C_Init+0x274>)
 8001fb0:	428b      	cmp	r3, r1
 8001fb2:	d819      	bhi.n	8001fe8 <HAL_I2C_Init+0x13c>
 8001fb4:	68fb      	ldr	r3, [r7, #12]
 8001fb6:	1e59      	subs	r1, r3, #1
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	685b      	ldr	r3, [r3, #4]
 8001fbc:	005b      	lsls	r3, r3, #1
 8001fbe:	fbb1 f3f3 	udiv	r3, r1, r3
 8001fc2:	1c59      	adds	r1, r3, #1
 8001fc4:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8001fc8:	400b      	ands	r3, r1
 8001fca:	2b00      	cmp	r3, #0
 8001fcc:	d00a      	beq.n	8001fe4 <HAL_I2C_Init+0x138>
 8001fce:	68fb      	ldr	r3, [r7, #12]
 8001fd0:	1e59      	subs	r1, r3, #1
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	685b      	ldr	r3, [r3, #4]
 8001fd6:	005b      	lsls	r3, r3, #1
 8001fd8:	fbb1 f3f3 	udiv	r3, r1, r3
 8001fdc:	3301      	adds	r3, #1
 8001fde:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001fe2:	e051      	b.n	8002088 <HAL_I2C_Init+0x1dc>
 8001fe4:	2304      	movs	r3, #4
 8001fe6:	e04f      	b.n	8002088 <HAL_I2C_Init+0x1dc>
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	689b      	ldr	r3, [r3, #8]
 8001fec:	2b00      	cmp	r3, #0
 8001fee:	d111      	bne.n	8002014 <HAL_I2C_Init+0x168>
 8001ff0:	68fb      	ldr	r3, [r7, #12]
 8001ff2:	1e58      	subs	r0, r3, #1
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	6859      	ldr	r1, [r3, #4]
 8001ff8:	460b      	mov	r3, r1
 8001ffa:	005b      	lsls	r3, r3, #1
 8001ffc:	440b      	add	r3, r1
 8001ffe:	fbb0 f3f3 	udiv	r3, r0, r3
 8002002:	3301      	adds	r3, #1
 8002004:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002008:	2b00      	cmp	r3, #0
 800200a:	bf0c      	ite	eq
 800200c:	2301      	moveq	r3, #1
 800200e:	2300      	movne	r3, #0
 8002010:	b2db      	uxtb	r3, r3
 8002012:	e012      	b.n	800203a <HAL_I2C_Init+0x18e>
 8002014:	68fb      	ldr	r3, [r7, #12]
 8002016:	1e58      	subs	r0, r3, #1
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	6859      	ldr	r1, [r3, #4]
 800201c:	460b      	mov	r3, r1
 800201e:	009b      	lsls	r3, r3, #2
 8002020:	440b      	add	r3, r1
 8002022:	0099      	lsls	r1, r3, #2
 8002024:	440b      	add	r3, r1
 8002026:	fbb0 f3f3 	udiv	r3, r0, r3
 800202a:	3301      	adds	r3, #1
 800202c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002030:	2b00      	cmp	r3, #0
 8002032:	bf0c      	ite	eq
 8002034:	2301      	moveq	r3, #1
 8002036:	2300      	movne	r3, #0
 8002038:	b2db      	uxtb	r3, r3
 800203a:	2b00      	cmp	r3, #0
 800203c:	d001      	beq.n	8002042 <HAL_I2C_Init+0x196>
 800203e:	2301      	movs	r3, #1
 8002040:	e022      	b.n	8002088 <HAL_I2C_Init+0x1dc>
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	689b      	ldr	r3, [r3, #8]
 8002046:	2b00      	cmp	r3, #0
 8002048:	d10e      	bne.n	8002068 <HAL_I2C_Init+0x1bc>
 800204a:	68fb      	ldr	r3, [r7, #12]
 800204c:	1e58      	subs	r0, r3, #1
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	6859      	ldr	r1, [r3, #4]
 8002052:	460b      	mov	r3, r1
 8002054:	005b      	lsls	r3, r3, #1
 8002056:	440b      	add	r3, r1
 8002058:	fbb0 f3f3 	udiv	r3, r0, r3
 800205c:	3301      	adds	r3, #1
 800205e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002062:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002066:	e00f      	b.n	8002088 <HAL_I2C_Init+0x1dc>
 8002068:	68fb      	ldr	r3, [r7, #12]
 800206a:	1e58      	subs	r0, r3, #1
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	6859      	ldr	r1, [r3, #4]
 8002070:	460b      	mov	r3, r1
 8002072:	009b      	lsls	r3, r3, #2
 8002074:	440b      	add	r3, r1
 8002076:	0099      	lsls	r1, r3, #2
 8002078:	440b      	add	r3, r1
 800207a:	fbb0 f3f3 	udiv	r3, r0, r3
 800207e:	3301      	adds	r3, #1
 8002080:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002084:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002088:	6879      	ldr	r1, [r7, #4]
 800208a:	6809      	ldr	r1, [r1, #0]
 800208c:	4313      	orrs	r3, r2
 800208e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	69da      	ldr	r2, [r3, #28]
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	6a1b      	ldr	r3, [r3, #32]
 80020a2:	431a      	orrs	r2, r3
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	430a      	orrs	r2, r1
 80020aa:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	689b      	ldr	r3, [r3, #8]
 80020b2:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80020b6:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80020ba:	687a      	ldr	r2, [r7, #4]
 80020bc:	6911      	ldr	r1, [r2, #16]
 80020be:	687a      	ldr	r2, [r7, #4]
 80020c0:	68d2      	ldr	r2, [r2, #12]
 80020c2:	4311      	orrs	r1, r2
 80020c4:	687a      	ldr	r2, [r7, #4]
 80020c6:	6812      	ldr	r2, [r2, #0]
 80020c8:	430b      	orrs	r3, r1
 80020ca:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	68db      	ldr	r3, [r3, #12]
 80020d2:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	695a      	ldr	r2, [r3, #20]
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	699b      	ldr	r3, [r3, #24]
 80020de:	431a      	orrs	r2, r3
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	430a      	orrs	r2, r1
 80020e6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	681a      	ldr	r2, [r3, #0]
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	f042 0201 	orr.w	r2, r2, #1
 80020f6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	2200      	movs	r2, #0
 80020fc:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	2220      	movs	r2, #32
 8002102:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	2200      	movs	r2, #0
 800210a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	2200      	movs	r2, #0
 8002110:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8002114:	2300      	movs	r3, #0
}
 8002116:	4618      	mov	r0, r3
 8002118:	3710      	adds	r7, #16
 800211a:	46bd      	mov	sp, r7
 800211c:	bd80      	pop	{r7, pc}
 800211e:	bf00      	nop
 8002120:	000186a0 	.word	0x000186a0
 8002124:	001e847f 	.word	0x001e847f
 8002128:	003d08ff 	.word	0x003d08ff
 800212c:	431bde83 	.word	0x431bde83
 8002130:	10624dd3 	.word	0x10624dd3

08002134 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002134:	b580      	push	{r7, lr}
 8002136:	b088      	sub	sp, #32
 8002138:	af02      	add	r7, sp, #8
 800213a:	60f8      	str	r0, [r7, #12]
 800213c:	607a      	str	r2, [r7, #4]
 800213e:	461a      	mov	r2, r3
 8002140:	460b      	mov	r3, r1
 8002142:	817b      	strh	r3, [r7, #10]
 8002144:	4613      	mov	r3, r2
 8002146:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002148:	f7ff fbde 	bl	8001908 <HAL_GetTick>
 800214c:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800214e:	68fb      	ldr	r3, [r7, #12]
 8002150:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002154:	b2db      	uxtb	r3, r3
 8002156:	2b20      	cmp	r3, #32
 8002158:	f040 80e0 	bne.w	800231c <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800215c:	697b      	ldr	r3, [r7, #20]
 800215e:	9300      	str	r3, [sp, #0]
 8002160:	2319      	movs	r3, #25
 8002162:	2201      	movs	r2, #1
 8002164:	4970      	ldr	r1, [pc, #448]	@ (8002328 <HAL_I2C_Master_Transmit+0x1f4>)
 8002166:	68f8      	ldr	r0, [r7, #12]
 8002168:	f000 f964 	bl	8002434 <I2C_WaitOnFlagUntilTimeout>
 800216c:	4603      	mov	r3, r0
 800216e:	2b00      	cmp	r3, #0
 8002170:	d001      	beq.n	8002176 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8002172:	2302      	movs	r3, #2
 8002174:	e0d3      	b.n	800231e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002176:	68fb      	ldr	r3, [r7, #12]
 8002178:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800217c:	2b01      	cmp	r3, #1
 800217e:	d101      	bne.n	8002184 <HAL_I2C_Master_Transmit+0x50>
 8002180:	2302      	movs	r3, #2
 8002182:	e0cc      	b.n	800231e <HAL_I2C_Master_Transmit+0x1ea>
 8002184:	68fb      	ldr	r3, [r7, #12]
 8002186:	2201      	movs	r2, #1
 8002188:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800218c:	68fb      	ldr	r3, [r7, #12]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	f003 0301 	and.w	r3, r3, #1
 8002196:	2b01      	cmp	r3, #1
 8002198:	d007      	beq.n	80021aa <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800219a:	68fb      	ldr	r3, [r7, #12]
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	681a      	ldr	r2, [r3, #0]
 80021a0:	68fb      	ldr	r3, [r7, #12]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	f042 0201 	orr.w	r2, r2, #1
 80021a8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80021aa:	68fb      	ldr	r3, [r7, #12]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	681a      	ldr	r2, [r3, #0]
 80021b0:	68fb      	ldr	r3, [r7, #12]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80021b8:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80021ba:	68fb      	ldr	r3, [r7, #12]
 80021bc:	2221      	movs	r2, #33	@ 0x21
 80021be:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80021c2:	68fb      	ldr	r3, [r7, #12]
 80021c4:	2210      	movs	r2, #16
 80021c6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80021ca:	68fb      	ldr	r3, [r7, #12]
 80021cc:	2200      	movs	r2, #0
 80021ce:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80021d0:	68fb      	ldr	r3, [r7, #12]
 80021d2:	687a      	ldr	r2, [r7, #4]
 80021d4:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80021d6:	68fb      	ldr	r3, [r7, #12]
 80021d8:	893a      	ldrh	r2, [r7, #8]
 80021da:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80021dc:	68fb      	ldr	r3, [r7, #12]
 80021de:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80021e0:	b29a      	uxth	r2, r3
 80021e2:	68fb      	ldr	r3, [r7, #12]
 80021e4:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80021e6:	68fb      	ldr	r3, [r7, #12]
 80021e8:	4a50      	ldr	r2, [pc, #320]	@ (800232c <HAL_I2C_Master_Transmit+0x1f8>)
 80021ea:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80021ec:	8979      	ldrh	r1, [r7, #10]
 80021ee:	697b      	ldr	r3, [r7, #20]
 80021f0:	6a3a      	ldr	r2, [r7, #32]
 80021f2:	68f8      	ldr	r0, [r7, #12]
 80021f4:	f000 f89c 	bl	8002330 <I2C_MasterRequestWrite>
 80021f8:	4603      	mov	r3, r0
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d001      	beq.n	8002202 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80021fe:	2301      	movs	r3, #1
 8002200:	e08d      	b.n	800231e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002202:	2300      	movs	r3, #0
 8002204:	613b      	str	r3, [r7, #16]
 8002206:	68fb      	ldr	r3, [r7, #12]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	695b      	ldr	r3, [r3, #20]
 800220c:	613b      	str	r3, [r7, #16]
 800220e:	68fb      	ldr	r3, [r7, #12]
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	699b      	ldr	r3, [r3, #24]
 8002214:	613b      	str	r3, [r7, #16]
 8002216:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8002218:	e066      	b.n	80022e8 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800221a:	697a      	ldr	r2, [r7, #20]
 800221c:	6a39      	ldr	r1, [r7, #32]
 800221e:	68f8      	ldr	r0, [r7, #12]
 8002220:	f000 fa22 	bl	8002668 <I2C_WaitOnTXEFlagUntilTimeout>
 8002224:	4603      	mov	r3, r0
 8002226:	2b00      	cmp	r3, #0
 8002228:	d00d      	beq.n	8002246 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800222a:	68fb      	ldr	r3, [r7, #12]
 800222c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800222e:	2b04      	cmp	r3, #4
 8002230:	d107      	bne.n	8002242 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002232:	68fb      	ldr	r3, [r7, #12]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	681a      	ldr	r2, [r3, #0]
 8002238:	68fb      	ldr	r3, [r7, #12]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002240:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002242:	2301      	movs	r3, #1
 8002244:	e06b      	b.n	800231e <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002246:	68fb      	ldr	r3, [r7, #12]
 8002248:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800224a:	781a      	ldrb	r2, [r3, #0]
 800224c:	68fb      	ldr	r3, [r7, #12]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002252:	68fb      	ldr	r3, [r7, #12]
 8002254:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002256:	1c5a      	adds	r2, r3, #1
 8002258:	68fb      	ldr	r3, [r7, #12]
 800225a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 800225c:	68fb      	ldr	r3, [r7, #12]
 800225e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002260:	b29b      	uxth	r3, r3
 8002262:	3b01      	subs	r3, #1
 8002264:	b29a      	uxth	r2, r3
 8002266:	68fb      	ldr	r3, [r7, #12]
 8002268:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800226a:	68fb      	ldr	r3, [r7, #12]
 800226c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800226e:	3b01      	subs	r3, #1
 8002270:	b29a      	uxth	r2, r3
 8002272:	68fb      	ldr	r3, [r7, #12]
 8002274:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002276:	68fb      	ldr	r3, [r7, #12]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	695b      	ldr	r3, [r3, #20]
 800227c:	f003 0304 	and.w	r3, r3, #4
 8002280:	2b04      	cmp	r3, #4
 8002282:	d11b      	bne.n	80022bc <HAL_I2C_Master_Transmit+0x188>
 8002284:	68fb      	ldr	r3, [r7, #12]
 8002286:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002288:	2b00      	cmp	r3, #0
 800228a:	d017      	beq.n	80022bc <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800228c:	68fb      	ldr	r3, [r7, #12]
 800228e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002290:	781a      	ldrb	r2, [r3, #0]
 8002292:	68fb      	ldr	r3, [r7, #12]
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002298:	68fb      	ldr	r3, [r7, #12]
 800229a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800229c:	1c5a      	adds	r2, r3, #1
 800229e:	68fb      	ldr	r3, [r7, #12]
 80022a0:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 80022a2:	68fb      	ldr	r3, [r7, #12]
 80022a4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80022a6:	b29b      	uxth	r3, r3
 80022a8:	3b01      	subs	r3, #1
 80022aa:	b29a      	uxth	r2, r3
 80022ac:	68fb      	ldr	r3, [r7, #12]
 80022ae:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 80022b0:	68fb      	ldr	r3, [r7, #12]
 80022b2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80022b4:	3b01      	subs	r3, #1
 80022b6:	b29a      	uxth	r2, r3
 80022b8:	68fb      	ldr	r3, [r7, #12]
 80022ba:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80022bc:	697a      	ldr	r2, [r7, #20]
 80022be:	6a39      	ldr	r1, [r7, #32]
 80022c0:	68f8      	ldr	r0, [r7, #12]
 80022c2:	f000 fa19 	bl	80026f8 <I2C_WaitOnBTFFlagUntilTimeout>
 80022c6:	4603      	mov	r3, r0
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	d00d      	beq.n	80022e8 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80022cc:	68fb      	ldr	r3, [r7, #12]
 80022ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022d0:	2b04      	cmp	r3, #4
 80022d2:	d107      	bne.n	80022e4 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80022d4:	68fb      	ldr	r3, [r7, #12]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	681a      	ldr	r2, [r3, #0]
 80022da:	68fb      	ldr	r3, [r7, #12]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80022e2:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80022e4:	2301      	movs	r3, #1
 80022e6:	e01a      	b.n	800231e <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80022e8:	68fb      	ldr	r3, [r7, #12]
 80022ea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d194      	bne.n	800221a <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80022f0:	68fb      	ldr	r3, [r7, #12]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	681a      	ldr	r2, [r3, #0]
 80022f6:	68fb      	ldr	r3, [r7, #12]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80022fe:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002300:	68fb      	ldr	r3, [r7, #12]
 8002302:	2220      	movs	r2, #32
 8002304:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	2200      	movs	r2, #0
 800230c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002310:	68fb      	ldr	r3, [r7, #12]
 8002312:	2200      	movs	r2, #0
 8002314:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8002318:	2300      	movs	r3, #0
 800231a:	e000      	b.n	800231e <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 800231c:	2302      	movs	r3, #2
  }
}
 800231e:	4618      	mov	r0, r3
 8002320:	3718      	adds	r7, #24
 8002322:	46bd      	mov	sp, r7
 8002324:	bd80      	pop	{r7, pc}
 8002326:	bf00      	nop
 8002328:	00100002 	.word	0x00100002
 800232c:	ffff0000 	.word	0xffff0000

08002330 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8002330:	b580      	push	{r7, lr}
 8002332:	b088      	sub	sp, #32
 8002334:	af02      	add	r7, sp, #8
 8002336:	60f8      	str	r0, [r7, #12]
 8002338:	607a      	str	r2, [r7, #4]
 800233a:	603b      	str	r3, [r7, #0]
 800233c:	460b      	mov	r3, r1
 800233e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002340:	68fb      	ldr	r3, [r7, #12]
 8002342:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002344:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002346:	697b      	ldr	r3, [r7, #20]
 8002348:	2b08      	cmp	r3, #8
 800234a:	d006      	beq.n	800235a <I2C_MasterRequestWrite+0x2a>
 800234c:	697b      	ldr	r3, [r7, #20]
 800234e:	2b01      	cmp	r3, #1
 8002350:	d003      	beq.n	800235a <I2C_MasterRequestWrite+0x2a>
 8002352:	697b      	ldr	r3, [r7, #20]
 8002354:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8002358:	d108      	bne.n	800236c <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800235a:	68fb      	ldr	r3, [r7, #12]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	681a      	ldr	r2, [r3, #0]
 8002360:	68fb      	ldr	r3, [r7, #12]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002368:	601a      	str	r2, [r3, #0]
 800236a:	e00b      	b.n	8002384 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 800236c:	68fb      	ldr	r3, [r7, #12]
 800236e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002370:	2b12      	cmp	r3, #18
 8002372:	d107      	bne.n	8002384 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002374:	68fb      	ldr	r3, [r7, #12]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	681a      	ldr	r2, [r3, #0]
 800237a:	68fb      	ldr	r3, [r7, #12]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002382:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002384:	683b      	ldr	r3, [r7, #0]
 8002386:	9300      	str	r3, [sp, #0]
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	2200      	movs	r2, #0
 800238c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002390:	68f8      	ldr	r0, [r7, #12]
 8002392:	f000 f84f 	bl	8002434 <I2C_WaitOnFlagUntilTimeout>
 8002396:	4603      	mov	r3, r0
 8002398:	2b00      	cmp	r3, #0
 800239a:	d00d      	beq.n	80023b8 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800239c:	68fb      	ldr	r3, [r7, #12]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80023a6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80023aa:	d103      	bne.n	80023b4 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80023ac:	68fb      	ldr	r3, [r7, #12]
 80023ae:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80023b2:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80023b4:	2303      	movs	r3, #3
 80023b6:	e035      	b.n	8002424 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80023b8:	68fb      	ldr	r3, [r7, #12]
 80023ba:	691b      	ldr	r3, [r3, #16]
 80023bc:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80023c0:	d108      	bne.n	80023d4 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80023c2:	897b      	ldrh	r3, [r7, #10]
 80023c4:	b2db      	uxtb	r3, r3
 80023c6:	461a      	mov	r2, r3
 80023c8:	68fb      	ldr	r3, [r7, #12]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80023d0:	611a      	str	r2, [r3, #16]
 80023d2:	e01b      	b.n	800240c <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80023d4:	897b      	ldrh	r3, [r7, #10]
 80023d6:	11db      	asrs	r3, r3, #7
 80023d8:	b2db      	uxtb	r3, r3
 80023da:	f003 0306 	and.w	r3, r3, #6
 80023de:	b2db      	uxtb	r3, r3
 80023e0:	f063 030f 	orn	r3, r3, #15
 80023e4:	b2da      	uxtb	r2, r3
 80023e6:	68fb      	ldr	r3, [r7, #12]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80023ec:	683b      	ldr	r3, [r7, #0]
 80023ee:	687a      	ldr	r2, [r7, #4]
 80023f0:	490e      	ldr	r1, [pc, #56]	@ (800242c <I2C_MasterRequestWrite+0xfc>)
 80023f2:	68f8      	ldr	r0, [r7, #12]
 80023f4:	f000 f898 	bl	8002528 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80023f8:	4603      	mov	r3, r0
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d001      	beq.n	8002402 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80023fe:	2301      	movs	r3, #1
 8002400:	e010      	b.n	8002424 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8002402:	897b      	ldrh	r3, [r7, #10]
 8002404:	b2da      	uxtb	r2, r3
 8002406:	68fb      	ldr	r3, [r7, #12]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800240c:	683b      	ldr	r3, [r7, #0]
 800240e:	687a      	ldr	r2, [r7, #4]
 8002410:	4907      	ldr	r1, [pc, #28]	@ (8002430 <I2C_MasterRequestWrite+0x100>)
 8002412:	68f8      	ldr	r0, [r7, #12]
 8002414:	f000 f888 	bl	8002528 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002418:	4603      	mov	r3, r0
 800241a:	2b00      	cmp	r3, #0
 800241c:	d001      	beq.n	8002422 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800241e:	2301      	movs	r3, #1
 8002420:	e000      	b.n	8002424 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8002422:	2300      	movs	r3, #0
}
 8002424:	4618      	mov	r0, r3
 8002426:	3718      	adds	r7, #24
 8002428:	46bd      	mov	sp, r7
 800242a:	bd80      	pop	{r7, pc}
 800242c:	00010008 	.word	0x00010008
 8002430:	00010002 	.word	0x00010002

08002434 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002434:	b580      	push	{r7, lr}
 8002436:	b084      	sub	sp, #16
 8002438:	af00      	add	r7, sp, #0
 800243a:	60f8      	str	r0, [r7, #12]
 800243c:	60b9      	str	r1, [r7, #8]
 800243e:	603b      	str	r3, [r7, #0]
 8002440:	4613      	mov	r3, r2
 8002442:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002444:	e048      	b.n	80024d8 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002446:	683b      	ldr	r3, [r7, #0]
 8002448:	f1b3 3fff 	cmp.w	r3, #4294967295
 800244c:	d044      	beq.n	80024d8 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800244e:	f7ff fa5b 	bl	8001908 <HAL_GetTick>
 8002452:	4602      	mov	r2, r0
 8002454:	69bb      	ldr	r3, [r7, #24]
 8002456:	1ad3      	subs	r3, r2, r3
 8002458:	683a      	ldr	r2, [r7, #0]
 800245a:	429a      	cmp	r2, r3
 800245c:	d302      	bcc.n	8002464 <I2C_WaitOnFlagUntilTimeout+0x30>
 800245e:	683b      	ldr	r3, [r7, #0]
 8002460:	2b00      	cmp	r3, #0
 8002462:	d139      	bne.n	80024d8 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002464:	68bb      	ldr	r3, [r7, #8]
 8002466:	0c1b      	lsrs	r3, r3, #16
 8002468:	b2db      	uxtb	r3, r3
 800246a:	2b01      	cmp	r3, #1
 800246c:	d10d      	bne.n	800248a <I2C_WaitOnFlagUntilTimeout+0x56>
 800246e:	68fb      	ldr	r3, [r7, #12]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	695b      	ldr	r3, [r3, #20]
 8002474:	43da      	mvns	r2, r3
 8002476:	68bb      	ldr	r3, [r7, #8]
 8002478:	4013      	ands	r3, r2
 800247a:	b29b      	uxth	r3, r3
 800247c:	2b00      	cmp	r3, #0
 800247e:	bf0c      	ite	eq
 8002480:	2301      	moveq	r3, #1
 8002482:	2300      	movne	r3, #0
 8002484:	b2db      	uxtb	r3, r3
 8002486:	461a      	mov	r2, r3
 8002488:	e00c      	b.n	80024a4 <I2C_WaitOnFlagUntilTimeout+0x70>
 800248a:	68fb      	ldr	r3, [r7, #12]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	699b      	ldr	r3, [r3, #24]
 8002490:	43da      	mvns	r2, r3
 8002492:	68bb      	ldr	r3, [r7, #8]
 8002494:	4013      	ands	r3, r2
 8002496:	b29b      	uxth	r3, r3
 8002498:	2b00      	cmp	r3, #0
 800249a:	bf0c      	ite	eq
 800249c:	2301      	moveq	r3, #1
 800249e:	2300      	movne	r3, #0
 80024a0:	b2db      	uxtb	r3, r3
 80024a2:	461a      	mov	r2, r3
 80024a4:	79fb      	ldrb	r3, [r7, #7]
 80024a6:	429a      	cmp	r2, r3
 80024a8:	d116      	bne.n	80024d8 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80024aa:	68fb      	ldr	r3, [r7, #12]
 80024ac:	2200      	movs	r2, #0
 80024ae:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80024b0:	68fb      	ldr	r3, [r7, #12]
 80024b2:	2220      	movs	r2, #32
 80024b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80024b8:	68fb      	ldr	r3, [r7, #12]
 80024ba:	2200      	movs	r2, #0
 80024bc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024c4:	f043 0220 	orr.w	r2, r3, #32
 80024c8:	68fb      	ldr	r3, [r7, #12]
 80024ca:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80024cc:	68fb      	ldr	r3, [r7, #12]
 80024ce:	2200      	movs	r2, #0
 80024d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80024d4:	2301      	movs	r3, #1
 80024d6:	e023      	b.n	8002520 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80024d8:	68bb      	ldr	r3, [r7, #8]
 80024da:	0c1b      	lsrs	r3, r3, #16
 80024dc:	b2db      	uxtb	r3, r3
 80024de:	2b01      	cmp	r3, #1
 80024e0:	d10d      	bne.n	80024fe <I2C_WaitOnFlagUntilTimeout+0xca>
 80024e2:	68fb      	ldr	r3, [r7, #12]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	695b      	ldr	r3, [r3, #20]
 80024e8:	43da      	mvns	r2, r3
 80024ea:	68bb      	ldr	r3, [r7, #8]
 80024ec:	4013      	ands	r3, r2
 80024ee:	b29b      	uxth	r3, r3
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	bf0c      	ite	eq
 80024f4:	2301      	moveq	r3, #1
 80024f6:	2300      	movne	r3, #0
 80024f8:	b2db      	uxtb	r3, r3
 80024fa:	461a      	mov	r2, r3
 80024fc:	e00c      	b.n	8002518 <I2C_WaitOnFlagUntilTimeout+0xe4>
 80024fe:	68fb      	ldr	r3, [r7, #12]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	699b      	ldr	r3, [r3, #24]
 8002504:	43da      	mvns	r2, r3
 8002506:	68bb      	ldr	r3, [r7, #8]
 8002508:	4013      	ands	r3, r2
 800250a:	b29b      	uxth	r3, r3
 800250c:	2b00      	cmp	r3, #0
 800250e:	bf0c      	ite	eq
 8002510:	2301      	moveq	r3, #1
 8002512:	2300      	movne	r3, #0
 8002514:	b2db      	uxtb	r3, r3
 8002516:	461a      	mov	r2, r3
 8002518:	79fb      	ldrb	r3, [r7, #7]
 800251a:	429a      	cmp	r2, r3
 800251c:	d093      	beq.n	8002446 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800251e:	2300      	movs	r3, #0
}
 8002520:	4618      	mov	r0, r3
 8002522:	3710      	adds	r7, #16
 8002524:	46bd      	mov	sp, r7
 8002526:	bd80      	pop	{r7, pc}

08002528 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002528:	b580      	push	{r7, lr}
 800252a:	b084      	sub	sp, #16
 800252c:	af00      	add	r7, sp, #0
 800252e:	60f8      	str	r0, [r7, #12]
 8002530:	60b9      	str	r1, [r7, #8]
 8002532:	607a      	str	r2, [r7, #4]
 8002534:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002536:	e071      	b.n	800261c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	695b      	ldr	r3, [r3, #20]
 800253e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002542:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002546:	d123      	bne.n	8002590 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	681a      	ldr	r2, [r3, #0]
 800254e:	68fb      	ldr	r3, [r7, #12]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002556:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002560:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002562:	68fb      	ldr	r3, [r7, #12]
 8002564:	2200      	movs	r2, #0
 8002566:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	2220      	movs	r2, #32
 800256c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	2200      	movs	r2, #0
 8002574:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002578:	68fb      	ldr	r3, [r7, #12]
 800257a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800257c:	f043 0204 	orr.w	r2, r3, #4
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	2200      	movs	r2, #0
 8002588:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 800258c:	2301      	movs	r3, #1
 800258e:	e067      	b.n	8002660 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002596:	d041      	beq.n	800261c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002598:	f7ff f9b6 	bl	8001908 <HAL_GetTick>
 800259c:	4602      	mov	r2, r0
 800259e:	683b      	ldr	r3, [r7, #0]
 80025a0:	1ad3      	subs	r3, r2, r3
 80025a2:	687a      	ldr	r2, [r7, #4]
 80025a4:	429a      	cmp	r2, r3
 80025a6:	d302      	bcc.n	80025ae <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d136      	bne.n	800261c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80025ae:	68bb      	ldr	r3, [r7, #8]
 80025b0:	0c1b      	lsrs	r3, r3, #16
 80025b2:	b2db      	uxtb	r3, r3
 80025b4:	2b01      	cmp	r3, #1
 80025b6:	d10c      	bne.n	80025d2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	695b      	ldr	r3, [r3, #20]
 80025be:	43da      	mvns	r2, r3
 80025c0:	68bb      	ldr	r3, [r7, #8]
 80025c2:	4013      	ands	r3, r2
 80025c4:	b29b      	uxth	r3, r3
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	bf14      	ite	ne
 80025ca:	2301      	movne	r3, #1
 80025cc:	2300      	moveq	r3, #0
 80025ce:	b2db      	uxtb	r3, r3
 80025d0:	e00b      	b.n	80025ea <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80025d2:	68fb      	ldr	r3, [r7, #12]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	699b      	ldr	r3, [r3, #24]
 80025d8:	43da      	mvns	r2, r3
 80025da:	68bb      	ldr	r3, [r7, #8]
 80025dc:	4013      	ands	r3, r2
 80025de:	b29b      	uxth	r3, r3
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	bf14      	ite	ne
 80025e4:	2301      	movne	r3, #1
 80025e6:	2300      	moveq	r3, #0
 80025e8:	b2db      	uxtb	r3, r3
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d016      	beq.n	800261c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80025ee:	68fb      	ldr	r3, [r7, #12]
 80025f0:	2200      	movs	r2, #0
 80025f2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80025f4:	68fb      	ldr	r3, [r7, #12]
 80025f6:	2220      	movs	r2, #32
 80025f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	2200      	movs	r2, #0
 8002600:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002604:	68fb      	ldr	r3, [r7, #12]
 8002606:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002608:	f043 0220 	orr.w	r2, r3, #32
 800260c:	68fb      	ldr	r3, [r7, #12]
 800260e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	2200      	movs	r2, #0
 8002614:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002618:	2301      	movs	r3, #1
 800261a:	e021      	b.n	8002660 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800261c:	68bb      	ldr	r3, [r7, #8]
 800261e:	0c1b      	lsrs	r3, r3, #16
 8002620:	b2db      	uxtb	r3, r3
 8002622:	2b01      	cmp	r3, #1
 8002624:	d10c      	bne.n	8002640 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8002626:	68fb      	ldr	r3, [r7, #12]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	695b      	ldr	r3, [r3, #20]
 800262c:	43da      	mvns	r2, r3
 800262e:	68bb      	ldr	r3, [r7, #8]
 8002630:	4013      	ands	r3, r2
 8002632:	b29b      	uxth	r3, r3
 8002634:	2b00      	cmp	r3, #0
 8002636:	bf14      	ite	ne
 8002638:	2301      	movne	r3, #1
 800263a:	2300      	moveq	r3, #0
 800263c:	b2db      	uxtb	r3, r3
 800263e:	e00b      	b.n	8002658 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	699b      	ldr	r3, [r3, #24]
 8002646:	43da      	mvns	r2, r3
 8002648:	68bb      	ldr	r3, [r7, #8]
 800264a:	4013      	ands	r3, r2
 800264c:	b29b      	uxth	r3, r3
 800264e:	2b00      	cmp	r3, #0
 8002650:	bf14      	ite	ne
 8002652:	2301      	movne	r3, #1
 8002654:	2300      	moveq	r3, #0
 8002656:	b2db      	uxtb	r3, r3
 8002658:	2b00      	cmp	r3, #0
 800265a:	f47f af6d 	bne.w	8002538 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800265e:	2300      	movs	r3, #0
}
 8002660:	4618      	mov	r0, r3
 8002662:	3710      	adds	r7, #16
 8002664:	46bd      	mov	sp, r7
 8002666:	bd80      	pop	{r7, pc}

08002668 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002668:	b580      	push	{r7, lr}
 800266a:	b084      	sub	sp, #16
 800266c:	af00      	add	r7, sp, #0
 800266e:	60f8      	str	r0, [r7, #12]
 8002670:	60b9      	str	r1, [r7, #8]
 8002672:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002674:	e034      	b.n	80026e0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002676:	68f8      	ldr	r0, [r7, #12]
 8002678:	f000 f886 	bl	8002788 <I2C_IsAcknowledgeFailed>
 800267c:	4603      	mov	r3, r0
 800267e:	2b00      	cmp	r3, #0
 8002680:	d001      	beq.n	8002686 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002682:	2301      	movs	r3, #1
 8002684:	e034      	b.n	80026f0 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002686:	68bb      	ldr	r3, [r7, #8]
 8002688:	f1b3 3fff 	cmp.w	r3, #4294967295
 800268c:	d028      	beq.n	80026e0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800268e:	f7ff f93b 	bl	8001908 <HAL_GetTick>
 8002692:	4602      	mov	r2, r0
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	1ad3      	subs	r3, r2, r3
 8002698:	68ba      	ldr	r2, [r7, #8]
 800269a:	429a      	cmp	r2, r3
 800269c:	d302      	bcc.n	80026a4 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800269e:	68bb      	ldr	r3, [r7, #8]
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d11d      	bne.n	80026e0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	695b      	ldr	r3, [r3, #20]
 80026aa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80026ae:	2b80      	cmp	r3, #128	@ 0x80
 80026b0:	d016      	beq.n	80026e0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80026b2:	68fb      	ldr	r3, [r7, #12]
 80026b4:	2200      	movs	r2, #0
 80026b6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	2220      	movs	r2, #32
 80026bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80026c0:	68fb      	ldr	r3, [r7, #12]
 80026c2:	2200      	movs	r2, #0
 80026c4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026cc:	f043 0220 	orr.w	r2, r3, #32
 80026d0:	68fb      	ldr	r3, [r7, #12]
 80026d2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	2200      	movs	r2, #0
 80026d8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80026dc:	2301      	movs	r3, #1
 80026de:	e007      	b.n	80026f0 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	695b      	ldr	r3, [r3, #20]
 80026e6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80026ea:	2b80      	cmp	r3, #128	@ 0x80
 80026ec:	d1c3      	bne.n	8002676 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80026ee:	2300      	movs	r3, #0
}
 80026f0:	4618      	mov	r0, r3
 80026f2:	3710      	adds	r7, #16
 80026f4:	46bd      	mov	sp, r7
 80026f6:	bd80      	pop	{r7, pc}

080026f8 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80026f8:	b580      	push	{r7, lr}
 80026fa:	b084      	sub	sp, #16
 80026fc:	af00      	add	r7, sp, #0
 80026fe:	60f8      	str	r0, [r7, #12]
 8002700:	60b9      	str	r1, [r7, #8]
 8002702:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002704:	e034      	b.n	8002770 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002706:	68f8      	ldr	r0, [r7, #12]
 8002708:	f000 f83e 	bl	8002788 <I2C_IsAcknowledgeFailed>
 800270c:	4603      	mov	r3, r0
 800270e:	2b00      	cmp	r3, #0
 8002710:	d001      	beq.n	8002716 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002712:	2301      	movs	r3, #1
 8002714:	e034      	b.n	8002780 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002716:	68bb      	ldr	r3, [r7, #8]
 8002718:	f1b3 3fff 	cmp.w	r3, #4294967295
 800271c:	d028      	beq.n	8002770 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800271e:	f7ff f8f3 	bl	8001908 <HAL_GetTick>
 8002722:	4602      	mov	r2, r0
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	1ad3      	subs	r3, r2, r3
 8002728:	68ba      	ldr	r2, [r7, #8]
 800272a:	429a      	cmp	r2, r3
 800272c:	d302      	bcc.n	8002734 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800272e:	68bb      	ldr	r3, [r7, #8]
 8002730:	2b00      	cmp	r3, #0
 8002732:	d11d      	bne.n	8002770 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8002734:	68fb      	ldr	r3, [r7, #12]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	695b      	ldr	r3, [r3, #20]
 800273a:	f003 0304 	and.w	r3, r3, #4
 800273e:	2b04      	cmp	r3, #4
 8002740:	d016      	beq.n	8002770 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002742:	68fb      	ldr	r3, [r7, #12]
 8002744:	2200      	movs	r2, #0
 8002746:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	2220      	movs	r2, #32
 800274c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002750:	68fb      	ldr	r3, [r7, #12]
 8002752:	2200      	movs	r2, #0
 8002754:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800275c:	f043 0220 	orr.w	r2, r3, #32
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002764:	68fb      	ldr	r3, [r7, #12]
 8002766:	2200      	movs	r2, #0
 8002768:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800276c:	2301      	movs	r3, #1
 800276e:	e007      	b.n	8002780 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	695b      	ldr	r3, [r3, #20]
 8002776:	f003 0304 	and.w	r3, r3, #4
 800277a:	2b04      	cmp	r3, #4
 800277c:	d1c3      	bne.n	8002706 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800277e:	2300      	movs	r3, #0
}
 8002780:	4618      	mov	r0, r3
 8002782:	3710      	adds	r7, #16
 8002784:	46bd      	mov	sp, r7
 8002786:	bd80      	pop	{r7, pc}

08002788 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8002788:	b480      	push	{r7}
 800278a:	b083      	sub	sp, #12
 800278c:	af00      	add	r7, sp, #0
 800278e:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	695b      	ldr	r3, [r3, #20]
 8002796:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800279a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800279e:	d11b      	bne.n	80027d8 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80027a8:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	2200      	movs	r2, #0
 80027ae:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	2220      	movs	r2, #32
 80027b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	2200      	movs	r2, #0
 80027bc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027c4:	f043 0204 	orr.w	r2, r3, #4
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	2200      	movs	r2, #0
 80027d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80027d4:	2301      	movs	r3, #1
 80027d6:	e000      	b.n	80027da <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80027d8:	2300      	movs	r3, #0
}
 80027da:	4618      	mov	r0, r3
 80027dc:	370c      	adds	r7, #12
 80027de:	46bd      	mov	sp, r7
 80027e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027e4:	4770      	bx	lr
	...

080027e8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80027e8:	b580      	push	{r7, lr}
 80027ea:	b086      	sub	sp, #24
 80027ec:	af00      	add	r7, sp, #0
 80027ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d101      	bne.n	80027fa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80027f6:	2301      	movs	r3, #1
 80027f8:	e267      	b.n	8002cca <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	f003 0301 	and.w	r3, r3, #1
 8002802:	2b00      	cmp	r3, #0
 8002804:	d075      	beq.n	80028f2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002806:	4b88      	ldr	r3, [pc, #544]	@ (8002a28 <HAL_RCC_OscConfig+0x240>)
 8002808:	689b      	ldr	r3, [r3, #8]
 800280a:	f003 030c 	and.w	r3, r3, #12
 800280e:	2b04      	cmp	r3, #4
 8002810:	d00c      	beq.n	800282c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002812:	4b85      	ldr	r3, [pc, #532]	@ (8002a28 <HAL_RCC_OscConfig+0x240>)
 8002814:	689b      	ldr	r3, [r3, #8]
 8002816:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800281a:	2b08      	cmp	r3, #8
 800281c:	d112      	bne.n	8002844 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800281e:	4b82      	ldr	r3, [pc, #520]	@ (8002a28 <HAL_RCC_OscConfig+0x240>)
 8002820:	685b      	ldr	r3, [r3, #4]
 8002822:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002826:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800282a:	d10b      	bne.n	8002844 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800282c:	4b7e      	ldr	r3, [pc, #504]	@ (8002a28 <HAL_RCC_OscConfig+0x240>)
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002834:	2b00      	cmp	r3, #0
 8002836:	d05b      	beq.n	80028f0 <HAL_RCC_OscConfig+0x108>
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	685b      	ldr	r3, [r3, #4]
 800283c:	2b00      	cmp	r3, #0
 800283e:	d157      	bne.n	80028f0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002840:	2301      	movs	r3, #1
 8002842:	e242      	b.n	8002cca <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	685b      	ldr	r3, [r3, #4]
 8002848:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800284c:	d106      	bne.n	800285c <HAL_RCC_OscConfig+0x74>
 800284e:	4b76      	ldr	r3, [pc, #472]	@ (8002a28 <HAL_RCC_OscConfig+0x240>)
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	4a75      	ldr	r2, [pc, #468]	@ (8002a28 <HAL_RCC_OscConfig+0x240>)
 8002854:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002858:	6013      	str	r3, [r2, #0]
 800285a:	e01d      	b.n	8002898 <HAL_RCC_OscConfig+0xb0>
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	685b      	ldr	r3, [r3, #4]
 8002860:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002864:	d10c      	bne.n	8002880 <HAL_RCC_OscConfig+0x98>
 8002866:	4b70      	ldr	r3, [pc, #448]	@ (8002a28 <HAL_RCC_OscConfig+0x240>)
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	4a6f      	ldr	r2, [pc, #444]	@ (8002a28 <HAL_RCC_OscConfig+0x240>)
 800286c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002870:	6013      	str	r3, [r2, #0]
 8002872:	4b6d      	ldr	r3, [pc, #436]	@ (8002a28 <HAL_RCC_OscConfig+0x240>)
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	4a6c      	ldr	r2, [pc, #432]	@ (8002a28 <HAL_RCC_OscConfig+0x240>)
 8002878:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800287c:	6013      	str	r3, [r2, #0]
 800287e:	e00b      	b.n	8002898 <HAL_RCC_OscConfig+0xb0>
 8002880:	4b69      	ldr	r3, [pc, #420]	@ (8002a28 <HAL_RCC_OscConfig+0x240>)
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	4a68      	ldr	r2, [pc, #416]	@ (8002a28 <HAL_RCC_OscConfig+0x240>)
 8002886:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800288a:	6013      	str	r3, [r2, #0]
 800288c:	4b66      	ldr	r3, [pc, #408]	@ (8002a28 <HAL_RCC_OscConfig+0x240>)
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	4a65      	ldr	r2, [pc, #404]	@ (8002a28 <HAL_RCC_OscConfig+0x240>)
 8002892:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002896:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	685b      	ldr	r3, [r3, #4]
 800289c:	2b00      	cmp	r3, #0
 800289e:	d013      	beq.n	80028c8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028a0:	f7ff f832 	bl	8001908 <HAL_GetTick>
 80028a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80028a6:	e008      	b.n	80028ba <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80028a8:	f7ff f82e 	bl	8001908 <HAL_GetTick>
 80028ac:	4602      	mov	r2, r0
 80028ae:	693b      	ldr	r3, [r7, #16]
 80028b0:	1ad3      	subs	r3, r2, r3
 80028b2:	2b64      	cmp	r3, #100	@ 0x64
 80028b4:	d901      	bls.n	80028ba <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80028b6:	2303      	movs	r3, #3
 80028b8:	e207      	b.n	8002cca <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80028ba:	4b5b      	ldr	r3, [pc, #364]	@ (8002a28 <HAL_RCC_OscConfig+0x240>)
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	d0f0      	beq.n	80028a8 <HAL_RCC_OscConfig+0xc0>
 80028c6:	e014      	b.n	80028f2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028c8:	f7ff f81e 	bl	8001908 <HAL_GetTick>
 80028cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80028ce:	e008      	b.n	80028e2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80028d0:	f7ff f81a 	bl	8001908 <HAL_GetTick>
 80028d4:	4602      	mov	r2, r0
 80028d6:	693b      	ldr	r3, [r7, #16]
 80028d8:	1ad3      	subs	r3, r2, r3
 80028da:	2b64      	cmp	r3, #100	@ 0x64
 80028dc:	d901      	bls.n	80028e2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80028de:	2303      	movs	r3, #3
 80028e0:	e1f3      	b.n	8002cca <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80028e2:	4b51      	ldr	r3, [pc, #324]	@ (8002a28 <HAL_RCC_OscConfig+0x240>)
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d1f0      	bne.n	80028d0 <HAL_RCC_OscConfig+0xe8>
 80028ee:	e000      	b.n	80028f2 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80028f0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	f003 0302 	and.w	r3, r3, #2
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d063      	beq.n	80029c6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80028fe:	4b4a      	ldr	r3, [pc, #296]	@ (8002a28 <HAL_RCC_OscConfig+0x240>)
 8002900:	689b      	ldr	r3, [r3, #8]
 8002902:	f003 030c 	and.w	r3, r3, #12
 8002906:	2b00      	cmp	r3, #0
 8002908:	d00b      	beq.n	8002922 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800290a:	4b47      	ldr	r3, [pc, #284]	@ (8002a28 <HAL_RCC_OscConfig+0x240>)
 800290c:	689b      	ldr	r3, [r3, #8]
 800290e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002912:	2b08      	cmp	r3, #8
 8002914:	d11c      	bne.n	8002950 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002916:	4b44      	ldr	r3, [pc, #272]	@ (8002a28 <HAL_RCC_OscConfig+0x240>)
 8002918:	685b      	ldr	r3, [r3, #4]
 800291a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800291e:	2b00      	cmp	r3, #0
 8002920:	d116      	bne.n	8002950 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002922:	4b41      	ldr	r3, [pc, #260]	@ (8002a28 <HAL_RCC_OscConfig+0x240>)
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	f003 0302 	and.w	r3, r3, #2
 800292a:	2b00      	cmp	r3, #0
 800292c:	d005      	beq.n	800293a <HAL_RCC_OscConfig+0x152>
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	68db      	ldr	r3, [r3, #12]
 8002932:	2b01      	cmp	r3, #1
 8002934:	d001      	beq.n	800293a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002936:	2301      	movs	r3, #1
 8002938:	e1c7      	b.n	8002cca <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800293a:	4b3b      	ldr	r3, [pc, #236]	@ (8002a28 <HAL_RCC_OscConfig+0x240>)
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	691b      	ldr	r3, [r3, #16]
 8002946:	00db      	lsls	r3, r3, #3
 8002948:	4937      	ldr	r1, [pc, #220]	@ (8002a28 <HAL_RCC_OscConfig+0x240>)
 800294a:	4313      	orrs	r3, r2
 800294c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800294e:	e03a      	b.n	80029c6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	68db      	ldr	r3, [r3, #12]
 8002954:	2b00      	cmp	r3, #0
 8002956:	d020      	beq.n	800299a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002958:	4b34      	ldr	r3, [pc, #208]	@ (8002a2c <HAL_RCC_OscConfig+0x244>)
 800295a:	2201      	movs	r2, #1
 800295c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800295e:	f7fe ffd3 	bl	8001908 <HAL_GetTick>
 8002962:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002964:	e008      	b.n	8002978 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002966:	f7fe ffcf 	bl	8001908 <HAL_GetTick>
 800296a:	4602      	mov	r2, r0
 800296c:	693b      	ldr	r3, [r7, #16]
 800296e:	1ad3      	subs	r3, r2, r3
 8002970:	2b02      	cmp	r3, #2
 8002972:	d901      	bls.n	8002978 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002974:	2303      	movs	r3, #3
 8002976:	e1a8      	b.n	8002cca <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002978:	4b2b      	ldr	r3, [pc, #172]	@ (8002a28 <HAL_RCC_OscConfig+0x240>)
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	f003 0302 	and.w	r3, r3, #2
 8002980:	2b00      	cmp	r3, #0
 8002982:	d0f0      	beq.n	8002966 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002984:	4b28      	ldr	r3, [pc, #160]	@ (8002a28 <HAL_RCC_OscConfig+0x240>)
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	691b      	ldr	r3, [r3, #16]
 8002990:	00db      	lsls	r3, r3, #3
 8002992:	4925      	ldr	r1, [pc, #148]	@ (8002a28 <HAL_RCC_OscConfig+0x240>)
 8002994:	4313      	orrs	r3, r2
 8002996:	600b      	str	r3, [r1, #0]
 8002998:	e015      	b.n	80029c6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800299a:	4b24      	ldr	r3, [pc, #144]	@ (8002a2c <HAL_RCC_OscConfig+0x244>)
 800299c:	2200      	movs	r2, #0
 800299e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029a0:	f7fe ffb2 	bl	8001908 <HAL_GetTick>
 80029a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80029a6:	e008      	b.n	80029ba <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80029a8:	f7fe ffae 	bl	8001908 <HAL_GetTick>
 80029ac:	4602      	mov	r2, r0
 80029ae:	693b      	ldr	r3, [r7, #16]
 80029b0:	1ad3      	subs	r3, r2, r3
 80029b2:	2b02      	cmp	r3, #2
 80029b4:	d901      	bls.n	80029ba <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80029b6:	2303      	movs	r3, #3
 80029b8:	e187      	b.n	8002cca <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80029ba:	4b1b      	ldr	r3, [pc, #108]	@ (8002a28 <HAL_RCC_OscConfig+0x240>)
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	f003 0302 	and.w	r3, r3, #2
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d1f0      	bne.n	80029a8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	f003 0308 	and.w	r3, r3, #8
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d036      	beq.n	8002a40 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	695b      	ldr	r3, [r3, #20]
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d016      	beq.n	8002a08 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80029da:	4b15      	ldr	r3, [pc, #84]	@ (8002a30 <HAL_RCC_OscConfig+0x248>)
 80029dc:	2201      	movs	r2, #1
 80029de:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80029e0:	f7fe ff92 	bl	8001908 <HAL_GetTick>
 80029e4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80029e6:	e008      	b.n	80029fa <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80029e8:	f7fe ff8e 	bl	8001908 <HAL_GetTick>
 80029ec:	4602      	mov	r2, r0
 80029ee:	693b      	ldr	r3, [r7, #16]
 80029f0:	1ad3      	subs	r3, r2, r3
 80029f2:	2b02      	cmp	r3, #2
 80029f4:	d901      	bls.n	80029fa <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80029f6:	2303      	movs	r3, #3
 80029f8:	e167      	b.n	8002cca <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80029fa:	4b0b      	ldr	r3, [pc, #44]	@ (8002a28 <HAL_RCC_OscConfig+0x240>)
 80029fc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80029fe:	f003 0302 	and.w	r3, r3, #2
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d0f0      	beq.n	80029e8 <HAL_RCC_OscConfig+0x200>
 8002a06:	e01b      	b.n	8002a40 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002a08:	4b09      	ldr	r3, [pc, #36]	@ (8002a30 <HAL_RCC_OscConfig+0x248>)
 8002a0a:	2200      	movs	r2, #0
 8002a0c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002a0e:	f7fe ff7b 	bl	8001908 <HAL_GetTick>
 8002a12:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002a14:	e00e      	b.n	8002a34 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002a16:	f7fe ff77 	bl	8001908 <HAL_GetTick>
 8002a1a:	4602      	mov	r2, r0
 8002a1c:	693b      	ldr	r3, [r7, #16]
 8002a1e:	1ad3      	subs	r3, r2, r3
 8002a20:	2b02      	cmp	r3, #2
 8002a22:	d907      	bls.n	8002a34 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002a24:	2303      	movs	r3, #3
 8002a26:	e150      	b.n	8002cca <HAL_RCC_OscConfig+0x4e2>
 8002a28:	40023800 	.word	0x40023800
 8002a2c:	42470000 	.word	0x42470000
 8002a30:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002a34:	4b88      	ldr	r3, [pc, #544]	@ (8002c58 <HAL_RCC_OscConfig+0x470>)
 8002a36:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002a38:	f003 0302 	and.w	r3, r3, #2
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	d1ea      	bne.n	8002a16 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	f003 0304 	and.w	r3, r3, #4
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	f000 8097 	beq.w	8002b7c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002a4e:	2300      	movs	r3, #0
 8002a50:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002a52:	4b81      	ldr	r3, [pc, #516]	@ (8002c58 <HAL_RCC_OscConfig+0x470>)
 8002a54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a56:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d10f      	bne.n	8002a7e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002a5e:	2300      	movs	r3, #0
 8002a60:	60bb      	str	r3, [r7, #8]
 8002a62:	4b7d      	ldr	r3, [pc, #500]	@ (8002c58 <HAL_RCC_OscConfig+0x470>)
 8002a64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a66:	4a7c      	ldr	r2, [pc, #496]	@ (8002c58 <HAL_RCC_OscConfig+0x470>)
 8002a68:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002a6c:	6413      	str	r3, [r2, #64]	@ 0x40
 8002a6e:	4b7a      	ldr	r3, [pc, #488]	@ (8002c58 <HAL_RCC_OscConfig+0x470>)
 8002a70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a72:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002a76:	60bb      	str	r3, [r7, #8]
 8002a78:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002a7a:	2301      	movs	r3, #1
 8002a7c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a7e:	4b77      	ldr	r3, [pc, #476]	@ (8002c5c <HAL_RCC_OscConfig+0x474>)
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d118      	bne.n	8002abc <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002a8a:	4b74      	ldr	r3, [pc, #464]	@ (8002c5c <HAL_RCC_OscConfig+0x474>)
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	4a73      	ldr	r2, [pc, #460]	@ (8002c5c <HAL_RCC_OscConfig+0x474>)
 8002a90:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002a94:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002a96:	f7fe ff37 	bl	8001908 <HAL_GetTick>
 8002a9a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a9c:	e008      	b.n	8002ab0 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002a9e:	f7fe ff33 	bl	8001908 <HAL_GetTick>
 8002aa2:	4602      	mov	r2, r0
 8002aa4:	693b      	ldr	r3, [r7, #16]
 8002aa6:	1ad3      	subs	r3, r2, r3
 8002aa8:	2b02      	cmp	r3, #2
 8002aaa:	d901      	bls.n	8002ab0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002aac:	2303      	movs	r3, #3
 8002aae:	e10c      	b.n	8002cca <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ab0:	4b6a      	ldr	r3, [pc, #424]	@ (8002c5c <HAL_RCC_OscConfig+0x474>)
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	d0f0      	beq.n	8002a9e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	689b      	ldr	r3, [r3, #8]
 8002ac0:	2b01      	cmp	r3, #1
 8002ac2:	d106      	bne.n	8002ad2 <HAL_RCC_OscConfig+0x2ea>
 8002ac4:	4b64      	ldr	r3, [pc, #400]	@ (8002c58 <HAL_RCC_OscConfig+0x470>)
 8002ac6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002ac8:	4a63      	ldr	r2, [pc, #396]	@ (8002c58 <HAL_RCC_OscConfig+0x470>)
 8002aca:	f043 0301 	orr.w	r3, r3, #1
 8002ace:	6713      	str	r3, [r2, #112]	@ 0x70
 8002ad0:	e01c      	b.n	8002b0c <HAL_RCC_OscConfig+0x324>
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	689b      	ldr	r3, [r3, #8]
 8002ad6:	2b05      	cmp	r3, #5
 8002ad8:	d10c      	bne.n	8002af4 <HAL_RCC_OscConfig+0x30c>
 8002ada:	4b5f      	ldr	r3, [pc, #380]	@ (8002c58 <HAL_RCC_OscConfig+0x470>)
 8002adc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002ade:	4a5e      	ldr	r2, [pc, #376]	@ (8002c58 <HAL_RCC_OscConfig+0x470>)
 8002ae0:	f043 0304 	orr.w	r3, r3, #4
 8002ae4:	6713      	str	r3, [r2, #112]	@ 0x70
 8002ae6:	4b5c      	ldr	r3, [pc, #368]	@ (8002c58 <HAL_RCC_OscConfig+0x470>)
 8002ae8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002aea:	4a5b      	ldr	r2, [pc, #364]	@ (8002c58 <HAL_RCC_OscConfig+0x470>)
 8002aec:	f043 0301 	orr.w	r3, r3, #1
 8002af0:	6713      	str	r3, [r2, #112]	@ 0x70
 8002af2:	e00b      	b.n	8002b0c <HAL_RCC_OscConfig+0x324>
 8002af4:	4b58      	ldr	r3, [pc, #352]	@ (8002c58 <HAL_RCC_OscConfig+0x470>)
 8002af6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002af8:	4a57      	ldr	r2, [pc, #348]	@ (8002c58 <HAL_RCC_OscConfig+0x470>)
 8002afa:	f023 0301 	bic.w	r3, r3, #1
 8002afe:	6713      	str	r3, [r2, #112]	@ 0x70
 8002b00:	4b55      	ldr	r3, [pc, #340]	@ (8002c58 <HAL_RCC_OscConfig+0x470>)
 8002b02:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b04:	4a54      	ldr	r2, [pc, #336]	@ (8002c58 <HAL_RCC_OscConfig+0x470>)
 8002b06:	f023 0304 	bic.w	r3, r3, #4
 8002b0a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	689b      	ldr	r3, [r3, #8]
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	d015      	beq.n	8002b40 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b14:	f7fe fef8 	bl	8001908 <HAL_GetTick>
 8002b18:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002b1a:	e00a      	b.n	8002b32 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b1c:	f7fe fef4 	bl	8001908 <HAL_GetTick>
 8002b20:	4602      	mov	r2, r0
 8002b22:	693b      	ldr	r3, [r7, #16]
 8002b24:	1ad3      	subs	r3, r2, r3
 8002b26:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002b2a:	4293      	cmp	r3, r2
 8002b2c:	d901      	bls.n	8002b32 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002b2e:	2303      	movs	r3, #3
 8002b30:	e0cb      	b.n	8002cca <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002b32:	4b49      	ldr	r3, [pc, #292]	@ (8002c58 <HAL_RCC_OscConfig+0x470>)
 8002b34:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b36:	f003 0302 	and.w	r3, r3, #2
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d0ee      	beq.n	8002b1c <HAL_RCC_OscConfig+0x334>
 8002b3e:	e014      	b.n	8002b6a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002b40:	f7fe fee2 	bl	8001908 <HAL_GetTick>
 8002b44:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002b46:	e00a      	b.n	8002b5e <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b48:	f7fe fede 	bl	8001908 <HAL_GetTick>
 8002b4c:	4602      	mov	r2, r0
 8002b4e:	693b      	ldr	r3, [r7, #16]
 8002b50:	1ad3      	subs	r3, r2, r3
 8002b52:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002b56:	4293      	cmp	r3, r2
 8002b58:	d901      	bls.n	8002b5e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002b5a:	2303      	movs	r3, #3
 8002b5c:	e0b5      	b.n	8002cca <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002b5e:	4b3e      	ldr	r3, [pc, #248]	@ (8002c58 <HAL_RCC_OscConfig+0x470>)
 8002b60:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b62:	f003 0302 	and.w	r3, r3, #2
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d1ee      	bne.n	8002b48 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002b6a:	7dfb      	ldrb	r3, [r7, #23]
 8002b6c:	2b01      	cmp	r3, #1
 8002b6e:	d105      	bne.n	8002b7c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002b70:	4b39      	ldr	r3, [pc, #228]	@ (8002c58 <HAL_RCC_OscConfig+0x470>)
 8002b72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b74:	4a38      	ldr	r2, [pc, #224]	@ (8002c58 <HAL_RCC_OscConfig+0x470>)
 8002b76:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002b7a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	699b      	ldr	r3, [r3, #24]
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	f000 80a1 	beq.w	8002cc8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002b86:	4b34      	ldr	r3, [pc, #208]	@ (8002c58 <HAL_RCC_OscConfig+0x470>)
 8002b88:	689b      	ldr	r3, [r3, #8]
 8002b8a:	f003 030c 	and.w	r3, r3, #12
 8002b8e:	2b08      	cmp	r3, #8
 8002b90:	d05c      	beq.n	8002c4c <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	699b      	ldr	r3, [r3, #24]
 8002b96:	2b02      	cmp	r3, #2
 8002b98:	d141      	bne.n	8002c1e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002b9a:	4b31      	ldr	r3, [pc, #196]	@ (8002c60 <HAL_RCC_OscConfig+0x478>)
 8002b9c:	2200      	movs	r2, #0
 8002b9e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ba0:	f7fe feb2 	bl	8001908 <HAL_GetTick>
 8002ba4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002ba6:	e008      	b.n	8002bba <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ba8:	f7fe feae 	bl	8001908 <HAL_GetTick>
 8002bac:	4602      	mov	r2, r0
 8002bae:	693b      	ldr	r3, [r7, #16]
 8002bb0:	1ad3      	subs	r3, r2, r3
 8002bb2:	2b02      	cmp	r3, #2
 8002bb4:	d901      	bls.n	8002bba <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002bb6:	2303      	movs	r3, #3
 8002bb8:	e087      	b.n	8002cca <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002bba:	4b27      	ldr	r3, [pc, #156]	@ (8002c58 <HAL_RCC_OscConfig+0x470>)
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d1f0      	bne.n	8002ba8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	69da      	ldr	r2, [r3, #28]
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	6a1b      	ldr	r3, [r3, #32]
 8002bce:	431a      	orrs	r2, r3
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bd4:	019b      	lsls	r3, r3, #6
 8002bd6:	431a      	orrs	r2, r3
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002bdc:	085b      	lsrs	r3, r3, #1
 8002bde:	3b01      	subs	r3, #1
 8002be0:	041b      	lsls	r3, r3, #16
 8002be2:	431a      	orrs	r2, r3
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002be8:	061b      	lsls	r3, r3, #24
 8002bea:	491b      	ldr	r1, [pc, #108]	@ (8002c58 <HAL_RCC_OscConfig+0x470>)
 8002bec:	4313      	orrs	r3, r2
 8002bee:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002bf0:	4b1b      	ldr	r3, [pc, #108]	@ (8002c60 <HAL_RCC_OscConfig+0x478>)
 8002bf2:	2201      	movs	r2, #1
 8002bf4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002bf6:	f7fe fe87 	bl	8001908 <HAL_GetTick>
 8002bfa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002bfc:	e008      	b.n	8002c10 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002bfe:	f7fe fe83 	bl	8001908 <HAL_GetTick>
 8002c02:	4602      	mov	r2, r0
 8002c04:	693b      	ldr	r3, [r7, #16]
 8002c06:	1ad3      	subs	r3, r2, r3
 8002c08:	2b02      	cmp	r3, #2
 8002c0a:	d901      	bls.n	8002c10 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002c0c:	2303      	movs	r3, #3
 8002c0e:	e05c      	b.n	8002cca <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002c10:	4b11      	ldr	r3, [pc, #68]	@ (8002c58 <HAL_RCC_OscConfig+0x470>)
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d0f0      	beq.n	8002bfe <HAL_RCC_OscConfig+0x416>
 8002c1c:	e054      	b.n	8002cc8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002c1e:	4b10      	ldr	r3, [pc, #64]	@ (8002c60 <HAL_RCC_OscConfig+0x478>)
 8002c20:	2200      	movs	r2, #0
 8002c22:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c24:	f7fe fe70 	bl	8001908 <HAL_GetTick>
 8002c28:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002c2a:	e008      	b.n	8002c3e <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c2c:	f7fe fe6c 	bl	8001908 <HAL_GetTick>
 8002c30:	4602      	mov	r2, r0
 8002c32:	693b      	ldr	r3, [r7, #16]
 8002c34:	1ad3      	subs	r3, r2, r3
 8002c36:	2b02      	cmp	r3, #2
 8002c38:	d901      	bls.n	8002c3e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002c3a:	2303      	movs	r3, #3
 8002c3c:	e045      	b.n	8002cca <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002c3e:	4b06      	ldr	r3, [pc, #24]	@ (8002c58 <HAL_RCC_OscConfig+0x470>)
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d1f0      	bne.n	8002c2c <HAL_RCC_OscConfig+0x444>
 8002c4a:	e03d      	b.n	8002cc8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	699b      	ldr	r3, [r3, #24]
 8002c50:	2b01      	cmp	r3, #1
 8002c52:	d107      	bne.n	8002c64 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002c54:	2301      	movs	r3, #1
 8002c56:	e038      	b.n	8002cca <HAL_RCC_OscConfig+0x4e2>
 8002c58:	40023800 	.word	0x40023800
 8002c5c:	40007000 	.word	0x40007000
 8002c60:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002c64:	4b1b      	ldr	r3, [pc, #108]	@ (8002cd4 <HAL_RCC_OscConfig+0x4ec>)
 8002c66:	685b      	ldr	r3, [r3, #4]
 8002c68:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	699b      	ldr	r3, [r3, #24]
 8002c6e:	2b01      	cmp	r3, #1
 8002c70:	d028      	beq.n	8002cc4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002c72:	68fb      	ldr	r3, [r7, #12]
 8002c74:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002c7c:	429a      	cmp	r2, r3
 8002c7e:	d121      	bne.n	8002cc4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002c8a:	429a      	cmp	r2, r3
 8002c8c:	d11a      	bne.n	8002cc4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002c8e:	68fa      	ldr	r2, [r7, #12]
 8002c90:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002c94:	4013      	ands	r3, r2
 8002c96:	687a      	ldr	r2, [r7, #4]
 8002c98:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002c9a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002c9c:	4293      	cmp	r3, r2
 8002c9e:	d111      	bne.n	8002cc4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002caa:	085b      	lsrs	r3, r3, #1
 8002cac:	3b01      	subs	r3, #1
 8002cae:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002cb0:	429a      	cmp	r2, r3
 8002cb2:	d107      	bne.n	8002cc4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002cbe:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002cc0:	429a      	cmp	r2, r3
 8002cc2:	d001      	beq.n	8002cc8 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002cc4:	2301      	movs	r3, #1
 8002cc6:	e000      	b.n	8002cca <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002cc8:	2300      	movs	r3, #0
}
 8002cca:	4618      	mov	r0, r3
 8002ccc:	3718      	adds	r7, #24
 8002cce:	46bd      	mov	sp, r7
 8002cd0:	bd80      	pop	{r7, pc}
 8002cd2:	bf00      	nop
 8002cd4:	40023800 	.word	0x40023800

08002cd8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002cd8:	b580      	push	{r7, lr}
 8002cda:	b084      	sub	sp, #16
 8002cdc:	af00      	add	r7, sp, #0
 8002cde:	6078      	str	r0, [r7, #4]
 8002ce0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d101      	bne.n	8002cec <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002ce8:	2301      	movs	r3, #1
 8002cea:	e0cc      	b.n	8002e86 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002cec:	4b68      	ldr	r3, [pc, #416]	@ (8002e90 <HAL_RCC_ClockConfig+0x1b8>)
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	f003 0307 	and.w	r3, r3, #7
 8002cf4:	683a      	ldr	r2, [r7, #0]
 8002cf6:	429a      	cmp	r2, r3
 8002cf8:	d90c      	bls.n	8002d14 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002cfa:	4b65      	ldr	r3, [pc, #404]	@ (8002e90 <HAL_RCC_ClockConfig+0x1b8>)
 8002cfc:	683a      	ldr	r2, [r7, #0]
 8002cfe:	b2d2      	uxtb	r2, r2
 8002d00:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d02:	4b63      	ldr	r3, [pc, #396]	@ (8002e90 <HAL_RCC_ClockConfig+0x1b8>)
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	f003 0307 	and.w	r3, r3, #7
 8002d0a:	683a      	ldr	r2, [r7, #0]
 8002d0c:	429a      	cmp	r2, r3
 8002d0e:	d001      	beq.n	8002d14 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002d10:	2301      	movs	r3, #1
 8002d12:	e0b8      	b.n	8002e86 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	f003 0302 	and.w	r3, r3, #2
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	d020      	beq.n	8002d62 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	f003 0304 	and.w	r3, r3, #4
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	d005      	beq.n	8002d38 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002d2c:	4b59      	ldr	r3, [pc, #356]	@ (8002e94 <HAL_RCC_ClockConfig+0x1bc>)
 8002d2e:	689b      	ldr	r3, [r3, #8]
 8002d30:	4a58      	ldr	r2, [pc, #352]	@ (8002e94 <HAL_RCC_ClockConfig+0x1bc>)
 8002d32:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002d36:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	f003 0308 	and.w	r3, r3, #8
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d005      	beq.n	8002d50 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002d44:	4b53      	ldr	r3, [pc, #332]	@ (8002e94 <HAL_RCC_ClockConfig+0x1bc>)
 8002d46:	689b      	ldr	r3, [r3, #8]
 8002d48:	4a52      	ldr	r2, [pc, #328]	@ (8002e94 <HAL_RCC_ClockConfig+0x1bc>)
 8002d4a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002d4e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002d50:	4b50      	ldr	r3, [pc, #320]	@ (8002e94 <HAL_RCC_ClockConfig+0x1bc>)
 8002d52:	689b      	ldr	r3, [r3, #8]
 8002d54:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	689b      	ldr	r3, [r3, #8]
 8002d5c:	494d      	ldr	r1, [pc, #308]	@ (8002e94 <HAL_RCC_ClockConfig+0x1bc>)
 8002d5e:	4313      	orrs	r3, r2
 8002d60:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	f003 0301 	and.w	r3, r3, #1
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d044      	beq.n	8002df8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	685b      	ldr	r3, [r3, #4]
 8002d72:	2b01      	cmp	r3, #1
 8002d74:	d107      	bne.n	8002d86 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d76:	4b47      	ldr	r3, [pc, #284]	@ (8002e94 <HAL_RCC_ClockConfig+0x1bc>)
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d119      	bne.n	8002db6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002d82:	2301      	movs	r3, #1
 8002d84:	e07f      	b.n	8002e86 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	685b      	ldr	r3, [r3, #4]
 8002d8a:	2b02      	cmp	r3, #2
 8002d8c:	d003      	beq.n	8002d96 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002d92:	2b03      	cmp	r3, #3
 8002d94:	d107      	bne.n	8002da6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002d96:	4b3f      	ldr	r3, [pc, #252]	@ (8002e94 <HAL_RCC_ClockConfig+0x1bc>)
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d109      	bne.n	8002db6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002da2:	2301      	movs	r3, #1
 8002da4:	e06f      	b.n	8002e86 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002da6:	4b3b      	ldr	r3, [pc, #236]	@ (8002e94 <HAL_RCC_ClockConfig+0x1bc>)
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	f003 0302 	and.w	r3, r3, #2
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d101      	bne.n	8002db6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002db2:	2301      	movs	r3, #1
 8002db4:	e067      	b.n	8002e86 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002db6:	4b37      	ldr	r3, [pc, #220]	@ (8002e94 <HAL_RCC_ClockConfig+0x1bc>)
 8002db8:	689b      	ldr	r3, [r3, #8]
 8002dba:	f023 0203 	bic.w	r2, r3, #3
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	685b      	ldr	r3, [r3, #4]
 8002dc2:	4934      	ldr	r1, [pc, #208]	@ (8002e94 <HAL_RCC_ClockConfig+0x1bc>)
 8002dc4:	4313      	orrs	r3, r2
 8002dc6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002dc8:	f7fe fd9e 	bl	8001908 <HAL_GetTick>
 8002dcc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002dce:	e00a      	b.n	8002de6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002dd0:	f7fe fd9a 	bl	8001908 <HAL_GetTick>
 8002dd4:	4602      	mov	r2, r0
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	1ad3      	subs	r3, r2, r3
 8002dda:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002dde:	4293      	cmp	r3, r2
 8002de0:	d901      	bls.n	8002de6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002de2:	2303      	movs	r3, #3
 8002de4:	e04f      	b.n	8002e86 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002de6:	4b2b      	ldr	r3, [pc, #172]	@ (8002e94 <HAL_RCC_ClockConfig+0x1bc>)
 8002de8:	689b      	ldr	r3, [r3, #8]
 8002dea:	f003 020c 	and.w	r2, r3, #12
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	685b      	ldr	r3, [r3, #4]
 8002df2:	009b      	lsls	r3, r3, #2
 8002df4:	429a      	cmp	r2, r3
 8002df6:	d1eb      	bne.n	8002dd0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002df8:	4b25      	ldr	r3, [pc, #148]	@ (8002e90 <HAL_RCC_ClockConfig+0x1b8>)
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	f003 0307 	and.w	r3, r3, #7
 8002e00:	683a      	ldr	r2, [r7, #0]
 8002e02:	429a      	cmp	r2, r3
 8002e04:	d20c      	bcs.n	8002e20 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002e06:	4b22      	ldr	r3, [pc, #136]	@ (8002e90 <HAL_RCC_ClockConfig+0x1b8>)
 8002e08:	683a      	ldr	r2, [r7, #0]
 8002e0a:	b2d2      	uxtb	r2, r2
 8002e0c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002e0e:	4b20      	ldr	r3, [pc, #128]	@ (8002e90 <HAL_RCC_ClockConfig+0x1b8>)
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	f003 0307 	and.w	r3, r3, #7
 8002e16:	683a      	ldr	r2, [r7, #0]
 8002e18:	429a      	cmp	r2, r3
 8002e1a:	d001      	beq.n	8002e20 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002e1c:	2301      	movs	r3, #1
 8002e1e:	e032      	b.n	8002e86 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	f003 0304 	and.w	r3, r3, #4
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	d008      	beq.n	8002e3e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002e2c:	4b19      	ldr	r3, [pc, #100]	@ (8002e94 <HAL_RCC_ClockConfig+0x1bc>)
 8002e2e:	689b      	ldr	r3, [r3, #8]
 8002e30:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	68db      	ldr	r3, [r3, #12]
 8002e38:	4916      	ldr	r1, [pc, #88]	@ (8002e94 <HAL_RCC_ClockConfig+0x1bc>)
 8002e3a:	4313      	orrs	r3, r2
 8002e3c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	f003 0308 	and.w	r3, r3, #8
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d009      	beq.n	8002e5e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002e4a:	4b12      	ldr	r3, [pc, #72]	@ (8002e94 <HAL_RCC_ClockConfig+0x1bc>)
 8002e4c:	689b      	ldr	r3, [r3, #8]
 8002e4e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	691b      	ldr	r3, [r3, #16]
 8002e56:	00db      	lsls	r3, r3, #3
 8002e58:	490e      	ldr	r1, [pc, #56]	@ (8002e94 <HAL_RCC_ClockConfig+0x1bc>)
 8002e5a:	4313      	orrs	r3, r2
 8002e5c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002e5e:	f000 f821 	bl	8002ea4 <HAL_RCC_GetSysClockFreq>
 8002e62:	4602      	mov	r2, r0
 8002e64:	4b0b      	ldr	r3, [pc, #44]	@ (8002e94 <HAL_RCC_ClockConfig+0x1bc>)
 8002e66:	689b      	ldr	r3, [r3, #8]
 8002e68:	091b      	lsrs	r3, r3, #4
 8002e6a:	f003 030f 	and.w	r3, r3, #15
 8002e6e:	490a      	ldr	r1, [pc, #40]	@ (8002e98 <HAL_RCC_ClockConfig+0x1c0>)
 8002e70:	5ccb      	ldrb	r3, [r1, r3]
 8002e72:	fa22 f303 	lsr.w	r3, r2, r3
 8002e76:	4a09      	ldr	r2, [pc, #36]	@ (8002e9c <HAL_RCC_ClockConfig+0x1c4>)
 8002e78:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8002e7a:	4b09      	ldr	r3, [pc, #36]	@ (8002ea0 <HAL_RCC_ClockConfig+0x1c8>)
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	4618      	mov	r0, r3
 8002e80:	f7fd fec8 	bl	8000c14 <HAL_InitTick>

  return HAL_OK;
 8002e84:	2300      	movs	r3, #0
}
 8002e86:	4618      	mov	r0, r3
 8002e88:	3710      	adds	r7, #16
 8002e8a:	46bd      	mov	sp, r7
 8002e8c:	bd80      	pop	{r7, pc}
 8002e8e:	bf00      	nop
 8002e90:	40023c00 	.word	0x40023c00
 8002e94:	40023800 	.word	0x40023800
 8002e98:	0800860c 	.word	0x0800860c
 8002e9c:	20000000 	.word	0x20000000
 8002ea0:	20000008 	.word	0x20000008

08002ea4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002ea4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002ea8:	b094      	sub	sp, #80	@ 0x50
 8002eaa:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002eac:	2300      	movs	r3, #0
 8002eae:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8002eb0:	2300      	movs	r3, #0
 8002eb2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8002eb4:	2300      	movs	r3, #0
 8002eb6:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8002eb8:	2300      	movs	r3, #0
 8002eba:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002ebc:	4b79      	ldr	r3, [pc, #484]	@ (80030a4 <HAL_RCC_GetSysClockFreq+0x200>)
 8002ebe:	689b      	ldr	r3, [r3, #8]
 8002ec0:	f003 030c 	and.w	r3, r3, #12
 8002ec4:	2b08      	cmp	r3, #8
 8002ec6:	d00d      	beq.n	8002ee4 <HAL_RCC_GetSysClockFreq+0x40>
 8002ec8:	2b08      	cmp	r3, #8
 8002eca:	f200 80e1 	bhi.w	8003090 <HAL_RCC_GetSysClockFreq+0x1ec>
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d002      	beq.n	8002ed8 <HAL_RCC_GetSysClockFreq+0x34>
 8002ed2:	2b04      	cmp	r3, #4
 8002ed4:	d003      	beq.n	8002ede <HAL_RCC_GetSysClockFreq+0x3a>
 8002ed6:	e0db      	b.n	8003090 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002ed8:	4b73      	ldr	r3, [pc, #460]	@ (80030a8 <HAL_RCC_GetSysClockFreq+0x204>)
 8002eda:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002edc:	e0db      	b.n	8003096 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002ede:	4b73      	ldr	r3, [pc, #460]	@ (80030ac <HAL_RCC_GetSysClockFreq+0x208>)
 8002ee0:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002ee2:	e0d8      	b.n	8003096 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002ee4:	4b6f      	ldr	r3, [pc, #444]	@ (80030a4 <HAL_RCC_GetSysClockFreq+0x200>)
 8002ee6:	685b      	ldr	r3, [r3, #4]
 8002ee8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002eec:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002eee:	4b6d      	ldr	r3, [pc, #436]	@ (80030a4 <HAL_RCC_GetSysClockFreq+0x200>)
 8002ef0:	685b      	ldr	r3, [r3, #4]
 8002ef2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d063      	beq.n	8002fc2 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002efa:	4b6a      	ldr	r3, [pc, #424]	@ (80030a4 <HAL_RCC_GetSysClockFreq+0x200>)
 8002efc:	685b      	ldr	r3, [r3, #4]
 8002efe:	099b      	lsrs	r3, r3, #6
 8002f00:	2200      	movs	r2, #0
 8002f02:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002f04:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8002f06:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002f08:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002f0c:	633b      	str	r3, [r7, #48]	@ 0x30
 8002f0e:	2300      	movs	r3, #0
 8002f10:	637b      	str	r3, [r7, #52]	@ 0x34
 8002f12:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8002f16:	4622      	mov	r2, r4
 8002f18:	462b      	mov	r3, r5
 8002f1a:	f04f 0000 	mov.w	r0, #0
 8002f1e:	f04f 0100 	mov.w	r1, #0
 8002f22:	0159      	lsls	r1, r3, #5
 8002f24:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002f28:	0150      	lsls	r0, r2, #5
 8002f2a:	4602      	mov	r2, r0
 8002f2c:	460b      	mov	r3, r1
 8002f2e:	4621      	mov	r1, r4
 8002f30:	1a51      	subs	r1, r2, r1
 8002f32:	6139      	str	r1, [r7, #16]
 8002f34:	4629      	mov	r1, r5
 8002f36:	eb63 0301 	sbc.w	r3, r3, r1
 8002f3a:	617b      	str	r3, [r7, #20]
 8002f3c:	f04f 0200 	mov.w	r2, #0
 8002f40:	f04f 0300 	mov.w	r3, #0
 8002f44:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002f48:	4659      	mov	r1, fp
 8002f4a:	018b      	lsls	r3, r1, #6
 8002f4c:	4651      	mov	r1, sl
 8002f4e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002f52:	4651      	mov	r1, sl
 8002f54:	018a      	lsls	r2, r1, #6
 8002f56:	4651      	mov	r1, sl
 8002f58:	ebb2 0801 	subs.w	r8, r2, r1
 8002f5c:	4659      	mov	r1, fp
 8002f5e:	eb63 0901 	sbc.w	r9, r3, r1
 8002f62:	f04f 0200 	mov.w	r2, #0
 8002f66:	f04f 0300 	mov.w	r3, #0
 8002f6a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002f6e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002f72:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002f76:	4690      	mov	r8, r2
 8002f78:	4699      	mov	r9, r3
 8002f7a:	4623      	mov	r3, r4
 8002f7c:	eb18 0303 	adds.w	r3, r8, r3
 8002f80:	60bb      	str	r3, [r7, #8]
 8002f82:	462b      	mov	r3, r5
 8002f84:	eb49 0303 	adc.w	r3, r9, r3
 8002f88:	60fb      	str	r3, [r7, #12]
 8002f8a:	f04f 0200 	mov.w	r2, #0
 8002f8e:	f04f 0300 	mov.w	r3, #0
 8002f92:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002f96:	4629      	mov	r1, r5
 8002f98:	024b      	lsls	r3, r1, #9
 8002f9a:	4621      	mov	r1, r4
 8002f9c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002fa0:	4621      	mov	r1, r4
 8002fa2:	024a      	lsls	r2, r1, #9
 8002fa4:	4610      	mov	r0, r2
 8002fa6:	4619      	mov	r1, r3
 8002fa8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002faa:	2200      	movs	r2, #0
 8002fac:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002fae:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002fb0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002fb4:	f7fd f964 	bl	8000280 <__aeabi_uldivmod>
 8002fb8:	4602      	mov	r2, r0
 8002fba:	460b      	mov	r3, r1
 8002fbc:	4613      	mov	r3, r2
 8002fbe:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002fc0:	e058      	b.n	8003074 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002fc2:	4b38      	ldr	r3, [pc, #224]	@ (80030a4 <HAL_RCC_GetSysClockFreq+0x200>)
 8002fc4:	685b      	ldr	r3, [r3, #4]
 8002fc6:	099b      	lsrs	r3, r3, #6
 8002fc8:	2200      	movs	r2, #0
 8002fca:	4618      	mov	r0, r3
 8002fcc:	4611      	mov	r1, r2
 8002fce:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002fd2:	623b      	str	r3, [r7, #32]
 8002fd4:	2300      	movs	r3, #0
 8002fd6:	627b      	str	r3, [r7, #36]	@ 0x24
 8002fd8:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002fdc:	4642      	mov	r2, r8
 8002fde:	464b      	mov	r3, r9
 8002fe0:	f04f 0000 	mov.w	r0, #0
 8002fe4:	f04f 0100 	mov.w	r1, #0
 8002fe8:	0159      	lsls	r1, r3, #5
 8002fea:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002fee:	0150      	lsls	r0, r2, #5
 8002ff0:	4602      	mov	r2, r0
 8002ff2:	460b      	mov	r3, r1
 8002ff4:	4641      	mov	r1, r8
 8002ff6:	ebb2 0a01 	subs.w	sl, r2, r1
 8002ffa:	4649      	mov	r1, r9
 8002ffc:	eb63 0b01 	sbc.w	fp, r3, r1
 8003000:	f04f 0200 	mov.w	r2, #0
 8003004:	f04f 0300 	mov.w	r3, #0
 8003008:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800300c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003010:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003014:	ebb2 040a 	subs.w	r4, r2, sl
 8003018:	eb63 050b 	sbc.w	r5, r3, fp
 800301c:	f04f 0200 	mov.w	r2, #0
 8003020:	f04f 0300 	mov.w	r3, #0
 8003024:	00eb      	lsls	r3, r5, #3
 8003026:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800302a:	00e2      	lsls	r2, r4, #3
 800302c:	4614      	mov	r4, r2
 800302e:	461d      	mov	r5, r3
 8003030:	4643      	mov	r3, r8
 8003032:	18e3      	adds	r3, r4, r3
 8003034:	603b      	str	r3, [r7, #0]
 8003036:	464b      	mov	r3, r9
 8003038:	eb45 0303 	adc.w	r3, r5, r3
 800303c:	607b      	str	r3, [r7, #4]
 800303e:	f04f 0200 	mov.w	r2, #0
 8003042:	f04f 0300 	mov.w	r3, #0
 8003046:	e9d7 4500 	ldrd	r4, r5, [r7]
 800304a:	4629      	mov	r1, r5
 800304c:	028b      	lsls	r3, r1, #10
 800304e:	4621      	mov	r1, r4
 8003050:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003054:	4621      	mov	r1, r4
 8003056:	028a      	lsls	r2, r1, #10
 8003058:	4610      	mov	r0, r2
 800305a:	4619      	mov	r1, r3
 800305c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800305e:	2200      	movs	r2, #0
 8003060:	61bb      	str	r3, [r7, #24]
 8003062:	61fa      	str	r2, [r7, #28]
 8003064:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003068:	f7fd f90a 	bl	8000280 <__aeabi_uldivmod>
 800306c:	4602      	mov	r2, r0
 800306e:	460b      	mov	r3, r1
 8003070:	4613      	mov	r3, r2
 8003072:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8003074:	4b0b      	ldr	r3, [pc, #44]	@ (80030a4 <HAL_RCC_GetSysClockFreq+0x200>)
 8003076:	685b      	ldr	r3, [r3, #4]
 8003078:	0c1b      	lsrs	r3, r3, #16
 800307a:	f003 0303 	and.w	r3, r3, #3
 800307e:	3301      	adds	r3, #1
 8003080:	005b      	lsls	r3, r3, #1
 8003082:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8003084:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003086:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003088:	fbb2 f3f3 	udiv	r3, r2, r3
 800308c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800308e:	e002      	b.n	8003096 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003090:	4b05      	ldr	r3, [pc, #20]	@ (80030a8 <HAL_RCC_GetSysClockFreq+0x204>)
 8003092:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003094:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003096:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8003098:	4618      	mov	r0, r3
 800309a:	3750      	adds	r7, #80	@ 0x50
 800309c:	46bd      	mov	sp, r7
 800309e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80030a2:	bf00      	nop
 80030a4:	40023800 	.word	0x40023800
 80030a8:	00f42400 	.word	0x00f42400
 80030ac:	007a1200 	.word	0x007a1200

080030b0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80030b0:	b480      	push	{r7}
 80030b2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80030b4:	4b03      	ldr	r3, [pc, #12]	@ (80030c4 <HAL_RCC_GetHCLKFreq+0x14>)
 80030b6:	681b      	ldr	r3, [r3, #0]
}
 80030b8:	4618      	mov	r0, r3
 80030ba:	46bd      	mov	sp, r7
 80030bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030c0:	4770      	bx	lr
 80030c2:	bf00      	nop
 80030c4:	20000000 	.word	0x20000000

080030c8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80030c8:	b580      	push	{r7, lr}
 80030ca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80030cc:	f7ff fff0 	bl	80030b0 <HAL_RCC_GetHCLKFreq>
 80030d0:	4602      	mov	r2, r0
 80030d2:	4b05      	ldr	r3, [pc, #20]	@ (80030e8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80030d4:	689b      	ldr	r3, [r3, #8]
 80030d6:	0a9b      	lsrs	r3, r3, #10
 80030d8:	f003 0307 	and.w	r3, r3, #7
 80030dc:	4903      	ldr	r1, [pc, #12]	@ (80030ec <HAL_RCC_GetPCLK1Freq+0x24>)
 80030de:	5ccb      	ldrb	r3, [r1, r3]
 80030e0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80030e4:	4618      	mov	r0, r3
 80030e6:	bd80      	pop	{r7, pc}
 80030e8:	40023800 	.word	0x40023800
 80030ec:	0800861c 	.word	0x0800861c

080030f0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80030f0:	b580      	push	{r7, lr}
 80030f2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80030f4:	f7ff ffdc 	bl	80030b0 <HAL_RCC_GetHCLKFreq>
 80030f8:	4602      	mov	r2, r0
 80030fa:	4b05      	ldr	r3, [pc, #20]	@ (8003110 <HAL_RCC_GetPCLK2Freq+0x20>)
 80030fc:	689b      	ldr	r3, [r3, #8]
 80030fe:	0b5b      	lsrs	r3, r3, #13
 8003100:	f003 0307 	and.w	r3, r3, #7
 8003104:	4903      	ldr	r1, [pc, #12]	@ (8003114 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003106:	5ccb      	ldrb	r3, [r1, r3]
 8003108:	fa22 f303 	lsr.w	r3, r2, r3
}
 800310c:	4618      	mov	r0, r3
 800310e:	bd80      	pop	{r7, pc}
 8003110:	40023800 	.word	0x40023800
 8003114:	0800861c 	.word	0x0800861c

08003118 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003118:	b480      	push	{r7}
 800311a:	b083      	sub	sp, #12
 800311c:	af00      	add	r7, sp, #0
 800311e:	6078      	str	r0, [r7, #4]
 8003120:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	220f      	movs	r2, #15
 8003126:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8003128:	4b12      	ldr	r3, [pc, #72]	@ (8003174 <HAL_RCC_GetClockConfig+0x5c>)
 800312a:	689b      	ldr	r3, [r3, #8]
 800312c:	f003 0203 	and.w	r2, r3, #3
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8003134:	4b0f      	ldr	r3, [pc, #60]	@ (8003174 <HAL_RCC_GetClockConfig+0x5c>)
 8003136:	689b      	ldr	r3, [r3, #8]
 8003138:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8003140:	4b0c      	ldr	r3, [pc, #48]	@ (8003174 <HAL_RCC_GetClockConfig+0x5c>)
 8003142:	689b      	ldr	r3, [r3, #8]
 8003144:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 800314c:	4b09      	ldr	r3, [pc, #36]	@ (8003174 <HAL_RCC_GetClockConfig+0x5c>)
 800314e:	689b      	ldr	r3, [r3, #8]
 8003150:	08db      	lsrs	r3, r3, #3
 8003152:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800315a:	4b07      	ldr	r3, [pc, #28]	@ (8003178 <HAL_RCC_GetClockConfig+0x60>)
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	f003 0207 	and.w	r2, r3, #7
 8003162:	683b      	ldr	r3, [r7, #0]
 8003164:	601a      	str	r2, [r3, #0]
}
 8003166:	bf00      	nop
 8003168:	370c      	adds	r7, #12
 800316a:	46bd      	mov	sp, r7
 800316c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003170:	4770      	bx	lr
 8003172:	bf00      	nop
 8003174:	40023800 	.word	0x40023800
 8003178:	40023c00 	.word	0x40023c00

0800317c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800317c:	b580      	push	{r7, lr}
 800317e:	b082      	sub	sp, #8
 8003180:	af00      	add	r7, sp, #0
 8003182:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	2b00      	cmp	r3, #0
 8003188:	d101      	bne.n	800318e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800318a:	2301      	movs	r3, #1
 800318c:	e07b      	b.n	8003286 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003192:	2b00      	cmp	r3, #0
 8003194:	d108      	bne.n	80031a8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	685b      	ldr	r3, [r3, #4]
 800319a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800319e:	d009      	beq.n	80031b4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	2200      	movs	r2, #0
 80031a4:	61da      	str	r2, [r3, #28]
 80031a6:	e005      	b.n	80031b4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	2200      	movs	r2, #0
 80031ac:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	2200      	movs	r2, #0
 80031b2:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	2200      	movs	r2, #0
 80031b8:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80031c0:	b2db      	uxtb	r3, r3
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d106      	bne.n	80031d4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	2200      	movs	r2, #0
 80031ca:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80031ce:	6878      	ldr	r0, [r7, #4]
 80031d0:	f7fd fca4 	bl	8000b1c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	2202      	movs	r2, #2
 80031d8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	681a      	ldr	r2, [r3, #0]
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80031ea:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	685b      	ldr	r3, [r3, #4]
 80031f0:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	689b      	ldr	r3, [r3, #8]
 80031f8:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80031fc:	431a      	orrs	r2, r3
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	68db      	ldr	r3, [r3, #12]
 8003202:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003206:	431a      	orrs	r2, r3
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	691b      	ldr	r3, [r3, #16]
 800320c:	f003 0302 	and.w	r3, r3, #2
 8003210:	431a      	orrs	r2, r3
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	695b      	ldr	r3, [r3, #20]
 8003216:	f003 0301 	and.w	r3, r3, #1
 800321a:	431a      	orrs	r2, r3
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	699b      	ldr	r3, [r3, #24]
 8003220:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003224:	431a      	orrs	r2, r3
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	69db      	ldr	r3, [r3, #28]
 800322a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800322e:	431a      	orrs	r2, r3
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	6a1b      	ldr	r3, [r3, #32]
 8003234:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003238:	ea42 0103 	orr.w	r1, r2, r3
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003240:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	430a      	orrs	r2, r1
 800324a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	699b      	ldr	r3, [r3, #24]
 8003250:	0c1b      	lsrs	r3, r3, #16
 8003252:	f003 0104 	and.w	r1, r3, #4
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800325a:	f003 0210 	and.w	r2, r3, #16
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	430a      	orrs	r2, r1
 8003264:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	69da      	ldr	r2, [r3, #28]
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003274:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	2200      	movs	r2, #0
 800327a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	2201      	movs	r2, #1
 8003280:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8003284:	2300      	movs	r3, #0
}
 8003286:	4618      	mov	r0, r3
 8003288:	3708      	adds	r7, #8
 800328a:	46bd      	mov	sp, r7
 800328c:	bd80      	pop	{r7, pc}
	...

08003290 <HAL_SPI_TransmitReceive_IT>:
  * @param  Size amount of data elements (u8 or u16) to be sent and received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_IT(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                             uint16_t Size)
{
 8003290:	b480      	push	{r7}
 8003292:	b087      	sub	sp, #28
 8003294:	af00      	add	r7, sp, #0
 8003296:	60f8      	str	r0, [r7, #12]
 8003298:	60b9      	str	r1, [r7, #8]
 800329a:	607a      	str	r2, [r7, #4]
 800329c:	807b      	strh	r3, [r7, #2]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80032a4:	75fb      	strb	r3, [r7, #23]
  tmp_mode            = hspi->Init.Mode;
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	685b      	ldr	r3, [r3, #4]
 80032aa:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80032ac:	7dfb      	ldrb	r3, [r7, #23]
 80032ae:	2b01      	cmp	r3, #1
 80032b0:	d00c      	beq.n	80032cc <HAL_SPI_TransmitReceive_IT+0x3c>
 80032b2:	693b      	ldr	r3, [r7, #16]
 80032b4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80032b8:	d106      	bne.n	80032c8 <HAL_SPI_TransmitReceive_IT+0x38>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	689b      	ldr	r3, [r3, #8]
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d102      	bne.n	80032c8 <HAL_SPI_TransmitReceive_IT+0x38>
 80032c2:	7dfb      	ldrb	r3, [r7, #23]
 80032c4:	2b04      	cmp	r3, #4
 80032c6:	d001      	beq.n	80032cc <HAL_SPI_TransmitReceive_IT+0x3c>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 80032c8:	2302      	movs	r3, #2
 80032ca:	e061      	b.n	8003390 <HAL_SPI_TransmitReceive_IT+0x100>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80032cc:	68bb      	ldr	r3, [r7, #8]
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d005      	beq.n	80032de <HAL_SPI_TransmitReceive_IT+0x4e>
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	d002      	beq.n	80032de <HAL_SPI_TransmitReceive_IT+0x4e>
 80032d8:	887b      	ldrh	r3, [r7, #2]
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d101      	bne.n	80032e2 <HAL_SPI_TransmitReceive_IT+0x52>
  {
    return HAL_ERROR;
 80032de:	2301      	movs	r3, #1
 80032e0:	e056      	b.n	8003390 <HAL_SPI_TransmitReceive_IT+0x100>
  }

  /* Process locked */
  __HAL_LOCK(hspi);
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80032e8:	2b01      	cmp	r3, #1
 80032ea:	d101      	bne.n	80032f0 <HAL_SPI_TransmitReceive_IT+0x60>
 80032ec:	2302      	movs	r3, #2
 80032ee:	e04f      	b.n	8003390 <HAL_SPI_TransmitReceive_IT+0x100>
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	2201      	movs	r2, #1
 80032f4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80032fe:	b2db      	uxtb	r3, r3
 8003300:	2b04      	cmp	r3, #4
 8003302:	d003      	beq.n	800330c <HAL_SPI_TransmitReceive_IT+0x7c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	2205      	movs	r2, #5
 8003308:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	2200      	movs	r2, #0
 8003310:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	68ba      	ldr	r2, [r7, #8]
 8003316:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	887a      	ldrh	r2, [r7, #2]
 800331c:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	887a      	ldrh	r2, [r7, #2]
 8003322:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	687a      	ldr	r2, [r7, #4]
 8003328:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	887a      	ldrh	r2, [r7, #2]
 800332e:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	887a      	ldrh	r2, [r7, #2]
 8003334:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	68db      	ldr	r3, [r3, #12]
 800333a:	2b00      	cmp	r3, #0
 800333c:	d006      	beq.n	800334c <HAL_SPI_TransmitReceive_IT+0xbc>
  {
    hspi->RxISR     = SPI_2linesRxISR_16BIT;
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	4a16      	ldr	r2, [pc, #88]	@ (800339c <HAL_SPI_TransmitReceive_IT+0x10c>)
 8003342:	641a      	str	r2, [r3, #64]	@ 0x40
    hspi->TxISR     = SPI_2linesTxISR_16BIT;
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	4a16      	ldr	r2, [pc, #88]	@ (80033a0 <HAL_SPI_TransmitReceive_IT+0x110>)
 8003348:	645a      	str	r2, [r3, #68]	@ 0x44
 800334a:	e005      	b.n	8003358 <HAL_SPI_TransmitReceive_IT+0xc8>
  }
  else
  {
    hspi->RxISR     = SPI_2linesRxISR_8BIT;
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	4a15      	ldr	r2, [pc, #84]	@ (80033a4 <HAL_SPI_TransmitReceive_IT+0x114>)
 8003350:	641a      	str	r2, [r3, #64]	@ 0x40
    hspi->TxISR     = SPI_2linesTxISR_8BIT;
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	4a14      	ldr	r2, [pc, #80]	@ (80033a8 <HAL_SPI_TransmitReceive_IT+0x118>)
 8003356:	645a      	str	r2, [r3, #68]	@ 0x44
  }
#endif /* USE_SPI_CRC */


  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003362:	2b40      	cmp	r3, #64	@ 0x40
 8003364:	d007      	beq.n	8003376 <HAL_SPI_TransmitReceive_IT+0xe6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	681a      	ldr	r2, [r3, #0]
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003374:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	2200      	movs	r2, #0
 800337a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Enable TXE, RXNE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	685a      	ldr	r2, [r3, #4]
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	f042 02e0 	orr.w	r2, r2, #224	@ 0xe0
 800338c:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800338e:	2300      	movs	r3, #0
}
 8003390:	4618      	mov	r0, r3
 8003392:	371c      	adds	r7, #28
 8003394:	46bd      	mov	sp, r7
 8003396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800339a:	4770      	bx	lr
 800339c:	080036c1 	.word	0x080036c1
 80033a0:	08003721 	.word	0x08003721
 80033a4:	080035fd 	.word	0x080035fd
 80033a8:	08003661 	.word	0x08003661

080033ac <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 80033ac:	b580      	push	{r7, lr}
 80033ae:	b088      	sub	sp, #32
 80033b0:	af00      	add	r7, sp, #0
 80033b2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	685b      	ldr	r3, [r3, #4]
 80033ba:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	689b      	ldr	r3, [r3, #8]
 80033c2:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80033c4:	69bb      	ldr	r3, [r7, #24]
 80033c6:	099b      	lsrs	r3, r3, #6
 80033c8:	f003 0301 	and.w	r3, r3, #1
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d10f      	bne.n	80033f0 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80033d0:	69bb      	ldr	r3, [r7, #24]
 80033d2:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d00a      	beq.n	80033f0 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80033da:	69fb      	ldr	r3, [r7, #28]
 80033dc:	099b      	lsrs	r3, r3, #6
 80033de:	f003 0301 	and.w	r3, r3, #1
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d004      	beq.n	80033f0 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033ea:	6878      	ldr	r0, [r7, #4]
 80033ec:	4798      	blx	r3
    return;
 80033ee:	e0d7      	b.n	80035a0 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 80033f0:	69bb      	ldr	r3, [r7, #24]
 80033f2:	085b      	lsrs	r3, r3, #1
 80033f4:	f003 0301 	and.w	r3, r3, #1
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	d00a      	beq.n	8003412 <HAL_SPI_IRQHandler+0x66>
 80033fc:	69fb      	ldr	r3, [r7, #28]
 80033fe:	09db      	lsrs	r3, r3, #7
 8003400:	f003 0301 	and.w	r3, r3, #1
 8003404:	2b00      	cmp	r3, #0
 8003406:	d004      	beq.n	8003412 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800340c:	6878      	ldr	r0, [r7, #4]
 800340e:	4798      	blx	r3
    return;
 8003410:	e0c6      	b.n	80035a0 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8003412:	69bb      	ldr	r3, [r7, #24]
 8003414:	095b      	lsrs	r3, r3, #5
 8003416:	f003 0301 	and.w	r3, r3, #1
 800341a:	2b00      	cmp	r3, #0
 800341c:	d10c      	bne.n	8003438 <HAL_SPI_IRQHandler+0x8c>
 800341e:	69bb      	ldr	r3, [r7, #24]
 8003420:	099b      	lsrs	r3, r3, #6
 8003422:	f003 0301 	and.w	r3, r3, #1
 8003426:	2b00      	cmp	r3, #0
 8003428:	d106      	bne.n	8003438 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 800342a:	69bb      	ldr	r3, [r7, #24]
 800342c:	0a1b      	lsrs	r3, r3, #8
 800342e:	f003 0301 	and.w	r3, r3, #1
 8003432:	2b00      	cmp	r3, #0
 8003434:	f000 80b4 	beq.w	80035a0 <HAL_SPI_IRQHandler+0x1f4>
 8003438:	69fb      	ldr	r3, [r7, #28]
 800343a:	095b      	lsrs	r3, r3, #5
 800343c:	f003 0301 	and.w	r3, r3, #1
 8003440:	2b00      	cmp	r3, #0
 8003442:	f000 80ad 	beq.w	80035a0 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8003446:	69bb      	ldr	r3, [r7, #24]
 8003448:	099b      	lsrs	r3, r3, #6
 800344a:	f003 0301 	and.w	r3, r3, #1
 800344e:	2b00      	cmp	r3, #0
 8003450:	d023      	beq.n	800349a <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003458:	b2db      	uxtb	r3, r3
 800345a:	2b03      	cmp	r3, #3
 800345c:	d011      	beq.n	8003482 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003462:	f043 0204 	orr.w	r2, r3, #4
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	655a      	str	r2, [r3, #84]	@ 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800346a:	2300      	movs	r3, #0
 800346c:	617b      	str	r3, [r7, #20]
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	68db      	ldr	r3, [r3, #12]
 8003474:	617b      	str	r3, [r7, #20]
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	689b      	ldr	r3, [r3, #8]
 800347c:	617b      	str	r3, [r7, #20]
 800347e:	697b      	ldr	r3, [r7, #20]
 8003480:	e00b      	b.n	800349a <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003482:	2300      	movs	r3, #0
 8003484:	613b      	str	r3, [r7, #16]
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	68db      	ldr	r3, [r3, #12]
 800348c:	613b      	str	r3, [r7, #16]
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	689b      	ldr	r3, [r3, #8]
 8003494:	613b      	str	r3, [r7, #16]
 8003496:	693b      	ldr	r3, [r7, #16]
        return;
 8003498:	e082      	b.n	80035a0 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 800349a:	69bb      	ldr	r3, [r7, #24]
 800349c:	095b      	lsrs	r3, r3, #5
 800349e:	f003 0301 	and.w	r3, r3, #1
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	d014      	beq.n	80034d0 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80034aa:	f043 0201 	orr.w	r2, r3, #1
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 80034b2:	2300      	movs	r3, #0
 80034b4:	60fb      	str	r3, [r7, #12]
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	689b      	ldr	r3, [r3, #8]
 80034bc:	60fb      	str	r3, [r7, #12]
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	681a      	ldr	r2, [r3, #0]
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80034cc:	601a      	str	r2, [r3, #0]
 80034ce:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 80034d0:	69bb      	ldr	r3, [r7, #24]
 80034d2:	0a1b      	lsrs	r3, r3, #8
 80034d4:	f003 0301 	and.w	r3, r3, #1
 80034d8:	2b00      	cmp	r3, #0
 80034da:	d00c      	beq.n	80034f6 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80034e0:	f043 0208 	orr.w	r2, r3, #8
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 80034e8:	2300      	movs	r3, #0
 80034ea:	60bb      	str	r3, [r7, #8]
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	689b      	ldr	r3, [r3, #8]
 80034f2:	60bb      	str	r3, [r7, #8]
 80034f4:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d04f      	beq.n	800359e <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	685a      	ldr	r2, [r3, #4]
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800350c:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	2201      	movs	r2, #1
 8003512:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8003516:	69fb      	ldr	r3, [r7, #28]
 8003518:	f003 0302 	and.w	r3, r3, #2
 800351c:	2b00      	cmp	r3, #0
 800351e:	d104      	bne.n	800352a <HAL_SPI_IRQHandler+0x17e>
 8003520:	69fb      	ldr	r3, [r7, #28]
 8003522:	f003 0301 	and.w	r3, r3, #1
 8003526:	2b00      	cmp	r3, #0
 8003528:	d034      	beq.n	8003594 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	685a      	ldr	r2, [r3, #4]
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	f022 0203 	bic.w	r2, r2, #3
 8003538:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800353e:	2b00      	cmp	r3, #0
 8003540:	d011      	beq.n	8003566 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003546:	4a18      	ldr	r2, [pc, #96]	@ (80035a8 <HAL_SPI_IRQHandler+0x1fc>)
 8003548:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800354e:	4618      	mov	r0, r3
 8003550:	f7fe faec 	bl	8001b2c <HAL_DMA_Abort_IT>
 8003554:	4603      	mov	r3, r0
 8003556:	2b00      	cmp	r3, #0
 8003558:	d005      	beq.n	8003566 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800355e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	655a      	str	r2, [r3, #84]	@ 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800356a:	2b00      	cmp	r3, #0
 800356c:	d016      	beq.n	800359c <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003572:	4a0d      	ldr	r2, [pc, #52]	@ (80035a8 <HAL_SPI_IRQHandler+0x1fc>)
 8003574:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800357a:	4618      	mov	r0, r3
 800357c:	f7fe fad6 	bl	8001b2c <HAL_DMA_Abort_IT>
 8003580:	4603      	mov	r3, r0
 8003582:	2b00      	cmp	r3, #0
 8003584:	d00a      	beq.n	800359c <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800358a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	655a      	str	r2, [r3, #84]	@ 0x54
        if (hspi->hdmatx != NULL)
 8003592:	e003      	b.n	800359c <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8003594:	6878      	ldr	r0, [r7, #4]
 8003596:	f000 f813 	bl	80035c0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800359a:	e000      	b.n	800359e <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 800359c:	bf00      	nop
    return;
 800359e:	bf00      	nop
  }
}
 80035a0:	3720      	adds	r7, #32
 80035a2:	46bd      	mov	sp, r7
 80035a4:	bd80      	pop	{r7, pc}
 80035a6:	bf00      	nop
 80035a8:	080035d5 	.word	0x080035d5

080035ac <HAL_SPI_RxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 80035ac:	b480      	push	{r7}
 80035ae:	b083      	sub	sp, #12
 80035b0:	af00      	add	r7, sp, #0
 80035b2:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 80035b4:	bf00      	nop
 80035b6:	370c      	adds	r7, #12
 80035b8:	46bd      	mov	sp, r7
 80035ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035be:	4770      	bx	lr

080035c0 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 80035c0:	b480      	push	{r7}
 80035c2:	b083      	sub	sp, #12
 80035c4:	af00      	add	r7, sp, #0
 80035c6:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 80035c8:	bf00      	nop
 80035ca:	370c      	adds	r7, #12
 80035cc:	46bd      	mov	sp, r7
 80035ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035d2:	4770      	bx	lr

080035d4 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80035d4:	b580      	push	{r7, lr}
 80035d6:	b084      	sub	sp, #16
 80035d8:	af00      	add	r7, sp, #0
 80035da:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80035e0:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	2200      	movs	r2, #0
 80035e6:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferCount = 0U;
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	2200      	movs	r2, #0
 80035ec:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 80035ee:	68f8      	ldr	r0, [r7, #12]
 80035f0:	f7ff ffe6 	bl	80035c0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80035f4:	bf00      	nop
 80035f6:	3710      	adds	r7, #16
 80035f8:	46bd      	mov	sp, r7
 80035fa:	bd80      	pop	{r7, pc}

080035fc <SPI_2linesRxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 80035fc:	b580      	push	{r7, lr}
 80035fe:	b082      	sub	sp, #8
 8003600:	af00      	add	r7, sp, #0
 8003602:	6078      	str	r0, [r7, #4]
  /* Receive data in 8bit mode */
  *hspi->pRxBuffPtr = *((__IO uint8_t *)&hspi->Instance->DR);
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	f103 020c 	add.w	r2, r3, #12
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003610:	7812      	ldrb	r2, [r2, #0]
 8003612:	b2d2      	uxtb	r2, r2
 8003614:	701a      	strb	r2, [r3, #0]
  hspi->pRxBuffPtr++;
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800361a:	1c5a      	adds	r2, r3, #1
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount--;
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003624:	b29b      	uxth	r3, r3
 8003626:	3b01      	subs	r3, #1
 8003628:	b29a      	uxth	r2, r3
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Check end of the reception */
  if (hspi->RxXferCount == 0U)
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003632:	b29b      	uxth	r3, r3
 8003634:	2b00      	cmp	r3, #0
 8003636:	d10f      	bne.n	8003658 <SPI_2linesRxISR_8BIT+0x5c>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE  and ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	685a      	ldr	r2, [r3, #4]
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003646:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800364c:	b29b      	uxth	r3, r3
 800364e:	2b00      	cmp	r3, #0
 8003650:	d102      	bne.n	8003658 <SPI_2linesRxISR_8BIT+0x5c>
    {
      SPI_CloseRxTx_ISR(hspi);
 8003652:	6878      	ldr	r0, [r7, #4]
 8003654:	f000 f970 	bl	8003938 <SPI_CloseRxTx_ISR>
    }
  }
}
 8003658:	bf00      	nop
 800365a:	3708      	adds	r7, #8
 800365c:	46bd      	mov	sp, r7
 800365e:	bd80      	pop	{r7, pc}

08003660 <SPI_2linesTxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8003660:	b580      	push	{r7, lr}
 8003662:	b082      	sub	sp, #8
 8003664:	af00      	add	r7, sp, #0
 8003666:	6078      	str	r0, [r7, #4]
  *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	330c      	adds	r3, #12
 8003672:	7812      	ldrb	r2, [r2, #0]
 8003674:	701a      	strb	r2, [r3, #0]
  hspi->pTxBuffPtr++;
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800367a:	1c5a      	adds	r2, r3, #1
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount--;
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003684:	b29b      	uxth	r3, r3
 8003686:	3b01      	subs	r3, #1
 8003688:	b29a      	uxth	r2, r3
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Check the end of the transmission */
  if (hspi->TxXferCount == 0U)
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003692:	b29b      	uxth	r3, r3
 8003694:	2b00      	cmp	r3, #0
 8003696:	d10f      	bne.n	80036b8 <SPI_2linesTxISR_8BIT+0x58>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	685a      	ldr	r2, [r3, #4]
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80036a6:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80036ac:	b29b      	uxth	r3, r3
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d102      	bne.n	80036b8 <SPI_2linesTxISR_8BIT+0x58>
    {
      SPI_CloseRxTx_ISR(hspi);
 80036b2:	6878      	ldr	r0, [r7, #4]
 80036b4:	f000 f940 	bl	8003938 <SPI_CloseRxTx_ISR>
    }
  }
}
 80036b8:	bf00      	nop
 80036ba:	3708      	adds	r7, #8
 80036bc:	46bd      	mov	sp, r7
 80036be:	bd80      	pop	{r7, pc}

080036c0 <SPI_2linesRxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 80036c0:	b580      	push	{r7, lr}
 80036c2:	b082      	sub	sp, #8
 80036c4:	af00      	add	r7, sp, #0
 80036c6:	6078      	str	r0, [r7, #4]
  /* Receive data in 16 Bit mode */
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	68da      	ldr	r2, [r3, #12]
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80036d2:	b292      	uxth	r2, r2
 80036d4:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80036da:	1c9a      	adds	r2, r3, #2
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount--;
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80036e4:	b29b      	uxth	r3, r3
 80036e6:	3b01      	subs	r3, #1
 80036e8:	b29a      	uxth	r2, r3
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	87da      	strh	r2, [r3, #62]	@ 0x3e

  if (hspi->RxXferCount == 0U)
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80036f2:	b29b      	uxth	r3, r3
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d10f      	bne.n	8003718 <SPI_2linesRxISR_16BIT+0x58>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE);
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	685a      	ldr	r2, [r3, #4]
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003706:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800370c:	b29b      	uxth	r3, r3
 800370e:	2b00      	cmp	r3, #0
 8003710:	d102      	bne.n	8003718 <SPI_2linesRxISR_16BIT+0x58>
    {
      SPI_CloseRxTx_ISR(hspi);
 8003712:	6878      	ldr	r0, [r7, #4]
 8003714:	f000 f910 	bl	8003938 <SPI_CloseRxTx_ISR>
    }
  }
}
 8003718:	bf00      	nop
 800371a:	3708      	adds	r7, #8
 800371c:	46bd      	mov	sp, r7
 800371e:	bd80      	pop	{r7, pc}

08003720 <SPI_2linesTxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8003720:	b580      	push	{r7, lr}
 8003722:	b082      	sub	sp, #8
 8003724:	af00      	add	r7, sp, #0
 8003726:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800372c:	881a      	ldrh	r2, [r3, #0]
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003738:	1c9a      	adds	r2, r3, #2
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount--;
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003742:	b29b      	uxth	r3, r3
 8003744:	3b01      	subs	r3, #1
 8003746:	b29a      	uxth	r2, r3
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Enable CRC Transmission */
  if (hspi->TxXferCount == 0U)
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003750:	b29b      	uxth	r3, r3
 8003752:	2b00      	cmp	r3, #0
 8003754:	d10f      	bne.n	8003776 <SPI_2linesTxISR_16BIT+0x56>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	685a      	ldr	r2, [r3, #4]
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003764:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800376a:	b29b      	uxth	r3, r3
 800376c:	2b00      	cmp	r3, #0
 800376e:	d102      	bne.n	8003776 <SPI_2linesTxISR_16BIT+0x56>
    {
      SPI_CloseRxTx_ISR(hspi);
 8003770:	6878      	ldr	r0, [r7, #4]
 8003772:	f000 f8e1 	bl	8003938 <SPI_CloseRxTx_ISR>
    }
  }
}
 8003776:	bf00      	nop
 8003778:	3708      	adds	r7, #8
 800377a:	46bd      	mov	sp, r7
 800377c:	bd80      	pop	{r7, pc}
	...

08003780 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003780:	b580      	push	{r7, lr}
 8003782:	b088      	sub	sp, #32
 8003784:	af00      	add	r7, sp, #0
 8003786:	60f8      	str	r0, [r7, #12]
 8003788:	60b9      	str	r1, [r7, #8]
 800378a:	603b      	str	r3, [r7, #0]
 800378c:	4613      	mov	r3, r2
 800378e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003790:	f7fe f8ba 	bl	8001908 <HAL_GetTick>
 8003794:	4602      	mov	r2, r0
 8003796:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003798:	1a9b      	subs	r3, r3, r2
 800379a:	683a      	ldr	r2, [r7, #0]
 800379c:	4413      	add	r3, r2
 800379e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80037a0:	f7fe f8b2 	bl	8001908 <HAL_GetTick>
 80037a4:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80037a6:	4b39      	ldr	r3, [pc, #228]	@ (800388c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	015b      	lsls	r3, r3, #5
 80037ac:	0d1b      	lsrs	r3, r3, #20
 80037ae:	69fa      	ldr	r2, [r7, #28]
 80037b0:	fb02 f303 	mul.w	r3, r2, r3
 80037b4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80037b6:	e055      	b.n	8003864 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 80037b8:	683b      	ldr	r3, [r7, #0]
 80037ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80037be:	d051      	beq.n	8003864 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80037c0:	f7fe f8a2 	bl	8001908 <HAL_GetTick>
 80037c4:	4602      	mov	r2, r0
 80037c6:	69bb      	ldr	r3, [r7, #24]
 80037c8:	1ad3      	subs	r3, r2, r3
 80037ca:	69fa      	ldr	r2, [r7, #28]
 80037cc:	429a      	cmp	r2, r3
 80037ce:	d902      	bls.n	80037d6 <SPI_WaitFlagStateUntilTimeout+0x56>
 80037d0:	69fb      	ldr	r3, [r7, #28]
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d13d      	bne.n	8003852 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	685a      	ldr	r2, [r3, #4]
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80037e4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	685b      	ldr	r3, [r3, #4]
 80037ea:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80037ee:	d111      	bne.n	8003814 <SPI_WaitFlagStateUntilTimeout+0x94>
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	689b      	ldr	r3, [r3, #8]
 80037f4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80037f8:	d004      	beq.n	8003804 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	689b      	ldr	r3, [r3, #8]
 80037fe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003802:	d107      	bne.n	8003814 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	681a      	ldr	r2, [r3, #0]
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003812:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003818:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800381c:	d10f      	bne.n	800383e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	681a      	ldr	r2, [r3, #0]
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800382c:	601a      	str	r2, [r3, #0]
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	681a      	ldr	r2, [r3, #0]
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800383c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	2201      	movs	r2, #1
 8003842:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	2200      	movs	r2, #0
 800384a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 800384e:	2303      	movs	r3, #3
 8003850:	e018      	b.n	8003884 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003852:	697b      	ldr	r3, [r7, #20]
 8003854:	2b00      	cmp	r3, #0
 8003856:	d102      	bne.n	800385e <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8003858:	2300      	movs	r3, #0
 800385a:	61fb      	str	r3, [r7, #28]
 800385c:	e002      	b.n	8003864 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 800385e:	697b      	ldr	r3, [r7, #20]
 8003860:	3b01      	subs	r3, #1
 8003862:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	689a      	ldr	r2, [r3, #8]
 800386a:	68bb      	ldr	r3, [r7, #8]
 800386c:	4013      	ands	r3, r2
 800386e:	68ba      	ldr	r2, [r7, #8]
 8003870:	429a      	cmp	r2, r3
 8003872:	bf0c      	ite	eq
 8003874:	2301      	moveq	r3, #1
 8003876:	2300      	movne	r3, #0
 8003878:	b2db      	uxtb	r3, r3
 800387a:	461a      	mov	r2, r3
 800387c:	79fb      	ldrb	r3, [r7, #7]
 800387e:	429a      	cmp	r2, r3
 8003880:	d19a      	bne.n	80037b8 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8003882:	2300      	movs	r3, #0
}
 8003884:	4618      	mov	r0, r3
 8003886:	3720      	adds	r7, #32
 8003888:	46bd      	mov	sp, r7
 800388a:	bd80      	pop	{r7, pc}
 800388c:	20000000 	.word	0x20000000

08003890 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003890:	b580      	push	{r7, lr}
 8003892:	b088      	sub	sp, #32
 8003894:	af02      	add	r7, sp, #8
 8003896:	60f8      	str	r0, [r7, #12]
 8003898:	60b9      	str	r1, [r7, #8]
 800389a:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	9300      	str	r3, [sp, #0]
 80038a0:	68bb      	ldr	r3, [r7, #8]
 80038a2:	2201      	movs	r2, #1
 80038a4:	2102      	movs	r1, #2
 80038a6:	68f8      	ldr	r0, [r7, #12]
 80038a8:	f7ff ff6a 	bl	8003780 <SPI_WaitFlagStateUntilTimeout>
 80038ac:	4603      	mov	r3, r0
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d007      	beq.n	80038c2 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80038b6:	f043 0220 	orr.w	r2, r3, #32
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80038be:	2303      	movs	r3, #3
 80038c0:	e032      	b.n	8003928 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80038c2:	4b1b      	ldr	r3, [pc, #108]	@ (8003930 <SPI_EndRxTxTransaction+0xa0>)
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	4a1b      	ldr	r2, [pc, #108]	@ (8003934 <SPI_EndRxTxTransaction+0xa4>)
 80038c8:	fba2 2303 	umull	r2, r3, r2, r3
 80038cc:	0d5b      	lsrs	r3, r3, #21
 80038ce:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80038d2:	fb02 f303 	mul.w	r3, r2, r3
 80038d6:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	685b      	ldr	r3, [r3, #4]
 80038dc:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80038e0:	d112      	bne.n	8003908 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	9300      	str	r3, [sp, #0]
 80038e6:	68bb      	ldr	r3, [r7, #8]
 80038e8:	2200      	movs	r2, #0
 80038ea:	2180      	movs	r1, #128	@ 0x80
 80038ec:	68f8      	ldr	r0, [r7, #12]
 80038ee:	f7ff ff47 	bl	8003780 <SPI_WaitFlagStateUntilTimeout>
 80038f2:	4603      	mov	r3, r0
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d016      	beq.n	8003926 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80038fc:	f043 0220 	orr.w	r2, r3, #32
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8003904:	2303      	movs	r3, #3
 8003906:	e00f      	b.n	8003928 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8003908:	697b      	ldr	r3, [r7, #20]
 800390a:	2b00      	cmp	r3, #0
 800390c:	d00a      	beq.n	8003924 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 800390e:	697b      	ldr	r3, [r7, #20]
 8003910:	3b01      	subs	r3, #1
 8003912:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	689b      	ldr	r3, [r3, #8]
 800391a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800391e:	2b80      	cmp	r3, #128	@ 0x80
 8003920:	d0f2      	beq.n	8003908 <SPI_EndRxTxTransaction+0x78>
 8003922:	e000      	b.n	8003926 <SPI_EndRxTxTransaction+0x96>
        break;
 8003924:	bf00      	nop
  }

  return HAL_OK;
 8003926:	2300      	movs	r3, #0
}
 8003928:	4618      	mov	r0, r3
 800392a:	3718      	adds	r7, #24
 800392c:	46bd      	mov	sp, r7
 800392e:	bd80      	pop	{r7, pc}
 8003930:	20000000 	.word	0x20000000
 8003934:	165e9f81 	.word	0x165e9f81

08003938 <SPI_CloseRxTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseRxTx_ISR(SPI_HandleTypeDef *hspi)
{
 8003938:	b580      	push	{r7, lr}
 800393a:	b086      	sub	sp, #24
 800393c:	af00      	add	r7, sp, #0
 800393e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 8003940:	4b35      	ldr	r3, [pc, #212]	@ (8003a18 <SPI_CloseRxTx_ISR+0xe0>)
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	4a35      	ldr	r2, [pc, #212]	@ (8003a1c <SPI_CloseRxTx_ISR+0xe4>)
 8003946:	fba2 2303 	umull	r2, r3, r2, r3
 800394a:	0a5b      	lsrs	r3, r3, #9
 800394c:	2264      	movs	r2, #100	@ 0x64
 800394e:	fb02 f303 	mul.w	r3, r2, r3
 8003952:	613b      	str	r3, [r7, #16]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003954:	f7fd ffd8 	bl	8001908 <HAL_GetTick>
 8003958:	6178      	str	r0, [r7, #20]

  /* Disable ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	685a      	ldr	r2, [r3, #4]
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	f022 0220 	bic.w	r2, r2, #32
 8003968:	605a      	str	r2, [r3, #4]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 800396a:	693b      	ldr	r3, [r7, #16]
 800396c:	2b00      	cmp	r3, #0
 800396e:	d106      	bne.n	800397e <SPI_CloseRxTx_ISR+0x46>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003974:	f043 0220 	orr.w	r2, r3, #32
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800397c:	e009      	b.n	8003992 <SPI_CloseRxTx_ISR+0x5a>
    }
    count--;
 800397e:	693b      	ldr	r3, [r7, #16]
 8003980:	3b01      	subs	r3, #1
 8003982:	613b      	str	r3, [r7, #16]
  } while ((hspi->Instance->SR & SPI_FLAG_TXE) == RESET);
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	689b      	ldr	r3, [r3, #8]
 800398a:	f003 0302 	and.w	r3, r3, #2
 800398e:	2b00      	cmp	r3, #0
 8003990:	d0eb      	beq.n	800396a <SPI_CloseRxTx_ISR+0x32>

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8003992:	697a      	ldr	r2, [r7, #20]
 8003994:	2164      	movs	r1, #100	@ 0x64
 8003996:	6878      	ldr	r0, [r7, #4]
 8003998:	f7ff ff7a 	bl	8003890 <SPI_EndRxTxTransaction>
 800399c:	4603      	mov	r3, r0
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d005      	beq.n	80039ae <SPI_CloseRxTx_ISR+0x76>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80039a6:	f043 0220 	orr.w	r2, r3, #32
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	689b      	ldr	r3, [r3, #8]
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d10a      	bne.n	80039cc <SPI_CloseRxTx_ISR+0x94>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80039b6:	2300      	movs	r3, #0
 80039b8:	60fb      	str	r3, [r7, #12]
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	68db      	ldr	r3, [r3, #12]
 80039c0:	60fb      	str	r3, [r7, #12]
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	689b      	ldr	r3, [r3, #8]
 80039c8:	60fb      	str	r3, [r7, #12]
 80039ca:	68fb      	ldr	r3, [r7, #12]
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
  else
  {
#endif /* USE_SPI_CRC */
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	d115      	bne.n	8003a00 <SPI_CloseRxTx_ISR+0xc8>
    {
      if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80039da:	b2db      	uxtb	r3, r3
 80039dc:	2b04      	cmp	r3, #4
 80039de:	d107      	bne.n	80039f0 <SPI_CloseRxTx_ISR+0xb8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	2201      	movs	r2, #1
 80039e4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->RxCpltCallback(hspi);
#else
        HAL_SPI_RxCpltCallback(hspi);
 80039e8:	6878      	ldr	r0, [r7, #4]
 80039ea:	f7ff fddf 	bl	80035ac <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    }
#if (USE_SPI_CRC != 0U)
  }
#endif /* USE_SPI_CRC */
}
 80039ee:	e00e      	b.n	8003a0e <SPI_CloseRxTx_ISR+0xd6>
        hspi->State = HAL_SPI_STATE_READY;
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	2201      	movs	r2, #1
 80039f4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        HAL_SPI_TxRxCpltCallback(hspi);
 80039f8:	6878      	ldr	r0, [r7, #4]
 80039fa:	f7fc ff21 	bl	8000840 <HAL_SPI_TxRxCpltCallback>
}
 80039fe:	e006      	b.n	8003a0e <SPI_CloseRxTx_ISR+0xd6>
      hspi->State = HAL_SPI_STATE_READY;
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	2201      	movs	r2, #1
 8003a04:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      HAL_SPI_ErrorCallback(hspi);
 8003a08:	6878      	ldr	r0, [r7, #4]
 8003a0a:	f7ff fdd9 	bl	80035c0 <HAL_SPI_ErrorCallback>
}
 8003a0e:	bf00      	nop
 8003a10:	3718      	adds	r7, #24
 8003a12:	46bd      	mov	sp, r7
 8003a14:	bd80      	pop	{r7, pc}
 8003a16:	bf00      	nop
 8003a18:	20000000 	.word	0x20000000
 8003a1c:	057619f1 	.word	0x057619f1

08003a20 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003a20:	b580      	push	{r7, lr}
 8003a22:	b082      	sub	sp, #8
 8003a24:	af00      	add	r7, sp, #0
 8003a26:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d101      	bne.n	8003a32 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003a2e:	2301      	movs	r3, #1
 8003a30:	e041      	b.n	8003ab6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003a38:	b2db      	uxtb	r3, r3
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d106      	bne.n	8003a4c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	2200      	movs	r2, #0
 8003a42:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003a46:	6878      	ldr	r0, [r7, #4]
 8003a48:	f000 f839 	bl	8003abe <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	2202      	movs	r2, #2
 8003a50:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	681a      	ldr	r2, [r3, #0]
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	3304      	adds	r3, #4
 8003a5c:	4619      	mov	r1, r3
 8003a5e:	4610      	mov	r0, r2
 8003a60:	f000 f9bc 	bl	8003ddc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	2201      	movs	r2, #1
 8003a68:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	2201      	movs	r2, #1
 8003a70:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	2201      	movs	r2, #1
 8003a78:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	2201      	movs	r2, #1
 8003a80:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	2201      	movs	r2, #1
 8003a88:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	2201      	movs	r2, #1
 8003a90:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	2201      	movs	r2, #1
 8003a98:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	2201      	movs	r2, #1
 8003aa0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	2201      	movs	r2, #1
 8003aa8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	2201      	movs	r2, #1
 8003ab0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003ab4:	2300      	movs	r3, #0
}
 8003ab6:	4618      	mov	r0, r3
 8003ab8:	3708      	adds	r7, #8
 8003aba:	46bd      	mov	sp, r7
 8003abc:	bd80      	pop	{r7, pc}

08003abe <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8003abe:	b480      	push	{r7}
 8003ac0:	b083      	sub	sp, #12
 8003ac2:	af00      	add	r7, sp, #0
 8003ac4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8003ac6:	bf00      	nop
 8003ac8:	370c      	adds	r7, #12
 8003aca:	46bd      	mov	sp, r7
 8003acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ad0:	4770      	bx	lr
	...

08003ad4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003ad4:	b480      	push	{r7}
 8003ad6:	b085      	sub	sp, #20
 8003ad8:	af00      	add	r7, sp, #0
 8003ada:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003ae2:	b2db      	uxtb	r3, r3
 8003ae4:	2b01      	cmp	r3, #1
 8003ae6:	d001      	beq.n	8003aec <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003ae8:	2301      	movs	r3, #1
 8003aea:	e044      	b.n	8003b76 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	2202      	movs	r2, #2
 8003af0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	68da      	ldr	r2, [r3, #12]
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	f042 0201 	orr.w	r2, r2, #1
 8003b02:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	4a1e      	ldr	r2, [pc, #120]	@ (8003b84 <HAL_TIM_Base_Start_IT+0xb0>)
 8003b0a:	4293      	cmp	r3, r2
 8003b0c:	d018      	beq.n	8003b40 <HAL_TIM_Base_Start_IT+0x6c>
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003b16:	d013      	beq.n	8003b40 <HAL_TIM_Base_Start_IT+0x6c>
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	4a1a      	ldr	r2, [pc, #104]	@ (8003b88 <HAL_TIM_Base_Start_IT+0xb4>)
 8003b1e:	4293      	cmp	r3, r2
 8003b20:	d00e      	beq.n	8003b40 <HAL_TIM_Base_Start_IT+0x6c>
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	4a19      	ldr	r2, [pc, #100]	@ (8003b8c <HAL_TIM_Base_Start_IT+0xb8>)
 8003b28:	4293      	cmp	r3, r2
 8003b2a:	d009      	beq.n	8003b40 <HAL_TIM_Base_Start_IT+0x6c>
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	4a17      	ldr	r2, [pc, #92]	@ (8003b90 <HAL_TIM_Base_Start_IT+0xbc>)
 8003b32:	4293      	cmp	r3, r2
 8003b34:	d004      	beq.n	8003b40 <HAL_TIM_Base_Start_IT+0x6c>
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	4a16      	ldr	r2, [pc, #88]	@ (8003b94 <HAL_TIM_Base_Start_IT+0xc0>)
 8003b3c:	4293      	cmp	r3, r2
 8003b3e:	d111      	bne.n	8003b64 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	689b      	ldr	r3, [r3, #8]
 8003b46:	f003 0307 	and.w	r3, r3, #7
 8003b4a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	2b06      	cmp	r3, #6
 8003b50:	d010      	beq.n	8003b74 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	681a      	ldr	r2, [r3, #0]
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	f042 0201 	orr.w	r2, r2, #1
 8003b60:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003b62:	e007      	b.n	8003b74 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	681a      	ldr	r2, [r3, #0]
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	f042 0201 	orr.w	r2, r2, #1
 8003b72:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003b74:	2300      	movs	r3, #0
}
 8003b76:	4618      	mov	r0, r3
 8003b78:	3714      	adds	r7, #20
 8003b7a:	46bd      	mov	sp, r7
 8003b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b80:	4770      	bx	lr
 8003b82:	bf00      	nop
 8003b84:	40010000 	.word	0x40010000
 8003b88:	40000400 	.word	0x40000400
 8003b8c:	40000800 	.word	0x40000800
 8003b90:	40000c00 	.word	0x40000c00
 8003b94:	40014000 	.word	0x40014000

08003b98 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003b98:	b580      	push	{r7, lr}
 8003b9a:	b084      	sub	sp, #16
 8003b9c:	af00      	add	r7, sp, #0
 8003b9e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	68db      	ldr	r3, [r3, #12]
 8003ba6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	691b      	ldr	r3, [r3, #16]
 8003bae:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003bb0:	68bb      	ldr	r3, [r7, #8]
 8003bb2:	f003 0302 	and.w	r3, r3, #2
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d020      	beq.n	8003bfc <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	f003 0302 	and.w	r3, r3, #2
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	d01b      	beq.n	8003bfc <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	f06f 0202 	mvn.w	r2, #2
 8003bcc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	2201      	movs	r2, #1
 8003bd2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	699b      	ldr	r3, [r3, #24]
 8003bda:	f003 0303 	and.w	r3, r3, #3
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d003      	beq.n	8003bea <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003be2:	6878      	ldr	r0, [r7, #4]
 8003be4:	f000 f8dc 	bl	8003da0 <HAL_TIM_IC_CaptureCallback>
 8003be8:	e005      	b.n	8003bf6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003bea:	6878      	ldr	r0, [r7, #4]
 8003bec:	f000 f8ce 	bl	8003d8c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003bf0:	6878      	ldr	r0, [r7, #4]
 8003bf2:	f000 f8df 	bl	8003db4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	2200      	movs	r2, #0
 8003bfa:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003bfc:	68bb      	ldr	r3, [r7, #8]
 8003bfe:	f003 0304 	and.w	r3, r3, #4
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d020      	beq.n	8003c48 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	f003 0304 	and.w	r3, r3, #4
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d01b      	beq.n	8003c48 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	f06f 0204 	mvn.w	r2, #4
 8003c18:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	2202      	movs	r2, #2
 8003c1e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	699b      	ldr	r3, [r3, #24]
 8003c26:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d003      	beq.n	8003c36 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003c2e:	6878      	ldr	r0, [r7, #4]
 8003c30:	f000 f8b6 	bl	8003da0 <HAL_TIM_IC_CaptureCallback>
 8003c34:	e005      	b.n	8003c42 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003c36:	6878      	ldr	r0, [r7, #4]
 8003c38:	f000 f8a8 	bl	8003d8c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003c3c:	6878      	ldr	r0, [r7, #4]
 8003c3e:	f000 f8b9 	bl	8003db4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	2200      	movs	r2, #0
 8003c46:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003c48:	68bb      	ldr	r3, [r7, #8]
 8003c4a:	f003 0308 	and.w	r3, r3, #8
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d020      	beq.n	8003c94 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	f003 0308 	and.w	r3, r3, #8
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	d01b      	beq.n	8003c94 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	f06f 0208 	mvn.w	r2, #8
 8003c64:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	2204      	movs	r2, #4
 8003c6a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	69db      	ldr	r3, [r3, #28]
 8003c72:	f003 0303 	and.w	r3, r3, #3
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d003      	beq.n	8003c82 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003c7a:	6878      	ldr	r0, [r7, #4]
 8003c7c:	f000 f890 	bl	8003da0 <HAL_TIM_IC_CaptureCallback>
 8003c80:	e005      	b.n	8003c8e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003c82:	6878      	ldr	r0, [r7, #4]
 8003c84:	f000 f882 	bl	8003d8c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003c88:	6878      	ldr	r0, [r7, #4]
 8003c8a:	f000 f893 	bl	8003db4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	2200      	movs	r2, #0
 8003c92:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003c94:	68bb      	ldr	r3, [r7, #8]
 8003c96:	f003 0310 	and.w	r3, r3, #16
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d020      	beq.n	8003ce0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	f003 0310 	and.w	r3, r3, #16
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	d01b      	beq.n	8003ce0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	f06f 0210 	mvn.w	r2, #16
 8003cb0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	2208      	movs	r2, #8
 8003cb6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	69db      	ldr	r3, [r3, #28]
 8003cbe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d003      	beq.n	8003cce <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003cc6:	6878      	ldr	r0, [r7, #4]
 8003cc8:	f000 f86a 	bl	8003da0 <HAL_TIM_IC_CaptureCallback>
 8003ccc:	e005      	b.n	8003cda <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003cce:	6878      	ldr	r0, [r7, #4]
 8003cd0:	f000 f85c 	bl	8003d8c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003cd4:	6878      	ldr	r0, [r7, #4]
 8003cd6:	f000 f86d 	bl	8003db4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	2200      	movs	r2, #0
 8003cde:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003ce0:	68bb      	ldr	r3, [r7, #8]
 8003ce2:	f003 0301 	and.w	r3, r3, #1
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	d00c      	beq.n	8003d04 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	f003 0301 	and.w	r3, r3, #1
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	d007      	beq.n	8003d04 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	f06f 0201 	mvn.w	r2, #1
 8003cfc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003cfe:	6878      	ldr	r0, [r7, #4]
 8003d00:	f000 f83a 	bl	8003d78 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8003d04:	68bb      	ldr	r3, [r7, #8]
 8003d06:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d00c      	beq.n	8003d28 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	d007      	beq.n	8003d28 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8003d20:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003d22:	6878      	ldr	r0, [r7, #4]
 8003d24:	f000 f8ea 	bl	8003efc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003d28:	68bb      	ldr	r3, [r7, #8]
 8003d2a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d00c      	beq.n	8003d4c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	d007      	beq.n	8003d4c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8003d44:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003d46:	6878      	ldr	r0, [r7, #4]
 8003d48:	f000 f83e 	bl	8003dc8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003d4c:	68bb      	ldr	r3, [r7, #8]
 8003d4e:	f003 0320 	and.w	r3, r3, #32
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	d00c      	beq.n	8003d70 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	f003 0320 	and.w	r3, r3, #32
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	d007      	beq.n	8003d70 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	f06f 0220 	mvn.w	r2, #32
 8003d68:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003d6a:	6878      	ldr	r0, [r7, #4]
 8003d6c:	f000 f8bc 	bl	8003ee8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003d70:	bf00      	nop
 8003d72:	3710      	adds	r7, #16
 8003d74:	46bd      	mov	sp, r7
 8003d76:	bd80      	pop	{r7, pc}

08003d78 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003d78:	b480      	push	{r7}
 8003d7a:	b083      	sub	sp, #12
 8003d7c:	af00      	add	r7, sp, #0
 8003d7e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8003d80:	bf00      	nop
 8003d82:	370c      	adds	r7, #12
 8003d84:	46bd      	mov	sp, r7
 8003d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d8a:	4770      	bx	lr

08003d8c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003d8c:	b480      	push	{r7}
 8003d8e:	b083      	sub	sp, #12
 8003d90:	af00      	add	r7, sp, #0
 8003d92:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003d94:	bf00      	nop
 8003d96:	370c      	adds	r7, #12
 8003d98:	46bd      	mov	sp, r7
 8003d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d9e:	4770      	bx	lr

08003da0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003da0:	b480      	push	{r7}
 8003da2:	b083      	sub	sp, #12
 8003da4:	af00      	add	r7, sp, #0
 8003da6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003da8:	bf00      	nop
 8003daa:	370c      	adds	r7, #12
 8003dac:	46bd      	mov	sp, r7
 8003dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003db2:	4770      	bx	lr

08003db4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003db4:	b480      	push	{r7}
 8003db6:	b083      	sub	sp, #12
 8003db8:	af00      	add	r7, sp, #0
 8003dba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003dbc:	bf00      	nop
 8003dbe:	370c      	adds	r7, #12
 8003dc0:	46bd      	mov	sp, r7
 8003dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dc6:	4770      	bx	lr

08003dc8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003dc8:	b480      	push	{r7}
 8003dca:	b083      	sub	sp, #12
 8003dcc:	af00      	add	r7, sp, #0
 8003dce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003dd0:	bf00      	nop
 8003dd2:	370c      	adds	r7, #12
 8003dd4:	46bd      	mov	sp, r7
 8003dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dda:	4770      	bx	lr

08003ddc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003ddc:	b480      	push	{r7}
 8003dde:	b085      	sub	sp, #20
 8003de0:	af00      	add	r7, sp, #0
 8003de2:	6078      	str	r0, [r7, #4]
 8003de4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	4a37      	ldr	r2, [pc, #220]	@ (8003ecc <TIM_Base_SetConfig+0xf0>)
 8003df0:	4293      	cmp	r3, r2
 8003df2:	d00f      	beq.n	8003e14 <TIM_Base_SetConfig+0x38>
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003dfa:	d00b      	beq.n	8003e14 <TIM_Base_SetConfig+0x38>
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	4a34      	ldr	r2, [pc, #208]	@ (8003ed0 <TIM_Base_SetConfig+0xf4>)
 8003e00:	4293      	cmp	r3, r2
 8003e02:	d007      	beq.n	8003e14 <TIM_Base_SetConfig+0x38>
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	4a33      	ldr	r2, [pc, #204]	@ (8003ed4 <TIM_Base_SetConfig+0xf8>)
 8003e08:	4293      	cmp	r3, r2
 8003e0a:	d003      	beq.n	8003e14 <TIM_Base_SetConfig+0x38>
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	4a32      	ldr	r2, [pc, #200]	@ (8003ed8 <TIM_Base_SetConfig+0xfc>)
 8003e10:	4293      	cmp	r3, r2
 8003e12:	d108      	bne.n	8003e26 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003e1a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003e1c:	683b      	ldr	r3, [r7, #0]
 8003e1e:	685b      	ldr	r3, [r3, #4]
 8003e20:	68fa      	ldr	r2, [r7, #12]
 8003e22:	4313      	orrs	r3, r2
 8003e24:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	4a28      	ldr	r2, [pc, #160]	@ (8003ecc <TIM_Base_SetConfig+0xf0>)
 8003e2a:	4293      	cmp	r3, r2
 8003e2c:	d01b      	beq.n	8003e66 <TIM_Base_SetConfig+0x8a>
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003e34:	d017      	beq.n	8003e66 <TIM_Base_SetConfig+0x8a>
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	4a25      	ldr	r2, [pc, #148]	@ (8003ed0 <TIM_Base_SetConfig+0xf4>)
 8003e3a:	4293      	cmp	r3, r2
 8003e3c:	d013      	beq.n	8003e66 <TIM_Base_SetConfig+0x8a>
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	4a24      	ldr	r2, [pc, #144]	@ (8003ed4 <TIM_Base_SetConfig+0xf8>)
 8003e42:	4293      	cmp	r3, r2
 8003e44:	d00f      	beq.n	8003e66 <TIM_Base_SetConfig+0x8a>
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	4a23      	ldr	r2, [pc, #140]	@ (8003ed8 <TIM_Base_SetConfig+0xfc>)
 8003e4a:	4293      	cmp	r3, r2
 8003e4c:	d00b      	beq.n	8003e66 <TIM_Base_SetConfig+0x8a>
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	4a22      	ldr	r2, [pc, #136]	@ (8003edc <TIM_Base_SetConfig+0x100>)
 8003e52:	4293      	cmp	r3, r2
 8003e54:	d007      	beq.n	8003e66 <TIM_Base_SetConfig+0x8a>
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	4a21      	ldr	r2, [pc, #132]	@ (8003ee0 <TIM_Base_SetConfig+0x104>)
 8003e5a:	4293      	cmp	r3, r2
 8003e5c:	d003      	beq.n	8003e66 <TIM_Base_SetConfig+0x8a>
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	4a20      	ldr	r2, [pc, #128]	@ (8003ee4 <TIM_Base_SetConfig+0x108>)
 8003e62:	4293      	cmp	r3, r2
 8003e64:	d108      	bne.n	8003e78 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003e6c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003e6e:	683b      	ldr	r3, [r7, #0]
 8003e70:	68db      	ldr	r3, [r3, #12]
 8003e72:	68fa      	ldr	r2, [r7, #12]
 8003e74:	4313      	orrs	r3, r2
 8003e76:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003e7e:	683b      	ldr	r3, [r7, #0]
 8003e80:	695b      	ldr	r3, [r3, #20]
 8003e82:	4313      	orrs	r3, r2
 8003e84:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003e86:	683b      	ldr	r3, [r7, #0]
 8003e88:	689a      	ldr	r2, [r3, #8]
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003e8e:	683b      	ldr	r3, [r7, #0]
 8003e90:	681a      	ldr	r2, [r3, #0]
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	4a0c      	ldr	r2, [pc, #48]	@ (8003ecc <TIM_Base_SetConfig+0xf0>)
 8003e9a:	4293      	cmp	r3, r2
 8003e9c:	d103      	bne.n	8003ea6 <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003e9e:	683b      	ldr	r3, [r7, #0]
 8003ea0:	691a      	ldr	r2, [r3, #16]
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	f043 0204 	orr.w	r2, r3, #4
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	2201      	movs	r2, #1
 8003eb6:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	68fa      	ldr	r2, [r7, #12]
 8003ebc:	601a      	str	r2, [r3, #0]
}
 8003ebe:	bf00      	nop
 8003ec0:	3714      	adds	r7, #20
 8003ec2:	46bd      	mov	sp, r7
 8003ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ec8:	4770      	bx	lr
 8003eca:	bf00      	nop
 8003ecc:	40010000 	.word	0x40010000
 8003ed0:	40000400 	.word	0x40000400
 8003ed4:	40000800 	.word	0x40000800
 8003ed8:	40000c00 	.word	0x40000c00
 8003edc:	40014000 	.word	0x40014000
 8003ee0:	40014400 	.word	0x40014400
 8003ee4:	40014800 	.word	0x40014800

08003ee8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003ee8:	b480      	push	{r7}
 8003eea:	b083      	sub	sp, #12
 8003eec:	af00      	add	r7, sp, #0
 8003eee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003ef0:	bf00      	nop
 8003ef2:	370c      	adds	r7, #12
 8003ef4:	46bd      	mov	sp, r7
 8003ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003efa:	4770      	bx	lr

08003efc <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003efc:	b480      	push	{r7}
 8003efe:	b083      	sub	sp, #12
 8003f00:	af00      	add	r7, sp, #0
 8003f02:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003f04:	bf00      	nop
 8003f06:	370c      	adds	r7, #12
 8003f08:	46bd      	mov	sp, r7
 8003f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f0e:	4770      	bx	lr

08003f10 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003f10:	b580      	push	{r7, lr}
 8003f12:	b082      	sub	sp, #8
 8003f14:	af00      	add	r7, sp, #0
 8003f16:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d101      	bne.n	8003f22 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003f1e:	2301      	movs	r3, #1
 8003f20:	e042      	b.n	8003fa8 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003f28:	b2db      	uxtb	r3, r3
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	d106      	bne.n	8003f3c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	2200      	movs	r2, #0
 8003f32:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003f36:	6878      	ldr	r0, [r7, #4]
 8003f38:	f7fc ffd2 	bl	8000ee0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	2224      	movs	r2, #36	@ 0x24
 8003f40:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	68da      	ldr	r2, [r3, #12]
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003f52:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003f54:	6878      	ldr	r0, [r7, #4]
 8003f56:	f000 f973 	bl	8004240 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	691a      	ldr	r2, [r3, #16]
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003f68:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	695a      	ldr	r2, [r3, #20]
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003f78:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	68da      	ldr	r2, [r3, #12]
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003f88:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	2200      	movs	r2, #0
 8003f8e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	2220      	movs	r2, #32
 8003f94:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	2220      	movs	r2, #32
 8003f9c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	2200      	movs	r2, #0
 8003fa4:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003fa6:	2300      	movs	r3, #0
}
 8003fa8:	4618      	mov	r0, r3
 8003faa:	3708      	adds	r7, #8
 8003fac:	46bd      	mov	sp, r7
 8003fae:	bd80      	pop	{r7, pc}

08003fb0 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003fb0:	b580      	push	{r7, lr}
 8003fb2:	b08a      	sub	sp, #40	@ 0x28
 8003fb4:	af02      	add	r7, sp, #8
 8003fb6:	60f8      	str	r0, [r7, #12]
 8003fb8:	60b9      	str	r1, [r7, #8]
 8003fba:	603b      	str	r3, [r7, #0]
 8003fbc:	4613      	mov	r3, r2
 8003fbe:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003fc0:	2300      	movs	r3, #0
 8003fc2:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003fca:	b2db      	uxtb	r3, r3
 8003fcc:	2b20      	cmp	r3, #32
 8003fce:	d175      	bne.n	80040bc <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003fd0:	68bb      	ldr	r3, [r7, #8]
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d002      	beq.n	8003fdc <HAL_UART_Transmit+0x2c>
 8003fd6:	88fb      	ldrh	r3, [r7, #6]
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	d101      	bne.n	8003fe0 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003fdc:	2301      	movs	r3, #1
 8003fde:	e06e      	b.n	80040be <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	2200      	movs	r2, #0
 8003fe4:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	2221      	movs	r2, #33	@ 0x21
 8003fea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003fee:	f7fd fc8b 	bl	8001908 <HAL_GetTick>
 8003ff2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	88fa      	ldrh	r2, [r7, #6]
 8003ff8:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	88fa      	ldrh	r2, [r7, #6]
 8003ffe:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	689b      	ldr	r3, [r3, #8]
 8004004:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004008:	d108      	bne.n	800401c <HAL_UART_Transmit+0x6c>
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	691b      	ldr	r3, [r3, #16]
 800400e:	2b00      	cmp	r3, #0
 8004010:	d104      	bne.n	800401c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004012:	2300      	movs	r3, #0
 8004014:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004016:	68bb      	ldr	r3, [r7, #8]
 8004018:	61bb      	str	r3, [r7, #24]
 800401a:	e003      	b.n	8004024 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800401c:	68bb      	ldr	r3, [r7, #8]
 800401e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004020:	2300      	movs	r3, #0
 8004022:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004024:	e02e      	b.n	8004084 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004026:	683b      	ldr	r3, [r7, #0]
 8004028:	9300      	str	r3, [sp, #0]
 800402a:	697b      	ldr	r3, [r7, #20]
 800402c:	2200      	movs	r2, #0
 800402e:	2180      	movs	r1, #128	@ 0x80
 8004030:	68f8      	ldr	r0, [r7, #12]
 8004032:	f000 f848 	bl	80040c6 <UART_WaitOnFlagUntilTimeout>
 8004036:	4603      	mov	r3, r0
 8004038:	2b00      	cmp	r3, #0
 800403a:	d005      	beq.n	8004048 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	2220      	movs	r2, #32
 8004040:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8004044:	2303      	movs	r3, #3
 8004046:	e03a      	b.n	80040be <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8004048:	69fb      	ldr	r3, [r7, #28]
 800404a:	2b00      	cmp	r3, #0
 800404c:	d10b      	bne.n	8004066 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800404e:	69bb      	ldr	r3, [r7, #24]
 8004050:	881b      	ldrh	r3, [r3, #0]
 8004052:	461a      	mov	r2, r3
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800405c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800405e:	69bb      	ldr	r3, [r7, #24]
 8004060:	3302      	adds	r3, #2
 8004062:	61bb      	str	r3, [r7, #24]
 8004064:	e007      	b.n	8004076 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004066:	69fb      	ldr	r3, [r7, #28]
 8004068:	781a      	ldrb	r2, [r3, #0]
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004070:	69fb      	ldr	r3, [r7, #28]
 8004072:	3301      	adds	r3, #1
 8004074:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800407a:	b29b      	uxth	r3, r3
 800407c:	3b01      	subs	r3, #1
 800407e:	b29a      	uxth	r2, r3
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004088:	b29b      	uxth	r3, r3
 800408a:	2b00      	cmp	r3, #0
 800408c:	d1cb      	bne.n	8004026 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800408e:	683b      	ldr	r3, [r7, #0]
 8004090:	9300      	str	r3, [sp, #0]
 8004092:	697b      	ldr	r3, [r7, #20]
 8004094:	2200      	movs	r2, #0
 8004096:	2140      	movs	r1, #64	@ 0x40
 8004098:	68f8      	ldr	r0, [r7, #12]
 800409a:	f000 f814 	bl	80040c6 <UART_WaitOnFlagUntilTimeout>
 800409e:	4603      	mov	r3, r0
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	d005      	beq.n	80040b0 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	2220      	movs	r2, #32
 80040a8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80040ac:	2303      	movs	r3, #3
 80040ae:	e006      	b.n	80040be <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	2220      	movs	r2, #32
 80040b4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80040b8:	2300      	movs	r3, #0
 80040ba:	e000      	b.n	80040be <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80040bc:	2302      	movs	r3, #2
  }
}
 80040be:	4618      	mov	r0, r3
 80040c0:	3720      	adds	r7, #32
 80040c2:	46bd      	mov	sp, r7
 80040c4:	bd80      	pop	{r7, pc}

080040c6 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80040c6:	b580      	push	{r7, lr}
 80040c8:	b086      	sub	sp, #24
 80040ca:	af00      	add	r7, sp, #0
 80040cc:	60f8      	str	r0, [r7, #12]
 80040ce:	60b9      	str	r1, [r7, #8]
 80040d0:	603b      	str	r3, [r7, #0]
 80040d2:	4613      	mov	r3, r2
 80040d4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80040d6:	e03b      	b.n	8004150 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80040d8:	6a3b      	ldr	r3, [r7, #32]
 80040da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80040de:	d037      	beq.n	8004150 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80040e0:	f7fd fc12 	bl	8001908 <HAL_GetTick>
 80040e4:	4602      	mov	r2, r0
 80040e6:	683b      	ldr	r3, [r7, #0]
 80040e8:	1ad3      	subs	r3, r2, r3
 80040ea:	6a3a      	ldr	r2, [r7, #32]
 80040ec:	429a      	cmp	r2, r3
 80040ee:	d302      	bcc.n	80040f6 <UART_WaitOnFlagUntilTimeout+0x30>
 80040f0:	6a3b      	ldr	r3, [r7, #32]
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d101      	bne.n	80040fa <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80040f6:	2303      	movs	r3, #3
 80040f8:	e03a      	b.n	8004170 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	68db      	ldr	r3, [r3, #12]
 8004100:	f003 0304 	and.w	r3, r3, #4
 8004104:	2b00      	cmp	r3, #0
 8004106:	d023      	beq.n	8004150 <UART_WaitOnFlagUntilTimeout+0x8a>
 8004108:	68bb      	ldr	r3, [r7, #8]
 800410a:	2b80      	cmp	r3, #128	@ 0x80
 800410c:	d020      	beq.n	8004150 <UART_WaitOnFlagUntilTimeout+0x8a>
 800410e:	68bb      	ldr	r3, [r7, #8]
 8004110:	2b40      	cmp	r3, #64	@ 0x40
 8004112:	d01d      	beq.n	8004150 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	f003 0308 	and.w	r3, r3, #8
 800411e:	2b08      	cmp	r3, #8
 8004120:	d116      	bne.n	8004150 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8004122:	2300      	movs	r3, #0
 8004124:	617b      	str	r3, [r7, #20]
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	617b      	str	r3, [r7, #20]
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	685b      	ldr	r3, [r3, #4]
 8004134:	617b      	str	r3, [r7, #20]
 8004136:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004138:	68f8      	ldr	r0, [r7, #12]
 800413a:	f000 f81d 	bl	8004178 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	2208      	movs	r2, #8
 8004142:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	2200      	movs	r2, #0
 8004148:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800414c:	2301      	movs	r3, #1
 800414e:	e00f      	b.n	8004170 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	681a      	ldr	r2, [r3, #0]
 8004156:	68bb      	ldr	r3, [r7, #8]
 8004158:	4013      	ands	r3, r2
 800415a:	68ba      	ldr	r2, [r7, #8]
 800415c:	429a      	cmp	r2, r3
 800415e:	bf0c      	ite	eq
 8004160:	2301      	moveq	r3, #1
 8004162:	2300      	movne	r3, #0
 8004164:	b2db      	uxtb	r3, r3
 8004166:	461a      	mov	r2, r3
 8004168:	79fb      	ldrb	r3, [r7, #7]
 800416a:	429a      	cmp	r2, r3
 800416c:	d0b4      	beq.n	80040d8 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800416e:	2300      	movs	r3, #0
}
 8004170:	4618      	mov	r0, r3
 8004172:	3718      	adds	r7, #24
 8004174:	46bd      	mov	sp, r7
 8004176:	bd80      	pop	{r7, pc}

08004178 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004178:	b480      	push	{r7}
 800417a:	b095      	sub	sp, #84	@ 0x54
 800417c:	af00      	add	r7, sp, #0
 800417e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	330c      	adds	r3, #12
 8004186:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004188:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800418a:	e853 3f00 	ldrex	r3, [r3]
 800418e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004190:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004192:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004196:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	330c      	adds	r3, #12
 800419e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80041a0:	643a      	str	r2, [r7, #64]	@ 0x40
 80041a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041a4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80041a6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80041a8:	e841 2300 	strex	r3, r2, [r1]
 80041ac:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80041ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	d1e5      	bne.n	8004180 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	3314      	adds	r3, #20
 80041ba:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80041bc:	6a3b      	ldr	r3, [r7, #32]
 80041be:	e853 3f00 	ldrex	r3, [r3]
 80041c2:	61fb      	str	r3, [r7, #28]
   return(result);
 80041c4:	69fb      	ldr	r3, [r7, #28]
 80041c6:	f023 0301 	bic.w	r3, r3, #1
 80041ca:	64bb      	str	r3, [r7, #72]	@ 0x48
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	3314      	adds	r3, #20
 80041d2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80041d4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80041d6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041d8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80041da:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80041dc:	e841 2300 	strex	r3, r2, [r1]
 80041e0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80041e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d1e5      	bne.n	80041b4 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80041ec:	2b01      	cmp	r3, #1
 80041ee:	d119      	bne.n	8004224 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	330c      	adds	r3, #12
 80041f6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	e853 3f00 	ldrex	r3, [r3]
 80041fe:	60bb      	str	r3, [r7, #8]
   return(result);
 8004200:	68bb      	ldr	r3, [r7, #8]
 8004202:	f023 0310 	bic.w	r3, r3, #16
 8004206:	647b      	str	r3, [r7, #68]	@ 0x44
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	330c      	adds	r3, #12
 800420e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004210:	61ba      	str	r2, [r7, #24]
 8004212:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004214:	6979      	ldr	r1, [r7, #20]
 8004216:	69ba      	ldr	r2, [r7, #24]
 8004218:	e841 2300 	strex	r3, r2, [r1]
 800421c:	613b      	str	r3, [r7, #16]
   return(result);
 800421e:	693b      	ldr	r3, [r7, #16]
 8004220:	2b00      	cmp	r3, #0
 8004222:	d1e5      	bne.n	80041f0 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	2220      	movs	r2, #32
 8004228:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	2200      	movs	r2, #0
 8004230:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8004232:	bf00      	nop
 8004234:	3754      	adds	r7, #84	@ 0x54
 8004236:	46bd      	mov	sp, r7
 8004238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800423c:	4770      	bx	lr
	...

08004240 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004240:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004244:	b0c0      	sub	sp, #256	@ 0x100
 8004246:	af00      	add	r7, sp, #0
 8004248:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800424c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	691b      	ldr	r3, [r3, #16]
 8004254:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8004258:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800425c:	68d9      	ldr	r1, [r3, #12]
 800425e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004262:	681a      	ldr	r2, [r3, #0]
 8004264:	ea40 0301 	orr.w	r3, r0, r1
 8004268:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800426a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800426e:	689a      	ldr	r2, [r3, #8]
 8004270:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004274:	691b      	ldr	r3, [r3, #16]
 8004276:	431a      	orrs	r2, r3
 8004278:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800427c:	695b      	ldr	r3, [r3, #20]
 800427e:	431a      	orrs	r2, r3
 8004280:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004284:	69db      	ldr	r3, [r3, #28]
 8004286:	4313      	orrs	r3, r2
 8004288:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800428c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	68db      	ldr	r3, [r3, #12]
 8004294:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8004298:	f021 010c 	bic.w	r1, r1, #12
 800429c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80042a0:	681a      	ldr	r2, [r3, #0]
 80042a2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80042a6:	430b      	orrs	r3, r1
 80042a8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80042aa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	695b      	ldr	r3, [r3, #20]
 80042b2:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80042b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80042ba:	6999      	ldr	r1, [r3, #24]
 80042bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80042c0:	681a      	ldr	r2, [r3, #0]
 80042c2:	ea40 0301 	orr.w	r3, r0, r1
 80042c6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80042c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80042cc:	681a      	ldr	r2, [r3, #0]
 80042ce:	4b8f      	ldr	r3, [pc, #572]	@ (800450c <UART_SetConfig+0x2cc>)
 80042d0:	429a      	cmp	r2, r3
 80042d2:	d005      	beq.n	80042e0 <UART_SetConfig+0xa0>
 80042d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80042d8:	681a      	ldr	r2, [r3, #0]
 80042da:	4b8d      	ldr	r3, [pc, #564]	@ (8004510 <UART_SetConfig+0x2d0>)
 80042dc:	429a      	cmp	r2, r3
 80042de:	d104      	bne.n	80042ea <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80042e0:	f7fe ff06 	bl	80030f0 <HAL_RCC_GetPCLK2Freq>
 80042e4:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80042e8:	e003      	b.n	80042f2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80042ea:	f7fe feed 	bl	80030c8 <HAL_RCC_GetPCLK1Freq>
 80042ee:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80042f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80042f6:	69db      	ldr	r3, [r3, #28]
 80042f8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80042fc:	f040 810c 	bne.w	8004518 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004300:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004304:	2200      	movs	r2, #0
 8004306:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800430a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800430e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8004312:	4622      	mov	r2, r4
 8004314:	462b      	mov	r3, r5
 8004316:	1891      	adds	r1, r2, r2
 8004318:	65b9      	str	r1, [r7, #88]	@ 0x58
 800431a:	415b      	adcs	r3, r3
 800431c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800431e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8004322:	4621      	mov	r1, r4
 8004324:	eb12 0801 	adds.w	r8, r2, r1
 8004328:	4629      	mov	r1, r5
 800432a:	eb43 0901 	adc.w	r9, r3, r1
 800432e:	f04f 0200 	mov.w	r2, #0
 8004332:	f04f 0300 	mov.w	r3, #0
 8004336:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800433a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800433e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004342:	4690      	mov	r8, r2
 8004344:	4699      	mov	r9, r3
 8004346:	4623      	mov	r3, r4
 8004348:	eb18 0303 	adds.w	r3, r8, r3
 800434c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004350:	462b      	mov	r3, r5
 8004352:	eb49 0303 	adc.w	r3, r9, r3
 8004356:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800435a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800435e:	685b      	ldr	r3, [r3, #4]
 8004360:	2200      	movs	r2, #0
 8004362:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8004366:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800436a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800436e:	460b      	mov	r3, r1
 8004370:	18db      	adds	r3, r3, r3
 8004372:	653b      	str	r3, [r7, #80]	@ 0x50
 8004374:	4613      	mov	r3, r2
 8004376:	eb42 0303 	adc.w	r3, r2, r3
 800437a:	657b      	str	r3, [r7, #84]	@ 0x54
 800437c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8004380:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8004384:	f7fb ff7c 	bl	8000280 <__aeabi_uldivmod>
 8004388:	4602      	mov	r2, r0
 800438a:	460b      	mov	r3, r1
 800438c:	4b61      	ldr	r3, [pc, #388]	@ (8004514 <UART_SetConfig+0x2d4>)
 800438e:	fba3 2302 	umull	r2, r3, r3, r2
 8004392:	095b      	lsrs	r3, r3, #5
 8004394:	011c      	lsls	r4, r3, #4
 8004396:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800439a:	2200      	movs	r2, #0
 800439c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80043a0:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80043a4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80043a8:	4642      	mov	r2, r8
 80043aa:	464b      	mov	r3, r9
 80043ac:	1891      	adds	r1, r2, r2
 80043ae:	64b9      	str	r1, [r7, #72]	@ 0x48
 80043b0:	415b      	adcs	r3, r3
 80043b2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80043b4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80043b8:	4641      	mov	r1, r8
 80043ba:	eb12 0a01 	adds.w	sl, r2, r1
 80043be:	4649      	mov	r1, r9
 80043c0:	eb43 0b01 	adc.w	fp, r3, r1
 80043c4:	f04f 0200 	mov.w	r2, #0
 80043c8:	f04f 0300 	mov.w	r3, #0
 80043cc:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80043d0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80043d4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80043d8:	4692      	mov	sl, r2
 80043da:	469b      	mov	fp, r3
 80043dc:	4643      	mov	r3, r8
 80043de:	eb1a 0303 	adds.w	r3, sl, r3
 80043e2:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80043e6:	464b      	mov	r3, r9
 80043e8:	eb4b 0303 	adc.w	r3, fp, r3
 80043ec:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80043f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80043f4:	685b      	ldr	r3, [r3, #4]
 80043f6:	2200      	movs	r2, #0
 80043f8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80043fc:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8004400:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8004404:	460b      	mov	r3, r1
 8004406:	18db      	adds	r3, r3, r3
 8004408:	643b      	str	r3, [r7, #64]	@ 0x40
 800440a:	4613      	mov	r3, r2
 800440c:	eb42 0303 	adc.w	r3, r2, r3
 8004410:	647b      	str	r3, [r7, #68]	@ 0x44
 8004412:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8004416:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800441a:	f7fb ff31 	bl	8000280 <__aeabi_uldivmod>
 800441e:	4602      	mov	r2, r0
 8004420:	460b      	mov	r3, r1
 8004422:	4611      	mov	r1, r2
 8004424:	4b3b      	ldr	r3, [pc, #236]	@ (8004514 <UART_SetConfig+0x2d4>)
 8004426:	fba3 2301 	umull	r2, r3, r3, r1
 800442a:	095b      	lsrs	r3, r3, #5
 800442c:	2264      	movs	r2, #100	@ 0x64
 800442e:	fb02 f303 	mul.w	r3, r2, r3
 8004432:	1acb      	subs	r3, r1, r3
 8004434:	00db      	lsls	r3, r3, #3
 8004436:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800443a:	4b36      	ldr	r3, [pc, #216]	@ (8004514 <UART_SetConfig+0x2d4>)
 800443c:	fba3 2302 	umull	r2, r3, r3, r2
 8004440:	095b      	lsrs	r3, r3, #5
 8004442:	005b      	lsls	r3, r3, #1
 8004444:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8004448:	441c      	add	r4, r3
 800444a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800444e:	2200      	movs	r2, #0
 8004450:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004454:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8004458:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800445c:	4642      	mov	r2, r8
 800445e:	464b      	mov	r3, r9
 8004460:	1891      	adds	r1, r2, r2
 8004462:	63b9      	str	r1, [r7, #56]	@ 0x38
 8004464:	415b      	adcs	r3, r3
 8004466:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004468:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800446c:	4641      	mov	r1, r8
 800446e:	1851      	adds	r1, r2, r1
 8004470:	6339      	str	r1, [r7, #48]	@ 0x30
 8004472:	4649      	mov	r1, r9
 8004474:	414b      	adcs	r3, r1
 8004476:	637b      	str	r3, [r7, #52]	@ 0x34
 8004478:	f04f 0200 	mov.w	r2, #0
 800447c:	f04f 0300 	mov.w	r3, #0
 8004480:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8004484:	4659      	mov	r1, fp
 8004486:	00cb      	lsls	r3, r1, #3
 8004488:	4651      	mov	r1, sl
 800448a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800448e:	4651      	mov	r1, sl
 8004490:	00ca      	lsls	r2, r1, #3
 8004492:	4610      	mov	r0, r2
 8004494:	4619      	mov	r1, r3
 8004496:	4603      	mov	r3, r0
 8004498:	4642      	mov	r2, r8
 800449a:	189b      	adds	r3, r3, r2
 800449c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80044a0:	464b      	mov	r3, r9
 80044a2:	460a      	mov	r2, r1
 80044a4:	eb42 0303 	adc.w	r3, r2, r3
 80044a8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80044ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80044b0:	685b      	ldr	r3, [r3, #4]
 80044b2:	2200      	movs	r2, #0
 80044b4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80044b8:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80044bc:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80044c0:	460b      	mov	r3, r1
 80044c2:	18db      	adds	r3, r3, r3
 80044c4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80044c6:	4613      	mov	r3, r2
 80044c8:	eb42 0303 	adc.w	r3, r2, r3
 80044cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80044ce:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80044d2:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80044d6:	f7fb fed3 	bl	8000280 <__aeabi_uldivmod>
 80044da:	4602      	mov	r2, r0
 80044dc:	460b      	mov	r3, r1
 80044de:	4b0d      	ldr	r3, [pc, #52]	@ (8004514 <UART_SetConfig+0x2d4>)
 80044e0:	fba3 1302 	umull	r1, r3, r3, r2
 80044e4:	095b      	lsrs	r3, r3, #5
 80044e6:	2164      	movs	r1, #100	@ 0x64
 80044e8:	fb01 f303 	mul.w	r3, r1, r3
 80044ec:	1ad3      	subs	r3, r2, r3
 80044ee:	00db      	lsls	r3, r3, #3
 80044f0:	3332      	adds	r3, #50	@ 0x32
 80044f2:	4a08      	ldr	r2, [pc, #32]	@ (8004514 <UART_SetConfig+0x2d4>)
 80044f4:	fba2 2303 	umull	r2, r3, r2, r3
 80044f8:	095b      	lsrs	r3, r3, #5
 80044fa:	f003 0207 	and.w	r2, r3, #7
 80044fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	4422      	add	r2, r4
 8004506:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004508:	e106      	b.n	8004718 <UART_SetConfig+0x4d8>
 800450a:	bf00      	nop
 800450c:	40011000 	.word	0x40011000
 8004510:	40011400 	.word	0x40011400
 8004514:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004518:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800451c:	2200      	movs	r2, #0
 800451e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8004522:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8004526:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800452a:	4642      	mov	r2, r8
 800452c:	464b      	mov	r3, r9
 800452e:	1891      	adds	r1, r2, r2
 8004530:	6239      	str	r1, [r7, #32]
 8004532:	415b      	adcs	r3, r3
 8004534:	627b      	str	r3, [r7, #36]	@ 0x24
 8004536:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800453a:	4641      	mov	r1, r8
 800453c:	1854      	adds	r4, r2, r1
 800453e:	4649      	mov	r1, r9
 8004540:	eb43 0501 	adc.w	r5, r3, r1
 8004544:	f04f 0200 	mov.w	r2, #0
 8004548:	f04f 0300 	mov.w	r3, #0
 800454c:	00eb      	lsls	r3, r5, #3
 800454e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004552:	00e2      	lsls	r2, r4, #3
 8004554:	4614      	mov	r4, r2
 8004556:	461d      	mov	r5, r3
 8004558:	4643      	mov	r3, r8
 800455a:	18e3      	adds	r3, r4, r3
 800455c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004560:	464b      	mov	r3, r9
 8004562:	eb45 0303 	adc.w	r3, r5, r3
 8004566:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800456a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800456e:	685b      	ldr	r3, [r3, #4]
 8004570:	2200      	movs	r2, #0
 8004572:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004576:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800457a:	f04f 0200 	mov.w	r2, #0
 800457e:	f04f 0300 	mov.w	r3, #0
 8004582:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8004586:	4629      	mov	r1, r5
 8004588:	008b      	lsls	r3, r1, #2
 800458a:	4621      	mov	r1, r4
 800458c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004590:	4621      	mov	r1, r4
 8004592:	008a      	lsls	r2, r1, #2
 8004594:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8004598:	f7fb fe72 	bl	8000280 <__aeabi_uldivmod>
 800459c:	4602      	mov	r2, r0
 800459e:	460b      	mov	r3, r1
 80045a0:	4b60      	ldr	r3, [pc, #384]	@ (8004724 <UART_SetConfig+0x4e4>)
 80045a2:	fba3 2302 	umull	r2, r3, r3, r2
 80045a6:	095b      	lsrs	r3, r3, #5
 80045a8:	011c      	lsls	r4, r3, #4
 80045aa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80045ae:	2200      	movs	r2, #0
 80045b0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80045b4:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80045b8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80045bc:	4642      	mov	r2, r8
 80045be:	464b      	mov	r3, r9
 80045c0:	1891      	adds	r1, r2, r2
 80045c2:	61b9      	str	r1, [r7, #24]
 80045c4:	415b      	adcs	r3, r3
 80045c6:	61fb      	str	r3, [r7, #28]
 80045c8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80045cc:	4641      	mov	r1, r8
 80045ce:	1851      	adds	r1, r2, r1
 80045d0:	6139      	str	r1, [r7, #16]
 80045d2:	4649      	mov	r1, r9
 80045d4:	414b      	adcs	r3, r1
 80045d6:	617b      	str	r3, [r7, #20]
 80045d8:	f04f 0200 	mov.w	r2, #0
 80045dc:	f04f 0300 	mov.w	r3, #0
 80045e0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80045e4:	4659      	mov	r1, fp
 80045e6:	00cb      	lsls	r3, r1, #3
 80045e8:	4651      	mov	r1, sl
 80045ea:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80045ee:	4651      	mov	r1, sl
 80045f0:	00ca      	lsls	r2, r1, #3
 80045f2:	4610      	mov	r0, r2
 80045f4:	4619      	mov	r1, r3
 80045f6:	4603      	mov	r3, r0
 80045f8:	4642      	mov	r2, r8
 80045fa:	189b      	adds	r3, r3, r2
 80045fc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004600:	464b      	mov	r3, r9
 8004602:	460a      	mov	r2, r1
 8004604:	eb42 0303 	adc.w	r3, r2, r3
 8004608:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800460c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004610:	685b      	ldr	r3, [r3, #4]
 8004612:	2200      	movs	r2, #0
 8004614:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004616:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8004618:	f04f 0200 	mov.w	r2, #0
 800461c:	f04f 0300 	mov.w	r3, #0
 8004620:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8004624:	4649      	mov	r1, r9
 8004626:	008b      	lsls	r3, r1, #2
 8004628:	4641      	mov	r1, r8
 800462a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800462e:	4641      	mov	r1, r8
 8004630:	008a      	lsls	r2, r1, #2
 8004632:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8004636:	f7fb fe23 	bl	8000280 <__aeabi_uldivmod>
 800463a:	4602      	mov	r2, r0
 800463c:	460b      	mov	r3, r1
 800463e:	4611      	mov	r1, r2
 8004640:	4b38      	ldr	r3, [pc, #224]	@ (8004724 <UART_SetConfig+0x4e4>)
 8004642:	fba3 2301 	umull	r2, r3, r3, r1
 8004646:	095b      	lsrs	r3, r3, #5
 8004648:	2264      	movs	r2, #100	@ 0x64
 800464a:	fb02 f303 	mul.w	r3, r2, r3
 800464e:	1acb      	subs	r3, r1, r3
 8004650:	011b      	lsls	r3, r3, #4
 8004652:	3332      	adds	r3, #50	@ 0x32
 8004654:	4a33      	ldr	r2, [pc, #204]	@ (8004724 <UART_SetConfig+0x4e4>)
 8004656:	fba2 2303 	umull	r2, r3, r2, r3
 800465a:	095b      	lsrs	r3, r3, #5
 800465c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004660:	441c      	add	r4, r3
 8004662:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004666:	2200      	movs	r2, #0
 8004668:	673b      	str	r3, [r7, #112]	@ 0x70
 800466a:	677a      	str	r2, [r7, #116]	@ 0x74
 800466c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8004670:	4642      	mov	r2, r8
 8004672:	464b      	mov	r3, r9
 8004674:	1891      	adds	r1, r2, r2
 8004676:	60b9      	str	r1, [r7, #8]
 8004678:	415b      	adcs	r3, r3
 800467a:	60fb      	str	r3, [r7, #12]
 800467c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004680:	4641      	mov	r1, r8
 8004682:	1851      	adds	r1, r2, r1
 8004684:	6039      	str	r1, [r7, #0]
 8004686:	4649      	mov	r1, r9
 8004688:	414b      	adcs	r3, r1
 800468a:	607b      	str	r3, [r7, #4]
 800468c:	f04f 0200 	mov.w	r2, #0
 8004690:	f04f 0300 	mov.w	r3, #0
 8004694:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004698:	4659      	mov	r1, fp
 800469a:	00cb      	lsls	r3, r1, #3
 800469c:	4651      	mov	r1, sl
 800469e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80046a2:	4651      	mov	r1, sl
 80046a4:	00ca      	lsls	r2, r1, #3
 80046a6:	4610      	mov	r0, r2
 80046a8:	4619      	mov	r1, r3
 80046aa:	4603      	mov	r3, r0
 80046ac:	4642      	mov	r2, r8
 80046ae:	189b      	adds	r3, r3, r2
 80046b0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80046b2:	464b      	mov	r3, r9
 80046b4:	460a      	mov	r2, r1
 80046b6:	eb42 0303 	adc.w	r3, r2, r3
 80046ba:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80046bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80046c0:	685b      	ldr	r3, [r3, #4]
 80046c2:	2200      	movs	r2, #0
 80046c4:	663b      	str	r3, [r7, #96]	@ 0x60
 80046c6:	667a      	str	r2, [r7, #100]	@ 0x64
 80046c8:	f04f 0200 	mov.w	r2, #0
 80046cc:	f04f 0300 	mov.w	r3, #0
 80046d0:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80046d4:	4649      	mov	r1, r9
 80046d6:	008b      	lsls	r3, r1, #2
 80046d8:	4641      	mov	r1, r8
 80046da:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80046de:	4641      	mov	r1, r8
 80046e0:	008a      	lsls	r2, r1, #2
 80046e2:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80046e6:	f7fb fdcb 	bl	8000280 <__aeabi_uldivmod>
 80046ea:	4602      	mov	r2, r0
 80046ec:	460b      	mov	r3, r1
 80046ee:	4b0d      	ldr	r3, [pc, #52]	@ (8004724 <UART_SetConfig+0x4e4>)
 80046f0:	fba3 1302 	umull	r1, r3, r3, r2
 80046f4:	095b      	lsrs	r3, r3, #5
 80046f6:	2164      	movs	r1, #100	@ 0x64
 80046f8:	fb01 f303 	mul.w	r3, r1, r3
 80046fc:	1ad3      	subs	r3, r2, r3
 80046fe:	011b      	lsls	r3, r3, #4
 8004700:	3332      	adds	r3, #50	@ 0x32
 8004702:	4a08      	ldr	r2, [pc, #32]	@ (8004724 <UART_SetConfig+0x4e4>)
 8004704:	fba2 2303 	umull	r2, r3, r2, r3
 8004708:	095b      	lsrs	r3, r3, #5
 800470a:	f003 020f 	and.w	r2, r3, #15
 800470e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	4422      	add	r2, r4
 8004716:	609a      	str	r2, [r3, #8]
}
 8004718:	bf00      	nop
 800471a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800471e:	46bd      	mov	sp, r7
 8004720:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004724:	51eb851f 	.word	0x51eb851f

08004728 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8004728:	b480      	push	{r7}
 800472a:	b085      	sub	sp, #20
 800472c:	af00      	add	r7, sp, #0
 800472e:	4603      	mov	r3, r0
 8004730:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8004732:	2300      	movs	r3, #0
 8004734:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8004736:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800473a:	2b84      	cmp	r3, #132	@ 0x84
 800473c:	d005      	beq.n	800474a <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800473e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	4413      	add	r3, r2
 8004746:	3303      	adds	r3, #3
 8004748:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800474a:	68fb      	ldr	r3, [r7, #12]
}
 800474c:	4618      	mov	r0, r3
 800474e:	3714      	adds	r7, #20
 8004750:	46bd      	mov	sp, r7
 8004752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004756:	4770      	bx	lr

08004758 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 8004758:	b480      	push	{r7}
 800475a:	b083      	sub	sp, #12
 800475c:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800475e:	f3ef 8305 	mrs	r3, IPSR
 8004762:	607b      	str	r3, [r7, #4]
  return(result);
 8004764:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 8004766:	2b00      	cmp	r3, #0
 8004768:	bf14      	ite	ne
 800476a:	2301      	movne	r3, #1
 800476c:	2300      	moveq	r3, #0
 800476e:	b2db      	uxtb	r3, r3
}
 8004770:	4618      	mov	r0, r3
 8004772:	370c      	adds	r7, #12
 8004774:	46bd      	mov	sp, r7
 8004776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800477a:	4770      	bx	lr

0800477c <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800477c:	b580      	push	{r7, lr}
 800477e:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8004780:	f001 fa30 	bl	8005be4 <vTaskStartScheduler>
  
  return osOK;
 8004784:	2300      	movs	r3, #0
}
 8004786:	4618      	mov	r0, r3
 8004788:	bd80      	pop	{r7, pc}

0800478a <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800478a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800478c:	b089      	sub	sp, #36	@ 0x24
 800478e:	af04      	add	r7, sp, #16
 8004790:	6078      	str	r0, [r7, #4]
 8004792:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	695b      	ldr	r3, [r3, #20]
 8004798:	2b00      	cmp	r3, #0
 800479a:	d020      	beq.n	80047de <osThreadCreate+0x54>
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	699b      	ldr	r3, [r3, #24]
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	d01c      	beq.n	80047de <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	685c      	ldr	r4, [r3, #4]
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	691e      	ldr	r6, [r3, #16]
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80047b6:	4618      	mov	r0, r3
 80047b8:	f7ff ffb6 	bl	8004728 <makeFreeRtosPriority>
 80047bc:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	695b      	ldr	r3, [r3, #20]
 80047c2:	687a      	ldr	r2, [r7, #4]
 80047c4:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80047c6:	9202      	str	r2, [sp, #8]
 80047c8:	9301      	str	r3, [sp, #4]
 80047ca:	9100      	str	r1, [sp, #0]
 80047cc:	683b      	ldr	r3, [r7, #0]
 80047ce:	4632      	mov	r2, r6
 80047d0:	4629      	mov	r1, r5
 80047d2:	4620      	mov	r0, r4
 80047d4:	f001 f820 	bl	8005818 <xTaskCreateStatic>
 80047d8:	4603      	mov	r3, r0
 80047da:	60fb      	str	r3, [r7, #12]
 80047dc:	e01c      	b.n	8004818 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	685c      	ldr	r4, [r3, #4]
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80047ea:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80047f2:	4618      	mov	r0, r3
 80047f4:	f7ff ff98 	bl	8004728 <makeFreeRtosPriority>
 80047f8:	4602      	mov	r2, r0
 80047fa:	f107 030c 	add.w	r3, r7, #12
 80047fe:	9301      	str	r3, [sp, #4]
 8004800:	9200      	str	r2, [sp, #0]
 8004802:	683b      	ldr	r3, [r7, #0]
 8004804:	4632      	mov	r2, r6
 8004806:	4629      	mov	r1, r5
 8004808:	4620      	mov	r0, r4
 800480a:	f001 f865 	bl	80058d8 <xTaskCreate>
 800480e:	4603      	mov	r3, r0
 8004810:	2b01      	cmp	r3, #1
 8004812:	d001      	beq.n	8004818 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8004814:	2300      	movs	r3, #0
 8004816:	e000      	b.n	800481a <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8004818:	68fb      	ldr	r3, [r7, #12]
}
 800481a:	4618      	mov	r0, r3
 800481c:	3714      	adds	r7, #20
 800481e:	46bd      	mov	sp, r7
 8004820:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004822 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8004822:	b580      	push	{r7, lr}
 8004824:	b084      	sub	sp, #16
 8004826:	af00      	add	r7, sp, #0
 8004828:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	2b00      	cmp	r3, #0
 8004832:	d001      	beq.n	8004838 <osDelay+0x16>
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	e000      	b.n	800483a <osDelay+0x18>
 8004838:	2301      	movs	r3, #1
 800483a:	4618      	mov	r0, r3
 800483c:	f001 f99c 	bl	8005b78 <vTaskDelay>
  
  return osOK;
 8004840:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8004842:	4618      	mov	r0, r3
 8004844:	3710      	adds	r7, #16
 8004846:	46bd      	mov	sp, r7
 8004848:	bd80      	pop	{r7, pc}

0800484a <osPoolCreate>:
* @param  pool_def      memory pool definition referenced with \ref osPool.
* @retval  memory pool ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osPoolCreate shall be consistent in every CMSIS-RTOS.
*/
osPoolId osPoolCreate (const osPoolDef_t *pool_def)
{
 800484a:	b580      	push	{r7, lr}
 800484c:	b086      	sub	sp, #24
 800484e:	af00      	add	r7, sp, #0
 8004850:	6078      	str	r0, [r7, #4]
#if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
  osPoolId thePool;
  int itemSize = 4 * ((pool_def->item_sz + 3) / 4);
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	685b      	ldr	r3, [r3, #4]
 8004856:	3303      	adds	r3, #3
 8004858:	f023 0303 	bic.w	r3, r3, #3
 800485c:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  
  /* First have to allocate memory for the pool control block. */
 thePool = pvPortMalloc(sizeof(os_pool_cb_t));
 800485e:	2014      	movs	r0, #20
 8004860:	f002 f93c 	bl	8006adc <pvPortMalloc>
 8004864:	6178      	str	r0, [r7, #20]

  
  if (thePool) {
 8004866:	697b      	ldr	r3, [r7, #20]
 8004868:	2b00      	cmp	r3, #0
 800486a:	d046      	beq.n	80048fa <osPoolCreate+0xb0>
    thePool->pool_sz = pool_def->pool_sz;
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	681a      	ldr	r2, [r3, #0]
 8004870:	697b      	ldr	r3, [r7, #20]
 8004872:	609a      	str	r2, [r3, #8]
    thePool->item_sz = itemSize;
 8004874:	68fa      	ldr	r2, [r7, #12]
 8004876:	697b      	ldr	r3, [r7, #20]
 8004878:	60da      	str	r2, [r3, #12]
    thePool->currentIndex = 0;
 800487a:	697b      	ldr	r3, [r7, #20]
 800487c:	2200      	movs	r2, #0
 800487e:	611a      	str	r2, [r3, #16]
    
    /* Memory for markers */
    thePool->markers = pvPortMalloc(pool_def->pool_sz);
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	4618      	mov	r0, r3
 8004886:	f002 f929 	bl	8006adc <pvPortMalloc>
 800488a:	4602      	mov	r2, r0
 800488c:	697b      	ldr	r3, [r7, #20]
 800488e:	605a      	str	r2, [r3, #4]
   
    if (thePool->markers) {
 8004890:	697b      	ldr	r3, [r7, #20]
 8004892:	685b      	ldr	r3, [r3, #4]
 8004894:	2b00      	cmp	r3, #0
 8004896:	d02b      	beq.n	80048f0 <osPoolCreate+0xa6>
      /* Now allocate the pool itself. */
     thePool->pool = pvPortMalloc(pool_def->pool_sz * itemSize);
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	68fa      	ldr	r2, [r7, #12]
 800489e:	fb02 f303 	mul.w	r3, r2, r3
 80048a2:	4618      	mov	r0, r3
 80048a4:	f002 f91a 	bl	8006adc <pvPortMalloc>
 80048a8:	4602      	mov	r2, r0
 80048aa:	697b      	ldr	r3, [r7, #20]
 80048ac:	601a      	str	r2, [r3, #0]
      
      if (thePool->pool) {
 80048ae:	697b      	ldr	r3, [r7, #20]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d011      	beq.n	80048da <osPoolCreate+0x90>
        for (i = 0; i < pool_def->pool_sz; i++) {
 80048b6:	2300      	movs	r3, #0
 80048b8:	613b      	str	r3, [r7, #16]
 80048ba:	e008      	b.n	80048ce <osPoolCreate+0x84>
          thePool->markers[i] = 0;
 80048bc:	697b      	ldr	r3, [r7, #20]
 80048be:	685a      	ldr	r2, [r3, #4]
 80048c0:	693b      	ldr	r3, [r7, #16]
 80048c2:	4413      	add	r3, r2
 80048c4:	2200      	movs	r2, #0
 80048c6:	701a      	strb	r2, [r3, #0]
        for (i = 0; i < pool_def->pool_sz; i++) {
 80048c8:	693b      	ldr	r3, [r7, #16]
 80048ca:	3301      	adds	r3, #1
 80048cc:	613b      	str	r3, [r7, #16]
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	693a      	ldr	r2, [r7, #16]
 80048d4:	429a      	cmp	r2, r3
 80048d6:	d3f1      	bcc.n	80048bc <osPoolCreate+0x72>
 80048d8:	e00f      	b.n	80048fa <osPoolCreate+0xb0>
        }
      }
      else {
        vPortFree(thePool->markers);
 80048da:	697b      	ldr	r3, [r7, #20]
 80048dc:	685b      	ldr	r3, [r3, #4]
 80048de:	4618      	mov	r0, r3
 80048e0:	f002 f9ca 	bl	8006c78 <vPortFree>
        vPortFree(thePool);
 80048e4:	6978      	ldr	r0, [r7, #20]
 80048e6:	f002 f9c7 	bl	8006c78 <vPortFree>
        thePool = NULL;
 80048ea:	2300      	movs	r3, #0
 80048ec:	617b      	str	r3, [r7, #20]
 80048ee:	e004      	b.n	80048fa <osPoolCreate+0xb0>
      }
    }
    else {
      vPortFree(thePool);
 80048f0:	6978      	ldr	r0, [r7, #20]
 80048f2:	f002 f9c1 	bl	8006c78 <vPortFree>
      thePool = NULL;
 80048f6:	2300      	movs	r3, #0
 80048f8:	617b      	str	r3, [r7, #20]
    }
  }

  return thePool;
 80048fa:	697b      	ldr	r3, [r7, #20]
 
#else
  return NULL;
#endif
}
 80048fc:	4618      	mov	r0, r3
 80048fe:	3718      	adds	r7, #24
 8004900:	46bd      	mov	sp, r7
 8004902:	bd80      	pop	{r7, pc}

08004904 <osPoolAlloc>:
* @param pool_id       memory pool ID obtain referenced with \ref osPoolCreate.
* @retval  address of the allocated memory block or NULL in case of no memory available.
* @note   MUST REMAIN UNCHANGED: \b osPoolAlloc shall be consistent in every CMSIS-RTOS.
*/
void *osPoolAlloc (osPoolId pool_id)
{
 8004904:	b580      	push	{r7, lr}
 8004906:	b08a      	sub	sp, #40	@ 0x28
 8004908:	af00      	add	r7, sp, #0
 800490a:	6078      	str	r0, [r7, #4]
  int dummy = 0;
 800490c:	2300      	movs	r3, #0
 800490e:	627b      	str	r3, [r7, #36]	@ 0x24
  void *p = NULL;
 8004910:	2300      	movs	r3, #0
 8004912:	623b      	str	r3, [r7, #32]
  uint32_t i;
  uint32_t index;
  
  if (inHandlerMode()) {
 8004914:	f7ff ff20 	bl	8004758 <inHandlerMode>
 8004918:	4603      	mov	r3, r0
 800491a:	2b00      	cmp	r3, #0
 800491c:	d00e      	beq.n	800493c <osPoolAlloc+0x38>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800491e:	f3ef 8211 	mrs	r2, BASEPRI
 8004922:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004926:	f383 8811 	msr	BASEPRI, r3
 800492a:	f3bf 8f6f 	isb	sy
 800492e:	f3bf 8f4f 	dsb	sy
 8004932:	617a      	str	r2, [r7, #20]
 8004934:	613b      	str	r3, [r7, #16]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8004936:	697b      	ldr	r3, [r7, #20]
    dummy = portSET_INTERRUPT_MASK_FROM_ISR();
 8004938:	627b      	str	r3, [r7, #36]	@ 0x24
 800493a:	e001      	b.n	8004940 <osPoolAlloc+0x3c>
  }
  else {
    vPortEnterCritical();
 800493c:	f001 ffac 	bl	8006898 <vPortEnterCritical>
  }
  
  for (i = 0; i < pool_id->pool_sz; i++) {
 8004940:	2300      	movs	r3, #0
 8004942:	61fb      	str	r3, [r7, #28]
 8004944:	e029      	b.n	800499a <osPoolAlloc+0x96>
    index = (pool_id->currentIndex + i) % pool_id->pool_sz;
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	691a      	ldr	r2, [r3, #16]
 800494a:	69fb      	ldr	r3, [r7, #28]
 800494c:	4413      	add	r3, r2
 800494e:	687a      	ldr	r2, [r7, #4]
 8004950:	6892      	ldr	r2, [r2, #8]
 8004952:	fbb3 f1f2 	udiv	r1, r3, r2
 8004956:	fb01 f202 	mul.w	r2, r1, r2
 800495a:	1a9b      	subs	r3, r3, r2
 800495c:	61bb      	str	r3, [r7, #24]
    
    if (pool_id->markers[index] == 0) {
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	685a      	ldr	r2, [r3, #4]
 8004962:	69bb      	ldr	r3, [r7, #24]
 8004964:	4413      	add	r3, r2
 8004966:	781b      	ldrb	r3, [r3, #0]
 8004968:	2b00      	cmp	r3, #0
 800496a:	d113      	bne.n	8004994 <osPoolAlloc+0x90>
      pool_id->markers[index] = 1;
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	685a      	ldr	r2, [r3, #4]
 8004970:	69bb      	ldr	r3, [r7, #24]
 8004972:	4413      	add	r3, r2
 8004974:	2201      	movs	r2, #1
 8004976:	701a      	strb	r2, [r3, #0]
      p = (void *)((uint32_t)(pool_id->pool) + (index * pool_id->item_sz));
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	4619      	mov	r1, r3
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	68db      	ldr	r3, [r3, #12]
 8004982:	69ba      	ldr	r2, [r7, #24]
 8004984:	fb02 f303 	mul.w	r3, r2, r3
 8004988:	440b      	add	r3, r1
 800498a:	623b      	str	r3, [r7, #32]
      pool_id->currentIndex = index;
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	69ba      	ldr	r2, [r7, #24]
 8004990:	611a      	str	r2, [r3, #16]
      break;
 8004992:	e007      	b.n	80049a4 <osPoolAlloc+0xa0>
  for (i = 0; i < pool_id->pool_sz; i++) {
 8004994:	69fb      	ldr	r3, [r7, #28]
 8004996:	3301      	adds	r3, #1
 8004998:	61fb      	str	r3, [r7, #28]
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	689b      	ldr	r3, [r3, #8]
 800499e:	69fa      	ldr	r2, [r7, #28]
 80049a0:	429a      	cmp	r2, r3
 80049a2:	d3d0      	bcc.n	8004946 <osPoolAlloc+0x42>
    }
  }
  
  if (inHandlerMode()) {
 80049a4:	f7ff fed8 	bl	8004758 <inHandlerMode>
 80049a8:	4603      	mov	r3, r0
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	d005      	beq.n	80049ba <osPoolAlloc+0xb6>
    portCLEAR_INTERRUPT_MASK_FROM_ISR(dummy);
 80049ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049b0:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80049b8:	e001      	b.n	80049be <osPoolAlloc+0xba>
  }
  else {
    vPortExitCritical();
 80049ba:	f001 ff9f 	bl	80068fc <vPortExitCritical>
  }
  
  return p;
 80049be:	6a3b      	ldr	r3, [r7, #32]
}
 80049c0:	4618      	mov	r0, r3
 80049c2:	3728      	adds	r7, #40	@ 0x28
 80049c4:	46bd      	mov	sp, r7
 80049c6:	bd80      	pop	{r7, pc}

080049c8 <osPoolFree>:
* @param  block         address of the allocated memory block that is returned to the memory pool.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osPoolFree shall be consistent in every CMSIS-RTOS.
*/
osStatus osPoolFree (osPoolId pool_id, void *block)
{
 80049c8:	b480      	push	{r7}
 80049ca:	b085      	sub	sp, #20
 80049cc:	af00      	add	r7, sp, #0
 80049ce:	6078      	str	r0, [r7, #4]
 80049d0:	6039      	str	r1, [r7, #0]
  uint32_t index;
  
  if (pool_id == NULL) {
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	2b00      	cmp	r3, #0
 80049d6:	d101      	bne.n	80049dc <osPoolFree+0x14>
    return osErrorParameter;
 80049d8:	2380      	movs	r3, #128	@ 0x80
 80049da:	e030      	b.n	8004a3e <osPoolFree+0x76>
  }
  
  if (block == NULL) {
 80049dc:	683b      	ldr	r3, [r7, #0]
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d101      	bne.n	80049e6 <osPoolFree+0x1e>
    return osErrorParameter;
 80049e2:	2380      	movs	r3, #128	@ 0x80
 80049e4:	e02b      	b.n	8004a3e <osPoolFree+0x76>
  }
  
  if (block < pool_id->pool) {
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	683a      	ldr	r2, [r7, #0]
 80049ec:	429a      	cmp	r2, r3
 80049ee:	d201      	bcs.n	80049f4 <osPoolFree+0x2c>
    return osErrorParameter;
 80049f0:	2380      	movs	r3, #128	@ 0x80
 80049f2:	e024      	b.n	8004a3e <osPoolFree+0x76>
  }
  
  index = (uint32_t)block - (uint32_t)(pool_id->pool);
 80049f4:	683b      	ldr	r3, [r7, #0]
 80049f6:	687a      	ldr	r2, [r7, #4]
 80049f8:	6812      	ldr	r2, [r2, #0]
 80049fa:	1a9b      	subs	r3, r3, r2
 80049fc:	60fb      	str	r3, [r7, #12]
  if (index % pool_id->item_sz) {
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	68da      	ldr	r2, [r3, #12]
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	fbb3 f1f2 	udiv	r1, r3, r2
 8004a08:	fb01 f202 	mul.w	r2, r1, r2
 8004a0c:	1a9b      	subs	r3, r3, r2
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d001      	beq.n	8004a16 <osPoolFree+0x4e>
    return osErrorParameter;
 8004a12:	2380      	movs	r3, #128	@ 0x80
 8004a14:	e013      	b.n	8004a3e <osPoolFree+0x76>
  }
  index = index / pool_id->item_sz;
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	68db      	ldr	r3, [r3, #12]
 8004a1a:	68fa      	ldr	r2, [r7, #12]
 8004a1c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a20:	60fb      	str	r3, [r7, #12]
  if (index >= pool_id->pool_sz) {
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	689b      	ldr	r3, [r3, #8]
 8004a26:	68fa      	ldr	r2, [r7, #12]
 8004a28:	429a      	cmp	r2, r3
 8004a2a:	d301      	bcc.n	8004a30 <osPoolFree+0x68>
    return osErrorParameter;
 8004a2c:	2380      	movs	r3, #128	@ 0x80
 8004a2e:	e006      	b.n	8004a3e <osPoolFree+0x76>
  }
  
  pool_id->markers[index] = 0;
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	685a      	ldr	r2, [r3, #4]
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	4413      	add	r3, r2
 8004a38:	2200      	movs	r2, #0
 8004a3a:	701a      	strb	r2, [r3, #0]
  
  return osOK;
 8004a3c:	2300      	movs	r3, #0
}
 8004a3e:	4618      	mov	r0, r3
 8004a40:	3714      	adds	r7, #20
 8004a42:	46bd      	mov	sp, r7
 8004a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a48:	4770      	bx	lr

08004a4a <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 8004a4a:	b590      	push	{r4, r7, lr}
 8004a4c:	b085      	sub	sp, #20
 8004a4e:	af02      	add	r7, sp, #8
 8004a50:	6078      	str	r0, [r7, #4]
 8004a52:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	689b      	ldr	r3, [r3, #8]
 8004a58:	2b00      	cmp	r3, #0
 8004a5a:	d011      	beq.n	8004a80 <osMessageCreate+0x36>
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	68db      	ldr	r3, [r3, #12]
 8004a60:	2b00      	cmp	r3, #0
 8004a62:	d00d      	beq.n	8004a80 <osMessageCreate+0x36>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	6818      	ldr	r0, [r3, #0]
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	6859      	ldr	r1, [r3, #4]
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	689a      	ldr	r2, [r3, #8]
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	68db      	ldr	r3, [r3, #12]
 8004a74:	2400      	movs	r4, #0
 8004a76:	9400      	str	r4, [sp, #0]
 8004a78:	f000 f9e2 	bl	8004e40 <xQueueGenericCreateStatic>
 8004a7c:	4603      	mov	r3, r0
 8004a7e:	e008      	b.n	8004a92 <osMessageCreate+0x48>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	6818      	ldr	r0, [r3, #0]
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	685b      	ldr	r3, [r3, #4]
 8004a88:	2200      	movs	r2, #0
 8004a8a:	4619      	mov	r1, r3
 8004a8c:	f000 fa55 	bl	8004f3a <xQueueGenericCreate>
 8004a90:	4603      	mov	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 8004a92:	4618      	mov	r0, r3
 8004a94:	370c      	adds	r7, #12
 8004a96:	46bd      	mov	sp, r7
 8004a98:	bd90      	pop	{r4, r7, pc}
	...

08004a9c <osMessagePut>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMessagePut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMessagePut (osMessageQId queue_id, uint32_t info, uint32_t millisec)
{
 8004a9c:	b580      	push	{r7, lr}
 8004a9e:	b086      	sub	sp, #24
 8004aa0:	af00      	add	r7, sp, #0
 8004aa2:	60f8      	str	r0, [r7, #12]
 8004aa4:	60b9      	str	r1, [r7, #8]
 8004aa6:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken = pdFALSE;
 8004aa8:	2300      	movs	r3, #0
 8004aaa:	613b      	str	r3, [r7, #16]
  TickType_t ticks;
  
  ticks = millisec / portTICK_PERIOD_MS;
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	617b      	str	r3, [r7, #20]
  if (ticks == 0) {
 8004ab0:	697b      	ldr	r3, [r7, #20]
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	d101      	bne.n	8004aba <osMessagePut+0x1e>
    ticks = 1;
 8004ab6:	2301      	movs	r3, #1
 8004ab8:	617b      	str	r3, [r7, #20]
  }
  
  if (inHandlerMode()) {
 8004aba:	f7ff fe4d 	bl	8004758 <inHandlerMode>
 8004abe:	4603      	mov	r3, r0
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	d018      	beq.n	8004af6 <osMessagePut+0x5a>
    if (xQueueSendFromISR(queue_id, &info, &taskWoken) != pdTRUE) {
 8004ac4:	f107 0210 	add.w	r2, r7, #16
 8004ac8:	f107 0108 	add.w	r1, r7, #8
 8004acc:	2300      	movs	r3, #0
 8004ace:	68f8      	ldr	r0, [r7, #12]
 8004ad0:	f000 fb90 	bl	80051f4 <xQueueGenericSendFromISR>
 8004ad4:	4603      	mov	r3, r0
 8004ad6:	2b01      	cmp	r3, #1
 8004ad8:	d001      	beq.n	8004ade <osMessagePut+0x42>
      return osErrorOS;
 8004ada:	23ff      	movs	r3, #255	@ 0xff
 8004adc:	e018      	b.n	8004b10 <osMessagePut+0x74>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8004ade:	693b      	ldr	r3, [r7, #16]
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	d014      	beq.n	8004b0e <osMessagePut+0x72>
 8004ae4:	4b0c      	ldr	r3, [pc, #48]	@ (8004b18 <osMessagePut+0x7c>)
 8004ae6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004aea:	601a      	str	r2, [r3, #0]
 8004aec:	f3bf 8f4f 	dsb	sy
 8004af0:	f3bf 8f6f 	isb	sy
 8004af4:	e00b      	b.n	8004b0e <osMessagePut+0x72>
  }
  else {
    if (xQueueSend(queue_id, &info, ticks) != pdTRUE) {
 8004af6:	f107 0108 	add.w	r1, r7, #8
 8004afa:	2300      	movs	r3, #0
 8004afc:	697a      	ldr	r2, [r7, #20]
 8004afe:	68f8      	ldr	r0, [r7, #12]
 8004b00:	f000 fa76 	bl	8004ff0 <xQueueGenericSend>
 8004b04:	4603      	mov	r3, r0
 8004b06:	2b01      	cmp	r3, #1
 8004b08:	d001      	beq.n	8004b0e <osMessagePut+0x72>
      return osErrorOS;
 8004b0a:	23ff      	movs	r3, #255	@ 0xff
 8004b0c:	e000      	b.n	8004b10 <osMessagePut+0x74>
    }
  }
  
  return osOK;
 8004b0e:	2300      	movs	r3, #0
}
 8004b10:	4618      	mov	r0, r3
 8004b12:	3718      	adds	r7, #24
 8004b14:	46bd      	mov	sp, r7
 8004b16:	bd80      	pop	{r7, pc}
 8004b18:	e000ed04 	.word	0xe000ed04

08004b1c <osMessageGet>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval event information that includes status code.
* @note   MUST REMAIN UNCHANGED: \b osMessageGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMessageGet (osMessageQId queue_id, uint32_t millisec)
{
 8004b1c:	b590      	push	{r4, r7, lr}
 8004b1e:	b08b      	sub	sp, #44	@ 0x2c
 8004b20:	af00      	add	r7, sp, #0
 8004b22:	60f8      	str	r0, [r7, #12]
 8004b24:	60b9      	str	r1, [r7, #8]
 8004b26:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.message_id = queue_id;
 8004b28:	68bb      	ldr	r3, [r7, #8]
 8004b2a:	61fb      	str	r3, [r7, #28]
  event.value.v = 0;
 8004b2c:	2300      	movs	r3, #0
 8004b2e:	61bb      	str	r3, [r7, #24]
  
  if (queue_id == NULL) {
 8004b30:	68bb      	ldr	r3, [r7, #8]
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d10a      	bne.n	8004b4c <osMessageGet+0x30>
    event.status = osErrorParameter;
 8004b36:	2380      	movs	r3, #128	@ 0x80
 8004b38:	617b      	str	r3, [r7, #20]
    return event;
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	461c      	mov	r4, r3
 8004b3e:	f107 0314 	add.w	r3, r7, #20
 8004b42:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8004b46:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8004b4a:	e054      	b.n	8004bf6 <osMessageGet+0xda>
  }
  
  taskWoken = pdFALSE;
 8004b4c:	2300      	movs	r3, #0
 8004b4e:	623b      	str	r3, [r7, #32]
  
  ticks = 0;
 8004b50:	2300      	movs	r3, #0
 8004b52:	627b      	str	r3, [r7, #36]	@ 0x24
  if (millisec == osWaitForever) {
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b5a:	d103      	bne.n	8004b64 <osMessageGet+0x48>
    ticks = portMAX_DELAY;
 8004b5c:	f04f 33ff 	mov.w	r3, #4294967295
 8004b60:	627b      	str	r3, [r7, #36]	@ 0x24
 8004b62:	e009      	b.n	8004b78 <osMessageGet+0x5c>
  }
  else if (millisec != 0) {
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	2b00      	cmp	r3, #0
 8004b68:	d006      	beq.n	8004b78 <osMessageGet+0x5c>
    ticks = millisec / portTICK_PERIOD_MS;
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	627b      	str	r3, [r7, #36]	@ 0x24
    if (ticks == 0) {
 8004b6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	d101      	bne.n	8004b78 <osMessageGet+0x5c>
      ticks = 1;
 8004b74:	2301      	movs	r3, #1
 8004b76:	627b      	str	r3, [r7, #36]	@ 0x24
    }
  }
  
  if (inHandlerMode()) {
 8004b78:	f7ff fdee 	bl	8004758 <inHandlerMode>
 8004b7c:	4603      	mov	r3, r0
 8004b7e:	2b00      	cmp	r3, #0
 8004b80:	d01c      	beq.n	8004bbc <osMessageGet+0xa0>
    if (xQueueReceiveFromISR(queue_id, &event.value.v, &taskWoken) == pdTRUE) {
 8004b82:	f107 0220 	add.w	r2, r7, #32
 8004b86:	f107 0314 	add.w	r3, r7, #20
 8004b8a:	3304      	adds	r3, #4
 8004b8c:	4619      	mov	r1, r3
 8004b8e:	68b8      	ldr	r0, [r7, #8]
 8004b90:	f000 fcb0 	bl	80054f4 <xQueueReceiveFromISR>
 8004b94:	4603      	mov	r3, r0
 8004b96:	2b01      	cmp	r3, #1
 8004b98:	d102      	bne.n	8004ba0 <osMessageGet+0x84>
      /* We have mail */
      event.status = osEventMessage;
 8004b9a:	2310      	movs	r3, #16
 8004b9c:	617b      	str	r3, [r7, #20]
 8004b9e:	e001      	b.n	8004ba4 <osMessageGet+0x88>
    }
    else {
      event.status = osOK;
 8004ba0:	2300      	movs	r3, #0
 8004ba2:	617b      	str	r3, [r7, #20]
    }
    portEND_SWITCHING_ISR(taskWoken);
 8004ba4:	6a3b      	ldr	r3, [r7, #32]
 8004ba6:	2b00      	cmp	r3, #0
 8004ba8:	d01d      	beq.n	8004be6 <osMessageGet+0xca>
 8004baa:	4b15      	ldr	r3, [pc, #84]	@ (8004c00 <osMessageGet+0xe4>)
 8004bac:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004bb0:	601a      	str	r2, [r3, #0]
 8004bb2:	f3bf 8f4f 	dsb	sy
 8004bb6:	f3bf 8f6f 	isb	sy
 8004bba:	e014      	b.n	8004be6 <osMessageGet+0xca>
  }
  else {
    if (xQueueReceive(queue_id, &event.value.v, ticks) == pdTRUE) {
 8004bbc:	f107 0314 	add.w	r3, r7, #20
 8004bc0:	3304      	adds	r3, #4
 8004bc2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004bc4:	4619      	mov	r1, r3
 8004bc6:	68b8      	ldr	r0, [r7, #8]
 8004bc8:	f000 fbb2 	bl	8005330 <xQueueReceive>
 8004bcc:	4603      	mov	r3, r0
 8004bce:	2b01      	cmp	r3, #1
 8004bd0:	d102      	bne.n	8004bd8 <osMessageGet+0xbc>
      /* We have mail */
      event.status = osEventMessage;
 8004bd2:	2310      	movs	r3, #16
 8004bd4:	617b      	str	r3, [r7, #20]
 8004bd6:	e006      	b.n	8004be6 <osMessageGet+0xca>
    }
    else {
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 8004bd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	d101      	bne.n	8004be2 <osMessageGet+0xc6>
 8004bde:	2300      	movs	r3, #0
 8004be0:	e000      	b.n	8004be4 <osMessageGet+0xc8>
 8004be2:	2340      	movs	r3, #64	@ 0x40
 8004be4:	617b      	str	r3, [r7, #20]
    }
  }
  
  return event;
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	461c      	mov	r4, r3
 8004bea:	f107 0314 	add.w	r3, r7, #20
 8004bee:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8004bf2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 8004bf6:	68f8      	ldr	r0, [r7, #12]
 8004bf8:	372c      	adds	r7, #44	@ 0x2c
 8004bfa:	46bd      	mov	sp, r7
 8004bfc:	bd90      	pop	{r4, r7, pc}
 8004bfe:	bf00      	nop
 8004c00:	e000ed04 	.word	0xe000ed04

08004c04 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8004c04:	b480      	push	{r7}
 8004c06:	b083      	sub	sp, #12
 8004c08:	af00      	add	r7, sp, #0
 8004c0a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	f103 0208 	add.w	r2, r3, #8
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	f04f 32ff 	mov.w	r2, #4294967295
 8004c1c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	f103 0208 	add.w	r2, r3, #8
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	f103 0208 	add.w	r2, r3, #8
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	2200      	movs	r2, #0
 8004c36:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8004c38:	bf00      	nop
 8004c3a:	370c      	adds	r7, #12
 8004c3c:	46bd      	mov	sp, r7
 8004c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c42:	4770      	bx	lr

08004c44 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8004c44:	b480      	push	{r7}
 8004c46:	b083      	sub	sp, #12
 8004c48:	af00      	add	r7, sp, #0
 8004c4a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	2200      	movs	r2, #0
 8004c50:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8004c52:	bf00      	nop
 8004c54:	370c      	adds	r7, #12
 8004c56:	46bd      	mov	sp, r7
 8004c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c5c:	4770      	bx	lr

08004c5e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004c5e:	b480      	push	{r7}
 8004c60:	b085      	sub	sp, #20
 8004c62:	af00      	add	r7, sp, #0
 8004c64:	6078      	str	r0, [r7, #4]
 8004c66:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	685b      	ldr	r3, [r3, #4]
 8004c6c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8004c6e:	683b      	ldr	r3, [r7, #0]
 8004c70:	68fa      	ldr	r2, [r7, #12]
 8004c72:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	689a      	ldr	r2, [r3, #8]
 8004c78:	683b      	ldr	r3, [r7, #0]
 8004c7a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	689b      	ldr	r3, [r3, #8]
 8004c80:	683a      	ldr	r2, [r7, #0]
 8004c82:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	683a      	ldr	r2, [r7, #0]
 8004c88:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8004c8a:	683b      	ldr	r3, [r7, #0]
 8004c8c:	687a      	ldr	r2, [r7, #4]
 8004c8e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	1c5a      	adds	r2, r3, #1
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	601a      	str	r2, [r3, #0]
}
 8004c9a:	bf00      	nop
 8004c9c:	3714      	adds	r7, #20
 8004c9e:	46bd      	mov	sp, r7
 8004ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ca4:	4770      	bx	lr

08004ca6 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004ca6:	b480      	push	{r7}
 8004ca8:	b085      	sub	sp, #20
 8004caa:	af00      	add	r7, sp, #0
 8004cac:	6078      	str	r0, [r7, #4]
 8004cae:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004cb0:	683b      	ldr	r3, [r7, #0]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8004cb6:	68bb      	ldr	r3, [r7, #8]
 8004cb8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004cbc:	d103      	bne.n	8004cc6 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	691b      	ldr	r3, [r3, #16]
 8004cc2:	60fb      	str	r3, [r7, #12]
 8004cc4:	e00c      	b.n	8004ce0 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	3308      	adds	r3, #8
 8004cca:	60fb      	str	r3, [r7, #12]
 8004ccc:	e002      	b.n	8004cd4 <vListInsert+0x2e>
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	685b      	ldr	r3, [r3, #4]
 8004cd2:	60fb      	str	r3, [r7, #12]
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	685b      	ldr	r3, [r3, #4]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	68ba      	ldr	r2, [r7, #8]
 8004cdc:	429a      	cmp	r2, r3
 8004cde:	d2f6      	bcs.n	8004cce <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	685a      	ldr	r2, [r3, #4]
 8004ce4:	683b      	ldr	r3, [r7, #0]
 8004ce6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8004ce8:	683b      	ldr	r3, [r7, #0]
 8004cea:	685b      	ldr	r3, [r3, #4]
 8004cec:	683a      	ldr	r2, [r7, #0]
 8004cee:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8004cf0:	683b      	ldr	r3, [r7, #0]
 8004cf2:	68fa      	ldr	r2, [r7, #12]
 8004cf4:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	683a      	ldr	r2, [r7, #0]
 8004cfa:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8004cfc:	683b      	ldr	r3, [r7, #0]
 8004cfe:	687a      	ldr	r2, [r7, #4]
 8004d00:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	1c5a      	adds	r2, r3, #1
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	601a      	str	r2, [r3, #0]
}
 8004d0c:	bf00      	nop
 8004d0e:	3714      	adds	r7, #20
 8004d10:	46bd      	mov	sp, r7
 8004d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d16:	4770      	bx	lr

08004d18 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8004d18:	b480      	push	{r7}
 8004d1a:	b085      	sub	sp, #20
 8004d1c:	af00      	add	r7, sp, #0
 8004d1e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	691b      	ldr	r3, [r3, #16]
 8004d24:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	685b      	ldr	r3, [r3, #4]
 8004d2a:	687a      	ldr	r2, [r7, #4]
 8004d2c:	6892      	ldr	r2, [r2, #8]
 8004d2e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	689b      	ldr	r3, [r3, #8]
 8004d34:	687a      	ldr	r2, [r7, #4]
 8004d36:	6852      	ldr	r2, [r2, #4]
 8004d38:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8004d3a:	68fb      	ldr	r3, [r7, #12]
 8004d3c:	685b      	ldr	r3, [r3, #4]
 8004d3e:	687a      	ldr	r2, [r7, #4]
 8004d40:	429a      	cmp	r2, r3
 8004d42:	d103      	bne.n	8004d4c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	689a      	ldr	r2, [r3, #8]
 8004d48:	68fb      	ldr	r3, [r7, #12]
 8004d4a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	2200      	movs	r2, #0
 8004d50:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	1e5a      	subs	r2, r3, #1
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	681b      	ldr	r3, [r3, #0]
}
 8004d60:	4618      	mov	r0, r3
 8004d62:	3714      	adds	r7, #20
 8004d64:	46bd      	mov	sp, r7
 8004d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d6a:	4770      	bx	lr

08004d6c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8004d6c:	b580      	push	{r7, lr}
 8004d6e:	b084      	sub	sp, #16
 8004d70:	af00      	add	r7, sp, #0
 8004d72:	6078      	str	r0, [r7, #4]
 8004d74:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8004d7a:	68fb      	ldr	r3, [r7, #12]
 8004d7c:	2b00      	cmp	r3, #0
 8004d7e:	d10b      	bne.n	8004d98 <xQueueGenericReset+0x2c>
	__asm volatile
 8004d80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d84:	f383 8811 	msr	BASEPRI, r3
 8004d88:	f3bf 8f6f 	isb	sy
 8004d8c:	f3bf 8f4f 	dsb	sy
 8004d90:	60bb      	str	r3, [r7, #8]
}
 8004d92:	bf00      	nop
 8004d94:	bf00      	nop
 8004d96:	e7fd      	b.n	8004d94 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8004d98:	f001 fd7e 	bl	8006898 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	681a      	ldr	r2, [r3, #0]
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004da4:	68f9      	ldr	r1, [r7, #12]
 8004da6:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8004da8:	fb01 f303 	mul.w	r3, r1, r3
 8004dac:	441a      	add	r2, r3
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	2200      	movs	r2, #0
 8004db6:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	681a      	ldr	r2, [r3, #0]
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	681a      	ldr	r2, [r3, #0]
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004dc8:	3b01      	subs	r3, #1
 8004dca:	68f9      	ldr	r1, [r7, #12]
 8004dcc:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8004dce:	fb01 f303 	mul.w	r3, r1, r3
 8004dd2:	441a      	add	r2, r3
 8004dd4:	68fb      	ldr	r3, [r7, #12]
 8004dd6:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	22ff      	movs	r2, #255	@ 0xff
 8004ddc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	22ff      	movs	r2, #255	@ 0xff
 8004de4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8004de8:	683b      	ldr	r3, [r7, #0]
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	d114      	bne.n	8004e18 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	691b      	ldr	r3, [r3, #16]
 8004df2:	2b00      	cmp	r3, #0
 8004df4:	d01a      	beq.n	8004e2c <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	3310      	adds	r3, #16
 8004dfa:	4618      	mov	r0, r3
 8004dfc:	f001 f94c 	bl	8006098 <xTaskRemoveFromEventList>
 8004e00:	4603      	mov	r3, r0
 8004e02:	2b00      	cmp	r3, #0
 8004e04:	d012      	beq.n	8004e2c <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8004e06:	4b0d      	ldr	r3, [pc, #52]	@ (8004e3c <xQueueGenericReset+0xd0>)
 8004e08:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004e0c:	601a      	str	r2, [r3, #0]
 8004e0e:	f3bf 8f4f 	dsb	sy
 8004e12:	f3bf 8f6f 	isb	sy
 8004e16:	e009      	b.n	8004e2c <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	3310      	adds	r3, #16
 8004e1c:	4618      	mov	r0, r3
 8004e1e:	f7ff fef1 	bl	8004c04 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	3324      	adds	r3, #36	@ 0x24
 8004e26:	4618      	mov	r0, r3
 8004e28:	f7ff feec 	bl	8004c04 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8004e2c:	f001 fd66 	bl	80068fc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8004e30:	2301      	movs	r3, #1
}
 8004e32:	4618      	mov	r0, r3
 8004e34:	3710      	adds	r7, #16
 8004e36:	46bd      	mov	sp, r7
 8004e38:	bd80      	pop	{r7, pc}
 8004e3a:	bf00      	nop
 8004e3c:	e000ed04 	.word	0xe000ed04

08004e40 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8004e40:	b580      	push	{r7, lr}
 8004e42:	b08e      	sub	sp, #56	@ 0x38
 8004e44:	af02      	add	r7, sp, #8
 8004e46:	60f8      	str	r0, [r7, #12]
 8004e48:	60b9      	str	r1, [r7, #8]
 8004e4a:	607a      	str	r2, [r7, #4]
 8004e4c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	2b00      	cmp	r3, #0
 8004e52:	d10b      	bne.n	8004e6c <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8004e54:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e58:	f383 8811 	msr	BASEPRI, r3
 8004e5c:	f3bf 8f6f 	isb	sy
 8004e60:	f3bf 8f4f 	dsb	sy
 8004e64:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8004e66:	bf00      	nop
 8004e68:	bf00      	nop
 8004e6a:	e7fd      	b.n	8004e68 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8004e6c:	683b      	ldr	r3, [r7, #0]
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	d10b      	bne.n	8004e8a <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8004e72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e76:	f383 8811 	msr	BASEPRI, r3
 8004e7a:	f3bf 8f6f 	isb	sy
 8004e7e:	f3bf 8f4f 	dsb	sy
 8004e82:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8004e84:	bf00      	nop
 8004e86:	bf00      	nop
 8004e88:	e7fd      	b.n	8004e86 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	2b00      	cmp	r3, #0
 8004e8e:	d002      	beq.n	8004e96 <xQueueGenericCreateStatic+0x56>
 8004e90:	68bb      	ldr	r3, [r7, #8]
 8004e92:	2b00      	cmp	r3, #0
 8004e94:	d001      	beq.n	8004e9a <xQueueGenericCreateStatic+0x5a>
 8004e96:	2301      	movs	r3, #1
 8004e98:	e000      	b.n	8004e9c <xQueueGenericCreateStatic+0x5c>
 8004e9a:	2300      	movs	r3, #0
 8004e9c:	2b00      	cmp	r3, #0
 8004e9e:	d10b      	bne.n	8004eb8 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8004ea0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ea4:	f383 8811 	msr	BASEPRI, r3
 8004ea8:	f3bf 8f6f 	isb	sy
 8004eac:	f3bf 8f4f 	dsb	sy
 8004eb0:	623b      	str	r3, [r7, #32]
}
 8004eb2:	bf00      	nop
 8004eb4:	bf00      	nop
 8004eb6:	e7fd      	b.n	8004eb4 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	2b00      	cmp	r3, #0
 8004ebc:	d102      	bne.n	8004ec4 <xQueueGenericCreateStatic+0x84>
 8004ebe:	68bb      	ldr	r3, [r7, #8]
 8004ec0:	2b00      	cmp	r3, #0
 8004ec2:	d101      	bne.n	8004ec8 <xQueueGenericCreateStatic+0x88>
 8004ec4:	2301      	movs	r3, #1
 8004ec6:	e000      	b.n	8004eca <xQueueGenericCreateStatic+0x8a>
 8004ec8:	2300      	movs	r3, #0
 8004eca:	2b00      	cmp	r3, #0
 8004ecc:	d10b      	bne.n	8004ee6 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8004ece:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ed2:	f383 8811 	msr	BASEPRI, r3
 8004ed6:	f3bf 8f6f 	isb	sy
 8004eda:	f3bf 8f4f 	dsb	sy
 8004ede:	61fb      	str	r3, [r7, #28]
}
 8004ee0:	bf00      	nop
 8004ee2:	bf00      	nop
 8004ee4:	e7fd      	b.n	8004ee2 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8004ee6:	2348      	movs	r3, #72	@ 0x48
 8004ee8:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8004eea:	697b      	ldr	r3, [r7, #20]
 8004eec:	2b48      	cmp	r3, #72	@ 0x48
 8004eee:	d00b      	beq.n	8004f08 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8004ef0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ef4:	f383 8811 	msr	BASEPRI, r3
 8004ef8:	f3bf 8f6f 	isb	sy
 8004efc:	f3bf 8f4f 	dsb	sy
 8004f00:	61bb      	str	r3, [r7, #24]
}
 8004f02:	bf00      	nop
 8004f04:	bf00      	nop
 8004f06:	e7fd      	b.n	8004f04 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8004f08:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004f0a:	683b      	ldr	r3, [r7, #0]
 8004f0c:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8004f0e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004f10:	2b00      	cmp	r3, #0
 8004f12:	d00d      	beq.n	8004f30 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8004f14:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004f16:	2201      	movs	r2, #1
 8004f18:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004f1c:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8004f20:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004f22:	9300      	str	r3, [sp, #0]
 8004f24:	4613      	mov	r3, r2
 8004f26:	687a      	ldr	r2, [r7, #4]
 8004f28:	68b9      	ldr	r1, [r7, #8]
 8004f2a:	68f8      	ldr	r0, [r7, #12]
 8004f2c:	f000 f840 	bl	8004fb0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8004f30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8004f32:	4618      	mov	r0, r3
 8004f34:	3730      	adds	r7, #48	@ 0x30
 8004f36:	46bd      	mov	sp, r7
 8004f38:	bd80      	pop	{r7, pc}

08004f3a <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8004f3a:	b580      	push	{r7, lr}
 8004f3c:	b08a      	sub	sp, #40	@ 0x28
 8004f3e:	af02      	add	r7, sp, #8
 8004f40:	60f8      	str	r0, [r7, #12]
 8004f42:	60b9      	str	r1, [r7, #8]
 8004f44:	4613      	mov	r3, r2
 8004f46:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	d10b      	bne.n	8004f66 <xQueueGenericCreate+0x2c>
	__asm volatile
 8004f4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f52:	f383 8811 	msr	BASEPRI, r3
 8004f56:	f3bf 8f6f 	isb	sy
 8004f5a:	f3bf 8f4f 	dsb	sy
 8004f5e:	613b      	str	r3, [r7, #16]
}
 8004f60:	bf00      	nop
 8004f62:	bf00      	nop
 8004f64:	e7fd      	b.n	8004f62 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	68ba      	ldr	r2, [r7, #8]
 8004f6a:	fb02 f303 	mul.w	r3, r2, r3
 8004f6e:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8004f70:	69fb      	ldr	r3, [r7, #28]
 8004f72:	3348      	adds	r3, #72	@ 0x48
 8004f74:	4618      	mov	r0, r3
 8004f76:	f001 fdb1 	bl	8006adc <pvPortMalloc>
 8004f7a:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8004f7c:	69bb      	ldr	r3, [r7, #24]
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	d011      	beq.n	8004fa6 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8004f82:	69bb      	ldr	r3, [r7, #24]
 8004f84:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004f86:	697b      	ldr	r3, [r7, #20]
 8004f88:	3348      	adds	r3, #72	@ 0x48
 8004f8a:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8004f8c:	69bb      	ldr	r3, [r7, #24]
 8004f8e:	2200      	movs	r2, #0
 8004f90:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004f94:	79fa      	ldrb	r2, [r7, #7]
 8004f96:	69bb      	ldr	r3, [r7, #24]
 8004f98:	9300      	str	r3, [sp, #0]
 8004f9a:	4613      	mov	r3, r2
 8004f9c:	697a      	ldr	r2, [r7, #20]
 8004f9e:	68b9      	ldr	r1, [r7, #8]
 8004fa0:	68f8      	ldr	r0, [r7, #12]
 8004fa2:	f000 f805 	bl	8004fb0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8004fa6:	69bb      	ldr	r3, [r7, #24]
	}
 8004fa8:	4618      	mov	r0, r3
 8004faa:	3720      	adds	r7, #32
 8004fac:	46bd      	mov	sp, r7
 8004fae:	bd80      	pop	{r7, pc}

08004fb0 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8004fb0:	b580      	push	{r7, lr}
 8004fb2:	b084      	sub	sp, #16
 8004fb4:	af00      	add	r7, sp, #0
 8004fb6:	60f8      	str	r0, [r7, #12]
 8004fb8:	60b9      	str	r1, [r7, #8]
 8004fba:	607a      	str	r2, [r7, #4]
 8004fbc:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8004fbe:	68bb      	ldr	r3, [r7, #8]
 8004fc0:	2b00      	cmp	r3, #0
 8004fc2:	d103      	bne.n	8004fcc <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8004fc4:	69bb      	ldr	r3, [r7, #24]
 8004fc6:	69ba      	ldr	r2, [r7, #24]
 8004fc8:	601a      	str	r2, [r3, #0]
 8004fca:	e002      	b.n	8004fd2 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8004fcc:	69bb      	ldr	r3, [r7, #24]
 8004fce:	687a      	ldr	r2, [r7, #4]
 8004fd0:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8004fd2:	69bb      	ldr	r3, [r7, #24]
 8004fd4:	68fa      	ldr	r2, [r7, #12]
 8004fd6:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8004fd8:	69bb      	ldr	r3, [r7, #24]
 8004fda:	68ba      	ldr	r2, [r7, #8]
 8004fdc:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8004fde:	2101      	movs	r1, #1
 8004fe0:	69b8      	ldr	r0, [r7, #24]
 8004fe2:	f7ff fec3 	bl	8004d6c <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8004fe6:	bf00      	nop
 8004fe8:	3710      	adds	r7, #16
 8004fea:	46bd      	mov	sp, r7
 8004fec:	bd80      	pop	{r7, pc}
	...

08004ff0 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8004ff0:	b580      	push	{r7, lr}
 8004ff2:	b08e      	sub	sp, #56	@ 0x38
 8004ff4:	af00      	add	r7, sp, #0
 8004ff6:	60f8      	str	r0, [r7, #12]
 8004ff8:	60b9      	str	r1, [r7, #8]
 8004ffa:	607a      	str	r2, [r7, #4]
 8004ffc:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8004ffe:	2300      	movs	r3, #0
 8005000:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8005006:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005008:	2b00      	cmp	r3, #0
 800500a:	d10b      	bne.n	8005024 <xQueueGenericSend+0x34>
	__asm volatile
 800500c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005010:	f383 8811 	msr	BASEPRI, r3
 8005014:	f3bf 8f6f 	isb	sy
 8005018:	f3bf 8f4f 	dsb	sy
 800501c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800501e:	bf00      	nop
 8005020:	bf00      	nop
 8005022:	e7fd      	b.n	8005020 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005024:	68bb      	ldr	r3, [r7, #8]
 8005026:	2b00      	cmp	r3, #0
 8005028:	d103      	bne.n	8005032 <xQueueGenericSend+0x42>
 800502a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800502c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800502e:	2b00      	cmp	r3, #0
 8005030:	d101      	bne.n	8005036 <xQueueGenericSend+0x46>
 8005032:	2301      	movs	r3, #1
 8005034:	e000      	b.n	8005038 <xQueueGenericSend+0x48>
 8005036:	2300      	movs	r3, #0
 8005038:	2b00      	cmp	r3, #0
 800503a:	d10b      	bne.n	8005054 <xQueueGenericSend+0x64>
	__asm volatile
 800503c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005040:	f383 8811 	msr	BASEPRI, r3
 8005044:	f3bf 8f6f 	isb	sy
 8005048:	f3bf 8f4f 	dsb	sy
 800504c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800504e:	bf00      	nop
 8005050:	bf00      	nop
 8005052:	e7fd      	b.n	8005050 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005054:	683b      	ldr	r3, [r7, #0]
 8005056:	2b02      	cmp	r3, #2
 8005058:	d103      	bne.n	8005062 <xQueueGenericSend+0x72>
 800505a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800505c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800505e:	2b01      	cmp	r3, #1
 8005060:	d101      	bne.n	8005066 <xQueueGenericSend+0x76>
 8005062:	2301      	movs	r3, #1
 8005064:	e000      	b.n	8005068 <xQueueGenericSend+0x78>
 8005066:	2300      	movs	r3, #0
 8005068:	2b00      	cmp	r3, #0
 800506a:	d10b      	bne.n	8005084 <xQueueGenericSend+0x94>
	__asm volatile
 800506c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005070:	f383 8811 	msr	BASEPRI, r3
 8005074:	f3bf 8f6f 	isb	sy
 8005078:	f3bf 8f4f 	dsb	sy
 800507c:	623b      	str	r3, [r7, #32]
}
 800507e:	bf00      	nop
 8005080:	bf00      	nop
 8005082:	e7fd      	b.n	8005080 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005084:	f001 f9ce 	bl	8006424 <xTaskGetSchedulerState>
 8005088:	4603      	mov	r3, r0
 800508a:	2b00      	cmp	r3, #0
 800508c:	d102      	bne.n	8005094 <xQueueGenericSend+0xa4>
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	2b00      	cmp	r3, #0
 8005092:	d101      	bne.n	8005098 <xQueueGenericSend+0xa8>
 8005094:	2301      	movs	r3, #1
 8005096:	e000      	b.n	800509a <xQueueGenericSend+0xaa>
 8005098:	2300      	movs	r3, #0
 800509a:	2b00      	cmp	r3, #0
 800509c:	d10b      	bne.n	80050b6 <xQueueGenericSend+0xc6>
	__asm volatile
 800509e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80050a2:	f383 8811 	msr	BASEPRI, r3
 80050a6:	f3bf 8f6f 	isb	sy
 80050aa:	f3bf 8f4f 	dsb	sy
 80050ae:	61fb      	str	r3, [r7, #28]
}
 80050b0:	bf00      	nop
 80050b2:	bf00      	nop
 80050b4:	e7fd      	b.n	80050b2 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80050b6:	f001 fbef 	bl	8006898 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80050ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050bc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80050be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050c0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80050c2:	429a      	cmp	r2, r3
 80050c4:	d302      	bcc.n	80050cc <xQueueGenericSend+0xdc>
 80050c6:	683b      	ldr	r3, [r7, #0]
 80050c8:	2b02      	cmp	r3, #2
 80050ca:	d129      	bne.n	8005120 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80050cc:	683a      	ldr	r2, [r7, #0]
 80050ce:	68b9      	ldr	r1, [r7, #8]
 80050d0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80050d2:	f000 fa91 	bl	80055f8 <prvCopyDataToQueue>
 80050d6:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80050d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050dc:	2b00      	cmp	r3, #0
 80050de:	d010      	beq.n	8005102 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80050e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050e2:	3324      	adds	r3, #36	@ 0x24
 80050e4:	4618      	mov	r0, r3
 80050e6:	f000 ffd7 	bl	8006098 <xTaskRemoveFromEventList>
 80050ea:	4603      	mov	r3, r0
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	d013      	beq.n	8005118 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80050f0:	4b3f      	ldr	r3, [pc, #252]	@ (80051f0 <xQueueGenericSend+0x200>)
 80050f2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80050f6:	601a      	str	r2, [r3, #0]
 80050f8:	f3bf 8f4f 	dsb	sy
 80050fc:	f3bf 8f6f 	isb	sy
 8005100:	e00a      	b.n	8005118 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8005102:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005104:	2b00      	cmp	r3, #0
 8005106:	d007      	beq.n	8005118 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8005108:	4b39      	ldr	r3, [pc, #228]	@ (80051f0 <xQueueGenericSend+0x200>)
 800510a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800510e:	601a      	str	r2, [r3, #0]
 8005110:	f3bf 8f4f 	dsb	sy
 8005114:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8005118:	f001 fbf0 	bl	80068fc <vPortExitCritical>
				return pdPASS;
 800511c:	2301      	movs	r3, #1
 800511e:	e063      	b.n	80051e8 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	2b00      	cmp	r3, #0
 8005124:	d103      	bne.n	800512e <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8005126:	f001 fbe9 	bl	80068fc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800512a:	2300      	movs	r3, #0
 800512c:	e05c      	b.n	80051e8 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800512e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005130:	2b00      	cmp	r3, #0
 8005132:	d106      	bne.n	8005142 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005134:	f107 0314 	add.w	r3, r7, #20
 8005138:	4618      	mov	r0, r3
 800513a:	f001 f811 	bl	8006160 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800513e:	2301      	movs	r3, #1
 8005140:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005142:	f001 fbdb 	bl	80068fc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005146:	f000 fdb7 	bl	8005cb8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800514a:	f001 fba5 	bl	8006898 <vPortEnterCritical>
 800514e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005150:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005154:	b25b      	sxtb	r3, r3
 8005156:	f1b3 3fff 	cmp.w	r3, #4294967295
 800515a:	d103      	bne.n	8005164 <xQueueGenericSend+0x174>
 800515c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800515e:	2200      	movs	r2, #0
 8005160:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005164:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005166:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800516a:	b25b      	sxtb	r3, r3
 800516c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005170:	d103      	bne.n	800517a <xQueueGenericSend+0x18a>
 8005172:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005174:	2200      	movs	r2, #0
 8005176:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800517a:	f001 fbbf 	bl	80068fc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800517e:	1d3a      	adds	r2, r7, #4
 8005180:	f107 0314 	add.w	r3, r7, #20
 8005184:	4611      	mov	r1, r2
 8005186:	4618      	mov	r0, r3
 8005188:	f001 f800 	bl	800618c <xTaskCheckForTimeOut>
 800518c:	4603      	mov	r3, r0
 800518e:	2b00      	cmp	r3, #0
 8005190:	d124      	bne.n	80051dc <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8005192:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005194:	f000 fb28 	bl	80057e8 <prvIsQueueFull>
 8005198:	4603      	mov	r3, r0
 800519a:	2b00      	cmp	r3, #0
 800519c:	d018      	beq.n	80051d0 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800519e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80051a0:	3310      	adds	r3, #16
 80051a2:	687a      	ldr	r2, [r7, #4]
 80051a4:	4611      	mov	r1, r2
 80051a6:	4618      	mov	r0, r3
 80051a8:	f000 ff50 	bl	800604c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80051ac:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80051ae:	f000 fab3 	bl	8005718 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80051b2:	f000 fd8f 	bl	8005cd4 <xTaskResumeAll>
 80051b6:	4603      	mov	r3, r0
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	f47f af7c 	bne.w	80050b6 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 80051be:	4b0c      	ldr	r3, [pc, #48]	@ (80051f0 <xQueueGenericSend+0x200>)
 80051c0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80051c4:	601a      	str	r2, [r3, #0]
 80051c6:	f3bf 8f4f 	dsb	sy
 80051ca:	f3bf 8f6f 	isb	sy
 80051ce:	e772      	b.n	80050b6 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80051d0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80051d2:	f000 faa1 	bl	8005718 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80051d6:	f000 fd7d 	bl	8005cd4 <xTaskResumeAll>
 80051da:	e76c      	b.n	80050b6 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80051dc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80051de:	f000 fa9b 	bl	8005718 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80051e2:	f000 fd77 	bl	8005cd4 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80051e6:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80051e8:	4618      	mov	r0, r3
 80051ea:	3738      	adds	r7, #56	@ 0x38
 80051ec:	46bd      	mov	sp, r7
 80051ee:	bd80      	pop	{r7, pc}
 80051f0:	e000ed04 	.word	0xe000ed04

080051f4 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80051f4:	b580      	push	{r7, lr}
 80051f6:	b090      	sub	sp, #64	@ 0x40
 80051f8:	af00      	add	r7, sp, #0
 80051fa:	60f8      	str	r0, [r7, #12]
 80051fc:	60b9      	str	r1, [r7, #8]
 80051fe:	607a      	str	r2, [r7, #4]
 8005200:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8005206:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005208:	2b00      	cmp	r3, #0
 800520a:	d10b      	bne.n	8005224 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 800520c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005210:	f383 8811 	msr	BASEPRI, r3
 8005214:	f3bf 8f6f 	isb	sy
 8005218:	f3bf 8f4f 	dsb	sy
 800521c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800521e:	bf00      	nop
 8005220:	bf00      	nop
 8005222:	e7fd      	b.n	8005220 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005224:	68bb      	ldr	r3, [r7, #8]
 8005226:	2b00      	cmp	r3, #0
 8005228:	d103      	bne.n	8005232 <xQueueGenericSendFromISR+0x3e>
 800522a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800522c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800522e:	2b00      	cmp	r3, #0
 8005230:	d101      	bne.n	8005236 <xQueueGenericSendFromISR+0x42>
 8005232:	2301      	movs	r3, #1
 8005234:	e000      	b.n	8005238 <xQueueGenericSendFromISR+0x44>
 8005236:	2300      	movs	r3, #0
 8005238:	2b00      	cmp	r3, #0
 800523a:	d10b      	bne.n	8005254 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 800523c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005240:	f383 8811 	msr	BASEPRI, r3
 8005244:	f3bf 8f6f 	isb	sy
 8005248:	f3bf 8f4f 	dsb	sy
 800524c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800524e:	bf00      	nop
 8005250:	bf00      	nop
 8005252:	e7fd      	b.n	8005250 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005254:	683b      	ldr	r3, [r7, #0]
 8005256:	2b02      	cmp	r3, #2
 8005258:	d103      	bne.n	8005262 <xQueueGenericSendFromISR+0x6e>
 800525a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800525c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800525e:	2b01      	cmp	r3, #1
 8005260:	d101      	bne.n	8005266 <xQueueGenericSendFromISR+0x72>
 8005262:	2301      	movs	r3, #1
 8005264:	e000      	b.n	8005268 <xQueueGenericSendFromISR+0x74>
 8005266:	2300      	movs	r3, #0
 8005268:	2b00      	cmp	r3, #0
 800526a:	d10b      	bne.n	8005284 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 800526c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005270:	f383 8811 	msr	BASEPRI, r3
 8005274:	f3bf 8f6f 	isb	sy
 8005278:	f3bf 8f4f 	dsb	sy
 800527c:	623b      	str	r3, [r7, #32]
}
 800527e:	bf00      	nop
 8005280:	bf00      	nop
 8005282:	e7fd      	b.n	8005280 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005284:	f001 fbe8 	bl	8006a58 <vPortValidateInterruptPriority>
	__asm volatile
 8005288:	f3ef 8211 	mrs	r2, BASEPRI
 800528c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005290:	f383 8811 	msr	BASEPRI, r3
 8005294:	f3bf 8f6f 	isb	sy
 8005298:	f3bf 8f4f 	dsb	sy
 800529c:	61fa      	str	r2, [r7, #28]
 800529e:	61bb      	str	r3, [r7, #24]
	return ulOriginalBASEPRI;
 80052a0:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80052a2:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80052a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80052a6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80052a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80052aa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80052ac:	429a      	cmp	r2, r3
 80052ae:	d302      	bcc.n	80052b6 <xQueueGenericSendFromISR+0xc2>
 80052b0:	683b      	ldr	r3, [r7, #0]
 80052b2:	2b02      	cmp	r3, #2
 80052b4:	d12f      	bne.n	8005316 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80052b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80052b8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80052bc:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80052c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80052c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80052c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80052c6:	683a      	ldr	r2, [r7, #0]
 80052c8:	68b9      	ldr	r1, [r7, #8]
 80052ca:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80052cc:	f000 f994 	bl	80055f8 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80052d0:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 80052d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80052d8:	d112      	bne.n	8005300 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80052da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80052dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052de:	2b00      	cmp	r3, #0
 80052e0:	d016      	beq.n	8005310 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80052e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80052e4:	3324      	adds	r3, #36	@ 0x24
 80052e6:	4618      	mov	r0, r3
 80052e8:	f000 fed6 	bl	8006098 <xTaskRemoveFromEventList>
 80052ec:	4603      	mov	r3, r0
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	d00e      	beq.n	8005310 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	d00b      	beq.n	8005310 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	2201      	movs	r2, #1
 80052fc:	601a      	str	r2, [r3, #0]
 80052fe:	e007      	b.n	8005310 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8005300:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8005304:	3301      	adds	r3, #1
 8005306:	b2db      	uxtb	r3, r3
 8005308:	b25a      	sxtb	r2, r3
 800530a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800530c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8005310:	2301      	movs	r3, #1
 8005312:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8005314:	e001      	b.n	800531a <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8005316:	2300      	movs	r3, #0
 8005318:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800531a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800531c:	617b      	str	r3, [r7, #20]
	__asm volatile
 800531e:	697b      	ldr	r3, [r7, #20]
 8005320:	f383 8811 	msr	BASEPRI, r3
}
 8005324:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8005326:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8005328:	4618      	mov	r0, r3
 800532a:	3740      	adds	r7, #64	@ 0x40
 800532c:	46bd      	mov	sp, r7
 800532e:	bd80      	pop	{r7, pc}

08005330 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8005330:	b580      	push	{r7, lr}
 8005332:	b08c      	sub	sp, #48	@ 0x30
 8005334:	af00      	add	r7, sp, #0
 8005336:	60f8      	str	r0, [r7, #12]
 8005338:	60b9      	str	r1, [r7, #8]
 800533a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800533c:	2300      	movs	r3, #0
 800533e:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8005344:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005346:	2b00      	cmp	r3, #0
 8005348:	d10b      	bne.n	8005362 <xQueueReceive+0x32>
	__asm volatile
 800534a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800534e:	f383 8811 	msr	BASEPRI, r3
 8005352:	f3bf 8f6f 	isb	sy
 8005356:	f3bf 8f4f 	dsb	sy
 800535a:	623b      	str	r3, [r7, #32]
}
 800535c:	bf00      	nop
 800535e:	bf00      	nop
 8005360:	e7fd      	b.n	800535e <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005362:	68bb      	ldr	r3, [r7, #8]
 8005364:	2b00      	cmp	r3, #0
 8005366:	d103      	bne.n	8005370 <xQueueReceive+0x40>
 8005368:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800536a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800536c:	2b00      	cmp	r3, #0
 800536e:	d101      	bne.n	8005374 <xQueueReceive+0x44>
 8005370:	2301      	movs	r3, #1
 8005372:	e000      	b.n	8005376 <xQueueReceive+0x46>
 8005374:	2300      	movs	r3, #0
 8005376:	2b00      	cmp	r3, #0
 8005378:	d10b      	bne.n	8005392 <xQueueReceive+0x62>
	__asm volatile
 800537a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800537e:	f383 8811 	msr	BASEPRI, r3
 8005382:	f3bf 8f6f 	isb	sy
 8005386:	f3bf 8f4f 	dsb	sy
 800538a:	61fb      	str	r3, [r7, #28]
}
 800538c:	bf00      	nop
 800538e:	bf00      	nop
 8005390:	e7fd      	b.n	800538e <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005392:	f001 f847 	bl	8006424 <xTaskGetSchedulerState>
 8005396:	4603      	mov	r3, r0
 8005398:	2b00      	cmp	r3, #0
 800539a:	d102      	bne.n	80053a2 <xQueueReceive+0x72>
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	2b00      	cmp	r3, #0
 80053a0:	d101      	bne.n	80053a6 <xQueueReceive+0x76>
 80053a2:	2301      	movs	r3, #1
 80053a4:	e000      	b.n	80053a8 <xQueueReceive+0x78>
 80053a6:	2300      	movs	r3, #0
 80053a8:	2b00      	cmp	r3, #0
 80053aa:	d10b      	bne.n	80053c4 <xQueueReceive+0x94>
	__asm volatile
 80053ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80053b0:	f383 8811 	msr	BASEPRI, r3
 80053b4:	f3bf 8f6f 	isb	sy
 80053b8:	f3bf 8f4f 	dsb	sy
 80053bc:	61bb      	str	r3, [r7, #24]
}
 80053be:	bf00      	nop
 80053c0:	bf00      	nop
 80053c2:	e7fd      	b.n	80053c0 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80053c4:	f001 fa68 	bl	8006898 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80053c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80053ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80053cc:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80053ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053d0:	2b00      	cmp	r3, #0
 80053d2:	d01f      	beq.n	8005414 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80053d4:	68b9      	ldr	r1, [r7, #8]
 80053d6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80053d8:	f000 f978 	bl	80056cc <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80053dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053de:	1e5a      	subs	r2, r3, #1
 80053e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80053e2:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80053e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80053e6:	691b      	ldr	r3, [r3, #16]
 80053e8:	2b00      	cmp	r3, #0
 80053ea:	d00f      	beq.n	800540c <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80053ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80053ee:	3310      	adds	r3, #16
 80053f0:	4618      	mov	r0, r3
 80053f2:	f000 fe51 	bl	8006098 <xTaskRemoveFromEventList>
 80053f6:	4603      	mov	r3, r0
 80053f8:	2b00      	cmp	r3, #0
 80053fa:	d007      	beq.n	800540c <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80053fc:	4b3c      	ldr	r3, [pc, #240]	@ (80054f0 <xQueueReceive+0x1c0>)
 80053fe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005402:	601a      	str	r2, [r3, #0]
 8005404:	f3bf 8f4f 	dsb	sy
 8005408:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800540c:	f001 fa76 	bl	80068fc <vPortExitCritical>
				return pdPASS;
 8005410:	2301      	movs	r3, #1
 8005412:	e069      	b.n	80054e8 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	2b00      	cmp	r3, #0
 8005418:	d103      	bne.n	8005422 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800541a:	f001 fa6f 	bl	80068fc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800541e:	2300      	movs	r3, #0
 8005420:	e062      	b.n	80054e8 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005422:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005424:	2b00      	cmp	r3, #0
 8005426:	d106      	bne.n	8005436 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005428:	f107 0310 	add.w	r3, r7, #16
 800542c:	4618      	mov	r0, r3
 800542e:	f000 fe97 	bl	8006160 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005432:	2301      	movs	r3, #1
 8005434:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005436:	f001 fa61 	bl	80068fc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800543a:	f000 fc3d 	bl	8005cb8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800543e:	f001 fa2b 	bl	8006898 <vPortEnterCritical>
 8005442:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005444:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005448:	b25b      	sxtb	r3, r3
 800544a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800544e:	d103      	bne.n	8005458 <xQueueReceive+0x128>
 8005450:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005452:	2200      	movs	r2, #0
 8005454:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005458:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800545a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800545e:	b25b      	sxtb	r3, r3
 8005460:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005464:	d103      	bne.n	800546e <xQueueReceive+0x13e>
 8005466:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005468:	2200      	movs	r2, #0
 800546a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800546e:	f001 fa45 	bl	80068fc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005472:	1d3a      	adds	r2, r7, #4
 8005474:	f107 0310 	add.w	r3, r7, #16
 8005478:	4611      	mov	r1, r2
 800547a:	4618      	mov	r0, r3
 800547c:	f000 fe86 	bl	800618c <xTaskCheckForTimeOut>
 8005480:	4603      	mov	r3, r0
 8005482:	2b00      	cmp	r3, #0
 8005484:	d123      	bne.n	80054ce <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005486:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005488:	f000 f998 	bl	80057bc <prvIsQueueEmpty>
 800548c:	4603      	mov	r3, r0
 800548e:	2b00      	cmp	r3, #0
 8005490:	d017      	beq.n	80054c2 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8005492:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005494:	3324      	adds	r3, #36	@ 0x24
 8005496:	687a      	ldr	r2, [r7, #4]
 8005498:	4611      	mov	r1, r2
 800549a:	4618      	mov	r0, r3
 800549c:	f000 fdd6 	bl	800604c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80054a0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80054a2:	f000 f939 	bl	8005718 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80054a6:	f000 fc15 	bl	8005cd4 <xTaskResumeAll>
 80054aa:	4603      	mov	r3, r0
 80054ac:	2b00      	cmp	r3, #0
 80054ae:	d189      	bne.n	80053c4 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 80054b0:	4b0f      	ldr	r3, [pc, #60]	@ (80054f0 <xQueueReceive+0x1c0>)
 80054b2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80054b6:	601a      	str	r2, [r3, #0]
 80054b8:	f3bf 8f4f 	dsb	sy
 80054bc:	f3bf 8f6f 	isb	sy
 80054c0:	e780      	b.n	80053c4 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80054c2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80054c4:	f000 f928 	bl	8005718 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80054c8:	f000 fc04 	bl	8005cd4 <xTaskResumeAll>
 80054cc:	e77a      	b.n	80053c4 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80054ce:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80054d0:	f000 f922 	bl	8005718 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80054d4:	f000 fbfe 	bl	8005cd4 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80054d8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80054da:	f000 f96f 	bl	80057bc <prvIsQueueEmpty>
 80054de:	4603      	mov	r3, r0
 80054e0:	2b00      	cmp	r3, #0
 80054e2:	f43f af6f 	beq.w	80053c4 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80054e6:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80054e8:	4618      	mov	r0, r3
 80054ea:	3730      	adds	r7, #48	@ 0x30
 80054ec:	46bd      	mov	sp, r7
 80054ee:	bd80      	pop	{r7, pc}
 80054f0:	e000ed04 	.word	0xe000ed04

080054f4 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80054f4:	b580      	push	{r7, lr}
 80054f6:	b08e      	sub	sp, #56	@ 0x38
 80054f8:	af00      	add	r7, sp, #0
 80054fa:	60f8      	str	r0, [r7, #12]
 80054fc:	60b9      	str	r1, [r7, #8]
 80054fe:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8005504:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005506:	2b00      	cmp	r3, #0
 8005508:	d10b      	bne.n	8005522 <xQueueReceiveFromISR+0x2e>
	__asm volatile
 800550a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800550e:	f383 8811 	msr	BASEPRI, r3
 8005512:	f3bf 8f6f 	isb	sy
 8005516:	f3bf 8f4f 	dsb	sy
 800551a:	623b      	str	r3, [r7, #32]
}
 800551c:	bf00      	nop
 800551e:	bf00      	nop
 8005520:	e7fd      	b.n	800551e <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005522:	68bb      	ldr	r3, [r7, #8]
 8005524:	2b00      	cmp	r3, #0
 8005526:	d103      	bne.n	8005530 <xQueueReceiveFromISR+0x3c>
 8005528:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800552a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800552c:	2b00      	cmp	r3, #0
 800552e:	d101      	bne.n	8005534 <xQueueReceiveFromISR+0x40>
 8005530:	2301      	movs	r3, #1
 8005532:	e000      	b.n	8005536 <xQueueReceiveFromISR+0x42>
 8005534:	2300      	movs	r3, #0
 8005536:	2b00      	cmp	r3, #0
 8005538:	d10b      	bne.n	8005552 <xQueueReceiveFromISR+0x5e>
	__asm volatile
 800553a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800553e:	f383 8811 	msr	BASEPRI, r3
 8005542:	f3bf 8f6f 	isb	sy
 8005546:	f3bf 8f4f 	dsb	sy
 800554a:	61fb      	str	r3, [r7, #28]
}
 800554c:	bf00      	nop
 800554e:	bf00      	nop
 8005550:	e7fd      	b.n	800554e <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005552:	f001 fa81 	bl	8006a58 <vPortValidateInterruptPriority>
	__asm volatile
 8005556:	f3ef 8211 	mrs	r2, BASEPRI
 800555a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800555e:	f383 8811 	msr	BASEPRI, r3
 8005562:	f3bf 8f6f 	isb	sy
 8005566:	f3bf 8f4f 	dsb	sy
 800556a:	61ba      	str	r2, [r7, #24]
 800556c:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800556e:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8005570:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005572:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005574:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005576:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005578:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800557a:	2b00      	cmp	r3, #0
 800557c:	d02f      	beq.n	80055de <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800557e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005580:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005584:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8005588:	68b9      	ldr	r1, [r7, #8]
 800558a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800558c:	f000 f89e 	bl	80056cc <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8005590:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005592:	1e5a      	subs	r2, r3, #1
 8005594:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005596:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8005598:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800559c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80055a0:	d112      	bne.n	80055c8 <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80055a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80055a4:	691b      	ldr	r3, [r3, #16]
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	d016      	beq.n	80055d8 <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80055aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80055ac:	3310      	adds	r3, #16
 80055ae:	4618      	mov	r0, r3
 80055b0:	f000 fd72 	bl	8006098 <xTaskRemoveFromEventList>
 80055b4:	4603      	mov	r3, r0
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	d00e      	beq.n	80055d8 <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	2b00      	cmp	r3, #0
 80055be:	d00b      	beq.n	80055d8 <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	2201      	movs	r2, #1
 80055c4:	601a      	str	r2, [r3, #0]
 80055c6:	e007      	b.n	80055d8 <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 80055c8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80055cc:	3301      	adds	r3, #1
 80055ce:	b2db      	uxtb	r3, r3
 80055d0:	b25a      	sxtb	r2, r3
 80055d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80055d4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 80055d8:	2301      	movs	r3, #1
 80055da:	637b      	str	r3, [r7, #52]	@ 0x34
 80055dc:	e001      	b.n	80055e2 <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 80055de:	2300      	movs	r3, #0
 80055e0:	637b      	str	r3, [r7, #52]	@ 0x34
 80055e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80055e4:	613b      	str	r3, [r7, #16]
	__asm volatile
 80055e6:	693b      	ldr	r3, [r7, #16]
 80055e8:	f383 8811 	msr	BASEPRI, r3
}
 80055ec:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80055ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 80055f0:	4618      	mov	r0, r3
 80055f2:	3738      	adds	r7, #56	@ 0x38
 80055f4:	46bd      	mov	sp, r7
 80055f6:	bd80      	pop	{r7, pc}

080055f8 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80055f8:	b580      	push	{r7, lr}
 80055fa:	b086      	sub	sp, #24
 80055fc:	af00      	add	r7, sp, #0
 80055fe:	60f8      	str	r0, [r7, #12]
 8005600:	60b9      	str	r1, [r7, #8]
 8005602:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8005604:	2300      	movs	r3, #0
 8005606:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800560c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005612:	2b00      	cmp	r3, #0
 8005614:	d10d      	bne.n	8005632 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	2b00      	cmp	r3, #0
 800561c:	d14d      	bne.n	80056ba <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	689b      	ldr	r3, [r3, #8]
 8005622:	4618      	mov	r0, r3
 8005624:	f000 ff1c 	bl	8006460 <xTaskPriorityDisinherit>
 8005628:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	2200      	movs	r2, #0
 800562e:	609a      	str	r2, [r3, #8]
 8005630:	e043      	b.n	80056ba <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	2b00      	cmp	r3, #0
 8005636:	d119      	bne.n	800566c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	6858      	ldr	r0, [r3, #4]
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005640:	461a      	mov	r2, r3
 8005642:	68b9      	ldr	r1, [r7, #8]
 8005644:	f001 ff3d 	bl	80074c2 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	685a      	ldr	r2, [r3, #4]
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005650:	441a      	add	r2, r3
 8005652:	68fb      	ldr	r3, [r7, #12]
 8005654:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005656:	68fb      	ldr	r3, [r7, #12]
 8005658:	685a      	ldr	r2, [r3, #4]
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	689b      	ldr	r3, [r3, #8]
 800565e:	429a      	cmp	r2, r3
 8005660:	d32b      	bcc.n	80056ba <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	681a      	ldr	r2, [r3, #0]
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	605a      	str	r2, [r3, #4]
 800566a:	e026      	b.n	80056ba <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	68d8      	ldr	r0, [r3, #12]
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005674:	461a      	mov	r2, r3
 8005676:	68b9      	ldr	r1, [r7, #8]
 8005678:	f001 ff23 	bl	80074c2 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	68da      	ldr	r2, [r3, #12]
 8005680:	68fb      	ldr	r3, [r7, #12]
 8005682:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005684:	425b      	negs	r3, r3
 8005686:	441a      	add	r2, r3
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	68da      	ldr	r2, [r3, #12]
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	429a      	cmp	r2, r3
 8005696:	d207      	bcs.n	80056a8 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	689a      	ldr	r2, [r3, #8]
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056a0:	425b      	negs	r3, r3
 80056a2:	441a      	add	r2, r3
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	2b02      	cmp	r3, #2
 80056ac:	d105      	bne.n	80056ba <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80056ae:	693b      	ldr	r3, [r7, #16]
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	d002      	beq.n	80056ba <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80056b4:	693b      	ldr	r3, [r7, #16]
 80056b6:	3b01      	subs	r3, #1
 80056b8:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80056ba:	693b      	ldr	r3, [r7, #16]
 80056bc:	1c5a      	adds	r2, r3, #1
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 80056c2:	697b      	ldr	r3, [r7, #20]
}
 80056c4:	4618      	mov	r0, r3
 80056c6:	3718      	adds	r7, #24
 80056c8:	46bd      	mov	sp, r7
 80056ca:	bd80      	pop	{r7, pc}

080056cc <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80056cc:	b580      	push	{r7, lr}
 80056ce:	b082      	sub	sp, #8
 80056d0:	af00      	add	r7, sp, #0
 80056d2:	6078      	str	r0, [r7, #4]
 80056d4:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056da:	2b00      	cmp	r3, #0
 80056dc:	d018      	beq.n	8005710 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	68da      	ldr	r2, [r3, #12]
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056e6:	441a      	add	r2, r3
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	68da      	ldr	r2, [r3, #12]
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	689b      	ldr	r3, [r3, #8]
 80056f4:	429a      	cmp	r2, r3
 80056f6:	d303      	bcc.n	8005700 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	681a      	ldr	r2, [r3, #0]
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	68d9      	ldr	r1, [r3, #12]
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005708:	461a      	mov	r2, r3
 800570a:	6838      	ldr	r0, [r7, #0]
 800570c:	f001 fed9 	bl	80074c2 <memcpy>
	}
}
 8005710:	bf00      	nop
 8005712:	3708      	adds	r7, #8
 8005714:	46bd      	mov	sp, r7
 8005716:	bd80      	pop	{r7, pc}

08005718 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8005718:	b580      	push	{r7, lr}
 800571a:	b084      	sub	sp, #16
 800571c:	af00      	add	r7, sp, #0
 800571e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8005720:	f001 f8ba 	bl	8006898 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800572a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800572c:	e011      	b.n	8005752 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005732:	2b00      	cmp	r3, #0
 8005734:	d012      	beq.n	800575c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	3324      	adds	r3, #36	@ 0x24
 800573a:	4618      	mov	r0, r3
 800573c:	f000 fcac 	bl	8006098 <xTaskRemoveFromEventList>
 8005740:	4603      	mov	r3, r0
 8005742:	2b00      	cmp	r3, #0
 8005744:	d001      	beq.n	800574a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8005746:	f000 fd85 	bl	8006254 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800574a:	7bfb      	ldrb	r3, [r7, #15]
 800574c:	3b01      	subs	r3, #1
 800574e:	b2db      	uxtb	r3, r3
 8005750:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005752:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005756:	2b00      	cmp	r3, #0
 8005758:	dce9      	bgt.n	800572e <prvUnlockQueue+0x16>
 800575a:	e000      	b.n	800575e <prvUnlockQueue+0x46>
					break;
 800575c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	22ff      	movs	r2, #255	@ 0xff
 8005762:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8005766:	f001 f8c9 	bl	80068fc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800576a:	f001 f895 	bl	8006898 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005774:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005776:	e011      	b.n	800579c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	691b      	ldr	r3, [r3, #16]
 800577c:	2b00      	cmp	r3, #0
 800577e:	d012      	beq.n	80057a6 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	3310      	adds	r3, #16
 8005784:	4618      	mov	r0, r3
 8005786:	f000 fc87 	bl	8006098 <xTaskRemoveFromEventList>
 800578a:	4603      	mov	r3, r0
 800578c:	2b00      	cmp	r3, #0
 800578e:	d001      	beq.n	8005794 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8005790:	f000 fd60 	bl	8006254 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8005794:	7bbb      	ldrb	r3, [r7, #14]
 8005796:	3b01      	subs	r3, #1
 8005798:	b2db      	uxtb	r3, r3
 800579a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800579c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80057a0:	2b00      	cmp	r3, #0
 80057a2:	dce9      	bgt.n	8005778 <prvUnlockQueue+0x60>
 80057a4:	e000      	b.n	80057a8 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80057a6:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	22ff      	movs	r2, #255	@ 0xff
 80057ac:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 80057b0:	f001 f8a4 	bl	80068fc <vPortExitCritical>
}
 80057b4:	bf00      	nop
 80057b6:	3710      	adds	r7, #16
 80057b8:	46bd      	mov	sp, r7
 80057ba:	bd80      	pop	{r7, pc}

080057bc <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80057bc:	b580      	push	{r7, lr}
 80057be:	b084      	sub	sp, #16
 80057c0:	af00      	add	r7, sp, #0
 80057c2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80057c4:	f001 f868 	bl	8006898 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80057cc:	2b00      	cmp	r3, #0
 80057ce:	d102      	bne.n	80057d6 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80057d0:	2301      	movs	r3, #1
 80057d2:	60fb      	str	r3, [r7, #12]
 80057d4:	e001      	b.n	80057da <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80057d6:	2300      	movs	r3, #0
 80057d8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80057da:	f001 f88f 	bl	80068fc <vPortExitCritical>

	return xReturn;
 80057de:	68fb      	ldr	r3, [r7, #12]
}
 80057e0:	4618      	mov	r0, r3
 80057e2:	3710      	adds	r7, #16
 80057e4:	46bd      	mov	sp, r7
 80057e6:	bd80      	pop	{r7, pc}

080057e8 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80057e8:	b580      	push	{r7, lr}
 80057ea:	b084      	sub	sp, #16
 80057ec:	af00      	add	r7, sp, #0
 80057ee:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80057f0:	f001 f852 	bl	8006898 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80057fc:	429a      	cmp	r2, r3
 80057fe:	d102      	bne.n	8005806 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8005800:	2301      	movs	r3, #1
 8005802:	60fb      	str	r3, [r7, #12]
 8005804:	e001      	b.n	800580a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8005806:	2300      	movs	r3, #0
 8005808:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800580a:	f001 f877 	bl	80068fc <vPortExitCritical>

	return xReturn;
 800580e:	68fb      	ldr	r3, [r7, #12]
}
 8005810:	4618      	mov	r0, r3
 8005812:	3710      	adds	r7, #16
 8005814:	46bd      	mov	sp, r7
 8005816:	bd80      	pop	{r7, pc}

08005818 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8005818:	b580      	push	{r7, lr}
 800581a:	b08e      	sub	sp, #56	@ 0x38
 800581c:	af04      	add	r7, sp, #16
 800581e:	60f8      	str	r0, [r7, #12]
 8005820:	60b9      	str	r1, [r7, #8]
 8005822:	607a      	str	r2, [r7, #4]
 8005824:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8005826:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005828:	2b00      	cmp	r3, #0
 800582a:	d10b      	bne.n	8005844 <xTaskCreateStatic+0x2c>
	__asm volatile
 800582c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005830:	f383 8811 	msr	BASEPRI, r3
 8005834:	f3bf 8f6f 	isb	sy
 8005838:	f3bf 8f4f 	dsb	sy
 800583c:	623b      	str	r3, [r7, #32]
}
 800583e:	bf00      	nop
 8005840:	bf00      	nop
 8005842:	e7fd      	b.n	8005840 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8005844:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005846:	2b00      	cmp	r3, #0
 8005848:	d10b      	bne.n	8005862 <xTaskCreateStatic+0x4a>
	__asm volatile
 800584a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800584e:	f383 8811 	msr	BASEPRI, r3
 8005852:	f3bf 8f6f 	isb	sy
 8005856:	f3bf 8f4f 	dsb	sy
 800585a:	61fb      	str	r3, [r7, #28]
}
 800585c:	bf00      	nop
 800585e:	bf00      	nop
 8005860:	e7fd      	b.n	800585e <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8005862:	23a0      	movs	r3, #160	@ 0xa0
 8005864:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8005866:	693b      	ldr	r3, [r7, #16]
 8005868:	2ba0      	cmp	r3, #160	@ 0xa0
 800586a:	d00b      	beq.n	8005884 <xTaskCreateStatic+0x6c>
	__asm volatile
 800586c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005870:	f383 8811 	msr	BASEPRI, r3
 8005874:	f3bf 8f6f 	isb	sy
 8005878:	f3bf 8f4f 	dsb	sy
 800587c:	61bb      	str	r3, [r7, #24]
}
 800587e:	bf00      	nop
 8005880:	bf00      	nop
 8005882:	e7fd      	b.n	8005880 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8005884:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8005886:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005888:	2b00      	cmp	r3, #0
 800588a:	d01e      	beq.n	80058ca <xTaskCreateStatic+0xb2>
 800588c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800588e:	2b00      	cmp	r3, #0
 8005890:	d01b      	beq.n	80058ca <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005892:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005894:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8005896:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005898:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800589a:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800589c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800589e:	2202      	movs	r2, #2
 80058a0:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80058a4:	2300      	movs	r3, #0
 80058a6:	9303      	str	r3, [sp, #12]
 80058a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058aa:	9302      	str	r3, [sp, #8]
 80058ac:	f107 0314 	add.w	r3, r7, #20
 80058b0:	9301      	str	r3, [sp, #4]
 80058b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058b4:	9300      	str	r3, [sp, #0]
 80058b6:	683b      	ldr	r3, [r7, #0]
 80058b8:	687a      	ldr	r2, [r7, #4]
 80058ba:	68b9      	ldr	r1, [r7, #8]
 80058bc:	68f8      	ldr	r0, [r7, #12]
 80058be:	f000 f851 	bl	8005964 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80058c2:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80058c4:	f000 f8ee 	bl	8005aa4 <prvAddNewTaskToReadyList>
 80058c8:	e001      	b.n	80058ce <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 80058ca:	2300      	movs	r3, #0
 80058cc:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80058ce:	697b      	ldr	r3, [r7, #20]
	}
 80058d0:	4618      	mov	r0, r3
 80058d2:	3728      	adds	r7, #40	@ 0x28
 80058d4:	46bd      	mov	sp, r7
 80058d6:	bd80      	pop	{r7, pc}

080058d8 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80058d8:	b580      	push	{r7, lr}
 80058da:	b08c      	sub	sp, #48	@ 0x30
 80058dc:	af04      	add	r7, sp, #16
 80058de:	60f8      	str	r0, [r7, #12]
 80058e0:	60b9      	str	r1, [r7, #8]
 80058e2:	603b      	str	r3, [r7, #0]
 80058e4:	4613      	mov	r3, r2
 80058e6:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80058e8:	88fb      	ldrh	r3, [r7, #6]
 80058ea:	009b      	lsls	r3, r3, #2
 80058ec:	4618      	mov	r0, r3
 80058ee:	f001 f8f5 	bl	8006adc <pvPortMalloc>
 80058f2:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80058f4:	697b      	ldr	r3, [r7, #20]
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	d00e      	beq.n	8005918 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80058fa:	20a0      	movs	r0, #160	@ 0xa0
 80058fc:	f001 f8ee 	bl	8006adc <pvPortMalloc>
 8005900:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8005902:	69fb      	ldr	r3, [r7, #28]
 8005904:	2b00      	cmp	r3, #0
 8005906:	d003      	beq.n	8005910 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8005908:	69fb      	ldr	r3, [r7, #28]
 800590a:	697a      	ldr	r2, [r7, #20]
 800590c:	631a      	str	r2, [r3, #48]	@ 0x30
 800590e:	e005      	b.n	800591c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8005910:	6978      	ldr	r0, [r7, #20]
 8005912:	f001 f9b1 	bl	8006c78 <vPortFree>
 8005916:	e001      	b.n	800591c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8005918:	2300      	movs	r3, #0
 800591a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800591c:	69fb      	ldr	r3, [r7, #28]
 800591e:	2b00      	cmp	r3, #0
 8005920:	d017      	beq.n	8005952 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8005922:	69fb      	ldr	r3, [r7, #28]
 8005924:	2200      	movs	r2, #0
 8005926:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800592a:	88fa      	ldrh	r2, [r7, #6]
 800592c:	2300      	movs	r3, #0
 800592e:	9303      	str	r3, [sp, #12]
 8005930:	69fb      	ldr	r3, [r7, #28]
 8005932:	9302      	str	r3, [sp, #8]
 8005934:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005936:	9301      	str	r3, [sp, #4]
 8005938:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800593a:	9300      	str	r3, [sp, #0]
 800593c:	683b      	ldr	r3, [r7, #0]
 800593e:	68b9      	ldr	r1, [r7, #8]
 8005940:	68f8      	ldr	r0, [r7, #12]
 8005942:	f000 f80f 	bl	8005964 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005946:	69f8      	ldr	r0, [r7, #28]
 8005948:	f000 f8ac 	bl	8005aa4 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800594c:	2301      	movs	r3, #1
 800594e:	61bb      	str	r3, [r7, #24]
 8005950:	e002      	b.n	8005958 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8005952:	f04f 33ff 	mov.w	r3, #4294967295
 8005956:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8005958:	69bb      	ldr	r3, [r7, #24]
	}
 800595a:	4618      	mov	r0, r3
 800595c:	3720      	adds	r7, #32
 800595e:	46bd      	mov	sp, r7
 8005960:	bd80      	pop	{r7, pc}
	...

08005964 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8005964:	b580      	push	{r7, lr}
 8005966:	b088      	sub	sp, #32
 8005968:	af00      	add	r7, sp, #0
 800596a:	60f8      	str	r0, [r7, #12]
 800596c:	60b9      	str	r1, [r7, #8]
 800596e:	607a      	str	r2, [r7, #4]
 8005970:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8005972:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005974:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800597c:	3b01      	subs	r3, #1
 800597e:	009b      	lsls	r3, r3, #2
 8005980:	4413      	add	r3, r2
 8005982:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8005984:	69bb      	ldr	r3, [r7, #24]
 8005986:	f023 0307 	bic.w	r3, r3, #7
 800598a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800598c:	69bb      	ldr	r3, [r7, #24]
 800598e:	f003 0307 	and.w	r3, r3, #7
 8005992:	2b00      	cmp	r3, #0
 8005994:	d00b      	beq.n	80059ae <prvInitialiseNewTask+0x4a>
	__asm volatile
 8005996:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800599a:	f383 8811 	msr	BASEPRI, r3
 800599e:	f3bf 8f6f 	isb	sy
 80059a2:	f3bf 8f4f 	dsb	sy
 80059a6:	617b      	str	r3, [r7, #20]
}
 80059a8:	bf00      	nop
 80059aa:	bf00      	nop
 80059ac:	e7fd      	b.n	80059aa <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80059ae:	68bb      	ldr	r3, [r7, #8]
 80059b0:	2b00      	cmp	r3, #0
 80059b2:	d01f      	beq.n	80059f4 <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80059b4:	2300      	movs	r3, #0
 80059b6:	61fb      	str	r3, [r7, #28]
 80059b8:	e012      	b.n	80059e0 <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80059ba:	68ba      	ldr	r2, [r7, #8]
 80059bc:	69fb      	ldr	r3, [r7, #28]
 80059be:	4413      	add	r3, r2
 80059c0:	7819      	ldrb	r1, [r3, #0]
 80059c2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80059c4:	69fb      	ldr	r3, [r7, #28]
 80059c6:	4413      	add	r3, r2
 80059c8:	3334      	adds	r3, #52	@ 0x34
 80059ca:	460a      	mov	r2, r1
 80059cc:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80059ce:	68ba      	ldr	r2, [r7, #8]
 80059d0:	69fb      	ldr	r3, [r7, #28]
 80059d2:	4413      	add	r3, r2
 80059d4:	781b      	ldrb	r3, [r3, #0]
 80059d6:	2b00      	cmp	r3, #0
 80059d8:	d006      	beq.n	80059e8 <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80059da:	69fb      	ldr	r3, [r7, #28]
 80059dc:	3301      	adds	r3, #1
 80059de:	61fb      	str	r3, [r7, #28]
 80059e0:	69fb      	ldr	r3, [r7, #28]
 80059e2:	2b0f      	cmp	r3, #15
 80059e4:	d9e9      	bls.n	80059ba <prvInitialiseNewTask+0x56>
 80059e6:	e000      	b.n	80059ea <prvInitialiseNewTask+0x86>
			{
				break;
 80059e8:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80059ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059ec:	2200      	movs	r2, #0
 80059ee:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80059f2:	e003      	b.n	80059fc <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80059f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059f6:	2200      	movs	r2, #0
 80059f8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80059fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80059fe:	2b06      	cmp	r3, #6
 8005a00:	d901      	bls.n	8005a06 <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8005a02:	2306      	movs	r3, #6
 8005a04:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8005a06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a08:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005a0a:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8005a0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a0e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005a10:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8005a12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a14:	2200      	movs	r2, #0
 8005a16:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8005a18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a1a:	3304      	adds	r3, #4
 8005a1c:	4618      	mov	r0, r3
 8005a1e:	f7ff f911 	bl	8004c44 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8005a22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a24:	3318      	adds	r3, #24
 8005a26:	4618      	mov	r0, r3
 8005a28:	f7ff f90c 	bl	8004c44 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8005a2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a2e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005a30:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005a32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a34:	f1c3 0207 	rsb	r2, r3, #7
 8005a38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a3a:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8005a3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a3e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005a40:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8005a42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a44:	2200      	movs	r2, #0
 8005a46:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8005a4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a4c:	2200      	movs	r2, #0
 8005a4e:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8005a52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a54:	334c      	adds	r3, #76	@ 0x4c
 8005a56:	224c      	movs	r2, #76	@ 0x4c
 8005a58:	2100      	movs	r1, #0
 8005a5a:	4618      	mov	r0, r3
 8005a5c:	f001 fc58 	bl	8007310 <memset>
 8005a60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a62:	4a0d      	ldr	r2, [pc, #52]	@ (8005a98 <prvInitialiseNewTask+0x134>)
 8005a64:	651a      	str	r2, [r3, #80]	@ 0x50
 8005a66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a68:	4a0c      	ldr	r2, [pc, #48]	@ (8005a9c <prvInitialiseNewTask+0x138>)
 8005a6a:	655a      	str	r2, [r3, #84]	@ 0x54
 8005a6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a6e:	4a0c      	ldr	r2, [pc, #48]	@ (8005aa0 <prvInitialiseNewTask+0x13c>)
 8005a70:	659a      	str	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8005a72:	683a      	ldr	r2, [r7, #0]
 8005a74:	68f9      	ldr	r1, [r7, #12]
 8005a76:	69b8      	ldr	r0, [r7, #24]
 8005a78:	f000 fde0 	bl	800663c <pxPortInitialiseStack>
 8005a7c:	4602      	mov	r2, r0
 8005a7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a80:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8005a82:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005a84:	2b00      	cmp	r3, #0
 8005a86:	d002      	beq.n	8005a8e <prvInitialiseNewTask+0x12a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8005a88:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005a8a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005a8c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005a8e:	bf00      	nop
 8005a90:	3720      	adds	r7, #32
 8005a92:	46bd      	mov	sp, r7
 8005a94:	bd80      	pop	{r7, pc}
 8005a96:	bf00      	nop
 8005a98:	2000420c 	.word	0x2000420c
 8005a9c:	20004274 	.word	0x20004274
 8005aa0:	200042dc 	.word	0x200042dc

08005aa4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8005aa4:	b580      	push	{r7, lr}
 8005aa6:	b082      	sub	sp, #8
 8005aa8:	af00      	add	r7, sp, #0
 8005aaa:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8005aac:	f000 fef4 	bl	8006898 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8005ab0:	4b2a      	ldr	r3, [pc, #168]	@ (8005b5c <prvAddNewTaskToReadyList+0xb8>)
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	3301      	adds	r3, #1
 8005ab6:	4a29      	ldr	r2, [pc, #164]	@ (8005b5c <prvAddNewTaskToReadyList+0xb8>)
 8005ab8:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8005aba:	4b29      	ldr	r3, [pc, #164]	@ (8005b60 <prvAddNewTaskToReadyList+0xbc>)
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	2b00      	cmp	r3, #0
 8005ac0:	d109      	bne.n	8005ad6 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8005ac2:	4a27      	ldr	r2, [pc, #156]	@ (8005b60 <prvAddNewTaskToReadyList+0xbc>)
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8005ac8:	4b24      	ldr	r3, [pc, #144]	@ (8005b5c <prvAddNewTaskToReadyList+0xb8>)
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	2b01      	cmp	r3, #1
 8005ace:	d110      	bne.n	8005af2 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8005ad0:	f000 fbe4 	bl	800629c <prvInitialiseTaskLists>
 8005ad4:	e00d      	b.n	8005af2 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8005ad6:	4b23      	ldr	r3, [pc, #140]	@ (8005b64 <prvAddNewTaskToReadyList+0xc0>)
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	2b00      	cmp	r3, #0
 8005adc:	d109      	bne.n	8005af2 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8005ade:	4b20      	ldr	r3, [pc, #128]	@ (8005b60 <prvAddNewTaskToReadyList+0xbc>)
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ae8:	429a      	cmp	r2, r3
 8005aea:	d802      	bhi.n	8005af2 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8005aec:	4a1c      	ldr	r2, [pc, #112]	@ (8005b60 <prvAddNewTaskToReadyList+0xbc>)
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8005af2:	4b1d      	ldr	r3, [pc, #116]	@ (8005b68 <prvAddNewTaskToReadyList+0xc4>)
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	3301      	adds	r3, #1
 8005af8:	4a1b      	ldr	r2, [pc, #108]	@ (8005b68 <prvAddNewTaskToReadyList+0xc4>)
 8005afa:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b00:	2201      	movs	r2, #1
 8005b02:	409a      	lsls	r2, r3
 8005b04:	4b19      	ldr	r3, [pc, #100]	@ (8005b6c <prvAddNewTaskToReadyList+0xc8>)
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	4313      	orrs	r3, r2
 8005b0a:	4a18      	ldr	r2, [pc, #96]	@ (8005b6c <prvAddNewTaskToReadyList+0xc8>)
 8005b0c:	6013      	str	r3, [r2, #0]
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005b12:	4613      	mov	r3, r2
 8005b14:	009b      	lsls	r3, r3, #2
 8005b16:	4413      	add	r3, r2
 8005b18:	009b      	lsls	r3, r3, #2
 8005b1a:	4a15      	ldr	r2, [pc, #84]	@ (8005b70 <prvAddNewTaskToReadyList+0xcc>)
 8005b1c:	441a      	add	r2, r3
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	3304      	adds	r3, #4
 8005b22:	4619      	mov	r1, r3
 8005b24:	4610      	mov	r0, r2
 8005b26:	f7ff f89a 	bl	8004c5e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8005b2a:	f000 fee7 	bl	80068fc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8005b2e:	4b0d      	ldr	r3, [pc, #52]	@ (8005b64 <prvAddNewTaskToReadyList+0xc0>)
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	2b00      	cmp	r3, #0
 8005b34:	d00e      	beq.n	8005b54 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8005b36:	4b0a      	ldr	r3, [pc, #40]	@ (8005b60 <prvAddNewTaskToReadyList+0xbc>)
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b40:	429a      	cmp	r2, r3
 8005b42:	d207      	bcs.n	8005b54 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8005b44:	4b0b      	ldr	r3, [pc, #44]	@ (8005b74 <prvAddNewTaskToReadyList+0xd0>)
 8005b46:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005b4a:	601a      	str	r2, [r3, #0]
 8005b4c:	f3bf 8f4f 	dsb	sy
 8005b50:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005b54:	bf00      	nop
 8005b56:	3708      	adds	r7, #8
 8005b58:	46bd      	mov	sp, r7
 8005b5a:	bd80      	pop	{r7, pc}
 8005b5c:	200005b8 	.word	0x200005b8
 8005b60:	200004b8 	.word	0x200004b8
 8005b64:	200005c4 	.word	0x200005c4
 8005b68:	200005d4 	.word	0x200005d4
 8005b6c:	200005c0 	.word	0x200005c0
 8005b70:	200004bc 	.word	0x200004bc
 8005b74:	e000ed04 	.word	0xe000ed04

08005b78 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8005b78:	b580      	push	{r7, lr}
 8005b7a:	b084      	sub	sp, #16
 8005b7c:	af00      	add	r7, sp, #0
 8005b7e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8005b80:	2300      	movs	r3, #0
 8005b82:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	2b00      	cmp	r3, #0
 8005b88:	d018      	beq.n	8005bbc <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8005b8a:	4b14      	ldr	r3, [pc, #80]	@ (8005bdc <vTaskDelay+0x64>)
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d00b      	beq.n	8005baa <vTaskDelay+0x32>
	__asm volatile
 8005b92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b96:	f383 8811 	msr	BASEPRI, r3
 8005b9a:	f3bf 8f6f 	isb	sy
 8005b9e:	f3bf 8f4f 	dsb	sy
 8005ba2:	60bb      	str	r3, [r7, #8]
}
 8005ba4:	bf00      	nop
 8005ba6:	bf00      	nop
 8005ba8:	e7fd      	b.n	8005ba6 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8005baa:	f000 f885 	bl	8005cb8 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8005bae:	2100      	movs	r1, #0
 8005bb0:	6878      	ldr	r0, [r7, #4]
 8005bb2:	f000 fcdd 	bl	8006570 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8005bb6:	f000 f88d 	bl	8005cd4 <xTaskResumeAll>
 8005bba:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	2b00      	cmp	r3, #0
 8005bc0:	d107      	bne.n	8005bd2 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8005bc2:	4b07      	ldr	r3, [pc, #28]	@ (8005be0 <vTaskDelay+0x68>)
 8005bc4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005bc8:	601a      	str	r2, [r3, #0]
 8005bca:	f3bf 8f4f 	dsb	sy
 8005bce:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8005bd2:	bf00      	nop
 8005bd4:	3710      	adds	r7, #16
 8005bd6:	46bd      	mov	sp, r7
 8005bd8:	bd80      	pop	{r7, pc}
 8005bda:	bf00      	nop
 8005bdc:	200005e0 	.word	0x200005e0
 8005be0:	e000ed04 	.word	0xe000ed04

08005be4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8005be4:	b580      	push	{r7, lr}
 8005be6:	b08a      	sub	sp, #40	@ 0x28
 8005be8:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8005bea:	2300      	movs	r3, #0
 8005bec:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8005bee:	2300      	movs	r3, #0
 8005bf0:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8005bf2:	463a      	mov	r2, r7
 8005bf4:	1d39      	adds	r1, r7, #4
 8005bf6:	f107 0308 	add.w	r3, r7, #8
 8005bfa:	4618      	mov	r0, r3
 8005bfc:	f7fa fcd6 	bl	80005ac <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8005c00:	6839      	ldr	r1, [r7, #0]
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	68ba      	ldr	r2, [r7, #8]
 8005c06:	9202      	str	r2, [sp, #8]
 8005c08:	9301      	str	r3, [sp, #4]
 8005c0a:	2300      	movs	r3, #0
 8005c0c:	9300      	str	r3, [sp, #0]
 8005c0e:	2300      	movs	r3, #0
 8005c10:	460a      	mov	r2, r1
 8005c12:	4921      	ldr	r1, [pc, #132]	@ (8005c98 <vTaskStartScheduler+0xb4>)
 8005c14:	4821      	ldr	r0, [pc, #132]	@ (8005c9c <vTaskStartScheduler+0xb8>)
 8005c16:	f7ff fdff 	bl	8005818 <xTaskCreateStatic>
 8005c1a:	4603      	mov	r3, r0
 8005c1c:	4a20      	ldr	r2, [pc, #128]	@ (8005ca0 <vTaskStartScheduler+0xbc>)
 8005c1e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8005c20:	4b1f      	ldr	r3, [pc, #124]	@ (8005ca0 <vTaskStartScheduler+0xbc>)
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	2b00      	cmp	r3, #0
 8005c26:	d002      	beq.n	8005c2e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8005c28:	2301      	movs	r3, #1
 8005c2a:	617b      	str	r3, [r7, #20]
 8005c2c:	e001      	b.n	8005c32 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8005c2e:	2300      	movs	r3, #0
 8005c30:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8005c32:	697b      	ldr	r3, [r7, #20]
 8005c34:	2b01      	cmp	r3, #1
 8005c36:	d11b      	bne.n	8005c70 <vTaskStartScheduler+0x8c>
	__asm volatile
 8005c38:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c3c:	f383 8811 	msr	BASEPRI, r3
 8005c40:	f3bf 8f6f 	isb	sy
 8005c44:	f3bf 8f4f 	dsb	sy
 8005c48:	613b      	str	r3, [r7, #16]
}
 8005c4a:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8005c4c:	4b15      	ldr	r3, [pc, #84]	@ (8005ca4 <vTaskStartScheduler+0xc0>)
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	334c      	adds	r3, #76	@ 0x4c
 8005c52:	4a15      	ldr	r2, [pc, #84]	@ (8005ca8 <vTaskStartScheduler+0xc4>)
 8005c54:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8005c56:	4b15      	ldr	r3, [pc, #84]	@ (8005cac <vTaskStartScheduler+0xc8>)
 8005c58:	f04f 32ff 	mov.w	r2, #4294967295
 8005c5c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8005c5e:	4b14      	ldr	r3, [pc, #80]	@ (8005cb0 <vTaskStartScheduler+0xcc>)
 8005c60:	2201      	movs	r2, #1
 8005c62:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8005c64:	4b13      	ldr	r3, [pc, #76]	@ (8005cb4 <vTaskStartScheduler+0xd0>)
 8005c66:	2200      	movs	r2, #0
 8005c68:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8005c6a:	f000 fd71 	bl	8006750 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8005c6e:	e00f      	b.n	8005c90 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8005c70:	697b      	ldr	r3, [r7, #20]
 8005c72:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c76:	d10b      	bne.n	8005c90 <vTaskStartScheduler+0xac>
	__asm volatile
 8005c78:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c7c:	f383 8811 	msr	BASEPRI, r3
 8005c80:	f3bf 8f6f 	isb	sy
 8005c84:	f3bf 8f4f 	dsb	sy
 8005c88:	60fb      	str	r3, [r7, #12]
}
 8005c8a:	bf00      	nop
 8005c8c:	bf00      	nop
 8005c8e:	e7fd      	b.n	8005c8c <vTaskStartScheduler+0xa8>
}
 8005c90:	bf00      	nop
 8005c92:	3718      	adds	r7, #24
 8005c94:	46bd      	mov	sp, r7
 8005c96:	bd80      	pop	{r7, pc}
 8005c98:	08008604 	.word	0x08008604
 8005c9c:	0800626d 	.word	0x0800626d
 8005ca0:	200005dc 	.word	0x200005dc
 8005ca4:	200004b8 	.word	0x200004b8
 8005ca8:	20000020 	.word	0x20000020
 8005cac:	200005d8 	.word	0x200005d8
 8005cb0:	200005c4 	.word	0x200005c4
 8005cb4:	200005bc 	.word	0x200005bc

08005cb8 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8005cb8:	b480      	push	{r7}
 8005cba:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8005cbc:	4b04      	ldr	r3, [pc, #16]	@ (8005cd0 <vTaskSuspendAll+0x18>)
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	3301      	adds	r3, #1
 8005cc2:	4a03      	ldr	r2, [pc, #12]	@ (8005cd0 <vTaskSuspendAll+0x18>)
 8005cc4:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8005cc6:	bf00      	nop
 8005cc8:	46bd      	mov	sp, r7
 8005cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cce:	4770      	bx	lr
 8005cd0:	200005e0 	.word	0x200005e0

08005cd4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8005cd4:	b580      	push	{r7, lr}
 8005cd6:	b084      	sub	sp, #16
 8005cd8:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8005cda:	2300      	movs	r3, #0
 8005cdc:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8005cde:	2300      	movs	r3, #0
 8005ce0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8005ce2:	4b42      	ldr	r3, [pc, #264]	@ (8005dec <xTaskResumeAll+0x118>)
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	2b00      	cmp	r3, #0
 8005ce8:	d10b      	bne.n	8005d02 <xTaskResumeAll+0x2e>
	__asm volatile
 8005cea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005cee:	f383 8811 	msr	BASEPRI, r3
 8005cf2:	f3bf 8f6f 	isb	sy
 8005cf6:	f3bf 8f4f 	dsb	sy
 8005cfa:	603b      	str	r3, [r7, #0]
}
 8005cfc:	bf00      	nop
 8005cfe:	bf00      	nop
 8005d00:	e7fd      	b.n	8005cfe <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8005d02:	f000 fdc9 	bl	8006898 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8005d06:	4b39      	ldr	r3, [pc, #228]	@ (8005dec <xTaskResumeAll+0x118>)
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	3b01      	subs	r3, #1
 8005d0c:	4a37      	ldr	r2, [pc, #220]	@ (8005dec <xTaskResumeAll+0x118>)
 8005d0e:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005d10:	4b36      	ldr	r3, [pc, #216]	@ (8005dec <xTaskResumeAll+0x118>)
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	2b00      	cmp	r3, #0
 8005d16:	d161      	bne.n	8005ddc <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8005d18:	4b35      	ldr	r3, [pc, #212]	@ (8005df0 <xTaskResumeAll+0x11c>)
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	2b00      	cmp	r3, #0
 8005d1e:	d05d      	beq.n	8005ddc <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005d20:	e02e      	b.n	8005d80 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005d22:	4b34      	ldr	r3, [pc, #208]	@ (8005df4 <xTaskResumeAll+0x120>)
 8005d24:	68db      	ldr	r3, [r3, #12]
 8005d26:	68db      	ldr	r3, [r3, #12]
 8005d28:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005d2a:	68fb      	ldr	r3, [r7, #12]
 8005d2c:	3318      	adds	r3, #24
 8005d2e:	4618      	mov	r0, r3
 8005d30:	f7fe fff2 	bl	8004d18 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005d34:	68fb      	ldr	r3, [r7, #12]
 8005d36:	3304      	adds	r3, #4
 8005d38:	4618      	mov	r0, r3
 8005d3a:	f7fe ffed 	bl	8004d18 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8005d3e:	68fb      	ldr	r3, [r7, #12]
 8005d40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d42:	2201      	movs	r2, #1
 8005d44:	409a      	lsls	r2, r3
 8005d46:	4b2c      	ldr	r3, [pc, #176]	@ (8005df8 <xTaskResumeAll+0x124>)
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	4313      	orrs	r3, r2
 8005d4c:	4a2a      	ldr	r2, [pc, #168]	@ (8005df8 <xTaskResumeAll+0x124>)
 8005d4e:	6013      	str	r3, [r2, #0]
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005d54:	4613      	mov	r3, r2
 8005d56:	009b      	lsls	r3, r3, #2
 8005d58:	4413      	add	r3, r2
 8005d5a:	009b      	lsls	r3, r3, #2
 8005d5c:	4a27      	ldr	r2, [pc, #156]	@ (8005dfc <xTaskResumeAll+0x128>)
 8005d5e:	441a      	add	r2, r3
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	3304      	adds	r3, #4
 8005d64:	4619      	mov	r1, r3
 8005d66:	4610      	mov	r0, r2
 8005d68:	f7fe ff79 	bl	8004c5e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005d6c:	68fb      	ldr	r3, [r7, #12]
 8005d6e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005d70:	4b23      	ldr	r3, [pc, #140]	@ (8005e00 <xTaskResumeAll+0x12c>)
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d76:	429a      	cmp	r2, r3
 8005d78:	d302      	bcc.n	8005d80 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8005d7a:	4b22      	ldr	r3, [pc, #136]	@ (8005e04 <xTaskResumeAll+0x130>)
 8005d7c:	2201      	movs	r2, #1
 8005d7e:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005d80:	4b1c      	ldr	r3, [pc, #112]	@ (8005df4 <xTaskResumeAll+0x120>)
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	2b00      	cmp	r3, #0
 8005d86:	d1cc      	bne.n	8005d22 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8005d88:	68fb      	ldr	r3, [r7, #12]
 8005d8a:	2b00      	cmp	r3, #0
 8005d8c:	d001      	beq.n	8005d92 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8005d8e:	f000 fb29 	bl	80063e4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8005d92:	4b1d      	ldr	r3, [pc, #116]	@ (8005e08 <xTaskResumeAll+0x134>)
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	2b00      	cmp	r3, #0
 8005d9c:	d010      	beq.n	8005dc0 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8005d9e:	f000 f837 	bl	8005e10 <xTaskIncrementTick>
 8005da2:	4603      	mov	r3, r0
 8005da4:	2b00      	cmp	r3, #0
 8005da6:	d002      	beq.n	8005dae <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8005da8:	4b16      	ldr	r3, [pc, #88]	@ (8005e04 <xTaskResumeAll+0x130>)
 8005daa:	2201      	movs	r2, #1
 8005dac:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	3b01      	subs	r3, #1
 8005db2:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	2b00      	cmp	r3, #0
 8005db8:	d1f1      	bne.n	8005d9e <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8005dba:	4b13      	ldr	r3, [pc, #76]	@ (8005e08 <xTaskResumeAll+0x134>)
 8005dbc:	2200      	movs	r2, #0
 8005dbe:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8005dc0:	4b10      	ldr	r3, [pc, #64]	@ (8005e04 <xTaskResumeAll+0x130>)
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	2b00      	cmp	r3, #0
 8005dc6:	d009      	beq.n	8005ddc <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8005dc8:	2301      	movs	r3, #1
 8005dca:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8005dcc:	4b0f      	ldr	r3, [pc, #60]	@ (8005e0c <xTaskResumeAll+0x138>)
 8005dce:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005dd2:	601a      	str	r2, [r3, #0]
 8005dd4:	f3bf 8f4f 	dsb	sy
 8005dd8:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005ddc:	f000 fd8e 	bl	80068fc <vPortExitCritical>

	return xAlreadyYielded;
 8005de0:	68bb      	ldr	r3, [r7, #8]
}
 8005de2:	4618      	mov	r0, r3
 8005de4:	3710      	adds	r7, #16
 8005de6:	46bd      	mov	sp, r7
 8005de8:	bd80      	pop	{r7, pc}
 8005dea:	bf00      	nop
 8005dec:	200005e0 	.word	0x200005e0
 8005df0:	200005b8 	.word	0x200005b8
 8005df4:	20000578 	.word	0x20000578
 8005df8:	200005c0 	.word	0x200005c0
 8005dfc:	200004bc 	.word	0x200004bc
 8005e00:	200004b8 	.word	0x200004b8
 8005e04:	200005cc 	.word	0x200005cc
 8005e08:	200005c8 	.word	0x200005c8
 8005e0c:	e000ed04 	.word	0xe000ed04

08005e10 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8005e10:	b580      	push	{r7, lr}
 8005e12:	b086      	sub	sp, #24
 8005e14:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8005e16:	2300      	movs	r3, #0
 8005e18:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005e1a:	4b4f      	ldr	r3, [pc, #316]	@ (8005f58 <xTaskIncrementTick+0x148>)
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	2b00      	cmp	r3, #0
 8005e20:	f040 808f 	bne.w	8005f42 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8005e24:	4b4d      	ldr	r3, [pc, #308]	@ (8005f5c <xTaskIncrementTick+0x14c>)
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	3301      	adds	r3, #1
 8005e2a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8005e2c:	4a4b      	ldr	r2, [pc, #300]	@ (8005f5c <xTaskIncrementTick+0x14c>)
 8005e2e:	693b      	ldr	r3, [r7, #16]
 8005e30:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8005e32:	693b      	ldr	r3, [r7, #16]
 8005e34:	2b00      	cmp	r3, #0
 8005e36:	d121      	bne.n	8005e7c <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8005e38:	4b49      	ldr	r3, [pc, #292]	@ (8005f60 <xTaskIncrementTick+0x150>)
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	2b00      	cmp	r3, #0
 8005e40:	d00b      	beq.n	8005e5a <xTaskIncrementTick+0x4a>
	__asm volatile
 8005e42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e46:	f383 8811 	msr	BASEPRI, r3
 8005e4a:	f3bf 8f6f 	isb	sy
 8005e4e:	f3bf 8f4f 	dsb	sy
 8005e52:	603b      	str	r3, [r7, #0]
}
 8005e54:	bf00      	nop
 8005e56:	bf00      	nop
 8005e58:	e7fd      	b.n	8005e56 <xTaskIncrementTick+0x46>
 8005e5a:	4b41      	ldr	r3, [pc, #260]	@ (8005f60 <xTaskIncrementTick+0x150>)
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	60fb      	str	r3, [r7, #12]
 8005e60:	4b40      	ldr	r3, [pc, #256]	@ (8005f64 <xTaskIncrementTick+0x154>)
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	4a3e      	ldr	r2, [pc, #248]	@ (8005f60 <xTaskIncrementTick+0x150>)
 8005e66:	6013      	str	r3, [r2, #0]
 8005e68:	4a3e      	ldr	r2, [pc, #248]	@ (8005f64 <xTaskIncrementTick+0x154>)
 8005e6a:	68fb      	ldr	r3, [r7, #12]
 8005e6c:	6013      	str	r3, [r2, #0]
 8005e6e:	4b3e      	ldr	r3, [pc, #248]	@ (8005f68 <xTaskIncrementTick+0x158>)
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	3301      	adds	r3, #1
 8005e74:	4a3c      	ldr	r2, [pc, #240]	@ (8005f68 <xTaskIncrementTick+0x158>)
 8005e76:	6013      	str	r3, [r2, #0]
 8005e78:	f000 fab4 	bl	80063e4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8005e7c:	4b3b      	ldr	r3, [pc, #236]	@ (8005f6c <xTaskIncrementTick+0x15c>)
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	693a      	ldr	r2, [r7, #16]
 8005e82:	429a      	cmp	r2, r3
 8005e84:	d348      	bcc.n	8005f18 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005e86:	4b36      	ldr	r3, [pc, #216]	@ (8005f60 <xTaskIncrementTick+0x150>)
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	2b00      	cmp	r3, #0
 8005e8e:	d104      	bne.n	8005e9a <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005e90:	4b36      	ldr	r3, [pc, #216]	@ (8005f6c <xTaskIncrementTick+0x15c>)
 8005e92:	f04f 32ff 	mov.w	r2, #4294967295
 8005e96:	601a      	str	r2, [r3, #0]
					break;
 8005e98:	e03e      	b.n	8005f18 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005e9a:	4b31      	ldr	r3, [pc, #196]	@ (8005f60 <xTaskIncrementTick+0x150>)
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	68db      	ldr	r3, [r3, #12]
 8005ea0:	68db      	ldr	r3, [r3, #12]
 8005ea2:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8005ea4:	68bb      	ldr	r3, [r7, #8]
 8005ea6:	685b      	ldr	r3, [r3, #4]
 8005ea8:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8005eaa:	693a      	ldr	r2, [r7, #16]
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	429a      	cmp	r2, r3
 8005eb0:	d203      	bcs.n	8005eba <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8005eb2:	4a2e      	ldr	r2, [pc, #184]	@ (8005f6c <xTaskIncrementTick+0x15c>)
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8005eb8:	e02e      	b.n	8005f18 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005eba:	68bb      	ldr	r3, [r7, #8]
 8005ebc:	3304      	adds	r3, #4
 8005ebe:	4618      	mov	r0, r3
 8005ec0:	f7fe ff2a 	bl	8004d18 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8005ec4:	68bb      	ldr	r3, [r7, #8]
 8005ec6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ec8:	2b00      	cmp	r3, #0
 8005eca:	d004      	beq.n	8005ed6 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005ecc:	68bb      	ldr	r3, [r7, #8]
 8005ece:	3318      	adds	r3, #24
 8005ed0:	4618      	mov	r0, r3
 8005ed2:	f7fe ff21 	bl	8004d18 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8005ed6:	68bb      	ldr	r3, [r7, #8]
 8005ed8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005eda:	2201      	movs	r2, #1
 8005edc:	409a      	lsls	r2, r3
 8005ede:	4b24      	ldr	r3, [pc, #144]	@ (8005f70 <xTaskIncrementTick+0x160>)
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	4313      	orrs	r3, r2
 8005ee4:	4a22      	ldr	r2, [pc, #136]	@ (8005f70 <xTaskIncrementTick+0x160>)
 8005ee6:	6013      	str	r3, [r2, #0]
 8005ee8:	68bb      	ldr	r3, [r7, #8]
 8005eea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005eec:	4613      	mov	r3, r2
 8005eee:	009b      	lsls	r3, r3, #2
 8005ef0:	4413      	add	r3, r2
 8005ef2:	009b      	lsls	r3, r3, #2
 8005ef4:	4a1f      	ldr	r2, [pc, #124]	@ (8005f74 <xTaskIncrementTick+0x164>)
 8005ef6:	441a      	add	r2, r3
 8005ef8:	68bb      	ldr	r3, [r7, #8]
 8005efa:	3304      	adds	r3, #4
 8005efc:	4619      	mov	r1, r3
 8005efe:	4610      	mov	r0, r2
 8005f00:	f7fe fead 	bl	8004c5e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005f04:	68bb      	ldr	r3, [r7, #8]
 8005f06:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005f08:	4b1b      	ldr	r3, [pc, #108]	@ (8005f78 <xTaskIncrementTick+0x168>)
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f0e:	429a      	cmp	r2, r3
 8005f10:	d3b9      	bcc.n	8005e86 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8005f12:	2301      	movs	r3, #1
 8005f14:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005f16:	e7b6      	b.n	8005e86 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8005f18:	4b17      	ldr	r3, [pc, #92]	@ (8005f78 <xTaskIncrementTick+0x168>)
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005f1e:	4915      	ldr	r1, [pc, #84]	@ (8005f74 <xTaskIncrementTick+0x164>)
 8005f20:	4613      	mov	r3, r2
 8005f22:	009b      	lsls	r3, r3, #2
 8005f24:	4413      	add	r3, r2
 8005f26:	009b      	lsls	r3, r3, #2
 8005f28:	440b      	add	r3, r1
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	2b01      	cmp	r3, #1
 8005f2e:	d901      	bls.n	8005f34 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8005f30:	2301      	movs	r3, #1
 8005f32:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8005f34:	4b11      	ldr	r3, [pc, #68]	@ (8005f7c <xTaskIncrementTick+0x16c>)
 8005f36:	681b      	ldr	r3, [r3, #0]
 8005f38:	2b00      	cmp	r3, #0
 8005f3a:	d007      	beq.n	8005f4c <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8005f3c:	2301      	movs	r3, #1
 8005f3e:	617b      	str	r3, [r7, #20]
 8005f40:	e004      	b.n	8005f4c <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8005f42:	4b0f      	ldr	r3, [pc, #60]	@ (8005f80 <xTaskIncrementTick+0x170>)
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	3301      	adds	r3, #1
 8005f48:	4a0d      	ldr	r2, [pc, #52]	@ (8005f80 <xTaskIncrementTick+0x170>)
 8005f4a:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8005f4c:	697b      	ldr	r3, [r7, #20]
}
 8005f4e:	4618      	mov	r0, r3
 8005f50:	3718      	adds	r7, #24
 8005f52:	46bd      	mov	sp, r7
 8005f54:	bd80      	pop	{r7, pc}
 8005f56:	bf00      	nop
 8005f58:	200005e0 	.word	0x200005e0
 8005f5c:	200005bc 	.word	0x200005bc
 8005f60:	20000570 	.word	0x20000570
 8005f64:	20000574 	.word	0x20000574
 8005f68:	200005d0 	.word	0x200005d0
 8005f6c:	200005d8 	.word	0x200005d8
 8005f70:	200005c0 	.word	0x200005c0
 8005f74:	200004bc 	.word	0x200004bc
 8005f78:	200004b8 	.word	0x200004b8
 8005f7c:	200005cc 	.word	0x200005cc
 8005f80:	200005c8 	.word	0x200005c8

08005f84 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8005f84:	b480      	push	{r7}
 8005f86:	b087      	sub	sp, #28
 8005f88:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8005f8a:	4b2a      	ldr	r3, [pc, #168]	@ (8006034 <vTaskSwitchContext+0xb0>)
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	2b00      	cmp	r3, #0
 8005f90:	d003      	beq.n	8005f9a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8005f92:	4b29      	ldr	r3, [pc, #164]	@ (8006038 <vTaskSwitchContext+0xb4>)
 8005f94:	2201      	movs	r2, #1
 8005f96:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8005f98:	e045      	b.n	8006026 <vTaskSwitchContext+0xa2>
		xYieldPending = pdFALSE;
 8005f9a:	4b27      	ldr	r3, [pc, #156]	@ (8006038 <vTaskSwitchContext+0xb4>)
 8005f9c:	2200      	movs	r2, #0
 8005f9e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005fa0:	4b26      	ldr	r3, [pc, #152]	@ (800603c <vTaskSwitchContext+0xb8>)
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8005fa6:	68fb      	ldr	r3, [r7, #12]
 8005fa8:	fab3 f383 	clz	r3, r3
 8005fac:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8005fae:	7afb      	ldrb	r3, [r7, #11]
 8005fb0:	f1c3 031f 	rsb	r3, r3, #31
 8005fb4:	617b      	str	r3, [r7, #20]
 8005fb6:	4922      	ldr	r1, [pc, #136]	@ (8006040 <vTaskSwitchContext+0xbc>)
 8005fb8:	697a      	ldr	r2, [r7, #20]
 8005fba:	4613      	mov	r3, r2
 8005fbc:	009b      	lsls	r3, r3, #2
 8005fbe:	4413      	add	r3, r2
 8005fc0:	009b      	lsls	r3, r3, #2
 8005fc2:	440b      	add	r3, r1
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	2b00      	cmp	r3, #0
 8005fc8:	d10b      	bne.n	8005fe2 <vTaskSwitchContext+0x5e>
	__asm volatile
 8005fca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005fce:	f383 8811 	msr	BASEPRI, r3
 8005fd2:	f3bf 8f6f 	isb	sy
 8005fd6:	f3bf 8f4f 	dsb	sy
 8005fda:	607b      	str	r3, [r7, #4]
}
 8005fdc:	bf00      	nop
 8005fde:	bf00      	nop
 8005fe0:	e7fd      	b.n	8005fde <vTaskSwitchContext+0x5a>
 8005fe2:	697a      	ldr	r2, [r7, #20]
 8005fe4:	4613      	mov	r3, r2
 8005fe6:	009b      	lsls	r3, r3, #2
 8005fe8:	4413      	add	r3, r2
 8005fea:	009b      	lsls	r3, r3, #2
 8005fec:	4a14      	ldr	r2, [pc, #80]	@ (8006040 <vTaskSwitchContext+0xbc>)
 8005fee:	4413      	add	r3, r2
 8005ff0:	613b      	str	r3, [r7, #16]
 8005ff2:	693b      	ldr	r3, [r7, #16]
 8005ff4:	685b      	ldr	r3, [r3, #4]
 8005ff6:	685a      	ldr	r2, [r3, #4]
 8005ff8:	693b      	ldr	r3, [r7, #16]
 8005ffa:	605a      	str	r2, [r3, #4]
 8005ffc:	693b      	ldr	r3, [r7, #16]
 8005ffe:	685a      	ldr	r2, [r3, #4]
 8006000:	693b      	ldr	r3, [r7, #16]
 8006002:	3308      	adds	r3, #8
 8006004:	429a      	cmp	r2, r3
 8006006:	d104      	bne.n	8006012 <vTaskSwitchContext+0x8e>
 8006008:	693b      	ldr	r3, [r7, #16]
 800600a:	685b      	ldr	r3, [r3, #4]
 800600c:	685a      	ldr	r2, [r3, #4]
 800600e:	693b      	ldr	r3, [r7, #16]
 8006010:	605a      	str	r2, [r3, #4]
 8006012:	693b      	ldr	r3, [r7, #16]
 8006014:	685b      	ldr	r3, [r3, #4]
 8006016:	68db      	ldr	r3, [r3, #12]
 8006018:	4a0a      	ldr	r2, [pc, #40]	@ (8006044 <vTaskSwitchContext+0xc0>)
 800601a:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800601c:	4b09      	ldr	r3, [pc, #36]	@ (8006044 <vTaskSwitchContext+0xc0>)
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	334c      	adds	r3, #76	@ 0x4c
 8006022:	4a09      	ldr	r2, [pc, #36]	@ (8006048 <vTaskSwitchContext+0xc4>)
 8006024:	6013      	str	r3, [r2, #0]
}
 8006026:	bf00      	nop
 8006028:	371c      	adds	r7, #28
 800602a:	46bd      	mov	sp, r7
 800602c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006030:	4770      	bx	lr
 8006032:	bf00      	nop
 8006034:	200005e0 	.word	0x200005e0
 8006038:	200005cc 	.word	0x200005cc
 800603c:	200005c0 	.word	0x200005c0
 8006040:	200004bc 	.word	0x200004bc
 8006044:	200004b8 	.word	0x200004b8
 8006048:	20000020 	.word	0x20000020

0800604c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800604c:	b580      	push	{r7, lr}
 800604e:	b084      	sub	sp, #16
 8006050:	af00      	add	r7, sp, #0
 8006052:	6078      	str	r0, [r7, #4]
 8006054:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	2b00      	cmp	r3, #0
 800605a:	d10b      	bne.n	8006074 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800605c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006060:	f383 8811 	msr	BASEPRI, r3
 8006064:	f3bf 8f6f 	isb	sy
 8006068:	f3bf 8f4f 	dsb	sy
 800606c:	60fb      	str	r3, [r7, #12]
}
 800606e:	bf00      	nop
 8006070:	bf00      	nop
 8006072:	e7fd      	b.n	8006070 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006074:	4b07      	ldr	r3, [pc, #28]	@ (8006094 <vTaskPlaceOnEventList+0x48>)
 8006076:	681b      	ldr	r3, [r3, #0]
 8006078:	3318      	adds	r3, #24
 800607a:	4619      	mov	r1, r3
 800607c:	6878      	ldr	r0, [r7, #4]
 800607e:	f7fe fe12 	bl	8004ca6 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8006082:	2101      	movs	r1, #1
 8006084:	6838      	ldr	r0, [r7, #0]
 8006086:	f000 fa73 	bl	8006570 <prvAddCurrentTaskToDelayedList>
}
 800608a:	bf00      	nop
 800608c:	3710      	adds	r7, #16
 800608e:	46bd      	mov	sp, r7
 8006090:	bd80      	pop	{r7, pc}
 8006092:	bf00      	nop
 8006094:	200004b8 	.word	0x200004b8

08006098 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8006098:	b580      	push	{r7, lr}
 800609a:	b086      	sub	sp, #24
 800609c:	af00      	add	r7, sp, #0
 800609e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	68db      	ldr	r3, [r3, #12]
 80060a4:	68db      	ldr	r3, [r3, #12]
 80060a6:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80060a8:	693b      	ldr	r3, [r7, #16]
 80060aa:	2b00      	cmp	r3, #0
 80060ac:	d10b      	bne.n	80060c6 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 80060ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80060b2:	f383 8811 	msr	BASEPRI, r3
 80060b6:	f3bf 8f6f 	isb	sy
 80060ba:	f3bf 8f4f 	dsb	sy
 80060be:	60fb      	str	r3, [r7, #12]
}
 80060c0:	bf00      	nop
 80060c2:	bf00      	nop
 80060c4:	e7fd      	b.n	80060c2 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80060c6:	693b      	ldr	r3, [r7, #16]
 80060c8:	3318      	adds	r3, #24
 80060ca:	4618      	mov	r0, r3
 80060cc:	f7fe fe24 	bl	8004d18 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80060d0:	4b1d      	ldr	r3, [pc, #116]	@ (8006148 <xTaskRemoveFromEventList+0xb0>)
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	2b00      	cmp	r3, #0
 80060d6:	d11c      	bne.n	8006112 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80060d8:	693b      	ldr	r3, [r7, #16]
 80060da:	3304      	adds	r3, #4
 80060dc:	4618      	mov	r0, r3
 80060de:	f7fe fe1b 	bl	8004d18 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80060e2:	693b      	ldr	r3, [r7, #16]
 80060e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80060e6:	2201      	movs	r2, #1
 80060e8:	409a      	lsls	r2, r3
 80060ea:	4b18      	ldr	r3, [pc, #96]	@ (800614c <xTaskRemoveFromEventList+0xb4>)
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	4313      	orrs	r3, r2
 80060f0:	4a16      	ldr	r2, [pc, #88]	@ (800614c <xTaskRemoveFromEventList+0xb4>)
 80060f2:	6013      	str	r3, [r2, #0]
 80060f4:	693b      	ldr	r3, [r7, #16]
 80060f6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80060f8:	4613      	mov	r3, r2
 80060fa:	009b      	lsls	r3, r3, #2
 80060fc:	4413      	add	r3, r2
 80060fe:	009b      	lsls	r3, r3, #2
 8006100:	4a13      	ldr	r2, [pc, #76]	@ (8006150 <xTaskRemoveFromEventList+0xb8>)
 8006102:	441a      	add	r2, r3
 8006104:	693b      	ldr	r3, [r7, #16]
 8006106:	3304      	adds	r3, #4
 8006108:	4619      	mov	r1, r3
 800610a:	4610      	mov	r0, r2
 800610c:	f7fe fda7 	bl	8004c5e <vListInsertEnd>
 8006110:	e005      	b.n	800611e <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8006112:	693b      	ldr	r3, [r7, #16]
 8006114:	3318      	adds	r3, #24
 8006116:	4619      	mov	r1, r3
 8006118:	480e      	ldr	r0, [pc, #56]	@ (8006154 <xTaskRemoveFromEventList+0xbc>)
 800611a:	f7fe fda0 	bl	8004c5e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800611e:	693b      	ldr	r3, [r7, #16]
 8006120:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006122:	4b0d      	ldr	r3, [pc, #52]	@ (8006158 <xTaskRemoveFromEventList+0xc0>)
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006128:	429a      	cmp	r2, r3
 800612a:	d905      	bls.n	8006138 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800612c:	2301      	movs	r3, #1
 800612e:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8006130:	4b0a      	ldr	r3, [pc, #40]	@ (800615c <xTaskRemoveFromEventList+0xc4>)
 8006132:	2201      	movs	r2, #1
 8006134:	601a      	str	r2, [r3, #0]
 8006136:	e001      	b.n	800613c <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8006138:	2300      	movs	r3, #0
 800613a:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800613c:	697b      	ldr	r3, [r7, #20]
}
 800613e:	4618      	mov	r0, r3
 8006140:	3718      	adds	r7, #24
 8006142:	46bd      	mov	sp, r7
 8006144:	bd80      	pop	{r7, pc}
 8006146:	bf00      	nop
 8006148:	200005e0 	.word	0x200005e0
 800614c:	200005c0 	.word	0x200005c0
 8006150:	200004bc 	.word	0x200004bc
 8006154:	20000578 	.word	0x20000578
 8006158:	200004b8 	.word	0x200004b8
 800615c:	200005cc 	.word	0x200005cc

08006160 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8006160:	b480      	push	{r7}
 8006162:	b083      	sub	sp, #12
 8006164:	af00      	add	r7, sp, #0
 8006166:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8006168:	4b06      	ldr	r3, [pc, #24]	@ (8006184 <vTaskInternalSetTimeOutState+0x24>)
 800616a:	681a      	ldr	r2, [r3, #0]
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8006170:	4b05      	ldr	r3, [pc, #20]	@ (8006188 <vTaskInternalSetTimeOutState+0x28>)
 8006172:	681a      	ldr	r2, [r3, #0]
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	605a      	str	r2, [r3, #4]
}
 8006178:	bf00      	nop
 800617a:	370c      	adds	r7, #12
 800617c:	46bd      	mov	sp, r7
 800617e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006182:	4770      	bx	lr
 8006184:	200005d0 	.word	0x200005d0
 8006188:	200005bc 	.word	0x200005bc

0800618c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800618c:	b580      	push	{r7, lr}
 800618e:	b088      	sub	sp, #32
 8006190:	af00      	add	r7, sp, #0
 8006192:	6078      	str	r0, [r7, #4]
 8006194:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	2b00      	cmp	r3, #0
 800619a:	d10b      	bne.n	80061b4 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800619c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80061a0:	f383 8811 	msr	BASEPRI, r3
 80061a4:	f3bf 8f6f 	isb	sy
 80061a8:	f3bf 8f4f 	dsb	sy
 80061ac:	613b      	str	r3, [r7, #16]
}
 80061ae:	bf00      	nop
 80061b0:	bf00      	nop
 80061b2:	e7fd      	b.n	80061b0 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80061b4:	683b      	ldr	r3, [r7, #0]
 80061b6:	2b00      	cmp	r3, #0
 80061b8:	d10b      	bne.n	80061d2 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 80061ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80061be:	f383 8811 	msr	BASEPRI, r3
 80061c2:	f3bf 8f6f 	isb	sy
 80061c6:	f3bf 8f4f 	dsb	sy
 80061ca:	60fb      	str	r3, [r7, #12]
}
 80061cc:	bf00      	nop
 80061ce:	bf00      	nop
 80061d0:	e7fd      	b.n	80061ce <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 80061d2:	f000 fb61 	bl	8006898 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80061d6:	4b1d      	ldr	r3, [pc, #116]	@ (800624c <xTaskCheckForTimeOut+0xc0>)
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	685b      	ldr	r3, [r3, #4]
 80061e0:	69ba      	ldr	r2, [r7, #24]
 80061e2:	1ad3      	subs	r3, r2, r3
 80061e4:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80061e6:	683b      	ldr	r3, [r7, #0]
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80061ee:	d102      	bne.n	80061f6 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80061f0:	2300      	movs	r3, #0
 80061f2:	61fb      	str	r3, [r7, #28]
 80061f4:	e023      	b.n	800623e <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	681a      	ldr	r2, [r3, #0]
 80061fa:	4b15      	ldr	r3, [pc, #84]	@ (8006250 <xTaskCheckForTimeOut+0xc4>)
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	429a      	cmp	r2, r3
 8006200:	d007      	beq.n	8006212 <xTaskCheckForTimeOut+0x86>
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	685b      	ldr	r3, [r3, #4]
 8006206:	69ba      	ldr	r2, [r7, #24]
 8006208:	429a      	cmp	r2, r3
 800620a:	d302      	bcc.n	8006212 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800620c:	2301      	movs	r3, #1
 800620e:	61fb      	str	r3, [r7, #28]
 8006210:	e015      	b.n	800623e <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8006212:	683b      	ldr	r3, [r7, #0]
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	697a      	ldr	r2, [r7, #20]
 8006218:	429a      	cmp	r2, r3
 800621a:	d20b      	bcs.n	8006234 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800621c:	683b      	ldr	r3, [r7, #0]
 800621e:	681a      	ldr	r2, [r3, #0]
 8006220:	697b      	ldr	r3, [r7, #20]
 8006222:	1ad2      	subs	r2, r2, r3
 8006224:	683b      	ldr	r3, [r7, #0]
 8006226:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8006228:	6878      	ldr	r0, [r7, #4]
 800622a:	f7ff ff99 	bl	8006160 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800622e:	2300      	movs	r3, #0
 8006230:	61fb      	str	r3, [r7, #28]
 8006232:	e004      	b.n	800623e <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8006234:	683b      	ldr	r3, [r7, #0]
 8006236:	2200      	movs	r2, #0
 8006238:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800623a:	2301      	movs	r3, #1
 800623c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800623e:	f000 fb5d 	bl	80068fc <vPortExitCritical>

	return xReturn;
 8006242:	69fb      	ldr	r3, [r7, #28]
}
 8006244:	4618      	mov	r0, r3
 8006246:	3720      	adds	r7, #32
 8006248:	46bd      	mov	sp, r7
 800624a:	bd80      	pop	{r7, pc}
 800624c:	200005bc 	.word	0x200005bc
 8006250:	200005d0 	.word	0x200005d0

08006254 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8006254:	b480      	push	{r7}
 8006256:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8006258:	4b03      	ldr	r3, [pc, #12]	@ (8006268 <vTaskMissedYield+0x14>)
 800625a:	2201      	movs	r2, #1
 800625c:	601a      	str	r2, [r3, #0]
}
 800625e:	bf00      	nop
 8006260:	46bd      	mov	sp, r7
 8006262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006266:	4770      	bx	lr
 8006268:	200005cc 	.word	0x200005cc

0800626c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800626c:	b580      	push	{r7, lr}
 800626e:	b082      	sub	sp, #8
 8006270:	af00      	add	r7, sp, #0
 8006272:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8006274:	f000 f852 	bl	800631c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8006278:	4b06      	ldr	r3, [pc, #24]	@ (8006294 <prvIdleTask+0x28>)
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	2b01      	cmp	r3, #1
 800627e:	d9f9      	bls.n	8006274 <prvIdleTask+0x8>
			{
				taskYIELD();
 8006280:	4b05      	ldr	r3, [pc, #20]	@ (8006298 <prvIdleTask+0x2c>)
 8006282:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006286:	601a      	str	r2, [r3, #0]
 8006288:	f3bf 8f4f 	dsb	sy
 800628c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8006290:	e7f0      	b.n	8006274 <prvIdleTask+0x8>
 8006292:	bf00      	nop
 8006294:	200004bc 	.word	0x200004bc
 8006298:	e000ed04 	.word	0xe000ed04

0800629c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800629c:	b580      	push	{r7, lr}
 800629e:	b082      	sub	sp, #8
 80062a0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80062a2:	2300      	movs	r3, #0
 80062a4:	607b      	str	r3, [r7, #4]
 80062a6:	e00c      	b.n	80062c2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80062a8:	687a      	ldr	r2, [r7, #4]
 80062aa:	4613      	mov	r3, r2
 80062ac:	009b      	lsls	r3, r3, #2
 80062ae:	4413      	add	r3, r2
 80062b0:	009b      	lsls	r3, r3, #2
 80062b2:	4a12      	ldr	r2, [pc, #72]	@ (80062fc <prvInitialiseTaskLists+0x60>)
 80062b4:	4413      	add	r3, r2
 80062b6:	4618      	mov	r0, r3
 80062b8:	f7fe fca4 	bl	8004c04 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	3301      	adds	r3, #1
 80062c0:	607b      	str	r3, [r7, #4]
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	2b06      	cmp	r3, #6
 80062c6:	d9ef      	bls.n	80062a8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80062c8:	480d      	ldr	r0, [pc, #52]	@ (8006300 <prvInitialiseTaskLists+0x64>)
 80062ca:	f7fe fc9b 	bl	8004c04 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80062ce:	480d      	ldr	r0, [pc, #52]	@ (8006304 <prvInitialiseTaskLists+0x68>)
 80062d0:	f7fe fc98 	bl	8004c04 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80062d4:	480c      	ldr	r0, [pc, #48]	@ (8006308 <prvInitialiseTaskLists+0x6c>)
 80062d6:	f7fe fc95 	bl	8004c04 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80062da:	480c      	ldr	r0, [pc, #48]	@ (800630c <prvInitialiseTaskLists+0x70>)
 80062dc:	f7fe fc92 	bl	8004c04 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80062e0:	480b      	ldr	r0, [pc, #44]	@ (8006310 <prvInitialiseTaskLists+0x74>)
 80062e2:	f7fe fc8f 	bl	8004c04 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80062e6:	4b0b      	ldr	r3, [pc, #44]	@ (8006314 <prvInitialiseTaskLists+0x78>)
 80062e8:	4a05      	ldr	r2, [pc, #20]	@ (8006300 <prvInitialiseTaskLists+0x64>)
 80062ea:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80062ec:	4b0a      	ldr	r3, [pc, #40]	@ (8006318 <prvInitialiseTaskLists+0x7c>)
 80062ee:	4a05      	ldr	r2, [pc, #20]	@ (8006304 <prvInitialiseTaskLists+0x68>)
 80062f0:	601a      	str	r2, [r3, #0]
}
 80062f2:	bf00      	nop
 80062f4:	3708      	adds	r7, #8
 80062f6:	46bd      	mov	sp, r7
 80062f8:	bd80      	pop	{r7, pc}
 80062fa:	bf00      	nop
 80062fc:	200004bc 	.word	0x200004bc
 8006300:	20000548 	.word	0x20000548
 8006304:	2000055c 	.word	0x2000055c
 8006308:	20000578 	.word	0x20000578
 800630c:	2000058c 	.word	0x2000058c
 8006310:	200005a4 	.word	0x200005a4
 8006314:	20000570 	.word	0x20000570
 8006318:	20000574 	.word	0x20000574

0800631c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800631c:	b580      	push	{r7, lr}
 800631e:	b082      	sub	sp, #8
 8006320:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006322:	e019      	b.n	8006358 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8006324:	f000 fab8 	bl	8006898 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006328:	4b10      	ldr	r3, [pc, #64]	@ (800636c <prvCheckTasksWaitingTermination+0x50>)
 800632a:	68db      	ldr	r3, [r3, #12]
 800632c:	68db      	ldr	r3, [r3, #12]
 800632e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	3304      	adds	r3, #4
 8006334:	4618      	mov	r0, r3
 8006336:	f7fe fcef 	bl	8004d18 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800633a:	4b0d      	ldr	r3, [pc, #52]	@ (8006370 <prvCheckTasksWaitingTermination+0x54>)
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	3b01      	subs	r3, #1
 8006340:	4a0b      	ldr	r2, [pc, #44]	@ (8006370 <prvCheckTasksWaitingTermination+0x54>)
 8006342:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8006344:	4b0b      	ldr	r3, [pc, #44]	@ (8006374 <prvCheckTasksWaitingTermination+0x58>)
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	3b01      	subs	r3, #1
 800634a:	4a0a      	ldr	r2, [pc, #40]	@ (8006374 <prvCheckTasksWaitingTermination+0x58>)
 800634c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800634e:	f000 fad5 	bl	80068fc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8006352:	6878      	ldr	r0, [r7, #4]
 8006354:	f000 f810 	bl	8006378 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006358:	4b06      	ldr	r3, [pc, #24]	@ (8006374 <prvCheckTasksWaitingTermination+0x58>)
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	2b00      	cmp	r3, #0
 800635e:	d1e1      	bne.n	8006324 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8006360:	bf00      	nop
 8006362:	bf00      	nop
 8006364:	3708      	adds	r7, #8
 8006366:	46bd      	mov	sp, r7
 8006368:	bd80      	pop	{r7, pc}
 800636a:	bf00      	nop
 800636c:	2000058c 	.word	0x2000058c
 8006370:	200005b8 	.word	0x200005b8
 8006374:	200005a0 	.word	0x200005a0

08006378 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8006378:	b580      	push	{r7, lr}
 800637a:	b084      	sub	sp, #16
 800637c:	af00      	add	r7, sp, #0
 800637e:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	334c      	adds	r3, #76	@ 0x4c
 8006384:	4618      	mov	r0, r3
 8006386:	f000 ffdb 	bl	8007340 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8006390:	2b00      	cmp	r3, #0
 8006392:	d108      	bne.n	80063a6 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006398:	4618      	mov	r0, r3
 800639a:	f000 fc6d 	bl	8006c78 <vPortFree>
				vPortFree( pxTCB );
 800639e:	6878      	ldr	r0, [r7, #4]
 80063a0:	f000 fc6a 	bl	8006c78 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80063a4:	e019      	b.n	80063da <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 80063ac:	2b01      	cmp	r3, #1
 80063ae:	d103      	bne.n	80063b8 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 80063b0:	6878      	ldr	r0, [r7, #4]
 80063b2:	f000 fc61 	bl	8006c78 <vPortFree>
	}
 80063b6:	e010      	b.n	80063da <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 80063be:	2b02      	cmp	r3, #2
 80063c0:	d00b      	beq.n	80063da <prvDeleteTCB+0x62>
	__asm volatile
 80063c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80063c6:	f383 8811 	msr	BASEPRI, r3
 80063ca:	f3bf 8f6f 	isb	sy
 80063ce:	f3bf 8f4f 	dsb	sy
 80063d2:	60fb      	str	r3, [r7, #12]
}
 80063d4:	bf00      	nop
 80063d6:	bf00      	nop
 80063d8:	e7fd      	b.n	80063d6 <prvDeleteTCB+0x5e>
	}
 80063da:	bf00      	nop
 80063dc:	3710      	adds	r7, #16
 80063de:	46bd      	mov	sp, r7
 80063e0:	bd80      	pop	{r7, pc}
	...

080063e4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80063e4:	b480      	push	{r7}
 80063e6:	b083      	sub	sp, #12
 80063e8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80063ea:	4b0c      	ldr	r3, [pc, #48]	@ (800641c <prvResetNextTaskUnblockTime+0x38>)
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	2b00      	cmp	r3, #0
 80063f2:	d104      	bne.n	80063fe <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80063f4:	4b0a      	ldr	r3, [pc, #40]	@ (8006420 <prvResetNextTaskUnblockTime+0x3c>)
 80063f6:	f04f 32ff 	mov.w	r2, #4294967295
 80063fa:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80063fc:	e008      	b.n	8006410 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80063fe:	4b07      	ldr	r3, [pc, #28]	@ (800641c <prvResetNextTaskUnblockTime+0x38>)
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	68db      	ldr	r3, [r3, #12]
 8006404:	68db      	ldr	r3, [r3, #12]
 8006406:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	685b      	ldr	r3, [r3, #4]
 800640c:	4a04      	ldr	r2, [pc, #16]	@ (8006420 <prvResetNextTaskUnblockTime+0x3c>)
 800640e:	6013      	str	r3, [r2, #0]
}
 8006410:	bf00      	nop
 8006412:	370c      	adds	r7, #12
 8006414:	46bd      	mov	sp, r7
 8006416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800641a:	4770      	bx	lr
 800641c:	20000570 	.word	0x20000570
 8006420:	200005d8 	.word	0x200005d8

08006424 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8006424:	b480      	push	{r7}
 8006426:	b083      	sub	sp, #12
 8006428:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800642a:	4b0b      	ldr	r3, [pc, #44]	@ (8006458 <xTaskGetSchedulerState+0x34>)
 800642c:	681b      	ldr	r3, [r3, #0]
 800642e:	2b00      	cmp	r3, #0
 8006430:	d102      	bne.n	8006438 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8006432:	2301      	movs	r3, #1
 8006434:	607b      	str	r3, [r7, #4]
 8006436:	e008      	b.n	800644a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006438:	4b08      	ldr	r3, [pc, #32]	@ (800645c <xTaskGetSchedulerState+0x38>)
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	2b00      	cmp	r3, #0
 800643e:	d102      	bne.n	8006446 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8006440:	2302      	movs	r3, #2
 8006442:	607b      	str	r3, [r7, #4]
 8006444:	e001      	b.n	800644a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8006446:	2300      	movs	r3, #0
 8006448:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800644a:	687b      	ldr	r3, [r7, #4]
	}
 800644c:	4618      	mov	r0, r3
 800644e:	370c      	adds	r7, #12
 8006450:	46bd      	mov	sp, r7
 8006452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006456:	4770      	bx	lr
 8006458:	200005c4 	.word	0x200005c4
 800645c:	200005e0 	.word	0x200005e0

08006460 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8006460:	b580      	push	{r7, lr}
 8006462:	b086      	sub	sp, #24
 8006464:	af00      	add	r7, sp, #0
 8006466:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800646c:	2300      	movs	r3, #0
 800646e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	2b00      	cmp	r3, #0
 8006474:	d070      	beq.n	8006558 <xTaskPriorityDisinherit+0xf8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8006476:	4b3b      	ldr	r3, [pc, #236]	@ (8006564 <xTaskPriorityDisinherit+0x104>)
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	693a      	ldr	r2, [r7, #16]
 800647c:	429a      	cmp	r2, r3
 800647e:	d00b      	beq.n	8006498 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8006480:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006484:	f383 8811 	msr	BASEPRI, r3
 8006488:	f3bf 8f6f 	isb	sy
 800648c:	f3bf 8f4f 	dsb	sy
 8006490:	60fb      	str	r3, [r7, #12]
}
 8006492:	bf00      	nop
 8006494:	bf00      	nop
 8006496:	e7fd      	b.n	8006494 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8006498:	693b      	ldr	r3, [r7, #16]
 800649a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800649c:	2b00      	cmp	r3, #0
 800649e:	d10b      	bne.n	80064b8 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 80064a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80064a4:	f383 8811 	msr	BASEPRI, r3
 80064a8:	f3bf 8f6f 	isb	sy
 80064ac:	f3bf 8f4f 	dsb	sy
 80064b0:	60bb      	str	r3, [r7, #8]
}
 80064b2:	bf00      	nop
 80064b4:	bf00      	nop
 80064b6:	e7fd      	b.n	80064b4 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 80064b8:	693b      	ldr	r3, [r7, #16]
 80064ba:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80064bc:	1e5a      	subs	r2, r3, #1
 80064be:	693b      	ldr	r3, [r7, #16]
 80064c0:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80064c2:	693b      	ldr	r3, [r7, #16]
 80064c4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80064c6:	693b      	ldr	r3, [r7, #16]
 80064c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80064ca:	429a      	cmp	r2, r3
 80064cc:	d044      	beq.n	8006558 <xTaskPriorityDisinherit+0xf8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80064ce:	693b      	ldr	r3, [r7, #16]
 80064d0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80064d2:	2b00      	cmp	r3, #0
 80064d4:	d140      	bne.n	8006558 <xTaskPriorityDisinherit+0xf8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80064d6:	693b      	ldr	r3, [r7, #16]
 80064d8:	3304      	adds	r3, #4
 80064da:	4618      	mov	r0, r3
 80064dc:	f7fe fc1c 	bl	8004d18 <uxListRemove>
 80064e0:	4603      	mov	r3, r0
 80064e2:	2b00      	cmp	r3, #0
 80064e4:	d115      	bne.n	8006512 <xTaskPriorityDisinherit+0xb2>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 80064e6:	693b      	ldr	r3, [r7, #16]
 80064e8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80064ea:	491f      	ldr	r1, [pc, #124]	@ (8006568 <xTaskPriorityDisinherit+0x108>)
 80064ec:	4613      	mov	r3, r2
 80064ee:	009b      	lsls	r3, r3, #2
 80064f0:	4413      	add	r3, r2
 80064f2:	009b      	lsls	r3, r3, #2
 80064f4:	440b      	add	r3, r1
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	2b00      	cmp	r3, #0
 80064fa:	d10a      	bne.n	8006512 <xTaskPriorityDisinherit+0xb2>
 80064fc:	693b      	ldr	r3, [r7, #16]
 80064fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006500:	2201      	movs	r2, #1
 8006502:	fa02 f303 	lsl.w	r3, r2, r3
 8006506:	43da      	mvns	r2, r3
 8006508:	4b18      	ldr	r3, [pc, #96]	@ (800656c <xTaskPriorityDisinherit+0x10c>)
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	4013      	ands	r3, r2
 800650e:	4a17      	ldr	r2, [pc, #92]	@ (800656c <xTaskPriorityDisinherit+0x10c>)
 8006510:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8006512:	693b      	ldr	r3, [r7, #16]
 8006514:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006516:	693b      	ldr	r3, [r7, #16]
 8006518:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800651a:	693b      	ldr	r3, [r7, #16]
 800651c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800651e:	f1c3 0207 	rsb	r2, r3, #7
 8006522:	693b      	ldr	r3, [r7, #16]
 8006524:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8006526:	693b      	ldr	r3, [r7, #16]
 8006528:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800652a:	2201      	movs	r2, #1
 800652c:	409a      	lsls	r2, r3
 800652e:	4b0f      	ldr	r3, [pc, #60]	@ (800656c <xTaskPriorityDisinherit+0x10c>)
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	4313      	orrs	r3, r2
 8006534:	4a0d      	ldr	r2, [pc, #52]	@ (800656c <xTaskPriorityDisinherit+0x10c>)
 8006536:	6013      	str	r3, [r2, #0]
 8006538:	693b      	ldr	r3, [r7, #16]
 800653a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800653c:	4613      	mov	r3, r2
 800653e:	009b      	lsls	r3, r3, #2
 8006540:	4413      	add	r3, r2
 8006542:	009b      	lsls	r3, r3, #2
 8006544:	4a08      	ldr	r2, [pc, #32]	@ (8006568 <xTaskPriorityDisinherit+0x108>)
 8006546:	441a      	add	r2, r3
 8006548:	693b      	ldr	r3, [r7, #16]
 800654a:	3304      	adds	r3, #4
 800654c:	4619      	mov	r1, r3
 800654e:	4610      	mov	r0, r2
 8006550:	f7fe fb85 	bl	8004c5e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8006554:	2301      	movs	r3, #1
 8006556:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8006558:	697b      	ldr	r3, [r7, #20]
	}
 800655a:	4618      	mov	r0, r3
 800655c:	3718      	adds	r7, #24
 800655e:	46bd      	mov	sp, r7
 8006560:	bd80      	pop	{r7, pc}
 8006562:	bf00      	nop
 8006564:	200004b8 	.word	0x200004b8
 8006568:	200004bc 	.word	0x200004bc
 800656c:	200005c0 	.word	0x200005c0

08006570 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8006570:	b580      	push	{r7, lr}
 8006572:	b084      	sub	sp, #16
 8006574:	af00      	add	r7, sp, #0
 8006576:	6078      	str	r0, [r7, #4]
 8006578:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800657a:	4b29      	ldr	r3, [pc, #164]	@ (8006620 <prvAddCurrentTaskToDelayedList+0xb0>)
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006580:	4b28      	ldr	r3, [pc, #160]	@ (8006624 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	3304      	adds	r3, #4
 8006586:	4618      	mov	r0, r3
 8006588:	f7fe fbc6 	bl	8004d18 <uxListRemove>
 800658c:	4603      	mov	r3, r0
 800658e:	2b00      	cmp	r3, #0
 8006590:	d10b      	bne.n	80065aa <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8006592:	4b24      	ldr	r3, [pc, #144]	@ (8006624 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006598:	2201      	movs	r2, #1
 800659a:	fa02 f303 	lsl.w	r3, r2, r3
 800659e:	43da      	mvns	r2, r3
 80065a0:	4b21      	ldr	r3, [pc, #132]	@ (8006628 <prvAddCurrentTaskToDelayedList+0xb8>)
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	4013      	ands	r3, r2
 80065a6:	4a20      	ldr	r2, [pc, #128]	@ (8006628 <prvAddCurrentTaskToDelayedList+0xb8>)
 80065a8:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80065b0:	d10a      	bne.n	80065c8 <prvAddCurrentTaskToDelayedList+0x58>
 80065b2:	683b      	ldr	r3, [r7, #0]
 80065b4:	2b00      	cmp	r3, #0
 80065b6:	d007      	beq.n	80065c8 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80065b8:	4b1a      	ldr	r3, [pc, #104]	@ (8006624 <prvAddCurrentTaskToDelayedList+0xb4>)
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	3304      	adds	r3, #4
 80065be:	4619      	mov	r1, r3
 80065c0:	481a      	ldr	r0, [pc, #104]	@ (800662c <prvAddCurrentTaskToDelayedList+0xbc>)
 80065c2:	f7fe fb4c 	bl	8004c5e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80065c6:	e026      	b.n	8006616 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80065c8:	68fa      	ldr	r2, [r7, #12]
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	4413      	add	r3, r2
 80065ce:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80065d0:	4b14      	ldr	r3, [pc, #80]	@ (8006624 <prvAddCurrentTaskToDelayedList+0xb4>)
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	68ba      	ldr	r2, [r7, #8]
 80065d6:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80065d8:	68ba      	ldr	r2, [r7, #8]
 80065da:	68fb      	ldr	r3, [r7, #12]
 80065dc:	429a      	cmp	r2, r3
 80065de:	d209      	bcs.n	80065f4 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80065e0:	4b13      	ldr	r3, [pc, #76]	@ (8006630 <prvAddCurrentTaskToDelayedList+0xc0>)
 80065e2:	681a      	ldr	r2, [r3, #0]
 80065e4:	4b0f      	ldr	r3, [pc, #60]	@ (8006624 <prvAddCurrentTaskToDelayedList+0xb4>)
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	3304      	adds	r3, #4
 80065ea:	4619      	mov	r1, r3
 80065ec:	4610      	mov	r0, r2
 80065ee:	f7fe fb5a 	bl	8004ca6 <vListInsert>
}
 80065f2:	e010      	b.n	8006616 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80065f4:	4b0f      	ldr	r3, [pc, #60]	@ (8006634 <prvAddCurrentTaskToDelayedList+0xc4>)
 80065f6:	681a      	ldr	r2, [r3, #0]
 80065f8:	4b0a      	ldr	r3, [pc, #40]	@ (8006624 <prvAddCurrentTaskToDelayedList+0xb4>)
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	3304      	adds	r3, #4
 80065fe:	4619      	mov	r1, r3
 8006600:	4610      	mov	r0, r2
 8006602:	f7fe fb50 	bl	8004ca6 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8006606:	4b0c      	ldr	r3, [pc, #48]	@ (8006638 <prvAddCurrentTaskToDelayedList+0xc8>)
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	68ba      	ldr	r2, [r7, #8]
 800660c:	429a      	cmp	r2, r3
 800660e:	d202      	bcs.n	8006616 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8006610:	4a09      	ldr	r2, [pc, #36]	@ (8006638 <prvAddCurrentTaskToDelayedList+0xc8>)
 8006612:	68bb      	ldr	r3, [r7, #8]
 8006614:	6013      	str	r3, [r2, #0]
}
 8006616:	bf00      	nop
 8006618:	3710      	adds	r7, #16
 800661a:	46bd      	mov	sp, r7
 800661c:	bd80      	pop	{r7, pc}
 800661e:	bf00      	nop
 8006620:	200005bc 	.word	0x200005bc
 8006624:	200004b8 	.word	0x200004b8
 8006628:	200005c0 	.word	0x200005c0
 800662c:	200005a4 	.word	0x200005a4
 8006630:	20000574 	.word	0x20000574
 8006634:	20000570 	.word	0x20000570
 8006638:	200005d8 	.word	0x200005d8

0800663c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800663c:	b480      	push	{r7}
 800663e:	b085      	sub	sp, #20
 8006640:	af00      	add	r7, sp, #0
 8006642:	60f8      	str	r0, [r7, #12]
 8006644:	60b9      	str	r1, [r7, #8]
 8006646:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8006648:	68fb      	ldr	r3, [r7, #12]
 800664a:	3b04      	subs	r3, #4
 800664c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800664e:	68fb      	ldr	r3, [r7, #12]
 8006650:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8006654:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006656:	68fb      	ldr	r3, [r7, #12]
 8006658:	3b04      	subs	r3, #4
 800665a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800665c:	68bb      	ldr	r3, [r7, #8]
 800665e:	f023 0201 	bic.w	r2, r3, #1
 8006662:	68fb      	ldr	r3, [r7, #12]
 8006664:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	3b04      	subs	r3, #4
 800666a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800666c:	4a0c      	ldr	r2, [pc, #48]	@ (80066a0 <pxPortInitialiseStack+0x64>)
 800666e:	68fb      	ldr	r3, [r7, #12]
 8006670:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8006672:	68fb      	ldr	r3, [r7, #12]
 8006674:	3b14      	subs	r3, #20
 8006676:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8006678:	687a      	ldr	r2, [r7, #4]
 800667a:	68fb      	ldr	r3, [r7, #12]
 800667c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800667e:	68fb      	ldr	r3, [r7, #12]
 8006680:	3b04      	subs	r3, #4
 8006682:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8006684:	68fb      	ldr	r3, [r7, #12]
 8006686:	f06f 0202 	mvn.w	r2, #2
 800668a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	3b20      	subs	r3, #32
 8006690:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8006692:	68fb      	ldr	r3, [r7, #12]
}
 8006694:	4618      	mov	r0, r3
 8006696:	3714      	adds	r7, #20
 8006698:	46bd      	mov	sp, r7
 800669a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800669e:	4770      	bx	lr
 80066a0:	080066a5 	.word	0x080066a5

080066a4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80066a4:	b480      	push	{r7}
 80066a6:	b085      	sub	sp, #20
 80066a8:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80066aa:	2300      	movs	r3, #0
 80066ac:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80066ae:	4b13      	ldr	r3, [pc, #76]	@ (80066fc <prvTaskExitError+0x58>)
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80066b6:	d00b      	beq.n	80066d0 <prvTaskExitError+0x2c>
	__asm volatile
 80066b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80066bc:	f383 8811 	msr	BASEPRI, r3
 80066c0:	f3bf 8f6f 	isb	sy
 80066c4:	f3bf 8f4f 	dsb	sy
 80066c8:	60fb      	str	r3, [r7, #12]
}
 80066ca:	bf00      	nop
 80066cc:	bf00      	nop
 80066ce:	e7fd      	b.n	80066cc <prvTaskExitError+0x28>
	__asm volatile
 80066d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80066d4:	f383 8811 	msr	BASEPRI, r3
 80066d8:	f3bf 8f6f 	isb	sy
 80066dc:	f3bf 8f4f 	dsb	sy
 80066e0:	60bb      	str	r3, [r7, #8]
}
 80066e2:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80066e4:	bf00      	nop
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	2b00      	cmp	r3, #0
 80066ea:	d0fc      	beq.n	80066e6 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80066ec:	bf00      	nop
 80066ee:	bf00      	nop
 80066f0:	3714      	adds	r7, #20
 80066f2:	46bd      	mov	sp, r7
 80066f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066f8:	4770      	bx	lr
 80066fa:	bf00      	nop
 80066fc:	20000010 	.word	0x20000010

08006700 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8006700:	4b07      	ldr	r3, [pc, #28]	@ (8006720 <pxCurrentTCBConst2>)
 8006702:	6819      	ldr	r1, [r3, #0]
 8006704:	6808      	ldr	r0, [r1, #0]
 8006706:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800670a:	f380 8809 	msr	PSP, r0
 800670e:	f3bf 8f6f 	isb	sy
 8006712:	f04f 0000 	mov.w	r0, #0
 8006716:	f380 8811 	msr	BASEPRI, r0
 800671a:	4770      	bx	lr
 800671c:	f3af 8000 	nop.w

08006720 <pxCurrentTCBConst2>:
 8006720:	200004b8 	.word	0x200004b8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8006724:	bf00      	nop
 8006726:	bf00      	nop

08006728 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8006728:	4808      	ldr	r0, [pc, #32]	@ (800674c <prvPortStartFirstTask+0x24>)
 800672a:	6800      	ldr	r0, [r0, #0]
 800672c:	6800      	ldr	r0, [r0, #0]
 800672e:	f380 8808 	msr	MSP, r0
 8006732:	f04f 0000 	mov.w	r0, #0
 8006736:	f380 8814 	msr	CONTROL, r0
 800673a:	b662      	cpsie	i
 800673c:	b661      	cpsie	f
 800673e:	f3bf 8f4f 	dsb	sy
 8006742:	f3bf 8f6f 	isb	sy
 8006746:	df00      	svc	0
 8006748:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800674a:	bf00      	nop
 800674c:	e000ed08 	.word	0xe000ed08

08006750 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8006750:	b580      	push	{r7, lr}
 8006752:	b086      	sub	sp, #24
 8006754:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8006756:	4b47      	ldr	r3, [pc, #284]	@ (8006874 <xPortStartScheduler+0x124>)
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	4a47      	ldr	r2, [pc, #284]	@ (8006878 <xPortStartScheduler+0x128>)
 800675c:	4293      	cmp	r3, r2
 800675e:	d10b      	bne.n	8006778 <xPortStartScheduler+0x28>
	__asm volatile
 8006760:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006764:	f383 8811 	msr	BASEPRI, r3
 8006768:	f3bf 8f6f 	isb	sy
 800676c:	f3bf 8f4f 	dsb	sy
 8006770:	60fb      	str	r3, [r7, #12]
}
 8006772:	bf00      	nop
 8006774:	bf00      	nop
 8006776:	e7fd      	b.n	8006774 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8006778:	4b3e      	ldr	r3, [pc, #248]	@ (8006874 <xPortStartScheduler+0x124>)
 800677a:	681b      	ldr	r3, [r3, #0]
 800677c:	4a3f      	ldr	r2, [pc, #252]	@ (800687c <xPortStartScheduler+0x12c>)
 800677e:	4293      	cmp	r3, r2
 8006780:	d10b      	bne.n	800679a <xPortStartScheduler+0x4a>
	__asm volatile
 8006782:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006786:	f383 8811 	msr	BASEPRI, r3
 800678a:	f3bf 8f6f 	isb	sy
 800678e:	f3bf 8f4f 	dsb	sy
 8006792:	613b      	str	r3, [r7, #16]
}
 8006794:	bf00      	nop
 8006796:	bf00      	nop
 8006798:	e7fd      	b.n	8006796 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800679a:	4b39      	ldr	r3, [pc, #228]	@ (8006880 <xPortStartScheduler+0x130>)
 800679c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800679e:	697b      	ldr	r3, [r7, #20]
 80067a0:	781b      	ldrb	r3, [r3, #0]
 80067a2:	b2db      	uxtb	r3, r3
 80067a4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80067a6:	697b      	ldr	r3, [r7, #20]
 80067a8:	22ff      	movs	r2, #255	@ 0xff
 80067aa:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80067ac:	697b      	ldr	r3, [r7, #20]
 80067ae:	781b      	ldrb	r3, [r3, #0]
 80067b0:	b2db      	uxtb	r3, r3
 80067b2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80067b4:	78fb      	ldrb	r3, [r7, #3]
 80067b6:	b2db      	uxtb	r3, r3
 80067b8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80067bc:	b2da      	uxtb	r2, r3
 80067be:	4b31      	ldr	r3, [pc, #196]	@ (8006884 <xPortStartScheduler+0x134>)
 80067c0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80067c2:	4b31      	ldr	r3, [pc, #196]	@ (8006888 <xPortStartScheduler+0x138>)
 80067c4:	2207      	movs	r2, #7
 80067c6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80067c8:	e009      	b.n	80067de <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 80067ca:	4b2f      	ldr	r3, [pc, #188]	@ (8006888 <xPortStartScheduler+0x138>)
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	3b01      	subs	r3, #1
 80067d0:	4a2d      	ldr	r2, [pc, #180]	@ (8006888 <xPortStartScheduler+0x138>)
 80067d2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80067d4:	78fb      	ldrb	r3, [r7, #3]
 80067d6:	b2db      	uxtb	r3, r3
 80067d8:	005b      	lsls	r3, r3, #1
 80067da:	b2db      	uxtb	r3, r3
 80067dc:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80067de:	78fb      	ldrb	r3, [r7, #3]
 80067e0:	b2db      	uxtb	r3, r3
 80067e2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80067e6:	2b80      	cmp	r3, #128	@ 0x80
 80067e8:	d0ef      	beq.n	80067ca <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80067ea:	4b27      	ldr	r3, [pc, #156]	@ (8006888 <xPortStartScheduler+0x138>)
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	f1c3 0307 	rsb	r3, r3, #7
 80067f2:	2b04      	cmp	r3, #4
 80067f4:	d00b      	beq.n	800680e <xPortStartScheduler+0xbe>
	__asm volatile
 80067f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80067fa:	f383 8811 	msr	BASEPRI, r3
 80067fe:	f3bf 8f6f 	isb	sy
 8006802:	f3bf 8f4f 	dsb	sy
 8006806:	60bb      	str	r3, [r7, #8]
}
 8006808:	bf00      	nop
 800680a:	bf00      	nop
 800680c:	e7fd      	b.n	800680a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800680e:	4b1e      	ldr	r3, [pc, #120]	@ (8006888 <xPortStartScheduler+0x138>)
 8006810:	681b      	ldr	r3, [r3, #0]
 8006812:	021b      	lsls	r3, r3, #8
 8006814:	4a1c      	ldr	r2, [pc, #112]	@ (8006888 <xPortStartScheduler+0x138>)
 8006816:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8006818:	4b1b      	ldr	r3, [pc, #108]	@ (8006888 <xPortStartScheduler+0x138>)
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8006820:	4a19      	ldr	r2, [pc, #100]	@ (8006888 <xPortStartScheduler+0x138>)
 8006822:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	b2da      	uxtb	r2, r3
 8006828:	697b      	ldr	r3, [r7, #20]
 800682a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800682c:	4b17      	ldr	r3, [pc, #92]	@ (800688c <xPortStartScheduler+0x13c>)
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	4a16      	ldr	r2, [pc, #88]	@ (800688c <xPortStartScheduler+0x13c>)
 8006832:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8006836:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8006838:	4b14      	ldr	r3, [pc, #80]	@ (800688c <xPortStartScheduler+0x13c>)
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	4a13      	ldr	r2, [pc, #76]	@ (800688c <xPortStartScheduler+0x13c>)
 800683e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8006842:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8006844:	f000 f8da 	bl	80069fc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8006848:	4b11      	ldr	r3, [pc, #68]	@ (8006890 <xPortStartScheduler+0x140>)
 800684a:	2200      	movs	r2, #0
 800684c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800684e:	f000 f8f9 	bl	8006a44 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8006852:	4b10      	ldr	r3, [pc, #64]	@ (8006894 <xPortStartScheduler+0x144>)
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	4a0f      	ldr	r2, [pc, #60]	@ (8006894 <xPortStartScheduler+0x144>)
 8006858:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800685c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800685e:	f7ff ff63 	bl	8006728 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8006862:	f7ff fb8f 	bl	8005f84 <vTaskSwitchContext>
	prvTaskExitError();
 8006866:	f7ff ff1d 	bl	80066a4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800686a:	2300      	movs	r3, #0
}
 800686c:	4618      	mov	r0, r3
 800686e:	3718      	adds	r7, #24
 8006870:	46bd      	mov	sp, r7
 8006872:	bd80      	pop	{r7, pc}
 8006874:	e000ed00 	.word	0xe000ed00
 8006878:	410fc271 	.word	0x410fc271
 800687c:	410fc270 	.word	0x410fc270
 8006880:	e000e400 	.word	0xe000e400
 8006884:	200005e4 	.word	0x200005e4
 8006888:	200005e8 	.word	0x200005e8
 800688c:	e000ed20 	.word	0xe000ed20
 8006890:	20000010 	.word	0x20000010
 8006894:	e000ef34 	.word	0xe000ef34

08006898 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8006898:	b480      	push	{r7}
 800689a:	b083      	sub	sp, #12
 800689c:	af00      	add	r7, sp, #0
	__asm volatile
 800689e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80068a2:	f383 8811 	msr	BASEPRI, r3
 80068a6:	f3bf 8f6f 	isb	sy
 80068aa:	f3bf 8f4f 	dsb	sy
 80068ae:	607b      	str	r3, [r7, #4]
}
 80068b0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80068b2:	4b10      	ldr	r3, [pc, #64]	@ (80068f4 <vPortEnterCritical+0x5c>)
 80068b4:	681b      	ldr	r3, [r3, #0]
 80068b6:	3301      	adds	r3, #1
 80068b8:	4a0e      	ldr	r2, [pc, #56]	@ (80068f4 <vPortEnterCritical+0x5c>)
 80068ba:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80068bc:	4b0d      	ldr	r3, [pc, #52]	@ (80068f4 <vPortEnterCritical+0x5c>)
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	2b01      	cmp	r3, #1
 80068c2:	d110      	bne.n	80068e6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80068c4:	4b0c      	ldr	r3, [pc, #48]	@ (80068f8 <vPortEnterCritical+0x60>)
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	b2db      	uxtb	r3, r3
 80068ca:	2b00      	cmp	r3, #0
 80068cc:	d00b      	beq.n	80068e6 <vPortEnterCritical+0x4e>
	__asm volatile
 80068ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80068d2:	f383 8811 	msr	BASEPRI, r3
 80068d6:	f3bf 8f6f 	isb	sy
 80068da:	f3bf 8f4f 	dsb	sy
 80068de:	603b      	str	r3, [r7, #0]
}
 80068e0:	bf00      	nop
 80068e2:	bf00      	nop
 80068e4:	e7fd      	b.n	80068e2 <vPortEnterCritical+0x4a>
	}
}
 80068e6:	bf00      	nop
 80068e8:	370c      	adds	r7, #12
 80068ea:	46bd      	mov	sp, r7
 80068ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068f0:	4770      	bx	lr
 80068f2:	bf00      	nop
 80068f4:	20000010 	.word	0x20000010
 80068f8:	e000ed04 	.word	0xe000ed04

080068fc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80068fc:	b480      	push	{r7}
 80068fe:	b083      	sub	sp, #12
 8006900:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8006902:	4b12      	ldr	r3, [pc, #72]	@ (800694c <vPortExitCritical+0x50>)
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	2b00      	cmp	r3, #0
 8006908:	d10b      	bne.n	8006922 <vPortExitCritical+0x26>
	__asm volatile
 800690a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800690e:	f383 8811 	msr	BASEPRI, r3
 8006912:	f3bf 8f6f 	isb	sy
 8006916:	f3bf 8f4f 	dsb	sy
 800691a:	607b      	str	r3, [r7, #4]
}
 800691c:	bf00      	nop
 800691e:	bf00      	nop
 8006920:	e7fd      	b.n	800691e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8006922:	4b0a      	ldr	r3, [pc, #40]	@ (800694c <vPortExitCritical+0x50>)
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	3b01      	subs	r3, #1
 8006928:	4a08      	ldr	r2, [pc, #32]	@ (800694c <vPortExitCritical+0x50>)
 800692a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800692c:	4b07      	ldr	r3, [pc, #28]	@ (800694c <vPortExitCritical+0x50>)
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	2b00      	cmp	r3, #0
 8006932:	d105      	bne.n	8006940 <vPortExitCritical+0x44>
 8006934:	2300      	movs	r3, #0
 8006936:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006938:	683b      	ldr	r3, [r7, #0]
 800693a:	f383 8811 	msr	BASEPRI, r3
}
 800693e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8006940:	bf00      	nop
 8006942:	370c      	adds	r7, #12
 8006944:	46bd      	mov	sp, r7
 8006946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800694a:	4770      	bx	lr
 800694c:	20000010 	.word	0x20000010

08006950 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8006950:	f3ef 8009 	mrs	r0, PSP
 8006954:	f3bf 8f6f 	isb	sy
 8006958:	4b15      	ldr	r3, [pc, #84]	@ (80069b0 <pxCurrentTCBConst>)
 800695a:	681a      	ldr	r2, [r3, #0]
 800695c:	f01e 0f10 	tst.w	lr, #16
 8006960:	bf08      	it	eq
 8006962:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8006966:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800696a:	6010      	str	r0, [r2, #0]
 800696c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8006970:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8006974:	f380 8811 	msr	BASEPRI, r0
 8006978:	f3bf 8f4f 	dsb	sy
 800697c:	f3bf 8f6f 	isb	sy
 8006980:	f7ff fb00 	bl	8005f84 <vTaskSwitchContext>
 8006984:	f04f 0000 	mov.w	r0, #0
 8006988:	f380 8811 	msr	BASEPRI, r0
 800698c:	bc09      	pop	{r0, r3}
 800698e:	6819      	ldr	r1, [r3, #0]
 8006990:	6808      	ldr	r0, [r1, #0]
 8006992:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006996:	f01e 0f10 	tst.w	lr, #16
 800699a:	bf08      	it	eq
 800699c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80069a0:	f380 8809 	msr	PSP, r0
 80069a4:	f3bf 8f6f 	isb	sy
 80069a8:	4770      	bx	lr
 80069aa:	bf00      	nop
 80069ac:	f3af 8000 	nop.w

080069b0 <pxCurrentTCBConst>:
 80069b0:	200004b8 	.word	0x200004b8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80069b4:	bf00      	nop
 80069b6:	bf00      	nop

080069b8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80069b8:	b580      	push	{r7, lr}
 80069ba:	b082      	sub	sp, #8
 80069bc:	af00      	add	r7, sp, #0
	__asm volatile
 80069be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80069c2:	f383 8811 	msr	BASEPRI, r3
 80069c6:	f3bf 8f6f 	isb	sy
 80069ca:	f3bf 8f4f 	dsb	sy
 80069ce:	607b      	str	r3, [r7, #4]
}
 80069d0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80069d2:	f7ff fa1d 	bl	8005e10 <xTaskIncrementTick>
 80069d6:	4603      	mov	r3, r0
 80069d8:	2b00      	cmp	r3, #0
 80069da:	d003      	beq.n	80069e4 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80069dc:	4b06      	ldr	r3, [pc, #24]	@ (80069f8 <SysTick_Handler+0x40>)
 80069de:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80069e2:	601a      	str	r2, [r3, #0]
 80069e4:	2300      	movs	r3, #0
 80069e6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80069e8:	683b      	ldr	r3, [r7, #0]
 80069ea:	f383 8811 	msr	BASEPRI, r3
}
 80069ee:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80069f0:	bf00      	nop
 80069f2:	3708      	adds	r7, #8
 80069f4:	46bd      	mov	sp, r7
 80069f6:	bd80      	pop	{r7, pc}
 80069f8:	e000ed04 	.word	0xe000ed04

080069fc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80069fc:	b480      	push	{r7}
 80069fe:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8006a00:	4b0b      	ldr	r3, [pc, #44]	@ (8006a30 <vPortSetupTimerInterrupt+0x34>)
 8006a02:	2200      	movs	r2, #0
 8006a04:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8006a06:	4b0b      	ldr	r3, [pc, #44]	@ (8006a34 <vPortSetupTimerInterrupt+0x38>)
 8006a08:	2200      	movs	r2, #0
 8006a0a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8006a0c:	4b0a      	ldr	r3, [pc, #40]	@ (8006a38 <vPortSetupTimerInterrupt+0x3c>)
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	4a0a      	ldr	r2, [pc, #40]	@ (8006a3c <vPortSetupTimerInterrupt+0x40>)
 8006a12:	fba2 2303 	umull	r2, r3, r2, r3
 8006a16:	099b      	lsrs	r3, r3, #6
 8006a18:	4a09      	ldr	r2, [pc, #36]	@ (8006a40 <vPortSetupTimerInterrupt+0x44>)
 8006a1a:	3b01      	subs	r3, #1
 8006a1c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8006a1e:	4b04      	ldr	r3, [pc, #16]	@ (8006a30 <vPortSetupTimerInterrupt+0x34>)
 8006a20:	2207      	movs	r2, #7
 8006a22:	601a      	str	r2, [r3, #0]
}
 8006a24:	bf00      	nop
 8006a26:	46bd      	mov	sp, r7
 8006a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a2c:	4770      	bx	lr
 8006a2e:	bf00      	nop
 8006a30:	e000e010 	.word	0xe000e010
 8006a34:	e000e018 	.word	0xe000e018
 8006a38:	20000000 	.word	0x20000000
 8006a3c:	10624dd3 	.word	0x10624dd3
 8006a40:	e000e014 	.word	0xe000e014

08006a44 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8006a44:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8006a54 <vPortEnableVFP+0x10>
 8006a48:	6801      	ldr	r1, [r0, #0]
 8006a4a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8006a4e:	6001      	str	r1, [r0, #0]
 8006a50:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8006a52:	bf00      	nop
 8006a54:	e000ed88 	.word	0xe000ed88

08006a58 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8006a58:	b480      	push	{r7}
 8006a5a:	b085      	sub	sp, #20
 8006a5c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8006a5e:	f3ef 8305 	mrs	r3, IPSR
 8006a62:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8006a64:	68fb      	ldr	r3, [r7, #12]
 8006a66:	2b0f      	cmp	r3, #15
 8006a68:	d915      	bls.n	8006a96 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8006a6a:	4a18      	ldr	r2, [pc, #96]	@ (8006acc <vPortValidateInterruptPriority+0x74>)
 8006a6c:	68fb      	ldr	r3, [r7, #12]
 8006a6e:	4413      	add	r3, r2
 8006a70:	781b      	ldrb	r3, [r3, #0]
 8006a72:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8006a74:	4b16      	ldr	r3, [pc, #88]	@ (8006ad0 <vPortValidateInterruptPriority+0x78>)
 8006a76:	781b      	ldrb	r3, [r3, #0]
 8006a78:	7afa      	ldrb	r2, [r7, #11]
 8006a7a:	429a      	cmp	r2, r3
 8006a7c:	d20b      	bcs.n	8006a96 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8006a7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a82:	f383 8811 	msr	BASEPRI, r3
 8006a86:	f3bf 8f6f 	isb	sy
 8006a8a:	f3bf 8f4f 	dsb	sy
 8006a8e:	607b      	str	r3, [r7, #4]
}
 8006a90:	bf00      	nop
 8006a92:	bf00      	nop
 8006a94:	e7fd      	b.n	8006a92 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8006a96:	4b0f      	ldr	r3, [pc, #60]	@ (8006ad4 <vPortValidateInterruptPriority+0x7c>)
 8006a98:	681b      	ldr	r3, [r3, #0]
 8006a9a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8006a9e:	4b0e      	ldr	r3, [pc, #56]	@ (8006ad8 <vPortValidateInterruptPriority+0x80>)
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	429a      	cmp	r2, r3
 8006aa4:	d90b      	bls.n	8006abe <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8006aa6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006aaa:	f383 8811 	msr	BASEPRI, r3
 8006aae:	f3bf 8f6f 	isb	sy
 8006ab2:	f3bf 8f4f 	dsb	sy
 8006ab6:	603b      	str	r3, [r7, #0]
}
 8006ab8:	bf00      	nop
 8006aba:	bf00      	nop
 8006abc:	e7fd      	b.n	8006aba <vPortValidateInterruptPriority+0x62>
	}
 8006abe:	bf00      	nop
 8006ac0:	3714      	adds	r7, #20
 8006ac2:	46bd      	mov	sp, r7
 8006ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ac8:	4770      	bx	lr
 8006aca:	bf00      	nop
 8006acc:	e000e3f0 	.word	0xe000e3f0
 8006ad0:	200005e4 	.word	0x200005e4
 8006ad4:	e000ed0c 	.word	0xe000ed0c
 8006ad8:	200005e8 	.word	0x200005e8

08006adc <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8006adc:	b580      	push	{r7, lr}
 8006ade:	b08a      	sub	sp, #40	@ 0x28
 8006ae0:	af00      	add	r7, sp, #0
 8006ae2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8006ae4:	2300      	movs	r3, #0
 8006ae6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8006ae8:	f7ff f8e6 	bl	8005cb8 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8006aec:	4b5c      	ldr	r3, [pc, #368]	@ (8006c60 <pvPortMalloc+0x184>)
 8006aee:	681b      	ldr	r3, [r3, #0]
 8006af0:	2b00      	cmp	r3, #0
 8006af2:	d101      	bne.n	8006af8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8006af4:	f000 f924 	bl	8006d40 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8006af8:	4b5a      	ldr	r3, [pc, #360]	@ (8006c64 <pvPortMalloc+0x188>)
 8006afa:	681a      	ldr	r2, [r3, #0]
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	4013      	ands	r3, r2
 8006b00:	2b00      	cmp	r3, #0
 8006b02:	f040 8095 	bne.w	8006c30 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	2b00      	cmp	r3, #0
 8006b0a:	d01e      	beq.n	8006b4a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8006b0c:	2208      	movs	r2, #8
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	4413      	add	r3, r2
 8006b12:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	f003 0307 	and.w	r3, r3, #7
 8006b1a:	2b00      	cmp	r3, #0
 8006b1c:	d015      	beq.n	8006b4a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	f023 0307 	bic.w	r3, r3, #7
 8006b24:	3308      	adds	r3, #8
 8006b26:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	f003 0307 	and.w	r3, r3, #7
 8006b2e:	2b00      	cmp	r3, #0
 8006b30:	d00b      	beq.n	8006b4a <pvPortMalloc+0x6e>
	__asm volatile
 8006b32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b36:	f383 8811 	msr	BASEPRI, r3
 8006b3a:	f3bf 8f6f 	isb	sy
 8006b3e:	f3bf 8f4f 	dsb	sy
 8006b42:	617b      	str	r3, [r7, #20]
}
 8006b44:	bf00      	nop
 8006b46:	bf00      	nop
 8006b48:	e7fd      	b.n	8006b46 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	2b00      	cmp	r3, #0
 8006b4e:	d06f      	beq.n	8006c30 <pvPortMalloc+0x154>
 8006b50:	4b45      	ldr	r3, [pc, #276]	@ (8006c68 <pvPortMalloc+0x18c>)
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	687a      	ldr	r2, [r7, #4]
 8006b56:	429a      	cmp	r2, r3
 8006b58:	d86a      	bhi.n	8006c30 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8006b5a:	4b44      	ldr	r3, [pc, #272]	@ (8006c6c <pvPortMalloc+0x190>)
 8006b5c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8006b5e:	4b43      	ldr	r3, [pc, #268]	@ (8006c6c <pvPortMalloc+0x190>)
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006b64:	e004      	b.n	8006b70 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8006b66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b68:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8006b6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b6c:	681b      	ldr	r3, [r3, #0]
 8006b6e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006b70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b72:	685b      	ldr	r3, [r3, #4]
 8006b74:	687a      	ldr	r2, [r7, #4]
 8006b76:	429a      	cmp	r2, r3
 8006b78:	d903      	bls.n	8006b82 <pvPortMalloc+0xa6>
 8006b7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b7c:	681b      	ldr	r3, [r3, #0]
 8006b7e:	2b00      	cmp	r3, #0
 8006b80:	d1f1      	bne.n	8006b66 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8006b82:	4b37      	ldr	r3, [pc, #220]	@ (8006c60 <pvPortMalloc+0x184>)
 8006b84:	681b      	ldr	r3, [r3, #0]
 8006b86:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006b88:	429a      	cmp	r2, r3
 8006b8a:	d051      	beq.n	8006c30 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8006b8c:	6a3b      	ldr	r3, [r7, #32]
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	2208      	movs	r2, #8
 8006b92:	4413      	add	r3, r2
 8006b94:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8006b96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b98:	681a      	ldr	r2, [r3, #0]
 8006b9a:	6a3b      	ldr	r3, [r7, #32]
 8006b9c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8006b9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ba0:	685a      	ldr	r2, [r3, #4]
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	1ad2      	subs	r2, r2, r3
 8006ba6:	2308      	movs	r3, #8
 8006ba8:	005b      	lsls	r3, r3, #1
 8006baa:	429a      	cmp	r2, r3
 8006bac:	d920      	bls.n	8006bf0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8006bae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	4413      	add	r3, r2
 8006bb4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006bb6:	69bb      	ldr	r3, [r7, #24]
 8006bb8:	f003 0307 	and.w	r3, r3, #7
 8006bbc:	2b00      	cmp	r3, #0
 8006bbe:	d00b      	beq.n	8006bd8 <pvPortMalloc+0xfc>
	__asm volatile
 8006bc0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006bc4:	f383 8811 	msr	BASEPRI, r3
 8006bc8:	f3bf 8f6f 	isb	sy
 8006bcc:	f3bf 8f4f 	dsb	sy
 8006bd0:	613b      	str	r3, [r7, #16]
}
 8006bd2:	bf00      	nop
 8006bd4:	bf00      	nop
 8006bd6:	e7fd      	b.n	8006bd4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8006bd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006bda:	685a      	ldr	r2, [r3, #4]
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	1ad2      	subs	r2, r2, r3
 8006be0:	69bb      	ldr	r3, [r7, #24]
 8006be2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8006be4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006be6:	687a      	ldr	r2, [r7, #4]
 8006be8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8006bea:	69b8      	ldr	r0, [r7, #24]
 8006bec:	f000 f90a 	bl	8006e04 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8006bf0:	4b1d      	ldr	r3, [pc, #116]	@ (8006c68 <pvPortMalloc+0x18c>)
 8006bf2:	681a      	ldr	r2, [r3, #0]
 8006bf4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006bf6:	685b      	ldr	r3, [r3, #4]
 8006bf8:	1ad3      	subs	r3, r2, r3
 8006bfa:	4a1b      	ldr	r2, [pc, #108]	@ (8006c68 <pvPortMalloc+0x18c>)
 8006bfc:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8006bfe:	4b1a      	ldr	r3, [pc, #104]	@ (8006c68 <pvPortMalloc+0x18c>)
 8006c00:	681a      	ldr	r2, [r3, #0]
 8006c02:	4b1b      	ldr	r3, [pc, #108]	@ (8006c70 <pvPortMalloc+0x194>)
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	429a      	cmp	r2, r3
 8006c08:	d203      	bcs.n	8006c12 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8006c0a:	4b17      	ldr	r3, [pc, #92]	@ (8006c68 <pvPortMalloc+0x18c>)
 8006c0c:	681b      	ldr	r3, [r3, #0]
 8006c0e:	4a18      	ldr	r2, [pc, #96]	@ (8006c70 <pvPortMalloc+0x194>)
 8006c10:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8006c12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c14:	685a      	ldr	r2, [r3, #4]
 8006c16:	4b13      	ldr	r3, [pc, #76]	@ (8006c64 <pvPortMalloc+0x188>)
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	431a      	orrs	r2, r3
 8006c1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c1e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8006c20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c22:	2200      	movs	r2, #0
 8006c24:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8006c26:	4b13      	ldr	r3, [pc, #76]	@ (8006c74 <pvPortMalloc+0x198>)
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	3301      	adds	r3, #1
 8006c2c:	4a11      	ldr	r2, [pc, #68]	@ (8006c74 <pvPortMalloc+0x198>)
 8006c2e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8006c30:	f7ff f850 	bl	8005cd4 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8006c34:	69fb      	ldr	r3, [r7, #28]
 8006c36:	f003 0307 	and.w	r3, r3, #7
 8006c3a:	2b00      	cmp	r3, #0
 8006c3c:	d00b      	beq.n	8006c56 <pvPortMalloc+0x17a>
	__asm volatile
 8006c3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c42:	f383 8811 	msr	BASEPRI, r3
 8006c46:	f3bf 8f6f 	isb	sy
 8006c4a:	f3bf 8f4f 	dsb	sy
 8006c4e:	60fb      	str	r3, [r7, #12]
}
 8006c50:	bf00      	nop
 8006c52:	bf00      	nop
 8006c54:	e7fd      	b.n	8006c52 <pvPortMalloc+0x176>
	return pvReturn;
 8006c56:	69fb      	ldr	r3, [r7, #28]
}
 8006c58:	4618      	mov	r0, r3
 8006c5a:	3728      	adds	r7, #40	@ 0x28
 8006c5c:	46bd      	mov	sp, r7
 8006c5e:	bd80      	pop	{r7, pc}
 8006c60:	200041f4 	.word	0x200041f4
 8006c64:	20004208 	.word	0x20004208
 8006c68:	200041f8 	.word	0x200041f8
 8006c6c:	200041ec 	.word	0x200041ec
 8006c70:	200041fc 	.word	0x200041fc
 8006c74:	20004200 	.word	0x20004200

08006c78 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8006c78:	b580      	push	{r7, lr}
 8006c7a:	b086      	sub	sp, #24
 8006c7c:	af00      	add	r7, sp, #0
 8006c7e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	2b00      	cmp	r3, #0
 8006c88:	d04f      	beq.n	8006d2a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8006c8a:	2308      	movs	r3, #8
 8006c8c:	425b      	negs	r3, r3
 8006c8e:	697a      	ldr	r2, [r7, #20]
 8006c90:	4413      	add	r3, r2
 8006c92:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8006c94:	697b      	ldr	r3, [r7, #20]
 8006c96:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8006c98:	693b      	ldr	r3, [r7, #16]
 8006c9a:	685a      	ldr	r2, [r3, #4]
 8006c9c:	4b25      	ldr	r3, [pc, #148]	@ (8006d34 <vPortFree+0xbc>)
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	4013      	ands	r3, r2
 8006ca2:	2b00      	cmp	r3, #0
 8006ca4:	d10b      	bne.n	8006cbe <vPortFree+0x46>
	__asm volatile
 8006ca6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006caa:	f383 8811 	msr	BASEPRI, r3
 8006cae:	f3bf 8f6f 	isb	sy
 8006cb2:	f3bf 8f4f 	dsb	sy
 8006cb6:	60fb      	str	r3, [r7, #12]
}
 8006cb8:	bf00      	nop
 8006cba:	bf00      	nop
 8006cbc:	e7fd      	b.n	8006cba <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8006cbe:	693b      	ldr	r3, [r7, #16]
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	2b00      	cmp	r3, #0
 8006cc4:	d00b      	beq.n	8006cde <vPortFree+0x66>
	__asm volatile
 8006cc6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006cca:	f383 8811 	msr	BASEPRI, r3
 8006cce:	f3bf 8f6f 	isb	sy
 8006cd2:	f3bf 8f4f 	dsb	sy
 8006cd6:	60bb      	str	r3, [r7, #8]
}
 8006cd8:	bf00      	nop
 8006cda:	bf00      	nop
 8006cdc:	e7fd      	b.n	8006cda <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8006cde:	693b      	ldr	r3, [r7, #16]
 8006ce0:	685a      	ldr	r2, [r3, #4]
 8006ce2:	4b14      	ldr	r3, [pc, #80]	@ (8006d34 <vPortFree+0xbc>)
 8006ce4:	681b      	ldr	r3, [r3, #0]
 8006ce6:	4013      	ands	r3, r2
 8006ce8:	2b00      	cmp	r3, #0
 8006cea:	d01e      	beq.n	8006d2a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8006cec:	693b      	ldr	r3, [r7, #16]
 8006cee:	681b      	ldr	r3, [r3, #0]
 8006cf0:	2b00      	cmp	r3, #0
 8006cf2:	d11a      	bne.n	8006d2a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8006cf4:	693b      	ldr	r3, [r7, #16]
 8006cf6:	685a      	ldr	r2, [r3, #4]
 8006cf8:	4b0e      	ldr	r3, [pc, #56]	@ (8006d34 <vPortFree+0xbc>)
 8006cfa:	681b      	ldr	r3, [r3, #0]
 8006cfc:	43db      	mvns	r3, r3
 8006cfe:	401a      	ands	r2, r3
 8006d00:	693b      	ldr	r3, [r7, #16]
 8006d02:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8006d04:	f7fe ffd8 	bl	8005cb8 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8006d08:	693b      	ldr	r3, [r7, #16]
 8006d0a:	685a      	ldr	r2, [r3, #4]
 8006d0c:	4b0a      	ldr	r3, [pc, #40]	@ (8006d38 <vPortFree+0xc0>)
 8006d0e:	681b      	ldr	r3, [r3, #0]
 8006d10:	4413      	add	r3, r2
 8006d12:	4a09      	ldr	r2, [pc, #36]	@ (8006d38 <vPortFree+0xc0>)
 8006d14:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8006d16:	6938      	ldr	r0, [r7, #16]
 8006d18:	f000 f874 	bl	8006e04 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8006d1c:	4b07      	ldr	r3, [pc, #28]	@ (8006d3c <vPortFree+0xc4>)
 8006d1e:	681b      	ldr	r3, [r3, #0]
 8006d20:	3301      	adds	r3, #1
 8006d22:	4a06      	ldr	r2, [pc, #24]	@ (8006d3c <vPortFree+0xc4>)
 8006d24:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8006d26:	f7fe ffd5 	bl	8005cd4 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8006d2a:	bf00      	nop
 8006d2c:	3718      	adds	r7, #24
 8006d2e:	46bd      	mov	sp, r7
 8006d30:	bd80      	pop	{r7, pc}
 8006d32:	bf00      	nop
 8006d34:	20004208 	.word	0x20004208
 8006d38:	200041f8 	.word	0x200041f8
 8006d3c:	20004204 	.word	0x20004204

08006d40 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8006d40:	b480      	push	{r7}
 8006d42:	b085      	sub	sp, #20
 8006d44:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8006d46:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 8006d4a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8006d4c:	4b27      	ldr	r3, [pc, #156]	@ (8006dec <prvHeapInit+0xac>)
 8006d4e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8006d50:	68fb      	ldr	r3, [r7, #12]
 8006d52:	f003 0307 	and.w	r3, r3, #7
 8006d56:	2b00      	cmp	r3, #0
 8006d58:	d00c      	beq.n	8006d74 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8006d5a:	68fb      	ldr	r3, [r7, #12]
 8006d5c:	3307      	adds	r3, #7
 8006d5e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006d60:	68fb      	ldr	r3, [r7, #12]
 8006d62:	f023 0307 	bic.w	r3, r3, #7
 8006d66:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8006d68:	68ba      	ldr	r2, [r7, #8]
 8006d6a:	68fb      	ldr	r3, [r7, #12]
 8006d6c:	1ad3      	subs	r3, r2, r3
 8006d6e:	4a1f      	ldr	r2, [pc, #124]	@ (8006dec <prvHeapInit+0xac>)
 8006d70:	4413      	add	r3, r2
 8006d72:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8006d74:	68fb      	ldr	r3, [r7, #12]
 8006d76:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8006d78:	4a1d      	ldr	r2, [pc, #116]	@ (8006df0 <prvHeapInit+0xb0>)
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8006d7e:	4b1c      	ldr	r3, [pc, #112]	@ (8006df0 <prvHeapInit+0xb0>)
 8006d80:	2200      	movs	r2, #0
 8006d82:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	68ba      	ldr	r2, [r7, #8]
 8006d88:	4413      	add	r3, r2
 8006d8a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8006d8c:	2208      	movs	r2, #8
 8006d8e:	68fb      	ldr	r3, [r7, #12]
 8006d90:	1a9b      	subs	r3, r3, r2
 8006d92:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006d94:	68fb      	ldr	r3, [r7, #12]
 8006d96:	f023 0307 	bic.w	r3, r3, #7
 8006d9a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8006d9c:	68fb      	ldr	r3, [r7, #12]
 8006d9e:	4a15      	ldr	r2, [pc, #84]	@ (8006df4 <prvHeapInit+0xb4>)
 8006da0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8006da2:	4b14      	ldr	r3, [pc, #80]	@ (8006df4 <prvHeapInit+0xb4>)
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	2200      	movs	r2, #0
 8006da8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8006daa:	4b12      	ldr	r3, [pc, #72]	@ (8006df4 <prvHeapInit+0xb4>)
 8006dac:	681b      	ldr	r3, [r3, #0]
 8006dae:	2200      	movs	r2, #0
 8006db0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8006db6:	683b      	ldr	r3, [r7, #0]
 8006db8:	68fa      	ldr	r2, [r7, #12]
 8006dba:	1ad2      	subs	r2, r2, r3
 8006dbc:	683b      	ldr	r3, [r7, #0]
 8006dbe:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8006dc0:	4b0c      	ldr	r3, [pc, #48]	@ (8006df4 <prvHeapInit+0xb4>)
 8006dc2:	681a      	ldr	r2, [r3, #0]
 8006dc4:	683b      	ldr	r3, [r7, #0]
 8006dc6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006dc8:	683b      	ldr	r3, [r7, #0]
 8006dca:	685b      	ldr	r3, [r3, #4]
 8006dcc:	4a0a      	ldr	r2, [pc, #40]	@ (8006df8 <prvHeapInit+0xb8>)
 8006dce:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006dd0:	683b      	ldr	r3, [r7, #0]
 8006dd2:	685b      	ldr	r3, [r3, #4]
 8006dd4:	4a09      	ldr	r2, [pc, #36]	@ (8006dfc <prvHeapInit+0xbc>)
 8006dd6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8006dd8:	4b09      	ldr	r3, [pc, #36]	@ (8006e00 <prvHeapInit+0xc0>)
 8006dda:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8006dde:	601a      	str	r2, [r3, #0]
}
 8006de0:	bf00      	nop
 8006de2:	3714      	adds	r7, #20
 8006de4:	46bd      	mov	sp, r7
 8006de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dea:	4770      	bx	lr
 8006dec:	200005ec 	.word	0x200005ec
 8006df0:	200041ec 	.word	0x200041ec
 8006df4:	200041f4 	.word	0x200041f4
 8006df8:	200041fc 	.word	0x200041fc
 8006dfc:	200041f8 	.word	0x200041f8
 8006e00:	20004208 	.word	0x20004208

08006e04 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8006e04:	b480      	push	{r7}
 8006e06:	b085      	sub	sp, #20
 8006e08:	af00      	add	r7, sp, #0
 8006e0a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8006e0c:	4b28      	ldr	r3, [pc, #160]	@ (8006eb0 <prvInsertBlockIntoFreeList+0xac>)
 8006e0e:	60fb      	str	r3, [r7, #12]
 8006e10:	e002      	b.n	8006e18 <prvInsertBlockIntoFreeList+0x14>
 8006e12:	68fb      	ldr	r3, [r7, #12]
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	60fb      	str	r3, [r7, #12]
 8006e18:	68fb      	ldr	r3, [r7, #12]
 8006e1a:	681b      	ldr	r3, [r3, #0]
 8006e1c:	687a      	ldr	r2, [r7, #4]
 8006e1e:	429a      	cmp	r2, r3
 8006e20:	d8f7      	bhi.n	8006e12 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8006e22:	68fb      	ldr	r3, [r7, #12]
 8006e24:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8006e26:	68fb      	ldr	r3, [r7, #12]
 8006e28:	685b      	ldr	r3, [r3, #4]
 8006e2a:	68ba      	ldr	r2, [r7, #8]
 8006e2c:	4413      	add	r3, r2
 8006e2e:	687a      	ldr	r2, [r7, #4]
 8006e30:	429a      	cmp	r2, r3
 8006e32:	d108      	bne.n	8006e46 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8006e34:	68fb      	ldr	r3, [r7, #12]
 8006e36:	685a      	ldr	r2, [r3, #4]
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	685b      	ldr	r3, [r3, #4]
 8006e3c:	441a      	add	r2, r3
 8006e3e:	68fb      	ldr	r3, [r7, #12]
 8006e40:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8006e42:	68fb      	ldr	r3, [r7, #12]
 8006e44:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	685b      	ldr	r3, [r3, #4]
 8006e4e:	68ba      	ldr	r2, [r7, #8]
 8006e50:	441a      	add	r2, r3
 8006e52:	68fb      	ldr	r3, [r7, #12]
 8006e54:	681b      	ldr	r3, [r3, #0]
 8006e56:	429a      	cmp	r2, r3
 8006e58:	d118      	bne.n	8006e8c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8006e5a:	68fb      	ldr	r3, [r7, #12]
 8006e5c:	681a      	ldr	r2, [r3, #0]
 8006e5e:	4b15      	ldr	r3, [pc, #84]	@ (8006eb4 <prvInsertBlockIntoFreeList+0xb0>)
 8006e60:	681b      	ldr	r3, [r3, #0]
 8006e62:	429a      	cmp	r2, r3
 8006e64:	d00d      	beq.n	8006e82 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	685a      	ldr	r2, [r3, #4]
 8006e6a:	68fb      	ldr	r3, [r7, #12]
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	685b      	ldr	r3, [r3, #4]
 8006e70:	441a      	add	r2, r3
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8006e76:	68fb      	ldr	r3, [r7, #12]
 8006e78:	681b      	ldr	r3, [r3, #0]
 8006e7a:	681a      	ldr	r2, [r3, #0]
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	601a      	str	r2, [r3, #0]
 8006e80:	e008      	b.n	8006e94 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8006e82:	4b0c      	ldr	r3, [pc, #48]	@ (8006eb4 <prvInsertBlockIntoFreeList+0xb0>)
 8006e84:	681a      	ldr	r2, [r3, #0]
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	601a      	str	r2, [r3, #0]
 8006e8a:	e003      	b.n	8006e94 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8006e8c:	68fb      	ldr	r3, [r7, #12]
 8006e8e:	681a      	ldr	r2, [r3, #0]
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8006e94:	68fa      	ldr	r2, [r7, #12]
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	429a      	cmp	r2, r3
 8006e9a:	d002      	beq.n	8006ea2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8006e9c:	68fb      	ldr	r3, [r7, #12]
 8006e9e:	687a      	ldr	r2, [r7, #4]
 8006ea0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006ea2:	bf00      	nop
 8006ea4:	3714      	adds	r7, #20
 8006ea6:	46bd      	mov	sp, r7
 8006ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eac:	4770      	bx	lr
 8006eae:	bf00      	nop
 8006eb0:	200041ec 	.word	0x200041ec
 8006eb4:	200041f4 	.word	0x200041f4

08006eb8 <std>:
 8006eb8:	2300      	movs	r3, #0
 8006eba:	b510      	push	{r4, lr}
 8006ebc:	4604      	mov	r4, r0
 8006ebe:	e9c0 3300 	strd	r3, r3, [r0]
 8006ec2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006ec6:	6083      	str	r3, [r0, #8]
 8006ec8:	8181      	strh	r1, [r0, #12]
 8006eca:	6643      	str	r3, [r0, #100]	@ 0x64
 8006ecc:	81c2      	strh	r2, [r0, #14]
 8006ece:	6183      	str	r3, [r0, #24]
 8006ed0:	4619      	mov	r1, r3
 8006ed2:	2208      	movs	r2, #8
 8006ed4:	305c      	adds	r0, #92	@ 0x5c
 8006ed6:	f000 fa1b 	bl	8007310 <memset>
 8006eda:	4b0d      	ldr	r3, [pc, #52]	@ (8006f10 <std+0x58>)
 8006edc:	6263      	str	r3, [r4, #36]	@ 0x24
 8006ede:	4b0d      	ldr	r3, [pc, #52]	@ (8006f14 <std+0x5c>)
 8006ee0:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006ee2:	4b0d      	ldr	r3, [pc, #52]	@ (8006f18 <std+0x60>)
 8006ee4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006ee6:	4b0d      	ldr	r3, [pc, #52]	@ (8006f1c <std+0x64>)
 8006ee8:	6323      	str	r3, [r4, #48]	@ 0x30
 8006eea:	4b0d      	ldr	r3, [pc, #52]	@ (8006f20 <std+0x68>)
 8006eec:	6224      	str	r4, [r4, #32]
 8006eee:	429c      	cmp	r4, r3
 8006ef0:	d006      	beq.n	8006f00 <std+0x48>
 8006ef2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8006ef6:	4294      	cmp	r4, r2
 8006ef8:	d002      	beq.n	8006f00 <std+0x48>
 8006efa:	33d0      	adds	r3, #208	@ 0xd0
 8006efc:	429c      	cmp	r4, r3
 8006efe:	d105      	bne.n	8006f0c <std+0x54>
 8006f00:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006f04:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006f08:	f000 bad8 	b.w	80074bc <__retarget_lock_init_recursive>
 8006f0c:	bd10      	pop	{r4, pc}
 8006f0e:	bf00      	nop
 8006f10:	08007161 	.word	0x08007161
 8006f14:	08007183 	.word	0x08007183
 8006f18:	080071bb 	.word	0x080071bb
 8006f1c:	080071df 	.word	0x080071df
 8006f20:	2000420c 	.word	0x2000420c

08006f24 <stdio_exit_handler>:
 8006f24:	4a02      	ldr	r2, [pc, #8]	@ (8006f30 <stdio_exit_handler+0xc>)
 8006f26:	4903      	ldr	r1, [pc, #12]	@ (8006f34 <stdio_exit_handler+0x10>)
 8006f28:	4803      	ldr	r0, [pc, #12]	@ (8006f38 <stdio_exit_handler+0x14>)
 8006f2a:	f000 b869 	b.w	8007000 <_fwalk_sglue>
 8006f2e:	bf00      	nop
 8006f30:	20000014 	.word	0x20000014
 8006f34:	08008025 	.word	0x08008025
 8006f38:	20000024 	.word	0x20000024

08006f3c <cleanup_stdio>:
 8006f3c:	6841      	ldr	r1, [r0, #4]
 8006f3e:	4b0c      	ldr	r3, [pc, #48]	@ (8006f70 <cleanup_stdio+0x34>)
 8006f40:	4299      	cmp	r1, r3
 8006f42:	b510      	push	{r4, lr}
 8006f44:	4604      	mov	r4, r0
 8006f46:	d001      	beq.n	8006f4c <cleanup_stdio+0x10>
 8006f48:	f001 f86c 	bl	8008024 <_fflush_r>
 8006f4c:	68a1      	ldr	r1, [r4, #8]
 8006f4e:	4b09      	ldr	r3, [pc, #36]	@ (8006f74 <cleanup_stdio+0x38>)
 8006f50:	4299      	cmp	r1, r3
 8006f52:	d002      	beq.n	8006f5a <cleanup_stdio+0x1e>
 8006f54:	4620      	mov	r0, r4
 8006f56:	f001 f865 	bl	8008024 <_fflush_r>
 8006f5a:	68e1      	ldr	r1, [r4, #12]
 8006f5c:	4b06      	ldr	r3, [pc, #24]	@ (8006f78 <cleanup_stdio+0x3c>)
 8006f5e:	4299      	cmp	r1, r3
 8006f60:	d004      	beq.n	8006f6c <cleanup_stdio+0x30>
 8006f62:	4620      	mov	r0, r4
 8006f64:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006f68:	f001 b85c 	b.w	8008024 <_fflush_r>
 8006f6c:	bd10      	pop	{r4, pc}
 8006f6e:	bf00      	nop
 8006f70:	2000420c 	.word	0x2000420c
 8006f74:	20004274 	.word	0x20004274
 8006f78:	200042dc 	.word	0x200042dc

08006f7c <global_stdio_init.part.0>:
 8006f7c:	b510      	push	{r4, lr}
 8006f7e:	4b0b      	ldr	r3, [pc, #44]	@ (8006fac <global_stdio_init.part.0+0x30>)
 8006f80:	4c0b      	ldr	r4, [pc, #44]	@ (8006fb0 <global_stdio_init.part.0+0x34>)
 8006f82:	4a0c      	ldr	r2, [pc, #48]	@ (8006fb4 <global_stdio_init.part.0+0x38>)
 8006f84:	601a      	str	r2, [r3, #0]
 8006f86:	4620      	mov	r0, r4
 8006f88:	2200      	movs	r2, #0
 8006f8a:	2104      	movs	r1, #4
 8006f8c:	f7ff ff94 	bl	8006eb8 <std>
 8006f90:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006f94:	2201      	movs	r2, #1
 8006f96:	2109      	movs	r1, #9
 8006f98:	f7ff ff8e 	bl	8006eb8 <std>
 8006f9c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006fa0:	2202      	movs	r2, #2
 8006fa2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006fa6:	2112      	movs	r1, #18
 8006fa8:	f7ff bf86 	b.w	8006eb8 <std>
 8006fac:	20004344 	.word	0x20004344
 8006fb0:	2000420c 	.word	0x2000420c
 8006fb4:	08006f25 	.word	0x08006f25

08006fb8 <__sfp_lock_acquire>:
 8006fb8:	4801      	ldr	r0, [pc, #4]	@ (8006fc0 <__sfp_lock_acquire+0x8>)
 8006fba:	f000 ba80 	b.w	80074be <__retarget_lock_acquire_recursive>
 8006fbe:	bf00      	nop
 8006fc0:	2000434d 	.word	0x2000434d

08006fc4 <__sfp_lock_release>:
 8006fc4:	4801      	ldr	r0, [pc, #4]	@ (8006fcc <__sfp_lock_release+0x8>)
 8006fc6:	f000 ba7b 	b.w	80074c0 <__retarget_lock_release_recursive>
 8006fca:	bf00      	nop
 8006fcc:	2000434d 	.word	0x2000434d

08006fd0 <__sinit>:
 8006fd0:	b510      	push	{r4, lr}
 8006fd2:	4604      	mov	r4, r0
 8006fd4:	f7ff fff0 	bl	8006fb8 <__sfp_lock_acquire>
 8006fd8:	6a23      	ldr	r3, [r4, #32]
 8006fda:	b11b      	cbz	r3, 8006fe4 <__sinit+0x14>
 8006fdc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006fe0:	f7ff bff0 	b.w	8006fc4 <__sfp_lock_release>
 8006fe4:	4b04      	ldr	r3, [pc, #16]	@ (8006ff8 <__sinit+0x28>)
 8006fe6:	6223      	str	r3, [r4, #32]
 8006fe8:	4b04      	ldr	r3, [pc, #16]	@ (8006ffc <__sinit+0x2c>)
 8006fea:	681b      	ldr	r3, [r3, #0]
 8006fec:	2b00      	cmp	r3, #0
 8006fee:	d1f5      	bne.n	8006fdc <__sinit+0xc>
 8006ff0:	f7ff ffc4 	bl	8006f7c <global_stdio_init.part.0>
 8006ff4:	e7f2      	b.n	8006fdc <__sinit+0xc>
 8006ff6:	bf00      	nop
 8006ff8:	08006f3d 	.word	0x08006f3d
 8006ffc:	20004344 	.word	0x20004344

08007000 <_fwalk_sglue>:
 8007000:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007004:	4607      	mov	r7, r0
 8007006:	4688      	mov	r8, r1
 8007008:	4614      	mov	r4, r2
 800700a:	2600      	movs	r6, #0
 800700c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007010:	f1b9 0901 	subs.w	r9, r9, #1
 8007014:	d505      	bpl.n	8007022 <_fwalk_sglue+0x22>
 8007016:	6824      	ldr	r4, [r4, #0]
 8007018:	2c00      	cmp	r4, #0
 800701a:	d1f7      	bne.n	800700c <_fwalk_sglue+0xc>
 800701c:	4630      	mov	r0, r6
 800701e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007022:	89ab      	ldrh	r3, [r5, #12]
 8007024:	2b01      	cmp	r3, #1
 8007026:	d907      	bls.n	8007038 <_fwalk_sglue+0x38>
 8007028:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800702c:	3301      	adds	r3, #1
 800702e:	d003      	beq.n	8007038 <_fwalk_sglue+0x38>
 8007030:	4629      	mov	r1, r5
 8007032:	4638      	mov	r0, r7
 8007034:	47c0      	blx	r8
 8007036:	4306      	orrs	r6, r0
 8007038:	3568      	adds	r5, #104	@ 0x68
 800703a:	e7e9      	b.n	8007010 <_fwalk_sglue+0x10>

0800703c <iprintf>:
 800703c:	b40f      	push	{r0, r1, r2, r3}
 800703e:	b507      	push	{r0, r1, r2, lr}
 8007040:	4906      	ldr	r1, [pc, #24]	@ (800705c <iprintf+0x20>)
 8007042:	ab04      	add	r3, sp, #16
 8007044:	6808      	ldr	r0, [r1, #0]
 8007046:	f853 2b04 	ldr.w	r2, [r3], #4
 800704a:	6881      	ldr	r1, [r0, #8]
 800704c:	9301      	str	r3, [sp, #4]
 800704e:	f000 fcc1 	bl	80079d4 <_vfiprintf_r>
 8007052:	b003      	add	sp, #12
 8007054:	f85d eb04 	ldr.w	lr, [sp], #4
 8007058:	b004      	add	sp, #16
 800705a:	4770      	bx	lr
 800705c:	20000020 	.word	0x20000020

08007060 <_puts_r>:
 8007060:	6a03      	ldr	r3, [r0, #32]
 8007062:	b570      	push	{r4, r5, r6, lr}
 8007064:	6884      	ldr	r4, [r0, #8]
 8007066:	4605      	mov	r5, r0
 8007068:	460e      	mov	r6, r1
 800706a:	b90b      	cbnz	r3, 8007070 <_puts_r+0x10>
 800706c:	f7ff ffb0 	bl	8006fd0 <__sinit>
 8007070:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007072:	07db      	lsls	r3, r3, #31
 8007074:	d405      	bmi.n	8007082 <_puts_r+0x22>
 8007076:	89a3      	ldrh	r3, [r4, #12]
 8007078:	0598      	lsls	r0, r3, #22
 800707a:	d402      	bmi.n	8007082 <_puts_r+0x22>
 800707c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800707e:	f000 fa1e 	bl	80074be <__retarget_lock_acquire_recursive>
 8007082:	89a3      	ldrh	r3, [r4, #12]
 8007084:	0719      	lsls	r1, r3, #28
 8007086:	d502      	bpl.n	800708e <_puts_r+0x2e>
 8007088:	6923      	ldr	r3, [r4, #16]
 800708a:	2b00      	cmp	r3, #0
 800708c:	d135      	bne.n	80070fa <_puts_r+0x9a>
 800708e:	4621      	mov	r1, r4
 8007090:	4628      	mov	r0, r5
 8007092:	f000 f8e7 	bl	8007264 <__swsetup_r>
 8007096:	b380      	cbz	r0, 80070fa <_puts_r+0x9a>
 8007098:	f04f 35ff 	mov.w	r5, #4294967295
 800709c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800709e:	07da      	lsls	r2, r3, #31
 80070a0:	d405      	bmi.n	80070ae <_puts_r+0x4e>
 80070a2:	89a3      	ldrh	r3, [r4, #12]
 80070a4:	059b      	lsls	r3, r3, #22
 80070a6:	d402      	bmi.n	80070ae <_puts_r+0x4e>
 80070a8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80070aa:	f000 fa09 	bl	80074c0 <__retarget_lock_release_recursive>
 80070ae:	4628      	mov	r0, r5
 80070b0:	bd70      	pop	{r4, r5, r6, pc}
 80070b2:	2b00      	cmp	r3, #0
 80070b4:	da04      	bge.n	80070c0 <_puts_r+0x60>
 80070b6:	69a2      	ldr	r2, [r4, #24]
 80070b8:	429a      	cmp	r2, r3
 80070ba:	dc17      	bgt.n	80070ec <_puts_r+0x8c>
 80070bc:	290a      	cmp	r1, #10
 80070be:	d015      	beq.n	80070ec <_puts_r+0x8c>
 80070c0:	6823      	ldr	r3, [r4, #0]
 80070c2:	1c5a      	adds	r2, r3, #1
 80070c4:	6022      	str	r2, [r4, #0]
 80070c6:	7019      	strb	r1, [r3, #0]
 80070c8:	68a3      	ldr	r3, [r4, #8]
 80070ca:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80070ce:	3b01      	subs	r3, #1
 80070d0:	60a3      	str	r3, [r4, #8]
 80070d2:	2900      	cmp	r1, #0
 80070d4:	d1ed      	bne.n	80070b2 <_puts_r+0x52>
 80070d6:	2b00      	cmp	r3, #0
 80070d8:	da11      	bge.n	80070fe <_puts_r+0x9e>
 80070da:	4622      	mov	r2, r4
 80070dc:	210a      	movs	r1, #10
 80070de:	4628      	mov	r0, r5
 80070e0:	f000 f881 	bl	80071e6 <__swbuf_r>
 80070e4:	3001      	adds	r0, #1
 80070e6:	d0d7      	beq.n	8007098 <_puts_r+0x38>
 80070e8:	250a      	movs	r5, #10
 80070ea:	e7d7      	b.n	800709c <_puts_r+0x3c>
 80070ec:	4622      	mov	r2, r4
 80070ee:	4628      	mov	r0, r5
 80070f0:	f000 f879 	bl	80071e6 <__swbuf_r>
 80070f4:	3001      	adds	r0, #1
 80070f6:	d1e7      	bne.n	80070c8 <_puts_r+0x68>
 80070f8:	e7ce      	b.n	8007098 <_puts_r+0x38>
 80070fa:	3e01      	subs	r6, #1
 80070fc:	e7e4      	b.n	80070c8 <_puts_r+0x68>
 80070fe:	6823      	ldr	r3, [r4, #0]
 8007100:	1c5a      	adds	r2, r3, #1
 8007102:	6022      	str	r2, [r4, #0]
 8007104:	220a      	movs	r2, #10
 8007106:	701a      	strb	r2, [r3, #0]
 8007108:	e7ee      	b.n	80070e8 <_puts_r+0x88>
	...

0800710c <puts>:
 800710c:	4b02      	ldr	r3, [pc, #8]	@ (8007118 <puts+0xc>)
 800710e:	4601      	mov	r1, r0
 8007110:	6818      	ldr	r0, [r3, #0]
 8007112:	f7ff bfa5 	b.w	8007060 <_puts_r>
 8007116:	bf00      	nop
 8007118:	20000020 	.word	0x20000020

0800711c <siprintf>:
 800711c:	b40e      	push	{r1, r2, r3}
 800711e:	b510      	push	{r4, lr}
 8007120:	b09d      	sub	sp, #116	@ 0x74
 8007122:	ab1f      	add	r3, sp, #124	@ 0x7c
 8007124:	9002      	str	r0, [sp, #8]
 8007126:	9006      	str	r0, [sp, #24]
 8007128:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800712c:	480a      	ldr	r0, [pc, #40]	@ (8007158 <siprintf+0x3c>)
 800712e:	9107      	str	r1, [sp, #28]
 8007130:	9104      	str	r1, [sp, #16]
 8007132:	490a      	ldr	r1, [pc, #40]	@ (800715c <siprintf+0x40>)
 8007134:	f853 2b04 	ldr.w	r2, [r3], #4
 8007138:	9105      	str	r1, [sp, #20]
 800713a:	2400      	movs	r4, #0
 800713c:	a902      	add	r1, sp, #8
 800713e:	6800      	ldr	r0, [r0, #0]
 8007140:	9301      	str	r3, [sp, #4]
 8007142:	941b      	str	r4, [sp, #108]	@ 0x6c
 8007144:	f000 fb20 	bl	8007788 <_svfiprintf_r>
 8007148:	9b02      	ldr	r3, [sp, #8]
 800714a:	701c      	strb	r4, [r3, #0]
 800714c:	b01d      	add	sp, #116	@ 0x74
 800714e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007152:	b003      	add	sp, #12
 8007154:	4770      	bx	lr
 8007156:	bf00      	nop
 8007158:	20000020 	.word	0x20000020
 800715c:	ffff0208 	.word	0xffff0208

08007160 <__sread>:
 8007160:	b510      	push	{r4, lr}
 8007162:	460c      	mov	r4, r1
 8007164:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007168:	f000 f95a 	bl	8007420 <_read_r>
 800716c:	2800      	cmp	r0, #0
 800716e:	bfab      	itete	ge
 8007170:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8007172:	89a3      	ldrhlt	r3, [r4, #12]
 8007174:	181b      	addge	r3, r3, r0
 8007176:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800717a:	bfac      	ite	ge
 800717c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800717e:	81a3      	strhlt	r3, [r4, #12]
 8007180:	bd10      	pop	{r4, pc}

08007182 <__swrite>:
 8007182:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007186:	461f      	mov	r7, r3
 8007188:	898b      	ldrh	r3, [r1, #12]
 800718a:	05db      	lsls	r3, r3, #23
 800718c:	4605      	mov	r5, r0
 800718e:	460c      	mov	r4, r1
 8007190:	4616      	mov	r6, r2
 8007192:	d505      	bpl.n	80071a0 <__swrite+0x1e>
 8007194:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007198:	2302      	movs	r3, #2
 800719a:	2200      	movs	r2, #0
 800719c:	f000 f92e 	bl	80073fc <_lseek_r>
 80071a0:	89a3      	ldrh	r3, [r4, #12]
 80071a2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80071a6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80071aa:	81a3      	strh	r3, [r4, #12]
 80071ac:	4632      	mov	r2, r6
 80071ae:	463b      	mov	r3, r7
 80071b0:	4628      	mov	r0, r5
 80071b2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80071b6:	f000 b945 	b.w	8007444 <_write_r>

080071ba <__sseek>:
 80071ba:	b510      	push	{r4, lr}
 80071bc:	460c      	mov	r4, r1
 80071be:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80071c2:	f000 f91b 	bl	80073fc <_lseek_r>
 80071c6:	1c43      	adds	r3, r0, #1
 80071c8:	89a3      	ldrh	r3, [r4, #12]
 80071ca:	bf15      	itete	ne
 80071cc:	6560      	strne	r0, [r4, #84]	@ 0x54
 80071ce:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80071d2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80071d6:	81a3      	strheq	r3, [r4, #12]
 80071d8:	bf18      	it	ne
 80071da:	81a3      	strhne	r3, [r4, #12]
 80071dc:	bd10      	pop	{r4, pc}

080071de <__sclose>:
 80071de:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80071e2:	f000 b89d 	b.w	8007320 <_close_r>

080071e6 <__swbuf_r>:
 80071e6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80071e8:	460e      	mov	r6, r1
 80071ea:	4614      	mov	r4, r2
 80071ec:	4605      	mov	r5, r0
 80071ee:	b118      	cbz	r0, 80071f8 <__swbuf_r+0x12>
 80071f0:	6a03      	ldr	r3, [r0, #32]
 80071f2:	b90b      	cbnz	r3, 80071f8 <__swbuf_r+0x12>
 80071f4:	f7ff feec 	bl	8006fd0 <__sinit>
 80071f8:	69a3      	ldr	r3, [r4, #24]
 80071fa:	60a3      	str	r3, [r4, #8]
 80071fc:	89a3      	ldrh	r3, [r4, #12]
 80071fe:	071a      	lsls	r2, r3, #28
 8007200:	d501      	bpl.n	8007206 <__swbuf_r+0x20>
 8007202:	6923      	ldr	r3, [r4, #16]
 8007204:	b943      	cbnz	r3, 8007218 <__swbuf_r+0x32>
 8007206:	4621      	mov	r1, r4
 8007208:	4628      	mov	r0, r5
 800720a:	f000 f82b 	bl	8007264 <__swsetup_r>
 800720e:	b118      	cbz	r0, 8007218 <__swbuf_r+0x32>
 8007210:	f04f 37ff 	mov.w	r7, #4294967295
 8007214:	4638      	mov	r0, r7
 8007216:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007218:	6823      	ldr	r3, [r4, #0]
 800721a:	6922      	ldr	r2, [r4, #16]
 800721c:	1a98      	subs	r0, r3, r2
 800721e:	6963      	ldr	r3, [r4, #20]
 8007220:	b2f6      	uxtb	r6, r6
 8007222:	4283      	cmp	r3, r0
 8007224:	4637      	mov	r7, r6
 8007226:	dc05      	bgt.n	8007234 <__swbuf_r+0x4e>
 8007228:	4621      	mov	r1, r4
 800722a:	4628      	mov	r0, r5
 800722c:	f000 fefa 	bl	8008024 <_fflush_r>
 8007230:	2800      	cmp	r0, #0
 8007232:	d1ed      	bne.n	8007210 <__swbuf_r+0x2a>
 8007234:	68a3      	ldr	r3, [r4, #8]
 8007236:	3b01      	subs	r3, #1
 8007238:	60a3      	str	r3, [r4, #8]
 800723a:	6823      	ldr	r3, [r4, #0]
 800723c:	1c5a      	adds	r2, r3, #1
 800723e:	6022      	str	r2, [r4, #0]
 8007240:	701e      	strb	r6, [r3, #0]
 8007242:	6962      	ldr	r2, [r4, #20]
 8007244:	1c43      	adds	r3, r0, #1
 8007246:	429a      	cmp	r2, r3
 8007248:	d004      	beq.n	8007254 <__swbuf_r+0x6e>
 800724a:	89a3      	ldrh	r3, [r4, #12]
 800724c:	07db      	lsls	r3, r3, #31
 800724e:	d5e1      	bpl.n	8007214 <__swbuf_r+0x2e>
 8007250:	2e0a      	cmp	r6, #10
 8007252:	d1df      	bne.n	8007214 <__swbuf_r+0x2e>
 8007254:	4621      	mov	r1, r4
 8007256:	4628      	mov	r0, r5
 8007258:	f000 fee4 	bl	8008024 <_fflush_r>
 800725c:	2800      	cmp	r0, #0
 800725e:	d0d9      	beq.n	8007214 <__swbuf_r+0x2e>
 8007260:	e7d6      	b.n	8007210 <__swbuf_r+0x2a>
	...

08007264 <__swsetup_r>:
 8007264:	b538      	push	{r3, r4, r5, lr}
 8007266:	4b29      	ldr	r3, [pc, #164]	@ (800730c <__swsetup_r+0xa8>)
 8007268:	4605      	mov	r5, r0
 800726a:	6818      	ldr	r0, [r3, #0]
 800726c:	460c      	mov	r4, r1
 800726e:	b118      	cbz	r0, 8007278 <__swsetup_r+0x14>
 8007270:	6a03      	ldr	r3, [r0, #32]
 8007272:	b90b      	cbnz	r3, 8007278 <__swsetup_r+0x14>
 8007274:	f7ff feac 	bl	8006fd0 <__sinit>
 8007278:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800727c:	0719      	lsls	r1, r3, #28
 800727e:	d422      	bmi.n	80072c6 <__swsetup_r+0x62>
 8007280:	06da      	lsls	r2, r3, #27
 8007282:	d407      	bmi.n	8007294 <__swsetup_r+0x30>
 8007284:	2209      	movs	r2, #9
 8007286:	602a      	str	r2, [r5, #0]
 8007288:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800728c:	81a3      	strh	r3, [r4, #12]
 800728e:	f04f 30ff 	mov.w	r0, #4294967295
 8007292:	e033      	b.n	80072fc <__swsetup_r+0x98>
 8007294:	0758      	lsls	r0, r3, #29
 8007296:	d512      	bpl.n	80072be <__swsetup_r+0x5a>
 8007298:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800729a:	b141      	cbz	r1, 80072ae <__swsetup_r+0x4a>
 800729c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80072a0:	4299      	cmp	r1, r3
 80072a2:	d002      	beq.n	80072aa <__swsetup_r+0x46>
 80072a4:	4628      	mov	r0, r5
 80072a6:	f000 f91b 	bl	80074e0 <_free_r>
 80072aa:	2300      	movs	r3, #0
 80072ac:	6363      	str	r3, [r4, #52]	@ 0x34
 80072ae:	89a3      	ldrh	r3, [r4, #12]
 80072b0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80072b4:	81a3      	strh	r3, [r4, #12]
 80072b6:	2300      	movs	r3, #0
 80072b8:	6063      	str	r3, [r4, #4]
 80072ba:	6923      	ldr	r3, [r4, #16]
 80072bc:	6023      	str	r3, [r4, #0]
 80072be:	89a3      	ldrh	r3, [r4, #12]
 80072c0:	f043 0308 	orr.w	r3, r3, #8
 80072c4:	81a3      	strh	r3, [r4, #12]
 80072c6:	6923      	ldr	r3, [r4, #16]
 80072c8:	b94b      	cbnz	r3, 80072de <__swsetup_r+0x7a>
 80072ca:	89a3      	ldrh	r3, [r4, #12]
 80072cc:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80072d0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80072d4:	d003      	beq.n	80072de <__swsetup_r+0x7a>
 80072d6:	4621      	mov	r1, r4
 80072d8:	4628      	mov	r0, r5
 80072da:	f000 fef1 	bl	80080c0 <__smakebuf_r>
 80072de:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80072e2:	f013 0201 	ands.w	r2, r3, #1
 80072e6:	d00a      	beq.n	80072fe <__swsetup_r+0x9a>
 80072e8:	2200      	movs	r2, #0
 80072ea:	60a2      	str	r2, [r4, #8]
 80072ec:	6962      	ldr	r2, [r4, #20]
 80072ee:	4252      	negs	r2, r2
 80072f0:	61a2      	str	r2, [r4, #24]
 80072f2:	6922      	ldr	r2, [r4, #16]
 80072f4:	b942      	cbnz	r2, 8007308 <__swsetup_r+0xa4>
 80072f6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80072fa:	d1c5      	bne.n	8007288 <__swsetup_r+0x24>
 80072fc:	bd38      	pop	{r3, r4, r5, pc}
 80072fe:	0799      	lsls	r1, r3, #30
 8007300:	bf58      	it	pl
 8007302:	6962      	ldrpl	r2, [r4, #20]
 8007304:	60a2      	str	r2, [r4, #8]
 8007306:	e7f4      	b.n	80072f2 <__swsetup_r+0x8e>
 8007308:	2000      	movs	r0, #0
 800730a:	e7f7      	b.n	80072fc <__swsetup_r+0x98>
 800730c:	20000020 	.word	0x20000020

08007310 <memset>:
 8007310:	4402      	add	r2, r0
 8007312:	4603      	mov	r3, r0
 8007314:	4293      	cmp	r3, r2
 8007316:	d100      	bne.n	800731a <memset+0xa>
 8007318:	4770      	bx	lr
 800731a:	f803 1b01 	strb.w	r1, [r3], #1
 800731e:	e7f9      	b.n	8007314 <memset+0x4>

08007320 <_close_r>:
 8007320:	b538      	push	{r3, r4, r5, lr}
 8007322:	4d06      	ldr	r5, [pc, #24]	@ (800733c <_close_r+0x1c>)
 8007324:	2300      	movs	r3, #0
 8007326:	4604      	mov	r4, r0
 8007328:	4608      	mov	r0, r1
 800732a:	602b      	str	r3, [r5, #0]
 800732c:	f7f9 fd31 	bl	8000d92 <_close>
 8007330:	1c43      	adds	r3, r0, #1
 8007332:	d102      	bne.n	800733a <_close_r+0x1a>
 8007334:	682b      	ldr	r3, [r5, #0]
 8007336:	b103      	cbz	r3, 800733a <_close_r+0x1a>
 8007338:	6023      	str	r3, [r4, #0]
 800733a:	bd38      	pop	{r3, r4, r5, pc}
 800733c:	20004348 	.word	0x20004348

08007340 <_reclaim_reent>:
 8007340:	4b2d      	ldr	r3, [pc, #180]	@ (80073f8 <_reclaim_reent+0xb8>)
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	4283      	cmp	r3, r0
 8007346:	b570      	push	{r4, r5, r6, lr}
 8007348:	4604      	mov	r4, r0
 800734a:	d053      	beq.n	80073f4 <_reclaim_reent+0xb4>
 800734c:	69c3      	ldr	r3, [r0, #28]
 800734e:	b31b      	cbz	r3, 8007398 <_reclaim_reent+0x58>
 8007350:	68db      	ldr	r3, [r3, #12]
 8007352:	b163      	cbz	r3, 800736e <_reclaim_reent+0x2e>
 8007354:	2500      	movs	r5, #0
 8007356:	69e3      	ldr	r3, [r4, #28]
 8007358:	68db      	ldr	r3, [r3, #12]
 800735a:	5959      	ldr	r1, [r3, r5]
 800735c:	b9b1      	cbnz	r1, 800738c <_reclaim_reent+0x4c>
 800735e:	3504      	adds	r5, #4
 8007360:	2d80      	cmp	r5, #128	@ 0x80
 8007362:	d1f8      	bne.n	8007356 <_reclaim_reent+0x16>
 8007364:	69e3      	ldr	r3, [r4, #28]
 8007366:	4620      	mov	r0, r4
 8007368:	68d9      	ldr	r1, [r3, #12]
 800736a:	f000 f8b9 	bl	80074e0 <_free_r>
 800736e:	69e3      	ldr	r3, [r4, #28]
 8007370:	6819      	ldr	r1, [r3, #0]
 8007372:	b111      	cbz	r1, 800737a <_reclaim_reent+0x3a>
 8007374:	4620      	mov	r0, r4
 8007376:	f000 f8b3 	bl	80074e0 <_free_r>
 800737a:	69e3      	ldr	r3, [r4, #28]
 800737c:	689d      	ldr	r5, [r3, #8]
 800737e:	b15d      	cbz	r5, 8007398 <_reclaim_reent+0x58>
 8007380:	4629      	mov	r1, r5
 8007382:	4620      	mov	r0, r4
 8007384:	682d      	ldr	r5, [r5, #0]
 8007386:	f000 f8ab 	bl	80074e0 <_free_r>
 800738a:	e7f8      	b.n	800737e <_reclaim_reent+0x3e>
 800738c:	680e      	ldr	r6, [r1, #0]
 800738e:	4620      	mov	r0, r4
 8007390:	f000 f8a6 	bl	80074e0 <_free_r>
 8007394:	4631      	mov	r1, r6
 8007396:	e7e1      	b.n	800735c <_reclaim_reent+0x1c>
 8007398:	6961      	ldr	r1, [r4, #20]
 800739a:	b111      	cbz	r1, 80073a2 <_reclaim_reent+0x62>
 800739c:	4620      	mov	r0, r4
 800739e:	f000 f89f 	bl	80074e0 <_free_r>
 80073a2:	69e1      	ldr	r1, [r4, #28]
 80073a4:	b111      	cbz	r1, 80073ac <_reclaim_reent+0x6c>
 80073a6:	4620      	mov	r0, r4
 80073a8:	f000 f89a 	bl	80074e0 <_free_r>
 80073ac:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80073ae:	b111      	cbz	r1, 80073b6 <_reclaim_reent+0x76>
 80073b0:	4620      	mov	r0, r4
 80073b2:	f000 f895 	bl	80074e0 <_free_r>
 80073b6:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80073b8:	b111      	cbz	r1, 80073c0 <_reclaim_reent+0x80>
 80073ba:	4620      	mov	r0, r4
 80073bc:	f000 f890 	bl	80074e0 <_free_r>
 80073c0:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 80073c2:	b111      	cbz	r1, 80073ca <_reclaim_reent+0x8a>
 80073c4:	4620      	mov	r0, r4
 80073c6:	f000 f88b 	bl	80074e0 <_free_r>
 80073ca:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 80073cc:	b111      	cbz	r1, 80073d4 <_reclaim_reent+0x94>
 80073ce:	4620      	mov	r0, r4
 80073d0:	f000 f886 	bl	80074e0 <_free_r>
 80073d4:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 80073d6:	b111      	cbz	r1, 80073de <_reclaim_reent+0x9e>
 80073d8:	4620      	mov	r0, r4
 80073da:	f000 f881 	bl	80074e0 <_free_r>
 80073de:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 80073e0:	b111      	cbz	r1, 80073e8 <_reclaim_reent+0xa8>
 80073e2:	4620      	mov	r0, r4
 80073e4:	f000 f87c 	bl	80074e0 <_free_r>
 80073e8:	6a23      	ldr	r3, [r4, #32]
 80073ea:	b11b      	cbz	r3, 80073f4 <_reclaim_reent+0xb4>
 80073ec:	4620      	mov	r0, r4
 80073ee:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80073f2:	4718      	bx	r3
 80073f4:	bd70      	pop	{r4, r5, r6, pc}
 80073f6:	bf00      	nop
 80073f8:	20000020 	.word	0x20000020

080073fc <_lseek_r>:
 80073fc:	b538      	push	{r3, r4, r5, lr}
 80073fe:	4d07      	ldr	r5, [pc, #28]	@ (800741c <_lseek_r+0x20>)
 8007400:	4604      	mov	r4, r0
 8007402:	4608      	mov	r0, r1
 8007404:	4611      	mov	r1, r2
 8007406:	2200      	movs	r2, #0
 8007408:	602a      	str	r2, [r5, #0]
 800740a:	461a      	mov	r2, r3
 800740c:	f7f9 fce8 	bl	8000de0 <_lseek>
 8007410:	1c43      	adds	r3, r0, #1
 8007412:	d102      	bne.n	800741a <_lseek_r+0x1e>
 8007414:	682b      	ldr	r3, [r5, #0]
 8007416:	b103      	cbz	r3, 800741a <_lseek_r+0x1e>
 8007418:	6023      	str	r3, [r4, #0]
 800741a:	bd38      	pop	{r3, r4, r5, pc}
 800741c:	20004348 	.word	0x20004348

08007420 <_read_r>:
 8007420:	b538      	push	{r3, r4, r5, lr}
 8007422:	4d07      	ldr	r5, [pc, #28]	@ (8007440 <_read_r+0x20>)
 8007424:	4604      	mov	r4, r0
 8007426:	4608      	mov	r0, r1
 8007428:	4611      	mov	r1, r2
 800742a:	2200      	movs	r2, #0
 800742c:	602a      	str	r2, [r5, #0]
 800742e:	461a      	mov	r2, r3
 8007430:	f7f9 fc92 	bl	8000d58 <_read>
 8007434:	1c43      	adds	r3, r0, #1
 8007436:	d102      	bne.n	800743e <_read_r+0x1e>
 8007438:	682b      	ldr	r3, [r5, #0]
 800743a:	b103      	cbz	r3, 800743e <_read_r+0x1e>
 800743c:	6023      	str	r3, [r4, #0]
 800743e:	bd38      	pop	{r3, r4, r5, pc}
 8007440:	20004348 	.word	0x20004348

08007444 <_write_r>:
 8007444:	b538      	push	{r3, r4, r5, lr}
 8007446:	4d07      	ldr	r5, [pc, #28]	@ (8007464 <_write_r+0x20>)
 8007448:	4604      	mov	r4, r0
 800744a:	4608      	mov	r0, r1
 800744c:	4611      	mov	r1, r2
 800744e:	2200      	movs	r2, #0
 8007450:	602a      	str	r2, [r5, #0]
 8007452:	461a      	mov	r2, r3
 8007454:	f7f9 f9e0 	bl	8000818 <_write>
 8007458:	1c43      	adds	r3, r0, #1
 800745a:	d102      	bne.n	8007462 <_write_r+0x1e>
 800745c:	682b      	ldr	r3, [r5, #0]
 800745e:	b103      	cbz	r3, 8007462 <_write_r+0x1e>
 8007460:	6023      	str	r3, [r4, #0]
 8007462:	bd38      	pop	{r3, r4, r5, pc}
 8007464:	20004348 	.word	0x20004348

08007468 <__errno>:
 8007468:	4b01      	ldr	r3, [pc, #4]	@ (8007470 <__errno+0x8>)
 800746a:	6818      	ldr	r0, [r3, #0]
 800746c:	4770      	bx	lr
 800746e:	bf00      	nop
 8007470:	20000020 	.word	0x20000020

08007474 <__libc_init_array>:
 8007474:	b570      	push	{r4, r5, r6, lr}
 8007476:	4d0d      	ldr	r5, [pc, #52]	@ (80074ac <__libc_init_array+0x38>)
 8007478:	4c0d      	ldr	r4, [pc, #52]	@ (80074b0 <__libc_init_array+0x3c>)
 800747a:	1b64      	subs	r4, r4, r5
 800747c:	10a4      	asrs	r4, r4, #2
 800747e:	2600      	movs	r6, #0
 8007480:	42a6      	cmp	r6, r4
 8007482:	d109      	bne.n	8007498 <__libc_init_array+0x24>
 8007484:	4d0b      	ldr	r5, [pc, #44]	@ (80074b4 <__libc_init_array+0x40>)
 8007486:	4c0c      	ldr	r4, [pc, #48]	@ (80074b8 <__libc_init_array+0x44>)
 8007488:	f000 fed8 	bl	800823c <_init>
 800748c:	1b64      	subs	r4, r4, r5
 800748e:	10a4      	asrs	r4, r4, #2
 8007490:	2600      	movs	r6, #0
 8007492:	42a6      	cmp	r6, r4
 8007494:	d105      	bne.n	80074a2 <__libc_init_array+0x2e>
 8007496:	bd70      	pop	{r4, r5, r6, pc}
 8007498:	f855 3b04 	ldr.w	r3, [r5], #4
 800749c:	4798      	blx	r3
 800749e:	3601      	adds	r6, #1
 80074a0:	e7ee      	b.n	8007480 <__libc_init_array+0xc>
 80074a2:	f855 3b04 	ldr.w	r3, [r5], #4
 80074a6:	4798      	blx	r3
 80074a8:	3601      	adds	r6, #1
 80074aa:	e7f2      	b.n	8007492 <__libc_init_array+0x1e>
 80074ac:	0800868c 	.word	0x0800868c
 80074b0:	0800868c 	.word	0x0800868c
 80074b4:	0800868c 	.word	0x0800868c
 80074b8:	08008690 	.word	0x08008690

080074bc <__retarget_lock_init_recursive>:
 80074bc:	4770      	bx	lr

080074be <__retarget_lock_acquire_recursive>:
 80074be:	4770      	bx	lr

080074c0 <__retarget_lock_release_recursive>:
 80074c0:	4770      	bx	lr

080074c2 <memcpy>:
 80074c2:	440a      	add	r2, r1
 80074c4:	4291      	cmp	r1, r2
 80074c6:	f100 33ff 	add.w	r3, r0, #4294967295
 80074ca:	d100      	bne.n	80074ce <memcpy+0xc>
 80074cc:	4770      	bx	lr
 80074ce:	b510      	push	{r4, lr}
 80074d0:	f811 4b01 	ldrb.w	r4, [r1], #1
 80074d4:	f803 4f01 	strb.w	r4, [r3, #1]!
 80074d8:	4291      	cmp	r1, r2
 80074da:	d1f9      	bne.n	80074d0 <memcpy+0xe>
 80074dc:	bd10      	pop	{r4, pc}
	...

080074e0 <_free_r>:
 80074e0:	b538      	push	{r3, r4, r5, lr}
 80074e2:	4605      	mov	r5, r0
 80074e4:	2900      	cmp	r1, #0
 80074e6:	d041      	beq.n	800756c <_free_r+0x8c>
 80074e8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80074ec:	1f0c      	subs	r4, r1, #4
 80074ee:	2b00      	cmp	r3, #0
 80074f0:	bfb8      	it	lt
 80074f2:	18e4      	addlt	r4, r4, r3
 80074f4:	f000 f8e0 	bl	80076b8 <__malloc_lock>
 80074f8:	4a1d      	ldr	r2, [pc, #116]	@ (8007570 <_free_r+0x90>)
 80074fa:	6813      	ldr	r3, [r2, #0]
 80074fc:	b933      	cbnz	r3, 800750c <_free_r+0x2c>
 80074fe:	6063      	str	r3, [r4, #4]
 8007500:	6014      	str	r4, [r2, #0]
 8007502:	4628      	mov	r0, r5
 8007504:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007508:	f000 b8dc 	b.w	80076c4 <__malloc_unlock>
 800750c:	42a3      	cmp	r3, r4
 800750e:	d908      	bls.n	8007522 <_free_r+0x42>
 8007510:	6820      	ldr	r0, [r4, #0]
 8007512:	1821      	adds	r1, r4, r0
 8007514:	428b      	cmp	r3, r1
 8007516:	bf01      	itttt	eq
 8007518:	6819      	ldreq	r1, [r3, #0]
 800751a:	685b      	ldreq	r3, [r3, #4]
 800751c:	1809      	addeq	r1, r1, r0
 800751e:	6021      	streq	r1, [r4, #0]
 8007520:	e7ed      	b.n	80074fe <_free_r+0x1e>
 8007522:	461a      	mov	r2, r3
 8007524:	685b      	ldr	r3, [r3, #4]
 8007526:	b10b      	cbz	r3, 800752c <_free_r+0x4c>
 8007528:	42a3      	cmp	r3, r4
 800752a:	d9fa      	bls.n	8007522 <_free_r+0x42>
 800752c:	6811      	ldr	r1, [r2, #0]
 800752e:	1850      	adds	r0, r2, r1
 8007530:	42a0      	cmp	r0, r4
 8007532:	d10b      	bne.n	800754c <_free_r+0x6c>
 8007534:	6820      	ldr	r0, [r4, #0]
 8007536:	4401      	add	r1, r0
 8007538:	1850      	adds	r0, r2, r1
 800753a:	4283      	cmp	r3, r0
 800753c:	6011      	str	r1, [r2, #0]
 800753e:	d1e0      	bne.n	8007502 <_free_r+0x22>
 8007540:	6818      	ldr	r0, [r3, #0]
 8007542:	685b      	ldr	r3, [r3, #4]
 8007544:	6053      	str	r3, [r2, #4]
 8007546:	4408      	add	r0, r1
 8007548:	6010      	str	r0, [r2, #0]
 800754a:	e7da      	b.n	8007502 <_free_r+0x22>
 800754c:	d902      	bls.n	8007554 <_free_r+0x74>
 800754e:	230c      	movs	r3, #12
 8007550:	602b      	str	r3, [r5, #0]
 8007552:	e7d6      	b.n	8007502 <_free_r+0x22>
 8007554:	6820      	ldr	r0, [r4, #0]
 8007556:	1821      	adds	r1, r4, r0
 8007558:	428b      	cmp	r3, r1
 800755a:	bf04      	itt	eq
 800755c:	6819      	ldreq	r1, [r3, #0]
 800755e:	685b      	ldreq	r3, [r3, #4]
 8007560:	6063      	str	r3, [r4, #4]
 8007562:	bf04      	itt	eq
 8007564:	1809      	addeq	r1, r1, r0
 8007566:	6021      	streq	r1, [r4, #0]
 8007568:	6054      	str	r4, [r2, #4]
 800756a:	e7ca      	b.n	8007502 <_free_r+0x22>
 800756c:	bd38      	pop	{r3, r4, r5, pc}
 800756e:	bf00      	nop
 8007570:	20004354 	.word	0x20004354

08007574 <sbrk_aligned>:
 8007574:	b570      	push	{r4, r5, r6, lr}
 8007576:	4e0f      	ldr	r6, [pc, #60]	@ (80075b4 <sbrk_aligned+0x40>)
 8007578:	460c      	mov	r4, r1
 800757a:	6831      	ldr	r1, [r6, #0]
 800757c:	4605      	mov	r5, r0
 800757e:	b911      	cbnz	r1, 8007586 <sbrk_aligned+0x12>
 8007580:	f000 fe16 	bl	80081b0 <_sbrk_r>
 8007584:	6030      	str	r0, [r6, #0]
 8007586:	4621      	mov	r1, r4
 8007588:	4628      	mov	r0, r5
 800758a:	f000 fe11 	bl	80081b0 <_sbrk_r>
 800758e:	1c43      	adds	r3, r0, #1
 8007590:	d103      	bne.n	800759a <sbrk_aligned+0x26>
 8007592:	f04f 34ff 	mov.w	r4, #4294967295
 8007596:	4620      	mov	r0, r4
 8007598:	bd70      	pop	{r4, r5, r6, pc}
 800759a:	1cc4      	adds	r4, r0, #3
 800759c:	f024 0403 	bic.w	r4, r4, #3
 80075a0:	42a0      	cmp	r0, r4
 80075a2:	d0f8      	beq.n	8007596 <sbrk_aligned+0x22>
 80075a4:	1a21      	subs	r1, r4, r0
 80075a6:	4628      	mov	r0, r5
 80075a8:	f000 fe02 	bl	80081b0 <_sbrk_r>
 80075ac:	3001      	adds	r0, #1
 80075ae:	d1f2      	bne.n	8007596 <sbrk_aligned+0x22>
 80075b0:	e7ef      	b.n	8007592 <sbrk_aligned+0x1e>
 80075b2:	bf00      	nop
 80075b4:	20004350 	.word	0x20004350

080075b8 <_malloc_r>:
 80075b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80075bc:	1ccd      	adds	r5, r1, #3
 80075be:	f025 0503 	bic.w	r5, r5, #3
 80075c2:	3508      	adds	r5, #8
 80075c4:	2d0c      	cmp	r5, #12
 80075c6:	bf38      	it	cc
 80075c8:	250c      	movcc	r5, #12
 80075ca:	2d00      	cmp	r5, #0
 80075cc:	4606      	mov	r6, r0
 80075ce:	db01      	blt.n	80075d4 <_malloc_r+0x1c>
 80075d0:	42a9      	cmp	r1, r5
 80075d2:	d904      	bls.n	80075de <_malloc_r+0x26>
 80075d4:	230c      	movs	r3, #12
 80075d6:	6033      	str	r3, [r6, #0]
 80075d8:	2000      	movs	r0, #0
 80075da:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80075de:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80076b4 <_malloc_r+0xfc>
 80075e2:	f000 f869 	bl	80076b8 <__malloc_lock>
 80075e6:	f8d8 3000 	ldr.w	r3, [r8]
 80075ea:	461c      	mov	r4, r3
 80075ec:	bb44      	cbnz	r4, 8007640 <_malloc_r+0x88>
 80075ee:	4629      	mov	r1, r5
 80075f0:	4630      	mov	r0, r6
 80075f2:	f7ff ffbf 	bl	8007574 <sbrk_aligned>
 80075f6:	1c43      	adds	r3, r0, #1
 80075f8:	4604      	mov	r4, r0
 80075fa:	d158      	bne.n	80076ae <_malloc_r+0xf6>
 80075fc:	f8d8 4000 	ldr.w	r4, [r8]
 8007600:	4627      	mov	r7, r4
 8007602:	2f00      	cmp	r7, #0
 8007604:	d143      	bne.n	800768e <_malloc_r+0xd6>
 8007606:	2c00      	cmp	r4, #0
 8007608:	d04b      	beq.n	80076a2 <_malloc_r+0xea>
 800760a:	6823      	ldr	r3, [r4, #0]
 800760c:	4639      	mov	r1, r7
 800760e:	4630      	mov	r0, r6
 8007610:	eb04 0903 	add.w	r9, r4, r3
 8007614:	f000 fdcc 	bl	80081b0 <_sbrk_r>
 8007618:	4581      	cmp	r9, r0
 800761a:	d142      	bne.n	80076a2 <_malloc_r+0xea>
 800761c:	6821      	ldr	r1, [r4, #0]
 800761e:	1a6d      	subs	r5, r5, r1
 8007620:	4629      	mov	r1, r5
 8007622:	4630      	mov	r0, r6
 8007624:	f7ff ffa6 	bl	8007574 <sbrk_aligned>
 8007628:	3001      	adds	r0, #1
 800762a:	d03a      	beq.n	80076a2 <_malloc_r+0xea>
 800762c:	6823      	ldr	r3, [r4, #0]
 800762e:	442b      	add	r3, r5
 8007630:	6023      	str	r3, [r4, #0]
 8007632:	f8d8 3000 	ldr.w	r3, [r8]
 8007636:	685a      	ldr	r2, [r3, #4]
 8007638:	bb62      	cbnz	r2, 8007694 <_malloc_r+0xdc>
 800763a:	f8c8 7000 	str.w	r7, [r8]
 800763e:	e00f      	b.n	8007660 <_malloc_r+0xa8>
 8007640:	6822      	ldr	r2, [r4, #0]
 8007642:	1b52      	subs	r2, r2, r5
 8007644:	d420      	bmi.n	8007688 <_malloc_r+0xd0>
 8007646:	2a0b      	cmp	r2, #11
 8007648:	d917      	bls.n	800767a <_malloc_r+0xc2>
 800764a:	1961      	adds	r1, r4, r5
 800764c:	42a3      	cmp	r3, r4
 800764e:	6025      	str	r5, [r4, #0]
 8007650:	bf18      	it	ne
 8007652:	6059      	strne	r1, [r3, #4]
 8007654:	6863      	ldr	r3, [r4, #4]
 8007656:	bf08      	it	eq
 8007658:	f8c8 1000 	streq.w	r1, [r8]
 800765c:	5162      	str	r2, [r4, r5]
 800765e:	604b      	str	r3, [r1, #4]
 8007660:	4630      	mov	r0, r6
 8007662:	f000 f82f 	bl	80076c4 <__malloc_unlock>
 8007666:	f104 000b 	add.w	r0, r4, #11
 800766a:	1d23      	adds	r3, r4, #4
 800766c:	f020 0007 	bic.w	r0, r0, #7
 8007670:	1ac2      	subs	r2, r0, r3
 8007672:	bf1c      	itt	ne
 8007674:	1a1b      	subne	r3, r3, r0
 8007676:	50a3      	strne	r3, [r4, r2]
 8007678:	e7af      	b.n	80075da <_malloc_r+0x22>
 800767a:	6862      	ldr	r2, [r4, #4]
 800767c:	42a3      	cmp	r3, r4
 800767e:	bf0c      	ite	eq
 8007680:	f8c8 2000 	streq.w	r2, [r8]
 8007684:	605a      	strne	r2, [r3, #4]
 8007686:	e7eb      	b.n	8007660 <_malloc_r+0xa8>
 8007688:	4623      	mov	r3, r4
 800768a:	6864      	ldr	r4, [r4, #4]
 800768c:	e7ae      	b.n	80075ec <_malloc_r+0x34>
 800768e:	463c      	mov	r4, r7
 8007690:	687f      	ldr	r7, [r7, #4]
 8007692:	e7b6      	b.n	8007602 <_malloc_r+0x4a>
 8007694:	461a      	mov	r2, r3
 8007696:	685b      	ldr	r3, [r3, #4]
 8007698:	42a3      	cmp	r3, r4
 800769a:	d1fb      	bne.n	8007694 <_malloc_r+0xdc>
 800769c:	2300      	movs	r3, #0
 800769e:	6053      	str	r3, [r2, #4]
 80076a0:	e7de      	b.n	8007660 <_malloc_r+0xa8>
 80076a2:	230c      	movs	r3, #12
 80076a4:	6033      	str	r3, [r6, #0]
 80076a6:	4630      	mov	r0, r6
 80076a8:	f000 f80c 	bl	80076c4 <__malloc_unlock>
 80076ac:	e794      	b.n	80075d8 <_malloc_r+0x20>
 80076ae:	6005      	str	r5, [r0, #0]
 80076b0:	e7d6      	b.n	8007660 <_malloc_r+0xa8>
 80076b2:	bf00      	nop
 80076b4:	20004354 	.word	0x20004354

080076b8 <__malloc_lock>:
 80076b8:	4801      	ldr	r0, [pc, #4]	@ (80076c0 <__malloc_lock+0x8>)
 80076ba:	f7ff bf00 	b.w	80074be <__retarget_lock_acquire_recursive>
 80076be:	bf00      	nop
 80076c0:	2000434c 	.word	0x2000434c

080076c4 <__malloc_unlock>:
 80076c4:	4801      	ldr	r0, [pc, #4]	@ (80076cc <__malloc_unlock+0x8>)
 80076c6:	f7ff befb 	b.w	80074c0 <__retarget_lock_release_recursive>
 80076ca:	bf00      	nop
 80076cc:	2000434c 	.word	0x2000434c

080076d0 <__ssputs_r>:
 80076d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80076d4:	688e      	ldr	r6, [r1, #8]
 80076d6:	461f      	mov	r7, r3
 80076d8:	42be      	cmp	r6, r7
 80076da:	680b      	ldr	r3, [r1, #0]
 80076dc:	4682      	mov	sl, r0
 80076de:	460c      	mov	r4, r1
 80076e0:	4690      	mov	r8, r2
 80076e2:	d82d      	bhi.n	8007740 <__ssputs_r+0x70>
 80076e4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80076e8:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80076ec:	d026      	beq.n	800773c <__ssputs_r+0x6c>
 80076ee:	6965      	ldr	r5, [r4, #20]
 80076f0:	6909      	ldr	r1, [r1, #16]
 80076f2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80076f6:	eba3 0901 	sub.w	r9, r3, r1
 80076fa:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80076fe:	1c7b      	adds	r3, r7, #1
 8007700:	444b      	add	r3, r9
 8007702:	106d      	asrs	r5, r5, #1
 8007704:	429d      	cmp	r5, r3
 8007706:	bf38      	it	cc
 8007708:	461d      	movcc	r5, r3
 800770a:	0553      	lsls	r3, r2, #21
 800770c:	d527      	bpl.n	800775e <__ssputs_r+0x8e>
 800770e:	4629      	mov	r1, r5
 8007710:	f7ff ff52 	bl	80075b8 <_malloc_r>
 8007714:	4606      	mov	r6, r0
 8007716:	b360      	cbz	r0, 8007772 <__ssputs_r+0xa2>
 8007718:	6921      	ldr	r1, [r4, #16]
 800771a:	464a      	mov	r2, r9
 800771c:	f7ff fed1 	bl	80074c2 <memcpy>
 8007720:	89a3      	ldrh	r3, [r4, #12]
 8007722:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8007726:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800772a:	81a3      	strh	r3, [r4, #12]
 800772c:	6126      	str	r6, [r4, #16]
 800772e:	6165      	str	r5, [r4, #20]
 8007730:	444e      	add	r6, r9
 8007732:	eba5 0509 	sub.w	r5, r5, r9
 8007736:	6026      	str	r6, [r4, #0]
 8007738:	60a5      	str	r5, [r4, #8]
 800773a:	463e      	mov	r6, r7
 800773c:	42be      	cmp	r6, r7
 800773e:	d900      	bls.n	8007742 <__ssputs_r+0x72>
 8007740:	463e      	mov	r6, r7
 8007742:	6820      	ldr	r0, [r4, #0]
 8007744:	4632      	mov	r2, r6
 8007746:	4641      	mov	r1, r8
 8007748:	f000 fcf6 	bl	8008138 <memmove>
 800774c:	68a3      	ldr	r3, [r4, #8]
 800774e:	1b9b      	subs	r3, r3, r6
 8007750:	60a3      	str	r3, [r4, #8]
 8007752:	6823      	ldr	r3, [r4, #0]
 8007754:	4433      	add	r3, r6
 8007756:	6023      	str	r3, [r4, #0]
 8007758:	2000      	movs	r0, #0
 800775a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800775e:	462a      	mov	r2, r5
 8007760:	f000 fd36 	bl	80081d0 <_realloc_r>
 8007764:	4606      	mov	r6, r0
 8007766:	2800      	cmp	r0, #0
 8007768:	d1e0      	bne.n	800772c <__ssputs_r+0x5c>
 800776a:	6921      	ldr	r1, [r4, #16]
 800776c:	4650      	mov	r0, sl
 800776e:	f7ff feb7 	bl	80074e0 <_free_r>
 8007772:	230c      	movs	r3, #12
 8007774:	f8ca 3000 	str.w	r3, [sl]
 8007778:	89a3      	ldrh	r3, [r4, #12]
 800777a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800777e:	81a3      	strh	r3, [r4, #12]
 8007780:	f04f 30ff 	mov.w	r0, #4294967295
 8007784:	e7e9      	b.n	800775a <__ssputs_r+0x8a>
	...

08007788 <_svfiprintf_r>:
 8007788:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800778c:	4698      	mov	r8, r3
 800778e:	898b      	ldrh	r3, [r1, #12]
 8007790:	061b      	lsls	r3, r3, #24
 8007792:	b09d      	sub	sp, #116	@ 0x74
 8007794:	4607      	mov	r7, r0
 8007796:	460d      	mov	r5, r1
 8007798:	4614      	mov	r4, r2
 800779a:	d510      	bpl.n	80077be <_svfiprintf_r+0x36>
 800779c:	690b      	ldr	r3, [r1, #16]
 800779e:	b973      	cbnz	r3, 80077be <_svfiprintf_r+0x36>
 80077a0:	2140      	movs	r1, #64	@ 0x40
 80077a2:	f7ff ff09 	bl	80075b8 <_malloc_r>
 80077a6:	6028      	str	r0, [r5, #0]
 80077a8:	6128      	str	r0, [r5, #16]
 80077aa:	b930      	cbnz	r0, 80077ba <_svfiprintf_r+0x32>
 80077ac:	230c      	movs	r3, #12
 80077ae:	603b      	str	r3, [r7, #0]
 80077b0:	f04f 30ff 	mov.w	r0, #4294967295
 80077b4:	b01d      	add	sp, #116	@ 0x74
 80077b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80077ba:	2340      	movs	r3, #64	@ 0x40
 80077bc:	616b      	str	r3, [r5, #20]
 80077be:	2300      	movs	r3, #0
 80077c0:	9309      	str	r3, [sp, #36]	@ 0x24
 80077c2:	2320      	movs	r3, #32
 80077c4:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80077c8:	f8cd 800c 	str.w	r8, [sp, #12]
 80077cc:	2330      	movs	r3, #48	@ 0x30
 80077ce:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800796c <_svfiprintf_r+0x1e4>
 80077d2:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80077d6:	f04f 0901 	mov.w	r9, #1
 80077da:	4623      	mov	r3, r4
 80077dc:	469a      	mov	sl, r3
 80077de:	f813 2b01 	ldrb.w	r2, [r3], #1
 80077e2:	b10a      	cbz	r2, 80077e8 <_svfiprintf_r+0x60>
 80077e4:	2a25      	cmp	r2, #37	@ 0x25
 80077e6:	d1f9      	bne.n	80077dc <_svfiprintf_r+0x54>
 80077e8:	ebba 0b04 	subs.w	fp, sl, r4
 80077ec:	d00b      	beq.n	8007806 <_svfiprintf_r+0x7e>
 80077ee:	465b      	mov	r3, fp
 80077f0:	4622      	mov	r2, r4
 80077f2:	4629      	mov	r1, r5
 80077f4:	4638      	mov	r0, r7
 80077f6:	f7ff ff6b 	bl	80076d0 <__ssputs_r>
 80077fa:	3001      	adds	r0, #1
 80077fc:	f000 80a7 	beq.w	800794e <_svfiprintf_r+0x1c6>
 8007800:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007802:	445a      	add	r2, fp
 8007804:	9209      	str	r2, [sp, #36]	@ 0x24
 8007806:	f89a 3000 	ldrb.w	r3, [sl]
 800780a:	2b00      	cmp	r3, #0
 800780c:	f000 809f 	beq.w	800794e <_svfiprintf_r+0x1c6>
 8007810:	2300      	movs	r3, #0
 8007812:	f04f 32ff 	mov.w	r2, #4294967295
 8007816:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800781a:	f10a 0a01 	add.w	sl, sl, #1
 800781e:	9304      	str	r3, [sp, #16]
 8007820:	9307      	str	r3, [sp, #28]
 8007822:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007826:	931a      	str	r3, [sp, #104]	@ 0x68
 8007828:	4654      	mov	r4, sl
 800782a:	2205      	movs	r2, #5
 800782c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007830:	484e      	ldr	r0, [pc, #312]	@ (800796c <_svfiprintf_r+0x1e4>)
 8007832:	f7f8 fcd5 	bl	80001e0 <memchr>
 8007836:	9a04      	ldr	r2, [sp, #16]
 8007838:	b9d8      	cbnz	r0, 8007872 <_svfiprintf_r+0xea>
 800783a:	06d0      	lsls	r0, r2, #27
 800783c:	bf44      	itt	mi
 800783e:	2320      	movmi	r3, #32
 8007840:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007844:	0711      	lsls	r1, r2, #28
 8007846:	bf44      	itt	mi
 8007848:	232b      	movmi	r3, #43	@ 0x2b
 800784a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800784e:	f89a 3000 	ldrb.w	r3, [sl]
 8007852:	2b2a      	cmp	r3, #42	@ 0x2a
 8007854:	d015      	beq.n	8007882 <_svfiprintf_r+0xfa>
 8007856:	9a07      	ldr	r2, [sp, #28]
 8007858:	4654      	mov	r4, sl
 800785a:	2000      	movs	r0, #0
 800785c:	f04f 0c0a 	mov.w	ip, #10
 8007860:	4621      	mov	r1, r4
 8007862:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007866:	3b30      	subs	r3, #48	@ 0x30
 8007868:	2b09      	cmp	r3, #9
 800786a:	d94b      	bls.n	8007904 <_svfiprintf_r+0x17c>
 800786c:	b1b0      	cbz	r0, 800789c <_svfiprintf_r+0x114>
 800786e:	9207      	str	r2, [sp, #28]
 8007870:	e014      	b.n	800789c <_svfiprintf_r+0x114>
 8007872:	eba0 0308 	sub.w	r3, r0, r8
 8007876:	fa09 f303 	lsl.w	r3, r9, r3
 800787a:	4313      	orrs	r3, r2
 800787c:	9304      	str	r3, [sp, #16]
 800787e:	46a2      	mov	sl, r4
 8007880:	e7d2      	b.n	8007828 <_svfiprintf_r+0xa0>
 8007882:	9b03      	ldr	r3, [sp, #12]
 8007884:	1d19      	adds	r1, r3, #4
 8007886:	681b      	ldr	r3, [r3, #0]
 8007888:	9103      	str	r1, [sp, #12]
 800788a:	2b00      	cmp	r3, #0
 800788c:	bfbb      	ittet	lt
 800788e:	425b      	neglt	r3, r3
 8007890:	f042 0202 	orrlt.w	r2, r2, #2
 8007894:	9307      	strge	r3, [sp, #28]
 8007896:	9307      	strlt	r3, [sp, #28]
 8007898:	bfb8      	it	lt
 800789a:	9204      	strlt	r2, [sp, #16]
 800789c:	7823      	ldrb	r3, [r4, #0]
 800789e:	2b2e      	cmp	r3, #46	@ 0x2e
 80078a0:	d10a      	bne.n	80078b8 <_svfiprintf_r+0x130>
 80078a2:	7863      	ldrb	r3, [r4, #1]
 80078a4:	2b2a      	cmp	r3, #42	@ 0x2a
 80078a6:	d132      	bne.n	800790e <_svfiprintf_r+0x186>
 80078a8:	9b03      	ldr	r3, [sp, #12]
 80078aa:	1d1a      	adds	r2, r3, #4
 80078ac:	681b      	ldr	r3, [r3, #0]
 80078ae:	9203      	str	r2, [sp, #12]
 80078b0:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80078b4:	3402      	adds	r4, #2
 80078b6:	9305      	str	r3, [sp, #20]
 80078b8:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800797c <_svfiprintf_r+0x1f4>
 80078bc:	7821      	ldrb	r1, [r4, #0]
 80078be:	2203      	movs	r2, #3
 80078c0:	4650      	mov	r0, sl
 80078c2:	f7f8 fc8d 	bl	80001e0 <memchr>
 80078c6:	b138      	cbz	r0, 80078d8 <_svfiprintf_r+0x150>
 80078c8:	9b04      	ldr	r3, [sp, #16]
 80078ca:	eba0 000a 	sub.w	r0, r0, sl
 80078ce:	2240      	movs	r2, #64	@ 0x40
 80078d0:	4082      	lsls	r2, r0
 80078d2:	4313      	orrs	r3, r2
 80078d4:	3401      	adds	r4, #1
 80078d6:	9304      	str	r3, [sp, #16]
 80078d8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80078dc:	4824      	ldr	r0, [pc, #144]	@ (8007970 <_svfiprintf_r+0x1e8>)
 80078de:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80078e2:	2206      	movs	r2, #6
 80078e4:	f7f8 fc7c 	bl	80001e0 <memchr>
 80078e8:	2800      	cmp	r0, #0
 80078ea:	d036      	beq.n	800795a <_svfiprintf_r+0x1d2>
 80078ec:	4b21      	ldr	r3, [pc, #132]	@ (8007974 <_svfiprintf_r+0x1ec>)
 80078ee:	bb1b      	cbnz	r3, 8007938 <_svfiprintf_r+0x1b0>
 80078f0:	9b03      	ldr	r3, [sp, #12]
 80078f2:	3307      	adds	r3, #7
 80078f4:	f023 0307 	bic.w	r3, r3, #7
 80078f8:	3308      	adds	r3, #8
 80078fa:	9303      	str	r3, [sp, #12]
 80078fc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80078fe:	4433      	add	r3, r6
 8007900:	9309      	str	r3, [sp, #36]	@ 0x24
 8007902:	e76a      	b.n	80077da <_svfiprintf_r+0x52>
 8007904:	fb0c 3202 	mla	r2, ip, r2, r3
 8007908:	460c      	mov	r4, r1
 800790a:	2001      	movs	r0, #1
 800790c:	e7a8      	b.n	8007860 <_svfiprintf_r+0xd8>
 800790e:	2300      	movs	r3, #0
 8007910:	3401      	adds	r4, #1
 8007912:	9305      	str	r3, [sp, #20]
 8007914:	4619      	mov	r1, r3
 8007916:	f04f 0c0a 	mov.w	ip, #10
 800791a:	4620      	mov	r0, r4
 800791c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007920:	3a30      	subs	r2, #48	@ 0x30
 8007922:	2a09      	cmp	r2, #9
 8007924:	d903      	bls.n	800792e <_svfiprintf_r+0x1a6>
 8007926:	2b00      	cmp	r3, #0
 8007928:	d0c6      	beq.n	80078b8 <_svfiprintf_r+0x130>
 800792a:	9105      	str	r1, [sp, #20]
 800792c:	e7c4      	b.n	80078b8 <_svfiprintf_r+0x130>
 800792e:	fb0c 2101 	mla	r1, ip, r1, r2
 8007932:	4604      	mov	r4, r0
 8007934:	2301      	movs	r3, #1
 8007936:	e7f0      	b.n	800791a <_svfiprintf_r+0x192>
 8007938:	ab03      	add	r3, sp, #12
 800793a:	9300      	str	r3, [sp, #0]
 800793c:	462a      	mov	r2, r5
 800793e:	4b0e      	ldr	r3, [pc, #56]	@ (8007978 <_svfiprintf_r+0x1f0>)
 8007940:	a904      	add	r1, sp, #16
 8007942:	4638      	mov	r0, r7
 8007944:	f3af 8000 	nop.w
 8007948:	1c42      	adds	r2, r0, #1
 800794a:	4606      	mov	r6, r0
 800794c:	d1d6      	bne.n	80078fc <_svfiprintf_r+0x174>
 800794e:	89ab      	ldrh	r3, [r5, #12]
 8007950:	065b      	lsls	r3, r3, #25
 8007952:	f53f af2d 	bmi.w	80077b0 <_svfiprintf_r+0x28>
 8007956:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007958:	e72c      	b.n	80077b4 <_svfiprintf_r+0x2c>
 800795a:	ab03      	add	r3, sp, #12
 800795c:	9300      	str	r3, [sp, #0]
 800795e:	462a      	mov	r2, r5
 8007960:	4b05      	ldr	r3, [pc, #20]	@ (8007978 <_svfiprintf_r+0x1f0>)
 8007962:	a904      	add	r1, sp, #16
 8007964:	4638      	mov	r0, r7
 8007966:	f000 f9bb 	bl	8007ce0 <_printf_i>
 800796a:	e7ed      	b.n	8007948 <_svfiprintf_r+0x1c0>
 800796c:	08008650 	.word	0x08008650
 8007970:	0800865a 	.word	0x0800865a
 8007974:	00000000 	.word	0x00000000
 8007978:	080076d1 	.word	0x080076d1
 800797c:	08008656 	.word	0x08008656

08007980 <__sfputc_r>:
 8007980:	6893      	ldr	r3, [r2, #8]
 8007982:	3b01      	subs	r3, #1
 8007984:	2b00      	cmp	r3, #0
 8007986:	b410      	push	{r4}
 8007988:	6093      	str	r3, [r2, #8]
 800798a:	da08      	bge.n	800799e <__sfputc_r+0x1e>
 800798c:	6994      	ldr	r4, [r2, #24]
 800798e:	42a3      	cmp	r3, r4
 8007990:	db01      	blt.n	8007996 <__sfputc_r+0x16>
 8007992:	290a      	cmp	r1, #10
 8007994:	d103      	bne.n	800799e <__sfputc_r+0x1e>
 8007996:	f85d 4b04 	ldr.w	r4, [sp], #4
 800799a:	f7ff bc24 	b.w	80071e6 <__swbuf_r>
 800799e:	6813      	ldr	r3, [r2, #0]
 80079a0:	1c58      	adds	r0, r3, #1
 80079a2:	6010      	str	r0, [r2, #0]
 80079a4:	7019      	strb	r1, [r3, #0]
 80079a6:	4608      	mov	r0, r1
 80079a8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80079ac:	4770      	bx	lr

080079ae <__sfputs_r>:
 80079ae:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80079b0:	4606      	mov	r6, r0
 80079b2:	460f      	mov	r7, r1
 80079b4:	4614      	mov	r4, r2
 80079b6:	18d5      	adds	r5, r2, r3
 80079b8:	42ac      	cmp	r4, r5
 80079ba:	d101      	bne.n	80079c0 <__sfputs_r+0x12>
 80079bc:	2000      	movs	r0, #0
 80079be:	e007      	b.n	80079d0 <__sfputs_r+0x22>
 80079c0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80079c4:	463a      	mov	r2, r7
 80079c6:	4630      	mov	r0, r6
 80079c8:	f7ff ffda 	bl	8007980 <__sfputc_r>
 80079cc:	1c43      	adds	r3, r0, #1
 80079ce:	d1f3      	bne.n	80079b8 <__sfputs_r+0xa>
 80079d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080079d4 <_vfiprintf_r>:
 80079d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80079d8:	460d      	mov	r5, r1
 80079da:	b09d      	sub	sp, #116	@ 0x74
 80079dc:	4614      	mov	r4, r2
 80079de:	4698      	mov	r8, r3
 80079e0:	4606      	mov	r6, r0
 80079e2:	b118      	cbz	r0, 80079ec <_vfiprintf_r+0x18>
 80079e4:	6a03      	ldr	r3, [r0, #32]
 80079e6:	b90b      	cbnz	r3, 80079ec <_vfiprintf_r+0x18>
 80079e8:	f7ff faf2 	bl	8006fd0 <__sinit>
 80079ec:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80079ee:	07d9      	lsls	r1, r3, #31
 80079f0:	d405      	bmi.n	80079fe <_vfiprintf_r+0x2a>
 80079f2:	89ab      	ldrh	r3, [r5, #12]
 80079f4:	059a      	lsls	r2, r3, #22
 80079f6:	d402      	bmi.n	80079fe <_vfiprintf_r+0x2a>
 80079f8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80079fa:	f7ff fd60 	bl	80074be <__retarget_lock_acquire_recursive>
 80079fe:	89ab      	ldrh	r3, [r5, #12]
 8007a00:	071b      	lsls	r3, r3, #28
 8007a02:	d501      	bpl.n	8007a08 <_vfiprintf_r+0x34>
 8007a04:	692b      	ldr	r3, [r5, #16]
 8007a06:	b99b      	cbnz	r3, 8007a30 <_vfiprintf_r+0x5c>
 8007a08:	4629      	mov	r1, r5
 8007a0a:	4630      	mov	r0, r6
 8007a0c:	f7ff fc2a 	bl	8007264 <__swsetup_r>
 8007a10:	b170      	cbz	r0, 8007a30 <_vfiprintf_r+0x5c>
 8007a12:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007a14:	07dc      	lsls	r4, r3, #31
 8007a16:	d504      	bpl.n	8007a22 <_vfiprintf_r+0x4e>
 8007a18:	f04f 30ff 	mov.w	r0, #4294967295
 8007a1c:	b01d      	add	sp, #116	@ 0x74
 8007a1e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007a22:	89ab      	ldrh	r3, [r5, #12]
 8007a24:	0598      	lsls	r0, r3, #22
 8007a26:	d4f7      	bmi.n	8007a18 <_vfiprintf_r+0x44>
 8007a28:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007a2a:	f7ff fd49 	bl	80074c0 <__retarget_lock_release_recursive>
 8007a2e:	e7f3      	b.n	8007a18 <_vfiprintf_r+0x44>
 8007a30:	2300      	movs	r3, #0
 8007a32:	9309      	str	r3, [sp, #36]	@ 0x24
 8007a34:	2320      	movs	r3, #32
 8007a36:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007a3a:	f8cd 800c 	str.w	r8, [sp, #12]
 8007a3e:	2330      	movs	r3, #48	@ 0x30
 8007a40:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8007bf0 <_vfiprintf_r+0x21c>
 8007a44:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007a48:	f04f 0901 	mov.w	r9, #1
 8007a4c:	4623      	mov	r3, r4
 8007a4e:	469a      	mov	sl, r3
 8007a50:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007a54:	b10a      	cbz	r2, 8007a5a <_vfiprintf_r+0x86>
 8007a56:	2a25      	cmp	r2, #37	@ 0x25
 8007a58:	d1f9      	bne.n	8007a4e <_vfiprintf_r+0x7a>
 8007a5a:	ebba 0b04 	subs.w	fp, sl, r4
 8007a5e:	d00b      	beq.n	8007a78 <_vfiprintf_r+0xa4>
 8007a60:	465b      	mov	r3, fp
 8007a62:	4622      	mov	r2, r4
 8007a64:	4629      	mov	r1, r5
 8007a66:	4630      	mov	r0, r6
 8007a68:	f7ff ffa1 	bl	80079ae <__sfputs_r>
 8007a6c:	3001      	adds	r0, #1
 8007a6e:	f000 80a7 	beq.w	8007bc0 <_vfiprintf_r+0x1ec>
 8007a72:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007a74:	445a      	add	r2, fp
 8007a76:	9209      	str	r2, [sp, #36]	@ 0x24
 8007a78:	f89a 3000 	ldrb.w	r3, [sl]
 8007a7c:	2b00      	cmp	r3, #0
 8007a7e:	f000 809f 	beq.w	8007bc0 <_vfiprintf_r+0x1ec>
 8007a82:	2300      	movs	r3, #0
 8007a84:	f04f 32ff 	mov.w	r2, #4294967295
 8007a88:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007a8c:	f10a 0a01 	add.w	sl, sl, #1
 8007a90:	9304      	str	r3, [sp, #16]
 8007a92:	9307      	str	r3, [sp, #28]
 8007a94:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007a98:	931a      	str	r3, [sp, #104]	@ 0x68
 8007a9a:	4654      	mov	r4, sl
 8007a9c:	2205      	movs	r2, #5
 8007a9e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007aa2:	4853      	ldr	r0, [pc, #332]	@ (8007bf0 <_vfiprintf_r+0x21c>)
 8007aa4:	f7f8 fb9c 	bl	80001e0 <memchr>
 8007aa8:	9a04      	ldr	r2, [sp, #16]
 8007aaa:	b9d8      	cbnz	r0, 8007ae4 <_vfiprintf_r+0x110>
 8007aac:	06d1      	lsls	r1, r2, #27
 8007aae:	bf44      	itt	mi
 8007ab0:	2320      	movmi	r3, #32
 8007ab2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007ab6:	0713      	lsls	r3, r2, #28
 8007ab8:	bf44      	itt	mi
 8007aba:	232b      	movmi	r3, #43	@ 0x2b
 8007abc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007ac0:	f89a 3000 	ldrb.w	r3, [sl]
 8007ac4:	2b2a      	cmp	r3, #42	@ 0x2a
 8007ac6:	d015      	beq.n	8007af4 <_vfiprintf_r+0x120>
 8007ac8:	9a07      	ldr	r2, [sp, #28]
 8007aca:	4654      	mov	r4, sl
 8007acc:	2000      	movs	r0, #0
 8007ace:	f04f 0c0a 	mov.w	ip, #10
 8007ad2:	4621      	mov	r1, r4
 8007ad4:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007ad8:	3b30      	subs	r3, #48	@ 0x30
 8007ada:	2b09      	cmp	r3, #9
 8007adc:	d94b      	bls.n	8007b76 <_vfiprintf_r+0x1a2>
 8007ade:	b1b0      	cbz	r0, 8007b0e <_vfiprintf_r+0x13a>
 8007ae0:	9207      	str	r2, [sp, #28]
 8007ae2:	e014      	b.n	8007b0e <_vfiprintf_r+0x13a>
 8007ae4:	eba0 0308 	sub.w	r3, r0, r8
 8007ae8:	fa09 f303 	lsl.w	r3, r9, r3
 8007aec:	4313      	orrs	r3, r2
 8007aee:	9304      	str	r3, [sp, #16]
 8007af0:	46a2      	mov	sl, r4
 8007af2:	e7d2      	b.n	8007a9a <_vfiprintf_r+0xc6>
 8007af4:	9b03      	ldr	r3, [sp, #12]
 8007af6:	1d19      	adds	r1, r3, #4
 8007af8:	681b      	ldr	r3, [r3, #0]
 8007afa:	9103      	str	r1, [sp, #12]
 8007afc:	2b00      	cmp	r3, #0
 8007afe:	bfbb      	ittet	lt
 8007b00:	425b      	neglt	r3, r3
 8007b02:	f042 0202 	orrlt.w	r2, r2, #2
 8007b06:	9307      	strge	r3, [sp, #28]
 8007b08:	9307      	strlt	r3, [sp, #28]
 8007b0a:	bfb8      	it	lt
 8007b0c:	9204      	strlt	r2, [sp, #16]
 8007b0e:	7823      	ldrb	r3, [r4, #0]
 8007b10:	2b2e      	cmp	r3, #46	@ 0x2e
 8007b12:	d10a      	bne.n	8007b2a <_vfiprintf_r+0x156>
 8007b14:	7863      	ldrb	r3, [r4, #1]
 8007b16:	2b2a      	cmp	r3, #42	@ 0x2a
 8007b18:	d132      	bne.n	8007b80 <_vfiprintf_r+0x1ac>
 8007b1a:	9b03      	ldr	r3, [sp, #12]
 8007b1c:	1d1a      	adds	r2, r3, #4
 8007b1e:	681b      	ldr	r3, [r3, #0]
 8007b20:	9203      	str	r2, [sp, #12]
 8007b22:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007b26:	3402      	adds	r4, #2
 8007b28:	9305      	str	r3, [sp, #20]
 8007b2a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8007c00 <_vfiprintf_r+0x22c>
 8007b2e:	7821      	ldrb	r1, [r4, #0]
 8007b30:	2203      	movs	r2, #3
 8007b32:	4650      	mov	r0, sl
 8007b34:	f7f8 fb54 	bl	80001e0 <memchr>
 8007b38:	b138      	cbz	r0, 8007b4a <_vfiprintf_r+0x176>
 8007b3a:	9b04      	ldr	r3, [sp, #16]
 8007b3c:	eba0 000a 	sub.w	r0, r0, sl
 8007b40:	2240      	movs	r2, #64	@ 0x40
 8007b42:	4082      	lsls	r2, r0
 8007b44:	4313      	orrs	r3, r2
 8007b46:	3401      	adds	r4, #1
 8007b48:	9304      	str	r3, [sp, #16]
 8007b4a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007b4e:	4829      	ldr	r0, [pc, #164]	@ (8007bf4 <_vfiprintf_r+0x220>)
 8007b50:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007b54:	2206      	movs	r2, #6
 8007b56:	f7f8 fb43 	bl	80001e0 <memchr>
 8007b5a:	2800      	cmp	r0, #0
 8007b5c:	d03f      	beq.n	8007bde <_vfiprintf_r+0x20a>
 8007b5e:	4b26      	ldr	r3, [pc, #152]	@ (8007bf8 <_vfiprintf_r+0x224>)
 8007b60:	bb1b      	cbnz	r3, 8007baa <_vfiprintf_r+0x1d6>
 8007b62:	9b03      	ldr	r3, [sp, #12]
 8007b64:	3307      	adds	r3, #7
 8007b66:	f023 0307 	bic.w	r3, r3, #7
 8007b6a:	3308      	adds	r3, #8
 8007b6c:	9303      	str	r3, [sp, #12]
 8007b6e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007b70:	443b      	add	r3, r7
 8007b72:	9309      	str	r3, [sp, #36]	@ 0x24
 8007b74:	e76a      	b.n	8007a4c <_vfiprintf_r+0x78>
 8007b76:	fb0c 3202 	mla	r2, ip, r2, r3
 8007b7a:	460c      	mov	r4, r1
 8007b7c:	2001      	movs	r0, #1
 8007b7e:	e7a8      	b.n	8007ad2 <_vfiprintf_r+0xfe>
 8007b80:	2300      	movs	r3, #0
 8007b82:	3401      	adds	r4, #1
 8007b84:	9305      	str	r3, [sp, #20]
 8007b86:	4619      	mov	r1, r3
 8007b88:	f04f 0c0a 	mov.w	ip, #10
 8007b8c:	4620      	mov	r0, r4
 8007b8e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007b92:	3a30      	subs	r2, #48	@ 0x30
 8007b94:	2a09      	cmp	r2, #9
 8007b96:	d903      	bls.n	8007ba0 <_vfiprintf_r+0x1cc>
 8007b98:	2b00      	cmp	r3, #0
 8007b9a:	d0c6      	beq.n	8007b2a <_vfiprintf_r+0x156>
 8007b9c:	9105      	str	r1, [sp, #20]
 8007b9e:	e7c4      	b.n	8007b2a <_vfiprintf_r+0x156>
 8007ba0:	fb0c 2101 	mla	r1, ip, r1, r2
 8007ba4:	4604      	mov	r4, r0
 8007ba6:	2301      	movs	r3, #1
 8007ba8:	e7f0      	b.n	8007b8c <_vfiprintf_r+0x1b8>
 8007baa:	ab03      	add	r3, sp, #12
 8007bac:	9300      	str	r3, [sp, #0]
 8007bae:	462a      	mov	r2, r5
 8007bb0:	4b12      	ldr	r3, [pc, #72]	@ (8007bfc <_vfiprintf_r+0x228>)
 8007bb2:	a904      	add	r1, sp, #16
 8007bb4:	4630      	mov	r0, r6
 8007bb6:	f3af 8000 	nop.w
 8007bba:	4607      	mov	r7, r0
 8007bbc:	1c78      	adds	r0, r7, #1
 8007bbe:	d1d6      	bne.n	8007b6e <_vfiprintf_r+0x19a>
 8007bc0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007bc2:	07d9      	lsls	r1, r3, #31
 8007bc4:	d405      	bmi.n	8007bd2 <_vfiprintf_r+0x1fe>
 8007bc6:	89ab      	ldrh	r3, [r5, #12]
 8007bc8:	059a      	lsls	r2, r3, #22
 8007bca:	d402      	bmi.n	8007bd2 <_vfiprintf_r+0x1fe>
 8007bcc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007bce:	f7ff fc77 	bl	80074c0 <__retarget_lock_release_recursive>
 8007bd2:	89ab      	ldrh	r3, [r5, #12]
 8007bd4:	065b      	lsls	r3, r3, #25
 8007bd6:	f53f af1f 	bmi.w	8007a18 <_vfiprintf_r+0x44>
 8007bda:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007bdc:	e71e      	b.n	8007a1c <_vfiprintf_r+0x48>
 8007bde:	ab03      	add	r3, sp, #12
 8007be0:	9300      	str	r3, [sp, #0]
 8007be2:	462a      	mov	r2, r5
 8007be4:	4b05      	ldr	r3, [pc, #20]	@ (8007bfc <_vfiprintf_r+0x228>)
 8007be6:	a904      	add	r1, sp, #16
 8007be8:	4630      	mov	r0, r6
 8007bea:	f000 f879 	bl	8007ce0 <_printf_i>
 8007bee:	e7e4      	b.n	8007bba <_vfiprintf_r+0x1e6>
 8007bf0:	08008650 	.word	0x08008650
 8007bf4:	0800865a 	.word	0x0800865a
 8007bf8:	00000000 	.word	0x00000000
 8007bfc:	080079af 	.word	0x080079af
 8007c00:	08008656 	.word	0x08008656

08007c04 <_printf_common>:
 8007c04:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007c08:	4616      	mov	r6, r2
 8007c0a:	4698      	mov	r8, r3
 8007c0c:	688a      	ldr	r2, [r1, #8]
 8007c0e:	690b      	ldr	r3, [r1, #16]
 8007c10:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007c14:	4293      	cmp	r3, r2
 8007c16:	bfb8      	it	lt
 8007c18:	4613      	movlt	r3, r2
 8007c1a:	6033      	str	r3, [r6, #0]
 8007c1c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007c20:	4607      	mov	r7, r0
 8007c22:	460c      	mov	r4, r1
 8007c24:	b10a      	cbz	r2, 8007c2a <_printf_common+0x26>
 8007c26:	3301      	adds	r3, #1
 8007c28:	6033      	str	r3, [r6, #0]
 8007c2a:	6823      	ldr	r3, [r4, #0]
 8007c2c:	0699      	lsls	r1, r3, #26
 8007c2e:	bf42      	ittt	mi
 8007c30:	6833      	ldrmi	r3, [r6, #0]
 8007c32:	3302      	addmi	r3, #2
 8007c34:	6033      	strmi	r3, [r6, #0]
 8007c36:	6825      	ldr	r5, [r4, #0]
 8007c38:	f015 0506 	ands.w	r5, r5, #6
 8007c3c:	d106      	bne.n	8007c4c <_printf_common+0x48>
 8007c3e:	f104 0a19 	add.w	sl, r4, #25
 8007c42:	68e3      	ldr	r3, [r4, #12]
 8007c44:	6832      	ldr	r2, [r6, #0]
 8007c46:	1a9b      	subs	r3, r3, r2
 8007c48:	42ab      	cmp	r3, r5
 8007c4a:	dc26      	bgt.n	8007c9a <_printf_common+0x96>
 8007c4c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007c50:	6822      	ldr	r2, [r4, #0]
 8007c52:	3b00      	subs	r3, #0
 8007c54:	bf18      	it	ne
 8007c56:	2301      	movne	r3, #1
 8007c58:	0692      	lsls	r2, r2, #26
 8007c5a:	d42b      	bmi.n	8007cb4 <_printf_common+0xb0>
 8007c5c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007c60:	4641      	mov	r1, r8
 8007c62:	4638      	mov	r0, r7
 8007c64:	47c8      	blx	r9
 8007c66:	3001      	adds	r0, #1
 8007c68:	d01e      	beq.n	8007ca8 <_printf_common+0xa4>
 8007c6a:	6823      	ldr	r3, [r4, #0]
 8007c6c:	6922      	ldr	r2, [r4, #16]
 8007c6e:	f003 0306 	and.w	r3, r3, #6
 8007c72:	2b04      	cmp	r3, #4
 8007c74:	bf02      	ittt	eq
 8007c76:	68e5      	ldreq	r5, [r4, #12]
 8007c78:	6833      	ldreq	r3, [r6, #0]
 8007c7a:	1aed      	subeq	r5, r5, r3
 8007c7c:	68a3      	ldr	r3, [r4, #8]
 8007c7e:	bf0c      	ite	eq
 8007c80:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007c84:	2500      	movne	r5, #0
 8007c86:	4293      	cmp	r3, r2
 8007c88:	bfc4      	itt	gt
 8007c8a:	1a9b      	subgt	r3, r3, r2
 8007c8c:	18ed      	addgt	r5, r5, r3
 8007c8e:	2600      	movs	r6, #0
 8007c90:	341a      	adds	r4, #26
 8007c92:	42b5      	cmp	r5, r6
 8007c94:	d11a      	bne.n	8007ccc <_printf_common+0xc8>
 8007c96:	2000      	movs	r0, #0
 8007c98:	e008      	b.n	8007cac <_printf_common+0xa8>
 8007c9a:	2301      	movs	r3, #1
 8007c9c:	4652      	mov	r2, sl
 8007c9e:	4641      	mov	r1, r8
 8007ca0:	4638      	mov	r0, r7
 8007ca2:	47c8      	blx	r9
 8007ca4:	3001      	adds	r0, #1
 8007ca6:	d103      	bne.n	8007cb0 <_printf_common+0xac>
 8007ca8:	f04f 30ff 	mov.w	r0, #4294967295
 8007cac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007cb0:	3501      	adds	r5, #1
 8007cb2:	e7c6      	b.n	8007c42 <_printf_common+0x3e>
 8007cb4:	18e1      	adds	r1, r4, r3
 8007cb6:	1c5a      	adds	r2, r3, #1
 8007cb8:	2030      	movs	r0, #48	@ 0x30
 8007cba:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8007cbe:	4422      	add	r2, r4
 8007cc0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007cc4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007cc8:	3302      	adds	r3, #2
 8007cca:	e7c7      	b.n	8007c5c <_printf_common+0x58>
 8007ccc:	2301      	movs	r3, #1
 8007cce:	4622      	mov	r2, r4
 8007cd0:	4641      	mov	r1, r8
 8007cd2:	4638      	mov	r0, r7
 8007cd4:	47c8      	blx	r9
 8007cd6:	3001      	adds	r0, #1
 8007cd8:	d0e6      	beq.n	8007ca8 <_printf_common+0xa4>
 8007cda:	3601      	adds	r6, #1
 8007cdc:	e7d9      	b.n	8007c92 <_printf_common+0x8e>
	...

08007ce0 <_printf_i>:
 8007ce0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007ce4:	7e0f      	ldrb	r7, [r1, #24]
 8007ce6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007ce8:	2f78      	cmp	r7, #120	@ 0x78
 8007cea:	4691      	mov	r9, r2
 8007cec:	4680      	mov	r8, r0
 8007cee:	460c      	mov	r4, r1
 8007cf0:	469a      	mov	sl, r3
 8007cf2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8007cf6:	d807      	bhi.n	8007d08 <_printf_i+0x28>
 8007cf8:	2f62      	cmp	r7, #98	@ 0x62
 8007cfa:	d80a      	bhi.n	8007d12 <_printf_i+0x32>
 8007cfc:	2f00      	cmp	r7, #0
 8007cfe:	f000 80d1 	beq.w	8007ea4 <_printf_i+0x1c4>
 8007d02:	2f58      	cmp	r7, #88	@ 0x58
 8007d04:	f000 80b8 	beq.w	8007e78 <_printf_i+0x198>
 8007d08:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007d0c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007d10:	e03a      	b.n	8007d88 <_printf_i+0xa8>
 8007d12:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8007d16:	2b15      	cmp	r3, #21
 8007d18:	d8f6      	bhi.n	8007d08 <_printf_i+0x28>
 8007d1a:	a101      	add	r1, pc, #4	@ (adr r1, 8007d20 <_printf_i+0x40>)
 8007d1c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007d20:	08007d79 	.word	0x08007d79
 8007d24:	08007d8d 	.word	0x08007d8d
 8007d28:	08007d09 	.word	0x08007d09
 8007d2c:	08007d09 	.word	0x08007d09
 8007d30:	08007d09 	.word	0x08007d09
 8007d34:	08007d09 	.word	0x08007d09
 8007d38:	08007d8d 	.word	0x08007d8d
 8007d3c:	08007d09 	.word	0x08007d09
 8007d40:	08007d09 	.word	0x08007d09
 8007d44:	08007d09 	.word	0x08007d09
 8007d48:	08007d09 	.word	0x08007d09
 8007d4c:	08007e8b 	.word	0x08007e8b
 8007d50:	08007db7 	.word	0x08007db7
 8007d54:	08007e45 	.word	0x08007e45
 8007d58:	08007d09 	.word	0x08007d09
 8007d5c:	08007d09 	.word	0x08007d09
 8007d60:	08007ead 	.word	0x08007ead
 8007d64:	08007d09 	.word	0x08007d09
 8007d68:	08007db7 	.word	0x08007db7
 8007d6c:	08007d09 	.word	0x08007d09
 8007d70:	08007d09 	.word	0x08007d09
 8007d74:	08007e4d 	.word	0x08007e4d
 8007d78:	6833      	ldr	r3, [r6, #0]
 8007d7a:	1d1a      	adds	r2, r3, #4
 8007d7c:	681b      	ldr	r3, [r3, #0]
 8007d7e:	6032      	str	r2, [r6, #0]
 8007d80:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007d84:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007d88:	2301      	movs	r3, #1
 8007d8a:	e09c      	b.n	8007ec6 <_printf_i+0x1e6>
 8007d8c:	6833      	ldr	r3, [r6, #0]
 8007d8e:	6820      	ldr	r0, [r4, #0]
 8007d90:	1d19      	adds	r1, r3, #4
 8007d92:	6031      	str	r1, [r6, #0]
 8007d94:	0606      	lsls	r6, r0, #24
 8007d96:	d501      	bpl.n	8007d9c <_printf_i+0xbc>
 8007d98:	681d      	ldr	r5, [r3, #0]
 8007d9a:	e003      	b.n	8007da4 <_printf_i+0xc4>
 8007d9c:	0645      	lsls	r5, r0, #25
 8007d9e:	d5fb      	bpl.n	8007d98 <_printf_i+0xb8>
 8007da0:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007da4:	2d00      	cmp	r5, #0
 8007da6:	da03      	bge.n	8007db0 <_printf_i+0xd0>
 8007da8:	232d      	movs	r3, #45	@ 0x2d
 8007daa:	426d      	negs	r5, r5
 8007dac:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007db0:	4858      	ldr	r0, [pc, #352]	@ (8007f14 <_printf_i+0x234>)
 8007db2:	230a      	movs	r3, #10
 8007db4:	e011      	b.n	8007dda <_printf_i+0xfa>
 8007db6:	6821      	ldr	r1, [r4, #0]
 8007db8:	6833      	ldr	r3, [r6, #0]
 8007dba:	0608      	lsls	r0, r1, #24
 8007dbc:	f853 5b04 	ldr.w	r5, [r3], #4
 8007dc0:	d402      	bmi.n	8007dc8 <_printf_i+0xe8>
 8007dc2:	0649      	lsls	r1, r1, #25
 8007dc4:	bf48      	it	mi
 8007dc6:	b2ad      	uxthmi	r5, r5
 8007dc8:	2f6f      	cmp	r7, #111	@ 0x6f
 8007dca:	4852      	ldr	r0, [pc, #328]	@ (8007f14 <_printf_i+0x234>)
 8007dcc:	6033      	str	r3, [r6, #0]
 8007dce:	bf14      	ite	ne
 8007dd0:	230a      	movne	r3, #10
 8007dd2:	2308      	moveq	r3, #8
 8007dd4:	2100      	movs	r1, #0
 8007dd6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8007dda:	6866      	ldr	r6, [r4, #4]
 8007ddc:	60a6      	str	r6, [r4, #8]
 8007dde:	2e00      	cmp	r6, #0
 8007de0:	db05      	blt.n	8007dee <_printf_i+0x10e>
 8007de2:	6821      	ldr	r1, [r4, #0]
 8007de4:	432e      	orrs	r6, r5
 8007de6:	f021 0104 	bic.w	r1, r1, #4
 8007dea:	6021      	str	r1, [r4, #0]
 8007dec:	d04b      	beq.n	8007e86 <_printf_i+0x1a6>
 8007dee:	4616      	mov	r6, r2
 8007df0:	fbb5 f1f3 	udiv	r1, r5, r3
 8007df4:	fb03 5711 	mls	r7, r3, r1, r5
 8007df8:	5dc7      	ldrb	r7, [r0, r7]
 8007dfa:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007dfe:	462f      	mov	r7, r5
 8007e00:	42bb      	cmp	r3, r7
 8007e02:	460d      	mov	r5, r1
 8007e04:	d9f4      	bls.n	8007df0 <_printf_i+0x110>
 8007e06:	2b08      	cmp	r3, #8
 8007e08:	d10b      	bne.n	8007e22 <_printf_i+0x142>
 8007e0a:	6823      	ldr	r3, [r4, #0]
 8007e0c:	07df      	lsls	r7, r3, #31
 8007e0e:	d508      	bpl.n	8007e22 <_printf_i+0x142>
 8007e10:	6923      	ldr	r3, [r4, #16]
 8007e12:	6861      	ldr	r1, [r4, #4]
 8007e14:	4299      	cmp	r1, r3
 8007e16:	bfde      	ittt	le
 8007e18:	2330      	movle	r3, #48	@ 0x30
 8007e1a:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007e1e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8007e22:	1b92      	subs	r2, r2, r6
 8007e24:	6122      	str	r2, [r4, #16]
 8007e26:	f8cd a000 	str.w	sl, [sp]
 8007e2a:	464b      	mov	r3, r9
 8007e2c:	aa03      	add	r2, sp, #12
 8007e2e:	4621      	mov	r1, r4
 8007e30:	4640      	mov	r0, r8
 8007e32:	f7ff fee7 	bl	8007c04 <_printf_common>
 8007e36:	3001      	adds	r0, #1
 8007e38:	d14a      	bne.n	8007ed0 <_printf_i+0x1f0>
 8007e3a:	f04f 30ff 	mov.w	r0, #4294967295
 8007e3e:	b004      	add	sp, #16
 8007e40:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007e44:	6823      	ldr	r3, [r4, #0]
 8007e46:	f043 0320 	orr.w	r3, r3, #32
 8007e4a:	6023      	str	r3, [r4, #0]
 8007e4c:	4832      	ldr	r0, [pc, #200]	@ (8007f18 <_printf_i+0x238>)
 8007e4e:	2778      	movs	r7, #120	@ 0x78
 8007e50:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007e54:	6823      	ldr	r3, [r4, #0]
 8007e56:	6831      	ldr	r1, [r6, #0]
 8007e58:	061f      	lsls	r7, r3, #24
 8007e5a:	f851 5b04 	ldr.w	r5, [r1], #4
 8007e5e:	d402      	bmi.n	8007e66 <_printf_i+0x186>
 8007e60:	065f      	lsls	r7, r3, #25
 8007e62:	bf48      	it	mi
 8007e64:	b2ad      	uxthmi	r5, r5
 8007e66:	6031      	str	r1, [r6, #0]
 8007e68:	07d9      	lsls	r1, r3, #31
 8007e6a:	bf44      	itt	mi
 8007e6c:	f043 0320 	orrmi.w	r3, r3, #32
 8007e70:	6023      	strmi	r3, [r4, #0]
 8007e72:	b11d      	cbz	r5, 8007e7c <_printf_i+0x19c>
 8007e74:	2310      	movs	r3, #16
 8007e76:	e7ad      	b.n	8007dd4 <_printf_i+0xf4>
 8007e78:	4826      	ldr	r0, [pc, #152]	@ (8007f14 <_printf_i+0x234>)
 8007e7a:	e7e9      	b.n	8007e50 <_printf_i+0x170>
 8007e7c:	6823      	ldr	r3, [r4, #0]
 8007e7e:	f023 0320 	bic.w	r3, r3, #32
 8007e82:	6023      	str	r3, [r4, #0]
 8007e84:	e7f6      	b.n	8007e74 <_printf_i+0x194>
 8007e86:	4616      	mov	r6, r2
 8007e88:	e7bd      	b.n	8007e06 <_printf_i+0x126>
 8007e8a:	6833      	ldr	r3, [r6, #0]
 8007e8c:	6825      	ldr	r5, [r4, #0]
 8007e8e:	6961      	ldr	r1, [r4, #20]
 8007e90:	1d18      	adds	r0, r3, #4
 8007e92:	6030      	str	r0, [r6, #0]
 8007e94:	062e      	lsls	r6, r5, #24
 8007e96:	681b      	ldr	r3, [r3, #0]
 8007e98:	d501      	bpl.n	8007e9e <_printf_i+0x1be>
 8007e9a:	6019      	str	r1, [r3, #0]
 8007e9c:	e002      	b.n	8007ea4 <_printf_i+0x1c4>
 8007e9e:	0668      	lsls	r0, r5, #25
 8007ea0:	d5fb      	bpl.n	8007e9a <_printf_i+0x1ba>
 8007ea2:	8019      	strh	r1, [r3, #0]
 8007ea4:	2300      	movs	r3, #0
 8007ea6:	6123      	str	r3, [r4, #16]
 8007ea8:	4616      	mov	r6, r2
 8007eaa:	e7bc      	b.n	8007e26 <_printf_i+0x146>
 8007eac:	6833      	ldr	r3, [r6, #0]
 8007eae:	1d1a      	adds	r2, r3, #4
 8007eb0:	6032      	str	r2, [r6, #0]
 8007eb2:	681e      	ldr	r6, [r3, #0]
 8007eb4:	6862      	ldr	r2, [r4, #4]
 8007eb6:	2100      	movs	r1, #0
 8007eb8:	4630      	mov	r0, r6
 8007eba:	f7f8 f991 	bl	80001e0 <memchr>
 8007ebe:	b108      	cbz	r0, 8007ec4 <_printf_i+0x1e4>
 8007ec0:	1b80      	subs	r0, r0, r6
 8007ec2:	6060      	str	r0, [r4, #4]
 8007ec4:	6863      	ldr	r3, [r4, #4]
 8007ec6:	6123      	str	r3, [r4, #16]
 8007ec8:	2300      	movs	r3, #0
 8007eca:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007ece:	e7aa      	b.n	8007e26 <_printf_i+0x146>
 8007ed0:	6923      	ldr	r3, [r4, #16]
 8007ed2:	4632      	mov	r2, r6
 8007ed4:	4649      	mov	r1, r9
 8007ed6:	4640      	mov	r0, r8
 8007ed8:	47d0      	blx	sl
 8007eda:	3001      	adds	r0, #1
 8007edc:	d0ad      	beq.n	8007e3a <_printf_i+0x15a>
 8007ede:	6823      	ldr	r3, [r4, #0]
 8007ee0:	079b      	lsls	r3, r3, #30
 8007ee2:	d413      	bmi.n	8007f0c <_printf_i+0x22c>
 8007ee4:	68e0      	ldr	r0, [r4, #12]
 8007ee6:	9b03      	ldr	r3, [sp, #12]
 8007ee8:	4298      	cmp	r0, r3
 8007eea:	bfb8      	it	lt
 8007eec:	4618      	movlt	r0, r3
 8007eee:	e7a6      	b.n	8007e3e <_printf_i+0x15e>
 8007ef0:	2301      	movs	r3, #1
 8007ef2:	4632      	mov	r2, r6
 8007ef4:	4649      	mov	r1, r9
 8007ef6:	4640      	mov	r0, r8
 8007ef8:	47d0      	blx	sl
 8007efa:	3001      	adds	r0, #1
 8007efc:	d09d      	beq.n	8007e3a <_printf_i+0x15a>
 8007efe:	3501      	adds	r5, #1
 8007f00:	68e3      	ldr	r3, [r4, #12]
 8007f02:	9903      	ldr	r1, [sp, #12]
 8007f04:	1a5b      	subs	r3, r3, r1
 8007f06:	42ab      	cmp	r3, r5
 8007f08:	dcf2      	bgt.n	8007ef0 <_printf_i+0x210>
 8007f0a:	e7eb      	b.n	8007ee4 <_printf_i+0x204>
 8007f0c:	2500      	movs	r5, #0
 8007f0e:	f104 0619 	add.w	r6, r4, #25
 8007f12:	e7f5      	b.n	8007f00 <_printf_i+0x220>
 8007f14:	08008661 	.word	0x08008661
 8007f18:	08008672 	.word	0x08008672

08007f1c <__sflush_r>:
 8007f1c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007f20:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007f24:	0716      	lsls	r6, r2, #28
 8007f26:	4605      	mov	r5, r0
 8007f28:	460c      	mov	r4, r1
 8007f2a:	d454      	bmi.n	8007fd6 <__sflush_r+0xba>
 8007f2c:	684b      	ldr	r3, [r1, #4]
 8007f2e:	2b00      	cmp	r3, #0
 8007f30:	dc02      	bgt.n	8007f38 <__sflush_r+0x1c>
 8007f32:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8007f34:	2b00      	cmp	r3, #0
 8007f36:	dd48      	ble.n	8007fca <__sflush_r+0xae>
 8007f38:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007f3a:	2e00      	cmp	r6, #0
 8007f3c:	d045      	beq.n	8007fca <__sflush_r+0xae>
 8007f3e:	2300      	movs	r3, #0
 8007f40:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8007f44:	682f      	ldr	r7, [r5, #0]
 8007f46:	6a21      	ldr	r1, [r4, #32]
 8007f48:	602b      	str	r3, [r5, #0]
 8007f4a:	d030      	beq.n	8007fae <__sflush_r+0x92>
 8007f4c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8007f4e:	89a3      	ldrh	r3, [r4, #12]
 8007f50:	0759      	lsls	r1, r3, #29
 8007f52:	d505      	bpl.n	8007f60 <__sflush_r+0x44>
 8007f54:	6863      	ldr	r3, [r4, #4]
 8007f56:	1ad2      	subs	r2, r2, r3
 8007f58:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8007f5a:	b10b      	cbz	r3, 8007f60 <__sflush_r+0x44>
 8007f5c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8007f5e:	1ad2      	subs	r2, r2, r3
 8007f60:	2300      	movs	r3, #0
 8007f62:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007f64:	6a21      	ldr	r1, [r4, #32]
 8007f66:	4628      	mov	r0, r5
 8007f68:	47b0      	blx	r6
 8007f6a:	1c43      	adds	r3, r0, #1
 8007f6c:	89a3      	ldrh	r3, [r4, #12]
 8007f6e:	d106      	bne.n	8007f7e <__sflush_r+0x62>
 8007f70:	6829      	ldr	r1, [r5, #0]
 8007f72:	291d      	cmp	r1, #29
 8007f74:	d82b      	bhi.n	8007fce <__sflush_r+0xb2>
 8007f76:	4a2a      	ldr	r2, [pc, #168]	@ (8008020 <__sflush_r+0x104>)
 8007f78:	40ca      	lsrs	r2, r1
 8007f7a:	07d6      	lsls	r6, r2, #31
 8007f7c:	d527      	bpl.n	8007fce <__sflush_r+0xb2>
 8007f7e:	2200      	movs	r2, #0
 8007f80:	6062      	str	r2, [r4, #4]
 8007f82:	04d9      	lsls	r1, r3, #19
 8007f84:	6922      	ldr	r2, [r4, #16]
 8007f86:	6022      	str	r2, [r4, #0]
 8007f88:	d504      	bpl.n	8007f94 <__sflush_r+0x78>
 8007f8a:	1c42      	adds	r2, r0, #1
 8007f8c:	d101      	bne.n	8007f92 <__sflush_r+0x76>
 8007f8e:	682b      	ldr	r3, [r5, #0]
 8007f90:	b903      	cbnz	r3, 8007f94 <__sflush_r+0x78>
 8007f92:	6560      	str	r0, [r4, #84]	@ 0x54
 8007f94:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007f96:	602f      	str	r7, [r5, #0]
 8007f98:	b1b9      	cbz	r1, 8007fca <__sflush_r+0xae>
 8007f9a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007f9e:	4299      	cmp	r1, r3
 8007fa0:	d002      	beq.n	8007fa8 <__sflush_r+0x8c>
 8007fa2:	4628      	mov	r0, r5
 8007fa4:	f7ff fa9c 	bl	80074e0 <_free_r>
 8007fa8:	2300      	movs	r3, #0
 8007faa:	6363      	str	r3, [r4, #52]	@ 0x34
 8007fac:	e00d      	b.n	8007fca <__sflush_r+0xae>
 8007fae:	2301      	movs	r3, #1
 8007fb0:	4628      	mov	r0, r5
 8007fb2:	47b0      	blx	r6
 8007fb4:	4602      	mov	r2, r0
 8007fb6:	1c50      	adds	r0, r2, #1
 8007fb8:	d1c9      	bne.n	8007f4e <__sflush_r+0x32>
 8007fba:	682b      	ldr	r3, [r5, #0]
 8007fbc:	2b00      	cmp	r3, #0
 8007fbe:	d0c6      	beq.n	8007f4e <__sflush_r+0x32>
 8007fc0:	2b1d      	cmp	r3, #29
 8007fc2:	d001      	beq.n	8007fc8 <__sflush_r+0xac>
 8007fc4:	2b16      	cmp	r3, #22
 8007fc6:	d11e      	bne.n	8008006 <__sflush_r+0xea>
 8007fc8:	602f      	str	r7, [r5, #0]
 8007fca:	2000      	movs	r0, #0
 8007fcc:	e022      	b.n	8008014 <__sflush_r+0xf8>
 8007fce:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007fd2:	b21b      	sxth	r3, r3
 8007fd4:	e01b      	b.n	800800e <__sflush_r+0xf2>
 8007fd6:	690f      	ldr	r7, [r1, #16]
 8007fd8:	2f00      	cmp	r7, #0
 8007fda:	d0f6      	beq.n	8007fca <__sflush_r+0xae>
 8007fdc:	0793      	lsls	r3, r2, #30
 8007fde:	680e      	ldr	r6, [r1, #0]
 8007fe0:	bf08      	it	eq
 8007fe2:	694b      	ldreq	r3, [r1, #20]
 8007fe4:	600f      	str	r7, [r1, #0]
 8007fe6:	bf18      	it	ne
 8007fe8:	2300      	movne	r3, #0
 8007fea:	eba6 0807 	sub.w	r8, r6, r7
 8007fee:	608b      	str	r3, [r1, #8]
 8007ff0:	f1b8 0f00 	cmp.w	r8, #0
 8007ff4:	dde9      	ble.n	8007fca <__sflush_r+0xae>
 8007ff6:	6a21      	ldr	r1, [r4, #32]
 8007ff8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8007ffa:	4643      	mov	r3, r8
 8007ffc:	463a      	mov	r2, r7
 8007ffe:	4628      	mov	r0, r5
 8008000:	47b0      	blx	r6
 8008002:	2800      	cmp	r0, #0
 8008004:	dc08      	bgt.n	8008018 <__sflush_r+0xfc>
 8008006:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800800a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800800e:	81a3      	strh	r3, [r4, #12]
 8008010:	f04f 30ff 	mov.w	r0, #4294967295
 8008014:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008018:	4407      	add	r7, r0
 800801a:	eba8 0800 	sub.w	r8, r8, r0
 800801e:	e7e7      	b.n	8007ff0 <__sflush_r+0xd4>
 8008020:	20400001 	.word	0x20400001

08008024 <_fflush_r>:
 8008024:	b538      	push	{r3, r4, r5, lr}
 8008026:	690b      	ldr	r3, [r1, #16]
 8008028:	4605      	mov	r5, r0
 800802a:	460c      	mov	r4, r1
 800802c:	b913      	cbnz	r3, 8008034 <_fflush_r+0x10>
 800802e:	2500      	movs	r5, #0
 8008030:	4628      	mov	r0, r5
 8008032:	bd38      	pop	{r3, r4, r5, pc}
 8008034:	b118      	cbz	r0, 800803e <_fflush_r+0x1a>
 8008036:	6a03      	ldr	r3, [r0, #32]
 8008038:	b90b      	cbnz	r3, 800803e <_fflush_r+0x1a>
 800803a:	f7fe ffc9 	bl	8006fd0 <__sinit>
 800803e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008042:	2b00      	cmp	r3, #0
 8008044:	d0f3      	beq.n	800802e <_fflush_r+0xa>
 8008046:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8008048:	07d0      	lsls	r0, r2, #31
 800804a:	d404      	bmi.n	8008056 <_fflush_r+0x32>
 800804c:	0599      	lsls	r1, r3, #22
 800804e:	d402      	bmi.n	8008056 <_fflush_r+0x32>
 8008050:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008052:	f7ff fa34 	bl	80074be <__retarget_lock_acquire_recursive>
 8008056:	4628      	mov	r0, r5
 8008058:	4621      	mov	r1, r4
 800805a:	f7ff ff5f 	bl	8007f1c <__sflush_r>
 800805e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008060:	07da      	lsls	r2, r3, #31
 8008062:	4605      	mov	r5, r0
 8008064:	d4e4      	bmi.n	8008030 <_fflush_r+0xc>
 8008066:	89a3      	ldrh	r3, [r4, #12]
 8008068:	059b      	lsls	r3, r3, #22
 800806a:	d4e1      	bmi.n	8008030 <_fflush_r+0xc>
 800806c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800806e:	f7ff fa27 	bl	80074c0 <__retarget_lock_release_recursive>
 8008072:	e7dd      	b.n	8008030 <_fflush_r+0xc>

08008074 <__swhatbuf_r>:
 8008074:	b570      	push	{r4, r5, r6, lr}
 8008076:	460c      	mov	r4, r1
 8008078:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800807c:	2900      	cmp	r1, #0
 800807e:	b096      	sub	sp, #88	@ 0x58
 8008080:	4615      	mov	r5, r2
 8008082:	461e      	mov	r6, r3
 8008084:	da0d      	bge.n	80080a2 <__swhatbuf_r+0x2e>
 8008086:	89a3      	ldrh	r3, [r4, #12]
 8008088:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800808c:	f04f 0100 	mov.w	r1, #0
 8008090:	bf14      	ite	ne
 8008092:	2340      	movne	r3, #64	@ 0x40
 8008094:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8008098:	2000      	movs	r0, #0
 800809a:	6031      	str	r1, [r6, #0]
 800809c:	602b      	str	r3, [r5, #0]
 800809e:	b016      	add	sp, #88	@ 0x58
 80080a0:	bd70      	pop	{r4, r5, r6, pc}
 80080a2:	466a      	mov	r2, sp
 80080a4:	f000 f862 	bl	800816c <_fstat_r>
 80080a8:	2800      	cmp	r0, #0
 80080aa:	dbec      	blt.n	8008086 <__swhatbuf_r+0x12>
 80080ac:	9901      	ldr	r1, [sp, #4]
 80080ae:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80080b2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80080b6:	4259      	negs	r1, r3
 80080b8:	4159      	adcs	r1, r3
 80080ba:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80080be:	e7eb      	b.n	8008098 <__swhatbuf_r+0x24>

080080c0 <__smakebuf_r>:
 80080c0:	898b      	ldrh	r3, [r1, #12]
 80080c2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80080c4:	079d      	lsls	r5, r3, #30
 80080c6:	4606      	mov	r6, r0
 80080c8:	460c      	mov	r4, r1
 80080ca:	d507      	bpl.n	80080dc <__smakebuf_r+0x1c>
 80080cc:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80080d0:	6023      	str	r3, [r4, #0]
 80080d2:	6123      	str	r3, [r4, #16]
 80080d4:	2301      	movs	r3, #1
 80080d6:	6163      	str	r3, [r4, #20]
 80080d8:	b003      	add	sp, #12
 80080da:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80080dc:	ab01      	add	r3, sp, #4
 80080de:	466a      	mov	r2, sp
 80080e0:	f7ff ffc8 	bl	8008074 <__swhatbuf_r>
 80080e4:	9f00      	ldr	r7, [sp, #0]
 80080e6:	4605      	mov	r5, r0
 80080e8:	4639      	mov	r1, r7
 80080ea:	4630      	mov	r0, r6
 80080ec:	f7ff fa64 	bl	80075b8 <_malloc_r>
 80080f0:	b948      	cbnz	r0, 8008106 <__smakebuf_r+0x46>
 80080f2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80080f6:	059a      	lsls	r2, r3, #22
 80080f8:	d4ee      	bmi.n	80080d8 <__smakebuf_r+0x18>
 80080fa:	f023 0303 	bic.w	r3, r3, #3
 80080fe:	f043 0302 	orr.w	r3, r3, #2
 8008102:	81a3      	strh	r3, [r4, #12]
 8008104:	e7e2      	b.n	80080cc <__smakebuf_r+0xc>
 8008106:	89a3      	ldrh	r3, [r4, #12]
 8008108:	6020      	str	r0, [r4, #0]
 800810a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800810e:	81a3      	strh	r3, [r4, #12]
 8008110:	9b01      	ldr	r3, [sp, #4]
 8008112:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8008116:	b15b      	cbz	r3, 8008130 <__smakebuf_r+0x70>
 8008118:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800811c:	4630      	mov	r0, r6
 800811e:	f000 f837 	bl	8008190 <_isatty_r>
 8008122:	b128      	cbz	r0, 8008130 <__smakebuf_r+0x70>
 8008124:	89a3      	ldrh	r3, [r4, #12]
 8008126:	f023 0303 	bic.w	r3, r3, #3
 800812a:	f043 0301 	orr.w	r3, r3, #1
 800812e:	81a3      	strh	r3, [r4, #12]
 8008130:	89a3      	ldrh	r3, [r4, #12]
 8008132:	431d      	orrs	r5, r3
 8008134:	81a5      	strh	r5, [r4, #12]
 8008136:	e7cf      	b.n	80080d8 <__smakebuf_r+0x18>

08008138 <memmove>:
 8008138:	4288      	cmp	r0, r1
 800813a:	b510      	push	{r4, lr}
 800813c:	eb01 0402 	add.w	r4, r1, r2
 8008140:	d902      	bls.n	8008148 <memmove+0x10>
 8008142:	4284      	cmp	r4, r0
 8008144:	4623      	mov	r3, r4
 8008146:	d807      	bhi.n	8008158 <memmove+0x20>
 8008148:	1e43      	subs	r3, r0, #1
 800814a:	42a1      	cmp	r1, r4
 800814c:	d008      	beq.n	8008160 <memmove+0x28>
 800814e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008152:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008156:	e7f8      	b.n	800814a <memmove+0x12>
 8008158:	4402      	add	r2, r0
 800815a:	4601      	mov	r1, r0
 800815c:	428a      	cmp	r2, r1
 800815e:	d100      	bne.n	8008162 <memmove+0x2a>
 8008160:	bd10      	pop	{r4, pc}
 8008162:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008166:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800816a:	e7f7      	b.n	800815c <memmove+0x24>

0800816c <_fstat_r>:
 800816c:	b538      	push	{r3, r4, r5, lr}
 800816e:	4d07      	ldr	r5, [pc, #28]	@ (800818c <_fstat_r+0x20>)
 8008170:	2300      	movs	r3, #0
 8008172:	4604      	mov	r4, r0
 8008174:	4608      	mov	r0, r1
 8008176:	4611      	mov	r1, r2
 8008178:	602b      	str	r3, [r5, #0]
 800817a:	f7f8 fe16 	bl	8000daa <_fstat>
 800817e:	1c43      	adds	r3, r0, #1
 8008180:	d102      	bne.n	8008188 <_fstat_r+0x1c>
 8008182:	682b      	ldr	r3, [r5, #0]
 8008184:	b103      	cbz	r3, 8008188 <_fstat_r+0x1c>
 8008186:	6023      	str	r3, [r4, #0]
 8008188:	bd38      	pop	{r3, r4, r5, pc}
 800818a:	bf00      	nop
 800818c:	20004348 	.word	0x20004348

08008190 <_isatty_r>:
 8008190:	b538      	push	{r3, r4, r5, lr}
 8008192:	4d06      	ldr	r5, [pc, #24]	@ (80081ac <_isatty_r+0x1c>)
 8008194:	2300      	movs	r3, #0
 8008196:	4604      	mov	r4, r0
 8008198:	4608      	mov	r0, r1
 800819a:	602b      	str	r3, [r5, #0]
 800819c:	f7f8 fe15 	bl	8000dca <_isatty>
 80081a0:	1c43      	adds	r3, r0, #1
 80081a2:	d102      	bne.n	80081aa <_isatty_r+0x1a>
 80081a4:	682b      	ldr	r3, [r5, #0]
 80081a6:	b103      	cbz	r3, 80081aa <_isatty_r+0x1a>
 80081a8:	6023      	str	r3, [r4, #0]
 80081aa:	bd38      	pop	{r3, r4, r5, pc}
 80081ac:	20004348 	.word	0x20004348

080081b0 <_sbrk_r>:
 80081b0:	b538      	push	{r3, r4, r5, lr}
 80081b2:	4d06      	ldr	r5, [pc, #24]	@ (80081cc <_sbrk_r+0x1c>)
 80081b4:	2300      	movs	r3, #0
 80081b6:	4604      	mov	r4, r0
 80081b8:	4608      	mov	r0, r1
 80081ba:	602b      	str	r3, [r5, #0]
 80081bc:	f7f8 fe1e 	bl	8000dfc <_sbrk>
 80081c0:	1c43      	adds	r3, r0, #1
 80081c2:	d102      	bne.n	80081ca <_sbrk_r+0x1a>
 80081c4:	682b      	ldr	r3, [r5, #0]
 80081c6:	b103      	cbz	r3, 80081ca <_sbrk_r+0x1a>
 80081c8:	6023      	str	r3, [r4, #0]
 80081ca:	bd38      	pop	{r3, r4, r5, pc}
 80081cc:	20004348 	.word	0x20004348

080081d0 <_realloc_r>:
 80081d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80081d4:	4607      	mov	r7, r0
 80081d6:	4614      	mov	r4, r2
 80081d8:	460d      	mov	r5, r1
 80081da:	b921      	cbnz	r1, 80081e6 <_realloc_r+0x16>
 80081dc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80081e0:	4611      	mov	r1, r2
 80081e2:	f7ff b9e9 	b.w	80075b8 <_malloc_r>
 80081e6:	b92a      	cbnz	r2, 80081f4 <_realloc_r+0x24>
 80081e8:	f7ff f97a 	bl	80074e0 <_free_r>
 80081ec:	4625      	mov	r5, r4
 80081ee:	4628      	mov	r0, r5
 80081f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80081f4:	f000 f81a 	bl	800822c <_malloc_usable_size_r>
 80081f8:	4284      	cmp	r4, r0
 80081fa:	4606      	mov	r6, r0
 80081fc:	d802      	bhi.n	8008204 <_realloc_r+0x34>
 80081fe:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8008202:	d8f4      	bhi.n	80081ee <_realloc_r+0x1e>
 8008204:	4621      	mov	r1, r4
 8008206:	4638      	mov	r0, r7
 8008208:	f7ff f9d6 	bl	80075b8 <_malloc_r>
 800820c:	4680      	mov	r8, r0
 800820e:	b908      	cbnz	r0, 8008214 <_realloc_r+0x44>
 8008210:	4645      	mov	r5, r8
 8008212:	e7ec      	b.n	80081ee <_realloc_r+0x1e>
 8008214:	42b4      	cmp	r4, r6
 8008216:	4622      	mov	r2, r4
 8008218:	4629      	mov	r1, r5
 800821a:	bf28      	it	cs
 800821c:	4632      	movcs	r2, r6
 800821e:	f7ff f950 	bl	80074c2 <memcpy>
 8008222:	4629      	mov	r1, r5
 8008224:	4638      	mov	r0, r7
 8008226:	f7ff f95b 	bl	80074e0 <_free_r>
 800822a:	e7f1      	b.n	8008210 <_realloc_r+0x40>

0800822c <_malloc_usable_size_r>:
 800822c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008230:	1f18      	subs	r0, r3, #4
 8008232:	2b00      	cmp	r3, #0
 8008234:	bfbc      	itt	lt
 8008236:	580b      	ldrlt	r3, [r1, r0]
 8008238:	18c0      	addlt	r0, r0, r3
 800823a:	4770      	bx	lr

0800823c <_init>:
 800823c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800823e:	bf00      	nop
 8008240:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008242:	bc08      	pop	{r3}
 8008244:	469e      	mov	lr, r3
 8008246:	4770      	bx	lr

08008248 <_fini>:
 8008248:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800824a:	bf00      	nop
 800824c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800824e:	bc08      	pop	{r3}
 8008250:	469e      	mov	lr, r3
 8008252:	4770      	bx	lr
