-- PLEASE READ THIS, IT MAY SAVE YOU SOME TIME AND MONEY, THANK YOU!
-- * This file was generated by Quokka FPGA Toolkit.
-- * Generated code is your property, do whatever you want with it
-- * Place custom code between [BEGIN USER ***] and [END USER ***].
-- * CAUTION: All code outside of [USER] scope is subject to regeneration.
-- * Bad things happen sometimes in developer's life,
--   it is recommended to use source control management software (e.g. git, bzr etc) to keep your custom code safe'n'sound.
-- * Internal structure of code is subject to change.
--   You can use some of signals in custom code, but most likely they will not exist in future (e.g. will get shorter or gone completely)
-- * Please send your feedback, comments, improvement ideas etc. to evmuryshkin@gmail.com
-- * Visit https://github.com/EvgenyMuryshkin/QuokkaEvaluation to access latest version of playground
--
-- DISCLAIMER:
--   Code comes AS-IS, it is your responsibility to make sure it is working as expected
--   no responsibility will be taken for any loss or damage caused by use of Quokka toolkit.
--
-- System configuration name is AXI4SoC2x2_TopLevel_interconnect_writeInterconnect, clock frequency is 1Hz, Embedded
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
use work.Quokka.all;
entity AXI4SoC2x2_TopLevel_interconnect_writeInterconnect is
	port
	(
		-- [BEGIN USER PORTS]
		-- [END USER PORTS]
		BoardSignals : in BoardSignalsType;
		iLeft0 : in unsigned (137 downto 0);
		iLeft1 : in unsigned (137 downto 0);
		iRight0 : in unsigned (20 downto 0);
		iRight1 : in unsigned (20 downto 0);
		M2S0 : out unsigned (137 downto 0);
		M2S1 : out unsigned (137 downto 0);
		S2M0 : out unsigned (20 downto 0);
		S2M1 : out unsigned (20 downto 0)
	);
end entity;
-- FSM summary
-- Packages
architecture rtl of AXI4SoC2x2_TopLevel_interconnect_writeInterconnect is
	-- [BEGIN USER SIGNALS]
	-- [END USER SIGNALS]
	constant HiSignal : std_logic := '1';
	constant LoSignal : std_logic := '0';
	constant Zero : std_logic := '0';
	constant One : std_logic := '1';
	-- true is a reserved name, declaration skipped
	-- false is a reserved name, declaration skipped
	constant leftCount : signed(2 downto 0) := "010";
	constant rightCount : signed(2 downto 0) := "010";
	constant InterconnectModule_L132F9L149T10_InterconnectModule_L134F13L140T14_InterconnectModule_L136F17L139T18_InterconnectModule_L137F47T52_Expr : std_logic := '0';
	constant InterconnectModule_L132F9L149T10_InterconnectModule_L134F13L140T14_InterconnectModule_L136F17L139T18_InterconnectModule_L138F48T53_Expr : std_logic := '0';
	constant InterconnectModule_L132F9L149T10_InterconnectModule_L142F13L148T14_InterconnectModule_L144F43T47_Expr : std_logic := '1';
	constant InterconnectModule_L132F9L149T10_InterconnectModule_L142F13L148T14_InterconnectModule_L147F44T48_Expr : std_logic := '1';
	signal NextState_leftAddr : unsigned(0 downto 0) := (others => '0');
	signal NextState_leftAddrValid : std_logic := '0';
	signal NextState_rightAddr : unsigned(0 downto 0) := (others => '0');
	signal NextState_rightAddrValid : std_logic := '0';
	signal currentTXEnd : std_logic := '0';
	signal muxLeftData_AW_AWID : unsigned(7 downto 0) := (others => '0');
	signal muxLeftData_AW_AWADDR : unsigned(31 downto 0) := (others => '0');
	signal muxLeftData_AW_AWLEN : unsigned(7 downto 0) := (others => '0');
	signal muxLeftData_AW_AWSIZE : unsigned(2 downto 0) := (others => '0');
	signal muxLeftData_AW_AWBURST : unsigned(1 downto 0) := (others => '0');
	signal muxLeftData_AW_AWLOCK : unsigned(1 downto 0) := (others => '0');
	signal muxLeftData_AW_AWCACHE : unsigned(3 downto 0) := (others => '0');
	signal muxLeftData_AW_AWPROT : unsigned(2 downto 0) := (others => '0');
	signal muxLeftData_AW_AWQOS : unsigned(3 downto 0) := (others => '0');
	signal muxLeftData_AW_AWREGION : unsigned(7 downto 0) := (others => '0');
	signal muxLeftData_AW_AWUSER : unsigned(7 downto 0) := (others => '0');
	signal muxLeftData_AW_AWVALID : std_logic := '0';
	signal muxLeftData_W_WID : unsigned(7 downto 0) := (others => '0');
	signal muxLeftData_W_WSTRB : unsigned(3 downto 0) := (others => '0');
	signal muxLeftData_W_WLAST : std_logic := '0';
	signal muxLeftData_W_WUSER : unsigned(7 downto 0) := (others => '0');
	signal muxLeftData_W_WVALID : std_logic := '0';
	signal muxLeftData_B_BREADY : std_logic := '0';
	signal muxRightData_AW_AWREADY : std_logic := '0';
	signal muxRightData_B_BID : unsigned(7 downto 0) := (others => '0');
	signal muxRightData_B_BRESP : unsigned(1 downto 0) := (others => '0');
	signal muxRightData_B_BUSER : unsigned(7 downto 0) := (others => '0');
	signal muxRightData_B_BVALID : std_logic := '0';
	signal muxRightData_W_WREADY : std_logic := '0';
	signal rightAddr : unsigned(0 downto 0) := (others => '0');
	signal axiRightAddr : unsigned(0 downto 0) := (others => '0');
	signal rangeDetectorActive : std_logic := '0';
	signal DuplexMux_iLeftAddr : unsigned(0 downto 0) := (others => '0');
	signal DuplexMux_iLeftAddrValid : std_logic := '0';
	signal DuplexMux_iRightAddr : unsigned(0 downto 0) := (others => '0');
	signal DuplexMux_iRightAddrValid : std_logic := '0';
	signal DuplexMux_oMuxLeftData : unsigned(137 downto 0) := (others => '0');
	signal DuplexMux_oMuxRightData : unsigned(20 downto 0) := (others => '0');
	signal Encoder_HasActive : std_logic := '0';
	signal Encoder_MSBIndex : unsigned(0 downto 0) := (others => '0');
	signal Encoder_MSBValue : unsigned(1 downto 0) := (others => '0');
	signal TransactionDetectors0_iRestart : std_logic := '0';
	signal TransactionDetectors0_iTXBegin : std_logic := '0';
	signal TransactionDetectors0_iTXEnd : std_logic := '0';
	signal TransactionDetectors0_oTransaction : std_logic := '0';
	signal TransactionDetectors0_oWaitForRestart : std_logic := '0';
	signal TransactionDetectors1_iRestart : std_logic := '0';
	signal TransactionDetectors1_iTXBegin : std_logic := '0';
	signal TransactionDetectors1_iTXEnd : std_logic := '0';
	signal TransactionDetectors1_oTransaction : std_logic := '0';
	signal TransactionDetectors1_oWaitForRestart : std_logic := '0';
	signal rangeDetectorArray0_iAddress : unsigned(31 downto 0) := (others => '0');
	signal rangeDetectorArray0_oActive : std_logic := '0';
	signal rangeDetectorArray0_oIndex : unsigned(0 downto 0) := (others => '0');
	signal rangeDetectorArray1_iAddress : unsigned(31 downto 0) := (others => '0');
	signal rangeDetectorArray1_oActive : std_logic := '0';
	signal rangeDetectorArray1_oIndex : unsigned(0 downto 0) := (others => '0');
	signal AXI4WriteInteconnectModule_L33F37T75_Index : unsigned(0 downto 0) := (others => '0');
	signal AXI4WriteInteconnectModule_L36F37T79_Index : std_logic := '0';
	signal InterconnectModule_L94F13L97T14_0_InterconnectModule_L96F75T101_Index : std_logic := '0';
	signal InterconnectModule_L94F13L97T14_1_InterconnectModule_L96F75T101_Index : std_logic := '0';
	signal InterconnectModule_L99F13L109T14_0_InterconnectModule_L102F21L107T22_Object : unsigned(2 downto 0) := (others => '0');
	signal InterconnectModule_L99F13L109T14_0_InterconnectModule_L104F36T54_Index : std_logic := '0';
	signal InterconnectModule_L99F13L109T14_1_InterconnectModule_L102F21L107T22_Object : unsigned(2 downto 0) := (others => '0');
	signal InterconnectModule_L99F13L109T14_1_InterconnectModule_L104F36T54_Index : std_logic := '0';
	signal InterconnectModule_L112F17L115T18_Object : unsigned(1 downto 0) := (others => '0');
	signal InterconnectModule_L119F17L127T18_Object : unsigned(321 downto 0) := (others => '0');
	signal AXI4WriteInteconnectModule_L23F13L29T14_0_AXI4WriteInteconnectModule_L25F54L28T18_Object : unsigned(31 downto 0) := (others => '0');
	signal AXI4WriteInteconnectModule_L23F13L29T14_1_AXI4WriteInteconnectModule_L25F54L28T18_Object : unsigned(31 downto 0) := (others => '0');
	signal DuplexMux_iLeft0_DuplexMux_iLeft_HardLink : unsigned(137 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
	signal DuplexMux_iLeft1_DuplexMux_iLeft_HardLink : unsigned(137 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
	signal DuplexMux_iLeftAddr_DuplexMux_iLeftAddr_HardLink : unsigned(0 downto 0) := "0";
	signal DuplexMux_iLeftAddrValid_DuplexMux_iLeftAddrValid_HardLink : std_logic := '0';
	signal DuplexMux_iRight0_DuplexMux_iRight_HardLink : unsigned(20 downto 0) := "000000000000000000000";
	signal DuplexMux_iRight1_DuplexMux_iRight_HardLink : unsigned(20 downto 0) := "000000000000000000000";
	signal DuplexMux_iRightAddr_DuplexMux_iRightAddr_HardLink : unsigned(0 downto 0) := "0";
	signal DuplexMux_iRightAddrValid_DuplexMux_iRightAddrValid_HardLink : std_logic := '0';
	signal DuplexMux_oLeft0_DuplexMux_oLeft_HardLink : unsigned(137 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
	signal DuplexMux_oLeft1_DuplexMux_oLeft_HardLink : unsigned(137 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
	signal DuplexMux_oMuxLeftData_DuplexMux_oMuxLeftData_HardLink : unsigned(137 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
	signal DuplexMux_oMuxRightData_DuplexMux_oMuxRightData_HardLink : unsigned(20 downto 0) := "000000000000000000000";
	signal DuplexMux_oRight0_DuplexMux_oRight_HardLink : unsigned(20 downto 0) := "000000000000000000000";
	signal DuplexMux_oRight1_DuplexMux_oRight_HardLink : unsigned(20 downto 0) := "000000000000000000000";
	signal Encoder_iValues0_Encoder_iValues_HardLink : std_logic := '0';
	signal Encoder_iValues1_Encoder_iValues_HardLink : std_logic := '0';
	signal Encoder_HasActive_Encoder_HasActive_HardLink : std_logic := '0';
	signal Encoder_MSBIndex_Encoder_MSBIndex_HardLink : unsigned(0 downto 0) := "0";
	signal Encoder_MSBValue_Encoder_MSBValue_HardLink : unsigned(1 downto 0) := "00";
	signal TransactionDetectors0_iRestart_TransactionDetectors0_iRestart_HardLink : std_logic := '0';
	signal TransactionDetectors0_iTXBegin_TransactionDetectors0_iTXBegin_HardLink : std_logic := '0';
	signal TransactionDetectors0_iTXEnd_TransactionDetectors0_iTXEnd_HardLink : std_logic := '0';
	signal TransactionDetectors0_oTransaction_TransactionDetectors0_oTransaction_HardLink : std_logic := '0';
	signal TransactionDetectors0_oWaitForRestart_TransactionDetectors0_oWaitForRestart_HardLink : std_logic := '0';
	signal TransactionDetectors1_iRestart_TransactionDetectors1_iRestart_HardLink : std_logic := '0';
	signal TransactionDetectors1_iTXBegin_TransactionDetectors1_iTXBegin_HardLink : std_logic := '0';
	signal TransactionDetectors1_iTXEnd_TransactionDetectors1_iTXEnd_HardLink : std_logic := '0';
	signal TransactionDetectors1_oTransaction_TransactionDetectors1_oTransaction_HardLink : std_logic := '0';
	signal TransactionDetectors1_oWaitForRestart_TransactionDetectors1_oWaitForRestart_HardLink : std_logic := '0';
	signal rangeDetectorArray0_iAddress_rangeDetectorArray0_iAddress_HardLink : unsigned(31 downto 0) := "00000000000000000000000000000000";
	signal rangeDetectorArray0_oActive_rangeDetectorArray0_oActive_HardLink : std_logic := '0';
	signal rangeDetectorArray0_oIndex_rangeDetectorArray0_oIndex_HardLink : unsigned(0 downto 0) := "0";
	signal rangeDetectorArray1_iAddress_rangeDetectorArray1_iAddress_HardLink : unsigned(31 downto 0) := "00000000000000000000000000000000";
	signal rangeDetectorArray1_oActive_rangeDetectorArray1_oActive_HardLink : std_logic := '0';
	signal rangeDetectorArray1_oIndex_rangeDetectorArray1_oIndex_HardLink : unsigned(0 downto 0) := "0";
	signal State_leftAddr : unsigned(0 downto 0) := "0";
	constant State_leftAddrDefault : unsigned(0 downto 0) := "0";
	signal State_leftAddrValid : std_logic := '0';
	constant State_leftAddrValidDefault : std_logic := '0';
	signal State_rightAddr : unsigned(0 downto 0) := "0";
	constant State_rightAddrDefault : unsigned(0 downto 0) := "0";
	signal State_rightAddrValid : std_logic := '0';
	constant State_rightAddrValidDefault : std_logic := '0';
	signal InterconnectModule_L86F40T75_AXI4WriteInteconnectModule_L44F61T101_Expr : std_logic := '0';
	signal InterconnectModule_L86F40T75_AXI4WriteInteconnectModule_L44F61T101_Expr_1 : std_logic := '0';
	signal InterconnectModule_L86F40T75_AXI4WriteInteconnectModule_L44F61T101_Expr_2 : std_logic := '0';
	signal InterconnectModule_L94F13L97T14_0_InterconnectModule_L96F38T101_Expr : std_logic := '0';
	signal InterconnectModule_L94F13L97T14_0_InterconnectModule_L96F38T101_Expr_1 : std_logic := '0';
	signal InterconnectModule_L94F13L97T14_0_InterconnectModule_L96F38T101_Expr_2 : std_logic := '0';
	signal InterconnectModule_L94F13L97T14_0_InterconnectModule_L96F38T70_AXI4WriteInteconnectModule_L45F63T103_Expr : std_logic := '0';
	signal InterconnectModule_L94F13L97T14_0_InterconnectModule_L96F38T70_AXI4WriteInteconnectModule_L45F63T103_Expr_1 : std_logic := '0';
	signal InterconnectModule_L94F13L97T14_0_InterconnectModule_L96F38T70_AXI4WriteInteconnectModule_L45F63T103_Expr_2 : std_logic := '0';
	signal InterconnectModule_L94F13L97T14_0_InterconnectModule_L96F74T101_Expr : std_logic := '0';
	signal InterconnectModule_L94F13L97T14_0_InterconnectModule_L96F74T101_Expr_1 : std_logic := '0';
	signal InterconnectModule_L94F13L97T14_1_InterconnectModule_L96F38T101_Expr : std_logic := '0';
	signal InterconnectModule_L94F13L97T14_1_InterconnectModule_L96F38T101_Expr_1 : std_logic := '0';
	signal InterconnectModule_L94F13L97T14_1_InterconnectModule_L96F38T101_Expr_2 : std_logic := '0';
	signal InterconnectModule_L94F13L97T14_1_InterconnectModule_L96F38T70_AXI4WriteInteconnectModule_L45F63T103_Expr : std_logic := '0';
	signal InterconnectModule_L94F13L97T14_1_InterconnectModule_L96F38T70_AXI4WriteInteconnectModule_L45F63T103_Expr_1 : std_logic := '0';
	signal InterconnectModule_L94F13L97T14_1_InterconnectModule_L96F38T70_AXI4WriteInteconnectModule_L45F63T103_Expr_2 : std_logic := '0';
	signal InterconnectModule_L94F13L97T14_1_InterconnectModule_L96F74T101_Expr : std_logic := '0';
	signal InterconnectModule_L94F13L97T14_1_InterconnectModule_L96F74T101_Expr_1 : std_logic := '0';
	signal InterconnectModule_L99F13L109T14_0_InterconnectModule_L106F36T54_Expr : std_logic := '0';
	signal InterconnectModule_L99F13L109T14_0_InterconnectModule_L106F36T54_Expr_1 : std_logic := '0';
	signal InterconnectModule_L99F13L109T14_0_InterconnectModule_L105F34T64_AXI4WriteInteconnectModule_L44F61T101_Expr : std_logic := '0';
	signal InterconnectModule_L99F13L109T14_0_InterconnectModule_L105F34T64_AXI4WriteInteconnectModule_L44F61T101_Expr_1 : std_logic := '0';
	signal InterconnectModule_L99F13L109T14_0_InterconnectModule_L105F34T64_AXI4WriteInteconnectModule_L44F61T101_Expr_2 : std_logic := '0';
	signal InterconnectModule_L99F13L109T14_1_InterconnectModule_L106F36T54_Expr : std_logic := '0';
	signal InterconnectModule_L99F13L109T14_1_InterconnectModule_L106F36T54_Expr_1 : std_logic := '0';
	signal InterconnectModule_L99F13L109T14_1_InterconnectModule_L105F34T64_AXI4WriteInteconnectModule_L44F61T101_Expr : std_logic := '0';
	signal InterconnectModule_L99F13L109T14_1_InterconnectModule_L105F34T64_AXI4WriteInteconnectModule_L44F61T101_Expr_1 : std_logic := '0';
	signal InterconnectModule_L99F13L109T14_1_InterconnectModule_L105F34T64_AXI4WriteInteconnectModule_L44F61T101_Expr_2 : std_logic := '0';
	type Inputs_iLeftArray is array (0 to 1) of unsigned (137 downto 0);
	signal Inputs_iLeft : Inputs_iLeftArray := (others => (others => '0'));
	type Inputs_iRightArray is array (0 to 1) of unsigned (20 downto 0);
	signal Inputs_iRight : Inputs_iRightArray := (others => (others => '0'));
	type ActiveTransactionsArray is array (0 to 1) of std_logic;
	signal ActiveTransactions : ActiveTransactionsArray := (others => '0');
	type muxLeftArray is array (0 to 1) of unsigned (137 downto 0);
	signal muxLeft : muxLeftArray := (others => (others => '0'));
	type muxLeftData_W_WDATAArray is array (0 to 3) of unsigned (7 downto 0);
	signal muxLeftData_W_WDATA : muxLeftData_W_WDATAArray := (others => (others => '0'));
	type muxRightArray is array (0 to 1) of unsigned (20 downto 0);
	signal muxRight : muxRightArray := (others => (others => '0'));
	type TransactionsArray is array (0 to 1) of std_logic;
	signal Transactions : TransactionsArray := (others => '0');
	type TXBeginArray is array (0 to 1) of std_logic;
	signal TXBegin : TXBeginArray := (others => '0');
	type WaitForRestartsArray is array (0 to 1) of std_logic;
	signal WaitForRestarts : WaitForRestartsArray := (others => '0');
	type rangeDetectorActiveFlagsArray is array (0 to 1) of std_logic;
	signal rangeDetectorActiveFlags : rangeDetectorActiveFlagsArray := (others => '0');
	type rangeDetectorIndexesArray is array (0 to 1) of unsigned (0 downto 0);
	signal rangeDetectorIndexes : rangeDetectorIndexesArray := (others => (others => '0'));
	type DuplexMux_iLeftArray is array (0 to 1) of unsigned (137 downto 0);
	signal DuplexMux_iLeft : DuplexMux_iLeftArray := (others => (others => '0'));
	type DuplexMux_iRightArray is array (0 to 1) of unsigned (20 downto 0);
	signal DuplexMux_iRight : DuplexMux_iRightArray := (others => (others => '0'));
	type DuplexMux_oLeftArray is array (0 to 1) of unsigned (137 downto 0);
	signal DuplexMux_oLeft : DuplexMux_oLeftArray := (others => (others => '0'));
	type DuplexMux_oRightArray is array (0 to 1) of unsigned (20 downto 0);
	signal DuplexMux_oRight : DuplexMux_oRightArray := (others => (others => '0'));
	type Encoder_iValuesArray is array (0 to 1) of std_logic;
	signal Encoder_iValues : Encoder_iValuesArray := (others => '0');
	type InterconnectModule_L78F48T106_EnumerableArray is array (0 to 1) of std_logic;
	signal InterconnectModule_L78F48T106_Enumerable : InterconnectModule_L78F48T106_EnumerableArray := (others => '0');
	type InterconnectModule_L80F42T100_EnumerableArray is array (0 to 1) of std_logic;
	signal InterconnectModule_L80F42T100_Enumerable : InterconnectModule_L80F42T100_EnumerableArray := (others => '0');
	type InterconnectModule_L79F45T106_EnumerableArray is array (0 to 1) of std_logic;
	signal InterconnectModule_L79F45T106_Enumerable : InterconnectModule_L79F45T106_EnumerableArray := (others => '0');
	type AXI4WriteInteconnectModule_L35F44T95_EnumerableArray is array (0 to 1) of std_logic;
	signal AXI4WriteInteconnectModule_L35F44T95_Enumerable : AXI4WriteInteconnectModule_L35F44T95_EnumerableArray := (others => '0');
	type AXI4WriteInteconnectModule_L32F47T97_EnumerableArray is array (0 to 1) of unsigned (0 downto 0);
	signal AXI4WriteInteconnectModule_L32F47T97_Enumerable : AXI4WriteInteconnectModule_L32F47T97_EnumerableArray := (others => (others => '0'));
begin
	process (BoardSignals, NextState_leftAddr, NextState_leftAddrValid, NextState_rightAddr, NextState_rightAddrValid)
	begin
		if rising_edge(BoardSignals.Clock) then
			if BoardSignals.Reset = '1' then
				State_leftAddr <= State_leftAddrDefault;
				State_leftAddrValid <= State_leftAddrValidDefault;
				State_rightAddr <= State_rightAddrDefault;
				State_rightAddrValid <= State_rightAddrValidDefault;
			else
				State_leftAddr <= NextState_leftAddr;
				State_leftAddrValid <= NextState_leftAddrValid;
				State_rightAddr <= NextState_rightAddr;
				State_rightAddrValid <= NextState_rightAddrValid;
			end if;
		end if;
	end process;
	process (InterconnectModule_L86F40T75_AXI4WriteInteconnectModule_L44F61T101_Expr_1, InterconnectModule_L86F40T75_AXI4WriteInteconnectModule_L44F61T101_Expr_2)
	begin
		InterconnectModule_L86F40T75_AXI4WriteInteconnectModule_L44F61T101_Expr <= InterconnectModule_L86F40T75_AXI4WriteInteconnectModule_L44F61T101_Expr_1 AND InterconnectModule_L86F40T75_AXI4WriteInteconnectModule_L44F61T101_Expr_2;
	end process;
	process (InterconnectModule_L94F13L97T14_0_InterconnectModule_L96F38T101_Expr_1, InterconnectModule_L94F13L97T14_0_InterconnectModule_L96F38T101_Expr_2)
	begin
		InterconnectModule_L94F13L97T14_0_InterconnectModule_L96F38T101_Expr <= InterconnectModule_L94F13L97T14_0_InterconnectModule_L96F38T101_Expr_1 AND InterconnectModule_L94F13L97T14_0_InterconnectModule_L96F38T101_Expr_2;
	end process;
	process (InterconnectModule_L94F13L97T14_0_InterconnectModule_L96F38T70_AXI4WriteInteconnectModule_L45F63T103_Expr_1, InterconnectModule_L94F13L97T14_0_InterconnectModule_L96F38T70_AXI4WriteInteconnectModule_L45F63T103_Expr_2)
	begin
		InterconnectModule_L94F13L97T14_0_InterconnectModule_L96F38T70_AXI4WriteInteconnectModule_L45F63T103_Expr <= InterconnectModule_L94F13L97T14_0_InterconnectModule_L96F38T70_AXI4WriteInteconnectModule_L45F63T103_Expr_1 AND InterconnectModule_L94F13L97T14_0_InterconnectModule_L96F38T70_AXI4WriteInteconnectModule_L45F63T103_Expr_2;
	end process;
	process (InterconnectModule_L94F13L97T14_0_InterconnectModule_L96F74T101_Expr_1)
	begin
		InterconnectModule_L94F13L97T14_0_InterconnectModule_L96F74T101_Expr <= NOT InterconnectModule_L94F13L97T14_0_InterconnectModule_L96F74T101_Expr_1;
	end process;
	process (InterconnectModule_L94F13L97T14_1_InterconnectModule_L96F38T101_Expr_1, InterconnectModule_L94F13L97T14_1_InterconnectModule_L96F38T101_Expr_2)
	begin
		InterconnectModule_L94F13L97T14_1_InterconnectModule_L96F38T101_Expr <= InterconnectModule_L94F13L97T14_1_InterconnectModule_L96F38T101_Expr_1 AND InterconnectModule_L94F13L97T14_1_InterconnectModule_L96F38T101_Expr_2;
	end process;
	process (InterconnectModule_L94F13L97T14_1_InterconnectModule_L96F38T70_AXI4WriteInteconnectModule_L45F63T103_Expr_1, InterconnectModule_L94F13L97T14_1_InterconnectModule_L96F38T70_AXI4WriteInteconnectModule_L45F63T103_Expr_2)
	begin
		InterconnectModule_L94F13L97T14_1_InterconnectModule_L96F38T70_AXI4WriteInteconnectModule_L45F63T103_Expr <= InterconnectModule_L94F13L97T14_1_InterconnectModule_L96F38T70_AXI4WriteInteconnectModule_L45F63T103_Expr_1 AND InterconnectModule_L94F13L97T14_1_InterconnectModule_L96F38T70_AXI4WriteInteconnectModule_L45F63T103_Expr_2;
	end process;
	process (InterconnectModule_L94F13L97T14_1_InterconnectModule_L96F74T101_Expr_1)
	begin
		InterconnectModule_L94F13L97T14_1_InterconnectModule_L96F74T101_Expr <= NOT InterconnectModule_L94F13L97T14_1_InterconnectModule_L96F74T101_Expr_1;
	end process;
	process (InterconnectModule_L99F13L109T14_0_InterconnectModule_L106F36T54_Expr_1)
	begin
		InterconnectModule_L99F13L109T14_0_InterconnectModule_L106F36T54_Expr <= NOT InterconnectModule_L99F13L109T14_0_InterconnectModule_L106F36T54_Expr_1;
	end process;
	process (InterconnectModule_L99F13L109T14_0_InterconnectModule_L105F34T64_AXI4WriteInteconnectModule_L44F61T101_Expr_1, InterconnectModule_L99F13L109T14_0_InterconnectModule_L105F34T64_AXI4WriteInteconnectModule_L44F61T101_Expr_2)
	begin
		InterconnectModule_L99F13L109T14_0_InterconnectModule_L105F34T64_AXI4WriteInteconnectModule_L44F61T101_Expr <= InterconnectModule_L99F13L109T14_0_InterconnectModule_L105F34T64_AXI4WriteInteconnectModule_L44F61T101_Expr_1 AND InterconnectModule_L99F13L109T14_0_InterconnectModule_L105F34T64_AXI4WriteInteconnectModule_L44F61T101_Expr_2;
	end process;
	process (InterconnectModule_L99F13L109T14_1_InterconnectModule_L106F36T54_Expr_1)
	begin
		InterconnectModule_L99F13L109T14_1_InterconnectModule_L106F36T54_Expr <= NOT InterconnectModule_L99F13L109T14_1_InterconnectModule_L106F36T54_Expr_1;
	end process;
	process (InterconnectModule_L99F13L109T14_1_InterconnectModule_L105F34T64_AXI4WriteInteconnectModule_L44F61T101_Expr_1, InterconnectModule_L99F13L109T14_1_InterconnectModule_L105F34T64_AXI4WriteInteconnectModule_L44F61T101_Expr_2)
	begin
		InterconnectModule_L99F13L109T14_1_InterconnectModule_L105F34T64_AXI4WriteInteconnectModule_L44F61T101_Expr <= InterconnectModule_L99F13L109T14_1_InterconnectModule_L105F34T64_AXI4WriteInteconnectModule_L44F61T101_Expr_1 AND InterconnectModule_L99F13L109T14_1_InterconnectModule_L105F34T64_AXI4WriteInteconnectModule_L44F61T101_Expr_2;
	end process;
	AXI4SoC2x2_TopLevel_interconnect_writeInterconnect_DuplexMux : entity work.AXI4SoC2x2_TopLevel_interconnect_writeInterconnect_DuplexMux
	port map
	(
		-- [BEGIN USER MAP FOR DuplexMux]
		-- [END USER MAP FOR DuplexMux]
		iLeft0 => DuplexMux_iLeft0_DuplexMux_iLeft_HardLink,
		iLeft1 => DuplexMux_iLeft1_DuplexMux_iLeft_HardLink,
		iLeftAddr => DuplexMux_iLeftAddr_DuplexMux_iLeftAddr_HardLink,
		iLeftAddrValid => DuplexMux_iLeftAddrValid_DuplexMux_iLeftAddrValid_HardLink,
		iRight0 => DuplexMux_iRight0_DuplexMux_iRight_HardLink,
		iRight1 => DuplexMux_iRight1_DuplexMux_iRight_HardLink,
		iRightAddr => DuplexMux_iRightAddr_DuplexMux_iRightAddr_HardLink,
		iRightAddrValid => DuplexMux_iRightAddrValid_DuplexMux_iRightAddrValid_HardLink,
		oLeft0 => DuplexMux_oLeft0_DuplexMux_oLeft_HardLink,
		oLeft1 => DuplexMux_oLeft1_DuplexMux_oLeft_HardLink,
		oMuxLeftData => DuplexMux_oMuxLeftData_DuplexMux_oMuxLeftData_HardLink,
		oMuxRightData => DuplexMux_oMuxRightData_DuplexMux_oMuxRightData_HardLink,
		oRight0 => DuplexMux_oRight0_DuplexMux_oRight_HardLink,
		oRight1 => DuplexMux_oRight1_DuplexMux_oRight_HardLink
	)
	;
	AXI4SoC2x2_TopLevel_interconnect_writeInterconnect_Encoder : entity work.AXI4SoC2x2_TopLevel_interconnect_writeInterconnect_Encoder
	port map
	(
		-- [BEGIN USER MAP FOR Encoder]
		-- [END USER MAP FOR Encoder]
		iValues0 => Encoder_iValues0_Encoder_iValues_HardLink,
		iValues1 => Encoder_iValues1_Encoder_iValues_HardLink,
		HasActive => Encoder_HasActive_Encoder_HasActive_HardLink,
		MSBIndex => Encoder_MSBIndex_Encoder_MSBIndex_HardLink,
		MSBValue => Encoder_MSBValue_Encoder_MSBValue_HardLink
	)
	;
	AXI4SoC2x2_TopLevel_interconnect_writeInterconnect_TransactionDetectors0 : entity work.AXI4SoC2x2_TopLevel_interconnect_writeInterconnect_TransactionDetectors0
	port map
	(
		-- [BEGIN USER MAP FOR TransactionDetectors0]
		-- [END USER MAP FOR TransactionDetectors0]
		BoardSignals => BoardSignals,
		iRestart => TransactionDetectors0_iRestart_TransactionDetectors0_iRestart_HardLink,
		iTXBegin => TransactionDetectors0_iTXBegin_TransactionDetectors0_iTXBegin_HardLink,
		iTXEnd => TransactionDetectors0_iTXEnd_TransactionDetectors0_iTXEnd_HardLink,
		oTransaction => TransactionDetectors0_oTransaction_TransactionDetectors0_oTransaction_HardLink,
		oWaitForRestart => TransactionDetectors0_oWaitForRestart_TransactionDetectors0_oWaitForRestart_HardLink
	)
	;
	AXI4SoC2x2_TopLevel_interconnect_writeInterconnect_TransactionDetectors1 : entity work.AXI4SoC2x2_TopLevel_interconnect_writeInterconnect_TransactionDetectors1
	port map
	(
		-- [BEGIN USER MAP FOR TransactionDetectors1]
		-- [END USER MAP FOR TransactionDetectors1]
		BoardSignals => BoardSignals,
		iRestart => TransactionDetectors1_iRestart_TransactionDetectors1_iRestart_HardLink,
		iTXBegin => TransactionDetectors1_iTXBegin_TransactionDetectors1_iTXBegin_HardLink,
		iTXEnd => TransactionDetectors1_iTXEnd_TransactionDetectors1_iTXEnd_HardLink,
		oTransaction => TransactionDetectors1_oTransaction_TransactionDetectors1_oTransaction_HardLink,
		oWaitForRestart => TransactionDetectors1_oWaitForRestart_TransactionDetectors1_oWaitForRestart_HardLink
	)
	;
	AXI4SoC2x2_TopLevel_interconnect_writeInterconnect_rangeDetectorArray0 : entity work.AXI4SoC2x2_TopLevel_interconnect_writeInterconnect_rangeDetectorArray0
	port map
	(
		-- [BEGIN USER MAP FOR rangeDetectorArray0]
		-- [END USER MAP FOR rangeDetectorArray0]
		iAddress => rangeDetectorArray0_iAddress_rangeDetectorArray0_iAddress_HardLink,
		oActive => rangeDetectorArray0_oActive_rangeDetectorArray0_oActive_HardLink,
		oIndex => rangeDetectorArray0_oIndex_rangeDetectorArray0_oIndex_HardLink
	)
	;
	AXI4SoC2x2_TopLevel_interconnect_writeInterconnect_rangeDetectorArray1 : entity work.AXI4SoC2x2_TopLevel_interconnect_writeInterconnect_rangeDetectorArray1
	port map
	(
		-- [BEGIN USER MAP FOR rangeDetectorArray1]
		-- [END USER MAP FOR rangeDetectorArray1]
		iAddress => rangeDetectorArray1_iAddress_rangeDetectorArray1_iAddress_HardLink,
		oActive => rangeDetectorArray1_oActive_rangeDetectorArray1_oActive_HardLink,
		oIndex => rangeDetectorArray1_oIndex_rangeDetectorArray1_oIndex_HardLink
	)
	;
	process (currentTXEnd, Encoder_HasActive, Encoder_MSBIndex, rightAddr, State_leftAddr, State_leftAddrValid, State_rightAddr, State_rightAddrValid)
	begin
		NextState_leftAddr <= State_leftAddr;
		NextState_leftAddrValid <= State_leftAddrValid;
		NextState_rightAddr <= State_rightAddr;
		NextState_rightAddrValid <= State_rightAddrValid;
		if State_rightAddrValid = '1' then
			if currentTXEnd = '1' then
				NextState_leftAddrValid <= InterconnectModule_L132F9L149T10_InterconnectModule_L134F13L140T14_InterconnectModule_L136F17L139T18_InterconnectModule_L137F47T52_Expr;
				NextState_rightAddrValid <= InterconnectModule_L132F9L149T10_InterconnectModule_L134F13L140T14_InterconnectModule_L136F17L139T18_InterconnectModule_L138F48T53_Expr;
			end if;
		elsif Encoder_HasActive = '1' then
			NextState_leftAddr <= Encoder_MSBIndex;
			NextState_leftAddrValid <= InterconnectModule_L132F9L149T10_InterconnectModule_L142F13L148T14_InterconnectModule_L144F43T47_Expr;
			NextState_rightAddr <= rightAddr;
			NextState_rightAddrValid <= InterconnectModule_L132F9L149T10_InterconnectModule_L142F13L148T14_InterconnectModule_L147F44T48_Expr;
		end if;
	end process;
	process (AXI4WriteInteconnectModule_L23F13L29T14_0_AXI4WriteInteconnectModule_L25F54L28T18_Object, AXI4WriteInteconnectModule_L23F13L29T14_1_AXI4WriteInteconnectModule_L25F54L28T18_Object, AXI4WriteInteconnectModule_L32F47T97_Enumerable, AXI4WriteInteconnectModule_L33F37T75_Index, AXI4WriteInteconnectModule_L35F44T95_Enumerable, AXI4WriteInteconnectModule_L36F37T79_Index, axiRightAddr, DuplexMux_iLeft, DuplexMux_iLeftAddr, DuplexMux_iLeftAddrValid, DuplexMux_iRight, DuplexMux_iRightAddr, DuplexMux_iRightAddrValid, DuplexMux_oLeft, DuplexMux_oLeft0_DuplexMux_oLeft_HardLink, DuplexMux_oLeft1_DuplexMux_oLeft_HardLink, DuplexMux_oMuxLeftData, DuplexMux_oMuxLeftData_DuplexMux_oMuxLeftData_HardLink, DuplexMux_oMuxRightData, DuplexMux_oMuxRightData_DuplexMux_oMuxRightData_HardLink, DuplexMux_oRight, DuplexMux_oRight0_DuplexMux_oRight_HardLink, DuplexMux_oRight1_DuplexMux_oRight_HardLink, Encoder_HasActive, Encoder_HasActive_Encoder_HasActive_HardLink, Encoder_iValues, Encoder_MSBIndex_Encoder_MSBIndex_HardLink, Encoder_MSBValue_Encoder_MSBValue_HardLink, iLeft0, iLeft1, Inputs_iLeft, Inputs_iRight, InterconnectModule_L112F17L115T18_Object, InterconnectModule_L119F17L127T18_Object, InterconnectModule_L78F48T106_Enumerable, InterconnectModule_L79F45T106_Enumerable, InterconnectModule_L80F42T100_Enumerable, InterconnectModule_L86F40T75_AXI4WriteInteconnectModule_L44F61T101_Expr, InterconnectModule_L94F13L97T14_0_InterconnectModule_L96F38T101_Expr, InterconnectModule_L94F13L97T14_0_InterconnectModule_L96F38T70_AXI4WriteInteconnectModule_L45F63T103_Expr, InterconnectModule_L94F13L97T14_0_InterconnectModule_L96F74T101_Expr, InterconnectModule_L94F13L97T14_0_InterconnectModule_L96F75T101_Index, InterconnectModule_L94F13L97T14_1_InterconnectModule_L96F38T101_Expr, InterconnectModule_L94F13L97T14_1_InterconnectModule_L96F38T70_AXI4WriteInteconnectModule_L45F63T103_Expr, InterconnectModule_L94F13L97T14_1_InterconnectModule_L96F74T101_Expr, InterconnectModule_L94F13L97T14_1_InterconnectModule_L96F75T101_Index, InterconnectModule_L99F13L109T14_0_InterconnectModule_L102F21L107T22_Object, InterconnectModule_L99F13L109T14_0_InterconnectModule_L104F36T54_Index, InterconnectModule_L99F13L109T14_0_InterconnectModule_L105F34T64_AXI4WriteInteconnectModule_L44F61T101_Expr, InterconnectModule_L99F13L109T14_0_InterconnectModule_L106F36T54_Expr, InterconnectModule_L99F13L109T14_1_InterconnectModule_L102F21L107T22_Object, InterconnectModule_L99F13L109T14_1_InterconnectModule_L104F36T54_Index, InterconnectModule_L99F13L109T14_1_InterconnectModule_L105F34T64_AXI4WriteInteconnectModule_L44F61T101_Expr, InterconnectModule_L99F13L109T14_1_InterconnectModule_L106F36T54_Expr, iRight0, iRight1, muxLeft, muxRight, muxRightData_B_BVALID, rangeDetectorActive, rangeDetectorActiveFlags, rangeDetectorArray0_iAddress, rangeDetectorArray0_oActive, rangeDetectorArray0_oActive_rangeDetectorArray0_oActive_HardLink, rangeDetectorArray0_oIndex, rangeDetectorArray0_oIndex_rangeDetectorArray0_oIndex_HardLink, rangeDetectorArray1_iAddress, rangeDetectorArray1_oActive, rangeDetectorArray1_oActive_rangeDetectorArray1_oActive_HardLink, rangeDetectorArray1_oIndex, rangeDetectorArray1_oIndex_rangeDetectorArray1_oIndex_HardLink, rangeDetectorIndexes, State_leftAddr, State_leftAddrValid, State_rightAddr, State_rightAddrValid, TransactionDetectors0_iRestart, TransactionDetectors0_iTXBegin, TransactionDetectors0_iTXEnd, TransactionDetectors0_oTransaction, TransactionDetectors0_oTransaction_TransactionDetectors0_oTransaction_HardLink, TransactionDetectors0_oWaitForRestart, TransactionDetectors0_oWaitForRestart_TransactionDetectors0_oWaitForRestart_HardLink, TransactionDetectors1_iRestart, TransactionDetectors1_iTXBegin, TransactionDetectors1_iTXEnd, TransactionDetectors1_oTransaction, TransactionDetectors1_oTransaction_TransactionDetectors1_oTransaction_HardLink, TransactionDetectors1_oWaitForRestart, TransactionDetectors1_oWaitForRestart_TransactionDetectors1_oWaitForRestart_HardLink, TXBegin, WaitForRestarts)
	begin
		InterconnectModule_L86F40T75_AXI4WriteInteconnectModule_L44F61T101_Expr_1 <= Inputs_iLeft(TO_INTEGER(State_leftAddr))(137);
		InterconnectModule_L86F40T75_AXI4WriteInteconnectModule_L44F61T101_Expr_2 <= muxRightData_B_BVALID;
		InterconnectModule_L94F13L97T14_0_InterconnectModule_L96F38T101_Expr_1 <= InterconnectModule_L94F13L97T14_0_InterconnectModule_L96F38T70_AXI4WriteInteconnectModule_L45F63T103_Expr;
		InterconnectModule_L94F13L97T14_0_InterconnectModule_L96F38T101_Expr_2 <= InterconnectModule_L94F13L97T14_0_InterconnectModule_L96F74T101_Expr;
		InterconnectModule_L94F13L97T14_0_InterconnectModule_L96F38T70_AXI4WriteInteconnectModule_L45F63T103_Expr_1 <= Inputs_iLeft(0)(82);
		InterconnectModule_L94F13L97T14_0_InterconnectModule_L96F38T70_AXI4WriteInteconnectModule_L45F63T103_Expr_2 <= rangeDetectorActive;
		InterconnectModule_L94F13L97T14_0_InterconnectModule_L96F74T101_Expr_1 <= InterconnectModule_L94F13L97T14_0_InterconnectModule_L96F75T101_Index;
		InterconnectModule_L94F13L97T14_1_InterconnectModule_L96F38T101_Expr_1 <= InterconnectModule_L94F13L97T14_1_InterconnectModule_L96F38T70_AXI4WriteInteconnectModule_L45F63T103_Expr;
		InterconnectModule_L94F13L97T14_1_InterconnectModule_L96F38T101_Expr_2 <= InterconnectModule_L94F13L97T14_1_InterconnectModule_L96F74T101_Expr;
		InterconnectModule_L94F13L97T14_1_InterconnectModule_L96F38T70_AXI4WriteInteconnectModule_L45F63T103_Expr_1 <= Inputs_iLeft(1)(82);
		InterconnectModule_L94F13L97T14_1_InterconnectModule_L96F38T70_AXI4WriteInteconnectModule_L45F63T103_Expr_2 <= rangeDetectorActive;
		InterconnectModule_L94F13L97T14_1_InterconnectModule_L96F74T101_Expr_1 <= InterconnectModule_L94F13L97T14_1_InterconnectModule_L96F75T101_Index;
		InterconnectModule_L99F13L109T14_0_InterconnectModule_L106F36T54_Expr_1 <= Encoder_HasActive;
		InterconnectModule_L99F13L109T14_0_InterconnectModule_L105F34T64_AXI4WriteInteconnectModule_L44F61T101_Expr_1 <= Inputs_iLeft(0)(137);
		InterconnectModule_L99F13L109T14_0_InterconnectModule_L105F34T64_AXI4WriteInteconnectModule_L44F61T101_Expr_2 <= muxRightData_B_BVALID;
		InterconnectModule_L99F13L109T14_1_InterconnectModule_L106F36T54_Expr_1 <= Encoder_HasActive;
		InterconnectModule_L99F13L109T14_1_InterconnectModule_L105F34T64_AXI4WriteInteconnectModule_L44F61T101_Expr_1 <= Inputs_iLeft(1)(137);
		InterconnectModule_L99F13L109T14_1_InterconnectModule_L105F34T64_AXI4WriteInteconnectModule_L44F61T101_Expr_2 <= muxRightData_B_BVALID;
		Inputs_iLeft(0) <= iLeft0;
		Inputs_iLeft(1) <= iLeft1;
		Inputs_iRight(0) <= iRight0;
		Inputs_iRight(1) <= iRight1;
		InterconnectModule_L78F48T106_Enumerable(0) <= TransactionDetectors0_oTransaction;
		InterconnectModule_L78F48T106_Enumerable(1) <= TransactionDetectors1_oTransaction;
		ActiveTransactions(0) <= InterconnectModule_L78F48T106_Enumerable(0);
		ActiveTransactions(1) <= InterconnectModule_L78F48T106_Enumerable(1);
		currentTXEnd <= InterconnectModule_L86F40T75_AXI4WriteInteconnectModule_L44F61T101_Expr;
		muxLeft(0) <= DuplexMux_oLeft(0);
		muxLeft(1) <= DuplexMux_oLeft(1);
		muxLeftData_AW_AWID <= DuplexMux_oMuxLeftData(7 downto 0);
		muxLeftData_AW_AWADDR <= DuplexMux_oMuxLeftData(39 downto 8);
		muxLeftData_AW_AWLEN <= DuplexMux_oMuxLeftData(47 downto 40);
		muxLeftData_AW_AWSIZE <= DuplexMux_oMuxLeftData(50 downto 48);
		muxLeftData_AW_AWBURST <= DuplexMux_oMuxLeftData(52 downto 51);
		muxLeftData_AW_AWLOCK <= DuplexMux_oMuxLeftData(54 downto 53);
		muxLeftData_AW_AWCACHE <= DuplexMux_oMuxLeftData(58 downto 55);
		muxLeftData_AW_AWPROT <= DuplexMux_oMuxLeftData(61 downto 59);
		muxLeftData_AW_AWQOS <= DuplexMux_oMuxLeftData(65 downto 62);
		muxLeftData_AW_AWREGION <= DuplexMux_oMuxLeftData(73 downto 66);
		muxLeftData_AW_AWUSER <= DuplexMux_oMuxLeftData(81 downto 74);
		muxLeftData_AW_AWVALID <= DuplexMux_oMuxLeftData(82);
		muxLeftData_W_WID <= DuplexMux_oMuxLeftData(90 downto 83);
		muxLeftData_W_WDATA(0) <= DuplexMux_oMuxLeftData(98 downto 91);
		muxLeftData_W_WDATA(1) <= DuplexMux_oMuxLeftData(106 downto 99);
		muxLeftData_W_WDATA(2) <= DuplexMux_oMuxLeftData(114 downto 107);
		muxLeftData_W_WDATA(3) <= DuplexMux_oMuxLeftData(122 downto 115);
		muxLeftData_W_WSTRB <= DuplexMux_oMuxLeftData(126 downto 123);
		muxLeftData_W_WLAST <= DuplexMux_oMuxLeftData(127);
		muxLeftData_W_WUSER <= DuplexMux_oMuxLeftData(135 downto 128);
		muxLeftData_W_WVALID <= DuplexMux_oMuxLeftData(136);
		muxLeftData_B_BREADY <= DuplexMux_oMuxLeftData(137);
		muxRight(0) <= DuplexMux_oRight(0);
		muxRight(1) <= DuplexMux_oRight(1);
		muxRightData_AW_AWREADY <= DuplexMux_oMuxRightData(0);
		muxRightData_B_BID <= DuplexMux_oMuxRightData(8 downto 1);
		muxRightData_B_BRESP <= DuplexMux_oMuxRightData(10 downto 9);
		muxRightData_B_BUSER <= DuplexMux_oMuxRightData(18 downto 11);
		muxRightData_B_BVALID <= DuplexMux_oMuxRightData(19);
		muxRightData_W_WREADY <= DuplexMux_oMuxRightData(20);
		rightAddr <= axiRightAddr;
		InterconnectModule_L80F42T100_Enumerable(0) <= TransactionDetectors0_oTransaction;
		InterconnectModule_L80F42T100_Enumerable(1) <= TransactionDetectors1_oTransaction;
		Transactions(0) <= InterconnectModule_L80F42T100_Enumerable(0);
		Transactions(1) <= InterconnectModule_L80F42T100_Enumerable(1);
		InterconnectModule_L79F45T106_Enumerable(0) <= TransactionDetectors0_oWaitForRestart;
		InterconnectModule_L79F45T106_Enumerable(1) <= TransactionDetectors1_oWaitForRestart;
		WaitForRestarts(0) <= InterconnectModule_L79F45T106_Enumerable(0);
		WaitForRestarts(1) <= InterconnectModule_L79F45T106_Enumerable(1);
		axiRightAddr <= AXI4WriteInteconnectModule_L33F37T75_Index;
		rangeDetectorActive <= AXI4WriteInteconnectModule_L36F37T79_Index;
		AXI4WriteInteconnectModule_L35F44T95_Enumerable(0) <= rangeDetectorArray0_oActive;
		AXI4WriteInteconnectModule_L35F44T95_Enumerable(1) <= rangeDetectorArray1_oActive;
		rangeDetectorActiveFlags(0) <= AXI4WriteInteconnectModule_L35F44T95_Enumerable(0);
		rangeDetectorActiveFlags(1) <= AXI4WriteInteconnectModule_L35F44T95_Enumerable(1);
		AXI4WriteInteconnectModule_L32F47T97_Enumerable(0) <= rangeDetectorArray0_oIndex;
		AXI4WriteInteconnectModule_L32F47T97_Enumerable(1) <= rangeDetectorArray1_oIndex;
		rangeDetectorIndexes(0) <= AXI4WriteInteconnectModule_L32F47T97_Enumerable(0);
		rangeDetectorIndexes(1) <= AXI4WriteInteconnectModule_L32F47T97_Enumerable(1);
		TXBegin(0) <= InterconnectModule_L94F13L97T14_0_InterconnectModule_L96F38T101_Expr;
		TXBegin(1) <= InterconnectModule_L94F13L97T14_1_InterconnectModule_L96F38T101_Expr;
		InterconnectModule_L99F13L109T14_0_InterconnectModule_L102F21L107T22_Object(0) <= InterconnectModule_L99F13L109T14_0_InterconnectModule_L106F36T54_Expr;
		InterconnectModule_L99F13L109T14_0_InterconnectModule_L102F21L107T22_Object(1) <= InterconnectModule_L99F13L109T14_0_InterconnectModule_L104F36T54_Index;
		InterconnectModule_L99F13L109T14_0_InterconnectModule_L102F21L107T22_Object(2) <= InterconnectModule_L99F13L109T14_0_InterconnectModule_L105F34T64_AXI4WriteInteconnectModule_L44F61T101_Expr;
		TransactionDetectors0_iTXEnd <= InterconnectModule_L99F13L109T14_0_InterconnectModule_L102F21L107T22_Object(2);
		TransactionDetectors0_iTXBegin <= InterconnectModule_L99F13L109T14_0_InterconnectModule_L102F21L107T22_Object(1);
		TransactionDetectors0_iRestart <= InterconnectModule_L99F13L109T14_0_InterconnectModule_L102F21L107T22_Object(0);
		InterconnectModule_L99F13L109T14_1_InterconnectModule_L102F21L107T22_Object(0) <= InterconnectModule_L99F13L109T14_1_InterconnectModule_L106F36T54_Expr;
		InterconnectModule_L99F13L109T14_1_InterconnectModule_L102F21L107T22_Object(1) <= InterconnectModule_L99F13L109T14_1_InterconnectModule_L104F36T54_Index;
		InterconnectModule_L99F13L109T14_1_InterconnectModule_L102F21L107T22_Object(2) <= InterconnectModule_L99F13L109T14_1_InterconnectModule_L105F34T64_AXI4WriteInteconnectModule_L44F61T101_Expr;
		TransactionDetectors1_iTXEnd <= InterconnectModule_L99F13L109T14_1_InterconnectModule_L102F21L107T22_Object(2);
		TransactionDetectors1_iTXBegin <= InterconnectModule_L99F13L109T14_1_InterconnectModule_L102F21L107T22_Object(1);
		TransactionDetectors1_iRestart <= InterconnectModule_L99F13L109T14_1_InterconnectModule_L102F21L107T22_Object(0);
		InterconnectModule_L112F17L115T18_Object(1) <= TXBegin(1);
		InterconnectModule_L112F17L115T18_Object(0) <= TXBegin(0);
		Encoder_iValues(1) <= InterconnectModule_L112F17L115T18_Object(1);
		Encoder_iValues(0) <= InterconnectModule_L112F17L115T18_Object(0);
		InterconnectModule_L119F17L127T18_Object(275 downto 138) <= Inputs_iLeft(1);
		InterconnectModule_L119F17L127T18_Object(137 downto 0) <= Inputs_iLeft(0);
		InterconnectModule_L119F17L127T18_Object(276) <= State_leftAddr;
		InterconnectModule_L119F17L127T18_Object(277) <= State_leftAddrValid;
		InterconnectModule_L119F17L127T18_Object(319 downto 299) <= Inputs_iRight(1);
		InterconnectModule_L119F17L127T18_Object(298 downto 278) <= Inputs_iRight(0);
		InterconnectModule_L119F17L127T18_Object(320) <= State_rightAddr;
		InterconnectModule_L119F17L127T18_Object(321) <= State_rightAddrValid;
		DuplexMux_iRightAddrValid <= InterconnectModule_L119F17L127T18_Object(321);
		DuplexMux_iRightAddr <= InterconnectModule_L119F17L127T18_Object(320);
		DuplexMux_iRight(1) <= InterconnectModule_L119F17L127T18_Object(319 downto 299);
		DuplexMux_iRight(0) <= InterconnectModule_L119F17L127T18_Object(298 downto 278);
		DuplexMux_iLeftAddrValid <= InterconnectModule_L119F17L127T18_Object(277);
		DuplexMux_iLeftAddr <= InterconnectModule_L119F17L127T18_Object(276);
		DuplexMux_iLeft(1) <= InterconnectModule_L119F17L127T18_Object(275 downto 138);
		DuplexMux_iLeft(0) <= InterconnectModule_L119F17L127T18_Object(137 downto 0);
		AXI4WriteInteconnectModule_L23F13L29T14_0_AXI4WriteInteconnectModule_L25F54L28T18_Object <= Inputs_iLeft(0)(39 downto 8);
		rangeDetectorArray0_iAddress <= AXI4WriteInteconnectModule_L23F13L29T14_0_AXI4WriteInteconnectModule_L25F54L28T18_Object;
		AXI4WriteInteconnectModule_L23F13L29T14_1_AXI4WriteInteconnectModule_L25F54L28T18_Object <= Inputs_iLeft(1)(39 downto 8);
		rangeDetectorArray1_iAddress <= AXI4WriteInteconnectModule_L23F13L29T14_1_AXI4WriteInteconnectModule_L25F54L28T18_Object;
		M2S0 <= muxLeft(0);
		M2S1 <= muxLeft(1);
		S2M0 <= muxRight(0);
		S2M1 <= muxRight(1);
		DuplexMux_iLeft0_DuplexMux_iLeft_HardLink <= DuplexMux_iLeft(0);
		DuplexMux_iLeft1_DuplexMux_iLeft_HardLink <= DuplexMux_iLeft(1);
		DuplexMux_iLeftAddr_DuplexMux_iLeftAddr_HardLink <= DuplexMux_iLeftAddr;
		DuplexMux_iLeftAddrValid_DuplexMux_iLeftAddrValid_HardLink <= DuplexMux_iLeftAddrValid;
		DuplexMux_iRight0_DuplexMux_iRight_HardLink <= DuplexMux_iRight(0);
		DuplexMux_iRight1_DuplexMux_iRight_HardLink <= DuplexMux_iRight(1);
		DuplexMux_iRightAddr_DuplexMux_iRightAddr_HardLink <= DuplexMux_iRightAddr;
		DuplexMux_iRightAddrValid_DuplexMux_iRightAddrValid_HardLink <= DuplexMux_iRightAddrValid;
		DuplexMux_oLeft(0) <= DuplexMux_oLeft0_DuplexMux_oLeft_HardLink;
		DuplexMux_oLeft(1) <= DuplexMux_oLeft1_DuplexMux_oLeft_HardLink;
		DuplexMux_oMuxLeftData <= DuplexMux_oMuxLeftData_DuplexMux_oMuxLeftData_HardLink;
		DuplexMux_oMuxRightData <= DuplexMux_oMuxRightData_DuplexMux_oMuxRightData_HardLink;
		DuplexMux_oRight(0) <= DuplexMux_oRight0_DuplexMux_oRight_HardLink;
		DuplexMux_oRight(1) <= DuplexMux_oRight1_DuplexMux_oRight_HardLink;
		Encoder_iValues0_Encoder_iValues_HardLink <= Encoder_iValues(0);
		Encoder_iValues1_Encoder_iValues_HardLink <= Encoder_iValues(1);
		Encoder_HasActive <= Encoder_HasActive_Encoder_HasActive_HardLink;
		Encoder_MSBIndex <= Encoder_MSBIndex_Encoder_MSBIndex_HardLink;
		Encoder_MSBValue <= Encoder_MSBValue_Encoder_MSBValue_HardLink;
		TransactionDetectors0_iRestart_TransactionDetectors0_iRestart_HardLink <= TransactionDetectors0_iRestart;
		TransactionDetectors0_iTXBegin_TransactionDetectors0_iTXBegin_HardLink <= TransactionDetectors0_iTXBegin;
		TransactionDetectors0_iTXEnd_TransactionDetectors0_iTXEnd_HardLink <= TransactionDetectors0_iTXEnd;
		TransactionDetectors0_oTransaction <= TransactionDetectors0_oTransaction_TransactionDetectors0_oTransaction_HardLink;
		TransactionDetectors0_oWaitForRestart <= TransactionDetectors0_oWaitForRestart_TransactionDetectors0_oWaitForRestart_HardLink;
		TransactionDetectors1_iRestart_TransactionDetectors1_iRestart_HardLink <= TransactionDetectors1_iRestart;
		TransactionDetectors1_iTXBegin_TransactionDetectors1_iTXBegin_HardLink <= TransactionDetectors1_iTXBegin;
		TransactionDetectors1_iTXEnd_TransactionDetectors1_iTXEnd_HardLink <= TransactionDetectors1_iTXEnd;
		TransactionDetectors1_oTransaction <= TransactionDetectors1_oTransaction_TransactionDetectors1_oTransaction_HardLink;
		TransactionDetectors1_oWaitForRestart <= TransactionDetectors1_oWaitForRestart_TransactionDetectors1_oWaitForRestart_HardLink;
		rangeDetectorArray0_iAddress_rangeDetectorArray0_iAddress_HardLink <= rangeDetectorArray0_iAddress;
		rangeDetectorArray0_oActive <= rangeDetectorArray0_oActive_rangeDetectorArray0_oActive_HardLink;
		rangeDetectorArray0_oIndex <= rangeDetectorArray0_oIndex_rangeDetectorArray0_oIndex_HardLink;
		rangeDetectorArray1_iAddress_rangeDetectorArray1_iAddress_HardLink <= rangeDetectorArray1_iAddress;
		rangeDetectorArray1_oActive <= rangeDetectorArray1_oActive_rangeDetectorArray1_oActive_HardLink;
		rangeDetectorArray1_oIndex <= rangeDetectorArray1_oIndex_rangeDetectorArray1_oIndex_HardLink;
		InterconnectModule_L99F13L109T14_0_InterconnectModule_L104F36T54_Index <= TXBegin(0);
		InterconnectModule_L99F13L109T14_1_InterconnectModule_L104F36T54_Index <= TXBegin(1);
		InterconnectModule_L94F13L97T14_0_InterconnectModule_L96F75T101_Index <= WaitForRestarts(0);
		InterconnectModule_L94F13L97T14_1_InterconnectModule_L96F75T101_Index <= WaitForRestarts(1);
		AXI4WriteInteconnectModule_L36F37T79_Index <= rangeDetectorActiveFlags(TO_INTEGER(Encoder_MSBIndex));
		AXI4WriteInteconnectModule_L33F37T75_Index <= rangeDetectorIndexes(TO_INTEGER(Encoder_MSBIndex));
	end process;
	-- [BEGIN USER ARCHITECTURE]
	-- [END USER ARCHITECTURE]
end architecture;
