// Seed: 1865285343
module module_0 ();
  tri1 id_1;
  assign id_1 = id_1;
  assign id_1 = 1;
  logic [7:0] id_2, id_3;
  assign id_2 = id_3;
  final @(posedge 1'd0);
  wand id_4 = 1, id_5;
  assign id_3 = id_3[""];
  uwire id_6 = 1;
endmodule
module module_1 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  assign id_1 = id_2;
  wire id_3, id_4;
  assign id_1[1] = id_2;
  module_0();
  function id_5;
    input id_6;
    id_5 <= !1;
  endfunction
endmodule
