# Stack-VHDL
Stack memory designed and verified in VHDL.

---
## About
- Last In First Out memory implementation.
- 'Top' counter is the write location in memory.
- 'Top - 1' is the read location in memory.

---
## Schematic
Schematic
<div align="center"> <img src="/stack_design/schematic.png"> </div>

---
## VHDL Simulation Screenshots
<div align="center"> <img src="/stack_simulation_results/vivado_waveforms.png"> </div>
