[
  {
    "objectID": "slides.html",
    "href": "slides.html",
    "title": "Test, Build, Deploy",
    "section": "",
    "text": "None of us is as smart as all of us.\n\n\nAmber Huffman, Principal Engineer, Google Cloud\n\n\n\n\n\n\n\n\n\n\nWith the collapse of MOSFET scaling circa 2006, higher hardware performance became tightly coupled with higher hardware complexity due to due heat and power constraints.\n\nAlso called “The Heat Wall”\n\nAn explosion of hardware complexity drove major advances in Hardware Design Languages (HDLs).\n\nIn 2009 when IEEE 1364 Verilog standard expanded to inlcude SystemVerilog for software-driven simulation and testing.\n\nThe 2009 “DevOps” formulation of Continious Integration/Continous Deployment can be applied to specifications of hardware in HDLs.\n\n\n\n\n\nMajor advances in open source hardware.\n\nRISC-V open source CPUs\nOpenTitan/Caliptra open source root of trust (RoT)\n\nMajor advances in CI/CD formulations for open source hardware\n\nGitHub Actions for CI/CD\nHardware Specification mining for HDLs\n\nWe provide:\n\nA framework to build specifications from HDLs\nA container package to automate the process within workflows.",
    "crumbs": [
      "Test, Build, Deploy"
    ]
  },
  {
    "objectID": "slides.html#problem-statement",
    "href": "slides.html#problem-statement",
    "title": "Test, Build, Deploy",
    "section": "",
    "text": "With the collapse of MOSFET scaling circa 2006, higher hardware performance became tightly coupled with higher hardware complexity due to due heat and power constraints.\n\nAlso called “The Heat Wall”\n\nAn explosion of hardware complexity drove major advances in Hardware Design Languages (HDLs).\n\nIn 2009 when IEEE 1364 Verilog standard expanded to inlcude SystemVerilog for software-driven simulation and testing.\n\nThe 2009 “DevOps” formulation of Continious Integration/Continous Deployment can be applied to specifications of hardware in HDLs.",
    "crumbs": [
      "Test, Build, Deploy"
    ]
  },
  {
    "objectID": "slides.html#state-of-play",
    "href": "slides.html#state-of-play",
    "title": "Test, Build, Deploy",
    "section": "",
    "text": "Major advances in open source hardware.\n\nRISC-V open source CPUs\nOpenTitan/Caliptra open source root of trust (RoT)\n\nMajor advances in CI/CD formulations for open source hardware\n\nGitHub Actions for CI/CD\nHardware Specification mining for HDLs\n\nWe provide:\n\nA framework to build specifications from HDLs\nA container package to automate the process within workflows.",
    "crumbs": [
      "Test, Build, Deploy"
    ]
  },
  {
    "objectID": "slides.html#graph",
    "href": "slides.html#graph",
    "title": "Test, Build, Deploy",
    "section": "Graph",
    "text": "Graph",
    "crumbs": [
      "Test, Build, Deploy"
    ]
  },
  {
    "objectID": "slides.html#inputs",
    "href": "slides.html#inputs",
    "title": "Test, Build, Deploy",
    "section": "Inputs",
    "text": "Inputs\n\nTestbench\nSimulator\nTrace\nTranslator\nMiner",
    "crumbs": [
      "Test, Build, Deploy"
    ]
  },
  {
    "objectID": "slides.html#outputs",
    "href": "slides.html#outputs",
    "title": "Test, Build, Deploy",
    "section": "Outputs",
    "text": "Outputs",
    "crumbs": [
      "Test, Build, Deploy"
    ]
  },
  {
    "objectID": "slides.html#myrtha",
    "href": "slides.html#myrtha",
    "title": "Test, Build, Deploy",
    "section": "Myrtha",
    "text": "Myrtha",
    "crumbs": [
      "Test, Build, Deploy"
    ]
  },
  {
    "objectID": "slides.html#iverilog",
    "href": "slides.html#iverilog",
    "title": "Test, Build, Deploy",
    "section": "iverilog",
    "text": "iverilog",
    "crumbs": [
      "Test, Build, Deploy"
    ]
  },
  {
    "objectID": "slides.html#script",
    "href": "slides.html#script",
    "title": "Test, Build, Deploy",
    "section": "Script",
    "text": "Script\n\nCite vcd2df?",
    "crumbs": [
      "Test, Build, Deploy"
    ]
  },
  {
    "objectID": "slides.html#daikon",
    "href": "slides.html#daikon",
    "title": "Test, Build, Deploy",
    "section": "Daikon",
    "text": "Daikon",
    "crumbs": [
      "Test, Build, Deploy"
    ]
  },
  {
    "objectID": "slides.html#picorv32",
    "href": "slides.html#picorv32",
    "title": "Test, Build, Deploy",
    "section": "PicoRV32",
    "text": "PicoRV32",
    "crumbs": [
      "Test, Build, Deploy"
    ]
  },
  {
    "objectID": "slides.html#holdouts",
    "href": "slides.html#holdouts",
    "title": "Test, Build, Deploy",
    "section": "Holdouts",
    "text": "Holdouts",
    "crumbs": [
      "Test, Build, Deploy"
    ]
  },
  {
    "objectID": "slides.html#performance",
    "href": "slides.html#performance",
    "title": "Test, Build, Deploy",
    "section": "Performance",
    "text": "Performance",
    "crumbs": [
      "Test, Build, Deploy"
    ]
  },
  {
    "objectID": "slides.rjs.html#problem-statement",
    "href": "slides.rjs.html#problem-statement",
    "title": "Test, Build, Deploy",
    "section": "Problem Statement",
    "text": "Problem Statement\n\nWith the collapse of MOSFET scaling circa 2006, higher hardware performance became tightly coupled with higher hardware complexity due to due heat and power constraints.\n\nAlso called “The Heat Wall”\n\nAn explosion of hardware complexity drove major advances in Hardware Design Languages (HDLs).\n\nIn 2009 when IEEE 1364 Verilog standard expanded to inlcude SystemVerilog for software-driven simulation and testing.\n\nThe 2009 “DevOps” formulation of Continious Integration/Continous Deployment can be applied to specifications of hardware in HDLs."
  },
  {
    "objectID": "slides.rjs.html#state-of-play",
    "href": "slides.rjs.html#state-of-play",
    "title": "Test, Build, Deploy",
    "section": "State of Play",
    "text": "State of Play\n\nMajor advances in open source hardware.\n\nRISC-V open source CPUs\nOpenTitan/Caliptra open source root of trust (RoT)\n\nMajor advances in CI/CD formulations for open source hardware\n\nGitHub Actions for CI/CD\nHardware Specification mining for HDLs\n\nWe provide:\n\nA framework to build specifications from HDLs\nA container package to automate the process within workflows."
  },
  {
    "objectID": "slides.rjs.html#graph",
    "href": "slides.rjs.html#graph",
    "title": "Test, Build, Deploy",
    "section": "Graph",
    "text": "Graph"
  },
  {
    "objectID": "slides.rjs.html#inputs",
    "href": "slides.rjs.html#inputs",
    "title": "Test, Build, Deploy",
    "section": "Inputs",
    "text": "Inputs\n\nTestbench\nSimulator\nTrace\nTranslator\nMiner"
  },
  {
    "objectID": "slides.rjs.html#outputs",
    "href": "slides.rjs.html#outputs",
    "title": "Test, Build, Deploy",
    "section": "Outputs",
    "text": "Outputs"
  },
  {
    "objectID": "slides.rjs.html#myrtha",
    "href": "slides.rjs.html#myrtha",
    "title": "Test, Build, Deploy",
    "section": "Myrtha",
    "text": "Myrtha"
  },
  {
    "objectID": "slides.rjs.html#iverilog",
    "href": "slides.rjs.html#iverilog",
    "title": "Test, Build, Deploy",
    "section": "iverilog",
    "text": "iverilog"
  },
  {
    "objectID": "slides.rjs.html#script",
    "href": "slides.rjs.html#script",
    "title": "Test, Build, Deploy",
    "section": "Script",
    "text": "Script\n\nCite vcd2df?"
  },
  {
    "objectID": "slides.rjs.html#daikon",
    "href": "slides.rjs.html#daikon",
    "title": "Test, Build, Deploy",
    "section": "Daikon",
    "text": "Daikon"
  },
  {
    "objectID": "slides.rjs.html#picorv32",
    "href": "slides.rjs.html#picorv32",
    "title": "Test, Build, Deploy",
    "section": "PicoRV32",
    "text": "PicoRV32"
  },
  {
    "objectID": "slides.rjs.html#holdouts",
    "href": "slides.rjs.html#holdouts",
    "title": "Test, Build, Deploy",
    "section": "Holdouts",
    "text": "Holdouts"
  },
  {
    "objectID": "slides.rjs.html#performance",
    "href": "slides.rjs.html#performance",
    "title": "Test, Build, Deploy",
    "section": "Performance",
    "text": "Performance"
  }
]