module MainDec(input [5:0]Op, 
					output reg MemtoReg, 
					output reg MemWrite, 
					output reg Branch, 
					output reg ALUSrc, 
					output reg RegDst, 
					output reg RegWrite, 
					output reg [1:0]ALUOp); 
always @(*) 
//Digital design & Computer Architecture, p. 376 
case(Op)
6'b00_0000: {RegWrite, RegDst, ALUSrc, Branch, MemWrite, MemtoReg, ALUOp[1:0]} = 8'b1100_0010; 
6'b10_0011: {RegWrite, RegDst, ALUSrc, Branch, MemWrite, MemtoReg, ALUOp[1:0]} = 8'b1010_0100; 
6'b10_1011: {RegWrite, RegDst, ALUSrc, Branch, MemWrite, MemtoReg, ALUOp[1:0]} = 8'b0x10_1x00; 
6'b00_1000: {RegWrite, RegDst, ALUSrc, Branch, MemWrite, MemtoReg, ALUOp[1:0]} = 8'b0x01_0x01; 
default: {RegWrite, RegDst, ALUSrc, Branch, MemWrite, MemtoReg, ALUOp[1:0]} = 8'b1100_0010;
endcase
endmodule 