<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2023.04.26.00:56:36"
 outputDirectory="/bwrcq/C/nikhiljha/fpga/Demonstration/FPGA/LED_Blink/signaltap/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Agilex"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="AGFB014R24B2E2V"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="2"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_ACQ_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_ACQ_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_ACQ_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="tap" kind="conduit" start="0">
   <property name="associatedClock" value="acq_clk" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port name="acq_data_in" direction="input" role="acq_data_in" width="64" />
   <port
       name="acq_trigger_in"
       direction="input"
       role="acq_trigger_in"
       width="32" />
  </interface>
  <interface name="acq_clk" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="acq_clk" direction="input" role="clk" width="1" />
  </interface>
 </perimeter>
 <entity kind="signaltap" version="1.0" name="signaltap">
  <parameter name="AUTO_ACQ_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_ACQ_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_GENERATION_ID" value="0" />
  <parameter name="AUTO_DEVICE" value="AGFB014R24B2E2V" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Agilex" />
  <parameter name="AUTO_ACQ_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="2" />
  <generatedFiles>
   <file
       path="/bwrcq/C/nikhiljha/fpga/Demonstration/FPGA/LED_Blink/signaltap/synth/signaltap.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/bwrcq/C/nikhiljha/fpga/Demonstration/FPGA/LED_Blink/signaltap/synth/signaltap.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/bwrcq/C/nikhiljha/fpga/Demonstration/FPGA/LED_Blink/signaltap.ip" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/bwrcq/commercial/intel/intelFPGA_pro/22.4/ip/altera/sld/jtag/altera_signaltap_ii_logic_analyzer/altera_signaltap_ii_logic_analyzer_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Info" culprit="signaltap">"Generating: signaltap"</message>
   <message level="Info" culprit="signaltap">"Generating: sld_signaltap_syn"</message>
  </messages>
 </entity>
 <entity
   kind="altera_signaltap_ii_logic_analyzer"
   version="19.2.0"
   name="sld_signaltap_syn">
  <parameter name="SLD_INCREMENTAL_ROUTING" value="0" />
  <parameter name="SLD_TRIGGER_LEVEL" value="1" />
  <parameter name="SLD_TRIGGER_PIPELINE" value="0" />
  <parameter name="SLD_COUNTER_PIPELINE" value="0" />
  <parameter name="SLD_NODE_INFO" value="806383104" />
  <parameter name="SLD_TRIGGER_IN_ENABLED" value="0" />
  <parameter name="gui_sq" value="Continuous" />
  <parameter name="gui_ram_type" value="AUTO" />
  <parameter name="device_family" value="Agilex" />
  <parameter name="gui_trigger_out_enabled" value="false" />
  <parameter name="SLD_ENABLE_ADVANCED_TRIGGER" value="0" />
  <parameter name="SLD_RAM_PIPELINE" value="0" />
  <parameter name="SLD_STORAGE_QUALIFIER_GAP_RECORD" value="0" />
  <parameter name="SLD_SEGMENT_SIZE" value="0" />
  <parameter name="SLD_NODE_CRC_BITS" value="32" />
  <parameter name="SLD_DATA_BITS" value="64" />
  <parameter name="gui_use_segmented" value="false" />
  <parameter name="SLD_STORAGE_QUALIFIER_MODE" value="OFF" />
  <parameter name="SLD_NODE_CRC_HIWORD" value="12216" />
  <parameter name="SLD_PIPELINE_FACTOR" value="0" />
  <parameter name="gui_sample_per_segment" value="" />
  <parameter name="SLD_TRIGGER_BITS" value="32" />
  <parameter name="SLD_TRIGGER_LEVEL_PIPELINE" value="1" />
  <parameter name="SLD_NODE_CRC_LOWORD" value="13207" />
  <parameter name="gui_num_segments" value="2" />
  <parameter name="SLD_SAMPLE_DEPTH" value="131072" />
  <parameter name="SLD_RAM_BLOCK_TYPE" value="AUTO" />
  <generatedFiles>
   <file
       path="/bwrcq/C/nikhiljha/fpga/Demonstration/FPGA/LED_Blink/signaltap/altera_signaltap_ii_logic_analyzer_1920/synth/sld_signaltap_syn.vhd"
       attributes="" />
   <file
       path="/bwrcq/C/nikhiljha/fpga/Demonstration/FPGA/LED_Blink/signaltap/altera_signaltap_ii_logic_analyzer_1920/synth/intel_signal_tap.sdc"
       attributes="NO_SDC_PROMOTION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/bwrcq/C/nikhiljha/fpga/Demonstration/FPGA/LED_Blink/signaltap/altera_signaltap_ii_logic_analyzer_1920/synth/sld_signaltap_syn.vhd"
       attributes="" />
   <file
       path="/bwrcq/C/nikhiljha/fpga/Demonstration/FPGA/LED_Blink/signaltap/altera_signaltap_ii_logic_analyzer_1920/synth/intel_signal_tap.sdc"
       attributes="NO_SDC_PROMOTION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/bwrcq/commercial/intel/intelFPGA_pro/22.4/ip/altera/sld/jtag/altera_signaltap_ii_logic_analyzer/altera_signaltap_ii_logic_analyzer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="signaltap" as="signaltap_ii_logic_analyzer_0" />
  <messages>
   <message level="Info" culprit="signaltap">"Generating: sld_signaltap_syn"</message>
  </messages>
 </entity>
</deploy>
